
application.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f850  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000019b8  0800f9e0  0800f9e0  000109e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011398  08011398  000130c4  2**0
                  CONTENTS
  4 .ARM          00000008  08011398  08011398  00012398  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080113a0  080113a0  000130c4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080113a0  080113a0  000123a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080113a4  080113a4  000123a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000c4  20000000  080113a8  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000780  200000c4  0801146c  000130c4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000844  0801146c  00013844  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000130c4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000241af  00000000  00000000  000130f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004e55  00000000  00000000  000372a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002060  00000000  00000000  0003c0f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001946  00000000  00000000  0003e158  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002755b  00000000  00000000  0003fa9e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00025939  00000000  00000000  00066ff9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e7bde  00000000  00000000  0008c932  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00174510  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009398  00000000  00000000  00174554  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000074  00000000  00000000  0017d8ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000c4 	.word	0x200000c4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800f9c8 	.word	0x0800f9c8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000c8 	.word	0x200000c8
 80001cc:	0800f9c8 	.word	0x0800f9c8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	@ 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__aeabi_d2f>:
 8000a0c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a10:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a14:	bf24      	itt	cs
 8000a16:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a1a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a1e:	d90d      	bls.n	8000a3c <__aeabi_d2f+0x30>
 8000a20:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a24:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a28:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a2c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a30:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a34:	bf08      	it	eq
 8000a36:	f020 0001 	biceq.w	r0, r0, #1
 8000a3a:	4770      	bx	lr
 8000a3c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000a40:	d121      	bne.n	8000a86 <__aeabi_d2f+0x7a>
 8000a42:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000a46:	bfbc      	itt	lt
 8000a48:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000a4c:	4770      	bxlt	lr
 8000a4e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a52:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a56:	f1c2 0218 	rsb	r2, r2, #24
 8000a5a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a5e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a62:	fa20 f002 	lsr.w	r0, r0, r2
 8000a66:	bf18      	it	ne
 8000a68:	f040 0001 	orrne.w	r0, r0, #1
 8000a6c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a70:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a74:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a78:	ea40 000c 	orr.w	r0, r0, ip
 8000a7c:	fa23 f302 	lsr.w	r3, r3, r2
 8000a80:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a84:	e7cc      	b.n	8000a20 <__aeabi_d2f+0x14>
 8000a86:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a8a:	d107      	bne.n	8000a9c <__aeabi_d2f+0x90>
 8000a8c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a90:	bf1e      	ittt	ne
 8000a92:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000a96:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000a9a:	4770      	bxne	lr
 8000a9c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000aa0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000aa4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000aa8:	4770      	bx	lr
 8000aaa:	bf00      	nop

08000aac <__aeabi_ldivmod>:
 8000aac:	b97b      	cbnz	r3, 8000ace <__aeabi_ldivmod+0x22>
 8000aae:	b972      	cbnz	r2, 8000ace <__aeabi_ldivmod+0x22>
 8000ab0:	2900      	cmp	r1, #0
 8000ab2:	bfbe      	ittt	lt
 8000ab4:	2000      	movlt	r0, #0
 8000ab6:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000aba:	e006      	blt.n	8000aca <__aeabi_ldivmod+0x1e>
 8000abc:	bf08      	it	eq
 8000abe:	2800      	cmpeq	r0, #0
 8000ac0:	bf1c      	itt	ne
 8000ac2:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000ac6:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000aca:	f000 b9b5 	b.w	8000e38 <__aeabi_idiv0>
 8000ace:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ad2:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ad6:	2900      	cmp	r1, #0
 8000ad8:	db09      	blt.n	8000aee <__aeabi_ldivmod+0x42>
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	db1a      	blt.n	8000b14 <__aeabi_ldivmod+0x68>
 8000ade:	f000 f84d 	bl	8000b7c <__udivmoddi4>
 8000ae2:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ae6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000aea:	b004      	add	sp, #16
 8000aec:	4770      	bx	lr
 8000aee:	4240      	negs	r0, r0
 8000af0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	db1b      	blt.n	8000b30 <__aeabi_ldivmod+0x84>
 8000af8:	f000 f840 	bl	8000b7c <__udivmoddi4>
 8000afc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b04:	b004      	add	sp, #16
 8000b06:	4240      	negs	r0, r0
 8000b08:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b0c:	4252      	negs	r2, r2
 8000b0e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000b12:	4770      	bx	lr
 8000b14:	4252      	negs	r2, r2
 8000b16:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000b1a:	f000 f82f 	bl	8000b7c <__udivmoddi4>
 8000b1e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b22:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b26:	b004      	add	sp, #16
 8000b28:	4240      	negs	r0, r0
 8000b2a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b2e:	4770      	bx	lr
 8000b30:	4252      	negs	r2, r2
 8000b32:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000b36:	f000 f821 	bl	8000b7c <__udivmoddi4>
 8000b3a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b3e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b42:	b004      	add	sp, #16
 8000b44:	4252      	negs	r2, r2
 8000b46:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000b4a:	4770      	bx	lr

08000b4c <__aeabi_uldivmod>:
 8000b4c:	b953      	cbnz	r3, 8000b64 <__aeabi_uldivmod+0x18>
 8000b4e:	b94a      	cbnz	r2, 8000b64 <__aeabi_uldivmod+0x18>
 8000b50:	2900      	cmp	r1, #0
 8000b52:	bf08      	it	eq
 8000b54:	2800      	cmpeq	r0, #0
 8000b56:	bf1c      	itt	ne
 8000b58:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000b5c:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000b60:	f000 b96a 	b.w	8000e38 <__aeabi_idiv0>
 8000b64:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b68:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b6c:	f000 f806 	bl	8000b7c <__udivmoddi4>
 8000b70:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b74:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b78:	b004      	add	sp, #16
 8000b7a:	4770      	bx	lr

08000b7c <__udivmoddi4>:
 8000b7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b80:	9d08      	ldr	r5, [sp, #32]
 8000b82:	460c      	mov	r4, r1
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d14e      	bne.n	8000c26 <__udivmoddi4+0xaa>
 8000b88:	4694      	mov	ip, r2
 8000b8a:	458c      	cmp	ip, r1
 8000b8c:	4686      	mov	lr, r0
 8000b8e:	fab2 f282 	clz	r2, r2
 8000b92:	d962      	bls.n	8000c5a <__udivmoddi4+0xde>
 8000b94:	b14a      	cbz	r2, 8000baa <__udivmoddi4+0x2e>
 8000b96:	f1c2 0320 	rsb	r3, r2, #32
 8000b9a:	4091      	lsls	r1, r2
 8000b9c:	fa20 f303 	lsr.w	r3, r0, r3
 8000ba0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ba4:	4319      	orrs	r1, r3
 8000ba6:	fa00 fe02 	lsl.w	lr, r0, r2
 8000baa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000bae:	fa1f f68c 	uxth.w	r6, ip
 8000bb2:	fbb1 f4f7 	udiv	r4, r1, r7
 8000bb6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000bba:	fb07 1114 	mls	r1, r7, r4, r1
 8000bbe:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000bc2:	fb04 f106 	mul.w	r1, r4, r6
 8000bc6:	4299      	cmp	r1, r3
 8000bc8:	d90a      	bls.n	8000be0 <__udivmoddi4+0x64>
 8000bca:	eb1c 0303 	adds.w	r3, ip, r3
 8000bce:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000bd2:	f080 8112 	bcs.w	8000dfa <__udivmoddi4+0x27e>
 8000bd6:	4299      	cmp	r1, r3
 8000bd8:	f240 810f 	bls.w	8000dfa <__udivmoddi4+0x27e>
 8000bdc:	3c02      	subs	r4, #2
 8000bde:	4463      	add	r3, ip
 8000be0:	1a59      	subs	r1, r3, r1
 8000be2:	fa1f f38e 	uxth.w	r3, lr
 8000be6:	fbb1 f0f7 	udiv	r0, r1, r7
 8000bea:	fb07 1110 	mls	r1, r7, r0, r1
 8000bee:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000bf2:	fb00 f606 	mul.w	r6, r0, r6
 8000bf6:	429e      	cmp	r6, r3
 8000bf8:	d90a      	bls.n	8000c10 <__udivmoddi4+0x94>
 8000bfa:	eb1c 0303 	adds.w	r3, ip, r3
 8000bfe:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000c02:	f080 80fc 	bcs.w	8000dfe <__udivmoddi4+0x282>
 8000c06:	429e      	cmp	r6, r3
 8000c08:	f240 80f9 	bls.w	8000dfe <__udivmoddi4+0x282>
 8000c0c:	4463      	add	r3, ip
 8000c0e:	3802      	subs	r0, #2
 8000c10:	1b9b      	subs	r3, r3, r6
 8000c12:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c16:	2100      	movs	r1, #0
 8000c18:	b11d      	cbz	r5, 8000c22 <__udivmoddi4+0xa6>
 8000c1a:	40d3      	lsrs	r3, r2
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	e9c5 3200 	strd	r3, r2, [r5]
 8000c22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c26:	428b      	cmp	r3, r1
 8000c28:	d905      	bls.n	8000c36 <__udivmoddi4+0xba>
 8000c2a:	b10d      	cbz	r5, 8000c30 <__udivmoddi4+0xb4>
 8000c2c:	e9c5 0100 	strd	r0, r1, [r5]
 8000c30:	2100      	movs	r1, #0
 8000c32:	4608      	mov	r0, r1
 8000c34:	e7f5      	b.n	8000c22 <__udivmoddi4+0xa6>
 8000c36:	fab3 f183 	clz	r1, r3
 8000c3a:	2900      	cmp	r1, #0
 8000c3c:	d146      	bne.n	8000ccc <__udivmoddi4+0x150>
 8000c3e:	42a3      	cmp	r3, r4
 8000c40:	d302      	bcc.n	8000c48 <__udivmoddi4+0xcc>
 8000c42:	4290      	cmp	r0, r2
 8000c44:	f0c0 80f0 	bcc.w	8000e28 <__udivmoddi4+0x2ac>
 8000c48:	1a86      	subs	r6, r0, r2
 8000c4a:	eb64 0303 	sbc.w	r3, r4, r3
 8000c4e:	2001      	movs	r0, #1
 8000c50:	2d00      	cmp	r5, #0
 8000c52:	d0e6      	beq.n	8000c22 <__udivmoddi4+0xa6>
 8000c54:	e9c5 6300 	strd	r6, r3, [r5]
 8000c58:	e7e3      	b.n	8000c22 <__udivmoddi4+0xa6>
 8000c5a:	2a00      	cmp	r2, #0
 8000c5c:	f040 8090 	bne.w	8000d80 <__udivmoddi4+0x204>
 8000c60:	eba1 040c 	sub.w	r4, r1, ip
 8000c64:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c68:	fa1f f78c 	uxth.w	r7, ip
 8000c6c:	2101      	movs	r1, #1
 8000c6e:	fbb4 f6f8 	udiv	r6, r4, r8
 8000c72:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c76:	fb08 4416 	mls	r4, r8, r6, r4
 8000c7a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000c7e:	fb07 f006 	mul.w	r0, r7, r6
 8000c82:	4298      	cmp	r0, r3
 8000c84:	d908      	bls.n	8000c98 <__udivmoddi4+0x11c>
 8000c86:	eb1c 0303 	adds.w	r3, ip, r3
 8000c8a:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000c8e:	d202      	bcs.n	8000c96 <__udivmoddi4+0x11a>
 8000c90:	4298      	cmp	r0, r3
 8000c92:	f200 80cd 	bhi.w	8000e30 <__udivmoddi4+0x2b4>
 8000c96:	4626      	mov	r6, r4
 8000c98:	1a1c      	subs	r4, r3, r0
 8000c9a:	fa1f f38e 	uxth.w	r3, lr
 8000c9e:	fbb4 f0f8 	udiv	r0, r4, r8
 8000ca2:	fb08 4410 	mls	r4, r8, r0, r4
 8000ca6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000caa:	fb00 f707 	mul.w	r7, r0, r7
 8000cae:	429f      	cmp	r7, r3
 8000cb0:	d908      	bls.n	8000cc4 <__udivmoddi4+0x148>
 8000cb2:	eb1c 0303 	adds.w	r3, ip, r3
 8000cb6:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000cba:	d202      	bcs.n	8000cc2 <__udivmoddi4+0x146>
 8000cbc:	429f      	cmp	r7, r3
 8000cbe:	f200 80b0 	bhi.w	8000e22 <__udivmoddi4+0x2a6>
 8000cc2:	4620      	mov	r0, r4
 8000cc4:	1bdb      	subs	r3, r3, r7
 8000cc6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cca:	e7a5      	b.n	8000c18 <__udivmoddi4+0x9c>
 8000ccc:	f1c1 0620 	rsb	r6, r1, #32
 8000cd0:	408b      	lsls	r3, r1
 8000cd2:	fa22 f706 	lsr.w	r7, r2, r6
 8000cd6:	431f      	orrs	r7, r3
 8000cd8:	fa20 fc06 	lsr.w	ip, r0, r6
 8000cdc:	fa04 f301 	lsl.w	r3, r4, r1
 8000ce0:	ea43 030c 	orr.w	r3, r3, ip
 8000ce4:	40f4      	lsrs	r4, r6
 8000ce6:	fa00 f801 	lsl.w	r8, r0, r1
 8000cea:	0c38      	lsrs	r0, r7, #16
 8000cec:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000cf0:	fbb4 fef0 	udiv	lr, r4, r0
 8000cf4:	fa1f fc87 	uxth.w	ip, r7
 8000cf8:	fb00 441e 	mls	r4, r0, lr, r4
 8000cfc:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d00:	fb0e f90c 	mul.w	r9, lr, ip
 8000d04:	45a1      	cmp	r9, r4
 8000d06:	fa02 f201 	lsl.w	r2, r2, r1
 8000d0a:	d90a      	bls.n	8000d22 <__udivmoddi4+0x1a6>
 8000d0c:	193c      	adds	r4, r7, r4
 8000d0e:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000d12:	f080 8084 	bcs.w	8000e1e <__udivmoddi4+0x2a2>
 8000d16:	45a1      	cmp	r9, r4
 8000d18:	f240 8081 	bls.w	8000e1e <__udivmoddi4+0x2a2>
 8000d1c:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d20:	443c      	add	r4, r7
 8000d22:	eba4 0409 	sub.w	r4, r4, r9
 8000d26:	fa1f f983 	uxth.w	r9, r3
 8000d2a:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d2e:	fb00 4413 	mls	r4, r0, r3, r4
 8000d32:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d36:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d3a:	45a4      	cmp	ip, r4
 8000d3c:	d907      	bls.n	8000d4e <__udivmoddi4+0x1d2>
 8000d3e:	193c      	adds	r4, r7, r4
 8000d40:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000d44:	d267      	bcs.n	8000e16 <__udivmoddi4+0x29a>
 8000d46:	45a4      	cmp	ip, r4
 8000d48:	d965      	bls.n	8000e16 <__udivmoddi4+0x29a>
 8000d4a:	3b02      	subs	r3, #2
 8000d4c:	443c      	add	r4, r7
 8000d4e:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000d52:	fba0 9302 	umull	r9, r3, r0, r2
 8000d56:	eba4 040c 	sub.w	r4, r4, ip
 8000d5a:	429c      	cmp	r4, r3
 8000d5c:	46ce      	mov	lr, r9
 8000d5e:	469c      	mov	ip, r3
 8000d60:	d351      	bcc.n	8000e06 <__udivmoddi4+0x28a>
 8000d62:	d04e      	beq.n	8000e02 <__udivmoddi4+0x286>
 8000d64:	b155      	cbz	r5, 8000d7c <__udivmoddi4+0x200>
 8000d66:	ebb8 030e 	subs.w	r3, r8, lr
 8000d6a:	eb64 040c 	sbc.w	r4, r4, ip
 8000d6e:	fa04 f606 	lsl.w	r6, r4, r6
 8000d72:	40cb      	lsrs	r3, r1
 8000d74:	431e      	orrs	r6, r3
 8000d76:	40cc      	lsrs	r4, r1
 8000d78:	e9c5 6400 	strd	r6, r4, [r5]
 8000d7c:	2100      	movs	r1, #0
 8000d7e:	e750      	b.n	8000c22 <__udivmoddi4+0xa6>
 8000d80:	f1c2 0320 	rsb	r3, r2, #32
 8000d84:	fa20 f103 	lsr.w	r1, r0, r3
 8000d88:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d8c:	fa24 f303 	lsr.w	r3, r4, r3
 8000d90:	4094      	lsls	r4, r2
 8000d92:	430c      	orrs	r4, r1
 8000d94:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d98:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d9c:	fa1f f78c 	uxth.w	r7, ip
 8000da0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000da4:	fb08 3110 	mls	r1, r8, r0, r3
 8000da8:	0c23      	lsrs	r3, r4, #16
 8000daa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dae:	fb00 f107 	mul.w	r1, r0, r7
 8000db2:	4299      	cmp	r1, r3
 8000db4:	d908      	bls.n	8000dc8 <__udivmoddi4+0x24c>
 8000db6:	eb1c 0303 	adds.w	r3, ip, r3
 8000dba:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000dbe:	d22c      	bcs.n	8000e1a <__udivmoddi4+0x29e>
 8000dc0:	4299      	cmp	r1, r3
 8000dc2:	d92a      	bls.n	8000e1a <__udivmoddi4+0x29e>
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	4463      	add	r3, ip
 8000dc8:	1a5b      	subs	r3, r3, r1
 8000dca:	b2a4      	uxth	r4, r4
 8000dcc:	fbb3 f1f8 	udiv	r1, r3, r8
 8000dd0:	fb08 3311 	mls	r3, r8, r1, r3
 8000dd4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000dd8:	fb01 f307 	mul.w	r3, r1, r7
 8000ddc:	42a3      	cmp	r3, r4
 8000dde:	d908      	bls.n	8000df2 <__udivmoddi4+0x276>
 8000de0:	eb1c 0404 	adds.w	r4, ip, r4
 8000de4:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000de8:	d213      	bcs.n	8000e12 <__udivmoddi4+0x296>
 8000dea:	42a3      	cmp	r3, r4
 8000dec:	d911      	bls.n	8000e12 <__udivmoddi4+0x296>
 8000dee:	3902      	subs	r1, #2
 8000df0:	4464      	add	r4, ip
 8000df2:	1ae4      	subs	r4, r4, r3
 8000df4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000df8:	e739      	b.n	8000c6e <__udivmoddi4+0xf2>
 8000dfa:	4604      	mov	r4, r0
 8000dfc:	e6f0      	b.n	8000be0 <__udivmoddi4+0x64>
 8000dfe:	4608      	mov	r0, r1
 8000e00:	e706      	b.n	8000c10 <__udivmoddi4+0x94>
 8000e02:	45c8      	cmp	r8, r9
 8000e04:	d2ae      	bcs.n	8000d64 <__udivmoddi4+0x1e8>
 8000e06:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e0a:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e0e:	3801      	subs	r0, #1
 8000e10:	e7a8      	b.n	8000d64 <__udivmoddi4+0x1e8>
 8000e12:	4631      	mov	r1, r6
 8000e14:	e7ed      	b.n	8000df2 <__udivmoddi4+0x276>
 8000e16:	4603      	mov	r3, r0
 8000e18:	e799      	b.n	8000d4e <__udivmoddi4+0x1d2>
 8000e1a:	4630      	mov	r0, r6
 8000e1c:	e7d4      	b.n	8000dc8 <__udivmoddi4+0x24c>
 8000e1e:	46d6      	mov	lr, sl
 8000e20:	e77f      	b.n	8000d22 <__udivmoddi4+0x1a6>
 8000e22:	4463      	add	r3, ip
 8000e24:	3802      	subs	r0, #2
 8000e26:	e74d      	b.n	8000cc4 <__udivmoddi4+0x148>
 8000e28:	4606      	mov	r6, r0
 8000e2a:	4623      	mov	r3, r4
 8000e2c:	4608      	mov	r0, r1
 8000e2e:	e70f      	b.n	8000c50 <__udivmoddi4+0xd4>
 8000e30:	3e02      	subs	r6, #2
 8000e32:	4463      	add	r3, ip
 8000e34:	e730      	b.n	8000c98 <__udivmoddi4+0x11c>
 8000e36:	bf00      	nop

08000e38 <__aeabi_idiv0>:
 8000e38:	4770      	bx	lr
 8000e3a:	bf00      	nop

08000e3c <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b086      	sub	sp, #24
 8000e40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000e42:	463b      	mov	r3, r7
 8000e44:	2200      	movs	r2, #0
 8000e46:	601a      	str	r2, [r3, #0]
 8000e48:	605a      	str	r2, [r3, #4]
 8000e4a:	609a      	str	r2, [r3, #8]
 8000e4c:	60da      	str	r2, [r3, #12]
 8000e4e:	611a      	str	r2, [r3, #16]
 8000e50:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000e52:	4b29      	ldr	r3, [pc, #164]	@ (8000ef8 <MX_ADC1_Init+0xbc>)
 8000e54:	4a29      	ldr	r2, [pc, #164]	@ (8000efc <MX_ADC1_Init+0xc0>)
 8000e56:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV16;
 8000e58:	4b27      	ldr	r3, [pc, #156]	@ (8000ef8 <MX_ADC1_Init+0xbc>)
 8000e5a:	f44f 12e0 	mov.w	r2, #1835008	@ 0x1c0000
 8000e5e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000e60:	4b25      	ldr	r3, [pc, #148]	@ (8000ef8 <MX_ADC1_Init+0xbc>)
 8000e62:	2200      	movs	r2, #0
 8000e64:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000e66:	4b24      	ldr	r3, [pc, #144]	@ (8000ef8 <MX_ADC1_Init+0xbc>)
 8000e68:	2200      	movs	r2, #0
 8000e6a:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000e6c:	4b22      	ldr	r3, [pc, #136]	@ (8000ef8 <MX_ADC1_Init+0xbc>)
 8000e6e:	2200      	movs	r2, #0
 8000e70:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000e72:	4b21      	ldr	r3, [pc, #132]	@ (8000ef8 <MX_ADC1_Init+0xbc>)
 8000e74:	2204      	movs	r2, #4
 8000e76:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000e78:	4b1f      	ldr	r3, [pc, #124]	@ (8000ef8 <MX_ADC1_Init+0xbc>)
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000e7e:	4b1e      	ldr	r3, [pc, #120]	@ (8000ef8 <MX_ADC1_Init+0xbc>)
 8000e80:	2200      	movs	r2, #0
 8000e82:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000e84:	4b1c      	ldr	r3, [pc, #112]	@ (8000ef8 <MX_ADC1_Init+0xbc>)
 8000e86:	2201      	movs	r2, #1
 8000e88:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000e8a:	4b1b      	ldr	r3, [pc, #108]	@ (8000ef8 <MX_ADC1_Init+0xbc>)
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000e92:	4b19      	ldr	r3, [pc, #100]	@ (8000ef8 <MX_ADC1_Init+0xbc>)
 8000e94:	2200      	movs	r2, #0
 8000e96:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000e98:	4b17      	ldr	r3, [pc, #92]	@ (8000ef8 <MX_ADC1_Init+0xbc>)
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000e9e:	4b16      	ldr	r3, [pc, #88]	@ (8000ef8 <MX_ADC1_Init+0xbc>)
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000ea6:	4b14      	ldr	r3, [pc, #80]	@ (8000ef8 <MX_ADC1_Init+0xbc>)
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000eac:	4b12      	ldr	r3, [pc, #72]	@ (8000ef8 <MX_ADC1_Init+0xbc>)
 8000eae:	2200      	movs	r2, #0
 8000eb0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000eb4:	4810      	ldr	r0, [pc, #64]	@ (8000ef8 <MX_ADC1_Init+0xbc>)
 8000eb6:	f008 fd39 	bl	800992c <HAL_ADC_Init>
 8000eba:	4603      	mov	r3, r0
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d001      	beq.n	8000ec4 <MX_ADC1_Init+0x88>
  {
    Error_Handler();
 8000ec0:	f007 f8f8 	bl	80080b4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8000ec4:	4b0e      	ldr	r3, [pc, #56]	@ (8000f00 <MX_ADC1_Init+0xc4>)
 8000ec6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000ec8:	2306      	movs	r3, #6
 8000eca:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8000ecc:	2307      	movs	r3, #7
 8000ece:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000ed0:	237f      	movs	r3, #127	@ 0x7f
 8000ed2:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000ed4:	2304      	movs	r3, #4
 8000ed6:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000ed8:	2300      	movs	r3, #0
 8000eda:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000edc:	463b      	mov	r3, r7
 8000ede:	4619      	mov	r1, r3
 8000ee0:	4805      	ldr	r0, [pc, #20]	@ (8000ef8 <MX_ADC1_Init+0xbc>)
 8000ee2:	f009 f8ef 	bl	800a0c4 <HAL_ADC_ConfigChannel>
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d001      	beq.n	8000ef0 <MX_ADC1_Init+0xb4>
  {
    Error_Handler();
 8000eec:	f007 f8e2 	bl	80080b4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000ef0:	bf00      	nop
 8000ef2:	3718      	adds	r7, #24
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	bd80      	pop	{r7, pc}
 8000ef8:	200000e0 	.word	0x200000e0
 8000efc:	50040000 	.word	0x50040000
 8000f00:	3ef08000 	.word	0x3ef08000

08000f04 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b09e      	sub	sp, #120	@ 0x78
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f0c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000f10:	2200      	movs	r2, #0
 8000f12:	601a      	str	r2, [r3, #0]
 8000f14:	605a      	str	r2, [r3, #4]
 8000f16:	609a      	str	r2, [r3, #8]
 8000f18:	60da      	str	r2, [r3, #12]
 8000f1a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000f1c:	f107 0310 	add.w	r3, r7, #16
 8000f20:	2254      	movs	r2, #84	@ 0x54
 8000f22:	2100      	movs	r1, #0
 8000f24:	4618      	mov	r0, r3
 8000f26:	f00d fe9b 	bl	800ec60 <memset>
  if(adcHandle->Instance==ADC1)
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	4a29      	ldr	r2, [pc, #164]	@ (8000fd4 <HAL_ADC_MspInit+0xd0>)
 8000f30:	4293      	cmp	r3, r2
 8000f32:	d14a      	bne.n	8000fca <HAL_ADC_MspInit+0xc6>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000f34:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000f38:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8000f3a:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000f3e:	65bb      	str	r3, [r7, #88]	@ 0x58
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8000f40:	2302      	movs	r3, #2
 8000f42:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8000f44:	2301      	movs	r3, #1
 8000f46:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8000f48:	2308      	movs	r3, #8
 8000f4a:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8000f4c:	2307      	movs	r3, #7
 8000f4e:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000f50:	2302      	movs	r3, #2
 8000f52:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000f54:	2302      	movs	r3, #2
 8000f56:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8000f58:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000f5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f5e:	f107 0310 	add.w	r3, r7, #16
 8000f62:	4618      	mov	r0, r3
 8000f64:	f00b fe8c 	bl	800cc80 <HAL_RCCEx_PeriphCLKConfig>
 8000f68:	4603      	mov	r3, r0
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d001      	beq.n	8000f72 <HAL_ADC_MspInit+0x6e>
    {
      Error_Handler();
 8000f6e:	f007 f8a1 	bl	80080b4 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000f72:	4b19      	ldr	r3, [pc, #100]	@ (8000fd8 <HAL_ADC_MspInit+0xd4>)
 8000f74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f76:	4a18      	ldr	r2, [pc, #96]	@ (8000fd8 <HAL_ADC_MspInit+0xd4>)
 8000f78:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000f7c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f7e:	4b16      	ldr	r3, [pc, #88]	@ (8000fd8 <HAL_ADC_MspInit+0xd4>)
 8000f80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f82:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000f86:	60fb      	str	r3, [r7, #12]
 8000f88:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f8a:	4b13      	ldr	r3, [pc, #76]	@ (8000fd8 <HAL_ADC_MspInit+0xd4>)
 8000f8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f8e:	4a12      	ldr	r2, [pc, #72]	@ (8000fd8 <HAL_ADC_MspInit+0xd4>)
 8000f90:	f043 0302 	orr.w	r3, r3, #2
 8000f94:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f96:	4b10      	ldr	r3, [pc, #64]	@ (8000fd8 <HAL_ADC_MspInit+0xd4>)
 8000f98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f9a:	f003 0302 	and.w	r3, r3, #2
 8000f9e:	60bb      	str	r3, [r7, #8]
 8000fa0:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_IN15
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000fa2:	2301      	movs	r3, #1
 8000fa4:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000fa6:	230b      	movs	r3, #11
 8000fa8:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000faa:	2300      	movs	r3, #0
 8000fac:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fae:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000fb2:	4619      	mov	r1, r3
 8000fb4:	4809      	ldr	r0, [pc, #36]	@ (8000fdc <HAL_ADC_MspInit+0xd8>)
 8000fb6:	f009 ff1d 	bl	800adf4 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 8000fba:	2200      	movs	r2, #0
 8000fbc:	2100      	movs	r1, #0
 8000fbe:	2012      	movs	r0, #18
 8000fc0:	f009 fee1 	bl	800ad86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 8000fc4:	2012      	movs	r0, #18
 8000fc6:	f009 fefa 	bl	800adbe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000fca:	bf00      	nop
 8000fcc:	3778      	adds	r7, #120	@ 0x78
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	bd80      	pop	{r7, pc}
 8000fd2:	bf00      	nop
 8000fd4:	50040000 	.word	0x50040000
 8000fd8:	40021000 	.word	0x40021000
 8000fdc:	48000400 	.word	0x48000400

08000fe0 <aesroundkeys>:
u4_t AESKEY[11 * 16 / sizeof(u4_t)];

// generate 1+10 roundkeys for encryption with 128-bit key
// read 128-bit key from AESKEY in MSBF, generate roundkey words in place
static void aesroundkeys()
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	b083      	sub	sp, #12
 8000fe4:	af00      	add	r7, sp, #0
	int i;
	u4_t b;

	for (i = 0; i < 4; i++) {
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	607b      	str	r3, [r7, #4]
 8000fea:	e021      	b.n	8001030 <aesroundkeys+0x50>
		AESKEY[i] = swapmsbf(AESKEY[i]);
 8000fec:	4a37      	ldr	r2, [pc, #220]	@ (80010cc <aesroundkeys+0xec>)
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ff4:	061a      	lsls	r2, r3, #24
 8000ff6:	4935      	ldr	r1, [pc, #212]	@ (80010cc <aesroundkeys+0xec>)
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000ffe:	021b      	lsls	r3, r3, #8
 8001000:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8001004:	431a      	orrs	r2, r3
 8001006:	4931      	ldr	r1, [pc, #196]	@ (80010cc <aesroundkeys+0xec>)
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800100e:	0a1b      	lsrs	r3, r3, #8
 8001010:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8001014:	431a      	orrs	r2, r3
 8001016:	492d      	ldr	r1, [pc, #180]	@ (80010cc <aesroundkeys+0xec>)
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800101e:	0e1b      	lsrs	r3, r3, #24
 8001020:	431a      	orrs	r2, r3
 8001022:	492a      	ldr	r1, [pc, #168]	@ (80010cc <aesroundkeys+0xec>)
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for (i = 0; i < 4; i++) {
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	3301      	adds	r3, #1
 800102e:	607b      	str	r3, [r7, #4]
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	2b03      	cmp	r3, #3
 8001034:	ddda      	ble.n	8000fec <aesroundkeys+0xc>
	}

	b = AESKEY[3];
 8001036:	4b25      	ldr	r3, [pc, #148]	@ (80010cc <aesroundkeys+0xec>)
 8001038:	68db      	ldr	r3, [r3, #12]
 800103a:	603b      	str	r3, [r7, #0]
	for (; i < 44; i++) {
 800103c:	e03c      	b.n	80010b8 <aesroundkeys+0xd8>
		if (i % 4 == 0) {
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	f003 0303 	and.w	r3, r3, #3
 8001044:	2b00      	cmp	r3, #0
 8001046:	d127      	bne.n	8001098 <aesroundkeys+0xb8>
			// b = SubWord(RotWord(b)) xor Rcon[i/4]
			b = (AES_S[u1(b >> 16)] << 24) ^ (AES_S[u1(b >> 8)] << 16)
 8001048:	683b      	ldr	r3, [r7, #0]
 800104a:	0c1b      	lsrs	r3, r3, #16
 800104c:	b2db      	uxtb	r3, r3
 800104e:	461a      	mov	r2, r3
 8001050:	4b1f      	ldr	r3, [pc, #124]	@ (80010d0 <aesroundkeys+0xf0>)
 8001052:	5c9b      	ldrb	r3, [r3, r2]
 8001054:	061a      	lsls	r2, r3, #24
 8001056:	683b      	ldr	r3, [r7, #0]
 8001058:	0a1b      	lsrs	r3, r3, #8
 800105a:	b2db      	uxtb	r3, r3
 800105c:	4619      	mov	r1, r3
 800105e:	4b1c      	ldr	r3, [pc, #112]	@ (80010d0 <aesroundkeys+0xf0>)
 8001060:	5c5b      	ldrb	r3, [r3, r1]
 8001062:	041b      	lsls	r3, r3, #16
 8001064:	405a      	eors	r2, r3
					^ (AES_S[u1(b)] << 8) ^ (AES_S[b >> 24])
 8001066:	683b      	ldr	r3, [r7, #0]
 8001068:	b2db      	uxtb	r3, r3
 800106a:	4619      	mov	r1, r3
 800106c:	4b18      	ldr	r3, [pc, #96]	@ (80010d0 <aesroundkeys+0xf0>)
 800106e:	5c5b      	ldrb	r3, [r3, r1]
 8001070:	021b      	lsls	r3, r3, #8
 8001072:	4053      	eors	r3, r2
 8001074:	683a      	ldr	r2, [r7, #0]
 8001076:	0e12      	lsrs	r2, r2, #24
 8001078:	4915      	ldr	r1, [pc, #84]	@ (80010d0 <aesroundkeys+0xf0>)
 800107a:	5c8a      	ldrb	r2, [r1, r2]
 800107c:	4053      	eors	r3, r2
 800107e:	461a      	mov	r2, r3
					^ AES_RCON[(i - 4) / 4];
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	3b04      	subs	r3, #4
 8001084:	2b00      	cmp	r3, #0
 8001086:	da00      	bge.n	800108a <aesroundkeys+0xaa>
 8001088:	3303      	adds	r3, #3
 800108a:	109b      	asrs	r3, r3, #2
 800108c:	4619      	mov	r1, r3
 800108e:	4b11      	ldr	r3, [pc, #68]	@ (80010d4 <aesroundkeys+0xf4>)
 8001090:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
			b = (AES_S[u1(b >> 16)] << 24) ^ (AES_S[u1(b >> 8)] << 16)
 8001094:	4053      	eors	r3, r2
 8001096:	603b      	str	r3, [r7, #0]
		}
		AESKEY[i] = b ^= AESKEY[i - 4];
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	3b04      	subs	r3, #4
 800109c:	4a0b      	ldr	r2, [pc, #44]	@ (80010cc <aesroundkeys+0xec>)
 800109e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010a2:	683a      	ldr	r2, [r7, #0]
 80010a4:	4053      	eors	r3, r2
 80010a6:	603b      	str	r3, [r7, #0]
 80010a8:	4908      	ldr	r1, [pc, #32]	@ (80010cc <aesroundkeys+0xec>)
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	683a      	ldr	r2, [r7, #0]
 80010ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for (; i < 44; i++) {
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	3301      	adds	r3, #1
 80010b6:	607b      	str	r3, [r7, #4]
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	2b2b      	cmp	r3, #43	@ 0x2b
 80010bc:	ddbf      	ble.n	800103e <aesroundkeys+0x5e>
	}
}
 80010be:	bf00      	nop
 80010c0:	bf00      	nop
 80010c2:	370c      	adds	r7, #12
 80010c4:	46bd      	mov	sp, r7
 80010c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ca:	4770      	bx	lr
 80010cc:	20000154 	.word	0x20000154
 80010d0:	08010100 	.word	0x08010100
 80010d4:	080100d8 	.word	0x080100d8

080010d8 <os_aes>:

u4_t os_aes(u1_t mode, xref2u1_t buf, u2_t len)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b08c      	sub	sp, #48	@ 0x30
 80010dc:	af00      	add	r7, sp, #0
 80010de:	4603      	mov	r3, r0
 80010e0:	6039      	str	r1, [r7, #0]
 80010e2:	71fb      	strb	r3, [r7, #7]
 80010e4:	4613      	mov	r3, r2
 80010e6:	80bb      	strh	r3, [r7, #4]

	aesroundkeys();
 80010e8:	f7ff ff7a 	bl	8000fe0 <aesroundkeys>

	if (mode & AES_MICNOAUX) {
 80010ec:	79fb      	ldrb	r3, [r7, #7]
 80010ee:	f003 0308 	and.w	r3, r3, #8
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d010      	beq.n	8001118 <os_aes+0x40>
		AESAUX[0] = AESAUX[1] = AESAUX[2] = AESAUX[3] = 0;
 80010f6:	4b5a      	ldr	r3, [pc, #360]	@ (8001260 <os_aes+0x188>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	60da      	str	r2, [r3, #12]
 80010fc:	4b58      	ldr	r3, [pc, #352]	@ (8001260 <os_aes+0x188>)
 80010fe:	68db      	ldr	r3, [r3, #12]
 8001100:	4a57      	ldr	r2, [pc, #348]	@ (8001260 <os_aes+0x188>)
 8001102:	6093      	str	r3, [r2, #8]
 8001104:	4b56      	ldr	r3, [pc, #344]	@ (8001260 <os_aes+0x188>)
 8001106:	689b      	ldr	r3, [r3, #8]
 8001108:	4a55      	ldr	r2, [pc, #340]	@ (8001260 <os_aes+0x188>)
 800110a:	6053      	str	r3, [r2, #4]
 800110c:	4b54      	ldr	r3, [pc, #336]	@ (8001260 <os_aes+0x188>)
 800110e:	685b      	ldr	r3, [r3, #4]
 8001110:	4a53      	ldr	r2, [pc, #332]	@ (8001260 <os_aes+0x188>)
 8001112:	6013      	str	r3, [r2, #0]
 8001114:	f000 bc97 	b.w	8001a46 <os_aes+0x96e>
	} else {
		AESAUX[0] = swapmsbf(AESAUX[0]);
 8001118:	4b51      	ldr	r3, [pc, #324]	@ (8001260 <os_aes+0x188>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	061a      	lsls	r2, r3, #24
 800111e:	4b50      	ldr	r3, [pc, #320]	@ (8001260 <os_aes+0x188>)
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	021b      	lsls	r3, r3, #8
 8001124:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8001128:	431a      	orrs	r2, r3
 800112a:	4b4d      	ldr	r3, [pc, #308]	@ (8001260 <os_aes+0x188>)
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	0a1b      	lsrs	r3, r3, #8
 8001130:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8001134:	431a      	orrs	r2, r3
 8001136:	4b4a      	ldr	r3, [pc, #296]	@ (8001260 <os_aes+0x188>)
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	0e1b      	lsrs	r3, r3, #24
 800113c:	4313      	orrs	r3, r2
 800113e:	4a48      	ldr	r2, [pc, #288]	@ (8001260 <os_aes+0x188>)
 8001140:	6013      	str	r3, [r2, #0]
		AESAUX[1] = swapmsbf(AESAUX[1]);
 8001142:	4b47      	ldr	r3, [pc, #284]	@ (8001260 <os_aes+0x188>)
 8001144:	685b      	ldr	r3, [r3, #4]
 8001146:	061a      	lsls	r2, r3, #24
 8001148:	4b45      	ldr	r3, [pc, #276]	@ (8001260 <os_aes+0x188>)
 800114a:	685b      	ldr	r3, [r3, #4]
 800114c:	021b      	lsls	r3, r3, #8
 800114e:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8001152:	431a      	orrs	r2, r3
 8001154:	4b42      	ldr	r3, [pc, #264]	@ (8001260 <os_aes+0x188>)
 8001156:	685b      	ldr	r3, [r3, #4]
 8001158:	0a1b      	lsrs	r3, r3, #8
 800115a:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800115e:	431a      	orrs	r2, r3
 8001160:	4b3f      	ldr	r3, [pc, #252]	@ (8001260 <os_aes+0x188>)
 8001162:	685b      	ldr	r3, [r3, #4]
 8001164:	0e1b      	lsrs	r3, r3, #24
 8001166:	4313      	orrs	r3, r2
 8001168:	4a3d      	ldr	r2, [pc, #244]	@ (8001260 <os_aes+0x188>)
 800116a:	6053      	str	r3, [r2, #4]
		AESAUX[2] = swapmsbf(AESAUX[2]);
 800116c:	4b3c      	ldr	r3, [pc, #240]	@ (8001260 <os_aes+0x188>)
 800116e:	689b      	ldr	r3, [r3, #8]
 8001170:	061a      	lsls	r2, r3, #24
 8001172:	4b3b      	ldr	r3, [pc, #236]	@ (8001260 <os_aes+0x188>)
 8001174:	689b      	ldr	r3, [r3, #8]
 8001176:	021b      	lsls	r3, r3, #8
 8001178:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800117c:	431a      	orrs	r2, r3
 800117e:	4b38      	ldr	r3, [pc, #224]	@ (8001260 <os_aes+0x188>)
 8001180:	689b      	ldr	r3, [r3, #8]
 8001182:	0a1b      	lsrs	r3, r3, #8
 8001184:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8001188:	431a      	orrs	r2, r3
 800118a:	4b35      	ldr	r3, [pc, #212]	@ (8001260 <os_aes+0x188>)
 800118c:	689b      	ldr	r3, [r3, #8]
 800118e:	0e1b      	lsrs	r3, r3, #24
 8001190:	4313      	orrs	r3, r2
 8001192:	4a33      	ldr	r2, [pc, #204]	@ (8001260 <os_aes+0x188>)
 8001194:	6093      	str	r3, [r2, #8]
		AESAUX[3] = swapmsbf(AESAUX[3]);
 8001196:	4b32      	ldr	r3, [pc, #200]	@ (8001260 <os_aes+0x188>)
 8001198:	68db      	ldr	r3, [r3, #12]
 800119a:	061a      	lsls	r2, r3, #24
 800119c:	4b30      	ldr	r3, [pc, #192]	@ (8001260 <os_aes+0x188>)
 800119e:	68db      	ldr	r3, [r3, #12]
 80011a0:	021b      	lsls	r3, r3, #8
 80011a2:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80011a6:	431a      	orrs	r2, r3
 80011a8:	4b2d      	ldr	r3, [pc, #180]	@ (8001260 <os_aes+0x188>)
 80011aa:	68db      	ldr	r3, [r3, #12]
 80011ac:	0a1b      	lsrs	r3, r3, #8
 80011ae:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80011b2:	431a      	orrs	r2, r3
 80011b4:	4b2a      	ldr	r3, [pc, #168]	@ (8001260 <os_aes+0x188>)
 80011b6:	68db      	ldr	r3, [r3, #12]
 80011b8:	0e1b      	lsrs	r3, r3, #24
 80011ba:	4313      	orrs	r3, r2
 80011bc:	4a28      	ldr	r2, [pc, #160]	@ (8001260 <os_aes+0x188>)
 80011be:	60d3      	str	r3, [r2, #12]
	}

	while ((signed char) len > 0) {
 80011c0:	f000 bc41 	b.w	8001a46 <os_aes+0x96e>
		u4_t a0, a1, a2, a3;
		u4_t t0, t1, t2, t3;
		u4_t *ki, *ke;

		// load input block
		if ((mode & AES_CTR)
 80011c4:	79fb      	ldrb	r3, [r7, #7]
 80011c6:	f003 0304 	and.w	r3, r3, #4
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d109      	bne.n	80011e2 <os_aes+0x10a>
				|| ((mode & AES_MIC) && (mode & AES_MICNOAUX) == 0)) { // load CTR block or first MIC block
 80011ce:	79fb      	ldrb	r3, [r7, #7]
 80011d0:	f003 0302 	and.w	r3, r3, #2
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d011      	beq.n	80011fc <os_aes+0x124>
 80011d8:	79fb      	ldrb	r3, [r7, #7]
 80011da:	f003 0308 	and.w	r3, r3, #8
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d10c      	bne.n	80011fc <os_aes+0x124>
			a0 = AESAUX[0];
 80011e2:	4b1f      	ldr	r3, [pc, #124]	@ (8001260 <os_aes+0x188>)
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
			a1 = AESAUX[1];
 80011e8:	4b1d      	ldr	r3, [pc, #116]	@ (8001260 <os_aes+0x188>)
 80011ea:	685b      	ldr	r3, [r3, #4]
 80011ec:	62bb      	str	r3, [r7, #40]	@ 0x28
			a2 = AESAUX[2];
 80011ee:	4b1c      	ldr	r3, [pc, #112]	@ (8001260 <os_aes+0x188>)
 80011f0:	689b      	ldr	r3, [r3, #8]
 80011f2:	627b      	str	r3, [r7, #36]	@ 0x24
			a3 = AESAUX[3];
 80011f4:	4b1a      	ldr	r3, [pc, #104]	@ (8001260 <os_aes+0x188>)
 80011f6:	68db      	ldr	r3, [r3, #12]
 80011f8:	623b      	str	r3, [r7, #32]
 80011fa:	e062      	b.n	80012c2 <os_aes+0x1ea>
		} else if ((mode & AES_MIC) && len <= 16) { // last MIC block
 80011fc:	79fb      	ldrb	r3, [r7, #7]
 80011fe:	f003 0302 	and.w	r3, r3, #2
 8001202:	2b00      	cmp	r3, #0
 8001204:	d016      	beq.n	8001234 <os_aes+0x15c>
 8001206:	88bb      	ldrh	r3, [r7, #4]
 8001208:	2b10      	cmp	r3, #16
 800120a:	d813      	bhi.n	8001234 <os_aes+0x15c>
			a0 = a1 = a2 = a3 = 0; // load null block
 800120c:	2300      	movs	r3, #0
 800120e:	623b      	str	r3, [r7, #32]
 8001210:	6a3b      	ldr	r3, [r7, #32]
 8001212:	627b      	str	r3, [r7, #36]	@ 0x24
 8001214:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001216:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001218:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800121a:	62fb      	str	r3, [r7, #44]	@ 0x2c
			mode |= ((len == 16) ? 1 : 2) << 4; // set MICSUB: CMAC subkey K1 or K2
 800121c:	88bb      	ldrh	r3, [r7, #4]
 800121e:	2b10      	cmp	r3, #16
 8001220:	d101      	bne.n	8001226 <os_aes+0x14e>
 8001222:	2210      	movs	r2, #16
 8001224:	e000      	b.n	8001228 <os_aes+0x150>
 8001226:	2220      	movs	r2, #32
 8001228:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800122c:	4313      	orrs	r3, r2
 800122e:	b25b      	sxtb	r3, r3
 8001230:	71fb      	strb	r3, [r7, #7]
 8001232:	e046      	b.n	80012c2 <os_aes+0x1ea>
		} else
			LOADDATA: { // load data block (partially)
 8001234:	bf00      	nop
				for (t0 = 0; t0 < 16; t0++) {
 8001236:	2300      	movs	r3, #0
 8001238:	61fb      	str	r3, [r7, #28]
 800123a:	e026      	b.n	800128a <os_aes+0x1b2>
					t1 =
							(t1 << 8)
 800123c:	69bb      	ldr	r3, [r7, #24]
 800123e:	021a      	lsls	r2, r3, #8
									| ((t0 < len) ? buf[t0] :
 8001240:	88bb      	ldrh	r3, [r7, #4]
 8001242:	69f9      	ldr	r1, [r7, #28]
 8001244:	4299      	cmp	r1, r3
 8001246:	d204      	bcs.n	8001252 <os_aes+0x17a>
 8001248:	6839      	ldr	r1, [r7, #0]
 800124a:	69fb      	ldr	r3, [r7, #28]
 800124c:	440b      	add	r3, r1
 800124e:	781b      	ldrb	r3, [r3, #0]
 8001250:	e009      	b.n	8001266 <os_aes+0x18e>
										(t0 == len) ? 0x80 : 0x00);
 8001252:	88bb      	ldrh	r3, [r7, #4]
									| ((t0 < len) ? buf[t0] :
 8001254:	69f9      	ldr	r1, [r7, #28]
 8001256:	4299      	cmp	r1, r3
 8001258:	d104      	bne.n	8001264 <os_aes+0x18c>
 800125a:	2380      	movs	r3, #128	@ 0x80
 800125c:	e003      	b.n	8001266 <os_aes+0x18e>
 800125e:	bf00      	nop
 8001260:	20000144 	.word	0x20000144
 8001264:	2300      	movs	r3, #0
					t1 =
 8001266:	4313      	orrs	r3, r2
 8001268:	61bb      	str	r3, [r7, #24]
					if ((t0 & 3) == 3) {
 800126a:	69fb      	ldr	r3, [r7, #28]
 800126c:	f003 0303 	and.w	r3, r3, #3
 8001270:	2b03      	cmp	r3, #3
 8001272:	d107      	bne.n	8001284 <os_aes+0x1ac>
						a0 = a1;
 8001274:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001276:	62fb      	str	r3, [r7, #44]	@ 0x2c
						a1 = a2;
 8001278:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800127a:	62bb      	str	r3, [r7, #40]	@ 0x28
						a2 = a3;
 800127c:	6a3b      	ldr	r3, [r7, #32]
 800127e:	627b      	str	r3, [r7, #36]	@ 0x24
						a3 = t1;
 8001280:	69bb      	ldr	r3, [r7, #24]
 8001282:	623b      	str	r3, [r7, #32]
				for (t0 = 0; t0 < 16; t0++) {
 8001284:	69fb      	ldr	r3, [r7, #28]
 8001286:	3301      	adds	r3, #1
 8001288:	61fb      	str	r3, [r7, #28]
 800128a:	69fb      	ldr	r3, [r7, #28]
 800128c:	2b0f      	cmp	r3, #15
 800128e:	d9d5      	bls.n	800123c <os_aes+0x164>
					}
				}
				if (mode & AES_MIC) {
 8001290:	79fb      	ldrb	r3, [r7, #7]
 8001292:	f003 0302 	and.w	r3, r3, #2
 8001296:	2b00      	cmp	r3, #0
 8001298:	d013      	beq.n	80012c2 <os_aes+0x1ea>
					a0 ^= AESAUX[0];
 800129a:	4ba0      	ldr	r3, [pc, #640]	@ (800151c <os_aes+0x444>)
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80012a0:	4053      	eors	r3, r2
 80012a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
					a1 ^= AESAUX[1];
 80012a4:	4b9d      	ldr	r3, [pc, #628]	@ (800151c <os_aes+0x444>)
 80012a6:	685b      	ldr	r3, [r3, #4]
 80012a8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80012aa:	4053      	eors	r3, r2
 80012ac:	62bb      	str	r3, [r7, #40]	@ 0x28
					a2 ^= AESAUX[2];
 80012ae:	4b9b      	ldr	r3, [pc, #620]	@ (800151c <os_aes+0x444>)
 80012b0:	689b      	ldr	r3, [r3, #8]
 80012b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80012b4:	4053      	eors	r3, r2
 80012b6:	627b      	str	r3, [r7, #36]	@ 0x24
					a3 ^= AESAUX[3];
 80012b8:	4b98      	ldr	r3, [pc, #608]	@ (800151c <os_aes+0x444>)
 80012ba:	68db      	ldr	r3, [r3, #12]
 80012bc:	6a3a      	ldr	r2, [r7, #32]
 80012be:	4053      	eors	r3, r2
 80012c0:	623b      	str	r3, [r7, #32]
				}
			}

		// perform AES encryption on block in a0-a3
		ki = AESKEY;
 80012c2:	4b97      	ldr	r3, [pc, #604]	@ (8001520 <os_aes+0x448>)
 80012c4:	617b      	str	r3, [r7, #20]
		ke = ki + 8 * 4;
 80012c6:	697b      	ldr	r3, [r7, #20]
 80012c8:	3380      	adds	r3, #128	@ 0x80
 80012ca:	613b      	str	r3, [r7, #16]
		a0 ^= ki[0];
 80012cc:	697b      	ldr	r3, [r7, #20]
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80012d2:	4053      	eors	r3, r2
 80012d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
		a1 ^= ki[1];
 80012d6:	697b      	ldr	r3, [r7, #20]
 80012d8:	3304      	adds	r3, #4
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80012de:	4053      	eors	r3, r2
 80012e0:	62bb      	str	r3, [r7, #40]	@ 0x28
		a2 ^= ki[2];
 80012e2:	697b      	ldr	r3, [r7, #20]
 80012e4:	3308      	adds	r3, #8
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80012ea:	4053      	eors	r3, r2
 80012ec:	627b      	str	r3, [r7, #36]	@ 0x24
		a3 ^= ki[3];
 80012ee:	697b      	ldr	r3, [r7, #20]
 80012f0:	330c      	adds	r3, #12
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	6a3a      	ldr	r2, [r7, #32]
 80012f6:	4053      	eors	r3, r2
 80012f8:	623b      	str	r3, [r7, #32]
		do {
			AES_key4(t1, t2, t3, t0, 4);
 80012fa:	697b      	ldr	r3, [r7, #20]
 80012fc:	695b      	ldr	r3, [r3, #20]
 80012fe:	61bb      	str	r3, [r7, #24]
 8001300:	697b      	ldr	r3, [r7, #20]
 8001302:	699b      	ldr	r3, [r3, #24]
 8001304:	60fb      	str	r3, [r7, #12]
 8001306:	697b      	ldr	r3, [r7, #20]
 8001308:	69db      	ldr	r3, [r3, #28]
 800130a:	60bb      	str	r3, [r7, #8]
 800130c:	697b      	ldr	r3, [r7, #20]
 800130e:	691b      	ldr	r3, [r3, #16]
 8001310:	61fb      	str	r3, [r7, #28]
			AES_expr4(t1, t2, t3, t0, a0);
 8001312:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001314:	b2db      	uxtb	r3, r3
 8001316:	461a      	mov	r2, r3
 8001318:	4b82      	ldr	r3, [pc, #520]	@ (8001524 <os_aes+0x44c>)
 800131a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800131e:	69ba      	ldr	r2, [r7, #24]
 8001320:	4053      	eors	r3, r2
 8001322:	61bb      	str	r3, [r7, #24]
 8001324:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001326:	0a1b      	lsrs	r3, r3, #8
 8001328:	b2db      	uxtb	r3, r3
 800132a:	461a      	mov	r2, r3
 800132c:	4b7e      	ldr	r3, [pc, #504]	@ (8001528 <os_aes+0x450>)
 800132e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001332:	68fa      	ldr	r2, [r7, #12]
 8001334:	4053      	eors	r3, r2
 8001336:	60fb      	str	r3, [r7, #12]
 8001338:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800133a:	0c1b      	lsrs	r3, r3, #16
 800133c:	b2db      	uxtb	r3, r3
 800133e:	461a      	mov	r2, r3
 8001340:	4b7a      	ldr	r3, [pc, #488]	@ (800152c <os_aes+0x454>)
 8001342:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001346:	68ba      	ldr	r2, [r7, #8]
 8001348:	4053      	eors	r3, r2
 800134a:	60bb      	str	r3, [r7, #8]
 800134c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800134e:	0e1b      	lsrs	r3, r3, #24
 8001350:	4a77      	ldr	r2, [pc, #476]	@ (8001530 <os_aes+0x458>)
 8001352:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001356:	69fa      	ldr	r2, [r7, #28]
 8001358:	4053      	eors	r3, r2
 800135a:	61fb      	str	r3, [r7, #28]
			AES_expr4(t2, t3, t0, t1, a1);
 800135c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800135e:	b2db      	uxtb	r3, r3
 8001360:	461a      	mov	r2, r3
 8001362:	4b70      	ldr	r3, [pc, #448]	@ (8001524 <os_aes+0x44c>)
 8001364:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001368:	68fa      	ldr	r2, [r7, #12]
 800136a:	4053      	eors	r3, r2
 800136c:	60fb      	str	r3, [r7, #12]
 800136e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001370:	0a1b      	lsrs	r3, r3, #8
 8001372:	b2db      	uxtb	r3, r3
 8001374:	461a      	mov	r2, r3
 8001376:	4b6c      	ldr	r3, [pc, #432]	@ (8001528 <os_aes+0x450>)
 8001378:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800137c:	68ba      	ldr	r2, [r7, #8]
 800137e:	4053      	eors	r3, r2
 8001380:	60bb      	str	r3, [r7, #8]
 8001382:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001384:	0c1b      	lsrs	r3, r3, #16
 8001386:	b2db      	uxtb	r3, r3
 8001388:	461a      	mov	r2, r3
 800138a:	4b68      	ldr	r3, [pc, #416]	@ (800152c <os_aes+0x454>)
 800138c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001390:	69fa      	ldr	r2, [r7, #28]
 8001392:	4053      	eors	r3, r2
 8001394:	61fb      	str	r3, [r7, #28]
 8001396:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001398:	0e1b      	lsrs	r3, r3, #24
 800139a:	4a65      	ldr	r2, [pc, #404]	@ (8001530 <os_aes+0x458>)
 800139c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013a0:	69ba      	ldr	r2, [r7, #24]
 80013a2:	4053      	eors	r3, r2
 80013a4:	61bb      	str	r3, [r7, #24]
			AES_expr4(t3, t0, t1, t2, a2);
 80013a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013a8:	b2db      	uxtb	r3, r3
 80013aa:	461a      	mov	r2, r3
 80013ac:	4b5d      	ldr	r3, [pc, #372]	@ (8001524 <os_aes+0x44c>)
 80013ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80013b2:	68ba      	ldr	r2, [r7, #8]
 80013b4:	4053      	eors	r3, r2
 80013b6:	60bb      	str	r3, [r7, #8]
 80013b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013ba:	0a1b      	lsrs	r3, r3, #8
 80013bc:	b2db      	uxtb	r3, r3
 80013be:	461a      	mov	r2, r3
 80013c0:	4b59      	ldr	r3, [pc, #356]	@ (8001528 <os_aes+0x450>)
 80013c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80013c6:	69fa      	ldr	r2, [r7, #28]
 80013c8:	4053      	eors	r3, r2
 80013ca:	61fb      	str	r3, [r7, #28]
 80013cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013ce:	0c1b      	lsrs	r3, r3, #16
 80013d0:	b2db      	uxtb	r3, r3
 80013d2:	461a      	mov	r2, r3
 80013d4:	4b55      	ldr	r3, [pc, #340]	@ (800152c <os_aes+0x454>)
 80013d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80013da:	69ba      	ldr	r2, [r7, #24]
 80013dc:	4053      	eors	r3, r2
 80013de:	61bb      	str	r3, [r7, #24]
 80013e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013e2:	0e1b      	lsrs	r3, r3, #24
 80013e4:	4a52      	ldr	r2, [pc, #328]	@ (8001530 <os_aes+0x458>)
 80013e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013ea:	68fa      	ldr	r2, [r7, #12]
 80013ec:	4053      	eors	r3, r2
 80013ee:	60fb      	str	r3, [r7, #12]
			AES_expr4(t0, t1, t2, t3, a3);
 80013f0:	6a3b      	ldr	r3, [r7, #32]
 80013f2:	b2db      	uxtb	r3, r3
 80013f4:	461a      	mov	r2, r3
 80013f6:	4b4b      	ldr	r3, [pc, #300]	@ (8001524 <os_aes+0x44c>)
 80013f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80013fc:	69fa      	ldr	r2, [r7, #28]
 80013fe:	4053      	eors	r3, r2
 8001400:	61fb      	str	r3, [r7, #28]
 8001402:	6a3b      	ldr	r3, [r7, #32]
 8001404:	0a1b      	lsrs	r3, r3, #8
 8001406:	b2db      	uxtb	r3, r3
 8001408:	461a      	mov	r2, r3
 800140a:	4b47      	ldr	r3, [pc, #284]	@ (8001528 <os_aes+0x450>)
 800140c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001410:	69ba      	ldr	r2, [r7, #24]
 8001412:	4053      	eors	r3, r2
 8001414:	61bb      	str	r3, [r7, #24]
 8001416:	6a3b      	ldr	r3, [r7, #32]
 8001418:	0c1b      	lsrs	r3, r3, #16
 800141a:	b2db      	uxtb	r3, r3
 800141c:	461a      	mov	r2, r3
 800141e:	4b43      	ldr	r3, [pc, #268]	@ (800152c <os_aes+0x454>)
 8001420:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001424:	68fa      	ldr	r2, [r7, #12]
 8001426:	4053      	eors	r3, r2
 8001428:	60fb      	str	r3, [r7, #12]
 800142a:	6a3b      	ldr	r3, [r7, #32]
 800142c:	0e1b      	lsrs	r3, r3, #24
 800142e:	4a40      	ldr	r2, [pc, #256]	@ (8001530 <os_aes+0x458>)
 8001430:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001434:	68ba      	ldr	r2, [r7, #8]
 8001436:	4053      	eors	r3, r2
 8001438:	60bb      	str	r3, [r7, #8]

			AES_key4(a1, a2, a3, a0, 8);
 800143a:	697b      	ldr	r3, [r7, #20]
 800143c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800143e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001440:	697b      	ldr	r3, [r7, #20]
 8001442:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001444:	627b      	str	r3, [r7, #36]	@ 0x24
 8001446:	697b      	ldr	r3, [r7, #20]
 8001448:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800144a:	623b      	str	r3, [r7, #32]
 800144c:	697b      	ldr	r3, [r7, #20]
 800144e:	6a1b      	ldr	r3, [r3, #32]
 8001450:	62fb      	str	r3, [r7, #44]	@ 0x2c
			AES_expr4(a1, a2, a3, a0, t0);
 8001452:	69fb      	ldr	r3, [r7, #28]
 8001454:	b2db      	uxtb	r3, r3
 8001456:	461a      	mov	r2, r3
 8001458:	4b32      	ldr	r3, [pc, #200]	@ (8001524 <os_aes+0x44c>)
 800145a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800145e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001460:	4053      	eors	r3, r2
 8001462:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001464:	69fb      	ldr	r3, [r7, #28]
 8001466:	0a1b      	lsrs	r3, r3, #8
 8001468:	b2db      	uxtb	r3, r3
 800146a:	461a      	mov	r2, r3
 800146c:	4b2e      	ldr	r3, [pc, #184]	@ (8001528 <os_aes+0x450>)
 800146e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001472:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001474:	4053      	eors	r3, r2
 8001476:	627b      	str	r3, [r7, #36]	@ 0x24
 8001478:	69fb      	ldr	r3, [r7, #28]
 800147a:	0c1b      	lsrs	r3, r3, #16
 800147c:	b2db      	uxtb	r3, r3
 800147e:	461a      	mov	r2, r3
 8001480:	4b2a      	ldr	r3, [pc, #168]	@ (800152c <os_aes+0x454>)
 8001482:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001486:	6a3a      	ldr	r2, [r7, #32]
 8001488:	4053      	eors	r3, r2
 800148a:	623b      	str	r3, [r7, #32]
 800148c:	69fb      	ldr	r3, [r7, #28]
 800148e:	0e1b      	lsrs	r3, r3, #24
 8001490:	4a27      	ldr	r2, [pc, #156]	@ (8001530 <os_aes+0x458>)
 8001492:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001496:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001498:	4053      	eors	r3, r2
 800149a:	62fb      	str	r3, [r7, #44]	@ 0x2c
			AES_expr4(a2, a3, a0, a1, t1);
 800149c:	69bb      	ldr	r3, [r7, #24]
 800149e:	b2db      	uxtb	r3, r3
 80014a0:	461a      	mov	r2, r3
 80014a2:	4b20      	ldr	r3, [pc, #128]	@ (8001524 <os_aes+0x44c>)
 80014a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80014a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80014aa:	4053      	eors	r3, r2
 80014ac:	627b      	str	r3, [r7, #36]	@ 0x24
 80014ae:	69bb      	ldr	r3, [r7, #24]
 80014b0:	0a1b      	lsrs	r3, r3, #8
 80014b2:	b2db      	uxtb	r3, r3
 80014b4:	461a      	mov	r2, r3
 80014b6:	4b1c      	ldr	r3, [pc, #112]	@ (8001528 <os_aes+0x450>)
 80014b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80014bc:	6a3a      	ldr	r2, [r7, #32]
 80014be:	4053      	eors	r3, r2
 80014c0:	623b      	str	r3, [r7, #32]
 80014c2:	69bb      	ldr	r3, [r7, #24]
 80014c4:	0c1b      	lsrs	r3, r3, #16
 80014c6:	b2db      	uxtb	r3, r3
 80014c8:	461a      	mov	r2, r3
 80014ca:	4b18      	ldr	r3, [pc, #96]	@ (800152c <os_aes+0x454>)
 80014cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80014d0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80014d2:	4053      	eors	r3, r2
 80014d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80014d6:	69bb      	ldr	r3, [r7, #24]
 80014d8:	0e1b      	lsrs	r3, r3, #24
 80014da:	4a15      	ldr	r2, [pc, #84]	@ (8001530 <os_aes+0x458>)
 80014dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014e0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80014e2:	4053      	eors	r3, r2
 80014e4:	62bb      	str	r3, [r7, #40]	@ 0x28
			AES_expr4(a3, a0, a1, a2, t2);
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	b2db      	uxtb	r3, r3
 80014ea:	461a      	mov	r2, r3
 80014ec:	4b0d      	ldr	r3, [pc, #52]	@ (8001524 <os_aes+0x44c>)
 80014ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80014f2:	6a3a      	ldr	r2, [r7, #32]
 80014f4:	4053      	eors	r3, r2
 80014f6:	623b      	str	r3, [r7, #32]
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	0a1b      	lsrs	r3, r3, #8
 80014fc:	b2db      	uxtb	r3, r3
 80014fe:	461a      	mov	r2, r3
 8001500:	4b09      	ldr	r3, [pc, #36]	@ (8001528 <os_aes+0x450>)
 8001502:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001506:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001508:	4053      	eors	r3, r2
 800150a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	0c1b      	lsrs	r3, r3, #16
 8001510:	b2db      	uxtb	r3, r3
 8001512:	461a      	mov	r2, r3
 8001514:	4b05      	ldr	r3, [pc, #20]	@ (800152c <os_aes+0x454>)
 8001516:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800151a:	e00b      	b.n	8001534 <os_aes+0x45c>
 800151c:	20000144 	.word	0x20000144
 8001520:	20000154 	.word	0x20000154
 8001524:	08010e00 	.word	0x08010e00
 8001528:	08010a00 	.word	0x08010a00
 800152c:	08010600 	.word	0x08010600
 8001530:	08010200 	.word	0x08010200
 8001534:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001536:	4053      	eors	r3, r2
 8001538:	62bb      	str	r3, [r7, #40]	@ 0x28
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	0e1b      	lsrs	r3, r3, #24
 800153e:	4aa1      	ldr	r2, [pc, #644]	@ (80017c4 <os_aes+0x6ec>)
 8001540:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001544:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001546:	4053      	eors	r3, r2
 8001548:	627b      	str	r3, [r7, #36]	@ 0x24
			AES_expr4(a0, a1, a2, a3, t3);
 800154a:	68bb      	ldr	r3, [r7, #8]
 800154c:	b2db      	uxtb	r3, r3
 800154e:	461a      	mov	r2, r3
 8001550:	4b9d      	ldr	r3, [pc, #628]	@ (80017c8 <os_aes+0x6f0>)
 8001552:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001556:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001558:	4053      	eors	r3, r2
 800155a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800155c:	68bb      	ldr	r3, [r7, #8]
 800155e:	0a1b      	lsrs	r3, r3, #8
 8001560:	b2db      	uxtb	r3, r3
 8001562:	461a      	mov	r2, r3
 8001564:	4b99      	ldr	r3, [pc, #612]	@ (80017cc <os_aes+0x6f4>)
 8001566:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800156a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800156c:	4053      	eors	r3, r2
 800156e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001570:	68bb      	ldr	r3, [r7, #8]
 8001572:	0c1b      	lsrs	r3, r3, #16
 8001574:	b2db      	uxtb	r3, r3
 8001576:	461a      	mov	r2, r3
 8001578:	4b95      	ldr	r3, [pc, #596]	@ (80017d0 <os_aes+0x6f8>)
 800157a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800157e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001580:	4053      	eors	r3, r2
 8001582:	627b      	str	r3, [r7, #36]	@ 0x24
 8001584:	68bb      	ldr	r3, [r7, #8]
 8001586:	0e1b      	lsrs	r3, r3, #24
 8001588:	4a8e      	ldr	r2, [pc, #568]	@ (80017c4 <os_aes+0x6ec>)
 800158a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800158e:	6a3a      	ldr	r2, [r7, #32]
 8001590:	4053      	eors	r3, r2
 8001592:	623b      	str	r3, [r7, #32]
		} while ((ki += 8) < ke);
 8001594:	697b      	ldr	r3, [r7, #20]
 8001596:	3320      	adds	r3, #32
 8001598:	617b      	str	r3, [r7, #20]
 800159a:	697a      	ldr	r2, [r7, #20]
 800159c:	693b      	ldr	r3, [r7, #16]
 800159e:	429a      	cmp	r2, r3
 80015a0:	f4ff aeab 	bcc.w	80012fa <os_aes+0x222>

		AES_key4(t1, t2, t3, t0, 4);
 80015a4:	697b      	ldr	r3, [r7, #20]
 80015a6:	695b      	ldr	r3, [r3, #20]
 80015a8:	61bb      	str	r3, [r7, #24]
 80015aa:	697b      	ldr	r3, [r7, #20]
 80015ac:	699b      	ldr	r3, [r3, #24]
 80015ae:	60fb      	str	r3, [r7, #12]
 80015b0:	697b      	ldr	r3, [r7, #20]
 80015b2:	69db      	ldr	r3, [r3, #28]
 80015b4:	60bb      	str	r3, [r7, #8]
 80015b6:	697b      	ldr	r3, [r7, #20]
 80015b8:	691b      	ldr	r3, [r3, #16]
 80015ba:	61fb      	str	r3, [r7, #28]
		AES_expr4(t1, t2, t3, t0, a0);
 80015bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80015be:	b2db      	uxtb	r3, r3
 80015c0:	461a      	mov	r2, r3
 80015c2:	4b81      	ldr	r3, [pc, #516]	@ (80017c8 <os_aes+0x6f0>)
 80015c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80015c8:	69ba      	ldr	r2, [r7, #24]
 80015ca:	4053      	eors	r3, r2
 80015cc:	61bb      	str	r3, [r7, #24]
 80015ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80015d0:	0a1b      	lsrs	r3, r3, #8
 80015d2:	b2db      	uxtb	r3, r3
 80015d4:	461a      	mov	r2, r3
 80015d6:	4b7d      	ldr	r3, [pc, #500]	@ (80017cc <os_aes+0x6f4>)
 80015d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80015dc:	68fa      	ldr	r2, [r7, #12]
 80015de:	4053      	eors	r3, r2
 80015e0:	60fb      	str	r3, [r7, #12]
 80015e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80015e4:	0c1b      	lsrs	r3, r3, #16
 80015e6:	b2db      	uxtb	r3, r3
 80015e8:	461a      	mov	r2, r3
 80015ea:	4b79      	ldr	r3, [pc, #484]	@ (80017d0 <os_aes+0x6f8>)
 80015ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80015f0:	68ba      	ldr	r2, [r7, #8]
 80015f2:	4053      	eors	r3, r2
 80015f4:	60bb      	str	r3, [r7, #8]
 80015f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80015f8:	0e1b      	lsrs	r3, r3, #24
 80015fa:	4a72      	ldr	r2, [pc, #456]	@ (80017c4 <os_aes+0x6ec>)
 80015fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001600:	69fa      	ldr	r2, [r7, #28]
 8001602:	4053      	eors	r3, r2
 8001604:	61fb      	str	r3, [r7, #28]
		AES_expr4(t2, t3, t0, t1, a1);
 8001606:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001608:	b2db      	uxtb	r3, r3
 800160a:	461a      	mov	r2, r3
 800160c:	4b6e      	ldr	r3, [pc, #440]	@ (80017c8 <os_aes+0x6f0>)
 800160e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001612:	68fa      	ldr	r2, [r7, #12]
 8001614:	4053      	eors	r3, r2
 8001616:	60fb      	str	r3, [r7, #12]
 8001618:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800161a:	0a1b      	lsrs	r3, r3, #8
 800161c:	b2db      	uxtb	r3, r3
 800161e:	461a      	mov	r2, r3
 8001620:	4b6a      	ldr	r3, [pc, #424]	@ (80017cc <os_aes+0x6f4>)
 8001622:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001626:	68ba      	ldr	r2, [r7, #8]
 8001628:	4053      	eors	r3, r2
 800162a:	60bb      	str	r3, [r7, #8]
 800162c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800162e:	0c1b      	lsrs	r3, r3, #16
 8001630:	b2db      	uxtb	r3, r3
 8001632:	461a      	mov	r2, r3
 8001634:	4b66      	ldr	r3, [pc, #408]	@ (80017d0 <os_aes+0x6f8>)
 8001636:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800163a:	69fa      	ldr	r2, [r7, #28]
 800163c:	4053      	eors	r3, r2
 800163e:	61fb      	str	r3, [r7, #28]
 8001640:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001642:	0e1b      	lsrs	r3, r3, #24
 8001644:	4a5f      	ldr	r2, [pc, #380]	@ (80017c4 <os_aes+0x6ec>)
 8001646:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800164a:	69ba      	ldr	r2, [r7, #24]
 800164c:	4053      	eors	r3, r2
 800164e:	61bb      	str	r3, [r7, #24]
		AES_expr4(t3, t0, t1, t2, a2);
 8001650:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001652:	b2db      	uxtb	r3, r3
 8001654:	461a      	mov	r2, r3
 8001656:	4b5c      	ldr	r3, [pc, #368]	@ (80017c8 <os_aes+0x6f0>)
 8001658:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800165c:	68ba      	ldr	r2, [r7, #8]
 800165e:	4053      	eors	r3, r2
 8001660:	60bb      	str	r3, [r7, #8]
 8001662:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001664:	0a1b      	lsrs	r3, r3, #8
 8001666:	b2db      	uxtb	r3, r3
 8001668:	461a      	mov	r2, r3
 800166a:	4b58      	ldr	r3, [pc, #352]	@ (80017cc <os_aes+0x6f4>)
 800166c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001670:	69fa      	ldr	r2, [r7, #28]
 8001672:	4053      	eors	r3, r2
 8001674:	61fb      	str	r3, [r7, #28]
 8001676:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001678:	0c1b      	lsrs	r3, r3, #16
 800167a:	b2db      	uxtb	r3, r3
 800167c:	461a      	mov	r2, r3
 800167e:	4b54      	ldr	r3, [pc, #336]	@ (80017d0 <os_aes+0x6f8>)
 8001680:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001684:	69ba      	ldr	r2, [r7, #24]
 8001686:	4053      	eors	r3, r2
 8001688:	61bb      	str	r3, [r7, #24]
 800168a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800168c:	0e1b      	lsrs	r3, r3, #24
 800168e:	4a4d      	ldr	r2, [pc, #308]	@ (80017c4 <os_aes+0x6ec>)
 8001690:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001694:	68fa      	ldr	r2, [r7, #12]
 8001696:	4053      	eors	r3, r2
 8001698:	60fb      	str	r3, [r7, #12]
		AES_expr4(t0, t1, t2, t3, a3);
 800169a:	6a3b      	ldr	r3, [r7, #32]
 800169c:	b2db      	uxtb	r3, r3
 800169e:	461a      	mov	r2, r3
 80016a0:	4b49      	ldr	r3, [pc, #292]	@ (80017c8 <os_aes+0x6f0>)
 80016a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80016a6:	69fa      	ldr	r2, [r7, #28]
 80016a8:	4053      	eors	r3, r2
 80016aa:	61fb      	str	r3, [r7, #28]
 80016ac:	6a3b      	ldr	r3, [r7, #32]
 80016ae:	0a1b      	lsrs	r3, r3, #8
 80016b0:	b2db      	uxtb	r3, r3
 80016b2:	461a      	mov	r2, r3
 80016b4:	4b45      	ldr	r3, [pc, #276]	@ (80017cc <os_aes+0x6f4>)
 80016b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80016ba:	69ba      	ldr	r2, [r7, #24]
 80016bc:	4053      	eors	r3, r2
 80016be:	61bb      	str	r3, [r7, #24]
 80016c0:	6a3b      	ldr	r3, [r7, #32]
 80016c2:	0c1b      	lsrs	r3, r3, #16
 80016c4:	b2db      	uxtb	r3, r3
 80016c6:	461a      	mov	r2, r3
 80016c8:	4b41      	ldr	r3, [pc, #260]	@ (80017d0 <os_aes+0x6f8>)
 80016ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80016ce:	68fa      	ldr	r2, [r7, #12]
 80016d0:	4053      	eors	r3, r2
 80016d2:	60fb      	str	r3, [r7, #12]
 80016d4:	6a3b      	ldr	r3, [r7, #32]
 80016d6:	0e1b      	lsrs	r3, r3, #24
 80016d8:	4a3a      	ldr	r2, [pc, #232]	@ (80017c4 <os_aes+0x6ec>)
 80016da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016de:	68ba      	ldr	r2, [r7, #8]
 80016e0:	4053      	eors	r3, r2
 80016e2:	60bb      	str	r3, [r7, #8]

		AES_expr(a0, t0, t1, t2, t3, 8);
 80016e4:	697b      	ldr	r3, [r7, #20]
 80016e6:	6a1b      	ldr	r3, [r3, #32]
 80016e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80016ea:	69fb      	ldr	r3, [r7, #28]
 80016ec:	0e1b      	lsrs	r3, r3, #24
 80016ee:	4a39      	ldr	r2, [pc, #228]	@ (80017d4 <os_aes+0x6fc>)
 80016f0:	5cd3      	ldrb	r3, [r2, r3]
 80016f2:	061b      	lsls	r3, r3, #24
 80016f4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80016f6:	4053      	eors	r3, r2
 80016f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80016fa:	69bb      	ldr	r3, [r7, #24]
 80016fc:	0c1b      	lsrs	r3, r3, #16
 80016fe:	b2db      	uxtb	r3, r3
 8001700:	461a      	mov	r2, r3
 8001702:	4b34      	ldr	r3, [pc, #208]	@ (80017d4 <os_aes+0x6fc>)
 8001704:	5c9b      	ldrb	r3, [r3, r2]
 8001706:	041b      	lsls	r3, r3, #16
 8001708:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800170a:	4053      	eors	r3, r2
 800170c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	0a1b      	lsrs	r3, r3, #8
 8001712:	b2db      	uxtb	r3, r3
 8001714:	461a      	mov	r2, r3
 8001716:	4b2f      	ldr	r3, [pc, #188]	@ (80017d4 <os_aes+0x6fc>)
 8001718:	5c9b      	ldrb	r3, [r3, r2]
 800171a:	021b      	lsls	r3, r3, #8
 800171c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800171e:	4053      	eors	r3, r2
 8001720:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001722:	68bb      	ldr	r3, [r7, #8]
 8001724:	b2db      	uxtb	r3, r3
 8001726:	461a      	mov	r2, r3
 8001728:	4b2a      	ldr	r3, [pc, #168]	@ (80017d4 <os_aes+0x6fc>)
 800172a:	5c9b      	ldrb	r3, [r3, r2]
 800172c:	461a      	mov	r2, r3
 800172e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001730:	4053      	eors	r3, r2
 8001732:	62fb      	str	r3, [r7, #44]	@ 0x2c
		AES_expr(a1, t1, t2, t3, t0, 9);
 8001734:	697b      	ldr	r3, [r7, #20]
 8001736:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001738:	62bb      	str	r3, [r7, #40]	@ 0x28
 800173a:	69bb      	ldr	r3, [r7, #24]
 800173c:	0e1b      	lsrs	r3, r3, #24
 800173e:	4a25      	ldr	r2, [pc, #148]	@ (80017d4 <os_aes+0x6fc>)
 8001740:	5cd3      	ldrb	r3, [r2, r3]
 8001742:	061b      	lsls	r3, r3, #24
 8001744:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001746:	4053      	eors	r3, r2
 8001748:	62bb      	str	r3, [r7, #40]	@ 0x28
 800174a:	68fb      	ldr	r3, [r7, #12]
 800174c:	0c1b      	lsrs	r3, r3, #16
 800174e:	b2db      	uxtb	r3, r3
 8001750:	461a      	mov	r2, r3
 8001752:	4b20      	ldr	r3, [pc, #128]	@ (80017d4 <os_aes+0x6fc>)
 8001754:	5c9b      	ldrb	r3, [r3, r2]
 8001756:	041b      	lsls	r3, r3, #16
 8001758:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800175a:	4053      	eors	r3, r2
 800175c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800175e:	68bb      	ldr	r3, [r7, #8]
 8001760:	0a1b      	lsrs	r3, r3, #8
 8001762:	b2db      	uxtb	r3, r3
 8001764:	461a      	mov	r2, r3
 8001766:	4b1b      	ldr	r3, [pc, #108]	@ (80017d4 <os_aes+0x6fc>)
 8001768:	5c9b      	ldrb	r3, [r3, r2]
 800176a:	021b      	lsls	r3, r3, #8
 800176c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800176e:	4053      	eors	r3, r2
 8001770:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001772:	69fb      	ldr	r3, [r7, #28]
 8001774:	b2db      	uxtb	r3, r3
 8001776:	461a      	mov	r2, r3
 8001778:	4b16      	ldr	r3, [pc, #88]	@ (80017d4 <os_aes+0x6fc>)
 800177a:	5c9b      	ldrb	r3, [r3, r2]
 800177c:	461a      	mov	r2, r3
 800177e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001780:	4053      	eors	r3, r2
 8001782:	62bb      	str	r3, [r7, #40]	@ 0x28
		AES_expr(a2, t2, t3, t0, t1, 10);
 8001784:	697b      	ldr	r3, [r7, #20]
 8001786:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001788:	627b      	str	r3, [r7, #36]	@ 0x24
 800178a:	68fb      	ldr	r3, [r7, #12]
 800178c:	0e1b      	lsrs	r3, r3, #24
 800178e:	4a11      	ldr	r2, [pc, #68]	@ (80017d4 <os_aes+0x6fc>)
 8001790:	5cd3      	ldrb	r3, [r2, r3]
 8001792:	061b      	lsls	r3, r3, #24
 8001794:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001796:	4053      	eors	r3, r2
 8001798:	627b      	str	r3, [r7, #36]	@ 0x24
 800179a:	68bb      	ldr	r3, [r7, #8]
 800179c:	0c1b      	lsrs	r3, r3, #16
 800179e:	b2db      	uxtb	r3, r3
 80017a0:	461a      	mov	r2, r3
 80017a2:	4b0c      	ldr	r3, [pc, #48]	@ (80017d4 <os_aes+0x6fc>)
 80017a4:	5c9b      	ldrb	r3, [r3, r2]
 80017a6:	041b      	lsls	r3, r3, #16
 80017a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80017aa:	4053      	eors	r3, r2
 80017ac:	627b      	str	r3, [r7, #36]	@ 0x24
 80017ae:	69fb      	ldr	r3, [r7, #28]
 80017b0:	0a1b      	lsrs	r3, r3, #8
 80017b2:	b2db      	uxtb	r3, r3
 80017b4:	461a      	mov	r2, r3
 80017b6:	4b07      	ldr	r3, [pc, #28]	@ (80017d4 <os_aes+0x6fc>)
 80017b8:	5c9b      	ldrb	r3, [r3, r2]
 80017ba:	021b      	lsls	r3, r3, #8
 80017bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80017be:	4053      	eors	r3, r2
 80017c0:	e00a      	b.n	80017d8 <os_aes+0x700>
 80017c2:	bf00      	nop
 80017c4:	08010200 	.word	0x08010200
 80017c8:	08010e00 	.word	0x08010e00
 80017cc:	08010a00 	.word	0x08010a00
 80017d0:	08010600 	.word	0x08010600
 80017d4:	08010100 	.word	0x08010100
 80017d8:	627b      	str	r3, [r7, #36]	@ 0x24
 80017da:	69bb      	ldr	r3, [r7, #24]
 80017dc:	b2db      	uxtb	r3, r3
 80017de:	461a      	mov	r2, r3
 80017e0:	4b5f      	ldr	r3, [pc, #380]	@ (8001960 <os_aes+0x888>)
 80017e2:	5c9b      	ldrb	r3, [r3, r2]
 80017e4:	461a      	mov	r2, r3
 80017e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017e8:	4053      	eors	r3, r2
 80017ea:	627b      	str	r3, [r7, #36]	@ 0x24
		AES_expr(a3, t3, t0, t1, t2, 11);
 80017ec:	697b      	ldr	r3, [r7, #20]
 80017ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017f0:	623b      	str	r3, [r7, #32]
 80017f2:	68bb      	ldr	r3, [r7, #8]
 80017f4:	0e1b      	lsrs	r3, r3, #24
 80017f6:	4a5a      	ldr	r2, [pc, #360]	@ (8001960 <os_aes+0x888>)
 80017f8:	5cd3      	ldrb	r3, [r2, r3]
 80017fa:	061b      	lsls	r3, r3, #24
 80017fc:	6a3a      	ldr	r2, [r7, #32]
 80017fe:	4053      	eors	r3, r2
 8001800:	623b      	str	r3, [r7, #32]
 8001802:	69fb      	ldr	r3, [r7, #28]
 8001804:	0c1b      	lsrs	r3, r3, #16
 8001806:	b2db      	uxtb	r3, r3
 8001808:	461a      	mov	r2, r3
 800180a:	4b55      	ldr	r3, [pc, #340]	@ (8001960 <os_aes+0x888>)
 800180c:	5c9b      	ldrb	r3, [r3, r2]
 800180e:	041b      	lsls	r3, r3, #16
 8001810:	6a3a      	ldr	r2, [r7, #32]
 8001812:	4053      	eors	r3, r2
 8001814:	623b      	str	r3, [r7, #32]
 8001816:	69bb      	ldr	r3, [r7, #24]
 8001818:	0a1b      	lsrs	r3, r3, #8
 800181a:	b2db      	uxtb	r3, r3
 800181c:	461a      	mov	r2, r3
 800181e:	4b50      	ldr	r3, [pc, #320]	@ (8001960 <os_aes+0x888>)
 8001820:	5c9b      	ldrb	r3, [r3, r2]
 8001822:	021b      	lsls	r3, r3, #8
 8001824:	6a3a      	ldr	r2, [r7, #32]
 8001826:	4053      	eors	r3, r2
 8001828:	623b      	str	r3, [r7, #32]
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	b2db      	uxtb	r3, r3
 800182e:	461a      	mov	r2, r3
 8001830:	4b4b      	ldr	r3, [pc, #300]	@ (8001960 <os_aes+0x888>)
 8001832:	5c9b      	ldrb	r3, [r3, r2]
 8001834:	461a      	mov	r2, r3
 8001836:	6a3b      	ldr	r3, [r7, #32]
 8001838:	4053      	eors	r3, r2
 800183a:	623b      	str	r3, [r7, #32]
		// result of AES encryption in a0-a3

		if (mode & AES_MIC) {
 800183c:	79fb      	ldrb	r3, [r7, #7]
 800183e:	f003 0302 	and.w	r3, r3, #2
 8001842:	2b00      	cmp	r3, #0
 8001844:	d056      	beq.n	80018f4 <os_aes+0x81c>
			if ((t1 = (mode & AES_MICSUB) >> 4) != 0) { // last block
 8001846:	79fb      	ldrb	r3, [r7, #7]
 8001848:	111b      	asrs	r3, r3, #4
 800184a:	f003 0303 	and.w	r3, r3, #3
 800184e:	61bb      	str	r3, [r7, #24]
 8001850:	69bb      	ldr	r3, [r7, #24]
 8001852:	2b00      	cmp	r3, #0
 8001854:	d041      	beq.n	80018da <os_aes+0x802>
				do {
					// compute CMAC subkey K1 and K2
					t0 = a0 >> 31; // save MSB
 8001856:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001858:	0fdb      	lsrs	r3, r3, #31
 800185a:	61fb      	str	r3, [r7, #28]
					a0 = (a0 << 1) | (a1 >> 31);
 800185c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800185e:	005a      	lsls	r2, r3, #1
 8001860:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001862:	0fdb      	lsrs	r3, r3, #31
 8001864:	4313      	orrs	r3, r2
 8001866:	62fb      	str	r3, [r7, #44]	@ 0x2c
					a1 = (a1 << 1) | (a2 >> 31);
 8001868:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800186a:	005a      	lsls	r2, r3, #1
 800186c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800186e:	0fdb      	lsrs	r3, r3, #31
 8001870:	4313      	orrs	r3, r2
 8001872:	62bb      	str	r3, [r7, #40]	@ 0x28
					a2 = (a2 << 1) | (a3 >> 31);
 8001874:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001876:	005a      	lsls	r2, r3, #1
 8001878:	6a3b      	ldr	r3, [r7, #32]
 800187a:	0fdb      	lsrs	r3, r3, #31
 800187c:	4313      	orrs	r3, r2
 800187e:	627b      	str	r3, [r7, #36]	@ 0x24
					a3 = (a3 << 1);
 8001880:	6a3b      	ldr	r3, [r7, #32]
 8001882:	005b      	lsls	r3, r3, #1
 8001884:	623b      	str	r3, [r7, #32]
					if (t0)
 8001886:	69fb      	ldr	r3, [r7, #28]
 8001888:	2b00      	cmp	r3, #0
 800188a:	d003      	beq.n	8001894 <os_aes+0x7bc>
						a3 ^= 0x87;
 800188c:	6a3b      	ldr	r3, [r7, #32]
 800188e:	f083 0387 	eor.w	r3, r3, #135	@ 0x87
 8001892:	623b      	str	r3, [r7, #32]
				} while (--t1);
 8001894:	69bb      	ldr	r3, [r7, #24]
 8001896:	3b01      	subs	r3, #1
 8001898:	61bb      	str	r3, [r7, #24]
 800189a:	69bb      	ldr	r3, [r7, #24]
 800189c:	2b00      	cmp	r3, #0
 800189e:	d1da      	bne.n	8001856 <os_aes+0x77e>

				AESAUX[0] ^= a0;
 80018a0:	4b30      	ldr	r3, [pc, #192]	@ (8001964 <os_aes+0x88c>)
 80018a2:	681a      	ldr	r2, [r3, #0]
 80018a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80018a6:	4053      	eors	r3, r2
 80018a8:	4a2e      	ldr	r2, [pc, #184]	@ (8001964 <os_aes+0x88c>)
 80018aa:	6013      	str	r3, [r2, #0]
				AESAUX[1] ^= a1;
 80018ac:	4b2d      	ldr	r3, [pc, #180]	@ (8001964 <os_aes+0x88c>)
 80018ae:	685a      	ldr	r2, [r3, #4]
 80018b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80018b2:	4053      	eors	r3, r2
 80018b4:	4a2b      	ldr	r2, [pc, #172]	@ (8001964 <os_aes+0x88c>)
 80018b6:	6053      	str	r3, [r2, #4]
				AESAUX[2] ^= a2;
 80018b8:	4b2a      	ldr	r3, [pc, #168]	@ (8001964 <os_aes+0x88c>)
 80018ba:	689a      	ldr	r2, [r3, #8]
 80018bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018be:	4053      	eors	r3, r2
 80018c0:	4a28      	ldr	r2, [pc, #160]	@ (8001964 <os_aes+0x88c>)
 80018c2:	6093      	str	r3, [r2, #8]
				AESAUX[3] ^= a3;
 80018c4:	4b27      	ldr	r3, [pc, #156]	@ (8001964 <os_aes+0x88c>)
 80018c6:	68da      	ldr	r2, [r3, #12]
 80018c8:	6a3b      	ldr	r3, [r7, #32]
 80018ca:	4053      	eors	r3, r2
 80018cc:	4a25      	ldr	r2, [pc, #148]	@ (8001964 <os_aes+0x88c>)
 80018ce:	60d3      	str	r3, [r2, #12]
				mode &= ~AES_MICSUB;
 80018d0:	79fb      	ldrb	r3, [r7, #7]
 80018d2:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80018d6:	71fb      	strb	r3, [r7, #7]
				goto LOADDATA;
 80018d8:	e4ad      	b.n	8001236 <os_aes+0x15e>
			} else {
				// save cipher block as new iv
				AESAUX[0] = a0;
 80018da:	4a22      	ldr	r2, [pc, #136]	@ (8001964 <os_aes+0x88c>)
 80018dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80018de:	6013      	str	r3, [r2, #0]
				AESAUX[1] = a1;
 80018e0:	4a20      	ldr	r2, [pc, #128]	@ (8001964 <os_aes+0x88c>)
 80018e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80018e4:	6053      	str	r3, [r2, #4]
				AESAUX[2] = a2;
 80018e6:	4a1f      	ldr	r2, [pc, #124]	@ (8001964 <os_aes+0x88c>)
 80018e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018ea:	6093      	str	r3, [r2, #8]
				AESAUX[3] = a3;
 80018ec:	4a1d      	ldr	r2, [pc, #116]	@ (8001964 <os_aes+0x88c>)
 80018ee:	6a3b      	ldr	r3, [r7, #32]
 80018f0:	60d3      	str	r3, [r2, #12]
 80018f2:	e094      	b.n	8001a1e <os_aes+0x946>
			}
		} else { // CIPHER
			if (mode & AES_CTR) { // xor block (partially)
 80018f4:	79fb      	ldrb	r3, [r7, #7]
 80018f6:	f003 0304 	and.w	r3, r3, #4
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d034      	beq.n	8001968 <os_aes+0x890>
				t0 = (len > 16) ? 16 : len;
 80018fe:	88bb      	ldrh	r3, [r7, #4]
 8001900:	2b10      	cmp	r3, #16
 8001902:	bf28      	it	cs
 8001904:	2310      	movcs	r3, #16
 8001906:	b29b      	uxth	r3, r3
 8001908:	61fb      	str	r3, [r7, #28]
				for (t1 = 0; t1 < t0; t1++) {
 800190a:	2300      	movs	r3, #0
 800190c:	61bb      	str	r3, [r7, #24]
 800190e:	e01d      	b.n	800194c <os_aes+0x874>
					buf[t1] ^= (a0 >> 24);
 8001910:	683a      	ldr	r2, [r7, #0]
 8001912:	69bb      	ldr	r3, [r7, #24]
 8001914:	4413      	add	r3, r2
 8001916:	7819      	ldrb	r1, [r3, #0]
 8001918:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800191a:	0e1b      	lsrs	r3, r3, #24
 800191c:	b2da      	uxtb	r2, r3
 800191e:	6838      	ldr	r0, [r7, #0]
 8001920:	69bb      	ldr	r3, [r7, #24]
 8001922:	4403      	add	r3, r0
 8001924:	404a      	eors	r2, r1
 8001926:	b2d2      	uxtb	r2, r2
 8001928:	701a      	strb	r2, [r3, #0]
					a0 <<= 8;
 800192a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800192c:	021b      	lsls	r3, r3, #8
 800192e:	62fb      	str	r3, [r7, #44]	@ 0x2c
					if ((t1 & 3) == 3) {
 8001930:	69bb      	ldr	r3, [r7, #24]
 8001932:	f003 0303 	and.w	r3, r3, #3
 8001936:	2b03      	cmp	r3, #3
 8001938:	d105      	bne.n	8001946 <os_aes+0x86e>
						a0 = a1;
 800193a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800193c:	62fb      	str	r3, [r7, #44]	@ 0x2c
						a1 = a2;
 800193e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001940:	62bb      	str	r3, [r7, #40]	@ 0x28
						a2 = a3;
 8001942:	6a3b      	ldr	r3, [r7, #32]
 8001944:	627b      	str	r3, [r7, #36]	@ 0x24
				for (t1 = 0; t1 < t0; t1++) {
 8001946:	69bb      	ldr	r3, [r7, #24]
 8001948:	3301      	adds	r3, #1
 800194a:	61bb      	str	r3, [r7, #24]
 800194c:	69ba      	ldr	r2, [r7, #24]
 800194e:	69fb      	ldr	r3, [r7, #28]
 8001950:	429a      	cmp	r2, r3
 8001952:	d3dd      	bcc.n	8001910 <os_aes+0x838>
					}
				}
				// update counter
				AESAUX[3]++;
 8001954:	4b03      	ldr	r3, [pc, #12]	@ (8001964 <os_aes+0x88c>)
 8001956:	68db      	ldr	r3, [r3, #12]
 8001958:	3301      	adds	r3, #1
 800195a:	4a02      	ldr	r2, [pc, #8]	@ (8001964 <os_aes+0x88c>)
 800195c:	60d3      	str	r3, [r2, #12]
 800195e:	e05e      	b.n	8001a1e <os_aes+0x946>
 8001960:	08010100 	.word	0x08010100
 8001964:	20000144 	.word	0x20000144
			} else { // ECB
				// store block
				msbf4_write(buf + 0, a0);
 8001968:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800196a:	0e1b      	lsrs	r3, r3, #24
 800196c:	b2da      	uxtb	r2, r3
 800196e:	683b      	ldr	r3, [r7, #0]
 8001970:	701a      	strb	r2, [r3, #0]
 8001972:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001974:	0c1a      	lsrs	r2, r3, #16
 8001976:	683b      	ldr	r3, [r7, #0]
 8001978:	3301      	adds	r3, #1
 800197a:	b2d2      	uxtb	r2, r2
 800197c:	701a      	strb	r2, [r3, #0]
 800197e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001980:	0a1a      	lsrs	r2, r3, #8
 8001982:	683b      	ldr	r3, [r7, #0]
 8001984:	3302      	adds	r3, #2
 8001986:	b2d2      	uxtb	r2, r2
 8001988:	701a      	strb	r2, [r3, #0]
 800198a:	683b      	ldr	r3, [r7, #0]
 800198c:	3303      	adds	r3, #3
 800198e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001990:	b2d2      	uxtb	r2, r2
 8001992:	701a      	strb	r2, [r3, #0]
				msbf4_write(buf + 4, a1);
 8001994:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001996:	0e1a      	lsrs	r2, r3, #24
 8001998:	683b      	ldr	r3, [r7, #0]
 800199a:	3304      	adds	r3, #4
 800199c:	b2d2      	uxtb	r2, r2
 800199e:	701a      	strb	r2, [r3, #0]
 80019a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80019a2:	0c1a      	lsrs	r2, r3, #16
 80019a4:	683b      	ldr	r3, [r7, #0]
 80019a6:	3305      	adds	r3, #5
 80019a8:	b2d2      	uxtb	r2, r2
 80019aa:	701a      	strb	r2, [r3, #0]
 80019ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80019ae:	0a1a      	lsrs	r2, r3, #8
 80019b0:	683b      	ldr	r3, [r7, #0]
 80019b2:	3306      	adds	r3, #6
 80019b4:	b2d2      	uxtb	r2, r2
 80019b6:	701a      	strb	r2, [r3, #0]
 80019b8:	683b      	ldr	r3, [r7, #0]
 80019ba:	3307      	adds	r3, #7
 80019bc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80019be:	b2d2      	uxtb	r2, r2
 80019c0:	701a      	strb	r2, [r3, #0]
				msbf4_write(buf + 8, a2);
 80019c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019c4:	0e1a      	lsrs	r2, r3, #24
 80019c6:	683b      	ldr	r3, [r7, #0]
 80019c8:	3308      	adds	r3, #8
 80019ca:	b2d2      	uxtb	r2, r2
 80019cc:	701a      	strb	r2, [r3, #0]
 80019ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019d0:	0c1a      	lsrs	r2, r3, #16
 80019d2:	683b      	ldr	r3, [r7, #0]
 80019d4:	3309      	adds	r3, #9
 80019d6:	b2d2      	uxtb	r2, r2
 80019d8:	701a      	strb	r2, [r3, #0]
 80019da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019dc:	0a1a      	lsrs	r2, r3, #8
 80019de:	683b      	ldr	r3, [r7, #0]
 80019e0:	330a      	adds	r3, #10
 80019e2:	b2d2      	uxtb	r2, r2
 80019e4:	701a      	strb	r2, [r3, #0]
 80019e6:	683b      	ldr	r3, [r7, #0]
 80019e8:	330b      	adds	r3, #11
 80019ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80019ec:	b2d2      	uxtb	r2, r2
 80019ee:	701a      	strb	r2, [r3, #0]
				msbf4_write(buf + 12, a3);
 80019f0:	6a3b      	ldr	r3, [r7, #32]
 80019f2:	0e1a      	lsrs	r2, r3, #24
 80019f4:	683b      	ldr	r3, [r7, #0]
 80019f6:	330c      	adds	r3, #12
 80019f8:	b2d2      	uxtb	r2, r2
 80019fa:	701a      	strb	r2, [r3, #0]
 80019fc:	6a3b      	ldr	r3, [r7, #32]
 80019fe:	0c1a      	lsrs	r2, r3, #16
 8001a00:	683b      	ldr	r3, [r7, #0]
 8001a02:	330d      	adds	r3, #13
 8001a04:	b2d2      	uxtb	r2, r2
 8001a06:	701a      	strb	r2, [r3, #0]
 8001a08:	6a3b      	ldr	r3, [r7, #32]
 8001a0a:	0a1a      	lsrs	r2, r3, #8
 8001a0c:	683b      	ldr	r3, [r7, #0]
 8001a0e:	330e      	adds	r3, #14
 8001a10:	b2d2      	uxtb	r2, r2
 8001a12:	701a      	strb	r2, [r3, #0]
 8001a14:	683b      	ldr	r3, [r7, #0]
 8001a16:	330f      	adds	r3, #15
 8001a18:	6a3a      	ldr	r2, [r7, #32]
 8001a1a:	b2d2      	uxtb	r2, r2
 8001a1c:	701a      	strb	r2, [r3, #0]
			}
		}

		// update block state
		if ((mode & AES_MIC) == 0 || (mode & AES_MICNOAUX)) {
 8001a1e:	79fb      	ldrb	r3, [r7, #7]
 8001a20:	f003 0302 	and.w	r3, r3, #2
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d004      	beq.n	8001a32 <os_aes+0x95a>
 8001a28:	79fb      	ldrb	r3, [r7, #7]
 8001a2a:	f003 0308 	and.w	r3, r3, #8
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d005      	beq.n	8001a3e <os_aes+0x966>
			buf += 16;
 8001a32:	683b      	ldr	r3, [r7, #0]
 8001a34:	3310      	adds	r3, #16
 8001a36:	603b      	str	r3, [r7, #0]
			len -= 16;
 8001a38:	88bb      	ldrh	r3, [r7, #4]
 8001a3a:	3b10      	subs	r3, #16
 8001a3c:	80bb      	strh	r3, [r7, #4]
		}
		mode |= AES_MICNOAUX;
 8001a3e:	79fb      	ldrb	r3, [r7, #7]
 8001a40:	f043 0308 	orr.w	r3, r3, #8
 8001a44:	71fb      	strb	r3, [r7, #7]
	while ((signed char) len > 0) {
 8001a46:	88bb      	ldrh	r3, [r7, #4]
 8001a48:	b25b      	sxtb	r3, r3
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	f73f abba 	bgt.w	80011c4 <os_aes+0xec>
	}
	return AESAUX[0];
 8001a50:	4b02      	ldr	r3, [pc, #8]	@ (8001a5c <os_aes+0x984>)
 8001a52:	681b      	ldr	r3, [r3, #0]
}
 8001a54:	4618      	mov	r0, r3
 8001a56:	3730      	adds	r7, #48	@ 0x30
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	bd80      	pop	{r7, pc}
 8001a5c:	20000144 	.word	0x20000144

08001a60 <bme68x_init>:
/* @brief This API reads the chip-id of the sensor which is the first step to
 * verify the sensor and also calibrates the sensor
 * As this API is the entry point, call this API before using other APIs.
 */
int8_t bme68x_init(struct bme68x_dev *dev)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b084      	sub	sp, #16
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
	int8_t rslt;

	rslt = bme68x_soft_reset(dev);
 8001a68:	6878      	ldr	r0, [r7, #4]
 8001a6a:	f000 f901 	bl	8001c70 <bme68x_soft_reset>
 8001a6e:	4603      	mov	r3, r0
 8001a70:	73fb      	strb	r3, [r7, #15]
	if (rslt == BME68X_OK) {
 8001a72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d120      	bne.n	8001abc <bme68x_init+0x5c>
		rslt = bme68x_get_regs(BME68X_REG_CHIP_ID, &dev->chip_id, 1, dev);
 8001a7a:	6879      	ldr	r1, [r7, #4]
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	2201      	movs	r2, #1
 8001a80:	20d0      	movs	r0, #208	@ 0xd0
 8001a82:	f000 f8b1 	bl	8001be8 <bme68x_get_regs>
 8001a86:	4603      	mov	r3, r0
 8001a88:	73fb      	strb	r3, [r7, #15]
		if (rslt == BME68X_OK) {
 8001a8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d114      	bne.n	8001abc <bme68x_init+0x5c>
			if (dev->chip_id == BME68X_CHIP_ID) {
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	781b      	ldrb	r3, [r3, #0]
 8001a96:	2b61      	cmp	r3, #97	@ 0x61
 8001a98:	d10e      	bne.n	8001ab8 <bme68x_init+0x58>
				/* Read Variant ID */
				rslt = read_variant_id(dev);
 8001a9a:	6878      	ldr	r0, [r7, #4]
 8001a9c:	f002 f84c 	bl	8003b38 <read_variant_id>
 8001aa0:	4603      	mov	r3, r0
 8001aa2:	73fb      	strb	r3, [r7, #15]

				if (rslt == BME68X_OK) {
 8001aa4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d107      	bne.n	8001abc <bme68x_init+0x5c>
					/* Get the Calibration data */
					rslt = get_calib_data(dev);
 8001aac:	6878      	ldr	r0, [r7, #4]
 8001aae:	f001 ff3f 	bl	8003930 <get_calib_data>
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	73fb      	strb	r3, [r7, #15]
 8001ab6:	e001      	b.n	8001abc <bme68x_init+0x5c>
				}
			} else {
				rslt = BME68X_E_DEV_NOT_FOUND;
 8001ab8:	23fd      	movs	r3, #253	@ 0xfd
 8001aba:	73fb      	strb	r3, [r7, #15]
			}
		}
	}

	return rslt;
 8001abc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	3710      	adds	r7, #16
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	bd80      	pop	{r7, pc}

08001ac8 <bme68x_set_regs>:
/*
 * @brief This API writes the given data to the register address of the sensor
 */
int8_t bme68x_set_regs(const uint8_t *reg_addr, const uint8_t *reg_data,
		uint32_t len, struct bme68x_dev *dev)
{
 8001ac8:	b5b0      	push	{r4, r5, r7, lr}
 8001aca:	b08a      	sub	sp, #40	@ 0x28
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	60f8      	str	r0, [r7, #12]
 8001ad0:	60b9      	str	r1, [r7, #8]
 8001ad2:	607a      	str	r2, [r7, #4]
 8001ad4:	603b      	str	r3, [r7, #0]
	int8_t rslt;

	/* Length of the temporary buffer is 2*(length of register)*/
	uint8_t tmp_buff[BME68X_LEN_INTERLEAVE_BUFF] = { 0 };
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	613b      	str	r3, [r7, #16]
 8001ada:	f107 0314 	add.w	r3, r7, #20
 8001ade:	2200      	movs	r2, #0
 8001ae0:	601a      	str	r2, [r3, #0]
 8001ae2:	605a      	str	r2, [r3, #4]
 8001ae4:	609a      	str	r2, [r3, #8]
 8001ae6:	60da      	str	r2, [r3, #12]
	uint16_t index;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8001ae8:	6838      	ldr	r0, [r7, #0]
 8001aea:	f001 fcfb 	bl	80034e4 <null_ptr_check>
 8001aee:	4603      	mov	r3, r0
 8001af0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if ((rslt == BME68X_OK) && reg_addr && reg_data) {
 8001af4:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d16c      	bne.n	8001bd6 <bme68x_set_regs+0x10e>
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d069      	beq.n	8001bd6 <bme68x_set_regs+0x10e>
 8001b02:	68bb      	ldr	r3, [r7, #8]
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d066      	beq.n	8001bd6 <bme68x_set_regs+0x10e>
		if ((len > 0) && (len <= (BME68X_LEN_INTERLEAVE_BUFF / 2))) {
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d05d      	beq.n	8001bca <bme68x_set_regs+0x102>
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	2b0a      	cmp	r3, #10
 8001b12:	d85a      	bhi.n	8001bca <bme68x_set_regs+0x102>
			/* Interleave the 2 arrays */
			for (index = 0; index < len; index++) {
 8001b14:	2300      	movs	r3, #0
 8001b16:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8001b18:	e034      	b.n	8001b84 <bme68x_set_regs+0xbc>
				if (dev->intf == BME68X_SPI_INTF) {
 8001b1a:	683b      	ldr	r3, [r7, #0]
 8001b1c:	7b1b      	ldrb	r3, [r3, #12]
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d118      	bne.n	8001b54 <bme68x_set_regs+0x8c>
					/* Set the memory page */
					rslt = set_mem_page(reg_addr[index], dev);
 8001b22:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001b24:	68fa      	ldr	r2, [r7, #12]
 8001b26:	4413      	add	r3, r2
 8001b28:	781b      	ldrb	r3, [r3, #0]
 8001b2a:	6839      	ldr	r1, [r7, #0]
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	f001 fc18 	bl	8003362 <set_mem_page>
 8001b32:	4603      	mov	r3, r0
 8001b34:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					tmp_buff[(2 * index)] = reg_addr[index] & BME68X_SPI_WR_MSK;
 8001b38:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001b3a:	68fa      	ldr	r2, [r7, #12]
 8001b3c:	4413      	add	r3, r2
 8001b3e:	781a      	ldrb	r2, [r3, #0]
 8001b40:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001b42:	005b      	lsls	r3, r3, #1
 8001b44:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001b48:	b2d2      	uxtb	r2, r2
 8001b4a:	3328      	adds	r3, #40	@ 0x28
 8001b4c:	443b      	add	r3, r7
 8001b4e:	f803 2c18 	strb.w	r2, [r3, #-24]
 8001b52:	e009      	b.n	8001b68 <bme68x_set_regs+0xa0>
				} else {
					tmp_buff[(2 * index)] = reg_addr[index];
 8001b54:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001b56:	68fa      	ldr	r2, [r7, #12]
 8001b58:	441a      	add	r2, r3
 8001b5a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001b5c:	005b      	lsls	r3, r3, #1
 8001b5e:	7812      	ldrb	r2, [r2, #0]
 8001b60:	3328      	adds	r3, #40	@ 0x28
 8001b62:	443b      	add	r3, r7
 8001b64:	f803 2c18 	strb.w	r2, [r3, #-24]
				}

				tmp_buff[(2 * index) + 1] = reg_data[index];
 8001b68:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001b6a:	68ba      	ldr	r2, [r7, #8]
 8001b6c:	441a      	add	r2, r3
 8001b6e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001b70:	005b      	lsls	r3, r3, #1
 8001b72:	3301      	adds	r3, #1
 8001b74:	7812      	ldrb	r2, [r2, #0]
 8001b76:	3328      	adds	r3, #40	@ 0x28
 8001b78:	443b      	add	r3, r7
 8001b7a:	f803 2c18 	strb.w	r2, [r3, #-24]
			for (index = 0; index < len; index++) {
 8001b7e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001b80:	3301      	adds	r3, #1
 8001b82:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8001b84:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001b86:	687a      	ldr	r2, [r7, #4]
 8001b88:	429a      	cmp	r2, r3
 8001b8a:	d8c6      	bhi.n	8001b1a <bme68x_set_regs+0x52>
			}

			/* Write the interleaved array */
			if (rslt == BME68X_OK) {
 8001b8c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d11e      	bne.n	8001bd2 <bme68x_set_regs+0x10a>
				dev->intf_rslt = dev->write(tmp_buff[0], &tmp_buff[1],
 8001b94:	683b      	ldr	r3, [r7, #0]
 8001b96:	6c5c      	ldr	r4, [r3, #68]	@ 0x44
 8001b98:	7c38      	ldrb	r0, [r7, #16]
						(2 * len) - 1, dev->intf_ptr);
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	005b      	lsls	r3, r3, #1
				dev->intf_rslt = dev->write(tmp_buff[0], &tmp_buff[1],
 8001b9e:	1e5a      	subs	r2, r3, #1
 8001ba0:	683b      	ldr	r3, [r7, #0]
 8001ba2:	685d      	ldr	r5, [r3, #4]
 8001ba4:	f107 0310 	add.w	r3, r7, #16
 8001ba8:	1c59      	adds	r1, r3, #1
 8001baa:	462b      	mov	r3, r5
 8001bac:	47a0      	blx	r4
 8001bae:	4603      	mov	r3, r0
 8001bb0:	461a      	mov	r2, r3
 8001bb2:	683b      	ldr	r3, [r7, #0]
 8001bb4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
				if (dev->intf_rslt != 0) {
 8001bb8:	683b      	ldr	r3, [r7, #0]
 8001bba:	f993 304c 	ldrsb.w	r3, [r3, #76]	@ 0x4c
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d007      	beq.n	8001bd2 <bme68x_set_regs+0x10a>
					rslt = BME68X_E_COM_FAIL;
 8001bc2:	23fe      	movs	r3, #254	@ 0xfe
 8001bc4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (rslt == BME68X_OK) {
 8001bc8:	e003      	b.n	8001bd2 <bme68x_set_regs+0x10a>
				}
			}
		} else {
			rslt = BME68X_E_INVALID_LENGTH;
 8001bca:	23fc      	movs	r3, #252	@ 0xfc
 8001bcc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if ((len > 0) && (len <= (BME68X_LEN_INTERLEAVE_BUFF / 2))) {
 8001bd0:	e004      	b.n	8001bdc <bme68x_set_regs+0x114>
			if (rslt == BME68X_OK) {
 8001bd2:	bf00      	nop
		if ((len > 0) && (len <= (BME68X_LEN_INTERLEAVE_BUFF / 2))) {
 8001bd4:	e002      	b.n	8001bdc <bme68x_set_regs+0x114>
		}
	} else {
		rslt = BME68X_E_NULL_PTR;
 8001bd6:	23ff      	movs	r3, #255	@ 0xff
 8001bd8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	return rslt;
 8001bdc:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 8001be0:	4618      	mov	r0, r3
 8001be2:	3728      	adds	r7, #40	@ 0x28
 8001be4:	46bd      	mov	sp, r7
 8001be6:	bdb0      	pop	{r4, r5, r7, pc}

08001be8 <bme68x_get_regs>:
/*
 * @brief This API reads the data from the given register address of sensor.
 */
int8_t bme68x_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint32_t len,
		struct bme68x_dev *dev)
{
 8001be8:	b590      	push	{r4, r7, lr}
 8001bea:	b087      	sub	sp, #28
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	60b9      	str	r1, [r7, #8]
 8001bf0:	607a      	str	r2, [r7, #4]
 8001bf2:	603b      	str	r3, [r7, #0]
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	73fb      	strb	r3, [r7, #15]
	int8_t rslt;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8001bf8:	6838      	ldr	r0, [r7, #0]
 8001bfa:	f001 fc73 	bl	80034e4 <null_ptr_check>
 8001bfe:	4603      	mov	r3, r0
 8001c00:	75fb      	strb	r3, [r7, #23]
	if ((rslt == BME68X_OK) && reg_data) {
 8001c02:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d12a      	bne.n	8001c60 <bme68x_get_regs+0x78>
 8001c0a:	68bb      	ldr	r3, [r7, #8]
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d027      	beq.n	8001c60 <bme68x_get_regs+0x78>
		if (dev->intf == BME68X_SPI_INTF) {
 8001c10:	683b      	ldr	r3, [r7, #0]
 8001c12:	7b1b      	ldrb	r3, [r3, #12]
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d10e      	bne.n	8001c36 <bme68x_get_regs+0x4e>
			/* Set the memory page */
			rslt = set_mem_page(reg_addr, dev);
 8001c18:	7bfb      	ldrb	r3, [r7, #15]
 8001c1a:	6839      	ldr	r1, [r7, #0]
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	f001 fba0 	bl	8003362 <set_mem_page>
 8001c22:	4603      	mov	r3, r0
 8001c24:	75fb      	strb	r3, [r7, #23]
			if (rslt == BME68X_OK) {
 8001c26:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d103      	bne.n	8001c36 <bme68x_get_regs+0x4e>
				reg_addr = reg_addr | BME68X_SPI_RD_MSK;
 8001c2e:	7bfb      	ldrb	r3, [r7, #15]
 8001c30:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001c34:	73fb      	strb	r3, [r7, #15]
			}
		}

		dev->intf_rslt = dev->read(reg_addr, reg_data, len, dev->intf_ptr);
 8001c36:	683b      	ldr	r3, [r7, #0]
 8001c38:	6c1c      	ldr	r4, [r3, #64]	@ 0x40
 8001c3a:	683b      	ldr	r3, [r7, #0]
 8001c3c:	685b      	ldr	r3, [r3, #4]
 8001c3e:	7bf8      	ldrb	r0, [r7, #15]
 8001c40:	687a      	ldr	r2, [r7, #4]
 8001c42:	68b9      	ldr	r1, [r7, #8]
 8001c44:	47a0      	blx	r4
 8001c46:	4603      	mov	r3, r0
 8001c48:	461a      	mov	r2, r3
 8001c4a:	683b      	ldr	r3, [r7, #0]
 8001c4c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		if (dev->intf_rslt != 0) {
 8001c50:	683b      	ldr	r3, [r7, #0]
 8001c52:	f993 304c 	ldrsb.w	r3, [r3, #76]	@ 0x4c
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d004      	beq.n	8001c64 <bme68x_get_regs+0x7c>
			rslt = BME68X_E_COM_FAIL;
 8001c5a:	23fe      	movs	r3, #254	@ 0xfe
 8001c5c:	75fb      	strb	r3, [r7, #23]
		if (dev->intf_rslt != 0) {
 8001c5e:	e001      	b.n	8001c64 <bme68x_get_regs+0x7c>
		}
	} else {
		rslt = BME68X_E_NULL_PTR;
 8001c60:	23ff      	movs	r3, #255	@ 0xff
 8001c62:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 8001c64:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001c68:	4618      	mov	r0, r3
 8001c6a:	371c      	adds	r7, #28
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	bd90      	pop	{r4, r7, pc}

08001c70 <bme68x_soft_reset>:

/*
 * @brief This API soft-resets the sensor.
 */
int8_t bme68x_soft_reset(struct bme68x_dev *dev)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b084      	sub	sp, #16
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint8_t reg_addr = BME68X_REG_SOFT_RESET;
 8001c78:	23e0      	movs	r3, #224	@ 0xe0
 8001c7a:	73bb      	strb	r3, [r7, #14]

	/* 0xb6 is the soft reset command */
	uint8_t soft_rst_cmd = BME68X_SOFT_RESET_CMD;
 8001c7c:	23b6      	movs	r3, #182	@ 0xb6
 8001c7e:	737b      	strb	r3, [r7, #13]

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8001c80:	6878      	ldr	r0, [r7, #4]
 8001c82:	f001 fc2f 	bl	80034e4 <null_ptr_check>
 8001c86:	4603      	mov	r3, r0
 8001c88:	73fb      	strb	r3, [r7, #15]
	if (rslt == BME68X_OK) {
 8001c8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d12b      	bne.n	8001cea <bme68x_soft_reset+0x7a>
		if (dev->intf == BME68X_SPI_INTF) {
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	7b1b      	ldrb	r3, [r3, #12]
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d104      	bne.n	8001ca4 <bme68x_soft_reset+0x34>
			rslt = get_mem_page(dev);
 8001c9a:	6878      	ldr	r0, [r7, #4]
 8001c9c:	f001 fbc6 	bl	800342c <get_mem_page>
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	73fb      	strb	r3, [r7, #15]
		}

		/* Reset the device */
		if (rslt == BME68X_OK) {
 8001ca4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d11e      	bne.n	8001cea <bme68x_soft_reset+0x7a>
			rslt = bme68x_set_regs(&reg_addr, &soft_rst_cmd, 1, dev);
 8001cac:	f107 010d 	add.w	r1, r7, #13
 8001cb0:	f107 000e 	add.w	r0, r7, #14
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	2201      	movs	r2, #1
 8001cb8:	f7ff ff06 	bl	8001ac8 <bme68x_set_regs>
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	73fb      	strb	r3, [r7, #15]

			/* Wait for 5ms */
			dev->delay_us(BME68X_PERIOD_RESET, dev->intf_ptr);
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001cc4:	687a      	ldr	r2, [r7, #4]
 8001cc6:	6852      	ldr	r2, [r2, #4]
 8001cc8:	4611      	mov	r1, r2
 8001cca:	f242 7010 	movw	r0, #10000	@ 0x2710
 8001cce:	4798      	blx	r3
			if (rslt == BME68X_OK) {
 8001cd0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d108      	bne.n	8001cea <bme68x_soft_reset+0x7a>
				/* After reset get the memory page */
				if (dev->intf == BME68X_SPI_INTF) {
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	7b1b      	ldrb	r3, [r3, #12]
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d104      	bne.n	8001cea <bme68x_soft_reset+0x7a>
					rslt = get_mem_page(dev);
 8001ce0:	6878      	ldr	r0, [r7, #4]
 8001ce2:	f001 fba3 	bl	800342c <get_mem_page>
 8001ce6:	4603      	mov	r3, r0
 8001ce8:	73fb      	strb	r3, [r7, #15]
				}
			}
		}
	}

	return rslt;
 8001cea:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001cee:	4618      	mov	r0, r3
 8001cf0:	3710      	adds	r7, #16
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bd80      	pop	{r7, pc}
	...

08001cf8 <bme68x_set_conf>:

/*
 * @brief This API is used to set the oversampling, filter and odr configuration
 */
int8_t bme68x_set_conf(struct bme68x_conf *conf, struct bme68x_dev *dev)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b088      	sub	sp, #32
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
 8001d00:	6039      	str	r1, [r7, #0]
	int8_t rslt;
	uint8_t odr20 = 0, odr3 = 1;
 8001d02:	2300      	movs	r3, #0
 8001d04:	77bb      	strb	r3, [r7, #30]
 8001d06:	2301      	movs	r3, #1
 8001d08:	777b      	strb	r3, [r7, #29]
	uint8_t current_op_mode;

	/* Register data starting from BME68X_REG_CTRL_GAS_1(0x71) up to BME68X_REG_CONFIG(0x75) */
	uint8_t reg_array[BME68X_LEN_CONFIG] = { 0x71, 0x72, 0x73, 0x74, 0x75 };
 8001d0a:	4a7c      	ldr	r2, [pc, #496]	@ (8001efc <bme68x_set_conf+0x204>)
 8001d0c:	f107 0314 	add.w	r3, r7, #20
 8001d10:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001d14:	6018      	str	r0, [r3, #0]
 8001d16:	3304      	adds	r3, #4
 8001d18:	7019      	strb	r1, [r3, #0]
	uint8_t data_array[BME68X_LEN_CONFIG] = { 0 };
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	60fb      	str	r3, [r7, #12]
 8001d1e:	2300      	movs	r3, #0
 8001d20:	743b      	strb	r3, [r7, #16]

	rslt = bme68x_get_op_mode(&current_op_mode, dev);
 8001d22:	f107 031c 	add.w	r3, r7, #28
 8001d26:	6839      	ldr	r1, [r7, #0]
 8001d28:	4618      	mov	r0, r3
 8001d2a:	f000 f94a 	bl	8001fc2 <bme68x_get_op_mode>
 8001d2e:	4603      	mov	r3, r0
 8001d30:	77fb      	strb	r3, [r7, #31]
	if (rslt == BME68X_OK) {
 8001d32:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d105      	bne.n	8001d46 <bme68x_set_conf+0x4e>
		/* Configure only in the sleep mode */
		rslt = bme68x_set_op_mode(BME68X_SLEEP_MODE, dev);
 8001d3a:	6839      	ldr	r1, [r7, #0]
 8001d3c:	2000      	movs	r0, #0
 8001d3e:	f000 f8df 	bl	8001f00 <bme68x_set_op_mode>
 8001d42:	4603      	mov	r3, r0
 8001d44:	77fb      	strb	r3, [r7, #31]
	}

	if (conf == NULL) {
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d102      	bne.n	8001d52 <bme68x_set_conf+0x5a>
		rslt = BME68X_E_NULL_PTR;
 8001d4c:	23ff      	movs	r3, #255	@ 0xff
 8001d4e:	77fb      	strb	r3, [r7, #31]
 8001d50:	e0b2      	b.n	8001eb8 <bme68x_set_conf+0x1c0>
	} else if (rslt == BME68X_OK) {
 8001d52:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	f040 80ae 	bne.w	8001eb8 <bme68x_set_conf+0x1c0>
		/* Read the whole configuration and write it back once later */
		rslt = bme68x_get_regs(reg_array[0], data_array, BME68X_LEN_CONFIG,
 8001d5c:	7d38      	ldrb	r0, [r7, #20]
 8001d5e:	f107 010c 	add.w	r1, r7, #12
 8001d62:	683b      	ldr	r3, [r7, #0]
 8001d64:	2205      	movs	r2, #5
 8001d66:	f7ff ff3f 	bl	8001be8 <bme68x_get_regs>
 8001d6a:	4603      	mov	r3, r0
 8001d6c:	77fb      	strb	r3, [r7, #31]
				dev);
		dev->info_msg = BME68X_OK;
 8001d6e:	683b      	ldr	r3, [r7, #0]
 8001d70:	2200      	movs	r2, #0
 8001d72:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
		if (rslt == BME68X_OK) {
 8001d76:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d108      	bne.n	8001d90 <bme68x_set_conf+0x98>
			rslt = boundary_check(&conf->filter, BME68X_FILTER_SIZE_127, dev);
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	3303      	adds	r3, #3
 8001d82:	683a      	ldr	r2, [r7, #0]
 8001d84:	2107      	movs	r1, #7
 8001d86:	4618      	mov	r0, r3
 8001d88:	f001 fb7f 	bl	800348a <boundary_check>
 8001d8c:	4603      	mov	r3, r0
 8001d8e:	77fb      	strb	r3, [r7, #31]
		}

		if (rslt == BME68X_OK) {
 8001d90:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d108      	bne.n	8001daa <bme68x_set_conf+0xb2>
			rslt = boundary_check(&conf->os_temp, BME68X_OS_16X, dev);
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	3301      	adds	r3, #1
 8001d9c:	683a      	ldr	r2, [r7, #0]
 8001d9e:	2105      	movs	r1, #5
 8001da0:	4618      	mov	r0, r3
 8001da2:	f001 fb72 	bl	800348a <boundary_check>
 8001da6:	4603      	mov	r3, r0
 8001da8:	77fb      	strb	r3, [r7, #31]
		}

		if (rslt == BME68X_OK) {
 8001daa:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d108      	bne.n	8001dc4 <bme68x_set_conf+0xcc>
			rslt = boundary_check(&conf->os_pres, BME68X_OS_16X, dev);
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	3302      	adds	r3, #2
 8001db6:	683a      	ldr	r2, [r7, #0]
 8001db8:	2105      	movs	r1, #5
 8001dba:	4618      	mov	r0, r3
 8001dbc:	f001 fb65 	bl	800348a <boundary_check>
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	77fb      	strb	r3, [r7, #31]
		}

		if (rslt == BME68X_OK) {
 8001dc4:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d107      	bne.n	8001ddc <bme68x_set_conf+0xe4>
			rslt = boundary_check(&conf->os_hum, BME68X_OS_16X, dev);
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	683a      	ldr	r2, [r7, #0]
 8001dd0:	2105      	movs	r1, #5
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	f001 fb59 	bl	800348a <boundary_check>
 8001dd8:	4603      	mov	r3, r0
 8001dda:	77fb      	strb	r3, [r7, #31]
		}

		if (rslt == BME68X_OK) {
 8001ddc:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d108      	bne.n	8001df6 <bme68x_set_conf+0xfe>
			rslt = boundary_check(&conf->odr, BME68X_ODR_NONE, dev);
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	3304      	adds	r3, #4
 8001de8:	683a      	ldr	r2, [r7, #0]
 8001dea:	2108      	movs	r1, #8
 8001dec:	4618      	mov	r0, r3
 8001dee:	f001 fb4c 	bl	800348a <boundary_check>
 8001df2:	4603      	mov	r3, r0
 8001df4:	77fb      	strb	r3, [r7, #31]
		}

		if (rslt == BME68X_OK) {
 8001df6:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d15c      	bne.n	8001eb8 <bme68x_set_conf+0x1c0>
			data_array[4] = BME68X_SET_BITS(data_array[4], BME68X_FILTER,
 8001dfe:	7c3b      	ldrb	r3, [r7, #16]
 8001e00:	b25b      	sxtb	r3, r3
 8001e02:	f023 031c 	bic.w	r3, r3, #28
 8001e06:	b25a      	sxtb	r2, r3
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	78db      	ldrb	r3, [r3, #3]
 8001e0c:	009b      	lsls	r3, r3, #2
 8001e0e:	b25b      	sxtb	r3, r3
 8001e10:	f003 031c 	and.w	r3, r3, #28
 8001e14:	b25b      	sxtb	r3, r3
 8001e16:	4313      	orrs	r3, r2
 8001e18:	b25b      	sxtb	r3, r3
 8001e1a:	b2db      	uxtb	r3, r3
 8001e1c:	743b      	strb	r3, [r7, #16]
					conf->filter);
			data_array[3] = BME68X_SET_BITS(data_array[3], BME68X_OST,
 8001e1e:	7bfb      	ldrb	r3, [r7, #15]
 8001e20:	b25b      	sxtb	r3, r3
 8001e22:	f003 031f 	and.w	r3, r3, #31
 8001e26:	b25a      	sxtb	r2, r3
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	785b      	ldrb	r3, [r3, #1]
 8001e2c:	015b      	lsls	r3, r3, #5
 8001e2e:	b25b      	sxtb	r3, r3
 8001e30:	4313      	orrs	r3, r2
 8001e32:	b25b      	sxtb	r3, r3
 8001e34:	b2db      	uxtb	r3, r3
 8001e36:	73fb      	strb	r3, [r7, #15]
					conf->os_temp);
			data_array[3] = BME68X_SET_BITS(data_array[3], BME68X_OSP,
 8001e38:	7bfb      	ldrb	r3, [r7, #15]
 8001e3a:	b25b      	sxtb	r3, r3
 8001e3c:	f023 031c 	bic.w	r3, r3, #28
 8001e40:	b25a      	sxtb	r2, r3
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	789b      	ldrb	r3, [r3, #2]
 8001e46:	009b      	lsls	r3, r3, #2
 8001e48:	b25b      	sxtb	r3, r3
 8001e4a:	f003 031c 	and.w	r3, r3, #28
 8001e4e:	b25b      	sxtb	r3, r3
 8001e50:	4313      	orrs	r3, r2
 8001e52:	b25b      	sxtb	r3, r3
 8001e54:	b2db      	uxtb	r3, r3
 8001e56:	73fb      	strb	r3, [r7, #15]
					conf->os_pres);
			data_array[1] = BME68X_SET_BITS_POS_0(data_array[1], BME68X_OSH,
 8001e58:	7b7b      	ldrb	r3, [r7, #13]
 8001e5a:	b25b      	sxtb	r3, r3
 8001e5c:	f023 0307 	bic.w	r3, r3, #7
 8001e60:	b25a      	sxtb	r2, r3
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	781b      	ldrb	r3, [r3, #0]
 8001e66:	b25b      	sxtb	r3, r3
 8001e68:	f003 0307 	and.w	r3, r3, #7
 8001e6c:	b25b      	sxtb	r3, r3
 8001e6e:	4313      	orrs	r3, r2
 8001e70:	b25b      	sxtb	r3, r3
 8001e72:	b2db      	uxtb	r3, r3
 8001e74:	737b      	strb	r3, [r7, #13]
					conf->os_hum);
			if (conf->odr != BME68X_ODR_NONE) {
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	791b      	ldrb	r3, [r3, #4]
 8001e7a:	2b08      	cmp	r3, #8
 8001e7c:	d004      	beq.n	8001e88 <bme68x_set_conf+0x190>
				odr20 = conf->odr;
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	791b      	ldrb	r3, [r3, #4]
 8001e82:	77bb      	strb	r3, [r7, #30]
				odr3 = 0;
 8001e84:	2300      	movs	r3, #0
 8001e86:	777b      	strb	r3, [r7, #29]
			}

			data_array[4] = BME68X_SET_BITS(data_array[4], BME68X_ODR20, odr20);
 8001e88:	7c3b      	ldrb	r3, [r7, #16]
 8001e8a:	b25b      	sxtb	r3, r3
 8001e8c:	f003 031f 	and.w	r3, r3, #31
 8001e90:	b25a      	sxtb	r2, r3
 8001e92:	7fbb      	ldrb	r3, [r7, #30]
 8001e94:	015b      	lsls	r3, r3, #5
 8001e96:	b25b      	sxtb	r3, r3
 8001e98:	4313      	orrs	r3, r2
 8001e9a:	b25b      	sxtb	r3, r3
 8001e9c:	b2db      	uxtb	r3, r3
 8001e9e:	743b      	strb	r3, [r7, #16]
			data_array[0] = BME68X_SET_BITS(data_array[0], BME68X_ODR3, odr3);
 8001ea0:	7b3b      	ldrb	r3, [r7, #12]
 8001ea2:	b25b      	sxtb	r3, r3
 8001ea4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001ea8:	b25a      	sxtb	r2, r3
 8001eaa:	7f7b      	ldrb	r3, [r7, #29]
 8001eac:	01db      	lsls	r3, r3, #7
 8001eae:	b25b      	sxtb	r3, r3
 8001eb0:	4313      	orrs	r3, r2
 8001eb2:	b25b      	sxtb	r3, r3
 8001eb4:	b2db      	uxtb	r3, r3
 8001eb6:	733b      	strb	r3, [r7, #12]
		}
	}

	if (rslt == BME68X_OK) {
 8001eb8:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d109      	bne.n	8001ed4 <bme68x_set_conf+0x1dc>
		rslt = bme68x_set_regs(reg_array, data_array, BME68X_LEN_CONFIG, dev);
 8001ec0:	f107 010c 	add.w	r1, r7, #12
 8001ec4:	f107 0014 	add.w	r0, r7, #20
 8001ec8:	683b      	ldr	r3, [r7, #0]
 8001eca:	2205      	movs	r2, #5
 8001ecc:	f7ff fdfc 	bl	8001ac8 <bme68x_set_regs>
 8001ed0:	4603      	mov	r3, r0
 8001ed2:	77fb      	strb	r3, [r7, #31]
	}

	if ((current_op_mode != BME68X_SLEEP_MODE) && (rslt == BME68X_OK)) {
 8001ed4:	7f3b      	ldrb	r3, [r7, #28]
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d00a      	beq.n	8001ef0 <bme68x_set_conf+0x1f8>
 8001eda:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d106      	bne.n	8001ef0 <bme68x_set_conf+0x1f8>
		rslt = bme68x_set_op_mode(current_op_mode, dev);
 8001ee2:	7f3b      	ldrb	r3, [r7, #28]
 8001ee4:	6839      	ldr	r1, [r7, #0]
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	f000 f80a 	bl	8001f00 <bme68x_set_op_mode>
 8001eec:	4603      	mov	r3, r0
 8001eee:	77fb      	strb	r3, [r7, #31]
	}

	return rslt;
 8001ef0:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	3720      	adds	r7, #32
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	bd80      	pop	{r7, pc}
 8001efc:	0800f9e0 	.word	0x0800f9e0

08001f00 <bme68x_set_op_mode>:

/*
 * @brief This API is used to set the operation mode of the sensor
 */
int8_t bme68x_set_op_mode(const uint8_t op_mode, struct bme68x_dev *dev)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b084      	sub	sp, #16
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	4603      	mov	r3, r0
 8001f08:	6039      	str	r1, [r7, #0]
 8001f0a:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t tmp_pow_mode;
	uint8_t pow_mode = 0;
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	73bb      	strb	r3, [r7, #14]
	uint8_t reg_addr = BME68X_REG_CTRL_MEAS;
 8001f10:	2374      	movs	r3, #116	@ 0x74
 8001f12:	733b      	strb	r3, [r7, #12]

	/* Call until in sleep */
	do {
		rslt = bme68x_get_regs(BME68X_REG_CTRL_MEAS, &tmp_pow_mode, 1, dev);
 8001f14:	f107 010d 	add.w	r1, r7, #13
 8001f18:	683b      	ldr	r3, [r7, #0]
 8001f1a:	2201      	movs	r2, #1
 8001f1c:	2074      	movs	r0, #116	@ 0x74
 8001f1e:	f7ff fe63 	bl	8001be8 <bme68x_get_regs>
 8001f22:	4603      	mov	r3, r0
 8001f24:	73fb      	strb	r3, [r7, #15]
		if (rslt == BME68X_OK) {
 8001f26:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d11d      	bne.n	8001f6a <bme68x_set_op_mode+0x6a>
			/* Put to sleep before changing mode */
			pow_mode = (tmp_pow_mode & BME68X_MODE_MSK);
 8001f2e:	7b7b      	ldrb	r3, [r7, #13]
 8001f30:	f003 0303 	and.w	r3, r3, #3
 8001f34:	73bb      	strb	r3, [r7, #14]
			if (pow_mode != BME68X_SLEEP_MODE) {
 8001f36:	7bbb      	ldrb	r3, [r7, #14]
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d016      	beq.n	8001f6a <bme68x_set_op_mode+0x6a>
				tmp_pow_mode &= ~BME68X_MODE_MSK; /* Set to sleep */
 8001f3c:	7b7b      	ldrb	r3, [r7, #13]
 8001f3e:	f023 0303 	bic.w	r3, r3, #3
 8001f42:	b2db      	uxtb	r3, r3
 8001f44:	737b      	strb	r3, [r7, #13]
				rslt = bme68x_set_regs(&reg_addr, &tmp_pow_mode, 1, dev);
 8001f46:	f107 010d 	add.w	r1, r7, #13
 8001f4a:	f107 000c 	add.w	r0, r7, #12
 8001f4e:	683b      	ldr	r3, [r7, #0]
 8001f50:	2201      	movs	r2, #1
 8001f52:	f7ff fdb9 	bl	8001ac8 <bme68x_set_regs>
 8001f56:	4603      	mov	r3, r0
 8001f58:	73fb      	strb	r3, [r7, #15]
				dev->delay_us(BME68X_PERIOD_POLL, dev->intf_ptr);
 8001f5a:	683b      	ldr	r3, [r7, #0]
 8001f5c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f5e:	683a      	ldr	r2, [r7, #0]
 8001f60:	6852      	ldr	r2, [r2, #4]
 8001f62:	4611      	mov	r1, r2
 8001f64:	f242 7010 	movw	r0, #10000	@ 0x2710
 8001f68:	4798      	blx	r3
			}
		}
	} while ((pow_mode != BME68X_SLEEP_MODE) && (rslt == BME68X_OK));
 8001f6a:	7bbb      	ldrb	r3, [r7, #14]
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d003      	beq.n	8001f78 <bme68x_set_op_mode+0x78>
 8001f70:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d0cd      	beq.n	8001f14 <bme68x_set_op_mode+0x14>

	/* Already in sleep */
	if ((op_mode != BME68X_SLEEP_MODE) && (rslt == BME68X_OK)) {
 8001f78:	79fb      	ldrb	r3, [r7, #7]
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d01b      	beq.n	8001fb6 <bme68x_set_op_mode+0xb6>
 8001f7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d117      	bne.n	8001fb6 <bme68x_set_op_mode+0xb6>
		tmp_pow_mode = (tmp_pow_mode & ~BME68X_MODE_MSK)
 8001f86:	7b7b      	ldrb	r3, [r7, #13]
 8001f88:	b25b      	sxtb	r3, r3
 8001f8a:	f023 0303 	bic.w	r3, r3, #3
 8001f8e:	b25a      	sxtb	r2, r3
				| (op_mode & BME68X_MODE_MSK);
 8001f90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f94:	f003 0303 	and.w	r3, r3, #3
 8001f98:	b25b      	sxtb	r3, r3
 8001f9a:	4313      	orrs	r3, r2
 8001f9c:	b25b      	sxtb	r3, r3
 8001f9e:	b2db      	uxtb	r3, r3
		tmp_pow_mode = (tmp_pow_mode & ~BME68X_MODE_MSK)
 8001fa0:	737b      	strb	r3, [r7, #13]
		rslt = bme68x_set_regs(&reg_addr, &tmp_pow_mode, 1, dev);
 8001fa2:	f107 010d 	add.w	r1, r7, #13
 8001fa6:	f107 000c 	add.w	r0, r7, #12
 8001faa:	683b      	ldr	r3, [r7, #0]
 8001fac:	2201      	movs	r2, #1
 8001fae:	f7ff fd8b 	bl	8001ac8 <bme68x_set_regs>
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 8001fb6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001fba:	4618      	mov	r0, r3
 8001fbc:	3710      	adds	r7, #16
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	bd80      	pop	{r7, pc}

08001fc2 <bme68x_get_op_mode>:

/*
 * @brief This API is used to get the operation mode of the sensor.
 */
int8_t bme68x_get_op_mode(uint8_t *op_mode, struct bme68x_dev *dev)
{
 8001fc2:	b580      	push	{r7, lr}
 8001fc4:	b084      	sub	sp, #16
 8001fc6:	af00      	add	r7, sp, #0
 8001fc8:	6078      	str	r0, [r7, #4]
 8001fca:	6039      	str	r1, [r7, #0]
	int8_t rslt;
	uint8_t mode;

	if (op_mode) {
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d00f      	beq.n	8001ff2 <bme68x_get_op_mode+0x30>
		rslt = bme68x_get_regs(BME68X_REG_CTRL_MEAS, &mode, 1, dev);
 8001fd2:	f107 010e 	add.w	r1, r7, #14
 8001fd6:	683b      	ldr	r3, [r7, #0]
 8001fd8:	2201      	movs	r2, #1
 8001fda:	2074      	movs	r0, #116	@ 0x74
 8001fdc:	f7ff fe04 	bl	8001be8 <bme68x_get_regs>
 8001fe0:	4603      	mov	r3, r0
 8001fe2:	73fb      	strb	r3, [r7, #15]

		/* Masking the other register bit info*/
		*op_mode = mode & BME68X_MODE_MSK;
 8001fe4:	7bbb      	ldrb	r3, [r7, #14]
 8001fe6:	f003 0303 	and.w	r3, r3, #3
 8001fea:	b2da      	uxtb	r2, r3
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	701a      	strb	r2, [r3, #0]
 8001ff0:	e001      	b.n	8001ff6 <bme68x_get_op_mode+0x34>
	} else {
		rslt = BME68X_E_NULL_PTR;
 8001ff2:	23ff      	movs	r3, #255	@ 0xff
 8001ff4:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 8001ff6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	3710      	adds	r7, #16
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bd80      	pop	{r7, pc}
	...

08002004 <bme68x_get_meas_dur>:
/*
 * @brief This API is used to get the remaining duration that can be used for heating.
 */
uint32_t bme68x_get_meas_dur(const uint8_t op_mode, struct bme68x_conf *conf,
		struct bme68x_dev *dev)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	b08a      	sub	sp, #40	@ 0x28
 8002008:	af00      	add	r7, sp, #0
 800200a:	4603      	mov	r3, r0
 800200c:	60b9      	str	r1, [r7, #8]
 800200e:	607a      	str	r2, [r7, #4]
 8002010:	73fb      	strb	r3, [r7, #15]
	int8_t rslt;
	uint32_t meas_dur = 0; /* Calculate in us */
 8002012:	2300      	movs	r3, #0
 8002014:	623b      	str	r3, [r7, #32]
	uint32_t meas_cycles;
	uint8_t os_to_meas_cycles[6] = { 0, 1, 2, 4, 8, 16 };
 8002016:	4a34      	ldr	r2, [pc, #208]	@ (80020e8 <bme68x_get_meas_dur+0xe4>)
 8002018:	f107 0314 	add.w	r3, r7, #20
 800201c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002020:	6018      	str	r0, [r3, #0]
 8002022:	3304      	adds	r3, #4
 8002024:	8019      	strh	r1, [r3, #0]

	if (conf != NULL) {
 8002026:	68bb      	ldr	r3, [r7, #8]
 8002028:	2b00      	cmp	r3, #0
 800202a:	d058      	beq.n	80020de <bme68x_get_meas_dur+0xda>
		/* Boundary check for temperature oversampling */
		rslt = boundary_check(&conf->os_temp, BME68X_OS_16X, dev);
 800202c:	68bb      	ldr	r3, [r7, #8]
 800202e:	3301      	adds	r3, #1
 8002030:	687a      	ldr	r2, [r7, #4]
 8002032:	2105      	movs	r1, #5
 8002034:	4618      	mov	r0, r3
 8002036:	f001 fa28 	bl	800348a <boundary_check>
 800203a:	4603      	mov	r3, r0
 800203c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

		if (rslt == BME68X_OK) {
 8002040:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8002044:	2b00      	cmp	r3, #0
 8002046:	d109      	bne.n	800205c <bme68x_get_meas_dur+0x58>
			/* Boundary check for pressure oversampling */
			rslt = boundary_check(&conf->os_pres, BME68X_OS_16X, dev);
 8002048:	68bb      	ldr	r3, [r7, #8]
 800204a:	3302      	adds	r3, #2
 800204c:	687a      	ldr	r2, [r7, #4]
 800204e:	2105      	movs	r1, #5
 8002050:	4618      	mov	r0, r3
 8002052:	f001 fa1a 	bl	800348a <boundary_check>
 8002056:	4603      	mov	r3, r0
 8002058:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		}

		if (rslt == BME68X_OK) {
 800205c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8002060:	2b00      	cmp	r3, #0
 8002062:	d108      	bne.n	8002076 <bme68x_get_meas_dur+0x72>
			/* Boundary check for humidity oversampling */
			rslt = boundary_check(&conf->os_hum, BME68X_OS_16X, dev);
 8002064:	68bb      	ldr	r3, [r7, #8]
 8002066:	687a      	ldr	r2, [r7, #4]
 8002068:	2105      	movs	r1, #5
 800206a:	4618      	mov	r0, r3
 800206c:	f001 fa0d 	bl	800348a <boundary_check>
 8002070:	4603      	mov	r3, r0
 8002072:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		}

		if (rslt == BME68X_OK) {
 8002076:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800207a:	2b00      	cmp	r3, #0
 800207c:	d12f      	bne.n	80020de <bme68x_get_meas_dur+0xda>
			meas_cycles = os_to_meas_cycles[conf->os_temp];
 800207e:	68bb      	ldr	r3, [r7, #8]
 8002080:	785b      	ldrb	r3, [r3, #1]
 8002082:	3328      	adds	r3, #40	@ 0x28
 8002084:	443b      	add	r3, r7
 8002086:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 800208a:	61fb      	str	r3, [r7, #28]
			meas_cycles += os_to_meas_cycles[conf->os_pres];
 800208c:	68bb      	ldr	r3, [r7, #8]
 800208e:	789b      	ldrb	r3, [r3, #2]
 8002090:	3328      	adds	r3, #40	@ 0x28
 8002092:	443b      	add	r3, r7
 8002094:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 8002098:	461a      	mov	r2, r3
 800209a:	69fb      	ldr	r3, [r7, #28]
 800209c:	4413      	add	r3, r2
 800209e:	61fb      	str	r3, [r7, #28]
			meas_cycles += os_to_meas_cycles[conf->os_hum];
 80020a0:	68bb      	ldr	r3, [r7, #8]
 80020a2:	781b      	ldrb	r3, [r3, #0]
 80020a4:	3328      	adds	r3, #40	@ 0x28
 80020a6:	443b      	add	r3, r7
 80020a8:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 80020ac:	461a      	mov	r2, r3
 80020ae:	69fb      	ldr	r3, [r7, #28]
 80020b0:	4413      	add	r3, r2
 80020b2:	61fb      	str	r3, [r7, #28]

			/* TPH measurement duration */
			meas_dur = meas_cycles * UINT32_C(1963);
 80020b4:	69fb      	ldr	r3, [r7, #28]
 80020b6:	f240 72ab 	movw	r2, #1963	@ 0x7ab
 80020ba:	fb02 f303 	mul.w	r3, r2, r3
 80020be:	623b      	str	r3, [r7, #32]
			meas_dur += UINT32_C(477 * 4); /* TPH switching duration */
 80020c0:	6a3b      	ldr	r3, [r7, #32]
 80020c2:	f203 7374 	addw	r3, r3, #1908	@ 0x774
 80020c6:	623b      	str	r3, [r7, #32]
			meas_dur += UINT32_C(477 * 5); /* Gas measurement duration */
 80020c8:	6a3b      	ldr	r3, [r7, #32]
 80020ca:	f603 1351 	addw	r3, r3, #2385	@ 0x951
 80020ce:	623b      	str	r3, [r7, #32]

			if (op_mode != BME68X_PARALLEL_MODE) {
 80020d0:	7bfb      	ldrb	r3, [r7, #15]
 80020d2:	2b02      	cmp	r3, #2
 80020d4:	d003      	beq.n	80020de <bme68x_get_meas_dur+0xda>
				meas_dur += UINT32_C(1000); /* Wake up duration of 1ms */
 80020d6:	6a3b      	ldr	r3, [r7, #32]
 80020d8:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 80020dc:	623b      	str	r3, [r7, #32]
			}
		}
	}

	return meas_dur;
 80020de:	6a3b      	ldr	r3, [r7, #32]
}
 80020e0:	4618      	mov	r0, r3
 80020e2:	3728      	adds	r7, #40	@ 0x28
 80020e4:	46bd      	mov	sp, r7
 80020e6:	bd80      	pop	{r7, pc}
 80020e8:	0800f9e8 	.word	0x0800f9e8

080020ec <bme68x_get_data>:
 * from the sensor, compensates the data and store it in the bme68x_data
 * structure instance passed by the user.
 */
int8_t bme68x_get_data(uint8_t op_mode, struct bme68x_data *data,
		uint8_t *n_data, struct bme68x_dev *dev)
{
 80020ec:	b5b0      	push	{r4, r5, r7, lr}
 80020ee:	b09e      	sub	sp, #120	@ 0x78
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	60b9      	str	r1, [r7, #8]
 80020f4:	607a      	str	r2, [r7, #4]
 80020f6:	603b      	str	r3, [r7, #0]
 80020f8:	4603      	mov	r3, r0
 80020fa:	73fb      	strb	r3, [r7, #15]
	int8_t rslt;
	uint8_t i = 0, j = 0, new_fields = 0;
 80020fc:	2300      	movs	r3, #0
 80020fe:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76
 8002102:	2300      	movs	r3, #0
 8002104:	f887 3075 	strb.w	r3, [r7, #117]	@ 0x75
 8002108:	2300      	movs	r3, #0
 800210a:	f887 3074 	strb.w	r3, [r7, #116]	@ 0x74
	struct bme68x_data *field_ptr[3] = { 0 };
 800210e:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8002112:	2200      	movs	r2, #0
 8002114:	601a      	str	r2, [r3, #0]
 8002116:	605a      	str	r2, [r3, #4]
 8002118:	609a      	str	r2, [r3, #8]
	struct bme68x_data field_data[3] = { { 0 } };
 800211a:	f107 0314 	add.w	r3, r7, #20
 800211e:	2254      	movs	r2, #84	@ 0x54
 8002120:	2100      	movs	r1, #0
 8002122:	4618      	mov	r0, r3
 8002124:	f00c fd9c 	bl	800ec60 <memset>

	field_ptr[0] = &field_data[0];
 8002128:	f107 0314 	add.w	r3, r7, #20
 800212c:	66bb      	str	r3, [r7, #104]	@ 0x68
	field_ptr[1] = &field_data[1];
 800212e:	f107 0314 	add.w	r3, r7, #20
 8002132:	331c      	adds	r3, #28
 8002134:	66fb      	str	r3, [r7, #108]	@ 0x6c
	field_ptr[2] = &field_data[2];
 8002136:	f107 0314 	add.w	r3, r7, #20
 800213a:	3338      	adds	r3, #56	@ 0x38
 800213c:	673b      	str	r3, [r7, #112]	@ 0x70

	rslt = null_ptr_check(dev);
 800213e:	6838      	ldr	r0, [r7, #0]
 8002140:	f001 f9d0 	bl	80034e4 <null_ptr_check>
 8002144:	4603      	mov	r3, r0
 8002146:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
	if ((rslt == BME68X_OK) && (data != NULL)) {
 800214a:	f997 3077 	ldrsb.w	r3, [r7, #119]	@ 0x77
 800214e:	2b00      	cmp	r3, #0
 8002150:	f040 80c1 	bne.w	80022d6 <bme68x_get_data+0x1ea>
 8002154:	68bb      	ldr	r3, [r7, #8]
 8002156:	2b00      	cmp	r3, #0
 8002158:	f000 80bd 	beq.w	80022d6 <bme68x_get_data+0x1ea>
		/* Reading the sensor data in forced mode only */
		if (op_mode == BME68X_FORCED_MODE) {
 800215c:	7bfb      	ldrb	r3, [r7, #15]
 800215e:	2b01      	cmp	r3, #1
 8002160:	d11c      	bne.n	800219c <bme68x_get_data+0xb0>
			rslt = read_field_data(0, data, dev);
 8002162:	683a      	ldr	r2, [r7, #0]
 8002164:	68b9      	ldr	r1, [r7, #8]
 8002166:	2000      	movs	r0, #0
 8002168:	f000 fd8b 	bl	8002c82 <read_field_data>
 800216c:	4603      	mov	r3, r0
 800216e:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
			if (rslt == BME68X_OK) {
 8002172:	f997 3077 	ldrsb.w	r3, [r7, #119]	@ 0x77
 8002176:	2b00      	cmp	r3, #0
 8002178:	f040 80a1 	bne.w	80022be <bme68x_get_data+0x1d2>
				if (data->status & BME68X_NEW_DATA_MSK) {
 800217c:	68bb      	ldr	r3, [r7, #8]
 800217e:	781b      	ldrb	r3, [r3, #0]
 8002180:	b25b      	sxtb	r3, r3
 8002182:	2b00      	cmp	r3, #0
 8002184:	da03      	bge.n	800218e <bme68x_get_data+0xa2>
					new_fields = 1;
 8002186:	2301      	movs	r3, #1
 8002188:	f887 3074 	strb.w	r3, [r7, #116]	@ 0x74
 800218c:	e097      	b.n	80022be <bme68x_get_data+0x1d2>
				} else {
					new_fields = 0;
 800218e:	2300      	movs	r3, #0
 8002190:	f887 3074 	strb.w	r3, [r7, #116]	@ 0x74
					rslt = BME68X_W_NO_NEW_DATA;
 8002194:	2302      	movs	r3, #2
 8002196:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 800219a:	e090      	b.n	80022be <bme68x_get_data+0x1d2>
				}
			}
		} else if ((op_mode == BME68X_PARALLEL_MODE)
 800219c:	7bfb      	ldrb	r3, [r7, #15]
 800219e:	2b02      	cmp	r3, #2
 80021a0:	d003      	beq.n	80021aa <bme68x_get_data+0xbe>
				|| (op_mode == BME68X_SEQUENTIAL_MODE)) {
 80021a2:	7bfb      	ldrb	r3, [r7, #15]
 80021a4:	2b03      	cmp	r3, #3
 80021a6:	f040 8087 	bne.w	80022b8 <bme68x_get_data+0x1cc>
			/* Read the 3 fields and count the number of new data fields */
			rslt = read_all_field_data(field_ptr, dev);
 80021aa:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 80021ae:	6839      	ldr	r1, [r7, #0]
 80021b0:	4618      	mov	r0, r3
 80021b2:	f000 feaa 	bl	8002f0a <read_all_field_data>
 80021b6:	4603      	mov	r3, r0
 80021b8:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77

			new_fields = 0;
 80021bc:	2300      	movs	r3, #0
 80021be:	f887 3074 	strb.w	r3, [r7, #116]	@ 0x74
			for (i = 0; (i < 3) && (rslt == BME68X_OK); i++) {
 80021c2:	2300      	movs	r3, #0
 80021c4:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76
 80021c8:	e014      	b.n	80021f4 <bme68x_get_data+0x108>
				if (field_ptr[i]->status & BME68X_NEW_DATA_MSK) {
 80021ca:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 80021ce:	009b      	lsls	r3, r3, #2
 80021d0:	3378      	adds	r3, #120	@ 0x78
 80021d2:	443b      	add	r3, r7
 80021d4:	f853 3c10 	ldr.w	r3, [r3, #-16]
 80021d8:	781b      	ldrb	r3, [r3, #0]
 80021da:	b25b      	sxtb	r3, r3
 80021dc:	2b00      	cmp	r3, #0
 80021de:	da04      	bge.n	80021ea <bme68x_get_data+0xfe>
					new_fields++;
 80021e0:	f897 3074 	ldrb.w	r3, [r7, #116]	@ 0x74
 80021e4:	3301      	adds	r3, #1
 80021e6:	f887 3074 	strb.w	r3, [r7, #116]	@ 0x74
			for (i = 0; (i < 3) && (rslt == BME68X_OK); i++) {
 80021ea:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 80021ee:	3301      	adds	r3, #1
 80021f0:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76
 80021f4:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 80021f8:	2b02      	cmp	r3, #2
 80021fa:	d803      	bhi.n	8002204 <bme68x_get_data+0x118>
 80021fc:	f997 3077 	ldrsb.w	r3, [r7, #119]	@ 0x77
 8002200:	2b00      	cmp	r3, #0
 8002202:	d0e2      	beq.n	80021ca <bme68x_get_data+0xde>
				}
			}

			/* Sort the sensor data in parallel & sequential modes*/
			for (i = 0; (i < 2) && (rslt == BME68X_OK); i++) {
 8002204:	2300      	movs	r3, #0
 8002206:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76
 800220a:	e01c      	b.n	8002246 <bme68x_get_data+0x15a>
				for (j = i + 1; j < 3; j++) {
 800220c:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 8002210:	3301      	adds	r3, #1
 8002212:	f887 3075 	strb.w	r3, [r7, #117]	@ 0x75
 8002216:	e00d      	b.n	8002234 <bme68x_get_data+0x148>
					sort_sensor_data(i, j, field_ptr);
 8002218:	f107 0268 	add.w	r2, r7, #104	@ 0x68
 800221c:	f897 1075 	ldrb.w	r1, [r7, #117]	@ 0x75
 8002220:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 8002224:	4618      	mov	r0, r3
 8002226:	f001 fb09 	bl	800383c <sort_sensor_data>
				for (j = i + 1; j < 3; j++) {
 800222a:	f897 3075 	ldrb.w	r3, [r7, #117]	@ 0x75
 800222e:	3301      	adds	r3, #1
 8002230:	f887 3075 	strb.w	r3, [r7, #117]	@ 0x75
 8002234:	f897 3075 	ldrb.w	r3, [r7, #117]	@ 0x75
 8002238:	2b02      	cmp	r3, #2
 800223a:	d9ed      	bls.n	8002218 <bme68x_get_data+0x12c>
			for (i = 0; (i < 2) && (rslt == BME68X_OK); i++) {
 800223c:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 8002240:	3301      	adds	r3, #1
 8002242:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76
 8002246:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 800224a:	2b01      	cmp	r3, #1
 800224c:	d803      	bhi.n	8002256 <bme68x_get_data+0x16a>
 800224e:	f997 3077 	ldrsb.w	r3, [r7, #119]	@ 0x77
 8002252:	2b00      	cmp	r3, #0
 8002254:	d0da      	beq.n	800220c <bme68x_get_data+0x120>
				}
			}

			/* Copy the sorted data */
			for (i = 0; ((i < 3) && (rslt == BME68X_OK)); i++) {
 8002256:	2300      	movs	r3, #0
 8002258:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76
 800225c:	e01c      	b.n	8002298 <bme68x_get_data+0x1ac>
				data[i] = *field_ptr[i];
 800225e:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 8002262:	009b      	lsls	r3, r3, #2
 8002264:	3378      	adds	r3, #120	@ 0x78
 8002266:	443b      	add	r3, r7
 8002268:	f853 1c10 	ldr.w	r1, [r3, #-16]
 800226c:	f897 2076 	ldrb.w	r2, [r7, #118]	@ 0x76
 8002270:	4613      	mov	r3, r2
 8002272:	00db      	lsls	r3, r3, #3
 8002274:	1a9b      	subs	r3, r3, r2
 8002276:	009b      	lsls	r3, r3, #2
 8002278:	461a      	mov	r2, r3
 800227a:	68bb      	ldr	r3, [r7, #8]
 800227c:	4413      	add	r3, r2
 800227e:	461c      	mov	r4, r3
 8002280:	460d      	mov	r5, r1
 8002282:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002284:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002286:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800228a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
			for (i = 0; ((i < 3) && (rslt == BME68X_OK)); i++) {
 800228e:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 8002292:	3301      	adds	r3, #1
 8002294:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76
 8002298:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 800229c:	2b02      	cmp	r3, #2
 800229e:	d803      	bhi.n	80022a8 <bme68x_get_data+0x1bc>
 80022a0:	f997 3077 	ldrsb.w	r3, [r7, #119]	@ 0x77
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d0da      	beq.n	800225e <bme68x_get_data+0x172>
			}

			if (new_fields == 0) {
 80022a8:	f897 3074 	ldrb.w	r3, [r7, #116]	@ 0x74
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d106      	bne.n	80022be <bme68x_get_data+0x1d2>
				rslt = BME68X_W_NO_NEW_DATA;
 80022b0:	2302      	movs	r3, #2
 80022b2:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
			if (new_fields == 0) {
 80022b6:	e002      	b.n	80022be <bme68x_get_data+0x1d2>
			}
		} else {
			rslt = BME68X_W_DEFINE_OP_MODE;
 80022b8:	2301      	movs	r3, #1
 80022ba:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
		}

		if (n_data == NULL) {
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d103      	bne.n	80022cc <bme68x_get_data+0x1e0>
			rslt = BME68X_E_NULL_PTR;
 80022c4:	23ff      	movs	r3, #255	@ 0xff
 80022c6:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
		if (n_data == NULL) {
 80022ca:	e007      	b.n	80022dc <bme68x_get_data+0x1f0>
		} else {
			*n_data = new_fields;
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	f897 2074 	ldrb.w	r2, [r7, #116]	@ 0x74
 80022d2:	701a      	strb	r2, [r3, #0]
		if (n_data == NULL) {
 80022d4:	e002      	b.n	80022dc <bme68x_get_data+0x1f0>
		}
	} else {
		rslt = BME68X_E_NULL_PTR;
 80022d6:	23ff      	movs	r3, #255	@ 0xff
 80022d8:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
	}

	return rslt;
 80022dc:	f997 3077 	ldrsb.w	r3, [r7, #119]	@ 0x77
}
 80022e0:	4618      	mov	r0, r3
 80022e2:	3778      	adds	r7, #120	@ 0x78
 80022e4:	46bd      	mov	sp, r7
 80022e6:	bdb0      	pop	{r4, r5, r7, pc}

080022e8 <bme68x_set_heatr_conf>:
/*
 * @brief This API is used to set the gas configuration of the sensor.
 */
int8_t bme68x_set_heatr_conf(uint8_t op_mode,
		const struct bme68x_heatr_conf *conf, struct bme68x_dev *dev)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b088      	sub	sp, #32
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	4603      	mov	r3, r0
 80022f0:	60b9      	str	r1, [r7, #8]
 80022f2:	607a      	str	r2, [r7, #4]
 80022f4:	73fb      	strb	r3, [r7, #15]
	int8_t rslt;
	uint8_t nb_conv = 0;
 80022f6:	2300      	movs	r3, #0
 80022f8:	773b      	strb	r3, [r7, #28]
	uint8_t hctrl, run_gas = 0;
 80022fa:	2300      	movs	r3, #0
 80022fc:	777b      	strb	r3, [r7, #29]
	uint8_t ctrl_gas_data[2];
	uint8_t ctrl_gas_addr[2] = { BME68X_REG_CTRL_GAS_0, BME68X_REG_CTRL_GAS_1 };
 80022fe:	f247 1370 	movw	r3, #29040	@ 0x7170
 8002302:	82bb      	strh	r3, [r7, #20]

	if (conf != NULL) {
 8002304:	68bb      	ldr	r3, [r7, #8]
 8002306:	2b00      	cmp	r3, #0
 8002308:	d06e      	beq.n	80023e8 <bme68x_set_heatr_conf+0x100>
		rslt = bme68x_set_op_mode(BME68X_SLEEP_MODE, dev);
 800230a:	6879      	ldr	r1, [r7, #4]
 800230c:	2000      	movs	r0, #0
 800230e:	f7ff fdf7 	bl	8001f00 <bme68x_set_op_mode>
 8002312:	4603      	mov	r3, r0
 8002314:	77fb      	strb	r3, [r7, #31]
		if (rslt == BME68X_OK) {
 8002316:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800231a:	2b00      	cmp	r3, #0
 800231c:	d108      	bne.n	8002330 <bme68x_set_heatr_conf+0x48>
			rslt = set_conf(conf, op_mode, &nb_conv, dev);
 800231e:	f107 021c 	add.w	r2, r7, #28
 8002322:	7bf9      	ldrb	r1, [r7, #15]
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	68b8      	ldr	r0, [r7, #8]
 8002328:	f001 f8fc 	bl	8003524 <set_conf>
 800232c:	4603      	mov	r3, r0
 800232e:	77fb      	strb	r3, [r7, #31]
		}

		if (rslt == BME68X_OK) {
 8002330:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8002334:	2b00      	cmp	r3, #0
 8002336:	d159      	bne.n	80023ec <bme68x_set_heatr_conf+0x104>
			rslt = bme68x_get_regs(BME68X_REG_CTRL_GAS_0, ctrl_gas_data, 2,
 8002338:	f107 0118 	add.w	r1, r7, #24
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	2202      	movs	r2, #2
 8002340:	2070      	movs	r0, #112	@ 0x70
 8002342:	f7ff fc51 	bl	8001be8 <bme68x_get_regs>
 8002346:	4603      	mov	r3, r0
 8002348:	77fb      	strb	r3, [r7, #31]
					dev);
			if (rslt == BME68X_OK) {
 800234a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800234e:	2b00      	cmp	r3, #0
 8002350:	d14c      	bne.n	80023ec <bme68x_set_heatr_conf+0x104>
				if (conf->enable == BME68X_ENABLE) {
 8002352:	68bb      	ldr	r3, [r7, #8]
 8002354:	781b      	ldrb	r3, [r3, #0]
 8002356:	2b01      	cmp	r3, #1
 8002358:	d10b      	bne.n	8002372 <bme68x_set_heatr_conf+0x8a>
					hctrl = BME68X_ENABLE_HEATER;
 800235a:	2300      	movs	r3, #0
 800235c:	77bb      	strb	r3, [r7, #30]
					if (dev->variant_id == BME68X_VARIANT_GAS_HIGH) {
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	689b      	ldr	r3, [r3, #8]
 8002362:	2b01      	cmp	r3, #1
 8002364:	d102      	bne.n	800236c <bme68x_set_heatr_conf+0x84>
						run_gas = BME68X_ENABLE_GAS_MEAS_H;
 8002366:	2302      	movs	r3, #2
 8002368:	777b      	strb	r3, [r7, #29]
 800236a:	e006      	b.n	800237a <bme68x_set_heatr_conf+0x92>
					} else {
						run_gas = BME68X_ENABLE_GAS_MEAS_L;
 800236c:	2301      	movs	r3, #1
 800236e:	777b      	strb	r3, [r7, #29]
 8002370:	e003      	b.n	800237a <bme68x_set_heatr_conf+0x92>
					}
				} else {
					hctrl = BME68X_DISABLE_HEATER;
 8002372:	2301      	movs	r3, #1
 8002374:	77bb      	strb	r3, [r7, #30]
					run_gas = BME68X_DISABLE_GAS_MEAS;
 8002376:	2300      	movs	r3, #0
 8002378:	777b      	strb	r3, [r7, #29]
				}

				ctrl_gas_data[0] = BME68X_SET_BITS(ctrl_gas_data[0],
 800237a:	7e3b      	ldrb	r3, [r7, #24]
 800237c:	b25b      	sxtb	r3, r3
 800237e:	f023 0308 	bic.w	r3, r3, #8
 8002382:	b25a      	sxtb	r2, r3
 8002384:	7fbb      	ldrb	r3, [r7, #30]
 8002386:	00db      	lsls	r3, r3, #3
 8002388:	b25b      	sxtb	r3, r3
 800238a:	f003 0308 	and.w	r3, r3, #8
 800238e:	b25b      	sxtb	r3, r3
 8002390:	4313      	orrs	r3, r2
 8002392:	b25b      	sxtb	r3, r3
 8002394:	b2db      	uxtb	r3, r3
 8002396:	763b      	strb	r3, [r7, #24]
						BME68X_HCTRL, hctrl);
				ctrl_gas_data[1] = BME68X_SET_BITS_POS_0(ctrl_gas_data[1],
 8002398:	7e7b      	ldrb	r3, [r7, #25]
 800239a:	b25b      	sxtb	r3, r3
 800239c:	f023 030f 	bic.w	r3, r3, #15
 80023a0:	b25a      	sxtb	r2, r3
 80023a2:	7f3b      	ldrb	r3, [r7, #28]
 80023a4:	b25b      	sxtb	r3, r3
 80023a6:	f003 030f 	and.w	r3, r3, #15
 80023aa:	b25b      	sxtb	r3, r3
 80023ac:	4313      	orrs	r3, r2
 80023ae:	b25b      	sxtb	r3, r3
 80023b0:	b2db      	uxtb	r3, r3
 80023b2:	767b      	strb	r3, [r7, #25]
						BME68X_NBCONV, nb_conv);
				ctrl_gas_data[1] = BME68X_SET_BITS(ctrl_gas_data[1],
 80023b4:	7e7b      	ldrb	r3, [r7, #25]
 80023b6:	b25b      	sxtb	r3, r3
 80023b8:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80023bc:	b25a      	sxtb	r2, r3
 80023be:	7f7b      	ldrb	r3, [r7, #29]
 80023c0:	011b      	lsls	r3, r3, #4
 80023c2:	b25b      	sxtb	r3, r3
 80023c4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80023c8:	b25b      	sxtb	r3, r3
 80023ca:	4313      	orrs	r3, r2
 80023cc:	b25b      	sxtb	r3, r3
 80023ce:	b2db      	uxtb	r3, r3
 80023d0:	767b      	strb	r3, [r7, #25]
						BME68X_RUN_GAS, run_gas);
				rslt = bme68x_set_regs(ctrl_gas_addr, ctrl_gas_data, 2, dev);
 80023d2:	f107 0118 	add.w	r1, r7, #24
 80023d6:	f107 0014 	add.w	r0, r7, #20
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	2202      	movs	r2, #2
 80023de:	f7ff fb73 	bl	8001ac8 <bme68x_set_regs>
 80023e2:	4603      	mov	r3, r0
 80023e4:	77fb      	strb	r3, [r7, #31]
 80023e6:	e001      	b.n	80023ec <bme68x_set_heatr_conf+0x104>
			}
		}
	} else {
		rslt = BME68X_E_NULL_PTR;
 80023e8:	23ff      	movs	r3, #255	@ 0xff
 80023ea:	77fb      	strb	r3, [r7, #31]
	}

	return rslt;
 80023ec:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80023f0:	4618      	mov	r0, r3
 80023f2:	3720      	adds	r7, #32
 80023f4:	46bd      	mov	sp, r7
 80023f6:	bd80      	pop	{r7, pc}

080023f8 <calc_temperature>:

#else

/* @brief This internal API is used to calculate the temperature value. */
static float calc_temperature(uint32_t temp_adc, struct bme68x_dev *dev)
{
 80023f8:	b480      	push	{r7}
 80023fa:	b087      	sub	sp, #28
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
 8002400:	6039      	str	r1, [r7, #0]
	float var1;
	float var2;
	float calc_temp;

	/* calculate var1 data */
	var1 = ((((float) temp_adc / 16384.0f)
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	ee07 3a90 	vmov	s15, r3
 8002408:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800240c:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80024f0 <calc_temperature+0xf8>
 8002410:	ee87 7aa6 	vdiv.f32	s14, s15, s13
			- ((float) dev->calib.par_t1 / 1024.0f))
 8002414:	683b      	ldr	r3, [r7, #0]
 8002416:	8bdb      	ldrh	r3, [r3, #30]
 8002418:	ee07 3a90 	vmov	s15, r3
 800241c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002420:	ed9f 6a34 	vldr	s12, [pc, #208]	@ 80024f4 <calc_temperature+0xfc>
 8002424:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8002428:	ee37 7a67 	vsub.f32	s14, s14, s15
			* ((float) dev->calib.par_t2));
 800242c:	683b      	ldr	r3, [r7, #0]
 800242e:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8002432:	ee07 3a90 	vmov	s15, r3
 8002436:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	var1 = ((((float) temp_adc / 16384.0f)
 800243a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800243e:	edc7 7a05 	vstr	s15, [r7, #20]

	/* calculate var2 data */
	var2 = (((((float) temp_adc / 131072.0f)
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	ee07 3a90 	vmov	s15, r3
 8002448:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800244c:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 80024f8 <calc_temperature+0x100>
 8002450:	ee87 7aa6 	vdiv.f32	s14, s15, s13
			- ((float) dev->calib.par_t1 / 8192.0f))
 8002454:	683b      	ldr	r3, [r7, #0]
 8002456:	8bdb      	ldrh	r3, [r3, #30]
 8002458:	ee07 3a90 	vmov	s15, r3
 800245c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002460:	ed9f 6a26 	vldr	s12, [pc, #152]	@ 80024fc <calc_temperature+0x104>
 8002464:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8002468:	ee37 7a67 	vsub.f32	s14, s14, s15
			* (((float) temp_adc / 131072.0f)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	ee07 3a90 	vmov	s15, r3
 8002472:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002476:	ed9f 6a20 	vldr	s12, [pc, #128]	@ 80024f8 <calc_temperature+0x100>
 800247a:	eec7 6a86 	vdiv.f32	s13, s15, s12
					- ((float) dev->calib.par_t1 / 8192.0f)))
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	8bdb      	ldrh	r3, [r3, #30]
 8002482:	ee07 3a90 	vmov	s15, r3
 8002486:	eeb8 6a67 	vcvt.f32.u32	s12, s15
 800248a:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 80024fc <calc_temperature+0x104>
 800248e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002492:	ee76 7ae7 	vsub.f32	s15, s13, s15
			* (((float) temp_adc / 131072.0f)
 8002496:	ee27 7a27 	vmul.f32	s14, s14, s15
			* ((float) dev->calib.par_t3 * 16.0f));
 800249a:	683b      	ldr	r3, [r7, #0]
 800249c:	f993 3022 	ldrsb.w	r3, [r3, #34]	@ 0x22
 80024a0:	ee07 3a90 	vmov	s15, r3
 80024a4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80024a8:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 80024ac:	ee67 7aa6 	vmul.f32	s15, s15, s13
	var2 = (((((float) temp_adc / 131072.0f)
 80024b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024b4:	edc7 7a04 	vstr	s15, [r7, #16]

	/* t_fine value*/
	dev->calib.t_fine = (var1 + var2);
 80024b8:	ed97 7a05 	vldr	s14, [r7, #20]
 80024bc:	edd7 7a04 	vldr	s15, [r7, #16]
 80024c0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80024c4:	683b      	ldr	r3, [r7, #0]
 80024c6:	edc3 7a0e 	vstr	s15, [r3, #56]	@ 0x38

	/* compensated temperature data*/
	calc_temp = ((dev->calib.t_fine) / 5120.0f);
 80024ca:	683b      	ldr	r3, [r7, #0]
 80024cc:	ed93 7a0e 	vldr	s14, [r3, #56]	@ 0x38
 80024d0:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 8002500 <calc_temperature+0x108>
 80024d4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80024d8:	edc7 7a03 	vstr	s15, [r7, #12]

	return calc_temp;
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	ee07 3a90 	vmov	s15, r3
}
 80024e2:	eeb0 0a67 	vmov.f32	s0, s15
 80024e6:	371c      	adds	r7, #28
 80024e8:	46bd      	mov	sp, r7
 80024ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ee:	4770      	bx	lr
 80024f0:	46800000 	.word	0x46800000
 80024f4:	44800000 	.word	0x44800000
 80024f8:	48000000 	.word	0x48000000
 80024fc:	46000000 	.word	0x46000000
 8002500:	45a00000 	.word	0x45a00000

08002504 <calc_pressure>:

/* @brief This internal API is used to calculate the pressure value. */
static float calc_pressure(uint32_t pres_adc, const struct bme68x_dev *dev)
{
 8002504:	b480      	push	{r7}
 8002506:	b087      	sub	sp, #28
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
 800250c:	6039      	str	r1, [r7, #0]
	float var1;
	float var2;
	float var3;
	float calc_pres;

	var1 = (((float) dev->calib.t_fine / 2.0f) - 64000.0f);
 800250e:	683b      	ldr	r3, [r7, #0]
 8002510:	ed93 7a0e 	vldr	s14, [r3, #56]	@ 0x38
 8002514:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8002518:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800251c:	ed9f 7a8e 	vldr	s14, [pc, #568]	@ 8002758 <calc_pressure+0x254>
 8002520:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002524:	edc7 7a04 	vstr	s15, [r7, #16]
	var2 = var1 * var1 * (((float) dev->calib.par_p6) / (131072.0f));
 8002528:	edd7 7a04 	vldr	s15, [r7, #16]
 800252c:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8002530:	683b      	ldr	r3, [r7, #0]
 8002532:	f993 302e 	ldrsb.w	r3, [r3, #46]	@ 0x2e
 8002536:	ee07 3a90 	vmov	s15, r3
 800253a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800253e:	ed9f 6a87 	vldr	s12, [pc, #540]	@ 800275c <calc_pressure+0x258>
 8002542:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8002546:	ee67 7a27 	vmul.f32	s15, s14, s15
 800254a:	edc7 7a03 	vstr	s15, [r7, #12]
	var2 = var2 + (var1 * ((float) dev->calib.par_p5) * 2.0f);
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	f9b3 302c 	ldrsh.w	r3, [r3, #44]	@ 0x2c
 8002554:	ee07 3a90 	vmov	s15, r3
 8002558:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800255c:	edd7 7a04 	vldr	s15, [r7, #16]
 8002560:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002564:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002568:	ed97 7a03 	vldr	s14, [r7, #12]
 800256c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002570:	edc7 7a03 	vstr	s15, [r7, #12]
	var2 = (var2 / 4.0f) + (((float) dev->calib.par_p4) * 65536.0f);
 8002574:	edd7 7a03 	vldr	s15, [r7, #12]
 8002578:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 800257c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002580:	683b      	ldr	r3, [r7, #0]
 8002582:	f9b3 302a 	ldrsh.w	r3, [r3, #42]	@ 0x2a
 8002586:	ee07 3a90 	vmov	s15, r3
 800258a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800258e:	eddf 6a74 	vldr	s13, [pc, #464]	@ 8002760 <calc_pressure+0x25c>
 8002592:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002596:	ee77 7a27 	vadd.f32	s15, s14, s15
 800259a:	edc7 7a03 	vstr	s15, [r7, #12]
	var1 = (((((float) dev->calib.par_p3 * var1 * var1) / 16384.0f)
 800259e:	683b      	ldr	r3, [r7, #0]
 80025a0:	f993 3028 	ldrsb.w	r3, [r3, #40]	@ 0x28
 80025a4:	ee07 3a90 	vmov	s15, r3
 80025a8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80025ac:	edd7 7a04 	vldr	s15, [r7, #16]
 80025b0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80025b4:	edd7 7a04 	vldr	s15, [r7, #16]
 80025b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025bc:	eddf 6a69 	vldr	s13, [pc, #420]	@ 8002764 <calc_pressure+0x260>
 80025c0:	ee87 7aa6 	vdiv.f32	s14, s15, s13
			+ ((float) dev->calib.par_p2 * var1)) / 524288.0f);
 80025c4:	683b      	ldr	r3, [r7, #0]
 80025c6:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	@ 0x26
 80025ca:	ee07 3a90 	vmov	s15, r3
 80025ce:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80025d2:	edd7 7a04 	vldr	s15, [r7, #16]
 80025d6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80025da:	ee37 7a27 	vadd.f32	s14, s14, s15
	var1 = (((((float) dev->calib.par_p3 * var1 * var1) / 16384.0f)
 80025de:	eddf 6a62 	vldr	s13, [pc, #392]	@ 8002768 <calc_pressure+0x264>
 80025e2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80025e6:	edc7 7a04 	vstr	s15, [r7, #16]
	var1 = ((1.0f + (var1 / 32768.0f)) * ((float) dev->calib.par_p1));
 80025ea:	ed97 7a04 	vldr	s14, [r7, #16]
 80025ee:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800276c <calc_pressure+0x268>
 80025f2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80025f6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80025fa:	ee37 7a87 	vadd.f32	s14, s15, s14
 80025fe:	683b      	ldr	r3, [r7, #0]
 8002600:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8002602:	ee07 3a90 	vmov	s15, r3
 8002606:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800260a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800260e:	edc7 7a04 	vstr	s15, [r7, #16]
	calc_pres = (1048576.0f - ((float) pres_adc));
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	ee07 3a90 	vmov	s15, r3
 8002618:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800261c:	ed9f 7a54 	vldr	s14, [pc, #336]	@ 8002770 <calc_pressure+0x26c>
 8002620:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002624:	edc7 7a05 	vstr	s15, [r7, #20]

	/* Avoid exception caused by division by zero */
	if ((int) var1 != 0) {
 8002628:	edd7 7a04 	vldr	s15, [r7, #16]
 800262c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002630:	ee17 3a90 	vmov	r3, s15
 8002634:	2b00      	cmp	r3, #0
 8002636:	f000 8081 	beq.w	800273c <calc_pressure+0x238>
		calc_pres = (((calc_pres - (var2 / 4096.0f)) * 6250.0f) / var1);
 800263a:	ed97 7a03 	vldr	s14, [r7, #12]
 800263e:	eddf 6a4d 	vldr	s13, [pc, #308]	@ 8002774 <calc_pressure+0x270>
 8002642:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002646:	ed97 7a05 	vldr	s14, [r7, #20]
 800264a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800264e:	ed9f 7a4a 	vldr	s14, [pc, #296]	@ 8002778 <calc_pressure+0x274>
 8002652:	ee67 6a87 	vmul.f32	s13, s15, s14
 8002656:	ed97 7a04 	vldr	s14, [r7, #16]
 800265a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800265e:	edc7 7a05 	vstr	s15, [r7, #20]
		var1 = (((float) dev->calib.par_p9) * calc_pres * calc_pres)
 8002662:	683b      	ldr	r3, [r7, #0]
 8002664:	f9b3 3032 	ldrsh.w	r3, [r3, #50]	@ 0x32
 8002668:	ee07 3a90 	vmov	s15, r3
 800266c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002670:	edd7 7a05 	vldr	s15, [r7, #20]
 8002674:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002678:	edd7 7a05 	vldr	s15, [r7, #20]
 800267c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002680:	eddf 6a3e 	vldr	s13, [pc, #248]	@ 800277c <calc_pressure+0x278>
 8002684:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002688:	edc7 7a04 	vstr	s15, [r7, #16]
				/ 2147483648.0f;
		var2 = calc_pres * (((float) dev->calib.par_p8) / 32768.0f);
 800268c:	683b      	ldr	r3, [r7, #0]
 800268e:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8002692:	ee07 3a90 	vmov	s15, r3
 8002696:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800269a:	eddf 6a34 	vldr	s13, [pc, #208]	@ 800276c <calc_pressure+0x268>
 800269e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80026a2:	ed97 7a05 	vldr	s14, [r7, #20]
 80026a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026aa:	edc7 7a03 	vstr	s15, [r7, #12]
		var3 = ((calc_pres / 256.0f) * (calc_pres / 256.0f)
 80026ae:	edd7 7a05 	vldr	s15, [r7, #20]
 80026b2:	eddf 6a33 	vldr	s13, [pc, #204]	@ 8002780 <calc_pressure+0x27c>
 80026b6:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80026ba:	edd7 6a05 	vldr	s13, [r7, #20]
 80026be:	ed9f 6a30 	vldr	s12, [pc, #192]	@ 8002780 <calc_pressure+0x27c>
 80026c2:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80026c6:	ee27 7a27 	vmul.f32	s14, s14, s15
				* (calc_pres / 256.0f) * (dev->calib.par_p10 / 131072.0f));
 80026ca:	edd7 6a05 	vldr	s13, [r7, #20]
 80026ce:	ed9f 6a2c 	vldr	s12, [pc, #176]	@ 8002780 <calc_pressure+0x27c>
 80026d2:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80026d6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80026da:	683b      	ldr	r3, [r7, #0]
 80026dc:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80026e0:	ee07 3a90 	vmov	s15, r3
 80026e4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80026e8:	ed9f 6a1c 	vldr	s12, [pc, #112]	@ 800275c <calc_pressure+0x258>
 80026ec:	eec6 7a86 	vdiv.f32	s15, s13, s12
		var3 = ((calc_pres / 256.0f) * (calc_pres / 256.0f)
 80026f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026f4:	edc7 7a02 	vstr	s15, [r7, #8]
		calc_pres = (calc_pres
				+ (var1 + var2 + var3 + ((float) dev->calib.par_p7 * 128.0f))
 80026f8:	ed97 7a04 	vldr	s14, [r7, #16]
 80026fc:	edd7 7a03 	vldr	s15, [r7, #12]
 8002700:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002704:	edd7 7a02 	vldr	s15, [r7, #8]
 8002708:	ee37 7a27 	vadd.f32	s14, s14, s15
 800270c:	683b      	ldr	r3, [r7, #0]
 800270e:	f993 302f 	ldrsb.w	r3, [r3, #47]	@ 0x2f
 8002712:	ee07 3a90 	vmov	s15, r3
 8002716:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800271a:	eddf 6a1a 	vldr	s13, [pc, #104]	@ 8002784 <calc_pressure+0x280>
 800271e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002722:	ee37 7a27 	vadd.f32	s14, s14, s15
						/ 16.0f);
 8002726:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 800272a:	eec7 7a26 	vdiv.f32	s15, s14, s13
		calc_pres = (calc_pres
 800272e:	ed97 7a05 	vldr	s14, [r7, #20]
 8002732:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002736:	edc7 7a05 	vstr	s15, [r7, #20]
 800273a:	e002      	b.n	8002742 <calc_pressure+0x23e>
	} else {
		calc_pres = 0;
 800273c:	f04f 0300 	mov.w	r3, #0
 8002740:	617b      	str	r3, [r7, #20]
	}

	return calc_pres;
 8002742:	697b      	ldr	r3, [r7, #20]
 8002744:	ee07 3a90 	vmov	s15, r3
}
 8002748:	eeb0 0a67 	vmov.f32	s0, s15
 800274c:	371c      	adds	r7, #28
 800274e:	46bd      	mov	sp, r7
 8002750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002754:	4770      	bx	lr
 8002756:	bf00      	nop
 8002758:	477a0000 	.word	0x477a0000
 800275c:	48000000 	.word	0x48000000
 8002760:	47800000 	.word	0x47800000
 8002764:	46800000 	.word	0x46800000
 8002768:	49000000 	.word	0x49000000
 800276c:	47000000 	.word	0x47000000
 8002770:	49800000 	.word	0x49800000
 8002774:	45800000 	.word	0x45800000
 8002778:	45c35000 	.word	0x45c35000
 800277c:	4f000000 	.word	0x4f000000
 8002780:	43800000 	.word	0x43800000
 8002784:	43000000 	.word	0x43000000

08002788 <calc_humidity>:

/* This internal API is used to calculate the humidity in integer */
static float calc_humidity(uint16_t hum_adc, const struct bme68x_dev *dev)
{
 8002788:	b480      	push	{r7}
 800278a:	b089      	sub	sp, #36	@ 0x24
 800278c:	af00      	add	r7, sp, #0
 800278e:	4603      	mov	r3, r0
 8002790:	6039      	str	r1, [r7, #0]
 8002792:	80fb      	strh	r3, [r7, #6]
	float var3;
	float var4;
	float temp_comp;

	/* compensated temperature data*/
	temp_comp = ((dev->calib.t_fine) / 5120.0f);
 8002794:	683b      	ldr	r3, [r7, #0]
 8002796:	ed93 7a0e 	vldr	s14, [r3, #56]	@ 0x38
 800279a:	eddf 6a5a 	vldr	s13, [pc, #360]	@ 8002904 <calc_humidity+0x17c>
 800279e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80027a2:	edc7 7a06 	vstr	s15, [r7, #24]
	var1 = (float) ((float) hum_adc)
 80027a6:	88fb      	ldrh	r3, [r7, #6]
 80027a8:	ee07 3a90 	vmov	s15, r3
 80027ac:	eeb8 7a67 	vcvt.f32.u32	s14, s15
			- (((float) dev->calib.par_h1 * 16.0f)
 80027b0:	683b      	ldr	r3, [r7, #0]
 80027b2:	8a1b      	ldrh	r3, [r3, #16]
 80027b4:	ee07 3a90 	vmov	s15, r3
 80027b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80027bc:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 80027c0:	ee67 6aa6 	vmul.f32	s13, s15, s13
					+ (((float) dev->calib.par_h3 / 2.0f) * temp_comp));
 80027c4:	683b      	ldr	r3, [r7, #0]
 80027c6:	f993 3014 	ldrsb.w	r3, [r3, #20]
 80027ca:	ee07 3a90 	vmov	s15, r3
 80027ce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80027d2:	eef0 5a00 	vmov.f32	s11, #0	@ 0x40000000  2.0
 80027d6:	ee87 6aa5 	vdiv.f32	s12, s15, s11
 80027da:	edd7 7a06 	vldr	s15, [r7, #24]
 80027de:	ee66 7a27 	vmul.f32	s15, s12, s15
 80027e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
	var1 = (float) ((float) hum_adc)
 80027e6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80027ea:	edc7 7a05 	vstr	s15, [r7, #20]
	var2 = var1
			* ((float) (((float) dev->calib.par_h2 / 262144.0f)
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	8a5b      	ldrh	r3, [r3, #18]
 80027f2:	ee07 3a90 	vmov	s15, r3
 80027f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80027fa:	eddf 6a43 	vldr	s13, [pc, #268]	@ 8002908 <calc_humidity+0x180>
 80027fe:	ee87 7aa6 	vdiv.f32	s14, s15, s13
					* (1.0f
							+ (((float) dev->calib.par_h4 / 16384.0f)
 8002802:	683b      	ldr	r3, [r7, #0]
 8002804:	f993 3015 	ldrsb.w	r3, [r3, #21]
 8002808:	ee07 3a90 	vmov	s15, r3
 800280c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002810:	ed9f 6a3e 	vldr	s12, [pc, #248]	@ 800290c <calc_humidity+0x184>
 8002814:	eec7 6a86 	vdiv.f32	s13, s15, s12
									* temp_comp)
 8002818:	edd7 7a06 	vldr	s15, [r7, #24]
 800281c:	ee66 7aa7 	vmul.f32	s15, s13, s15
							+ (((float) dev->calib.par_h4 / 16384.0f)
 8002820:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002824:	ee77 6aa6 	vadd.f32	s13, s15, s13
							+ (((float) dev->calib.par_h5 / 1048576.0f)
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	f993 3016 	ldrsb.w	r3, [r3, #22]
 800282e:	ee07 3a90 	vmov	s15, r3
 8002832:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002836:	eddf 5a36 	vldr	s11, [pc, #216]	@ 8002910 <calc_humidity+0x188>
 800283a:	ee87 6aa5 	vdiv.f32	s12, s15, s11
									* temp_comp * temp_comp))));
 800283e:	edd7 7a06 	vldr	s15, [r7, #24]
 8002842:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002846:	edd7 7a06 	vldr	s15, [r7, #24]
 800284a:	ee66 7a27 	vmul.f32	s15, s12, s15
							+ (((float) dev->calib.par_h5 / 1048576.0f)
 800284e:	ee76 7aa7 	vadd.f32	s15, s13, s15
			* ((float) (((float) dev->calib.par_h2 / 262144.0f)
 8002852:	ee67 7a27 	vmul.f32	s15, s14, s15
	var2 = var1
 8002856:	ed97 7a05 	vldr	s14, [r7, #20]
 800285a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800285e:	edc7 7a04 	vstr	s15, [r7, #16]
	var3 = (float) dev->calib.par_h6 / 16384.0f;
 8002862:	683b      	ldr	r3, [r7, #0]
 8002864:	7ddb      	ldrb	r3, [r3, #23]
 8002866:	ee07 3a90 	vmov	s15, r3
 800286a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800286e:	eddf 6a27 	vldr	s13, [pc, #156]	@ 800290c <calc_humidity+0x184>
 8002872:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002876:	edc7 7a03 	vstr	s15, [r7, #12]
	var4 = (float) dev->calib.par_h7 / 2097152.0f;
 800287a:	683b      	ldr	r3, [r7, #0]
 800287c:	f993 3018 	ldrsb.w	r3, [r3, #24]
 8002880:	ee07 3a90 	vmov	s15, r3
 8002884:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002888:	eddf 6a22 	vldr	s13, [pc, #136]	@ 8002914 <calc_humidity+0x18c>
 800288c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002890:	edc7 7a02 	vstr	s15, [r7, #8]
	calc_hum = var2 + ((var3 + (var4 * temp_comp)) * var2 * var2);
 8002894:	ed97 7a02 	vldr	s14, [r7, #8]
 8002898:	edd7 7a06 	vldr	s15, [r7, #24]
 800289c:	ee27 7a27 	vmul.f32	s14, s14, s15
 80028a0:	edd7 7a03 	vldr	s15, [r7, #12]
 80028a4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80028a8:	edd7 7a04 	vldr	s15, [r7, #16]
 80028ac:	ee27 7a27 	vmul.f32	s14, s14, s15
 80028b0:	edd7 7a04 	vldr	s15, [r7, #16]
 80028b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80028b8:	ed97 7a04 	vldr	s14, [r7, #16]
 80028bc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80028c0:	edc7 7a07 	vstr	s15, [r7, #28]
	if (calc_hum > 100.0f) {
 80028c4:	edd7 7a07 	vldr	s15, [r7, #28]
 80028c8:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8002918 <calc_humidity+0x190>
 80028cc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80028d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028d4:	dd02      	ble.n	80028dc <calc_humidity+0x154>
		calc_hum = 100.0f;
 80028d6:	4b11      	ldr	r3, [pc, #68]	@ (800291c <calc_humidity+0x194>)
 80028d8:	61fb      	str	r3, [r7, #28]
 80028da:	e009      	b.n	80028f0 <calc_humidity+0x168>
	} else if (calc_hum < 0.0f) {
 80028dc:	edd7 7a07 	vldr	s15, [r7, #28]
 80028e0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80028e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028e8:	d502      	bpl.n	80028f0 <calc_humidity+0x168>
		calc_hum = 0.0f;
 80028ea:	f04f 0300 	mov.w	r3, #0
 80028ee:	61fb      	str	r3, [r7, #28]
	}

	return calc_hum;
 80028f0:	69fb      	ldr	r3, [r7, #28]
 80028f2:	ee07 3a90 	vmov	s15, r3
}
 80028f6:	eeb0 0a67 	vmov.f32	s0, s15
 80028fa:	3724      	adds	r7, #36	@ 0x24
 80028fc:	46bd      	mov	sp, r7
 80028fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002902:	4770      	bx	lr
 8002904:	45a00000 	.word	0x45a00000
 8002908:	48800000 	.word	0x48800000
 800290c:	46800000 	.word	0x46800000
 8002910:	49800000 	.word	0x49800000
 8002914:	4a000000 	.word	0x4a000000
 8002918:	42c80000 	.word	0x42c80000
 800291c:	42c80000 	.word	0x42c80000

08002920 <calc_gas_resistance_low>:

/* This internal API is used to calculate the gas resistance low value in float */
static float calc_gas_resistance_low(uint16_t gas_res_adc, uint8_t gas_range,
		const struct bme68x_dev *dev)
{
 8002920:	b4b0      	push	{r4, r5, r7}
 8002922:	b0a9      	sub	sp, #164	@ 0xa4
 8002924:	af00      	add	r7, sp, #0
 8002926:	4603      	mov	r3, r0
 8002928:	603a      	str	r2, [r7, #0]
 800292a:	80fb      	strh	r3, [r7, #6]
 800292c:	460b      	mov	r3, r1
 800292e:	717b      	strb	r3, [r7, #5]
	float calc_gas_res;
	float var1;
	float var2;
	float var3;
	float gas_res_f = gas_res_adc;
 8002930:	88fb      	ldrh	r3, [r7, #6]
 8002932:	ee07 3a90 	vmov	s15, r3
 8002936:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800293a:	edc7 7a27 	vstr	s15, [r7, #156]	@ 0x9c
	float gas_range_f = (1U << gas_range); /*lint !e790 / Suspicious truncation, integral to float */
 800293e:	797b      	ldrb	r3, [r7, #5]
 8002940:	2201      	movs	r2, #1
 8002942:	fa02 f303 	lsl.w	r3, r2, r3
 8002946:	ee07 3a90 	vmov	s15, r3
 800294a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800294e:	edc7 7a26 	vstr	s15, [r7, #152]	@ 0x98
	const float lookup_k1_range[16] = { 0.0f, 0.0f, 0.0f, 0.0f, 0.0f, -1.0f,
 8002952:	4b3e      	ldr	r3, [pc, #248]	@ (8002a4c <calc_gas_resistance_low+0x12c>)
 8002954:	f107 0448 	add.w	r4, r7, #72	@ 0x48
 8002958:	461d      	mov	r5, r3
 800295a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800295c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800295e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002960:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002962:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002964:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002966:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800296a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			0.0f, -0.8f, 0.0f, 0.0f, -0.2f, -0.5f, 0.0f, -1.0f, 0.0f, 0.0f };
	const float lookup_k2_range[16] = { 0.0f, 0.0f, 0.0f, 0.0f, 0.1f, 0.7f,
 800296e:	4b38      	ldr	r3, [pc, #224]	@ (8002a50 <calc_gas_resistance_low+0x130>)
 8002970:	f107 0408 	add.w	r4, r7, #8
 8002974:	461d      	mov	r5, r3
 8002976:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002978:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800297a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800297c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800297e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002980:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002982:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8002986:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			0.0f, -0.8f, -0.1f, 0.0f, 0.0f, 0.0f, 0.0f, 0.0f, 0.0f, 0.0f };

	var1 = (1340.0f + (5.0f * dev->calib.range_sw_err));
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	f993 303e 	ldrsb.w	r3, [r3, #62]	@ 0x3e
 8002990:	ee07 3a90 	vmov	s15, r3
 8002994:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002998:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 800299c:	ee67 7a87 	vmul.f32	s15, s15, s14
 80029a0:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 8002a54 <calc_gas_resistance_low+0x134>
 80029a4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80029a8:	edc7 7a25 	vstr	s15, [r7, #148]	@ 0x94
	var2 = (var1) * (1.0f + lookup_k1_range[gas_range] / 100.0f);
 80029ac:	797b      	ldrb	r3, [r7, #5]
 80029ae:	009b      	lsls	r3, r3, #2
 80029b0:	33a0      	adds	r3, #160	@ 0xa0
 80029b2:	443b      	add	r3, r7
 80029b4:	3b58      	subs	r3, #88	@ 0x58
 80029b6:	ed93 7a00 	vldr	s14, [r3]
 80029ba:	eddf 6a27 	vldr	s13, [pc, #156]	@ 8002a58 <calc_gas_resistance_low+0x138>
 80029be:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80029c2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80029c6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80029ca:	ed97 7a25 	vldr	s14, [r7, #148]	@ 0x94
 80029ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029d2:	edc7 7a24 	vstr	s15, [r7, #144]	@ 0x90
	var3 = 1.0f + (lookup_k2_range[gas_range] / 100.0f);
 80029d6:	797b      	ldrb	r3, [r7, #5]
 80029d8:	009b      	lsls	r3, r3, #2
 80029da:	33a0      	adds	r3, #160	@ 0xa0
 80029dc:	443b      	add	r3, r7
 80029de:	3b98      	subs	r3, #152	@ 0x98
 80029e0:	ed93 7a00 	vldr	s14, [r3]
 80029e4:	eddf 6a1c 	vldr	s13, [pc, #112]	@ 8002a58 <calc_gas_resistance_low+0x138>
 80029e8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80029ec:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80029f0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80029f4:	edc7 7a23 	vstr	s15, [r7, #140]	@ 0x8c
	calc_gas_res = 1.0f
			/ (float) (var3 * (0.000000125f) * gas_range_f
 80029f8:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 80029fc:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8002a5c <calc_gas_resistance_low+0x13c>
 8002a00:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002a04:	edd7 7a26 	vldr	s15, [r7, #152]	@ 0x98
 8002a08:	ee27 7a27 	vmul.f32	s14, s14, s15
					* (((gas_res_f - 512.0f) / var2) + 1.0f));
 8002a0c:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 8002a10:	eddf 6a13 	vldr	s13, [pc, #76]	@ 8002a60 <calc_gas_resistance_low+0x140>
 8002a14:	ee37 6ae6 	vsub.f32	s12, s15, s13
 8002a18:	edd7 6a24 	vldr	s13, [r7, #144]	@ 0x90
 8002a1c:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8002a20:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002a24:	ee77 7aa6 	vadd.f32	s15, s15, s13
			/ (float) (var3 * (0.000000125f) * gas_range_f
 8002a28:	ee27 7a27 	vmul.f32	s14, s14, s15
	calc_gas_res = 1.0f
 8002a2c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002a30:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002a34:	edc7 7a22 	vstr	s15, [r7, #136]	@ 0x88

	return calc_gas_res;
 8002a38:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002a3c:	ee07 3a90 	vmov	s15, r3
}
 8002a40:	eeb0 0a67 	vmov.f32	s0, s15
 8002a44:	37a4      	adds	r7, #164	@ 0xa4
 8002a46:	46bd      	mov	sp, r7
 8002a48:	bcb0      	pop	{r4, r5, r7}
 8002a4a:	4770      	bx	lr
 8002a4c:	0800f9f0 	.word	0x0800f9f0
 8002a50:	0800fa30 	.word	0x0800fa30
 8002a54:	44a78000 	.word	0x44a78000
 8002a58:	42c80000 	.word	0x42c80000
 8002a5c:	340637bd 	.word	0x340637bd
 8002a60:	44000000 	.word	0x44000000

08002a64 <calc_gas_resistance_high>:

/* This internal API is used to calculate the gas resistance value in float */
static float calc_gas_resistance_high(uint16_t gas_res_adc, uint8_t gas_range)
{
 8002a64:	b480      	push	{r7}
 8002a66:	b087      	sub	sp, #28
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	4603      	mov	r3, r0
 8002a6c:	460a      	mov	r2, r1
 8002a6e:	80fb      	strh	r3, [r7, #6]
 8002a70:	4613      	mov	r3, r2
 8002a72:	717b      	strb	r3, [r7, #5]
	float calc_gas_res;
	uint32_t var1 = UINT32_C(262144) >> gas_range;
 8002a74:	797b      	ldrb	r3, [r7, #5]
 8002a76:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8002a7a:	fa22 f303 	lsr.w	r3, r2, r3
 8002a7e:	617b      	str	r3, [r7, #20]
	int32_t var2 = (int32_t) gas_res_adc - INT32_C(512);
 8002a80:	88fb      	ldrh	r3, [r7, #6]
 8002a82:	f5a3 7300 	sub.w	r3, r3, #512	@ 0x200
 8002a86:	613b      	str	r3, [r7, #16]

	var2 *= INT32_C(3);
 8002a88:	693a      	ldr	r2, [r7, #16]
 8002a8a:	4613      	mov	r3, r2
 8002a8c:	005b      	lsls	r3, r3, #1
 8002a8e:	4413      	add	r3, r2
 8002a90:	613b      	str	r3, [r7, #16]
	var2 = INT32_C(4096) + var2;
 8002a92:	693b      	ldr	r3, [r7, #16]
 8002a94:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002a98:	613b      	str	r3, [r7, #16]

	calc_gas_res = 1000000.0f * (float) var1 / (float) var2;
 8002a9a:	697b      	ldr	r3, [r7, #20]
 8002a9c:	ee07 3a90 	vmov	s15, r3
 8002aa0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002aa4:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8002ad4 <calc_gas_resistance_high+0x70>
 8002aa8:	ee67 6a87 	vmul.f32	s13, s15, s14
 8002aac:	693b      	ldr	r3, [r7, #16]
 8002aae:	ee07 3a90 	vmov	s15, r3
 8002ab2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002ab6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002aba:	edc7 7a03 	vstr	s15, [r7, #12]

	return calc_gas_res;
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	ee07 3a90 	vmov	s15, r3
}
 8002ac4:	eeb0 0a67 	vmov.f32	s0, s15
 8002ac8:	371c      	adds	r7, #28
 8002aca:	46bd      	mov	sp, r7
 8002acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad0:	4770      	bx	lr
 8002ad2:	bf00      	nop
 8002ad4:	49742400 	.word	0x49742400

08002ad8 <calc_res_heat>:

/* This internal API is used to calculate the heater resistance value */
static uint8_t calc_res_heat(uint16_t temp, const struct bme68x_dev *dev)
{
 8002ad8:	b480      	push	{r7}
 8002ada:	b08b      	sub	sp, #44	@ 0x2c
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	4603      	mov	r3, r0
 8002ae0:	60b9      	str	r1, [r7, #8]
 8002ae2:	81fb      	strh	r3, [r7, #14]
	float var3;
	float var4;
	float var5;
	uint8_t res_heat;

	if (temp > 400) /* Cap temperature */
 8002ae4:	89fb      	ldrh	r3, [r7, #14]
 8002ae6:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8002aea:	d902      	bls.n	8002af2 <calc_res_heat+0x1a>
	{
		temp = 400;
 8002aec:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8002af0:	81fb      	strh	r3, [r7, #14]
	}

	var1 = (((float) dev->calib.par_gh1 / (16.0f)) + 49.0f);
 8002af2:	68bb      	ldr	r3, [r7, #8]
 8002af4:	f993 3019 	ldrsb.w	r3, [r3, #25]
 8002af8:	ee07 3a90 	vmov	s15, r3
 8002afc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002b00:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 8002b04:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002b08:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 8002c1c <calc_res_heat+0x144>
 8002b0c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002b10:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
	var2 = ((((float) dev->calib.par_gh2 / (32768.0f)) * (0.0005f)) + 0.00235f);
 8002b14:	68bb      	ldr	r3, [r7, #8]
 8002b16:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 8002b1a:	ee07 3a90 	vmov	s15, r3
 8002b1e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002b22:	eddf 6a3f 	vldr	s13, [pc, #252]	@ 8002c20 <calc_res_heat+0x148>
 8002b26:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002b2a:	ed9f 7a3e 	vldr	s14, [pc, #248]	@ 8002c24 <calc_res_heat+0x14c>
 8002b2e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b32:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 8002c28 <calc_res_heat+0x150>
 8002b36:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002b3a:	edc7 7a08 	vstr	s15, [r7, #32]
	var3 = ((float) dev->calib.par_gh3 / (1024.0f));
 8002b3e:	68bb      	ldr	r3, [r7, #8]
 8002b40:	f993 301c 	ldrsb.w	r3, [r3, #28]
 8002b44:	ee07 3a90 	vmov	s15, r3
 8002b48:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002b4c:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8002c2c <calc_res_heat+0x154>
 8002b50:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002b54:	edc7 7a07 	vstr	s15, [r7, #28]
	var4 = (var1 * (1.0f + (var2 * (float) temp)));
 8002b58:	89fb      	ldrh	r3, [r7, #14]
 8002b5a:	ee07 3a90 	vmov	s15, r3
 8002b5e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002b62:	edd7 7a08 	vldr	s15, [r7, #32]
 8002b66:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b6a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002b6e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002b72:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8002b76:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b7a:	edc7 7a06 	vstr	s15, [r7, #24]
	var5 = (var4 + (var3 * (float) dev->amb_temp));
 8002b7e:	68bb      	ldr	r3, [r7, #8]
 8002b80:	f993 300e 	ldrsb.w	r3, [r3, #14]
 8002b84:	ee07 3a90 	vmov	s15, r3
 8002b88:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002b8c:	edd7 7a07 	vldr	s15, [r7, #28]
 8002b90:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b94:	ed97 7a06 	vldr	s14, [r7, #24]
 8002b98:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b9c:	edc7 7a05 	vstr	s15, [r7, #20]
	res_heat = (uint8_t) (3.4f
			* ((var5 * (4 / (4 + (float) dev->calib.res_heat_range))
 8002ba0:	68bb      	ldr	r3, [r7, #8]
 8002ba2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002ba6:	ee07 3a90 	vmov	s15, r3
 8002baa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002bae:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8002bb2:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002bb6:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 8002bba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002bbe:	edd7 7a05 	vldr	s15, [r7, #20]
 8002bc2:	ee27 7a27 	vmul.f32	s14, s14, s15
					* (1 / (1 + ((float) dev->calib.res_heat_val * 0.002f))))
 8002bc6:	68bb      	ldr	r3, [r7, #8]
 8002bc8:	f993 303d 	ldrsb.w	r3, [r3, #61]	@ 0x3d
 8002bcc:	ee07 3a90 	vmov	s15, r3
 8002bd0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002bd4:	eddf 6a16 	vldr	s13, [pc, #88]	@ 8002c30 <calc_res_heat+0x158>
 8002bd8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002bdc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002be0:	ee77 6aa6 	vadd.f32	s13, s15, s13
 8002be4:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8002be8:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8002bec:	ee67 7a27 	vmul.f32	s15, s14, s15
					- 25));
 8002bf0:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 8002bf4:	ee77 7ac7 	vsub.f32	s15, s15, s14
			* ((var5 * (4 / (4 + (float) dev->calib.res_heat_range))
 8002bf8:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8002c34 <calc_res_heat+0x15c>
 8002bfc:	ee67 7a87 	vmul.f32	s15, s15, s14
	res_heat = (uint8_t) (3.4f
 8002c00:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002c04:	edc7 7a01 	vstr	s15, [r7, #4]
 8002c08:	793b      	ldrb	r3, [r7, #4]
 8002c0a:	74fb      	strb	r3, [r7, #19]

	return res_heat;
 8002c0c:	7cfb      	ldrb	r3, [r7, #19]
}
 8002c0e:	4618      	mov	r0, r3
 8002c10:	372c      	adds	r7, #44	@ 0x2c
 8002c12:	46bd      	mov	sp, r7
 8002c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c18:	4770      	bx	lr
 8002c1a:	bf00      	nop
 8002c1c:	42440000 	.word	0x42440000
 8002c20:	47000000 	.word	0x47000000
 8002c24:	3a03126f 	.word	0x3a03126f
 8002c28:	3b1a0275 	.word	0x3b1a0275
 8002c2c:	44800000 	.word	0x44800000
 8002c30:	3b03126f 	.word	0x3b03126f
 8002c34:	4059999a 	.word	0x4059999a

08002c38 <calc_gas_wait>:

#endif

/* This internal API is used to calculate the gas wait */
static uint8_t calc_gas_wait(uint16_t dur)
{
 8002c38:	b480      	push	{r7}
 8002c3a:	b085      	sub	sp, #20
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	4603      	mov	r3, r0
 8002c40:	80fb      	strh	r3, [r7, #6]
	uint8_t factor = 0;
 8002c42:	2300      	movs	r3, #0
 8002c44:	73fb      	strb	r3, [r7, #15]
	uint8_t durval;

	if (dur >= 0xfc0) {
 8002c46:	88fb      	ldrh	r3, [r7, #6]
 8002c48:	f5b3 6f7c 	cmp.w	r3, #4032	@ 0xfc0
 8002c4c:	d308      	bcc.n	8002c60 <calc_gas_wait+0x28>
		durval = 0xff; /* Max duration*/
 8002c4e:	23ff      	movs	r3, #255	@ 0xff
 8002c50:	73bb      	strb	r3, [r7, #14]
 8002c52:	e00f      	b.n	8002c74 <calc_gas_wait+0x3c>
	} else {
		while (dur > 0x3F) {
			dur = dur / 4;
 8002c54:	88fb      	ldrh	r3, [r7, #6]
 8002c56:	089b      	lsrs	r3, r3, #2
 8002c58:	80fb      	strh	r3, [r7, #6]
			factor += 1;
 8002c5a:	7bfb      	ldrb	r3, [r7, #15]
 8002c5c:	3301      	adds	r3, #1
 8002c5e:	73fb      	strb	r3, [r7, #15]
		while (dur > 0x3F) {
 8002c60:	88fb      	ldrh	r3, [r7, #6]
 8002c62:	2b3f      	cmp	r3, #63	@ 0x3f
 8002c64:	d8f6      	bhi.n	8002c54 <calc_gas_wait+0x1c>
		}

		durval = (uint8_t) (dur + (factor * 64));
 8002c66:	88fb      	ldrh	r3, [r7, #6]
 8002c68:	b2da      	uxtb	r2, r3
 8002c6a:	7bfb      	ldrb	r3, [r7, #15]
 8002c6c:	019b      	lsls	r3, r3, #6
 8002c6e:	b2db      	uxtb	r3, r3
 8002c70:	4413      	add	r3, r2
 8002c72:	73bb      	strb	r3, [r7, #14]
	}

	return durval;
 8002c74:	7bbb      	ldrb	r3, [r7, #14]
}
 8002c76:	4618      	mov	r0, r3
 8002c78:	3714      	adds	r7, #20
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c80:	4770      	bx	lr

08002c82 <read_field_data>:

/* This internal API is used to read a single data of the sensor */
static int8_t read_field_data(uint8_t index, struct bme68x_data *data,
		struct bme68x_dev *dev)
{
 8002c82:	b580      	push	{r7, lr}
 8002c84:	b08e      	sub	sp, #56	@ 0x38
 8002c86:	af00      	add	r7, sp, #0
 8002c88:	4603      	mov	r3, r0
 8002c8a:	60b9      	str	r1, [r7, #8]
 8002c8c:	607a      	str	r2, [r7, #4]
 8002c8e:	73fb      	strb	r3, [r7, #15]
	int8_t rslt = BME68X_OK;
 8002c90:	2300      	movs	r3, #0
 8002c92:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	uint8_t buff[BME68X_LEN_FIELD] = { 0 };
 8002c96:	2300      	movs	r3, #0
 8002c98:	613b      	str	r3, [r7, #16]
 8002c9a:	f107 0314 	add.w	r3, r7, #20
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	601a      	str	r2, [r3, #0]
 8002ca2:	605a      	str	r2, [r3, #4]
 8002ca4:	609a      	str	r2, [r3, #8]
 8002ca6:	731a      	strb	r2, [r3, #12]
	uint8_t gas_range_l, gas_range_h;
	uint32_t adc_temp;
	uint32_t adc_pres;
	uint16_t adc_hum;
	uint16_t adc_gas_res_low, adc_gas_res_high;
	uint8_t tries = 5;
 8002ca8:	2305      	movs	r3, #5
 8002caa:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

	while ((tries) && (rslt == BME68X_OK)) {
 8002cae:	e11d      	b.n	8002eec <read_field_data+0x26a>
		rslt = bme68x_get_regs(
 8002cb0:	7bfb      	ldrb	r3, [r7, #15]
 8002cb2:	461a      	mov	r2, r3
 8002cb4:	0112      	lsls	r2, r2, #4
 8002cb6:	4413      	add	r3, r2
 8002cb8:	b2db      	uxtb	r3, r3
 8002cba:	331d      	adds	r3, #29
 8002cbc:	b2d8      	uxtb	r0, r3
 8002cbe:	f107 0110 	add.w	r1, r7, #16
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	2211      	movs	r2, #17
 8002cc6:	f7fe ff8f 	bl	8001be8 <bme68x_get_regs>
 8002cca:	4603      	mov	r3, r0
 8002ccc:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
				((uint8_t) (BME68X_REG_FIELD0
						+ (index * BME68X_LEN_FIELD_OFFSET))), buff,
				(uint16_t) BME68X_LEN_FIELD, dev);
		if (!data) {
 8002cd0:	68bb      	ldr	r3, [r7, #8]
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d103      	bne.n	8002cde <read_field_data+0x5c>
			rslt = BME68X_E_NULL_PTR;
 8002cd6:	23ff      	movs	r3, #255	@ 0xff
 8002cd8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
			break;
 8002cdc:	e10f      	b.n	8002efe <read_field_data+0x27c>
		}

		data->status = buff[0] & BME68X_NEW_DATA_MSK;
 8002cde:	7c3b      	ldrb	r3, [r7, #16]
 8002ce0:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8002ce4:	b2da      	uxtb	r2, r3
 8002ce6:	68bb      	ldr	r3, [r7, #8]
 8002ce8:	701a      	strb	r2, [r3, #0]
		data->gas_index = buff[0] & BME68X_GAS_INDEX_MSK;
 8002cea:	7c3b      	ldrb	r3, [r7, #16]
 8002cec:	f003 030f 	and.w	r3, r3, #15
 8002cf0:	b2da      	uxtb	r2, r3
 8002cf2:	68bb      	ldr	r3, [r7, #8]
 8002cf4:	705a      	strb	r2, [r3, #1]
		data->meas_index = buff[1];
 8002cf6:	7c7a      	ldrb	r2, [r7, #17]
 8002cf8:	68bb      	ldr	r3, [r7, #8]
 8002cfa:	709a      	strb	r2, [r3, #2]

		/* read the raw data from the sensor */
		adc_pres = (uint32_t) (((uint32_t) buff[2] * 4096)
 8002cfc:	7cbb      	ldrb	r3, [r7, #18]
 8002cfe:	031a      	lsls	r2, r3, #12
				| ((uint32_t) buff[3] * 16) | ((uint32_t) buff[4] / 16));
 8002d00:	7cfb      	ldrb	r3, [r7, #19]
 8002d02:	011b      	lsls	r3, r3, #4
 8002d04:	4313      	orrs	r3, r2
 8002d06:	7d3a      	ldrb	r2, [r7, #20]
 8002d08:	0912      	lsrs	r2, r2, #4
 8002d0a:	b2d2      	uxtb	r2, r2
		adc_pres = (uint32_t) (((uint32_t) buff[2] * 4096)
 8002d0c:	4313      	orrs	r3, r2
 8002d0e:	633b      	str	r3, [r7, #48]	@ 0x30
		adc_temp = (uint32_t) (((uint32_t) buff[5] * 4096)
 8002d10:	7d7b      	ldrb	r3, [r7, #21]
 8002d12:	031a      	lsls	r2, r3, #12
				| ((uint32_t) buff[6] * 16) | ((uint32_t) buff[7] / 16));
 8002d14:	7dbb      	ldrb	r3, [r7, #22]
 8002d16:	011b      	lsls	r3, r3, #4
 8002d18:	4313      	orrs	r3, r2
 8002d1a:	7dfa      	ldrb	r2, [r7, #23]
 8002d1c:	0912      	lsrs	r2, r2, #4
 8002d1e:	b2d2      	uxtb	r2, r2
		adc_temp = (uint32_t) (((uint32_t) buff[5] * 4096)
 8002d20:	4313      	orrs	r3, r2
 8002d22:	62fb      	str	r3, [r7, #44]	@ 0x2c
		adc_hum = (uint16_t) (((uint32_t) buff[8] * 256) | (uint32_t) buff[9]);
 8002d24:	7e3b      	ldrb	r3, [r7, #24]
 8002d26:	021b      	lsls	r3, r3, #8
 8002d28:	b29b      	uxth	r3, r3
 8002d2a:	7e7a      	ldrb	r2, [r7, #25]
 8002d2c:	4313      	orrs	r3, r2
 8002d2e:	857b      	strh	r3, [r7, #42]	@ 0x2a
		adc_gas_res_low = (uint16_t) ((uint32_t) buff[13] * 4
 8002d30:	7f7b      	ldrb	r3, [r7, #29]
 8002d32:	009b      	lsls	r3, r3, #2
 8002d34:	b29b      	uxth	r3, r3
				| (((uint32_t) buff[14]) / 64));
 8002d36:	7fba      	ldrb	r2, [r7, #30]
		adc_gas_res_low = (uint16_t) ((uint32_t) buff[13] * 4
 8002d38:	0992      	lsrs	r2, r2, #6
 8002d3a:	b2d2      	uxtb	r2, r2
 8002d3c:	4313      	orrs	r3, r2
 8002d3e:	853b      	strh	r3, [r7, #40]	@ 0x28
		adc_gas_res_high = (uint16_t) ((uint32_t) buff[15] * 4
 8002d40:	7ffb      	ldrb	r3, [r7, #31]
 8002d42:	009b      	lsls	r3, r3, #2
 8002d44:	b29b      	uxth	r3, r3
				| (((uint32_t) buff[16]) / 64));
 8002d46:	f897 2020 	ldrb.w	r2, [r7, #32]
		adc_gas_res_high = (uint16_t) ((uint32_t) buff[15] * 4
 8002d4a:	0992      	lsrs	r2, r2, #6
 8002d4c:	b2d2      	uxtb	r2, r2
 8002d4e:	4313      	orrs	r3, r2
 8002d50:	84fb      	strh	r3, [r7, #38]	@ 0x26
		gas_range_l = buff[14] & BME68X_GAS_RANGE_MSK;
 8002d52:	7fbb      	ldrb	r3, [r7, #30]
 8002d54:	f003 030f 	and.w	r3, r3, #15
 8002d58:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
		gas_range_h = buff[16] & BME68X_GAS_RANGE_MSK;
 8002d5c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002d60:	f003 030f 	and.w	r3, r3, #15
 8002d64:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
		if (dev->variant_id == BME68X_VARIANT_GAS_HIGH) {
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	689b      	ldr	r3, [r3, #8]
 8002d6c:	2b01      	cmp	r3, #1
 8002d6e:	d11c      	bne.n	8002daa <read_field_data+0x128>
			data->status |= buff[16] & BME68X_GASM_VALID_MSK;
 8002d70:	68bb      	ldr	r3, [r7, #8]
 8002d72:	781b      	ldrb	r3, [r3, #0]
 8002d74:	b25a      	sxtb	r2, r3
 8002d76:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002d7a:	b25b      	sxtb	r3, r3
 8002d7c:	f003 0320 	and.w	r3, r3, #32
 8002d80:	b25b      	sxtb	r3, r3
 8002d82:	4313      	orrs	r3, r2
 8002d84:	b25b      	sxtb	r3, r3
 8002d86:	b2da      	uxtb	r2, r3
 8002d88:	68bb      	ldr	r3, [r7, #8]
 8002d8a:	701a      	strb	r2, [r3, #0]
			data->status |= buff[16] & BME68X_HEAT_STAB_MSK;
 8002d8c:	68bb      	ldr	r3, [r7, #8]
 8002d8e:	781b      	ldrb	r3, [r3, #0]
 8002d90:	b25a      	sxtb	r2, r3
 8002d92:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002d96:	b25b      	sxtb	r3, r3
 8002d98:	f003 0310 	and.w	r3, r3, #16
 8002d9c:	b25b      	sxtb	r3, r3
 8002d9e:	4313      	orrs	r3, r2
 8002da0:	b25b      	sxtb	r3, r3
 8002da2:	b2da      	uxtb	r2, r3
 8002da4:	68bb      	ldr	r3, [r7, #8]
 8002da6:	701a      	strb	r2, [r3, #0]
 8002da8:	e019      	b.n	8002dde <read_field_data+0x15c>
		} else {
			data->status |= buff[14] & BME68X_GASM_VALID_MSK;
 8002daa:	68bb      	ldr	r3, [r7, #8]
 8002dac:	781b      	ldrb	r3, [r3, #0]
 8002dae:	b25a      	sxtb	r2, r3
 8002db0:	7fbb      	ldrb	r3, [r7, #30]
 8002db2:	b25b      	sxtb	r3, r3
 8002db4:	f003 0320 	and.w	r3, r3, #32
 8002db8:	b25b      	sxtb	r3, r3
 8002dba:	4313      	orrs	r3, r2
 8002dbc:	b25b      	sxtb	r3, r3
 8002dbe:	b2da      	uxtb	r2, r3
 8002dc0:	68bb      	ldr	r3, [r7, #8]
 8002dc2:	701a      	strb	r2, [r3, #0]
			data->status |= buff[14] & BME68X_HEAT_STAB_MSK;
 8002dc4:	68bb      	ldr	r3, [r7, #8]
 8002dc6:	781b      	ldrb	r3, [r3, #0]
 8002dc8:	b25a      	sxtb	r2, r3
 8002dca:	7fbb      	ldrb	r3, [r7, #30]
 8002dcc:	b25b      	sxtb	r3, r3
 8002dce:	f003 0310 	and.w	r3, r3, #16
 8002dd2:	b25b      	sxtb	r3, r3
 8002dd4:	4313      	orrs	r3, r2
 8002dd6:	b25b      	sxtb	r3, r3
 8002dd8:	b2da      	uxtb	r2, r3
 8002dda:	68bb      	ldr	r3, [r7, #8]
 8002ddc:	701a      	strb	r2, [r3, #0]
		}

		if ((data->status & BME68X_NEW_DATA_MSK) && (rslt == BME68X_OK)) {
 8002dde:	68bb      	ldr	r3, [r7, #8]
 8002de0:	781b      	ldrb	r3, [r3, #0]
 8002de2:	b25b      	sxtb	r3, r3
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	da70      	bge.n	8002eca <read_field_data+0x248>
 8002de8:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d16c      	bne.n	8002eca <read_field_data+0x248>
			rslt = bme68x_get_regs(BME68X_REG_RES_HEAT0 + data->gas_index,
 8002df0:	68bb      	ldr	r3, [r7, #8]
 8002df2:	785b      	ldrb	r3, [r3, #1]
 8002df4:	335a      	adds	r3, #90	@ 0x5a
 8002df6:	b2d8      	uxtb	r0, r3
 8002df8:	68bb      	ldr	r3, [r7, #8]
 8002dfa:	1cd9      	adds	r1, r3, #3
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	2201      	movs	r2, #1
 8002e00:	f7fe fef2 	bl	8001be8 <bme68x_get_regs>
 8002e04:	4603      	mov	r3, r0
 8002e06:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
					&data->res_heat, 1, dev);
			if (rslt == BME68X_OK) {
 8002e0a:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d10c      	bne.n	8002e2c <read_field_data+0x1aa>
				rslt = bme68x_get_regs(BME68X_REG_IDAC_HEAT0 + data->gas_index,
 8002e12:	68bb      	ldr	r3, [r7, #8]
 8002e14:	785b      	ldrb	r3, [r3, #1]
 8002e16:	3350      	adds	r3, #80	@ 0x50
 8002e18:	b2d8      	uxtb	r0, r3
 8002e1a:	68bb      	ldr	r3, [r7, #8]
 8002e1c:	1d19      	adds	r1, r3, #4
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	2201      	movs	r2, #1
 8002e22:	f7fe fee1 	bl	8001be8 <bme68x_get_regs>
 8002e26:	4603      	mov	r3, r0
 8002e28:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
						&data->idac, 1, dev);
			}

			if (rslt == BME68X_OK) {
 8002e2c:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d10c      	bne.n	8002e4e <read_field_data+0x1cc>
				rslt = bme68x_get_regs(BME68X_REG_GAS_WAIT0 + data->gas_index,
 8002e34:	68bb      	ldr	r3, [r7, #8]
 8002e36:	785b      	ldrb	r3, [r3, #1]
 8002e38:	3364      	adds	r3, #100	@ 0x64
 8002e3a:	b2d8      	uxtb	r0, r3
 8002e3c:	68bb      	ldr	r3, [r7, #8]
 8002e3e:	1d59      	adds	r1, r3, #5
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	2201      	movs	r2, #1
 8002e44:	f7fe fed0 	bl	8001be8 <bme68x_get_regs>
 8002e48:	4603      	mov	r3, r0
 8002e4a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
						&data->gas_wait, 1, dev);
			}

			if (rslt == BME68X_OK) {
 8002e4e:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d139      	bne.n	8002eca <read_field_data+0x248>
				data->temperature = calc_temperature(adc_temp, dev);
 8002e56:	6879      	ldr	r1, [r7, #4]
 8002e58:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002e5a:	f7ff facd 	bl	80023f8 <calc_temperature>
 8002e5e:	eef0 7a40 	vmov.f32	s15, s0
 8002e62:	68bb      	ldr	r3, [r7, #8]
 8002e64:	edc3 7a03 	vstr	s15, [r3, #12]
				data->pressure = calc_pressure(adc_pres, dev);
 8002e68:	6879      	ldr	r1, [r7, #4]
 8002e6a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002e6c:	f7ff fb4a 	bl	8002504 <calc_pressure>
 8002e70:	eef0 7a40 	vmov.f32	s15, s0
 8002e74:	68bb      	ldr	r3, [r7, #8]
 8002e76:	edc3 7a04 	vstr	s15, [r3, #16]
				data->humidity = calc_humidity(adc_hum, dev);
 8002e7a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8002e7c:	6879      	ldr	r1, [r7, #4]
 8002e7e:	4618      	mov	r0, r3
 8002e80:	f7ff fc82 	bl	8002788 <calc_humidity>
 8002e84:	eef0 7a40 	vmov.f32	s15, s0
 8002e88:	68bb      	ldr	r3, [r7, #8]
 8002e8a:	edc3 7a05 	vstr	s15, [r3, #20]
				if (dev->variant_id == BME68X_VARIANT_GAS_HIGH) {
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	689b      	ldr	r3, [r3, #8]
 8002e92:	2b01      	cmp	r3, #1
 8002e94:	d10c      	bne.n	8002eb0 <read_field_data+0x22e>
					data->gas_resistance = calc_gas_resistance_high(
 8002e96:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8002e9a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8002e9c:	4611      	mov	r1, r2
 8002e9e:	4618      	mov	r0, r3
 8002ea0:	f7ff fde0 	bl	8002a64 <calc_gas_resistance_high>
 8002ea4:	eef0 7a40 	vmov.f32	s15, s0
 8002ea8:	68bb      	ldr	r3, [r7, #8]
 8002eaa:	edc3 7a06 	vstr	s15, [r3, #24]
				} else {
					data->gas_resistance = calc_gas_resistance_low(
							adc_gas_res_low, gas_range_l, dev);
				}

				break;
 8002eae:	e026      	b.n	8002efe <read_field_data+0x27c>
					data->gas_resistance = calc_gas_resistance_low(
 8002eb0:	f897 1025 	ldrb.w	r1, [r7, #37]	@ 0x25
 8002eb4:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002eb6:	687a      	ldr	r2, [r7, #4]
 8002eb8:	4618      	mov	r0, r3
 8002eba:	f7ff fd31 	bl	8002920 <calc_gas_resistance_low>
 8002ebe:	eef0 7a40 	vmov.f32	s15, s0
 8002ec2:	68bb      	ldr	r3, [r7, #8]
 8002ec4:	edc3 7a06 	vstr	s15, [r3, #24]
				break;
 8002ec8:	e019      	b.n	8002efe <read_field_data+0x27c>
			}
		}

		if (rslt == BME68X_OK) {
 8002eca:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d107      	bne.n	8002ee2 <read_field_data+0x260>
			dev->delay_us(BME68X_PERIOD_POLL, dev->intf_ptr);
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ed6:	687a      	ldr	r2, [r7, #4]
 8002ed8:	6852      	ldr	r2, [r2, #4]
 8002eda:	4611      	mov	r1, r2
 8002edc:	f242 7010 	movw	r0, #10000	@ 0x2710
 8002ee0:	4798      	blx	r3
		}

		tries--;
 8002ee2:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8002ee6:	3b01      	subs	r3, #1
 8002ee8:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
	while ((tries) && (rslt == BME68X_OK)) {
 8002eec:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d004      	beq.n	8002efe <read_field_data+0x27c>
 8002ef4:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	f43f aed9 	beq.w	8002cb0 <read_field_data+0x2e>
	}

	return rslt;
 8002efe:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
}
 8002f02:	4618      	mov	r0, r3
 8002f04:	3738      	adds	r7, #56	@ 0x38
 8002f06:	46bd      	mov	sp, r7
 8002f08:	bd80      	pop	{r7, pc}

08002f0a <read_all_field_data>:

/* This internal API is used to read all data fields of the sensor */
static int8_t read_all_field_data(struct bme68x_data *const data[],
		struct bme68x_dev *dev)
{
 8002f0a:	b590      	push	{r4, r7, lr}
 8002f0c:	b09d      	sub	sp, #116	@ 0x74
 8002f0e:	af00      	add	r7, sp, #0
 8002f10:	6078      	str	r0, [r7, #4]
 8002f12:	6039      	str	r1, [r7, #0]
	int8_t rslt = BME68X_OK;
 8002f14:	2300      	movs	r3, #0
 8002f16:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	uint8_t buff[BME68X_LEN_FIELD * 3] = { 0 };
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002f1e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002f22:	222f      	movs	r2, #47	@ 0x2f
 8002f24:	2100      	movs	r1, #0
 8002f26:	4618      	mov	r0, r3
 8002f28:	f00b fe9a 	bl	800ec60 <memset>
	uint32_t adc_temp;
	uint32_t adc_pres;
	uint16_t adc_hum;
	uint16_t adc_gas_res_low, adc_gas_res_high;
	uint8_t off;
	uint8_t set_val[30] = { 0 }; /* idac, res_heat, gas_wait */
 8002f2c:	2300      	movs	r3, #0
 8002f2e:	60bb      	str	r3, [r7, #8]
 8002f30:	f107 030c 	add.w	r3, r7, #12
 8002f34:	2200      	movs	r2, #0
 8002f36:	601a      	str	r2, [r3, #0]
 8002f38:	605a      	str	r2, [r3, #4]
 8002f3a:	609a      	str	r2, [r3, #8]
 8002f3c:	60da      	str	r2, [r3, #12]
 8002f3e:	611a      	str	r2, [r3, #16]
 8002f40:	615a      	str	r2, [r3, #20]
 8002f42:	831a      	strh	r2, [r3, #24]
	uint8_t i;

	if (!data[0] && !data[1] && !data[2]) {
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d10c      	bne.n	8002f66 <read_all_field_data+0x5c>
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	3304      	adds	r3, #4
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d107      	bne.n	8002f66 <read_all_field_data+0x5c>
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	3308      	adds	r3, #8
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d102      	bne.n	8002f66 <read_all_field_data+0x5c>
		rslt = BME68X_E_NULL_PTR;
 8002f60:	23ff      	movs	r3, #255	@ 0xff
 8002f62:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	}

	if (rslt == BME68X_OK) {
 8002f66:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d109      	bne.n	8002f82 <read_all_field_data+0x78>
		rslt = bme68x_get_regs(BME68X_REG_FIELD0, buff,
 8002f6e:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8002f72:	683b      	ldr	r3, [r7, #0]
 8002f74:	2233      	movs	r2, #51	@ 0x33
 8002f76:	201d      	movs	r0, #29
 8002f78:	f7fe fe36 	bl	8001be8 <bme68x_get_regs>
 8002f7c:	4603      	mov	r3, r0
 8002f7e:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
				(uint32_t) BME68X_LEN_FIELD * 3, dev);
	}

	if (rslt == BME68X_OK) {
 8002f82:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d109      	bne.n	8002f9e <read_all_field_data+0x94>
		rslt = bme68x_get_regs(BME68X_REG_IDAC_HEAT0, set_val, 30, dev);
 8002f8a:	f107 0108 	add.w	r1, r7, #8
 8002f8e:	683b      	ldr	r3, [r7, #0]
 8002f90:	221e      	movs	r2, #30
 8002f92:	2050      	movs	r0, #80	@ 0x50
 8002f94:	f7fe fe28 	bl	8001be8 <bme68x_get_regs>
 8002f98:	4603      	mov	r3, r0
 8002f9a:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	}

	for (i = 0; ((i < 3) && (rslt == BME68X_OK)); i++) {
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	f887 306e 	strb.w	r3, [r7, #110]	@ 0x6e
 8002fa4:	e1ce      	b.n	8003344 <read_all_field_data+0x43a>
		off = (uint8_t) (i * BME68X_LEN_FIELD);
 8002fa6:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8002faa:	461a      	mov	r2, r3
 8002fac:	0112      	lsls	r2, r2, #4
 8002fae:	4413      	add	r3, r2
 8002fb0:	f887 306d 	strb.w	r3, [r7, #109]	@ 0x6d
		data[i]->status = buff[off] & BME68X_NEW_DATA_MSK;
 8002fb4:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8002fb8:	3370      	adds	r3, #112	@ 0x70
 8002fba:	443b      	add	r3, r7
 8002fbc:	f813 2c48 	ldrb.w	r2, [r3, #-72]
 8002fc0:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8002fc4:	009b      	lsls	r3, r3, #2
 8002fc6:	6879      	ldr	r1, [r7, #4]
 8002fc8:	440b      	add	r3, r1
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f022 027f 	bic.w	r2, r2, #127	@ 0x7f
 8002fd0:	b2d2      	uxtb	r2, r2
 8002fd2:	701a      	strb	r2, [r3, #0]
		data[i]->gas_index = buff[off] & BME68X_GAS_INDEX_MSK;
 8002fd4:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8002fd8:	3370      	adds	r3, #112	@ 0x70
 8002fda:	443b      	add	r3, r7
 8002fdc:	f813 2c48 	ldrb.w	r2, [r3, #-72]
 8002fe0:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8002fe4:	009b      	lsls	r3, r3, #2
 8002fe6:	6879      	ldr	r1, [r7, #4]
 8002fe8:	440b      	add	r3, r1
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f002 020f 	and.w	r2, r2, #15
 8002ff0:	b2d2      	uxtb	r2, r2
 8002ff2:	705a      	strb	r2, [r3, #1]
		data[i]->meas_index = buff[off + 1];
 8002ff4:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8002ff8:	1c5a      	adds	r2, r3, #1
 8002ffa:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8002ffe:	009b      	lsls	r3, r3, #2
 8003000:	6879      	ldr	r1, [r7, #4]
 8003002:	440b      	add	r3, r1
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	3270      	adds	r2, #112	@ 0x70
 8003008:	443a      	add	r2, r7
 800300a:	f812 2c48 	ldrb.w	r2, [r2, #-72]
 800300e:	709a      	strb	r2, [r3, #2]

		/* read the raw data from the sensor */
		adc_pres = (uint32_t) (((uint32_t) buff[off + 2] * 4096)
 8003010:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8003014:	3302      	adds	r3, #2
 8003016:	3370      	adds	r3, #112	@ 0x70
 8003018:	443b      	add	r3, r7
 800301a:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 800301e:	031a      	lsls	r2, r3, #12
				| ((uint32_t) buff[off + 3] * 16)
 8003020:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8003024:	3303      	adds	r3, #3
 8003026:	3370      	adds	r3, #112	@ 0x70
 8003028:	443b      	add	r3, r7
 800302a:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 800302e:	011b      	lsls	r3, r3, #4
 8003030:	4313      	orrs	r3, r2
				| ((uint32_t) buff[off + 4] / 16));
 8003032:	f897 206d 	ldrb.w	r2, [r7, #109]	@ 0x6d
 8003036:	3204      	adds	r2, #4
 8003038:	3270      	adds	r2, #112	@ 0x70
 800303a:	443a      	add	r2, r7
 800303c:	f812 2c48 	ldrb.w	r2, [r2, #-72]
 8003040:	0912      	lsrs	r2, r2, #4
 8003042:	b2d2      	uxtb	r2, r2
		adc_pres = (uint32_t) (((uint32_t) buff[off + 2] * 4096)
 8003044:	4313      	orrs	r3, r2
 8003046:	66bb      	str	r3, [r7, #104]	@ 0x68
		adc_temp = (uint32_t) (((uint32_t) buff[off + 5] * 4096)
 8003048:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 800304c:	3305      	adds	r3, #5
 800304e:	3370      	adds	r3, #112	@ 0x70
 8003050:	443b      	add	r3, r7
 8003052:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8003056:	031a      	lsls	r2, r3, #12
				| ((uint32_t) buff[off + 6] * 16)
 8003058:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 800305c:	3306      	adds	r3, #6
 800305e:	3370      	adds	r3, #112	@ 0x70
 8003060:	443b      	add	r3, r7
 8003062:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8003066:	011b      	lsls	r3, r3, #4
 8003068:	4313      	orrs	r3, r2
				| ((uint32_t) buff[off + 7] / 16));
 800306a:	f897 206d 	ldrb.w	r2, [r7, #109]	@ 0x6d
 800306e:	3207      	adds	r2, #7
 8003070:	3270      	adds	r2, #112	@ 0x70
 8003072:	443a      	add	r2, r7
 8003074:	f812 2c48 	ldrb.w	r2, [r2, #-72]
 8003078:	0912      	lsrs	r2, r2, #4
 800307a:	b2d2      	uxtb	r2, r2
		adc_temp = (uint32_t) (((uint32_t) buff[off + 5] * 4096)
 800307c:	4313      	orrs	r3, r2
 800307e:	667b      	str	r3, [r7, #100]	@ 0x64
		adc_hum = (uint16_t) (((uint32_t) buff[off + 8] * 256)
 8003080:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8003084:	3308      	adds	r3, #8
 8003086:	3370      	adds	r3, #112	@ 0x70
 8003088:	443b      	add	r3, r7
 800308a:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 800308e:	021b      	lsls	r3, r3, #8
 8003090:	b29b      	uxth	r3, r3
				| (uint32_t) buff[off + 9]);
 8003092:	f897 206d 	ldrb.w	r2, [r7, #109]	@ 0x6d
 8003096:	3209      	adds	r2, #9
 8003098:	3270      	adds	r2, #112	@ 0x70
 800309a:	443a      	add	r2, r7
 800309c:	f812 2c48 	ldrb.w	r2, [r2, #-72]
		adc_hum = (uint16_t) (((uint32_t) buff[off + 8] * 256)
 80030a0:	4313      	orrs	r3, r2
 80030a2:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
		adc_gas_res_low = (uint16_t) ((uint32_t) buff[off + 13] * 4
 80030a6:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 80030aa:	330d      	adds	r3, #13
 80030ac:	3370      	adds	r3, #112	@ 0x70
 80030ae:	443b      	add	r3, r7
 80030b0:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 80030b4:	009b      	lsls	r3, r3, #2
 80030b6:	b29b      	uxth	r3, r3
				| (((uint32_t) buff[off + 14]) / 64));
 80030b8:	f897 206d 	ldrb.w	r2, [r7, #109]	@ 0x6d
 80030bc:	320e      	adds	r2, #14
 80030be:	3270      	adds	r2, #112	@ 0x70
 80030c0:	443a      	add	r2, r7
 80030c2:	f812 2c48 	ldrb.w	r2, [r2, #-72]
		adc_gas_res_low = (uint16_t) ((uint32_t) buff[off + 13] * 4
 80030c6:	0992      	lsrs	r2, r2, #6
 80030c8:	b2d2      	uxtb	r2, r2
 80030ca:	4313      	orrs	r3, r2
 80030cc:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
		adc_gas_res_high = (uint16_t) ((uint32_t) buff[off + 15] * 4
 80030d0:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 80030d4:	330f      	adds	r3, #15
 80030d6:	3370      	adds	r3, #112	@ 0x70
 80030d8:	443b      	add	r3, r7
 80030da:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 80030de:	009b      	lsls	r3, r3, #2
 80030e0:	b29b      	uxth	r3, r3
				| (((uint32_t) buff[off + 16]) / 64));
 80030e2:	f897 206d 	ldrb.w	r2, [r7, #109]	@ 0x6d
 80030e6:	3210      	adds	r2, #16
 80030e8:	3270      	adds	r2, #112	@ 0x70
 80030ea:	443a      	add	r2, r7
 80030ec:	f812 2c48 	ldrb.w	r2, [r2, #-72]
		adc_gas_res_high = (uint16_t) ((uint32_t) buff[off + 15] * 4
 80030f0:	0992      	lsrs	r2, r2, #6
 80030f2:	b2d2      	uxtb	r2, r2
 80030f4:	4313      	orrs	r3, r2
 80030f6:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
		gas_range_l = buff[off + 14] & BME68X_GAS_RANGE_MSK;
 80030fa:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 80030fe:	330e      	adds	r3, #14
 8003100:	3370      	adds	r3, #112	@ 0x70
 8003102:	443b      	add	r3, r7
 8003104:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8003108:	f003 030f 	and.w	r3, r3, #15
 800310c:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
		gas_range_h = buff[off + 16] & BME68X_GAS_RANGE_MSK;
 8003110:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8003114:	3310      	adds	r3, #16
 8003116:	3370      	adds	r3, #112	@ 0x70
 8003118:	443b      	add	r3, r7
 800311a:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 800311e:	f003 030f 	and.w	r3, r3, #15
 8003122:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
		if (dev->variant_id == BME68X_VARIANT_GAS_HIGH) {
 8003126:	683b      	ldr	r3, [r7, #0]
 8003128:	689b      	ldr	r3, [r3, #8]
 800312a:	2b01      	cmp	r3, #1
 800312c:	d13a      	bne.n	80031a4 <read_all_field_data+0x29a>
			data[i]->status |= buff[off + 16] & BME68X_GASM_VALID_MSK;
 800312e:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8003132:	009b      	lsls	r3, r3, #2
 8003134:	687a      	ldr	r2, [r7, #4]
 8003136:	4413      	add	r3, r2
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	781b      	ldrb	r3, [r3, #0]
 800313c:	b25a      	sxtb	r2, r3
 800313e:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8003142:	3310      	adds	r3, #16
 8003144:	3370      	adds	r3, #112	@ 0x70
 8003146:	443b      	add	r3, r7
 8003148:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 800314c:	b25b      	sxtb	r3, r3
 800314e:	f003 0320 	and.w	r3, r3, #32
 8003152:	b25b      	sxtb	r3, r3
 8003154:	4313      	orrs	r3, r2
 8003156:	b259      	sxtb	r1, r3
 8003158:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 800315c:	009b      	lsls	r3, r3, #2
 800315e:	687a      	ldr	r2, [r7, #4]
 8003160:	4413      	add	r3, r2
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	b2ca      	uxtb	r2, r1
 8003166:	701a      	strb	r2, [r3, #0]
			data[i]->status |= buff[off + 16] & BME68X_HEAT_STAB_MSK;
 8003168:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 800316c:	009b      	lsls	r3, r3, #2
 800316e:	687a      	ldr	r2, [r7, #4]
 8003170:	4413      	add	r3, r2
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	781b      	ldrb	r3, [r3, #0]
 8003176:	b25a      	sxtb	r2, r3
 8003178:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 800317c:	3310      	adds	r3, #16
 800317e:	3370      	adds	r3, #112	@ 0x70
 8003180:	443b      	add	r3, r7
 8003182:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8003186:	b25b      	sxtb	r3, r3
 8003188:	f003 0310 	and.w	r3, r3, #16
 800318c:	b25b      	sxtb	r3, r3
 800318e:	4313      	orrs	r3, r2
 8003190:	b259      	sxtb	r1, r3
 8003192:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8003196:	009b      	lsls	r3, r3, #2
 8003198:	687a      	ldr	r2, [r7, #4]
 800319a:	4413      	add	r3, r2
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	b2ca      	uxtb	r2, r1
 80031a0:	701a      	strb	r2, [r3, #0]
 80031a2:	e039      	b.n	8003218 <read_all_field_data+0x30e>
		} else {
			data[i]->status |= buff[off + 14] & BME68X_GASM_VALID_MSK;
 80031a4:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 80031a8:	009b      	lsls	r3, r3, #2
 80031aa:	687a      	ldr	r2, [r7, #4]
 80031ac:	4413      	add	r3, r2
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	781b      	ldrb	r3, [r3, #0]
 80031b2:	b25a      	sxtb	r2, r3
 80031b4:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 80031b8:	330e      	adds	r3, #14
 80031ba:	3370      	adds	r3, #112	@ 0x70
 80031bc:	443b      	add	r3, r7
 80031be:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 80031c2:	b25b      	sxtb	r3, r3
 80031c4:	f003 0320 	and.w	r3, r3, #32
 80031c8:	b25b      	sxtb	r3, r3
 80031ca:	4313      	orrs	r3, r2
 80031cc:	b259      	sxtb	r1, r3
 80031ce:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 80031d2:	009b      	lsls	r3, r3, #2
 80031d4:	687a      	ldr	r2, [r7, #4]
 80031d6:	4413      	add	r3, r2
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	b2ca      	uxtb	r2, r1
 80031dc:	701a      	strb	r2, [r3, #0]
			data[i]->status |= buff[off + 14] & BME68X_HEAT_STAB_MSK;
 80031de:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 80031e2:	009b      	lsls	r3, r3, #2
 80031e4:	687a      	ldr	r2, [r7, #4]
 80031e6:	4413      	add	r3, r2
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	781b      	ldrb	r3, [r3, #0]
 80031ec:	b25a      	sxtb	r2, r3
 80031ee:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 80031f2:	330e      	adds	r3, #14
 80031f4:	3370      	adds	r3, #112	@ 0x70
 80031f6:	443b      	add	r3, r7
 80031f8:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 80031fc:	b25b      	sxtb	r3, r3
 80031fe:	f003 0310 	and.w	r3, r3, #16
 8003202:	b25b      	sxtb	r3, r3
 8003204:	4313      	orrs	r3, r2
 8003206:	b259      	sxtb	r1, r3
 8003208:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 800320c:	009b      	lsls	r3, r3, #2
 800320e:	687a      	ldr	r2, [r7, #4]
 8003210:	4413      	add	r3, r2
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	b2ca      	uxtb	r2, r1
 8003216:	701a      	strb	r2, [r3, #0]
		}

		data[i]->idac = set_val[data[i]->gas_index];
 8003218:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 800321c:	009b      	lsls	r3, r3, #2
 800321e:	687a      	ldr	r2, [r7, #4]
 8003220:	4413      	add	r3, r2
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	785b      	ldrb	r3, [r3, #1]
 8003226:	4619      	mov	r1, r3
 8003228:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 800322c:	009b      	lsls	r3, r3, #2
 800322e:	687a      	ldr	r2, [r7, #4]
 8003230:	4413      	add	r3, r2
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f101 0270 	add.w	r2, r1, #112	@ 0x70
 8003238:	443a      	add	r2, r7
 800323a:	f812 2c68 	ldrb.w	r2, [r2, #-104]
 800323e:	711a      	strb	r2, [r3, #4]
		data[i]->res_heat = set_val[10 + data[i]->gas_index];
 8003240:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8003244:	009b      	lsls	r3, r3, #2
 8003246:	687a      	ldr	r2, [r7, #4]
 8003248:	4413      	add	r3, r2
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	785b      	ldrb	r3, [r3, #1]
 800324e:	f103 020a 	add.w	r2, r3, #10
 8003252:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8003256:	009b      	lsls	r3, r3, #2
 8003258:	6879      	ldr	r1, [r7, #4]
 800325a:	440b      	add	r3, r1
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	3270      	adds	r2, #112	@ 0x70
 8003260:	443a      	add	r2, r7
 8003262:	f812 2c68 	ldrb.w	r2, [r2, #-104]
 8003266:	70da      	strb	r2, [r3, #3]
		data[i]->gas_wait = set_val[20 + data[i]->gas_index];
 8003268:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 800326c:	009b      	lsls	r3, r3, #2
 800326e:	687a      	ldr	r2, [r7, #4]
 8003270:	4413      	add	r3, r2
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	785b      	ldrb	r3, [r3, #1]
 8003276:	f103 0214 	add.w	r2, r3, #20
 800327a:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 800327e:	009b      	lsls	r3, r3, #2
 8003280:	6879      	ldr	r1, [r7, #4]
 8003282:	440b      	add	r3, r1
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	3270      	adds	r2, #112	@ 0x70
 8003288:	443a      	add	r2, r7
 800328a:	f812 2c68 	ldrb.w	r2, [r2, #-104]
 800328e:	715a      	strb	r2, [r3, #5]
		data[i]->temperature = calc_temperature(adc_temp, dev);
 8003290:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8003294:	009b      	lsls	r3, r3, #2
 8003296:	687a      	ldr	r2, [r7, #4]
 8003298:	4413      	add	r3, r2
 800329a:	681c      	ldr	r4, [r3, #0]
 800329c:	6839      	ldr	r1, [r7, #0]
 800329e:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 80032a0:	f7ff f8aa 	bl	80023f8 <calc_temperature>
 80032a4:	eef0 7a40 	vmov.f32	s15, s0
 80032a8:	edc4 7a03 	vstr	s15, [r4, #12]
		data[i]->pressure = calc_pressure(adc_pres, dev);
 80032ac:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 80032b0:	009b      	lsls	r3, r3, #2
 80032b2:	687a      	ldr	r2, [r7, #4]
 80032b4:	4413      	add	r3, r2
 80032b6:	681c      	ldr	r4, [r3, #0]
 80032b8:	6839      	ldr	r1, [r7, #0]
 80032ba:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 80032bc:	f7ff f922 	bl	8002504 <calc_pressure>
 80032c0:	eef0 7a40 	vmov.f32	s15, s0
 80032c4:	edc4 7a04 	vstr	s15, [r4, #16]
		data[i]->humidity = calc_humidity(adc_hum, dev);
 80032c8:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 80032cc:	009b      	lsls	r3, r3, #2
 80032ce:	687a      	ldr	r2, [r7, #4]
 80032d0:	4413      	add	r3, r2
 80032d2:	681c      	ldr	r4, [r3, #0]
 80032d4:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 80032d8:	6839      	ldr	r1, [r7, #0]
 80032da:	4618      	mov	r0, r3
 80032dc:	f7ff fa54 	bl	8002788 <calc_humidity>
 80032e0:	eef0 7a40 	vmov.f32	s15, s0
 80032e4:	edc4 7a05 	vstr	s15, [r4, #20]
		if (dev->variant_id == BME68X_VARIANT_GAS_HIGH) {
 80032e8:	683b      	ldr	r3, [r7, #0]
 80032ea:	689b      	ldr	r3, [r3, #8]
 80032ec:	2b01      	cmp	r3, #1
 80032ee:	d112      	bne.n	8003316 <read_all_field_data+0x40c>
			data[i]->gas_resistance = calc_gas_resistance_high(adc_gas_res_high,
 80032f0:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 80032f4:	009b      	lsls	r3, r3, #2
 80032f6:	687a      	ldr	r2, [r7, #4]
 80032f8:	4413      	add	r3, r2
 80032fa:	681c      	ldr	r4, [r3, #0]
 80032fc:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 8003300:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 8003304:	4611      	mov	r1, r2
 8003306:	4618      	mov	r0, r3
 8003308:	f7ff fbac 	bl	8002a64 <calc_gas_resistance_high>
 800330c:	eef0 7a40 	vmov.f32	s15, s0
 8003310:	edc4 7a06 	vstr	s15, [r4, #24]
 8003314:	e011      	b.n	800333a <read_all_field_data+0x430>
					gas_range_h);
		} else {
			data[i]->gas_resistance = calc_gas_resistance_low(adc_gas_res_low,
 8003316:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 800331a:	009b      	lsls	r3, r3, #2
 800331c:	687a      	ldr	r2, [r7, #4]
 800331e:	4413      	add	r3, r2
 8003320:	681c      	ldr	r4, [r3, #0]
 8003322:	f897 105d 	ldrb.w	r1, [r7, #93]	@ 0x5d
 8003326:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 800332a:	683a      	ldr	r2, [r7, #0]
 800332c:	4618      	mov	r0, r3
 800332e:	f7ff faf7 	bl	8002920 <calc_gas_resistance_low>
 8003332:	eef0 7a40 	vmov.f32	s15, s0
 8003336:	edc4 7a06 	vstr	s15, [r4, #24]
	for (i = 0; ((i < 3) && (rslt == BME68X_OK)); i++) {
 800333a:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 800333e:	3301      	adds	r3, #1
 8003340:	f887 306e 	strb.w	r3, [r7, #110]	@ 0x6e
 8003344:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8003348:	2b02      	cmp	r3, #2
 800334a:	d804      	bhi.n	8003356 <read_all_field_data+0x44c>
 800334c:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8003350:	2b00      	cmp	r3, #0
 8003352:	f43f ae28 	beq.w	8002fa6 <read_all_field_data+0x9c>
					gas_range_l, dev);
		}
	}

	return rslt;
 8003356:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
}
 800335a:	4618      	mov	r0, r3
 800335c:	3774      	adds	r7, #116	@ 0x74
 800335e:	46bd      	mov	sp, r7
 8003360:	bd90      	pop	{r4, r7, pc}

08003362 <set_mem_page>:

/* This internal API is used to switch between SPI memory pages */
static int8_t set_mem_page(uint8_t reg_addr, struct bme68x_dev *dev)
{
 8003362:	b590      	push	{r4, r7, lr}
 8003364:	b085      	sub	sp, #20
 8003366:	af00      	add	r7, sp, #0
 8003368:	4603      	mov	r3, r0
 800336a:	6039      	str	r1, [r7, #0]
 800336c:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t reg;
	uint8_t mem_page;

	/* Check for null pointers in the device structure*/
	rslt = null_ptr_check(dev);
 800336e:	6838      	ldr	r0, [r7, #0]
 8003370:	f000 f8b8 	bl	80034e4 <null_ptr_check>
 8003374:	4603      	mov	r3, r0
 8003376:	73fb      	strb	r3, [r7, #15]
	if (rslt == BME68X_OK) {
 8003378:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800337c:	2b00      	cmp	r3, #0
 800337e:	d14f      	bne.n	8003420 <set_mem_page+0xbe>
		if (reg_addr > 0x7f) {
 8003380:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003384:	2b00      	cmp	r3, #0
 8003386:	da02      	bge.n	800338e <set_mem_page+0x2c>
			mem_page = BME68X_MEM_PAGE1;
 8003388:	2300      	movs	r3, #0
 800338a:	73bb      	strb	r3, [r7, #14]
 800338c:	e001      	b.n	8003392 <set_mem_page+0x30>
		} else {
			mem_page = BME68X_MEM_PAGE0;
 800338e:	2310      	movs	r3, #16
 8003390:	73bb      	strb	r3, [r7, #14]
		}

		if (mem_page != dev->mem_page) {
 8003392:	683b      	ldr	r3, [r7, #0]
 8003394:	7b5b      	ldrb	r3, [r3, #13]
 8003396:	7bba      	ldrb	r2, [r7, #14]
 8003398:	429a      	cmp	r2, r3
 800339a:	d041      	beq.n	8003420 <set_mem_page+0xbe>
			dev->mem_page = mem_page;
 800339c:	683b      	ldr	r3, [r7, #0]
 800339e:	7bba      	ldrb	r2, [r7, #14]
 80033a0:	735a      	strb	r2, [r3, #13]
			dev->intf_rslt = dev->read(BME68X_REG_MEM_PAGE | BME68X_SPI_RD_MSK,
 80033a2:	683b      	ldr	r3, [r7, #0]
 80033a4:	6c1c      	ldr	r4, [r3, #64]	@ 0x40
 80033a6:	683b      	ldr	r3, [r7, #0]
 80033a8:	685b      	ldr	r3, [r3, #4]
 80033aa:	f107 010d 	add.w	r1, r7, #13
 80033ae:	2201      	movs	r2, #1
 80033b0:	20f3      	movs	r0, #243	@ 0xf3
 80033b2:	47a0      	blx	r4
 80033b4:	4603      	mov	r3, r0
 80033b6:	461a      	mov	r2, r3
 80033b8:	683b      	ldr	r3, [r7, #0]
 80033ba:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
					&reg, 1, dev->intf_ptr);
			if (dev->intf_rslt != 0) {
 80033be:	683b      	ldr	r3, [r7, #0]
 80033c0:	f993 304c 	ldrsb.w	r3, [r3, #76]	@ 0x4c
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d001      	beq.n	80033cc <set_mem_page+0x6a>
				rslt = BME68X_E_COM_FAIL;
 80033c8:	23fe      	movs	r3, #254	@ 0xfe
 80033ca:	73fb      	strb	r3, [r7, #15]
			}

			if (rslt == BME68X_OK) {
 80033cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d125      	bne.n	8003420 <set_mem_page+0xbe>
				reg = reg & (~BME68X_MEM_PAGE_MSK);
 80033d4:	7b7b      	ldrb	r3, [r7, #13]
 80033d6:	f023 0310 	bic.w	r3, r3, #16
 80033da:	b2db      	uxtb	r3, r3
 80033dc:	737b      	strb	r3, [r7, #13]
				reg = reg | (dev->mem_page & BME68X_MEM_PAGE_MSK);
 80033de:	683b      	ldr	r3, [r7, #0]
 80033e0:	7b5b      	ldrb	r3, [r3, #13]
 80033e2:	b25b      	sxtb	r3, r3
 80033e4:	f003 0310 	and.w	r3, r3, #16
 80033e8:	b25a      	sxtb	r2, r3
 80033ea:	7b7b      	ldrb	r3, [r7, #13]
 80033ec:	b25b      	sxtb	r3, r3
 80033ee:	4313      	orrs	r3, r2
 80033f0:	b25b      	sxtb	r3, r3
 80033f2:	b2db      	uxtb	r3, r3
 80033f4:	737b      	strb	r3, [r7, #13]
				dev->intf_rslt = dev->write(
 80033f6:	683b      	ldr	r3, [r7, #0]
 80033f8:	6c5c      	ldr	r4, [r3, #68]	@ 0x44
 80033fa:	683b      	ldr	r3, [r7, #0]
 80033fc:	685b      	ldr	r3, [r3, #4]
 80033fe:	f107 010d 	add.w	r1, r7, #13
 8003402:	2201      	movs	r2, #1
 8003404:	2073      	movs	r0, #115	@ 0x73
 8003406:	47a0      	blx	r4
 8003408:	4603      	mov	r3, r0
 800340a:	461a      	mov	r2, r3
 800340c:	683b      	ldr	r3, [r7, #0]
 800340e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
						BME68X_REG_MEM_PAGE & BME68X_SPI_WR_MSK, &reg, 1,
						dev->intf_ptr);
				if (dev->intf_rslt != 0) {
 8003412:	683b      	ldr	r3, [r7, #0]
 8003414:	f993 304c 	ldrsb.w	r3, [r3, #76]	@ 0x4c
 8003418:	2b00      	cmp	r3, #0
 800341a:	d001      	beq.n	8003420 <set_mem_page+0xbe>
					rslt = BME68X_E_COM_FAIL;
 800341c:	23fe      	movs	r3, #254	@ 0xfe
 800341e:	73fb      	strb	r3, [r7, #15]
				}
			}
		}
	}

	return rslt;
 8003420:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003424:	4618      	mov	r0, r3
 8003426:	3714      	adds	r7, #20
 8003428:	46bd      	mov	sp, r7
 800342a:	bd90      	pop	{r4, r7, pc}

0800342c <get_mem_page>:

/* This internal API is used to get the current SPI memory page */
static int8_t get_mem_page(struct bme68x_dev *dev)
{
 800342c:	b590      	push	{r4, r7, lr}
 800342e:	b085      	sub	sp, #20
 8003430:	af00      	add	r7, sp, #0
 8003432:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint8_t reg;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8003434:	6878      	ldr	r0, [r7, #4]
 8003436:	f000 f855 	bl	80034e4 <null_ptr_check>
 800343a:	4603      	mov	r3, r0
 800343c:	73fb      	strb	r3, [r7, #15]
	if (rslt == BME68X_OK) {
 800343e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003442:	2b00      	cmp	r3, #0
 8003444:	d11b      	bne.n	800347e <get_mem_page+0x52>
		dev->intf_rslt = dev->read(BME68X_REG_MEM_PAGE | BME68X_SPI_RD_MSK,
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	6c1c      	ldr	r4, [r3, #64]	@ 0x40
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	685b      	ldr	r3, [r3, #4]
 800344e:	f107 010e 	add.w	r1, r7, #14
 8003452:	2201      	movs	r2, #1
 8003454:	20f3      	movs	r0, #243	@ 0xf3
 8003456:	47a0      	blx	r4
 8003458:	4603      	mov	r3, r0
 800345a:	461a      	mov	r2, r3
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
				&reg, 1, dev->intf_ptr);
		if (dev->intf_rslt != 0) {
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	f993 304c 	ldrsb.w	r3, [r3, #76]	@ 0x4c
 8003468:	2b00      	cmp	r3, #0
 800346a:	d002      	beq.n	8003472 <get_mem_page+0x46>
			rslt = BME68X_E_COM_FAIL;
 800346c:	23fe      	movs	r3, #254	@ 0xfe
 800346e:	73fb      	strb	r3, [r7, #15]
 8003470:	e005      	b.n	800347e <get_mem_page+0x52>
		} else {
			dev->mem_page = reg & BME68X_MEM_PAGE_MSK;
 8003472:	7bbb      	ldrb	r3, [r7, #14]
 8003474:	f003 0310 	and.w	r3, r3, #16
 8003478:	b2da      	uxtb	r2, r3
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	735a      	strb	r2, [r3, #13]
		}
	}

	return rslt;
 800347e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003482:	4618      	mov	r0, r3
 8003484:	3714      	adds	r7, #20
 8003486:	46bd      	mov	sp, r7
 8003488:	bd90      	pop	{r4, r7, pc}

0800348a <boundary_check>:

/* This internal API is used to limit the max value of a parameter */
static int8_t boundary_check(uint8_t *value, uint8_t max,
		struct bme68x_dev *dev)
{
 800348a:	b580      	push	{r7, lr}
 800348c:	b086      	sub	sp, #24
 800348e:	af00      	add	r7, sp, #0
 8003490:	60f8      	str	r0, [r7, #12]
 8003492:	460b      	mov	r3, r1
 8003494:	607a      	str	r2, [r7, #4]
 8003496:	72fb      	strb	r3, [r7, #11]
	int8_t rslt;

	rslt = null_ptr_check(dev);
 8003498:	6878      	ldr	r0, [r7, #4]
 800349a:	f000 f823 	bl	80034e4 <null_ptr_check>
 800349e:	4603      	mov	r3, r0
 80034a0:	75fb      	strb	r3, [r7, #23]
	if ((value != NULL) && (rslt == BME68X_OK)) {
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d015      	beq.n	80034d4 <boundary_check+0x4a>
 80034a8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d111      	bne.n	80034d4 <boundary_check+0x4a>
		/* Check if value is above maximum value */
		if (*value > max) {
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	781b      	ldrb	r3, [r3, #0]
 80034b4:	7afa      	ldrb	r2, [r7, #11]
 80034b6:	429a      	cmp	r2, r3
 80034b8:	d20e      	bcs.n	80034d8 <boundary_check+0x4e>
			/* Auto correct the invalid value to maximum value */
			*value = max;
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	7afa      	ldrb	r2, [r7, #11]
 80034be:	701a      	strb	r2, [r3, #0]
			dev->info_msg |= BME68X_I_PARAM_CORR;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 80034c6:	f043 0301 	orr.w	r3, r3, #1
 80034ca:	b2da      	uxtb	r2, r3
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
		if (*value > max) {
 80034d2:	e001      	b.n	80034d8 <boundary_check+0x4e>
		}
	} else {
		rslt = BME68X_E_NULL_PTR;
 80034d4:	23ff      	movs	r3, #255	@ 0xff
 80034d6:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 80034d8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80034dc:	4618      	mov	r0, r3
 80034de:	3718      	adds	r7, #24
 80034e0:	46bd      	mov	sp, r7
 80034e2:	bd80      	pop	{r7, pc}

080034e4 <null_ptr_check>:

/* This internal API is used to check the bme68x_dev for null pointers */
static int8_t null_ptr_check(const struct bme68x_dev *dev)
{
 80034e4:	b480      	push	{r7}
 80034e6:	b085      	sub	sp, #20
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	6078      	str	r0, [r7, #4]
	int8_t rslt = BME68X_OK;
 80034ec:	2300      	movs	r3, #0
 80034ee:	73fb      	strb	r3, [r7, #15]

	if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d00b      	beq.n	800350e <null_ptr_check+0x2a>
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d007      	beq.n	800350e <null_ptr_check+0x2a>
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003502:	2b00      	cmp	r3, #0
 8003504:	d003      	beq.n	800350e <null_ptr_check+0x2a>
			|| (dev->delay_us == NULL)) {
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800350a:	2b00      	cmp	r3, #0
 800350c:	d101      	bne.n	8003512 <null_ptr_check+0x2e>
		/* Device structure pointer is not valid */
		rslt = BME68X_E_NULL_PTR;
 800350e:	23ff      	movs	r3, #255	@ 0xff
 8003510:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 8003512:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003516:	4618      	mov	r0, r3
 8003518:	3714      	adds	r7, #20
 800351a:	46bd      	mov	sp, r7
 800351c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003520:	4770      	bx	lr
	...

08003524 <set_conf>:

/* This internal API is used to set heater configurations */
static int8_t set_conf(const struct bme68x_heatr_conf *conf, uint8_t op_mode,
		uint8_t *nb_conv, struct bme68x_dev *dev)
{
 8003524:	b590      	push	{r4, r7, lr}
 8003526:	b093      	sub	sp, #76	@ 0x4c
 8003528:	af00      	add	r7, sp, #0
 800352a:	60f8      	str	r0, [r7, #12]
 800352c:	607a      	str	r2, [r7, #4]
 800352e:	603b      	str	r3, [r7, #0]
 8003530:	460b      	mov	r3, r1
 8003532:	72fb      	strb	r3, [r7, #11]
	int8_t rslt = BME68X_OK;
 8003534:	2300      	movs	r3, #0
 8003536:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	uint8_t i;
	uint8_t shared_dur;
	uint8_t write_len = 0;
 800353a:	2300      	movs	r3, #0
 800353c:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
	uint8_t heater_dur_shared_addr = BME68X_REG_SHD_HEATR_DUR;
 8003540:	236e      	movs	r3, #110	@ 0x6e
 8003542:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
	uint8_t rh_reg_addr[10] = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 };
 8003546:	4aa1      	ldr	r2, [pc, #644]	@ (80037cc <set_conf+0x2a8>)
 8003548:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800354c:	ca07      	ldmia	r2, {r0, r1, r2}
 800354e:	c303      	stmia	r3!, {r0, r1}
 8003550:	801a      	strh	r2, [r3, #0]
	uint8_t rh_reg_data[10] = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 };
 8003552:	4a9e      	ldr	r2, [pc, #632]	@ (80037cc <set_conf+0x2a8>)
 8003554:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003558:	ca07      	ldmia	r2, {r0, r1, r2}
 800355a:	c303      	stmia	r3!, {r0, r1}
 800355c:	801a      	strh	r2, [r3, #0]
	uint8_t gw_reg_addr[10] = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 };
 800355e:	4a9b      	ldr	r2, [pc, #620]	@ (80037cc <set_conf+0x2a8>)
 8003560:	f107 0320 	add.w	r3, r7, #32
 8003564:	ca07      	ldmia	r2, {r0, r1, r2}
 8003566:	c303      	stmia	r3!, {r0, r1}
 8003568:	801a      	strh	r2, [r3, #0]
	uint8_t gw_reg_data[10] = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 };
 800356a:	4a98      	ldr	r2, [pc, #608]	@ (80037cc <set_conf+0x2a8>)
 800356c:	f107 0314 	add.w	r3, r7, #20
 8003570:	ca07      	ldmia	r2, {r0, r1, r2}
 8003572:	c303      	stmia	r3!, {r0, r1}
 8003574:	801a      	strh	r2, [r3, #0]

	switch (op_mode) {
 8003576:	7afb      	ldrb	r3, [r7, #11]
 8003578:	2b03      	cmp	r3, #3
 800357a:	d024      	beq.n	80035c6 <set_conf+0xa2>
 800357c:	2b03      	cmp	r3, #3
 800357e:	f300 80f9 	bgt.w	8003774 <set_conf+0x250>
 8003582:	2b01      	cmp	r3, #1
 8003584:	d002      	beq.n	800358c <set_conf+0x68>
 8003586:	2b02      	cmp	r3, #2
 8003588:	d07c      	beq.n	8003684 <set_conf+0x160>
 800358a:	e0f3      	b.n	8003774 <set_conf+0x250>
	case BME68X_FORCED_MODE:
		rh_reg_addr[0] = BME68X_REG_RES_HEAT0;
 800358c:	235a      	movs	r3, #90	@ 0x5a
 800358e:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
		rh_reg_data[0] = calc_res_heat(conf->heatr_temp, dev);
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	885b      	ldrh	r3, [r3, #2]
 8003596:	6839      	ldr	r1, [r7, #0]
 8003598:	4618      	mov	r0, r3
 800359a:	f7ff fa9d 	bl	8002ad8 <calc_res_heat>
 800359e:	4603      	mov	r3, r0
 80035a0:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
		gw_reg_addr[0] = BME68X_REG_GAS_WAIT0;
 80035a4:	2364      	movs	r3, #100	@ 0x64
 80035a6:	f887 3020 	strb.w	r3, [r7, #32]
		gw_reg_data[0] = calc_gas_wait(conf->heatr_dur);
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	889b      	ldrh	r3, [r3, #4]
 80035ae:	4618      	mov	r0, r3
 80035b0:	f7ff fb42 	bl	8002c38 <calc_gas_wait>
 80035b4:	4603      	mov	r3, r0
 80035b6:	753b      	strb	r3, [r7, #20]
		(*nb_conv) = 0;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	2200      	movs	r2, #0
 80035bc:	701a      	strb	r2, [r3, #0]
		write_len = 1;
 80035be:	2301      	movs	r3, #1
 80035c0:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
		break;
 80035c4:	e0db      	b.n	800377e <set_conf+0x25a>
	case BME68X_SEQUENTIAL_MODE:
		if ((!conf->heatr_dur_prof) || (!conf->heatr_temp_prof)) {
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	68db      	ldr	r3, [r3, #12]
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d003      	beq.n	80035d6 <set_conf+0xb2>
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	689b      	ldr	r3, [r3, #8]
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d103      	bne.n	80035de <set_conf+0xba>
			rslt = BME68X_E_NULL_PTR;
 80035d6:	23ff      	movs	r3, #255	@ 0xff
 80035d8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
			break;
 80035dc:	e0cf      	b.n	800377e <set_conf+0x25a>
		}

		for (i = 0; i < conf->profile_len; i++) {
 80035de:	2300      	movs	r3, #0
 80035e0:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 80035e4:	e03f      	b.n	8003666 <set_conf+0x142>
			rh_reg_addr[i] = BME68X_REG_RES_HEAT0 + i;
 80035e6:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80035ea:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 80035ee:	325a      	adds	r2, #90	@ 0x5a
 80035f0:	b2d2      	uxtb	r2, r2
 80035f2:	3348      	adds	r3, #72	@ 0x48
 80035f4:	443b      	add	r3, r7
 80035f6:	f803 2c10 	strb.w	r2, [r3, #-16]
			rh_reg_data[i] = calc_res_heat(conf->heatr_temp_prof[i], dev);
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	689a      	ldr	r2, [r3, #8]
 80035fe:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8003602:	005b      	lsls	r3, r3, #1
 8003604:	4413      	add	r3, r2
 8003606:	881b      	ldrh	r3, [r3, #0]
 8003608:	f897 4046 	ldrb.w	r4, [r7, #70]	@ 0x46
 800360c:	6839      	ldr	r1, [r7, #0]
 800360e:	4618      	mov	r0, r3
 8003610:	f7ff fa62 	bl	8002ad8 <calc_res_heat>
 8003614:	4603      	mov	r3, r0
 8003616:	461a      	mov	r2, r3
 8003618:	f104 0348 	add.w	r3, r4, #72	@ 0x48
 800361c:	443b      	add	r3, r7
 800361e:	f803 2c1c 	strb.w	r2, [r3, #-28]
			gw_reg_addr[i] = BME68X_REG_GAS_WAIT0 + i;
 8003622:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8003626:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 800362a:	3264      	adds	r2, #100	@ 0x64
 800362c:	b2d2      	uxtb	r2, r2
 800362e:	3348      	adds	r3, #72	@ 0x48
 8003630:	443b      	add	r3, r7
 8003632:	f803 2c28 	strb.w	r2, [r3, #-40]
			gw_reg_data[i] = calc_gas_wait(conf->heatr_dur_prof[i]);
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	68da      	ldr	r2, [r3, #12]
 800363a:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800363e:	005b      	lsls	r3, r3, #1
 8003640:	4413      	add	r3, r2
 8003642:	881b      	ldrh	r3, [r3, #0]
 8003644:	f897 4046 	ldrb.w	r4, [r7, #70]	@ 0x46
 8003648:	4618      	mov	r0, r3
 800364a:	f7ff faf5 	bl	8002c38 <calc_gas_wait>
 800364e:	4603      	mov	r3, r0
 8003650:	461a      	mov	r2, r3
 8003652:	f104 0348 	add.w	r3, r4, #72	@ 0x48
 8003656:	443b      	add	r3, r7
 8003658:	f803 2c34 	strb.w	r2, [r3, #-52]
		for (i = 0; i < conf->profile_len; i++) {
 800365c:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8003660:	3301      	adds	r3, #1
 8003662:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	7c1b      	ldrb	r3, [r3, #16]
 800366a:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 800366e:	429a      	cmp	r2, r3
 8003670:	d3b9      	bcc.n	80035e6 <set_conf+0xc2>
		}

		(*nb_conv) = conf->profile_len;
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	7c1a      	ldrb	r2, [r3, #16]
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	701a      	strb	r2, [r3, #0]
		write_len = conf->profile_len;
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	7c1b      	ldrb	r3, [r3, #16]
 800367e:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
		break;
 8003682:	e07c      	b.n	800377e <set_conf+0x25a>
	case BME68X_PARALLEL_MODE:
		if ((!conf->heatr_dur_prof) || (!conf->heatr_temp_prof)) {
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	68db      	ldr	r3, [r3, #12]
 8003688:	2b00      	cmp	r3, #0
 800368a:	d003      	beq.n	8003694 <set_conf+0x170>
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	689b      	ldr	r3, [r3, #8]
 8003690:	2b00      	cmp	r3, #0
 8003692:	d103      	bne.n	800369c <set_conf+0x178>
			rslt = BME68X_E_NULL_PTR;
 8003694:	23ff      	movs	r3, #255	@ 0xff
 8003696:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
			break;
 800369a:	e070      	b.n	800377e <set_conf+0x25a>
		}

		if (conf->shared_heatr_dur == 0) {
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	8a5b      	ldrh	r3, [r3, #18]
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d102      	bne.n	80036aa <set_conf+0x186>
			rslt = BME68X_W_DEFINE_SHD_HEATR_DUR;
 80036a4:	2303      	movs	r3, #3
 80036a6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
		}

		for (i = 0; i < conf->profile_len; i++) {
 80036aa:	2300      	movs	r3, #0
 80036ac:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 80036b0:	e03a      	b.n	8003728 <set_conf+0x204>
			rh_reg_addr[i] = BME68X_REG_RES_HEAT0 + i;
 80036b2:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80036b6:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 80036ba:	325a      	adds	r2, #90	@ 0x5a
 80036bc:	b2d2      	uxtb	r2, r2
 80036be:	3348      	adds	r3, #72	@ 0x48
 80036c0:	443b      	add	r3, r7
 80036c2:	f803 2c10 	strb.w	r2, [r3, #-16]
			rh_reg_data[i] = calc_res_heat(conf->heatr_temp_prof[i], dev);
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	689a      	ldr	r2, [r3, #8]
 80036ca:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80036ce:	005b      	lsls	r3, r3, #1
 80036d0:	4413      	add	r3, r2
 80036d2:	881b      	ldrh	r3, [r3, #0]
 80036d4:	f897 4046 	ldrb.w	r4, [r7, #70]	@ 0x46
 80036d8:	6839      	ldr	r1, [r7, #0]
 80036da:	4618      	mov	r0, r3
 80036dc:	f7ff f9fc 	bl	8002ad8 <calc_res_heat>
 80036e0:	4603      	mov	r3, r0
 80036e2:	461a      	mov	r2, r3
 80036e4:	f104 0348 	add.w	r3, r4, #72	@ 0x48
 80036e8:	443b      	add	r3, r7
 80036ea:	f803 2c1c 	strb.w	r2, [r3, #-28]
			gw_reg_addr[i] = BME68X_REG_GAS_WAIT0 + i;
 80036ee:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80036f2:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 80036f6:	3264      	adds	r2, #100	@ 0x64
 80036f8:	b2d2      	uxtb	r2, r2
 80036fa:	3348      	adds	r3, #72	@ 0x48
 80036fc:	443b      	add	r3, r7
 80036fe:	f803 2c28 	strb.w	r2, [r3, #-40]
			gw_reg_data[i] = (uint8_t) conf->heatr_dur_prof[i];
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	68da      	ldr	r2, [r3, #12]
 8003706:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800370a:	005b      	lsls	r3, r3, #1
 800370c:	4413      	add	r3, r2
 800370e:	881a      	ldrh	r2, [r3, #0]
 8003710:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8003714:	b2d2      	uxtb	r2, r2
 8003716:	3348      	adds	r3, #72	@ 0x48
 8003718:	443b      	add	r3, r7
 800371a:	f803 2c34 	strb.w	r2, [r3, #-52]
		for (i = 0; i < conf->profile_len; i++) {
 800371e:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8003722:	3301      	adds	r3, #1
 8003724:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	7c1b      	ldrb	r3, [r3, #16]
 800372c:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 8003730:	429a      	cmp	r2, r3
 8003732:	d3be      	bcc.n	80036b2 <set_conf+0x18e>
		}

		(*nb_conv) = conf->profile_len;
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	7c1a      	ldrb	r2, [r3, #16]
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	701a      	strb	r2, [r3, #0]
		write_len = conf->profile_len;
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	7c1b      	ldrb	r3, [r3, #16]
 8003740:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
		shared_dur = calc_heatr_dur_shared(conf->shared_heatr_dur);
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	8a5b      	ldrh	r3, [r3, #18]
 8003748:	4618      	mov	r0, r3
 800374a:	f000 f841 	bl	80037d0 <calc_heatr_dur_shared>
 800374e:	4603      	mov	r3, r0
 8003750:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
		if (rslt == BME68X_OK) {
 8003754:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 8003758:	2b00      	cmp	r3, #0
 800375a:	d10f      	bne.n	800377c <set_conf+0x258>
			rslt = bme68x_set_regs(&heater_dur_shared_addr, &shared_dur, 1,
 800375c:	f107 0144 	add.w	r1, r7, #68	@ 0x44
 8003760:	f107 0043 	add.w	r0, r7, #67	@ 0x43
 8003764:	683b      	ldr	r3, [r7, #0]
 8003766:	2201      	movs	r2, #1
 8003768:	f7fe f9ae 	bl	8001ac8 <bme68x_set_regs>
 800376c:	4603      	mov	r3, r0
 800376e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
					dev);
		}

		break;
 8003772:	e003      	b.n	800377c <set_conf+0x258>
	default:
		rslt = BME68X_W_DEFINE_OP_MODE;
 8003774:	2301      	movs	r3, #1
 8003776:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800377a:	e000      	b.n	800377e <set_conf+0x25a>
		break;
 800377c:	bf00      	nop
	}

	if (rslt == BME68X_OK) {
 800377e:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 8003782:	2b00      	cmp	r3, #0
 8003784:	d10b      	bne.n	800379e <set_conf+0x27a>
		rslt = bme68x_set_regs(rh_reg_addr, rh_reg_data, write_len, dev);
 8003786:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800378a:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 800378e:	f107 0038 	add.w	r0, r7, #56	@ 0x38
 8003792:	683b      	ldr	r3, [r7, #0]
 8003794:	f7fe f998 	bl	8001ac8 <bme68x_set_regs>
 8003798:	4603      	mov	r3, r0
 800379a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	}

	if (rslt == BME68X_OK) {
 800379e:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d10b      	bne.n	80037be <set_conf+0x29a>
		rslt = bme68x_set_regs(gw_reg_addr, gw_reg_data, write_len, dev);
 80037a6:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80037aa:	f107 0114 	add.w	r1, r7, #20
 80037ae:	f107 0020 	add.w	r0, r7, #32
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	f7fe f988 	bl	8001ac8 <bme68x_set_regs>
 80037b8:	4603      	mov	r3, r0
 80037ba:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	}

	return rslt;
 80037be:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
}
 80037c2:	4618      	mov	r0, r3
 80037c4:	374c      	adds	r7, #76	@ 0x4c
 80037c6:	46bd      	mov	sp, r7
 80037c8:	bd90      	pop	{r4, r7, pc}
 80037ca:	bf00      	nop
 80037cc:	0800fa70 	.word	0x0800fa70

080037d0 <calc_heatr_dur_shared>:

/* This internal API is used to calculate the register value for
 * shared heater duration */
static uint8_t calc_heatr_dur_shared(uint16_t dur)
{
 80037d0:	b480      	push	{r7}
 80037d2:	b085      	sub	sp, #20
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	4603      	mov	r3, r0
 80037d8:	80fb      	strh	r3, [r7, #6]
	uint8_t factor = 0;
 80037da:	2300      	movs	r3, #0
 80037dc:	73fb      	strb	r3, [r7, #15]
	uint8_t heatdurval;

	if (dur >= 0x783) {
 80037de:	88fb      	ldrh	r3, [r7, #6]
 80037e0:	f240 7282 	movw	r2, #1922	@ 0x782
 80037e4:	4293      	cmp	r3, r2
 80037e6:	d902      	bls.n	80037ee <calc_heatr_dur_shared+0x1e>
		heatdurval = 0xff; /* Max duration */
 80037e8:	23ff      	movs	r3, #255	@ 0xff
 80037ea:	73bb      	strb	r3, [r7, #14]
 80037ec:	e01d      	b.n	800382a <calc_heatr_dur_shared+0x5a>
	} else {
		/* Step size of 0.477ms */
		dur = (uint16_t) (((uint32_t) dur * 1000) / 477);
 80037ee:	88fb      	ldrh	r3, [r7, #6]
 80037f0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80037f4:	fb03 f202 	mul.w	r2, r3, r2
 80037f8:	4b0f      	ldr	r3, [pc, #60]	@ (8003838 <calc_heatr_dur_shared+0x68>)
 80037fa:	fba3 1302 	umull	r1, r3, r3, r2
 80037fe:	1ad2      	subs	r2, r2, r3
 8003800:	0852      	lsrs	r2, r2, #1
 8003802:	4413      	add	r3, r2
 8003804:	0a1b      	lsrs	r3, r3, #8
 8003806:	80fb      	strh	r3, [r7, #6]
		while (dur > 0x3F) {
 8003808:	e005      	b.n	8003816 <calc_heatr_dur_shared+0x46>
			dur = dur >> 2;
 800380a:	88fb      	ldrh	r3, [r7, #6]
 800380c:	089b      	lsrs	r3, r3, #2
 800380e:	80fb      	strh	r3, [r7, #6]
			factor += 1;
 8003810:	7bfb      	ldrb	r3, [r7, #15]
 8003812:	3301      	adds	r3, #1
 8003814:	73fb      	strb	r3, [r7, #15]
		while (dur > 0x3F) {
 8003816:	88fb      	ldrh	r3, [r7, #6]
 8003818:	2b3f      	cmp	r3, #63	@ 0x3f
 800381a:	d8f6      	bhi.n	800380a <calc_heatr_dur_shared+0x3a>
		}

		heatdurval = (uint8_t) (dur + (factor * 64));
 800381c:	88fb      	ldrh	r3, [r7, #6]
 800381e:	b2da      	uxtb	r2, r3
 8003820:	7bfb      	ldrb	r3, [r7, #15]
 8003822:	019b      	lsls	r3, r3, #6
 8003824:	b2db      	uxtb	r3, r3
 8003826:	4413      	add	r3, r2
 8003828:	73bb      	strb	r3, [r7, #14]
	}

	return heatdurval;
 800382a:	7bbb      	ldrb	r3, [r7, #14]
}
 800382c:	4618      	mov	r0, r3
 800382e:	3714      	adds	r7, #20
 8003830:	46bd      	mov	sp, r7
 8003832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003836:	4770      	bx	lr
 8003838:	12c8b89f 	.word	0x12c8b89f

0800383c <sort_sensor_data>:

/* This internal API is used sort the sensor data */
static void sort_sensor_data(uint8_t low_index, uint8_t high_index,
		struct bme68x_data *field[])
{
 800383c:	b580      	push	{r7, lr}
 800383e:	b084      	sub	sp, #16
 8003840:	af00      	add	r7, sp, #0
 8003842:	4603      	mov	r3, r0
 8003844:	603a      	str	r2, [r7, #0]
 8003846:	71fb      	strb	r3, [r7, #7]
 8003848:	460b      	mov	r3, r1
 800384a:	71bb      	strb	r3, [r7, #6]
	int16_t meas_index1;
	int16_t meas_index2;

	meas_index1 = (int16_t) field[low_index]->meas_index;
 800384c:	79fb      	ldrb	r3, [r7, #7]
 800384e:	009b      	lsls	r3, r3, #2
 8003850:	683a      	ldr	r2, [r7, #0]
 8003852:	4413      	add	r3, r2
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	789b      	ldrb	r3, [r3, #2]
 8003858:	81fb      	strh	r3, [r7, #14]
	meas_index2 = (int16_t) field[high_index]->meas_index;
 800385a:	79bb      	ldrb	r3, [r7, #6]
 800385c:	009b      	lsls	r3, r3, #2
 800385e:	683a      	ldr	r2, [r7, #0]
 8003860:	4413      	add	r3, r2
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	789b      	ldrb	r3, [r3, #2]
 8003866:	81bb      	strh	r3, [r7, #12]
	if ((field[low_index]->status & BME68X_NEW_DATA_MSK)
 8003868:	79fb      	ldrb	r3, [r7, #7]
 800386a:	009b      	lsls	r3, r3, #2
 800386c:	683a      	ldr	r2, [r7, #0]
 800386e:	4413      	add	r3, r2
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	781b      	ldrb	r3, [r3, #0]
 8003874:	b25b      	sxtb	r3, r3
 8003876:	2b00      	cmp	r3, #0
 8003878:	da21      	bge.n	80038be <sort_sensor_data+0x82>
			&& (field[high_index]->status & BME68X_NEW_DATA_MSK)) {
 800387a:	79bb      	ldrb	r3, [r7, #6]
 800387c:	009b      	lsls	r3, r3, #2
 800387e:	683a      	ldr	r2, [r7, #0]
 8003880:	4413      	add	r3, r2
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	781b      	ldrb	r3, [r3, #0]
 8003886:	b25b      	sxtb	r3, r3
 8003888:	2b00      	cmp	r3, #0
 800388a:	da18      	bge.n	80038be <sort_sensor_data+0x82>
		int16_t diff = meas_index2 - meas_index1;
 800388c:	89ba      	ldrh	r2, [r7, #12]
 800388e:	89fb      	ldrh	r3, [r7, #14]
 8003890:	1ad3      	subs	r3, r2, r3
 8003892:	b29b      	uxth	r3, r3
 8003894:	817b      	strh	r3, [r7, #10]
		if (((diff > -3) && (diff < 0)) || (diff > 2)) {
 8003896:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800389a:	f113 0f02 	cmn.w	r3, #2
 800389e:	db03      	blt.n	80038a8 <sort_sensor_data+0x6c>
 80038a0:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	db03      	blt.n	80038b0 <sort_sensor_data+0x74>
 80038a8:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80038ac:	2b02      	cmp	r3, #2
 80038ae:	dd16      	ble.n	80038de <sort_sensor_data+0xa2>
			swap_fields(low_index, high_index, field);
 80038b0:	79b9      	ldrb	r1, [r7, #6]
 80038b2:	79fb      	ldrb	r3, [r7, #7]
 80038b4:	683a      	ldr	r2, [r7, #0]
 80038b6:	4618      	mov	r0, r3
 80038b8:	f000 f816 	bl	80038e8 <swap_fields>
			&& (field[high_index]->status & BME68X_NEW_DATA_MSK)) {
 80038bc:	e00f      	b.n	80038de <sort_sensor_data+0xa2>
		}
	} else if (field[high_index]->status & BME68X_NEW_DATA_MSK) {
 80038be:	79bb      	ldrb	r3, [r7, #6]
 80038c0:	009b      	lsls	r3, r3, #2
 80038c2:	683a      	ldr	r2, [r7, #0]
 80038c4:	4413      	add	r3, r2
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	781b      	ldrb	r3, [r3, #0]
 80038ca:	b25b      	sxtb	r3, r3
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	da07      	bge.n	80038e0 <sort_sensor_data+0xa4>
		swap_fields(low_index, high_index, field);
 80038d0:	79b9      	ldrb	r1, [r7, #6]
 80038d2:	79fb      	ldrb	r3, [r7, #7]
 80038d4:	683a      	ldr	r2, [r7, #0]
 80038d6:	4618      	mov	r0, r3
 80038d8:	f000 f806 	bl	80038e8 <swap_fields>
	 *         - diff > 2, case 4.
	 *
	 *     Here the limits of -3 and 2 derive from the fact that there are 3 fields.
	 *     These values decrease or increase respectively if the number of fields increases.
	 */
}
 80038dc:	e000      	b.n	80038e0 <sort_sensor_data+0xa4>
			&& (field[high_index]->status & BME68X_NEW_DATA_MSK)) {
 80038de:	bf00      	nop
}
 80038e0:	bf00      	nop
 80038e2:	3710      	adds	r7, #16
 80038e4:	46bd      	mov	sp, r7
 80038e6:	bd80      	pop	{r7, pc}

080038e8 <swap_fields>:

/* This internal API is used sort the sensor data */
static void swap_fields(uint8_t index1, uint8_t index2,
		struct bme68x_data *field[])
{
 80038e8:	b480      	push	{r7}
 80038ea:	b085      	sub	sp, #20
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	4603      	mov	r3, r0
 80038f0:	603a      	str	r2, [r7, #0]
 80038f2:	71fb      	strb	r3, [r7, #7]
 80038f4:	460b      	mov	r3, r1
 80038f6:	71bb      	strb	r3, [r7, #6]
	struct bme68x_data *temp;

	temp = field[index1];
 80038f8:	79fb      	ldrb	r3, [r7, #7]
 80038fa:	009b      	lsls	r3, r3, #2
 80038fc:	683a      	ldr	r2, [r7, #0]
 80038fe:	4413      	add	r3, r2
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	60fb      	str	r3, [r7, #12]
	field[index1] = field[index2];
 8003904:	79bb      	ldrb	r3, [r7, #6]
 8003906:	009b      	lsls	r3, r3, #2
 8003908:	683a      	ldr	r2, [r7, #0]
 800390a:	441a      	add	r2, r3
 800390c:	79fb      	ldrb	r3, [r7, #7]
 800390e:	009b      	lsls	r3, r3, #2
 8003910:	6839      	ldr	r1, [r7, #0]
 8003912:	440b      	add	r3, r1
 8003914:	6812      	ldr	r2, [r2, #0]
 8003916:	601a      	str	r2, [r3, #0]
	field[index2] = temp;
 8003918:	79bb      	ldrb	r3, [r7, #6]
 800391a:	009b      	lsls	r3, r3, #2
 800391c:	683a      	ldr	r2, [r7, #0]
 800391e:	4413      	add	r3, r2
 8003920:	68fa      	ldr	r2, [r7, #12]
 8003922:	601a      	str	r2, [r3, #0]
}
 8003924:	bf00      	nop
 8003926:	3714      	adds	r7, #20
 8003928:	46bd      	mov	sp, r7
 800392a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392e:	4770      	bx	lr

08003930 <get_calib_data>:
	return rslt;
}

/* This internal API is used to read the calibration coefficients */
static int8_t get_calib_data(struct bme68x_dev *dev)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	b08e      	sub	sp, #56	@ 0x38
 8003934:	af00      	add	r7, sp, #0
 8003936:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint8_t coeff_array[BME68X_LEN_COEFF_ALL];

	rslt = bme68x_get_regs(BME68X_REG_COEFF1, coeff_array, BME68X_LEN_COEFF1,
 8003938:	f107 010c 	add.w	r1, r7, #12
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2217      	movs	r2, #23
 8003940:	208a      	movs	r0, #138	@ 0x8a
 8003942:	f7fe f951 	bl	8001be8 <bme68x_get_regs>
 8003946:	4603      	mov	r3, r0
 8003948:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
			dev);
	if (rslt == BME68X_OK) {
 800394c:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8003950:	2b00      	cmp	r3, #0
 8003952:	d10b      	bne.n	800396c <get_calib_data+0x3c>
		rslt = bme68x_get_regs(BME68X_REG_COEFF2,
 8003954:	f107 030c 	add.w	r3, r7, #12
 8003958:	f103 0117 	add.w	r1, r3, #23
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	220e      	movs	r2, #14
 8003960:	20e1      	movs	r0, #225	@ 0xe1
 8003962:	f7fe f941 	bl	8001be8 <bme68x_get_regs>
 8003966:	4603      	mov	r3, r0
 8003968:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
				&coeff_array[BME68X_LEN_COEFF1], BME68X_LEN_COEFF2, dev);
	}

	if (rslt == BME68X_OK) {
 800396c:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8003970:	2b00      	cmp	r3, #0
 8003972:	d10b      	bne.n	800398c <get_calib_data+0x5c>
		rslt = bme68x_get_regs(BME68X_REG_COEFF3,
 8003974:	f107 030c 	add.w	r3, r7, #12
 8003978:	f103 0125 	add.w	r1, r3, #37	@ 0x25
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	2205      	movs	r2, #5
 8003980:	2000      	movs	r0, #0
 8003982:	f7fe f931 	bl	8001be8 <bme68x_get_regs>
 8003986:	4603      	mov	r3, r0
 8003988:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
				&coeff_array[BME68X_LEN_COEFF1 + BME68X_LEN_COEFF2],
				BME68X_LEN_COEFF3, dev);
	}

	if (rslt == BME68X_OK) {
 800398c:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8003990:	2b00      	cmp	r3, #0
 8003992:	f040 80cb 	bne.w	8003b2c <get_calib_data+0x1fc>
		/* Temperature related coefficients */
		dev->calib.par_t1 =
				(uint16_t) (BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_T1_MSB],
 8003996:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800399a:	021b      	lsls	r3, r3, #8
 800399c:	b21a      	sxth	r2, r3
 800399e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80039a2:	b21b      	sxth	r3, r3
 80039a4:	4313      	orrs	r3, r2
 80039a6:	b21b      	sxth	r3, r3
 80039a8:	b29a      	uxth	r2, r3
		dev->calib.par_t1 =
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	83da      	strh	r2, [r3, #30]
						coeff_array[BME68X_IDX_T1_LSB]));
		dev->calib.par_t2 =
				(int16_t) (BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_T2_MSB],
 80039ae:	7b7b      	ldrb	r3, [r7, #13]
 80039b0:	021b      	lsls	r3, r3, #8
 80039b2:	b21a      	sxth	r2, r3
 80039b4:	7b3b      	ldrb	r3, [r7, #12]
 80039b6:	b21b      	sxth	r3, r3
 80039b8:	4313      	orrs	r3, r2
 80039ba:	b21a      	sxth	r2, r3
		dev->calib.par_t2 =
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	841a      	strh	r2, [r3, #32]
						coeff_array[BME68X_IDX_T2_LSB]));
		dev->calib.par_t3 = (int8_t) (coeff_array[BME68X_IDX_T3]);
 80039c0:	7bbb      	ldrb	r3, [r7, #14]
 80039c2:	b25a      	sxtb	r2, r3
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

		/* Pressure related coefficients */
		dev->calib.par_p1 =
				(uint16_t) (BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_P1_MSB],
 80039ca:	7c7b      	ldrb	r3, [r7, #17]
 80039cc:	021b      	lsls	r3, r3, #8
 80039ce:	b21a      	sxth	r2, r3
 80039d0:	7c3b      	ldrb	r3, [r7, #16]
 80039d2:	b21b      	sxth	r3, r3
 80039d4:	4313      	orrs	r3, r2
 80039d6:	b21b      	sxth	r3, r3
 80039d8:	b29a      	uxth	r2, r3
		dev->calib.par_p1 =
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	849a      	strh	r2, [r3, #36]	@ 0x24
						coeff_array[BME68X_IDX_P1_LSB]));
		dev->calib.par_p2 =
				(int16_t) (BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_P2_MSB],
 80039de:	7cfb      	ldrb	r3, [r7, #19]
 80039e0:	021b      	lsls	r3, r3, #8
 80039e2:	b21a      	sxth	r2, r3
 80039e4:	7cbb      	ldrb	r3, [r7, #18]
 80039e6:	b21b      	sxth	r3, r3
 80039e8:	4313      	orrs	r3, r2
 80039ea:	b21a      	sxth	r2, r3
		dev->calib.par_p2 =
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	84da      	strh	r2, [r3, #38]	@ 0x26
						coeff_array[BME68X_IDX_P2_LSB]));
		dev->calib.par_p3 = (int8_t) coeff_array[BME68X_IDX_P3];
 80039f0:	7d3b      	ldrb	r3, [r7, #20]
 80039f2:	b25a      	sxtb	r2, r3
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		dev->calib.par_p4 =
				(int16_t) (BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_P4_MSB],
 80039fa:	7dfb      	ldrb	r3, [r7, #23]
 80039fc:	021b      	lsls	r3, r3, #8
 80039fe:	b21a      	sxth	r2, r3
 8003a00:	7dbb      	ldrb	r3, [r7, #22]
 8003a02:	b21b      	sxth	r3, r3
 8003a04:	4313      	orrs	r3, r2
 8003a06:	b21a      	sxth	r2, r3
		dev->calib.par_p4 =
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	855a      	strh	r2, [r3, #42]	@ 0x2a
						coeff_array[BME68X_IDX_P4_LSB]));
		dev->calib.par_p5 =
				(int16_t) (BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_P5_MSB],
 8003a0c:	7e7b      	ldrb	r3, [r7, #25]
 8003a0e:	021b      	lsls	r3, r3, #8
 8003a10:	b21a      	sxth	r2, r3
 8003a12:	7e3b      	ldrb	r3, [r7, #24]
 8003a14:	b21b      	sxth	r3, r3
 8003a16:	4313      	orrs	r3, r2
 8003a18:	b21a      	sxth	r2, r3
		dev->calib.par_p5 =
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	859a      	strh	r2, [r3, #44]	@ 0x2c
						coeff_array[BME68X_IDX_P5_LSB]));
		dev->calib.par_p6 = (int8_t) (coeff_array[BME68X_IDX_P6]);
 8003a1e:	7efb      	ldrb	r3, [r7, #27]
 8003a20:	b25a      	sxtb	r2, r3
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
		dev->calib.par_p7 = (int8_t) (coeff_array[BME68X_IDX_P7]);
 8003a28:	7ebb      	ldrb	r3, [r7, #26]
 8003a2a:	b25a      	sxtb	r2, r3
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		dev->calib.par_p8 =
				(int16_t) (BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_P8_MSB],
 8003a32:	7ffb      	ldrb	r3, [r7, #31]
 8003a34:	021b      	lsls	r3, r3, #8
 8003a36:	b21a      	sxth	r2, r3
 8003a38:	7fbb      	ldrb	r3, [r7, #30]
 8003a3a:	b21b      	sxth	r3, r3
 8003a3c:	4313      	orrs	r3, r2
 8003a3e:	b21a      	sxth	r2, r3
		dev->calib.par_p8 =
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	861a      	strh	r2, [r3, #48]	@ 0x30
						coeff_array[BME68X_IDX_P8_LSB]));
		dev->calib.par_p9 =
				(int16_t) (BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_P9_MSB],
 8003a44:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8003a48:	021b      	lsls	r3, r3, #8
 8003a4a:	b21a      	sxth	r2, r3
 8003a4c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003a50:	b21b      	sxth	r3, r3
 8003a52:	4313      	orrs	r3, r2
 8003a54:	b21a      	sxth	r2, r3
		dev->calib.par_p9 =
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	865a      	strh	r2, [r3, #50]	@ 0x32
						coeff_array[BME68X_IDX_P9_LSB]));
		dev->calib.par_p10 = (uint8_t) (coeff_array[BME68X_IDX_P10]);
 8003a5a:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

		/* Humidity related coefficients */
		dev->calib.par_h1 =
				(uint16_t) (((uint16_t) coeff_array[BME68X_IDX_H1_MSB] << 4)
 8003a64:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003a68:	011b      	lsls	r3, r3, #4
						| (coeff_array[BME68X_IDX_H1_LSB]
 8003a6a:	b21a      	sxth	r2, r3
 8003a6c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8003a70:	b21b      	sxth	r3, r3
								& BME68X_BIT_H1_DATA_MSK));
 8003a72:	f003 030f 	and.w	r3, r3, #15
 8003a76:	b21b      	sxth	r3, r3
						| (coeff_array[BME68X_IDX_H1_LSB]
 8003a78:	4313      	orrs	r3, r2
 8003a7a:	b21b      	sxth	r3, r3
				(uint16_t) (((uint16_t) coeff_array[BME68X_IDX_H1_MSB] << 4)
 8003a7c:	b29a      	uxth	r2, r3
		dev->calib.par_h1 =
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	821a      	strh	r2, [r3, #16]
		dev->calib.par_h2 =
				(uint16_t) (((uint16_t) coeff_array[BME68X_IDX_H2_MSB] << 4)
 8003a82:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003a86:	011b      	lsls	r3, r3, #4
						| ((coeff_array[BME68X_IDX_H2_LSB]) >> 4));
 8003a88:	b21a      	sxth	r2, r3
 8003a8a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8003a8e:	091b      	lsrs	r3, r3, #4
 8003a90:	b2db      	uxtb	r3, r3
 8003a92:	b21b      	sxth	r3, r3
 8003a94:	4313      	orrs	r3, r2
 8003a96:	b21b      	sxth	r3, r3
				(uint16_t) (((uint16_t) coeff_array[BME68X_IDX_H2_MSB] << 4)
 8003a98:	b29a      	uxth	r2, r3
		dev->calib.par_h2 =
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	825a      	strh	r2, [r3, #18]
		dev->calib.par_h3 = (int8_t) coeff_array[BME68X_IDX_H3];
 8003a9e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8003aa2:	b25a      	sxtb	r2, r3
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	751a      	strb	r2, [r3, #20]
		dev->calib.par_h4 = (int8_t) coeff_array[BME68X_IDX_H4];
 8003aa8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003aac:	b25a      	sxtb	r2, r3
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	755a      	strb	r2, [r3, #21]
		dev->calib.par_h5 = (int8_t) coeff_array[BME68X_IDX_H5];
 8003ab2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8003ab6:	b25a      	sxtb	r2, r3
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	759a      	strb	r2, [r3, #22]
		dev->calib.par_h6 = (uint8_t) coeff_array[BME68X_IDX_H6];
 8003abc:	f897 2029 	ldrb.w	r2, [r7, #41]	@ 0x29
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	75da      	strb	r2, [r3, #23]
		dev->calib.par_h7 = (int8_t) coeff_array[BME68X_IDX_H7];
 8003ac4:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8003ac8:	b25a      	sxtb	r2, r3
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	761a      	strb	r2, [r3, #24]

		/* Gas heater related coefficients */
		dev->calib.par_gh1 = (int8_t) coeff_array[BME68X_IDX_GH1];
 8003ace:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003ad2:	b25a      	sxtb	r2, r3
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	765a      	strb	r2, [r3, #25]
		dev->calib.par_gh2 = (int16_t) (BME68X_CONCAT_BYTES(
 8003ad8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003adc:	021b      	lsls	r3, r3, #8
 8003ade:	b21a      	sxth	r2, r3
 8003ae0:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8003ae4:	b21b      	sxth	r3, r3
 8003ae6:	4313      	orrs	r3, r2
 8003ae8:	b21a      	sxth	r2, r3
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	835a      	strh	r2, [r3, #26]
				coeff_array[BME68X_IDX_GH2_MSB],
				coeff_array[BME68X_IDX_GH2_LSB]));
		dev->calib.par_gh3 = (int8_t) coeff_array[BME68X_IDX_GH3];
 8003aee:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8003af2:	b25a      	sxtb	r2, r3
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	771a      	strb	r2, [r3, #28]

		/* Other coefficients */
		dev->calib.res_heat_range = ((coeff_array[BME68X_IDX_RES_HEAT_RANGE]
 8003af8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
				& BME68X_RHRANGE_MSK) / 16);
 8003afc:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	da00      	bge.n	8003b06 <get_calib_data+0x1d6>
 8003b04:	330f      	adds	r3, #15
 8003b06:	111b      	asrs	r3, r3, #4
		dev->calib.res_heat_range = ((coeff_array[BME68X_IDX_RES_HEAT_RANGE]
 8003b08:	b2da      	uxtb	r2, r3
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
		dev->calib.res_heat_val = (int8_t) coeff_array[BME68X_IDX_RES_HEAT_VAL];
 8003b10:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 8003b14:	b25a      	sxtb	r2, r3
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
		dev->calib.range_sw_err =
				((int8_t) (coeff_array[BME68X_IDX_RANGE_SW_ERR]
 8003b1c:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8003b20:	b25b      	sxtb	r3, r3
		dev->calib.range_sw_err =
 8003b22:	111b      	asrs	r3, r3, #4
 8003b24:	b25a      	sxtb	r2, r3
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
						& BME68X_RSERROR_MSK)) / 16;
	}

	return rslt;
 8003b2c:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
}
 8003b30:	4618      	mov	r0, r3
 8003b32:	3738      	adds	r7, #56	@ 0x38
 8003b34:	46bd      	mov	sp, r7
 8003b36:	bd80      	pop	{r7, pc}

08003b38 <read_variant_id>:

/* This internal API is used to read variant ID information from the register */
static int8_t read_variant_id(struct bme68x_dev *dev)
{
 8003b38:	b580      	push	{r7, lr}
 8003b3a:	b084      	sub	sp, #16
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint8_t reg_data = 0;
 8003b40:	2300      	movs	r3, #0
 8003b42:	73bb      	strb	r3, [r7, #14]

	/* Read variant ID information register */
	rslt = bme68x_get_regs(BME68X_REG_VARIANT_ID, &reg_data, 1, dev);
 8003b44:	f107 010e 	add.w	r1, r7, #14
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	2201      	movs	r2, #1
 8003b4c:	20f0      	movs	r0, #240	@ 0xf0
 8003b4e:	f7fe f84b 	bl	8001be8 <bme68x_get_regs>
 8003b52:	4603      	mov	r3, r0
 8003b54:	73fb      	strb	r3, [r7, #15]

	if (rslt == BME68X_OK) {
 8003b56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d103      	bne.n	8003b66 <read_variant_id+0x2e>
		dev->variant_id = reg_data;
 8003b5e:	7bbb      	ldrb	r3, [r7, #14]
 8003b60:	461a      	mov	r2, r3
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	609a      	str	r2, [r3, #8]
	}

	return rslt;
 8003b66:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003b6a:	4618      	mov	r0, r3
 8003b6c:	3710      	adds	r7, #16
 8003b6e:	46bd      	mov	sp, r7
 8003b70:	bd80      	pop	{r7, pc}
	...

08003b74 <bme68x_start>:
float gas_lower_limit = 5000;   // Bad air quality limit
float gas_upper_limit = 50000;  // Good air quality limit

/* Complete init. function. */
int8_t bme68x_start(struct bme68x_data *dataPtr, I2C_HandleTypeDef *handler)
{
 8003b74:	b580      	push	{r7, lr}
 8003b76:	b082      	sub	sp, #8
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	6078      	str	r0, [r7, #4]
 8003b7c:	6039      	str	r1, [r7, #0]

	// I2C handler copy
	memcpy(&BME68x_I2C_Handler, handler, sizeof(*handler));
 8003b7e:	2254      	movs	r2, #84	@ 0x54
 8003b80:	6839      	ldr	r1, [r7, #0]
 8003b82:	481e      	ldr	r0, [pc, #120]	@ (8003bfc <bme68x_start+0x88>)
 8003b84:	f00b f8a1 	bl	800ecca <memcpy>

	// Init.
	bme68x_interface_init(&bme, BME68X_I2C_INTF);
 8003b88:	2101      	movs	r1, #1
 8003b8a:	481d      	ldr	r0, [pc, #116]	@ (8003c00 <bme68x_start+0x8c>)
 8003b8c:	f000 f8ea 	bl	8003d64 <bme68x_interface_init>
	bme68x_init(&bme);
 8003b90:	481b      	ldr	r0, [pc, #108]	@ (8003c00 <bme68x_start+0x8c>)
 8003b92:	f7fd ff65 	bl	8001a60 <bme68x_init>

	// Init. for data variable
	BME68x_DATA = dataPtr;
 8003b96:	4a1b      	ldr	r2, [pc, #108]	@ (8003c04 <bme68x_start+0x90>)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	6013      	str	r3, [r2, #0]

	// Configuration
	/* Check if rslt == BME68X_OK, report or handle if otherwise */
	conf.filter = BME68X_FILTER_SIZE_3;
 8003b9c:	4b1a      	ldr	r3, [pc, #104]	@ (8003c08 <bme68x_start+0x94>)
 8003b9e:	2202      	movs	r2, #2
 8003ba0:	70da      	strb	r2, [r3, #3]
	conf.odr = BME68X_ODR_NONE;
 8003ba2:	4b19      	ldr	r3, [pc, #100]	@ (8003c08 <bme68x_start+0x94>)
 8003ba4:	2208      	movs	r2, #8
 8003ba6:	711a      	strb	r2, [r3, #4]
	conf.os_hum = BME68X_OS_2X;
 8003ba8:	4b17      	ldr	r3, [pc, #92]	@ (8003c08 <bme68x_start+0x94>)
 8003baa:	2202      	movs	r2, #2
 8003bac:	701a      	strb	r2, [r3, #0]
	conf.os_pres = BME68X_OS_4X;
 8003bae:	4b16      	ldr	r3, [pc, #88]	@ (8003c08 <bme68x_start+0x94>)
 8003bb0:	2203      	movs	r2, #3
 8003bb2:	709a      	strb	r2, [r3, #2]
	conf.os_temp = BME68X_OS_8X;
 8003bb4:	4b14      	ldr	r3, [pc, #80]	@ (8003c08 <bme68x_start+0x94>)
 8003bb6:	2204      	movs	r2, #4
 8003bb8:	705a      	strb	r2, [r3, #1]
	bme68x_set_conf(&conf, &bme);
 8003bba:	4911      	ldr	r1, [pc, #68]	@ (8003c00 <bme68x_start+0x8c>)
 8003bbc:	4812      	ldr	r0, [pc, #72]	@ (8003c08 <bme68x_start+0x94>)
 8003bbe:	f7fe f89b 	bl	8001cf8 <bme68x_set_conf>

	// Heat conf.
	/* Check if rslt == BME68X_OK, report or handle if otherwise */
	heatr_conf.enable = BME68X_ENABLE;
 8003bc2:	4b12      	ldr	r3, [pc, #72]	@ (8003c0c <bme68x_start+0x98>)
 8003bc4:	2201      	movs	r2, #1
 8003bc6:	701a      	strb	r2, [r3, #0]
	heatr_conf.heatr_temp = 320;
 8003bc8:	4b10      	ldr	r3, [pc, #64]	@ (8003c0c <bme68x_start+0x98>)
 8003bca:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8003bce:	805a      	strh	r2, [r3, #2]
	heatr_conf.heatr_dur = 150;
 8003bd0:	4b0e      	ldr	r3, [pc, #56]	@ (8003c0c <bme68x_start+0x98>)
 8003bd2:	2296      	movs	r2, #150	@ 0x96
 8003bd4:	809a      	strh	r2, [r3, #4]
	rslt = bme68x_set_heatr_conf(BME68X_FORCED_MODE, &heatr_conf, &bme);
 8003bd6:	4a0a      	ldr	r2, [pc, #40]	@ (8003c00 <bme68x_start+0x8c>)
 8003bd8:	490c      	ldr	r1, [pc, #48]	@ (8003c0c <bme68x_start+0x98>)
 8003bda:	2001      	movs	r0, #1
 8003bdc:	f7fe fb84 	bl	80022e8 <bme68x_set_heatr_conf>
 8003be0:	4603      	mov	r3, r0
 8003be2:	461a      	mov	r2, r3
 8003be4:	4b0a      	ldr	r3, [pc, #40]	@ (8003c10 <bme68x_start+0x9c>)
 8003be6:	701a      	strb	r2, [r3, #0]

	// Gather gas reference for the IAQ calculation
	bme68x_GetGasReference();
 8003be8:	f000 f906 	bl	8003df8 <bme68x_GetGasReference>

	return rslt;
 8003bec:	4b08      	ldr	r3, [pc, #32]	@ (8003c10 <bme68x_start+0x9c>)
 8003bee:	f993 3000 	ldrsb.w	r3, [r3]
}
 8003bf2:	4618      	mov	r0, r3
 8003bf4:	3708      	adds	r7, #8
 8003bf6:	46bd      	mov	sp, r7
 8003bf8:	bd80      	pop	{r7, pc}
 8003bfa:	bf00      	nop
 8003bfc:	20000204 	.word	0x20000204
 8003c00:	20000258 	.word	0x20000258
 8003c04:	200002a8 	.word	0x200002a8
 8003c08:	200002b0 	.word	0x200002b0
 8003c0c:	200002b8 	.word	0x200002b8
 8003c10:	200002ac 	.word	0x200002ac

08003c14 <bme68x_single_measure>:

/* Force mode measurement. */
int8_t bme68x_single_measure(struct bme68x_data *dataPtr)
{
 8003c14:	b580      	push	{r7, lr}
 8003c16:	b082      	sub	sp, #8
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]

	bme68x_set_op_mode(BME68X_FORCED_MODE, &bme);
 8003c1c:	4916      	ldr	r1, [pc, #88]	@ (8003c78 <bme68x_single_measure+0x64>)
 8003c1e:	2001      	movs	r0, #1
 8003c20:	f7fe f96e 	bl	8001f00 <bme68x_set_op_mode>

	/* Calculate delay period in microseconds */
	del_period = bme68x_get_meas_dur(BME68X_FORCED_MODE, &conf, &bme)
 8003c24:	4a14      	ldr	r2, [pc, #80]	@ (8003c78 <bme68x_single_measure+0x64>)
 8003c26:	4915      	ldr	r1, [pc, #84]	@ (8003c7c <bme68x_single_measure+0x68>)
 8003c28:	2001      	movs	r0, #1
 8003c2a:	f7fe f9eb 	bl	8002004 <bme68x_get_meas_dur>
 8003c2e:	4603      	mov	r3, r0
			+ (heatr_conf.heatr_dur * 1000);
 8003c30:	4a13      	ldr	r2, [pc, #76]	@ (8003c80 <bme68x_single_measure+0x6c>)
 8003c32:	8892      	ldrh	r2, [r2, #4]
 8003c34:	4611      	mov	r1, r2
 8003c36:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003c3a:	fb01 f202 	mul.w	r2, r1, r2
 8003c3e:	4413      	add	r3, r2
	del_period = bme68x_get_meas_dur(BME68X_FORCED_MODE, &conf, &bme)
 8003c40:	4a10      	ldr	r2, [pc, #64]	@ (8003c84 <bme68x_single_measure+0x70>)
 8003c42:	6013      	str	r3, [r2, #0]
	// bme.delay_us(del_period, bme.intf_ptr);
	HAL_Delay(del_period / 1000);
 8003c44:	4b0f      	ldr	r3, [pc, #60]	@ (8003c84 <bme68x_single_measure+0x70>)
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	4a0f      	ldr	r2, [pc, #60]	@ (8003c88 <bme68x_single_measure+0x74>)
 8003c4a:	fba2 2303 	umull	r2, r3, r2, r3
 8003c4e:	099b      	lsrs	r3, r3, #6
 8003c50:	4618      	mov	r0, r3
 8003c52:	f005 fc47 	bl	80094e4 <HAL_Delay>

	/* Check if rslt == BME68X_OK, report or handle if otherwise */
	rslt = bme68x_get_data(BME68X_FORCED_MODE, dataPtr, &n_fields, &bme);
 8003c56:	4b08      	ldr	r3, [pc, #32]	@ (8003c78 <bme68x_single_measure+0x64>)
 8003c58:	4a0c      	ldr	r2, [pc, #48]	@ (8003c8c <bme68x_single_measure+0x78>)
 8003c5a:	6879      	ldr	r1, [r7, #4]
 8003c5c:	2001      	movs	r0, #1
 8003c5e:	f7fe fa45 	bl	80020ec <bme68x_get_data>
 8003c62:	4603      	mov	r3, r0
 8003c64:	461a      	mov	r2, r3
 8003c66:	4b0a      	ldr	r3, [pc, #40]	@ (8003c90 <bme68x_single_measure+0x7c>)
 8003c68:	701a      	strb	r2, [r3, #0]

	return rslt;
 8003c6a:	4b09      	ldr	r3, [pc, #36]	@ (8003c90 <bme68x_single_measure+0x7c>)
 8003c6c:	f993 3000 	ldrsb.w	r3, [r3]
}
 8003c70:	4618      	mov	r0, r3
 8003c72:	3708      	adds	r7, #8
 8003c74:	46bd      	mov	sp, r7
 8003c76:	bd80      	pop	{r7, pc}
 8003c78:	20000258 	.word	0x20000258
 8003c7c:	200002b0 	.word	0x200002b0
 8003c80:	200002b8 	.word	0x200002b8
 8003c84:	200002cc 	.word	0x200002cc
 8003c88:	10624dd3 	.word	0x10624dd3
 8003c8c:	200002d0 	.word	0x200002d0
 8003c90:	200002ac 	.word	0x200002ac

08003c94 <bme68x_i2c_write>:

/* Necessary functions. */
// I2C write function.
BME68X_INTF_RET_TYPE bme68x_i2c_write(uint8_t reg_addr, const uint8_t *reg_data,
		uint32_t len, void *intf_ptr)
{
 8003c94:	b580      	push	{r7, lr}
 8003c96:	b08a      	sub	sp, #40	@ 0x28
 8003c98:	af04      	add	r7, sp, #16
 8003c9a:	60b9      	str	r1, [r7, #8]
 8003c9c:	607a      	str	r2, [r7, #4]
 8003c9e:	603b      	str	r3, [r7, #0]
 8003ca0:	4603      	mov	r3, r0
 8003ca2:	73fb      	strb	r3, [r7, #15]
	uint8_t dev_addr = *(uint8_t*) intf_ptr;
 8003ca4:	683b      	ldr	r3, [r7, #0]
 8003ca6:	781b      	ldrb	r3, [r3, #0]
 8003ca8:	75fb      	strb	r3, [r7, #23]

	if (HAL_I2C_Mem_Write(&BME68x_I2C_Handler, (uint16_t) (dev_addr << 1),
 8003caa:	7dfb      	ldrb	r3, [r7, #23]
 8003cac:	b29b      	uxth	r3, r3
 8003cae:	005b      	lsls	r3, r3, #1
 8003cb0:	b299      	uxth	r1, r3
 8003cb2:	7bfb      	ldrb	r3, [r7, #15]
 8003cb4:	b29a      	uxth	r2, r3
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	b29b      	uxth	r3, r3
 8003cba:	200f      	movs	r0, #15
 8003cbc:	9002      	str	r0, [sp, #8]
 8003cbe:	9301      	str	r3, [sp, #4]
 8003cc0:	68bb      	ldr	r3, [r7, #8]
 8003cc2:	9300      	str	r3, [sp, #0]
 8003cc4:	2301      	movs	r3, #1
 8003cc6:	4806      	ldr	r0, [pc, #24]	@ (8003ce0 <bme68x_i2c_write+0x4c>)
 8003cc8:	f007 faca 	bl	800b260 <HAL_I2C_Mem_Write>
 8003ccc:	4603      	mov	r3, r0
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d101      	bne.n	8003cd6 <bme68x_i2c_write+0x42>
			reg_addr, 1, (uint8_t*) reg_data, len, 15) == HAL_OK)
		return 0;
 8003cd2:	2300      	movs	r3, #0
 8003cd4:	e000      	b.n	8003cd8 <bme68x_i2c_write+0x44>

	return 1;
 8003cd6:	2301      	movs	r3, #1
}
 8003cd8:	4618      	mov	r0, r3
 8003cda:	3718      	adds	r7, #24
 8003cdc:	46bd      	mov	sp, r7
 8003cde:	bd80      	pop	{r7, pc}
 8003ce0:	20000204 	.word	0x20000204

08003ce4 <bme68x_i2c_read>:

// I2C read function.
BME68X_INTF_RET_TYPE bme68x_i2c_read(uint8_t reg_addr, uint8_t *reg_data,
		uint32_t len, void *intf_ptr)
{
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	b08a      	sub	sp, #40	@ 0x28
 8003ce8:	af04      	add	r7, sp, #16
 8003cea:	60b9      	str	r1, [r7, #8]
 8003cec:	607a      	str	r2, [r7, #4]
 8003cee:	603b      	str	r3, [r7, #0]
 8003cf0:	4603      	mov	r3, r0
 8003cf2:	73fb      	strb	r3, [r7, #15]
	uint8_t dev_addr = *(uint8_t*) intf_ptr;
 8003cf4:	683b      	ldr	r3, [r7, #0]
 8003cf6:	781b      	ldrb	r3, [r3, #0]
 8003cf8:	75fb      	strb	r3, [r7, #23]

	if (HAL_I2C_Mem_Read(&BME68x_I2C_Handler,
			(uint16_t) ((dev_addr << 1) | 0x1), reg_addr, 1, reg_data, len, 15)
 8003cfa:	7dfb      	ldrb	r3, [r7, #23]
 8003cfc:	005b      	lsls	r3, r3, #1
 8003cfe:	b21b      	sxth	r3, r3
 8003d00:	f043 0301 	orr.w	r3, r3, #1
 8003d04:	b21b      	sxth	r3, r3
	if (HAL_I2C_Mem_Read(&BME68x_I2C_Handler,
 8003d06:	b299      	uxth	r1, r3
 8003d08:	7bfb      	ldrb	r3, [r7, #15]
 8003d0a:	b29a      	uxth	r2, r3
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	b29b      	uxth	r3, r3
 8003d10:	200f      	movs	r0, #15
 8003d12:	9002      	str	r0, [sp, #8]
 8003d14:	9301      	str	r3, [sp, #4]
 8003d16:	68bb      	ldr	r3, [r7, #8]
 8003d18:	9300      	str	r3, [sp, #0]
 8003d1a:	2301      	movs	r3, #1
 8003d1c:	4806      	ldr	r0, [pc, #24]	@ (8003d38 <bme68x_i2c_read+0x54>)
 8003d1e:	f007 fbb3 	bl	800b488 <HAL_I2C_Mem_Read>
 8003d22:	4603      	mov	r3, r0
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d101      	bne.n	8003d2c <bme68x_i2c_read+0x48>
			== HAL_OK)
		return 0;
 8003d28:	2300      	movs	r3, #0
 8003d2a:	e000      	b.n	8003d2e <bme68x_i2c_read+0x4a>

	return 1;
 8003d2c:	2301      	movs	r3, #1
}
 8003d2e:	4618      	mov	r0, r3
 8003d30:	3718      	adds	r7, #24
 8003d32:	46bd      	mov	sp, r7
 8003d34:	bd80      	pop	{r7, pc}
 8003d36:	bf00      	nop
 8003d38:	20000204 	.word	0x20000204

08003d3c <bme68x_delay_us>:

// BME68x delay function
void bme68x_delay_us(uint32_t period, void *intf_ptr)
{
 8003d3c:	b580      	push	{r7, lr}
 8003d3e:	b082      	sub	sp, #8
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	6078      	str	r0, [r7, #4]
 8003d44:	6039      	str	r1, [r7, #0]
	HAL_Delay(period / 1000);
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	4a05      	ldr	r2, [pc, #20]	@ (8003d60 <bme68x_delay_us+0x24>)
 8003d4a:	fba2 2303 	umull	r2, r3, r2, r3
 8003d4e:	099b      	lsrs	r3, r3, #6
 8003d50:	4618      	mov	r0, r3
 8003d52:	f005 fbc7 	bl	80094e4 <HAL_Delay>
}
 8003d56:	bf00      	nop
 8003d58:	3708      	adds	r7, #8
 8003d5a:	46bd      	mov	sp, r7
 8003d5c:	bd80      	pop	{r7, pc}
 8003d5e:	bf00      	nop
 8003d60:	10624dd3 	.word	0x10624dd3

08003d64 <bme68x_interface_init>:

// BME68x interface function
int8_t bme68x_interface_init(struct bme68x_dev *bme, uint8_t intf)
{
 8003d64:	b580      	push	{r7, lr}
 8003d66:	b084      	sub	sp, #16
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	6078      	str	r0, [r7, #4]
 8003d6c:	460b      	mov	r3, r1
 8003d6e:	70fb      	strb	r3, [r7, #3]
	int8_t rslt = BME68X_OK;
 8003d70:	2300      	movs	r3, #0
 8003d72:	73fb      	strb	r3, [r7, #15]

	if (bme != NULL) {
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d02c      	beq.n	8003dd4 <bme68x_interface_init+0x70>

		// Check for the device on the I2C line
		if (HAL_I2C_IsDeviceReady(&BME68x_I2C_Handler,
 8003d7a:	4b1a      	ldr	r3, [pc, #104]	@ (8003de4 <bme68x_interface_init+0x80>)
 8003d7c:	781b      	ldrb	r3, [r3, #0]
 8003d7e:	005b      	lsls	r3, r3, #1
 8003d80:	b299      	uxth	r1, r3
 8003d82:	2305      	movs	r3, #5
 8003d84:	2205      	movs	r2, #5
 8003d86:	4818      	ldr	r0, [pc, #96]	@ (8003de8 <bme68x_interface_init+0x84>)
 8003d88:	f007 fc98 	bl	800b6bc <HAL_I2C_IsDeviceReady>
 8003d8c:	4603      	mov	r3, r0
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d105      	bne.n	8003d9e <bme68x_interface_init+0x3a>
				(uint16_t) (dev_addr << 1), 5, 5) == HAL_OK) {
			// Device found at the I2C line.
			rslt = 0;
 8003d92:	2300      	movs	r3, #0
 8003d94:	73fb      	strb	r3, [r7, #15]
			rslt = -2; // Communication error.
			return rslt;
		}

		/* Bus configuration : I2C */
		if (intf == BME68X_I2C_INTF) {
 8003d96:	78fb      	ldrb	r3, [r7, #3]
 8003d98:	2b01      	cmp	r3, #1
 8003d9a:	d118      	bne.n	8003dce <bme68x_interface_init+0x6a>
 8003d9c:	e004      	b.n	8003da8 <bme68x_interface_init+0x44>
			rslt = -2; // Communication error.
 8003d9e:	23fe      	movs	r3, #254	@ 0xfe
 8003da0:	73fb      	strb	r3, [r7, #15]
			return rslt;
 8003da2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003da6:	e019      	b.n	8003ddc <bme68x_interface_init+0x78>
			bme->read = bme68x_i2c_read;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	4a10      	ldr	r2, [pc, #64]	@ (8003dec <bme68x_interface_init+0x88>)
 8003dac:	641a      	str	r2, [r3, #64]	@ 0x40
			bme->write = bme68x_i2c_write;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	4a0f      	ldr	r2, [pc, #60]	@ (8003df0 <bme68x_interface_init+0x8c>)
 8003db2:	645a      	str	r2, [r3, #68]	@ 0x44
			bme->intf = BME68X_I2C_INTF;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2201      	movs	r2, #1
 8003db8:	731a      	strb	r2, [r3, #12]
		} else {
			return -2;
		}

		bme->delay_us = bme68x_delay_us;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	4a0d      	ldr	r2, [pc, #52]	@ (8003df4 <bme68x_interface_init+0x90>)
 8003dbe:	649a      	str	r2, [r3, #72]	@ 0x48
		bme->intf_ptr = &dev_addr;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	4a08      	ldr	r2, [pc, #32]	@ (8003de4 <bme68x_interface_init+0x80>)
 8003dc4:	605a      	str	r2, [r3, #4]
		bme->amb_temp = 30; /* The ambient temperature in deg C is used for defining the heater temperature */
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	221e      	movs	r2, #30
 8003dca:	739a      	strb	r2, [r3, #14]
 8003dcc:	e004      	b.n	8003dd8 <bme68x_interface_init+0x74>
			return -2;
 8003dce:	f06f 0301 	mvn.w	r3, #1
 8003dd2:	e003      	b.n	8003ddc <bme68x_interface_init+0x78>
	} else {
		rslt = BME68X_E_NULL_PTR;
 8003dd4:	23ff      	movs	r3, #255	@ 0xff
 8003dd6:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 8003dd8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003ddc:	4618      	mov	r0, r3
 8003dde:	3710      	adds	r7, #16
 8003de0:	46bd      	mov	sp, r7
 8003de2:	bd80      	pop	{r7, pc}
 8003de4:	20000000 	.word	0x20000000
 8003de8:	20000204 	.word	0x20000204
 8003dec:	08003ce5 	.word	0x08003ce5
 8003df0:	08003c95 	.word	0x08003c95
 8003df4:	08003d3d 	.word	0x08003d3d

08003df8 <bme68x_GetGasReference>:
 See more at http://www.dsbird.org.uk
 */

/* IAQ functions */
void bme68x_GetGasReference()
{
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	b082      	sub	sp, #8
 8003dfc:	af00      	add	r7, sp, #0
	// Now run the sensor for a burn-in period, then use combination of relative humidity and gas resistance to estimate indoor air quality as a percentage.

	int readings = 10;
 8003dfe:	230a      	movs	r3, #10
 8003e00:	603b      	str	r3, [r7, #0]
	for (int i = 1; i <= readings; i++) { // read gas for 10 x 0.150mS = 1.5secs
 8003e02:	2301      	movs	r3, #1
 8003e04:	607b      	str	r3, [r7, #4]
 8003e06:	e013      	b.n	8003e30 <bme68x_GetGasReference+0x38>
		bme68x_single_measure(BME68x_DATA);
 8003e08:	4b14      	ldr	r3, [pc, #80]	@ (8003e5c <bme68x_GetGasReference+0x64>)
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	4618      	mov	r0, r3
 8003e0e:	f7ff ff01 	bl	8003c14 <bme68x_single_measure>
		gas_reference += BME68x_DATA->gas_resistance;
 8003e12:	4b12      	ldr	r3, [pc, #72]	@ (8003e5c <bme68x_GetGasReference+0x64>)
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	ed93 7a06 	vldr	s14, [r3, #24]
 8003e1a:	4b11      	ldr	r3, [pc, #68]	@ (8003e60 <bme68x_GetGasReference+0x68>)
 8003e1c:	edd3 7a00 	vldr	s15, [r3]
 8003e20:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003e24:	4b0e      	ldr	r3, [pc, #56]	@ (8003e60 <bme68x_GetGasReference+0x68>)
 8003e26:	edc3 7a00 	vstr	s15, [r3]
	for (int i = 1; i <= readings; i++) { // read gas for 10 x 0.150mS = 1.5secs
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	3301      	adds	r3, #1
 8003e2e:	607b      	str	r3, [r7, #4]
 8003e30:	687a      	ldr	r2, [r7, #4]
 8003e32:	683b      	ldr	r3, [r7, #0]
 8003e34:	429a      	cmp	r2, r3
 8003e36:	dde7      	ble.n	8003e08 <bme68x_GetGasReference+0x10>
	}
	gas_reference = gas_reference / readings;
 8003e38:	4b09      	ldr	r3, [pc, #36]	@ (8003e60 <bme68x_GetGasReference+0x68>)
 8003e3a:	edd3 6a00 	vldr	s13, [r3]
 8003e3e:	683b      	ldr	r3, [r7, #0]
 8003e40:	ee07 3a90 	vmov	s15, r3
 8003e44:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003e48:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003e4c:	4b04      	ldr	r3, [pc, #16]	@ (8003e60 <bme68x_GetGasReference+0x68>)
 8003e4e:	edc3 7a00 	vstr	s15, [r3]

}
 8003e52:	bf00      	nop
 8003e54:	3708      	adds	r7, #8
 8003e56:	46bd      	mov	sp, r7
 8003e58:	bd80      	pop	{r7, pc}
 8003e5a:	bf00      	nop
 8003e5c:	200002a8 	.word	0x200002a8
 8003e60:	20000004 	.word	0x20000004
 8003e64:	00000000 	.word	0x00000000

08003e68 <bme68x_GetHumidityScore>:

//Calculate humidity contribution to IAQ index
int8_t bme68x_GetHumidityScore()
{
 8003e68:	b5b0      	push	{r4, r5, r7, lr}
 8003e6a:	b082      	sub	sp, #8
 8003e6c:	af00      	add	r7, sp, #0

	if (BME68x_DATA->humidity >= 38 && BME68x_DATA->humidity <= 42) // Humidity +/-5% around optimum
 8003e6e:	4b52      	ldr	r3, [pc, #328]	@ (8003fb8 <bme68x_GetHumidityScore+0x150>)
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	edd3 7a05 	vldr	s15, [r3, #20]
 8003e76:	ed9f 7a51 	vldr	s14, [pc, #324]	@ 8003fbc <bme68x_GetHumidityScore+0x154>
 8003e7a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003e7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e82:	db0e      	blt.n	8003ea2 <bme68x_GetHumidityScore+0x3a>
 8003e84:	4b4c      	ldr	r3, [pc, #304]	@ (8003fb8 <bme68x_GetHumidityScore+0x150>)
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	edd3 7a05 	vldr	s15, [r3, #20]
 8003e8c:	ed9f 7a4c 	vldr	s14, [pc, #304]	@ 8003fc0 <bme68x_GetHumidityScore+0x158>
 8003e90:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003e94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e98:	d803      	bhi.n	8003ea2 <bme68x_GetHumidityScore+0x3a>
		humidity_score = 0.25 * 100;
 8003e9a:	4b4a      	ldr	r3, [pc, #296]	@ (8003fc4 <bme68x_GetHumidityScore+0x15c>)
 8003e9c:	4a4a      	ldr	r2, [pc, #296]	@ (8003fc8 <bme68x_GetHumidityScore+0x160>)
 8003e9e:	601a      	str	r2, [r3, #0]
 8003ea0:	e076      	b.n	8003f90 <bme68x_GetHumidityScore+0x128>
	else { // Humidity is sub-optimal
		if (BME68x_DATA->humidity < 38)
 8003ea2:	4b45      	ldr	r3, [pc, #276]	@ (8003fb8 <bme68x_GetHumidityScore+0x150>)
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	edd3 7a05 	vldr	s15, [r3, #20]
 8003eaa:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 8003fbc <bme68x_GetHumidityScore+0x154>
 8003eae:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003eb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003eb6:	d52e      	bpl.n	8003f16 <bme68x_GetHumidityScore+0xae>
			humidity_score = 0.25 / hum_reference * BME68x_DATA->humidity * 100;
 8003eb8:	4b44      	ldr	r3, [pc, #272]	@ (8003fcc <bme68x_GetHumidityScore+0x164>)
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	4618      	mov	r0, r3
 8003ebe:	f7fc fb3b 	bl	8000538 <__aeabi_f2d>
 8003ec2:	4602      	mov	r2, r0
 8003ec4:	460b      	mov	r3, r1
 8003ec6:	f04f 0000 	mov.w	r0, #0
 8003eca:	4941      	ldr	r1, [pc, #260]	@ (8003fd0 <bme68x_GetHumidityScore+0x168>)
 8003ecc:	f7fc fcb6 	bl	800083c <__aeabi_ddiv>
 8003ed0:	4602      	mov	r2, r0
 8003ed2:	460b      	mov	r3, r1
 8003ed4:	4614      	mov	r4, r2
 8003ed6:	461d      	mov	r5, r3
 8003ed8:	4b37      	ldr	r3, [pc, #220]	@ (8003fb8 <bme68x_GetHumidityScore+0x150>)
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	695b      	ldr	r3, [r3, #20]
 8003ede:	4618      	mov	r0, r3
 8003ee0:	f7fc fb2a 	bl	8000538 <__aeabi_f2d>
 8003ee4:	4602      	mov	r2, r0
 8003ee6:	460b      	mov	r3, r1
 8003ee8:	4620      	mov	r0, r4
 8003eea:	4629      	mov	r1, r5
 8003eec:	f7fc fb7c 	bl	80005e8 <__aeabi_dmul>
 8003ef0:	4602      	mov	r2, r0
 8003ef2:	460b      	mov	r3, r1
 8003ef4:	4610      	mov	r0, r2
 8003ef6:	4619      	mov	r1, r3
 8003ef8:	f04f 0200 	mov.w	r2, #0
 8003efc:	4b35      	ldr	r3, [pc, #212]	@ (8003fd4 <bme68x_GetHumidityScore+0x16c>)
 8003efe:	f7fc fb73 	bl	80005e8 <__aeabi_dmul>
 8003f02:	4602      	mov	r2, r0
 8003f04:	460b      	mov	r3, r1
 8003f06:	4610      	mov	r0, r2
 8003f08:	4619      	mov	r1, r3
 8003f0a:	f7fc fd7f 	bl	8000a0c <__aeabi_d2f>
 8003f0e:	4603      	mov	r3, r0
 8003f10:	4a2c      	ldr	r2, [pc, #176]	@ (8003fc4 <bme68x_GetHumidityScore+0x15c>)
 8003f12:	6013      	str	r3, [r2, #0]
 8003f14:	e03c      	b.n	8003f90 <bme68x_GetHumidityScore+0x128>
		else {
			humidity_score = ((-0.25 / (100 - hum_reference)
 8003f16:	4b2d      	ldr	r3, [pc, #180]	@ (8003fcc <bme68x_GetHumidityScore+0x164>)
 8003f18:	edd3 7a00 	vldr	s15, [r3]
 8003f1c:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 8003fd8 <bme68x_GetHumidityScore+0x170>
 8003f20:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003f24:	ee17 0a90 	vmov	r0, s15
 8003f28:	f7fc fb06 	bl	8000538 <__aeabi_f2d>
 8003f2c:	4602      	mov	r2, r0
 8003f2e:	460b      	mov	r3, r1
 8003f30:	f04f 0000 	mov.w	r0, #0
 8003f34:	4929      	ldr	r1, [pc, #164]	@ (8003fdc <bme68x_GetHumidityScore+0x174>)
 8003f36:	f7fc fc81 	bl	800083c <__aeabi_ddiv>
 8003f3a:	4602      	mov	r2, r0
 8003f3c:	460b      	mov	r3, r1
 8003f3e:	4614      	mov	r4, r2
 8003f40:	461d      	mov	r5, r3
					* BME68x_DATA->humidity) + 0.416666) * 100;
 8003f42:	4b1d      	ldr	r3, [pc, #116]	@ (8003fb8 <bme68x_GetHumidityScore+0x150>)
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	695b      	ldr	r3, [r3, #20]
 8003f48:	4618      	mov	r0, r3
 8003f4a:	f7fc faf5 	bl	8000538 <__aeabi_f2d>
 8003f4e:	4602      	mov	r2, r0
 8003f50:	460b      	mov	r3, r1
 8003f52:	4620      	mov	r0, r4
 8003f54:	4629      	mov	r1, r5
 8003f56:	f7fc fb47 	bl	80005e8 <__aeabi_dmul>
 8003f5a:	4602      	mov	r2, r0
 8003f5c:	460b      	mov	r3, r1
 8003f5e:	4610      	mov	r0, r2
 8003f60:	4619      	mov	r1, r3
 8003f62:	a313      	add	r3, pc, #76	@ (adr r3, 8003fb0 <bme68x_GetHumidityScore+0x148>)
 8003f64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f68:	f7fc f988 	bl	800027c <__adddf3>
 8003f6c:	4602      	mov	r2, r0
 8003f6e:	460b      	mov	r3, r1
 8003f70:	4610      	mov	r0, r2
 8003f72:	4619      	mov	r1, r3
 8003f74:	f04f 0200 	mov.w	r2, #0
 8003f78:	4b16      	ldr	r3, [pc, #88]	@ (8003fd4 <bme68x_GetHumidityScore+0x16c>)
 8003f7a:	f7fc fb35 	bl	80005e8 <__aeabi_dmul>
 8003f7e:	4602      	mov	r2, r0
 8003f80:	460b      	mov	r3, r1
 8003f82:	4610      	mov	r0, r2
 8003f84:	4619      	mov	r1, r3
 8003f86:	f7fc fd41 	bl	8000a0c <__aeabi_d2f>
 8003f8a:	4603      	mov	r3, r0
			humidity_score = ((-0.25 / (100 - hum_reference)
 8003f8c:	4a0d      	ldr	r2, [pc, #52]	@ (8003fc4 <bme68x_GetHumidityScore+0x15c>)
 8003f8e:	6013      	str	r3, [r2, #0]
		}
	}

	return humidity_score;
 8003f90:	4b0c      	ldr	r3, [pc, #48]	@ (8003fc4 <bme68x_GetHumidityScore+0x15c>)
 8003f92:	edd3 7a00 	vldr	s15, [r3]
 8003f96:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003f9a:	edc7 7a01 	vstr	s15, [r7, #4]
 8003f9e:	793b      	ldrb	r3, [r7, #4]
 8003fa0:	b25b      	sxtb	r3, r3
}
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	3708      	adds	r7, #8
 8003fa6:	46bd      	mov	sp, r7
 8003fa8:	bdb0      	pop	{r4, r5, r7, pc}
 8003faa:	bf00      	nop
 8003fac:	f3af 8000 	nop.w
 8003fb0:	ded6ba8c 	.word	0xded6ba8c
 8003fb4:	3fdaaaa7 	.word	0x3fdaaaa7
 8003fb8:	200002a8 	.word	0x200002a8
 8003fbc:	42180000 	.word	0x42180000
 8003fc0:	42280000 	.word	0x42280000
 8003fc4:	200002d4 	.word	0x200002d4
 8003fc8:	41c80000 	.word	0x41c80000
 8003fcc:	20000008 	.word	0x20000008
 8003fd0:	3fd00000 	.word	0x3fd00000
 8003fd4:	40590000 	.word	0x40590000
 8003fd8:	42c80000 	.word	0x42c80000
 8003fdc:	bfd00000 	.word	0xbfd00000

08003fe0 <bme68x_GetGasScore>:

//Calculate gas contribution to IAQ index
int8_t bme68x_GetGasScore()
{
 8003fe0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003fe4:	b082      	sub	sp, #8
 8003fe6:	af00      	add	r7, sp, #0

	gas_score = (0.75 / (gas_upper_limit - gas_lower_limit) * gas_reference
 8003fe8:	4b42      	ldr	r3, [pc, #264]	@ (80040f4 <bme68x_GetGasScore+0x114>)
 8003fea:	ed93 7a00 	vldr	s14, [r3]
 8003fee:	4b42      	ldr	r3, [pc, #264]	@ (80040f8 <bme68x_GetGasScore+0x118>)
 8003ff0:	edd3 7a00 	vldr	s15, [r3]
 8003ff4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003ff8:	ee17 0a90 	vmov	r0, s15
 8003ffc:	f7fc fa9c 	bl	8000538 <__aeabi_f2d>
 8004000:	4602      	mov	r2, r0
 8004002:	460b      	mov	r3, r1
 8004004:	f04f 0000 	mov.w	r0, #0
 8004008:	493c      	ldr	r1, [pc, #240]	@ (80040fc <bme68x_GetGasScore+0x11c>)
 800400a:	f7fc fc17 	bl	800083c <__aeabi_ddiv>
 800400e:	4602      	mov	r2, r0
 8004010:	460b      	mov	r3, r1
 8004012:	4614      	mov	r4, r2
 8004014:	461d      	mov	r5, r3
 8004016:	4b3a      	ldr	r3, [pc, #232]	@ (8004100 <bme68x_GetGasScore+0x120>)
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	4618      	mov	r0, r3
 800401c:	f7fc fa8c 	bl	8000538 <__aeabi_f2d>
 8004020:	4602      	mov	r2, r0
 8004022:	460b      	mov	r3, r1
 8004024:	4620      	mov	r0, r4
 8004026:	4629      	mov	r1, r5
 8004028:	f7fc fade 	bl	80005e8 <__aeabi_dmul>
 800402c:	4602      	mov	r2, r0
 800402e:	460b      	mov	r3, r1
 8004030:	4690      	mov	r8, r2
 8004032:	4699      	mov	r9, r3
			- (gas_lower_limit * (0.75 / (gas_upper_limit - gas_lower_limit))))
 8004034:	4b30      	ldr	r3, [pc, #192]	@ (80040f8 <bme68x_GetGasScore+0x118>)
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	4618      	mov	r0, r3
 800403a:	f7fc fa7d 	bl	8000538 <__aeabi_f2d>
 800403e:	4604      	mov	r4, r0
 8004040:	460d      	mov	r5, r1
 8004042:	4b2c      	ldr	r3, [pc, #176]	@ (80040f4 <bme68x_GetGasScore+0x114>)
 8004044:	ed93 7a00 	vldr	s14, [r3]
 8004048:	4b2b      	ldr	r3, [pc, #172]	@ (80040f8 <bme68x_GetGasScore+0x118>)
 800404a:	edd3 7a00 	vldr	s15, [r3]
 800404e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004052:	ee17 0a90 	vmov	r0, s15
 8004056:	f7fc fa6f 	bl	8000538 <__aeabi_f2d>
 800405a:	4602      	mov	r2, r0
 800405c:	460b      	mov	r3, r1
 800405e:	f04f 0000 	mov.w	r0, #0
 8004062:	4926      	ldr	r1, [pc, #152]	@ (80040fc <bme68x_GetGasScore+0x11c>)
 8004064:	f7fc fbea 	bl	800083c <__aeabi_ddiv>
 8004068:	4602      	mov	r2, r0
 800406a:	460b      	mov	r3, r1
 800406c:	4620      	mov	r0, r4
 800406e:	4629      	mov	r1, r5
 8004070:	f7fc faba 	bl	80005e8 <__aeabi_dmul>
 8004074:	4602      	mov	r2, r0
 8004076:	460b      	mov	r3, r1
 8004078:	4640      	mov	r0, r8
 800407a:	4649      	mov	r1, r9
 800407c:	f7fc f8fc 	bl	8000278 <__aeabi_dsub>
 8004080:	4602      	mov	r2, r0
 8004082:	460b      	mov	r3, r1
 8004084:	4610      	mov	r0, r2
 8004086:	4619      	mov	r1, r3
			* 100.00;
 8004088:	f04f 0200 	mov.w	r2, #0
 800408c:	4b1d      	ldr	r3, [pc, #116]	@ (8004104 <bme68x_GetGasScore+0x124>)
 800408e:	f7fc faab 	bl	80005e8 <__aeabi_dmul>
 8004092:	4602      	mov	r2, r0
 8004094:	460b      	mov	r3, r1
 8004096:	4610      	mov	r0, r2
 8004098:	4619      	mov	r1, r3
 800409a:	f7fc fcb7 	bl	8000a0c <__aeabi_d2f>
 800409e:	4603      	mov	r3, r0
	gas_score = (0.75 / (gas_upper_limit - gas_lower_limit) * gas_reference
 80040a0:	4a19      	ldr	r2, [pc, #100]	@ (8004108 <bme68x_GetGasScore+0x128>)
 80040a2:	6013      	str	r3, [r2, #0]
	if (gas_score > 75)
 80040a4:	4b18      	ldr	r3, [pc, #96]	@ (8004108 <bme68x_GetGasScore+0x128>)
 80040a6:	edd3 7a00 	vldr	s15, [r3]
 80040aa:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800410c <bme68x_GetGasScore+0x12c>
 80040ae:	eef4 7ac7 	vcmpe.f32	s15, s14
 80040b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80040b6:	dd02      	ble.n	80040be <bme68x_GetGasScore+0xde>
		gas_score = 75; // Sometimes gas readings can go outside of expected scale maximum
 80040b8:	4b13      	ldr	r3, [pc, #76]	@ (8004108 <bme68x_GetGasScore+0x128>)
 80040ba:	4a15      	ldr	r2, [pc, #84]	@ (8004110 <bme68x_GetGasScore+0x130>)
 80040bc:	601a      	str	r2, [r3, #0]
	if (gas_score < 0)
 80040be:	4b12      	ldr	r3, [pc, #72]	@ (8004108 <bme68x_GetGasScore+0x128>)
 80040c0:	edd3 7a00 	vldr	s15, [r3]
 80040c4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80040c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80040cc:	d503      	bpl.n	80040d6 <bme68x_GetGasScore+0xf6>
		gas_score = 0; // Sometimes gas readings can go outside of expected scale minimum
 80040ce:	4b0e      	ldr	r3, [pc, #56]	@ (8004108 <bme68x_GetGasScore+0x128>)
 80040d0:	f04f 0200 	mov.w	r2, #0
 80040d4:	601a      	str	r2, [r3, #0]

	return gas_score;
 80040d6:	4b0c      	ldr	r3, [pc, #48]	@ (8004108 <bme68x_GetGasScore+0x128>)
 80040d8:	edd3 7a00 	vldr	s15, [r3]
 80040dc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80040e0:	edc7 7a01 	vstr	s15, [r7, #4]
 80040e4:	793b      	ldrb	r3, [r7, #4]
 80040e6:	b25b      	sxtb	r3, r3
}
 80040e8:	4618      	mov	r0, r3
 80040ea:	3708      	adds	r7, #8
 80040ec:	46bd      	mov	sp, r7
 80040ee:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80040f2:	bf00      	nop
 80040f4:	20000010 	.word	0x20000010
 80040f8:	2000000c 	.word	0x2000000c
 80040fc:	3fe80000 	.word	0x3fe80000
 8004100:	20000004 	.word	0x20000004
 8004104:	40590000 	.word	0x40590000
 8004108:	200002d8 	.word	0x200002d8
 800410c:	42960000 	.word	0x42960000
 8004110:	42960000 	.word	0x42960000

08004114 <bme68x_iaq>:

float bme68x_iaq()
{
 8004114:	b590      	push	{r4, r7, lr}
 8004116:	b083      	sub	sp, #12
 8004118:	af00      	add	r7, sp, #0

	float air_quality_score = (100
			- (bme68x_GetHumidityScore(BME68x_DATA)
 800411a:	4b1e      	ldr	r3, [pc, #120]	@ (8004194 <bme68x_iaq+0x80>)
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	4618      	mov	r0, r3
 8004120:	f7ff fea2 	bl	8003e68 <bme68x_GetHumidityScore>
 8004124:	4603      	mov	r3, r0
 8004126:	461c      	mov	r4, r3
					+ bme68x_GetGasScore(BME68x_DATA))) * 5;
 8004128:	4b1a      	ldr	r3, [pc, #104]	@ (8004194 <bme68x_iaq+0x80>)
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	4618      	mov	r0, r3
 800412e:	f7ff ff57 	bl	8003fe0 <bme68x_GetGasScore>
 8004132:	4603      	mov	r3, r0
 8004134:	4423      	add	r3, r4
			- (bme68x_GetHumidityScore(BME68x_DATA)
 8004136:	f1c3 0264 	rsb	r2, r3, #100	@ 0x64
					+ bme68x_GetGasScore(BME68x_DATA))) * 5;
 800413a:	4613      	mov	r3, r2
 800413c:	009b      	lsls	r3, r3, #2
 800413e:	4413      	add	r3, r2
	float air_quality_score = (100
 8004140:	ee07 3a90 	vmov	s15, r3
 8004144:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004148:	edc7 7a01 	vstr	s15, [r7, #4]

	// If 5 measurements passed, recalculate the gas reference.
	if ((getgasreference_count++) % 5 == 0)
 800414c:	4b12      	ldr	r3, [pc, #72]	@ (8004198 <bme68x_iaq+0x84>)
 800414e:	f993 2000 	ldrsb.w	r2, [r3]
 8004152:	b2d3      	uxtb	r3, r2
 8004154:	3301      	adds	r3, #1
 8004156:	b2db      	uxtb	r3, r3
 8004158:	b259      	sxtb	r1, r3
 800415a:	4b0f      	ldr	r3, [pc, #60]	@ (8004198 <bme68x_iaq+0x84>)
 800415c:	7019      	strb	r1, [r3, #0]
 800415e:	4b0f      	ldr	r3, [pc, #60]	@ (800419c <bme68x_iaq+0x88>)
 8004160:	fb83 1302 	smull	r1, r3, r3, r2
 8004164:	1059      	asrs	r1, r3, #1
 8004166:	17d3      	asrs	r3, r2, #31
 8004168:	1ac9      	subs	r1, r1, r3
 800416a:	460b      	mov	r3, r1
 800416c:	009b      	lsls	r3, r3, #2
 800416e:	440b      	add	r3, r1
 8004170:	1ad3      	subs	r3, r2, r3
 8004172:	b25b      	sxtb	r3, r3
 8004174:	2b00      	cmp	r3, #0
 8004176:	d104      	bne.n	8004182 <bme68x_iaq+0x6e>
		bme68x_GetGasReference(BME68x_DATA);
 8004178:	4b06      	ldr	r3, [pc, #24]	@ (8004194 <bme68x_iaq+0x80>)
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	4618      	mov	r0, r3
 800417e:	f7ff fe3b 	bl	8003df8 <bme68x_GetGasReference>

	return air_quality_score;
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	ee07 3a90 	vmov	s15, r3

}
 8004188:	eeb0 0a67 	vmov.f32	s0, s15
 800418c:	370c      	adds	r7, #12
 800418e:	46bd      	mov	sp, r7
 8004190:	bd90      	pop	{r4, r7, pc}
 8004192:	bf00      	nop
 8004194:	200002a8 	.word	0x200002a8
 8004198:	200002dc 	.word	0x200002dc
 800419c:	66666667 	.word	0x66666667

080041a0 <cayenne_lpp_reset>:
#include <string.h>

#include "cayenne_lpp.h"

void cayenne_lpp_reset(cayenne_lpp_t *lpp)
{
 80041a0:	b580      	push	{r7, lr}
 80041a2:	b082      	sub	sp, #8
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	6078      	str	r0, [r7, #4]
	memset(lpp->buffer, 0, CAYENNE_LPP_MAX_BUFFER_SIZE);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	222a      	movs	r2, #42	@ 0x2a
 80041ac:	2100      	movs	r1, #0
 80041ae:	4618      	mov	r0, r3
 80041b0:	f00a fd56 	bl	800ec60 <memset>
	lpp->cursor = 0;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2200      	movs	r2, #0
 80041b8:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
}
 80041bc:	bf00      	nop
 80041be:	3708      	adds	r7, #8
 80041c0:	46bd      	mov	sp, r7
 80041c2:	bd80      	pop	{r7, pc}

080041c4 <cayenne_lpp_add_temperature>:
	lpp->buffer[lpp->cursor++] = value;
}

void cayenne_lpp_add_temperature(cayenne_lpp_t *lpp, uint8_t channel,
		float celsius)
{
 80041c4:	b580      	push	{r7, lr}
 80041c6:	b086      	sub	sp, #24
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	60f8      	str	r0, [r7, #12]
 80041cc:	460b      	mov	r3, r1
 80041ce:	ed87 0a01 	vstr	s0, [r7, #4]
 80041d2:	72fb      	strb	r3, [r7, #11]
	assert(
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 80041da:	3304      	adds	r3, #4
 80041dc:	2b29      	cmp	r3, #41	@ 0x29
 80041de:	d905      	bls.n	80041ec <cayenne_lpp_add_temperature+0x28>
 80041e0:	4b24      	ldr	r3, [pc, #144]	@ (8004274 <cayenne_lpp_add_temperature+0xb0>)
 80041e2:	4a25      	ldr	r2, [pc, #148]	@ (8004278 <cayenne_lpp_add_temperature+0xb4>)
 80041e4:	2165      	movs	r1, #101	@ 0x65
 80041e6:	4825      	ldr	r0, [pc, #148]	@ (800427c <cayenne_lpp_add_temperature+0xb8>)
 80041e8:	f00a fc48 	bl	800ea7c <__assert_func>
			(lpp->cursor + CAYENNE_LPP_TEMPERATURE_SIZE) < CAYENNE_LPP_MAX_BUFFER_SIZE);

	int16_t val = celsius * 10;
 80041ec:	edd7 7a01 	vldr	s15, [r7, #4]
 80041f0:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80041f4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80041f8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80041fc:	ee17 3a90 	vmov	r3, s15
 8004200:	82fb      	strh	r3, [r7, #22]
	lpp->buffer[lpp->cursor++] = channel;
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8004208:	1c5a      	adds	r2, r3, #1
 800420a:	b2d1      	uxtb	r1, r2
 800420c:	68fa      	ldr	r2, [r7, #12]
 800420e:	f882 102a 	strb.w	r1, [r2, #42]	@ 0x2a
 8004212:	4619      	mov	r1, r3
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	7afa      	ldrb	r2, [r7, #11]
 8004218:	545a      	strb	r2, [r3, r1]
	lpp->buffer[lpp->cursor++] = CAYENNE_LPP_TEMPERATURE;
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8004220:	1c5a      	adds	r2, r3, #1
 8004222:	b2d1      	uxtb	r1, r2
 8004224:	68fa      	ldr	r2, [r7, #12]
 8004226:	f882 102a 	strb.w	r1, [r2, #42]	@ 0x2a
 800422a:	461a      	mov	r2, r3
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	2167      	movs	r1, #103	@ 0x67
 8004230:	5499      	strb	r1, [r3, r2]
	lpp->buffer[lpp->cursor++] = val >> 8;
 8004232:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8004236:	121b      	asrs	r3, r3, #8
 8004238:	b219      	sxth	r1, r3
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8004240:	1c5a      	adds	r2, r3, #1
 8004242:	b2d0      	uxtb	r0, r2
 8004244:	68fa      	ldr	r2, [r7, #12]
 8004246:	f882 002a 	strb.w	r0, [r2, #42]	@ 0x2a
 800424a:	461a      	mov	r2, r3
 800424c:	b2c9      	uxtb	r1, r1
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	5499      	strb	r1, [r3, r2]
	lpp->buffer[lpp->cursor++] = val;
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8004258:	1c5a      	adds	r2, r3, #1
 800425a:	b2d1      	uxtb	r1, r2
 800425c:	68fa      	ldr	r2, [r7, #12]
 800425e:	f882 102a 	strb.w	r1, [r2, #42]	@ 0x2a
 8004262:	461a      	mov	r2, r3
 8004264:	8afb      	ldrh	r3, [r7, #22]
 8004266:	b2d9      	uxtb	r1, r3
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	5499      	strb	r1, [r3, r2]
}
 800426c:	bf00      	nop
 800426e:	3718      	adds	r7, #24
 8004270:	46bd      	mov	sp, r7
 8004272:	bd80      	pop	{r7, pc}
 8004274:	0800fc68 	.word	0x0800fc68
 8004278:	08011200 	.word	0x08011200
 800427c:	0800facc 	.word	0x0800facc

08004280 <debug_init>:
/*  ************************************** */
/*    DO NOT CHANGE BELOW THIS LINE        */
/*  ************************************** */

void debug_init()
{
 8004280:	b580      	push	{r7, lr}
 8004282:	af00      	add	r7, sp, #0
//    debug_led(0);

// configure USART1 (115200/8N1, tx-only)

// print banner
	debug_str("\r\n============== DEBUG STARTED ==============\r\n");
 8004284:	4802      	ldr	r0, [pc, #8]	@ (8004290 <debug_init+0x10>)
 8004286:	f000 f88d 	bl	80043a4 <debug_str>
}
 800428a:	bf00      	nop
 800428c:	bd80      	pop	{r7, pc}
 800428e:	bf00      	nop
 8004290:	0800fe3c 	.word	0x0800fe3c

08004294 <debug_led>:

void debug_led(int val)
{
 8004294:	b580      	push	{r7, lr}
 8004296:	b082      	sub	sp, #8
 8004298:	af00      	add	r7, sp, #0
 800429a:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, val);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	b2db      	uxtb	r3, r3
 80042a0:	461a      	mov	r2, r3
 80042a2:	2102      	movs	r1, #2
 80042a4:	4803      	ldr	r0, [pc, #12]	@ (80042b4 <debug_led+0x20>)
 80042a6:	f006 ff0f 	bl	800b0c8 <HAL_GPIO_WritePin>
}
 80042aa:	bf00      	nop
 80042ac:	3708      	adds	r7, #8
 80042ae:	46bd      	mov	sp, r7
 80042b0:	bd80      	pop	{r7, pc}
 80042b2:	bf00      	nop
 80042b4:	48000400 	.word	0x48000400

080042b8 <debug_char>:

void debug_char(char c)
{
 80042b8:	b580      	push	{r7, lr}
 80042ba:	b084      	sub	sp, #16
 80042bc:	af00      	add	r7, sp, #0
 80042be:	4603      	mov	r3, r0
 80042c0:	71fb      	strb	r3, [r7, #7]
	char buffer[] = "";
 80042c2:	2300      	movs	r3, #0
 80042c4:	733b      	strb	r3, [r7, #12]
	buffer[0] = c;
 80042c6:	79fb      	ldrb	r3, [r7, #7]
 80042c8:	733b      	strb	r3, [r7, #12]
	HAL_UART_Transmit(&myUART, buffer, sizeof(buffer), HAL_MAX_DELAY);
 80042ca:	f107 010c 	add.w	r1, r7, #12
 80042ce:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80042d2:	2201      	movs	r2, #1
 80042d4:	4803      	ldr	r0, [pc, #12]	@ (80042e4 <debug_char+0x2c>)
 80042d6:	f009 feff 	bl	800e0d8 <HAL_UART_Transmit>
}
 80042da:	bf00      	nop
 80042dc:	3710      	adds	r7, #16
 80042de:	46bd      	mov	sp, r7
 80042e0:	bd80      	pop	{r7, pc}
 80042e2:	bf00      	nop
 80042e4:	2000066c 	.word	0x2000066c

080042e8 <debug_hex>:

void debug_hex(u1_t b)
{
 80042e8:	b580      	push	{r7, lr}
 80042ea:	b082      	sub	sp, #8
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	4603      	mov	r3, r0
 80042f0:	71fb      	strb	r3, [r7, #7]
	debug_char("0123456789ABCDEF"[b >> 4]);
 80042f2:	79fb      	ldrb	r3, [r7, #7]
 80042f4:	091b      	lsrs	r3, r3, #4
 80042f6:	b2db      	uxtb	r3, r3
 80042f8:	461a      	mov	r2, r3
 80042fa:	4b08      	ldr	r3, [pc, #32]	@ (800431c <debug_hex+0x34>)
 80042fc:	5c9b      	ldrb	r3, [r3, r2]
 80042fe:	4618      	mov	r0, r3
 8004300:	f7ff ffda 	bl	80042b8 <debug_char>
	debug_char("0123456789ABCDEF"[b & 0xF]);
 8004304:	79fb      	ldrb	r3, [r7, #7]
 8004306:	f003 030f 	and.w	r3, r3, #15
 800430a:	4a04      	ldr	r2, [pc, #16]	@ (800431c <debug_hex+0x34>)
 800430c:	5cd3      	ldrb	r3, [r2, r3]
 800430e:	4618      	mov	r0, r3
 8004310:	f7ff ffd2 	bl	80042b8 <debug_char>
}
 8004314:	bf00      	nop
 8004316:	3708      	adds	r7, #8
 8004318:	46bd      	mov	sp, r7
 800431a:	bd80      	pop	{r7, pc}
 800431c:	0800fe6c 	.word	0x0800fe6c

08004320 <debug_uint>:
	debug_char('\r');
	debug_char('\n');
}

void debug_uint(u4_t v)
{
 8004320:	b580      	push	{r7, lr}
 8004322:	b084      	sub	sp, #16
 8004324:	af00      	add	r7, sp, #0
 8004326:	6078      	str	r0, [r7, #4]
	for (s1_t n = 24; n >= 0; n -= 8) {
 8004328:	2318      	movs	r3, #24
 800432a:	73fb      	strb	r3, [r7, #15]
 800432c:	e00c      	b.n	8004348 <debug_uint+0x28>
		debug_hex(v >> n);
 800432e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004332:	687a      	ldr	r2, [r7, #4]
 8004334:	fa22 f303 	lsr.w	r3, r2, r3
 8004338:	b2db      	uxtb	r3, r3
 800433a:	4618      	mov	r0, r3
 800433c:	f7ff ffd4 	bl	80042e8 <debug_hex>
	for (s1_t n = 24; n >= 0; n -= 8) {
 8004340:	7bfb      	ldrb	r3, [r7, #15]
 8004342:	3b08      	subs	r3, #8
 8004344:	b2db      	uxtb	r3, r3
 8004346:	73fb      	strb	r3, [r7, #15]
 8004348:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800434c:	2b00      	cmp	r3, #0
 800434e:	daee      	bge.n	800432e <debug_uint+0xe>
	}
}
 8004350:	bf00      	nop
 8004352:	bf00      	nop
 8004354:	3710      	adds	r7, #16
 8004356:	46bd      	mov	sp, r7
 8004358:	bd80      	pop	{r7, pc}

0800435a <debug_int>:

void debug_int(s4_t v)
{
 800435a:	b580      	push	{r7, lr}
 800435c:	b08a      	sub	sp, #40	@ 0x28
 800435e:	af02      	add	r7, sp, #8
 8004360:	6078      	str	r0, [r7, #4]
	char buf[10], *p = buf;
 8004362:	f107 030c 	add.w	r3, r7, #12
 8004366:	61fb      	str	r3, [r7, #28]
	int n = debug_fmt(buf, sizeof(buf), v, 10, 0, 0);
 8004368:	f107 000c 	add.w	r0, r7, #12
 800436c:	2300      	movs	r3, #0
 800436e:	9301      	str	r3, [sp, #4]
 8004370:	2300      	movs	r3, #0
 8004372:	9300      	str	r3, [sp, #0]
 8004374:	230a      	movs	r3, #10
 8004376:	687a      	ldr	r2, [r7, #4]
 8004378:	210a      	movs	r1, #10
 800437a:	f000 f852 	bl	8004422 <debug_fmt>
 800437e:	61b8      	str	r0, [r7, #24]
	while (n--)
 8004380:	e006      	b.n	8004390 <debug_int+0x36>
		debug_char(*p++);
 8004382:	69fb      	ldr	r3, [r7, #28]
 8004384:	1c5a      	adds	r2, r3, #1
 8004386:	61fa      	str	r2, [r7, #28]
 8004388:	781b      	ldrb	r3, [r3, #0]
 800438a:	4618      	mov	r0, r3
 800438c:	f7ff ff94 	bl	80042b8 <debug_char>
	while (n--)
 8004390:	69bb      	ldr	r3, [r7, #24]
 8004392:	1e5a      	subs	r2, r3, #1
 8004394:	61ba      	str	r2, [r7, #24]
 8004396:	2b00      	cmp	r3, #0
 8004398:	d1f3      	bne.n	8004382 <debug_int+0x28>
}
 800439a:	bf00      	nop
 800439c:	bf00      	nop
 800439e:	3720      	adds	r7, #32
 80043a0:	46bd      	mov	sp, r7
 80043a2:	bd80      	pop	{r7, pc}

080043a4 <debug_str>:

void debug_str(const char *str)
{
 80043a4:	b580      	push	{r7, lr}
 80043a6:	b082      	sub	sp, #8
 80043a8:	af00      	add	r7, sp, #0
 80043aa:	6078      	str	r0, [r7, #4]
	while (*str) {
 80043ac:	e006      	b.n	80043bc <debug_str+0x18>
		debug_char(*str++);
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	1c5a      	adds	r2, r3, #1
 80043b2:	607a      	str	r2, [r7, #4]
 80043b4:	781b      	ldrb	r3, [r3, #0]
 80043b6:	4618      	mov	r0, r3
 80043b8:	f7ff ff7e 	bl	80042b8 <debug_char>
	while (*str) {
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	781b      	ldrb	r3, [r3, #0]
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d1f4      	bne.n	80043ae <debug_str+0xa>
	}
}
 80043c4:	bf00      	nop
 80043c6:	bf00      	nop
 80043c8:	3708      	adds	r7, #8
 80043ca:	46bd      	mov	sp, r7
 80043cc:	bd80      	pop	{r7, pc}

080043ce <debug_val>:
	debug_char('\r');
	debug_char('\n');
}

void debug_val(const char *label, u4_t val)
{
 80043ce:	b580      	push	{r7, lr}
 80043d0:	b082      	sub	sp, #8
 80043d2:	af00      	add	r7, sp, #0
 80043d4:	6078      	str	r0, [r7, #4]
 80043d6:	6039      	str	r1, [r7, #0]
	debug_str(label);
 80043d8:	6878      	ldr	r0, [r7, #4]
 80043da:	f7ff ffe3 	bl	80043a4 <debug_str>
	debug_uint(val);
 80043de:	6838      	ldr	r0, [r7, #0]
 80043e0:	f7ff ff9e 	bl	8004320 <debug_uint>
	debug_char('\r');
 80043e4:	200d      	movs	r0, #13
 80043e6:	f7ff ff67 	bl	80042b8 <debug_char>
	debug_char('\n');
 80043ea:	200a      	movs	r0, #10
 80043ec:	f7ff ff64 	bl	80042b8 <debug_char>
}
 80043f0:	bf00      	nop
 80043f2:	3708      	adds	r7, #8
 80043f4:	46bd      	mov	sp, r7
 80043f6:	bd80      	pop	{r7, pc}

080043f8 <debug_valdec>:

void debug_valdec(const char *label, s4_t val)
{
 80043f8:	b580      	push	{r7, lr}
 80043fa:	b082      	sub	sp, #8
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	6078      	str	r0, [r7, #4]
 8004400:	6039      	str	r1, [r7, #0]
	debug_str(label);
 8004402:	6878      	ldr	r0, [r7, #4]
 8004404:	f7ff ffce 	bl	80043a4 <debug_str>
	debug_int(val);
 8004408:	6838      	ldr	r0, [r7, #0]
 800440a:	f7ff ffa6 	bl	800435a <debug_int>
	debug_char('\r');
 800440e:	200d      	movs	r0, #13
 8004410:	f7ff ff52 	bl	80042b8 <debug_char>
	debug_char('\n');
 8004414:	200a      	movs	r0, #10
 8004416:	f7ff ff4f 	bl	80042b8 <debug_char>
}
 800441a:	bf00      	nop
 800441c:	3708      	adds	r7, #8
 800441e:	46bd      	mov	sp, r7
 8004420:	bd80      	pop	{r7, pc}

08004422 <debug_fmt>:

int debug_fmt(char *buf, int max, s4_t val, int base, int width, char pad)
{
 8004422:	b480      	push	{r7}
 8004424:	b093      	sub	sp, #76	@ 0x4c
 8004426:	af00      	add	r7, sp, #0
 8004428:	60f8      	str	r0, [r7, #12]
 800442a:	60b9      	str	r1, [r7, #8]
 800442c:	607a      	str	r2, [r7, #4]
 800442e:	603b      	str	r3, [r7, #0]
	char num[33], *p = num, *b = buf;
 8004430:	f107 0314 	add.w	r3, r7, #20
 8004434:	647b      	str	r3, [r7, #68]	@ 0x44
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	643b      	str	r3, [r7, #64]	@ 0x40
	u4_t m, v;
	// special handling of negative decimals
	v = (base == 10 && val < 0) ? -val : val;
 800443a:	683b      	ldr	r3, [r7, #0]
 800443c:	2b0a      	cmp	r3, #10
 800443e:	d105      	bne.n	800444c <debug_fmt+0x2a>
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	2b00      	cmp	r3, #0
 8004444:	da02      	bge.n	800444c <debug_fmt+0x2a>
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	425b      	negs	r3, r3
 800444a:	e000      	b.n	800444e <debug_fmt+0x2c>
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	63fb      	str	r3, [r7, #60]	@ 0x3c
	// generate digits backwards
	do {
		*p++ = ((m = v % base) <= 9) ? m + '0' : m + 'A' - 10;
 8004450:	683a      	ldr	r2, [r7, #0]
 8004452:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004454:	fbb3 f1f2 	udiv	r1, r3, r2
 8004458:	fb01 f202 	mul.w	r2, r1, r2
 800445c:	1a9b      	subs	r3, r3, r2
 800445e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004460:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004462:	2b09      	cmp	r3, #9
 8004464:	d804      	bhi.n	8004470 <debug_fmt+0x4e>
 8004466:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004468:	b2db      	uxtb	r3, r3
 800446a:	3330      	adds	r3, #48	@ 0x30
 800446c:	b2da      	uxtb	r2, r3
 800446e:	e003      	b.n	8004478 <debug_fmt+0x56>
 8004470:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004472:	b2db      	uxtb	r3, r3
 8004474:	3337      	adds	r3, #55	@ 0x37
 8004476:	b2da      	uxtb	r2, r3
 8004478:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800447a:	1c59      	adds	r1, r3, #1
 800447c:	6479      	str	r1, [r7, #68]	@ 0x44
 800447e:	701a      	strb	r2, [r3, #0]
	} while (v /= base);
 8004480:	683b      	ldr	r3, [r7, #0]
 8004482:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004484:	fbb2 f3f3 	udiv	r3, r2, r3
 8004488:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800448a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800448c:	2b00      	cmp	r3, #0
 800448e:	d1df      	bne.n	8004450 <debug_fmt+0x2e>
	// prefix negative decimals with '-'
	if (base == 10 && val < 0) {
 8004490:	683b      	ldr	r3, [r7, #0]
 8004492:	2b0a      	cmp	r3, #10
 8004494:	d10e      	bne.n	80044b4 <debug_fmt+0x92>
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	2b00      	cmp	r3, #0
 800449a:	da0b      	bge.n	80044b4 <debug_fmt+0x92>
		*p++ = '-';
 800449c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800449e:	1c5a      	adds	r2, r3, #1
 80044a0:	647a      	str	r2, [r7, #68]	@ 0x44
 80044a2:	222d      	movs	r2, #45	@ 0x2d
 80044a4:	701a      	strb	r2, [r3, #0]
	}
	// add leading zeroes or spaces
	while (b - buf < max - 1 && b - buf < width - (p - num)) {
 80044a6:	e005      	b.n	80044b4 <debug_fmt+0x92>
		*b++ = pad;
 80044a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80044aa:	1c5a      	adds	r2, r3, #1
 80044ac:	643a      	str	r2, [r7, #64]	@ 0x40
 80044ae:	f897 2054 	ldrb.w	r2, [r7, #84]	@ 0x54
 80044b2:	701a      	strb	r2, [r3, #0]
	while (b - buf < max - 1 && b - buf < width - (p - num)) {
 80044b4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	1ad2      	subs	r2, r2, r3
 80044ba:	68bb      	ldr	r3, [r7, #8]
 80044bc:	3b01      	subs	r3, #1
 80044be:	429a      	cmp	r2, r3
 80044c0:	da0a      	bge.n	80044d8 <debug_fmt+0xb6>
 80044c2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	1ad2      	subs	r2, r2, r3
 80044c8:	f107 0314 	add.w	r3, r7, #20
 80044cc:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80044ce:	1acb      	subs	r3, r1, r3
 80044d0:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80044d2:	1acb      	subs	r3, r1, r3
 80044d4:	429a      	cmp	r2, r3
 80044d6:	dbe7      	blt.n	80044a8 <debug_fmt+0x86>
	}
	// copy digits and sign forwards
	do
		*b++ = *--p;
 80044d8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80044da:	3b01      	subs	r3, #1
 80044dc:	647b      	str	r3, [r7, #68]	@ 0x44
 80044de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80044e0:	1c5a      	adds	r2, r3, #1
 80044e2:	643a      	str	r2, [r7, #64]	@ 0x40
 80044e4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80044e6:	7812      	ldrb	r2, [r2, #0]
 80044e8:	701a      	strb	r2, [r3, #0]
	while (b - buf < max && p > num);
 80044ea:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	1ad3      	subs	r3, r2, r3
 80044f0:	68ba      	ldr	r2, [r7, #8]
 80044f2:	429a      	cmp	r2, r3
 80044f4:	dd04      	ble.n	8004500 <debug_fmt+0xde>
 80044f6:	f107 0314 	add.w	r3, r7, #20
 80044fa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80044fc:	429a      	cmp	r2, r3
 80044fe:	d8eb      	bhi.n	80044d8 <debug_fmt+0xb6>
	// return number of characters written
	return b - buf;
 8004500:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	1ad3      	subs	r3, r2, r3
}
 8004506:	4618      	mov	r0, r3
 8004508:	374c      	adds	r7, #76	@ 0x4c
 800450a:	46bd      	mov	sp, r7
 800450c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004510:	4770      	bx	lr
	...

08004514 <debug_event>:

void debug_event(int ev)
{
 8004514:	b580      	push	{r7, lr}
 8004516:	b082      	sub	sp, #8
 8004518:	af00      	add	r7, sp, #0
 800451a:	6078      	str	r0, [r7, #4]
			[EV_TXCOMPLETE] = "TXCOMPLETE", [EV_LOST_TSYNC] = "LOST_TSYNC",
			[EV_RESET] = "RESET", [EV_RXCOMPLETE] = "RXCOMPLETE", [EV_LINK_DEAD
					] = "LINK_DEAD", [EV_LINK_ALIVE] = "LINK_ALIVE",
			[EV_SCAN_FOUND] = "SCAN_FOUND", [EV_TXSTART] = "EV_TXSTART", };
	debug_str(
			(ev < sizeof(evnames) / sizeof(evnames[0])) ?
 800451c:	687b      	ldr	r3, [r7, #4]
	debug_str(
 800451e:	2b11      	cmp	r3, #17
 8004520:	d804      	bhi.n	800452c <debug_event+0x18>
 8004522:	4a09      	ldr	r2, [pc, #36]	@ (8004548 <debug_event+0x34>)
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800452a:	e000      	b.n	800452e <debug_event+0x1a>
 800452c:	4b07      	ldr	r3, [pc, #28]	@ (800454c <debug_event+0x38>)
 800452e:	4618      	mov	r0, r3
 8004530:	f7ff ff38 	bl	80043a4 <debug_str>
					evnames[ev] : "EV_UNKNOWN");
	debug_char('\r');
 8004534:	200d      	movs	r0, #13
 8004536:	f7ff febf 	bl	80042b8 <debug_char>
	debug_char('\n');
 800453a:	200a      	movs	r0, #10
 800453c:	f7ff febc 	bl	80042b8 <debug_char>
}
 8004540:	bf00      	nop
 8004542:	3708      	adds	r7, #8
 8004544:	46bd      	mov	sp, r7
 8004546:	bd80      	pop	{r7, pc}
 8004548:	20000014 	.word	0x20000014
 800454c:	0800fe80 	.word	0x0800fe80

08004550 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8004550:	b580      	push	{r7, lr}
 8004552:	b088      	sub	sp, #32
 8004554:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004556:	f107 030c 	add.w	r3, r7, #12
 800455a:	2200      	movs	r2, #0
 800455c:	601a      	str	r2, [r3, #0]
 800455e:	605a      	str	r2, [r3, #4]
 8004560:	609a      	str	r2, [r3, #8]
 8004562:	60da      	str	r2, [r3, #12]
 8004564:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004566:	4b33      	ldr	r3, [pc, #204]	@ (8004634 <MX_GPIO_Init+0xe4>)
 8004568:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800456a:	4a32      	ldr	r2, [pc, #200]	@ (8004634 <MX_GPIO_Init+0xe4>)
 800456c:	f043 0304 	orr.w	r3, r3, #4
 8004570:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004572:	4b30      	ldr	r3, [pc, #192]	@ (8004634 <MX_GPIO_Init+0xe4>)
 8004574:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004576:	f003 0304 	and.w	r3, r3, #4
 800457a:	60bb      	str	r3, [r7, #8]
 800457c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800457e:	4b2d      	ldr	r3, [pc, #180]	@ (8004634 <MX_GPIO_Init+0xe4>)
 8004580:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004582:	4a2c      	ldr	r2, [pc, #176]	@ (8004634 <MX_GPIO_Init+0xe4>)
 8004584:	f043 0301 	orr.w	r3, r3, #1
 8004588:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800458a:	4b2a      	ldr	r3, [pc, #168]	@ (8004634 <MX_GPIO_Init+0xe4>)
 800458c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800458e:	f003 0301 	and.w	r3, r3, #1
 8004592:	607b      	str	r3, [r7, #4]
 8004594:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004596:	4b27      	ldr	r3, [pc, #156]	@ (8004634 <MX_GPIO_Init+0xe4>)
 8004598:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800459a:	4a26      	ldr	r2, [pc, #152]	@ (8004634 <MX_GPIO_Init+0xe4>)
 800459c:	f043 0302 	orr.w	r3, r3, #2
 80045a0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80045a2:	4b24      	ldr	r3, [pc, #144]	@ (8004634 <MX_GPIO_Init+0xe4>)
 80045a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045a6:	f003 0302 	and.w	r3, r3, #2
 80045aa:	603b      	str	r3, [r7, #0]
 80045ac:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Alim_temp_Pin|RST_Pin|NSS_Pin, GPIO_PIN_RESET);
 80045ae:	2200      	movs	r2, #0
 80045b0:	f648 0180 	movw	r1, #34944	@ 0x8880
 80045b4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80045b8:	f006 fd86 	bl	800b0c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80045bc:	2200      	movs	r2, #0
 80045be:	2102      	movs	r1, #2
 80045c0:	481d      	ldr	r0, [pc, #116]	@ (8004638 <MX_GPIO_Init+0xe8>)
 80045c2:	f006 fd81 	bl	800b0c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Alim_temp_Pin RST_Pin NSS_Pin */
  GPIO_InitStruct.Pin = Alim_temp_Pin|RST_Pin|NSS_Pin;
 80045c6:	f648 0380 	movw	r3, #34944	@ 0x8880
 80045ca:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80045cc:	2301      	movs	r3, #1
 80045ce:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045d0:	2300      	movs	r3, #0
 80045d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80045d4:	2300      	movs	r3, #0
 80045d6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80045d8:	f107 030c 	add.w	r3, r7, #12
 80045dc:	4619      	mov	r1, r3
 80045de:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80045e2:	f006 fc07 	bl	800adf4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80045e6:	2302      	movs	r3, #2
 80045e8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80045ea:	2301      	movs	r3, #1
 80045ec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045ee:	2300      	movs	r3, #0
 80045f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80045f2:	2300      	movs	r3, #0
 80045f4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80045f6:	f107 030c 	add.w	r3, r7, #12
 80045fa:	4619      	mov	r1, r3
 80045fc:	480e      	ldr	r0, [pc, #56]	@ (8004638 <MX_GPIO_Init+0xe8>)
 80045fe:	f006 fbf9 	bl	800adf4 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIO0_Pin DIO1_Pin */
  GPIO_InitStruct.Pin = DIO0_Pin|DIO1_Pin;
 8004602:	23c0      	movs	r3, #192	@ 0xc0
 8004604:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004606:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800460a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800460c:	2300      	movs	r3, #0
 800460e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004610:	f107 030c 	add.w	r3, r7, #12
 8004614:	4619      	mov	r1, r3
 8004616:	4808      	ldr	r0, [pc, #32]	@ (8004638 <MX_GPIO_Init+0xe8>)
 8004618:	f006 fbec 	bl	800adf4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800461c:	2200      	movs	r2, #0
 800461e:	2100      	movs	r1, #0
 8004620:	2017      	movs	r0, #23
 8004622:	f006 fbb0 	bl	800ad86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8004626:	2017      	movs	r0, #23
 8004628:	f006 fbc9 	bl	800adbe <HAL_NVIC_EnableIRQ>

}
 800462c:	bf00      	nop
 800462e:	3720      	adds	r7, #32
 8004630:	46bd      	mov	sp, r7
 8004632:	bd80      	pop	{r7, pc}
 8004634:	40021000 	.word	0x40021000
 8004638:	48000400 	.word	0x48000400

0800463c <hal_io_init>:

// -----------------------------------------------------------------------------
// I/O

static void hal_io_init()
{
 800463c:	b480      	push	{r7}
 800463e:	af00      	add	r7, sp, #0
	//already done by cubemx
}
 8004640:	bf00      	nop
 8004642:	46bd      	mov	sp, r7
 8004644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004648:	4770      	bx	lr

0800464a <hal_pin_rxtx>:

// val ==1  => tx 1, rx 0 ; val == 0 => tx 0, rx 1
void hal_pin_rxtx(u1_t val)
{
 800464a:	b480      	push	{r7}
 800464c:	b083      	sub	sp, #12
 800464e:	af00      	add	r7, sp, #0
 8004650:	4603      	mov	r3, r0
 8004652:	71fb      	strb	r3, [r7, #7]
  #ifdef TX_GPIO_Port
    HAL_GPIO_WritePin(RX_GPIO_Port,RX_Pin,~val);
    HAL_GPIO_WritePin(TX_GPIO_Port,TX_Pin,val);
  #endif
#endif
}
 8004654:	bf00      	nop
 8004656:	370c      	adds	r7, #12
 8004658:	46bd      	mov	sp, r7
 800465a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465e:	4770      	bx	lr

08004660 <hal_pin_nss>:

// set radio NSS pin to given value
void hal_pin_nss(u1_t val)
{
 8004660:	b580      	push	{r7, lr}
 8004662:	b082      	sub	sp, #8
 8004664:	af00      	add	r7, sp, #0
 8004666:	4603      	mov	r3, r0
 8004668:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, val);
 800466a:	79fb      	ldrb	r3, [r7, #7]
 800466c:	461a      	mov	r2, r3
 800466e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004672:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004676:	f006 fd27 	bl	800b0c8 <HAL_GPIO_WritePin>
}
 800467a:	bf00      	nop
 800467c:	3708      	adds	r7, #8
 800467e:	46bd      	mov	sp, r7
 8004680:	bd80      	pop	{r7, pc}

08004682 <hal_pin_rst>:

// set radio RST pin to given value (or keep floating!)
void hal_pin_rst(u1_t val)
{
 8004682:	b580      	push	{r7, lr}
 8004684:	b08c      	sub	sp, #48	@ 0x30
 8004686:	af00      	add	r7, sp, #0
 8004688:	4603      	mov	r3, r0
 800468a:	71fb      	strb	r3, [r7, #7]
	if (val == 0 || val == 1) { // drive pin
 800468c:	79fb      	ldrb	r3, [r7, #7]
 800468e:	2b00      	cmp	r3, #0
 8004690:	d002      	beq.n	8004698 <hal_pin_rst+0x16>
 8004692:	79fb      	ldrb	r3, [r7, #7]
 8004694:	2b01      	cmp	r3, #1
 8004696:	d116      	bne.n	80046c6 <hal_pin_rst+0x44>
		GPIO_InitTypeDef GPIO_InitStruct;
		GPIO_InitStruct.Pin = RST_Pin;
 8004698:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800469c:	61fb      	str	r3, [r7, #28]
		GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800469e:	2301      	movs	r3, #1
 80046a0:	623b      	str	r3, [r7, #32]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80046a2:	2300      	movs	r3, #0
 80046a4:	62bb      	str	r3, [r7, #40]	@ 0x28
		HAL_GPIO_Init(RST_GPIO_Port, &GPIO_InitStruct);
 80046a6:	f107 031c 	add.w	r3, r7, #28
 80046aa:	4619      	mov	r1, r3
 80046ac:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80046b0:	f006 fba0 	bl	800adf4 <HAL_GPIO_Init>

		HAL_GPIO_WritePin(RST_GPIO_Port, RST_Pin, val);
 80046b4:	79fb      	ldrb	r3, [r7, #7]
 80046b6:	461a      	mov	r2, r3
 80046b8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80046bc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80046c0:	f006 fd02 	bl	800b0c8 <HAL_GPIO_WritePin>
	if (val == 0 || val == 1) { // drive pin
 80046c4:	e00e      	b.n	80046e4 <hal_pin_rst+0x62>

	} else { // keep pin floating
		GPIO_InitTypeDef GPIO_InitStruct;
		GPIO_InitStruct.Pin = RST_Pin;
 80046c6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80046ca:	60bb      	str	r3, [r7, #8]
		GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80046cc:	2300      	movs	r3, #0
 80046ce:	60fb      	str	r3, [r7, #12]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046d0:	2300      	movs	r3, #0
 80046d2:	613b      	str	r3, [r7, #16]
		HAL_GPIO_Init(RST_GPIO_Port, &GPIO_InitStruct);
 80046d4:	f107 0308 	add.w	r3, r7, #8
 80046d8:	4619      	mov	r1, r3
 80046da:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80046de:	f006 fb89 	bl	800adf4 <HAL_GPIO_Init>
	}
}
 80046e2:	bf00      	nop
 80046e4:	bf00      	nop
 80046e6:	3730      	adds	r7, #48	@ 0x30
 80046e8:	46bd      	mov	sp, r7
 80046ea:	bd80      	pop	{r7, pc}

080046ec <HAL_GPIO_EXTI_Callback>:

extern void radio_irq_handler(u1_t dio);

// generic EXTI IRQ handler for all channels
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin_int)
{
 80046ec:	b580      	push	{r7, lr}
 80046ee:	b082      	sub	sp, #8
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	4603      	mov	r3, r0
 80046f4:	80fb      	strh	r3, [r7, #6]
	// DIO 0
	if (GPIO_Pin_int == DIO0_Pin) {
 80046f6:	88fb      	ldrh	r3, [r7, #6]
 80046f8:	2b40      	cmp	r3, #64	@ 0x40
 80046fa:	d102      	bne.n	8004702 <HAL_GPIO_EXTI_Callback+0x16>
		// invoke radio handler (on IRQ!)
		radio_irq_handler(0);
 80046fc:	2000      	movs	r0, #0
 80046fe:	f004 fa41 	bl	8008b84 <radio_irq_handler>
	}
	// DIO 1
	if (GPIO_Pin_int == DIO1_Pin) {
 8004702:	88fb      	ldrh	r3, [r7, #6]
 8004704:	2b80      	cmp	r3, #128	@ 0x80
 8004706:	d102      	bne.n	800470e <HAL_GPIO_EXTI_Callback+0x22>
		// invoke radio handler (on IRQ!)
		radio_irq_handler(1);
 8004708:	2001      	movs	r0, #1
 800470a:	f004 fa3b 	bl	8008b84 <radio_irq_handler>
	// DIO 2
//	if(GPIO_Pin_int == DIO2_Pin) {
	//    // invoke radio handler (on IRQ!)
//	    radio_irq_handler(2);
//	}
}
 800470e:	bf00      	nop
 8004710:	3708      	adds	r7, #8
 8004712:	46bd      	mov	sp, r7
 8004714:	bd80      	pop	{r7, pc}

08004716 <hal_spi_init>:

// -----------------------------------------------------------------------------
// SPI
void hal_spi_init()
{
 8004716:	b480      	push	{r7}
 8004718:	af00      	add	r7, sp, #0
	// already done by cube mx
}
 800471a:	bf00      	nop
 800471c:	46bd      	mov	sp, r7
 800471e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004722:	4770      	bx	lr

08004724 <hal_spi>:

// perform SPI transaction with radio
u1_t hal_spi(u1_t out)
{
 8004724:	b580      	push	{r7, lr}
 8004726:	b086      	sub	sp, #24
 8004728:	af02      	add	r7, sp, #8
 800472a:	4603      	mov	r3, r0
 800472c:	71fb      	strb	r3, [r7, #7]
	char outbuffer[] = "";
 800472e:	2300      	movs	r3, #0
 8004730:	733b      	strb	r3, [r7, #12]
	char inbuffer[] = "";
 8004732:	2300      	movs	r3, #0
 8004734:	723b      	strb	r3, [r7, #8]
	outbuffer[0] = out;
 8004736:	79fb      	ldrb	r3, [r7, #7]
 8004738:	733b      	strb	r3, [r7, #12]
	HAL_SPI_TransmitReceive(&mySPI, outbuffer, inbuffer, sizeof(outbuffer),
 800473a:	f107 0208 	add.w	r2, r7, #8
 800473e:	f107 010c 	add.w	r1, r7, #12
 8004742:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004746:	9300      	str	r3, [sp, #0]
 8004748:	2301      	movs	r3, #1
 800474a:	4804      	ldr	r0, [pc, #16]	@ (800475c <hal_spi+0x38>)
 800474c:	f008 fe23 	bl	800d396 <HAL_SPI_TransmitReceive>
	HAL_MAX_DELAY);
	return inbuffer[0];
 8004750:	7a3b      	ldrb	r3, [r7, #8]
}
 8004752:	4618      	mov	r0, r3
 8004754:	3710      	adds	r7, #16
 8004756:	46bd      	mov	sp, r7
 8004758:	bd80      	pop	{r7, pc}
 800475a:	bf00      	nop
 800475c:	2000056c 	.word	0x2000056c

08004760 <hal_time_init>:

// -----------------------------------------------------------------------------
// TIME
static void hal_time_init()
{
 8004760:	b480      	push	{r7}
 8004762:	af00      	add	r7, sp, #0
	// already done by cubemx
}
 8004764:	bf00      	nop
 8004766:	46bd      	mov	sp, r7
 8004768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800476c:	4770      	bx	lr
	...

08004770 <hal_ticks>:

u4_t hal_ticks()
{
 8004770:	b580      	push	{r7, lr}
 8004772:	b082      	sub	sp, #8
 8004774:	af00      	add	r7, sp, #0
	hal_disableIRQs();
 8004776:	f000 f8a5 	bl	80048c4 <hal_disableIRQs>
	u4_t t = HAL.ticks;
 800477a:	4b13      	ldr	r3, [pc, #76]	@ (80047c8 <hal_ticks+0x58>)
 800477c:	685b      	ldr	r3, [r3, #4]
 800477e:	607b      	str	r3, [r7, #4]
	u2_t cnt = __HAL_TIM_GET_COUNTER(&myTIMER);
 8004780:	4b12      	ldr	r3, [pc, #72]	@ (80047cc <hal_ticks+0x5c>)
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004786:	807b      	strh	r3, [r7, #2]
	if (__HAL_TIM_GET_FLAG(&myTIMER, TIM_FLAG_CC1) != RESET) {
 8004788:	4b10      	ldr	r3, [pc, #64]	@ (80047cc <hal_ticks+0x5c>)
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	691b      	ldr	r3, [r3, #16]
 800478e:	f003 0302 	and.w	r3, r3, #2
 8004792:	2b02      	cmp	r3, #2
 8004794:	d10d      	bne.n	80047b2 <hal_ticks+0x42>
		if (__HAL_TIM_GET_IT_SOURCE(&myTIMER, TIM_IT_CC1) != RESET) {
 8004796:	4b0d      	ldr	r3, [pc, #52]	@ (80047cc <hal_ticks+0x5c>)
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	68db      	ldr	r3, [r3, #12]
 800479c:	f003 0302 	and.w	r3, r3, #2
 80047a0:	2b02      	cmp	r3, #2
 80047a2:	d106      	bne.n	80047b2 <hal_ticks+0x42>
			cnt = __HAL_TIM_GET_COUNTER(&myTIMER);
 80047a4:	4b09      	ldr	r3, [pc, #36]	@ (80047cc <hal_ticks+0x5c>)
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047aa:	807b      	strh	r3, [r7, #2]
			t++;
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	3301      	adds	r3, #1
 80047b0:	607b      	str	r3, [r7, #4]
		}
	}
	hal_enableIRQs();
 80047b2:	f000 f897 	bl	80048e4 <hal_enableIRQs>
	return (t << 16) | cnt;
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	041a      	lsls	r2, r3, #16
 80047ba:	887b      	ldrh	r3, [r7, #2]
 80047bc:	4313      	orrs	r3, r2
}
 80047be:	4618      	mov	r0, r3
 80047c0:	3708      	adds	r7, #8
 80047c2:	46bd      	mov	sp, r7
 80047c4:	bd80      	pop	{r7, pc}
 80047c6:	bf00      	nop
 80047c8:	200002e0 	.word	0x200002e0
 80047cc:	20000620 	.word	0x20000620

080047d0 <hal_ticksplusplus>:

void hal_ticksplusplus(void)
{
 80047d0:	b480      	push	{r7}
 80047d2:	af00      	add	r7, sp, #0
	HAL.ticks++;
 80047d4:	4b04      	ldr	r3, [pc, #16]	@ (80047e8 <hal_ticksplusplus+0x18>)
 80047d6:	685b      	ldr	r3, [r3, #4]
 80047d8:	3301      	adds	r3, #1
 80047da:	4a03      	ldr	r2, [pc, #12]	@ (80047e8 <hal_ticksplusplus+0x18>)
 80047dc:	6053      	str	r3, [r2, #4]
}
 80047de:	bf00      	nop
 80047e0:	46bd      	mov	sp, r7
 80047e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e6:	4770      	bx	lr
 80047e8:	200002e0 	.word	0x200002e0

080047ec <deltaticks>:

// return modified delta ticks from now to specified ticktime (0 for past, FFFF for far future)
static u2_t deltaticks(u4_t time)
{
 80047ec:	b580      	push	{r7, lr}
 80047ee:	b084      	sub	sp, #16
 80047f0:	af00      	add	r7, sp, #0
 80047f2:	6078      	str	r0, [r7, #4]
	u4_t t = hal_ticks();
 80047f4:	f7ff ffbc 	bl	8004770 <hal_ticks>
 80047f8:	60f8      	str	r0, [r7, #12]
	s4_t d = time - t;
 80047fa:	687a      	ldr	r2, [r7, #4]
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	1ad3      	subs	r3, r2, r3
 8004800:	60bb      	str	r3, [r7, #8]
	if (d <= 0)
 8004802:	68bb      	ldr	r3, [r7, #8]
 8004804:	2b00      	cmp	r3, #0
 8004806:	dc01      	bgt.n	800480c <deltaticks+0x20>
		return 0;    // in the past
 8004808:	2300      	movs	r3, #0
 800480a:	e008      	b.n	800481e <deltaticks+0x32>
	if ((d >> 16) != 0)
 800480c:	68bb      	ldr	r3, [r7, #8]
 800480e:	141b      	asrs	r3, r3, #16
 8004810:	2b00      	cmp	r3, #0
 8004812:	d002      	beq.n	800481a <deltaticks+0x2e>
		return 0xFFFF; // far ahead
 8004814:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004818:	e001      	b.n	800481e <deltaticks+0x32>
	return (u2_t) d;
 800481a:	68bb      	ldr	r3, [r7, #8]
 800481c:	b29b      	uxth	r3, r3
}
 800481e:	4618      	mov	r0, r3
 8004820:	3710      	adds	r7, #16
 8004822:	46bd      	mov	sp, r7
 8004824:	bd80      	pop	{r7, pc}

08004826 <hal_waitUntil>:

void hal_waitUntil(u4_t time)
{
 8004826:	b580      	push	{r7, lr}
 8004828:	b082      	sub	sp, #8
 800482a:	af00      	add	r7, sp, #0
 800482c:	6078      	str	r0, [r7, #4]
	while (deltaticks(time) != 0)
 800482e:	bf00      	nop
 8004830:	6878      	ldr	r0, [r7, #4]
 8004832:	f7ff ffdb 	bl	80047ec <deltaticks>
 8004836:	4603      	mov	r3, r0
 8004838:	2b00      	cmp	r3, #0
 800483a:	d1f9      	bne.n	8004830 <hal_waitUntil+0xa>
		; // busy wait until timestamp is reached
}
 800483c:	bf00      	nop
 800483e:	bf00      	nop
 8004840:	3708      	adds	r7, #8
 8004842:	46bd      	mov	sp, r7
 8004844:	bd80      	pop	{r7, pc}
	...

08004848 <hal_checkTimer>:

// check and rewind for target time
u1_t hal_checkTimer(u4_t time)
{
 8004848:	b580      	push	{r7, lr}
 800484a:	b084      	sub	sp, #16
 800484c:	af00      	add	r7, sp, #0
 800484e:	6078      	str	r0, [r7, #4]
	u2_t dt;
	myTIMER.Instance->SR &= ~TIM_SR_CC1IF; // clear any pending interrupts
 8004850:	4b1b      	ldr	r3, [pc, #108]	@ (80048c0 <hal_checkTimer+0x78>)
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	691a      	ldr	r2, [r3, #16]
 8004856:	4b1a      	ldr	r3, [pc, #104]	@ (80048c0 <hal_checkTimer+0x78>)
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f022 0202 	bic.w	r2, r2, #2
 800485e:	611a      	str	r2, [r3, #16]
	if ((dt = deltaticks(time)) < 5) { // event is now (a few ticks ahead)
 8004860:	6878      	ldr	r0, [r7, #4]
 8004862:	f7ff ffc3 	bl	80047ec <deltaticks>
 8004866:	4603      	mov	r3, r0
 8004868:	81fb      	strh	r3, [r7, #14]
 800486a:	89fb      	ldrh	r3, [r7, #14]
 800486c:	2b04      	cmp	r3, #4
 800486e:	d809      	bhi.n	8004884 <hal_checkTimer+0x3c>
		myTIMER.Instance->DIER &= ~TIM_DIER_CC1IE; // disable IE
 8004870:	4b13      	ldr	r3, [pc, #76]	@ (80048c0 <hal_checkTimer+0x78>)
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	68da      	ldr	r2, [r3, #12]
 8004876:	4b12      	ldr	r3, [pc, #72]	@ (80048c0 <hal_checkTimer+0x78>)
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	f022 0202 	bic.w	r2, r2, #2
 800487e:	60da      	str	r2, [r3, #12]
		return 1;
 8004880:	2301      	movs	r3, #1
 8004882:	e018      	b.n	80048b6 <hal_checkTimer+0x6e>
	} else { // rewind timer (fully or to exact time))
		myTIMER.Instance->CCR1 = myTIMER.Instance->CNT + dt;   // set comparator
 8004884:	4b0e      	ldr	r3, [pc, #56]	@ (80048c0 <hal_checkTimer+0x78>)
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800488a:	89fa      	ldrh	r2, [r7, #14]
 800488c:	4b0c      	ldr	r3, [pc, #48]	@ (80048c0 <hal_checkTimer+0x78>)
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	440a      	add	r2, r1
 8004892:	635a      	str	r2, [r3, #52]	@ 0x34
		myTIMER.Instance->DIER |= TIM_DIER_CC1IE;  // enable IE
 8004894:	4b0a      	ldr	r3, [pc, #40]	@ (80048c0 <hal_checkTimer+0x78>)
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	68da      	ldr	r2, [r3, #12]
 800489a:	4b09      	ldr	r3, [pc, #36]	@ (80048c0 <hal_checkTimer+0x78>)
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f042 0202 	orr.w	r2, r2, #2
 80048a2:	60da      	str	r2, [r3, #12]
		myTIMER.Instance->CCER |= TIM_CCER_CC1E; // enable capture/compare uint 2
 80048a4:	4b06      	ldr	r3, [pc, #24]	@ (80048c0 <hal_checkTimer+0x78>)
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	6a1a      	ldr	r2, [r3, #32]
 80048aa:	4b05      	ldr	r3, [pc, #20]	@ (80048c0 <hal_checkTimer+0x78>)
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	f042 0201 	orr.w	r2, r2, #1
 80048b2:	621a      	str	r2, [r3, #32]
		return 0;
 80048b4:	2300      	movs	r3, #0
	}
}
 80048b6:	4618      	mov	r0, r3
 80048b8:	3710      	adds	r7, #16
 80048ba:	46bd      	mov	sp, r7
 80048bc:	bd80      	pop	{r7, pc}
 80048be:	bf00      	nop
 80048c0:	20000620 	.word	0x20000620

080048c4 <hal_disableIRQs>:

// -----------------------------------------------------------------------------
// IRQ
void hal_disableIRQs()
{
 80048c4:	b480      	push	{r7}
 80048c6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80048c8:	b672      	cpsid	i
}
 80048ca:	bf00      	nop
	__disable_irq();
	//__set_BASEPRI(1 << 4);
	HAL.irqlevel++;
 80048cc:	4b04      	ldr	r3, [pc, #16]	@ (80048e0 <hal_disableIRQs+0x1c>)
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	3301      	adds	r3, #1
 80048d2:	4a03      	ldr	r2, [pc, #12]	@ (80048e0 <hal_disableIRQs+0x1c>)
 80048d4:	6013      	str	r3, [r2, #0]
}
 80048d6:	bf00      	nop
 80048d8:	46bd      	mov	sp, r7
 80048da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048de:	4770      	bx	lr
 80048e0:	200002e0 	.word	0x200002e0

080048e4 <hal_enableIRQs>:

void hal_enableIRQs()
{
 80048e4:	b480      	push	{r7}
 80048e6:	af00      	add	r7, sp, #0
	if (--HAL.irqlevel == 0) {
 80048e8:	4b07      	ldr	r3, [pc, #28]	@ (8004908 <hal_enableIRQs+0x24>)
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	3b01      	subs	r3, #1
 80048ee:	4a06      	ldr	r2, [pc, #24]	@ (8004908 <hal_enableIRQs+0x24>)
 80048f0:	6013      	str	r3, [r2, #0]
 80048f2:	4b05      	ldr	r3, [pc, #20]	@ (8004908 <hal_enableIRQs+0x24>)
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d101      	bne.n	80048fe <hal_enableIRQs+0x1a>
  __ASM volatile ("cpsie i" : : : "memory");
 80048fa:	b662      	cpsie	i
}
 80048fc:	bf00      	nop
		__enable_irq();
		//__set_BASEPRI(0);
	}
}
 80048fe:	bf00      	nop
 8004900:	46bd      	mov	sp, r7
 8004902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004906:	4770      	bx	lr
 8004908:	200002e0 	.word	0x200002e0

0800490c <hal_sleep>:

void hal_sleep()
{
 800490c:	b480      	push	{r7}
 800490e:	af00      	add	r7, sp, #0
	// low power sleep mode
#ifndef CFG_no_low_power_sleep_mode
	// PWR->CR |= PWR_CR_LPSDSR;
#endif
	// suspend execution until IRQ, regardless of the CPSR I-bit
	__WFI();
 8004910:	bf30      	wfi
}
 8004912:	bf00      	nop
 8004914:	46bd      	mov	sp, r7
 8004916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800491a:	4770      	bx	lr

0800491c <hal_init>:

// -----------------------------------------------------------------------------

void hal_init()
{
 800491c:	b580      	push	{r7, lr}
 800491e:	af00      	add	r7, sp, #0
	memset(&HAL, 0x00, sizeof(HAL));
 8004920:	2208      	movs	r2, #8
 8004922:	2100      	movs	r1, #0
 8004924:	4807      	ldr	r0, [pc, #28]	@ (8004944 <hal_init+0x28>)
 8004926:	f00a f99b 	bl	800ec60 <memset>
	hal_disableIRQs();
 800492a:	f7ff ffcb 	bl	80048c4 <hal_disableIRQs>
	// configure radio I/O and interrupt handler
	hal_io_init();
 800492e:	f7ff fe85 	bl	800463c <hal_io_init>
	// configure radio SPI
	hal_spi_init();
 8004932:	f7ff fef0 	bl	8004716 <hal_spi_init>
	// configure timer and interrupt handler
	hal_time_init();
 8004936:	f7ff ff13 	bl	8004760 <hal_time_init>
	hal_enableIRQs();
 800493a:	f7ff ffd3 	bl	80048e4 <hal_enableIRQs>
}
 800493e:	bf00      	nop
 8004940:	bd80      	pop	{r7, pc}
 8004942:	bf00      	nop
 8004944:	200002e0 	.word	0x200002e0

08004948 <hal_failed>:

void hal_failed()
{
 8004948:	b580      	push	{r7, lr}
 800494a:	af00      	add	r7, sp, #0
	// HALT...
	hal_disableIRQs();
 800494c:	f7ff ffba 	bl	80048c4 <hal_disableIRQs>
	hal_sleep();
 8004950:	f7ff ffdc 	bl	800490c <hal_sleep>
	while (1)
 8004954:	bf00      	nop
 8004956:	e7fd      	b.n	8004954 <hal_failed+0xc>

08004958 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8004958:	b580      	push	{r7, lr}
 800495a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800495c:	4b1b      	ldr	r3, [pc, #108]	@ (80049cc <MX_I2C1_Init+0x74>)
 800495e:	4a1c      	ldr	r2, [pc, #112]	@ (80049d0 <MX_I2C1_Init+0x78>)
 8004960:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10D19CE4;
 8004962:	4b1a      	ldr	r3, [pc, #104]	@ (80049cc <MX_I2C1_Init+0x74>)
 8004964:	4a1b      	ldr	r2, [pc, #108]	@ (80049d4 <MX_I2C1_Init+0x7c>)
 8004966:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8004968:	4b18      	ldr	r3, [pc, #96]	@ (80049cc <MX_I2C1_Init+0x74>)
 800496a:	2200      	movs	r2, #0
 800496c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800496e:	4b17      	ldr	r3, [pc, #92]	@ (80049cc <MX_I2C1_Init+0x74>)
 8004970:	2201      	movs	r2, #1
 8004972:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004974:	4b15      	ldr	r3, [pc, #84]	@ (80049cc <MX_I2C1_Init+0x74>)
 8004976:	2200      	movs	r2, #0
 8004978:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800497a:	4b14      	ldr	r3, [pc, #80]	@ (80049cc <MX_I2C1_Init+0x74>)
 800497c:	2200      	movs	r2, #0
 800497e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8004980:	4b12      	ldr	r3, [pc, #72]	@ (80049cc <MX_I2C1_Init+0x74>)
 8004982:	2200      	movs	r2, #0
 8004984:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004986:	4b11      	ldr	r3, [pc, #68]	@ (80049cc <MX_I2C1_Init+0x74>)
 8004988:	2200      	movs	r2, #0
 800498a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800498c:	4b0f      	ldr	r3, [pc, #60]	@ (80049cc <MX_I2C1_Init+0x74>)
 800498e:	2200      	movs	r2, #0
 8004990:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8004992:	480e      	ldr	r0, [pc, #56]	@ (80049cc <MX_I2C1_Init+0x74>)
 8004994:	f006 fbc8 	bl	800b128 <HAL_I2C_Init>
 8004998:	4603      	mov	r3, r0
 800499a:	2b00      	cmp	r3, #0
 800499c:	d001      	beq.n	80049a2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800499e:	f003 fb89 	bl	80080b4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80049a2:	2100      	movs	r1, #0
 80049a4:	4809      	ldr	r0, [pc, #36]	@ (80049cc <MX_I2C1_Init+0x74>)
 80049a6:	f007 fa37 	bl	800be18 <HAL_I2CEx_ConfigAnalogFilter>
 80049aa:	4603      	mov	r3, r0
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d001      	beq.n	80049b4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80049b0:	f003 fb80 	bl	80080b4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80049b4:	2100      	movs	r1, #0
 80049b6:	4805      	ldr	r0, [pc, #20]	@ (80049cc <MX_I2C1_Init+0x74>)
 80049b8:	f007 fa79 	bl	800beae <HAL_I2CEx_ConfigDigitalFilter>
 80049bc:	4603      	mov	r3, r0
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d001      	beq.n	80049c6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80049c2:	f003 fb77 	bl	80080b4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80049c6:	bf00      	nop
 80049c8:	bd80      	pop	{r7, pc}
 80049ca:	bf00      	nop
 80049cc:	200002e8 	.word	0x200002e8
 80049d0:	40005400 	.word	0x40005400
 80049d4:	10d19ce4 	.word	0x10d19ce4

080049d8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80049d8:	b580      	push	{r7, lr}
 80049da:	b09e      	sub	sp, #120	@ 0x78
 80049dc:	af00      	add	r7, sp, #0
 80049de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80049e0:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80049e4:	2200      	movs	r2, #0
 80049e6:	601a      	str	r2, [r3, #0]
 80049e8:	605a      	str	r2, [r3, #4]
 80049ea:	609a      	str	r2, [r3, #8]
 80049ec:	60da      	str	r2, [r3, #12]
 80049ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80049f0:	f107 0310 	add.w	r3, r7, #16
 80049f4:	2254      	movs	r2, #84	@ 0x54
 80049f6:	2100      	movs	r1, #0
 80049f8:	4618      	mov	r0, r3
 80049fa:	f00a f931 	bl	800ec60 <memset>
  if(i2cHandle->Instance==I2C1)
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	4a1f      	ldr	r2, [pc, #124]	@ (8004a80 <HAL_I2C_MspInit+0xa8>)
 8004a04:	4293      	cmp	r3, r2
 8004a06:	d137      	bne.n	8004a78 <HAL_I2C_MspInit+0xa0>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8004a08:	2340      	movs	r3, #64	@ 0x40
 8004a0a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8004a0c:	2300      	movs	r3, #0
 8004a0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004a10:	f107 0310 	add.w	r3, r7, #16
 8004a14:	4618      	mov	r0, r3
 8004a16:	f008 f933 	bl	800cc80 <HAL_RCCEx_PeriphCLKConfig>
 8004a1a:	4603      	mov	r3, r0
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d001      	beq.n	8004a24 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8004a20:	f003 fb48 	bl	80080b4 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004a24:	4b17      	ldr	r3, [pc, #92]	@ (8004a84 <HAL_I2C_MspInit+0xac>)
 8004a26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a28:	4a16      	ldr	r2, [pc, #88]	@ (8004a84 <HAL_I2C_MspInit+0xac>)
 8004a2a:	f043 0301 	orr.w	r3, r3, #1
 8004a2e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004a30:	4b14      	ldr	r3, [pc, #80]	@ (8004a84 <HAL_I2C_MspInit+0xac>)
 8004a32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a34:	f003 0301 	and.w	r3, r3, #1
 8004a38:	60fb      	str	r3, [r7, #12]
 8004a3a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8004a3c:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8004a40:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004a42:	2312      	movs	r3, #18
 8004a44:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a46:	2300      	movs	r3, #0
 8004a48:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a4a:	2303      	movs	r3, #3
 8004a4c:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004a4e:	2304      	movs	r3, #4
 8004a50:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004a52:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8004a56:	4619      	mov	r1, r3
 8004a58:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004a5c:	f006 f9ca 	bl	800adf4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004a60:	4b08      	ldr	r3, [pc, #32]	@ (8004a84 <HAL_I2C_MspInit+0xac>)
 8004a62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a64:	4a07      	ldr	r2, [pc, #28]	@ (8004a84 <HAL_I2C_MspInit+0xac>)
 8004a66:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004a6a:	6593      	str	r3, [r2, #88]	@ 0x58
 8004a6c:	4b05      	ldr	r3, [pc, #20]	@ (8004a84 <HAL_I2C_MspInit+0xac>)
 8004a6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a70:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004a74:	60bb      	str	r3, [r7, #8]
 8004a76:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8004a78:	bf00      	nop
 8004a7a:	3778      	adds	r7, #120	@ 0x78
 8004a7c:	46bd      	mov	sp, r7
 8004a7e:	bd80      	pop	{r7, pc}
 8004a80:	40005400 	.word	0x40005400
 8004a84:	40021000 	.word	0x40021000

08004a88 <getSf>:
enum {
	RSSI_OFF = 64, SNR_SCALEUP = 4
};

inline sf_t getSf(rps_t params)
{
 8004a88:	b480      	push	{r7}
 8004a8a:	b083      	sub	sp, #12
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	4603      	mov	r3, r0
 8004a90:	80fb      	strh	r3, [r7, #6]
	return (sf_t) (params & 0x7);
 8004a92:	88fb      	ldrh	r3, [r7, #6]
 8004a94:	b2db      	uxtb	r3, r3
 8004a96:	f003 0307 	and.w	r3, r3, #7
 8004a9a:	b2db      	uxtb	r3, r3
}
 8004a9c:	4618      	mov	r0, r3
 8004a9e:	370c      	adds	r7, #12
 8004aa0:	46bd      	mov	sp, r7
 8004aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa6:	4770      	bx	lr

08004aa8 <getBw>:
inline rps_t setSf(rps_t params, sf_t sf)
{
	return (rps_t) ((params & ~0x7) | sf);
}
inline bw_t getBw(rps_t params)
{
 8004aa8:	b480      	push	{r7}
 8004aaa:	b083      	sub	sp, #12
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	4603      	mov	r3, r0
 8004ab0:	80fb      	strh	r3, [r7, #6]
	return (bw_t) ((params >> 3) & 0x3);
 8004ab2:	88fb      	ldrh	r3, [r7, #6]
 8004ab4:	08db      	lsrs	r3, r3, #3
 8004ab6:	b29b      	uxth	r3, r3
 8004ab8:	b2db      	uxtb	r3, r3
 8004aba:	f003 0303 	and.w	r3, r3, #3
 8004abe:	b2db      	uxtb	r3, r3
}
 8004ac0:	4618      	mov	r0, r3
 8004ac2:	370c      	adds	r7, #12
 8004ac4:	46bd      	mov	sp, r7
 8004ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aca:	4770      	bx	lr

08004acc <getCr>:
inline rps_t setBw(rps_t params, bw_t cr)
{
	return (rps_t) ((params & ~0x18) | (cr << 3));
}
inline cr_t getCr(rps_t params)
{
 8004acc:	b480      	push	{r7}
 8004ace:	b083      	sub	sp, #12
 8004ad0:	af00      	add	r7, sp, #0
 8004ad2:	4603      	mov	r3, r0
 8004ad4:	80fb      	strh	r3, [r7, #6]
	return (cr_t) ((params >> 5) & 0x3);
 8004ad6:	88fb      	ldrh	r3, [r7, #6]
 8004ad8:	095b      	lsrs	r3, r3, #5
 8004ada:	b29b      	uxth	r3, r3
 8004adc:	b2db      	uxtb	r3, r3
 8004ade:	f003 0303 	and.w	r3, r3, #3
 8004ae2:	b2db      	uxtb	r3, r3
}
 8004ae4:	4618      	mov	r0, r3
 8004ae6:	370c      	adds	r7, #12
 8004ae8:	46bd      	mov	sp, r7
 8004aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aee:	4770      	bx	lr

08004af0 <setCr>:
inline rps_t setCr(rps_t params, cr_t cr)
{
 8004af0:	b480      	push	{r7}
 8004af2:	b083      	sub	sp, #12
 8004af4:	af00      	add	r7, sp, #0
 8004af6:	4603      	mov	r3, r0
 8004af8:	460a      	mov	r2, r1
 8004afa:	80fb      	strh	r3, [r7, #6]
 8004afc:	4613      	mov	r3, r2
 8004afe:	717b      	strb	r3, [r7, #5]
	return (rps_t) ((params & ~0x60) | (cr << 5));
 8004b00:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004b04:	f023 0360 	bic.w	r3, r3, #96	@ 0x60
 8004b08:	b21a      	sxth	r2, r3
 8004b0a:	797b      	ldrb	r3, [r7, #5]
 8004b0c:	015b      	lsls	r3, r3, #5
 8004b0e:	b21b      	sxth	r3, r3
 8004b10:	4313      	orrs	r3, r2
 8004b12:	b21b      	sxth	r3, r3
 8004b14:	b29b      	uxth	r3, r3
}
 8004b16:	4618      	mov	r0, r3
 8004b18:	370c      	adds	r7, #12
 8004b1a:	46bd      	mov	sp, r7
 8004b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b20:	4770      	bx	lr

08004b22 <getNocrc>:
inline int getNocrc(rps_t params)
{
 8004b22:	b480      	push	{r7}
 8004b24:	b083      	sub	sp, #12
 8004b26:	af00      	add	r7, sp, #0
 8004b28:	4603      	mov	r3, r0
 8004b2a:	80fb      	strh	r3, [r7, #6]
	return ((params >> 7) & 0x1);
 8004b2c:	88fb      	ldrh	r3, [r7, #6]
 8004b2e:	09db      	lsrs	r3, r3, #7
 8004b30:	b29b      	uxth	r3, r3
 8004b32:	f003 0301 	and.w	r3, r3, #1
}
 8004b36:	4618      	mov	r0, r3
 8004b38:	370c      	adds	r7, #12
 8004b3a:	46bd      	mov	sp, r7
 8004b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b40:	4770      	bx	lr

08004b42 <setNocrc>:
inline rps_t setNocrc(rps_t params, int nocrc)
{
 8004b42:	b480      	push	{r7}
 8004b44:	b083      	sub	sp, #12
 8004b46:	af00      	add	r7, sp, #0
 8004b48:	4603      	mov	r3, r0
 8004b4a:	6039      	str	r1, [r7, #0]
 8004b4c:	80fb      	strh	r3, [r7, #6]
	return (rps_t) ((params & ~0x80) | (nocrc << 7));
 8004b4e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004b52:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004b56:	b21a      	sxth	r2, r3
 8004b58:	683b      	ldr	r3, [r7, #0]
 8004b5a:	01db      	lsls	r3, r3, #7
 8004b5c:	b21b      	sxth	r3, r3
 8004b5e:	4313      	orrs	r3, r2
 8004b60:	b21b      	sxth	r3, r3
 8004b62:	b29b      	uxth	r3, r3
}
 8004b64:	4618      	mov	r0, r3
 8004b66:	370c      	adds	r7, #12
 8004b68:	46bd      	mov	sp, r7
 8004b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b6e:	4770      	bx	lr

08004b70 <getIh>:
inline int getIh(rps_t params)
{
 8004b70:	b480      	push	{r7}
 8004b72:	b083      	sub	sp, #12
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	4603      	mov	r3, r0
 8004b78:	80fb      	strh	r3, [r7, #6]
	return ((params >> 8) & 0xFF);
 8004b7a:	88fb      	ldrh	r3, [r7, #6]
 8004b7c:	0a1b      	lsrs	r3, r3, #8
 8004b7e:	b29b      	uxth	r3, r3
 8004b80:	b2db      	uxtb	r3, r3
}
 8004b82:	4618      	mov	r0, r3
 8004b84:	370c      	adds	r7, #12
 8004b86:	46bd      	mov	sp, r7
 8004b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b8c:	4770      	bx	lr

08004b8e <setIh>:
inline rps_t setIh(rps_t params, int ih)
{
 8004b8e:	b480      	push	{r7}
 8004b90:	b083      	sub	sp, #12
 8004b92:	af00      	add	r7, sp, #0
 8004b94:	4603      	mov	r3, r0
 8004b96:	6039      	str	r1, [r7, #0]
 8004b98:	80fb      	strh	r3, [r7, #6]
	return (rps_t) ((params & ~0xFF00) | (ih << 8));
 8004b9a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004b9e:	b2db      	uxtb	r3, r3
 8004ba0:	b21a      	sxth	r2, r3
 8004ba2:	683b      	ldr	r3, [r7, #0]
 8004ba4:	021b      	lsls	r3, r3, #8
 8004ba6:	b21b      	sxth	r3, r3
 8004ba8:	4313      	orrs	r3, r2
 8004baa:	b21b      	sxth	r3, r3
 8004bac:	b29b      	uxth	r3, r3
}
 8004bae:	4618      	mov	r0, r3
 8004bb0:	370c      	adds	r7, #12
 8004bb2:	46bd      	mov	sp, r7
 8004bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb8:	4770      	bx	lr
	...

08004bbc <updr2rps>:
	return ((r1 ^ r2) & 0x1F) == 0;
}

extern const u1_t _DR2RPS_CRC[];
inline rps_t updr2rps(dr_t dr)
{
 8004bbc:	b480      	push	{r7}
 8004bbe:	b083      	sub	sp, #12
 8004bc0:	af00      	add	r7, sp, #0
 8004bc2:	4603      	mov	r3, r0
 8004bc4:	71fb      	strb	r3, [r7, #7]
	return (rps_t) _DR2RPS_CRC[dr + 1];
 8004bc6:	79fb      	ldrb	r3, [r7, #7]
 8004bc8:	3301      	adds	r3, #1
 8004bca:	4a04      	ldr	r2, [pc, #16]	@ (8004bdc <updr2rps+0x20>)
 8004bcc:	5cd3      	ldrb	r3, [r2, r3]
}
 8004bce:	4618      	mov	r0, r3
 8004bd0:	370c      	adds	r7, #12
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd8:	4770      	bx	lr
 8004bda:	bf00      	nop
 8004bdc:	0801121c 	.word	0x0801121c

08004be0 <dndr2rps>:
inline rps_t dndr2rps(dr_t dr)
{
 8004be0:	b580      	push	{r7, lr}
 8004be2:	b082      	sub	sp, #8
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	4603      	mov	r3, r0
 8004be8:	71fb      	strb	r3, [r7, #7]
	return setNocrc(updr2rps(dr), 1);
 8004bea:	79fb      	ldrb	r3, [r7, #7]
 8004bec:	4618      	mov	r0, r3
 8004bee:	f7ff ffe5 	bl	8004bbc <updr2rps>
 8004bf2:	4603      	mov	r3, r0
 8004bf4:	2101      	movs	r1, #1
 8004bf6:	4618      	mov	r0, r3
 8004bf8:	f7ff ffa3 	bl	8004b42 <setNocrc>
 8004bfc:	4603      	mov	r3, r0
}
 8004bfe:	4618      	mov	r0, r3
 8004c00:	3708      	adds	r7, #8
 8004c02:	46bd      	mov	sp, r7
 8004c04:	bd80      	pop	{r7, pc}
	...

08004c08 <decDR>:
inline dr_t incDR(dr_t dr)
{
	return _DR2RPS_CRC[dr + 2] == ILLEGAL_RPS ? dr : (dr_t) (dr + 1);
} // increase data rate
inline dr_t decDR(dr_t dr)
{
 8004c08:	b480      	push	{r7}
 8004c0a:	b083      	sub	sp, #12
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	4603      	mov	r3, r0
 8004c10:	71fb      	strb	r3, [r7, #7]
	return _DR2RPS_CRC[dr] == ILLEGAL_RPS ? dr : (dr_t) (dr - 1);
 8004c12:	79fb      	ldrb	r3, [r7, #7]
 8004c14:	4a07      	ldr	r2, [pc, #28]	@ (8004c34 <decDR+0x2c>)
 8004c16:	5cd3      	ldrb	r3, [r2, r3]
 8004c18:	2bff      	cmp	r3, #255	@ 0xff
 8004c1a:	d003      	beq.n	8004c24 <decDR+0x1c>
 8004c1c:	79fb      	ldrb	r3, [r7, #7]
 8004c1e:	3b01      	subs	r3, #1
 8004c20:	b2db      	uxtb	r3, r3
 8004c22:	e000      	b.n	8004c26 <decDR+0x1e>
 8004c24:	79fb      	ldrb	r3, [r7, #7]
} // decrease data rate
 8004c26:	4618      	mov	r0, r3
 8004c28:	370c      	adds	r7, #12
 8004c2a:	46bd      	mov	sp, r7
 8004c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c30:	4770      	bx	lr
 8004c32:	bf00      	nop
 8004c34:	0801121c 	.word	0x0801121c

08004c38 <validDR>:
inline dr_t assertDR(dr_t dr)
{
	return _DR2RPS_CRC[dr + 1] == ILLEGAL_RPS ? DR_DFLTMIN : dr;
}   // force into a valid DR
inline bit_t validDR(dr_t dr)
{
 8004c38:	b480      	push	{r7}
 8004c3a:	b083      	sub	sp, #12
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	4603      	mov	r3, r0
 8004c40:	71fb      	strb	r3, [r7, #7]
	return _DR2RPS_CRC[dr + 1] != ILLEGAL_RPS;
 8004c42:	79fb      	ldrb	r3, [r7, #7]
 8004c44:	3301      	adds	r3, #1
 8004c46:	4a06      	ldr	r2, [pc, #24]	@ (8004c60 <validDR+0x28>)
 8004c48:	5cd3      	ldrb	r3, [r2, r3]
 8004c4a:	2bff      	cmp	r3, #255	@ 0xff
 8004c4c:	bf14      	ite	ne
 8004c4e:	2301      	movne	r3, #1
 8004c50:	2300      	moveq	r3, #0
 8004c52:	b2db      	uxtb	r3, r3
} // in range
 8004c54:	4618      	mov	r0, r3
 8004c56:	370c      	adds	r7, #12
 8004c58:	46bd      	mov	sp, r7
 8004c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5e:	4770      	bx	lr
 8004c60:	0801121c 	.word	0x0801121c

08004c64 <lowerDR>:
inline dr_t lowerDR(dr_t dr, u1_t n)
{
 8004c64:	b580      	push	{r7, lr}
 8004c66:	b082      	sub	sp, #8
 8004c68:	af00      	add	r7, sp, #0
 8004c6a:	4603      	mov	r3, r0
 8004c6c:	460a      	mov	r2, r1
 8004c6e:	71fb      	strb	r3, [r7, #7]
 8004c70:	4613      	mov	r3, r2
 8004c72:	71bb      	strb	r3, [r7, #6]
	while (n--) {
 8004c74:	e005      	b.n	8004c82 <lowerDR+0x1e>
		dr = decDR(dr);
 8004c76:	79fb      	ldrb	r3, [r7, #7]
 8004c78:	4618      	mov	r0, r3
 8004c7a:	f7ff ffc5 	bl	8004c08 <decDR>
 8004c7e:	4603      	mov	r3, r0
 8004c80:	71fb      	strb	r3, [r7, #7]
	while (n--) {
 8004c82:	79bb      	ldrb	r3, [r7, #6]
 8004c84:	1e5a      	subs	r2, r3, #1
 8004c86:	71ba      	strb	r2, [r7, #6]
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d1f4      	bne.n	8004c76 <lowerDR+0x12>
	}
	return dr;
 8004c8c:	79fb      	ldrb	r3, [r7, #7]
} // decrease data rate by n steps
 8004c8e:	4618      	mov	r0, r3
 8004c90:	3708      	adds	r7, #8
 8004c92:	46bd      	mov	sp, r7
 8004c94:	bd80      	pop	{r7, pc}

08004c96 <os_rlsbf2>:

#if !defined(HAS_os_calls)

#if !defined(os_rlsbf2)
u2_t os_rlsbf2(xref2cu1_t buf)
{
 8004c96:	b480      	push	{r7}
 8004c98:	b083      	sub	sp, #12
 8004c9a:	af00      	add	r7, sp, #0
 8004c9c:	6078      	str	r0, [r7, #4]
	return (u2_t) (buf[0] | (buf[1] << 8));
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	781b      	ldrb	r3, [r3, #0]
 8004ca2:	b21a      	sxth	r2, r3
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	3301      	adds	r3, #1
 8004ca8:	781b      	ldrb	r3, [r3, #0]
 8004caa:	021b      	lsls	r3, r3, #8
 8004cac:	b21b      	sxth	r3, r3
 8004cae:	4313      	orrs	r3, r2
 8004cb0:	b21b      	sxth	r3, r3
 8004cb2:	b29b      	uxth	r3, r3
}
 8004cb4:	4618      	mov	r0, r3
 8004cb6:	370c      	adds	r7, #12
 8004cb8:	46bd      	mov	sp, r7
 8004cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cbe:	4770      	bx	lr

08004cc0 <os_rlsbf4>:
#endif

#if !defined(os_rlsbf4)
u4_t os_rlsbf4(xref2cu1_t buf)
{
 8004cc0:	b480      	push	{r7}
 8004cc2:	b083      	sub	sp, #12
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	6078      	str	r0, [r7, #4]
	return (u4_t) (buf[0] | (buf[1] << 8) | ((u4_t) buf[2] << 16)
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	781b      	ldrb	r3, [r3, #0]
 8004ccc:	461a      	mov	r2, r3
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	3301      	adds	r3, #1
 8004cd2:	781b      	ldrb	r3, [r3, #0]
 8004cd4:	021b      	lsls	r3, r3, #8
 8004cd6:	4313      	orrs	r3, r2
 8004cd8:	461a      	mov	r2, r3
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	3302      	adds	r3, #2
 8004cde:	781b      	ldrb	r3, [r3, #0]
 8004ce0:	041b      	lsls	r3, r3, #16
 8004ce2:	431a      	orrs	r2, r3
			| ((u4_t) buf[3] << 24));
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	3303      	adds	r3, #3
 8004ce8:	781b      	ldrb	r3, [r3, #0]
 8004cea:	061b      	lsls	r3, r3, #24
	return (u4_t) (buf[0] | (buf[1] << 8) | ((u4_t) buf[2] << 16)
 8004cec:	4313      	orrs	r3, r2
}
 8004cee:	4618      	mov	r0, r3
 8004cf0:	370c      	adds	r7, #12
 8004cf2:	46bd      	mov	sp, r7
 8004cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf8:	4770      	bx	lr

08004cfa <os_rmsbf4>:
#endif

#if !defined(os_rmsbf4)
u4_t os_rmsbf4(xref2cu1_t buf)
{
 8004cfa:	b480      	push	{r7}
 8004cfc:	b083      	sub	sp, #12
 8004cfe:	af00      	add	r7, sp, #0
 8004d00:	6078      	str	r0, [r7, #4]
	return (u4_t) (buf[3] | (buf[2] << 8) | ((u4_t) buf[1] << 16)
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	3303      	adds	r3, #3
 8004d06:	781b      	ldrb	r3, [r3, #0]
 8004d08:	461a      	mov	r2, r3
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	3302      	adds	r3, #2
 8004d0e:	781b      	ldrb	r3, [r3, #0]
 8004d10:	021b      	lsls	r3, r3, #8
 8004d12:	4313      	orrs	r3, r2
 8004d14:	461a      	mov	r2, r3
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	3301      	adds	r3, #1
 8004d1a:	781b      	ldrb	r3, [r3, #0]
 8004d1c:	041b      	lsls	r3, r3, #16
 8004d1e:	431a      	orrs	r2, r3
			| ((u4_t) buf[0] << 24));
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	781b      	ldrb	r3, [r3, #0]
 8004d24:	061b      	lsls	r3, r3, #24
	return (u4_t) (buf[3] | (buf[2] << 8) | ((u4_t) buf[1] << 16)
 8004d26:	4313      	orrs	r3, r2
}
 8004d28:	4618      	mov	r0, r3
 8004d2a:	370c      	adds	r7, #12
 8004d2c:	46bd      	mov	sp, r7
 8004d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d32:	4770      	bx	lr

08004d34 <os_wlsbf2>:
#endif

#if !defined(os_wlsbf2)
void os_wlsbf2(xref2u1_t buf, u2_t v)
{
 8004d34:	b480      	push	{r7}
 8004d36:	b083      	sub	sp, #12
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	6078      	str	r0, [r7, #4]
 8004d3c:	460b      	mov	r3, r1
 8004d3e:	807b      	strh	r3, [r7, #2]
	buf[0] = v;
 8004d40:	887b      	ldrh	r3, [r7, #2]
 8004d42:	b2da      	uxtb	r2, r3
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	701a      	strb	r2, [r3, #0]
	buf[1] = v >> 8;
 8004d48:	887b      	ldrh	r3, [r7, #2]
 8004d4a:	0a1b      	lsrs	r3, r3, #8
 8004d4c:	b29a      	uxth	r2, r3
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	3301      	adds	r3, #1
 8004d52:	b2d2      	uxtb	r2, r2
 8004d54:	701a      	strb	r2, [r3, #0]
}
 8004d56:	bf00      	nop
 8004d58:	370c      	adds	r7, #12
 8004d5a:	46bd      	mov	sp, r7
 8004d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d60:	4770      	bx	lr

08004d62 <os_wlsbf4>:
#endif

#if !defined(os_wlsbf4)
void os_wlsbf4(xref2u1_t buf, u4_t v)
{
 8004d62:	b480      	push	{r7}
 8004d64:	b083      	sub	sp, #12
 8004d66:	af00      	add	r7, sp, #0
 8004d68:	6078      	str	r0, [r7, #4]
 8004d6a:	6039      	str	r1, [r7, #0]
	buf[0] = v;
 8004d6c:	683b      	ldr	r3, [r7, #0]
 8004d6e:	b2da      	uxtb	r2, r3
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	701a      	strb	r2, [r3, #0]
	buf[1] = v >> 8;
 8004d74:	683b      	ldr	r3, [r7, #0]
 8004d76:	0a1a      	lsrs	r2, r3, #8
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	3301      	adds	r3, #1
 8004d7c:	b2d2      	uxtb	r2, r2
 8004d7e:	701a      	strb	r2, [r3, #0]
	buf[2] = v >> 16;
 8004d80:	683b      	ldr	r3, [r7, #0]
 8004d82:	0c1a      	lsrs	r2, r3, #16
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	3302      	adds	r3, #2
 8004d88:	b2d2      	uxtb	r2, r2
 8004d8a:	701a      	strb	r2, [r3, #0]
	buf[3] = v >> 24;
 8004d8c:	683b      	ldr	r3, [r7, #0]
 8004d8e:	0e1a      	lsrs	r2, r3, #24
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	3303      	adds	r3, #3
 8004d94:	b2d2      	uxtb	r2, r2
 8004d96:	701a      	strb	r2, [r3, #0]
}
 8004d98:	bf00      	nop
 8004d9a:	370c      	adds	r7, #12
 8004d9c:	46bd      	mov	sp, r7
 8004d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da2:	4770      	bx	lr

08004da4 <os_wmsbf4>:
#endif

#if !defined(os_wmsbf4)
void os_wmsbf4(xref2u1_t buf, u4_t v)
{
 8004da4:	b480      	push	{r7}
 8004da6:	b083      	sub	sp, #12
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	6078      	str	r0, [r7, #4]
 8004dac:	6039      	str	r1, [r7, #0]
	buf[3] = v;
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	3303      	adds	r3, #3
 8004db2:	683a      	ldr	r2, [r7, #0]
 8004db4:	b2d2      	uxtb	r2, r2
 8004db6:	701a      	strb	r2, [r3, #0]
	buf[2] = v >> 8;
 8004db8:	683b      	ldr	r3, [r7, #0]
 8004dba:	0a1a      	lsrs	r2, r3, #8
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	3302      	adds	r3, #2
 8004dc0:	b2d2      	uxtb	r2, r2
 8004dc2:	701a      	strb	r2, [r3, #0]
	buf[1] = v >> 16;
 8004dc4:	683b      	ldr	r3, [r7, #0]
 8004dc6:	0c1a      	lsrs	r2, r3, #16
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	3301      	adds	r3, #1
 8004dcc:	b2d2      	uxtb	r2, r2
 8004dce:	701a      	strb	r2, [r3, #0]
	buf[0] = v >> 24;
 8004dd0:	683b      	ldr	r3, [r7, #0]
 8004dd2:	0e1b      	lsrs	r3, r3, #24
 8004dd4:	b2da      	uxtb	r2, r3
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	701a      	strb	r2, [r3, #0]
}
 8004dda:	bf00      	nop
 8004ddc:	370c      	adds	r7, #12
 8004dde:	46bd      	mov	sp, r7
 8004de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de4:	4770      	bx	lr

08004de6 <os_getBattLevel>:
#endif

#if !defined(os_getBattLevel)
u1_t os_getBattLevel(void)
{
 8004de6:	b480      	push	{r7}
 8004de8:	af00      	add	r7, sp, #0
	return MCMD_DEVS_BATT_NOINFO;
 8004dea:	23ff      	movs	r3, #255	@ 0xff
}
 8004dec:	4618      	mov	r0, r3
 8004dee:	46bd      	mov	sp, r7
 8004df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df4:	4770      	bx	lr

08004df6 <os_crc16>:
#endif

#if !defined(os_crc16)
// New CRC-16 CCITT(XMODEM) checksum for beacons:
u2_t os_crc16(xref2u1_t data, uint len)
{
 8004df6:	b480      	push	{r7}
 8004df8:	b087      	sub	sp, #28
 8004dfa:	af00      	add	r7, sp, #0
 8004dfc:	6078      	str	r0, [r7, #4]
 8004dfe:	6039      	str	r1, [r7, #0]
	u2_t remainder = 0;
 8004e00:	2300      	movs	r3, #0
 8004e02:	82fb      	strh	r3, [r7, #22]
	u2_t polynomial = 0x1021;
 8004e04:	f241 0321 	movw	r3, #4129	@ 0x1021
 8004e08:	81bb      	strh	r3, [r7, #12]
	for (uint i = 0; i < len; i++) {
 8004e0a:	2300      	movs	r3, #0
 8004e0c:	613b      	str	r3, [r7, #16]
 8004e0e:	e026      	b.n	8004e5e <os_crc16+0x68>
		remainder ^= data[i] << 8;
 8004e10:	687a      	ldr	r2, [r7, #4]
 8004e12:	693b      	ldr	r3, [r7, #16]
 8004e14:	4413      	add	r3, r2
 8004e16:	781b      	ldrb	r3, [r3, #0]
 8004e18:	021b      	lsls	r3, r3, #8
 8004e1a:	b21a      	sxth	r2, r3
 8004e1c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8004e20:	4053      	eors	r3, r2
 8004e22:	b21b      	sxth	r3, r3
 8004e24:	82fb      	strh	r3, [r7, #22]
		for (u1_t bit = 8; bit > 0; bit--) {
 8004e26:	2308      	movs	r3, #8
 8004e28:	73fb      	strb	r3, [r7, #15]
 8004e2a:	e012      	b.n	8004e52 <os_crc16+0x5c>
			if ((remainder & 0x8000))
 8004e2c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	da08      	bge.n	8004e46 <os_crc16+0x50>
				remainder = (remainder << 1) ^ polynomial;
 8004e34:	8afb      	ldrh	r3, [r7, #22]
 8004e36:	005b      	lsls	r3, r3, #1
 8004e38:	b21a      	sxth	r2, r3
 8004e3a:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8004e3e:	4053      	eors	r3, r2
 8004e40:	b21b      	sxth	r3, r3
 8004e42:	82fb      	strh	r3, [r7, #22]
 8004e44:	e002      	b.n	8004e4c <os_crc16+0x56>
			else
				remainder <<= 1;
 8004e46:	8afb      	ldrh	r3, [r7, #22]
 8004e48:	005b      	lsls	r3, r3, #1
 8004e4a:	82fb      	strh	r3, [r7, #22]
		for (u1_t bit = 8; bit > 0; bit--) {
 8004e4c:	7bfb      	ldrb	r3, [r7, #15]
 8004e4e:	3b01      	subs	r3, #1
 8004e50:	73fb      	strb	r3, [r7, #15]
 8004e52:	7bfb      	ldrb	r3, [r7, #15]
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d1e9      	bne.n	8004e2c <os_crc16+0x36>
	for (uint i = 0; i < len; i++) {
 8004e58:	693b      	ldr	r3, [r7, #16]
 8004e5a:	3301      	adds	r3, #1
 8004e5c:	613b      	str	r3, [r7, #16]
 8004e5e:	693a      	ldr	r2, [r7, #16]
 8004e60:	683b      	ldr	r3, [r7, #0]
 8004e62:	429a      	cmp	r2, r3
 8004e64:	d3d4      	bcc.n	8004e10 <os_crc16+0x1a>
		}
	}
	return remainder;
 8004e66:	8afb      	ldrh	r3, [r7, #22]
}
 8004e68:	4618      	mov	r0, r3
 8004e6a:	371c      	adds	r7, #28
 8004e6c:	46bd      	mov	sp, r7
 8004e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e72:	4770      	bx	lr

08004e74 <micB0>:

// ================================================================================
// BEG AES

static void micB0(u4_t devaddr, u4_t seqno, int dndir, int len)
{
 8004e74:	b580      	push	{r7, lr}
 8004e76:	b084      	sub	sp, #16
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	60f8      	str	r0, [r7, #12]
 8004e7c:	60b9      	str	r1, [r7, #8]
 8004e7e:	607a      	str	r2, [r7, #4]
 8004e80:	603b      	str	r3, [r7, #0]
	os_clearMem(AESaux, 16);
 8004e82:	2210      	movs	r2, #16
 8004e84:	2100      	movs	r1, #0
 8004e86:	4810      	ldr	r0, [pc, #64]	@ (8004ec8 <micB0+0x54>)
 8004e88:	f009 feea 	bl	800ec60 <memset>
	AESaux[0] = 0x49;
 8004e8c:	4b0e      	ldr	r3, [pc, #56]	@ (8004ec8 <micB0+0x54>)
 8004e8e:	2249      	movs	r2, #73	@ 0x49
 8004e90:	701a      	strb	r2, [r3, #0]
	AESaux[5] = dndir ? 1 : 0;
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	bf14      	ite	ne
 8004e98:	2301      	movne	r3, #1
 8004e9a:	2300      	moveq	r3, #0
 8004e9c:	b2da      	uxtb	r2, r3
 8004e9e:	4b0b      	ldr	r3, [pc, #44]	@ (8004ecc <micB0+0x58>)
 8004ea0:	701a      	strb	r2, [r3, #0]
	AESaux[15] = len;
 8004ea2:	4b0b      	ldr	r3, [pc, #44]	@ (8004ed0 <micB0+0x5c>)
 8004ea4:	683a      	ldr	r2, [r7, #0]
 8004ea6:	b2d2      	uxtb	r2, r2
 8004ea8:	701a      	strb	r2, [r3, #0]
	os_wlsbf4(AESaux + 6, devaddr);
 8004eaa:	4b0a      	ldr	r3, [pc, #40]	@ (8004ed4 <micB0+0x60>)
 8004eac:	68f9      	ldr	r1, [r7, #12]
 8004eae:	4618      	mov	r0, r3
 8004eb0:	f7ff ff57 	bl	8004d62 <os_wlsbf4>
	os_wlsbf4(AESaux + 10, seqno);
 8004eb4:	4b08      	ldr	r3, [pc, #32]	@ (8004ed8 <micB0+0x64>)
 8004eb6:	68b9      	ldr	r1, [r7, #8]
 8004eb8:	4618      	mov	r0, r3
 8004eba:	f7ff ff52 	bl	8004d62 <os_wlsbf4>
}
 8004ebe:	bf00      	nop
 8004ec0:	3710      	adds	r7, #16
 8004ec2:	46bd      	mov	sp, r7
 8004ec4:	bd80      	pop	{r7, pc}
 8004ec6:	bf00      	nop
 8004ec8:	20000144 	.word	0x20000144
 8004ecc:	20000149 	.word	0x20000149
 8004ed0:	20000153 	.word	0x20000153
 8004ed4:	2000014a 	.word	0x2000014a
 8004ed8:	2000014e 	.word	0x2000014e

08004edc <aes_verifyMic>:

static int aes_verifyMic(xref2cu1_t key, u4_t devaddr, u4_t seqno, int dndir,
		xref2u1_t pdu, int len)
{
 8004edc:	b590      	push	{r4, r7, lr}
 8004ede:	b085      	sub	sp, #20
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	60f8      	str	r0, [r7, #12]
 8004ee4:	60b9      	str	r1, [r7, #8]
 8004ee6:	607a      	str	r2, [r7, #4]
 8004ee8:	603b      	str	r3, [r7, #0]
	micB0(devaddr, seqno, dndir, len);
 8004eea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004eec:	683a      	ldr	r2, [r7, #0]
 8004eee:	6879      	ldr	r1, [r7, #4]
 8004ef0:	68b8      	ldr	r0, [r7, #8]
 8004ef2:	f7ff ffbf 	bl	8004e74 <micB0>
	os_copyMem(AESkey, key, 16);
 8004ef6:	2210      	movs	r2, #16
 8004ef8:	68f9      	ldr	r1, [r7, #12]
 8004efa:	480d      	ldr	r0, [pc, #52]	@ (8004f30 <aes_verifyMic+0x54>)
 8004efc:	f009 fee5 	bl	800ecca <memcpy>
	return os_aes(AES_MIC, pdu, len) == os_rmsbf4(pdu + len);
 8004f00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f02:	b29b      	uxth	r3, r3
 8004f04:	461a      	mov	r2, r3
 8004f06:	6a39      	ldr	r1, [r7, #32]
 8004f08:	2002      	movs	r0, #2
 8004f0a:	f7fc f8e5 	bl	80010d8 <os_aes>
 8004f0e:	4604      	mov	r4, r0
 8004f10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f12:	6a3a      	ldr	r2, [r7, #32]
 8004f14:	4413      	add	r3, r2
 8004f16:	4618      	mov	r0, r3
 8004f18:	f7ff feef 	bl	8004cfa <os_rmsbf4>
 8004f1c:	4603      	mov	r3, r0
 8004f1e:	429c      	cmp	r4, r3
 8004f20:	bf0c      	ite	eq
 8004f22:	2301      	moveq	r3, #1
 8004f24:	2300      	movne	r3, #0
 8004f26:	b2db      	uxtb	r3, r3
}
 8004f28:	4618      	mov	r0, r3
 8004f2a:	3714      	adds	r7, #20
 8004f2c:	46bd      	mov	sp, r7
 8004f2e:	bd90      	pop	{r4, r7, pc}
 8004f30:	20000154 	.word	0x20000154

08004f34 <aes_appendMic>:

static void aes_appendMic(xref2cu1_t key, u4_t devaddr, u4_t seqno, int dndir,
		xref2u1_t pdu, int len)
{
 8004f34:	b590      	push	{r4, r7, lr}
 8004f36:	b085      	sub	sp, #20
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	60f8      	str	r0, [r7, #12]
 8004f3c:	60b9      	str	r1, [r7, #8]
 8004f3e:	607a      	str	r2, [r7, #4]
 8004f40:	603b      	str	r3, [r7, #0]
	micB0(devaddr, seqno, dndir, len);
 8004f42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f44:	683a      	ldr	r2, [r7, #0]
 8004f46:	6879      	ldr	r1, [r7, #4]
 8004f48:	68b8      	ldr	r0, [r7, #8]
 8004f4a:	f7ff ff93 	bl	8004e74 <micB0>
	os_copyMem(AESkey, key, 16);
 8004f4e:	2210      	movs	r2, #16
 8004f50:	68f9      	ldr	r1, [r7, #12]
 8004f52:	480b      	ldr	r0, [pc, #44]	@ (8004f80 <aes_appendMic+0x4c>)
 8004f54:	f009 feb9 	bl	800ecca <memcpy>
	// MSB because of internal structure of AES
	os_wmsbf4(pdu + len, os_aes(AES_MIC, pdu, len));
 8004f58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f5a:	6a3a      	ldr	r2, [r7, #32]
 8004f5c:	18d4      	adds	r4, r2, r3
 8004f5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f60:	b29b      	uxth	r3, r3
 8004f62:	461a      	mov	r2, r3
 8004f64:	6a39      	ldr	r1, [r7, #32]
 8004f66:	2002      	movs	r0, #2
 8004f68:	f7fc f8b6 	bl	80010d8 <os_aes>
 8004f6c:	4603      	mov	r3, r0
 8004f6e:	4619      	mov	r1, r3
 8004f70:	4620      	mov	r0, r4
 8004f72:	f7ff ff17 	bl	8004da4 <os_wmsbf4>
}
 8004f76:	bf00      	nop
 8004f78:	3714      	adds	r7, #20
 8004f7a:	46bd      	mov	sp, r7
 8004f7c:	bd90      	pop	{r4, r7, pc}
 8004f7e:	bf00      	nop
 8004f80:	20000154 	.word	0x20000154

08004f84 <aes_appendMic0>:

static void aes_appendMic0(xref2u1_t pdu, int len)
{
 8004f84:	b590      	push	{r4, r7, lr}
 8004f86:	b083      	sub	sp, #12
 8004f88:	af00      	add	r7, sp, #0
 8004f8a:	6078      	str	r0, [r7, #4]
 8004f8c:	6039      	str	r1, [r7, #0]
	os_getDevKey(AESkey);
 8004f8e:	480b      	ldr	r0, [pc, #44]	@ (8004fbc <aes_appendMic0+0x38>)
 8004f90:	f002 fe38 	bl	8007c04 <os_getDevKey>
	os_wmsbf4(pdu + len, os_aes(AES_MIC | AES_MICNOAUX, pdu, len)); // MSB because of internal structure of AES
 8004f94:	683b      	ldr	r3, [r7, #0]
 8004f96:	687a      	ldr	r2, [r7, #4]
 8004f98:	18d4      	adds	r4, r2, r3
 8004f9a:	683b      	ldr	r3, [r7, #0]
 8004f9c:	b29b      	uxth	r3, r3
 8004f9e:	461a      	mov	r2, r3
 8004fa0:	6879      	ldr	r1, [r7, #4]
 8004fa2:	200a      	movs	r0, #10
 8004fa4:	f7fc f898 	bl	80010d8 <os_aes>
 8004fa8:	4603      	mov	r3, r0
 8004faa:	4619      	mov	r1, r3
 8004fac:	4620      	mov	r0, r4
 8004fae:	f7ff fef9 	bl	8004da4 <os_wmsbf4>
}
 8004fb2:	bf00      	nop
 8004fb4:	370c      	adds	r7, #12
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	bd90      	pop	{r4, r7, pc}
 8004fba:	bf00      	nop
 8004fbc:	20000154 	.word	0x20000154

08004fc0 <aes_verifyMic0>:

static int aes_verifyMic0(xref2u1_t pdu, int len)
{
 8004fc0:	b590      	push	{r4, r7, lr}
 8004fc2:	b083      	sub	sp, #12
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	6078      	str	r0, [r7, #4]
 8004fc8:	6039      	str	r1, [r7, #0]
	os_getDevKey(AESkey);
 8004fca:	480d      	ldr	r0, [pc, #52]	@ (8005000 <aes_verifyMic0+0x40>)
 8004fcc:	f002 fe1a 	bl	8007c04 <os_getDevKey>
	return os_aes(AES_MIC | AES_MICNOAUX, pdu, len) == os_rmsbf4(pdu + len);
 8004fd0:	683b      	ldr	r3, [r7, #0]
 8004fd2:	b29b      	uxth	r3, r3
 8004fd4:	461a      	mov	r2, r3
 8004fd6:	6879      	ldr	r1, [r7, #4]
 8004fd8:	200a      	movs	r0, #10
 8004fda:	f7fc f87d 	bl	80010d8 <os_aes>
 8004fde:	4604      	mov	r4, r0
 8004fe0:	683b      	ldr	r3, [r7, #0]
 8004fe2:	687a      	ldr	r2, [r7, #4]
 8004fe4:	4413      	add	r3, r2
 8004fe6:	4618      	mov	r0, r3
 8004fe8:	f7ff fe87 	bl	8004cfa <os_rmsbf4>
 8004fec:	4603      	mov	r3, r0
 8004fee:	429c      	cmp	r4, r3
 8004ff0:	bf0c      	ite	eq
 8004ff2:	2301      	moveq	r3, #1
 8004ff4:	2300      	movne	r3, #0
 8004ff6:	b2db      	uxtb	r3, r3
}
 8004ff8:	4618      	mov	r0, r3
 8004ffa:	370c      	adds	r7, #12
 8004ffc:	46bd      	mov	sp, r7
 8004ffe:	bd90      	pop	{r4, r7, pc}
 8005000:	20000154 	.word	0x20000154

08005004 <aes_encrypt>:

static void aes_encrypt(xref2u1_t pdu, int len)
{
 8005004:	b580      	push	{r7, lr}
 8005006:	b082      	sub	sp, #8
 8005008:	af00      	add	r7, sp, #0
 800500a:	6078      	str	r0, [r7, #4]
 800500c:	6039      	str	r1, [r7, #0]
	os_getDevKey(AESkey);
 800500e:	4807      	ldr	r0, [pc, #28]	@ (800502c <aes_encrypt+0x28>)
 8005010:	f002 fdf8 	bl	8007c04 <os_getDevKey>
	os_aes(AES_ENC, pdu, len);
 8005014:	683b      	ldr	r3, [r7, #0]
 8005016:	b29b      	uxth	r3, r3
 8005018:	461a      	mov	r2, r3
 800501a:	6879      	ldr	r1, [r7, #4]
 800501c:	2000      	movs	r0, #0
 800501e:	f7fc f85b 	bl	80010d8 <os_aes>
}
 8005022:	bf00      	nop
 8005024:	3708      	adds	r7, #8
 8005026:	46bd      	mov	sp, r7
 8005028:	bd80      	pop	{r7, pc}
 800502a:	bf00      	nop
 800502c:	20000154 	.word	0x20000154

08005030 <aes_cipher>:

static void aes_cipher(xref2cu1_t key, u4_t devaddr, u4_t seqno, int dndir,
		xref2u1_t payload, int len)
{
 8005030:	b580      	push	{r7, lr}
 8005032:	b084      	sub	sp, #16
 8005034:	af00      	add	r7, sp, #0
 8005036:	60f8      	str	r0, [r7, #12]
 8005038:	60b9      	str	r1, [r7, #8]
 800503a:	607a      	str	r2, [r7, #4]
 800503c:	603b      	str	r3, [r7, #0]
	if (len <= 0)
 800503e:	69fb      	ldr	r3, [r7, #28]
 8005040:	2b00      	cmp	r3, #0
 8005042:	dd29      	ble.n	8005098 <aes_cipher+0x68>
		return;
	os_clearMem(AESaux, 16);
 8005044:	2210      	movs	r2, #16
 8005046:	2100      	movs	r1, #0
 8005048:	4815      	ldr	r0, [pc, #84]	@ (80050a0 <aes_cipher+0x70>)
 800504a:	f009 fe09 	bl	800ec60 <memset>
	AESaux[0] = AESaux[15] = 1; // mode=cipher / dir=down / block counter=1
 800504e:	4b15      	ldr	r3, [pc, #84]	@ (80050a4 <aes_cipher+0x74>)
 8005050:	2201      	movs	r2, #1
 8005052:	701a      	strb	r2, [r3, #0]
 8005054:	4a12      	ldr	r2, [pc, #72]	@ (80050a0 <aes_cipher+0x70>)
 8005056:	781b      	ldrb	r3, [r3, #0]
 8005058:	7013      	strb	r3, [r2, #0]
	AESaux[5] = dndir ? 1 : 0;
 800505a:	683b      	ldr	r3, [r7, #0]
 800505c:	2b00      	cmp	r3, #0
 800505e:	bf14      	ite	ne
 8005060:	2301      	movne	r3, #1
 8005062:	2300      	moveq	r3, #0
 8005064:	b2da      	uxtb	r2, r3
 8005066:	4b10      	ldr	r3, [pc, #64]	@ (80050a8 <aes_cipher+0x78>)
 8005068:	701a      	strb	r2, [r3, #0]
	os_wlsbf4(AESaux + 6, devaddr);
 800506a:	4b10      	ldr	r3, [pc, #64]	@ (80050ac <aes_cipher+0x7c>)
 800506c:	68b9      	ldr	r1, [r7, #8]
 800506e:	4618      	mov	r0, r3
 8005070:	f7ff fe77 	bl	8004d62 <os_wlsbf4>
	os_wlsbf4(AESaux + 10, seqno);
 8005074:	4b0e      	ldr	r3, [pc, #56]	@ (80050b0 <aes_cipher+0x80>)
 8005076:	6879      	ldr	r1, [r7, #4]
 8005078:	4618      	mov	r0, r3
 800507a:	f7ff fe72 	bl	8004d62 <os_wlsbf4>
	os_copyMem(AESkey, key, 16);
 800507e:	2210      	movs	r2, #16
 8005080:	68f9      	ldr	r1, [r7, #12]
 8005082:	480c      	ldr	r0, [pc, #48]	@ (80050b4 <aes_cipher+0x84>)
 8005084:	f009 fe21 	bl	800ecca <memcpy>
	os_aes(AES_CTR, payload, len);
 8005088:	69fb      	ldr	r3, [r7, #28]
 800508a:	b29b      	uxth	r3, r3
 800508c:	461a      	mov	r2, r3
 800508e:	69b9      	ldr	r1, [r7, #24]
 8005090:	2004      	movs	r0, #4
 8005092:	f7fc f821 	bl	80010d8 <os_aes>
 8005096:	e000      	b.n	800509a <aes_cipher+0x6a>
		return;
 8005098:	bf00      	nop
}
 800509a:	3710      	adds	r7, #16
 800509c:	46bd      	mov	sp, r7
 800509e:	bd80      	pop	{r7, pc}
 80050a0:	20000144 	.word	0x20000144
 80050a4:	20000153 	.word	0x20000153
 80050a8:	20000149 	.word	0x20000149
 80050ac:	2000014a 	.word	0x2000014a
 80050b0:	2000014e 	.word	0x2000014e
 80050b4:	20000154 	.word	0x20000154

080050b8 <aes_sessKeys>:

static void aes_sessKeys(u2_t devnonce, xref2cu1_t artnonce, xref2u1_t nwkkey,
		xref2u1_t artkey)
{
 80050b8:	b580      	push	{r7, lr}
 80050ba:	b084      	sub	sp, #16
 80050bc:	af00      	add	r7, sp, #0
 80050be:	60b9      	str	r1, [r7, #8]
 80050c0:	607a      	str	r2, [r7, #4]
 80050c2:	603b      	str	r3, [r7, #0]
 80050c4:	4603      	mov	r3, r0
 80050c6:	81fb      	strh	r3, [r7, #14]
	os_clearMem(nwkkey, 16);
 80050c8:	2210      	movs	r2, #16
 80050ca:	2100      	movs	r1, #0
 80050cc:	6878      	ldr	r0, [r7, #4]
 80050ce:	f009 fdc7 	bl	800ec60 <memset>
	nwkkey[0] = 0x01;
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	2201      	movs	r2, #1
 80050d6:	701a      	strb	r2, [r3, #0]
	os_copyMem(nwkkey + 1, artnonce, LEN_ARTNONCE + LEN_NETID);
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	3301      	adds	r3, #1
 80050dc:	2206      	movs	r2, #6
 80050de:	68b9      	ldr	r1, [r7, #8]
 80050e0:	4618      	mov	r0, r3
 80050e2:	f009 fdf2 	bl	800ecca <memcpy>
	os_wlsbf2(nwkkey + 1 + LEN_ARTNONCE + LEN_NETID, devnonce);
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	3307      	adds	r3, #7
 80050ea:	89fa      	ldrh	r2, [r7, #14]
 80050ec:	4611      	mov	r1, r2
 80050ee:	4618      	mov	r0, r3
 80050f0:	f7ff fe20 	bl	8004d34 <os_wlsbf2>
	os_copyMem(artkey, nwkkey, 16);
 80050f4:	2210      	movs	r2, #16
 80050f6:	6879      	ldr	r1, [r7, #4]
 80050f8:	6838      	ldr	r0, [r7, #0]
 80050fa:	f009 fde6 	bl	800ecca <memcpy>
	artkey[0] = 0x02;
 80050fe:	683b      	ldr	r3, [r7, #0]
 8005100:	2202      	movs	r2, #2
 8005102:	701a      	strb	r2, [r3, #0]

	os_getDevKey(AESkey);
 8005104:	4809      	ldr	r0, [pc, #36]	@ (800512c <aes_sessKeys+0x74>)
 8005106:	f002 fd7d 	bl	8007c04 <os_getDevKey>
	os_aes(AES_ENC, nwkkey, 16);
 800510a:	2210      	movs	r2, #16
 800510c:	6879      	ldr	r1, [r7, #4]
 800510e:	2000      	movs	r0, #0
 8005110:	f7fb ffe2 	bl	80010d8 <os_aes>
	os_getDevKey(AESkey);
 8005114:	4805      	ldr	r0, [pc, #20]	@ (800512c <aes_sessKeys+0x74>)
 8005116:	f002 fd75 	bl	8007c04 <os_getDevKey>
	os_aes(AES_ENC, artkey, 16);
 800511a:	2210      	movs	r2, #16
 800511c:	6839      	ldr	r1, [r7, #0]
 800511e:	2000      	movs	r0, #0
 8005120:	f7fb ffda 	bl	80010d8 <os_aes>
}
 8005124:	bf00      	nop
 8005126:	3710      	adds	r7, #16
 8005128:	46bd      	mov	sp, r7
 800512a:	bd80      	pop	{r7, pc}
 800512c:	20000154 	.word	0x20000154

08005130 <getSensitivity>:
		{ 141 - 138, 141 - 135, 141 - 132 },  // SF11
		{ 141 - 141, 141 - 138, 141 - 135 }   // SF12
};

int getSensitivity(rps_t rps)
{
 8005130:	b590      	push	{r4, r7, lr}
 8005132:	b083      	sub	sp, #12
 8005134:	af00      	add	r7, sp, #0
 8005136:	4603      	mov	r3, r0
 8005138:	80fb      	strh	r3, [r7, #6]
	return -141 + SENSITIVITY[getSf(rps)][getBw(rps)];
 800513a:	88fb      	ldrh	r3, [r7, #6]
 800513c:	4618      	mov	r0, r3
 800513e:	f7ff fca3 	bl	8004a88 <getSf>
 8005142:	4603      	mov	r3, r0
 8005144:	461c      	mov	r4, r3
 8005146:	88fb      	ldrh	r3, [r7, #6]
 8005148:	4618      	mov	r0, r3
 800514a:	f7ff fcad 	bl	8004aa8 <getBw>
 800514e:	4603      	mov	r3, r0
 8005150:	4619      	mov	r1, r3
 8005152:	4a06      	ldr	r2, [pc, #24]	@ (800516c <getSensitivity+0x3c>)
 8005154:	4623      	mov	r3, r4
 8005156:	005b      	lsls	r3, r3, #1
 8005158:	4423      	add	r3, r4
 800515a:	4413      	add	r3, r2
 800515c:	440b      	add	r3, r1
 800515e:	781b      	ldrb	r3, [r3, #0]
 8005160:	3b8d      	subs	r3, #141	@ 0x8d
}
 8005162:	4618      	mov	r0, r3
 8005164:	370c      	adds	r7, #12
 8005166:	46bd      	mov	sp, r7
 8005168:	bd90      	pop	{r4, r7, pc}
 800516a:	bf00      	nop
 800516c:	08011238 	.word	0x08011238

08005170 <calcAirTime>:

ostime_t calcAirTime(rps_t rps, u1_t plen)
{
 8005170:	b590      	push	{r4, r7, lr}
 8005172:	b087      	sub	sp, #28
 8005174:	af00      	add	r7, sp, #0
 8005176:	4603      	mov	r3, r0
 8005178:	460a      	mov	r2, r1
 800517a:	80fb      	strh	r3, [r7, #6]
 800517c:	4613      	mov	r3, r2
 800517e:	717b      	strb	r3, [r7, #5]
	u1_t bw = getBw(rps);  // 0,1,2 = 125,250,500kHz
 8005180:	88fb      	ldrh	r3, [r7, #6]
 8005182:	4618      	mov	r0, r3
 8005184:	f7ff fc90 	bl	8004aa8 <getBw>
 8005188:	4603      	mov	r3, r0
 800518a:	72fb      	strb	r3, [r7, #11]
	u1_t sf = getSf(rps);  // 0=FSK, 1..6 = SF7..12
 800518c:	88fb      	ldrh	r3, [r7, #6]
 800518e:	4618      	mov	r0, r3
 8005190:	f7ff fc7a 	bl	8004a88 <getSf>
 8005194:	4603      	mov	r3, r0
 8005196:	72bb      	strb	r3, [r7, #10]
	if (sf == FSK) {
 8005198:	7abb      	ldrb	r3, [r7, #10]
 800519a:	2b00      	cmp	r3, #0
 800519c:	d10c      	bne.n	80051b8 <calcAirTime+0x48>
		return (plen + /*preamble*/5 + /*syncword*/3 + /*len*/1 + /*crc*/2)
 800519e:	797b      	ldrb	r3, [r7, #5]
 80051a0:	330b      	adds	r3, #11
				* /*bits/byte*/8 * (s4_t) OSTICKS_PER_SEC / /*kbit/s*/50000;
 80051a2:	f44f 327a 	mov.w	r2, #256000	@ 0x3e800
 80051a6:	fb02 f303 	mul.w	r3, r2, r3
 80051aa:	4a3c      	ldr	r2, [pc, #240]	@ (800529c <calcAirTime+0x12c>)
 80051ac:	fb82 1203 	smull	r1, r2, r2, r3
 80051b0:	1312      	asrs	r2, r2, #12
 80051b2:	17db      	asrs	r3, r3, #31
 80051b4:	1ad3      	subs	r3, r2, r3
 80051b6:	e06d      	b.n	8005294 <calcAirTime+0x124>
	}
	u1_t sfx = 4 * (sf + (7 - SF7));
 80051b8:	7abb      	ldrb	r3, [r7, #10]
 80051ba:	3306      	adds	r3, #6
 80051bc:	b2db      	uxtb	r3, r3
 80051be:	009b      	lsls	r3, r3, #2
 80051c0:	75fb      	strb	r3, [r7, #23]
	u1_t q = sfx - (sf >= SF11 ? 8 : 0);
 80051c2:	7abb      	ldrb	r3, [r7, #10]
 80051c4:	2b04      	cmp	r3, #4
 80051c6:	d901      	bls.n	80051cc <calcAirTime+0x5c>
 80051c8:	2308      	movs	r3, #8
 80051ca:	e000      	b.n	80051ce <calcAirTime+0x5e>
 80051cc:	2300      	movs	r3, #0
 80051ce:	7dfa      	ldrb	r2, [r7, #23]
 80051d0:	1ad3      	subs	r3, r2, r3
 80051d2:	727b      	strb	r3, [r7, #9]
	int tmp = 8 * plen - sfx + 28 + (getNocrc(rps) ? 0 : 16)
 80051d4:	797b      	ldrb	r3, [r7, #5]
 80051d6:	00da      	lsls	r2, r3, #3
 80051d8:	7dfb      	ldrb	r3, [r7, #23]
 80051da:	1ad3      	subs	r3, r2, r3
 80051dc:	f103 041c 	add.w	r4, r3, #28
 80051e0:	88fb      	ldrh	r3, [r7, #6]
 80051e2:	4618      	mov	r0, r3
 80051e4:	f7ff fc9d 	bl	8004b22 <getNocrc>
 80051e8:	4603      	mov	r3, r0
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d001      	beq.n	80051f2 <calcAirTime+0x82>
 80051ee:	2300      	movs	r3, #0
 80051f0:	e000      	b.n	80051f4 <calcAirTime+0x84>
 80051f2:	2310      	movs	r3, #16
 80051f4:	441c      	add	r4, r3
			- (getIh(rps) ? 20 : 0);
 80051f6:	88fb      	ldrh	r3, [r7, #6]
 80051f8:	4618      	mov	r0, r3
 80051fa:	f7ff fcb9 	bl	8004b70 <getIh>
 80051fe:	4603      	mov	r3, r0
 8005200:	2b00      	cmp	r3, #0
 8005202:	d001      	beq.n	8005208 <calcAirTime+0x98>
 8005204:	2314      	movs	r3, #20
 8005206:	e000      	b.n	800520a <calcAirTime+0x9a>
 8005208:	2300      	movs	r3, #0
	int tmp = 8 * plen - sfx + 28 + (getNocrc(rps) ? 0 : 16)
 800520a:	1ae3      	subs	r3, r4, r3
 800520c:	613b      	str	r3, [r7, #16]
	if (tmp > 0) {
 800520e:	693b      	ldr	r3, [r7, #16]
 8005210:	2b00      	cmp	r3, #0
 8005212:	dd15      	ble.n	8005240 <calcAirTime+0xd0>
		tmp = (tmp + q - 1) / q;
 8005214:	7a7a      	ldrb	r2, [r7, #9]
 8005216:	693b      	ldr	r3, [r7, #16]
 8005218:	4413      	add	r3, r2
 800521a:	1e5a      	subs	r2, r3, #1
 800521c:	7a7b      	ldrb	r3, [r7, #9]
 800521e:	fb92 f3f3 	sdiv	r3, r2, r3
 8005222:	613b      	str	r3, [r7, #16]
		tmp *= getCr(rps) + 5;
 8005224:	88fb      	ldrh	r3, [r7, #6]
 8005226:	4618      	mov	r0, r3
 8005228:	f7ff fc50 	bl	8004acc <getCr>
 800522c:	4603      	mov	r3, r0
 800522e:	1d5a      	adds	r2, r3, #5
 8005230:	693b      	ldr	r3, [r7, #16]
 8005232:	fb02 f303 	mul.w	r3, r2, r3
 8005236:	613b      	str	r3, [r7, #16]
		tmp += 8;
 8005238:	693b      	ldr	r3, [r7, #16]
 800523a:	3308      	adds	r3, #8
 800523c:	613b      	str	r3, [r7, #16]
 800523e:	e001      	b.n	8005244 <calcAirTime+0xd4>
	} else {
		tmp = 8;
 8005240:	2308      	movs	r3, #8
 8005242:	613b      	str	r3, [r7, #16]
	}
	tmp = (tmp << 2) + /*preamble*/49 /* 4 * (8 + 4.25) */;
 8005244:	693b      	ldr	r3, [r7, #16]
 8005246:	009b      	lsls	r3, r3, #2
 8005248:	3331      	adds	r3, #49	@ 0x31
 800524a:	613b      	str	r3, [r7, #16]
	//
	// osticks =  tmp * OSTICKS_PER_SEC * 1<<sf / bw
	//
	// 3 => counter reduced divisor 125000/8 => 15625
	// 2 => counter 2 shift on tmp
	sfx = sf + (7 - SF7) - (3 + 2) - bw;
 800524c:	7aba      	ldrb	r2, [r7, #10]
 800524e:	7afb      	ldrb	r3, [r7, #11]
 8005250:	1ad3      	subs	r3, r2, r3
 8005252:	b2db      	uxtb	r3, r3
 8005254:	3301      	adds	r3, #1
 8005256:	75fb      	strb	r3, [r7, #23]
	int div = 15625;
 8005258:	f643 5309 	movw	r3, #15625	@ 0x3d09
 800525c:	60fb      	str	r3, [r7, #12]
	if (sfx > 4) {
 800525e:	7dfb      	ldrb	r3, [r7, #23]
 8005260:	2b04      	cmp	r3, #4
 8005262:	d907      	bls.n	8005274 <calcAirTime+0x104>
		// prevent 32bit signed int overflow in last step
		div >>= sfx - 4;
 8005264:	7dfb      	ldrb	r3, [r7, #23]
 8005266:	3b04      	subs	r3, #4
 8005268:	68fa      	ldr	r2, [r7, #12]
 800526a:	fa42 f303 	asr.w	r3, r2, r3
 800526e:	60fb      	str	r3, [r7, #12]
		sfx = 4;
 8005270:	2304      	movs	r3, #4
 8005272:	75fb      	strb	r3, [r7, #23]
	}
	// Need 32bit arithmetic for this last step
	return (((ostime_t) tmp << sfx) * OSTICKS_PER_SEC + div / 2) / div;
 8005274:	7dfb      	ldrb	r3, [r7, #23]
 8005276:	693a      	ldr	r2, [r7, #16]
 8005278:	fa02 f303 	lsl.w	r3, r2, r3
 800527c:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8005280:	fb03 f202 	mul.w	r2, r3, r2
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	0fd9      	lsrs	r1, r3, #31
 8005288:	440b      	add	r3, r1
 800528a:	105b      	asrs	r3, r3, #1
 800528c:	441a      	add	r2, r3
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	fb92 f3f3 	sdiv	r3, r2, r3
}
 8005294:	4618      	mov	r0, r3
 8005296:	371c      	adds	r7, #28
 8005298:	46bd      	mov	sp, r7
 800529a:	bd90      	pop	{r4, r7, pc}
 800529c:	14f8b589 	.word	0x14f8b589

080052a0 <calcRxWindow>:
    us2osticksRound(128<<0)   // ------    DR_SF7CR
#endif
		};

static ostime_t calcRxWindow(u1_t secs, dr_t dr)
{
 80052a0:	b480      	push	{r7}
 80052a2:	b087      	sub	sp, #28
 80052a4:	af00      	add	r7, sp, #0
 80052a6:	4603      	mov	r3, r0
 80052a8:	460a      	mov	r2, r1
 80052aa:	71fb      	strb	r3, [r7, #7]
 80052ac:	4613      	mov	r3, r2
 80052ae:	71bb      	strb	r3, [r7, #6]
	ostime_t rxoff, err;
	if (secs == 0) {
 80052b0:	79fb      	ldrb	r3, [r7, #7]
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d108      	bne.n	80052c8 <calcRxWindow+0x28>
		// aka 128 secs (next becaon)
		rxoff = LMIC.drift;
 80052b6:	4b22      	ldr	r3, [pc, #136]	@ (8005340 <calcRxWindow+0xa0>)
 80052b8:	f9b3 30b4 	ldrsh.w	r3, [r3, #180]	@ 0xb4
 80052bc:	617b      	str	r3, [r7, #20]
		err = LMIC.lastDriftDiff;
 80052be:	4b20      	ldr	r3, [pc, #128]	@ (8005340 <calcRxWindow+0xa0>)
 80052c0:	f9b3 30b6 	ldrsh.w	r3, [r3, #182]	@ 0xb6
 80052c4:	613b      	str	r3, [r7, #16]
 80052c6:	e011      	b.n	80052ec <calcRxWindow+0x4c>
	} else {
		// scheduled RX window within secs into current beacon period
		rxoff = (LMIC.drift * (ostime_t) secs) >> BCN_INTV_exp;
 80052c8:	4b1d      	ldr	r3, [pc, #116]	@ (8005340 <calcRxWindow+0xa0>)
 80052ca:	f9b3 30b4 	ldrsh.w	r3, [r3, #180]	@ 0xb4
 80052ce:	461a      	mov	r2, r3
 80052d0:	79fb      	ldrb	r3, [r7, #7]
 80052d2:	fb02 f303 	mul.w	r3, r2, r3
 80052d6:	11db      	asrs	r3, r3, #7
 80052d8:	617b      	str	r3, [r7, #20]
		err = (LMIC.lastDriftDiff * (ostime_t) secs) >> BCN_INTV_exp;
 80052da:	4b19      	ldr	r3, [pc, #100]	@ (8005340 <calcRxWindow+0xa0>)
 80052dc:	f9b3 30b6 	ldrsh.w	r3, [r3, #182]	@ 0xb6
 80052e0:	461a      	mov	r2, r3
 80052e2:	79fb      	ldrb	r3, [r7, #7]
 80052e4:	fb02 f303 	mul.w	r3, r2, r3
 80052e8:	11db      	asrs	r3, r3, #7
 80052ea:	613b      	str	r3, [r7, #16]
	}
	u1_t rxsyms = MINRX_SYMS;
 80052ec:	2305      	movs	r3, #5
 80052ee:	73fb      	strb	r3, [r7, #15]
	err += (ostime_t) LMIC.maxDriftDiff * LMIC.missedBcns;
 80052f0:	4b13      	ldr	r3, [pc, #76]	@ (8005340 <calcRxWindow+0xa0>)
 80052f2:	f9b3 30b8 	ldrsh.w	r3, [r3, #184]	@ 0xb8
 80052f6:	461a      	mov	r2, r3
 80052f8:	4b11      	ldr	r3, [pc, #68]	@ (8005340 <calcRxWindow+0xa0>)
 80052fa:	f893 3131 	ldrb.w	r3, [r3, #305]	@ 0x131
 80052fe:	fb02 f303 	mul.w	r3, r2, r3
 8005302:	693a      	ldr	r2, [r7, #16]
 8005304:	4413      	add	r3, r2
 8005306:	613b      	str	r3, [r7, #16]
	LMIC.rxsyms = MINRX_SYMS + (err / dr2hsym(dr));
 8005308:	79bb      	ldrb	r3, [r7, #6]
 800530a:	4a0e      	ldr	r2, [pc, #56]	@ (8005344 <calcRxWindow+0xa4>)
 800530c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005310:	693a      	ldr	r2, [r7, #16]
 8005312:	fb92 f3f3 	sdiv	r3, r2, r3
 8005316:	b2db      	uxtb	r3, r3
 8005318:	3305      	adds	r3, #5
 800531a:	b2da      	uxtb	r2, r3
 800531c:	4b08      	ldr	r3, [pc, #32]	@ (8005340 <calcRxWindow+0xa0>)
 800531e:	741a      	strb	r2, [r3, #16]

	return (rxsyms - PAMBL_SYMS) * dr2hsym(dr) + rxoff;
 8005320:	7bfb      	ldrb	r3, [r7, #15]
 8005322:	3b08      	subs	r3, #8
 8005324:	79ba      	ldrb	r2, [r7, #6]
 8005326:	4907      	ldr	r1, [pc, #28]	@ (8005344 <calcRxWindow+0xa4>)
 8005328:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800532c:	fb03 f202 	mul.w	r2, r3, r2
 8005330:	697b      	ldr	r3, [r7, #20]
 8005332:	4413      	add	r3, r2
}
 8005334:	4618      	mov	r0, r3
 8005336:	371c      	adds	r7, #28
 8005338:	46bd      	mov	sp, r7
 800533a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800533e:	4770      	bx	lr
 8005340:	2000033c 	.word	0x2000033c
 8005344:	0801125c 	.word	0x0801125c

08005348 <calcBcnRxWindowFromMillis>:

// Setup beacon RX parameters assuming we have an error of ms (aka +/-(ms/2))
static void calcBcnRxWindowFromMillis(u1_t ms, bit_t ini)
{
 8005348:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800534c:	b087      	sub	sp, #28
 800534e:	af00      	add	r7, sp, #0
 8005350:	4606      	mov	r6, r0
 8005352:	4608      	mov	r0, r1
 8005354:	4631      	mov	r1, r6
 8005356:	73f9      	strb	r1, [r7, #15]
 8005358:	4601      	mov	r1, r0
 800535a:	73b9      	strb	r1, [r7, #14]
	if (ini) {
 800535c:	7bb9      	ldrb	r1, [r7, #14]
 800535e:	2900      	cmp	r1, #0
 8005360:	d014      	beq.n	800538c <calcBcnRxWindowFromMillis+0x44>
		LMIC.drift = 0;
 8005362:	493b      	ldr	r1, [pc, #236]	@ (8005450 <calcBcnRxWindowFromMillis+0x108>)
 8005364:	2000      	movs	r0, #0
 8005366:	f8a1 00b4 	strh.w	r0, [r1, #180]	@ 0xb4
		LMIC.maxDriftDiff = 0;
 800536a:	4939      	ldr	r1, [pc, #228]	@ (8005450 <calcBcnRxWindowFromMillis+0x108>)
 800536c:	2000      	movs	r0, #0
 800536e:	f8a1 00b8 	strh.w	r0, [r1, #184]	@ 0xb8
		LMIC.missedBcns = 0;
 8005372:	4937      	ldr	r1, [pc, #220]	@ (8005450 <calcBcnRxWindowFromMillis+0x108>)
 8005374:	2000      	movs	r0, #0
 8005376:	f881 0131 	strb.w	r0, [r1, #305]	@ 0x131
		LMIC.bcninfo.flags |= BCN_NODRIFT | BCN_NODDIFF;
 800537a:	4935      	ldr	r1, [pc, #212]	@ (8005450 <calcBcnRxWindowFromMillis+0x108>)
 800537c:	f891 1196 	ldrb.w	r1, [r1, #406]	@ 0x196
 8005380:	f041 010c 	orr.w	r1, r1, #12
 8005384:	b2c8      	uxtb	r0, r1
 8005386:	4932      	ldr	r1, [pc, #200]	@ (8005450 <calcBcnRxWindowFromMillis+0x108>)
 8005388:	f881 0196 	strb.w	r0, [r1, #406]	@ 0x196
	}
	ostime_t hsym = dr2hsym(DR_BCN);
 800538c:	2142      	movs	r1, #66	@ 0x42
 800538e:	6179      	str	r1, [r7, #20]
	LMIC.bcnRxsyms = MINRX_SYMS + ms2osticksCeil(ms) / hsym;
 8005390:	7bf9      	ldrb	r1, [r7, #15]
 8005392:	2000      	movs	r0, #0
 8005394:	460c      	mov	r4, r1
 8005396:	4605      	mov	r5, r0
 8005398:	4620      	mov	r0, r4
 800539a:	4629      	mov	r1, r5
 800539c:	f04f 0a00 	mov.w	sl, #0
 80053a0:	f04f 0b00 	mov.w	fp, #0
 80053a4:	ea4f 1b41 	mov.w	fp, r1, lsl #5
 80053a8:	ea4b 6bd0 	orr.w	fp, fp, r0, lsr #27
 80053ac:	ea4f 1a40 	mov.w	sl, r0, lsl #5
 80053b0:	4650      	mov	r0, sl
 80053b2:	4659      	mov	r1, fp
 80053b4:	1b02      	subs	r2, r0, r4
 80053b6:	eb61 0305 	sbc.w	r3, r1, r5
 80053ba:	f04f 0000 	mov.w	r0, #0
 80053be:	f04f 0100 	mov.w	r1, #0
 80053c2:	0099      	lsls	r1, r3, #2
 80053c4:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 80053c8:	0090      	lsls	r0, r2, #2
 80053ca:	4602      	mov	r2, r0
 80053cc:	460b      	mov	r3, r1
 80053ce:	eb12 0804 	adds.w	r8, r2, r4
 80053d2:	eb43 0905 	adc.w	r9, r3, r5
 80053d6:	f04f 0200 	mov.w	r2, #0
 80053da:	f04f 0300 	mov.w	r3, #0
 80053de:	ea4f 2309 	mov.w	r3, r9, lsl #8
 80053e2:	ea43 6318 	orr.w	r3, r3, r8, lsr #24
 80053e6:	ea4f 2208 	mov.w	r2, r8, lsl #8
 80053ea:	4690      	mov	r8, r2
 80053ec:	4699      	mov	r9, r3
 80053ee:	4642      	mov	r2, r8
 80053f0:	464b      	mov	r3, r9
 80053f2:	f240 31e7 	movw	r1, #999	@ 0x3e7
 80053f6:	1851      	adds	r1, r2, r1
 80053f8:	6039      	str	r1, [r7, #0]
 80053fa:	f143 0300 	adc.w	r3, r3, #0
 80053fe:	607b      	str	r3, [r7, #4]
 8005400:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005404:	f04f 0300 	mov.w	r3, #0
 8005408:	e9d7 0100 	ldrd	r0, r1, [r7]
 800540c:	f7fb fb4e 	bl	8000aac <__aeabi_ldivmod>
 8005410:	4602      	mov	r2, r0
 8005412:	460b      	mov	r3, r1
 8005414:	697b      	ldr	r3, [r7, #20]
 8005416:	fb92 f3f3 	sdiv	r3, r2, r3
 800541a:	b2db      	uxtb	r3, r3
 800541c:	3305      	adds	r3, #5
 800541e:	b2da      	uxtb	r2, r3
 8005420:	4b0b      	ldr	r3, [pc, #44]	@ (8005450 <calcBcnRxWindowFromMillis+0x108>)
 8005422:	f883 2189 	strb.w	r2, [r3, #393]	@ 0x189
	LMIC.bcnRxtime = LMIC.bcninfo.txtime + BCN_INTV_osticks
 8005426:	4b0a      	ldr	r3, [pc, #40]	@ (8005450 <calcBcnRxWindowFromMillis+0x108>)
 8005428:	f8d3 3190 	ldr.w	r3, [r3, #400]	@ 0x190
 800542c:	f503 127a 	add.w	r2, r3, #4096000	@ 0x3e8000
			- (LMIC.bcnRxsyms - PAMBL_SYMS) * hsym;
 8005430:	4b07      	ldr	r3, [pc, #28]	@ (8005450 <calcBcnRxWindowFromMillis+0x108>)
 8005432:	f893 3189 	ldrb.w	r3, [r3, #393]	@ 0x189
 8005436:	3b08      	subs	r3, #8
 8005438:	6979      	ldr	r1, [r7, #20]
 800543a:	fb01 f303 	mul.w	r3, r1, r3
 800543e:	1ad3      	subs	r3, r2, r3
	LMIC.bcnRxtime = LMIC.bcninfo.txtime + BCN_INTV_osticks
 8005440:	4a03      	ldr	r2, [pc, #12]	@ (8005450 <calcBcnRxWindowFromMillis+0x108>)
 8005442:	f8c2 318c 	str.w	r3, [r2, #396]	@ 0x18c
}
 8005446:	bf00      	nop
 8005448:	371c      	adds	r7, #28
 800544a:	46bd      	mov	sp, r7
 800544c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005450:	2000033c 	.word	0x2000033c

08005454 <rxschedInit>:

// Setup scheduled RX window (ping/multicast slot)
static void rxschedInit(xref2rxsched_t rxsched)
{
 8005454:	b590      	push	{r4, r7, lr}
 8005456:	b085      	sub	sp, #20
 8005458:	af00      	add	r7, sp, #0
 800545a:	6078      	str	r0, [r7, #4]
	os_clearMem(AESkey, 16);
 800545c:	2210      	movs	r2, #16
 800545e:	2100      	movs	r1, #0
 8005460:	482e      	ldr	r0, [pc, #184]	@ (800551c <rxschedInit+0xc8>)
 8005462:	f009 fbfd 	bl	800ec60 <memset>
	os_clearMem(LMIC.frame + 8, 8);
 8005466:	4b2e      	ldr	r3, [pc, #184]	@ (8005520 <rxschedInit+0xcc>)
 8005468:	2208      	movs	r2, #8
 800546a:	2100      	movs	r1, #0
 800546c:	4618      	mov	r0, r3
 800546e:	f009 fbf7 	bl	800ec60 <memset>
	os_wlsbf4(LMIC.frame, LMIC.bcninfo.time);
 8005472:	4b2c      	ldr	r3, [pc, #176]	@ (8005524 <rxschedInit+0xd0>)
 8005474:	f8d3 3198 	ldr.w	r3, [r3, #408]	@ 0x198
 8005478:	4619      	mov	r1, r3
 800547a:	482b      	ldr	r0, [pc, #172]	@ (8005528 <rxschedInit+0xd4>)
 800547c:	f7ff fc71 	bl	8004d62 <os_wlsbf4>
	os_wlsbf4(LMIC.frame + 4, LMIC.devaddr);
 8005480:	4a2a      	ldr	r2, [pc, #168]	@ (800552c <rxschedInit+0xd8>)
 8005482:	4b28      	ldr	r3, [pc, #160]	@ (8005524 <rxschedInit+0xd0>)
 8005484:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8005488:	4619      	mov	r1, r3
 800548a:	4610      	mov	r0, r2
 800548c:	f7ff fc69 	bl	8004d62 <os_wlsbf4>
	os_aes(AES_ENC, LMIC.frame, 16);
 8005490:	2210      	movs	r2, #16
 8005492:	4925      	ldr	r1, [pc, #148]	@ (8005528 <rxschedInit+0xd4>)
 8005494:	2000      	movs	r0, #0
 8005496:	f7fb fe1f 	bl	80010d8 <os_aes>
	u1_t intvExp = rxsched->intvExp;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	785b      	ldrb	r3, [r3, #1]
 800549e:	73fb      	strb	r3, [r7, #15]
	ostime_t off = os_rlsbf2(LMIC.frame) & (0x0FFF >> (7 - intvExp)); // random offset (slot units)
 80054a0:	4821      	ldr	r0, [pc, #132]	@ (8005528 <rxschedInit+0xd4>)
 80054a2:	f7ff fbf8 	bl	8004c96 <os_rlsbf2>
 80054a6:	4603      	mov	r3, r0
 80054a8:	4619      	mov	r1, r3
 80054aa:	7bfb      	ldrb	r3, [r7, #15]
 80054ac:	f1c3 0307 	rsb	r3, r3, #7
 80054b0:	f640 72ff 	movw	r2, #4095	@ 0xfff
 80054b4:	fa42 f303 	asr.w	r3, r2, r3
 80054b8:	400b      	ands	r3, r1
 80054ba:	60bb      	str	r3, [r7, #8]
	rxsched->rxbase = (LMIC.bcninfo.txtime +
 80054bc:	4b19      	ldr	r3, [pc, #100]	@ (8005524 <rxschedInit+0xd0>)
 80054be:	f8d3 3190 	ldr.w	r3, [r3, #400]	@ 0x190
	BCN_RESERVE_osticks + ms2osticks(BCN_SLOT_SPAN_ms * off)); // random offset osticks
 80054c2:	4619      	mov	r1, r3
 80054c4:	68ba      	ldr	r2, [r7, #8]
 80054c6:	4613      	mov	r3, r2
 80054c8:	011b      	lsls	r3, r3, #4
 80054ca:	1a9b      	subs	r3, r3, r2
 80054cc:	019b      	lsls	r3, r3, #6
 80054ce:	440b      	add	r3, r1
 80054d0:	f503 3384 	add.w	r3, r3, #67584	@ 0x10800
 80054d4:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80054d8:	461a      	mov	r2, r3
	rxsched->rxbase = (LMIC.bcninfo.txtime +
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	605a      	str	r2, [r3, #4]
	rxsched->slot = 0;
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	2200      	movs	r2, #0
 80054e2:	709a      	strb	r2, [r3, #2]
	rxsched->rxtime = rxsched->rxbase
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	685c      	ldr	r4, [r3, #4]
			- calcRxWindow(/*secs BCN_RESERVE*/2 + (1 << intvExp), rxsched->dr);
 80054e8:	7bfb      	ldrb	r3, [r7, #15]
 80054ea:	2201      	movs	r2, #1
 80054ec:	fa02 f303 	lsl.w	r3, r2, r3
 80054f0:	b2db      	uxtb	r3, r3
 80054f2:	3302      	adds	r3, #2
 80054f4:	b2da      	uxtb	r2, r3
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	781b      	ldrb	r3, [r3, #0]
 80054fa:	4619      	mov	r1, r3
 80054fc:	4610      	mov	r0, r2
 80054fe:	f7ff fecf 	bl	80052a0 <calcRxWindow>
 8005502:	4603      	mov	r3, r0
 8005504:	1ae2      	subs	r2, r4, r3
	rxsched->rxtime = rxsched->rxbase
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	609a      	str	r2, [r3, #8]
	rxsched->rxsyms = LMIC.rxsyms;
 800550a:	4b06      	ldr	r3, [pc, #24]	@ (8005524 <rxschedInit+0xd0>)
 800550c:	7c1a      	ldrb	r2, [r3, #16]
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	70da      	strb	r2, [r3, #3]
}
 8005512:	bf00      	nop
 8005514:	3714      	adds	r7, #20
 8005516:	46bd      	mov	sp, r7
 8005518:	bd90      	pop	{r4, r7, pc}
 800551a:	bf00      	nop
 800551c:	20000154 	.word	0x20000154
 8005520:	2000048c 	.word	0x2000048c
 8005524:	2000033c 	.word	0x2000033c
 8005528:	20000484 	.word	0x20000484
 800552c:	20000488 	.word	0x20000488

08005530 <rxschedNext>:

static bit_t rxschedNext(xref2rxsched_t rxsched, ostime_t cando)
{
 8005530:	b590      	push	{r4, r7, lr}
 8005532:	b085      	sub	sp, #20
 8005534:	af00      	add	r7, sp, #0
 8005536:	6078      	str	r0, [r7, #4]
 8005538:	6039      	str	r1, [r7, #0]
	again: if (rxsched->rxtime - cando >= 0)
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	689a      	ldr	r2, [r3, #8]
 800553e:	683b      	ldr	r3, [r7, #0]
 8005540:	1ad3      	subs	r3, r2, r3
 8005542:	2b00      	cmp	r3, #0
 8005544:	db01      	blt.n	800554a <rxschedNext+0x1a>
		return 1;
 8005546:	2301      	movs	r3, #1
 8005548:	e03a      	b.n	80055c0 <rxschedNext+0x90>
	u1_t slot;
	if ((slot = rxsched->slot) >= 128)
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	789b      	ldrb	r3, [r3, #2]
 800554e:	73fb      	strb	r3, [r7, #15]
 8005550:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005554:	2b00      	cmp	r3, #0
 8005556:	da01      	bge.n	800555c <rxschedNext+0x2c>
		return 0;
 8005558:	2300      	movs	r3, #0
 800555a:	e031      	b.n	80055c0 <rxschedNext+0x90>
	u1_t intv = 1 << rxsched->intvExp;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	785b      	ldrb	r3, [r3, #1]
 8005560:	461a      	mov	r2, r3
 8005562:	2301      	movs	r3, #1
 8005564:	4093      	lsls	r3, r2
 8005566:	73bb      	strb	r3, [r7, #14]
	if ((rxsched->slot = (slot += (intv))) >= 128)
 8005568:	7bfa      	ldrb	r2, [r7, #15]
 800556a:	7bbb      	ldrb	r3, [r7, #14]
 800556c:	4413      	add	r3, r2
 800556e:	73fb      	strb	r3, [r7, #15]
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	7bfa      	ldrb	r2, [r7, #15]
 8005574:	709a      	strb	r2, [r3, #2]
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	789b      	ldrb	r3, [r3, #2]
 800557a:	b25b      	sxtb	r3, r3
 800557c:	2b00      	cmp	r3, #0
 800557e:	da01      	bge.n	8005584 <rxschedNext+0x54>
		return 0;
 8005580:	2300      	movs	r3, #0
 8005582:	e01d      	b.n	80055c0 <rxschedNext+0x90>
	rxsched->rxtime = rxsched->rxbase
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	6859      	ldr	r1, [r3, #4]
			+ ((BCN_WINDOW_osticks * (ostime_t) slot) >> BCN_INTV_exp)
 8005588:	7bfa      	ldrb	r2, [r7, #15]
 800558a:	4613      	mov	r3, r2
 800558c:	011b      	lsls	r3, r3, #4
 800558e:	1a9b      	subs	r3, r3, r2
 8005590:	049b      	lsls	r3, r3, #18
 8005592:	11db      	asrs	r3, r3, #7
 8005594:	18cc      	adds	r4, r1, r3
			- calcRxWindow(/*secs BCN_RESERVE*/2 + slot + intv, rxsched->dr);
 8005596:	7bfa      	ldrb	r2, [r7, #15]
 8005598:	7bbb      	ldrb	r3, [r7, #14]
 800559a:	4413      	add	r3, r2
 800559c:	b2db      	uxtb	r3, r3
 800559e:	3302      	adds	r3, #2
 80055a0:	b2da      	uxtb	r2, r3
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	781b      	ldrb	r3, [r3, #0]
 80055a6:	4619      	mov	r1, r3
 80055a8:	4610      	mov	r0, r2
 80055aa:	f7ff fe79 	bl	80052a0 <calcRxWindow>
 80055ae:	4603      	mov	r3, r0
 80055b0:	1ae2      	subs	r2, r4, r3
	rxsched->rxtime = rxsched->rxbase
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	609a      	str	r2, [r3, #8]
	rxsched->rxsyms = LMIC.rxsyms;
 80055b6:	4b04      	ldr	r3, [pc, #16]	@ (80055c8 <rxschedNext+0x98>)
 80055b8:	7c1a      	ldrb	r2, [r3, #16]
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	70da      	strb	r2, [r3, #3]
	goto again;
 80055be:	e7bc      	b.n	800553a <rxschedNext+0xa>
}
 80055c0:	4618      	mov	r0, r3
 80055c2:	3714      	adds	r7, #20
 80055c4:	46bd      	mov	sp, r7
 80055c6:	bd90      	pop	{r4, r7, pc}
 80055c8:	2000033c 	.word	0x2000033c

080055cc <rndDelay>:

static ostime_t rndDelay(u1_t secSpan)
{
 80055cc:	b590      	push	{r4, r7, lr}
 80055ce:	b085      	sub	sp, #20
 80055d0:	af00      	add	r7, sp, #0
 80055d2:	4603      	mov	r3, r0
 80055d4:	71fb      	strb	r3, [r7, #7]
	u2_t r = os_getRndU2();
 80055d6:	f003 faaf 	bl	8008b38 <radio_rand1>
 80055da:	4603      	mov	r3, r0
 80055dc:	021b      	lsls	r3, r3, #8
 80055de:	b21c      	sxth	r4, r3
 80055e0:	f003 faaa 	bl	8008b38 <radio_rand1>
 80055e4:	4603      	mov	r3, r0
 80055e6:	b21b      	sxth	r3, r3
 80055e8:	4323      	orrs	r3, r4
 80055ea:	b21b      	sxth	r3, r3
 80055ec:	817b      	strh	r3, [r7, #10]
	ostime_t delay = r;
 80055ee:	897b      	ldrh	r3, [r7, #10]
 80055f0:	60fb      	str	r3, [r7, #12]
	if (delay > OSTICKS_PER_SEC)
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 80055f8:	dd0b      	ble.n	8005612 <rndDelay+0x46>
		delay = r % (u2_t) OSTICKS_PER_SEC;
 80055fa:	897b      	ldrh	r3, [r7, #10]
 80055fc:	4a11      	ldr	r2, [pc, #68]	@ (8005644 <rndDelay+0x78>)
 80055fe:	fba2 1203 	umull	r1, r2, r2, r3
 8005602:	0ad2      	lsrs	r2, r2, #11
 8005604:	f44f 41fa 	mov.w	r1, #32000	@ 0x7d00
 8005608:	fb01 f202 	mul.w	r2, r1, r2
 800560c:	1a9b      	subs	r3, r3, r2
 800560e:	b29b      	uxth	r3, r3
 8005610:	60fb      	str	r3, [r7, #12]
	if (secSpan > 0)
 8005612:	79fb      	ldrb	r3, [r7, #7]
 8005614:	2b00      	cmp	r3, #0
 8005616:	d010      	beq.n	800563a <rndDelay+0x6e>
		delay += ((u1_t) r % secSpan) * OSTICKS_PER_SEC;
 8005618:	897b      	ldrh	r3, [r7, #10]
 800561a:	b2db      	uxtb	r3, r3
 800561c:	79fa      	ldrb	r2, [r7, #7]
 800561e:	fbb3 f1f2 	udiv	r1, r3, r2
 8005622:	fb01 f202 	mul.w	r2, r1, r2
 8005626:	1a9b      	subs	r3, r3, r2
 8005628:	b2db      	uxtb	r3, r3
 800562a:	461a      	mov	r2, r3
 800562c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8005630:	fb02 f303 	mul.w	r3, r2, r3
 8005634:	68fa      	ldr	r2, [r7, #12]
 8005636:	4413      	add	r3, r2
 8005638:	60fb      	str	r3, [r7, #12]
	return delay;
 800563a:	68fb      	ldr	r3, [r7, #12]
}
 800563c:	4618      	mov	r0, r3
 800563e:	3714      	adds	r7, #20
 8005640:	46bd      	mov	sp, r7
 8005642:	bd90      	pop	{r4, r7, pc}
 8005644:	10624dd3 	.word	0x10624dd3

08005648 <txDelay>:

static void txDelay(ostime_t reftime, u1_t secSpan)
{
 8005648:	b580      	push	{r7, lr}
 800564a:	b082      	sub	sp, #8
 800564c:	af00      	add	r7, sp, #0
 800564e:	6078      	str	r0, [r7, #4]
 8005650:	460b      	mov	r3, r1
 8005652:	70fb      	strb	r3, [r7, #3]
	reftime += rndDelay(secSpan);
 8005654:	78fb      	ldrb	r3, [r7, #3]
 8005656:	4618      	mov	r0, r3
 8005658:	f7ff ffb8 	bl	80055cc <rndDelay>
 800565c:	4602      	mov	r2, r0
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	4413      	add	r3, r2
 8005662:	607b      	str	r3, [r7, #4]
	if (LMIC.globalDutyRate == 0 || (reftime - LMIC.globalDutyAvail) > 0) {
 8005664:	4b0e      	ldr	r3, [pc, #56]	@ (80056a0 <txDelay+0x58>)
 8005666:	f893 30a3 	ldrb.w	r3, [r3, #163]	@ 0xa3
 800566a:	2b00      	cmp	r3, #0
 800566c:	d006      	beq.n	800567c <txDelay+0x34>
 800566e:	4b0c      	ldr	r3, [pc, #48]	@ (80056a0 <txDelay+0x58>)
 8005670:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005674:	687a      	ldr	r2, [r7, #4]
 8005676:	1ad3      	subs	r3, r2, r3
 8005678:	2b00      	cmp	r3, #0
 800567a:	dd0c      	ble.n	8005696 <txDelay+0x4e>
		LMIC.globalDutyAvail = reftime;
 800567c:	4a08      	ldr	r2, [pc, #32]	@ (80056a0 <txDelay+0x58>)
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
		LMIC.opmode |= OP_RNDTX;
 8005684:	4b06      	ldr	r3, [pc, #24]	@ (80056a0 <txDelay+0x58>)
 8005686:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 800568a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800568e:	b29a      	uxth	r2, r3
 8005690:	4b03      	ldr	r3, [pc, #12]	@ (80056a0 <txDelay+0x58>)
 8005692:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
	}
}
 8005696:	bf00      	nop
 8005698:	3708      	adds	r7, #8
 800569a:	46bd      	mov	sp, r7
 800569c:	bd80      	pop	{r7, pc}
 800569e:	bf00      	nop
 80056a0:	2000033c 	.word	0x2000033c

080056a4 <setDrJoin>:

static void setDrJoin(u1_t reason, u1_t dr)
{
 80056a4:	b480      	push	{r7}
 80056a6:	b083      	sub	sp, #12
 80056a8:	af00      	add	r7, sp, #0
 80056aa:	4603      	mov	r3, r0
 80056ac:	460a      	mov	r2, r1
 80056ae:	71fb      	strb	r3, [r7, #7]
 80056b0:	4613      	mov	r3, r2
 80056b2:	71bb      	strb	r3, [r7, #6]
					e_.deveui = MAIN::CDEV->getEui(),
					e_.dr = dr|DR_PAGE,
					e_.txpow = LMIC.adrTxPow,
					e_.prevdr = LMIC.datarate|DR_PAGE,
					e_.prevtxpow = LMIC.adrTxPow));
	LMIC.datarate = dr;
 80056b4:	4a04      	ldr	r2, [pc, #16]	@ (80056c8 <setDrJoin+0x24>)
 80056b6:	79bb      	ldrb	r3, [r7, #6]
 80056b8:	f882 30b0 	strb.w	r3, [r2, #176]	@ 0xb0
	DO_DEVDB(LMIC.datarate,datarate);
}
 80056bc:	bf00      	nop
 80056be:	370c      	adds	r7, #12
 80056c0:	46bd      	mov	sp, r7
 80056c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c6:	4770      	bx	lr
 80056c8:	2000033c 	.word	0x2000033c

080056cc <setDrTxpow>:

static void setDrTxpow(u1_t reason, u1_t dr, s1_t pow)
{
 80056cc:	b480      	push	{r7}
 80056ce:	b083      	sub	sp, #12
 80056d0:	af00      	add	r7, sp, #0
 80056d2:	4603      	mov	r3, r0
 80056d4:	71fb      	strb	r3, [r7, #7]
 80056d6:	460b      	mov	r3, r1
 80056d8:	71bb      	strb	r3, [r7, #6]
 80056da:	4613      	mov	r3, r2
 80056dc:	717b      	strb	r3, [r7, #5]
					e_.dr = dr|DR_PAGE,
					e_.txpow = pow,
					e_.prevdr = LMIC.datarate|DR_PAGE,
					e_.prevtxpow = LMIC.adrTxPow));

	if (pow != KEEP_TXPOW)
 80056de:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80056e2:	f113 0f80 	cmn.w	r3, #128	@ 0x80
 80056e6:	d003      	beq.n	80056f0 <setDrTxpow+0x24>
		LMIC.adrTxPow = pow;
 80056e8:	4a0e      	ldr	r2, [pc, #56]	@ (8005724 <setDrTxpow+0x58>)
 80056ea:	797b      	ldrb	r3, [r7, #5]
 80056ec:	f882 30af 	strb.w	r3, [r2, #175]	@ 0xaf
	if (LMIC.datarate != dr) {
 80056f0:	4b0c      	ldr	r3, [pc, #48]	@ (8005724 <setDrTxpow+0x58>)
 80056f2:	f893 30b0 	ldrb.w	r3, [r3, #176]	@ 0xb0
 80056f6:	79ba      	ldrb	r2, [r7, #6]
 80056f8:	429a      	cmp	r2, r3
 80056fa:	d00c      	beq.n	8005716 <setDrTxpow+0x4a>
		LMIC.datarate = dr;
 80056fc:	4a09      	ldr	r2, [pc, #36]	@ (8005724 <setDrTxpow+0x58>)
 80056fe:	79bb      	ldrb	r3, [r7, #6]
 8005700:	f882 30b0 	strb.w	r3, [r2, #176]	@ 0xb0
		DO_DEVDB(LMIC.datarate,datarate);
		LMIC.opmode |= OP_NEXTCHNL;
 8005704:	4b07      	ldr	r3, [pc, #28]	@ (8005724 <setDrTxpow+0x58>)
 8005706:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 800570a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800570e:	b29a      	uxth	r2, r3
 8005710:	4b04      	ldr	r3, [pc, #16]	@ (8005724 <setDrTxpow+0x58>)
 8005712:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
	}
}
 8005716:	bf00      	nop
 8005718:	370c      	adds	r7, #12
 800571a:	46bd      	mov	sp, r7
 800571c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005720:	4770      	bx	lr
 8005722:	bf00      	nop
 8005724:	2000033c 	.word	0x2000033c

08005728 <initDefaultChannels>:
		// Default operational frequencies
		EU868_F1 | BAND_CENTI, EU868_F2 | BAND_CENTI, EU868_F3 | BAND_CENTI,
		EU868_F4 | BAND_MILLI, EU868_F5 | BAND_MILLI, EU868_F6 | BAND_DECI };

static void initDefaultChannels(bit_t join)
{
 8005728:	b580      	push	{r7, lr}
 800572a:	b084      	sub	sp, #16
 800572c:	af00      	add	r7, sp, #0
 800572e:	4603      	mov	r3, r0
 8005730:	71fb      	strb	r3, [r7, #7]
	os_clearMem(&LMIC.channelFreq, sizeof(LMIC.channelFreq));
 8005732:	2240      	movs	r2, #64	@ 0x40
 8005734:	2100      	movs	r1, #0
 8005736:	483a      	ldr	r0, [pc, #232]	@ (8005820 <initDefaultChannels+0xf8>)
 8005738:	f009 fa92 	bl	800ec60 <memset>
	os_clearMem(&LMIC.channelDrMap, sizeof(LMIC.channelDrMap));
 800573c:	2220      	movs	r2, #32
 800573e:	2100      	movs	r1, #0
 8005740:	4838      	ldr	r0, [pc, #224]	@ (8005824 <initDefaultChannels+0xfc>)
 8005742:	f009 fa8d 	bl	800ec60 <memset>
	os_clearMem(&LMIC.bands, sizeof(LMIC.bands));
 8005746:	2220      	movs	r2, #32
 8005748:	2100      	movs	r1, #0
 800574a:	4837      	ldr	r0, [pc, #220]	@ (8005828 <initDefaultChannels+0x100>)
 800574c:	f009 fa88 	bl	800ec60 <memset>

	LMIC.channelMap = (1 << NUM_DEFAULT_CHANNELS) - 1;
 8005750:	4b36      	ldr	r3, [pc, #216]	@ (800582c <initDefaultChannels+0x104>)
 8005752:	223f      	movs	r2, #63	@ 0x3f
 8005754:	f8a3 20a0 	strh.w	r2, [r3, #160]	@ 0xa0
	u1_t su = join ? 0 : NUM_DEFAULT_CHANNELS;
 8005758:	79fb      	ldrb	r3, [r7, #7]
 800575a:	2b00      	cmp	r3, #0
 800575c:	d001      	beq.n	8005762 <initDefaultChannels+0x3a>
 800575e:	2300      	movs	r3, #0
 8005760:	e000      	b.n	8005764 <initDefaultChannels+0x3c>
 8005762:	2306      	movs	r3, #6
 8005764:	73fb      	strb	r3, [r7, #15]
	for (u1_t fu = 0; fu < NUM_DEFAULT_CHANNELS; fu++, su++) {
 8005766:	2300      	movs	r3, #0
 8005768:	73bb      	strb	r3, [r7, #14]
 800576a:	e014      	b.n	8005796 <initDefaultChannels+0x6e>
		LMIC.channelFreq[fu] = iniChannelFreq[su];
 800576c:	7bfa      	ldrb	r2, [r7, #15]
 800576e:	7bbb      	ldrb	r3, [r7, #14]
 8005770:	492f      	ldr	r1, [pc, #188]	@ (8005830 <initDefaultChannels+0x108>)
 8005772:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8005776:	492d      	ldr	r1, [pc, #180]	@ (800582c <initDefaultChannels+0x104>)
 8005778:	3310      	adds	r3, #16
 800577a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		LMIC.channelDrMap[fu] = DR_RANGE_MAP(DR_SF12, DR_SF7);
 800577e:	7bbb      	ldrb	r3, [r7, #14]
 8005780:	4a2a      	ldr	r2, [pc, #168]	@ (800582c <initDefaultChannels+0x104>)
 8005782:	3340      	adds	r3, #64	@ 0x40
 8005784:	213f      	movs	r1, #63	@ 0x3f
 8005786:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (u1_t fu = 0; fu < NUM_DEFAULT_CHANNELS; fu++, su++) {
 800578a:	7bbb      	ldrb	r3, [r7, #14]
 800578c:	3301      	adds	r3, #1
 800578e:	73bb      	strb	r3, [r7, #14]
 8005790:	7bfb      	ldrb	r3, [r7, #15]
 8005792:	3301      	adds	r3, #1
 8005794:	73fb      	strb	r3, [r7, #15]
 8005796:	7bbb      	ldrb	r3, [r7, #14]
 8005798:	2b05      	cmp	r3, #5
 800579a:	d9e7      	bls.n	800576c <initDefaultChannels+0x44>
//    if( !join ) {
//        LMIC.channelDrMap[5] = DR_RANGE_MAP(DR_SF12,DR_SF7);
//        LMIC.channelDrMap[1] = DR_RANGE_MAP(DR_SF12,DR_FSK);
//    }

	LMIC.bands[BAND_MILLI].txcap = 1000;  // 0.1%
 800579c:	4b23      	ldr	r3, [pc, #140]	@ (800582c <initDefaultChannels+0x104>)
 800579e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80057a2:	841a      	strh	r2, [r3, #32]
	LMIC.bands[BAND_MILLI].txpow = 14;
 80057a4:	4b21      	ldr	r3, [pc, #132]	@ (800582c <initDefaultChannels+0x104>)
 80057a6:	220e      	movs	r2, #14
 80057a8:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
	LMIC.bands[BAND_MILLI].lastchnl = os_getRndU1() % MAX_CHANNELS;
 80057ac:	f003 f9c4 	bl	8008b38 <radio_rand1>
 80057b0:	4603      	mov	r3, r0
 80057b2:	f003 030f 	and.w	r3, r3, #15
 80057b6:	b2da      	uxtb	r2, r3
 80057b8:	4b1c      	ldr	r3, [pc, #112]	@ (800582c <initDefaultChannels+0x104>)
 80057ba:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
	LMIC.bands[BAND_CENTI].txcap = 100;   // 1%
 80057be:	4b1b      	ldr	r3, [pc, #108]	@ (800582c <initDefaultChannels+0x104>)
 80057c0:	2264      	movs	r2, #100	@ 0x64
 80057c2:	851a      	strh	r2, [r3, #40]	@ 0x28
	LMIC.bands[BAND_CENTI].txpow = 14;
 80057c4:	4b19      	ldr	r3, [pc, #100]	@ (800582c <initDefaultChannels+0x104>)
 80057c6:	220e      	movs	r2, #14
 80057c8:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
	LMIC.bands[BAND_CENTI].lastchnl = os_getRndU1() % MAX_CHANNELS;
 80057cc:	f003 f9b4 	bl	8008b38 <radio_rand1>
 80057d0:	4603      	mov	r3, r0
 80057d2:	f003 030f 	and.w	r3, r3, #15
 80057d6:	b2da      	uxtb	r2, r3
 80057d8:	4b14      	ldr	r3, [pc, #80]	@ (800582c <initDefaultChannels+0x104>)
 80057da:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
	LMIC.bands[BAND_DECI].txcap = 10;    // 10%
 80057de:	4b13      	ldr	r3, [pc, #76]	@ (800582c <initDefaultChannels+0x104>)
 80057e0:	220a      	movs	r2, #10
 80057e2:	861a      	strh	r2, [r3, #48]	@ 0x30
	LMIC.bands[BAND_DECI].txpow = 27;
 80057e4:	4b11      	ldr	r3, [pc, #68]	@ (800582c <initDefaultChannels+0x104>)
 80057e6:	221b      	movs	r2, #27
 80057e8:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
	LMIC.bands[BAND_DECI].lastchnl = os_getRndU1() % MAX_CHANNELS;
 80057ec:	f003 f9a4 	bl	8008b38 <radio_rand1>
 80057f0:	4603      	mov	r3, r0
 80057f2:	f003 030f 	and.w	r3, r3, #15
 80057f6:	b2da      	uxtb	r2, r3
 80057f8:	4b0c      	ldr	r3, [pc, #48]	@ (800582c <initDefaultChannels+0x104>)
 80057fa:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
	LMIC.bands[BAND_MILLI].avail = LMIC.bands[BAND_CENTI].avail =
			LMIC.bands[BAND_DECI].avail = os_getTime();
 80057fe:	f002 fc71 	bl	80080e4 <os_getTime>
 8005802:	4603      	mov	r3, r0
 8005804:	4a09      	ldr	r2, [pc, #36]	@ (800582c <initDefaultChannels+0x104>)
 8005806:	6353      	str	r3, [r2, #52]	@ 0x34
 8005808:	4b08      	ldr	r3, [pc, #32]	@ (800582c <initDefaultChannels+0x104>)
 800580a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
	LMIC.bands[BAND_MILLI].avail = LMIC.bands[BAND_CENTI].avail =
 800580c:	4a07      	ldr	r2, [pc, #28]	@ (800582c <initDefaultChannels+0x104>)
 800580e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005810:	4b06      	ldr	r3, [pc, #24]	@ (800582c <initDefaultChannels+0x104>)
 8005812:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005814:	4a05      	ldr	r2, [pc, #20]	@ (800582c <initDefaultChannels+0x104>)
 8005816:	6253      	str	r3, [r2, #36]	@ 0x24
}
 8005818:	bf00      	nop
 800581a:	3710      	adds	r7, #16
 800581c:	46bd      	mov	sp, r7
 800581e:	bd80      	pop	{r7, pc}
 8005820:	2000037c 	.word	0x2000037c
 8005824:	200003bc 	.word	0x200003bc
 8005828:	2000035c 	.word	0x2000035c
 800582c:	2000033c 	.word	0x2000033c
 8005830:	0801127c 	.word	0x0801127c

08005834 <LMIC_setupChannel>:
	b->lastchnl = os_getRndU1() % MAX_CHANNELS;
	return 1;
}

bit_t LMIC_setupChannel(u1_t chidx, u4_t freq, u2_t drmap, s1_t band)
{
 8005834:	b480      	push	{r7}
 8005836:	b083      	sub	sp, #12
 8005838:	af00      	add	r7, sp, #0
 800583a:	6039      	str	r1, [r7, #0]
 800583c:	4611      	mov	r1, r2
 800583e:	461a      	mov	r2, r3
 8005840:	4603      	mov	r3, r0
 8005842:	71fb      	strb	r3, [r7, #7]
 8005844:	460b      	mov	r3, r1
 8005846:	80bb      	strh	r3, [r7, #4]
 8005848:	4613      	mov	r3, r2
 800584a:	71bb      	strb	r3, [r7, #6]
	if (chidx >= MAX_CHANNELS)
 800584c:	79fb      	ldrb	r3, [r7, #7]
 800584e:	2b0f      	cmp	r3, #15
 8005850:	d901      	bls.n	8005856 <LMIC_setupChannel+0x22>
		return 0;
 8005852:	2300      	movs	r3, #0
 8005854:	e054      	b.n	8005900 <LMIC_setupChannel+0xcc>
	if (band == -1) {
 8005856:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800585a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800585e:	d121      	bne.n	80058a4 <LMIC_setupChannel+0x70>
		if (freq >= 869400000 && freq <= 869650000)
 8005860:	683b      	ldr	r3, [r7, #0]
 8005862:	4a2a      	ldr	r2, [pc, #168]	@ (800590c <LMIC_setupChannel+0xd8>)
 8005864:	4293      	cmp	r3, r2
 8005866:	d908      	bls.n	800587a <LMIC_setupChannel+0x46>
 8005868:	683b      	ldr	r3, [r7, #0]
 800586a:	4a29      	ldr	r2, [pc, #164]	@ (8005910 <LMIC_setupChannel+0xdc>)
 800586c:	4293      	cmp	r3, r2
 800586e:	d804      	bhi.n	800587a <LMIC_setupChannel+0x46>
			freq |= BAND_DECI;   // 10% 27dBm
 8005870:	683b      	ldr	r3, [r7, #0]
 8005872:	f043 0302 	orr.w	r3, r3, #2
 8005876:	603b      	str	r3, [r7, #0]
 8005878:	e021      	b.n	80058be <LMIC_setupChannel+0x8a>
		else if ((freq >= 868000000 && freq <= 868600000)
 800587a:	683b      	ldr	r3, [r7, #0]
 800587c:	4a25      	ldr	r2, [pc, #148]	@ (8005914 <LMIC_setupChannel+0xe0>)
 800587e:	4293      	cmp	r3, r2
 8005880:	d903      	bls.n	800588a <LMIC_setupChannel+0x56>
 8005882:	683b      	ldr	r3, [r7, #0]
 8005884:	4a24      	ldr	r2, [pc, #144]	@ (8005918 <LMIC_setupChannel+0xe4>)
 8005886:	4293      	cmp	r3, r2
 8005888:	d907      	bls.n	800589a <LMIC_setupChannel+0x66>
				|| (freq >= 869700000 && freq <= 870000000))
 800588a:	683b      	ldr	r3, [r7, #0]
 800588c:	4a23      	ldr	r2, [pc, #140]	@ (800591c <LMIC_setupChannel+0xe8>)
 800588e:	4293      	cmp	r3, r2
 8005890:	d315      	bcc.n	80058be <LMIC_setupChannel+0x8a>
 8005892:	683b      	ldr	r3, [r7, #0]
 8005894:	4a22      	ldr	r2, [pc, #136]	@ (8005920 <LMIC_setupChannel+0xec>)
 8005896:	4293      	cmp	r3, r2
 8005898:	d811      	bhi.n	80058be <LMIC_setupChannel+0x8a>
			freq |= BAND_CENTI;  // 1% 14dBm 
 800589a:	683b      	ldr	r3, [r7, #0]
 800589c:	f043 0301 	orr.w	r3, r3, #1
 80058a0:	603b      	str	r3, [r7, #0]
 80058a2:	e00c      	b.n	80058be <LMIC_setupChannel+0x8a>
		else
			freq |= BAND_MILLI;  // 0.1% 14dBm
	} else {
		if (band > BAND_AUX)
 80058a4:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80058a8:	2b03      	cmp	r3, #3
 80058aa:	dd01      	ble.n	80058b0 <LMIC_setupChannel+0x7c>
			return 0;
 80058ac:	2300      	movs	r3, #0
 80058ae:	e027      	b.n	8005900 <LMIC_setupChannel+0xcc>
		freq = (freq & ~3) | band;
 80058b0:	683b      	ldr	r3, [r7, #0]
 80058b2:	f023 0203 	bic.w	r2, r3, #3
 80058b6:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80058ba:	4313      	orrs	r3, r2
 80058bc:	603b      	str	r3, [r7, #0]
	}
	LMIC.channelFreq[chidx] = freq;
 80058be:	79fb      	ldrb	r3, [r7, #7]
 80058c0:	4918      	ldr	r1, [pc, #96]	@ (8005924 <LMIC_setupChannel+0xf0>)
 80058c2:	3310      	adds	r3, #16
 80058c4:	683a      	ldr	r2, [r7, #0]
 80058c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	LMIC.channelDrMap[chidx] =
 80058ca:	88bb      	ldrh	r3, [r7, #4]
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d001      	beq.n	80058d4 <LMIC_setupChannel+0xa0>
 80058d0:	88ba      	ldrh	r2, [r7, #4]
 80058d2:	e000      	b.n	80058d6 <LMIC_setupChannel+0xa2>
 80058d4:	223f      	movs	r2, #63	@ 0x3f
 80058d6:	79fb      	ldrb	r3, [r7, #7]
 80058d8:	4912      	ldr	r1, [pc, #72]	@ (8005924 <LMIC_setupChannel+0xf0>)
 80058da:	3340      	adds	r3, #64	@ 0x40
 80058dc:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
			drmap == 0 ? DR_RANGE_MAP(DR_SF12, DR_SF7) : drmap;
	LMIC.channelMap |= 1 << chidx;  // enabled right away
 80058e0:	4b10      	ldr	r3, [pc, #64]	@ (8005924 <LMIC_setupChannel+0xf0>)
 80058e2:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	@ 0xa0
 80058e6:	b21a      	sxth	r2, r3
 80058e8:	79fb      	ldrb	r3, [r7, #7]
 80058ea:	2101      	movs	r1, #1
 80058ec:	fa01 f303 	lsl.w	r3, r1, r3
 80058f0:	b21b      	sxth	r3, r3
 80058f2:	4313      	orrs	r3, r2
 80058f4:	b21b      	sxth	r3, r3
 80058f6:	b29a      	uxth	r2, r3
 80058f8:	4b0a      	ldr	r3, [pc, #40]	@ (8005924 <LMIC_setupChannel+0xf0>)
 80058fa:	f8a3 20a0 	strh.w	r2, [r3, #160]	@ 0xa0
	return 1;
 80058fe:	2301      	movs	r3, #1
}
 8005900:	4618      	mov	r0, r3
 8005902:	370c      	adds	r7, #12
 8005904:	46bd      	mov	sp, r7
 8005906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800590a:	4770      	bx	lr
 800590c:	33d1fdbf 	.word	0x33d1fdbf
 8005910:	33d5ce50 	.word	0x33d5ce50
 8005914:	33bca0ff 	.word	0x33bca0ff
 8005918:	33c5c8c0 	.word	0x33c5c8c0
 800591c:	33d691a0 	.word	0x33d691a0
 8005920:	33db2580 	.word	0x33db2580
 8005924:	2000033c 	.word	0x2000033c

08005928 <convFreq>:
	LMIC.channelDrMap[channel] = 0;
	LMIC.channelMap &= ~(1 << channel);
}

static u4_t convFreq(xref2u1_t ptr)
{
 8005928:	b580      	push	{r7, lr}
 800592a:	b084      	sub	sp, #16
 800592c:	af00      	add	r7, sp, #0
 800592e:	6078      	str	r0, [r7, #4]
	u4_t freq = (os_rlsbf4(ptr - 1) >> 8) * 100;
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	3b01      	subs	r3, #1
 8005934:	4618      	mov	r0, r3
 8005936:	f7ff f9c3 	bl	8004cc0 <os_rlsbf4>
 800593a:	4603      	mov	r3, r0
 800593c:	0a1b      	lsrs	r3, r3, #8
 800593e:	2264      	movs	r2, #100	@ 0x64
 8005940:	fb02 f303 	mul.w	r3, r2, r3
 8005944:	60fb      	str	r3, [r7, #12]
	if (freq < EU868_FREQ_MIN || freq > EU868_FREQ_MAX)
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	4a06      	ldr	r2, [pc, #24]	@ (8005964 <convFreq+0x3c>)
 800594a:	4293      	cmp	r3, r2
 800594c:	d303      	bcc.n	8005956 <convFreq+0x2e>
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	4a05      	ldr	r2, [pc, #20]	@ (8005968 <convFreq+0x40>)
 8005952:	4293      	cmp	r3, r2
 8005954:	d901      	bls.n	800595a <convFreq+0x32>
		freq = 0;
 8005956:	2300      	movs	r3, #0
 8005958:	60fb      	str	r3, [r7, #12]
	return freq;
 800595a:	68fb      	ldr	r3, [r7, #12]
}
 800595c:	4618      	mov	r0, r3
 800595e:	3710      	adds	r7, #16
 8005960:	46bd      	mov	sp, r7
 8005962:	bd80      	pop	{r7, pc}
 8005964:	337055c0 	.word	0x337055c0
 8005968:	33db2580 	.word	0x33db2580

0800596c <mapChannels>:

static u1_t mapChannels(u1_t chpage, u2_t chmap)
{
 800596c:	b480      	push	{r7}
 800596e:	b085      	sub	sp, #20
 8005970:	af00      	add	r7, sp, #0
 8005972:	4603      	mov	r3, r0
 8005974:	460a      	mov	r2, r1
 8005976:	71fb      	strb	r3, [r7, #7]
 8005978:	4613      	mov	r3, r2
 800597a:	80bb      	strh	r3, [r7, #4]
	// Bad page, disable all channel, enable non-existent
	if (chpage != 0 || chmap == 0 || (chmap & ~LMIC.channelMap) != 0)
 800597c:	79fb      	ldrb	r3, [r7, #7]
 800597e:	2b00      	cmp	r3, #0
 8005980:	d10a      	bne.n	8005998 <mapChannels+0x2c>
 8005982:	88bb      	ldrh	r3, [r7, #4]
 8005984:	2b00      	cmp	r3, #0
 8005986:	d007      	beq.n	8005998 <mapChannels+0x2c>
 8005988:	88ba      	ldrh	r2, [r7, #4]
 800598a:	4b1c      	ldr	r3, [pc, #112]	@ (80059fc <mapChannels+0x90>)
 800598c:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	@ 0xa0
 8005990:	43db      	mvns	r3, r3
 8005992:	4013      	ands	r3, r2
 8005994:	2b00      	cmp	r3, #0
 8005996:	d001      	beq.n	800599c <mapChannels+0x30>
		return 0;  // illegal input
 8005998:	2300      	movs	r3, #0
 800599a:	e028      	b.n	80059ee <mapChannels+0x82>
	for (u1_t chnl = 0; chnl < MAX_CHANNELS; chnl++) {
 800599c:	2300      	movs	r3, #0
 800599e:	73fb      	strb	r3, [r7, #15]
 80059a0:	e01d      	b.n	80059de <mapChannels+0x72>
		if ((chmap & (1 << chnl)) != 0 && LMIC.channelFreq[chnl] == 0)
 80059a2:	88ba      	ldrh	r2, [r7, #4]
 80059a4:	7bfb      	ldrb	r3, [r7, #15]
 80059a6:	fa42 f303 	asr.w	r3, r2, r3
 80059aa:	f003 0301 	and.w	r3, r3, #1
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d012      	beq.n	80059d8 <mapChannels+0x6c>
 80059b2:	7bfb      	ldrb	r3, [r7, #15]
 80059b4:	4a11      	ldr	r2, [pc, #68]	@ (80059fc <mapChannels+0x90>)
 80059b6:	3310      	adds	r3, #16
 80059b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d10b      	bne.n	80059d8 <mapChannels+0x6c>
			chmap &= ~(1 << chnl); // ignore - channel is not defined
 80059c0:	7bfb      	ldrb	r3, [r7, #15]
 80059c2:	2201      	movs	r2, #1
 80059c4:	fa02 f303 	lsl.w	r3, r2, r3
 80059c8:	b21b      	sxth	r3, r3
 80059ca:	43db      	mvns	r3, r3
 80059cc:	b21a      	sxth	r2, r3
 80059ce:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80059d2:	4013      	ands	r3, r2
 80059d4:	b21b      	sxth	r3, r3
 80059d6:	80bb      	strh	r3, [r7, #4]
	for (u1_t chnl = 0; chnl < MAX_CHANNELS; chnl++) {
 80059d8:	7bfb      	ldrb	r3, [r7, #15]
 80059da:	3301      	adds	r3, #1
 80059dc:	73fb      	strb	r3, [r7, #15]
 80059de:	7bfb      	ldrb	r3, [r7, #15]
 80059e0:	2b0f      	cmp	r3, #15
 80059e2:	d9de      	bls.n	80059a2 <mapChannels+0x36>
	}
	LMIC.channelMap = chmap;
 80059e4:	4a05      	ldr	r2, [pc, #20]	@ (80059fc <mapChannels+0x90>)
 80059e6:	88bb      	ldrh	r3, [r7, #4]
 80059e8:	f8a2 30a0 	strh.w	r3, [r2, #160]	@ 0xa0
	return 1;
 80059ec:	2301      	movs	r3, #1
}
 80059ee:	4618      	mov	r0, r3
 80059f0:	3714      	adds	r7, #20
 80059f2:	46bd      	mov	sp, r7
 80059f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f8:	4770      	bx	lr
 80059fa:	bf00      	nop
 80059fc:	2000033c 	.word	0x2000033c

08005a00 <updateTx>:

static void updateTx(ostime_t txbeg)
{
 8005a00:	b580      	push	{r7, lr}
 8005a02:	b086      	sub	sp, #24
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	6078      	str	r0, [r7, #4]
	u4_t freq = LMIC.channelFreq[LMIC.txChnl];
 8005a08:	4b21      	ldr	r3, [pc, #132]	@ (8005a90 <updateTx+0x90>)
 8005a0a:	f893 30a2 	ldrb.w	r3, [r3, #162]	@ 0xa2
 8005a0e:	4a20      	ldr	r2, [pc, #128]	@ (8005a90 <updateTx+0x90>)
 8005a10:	3310      	adds	r3, #16
 8005a12:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005a16:	617b      	str	r3, [r7, #20]
	// Update global/band specific duty cycle stats
	ostime_t airtime = calcAirTime(LMIC.rps, LMIC.dataLen);
 8005a18:	4b1d      	ldr	r3, [pc, #116]	@ (8005a90 <updateTx+0x90>)
 8005a1a:	89db      	ldrh	r3, [r3, #14]
 8005a1c:	4a1c      	ldr	r2, [pc, #112]	@ (8005a90 <updateTx+0x90>)
 8005a1e:	f892 2147 	ldrb.w	r2, [r2, #327]	@ 0x147
 8005a22:	4611      	mov	r1, r2
 8005a24:	4618      	mov	r0, r3
 8005a26:	f7ff fba3 	bl	8005170 <calcAirTime>
 8005a2a:	6138      	str	r0, [r7, #16]
	// Update channel/global duty cycle stats
	xref2band_t band = &LMIC.bands[freq & 0x3];
 8005a2c:	697b      	ldr	r3, [r7, #20]
 8005a2e:	f003 0303 	and.w	r3, r3, #3
 8005a32:	3304      	adds	r3, #4
 8005a34:	00db      	lsls	r3, r3, #3
 8005a36:	4a16      	ldr	r2, [pc, #88]	@ (8005a90 <updateTx+0x90>)
 8005a38:	4413      	add	r3, r2
 8005a3a:	60fb      	str	r3, [r7, #12]
	LMIC.freq = freq & ~(u4_t) 3;
 8005a3c:	697b      	ldr	r3, [r7, #20]
 8005a3e:	f023 0303 	bic.w	r3, r3, #3
 8005a42:	4a13      	ldr	r2, [pc, #76]	@ (8005a90 <updateTx+0x90>)
 8005a44:	6093      	str	r3, [r2, #8]
	LMIC.txpow = band->txpow;
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	f993 2002 	ldrsb.w	r2, [r3, #2]
 8005a4c:	4b10      	ldr	r3, [pc, #64]	@ (8005a90 <updateTx+0x90>)
 8005a4e:	749a      	strb	r2, [r3, #18]
	band->avail = txbeg + airtime * band->txcap;
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	881b      	ldrh	r3, [r3, #0]
 8005a54:	461a      	mov	r2, r3
 8005a56:	693b      	ldr	r3, [r7, #16]
 8005a58:	fb03 f202 	mul.w	r2, r3, r2
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	441a      	add	r2, r3
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	605a      	str	r2, [r3, #4]
	if (LMIC.globalDutyRate != 0)
 8005a64:	4b0a      	ldr	r3, [pc, #40]	@ (8005a90 <updateTx+0x90>)
 8005a66:	f893 30a3 	ldrb.w	r3, [r3, #163]	@ 0xa3
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d00b      	beq.n	8005a86 <updateTx+0x86>
		LMIC.globalDutyAvail = txbeg + (airtime << LMIC.globalDutyRate);
 8005a6e:	4b08      	ldr	r3, [pc, #32]	@ (8005a90 <updateTx+0x90>)
 8005a70:	f893 30a3 	ldrb.w	r3, [r3, #163]	@ 0xa3
 8005a74:	461a      	mov	r2, r3
 8005a76:	693b      	ldr	r3, [r7, #16]
 8005a78:	fa03 f202 	lsl.w	r2, r3, r2
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	4413      	add	r3, r2
 8005a80:	4a03      	ldr	r2, [pc, #12]	@ (8005a90 <updateTx+0x90>)
 8005a82:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
}
 8005a86:	bf00      	nop
 8005a88:	3718      	adds	r7, #24
 8005a8a:	46bd      	mov	sp, r7
 8005a8c:	bd80      	pop	{r7, pc}
 8005a8e:	bf00      	nop
 8005a90:	2000033c 	.word	0x2000033c

08005a94 <nextTx>:

static ostime_t nextTx(ostime_t now)
{
 8005a94:	b480      	push	{r7}
 8005a96:	b087      	sub	sp, #28
 8005a98:	af00      	add	r7, sp, #0
 8005a9a:	6078      	str	r0, [r7, #4]
	u1_t bmap = 0xF;
 8005a9c:	230f      	movs	r3, #15
 8005a9e:	75fb      	strb	r3, [r7, #23]
	do {
		ostime_t mintime = now + /*10h*/36000 * OSTICKS_PER_SEC;
 8005aa0:	687a      	ldr	r2, [r7, #4]
 8005aa2:	4b48      	ldr	r3, [pc, #288]	@ (8005bc4 <nextTx+0x130>)
 8005aa4:	4413      	add	r3, r2
 8005aa6:	613b      	str	r3, [r7, #16]
		u1_t band = 0;
 8005aa8:	2300      	movs	r3, #0
 8005aaa:	73fb      	strb	r3, [r7, #15]
		for (u1_t bi = 0; bi < 4; bi++) {
 8005aac:	2300      	movs	r3, #0
 8005aae:	73bb      	strb	r3, [r7, #14]
 8005ab0:	e01d      	b.n	8005aee <nextTx+0x5a>
			if ((bmap & (1 << bi)) && mintime - LMIC.bands[bi].avail > 0)
 8005ab2:	7dfa      	ldrb	r2, [r7, #23]
 8005ab4:	7bbb      	ldrb	r3, [r7, #14]
 8005ab6:	fa42 f303 	asr.w	r3, r2, r3
 8005aba:	f003 0301 	and.w	r3, r3, #1
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d012      	beq.n	8005ae8 <nextTx+0x54>
 8005ac2:	7bbb      	ldrb	r3, [r7, #14]
 8005ac4:	4a40      	ldr	r2, [pc, #256]	@ (8005bc8 <nextTx+0x134>)
 8005ac6:	3304      	adds	r3, #4
 8005ac8:	00db      	lsls	r3, r3, #3
 8005aca:	4413      	add	r3, r2
 8005acc:	685b      	ldr	r3, [r3, #4]
 8005ace:	693a      	ldr	r2, [r7, #16]
 8005ad0:	1ad3      	subs	r3, r2, r3
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	dd08      	ble.n	8005ae8 <nextTx+0x54>
				mintime = LMIC.bands[band = bi].avail;
 8005ad6:	7bbb      	ldrb	r3, [r7, #14]
 8005ad8:	73fb      	strb	r3, [r7, #15]
 8005ada:	7bfb      	ldrb	r3, [r7, #15]
 8005adc:	4a3a      	ldr	r2, [pc, #232]	@ (8005bc8 <nextTx+0x134>)
 8005ade:	3304      	adds	r3, #4
 8005ae0:	00db      	lsls	r3, r3, #3
 8005ae2:	4413      	add	r3, r2
 8005ae4:	685b      	ldr	r3, [r3, #4]
 8005ae6:	613b      	str	r3, [r7, #16]
		for (u1_t bi = 0; bi < 4; bi++) {
 8005ae8:	7bbb      	ldrb	r3, [r7, #14]
 8005aea:	3301      	adds	r3, #1
 8005aec:	73bb      	strb	r3, [r7, #14]
 8005aee:	7bbb      	ldrb	r3, [r7, #14]
 8005af0:	2b03      	cmp	r3, #3
 8005af2:	d9de      	bls.n	8005ab2 <nextTx+0x1e>
		}
		// Find next channel in given band
		u1_t chnl = LMIC.bands[band].lastchnl;
 8005af4:	7bfb      	ldrb	r3, [r7, #15]
 8005af6:	4a34      	ldr	r2, [pc, #208]	@ (8005bc8 <nextTx+0x134>)
 8005af8:	3304      	adds	r3, #4
 8005afa:	00db      	lsls	r3, r3, #3
 8005afc:	4413      	add	r3, r2
 8005afe:	78db      	ldrb	r3, [r3, #3]
 8005b00:	737b      	strb	r3, [r7, #13]
		for (u1_t ci = 0; ci < MAX_CHANNELS; ci++) {
 8005b02:	2300      	movs	r3, #0
 8005b04:	733b      	strb	r3, [r7, #12]
 8005b06:	e042      	b.n	8005b8e <nextTx+0xfa>
			if ((chnl = (chnl + 1)) >= MAX_CHANNELS)
 8005b08:	7b7b      	ldrb	r3, [r7, #13]
 8005b0a:	3301      	adds	r3, #1
 8005b0c:	737b      	strb	r3, [r7, #13]
 8005b0e:	7b7b      	ldrb	r3, [r7, #13]
 8005b10:	2b0f      	cmp	r3, #15
 8005b12:	d902      	bls.n	8005b1a <nextTx+0x86>
				chnl -= MAX_CHANNELS;
 8005b14:	7b7b      	ldrb	r3, [r7, #13]
 8005b16:	3b10      	subs	r3, #16
 8005b18:	737b      	strb	r3, [r7, #13]
			if ((LMIC.channelMap & (1 << chnl)) != 0 &&  // channel enabled
 8005b1a:	4b2b      	ldr	r3, [pc, #172]	@ (8005bc8 <nextTx+0x134>)
 8005b1c:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	@ 0xa0
 8005b20:	461a      	mov	r2, r3
 8005b22:	7b7b      	ldrb	r3, [r7, #13]
 8005b24:	fa42 f303 	asr.w	r3, r2, r3
 8005b28:	f003 0301 	and.w	r3, r3, #1
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d02b      	beq.n	8005b88 <nextTx+0xf4>
					(LMIC.channelDrMap[chnl] & (1 << (LMIC.datarate & 0xF)))
 8005b30:	7b7b      	ldrb	r3, [r7, #13]
 8005b32:	4a25      	ldr	r2, [pc, #148]	@ (8005bc8 <nextTx+0x134>)
 8005b34:	3340      	adds	r3, #64	@ 0x40
 8005b36:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005b3a:	461a      	mov	r2, r3
 8005b3c:	4b22      	ldr	r3, [pc, #136]	@ (8005bc8 <nextTx+0x134>)
 8005b3e:	f893 30b0 	ldrb.w	r3, [r3, #176]	@ 0xb0
 8005b42:	f003 030f 	and.w	r3, r3, #15
							!= 0 && band == (LMIC.channelFreq[chnl] & 0x3)) { // in selected band
 8005b46:	fa42 f303 	asr.w	r3, r2, r3
 8005b4a:	f003 0301 	and.w	r3, r3, #1
			if ((LMIC.channelMap & (1 << chnl)) != 0 &&  // channel enabled
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d01a      	beq.n	8005b88 <nextTx+0xf4>
							!= 0 && band == (LMIC.channelFreq[chnl] & 0x3)) { // in selected band
 8005b52:	7bfa      	ldrb	r2, [r7, #15]
 8005b54:	7b7b      	ldrb	r3, [r7, #13]
 8005b56:	491c      	ldr	r1, [pc, #112]	@ (8005bc8 <nextTx+0x134>)
 8005b58:	3310      	adds	r3, #16
 8005b5a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8005b5e:	f003 0303 	and.w	r3, r3, #3
 8005b62:	429a      	cmp	r2, r3
 8005b64:	d110      	bne.n	8005b88 <nextTx+0xf4>
				LMIC.txChnl = LMIC.bands[band].lastchnl = chnl;
 8005b66:	7bfa      	ldrb	r2, [r7, #15]
 8005b68:	4917      	ldr	r1, [pc, #92]	@ (8005bc8 <nextTx+0x134>)
 8005b6a:	1d13      	adds	r3, r2, #4
 8005b6c:	00db      	lsls	r3, r3, #3
 8005b6e:	440b      	add	r3, r1
 8005b70:	7b79      	ldrb	r1, [r7, #13]
 8005b72:	70d9      	strb	r1, [r3, #3]
 8005b74:	4914      	ldr	r1, [pc, #80]	@ (8005bc8 <nextTx+0x134>)
 8005b76:	1d13      	adds	r3, r2, #4
 8005b78:	00db      	lsls	r3, r3, #3
 8005b7a:	440b      	add	r3, r1
 8005b7c:	78da      	ldrb	r2, [r3, #3]
 8005b7e:	4b12      	ldr	r3, [pc, #72]	@ (8005bc8 <nextTx+0x134>)
 8005b80:	f883 20a2 	strb.w	r2, [r3, #162]	@ 0xa2
				return mintime;
 8005b84:	693b      	ldr	r3, [r7, #16]
 8005b86:	e016      	b.n	8005bb6 <nextTx+0x122>
		for (u1_t ci = 0; ci < MAX_CHANNELS; ci++) {
 8005b88:	7b3b      	ldrb	r3, [r7, #12]
 8005b8a:	3301      	adds	r3, #1
 8005b8c:	733b      	strb	r3, [r7, #12]
 8005b8e:	7b3b      	ldrb	r3, [r7, #12]
 8005b90:	2b0f      	cmp	r3, #15
 8005b92:	d9b9      	bls.n	8005b08 <nextTx+0x74>
			}
		}
		if ((bmap &= ~(1 << band)) == 0) {
 8005b94:	7bfb      	ldrb	r3, [r7, #15]
 8005b96:	2201      	movs	r2, #1
 8005b98:	fa02 f303 	lsl.w	r3, r2, r3
 8005b9c:	b25b      	sxtb	r3, r3
 8005b9e:	43db      	mvns	r3, r3
 8005ba0:	b25a      	sxtb	r2, r3
 8005ba2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005ba6:	4013      	ands	r3, r2
 8005ba8:	b25b      	sxtb	r3, r3
 8005baa:	75fb      	strb	r3, [r7, #23]
 8005bac:	7dfb      	ldrb	r3, [r7, #23]
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	f47f af76 	bne.w	8005aa0 <nextTx+0xc>
			// No feasible channel  found!
			return mintime;
 8005bb4:	693b      	ldr	r3, [r7, #16]
		}
	} while (1);
}
 8005bb6:	4618      	mov	r0, r3
 8005bb8:	371c      	adds	r7, #28
 8005bba:	46bd      	mov	sp, r7
 8005bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc0:	4770      	bx	lr
 8005bc2:	bf00      	nop
 8005bc4:	44aa2000 	.word	0x44aa2000
 8005bc8:	2000033c 	.word	0x2000033c

08005bcc <setBcnRxParams>:

static void setBcnRxParams(void)
{
 8005bcc:	b580      	push	{r7, lr}
 8005bce:	af00      	add	r7, sp, #0
	LMIC.dataLen = 0;
 8005bd0:	4b10      	ldr	r3, [pc, #64]	@ (8005c14 <setBcnRxParams+0x48>)
 8005bd2:	2200      	movs	r2, #0
 8005bd4:	f883 2147 	strb.w	r2, [r3, #327]	@ 0x147
	LMIC.freq = LMIC.channelFreq[LMIC.bcnChnl] & ~(u4_t) 3;
 8005bd8:	4b0e      	ldr	r3, [pc, #56]	@ (8005c14 <setBcnRxParams+0x48>)
 8005bda:	f893 3188 	ldrb.w	r3, [r3, #392]	@ 0x188
 8005bde:	4a0d      	ldr	r2, [pc, #52]	@ (8005c14 <setBcnRxParams+0x48>)
 8005be0:	3310      	adds	r3, #16
 8005be2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005be6:	f023 0303 	bic.w	r3, r3, #3
 8005bea:	4a0a      	ldr	r2, [pc, #40]	@ (8005c14 <setBcnRxParams+0x48>)
 8005bec:	6093      	str	r3, [r2, #8]
	LMIC.rps = setIh(setNocrc(dndr2rps((dr_t) DR_BCN), 1), LEN_BCN);
 8005bee:	2003      	movs	r0, #3
 8005bf0:	f7fe fff6 	bl	8004be0 <dndr2rps>
 8005bf4:	4603      	mov	r3, r0
 8005bf6:	2101      	movs	r1, #1
 8005bf8:	4618      	mov	r0, r3
 8005bfa:	f7fe ffa2 	bl	8004b42 <setNocrc>
 8005bfe:	4603      	mov	r3, r0
 8005c00:	2111      	movs	r1, #17
 8005c02:	4618      	mov	r0, r3
 8005c04:	f7fe ffc3 	bl	8004b8e <setIh>
 8005c08:	4603      	mov	r3, r0
 8005c0a:	461a      	mov	r2, r3
 8005c0c:	4b01      	ldr	r3, [pc, #4]	@ (8005c14 <setBcnRxParams+0x48>)
 8005c0e:	81da      	strh	r2, [r3, #14]
}
 8005c10:	bf00      	nop
 8005c12:	bd80      	pop	{r7, pc}
 8005c14:	2000033c 	.word	0x2000033c

08005c18 <initJoinLoop>:

#define setRx1Params() /*LMIC.freq/rps remain unchanged*/

static void initJoinLoop(void)
{
 8005c18:	b598      	push	{r3, r4, r7, lr}
 8005c1a:	af00      	add	r7, sp, #0
#if CFG_TxContinuousMode
  LMIC.txChnl = 0;
#else
	LMIC.txChnl = os_getRndU1() % NUM_DEFAULT_CHANNELS;
 8005c1c:	f002 ff8c 	bl	8008b38 <radio_rand1>
 8005c20:	4603      	mov	r3, r0
 8005c22:	461a      	mov	r2, r3
 8005c24:	4b15      	ldr	r3, [pc, #84]	@ (8005c7c <initJoinLoop+0x64>)
 8005c26:	fba3 1302 	umull	r1, r3, r3, r2
 8005c2a:	0899      	lsrs	r1, r3, #2
 8005c2c:	460b      	mov	r3, r1
 8005c2e:	005b      	lsls	r3, r3, #1
 8005c30:	440b      	add	r3, r1
 8005c32:	005b      	lsls	r3, r3, #1
 8005c34:	1ad3      	subs	r3, r2, r3
 8005c36:	b2da      	uxtb	r2, r3
 8005c38:	4b11      	ldr	r3, [pc, #68]	@ (8005c80 <initJoinLoop+0x68>)
 8005c3a:	f883 20a2 	strb.w	r2, [r3, #162]	@ 0xa2
#endif
	LMIC.adrTxPow = 14;
 8005c3e:	4b10      	ldr	r3, [pc, #64]	@ (8005c80 <initJoinLoop+0x68>)
 8005c40:	220e      	movs	r2, #14
 8005c42:	f883 20af 	strb.w	r2, [r3, #175]	@ 0xaf
	setDrJoin(DRCHG_SET, DR_SF7);
 8005c46:	2105      	movs	r1, #5
 8005c48:	2000      	movs	r0, #0
 8005c4a:	f7ff fd2b 	bl	80056a4 <setDrJoin>
	initDefaultChannels(1);
 8005c4e:	2001      	movs	r0, #1
 8005c50:	f7ff fd6a 	bl	8005728 <initDefaultChannels>
	ASSERT((LMIC.opmode & OP_NEXTCHNL) == 0);
 8005c54:	4b0a      	ldr	r3, [pc, #40]	@ (8005c80 <initJoinLoop+0x68>)
 8005c56:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8005c5a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d001      	beq.n	8005c66 <initJoinLoop+0x4e>
 8005c62:	f7fe fe71 	bl	8004948 <hal_failed>
	LMIC.txend = LMIC.bands[BAND_MILLI].avail + rndDelay(8);
 8005c66:	4b06      	ldr	r3, [pc, #24]	@ (8005c80 <initJoinLoop+0x68>)
 8005c68:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8005c6a:	2008      	movs	r0, #8
 8005c6c:	f7ff fcae 	bl	80055cc <rndDelay>
 8005c70:	4603      	mov	r3, r0
 8005c72:	4423      	add	r3, r4
 8005c74:	4a02      	ldr	r2, [pc, #8]	@ (8005c80 <initJoinLoop+0x68>)
 8005c76:	6013      	str	r3, [r2, #0]
}
 8005c78:	bf00      	nop
 8005c7a:	bd98      	pop	{r3, r4, r7, pc}
 8005c7c:	aaaaaaab 	.word	0xaaaaaaab
 8005c80:	2000033c 	.word	0x2000033c

08005c84 <nextJoinState>:

static ostime_t nextJoinState(void)
{
 8005c84:	b580      	push	{r7, lr}
 8005c86:	b082      	sub	sp, #8
 8005c88:	af00      	add	r7, sp, #0
	u1_t failed = 0;
 8005c8a:	2300      	movs	r3, #0
 8005c8c:	71fb      	strb	r3, [r7, #7]

	// Try 869.x and then 864.x with same DR
	// If both fail try next lower datarate
	if (++LMIC.txChnl == NUM_DEFAULT_CHANNELS)
 8005c8e:	4b30      	ldr	r3, [pc, #192]	@ (8005d50 <nextJoinState+0xcc>)
 8005c90:	f893 30a2 	ldrb.w	r3, [r3, #162]	@ 0xa2
 8005c94:	3301      	adds	r3, #1
 8005c96:	b2da      	uxtb	r2, r3
 8005c98:	4b2d      	ldr	r3, [pc, #180]	@ (8005d50 <nextJoinState+0xcc>)
 8005c9a:	f883 20a2 	strb.w	r2, [r3, #162]	@ 0xa2
 8005c9e:	4b2c      	ldr	r3, [pc, #176]	@ (8005d50 <nextJoinState+0xcc>)
 8005ca0:	f893 30a2 	ldrb.w	r3, [r3, #162]	@ 0xa2
 8005ca4:	2b06      	cmp	r3, #6
 8005ca6:	d103      	bne.n	8005cb0 <nextJoinState+0x2c>
		LMIC.txChnl = 0;
 8005ca8:	4b29      	ldr	r3, [pc, #164]	@ (8005d50 <nextJoinState+0xcc>)
 8005caa:	2200      	movs	r2, #0
 8005cac:	f883 20a2 	strb.w	r2, [r3, #162]	@ 0xa2
	if ((++LMIC.txCnt & 1) == 0) {
 8005cb0:	4b27      	ldr	r3, [pc, #156]	@ (8005d50 <nextJoinState+0xcc>)
 8005cb2:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 8005cb6:	3301      	adds	r3, #1
 8005cb8:	b2da      	uxtb	r2, r3
 8005cba:	4b25      	ldr	r3, [pc, #148]	@ (8005d50 <nextJoinState+0xcc>)
 8005cbc:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
 8005cc0:	4b23      	ldr	r3, [pc, #140]	@ (8005d50 <nextJoinState+0xcc>)
 8005cc2:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 8005cc6:	f003 0301 	and.w	r3, r3, #1
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d112      	bne.n	8005cf4 <nextJoinState+0x70>
		// Lower DR every 2nd try (having tried 868.x and 864.x with the same DR)
		if (LMIC.datarate == DR_SF9)
 8005cce:	4b20      	ldr	r3, [pc, #128]	@ (8005d50 <nextJoinState+0xcc>)
 8005cd0:	f893 30b0 	ldrb.w	r3, [r3, #176]	@ 0xb0
 8005cd4:	2b03      	cmp	r3, #3
 8005cd6:	d102      	bne.n	8005cde <nextJoinState+0x5a>
			failed = 1; // we have tried all DR - signal EV_JOIN_FAILED
 8005cd8:	2301      	movs	r3, #1
 8005cda:	71fb      	strb	r3, [r7, #7]
 8005cdc:	e00a      	b.n	8005cf4 <nextJoinState+0x70>
		else
			setDrJoin(DRCHG_NOJACC, decDR((dr_t) LMIC.datarate));
 8005cde:	4b1c      	ldr	r3, [pc, #112]	@ (8005d50 <nextJoinState+0xcc>)
 8005ce0:	f893 30b0 	ldrb.w	r3, [r3, #176]	@ 0xb0
 8005ce4:	4618      	mov	r0, r3
 8005ce6:	f7fe ff8f 	bl	8004c08 <decDR>
 8005cea:	4603      	mov	r3, r0
 8005cec:	4619      	mov	r1, r3
 8005cee:	2001      	movs	r0, #1
 8005cf0:	f7ff fcd8 	bl	80056a4 <setDrJoin>
	}
	// Clear NEXTCHNL because join state engine controls channel hopping
	LMIC.opmode &= ~OP_NEXTCHNL;
 8005cf4:	4b16      	ldr	r3, [pc, #88]	@ (8005d50 <nextJoinState+0xcc>)
 8005cf6:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8005cfa:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005cfe:	b29a      	uxth	r2, r3
 8005d00:	4b13      	ldr	r3, [pc, #76]	@ (8005d50 <nextJoinState+0xcc>)
 8005d02:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
	// Move txend to randomize synchronized concurrent joins.
	// Duty cycle is based on txend.
	ostime_t time = os_getTime();
 8005d06:	f002 f9ed 	bl	80080e4 <os_getTime>
 8005d0a:	6038      	str	r0, [r7, #0]
	if (time - LMIC.bands[BAND_MILLI].avail < 0)
 8005d0c:	4b10      	ldr	r3, [pc, #64]	@ (8005d50 <nextJoinState+0xcc>)
 8005d0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d10:	683a      	ldr	r2, [r7, #0]
 8005d12:	1ad3      	subs	r3, r2, r3
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	da02      	bge.n	8005d1e <nextJoinState+0x9a>
		time = LMIC.bands[BAND_MILLI].avail;
 8005d18:	4b0d      	ldr	r3, [pc, #52]	@ (8005d50 <nextJoinState+0xcc>)
 8005d1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d1c:	603b      	str	r3, [r7, #0]
	// Avoid collision with JOIN ACCEPT @ SF12 being sent by GW (but we missed it)
			? DNW2_SAFETY_ZONE
			// Otherwise: randomize join (street lamp case):
			// SF12:255, SF11:127, .., SF7:8secs
			:
				DNW2_SAFETY_ZONE + rndDelay(255 >> LMIC.datarate));
 8005d1e:	4b0c      	ldr	r3, [pc, #48]	@ (8005d50 <nextJoinState+0xcc>)
 8005d20:	f893 30b0 	ldrb.w	r3, [r3, #176]	@ 0xb0
 8005d24:	461a      	mov	r2, r3
 8005d26:	23ff      	movs	r3, #255	@ 0xff
 8005d28:	4113      	asrs	r3, r2
 8005d2a:	b2db      	uxtb	r3, r3
 8005d2c:	4618      	mov	r0, r3
 8005d2e:	f7ff fc4d 	bl	80055cc <rndDelay>
 8005d32:	4603      	mov	r3, r0
 8005d34:	f503 33bb 	add.w	r3, r3, #95744	@ 0x17600
 8005d38:	f503 7380 	add.w	r3, r3, #256	@ 0x100
	LMIC.txend = time + (isTESTMODE()
 8005d3c:	683a      	ldr	r2, [r7, #0]
 8005d3e:	4413      	add	r3, r2
 8005d40:	4a03      	ldr	r2, [pc, #12]	@ (8005d50 <nextJoinState+0xcc>)
 8005d42:	6013      	str	r3, [r2, #0]
	// 1 - triggers EV_JOIN_FAILED event
	return failed;
 8005d44:	79fb      	ldrb	r3, [r7, #7]
}
 8005d46:	4618      	mov	r0, r3
 8005d48:	3708      	adds	r7, #8
 8005d4a:	46bd      	mov	sp, r7
 8005d4c:	bd80      	pop	{r7, pc}
 8005d4e:	bf00      	nop
 8005d50:	2000033c 	.word	0x2000033c

08005d54 <runEngineUpdate>:
#else
#error Unsupported frequency band!
#endif

static void runEngineUpdate(xref2osjob_t osjob)
{
 8005d54:	b580      	push	{r7, lr}
 8005d56:	b082      	sub	sp, #8
 8005d58:	af00      	add	r7, sp, #0
 8005d5a:	6078      	str	r0, [r7, #4]
	engineUpdate();
 8005d5c:	f001 fcb6 	bl	80076cc <engineUpdate>
}
 8005d60:	bf00      	nop
 8005d62:	3708      	adds	r7, #8
 8005d64:	46bd      	mov	sp, r7
 8005d66:	bd80      	pop	{r7, pc}

08005d68 <reportEvent>:

static void reportEvent(ev_t ev)
{
 8005d68:	b580      	push	{r7, lr}
 8005d6a:	b082      	sub	sp, #8
 8005d6c:	af00      	add	r7, sp, #0
 8005d6e:	4603      	mov	r3, r0
 8005d70:	71fb      	strb	r3, [r7, #7]
	EV(devCond, INFO, (e_.reason = EV::devCond_t::LMIC_EV,
					e_.eui = MAIN::CDEV->getEui(),
					e_.info = ev));
	ON_LMIC_EVENT(ev);
 8005d72:	79fb      	ldrb	r3, [r7, #7]
 8005d74:	4618      	mov	r0, r3
 8005d76:	f001 fff3 	bl	8007d60 <onEvent>
	engineUpdate();
 8005d7a:	f001 fca7 	bl	80076cc <engineUpdate>
}
 8005d7e:	bf00      	nop
 8005d80:	3708      	adds	r7, #8
 8005d82:	46bd      	mov	sp, r7
 8005d84:	bd80      	pop	{r7, pc}

08005d86 <runReset>:

static void runReset(xref2osjob_t osjob)
{
 8005d86:	b580      	push	{r7, lr}
 8005d88:	b082      	sub	sp, #8
 8005d8a:	af00      	add	r7, sp, #0
 8005d8c:	6078      	str	r0, [r7, #4]
	// Disable session
	LMIC_reset();
 8005d8e:	f001 fe67 	bl	8007a60 <LMIC_reset>
	LMIC_startJoining();
 8005d92:	f001 fa0f 	bl	80071b4 <LMIC_startJoining>
	reportEvent(EV_RESET);
 8005d96:	200c      	movs	r0, #12
 8005d98:	f7ff ffe6 	bl	8005d68 <reportEvent>
}
 8005d9c:	bf00      	nop
 8005d9e:	3708      	adds	r7, #8
 8005da0:	46bd      	mov	sp, r7
 8005da2:	bd80      	pop	{r7, pc}

08005da4 <stateJustJoined>:

static void stateJustJoined(void)
{
 8005da4:	b480      	push	{r7}
 8005da6:	af00      	add	r7, sp, #0
	LMIC.seqnoDn = LMIC.seqnoUp = 0;
 8005da8:	4b2f      	ldr	r3, [pc, #188]	@ (8005e68 <stateJustJoined+0xc4>)
 8005daa:	2200      	movs	r2, #0
 8005dac:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c
 8005db0:	4b2d      	ldr	r3, [pc, #180]	@ (8005e68 <stateJustJoined+0xc4>)
 8005db2:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
 8005db6:	4a2c      	ldr	r2, [pc, #176]	@ (8005e68 <stateJustJoined+0xc4>)
 8005db8:	f8c2 3118 	str.w	r3, [r2, #280]	@ 0x118
	LMIC.rejoinCnt = 0;
 8005dbc:	4b2a      	ldr	r3, [pc, #168]	@ (8005e68 <stateJustJoined+0xc4>)
 8005dbe:	2200      	movs	r2, #0
 8005dc0:	f883 20b2 	strb.w	r2, [r3, #178]	@ 0xb2
	LMIC.dnConf = LMIC.adrChanged = LMIC.ladrAns = LMIC.devsAns = 0;
 8005dc4:	4b28      	ldr	r3, [pc, #160]	@ (8005e68 <stateJustJoined+0xc4>)
 8005dc6:	2200      	movs	r2, #0
 8005dc8:	f883 2126 	strb.w	r2, [r3, #294]	@ 0x126
 8005dcc:	4b26      	ldr	r3, [pc, #152]	@ (8005e68 <stateJustJoined+0xc4>)
 8005dce:	f893 2126 	ldrb.w	r2, [r3, #294]	@ 0x126
 8005dd2:	4b25      	ldr	r3, [pc, #148]	@ (8005e68 <stateJustJoined+0xc4>)
 8005dd4:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
 8005dd8:	4b23      	ldr	r3, [pc, #140]	@ (8005e68 <stateJustJoined+0xc4>)
 8005dda:	f893 2125 	ldrb.w	r2, [r3, #293]	@ 0x125
 8005dde:	4b22      	ldr	r3, [pc, #136]	@ (8005e68 <stateJustJoined+0xc4>)
 8005de0:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
 8005de4:	4b20      	ldr	r3, [pc, #128]	@ (8005e68 <stateJustJoined+0xc4>)
 8005de6:	f893 2122 	ldrb.w	r2, [r3, #290]	@ 0x122
 8005dea:	4b1f      	ldr	r3, [pc, #124]	@ (8005e68 <stateJustJoined+0xc4>)
 8005dec:	f883 2120 	strb.w	r2, [r3, #288]	@ 0x120
	LMIC.moreData = LMIC.dn2Ans = LMIC.snchAns = LMIC.dutyCapAns = 0;
 8005df0:	4b1d      	ldr	r3, [pc, #116]	@ (8005e68 <stateJustJoined+0xc4>)
 8005df2:	2200      	movs	r2, #0
 8005df4:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
 8005df8:	4b1b      	ldr	r3, [pc, #108]	@ (8005e68 <stateJustJoined+0xc4>)
 8005dfa:	f893 2129 	ldrb.w	r2, [r3, #297]	@ 0x129
 8005dfe:	4b1a      	ldr	r3, [pc, #104]	@ (8005e68 <stateJustJoined+0xc4>)
 8005e00:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
 8005e04:	4b18      	ldr	r3, [pc, #96]	@ (8005e68 <stateJustJoined+0xc4>)
 8005e06:	f893 212a 	ldrb.w	r2, [r3, #298]	@ 0x12a
 8005e0a:	4b17      	ldr	r3, [pc, #92]	@ (8005e68 <stateJustJoined+0xc4>)
 8005e0c:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
 8005e10:	4b15      	ldr	r3, [pc, #84]	@ (8005e68 <stateJustJoined+0xc4>)
 8005e12:	f893 2130 	ldrb.w	r2, [r3, #304]	@ 0x130
 8005e16:	4b14      	ldr	r3, [pc, #80]	@ (8005e68 <stateJustJoined+0xc4>)
 8005e18:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
	LMIC.pingSetAns = 0;
 8005e1c:	4b12      	ldr	r3, [pc, #72]	@ (8005e68 <stateJustJoined+0xc4>)
 8005e1e:	2200      	movs	r2, #0
 8005e20:	f883 2133 	strb.w	r2, [r3, #307]	@ 0x133
	LMIC.upRepeat = 0;
 8005e24:	4b10      	ldr	r3, [pc, #64]	@ (8005e68 <stateJustJoined+0xc4>)
 8005e26:	2200      	movs	r2, #0
 8005e28:	f883 20ae 	strb.w	r2, [r3, #174]	@ 0xae
	LMIC.adrAckReq = LINK_CHECK_INIT;
 8005e2c:	4b0e      	ldr	r3, [pc, #56]	@ (8005e68 <stateJustJoined+0xc4>)
 8005e2e:	22f4      	movs	r2, #244	@ 0xf4
 8005e30:	f883 2121 	strb.w	r2, [r3, #289]	@ 0x121
	LMIC.dn2Dr = DR_DNW2;
 8005e34:	4b0c      	ldr	r3, [pc, #48]	@ (8005e68 <stateJustJoined+0xc4>)
 8005e36:	2200      	movs	r2, #0
 8005e38:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
	LMIC.dn2Freq = FREQ_DNW2;
 8005e3c:	4b0a      	ldr	r3, [pc, #40]	@ (8005e68 <stateJustJoined+0xc4>)
 8005e3e:	4a0b      	ldr	r2, [pc, #44]	@ (8005e6c <stateJustJoined+0xc8>)
 8005e40:	f8c3 212c 	str.w	r2, [r3, #300]	@ 0x12c
	LMIC.bcnChnl = CHNL_BCN;
 8005e44:	4b08      	ldr	r3, [pc, #32]	@ (8005e68 <stateJustJoined+0xc4>)
 8005e46:	2205      	movs	r2, #5
 8005e48:	f883 2188 	strb.w	r2, [r3, #392]	@ 0x188
	LMIC.ping.freq = FREQ_PING;
 8005e4c:	4b06      	ldr	r3, [pc, #24]	@ (8005e68 <stateJustJoined+0xc4>)
 8005e4e:	4a07      	ldr	r2, [pc, #28]	@ (8005e6c <stateJustJoined+0xc8>)
 8005e50:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
	LMIC.ping.dr = DR_PING;
 8005e54:	4b04      	ldr	r3, [pc, #16]	@ (8005e68 <stateJustJoined+0xc4>)
 8005e56:	2203      	movs	r2, #3
 8005e58:	f883 2134 	strb.w	r2, [r3, #308]	@ 0x134
}
 8005e5c:	bf00      	nop
 8005e5e:	46bd      	mov	sp, r7
 8005e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e64:	4770      	bx	lr
 8005e66:	bf00      	nop
 8005e68:	2000033c 	.word	0x2000033c
 8005e6c:	33d3e608 	.word	0x33d3e608

08005e70 <decodeBeacon>:
// ================================================================================
// Decoding frames

// Decode beacon  - do not overwrite bcninfo unless we have a match!
static int decodeBeacon(void)
{
 8005e70:	b590      	push	{r4, r7, lr}
 8005e72:	b083      	sub	sp, #12
 8005e74:	af00      	add	r7, sp, #0
	ASSERT(LMIC.dataLen == LEN_BCN); // implicit header RX guarantees this
 8005e76:	4b46      	ldr	r3, [pc, #280]	@ (8005f90 <decodeBeacon+0x120>)
 8005e78:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 8005e7c:	2b11      	cmp	r3, #17
 8005e7e:	d001      	beq.n	8005e84 <decodeBeacon+0x14>
 8005e80:	f7fe fd62 	bl	8004948 <hal_failed>
	xref2u1_t d = LMIC.frame;
 8005e84:	4b43      	ldr	r3, [pc, #268]	@ (8005f94 <decodeBeacon+0x124>)
 8005e86:	607b      	str	r3, [r7, #4]
	if (
#if defined CFG_eu868
	d[OFF_BCN_CRC1] != (u1_t) os_crc16(d, OFF_BCN_CRC1)
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	3307      	adds	r3, #7
 8005e8c:	781c      	ldrb	r4, [r3, #0]
 8005e8e:	2107      	movs	r1, #7
 8005e90:	6878      	ldr	r0, [r7, #4]
 8005e92:	f7fe ffb0 	bl	8004df6 <os_crc16>
 8005e96:	4603      	mov	r3, r0
 8005e98:	b2db      	uxtb	r3, r3
	if (
 8005e9a:	429c      	cmp	r4, r3
 8005e9c:	d001      	beq.n	8005ea2 <decodeBeacon+0x32>
#elif CFG_us915
        os_rlsbf2(&d[OFF_BCN_CRC1]) != os_crc16(d,OFF_BCN_CRC1)
#endif
			)
		return 0;   // first (common) part fails CRC check
 8005e9e:	2300      	movs	r3, #0
 8005ea0:	e071      	b.n	8005f86 <decodeBeacon+0x116>
	// First set of fields is ok
	u4_t bcnnetid = os_rlsbf4(&d[OFF_BCN_NETID]) & 0xFFFFFF;
 8005ea2:	6878      	ldr	r0, [r7, #4]
 8005ea4:	f7fe ff0c 	bl	8004cc0 <os_rlsbf4>
 8005ea8:	4603      	mov	r3, r0
 8005eaa:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8005eae:	603b      	str	r3, [r7, #0]
	if (bcnnetid != LMIC.netid)
 8005eb0:	4b37      	ldr	r3, [pc, #220]	@ (8005f90 <decodeBeacon+0x120>)
 8005eb2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8005eb6:	683a      	ldr	r2, [r7, #0]
 8005eb8:	429a      	cmp	r2, r3
 8005eba:	d002      	beq.n	8005ec2 <decodeBeacon+0x52>
		return -1;  // not the beacon we're looking for
 8005ebc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005ec0:	e061      	b.n	8005f86 <decodeBeacon+0x116>

	LMIC.bcninfo.flags &= ~(BCN_PARTIAL | BCN_FULL);
 8005ec2:	4b33      	ldr	r3, [pc, #204]	@ (8005f90 <decodeBeacon+0x120>)
 8005ec4:	f893 3196 	ldrb.w	r3, [r3, #406]	@ 0x196
 8005ec8:	f023 0303 	bic.w	r3, r3, #3
 8005ecc:	b2da      	uxtb	r2, r3
 8005ece:	4b30      	ldr	r3, [pc, #192]	@ (8005f90 <decodeBeacon+0x120>)
 8005ed0:	f883 2196 	strb.w	r2, [r3, #406]	@ 0x196
	// Match - update bcninfo structure
	LMIC.bcninfo.snr = LMIC.snr;
 8005ed4:	4b2e      	ldr	r3, [pc, #184]	@ (8005f90 <decodeBeacon+0x120>)
 8005ed6:	f993 200d 	ldrsb.w	r2, [r3, #13]
 8005eda:	4b2d      	ldr	r3, [pc, #180]	@ (8005f90 <decodeBeacon+0x120>)
 8005edc:	f883 2195 	strb.w	r2, [r3, #405]	@ 0x195
	LMIC.bcninfo.rssi = LMIC.rssi;
 8005ee0:	4b2b      	ldr	r3, [pc, #172]	@ (8005f90 <decodeBeacon+0x120>)
 8005ee2:	f993 200c 	ldrsb.w	r2, [r3, #12]
 8005ee6:	4b2a      	ldr	r3, [pc, #168]	@ (8005f90 <decodeBeacon+0x120>)
 8005ee8:	f883 2194 	strb.w	r2, [r3, #404]	@ 0x194
	LMIC.bcninfo.txtime = LMIC.rxtime - AIRTIME_BCN_osticks;
 8005eec:	4b28      	ldr	r3, [pc, #160]	@ (8005f90 <decodeBeacon+0x120>)
 8005eee:	685b      	ldr	r3, [r3, #4]
 8005ef0:	f5a3 5390 	sub.w	r3, r3, #4608	@ 0x1200
 8005ef4:	3b0c      	subs	r3, #12
 8005ef6:	4a26      	ldr	r2, [pc, #152]	@ (8005f90 <decodeBeacon+0x120>)
 8005ef8:	f8c2 3190 	str.w	r3, [r2, #400]	@ 0x190
	LMIC.bcninfo.time = os_rlsbf4(&d[OFF_BCN_TIME]);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	3303      	adds	r3, #3
 8005f00:	4618      	mov	r0, r3
 8005f02:	f7fe fedd 	bl	8004cc0 <os_rlsbf4>
 8005f06:	4603      	mov	r3, r0
 8005f08:	4a21      	ldr	r2, [pc, #132]	@ (8005f90 <decodeBeacon+0x120>)
 8005f0a:	f8c2 3198 	str.w	r3, [r2, #408]	@ 0x198
	LMIC.bcninfo.flags |= BCN_PARTIAL;
 8005f0e:	4b20      	ldr	r3, [pc, #128]	@ (8005f90 <decodeBeacon+0x120>)
 8005f10:	f893 3196 	ldrb.w	r3, [r3, #406]	@ 0x196
 8005f14:	f043 0301 	orr.w	r3, r3, #1
 8005f18:	b2da      	uxtb	r2, r3
 8005f1a:	4b1d      	ldr	r3, [pc, #116]	@ (8005f90 <decodeBeacon+0x120>)
 8005f1c:	f883 2196 	strb.w	r2, [r3, #406]	@ 0x196

	// Check 2nd set
	if (os_rlsbf2(&d[OFF_BCN_CRC2]) != os_crc16(d, OFF_BCN_CRC2))
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	330f      	adds	r3, #15
 8005f24:	4618      	mov	r0, r3
 8005f26:	f7fe feb6 	bl	8004c96 <os_rlsbf2>
 8005f2a:	4603      	mov	r3, r0
 8005f2c:	461c      	mov	r4, r3
 8005f2e:	210f      	movs	r1, #15
 8005f30:	6878      	ldr	r0, [r7, #4]
 8005f32:	f7fe ff60 	bl	8004df6 <os_crc16>
 8005f36:	4603      	mov	r3, r0
 8005f38:	429c      	cmp	r4, r3
 8005f3a:	d001      	beq.n	8005f40 <decodeBeacon+0xd0>
		return 1;
 8005f3c:	2301      	movs	r3, #1
 8005f3e:	e022      	b.n	8005f86 <decodeBeacon+0x116>
	// Second set of fields is ok
	LMIC.bcninfo.lat = (s4_t) os_rlsbf4(&d[OFF_BCN_LAT - 1]) >> 8; // read as signed 24-bit
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	3308      	adds	r3, #8
 8005f44:	4618      	mov	r0, r3
 8005f46:	f7fe febb 	bl	8004cc0 <os_rlsbf4>
 8005f4a:	4603      	mov	r3, r0
 8005f4c:	121b      	asrs	r3, r3, #8
 8005f4e:	4a10      	ldr	r2, [pc, #64]	@ (8005f90 <decodeBeacon+0x120>)
 8005f50:	f8c2 31a0 	str.w	r3, [r2, #416]	@ 0x1a0
	LMIC.bcninfo.lon = (s4_t) os_rlsbf4(&d[OFF_BCN_LON - 1]) >> 8; // ditto
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	330b      	adds	r3, #11
 8005f58:	4618      	mov	r0, r3
 8005f5a:	f7fe feb1 	bl	8004cc0 <os_rlsbf4>
 8005f5e:	4603      	mov	r3, r0
 8005f60:	121b      	asrs	r3, r3, #8
 8005f62:	4a0b      	ldr	r2, [pc, #44]	@ (8005f90 <decodeBeacon+0x120>)
 8005f64:	f8c2 31a4 	str.w	r3, [r2, #420]	@ 0x1a4
	LMIC.bcninfo.info = d[OFF_BCN_INFO];
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	7a1a      	ldrb	r2, [r3, #8]
 8005f6c:	4b08      	ldr	r3, [pc, #32]	@ (8005f90 <decodeBeacon+0x120>)
 8005f6e:	f883 219c 	strb.w	r2, [r3, #412]	@ 0x19c
	LMIC.bcninfo.flags |= BCN_FULL;
 8005f72:	4b07      	ldr	r3, [pc, #28]	@ (8005f90 <decodeBeacon+0x120>)
 8005f74:	f893 3196 	ldrb.w	r3, [r3, #406]	@ 0x196
 8005f78:	f043 0302 	orr.w	r3, r3, #2
 8005f7c:	b2da      	uxtb	r2, r3
 8005f7e:	4b04      	ldr	r3, [pc, #16]	@ (8005f90 <decodeBeacon+0x120>)
 8005f80:	f883 2196 	strb.w	r2, [r3, #406]	@ 0x196
	return 2;
 8005f84:	2302      	movs	r3, #2
}
 8005f86:	4618      	mov	r0, r3
 8005f88:	370c      	adds	r7, #12
 8005f8a:	46bd      	mov	sp, r7
 8005f8c:	bd90      	pop	{r4, r7, pc}
 8005f8e:	bf00      	nop
 8005f90:	2000033c 	.word	0x2000033c
 8005f94:	20000484 	.word	0x20000484

08005f98 <decodeFrame>:

static bit_t decodeFrame(void)
{
 8005f98:	b590      	push	{r4, r7, lr}
 8005f9a:	b09b      	sub	sp, #108	@ 0x6c
 8005f9c:	af02      	add	r7, sp, #8
	xref2u1_t d = LMIC.frame;
 8005f9e:	4b98      	ldr	r3, [pc, #608]	@ (8006200 <decodeFrame+0x268>)
 8005fa0:	64bb      	str	r3, [r7, #72]	@ 0x48
	u1_t hdr = d[0];
 8005fa2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005fa4:	781b      	ldrb	r3, [r3, #0]
 8005fa6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	u1_t ftype = hdr & HDR_FTYPE;
 8005faa:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8005fae:	f023 031f 	bic.w	r3, r3, #31
 8005fb2:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
	int dlen = LMIC.dataLen;
 8005fb6:	4b93      	ldr	r3, [pc, #588]	@ (8006204 <decodeFrame+0x26c>)
 8005fb8:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 8005fbc:	643b      	str	r3, [r7, #64]	@ 0x40
	if (dlen < OFF_DAT_OPTS + 4 || (hdr & HDR_MAJOR) != HDR_MAJOR_V1
 8005fbe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005fc0:	2b0b      	cmp	r3, #11
 8005fc2:	dd0d      	ble.n	8005fe0 <decodeFrame+0x48>
 8005fc4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8005fc8:	f003 0303 	and.w	r3, r3, #3
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d107      	bne.n	8005fe0 <decodeFrame+0x48>
			|| (ftype != HDR_FTYPE_DADN && ftype != HDR_FTYPE_DCDN)) {
 8005fd0:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8005fd4:	2b60      	cmp	r3, #96	@ 0x60
 8005fd6:	d014      	beq.n	8006002 <decodeFrame+0x6a>
 8005fd8:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8005fdc:	2ba0      	cmp	r3, #160	@ 0xa0
 8005fde:	d010      	beq.n	8006002 <decodeFrame+0x6a>
		// Basic sanity checks failed
		EV(specCond, WARN, (e_.reason = EV::specCond_t::UNEXPECTED_FRAME,
						e_.eui = MAIN::CDEV->getEui(),
						e_.info = dlen < 4 ? 0 : os_rlsbf4(&d[dlen-4]),
						e_.info2 = hdr + (dlen<<8)));
		norx: LMIC.dataLen = 0;
 8005fe0:	bf00      	nop
 8005fe2:	e008      	b.n	8005ff6 <decodeFrame+0x5e>
	if (addr != LMIC.devaddr) {
		EV(specCond, WARN, (e_.reason = EV::specCond_t::ALIEN_ADDRESS,
						e_.eui = MAIN::CDEV->getEui(),
						e_.info = addr,
						e_.info2 = LMIC.devaddr));
		goto norx;
 8005fe4:	bf00      	nop
 8005fe6:	e006      	b.n	8005ff6 <decodeFrame+0x5e>
	}
	if (poff > pend) {
		EV(specCond, ERR, (e_.reason = EV::specCond_t::CORRUPTED_FRAME,
						e_.eui = MAIN::CDEV->getEui(),
						e_.info = 0x1000000 + (poff-pend) + (fct<<8) + (dlen<<16)));
		goto norx;
 8005fe8:	bf00      	nop
 8005fea:	e004      	b.n	8005ff6 <decodeFrame+0x5e>
		EV(spe3Cond, ERR, (e_.reason = EV::spe3Cond_t::CORRUPTED_MIC,
						e_.eui1 = MAIN::CDEV->getEui(),
						e_.info1 = Base::lsbf4(&d[pend]),
						e_.info2 = seqno,
						e_.info3 = LMIC.devaddr));
		goto norx;
 8005fec:	bf00      	nop
 8005fee:	e002      	b.n	8005ff6 <decodeFrame+0x5e>
		if ((s4_t) seqno > (s4_t) LMIC.seqnoDn) {
			EV(specCond, INFO, (e_.reason = EV::specCond_t::DNSEQNO_ROLL_OVER,
							e_.eui = MAIN::CDEV->getEui(),
							e_.info = LMIC.seqnoDn,
							e_.info2 = seqno));
			goto norx;
 8005ff0:	bf00      	nop
 8005ff2:	e000      	b.n	8005ff6 <decodeFrame+0x5e>
				|| ftype != HDR_FTYPE_DCDN) {
			EV(specCond, INFO, (e_.reason = EV::specCond_t::DNSEQNO_OBSOLETE,
							e_.eui = MAIN::CDEV->getEui(),
							e_.info = LMIC.seqnoDn,
							e_.info2 = seqno));
			goto norx;
 8005ff4:	bf00      	nop
		norx: LMIC.dataLen = 0;
 8005ff6:	4b83      	ldr	r3, [pc, #524]	@ (8006204 <decodeFrame+0x26c>)
 8005ff8:	2200      	movs	r2, #0
 8005ffa:	f883 2147 	strb.w	r2, [r3, #327]	@ 0x147
		return 0;
 8005ffe:	2300      	movs	r3, #0
 8006000:	e2f6      	b.n	80065f0 <decodeFrame+0x658>
	int fct = d[OFF_DAT_FCT];
 8006002:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006004:	3305      	adds	r3, #5
 8006006:	781b      	ldrb	r3, [r3, #0]
 8006008:	63fb      	str	r3, [r7, #60]	@ 0x3c
	u4_t addr = os_rlsbf4(&d[OFF_DAT_ADDR]);
 800600a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800600c:	3301      	adds	r3, #1
 800600e:	4618      	mov	r0, r3
 8006010:	f7fe fe56 	bl	8004cc0 <os_rlsbf4>
 8006014:	63b8      	str	r0, [r7, #56]	@ 0x38
	u4_t seqno = os_rlsbf2(&d[OFF_DAT_SEQNO]);
 8006016:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006018:	3306      	adds	r3, #6
 800601a:	4618      	mov	r0, r3
 800601c:	f7fe fe3b 	bl	8004c96 <os_rlsbf2>
 8006020:	4603      	mov	r3, r0
 8006022:	637b      	str	r3, [r7, #52]	@ 0x34
	int olen = fct & FCT_OPTLEN;
 8006024:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006026:	f003 030f 	and.w	r3, r3, #15
 800602a:	633b      	str	r3, [r7, #48]	@ 0x30
	int ackup = (fct & FCT_ACK) != 0 ? 1 : 0;   // ACK last up frame
 800602c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800602e:	115b      	asrs	r3, r3, #5
 8006030:	f003 0301 	and.w	r3, r3, #1
 8006034:	62fb      	str	r3, [r7, #44]	@ 0x2c
	int poff = OFF_DAT_OPTS + olen;
 8006036:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006038:	3308      	adds	r3, #8
 800603a:	65fb      	str	r3, [r7, #92]	@ 0x5c
	int pend = dlen - 4;  // MIC
 800603c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800603e:	3b04      	subs	r3, #4
 8006040:	62bb      	str	r3, [r7, #40]	@ 0x28
	if (addr != LMIC.devaddr) {
 8006042:	4b70      	ldr	r3, [pc, #448]	@ (8006204 <decodeFrame+0x26c>)
 8006044:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8006048:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800604a:	429a      	cmp	r2, r3
 800604c:	d1ca      	bne.n	8005fe4 <decodeFrame+0x4c>
	if (poff > pend) {
 800604e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8006050:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006052:	429a      	cmp	r2, r3
 8006054:	dcc8      	bgt.n	8005fe8 <decodeFrame+0x50>
	int port = -1;
 8006056:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800605a:	65bb      	str	r3, [r7, #88]	@ 0x58
	int replayConf = 0;
 800605c:	2300      	movs	r3, #0
 800605e:	657b      	str	r3, [r7, #84]	@ 0x54
	if (pend > poff)
 8006060:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006062:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006064:	429a      	cmp	r2, r3
 8006066:	dd07      	ble.n	8006078 <decodeFrame+0xe0>
		port = d[poff++];
 8006068:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800606a:	1c5a      	adds	r2, r3, #1
 800606c:	65fa      	str	r2, [r7, #92]	@ 0x5c
 800606e:	461a      	mov	r2, r3
 8006070:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006072:	4413      	add	r3, r2
 8006074:	781b      	ldrb	r3, [r3, #0]
 8006076:	65bb      	str	r3, [r7, #88]	@ 0x58
	seqno = LMIC.seqnoDn + (u2_t) (seqno - LMIC.seqnoDn);
 8006078:	4b62      	ldr	r3, [pc, #392]	@ (8006204 <decodeFrame+0x26c>)
 800607a:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
 800607e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006080:	b291      	uxth	r1, r2
 8006082:	4a60      	ldr	r2, [pc, #384]	@ (8006204 <decodeFrame+0x26c>)
 8006084:	f8d2 2118 	ldr.w	r2, [r2, #280]	@ 0x118
 8006088:	b292      	uxth	r2, r2
 800608a:	1a8a      	subs	r2, r1, r2
 800608c:	b292      	uxth	r2, r2
 800608e:	4413      	add	r3, r2
 8006090:	637b      	str	r3, [r7, #52]	@ 0x34
	if (!aes_verifyMic(LMIC.nwkKey, LMIC.devaddr, seqno, /*dn*/1, d, pend)) {
 8006092:	4b5c      	ldr	r3, [pc, #368]	@ (8006204 <decodeFrame+0x26c>)
 8006094:	f8d3 1114 	ldr.w	r1, [r3, #276]	@ 0x114
 8006098:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800609a:	9301      	str	r3, [sp, #4]
 800609c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800609e:	9300      	str	r3, [sp, #0]
 80060a0:	2301      	movs	r3, #1
 80060a2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80060a4:	4858      	ldr	r0, [pc, #352]	@ (8006208 <decodeFrame+0x270>)
 80060a6:	f7fe ff19 	bl	8004edc <aes_verifyMic>
 80060aa:	4603      	mov	r3, r0
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d09d      	beq.n	8005fec <decodeFrame+0x54>
	if (seqno < LMIC.seqnoDn) {
 80060b0:	4b54      	ldr	r3, [pc, #336]	@ (8006204 <decodeFrame+0x26c>)
 80060b2:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
 80060b6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80060b8:	429a      	cmp	r2, r3
 80060ba:	d219      	bcs.n	80060f0 <decodeFrame+0x158>
		if ((s4_t) seqno > (s4_t) LMIC.seqnoDn) {
 80060bc:	4b51      	ldr	r3, [pc, #324]	@ (8006204 <decodeFrame+0x26c>)
 80060be:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
 80060c2:	461a      	mov	r2, r3
 80060c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060c6:	429a      	cmp	r2, r3
 80060c8:	db92      	blt.n	8005ff0 <decodeFrame+0x58>
		if (seqno != LMIC.seqnoDn - 1 || !LMIC.dnConf
 80060ca:	4b4e      	ldr	r3, [pc, #312]	@ (8006204 <decodeFrame+0x26c>)
 80060cc:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
 80060d0:	3b01      	subs	r3, #1
 80060d2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80060d4:	429a      	cmp	r2, r3
 80060d6:	d18d      	bne.n	8005ff4 <decodeFrame+0x5c>
 80060d8:	4b4a      	ldr	r3, [pc, #296]	@ (8006204 <decodeFrame+0x26c>)
 80060da:	f893 3120 	ldrb.w	r3, [r3, #288]	@ 0x120
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d088      	beq.n	8005ff4 <decodeFrame+0x5c>
				|| ftype != HDR_FTYPE_DCDN) {
 80060e2:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80060e6:	2ba0      	cmp	r3, #160	@ 0xa0
 80060e8:	d184      	bne.n	8005ff4 <decodeFrame+0x5c>
		}
		// Replay of previous sequence number allowed only if
		// previous frame and repeated both requested confirmation
		replayConf = 1;
 80060ea:	2301      	movs	r3, #1
 80060ec:	657b      	str	r3, [r7, #84]	@ 0x54
 80060ee:	e00e      	b.n	800610e <decodeFrame+0x176>
			EV(specCond, INFO, (e_.reason = EV::specCond_t::DNSEQNO_SKIP,
							e_.eui = MAIN::CDEV->getEui(),
							e_.info = LMIC.seqnoDn,
							e_.info2 = seqno));
		}
		LMIC.seqnoDn = seqno + 1;  // next number to be expected
 80060f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060f2:	3301      	adds	r3, #1
 80060f4:	4a43      	ldr	r2, [pc, #268]	@ (8006204 <decodeFrame+0x26c>)
 80060f6:	f8c2 3118 	str.w	r3, [r2, #280]	@ 0x118
		DO_DEVDB(LMIC.seqnoDn,seqnoDn);
		// DN frame requested confirmation - provide ACK once with next UP frame
		LMIC.dnConf = (ftype == HDR_FTYPE_DCDN ? FCT_ACK : 0);
 80060fa:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80060fe:	2ba0      	cmp	r3, #160	@ 0xa0
 8006100:	d101      	bne.n	8006106 <decodeFrame+0x16e>
 8006102:	2220      	movs	r2, #32
 8006104:	e000      	b.n	8006108 <decodeFrame+0x170>
 8006106:	2200      	movs	r2, #0
 8006108:	4b3e      	ldr	r3, [pc, #248]	@ (8006204 <decodeFrame+0x26c>)
 800610a:	f883 2120 	strb.w	r2, [r3, #288]	@ 0x120
	}

	if (LMIC.dnConf || (fct & FCT_MORE))
 800610e:	4b3d      	ldr	r3, [pc, #244]	@ (8006204 <decodeFrame+0x26c>)
 8006110:	f893 3120 	ldrb.w	r3, [r3, #288]	@ 0x120
 8006114:	2b00      	cmp	r3, #0
 8006116:	d104      	bne.n	8006122 <decodeFrame+0x18a>
 8006118:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800611a:	f003 0310 	and.w	r3, r3, #16
 800611e:	2b00      	cmp	r3, #0
 8006120:	d008      	beq.n	8006134 <decodeFrame+0x19c>
		LMIC.opmode |= OP_POLL;
 8006122:	4b38      	ldr	r3, [pc, #224]	@ (8006204 <decodeFrame+0x26c>)
 8006124:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8006128:	f043 0310 	orr.w	r3, r3, #16
 800612c:	b29a      	uxth	r2, r3
 800612e:	4b35      	ldr	r3, [pc, #212]	@ (8006204 <decodeFrame+0x26c>)
 8006130:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac

	// We heard from network
	LMIC.adrChanged = LMIC.rejoinCnt = 0;
 8006134:	4b33      	ldr	r3, [pc, #204]	@ (8006204 <decodeFrame+0x26c>)
 8006136:	2200      	movs	r2, #0
 8006138:	f883 20b2 	strb.w	r2, [r3, #178]	@ 0xb2
 800613c:	4b31      	ldr	r3, [pc, #196]	@ (8006204 <decodeFrame+0x26c>)
 800613e:	f893 20b2 	ldrb.w	r2, [r3, #178]	@ 0xb2
 8006142:	4b30      	ldr	r3, [pc, #192]	@ (8006204 <decodeFrame+0x26c>)
 8006144:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
	if (LMIC.adrAckReq != LINK_CHECK_OFF)
 8006148:	4b2e      	ldr	r3, [pc, #184]	@ (8006204 <decodeFrame+0x26c>)
 800614a:	f993 3121 	ldrsb.w	r3, [r3, #289]	@ 0x121
 800614e:	f113 0f80 	cmn.w	r3, #128	@ 0x80
 8006152:	d003      	beq.n	800615c <decodeFrame+0x1c4>
		LMIC.adrAckReq = LINK_CHECK_INIT;
 8006154:	4b2b      	ldr	r3, [pc, #172]	@ (8006204 <decodeFrame+0x26c>)
 8006156:	22f4      	movs	r2, #244	@ 0xf4
 8006158:	f883 2121 	strb.w	r2, [r3, #289]	@ 0x121

	// Process OPTS
	int m = LMIC.rssi - RSSI_OFF - getSensitivity(LMIC.rps);
 800615c:	4b29      	ldr	r3, [pc, #164]	@ (8006204 <decodeFrame+0x26c>)
 800615e:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8006162:	f1a3 0440 	sub.w	r4, r3, #64	@ 0x40
 8006166:	4b27      	ldr	r3, [pc, #156]	@ (8006204 <decodeFrame+0x26c>)
 8006168:	89db      	ldrh	r3, [r3, #14]
 800616a:	4618      	mov	r0, r3
 800616c:	f7fe ffe0 	bl	8005130 <getSensitivity>
 8006170:	4603      	mov	r3, r0
 8006172:	1ae3      	subs	r3, r4, r3
 8006174:	627b      	str	r3, [r7, #36]	@ 0x24
	LMIC.margin = m < 0 ? 0 : m > 254 ? 254 : m;
 8006176:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006178:	2b00      	cmp	r3, #0
 800617a:	db05      	blt.n	8006188 <decodeFrame+0x1f0>
 800617c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800617e:	2bfe      	cmp	r3, #254	@ 0xfe
 8006180:	bfa8      	it	ge
 8006182:	23fe      	movge	r3, #254	@ 0xfe
 8006184:	b2db      	uxtb	r3, r3
 8006186:	e000      	b.n	800618a <decodeFrame+0x1f2>
 8006188:	2300      	movs	r3, #0
 800618a:	4a1e      	ldr	r2, [pc, #120]	@ (8006204 <decodeFrame+0x26c>)
 800618c:	f882 3124 	strb.w	r3, [r2, #292]	@ 0x124

	xref2u1_t opts = &d[OFF_DAT_OPTS];
 8006190:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006192:	3308      	adds	r3, #8
 8006194:	623b      	str	r3, [r7, #32]
	int oidx = 0;
 8006196:	2300      	movs	r3, #0
 8006198:	653b      	str	r3, [r7, #80]	@ 0x50
	while (oidx < olen) {
 800619a:	e1b5      	b.n	8006508 <decodeFrame+0x570>
		switch (opts[oidx]) {
 800619c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800619e:	6a3a      	ldr	r2, [r7, #32]
 80061a0:	4413      	add	r3, r2
 80061a2:	781b      	ldrb	r3, [r3, #0]
 80061a4:	3b02      	subs	r3, #2
 80061a6:	2b10      	cmp	r3, #16
 80061a8:	f200 81ba 	bhi.w	8006520 <decodeFrame+0x588>
 80061ac:	a201      	add	r2, pc, #4	@ (adr r2, 80061b4 <decodeFrame+0x21c>)
 80061ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061b2:	bf00      	nop
 80061b4:	080061f9 	.word	0x080061f9
 80061b8:	0800620d 	.word	0x0800620d
 80061bc:	0800636b 	.word	0x0800636b
 80061c0:	080062e7 	.word	0x080062e7
 80061c4:	080062d7 	.word	0x080062d7
 80061c8:	080063b9 	.word	0x080063b9
 80061cc:	08006521 	.word	0x08006521
 80061d0:	08006521 	.word	0x08006521
 80061d4:	08006521 	.word	0x08006521
 80061d8:	08006521 	.word	0x08006521
 80061dc:	08006521 	.word	0x08006521
 80061e0:	08006521 	.word	0x08006521
 80061e4:	08006521 	.word	0x08006521
 80061e8:	08006521 	.word	0x08006521
 80061ec:	08006521 	.word	0x08006521
 80061f0:	08006445 	.word	0x08006445
 80061f4:	08006487 	.word	0x08006487
		case MCMD_LCHK_ANS: {
			//int gwmargin = opts[oidx+1];
			//int ngws = opts[oidx+2];
			oidx += 3;
 80061f8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80061fa:	3303      	adds	r3, #3
 80061fc:	653b      	str	r3, [r7, #80]	@ 0x50
			continue;
 80061fe:	e183      	b.n	8006508 <decodeFrame+0x570>
 8006200:	20000484 	.word	0x20000484
 8006204:	2000033c 	.word	0x2000033c
 8006208:	20000430 	.word	0x20000430
		}
		case MCMD_LADR_REQ: {
			u1_t p1 = opts[oidx + 1];            // txpow + DR
 800620c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800620e:	3301      	adds	r3, #1
 8006210:	6a3a      	ldr	r2, [r7, #32]
 8006212:	4413      	add	r3, r2
 8006214:	781b      	ldrb	r3, [r3, #0]
 8006216:	72bb      	strb	r3, [r7, #10]
			u2_t chmap = os_rlsbf2(&opts[oidx + 2]); // list of enabled channels
 8006218:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800621a:	3302      	adds	r3, #2
 800621c:	6a3a      	ldr	r2, [r7, #32]
 800621e:	4413      	add	r3, r2
 8006220:	4618      	mov	r0, r3
 8006222:	f7fe fd38 	bl	8004c96 <os_rlsbf2>
 8006226:	4603      	mov	r3, r0
 8006228:	813b      	strh	r3, [r7, #8]
			u1_t chpage = opts[oidx + 4] & MCMD_LADR_CHPAGE_MASK; // channel page
 800622a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800622c:	3304      	adds	r3, #4
 800622e:	6a3a      	ldr	r2, [r7, #32]
 8006230:	4413      	add	r3, r2
 8006232:	781b      	ldrb	r3, [r3, #0]
 8006234:	f023 030f 	bic.w	r3, r3, #15
 8006238:	71fb      	strb	r3, [r7, #7]
			u1_t uprpt = opts[oidx + 4] & MCMD_LADR_REPEAT_MASK; // up repeat count
 800623a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800623c:	3304      	adds	r3, #4
 800623e:	6a3a      	ldr	r2, [r7, #32]
 8006240:	4413      	add	r3, r2
 8006242:	781b      	ldrb	r3, [r3, #0]
 8006244:	f003 030f 	and.w	r3, r3, #15
 8006248:	71bb      	strb	r3, [r7, #6]
			oidx += 5;
 800624a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800624c:	3305      	adds	r3, #5
 800624e:	653b      	str	r3, [r7, #80]	@ 0x50

			LMIC.ladrAns = 0x80
 8006250:	4bb0      	ldr	r3, [pc, #704]	@ (8006514 <decodeFrame+0x57c>)
 8006252:	2287      	movs	r2, #135	@ 0x87
 8006254:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
					|     // Include an answer into next frame up
					MCMD_LADR_ANS_POWACK | MCMD_LADR_ANS_CHACK
					| MCMD_LADR_ANS_DRACK;
			if (!mapChannels(chpage, chmap))
 8006258:	893a      	ldrh	r2, [r7, #8]
 800625a:	79fb      	ldrb	r3, [r7, #7]
 800625c:	4611      	mov	r1, r2
 800625e:	4618      	mov	r0, r3
 8006260:	f7ff fb84 	bl	800596c <mapChannels>
 8006264:	4603      	mov	r3, r0
 8006266:	2b00      	cmp	r3, #0
 8006268:	d108      	bne.n	800627c <decodeFrame+0x2e4>
				LMIC.ladrAns &= ~MCMD_LADR_ANS_CHACK;
 800626a:	4baa      	ldr	r3, [pc, #680]	@ (8006514 <decodeFrame+0x57c>)
 800626c:	f893 3125 	ldrb.w	r3, [r3, #293]	@ 0x125
 8006270:	f023 0301 	bic.w	r3, r3, #1
 8006274:	b2da      	uxtb	r2, r3
 8006276:	4ba7      	ldr	r3, [pc, #668]	@ (8006514 <decodeFrame+0x57c>)
 8006278:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
			dr_t dr = (dr_t) (p1 >> MCMD_LADR_DR_SHIFT);
 800627c:	7abb      	ldrb	r3, [r7, #10]
 800627e:	091b      	lsrs	r3, r3, #4
 8006280:	717b      	strb	r3, [r7, #5]
			if (!validDR(dr)) {
 8006282:	797b      	ldrb	r3, [r7, #5]
 8006284:	4618      	mov	r0, r3
 8006286:	f7fe fcd7 	bl	8004c38 <validDR>
 800628a:	4603      	mov	r3, r0
 800628c:	2b00      	cmp	r3, #0
 800628e:	d108      	bne.n	80062a2 <decodeFrame+0x30a>
				LMIC.ladrAns &= ~MCMD_LADR_ANS_DRACK;
 8006290:	4ba0      	ldr	r3, [pc, #640]	@ (8006514 <decodeFrame+0x57c>)
 8006292:	f893 3125 	ldrb.w	r3, [r3, #293]	@ 0x125
 8006296:	f023 0302 	bic.w	r3, r3, #2
 800629a:	b2da      	uxtb	r2, r3
 800629c:	4b9d      	ldr	r3, [pc, #628]	@ (8006514 <decodeFrame+0x57c>)
 800629e:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
				EV(specCond, ERR, (e_.reason = EV::specCond_t::BAD_MAC_CMD,
								e_.eui = MAIN::CDEV->getEui(),
								e_.info = Base::lsbf4(&d[pend]),
								e_.info2 = Base::msbf4(&opts[oidx-4])));
			}
			if ((LMIC.ladrAns & 0x7F)
 80062a2:	4b9c      	ldr	r3, [pc, #624]	@ (8006514 <decodeFrame+0x57c>)
 80062a4:	f893 3125 	ldrb.w	r3, [r3, #293]	@ 0x125
 80062a8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80062ac:	2b07      	cmp	r3, #7
 80062ae:	d10d      	bne.n	80062cc <decodeFrame+0x334>
					== (MCMD_LADR_ANS_POWACK | MCMD_LADR_ANS_CHACK
							| MCMD_LADR_ANS_DRACK)) {
				// Nothing went wrong - use settings
				LMIC.upRepeat = uprpt;
 80062b0:	4a98      	ldr	r2, [pc, #608]	@ (8006514 <decodeFrame+0x57c>)
 80062b2:	79bb      	ldrb	r3, [r7, #6]
 80062b4:	f882 30ae 	strb.w	r3, [r2, #174]	@ 0xae
				setDrTxpow(DRCHG_NWKCMD, dr, pow2dBm(p1));
 80062b8:	7abb      	ldrb	r3, [r7, #10]
 80062ba:	f003 030f 	and.w	r3, r3, #15
 80062be:	4a96      	ldr	r2, [pc, #600]	@ (8006518 <decodeFrame+0x580>)
 80062c0:	56d2      	ldrsb	r2, [r2, r3]
 80062c2:	797b      	ldrb	r3, [r7, #5]
 80062c4:	4619      	mov	r1, r3
 80062c6:	2004      	movs	r0, #4
 80062c8:	f7ff fa00 	bl	80056cc <setDrTxpow>
			}
			LMIC.adrChanged = 1;  // Trigger an ACK to NWK
 80062cc:	4b91      	ldr	r3, [pc, #580]	@ (8006514 <decodeFrame+0x57c>)
 80062ce:	2201      	movs	r2, #1
 80062d0:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
			continue;
 80062d4:	e118      	b.n	8006508 <decodeFrame+0x570>
		}
		case MCMD_DEVS_REQ: {
			LMIC.devsAns = 1;
 80062d6:	4b8f      	ldr	r3, [pc, #572]	@ (8006514 <decodeFrame+0x57c>)
 80062d8:	2201      	movs	r2, #1
 80062da:	f883 2126 	strb.w	r2, [r3, #294]	@ 0x126
			oidx += 1;
 80062de:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80062e0:	3301      	adds	r3, #1
 80062e2:	653b      	str	r3, [r7, #80]	@ 0x50
			continue;
 80062e4:	e110      	b.n	8006508 <decodeFrame+0x570>
		}
		case MCMD_DN2P_SET: {
			dr_t dr = (dr_t) (opts[oidx + 1] & 0x0F);
 80062e6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80062e8:	3301      	adds	r3, #1
 80062ea:	6a3a      	ldr	r2, [r7, #32]
 80062ec:	4413      	add	r3, r2
 80062ee:	781b      	ldrb	r3, [r3, #0]
 80062f0:	f003 030f 	and.w	r3, r3, #15
 80062f4:	74bb      	strb	r3, [r7, #18]
			u4_t freq = convFreq(&opts[oidx + 2]);
 80062f6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80062f8:	3302      	adds	r3, #2
 80062fa:	6a3a      	ldr	r2, [r7, #32]
 80062fc:	4413      	add	r3, r2
 80062fe:	4618      	mov	r0, r3
 8006300:	f7ff fb12 	bl	8005928 <convFreq>
 8006304:	60f8      	str	r0, [r7, #12]
			oidx += 5;
 8006306:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006308:	3305      	adds	r3, #5
 800630a:	653b      	str	r3, [r7, #80]	@ 0x50
			LMIC.dn2Ans = 0x80;   // answer pending
 800630c:	4b81      	ldr	r3, [pc, #516]	@ (8006514 <decodeFrame+0x57c>)
 800630e:	2280      	movs	r2, #128	@ 0x80
 8006310:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
			if (validDR(dr))
 8006314:	7cbb      	ldrb	r3, [r7, #18]
 8006316:	4618      	mov	r0, r3
 8006318:	f7fe fc8e 	bl	8004c38 <validDR>
 800631c:	4603      	mov	r3, r0
 800631e:	2b00      	cmp	r3, #0
 8006320:	d008      	beq.n	8006334 <decodeFrame+0x39c>
				LMIC.dn2Ans |= MCMD_DN2P_ANS_DRACK;
 8006322:	4b7c      	ldr	r3, [pc, #496]	@ (8006514 <decodeFrame+0x57c>)
 8006324:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8006328:	f043 0302 	orr.w	r3, r3, #2
 800632c:	b2da      	uxtb	r2, r3
 800632e:	4b79      	ldr	r3, [pc, #484]	@ (8006514 <decodeFrame+0x57c>)
 8006330:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
			if (freq != 0)
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	2b00      	cmp	r3, #0
 8006338:	d008      	beq.n	800634c <decodeFrame+0x3b4>
				LMIC.dn2Ans |= MCMD_DN2P_ANS_CHACK;
 800633a:	4b76      	ldr	r3, [pc, #472]	@ (8006514 <decodeFrame+0x57c>)
 800633c:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8006340:	f043 0301 	orr.w	r3, r3, #1
 8006344:	b2da      	uxtb	r2, r3
 8006346:	4b73      	ldr	r3, [pc, #460]	@ (8006514 <decodeFrame+0x57c>)
 8006348:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
			if (LMIC.dn2Ans
 800634c:	4b71      	ldr	r3, [pc, #452]	@ (8006514 <decodeFrame+0x57c>)
 800634e:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8006352:	2b83      	cmp	r3, #131	@ 0x83
 8006354:	f040 80d7 	bne.w	8006506 <decodeFrame+0x56e>
					== (0x80 | MCMD_DN2P_ANS_DRACK | MCMD_DN2P_ANS_CHACK)) {
				LMIC.dn2Dr = dr;
 8006358:	4a6e      	ldr	r2, [pc, #440]	@ (8006514 <decodeFrame+0x57c>)
 800635a:	7cbb      	ldrb	r3, [r7, #18]
 800635c:	f882 312b 	strb.w	r3, [r2, #299]	@ 0x12b
				LMIC.dn2Freq = freq;
 8006360:	4a6c      	ldr	r2, [pc, #432]	@ (8006514 <decodeFrame+0x57c>)
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	f8c2 312c 	str.w	r3, [r2, #300]	@ 0x12c
				DO_DEVDB(LMIC.dn2Dr,dn2Dr);DO_DEVDB(LMIC.dn2Freq,dn2Freq);
			}
			continue;
 8006368:	e0cd      	b.n	8006506 <decodeFrame+0x56e>
		}
		case MCMD_DCAP_REQ: {
			u1_t cap = opts[oidx + 1];
 800636a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800636c:	3301      	adds	r3, #1
 800636e:	6a3a      	ldr	r2, [r7, #32]
 8006370:	4413      	add	r3, r2
 8006372:	781b      	ldrb	r3, [r3, #0]
 8006374:	72fb      	strb	r3, [r7, #11]
			oidx += 2;
 8006376:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006378:	3302      	adds	r3, #2
 800637a:	653b      	str	r3, [r7, #80]	@ 0x50
			// A value cap=0xFF means device is OFF unless enabled again manually.
			if (cap == 0xFF)
 800637c:	7afb      	ldrb	r3, [r7, #11]
 800637e:	2bff      	cmp	r3, #255	@ 0xff
 8006380:	d108      	bne.n	8006394 <decodeFrame+0x3fc>
				LMIC.opmode |= OP_SHUTDOWN;  // stop any sending
 8006382:	4b64      	ldr	r3, [pc, #400]	@ (8006514 <decodeFrame+0x57c>)
 8006384:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8006388:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800638c:	b29a      	uxth	r2, r3
 800638e:	4b61      	ldr	r3, [pc, #388]	@ (8006514 <decodeFrame+0x57c>)
 8006390:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
			LMIC.globalDutyRate = cap & 0xF;
 8006394:	7afb      	ldrb	r3, [r7, #11]
 8006396:	f003 030f 	and.w	r3, r3, #15
 800639a:	b2da      	uxtb	r2, r3
 800639c:	4b5d      	ldr	r3, [pc, #372]	@ (8006514 <decodeFrame+0x57c>)
 800639e:	f883 20a3 	strb.w	r2, [r3, #163]	@ 0xa3
			LMIC.globalDutyAvail = os_getTime();
 80063a2:	f001 fe9f 	bl	80080e4 <os_getTime>
 80063a6:	4603      	mov	r3, r0
 80063a8:	4a5a      	ldr	r2, [pc, #360]	@ (8006514 <decodeFrame+0x57c>)
 80063aa:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
			DO_DEVDB(cap,dutyCap);
			LMIC.dutyCapAns = 1;
 80063ae:	4b59      	ldr	r3, [pc, #356]	@ (8006514 <decodeFrame+0x57c>)
 80063b0:	2201      	movs	r2, #1
 80063b2:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
			continue;
 80063b6:	e0a7      	b.n	8006508 <decodeFrame+0x570>
		}
		case MCMD_SNCH_REQ: {
			u1_t chidx = opts[oidx + 1];  // channel
 80063b8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80063ba:	3301      	adds	r3, #1
 80063bc:	6a3a      	ldr	r2, [r7, #32]
 80063be:	4413      	add	r3, r2
 80063c0:	781b      	ldrb	r3, [r3, #0]
 80063c2:	76fb      	strb	r3, [r7, #27]
			u4_t freq = convFreq(&opts[oidx + 2]); // freq
 80063c4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80063c6:	3302      	adds	r3, #2
 80063c8:	6a3a      	ldr	r2, [r7, #32]
 80063ca:	4413      	add	r3, r2
 80063cc:	4618      	mov	r0, r3
 80063ce:	f7ff faab 	bl	8005928 <convFreq>
 80063d2:	6178      	str	r0, [r7, #20]
			u1_t drs = opts[oidx + 5];  // datarate span
 80063d4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80063d6:	3305      	adds	r3, #5
 80063d8:	6a3a      	ldr	r2, [r7, #32]
 80063da:	4413      	add	r3, r2
 80063dc:	781b      	ldrb	r3, [r3, #0]
 80063de:	74fb      	strb	r3, [r7, #19]
			LMIC.snchAns = 0x80;
 80063e0:	4b4c      	ldr	r3, [pc, #304]	@ (8006514 <decodeFrame+0x57c>)
 80063e2:	2280      	movs	r2, #128	@ 0x80
 80063e4:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
			if (freq != 0
 80063e8:	697b      	ldr	r3, [r7, #20]
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d026      	beq.n	800643c <decodeFrame+0x4a4>
					&& LMIC_setupChannel(chidx, freq,
							DR_RANGE_MAP(drs & 0xF, drs >> 4), -1))
 80063ee:	7cfb      	ldrb	r3, [r7, #19]
 80063f0:	f003 030f 	and.w	r3, r3, #15
 80063f4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80063f8:	fa02 f303 	lsl.w	r3, r2, r3
 80063fc:	b21a      	sxth	r2, r3
 80063fe:	7cfb      	ldrb	r3, [r7, #19]
 8006400:	091b      	lsrs	r3, r3, #4
 8006402:	b2db      	uxtb	r3, r3
 8006404:	f1c3 030f 	rsb	r3, r3, #15
 8006408:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 800640c:	fa41 f303 	asr.w	r3, r1, r3
 8006410:	b21b      	sxth	r3, r3
 8006412:	4013      	ands	r3, r2
 8006414:	b21b      	sxth	r3, r3
					&& LMIC_setupChannel(chidx, freq,
 8006416:	b29a      	uxth	r2, r3
 8006418:	7ef8      	ldrb	r0, [r7, #27]
 800641a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800641e:	6979      	ldr	r1, [r7, #20]
 8006420:	f7ff fa08 	bl	8005834 <LMIC_setupChannel>
 8006424:	4603      	mov	r3, r0
 8006426:	2b00      	cmp	r3, #0
 8006428:	d008      	beq.n	800643c <decodeFrame+0x4a4>
				LMIC.snchAns |= MCMD_SNCH_ANS_DRACK | MCMD_SNCH_ANS_FQACK;
 800642a:	4b3a      	ldr	r3, [pc, #232]	@ (8006514 <decodeFrame+0x57c>)
 800642c:	f893 312a 	ldrb.w	r3, [r3, #298]	@ 0x12a
 8006430:	f043 0303 	orr.w	r3, r3, #3
 8006434:	b2da      	uxtb	r2, r3
 8006436:	4b37      	ldr	r3, [pc, #220]	@ (8006514 <decodeFrame+0x57c>)
 8006438:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
			oidx += 6;
 800643c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800643e:	3306      	adds	r3, #6
 8006440:	653b      	str	r3, [r7, #80]	@ 0x50
			continue;
 8006442:	e061      	b.n	8006508 <decodeFrame+0x570>
		}
		case MCMD_PING_SET: {
			u4_t freq = convFreq(&opts[oidx + 1]);
 8006444:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006446:	3301      	adds	r3, #1
 8006448:	6a3a      	ldr	r2, [r7, #32]
 800644a:	4413      	add	r3, r2
 800644c:	4618      	mov	r0, r3
 800644e:	f7ff fa6b 	bl	8005928 <convFreq>
 8006452:	61f8      	str	r0, [r7, #28]
			oidx += 4;
 8006454:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006456:	3304      	adds	r3, #4
 8006458:	653b      	str	r3, [r7, #80]	@ 0x50
			u1_t flags = 0x80;
 800645a:	2380      	movs	r3, #128	@ 0x80
 800645c:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
			if (freq != 0) {
 8006460:	69fb      	ldr	r3, [r7, #28]
 8006462:	2b00      	cmp	r3, #0
 8006464:	d009      	beq.n	800647a <decodeFrame+0x4e2>
				flags |= MCMD_PING_ANS_FQACK;
 8006466:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800646a:	f043 0301 	orr.w	r3, r3, #1
 800646e:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
				LMIC.ping.freq = freq;
 8006472:	4a28      	ldr	r2, [pc, #160]	@ (8006514 <decodeFrame+0x57c>)
 8006474:	69fb      	ldr	r3, [r7, #28]
 8006476:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
				DO_DEVDB(LMIC.ping.intvExp, pingIntvExp);DO_DEVDB(LMIC.ping.freq, pingFreq);DO_DEVDB(LMIC.ping.dr, pingDr);
			}
			LMIC.pingSetAns = flags;
 800647a:	4a26      	ldr	r2, [pc, #152]	@ (8006514 <decodeFrame+0x57c>)
 800647c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8006480:	f882 3133 	strb.w	r3, [r2, #307]	@ 0x133
			continue;
 8006484:	e040      	b.n	8006508 <decodeFrame+0x570>
		}
		case MCMD_BCNI_ANS: {
			// Ignore if tracking already enabled
			if ((LMIC.opmode & OP_TRACK) == 0) {
 8006486:	4b23      	ldr	r3, [pc, #140]	@ (8006514 <decodeFrame+0x57c>)
 8006488:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 800648c:	f003 0302 	and.w	r3, r3, #2
 8006490:	2b00      	cmp	r3, #0
 8006492:	d134      	bne.n	80064fe <decodeFrame+0x566>
				LMIC.bcnChnl = opts[oidx + 3];
 8006494:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006496:	3303      	adds	r3, #3
 8006498:	6a3a      	ldr	r2, [r7, #32]
 800649a:	4413      	add	r3, r2
 800649c:	781a      	ldrb	r2, [r3, #0]
 800649e:	4b1d      	ldr	r3, [pc, #116]	@ (8006514 <decodeFrame+0x57c>)
 80064a0:	f883 2188 	strb.w	r2, [r3, #392]	@ 0x188
				// Enable tracking - bcninfoTries
				LMIC.opmode |= OP_TRACK;
 80064a4:	4b1b      	ldr	r3, [pc, #108]	@ (8006514 <decodeFrame+0x57c>)
 80064a6:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 80064aa:	f043 0302 	orr.w	r3, r3, #2
 80064ae:	b29a      	uxth	r2, r3
 80064b0:	4b18      	ldr	r3, [pc, #96]	@ (8006514 <decodeFrame+0x57c>)
 80064b2:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
				// Cleared later in txComplete handling - triggers EV_BEACON_FOUND
				ASSERT(LMIC.bcninfoTries != 0);
 80064b6:	4b17      	ldr	r3, [pc, #92]	@ (8006514 <decodeFrame+0x57c>)
 80064b8:	f893 3132 	ldrb.w	r3, [r3, #306]	@ 0x132
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d101      	bne.n	80064c4 <decodeFrame+0x52c>
 80064c0:	f7fe fa42 	bl	8004948 <hal_failed>
				// Setup RX parameters
				LMIC.bcninfo.txtime =
						(LMIC.rxtime
 80064c4:	4b13      	ldr	r3, [pc, #76]	@ (8006514 <decodeFrame+0x57c>)
 80064c6:	685c      	ldr	r4, [r3, #4]
								+ ms2osticks(
 80064c8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80064ca:	3301      	adds	r3, #1
 80064cc:	6a3a      	ldr	r2, [r7, #32]
 80064ce:	4413      	add	r3, r2
 80064d0:	4618      	mov	r0, r3
 80064d2:	f7fe fbe0 	bl	8004c96 <os_rlsbf2>
 80064d6:	4603      	mov	r3, r0
 80064d8:	461a      	mov	r2, r3
 80064da:	4613      	mov	r3, r2
 80064dc:	011b      	lsls	r3, r3, #4
 80064de:	1a9b      	subs	r3, r3, r2
 80064e0:	019b      	lsls	r3, r3, #6
 80064e2:	18e2      	adds	r2, r4, r3
										os_rlsbf2(&opts[oidx + 1])
												* MCMD_BCNI_TUNIT)
								+ ms2osticksCeil(MCMD_BCNI_TUNIT / 2)
								- BCN_INTV_osticks);
 80064e4:	4b0d      	ldr	r3, [pc, #52]	@ (800651c <decodeFrame+0x584>)
 80064e6:	4413      	add	r3, r2
				LMIC.bcninfo.txtime =
 80064e8:	4a0a      	ldr	r2, [pc, #40]	@ (8006514 <decodeFrame+0x57c>)
 80064ea:	f8c2 3190 	str.w	r3, [r2, #400]	@ 0x190
				LMIC.bcninfo.flags = 0; // txtime above cannot be used as reference (BCN_PARTIAL|BCN_FULL cleared)
 80064ee:	4b09      	ldr	r3, [pc, #36]	@ (8006514 <decodeFrame+0x57c>)
 80064f0:	2200      	movs	r2, #0
 80064f2:	f883 2196 	strb.w	r2, [r3, #406]	@ 0x196
				calcBcnRxWindowFromMillis(MCMD_BCNI_TUNIT, 1); // error of +/-N ms 
 80064f6:	2101      	movs	r1, #1
 80064f8:	201e      	movs	r0, #30
 80064fa:	f7fe ff25 	bl	8005348 <calcBcnRxWindowFromMillis>
								e_.info = (LMIC.missedBcns |
										(osticks2us(LMIC.bcninfo.txtime + BCN_INTV_osticks
														- LMIC.bcnRxtime) << 8)),
								e_.time = MAIN::CDEV->ostime2ustime(LMIC.bcninfo.txtime + BCN_INTV_osticks)));
			}
			oidx += 4;
 80064fe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006500:	3304      	adds	r3, #4
 8006502:	653b      	str	r3, [r7, #80]	@ 0x50
			continue;
 8006504:	e000      	b.n	8006508 <decodeFrame+0x570>
			continue;
 8006506:	bf00      	nop
	while (oidx < olen) {
 8006508:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800650a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800650c:	429a      	cmp	r2, r3
 800650e:	f6ff ae45 	blt.w	800619c <decodeFrame+0x204>
 8006512:	e006      	b.n	8006522 <decodeFrame+0x58a>
 8006514:	2000033c 	.word	0x2000033c
 8006518:	08011228 	.word	0x08011228
 800651c:	ffc181e0 	.word	0xffc181e0
		}
		}EV(specCond, ERR, (e_.reason = EV::specCond_t::BAD_MAC_CMD,
						e_.eui = MAIN::CDEV->getEui(),
						e_.info = Base::lsbf4(&d[pend]),
						e_.info2 = Base::msbf4(&opts[oidx])));
		break;
 8006520:	bf00      	nop
		EV(specCond, ERR, (e_.reason = EV::specCond_t::CORRUPTED_FRAME,
						e_.eui = MAIN::CDEV->getEui(),
						e_.info = 0x1000000 + (oidx) + (olen<<8)));
	}

	if (!replayConf) {
 8006522:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006524:	2b00      	cmp	r3, #0
 8006526:	d11d      	bne.n	8006564 <decodeFrame+0x5cc>
		// Handle payload only if not a replay
		// Decrypt payload - if any
		if (port >= 0 && pend - poff > 0)
 8006528:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800652a:	2b00      	cmp	r3, #0
 800652c:	db1a      	blt.n	8006564 <decodeFrame+0x5cc>
 800652e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006530:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006532:	1ad3      	subs	r3, r2, r3
 8006534:	2b00      	cmp	r3, #0
 8006536:	dd15      	ble.n	8006564 <decodeFrame+0x5cc>
			aes_cipher(port <= 0 ? LMIC.nwkKey : LMIC.artKey, LMIC.devaddr,
 8006538:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800653a:	2b00      	cmp	r3, #0
 800653c:	dc01      	bgt.n	8006542 <decodeFrame+0x5aa>
 800653e:	482e      	ldr	r0, [pc, #184]	@ (80065f8 <decodeFrame+0x660>)
 8006540:	e000      	b.n	8006544 <decodeFrame+0x5ac>
 8006542:	482e      	ldr	r0, [pc, #184]	@ (80065fc <decodeFrame+0x664>)
 8006544:	4b2e      	ldr	r3, [pc, #184]	@ (8006600 <decodeFrame+0x668>)
 8006546:	f8d3 4114 	ldr.w	r4, [r3, #276]	@ 0x114
 800654a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800654c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800654e:	4413      	add	r3, r2
 8006550:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006552:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8006554:	1a8a      	subs	r2, r1, r2
 8006556:	9201      	str	r2, [sp, #4]
 8006558:	9300      	str	r3, [sp, #0]
 800655a:	2301      	movs	r3, #1
 800655c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800655e:	4621      	mov	r1, r4
 8006560:	f7fe fd66 	bl	8005030 <aes_cipher>
						e_.eui = MAIN::CDEV->getEui(),
						e_.info = Base::lsbf4(&d[pend]),
						e_.info2 = seqno));
	}

	if ( // NWK acks but we don't have a frame pending
 8006564:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006566:	2b00      	cmp	r3, #0
						e_.eui = MAIN::CDEV->getEui(),
						e_.info = seqno,
						e_.info2 = ackup));
	}

	if (LMIC.txCnt != 0) // we requested an ACK
 8006568:	4b25      	ldr	r3, [pc, #148]	@ (8006600 <decodeFrame+0x668>)
 800656a:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 800656e:	2b00      	cmp	r3, #0
 8006570:	d010      	beq.n	8006594 <decodeFrame+0x5fc>
		LMIC.txrxFlags |= ackup ? TXRX_ACK : TXRX_NACK;
 8006572:	4b23      	ldr	r3, [pc, #140]	@ (8006600 <decodeFrame+0x668>)
 8006574:	f893 3145 	ldrb.w	r3, [r3, #325]	@ 0x145
 8006578:	b25b      	sxtb	r3, r3
 800657a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800657c:	2a00      	cmp	r2, #0
 800657e:	d002      	beq.n	8006586 <decodeFrame+0x5ee>
 8006580:	f06f 027f 	mvn.w	r2, #127	@ 0x7f
 8006584:	e000      	b.n	8006588 <decodeFrame+0x5f0>
 8006586:	2240      	movs	r2, #64	@ 0x40
 8006588:	4313      	orrs	r3, r2
 800658a:	b25b      	sxtb	r3, r3
 800658c:	b2da      	uxtb	r2, r3
 800658e:	4b1c      	ldr	r3, [pc, #112]	@ (8006600 <decodeFrame+0x668>)
 8006590:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145

	if (port < 0) {
 8006594:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006596:	2b00      	cmp	r3, #0
 8006598:	da12      	bge.n	80065c0 <decodeFrame+0x628>
		LMIC.txrxFlags |= TXRX_NOPORT;
 800659a:	4b19      	ldr	r3, [pc, #100]	@ (8006600 <decodeFrame+0x668>)
 800659c:	f893 3145 	ldrb.w	r3, [r3, #325]	@ 0x145
 80065a0:	f043 0320 	orr.w	r3, r3, #32
 80065a4:	b2da      	uxtb	r2, r3
 80065a6:	4b16      	ldr	r3, [pc, #88]	@ (8006600 <decodeFrame+0x668>)
 80065a8:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
		LMIC.dataBeg = poff;
 80065ac:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80065ae:	b2da      	uxtb	r2, r3
 80065b0:	4b13      	ldr	r3, [pc, #76]	@ (8006600 <decodeFrame+0x668>)
 80065b2:	f883 2146 	strb.w	r2, [r3, #326]	@ 0x146
		LMIC.dataLen = 0;
 80065b6:	4b12      	ldr	r3, [pc, #72]	@ (8006600 <decodeFrame+0x668>)
 80065b8:	2200      	movs	r2, #0
 80065ba:	f883 2147 	strb.w	r2, [r3, #327]	@ 0x147
 80065be:	e016      	b.n	80065ee <decodeFrame+0x656>
	} else {
		LMIC.txrxFlags |= TXRX_PORT;
 80065c0:	4b0f      	ldr	r3, [pc, #60]	@ (8006600 <decodeFrame+0x668>)
 80065c2:	f893 3145 	ldrb.w	r3, [r3, #325]	@ 0x145
 80065c6:	f043 0310 	orr.w	r3, r3, #16
 80065ca:	b2da      	uxtb	r2, r3
 80065cc:	4b0c      	ldr	r3, [pc, #48]	@ (8006600 <decodeFrame+0x668>)
 80065ce:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
		LMIC.dataBeg = poff;
 80065d2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80065d4:	b2da      	uxtb	r2, r3
 80065d6:	4b0a      	ldr	r3, [pc, #40]	@ (8006600 <decodeFrame+0x668>)
 80065d8:	f883 2146 	strb.w	r2, [r3, #326]	@ 0x146
		LMIC.dataLen = pend - poff;
 80065dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065de:	b2da      	uxtb	r2, r3
 80065e0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80065e2:	b2db      	uxtb	r3, r3
 80065e4:	1ad3      	subs	r3, r2, r3
 80065e6:	b2da      	uxtb	r2, r3
 80065e8:	4b05      	ldr	r3, [pc, #20]	@ (8006600 <decodeFrame+0x668>)
 80065ea:	f883 2147 	strb.w	r2, [r3, #327]	@ 0x147
	}
	return 1;
 80065ee:	2301      	movs	r3, #1
}
 80065f0:	4618      	mov	r0, r3
 80065f2:	3764      	adds	r7, #100	@ 0x64
 80065f4:	46bd      	mov	sp, r7
 80065f6:	bd90      	pop	{r4, r7, pc}
 80065f8:	20000430 	.word	0x20000430
 80065fc:	20000440 	.word	0x20000440
 8006600:	2000033c 	.word	0x2000033c

08006604 <setupRx2>:

// ================================================================================
// TX/RX transaction support

static void setupRx2(void)
{
 8006604:	b580      	push	{r7, lr}
 8006606:	af00      	add	r7, sp, #0
	LMIC.txrxFlags = TXRX_DNW2;
 8006608:	4b0d      	ldr	r3, [pc, #52]	@ (8006640 <setupRx2+0x3c>)
 800660a:	2202      	movs	r2, #2
 800660c:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
	LMIC.rps = dndr2rps(LMIC.dn2Dr);
 8006610:	4b0b      	ldr	r3, [pc, #44]	@ (8006640 <setupRx2+0x3c>)
 8006612:	f893 312b 	ldrb.w	r3, [r3, #299]	@ 0x12b
 8006616:	4618      	mov	r0, r3
 8006618:	f7fe fae2 	bl	8004be0 <dndr2rps>
 800661c:	4603      	mov	r3, r0
 800661e:	461a      	mov	r2, r3
 8006620:	4b07      	ldr	r3, [pc, #28]	@ (8006640 <setupRx2+0x3c>)
 8006622:	81da      	strh	r2, [r3, #14]
	LMIC.freq = LMIC.dn2Freq;
 8006624:	4b06      	ldr	r3, [pc, #24]	@ (8006640 <setupRx2+0x3c>)
 8006626:	f8d3 312c 	ldr.w	r3, [r3, #300]	@ 0x12c
 800662a:	4a05      	ldr	r2, [pc, #20]	@ (8006640 <setupRx2+0x3c>)
 800662c:	6093      	str	r3, [r2, #8]
	LMIC.dataLen = 0;
 800662e:	4b04      	ldr	r3, [pc, #16]	@ (8006640 <setupRx2+0x3c>)
 8006630:	2200      	movs	r2, #0
 8006632:	f883 2147 	strb.w	r2, [r3, #327]	@ 0x147
	os_radio(RADIO_RX);
 8006636:	2002      	movs	r0, #2
 8006638:	f002 fb7a 	bl	8008d30 <os_radio>
}
 800663c:	bf00      	nop
 800663e:	bd80      	pop	{r7, pc}
 8006640:	2000033c 	.word	0x2000033c

08006644 <schedRx2>:

static void schedRx2(ostime_t delay, osjobcb_t func)
{
 8006644:	b580      	push	{r7, lr}
 8006646:	b082      	sub	sp, #8
 8006648:	af00      	add	r7, sp, #0
 800664a:	6078      	str	r0, [r7, #4]
 800664c:	6039      	str	r1, [r7, #0]
	// Add 1.5 symbols we need 5 out of 8. Try to sync 1.5 symbols into the preamble.
	LMIC.rxtime = LMIC.txend + delay
 800664e:	4b0e      	ldr	r3, [pc, #56]	@ (8006688 <schedRx2+0x44>)
 8006650:	681a      	ldr	r2, [r3, #0]
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	18d1      	adds	r1, r2, r3
			+ (PAMBL_SYMS - MINRX_SYMS) * dr2hsym(LMIC.dn2Dr);
 8006656:	4b0c      	ldr	r3, [pc, #48]	@ (8006688 <schedRx2+0x44>)
 8006658:	f893 312b 	ldrb.w	r3, [r3, #299]	@ 0x12b
 800665c:	461a      	mov	r2, r3
 800665e:	4b0b      	ldr	r3, [pc, #44]	@ (800668c <schedRx2+0x48>)
 8006660:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006664:	4613      	mov	r3, r2
 8006666:	005b      	lsls	r3, r3, #1
 8006668:	4413      	add	r3, r2
 800666a:	440b      	add	r3, r1
	LMIC.rxtime = LMIC.txend + delay
 800666c:	4a06      	ldr	r2, [pc, #24]	@ (8006688 <schedRx2+0x44>)
 800666e:	6053      	str	r3, [r2, #4]
	os_setTimedCallback(&LMIC.osjob, LMIC.rxtime - RX_RAMPUP, func);
 8006670:	4b05      	ldr	r3, [pc, #20]	@ (8006688 <schedRx2+0x44>)
 8006672:	685b      	ldr	r3, [r3, #4]
 8006674:	3b40      	subs	r3, #64	@ 0x40
 8006676:	683a      	ldr	r2, [r7, #0]
 8006678:	4619      	mov	r1, r3
 800667a:	4805      	ldr	r0, [pc, #20]	@ (8006690 <schedRx2+0x4c>)
 800667c:	f001 fd9c 	bl	80081b8 <os_setTimedCallback>
}
 8006680:	bf00      	nop
 8006682:	3708      	adds	r7, #8
 8006684:	46bd      	mov	sp, r7
 8006686:	bd80      	pop	{r7, pc}
 8006688:	2000033c 	.word	0x2000033c
 800668c:	0801125c 	.word	0x0801125c
 8006690:	20000350 	.word	0x20000350

08006694 <setupRx1>:

static void setupRx1(osjobcb_t func)
{
 8006694:	b580      	push	{r7, lr}
 8006696:	b082      	sub	sp, #8
 8006698:	af00      	add	r7, sp, #0
 800669a:	6078      	str	r0, [r7, #4]
	LMIC.txrxFlags = TXRX_DNW1;
 800669c:	4b0d      	ldr	r3, [pc, #52]	@ (80066d4 <setupRx1+0x40>)
 800669e:	2201      	movs	r2, #1
 80066a0:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
	// Turn LMIC.rps from TX over to RX
	LMIC.rps = setNocrc(LMIC.rps, 1);
 80066a4:	4b0b      	ldr	r3, [pc, #44]	@ (80066d4 <setupRx1+0x40>)
 80066a6:	89db      	ldrh	r3, [r3, #14]
 80066a8:	2101      	movs	r1, #1
 80066aa:	4618      	mov	r0, r3
 80066ac:	f7fe fa49 	bl	8004b42 <setNocrc>
 80066b0:	4603      	mov	r3, r0
 80066b2:	461a      	mov	r2, r3
 80066b4:	4b07      	ldr	r3, [pc, #28]	@ (80066d4 <setupRx1+0x40>)
 80066b6:	81da      	strh	r2, [r3, #14]
	LMIC.dataLen = 0;
 80066b8:	4b06      	ldr	r3, [pc, #24]	@ (80066d4 <setupRx1+0x40>)
 80066ba:	2200      	movs	r2, #0
 80066bc:	f883 2147 	strb.w	r2, [r3, #327]	@ 0x147
	LMIC.osjob.func = func;
 80066c0:	4a04      	ldr	r2, [pc, #16]	@ (80066d4 <setupRx1+0x40>)
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	61d3      	str	r3, [r2, #28]
	os_radio(RADIO_RX);
 80066c6:	2002      	movs	r0, #2
 80066c8:	f002 fb32 	bl	8008d30 <os_radio>
}
 80066cc:	bf00      	nop
 80066ce:	3708      	adds	r7, #8
 80066d0:	46bd      	mov	sp, r7
 80066d2:	bd80      	pop	{r7, pc}
 80066d4:	2000033c 	.word	0x2000033c

080066d8 <txDone>:

// Called by HAL once TX complete and delivers exact end of TX time stamp in LMIC.rxtime
static void txDone(ostime_t delay, osjobcb_t func)
{
 80066d8:	b580      	push	{r7, lr}
 80066da:	b082      	sub	sp, #8
 80066dc:	af00      	add	r7, sp, #0
 80066de:	6078      	str	r0, [r7, #4]
 80066e0:	6039      	str	r1, [r7, #0]
	if ((LMIC.opmode & (OP_TRACK | OP_PINGABLE | OP_PINGINI))
 80066e2:	4b22      	ldr	r3, [pc, #136]	@ (800676c <txDone+0x94>)
 80066e4:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 80066e8:	461a      	mov	r2, r3
 80066ea:	f240 6302 	movw	r3, #1538	@ 0x602
 80066ee:	4013      	ands	r3, r2
 80066f0:	f240 4202 	movw	r2, #1026	@ 0x402
 80066f4:	4293      	cmp	r3, r2
 80066f6:	d10b      	bne.n	8006710 <txDone+0x38>
			== (OP_TRACK | OP_PINGABLE)) {
		rxschedInit(&LMIC.ping);    // note: reuses LMIC.frame buffer!
 80066f8:	481d      	ldr	r0, [pc, #116]	@ (8006770 <txDone+0x98>)
 80066fa:	f7fe feab 	bl	8005454 <rxschedInit>
		LMIC.opmode |= OP_PINGINI;
 80066fe:	4b1b      	ldr	r3, [pc, #108]	@ (800676c <txDone+0x94>)
 8006700:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8006704:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006708:	b29a      	uxth	r2, r3
 800670a:	4b18      	ldr	r3, [pc, #96]	@ (800676c <txDone+0x94>)
 800670c:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
	setRx1Params();
	// LMIC.rxsyms carries the TX datarate (can be != LMIC.datarate [confirm retries etc.])
	// Setup receive - LMIC.rxtime is preloaded with 1.5 symbols offset to tune
	// into the middle of the 8 symbols preamble.
#if defined(CFG_eu868)
	if ( /* TX datarate */LMIC.rxsyms == DR_FSK) {
 8006710:	4b16      	ldr	r3, [pc, #88]	@ (800676c <txDone+0x94>)
 8006712:	7c1b      	ldrb	r3, [r3, #16]
 8006714:	2b07      	cmp	r3, #7
 8006716:	d10a      	bne.n	800672e <txDone+0x56>
		LMIC.rxtime = LMIC.txend + delay - PRERX_FSK * us2osticksRound(160);
 8006718:	4b14      	ldr	r3, [pc, #80]	@ (800676c <txDone+0x94>)
 800671a:	681a      	ldr	r2, [r3, #0]
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	4413      	add	r3, r2
 8006720:	3b05      	subs	r3, #5
 8006722:	4a12      	ldr	r2, [pc, #72]	@ (800676c <txDone+0x94>)
 8006724:	6053      	str	r3, [r2, #4]
		LMIC.rxsyms = RXLEN_FSK;
 8006726:	4b11      	ldr	r3, [pc, #68]	@ (800676c <txDone+0x94>)
 8006728:	2208      	movs	r2, #8
 800672a:	741a      	strb	r2, [r3, #16]
 800672c:	e012      	b.n	8006754 <txDone+0x7c>
	} else
#endif
	{
		LMIC.rxtime = LMIC.txend + delay
 800672e:	4b0f      	ldr	r3, [pc, #60]	@ (800676c <txDone+0x94>)
 8006730:	681a      	ldr	r2, [r3, #0]
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	18d1      	adds	r1, r2, r3
				+ (PAMBL_SYMS - MINRX_SYMS) * dr2hsym(LMIC.dndr);
 8006736:	4b0d      	ldr	r3, [pc, #52]	@ (800676c <txDone+0x94>)
 8006738:	7c5b      	ldrb	r3, [r3, #17]
 800673a:	461a      	mov	r2, r3
 800673c:	4b0d      	ldr	r3, [pc, #52]	@ (8006774 <txDone+0x9c>)
 800673e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006742:	4613      	mov	r3, r2
 8006744:	005b      	lsls	r3, r3, #1
 8006746:	4413      	add	r3, r2
 8006748:	440b      	add	r3, r1
		LMIC.rxtime = LMIC.txend + delay
 800674a:	4a08      	ldr	r2, [pc, #32]	@ (800676c <txDone+0x94>)
 800674c:	6053      	str	r3, [r2, #4]
		LMIC.rxsyms = MINRX_SYMS;
 800674e:	4b07      	ldr	r3, [pc, #28]	@ (800676c <txDone+0x94>)
 8006750:	2205      	movs	r2, #5
 8006752:	741a      	strb	r2, [r3, #16]
	}
	os_setTimedCallback(&LMIC.osjob, LMIC.rxtime - RX_RAMPUP, func);
 8006754:	4b05      	ldr	r3, [pc, #20]	@ (800676c <txDone+0x94>)
 8006756:	685b      	ldr	r3, [r3, #4]
 8006758:	3b40      	subs	r3, #64	@ 0x40
 800675a:	683a      	ldr	r2, [r7, #0]
 800675c:	4619      	mov	r1, r3
 800675e:	4806      	ldr	r0, [pc, #24]	@ (8006778 <txDone+0xa0>)
 8006760:	f001 fd2a 	bl	80081b8 <os_setTimedCallback>
}
 8006764:	bf00      	nop
 8006766:	3708      	adds	r7, #8
 8006768:	46bd      	mov	sp, r7
 800676a:	bd80      	pop	{r7, pc}
 800676c:	2000033c 	.word	0x2000033c
 8006770:	20000470 	.word	0x20000470
 8006774:	0801125c 	.word	0x0801125c
 8006778:	20000350 	.word	0x20000350

0800677c <onJoinFailed>:

// ======================================== Join frames

static void onJoinFailed(xref2osjob_t osjob)
{
 800677c:	b580      	push	{r7, lr}
 800677e:	b082      	sub	sp, #8
 8006780:	af00      	add	r7, sp, #0
 8006782:	6078      	str	r0, [r7, #4]
	// Notify app - must call LMIC_reset() to stop joining
	// otherwise join procedure continues.
	reportEvent(EV_JOIN_FAILED);
 8006784:	2008      	movs	r0, #8
 8006786:	f7ff faef 	bl	8005d68 <reportEvent>
}
 800678a:	bf00      	nop
 800678c:	3708      	adds	r7, #8
 800678e:	46bd      	mov	sp, r7
 8006790:	bd80      	pop	{r7, pc}
	...

08006794 <processJoinAccept>:

static bit_t processJoinAccept(void)
{
 8006794:	b580      	push	{r7, lr}
 8006796:	b086      	sub	sp, #24
 8006798:	af00      	add	r7, sp, #0
	ASSERT(LMIC.txrxFlags != TXRX_DNW1 || LMIC.dataLen != 0);
 800679a:	4b99      	ldr	r3, [pc, #612]	@ (8006a00 <processJoinAccept+0x26c>)
 800679c:	f893 3145 	ldrb.w	r3, [r3, #325]	@ 0x145
 80067a0:	2b01      	cmp	r3, #1
 80067a2:	d106      	bne.n	80067b2 <processJoinAccept+0x1e>
 80067a4:	4b96      	ldr	r3, [pc, #600]	@ (8006a00 <processJoinAccept+0x26c>)
 80067a6:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d101      	bne.n	80067b2 <processJoinAccept+0x1e>
 80067ae:	f7fe f8cb 	bl	8004948 <hal_failed>
	ASSERT((LMIC.opmode & OP_TXRXPEND) != 0);
 80067b2:	4b93      	ldr	r3, [pc, #588]	@ (8006a00 <processJoinAccept+0x26c>)
 80067b4:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 80067b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d101      	bne.n	80067c4 <processJoinAccept+0x30>
 80067c0:	f7fe f8c2 	bl	8004948 <hal_failed>

	if (LMIC.dataLen == 0) {
 80067c4:	4b8e      	ldr	r3, [pc, #568]	@ (8006a00 <processJoinAccept+0x26c>)
 80067c6:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d14c      	bne.n	8006868 <processJoinAccept+0xd4>
		nojoinframe: if ((LMIC.opmode & OP_JOINING) == 0) {
 80067ce:	bf00      	nop
 80067d0:	e000      	b.n	80067d4 <processJoinAccept+0x40>
						e_.eui = MAIN::CDEV->getEui(),
						e_.info = dlen < 4 ? 0 : mic,
						e_.info2 = hdr + (dlen<<8)));
		badframe: if ((LMIC.txrxFlags & TXRX_DNW1) != 0)
			return 0;
		goto nojoinframe;
 80067d2:	bf00      	nop
		nojoinframe: if ((LMIC.opmode & OP_JOINING) == 0) {
 80067d4:	4b8a      	ldr	r3, [pc, #552]	@ (8006a00 <processJoinAccept+0x26c>)
 80067d6:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 80067da:	f003 0304 	and.w	r3, r3, #4
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d123      	bne.n	800682a <processJoinAccept+0x96>
			ASSERT((LMIC.opmode & OP_REJOIN) != 0);
 80067e2:	4b87      	ldr	r3, [pc, #540]	@ (8006a00 <processJoinAccept+0x26c>)
 80067e4:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 80067e8:	f003 0320 	and.w	r3, r3, #32
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d101      	bne.n	80067f4 <processJoinAccept+0x60>
 80067f0:	f7fe f8aa 	bl	8004948 <hal_failed>
			LMIC.opmode &= ~(OP_REJOIN | OP_TXRXPEND);
 80067f4:	4b82      	ldr	r3, [pc, #520]	@ (8006a00 <processJoinAccept+0x26c>)
 80067f6:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 80067fa:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80067fe:	b29a      	uxth	r2, r3
 8006800:	4b7f      	ldr	r3, [pc, #508]	@ (8006a00 <processJoinAccept+0x26c>)
 8006802:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
			if (LMIC.rejoinCnt < 10)
 8006806:	4b7e      	ldr	r3, [pc, #504]	@ (8006a00 <processJoinAccept+0x26c>)
 8006808:	f893 30b2 	ldrb.w	r3, [r3, #178]	@ 0xb2
 800680c:	2b09      	cmp	r3, #9
 800680e:	d807      	bhi.n	8006820 <processJoinAccept+0x8c>
				LMIC.rejoinCnt++;
 8006810:	4b7b      	ldr	r3, [pc, #492]	@ (8006a00 <processJoinAccept+0x26c>)
 8006812:	f893 30b2 	ldrb.w	r3, [r3, #178]	@ 0xb2
 8006816:	3301      	adds	r3, #1
 8006818:	b2da      	uxtb	r2, r3
 800681a:	4b79      	ldr	r3, [pc, #484]	@ (8006a00 <processJoinAccept+0x26c>)
 800681c:	f883 20b2 	strb.w	r2, [r3, #178]	@ 0xb2
			reportEvent(EV_REJOIN_FAILED);
 8006820:	2009      	movs	r0, #9
 8006822:	f7ff faa1 	bl	8005d68 <reportEvent>
			return 1;
 8006826:	2301      	movs	r3, #1
 8006828:	e0e6      	b.n	80069f8 <processJoinAccept+0x264>
		LMIC.opmode &= ~OP_TXRXPEND;
 800682a:	4b75      	ldr	r3, [pc, #468]	@ (8006a00 <processJoinAccept+0x26c>)
 800682c:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8006830:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006834:	b29a      	uxth	r2, r3
 8006836:	4b72      	ldr	r3, [pc, #456]	@ (8006a00 <processJoinAccept+0x26c>)
 8006838:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
		ostime_t delay = nextJoinState();
 800683c:	f7ff fa22 	bl	8005c84 <nextJoinState>
 8006840:	6078      	str	r0, [r7, #4]
		os_setTimedCallback(&LMIC.osjob, os_getTime() + delay,
 8006842:	f001 fc4f 	bl	80080e4 <os_getTime>
 8006846:	4602      	mov	r2, r0
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	18d1      	adds	r1, r2, r3
				(delay & 1) != 0 ? FUNC_ADDR(onJoinFailed) // one JOIN iteration done and failed
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	f003 0301 	and.w	r3, r3, #1
		os_setTimedCallback(&LMIC.osjob, os_getTime() + delay,
 8006852:	2b00      	cmp	r3, #0
 8006854:	d001      	beq.n	800685a <processJoinAccept+0xc6>
 8006856:	4b6b      	ldr	r3, [pc, #428]	@ (8006a04 <processJoinAccept+0x270>)
 8006858:	e000      	b.n	800685c <processJoinAccept+0xc8>
 800685a:	4b6b      	ldr	r3, [pc, #428]	@ (8006a08 <processJoinAccept+0x274>)
 800685c:	461a      	mov	r2, r3
 800685e:	486b      	ldr	r0, [pc, #428]	@ (8006a0c <processJoinAccept+0x278>)
 8006860:	f001 fcaa 	bl	80081b8 <os_setTimedCallback>
		return 1;
 8006864:	2301      	movs	r3, #1
 8006866:	e0c7      	b.n	80069f8 <processJoinAccept+0x264>
	u1_t hdr = LMIC.frame[0];
 8006868:	4b65      	ldr	r3, [pc, #404]	@ (8006a00 <processJoinAccept+0x26c>)
 800686a:	f893 3148 	ldrb.w	r3, [r3, #328]	@ 0x148
 800686e:	757b      	strb	r3, [r7, #21]
	u1_t dlen = LMIC.dataLen;
 8006870:	4b63      	ldr	r3, [pc, #396]	@ (8006a00 <processJoinAccept+0x26c>)
 8006872:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 8006876:	75fb      	strb	r3, [r7, #23]
	u4_t mic = os_rlsbf4(&LMIC.frame[dlen - 4]); // safe before modified by encrypt!
 8006878:	7dfb      	ldrb	r3, [r7, #23]
 800687a:	3b04      	subs	r3, #4
 800687c:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 8006880:	4a5f      	ldr	r2, [pc, #380]	@ (8006a00 <processJoinAccept+0x26c>)
 8006882:	4413      	add	r3, r2
 8006884:	4618      	mov	r0, r3
 8006886:	f7fe fa1b 	bl	8004cc0 <os_rlsbf4>
 800688a:	6138      	str	r0, [r7, #16]
	if ((dlen != LEN_JA && dlen != LEN_JAEXT)
 800688c:	7dfb      	ldrb	r3, [r7, #23]
 800688e:	2b11      	cmp	r3, #17
 8006890:	d002      	beq.n	8006898 <processJoinAccept+0x104>
 8006892:	7dfb      	ldrb	r3, [r7, #23]
 8006894:	2b21      	cmp	r3, #33	@ 0x21
 8006896:	d104      	bne.n	80068a2 <processJoinAccept+0x10e>
			|| (hdr & (HDR_FTYPE | HDR_MAJOR))
 8006898:	7d7b      	ldrb	r3, [r7, #21]
 800689a:	f003 03e3 	and.w	r3, r3, #227	@ 0xe3
 800689e:	2b20      	cmp	r3, #32
 80068a0:	d00b      	beq.n	80068ba <processJoinAccept+0x126>
		badframe: if ((LMIC.txrxFlags & TXRX_DNW1) != 0)
 80068a2:	bf00      	nop
 80068a4:	e000      	b.n	80068a8 <processJoinAccept+0x114>
	}
	aes_encrypt(LMIC.frame + 1, dlen - 1);
	if (!aes_verifyMic0(LMIC.frame, dlen - 4)) {
		EV(specCond, ERR, (e_.reason = EV::specCond_t::JOIN_BAD_MIC,
						e_.info = mic));
		goto badframe;
 80068a6:	bf00      	nop
		badframe: if ((LMIC.txrxFlags & TXRX_DNW1) != 0)
 80068a8:	4b55      	ldr	r3, [pc, #340]	@ (8006a00 <processJoinAccept+0x26c>)
 80068aa:	f893 3145 	ldrb.w	r3, [r3, #325]	@ 0x145
 80068ae:	f003 0301 	and.w	r3, r3, #1
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d08d      	beq.n	80067d2 <processJoinAccept+0x3e>
			return 0;
 80068b6:	2300      	movs	r3, #0
 80068b8:	e09e      	b.n	80069f8 <processJoinAccept+0x264>
	aes_encrypt(LMIC.frame + 1, dlen - 1);
 80068ba:	4a55      	ldr	r2, [pc, #340]	@ (8006a10 <processJoinAccept+0x27c>)
 80068bc:	7dfb      	ldrb	r3, [r7, #23]
 80068be:	3b01      	subs	r3, #1
 80068c0:	4619      	mov	r1, r3
 80068c2:	4610      	mov	r0, r2
 80068c4:	f7fe fb9e 	bl	8005004 <aes_encrypt>
	if (!aes_verifyMic0(LMIC.frame, dlen - 4)) {
 80068c8:	7dfb      	ldrb	r3, [r7, #23]
 80068ca:	3b04      	subs	r3, #4
 80068cc:	4619      	mov	r1, r3
 80068ce:	4851      	ldr	r0, [pc, #324]	@ (8006a14 <processJoinAccept+0x280>)
 80068d0:	f7fe fb76 	bl	8004fc0 <aes_verifyMic0>
 80068d4:	4603      	mov	r3, r0
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d0e5      	beq.n	80068a6 <processJoinAccept+0x112>
	}

	u4_t addr = os_rlsbf4(LMIC.frame + OFF_JA_DEVADDR);
 80068da:	4b4f      	ldr	r3, [pc, #316]	@ (8006a18 <processJoinAccept+0x284>)
 80068dc:	4618      	mov	r0, r3
 80068de:	f7fe f9ef 	bl	8004cc0 <os_rlsbf4>
 80068e2:	60f8      	str	r0, [r7, #12]
	LMIC.devaddr = addr;
 80068e4:	4a46      	ldr	r2, [pc, #280]	@ (8006a00 <processJoinAccept+0x26c>)
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	f8c2 3114 	str.w	r3, [r2, #276]	@ 0x114
	LMIC.netid = os_rlsbf4(&LMIC.frame[OFF_JA_NETID]) & 0xFFFFFF;
 80068ec:	484b      	ldr	r0, [pc, #300]	@ (8006a1c <processJoinAccept+0x288>)
 80068ee:	f7fe f9e7 	bl	8004cc0 <os_rlsbf4>
 80068f2:	4603      	mov	r3, r0
 80068f4:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80068f8:	4a41      	ldr	r2, [pc, #260]	@ (8006a00 <processJoinAccept+0x26c>)
 80068fa:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8

#if defined(CFG_eu868)
	initDefaultChannels(0);
 80068fe:	2000      	movs	r0, #0
 8006900:	f7fe ff12 	bl	8005728 <initDefaultChannels>
#endif
	if (dlen > LEN_JA) {
 8006904:	7dfb      	ldrb	r3, [r7, #23]
 8006906:	2b11      	cmp	r3, #17
 8006908:	d920      	bls.n	800694c <processJoinAccept+0x1b8>
#if defined(CFG_us915)
        goto badframe;
#endif
		dlen = OFF_CFLIST;
 800690a:	230d      	movs	r3, #13
 800690c:	75fb      	strb	r3, [r7, #23]
		for (u1_t chidx = 3; chidx < 8; chidx++, dlen += 3) {
 800690e:	2303      	movs	r3, #3
 8006910:	75bb      	strb	r3, [r7, #22]
 8006912:	e018      	b.n	8006946 <processJoinAccept+0x1b2>
			u4_t freq = convFreq(&LMIC.frame[dlen]);
 8006914:	7dfb      	ldrb	r3, [r7, #23]
 8006916:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 800691a:	4a39      	ldr	r2, [pc, #228]	@ (8006a00 <processJoinAccept+0x26c>)
 800691c:	4413      	add	r3, r2
 800691e:	4618      	mov	r0, r3
 8006920:	f7ff f802 	bl	8005928 <convFreq>
 8006924:	60b8      	str	r0, [r7, #8]
			if (freq)
 8006926:	68bb      	ldr	r3, [r7, #8]
 8006928:	2b00      	cmp	r3, #0
 800692a:	d006      	beq.n	800693a <processJoinAccept+0x1a6>
				LMIC_setupChannel(chidx, freq, 0, -1);
 800692c:	7db8      	ldrb	r0, [r7, #22]
 800692e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006932:	2200      	movs	r2, #0
 8006934:	68b9      	ldr	r1, [r7, #8]
 8006936:	f7fe ff7d 	bl	8005834 <LMIC_setupChannel>
		for (u1_t chidx = 3; chidx < 8; chidx++, dlen += 3) {
 800693a:	7dbb      	ldrb	r3, [r7, #22]
 800693c:	3301      	adds	r3, #1
 800693e:	75bb      	strb	r3, [r7, #22]
 8006940:	7dfb      	ldrb	r3, [r7, #23]
 8006942:	3303      	adds	r3, #3
 8006944:	75fb      	strb	r3, [r7, #23]
 8006946:	7dbb      	ldrb	r3, [r7, #22]
 8006948:	2b07      	cmp	r3, #7
 800694a:	d9e3      	bls.n	8006914 <processJoinAccept+0x180>
		}
	}

	// already incremented when JOIN REQ got sent off
	aes_sessKeys(LMIC.devNonce - 1, &LMIC.frame[OFF_JA_ARTNONCE], LMIC.nwkKey,
 800694c:	4b2c      	ldr	r3, [pc, #176]	@ (8006a00 <processJoinAccept+0x26c>)
 800694e:	f8b3 30f2 	ldrh.w	r3, [r3, #242]	@ 0xf2
 8006952:	3b01      	subs	r3, #1
 8006954:	b298      	uxth	r0, r3
 8006956:	4b32      	ldr	r3, [pc, #200]	@ (8006a20 <processJoinAccept+0x28c>)
 8006958:	4a32      	ldr	r2, [pc, #200]	@ (8006a24 <processJoinAccept+0x290>)
 800695a:	492d      	ldr	r1, [pc, #180]	@ (8006a10 <processJoinAccept+0x27c>)
 800695c:	f7fe fbac 	bl	80050b8 <aes_sessKeys>
					e_.mic = mic,
					e_.reason = ((LMIC.opmode & OP_REJOIN) != 0
							? EV::joininfo_t::REJOIN_ACCEPT
							: EV::joininfo_t::ACCEPT)));

	ASSERT((LMIC.opmode & (OP_JOINING | OP_REJOIN)) != 0);
 8006960:	4b27      	ldr	r3, [pc, #156]	@ (8006a00 <processJoinAccept+0x26c>)
 8006962:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8006966:	f003 0324 	and.w	r3, r3, #36	@ 0x24
 800696a:	2b00      	cmp	r3, #0
 800696c:	d101      	bne.n	8006972 <processJoinAccept+0x1de>
 800696e:	f7fd ffeb 	bl	8004948 <hal_failed>
	if ((LMIC.opmode & OP_REJOIN) != 0) {
 8006972:	4b23      	ldr	r3, [pc, #140]	@ (8006a00 <processJoinAccept+0x26c>)
 8006974:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8006978:	f003 0320 	and.w	r3, r3, #32
 800697c:	2b00      	cmp	r3, #0
 800697e:	d00e      	beq.n	800699e <processJoinAccept+0x20a>
		// Lower DR every try below current UP DR
		LMIC.datarate = lowerDR(LMIC.datarate, LMIC.rejoinCnt);
 8006980:	4b1f      	ldr	r3, [pc, #124]	@ (8006a00 <processJoinAccept+0x26c>)
 8006982:	f893 30b0 	ldrb.w	r3, [r3, #176]	@ 0xb0
 8006986:	4a1e      	ldr	r2, [pc, #120]	@ (8006a00 <processJoinAccept+0x26c>)
 8006988:	f892 20b2 	ldrb.w	r2, [r2, #178]	@ 0xb2
 800698c:	4611      	mov	r1, r2
 800698e:	4618      	mov	r0, r3
 8006990:	f7fe f968 	bl	8004c64 <lowerDR>
 8006994:	4603      	mov	r3, r0
 8006996:	461a      	mov	r2, r3
 8006998:	4b19      	ldr	r3, [pc, #100]	@ (8006a00 <processJoinAccept+0x26c>)
 800699a:	f883 20b0 	strb.w	r2, [r3, #176]	@ 0xb0
	}
	LMIC.opmode &= ~(OP_JOINING | OP_TRACK | OP_REJOIN | OP_TXRXPEND
 800699e:	4b18      	ldr	r3, [pc, #96]	@ (8006a00 <processJoinAccept+0x26c>)
 80069a0:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 80069a4:	f423 7329 	bic.w	r3, r3, #676	@ 0x2a4
 80069a8:	f023 0302 	bic.w	r3, r3, #2
 80069ac:	b29a      	uxth	r2, r3
 80069ae:	4b14      	ldr	r3, [pc, #80]	@ (8006a00 <processJoinAccept+0x26c>)
 80069b0:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
			| OP_PINGINI) | OP_NEXTCHNL;
	LMIC.txCnt = 0;
 80069b4:	4b12      	ldr	r3, [pc, #72]	@ (8006a00 <processJoinAccept+0x26c>)
 80069b6:	2200      	movs	r2, #0
 80069b8:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
	stateJustJoined();
 80069bc:	f7ff f9f2 	bl	8005da4 <stateJustJoined>
	LMIC.dn2Dr = LMIC.frame[OFF_JA_DLSET] & 0x0F;
 80069c0:	4b0f      	ldr	r3, [pc, #60]	@ (8006a00 <processJoinAccept+0x26c>)
 80069c2:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 80069c6:	f003 030f 	and.w	r3, r3, #15
 80069ca:	b2da      	uxtb	r2, r3
 80069cc:	4b0c      	ldr	r3, [pc, #48]	@ (8006a00 <processJoinAccept+0x26c>)
 80069ce:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
	LMIC.rxDelay = LMIC.frame[OFF_JA_RXDLY];
 80069d2:	4b0b      	ldr	r3, [pc, #44]	@ (8006a00 <processJoinAccept+0x26c>)
 80069d4:	f893 2154 	ldrb.w	r2, [r3, #340]	@ 0x154
 80069d8:	4b09      	ldr	r3, [pc, #36]	@ (8006a00 <processJoinAccept+0x26c>)
 80069da:	f883 2123 	strb.w	r2, [r3, #291]	@ 0x123
	if (LMIC.rxDelay == 0)
 80069de:	4b08      	ldr	r3, [pc, #32]	@ (8006a00 <processJoinAccept+0x26c>)
 80069e0:	f893 3123 	ldrb.w	r3, [r3, #291]	@ 0x123
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d103      	bne.n	80069f0 <processJoinAccept+0x25c>
		LMIC.rxDelay = 1;
 80069e8:	4b05      	ldr	r3, [pc, #20]	@ (8006a00 <processJoinAccept+0x26c>)
 80069ea:	2201      	movs	r2, #1
 80069ec:	f883 2123 	strb.w	r2, [r3, #291]	@ 0x123
	reportEvent(EV_JOINED);
 80069f0:	2006      	movs	r0, #6
 80069f2:	f7ff f9b9 	bl	8005d68 <reportEvent>
	return 1;
 80069f6:	2301      	movs	r3, #1
}
 80069f8:	4618      	mov	r0, r3
 80069fa:	3718      	adds	r7, #24
 80069fc:	46bd      	mov	sp, r7
 80069fe:	bd80      	pop	{r7, pc}
 8006a00:	2000033c 	.word	0x2000033c
 8006a04:	0800677d 	.word	0x0800677d
 8006a08:	08005d55 	.word	0x08005d55
 8006a0c:	20000350 	.word	0x20000350
 8006a10:	20000485 	.word	0x20000485
 8006a14:	20000484 	.word	0x20000484
 8006a18:	2000048b 	.word	0x2000048b
 8006a1c:	20000488 	.word	0x20000488
 8006a20:	20000440 	.word	0x20000440
 8006a24:	20000430 	.word	0x20000430

08006a28 <processRx2Jacc>:

static void processRx2Jacc(xref2osjob_t osjob)
{
 8006a28:	b580      	push	{r7, lr}
 8006a2a:	b082      	sub	sp, #8
 8006a2c:	af00      	add	r7, sp, #0
 8006a2e:	6078      	str	r0, [r7, #4]
	if (LMIC.dataLen == 0)
 8006a30:	4b07      	ldr	r3, [pc, #28]	@ (8006a50 <processRx2Jacc+0x28>)
 8006a32:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d103      	bne.n	8006a42 <processRx2Jacc+0x1a>
		LMIC.txrxFlags = 0;  // nothing in 1st/2nd DN slot
 8006a3a:	4b05      	ldr	r3, [pc, #20]	@ (8006a50 <processRx2Jacc+0x28>)
 8006a3c:	2200      	movs	r2, #0
 8006a3e:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
	processJoinAccept();
 8006a42:	f7ff fea7 	bl	8006794 <processJoinAccept>
}
 8006a46:	bf00      	nop
 8006a48:	3708      	adds	r7, #8
 8006a4a:	46bd      	mov	sp, r7
 8006a4c:	bd80      	pop	{r7, pc}
 8006a4e:	bf00      	nop
 8006a50:	2000033c 	.word	0x2000033c

08006a54 <setupRx2Jacc>:

static void setupRx2Jacc(xref2osjob_t osjob)
{
 8006a54:	b580      	push	{r7, lr}
 8006a56:	b082      	sub	sp, #8
 8006a58:	af00      	add	r7, sp, #0
 8006a5a:	6078      	str	r0, [r7, #4]
	LMIC.osjob.func = FUNC_ADDR(processRx2Jacc);
 8006a5c:	4b04      	ldr	r3, [pc, #16]	@ (8006a70 <setupRx2Jacc+0x1c>)
 8006a5e:	4a05      	ldr	r2, [pc, #20]	@ (8006a74 <setupRx2Jacc+0x20>)
 8006a60:	61da      	str	r2, [r3, #28]
	setupRx2();
 8006a62:	f7ff fdcf 	bl	8006604 <setupRx2>
}
 8006a66:	bf00      	nop
 8006a68:	3708      	adds	r7, #8
 8006a6a:	46bd      	mov	sp, r7
 8006a6c:	bd80      	pop	{r7, pc}
 8006a6e:	bf00      	nop
 8006a70:	2000033c 	.word	0x2000033c
 8006a74:	08006a29 	.word	0x08006a29

08006a78 <processRx1Jacc>:

static void processRx1Jacc(xref2osjob_t osjob)
{
 8006a78:	b580      	push	{r7, lr}
 8006a7a:	b082      	sub	sp, #8
 8006a7c:	af00      	add	r7, sp, #0
 8006a7e:	6078      	str	r0, [r7, #4]
	if (LMIC.dataLen == 0 || !processJoinAccept())
 8006a80:	4b08      	ldr	r3, [pc, #32]	@ (8006aa4 <processRx1Jacc+0x2c>)
 8006a82:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d004      	beq.n	8006a94 <processRx1Jacc+0x1c>
 8006a8a:	f7ff fe83 	bl	8006794 <processJoinAccept>
 8006a8e:	4603      	mov	r3, r0
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d103      	bne.n	8006a9c <processRx1Jacc+0x24>
		schedRx2(DELAY_JACC2_osticks, FUNC_ADDR(setupRx2Jacc));
 8006a94:	4904      	ldr	r1, [pc, #16]	@ (8006aa8 <processRx1Jacc+0x30>)
 8006a96:	4805      	ldr	r0, [pc, #20]	@ (8006aac <processRx1Jacc+0x34>)
 8006a98:	f7ff fdd4 	bl	8006644 <schedRx2>
}
 8006a9c:	bf00      	nop
 8006a9e:	3708      	adds	r7, #8
 8006aa0:	46bd      	mov	sp, r7
 8006aa2:	bd80      	pop	{r7, pc}
 8006aa4:	2000033c 	.word	0x2000033c
 8006aa8:	08006a55 	.word	0x08006a55
 8006aac:	0002ee00 	.word	0x0002ee00

08006ab0 <setupRx1Jacc>:

static void setupRx1Jacc(xref2osjob_t osjob)
{
 8006ab0:	b580      	push	{r7, lr}
 8006ab2:	b082      	sub	sp, #8
 8006ab4:	af00      	add	r7, sp, #0
 8006ab6:	6078      	str	r0, [r7, #4]
	setupRx1(FUNC_ADDR(processRx1Jacc));
 8006ab8:	4803      	ldr	r0, [pc, #12]	@ (8006ac8 <setupRx1Jacc+0x18>)
 8006aba:	f7ff fdeb 	bl	8006694 <setupRx1>
}
 8006abe:	bf00      	nop
 8006ac0:	3708      	adds	r7, #8
 8006ac2:	46bd      	mov	sp, r7
 8006ac4:	bd80      	pop	{r7, pc}
 8006ac6:	bf00      	nop
 8006ac8:	08006a79 	.word	0x08006a79

08006acc <jreqDone>:

static void jreqDone(xref2osjob_t osjob)
{
 8006acc:	b580      	push	{r7, lr}
 8006ace:	b082      	sub	sp, #8
 8006ad0:	af00      	add	r7, sp, #0
 8006ad2:	6078      	str	r0, [r7, #4]
	txDone(DELAY_JACC1_osticks, FUNC_ADDR(setupRx1Jacc));
 8006ad4:	4903      	ldr	r1, [pc, #12]	@ (8006ae4 <jreqDone+0x18>)
 8006ad6:	4804      	ldr	r0, [pc, #16]	@ (8006ae8 <jreqDone+0x1c>)
 8006ad8:	f7ff fdfe 	bl	80066d8 <txDone>
}
 8006adc:	bf00      	nop
 8006ade:	3708      	adds	r7, #8
 8006ae0:	46bd      	mov	sp, r7
 8006ae2:	bd80      	pop	{r7, pc}
 8006ae4:	08006ab1 	.word	0x08006ab1
 8006ae8:	00027100 	.word	0x00027100

08006aec <processRx2DnDataDelay>:

// Fwd decl.
static bit_t processDnData(void);

static void processRx2DnDataDelay(xref2osjob_t osjob)
{
 8006aec:	b580      	push	{r7, lr}
 8006aee:	b082      	sub	sp, #8
 8006af0:	af00      	add	r7, sp, #0
 8006af2:	6078      	str	r0, [r7, #4]
	processDnData();
 8006af4:	f000 fbc6 	bl	8007284 <processDnData>
}
 8006af8:	bf00      	nop
 8006afa:	3708      	adds	r7, #8
 8006afc:	46bd      	mov	sp, r7
 8006afe:	bd80      	pop	{r7, pc}

08006b00 <processRx2DnData>:

static void processRx2DnData(xref2osjob_t osjob)
{
 8006b00:	b590      	push	{r4, r7, lr}
 8006b02:	b083      	sub	sp, #12
 8006b04:	af00      	add	r7, sp, #0
 8006b06:	6078      	str	r0, [r7, #4]
	if (LMIC.dataLen == 0) {
 8006b08:	4b0f      	ldr	r3, [pc, #60]	@ (8006b48 <processRx2DnData+0x48>)
 8006b0a:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d115      	bne.n	8006b3e <processRx2DnData+0x3e>
		LMIC.txrxFlags = 0;  // nothing in 1st/2nd DN slot
 8006b12:	4b0d      	ldr	r3, [pc, #52]	@ (8006b48 <processRx2DnData+0x48>)
 8006b14:	2200      	movs	r2, #0
 8006b16:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
		// Delay callback processing to avoid up TX while gateway is txing our missed frame! 
		// Since DNW2 uses SF12 by default we wait 3 secs.
		os_setTimedCallback(&LMIC.osjob,
				(os_getTime() + DNW2_SAFETY_ZONE + rndDelay(2)),
 8006b1a:	f001 fae3 	bl	80080e4 <os_getTime>
 8006b1e:	4603      	mov	r3, r0
 8006b20:	f503 34bb 	add.w	r4, r3, #95744	@ 0x17600
 8006b24:	f504 7480 	add.w	r4, r4, #256	@ 0x100
 8006b28:	2002      	movs	r0, #2
 8006b2a:	f7fe fd4f 	bl	80055cc <rndDelay>
 8006b2e:	4603      	mov	r3, r0
		os_setTimedCallback(&LMIC.osjob,
 8006b30:	4423      	add	r3, r4
 8006b32:	4a06      	ldr	r2, [pc, #24]	@ (8006b4c <processRx2DnData+0x4c>)
 8006b34:	4619      	mov	r1, r3
 8006b36:	4806      	ldr	r0, [pc, #24]	@ (8006b50 <processRx2DnData+0x50>)
 8006b38:	f001 fb3e 	bl	80081b8 <os_setTimedCallback>
				FUNC_ADDR(processRx2DnDataDelay));
		return;
 8006b3c:	e001      	b.n	8006b42 <processRx2DnData+0x42>
	}
	processDnData();
 8006b3e:	f000 fba1 	bl	8007284 <processDnData>
}
 8006b42:	370c      	adds	r7, #12
 8006b44:	46bd      	mov	sp, r7
 8006b46:	bd90      	pop	{r4, r7, pc}
 8006b48:	2000033c 	.word	0x2000033c
 8006b4c:	08006aed 	.word	0x08006aed
 8006b50:	20000350 	.word	0x20000350

08006b54 <setupRx2DnData>:

static void setupRx2DnData(xref2osjob_t osjob)
{
 8006b54:	b580      	push	{r7, lr}
 8006b56:	b082      	sub	sp, #8
 8006b58:	af00      	add	r7, sp, #0
 8006b5a:	6078      	str	r0, [r7, #4]
	LMIC.osjob.func = FUNC_ADDR(processRx2DnData);
 8006b5c:	4b04      	ldr	r3, [pc, #16]	@ (8006b70 <setupRx2DnData+0x1c>)
 8006b5e:	4a05      	ldr	r2, [pc, #20]	@ (8006b74 <setupRx2DnData+0x20>)
 8006b60:	61da      	str	r2, [r3, #28]
	setupRx2();
 8006b62:	f7ff fd4f 	bl	8006604 <setupRx2>
}
 8006b66:	bf00      	nop
 8006b68:	3708      	adds	r7, #8
 8006b6a:	46bd      	mov	sp, r7
 8006b6c:	bd80      	pop	{r7, pc}
 8006b6e:	bf00      	nop
 8006b70:	2000033c 	.word	0x2000033c
 8006b74:	08006b01 	.word	0x08006b01

08006b78 <processRx1DnData>:

static void processRx1DnData(xref2osjob_t osjob)
{
 8006b78:	b580      	push	{r7, lr}
 8006b7a:	b082      	sub	sp, #8
 8006b7c:	af00      	add	r7, sp, #0
 8006b7e:	6078      	str	r0, [r7, #4]
	if (LMIC.dataLen == 0 || !processDnData())
 8006b80:	4b0d      	ldr	r3, [pc, #52]	@ (8006bb8 <processRx1DnData+0x40>)
 8006b82:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d004      	beq.n	8006b94 <processRx1DnData+0x1c>
 8006b8a:	f000 fb7b 	bl	8007284 <processDnData>
 8006b8e:	4603      	mov	r3, r0
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d10c      	bne.n	8006bae <processRx1DnData+0x36>
		schedRx2(sec2osticks(LMIC.rxDelay + (int )DELAY_EXTDNW2),
 8006b94:	4b08      	ldr	r3, [pc, #32]	@ (8006bb8 <processRx1DnData+0x40>)
 8006b96:	f893 3123 	ldrb.w	r3, [r3, #291]	@ 0x123
 8006b9a:	3301      	adds	r3, #1
 8006b9c:	461a      	mov	r2, r3
 8006b9e:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8006ba2:	fb02 f303 	mul.w	r3, r2, r3
 8006ba6:	4905      	ldr	r1, [pc, #20]	@ (8006bbc <processRx1DnData+0x44>)
 8006ba8:	4618      	mov	r0, r3
 8006baa:	f7ff fd4b 	bl	8006644 <schedRx2>
				FUNC_ADDR(setupRx2DnData));
}
 8006bae:	bf00      	nop
 8006bb0:	3708      	adds	r7, #8
 8006bb2:	46bd      	mov	sp, r7
 8006bb4:	bd80      	pop	{r7, pc}
 8006bb6:	bf00      	nop
 8006bb8:	2000033c 	.word	0x2000033c
 8006bbc:	08006b55 	.word	0x08006b55

08006bc0 <setupRx1DnData>:

static void setupRx1DnData(xref2osjob_t osjob)
{
 8006bc0:	b580      	push	{r7, lr}
 8006bc2:	b082      	sub	sp, #8
 8006bc4:	af00      	add	r7, sp, #0
 8006bc6:	6078      	str	r0, [r7, #4]
	setupRx1(FUNC_ADDR(processRx1DnData));
 8006bc8:	4803      	ldr	r0, [pc, #12]	@ (8006bd8 <setupRx1DnData+0x18>)
 8006bca:	f7ff fd63 	bl	8006694 <setupRx1>
}
 8006bce:	bf00      	nop
 8006bd0:	3708      	adds	r7, #8
 8006bd2:	46bd      	mov	sp, r7
 8006bd4:	bd80      	pop	{r7, pc}
 8006bd6:	bf00      	nop
 8006bd8:	08006b79 	.word	0x08006b79

08006bdc <updataDone>:

static void updataDone(xref2osjob_t osjob)
{
 8006bdc:	b580      	push	{r7, lr}
 8006bde:	b082      	sub	sp, #8
 8006be0:	af00      	add	r7, sp, #0
 8006be2:	6078      	str	r0, [r7, #4]
	txDone(sec2osticks(LMIC.rxDelay), FUNC_ADDR(setupRx1DnData));
 8006be4:	4b07      	ldr	r3, [pc, #28]	@ (8006c04 <updataDone+0x28>)
 8006be6:	f893 3123 	ldrb.w	r3, [r3, #291]	@ 0x123
 8006bea:	461a      	mov	r2, r3
 8006bec:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8006bf0:	fb02 f303 	mul.w	r3, r2, r3
 8006bf4:	4904      	ldr	r1, [pc, #16]	@ (8006c08 <updataDone+0x2c>)
 8006bf6:	4618      	mov	r0, r3
 8006bf8:	f7ff fd6e 	bl	80066d8 <txDone>
}
 8006bfc:	bf00      	nop
 8006bfe:	3708      	adds	r7, #8
 8006c00:	46bd      	mov	sp, r7
 8006c02:	bd80      	pop	{r7, pc}
 8006c04:	2000033c 	.word	0x2000033c
 8006c08:	08006bc1 	.word	0x08006bc1

08006c0c <buildDataFrame>:

// ======================================== 

static void buildDataFrame(void)
{
 8006c0c:	b590      	push	{r4, r7, lr}
 8006c0e:	b087      	sub	sp, #28
 8006c10:	af02      	add	r7, sp, #8
	bit_t txdata = ((LMIC.opmode & (OP_TXDATA | OP_POLL)) != OP_POLL);
 8006c12:	4ba3      	ldr	r3, [pc, #652]	@ (8006ea0 <buildDataFrame+0x294>)
 8006c14:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8006c18:	f003 0318 	and.w	r3, r3, #24
 8006c1c:	2b10      	cmp	r3, #16
 8006c1e:	bf14      	ite	ne
 8006c20:	2301      	movne	r3, #1
 8006c22:	2300      	moveq	r3, #0
 8006c24:	b2db      	uxtb	r3, r3
 8006c26:	73fb      	strb	r3, [r7, #15]
	u1_t dlen = txdata ? LMIC.pendTxLen : 0;
 8006c28:	7bfb      	ldrb	r3, [r7, #15]
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d003      	beq.n	8006c36 <buildDataFrame+0x2a>
 8006c2e:	4b9c      	ldr	r3, [pc, #624]	@ (8006ea0 <buildDataFrame+0x294>)
 8006c30:	f893 30bc 	ldrb.w	r3, [r3, #188]	@ 0xbc
 8006c34:	e000      	b.n	8006c38 <buildDataFrame+0x2c>
 8006c36:	2300      	movs	r3, #0
 8006c38:	71bb      	strb	r3, [r7, #6]

	// Piggyback MAC options
	// Prioritize by importance
	int end = OFF_DAT_OPTS;
 8006c3a:	2308      	movs	r3, #8
 8006c3c:	60bb      	str	r3, [r7, #8]
	if ((LMIC.opmode & (OP_TRACK | OP_PINGABLE)) == (OP_TRACK | OP_PINGABLE)) {
 8006c3e:	4b98      	ldr	r3, [pc, #608]	@ (8006ea0 <buildDataFrame+0x294>)
 8006c40:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8006c44:	461a      	mov	r2, r3
 8006c46:	f240 4302 	movw	r3, #1026	@ 0x402
 8006c4a:	4013      	ands	r3, r2
 8006c4c:	f240 4202 	movw	r2, #1026	@ 0x402
 8006c50:	4293      	cmp	r3, r2
 8006c52:	d11c      	bne.n	8006c8e <buildDataFrame+0x82>
		// Indicate pingability in every UP frame
		LMIC.frame[end] = MCMD_PING_IND;
 8006c54:	4a92      	ldr	r2, [pc, #584]	@ (8006ea0 <buildDataFrame+0x294>)
 8006c56:	68bb      	ldr	r3, [r7, #8]
 8006c58:	4413      	add	r3, r2
 8006c5a:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 8006c5e:	2210      	movs	r2, #16
 8006c60:	701a      	strb	r2, [r3, #0]
		LMIC.frame[end + 1] = LMIC.ping.dr | (LMIC.ping.intvExp << 4);
 8006c62:	4b8f      	ldr	r3, [pc, #572]	@ (8006ea0 <buildDataFrame+0x294>)
 8006c64:	f893 3134 	ldrb.w	r3, [r3, #308]	@ 0x134
 8006c68:	b25a      	sxtb	r2, r3
 8006c6a:	4b8d      	ldr	r3, [pc, #564]	@ (8006ea0 <buildDataFrame+0x294>)
 8006c6c:	f893 3135 	ldrb.w	r3, [r3, #309]	@ 0x135
 8006c70:	011b      	lsls	r3, r3, #4
 8006c72:	b25b      	sxtb	r3, r3
 8006c74:	4313      	orrs	r3, r2
 8006c76:	b25a      	sxtb	r2, r3
 8006c78:	68bb      	ldr	r3, [r7, #8]
 8006c7a:	3301      	adds	r3, #1
 8006c7c:	b2d1      	uxtb	r1, r2
 8006c7e:	4a88      	ldr	r2, [pc, #544]	@ (8006ea0 <buildDataFrame+0x294>)
 8006c80:	4413      	add	r3, r2
 8006c82:	460a      	mov	r2, r1
 8006c84:	f883 2148 	strb.w	r2, [r3, #328]	@ 0x148
		end += 2;
 8006c88:	68bb      	ldr	r3, [r7, #8]
 8006c8a:	3302      	adds	r3, #2
 8006c8c:	60bb      	str	r3, [r7, #8]
	}
	if (LMIC.dutyCapAns) {
 8006c8e:	4b84      	ldr	r3, [pc, #528]	@ (8006ea0 <buildDataFrame+0x294>)
 8006c90:	f893 3129 	ldrb.w	r3, [r3, #297]	@ 0x129
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d00d      	beq.n	8006cb4 <buildDataFrame+0xa8>
		LMIC.frame[end] = MCMD_DCAP_ANS;
 8006c98:	4a81      	ldr	r2, [pc, #516]	@ (8006ea0 <buildDataFrame+0x294>)
 8006c9a:	68bb      	ldr	r3, [r7, #8]
 8006c9c:	4413      	add	r3, r2
 8006c9e:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 8006ca2:	2204      	movs	r2, #4
 8006ca4:	701a      	strb	r2, [r3, #0]
		end += 1;
 8006ca6:	68bb      	ldr	r3, [r7, #8]
 8006ca8:	3301      	adds	r3, #1
 8006caa:	60bb      	str	r3, [r7, #8]
		LMIC.dutyCapAns = 0;
 8006cac:	4b7c      	ldr	r3, [pc, #496]	@ (8006ea0 <buildDataFrame+0x294>)
 8006cae:	2200      	movs	r2, #0
 8006cb0:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
	}
	if (LMIC.dn2Ans) {
 8006cb4:	4b7a      	ldr	r3, [pc, #488]	@ (8006ea0 <buildDataFrame+0x294>)
 8006cb6:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d01a      	beq.n	8006cf4 <buildDataFrame+0xe8>
		LMIC.frame[end + 0] = MCMD_DN2P_ANS;
 8006cbe:	4a78      	ldr	r2, [pc, #480]	@ (8006ea0 <buildDataFrame+0x294>)
 8006cc0:	68bb      	ldr	r3, [r7, #8]
 8006cc2:	4413      	add	r3, r2
 8006cc4:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 8006cc8:	2205      	movs	r2, #5
 8006cca:	701a      	strb	r2, [r3, #0]
		LMIC.frame[end + 1] = LMIC.dn2Ans & ~MCMD_DN2P_ANS_RFU;
 8006ccc:	4b74      	ldr	r3, [pc, #464]	@ (8006ea0 <buildDataFrame+0x294>)
 8006cce:	f893 2130 	ldrb.w	r2, [r3, #304]	@ 0x130
 8006cd2:	68bb      	ldr	r3, [r7, #8]
 8006cd4:	3301      	adds	r3, #1
 8006cd6:	f002 0203 	and.w	r2, r2, #3
 8006cda:	b2d1      	uxtb	r1, r2
 8006cdc:	4a70      	ldr	r2, [pc, #448]	@ (8006ea0 <buildDataFrame+0x294>)
 8006cde:	4413      	add	r3, r2
 8006ce0:	460a      	mov	r2, r1
 8006ce2:	f883 2148 	strb.w	r2, [r3, #328]	@ 0x148
		end += 2;
 8006ce6:	68bb      	ldr	r3, [r7, #8]
 8006ce8:	3302      	adds	r3, #2
 8006cea:	60bb      	str	r3, [r7, #8]
		LMIC.dn2Ans = 0;
 8006cec:	4b6c      	ldr	r3, [pc, #432]	@ (8006ea0 <buildDataFrame+0x294>)
 8006cee:	2200      	movs	r2, #0
 8006cf0:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
	}
	if (LMIC.devsAns) {  // answer to device status
 8006cf4:	4b6a      	ldr	r3, [pc, #424]	@ (8006ea0 <buildDataFrame+0x294>)
 8006cf6:	f893 3126 	ldrb.w	r3, [r3, #294]	@ 0x126
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d021      	beq.n	8006d42 <buildDataFrame+0x136>
		LMIC.frame[end + 0] = MCMD_DEVS_ANS;
 8006cfe:	4a68      	ldr	r2, [pc, #416]	@ (8006ea0 <buildDataFrame+0x294>)
 8006d00:	68bb      	ldr	r3, [r7, #8]
 8006d02:	4413      	add	r3, r2
 8006d04:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 8006d08:	2206      	movs	r2, #6
 8006d0a:	701a      	strb	r2, [r3, #0]
		LMIC.frame[end + 1] = os_getBattLevel();
 8006d0c:	68bb      	ldr	r3, [r7, #8]
 8006d0e:	1c5c      	adds	r4, r3, #1
 8006d10:	f7fe f869 	bl	8004de6 <os_getBattLevel>
 8006d14:	4603      	mov	r3, r0
 8006d16:	461a      	mov	r2, r3
 8006d18:	4b61      	ldr	r3, [pc, #388]	@ (8006ea0 <buildDataFrame+0x294>)
 8006d1a:	4423      	add	r3, r4
 8006d1c:	f883 2148 	strb.w	r2, [r3, #328]	@ 0x148
		LMIC.frame[end + 2] = LMIC.margin;
 8006d20:	68bb      	ldr	r3, [r7, #8]
 8006d22:	3302      	adds	r3, #2
 8006d24:	4a5e      	ldr	r2, [pc, #376]	@ (8006ea0 <buildDataFrame+0x294>)
 8006d26:	f892 1124 	ldrb.w	r1, [r2, #292]	@ 0x124
 8006d2a:	4a5d      	ldr	r2, [pc, #372]	@ (8006ea0 <buildDataFrame+0x294>)
 8006d2c:	4413      	add	r3, r2
 8006d2e:	460a      	mov	r2, r1
 8006d30:	f883 2148 	strb.w	r2, [r3, #328]	@ 0x148
		end += 3;
 8006d34:	68bb      	ldr	r3, [r7, #8]
 8006d36:	3303      	adds	r3, #3
 8006d38:	60bb      	str	r3, [r7, #8]
		LMIC.devsAns = 0;
 8006d3a:	4b59      	ldr	r3, [pc, #356]	@ (8006ea0 <buildDataFrame+0x294>)
 8006d3c:	2200      	movs	r2, #0
 8006d3e:	f883 2126 	strb.w	r2, [r3, #294]	@ 0x126
	}
	if (LMIC.ladrAns) {  // answer to ADR change
 8006d42:	4b57      	ldr	r3, [pc, #348]	@ (8006ea0 <buildDataFrame+0x294>)
 8006d44:	f893 3125 	ldrb.w	r3, [r3, #293]	@ 0x125
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d01a      	beq.n	8006d82 <buildDataFrame+0x176>
		LMIC.frame[end + 0] = MCMD_LADR_ANS;
 8006d4c:	4a54      	ldr	r2, [pc, #336]	@ (8006ea0 <buildDataFrame+0x294>)
 8006d4e:	68bb      	ldr	r3, [r7, #8]
 8006d50:	4413      	add	r3, r2
 8006d52:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 8006d56:	2203      	movs	r2, #3
 8006d58:	701a      	strb	r2, [r3, #0]
		LMIC.frame[end + 1] = LMIC.ladrAns & ~MCMD_LADR_ANS_RFU;
 8006d5a:	4b51      	ldr	r3, [pc, #324]	@ (8006ea0 <buildDataFrame+0x294>)
 8006d5c:	f893 2125 	ldrb.w	r2, [r3, #293]	@ 0x125
 8006d60:	68bb      	ldr	r3, [r7, #8]
 8006d62:	3301      	adds	r3, #1
 8006d64:	f002 0207 	and.w	r2, r2, #7
 8006d68:	b2d1      	uxtb	r1, r2
 8006d6a:	4a4d      	ldr	r2, [pc, #308]	@ (8006ea0 <buildDataFrame+0x294>)
 8006d6c:	4413      	add	r3, r2
 8006d6e:	460a      	mov	r2, r1
 8006d70:	f883 2148 	strb.w	r2, [r3, #328]	@ 0x148
		end += 2;
 8006d74:	68bb      	ldr	r3, [r7, #8]
 8006d76:	3302      	adds	r3, #2
 8006d78:	60bb      	str	r3, [r7, #8]
		LMIC.ladrAns = 0;
 8006d7a:	4b49      	ldr	r3, [pc, #292]	@ (8006ea0 <buildDataFrame+0x294>)
 8006d7c:	2200      	movs	r2, #0
 8006d7e:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
	}
	if (LMIC.bcninfoTries > 0) {
 8006d82:	4b47      	ldr	r3, [pc, #284]	@ (8006ea0 <buildDataFrame+0x294>)
 8006d84:	f893 3132 	ldrb.w	r3, [r3, #306]	@ 0x132
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d009      	beq.n	8006da0 <buildDataFrame+0x194>
		LMIC.frame[end] = MCMD_BCNI_REQ;
 8006d8c:	4a44      	ldr	r2, [pc, #272]	@ (8006ea0 <buildDataFrame+0x294>)
 8006d8e:	68bb      	ldr	r3, [r7, #8]
 8006d90:	4413      	add	r3, r2
 8006d92:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 8006d96:	2212      	movs	r2, #18
 8006d98:	701a      	strb	r2, [r3, #0]
		end += 1;
 8006d9a:	68bb      	ldr	r3, [r7, #8]
 8006d9c:	3301      	adds	r3, #1
 8006d9e:	60bb      	str	r3, [r7, #8]
	}
	if (LMIC.adrChanged) {
 8006da0:	4b3f      	ldr	r3, [pc, #252]	@ (8006ea0 <buildDataFrame+0x294>)
 8006da2:	f893 3122 	ldrb.w	r3, [r3, #290]	@ 0x122
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d00c      	beq.n	8006dc4 <buildDataFrame+0x1b8>
		if (LMIC.adrAckReq < 0)
 8006daa:	4b3d      	ldr	r3, [pc, #244]	@ (8006ea0 <buildDataFrame+0x294>)
 8006dac:	f993 3121 	ldrsb.w	r3, [r3, #289]	@ 0x121
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	da03      	bge.n	8006dbc <buildDataFrame+0x1b0>
			LMIC.adrAckReq = 0;
 8006db4:	4b3a      	ldr	r3, [pc, #232]	@ (8006ea0 <buildDataFrame+0x294>)
 8006db6:	2200      	movs	r2, #0
 8006db8:	f883 2121 	strb.w	r2, [r3, #289]	@ 0x121
		LMIC.adrChanged = 0;
 8006dbc:	4b38      	ldr	r3, [pc, #224]	@ (8006ea0 <buildDataFrame+0x294>)
 8006dbe:	2200      	movs	r2, #0
 8006dc0:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
	}
	if (LMIC.pingSetAns != 0) {
 8006dc4:	4b36      	ldr	r3, [pc, #216]	@ (8006ea0 <buildDataFrame+0x294>)
 8006dc6:	f893 3133 	ldrb.w	r3, [r3, #307]	@ 0x133
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d01a      	beq.n	8006e04 <buildDataFrame+0x1f8>
		LMIC.frame[end + 0] = MCMD_PING_ANS;
 8006dce:	4a34      	ldr	r2, [pc, #208]	@ (8006ea0 <buildDataFrame+0x294>)
 8006dd0:	68bb      	ldr	r3, [r7, #8]
 8006dd2:	4413      	add	r3, r2
 8006dd4:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 8006dd8:	2211      	movs	r2, #17
 8006dda:	701a      	strb	r2, [r3, #0]
		LMIC.frame[end + 1] = LMIC.pingSetAns & ~MCMD_PING_ANS_RFU;
 8006ddc:	4b30      	ldr	r3, [pc, #192]	@ (8006ea0 <buildDataFrame+0x294>)
 8006dde:	f893 2133 	ldrb.w	r2, [r3, #307]	@ 0x133
 8006de2:	68bb      	ldr	r3, [r7, #8]
 8006de4:	3301      	adds	r3, #1
 8006de6:	f002 0201 	and.w	r2, r2, #1
 8006dea:	b2d1      	uxtb	r1, r2
 8006dec:	4a2c      	ldr	r2, [pc, #176]	@ (8006ea0 <buildDataFrame+0x294>)
 8006dee:	4413      	add	r3, r2
 8006df0:	460a      	mov	r2, r1
 8006df2:	f883 2148 	strb.w	r2, [r3, #328]	@ 0x148
		end += 2;
 8006df6:	68bb      	ldr	r3, [r7, #8]
 8006df8:	3302      	adds	r3, #2
 8006dfa:	60bb      	str	r3, [r7, #8]
		LMIC.pingSetAns = 0;
 8006dfc:	4b28      	ldr	r3, [pc, #160]	@ (8006ea0 <buildDataFrame+0x294>)
 8006dfe:	2200      	movs	r2, #0
 8006e00:	f883 2133 	strb.w	r2, [r3, #307]	@ 0x133
	}
	if (LMIC.snchAns) {
 8006e04:	4b26      	ldr	r3, [pc, #152]	@ (8006ea0 <buildDataFrame+0x294>)
 8006e06:	f893 312a 	ldrb.w	r3, [r3, #298]	@ 0x12a
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d01a      	beq.n	8006e44 <buildDataFrame+0x238>
		LMIC.frame[end + 0] = MCMD_SNCH_ANS;
 8006e0e:	4a24      	ldr	r2, [pc, #144]	@ (8006ea0 <buildDataFrame+0x294>)
 8006e10:	68bb      	ldr	r3, [r7, #8]
 8006e12:	4413      	add	r3, r2
 8006e14:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 8006e18:	2207      	movs	r2, #7
 8006e1a:	701a      	strb	r2, [r3, #0]
		LMIC.frame[end + 1] = LMIC.snchAns & ~MCMD_SNCH_ANS_RFU;
 8006e1c:	4b20      	ldr	r3, [pc, #128]	@ (8006ea0 <buildDataFrame+0x294>)
 8006e1e:	f893 212a 	ldrb.w	r2, [r3, #298]	@ 0x12a
 8006e22:	68bb      	ldr	r3, [r7, #8]
 8006e24:	3301      	adds	r3, #1
 8006e26:	f002 0203 	and.w	r2, r2, #3
 8006e2a:	b2d1      	uxtb	r1, r2
 8006e2c:	4a1c      	ldr	r2, [pc, #112]	@ (8006ea0 <buildDataFrame+0x294>)
 8006e2e:	4413      	add	r3, r2
 8006e30:	460a      	mov	r2, r1
 8006e32:	f883 2148 	strb.w	r2, [r3, #328]	@ 0x148
		end += 2;
 8006e36:	68bb      	ldr	r3, [r7, #8]
 8006e38:	3302      	adds	r3, #2
 8006e3a:	60bb      	str	r3, [r7, #8]
		LMIC.snchAns = 0;
 8006e3c:	4b18      	ldr	r3, [pc, #96]	@ (8006ea0 <buildDataFrame+0x294>)
 8006e3e:	2200      	movs	r2, #0
 8006e40:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
	}
	ASSERT(end <= OFF_DAT_OPTS + 16);
 8006e44:	68bb      	ldr	r3, [r7, #8]
 8006e46:	2b18      	cmp	r3, #24
 8006e48:	dd01      	ble.n	8006e4e <buildDataFrame+0x242>
 8006e4a:	f7fd fd7d 	bl	8004948 <hal_failed>

	u1_t flen = end + (txdata ? 5 + dlen : 4);
 8006e4e:	7bfb      	ldrb	r3, [r7, #15]
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d003      	beq.n	8006e5c <buildDataFrame+0x250>
 8006e54:	79bb      	ldrb	r3, [r7, #6]
 8006e56:	3305      	adds	r3, #5
 8006e58:	b2db      	uxtb	r3, r3
 8006e5a:	e000      	b.n	8006e5e <buildDataFrame+0x252>
 8006e5c:	2304      	movs	r3, #4
 8006e5e:	68ba      	ldr	r2, [r7, #8]
 8006e60:	b2d2      	uxtb	r2, r2
 8006e62:	4413      	add	r3, r2
 8006e64:	71fb      	strb	r3, [r7, #7]
	if (flen > MAX_LEN_FRAME) {
 8006e66:	79fb      	ldrb	r3, [r7, #7]
 8006e68:	2b40      	cmp	r3, #64	@ 0x40
 8006e6a:	d905      	bls.n	8006e78 <buildDataFrame+0x26c>
		// Options and payload too big - delay payload
		txdata = 0;
 8006e6c:	2300      	movs	r3, #0
 8006e6e:	73fb      	strb	r3, [r7, #15]
		flen = end + 4;
 8006e70:	68bb      	ldr	r3, [r7, #8]
 8006e72:	b2db      	uxtb	r3, r3
 8006e74:	3304      	adds	r3, #4
 8006e76:	71fb      	strb	r3, [r7, #7]
	}
	LMIC.frame[OFF_DAT_HDR] = HDR_FTYPE_DAUP | HDR_MAJOR_V1;
 8006e78:	4b09      	ldr	r3, [pc, #36]	@ (8006ea0 <buildDataFrame+0x294>)
 8006e7a:	2240      	movs	r2, #64	@ 0x40
 8006e7c:	f883 2148 	strb.w	r2, [r3, #328]	@ 0x148
	LMIC.frame[OFF_DAT_FCT] = (LMIC.dnConf | LMIC.adrEnabled
 8006e80:	4b07      	ldr	r3, [pc, #28]	@ (8006ea0 <buildDataFrame+0x294>)
 8006e82:	f893 2120 	ldrb.w	r2, [r3, #288]	@ 0x120
 8006e86:	4b06      	ldr	r3, [pc, #24]	@ (8006ea0 <buildDataFrame+0x294>)
 8006e88:	f893 3127 	ldrb.w	r3, [r3, #295]	@ 0x127
			| (LMIC.adrAckReq >= 0 ? FCT_ADRARQ : 0) | (end - OFF_DAT_OPTS));
 8006e8c:	4313      	orrs	r3, r2
 8006e8e:	b2db      	uxtb	r3, r3
 8006e90:	b25b      	sxtb	r3, r3
 8006e92:	4a03      	ldr	r2, [pc, #12]	@ (8006ea0 <buildDataFrame+0x294>)
 8006e94:	f992 2121 	ldrsb.w	r2, [r2, #289]	@ 0x121
 8006e98:	2a00      	cmp	r2, #0
 8006e9a:	db03      	blt.n	8006ea4 <buildDataFrame+0x298>
 8006e9c:	2240      	movs	r2, #64	@ 0x40
 8006e9e:	e002      	b.n	8006ea6 <buildDataFrame+0x29a>
 8006ea0:	2000033c 	.word	0x2000033c
 8006ea4:	2200      	movs	r2, #0
 8006ea6:	4313      	orrs	r3, r2
 8006ea8:	b25a      	sxtb	r2, r3
 8006eaa:	68bb      	ldr	r3, [r7, #8]
 8006eac:	b2db      	uxtb	r3, r3
 8006eae:	3b08      	subs	r3, #8
 8006eb0:	b2db      	uxtb	r3, r3
 8006eb2:	b25b      	sxtb	r3, r3
 8006eb4:	4313      	orrs	r3, r2
 8006eb6:	b25b      	sxtb	r3, r3
 8006eb8:	b2da      	uxtb	r2, r3
	LMIC.frame[OFF_DAT_FCT] = (LMIC.dnConf | LMIC.adrEnabled
 8006eba:	4b40      	ldr	r3, [pc, #256]	@ (8006fbc <buildDataFrame+0x3b0>)
 8006ebc:	f883 214d 	strb.w	r2, [r3, #333]	@ 0x14d
	os_wlsbf4(LMIC.frame + OFF_DAT_ADDR, LMIC.devaddr);
 8006ec0:	4a3f      	ldr	r2, [pc, #252]	@ (8006fc0 <buildDataFrame+0x3b4>)
 8006ec2:	4b3e      	ldr	r3, [pc, #248]	@ (8006fbc <buildDataFrame+0x3b0>)
 8006ec4:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8006ec8:	4619      	mov	r1, r3
 8006eca:	4610      	mov	r0, r2
 8006ecc:	f7fd ff49 	bl	8004d62 <os_wlsbf4>

	if (LMIC.txCnt == 0) {
 8006ed0:	4b3a      	ldr	r3, [pc, #232]	@ (8006fbc <buildDataFrame+0x3b0>)
 8006ed2:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d106      	bne.n	8006ee8 <buildDataFrame+0x2dc>
		LMIC.seqnoUp += 1;
 8006eda:	4b38      	ldr	r3, [pc, #224]	@ (8006fbc <buildDataFrame+0x3b0>)
 8006edc:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
 8006ee0:	3301      	adds	r3, #1
 8006ee2:	4a36      	ldr	r2, [pc, #216]	@ (8006fbc <buildDataFrame+0x3b0>)
 8006ee4:	f8c2 311c 	str.w	r3, [r2, #284]	@ 0x11c
						e_.info = LMIC.seqnoUp-1,
						e_.info2 = ((LMIC.txCnt+1) |
								(DRADJUST[LMIC.txCnt+1] << 8) |
								((LMIC.datarate|DR_PAGE)<<16))));
	}
	os_wlsbf2(LMIC.frame + OFF_DAT_SEQNO, LMIC.seqnoUp - 1);
 8006ee8:	4a36      	ldr	r2, [pc, #216]	@ (8006fc4 <buildDataFrame+0x3b8>)
 8006eea:	4b34      	ldr	r3, [pc, #208]	@ (8006fbc <buildDataFrame+0x3b0>)
 8006eec:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
 8006ef0:	b29b      	uxth	r3, r3
 8006ef2:	3b01      	subs	r3, #1
 8006ef4:	b29b      	uxth	r3, r3
 8006ef6:	4619      	mov	r1, r3
 8006ef8:	4610      	mov	r0, r2
 8006efa:	f7fd ff1b 	bl	8004d34 <os_wlsbf2>

	// Clear pending DN confirmation
	LMIC.dnConf = 0;
 8006efe:	4b2f      	ldr	r3, [pc, #188]	@ (8006fbc <buildDataFrame+0x3b0>)
 8006f00:	2200      	movs	r2, #0
 8006f02:	f883 2120 	strb.w	r2, [r3, #288]	@ 0x120

	if (txdata) {
 8006f06:	7bfb      	ldrb	r3, [r7, #15]
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d03e      	beq.n	8006f8a <buildDataFrame+0x37e>
		if (LMIC.pendTxConf) {
 8006f0c:	4b2b      	ldr	r3, [pc, #172]	@ (8006fbc <buildDataFrame+0x3b0>)
 8006f0e:	f893 30bb 	ldrb.w	r3, [r3, #187]	@ 0xbb
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d00c      	beq.n	8006f30 <buildDataFrame+0x324>
			// Confirmed only makes sense if we have a payload (or at least a port)
			LMIC.frame[OFF_DAT_HDR] = HDR_FTYPE_DCUP | HDR_MAJOR_V1;
 8006f16:	4b29      	ldr	r3, [pc, #164]	@ (8006fbc <buildDataFrame+0x3b0>)
 8006f18:	2280      	movs	r2, #128	@ 0x80
 8006f1a:	f883 2148 	strb.w	r2, [r3, #328]	@ 0x148
			if (LMIC.txCnt == 0)
 8006f1e:	4b27      	ldr	r3, [pc, #156]	@ (8006fbc <buildDataFrame+0x3b0>)
 8006f20:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d103      	bne.n	8006f30 <buildDataFrame+0x324>
				LMIC.txCnt = 1;
 8006f28:	4b24      	ldr	r3, [pc, #144]	@ (8006fbc <buildDataFrame+0x3b0>)
 8006f2a:	2201      	movs	r2, #1
 8006f2c:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
		}
		LMIC.frame[end] = LMIC.pendTxPort;
 8006f30:	4b22      	ldr	r3, [pc, #136]	@ (8006fbc <buildDataFrame+0x3b0>)
 8006f32:	f893 10ba 	ldrb.w	r1, [r3, #186]	@ 0xba
 8006f36:	4a21      	ldr	r2, [pc, #132]	@ (8006fbc <buildDataFrame+0x3b0>)
 8006f38:	68bb      	ldr	r3, [r7, #8]
 8006f3a:	4413      	add	r3, r2
 8006f3c:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 8006f40:	460a      	mov	r2, r1
 8006f42:	701a      	strb	r2, [r3, #0]
		os_copyMem(LMIC.frame + end + 1, LMIC.pendTxData, dlen);
 8006f44:	68bb      	ldr	r3, [r7, #8]
 8006f46:	3301      	adds	r3, #1
 8006f48:	4a1f      	ldr	r2, [pc, #124]	@ (8006fc8 <buildDataFrame+0x3bc>)
 8006f4a:	4413      	add	r3, r2
 8006f4c:	79ba      	ldrb	r2, [r7, #6]
 8006f4e:	491f      	ldr	r1, [pc, #124]	@ (8006fcc <buildDataFrame+0x3c0>)
 8006f50:	4618      	mov	r0, r3
 8006f52:	f007 feba 	bl	800ecca <memcpy>
		aes_cipher(LMIC.pendTxPort == 0 ? LMIC.nwkKey : LMIC.artKey,
 8006f56:	4b19      	ldr	r3, [pc, #100]	@ (8006fbc <buildDataFrame+0x3b0>)
 8006f58:	f893 30ba 	ldrb.w	r3, [r3, #186]	@ 0xba
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d101      	bne.n	8006f64 <buildDataFrame+0x358>
 8006f60:	481b      	ldr	r0, [pc, #108]	@ (8006fd0 <buildDataFrame+0x3c4>)
 8006f62:	e000      	b.n	8006f66 <buildDataFrame+0x35a>
 8006f64:	481b      	ldr	r0, [pc, #108]	@ (8006fd4 <buildDataFrame+0x3c8>)
 8006f66:	4b15      	ldr	r3, [pc, #84]	@ (8006fbc <buildDataFrame+0x3b0>)
 8006f68:	f8d3 1114 	ldr.w	r1, [r3, #276]	@ 0x114
				LMIC.devaddr, LMIC.seqnoUp - 1,
 8006f6c:	4b13      	ldr	r3, [pc, #76]	@ (8006fbc <buildDataFrame+0x3b0>)
 8006f6e:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
		aes_cipher(LMIC.pendTxPort == 0 ? LMIC.nwkKey : LMIC.artKey,
 8006f72:	1e5c      	subs	r4, r3, #1
				/*up*/0, LMIC.frame + end + 1, dlen);
 8006f74:	68bb      	ldr	r3, [r7, #8]
 8006f76:	3301      	adds	r3, #1
		aes_cipher(LMIC.pendTxPort == 0 ? LMIC.nwkKey : LMIC.artKey,
 8006f78:	4a13      	ldr	r2, [pc, #76]	@ (8006fc8 <buildDataFrame+0x3bc>)
 8006f7a:	4413      	add	r3, r2
 8006f7c:	79ba      	ldrb	r2, [r7, #6]
 8006f7e:	9201      	str	r2, [sp, #4]
 8006f80:	9300      	str	r3, [sp, #0]
 8006f82:	2300      	movs	r3, #0
 8006f84:	4622      	mov	r2, r4
 8006f86:	f7fe f853 	bl	8005030 <aes_cipher>
	}
	aes_appendMic(LMIC.nwkKey, LMIC.devaddr, LMIC.seqnoUp - 1, /*up*/0,
 8006f8a:	4b0c      	ldr	r3, [pc, #48]	@ (8006fbc <buildDataFrame+0x3b0>)
 8006f8c:	f8d3 1114 	ldr.w	r1, [r3, #276]	@ 0x114
 8006f90:	4b0a      	ldr	r3, [pc, #40]	@ (8006fbc <buildDataFrame+0x3b0>)
 8006f92:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
 8006f96:	1e5a      	subs	r2, r3, #1
 8006f98:	79fb      	ldrb	r3, [r7, #7]
 8006f9a:	3b04      	subs	r3, #4
 8006f9c:	9301      	str	r3, [sp, #4]
 8006f9e:	4b0a      	ldr	r3, [pc, #40]	@ (8006fc8 <buildDataFrame+0x3bc>)
 8006fa0:	9300      	str	r3, [sp, #0]
 8006fa2:	2300      	movs	r3, #0
 8006fa4:	480a      	ldr	r0, [pc, #40]	@ (8006fd0 <buildDataFrame+0x3c4>)
 8006fa6:	f7fd ffc5 	bl	8004f34 <aes_appendMic>
					e_.fct = LMIC.frame[LORA::OFF_DAT_FCT],
					e_.port = LMIC.pendTxPort,
					e_.plen = txdata ? dlen : 0,
					e_.opts.length = end-LORA::OFF_DAT_OPTS,
					memcpy(&e_.opts[0], LMIC.frame+LORA::OFF_DAT_OPTS, end-LORA::OFF_DAT_OPTS)));
	LMIC.dataLen = flen;
 8006faa:	4a04      	ldr	r2, [pc, #16]	@ (8006fbc <buildDataFrame+0x3b0>)
 8006fac:	79fb      	ldrb	r3, [r7, #7]
 8006fae:	f882 3147 	strb.w	r3, [r2, #327]	@ 0x147
}
 8006fb2:	bf00      	nop
 8006fb4:	3714      	adds	r7, #20
 8006fb6:	46bd      	mov	sp, r7
 8006fb8:	bd90      	pop	{r4, r7, pc}
 8006fba:	bf00      	nop
 8006fbc:	2000033c 	.word	0x2000033c
 8006fc0:	20000485 	.word	0x20000485
 8006fc4:	2000048a 	.word	0x2000048a
 8006fc8:	20000484 	.word	0x20000484
 8006fcc:	200003f9 	.word	0x200003f9
 8006fd0:	20000430 	.word	0x20000430
 8006fd4:	20000440 	.word	0x20000440

08006fd8 <onBcnRx>:

// Callback from HAL during scan mode or when job timer expires.
static void onBcnRx(xref2osjob_t job)
{
 8006fd8:	b580      	push	{r7, lr}
 8006fda:	b082      	sub	sp, #8
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	6078      	str	r0, [r7, #4]
	// If we arrive via job timer make sure to put radio to rest.
	os_radio(RADIO_RST);
 8006fe0:	2000      	movs	r0, #0
 8006fe2:	f001 fea5 	bl	8008d30 <os_radio>
	os_clearCallback(&LMIC.osjob);
 8006fe6:	4823      	ldr	r0, [pc, #140]	@ (8007074 <onBcnRx+0x9c>)
 8006fe8:	f001 f8a2 	bl	8008130 <os_clearCallback>
	if (LMIC.dataLen == 0) {
 8006fec:	4b22      	ldr	r3, [pc, #136]	@ (8007078 <onBcnRx+0xa0>)
 8006fee:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d10c      	bne.n	8007010 <onBcnRx+0x38>
		// Nothing received - timeout
		LMIC.opmode &= ~(OP_SCAN | OP_TRACK);
 8006ff6:	4b20      	ldr	r3, [pc, #128]	@ (8007078 <onBcnRx+0xa0>)
 8006ff8:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8006ffc:	f023 0303 	bic.w	r3, r3, #3
 8007000:	b29a      	uxth	r2, r3
 8007002:	4b1d      	ldr	r3, [pc, #116]	@ (8007078 <onBcnRx+0xa0>)
 8007004:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
		reportEvent(EV_SCAN_TIMEOUT);
 8007008:	2001      	movs	r0, #1
 800700a:	f7fe fead 	bl	8005d68 <reportEvent>
		return;
 800700e:	e02d      	b.n	800706c <onBcnRx+0x94>
	}
	if (decodeBeacon() <= 0) {
 8007010:	f7fe ff2e 	bl	8005e70 <decodeBeacon>
 8007014:	4603      	mov	r3, r0
 8007016:	2b00      	cmp	r3, #0
 8007018:	dc0f      	bgt.n	800703a <onBcnRx+0x62>
		// Something is wrong with the beacon - continue scan
		LMIC.dataLen = 0;
 800701a:	4b17      	ldr	r3, [pc, #92]	@ (8007078 <onBcnRx+0xa0>)
 800701c:	2200      	movs	r2, #0
 800701e:	f883 2147 	strb.w	r2, [r3, #327]	@ 0x147
		os_radio(RADIO_RXON);
 8007022:	2003      	movs	r0, #3
 8007024:	f001 fe84 	bl	8008d30 <os_radio>
		os_setTimedCallback(&LMIC.osjob, LMIC.bcninfo.txtime,
 8007028:	4b13      	ldr	r3, [pc, #76]	@ (8007078 <onBcnRx+0xa0>)
 800702a:	f8d3 3190 	ldr.w	r3, [r3, #400]	@ 0x190
 800702e:	4a13      	ldr	r2, [pc, #76]	@ (800707c <onBcnRx+0xa4>)
 8007030:	4619      	mov	r1, r3
 8007032:	4810      	ldr	r0, [pc, #64]	@ (8007074 <onBcnRx+0x9c>)
 8007034:	f001 f8c0 	bl	80081b8 <os_setTimedCallback>
				FUNC_ADDR(onBcnRx));
		return;
 8007038:	e018      	b.n	800706c <onBcnRx+0x94>
	}
	// Found our 1st beacon
	// We don't have a previous beacon to calc some drift - assume
	// an max error of 13ms = 128sec*100ppm which is roughly +/-100ppm
	calcBcnRxWindowFromMillis(13, 1);
 800703a:	2101      	movs	r1, #1
 800703c:	200d      	movs	r0, #13
 800703e:	f7fe f983 	bl	8005348 <calcBcnRxWindowFromMillis>
	LMIC.opmode &= ~OP_SCAN;          // turn SCAN off
 8007042:	4b0d      	ldr	r3, [pc, #52]	@ (8007078 <onBcnRx+0xa0>)
 8007044:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8007048:	f023 0301 	bic.w	r3, r3, #1
 800704c:	b29a      	uxth	r2, r3
 800704e:	4b0a      	ldr	r3, [pc, #40]	@ (8007078 <onBcnRx+0xa0>)
 8007050:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
	LMIC.opmode |= OP_TRACK;         // auto enable tracking
 8007054:	4b08      	ldr	r3, [pc, #32]	@ (8007078 <onBcnRx+0xa0>)
 8007056:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 800705a:	f043 0302 	orr.w	r3, r3, #2
 800705e:	b29a      	uxth	r2, r3
 8007060:	4b05      	ldr	r3, [pc, #20]	@ (8007078 <onBcnRx+0xa0>)
 8007062:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
	reportEvent(EV_BEACON_FOUND);    // can be disabled in callback
 8007066:	2002      	movs	r0, #2
 8007068:	f7fe fe7e 	bl	8005d68 <reportEvent>
}
 800706c:	3708      	adds	r7, #8
 800706e:	46bd      	mov	sp, r7
 8007070:	bd80      	pop	{r7, pc}
 8007072:	bf00      	nop
 8007074:	20000350 	.word	0x20000350
 8007078:	2000033c 	.word	0x2000033c
 800707c:	08006fd9 	.word	0x08006fd9

08007080 <startScan>:
// netid defines when scan stops (any or specific beacon)
// This mode ends with events: EV_SCAN_TIMEOUT/EV_SCAN_BEACON
// Implicitely cancels any pending TX/RX transaction.
// Also cancels an onpoing joining procedure.
static void startScan(void)
{
 8007080:	b580      	push	{r7, lr}
 8007082:	af00      	add	r7, sp, #0
	ASSERT(LMIC.devaddr != 0 && (LMIC.opmode & OP_JOINING) == 0);
 8007084:	4b27      	ldr	r3, [pc, #156]	@ (8007124 <startScan+0xa4>)
 8007086:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800708a:	2b00      	cmp	r3, #0
 800708c:	d006      	beq.n	800709c <startScan+0x1c>
 800708e:	4b25      	ldr	r3, [pc, #148]	@ (8007124 <startScan+0xa4>)
 8007090:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8007094:	f003 0304 	and.w	r3, r3, #4
 8007098:	2b00      	cmp	r3, #0
 800709a:	d001      	beq.n	80070a0 <startScan+0x20>
 800709c:	f7fd fc54 	bl	8004948 <hal_failed>
	if ((LMIC.opmode & OP_SHUTDOWN) != 0)
 80070a0:	4b20      	ldr	r3, [pc, #128]	@ (8007124 <startScan+0xa4>)
 80070a2:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 80070a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d137      	bne.n	800711e <startScan+0x9e>
		return;
	// Cancel onging TX/RX transaction
	LMIC.txCnt = LMIC.dnConf = LMIC.bcninfo.flags = 0;
 80070ae:	4b1d      	ldr	r3, [pc, #116]	@ (8007124 <startScan+0xa4>)
 80070b0:	2200      	movs	r2, #0
 80070b2:	f883 2196 	strb.w	r2, [r3, #406]	@ 0x196
 80070b6:	4b1b      	ldr	r3, [pc, #108]	@ (8007124 <startScan+0xa4>)
 80070b8:	f893 2196 	ldrb.w	r2, [r3, #406]	@ 0x196
 80070bc:	4b19      	ldr	r3, [pc, #100]	@ (8007124 <startScan+0xa4>)
 80070be:	f883 2120 	strb.w	r2, [r3, #288]	@ 0x120
 80070c2:	4b18      	ldr	r3, [pc, #96]	@ (8007124 <startScan+0xa4>)
 80070c4:	f893 2120 	ldrb.w	r2, [r3, #288]	@ 0x120
 80070c8:	4b16      	ldr	r3, [pc, #88]	@ (8007124 <startScan+0xa4>)
 80070ca:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
	LMIC.opmode = (LMIC.opmode | OP_SCAN) & ~(OP_TXRXPEND);
 80070ce:	4b15      	ldr	r3, [pc, #84]	@ (8007124 <startScan+0xa4>)
 80070d0:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 80070d4:	f043 0301 	orr.w	r3, r3, #1
 80070d8:	b29b      	uxth	r3, r3
 80070da:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80070de:	b29a      	uxth	r2, r3
 80070e0:	4b10      	ldr	r3, [pc, #64]	@ (8007124 <startScan+0xa4>)
 80070e2:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
	setBcnRxParams();
 80070e6:	f7fe fd71 	bl	8005bcc <setBcnRxParams>
	LMIC.rxtime = LMIC.bcninfo.txtime =
			os_getTime() + sec2osticks(BCN_INTV_sec + 1);
 80070ea:	f000 fffb 	bl	80080e4 <os_getTime>
 80070ee:	4603      	mov	r3, r0
 80070f0:	f503 137b 	add.w	r3, r3, #4112384	@ 0x3ec000
 80070f4:	f503 5374 	add.w	r3, r3, #15616	@ 0x3d00
	LMIC.rxtime = LMIC.bcninfo.txtime =
 80070f8:	4a0a      	ldr	r2, [pc, #40]	@ (8007124 <startScan+0xa4>)
 80070fa:	f8c2 3190 	str.w	r3, [r2, #400]	@ 0x190
 80070fe:	4b09      	ldr	r3, [pc, #36]	@ (8007124 <startScan+0xa4>)
 8007100:	f8d3 3190 	ldr.w	r3, [r3, #400]	@ 0x190
 8007104:	4a07      	ldr	r2, [pc, #28]	@ (8007124 <startScan+0xa4>)
 8007106:	6053      	str	r3, [r2, #4]
	os_setTimedCallback(&LMIC.osjob, LMIC.rxtime, FUNC_ADDR(onBcnRx));
 8007108:	4b06      	ldr	r3, [pc, #24]	@ (8007124 <startScan+0xa4>)
 800710a:	685b      	ldr	r3, [r3, #4]
 800710c:	4a06      	ldr	r2, [pc, #24]	@ (8007128 <startScan+0xa8>)
 800710e:	4619      	mov	r1, r3
 8007110:	4806      	ldr	r0, [pc, #24]	@ (800712c <startScan+0xac>)
 8007112:	f001 f851 	bl	80081b8 <os_setTimedCallback>
	os_radio(RADIO_RXON);
 8007116:	2003      	movs	r0, #3
 8007118:	f001 fe0a 	bl	8008d30 <os_radio>
 800711c:	e000      	b.n	8007120 <startScan+0xa0>
		return;
 800711e:	bf00      	nop
}
 8007120:	bd80      	pop	{r7, pc}
 8007122:	bf00      	nop
 8007124:	2000033c 	.word	0x2000033c
 8007128:	08006fd9 	.word	0x08006fd9
 800712c:	20000350 	.word	0x20000350

08007130 <buildJoinRequest>:
// Join stuff
//
// ================================================================================

static void buildJoinRequest(u1_t ftype)
{
 8007130:	b580      	push	{r7, lr}
 8007132:	b084      	sub	sp, #16
 8007134:	af00      	add	r7, sp, #0
 8007136:	4603      	mov	r3, r0
 8007138:	71fb      	strb	r3, [r7, #7]
	// Do not use pendTxData since we might have a pending
	// user level frame in there. Use RX holding area instead.
	xref2u1_t d = LMIC.frame;
 800713a:	4b16      	ldr	r3, [pc, #88]	@ (8007194 <buildJoinRequest+0x64>)
 800713c:	60fb      	str	r3, [r7, #12]
	d[OFF_JR_HDR] = ftype;
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	79fa      	ldrb	r2, [r7, #7]
 8007142:	701a      	strb	r2, [r3, #0]
	os_getArtEui(d + OFF_JR_ARTEUI);
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	3301      	adds	r3, #1
 8007148:	4618      	mov	r0, r3
 800714a:	f000 fd33 	bl	8007bb4 <os_getArtEui>
	os_getDevEui(d + OFF_JR_DEVEUI);
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	3309      	adds	r3, #9
 8007152:	4618      	mov	r0, r3
 8007154:	f000 fd42 	bl	8007bdc <os_getDevEui>
	os_wlsbf2(d + OFF_JR_DEVNONCE, LMIC.devNonce);
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	3311      	adds	r3, #17
 800715c:	4a0e      	ldr	r2, [pc, #56]	@ (8007198 <buildJoinRequest+0x68>)
 800715e:	f8b2 20f2 	ldrh.w	r2, [r2, #242]	@ 0xf2
 8007162:	4611      	mov	r1, r2
 8007164:	4618      	mov	r0, r3
 8007166:	f7fd fde5 	bl	8004d34 <os_wlsbf2>
	aes_appendMic0(d, OFF_JR_MIC);
 800716a:	2113      	movs	r1, #19
 800716c:	68f8      	ldr	r0, [r7, #12]
 800716e:	f7fd ff09 	bl	8004f84 <aes_appendMic0>
					e_.oldaddr = LMIC.devaddr,
					e_.mic = Base::lsbf4(&d[LORA::OFF_JR_MIC]),
					e_.reason = ((LMIC.opmode & OP_REJOIN) != 0
							? EV::joininfo_t::REJOIN_REQUEST
							: EV::joininfo_t::REQUEST)));
	LMIC.dataLen = LEN_JR;
 8007172:	4b09      	ldr	r3, [pc, #36]	@ (8007198 <buildJoinRequest+0x68>)
 8007174:	2217      	movs	r2, #23
 8007176:	f883 2147 	strb.w	r2, [r3, #327]	@ 0x147
	LMIC.devNonce++;
 800717a:	4b07      	ldr	r3, [pc, #28]	@ (8007198 <buildJoinRequest+0x68>)
 800717c:	f8b3 30f2 	ldrh.w	r3, [r3, #242]	@ 0xf2
 8007180:	3301      	adds	r3, #1
 8007182:	b29a      	uxth	r2, r3
 8007184:	4b04      	ldr	r3, [pc, #16]	@ (8007198 <buildJoinRequest+0x68>)
 8007186:	f8a3 20f2 	strh.w	r2, [r3, #242]	@ 0xf2
	DO_DEVDB(LMIC.devNonce,devNonce);
}
 800718a:	bf00      	nop
 800718c:	3710      	adds	r7, #16
 800718e:	46bd      	mov	sp, r7
 8007190:	bd80      	pop	{r7, pc}
 8007192:	bf00      	nop
 8007194:	20000484 	.word	0x20000484
 8007198:	2000033c 	.word	0x2000033c

0800719c <startJoining>:

static void startJoining(xref2osjob_t osjob)
{
 800719c:	b580      	push	{r7, lr}
 800719e:	b082      	sub	sp, #8
 80071a0:	af00      	add	r7, sp, #0
 80071a2:	6078      	str	r0, [r7, #4]
	reportEvent(EV_JOINING);
 80071a4:	2005      	movs	r0, #5
 80071a6:	f7fe fddf 	bl	8005d68 <reportEvent>
}
 80071aa:	bf00      	nop
 80071ac:	3708      	adds	r7, #8
 80071ae:	46bd      	mov	sp, r7
 80071b0:	bd80      	pop	{r7, pc}
	...

080071b4 <LMIC_startJoining>:

// Start join procedure if not already joined.
bit_t LMIC_startJoining(void)
{
 80071b4:	b580      	push	{r7, lr}
 80071b6:	af00      	add	r7, sp, #0
	if (LMIC.devaddr == 0) {
 80071b8:	4b20      	ldr	r3, [pc, #128]	@ (800723c <LMIC_startJoining+0x88>)
 80071ba:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d138      	bne.n	8007234 <LMIC_startJoining+0x80>
		// There should be no TX/RX going on
		ASSERT((LMIC.opmode & (OP_POLL | OP_TXRXPEND)) == 0);
 80071c2:	4b1e      	ldr	r3, [pc, #120]	@ (800723c <LMIC_startJoining+0x88>)
 80071c4:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 80071c8:	f003 0390 	and.w	r3, r3, #144	@ 0x90
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d001      	beq.n	80071d4 <LMIC_startJoining+0x20>
 80071d0:	f7fd fbba 	bl	8004948 <hal_failed>
		// Lift any previous duty limitation
		LMIC.globalDutyRate = 0;
 80071d4:	4b19      	ldr	r3, [pc, #100]	@ (800723c <LMIC_startJoining+0x88>)
 80071d6:	2200      	movs	r2, #0
 80071d8:	f883 20a3 	strb.w	r2, [r3, #163]	@ 0xa3
		// Cancel scanning
		LMIC.opmode &= ~(OP_SCAN | OP_REJOIN | OP_LINKDEAD | OP_NEXTCHNL);
 80071dc:	4b17      	ldr	r3, [pc, #92]	@ (800723c <LMIC_startJoining+0x88>)
 80071de:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 80071e2:	f423 53c1 	bic.w	r3, r3, #6176	@ 0x1820
 80071e6:	f023 0301 	bic.w	r3, r3, #1
 80071ea:	b29a      	uxth	r2, r3
 80071ec:	4b13      	ldr	r3, [pc, #76]	@ (800723c <LMIC_startJoining+0x88>)
 80071ee:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
		// Setup state
		LMIC.rejoinCnt = LMIC.txCnt = LMIC.pendTxConf = 0;
 80071f2:	4b12      	ldr	r3, [pc, #72]	@ (800723c <LMIC_startJoining+0x88>)
 80071f4:	2200      	movs	r2, #0
 80071f6:	f883 20bb 	strb.w	r2, [r3, #187]	@ 0xbb
 80071fa:	4b10      	ldr	r3, [pc, #64]	@ (800723c <LMIC_startJoining+0x88>)
 80071fc:	f893 20bb 	ldrb.w	r2, [r3, #187]	@ 0xbb
 8007200:	4b0e      	ldr	r3, [pc, #56]	@ (800723c <LMIC_startJoining+0x88>)
 8007202:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
 8007206:	4b0d      	ldr	r3, [pc, #52]	@ (800723c <LMIC_startJoining+0x88>)
 8007208:	f893 2144 	ldrb.w	r2, [r3, #324]	@ 0x144
 800720c:	4b0b      	ldr	r3, [pc, #44]	@ (800723c <LMIC_startJoining+0x88>)
 800720e:	f883 20b2 	strb.w	r2, [r3, #178]	@ 0xb2
		initJoinLoop();
 8007212:	f7fe fd01 	bl	8005c18 <initJoinLoop>
		LMIC.opmode |= OP_JOINING;
 8007216:	4b09      	ldr	r3, [pc, #36]	@ (800723c <LMIC_startJoining+0x88>)
 8007218:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 800721c:	f043 0304 	orr.w	r3, r3, #4
 8007220:	b29a      	uxth	r2, r3
 8007222:	4b06      	ldr	r3, [pc, #24]	@ (800723c <LMIC_startJoining+0x88>)
 8007224:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
		// reportEvent will call engineUpdate which then starts sending JOIN REQUESTS
		os_setCallback(&LMIC.osjob, FUNC_ADDR(startJoining));
 8007228:	4905      	ldr	r1, [pc, #20]	@ (8007240 <LMIC_startJoining+0x8c>)
 800722a:	4806      	ldr	r0, [pc, #24]	@ (8007244 <LMIC_startJoining+0x90>)
 800722c:	f000 ff9e 	bl	800816c <os_setCallback>
		return 1;
 8007230:	2301      	movs	r3, #1
 8007232:	e000      	b.n	8007236 <LMIC_startJoining+0x82>
	}
	return 0; // already joined
 8007234:	2300      	movs	r3, #0
}
 8007236:	4618      	mov	r0, r3
 8007238:	bd80      	pop	{r7, pc}
 800723a:	bf00      	nop
 800723c:	2000033c 	.word	0x2000033c
 8007240:	0800719d 	.word	0x0800719d
 8007244:	20000350 	.word	0x20000350

08007248 <processPingRx>:
//
//
// ================================================================================

static void processPingRx(xref2osjob_t osjob)
{
 8007248:	b580      	push	{r7, lr}
 800724a:	b082      	sub	sp, #8
 800724c:	af00      	add	r7, sp, #0
 800724e:	6078      	str	r0, [r7, #4]
	if (LMIC.dataLen != 0) {
 8007250:	4b0b      	ldr	r3, [pc, #44]	@ (8007280 <processPingRx+0x38>)
 8007252:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 8007256:	2b00      	cmp	r3, #0
 8007258:	d00c      	beq.n	8007274 <processPingRx+0x2c>
		LMIC.txrxFlags = TXRX_PING;
 800725a:	4b09      	ldr	r3, [pc, #36]	@ (8007280 <processPingRx+0x38>)
 800725c:	2204      	movs	r2, #4
 800725e:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
		if (decodeFrame()) {
 8007262:	f7fe fe99 	bl	8005f98 <decodeFrame>
 8007266:	4603      	mov	r3, r0
 8007268:	2b00      	cmp	r3, #0
 800726a:	d003      	beq.n	8007274 <processPingRx+0x2c>
			reportEvent(EV_RXCOMPLETE);
 800726c:	200d      	movs	r0, #13
 800726e:	f7fe fd7b 	bl	8005d68 <reportEvent>
			return;
 8007272:	e001      	b.n	8007278 <processPingRx+0x30>
		}
	}
	// Pick next ping slot
	engineUpdate();
 8007274:	f000 fa2a 	bl	80076cc <engineUpdate>
}
 8007278:	3708      	adds	r7, #8
 800727a:	46bd      	mov	sp, r7
 800727c:	bd80      	pop	{r7, pc}
 800727e:	bf00      	nop
 8007280:	2000033c 	.word	0x2000033c

08007284 <processDnData>:

static bit_t processDnData(void)
{
 8007284:	b580      	push	{r7, lr}
 8007286:	af00      	add	r7, sp, #0
	ASSERT((LMIC.opmode & OP_TXRXPEND) != 0);
 8007288:	4b76      	ldr	r3, [pc, #472]	@ (8007464 <processDnData+0x1e0>)
 800728a:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 800728e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007292:	2b00      	cmp	r3, #0
 8007294:	d101      	bne.n	800729a <processDnData+0x16>
 8007296:	f7fd fb57 	bl	8004948 <hal_failed>

	if (LMIC.dataLen == 0) {
 800729a:	4b72      	ldr	r3, [pc, #456]	@ (8007464 <processDnData+0x1e0>)
 800729c:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	f040 80ce 	bne.w	8007442 <processDnData+0x1be>
		norx: if (LMIC.txCnt != 0) {
 80072a6:	bf00      	nop
 80072a8:	e000      	b.n	80072ac <processDnData+0x28>
		return 1;
	}
	if (!decodeFrame()) {
		if ((LMIC.txrxFlags & TXRX_DNW1) != 0)
			return 0;
		goto norx;
 80072aa:	bf00      	nop
		norx: if (LMIC.txCnt != 0) {
 80072ac:	4b6d      	ldr	r3, [pc, #436]	@ (8007464 <processDnData+0x1e0>)
 80072ae:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d038      	beq.n	8007328 <processDnData+0xa4>
			if (LMIC.txCnt < TXCONF_ATTEMPTS) {
 80072b6:	4b6b      	ldr	r3, [pc, #428]	@ (8007464 <processDnData+0x1e0>)
 80072b8:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 80072bc:	2b07      	cmp	r3, #7
 80072be:	d82e      	bhi.n	800731e <processDnData+0x9a>
				LMIC.txCnt += 1;
 80072c0:	4b68      	ldr	r3, [pc, #416]	@ (8007464 <processDnData+0x1e0>)
 80072c2:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 80072c6:	3301      	adds	r3, #1
 80072c8:	b2da      	uxtb	r2, r3
 80072ca:	4b66      	ldr	r3, [pc, #408]	@ (8007464 <processDnData+0x1e0>)
 80072cc:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
				setDrTxpow(DRCHG_NOACK,
 80072d0:	4b64      	ldr	r3, [pc, #400]	@ (8007464 <processDnData+0x1e0>)
 80072d2:	f893 30b0 	ldrb.w	r3, [r3, #176]	@ 0xb0
						lowerDR(LMIC.datarate, DRADJUST[LMIC.txCnt]),
 80072d6:	4a63      	ldr	r2, [pc, #396]	@ (8007464 <processDnData+0x1e0>)
 80072d8:	f892 2144 	ldrb.w	r2, [r2, #324]	@ 0x144
 80072dc:	4611      	mov	r1, r2
 80072de:	4a62      	ldr	r2, [pc, #392]	@ (8007468 <processDnData+0x1e4>)
 80072e0:	5c52      	ldrb	r2, [r2, r1]
				setDrTxpow(DRCHG_NOACK,
 80072e2:	4611      	mov	r1, r2
 80072e4:	4618      	mov	r0, r3
 80072e6:	f7fd fcbd 	bl	8004c64 <lowerDR>
 80072ea:	4603      	mov	r3, r0
 80072ec:	f06f 027f 	mvn.w	r2, #127	@ 0x7f
 80072f0:	4619      	mov	r1, r3
 80072f2:	2002      	movs	r0, #2
 80072f4:	f7fe f9ea 	bl	80056cc <setDrTxpow>
				txDelay(LMIC.rxtime, RETRY_PERIOD_secs);
 80072f8:	4b5a      	ldr	r3, [pc, #360]	@ (8007464 <processDnData+0x1e0>)
 80072fa:	685b      	ldr	r3, [r3, #4]
 80072fc:	2103      	movs	r1, #3
 80072fe:	4618      	mov	r0, r3
 8007300:	f7fe f9a2 	bl	8005648 <txDelay>
				LMIC.opmode &= ~OP_TXRXPEND;
 8007304:	4b57      	ldr	r3, [pc, #348]	@ (8007464 <processDnData+0x1e0>)
 8007306:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 800730a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800730e:	b29a      	uxth	r2, r3
 8007310:	4b54      	ldr	r3, [pc, #336]	@ (8007464 <processDnData+0x1e0>)
 8007312:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
				engineUpdate();
 8007316:	f000 f9d9 	bl	80076cc <engineUpdate>
				return 1;
 800731a:	2301      	movs	r3, #1
 800731c:	e09f      	b.n	800745e <processDnData+0x1da>
			LMIC.txrxFlags = TXRX_NACK | TXRX_NOPORT;
 800731e:	4b51      	ldr	r3, [pc, #324]	@ (8007464 <processDnData+0x1e0>)
 8007320:	2260      	movs	r2, #96	@ 0x60
 8007322:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
 8007326:	e003      	b.n	8007330 <processDnData+0xac>
			LMIC.txrxFlags = TXRX_NOPORT;
 8007328:	4b4e      	ldr	r3, [pc, #312]	@ (8007464 <processDnData+0x1e0>)
 800732a:	2220      	movs	r2, #32
 800732c:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
		if (LMIC.adrAckReq != LINK_CHECK_OFF)
 8007330:	4b4c      	ldr	r3, [pc, #304]	@ (8007464 <processDnData+0x1e0>)
 8007332:	f993 3121 	ldrsb.w	r3, [r3, #289]	@ 0x121
 8007336:	f113 0f80 	cmn.w	r3, #128	@ 0x80
 800733a:	d009      	beq.n	8007350 <processDnData+0xcc>
			LMIC.adrAckReq += 1;
 800733c:	4b49      	ldr	r3, [pc, #292]	@ (8007464 <processDnData+0x1e0>)
 800733e:	f993 3121 	ldrsb.w	r3, [r3, #289]	@ 0x121
 8007342:	b2db      	uxtb	r3, r3
 8007344:	3301      	adds	r3, #1
 8007346:	b2db      	uxtb	r3, r3
 8007348:	b25a      	sxtb	r2, r3
 800734a:	4b46      	ldr	r3, [pc, #280]	@ (8007464 <processDnData+0x1e0>)
 800734c:	f883 2121 	strb.w	r2, [r3, #289]	@ 0x121
		LMIC.dataBeg = LMIC.dataLen = 0;
 8007350:	4b44      	ldr	r3, [pc, #272]	@ (8007464 <processDnData+0x1e0>)
 8007352:	2200      	movs	r2, #0
 8007354:	f883 2147 	strb.w	r2, [r3, #327]	@ 0x147
 8007358:	4b42      	ldr	r3, [pc, #264]	@ (8007464 <processDnData+0x1e0>)
 800735a:	f893 2147 	ldrb.w	r2, [r3, #327]	@ 0x147
 800735e:	4b41      	ldr	r3, [pc, #260]	@ (8007464 <processDnData+0x1e0>)
 8007360:	f883 2146 	strb.w	r2, [r3, #326]	@ 0x146
 8007364:	e000      	b.n	8007368 <processDnData+0xe4>
	}
	goto txcomplete;
 8007366:	bf00      	nop
		txcomplete: LMIC.opmode &= ~(OP_TXDATA | OP_TXRXPEND);
 8007368:	4b3e      	ldr	r3, [pc, #248]	@ (8007464 <processDnData+0x1e0>)
 800736a:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 800736e:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8007372:	b29a      	uxth	r2, r3
 8007374:	4b3b      	ldr	r3, [pc, #236]	@ (8007464 <processDnData+0x1e0>)
 8007376:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
		if ((LMIC.txrxFlags & (TXRX_DNW1 | TXRX_DNW2 | TXRX_PING)) != 0
 800737a:	4b3a      	ldr	r3, [pc, #232]	@ (8007464 <processDnData+0x1e0>)
 800737c:	f893 3145 	ldrb.w	r3, [r3, #325]	@ 0x145
 8007380:	f003 0307 	and.w	r3, r3, #7
 8007384:	2b00      	cmp	r3, #0
 8007386:	d012      	beq.n	80073ae <processDnData+0x12a>
				&& (LMIC.opmode & OP_LINKDEAD) != 0) {
 8007388:	4b36      	ldr	r3, [pc, #216]	@ (8007464 <processDnData+0x1e0>)
 800738a:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 800738e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007392:	2b00      	cmp	r3, #0
 8007394:	d00b      	beq.n	80073ae <processDnData+0x12a>
			LMIC.opmode &= ~OP_LINKDEAD;
 8007396:	4b33      	ldr	r3, [pc, #204]	@ (8007464 <processDnData+0x1e0>)
 8007398:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 800739c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80073a0:	b29a      	uxth	r2, r3
 80073a2:	4b30      	ldr	r3, [pc, #192]	@ (8007464 <processDnData+0x1e0>)
 80073a4:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
			reportEvent(EV_LINK_ALIVE);
 80073a8:	200f      	movs	r0, #15
 80073aa:	f7fe fcdd 	bl	8005d68 <reportEvent>
		reportEvent(EV_TXCOMPLETE);
 80073ae:	200a      	movs	r0, #10
 80073b0:	f7fe fcda 	bl	8005d68 <reportEvent>
		if (LMIC.adrAckReq > LINK_CHECK_DEAD) {
 80073b4:	4b2b      	ldr	r3, [pc, #172]	@ (8007464 <processDnData+0x1e0>)
 80073b6:	f993 3121 	ldrsb.w	r3, [r3, #289]	@ 0x121
 80073ba:	2b18      	cmp	r3, #24
 80073bc:	dd1c      	ble.n	80073f8 <processDnData+0x174>
			setDrTxpow(DRCHG_NOADRACK, decDR((dr_t) LMIC.datarate), KEEP_TXPOW);
 80073be:	4b29      	ldr	r3, [pc, #164]	@ (8007464 <processDnData+0x1e0>)
 80073c0:	f893 30b0 	ldrb.w	r3, [r3, #176]	@ 0xb0
 80073c4:	4618      	mov	r0, r3
 80073c6:	f7fd fc1f 	bl	8004c08 <decDR>
 80073ca:	4603      	mov	r3, r0
 80073cc:	f06f 027f 	mvn.w	r2, #127	@ 0x7f
 80073d0:	4619      	mov	r1, r3
 80073d2:	2003      	movs	r0, #3
 80073d4:	f7fe f97a 	bl	80056cc <setDrTxpow>
			LMIC.adrAckReq = LINK_CHECK_CONT;
 80073d8:	4b22      	ldr	r3, [pc, #136]	@ (8007464 <processDnData+0x1e0>)
 80073da:	220c      	movs	r2, #12
 80073dc:	f883 2121 	strb.w	r2, [r3, #289]	@ 0x121
			LMIC.opmode |= OP_REJOIN | OP_LINKDEAD;
 80073e0:	4b20      	ldr	r3, [pc, #128]	@ (8007464 <processDnData+0x1e0>)
 80073e2:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 80073e6:	f443 5381 	orr.w	r3, r3, #4128	@ 0x1020
 80073ea:	b29a      	uxth	r2, r3
 80073ec:	4b1d      	ldr	r3, [pc, #116]	@ (8007464 <processDnData+0x1e0>)
 80073ee:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
			reportEvent(EV_LINK_DEAD);
 80073f2:	200e      	movs	r0, #14
 80073f4:	f7fe fcb8 	bl	8005d68 <reportEvent>
		if (LMIC.bcninfoTries > 0) {
 80073f8:	4b1a      	ldr	r3, [pc, #104]	@ (8007464 <processDnData+0x1e0>)
 80073fa:	f893 3132 	ldrb.w	r3, [r3, #306]	@ 0x132
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d01d      	beq.n	800743e <processDnData+0x1ba>
			if ((LMIC.opmode & OP_TRACK) != 0) {
 8007402:	4b18      	ldr	r3, [pc, #96]	@ (8007464 <processDnData+0x1e0>)
 8007404:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8007408:	f003 0302 	and.w	r3, r3, #2
 800740c:	2b00      	cmp	r3, #0
 800740e:	d007      	beq.n	8007420 <processDnData+0x19c>
				reportEvent(EV_BEACON_FOUND);
 8007410:	2002      	movs	r0, #2
 8007412:	f7fe fca9 	bl	8005d68 <reportEvent>
				LMIC.bcninfoTries = 0;
 8007416:	4b13      	ldr	r3, [pc, #76]	@ (8007464 <processDnData+0x1e0>)
 8007418:	2200      	movs	r2, #0
 800741a:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
 800741e:	e00e      	b.n	800743e <processDnData+0x1ba>
			} else if (--LMIC.bcninfoTries == 0) {
 8007420:	4b10      	ldr	r3, [pc, #64]	@ (8007464 <processDnData+0x1e0>)
 8007422:	f893 3132 	ldrb.w	r3, [r3, #306]	@ 0x132
 8007426:	3b01      	subs	r3, #1
 8007428:	b2da      	uxtb	r2, r3
 800742a:	4b0e      	ldr	r3, [pc, #56]	@ (8007464 <processDnData+0x1e0>)
 800742c:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
 8007430:	4b0c      	ldr	r3, [pc, #48]	@ (8007464 <processDnData+0x1e0>)
 8007432:	f893 3132 	ldrb.w	r3, [r3, #306]	@ 0x132
 8007436:	2b00      	cmp	r3, #0
 8007438:	d101      	bne.n	800743e <processDnData+0x1ba>
				startScan();   // NWK did not answer - try scan
 800743a:	f7ff fe21 	bl	8007080 <startScan>
		return 1;
 800743e:	2301      	movs	r3, #1
 8007440:	e00d      	b.n	800745e <processDnData+0x1da>
	if (!decodeFrame()) {
 8007442:	f7fe fda9 	bl	8005f98 <decodeFrame>
 8007446:	4603      	mov	r3, r0
 8007448:	2b00      	cmp	r3, #0
 800744a:	d18c      	bne.n	8007366 <processDnData+0xe2>
		if ((LMIC.txrxFlags & TXRX_DNW1) != 0)
 800744c:	4b05      	ldr	r3, [pc, #20]	@ (8007464 <processDnData+0x1e0>)
 800744e:	f893 3145 	ldrb.w	r3, [r3, #325]	@ 0x145
 8007452:	f003 0301 	and.w	r3, r3, #1
 8007456:	2b00      	cmp	r3, #0
 8007458:	f43f af27 	beq.w	80072aa <processDnData+0x26>
			return 0;
 800745c:	2300      	movs	r3, #0
}
 800745e:	4618      	mov	r0, r3
 8007460:	bd80      	pop	{r7, pc}
 8007462:	bf00      	nop
 8007464:	2000033c 	.word	0x2000033c
 8007468:	08011250 	.word	0x08011250

0800746c <processBeacon>:

static void processBeacon(xref2osjob_t osjob)
{
 800746c:	b590      	push	{r4, r7, lr}
 800746e:	b087      	sub	sp, #28
 8007470:	af00      	add	r7, sp, #0
 8007472:	6078      	str	r0, [r7, #4]
	ostime_t lasttx = LMIC.bcninfo.txtime; // save here - decodeBeacon might overwrite
 8007474:	4b81      	ldr	r3, [pc, #516]	@ (800767c <processBeacon+0x210>)
 8007476:	f8d3 3190 	ldr.w	r3, [r3, #400]	@ 0x190
 800747a:	60fb      	str	r3, [r7, #12]
	u1_t flags = LMIC.bcninfo.flags;
 800747c:	4b7f      	ldr	r3, [pc, #508]	@ (800767c <processBeacon+0x210>)
 800747e:	f893 3196 	ldrb.w	r3, [r3, #406]	@ 0x196
 8007482:	72fb      	strb	r3, [r7, #11]
	ev_t ev;

	if (LMIC.dataLen != 0 && decodeBeacon() >= 1) {
 8007484:	4b7d      	ldr	r3, [pc, #500]	@ (800767c <processBeacon+0x210>)
 8007486:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 800748a:	2b00      	cmp	r3, #0
 800748c:	f000 8087 	beq.w	800759e <processBeacon+0x132>
 8007490:	f7fe fcee 	bl	8005e70 <decodeBeacon>
 8007494:	4603      	mov	r3, r0
 8007496:	2b00      	cmp	r3, #0
 8007498:	f340 8081 	ble.w	800759e <processBeacon+0x132>
		ev = EV_BEACON_TRACKED;
 800749c:	2304      	movs	r3, #4
 800749e:	75fb      	strb	r3, [r7, #23]
		if ((flags & (BCN_PARTIAL | BCN_FULL)) == 0) {
 80074a0:	7afb      	ldrb	r3, [r7, #11]
 80074a2:	f003 0303 	and.w	r3, r3, #3
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d104      	bne.n	80074b4 <processBeacon+0x48>
			// We don't have a previous beacon to calc some drift - assume
			// an max error of 13ms = 128sec*100ppm which is roughly +/-100ppm
			calcBcnRxWindowFromMillis(13, 0);
 80074aa:	2100      	movs	r1, #0
 80074ac:	200d      	movs	r0, #13
 80074ae:	f7fd ff4b 	bl	8005348 <calcBcnRxWindowFromMillis>
			goto rev;
 80074b2:	e0d2      	b.n	800765a <processBeacon+0x1ee>
		}
		// We have a previous BEACON to calculate some drift
		s2_t drift = BCN_INTV_osticks - (LMIC.bcninfo.txtime - lasttx);
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	b29a      	uxth	r2, r3
 80074b8:	4b70      	ldr	r3, [pc, #448]	@ (800767c <processBeacon+0x210>)
 80074ba:	f8d3 3190 	ldr.w	r3, [r3, #400]	@ 0x190
 80074be:	b29b      	uxth	r3, r3
 80074c0:	1ad3      	subs	r3, r2, r3
 80074c2:	b29b      	uxth	r3, r3
 80074c4:	f5a3 4300 	sub.w	r3, r3, #32768	@ 0x8000
 80074c8:	b29b      	uxth	r3, r3
 80074ca:	82bb      	strh	r3, [r7, #20]
		if (LMIC.missedBcns > 0) {
 80074cc:	4b6b      	ldr	r3, [pc, #428]	@ (800767c <processBeacon+0x210>)
 80074ce:	f893 3131 	ldrb.w	r3, [r3, #305]	@ 0x131
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d013      	beq.n	80074fe <processBeacon+0x92>
			drift = LMIC.drift + (drift - LMIC.drift) / (LMIC.missedBcns + 1);
 80074d6:	4b69      	ldr	r3, [pc, #420]	@ (800767c <processBeacon+0x210>)
 80074d8:	f9b3 30b4 	ldrsh.w	r3, [r3, #180]	@ 0xb4
 80074dc:	b29a      	uxth	r2, r3
 80074de:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80074e2:	4966      	ldr	r1, [pc, #408]	@ (800767c <processBeacon+0x210>)
 80074e4:	f9b1 10b4 	ldrsh.w	r1, [r1, #180]	@ 0xb4
 80074e8:	1a59      	subs	r1, r3, r1
 80074ea:	4b64      	ldr	r3, [pc, #400]	@ (800767c <processBeacon+0x210>)
 80074ec:	f893 3131 	ldrb.w	r3, [r3, #305]	@ 0x131
 80074f0:	3301      	adds	r3, #1
 80074f2:	fb91 f3f3 	sdiv	r3, r1, r3
 80074f6:	b29b      	uxth	r3, r3
 80074f8:	4413      	add	r3, r2
 80074fa:	b29b      	uxth	r3, r3
 80074fc:	82bb      	strh	r3, [r7, #20]
		}
		if ((LMIC.bcninfo.flags & BCN_NODRIFT) == 0) {
 80074fe:	4b5f      	ldr	r3, [pc, #380]	@ (800767c <processBeacon+0x210>)
 8007500:	f893 3196 	ldrb.w	r3, [r3, #406]	@ 0x196
 8007504:	f003 0304 	and.w	r3, r3, #4
 8007508:	2b00      	cmp	r3, #0
 800750a:	d127      	bne.n	800755c <processBeacon+0xf0>
			s2_t diff = LMIC.drift - drift;
 800750c:	4b5b      	ldr	r3, [pc, #364]	@ (800767c <processBeacon+0x210>)
 800750e:	f9b3 30b4 	ldrsh.w	r3, [r3, #180]	@ 0xb4
 8007512:	b29a      	uxth	r2, r3
 8007514:	8abb      	ldrh	r3, [r7, #20]
 8007516:	1ad3      	subs	r3, r2, r3
 8007518:	b29b      	uxth	r3, r3
 800751a:	827b      	strh	r3, [r7, #18]
			if (diff < 0)
 800751c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8007520:	2b00      	cmp	r3, #0
 8007522:	da03      	bge.n	800752c <processBeacon+0xc0>
				diff = -diff;
 8007524:	8a7b      	ldrh	r3, [r7, #18]
 8007526:	425b      	negs	r3, r3
 8007528:	b29b      	uxth	r3, r3
 800752a:	827b      	strh	r3, [r7, #18]
			LMIC.lastDriftDiff = diff;
 800752c:	4a53      	ldr	r2, [pc, #332]	@ (800767c <processBeacon+0x210>)
 800752e:	8a7b      	ldrh	r3, [r7, #18]
 8007530:	f8a2 30b6 	strh.w	r3, [r2, #182]	@ 0xb6
			if (LMIC.maxDriftDiff < diff)
 8007534:	4b51      	ldr	r3, [pc, #324]	@ (800767c <processBeacon+0x210>)
 8007536:	f9b3 30b8 	ldrsh.w	r3, [r3, #184]	@ 0xb8
 800753a:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 800753e:	429a      	cmp	r2, r3
 8007540:	dd03      	ble.n	800754a <processBeacon+0xde>
				LMIC.maxDriftDiff = diff;
 8007542:	4a4e      	ldr	r2, [pc, #312]	@ (800767c <processBeacon+0x210>)
 8007544:	8a7b      	ldrh	r3, [r7, #18]
 8007546:	f8a2 30b8 	strh.w	r3, [r2, #184]	@ 0xb8
			LMIC.bcninfo.flags &= ~BCN_NODDIFF;
 800754a:	4b4c      	ldr	r3, [pc, #304]	@ (800767c <processBeacon+0x210>)
 800754c:	f893 3196 	ldrb.w	r3, [r3, #406]	@ 0x196
 8007550:	f023 0308 	bic.w	r3, r3, #8
 8007554:	b2da      	uxtb	r2, r3
 8007556:	4b49      	ldr	r3, [pc, #292]	@ (800767c <processBeacon+0x210>)
 8007558:	f883 2196 	strb.w	r2, [r3, #406]	@ 0x196
		}
		LMIC.drift = drift;
 800755c:	4a47      	ldr	r2, [pc, #284]	@ (800767c <processBeacon+0x210>)
 800755e:	8abb      	ldrh	r3, [r7, #20]
 8007560:	f8a2 30b4 	strh.w	r3, [r2, #180]	@ 0xb4
		LMIC.missedBcns = LMIC.rejoinCnt = 0;
 8007564:	4b45      	ldr	r3, [pc, #276]	@ (800767c <processBeacon+0x210>)
 8007566:	2200      	movs	r2, #0
 8007568:	f883 20b2 	strb.w	r2, [r3, #178]	@ 0xb2
 800756c:	4b43      	ldr	r3, [pc, #268]	@ (800767c <processBeacon+0x210>)
 800756e:	f893 20b2 	ldrb.w	r2, [r3, #178]	@ 0xb2
 8007572:	4b42      	ldr	r3, [pc, #264]	@ (800767c <processBeacon+0x210>)
 8007574:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
		LMIC.bcninfo.flags &= ~BCN_NODRIFT;
 8007578:	4b40      	ldr	r3, [pc, #256]	@ (800767c <processBeacon+0x210>)
 800757a:	f893 3196 	ldrb.w	r3, [r3, #406]	@ 0x196
 800757e:	f023 0304 	bic.w	r3, r3, #4
 8007582:	b2da      	uxtb	r2, r3
 8007584:	4b3d      	ldr	r3, [pc, #244]	@ (800767c <processBeacon+0x210>)
 8007586:	f883 2196 	strb.w	r2, [r3, #406]	@ 0x196
		EV(devCond,INFO,(e_.reason = EV::devCond_t::CLOCK_DRIFT,
						e_.eui = MAIN::CDEV->getEui(),
						e_.info = drift,
						e_.info2 = /*occasion BEACON*/0));
		ASSERT((LMIC.bcninfo.flags & (BCN_PARTIAL | BCN_FULL)) != 0);
 800758a:	4b3c      	ldr	r3, [pc, #240]	@ (800767c <processBeacon+0x210>)
 800758c:	f893 3196 	ldrb.w	r3, [r3, #406]	@ 0x196
 8007590:	f003 0303 	and.w	r3, r3, #3
 8007594:	2b00      	cmp	r3, #0
 8007596:	d14c      	bne.n	8007632 <processBeacon+0x1c6>
 8007598:	f7fd f9d6 	bl	8004948 <hal_failed>
	if (LMIC.dataLen != 0 && decodeBeacon() >= 1) {
 800759c:	e049      	b.n	8007632 <processBeacon+0x1c6>
	} else {
		ev = EV_BEACON_MISSED;
 800759e:	2303      	movs	r3, #3
 80075a0:	75fb      	strb	r3, [r7, #23]
		LMIC.bcninfo.txtime += BCN_INTV_osticks - LMIC.drift;
 80075a2:	4b36      	ldr	r3, [pc, #216]	@ (800767c <processBeacon+0x210>)
 80075a4:	f8d3 2190 	ldr.w	r2, [r3, #400]	@ 0x190
 80075a8:	4b34      	ldr	r3, [pc, #208]	@ (800767c <processBeacon+0x210>)
 80075aa:	f9b3 30b4 	ldrsh.w	r3, [r3, #180]	@ 0xb4
 80075ae:	f5c3 137a 	rsb	r3, r3, #4096000	@ 0x3e8000
 80075b2:	4413      	add	r3, r2
 80075b4:	4a31      	ldr	r2, [pc, #196]	@ (800767c <processBeacon+0x210>)
 80075b6:	f8c2 3190 	str.w	r3, [r2, #400]	@ 0x190
		LMIC.bcninfo.time += BCN_INTV_sec;
 80075ba:	4b30      	ldr	r3, [pc, #192]	@ (800767c <processBeacon+0x210>)
 80075bc:	f8d3 3198 	ldr.w	r3, [r3, #408]	@ 0x198
 80075c0:	3380      	adds	r3, #128	@ 0x80
 80075c2:	4a2e      	ldr	r2, [pc, #184]	@ (800767c <processBeacon+0x210>)
 80075c4:	f8c2 3198 	str.w	r3, [r2, #408]	@ 0x198
		LMIC.missedBcns++;
 80075c8:	4b2c      	ldr	r3, [pc, #176]	@ (800767c <processBeacon+0x210>)
 80075ca:	f893 3131 	ldrb.w	r3, [r3, #305]	@ 0x131
 80075ce:	3301      	adds	r3, #1
 80075d0:	b2da      	uxtb	r2, r3
 80075d2:	4b2a      	ldr	r3, [pc, #168]	@ (800767c <processBeacon+0x210>)
 80075d4:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
		// Delay any possible TX after surmised beacon - it's there although we missed it
		txDelay(LMIC.bcninfo.txtime + BCN_RESERVE_osticks, 4);
 80075d8:	4b28      	ldr	r3, [pc, #160]	@ (800767c <processBeacon+0x210>)
 80075da:	f8d3 3190 	ldr.w	r3, [r3, #400]	@ 0x190
 80075de:	f503 3384 	add.w	r3, r3, #67584	@ 0x10800
 80075e2:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80075e6:	2104      	movs	r1, #4
 80075e8:	4618      	mov	r0, r3
 80075ea:	f7fe f82d 	bl	8005648 <txDelay>
		if (LMIC.missedBcns > MAX_MISSED_BCNS)
 80075ee:	4b23      	ldr	r3, [pc, #140]	@ (800767c <processBeacon+0x210>)
 80075f0:	f893 3131 	ldrb.w	r3, [r3, #305]	@ 0x131
 80075f4:	2b14      	cmp	r3, #20
 80075f6:	d908      	bls.n	800760a <processBeacon+0x19e>
			LMIC.opmode |= OP_REJOIN;  // try if we can roam to another network
 80075f8:	4b20      	ldr	r3, [pc, #128]	@ (800767c <processBeacon+0x210>)
 80075fa:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 80075fe:	f043 0320 	orr.w	r3, r3, #32
 8007602:	b29a      	uxth	r2, r3
 8007604:	4b1d      	ldr	r3, [pc, #116]	@ (800767c <processBeacon+0x210>)
 8007606:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
		if (LMIC.bcnRxsyms > MAX_RXSYMS) {
 800760a:	4b1c      	ldr	r3, [pc, #112]	@ (800767c <processBeacon+0x210>)
 800760c:	f893 3189 	ldrb.w	r3, [r3, #393]	@ 0x189
 8007610:	2b64      	cmp	r3, #100	@ 0x64
 8007612:	d90f      	bls.n	8007634 <processBeacon+0x1c8>
			LMIC.opmode &= ~(OP_TRACK | OP_PINGABLE | OP_PINGINI | OP_REJOIN);
 8007614:	4b19      	ldr	r3, [pc, #100]	@ (800767c <processBeacon+0x210>)
 8007616:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 800761a:	f423 63c4 	bic.w	r3, r3, #1568	@ 0x620
 800761e:	f023 0302 	bic.w	r3, r3, #2
 8007622:	b29a      	uxth	r2, r3
 8007624:	4b15      	ldr	r3, [pc, #84]	@ (800767c <processBeacon+0x210>)
 8007626:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
			reportEvent(EV_LOST_TSYNC);
 800762a:	200b      	movs	r0, #11
 800762c:	f7fe fb9c 	bl	8005d68 <reportEvent>
			return;
 8007630:	e021      	b.n	8007676 <processBeacon+0x20a>
	if (LMIC.dataLen != 0 && decodeBeacon() >= 1) {
 8007632:	bf00      	nop
		}
	}
	LMIC.bcnRxtime = LMIC.bcninfo.txtime + BCN_INTV_osticks
 8007634:	4b11      	ldr	r3, [pc, #68]	@ (800767c <processBeacon+0x210>)
 8007636:	f8d3 3190 	ldr.w	r3, [r3, #400]	@ 0x190
 800763a:	f503 147a 	add.w	r4, r3, #4096000	@ 0x3e8000
			- calcRxWindow(0, DR_BCN);
 800763e:	2103      	movs	r1, #3
 8007640:	2000      	movs	r0, #0
 8007642:	f7fd fe2d 	bl	80052a0 <calcRxWindow>
 8007646:	4603      	mov	r3, r0
 8007648:	1ae3      	subs	r3, r4, r3
	LMIC.bcnRxtime = LMIC.bcninfo.txtime + BCN_INTV_osticks
 800764a:	4a0c      	ldr	r2, [pc, #48]	@ (800767c <processBeacon+0x210>)
 800764c:	f8c2 318c 	str.w	r3, [r2, #396]	@ 0x18c
	LMIC.bcnRxsyms = LMIC.rxsyms;
 8007650:	4b0a      	ldr	r3, [pc, #40]	@ (800767c <processBeacon+0x210>)
 8007652:	7c1a      	ldrb	r2, [r3, #16]
 8007654:	4b09      	ldr	r3, [pc, #36]	@ (800767c <processBeacon+0x210>)
 8007656:	f883 2189 	strb.w	r2, [r3, #393]	@ 0x189
	rev:
#if CFG_us915
    LMIC.bcnChnl = (LMIC.bcnChnl+1) & 7;
#endif
	if ((LMIC.opmode & OP_PINGINI) != 0)
 800765a:	4b08      	ldr	r3, [pc, #32]	@ (800767c <processBeacon+0x210>)
 800765c:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8007660:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007664:	2b00      	cmp	r3, #0
 8007666:	d002      	beq.n	800766e <processBeacon+0x202>
		rxschedInit(&LMIC.ping);  // note: reuses LMIC.frame buffer!
 8007668:	4805      	ldr	r0, [pc, #20]	@ (8007680 <processBeacon+0x214>)
 800766a:	f7fd fef3 	bl	8005454 <rxschedInit>
	reportEvent(ev);
 800766e:	7dfb      	ldrb	r3, [r7, #23]
 8007670:	4618      	mov	r0, r3
 8007672:	f7fe fb79 	bl	8005d68 <reportEvent>
}
 8007676:	371c      	adds	r7, #28
 8007678:	46bd      	mov	sp, r7
 800767a:	bd90      	pop	{r4, r7, pc}
 800767c:	2000033c 	.word	0x2000033c
 8007680:	20000470 	.word	0x20000470

08007684 <startRxBcn>:

static void startRxBcn(xref2osjob_t osjob)
{
 8007684:	b580      	push	{r7, lr}
 8007686:	b082      	sub	sp, #8
 8007688:	af00      	add	r7, sp, #0
 800768a:	6078      	str	r0, [r7, #4]
	LMIC.osjob.func = FUNC_ADDR(processBeacon);
 800768c:	4b04      	ldr	r3, [pc, #16]	@ (80076a0 <startRxBcn+0x1c>)
 800768e:	4a05      	ldr	r2, [pc, #20]	@ (80076a4 <startRxBcn+0x20>)
 8007690:	61da      	str	r2, [r3, #28]
	os_radio(RADIO_RX);
 8007692:	2002      	movs	r0, #2
 8007694:	f001 fb4c 	bl	8008d30 <os_radio>
}
 8007698:	bf00      	nop
 800769a:	3708      	adds	r7, #8
 800769c:	46bd      	mov	sp, r7
 800769e:	bd80      	pop	{r7, pc}
 80076a0:	2000033c 	.word	0x2000033c
 80076a4:	0800746d 	.word	0x0800746d

080076a8 <startRxPing>:

static void startRxPing(xref2osjob_t osjob)
{
 80076a8:	b580      	push	{r7, lr}
 80076aa:	b082      	sub	sp, #8
 80076ac:	af00      	add	r7, sp, #0
 80076ae:	6078      	str	r0, [r7, #4]
	LMIC.osjob.func = FUNC_ADDR(processPingRx);
 80076b0:	4b04      	ldr	r3, [pc, #16]	@ (80076c4 <startRxPing+0x1c>)
 80076b2:	4a05      	ldr	r2, [pc, #20]	@ (80076c8 <startRxPing+0x20>)
 80076b4:	61da      	str	r2, [r3, #28]
	os_radio(RADIO_RX);
 80076b6:	2002      	movs	r0, #2
 80076b8:	f001 fb3a 	bl	8008d30 <os_radio>
}
 80076bc:	bf00      	nop
 80076be:	3708      	adds	r7, #8
 80076c0:	46bd      	mov	sp, r7
 80076c2:	bd80      	pop	{r7, pc}
 80076c4:	2000033c 	.word	0x2000033c
 80076c8:	08007249 	.word	0x08007249

080076cc <engineUpdate>:

// Decide what to do next for the MAC layer of a device
static void engineUpdate(void)
{
 80076cc:	b580      	push	{r7, lr}
 80076ce:	b086      	sub	sp, #24
 80076d0:	af00      	add	r7, sp, #0
	// Check for ongoing state: scan or TX/RX transaction
	if ((LMIC.opmode & (OP_SCAN | OP_TXRXPEND | OP_SHUTDOWN)) != 0)
 80076d2:	4b90      	ldr	r3, [pc, #576]	@ (8007914 <engineUpdate+0x248>)
 80076d4:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 80076d8:	f003 03c1 	and.w	r3, r3, #193	@ 0xc1
 80076dc:	2b00      	cmp	r3, #0
 80076de:	f040 81ab 	bne.w	8007a38 <engineUpdate+0x36c>
		return;

	if (LMIC.devaddr == 0 && (LMIC.opmode & OP_JOINING) == 0) {
 80076e2:	4b8c      	ldr	r3, [pc, #560]	@ (8007914 <engineUpdate+0x248>)
 80076e4:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d109      	bne.n	8007700 <engineUpdate+0x34>
 80076ec:	4b89      	ldr	r3, [pc, #548]	@ (8007914 <engineUpdate+0x248>)
 80076ee:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 80076f2:	f003 0304 	and.w	r3, r3, #4
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d102      	bne.n	8007700 <engineUpdate+0x34>
		LMIC_startJoining();
 80076fa:	f7ff fd5b 	bl	80071b4 <LMIC_startJoining>
		return;
 80076fe:	e19e      	b.n	8007a3e <engineUpdate+0x372>
	}

	ostime_t now = os_getTime();
 8007700:	f000 fcf0 	bl	80080e4 <os_getTime>
 8007704:	60b8      	str	r0, [r7, #8]
	ostime_t rxtime = 0;
 8007706:	2300      	movs	r3, #0
 8007708:	617b      	str	r3, [r7, #20]
	ostime_t txbeg = 0;
 800770a:	2300      	movs	r3, #0
 800770c:	613b      	str	r3, [r7, #16]

	if ((LMIC.opmode & OP_TRACK) != 0) {
 800770e:	4b81      	ldr	r3, [pc, #516]	@ (8007914 <engineUpdate+0x248>)
 8007710:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8007714:	f003 0302 	and.w	r3, r3, #2
 8007718:	2b00      	cmp	r3, #0
 800771a:	d00f      	beq.n	800773c <engineUpdate+0x70>
		// We are tracking a beacon
		ASSERT(now + RX_RAMPUP - LMIC.bcnRxtime <= 0);
 800771c:	68bb      	ldr	r3, [r7, #8]
 800771e:	f103 0240 	add.w	r2, r3, #64	@ 0x40
 8007722:	4b7c      	ldr	r3, [pc, #496]	@ (8007914 <engineUpdate+0x248>)
 8007724:	f8d3 318c 	ldr.w	r3, [r3, #396]	@ 0x18c
 8007728:	1ad3      	subs	r3, r2, r3
 800772a:	2b00      	cmp	r3, #0
 800772c:	dd01      	ble.n	8007732 <engineUpdate+0x66>
 800772e:	f7fd f90b 	bl	8004948 <hal_failed>
		rxtime = LMIC.bcnRxtime - RX_RAMPUP;
 8007732:	4b78      	ldr	r3, [pc, #480]	@ (8007914 <engineUpdate+0x248>)
 8007734:	f8d3 318c 	ldr.w	r3, [r3, #396]	@ 0x18c
 8007738:	3b40      	subs	r3, #64	@ 0x40
 800773a:	617b      	str	r3, [r7, #20]
	}

	if ((LMIC.opmode & (OP_JOINING | OP_REJOIN | OP_TXDATA | OP_POLL)) != 0) {
 800773c:	4b75      	ldr	r3, [pc, #468]	@ (8007914 <engineUpdate+0x248>)
 800773e:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8007742:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 8007746:	2b00      	cmp	r3, #0
 8007748:	f000 80f2 	beq.w	8007930 <engineUpdate+0x264>
		// Need to TX some data...
		// Assuming txChnl points to channel which first becomes available again.
		bit_t jacc = ((LMIC.opmode & (OP_JOINING | OP_REJOIN)) != 0 ? 1 : 0);
 800774c:	4b71      	ldr	r3, [pc, #452]	@ (8007914 <engineUpdate+0x248>)
 800774e:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8007752:	f003 0324 	and.w	r3, r3, #36	@ 0x24
 8007756:	2b00      	cmp	r3, #0
 8007758:	bf14      	ite	ne
 800775a:	2301      	movne	r3, #1
 800775c:	2300      	moveq	r3, #0
 800775e:	b2db      	uxtb	r3, r3
 8007760:	71fb      	strb	r3, [r7, #7]
		// Find next suitable channel and return availability time
		if ((LMIC.opmode & OP_NEXTCHNL) != 0) {
 8007762:	4b6c      	ldr	r3, [pc, #432]	@ (8007914 <engineUpdate+0x248>)
 8007764:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8007768:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800776c:	2b00      	cmp	r3, #0
 800776e:	d012      	beq.n	8007796 <engineUpdate+0xca>
			txbeg = LMIC.txend = nextTx(now);
 8007770:	68b8      	ldr	r0, [r7, #8]
 8007772:	f7fe f98f 	bl	8005a94 <nextTx>
 8007776:	4603      	mov	r3, r0
 8007778:	4a66      	ldr	r2, [pc, #408]	@ (8007914 <engineUpdate+0x248>)
 800777a:	6013      	str	r3, [r2, #0]
 800777c:	4b65      	ldr	r3, [pc, #404]	@ (8007914 <engineUpdate+0x248>)
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	613b      	str	r3, [r7, #16]
			LMIC.opmode &= ~OP_NEXTCHNL;
 8007782:	4b64      	ldr	r3, [pc, #400]	@ (8007914 <engineUpdate+0x248>)
 8007784:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8007788:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800778c:	b29a      	uxth	r2, r3
 800778e:	4b61      	ldr	r3, [pc, #388]	@ (8007914 <engineUpdate+0x248>)
 8007790:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
 8007794:	e002      	b.n	800779c <engineUpdate+0xd0>
		} else {
			txbeg = LMIC.txend;
 8007796:	4b5f      	ldr	r3, [pc, #380]	@ (8007914 <engineUpdate+0x248>)
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	613b      	str	r3, [r7, #16]
		}
		// Delayed TX or waiting for duty cycle?
		if ((LMIC.globalDutyRate != 0 || (LMIC.opmode & OP_RNDTX) != 0)
 800779c:	4b5d      	ldr	r3, [pc, #372]	@ (8007914 <engineUpdate+0x248>)
 800779e:	f893 30a3 	ldrb.w	r3, [r3, #163]	@ 0xa3
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d106      	bne.n	80077b4 <engineUpdate+0xe8>
 80077a6:	4b5b      	ldr	r3, [pc, #364]	@ (8007914 <engineUpdate+0x248>)
 80077a8:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 80077ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d00a      	beq.n	80077ca <engineUpdate+0xfe>
				&& (txbeg - LMIC.globalDutyAvail) < 0)
 80077b4:	4b57      	ldr	r3, [pc, #348]	@ (8007914 <engineUpdate+0x248>)
 80077b6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80077ba:	693a      	ldr	r2, [r7, #16]
 80077bc:	1ad3      	subs	r3, r2, r3
 80077be:	2b00      	cmp	r3, #0
 80077c0:	da03      	bge.n	80077ca <engineUpdate+0xfe>
			txbeg = LMIC.globalDutyAvail;
 80077c2:	4b54      	ldr	r3, [pc, #336]	@ (8007914 <engineUpdate+0x248>)
 80077c4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80077c8:	613b      	str	r3, [r7, #16]
		// If we're tracking a beacon...
		// then make sure TX-RX transaction is complete before beacon
		if ((LMIC.opmode & OP_TRACK) != 0
 80077ca:	4b52      	ldr	r3, [pc, #328]	@ (8007914 <engineUpdate+0x248>)
 80077cc:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 80077d0:	f003 0302 	and.w	r3, r3, #2
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d017      	beq.n	8007808 <engineUpdate+0x13c>
				&& txbeg + (jacc ? JOIN_GUARD_osticks : TXRX_GUARD_osticks)
 80077d8:	79fb      	ldrb	r3, [r7, #7]
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d001      	beq.n	80077e2 <engineUpdate+0x116>
 80077de:	4a4e      	ldr	r2, [pc, #312]	@ (8007918 <engineUpdate+0x24c>)
 80077e0:	e000      	b.n	80077e4 <engineUpdate+0x118>
 80077e2:	4a4e      	ldr	r2, [pc, #312]	@ (800791c <engineUpdate+0x250>)
 80077e4:	693b      	ldr	r3, [r7, #16]
 80077e6:	441a      	add	r2, r3
						- rxtime > 0) {
 80077e8:	697b      	ldr	r3, [r7, #20]
 80077ea:	1ad3      	subs	r3, r2, r3
				&& txbeg + (jacc ? JOIN_GUARD_osticks : TXRX_GUARD_osticks)
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	dd0b      	ble.n	8007808 <engineUpdate+0x13c>
			// Not enough time to complete TX-RX before beacon - postpone after beacon.
			// In order to avoid clustering of postponed TX right after beacon randomize start!
			txDelay(rxtime + BCN_RESERVE_osticks, 16);
 80077f0:	697b      	ldr	r3, [r7, #20]
 80077f2:	f503 3384 	add.w	r3, r3, #67584	@ 0x10800
 80077f6:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80077fa:	2110      	movs	r1, #16
 80077fc:	4618      	mov	r0, r3
 80077fe:	f7fd ff23 	bl	8005648 <txDelay>
			txbeg = 0;
 8007802:	2300      	movs	r3, #0
 8007804:	613b      	str	r3, [r7, #16]
			goto checkrx;
 8007806:	e09b      	b.n	8007940 <engineUpdate+0x274>
		}
		// Earliest possible time vs overhead to setup radio
		if (txbeg - (now + TX_RAMPUP) < 0) {
 8007808:	68bb      	ldr	r3, [r7, #8]
 800780a:	3340      	adds	r3, #64	@ 0x40
 800780c:	693a      	ldr	r2, [r7, #16]
 800780e:	1ad3      	subs	r3, r2, r3
 8007810:	2b00      	cmp	r3, #0
 8007812:	da70      	bge.n	80078f6 <engineUpdate+0x22a>
			// We could send right now!
			txbeg = now;
 8007814:	68bb      	ldr	r3, [r7, #8]
 8007816:	613b      	str	r3, [r7, #16]
			dr_t txdr = (dr_t) LMIC.datarate;
 8007818:	4b3e      	ldr	r3, [pc, #248]	@ (8007914 <engineUpdate+0x248>)
 800781a:	f893 30b0 	ldrb.w	r3, [r3, #176]	@ 0xb0
 800781e:	73fb      	strb	r3, [r7, #15]
			if (jacc) {
 8007820:	79fb      	ldrb	r3, [r7, #7]
 8007822:	2b00      	cmp	r3, #0
 8007824:	d01d      	beq.n	8007862 <engineUpdate+0x196>
				u1_t ftype;
				if ((LMIC.opmode & OP_REJOIN) != 0) {
 8007826:	4b3b      	ldr	r3, [pc, #236]	@ (8007914 <engineUpdate+0x248>)
 8007828:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 800782c:	f003 0320 	and.w	r3, r3, #32
 8007830:	2b00      	cmp	r3, #0
 8007832:	d00c      	beq.n	800784e <engineUpdate+0x182>
					txdr = lowerDR(txdr, LMIC.rejoinCnt);
 8007834:	4b37      	ldr	r3, [pc, #220]	@ (8007914 <engineUpdate+0x248>)
 8007836:	f893 20b2 	ldrb.w	r2, [r3, #178]	@ 0xb2
 800783a:	7bfb      	ldrb	r3, [r7, #15]
 800783c:	4611      	mov	r1, r2
 800783e:	4618      	mov	r0, r3
 8007840:	f7fd fa10 	bl	8004c64 <lowerDR>
 8007844:	4603      	mov	r3, r0
 8007846:	73fb      	strb	r3, [r7, #15]
					ftype = HDR_FTYPE_REJOIN;
 8007848:	23c0      	movs	r3, #192	@ 0xc0
 800784a:	73bb      	strb	r3, [r7, #14]
 800784c:	e001      	b.n	8007852 <engineUpdate+0x186>
				} else {
					ftype = HDR_FTYPE_JREQ;
 800784e:	2300      	movs	r3, #0
 8007850:	73bb      	strb	r3, [r7, #14]
				}
				buildJoinRequest(ftype);
 8007852:	7bbb      	ldrb	r3, [r7, #14]
 8007854:	4618      	mov	r0, r3
 8007856:	f7ff fc6b 	bl	8007130 <buildJoinRequest>
				LMIC.osjob.func = FUNC_ADDR(jreqDone);
 800785a:	4b2e      	ldr	r3, [pc, #184]	@ (8007914 <engineUpdate+0x248>)
 800785c:	4a30      	ldr	r2, [pc, #192]	@ (8007920 <engineUpdate+0x254>)
 800785e:	61da      	str	r2, [r3, #28]
 8007860:	e01d      	b.n	800789e <engineUpdate+0x1d2>
			} else {
				if (LMIC.seqnoDn >= 0xFFFFFF80) {
 8007862:	4b2c      	ldr	r3, [pc, #176]	@ (8007914 <engineUpdate+0x248>)
 8007864:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
 8007868:	f113 0f81 	cmn.w	r3, #129	@ 0x81
 800786c:	d907      	bls.n	800787e <engineUpdate+0x1b2>
									e_.eui = MAIN::CDEV->getEui(),
									e_.info = LMIC.seqnoDn,
									e_.info2 = 0));
					// Device has to react! NWK will not roll over and just stop sending.
					// Thus, we have N frames to detect a possible lock up.
					reset: os_setCallback(&LMIC.osjob, FUNC_ADDR(runReset));
 800786e:	bf00      	nop
 8007870:	e000      	b.n	8007874 <engineUpdate+0x1a8>
					EV(specCond, ERR, (e_.reason = EV::specCond_t::UPSEQNO_ROLL_OVER,
									e_.eui = MAIN::CDEV->getEui(),
									e_.info2 = LMIC.seqnoUp));
					// Do not run RESET event callback from here!
					// App code might do some stuff after send unaware of RESET.
					goto reset;
 8007872:	bf00      	nop
					reset: os_setCallback(&LMIC.osjob, FUNC_ADDR(runReset));
 8007874:	492b      	ldr	r1, [pc, #172]	@ (8007924 <engineUpdate+0x258>)
 8007876:	482c      	ldr	r0, [pc, #176]	@ (8007928 <engineUpdate+0x25c>)
 8007878:	f000 fc78 	bl	800816c <os_setCallback>
					return;
 800787c:	e0df      	b.n	8007a3e <engineUpdate+0x372>
				if ((LMIC.txCnt == 0 && LMIC.seqnoUp == 0xFFFFFFFF)) {
 800787e:	4b25      	ldr	r3, [pc, #148]	@ (8007914 <engineUpdate+0x248>)
 8007880:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 8007884:	2b00      	cmp	r3, #0
 8007886:	d105      	bne.n	8007894 <engineUpdate+0x1c8>
 8007888:	4b22      	ldr	r3, [pc, #136]	@ (8007914 <engineUpdate+0x248>)
 800788a:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
 800788e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007892:	d0ee      	beq.n	8007872 <engineUpdate+0x1a6>
				}
				buildDataFrame();
 8007894:	f7ff f9ba 	bl	8006c0c <buildDataFrame>
				LMIC.osjob.func = FUNC_ADDR(updataDone);
 8007898:	4b1e      	ldr	r3, [pc, #120]	@ (8007914 <engineUpdate+0x248>)
 800789a:	4a24      	ldr	r2, [pc, #144]	@ (800792c <engineUpdate+0x260>)
 800789c:	61da      	str	r2, [r3, #28]
			}
			LMIC.rps = setCr(updr2rps(txdr), (cr_t) LMIC.errcr);
 800789e:	7bfb      	ldrb	r3, [r7, #15]
 80078a0:	4618      	mov	r0, r3
 80078a2:	f7fd f98b 	bl	8004bbc <updr2rps>
 80078a6:	4603      	mov	r3, r0
 80078a8:	461a      	mov	r2, r3
 80078aa:	4b1a      	ldr	r3, [pc, #104]	@ (8007914 <engineUpdate+0x248>)
 80078ac:	f893 30b1 	ldrb.w	r3, [r3, #177]	@ 0xb1
 80078b0:	4619      	mov	r1, r3
 80078b2:	4610      	mov	r0, r2
 80078b4:	f7fd f91c 	bl	8004af0 <setCr>
 80078b8:	4603      	mov	r3, r0
 80078ba:	461a      	mov	r2, r3
 80078bc:	4b15      	ldr	r3, [pc, #84]	@ (8007914 <engineUpdate+0x248>)
 80078be:	81da      	strh	r2, [r3, #14]
			LMIC.dndr = txdr; // carry TX datarate (can be != LMIC.datarate) over to txDone/setupRx1
 80078c0:	4a14      	ldr	r2, [pc, #80]	@ (8007914 <engineUpdate+0x248>)
 80078c2:	7bfb      	ldrb	r3, [r7, #15]
 80078c4:	7453      	strb	r3, [r2, #17]
			LMIC.opmode = (LMIC.opmode & ~(OP_POLL | OP_RNDTX)) | OP_TXRXPEND
 80078c6:	4b13      	ldr	r3, [pc, #76]	@ (8007914 <engineUpdate+0x248>)
 80078c8:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 80078cc:	b21b      	sxth	r3, r3
					| OP_NEXTCHNL;
 80078ce:	f423 6319 	bic.w	r3, r3, #2448	@ 0x990
 80078d2:	b21b      	sxth	r3, r3
 80078d4:	f443 6308 	orr.w	r3, r3, #2176	@ 0x880
 80078d8:	b21b      	sxth	r3, r3
 80078da:	b29a      	uxth	r2, r3
			LMIC.opmode = (LMIC.opmode & ~(OP_POLL | OP_RNDTX)) | OP_TXRXPEND
 80078dc:	4b0d      	ldr	r3, [pc, #52]	@ (8007914 <engineUpdate+0x248>)
 80078de:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
			updateTx(txbeg);
 80078e2:	6938      	ldr	r0, [r7, #16]
 80078e4:	f7fe f88c 	bl	8005a00 <updateTx>
			reportEvent(EV_TXSTART);
 80078e8:	2011      	movs	r0, #17
 80078ea:	f7fe fa3d 	bl	8005d68 <reportEvent>
			os_radio(RADIO_TX);
 80078ee:	2001      	movs	r0, #1
 80078f0:	f001 fa1e 	bl	8008d30 <os_radio>
			return;
 80078f4:	e0a3      	b.n	8007a3e <engineUpdate+0x372>
		}
		// Cannot yet TX
		if ((LMIC.opmode & OP_TRACK) == 0)
 80078f6:	4b07      	ldr	r3, [pc, #28]	@ (8007914 <engineUpdate+0x248>)
 80078f8:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 80078fc:	f003 0302 	and.w	r3, r3, #2
 8007900:	2b00      	cmp	r3, #0
 8007902:	f000 808c 	beq.w	8007a1e <engineUpdate+0x352>
			goto txdelay;
		// We don't track the beacon - nothing else to do - so wait for the time to TX
		// Consider RX tasks
		if (txbeg == 0) // zero indicates no TX pending
 8007906:	693b      	ldr	r3, [r7, #16]
 8007908:	2b00      	cmp	r3, #0
 800790a:	d119      	bne.n	8007940 <engineUpdate+0x274>
			txbeg += 1; // TX delayed by one tick (insignificant amount of time)
 800790c:	693b      	ldr	r3, [r7, #16]
 800790e:	3301      	adds	r3, #1
 8007910:	613b      	str	r3, [r7, #16]
 8007912:	e015      	b.n	8007940 <engineUpdate+0x274>
 8007914:	2000033c 	.word	0x2000033c
 8007918:	00046500 	.word	0x00046500
 800791c:	0002ee00 	.word	0x0002ee00
 8007920:	08006acd 	.word	0x08006acd
 8007924:	08005d87 	.word	0x08005d87
 8007928:	20000350 	.word	0x20000350
 800792c:	08006bdd 	.word	0x08006bdd
	} else {
		// No TX pending - no scheduled RX
		if ((LMIC.opmode & OP_TRACK) == 0)
 8007930:	4b44      	ldr	r3, [pc, #272]	@ (8007a44 <engineUpdate+0x378>)
 8007932:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8007936:	f003 0302 	and.w	r3, r3, #2
 800793a:	2b00      	cmp	r3, #0
 800793c:	d07e      	beq.n	8007a3c <engineUpdate+0x370>
			return;
	}

	// Are we pingable?
	checkrx: if ((LMIC.opmode & OP_PINGINI) != 0) {
 800793e:	bf00      	nop
 8007940:	4b40      	ldr	r3, [pc, #256]	@ (8007a44 <engineUpdate+0x378>)
 8007942:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8007946:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800794a:	2b00      	cmp	r3, #0
 800794c:	d041      	beq.n	80079d2 <engineUpdate+0x306>
		// One more RX slot in this beacon period?
		if (rxschedNext(&LMIC.ping, now + RX_RAMPUP)) {
 800794e:	68bb      	ldr	r3, [r7, #8]
 8007950:	3340      	adds	r3, #64	@ 0x40
 8007952:	4619      	mov	r1, r3
 8007954:	483c      	ldr	r0, [pc, #240]	@ (8007a48 <engineUpdate+0x37c>)
 8007956:	f7fd fdeb 	bl	8005530 <rxschedNext>
 800795a:	4603      	mov	r3, r0
 800795c:	2b00      	cmp	r3, #0
 800795e:	d038      	beq.n	80079d2 <engineUpdate+0x306>
			if (txbeg != 0 && (txbeg - LMIC.ping.rxtime) < 0)
 8007960:	693b      	ldr	r3, [r7, #16]
 8007962:	2b00      	cmp	r3, #0
 8007964:	d006      	beq.n	8007974 <engineUpdate+0x2a8>
 8007966:	4b37      	ldr	r3, [pc, #220]	@ (8007a44 <engineUpdate+0x378>)
 8007968:	f8d3 313c 	ldr.w	r3, [r3, #316]	@ 0x13c
 800796c:	693a      	ldr	r2, [r7, #16]
 800796e:	1ad3      	subs	r3, r2, r3
 8007970:	2b00      	cmp	r3, #0
 8007972:	db56      	blt.n	8007a22 <engineUpdate+0x356>
				goto txdelay;
			LMIC.rxsyms = LMIC.ping.rxsyms;
 8007974:	4b33      	ldr	r3, [pc, #204]	@ (8007a44 <engineUpdate+0x378>)
 8007976:	f893 2137 	ldrb.w	r2, [r3, #311]	@ 0x137
 800797a:	4b32      	ldr	r3, [pc, #200]	@ (8007a44 <engineUpdate+0x378>)
 800797c:	741a      	strb	r2, [r3, #16]
			LMIC.rxtime = LMIC.ping.rxtime;
 800797e:	4b31      	ldr	r3, [pc, #196]	@ (8007a44 <engineUpdate+0x378>)
 8007980:	f8d3 313c 	ldr.w	r3, [r3, #316]	@ 0x13c
 8007984:	4a2f      	ldr	r2, [pc, #188]	@ (8007a44 <engineUpdate+0x378>)
 8007986:	6053      	str	r3, [r2, #4]
			LMIC.freq = LMIC.ping.freq;
 8007988:	4b2e      	ldr	r3, [pc, #184]	@ (8007a44 <engineUpdate+0x378>)
 800798a:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 800798e:	4a2d      	ldr	r2, [pc, #180]	@ (8007a44 <engineUpdate+0x378>)
 8007990:	6093      	str	r3, [r2, #8]
			LMIC.rps = dndr2rps(LMIC.ping.dr);
 8007992:	4b2c      	ldr	r3, [pc, #176]	@ (8007a44 <engineUpdate+0x378>)
 8007994:	f893 3134 	ldrb.w	r3, [r3, #308]	@ 0x134
 8007998:	4618      	mov	r0, r3
 800799a:	f7fd f921 	bl	8004be0 <dndr2rps>
 800799e:	4603      	mov	r3, r0
 80079a0:	461a      	mov	r2, r3
 80079a2:	4b28      	ldr	r3, [pc, #160]	@ (8007a44 <engineUpdate+0x378>)
 80079a4:	81da      	strh	r2, [r3, #14]
			LMIC.dataLen = 0;
 80079a6:	4b27      	ldr	r3, [pc, #156]	@ (8007a44 <engineUpdate+0x378>)
 80079a8:	2200      	movs	r2, #0
 80079aa:	f883 2147 	strb.w	r2, [r3, #327]	@ 0x147
			ASSERT(LMIC.rxtime - now+RX_RAMPUP >= 0);
 80079ae:	4b25      	ldr	r3, [pc, #148]	@ (8007a44 <engineUpdate+0x378>)
 80079b0:	685a      	ldr	r2, [r3, #4]
 80079b2:	68bb      	ldr	r3, [r7, #8]
 80079b4:	1ad3      	subs	r3, r2, r3
 80079b6:	f113 0f40 	cmn.w	r3, #64	@ 0x40
 80079ba:	da01      	bge.n	80079c0 <engineUpdate+0x2f4>
 80079bc:	f7fc ffc4 	bl	8004948 <hal_failed>
			os_setTimedCallback(&LMIC.osjob, LMIC.rxtime - RX_RAMPUP,
 80079c0:	4b20      	ldr	r3, [pc, #128]	@ (8007a44 <engineUpdate+0x378>)
 80079c2:	685b      	ldr	r3, [r3, #4]
 80079c4:	3b40      	subs	r3, #64	@ 0x40
 80079c6:	4a21      	ldr	r2, [pc, #132]	@ (8007a4c <engineUpdate+0x380>)
 80079c8:	4619      	mov	r1, r3
 80079ca:	4821      	ldr	r0, [pc, #132]	@ (8007a50 <engineUpdate+0x384>)
 80079cc:	f000 fbf4 	bl	80081b8 <os_setTimedCallback>
					FUNC_ADDR(startRxPing));
			return;
 80079d0:	e035      	b.n	8007a3e <engineUpdate+0x372>
		}
		// no - just wait for the beacon
	}

	if (txbeg != 0 && (txbeg - rxtime) < 0)
 80079d2:	693b      	ldr	r3, [r7, #16]
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d004      	beq.n	80079e2 <engineUpdate+0x316>
 80079d8:	693a      	ldr	r2, [r7, #16]
 80079da:	697b      	ldr	r3, [r7, #20]
 80079dc:	1ad3      	subs	r3, r2, r3
 80079de:	2b00      	cmp	r3, #0
 80079e0:	db21      	blt.n	8007a26 <engineUpdate+0x35a>
		goto txdelay;

	setBcnRxParams();
 80079e2:	f7fe f8f3 	bl	8005bcc <setBcnRxParams>
	LMIC.rxsyms = LMIC.bcnRxsyms;
 80079e6:	4b17      	ldr	r3, [pc, #92]	@ (8007a44 <engineUpdate+0x378>)
 80079e8:	f893 2189 	ldrb.w	r2, [r3, #393]	@ 0x189
 80079ec:	4b15      	ldr	r3, [pc, #84]	@ (8007a44 <engineUpdate+0x378>)
 80079ee:	741a      	strb	r2, [r3, #16]
	LMIC.rxtime = LMIC.bcnRxtime;
 80079f0:	4b14      	ldr	r3, [pc, #80]	@ (8007a44 <engineUpdate+0x378>)
 80079f2:	f8d3 318c 	ldr.w	r3, [r3, #396]	@ 0x18c
 80079f6:	4a13      	ldr	r2, [pc, #76]	@ (8007a44 <engineUpdate+0x378>)
 80079f8:	6053      	str	r3, [r2, #4]
	if (now - rxtime >= 0) {
 80079fa:	68ba      	ldr	r2, [r7, #8]
 80079fc:	697b      	ldr	r3, [r7, #20]
 80079fe:	1ad3      	subs	r3, r2, r3
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	db06      	blt.n	8007a12 <engineUpdate+0x346>
		LMIC.osjob.func = FUNC_ADDR(processBeacon);
 8007a04:	4b0f      	ldr	r3, [pc, #60]	@ (8007a44 <engineUpdate+0x378>)
 8007a06:	4a13      	ldr	r2, [pc, #76]	@ (8007a54 <engineUpdate+0x388>)
 8007a08:	61da      	str	r2, [r3, #28]
		os_radio(RADIO_RX);
 8007a0a:	2002      	movs	r0, #2
 8007a0c:	f001 f990 	bl	8008d30 <os_radio>
		return;
 8007a10:	e015      	b.n	8007a3e <engineUpdate+0x372>
	}
	os_setTimedCallback(&LMIC.osjob, rxtime, FUNC_ADDR(startRxBcn));
 8007a12:	4a11      	ldr	r2, [pc, #68]	@ (8007a58 <engineUpdate+0x38c>)
 8007a14:	6979      	ldr	r1, [r7, #20]
 8007a16:	480e      	ldr	r0, [pc, #56]	@ (8007a50 <engineUpdate+0x384>)
 8007a18:	f000 fbce 	bl	80081b8 <os_setTimedCallback>
	return;
 8007a1c:	e00f      	b.n	8007a3e <engineUpdate+0x372>
			goto txdelay;
 8007a1e:	bf00      	nop
 8007a20:	e002      	b.n	8007a28 <engineUpdate+0x35c>
				goto txdelay;
 8007a22:	bf00      	nop
 8007a24:	e000      	b.n	8007a28 <engineUpdate+0x35c>
		goto txdelay;
 8007a26:	bf00      	nop

	txdelay: EV(devCond, INFO, (e_.reason = EV::devCond_t::TX_DELAY,
					e_.eui = MAIN::CDEV->getEui(),
					e_.info = osticks2ms(txbeg-now),
					e_.info2 = LMIC.seqnoUp-1));
	os_setTimedCallback(&LMIC.osjob, txbeg - TX_RAMPUP,
 8007a28:	693b      	ldr	r3, [r7, #16]
 8007a2a:	3b40      	subs	r3, #64	@ 0x40
 8007a2c:	4a0b      	ldr	r2, [pc, #44]	@ (8007a5c <engineUpdate+0x390>)
 8007a2e:	4619      	mov	r1, r3
 8007a30:	4807      	ldr	r0, [pc, #28]	@ (8007a50 <engineUpdate+0x384>)
 8007a32:	f000 fbc1 	bl	80081b8 <os_setTimedCallback>
 8007a36:	e002      	b.n	8007a3e <engineUpdate+0x372>
		return;
 8007a38:	bf00      	nop
 8007a3a:	e000      	b.n	8007a3e <engineUpdate+0x372>
			return;
 8007a3c:	bf00      	nop
			FUNC_ADDR(runEngineUpdate));
}
 8007a3e:	3718      	adds	r7, #24
 8007a40:	46bd      	mov	sp, r7
 8007a42:	bd80      	pop	{r7, pc}
 8007a44:	2000033c 	.word	0x2000033c
 8007a48:	20000470 	.word	0x20000470
 8007a4c:	080076a9 	.word	0x080076a9
 8007a50:	20000350 	.word	0x20000350
 8007a54:	0800746d 	.word	0x0800746d
 8007a58:	08007685 	.word	0x08007685
 8007a5c:	08005d55 	.word	0x08005d55

08007a60 <LMIC_reset>:
	os_radio(RADIO_RST);
	LMIC.opmode |= OP_SHUTDOWN;
}

void LMIC_reset(void)
{
 8007a60:	b598      	push	{r3, r4, r7, lr}
 8007a62:	af00      	add	r7, sp, #0
	EV(devCond, INFO, (e_.reason = EV::devCond_t::LMIC_EV,
					e_.eui = MAIN::CDEV->getEui(),
					e_.info = EV_RESET));
	os_radio(RADIO_RST);
 8007a64:	2000      	movs	r0, #0
 8007a66:	f001 f963 	bl	8008d30 <os_radio>
	os_clearCallback(&LMIC.osjob);
 8007a6a:	4821      	ldr	r0, [pc, #132]	@ (8007af0 <LMIC_reset+0x90>)
 8007a6c:	f000 fb60 	bl	8008130 <os_clearCallback>

	os_clearMem((xref2u1_t )&LMIC, SIZEOFEXPR(LMIC));
 8007a70:	f44f 72d6 	mov.w	r2, #428	@ 0x1ac
 8007a74:	2100      	movs	r1, #0
 8007a76:	481f      	ldr	r0, [pc, #124]	@ (8007af4 <LMIC_reset+0x94>)
 8007a78:	f007 f8f2 	bl	800ec60 <memset>
	LMIC.devaddr = 0;
 8007a7c:	4b1d      	ldr	r3, [pc, #116]	@ (8007af4 <LMIC_reset+0x94>)
 8007a7e:	2200      	movs	r2, #0
 8007a80:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
	LMIC.devNonce = os_getRndU2();
 8007a84:	f001 f858 	bl	8008b38 <radio_rand1>
 8007a88:	4603      	mov	r3, r0
 8007a8a:	021b      	lsls	r3, r3, #8
 8007a8c:	b21c      	sxth	r4, r3
 8007a8e:	f001 f853 	bl	8008b38 <radio_rand1>
 8007a92:	4603      	mov	r3, r0
 8007a94:	b21b      	sxth	r3, r3
 8007a96:	4323      	orrs	r3, r4
 8007a98:	b21b      	sxth	r3, r3
 8007a9a:	b29a      	uxth	r2, r3
 8007a9c:	4b15      	ldr	r3, [pc, #84]	@ (8007af4 <LMIC_reset+0x94>)
 8007a9e:	f8a3 20f2 	strh.w	r2, [r3, #242]	@ 0xf2
	LMIC.opmode = OP_NONE;
 8007aa2:	4b14      	ldr	r3, [pc, #80]	@ (8007af4 <LMIC_reset+0x94>)
 8007aa4:	2200      	movs	r2, #0
 8007aa6:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
	LMIC.errcr = CR_4_5;
 8007aaa:	4b12      	ldr	r3, [pc, #72]	@ (8007af4 <LMIC_reset+0x94>)
 8007aac:	2200      	movs	r2, #0
 8007aae:	f883 20b1 	strb.w	r2, [r3, #177]	@ 0xb1
	LMIC.adrEnabled = FCT_ADREN;
 8007ab2:	4b10      	ldr	r3, [pc, #64]	@ (8007af4 <LMIC_reset+0x94>)
 8007ab4:	2280      	movs	r2, #128	@ 0x80
 8007ab6:	f883 2127 	strb.w	r2, [r3, #295]	@ 0x127
	LMIC.dn2Dr = DR_DNW2;   // we need this for 2nd DN window of join accept
 8007aba:	4b0e      	ldr	r3, [pc, #56]	@ (8007af4 <LMIC_reset+0x94>)
 8007abc:	2200      	movs	r2, #0
 8007abe:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
	LMIC.dn2Freq = FREQ_DNW2; // ditto
 8007ac2:	4b0c      	ldr	r3, [pc, #48]	@ (8007af4 <LMIC_reset+0x94>)
 8007ac4:	4a0c      	ldr	r2, [pc, #48]	@ (8007af8 <LMIC_reset+0x98>)
 8007ac6:	f8c3 212c 	str.w	r2, [r3, #300]	@ 0x12c
	LMIC.rxDelay = DELAY_DNW1;
 8007aca:	4b0a      	ldr	r3, [pc, #40]	@ (8007af4 <LMIC_reset+0x94>)
 8007acc:	2201      	movs	r2, #1
 8007ace:	f883 2123 	strb.w	r2, [r3, #291]	@ 0x123
	LMIC.ping.freq = FREQ_PING; // defaults for ping
 8007ad2:	4b08      	ldr	r3, [pc, #32]	@ (8007af4 <LMIC_reset+0x94>)
 8007ad4:	4a08      	ldr	r2, [pc, #32]	@ (8007af8 <LMIC_reset+0x98>)
 8007ad6:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
	LMIC.ping.dr = DR_PING;   // ditto
 8007ada:	4b06      	ldr	r3, [pc, #24]	@ (8007af4 <LMIC_reset+0x94>)
 8007adc:	2203      	movs	r2, #3
 8007ade:	f883 2134 	strb.w	r2, [r3, #308]	@ 0x134
	LMIC.ping.intvExp = 0xFF;
 8007ae2:	4b04      	ldr	r3, [pc, #16]	@ (8007af4 <LMIC_reset+0x94>)
 8007ae4:	22ff      	movs	r2, #255	@ 0xff
 8007ae6:	f883 2135 	strb.w	r2, [r3, #309]	@ 0x135
#if defined(CFG_us915)
    initDefaultChannels();
#endif
	DO_DEVDB(LMIC.devaddr, devaddr);DO_DEVDB(LMIC.devNonce, devNonce);DO_DEVDB(LMIC.dn2Dr, dn2Dr);DO_DEVDB(LMIC.dn2Freq, dn2Freq);DO_DEVDB(LMIC.ping.freq, pingFreq);DO_DEVDB(LMIC.ping.dr, pingDr);DO_DEVDB(LMIC.ping.intvExp, pingIntvExp);
}
 8007aea:	bf00      	nop
 8007aec:	bd98      	pop	{r3, r4, r7, pc}
 8007aee:	bf00      	nop
 8007af0:	20000350 	.word	0x20000350
 8007af4:	2000033c 	.word	0x2000033c
 8007af8:	33d3e608 	.word	0x33d3e608

08007afc <LMIC_init>:

void LMIC_init(void)
{
 8007afc:	b480      	push	{r7}
 8007afe:	af00      	add	r7, sp, #0
	LMIC.opmode = OP_SHUTDOWN;
 8007b00:	4b04      	ldr	r3, [pc, #16]	@ (8007b14 <LMIC_init+0x18>)
 8007b02:	2240      	movs	r2, #64	@ 0x40
 8007b04:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
}
 8007b08:	bf00      	nop
 8007b0a:	46bd      	mov	sp, r7
 8007b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b10:	4770      	bx	lr
 8007b12:	bf00      	nop
 8007b14:	2000033c 	.word	0x2000033c

08007b18 <LMIC_setTxData>:
	os_radio(RADIO_RST);
	engineUpdate();
}

void LMIC_setTxData(void)
{
 8007b18:	b580      	push	{r7, lr}
 8007b1a:	af00      	add	r7, sp, #0
	LMIC.opmode |= OP_TXDATA;
 8007b1c:	4b0b      	ldr	r3, [pc, #44]	@ (8007b4c <LMIC_setTxData+0x34>)
 8007b1e:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8007b22:	f043 0308 	orr.w	r3, r3, #8
 8007b26:	b29a      	uxth	r2, r3
 8007b28:	4b08      	ldr	r3, [pc, #32]	@ (8007b4c <LMIC_setTxData+0x34>)
 8007b2a:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
	if ((LMIC.opmode & OP_JOINING) == 0)
 8007b2e:	4b07      	ldr	r3, [pc, #28]	@ (8007b4c <LMIC_setTxData+0x34>)
 8007b30:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8007b34:	f003 0304 	and.w	r3, r3, #4
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	d103      	bne.n	8007b44 <LMIC_setTxData+0x2c>
		LMIC.txCnt = 0;             // cancel any ongoing TX/RX retries
 8007b3c:	4b03      	ldr	r3, [pc, #12]	@ (8007b4c <LMIC_setTxData+0x34>)
 8007b3e:	2200      	movs	r2, #0
 8007b40:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
	engineUpdate();
 8007b44:	f7ff fdc2 	bl	80076cc <engineUpdate>
}
 8007b48:	bf00      	nop
 8007b4a:	bd80      	pop	{r7, pc}
 8007b4c:	2000033c 	.word	0x2000033c

08007b50 <LMIC_setTxData2>:

//
int LMIC_setTxData2(u1_t port, xref2u1_t data, u1_t dlen, u1_t confirmed)
{
 8007b50:	b580      	push	{r7, lr}
 8007b52:	b082      	sub	sp, #8
 8007b54:	af00      	add	r7, sp, #0
 8007b56:	6039      	str	r1, [r7, #0]
 8007b58:	4611      	mov	r1, r2
 8007b5a:	461a      	mov	r2, r3
 8007b5c:	4603      	mov	r3, r0
 8007b5e:	71fb      	strb	r3, [r7, #7]
 8007b60:	460b      	mov	r3, r1
 8007b62:	71bb      	strb	r3, [r7, #6]
 8007b64:	4613      	mov	r3, r2
 8007b66:	717b      	strb	r3, [r7, #5]
	if (dlen > SIZEOFEXPR(LMIC.pendTxData))
 8007b68:	79bb      	ldrb	r3, [r7, #6]
 8007b6a:	2b34      	cmp	r3, #52	@ 0x34
 8007b6c:	d902      	bls.n	8007b74 <LMIC_setTxData2+0x24>
		return -2;
 8007b6e:	f06f 0301 	mvn.w	r3, #1
 8007b72:	e017      	b.n	8007ba4 <LMIC_setTxData2+0x54>
	if (data != (xref2u1_t) 0)
 8007b74:	683b      	ldr	r3, [r7, #0]
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d005      	beq.n	8007b86 <LMIC_setTxData2+0x36>
		os_copyMem(LMIC.pendTxData, data, dlen);
 8007b7a:	79bb      	ldrb	r3, [r7, #6]
 8007b7c:	461a      	mov	r2, r3
 8007b7e:	6839      	ldr	r1, [r7, #0]
 8007b80:	480a      	ldr	r0, [pc, #40]	@ (8007bac <LMIC_setTxData2+0x5c>)
 8007b82:	f007 f8a2 	bl	800ecca <memcpy>
	LMIC.pendTxConf = confirmed;
 8007b86:	4a0a      	ldr	r2, [pc, #40]	@ (8007bb0 <LMIC_setTxData2+0x60>)
 8007b88:	797b      	ldrb	r3, [r7, #5]
 8007b8a:	f882 30bb 	strb.w	r3, [r2, #187]	@ 0xbb
	LMIC.pendTxPort = port;
 8007b8e:	4a08      	ldr	r2, [pc, #32]	@ (8007bb0 <LMIC_setTxData2+0x60>)
 8007b90:	79fb      	ldrb	r3, [r7, #7]
 8007b92:	f882 30ba 	strb.w	r3, [r2, #186]	@ 0xba
	LMIC.pendTxLen = dlen;
 8007b96:	4a06      	ldr	r2, [pc, #24]	@ (8007bb0 <LMIC_setTxData2+0x60>)
 8007b98:	79bb      	ldrb	r3, [r7, #6]
 8007b9a:	f882 30bc 	strb.w	r3, [r2, #188]	@ 0xbc
	LMIC_setTxData();
 8007b9e:	f7ff ffbb 	bl	8007b18 <LMIC_setTxData>
	return 0;
 8007ba2:	2300      	movs	r3, #0
}
 8007ba4:	4618      	mov	r0, r3
 8007ba6:	3708      	adds	r7, #8
 8007ba8:	46bd      	mov	sp, r7
 8007baa:	bd80      	pop	{r7, pc}
 8007bac:	200003f9 	.word	0x200003f9
 8007bb0:	2000033c 	.word	0x2000033c

08007bb4 <os_getArtEui>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
// provide application router ID (8 bytes, LSBF)
void os_getArtEui(u1_t *buf)
{
 8007bb4:	b480      	push	{r7}
 8007bb6:	b083      	sub	sp, #12
 8007bb8:	af00      	add	r7, sp, #0
 8007bba:	6078      	str	r0, [r7, #4]
	memcpy(buf, APPEUI, 8);
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	4906      	ldr	r1, [pc, #24]	@ (8007bd8 <os_getArtEui+0x24>)
 8007bc0:	461a      	mov	r2, r3
 8007bc2:	460b      	mov	r3, r1
 8007bc4:	cb03      	ldmia	r3!, {r0, r1}
 8007bc6:	6010      	str	r0, [r2, #0]
 8007bc8:	6051      	str	r1, [r2, #4]
}
 8007bca:	bf00      	nop
 8007bcc:	370c      	adds	r7, #12
 8007bce:	46bd      	mov	sp, r7
 8007bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bd4:	4770      	bx	lr
 8007bd6:	bf00      	nop
 8007bd8:	080112ac 	.word	0x080112ac

08007bdc <os_getDevEui>:

// provide device ID (8 bytes, LSBF)
void os_getDevEui(u1_t *buf)
{
 8007bdc:	b480      	push	{r7}
 8007bde:	b083      	sub	sp, #12
 8007be0:	af00      	add	r7, sp, #0
 8007be2:	6078      	str	r0, [r7, #4]
	memcpy(buf, DEVEUI, 8);
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	4906      	ldr	r1, [pc, #24]	@ (8007c00 <os_getDevEui+0x24>)
 8007be8:	461a      	mov	r2, r3
 8007bea:	460b      	mov	r3, r1
 8007bec:	cb03      	ldmia	r3!, {r0, r1}
 8007bee:	6010      	str	r0, [r2, #0]
 8007bf0:	6051      	str	r1, [r2, #4]
}
 8007bf2:	bf00      	nop
 8007bf4:	370c      	adds	r7, #12
 8007bf6:	46bd      	mov	sp, r7
 8007bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bfc:	4770      	bx	lr
 8007bfe:	bf00      	nop
 8007c00:	080112b4 	.word	0x080112b4

08007c04 <os_getDevKey>:

// provide device key (16 bytes)
void os_getDevKey(u1_t *buf)
{
 8007c04:	b4b0      	push	{r4, r5, r7}
 8007c06:	b083      	sub	sp, #12
 8007c08:	af00      	add	r7, sp, #0
 8007c0a:	6078      	str	r0, [r7, #4]
	memcpy(buf, DEVKEY, 16);
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	4a06      	ldr	r2, [pc, #24]	@ (8007c28 <os_getDevKey+0x24>)
 8007c10:	461c      	mov	r4, r3
 8007c12:	4615      	mov	r5, r2
 8007c14:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007c16:	6020      	str	r0, [r4, #0]
 8007c18:	6061      	str	r1, [r4, #4]
 8007c1a:	60a2      	str	r2, [r4, #8]
 8007c1c:	60e3      	str	r3, [r4, #12]
}
 8007c1e:	bf00      	nop
 8007c20:	370c      	adds	r7, #12
 8007c22:	46bd      	mov	sp, r7
 8007c24:	bcb0      	pop	{r4, r5, r7}
 8007c26:	4770      	bx	lr
 8007c28:	080112bc 	.word	0x080112bc

08007c2c <initsensor>:

void initsensor()
{
 8007c2c:	b580      	push	{r7, lr}
 8007c2e:	af00      	add	r7, sp, #0
	// Here you init your sensors
	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8007c30:	217f      	movs	r1, #127	@ 0x7f
 8007c32:	4802      	ldr	r0, [pc, #8]	@ (8007c3c <initsensor+0x10>)
 8007c34:	f002 ff3a 	bl	800aaac <HAL_ADCEx_Calibration_Start>
}
 8007c38:	bf00      	nop
 8007c3a:	bd80      	pop	{r7, pc}
 8007c3c:	200000e0 	.word	0x200000e0

08007c40 <initsensor_bme>:

void initsensor_bme()
{
 8007c40:	b580      	push	{r7, lr}
 8007c42:	af00      	add	r7, sp, #0
	// Here you init your sensors
	bme68x_start(&data, &hi2c1);
 8007c44:	4902      	ldr	r1, [pc, #8]	@ (8007c50 <initsensor_bme+0x10>)
 8007c46:	4803      	ldr	r0, [pc, #12]	@ (8007c54 <initsensor_bme+0x14>)
 8007c48:	f7fb ff94 	bl	8003b74 <bme68x_start>
}
 8007c4c:	bf00      	nop
 8007c4e:	bd80      	pop	{r7, pc}
 8007c50:	200002e8 	.word	0x200002e8
 8007c54:	200004f0 	.word	0x200004f0

08007c58 <initfunc>:

void initfunc(osjob_t *j)
{
 8007c58:	b580      	push	{r7, lr}
 8007c5a:	b082      	sub	sp, #8
 8007c5c:	af00      	add	r7, sp, #0
 8007c5e:	6078      	str	r0, [r7, #4]
	// initialize sensor hardware
	initsensor();
 8007c60:	f7ff ffe4 	bl	8007c2c <initsensor>
	initsensor_bme();
 8007c64:	f7ff ffec 	bl	8007c40 <initsensor_bme>
	// reset MAC state
	LMIC_reset();
 8007c68:	f7ff fefa 	bl	8007a60 <LMIC_reset>
	// start joining
	LMIC_startJoining();
 8007c6c:	f7ff faa2 	bl	80071b4 <LMIC_startJoining>
	// init done - onEvent() callback will be invoked...
}
 8007c70:	bf00      	nop
 8007c72:	3708      	adds	r7, #8
 8007c74:	46bd      	mov	sp, r7
 8007c76:	bd80      	pop	{r7, pc}

08007c78 <readsensor_bme>:
	u2_t value = temp; /// read from everything ...make your own sensor
	return value;
}

void readsensor_bme()
{
 8007c78:	b580      	push	{r7, lr}
 8007c7a:	af00      	add	r7, sp, #0
	if (bme68x_single_measure(&data) == 0) {
 8007c7c:	4807      	ldr	r0, [pc, #28]	@ (8007c9c <readsensor_bme+0x24>)
 8007c7e:	f7fb ffc9 	bl	8003c14 <bme68x_single_measure>
 8007c82:	4603      	mov	r3, r0
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d106      	bne.n	8007c96 <readsensor_bme+0x1e>
		// Measurement is successful, so continue with IAQ
		data.iaq_score = bme68x_iaq(); // Calculate IAQ
 8007c88:	f7fc fa44 	bl	8004114 <bme68x_iaq>
 8007c8c:	eef0 7a40 	vmov.f32	s15, s0
 8007c90:	4b02      	ldr	r3, [pc, #8]	@ (8007c9c <readsensor_bme+0x24>)
 8007c92:	edc3 7a02 	vstr	s15, [r3, #8]
	} /// read from everything ...make your own sensor
}
 8007c96:	bf00      	nop
 8007c98:	bd80      	pop	{r7, pc}
 8007c9a:	bf00      	nop
 8007c9c:	200004f0 	.word	0x200004f0

08007ca0 <reportfunc_bme>:
}

static osjob_t reportjob_bme;
// report bme sensor value every minute
static void reportfunc_bme(osjob_t *j)
{
 8007ca0:	b580      	push	{r7, lr}
 8007ca2:	b082      	sub	sp, #8
 8007ca4:	af00      	add	r7, sp, #0
 8007ca6:	6078      	str	r0, [r7, #4]
	// read sensor
	readsensor_bme();
 8007ca8:	f7ff ffe6 	bl	8007c78 <readsensor_bme>

	debug_valdec("val = ", data.temperature);
 8007cac:	4b15      	ldr	r3, [pc, #84]	@ (8007d04 <reportfunc_bme+0x64>)
 8007cae:	edd3 7a03 	vldr	s15, [r3, #12]
 8007cb2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007cb6:	ee17 1a90 	vmov	r1, s15
 8007cba:	4813      	ldr	r0, [pc, #76]	@ (8007d08 <reportfunc_bme+0x68>)
 8007cbc:	f7fc fb9c 	bl	80043f8 <debug_valdec>
	// prepare and schedule data for transmission
	cayenne_lpp_reset(&lpp_desc);
 8007cc0:	4812      	ldr	r0, [pc, #72]	@ (8007d0c <reportfunc_bme+0x6c>)
 8007cc2:	f7fc fa6d 	bl	80041a0 <cayenne_lpp_reset>
	cayenne_lpp_add_temperature(&lpp_desc, 0, data.temperature);
 8007cc6:	4b0f      	ldr	r3, [pc, #60]	@ (8007d04 <reportfunc_bme+0x64>)
 8007cc8:	edd3 7a03 	vldr	s15, [r3, #12]
 8007ccc:	eeb0 0a67 	vmov.f32	s0, s15
 8007cd0:	2100      	movs	r1, #0
 8007cd2:	480e      	ldr	r0, [pc, #56]	@ (8007d0c <reportfunc_bme+0x6c>)
 8007cd4:	f7fc fa76 	bl	80041c4 <cayenne_lpp_add_temperature>
	// La fonction LMIC_setTxData2 envoie
	LMIC_setTxData2(1, &lpp_desc, 4, 0);
 8007cd8:	2300      	movs	r3, #0
 8007cda:	2204      	movs	r2, #4
 8007cdc:	490b      	ldr	r1, [pc, #44]	@ (8007d0c <reportfunc_bme+0x6c>)
 8007cde:	2001      	movs	r0, #1
 8007ce0:	f7ff ff36 	bl	8007b50 <LMIC_setTxData2>
	// la trame Lora : lpp_desc
	// (port 1, 2 bytes, unconfirmed)
	// reschedule job in 15 seconds
	os_setTimedCallback(j, os_getTime() + sec2osticks(15), reportfunc_bme);
 8007ce4:	f000 f9fe 	bl	80080e4 <os_getTime>
 8007ce8:	4603      	mov	r3, r0
 8007cea:	f503 23ea 	add.w	r3, r3, #479232	@ 0x75000
 8007cee:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8007cf2:	4a07      	ldr	r2, [pc, #28]	@ (8007d10 <reportfunc_bme+0x70>)
 8007cf4:	4619      	mov	r1, r3
 8007cf6:	6878      	ldr	r0, [r7, #4]
 8007cf8:	f000 fa5e 	bl	80081b8 <os_setTimedCallback>
}
 8007cfc:	bf00      	nop
 8007cfe:	3708      	adds	r7, #8
 8007d00:	46bd      	mov	sp, r7
 8007d02:	bd80      	pop	{r7, pc}
 8007d04:	200004f0 	.word	0x200004f0
 8007d08:	0800ff5c 	.word	0x0800ff5c
 8007d0c:	2000050c 	.word	0x2000050c
 8007d10:	08007ca1 	.word	0x08007ca1

08007d14 <blinkfunc>:
}

static osjob_t blinkjob;
static u1_t ledstate = 0;
static void blinkfunc(osjob_t *j)
{
 8007d14:	b580      	push	{r7, lr}
 8007d16:	b082      	sub	sp, #8
 8007d18:	af00      	add	r7, sp, #0
 8007d1a:	6078      	str	r0, [r7, #4]
	// toggle LED
	ledstate = !ledstate;
 8007d1c:	4b0e      	ldr	r3, [pc, #56]	@ (8007d58 <blinkfunc+0x44>)
 8007d1e:	781b      	ldrb	r3, [r3, #0]
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	bf0c      	ite	eq
 8007d24:	2301      	moveq	r3, #1
 8007d26:	2300      	movne	r3, #0
 8007d28:	b2db      	uxtb	r3, r3
 8007d2a:	461a      	mov	r2, r3
 8007d2c:	4b0a      	ldr	r3, [pc, #40]	@ (8007d58 <blinkfunc+0x44>)
 8007d2e:	701a      	strb	r2, [r3, #0]
	debug_led(ledstate);
 8007d30:	4b09      	ldr	r3, [pc, #36]	@ (8007d58 <blinkfunc+0x44>)
 8007d32:	781b      	ldrb	r3, [r3, #0]
 8007d34:	4618      	mov	r0, r3
 8007d36:	f7fc faad 	bl	8004294 <debug_led>
	// reschedule blink job
	os_setTimedCallback(j, os_getTime() + ms2osticks(100), blinkfunc);
 8007d3a:	f000 f9d3 	bl	80080e4 <os_getTime>
 8007d3e:	4603      	mov	r3, r0
 8007d40:	f503 6348 	add.w	r3, r3, #3200	@ 0xc80
 8007d44:	4a05      	ldr	r2, [pc, #20]	@ (8007d5c <blinkfunc+0x48>)
 8007d46:	4619      	mov	r1, r3
 8007d48:	6878      	ldr	r0, [r7, #4]
 8007d4a:	f000 fa35 	bl	80081b8 <os_setTimedCallback>
}
 8007d4e:	bf00      	nop
 8007d50:	3708      	adds	r7, #8
 8007d52:	46bd      	mov	sp, r7
 8007d54:	bd80      	pop	{r7, pc}
 8007d56:	bf00      	nop
 8007d58:	20000550 	.word	0x20000550
 8007d5c:	08007d15 	.word	0x08007d15

08007d60 <onEvent>:

//////////////////////////////////////////////////
// LMIC EVENT CALLBACK
//////////////////////////////////////////////////
void onEvent(ev_t ev)
{
 8007d60:	b580      	push	{r7, lr}
 8007d62:	b082      	sub	sp, #8
 8007d64:	af00      	add	r7, sp, #0
 8007d66:	4603      	mov	r3, r0
 8007d68:	71fb      	strb	r3, [r7, #7]
	debug_event(ev);
 8007d6a:	79fb      	ldrb	r3, [r7, #7]
 8007d6c:	4618      	mov	r0, r3
 8007d6e:	f7fc fbd1 	bl	8004514 <debug_event>
	switch (ev) {
 8007d72:	79fb      	ldrb	r3, [r7, #7]
 8007d74:	3b01      	subs	r3, #1
 8007d76:	2b0e      	cmp	r3, #14
 8007d78:	f200 8093 	bhi.w	8007ea2 <onEvent+0x142>
 8007d7c:	a201      	add	r2, pc, #4	@ (adr r2, 8007d84 <onEvent+0x24>)
 8007d7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d82:	bf00      	nop
 8007d84:	08007deb 	.word	0x08007deb
 8007d88:	08007df3 	.word	0x08007df3
 8007d8c:	08007dfb 	.word	0x08007dfb
 8007d90:	08007e03 	.word	0x08007e03
 8007d94:	08007dc1 	.word	0x08007dc1
 8007d98:	08007dcf 	.word	0x08007dcf
 8007d9c:	08007e0b 	.word	0x08007e0b
 8007da0:	08007de3 	.word	0x08007de3
 8007da4:	08007e13 	.word	0x08007e13
 8007da8:	08007e1b 	.word	0x08007e1b
 8007dac:	08007e7b 	.word	0x08007e7b
 8007db0:	08007e83 	.word	0x08007e83
 8007db4:	08007e8b 	.word	0x08007e8b
 8007db8:	08007e93 	.word	0x08007e93
 8007dbc:	08007e9b 	.word	0x08007e9b
	// network joined, session established
	case EV_JOINING:
		debug_str("try joining\r\n");
 8007dc0:	483c      	ldr	r0, [pc, #240]	@ (8007eb4 <onEvent+0x154>)
 8007dc2:	f7fc faef 	bl	80043a4 <debug_str>
		blinkfunc(&blinkjob);
 8007dc6:	483c      	ldr	r0, [pc, #240]	@ (8007eb8 <onEvent+0x158>)
 8007dc8:	f7ff ffa4 	bl	8007d14 <blinkfunc>
		break;
 8007dcc:	e06e      	b.n	8007eac <onEvent+0x14c>
	case EV_JOINED:
		// kick-off periodic sensor job
		os_clearCallback(&blinkjob);
 8007dce:	483a      	ldr	r0, [pc, #232]	@ (8007eb8 <onEvent+0x158>)
 8007dd0:	f000 f9ae 	bl	8008130 <os_clearCallback>
		debug_led(1);
 8007dd4:	2001      	movs	r0, #1
 8007dd6:	f7fc fa5d 	bl	8004294 <debug_led>
		// reportfunc(&reportjob);
		reportfunc_bme(&reportjob_bme);
 8007dda:	4838      	ldr	r0, [pc, #224]	@ (8007ebc <onEvent+0x15c>)
 8007ddc:	f7ff ff60 	bl	8007ca0 <reportfunc_bme>
		break;
 8007de0:	e064      	b.n	8007eac <onEvent+0x14c>
	case EV_JOIN_FAILED:
		debug_str("join failed\r\n");
 8007de2:	4837      	ldr	r0, [pc, #220]	@ (8007ec0 <onEvent+0x160>)
 8007de4:	f7fc fade 	bl	80043a4 <debug_str>
		break;
 8007de8:	e060      	b.n	8007eac <onEvent+0x14c>
	case EV_SCAN_TIMEOUT:
		debug_str("EV_SCAN_TIMEOUT\r\n");
 8007dea:	4836      	ldr	r0, [pc, #216]	@ (8007ec4 <onEvent+0x164>)
 8007dec:	f7fc fada 	bl	80043a4 <debug_str>
		break;
 8007df0:	e05c      	b.n	8007eac <onEvent+0x14c>
	case EV_BEACON_FOUND:
		debug_str("EV_BEACON_FOUND\r\n");
 8007df2:	4835      	ldr	r0, [pc, #212]	@ (8007ec8 <onEvent+0x168>)
 8007df4:	f7fc fad6 	bl	80043a4 <debug_str>
		break;
 8007df8:	e058      	b.n	8007eac <onEvent+0x14c>
	case EV_BEACON_MISSED:
		debug_str("EV_BEACON_MISSED\r\n");
 8007dfa:	4834      	ldr	r0, [pc, #208]	@ (8007ecc <onEvent+0x16c>)
 8007dfc:	f7fc fad2 	bl	80043a4 <debug_str>
		break;
 8007e00:	e054      	b.n	8007eac <onEvent+0x14c>
	case EV_BEACON_TRACKED:
		debug_str("EV_BEACON_TRACKED\r\n");
 8007e02:	4833      	ldr	r0, [pc, #204]	@ (8007ed0 <onEvent+0x170>)
 8007e04:	f7fc face 	bl	80043a4 <debug_str>
		break;
 8007e08:	e050      	b.n	8007eac <onEvent+0x14c>
	case EV_RFU1:
		debug_str("EV_RFU1\r\n");
 8007e0a:	4832      	ldr	r0, [pc, #200]	@ (8007ed4 <onEvent+0x174>)
 8007e0c:	f7fc faca 	bl	80043a4 <debug_str>
		break;
 8007e10:	e04c      	b.n	8007eac <onEvent+0x14c>
	case EV_REJOIN_FAILED:
		debug_str("EV_REJOIN_FAILED\r\n");
 8007e12:	4831      	ldr	r0, [pc, #196]	@ (8007ed8 <onEvent+0x178>)
 8007e14:	f7fc fac6 	bl	80043a4 <debug_str>
		break;
 8007e18:	e048      	b.n	8007eac <onEvent+0x14c>
	case EV_TXCOMPLETE:
		debug_str("EV_TXCOMPLETE (includes waiting for RX windows)\r\n");
 8007e1a:	4830      	ldr	r0, [pc, #192]	@ (8007edc <onEvent+0x17c>)
 8007e1c:	f7fc fac2 	bl	80043a4 <debug_str>
		if (LMIC.txrxFlags & TXRX_ACK)
 8007e20:	4b2f      	ldr	r3, [pc, #188]	@ (8007ee0 <onEvent+0x180>)
 8007e22:	f893 3145 	ldrb.w	r3, [r3, #325]	@ 0x145
 8007e26:	b25b      	sxtb	r3, r3
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	da02      	bge.n	8007e32 <onEvent+0xd2>
			debug_str("Received ack\r\n");
 8007e2c:	482d      	ldr	r0, [pc, #180]	@ (8007ee4 <onEvent+0x184>)
 8007e2e:	f7fc fab9 	bl	80043a4 <debug_str>
		if (LMIC.dataLen) {
 8007e32:	4b2b      	ldr	r3, [pc, #172]	@ (8007ee0 <onEvent+0x180>)
 8007e34:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	d036      	beq.n	8007eaa <onEvent+0x14a>
			debug_valdec("Received bytes of payload\r\n:", LMIC.dataLen);
 8007e3c:	4b28      	ldr	r3, [pc, #160]	@ (8007ee0 <onEvent+0x180>)
 8007e3e:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 8007e42:	4619      	mov	r1, r3
 8007e44:	4828      	ldr	r0, [pc, #160]	@ (8007ee8 <onEvent+0x188>)
 8007e46:	f7fc fad7 	bl	80043f8 <debug_valdec>
			debug_val("Data = :", LMIC.frame[LMIC.dataBeg]);
 8007e4a:	4b25      	ldr	r3, [pc, #148]	@ (8007ee0 <onEvent+0x180>)
 8007e4c:	f893 3146 	ldrb.w	r3, [r3, #326]	@ 0x146
 8007e50:	461a      	mov	r2, r3
 8007e52:	4b23      	ldr	r3, [pc, #140]	@ (8007ee0 <onEvent+0x180>)
 8007e54:	4413      	add	r3, r2
 8007e56:	f893 3148 	ldrb.w	r3, [r3, #328]	@ 0x148
 8007e5a:	4619      	mov	r1, r3
 8007e5c:	4823      	ldr	r0, [pc, #140]	@ (8007eec <onEvent+0x18c>)
 8007e5e:	f7fc fab6 	bl	80043ce <debug_val>
			debug_led(LMIC.frame[LMIC.dataBeg]);
 8007e62:	4b1f      	ldr	r3, [pc, #124]	@ (8007ee0 <onEvent+0x180>)
 8007e64:	f893 3146 	ldrb.w	r3, [r3, #326]	@ 0x146
 8007e68:	461a      	mov	r2, r3
 8007e6a:	4b1d      	ldr	r3, [pc, #116]	@ (8007ee0 <onEvent+0x180>)
 8007e6c:	4413      	add	r3, r2
 8007e6e:	f893 3148 	ldrb.w	r3, [r3, #328]	@ 0x148
 8007e72:	4618      	mov	r0, r3
 8007e74:	f7fc fa0e 	bl	8004294 <debug_led>
		}
		break;
 8007e78:	e017      	b.n	8007eaa <onEvent+0x14a>
	case EV_LOST_TSYNC:
		debug_str("EV_LOST_TSYNC\r\n");
 8007e7a:	481d      	ldr	r0, [pc, #116]	@ (8007ef0 <onEvent+0x190>)
 8007e7c:	f7fc fa92 	bl	80043a4 <debug_str>
		break;
 8007e80:	e014      	b.n	8007eac <onEvent+0x14c>
	case EV_RESET:
		debug_str("EV_RESET\r\n");
 8007e82:	481c      	ldr	r0, [pc, #112]	@ (8007ef4 <onEvent+0x194>)
 8007e84:	f7fc fa8e 	bl	80043a4 <debug_str>
		break;
 8007e88:	e010      	b.n	8007eac <onEvent+0x14c>
	case EV_RXCOMPLETE:
		// data received in ping slot
		debug_str("EV_RXCOMPLETE\r\n");
 8007e8a:	481b      	ldr	r0, [pc, #108]	@ (8007ef8 <onEvent+0x198>)
 8007e8c:	f7fc fa8a 	bl	80043a4 <debug_str>
		break;
 8007e90:	e00c      	b.n	8007eac <onEvent+0x14c>
	case EV_LINK_DEAD:
		debug_str("EV_LINK_DEAD\r\n");
 8007e92:	481a      	ldr	r0, [pc, #104]	@ (8007efc <onEvent+0x19c>)
 8007e94:	f7fc fa86 	bl	80043a4 <debug_str>
		break;
 8007e98:	e008      	b.n	8007eac <onEvent+0x14c>
	case EV_LINK_ALIVE:
		debug_str("EV_LINK_ALIVE\r\n");
 8007e9a:	4819      	ldr	r0, [pc, #100]	@ (8007f00 <onEvent+0x1a0>)
 8007e9c:	f7fc fa82 	bl	80043a4 <debug_str>
		break;
 8007ea0:	e004      	b.n	8007eac <onEvent+0x14c>
	default:
		debug_str("Unknown event\r\n");
 8007ea2:	4818      	ldr	r0, [pc, #96]	@ (8007f04 <onEvent+0x1a4>)
 8007ea4:	f7fc fa7e 	bl	80043a4 <debug_str>
		break;
 8007ea8:	e000      	b.n	8007eac <onEvent+0x14c>
		break;
 8007eaa:	bf00      	nop
	}
}
 8007eac:	bf00      	nop
 8007eae:	3708      	adds	r7, #8
 8007eb0:	46bd      	mov	sp, r7
 8007eb2:	bd80      	pop	{r7, pc}
 8007eb4:	0800ff7c 	.word	0x0800ff7c
 8007eb8:	20000544 	.word	0x20000544
 8007ebc:	20000538 	.word	0x20000538
 8007ec0:	0800ff8c 	.word	0x0800ff8c
 8007ec4:	0800ff9c 	.word	0x0800ff9c
 8007ec8:	0800ffb0 	.word	0x0800ffb0
 8007ecc:	0800ffc4 	.word	0x0800ffc4
 8007ed0:	0800ffd8 	.word	0x0800ffd8
 8007ed4:	0800ffec 	.word	0x0800ffec
 8007ed8:	0800fff8 	.word	0x0800fff8
 8007edc:	0801000c 	.word	0x0801000c
 8007ee0:	2000033c 	.word	0x2000033c
 8007ee4:	08010040 	.word	0x08010040
 8007ee8:	08010050 	.word	0x08010050
 8007eec:	08010070 	.word	0x08010070
 8007ef0:	0801007c 	.word	0x0801007c
 8007ef4:	0801008c 	.word	0x0801008c
 8007ef8:	08010098 	.word	0x08010098
 8007efc:	080100a8 	.word	0x080100a8
 8007f00:	080100b8 	.word	0x080100b8
 8007f04:	080100c8 	.word	0x080100c8

08007f08 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8007f08:	b580      	push	{r7, lr}
 8007f0a:	b084      	sub	sp, #16
 8007f0c:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8007f0e:	f001 fa74 	bl	80093fa <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8007f12:	f000 f83b 	bl	8007f8c <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8007f16:	f7fc fb1b 	bl	8004550 <MX_GPIO_Init>
	MX_SPI3_Init();
 8007f1a:	f000 ff35 	bl	8008d88 <MX_SPI3_Init>
	MX_TIM7_Init();
 8007f1e:	f001 f941 	bl	80091a4 <MX_TIM7_Init>
	MX_ADC1_Init();
 8007f22:	f7f8 ff8b 	bl	8000e3c <MX_ADC1_Init>
	MX_TIM6_Init();
 8007f26:	f001 f905 	bl	8009134 <MX_TIM6_Init>
	MX_I2C1_Init();
 8007f2a:	f7fc fd15 	bl	8004958 <MX_I2C1_Init>
	MX_USART2_UART_Init();
 8007f2e:	f001 f9b3 	bl	8009298 <MX_USART2_UART_Init>
	/* USER CODE BEGIN 2 */
	HAL_TIM_Base_Start_IT(&htim6);
 8007f32:	4812      	ldr	r0, [pc, #72]	@ (8007f7c <main+0x74>)
 8007f34:	f005 fe0a 	bl	800db4c <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim7);   // <----------- change to your setup
 8007f38:	4811      	ldr	r0, [pc, #68]	@ (8007f80 <main+0x78>)
 8007f3a:	f005 fe07 	bl	800db4c <HAL_TIM_Base_Start_IT>
	__HAL_SPI_ENABLE(&hspi3);        // <----------- change to your setup
 8007f3e:	4b11      	ldr	r3, [pc, #68]	@ (8007f84 <main+0x7c>)
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	681a      	ldr	r2, [r3, #0]
 8007f44:	4b0f      	ldr	r3, [pc, #60]	@ (8007f84 <main+0x7c>)
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007f4c:	601a      	str	r2, [r3, #0]
	HAL_GPIO_WritePin(Alim_temp_GPIO_Port, Alim_temp_Pin, GPIO_PIN_SET);
 8007f4e:	2201      	movs	r2, #1
 8007f50:	2180      	movs	r1, #128	@ 0x80
 8007f52:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8007f56:	f003 f8b7 	bl	800b0c8 <HAL_GPIO_WritePin>
	osjob_t initjob;
	// initialize runtime env
	os_init();
 8007f5a:	f000 f8b1 	bl	80080c0 <os_init>
	// initialize debug library
	debug_init();
 8007f5e:	f7fc f98f 	bl	8004280 <debug_init>
	// setup initial job
	os_setCallback(&initjob, initfunc);
 8007f62:	1d3b      	adds	r3, r7, #4
 8007f64:	4908      	ldr	r1, [pc, #32]	@ (8007f88 <main+0x80>)
 8007f66:	4618      	mov	r0, r3
 8007f68:	f000 f900 	bl	800816c <os_setCallback>
	// execute scheduled jobs and events
	os_runloop();
 8007f6c:	f000 f95a 	bl	8008224 <os_runloop>
	// (not reached)
	return 0;
 8007f70:	2300      	movs	r3, #0

		}
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
}
 8007f72:	4618      	mov	r0, r3
 8007f74:	3710      	adds	r7, #16
 8007f76:	46bd      	mov	sp, r7
 8007f78:	bd80      	pop	{r7, pc}
 8007f7a:	bf00      	nop
 8007f7c:	200005d4 	.word	0x200005d4
 8007f80:	20000620 	.word	0x20000620
 8007f84:	2000056c 	.word	0x2000056c
 8007f88:	08007c59 	.word	0x08007c59

08007f8c <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8007f8c:	b580      	push	{r7, lr}
 8007f8e:	b096      	sub	sp, #88	@ 0x58
 8007f90:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8007f92:	f107 0314 	add.w	r3, r7, #20
 8007f96:	2244      	movs	r2, #68	@ 0x44
 8007f98:	2100      	movs	r1, #0
 8007f9a:	4618      	mov	r0, r3
 8007f9c:	f006 fe60 	bl	800ec60 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8007fa0:	463b      	mov	r3, r7
 8007fa2:	2200      	movs	r2, #0
 8007fa4:	601a      	str	r2, [r3, #0]
 8007fa6:	605a      	str	r2, [r3, #4]
 8007fa8:	609a      	str	r2, [r3, #8]
 8007faa:	60da      	str	r2, [r3, #12]
 8007fac:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1)
 8007fae:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8007fb2:	f003 ffd7 	bl	800bf64 <HAL_PWREx_ControlVoltageScaling>
 8007fb6:	4603      	mov	r3, r0
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	d001      	beq.n	8007fc0 <SystemClock_Config+0x34>
			!= HAL_OK) {
		Error_Handler();
 8007fbc:	f000 f87a 	bl	80080b4 <Error_Handler>
	}

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8007fc0:	2302      	movs	r3, #2
 8007fc2:	617b      	str	r3, [r7, #20]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8007fc4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007fc8:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8007fca:	2310      	movs	r3, #16
 8007fcc:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8007fce:	2302      	movs	r3, #2
 8007fd0:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8007fd2:	2302      	movs	r3, #2
 8007fd4:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLM = 1;
 8007fd6:	2301      	movs	r3, #1
 8007fd8:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLN = 10;
 8007fda:	230a      	movs	r3, #10
 8007fdc:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8007fde:	2307      	movs	r3, #7
 8007fe0:	64fb      	str	r3, [r7, #76]	@ 0x4c
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8007fe2:	2302      	movs	r3, #2
 8007fe4:	653b      	str	r3, [r7, #80]	@ 0x50
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8007fe6:	2302      	movs	r3, #2
 8007fe8:	657b      	str	r3, [r7, #84]	@ 0x54
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8007fea:	f107 0314 	add.w	r3, r7, #20
 8007fee:	4618      	mov	r0, r3
 8007ff0:	f004 f80e 	bl	800c010 <HAL_RCC_OscConfig>
 8007ff4:	4603      	mov	r3, r0
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	d001      	beq.n	8007ffe <SystemClock_Config+0x72>
		Error_Handler();
 8007ffa:	f000 f85b 	bl	80080b4 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8007ffe:	230f      	movs	r3, #15
 8008000:	603b      	str	r3, [r7, #0]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8008002:	2303      	movs	r3, #3
 8008004:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8008006:	2300      	movs	r3, #0
 8008008:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800800a:	2300      	movs	r3, #0
 800800c:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800800e:	2300      	movs	r3, #0
 8008010:	613b      	str	r3, [r7, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) {
 8008012:	463b      	mov	r3, r7
 8008014:	2104      	movs	r1, #4
 8008016:	4618      	mov	r0, r3
 8008018:	f004 fc0e 	bl	800c838 <HAL_RCC_ClockConfig>
 800801c:	4603      	mov	r3, r0
 800801e:	2b00      	cmp	r3, #0
 8008020:	d001      	beq.n	8008026 <SystemClock_Config+0x9a>
		Error_Handler();
 8008022:	f000 f847 	bl	80080b4 <Error_Handler>
	}
}
 8008026:	bf00      	nop
 8008028:	3758      	adds	r7, #88	@ 0x58
 800802a:	46bd      	mov	sp, r7
 800802c:	bd80      	pop	{r7, pc}
	...

08008030 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008030:	b580      	push	{r7, lr}
 8008032:	b082      	sub	sp, #8
 8008034:	af00      	add	r7, sp, #0
 8008036:	6078      	str	r0, [r7, #4]
	if (htim == &htim6) {
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	4a09      	ldr	r2, [pc, #36]	@ (8008060 <HAL_TIM_PeriodElapsedCallback+0x30>)
 800803c:	4293      	cmp	r3, r2
 800803e:	d102      	bne.n	8008046 <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_ADC_Start_IT(&hadc1);
 8008040:	4808      	ldr	r0, [pc, #32]	@ (8008064 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8008042:	f001 fdb5 	bl	8009bb0 <HAL_ADC_Start_IT>
	}
	if (htim->Instance == htim7.Instance) {
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	681a      	ldr	r2, [r3, #0]
 800804a:	4b07      	ldr	r3, [pc, #28]	@ (8008068 <HAL_TIM_PeriodElapsedCallback+0x38>)
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	429a      	cmp	r2, r3
 8008050:	d101      	bne.n	8008056 <HAL_TIM_PeriodElapsedCallback+0x26>
		hal_ticksplusplus();
 8008052:	f7fc fbbd 	bl	80047d0 <hal_ticksplusplus>
	}
}
 8008056:	bf00      	nop
 8008058:	3708      	adds	r7, #8
 800805a:	46bd      	mov	sp, r7
 800805c:	bd80      	pop	{r7, pc}
 800805e:	bf00      	nop
 8008060:	200005d4 	.word	0x200005d4
 8008064:	200000e0 	.word	0x200000e0
 8008068:	20000620 	.word	0x20000620

0800806c <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800806c:	b580      	push	{r7, lr}
 800806e:	b082      	sub	sp, #8
 8008070:	af00      	add	r7, sp, #0
 8008072:	6078      	str	r0, [r7, #4]
	if (hadc == &hadc1) {
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	4a0c      	ldr	r2, [pc, #48]	@ (80080a8 <HAL_ADC_ConvCpltCallback+0x3c>)
 8008078:	4293      	cmp	r3, r2
 800807a:	d110      	bne.n	800809e <HAL_ADC_ConvCpltCallback+0x32>
		n_temp = HAL_ADC_GetValue(&hadc1);
 800807c:	480a      	ldr	r0, [pc, #40]	@ (80080a8 <HAL_ADC_ConvCpltCallback+0x3c>)
 800807e:	f001 fe4b 	bl	8009d18 <HAL_ADC_GetValue>
 8008082:	4603      	mov	r3, r0
 8008084:	4a09      	ldr	r2, [pc, #36]	@ (80080ac <HAL_ADC_ConvCpltCallback+0x40>)
 8008086:	6013      	str	r3, [r2, #0]
		temp = 188686 - 147 * n_temp;
 8008088:	4b08      	ldr	r3, [pc, #32]	@ (80080ac <HAL_ADC_ConvCpltCallback+0x40>)
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	2293      	movs	r2, #147	@ 0x93
 800808e:	fb02 f303 	mul.w	r3, r2, r3
 8008092:	f5c3 3338 	rsb	r3, r3, #188416	@ 0x2e000
 8008096:	f503 7387 	add.w	r3, r3, #270	@ 0x10e
 800809a:	4a05      	ldr	r2, [pc, #20]	@ (80080b0 <HAL_ADC_ConvCpltCallback+0x44>)
 800809c:	6013      	str	r3, [r2, #0]
	}
}
 800809e:	bf00      	nop
 80080a0:	3708      	adds	r7, #8
 80080a2:	46bd      	mov	sp, r7
 80080a4:	bd80      	pop	{r7, pc}
 80080a6:	bf00      	nop
 80080a8:	200000e0 	.word	0x200000e0
 80080ac:	200004e8 	.word	0x200004e8
 80080b0:	200004ec 	.word	0x200004ec

080080b4 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 80080b4:	b480      	push	{r7}
 80080b6:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80080b8:	b672      	cpsid	i
}
 80080ba:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80080bc:	bf00      	nop
 80080be:	e7fd      	b.n	80080bc <Error_Handler+0x8>

080080c0 <os_init>:
	osjob_t *scheduledjobs;
	osjob_t *runnablejobs;
} OS;

void os_init()
{
 80080c0:	b580      	push	{r7, lr}
 80080c2:	af00      	add	r7, sp, #0
	memset(&OS, 0x00, sizeof(OS));
 80080c4:	2208      	movs	r2, #8
 80080c6:	2100      	movs	r1, #0
 80080c8:	4805      	ldr	r0, [pc, #20]	@ (80080e0 <os_init+0x20>)
 80080ca:	f006 fdc9 	bl	800ec60 <memset>
	hal_init();
 80080ce:	f7fc fc25 	bl	800491c <hal_init>
	radio_init();
 80080d2:	f000 fcbd 	bl	8008a50 <radio_init>
	LMIC_init();
 80080d6:	f7ff fd11 	bl	8007afc <LMIC_init>
}
 80080da:	bf00      	nop
 80080dc:	bd80      	pop	{r7, pc}
 80080de:	bf00      	nop
 80080e0:	20000554 	.word	0x20000554

080080e4 <os_getTime>:

ostime_t os_getTime()
{
 80080e4:	b580      	push	{r7, lr}
 80080e6:	af00      	add	r7, sp, #0
	return hal_ticks();
 80080e8:	f7fc fb42 	bl	8004770 <hal_ticks>
 80080ec:	4603      	mov	r3, r0
}
 80080ee:	4618      	mov	r0, r3
 80080f0:	bd80      	pop	{r7, pc}

080080f2 <unlinkjob>:

// unlink job from queue, return if removed
static int unlinkjob(osjob_t **pnext, osjob_t *job)
{
 80080f2:	b480      	push	{r7}
 80080f4:	b083      	sub	sp, #12
 80080f6:	af00      	add	r7, sp, #0
 80080f8:	6078      	str	r0, [r7, #4]
 80080fa:	6039      	str	r1, [r7, #0]
	for (; *pnext; pnext = &((*pnext)->next)) {
 80080fc:	e00d      	b.n	800811a <unlinkjob+0x28>
		if (*pnext == job) { // unlink
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	683a      	ldr	r2, [r7, #0]
 8008104:	429a      	cmp	r2, r3
 8008106:	d105      	bne.n	8008114 <unlinkjob+0x22>
			*pnext = job->next;
 8008108:	683b      	ldr	r3, [r7, #0]
 800810a:	681a      	ldr	r2, [r3, #0]
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	601a      	str	r2, [r3, #0]
			return 1;
 8008110:	2301      	movs	r3, #1
 8008112:	e007      	b.n	8008124 <unlinkjob+0x32>
	for (; *pnext; pnext = &((*pnext)->next)) {
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	607b      	str	r3, [r7, #4]
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	2b00      	cmp	r3, #0
 8008120:	d1ed      	bne.n	80080fe <unlinkjob+0xc>
		}
	}
	return 0;
 8008122:	2300      	movs	r3, #0
}
 8008124:	4618      	mov	r0, r3
 8008126:	370c      	adds	r7, #12
 8008128:	46bd      	mov	sp, r7
 800812a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800812e:	4770      	bx	lr

08008130 <os_clearCallback>:

// clear scheduled job
void os_clearCallback(osjob_t *job)
{
 8008130:	b580      	push	{r7, lr}
 8008132:	b082      	sub	sp, #8
 8008134:	af00      	add	r7, sp, #0
 8008136:	6078      	str	r0, [r7, #4]
	hal_disableIRQs();
 8008138:	f7fc fbc4 	bl	80048c4 <hal_disableIRQs>
	unlinkjob(&OS.scheduledjobs, job) || unlinkjob(&OS.runnablejobs, job);
 800813c:	6879      	ldr	r1, [r7, #4]
 800813e:	4809      	ldr	r0, [pc, #36]	@ (8008164 <os_clearCallback+0x34>)
 8008140:	f7ff ffd7 	bl	80080f2 <unlinkjob>
 8008144:	4603      	mov	r3, r0
 8008146:	2b00      	cmp	r3, #0
 8008148:	d105      	bne.n	8008156 <os_clearCallback+0x26>
 800814a:	6879      	ldr	r1, [r7, #4]
 800814c:	4806      	ldr	r0, [pc, #24]	@ (8008168 <os_clearCallback+0x38>)
 800814e:	f7ff ffd0 	bl	80080f2 <unlinkjob>
 8008152:	4603      	mov	r3, r0
 8008154:	2b00      	cmp	r3, #0
	hal_enableIRQs();
 8008156:	f7fc fbc5 	bl	80048e4 <hal_enableIRQs>
}
 800815a:	bf00      	nop
 800815c:	3708      	adds	r7, #8
 800815e:	46bd      	mov	sp, r7
 8008160:	bd80      	pop	{r7, pc}
 8008162:	bf00      	nop
 8008164:	20000554 	.word	0x20000554
 8008168:	20000558 	.word	0x20000558

0800816c <os_setCallback>:

// schedule immediately runnable job
void os_setCallback(osjob_t *job, osjobcb_t cb)
{
 800816c:	b580      	push	{r7, lr}
 800816e:	b084      	sub	sp, #16
 8008170:	af00      	add	r7, sp, #0
 8008172:	6078      	str	r0, [r7, #4]
 8008174:	6039      	str	r1, [r7, #0]
	osjob_t **pnext;
	hal_disableIRQs();
 8008176:	f7fc fba5 	bl	80048c4 <hal_disableIRQs>
	// remove if job was already queued
	unlinkjob(&OS.runnablejobs, job);
 800817a:	6879      	ldr	r1, [r7, #4]
 800817c:	480d      	ldr	r0, [pc, #52]	@ (80081b4 <os_setCallback+0x48>)
 800817e:	f7ff ffb8 	bl	80080f2 <unlinkjob>
	// fill-in job
	job->func = cb;
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	683a      	ldr	r2, [r7, #0]
 8008186:	609a      	str	r2, [r3, #8]
	job->next = NULL;
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	2200      	movs	r2, #0
 800818c:	601a      	str	r2, [r3, #0]
	// add to end of run queue
	for (pnext = &OS.runnablejobs; *pnext; pnext = &((*pnext)->next))
 800818e:	4b09      	ldr	r3, [pc, #36]	@ (80081b4 <os_setCallback+0x48>)
 8008190:	60fb      	str	r3, [r7, #12]
 8008192:	e002      	b.n	800819a <os_setCallback+0x2e>
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	60fb      	str	r3, [r7, #12]
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d1f8      	bne.n	8008194 <os_setCallback+0x28>
		;
	*pnext = job;
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	687a      	ldr	r2, [r7, #4]
 80081a6:	601a      	str	r2, [r3, #0]
	hal_enableIRQs();
 80081a8:	f7fc fb9c 	bl	80048e4 <hal_enableIRQs>
}
 80081ac:	bf00      	nop
 80081ae:	3710      	adds	r7, #16
 80081b0:	46bd      	mov	sp, r7
 80081b2:	bd80      	pop	{r7, pc}
 80081b4:	20000558 	.word	0x20000558

080081b8 <os_setTimedCallback>:

// schedule timed job
void os_setTimedCallback(osjob_t *job, ostime_t time, osjobcb_t cb)
{
 80081b8:	b580      	push	{r7, lr}
 80081ba:	b086      	sub	sp, #24
 80081bc:	af00      	add	r7, sp, #0
 80081be:	60f8      	str	r0, [r7, #12]
 80081c0:	60b9      	str	r1, [r7, #8]
 80081c2:	607a      	str	r2, [r7, #4]
	osjob_t **pnext;
	hal_disableIRQs();
 80081c4:	f7fc fb7e 	bl	80048c4 <hal_disableIRQs>
	// remove if job was already queued
	unlinkjob(&OS.scheduledjobs, job);
 80081c8:	68f9      	ldr	r1, [r7, #12]
 80081ca:	4815      	ldr	r0, [pc, #84]	@ (8008220 <os_setTimedCallback+0x68>)
 80081cc:	f7ff ff91 	bl	80080f2 <unlinkjob>
	// fill-in job
	job->deadline = time;
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	68ba      	ldr	r2, [r7, #8]
 80081d4:	605a      	str	r2, [r3, #4]
	job->func = cb;
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	687a      	ldr	r2, [r7, #4]
 80081da:	609a      	str	r2, [r3, #8]
	job->next = NULL;
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	2200      	movs	r2, #0
 80081e0:	601a      	str	r2, [r3, #0]
	// insert into schedule
	for (pnext = &OS.scheduledjobs; *pnext; pnext = &((*pnext)->next)) {
 80081e2:	4b0f      	ldr	r3, [pc, #60]	@ (8008220 <os_setTimedCallback+0x68>)
 80081e4:	617b      	str	r3, [r7, #20]
 80081e6:	e00e      	b.n	8008206 <os_setTimedCallback+0x4e>
		if ((*pnext)->deadline - time > 0) { // (cmp diff, not abs!)
 80081e8:	697b      	ldr	r3, [r7, #20]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	685a      	ldr	r2, [r3, #4]
 80081ee:	68bb      	ldr	r3, [r7, #8]
 80081f0:	1ad3      	subs	r3, r2, r3
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	dd04      	ble.n	8008200 <os_setTimedCallback+0x48>
			// enqueue before next element and stop
			job->next = *pnext;
 80081f6:	697b      	ldr	r3, [r7, #20]
 80081f8:	681a      	ldr	r2, [r3, #0]
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	601a      	str	r2, [r3, #0]
			break;
 80081fe:	e006      	b.n	800820e <os_setTimedCallback+0x56>
	for (pnext = &OS.scheduledjobs; *pnext; pnext = &((*pnext)->next)) {
 8008200:	697b      	ldr	r3, [r7, #20]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	617b      	str	r3, [r7, #20]
 8008206:	697b      	ldr	r3, [r7, #20]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	2b00      	cmp	r3, #0
 800820c:	d1ec      	bne.n	80081e8 <os_setTimedCallback+0x30>
		}
	}
	*pnext = job;
 800820e:	697b      	ldr	r3, [r7, #20]
 8008210:	68fa      	ldr	r2, [r7, #12]
 8008212:	601a      	str	r2, [r3, #0]
	hal_enableIRQs();
 8008214:	f7fc fb66 	bl	80048e4 <hal_enableIRQs>
}
 8008218:	bf00      	nop
 800821a:	3718      	adds	r7, #24
 800821c:	46bd      	mov	sp, r7
 800821e:	bd80      	pop	{r7, pc}
 8008220:	20000554 	.word	0x20000554

08008224 <os_runloop>:

// execute jobs from timer and from run queue
void os_runloop()
{
 8008224:	b580      	push	{r7, lr}
 8008226:	b082      	sub	sp, #8
 8008228:	af00      	add	r7, sp, #0
	while (1) {
		osjob_t *j = NULL;
 800822a:	2300      	movs	r3, #0
 800822c:	607b      	str	r3, [r7, #4]
		hal_disableIRQs();
 800822e:	f7fc fb49 	bl	80048c4 <hal_disableIRQs>
		// check for runnable jobs
		if (OS.runnablejobs) {
 8008232:	4b16      	ldr	r3, [pc, #88]	@ (800828c <os_runloop+0x68>)
 8008234:	685b      	ldr	r3, [r3, #4]
 8008236:	2b00      	cmp	r3, #0
 8008238:	d007      	beq.n	800824a <os_runloop+0x26>
			j = OS.runnablejobs;
 800823a:	4b14      	ldr	r3, [pc, #80]	@ (800828c <os_runloop+0x68>)
 800823c:	685b      	ldr	r3, [r3, #4]
 800823e:	607b      	str	r3, [r7, #4]
			OS.runnablejobs = j->next;
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	4a11      	ldr	r2, [pc, #68]	@ (800828c <os_runloop+0x68>)
 8008246:	6053      	str	r3, [r2, #4]
 8008248:	e016      	b.n	8008278 <os_runloop+0x54>
		} else if (OS.scheduledjobs
 800824a:	4b10      	ldr	r3, [pc, #64]	@ (800828c <os_runloop+0x68>)
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	2b00      	cmp	r3, #0
 8008250:	d010      	beq.n	8008274 <os_runloop+0x50>
				&& hal_checkTimer(OS.scheduledjobs->deadline)) { // check for expired timed jobs
 8008252:	4b0e      	ldr	r3, [pc, #56]	@ (800828c <os_runloop+0x68>)
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	685b      	ldr	r3, [r3, #4]
 8008258:	4618      	mov	r0, r3
 800825a:	f7fc faf5 	bl	8004848 <hal_checkTimer>
 800825e:	4603      	mov	r3, r0
 8008260:	2b00      	cmp	r3, #0
 8008262:	d007      	beq.n	8008274 <os_runloop+0x50>
			j = OS.scheduledjobs;
 8008264:	4b09      	ldr	r3, [pc, #36]	@ (800828c <os_runloop+0x68>)
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	607b      	str	r3, [r7, #4]
			OS.scheduledjobs = j->next;
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	4a07      	ldr	r2, [pc, #28]	@ (800828c <os_runloop+0x68>)
 8008270:	6013      	str	r3, [r2, #0]
 8008272:	e001      	b.n	8008278 <os_runloop+0x54>
		} else { // nothing pending
			hal_sleep(); // wake by irq (timer already restarted)
 8008274:	f7fc fb4a 	bl	800490c <hal_sleep>
		}
		hal_enableIRQs();
 8008278:	f7fc fb34 	bl	80048e4 <hal_enableIRQs>
		if (j) { // run job callback
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	2b00      	cmp	r3, #0
 8008280:	d0d3      	beq.n	800822a <os_runloop+0x6>
			j->func(j);
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	689b      	ldr	r3, [r3, #8]
 8008286:	6878      	ldr	r0, [r7, #4]
 8008288:	4798      	blx	r3
	while (1) {
 800828a:	e7ce      	b.n	800822a <os_runloop+0x6>
 800828c:	20000554 	.word	0x20000554

08008290 <writeReg>:
#else
#error Missing CFG_sx1272_radio/CFG_sx1276_radio
#endif

static void writeReg(u1_t addr, u1_t data)
{
 8008290:	b580      	push	{r7, lr}
 8008292:	b082      	sub	sp, #8
 8008294:	af00      	add	r7, sp, #0
 8008296:	4603      	mov	r3, r0
 8008298:	460a      	mov	r2, r1
 800829a:	71fb      	strb	r3, [r7, #7]
 800829c:	4613      	mov	r3, r2
 800829e:	71bb      	strb	r3, [r7, #6]
	hal_pin_nss(0);
 80082a0:	2000      	movs	r0, #0
 80082a2:	f7fc f9dd 	bl	8004660 <hal_pin_nss>
	hal_spi(addr | 0x80);
 80082a6:	79fb      	ldrb	r3, [r7, #7]
 80082a8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80082ac:	b2db      	uxtb	r3, r3
 80082ae:	4618      	mov	r0, r3
 80082b0:	f7fc fa38 	bl	8004724 <hal_spi>
	hal_spi(data);
 80082b4:	79bb      	ldrb	r3, [r7, #6]
 80082b6:	4618      	mov	r0, r3
 80082b8:	f7fc fa34 	bl	8004724 <hal_spi>
	hal_pin_nss(1);
 80082bc:	2001      	movs	r0, #1
 80082be:	f7fc f9cf 	bl	8004660 <hal_pin_nss>
}
 80082c2:	bf00      	nop
 80082c4:	3708      	adds	r7, #8
 80082c6:	46bd      	mov	sp, r7
 80082c8:	bd80      	pop	{r7, pc}

080082ca <readReg>:

static u1_t readReg(u1_t addr)
{
 80082ca:	b580      	push	{r7, lr}
 80082cc:	b084      	sub	sp, #16
 80082ce:	af00      	add	r7, sp, #0
 80082d0:	4603      	mov	r3, r0
 80082d2:	71fb      	strb	r3, [r7, #7]
	hal_pin_nss(0);
 80082d4:	2000      	movs	r0, #0
 80082d6:	f7fc f9c3 	bl	8004660 <hal_pin_nss>
	hal_spi(addr & 0x7F);
 80082da:	79fb      	ldrb	r3, [r7, #7]
 80082dc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80082e0:	b2db      	uxtb	r3, r3
 80082e2:	4618      	mov	r0, r3
 80082e4:	f7fc fa1e 	bl	8004724 <hal_spi>
	u1_t val = hal_spi(0x00);
 80082e8:	2000      	movs	r0, #0
 80082ea:	f7fc fa1b 	bl	8004724 <hal_spi>
 80082ee:	4603      	mov	r3, r0
 80082f0:	73fb      	strb	r3, [r7, #15]
	hal_pin_nss(1);
 80082f2:	2001      	movs	r0, #1
 80082f4:	f7fc f9b4 	bl	8004660 <hal_pin_nss>
	return val;
 80082f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80082fa:	4618      	mov	r0, r3
 80082fc:	3710      	adds	r7, #16
 80082fe:	46bd      	mov	sp, r7
 8008300:	bd80      	pop	{r7, pc}

08008302 <writeBuf>:

static void writeBuf(u1_t addr, xref2u1_t buf, u1_t len)
{
 8008302:	b580      	push	{r7, lr}
 8008304:	b084      	sub	sp, #16
 8008306:	af00      	add	r7, sp, #0
 8008308:	4603      	mov	r3, r0
 800830a:	6039      	str	r1, [r7, #0]
 800830c:	71fb      	strb	r3, [r7, #7]
 800830e:	4613      	mov	r3, r2
 8008310:	71bb      	strb	r3, [r7, #6]
	hal_pin_nss(0);
 8008312:	2000      	movs	r0, #0
 8008314:	f7fc f9a4 	bl	8004660 <hal_pin_nss>
	hal_spi(addr | 0x80);
 8008318:	79fb      	ldrb	r3, [r7, #7]
 800831a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800831e:	b2db      	uxtb	r3, r3
 8008320:	4618      	mov	r0, r3
 8008322:	f7fc f9ff 	bl	8004724 <hal_spi>
	for (u1_t i = 0; i < len; i++) {
 8008326:	2300      	movs	r3, #0
 8008328:	73fb      	strb	r3, [r7, #15]
 800832a:	e009      	b.n	8008340 <writeBuf+0x3e>
		hal_spi(buf[i]);
 800832c:	7bfb      	ldrb	r3, [r7, #15]
 800832e:	683a      	ldr	r2, [r7, #0]
 8008330:	4413      	add	r3, r2
 8008332:	781b      	ldrb	r3, [r3, #0]
 8008334:	4618      	mov	r0, r3
 8008336:	f7fc f9f5 	bl	8004724 <hal_spi>
	for (u1_t i = 0; i < len; i++) {
 800833a:	7bfb      	ldrb	r3, [r7, #15]
 800833c:	3301      	adds	r3, #1
 800833e:	73fb      	strb	r3, [r7, #15]
 8008340:	7bfa      	ldrb	r2, [r7, #15]
 8008342:	79bb      	ldrb	r3, [r7, #6]
 8008344:	429a      	cmp	r2, r3
 8008346:	d3f1      	bcc.n	800832c <writeBuf+0x2a>
	}
	hal_pin_nss(1);
 8008348:	2001      	movs	r0, #1
 800834a:	f7fc f989 	bl	8004660 <hal_pin_nss>
}
 800834e:	bf00      	nop
 8008350:	3710      	adds	r7, #16
 8008352:	46bd      	mov	sp, r7
 8008354:	bd80      	pop	{r7, pc}

08008356 <readBuf>:

static void readBuf(u1_t addr, xref2u1_t buf, u1_t len)
{
 8008356:	b590      	push	{r4, r7, lr}
 8008358:	b085      	sub	sp, #20
 800835a:	af00      	add	r7, sp, #0
 800835c:	4603      	mov	r3, r0
 800835e:	6039      	str	r1, [r7, #0]
 8008360:	71fb      	strb	r3, [r7, #7]
 8008362:	4613      	mov	r3, r2
 8008364:	71bb      	strb	r3, [r7, #6]
	hal_pin_nss(0);
 8008366:	2000      	movs	r0, #0
 8008368:	f7fc f97a 	bl	8004660 <hal_pin_nss>
	hal_spi(addr & 0x7F);
 800836c:	79fb      	ldrb	r3, [r7, #7]
 800836e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008372:	b2db      	uxtb	r3, r3
 8008374:	4618      	mov	r0, r3
 8008376:	f7fc f9d5 	bl	8004724 <hal_spi>
	for (u1_t i = 0; i < len; i++) {
 800837a:	2300      	movs	r3, #0
 800837c:	73fb      	strb	r3, [r7, #15]
 800837e:	e00a      	b.n	8008396 <readBuf+0x40>
		buf[i] = hal_spi(0x00);
 8008380:	7bfb      	ldrb	r3, [r7, #15]
 8008382:	683a      	ldr	r2, [r7, #0]
 8008384:	18d4      	adds	r4, r2, r3
 8008386:	2000      	movs	r0, #0
 8008388:	f7fc f9cc 	bl	8004724 <hal_spi>
 800838c:	4603      	mov	r3, r0
 800838e:	7023      	strb	r3, [r4, #0]
	for (u1_t i = 0; i < len; i++) {
 8008390:	7bfb      	ldrb	r3, [r7, #15]
 8008392:	3301      	adds	r3, #1
 8008394:	73fb      	strb	r3, [r7, #15]
 8008396:	7bfa      	ldrb	r2, [r7, #15]
 8008398:	79bb      	ldrb	r3, [r7, #6]
 800839a:	429a      	cmp	r2, r3
 800839c:	d3f0      	bcc.n	8008380 <readBuf+0x2a>
	}
	hal_pin_nss(1);
 800839e:	2001      	movs	r0, #1
 80083a0:	f7fc f95e 	bl	8004660 <hal_pin_nss>
}
 80083a4:	bf00      	nop
 80083a6:	3714      	adds	r7, #20
 80083a8:	46bd      	mov	sp, r7
 80083aa:	bd90      	pop	{r4, r7, pc}

080083ac <opmode>:

static void opmode(u1_t mode)
{
 80083ac:	b580      	push	{r7, lr}
 80083ae:	b082      	sub	sp, #8
 80083b0:	af00      	add	r7, sp, #0
 80083b2:	4603      	mov	r3, r0
 80083b4:	71fb      	strb	r3, [r7, #7]
	writeReg(RegOpMode, (readReg(RegOpMode) & ~OPMODE_MASK) | mode);
 80083b6:	2001      	movs	r0, #1
 80083b8:	f7ff ff87 	bl	80082ca <readReg>
 80083bc:	4603      	mov	r3, r0
 80083be:	b25b      	sxtb	r3, r3
 80083c0:	f023 0307 	bic.w	r3, r3, #7
 80083c4:	b25a      	sxtb	r2, r3
 80083c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80083ca:	4313      	orrs	r3, r2
 80083cc:	b25b      	sxtb	r3, r3
 80083ce:	b2db      	uxtb	r3, r3
 80083d0:	4619      	mov	r1, r3
 80083d2:	2001      	movs	r0, #1
 80083d4:	f7ff ff5c 	bl	8008290 <writeReg>
}
 80083d8:	bf00      	nop
 80083da:	3708      	adds	r7, #8
 80083dc:	46bd      	mov	sp, r7
 80083de:	bd80      	pop	{r7, pc}

080083e0 <opmodeLora>:

static void opmodeLora()
{
 80083e0:	b580      	push	{r7, lr}
 80083e2:	b082      	sub	sp, #8
 80083e4:	af00      	add	r7, sp, #0
	u1_t u = OPMODE_LORA;
 80083e6:	2380      	movs	r3, #128	@ 0x80
 80083e8:	71fb      	strb	r3, [r7, #7]
#ifdef CFG_sx1276_radio
	u |= 0x8;   // TBD: sx1276 high freq
 80083ea:	79fb      	ldrb	r3, [r7, #7]
 80083ec:	f043 0308 	orr.w	r3, r3, #8
 80083f0:	71fb      	strb	r3, [r7, #7]
#endif
	writeReg(RegOpMode, u);
 80083f2:	79fb      	ldrb	r3, [r7, #7]
 80083f4:	4619      	mov	r1, r3
 80083f6:	2001      	movs	r0, #1
 80083f8:	f7ff ff4a 	bl	8008290 <writeReg>
}
 80083fc:	bf00      	nop
 80083fe:	3708      	adds	r7, #8
 8008400:	46bd      	mov	sp, r7
 8008402:	bd80      	pop	{r7, pc}

08008404 <opmodeFSK>:

static void opmodeFSK()
{
 8008404:	b580      	push	{r7, lr}
 8008406:	b082      	sub	sp, #8
 8008408:	af00      	add	r7, sp, #0
	u1_t u = 0;
 800840a:	2300      	movs	r3, #0
 800840c:	71fb      	strb	r3, [r7, #7]
#ifdef CFG_sx1276_radio
	u |= 0x8;   // TBD: sx1276 high freq
 800840e:	79fb      	ldrb	r3, [r7, #7]
 8008410:	f043 0308 	orr.w	r3, r3, #8
 8008414:	71fb      	strb	r3, [r7, #7]
#endif
	writeReg(RegOpMode, u);
 8008416:	79fb      	ldrb	r3, [r7, #7]
 8008418:	4619      	mov	r1, r3
 800841a:	2001      	movs	r0, #1
 800841c:	f7ff ff38 	bl	8008290 <writeReg>
}
 8008420:	bf00      	nop
 8008422:	3708      	adds	r7, #8
 8008424:	46bd      	mov	sp, r7
 8008426:	bd80      	pop	{r7, pc}

08008428 <configLoraModem>:

// configure LoRa modem (cfg1, cfg2)
static void configLoraModem()
{
 8008428:	b580      	push	{r7, lr}
 800842a:	b082      	sub	sp, #8
 800842c:	af00      	add	r7, sp, #0
	sf_t sf = getSf(LMIC.rps);
 800842e:	4b54      	ldr	r3, [pc, #336]	@ (8008580 <configLoraModem+0x158>)
 8008430:	89db      	ldrh	r3, [r3, #14]
 8008432:	4618      	mov	r0, r3
 8008434:	f7fc fb28 	bl	8004a88 <getSf>
 8008438:	4603      	mov	r3, r0
 800843a:	713b      	strb	r3, [r7, #4]

#ifdef CFG_sx1276_radio
	u1_t mc1 = 0, mc2 = 0, mc3 = 0;
 800843c:	2300      	movs	r3, #0
 800843e:	71fb      	strb	r3, [r7, #7]
 8008440:	2300      	movs	r3, #0
 8008442:	71bb      	strb	r3, [r7, #6]
 8008444:	2300      	movs	r3, #0
 8008446:	717b      	strb	r3, [r7, #5]

	switch (getBw(LMIC.rps)) {
 8008448:	4b4d      	ldr	r3, [pc, #308]	@ (8008580 <configLoraModem+0x158>)
 800844a:	89db      	ldrh	r3, [r3, #14]
 800844c:	4618      	mov	r0, r3
 800844e:	f7fc fb2b 	bl	8004aa8 <getBw>
 8008452:	4603      	mov	r3, r0
 8008454:	2b02      	cmp	r3, #2
 8008456:	d010      	beq.n	800847a <configLoraModem+0x52>
 8008458:	2b02      	cmp	r3, #2
 800845a:	dc13      	bgt.n	8008484 <configLoraModem+0x5c>
 800845c:	2b00      	cmp	r3, #0
 800845e:	d002      	beq.n	8008466 <configLoraModem+0x3e>
 8008460:	2b01      	cmp	r3, #1
 8008462:	d005      	beq.n	8008470 <configLoraModem+0x48>
 8008464:	e00e      	b.n	8008484 <configLoraModem+0x5c>
	case BW125:
		mc1 |= SX1276_MC1_BW_125;
 8008466:	79fb      	ldrb	r3, [r7, #7]
 8008468:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 800846c:	71fb      	strb	r3, [r7, #7]
		break;
 800846e:	e00b      	b.n	8008488 <configLoraModem+0x60>
	case BW250:
		mc1 |= SX1276_MC1_BW_250;
 8008470:	79fb      	ldrb	r3, [r7, #7]
 8008472:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8008476:	71fb      	strb	r3, [r7, #7]
		break;
 8008478:	e006      	b.n	8008488 <configLoraModem+0x60>
	case BW500:
		mc1 |= SX1276_MC1_BW_500;
 800847a:	79fb      	ldrb	r3, [r7, #7]
 800847c:	f063 036f 	orn	r3, r3, #111	@ 0x6f
 8008480:	71fb      	strb	r3, [r7, #7]
		break;
 8008482:	e001      	b.n	8008488 <configLoraModem+0x60>
	default:
		ASSERT(0);
 8008484:	f7fc fa60 	bl	8004948 <hal_failed>
	}
	switch (getCr(LMIC.rps)) {
 8008488:	4b3d      	ldr	r3, [pc, #244]	@ (8008580 <configLoraModem+0x158>)
 800848a:	89db      	ldrh	r3, [r3, #14]
 800848c:	4618      	mov	r0, r3
 800848e:	f7fc fb1d 	bl	8004acc <getCr>
 8008492:	4603      	mov	r3, r0
 8008494:	2b03      	cmp	r3, #3
 8008496:	d81f      	bhi.n	80084d8 <configLoraModem+0xb0>
 8008498:	a201      	add	r2, pc, #4	@ (adr r2, 80084a0 <configLoraModem+0x78>)
 800849a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800849e:	bf00      	nop
 80084a0:	080084b1 	.word	0x080084b1
 80084a4:	080084bb 	.word	0x080084bb
 80084a8:	080084c5 	.word	0x080084c5
 80084ac:	080084cf 	.word	0x080084cf
	case CR_4_5:
		mc1 |= SX1276_MC1_CR_4_5;
 80084b0:	79fb      	ldrb	r3, [r7, #7]
 80084b2:	f043 0302 	orr.w	r3, r3, #2
 80084b6:	71fb      	strb	r3, [r7, #7]
		break;
 80084b8:	e010      	b.n	80084dc <configLoraModem+0xb4>
	case CR_4_6:
		mc1 |= SX1276_MC1_CR_4_6;
 80084ba:	79fb      	ldrb	r3, [r7, #7]
 80084bc:	f043 0304 	orr.w	r3, r3, #4
 80084c0:	71fb      	strb	r3, [r7, #7]
		break;
 80084c2:	e00b      	b.n	80084dc <configLoraModem+0xb4>
	case CR_4_7:
		mc1 |= SX1276_MC1_CR_4_7;
 80084c4:	79fb      	ldrb	r3, [r7, #7]
 80084c6:	f043 0306 	orr.w	r3, r3, #6
 80084ca:	71fb      	strb	r3, [r7, #7]
		break;
 80084cc:	e006      	b.n	80084dc <configLoraModem+0xb4>
	case CR_4_8:
		mc1 |= SX1276_MC1_CR_4_8;
 80084ce:	79fb      	ldrb	r3, [r7, #7]
 80084d0:	f043 0308 	orr.w	r3, r3, #8
 80084d4:	71fb      	strb	r3, [r7, #7]
		break;
 80084d6:	e001      	b.n	80084dc <configLoraModem+0xb4>
	default:
		ASSERT(0);
 80084d8:	f7fc fa36 	bl	8004948 <hal_failed>
	}

	if (getIh(LMIC.rps)) {
 80084dc:	4b28      	ldr	r3, [pc, #160]	@ (8008580 <configLoraModem+0x158>)
 80084de:	89db      	ldrh	r3, [r3, #14]
 80084e0:	4618      	mov	r0, r3
 80084e2:	f7fc fb45 	bl	8004b70 <getIh>
 80084e6:	4603      	mov	r3, r0
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	d00e      	beq.n	800850a <configLoraModem+0xe2>
		mc1 |= SX1276_MC1_IMPLICIT_HEADER_MODE_ON;
 80084ec:	79fb      	ldrb	r3, [r7, #7]
 80084ee:	f043 0301 	orr.w	r3, r3, #1
 80084f2:	71fb      	strb	r3, [r7, #7]
		writeReg(LORARegPayloadLength, getIh(LMIC.rps)); // required length
 80084f4:	4b22      	ldr	r3, [pc, #136]	@ (8008580 <configLoraModem+0x158>)
 80084f6:	89db      	ldrh	r3, [r3, #14]
 80084f8:	4618      	mov	r0, r3
 80084fa:	f7fc fb39 	bl	8004b70 <getIh>
 80084fe:	4603      	mov	r3, r0
 8008500:	b2db      	uxtb	r3, r3
 8008502:	4619      	mov	r1, r3
 8008504:	2022      	movs	r0, #34	@ 0x22
 8008506:	f7ff fec3 	bl	8008290 <writeReg>
	}
	// set ModemConfig1
	writeReg(LORARegModemConfig1, mc1);
 800850a:	79fb      	ldrb	r3, [r7, #7]
 800850c:	4619      	mov	r1, r3
 800850e:	201d      	movs	r0, #29
 8008510:	f7ff febe 	bl	8008290 <writeReg>

	mc2 = (SX1272_MC2_SF7 + ((sf - 1) << 4));
 8008514:	793b      	ldrb	r3, [r7, #4]
 8008516:	3b01      	subs	r3, #1
 8008518:	b2db      	uxtb	r3, r3
 800851a:	011b      	lsls	r3, r3, #4
 800851c:	b2db      	uxtb	r3, r3
 800851e:	3370      	adds	r3, #112	@ 0x70
 8008520:	71bb      	strb	r3, [r7, #6]
	if (getNocrc(LMIC.rps) == 0) {
 8008522:	4b17      	ldr	r3, [pc, #92]	@ (8008580 <configLoraModem+0x158>)
 8008524:	89db      	ldrh	r3, [r3, #14]
 8008526:	4618      	mov	r0, r3
 8008528:	f7fc fafb 	bl	8004b22 <getNocrc>
 800852c:	4603      	mov	r3, r0
 800852e:	2b00      	cmp	r3, #0
 8008530:	d103      	bne.n	800853a <configLoraModem+0x112>
		mc2 |= SX1276_MC2_RX_PAYLOAD_CRCON;
 8008532:	79bb      	ldrb	r3, [r7, #6]
 8008534:	f043 0304 	orr.w	r3, r3, #4
 8008538:	71bb      	strb	r3, [r7, #6]
	}
	writeReg(LORARegModemConfig2, mc2);
 800853a:	79bb      	ldrb	r3, [r7, #6]
 800853c:	4619      	mov	r1, r3
 800853e:	201e      	movs	r0, #30
 8008540:	f7ff fea6 	bl	8008290 <writeReg>

	mc3 = SX1276_MC3_AGCAUTO;
 8008544:	2304      	movs	r3, #4
 8008546:	717b      	strb	r3, [r7, #5]
	if ((sf == SF11 || sf == SF12) && getBw(LMIC.rps) == BW125) {
 8008548:	793b      	ldrb	r3, [r7, #4]
 800854a:	2b05      	cmp	r3, #5
 800854c:	d002      	beq.n	8008554 <configLoraModem+0x12c>
 800854e:	793b      	ldrb	r3, [r7, #4]
 8008550:	2b06      	cmp	r3, #6
 8008552:	d10b      	bne.n	800856c <configLoraModem+0x144>
 8008554:	4b0a      	ldr	r3, [pc, #40]	@ (8008580 <configLoraModem+0x158>)
 8008556:	89db      	ldrh	r3, [r3, #14]
 8008558:	4618      	mov	r0, r3
 800855a:	f7fc faa5 	bl	8004aa8 <getBw>
 800855e:	4603      	mov	r3, r0
 8008560:	2b00      	cmp	r3, #0
 8008562:	d103      	bne.n	800856c <configLoraModem+0x144>
		mc3 |= SX1276_MC3_LOW_DATA_RATE_OPTIMIZE;
 8008564:	797b      	ldrb	r3, [r7, #5]
 8008566:	f043 0308 	orr.w	r3, r3, #8
 800856a:	717b      	strb	r3, [r7, #5]
	}
	writeReg(LORARegModemConfig3, mc3);
 800856c:	797b      	ldrb	r3, [r7, #5]
 800856e:	4619      	mov	r1, r3
 8008570:	2026      	movs	r0, #38	@ 0x26
 8008572:	f7ff fe8d 	bl	8008290 <writeReg>
#endif

#else
#error Missing CFG_sx1272_radio/CFG_sx1276_radio
#endif /* CFG_sx1272_radio */
}
 8008576:	bf00      	nop
 8008578:	3708      	adds	r7, #8
 800857a:	46bd      	mov	sp, r7
 800857c:	bd80      	pop	{r7, pc}
 800857e:	bf00      	nop
 8008580:	2000033c 	.word	0x2000033c

08008584 <configChannel>:

static void configChannel()
{
 8008584:	b5b0      	push	{r4, r5, r7, lr}
 8008586:	b082      	sub	sp, #8
 8008588:	af00      	add	r7, sp, #0
	// set frequency: FQ = (FRF * 32 Mhz) / (2 ^ 19)
	u8_t frf = ((u8_t) LMIC.freq << 19) / 32000000;
 800858a:	4c1b      	ldr	r4, [pc, #108]	@ (80085f8 <configChannel+0x74>)
 800858c:	68a4      	ldr	r4, [r4, #8]
 800858e:	2500      	movs	r5, #0
 8008590:	4622      	mov	r2, r4
 8008592:	462b      	mov	r3, r5
 8008594:	0b51      	lsrs	r1, r2, #13
 8008596:	04d0      	lsls	r0, r2, #19
 8008598:	4a18      	ldr	r2, [pc, #96]	@ (80085fc <configChannel+0x78>)
 800859a:	f04f 0300 	mov.w	r3, #0
 800859e:	f7f8 fad5 	bl	8000b4c <__aeabi_uldivmod>
 80085a2:	4602      	mov	r2, r0
 80085a4:	460b      	mov	r3, r1
 80085a6:	e9c7 2300 	strd	r2, r3, [r7]
	writeReg(RegFrfMsb, (u1_t) (frf >> 16));
 80085aa:	e9d7 0100 	ldrd	r0, r1, [r7]
 80085ae:	f04f 0200 	mov.w	r2, #0
 80085b2:	f04f 0300 	mov.w	r3, #0
 80085b6:	0c02      	lsrs	r2, r0, #16
 80085b8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80085bc:	0c0b      	lsrs	r3, r1, #16
 80085be:	b2d3      	uxtb	r3, r2
 80085c0:	4619      	mov	r1, r3
 80085c2:	2006      	movs	r0, #6
 80085c4:	f7ff fe64 	bl	8008290 <writeReg>
	writeReg(RegFrfMid, (u1_t) (frf >> 8));
 80085c8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80085cc:	f04f 0200 	mov.w	r2, #0
 80085d0:	f04f 0300 	mov.w	r3, #0
 80085d4:	0a02      	lsrs	r2, r0, #8
 80085d6:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 80085da:	0a0b      	lsrs	r3, r1, #8
 80085dc:	b2d3      	uxtb	r3, r2
 80085de:	4619      	mov	r1, r3
 80085e0:	2007      	movs	r0, #7
 80085e2:	f7ff fe55 	bl	8008290 <writeReg>
	writeReg(RegFrfLsb, (u1_t) (frf >> 0));
 80085e6:	783b      	ldrb	r3, [r7, #0]
 80085e8:	4619      	mov	r1, r3
 80085ea:	2008      	movs	r0, #8
 80085ec:	f7ff fe50 	bl	8008290 <writeReg>
}
 80085f0:	bf00      	nop
 80085f2:	3708      	adds	r7, #8
 80085f4:	46bd      	mov	sp, r7
 80085f6:	bdb0      	pop	{r4, r5, r7, pc}
 80085f8:	2000033c 	.word	0x2000033c
 80085fc:	01e84800 	.word	0x01e84800

08008600 <configPower>:

static void configPower()
{
 8008600:	b580      	push	{r7, lr}
 8008602:	b082      	sub	sp, #8
 8008604:	af00      	add	r7, sp, #0
#ifdef CFG_sx1276_radio
	// no boost used for now
	s1_t pw = (s1_t) LMIC.txpow;
 8008606:	4b15      	ldr	r3, [pc, #84]	@ (800865c <configPower+0x5c>)
 8008608:	7c9b      	ldrb	r3, [r3, #18]
 800860a:	71fb      	strb	r3, [r7, #7]
	if (pw >= 17) {
 800860c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008610:	2b10      	cmp	r3, #16
 8008612:	dd02      	ble.n	800861a <configPower+0x1a>
		pw = 15;
 8008614:	230f      	movs	r3, #15
 8008616:	71fb      	strb	r3, [r7, #7]
 8008618:	e005      	b.n	8008626 <configPower+0x26>
	} else if (pw < 2) {
 800861a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800861e:	2b01      	cmp	r3, #1
 8008620:	dc01      	bgt.n	8008626 <configPower+0x26>
		pw = 2;
 8008622:	2302      	movs	r3, #2
 8008624:	71fb      	strb	r3, [r7, #7]
	}
	// check board type for BOOST pin
	writeReg(RegPaConfig, (u1_t) (0x80 | (pw & 0xf)));
 8008626:	79fb      	ldrb	r3, [r7, #7]
 8008628:	f003 030f 	and.w	r3, r3, #15
 800862c:	b25b      	sxtb	r3, r3
 800862e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8008632:	b25b      	sxtb	r3, r3
 8008634:	b2db      	uxtb	r3, r3
 8008636:	4619      	mov	r1, r3
 8008638:	2009      	movs	r0, #9
 800863a:	f7ff fe29 	bl	8008290 <writeReg>
	writeReg(RegPaDac, readReg(RegPaDac) | 0x4);
 800863e:	205a      	movs	r0, #90	@ 0x5a
 8008640:	f7ff fe43 	bl	80082ca <readReg>
 8008644:	4603      	mov	r3, r0
 8008646:	f043 0304 	orr.w	r3, r3, #4
 800864a:	b2db      	uxtb	r3, r3
 800864c:	4619      	mov	r1, r3
 800864e:	205a      	movs	r0, #90	@ 0x5a
 8008650:	f7ff fe1e 	bl	8008290 <writeReg>
    }
    writeReg(RegPaConfig, (u1_t)(0x80|(pw-2)));
#else
#error Missing CFG_sx1272_radio/CFG_sx1276_radio
#endif /* CFG_sx1272_radio */
}
 8008654:	bf00      	nop
 8008656:	3708      	adds	r7, #8
 8008658:	46bd      	mov	sp, r7
 800865a:	bd80      	pop	{r7, pc}
 800865c:	2000033c 	.word	0x2000033c

08008660 <txfsk>:

static void txfsk()
{
 8008660:	b580      	push	{r7, lr}
 8008662:	af00      	add	r7, sp, #0
	// select FSK modem (from sleep mode)
	writeReg(RegOpMode, 0x10); // FSK, BT=0.5
 8008664:	2110      	movs	r1, #16
 8008666:	2001      	movs	r0, #1
 8008668:	f7ff fe12 	bl	8008290 <writeReg>
	ASSERT(readReg(RegOpMode) == 0x10);
 800866c:	2001      	movs	r0, #1
 800866e:	f7ff fe2c 	bl	80082ca <readReg>
 8008672:	4603      	mov	r3, r0
 8008674:	2b10      	cmp	r3, #16
 8008676:	d001      	beq.n	800867c <txfsk+0x1c>
 8008678:	f7fc f966 	bl	8004948 <hal_failed>
	// enter standby mode (required for FIFO loading))
	opmode(OPMODE_STANDBY);
 800867c:	2001      	movs	r0, #1
 800867e:	f7ff fe95 	bl	80083ac <opmode>
	// set bitrate
	writeReg(FSKRegBitrateMsb, 0x02); // 50kbps
 8008682:	2102      	movs	r1, #2
 8008684:	2002      	movs	r0, #2
 8008686:	f7ff fe03 	bl	8008290 <writeReg>
	writeReg(FSKRegBitrateLsb, 0x80);
 800868a:	2180      	movs	r1, #128	@ 0x80
 800868c:	2003      	movs	r0, #3
 800868e:	f7ff fdff 	bl	8008290 <writeReg>
	// set frequency deviation
	writeReg(FSKRegFdevMsb, 0x01); // +/- 25kHz
 8008692:	2101      	movs	r1, #1
 8008694:	2004      	movs	r0, #4
 8008696:	f7ff fdfb 	bl	8008290 <writeReg>
	writeReg(FSKRegFdevLsb, 0x99);
 800869a:	2199      	movs	r1, #153	@ 0x99
 800869c:	2005      	movs	r0, #5
 800869e:	f7ff fdf7 	bl	8008290 <writeReg>
	// frame and packet handler settings
	writeReg(FSKRegPreambleMsb, 0x00);
 80086a2:	2100      	movs	r1, #0
 80086a4:	2025      	movs	r0, #37	@ 0x25
 80086a6:	f7ff fdf3 	bl	8008290 <writeReg>
	writeReg(FSKRegPreambleLsb, 0x05);
 80086aa:	2105      	movs	r1, #5
 80086ac:	2026      	movs	r0, #38	@ 0x26
 80086ae:	f7ff fdef 	bl	8008290 <writeReg>
	writeReg(FSKRegSyncConfig, 0x12);
 80086b2:	2112      	movs	r1, #18
 80086b4:	2027      	movs	r0, #39	@ 0x27
 80086b6:	f7ff fdeb 	bl	8008290 <writeReg>
	writeReg(FSKRegPacketConfig1, 0xD0);
 80086ba:	21d0      	movs	r1, #208	@ 0xd0
 80086bc:	2030      	movs	r0, #48	@ 0x30
 80086be:	f7ff fde7 	bl	8008290 <writeReg>
	writeReg(FSKRegPacketConfig2, 0x40);
 80086c2:	2140      	movs	r1, #64	@ 0x40
 80086c4:	2031      	movs	r0, #49	@ 0x31
 80086c6:	f7ff fde3 	bl	8008290 <writeReg>
	writeReg(FSKRegSyncValue1, 0xC1);
 80086ca:	21c1      	movs	r1, #193	@ 0xc1
 80086cc:	2028      	movs	r0, #40	@ 0x28
 80086ce:	f7ff fddf 	bl	8008290 <writeReg>
	writeReg(FSKRegSyncValue2, 0x94);
 80086d2:	2194      	movs	r1, #148	@ 0x94
 80086d4:	2029      	movs	r0, #41	@ 0x29
 80086d6:	f7ff fddb 	bl	8008290 <writeReg>
	writeReg(FSKRegSyncValue3, 0xC1);
 80086da:	21c1      	movs	r1, #193	@ 0xc1
 80086dc:	202a      	movs	r0, #42	@ 0x2a
 80086de:	f7ff fdd7 	bl	8008290 <writeReg>
	// configure frequency
	configChannel();
 80086e2:	f7ff ff4f 	bl	8008584 <configChannel>
	// configure output power
	configPower();
 80086e6:	f7ff ff8b 	bl	8008600 <configPower>

	// set the IRQ mapping DIO0=PacketSent DIO1=NOP DIO2=NOP
	writeReg(RegDioMapping1,
 80086ea:	2134      	movs	r1, #52	@ 0x34
 80086ec:	2040      	movs	r0, #64	@ 0x40
 80086ee:	f7ff fdcf 	bl	8008290 <writeReg>
			MAP_DIO0_FSK_READY | MAP_DIO1_FSK_NOP | MAP_DIO2_FSK_TXNOP);

	// initialize the payload size and address pointers    
	writeReg(FSKRegPayloadLength, LMIC.dataLen + 1); // (insert length byte into payload))
 80086f2:	4b10      	ldr	r3, [pc, #64]	@ (8008734 <txfsk+0xd4>)
 80086f4:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 80086f8:	3301      	adds	r3, #1
 80086fa:	b2db      	uxtb	r3, r3
 80086fc:	4619      	mov	r1, r3
 80086fe:	2032      	movs	r0, #50	@ 0x32
 8008700:	f7ff fdc6 	bl	8008290 <writeReg>

	// download length byte and buffer to the radio FIFO
	writeReg(RegFifo, LMIC.dataLen);
 8008704:	4b0b      	ldr	r3, [pc, #44]	@ (8008734 <txfsk+0xd4>)
 8008706:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 800870a:	4619      	mov	r1, r3
 800870c:	2000      	movs	r0, #0
 800870e:	f7ff fdbf 	bl	8008290 <writeReg>
	writeBuf(RegFifo, LMIC.frame, LMIC.dataLen);
 8008712:	4b08      	ldr	r3, [pc, #32]	@ (8008734 <txfsk+0xd4>)
 8008714:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 8008718:	461a      	mov	r2, r3
 800871a:	4907      	ldr	r1, [pc, #28]	@ (8008738 <txfsk+0xd8>)
 800871c:	2000      	movs	r0, #0
 800871e:	f7ff fdf0 	bl	8008302 <writeBuf>

	// enable antenna switch for TX
	hal_pin_rxtx(1);
 8008722:	2001      	movs	r0, #1
 8008724:	f7fb ff91 	bl	800464a <hal_pin_rxtx>

	// now we actually start the transmission
	opmode(OPMODE_TX);
 8008728:	2003      	movs	r0, #3
 800872a:	f7ff fe3f 	bl	80083ac <opmode>
}
 800872e:	bf00      	nop
 8008730:	bd80      	pop	{r7, pc}
 8008732:	bf00      	nop
 8008734:	2000033c 	.word	0x2000033c
 8008738:	20000484 	.word	0x20000484

0800873c <txlora>:

static void txlora()
{
 800873c:	b580      	push	{r7, lr}
 800873e:	af00      	add	r7, sp, #0
	// select LoRa modem (from sleep mode)
	//writeReg(RegOpMode, OPMODE_LORA);
	opmodeLora();
 8008740:	f7ff fe4e 	bl	80083e0 <opmodeLora>
	ASSERT((readReg(RegOpMode) & OPMODE_LORA) != 0);
 8008744:	2001      	movs	r0, #1
 8008746:	f7ff fdc0 	bl	80082ca <readReg>
 800874a:	4603      	mov	r3, r0
 800874c:	b25b      	sxtb	r3, r3
 800874e:	2b00      	cmp	r3, #0
 8008750:	db01      	blt.n	8008756 <txlora+0x1a>
 8008752:	f7fc f8f9 	bl	8004948 <hal_failed>

	// enter standby mode (required for FIFO loading))
	opmode(OPMODE_STANDBY);
 8008756:	2001      	movs	r0, #1
 8008758:	f7ff fe28 	bl	80083ac <opmode>
	// configure LoRa modem (cfg1, cfg2)
	configLoraModem();
 800875c:	f7ff fe64 	bl	8008428 <configLoraModem>
	// configure frequency
	configChannel();
 8008760:	f7ff ff10 	bl	8008584 <configChannel>
	// configure output power
	writeReg(RegPaRamp, (readReg(RegPaRamp) & 0xF0) | 0x08); // set PA ramp-up time 50 uSec
 8008764:	200a      	movs	r0, #10
 8008766:	f7ff fdb0 	bl	80082ca <readReg>
 800876a:	4603      	mov	r3, r0
 800876c:	b25b      	sxtb	r3, r3
 800876e:	f023 030f 	bic.w	r3, r3, #15
 8008772:	b25b      	sxtb	r3, r3
 8008774:	f043 0308 	orr.w	r3, r3, #8
 8008778:	b25b      	sxtb	r3, r3
 800877a:	b2db      	uxtb	r3, r3
 800877c:	4619      	mov	r1, r3
 800877e:	200a      	movs	r0, #10
 8008780:	f7ff fd86 	bl	8008290 <writeReg>
	configPower();
 8008784:	f7ff ff3c 	bl	8008600 <configPower>
	// set sync word
	writeReg(LORARegSyncWord, LORA_MAC_PREAMBLE);
 8008788:	2134      	movs	r1, #52	@ 0x34
 800878a:	2039      	movs	r0, #57	@ 0x39
 800878c:	f7ff fd80 	bl	8008290 <writeReg>

	// set the IRQ mapping DIO0=TxDone DIO1=NOP DIO2=NOP
	writeReg(RegDioMapping1,
 8008790:	21f0      	movs	r1, #240	@ 0xf0
 8008792:	2040      	movs	r0, #64	@ 0x40
 8008794:	f7ff fd7c 	bl	8008290 <writeReg>
			MAP_DIO0_LORA_TXDONE | MAP_DIO1_LORA_NOP | MAP_DIO2_LORA_NOP);
	// clear all radio IRQ flags
	writeReg(LORARegIrqFlags, 0xFF);
 8008798:	21ff      	movs	r1, #255	@ 0xff
 800879a:	2012      	movs	r0, #18
 800879c:	f7ff fd78 	bl	8008290 <writeReg>
	// mask all IRQs but TxDone
	writeReg(LORARegIrqFlagsMask, ~IRQ_LORA_TXDONE_MASK);
 80087a0:	21f7      	movs	r1, #247	@ 0xf7
 80087a2:	2011      	movs	r0, #17
 80087a4:	f7ff fd74 	bl	8008290 <writeReg>

	// initialize the payload size and address pointers    
	writeReg(LORARegFifoTxBaseAddr, 0x00);
 80087a8:	2100      	movs	r1, #0
 80087aa:	200e      	movs	r0, #14
 80087ac:	f7ff fd70 	bl	8008290 <writeReg>
	writeReg(LORARegFifoAddrPtr, 0x00);
 80087b0:	2100      	movs	r1, #0
 80087b2:	200d      	movs	r0, #13
 80087b4:	f7ff fd6c 	bl	8008290 <writeReg>
	writeReg(LORARegPayloadLength, LMIC.dataLen);
 80087b8:	4b0b      	ldr	r3, [pc, #44]	@ (80087e8 <txlora+0xac>)
 80087ba:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 80087be:	4619      	mov	r1, r3
 80087c0:	2022      	movs	r0, #34	@ 0x22
 80087c2:	f7ff fd65 	bl	8008290 <writeReg>

	// download buffer to the radio FIFO
	writeBuf(RegFifo, LMIC.frame, LMIC.dataLen);
 80087c6:	4b08      	ldr	r3, [pc, #32]	@ (80087e8 <txlora+0xac>)
 80087c8:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 80087cc:	461a      	mov	r2, r3
 80087ce:	4907      	ldr	r1, [pc, #28]	@ (80087ec <txlora+0xb0>)
 80087d0:	2000      	movs	r0, #0
 80087d2:	f7ff fd96 	bl	8008302 <writeBuf>

	// enable antenna switch for TX
	hal_pin_rxtx(1);
 80087d6:	2001      	movs	r0, #1
 80087d8:	f7fb ff37 	bl	800464a <hal_pin_rxtx>

	// now we actually start the transmission
	opmode(OPMODE_TX);
 80087dc:	2003      	movs	r0, #3
 80087de:	f7ff fde5 	bl	80083ac <opmode>
}
 80087e2:	bf00      	nop
 80087e4:	bd80      	pop	{r7, pc}
 80087e6:	bf00      	nop
 80087e8:	2000033c 	.word	0x2000033c
 80087ec:	20000484 	.word	0x20000484

080087f0 <starttx>:

// start transmitter (buf=LMIC.frame, len=LMIC.dataLen)
static void starttx()
{
 80087f0:	b580      	push	{r7, lr}
 80087f2:	af00      	add	r7, sp, #0
	ASSERT((readReg(RegOpMode) & OPMODE_MASK) == OPMODE_SLEEP);
 80087f4:	2001      	movs	r0, #1
 80087f6:	f7ff fd68 	bl	80082ca <readReg>
 80087fa:	4603      	mov	r3, r0
 80087fc:	f003 0307 	and.w	r3, r3, #7
 8008800:	2b00      	cmp	r3, #0
 8008802:	d001      	beq.n	8008808 <starttx+0x18>
 8008804:	f7fc f8a0 	bl	8004948 <hal_failed>
	if (getSf(LMIC.rps) == FSK) { // FSK modem
 8008808:	4b07      	ldr	r3, [pc, #28]	@ (8008828 <starttx+0x38>)
 800880a:	89db      	ldrh	r3, [r3, #14]
 800880c:	4618      	mov	r0, r3
 800880e:	f7fc f93b 	bl	8004a88 <getSf>
 8008812:	4603      	mov	r3, r0
 8008814:	2b00      	cmp	r3, #0
 8008816:	d102      	bne.n	800881e <starttx+0x2e>
		txfsk();
 8008818:	f7ff ff22 	bl	8008660 <txfsk>
	} else { // LoRa modem
		txlora();
	}
	// the radio will go back to STANDBY mode as soon as the TX is finished
	// the corresponding IRQ will inform us about completion.
}
 800881c:	e001      	b.n	8008822 <starttx+0x32>
		txlora();
 800881e:	f7ff ff8d 	bl	800873c <txlora>
}
 8008822:	bf00      	nop
 8008824:	bd80      	pop	{r7, pc}
 8008826:	bf00      	nop
 8008828:	2000033c 	.word	0x2000033c

0800882c <rxlora>:
		| IRQ_LORA_RXTOUT_MASK, [RXMODE_SCAN] = IRQ_LORA_RXDONE_MASK,
		[RXMODE_RSSI] = 0x00, };

// start LoRa receiver (time=LMIC.rxtime, timeout=LMIC.rxsyms, result=LMIC.frame[LMIC.dataLen])
static void rxlora(u1_t rxmode)
{
 800882c:	b580      	push	{r7, lr}
 800882e:	b082      	sub	sp, #8
 8008830:	af00      	add	r7, sp, #0
 8008832:	4603      	mov	r3, r0
 8008834:	71fb      	strb	r3, [r7, #7]
	// select LoRa modem (from sleep mode)
	opmodeLora();
 8008836:	f7ff fdd3 	bl	80083e0 <opmodeLora>
	ASSERT((readReg(RegOpMode) & OPMODE_LORA) != 0);
 800883a:	2001      	movs	r0, #1
 800883c:	f7ff fd45 	bl	80082ca <readReg>
 8008840:	4603      	mov	r3, r0
 8008842:	b25b      	sxtb	r3, r3
 8008844:	2b00      	cmp	r3, #0
 8008846:	db01      	blt.n	800884c <rxlora+0x20>
 8008848:	f7fc f87e 	bl	8004948 <hal_failed>
	// enter standby mode (warm up))
	opmode(OPMODE_STANDBY);
 800884c:	2001      	movs	r0, #1
 800884e:	f7ff fdad 	bl	80083ac <opmode>
	// don't use MAC settings at startup
	if (rxmode == RXMODE_RSSI) { // use fixed settings for rssi scan
 8008852:	79fb      	ldrb	r3, [r7, #7]
 8008854:	2b02      	cmp	r3, #2
 8008856:	d108      	bne.n	800886a <rxlora+0x3e>
		writeReg(LORARegModemConfig1, RXLORA_RXMODE_RSSI_REG_MODEM_CONFIG1);
 8008858:	210a      	movs	r1, #10
 800885a:	201d      	movs	r0, #29
 800885c:	f7ff fd18 	bl	8008290 <writeReg>
		writeReg(LORARegModemConfig2, RXLORA_RXMODE_RSSI_REG_MODEM_CONFIG2);
 8008860:	2170      	movs	r1, #112	@ 0x70
 8008862:	201e      	movs	r0, #30
 8008864:	f7ff fd14 	bl	8008290 <writeReg>
 8008868:	e003      	b.n	8008872 <rxlora+0x46>
	} else { // single or continuous rx mode
		// configure LoRa modem (cfg1, cfg2)
		configLoraModem();
 800886a:	f7ff fddd 	bl	8008428 <configLoraModem>
		// configure frequency
		configChannel();
 800886e:	f7ff fe89 	bl	8008584 <configChannel>
	}
	// set LNA gain
	writeReg(RegLna, LNA_RX_GAIN);
 8008872:	2121      	movs	r1, #33	@ 0x21
 8008874:	200c      	movs	r0, #12
 8008876:	f7ff fd0b 	bl	8008290 <writeReg>
	// set max payload size
	writeReg(LORARegPayloadMaxLength, 64);
 800887a:	2140      	movs	r1, #64	@ 0x40
 800887c:	2023      	movs	r0, #35	@ 0x23
 800887e:	f7ff fd07 	bl	8008290 <writeReg>
	// use inverted I/Q signal (prevent mote-to-mote communication)

	// XXX: use flag to switch on/off inversion
	if (LMIC.noRXIQinversion) {
 8008882:	4b26      	ldr	r3, [pc, #152]	@ (800891c <rxlora+0xf0>)
 8008884:	f893 31a8 	ldrb.w	r3, [r3, #424]	@ 0x1a8
 8008888:	2b00      	cmp	r3, #0
 800888a:	d00b      	beq.n	80088a4 <rxlora+0x78>
		writeReg(LORARegInvertIQ, readReg(LORARegInvertIQ) & ~(1 << 6));
 800888c:	2033      	movs	r0, #51	@ 0x33
 800888e:	f7ff fd1c 	bl	80082ca <readReg>
 8008892:	4603      	mov	r3, r0
 8008894:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008898:	b2db      	uxtb	r3, r3
 800889a:	4619      	mov	r1, r3
 800889c:	2033      	movs	r0, #51	@ 0x33
 800889e:	f7ff fcf7 	bl	8008290 <writeReg>
 80088a2:	e00a      	b.n	80088ba <rxlora+0x8e>
	} else {
		writeReg(LORARegInvertIQ, readReg(LORARegInvertIQ) | (1 << 6));
 80088a4:	2033      	movs	r0, #51	@ 0x33
 80088a6:	f7ff fd10 	bl	80082ca <readReg>
 80088aa:	4603      	mov	r3, r0
 80088ac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80088b0:	b2db      	uxtb	r3, r3
 80088b2:	4619      	mov	r1, r3
 80088b4:	2033      	movs	r0, #51	@ 0x33
 80088b6:	f7ff fceb 	bl	8008290 <writeReg>
	}

	// set symbol timeout (for single rx)
	writeReg(LORARegSymbTimeoutLsb, LMIC.rxsyms);
 80088ba:	4b18      	ldr	r3, [pc, #96]	@ (800891c <rxlora+0xf0>)
 80088bc:	7c1b      	ldrb	r3, [r3, #16]
 80088be:	4619      	mov	r1, r3
 80088c0:	201f      	movs	r0, #31
 80088c2:	f7ff fce5 	bl	8008290 <writeReg>
	// set sync word
	writeReg(LORARegSyncWord, LORA_MAC_PREAMBLE);
 80088c6:	2134      	movs	r1, #52	@ 0x34
 80088c8:	2039      	movs	r0, #57	@ 0x39
 80088ca:	f7ff fce1 	bl	8008290 <writeReg>

	// configure DIO mapping DIO0=RxDone DIO1=RxTout DIO2=NOP
	writeReg(RegDioMapping1,
 80088ce:	21c0      	movs	r1, #192	@ 0xc0
 80088d0:	2040      	movs	r0, #64	@ 0x40
 80088d2:	f7ff fcdd 	bl	8008290 <writeReg>
			MAP_DIO0_LORA_RXDONE | MAP_DIO1_LORA_RXTOUT | MAP_DIO2_LORA_NOP);
	// clear all radio IRQ flags
	writeReg(LORARegIrqFlags, 0xFF);
 80088d6:	21ff      	movs	r1, #255	@ 0xff
 80088d8:	2012      	movs	r0, #18
 80088da:	f7ff fcd9 	bl	8008290 <writeReg>
	// enable required radio IRQs
	writeReg(LORARegIrqFlagsMask, ~rxlorairqmask[rxmode]);
 80088de:	79fb      	ldrb	r3, [r7, #7]
 80088e0:	4a0f      	ldr	r2, [pc, #60]	@ (8008920 <rxlora+0xf4>)
 80088e2:	5cd3      	ldrb	r3, [r2, r3]
 80088e4:	43db      	mvns	r3, r3
 80088e6:	b2db      	uxtb	r3, r3
 80088e8:	4619      	mov	r1, r3
 80088ea:	2011      	movs	r0, #17
 80088ec:	f7ff fcd0 	bl	8008290 <writeReg>

	// enable antenna switch for RX
	hal_pin_rxtx(0);
 80088f0:	2000      	movs	r0, #0
 80088f2:	f7fb feaa 	bl	800464a <hal_pin_rxtx>

	// now instruct the radio to receive
	if (rxmode == RXMODE_SINGLE) { // single rx
 80088f6:	79fb      	ldrb	r3, [r7, #7]
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d108      	bne.n	800890e <rxlora+0xe2>
		hal_waitUntil(LMIC.rxtime); // busy wait until exact rx time
 80088fc:	4b07      	ldr	r3, [pc, #28]	@ (800891c <rxlora+0xf0>)
 80088fe:	685b      	ldr	r3, [r3, #4]
 8008900:	4618      	mov	r0, r3
 8008902:	f7fb ff90 	bl	8004826 <hal_waitUntil>
		opmode(OPMODE_RX_SINGLE);
 8008906:	2006      	movs	r0, #6
 8008908:	f7ff fd50 	bl	80083ac <opmode>
	} else { // continous rx (scan or rssi)
		opmode(OPMODE_RX);
	}
}
 800890c:	e002      	b.n	8008914 <rxlora+0xe8>
		opmode(OPMODE_RX);
 800890e:	2005      	movs	r0, #5
 8008910:	f7ff fd4c 	bl	80083ac <opmode>
}
 8008914:	bf00      	nop
 8008916:	3708      	adds	r7, #8
 8008918:	46bd      	mov	sp, r7
 800891a:	bd80      	pop	{r7, pc}
 800891c:	2000033c 	.word	0x2000033c
 8008920:	080112cc 	.word	0x080112cc

08008924 <rxfsk>:

static void rxfsk(u1_t rxmode)
{
 8008924:	b580      	push	{r7, lr}
 8008926:	b082      	sub	sp, #8
 8008928:	af00      	add	r7, sp, #0
 800892a:	4603      	mov	r3, r0
 800892c:	71fb      	strb	r3, [r7, #7]
	// only single rx (no continuous scanning, no noise sampling)
	ASSERT(rxmode == RXMODE_SINGLE);
 800892e:	79fb      	ldrb	r3, [r7, #7]
 8008930:	2b00      	cmp	r3, #0
 8008932:	d001      	beq.n	8008938 <rxfsk+0x14>
 8008934:	f7fc f808 	bl	8004948 <hal_failed>
	// select FSK modem (from sleep mode)
	//writeReg(RegOpMode, 0x00); // (not LoRa)
	opmodeFSK();
 8008938:	f7ff fd64 	bl	8008404 <opmodeFSK>
	ASSERT((readReg(RegOpMode) & OPMODE_LORA) == 0);
 800893c:	2001      	movs	r0, #1
 800893e:	f7ff fcc4 	bl	80082ca <readReg>
 8008942:	4603      	mov	r3, r0
 8008944:	b25b      	sxtb	r3, r3
 8008946:	2b00      	cmp	r3, #0
 8008948:	da01      	bge.n	800894e <rxfsk+0x2a>
 800894a:	f7fb fffd 	bl	8004948 <hal_failed>
	// enter standby mode (warm up))
	opmode(OPMODE_STANDBY);
 800894e:	2001      	movs	r0, #1
 8008950:	f7ff fd2c 	bl	80083ac <opmode>
	// configure frequency
	configChannel();
 8008954:	f7ff fe16 	bl	8008584 <configChannel>
	// set LNA gain
	//writeReg(RegLna, 0x20|0x03); // max gain, boost enable
	writeReg(RegLna, LNA_RX_GAIN);
 8008958:	2121      	movs	r1, #33	@ 0x21
 800895a:	200c      	movs	r0, #12
 800895c:	f7ff fc98 	bl	8008290 <writeReg>
	// configure receiver
	writeReg(FSKRegRxConfig, 0x1E); // AFC auto, AGC, trigger on preamble?!?
 8008960:	211e      	movs	r1, #30
 8008962:	200d      	movs	r0, #13
 8008964:	f7ff fc94 	bl	8008290 <writeReg>
	// set receiver bandwidth
	writeReg(FSKRegRxBw, 0x0B); // 50kHz SSb
 8008968:	210b      	movs	r1, #11
 800896a:	2012      	movs	r0, #18
 800896c:	f7ff fc90 	bl	8008290 <writeReg>
	// set AFC bandwidth
	writeReg(FSKRegAfcBw, 0x12); // 83.3kHz SSB
 8008970:	2112      	movs	r1, #18
 8008972:	2013      	movs	r0, #19
 8008974:	f7ff fc8c 	bl	8008290 <writeReg>
	// set preamble detection
	writeReg(FSKRegPreambleDetect, 0xAA); // enable, 2 bytes, 10 chip errors
 8008978:	21aa      	movs	r1, #170	@ 0xaa
 800897a:	201f      	movs	r0, #31
 800897c:	f7ff fc88 	bl	8008290 <writeReg>
	// set sync config
	writeReg(FSKRegSyncConfig, 0x12); // no auto restart, preamble 0xAA, enable, fill FIFO, 3 bytes sync
 8008980:	2112      	movs	r1, #18
 8008982:	2027      	movs	r0, #39	@ 0x27
 8008984:	f7ff fc84 	bl	8008290 <writeReg>
	// set packet config
	writeReg(FSKRegPacketConfig1, 0xD8); // var-length, whitening, crc, no auto-clear, no adr filter
 8008988:	21d8      	movs	r1, #216	@ 0xd8
 800898a:	2030      	movs	r0, #48	@ 0x30
 800898c:	f7ff fc80 	bl	8008290 <writeReg>
	writeReg(FSKRegPacketConfig2, 0x40); // packet mode
 8008990:	2140      	movs	r1, #64	@ 0x40
 8008992:	2031      	movs	r0, #49	@ 0x31
 8008994:	f7ff fc7c 	bl	8008290 <writeReg>
	// set sync value
	writeReg(FSKRegSyncValue1, 0xC1);
 8008998:	21c1      	movs	r1, #193	@ 0xc1
 800899a:	2028      	movs	r0, #40	@ 0x28
 800899c:	f7ff fc78 	bl	8008290 <writeReg>
	writeReg(FSKRegSyncValue2, 0x94);
 80089a0:	2194      	movs	r1, #148	@ 0x94
 80089a2:	2029      	movs	r0, #41	@ 0x29
 80089a4:	f7ff fc74 	bl	8008290 <writeReg>
	writeReg(FSKRegSyncValue3, 0xC1);
 80089a8:	21c1      	movs	r1, #193	@ 0xc1
 80089aa:	202a      	movs	r0, #42	@ 0x2a
 80089ac:	f7ff fc70 	bl	8008290 <writeReg>
	// set preamble timeout
	writeReg(FSKRegRxTimeout2, 0xFF);    //(LMIC.rxsyms+1)/2);
 80089b0:	21ff      	movs	r1, #255	@ 0xff
 80089b2:	2021      	movs	r0, #33	@ 0x21
 80089b4:	f7ff fc6c 	bl	8008290 <writeReg>
	// set bitrate
	writeReg(FSKRegBitrateMsb, 0x02); // 50kbps
 80089b8:	2102      	movs	r1, #2
 80089ba:	2002      	movs	r0, #2
 80089bc:	f7ff fc68 	bl	8008290 <writeReg>
	writeReg(FSKRegBitrateLsb, 0x80);
 80089c0:	2180      	movs	r1, #128	@ 0x80
 80089c2:	2003      	movs	r0, #3
 80089c4:	f7ff fc64 	bl	8008290 <writeReg>
	// set frequency deviation
	writeReg(FSKRegFdevMsb, 0x01); // +/- 25kHz
 80089c8:	2101      	movs	r1, #1
 80089ca:	2004      	movs	r0, #4
 80089cc:	f7ff fc60 	bl	8008290 <writeReg>
	writeReg(FSKRegFdevLsb, 0x99);
 80089d0:	2199      	movs	r1, #153	@ 0x99
 80089d2:	2005      	movs	r0, #5
 80089d4:	f7ff fc5c 	bl	8008290 <writeReg>

	// configure DIO mapping DIO0=PayloadReady DIO1=NOP DIO2=TimeOut
	writeReg(RegDioMapping1,
 80089d8:	2138      	movs	r1, #56	@ 0x38
 80089da:	2040      	movs	r0, #64	@ 0x40
 80089dc:	f7ff fc58 	bl	8008290 <writeReg>
			MAP_DIO0_FSK_READY | MAP_DIO1_FSK_NOP | MAP_DIO2_FSK_TIMEOUT);

	// enable antenna switch for RX
	hal_pin_rxtx(0);
 80089e0:	2000      	movs	r0, #0
 80089e2:	f7fb fe32 	bl	800464a <hal_pin_rxtx>

	// now instruct the radio to receive
	hal_waitUntil(LMIC.rxtime); // busy wait until exact rx time
 80089e6:	4b06      	ldr	r3, [pc, #24]	@ (8008a00 <rxfsk+0xdc>)
 80089e8:	685b      	ldr	r3, [r3, #4]
 80089ea:	4618      	mov	r0, r3
 80089ec:	f7fb ff1b 	bl	8004826 <hal_waitUntil>
	opmode(OPMODE_RX); // no single rx mode available in FSK
 80089f0:	2005      	movs	r0, #5
 80089f2:	f7ff fcdb 	bl	80083ac <opmode>
}
 80089f6:	bf00      	nop
 80089f8:	3708      	adds	r7, #8
 80089fa:	46bd      	mov	sp, r7
 80089fc:	bd80      	pop	{r7, pc}
 80089fe:	bf00      	nop
 8008a00:	2000033c 	.word	0x2000033c

08008a04 <startrx>:

static void startrx(u1_t rxmode)
{
 8008a04:	b580      	push	{r7, lr}
 8008a06:	b082      	sub	sp, #8
 8008a08:	af00      	add	r7, sp, #0
 8008a0a:	4603      	mov	r3, r0
 8008a0c:	71fb      	strb	r3, [r7, #7]
	ASSERT((readReg(RegOpMode) & OPMODE_MASK) == OPMODE_SLEEP);
 8008a0e:	2001      	movs	r0, #1
 8008a10:	f7ff fc5b 	bl	80082ca <readReg>
 8008a14:	4603      	mov	r3, r0
 8008a16:	f003 0307 	and.w	r3, r3, #7
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d001      	beq.n	8008a22 <startrx+0x1e>
 8008a1e:	f7fb ff93 	bl	8004948 <hal_failed>
	if (getSf(LMIC.rps) == FSK) { // FSK modem
 8008a22:	4b0a      	ldr	r3, [pc, #40]	@ (8008a4c <startrx+0x48>)
 8008a24:	89db      	ldrh	r3, [r3, #14]
 8008a26:	4618      	mov	r0, r3
 8008a28:	f7fc f82e 	bl	8004a88 <getSf>
 8008a2c:	4603      	mov	r3, r0
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	d104      	bne.n	8008a3c <startrx+0x38>
		rxfsk(rxmode);
 8008a32:	79fb      	ldrb	r3, [r7, #7]
 8008a34:	4618      	mov	r0, r3
 8008a36:	f7ff ff75 	bl	8008924 <rxfsk>
	} else { // LoRa modem
		rxlora(rxmode);
	}
	// the radio will go back to STANDBY mode as soon as the RX is finished
	// or timed out, and the corresponding IRQ will inform us about completion.
}
 8008a3a:	e003      	b.n	8008a44 <startrx+0x40>
		rxlora(rxmode);
 8008a3c:	79fb      	ldrb	r3, [r7, #7]
 8008a3e:	4618      	mov	r0, r3
 8008a40:	f7ff fef4 	bl	800882c <rxlora>
}
 8008a44:	bf00      	nop
 8008a46:	3708      	adds	r7, #8
 8008a48:	46bd      	mov	sp, r7
 8008a4a:	bd80      	pop	{r7, pc}
 8008a4c:	2000033c 	.word	0x2000033c

08008a50 <radio_init>:

// get random seed from wideband noise rssi
void radio_init()
{
 8008a50:	b590      	push	{r4, r7, lr}
 8008a52:	b085      	sub	sp, #20
 8008a54:	af00      	add	r7, sp, #0
	hal_disableIRQs();
 8008a56:	f7fb ff35 	bl	80048c4 <hal_disableIRQs>

	// manually reset radio
#ifdef CFG_sx1276_radio
	hal_pin_rst(0); // drive RST pin low
 8008a5a:	2000      	movs	r0, #0
 8008a5c:	f7fb fe11 	bl	8004682 <hal_pin_rst>
#else
    hal_pin_rst(1); // drive RST pin high
#endif
	hal_waitUntil(os_getTime() + ms2osticks(1)); // wait >100us
 8008a60:	f7ff fb40 	bl	80080e4 <os_getTime>
 8008a64:	4603      	mov	r3, r0
 8008a66:	3320      	adds	r3, #32
 8008a68:	4618      	mov	r0, r3
 8008a6a:	f7fb fedc 	bl	8004826 <hal_waitUntil>
	hal_pin_rst(2); // configure RST pin floating!
 8008a6e:	2002      	movs	r0, #2
 8008a70:	f7fb fe07 	bl	8004682 <hal_pin_rst>
	hal_waitUntil(os_getTime() + ms2osticks(5)); // wait 5ms
 8008a74:	f7ff fb36 	bl	80080e4 <os_getTime>
 8008a78:	4603      	mov	r3, r0
 8008a7a:	33a0      	adds	r3, #160	@ 0xa0
 8008a7c:	4618      	mov	r0, r3
 8008a7e:	f7fb fed2 	bl	8004826 <hal_waitUntil>

	opmode(OPMODE_SLEEP);
 8008a82:	2000      	movs	r0, #0
 8008a84:	f7ff fc92 	bl	80083ac <opmode>

	// some sanity checks, e.g., read version number
	u1_t v = readReg(RegVersion);
 8008a88:	2042      	movs	r0, #66	@ 0x42
 8008a8a:	f7ff fc1e 	bl	80082ca <readReg>
 8008a8e:	4603      	mov	r3, r0
 8008a90:	71fb      	strb	r3, [r7, #7]
#ifdef CFG_sx1276_radio
	ASSERT(v == 0x12);
 8008a92:	79fb      	ldrb	r3, [r7, #7]
 8008a94:	2b12      	cmp	r3, #18
 8008a96:	d001      	beq.n	8008a9c <radio_init+0x4c>
 8008a98:	f7fb ff56 	bl	8004948 <hal_failed>
    ASSERT(v == 0x22);
#else
#error Missing CFG_sx1272_radio/CFG_sx1276_radio
#endif
	// seed 15-byte randomness via noise rssi
	rxlora(RXMODE_RSSI);
 8008a9c:	2002      	movs	r0, #2
 8008a9e:	f7ff fec5 	bl	800882c <rxlora>
	while ((readReg(RegOpMode) & OPMODE_MASK) != OPMODE_RX)
 8008aa2:	bf00      	nop
 8008aa4:	2001      	movs	r0, #1
 8008aa6:	f7ff fc10 	bl	80082ca <readReg>
 8008aaa:	4603      	mov	r3, r0
 8008aac:	f003 0307 	and.w	r3, r3, #7
 8008ab0:	2b05      	cmp	r3, #5
 8008ab2:	d1f7      	bne.n	8008aa4 <radio_init+0x54>
		; // continuous rx
	for (int i = 1; i < 16; i++) {
 8008ab4:	2301      	movs	r3, #1
 8008ab6:	60fb      	str	r3, [r7, #12]
 8008ab8:	e02c      	b.n	8008b14 <radio_init+0xc4>
		for (int j = 0; j < 8; j++) {
 8008aba:	2300      	movs	r3, #0
 8008abc:	60bb      	str	r3, [r7, #8]
 8008abe:	e023      	b.n	8008b08 <radio_init+0xb8>
			u1_t b; // wait for two non-identical subsequent least-significant bits
			while ((b = readReg(LORARegRssiWideband) & 0x01)
 8008ac0:	bf00      	nop
 8008ac2:	202c      	movs	r0, #44	@ 0x2c
 8008ac4:	f7ff fc01 	bl	80082ca <readReg>
 8008ac8:	4603      	mov	r3, r0
 8008aca:	f003 0301 	and.w	r3, r3, #1
 8008ace:	71bb      	strb	r3, [r7, #6]
 8008ad0:	79bc      	ldrb	r4, [r7, #6]
					== (readReg(LORARegRssiWideband) & 0x01))
 8008ad2:	202c      	movs	r0, #44	@ 0x2c
 8008ad4:	f7ff fbf9 	bl	80082ca <readReg>
 8008ad8:	4603      	mov	r3, r0
 8008ada:	f003 0301 	and.w	r3, r3, #1
 8008ade:	429c      	cmp	r4, r3
 8008ae0:	d0ef      	beq.n	8008ac2 <radio_init+0x72>
				;
			randbuf[i] = (randbuf[i] << 1) | b;
 8008ae2:	4a14      	ldr	r2, [pc, #80]	@ (8008b34 <radio_init+0xe4>)
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	4413      	add	r3, r2
 8008ae8:	781b      	ldrb	r3, [r3, #0]
 8008aea:	005b      	lsls	r3, r3, #1
 8008aec:	b25a      	sxtb	r2, r3
 8008aee:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8008af2:	4313      	orrs	r3, r2
 8008af4:	b25b      	sxtb	r3, r3
 8008af6:	b2d9      	uxtb	r1, r3
 8008af8:	4a0e      	ldr	r2, [pc, #56]	@ (8008b34 <radio_init+0xe4>)
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	4413      	add	r3, r2
 8008afe:	460a      	mov	r2, r1
 8008b00:	701a      	strb	r2, [r3, #0]
		for (int j = 0; j < 8; j++) {
 8008b02:	68bb      	ldr	r3, [r7, #8]
 8008b04:	3301      	adds	r3, #1
 8008b06:	60bb      	str	r3, [r7, #8]
 8008b08:	68bb      	ldr	r3, [r7, #8]
 8008b0a:	2b07      	cmp	r3, #7
 8008b0c:	ddd8      	ble.n	8008ac0 <radio_init+0x70>
	for (int i = 1; i < 16; i++) {
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	3301      	adds	r3, #1
 8008b12:	60fb      	str	r3, [r7, #12]
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	2b0f      	cmp	r3, #15
 8008b18:	ddcf      	ble.n	8008aba <radio_init+0x6a>
		}
	}
	randbuf[0] = 16; // set initial index
 8008b1a:	4b06      	ldr	r3, [pc, #24]	@ (8008b34 <radio_init+0xe4>)
 8008b1c:	2210      	movs	r2, #16
 8008b1e:	701a      	strb	r2, [r3, #0]
    // Launch Rx chain calibration for HF band 
    writeReg(FSKRegImageCal, (readReg(FSKRegImageCal) & RF_IMAGECAL_IMAGECAL_MASK)|RF_IMAGECAL_IMAGECAL_START);
    while((readReg(FSKRegImageCal) & RF_IMAGECAL_IMAGECAL_RUNNING) == RF_IMAGECAL_IMAGECAL_RUNNING) { ; }
#endif /* CFG_sx1276mb1_board */

	opmode(OPMODE_SLEEP);
 8008b20:	2000      	movs	r0, #0
 8008b22:	f7ff fc43 	bl	80083ac <opmode>

	hal_enableIRQs();
 8008b26:	f7fb fedd 	bl	80048e4 <hal_enableIRQs>
}
 8008b2a:	bf00      	nop
 8008b2c:	3714      	adds	r7, #20
 8008b2e:	46bd      	mov	sp, r7
 8008b30:	bd90      	pop	{r4, r7, pc}
 8008b32:	bf00      	nop
 8008b34:	2000055c 	.word	0x2000055c

08008b38 <radio_rand1>:

// return next random byte derived from seed buffer
// (buf[0] holds index of next byte to be returned)
u1_t radio_rand1()
{
 8008b38:	b580      	push	{r7, lr}
 8008b3a:	b082      	sub	sp, #8
 8008b3c:	af00      	add	r7, sp, #0
	u1_t i = randbuf[0];
 8008b3e:	4b10      	ldr	r3, [pc, #64]	@ (8008b80 <radio_rand1+0x48>)
 8008b40:	781b      	ldrb	r3, [r3, #0]
 8008b42:	71fb      	strb	r3, [r7, #7]
	ASSERT(i != 0);
 8008b44:	79fb      	ldrb	r3, [r7, #7]
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d101      	bne.n	8008b4e <radio_rand1+0x16>
 8008b4a:	f7fb fefd 	bl	8004948 <hal_failed>
	if (i == 16) {
 8008b4e:	79fb      	ldrb	r3, [r7, #7]
 8008b50:	2b10      	cmp	r3, #16
 8008b52:	d106      	bne.n	8008b62 <radio_rand1+0x2a>
		os_aes(AES_ENC, randbuf, 16); // encrypt seed with any key
 8008b54:	2210      	movs	r2, #16
 8008b56:	490a      	ldr	r1, [pc, #40]	@ (8008b80 <radio_rand1+0x48>)
 8008b58:	2000      	movs	r0, #0
 8008b5a:	f7f8 fabd 	bl	80010d8 <os_aes>
		i = 0;
 8008b5e:	2300      	movs	r3, #0
 8008b60:	71fb      	strb	r3, [r7, #7]
	}
	u1_t v = randbuf[i++];
 8008b62:	79fb      	ldrb	r3, [r7, #7]
 8008b64:	1c5a      	adds	r2, r3, #1
 8008b66:	71fa      	strb	r2, [r7, #7]
 8008b68:	461a      	mov	r2, r3
 8008b6a:	4b05      	ldr	r3, [pc, #20]	@ (8008b80 <radio_rand1+0x48>)
 8008b6c:	5c9b      	ldrb	r3, [r3, r2]
 8008b6e:	71bb      	strb	r3, [r7, #6]
	randbuf[0] = i;
 8008b70:	4a03      	ldr	r2, [pc, #12]	@ (8008b80 <radio_rand1+0x48>)
 8008b72:	79fb      	ldrb	r3, [r7, #7]
 8008b74:	7013      	strb	r3, [r2, #0]
	return v;
 8008b76:	79bb      	ldrb	r3, [r7, #6]
}
 8008b78:	4618      	mov	r0, r3
 8008b7a:	3708      	adds	r7, #8
 8008b7c:	46bd      	mov	sp, r7
 8008b7e:	bd80      	pop	{r7, pc}
 8008b80:	2000055c 	.word	0x2000055c

08008b84 <radio_irq_handler>:
		};

// called by hal ext IRQ handler
// (radio goes to stanby mode after tx/rx operations)
void radio_irq_handler(u1_t dio)
{
 8008b84:	b580      	push	{r7, lr}
 8008b86:	b084      	sub	sp, #16
 8008b88:	af00      	add	r7, sp, #0
 8008b8a:	4603      	mov	r3, r0
 8008b8c:	71fb      	strb	r3, [r7, #7]
    u1_t s = readReg(RegOpMode);
    u1_t c = readReg(LORARegModemConfig2);
    opmode(OPMODE_TX);
    return;
#else /* ! CFG_TxContinuousMode */
	ostime_t now = os_getTime();
 8008b8e:	f7ff faa9 	bl	80080e4 <os_getTime>
 8008b92:	60f8      	str	r0, [r7, #12]
	if ((readReg(RegOpMode) & OPMODE_LORA) != 0) { // LORA modem
 8008b94:	2001      	movs	r0, #1
 8008b96:	f7ff fb98 	bl	80082ca <readReg>
 8008b9a:	4603      	mov	r3, r0
 8008b9c:	b25b      	sxtb	r3, r3
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	da74      	bge.n	8008c8c <radio_irq_handler+0x108>
		u1_t flags = readReg(LORARegIrqFlags);
 8008ba2:	2012      	movs	r0, #18
 8008ba4:	f7ff fb91 	bl	80082ca <readReg>
 8008ba8:	4603      	mov	r3, r0
 8008baa:	727b      	strb	r3, [r7, #9]
		if (flags & IRQ_LORA_TXDONE_MASK) {
 8008bac:	7a7b      	ldrb	r3, [r7, #9]
 8008bae:	f003 0308 	and.w	r3, r3, #8
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	d004      	beq.n	8008bc0 <radio_irq_handler+0x3c>
			// save exact tx time
			LMIC.txend = now - us2osticks(43); // TXDONE FIXUP
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	3b01      	subs	r3, #1
 8008bba:	4a59      	ldr	r2, [pc, #356]	@ (8008d20 <radio_irq_handler+0x19c>)
 8008bbc:	6013      	str	r3, [r2, #0]
 8008bbe:	e05c      	b.n	8008c7a <radio_irq_handler+0xf6>
		} else if (flags & IRQ_LORA_RXDONE_MASK) {
 8008bc0:	7a7b      	ldrb	r3, [r7, #9]
 8008bc2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d04f      	beq.n	8008c6a <radio_irq_handler+0xe6>
			// save exact rx time
			if (getBw(LMIC.rps) == BW125) {
 8008bca:	4b55      	ldr	r3, [pc, #340]	@ (8008d20 <radio_irq_handler+0x19c>)
 8008bcc:	89db      	ldrh	r3, [r3, #14]
 8008bce:	4618      	mov	r0, r3
 8008bd0:	f7fb ff6a 	bl	8004aa8 <getBw>
 8008bd4:	4603      	mov	r3, r0
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d10d      	bne.n	8008bf6 <radio_irq_handler+0x72>
				now -= LORA_RXDONE_FIXUP[getSf(LMIC.rps)];
 8008bda:	4b51      	ldr	r3, [pc, #324]	@ (8008d20 <radio_irq_handler+0x19c>)
 8008bdc:	89db      	ldrh	r3, [r3, #14]
 8008bde:	4618      	mov	r0, r3
 8008be0:	f7fb ff52 	bl	8004a88 <getSf>
 8008be4:	4603      	mov	r3, r0
 8008be6:	461a      	mov	r2, r3
 8008be8:	4b4e      	ldr	r3, [pc, #312]	@ (8008d24 <radio_irq_handler+0x1a0>)
 8008bea:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8008bee:	461a      	mov	r2, r3
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	1a9b      	subs	r3, r3, r2
 8008bf4:	60fb      	str	r3, [r7, #12]
			}
			LMIC.rxtime = now;
 8008bf6:	4a4a      	ldr	r2, [pc, #296]	@ (8008d20 <radio_irq_handler+0x19c>)
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	6053      	str	r3, [r2, #4]
			// read the PDU and inform the MAC that we received something
			LMIC.dataLen =
					(readReg(LORARegModemConfig1)
 8008bfc:	201d      	movs	r0, #29
 8008bfe:	f7ff fb64 	bl	80082ca <readReg>
 8008c02:	4603      	mov	r3, r0
							& SX1272_MC1_IMPLICIT_HEADER_MODE_ON) ?
 8008c04:	f003 0304 	and.w	r3, r3, #4
			LMIC.dataLen =
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	d005      	beq.n	8008c18 <radio_irq_handler+0x94>
							readReg(LORARegPayloadLength) :
 8008c0c:	2022      	movs	r0, #34	@ 0x22
 8008c0e:	f7ff fb5c 	bl	80082ca <readReg>
 8008c12:	4603      	mov	r3, r0
 8008c14:	461a      	mov	r2, r3
 8008c16:	e004      	b.n	8008c22 <radio_irq_handler+0x9e>
							readReg(LORARegRxNbBytes);
 8008c18:	2013      	movs	r0, #19
 8008c1a:	f7ff fb56 	bl	80082ca <readReg>
 8008c1e:	4603      	mov	r3, r0
 8008c20:	461a      	mov	r2, r3
			LMIC.dataLen =
 8008c22:	4b3f      	ldr	r3, [pc, #252]	@ (8008d20 <radio_irq_handler+0x19c>)
 8008c24:	f883 2147 	strb.w	r2, [r3, #327]	@ 0x147
			// set FIFO read address pointer
			writeReg(LORARegFifoAddrPtr, readReg(LORARegFifoRxCurrentAddr));
 8008c28:	2010      	movs	r0, #16
 8008c2a:	f7ff fb4e 	bl	80082ca <readReg>
 8008c2e:	4603      	mov	r3, r0
 8008c30:	4619      	mov	r1, r3
 8008c32:	200d      	movs	r0, #13
 8008c34:	f7ff fb2c 	bl	8008290 <writeReg>
			// now read the FIFO
			readBuf(RegFifo, LMIC.frame, LMIC.dataLen);
 8008c38:	4b39      	ldr	r3, [pc, #228]	@ (8008d20 <radio_irq_handler+0x19c>)
 8008c3a:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 8008c3e:	461a      	mov	r2, r3
 8008c40:	4939      	ldr	r1, [pc, #228]	@ (8008d28 <radio_irq_handler+0x1a4>)
 8008c42:	2000      	movs	r0, #0
 8008c44:	f7ff fb87 	bl	8008356 <readBuf>
			// read rx quality parameters
			LMIC.snr = readReg(LORARegPktSnrValue); // SNR [dB] * 4
 8008c48:	2019      	movs	r0, #25
 8008c4a:	f7ff fb3e 	bl	80082ca <readReg>
 8008c4e:	4603      	mov	r3, r0
 8008c50:	b25a      	sxtb	r2, r3
 8008c52:	4b33      	ldr	r3, [pc, #204]	@ (8008d20 <radio_irq_handler+0x19c>)
 8008c54:	735a      	strb	r2, [r3, #13]
			LMIC.rssi = readReg(LORARegPktRssiValue) - 125 + 64; // RSSI [dBm] (-196...+63)
 8008c56:	201a      	movs	r0, #26
 8008c58:	f7ff fb37 	bl	80082ca <readReg>
 8008c5c:	4603      	mov	r3, r0
 8008c5e:	3b3d      	subs	r3, #61	@ 0x3d
 8008c60:	b2db      	uxtb	r3, r3
 8008c62:	b25a      	sxtb	r2, r3
 8008c64:	4b2e      	ldr	r3, [pc, #184]	@ (8008d20 <radio_irq_handler+0x19c>)
 8008c66:	731a      	strb	r2, [r3, #12]
 8008c68:	e007      	b.n	8008c7a <radio_irq_handler+0xf6>
		} else if (flags & IRQ_LORA_RXTOUT_MASK) {
 8008c6a:	f997 3009 	ldrsb.w	r3, [r7, #9]
 8008c6e:	2b00      	cmp	r3, #0
 8008c70:	da03      	bge.n	8008c7a <radio_irq_handler+0xf6>
			// indicate timeout
			LMIC.dataLen = 0;
 8008c72:	4b2b      	ldr	r3, [pc, #172]	@ (8008d20 <radio_irq_handler+0x19c>)
 8008c74:	2200      	movs	r2, #0
 8008c76:	f883 2147 	strb.w	r2, [r3, #327]	@ 0x147
		}
		// mask all radio IRQs
		writeReg(LORARegIrqFlagsMask, 0xFF);
 8008c7a:	21ff      	movs	r1, #255	@ 0xff
 8008c7c:	2011      	movs	r0, #17
 8008c7e:	f7ff fb07 	bl	8008290 <writeReg>
		// clear radio IRQ flags
		writeReg(LORARegIrqFlags, 0xFF);
 8008c82:	21ff      	movs	r1, #255	@ 0xff
 8008c84:	2012      	movs	r0, #18
 8008c86:	f7ff fb03 	bl	8008290 <writeReg>
 8008c8a:	e03c      	b.n	8008d06 <radio_irq_handler+0x182>
	} else { // FSK modem
		u1_t flags1 = readReg(FSKRegIrqFlags1);
 8008c8c:	203e      	movs	r0, #62	@ 0x3e
 8008c8e:	f7ff fb1c 	bl	80082ca <readReg>
 8008c92:	4603      	mov	r3, r0
 8008c94:	72fb      	strb	r3, [r7, #11]
		u1_t flags2 = readReg(FSKRegIrqFlags2);
 8008c96:	203f      	movs	r0, #63	@ 0x3f
 8008c98:	f7ff fb17 	bl	80082ca <readReg>
 8008c9c:	4603      	mov	r3, r0
 8008c9e:	72bb      	strb	r3, [r7, #10]
		if (flags2 & IRQ_FSK2_PACKETSENT_MASK) {
 8008ca0:	7abb      	ldrb	r3, [r7, #10]
 8008ca2:	f003 0308 	and.w	r3, r3, #8
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	d003      	beq.n	8008cb2 <radio_irq_handler+0x12e>
			// save exact tx time
			LMIC.txend = now;
 8008caa:	4a1d      	ldr	r2, [pc, #116]	@ (8008d20 <radio_irq_handler+0x19c>)
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	6013      	str	r3, [r2, #0]
 8008cb0:	e029      	b.n	8008d06 <radio_irq_handler+0x182>
		} else if (flags2 & IRQ_FSK2_PAYLOADREADY_MASK) {
 8008cb2:	7abb      	ldrb	r3, [r7, #10]
 8008cb4:	f003 0304 	and.w	r3, r3, #4
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	d019      	beq.n	8008cf0 <radio_irq_handler+0x16c>
			// save exact rx time
			LMIC.rxtime = now;
 8008cbc:	4a18      	ldr	r2, [pc, #96]	@ (8008d20 <radio_irq_handler+0x19c>)
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	6053      	str	r3, [r2, #4]
			// read the PDU and inform the MAC that we received something
			LMIC.dataLen = readReg(FSKRegPayloadLength);
 8008cc2:	2032      	movs	r0, #50	@ 0x32
 8008cc4:	f7ff fb01 	bl	80082ca <readReg>
 8008cc8:	4603      	mov	r3, r0
 8008cca:	461a      	mov	r2, r3
 8008ccc:	4b14      	ldr	r3, [pc, #80]	@ (8008d20 <radio_irq_handler+0x19c>)
 8008cce:	f883 2147 	strb.w	r2, [r3, #327]	@ 0x147
			// now read the FIFO
			readBuf(RegFifo, LMIC.frame, LMIC.dataLen);
 8008cd2:	4b13      	ldr	r3, [pc, #76]	@ (8008d20 <radio_irq_handler+0x19c>)
 8008cd4:	f893 3147 	ldrb.w	r3, [r3, #327]	@ 0x147
 8008cd8:	461a      	mov	r2, r3
 8008cda:	4913      	ldr	r1, [pc, #76]	@ (8008d28 <radio_irq_handler+0x1a4>)
 8008cdc:	2000      	movs	r0, #0
 8008cde:	f7ff fb3a 	bl	8008356 <readBuf>
			// read rx quality parameters
			LMIC.snr = 0; // determine snr
 8008ce2:	4b0f      	ldr	r3, [pc, #60]	@ (8008d20 <radio_irq_handler+0x19c>)
 8008ce4:	2200      	movs	r2, #0
 8008ce6:	735a      	strb	r2, [r3, #13]
			LMIC.rssi = 0; // determine rssi
 8008ce8:	4b0d      	ldr	r3, [pc, #52]	@ (8008d20 <radio_irq_handler+0x19c>)
 8008cea:	2200      	movs	r2, #0
 8008cec:	731a      	strb	r2, [r3, #12]
 8008cee:	e00a      	b.n	8008d06 <radio_irq_handler+0x182>
		} else if (flags1 & IRQ_FSK1_TIMEOUT_MASK) {
 8008cf0:	7afb      	ldrb	r3, [r7, #11]
 8008cf2:	f003 0304 	and.w	r3, r3, #4
 8008cf6:	2b00      	cmp	r3, #0
 8008cf8:	d004      	beq.n	8008d04 <radio_irq_handler+0x180>
			// indicate timeout
			LMIC.dataLen = 0;
 8008cfa:	4b09      	ldr	r3, [pc, #36]	@ (8008d20 <radio_irq_handler+0x19c>)
 8008cfc:	2200      	movs	r2, #0
 8008cfe:	f883 2147 	strb.w	r2, [r3, #327]	@ 0x147
 8008d02:	e000      	b.n	8008d06 <radio_irq_handler+0x182>
		} else {
			while (1)
 8008d04:	e7fe      	b.n	8008d04 <radio_irq_handler+0x180>
				;
		}
	}
	// go from stanby to sleep
	opmode(OPMODE_SLEEP);
 8008d06:	2000      	movs	r0, #0
 8008d08:	f7ff fb50 	bl	80083ac <opmode>
	// run os job (use preset func ptr)
	os_setCallback(&LMIC.osjob, LMIC.osjob.func);
 8008d0c:	4b04      	ldr	r3, [pc, #16]	@ (8008d20 <radio_irq_handler+0x19c>)
 8008d0e:	69db      	ldr	r3, [r3, #28]
 8008d10:	4619      	mov	r1, r3
 8008d12:	4806      	ldr	r0, [pc, #24]	@ (8008d2c <radio_irq_handler+0x1a8>)
 8008d14:	f7ff fa2a 	bl	800816c <os_setCallback>
#endif /* ! CFG_TxContinuousMode */
}
 8008d18:	bf00      	nop
 8008d1a:	3710      	adds	r7, #16
 8008d1c:	46bd      	mov	sp, r7
 8008d1e:	bd80      	pop	{r7, pc}
 8008d20:	2000033c 	.word	0x2000033c
 8008d24:	080112d0 	.word	0x080112d0
 8008d28:	20000484 	.word	0x20000484
 8008d2c:	20000350 	.word	0x20000350

08008d30 <os_radio>:

void os_radio(u1_t mode)
{
 8008d30:	b580      	push	{r7, lr}
 8008d32:	b082      	sub	sp, #8
 8008d34:	af00      	add	r7, sp, #0
 8008d36:	4603      	mov	r3, r0
 8008d38:	71fb      	strb	r3, [r7, #7]
	hal_disableIRQs();
 8008d3a:	f7fb fdc3 	bl	80048c4 <hal_disableIRQs>
	switch (mode) {
 8008d3e:	79fb      	ldrb	r3, [r7, #7]
 8008d40:	2b03      	cmp	r3, #3
 8008d42:	d81a      	bhi.n	8008d7a <os_radio+0x4a>
 8008d44:	a201      	add	r2, pc, #4	@ (adr r2, 8008d4c <os_radio+0x1c>)
 8008d46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d4a:	bf00      	nop
 8008d4c:	08008d5d 	.word	0x08008d5d
 8008d50:	08008d65 	.word	0x08008d65
 8008d54:	08008d6b 	.word	0x08008d6b
 8008d58:	08008d73 	.word	0x08008d73
	case RADIO_RST:
		// put radio to sleep
		opmode(OPMODE_SLEEP);
 8008d5c:	2000      	movs	r0, #0
 8008d5e:	f7ff fb25 	bl	80083ac <opmode>
		break;
 8008d62:	e00a      	b.n	8008d7a <os_radio+0x4a>

	case RADIO_TX:
		// transmit frame now
		starttx(); // buf=LMIC.frame, len=LMIC.dataLen
 8008d64:	f7ff fd44 	bl	80087f0 <starttx>
		break;
 8008d68:	e007      	b.n	8008d7a <os_radio+0x4a>

	case RADIO_RX:
		// receive frame now (exactly at rxtime)
		startrx(RXMODE_SINGLE); // buf=LMIC.frame, time=LMIC.rxtime, timeout=LMIC.rxsyms
 8008d6a:	2000      	movs	r0, #0
 8008d6c:	f7ff fe4a 	bl	8008a04 <startrx>
		break;
 8008d70:	e003      	b.n	8008d7a <os_radio+0x4a>

	case RADIO_RXON:
		// start scanning for beacon now
		startrx(RXMODE_SCAN); // buf=LMIC.frame
 8008d72:	2001      	movs	r0, #1
 8008d74:	f7ff fe46 	bl	8008a04 <startrx>
		break;
 8008d78:	bf00      	nop
	}
	hal_enableIRQs();
 8008d7a:	f7fb fdb3 	bl	80048e4 <hal_enableIRQs>
}
 8008d7e:	bf00      	nop
 8008d80:	3708      	adds	r7, #8
 8008d82:	46bd      	mov	sp, r7
 8008d84:	bd80      	pop	{r7, pc}
 8008d86:	bf00      	nop

08008d88 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8008d88:	b580      	push	{r7, lr}
 8008d8a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8008d8c:	4b1b      	ldr	r3, [pc, #108]	@ (8008dfc <MX_SPI3_Init+0x74>)
 8008d8e:	4a1c      	ldr	r2, [pc, #112]	@ (8008e00 <MX_SPI3_Init+0x78>)
 8008d90:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8008d92:	4b1a      	ldr	r3, [pc, #104]	@ (8008dfc <MX_SPI3_Init+0x74>)
 8008d94:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8008d98:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8008d9a:	4b18      	ldr	r3, [pc, #96]	@ (8008dfc <MX_SPI3_Init+0x74>)
 8008d9c:	2200      	movs	r2, #0
 8008d9e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8008da0:	4b16      	ldr	r3, [pc, #88]	@ (8008dfc <MX_SPI3_Init+0x74>)
 8008da2:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8008da6:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8008da8:	4b14      	ldr	r3, [pc, #80]	@ (8008dfc <MX_SPI3_Init+0x74>)
 8008daa:	2200      	movs	r2, #0
 8008dac:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8008dae:	4b13      	ldr	r3, [pc, #76]	@ (8008dfc <MX_SPI3_Init+0x74>)
 8008db0:	2200      	movs	r2, #0
 8008db2:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8008db4:	4b11      	ldr	r3, [pc, #68]	@ (8008dfc <MX_SPI3_Init+0x74>)
 8008db6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008dba:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8008dbc:	4b0f      	ldr	r3, [pc, #60]	@ (8008dfc <MX_SPI3_Init+0x74>)
 8008dbe:	2228      	movs	r2, #40	@ 0x28
 8008dc0:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8008dc2:	4b0e      	ldr	r3, [pc, #56]	@ (8008dfc <MX_SPI3_Init+0x74>)
 8008dc4:	2200      	movs	r2, #0
 8008dc6:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8008dc8:	4b0c      	ldr	r3, [pc, #48]	@ (8008dfc <MX_SPI3_Init+0x74>)
 8008dca:	2200      	movs	r2, #0
 8008dcc:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008dce:	4b0b      	ldr	r3, [pc, #44]	@ (8008dfc <MX_SPI3_Init+0x74>)
 8008dd0:	2200      	movs	r2, #0
 8008dd2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8008dd4:	4b09      	ldr	r3, [pc, #36]	@ (8008dfc <MX_SPI3_Init+0x74>)
 8008dd6:	2207      	movs	r2, #7
 8008dd8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8008dda:	4b08      	ldr	r3, [pc, #32]	@ (8008dfc <MX_SPI3_Init+0x74>)
 8008ddc:	2200      	movs	r2, #0
 8008dde:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8008de0:	4b06      	ldr	r3, [pc, #24]	@ (8008dfc <MX_SPI3_Init+0x74>)
 8008de2:	2208      	movs	r2, #8
 8008de4:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8008de6:	4805      	ldr	r0, [pc, #20]	@ (8008dfc <MX_SPI3_Init+0x74>)
 8008de8:	f004 fa32 	bl	800d250 <HAL_SPI_Init>
 8008dec:	4603      	mov	r3, r0
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d001      	beq.n	8008df6 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8008df2:	f7ff f95f 	bl	80080b4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8008df6:	bf00      	nop
 8008df8:	bd80      	pop	{r7, pc}
 8008dfa:	bf00      	nop
 8008dfc:	2000056c 	.word	0x2000056c
 8008e00:	40003c00 	.word	0x40003c00

08008e04 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8008e04:	b580      	push	{r7, lr}
 8008e06:	b08a      	sub	sp, #40	@ 0x28
 8008e08:	af00      	add	r7, sp, #0
 8008e0a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008e0c:	f107 0314 	add.w	r3, r7, #20
 8008e10:	2200      	movs	r2, #0
 8008e12:	601a      	str	r2, [r3, #0]
 8008e14:	605a      	str	r2, [r3, #4]
 8008e16:	609a      	str	r2, [r3, #8]
 8008e18:	60da      	str	r2, [r3, #12]
 8008e1a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	4a17      	ldr	r2, [pc, #92]	@ (8008e80 <HAL_SPI_MspInit+0x7c>)
 8008e22:	4293      	cmp	r3, r2
 8008e24:	d127      	bne.n	8008e76 <HAL_SPI_MspInit+0x72>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8008e26:	4b17      	ldr	r3, [pc, #92]	@ (8008e84 <HAL_SPI_MspInit+0x80>)
 8008e28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008e2a:	4a16      	ldr	r2, [pc, #88]	@ (8008e84 <HAL_SPI_MspInit+0x80>)
 8008e2c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008e30:	6593      	str	r3, [r2, #88]	@ 0x58
 8008e32:	4b14      	ldr	r3, [pc, #80]	@ (8008e84 <HAL_SPI_MspInit+0x80>)
 8008e34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008e36:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008e3a:	613b      	str	r3, [r7, #16]
 8008e3c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8008e3e:	4b11      	ldr	r3, [pc, #68]	@ (8008e84 <HAL_SPI_MspInit+0x80>)
 8008e40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008e42:	4a10      	ldr	r2, [pc, #64]	@ (8008e84 <HAL_SPI_MspInit+0x80>)
 8008e44:	f043 0302 	orr.w	r3, r3, #2
 8008e48:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008e4a:	4b0e      	ldr	r3, [pc, #56]	@ (8008e84 <HAL_SPI_MspInit+0x80>)
 8008e4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008e4e:	f003 0302 	and.w	r3, r3, #2
 8008e52:	60fb      	str	r3, [r7, #12]
 8008e54:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PB3 (JTDO-TRACESWO)     ------> SPI3_SCK
    PB4 (NJTRST)     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8008e56:	2338      	movs	r3, #56	@ 0x38
 8008e58:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008e5a:	2302      	movs	r3, #2
 8008e5c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008e5e:	2300      	movs	r3, #0
 8008e60:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008e62:	2303      	movs	r3, #3
 8008e64:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8008e66:	2306      	movs	r3, #6
 8008e68:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008e6a:	f107 0314 	add.w	r3, r7, #20
 8008e6e:	4619      	mov	r1, r3
 8008e70:	4805      	ldr	r0, [pc, #20]	@ (8008e88 <HAL_SPI_MspInit+0x84>)
 8008e72:	f001 ffbf 	bl	800adf4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8008e76:	bf00      	nop
 8008e78:	3728      	adds	r7, #40	@ 0x28
 8008e7a:	46bd      	mov	sp, r7
 8008e7c:	bd80      	pop	{r7, pc}
 8008e7e:	bf00      	nop
 8008e80:	40003c00 	.word	0x40003c00
 8008e84:	40021000 	.word	0x40021000
 8008e88:	48000400 	.word	0x48000400

08008e8c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8008e8c:	b480      	push	{r7}
 8008e8e:	b083      	sub	sp, #12
 8008e90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008e92:	4b0f      	ldr	r3, [pc, #60]	@ (8008ed0 <HAL_MspInit+0x44>)
 8008e94:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008e96:	4a0e      	ldr	r2, [pc, #56]	@ (8008ed0 <HAL_MspInit+0x44>)
 8008e98:	f043 0301 	orr.w	r3, r3, #1
 8008e9c:	6613      	str	r3, [r2, #96]	@ 0x60
 8008e9e:	4b0c      	ldr	r3, [pc, #48]	@ (8008ed0 <HAL_MspInit+0x44>)
 8008ea0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008ea2:	f003 0301 	and.w	r3, r3, #1
 8008ea6:	607b      	str	r3, [r7, #4]
 8008ea8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8008eaa:	4b09      	ldr	r3, [pc, #36]	@ (8008ed0 <HAL_MspInit+0x44>)
 8008eac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008eae:	4a08      	ldr	r2, [pc, #32]	@ (8008ed0 <HAL_MspInit+0x44>)
 8008eb0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008eb4:	6593      	str	r3, [r2, #88]	@ 0x58
 8008eb6:	4b06      	ldr	r3, [pc, #24]	@ (8008ed0 <HAL_MspInit+0x44>)
 8008eb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008eba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008ebe:	603b      	str	r3, [r7, #0]
 8008ec0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8008ec2:	bf00      	nop
 8008ec4:	370c      	adds	r7, #12
 8008ec6:	46bd      	mov	sp, r7
 8008ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ecc:	4770      	bx	lr
 8008ece:	bf00      	nop
 8008ed0:	40021000 	.word	0x40021000

08008ed4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8008ed4:	b480      	push	{r7}
 8008ed6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 8008ed8:	bf00      	nop
 8008eda:	e7fd      	b.n	8008ed8 <NMI_Handler+0x4>

08008edc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8008edc:	b480      	push	{r7}
 8008ede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8008ee0:	bf00      	nop
 8008ee2:	e7fd      	b.n	8008ee0 <HardFault_Handler+0x4>

08008ee4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8008ee4:	b480      	push	{r7}
 8008ee6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8008ee8:	bf00      	nop
 8008eea:	e7fd      	b.n	8008ee8 <MemManage_Handler+0x4>

08008eec <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8008eec:	b480      	push	{r7}
 8008eee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8008ef0:	bf00      	nop
 8008ef2:	e7fd      	b.n	8008ef0 <BusFault_Handler+0x4>

08008ef4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8008ef4:	b480      	push	{r7}
 8008ef6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8008ef8:	bf00      	nop
 8008efa:	e7fd      	b.n	8008ef8 <UsageFault_Handler+0x4>

08008efc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8008efc:	b480      	push	{r7}
 8008efe:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8008f00:	bf00      	nop
 8008f02:	46bd      	mov	sp, r7
 8008f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f08:	4770      	bx	lr

08008f0a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8008f0a:	b480      	push	{r7}
 8008f0c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8008f0e:	bf00      	nop
 8008f10:	46bd      	mov	sp, r7
 8008f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f16:	4770      	bx	lr

08008f18 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8008f18:	b480      	push	{r7}
 8008f1a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8008f1c:	bf00      	nop
 8008f1e:	46bd      	mov	sp, r7
 8008f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f24:	4770      	bx	lr

08008f26 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8008f26:	b580      	push	{r7, lr}
 8008f28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8008f2a:	f000 fabb 	bl	80094a4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8008f2e:	bf00      	nop
 8008f30:	bd80      	pop	{r7, pc}
	...

08008f34 <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC1_IRQHandler(void)
{
 8008f34:	b580      	push	{r7, lr}
 8008f36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8008f38:	4802      	ldr	r0, [pc, #8]	@ (8008f44 <ADC1_IRQHandler+0x10>)
 8008f3a:	f000 fefa 	bl	8009d32 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 8008f3e:	bf00      	nop
 8008f40:	bd80      	pop	{r7, pc}
 8008f42:	bf00      	nop
 8008f44:	200000e0 	.word	0x200000e0

08008f48 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8008f48:	b580      	push	{r7, lr}
 8008f4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DIO0_Pin);
 8008f4c:	2040      	movs	r0, #64	@ 0x40
 8008f4e:	f002 f8d3 	bl	800b0f8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(DIO1_Pin);
 8008f52:	2080      	movs	r0, #128	@ 0x80
 8008f54:	f002 f8d0 	bl	800b0f8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8008f58:	bf00      	nop
 8008f5a:	bd80      	pop	{r7, pc}

08008f5c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8008f5c:	b580      	push	{r7, lr}
 8008f5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8008f60:	4802      	ldr	r0, [pc, #8]	@ (8008f6c <TIM6_DAC_IRQHandler+0x10>)
 8008f62:	f004 fe47 	bl	800dbf4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8008f66:	bf00      	nop
 8008f68:	bd80      	pop	{r7, pc}
 8008f6a:	bf00      	nop
 8008f6c:	200005d4 	.word	0x200005d4

08008f70 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8008f70:	b580      	push	{r7, lr}
 8008f72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8008f74:	4802      	ldr	r0, [pc, #8]	@ (8008f80 <TIM7_IRQHandler+0x10>)
 8008f76:	f004 fe3d 	bl	800dbf4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8008f7a:	bf00      	nop
 8008f7c:	bd80      	pop	{r7, pc}
 8008f7e:	bf00      	nop
 8008f80:	20000620 	.word	0x20000620

08008f84 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8008f84:	b480      	push	{r7}
 8008f86:	af00      	add	r7, sp, #0
	return 1;
 8008f88:	2301      	movs	r3, #1
}
 8008f8a:	4618      	mov	r0, r3
 8008f8c:	46bd      	mov	sp, r7
 8008f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f92:	4770      	bx	lr

08008f94 <_kill>:

int _kill(int pid, int sig)
{
 8008f94:	b580      	push	{r7, lr}
 8008f96:	b082      	sub	sp, #8
 8008f98:	af00      	add	r7, sp, #0
 8008f9a:	6078      	str	r0, [r7, #4]
 8008f9c:	6039      	str	r1, [r7, #0]
	(void) pid;
	(void) sig;
	errno = EINVAL;
 8008f9e:	f005 fe67 	bl	800ec70 <__errno>
 8008fa2:	4603      	mov	r3, r0
 8008fa4:	2216      	movs	r2, #22
 8008fa6:	601a      	str	r2, [r3, #0]
	return -1;
 8008fa8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8008fac:	4618      	mov	r0, r3
 8008fae:	3708      	adds	r7, #8
 8008fb0:	46bd      	mov	sp, r7
 8008fb2:	bd80      	pop	{r7, pc}

08008fb4 <_exit>:

void _exit(int status)
{
 8008fb4:	b580      	push	{r7, lr}
 8008fb6:	b082      	sub	sp, #8
 8008fb8:	af00      	add	r7, sp, #0
 8008fba:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8008fbc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8008fc0:	6878      	ldr	r0, [r7, #4]
 8008fc2:	f7ff ffe7 	bl	8008f94 <_kill>
	while (1) {
 8008fc6:	bf00      	nop
 8008fc8:	e7fd      	b.n	8008fc6 <_exit+0x12>

08008fca <_read>:
	} /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8008fca:	b580      	push	{r7, lr}
 8008fcc:	b086      	sub	sp, #24
 8008fce:	af00      	add	r7, sp, #0
 8008fd0:	60f8      	str	r0, [r7, #12]
 8008fd2:	60b9      	str	r1, [r7, #8]
 8008fd4:	607a      	str	r2, [r7, #4]
	(void) file;
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8008fd6:	2300      	movs	r3, #0
 8008fd8:	617b      	str	r3, [r7, #20]
 8008fda:	e00a      	b.n	8008ff2 <_read+0x28>
		*ptr++ = __io_getchar();
 8008fdc:	f3af 8000 	nop.w
 8008fe0:	4601      	mov	r1, r0
 8008fe2:	68bb      	ldr	r3, [r7, #8]
 8008fe4:	1c5a      	adds	r2, r3, #1
 8008fe6:	60ba      	str	r2, [r7, #8]
 8008fe8:	b2ca      	uxtb	r2, r1
 8008fea:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8008fec:	697b      	ldr	r3, [r7, #20]
 8008fee:	3301      	adds	r3, #1
 8008ff0:	617b      	str	r3, [r7, #20]
 8008ff2:	697a      	ldr	r2, [r7, #20]
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	429a      	cmp	r2, r3
 8008ff8:	dbf0      	blt.n	8008fdc <_read+0x12>
	}

	return len;
 8008ffa:	687b      	ldr	r3, [r7, #4]
}
 8008ffc:	4618      	mov	r0, r3
 8008ffe:	3718      	adds	r7, #24
 8009000:	46bd      	mov	sp, r7
 8009002:	bd80      	pop	{r7, pc}

08009004 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8009004:	b580      	push	{r7, lr}
 8009006:	b086      	sub	sp, #24
 8009008:	af00      	add	r7, sp, #0
 800900a:	60f8      	str	r0, [r7, #12]
 800900c:	60b9      	str	r1, [r7, #8]
 800900e:	607a      	str	r2, [r7, #4]
	(void) file;
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8009010:	2300      	movs	r3, #0
 8009012:	617b      	str	r3, [r7, #20]
 8009014:	e009      	b.n	800902a <_write+0x26>
		__io_putchar(*ptr++);
 8009016:	68bb      	ldr	r3, [r7, #8]
 8009018:	1c5a      	adds	r2, r3, #1
 800901a:	60ba      	str	r2, [r7, #8]
 800901c:	781b      	ldrb	r3, [r3, #0]
 800901e:	4618      	mov	r0, r3
 8009020:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8009024:	697b      	ldr	r3, [r7, #20]
 8009026:	3301      	adds	r3, #1
 8009028:	617b      	str	r3, [r7, #20]
 800902a:	697a      	ldr	r2, [r7, #20]
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	429a      	cmp	r2, r3
 8009030:	dbf1      	blt.n	8009016 <_write+0x12>
	}
	return len;
 8009032:	687b      	ldr	r3, [r7, #4]
}
 8009034:	4618      	mov	r0, r3
 8009036:	3718      	adds	r7, #24
 8009038:	46bd      	mov	sp, r7
 800903a:	bd80      	pop	{r7, pc}

0800903c <_close>:

int _close(int file)
{
 800903c:	b480      	push	{r7}
 800903e:	b083      	sub	sp, #12
 8009040:	af00      	add	r7, sp, #0
 8009042:	6078      	str	r0, [r7, #4]
	(void) file;
	return -1;
 8009044:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8009048:	4618      	mov	r0, r3
 800904a:	370c      	adds	r7, #12
 800904c:	46bd      	mov	sp, r7
 800904e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009052:	4770      	bx	lr

08009054 <_fstat>:

int _fstat(int file, struct stat *st)
{
 8009054:	b480      	push	{r7}
 8009056:	b083      	sub	sp, #12
 8009058:	af00      	add	r7, sp, #0
 800905a:	6078      	str	r0, [r7, #4]
 800905c:	6039      	str	r1, [r7, #0]
	(void) file;
	st->st_mode = S_IFCHR;
 800905e:	683b      	ldr	r3, [r7, #0]
 8009060:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8009064:	605a      	str	r2, [r3, #4]
	return 0;
 8009066:	2300      	movs	r3, #0
}
 8009068:	4618      	mov	r0, r3
 800906a:	370c      	adds	r7, #12
 800906c:	46bd      	mov	sp, r7
 800906e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009072:	4770      	bx	lr

08009074 <_isatty>:

int _isatty(int file)
{
 8009074:	b480      	push	{r7}
 8009076:	b083      	sub	sp, #12
 8009078:	af00      	add	r7, sp, #0
 800907a:	6078      	str	r0, [r7, #4]
	(void) file;
	return 1;
 800907c:	2301      	movs	r3, #1
}
 800907e:	4618      	mov	r0, r3
 8009080:	370c      	adds	r7, #12
 8009082:	46bd      	mov	sp, r7
 8009084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009088:	4770      	bx	lr

0800908a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800908a:	b480      	push	{r7}
 800908c:	b085      	sub	sp, #20
 800908e:	af00      	add	r7, sp, #0
 8009090:	60f8      	str	r0, [r7, #12]
 8009092:	60b9      	str	r1, [r7, #8]
 8009094:	607a      	str	r2, [r7, #4]
	(void) file;
	(void) ptr;
	(void) dir;
	return 0;
 8009096:	2300      	movs	r3, #0
}
 8009098:	4618      	mov	r0, r3
 800909a:	3714      	adds	r7, #20
 800909c:	46bd      	mov	sp, r7
 800909e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090a2:	4770      	bx	lr

080090a4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void* _sbrk(ptrdiff_t incr)
{
 80090a4:	b580      	push	{r7, lr}
 80090a6:	b086      	sub	sp, #24
 80090a8:	af00      	add	r7, sp, #0
 80090aa:	6078      	str	r0, [r7, #4]
	extern uint8_t _end; /* Symbol defined in the linker script */
	extern uint8_t _estack; /* Symbol defined in the linker script */
	extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
	const uint32_t stack_limit = (uint32_t) &_estack
 80090ac:	4a14      	ldr	r2, [pc, #80]	@ (8009100 <_sbrk+0x5c>)
			- (uint32_t) &_Min_Stack_Size;
 80090ae:	4b15      	ldr	r3, [pc, #84]	@ (8009104 <_sbrk+0x60>)
	const uint32_t stack_limit = (uint32_t) &_estack
 80090b0:	1ad3      	subs	r3, r2, r3
 80090b2:	617b      	str	r3, [r7, #20]
	const uint8_t *max_heap = (uint8_t*) stack_limit;
 80090b4:	697b      	ldr	r3, [r7, #20]
 80090b6:	613b      	str	r3, [r7, #16]
	uint8_t *prev_heap_end;

	/* Initialize heap end at first call */
	if (NULL == __sbrk_heap_end) {
 80090b8:	4b13      	ldr	r3, [pc, #76]	@ (8009108 <_sbrk+0x64>)
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	2b00      	cmp	r3, #0
 80090be:	d102      	bne.n	80090c6 <_sbrk+0x22>
		__sbrk_heap_end = &_end;
 80090c0:	4b11      	ldr	r3, [pc, #68]	@ (8009108 <_sbrk+0x64>)
 80090c2:	4a12      	ldr	r2, [pc, #72]	@ (800910c <_sbrk+0x68>)
 80090c4:	601a      	str	r2, [r3, #0]
	}

	/* Protect heap from growing into the reserved MSP stack */
	if (__sbrk_heap_end + incr > max_heap) {
 80090c6:	4b10      	ldr	r3, [pc, #64]	@ (8009108 <_sbrk+0x64>)
 80090c8:	681a      	ldr	r2, [r3, #0]
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	4413      	add	r3, r2
 80090ce:	693a      	ldr	r2, [r7, #16]
 80090d0:	429a      	cmp	r2, r3
 80090d2:	d207      	bcs.n	80090e4 <_sbrk+0x40>
		errno = ENOMEM;
 80090d4:	f005 fdcc 	bl	800ec70 <__errno>
 80090d8:	4603      	mov	r3, r0
 80090da:	220c      	movs	r2, #12
 80090dc:	601a      	str	r2, [r3, #0]
		return (void*) -1;
 80090de:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80090e2:	e009      	b.n	80090f8 <_sbrk+0x54>
	}

	prev_heap_end = __sbrk_heap_end;
 80090e4:	4b08      	ldr	r3, [pc, #32]	@ (8009108 <_sbrk+0x64>)
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	60fb      	str	r3, [r7, #12]
	__sbrk_heap_end += incr;
 80090ea:	4b07      	ldr	r3, [pc, #28]	@ (8009108 <_sbrk+0x64>)
 80090ec:	681a      	ldr	r2, [r3, #0]
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	4413      	add	r3, r2
 80090f2:	4a05      	ldr	r2, [pc, #20]	@ (8009108 <_sbrk+0x64>)
 80090f4:	6013      	str	r3, [r2, #0]

	return (void*) prev_heap_end;
 80090f6:	68fb      	ldr	r3, [r7, #12]
}
 80090f8:	4618      	mov	r0, r3
 80090fa:	3718      	adds	r7, #24
 80090fc:	46bd      	mov	sp, r7
 80090fe:	bd80      	pop	{r7, pc}
 8009100:	2000c000 	.word	0x2000c000
 8009104:	00000400 	.word	0x00000400
 8009108:	200005d0 	.word	0x200005d0
 800910c:	20000848 	.word	0x20000848

08009110 <SystemInit>:
 * @brief  Setup the microcontroller system.
 * @retval None
 */

void SystemInit(void)
{
 8009110:	b480      	push	{r7}
 8009112:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

	/* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 20U) | (3UL << 22U)); /* set CP10 and CP11 Full Access */
 8009114:	4b06      	ldr	r3, [pc, #24]	@ (8009130 <SystemInit+0x20>)
 8009116:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800911a:	4a05      	ldr	r2, [pc, #20]	@ (8009130 <SystemInit+0x20>)
 800911c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8009120:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8009124:	bf00      	nop
 8009126:	46bd      	mov	sp, r7
 8009128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800912c:	4770      	bx	lr
 800912e:	bf00      	nop
 8009130:	e000ed00 	.word	0xe000ed00

08009134 <MX_TIM6_Init>:
TIM_HandleTypeDef htim6;
TIM_HandleTypeDef htim7;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8009134:	b580      	push	{r7, lr}
 8009136:	b084      	sub	sp, #16
 8009138:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800913a:	1d3b      	adds	r3, r7, #4
 800913c:	2200      	movs	r2, #0
 800913e:	601a      	str	r2, [r3, #0]
 8009140:	605a      	str	r2, [r3, #4]
 8009142:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8009144:	4b15      	ldr	r3, [pc, #84]	@ (800919c <MX_TIM6_Init+0x68>)
 8009146:	4a16      	ldr	r2, [pc, #88]	@ (80091a0 <MX_TIM6_Init+0x6c>)
 8009148:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 1222-1;
 800914a:	4b14      	ldr	r3, [pc, #80]	@ (800919c <MX_TIM6_Init+0x68>)
 800914c:	f240 42c5 	movw	r2, #1221	@ 0x4c5
 8009150:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009152:	4b12      	ldr	r3, [pc, #72]	@ (800919c <MX_TIM6_Init+0x68>)
 8009154:	2200      	movs	r2, #0
 8009156:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65521-1;
 8009158:	4b10      	ldr	r3, [pc, #64]	@ (800919c <MX_TIM6_Init+0x68>)
 800915a:	f64f 72f0 	movw	r2, #65520	@ 0xfff0
 800915e:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009160:	4b0e      	ldr	r3, [pc, #56]	@ (800919c <MX_TIM6_Init+0x68>)
 8009162:	2200      	movs	r2, #0
 8009164:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8009166:	480d      	ldr	r0, [pc, #52]	@ (800919c <MX_TIM6_Init+0x68>)
 8009168:	f004 fc98 	bl	800da9c <HAL_TIM_Base_Init>
 800916c:	4603      	mov	r3, r0
 800916e:	2b00      	cmp	r3, #0
 8009170:	d001      	beq.n	8009176 <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8009172:	f7fe ff9f 	bl	80080b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8009176:	2300      	movs	r3, #0
 8009178:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800917a:	2300      	movs	r3, #0
 800917c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800917e:	1d3b      	adds	r3, r7, #4
 8009180:	4619      	mov	r1, r3
 8009182:	4806      	ldr	r0, [pc, #24]	@ (800919c <MX_TIM6_Init+0x68>)
 8009184:	f004 fed6 	bl	800df34 <HAL_TIMEx_MasterConfigSynchronization>
 8009188:	4603      	mov	r3, r0
 800918a:	2b00      	cmp	r3, #0
 800918c:	d001      	beq.n	8009192 <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 800918e:	f7fe ff91 	bl	80080b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8009192:	bf00      	nop
 8009194:	3710      	adds	r7, #16
 8009196:	46bd      	mov	sp, r7
 8009198:	bd80      	pop	{r7, pc}
 800919a:	bf00      	nop
 800919c:	200005d4 	.word	0x200005d4
 80091a0:	40001000 	.word	0x40001000

080091a4 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 80091a4:	b580      	push	{r7, lr}
 80091a6:	b084      	sub	sp, #16
 80091a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80091aa:	1d3b      	adds	r3, r7, #4
 80091ac:	2200      	movs	r2, #0
 80091ae:	601a      	str	r2, [r3, #0]
 80091b0:	605a      	str	r2, [r3, #4]
 80091b2:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80091b4:	4b15      	ldr	r3, [pc, #84]	@ (800920c <MX_TIM7_Init+0x68>)
 80091b6:	4a16      	ldr	r2, [pc, #88]	@ (8009210 <MX_TIM7_Init+0x6c>)
 80091b8:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 2500-1;
 80091ba:	4b14      	ldr	r3, [pc, #80]	@ (800920c <MX_TIM7_Init+0x68>)
 80091bc:	f640 12c3 	movw	r2, #2499	@ 0x9c3
 80091c0:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80091c2:	4b12      	ldr	r3, [pc, #72]	@ (800920c <MX_TIM7_Init+0x68>)
 80091c4:	2200      	movs	r2, #0
 80091c6:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 80091c8:	4b10      	ldr	r3, [pc, #64]	@ (800920c <MX_TIM7_Init+0x68>)
 80091ca:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80091ce:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80091d0:	4b0e      	ldr	r3, [pc, #56]	@ (800920c <MX_TIM7_Init+0x68>)
 80091d2:	2200      	movs	r2, #0
 80091d4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80091d6:	480d      	ldr	r0, [pc, #52]	@ (800920c <MX_TIM7_Init+0x68>)
 80091d8:	f004 fc60 	bl	800da9c <HAL_TIM_Base_Init>
 80091dc:	4603      	mov	r3, r0
 80091de:	2b00      	cmp	r3, #0
 80091e0:	d001      	beq.n	80091e6 <MX_TIM7_Init+0x42>
  {
    Error_Handler();
 80091e2:	f7fe ff67 	bl	80080b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80091e6:	2300      	movs	r3, #0
 80091e8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80091ea:	2300      	movs	r3, #0
 80091ec:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80091ee:	1d3b      	adds	r3, r7, #4
 80091f0:	4619      	mov	r1, r3
 80091f2:	4806      	ldr	r0, [pc, #24]	@ (800920c <MX_TIM7_Init+0x68>)
 80091f4:	f004 fe9e 	bl	800df34 <HAL_TIMEx_MasterConfigSynchronization>
 80091f8:	4603      	mov	r3, r0
 80091fa:	2b00      	cmp	r3, #0
 80091fc:	d001      	beq.n	8009202 <MX_TIM7_Init+0x5e>
  {
    Error_Handler();
 80091fe:	f7fe ff59 	bl	80080b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8009202:	bf00      	nop
 8009204:	3710      	adds	r7, #16
 8009206:	46bd      	mov	sp, r7
 8009208:	bd80      	pop	{r7, pc}
 800920a:	bf00      	nop
 800920c:	20000620 	.word	0x20000620
 8009210:	40001400 	.word	0x40001400

08009214 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8009214:	b580      	push	{r7, lr}
 8009216:	b084      	sub	sp, #16
 8009218:	af00      	add	r7, sp, #0
 800921a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	4a1a      	ldr	r2, [pc, #104]	@ (800928c <HAL_TIM_Base_MspInit+0x78>)
 8009222:	4293      	cmp	r3, r2
 8009224:	d114      	bne.n	8009250 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8009226:	4b1a      	ldr	r3, [pc, #104]	@ (8009290 <HAL_TIM_Base_MspInit+0x7c>)
 8009228:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800922a:	4a19      	ldr	r2, [pc, #100]	@ (8009290 <HAL_TIM_Base_MspInit+0x7c>)
 800922c:	f043 0310 	orr.w	r3, r3, #16
 8009230:	6593      	str	r3, [r2, #88]	@ 0x58
 8009232:	4b17      	ldr	r3, [pc, #92]	@ (8009290 <HAL_TIM_Base_MspInit+0x7c>)
 8009234:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009236:	f003 0310 	and.w	r3, r3, #16
 800923a:	60fb      	str	r3, [r7, #12]
 800923c:	68fb      	ldr	r3, [r7, #12]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 800923e:	2200      	movs	r2, #0
 8009240:	2100      	movs	r1, #0
 8009242:	2036      	movs	r0, #54	@ 0x36
 8009244:	f001 fd9f 	bl	800ad86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8009248:	2036      	movs	r0, #54	@ 0x36
 800924a:	f001 fdb8 	bl	800adbe <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 800924e:	e018      	b.n	8009282 <HAL_TIM_Base_MspInit+0x6e>
  else if(tim_baseHandle->Instance==TIM7)
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	4a0f      	ldr	r2, [pc, #60]	@ (8009294 <HAL_TIM_Base_MspInit+0x80>)
 8009256:	4293      	cmp	r3, r2
 8009258:	d113      	bne.n	8009282 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800925a:	4b0d      	ldr	r3, [pc, #52]	@ (8009290 <HAL_TIM_Base_MspInit+0x7c>)
 800925c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800925e:	4a0c      	ldr	r2, [pc, #48]	@ (8009290 <HAL_TIM_Base_MspInit+0x7c>)
 8009260:	f043 0320 	orr.w	r3, r3, #32
 8009264:	6593      	str	r3, [r2, #88]	@ 0x58
 8009266:	4b0a      	ldr	r3, [pc, #40]	@ (8009290 <HAL_TIM_Base_MspInit+0x7c>)
 8009268:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800926a:	f003 0320 	and.w	r3, r3, #32
 800926e:	60bb      	str	r3, [r7, #8]
 8009270:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8009272:	2200      	movs	r2, #0
 8009274:	2100      	movs	r1, #0
 8009276:	2037      	movs	r0, #55	@ 0x37
 8009278:	f001 fd85 	bl	800ad86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 800927c:	2037      	movs	r0, #55	@ 0x37
 800927e:	f001 fd9e 	bl	800adbe <HAL_NVIC_EnableIRQ>
}
 8009282:	bf00      	nop
 8009284:	3710      	adds	r7, #16
 8009286:	46bd      	mov	sp, r7
 8009288:	bd80      	pop	{r7, pc}
 800928a:	bf00      	nop
 800928c:	40001000 	.word	0x40001000
 8009290:	40021000 	.word	0x40021000
 8009294:	40001400 	.word	0x40001400

08009298 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8009298:	b580      	push	{r7, lr}
 800929a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800929c:	4b14      	ldr	r3, [pc, #80]	@ (80092f0 <MX_USART2_UART_Init+0x58>)
 800929e:	4a15      	ldr	r2, [pc, #84]	@ (80092f4 <MX_USART2_UART_Init+0x5c>)
 80092a0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80092a2:	4b13      	ldr	r3, [pc, #76]	@ (80092f0 <MX_USART2_UART_Init+0x58>)
 80092a4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80092a8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80092aa:	4b11      	ldr	r3, [pc, #68]	@ (80092f0 <MX_USART2_UART_Init+0x58>)
 80092ac:	2200      	movs	r2, #0
 80092ae:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80092b0:	4b0f      	ldr	r3, [pc, #60]	@ (80092f0 <MX_USART2_UART_Init+0x58>)
 80092b2:	2200      	movs	r2, #0
 80092b4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80092b6:	4b0e      	ldr	r3, [pc, #56]	@ (80092f0 <MX_USART2_UART_Init+0x58>)
 80092b8:	2200      	movs	r2, #0
 80092ba:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80092bc:	4b0c      	ldr	r3, [pc, #48]	@ (80092f0 <MX_USART2_UART_Init+0x58>)
 80092be:	220c      	movs	r2, #12
 80092c0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80092c2:	4b0b      	ldr	r3, [pc, #44]	@ (80092f0 <MX_USART2_UART_Init+0x58>)
 80092c4:	2200      	movs	r2, #0
 80092c6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80092c8:	4b09      	ldr	r3, [pc, #36]	@ (80092f0 <MX_USART2_UART_Init+0x58>)
 80092ca:	2200      	movs	r2, #0
 80092cc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80092ce:	4b08      	ldr	r3, [pc, #32]	@ (80092f0 <MX_USART2_UART_Init+0x58>)
 80092d0:	2200      	movs	r2, #0
 80092d2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80092d4:	4b06      	ldr	r3, [pc, #24]	@ (80092f0 <MX_USART2_UART_Init+0x58>)
 80092d6:	2200      	movs	r2, #0
 80092d8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80092da:	4805      	ldr	r0, [pc, #20]	@ (80092f0 <MX_USART2_UART_Init+0x58>)
 80092dc:	f004 feae 	bl	800e03c <HAL_UART_Init>
 80092e0:	4603      	mov	r3, r0
 80092e2:	2b00      	cmp	r3, #0
 80092e4:	d001      	beq.n	80092ea <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80092e6:	f7fe fee5 	bl	80080b4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80092ea:	bf00      	nop
 80092ec:	bd80      	pop	{r7, pc}
 80092ee:	bf00      	nop
 80092f0:	2000066c 	.word	0x2000066c
 80092f4:	40004400 	.word	0x40004400

080092f8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80092f8:	b580      	push	{r7, lr}
 80092fa:	b09e      	sub	sp, #120	@ 0x78
 80092fc:	af00      	add	r7, sp, #0
 80092fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009300:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8009304:	2200      	movs	r2, #0
 8009306:	601a      	str	r2, [r3, #0]
 8009308:	605a      	str	r2, [r3, #4]
 800930a:	609a      	str	r2, [r3, #8]
 800930c:	60da      	str	r2, [r3, #12]
 800930e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8009310:	f107 0310 	add.w	r3, r7, #16
 8009314:	2254      	movs	r2, #84	@ 0x54
 8009316:	2100      	movs	r1, #0
 8009318:	4618      	mov	r0, r3
 800931a:	f005 fca1 	bl	800ec60 <memset>
  if(uartHandle->Instance==USART2)
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	4a1f      	ldr	r2, [pc, #124]	@ (80093a0 <HAL_UART_MspInit+0xa8>)
 8009324:	4293      	cmp	r3, r2
 8009326:	d136      	bne.n	8009396 <HAL_UART_MspInit+0x9e>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8009328:	2302      	movs	r3, #2
 800932a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800932c:	2300      	movs	r3, #0
 800932e:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8009330:	f107 0310 	add.w	r3, r7, #16
 8009334:	4618      	mov	r0, r3
 8009336:	f003 fca3 	bl	800cc80 <HAL_RCCEx_PeriphCLKConfig>
 800933a:	4603      	mov	r3, r0
 800933c:	2b00      	cmp	r3, #0
 800933e:	d001      	beq.n	8009344 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8009340:	f7fe feb8 	bl	80080b4 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8009344:	4b17      	ldr	r3, [pc, #92]	@ (80093a4 <HAL_UART_MspInit+0xac>)
 8009346:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009348:	4a16      	ldr	r2, [pc, #88]	@ (80093a4 <HAL_UART_MspInit+0xac>)
 800934a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800934e:	6593      	str	r3, [r2, #88]	@ 0x58
 8009350:	4b14      	ldr	r3, [pc, #80]	@ (80093a4 <HAL_UART_MspInit+0xac>)
 8009352:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009354:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009358:	60fb      	str	r3, [r7, #12]
 800935a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800935c:	4b11      	ldr	r3, [pc, #68]	@ (80093a4 <HAL_UART_MspInit+0xac>)
 800935e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009360:	4a10      	ldr	r2, [pc, #64]	@ (80093a4 <HAL_UART_MspInit+0xac>)
 8009362:	f043 0301 	orr.w	r3, r3, #1
 8009366:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009368:	4b0e      	ldr	r3, [pc, #56]	@ (80093a4 <HAL_UART_MspInit+0xac>)
 800936a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800936c:	f003 0301 	and.w	r3, r3, #1
 8009370:	60bb      	str	r3, [r7, #8]
 8009372:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8009374:	230c      	movs	r3, #12
 8009376:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009378:	2302      	movs	r3, #2
 800937a:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800937c:	2300      	movs	r3, #0
 800937e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009380:	2303      	movs	r3, #3
 8009382:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8009384:	2307      	movs	r3, #7
 8009386:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009388:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800938c:	4619      	mov	r1, r3
 800938e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8009392:	f001 fd2f 	bl	800adf4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8009396:	bf00      	nop
 8009398:	3778      	adds	r7, #120	@ 0x78
 800939a:	46bd      	mov	sp, r7
 800939c:	bd80      	pop	{r7, pc}
 800939e:	bf00      	nop
 80093a0:	40004400 	.word	0x40004400
 80093a4:	40021000 	.word	0x40021000

080093a8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80093a8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80093e0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80093ac:	f7ff feb0 	bl	8009110 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80093b0:	480c      	ldr	r0, [pc, #48]	@ (80093e4 <LoopForever+0x6>)
  ldr r1, =_edata
 80093b2:	490d      	ldr	r1, [pc, #52]	@ (80093e8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80093b4:	4a0d      	ldr	r2, [pc, #52]	@ (80093ec <LoopForever+0xe>)
  movs r3, #0
 80093b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80093b8:	e002      	b.n	80093c0 <LoopCopyDataInit>

080093ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80093ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80093bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80093be:	3304      	adds	r3, #4

080093c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80093c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80093c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80093c4:	d3f9      	bcc.n	80093ba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80093c6:	4a0a      	ldr	r2, [pc, #40]	@ (80093f0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80093c8:	4c0a      	ldr	r4, [pc, #40]	@ (80093f4 <LoopForever+0x16>)
  movs r3, #0
 80093ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80093cc:	e001      	b.n	80093d2 <LoopFillZerobss>

080093ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80093ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80093d0:	3204      	adds	r2, #4

080093d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80093d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80093d4:	d3fb      	bcc.n	80093ce <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80093d6:	f005 fc51 	bl	800ec7c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80093da:	f7fe fd95 	bl	8007f08 <main>

080093de <LoopForever>:

LoopForever:
    b LoopForever
 80093de:	e7fe      	b.n	80093de <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80093e0:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 80093e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80093e8:	200000c4 	.word	0x200000c4
  ldr r2, =_sidata
 80093ec:	080113a8 	.word	0x080113a8
  ldr r2, =_sbss
 80093f0:	200000c4 	.word	0x200000c4
  ldr r4, =_ebss
 80093f4:	20000844 	.word	0x20000844

080093f8 <CAN1_RX0_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80093f8:	e7fe      	b.n	80093f8 <CAN1_RX0_IRQHandler>

080093fa <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80093fa:	b580      	push	{r7, lr}
 80093fc:	b082      	sub	sp, #8
 80093fe:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8009400:	2300      	movs	r3, #0
 8009402:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8009404:	2003      	movs	r0, #3
 8009406:	f001 fcb3 	bl	800ad70 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800940a:	200f      	movs	r0, #15
 800940c:	f000 f80e 	bl	800942c <HAL_InitTick>
 8009410:	4603      	mov	r3, r0
 8009412:	2b00      	cmp	r3, #0
 8009414:	d002      	beq.n	800941c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8009416:	2301      	movs	r3, #1
 8009418:	71fb      	strb	r3, [r7, #7]
 800941a:	e001      	b.n	8009420 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800941c:	f7ff fd36 	bl	8008e8c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8009420:	79fb      	ldrb	r3, [r7, #7]
}
 8009422:	4618      	mov	r0, r3
 8009424:	3708      	adds	r7, #8
 8009426:	46bd      	mov	sp, r7
 8009428:	bd80      	pop	{r7, pc}
	...

0800942c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800942c:	b580      	push	{r7, lr}
 800942e:	b084      	sub	sp, #16
 8009430:	af00      	add	r7, sp, #0
 8009432:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8009434:	2300      	movs	r3, #0
 8009436:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8009438:	4b17      	ldr	r3, [pc, #92]	@ (8009498 <HAL_InitTick+0x6c>)
 800943a:	781b      	ldrb	r3, [r3, #0]
 800943c:	2b00      	cmp	r3, #0
 800943e:	d023      	beq.n	8009488 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8009440:	4b16      	ldr	r3, [pc, #88]	@ (800949c <HAL_InitTick+0x70>)
 8009442:	681a      	ldr	r2, [r3, #0]
 8009444:	4b14      	ldr	r3, [pc, #80]	@ (8009498 <HAL_InitTick+0x6c>)
 8009446:	781b      	ldrb	r3, [r3, #0]
 8009448:	4619      	mov	r1, r3
 800944a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800944e:	fbb3 f3f1 	udiv	r3, r3, r1
 8009452:	fbb2 f3f3 	udiv	r3, r2, r3
 8009456:	4618      	mov	r0, r3
 8009458:	f001 fcbf 	bl	800adda <HAL_SYSTICK_Config>
 800945c:	4603      	mov	r3, r0
 800945e:	2b00      	cmp	r3, #0
 8009460:	d10f      	bne.n	8009482 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	2b0f      	cmp	r3, #15
 8009466:	d809      	bhi.n	800947c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8009468:	2200      	movs	r2, #0
 800946a:	6879      	ldr	r1, [r7, #4]
 800946c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009470:	f001 fc89 	bl	800ad86 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8009474:	4a0a      	ldr	r2, [pc, #40]	@ (80094a0 <HAL_InitTick+0x74>)
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	6013      	str	r3, [r2, #0]
 800947a:	e007      	b.n	800948c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800947c:	2301      	movs	r3, #1
 800947e:	73fb      	strb	r3, [r7, #15]
 8009480:	e004      	b.n	800948c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8009482:	2301      	movs	r3, #1
 8009484:	73fb      	strb	r3, [r7, #15]
 8009486:	e001      	b.n	800948c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8009488:	2301      	movs	r3, #1
 800948a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800948c:	7bfb      	ldrb	r3, [r7, #15]
}
 800948e:	4618      	mov	r0, r3
 8009490:	3710      	adds	r7, #16
 8009492:	46bd      	mov	sp, r7
 8009494:	bd80      	pop	{r7, pc}
 8009496:	bf00      	nop
 8009498:	20000064 	.word	0x20000064
 800949c:	2000005c 	.word	0x2000005c
 80094a0:	20000060 	.word	0x20000060

080094a4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80094a4:	b480      	push	{r7}
 80094a6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80094a8:	4b06      	ldr	r3, [pc, #24]	@ (80094c4 <HAL_IncTick+0x20>)
 80094aa:	781b      	ldrb	r3, [r3, #0]
 80094ac:	461a      	mov	r2, r3
 80094ae:	4b06      	ldr	r3, [pc, #24]	@ (80094c8 <HAL_IncTick+0x24>)
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	4413      	add	r3, r2
 80094b4:	4a04      	ldr	r2, [pc, #16]	@ (80094c8 <HAL_IncTick+0x24>)
 80094b6:	6013      	str	r3, [r2, #0]
}
 80094b8:	bf00      	nop
 80094ba:	46bd      	mov	sp, r7
 80094bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094c0:	4770      	bx	lr
 80094c2:	bf00      	nop
 80094c4:	20000064 	.word	0x20000064
 80094c8:	200006f4 	.word	0x200006f4

080094cc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80094cc:	b480      	push	{r7}
 80094ce:	af00      	add	r7, sp, #0
  return uwTick;
 80094d0:	4b03      	ldr	r3, [pc, #12]	@ (80094e0 <HAL_GetTick+0x14>)
 80094d2:	681b      	ldr	r3, [r3, #0]
}
 80094d4:	4618      	mov	r0, r3
 80094d6:	46bd      	mov	sp, r7
 80094d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094dc:	4770      	bx	lr
 80094de:	bf00      	nop
 80094e0:	200006f4 	.word	0x200006f4

080094e4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80094e4:	b580      	push	{r7, lr}
 80094e6:	b084      	sub	sp, #16
 80094e8:	af00      	add	r7, sp, #0
 80094ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80094ec:	f7ff ffee 	bl	80094cc <HAL_GetTick>
 80094f0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80094f6:	68fb      	ldr	r3, [r7, #12]
 80094f8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80094fc:	d005      	beq.n	800950a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80094fe:	4b0a      	ldr	r3, [pc, #40]	@ (8009528 <HAL_Delay+0x44>)
 8009500:	781b      	ldrb	r3, [r3, #0]
 8009502:	461a      	mov	r2, r3
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	4413      	add	r3, r2
 8009508:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800950a:	bf00      	nop
 800950c:	f7ff ffde 	bl	80094cc <HAL_GetTick>
 8009510:	4602      	mov	r2, r0
 8009512:	68bb      	ldr	r3, [r7, #8]
 8009514:	1ad3      	subs	r3, r2, r3
 8009516:	68fa      	ldr	r2, [r7, #12]
 8009518:	429a      	cmp	r2, r3
 800951a:	d8f7      	bhi.n	800950c <HAL_Delay+0x28>
  {
  }
}
 800951c:	bf00      	nop
 800951e:	bf00      	nop
 8009520:	3710      	adds	r7, #16
 8009522:	46bd      	mov	sp, r7
 8009524:	bd80      	pop	{r7, pc}
 8009526:	bf00      	nop
 8009528:	20000064 	.word	0x20000064

0800952c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800952c:	b480      	push	{r7}
 800952e:	b083      	sub	sp, #12
 8009530:	af00      	add	r7, sp, #0
 8009532:	6078      	str	r0, [r7, #4]
 8009534:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	689b      	ldr	r3, [r3, #8]
 800953a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800953e:	683b      	ldr	r3, [r7, #0]
 8009540:	431a      	orrs	r2, r3
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	609a      	str	r2, [r3, #8]
}
 8009546:	bf00      	nop
 8009548:	370c      	adds	r7, #12
 800954a:	46bd      	mov	sp, r7
 800954c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009550:	4770      	bx	lr

08009552 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8009552:	b480      	push	{r7}
 8009554:	b083      	sub	sp, #12
 8009556:	af00      	add	r7, sp, #0
 8009558:	6078      	str	r0, [r7, #4]
 800955a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	689b      	ldr	r3, [r3, #8]
 8009560:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8009564:	683b      	ldr	r3, [r7, #0]
 8009566:	431a      	orrs	r2, r3
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	609a      	str	r2, [r3, #8]
}
 800956c:	bf00      	nop
 800956e:	370c      	adds	r7, #12
 8009570:	46bd      	mov	sp, r7
 8009572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009576:	4770      	bx	lr

08009578 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8009578:	b480      	push	{r7}
 800957a:	b083      	sub	sp, #12
 800957c:	af00      	add	r7, sp, #0
 800957e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	689b      	ldr	r3, [r3, #8]
 8009584:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8009588:	4618      	mov	r0, r3
 800958a:	370c      	adds	r7, #12
 800958c:	46bd      	mov	sp, r7
 800958e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009592:	4770      	bx	lr

08009594 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8009594:	b480      	push	{r7}
 8009596:	b087      	sub	sp, #28
 8009598:	af00      	add	r7, sp, #0
 800959a:	60f8      	str	r0, [r7, #12]
 800959c:	60b9      	str	r1, [r7, #8]
 800959e:	607a      	str	r2, [r7, #4]
 80095a0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80095a2:	68fb      	ldr	r3, [r7, #12]
 80095a4:	3360      	adds	r3, #96	@ 0x60
 80095a6:	461a      	mov	r2, r3
 80095a8:	68bb      	ldr	r3, [r7, #8]
 80095aa:	009b      	lsls	r3, r3, #2
 80095ac:	4413      	add	r3, r2
 80095ae:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80095b0:	697b      	ldr	r3, [r7, #20]
 80095b2:	681a      	ldr	r2, [r3, #0]
 80095b4:	4b08      	ldr	r3, [pc, #32]	@ (80095d8 <LL_ADC_SetOffset+0x44>)
 80095b6:	4013      	ands	r3, r2
 80095b8:	687a      	ldr	r2, [r7, #4]
 80095ba:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80095be:	683a      	ldr	r2, [r7, #0]
 80095c0:	430a      	orrs	r2, r1
 80095c2:	4313      	orrs	r3, r2
 80095c4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80095c8:	697b      	ldr	r3, [r7, #20]
 80095ca:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80095cc:	bf00      	nop
 80095ce:	371c      	adds	r7, #28
 80095d0:	46bd      	mov	sp, r7
 80095d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095d6:	4770      	bx	lr
 80095d8:	03fff000 	.word	0x03fff000

080095dc <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80095dc:	b480      	push	{r7}
 80095de:	b085      	sub	sp, #20
 80095e0:	af00      	add	r7, sp, #0
 80095e2:	6078      	str	r0, [r7, #4]
 80095e4:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	3360      	adds	r3, #96	@ 0x60
 80095ea:	461a      	mov	r2, r3
 80095ec:	683b      	ldr	r3, [r7, #0]
 80095ee:	009b      	lsls	r3, r3, #2
 80095f0:	4413      	add	r3, r2
 80095f2:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80095f4:	68fb      	ldr	r3, [r7, #12]
 80095f6:	681b      	ldr	r3, [r3, #0]
 80095f8:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80095fc:	4618      	mov	r0, r3
 80095fe:	3714      	adds	r7, #20
 8009600:	46bd      	mov	sp, r7
 8009602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009606:	4770      	bx	lr

08009608 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8009608:	b480      	push	{r7}
 800960a:	b087      	sub	sp, #28
 800960c:	af00      	add	r7, sp, #0
 800960e:	60f8      	str	r0, [r7, #12]
 8009610:	60b9      	str	r1, [r7, #8]
 8009612:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8009614:	68fb      	ldr	r3, [r7, #12]
 8009616:	3360      	adds	r3, #96	@ 0x60
 8009618:	461a      	mov	r2, r3
 800961a:	68bb      	ldr	r3, [r7, #8]
 800961c:	009b      	lsls	r3, r3, #2
 800961e:	4413      	add	r3, r2
 8009620:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8009622:	697b      	ldr	r3, [r7, #20]
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	431a      	orrs	r2, r3
 800962e:	697b      	ldr	r3, [r7, #20]
 8009630:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8009632:	bf00      	nop
 8009634:	371c      	adds	r7, #28
 8009636:	46bd      	mov	sp, r7
 8009638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800963c:	4770      	bx	lr

0800963e <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800963e:	b480      	push	{r7}
 8009640:	b083      	sub	sp, #12
 8009642:	af00      	add	r7, sp, #0
 8009644:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	68db      	ldr	r3, [r3, #12]
 800964a:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800964e:	2b00      	cmp	r3, #0
 8009650:	d101      	bne.n	8009656 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8009652:	2301      	movs	r3, #1
 8009654:	e000      	b.n	8009658 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8009656:	2300      	movs	r3, #0
}
 8009658:	4618      	mov	r0, r3
 800965a:	370c      	adds	r7, #12
 800965c:	46bd      	mov	sp, r7
 800965e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009662:	4770      	bx	lr

08009664 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8009664:	b480      	push	{r7}
 8009666:	b087      	sub	sp, #28
 8009668:	af00      	add	r7, sp, #0
 800966a:	60f8      	str	r0, [r7, #12]
 800966c:	60b9      	str	r1, [r7, #8]
 800966e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	3330      	adds	r3, #48	@ 0x30
 8009674:	461a      	mov	r2, r3
 8009676:	68bb      	ldr	r3, [r7, #8]
 8009678:	0a1b      	lsrs	r3, r3, #8
 800967a:	009b      	lsls	r3, r3, #2
 800967c:	f003 030c 	and.w	r3, r3, #12
 8009680:	4413      	add	r3, r2
 8009682:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8009684:	697b      	ldr	r3, [r7, #20]
 8009686:	681a      	ldr	r2, [r3, #0]
 8009688:	68bb      	ldr	r3, [r7, #8]
 800968a:	f003 031f 	and.w	r3, r3, #31
 800968e:	211f      	movs	r1, #31
 8009690:	fa01 f303 	lsl.w	r3, r1, r3
 8009694:	43db      	mvns	r3, r3
 8009696:	401a      	ands	r2, r3
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	0e9b      	lsrs	r3, r3, #26
 800969c:	f003 011f 	and.w	r1, r3, #31
 80096a0:	68bb      	ldr	r3, [r7, #8]
 80096a2:	f003 031f 	and.w	r3, r3, #31
 80096a6:	fa01 f303 	lsl.w	r3, r1, r3
 80096aa:	431a      	orrs	r2, r3
 80096ac:	697b      	ldr	r3, [r7, #20]
 80096ae:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80096b0:	bf00      	nop
 80096b2:	371c      	adds	r7, #28
 80096b4:	46bd      	mov	sp, r7
 80096b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ba:	4770      	bx	lr

080096bc <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80096bc:	b480      	push	{r7}
 80096be:	b083      	sub	sp, #12
 80096c0:	af00      	add	r7, sp, #0
 80096c2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80096c8:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	d101      	bne.n	80096d4 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 80096d0:	2301      	movs	r3, #1
 80096d2:	e000      	b.n	80096d6 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 80096d4:	2300      	movs	r3, #0
}
 80096d6:	4618      	mov	r0, r3
 80096d8:	370c      	adds	r7, #12
 80096da:	46bd      	mov	sp, r7
 80096dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096e0:	4770      	bx	lr

080096e2 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80096e2:	b480      	push	{r7}
 80096e4:	b087      	sub	sp, #28
 80096e6:	af00      	add	r7, sp, #0
 80096e8:	60f8      	str	r0, [r7, #12]
 80096ea:	60b9      	str	r1, [r7, #8]
 80096ec:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80096ee:	68fb      	ldr	r3, [r7, #12]
 80096f0:	3314      	adds	r3, #20
 80096f2:	461a      	mov	r2, r3
 80096f4:	68bb      	ldr	r3, [r7, #8]
 80096f6:	0e5b      	lsrs	r3, r3, #25
 80096f8:	009b      	lsls	r3, r3, #2
 80096fa:	f003 0304 	and.w	r3, r3, #4
 80096fe:	4413      	add	r3, r2
 8009700:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8009702:	697b      	ldr	r3, [r7, #20]
 8009704:	681a      	ldr	r2, [r3, #0]
 8009706:	68bb      	ldr	r3, [r7, #8]
 8009708:	0d1b      	lsrs	r3, r3, #20
 800970a:	f003 031f 	and.w	r3, r3, #31
 800970e:	2107      	movs	r1, #7
 8009710:	fa01 f303 	lsl.w	r3, r1, r3
 8009714:	43db      	mvns	r3, r3
 8009716:	401a      	ands	r2, r3
 8009718:	68bb      	ldr	r3, [r7, #8]
 800971a:	0d1b      	lsrs	r3, r3, #20
 800971c:	f003 031f 	and.w	r3, r3, #31
 8009720:	6879      	ldr	r1, [r7, #4]
 8009722:	fa01 f303 	lsl.w	r3, r1, r3
 8009726:	431a      	orrs	r2, r3
 8009728:	697b      	ldr	r3, [r7, #20]
 800972a:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800972c:	bf00      	nop
 800972e:	371c      	adds	r7, #28
 8009730:	46bd      	mov	sp, r7
 8009732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009736:	4770      	bx	lr

08009738 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8009738:	b480      	push	{r7}
 800973a:	b085      	sub	sp, #20
 800973c:	af00      	add	r7, sp, #0
 800973e:	60f8      	str	r0, [r7, #12]
 8009740:	60b9      	str	r1, [r7, #8]
 8009742:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8009744:	68fb      	ldr	r3, [r7, #12]
 8009746:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800974a:	68bb      	ldr	r3, [r7, #8]
 800974c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009750:	43db      	mvns	r3, r3
 8009752:	401a      	ands	r2, r3
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	f003 0318 	and.w	r3, r3, #24
 800975a:	4908      	ldr	r1, [pc, #32]	@ (800977c <LL_ADC_SetChannelSingleDiff+0x44>)
 800975c:	40d9      	lsrs	r1, r3
 800975e:	68bb      	ldr	r3, [r7, #8]
 8009760:	400b      	ands	r3, r1
 8009762:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009766:	431a      	orrs	r2, r3
 8009768:	68fb      	ldr	r3, [r7, #12]
 800976a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800976e:	bf00      	nop
 8009770:	3714      	adds	r7, #20
 8009772:	46bd      	mov	sp, r7
 8009774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009778:	4770      	bx	lr
 800977a:	bf00      	nop
 800977c:	0007ffff 	.word	0x0007ffff

08009780 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8009780:	b480      	push	{r7}
 8009782:	b083      	sub	sp, #12
 8009784:	af00      	add	r7, sp, #0
 8009786:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	689b      	ldr	r3, [r3, #8]
 800978c:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8009790:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8009794:	687a      	ldr	r2, [r7, #4]
 8009796:	6093      	str	r3, [r2, #8]
}
 8009798:	bf00      	nop
 800979a:	370c      	adds	r7, #12
 800979c:	46bd      	mov	sp, r7
 800979e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097a2:	4770      	bx	lr

080097a4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80097a4:	b480      	push	{r7}
 80097a6:	b083      	sub	sp, #12
 80097a8:	af00      	add	r7, sp, #0
 80097aa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	689b      	ldr	r3, [r3, #8]
 80097b0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80097b4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80097b8:	d101      	bne.n	80097be <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80097ba:	2301      	movs	r3, #1
 80097bc:	e000      	b.n	80097c0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80097be:	2300      	movs	r3, #0
}
 80097c0:	4618      	mov	r0, r3
 80097c2:	370c      	adds	r7, #12
 80097c4:	46bd      	mov	sp, r7
 80097c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ca:	4770      	bx	lr

080097cc <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80097cc:	b480      	push	{r7}
 80097ce:	b083      	sub	sp, #12
 80097d0:	af00      	add	r7, sp, #0
 80097d2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	689b      	ldr	r3, [r3, #8]
 80097d8:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80097dc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80097e0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80097e8:	bf00      	nop
 80097ea:	370c      	adds	r7, #12
 80097ec:	46bd      	mov	sp, r7
 80097ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097f2:	4770      	bx	lr

080097f4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80097f4:	b480      	push	{r7}
 80097f6:	b083      	sub	sp, #12
 80097f8:	af00      	add	r7, sp, #0
 80097fa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	689b      	ldr	r3, [r3, #8]
 8009800:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009804:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009808:	d101      	bne.n	800980e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800980a:	2301      	movs	r3, #1
 800980c:	e000      	b.n	8009810 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800980e:	2300      	movs	r3, #0
}
 8009810:	4618      	mov	r0, r3
 8009812:	370c      	adds	r7, #12
 8009814:	46bd      	mov	sp, r7
 8009816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800981a:	4770      	bx	lr

0800981c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800981c:	b480      	push	{r7}
 800981e:	b083      	sub	sp, #12
 8009820:	af00      	add	r7, sp, #0
 8009822:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	689b      	ldr	r3, [r3, #8]
 8009828:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800982c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8009830:	f043 0201 	orr.w	r2, r3, #1
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8009838:	bf00      	nop
 800983a:	370c      	adds	r7, #12
 800983c:	46bd      	mov	sp, r7
 800983e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009842:	4770      	bx	lr

08009844 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8009844:	b480      	push	{r7}
 8009846:	b083      	sub	sp, #12
 8009848:	af00      	add	r7, sp, #0
 800984a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	689b      	ldr	r3, [r3, #8]
 8009850:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009854:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8009858:	f043 0202 	orr.w	r2, r3, #2
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8009860:	bf00      	nop
 8009862:	370c      	adds	r7, #12
 8009864:	46bd      	mov	sp, r7
 8009866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800986a:	4770      	bx	lr

0800986c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800986c:	b480      	push	{r7}
 800986e:	b083      	sub	sp, #12
 8009870:	af00      	add	r7, sp, #0
 8009872:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	689b      	ldr	r3, [r3, #8]
 8009878:	f003 0301 	and.w	r3, r3, #1
 800987c:	2b01      	cmp	r3, #1
 800987e:	d101      	bne.n	8009884 <LL_ADC_IsEnabled+0x18>
 8009880:	2301      	movs	r3, #1
 8009882:	e000      	b.n	8009886 <LL_ADC_IsEnabled+0x1a>
 8009884:	2300      	movs	r3, #0
}
 8009886:	4618      	mov	r0, r3
 8009888:	370c      	adds	r7, #12
 800988a:	46bd      	mov	sp, r7
 800988c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009890:	4770      	bx	lr

08009892 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8009892:	b480      	push	{r7}
 8009894:	b083      	sub	sp, #12
 8009896:	af00      	add	r7, sp, #0
 8009898:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	689b      	ldr	r3, [r3, #8]
 800989e:	f003 0302 	and.w	r3, r3, #2
 80098a2:	2b02      	cmp	r3, #2
 80098a4:	d101      	bne.n	80098aa <LL_ADC_IsDisableOngoing+0x18>
 80098a6:	2301      	movs	r3, #1
 80098a8:	e000      	b.n	80098ac <LL_ADC_IsDisableOngoing+0x1a>
 80098aa:	2300      	movs	r3, #0
}
 80098ac:	4618      	mov	r0, r3
 80098ae:	370c      	adds	r7, #12
 80098b0:	46bd      	mov	sp, r7
 80098b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098b6:	4770      	bx	lr

080098b8 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80098b8:	b480      	push	{r7}
 80098ba:	b083      	sub	sp, #12
 80098bc:	af00      	add	r7, sp, #0
 80098be:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	689b      	ldr	r3, [r3, #8]
 80098c4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80098c8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80098cc:	f043 0204 	orr.w	r2, r3, #4
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80098d4:	bf00      	nop
 80098d6:	370c      	adds	r7, #12
 80098d8:	46bd      	mov	sp, r7
 80098da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098de:	4770      	bx	lr

080098e0 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80098e0:	b480      	push	{r7}
 80098e2:	b083      	sub	sp, #12
 80098e4:	af00      	add	r7, sp, #0
 80098e6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	689b      	ldr	r3, [r3, #8]
 80098ec:	f003 0304 	and.w	r3, r3, #4
 80098f0:	2b04      	cmp	r3, #4
 80098f2:	d101      	bne.n	80098f8 <LL_ADC_REG_IsConversionOngoing+0x18>
 80098f4:	2301      	movs	r3, #1
 80098f6:	e000      	b.n	80098fa <LL_ADC_REG_IsConversionOngoing+0x1a>
 80098f8:	2300      	movs	r3, #0
}
 80098fa:	4618      	mov	r0, r3
 80098fc:	370c      	adds	r7, #12
 80098fe:	46bd      	mov	sp, r7
 8009900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009904:	4770      	bx	lr

08009906 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8009906:	b480      	push	{r7}
 8009908:	b083      	sub	sp, #12
 800990a:	af00      	add	r7, sp, #0
 800990c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	689b      	ldr	r3, [r3, #8]
 8009912:	f003 0308 	and.w	r3, r3, #8
 8009916:	2b08      	cmp	r3, #8
 8009918:	d101      	bne.n	800991e <LL_ADC_INJ_IsConversionOngoing+0x18>
 800991a:	2301      	movs	r3, #1
 800991c:	e000      	b.n	8009920 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800991e:	2300      	movs	r3, #0
}
 8009920:	4618      	mov	r0, r3
 8009922:	370c      	adds	r7, #12
 8009924:	46bd      	mov	sp, r7
 8009926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800992a:	4770      	bx	lr

0800992c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800992c:	b580      	push	{r7, lr}
 800992e:	b088      	sub	sp, #32
 8009930:	af00      	add	r7, sp, #0
 8009932:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8009934:	2300      	movs	r3, #0
 8009936:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8009938:	2300      	movs	r3, #0
 800993a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	2b00      	cmp	r3, #0
 8009940:	d101      	bne.n	8009946 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8009942:	2301      	movs	r3, #1
 8009944:	e126      	b.n	8009b94 <HAL_ADC_Init+0x268>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	691b      	ldr	r3, [r3, #16]
 800994a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009950:	2b00      	cmp	r3, #0
 8009952:	d109      	bne.n	8009968 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8009954:	6878      	ldr	r0, [r7, #4]
 8009956:	f7f7 fad5 	bl	8000f04 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	2200      	movs	r2, #0
 800995e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	2200      	movs	r2, #0
 8009964:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	4618      	mov	r0, r3
 800996e:	f7ff ff19 	bl	80097a4 <LL_ADC_IsDeepPowerDownEnabled>
 8009972:	4603      	mov	r3, r0
 8009974:	2b00      	cmp	r3, #0
 8009976:	d004      	beq.n	8009982 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	681b      	ldr	r3, [r3, #0]
 800997c:	4618      	mov	r0, r3
 800997e:	f7ff feff 	bl	8009780 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	681b      	ldr	r3, [r3, #0]
 8009986:	4618      	mov	r0, r3
 8009988:	f7ff ff34 	bl	80097f4 <LL_ADC_IsInternalRegulatorEnabled>
 800998c:	4603      	mov	r3, r0
 800998e:	2b00      	cmp	r3, #0
 8009990:	d115      	bne.n	80099be <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	4618      	mov	r0, r3
 8009998:	f7ff ff18 	bl	80097cc <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800999c:	4b7f      	ldr	r3, [pc, #508]	@ (8009b9c <HAL_ADC_Init+0x270>)
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	099b      	lsrs	r3, r3, #6
 80099a2:	4a7f      	ldr	r2, [pc, #508]	@ (8009ba0 <HAL_ADC_Init+0x274>)
 80099a4:	fba2 2303 	umull	r2, r3, r2, r3
 80099a8:	099b      	lsrs	r3, r3, #6
 80099aa:	3301      	adds	r3, #1
 80099ac:	005b      	lsls	r3, r3, #1
 80099ae:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80099b0:	e002      	b.n	80099b8 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80099b2:	68fb      	ldr	r3, [r7, #12]
 80099b4:	3b01      	subs	r3, #1
 80099b6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	2b00      	cmp	r3, #0
 80099bc:	d1f9      	bne.n	80099b2 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	681b      	ldr	r3, [r3, #0]
 80099c2:	4618      	mov	r0, r3
 80099c4:	f7ff ff16 	bl	80097f4 <LL_ADC_IsInternalRegulatorEnabled>
 80099c8:	4603      	mov	r3, r0
 80099ca:	2b00      	cmp	r3, #0
 80099cc:	d10d      	bne.n	80099ea <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80099d2:	f043 0210 	orr.w	r2, r3, #16
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80099de:	f043 0201 	orr.w	r2, r3, #1
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80099e6:	2301      	movs	r3, #1
 80099e8:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	681b      	ldr	r3, [r3, #0]
 80099ee:	4618      	mov	r0, r3
 80099f0:	f7ff ff76 	bl	80098e0 <LL_ADC_REG_IsConversionOngoing>
 80099f4:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80099fa:	f003 0310 	and.w	r3, r3, #16
 80099fe:	2b00      	cmp	r3, #0
 8009a00:	f040 80bf 	bne.w	8009b82 <HAL_ADC_Init+0x256>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8009a04:	697b      	ldr	r3, [r7, #20]
 8009a06:	2b00      	cmp	r3, #0
 8009a08:	f040 80bb 	bne.w	8009b82 <HAL_ADC_Init+0x256>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009a10:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8009a14:	f043 0202 	orr.w	r2, r3, #2
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	4618      	mov	r0, r3
 8009a22:	f7ff ff23 	bl	800986c <LL_ADC_IsEnabled>
 8009a26:	4603      	mov	r3, r0
 8009a28:	2b00      	cmp	r3, #0
 8009a2a:	d10b      	bne.n	8009a44 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8009a2c:	485d      	ldr	r0, [pc, #372]	@ (8009ba4 <HAL_ADC_Init+0x278>)
 8009a2e:	f7ff ff1d 	bl	800986c <LL_ADC_IsEnabled>
 8009a32:	4603      	mov	r3, r0
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	d105      	bne.n	8009a44 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	685b      	ldr	r3, [r3, #4]
 8009a3c:	4619      	mov	r1, r3
 8009a3e:	485a      	ldr	r0, [pc, #360]	@ (8009ba8 <HAL_ADC_Init+0x27c>)
 8009a40:	f7ff fd74 	bl	800952c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	7e5b      	ldrb	r3, [r3, #25]
 8009a48:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8009a4e:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8009a54:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8009a5a:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009a62:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8009a64:	4313      	orrs	r3, r2
 8009a66:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009a6e:	2b01      	cmp	r3, #1
 8009a70:	d106      	bne.n	8009a80 <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a76:	3b01      	subs	r3, #1
 8009a78:	045b      	lsls	r3, r3, #17
 8009a7a:	69ba      	ldr	r2, [r7, #24]
 8009a7c:	4313      	orrs	r3, r2
 8009a7e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a84:	2b00      	cmp	r3, #0
 8009a86:	d009      	beq.n	8009a9c <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a8c:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a94:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8009a96:	69ba      	ldr	r2, [r7, #24]
 8009a98:	4313      	orrs	r3, r2
 8009a9a:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	68da      	ldr	r2, [r3, #12]
 8009aa2:	4b42      	ldr	r3, [pc, #264]	@ (8009bac <HAL_ADC_Init+0x280>)
 8009aa4:	4013      	ands	r3, r2
 8009aa6:	687a      	ldr	r2, [r7, #4]
 8009aa8:	6812      	ldr	r2, [r2, #0]
 8009aaa:	69b9      	ldr	r1, [r7, #24]
 8009aac:	430b      	orrs	r3, r1
 8009aae:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	681b      	ldr	r3, [r3, #0]
 8009ab4:	4618      	mov	r0, r3
 8009ab6:	f7ff ff26 	bl	8009906 <LL_ADC_INJ_IsConversionOngoing>
 8009aba:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8009abc:	697b      	ldr	r3, [r7, #20]
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	d13d      	bne.n	8009b3e <HAL_ADC_Init+0x212>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8009ac2:	693b      	ldr	r3, [r7, #16]
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	d13a      	bne.n	8009b3e <HAL_ADC_Init+0x212>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8009acc:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8009ad4:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8009ad6:	4313      	orrs	r3, r2
 8009ad8:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	68db      	ldr	r3, [r3, #12]
 8009ae0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009ae4:	f023 0302 	bic.w	r3, r3, #2
 8009ae8:	687a      	ldr	r2, [r7, #4]
 8009aea:	6812      	ldr	r2, [r2, #0]
 8009aec:	69b9      	ldr	r1, [r7, #24]
 8009aee:	430b      	orrs	r3, r1
 8009af0:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8009af8:	2b01      	cmp	r3, #1
 8009afa:	d118      	bne.n	8009b2e <HAL_ADC_Init+0x202>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	691b      	ldr	r3, [r3, #16]
 8009b02:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8009b06:	f023 0304 	bic.w	r3, r3, #4
 8009b0a:	687a      	ldr	r2, [r7, #4]
 8009b0c:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8009b0e:	687a      	ldr	r2, [r7, #4]
 8009b10:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8009b12:	4311      	orrs	r1, r2
 8009b14:	687a      	ldr	r2, [r7, #4]
 8009b16:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8009b18:	4311      	orrs	r1, r2
 8009b1a:	687a      	ldr	r2, [r7, #4]
 8009b1c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8009b1e:	430a      	orrs	r2, r1
 8009b20:	431a      	orrs	r2, r3
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	f042 0201 	orr.w	r2, r2, #1
 8009b2a:	611a      	str	r2, [r3, #16]
 8009b2c:	e007      	b.n	8009b3e <HAL_ADC_Init+0x212>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	681b      	ldr	r3, [r3, #0]
 8009b32:	691a      	ldr	r2, [r3, #16]
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	f022 0201 	bic.w	r2, r2, #1
 8009b3c:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	691b      	ldr	r3, [r3, #16]
 8009b42:	2b01      	cmp	r3, #1
 8009b44:	d10c      	bne.n	8009b60 <HAL_ADC_Init+0x234>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009b4c:	f023 010f 	bic.w	r1, r3, #15
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	69db      	ldr	r3, [r3, #28]
 8009b54:	1e5a      	subs	r2, r3, #1
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	681b      	ldr	r3, [r3, #0]
 8009b5a:	430a      	orrs	r2, r1
 8009b5c:	631a      	str	r2, [r3, #48]	@ 0x30
 8009b5e:	e007      	b.n	8009b70 <HAL_ADC_Init+0x244>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	f022 020f 	bic.w	r2, r2, #15
 8009b6e:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009b74:	f023 0303 	bic.w	r3, r3, #3
 8009b78:	f043 0201 	orr.w	r2, r3, #1
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	655a      	str	r2, [r3, #84]	@ 0x54
 8009b80:	e007      	b.n	8009b92 <HAL_ADC_Init+0x266>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009b86:	f043 0210 	orr.w	r2, r3, #16
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8009b8e:	2301      	movs	r3, #1
 8009b90:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8009b92:	7ffb      	ldrb	r3, [r7, #31]
}
 8009b94:	4618      	mov	r0, r3
 8009b96:	3720      	adds	r7, #32
 8009b98:	46bd      	mov	sp, r7
 8009b9a:	bd80      	pop	{r7, pc}
 8009b9c:	2000005c 	.word	0x2000005c
 8009ba0:	053e2d63 	.word	0x053e2d63
 8009ba4:	50040000 	.word	0x50040000
 8009ba8:	50040300 	.word	0x50040300
 8009bac:	fff0c007 	.word	0xfff0c007

08009bb0 <HAL_ADC_Start_IT>:
  *          before calling HAL_ADC_Start_IT().
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 8009bb0:	b580      	push	{r7, lr}
 8009bb2:	b084      	sub	sp, #16
 8009bb4:	af00      	add	r7, sp, #0
 8009bb6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	4618      	mov	r0, r3
 8009bbe:	f7ff fe8f 	bl	80098e0 <LL_ADC_REG_IsConversionOngoing>
 8009bc2:	4603      	mov	r3, r0
 8009bc4:	2b00      	cmp	r3, #0
 8009bc6:	f040 80a0 	bne.w	8009d0a <HAL_ADC_Start_IT+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8009bd0:	2b01      	cmp	r3, #1
 8009bd2:	d101      	bne.n	8009bd8 <HAL_ADC_Start_IT+0x28>
 8009bd4:	2302      	movs	r3, #2
 8009bd6:	e09b      	b.n	8009d10 <HAL_ADC_Start_IT+0x160>
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	2201      	movs	r2, #1
 8009bdc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8009be0:	6878      	ldr	r0, [r7, #4]
 8009be2:	f000 fe51 	bl	800a888 <ADC_Enable>
 8009be6:	4603      	mov	r3, r0
 8009be8:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8009bea:	7bfb      	ldrb	r3, [r7, #15]
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	f040 8087 	bne.w	8009d00 <HAL_ADC_Start_IT+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009bf6:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8009bfa:	f023 0301 	bic.w	r3, r3, #1
 8009bfe:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	655a      	str	r2, [r3, #84]	@ 0x54
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009c0a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	d006      	beq.n	8009c20 <HAL_ADC_Start_IT+0x70>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009c16:	f023 0206 	bic.w	r2, r3, #6
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	659a      	str	r2, [r3, #88]	@ 0x58
 8009c1e:	e002      	b.n	8009c26 <HAL_ADC_Start_IT+0x76>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	2200      	movs	r2, #0
 8009c24:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	221c      	movs	r2, #28
 8009c2c:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	2200      	movs	r2, #0
 8009c32:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

      /* Disable all interruptions before enabling the desired ones */
      __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	681b      	ldr	r3, [r3, #0]
 8009c3a:	685a      	ldr	r2, [r3, #4]
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	f022 021c 	bic.w	r2, r2, #28
 8009c44:	605a      	str	r2, [r3, #4]

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	695b      	ldr	r3, [r3, #20]
 8009c4a:	2b08      	cmp	r3, #8
 8009c4c:	d108      	bne.n	8009c60 <HAL_ADC_Start_IT+0xb0>
      {
        case ADC_EOC_SEQ_CONV:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOS);
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	685a      	ldr	r2, [r3, #4]
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	681b      	ldr	r3, [r3, #0]
 8009c58:	f042 0208 	orr.w	r2, r2, #8
 8009c5c:	605a      	str	r2, [r3, #4]
          break;
 8009c5e:	e008      	b.n	8009c72 <HAL_ADC_Start_IT+0xc2>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	681b      	ldr	r3, [r3, #0]
 8009c64:	685a      	ldr	r2, [r3, #4]
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	f042 0204 	orr.w	r2, r2, #4
 8009c6e:	605a      	str	r2, [r3, #4]
          break;
 8009c70:	bf00      	nop

      /* Enable ADC overrun interrupt */
      /* If hadc->Init.Overrun is set to ADC_OVR_DATA_PRESERVED, only then is
         ADC_IT_OVR enabled; otherwise data overwrite is considered as normal
         behavior and no CPU time is lost for a non-processed interruption */
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	d107      	bne.n	8009c8a <HAL_ADC_Start_IT+0xda>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	685a      	ldr	r2, [r3, #4]
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	f042 0210 	orr.w	r2, r2, #16
 8009c88:	605a      	str	r2, [r3, #4]
          }
        }
      }
#else
      /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	681b      	ldr	r3, [r3, #0]
 8009c8e:	68db      	ldr	r3, [r3, #12]
 8009c90:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009c94:	2b00      	cmp	r3, #0
 8009c96:	d02d      	beq.n	8009cf4 <HAL_ADC_Start_IT+0x144>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009c9c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8009ca0:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Enable as well injected interruptions in case
         HAL_ADCEx_InjectedStart_IT() has not been called beforehand. This
         allows to start regular and injected conversions when JAUTO is
         set with a single call to HAL_ADC_Start_IT() */
        switch (hadc->Init.EOCSelection)
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	695b      	ldr	r3, [r3, #20]
 8009cac:	2b08      	cmp	r3, #8
 8009cae:	d110      	bne.n	8009cd2 <HAL_ADC_Start_IT+0x122>
        {
          case ADC_EOC_SEQ_CONV:
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	681b      	ldr	r3, [r3, #0]
 8009cb4:	685a      	ldr	r2, [r3, #4]
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	f022 0220 	bic.w	r2, r2, #32
 8009cbe:	605a      	str	r2, [r3, #4]
            __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	685a      	ldr	r2, [r3, #4]
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009cce:	605a      	str	r2, [r3, #4]
            break;
 8009cd0:	e010      	b.n	8009cf4 <HAL_ADC_Start_IT+0x144>
          /* case ADC_EOC_SINGLE_CONV */
          default:
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	685a      	ldr	r2, [r3, #4]
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009ce0:	605a      	str	r2, [r3, #4]
            __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	685a      	ldr	r2, [r3, #4]
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	f042 0220 	orr.w	r2, r2, #32
 8009cf0:	605a      	str	r2, [r3, #4]
            break;
 8009cf2:	bf00      	nop
        }
      }

      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	4618      	mov	r0, r3
 8009cfa:	f7ff fddd 	bl	80098b8 <LL_ADC_REG_StartConversion>
 8009cfe:	e006      	b.n	8009d0e <HAL_ADC_Start_IT+0x15e>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	2200      	movs	r2, #0
 8009d04:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 8009d08:	e001      	b.n	8009d0e <HAL_ADC_Start_IT+0x15e>
    }

  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8009d0a:	2302      	movs	r3, #2
 8009d0c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 8009d0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d10:	4618      	mov	r0, r3
 8009d12:	3710      	adds	r7, #16
 8009d14:	46bd      	mov	sp, r7
 8009d16:	bd80      	pop	{r7, pc}

08009d18 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8009d18:	b480      	push	{r7}
 8009d1a:	b083      	sub	sp, #12
 8009d1c:	af00      	add	r7, sp, #0
 8009d1e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	681b      	ldr	r3, [r3, #0]
 8009d24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8009d26:	4618      	mov	r0, r3
 8009d28:	370c      	adds	r7, #12
 8009d2a:	46bd      	mov	sp, r7
 8009d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d30:	4770      	bx	lr

08009d32 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8009d32:	b580      	push	{r7, lr}
 8009d34:	b088      	sub	sp, #32
 8009d36:	af00      	add	r7, sp, #0
 8009d38:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8009d3a:	2300      	movs	r3, #0
 8009d3c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_isr = hadc->Instance->ISR;
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_ier = hadc->Instance->IER;
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	681b      	ldr	r3, [r3, #0]
 8009d4a:	685b      	ldr	r3, [r3, #4]
 8009d4c:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8009d4e:	69bb      	ldr	r3, [r7, #24]
 8009d50:	f003 0302 	and.w	r3, r3, #2
 8009d54:	2b00      	cmp	r3, #0
 8009d56:	d017      	beq.n	8009d88 <HAL_ADC_IRQHandler+0x56>
 8009d58:	697b      	ldr	r3, [r7, #20]
 8009d5a:	f003 0302 	and.w	r3, r3, #2
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	d012      	beq.n	8009d88 <HAL_ADC_IRQHandler+0x56>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009d66:	f003 0310 	and.w	r3, r3, #16
 8009d6a:	2b00      	cmp	r3, #0
 8009d6c:	d105      	bne.n	8009d7a <HAL_ADC_IRQHandler+0x48>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009d72:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	655a      	str	r2, [r3, #84]	@ 0x54

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8009d7a:	6878      	ldr	r0, [r7, #4]
 8009d7c:	f000 ff1e 	bl	800abbc <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	681b      	ldr	r3, [r3, #0]
 8009d84:	2202      	movs	r2, #2
 8009d86:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8009d88:	69bb      	ldr	r3, [r7, #24]
 8009d8a:	f003 0304 	and.w	r3, r3, #4
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	d004      	beq.n	8009d9c <HAL_ADC_IRQHandler+0x6a>
 8009d92:	697b      	ldr	r3, [r7, #20]
 8009d94:	f003 0304 	and.w	r3, r3, #4
 8009d98:	2b00      	cmp	r3, #0
 8009d9a:	d109      	bne.n	8009db0 <HAL_ADC_IRQHandler+0x7e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8009d9c:	69bb      	ldr	r3, [r7, #24]
 8009d9e:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8009da2:	2b00      	cmp	r3, #0
 8009da4:	d05e      	beq.n	8009e64 <HAL_ADC_IRQHandler+0x132>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8009da6:	697b      	ldr	r3, [r7, #20]
 8009da8:	f003 0308 	and.w	r3, r3, #8
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	d059      	beq.n	8009e64 <HAL_ADC_IRQHandler+0x132>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009db4:	f003 0310 	and.w	r3, r3, #16
 8009db8:	2b00      	cmp	r3, #0
 8009dba:	d105      	bne.n	8009dc8 <HAL_ADC_IRQHandler+0x96>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009dc0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	4618      	mov	r0, r3
 8009dce:	f7ff fc36 	bl	800963e <LL_ADC_REG_IsTriggerSourceSWStart>
 8009dd2:	4603      	mov	r3, r0
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	d03e      	beq.n	8009e56 <HAL_ADC_IRQHandler+0x124>
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
      }
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	681b      	ldr	r3, [r3, #0]
 8009ddc:	68db      	ldr	r3, [r3, #12]
 8009dde:	613b      	str	r3, [r7, #16]
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8009de0:	693b      	ldr	r3, [r7, #16]
 8009de2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009de6:	2b00      	cmp	r3, #0
 8009de8:	d135      	bne.n	8009e56 <HAL_ADC_IRQHandler+0x124>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	681b      	ldr	r3, [r3, #0]
 8009df0:	f003 0308 	and.w	r3, r3, #8
 8009df4:	2b08      	cmp	r3, #8
 8009df6:	d12e      	bne.n	8009e56 <HAL_ADC_IRQHandler+0x124>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	681b      	ldr	r3, [r3, #0]
 8009dfc:	4618      	mov	r0, r3
 8009dfe:	f7ff fd6f 	bl	80098e0 <LL_ADC_REG_IsConversionOngoing>
 8009e02:	4603      	mov	r3, r0
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	d11a      	bne.n	8009e3e <HAL_ADC_IRQHandler+0x10c>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	685a      	ldr	r2, [r3, #4]
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	681b      	ldr	r3, [r3, #0]
 8009e12:	f022 020c 	bic.w	r2, r2, #12
 8009e16:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009e1c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	655a      	str	r2, [r3, #84]	@ 0x54

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009e28:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	d112      	bne.n	8009e56 <HAL_ADC_IRQHandler+0x124>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009e34:	f043 0201 	orr.w	r2, r3, #1
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	655a      	str	r2, [r3, #84]	@ 0x54
 8009e3c:	e00b      	b.n	8009e56 <HAL_ADC_IRQHandler+0x124>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009e42:	f043 0210 	orr.w	r2, r3, #16
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009e4e:	f043 0201 	orr.w	r2, r3, #1
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	659a      	str	r2, [r3, #88]	@ 0x58
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8009e56:	6878      	ldr	r0, [r7, #4]
 8009e58:	f7fe f908 	bl	800806c <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	681b      	ldr	r3, [r3, #0]
 8009e60:	220c      	movs	r2, #12
 8009e62:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8009e64:	69bb      	ldr	r3, [r7, #24]
 8009e66:	f003 0320 	and.w	r3, r3, #32
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	d004      	beq.n	8009e78 <HAL_ADC_IRQHandler+0x146>
 8009e6e:	697b      	ldr	r3, [r7, #20]
 8009e70:	f003 0320 	and.w	r3, r3, #32
 8009e74:	2b00      	cmp	r3, #0
 8009e76:	d109      	bne.n	8009e8c <HAL_ADC_IRQHandler+0x15a>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8009e78:	69bb      	ldr	r3, [r7, #24]
 8009e7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8009e7e:	2b00      	cmp	r3, #0
 8009e80:	d072      	beq.n	8009f68 <HAL_ADC_IRQHandler+0x236>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8009e82:	697b      	ldr	r3, [r7, #20]
 8009e84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009e88:	2b00      	cmp	r3, #0
 8009e8a:	d06d      	beq.n	8009f68 <HAL_ADC_IRQHandler+0x236>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009e90:	f003 0310 	and.w	r3, r3, #16
 8009e94:	2b00      	cmp	r3, #0
 8009e96:	d105      	bne.n	8009ea4 <HAL_ADC_IRQHandler+0x172>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009e9c:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	681b      	ldr	r3, [r3, #0]
 8009ea8:	4618      	mov	r0, r3
 8009eaa:	f7ff fc07 	bl	80096bc <LL_ADC_INJ_IsTriggerSourceSWStart>
 8009eae:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	681b      	ldr	r3, [r3, #0]
 8009eb4:	4618      	mov	r0, r3
 8009eb6:	f7ff fbc2 	bl	800963e <LL_ADC_REG_IsTriggerSourceSWStart>
 8009eba:	60b8      	str	r0, [r7, #8]
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
    }
#else
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	68db      	ldr	r3, [r3, #12]
 8009ec2:	613b      	str	r3, [r7, #16]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8009ec4:	68fb      	ldr	r3, [r7, #12]
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d047      	beq.n	8009f5a <HAL_ADC_IRQHandler+0x228>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8009eca:	693b      	ldr	r3, [r7, #16]
 8009ecc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009ed0:	2b00      	cmp	r3, #0
 8009ed2:	d007      	beq.n	8009ee4 <HAL_ADC_IRQHandler+0x1b2>
 8009ed4:	68bb      	ldr	r3, [r7, #8]
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	d03f      	beq.n	8009f5a <HAL_ADC_IRQHandler+0x228>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8009eda:	693b      	ldr	r3, [r7, #16]
 8009edc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8009ee0:	2b00      	cmp	r3, #0
 8009ee2:	d13a      	bne.n	8009f5a <HAL_ADC_IRQHandler+0x228>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	681b      	ldr	r3, [r3, #0]
 8009ee8:	681b      	ldr	r3, [r3, #0]
 8009eea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009eee:	2b40      	cmp	r3, #64	@ 0x40
 8009ef0:	d133      	bne.n	8009f5a <HAL_ADC_IRQHandler+0x228>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8009ef2:	693b      	ldr	r3, [r7, #16]
 8009ef4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8009ef8:	2b00      	cmp	r3, #0
 8009efa:	d12e      	bne.n	8009f5a <HAL_ADC_IRQHandler+0x228>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	4618      	mov	r0, r3
 8009f02:	f7ff fd00 	bl	8009906 <LL_ADC_INJ_IsConversionOngoing>
 8009f06:	4603      	mov	r3, r0
 8009f08:	2b00      	cmp	r3, #0
 8009f0a:	d11a      	bne.n	8009f42 <HAL_ADC_IRQHandler+0x210>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	681b      	ldr	r3, [r3, #0]
 8009f10:	685a      	ldr	r2, [r3, #4]
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8009f1a:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009f20:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	655a      	str	r2, [r3, #84]	@ 0x54

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009f2c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009f30:	2b00      	cmp	r3, #0
 8009f32:	d112      	bne.n	8009f5a <HAL_ADC_IRQHandler+0x228>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009f38:	f043 0201 	orr.w	r2, r3, #1
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	655a      	str	r2, [r3, #84]	@ 0x54
 8009f40:	e00b      	b.n	8009f5a <HAL_ADC_IRQHandler+0x228>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009f46:	f043 0210 	orr.w	r2, r3, #16
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	655a      	str	r2, [r3, #84]	@ 0x54

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009f52:	f043 0201 	orr.w	r2, r3, #1
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	659a      	str	r2, [r3, #88]	@ 0x58
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8009f5a:	6878      	ldr	r0, [r7, #4]
 8009f5c:	f000 fe06 	bl	800ab6c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	681b      	ldr	r3, [r3, #0]
 8009f64:	2260      	movs	r2, #96	@ 0x60
 8009f66:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8009f68:	69bb      	ldr	r3, [r7, #24]
 8009f6a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009f6e:	2b00      	cmp	r3, #0
 8009f70:	d011      	beq.n	8009f96 <HAL_ADC_IRQHandler+0x264>
 8009f72:	697b      	ldr	r3, [r7, #20]
 8009f74:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009f78:	2b00      	cmp	r3, #0
 8009f7a:	d00c      	beq.n	8009f96 <HAL_ADC_IRQHandler+0x264>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009f80:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8009f88:	6878      	ldr	r0, [r7, #4]
 8009f8a:	f000 f886 	bl	800a09a <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	681b      	ldr	r3, [r3, #0]
 8009f92:	2280      	movs	r2, #128	@ 0x80
 8009f94:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8009f96:	69bb      	ldr	r3, [r7, #24]
 8009f98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009f9c:	2b00      	cmp	r3, #0
 8009f9e:	d012      	beq.n	8009fc6 <HAL_ADC_IRQHandler+0x294>
 8009fa0:	697b      	ldr	r3, [r7, #20]
 8009fa2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009fa6:	2b00      	cmp	r3, #0
 8009fa8:	d00d      	beq.n	8009fc6 <HAL_ADC_IRQHandler+0x294>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009fae:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8009fb6:	6878      	ldr	r0, [r7, #4]
 8009fb8:	f000 fdec 	bl	800ab94 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	681b      	ldr	r3, [r3, #0]
 8009fc0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009fc4:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8009fc6:	69bb      	ldr	r3, [r7, #24]
 8009fc8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009fcc:	2b00      	cmp	r3, #0
 8009fce:	d012      	beq.n	8009ff6 <HAL_ADC_IRQHandler+0x2c4>
 8009fd0:	697b      	ldr	r3, [r7, #20]
 8009fd2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009fd6:	2b00      	cmp	r3, #0
 8009fd8:	d00d      	beq.n	8009ff6 <HAL_ADC_IRQHandler+0x2c4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009fde:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8009fe6:	6878      	ldr	r0, [r7, #4]
 8009fe8:	f000 fdde 	bl	800aba8 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009ff4:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8009ff6:	69bb      	ldr	r3, [r7, #24]
 8009ff8:	f003 0310 	and.w	r3, r3, #16
 8009ffc:	2b00      	cmp	r3, #0
 8009ffe:	d02a      	beq.n	800a056 <HAL_ADC_IRQHandler+0x324>
 800a000:	697b      	ldr	r3, [r7, #20]
 800a002:	f003 0310 	and.w	r3, r3, #16
 800a006:	2b00      	cmp	r3, #0
 800a008:	d025      	beq.n	800a056 <HAL_ADC_IRQHandler+0x324>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a00e:	2b00      	cmp	r3, #0
 800a010:	d102      	bne.n	800a018 <HAL_ADC_IRQHandler+0x2e6>
    {
      overrun_error = 1UL;
 800a012:	2301      	movs	r3, #1
 800a014:	61fb      	str	r3, [r7, #28]
 800a016:	e008      	b.n	800a02a <HAL_ADC_IRQHandler+0x2f8>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	681b      	ldr	r3, [r3, #0]
 800a01c:	68db      	ldr	r3, [r3, #12]
 800a01e:	f003 0301 	and.w	r3, r3, #1
 800a022:	2b00      	cmp	r3, #0
 800a024:	d001      	beq.n	800a02a <HAL_ADC_IRQHandler+0x2f8>
        {
          overrun_error = 1UL;
 800a026:	2301      	movs	r3, #1
 800a028:	61fb      	str	r3, [r7, #28]
        }
      }
    }

    if (overrun_error == 1UL)
 800a02a:	69fb      	ldr	r3, [r7, #28]
 800a02c:	2b01      	cmp	r3, #1
 800a02e:	d10e      	bne.n	800a04e <HAL_ADC_IRQHandler+0x31c>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a034:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a040:	f043 0202 	orr.w	r2, r3, #2
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	659a      	str	r2, [r3, #88]	@ 0x58
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800a048:	6878      	ldr	r0, [r7, #4]
 800a04a:	f000 f830 	bl	800a0ae <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	681b      	ldr	r3, [r3, #0]
 800a052:	2210      	movs	r2, #16
 800a054:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 800a056:	69bb      	ldr	r3, [r7, #24]
 800a058:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a05c:	2b00      	cmp	r3, #0
 800a05e:	d018      	beq.n	800a092 <HAL_ADC_IRQHandler+0x360>
 800a060:	697b      	ldr	r3, [r7, #20]
 800a062:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a066:	2b00      	cmp	r3, #0
 800a068:	d013      	beq.n	800a092 <HAL_ADC_IRQHandler+0x360>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a06e:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a07a:	f043 0208 	orr.w	r2, r3, #8
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	681b      	ldr	r3, [r3, #0]
 800a086:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800a08a:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 800a08c:	6878      	ldr	r0, [r7, #4]
 800a08e:	f000 fd77 	bl	800ab80 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 800a092:	bf00      	nop
 800a094:	3720      	adds	r7, #32
 800a096:	46bd      	mov	sp, r7
 800a098:	bd80      	pop	{r7, pc}

0800a09a <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 800a09a:	b480      	push	{r7}
 800a09c:	b083      	sub	sp, #12
 800a09e:	af00      	add	r7, sp, #0
 800a0a0:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 800a0a2:	bf00      	nop
 800a0a4:	370c      	adds	r7, #12
 800a0a6:	46bd      	mov	sp, r7
 800a0a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0ac:	4770      	bx	lr

0800a0ae <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800a0ae:	b480      	push	{r7}
 800a0b0:	b083      	sub	sp, #12
 800a0b2:	af00      	add	r7, sp, #0
 800a0b4:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800a0b6:	bf00      	nop
 800a0b8:	370c      	adds	r7, #12
 800a0ba:	46bd      	mov	sp, r7
 800a0bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0c0:	4770      	bx	lr
	...

0800a0c4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 800a0c4:	b580      	push	{r7, lr}
 800a0c6:	b0b6      	sub	sp, #216	@ 0xd8
 800a0c8:	af00      	add	r7, sp, #0
 800a0ca:	6078      	str	r0, [r7, #4]
 800a0cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800a0ce:	2300      	movs	r3, #0
 800a0d0:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800a0d4:	2300      	movs	r3, #0
 800a0d6:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800a0de:	2b01      	cmp	r3, #1
 800a0e0:	d101      	bne.n	800a0e6 <HAL_ADC_ConfigChannel+0x22>
 800a0e2:	2302      	movs	r3, #2
 800a0e4:	e3bb      	b.n	800a85e <HAL_ADC_ConfigChannel+0x79a>
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	2201      	movs	r2, #1
 800a0ea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	681b      	ldr	r3, [r3, #0]
 800a0f2:	4618      	mov	r0, r3
 800a0f4:	f7ff fbf4 	bl	80098e0 <LL_ADC_REG_IsConversionOngoing>
 800a0f8:	4603      	mov	r3, r0
 800a0fa:	2b00      	cmp	r3, #0
 800a0fc:	f040 83a0 	bne.w	800a840 <HAL_ADC_ConfigChannel+0x77c>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 800a100:	683b      	ldr	r3, [r7, #0]
 800a102:	685b      	ldr	r3, [r3, #4]
 800a104:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 800a108:	683b      	ldr	r3, [r7, #0]
 800a10a:	685b      	ldr	r3, [r3, #4]
 800a10c:	2b05      	cmp	r3, #5
 800a10e:	d824      	bhi.n	800a15a <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 800a110:	683b      	ldr	r3, [r7, #0]
 800a112:	685b      	ldr	r3, [r3, #4]
 800a114:	3b02      	subs	r3, #2
 800a116:	2b03      	cmp	r3, #3
 800a118:	d81b      	bhi.n	800a152 <HAL_ADC_ConfigChannel+0x8e>
 800a11a:	a201      	add	r2, pc, #4	@ (adr r2, 800a120 <HAL_ADC_ConfigChannel+0x5c>)
 800a11c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a120:	0800a131 	.word	0x0800a131
 800a124:	0800a139 	.word	0x0800a139
 800a128:	0800a141 	.word	0x0800a141
 800a12c:	0800a149 	.word	0x0800a149
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 800a130:	230c      	movs	r3, #12
 800a132:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800a136:	e010      	b.n	800a15a <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 800a138:	2312      	movs	r3, #18
 800a13a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800a13e:	e00c      	b.n	800a15a <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 800a140:	2318      	movs	r3, #24
 800a142:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800a146:	e008      	b.n	800a15a <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 800a148:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a14c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800a150:	e003      	b.n	800a15a <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 800a152:	2306      	movs	r3, #6
 800a154:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800a158:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	6818      	ldr	r0, [r3, #0]
 800a15e:	683b      	ldr	r3, [r7, #0]
 800a160:	681b      	ldr	r3, [r3, #0]
 800a162:	461a      	mov	r2, r3
 800a164:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 800a168:	f7ff fa7c 	bl	8009664 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	681b      	ldr	r3, [r3, #0]
 800a170:	4618      	mov	r0, r3
 800a172:	f7ff fbb5 	bl	80098e0 <LL_ADC_REG_IsConversionOngoing>
 800a176:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	681b      	ldr	r3, [r3, #0]
 800a17e:	4618      	mov	r0, r3
 800a180:	f7ff fbc1 	bl	8009906 <LL_ADC_INJ_IsConversionOngoing>
 800a184:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800a188:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	f040 81a4 	bne.w	800a4da <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800a192:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800a196:	2b00      	cmp	r3, #0
 800a198:	f040 819f 	bne.w	800a4da <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	6818      	ldr	r0, [r3, #0]
 800a1a0:	683b      	ldr	r3, [r7, #0]
 800a1a2:	6819      	ldr	r1, [r3, #0]
 800a1a4:	683b      	ldr	r3, [r7, #0]
 800a1a6:	689b      	ldr	r3, [r3, #8]
 800a1a8:	461a      	mov	r2, r3
 800a1aa:	f7ff fa9a 	bl	80096e2 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800a1ae:	683b      	ldr	r3, [r7, #0]
 800a1b0:	695a      	ldr	r2, [r3, #20]
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	681b      	ldr	r3, [r3, #0]
 800a1b6:	68db      	ldr	r3, [r3, #12]
 800a1b8:	08db      	lsrs	r3, r3, #3
 800a1ba:	f003 0303 	and.w	r3, r3, #3
 800a1be:	005b      	lsls	r3, r3, #1
 800a1c0:	fa02 f303 	lsl.w	r3, r2, r3
 800a1c4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800a1c8:	683b      	ldr	r3, [r7, #0]
 800a1ca:	691b      	ldr	r3, [r3, #16]
 800a1cc:	2b04      	cmp	r3, #4
 800a1ce:	d00a      	beq.n	800a1e6 <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	6818      	ldr	r0, [r3, #0]
 800a1d4:	683b      	ldr	r3, [r7, #0]
 800a1d6:	6919      	ldr	r1, [r3, #16]
 800a1d8:	683b      	ldr	r3, [r7, #0]
 800a1da:	681a      	ldr	r2, [r3, #0]
 800a1dc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800a1e0:	f7ff f9d8 	bl	8009594 <LL_ADC_SetOffset>
 800a1e4:	e179      	b.n	800a4da <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	681b      	ldr	r3, [r3, #0]
 800a1ea:	2100      	movs	r1, #0
 800a1ec:	4618      	mov	r0, r3
 800a1ee:	f7ff f9f5 	bl	80095dc <LL_ADC_GetOffsetChannel>
 800a1f2:	4603      	mov	r3, r0
 800a1f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a1f8:	2b00      	cmp	r3, #0
 800a1fa:	d10a      	bne.n	800a212 <HAL_ADC_ConfigChannel+0x14e>
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	681b      	ldr	r3, [r3, #0]
 800a200:	2100      	movs	r1, #0
 800a202:	4618      	mov	r0, r3
 800a204:	f7ff f9ea 	bl	80095dc <LL_ADC_GetOffsetChannel>
 800a208:	4603      	mov	r3, r0
 800a20a:	0e9b      	lsrs	r3, r3, #26
 800a20c:	f003 021f 	and.w	r2, r3, #31
 800a210:	e01e      	b.n	800a250 <HAL_ADC_ConfigChannel+0x18c>
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	681b      	ldr	r3, [r3, #0]
 800a216:	2100      	movs	r1, #0
 800a218:	4618      	mov	r0, r3
 800a21a:	f7ff f9df 	bl	80095dc <LL_ADC_GetOffsetChannel>
 800a21e:	4603      	mov	r3, r0
 800a220:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a224:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800a228:	fa93 f3a3 	rbit	r3, r3
 800a22c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800a230:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a234:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800a238:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800a23c:	2b00      	cmp	r3, #0
 800a23e:	d101      	bne.n	800a244 <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 800a240:	2320      	movs	r3, #32
 800a242:	e004      	b.n	800a24e <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 800a244:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800a248:	fab3 f383 	clz	r3, r3
 800a24c:	b2db      	uxtb	r3, r3
 800a24e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800a250:	683b      	ldr	r3, [r7, #0]
 800a252:	681b      	ldr	r3, [r3, #0]
 800a254:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a258:	2b00      	cmp	r3, #0
 800a25a:	d105      	bne.n	800a268 <HAL_ADC_ConfigChannel+0x1a4>
 800a25c:	683b      	ldr	r3, [r7, #0]
 800a25e:	681b      	ldr	r3, [r3, #0]
 800a260:	0e9b      	lsrs	r3, r3, #26
 800a262:	f003 031f 	and.w	r3, r3, #31
 800a266:	e018      	b.n	800a29a <HAL_ADC_ConfigChannel+0x1d6>
 800a268:	683b      	ldr	r3, [r7, #0]
 800a26a:	681b      	ldr	r3, [r3, #0]
 800a26c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a270:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a274:	fa93 f3a3 	rbit	r3, r3
 800a278:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 800a27c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800a280:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 800a284:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800a288:	2b00      	cmp	r3, #0
 800a28a:	d101      	bne.n	800a290 <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 800a28c:	2320      	movs	r3, #32
 800a28e:	e004      	b.n	800a29a <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 800a290:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800a294:	fab3 f383 	clz	r3, r3
 800a298:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800a29a:	429a      	cmp	r2, r3
 800a29c:	d106      	bne.n	800a2ac <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	681b      	ldr	r3, [r3, #0]
 800a2a2:	2200      	movs	r2, #0
 800a2a4:	2100      	movs	r1, #0
 800a2a6:	4618      	mov	r0, r3
 800a2a8:	f7ff f9ae 	bl	8009608 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	2101      	movs	r1, #1
 800a2b2:	4618      	mov	r0, r3
 800a2b4:	f7ff f992 	bl	80095dc <LL_ADC_GetOffsetChannel>
 800a2b8:	4603      	mov	r3, r0
 800a2ba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a2be:	2b00      	cmp	r3, #0
 800a2c0:	d10a      	bne.n	800a2d8 <HAL_ADC_ConfigChannel+0x214>
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	681b      	ldr	r3, [r3, #0]
 800a2c6:	2101      	movs	r1, #1
 800a2c8:	4618      	mov	r0, r3
 800a2ca:	f7ff f987 	bl	80095dc <LL_ADC_GetOffsetChannel>
 800a2ce:	4603      	mov	r3, r0
 800a2d0:	0e9b      	lsrs	r3, r3, #26
 800a2d2:	f003 021f 	and.w	r2, r3, #31
 800a2d6:	e01e      	b.n	800a316 <HAL_ADC_ConfigChannel+0x252>
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	681b      	ldr	r3, [r3, #0]
 800a2dc:	2101      	movs	r1, #1
 800a2de:	4618      	mov	r0, r3
 800a2e0:	f7ff f97c 	bl	80095dc <LL_ADC_GetOffsetChannel>
 800a2e4:	4603      	mov	r3, r0
 800a2e6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a2ea:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a2ee:	fa93 f3a3 	rbit	r3, r3
 800a2f2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 800a2f6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a2fa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 800a2fe:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800a302:	2b00      	cmp	r3, #0
 800a304:	d101      	bne.n	800a30a <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 800a306:	2320      	movs	r3, #32
 800a308:	e004      	b.n	800a314 <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 800a30a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800a30e:	fab3 f383 	clz	r3, r3
 800a312:	b2db      	uxtb	r3, r3
 800a314:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800a316:	683b      	ldr	r3, [r7, #0]
 800a318:	681b      	ldr	r3, [r3, #0]
 800a31a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a31e:	2b00      	cmp	r3, #0
 800a320:	d105      	bne.n	800a32e <HAL_ADC_ConfigChannel+0x26a>
 800a322:	683b      	ldr	r3, [r7, #0]
 800a324:	681b      	ldr	r3, [r3, #0]
 800a326:	0e9b      	lsrs	r3, r3, #26
 800a328:	f003 031f 	and.w	r3, r3, #31
 800a32c:	e018      	b.n	800a360 <HAL_ADC_ConfigChannel+0x29c>
 800a32e:	683b      	ldr	r3, [r7, #0]
 800a330:	681b      	ldr	r3, [r3, #0]
 800a332:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a336:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800a33a:	fa93 f3a3 	rbit	r3, r3
 800a33e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 800a342:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800a346:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 800a34a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a34e:	2b00      	cmp	r3, #0
 800a350:	d101      	bne.n	800a356 <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 800a352:	2320      	movs	r3, #32
 800a354:	e004      	b.n	800a360 <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 800a356:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a35a:	fab3 f383 	clz	r3, r3
 800a35e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800a360:	429a      	cmp	r2, r3
 800a362:	d106      	bne.n	800a372 <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	681b      	ldr	r3, [r3, #0]
 800a368:	2200      	movs	r2, #0
 800a36a:	2101      	movs	r1, #1
 800a36c:	4618      	mov	r0, r3
 800a36e:	f7ff f94b 	bl	8009608 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	681b      	ldr	r3, [r3, #0]
 800a376:	2102      	movs	r1, #2
 800a378:	4618      	mov	r0, r3
 800a37a:	f7ff f92f 	bl	80095dc <LL_ADC_GetOffsetChannel>
 800a37e:	4603      	mov	r3, r0
 800a380:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a384:	2b00      	cmp	r3, #0
 800a386:	d10a      	bne.n	800a39e <HAL_ADC_ConfigChannel+0x2da>
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	681b      	ldr	r3, [r3, #0]
 800a38c:	2102      	movs	r1, #2
 800a38e:	4618      	mov	r0, r3
 800a390:	f7ff f924 	bl	80095dc <LL_ADC_GetOffsetChannel>
 800a394:	4603      	mov	r3, r0
 800a396:	0e9b      	lsrs	r3, r3, #26
 800a398:	f003 021f 	and.w	r2, r3, #31
 800a39c:	e01e      	b.n	800a3dc <HAL_ADC_ConfigChannel+0x318>
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	681b      	ldr	r3, [r3, #0]
 800a3a2:	2102      	movs	r1, #2
 800a3a4:	4618      	mov	r0, r3
 800a3a6:	f7ff f919 	bl	80095dc <LL_ADC_GetOffsetChannel>
 800a3aa:	4603      	mov	r3, r0
 800a3ac:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a3b0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800a3b4:	fa93 f3a3 	rbit	r3, r3
 800a3b8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 800a3bc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a3c0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 800a3c4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a3c8:	2b00      	cmp	r3, #0
 800a3ca:	d101      	bne.n	800a3d0 <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 800a3cc:	2320      	movs	r3, #32
 800a3ce:	e004      	b.n	800a3da <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 800a3d0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a3d4:	fab3 f383 	clz	r3, r3
 800a3d8:	b2db      	uxtb	r3, r3
 800a3da:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800a3dc:	683b      	ldr	r3, [r7, #0]
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	d105      	bne.n	800a3f4 <HAL_ADC_ConfigChannel+0x330>
 800a3e8:	683b      	ldr	r3, [r7, #0]
 800a3ea:	681b      	ldr	r3, [r3, #0]
 800a3ec:	0e9b      	lsrs	r3, r3, #26
 800a3ee:	f003 031f 	and.w	r3, r3, #31
 800a3f2:	e014      	b.n	800a41e <HAL_ADC_ConfigChannel+0x35a>
 800a3f4:	683b      	ldr	r3, [r7, #0]
 800a3f6:	681b      	ldr	r3, [r3, #0]
 800a3f8:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a3fa:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a3fc:	fa93 f3a3 	rbit	r3, r3
 800a400:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 800a402:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a404:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 800a408:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800a40c:	2b00      	cmp	r3, #0
 800a40e:	d101      	bne.n	800a414 <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 800a410:	2320      	movs	r3, #32
 800a412:	e004      	b.n	800a41e <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 800a414:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800a418:	fab3 f383 	clz	r3, r3
 800a41c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800a41e:	429a      	cmp	r2, r3
 800a420:	d106      	bne.n	800a430 <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	681b      	ldr	r3, [r3, #0]
 800a426:	2200      	movs	r2, #0
 800a428:	2102      	movs	r1, #2
 800a42a:	4618      	mov	r0, r3
 800a42c:	f7ff f8ec 	bl	8009608 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	681b      	ldr	r3, [r3, #0]
 800a434:	2103      	movs	r1, #3
 800a436:	4618      	mov	r0, r3
 800a438:	f7ff f8d0 	bl	80095dc <LL_ADC_GetOffsetChannel>
 800a43c:	4603      	mov	r3, r0
 800a43e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a442:	2b00      	cmp	r3, #0
 800a444:	d10a      	bne.n	800a45c <HAL_ADC_ConfigChannel+0x398>
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	681b      	ldr	r3, [r3, #0]
 800a44a:	2103      	movs	r1, #3
 800a44c:	4618      	mov	r0, r3
 800a44e:	f7ff f8c5 	bl	80095dc <LL_ADC_GetOffsetChannel>
 800a452:	4603      	mov	r3, r0
 800a454:	0e9b      	lsrs	r3, r3, #26
 800a456:	f003 021f 	and.w	r2, r3, #31
 800a45a:	e017      	b.n	800a48c <HAL_ADC_ConfigChannel+0x3c8>
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	681b      	ldr	r3, [r3, #0]
 800a460:	2103      	movs	r1, #3
 800a462:	4618      	mov	r0, r3
 800a464:	f7ff f8ba 	bl	80095dc <LL_ADC_GetOffsetChannel>
 800a468:	4603      	mov	r3, r0
 800a46a:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a46c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a46e:	fa93 f3a3 	rbit	r3, r3
 800a472:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 800a474:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a476:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 800a478:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a47a:	2b00      	cmp	r3, #0
 800a47c:	d101      	bne.n	800a482 <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 800a47e:	2320      	movs	r3, #32
 800a480:	e003      	b.n	800a48a <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 800a482:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a484:	fab3 f383 	clz	r3, r3
 800a488:	b2db      	uxtb	r3, r3
 800a48a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800a48c:	683b      	ldr	r3, [r7, #0]
 800a48e:	681b      	ldr	r3, [r3, #0]
 800a490:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a494:	2b00      	cmp	r3, #0
 800a496:	d105      	bne.n	800a4a4 <HAL_ADC_ConfigChannel+0x3e0>
 800a498:	683b      	ldr	r3, [r7, #0]
 800a49a:	681b      	ldr	r3, [r3, #0]
 800a49c:	0e9b      	lsrs	r3, r3, #26
 800a49e:	f003 031f 	and.w	r3, r3, #31
 800a4a2:	e011      	b.n	800a4c8 <HAL_ADC_ConfigChannel+0x404>
 800a4a4:	683b      	ldr	r3, [r7, #0]
 800a4a6:	681b      	ldr	r3, [r3, #0]
 800a4a8:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a4aa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a4ac:	fa93 f3a3 	rbit	r3, r3
 800a4b0:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 800a4b2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a4b4:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 800a4b6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a4b8:	2b00      	cmp	r3, #0
 800a4ba:	d101      	bne.n	800a4c0 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 800a4bc:	2320      	movs	r3, #32
 800a4be:	e003      	b.n	800a4c8 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 800a4c0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a4c2:	fab3 f383 	clz	r3, r3
 800a4c6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800a4c8:	429a      	cmp	r2, r3
 800a4ca:	d106      	bne.n	800a4da <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	681b      	ldr	r3, [r3, #0]
 800a4d0:	2200      	movs	r2, #0
 800a4d2:	2103      	movs	r1, #3
 800a4d4:	4618      	mov	r0, r3
 800a4d6:	f7ff f897 	bl	8009608 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	681b      	ldr	r3, [r3, #0]
 800a4de:	4618      	mov	r0, r3
 800a4e0:	f7ff f9c4 	bl	800986c <LL_ADC_IsEnabled>
 800a4e4:	4603      	mov	r3, r0
 800a4e6:	2b00      	cmp	r3, #0
 800a4e8:	f040 8140 	bne.w	800a76c <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	6818      	ldr	r0, [r3, #0]
 800a4f0:	683b      	ldr	r3, [r7, #0]
 800a4f2:	6819      	ldr	r1, [r3, #0]
 800a4f4:	683b      	ldr	r3, [r7, #0]
 800a4f6:	68db      	ldr	r3, [r3, #12]
 800a4f8:	461a      	mov	r2, r3
 800a4fa:	f7ff f91d 	bl	8009738 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800a4fe:	683b      	ldr	r3, [r7, #0]
 800a500:	68db      	ldr	r3, [r3, #12]
 800a502:	4a8f      	ldr	r2, [pc, #572]	@ (800a740 <HAL_ADC_ConfigChannel+0x67c>)
 800a504:	4293      	cmp	r3, r2
 800a506:	f040 8131 	bne.w	800a76c <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800a50e:	683b      	ldr	r3, [r7, #0]
 800a510:	681b      	ldr	r3, [r3, #0]
 800a512:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a516:	2b00      	cmp	r3, #0
 800a518:	d10b      	bne.n	800a532 <HAL_ADC_ConfigChannel+0x46e>
 800a51a:	683b      	ldr	r3, [r7, #0]
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	0e9b      	lsrs	r3, r3, #26
 800a520:	3301      	adds	r3, #1
 800a522:	f003 031f 	and.w	r3, r3, #31
 800a526:	2b09      	cmp	r3, #9
 800a528:	bf94      	ite	ls
 800a52a:	2301      	movls	r3, #1
 800a52c:	2300      	movhi	r3, #0
 800a52e:	b2db      	uxtb	r3, r3
 800a530:	e019      	b.n	800a566 <HAL_ADC_ConfigChannel+0x4a2>
 800a532:	683b      	ldr	r3, [r7, #0]
 800a534:	681b      	ldr	r3, [r3, #0]
 800a536:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a538:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a53a:	fa93 f3a3 	rbit	r3, r3
 800a53e:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 800a540:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a542:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 800a544:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a546:	2b00      	cmp	r3, #0
 800a548:	d101      	bne.n	800a54e <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 800a54a:	2320      	movs	r3, #32
 800a54c:	e003      	b.n	800a556 <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 800a54e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a550:	fab3 f383 	clz	r3, r3
 800a554:	b2db      	uxtb	r3, r3
 800a556:	3301      	adds	r3, #1
 800a558:	f003 031f 	and.w	r3, r3, #31
 800a55c:	2b09      	cmp	r3, #9
 800a55e:	bf94      	ite	ls
 800a560:	2301      	movls	r3, #1
 800a562:	2300      	movhi	r3, #0
 800a564:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800a566:	2b00      	cmp	r3, #0
 800a568:	d079      	beq.n	800a65e <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800a56a:	683b      	ldr	r3, [r7, #0]
 800a56c:	681b      	ldr	r3, [r3, #0]
 800a56e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a572:	2b00      	cmp	r3, #0
 800a574:	d107      	bne.n	800a586 <HAL_ADC_ConfigChannel+0x4c2>
 800a576:	683b      	ldr	r3, [r7, #0]
 800a578:	681b      	ldr	r3, [r3, #0]
 800a57a:	0e9b      	lsrs	r3, r3, #26
 800a57c:	3301      	adds	r3, #1
 800a57e:	069b      	lsls	r3, r3, #26
 800a580:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800a584:	e015      	b.n	800a5b2 <HAL_ADC_ConfigChannel+0x4ee>
 800a586:	683b      	ldr	r3, [r7, #0]
 800a588:	681b      	ldr	r3, [r3, #0]
 800a58a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a58c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a58e:	fa93 f3a3 	rbit	r3, r3
 800a592:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 800a594:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a596:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 800a598:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a59a:	2b00      	cmp	r3, #0
 800a59c:	d101      	bne.n	800a5a2 <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 800a59e:	2320      	movs	r3, #32
 800a5a0:	e003      	b.n	800a5aa <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 800a5a2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a5a4:	fab3 f383 	clz	r3, r3
 800a5a8:	b2db      	uxtb	r3, r3
 800a5aa:	3301      	adds	r3, #1
 800a5ac:	069b      	lsls	r3, r3, #26
 800a5ae:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800a5b2:	683b      	ldr	r3, [r7, #0]
 800a5b4:	681b      	ldr	r3, [r3, #0]
 800a5b6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a5ba:	2b00      	cmp	r3, #0
 800a5bc:	d109      	bne.n	800a5d2 <HAL_ADC_ConfigChannel+0x50e>
 800a5be:	683b      	ldr	r3, [r7, #0]
 800a5c0:	681b      	ldr	r3, [r3, #0]
 800a5c2:	0e9b      	lsrs	r3, r3, #26
 800a5c4:	3301      	adds	r3, #1
 800a5c6:	f003 031f 	and.w	r3, r3, #31
 800a5ca:	2101      	movs	r1, #1
 800a5cc:	fa01 f303 	lsl.w	r3, r1, r3
 800a5d0:	e017      	b.n	800a602 <HAL_ADC_ConfigChannel+0x53e>
 800a5d2:	683b      	ldr	r3, [r7, #0]
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a5d8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a5da:	fa93 f3a3 	rbit	r3, r3
 800a5de:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 800a5e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a5e2:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 800a5e4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a5e6:	2b00      	cmp	r3, #0
 800a5e8:	d101      	bne.n	800a5ee <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 800a5ea:	2320      	movs	r3, #32
 800a5ec:	e003      	b.n	800a5f6 <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 800a5ee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a5f0:	fab3 f383 	clz	r3, r3
 800a5f4:	b2db      	uxtb	r3, r3
 800a5f6:	3301      	adds	r3, #1
 800a5f8:	f003 031f 	and.w	r3, r3, #31
 800a5fc:	2101      	movs	r1, #1
 800a5fe:	fa01 f303 	lsl.w	r3, r1, r3
 800a602:	ea42 0103 	orr.w	r1, r2, r3
 800a606:	683b      	ldr	r3, [r7, #0]
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a60e:	2b00      	cmp	r3, #0
 800a610:	d10a      	bne.n	800a628 <HAL_ADC_ConfigChannel+0x564>
 800a612:	683b      	ldr	r3, [r7, #0]
 800a614:	681b      	ldr	r3, [r3, #0]
 800a616:	0e9b      	lsrs	r3, r3, #26
 800a618:	3301      	adds	r3, #1
 800a61a:	f003 021f 	and.w	r2, r3, #31
 800a61e:	4613      	mov	r3, r2
 800a620:	005b      	lsls	r3, r3, #1
 800a622:	4413      	add	r3, r2
 800a624:	051b      	lsls	r3, r3, #20
 800a626:	e018      	b.n	800a65a <HAL_ADC_ConfigChannel+0x596>
 800a628:	683b      	ldr	r3, [r7, #0]
 800a62a:	681b      	ldr	r3, [r3, #0]
 800a62c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a62e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a630:	fa93 f3a3 	rbit	r3, r3
 800a634:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 800a636:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a638:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 800a63a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	d101      	bne.n	800a644 <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 800a640:	2320      	movs	r3, #32
 800a642:	e003      	b.n	800a64c <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 800a644:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a646:	fab3 f383 	clz	r3, r3
 800a64a:	b2db      	uxtb	r3, r3
 800a64c:	3301      	adds	r3, #1
 800a64e:	f003 021f 	and.w	r2, r3, #31
 800a652:	4613      	mov	r3, r2
 800a654:	005b      	lsls	r3, r3, #1
 800a656:	4413      	add	r3, r2
 800a658:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800a65a:	430b      	orrs	r3, r1
 800a65c:	e081      	b.n	800a762 <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800a65e:	683b      	ldr	r3, [r7, #0]
 800a660:	681b      	ldr	r3, [r3, #0]
 800a662:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a666:	2b00      	cmp	r3, #0
 800a668:	d107      	bne.n	800a67a <HAL_ADC_ConfigChannel+0x5b6>
 800a66a:	683b      	ldr	r3, [r7, #0]
 800a66c:	681b      	ldr	r3, [r3, #0]
 800a66e:	0e9b      	lsrs	r3, r3, #26
 800a670:	3301      	adds	r3, #1
 800a672:	069b      	lsls	r3, r3, #26
 800a674:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800a678:	e015      	b.n	800a6a6 <HAL_ADC_ConfigChannel+0x5e2>
 800a67a:	683b      	ldr	r3, [r7, #0]
 800a67c:	681b      	ldr	r3, [r3, #0]
 800a67e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a680:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a682:	fa93 f3a3 	rbit	r3, r3
 800a686:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 800a688:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a68a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 800a68c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a68e:	2b00      	cmp	r3, #0
 800a690:	d101      	bne.n	800a696 <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 800a692:	2320      	movs	r3, #32
 800a694:	e003      	b.n	800a69e <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 800a696:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a698:	fab3 f383 	clz	r3, r3
 800a69c:	b2db      	uxtb	r3, r3
 800a69e:	3301      	adds	r3, #1
 800a6a0:	069b      	lsls	r3, r3, #26
 800a6a2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800a6a6:	683b      	ldr	r3, [r7, #0]
 800a6a8:	681b      	ldr	r3, [r3, #0]
 800a6aa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a6ae:	2b00      	cmp	r3, #0
 800a6b0:	d109      	bne.n	800a6c6 <HAL_ADC_ConfigChannel+0x602>
 800a6b2:	683b      	ldr	r3, [r7, #0]
 800a6b4:	681b      	ldr	r3, [r3, #0]
 800a6b6:	0e9b      	lsrs	r3, r3, #26
 800a6b8:	3301      	adds	r3, #1
 800a6ba:	f003 031f 	and.w	r3, r3, #31
 800a6be:	2101      	movs	r1, #1
 800a6c0:	fa01 f303 	lsl.w	r3, r1, r3
 800a6c4:	e017      	b.n	800a6f6 <HAL_ADC_ConfigChannel+0x632>
 800a6c6:	683b      	ldr	r3, [r7, #0]
 800a6c8:	681b      	ldr	r3, [r3, #0]
 800a6ca:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a6cc:	69fb      	ldr	r3, [r7, #28]
 800a6ce:	fa93 f3a3 	rbit	r3, r3
 800a6d2:	61bb      	str	r3, [r7, #24]
  return result;
 800a6d4:	69bb      	ldr	r3, [r7, #24]
 800a6d6:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 800a6d8:	6a3b      	ldr	r3, [r7, #32]
 800a6da:	2b00      	cmp	r3, #0
 800a6dc:	d101      	bne.n	800a6e2 <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 800a6de:	2320      	movs	r3, #32
 800a6e0:	e003      	b.n	800a6ea <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 800a6e2:	6a3b      	ldr	r3, [r7, #32]
 800a6e4:	fab3 f383 	clz	r3, r3
 800a6e8:	b2db      	uxtb	r3, r3
 800a6ea:	3301      	adds	r3, #1
 800a6ec:	f003 031f 	and.w	r3, r3, #31
 800a6f0:	2101      	movs	r1, #1
 800a6f2:	fa01 f303 	lsl.w	r3, r1, r3
 800a6f6:	ea42 0103 	orr.w	r1, r2, r3
 800a6fa:	683b      	ldr	r3, [r7, #0]
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a702:	2b00      	cmp	r3, #0
 800a704:	d10d      	bne.n	800a722 <HAL_ADC_ConfigChannel+0x65e>
 800a706:	683b      	ldr	r3, [r7, #0]
 800a708:	681b      	ldr	r3, [r3, #0]
 800a70a:	0e9b      	lsrs	r3, r3, #26
 800a70c:	3301      	adds	r3, #1
 800a70e:	f003 021f 	and.w	r2, r3, #31
 800a712:	4613      	mov	r3, r2
 800a714:	005b      	lsls	r3, r3, #1
 800a716:	4413      	add	r3, r2
 800a718:	3b1e      	subs	r3, #30
 800a71a:	051b      	lsls	r3, r3, #20
 800a71c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800a720:	e01e      	b.n	800a760 <HAL_ADC_ConfigChannel+0x69c>
 800a722:	683b      	ldr	r3, [r7, #0]
 800a724:	681b      	ldr	r3, [r3, #0]
 800a726:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a728:	693b      	ldr	r3, [r7, #16]
 800a72a:	fa93 f3a3 	rbit	r3, r3
 800a72e:	60fb      	str	r3, [r7, #12]
  return result;
 800a730:	68fb      	ldr	r3, [r7, #12]
 800a732:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800a734:	697b      	ldr	r3, [r7, #20]
 800a736:	2b00      	cmp	r3, #0
 800a738:	d104      	bne.n	800a744 <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 800a73a:	2320      	movs	r3, #32
 800a73c:	e006      	b.n	800a74c <HAL_ADC_ConfigChannel+0x688>
 800a73e:	bf00      	nop
 800a740:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 800a744:	697b      	ldr	r3, [r7, #20]
 800a746:	fab3 f383 	clz	r3, r3
 800a74a:	b2db      	uxtb	r3, r3
 800a74c:	3301      	adds	r3, #1
 800a74e:	f003 021f 	and.w	r2, r3, #31
 800a752:	4613      	mov	r3, r2
 800a754:	005b      	lsls	r3, r3, #1
 800a756:	4413      	add	r3, r2
 800a758:	3b1e      	subs	r3, #30
 800a75a:	051b      	lsls	r3, r3, #20
 800a75c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800a760:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800a762:	683a      	ldr	r2, [r7, #0]
 800a764:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800a766:	4619      	mov	r1, r3
 800a768:	f7fe ffbb 	bl	80096e2 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800a76c:	683b      	ldr	r3, [r7, #0]
 800a76e:	681a      	ldr	r2, [r3, #0]
 800a770:	4b3d      	ldr	r3, [pc, #244]	@ (800a868 <HAL_ADC_ConfigChannel+0x7a4>)
 800a772:	4013      	ands	r3, r2
 800a774:	2b00      	cmp	r3, #0
 800a776:	d06c      	beq.n	800a852 <HAL_ADC_ConfigChannel+0x78e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800a778:	483c      	ldr	r0, [pc, #240]	@ (800a86c <HAL_ADC_ConfigChannel+0x7a8>)
 800a77a:	f7fe fefd 	bl	8009578 <LL_ADC_GetCommonPathInternalCh>
 800a77e:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800a782:	683b      	ldr	r3, [r7, #0]
 800a784:	681b      	ldr	r3, [r3, #0]
 800a786:	4a3a      	ldr	r2, [pc, #232]	@ (800a870 <HAL_ADC_ConfigChannel+0x7ac>)
 800a788:	4293      	cmp	r3, r2
 800a78a:	d127      	bne.n	800a7dc <HAL_ADC_ConfigChannel+0x718>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800a78c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800a790:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a794:	2b00      	cmp	r3, #0
 800a796:	d121      	bne.n	800a7dc <HAL_ADC_ConfigChannel+0x718>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	681b      	ldr	r3, [r3, #0]
 800a79c:	4a35      	ldr	r2, [pc, #212]	@ (800a874 <HAL_ADC_ConfigChannel+0x7b0>)
 800a79e:	4293      	cmp	r3, r2
 800a7a0:	d157      	bne.n	800a852 <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800a7a2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800a7a6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800a7aa:	4619      	mov	r1, r3
 800a7ac:	482f      	ldr	r0, [pc, #188]	@ (800a86c <HAL_ADC_ConfigChannel+0x7a8>)
 800a7ae:	f7fe fed0 	bl	8009552 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800a7b2:	4b31      	ldr	r3, [pc, #196]	@ (800a878 <HAL_ADC_ConfigChannel+0x7b4>)
 800a7b4:	681b      	ldr	r3, [r3, #0]
 800a7b6:	099b      	lsrs	r3, r3, #6
 800a7b8:	4a30      	ldr	r2, [pc, #192]	@ (800a87c <HAL_ADC_ConfigChannel+0x7b8>)
 800a7ba:	fba2 2303 	umull	r2, r3, r2, r3
 800a7be:	099b      	lsrs	r3, r3, #6
 800a7c0:	1c5a      	adds	r2, r3, #1
 800a7c2:	4613      	mov	r3, r2
 800a7c4:	005b      	lsls	r3, r3, #1
 800a7c6:	4413      	add	r3, r2
 800a7c8:	009b      	lsls	r3, r3, #2
 800a7ca:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800a7cc:	e002      	b.n	800a7d4 <HAL_ADC_ConfigChannel+0x710>
          {
            wait_loop_index--;
 800a7ce:	68bb      	ldr	r3, [r7, #8]
 800a7d0:	3b01      	subs	r3, #1
 800a7d2:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800a7d4:	68bb      	ldr	r3, [r7, #8]
 800a7d6:	2b00      	cmp	r3, #0
 800a7d8:	d1f9      	bne.n	800a7ce <HAL_ADC_ConfigChannel+0x70a>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800a7da:	e03a      	b.n	800a852 <HAL_ADC_ConfigChannel+0x78e>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800a7dc:	683b      	ldr	r3, [r7, #0]
 800a7de:	681b      	ldr	r3, [r3, #0]
 800a7e0:	4a27      	ldr	r2, [pc, #156]	@ (800a880 <HAL_ADC_ConfigChannel+0x7bc>)
 800a7e2:	4293      	cmp	r3, r2
 800a7e4:	d113      	bne.n	800a80e <HAL_ADC_ConfigChannel+0x74a>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800a7e6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800a7ea:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a7ee:	2b00      	cmp	r3, #0
 800a7f0:	d10d      	bne.n	800a80e <HAL_ADC_ConfigChannel+0x74a>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	681b      	ldr	r3, [r3, #0]
 800a7f6:	4a1f      	ldr	r2, [pc, #124]	@ (800a874 <HAL_ADC_ConfigChannel+0x7b0>)
 800a7f8:	4293      	cmp	r3, r2
 800a7fa:	d12a      	bne.n	800a852 <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800a7fc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800a800:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a804:	4619      	mov	r1, r3
 800a806:	4819      	ldr	r0, [pc, #100]	@ (800a86c <HAL_ADC_ConfigChannel+0x7a8>)
 800a808:	f7fe fea3 	bl	8009552 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800a80c:	e021      	b.n	800a852 <HAL_ADC_ConfigChannel+0x78e>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800a80e:	683b      	ldr	r3, [r7, #0]
 800a810:	681b      	ldr	r3, [r3, #0]
 800a812:	4a1c      	ldr	r2, [pc, #112]	@ (800a884 <HAL_ADC_ConfigChannel+0x7c0>)
 800a814:	4293      	cmp	r3, r2
 800a816:	d11c      	bne.n	800a852 <HAL_ADC_ConfigChannel+0x78e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800a818:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800a81c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a820:	2b00      	cmp	r3, #0
 800a822:	d116      	bne.n	800a852 <HAL_ADC_ConfigChannel+0x78e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	681b      	ldr	r3, [r3, #0]
 800a828:	4a12      	ldr	r2, [pc, #72]	@ (800a874 <HAL_ADC_ConfigChannel+0x7b0>)
 800a82a:	4293      	cmp	r3, r2
 800a82c:	d111      	bne.n	800a852 <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800a82e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800a832:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800a836:	4619      	mov	r1, r3
 800a838:	480c      	ldr	r0, [pc, #48]	@ (800a86c <HAL_ADC_ConfigChannel+0x7a8>)
 800a83a:	f7fe fe8a 	bl	8009552 <LL_ADC_SetCommonPathInternalCh>
 800a83e:	e008      	b.n	800a852 <HAL_ADC_ConfigChannel+0x78e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a844:	f043 0220 	orr.w	r2, r3, #32
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 800a84c:	2301      	movs	r3, #1
 800a84e:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	2200      	movs	r2, #0
 800a856:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 800a85a:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800a85e:	4618      	mov	r0, r3
 800a860:	37d8      	adds	r7, #216	@ 0xd8
 800a862:	46bd      	mov	sp, r7
 800a864:	bd80      	pop	{r7, pc}
 800a866:	bf00      	nop
 800a868:	80080000 	.word	0x80080000
 800a86c:	50040300 	.word	0x50040300
 800a870:	c7520000 	.word	0xc7520000
 800a874:	50040000 	.word	0x50040000
 800a878:	2000005c 	.word	0x2000005c
 800a87c:	053e2d63 	.word	0x053e2d63
 800a880:	cb840000 	.word	0xcb840000
 800a884:	80000001 	.word	0x80000001

0800a888 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800a888:	b580      	push	{r7, lr}
 800a88a:	b084      	sub	sp, #16
 800a88c:	af00      	add	r7, sp, #0
 800a88e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800a890:	2300      	movs	r3, #0
 800a892:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	681b      	ldr	r3, [r3, #0]
 800a898:	4618      	mov	r0, r3
 800a89a:	f7fe ffe7 	bl	800986c <LL_ADC_IsEnabled>
 800a89e:	4603      	mov	r3, r0
 800a8a0:	2b00      	cmp	r3, #0
 800a8a2:	d169      	bne.n	800a978 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	681b      	ldr	r3, [r3, #0]
 800a8a8:	689a      	ldr	r2, [r3, #8]
 800a8aa:	4b36      	ldr	r3, [pc, #216]	@ (800a984 <ADC_Enable+0xfc>)
 800a8ac:	4013      	ands	r3, r2
 800a8ae:	2b00      	cmp	r3, #0
 800a8b0:	d00d      	beq.n	800a8ce <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a8b6:	f043 0210 	orr.w	r2, r3, #16
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a8c2:	f043 0201 	orr.w	r2, r3, #1
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 800a8ca:	2301      	movs	r3, #1
 800a8cc:	e055      	b.n	800a97a <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	681b      	ldr	r3, [r3, #0]
 800a8d2:	4618      	mov	r0, r3
 800a8d4:	f7fe ffa2 	bl	800981c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800a8d8:	482b      	ldr	r0, [pc, #172]	@ (800a988 <ADC_Enable+0x100>)
 800a8da:	f7fe fe4d 	bl	8009578 <LL_ADC_GetCommonPathInternalCh>
 800a8de:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800a8e0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800a8e4:	2b00      	cmp	r3, #0
 800a8e6:	d013      	beq.n	800a910 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800a8e8:	4b28      	ldr	r3, [pc, #160]	@ (800a98c <ADC_Enable+0x104>)
 800a8ea:	681b      	ldr	r3, [r3, #0]
 800a8ec:	099b      	lsrs	r3, r3, #6
 800a8ee:	4a28      	ldr	r2, [pc, #160]	@ (800a990 <ADC_Enable+0x108>)
 800a8f0:	fba2 2303 	umull	r2, r3, r2, r3
 800a8f4:	099b      	lsrs	r3, r3, #6
 800a8f6:	1c5a      	adds	r2, r3, #1
 800a8f8:	4613      	mov	r3, r2
 800a8fa:	005b      	lsls	r3, r3, #1
 800a8fc:	4413      	add	r3, r2
 800a8fe:	009b      	lsls	r3, r3, #2
 800a900:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800a902:	e002      	b.n	800a90a <ADC_Enable+0x82>
      {
        wait_loop_index--;
 800a904:	68bb      	ldr	r3, [r7, #8]
 800a906:	3b01      	subs	r3, #1
 800a908:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800a90a:	68bb      	ldr	r3, [r7, #8]
 800a90c:	2b00      	cmp	r3, #0
 800a90e:	d1f9      	bne.n	800a904 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800a910:	f7fe fddc 	bl	80094cc <HAL_GetTick>
 800a914:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800a916:	e028      	b.n	800a96a <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	4618      	mov	r0, r3
 800a91e:	f7fe ffa5 	bl	800986c <LL_ADC_IsEnabled>
 800a922:	4603      	mov	r3, r0
 800a924:	2b00      	cmp	r3, #0
 800a926:	d104      	bne.n	800a932 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	681b      	ldr	r3, [r3, #0]
 800a92c:	4618      	mov	r0, r3
 800a92e:	f7fe ff75 	bl	800981c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800a932:	f7fe fdcb 	bl	80094cc <HAL_GetTick>
 800a936:	4602      	mov	r2, r0
 800a938:	68fb      	ldr	r3, [r7, #12]
 800a93a:	1ad3      	subs	r3, r2, r3
 800a93c:	2b02      	cmp	r3, #2
 800a93e:	d914      	bls.n	800a96a <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	681b      	ldr	r3, [r3, #0]
 800a944:	681b      	ldr	r3, [r3, #0]
 800a946:	f003 0301 	and.w	r3, r3, #1
 800a94a:	2b01      	cmp	r3, #1
 800a94c:	d00d      	beq.n	800a96a <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a952:	f043 0210 	orr.w	r2, r3, #16
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a95e:	f043 0201 	orr.w	r2, r3, #1
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 800a966:	2301      	movs	r3, #1
 800a968:	e007      	b.n	800a97a <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	681b      	ldr	r3, [r3, #0]
 800a96e:	681b      	ldr	r3, [r3, #0]
 800a970:	f003 0301 	and.w	r3, r3, #1
 800a974:	2b01      	cmp	r3, #1
 800a976:	d1cf      	bne.n	800a918 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800a978:	2300      	movs	r3, #0
}
 800a97a:	4618      	mov	r0, r3
 800a97c:	3710      	adds	r7, #16
 800a97e:	46bd      	mov	sp, r7
 800a980:	bd80      	pop	{r7, pc}
 800a982:	bf00      	nop
 800a984:	8000003f 	.word	0x8000003f
 800a988:	50040300 	.word	0x50040300
 800a98c:	2000005c 	.word	0x2000005c
 800a990:	053e2d63 	.word	0x053e2d63

0800a994 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 800a994:	b580      	push	{r7, lr}
 800a996:	b084      	sub	sp, #16
 800a998:	af00      	add	r7, sp, #0
 800a99a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	681b      	ldr	r3, [r3, #0]
 800a9a0:	4618      	mov	r0, r3
 800a9a2:	f7fe ff76 	bl	8009892 <LL_ADC_IsDisableOngoing>
 800a9a6:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	681b      	ldr	r3, [r3, #0]
 800a9ac:	4618      	mov	r0, r3
 800a9ae:	f7fe ff5d 	bl	800986c <LL_ADC_IsEnabled>
 800a9b2:	4603      	mov	r3, r0
 800a9b4:	2b00      	cmp	r3, #0
 800a9b6:	d047      	beq.n	800aa48 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 800a9b8:	68fb      	ldr	r3, [r7, #12]
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	d144      	bne.n	800aa48 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	681b      	ldr	r3, [r3, #0]
 800a9c2:	689b      	ldr	r3, [r3, #8]
 800a9c4:	f003 030d 	and.w	r3, r3, #13
 800a9c8:	2b01      	cmp	r3, #1
 800a9ca:	d10c      	bne.n	800a9e6 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	681b      	ldr	r3, [r3, #0]
 800a9d0:	4618      	mov	r0, r3
 800a9d2:	f7fe ff37 	bl	8009844 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	681b      	ldr	r3, [r3, #0]
 800a9da:	2203      	movs	r2, #3
 800a9dc:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800a9de:	f7fe fd75 	bl	80094cc <HAL_GetTick>
 800a9e2:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800a9e4:	e029      	b.n	800aa3a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a9ea:	f043 0210 	orr.w	r2, r3, #16
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a9f6:	f043 0201 	orr.w	r2, r3, #1
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 800a9fe:	2301      	movs	r3, #1
 800aa00:	e023      	b.n	800aa4a <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800aa02:	f7fe fd63 	bl	80094cc <HAL_GetTick>
 800aa06:	4602      	mov	r2, r0
 800aa08:	68bb      	ldr	r3, [r7, #8]
 800aa0a:	1ad3      	subs	r3, r2, r3
 800aa0c:	2b02      	cmp	r3, #2
 800aa0e:	d914      	bls.n	800aa3a <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	681b      	ldr	r3, [r3, #0]
 800aa14:	689b      	ldr	r3, [r3, #8]
 800aa16:	f003 0301 	and.w	r3, r3, #1
 800aa1a:	2b00      	cmp	r3, #0
 800aa1c:	d00d      	beq.n	800aa3a <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aa22:	f043 0210 	orr.w	r2, r3, #16
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aa2e:	f043 0201 	orr.w	r2, r3, #1
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 800aa36:	2301      	movs	r3, #1
 800aa38:	e007      	b.n	800aa4a <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	681b      	ldr	r3, [r3, #0]
 800aa3e:	689b      	ldr	r3, [r3, #8]
 800aa40:	f003 0301 	and.w	r3, r3, #1
 800aa44:	2b00      	cmp	r3, #0
 800aa46:	d1dc      	bne.n	800aa02 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800aa48:	2300      	movs	r3, #0
}
 800aa4a:	4618      	mov	r0, r3
 800aa4c:	3710      	adds	r7, #16
 800aa4e:	46bd      	mov	sp, r7
 800aa50:	bd80      	pop	{r7, pc}

0800aa52 <LL_ADC_StartCalibration>:
{
 800aa52:	b480      	push	{r7}
 800aa54:	b083      	sub	sp, #12
 800aa56:	af00      	add	r7, sp, #0
 800aa58:	6078      	str	r0, [r7, #4]
 800aa5a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	689b      	ldr	r3, [r3, #8]
 800aa60:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 800aa64:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800aa68:	683a      	ldr	r2, [r7, #0]
 800aa6a:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800aa6e:	4313      	orrs	r3, r2
 800aa70:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	609a      	str	r2, [r3, #8]
}
 800aa78:	bf00      	nop
 800aa7a:	370c      	adds	r7, #12
 800aa7c:	46bd      	mov	sp, r7
 800aa7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa82:	4770      	bx	lr

0800aa84 <LL_ADC_IsCalibrationOnGoing>:
{
 800aa84:	b480      	push	{r7}
 800aa86:	b083      	sub	sp, #12
 800aa88:	af00      	add	r7, sp, #0
 800aa8a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	689b      	ldr	r3, [r3, #8]
 800aa90:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800aa94:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800aa98:	d101      	bne.n	800aa9e <LL_ADC_IsCalibrationOnGoing+0x1a>
 800aa9a:	2301      	movs	r3, #1
 800aa9c:	e000      	b.n	800aaa0 <LL_ADC_IsCalibrationOnGoing+0x1c>
 800aa9e:	2300      	movs	r3, #0
}
 800aaa0:	4618      	mov	r0, r3
 800aaa2:	370c      	adds	r7, #12
 800aaa4:	46bd      	mov	sp, r7
 800aaa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaaa:	4770      	bx	lr

0800aaac <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 800aaac:	b580      	push	{r7, lr}
 800aaae:	b084      	sub	sp, #16
 800aab0:	af00      	add	r7, sp, #0
 800aab2:	6078      	str	r0, [r7, #4]
 800aab4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800aab6:	2300      	movs	r3, #0
 800aab8:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800aac0:	2b01      	cmp	r3, #1
 800aac2:	d101      	bne.n	800aac8 <HAL_ADCEx_Calibration_Start+0x1c>
 800aac4:	2302      	movs	r3, #2
 800aac6:	e04d      	b.n	800ab64 <HAL_ADCEx_Calibration_Start+0xb8>
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	2201      	movs	r2, #1
 800aacc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800aad0:	6878      	ldr	r0, [r7, #4]
 800aad2:	f7ff ff5f 	bl	800a994 <ADC_Disable>
 800aad6:	4603      	mov	r3, r0
 800aad8:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800aada:	7bfb      	ldrb	r3, [r7, #15]
 800aadc:	2b00      	cmp	r3, #0
 800aade:	d136      	bne.n	800ab4e <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aae4:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800aae8:	f023 0302 	bic.w	r3, r3, #2
 800aaec:	f043 0202 	orr.w	r2, r3, #2
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	655a      	str	r2, [r3, #84]	@ 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	681b      	ldr	r3, [r3, #0]
 800aaf8:	6839      	ldr	r1, [r7, #0]
 800aafa:	4618      	mov	r0, r3
 800aafc:	f7ff ffa9 	bl	800aa52 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800ab00:	e014      	b.n	800ab2c <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 800ab02:	68bb      	ldr	r3, [r7, #8]
 800ab04:	3301      	adds	r3, #1
 800ab06:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 800ab08:	68bb      	ldr	r3, [r7, #8]
 800ab0a:	f5b3 2f91 	cmp.w	r3, #296960	@ 0x48800
 800ab0e:	d30d      	bcc.n	800ab2c <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800ab10:	687b      	ldr	r3, [r7, #4]
 800ab12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ab14:	f023 0312 	bic.w	r3, r3, #18
 800ab18:	f043 0210 	orr.w	r2, r3, #16
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	2200      	movs	r2, #0
 800ab24:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_ERROR;
 800ab28:	2301      	movs	r3, #1
 800ab2a:	e01b      	b.n	800ab64 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	681b      	ldr	r3, [r3, #0]
 800ab30:	4618      	mov	r0, r3
 800ab32:	f7ff ffa7 	bl	800aa84 <LL_ADC_IsCalibrationOnGoing>
 800ab36:	4603      	mov	r3, r0
 800ab38:	2b00      	cmp	r3, #0
 800ab3a:	d1e2      	bne.n	800ab02 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ab40:	f023 0303 	bic.w	r3, r3, #3
 800ab44:	f043 0201 	orr.w	r2, r3, #1
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	655a      	str	r2, [r3, #84]	@ 0x54
 800ab4c:	e005      	b.n	800ab5a <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800ab4e:	687b      	ldr	r3, [r7, #4]
 800ab50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ab52:	f043 0210 	orr.w	r2, r3, #16
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	2200      	movs	r2, #0
 800ab5e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 800ab62:	7bfb      	ldrb	r3, [r7, #15]
}
 800ab64:	4618      	mov	r0, r3
 800ab66:	3710      	adds	r7, #16
 800ab68:	46bd      	mov	sp, r7
 800ab6a:	bd80      	pop	{r7, pc}

0800ab6c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800ab6c:	b480      	push	{r7}
 800ab6e:	b083      	sub	sp, #12
 800ab70:	af00      	add	r7, sp, #0
 800ab72:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 800ab74:	bf00      	nop
 800ab76:	370c      	adds	r7, #12
 800ab78:	46bd      	mov	sp, r7
 800ab7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab7e:	4770      	bx	lr

0800ab80 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 800ab80:	b480      	push	{r7}
 800ab82:	b083      	sub	sp, #12
 800ab84:	af00      	add	r7, sp, #0
 800ab86:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 800ab88:	bf00      	nop
 800ab8a:	370c      	adds	r7, #12
 800ab8c:	46bd      	mov	sp, r7
 800ab8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab92:	4770      	bx	lr

0800ab94 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 800ab94:	b480      	push	{r7}
 800ab96:	b083      	sub	sp, #12
 800ab98:	af00      	add	r7, sp, #0
 800ab9a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 800ab9c:	bf00      	nop
 800ab9e:	370c      	adds	r7, #12
 800aba0:	46bd      	mov	sp, r7
 800aba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aba6:	4770      	bx	lr

0800aba8 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 800aba8:	b480      	push	{r7}
 800abaa:	b083      	sub	sp, #12
 800abac:	af00      	add	r7, sp, #0
 800abae:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 800abb0:	bf00      	nop
 800abb2:	370c      	adds	r7, #12
 800abb4:	46bd      	mov	sp, r7
 800abb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abba:	4770      	bx	lr

0800abbc <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 800abbc:	b480      	push	{r7}
 800abbe:	b083      	sub	sp, #12
 800abc0:	af00      	add	r7, sp, #0
 800abc2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 800abc4:	bf00      	nop
 800abc6:	370c      	adds	r7, #12
 800abc8:	46bd      	mov	sp, r7
 800abca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abce:	4770      	bx	lr

0800abd0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800abd0:	b480      	push	{r7}
 800abd2:	b085      	sub	sp, #20
 800abd4:	af00      	add	r7, sp, #0
 800abd6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	f003 0307 	and.w	r3, r3, #7
 800abde:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800abe0:	4b0c      	ldr	r3, [pc, #48]	@ (800ac14 <__NVIC_SetPriorityGrouping+0x44>)
 800abe2:	68db      	ldr	r3, [r3, #12]
 800abe4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800abe6:	68ba      	ldr	r2, [r7, #8]
 800abe8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800abec:	4013      	ands	r3, r2
 800abee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800abf0:	68fb      	ldr	r3, [r7, #12]
 800abf2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800abf4:	68bb      	ldr	r3, [r7, #8]
 800abf6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800abf8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800abfc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ac00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800ac02:	4a04      	ldr	r2, [pc, #16]	@ (800ac14 <__NVIC_SetPriorityGrouping+0x44>)
 800ac04:	68bb      	ldr	r3, [r7, #8]
 800ac06:	60d3      	str	r3, [r2, #12]
}
 800ac08:	bf00      	nop
 800ac0a:	3714      	adds	r7, #20
 800ac0c:	46bd      	mov	sp, r7
 800ac0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac12:	4770      	bx	lr
 800ac14:	e000ed00 	.word	0xe000ed00

0800ac18 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800ac18:	b480      	push	{r7}
 800ac1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800ac1c:	4b04      	ldr	r3, [pc, #16]	@ (800ac30 <__NVIC_GetPriorityGrouping+0x18>)
 800ac1e:	68db      	ldr	r3, [r3, #12]
 800ac20:	0a1b      	lsrs	r3, r3, #8
 800ac22:	f003 0307 	and.w	r3, r3, #7
}
 800ac26:	4618      	mov	r0, r3
 800ac28:	46bd      	mov	sp, r7
 800ac2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac2e:	4770      	bx	lr
 800ac30:	e000ed00 	.word	0xe000ed00

0800ac34 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800ac34:	b480      	push	{r7}
 800ac36:	b083      	sub	sp, #12
 800ac38:	af00      	add	r7, sp, #0
 800ac3a:	4603      	mov	r3, r0
 800ac3c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800ac3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ac42:	2b00      	cmp	r3, #0
 800ac44:	db0b      	blt.n	800ac5e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800ac46:	79fb      	ldrb	r3, [r7, #7]
 800ac48:	f003 021f 	and.w	r2, r3, #31
 800ac4c:	4907      	ldr	r1, [pc, #28]	@ (800ac6c <__NVIC_EnableIRQ+0x38>)
 800ac4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ac52:	095b      	lsrs	r3, r3, #5
 800ac54:	2001      	movs	r0, #1
 800ac56:	fa00 f202 	lsl.w	r2, r0, r2
 800ac5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800ac5e:	bf00      	nop
 800ac60:	370c      	adds	r7, #12
 800ac62:	46bd      	mov	sp, r7
 800ac64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac68:	4770      	bx	lr
 800ac6a:	bf00      	nop
 800ac6c:	e000e100 	.word	0xe000e100

0800ac70 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800ac70:	b480      	push	{r7}
 800ac72:	b083      	sub	sp, #12
 800ac74:	af00      	add	r7, sp, #0
 800ac76:	4603      	mov	r3, r0
 800ac78:	6039      	str	r1, [r7, #0]
 800ac7a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800ac7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ac80:	2b00      	cmp	r3, #0
 800ac82:	db0a      	blt.n	800ac9a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ac84:	683b      	ldr	r3, [r7, #0]
 800ac86:	b2da      	uxtb	r2, r3
 800ac88:	490c      	ldr	r1, [pc, #48]	@ (800acbc <__NVIC_SetPriority+0x4c>)
 800ac8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ac8e:	0112      	lsls	r2, r2, #4
 800ac90:	b2d2      	uxtb	r2, r2
 800ac92:	440b      	add	r3, r1
 800ac94:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800ac98:	e00a      	b.n	800acb0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ac9a:	683b      	ldr	r3, [r7, #0]
 800ac9c:	b2da      	uxtb	r2, r3
 800ac9e:	4908      	ldr	r1, [pc, #32]	@ (800acc0 <__NVIC_SetPriority+0x50>)
 800aca0:	79fb      	ldrb	r3, [r7, #7]
 800aca2:	f003 030f 	and.w	r3, r3, #15
 800aca6:	3b04      	subs	r3, #4
 800aca8:	0112      	lsls	r2, r2, #4
 800acaa:	b2d2      	uxtb	r2, r2
 800acac:	440b      	add	r3, r1
 800acae:	761a      	strb	r2, [r3, #24]
}
 800acb0:	bf00      	nop
 800acb2:	370c      	adds	r7, #12
 800acb4:	46bd      	mov	sp, r7
 800acb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acba:	4770      	bx	lr
 800acbc:	e000e100 	.word	0xe000e100
 800acc0:	e000ed00 	.word	0xe000ed00

0800acc4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800acc4:	b480      	push	{r7}
 800acc6:	b089      	sub	sp, #36	@ 0x24
 800acc8:	af00      	add	r7, sp, #0
 800acca:	60f8      	str	r0, [r7, #12]
 800accc:	60b9      	str	r1, [r7, #8]
 800acce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800acd0:	68fb      	ldr	r3, [r7, #12]
 800acd2:	f003 0307 	and.w	r3, r3, #7
 800acd6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800acd8:	69fb      	ldr	r3, [r7, #28]
 800acda:	f1c3 0307 	rsb	r3, r3, #7
 800acde:	2b04      	cmp	r3, #4
 800ace0:	bf28      	it	cs
 800ace2:	2304      	movcs	r3, #4
 800ace4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800ace6:	69fb      	ldr	r3, [r7, #28]
 800ace8:	3304      	adds	r3, #4
 800acea:	2b06      	cmp	r3, #6
 800acec:	d902      	bls.n	800acf4 <NVIC_EncodePriority+0x30>
 800acee:	69fb      	ldr	r3, [r7, #28]
 800acf0:	3b03      	subs	r3, #3
 800acf2:	e000      	b.n	800acf6 <NVIC_EncodePriority+0x32>
 800acf4:	2300      	movs	r3, #0
 800acf6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800acf8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800acfc:	69bb      	ldr	r3, [r7, #24]
 800acfe:	fa02 f303 	lsl.w	r3, r2, r3
 800ad02:	43da      	mvns	r2, r3
 800ad04:	68bb      	ldr	r3, [r7, #8]
 800ad06:	401a      	ands	r2, r3
 800ad08:	697b      	ldr	r3, [r7, #20]
 800ad0a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800ad0c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800ad10:	697b      	ldr	r3, [r7, #20]
 800ad12:	fa01 f303 	lsl.w	r3, r1, r3
 800ad16:	43d9      	mvns	r1, r3
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800ad1c:	4313      	orrs	r3, r2
         );
}
 800ad1e:	4618      	mov	r0, r3
 800ad20:	3724      	adds	r7, #36	@ 0x24
 800ad22:	46bd      	mov	sp, r7
 800ad24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad28:	4770      	bx	lr
	...

0800ad2c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800ad2c:	b580      	push	{r7, lr}
 800ad2e:	b082      	sub	sp, #8
 800ad30:	af00      	add	r7, sp, #0
 800ad32:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	3b01      	subs	r3, #1
 800ad38:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ad3c:	d301      	bcc.n	800ad42 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800ad3e:	2301      	movs	r3, #1
 800ad40:	e00f      	b.n	800ad62 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800ad42:	4a0a      	ldr	r2, [pc, #40]	@ (800ad6c <SysTick_Config+0x40>)
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	3b01      	subs	r3, #1
 800ad48:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800ad4a:	210f      	movs	r1, #15
 800ad4c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ad50:	f7ff ff8e 	bl	800ac70 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800ad54:	4b05      	ldr	r3, [pc, #20]	@ (800ad6c <SysTick_Config+0x40>)
 800ad56:	2200      	movs	r2, #0
 800ad58:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800ad5a:	4b04      	ldr	r3, [pc, #16]	@ (800ad6c <SysTick_Config+0x40>)
 800ad5c:	2207      	movs	r2, #7
 800ad5e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800ad60:	2300      	movs	r3, #0
}
 800ad62:	4618      	mov	r0, r3
 800ad64:	3708      	adds	r7, #8
 800ad66:	46bd      	mov	sp, r7
 800ad68:	bd80      	pop	{r7, pc}
 800ad6a:	bf00      	nop
 800ad6c:	e000e010 	.word	0xe000e010

0800ad70 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800ad70:	b580      	push	{r7, lr}
 800ad72:	b082      	sub	sp, #8
 800ad74:	af00      	add	r7, sp, #0
 800ad76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800ad78:	6878      	ldr	r0, [r7, #4]
 800ad7a:	f7ff ff29 	bl	800abd0 <__NVIC_SetPriorityGrouping>
}
 800ad7e:	bf00      	nop
 800ad80:	3708      	adds	r7, #8
 800ad82:	46bd      	mov	sp, r7
 800ad84:	bd80      	pop	{r7, pc}

0800ad86 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800ad86:	b580      	push	{r7, lr}
 800ad88:	b086      	sub	sp, #24
 800ad8a:	af00      	add	r7, sp, #0
 800ad8c:	4603      	mov	r3, r0
 800ad8e:	60b9      	str	r1, [r7, #8]
 800ad90:	607a      	str	r2, [r7, #4]
 800ad92:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800ad94:	2300      	movs	r3, #0
 800ad96:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800ad98:	f7ff ff3e 	bl	800ac18 <__NVIC_GetPriorityGrouping>
 800ad9c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800ad9e:	687a      	ldr	r2, [r7, #4]
 800ada0:	68b9      	ldr	r1, [r7, #8]
 800ada2:	6978      	ldr	r0, [r7, #20]
 800ada4:	f7ff ff8e 	bl	800acc4 <NVIC_EncodePriority>
 800ada8:	4602      	mov	r2, r0
 800adaa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800adae:	4611      	mov	r1, r2
 800adb0:	4618      	mov	r0, r3
 800adb2:	f7ff ff5d 	bl	800ac70 <__NVIC_SetPriority>
}
 800adb6:	bf00      	nop
 800adb8:	3718      	adds	r7, #24
 800adba:	46bd      	mov	sp, r7
 800adbc:	bd80      	pop	{r7, pc}

0800adbe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800adbe:	b580      	push	{r7, lr}
 800adc0:	b082      	sub	sp, #8
 800adc2:	af00      	add	r7, sp, #0
 800adc4:	4603      	mov	r3, r0
 800adc6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800adc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800adcc:	4618      	mov	r0, r3
 800adce:	f7ff ff31 	bl	800ac34 <__NVIC_EnableIRQ>
}
 800add2:	bf00      	nop
 800add4:	3708      	adds	r7, #8
 800add6:	46bd      	mov	sp, r7
 800add8:	bd80      	pop	{r7, pc}

0800adda <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800adda:	b580      	push	{r7, lr}
 800addc:	b082      	sub	sp, #8
 800adde:	af00      	add	r7, sp, #0
 800ade0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800ade2:	6878      	ldr	r0, [r7, #4]
 800ade4:	f7ff ffa2 	bl	800ad2c <SysTick_Config>
 800ade8:	4603      	mov	r3, r0
}
 800adea:	4618      	mov	r0, r3
 800adec:	3708      	adds	r7, #8
 800adee:	46bd      	mov	sp, r7
 800adf0:	bd80      	pop	{r7, pc}
	...

0800adf4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800adf4:	b480      	push	{r7}
 800adf6:	b087      	sub	sp, #28
 800adf8:	af00      	add	r7, sp, #0
 800adfa:	6078      	str	r0, [r7, #4]
 800adfc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800adfe:	2300      	movs	r3, #0
 800ae00:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800ae02:	e148      	b.n	800b096 <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800ae04:	683b      	ldr	r3, [r7, #0]
 800ae06:	681a      	ldr	r2, [r3, #0]
 800ae08:	2101      	movs	r1, #1
 800ae0a:	697b      	ldr	r3, [r7, #20]
 800ae0c:	fa01 f303 	lsl.w	r3, r1, r3
 800ae10:	4013      	ands	r3, r2
 800ae12:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800ae14:	68fb      	ldr	r3, [r7, #12]
 800ae16:	2b00      	cmp	r3, #0
 800ae18:	f000 813a 	beq.w	800b090 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800ae1c:	683b      	ldr	r3, [r7, #0]
 800ae1e:	685b      	ldr	r3, [r3, #4]
 800ae20:	f003 0303 	and.w	r3, r3, #3
 800ae24:	2b01      	cmp	r3, #1
 800ae26:	d005      	beq.n	800ae34 <HAL_GPIO_Init+0x40>
 800ae28:	683b      	ldr	r3, [r7, #0]
 800ae2a:	685b      	ldr	r3, [r3, #4]
 800ae2c:	f003 0303 	and.w	r3, r3, #3
 800ae30:	2b02      	cmp	r3, #2
 800ae32:	d130      	bne.n	800ae96 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	689b      	ldr	r3, [r3, #8]
 800ae38:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800ae3a:	697b      	ldr	r3, [r7, #20]
 800ae3c:	005b      	lsls	r3, r3, #1
 800ae3e:	2203      	movs	r2, #3
 800ae40:	fa02 f303 	lsl.w	r3, r2, r3
 800ae44:	43db      	mvns	r3, r3
 800ae46:	693a      	ldr	r2, [r7, #16]
 800ae48:	4013      	ands	r3, r2
 800ae4a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800ae4c:	683b      	ldr	r3, [r7, #0]
 800ae4e:	68da      	ldr	r2, [r3, #12]
 800ae50:	697b      	ldr	r3, [r7, #20]
 800ae52:	005b      	lsls	r3, r3, #1
 800ae54:	fa02 f303 	lsl.w	r3, r2, r3
 800ae58:	693a      	ldr	r2, [r7, #16]
 800ae5a:	4313      	orrs	r3, r2
 800ae5c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	693a      	ldr	r2, [r7, #16]
 800ae62:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800ae64:	687b      	ldr	r3, [r7, #4]
 800ae66:	685b      	ldr	r3, [r3, #4]
 800ae68:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800ae6a:	2201      	movs	r2, #1
 800ae6c:	697b      	ldr	r3, [r7, #20]
 800ae6e:	fa02 f303 	lsl.w	r3, r2, r3
 800ae72:	43db      	mvns	r3, r3
 800ae74:	693a      	ldr	r2, [r7, #16]
 800ae76:	4013      	ands	r3, r2
 800ae78:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800ae7a:	683b      	ldr	r3, [r7, #0]
 800ae7c:	685b      	ldr	r3, [r3, #4]
 800ae7e:	091b      	lsrs	r3, r3, #4
 800ae80:	f003 0201 	and.w	r2, r3, #1
 800ae84:	697b      	ldr	r3, [r7, #20]
 800ae86:	fa02 f303 	lsl.w	r3, r2, r3
 800ae8a:	693a      	ldr	r2, [r7, #16]
 800ae8c:	4313      	orrs	r3, r2
 800ae8e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800ae90:	687b      	ldr	r3, [r7, #4]
 800ae92:	693a      	ldr	r2, [r7, #16]
 800ae94:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800ae96:	683b      	ldr	r3, [r7, #0]
 800ae98:	685b      	ldr	r3, [r3, #4]
 800ae9a:	f003 0303 	and.w	r3, r3, #3
 800ae9e:	2b03      	cmp	r3, #3
 800aea0:	d017      	beq.n	800aed2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	68db      	ldr	r3, [r3, #12]
 800aea6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800aea8:	697b      	ldr	r3, [r7, #20]
 800aeaa:	005b      	lsls	r3, r3, #1
 800aeac:	2203      	movs	r2, #3
 800aeae:	fa02 f303 	lsl.w	r3, r2, r3
 800aeb2:	43db      	mvns	r3, r3
 800aeb4:	693a      	ldr	r2, [r7, #16]
 800aeb6:	4013      	ands	r3, r2
 800aeb8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800aeba:	683b      	ldr	r3, [r7, #0]
 800aebc:	689a      	ldr	r2, [r3, #8]
 800aebe:	697b      	ldr	r3, [r7, #20]
 800aec0:	005b      	lsls	r3, r3, #1
 800aec2:	fa02 f303 	lsl.w	r3, r2, r3
 800aec6:	693a      	ldr	r2, [r7, #16]
 800aec8:	4313      	orrs	r3, r2
 800aeca:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	693a      	ldr	r2, [r7, #16]
 800aed0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800aed2:	683b      	ldr	r3, [r7, #0]
 800aed4:	685b      	ldr	r3, [r3, #4]
 800aed6:	f003 0303 	and.w	r3, r3, #3
 800aeda:	2b02      	cmp	r3, #2
 800aedc:	d123      	bne.n	800af26 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800aede:	697b      	ldr	r3, [r7, #20]
 800aee0:	08da      	lsrs	r2, r3, #3
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	3208      	adds	r2, #8
 800aee6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aeea:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800aeec:	697b      	ldr	r3, [r7, #20]
 800aeee:	f003 0307 	and.w	r3, r3, #7
 800aef2:	009b      	lsls	r3, r3, #2
 800aef4:	220f      	movs	r2, #15
 800aef6:	fa02 f303 	lsl.w	r3, r2, r3
 800aefa:	43db      	mvns	r3, r3
 800aefc:	693a      	ldr	r2, [r7, #16]
 800aefe:	4013      	ands	r3, r2
 800af00:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800af02:	683b      	ldr	r3, [r7, #0]
 800af04:	691a      	ldr	r2, [r3, #16]
 800af06:	697b      	ldr	r3, [r7, #20]
 800af08:	f003 0307 	and.w	r3, r3, #7
 800af0c:	009b      	lsls	r3, r3, #2
 800af0e:	fa02 f303 	lsl.w	r3, r2, r3
 800af12:	693a      	ldr	r2, [r7, #16]
 800af14:	4313      	orrs	r3, r2
 800af16:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800af18:	697b      	ldr	r3, [r7, #20]
 800af1a:	08da      	lsrs	r2, r3, #3
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	3208      	adds	r2, #8
 800af20:	6939      	ldr	r1, [r7, #16]
 800af22:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	681b      	ldr	r3, [r3, #0]
 800af2a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800af2c:	697b      	ldr	r3, [r7, #20]
 800af2e:	005b      	lsls	r3, r3, #1
 800af30:	2203      	movs	r2, #3
 800af32:	fa02 f303 	lsl.w	r3, r2, r3
 800af36:	43db      	mvns	r3, r3
 800af38:	693a      	ldr	r2, [r7, #16]
 800af3a:	4013      	ands	r3, r2
 800af3c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800af3e:	683b      	ldr	r3, [r7, #0]
 800af40:	685b      	ldr	r3, [r3, #4]
 800af42:	f003 0203 	and.w	r2, r3, #3
 800af46:	697b      	ldr	r3, [r7, #20]
 800af48:	005b      	lsls	r3, r3, #1
 800af4a:	fa02 f303 	lsl.w	r3, r2, r3
 800af4e:	693a      	ldr	r2, [r7, #16]
 800af50:	4313      	orrs	r3, r2
 800af52:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	693a      	ldr	r2, [r7, #16]
 800af58:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800af5a:	683b      	ldr	r3, [r7, #0]
 800af5c:	685b      	ldr	r3, [r3, #4]
 800af5e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800af62:	2b00      	cmp	r3, #0
 800af64:	f000 8094 	beq.w	800b090 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800af68:	4b52      	ldr	r3, [pc, #328]	@ (800b0b4 <HAL_GPIO_Init+0x2c0>)
 800af6a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800af6c:	4a51      	ldr	r2, [pc, #324]	@ (800b0b4 <HAL_GPIO_Init+0x2c0>)
 800af6e:	f043 0301 	orr.w	r3, r3, #1
 800af72:	6613      	str	r3, [r2, #96]	@ 0x60
 800af74:	4b4f      	ldr	r3, [pc, #316]	@ (800b0b4 <HAL_GPIO_Init+0x2c0>)
 800af76:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800af78:	f003 0301 	and.w	r3, r3, #1
 800af7c:	60bb      	str	r3, [r7, #8]
 800af7e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800af80:	4a4d      	ldr	r2, [pc, #308]	@ (800b0b8 <HAL_GPIO_Init+0x2c4>)
 800af82:	697b      	ldr	r3, [r7, #20]
 800af84:	089b      	lsrs	r3, r3, #2
 800af86:	3302      	adds	r3, #2
 800af88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800af8c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800af8e:	697b      	ldr	r3, [r7, #20]
 800af90:	f003 0303 	and.w	r3, r3, #3
 800af94:	009b      	lsls	r3, r3, #2
 800af96:	220f      	movs	r2, #15
 800af98:	fa02 f303 	lsl.w	r3, r2, r3
 800af9c:	43db      	mvns	r3, r3
 800af9e:	693a      	ldr	r2, [r7, #16]
 800afa0:	4013      	ands	r3, r2
 800afa2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800afaa:	d00d      	beq.n	800afc8 <HAL_GPIO_Init+0x1d4>
 800afac:	687b      	ldr	r3, [r7, #4]
 800afae:	4a43      	ldr	r2, [pc, #268]	@ (800b0bc <HAL_GPIO_Init+0x2c8>)
 800afb0:	4293      	cmp	r3, r2
 800afb2:	d007      	beq.n	800afc4 <HAL_GPIO_Init+0x1d0>
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	4a42      	ldr	r2, [pc, #264]	@ (800b0c0 <HAL_GPIO_Init+0x2cc>)
 800afb8:	4293      	cmp	r3, r2
 800afba:	d101      	bne.n	800afc0 <HAL_GPIO_Init+0x1cc>
 800afbc:	2302      	movs	r3, #2
 800afbe:	e004      	b.n	800afca <HAL_GPIO_Init+0x1d6>
 800afc0:	2307      	movs	r3, #7
 800afc2:	e002      	b.n	800afca <HAL_GPIO_Init+0x1d6>
 800afc4:	2301      	movs	r3, #1
 800afc6:	e000      	b.n	800afca <HAL_GPIO_Init+0x1d6>
 800afc8:	2300      	movs	r3, #0
 800afca:	697a      	ldr	r2, [r7, #20]
 800afcc:	f002 0203 	and.w	r2, r2, #3
 800afd0:	0092      	lsls	r2, r2, #2
 800afd2:	4093      	lsls	r3, r2
 800afd4:	693a      	ldr	r2, [r7, #16]
 800afd6:	4313      	orrs	r3, r2
 800afd8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800afda:	4937      	ldr	r1, [pc, #220]	@ (800b0b8 <HAL_GPIO_Init+0x2c4>)
 800afdc:	697b      	ldr	r3, [r7, #20]
 800afde:	089b      	lsrs	r3, r3, #2
 800afe0:	3302      	adds	r3, #2
 800afe2:	693a      	ldr	r2, [r7, #16]
 800afe4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800afe8:	4b36      	ldr	r3, [pc, #216]	@ (800b0c4 <HAL_GPIO_Init+0x2d0>)
 800afea:	689b      	ldr	r3, [r3, #8]
 800afec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800afee:	68fb      	ldr	r3, [r7, #12]
 800aff0:	43db      	mvns	r3, r3
 800aff2:	693a      	ldr	r2, [r7, #16]
 800aff4:	4013      	ands	r3, r2
 800aff6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800aff8:	683b      	ldr	r3, [r7, #0]
 800affa:	685b      	ldr	r3, [r3, #4]
 800affc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800b000:	2b00      	cmp	r3, #0
 800b002:	d003      	beq.n	800b00c <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 800b004:	693a      	ldr	r2, [r7, #16]
 800b006:	68fb      	ldr	r3, [r7, #12]
 800b008:	4313      	orrs	r3, r2
 800b00a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800b00c:	4a2d      	ldr	r2, [pc, #180]	@ (800b0c4 <HAL_GPIO_Init+0x2d0>)
 800b00e:	693b      	ldr	r3, [r7, #16]
 800b010:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800b012:	4b2c      	ldr	r3, [pc, #176]	@ (800b0c4 <HAL_GPIO_Init+0x2d0>)
 800b014:	68db      	ldr	r3, [r3, #12]
 800b016:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800b018:	68fb      	ldr	r3, [r7, #12]
 800b01a:	43db      	mvns	r3, r3
 800b01c:	693a      	ldr	r2, [r7, #16]
 800b01e:	4013      	ands	r3, r2
 800b020:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800b022:	683b      	ldr	r3, [r7, #0]
 800b024:	685b      	ldr	r3, [r3, #4]
 800b026:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800b02a:	2b00      	cmp	r3, #0
 800b02c:	d003      	beq.n	800b036 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 800b02e:	693a      	ldr	r2, [r7, #16]
 800b030:	68fb      	ldr	r3, [r7, #12]
 800b032:	4313      	orrs	r3, r2
 800b034:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800b036:	4a23      	ldr	r2, [pc, #140]	@ (800b0c4 <HAL_GPIO_Init+0x2d0>)
 800b038:	693b      	ldr	r3, [r7, #16]
 800b03a:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800b03c:	4b21      	ldr	r3, [pc, #132]	@ (800b0c4 <HAL_GPIO_Init+0x2d0>)
 800b03e:	685b      	ldr	r3, [r3, #4]
 800b040:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800b042:	68fb      	ldr	r3, [r7, #12]
 800b044:	43db      	mvns	r3, r3
 800b046:	693a      	ldr	r2, [r7, #16]
 800b048:	4013      	ands	r3, r2
 800b04a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800b04c:	683b      	ldr	r3, [r7, #0]
 800b04e:	685b      	ldr	r3, [r3, #4]
 800b050:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b054:	2b00      	cmp	r3, #0
 800b056:	d003      	beq.n	800b060 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 800b058:	693a      	ldr	r2, [r7, #16]
 800b05a:	68fb      	ldr	r3, [r7, #12]
 800b05c:	4313      	orrs	r3, r2
 800b05e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800b060:	4a18      	ldr	r2, [pc, #96]	@ (800b0c4 <HAL_GPIO_Init+0x2d0>)
 800b062:	693b      	ldr	r3, [r7, #16]
 800b064:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800b066:	4b17      	ldr	r3, [pc, #92]	@ (800b0c4 <HAL_GPIO_Init+0x2d0>)
 800b068:	681b      	ldr	r3, [r3, #0]
 800b06a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800b06c:	68fb      	ldr	r3, [r7, #12]
 800b06e:	43db      	mvns	r3, r3
 800b070:	693a      	ldr	r2, [r7, #16]
 800b072:	4013      	ands	r3, r2
 800b074:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800b076:	683b      	ldr	r3, [r7, #0]
 800b078:	685b      	ldr	r3, [r3, #4]
 800b07a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b07e:	2b00      	cmp	r3, #0
 800b080:	d003      	beq.n	800b08a <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 800b082:	693a      	ldr	r2, [r7, #16]
 800b084:	68fb      	ldr	r3, [r7, #12]
 800b086:	4313      	orrs	r3, r2
 800b088:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800b08a:	4a0e      	ldr	r2, [pc, #56]	@ (800b0c4 <HAL_GPIO_Init+0x2d0>)
 800b08c:	693b      	ldr	r3, [r7, #16]
 800b08e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800b090:	697b      	ldr	r3, [r7, #20]
 800b092:	3301      	adds	r3, #1
 800b094:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800b096:	683b      	ldr	r3, [r7, #0]
 800b098:	681a      	ldr	r2, [r3, #0]
 800b09a:	697b      	ldr	r3, [r7, #20]
 800b09c:	fa22 f303 	lsr.w	r3, r2, r3
 800b0a0:	2b00      	cmp	r3, #0
 800b0a2:	f47f aeaf 	bne.w	800ae04 <HAL_GPIO_Init+0x10>
  }
}
 800b0a6:	bf00      	nop
 800b0a8:	bf00      	nop
 800b0aa:	371c      	adds	r7, #28
 800b0ac:	46bd      	mov	sp, r7
 800b0ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0b2:	4770      	bx	lr
 800b0b4:	40021000 	.word	0x40021000
 800b0b8:	40010000 	.word	0x40010000
 800b0bc:	48000400 	.word	0x48000400
 800b0c0:	48000800 	.word	0x48000800
 800b0c4:	40010400 	.word	0x40010400

0800b0c8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800b0c8:	b480      	push	{r7}
 800b0ca:	b083      	sub	sp, #12
 800b0cc:	af00      	add	r7, sp, #0
 800b0ce:	6078      	str	r0, [r7, #4]
 800b0d0:	460b      	mov	r3, r1
 800b0d2:	807b      	strh	r3, [r7, #2]
 800b0d4:	4613      	mov	r3, r2
 800b0d6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800b0d8:	787b      	ldrb	r3, [r7, #1]
 800b0da:	2b00      	cmp	r3, #0
 800b0dc:	d003      	beq.n	800b0e6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800b0de:	887a      	ldrh	r2, [r7, #2]
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800b0e4:	e002      	b.n	800b0ec <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800b0e6:	887a      	ldrh	r2, [r7, #2]
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800b0ec:	bf00      	nop
 800b0ee:	370c      	adds	r7, #12
 800b0f0:	46bd      	mov	sp, r7
 800b0f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0f6:	4770      	bx	lr

0800b0f8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800b0f8:	b580      	push	{r7, lr}
 800b0fa:	b082      	sub	sp, #8
 800b0fc:	af00      	add	r7, sp, #0
 800b0fe:	4603      	mov	r3, r0
 800b100:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800b102:	4b08      	ldr	r3, [pc, #32]	@ (800b124 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800b104:	695a      	ldr	r2, [r3, #20]
 800b106:	88fb      	ldrh	r3, [r7, #6]
 800b108:	4013      	ands	r3, r2
 800b10a:	2b00      	cmp	r3, #0
 800b10c:	d006      	beq.n	800b11c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800b10e:	4a05      	ldr	r2, [pc, #20]	@ (800b124 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800b110:	88fb      	ldrh	r3, [r7, #6]
 800b112:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800b114:	88fb      	ldrh	r3, [r7, #6]
 800b116:	4618      	mov	r0, r3
 800b118:	f7f9 fae8 	bl	80046ec <HAL_GPIO_EXTI_Callback>
  }
}
 800b11c:	bf00      	nop
 800b11e:	3708      	adds	r7, #8
 800b120:	46bd      	mov	sp, r7
 800b122:	bd80      	pop	{r7, pc}
 800b124:	40010400 	.word	0x40010400

0800b128 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800b128:	b580      	push	{r7, lr}
 800b12a:	b082      	sub	sp, #8
 800b12c:	af00      	add	r7, sp, #0
 800b12e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	2b00      	cmp	r3, #0
 800b134:	d101      	bne.n	800b13a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800b136:	2301      	movs	r3, #1
 800b138:	e08d      	b.n	800b256 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b140:	b2db      	uxtb	r3, r3
 800b142:	2b00      	cmp	r3, #0
 800b144:	d106      	bne.n	800b154 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	2200      	movs	r2, #0
 800b14a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800b14e:	6878      	ldr	r0, [r7, #4]
 800b150:	f7f9 fc42 	bl	80049d8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	2224      	movs	r2, #36	@ 0x24
 800b158:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	681b      	ldr	r3, [r3, #0]
 800b160:	681a      	ldr	r2, [r3, #0]
 800b162:	687b      	ldr	r3, [r7, #4]
 800b164:	681b      	ldr	r3, [r3, #0]
 800b166:	f022 0201 	bic.w	r2, r2, #1
 800b16a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	685a      	ldr	r2, [r3, #4]
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	681b      	ldr	r3, [r3, #0]
 800b174:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800b178:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	681b      	ldr	r3, [r3, #0]
 800b17e:	689a      	ldr	r2, [r3, #8]
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	681b      	ldr	r3, [r3, #0]
 800b184:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800b188:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	68db      	ldr	r3, [r3, #12]
 800b18e:	2b01      	cmp	r3, #1
 800b190:	d107      	bne.n	800b1a2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	689a      	ldr	r2, [r3, #8]
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	681b      	ldr	r3, [r3, #0]
 800b19a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800b19e:	609a      	str	r2, [r3, #8]
 800b1a0:	e006      	b.n	800b1b0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	689a      	ldr	r2, [r3, #8]
 800b1a6:	687b      	ldr	r3, [r7, #4]
 800b1a8:	681b      	ldr	r3, [r3, #0]
 800b1aa:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800b1ae:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	68db      	ldr	r3, [r3, #12]
 800b1b4:	2b02      	cmp	r3, #2
 800b1b6:	d108      	bne.n	800b1ca <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	681b      	ldr	r3, [r3, #0]
 800b1bc:	685a      	ldr	r2, [r3, #4]
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	681b      	ldr	r3, [r3, #0]
 800b1c2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b1c6:	605a      	str	r2, [r3, #4]
 800b1c8:	e007      	b.n	800b1da <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	681b      	ldr	r3, [r3, #0]
 800b1ce:	685a      	ldr	r2, [r3, #4]
 800b1d0:	687b      	ldr	r3, [r7, #4]
 800b1d2:	681b      	ldr	r3, [r3, #0]
 800b1d4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800b1d8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	681b      	ldr	r3, [r3, #0]
 800b1de:	685b      	ldr	r3, [r3, #4]
 800b1e0:	687a      	ldr	r2, [r7, #4]
 800b1e2:	6812      	ldr	r2, [r2, #0]
 800b1e4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800b1e8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b1ec:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	681b      	ldr	r3, [r3, #0]
 800b1f2:	68da      	ldr	r2, [r3, #12]
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	681b      	ldr	r3, [r3, #0]
 800b1f8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800b1fc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	691a      	ldr	r2, [r3, #16]
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	695b      	ldr	r3, [r3, #20]
 800b206:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800b20a:	687b      	ldr	r3, [r7, #4]
 800b20c:	699b      	ldr	r3, [r3, #24]
 800b20e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	681b      	ldr	r3, [r3, #0]
 800b214:	430a      	orrs	r2, r1
 800b216:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	69d9      	ldr	r1, [r3, #28]
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	6a1a      	ldr	r2, [r3, #32]
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	681b      	ldr	r3, [r3, #0]
 800b224:	430a      	orrs	r2, r1
 800b226:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	681b      	ldr	r3, [r3, #0]
 800b22c:	681a      	ldr	r2, [r3, #0]
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	681b      	ldr	r3, [r3, #0]
 800b232:	f042 0201 	orr.w	r2, r2, #1
 800b236:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	2200      	movs	r2, #0
 800b23c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	2220      	movs	r2, #32
 800b242:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	2200      	movs	r2, #0
 800b24a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	2200      	movs	r2, #0
 800b250:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800b254:	2300      	movs	r3, #0
}
 800b256:	4618      	mov	r0, r3
 800b258:	3708      	adds	r7, #8
 800b25a:	46bd      	mov	sp, r7
 800b25c:	bd80      	pop	{r7, pc}
	...

0800b260 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b260:	b580      	push	{r7, lr}
 800b262:	b088      	sub	sp, #32
 800b264:	af02      	add	r7, sp, #8
 800b266:	60f8      	str	r0, [r7, #12]
 800b268:	4608      	mov	r0, r1
 800b26a:	4611      	mov	r1, r2
 800b26c:	461a      	mov	r2, r3
 800b26e:	4603      	mov	r3, r0
 800b270:	817b      	strh	r3, [r7, #10]
 800b272:	460b      	mov	r3, r1
 800b274:	813b      	strh	r3, [r7, #8]
 800b276:	4613      	mov	r3, r2
 800b278:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b27a:	68fb      	ldr	r3, [r7, #12]
 800b27c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b280:	b2db      	uxtb	r3, r3
 800b282:	2b20      	cmp	r3, #32
 800b284:	f040 80f9 	bne.w	800b47a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800b288:	6a3b      	ldr	r3, [r7, #32]
 800b28a:	2b00      	cmp	r3, #0
 800b28c:	d002      	beq.n	800b294 <HAL_I2C_Mem_Write+0x34>
 800b28e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b290:	2b00      	cmp	r3, #0
 800b292:	d105      	bne.n	800b2a0 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800b294:	68fb      	ldr	r3, [r7, #12]
 800b296:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b29a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800b29c:	2301      	movs	r3, #1
 800b29e:	e0ed      	b.n	800b47c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b2a0:	68fb      	ldr	r3, [r7, #12]
 800b2a2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b2a6:	2b01      	cmp	r3, #1
 800b2a8:	d101      	bne.n	800b2ae <HAL_I2C_Mem_Write+0x4e>
 800b2aa:	2302      	movs	r3, #2
 800b2ac:	e0e6      	b.n	800b47c <HAL_I2C_Mem_Write+0x21c>
 800b2ae:	68fb      	ldr	r3, [r7, #12]
 800b2b0:	2201      	movs	r2, #1
 800b2b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800b2b6:	f7fe f909 	bl	80094cc <HAL_GetTick>
 800b2ba:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800b2bc:	697b      	ldr	r3, [r7, #20]
 800b2be:	9300      	str	r3, [sp, #0]
 800b2c0:	2319      	movs	r3, #25
 800b2c2:	2201      	movs	r2, #1
 800b2c4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800b2c8:	68f8      	ldr	r0, [r7, #12]
 800b2ca:	f000 fbaf 	bl	800ba2c <I2C_WaitOnFlagUntilTimeout>
 800b2ce:	4603      	mov	r3, r0
 800b2d0:	2b00      	cmp	r3, #0
 800b2d2:	d001      	beq.n	800b2d8 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800b2d4:	2301      	movs	r3, #1
 800b2d6:	e0d1      	b.n	800b47c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800b2d8:	68fb      	ldr	r3, [r7, #12]
 800b2da:	2221      	movs	r2, #33	@ 0x21
 800b2dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800b2e0:	68fb      	ldr	r3, [r7, #12]
 800b2e2:	2240      	movs	r2, #64	@ 0x40
 800b2e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b2e8:	68fb      	ldr	r3, [r7, #12]
 800b2ea:	2200      	movs	r2, #0
 800b2ec:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800b2ee:	68fb      	ldr	r3, [r7, #12]
 800b2f0:	6a3a      	ldr	r2, [r7, #32]
 800b2f2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800b2f4:	68fb      	ldr	r3, [r7, #12]
 800b2f6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800b2f8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800b2fa:	68fb      	ldr	r3, [r7, #12]
 800b2fc:	2200      	movs	r2, #0
 800b2fe:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800b300:	88f8      	ldrh	r0, [r7, #6]
 800b302:	893a      	ldrh	r2, [r7, #8]
 800b304:	8979      	ldrh	r1, [r7, #10]
 800b306:	697b      	ldr	r3, [r7, #20]
 800b308:	9301      	str	r3, [sp, #4]
 800b30a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b30c:	9300      	str	r3, [sp, #0]
 800b30e:	4603      	mov	r3, r0
 800b310:	68f8      	ldr	r0, [r7, #12]
 800b312:	f000 fabf 	bl	800b894 <I2C_RequestMemoryWrite>
 800b316:	4603      	mov	r3, r0
 800b318:	2b00      	cmp	r3, #0
 800b31a:	d005      	beq.n	800b328 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800b31c:	68fb      	ldr	r3, [r7, #12]
 800b31e:	2200      	movs	r2, #0
 800b320:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800b324:	2301      	movs	r3, #1
 800b326:	e0a9      	b.n	800b47c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b328:	68fb      	ldr	r3, [r7, #12]
 800b32a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b32c:	b29b      	uxth	r3, r3
 800b32e:	2bff      	cmp	r3, #255	@ 0xff
 800b330:	d90e      	bls.n	800b350 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800b332:	68fb      	ldr	r3, [r7, #12]
 800b334:	22ff      	movs	r2, #255	@ 0xff
 800b336:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800b338:	68fb      	ldr	r3, [r7, #12]
 800b33a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b33c:	b2da      	uxtb	r2, r3
 800b33e:	8979      	ldrh	r1, [r7, #10]
 800b340:	2300      	movs	r3, #0
 800b342:	9300      	str	r3, [sp, #0]
 800b344:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800b348:	68f8      	ldr	r0, [r7, #12]
 800b34a:	f000 fd33 	bl	800bdb4 <I2C_TransferConfig>
 800b34e:	e00f      	b.n	800b370 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800b350:	68fb      	ldr	r3, [r7, #12]
 800b352:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b354:	b29a      	uxth	r2, r3
 800b356:	68fb      	ldr	r3, [r7, #12]
 800b358:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800b35a:	68fb      	ldr	r3, [r7, #12]
 800b35c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b35e:	b2da      	uxtb	r2, r3
 800b360:	8979      	ldrh	r1, [r7, #10]
 800b362:	2300      	movs	r3, #0
 800b364:	9300      	str	r3, [sp, #0]
 800b366:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800b36a:	68f8      	ldr	r0, [r7, #12]
 800b36c:	f000 fd22 	bl	800bdb4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b370:	697a      	ldr	r2, [r7, #20]
 800b372:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b374:	68f8      	ldr	r0, [r7, #12]
 800b376:	f000 fbb2 	bl	800bade <I2C_WaitOnTXISFlagUntilTimeout>
 800b37a:	4603      	mov	r3, r0
 800b37c:	2b00      	cmp	r3, #0
 800b37e:	d001      	beq.n	800b384 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800b380:	2301      	movs	r3, #1
 800b382:	e07b      	b.n	800b47c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800b384:	68fb      	ldr	r3, [r7, #12]
 800b386:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b388:	781a      	ldrb	r2, [r3, #0]
 800b38a:	68fb      	ldr	r3, [r7, #12]
 800b38c:	681b      	ldr	r3, [r3, #0]
 800b38e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b390:	68fb      	ldr	r3, [r7, #12]
 800b392:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b394:	1c5a      	adds	r2, r3, #1
 800b396:	68fb      	ldr	r3, [r7, #12]
 800b398:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800b39a:	68fb      	ldr	r3, [r7, #12]
 800b39c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b39e:	b29b      	uxth	r3, r3
 800b3a0:	3b01      	subs	r3, #1
 800b3a2:	b29a      	uxth	r2, r3
 800b3a4:	68fb      	ldr	r3, [r7, #12]
 800b3a6:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800b3a8:	68fb      	ldr	r3, [r7, #12]
 800b3aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b3ac:	3b01      	subs	r3, #1
 800b3ae:	b29a      	uxth	r2, r3
 800b3b0:	68fb      	ldr	r3, [r7, #12]
 800b3b2:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800b3b4:	68fb      	ldr	r3, [r7, #12]
 800b3b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b3b8:	b29b      	uxth	r3, r3
 800b3ba:	2b00      	cmp	r3, #0
 800b3bc:	d034      	beq.n	800b428 <HAL_I2C_Mem_Write+0x1c8>
 800b3be:	68fb      	ldr	r3, [r7, #12]
 800b3c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b3c2:	2b00      	cmp	r3, #0
 800b3c4:	d130      	bne.n	800b428 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800b3c6:	697b      	ldr	r3, [r7, #20]
 800b3c8:	9300      	str	r3, [sp, #0]
 800b3ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b3cc:	2200      	movs	r2, #0
 800b3ce:	2180      	movs	r1, #128	@ 0x80
 800b3d0:	68f8      	ldr	r0, [r7, #12]
 800b3d2:	f000 fb2b 	bl	800ba2c <I2C_WaitOnFlagUntilTimeout>
 800b3d6:	4603      	mov	r3, r0
 800b3d8:	2b00      	cmp	r3, #0
 800b3da:	d001      	beq.n	800b3e0 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800b3dc:	2301      	movs	r3, #1
 800b3de:	e04d      	b.n	800b47c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b3e0:	68fb      	ldr	r3, [r7, #12]
 800b3e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b3e4:	b29b      	uxth	r3, r3
 800b3e6:	2bff      	cmp	r3, #255	@ 0xff
 800b3e8:	d90e      	bls.n	800b408 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800b3ea:	68fb      	ldr	r3, [r7, #12]
 800b3ec:	22ff      	movs	r2, #255	@ 0xff
 800b3ee:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800b3f0:	68fb      	ldr	r3, [r7, #12]
 800b3f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b3f4:	b2da      	uxtb	r2, r3
 800b3f6:	8979      	ldrh	r1, [r7, #10]
 800b3f8:	2300      	movs	r3, #0
 800b3fa:	9300      	str	r3, [sp, #0]
 800b3fc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800b400:	68f8      	ldr	r0, [r7, #12]
 800b402:	f000 fcd7 	bl	800bdb4 <I2C_TransferConfig>
 800b406:	e00f      	b.n	800b428 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800b408:	68fb      	ldr	r3, [r7, #12]
 800b40a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b40c:	b29a      	uxth	r2, r3
 800b40e:	68fb      	ldr	r3, [r7, #12]
 800b410:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800b412:	68fb      	ldr	r3, [r7, #12]
 800b414:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b416:	b2da      	uxtb	r2, r3
 800b418:	8979      	ldrh	r1, [r7, #10]
 800b41a:	2300      	movs	r3, #0
 800b41c:	9300      	str	r3, [sp, #0]
 800b41e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800b422:	68f8      	ldr	r0, [r7, #12]
 800b424:	f000 fcc6 	bl	800bdb4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800b428:	68fb      	ldr	r3, [r7, #12]
 800b42a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b42c:	b29b      	uxth	r3, r3
 800b42e:	2b00      	cmp	r3, #0
 800b430:	d19e      	bne.n	800b370 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b432:	697a      	ldr	r2, [r7, #20]
 800b434:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b436:	68f8      	ldr	r0, [r7, #12]
 800b438:	f000 fb98 	bl	800bb6c <I2C_WaitOnSTOPFlagUntilTimeout>
 800b43c:	4603      	mov	r3, r0
 800b43e:	2b00      	cmp	r3, #0
 800b440:	d001      	beq.n	800b446 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800b442:	2301      	movs	r3, #1
 800b444:	e01a      	b.n	800b47c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b446:	68fb      	ldr	r3, [r7, #12]
 800b448:	681b      	ldr	r3, [r3, #0]
 800b44a:	2220      	movs	r2, #32
 800b44c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800b44e:	68fb      	ldr	r3, [r7, #12]
 800b450:	681b      	ldr	r3, [r3, #0]
 800b452:	6859      	ldr	r1, [r3, #4]
 800b454:	68fb      	ldr	r3, [r7, #12]
 800b456:	681a      	ldr	r2, [r3, #0]
 800b458:	4b0a      	ldr	r3, [pc, #40]	@ (800b484 <HAL_I2C_Mem_Write+0x224>)
 800b45a:	400b      	ands	r3, r1
 800b45c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800b45e:	68fb      	ldr	r3, [r7, #12]
 800b460:	2220      	movs	r2, #32
 800b462:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800b466:	68fb      	ldr	r3, [r7, #12]
 800b468:	2200      	movs	r2, #0
 800b46a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b46e:	68fb      	ldr	r3, [r7, #12]
 800b470:	2200      	movs	r2, #0
 800b472:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800b476:	2300      	movs	r3, #0
 800b478:	e000      	b.n	800b47c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800b47a:	2302      	movs	r3, #2
  }
}
 800b47c:	4618      	mov	r0, r3
 800b47e:	3718      	adds	r7, #24
 800b480:	46bd      	mov	sp, r7
 800b482:	bd80      	pop	{r7, pc}
 800b484:	fe00e800 	.word	0xfe00e800

0800b488 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b488:	b580      	push	{r7, lr}
 800b48a:	b088      	sub	sp, #32
 800b48c:	af02      	add	r7, sp, #8
 800b48e:	60f8      	str	r0, [r7, #12]
 800b490:	4608      	mov	r0, r1
 800b492:	4611      	mov	r1, r2
 800b494:	461a      	mov	r2, r3
 800b496:	4603      	mov	r3, r0
 800b498:	817b      	strh	r3, [r7, #10]
 800b49a:	460b      	mov	r3, r1
 800b49c:	813b      	strh	r3, [r7, #8]
 800b49e:	4613      	mov	r3, r2
 800b4a0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b4a2:	68fb      	ldr	r3, [r7, #12]
 800b4a4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b4a8:	b2db      	uxtb	r3, r3
 800b4aa:	2b20      	cmp	r3, #32
 800b4ac:	f040 80fd 	bne.w	800b6aa <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800b4b0:	6a3b      	ldr	r3, [r7, #32]
 800b4b2:	2b00      	cmp	r3, #0
 800b4b4:	d002      	beq.n	800b4bc <HAL_I2C_Mem_Read+0x34>
 800b4b6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b4b8:	2b00      	cmp	r3, #0
 800b4ba:	d105      	bne.n	800b4c8 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800b4bc:	68fb      	ldr	r3, [r7, #12]
 800b4be:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b4c2:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800b4c4:	2301      	movs	r3, #1
 800b4c6:	e0f1      	b.n	800b6ac <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b4c8:	68fb      	ldr	r3, [r7, #12]
 800b4ca:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b4ce:	2b01      	cmp	r3, #1
 800b4d0:	d101      	bne.n	800b4d6 <HAL_I2C_Mem_Read+0x4e>
 800b4d2:	2302      	movs	r3, #2
 800b4d4:	e0ea      	b.n	800b6ac <HAL_I2C_Mem_Read+0x224>
 800b4d6:	68fb      	ldr	r3, [r7, #12]
 800b4d8:	2201      	movs	r2, #1
 800b4da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800b4de:	f7fd fff5 	bl	80094cc <HAL_GetTick>
 800b4e2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800b4e4:	697b      	ldr	r3, [r7, #20]
 800b4e6:	9300      	str	r3, [sp, #0]
 800b4e8:	2319      	movs	r3, #25
 800b4ea:	2201      	movs	r2, #1
 800b4ec:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800b4f0:	68f8      	ldr	r0, [r7, #12]
 800b4f2:	f000 fa9b 	bl	800ba2c <I2C_WaitOnFlagUntilTimeout>
 800b4f6:	4603      	mov	r3, r0
 800b4f8:	2b00      	cmp	r3, #0
 800b4fa:	d001      	beq.n	800b500 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800b4fc:	2301      	movs	r3, #1
 800b4fe:	e0d5      	b.n	800b6ac <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800b500:	68fb      	ldr	r3, [r7, #12]
 800b502:	2222      	movs	r2, #34	@ 0x22
 800b504:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800b508:	68fb      	ldr	r3, [r7, #12]
 800b50a:	2240      	movs	r2, #64	@ 0x40
 800b50c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b510:	68fb      	ldr	r3, [r7, #12]
 800b512:	2200      	movs	r2, #0
 800b514:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800b516:	68fb      	ldr	r3, [r7, #12]
 800b518:	6a3a      	ldr	r2, [r7, #32]
 800b51a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800b51c:	68fb      	ldr	r3, [r7, #12]
 800b51e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800b520:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800b522:	68fb      	ldr	r3, [r7, #12]
 800b524:	2200      	movs	r2, #0
 800b526:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800b528:	88f8      	ldrh	r0, [r7, #6]
 800b52a:	893a      	ldrh	r2, [r7, #8]
 800b52c:	8979      	ldrh	r1, [r7, #10]
 800b52e:	697b      	ldr	r3, [r7, #20]
 800b530:	9301      	str	r3, [sp, #4]
 800b532:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b534:	9300      	str	r3, [sp, #0]
 800b536:	4603      	mov	r3, r0
 800b538:	68f8      	ldr	r0, [r7, #12]
 800b53a:	f000 f9ff 	bl	800b93c <I2C_RequestMemoryRead>
 800b53e:	4603      	mov	r3, r0
 800b540:	2b00      	cmp	r3, #0
 800b542:	d005      	beq.n	800b550 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800b544:	68fb      	ldr	r3, [r7, #12]
 800b546:	2200      	movs	r2, #0
 800b548:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800b54c:	2301      	movs	r3, #1
 800b54e:	e0ad      	b.n	800b6ac <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b550:	68fb      	ldr	r3, [r7, #12]
 800b552:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b554:	b29b      	uxth	r3, r3
 800b556:	2bff      	cmp	r3, #255	@ 0xff
 800b558:	d90e      	bls.n	800b578 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 800b55a:	68fb      	ldr	r3, [r7, #12]
 800b55c:	2201      	movs	r2, #1
 800b55e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800b560:	68fb      	ldr	r3, [r7, #12]
 800b562:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b564:	b2da      	uxtb	r2, r3
 800b566:	8979      	ldrh	r1, [r7, #10]
 800b568:	4b52      	ldr	r3, [pc, #328]	@ (800b6b4 <HAL_I2C_Mem_Read+0x22c>)
 800b56a:	9300      	str	r3, [sp, #0]
 800b56c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800b570:	68f8      	ldr	r0, [r7, #12]
 800b572:	f000 fc1f 	bl	800bdb4 <I2C_TransferConfig>
 800b576:	e00f      	b.n	800b598 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800b578:	68fb      	ldr	r3, [r7, #12]
 800b57a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b57c:	b29a      	uxth	r2, r3
 800b57e:	68fb      	ldr	r3, [r7, #12]
 800b580:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800b582:	68fb      	ldr	r3, [r7, #12]
 800b584:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b586:	b2da      	uxtb	r2, r3
 800b588:	8979      	ldrh	r1, [r7, #10]
 800b58a:	4b4a      	ldr	r3, [pc, #296]	@ (800b6b4 <HAL_I2C_Mem_Read+0x22c>)
 800b58c:	9300      	str	r3, [sp, #0]
 800b58e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800b592:	68f8      	ldr	r0, [r7, #12]
 800b594:	f000 fc0e 	bl	800bdb4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800b598:	697b      	ldr	r3, [r7, #20]
 800b59a:	9300      	str	r3, [sp, #0]
 800b59c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b59e:	2200      	movs	r2, #0
 800b5a0:	2104      	movs	r1, #4
 800b5a2:	68f8      	ldr	r0, [r7, #12]
 800b5a4:	f000 fa42 	bl	800ba2c <I2C_WaitOnFlagUntilTimeout>
 800b5a8:	4603      	mov	r3, r0
 800b5aa:	2b00      	cmp	r3, #0
 800b5ac:	d001      	beq.n	800b5b2 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800b5ae:	2301      	movs	r3, #1
 800b5b0:	e07c      	b.n	800b6ac <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800b5b2:	68fb      	ldr	r3, [r7, #12]
 800b5b4:	681b      	ldr	r3, [r3, #0]
 800b5b6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b5b8:	68fb      	ldr	r3, [r7, #12]
 800b5ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b5bc:	b2d2      	uxtb	r2, r2
 800b5be:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b5c0:	68fb      	ldr	r3, [r7, #12]
 800b5c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b5c4:	1c5a      	adds	r2, r3, #1
 800b5c6:	68fb      	ldr	r3, [r7, #12]
 800b5c8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800b5ca:	68fb      	ldr	r3, [r7, #12]
 800b5cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b5ce:	3b01      	subs	r3, #1
 800b5d0:	b29a      	uxth	r2, r3
 800b5d2:	68fb      	ldr	r3, [r7, #12]
 800b5d4:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800b5d6:	68fb      	ldr	r3, [r7, #12]
 800b5d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b5da:	b29b      	uxth	r3, r3
 800b5dc:	3b01      	subs	r3, #1
 800b5de:	b29a      	uxth	r2, r3
 800b5e0:	68fb      	ldr	r3, [r7, #12]
 800b5e2:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800b5e4:	68fb      	ldr	r3, [r7, #12]
 800b5e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b5e8:	b29b      	uxth	r3, r3
 800b5ea:	2b00      	cmp	r3, #0
 800b5ec:	d034      	beq.n	800b658 <HAL_I2C_Mem_Read+0x1d0>
 800b5ee:	68fb      	ldr	r3, [r7, #12]
 800b5f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b5f2:	2b00      	cmp	r3, #0
 800b5f4:	d130      	bne.n	800b658 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800b5f6:	697b      	ldr	r3, [r7, #20]
 800b5f8:	9300      	str	r3, [sp, #0]
 800b5fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b5fc:	2200      	movs	r2, #0
 800b5fe:	2180      	movs	r1, #128	@ 0x80
 800b600:	68f8      	ldr	r0, [r7, #12]
 800b602:	f000 fa13 	bl	800ba2c <I2C_WaitOnFlagUntilTimeout>
 800b606:	4603      	mov	r3, r0
 800b608:	2b00      	cmp	r3, #0
 800b60a:	d001      	beq.n	800b610 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800b60c:	2301      	movs	r3, #1
 800b60e:	e04d      	b.n	800b6ac <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b610:	68fb      	ldr	r3, [r7, #12]
 800b612:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b614:	b29b      	uxth	r3, r3
 800b616:	2bff      	cmp	r3, #255	@ 0xff
 800b618:	d90e      	bls.n	800b638 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 800b61a:	68fb      	ldr	r3, [r7, #12]
 800b61c:	2201      	movs	r2, #1
 800b61e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800b620:	68fb      	ldr	r3, [r7, #12]
 800b622:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b624:	b2da      	uxtb	r2, r3
 800b626:	8979      	ldrh	r1, [r7, #10]
 800b628:	2300      	movs	r3, #0
 800b62a:	9300      	str	r3, [sp, #0]
 800b62c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800b630:	68f8      	ldr	r0, [r7, #12]
 800b632:	f000 fbbf 	bl	800bdb4 <I2C_TransferConfig>
 800b636:	e00f      	b.n	800b658 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800b638:	68fb      	ldr	r3, [r7, #12]
 800b63a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b63c:	b29a      	uxth	r2, r3
 800b63e:	68fb      	ldr	r3, [r7, #12]
 800b640:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800b642:	68fb      	ldr	r3, [r7, #12]
 800b644:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b646:	b2da      	uxtb	r2, r3
 800b648:	8979      	ldrh	r1, [r7, #10]
 800b64a:	2300      	movs	r3, #0
 800b64c:	9300      	str	r3, [sp, #0]
 800b64e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800b652:	68f8      	ldr	r0, [r7, #12]
 800b654:	f000 fbae 	bl	800bdb4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800b658:	68fb      	ldr	r3, [r7, #12]
 800b65a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b65c:	b29b      	uxth	r3, r3
 800b65e:	2b00      	cmp	r3, #0
 800b660:	d19a      	bne.n	800b598 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b662:	697a      	ldr	r2, [r7, #20]
 800b664:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b666:	68f8      	ldr	r0, [r7, #12]
 800b668:	f000 fa80 	bl	800bb6c <I2C_WaitOnSTOPFlagUntilTimeout>
 800b66c:	4603      	mov	r3, r0
 800b66e:	2b00      	cmp	r3, #0
 800b670:	d001      	beq.n	800b676 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800b672:	2301      	movs	r3, #1
 800b674:	e01a      	b.n	800b6ac <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b676:	68fb      	ldr	r3, [r7, #12]
 800b678:	681b      	ldr	r3, [r3, #0]
 800b67a:	2220      	movs	r2, #32
 800b67c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800b67e:	68fb      	ldr	r3, [r7, #12]
 800b680:	681b      	ldr	r3, [r3, #0]
 800b682:	6859      	ldr	r1, [r3, #4]
 800b684:	68fb      	ldr	r3, [r7, #12]
 800b686:	681a      	ldr	r2, [r3, #0]
 800b688:	4b0b      	ldr	r3, [pc, #44]	@ (800b6b8 <HAL_I2C_Mem_Read+0x230>)
 800b68a:	400b      	ands	r3, r1
 800b68c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800b68e:	68fb      	ldr	r3, [r7, #12]
 800b690:	2220      	movs	r2, #32
 800b692:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800b696:	68fb      	ldr	r3, [r7, #12]
 800b698:	2200      	movs	r2, #0
 800b69a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b69e:	68fb      	ldr	r3, [r7, #12]
 800b6a0:	2200      	movs	r2, #0
 800b6a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800b6a6:	2300      	movs	r3, #0
 800b6a8:	e000      	b.n	800b6ac <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800b6aa:	2302      	movs	r3, #2
  }
}
 800b6ac:	4618      	mov	r0, r3
 800b6ae:	3718      	adds	r7, #24
 800b6b0:	46bd      	mov	sp, r7
 800b6b2:	bd80      	pop	{r7, pc}
 800b6b4:	80002400 	.word	0x80002400
 800b6b8:	fe00e800 	.word	0xfe00e800

0800b6bc <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 800b6bc:	b580      	push	{r7, lr}
 800b6be:	b08a      	sub	sp, #40	@ 0x28
 800b6c0:	af02      	add	r7, sp, #8
 800b6c2:	60f8      	str	r0, [r7, #12]
 800b6c4:	607a      	str	r2, [r7, #4]
 800b6c6:	603b      	str	r3, [r7, #0]
 800b6c8:	460b      	mov	r3, r1
 800b6ca:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 800b6cc:	2300      	movs	r3, #0
 800b6ce:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b6d0:	68fb      	ldr	r3, [r7, #12]
 800b6d2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b6d6:	b2db      	uxtb	r3, r3
 800b6d8:	2b20      	cmp	r3, #32
 800b6da:	f040 80d6 	bne.w	800b88a <HAL_I2C_IsDeviceReady+0x1ce>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800b6de:	68fb      	ldr	r3, [r7, #12]
 800b6e0:	681b      	ldr	r3, [r3, #0]
 800b6e2:	699b      	ldr	r3, [r3, #24]
 800b6e4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b6e8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b6ec:	d101      	bne.n	800b6f2 <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 800b6ee:	2302      	movs	r3, #2
 800b6f0:	e0cc      	b.n	800b88c <HAL_I2C_IsDeviceReady+0x1d0>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b6f2:	68fb      	ldr	r3, [r7, #12]
 800b6f4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b6f8:	2b01      	cmp	r3, #1
 800b6fa:	d101      	bne.n	800b700 <HAL_I2C_IsDeviceReady+0x44>
 800b6fc:	2302      	movs	r3, #2
 800b6fe:	e0c5      	b.n	800b88c <HAL_I2C_IsDeviceReady+0x1d0>
 800b700:	68fb      	ldr	r3, [r7, #12]
 800b702:	2201      	movs	r2, #1
 800b704:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800b708:	68fb      	ldr	r3, [r7, #12]
 800b70a:	2224      	movs	r2, #36	@ 0x24
 800b70c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b710:	68fb      	ldr	r3, [r7, #12]
 800b712:	2200      	movs	r2, #0
 800b714:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 800b716:	68fb      	ldr	r3, [r7, #12]
 800b718:	68db      	ldr	r3, [r3, #12]
 800b71a:	2b01      	cmp	r3, #1
 800b71c:	d107      	bne.n	800b72e <HAL_I2C_IsDeviceReady+0x72>
 800b71e:	897b      	ldrh	r3, [r7, #10]
 800b720:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b724:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800b728:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800b72c:	e006      	b.n	800b73c <HAL_I2C_IsDeviceReady+0x80>
 800b72e:	897b      	ldrh	r3, [r7, #10]
 800b730:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b734:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800b738:	f443 5320 	orr.w	r3, r3, #10240	@ 0x2800
 800b73c:	68fa      	ldr	r2, [r7, #12]
 800b73e:	6812      	ldr	r2, [r2, #0]
 800b740:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 800b742:	f7fd fec3 	bl	80094cc <HAL_GetTick>
 800b746:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 800b748:	68fb      	ldr	r3, [r7, #12]
 800b74a:	681b      	ldr	r3, [r3, #0]
 800b74c:	699b      	ldr	r3, [r3, #24]
 800b74e:	f003 0320 	and.w	r3, r3, #32
 800b752:	2b20      	cmp	r3, #32
 800b754:	bf0c      	ite	eq
 800b756:	2301      	moveq	r3, #1
 800b758:	2300      	movne	r3, #0
 800b75a:	b2db      	uxtb	r3, r3
 800b75c:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800b75e:	68fb      	ldr	r3, [r7, #12]
 800b760:	681b      	ldr	r3, [r3, #0]
 800b762:	699b      	ldr	r3, [r3, #24]
 800b764:	f003 0310 	and.w	r3, r3, #16
 800b768:	2b10      	cmp	r3, #16
 800b76a:	bf0c      	ite	eq
 800b76c:	2301      	moveq	r3, #1
 800b76e:	2300      	movne	r3, #0
 800b770:	b2db      	uxtb	r3, r3
 800b772:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 800b774:	e034      	b.n	800b7e0 <HAL_I2C_IsDeviceReady+0x124>
      {
        if (Timeout != HAL_MAX_DELAY)
 800b776:	683b      	ldr	r3, [r7, #0]
 800b778:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b77c:	d01a      	beq.n	800b7b4 <HAL_I2C_IsDeviceReady+0xf8>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800b77e:	f7fd fea5 	bl	80094cc <HAL_GetTick>
 800b782:	4602      	mov	r2, r0
 800b784:	69bb      	ldr	r3, [r7, #24]
 800b786:	1ad3      	subs	r3, r2, r3
 800b788:	683a      	ldr	r2, [r7, #0]
 800b78a:	429a      	cmp	r2, r3
 800b78c:	d302      	bcc.n	800b794 <HAL_I2C_IsDeviceReady+0xd8>
 800b78e:	683b      	ldr	r3, [r7, #0]
 800b790:	2b00      	cmp	r3, #0
 800b792:	d10f      	bne.n	800b7b4 <HAL_I2C_IsDeviceReady+0xf8>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 800b794:	68fb      	ldr	r3, [r7, #12]
 800b796:	2220      	movs	r2, #32
 800b798:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800b79c:	68fb      	ldr	r3, [r7, #12]
 800b79e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b7a0:	f043 0220 	orr.w	r2, r3, #32
 800b7a4:	68fb      	ldr	r3, [r7, #12]
 800b7a6:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 800b7a8:	68fb      	ldr	r3, [r7, #12]
 800b7aa:	2200      	movs	r2, #0
 800b7ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 800b7b0:	2301      	movs	r3, #1
 800b7b2:	e06b      	b.n	800b88c <HAL_I2C_IsDeviceReady+0x1d0>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 800b7b4:	68fb      	ldr	r3, [r7, #12]
 800b7b6:	681b      	ldr	r3, [r3, #0]
 800b7b8:	699b      	ldr	r3, [r3, #24]
 800b7ba:	f003 0320 	and.w	r3, r3, #32
 800b7be:	2b20      	cmp	r3, #32
 800b7c0:	bf0c      	ite	eq
 800b7c2:	2301      	moveq	r3, #1
 800b7c4:	2300      	movne	r3, #0
 800b7c6:	b2db      	uxtb	r3, r3
 800b7c8:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800b7ca:	68fb      	ldr	r3, [r7, #12]
 800b7cc:	681b      	ldr	r3, [r3, #0]
 800b7ce:	699b      	ldr	r3, [r3, #24]
 800b7d0:	f003 0310 	and.w	r3, r3, #16
 800b7d4:	2b10      	cmp	r3, #16
 800b7d6:	bf0c      	ite	eq
 800b7d8:	2301      	moveq	r3, #1
 800b7da:	2300      	movne	r3, #0
 800b7dc:	b2db      	uxtb	r3, r3
 800b7de:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 800b7e0:	7ffb      	ldrb	r3, [r7, #31]
 800b7e2:	2b00      	cmp	r3, #0
 800b7e4:	d102      	bne.n	800b7ec <HAL_I2C_IsDeviceReady+0x130>
 800b7e6:	7fbb      	ldrb	r3, [r7, #30]
 800b7e8:	2b00      	cmp	r3, #0
 800b7ea:	d0c4      	beq.n	800b776 <HAL_I2C_IsDeviceReady+0xba>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 800b7ec:	68fb      	ldr	r3, [r7, #12]
 800b7ee:	681b      	ldr	r3, [r3, #0]
 800b7f0:	699b      	ldr	r3, [r3, #24]
 800b7f2:	f003 0310 	and.w	r3, r3, #16
 800b7f6:	2b10      	cmp	r3, #16
 800b7f8:	d01a      	beq.n	800b830 <HAL_I2C_IsDeviceReady+0x174>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800b7fa:	69bb      	ldr	r3, [r7, #24]
 800b7fc:	9300      	str	r3, [sp, #0]
 800b7fe:	683b      	ldr	r3, [r7, #0]
 800b800:	2200      	movs	r2, #0
 800b802:	2120      	movs	r1, #32
 800b804:	68f8      	ldr	r0, [r7, #12]
 800b806:	f000 f911 	bl	800ba2c <I2C_WaitOnFlagUntilTimeout>
 800b80a:	4603      	mov	r3, r0
 800b80c:	2b00      	cmp	r3, #0
 800b80e:	d001      	beq.n	800b814 <HAL_I2C_IsDeviceReady+0x158>
        {
          return HAL_ERROR;
 800b810:	2301      	movs	r3, #1
 800b812:	e03b      	b.n	800b88c <HAL_I2C_IsDeviceReady+0x1d0>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b814:	68fb      	ldr	r3, [r7, #12]
 800b816:	681b      	ldr	r3, [r3, #0]
 800b818:	2220      	movs	r2, #32
 800b81a:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 800b81c:	68fb      	ldr	r3, [r7, #12]
 800b81e:	2220      	movs	r2, #32
 800b820:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800b824:	68fb      	ldr	r3, [r7, #12]
 800b826:	2200      	movs	r2, #0
 800b828:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_OK;
 800b82c:	2300      	movs	r3, #0
 800b82e:	e02d      	b.n	800b88c <HAL_I2C_IsDeviceReady+0x1d0>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800b830:	69bb      	ldr	r3, [r7, #24]
 800b832:	9300      	str	r3, [sp, #0]
 800b834:	683b      	ldr	r3, [r7, #0]
 800b836:	2200      	movs	r2, #0
 800b838:	2120      	movs	r1, #32
 800b83a:	68f8      	ldr	r0, [r7, #12]
 800b83c:	f000 f8f6 	bl	800ba2c <I2C_WaitOnFlagUntilTimeout>
 800b840:	4603      	mov	r3, r0
 800b842:	2b00      	cmp	r3, #0
 800b844:	d001      	beq.n	800b84a <HAL_I2C_IsDeviceReady+0x18e>
        {
          return HAL_ERROR;
 800b846:	2301      	movs	r3, #1
 800b848:	e020      	b.n	800b88c <HAL_I2C_IsDeviceReady+0x1d0>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b84a:	68fb      	ldr	r3, [r7, #12]
 800b84c:	681b      	ldr	r3, [r3, #0]
 800b84e:	2210      	movs	r2, #16
 800b850:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b852:	68fb      	ldr	r3, [r7, #12]
 800b854:	681b      	ldr	r3, [r3, #0]
 800b856:	2220      	movs	r2, #32
 800b858:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 800b85a:	697b      	ldr	r3, [r7, #20]
 800b85c:	3301      	adds	r3, #1
 800b85e:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 800b860:	697b      	ldr	r3, [r7, #20]
 800b862:	687a      	ldr	r2, [r7, #4]
 800b864:	429a      	cmp	r2, r3
 800b866:	f63f af56 	bhi.w	800b716 <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 800b86a:	68fb      	ldr	r3, [r7, #12]
 800b86c:	2220      	movs	r2, #32
 800b86e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800b872:	68fb      	ldr	r3, [r7, #12]
 800b874:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b876:	f043 0220 	orr.w	r2, r3, #32
 800b87a:	68fb      	ldr	r3, [r7, #12]
 800b87c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b87e:	68fb      	ldr	r3, [r7, #12]
 800b880:	2200      	movs	r2, #0
 800b882:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 800b886:	2301      	movs	r3, #1
 800b888:	e000      	b.n	800b88c <HAL_I2C_IsDeviceReady+0x1d0>
  }
  else
  {
    return HAL_BUSY;
 800b88a:	2302      	movs	r3, #2
  }
}
 800b88c:	4618      	mov	r0, r3
 800b88e:	3720      	adds	r7, #32
 800b890:	46bd      	mov	sp, r7
 800b892:	bd80      	pop	{r7, pc}

0800b894 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800b894:	b580      	push	{r7, lr}
 800b896:	b086      	sub	sp, #24
 800b898:	af02      	add	r7, sp, #8
 800b89a:	60f8      	str	r0, [r7, #12]
 800b89c:	4608      	mov	r0, r1
 800b89e:	4611      	mov	r1, r2
 800b8a0:	461a      	mov	r2, r3
 800b8a2:	4603      	mov	r3, r0
 800b8a4:	817b      	strh	r3, [r7, #10]
 800b8a6:	460b      	mov	r3, r1
 800b8a8:	813b      	strh	r3, [r7, #8]
 800b8aa:	4613      	mov	r3, r2
 800b8ac:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800b8ae:	88fb      	ldrh	r3, [r7, #6]
 800b8b0:	b2da      	uxtb	r2, r3
 800b8b2:	8979      	ldrh	r1, [r7, #10]
 800b8b4:	4b20      	ldr	r3, [pc, #128]	@ (800b938 <I2C_RequestMemoryWrite+0xa4>)
 800b8b6:	9300      	str	r3, [sp, #0]
 800b8b8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800b8bc:	68f8      	ldr	r0, [r7, #12]
 800b8be:	f000 fa79 	bl	800bdb4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800b8c2:	69fa      	ldr	r2, [r7, #28]
 800b8c4:	69b9      	ldr	r1, [r7, #24]
 800b8c6:	68f8      	ldr	r0, [r7, #12]
 800b8c8:	f000 f909 	bl	800bade <I2C_WaitOnTXISFlagUntilTimeout>
 800b8cc:	4603      	mov	r3, r0
 800b8ce:	2b00      	cmp	r3, #0
 800b8d0:	d001      	beq.n	800b8d6 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800b8d2:	2301      	movs	r3, #1
 800b8d4:	e02c      	b.n	800b930 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800b8d6:	88fb      	ldrh	r3, [r7, #6]
 800b8d8:	2b01      	cmp	r3, #1
 800b8da:	d105      	bne.n	800b8e8 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800b8dc:	893b      	ldrh	r3, [r7, #8]
 800b8de:	b2da      	uxtb	r2, r3
 800b8e0:	68fb      	ldr	r3, [r7, #12]
 800b8e2:	681b      	ldr	r3, [r3, #0]
 800b8e4:	629a      	str	r2, [r3, #40]	@ 0x28
 800b8e6:	e015      	b.n	800b914 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800b8e8:	893b      	ldrh	r3, [r7, #8]
 800b8ea:	0a1b      	lsrs	r3, r3, #8
 800b8ec:	b29b      	uxth	r3, r3
 800b8ee:	b2da      	uxtb	r2, r3
 800b8f0:	68fb      	ldr	r3, [r7, #12]
 800b8f2:	681b      	ldr	r3, [r3, #0]
 800b8f4:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800b8f6:	69fa      	ldr	r2, [r7, #28]
 800b8f8:	69b9      	ldr	r1, [r7, #24]
 800b8fa:	68f8      	ldr	r0, [r7, #12]
 800b8fc:	f000 f8ef 	bl	800bade <I2C_WaitOnTXISFlagUntilTimeout>
 800b900:	4603      	mov	r3, r0
 800b902:	2b00      	cmp	r3, #0
 800b904:	d001      	beq.n	800b90a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800b906:	2301      	movs	r3, #1
 800b908:	e012      	b.n	800b930 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800b90a:	893b      	ldrh	r3, [r7, #8]
 800b90c:	b2da      	uxtb	r2, r3
 800b90e:	68fb      	ldr	r3, [r7, #12]
 800b910:	681b      	ldr	r3, [r3, #0]
 800b912:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800b914:	69fb      	ldr	r3, [r7, #28]
 800b916:	9300      	str	r3, [sp, #0]
 800b918:	69bb      	ldr	r3, [r7, #24]
 800b91a:	2200      	movs	r2, #0
 800b91c:	2180      	movs	r1, #128	@ 0x80
 800b91e:	68f8      	ldr	r0, [r7, #12]
 800b920:	f000 f884 	bl	800ba2c <I2C_WaitOnFlagUntilTimeout>
 800b924:	4603      	mov	r3, r0
 800b926:	2b00      	cmp	r3, #0
 800b928:	d001      	beq.n	800b92e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800b92a:	2301      	movs	r3, #1
 800b92c:	e000      	b.n	800b930 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800b92e:	2300      	movs	r3, #0
}
 800b930:	4618      	mov	r0, r3
 800b932:	3710      	adds	r7, #16
 800b934:	46bd      	mov	sp, r7
 800b936:	bd80      	pop	{r7, pc}
 800b938:	80002000 	.word	0x80002000

0800b93c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800b93c:	b580      	push	{r7, lr}
 800b93e:	b086      	sub	sp, #24
 800b940:	af02      	add	r7, sp, #8
 800b942:	60f8      	str	r0, [r7, #12]
 800b944:	4608      	mov	r0, r1
 800b946:	4611      	mov	r1, r2
 800b948:	461a      	mov	r2, r3
 800b94a:	4603      	mov	r3, r0
 800b94c:	817b      	strh	r3, [r7, #10]
 800b94e:	460b      	mov	r3, r1
 800b950:	813b      	strh	r3, [r7, #8]
 800b952:	4613      	mov	r3, r2
 800b954:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800b956:	88fb      	ldrh	r3, [r7, #6]
 800b958:	b2da      	uxtb	r2, r3
 800b95a:	8979      	ldrh	r1, [r7, #10]
 800b95c:	4b20      	ldr	r3, [pc, #128]	@ (800b9e0 <I2C_RequestMemoryRead+0xa4>)
 800b95e:	9300      	str	r3, [sp, #0]
 800b960:	2300      	movs	r3, #0
 800b962:	68f8      	ldr	r0, [r7, #12]
 800b964:	f000 fa26 	bl	800bdb4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800b968:	69fa      	ldr	r2, [r7, #28]
 800b96a:	69b9      	ldr	r1, [r7, #24]
 800b96c:	68f8      	ldr	r0, [r7, #12]
 800b96e:	f000 f8b6 	bl	800bade <I2C_WaitOnTXISFlagUntilTimeout>
 800b972:	4603      	mov	r3, r0
 800b974:	2b00      	cmp	r3, #0
 800b976:	d001      	beq.n	800b97c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800b978:	2301      	movs	r3, #1
 800b97a:	e02c      	b.n	800b9d6 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800b97c:	88fb      	ldrh	r3, [r7, #6]
 800b97e:	2b01      	cmp	r3, #1
 800b980:	d105      	bne.n	800b98e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800b982:	893b      	ldrh	r3, [r7, #8]
 800b984:	b2da      	uxtb	r2, r3
 800b986:	68fb      	ldr	r3, [r7, #12]
 800b988:	681b      	ldr	r3, [r3, #0]
 800b98a:	629a      	str	r2, [r3, #40]	@ 0x28
 800b98c:	e015      	b.n	800b9ba <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800b98e:	893b      	ldrh	r3, [r7, #8]
 800b990:	0a1b      	lsrs	r3, r3, #8
 800b992:	b29b      	uxth	r3, r3
 800b994:	b2da      	uxtb	r2, r3
 800b996:	68fb      	ldr	r3, [r7, #12]
 800b998:	681b      	ldr	r3, [r3, #0]
 800b99a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800b99c:	69fa      	ldr	r2, [r7, #28]
 800b99e:	69b9      	ldr	r1, [r7, #24]
 800b9a0:	68f8      	ldr	r0, [r7, #12]
 800b9a2:	f000 f89c 	bl	800bade <I2C_WaitOnTXISFlagUntilTimeout>
 800b9a6:	4603      	mov	r3, r0
 800b9a8:	2b00      	cmp	r3, #0
 800b9aa:	d001      	beq.n	800b9b0 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800b9ac:	2301      	movs	r3, #1
 800b9ae:	e012      	b.n	800b9d6 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800b9b0:	893b      	ldrh	r3, [r7, #8]
 800b9b2:	b2da      	uxtb	r2, r3
 800b9b4:	68fb      	ldr	r3, [r7, #12]
 800b9b6:	681b      	ldr	r3, [r3, #0]
 800b9b8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800b9ba:	69fb      	ldr	r3, [r7, #28]
 800b9bc:	9300      	str	r3, [sp, #0]
 800b9be:	69bb      	ldr	r3, [r7, #24]
 800b9c0:	2200      	movs	r2, #0
 800b9c2:	2140      	movs	r1, #64	@ 0x40
 800b9c4:	68f8      	ldr	r0, [r7, #12]
 800b9c6:	f000 f831 	bl	800ba2c <I2C_WaitOnFlagUntilTimeout>
 800b9ca:	4603      	mov	r3, r0
 800b9cc:	2b00      	cmp	r3, #0
 800b9ce:	d001      	beq.n	800b9d4 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800b9d0:	2301      	movs	r3, #1
 800b9d2:	e000      	b.n	800b9d6 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800b9d4:	2300      	movs	r3, #0
}
 800b9d6:	4618      	mov	r0, r3
 800b9d8:	3710      	adds	r7, #16
 800b9da:	46bd      	mov	sp, r7
 800b9dc:	bd80      	pop	{r7, pc}
 800b9de:	bf00      	nop
 800b9e0:	80002000 	.word	0x80002000

0800b9e4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800b9e4:	b480      	push	{r7}
 800b9e6:	b083      	sub	sp, #12
 800b9e8:	af00      	add	r7, sp, #0
 800b9ea:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800b9ec:	687b      	ldr	r3, [r7, #4]
 800b9ee:	681b      	ldr	r3, [r3, #0]
 800b9f0:	699b      	ldr	r3, [r3, #24]
 800b9f2:	f003 0302 	and.w	r3, r3, #2
 800b9f6:	2b02      	cmp	r3, #2
 800b9f8:	d103      	bne.n	800ba02 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800b9fa:	687b      	ldr	r3, [r7, #4]
 800b9fc:	681b      	ldr	r3, [r3, #0]
 800b9fe:	2200      	movs	r2, #0
 800ba00:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800ba02:	687b      	ldr	r3, [r7, #4]
 800ba04:	681b      	ldr	r3, [r3, #0]
 800ba06:	699b      	ldr	r3, [r3, #24]
 800ba08:	f003 0301 	and.w	r3, r3, #1
 800ba0c:	2b01      	cmp	r3, #1
 800ba0e:	d007      	beq.n	800ba20 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	681b      	ldr	r3, [r3, #0]
 800ba14:	699a      	ldr	r2, [r3, #24]
 800ba16:	687b      	ldr	r3, [r7, #4]
 800ba18:	681b      	ldr	r3, [r3, #0]
 800ba1a:	f042 0201 	orr.w	r2, r2, #1
 800ba1e:	619a      	str	r2, [r3, #24]
  }
}
 800ba20:	bf00      	nop
 800ba22:	370c      	adds	r7, #12
 800ba24:	46bd      	mov	sp, r7
 800ba26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba2a:	4770      	bx	lr

0800ba2c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800ba2c:	b580      	push	{r7, lr}
 800ba2e:	b084      	sub	sp, #16
 800ba30:	af00      	add	r7, sp, #0
 800ba32:	60f8      	str	r0, [r7, #12]
 800ba34:	60b9      	str	r1, [r7, #8]
 800ba36:	603b      	str	r3, [r7, #0]
 800ba38:	4613      	mov	r3, r2
 800ba3a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800ba3c:	e03b      	b.n	800bab6 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800ba3e:	69ba      	ldr	r2, [r7, #24]
 800ba40:	6839      	ldr	r1, [r7, #0]
 800ba42:	68f8      	ldr	r0, [r7, #12]
 800ba44:	f000 f8d6 	bl	800bbf4 <I2C_IsErrorOccurred>
 800ba48:	4603      	mov	r3, r0
 800ba4a:	2b00      	cmp	r3, #0
 800ba4c:	d001      	beq.n	800ba52 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800ba4e:	2301      	movs	r3, #1
 800ba50:	e041      	b.n	800bad6 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ba52:	683b      	ldr	r3, [r7, #0]
 800ba54:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800ba58:	d02d      	beq.n	800bab6 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ba5a:	f7fd fd37 	bl	80094cc <HAL_GetTick>
 800ba5e:	4602      	mov	r2, r0
 800ba60:	69bb      	ldr	r3, [r7, #24]
 800ba62:	1ad3      	subs	r3, r2, r3
 800ba64:	683a      	ldr	r2, [r7, #0]
 800ba66:	429a      	cmp	r2, r3
 800ba68:	d302      	bcc.n	800ba70 <I2C_WaitOnFlagUntilTimeout+0x44>
 800ba6a:	683b      	ldr	r3, [r7, #0]
 800ba6c:	2b00      	cmp	r3, #0
 800ba6e:	d122      	bne.n	800bab6 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800ba70:	68fb      	ldr	r3, [r7, #12]
 800ba72:	681b      	ldr	r3, [r3, #0]
 800ba74:	699a      	ldr	r2, [r3, #24]
 800ba76:	68bb      	ldr	r3, [r7, #8]
 800ba78:	4013      	ands	r3, r2
 800ba7a:	68ba      	ldr	r2, [r7, #8]
 800ba7c:	429a      	cmp	r2, r3
 800ba7e:	bf0c      	ite	eq
 800ba80:	2301      	moveq	r3, #1
 800ba82:	2300      	movne	r3, #0
 800ba84:	b2db      	uxtb	r3, r3
 800ba86:	461a      	mov	r2, r3
 800ba88:	79fb      	ldrb	r3, [r7, #7]
 800ba8a:	429a      	cmp	r2, r3
 800ba8c:	d113      	bne.n	800bab6 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800ba8e:	68fb      	ldr	r3, [r7, #12]
 800ba90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ba92:	f043 0220 	orr.w	r2, r3, #32
 800ba96:	68fb      	ldr	r3, [r7, #12]
 800ba98:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800ba9a:	68fb      	ldr	r3, [r7, #12]
 800ba9c:	2220      	movs	r2, #32
 800ba9e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800baa2:	68fb      	ldr	r3, [r7, #12]
 800baa4:	2200      	movs	r2, #0
 800baa6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800baaa:	68fb      	ldr	r3, [r7, #12]
 800baac:	2200      	movs	r2, #0
 800baae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800bab2:	2301      	movs	r3, #1
 800bab4:	e00f      	b.n	800bad6 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800bab6:	68fb      	ldr	r3, [r7, #12]
 800bab8:	681b      	ldr	r3, [r3, #0]
 800baba:	699a      	ldr	r2, [r3, #24]
 800babc:	68bb      	ldr	r3, [r7, #8]
 800babe:	4013      	ands	r3, r2
 800bac0:	68ba      	ldr	r2, [r7, #8]
 800bac2:	429a      	cmp	r2, r3
 800bac4:	bf0c      	ite	eq
 800bac6:	2301      	moveq	r3, #1
 800bac8:	2300      	movne	r3, #0
 800baca:	b2db      	uxtb	r3, r3
 800bacc:	461a      	mov	r2, r3
 800bace:	79fb      	ldrb	r3, [r7, #7]
 800bad0:	429a      	cmp	r2, r3
 800bad2:	d0b4      	beq.n	800ba3e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800bad4:	2300      	movs	r3, #0
}
 800bad6:	4618      	mov	r0, r3
 800bad8:	3710      	adds	r7, #16
 800bada:	46bd      	mov	sp, r7
 800badc:	bd80      	pop	{r7, pc}

0800bade <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800bade:	b580      	push	{r7, lr}
 800bae0:	b084      	sub	sp, #16
 800bae2:	af00      	add	r7, sp, #0
 800bae4:	60f8      	str	r0, [r7, #12]
 800bae6:	60b9      	str	r1, [r7, #8]
 800bae8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800baea:	e033      	b.n	800bb54 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800baec:	687a      	ldr	r2, [r7, #4]
 800baee:	68b9      	ldr	r1, [r7, #8]
 800baf0:	68f8      	ldr	r0, [r7, #12]
 800baf2:	f000 f87f 	bl	800bbf4 <I2C_IsErrorOccurred>
 800baf6:	4603      	mov	r3, r0
 800baf8:	2b00      	cmp	r3, #0
 800bafa:	d001      	beq.n	800bb00 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800bafc:	2301      	movs	r3, #1
 800bafe:	e031      	b.n	800bb64 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800bb00:	68bb      	ldr	r3, [r7, #8]
 800bb02:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800bb06:	d025      	beq.n	800bb54 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bb08:	f7fd fce0 	bl	80094cc <HAL_GetTick>
 800bb0c:	4602      	mov	r2, r0
 800bb0e:	687b      	ldr	r3, [r7, #4]
 800bb10:	1ad3      	subs	r3, r2, r3
 800bb12:	68ba      	ldr	r2, [r7, #8]
 800bb14:	429a      	cmp	r2, r3
 800bb16:	d302      	bcc.n	800bb1e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800bb18:	68bb      	ldr	r3, [r7, #8]
 800bb1a:	2b00      	cmp	r3, #0
 800bb1c:	d11a      	bne.n	800bb54 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800bb1e:	68fb      	ldr	r3, [r7, #12]
 800bb20:	681b      	ldr	r3, [r3, #0]
 800bb22:	699b      	ldr	r3, [r3, #24]
 800bb24:	f003 0302 	and.w	r3, r3, #2
 800bb28:	2b02      	cmp	r3, #2
 800bb2a:	d013      	beq.n	800bb54 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800bb2c:	68fb      	ldr	r3, [r7, #12]
 800bb2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bb30:	f043 0220 	orr.w	r2, r3, #32
 800bb34:	68fb      	ldr	r3, [r7, #12]
 800bb36:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800bb38:	68fb      	ldr	r3, [r7, #12]
 800bb3a:	2220      	movs	r2, #32
 800bb3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800bb40:	68fb      	ldr	r3, [r7, #12]
 800bb42:	2200      	movs	r2, #0
 800bb44:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800bb48:	68fb      	ldr	r3, [r7, #12]
 800bb4a:	2200      	movs	r2, #0
 800bb4c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800bb50:	2301      	movs	r3, #1
 800bb52:	e007      	b.n	800bb64 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800bb54:	68fb      	ldr	r3, [r7, #12]
 800bb56:	681b      	ldr	r3, [r3, #0]
 800bb58:	699b      	ldr	r3, [r3, #24]
 800bb5a:	f003 0302 	and.w	r3, r3, #2
 800bb5e:	2b02      	cmp	r3, #2
 800bb60:	d1c4      	bne.n	800baec <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800bb62:	2300      	movs	r3, #0
}
 800bb64:	4618      	mov	r0, r3
 800bb66:	3710      	adds	r7, #16
 800bb68:	46bd      	mov	sp, r7
 800bb6a:	bd80      	pop	{r7, pc}

0800bb6c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800bb6c:	b580      	push	{r7, lr}
 800bb6e:	b084      	sub	sp, #16
 800bb70:	af00      	add	r7, sp, #0
 800bb72:	60f8      	str	r0, [r7, #12]
 800bb74:	60b9      	str	r1, [r7, #8]
 800bb76:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800bb78:	e02f      	b.n	800bbda <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800bb7a:	687a      	ldr	r2, [r7, #4]
 800bb7c:	68b9      	ldr	r1, [r7, #8]
 800bb7e:	68f8      	ldr	r0, [r7, #12]
 800bb80:	f000 f838 	bl	800bbf4 <I2C_IsErrorOccurred>
 800bb84:	4603      	mov	r3, r0
 800bb86:	2b00      	cmp	r3, #0
 800bb88:	d001      	beq.n	800bb8e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800bb8a:	2301      	movs	r3, #1
 800bb8c:	e02d      	b.n	800bbea <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bb8e:	f7fd fc9d 	bl	80094cc <HAL_GetTick>
 800bb92:	4602      	mov	r2, r0
 800bb94:	687b      	ldr	r3, [r7, #4]
 800bb96:	1ad3      	subs	r3, r2, r3
 800bb98:	68ba      	ldr	r2, [r7, #8]
 800bb9a:	429a      	cmp	r2, r3
 800bb9c:	d302      	bcc.n	800bba4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800bb9e:	68bb      	ldr	r3, [r7, #8]
 800bba0:	2b00      	cmp	r3, #0
 800bba2:	d11a      	bne.n	800bbda <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800bba4:	68fb      	ldr	r3, [r7, #12]
 800bba6:	681b      	ldr	r3, [r3, #0]
 800bba8:	699b      	ldr	r3, [r3, #24]
 800bbaa:	f003 0320 	and.w	r3, r3, #32
 800bbae:	2b20      	cmp	r3, #32
 800bbb0:	d013      	beq.n	800bbda <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800bbb2:	68fb      	ldr	r3, [r7, #12]
 800bbb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bbb6:	f043 0220 	orr.w	r2, r3, #32
 800bbba:	68fb      	ldr	r3, [r7, #12]
 800bbbc:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800bbbe:	68fb      	ldr	r3, [r7, #12]
 800bbc0:	2220      	movs	r2, #32
 800bbc2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800bbc6:	68fb      	ldr	r3, [r7, #12]
 800bbc8:	2200      	movs	r2, #0
 800bbca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800bbce:	68fb      	ldr	r3, [r7, #12]
 800bbd0:	2200      	movs	r2, #0
 800bbd2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800bbd6:	2301      	movs	r3, #1
 800bbd8:	e007      	b.n	800bbea <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800bbda:	68fb      	ldr	r3, [r7, #12]
 800bbdc:	681b      	ldr	r3, [r3, #0]
 800bbde:	699b      	ldr	r3, [r3, #24]
 800bbe0:	f003 0320 	and.w	r3, r3, #32
 800bbe4:	2b20      	cmp	r3, #32
 800bbe6:	d1c8      	bne.n	800bb7a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800bbe8:	2300      	movs	r3, #0
}
 800bbea:	4618      	mov	r0, r3
 800bbec:	3710      	adds	r7, #16
 800bbee:	46bd      	mov	sp, r7
 800bbf0:	bd80      	pop	{r7, pc}
	...

0800bbf4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800bbf4:	b580      	push	{r7, lr}
 800bbf6:	b08a      	sub	sp, #40	@ 0x28
 800bbf8:	af00      	add	r7, sp, #0
 800bbfa:	60f8      	str	r0, [r7, #12]
 800bbfc:	60b9      	str	r1, [r7, #8]
 800bbfe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800bc00:	2300      	movs	r3, #0
 800bc02:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800bc06:	68fb      	ldr	r3, [r7, #12]
 800bc08:	681b      	ldr	r3, [r3, #0]
 800bc0a:	699b      	ldr	r3, [r3, #24]
 800bc0c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800bc0e:	2300      	movs	r3, #0
 800bc10:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800bc12:	687b      	ldr	r3, [r7, #4]
 800bc14:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800bc16:	69bb      	ldr	r3, [r7, #24]
 800bc18:	f003 0310 	and.w	r3, r3, #16
 800bc1c:	2b00      	cmp	r3, #0
 800bc1e:	d068      	beq.n	800bcf2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800bc20:	68fb      	ldr	r3, [r7, #12]
 800bc22:	681b      	ldr	r3, [r3, #0]
 800bc24:	2210      	movs	r2, #16
 800bc26:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800bc28:	e049      	b.n	800bcbe <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800bc2a:	68bb      	ldr	r3, [r7, #8]
 800bc2c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800bc30:	d045      	beq.n	800bcbe <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800bc32:	f7fd fc4b 	bl	80094cc <HAL_GetTick>
 800bc36:	4602      	mov	r2, r0
 800bc38:	69fb      	ldr	r3, [r7, #28]
 800bc3a:	1ad3      	subs	r3, r2, r3
 800bc3c:	68ba      	ldr	r2, [r7, #8]
 800bc3e:	429a      	cmp	r2, r3
 800bc40:	d302      	bcc.n	800bc48 <I2C_IsErrorOccurred+0x54>
 800bc42:	68bb      	ldr	r3, [r7, #8]
 800bc44:	2b00      	cmp	r3, #0
 800bc46:	d13a      	bne.n	800bcbe <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800bc48:	68fb      	ldr	r3, [r7, #12]
 800bc4a:	681b      	ldr	r3, [r3, #0]
 800bc4c:	685b      	ldr	r3, [r3, #4]
 800bc4e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800bc52:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800bc54:	68fb      	ldr	r3, [r7, #12]
 800bc56:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800bc5a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800bc5c:	68fb      	ldr	r3, [r7, #12]
 800bc5e:	681b      	ldr	r3, [r3, #0]
 800bc60:	699b      	ldr	r3, [r3, #24]
 800bc62:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800bc66:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800bc6a:	d121      	bne.n	800bcb0 <I2C_IsErrorOccurred+0xbc>
 800bc6c:	697b      	ldr	r3, [r7, #20]
 800bc6e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800bc72:	d01d      	beq.n	800bcb0 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800bc74:	7cfb      	ldrb	r3, [r7, #19]
 800bc76:	2b20      	cmp	r3, #32
 800bc78:	d01a      	beq.n	800bcb0 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800bc7a:	68fb      	ldr	r3, [r7, #12]
 800bc7c:	681b      	ldr	r3, [r3, #0]
 800bc7e:	685a      	ldr	r2, [r3, #4]
 800bc80:	68fb      	ldr	r3, [r7, #12]
 800bc82:	681b      	ldr	r3, [r3, #0]
 800bc84:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800bc88:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800bc8a:	f7fd fc1f 	bl	80094cc <HAL_GetTick>
 800bc8e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800bc90:	e00e      	b.n	800bcb0 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800bc92:	f7fd fc1b 	bl	80094cc <HAL_GetTick>
 800bc96:	4602      	mov	r2, r0
 800bc98:	69fb      	ldr	r3, [r7, #28]
 800bc9a:	1ad3      	subs	r3, r2, r3
 800bc9c:	2b19      	cmp	r3, #25
 800bc9e:	d907      	bls.n	800bcb0 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800bca0:	6a3b      	ldr	r3, [r7, #32]
 800bca2:	f043 0320 	orr.w	r3, r3, #32
 800bca6:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800bca8:	2301      	movs	r3, #1
 800bcaa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800bcae:	e006      	b.n	800bcbe <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800bcb0:	68fb      	ldr	r3, [r7, #12]
 800bcb2:	681b      	ldr	r3, [r3, #0]
 800bcb4:	699b      	ldr	r3, [r3, #24]
 800bcb6:	f003 0320 	and.w	r3, r3, #32
 800bcba:	2b20      	cmp	r3, #32
 800bcbc:	d1e9      	bne.n	800bc92 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800bcbe:	68fb      	ldr	r3, [r7, #12]
 800bcc0:	681b      	ldr	r3, [r3, #0]
 800bcc2:	699b      	ldr	r3, [r3, #24]
 800bcc4:	f003 0320 	and.w	r3, r3, #32
 800bcc8:	2b20      	cmp	r3, #32
 800bcca:	d003      	beq.n	800bcd4 <I2C_IsErrorOccurred+0xe0>
 800bccc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bcd0:	2b00      	cmp	r3, #0
 800bcd2:	d0aa      	beq.n	800bc2a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800bcd4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bcd8:	2b00      	cmp	r3, #0
 800bcda:	d103      	bne.n	800bce4 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800bcdc:	68fb      	ldr	r3, [r7, #12]
 800bcde:	681b      	ldr	r3, [r3, #0]
 800bce0:	2220      	movs	r2, #32
 800bce2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800bce4:	6a3b      	ldr	r3, [r7, #32]
 800bce6:	f043 0304 	orr.w	r3, r3, #4
 800bcea:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800bcec:	2301      	movs	r3, #1
 800bcee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800bcf2:	68fb      	ldr	r3, [r7, #12]
 800bcf4:	681b      	ldr	r3, [r3, #0]
 800bcf6:	699b      	ldr	r3, [r3, #24]
 800bcf8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800bcfa:	69bb      	ldr	r3, [r7, #24]
 800bcfc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bd00:	2b00      	cmp	r3, #0
 800bd02:	d00b      	beq.n	800bd1c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800bd04:	6a3b      	ldr	r3, [r7, #32]
 800bd06:	f043 0301 	orr.w	r3, r3, #1
 800bd0a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800bd0c:	68fb      	ldr	r3, [r7, #12]
 800bd0e:	681b      	ldr	r3, [r3, #0]
 800bd10:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800bd14:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800bd16:	2301      	movs	r3, #1
 800bd18:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800bd1c:	69bb      	ldr	r3, [r7, #24]
 800bd1e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800bd22:	2b00      	cmp	r3, #0
 800bd24:	d00b      	beq.n	800bd3e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800bd26:	6a3b      	ldr	r3, [r7, #32]
 800bd28:	f043 0308 	orr.w	r3, r3, #8
 800bd2c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800bd2e:	68fb      	ldr	r3, [r7, #12]
 800bd30:	681b      	ldr	r3, [r3, #0]
 800bd32:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800bd36:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800bd38:	2301      	movs	r3, #1
 800bd3a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800bd3e:	69bb      	ldr	r3, [r7, #24]
 800bd40:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800bd44:	2b00      	cmp	r3, #0
 800bd46:	d00b      	beq.n	800bd60 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800bd48:	6a3b      	ldr	r3, [r7, #32]
 800bd4a:	f043 0302 	orr.w	r3, r3, #2
 800bd4e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800bd50:	68fb      	ldr	r3, [r7, #12]
 800bd52:	681b      	ldr	r3, [r3, #0]
 800bd54:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800bd58:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800bd5a:	2301      	movs	r3, #1
 800bd5c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800bd60:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bd64:	2b00      	cmp	r3, #0
 800bd66:	d01c      	beq.n	800bda2 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800bd68:	68f8      	ldr	r0, [r7, #12]
 800bd6a:	f7ff fe3b 	bl	800b9e4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800bd6e:	68fb      	ldr	r3, [r7, #12]
 800bd70:	681b      	ldr	r3, [r3, #0]
 800bd72:	6859      	ldr	r1, [r3, #4]
 800bd74:	68fb      	ldr	r3, [r7, #12]
 800bd76:	681a      	ldr	r2, [r3, #0]
 800bd78:	4b0d      	ldr	r3, [pc, #52]	@ (800bdb0 <I2C_IsErrorOccurred+0x1bc>)
 800bd7a:	400b      	ands	r3, r1
 800bd7c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800bd7e:	68fb      	ldr	r3, [r7, #12]
 800bd80:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800bd82:	6a3b      	ldr	r3, [r7, #32]
 800bd84:	431a      	orrs	r2, r3
 800bd86:	68fb      	ldr	r3, [r7, #12]
 800bd88:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800bd8a:	68fb      	ldr	r3, [r7, #12]
 800bd8c:	2220      	movs	r2, #32
 800bd8e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800bd92:	68fb      	ldr	r3, [r7, #12]
 800bd94:	2200      	movs	r2, #0
 800bd96:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800bd9a:	68fb      	ldr	r3, [r7, #12]
 800bd9c:	2200      	movs	r2, #0
 800bd9e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800bda2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800bda6:	4618      	mov	r0, r3
 800bda8:	3728      	adds	r7, #40	@ 0x28
 800bdaa:	46bd      	mov	sp, r7
 800bdac:	bd80      	pop	{r7, pc}
 800bdae:	bf00      	nop
 800bdb0:	fe00e800 	.word	0xfe00e800

0800bdb4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800bdb4:	b480      	push	{r7}
 800bdb6:	b087      	sub	sp, #28
 800bdb8:	af00      	add	r7, sp, #0
 800bdba:	60f8      	str	r0, [r7, #12]
 800bdbc:	607b      	str	r3, [r7, #4]
 800bdbe:	460b      	mov	r3, r1
 800bdc0:	817b      	strh	r3, [r7, #10]
 800bdc2:	4613      	mov	r3, r2
 800bdc4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800bdc6:	897b      	ldrh	r3, [r7, #10]
 800bdc8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800bdcc:	7a7b      	ldrb	r3, [r7, #9]
 800bdce:	041b      	lsls	r3, r3, #16
 800bdd0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800bdd4:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800bdd6:	687b      	ldr	r3, [r7, #4]
 800bdd8:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800bdda:	6a3b      	ldr	r3, [r7, #32]
 800bddc:	4313      	orrs	r3, r2
 800bdde:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800bde2:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800bde4:	68fb      	ldr	r3, [r7, #12]
 800bde6:	681b      	ldr	r3, [r3, #0]
 800bde8:	685a      	ldr	r2, [r3, #4]
 800bdea:	6a3b      	ldr	r3, [r7, #32]
 800bdec:	0d5b      	lsrs	r3, r3, #21
 800bdee:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800bdf2:	4b08      	ldr	r3, [pc, #32]	@ (800be14 <I2C_TransferConfig+0x60>)
 800bdf4:	430b      	orrs	r3, r1
 800bdf6:	43db      	mvns	r3, r3
 800bdf8:	ea02 0103 	and.w	r1, r2, r3
 800bdfc:	68fb      	ldr	r3, [r7, #12]
 800bdfe:	681b      	ldr	r3, [r3, #0]
 800be00:	697a      	ldr	r2, [r7, #20]
 800be02:	430a      	orrs	r2, r1
 800be04:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800be06:	bf00      	nop
 800be08:	371c      	adds	r7, #28
 800be0a:	46bd      	mov	sp, r7
 800be0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be10:	4770      	bx	lr
 800be12:	bf00      	nop
 800be14:	03ff63ff 	.word	0x03ff63ff

0800be18 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800be18:	b480      	push	{r7}
 800be1a:	b083      	sub	sp, #12
 800be1c:	af00      	add	r7, sp, #0
 800be1e:	6078      	str	r0, [r7, #4]
 800be20:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800be28:	b2db      	uxtb	r3, r3
 800be2a:	2b20      	cmp	r3, #32
 800be2c:	d138      	bne.n	800bea0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800be2e:	687b      	ldr	r3, [r7, #4]
 800be30:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800be34:	2b01      	cmp	r3, #1
 800be36:	d101      	bne.n	800be3c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800be38:	2302      	movs	r3, #2
 800be3a:	e032      	b.n	800bea2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800be3c:	687b      	ldr	r3, [r7, #4]
 800be3e:	2201      	movs	r2, #1
 800be40:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	2224      	movs	r2, #36	@ 0x24
 800be48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800be4c:	687b      	ldr	r3, [r7, #4]
 800be4e:	681b      	ldr	r3, [r3, #0]
 800be50:	681a      	ldr	r2, [r3, #0]
 800be52:	687b      	ldr	r3, [r7, #4]
 800be54:	681b      	ldr	r3, [r3, #0]
 800be56:	f022 0201 	bic.w	r2, r2, #1
 800be5a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800be5c:	687b      	ldr	r3, [r7, #4]
 800be5e:	681b      	ldr	r3, [r3, #0]
 800be60:	681a      	ldr	r2, [r3, #0]
 800be62:	687b      	ldr	r3, [r7, #4]
 800be64:	681b      	ldr	r3, [r3, #0]
 800be66:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800be6a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	681b      	ldr	r3, [r3, #0]
 800be70:	6819      	ldr	r1, [r3, #0]
 800be72:	687b      	ldr	r3, [r7, #4]
 800be74:	681b      	ldr	r3, [r3, #0]
 800be76:	683a      	ldr	r2, [r7, #0]
 800be78:	430a      	orrs	r2, r1
 800be7a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800be7c:	687b      	ldr	r3, [r7, #4]
 800be7e:	681b      	ldr	r3, [r3, #0]
 800be80:	681a      	ldr	r2, [r3, #0]
 800be82:	687b      	ldr	r3, [r7, #4]
 800be84:	681b      	ldr	r3, [r3, #0]
 800be86:	f042 0201 	orr.w	r2, r2, #1
 800be8a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800be8c:	687b      	ldr	r3, [r7, #4]
 800be8e:	2220      	movs	r2, #32
 800be90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800be94:	687b      	ldr	r3, [r7, #4]
 800be96:	2200      	movs	r2, #0
 800be98:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800be9c:	2300      	movs	r3, #0
 800be9e:	e000      	b.n	800bea2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800bea0:	2302      	movs	r3, #2
  }
}
 800bea2:	4618      	mov	r0, r3
 800bea4:	370c      	adds	r7, #12
 800bea6:	46bd      	mov	sp, r7
 800bea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beac:	4770      	bx	lr

0800beae <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800beae:	b480      	push	{r7}
 800beb0:	b085      	sub	sp, #20
 800beb2:	af00      	add	r7, sp, #0
 800beb4:	6078      	str	r0, [r7, #4]
 800beb6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800beb8:	687b      	ldr	r3, [r7, #4]
 800beba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800bebe:	b2db      	uxtb	r3, r3
 800bec0:	2b20      	cmp	r3, #32
 800bec2:	d139      	bne.n	800bf38 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800bec4:	687b      	ldr	r3, [r7, #4]
 800bec6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800beca:	2b01      	cmp	r3, #1
 800becc:	d101      	bne.n	800bed2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800bece:	2302      	movs	r3, #2
 800bed0:	e033      	b.n	800bf3a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800bed2:	687b      	ldr	r3, [r7, #4]
 800bed4:	2201      	movs	r2, #1
 800bed6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800beda:	687b      	ldr	r3, [r7, #4]
 800bedc:	2224      	movs	r2, #36	@ 0x24
 800bede:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800bee2:	687b      	ldr	r3, [r7, #4]
 800bee4:	681b      	ldr	r3, [r3, #0]
 800bee6:	681a      	ldr	r2, [r3, #0]
 800bee8:	687b      	ldr	r3, [r7, #4]
 800beea:	681b      	ldr	r3, [r3, #0]
 800beec:	f022 0201 	bic.w	r2, r2, #1
 800bef0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800bef2:	687b      	ldr	r3, [r7, #4]
 800bef4:	681b      	ldr	r3, [r3, #0]
 800bef6:	681b      	ldr	r3, [r3, #0]
 800bef8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800befa:	68fb      	ldr	r3, [r7, #12]
 800befc:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800bf00:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800bf02:	683b      	ldr	r3, [r7, #0]
 800bf04:	021b      	lsls	r3, r3, #8
 800bf06:	68fa      	ldr	r2, [r7, #12]
 800bf08:	4313      	orrs	r3, r2
 800bf0a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800bf0c:	687b      	ldr	r3, [r7, #4]
 800bf0e:	681b      	ldr	r3, [r3, #0]
 800bf10:	68fa      	ldr	r2, [r7, #12]
 800bf12:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800bf14:	687b      	ldr	r3, [r7, #4]
 800bf16:	681b      	ldr	r3, [r3, #0]
 800bf18:	681a      	ldr	r2, [r3, #0]
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	681b      	ldr	r3, [r3, #0]
 800bf1e:	f042 0201 	orr.w	r2, r2, #1
 800bf22:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800bf24:	687b      	ldr	r3, [r7, #4]
 800bf26:	2220      	movs	r2, #32
 800bf28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800bf2c:	687b      	ldr	r3, [r7, #4]
 800bf2e:	2200      	movs	r2, #0
 800bf30:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800bf34:	2300      	movs	r3, #0
 800bf36:	e000      	b.n	800bf3a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800bf38:	2302      	movs	r3, #2
  }
}
 800bf3a:	4618      	mov	r0, r3
 800bf3c:	3714      	adds	r7, #20
 800bf3e:	46bd      	mov	sp, r7
 800bf40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf44:	4770      	bx	lr
	...

0800bf48 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800bf48:	b480      	push	{r7}
 800bf4a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800bf4c:	4b04      	ldr	r3, [pc, #16]	@ (800bf60 <HAL_PWREx_GetVoltageRange+0x18>)
 800bf4e:	681b      	ldr	r3, [r3, #0]
 800bf50:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 800bf54:	4618      	mov	r0, r3
 800bf56:	46bd      	mov	sp, r7
 800bf58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf5c:	4770      	bx	lr
 800bf5e:	bf00      	nop
 800bf60:	40007000 	.word	0x40007000

0800bf64 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800bf64:	b480      	push	{r7}
 800bf66:	b085      	sub	sp, #20
 800bf68:	af00      	add	r7, sp, #0
 800bf6a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800bf6c:	687b      	ldr	r3, [r7, #4]
 800bf6e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bf72:	d130      	bne.n	800bfd6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800bf74:	4b23      	ldr	r3, [pc, #140]	@ (800c004 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800bf76:	681b      	ldr	r3, [r3, #0]
 800bf78:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800bf7c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bf80:	d038      	beq.n	800bff4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800bf82:	4b20      	ldr	r3, [pc, #128]	@ (800c004 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800bf84:	681b      	ldr	r3, [r3, #0]
 800bf86:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800bf8a:	4a1e      	ldr	r2, [pc, #120]	@ (800c004 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800bf8c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800bf90:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800bf92:	4b1d      	ldr	r3, [pc, #116]	@ (800c008 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800bf94:	681b      	ldr	r3, [r3, #0]
 800bf96:	2232      	movs	r2, #50	@ 0x32
 800bf98:	fb02 f303 	mul.w	r3, r2, r3
 800bf9c:	4a1b      	ldr	r2, [pc, #108]	@ (800c00c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800bf9e:	fba2 2303 	umull	r2, r3, r2, r3
 800bfa2:	0c9b      	lsrs	r3, r3, #18
 800bfa4:	3301      	adds	r3, #1
 800bfa6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800bfa8:	e002      	b.n	800bfb0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800bfaa:	68fb      	ldr	r3, [r7, #12]
 800bfac:	3b01      	subs	r3, #1
 800bfae:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800bfb0:	4b14      	ldr	r3, [pc, #80]	@ (800c004 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800bfb2:	695b      	ldr	r3, [r3, #20]
 800bfb4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800bfb8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bfbc:	d102      	bne.n	800bfc4 <HAL_PWREx_ControlVoltageScaling+0x60>
 800bfbe:	68fb      	ldr	r3, [r7, #12]
 800bfc0:	2b00      	cmp	r3, #0
 800bfc2:	d1f2      	bne.n	800bfaa <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800bfc4:	4b0f      	ldr	r3, [pc, #60]	@ (800c004 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800bfc6:	695b      	ldr	r3, [r3, #20]
 800bfc8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800bfcc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bfd0:	d110      	bne.n	800bff4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800bfd2:	2303      	movs	r3, #3
 800bfd4:	e00f      	b.n	800bff6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800bfd6:	4b0b      	ldr	r3, [pc, #44]	@ (800c004 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800bfd8:	681b      	ldr	r3, [r3, #0]
 800bfda:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800bfde:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bfe2:	d007      	beq.n	800bff4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800bfe4:	4b07      	ldr	r3, [pc, #28]	@ (800c004 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800bfe6:	681b      	ldr	r3, [r3, #0]
 800bfe8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800bfec:	4a05      	ldr	r2, [pc, #20]	@ (800c004 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800bfee:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800bff2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800bff4:	2300      	movs	r3, #0
}
 800bff6:	4618      	mov	r0, r3
 800bff8:	3714      	adds	r7, #20
 800bffa:	46bd      	mov	sp, r7
 800bffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c000:	4770      	bx	lr
 800c002:	bf00      	nop
 800c004:	40007000 	.word	0x40007000
 800c008:	2000005c 	.word	0x2000005c
 800c00c:	431bde83 	.word	0x431bde83

0800c010 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800c010:	b580      	push	{r7, lr}
 800c012:	b088      	sub	sp, #32
 800c014:	af00      	add	r7, sp, #0
 800c016:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800c018:	687b      	ldr	r3, [r7, #4]
 800c01a:	2b00      	cmp	r3, #0
 800c01c:	d102      	bne.n	800c024 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800c01e:	2301      	movs	r3, #1
 800c020:	f000 bc02 	b.w	800c828 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800c024:	4b96      	ldr	r3, [pc, #600]	@ (800c280 <HAL_RCC_OscConfig+0x270>)
 800c026:	689b      	ldr	r3, [r3, #8]
 800c028:	f003 030c 	and.w	r3, r3, #12
 800c02c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800c02e:	4b94      	ldr	r3, [pc, #592]	@ (800c280 <HAL_RCC_OscConfig+0x270>)
 800c030:	68db      	ldr	r3, [r3, #12]
 800c032:	f003 0303 	and.w	r3, r3, #3
 800c036:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	681b      	ldr	r3, [r3, #0]
 800c03c:	f003 0310 	and.w	r3, r3, #16
 800c040:	2b00      	cmp	r3, #0
 800c042:	f000 80e4 	beq.w	800c20e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800c046:	69bb      	ldr	r3, [r7, #24]
 800c048:	2b00      	cmp	r3, #0
 800c04a:	d007      	beq.n	800c05c <HAL_RCC_OscConfig+0x4c>
 800c04c:	69bb      	ldr	r3, [r7, #24]
 800c04e:	2b0c      	cmp	r3, #12
 800c050:	f040 808b 	bne.w	800c16a <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800c054:	697b      	ldr	r3, [r7, #20]
 800c056:	2b01      	cmp	r3, #1
 800c058:	f040 8087 	bne.w	800c16a <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800c05c:	4b88      	ldr	r3, [pc, #544]	@ (800c280 <HAL_RCC_OscConfig+0x270>)
 800c05e:	681b      	ldr	r3, [r3, #0]
 800c060:	f003 0302 	and.w	r3, r3, #2
 800c064:	2b00      	cmp	r3, #0
 800c066:	d005      	beq.n	800c074 <HAL_RCC_OscConfig+0x64>
 800c068:	687b      	ldr	r3, [r7, #4]
 800c06a:	699b      	ldr	r3, [r3, #24]
 800c06c:	2b00      	cmp	r3, #0
 800c06e:	d101      	bne.n	800c074 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 800c070:	2301      	movs	r3, #1
 800c072:	e3d9      	b.n	800c828 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800c074:	687b      	ldr	r3, [r7, #4]
 800c076:	6a1a      	ldr	r2, [r3, #32]
 800c078:	4b81      	ldr	r3, [pc, #516]	@ (800c280 <HAL_RCC_OscConfig+0x270>)
 800c07a:	681b      	ldr	r3, [r3, #0]
 800c07c:	f003 0308 	and.w	r3, r3, #8
 800c080:	2b00      	cmp	r3, #0
 800c082:	d004      	beq.n	800c08e <HAL_RCC_OscConfig+0x7e>
 800c084:	4b7e      	ldr	r3, [pc, #504]	@ (800c280 <HAL_RCC_OscConfig+0x270>)
 800c086:	681b      	ldr	r3, [r3, #0]
 800c088:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800c08c:	e005      	b.n	800c09a <HAL_RCC_OscConfig+0x8a>
 800c08e:	4b7c      	ldr	r3, [pc, #496]	@ (800c280 <HAL_RCC_OscConfig+0x270>)
 800c090:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c094:	091b      	lsrs	r3, r3, #4
 800c096:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800c09a:	4293      	cmp	r3, r2
 800c09c:	d223      	bcs.n	800c0e6 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	6a1b      	ldr	r3, [r3, #32]
 800c0a2:	4618      	mov	r0, r3
 800c0a4:	f000 fd8c 	bl	800cbc0 <RCC_SetFlashLatencyFromMSIRange>
 800c0a8:	4603      	mov	r3, r0
 800c0aa:	2b00      	cmp	r3, #0
 800c0ac:	d001      	beq.n	800c0b2 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800c0ae:	2301      	movs	r3, #1
 800c0b0:	e3ba      	b.n	800c828 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800c0b2:	4b73      	ldr	r3, [pc, #460]	@ (800c280 <HAL_RCC_OscConfig+0x270>)
 800c0b4:	681b      	ldr	r3, [r3, #0]
 800c0b6:	4a72      	ldr	r2, [pc, #456]	@ (800c280 <HAL_RCC_OscConfig+0x270>)
 800c0b8:	f043 0308 	orr.w	r3, r3, #8
 800c0bc:	6013      	str	r3, [r2, #0]
 800c0be:	4b70      	ldr	r3, [pc, #448]	@ (800c280 <HAL_RCC_OscConfig+0x270>)
 800c0c0:	681b      	ldr	r3, [r3, #0]
 800c0c2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800c0c6:	687b      	ldr	r3, [r7, #4]
 800c0c8:	6a1b      	ldr	r3, [r3, #32]
 800c0ca:	496d      	ldr	r1, [pc, #436]	@ (800c280 <HAL_RCC_OscConfig+0x270>)
 800c0cc:	4313      	orrs	r3, r2
 800c0ce:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800c0d0:	4b6b      	ldr	r3, [pc, #428]	@ (800c280 <HAL_RCC_OscConfig+0x270>)
 800c0d2:	685b      	ldr	r3, [r3, #4]
 800c0d4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800c0d8:	687b      	ldr	r3, [r7, #4]
 800c0da:	69db      	ldr	r3, [r3, #28]
 800c0dc:	021b      	lsls	r3, r3, #8
 800c0de:	4968      	ldr	r1, [pc, #416]	@ (800c280 <HAL_RCC_OscConfig+0x270>)
 800c0e0:	4313      	orrs	r3, r2
 800c0e2:	604b      	str	r3, [r1, #4]
 800c0e4:	e025      	b.n	800c132 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800c0e6:	4b66      	ldr	r3, [pc, #408]	@ (800c280 <HAL_RCC_OscConfig+0x270>)
 800c0e8:	681b      	ldr	r3, [r3, #0]
 800c0ea:	4a65      	ldr	r2, [pc, #404]	@ (800c280 <HAL_RCC_OscConfig+0x270>)
 800c0ec:	f043 0308 	orr.w	r3, r3, #8
 800c0f0:	6013      	str	r3, [r2, #0]
 800c0f2:	4b63      	ldr	r3, [pc, #396]	@ (800c280 <HAL_RCC_OscConfig+0x270>)
 800c0f4:	681b      	ldr	r3, [r3, #0]
 800c0f6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800c0fa:	687b      	ldr	r3, [r7, #4]
 800c0fc:	6a1b      	ldr	r3, [r3, #32]
 800c0fe:	4960      	ldr	r1, [pc, #384]	@ (800c280 <HAL_RCC_OscConfig+0x270>)
 800c100:	4313      	orrs	r3, r2
 800c102:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800c104:	4b5e      	ldr	r3, [pc, #376]	@ (800c280 <HAL_RCC_OscConfig+0x270>)
 800c106:	685b      	ldr	r3, [r3, #4]
 800c108:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800c10c:	687b      	ldr	r3, [r7, #4]
 800c10e:	69db      	ldr	r3, [r3, #28]
 800c110:	021b      	lsls	r3, r3, #8
 800c112:	495b      	ldr	r1, [pc, #364]	@ (800c280 <HAL_RCC_OscConfig+0x270>)
 800c114:	4313      	orrs	r3, r2
 800c116:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800c118:	69bb      	ldr	r3, [r7, #24]
 800c11a:	2b00      	cmp	r3, #0
 800c11c:	d109      	bne.n	800c132 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800c11e:	687b      	ldr	r3, [r7, #4]
 800c120:	6a1b      	ldr	r3, [r3, #32]
 800c122:	4618      	mov	r0, r3
 800c124:	f000 fd4c 	bl	800cbc0 <RCC_SetFlashLatencyFromMSIRange>
 800c128:	4603      	mov	r3, r0
 800c12a:	2b00      	cmp	r3, #0
 800c12c:	d001      	beq.n	800c132 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800c12e:	2301      	movs	r3, #1
 800c130:	e37a      	b.n	800c828 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800c132:	f000 fc81 	bl	800ca38 <HAL_RCC_GetSysClockFreq>
 800c136:	4602      	mov	r2, r0
 800c138:	4b51      	ldr	r3, [pc, #324]	@ (800c280 <HAL_RCC_OscConfig+0x270>)
 800c13a:	689b      	ldr	r3, [r3, #8]
 800c13c:	091b      	lsrs	r3, r3, #4
 800c13e:	f003 030f 	and.w	r3, r3, #15
 800c142:	4950      	ldr	r1, [pc, #320]	@ (800c284 <HAL_RCC_OscConfig+0x274>)
 800c144:	5ccb      	ldrb	r3, [r1, r3]
 800c146:	f003 031f 	and.w	r3, r3, #31
 800c14a:	fa22 f303 	lsr.w	r3, r2, r3
 800c14e:	4a4e      	ldr	r2, [pc, #312]	@ (800c288 <HAL_RCC_OscConfig+0x278>)
 800c150:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800c152:	4b4e      	ldr	r3, [pc, #312]	@ (800c28c <HAL_RCC_OscConfig+0x27c>)
 800c154:	681b      	ldr	r3, [r3, #0]
 800c156:	4618      	mov	r0, r3
 800c158:	f7fd f968 	bl	800942c <HAL_InitTick>
 800c15c:	4603      	mov	r3, r0
 800c15e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800c160:	7bfb      	ldrb	r3, [r7, #15]
 800c162:	2b00      	cmp	r3, #0
 800c164:	d052      	beq.n	800c20c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800c166:	7bfb      	ldrb	r3, [r7, #15]
 800c168:	e35e      	b.n	800c828 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800c16a:	687b      	ldr	r3, [r7, #4]
 800c16c:	699b      	ldr	r3, [r3, #24]
 800c16e:	2b00      	cmp	r3, #0
 800c170:	d032      	beq.n	800c1d8 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800c172:	4b43      	ldr	r3, [pc, #268]	@ (800c280 <HAL_RCC_OscConfig+0x270>)
 800c174:	681b      	ldr	r3, [r3, #0]
 800c176:	4a42      	ldr	r2, [pc, #264]	@ (800c280 <HAL_RCC_OscConfig+0x270>)
 800c178:	f043 0301 	orr.w	r3, r3, #1
 800c17c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800c17e:	f7fd f9a5 	bl	80094cc <HAL_GetTick>
 800c182:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800c184:	e008      	b.n	800c198 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800c186:	f7fd f9a1 	bl	80094cc <HAL_GetTick>
 800c18a:	4602      	mov	r2, r0
 800c18c:	693b      	ldr	r3, [r7, #16]
 800c18e:	1ad3      	subs	r3, r2, r3
 800c190:	2b02      	cmp	r3, #2
 800c192:	d901      	bls.n	800c198 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 800c194:	2303      	movs	r3, #3
 800c196:	e347      	b.n	800c828 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800c198:	4b39      	ldr	r3, [pc, #228]	@ (800c280 <HAL_RCC_OscConfig+0x270>)
 800c19a:	681b      	ldr	r3, [r3, #0]
 800c19c:	f003 0302 	and.w	r3, r3, #2
 800c1a0:	2b00      	cmp	r3, #0
 800c1a2:	d0f0      	beq.n	800c186 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800c1a4:	4b36      	ldr	r3, [pc, #216]	@ (800c280 <HAL_RCC_OscConfig+0x270>)
 800c1a6:	681b      	ldr	r3, [r3, #0]
 800c1a8:	4a35      	ldr	r2, [pc, #212]	@ (800c280 <HAL_RCC_OscConfig+0x270>)
 800c1aa:	f043 0308 	orr.w	r3, r3, #8
 800c1ae:	6013      	str	r3, [r2, #0]
 800c1b0:	4b33      	ldr	r3, [pc, #204]	@ (800c280 <HAL_RCC_OscConfig+0x270>)
 800c1b2:	681b      	ldr	r3, [r3, #0]
 800c1b4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800c1b8:	687b      	ldr	r3, [r7, #4]
 800c1ba:	6a1b      	ldr	r3, [r3, #32]
 800c1bc:	4930      	ldr	r1, [pc, #192]	@ (800c280 <HAL_RCC_OscConfig+0x270>)
 800c1be:	4313      	orrs	r3, r2
 800c1c0:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800c1c2:	4b2f      	ldr	r3, [pc, #188]	@ (800c280 <HAL_RCC_OscConfig+0x270>)
 800c1c4:	685b      	ldr	r3, [r3, #4]
 800c1c6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800c1ca:	687b      	ldr	r3, [r7, #4]
 800c1cc:	69db      	ldr	r3, [r3, #28]
 800c1ce:	021b      	lsls	r3, r3, #8
 800c1d0:	492b      	ldr	r1, [pc, #172]	@ (800c280 <HAL_RCC_OscConfig+0x270>)
 800c1d2:	4313      	orrs	r3, r2
 800c1d4:	604b      	str	r3, [r1, #4]
 800c1d6:	e01a      	b.n	800c20e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800c1d8:	4b29      	ldr	r3, [pc, #164]	@ (800c280 <HAL_RCC_OscConfig+0x270>)
 800c1da:	681b      	ldr	r3, [r3, #0]
 800c1dc:	4a28      	ldr	r2, [pc, #160]	@ (800c280 <HAL_RCC_OscConfig+0x270>)
 800c1de:	f023 0301 	bic.w	r3, r3, #1
 800c1e2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800c1e4:	f7fd f972 	bl	80094cc <HAL_GetTick>
 800c1e8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800c1ea:	e008      	b.n	800c1fe <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800c1ec:	f7fd f96e 	bl	80094cc <HAL_GetTick>
 800c1f0:	4602      	mov	r2, r0
 800c1f2:	693b      	ldr	r3, [r7, #16]
 800c1f4:	1ad3      	subs	r3, r2, r3
 800c1f6:	2b02      	cmp	r3, #2
 800c1f8:	d901      	bls.n	800c1fe <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800c1fa:	2303      	movs	r3, #3
 800c1fc:	e314      	b.n	800c828 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800c1fe:	4b20      	ldr	r3, [pc, #128]	@ (800c280 <HAL_RCC_OscConfig+0x270>)
 800c200:	681b      	ldr	r3, [r3, #0]
 800c202:	f003 0302 	and.w	r3, r3, #2
 800c206:	2b00      	cmp	r3, #0
 800c208:	d1f0      	bne.n	800c1ec <HAL_RCC_OscConfig+0x1dc>
 800c20a:	e000      	b.n	800c20e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800c20c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800c20e:	687b      	ldr	r3, [r7, #4]
 800c210:	681b      	ldr	r3, [r3, #0]
 800c212:	f003 0301 	and.w	r3, r3, #1
 800c216:	2b00      	cmp	r3, #0
 800c218:	d073      	beq.n	800c302 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800c21a:	69bb      	ldr	r3, [r7, #24]
 800c21c:	2b08      	cmp	r3, #8
 800c21e:	d005      	beq.n	800c22c <HAL_RCC_OscConfig+0x21c>
 800c220:	69bb      	ldr	r3, [r7, #24]
 800c222:	2b0c      	cmp	r3, #12
 800c224:	d10e      	bne.n	800c244 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800c226:	697b      	ldr	r3, [r7, #20]
 800c228:	2b03      	cmp	r3, #3
 800c22a:	d10b      	bne.n	800c244 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800c22c:	4b14      	ldr	r3, [pc, #80]	@ (800c280 <HAL_RCC_OscConfig+0x270>)
 800c22e:	681b      	ldr	r3, [r3, #0]
 800c230:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c234:	2b00      	cmp	r3, #0
 800c236:	d063      	beq.n	800c300 <HAL_RCC_OscConfig+0x2f0>
 800c238:	687b      	ldr	r3, [r7, #4]
 800c23a:	685b      	ldr	r3, [r3, #4]
 800c23c:	2b00      	cmp	r3, #0
 800c23e:	d15f      	bne.n	800c300 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800c240:	2301      	movs	r3, #1
 800c242:	e2f1      	b.n	800c828 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800c244:	687b      	ldr	r3, [r7, #4]
 800c246:	685b      	ldr	r3, [r3, #4]
 800c248:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c24c:	d106      	bne.n	800c25c <HAL_RCC_OscConfig+0x24c>
 800c24e:	4b0c      	ldr	r3, [pc, #48]	@ (800c280 <HAL_RCC_OscConfig+0x270>)
 800c250:	681b      	ldr	r3, [r3, #0]
 800c252:	4a0b      	ldr	r2, [pc, #44]	@ (800c280 <HAL_RCC_OscConfig+0x270>)
 800c254:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800c258:	6013      	str	r3, [r2, #0]
 800c25a:	e025      	b.n	800c2a8 <HAL_RCC_OscConfig+0x298>
 800c25c:	687b      	ldr	r3, [r7, #4]
 800c25e:	685b      	ldr	r3, [r3, #4]
 800c260:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800c264:	d114      	bne.n	800c290 <HAL_RCC_OscConfig+0x280>
 800c266:	4b06      	ldr	r3, [pc, #24]	@ (800c280 <HAL_RCC_OscConfig+0x270>)
 800c268:	681b      	ldr	r3, [r3, #0]
 800c26a:	4a05      	ldr	r2, [pc, #20]	@ (800c280 <HAL_RCC_OscConfig+0x270>)
 800c26c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800c270:	6013      	str	r3, [r2, #0]
 800c272:	4b03      	ldr	r3, [pc, #12]	@ (800c280 <HAL_RCC_OscConfig+0x270>)
 800c274:	681b      	ldr	r3, [r3, #0]
 800c276:	4a02      	ldr	r2, [pc, #8]	@ (800c280 <HAL_RCC_OscConfig+0x270>)
 800c278:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800c27c:	6013      	str	r3, [r2, #0]
 800c27e:	e013      	b.n	800c2a8 <HAL_RCC_OscConfig+0x298>
 800c280:	40021000 	.word	0x40021000
 800c284:	080112e0 	.word	0x080112e0
 800c288:	2000005c 	.word	0x2000005c
 800c28c:	20000060 	.word	0x20000060
 800c290:	4ba0      	ldr	r3, [pc, #640]	@ (800c514 <HAL_RCC_OscConfig+0x504>)
 800c292:	681b      	ldr	r3, [r3, #0]
 800c294:	4a9f      	ldr	r2, [pc, #636]	@ (800c514 <HAL_RCC_OscConfig+0x504>)
 800c296:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c29a:	6013      	str	r3, [r2, #0]
 800c29c:	4b9d      	ldr	r3, [pc, #628]	@ (800c514 <HAL_RCC_OscConfig+0x504>)
 800c29e:	681b      	ldr	r3, [r3, #0]
 800c2a0:	4a9c      	ldr	r2, [pc, #624]	@ (800c514 <HAL_RCC_OscConfig+0x504>)
 800c2a2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800c2a6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800c2a8:	687b      	ldr	r3, [r7, #4]
 800c2aa:	685b      	ldr	r3, [r3, #4]
 800c2ac:	2b00      	cmp	r3, #0
 800c2ae:	d013      	beq.n	800c2d8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c2b0:	f7fd f90c 	bl	80094cc <HAL_GetTick>
 800c2b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800c2b6:	e008      	b.n	800c2ca <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800c2b8:	f7fd f908 	bl	80094cc <HAL_GetTick>
 800c2bc:	4602      	mov	r2, r0
 800c2be:	693b      	ldr	r3, [r7, #16]
 800c2c0:	1ad3      	subs	r3, r2, r3
 800c2c2:	2b64      	cmp	r3, #100	@ 0x64
 800c2c4:	d901      	bls.n	800c2ca <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800c2c6:	2303      	movs	r3, #3
 800c2c8:	e2ae      	b.n	800c828 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800c2ca:	4b92      	ldr	r3, [pc, #584]	@ (800c514 <HAL_RCC_OscConfig+0x504>)
 800c2cc:	681b      	ldr	r3, [r3, #0]
 800c2ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c2d2:	2b00      	cmp	r3, #0
 800c2d4:	d0f0      	beq.n	800c2b8 <HAL_RCC_OscConfig+0x2a8>
 800c2d6:	e014      	b.n	800c302 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c2d8:	f7fd f8f8 	bl	80094cc <HAL_GetTick>
 800c2dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800c2de:	e008      	b.n	800c2f2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800c2e0:	f7fd f8f4 	bl	80094cc <HAL_GetTick>
 800c2e4:	4602      	mov	r2, r0
 800c2e6:	693b      	ldr	r3, [r7, #16]
 800c2e8:	1ad3      	subs	r3, r2, r3
 800c2ea:	2b64      	cmp	r3, #100	@ 0x64
 800c2ec:	d901      	bls.n	800c2f2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800c2ee:	2303      	movs	r3, #3
 800c2f0:	e29a      	b.n	800c828 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800c2f2:	4b88      	ldr	r3, [pc, #544]	@ (800c514 <HAL_RCC_OscConfig+0x504>)
 800c2f4:	681b      	ldr	r3, [r3, #0]
 800c2f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c2fa:	2b00      	cmp	r3, #0
 800c2fc:	d1f0      	bne.n	800c2e0 <HAL_RCC_OscConfig+0x2d0>
 800c2fe:	e000      	b.n	800c302 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800c300:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800c302:	687b      	ldr	r3, [r7, #4]
 800c304:	681b      	ldr	r3, [r3, #0]
 800c306:	f003 0302 	and.w	r3, r3, #2
 800c30a:	2b00      	cmp	r3, #0
 800c30c:	d060      	beq.n	800c3d0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800c30e:	69bb      	ldr	r3, [r7, #24]
 800c310:	2b04      	cmp	r3, #4
 800c312:	d005      	beq.n	800c320 <HAL_RCC_OscConfig+0x310>
 800c314:	69bb      	ldr	r3, [r7, #24]
 800c316:	2b0c      	cmp	r3, #12
 800c318:	d119      	bne.n	800c34e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800c31a:	697b      	ldr	r3, [r7, #20]
 800c31c:	2b02      	cmp	r3, #2
 800c31e:	d116      	bne.n	800c34e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800c320:	4b7c      	ldr	r3, [pc, #496]	@ (800c514 <HAL_RCC_OscConfig+0x504>)
 800c322:	681b      	ldr	r3, [r3, #0]
 800c324:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c328:	2b00      	cmp	r3, #0
 800c32a:	d005      	beq.n	800c338 <HAL_RCC_OscConfig+0x328>
 800c32c:	687b      	ldr	r3, [r7, #4]
 800c32e:	68db      	ldr	r3, [r3, #12]
 800c330:	2b00      	cmp	r3, #0
 800c332:	d101      	bne.n	800c338 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800c334:	2301      	movs	r3, #1
 800c336:	e277      	b.n	800c828 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800c338:	4b76      	ldr	r3, [pc, #472]	@ (800c514 <HAL_RCC_OscConfig+0x504>)
 800c33a:	685b      	ldr	r3, [r3, #4]
 800c33c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800c340:	687b      	ldr	r3, [r7, #4]
 800c342:	691b      	ldr	r3, [r3, #16]
 800c344:	061b      	lsls	r3, r3, #24
 800c346:	4973      	ldr	r1, [pc, #460]	@ (800c514 <HAL_RCC_OscConfig+0x504>)
 800c348:	4313      	orrs	r3, r2
 800c34a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800c34c:	e040      	b.n	800c3d0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800c34e:	687b      	ldr	r3, [r7, #4]
 800c350:	68db      	ldr	r3, [r3, #12]
 800c352:	2b00      	cmp	r3, #0
 800c354:	d023      	beq.n	800c39e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800c356:	4b6f      	ldr	r3, [pc, #444]	@ (800c514 <HAL_RCC_OscConfig+0x504>)
 800c358:	681b      	ldr	r3, [r3, #0]
 800c35a:	4a6e      	ldr	r2, [pc, #440]	@ (800c514 <HAL_RCC_OscConfig+0x504>)
 800c35c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c360:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c362:	f7fd f8b3 	bl	80094cc <HAL_GetTick>
 800c366:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800c368:	e008      	b.n	800c37c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800c36a:	f7fd f8af 	bl	80094cc <HAL_GetTick>
 800c36e:	4602      	mov	r2, r0
 800c370:	693b      	ldr	r3, [r7, #16]
 800c372:	1ad3      	subs	r3, r2, r3
 800c374:	2b02      	cmp	r3, #2
 800c376:	d901      	bls.n	800c37c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800c378:	2303      	movs	r3, #3
 800c37a:	e255      	b.n	800c828 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800c37c:	4b65      	ldr	r3, [pc, #404]	@ (800c514 <HAL_RCC_OscConfig+0x504>)
 800c37e:	681b      	ldr	r3, [r3, #0]
 800c380:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c384:	2b00      	cmp	r3, #0
 800c386:	d0f0      	beq.n	800c36a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800c388:	4b62      	ldr	r3, [pc, #392]	@ (800c514 <HAL_RCC_OscConfig+0x504>)
 800c38a:	685b      	ldr	r3, [r3, #4]
 800c38c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800c390:	687b      	ldr	r3, [r7, #4]
 800c392:	691b      	ldr	r3, [r3, #16]
 800c394:	061b      	lsls	r3, r3, #24
 800c396:	495f      	ldr	r1, [pc, #380]	@ (800c514 <HAL_RCC_OscConfig+0x504>)
 800c398:	4313      	orrs	r3, r2
 800c39a:	604b      	str	r3, [r1, #4]
 800c39c:	e018      	b.n	800c3d0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800c39e:	4b5d      	ldr	r3, [pc, #372]	@ (800c514 <HAL_RCC_OscConfig+0x504>)
 800c3a0:	681b      	ldr	r3, [r3, #0]
 800c3a2:	4a5c      	ldr	r2, [pc, #368]	@ (800c514 <HAL_RCC_OscConfig+0x504>)
 800c3a4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c3a8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c3aa:	f7fd f88f 	bl	80094cc <HAL_GetTick>
 800c3ae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800c3b0:	e008      	b.n	800c3c4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800c3b2:	f7fd f88b 	bl	80094cc <HAL_GetTick>
 800c3b6:	4602      	mov	r2, r0
 800c3b8:	693b      	ldr	r3, [r7, #16]
 800c3ba:	1ad3      	subs	r3, r2, r3
 800c3bc:	2b02      	cmp	r3, #2
 800c3be:	d901      	bls.n	800c3c4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800c3c0:	2303      	movs	r3, #3
 800c3c2:	e231      	b.n	800c828 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800c3c4:	4b53      	ldr	r3, [pc, #332]	@ (800c514 <HAL_RCC_OscConfig+0x504>)
 800c3c6:	681b      	ldr	r3, [r3, #0]
 800c3c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c3cc:	2b00      	cmp	r3, #0
 800c3ce:	d1f0      	bne.n	800c3b2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800c3d0:	687b      	ldr	r3, [r7, #4]
 800c3d2:	681b      	ldr	r3, [r3, #0]
 800c3d4:	f003 0308 	and.w	r3, r3, #8
 800c3d8:	2b00      	cmp	r3, #0
 800c3da:	d03c      	beq.n	800c456 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	695b      	ldr	r3, [r3, #20]
 800c3e0:	2b00      	cmp	r3, #0
 800c3e2:	d01c      	beq.n	800c41e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800c3e4:	4b4b      	ldr	r3, [pc, #300]	@ (800c514 <HAL_RCC_OscConfig+0x504>)
 800c3e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c3ea:	4a4a      	ldr	r2, [pc, #296]	@ (800c514 <HAL_RCC_OscConfig+0x504>)
 800c3ec:	f043 0301 	orr.w	r3, r3, #1
 800c3f0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c3f4:	f7fd f86a 	bl	80094cc <HAL_GetTick>
 800c3f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800c3fa:	e008      	b.n	800c40e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800c3fc:	f7fd f866 	bl	80094cc <HAL_GetTick>
 800c400:	4602      	mov	r2, r0
 800c402:	693b      	ldr	r3, [r7, #16]
 800c404:	1ad3      	subs	r3, r2, r3
 800c406:	2b02      	cmp	r3, #2
 800c408:	d901      	bls.n	800c40e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800c40a:	2303      	movs	r3, #3
 800c40c:	e20c      	b.n	800c828 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800c40e:	4b41      	ldr	r3, [pc, #260]	@ (800c514 <HAL_RCC_OscConfig+0x504>)
 800c410:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c414:	f003 0302 	and.w	r3, r3, #2
 800c418:	2b00      	cmp	r3, #0
 800c41a:	d0ef      	beq.n	800c3fc <HAL_RCC_OscConfig+0x3ec>
 800c41c:	e01b      	b.n	800c456 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800c41e:	4b3d      	ldr	r3, [pc, #244]	@ (800c514 <HAL_RCC_OscConfig+0x504>)
 800c420:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c424:	4a3b      	ldr	r2, [pc, #236]	@ (800c514 <HAL_RCC_OscConfig+0x504>)
 800c426:	f023 0301 	bic.w	r3, r3, #1
 800c42a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c42e:	f7fd f84d 	bl	80094cc <HAL_GetTick>
 800c432:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800c434:	e008      	b.n	800c448 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800c436:	f7fd f849 	bl	80094cc <HAL_GetTick>
 800c43a:	4602      	mov	r2, r0
 800c43c:	693b      	ldr	r3, [r7, #16]
 800c43e:	1ad3      	subs	r3, r2, r3
 800c440:	2b02      	cmp	r3, #2
 800c442:	d901      	bls.n	800c448 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800c444:	2303      	movs	r3, #3
 800c446:	e1ef      	b.n	800c828 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800c448:	4b32      	ldr	r3, [pc, #200]	@ (800c514 <HAL_RCC_OscConfig+0x504>)
 800c44a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c44e:	f003 0302 	and.w	r3, r3, #2
 800c452:	2b00      	cmp	r3, #0
 800c454:	d1ef      	bne.n	800c436 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800c456:	687b      	ldr	r3, [r7, #4]
 800c458:	681b      	ldr	r3, [r3, #0]
 800c45a:	f003 0304 	and.w	r3, r3, #4
 800c45e:	2b00      	cmp	r3, #0
 800c460:	f000 80a6 	beq.w	800c5b0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800c464:	2300      	movs	r3, #0
 800c466:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800c468:	4b2a      	ldr	r3, [pc, #168]	@ (800c514 <HAL_RCC_OscConfig+0x504>)
 800c46a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c46c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c470:	2b00      	cmp	r3, #0
 800c472:	d10d      	bne.n	800c490 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800c474:	4b27      	ldr	r3, [pc, #156]	@ (800c514 <HAL_RCC_OscConfig+0x504>)
 800c476:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c478:	4a26      	ldr	r2, [pc, #152]	@ (800c514 <HAL_RCC_OscConfig+0x504>)
 800c47a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c47e:	6593      	str	r3, [r2, #88]	@ 0x58
 800c480:	4b24      	ldr	r3, [pc, #144]	@ (800c514 <HAL_RCC_OscConfig+0x504>)
 800c482:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c484:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c488:	60bb      	str	r3, [r7, #8]
 800c48a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800c48c:	2301      	movs	r3, #1
 800c48e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800c490:	4b21      	ldr	r3, [pc, #132]	@ (800c518 <HAL_RCC_OscConfig+0x508>)
 800c492:	681b      	ldr	r3, [r3, #0]
 800c494:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c498:	2b00      	cmp	r3, #0
 800c49a:	d118      	bne.n	800c4ce <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800c49c:	4b1e      	ldr	r3, [pc, #120]	@ (800c518 <HAL_RCC_OscConfig+0x508>)
 800c49e:	681b      	ldr	r3, [r3, #0]
 800c4a0:	4a1d      	ldr	r2, [pc, #116]	@ (800c518 <HAL_RCC_OscConfig+0x508>)
 800c4a2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c4a6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800c4a8:	f7fd f810 	bl	80094cc <HAL_GetTick>
 800c4ac:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800c4ae:	e008      	b.n	800c4c2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800c4b0:	f7fd f80c 	bl	80094cc <HAL_GetTick>
 800c4b4:	4602      	mov	r2, r0
 800c4b6:	693b      	ldr	r3, [r7, #16]
 800c4b8:	1ad3      	subs	r3, r2, r3
 800c4ba:	2b02      	cmp	r3, #2
 800c4bc:	d901      	bls.n	800c4c2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800c4be:	2303      	movs	r3, #3
 800c4c0:	e1b2      	b.n	800c828 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800c4c2:	4b15      	ldr	r3, [pc, #84]	@ (800c518 <HAL_RCC_OscConfig+0x508>)
 800c4c4:	681b      	ldr	r3, [r3, #0]
 800c4c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c4ca:	2b00      	cmp	r3, #0
 800c4cc:	d0f0      	beq.n	800c4b0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800c4ce:	687b      	ldr	r3, [r7, #4]
 800c4d0:	689b      	ldr	r3, [r3, #8]
 800c4d2:	2b01      	cmp	r3, #1
 800c4d4:	d108      	bne.n	800c4e8 <HAL_RCC_OscConfig+0x4d8>
 800c4d6:	4b0f      	ldr	r3, [pc, #60]	@ (800c514 <HAL_RCC_OscConfig+0x504>)
 800c4d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c4dc:	4a0d      	ldr	r2, [pc, #52]	@ (800c514 <HAL_RCC_OscConfig+0x504>)
 800c4de:	f043 0301 	orr.w	r3, r3, #1
 800c4e2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800c4e6:	e029      	b.n	800c53c <HAL_RCC_OscConfig+0x52c>
 800c4e8:	687b      	ldr	r3, [r7, #4]
 800c4ea:	689b      	ldr	r3, [r3, #8]
 800c4ec:	2b05      	cmp	r3, #5
 800c4ee:	d115      	bne.n	800c51c <HAL_RCC_OscConfig+0x50c>
 800c4f0:	4b08      	ldr	r3, [pc, #32]	@ (800c514 <HAL_RCC_OscConfig+0x504>)
 800c4f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c4f6:	4a07      	ldr	r2, [pc, #28]	@ (800c514 <HAL_RCC_OscConfig+0x504>)
 800c4f8:	f043 0304 	orr.w	r3, r3, #4
 800c4fc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800c500:	4b04      	ldr	r3, [pc, #16]	@ (800c514 <HAL_RCC_OscConfig+0x504>)
 800c502:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c506:	4a03      	ldr	r2, [pc, #12]	@ (800c514 <HAL_RCC_OscConfig+0x504>)
 800c508:	f043 0301 	orr.w	r3, r3, #1
 800c50c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800c510:	e014      	b.n	800c53c <HAL_RCC_OscConfig+0x52c>
 800c512:	bf00      	nop
 800c514:	40021000 	.word	0x40021000
 800c518:	40007000 	.word	0x40007000
 800c51c:	4b9a      	ldr	r3, [pc, #616]	@ (800c788 <HAL_RCC_OscConfig+0x778>)
 800c51e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c522:	4a99      	ldr	r2, [pc, #612]	@ (800c788 <HAL_RCC_OscConfig+0x778>)
 800c524:	f023 0301 	bic.w	r3, r3, #1
 800c528:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800c52c:	4b96      	ldr	r3, [pc, #600]	@ (800c788 <HAL_RCC_OscConfig+0x778>)
 800c52e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c532:	4a95      	ldr	r2, [pc, #596]	@ (800c788 <HAL_RCC_OscConfig+0x778>)
 800c534:	f023 0304 	bic.w	r3, r3, #4
 800c538:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800c53c:	687b      	ldr	r3, [r7, #4]
 800c53e:	689b      	ldr	r3, [r3, #8]
 800c540:	2b00      	cmp	r3, #0
 800c542:	d016      	beq.n	800c572 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c544:	f7fc ffc2 	bl	80094cc <HAL_GetTick>
 800c548:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800c54a:	e00a      	b.n	800c562 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c54c:	f7fc ffbe 	bl	80094cc <HAL_GetTick>
 800c550:	4602      	mov	r2, r0
 800c552:	693b      	ldr	r3, [r7, #16]
 800c554:	1ad3      	subs	r3, r2, r3
 800c556:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c55a:	4293      	cmp	r3, r2
 800c55c:	d901      	bls.n	800c562 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800c55e:	2303      	movs	r3, #3
 800c560:	e162      	b.n	800c828 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800c562:	4b89      	ldr	r3, [pc, #548]	@ (800c788 <HAL_RCC_OscConfig+0x778>)
 800c564:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c568:	f003 0302 	and.w	r3, r3, #2
 800c56c:	2b00      	cmp	r3, #0
 800c56e:	d0ed      	beq.n	800c54c <HAL_RCC_OscConfig+0x53c>
 800c570:	e015      	b.n	800c59e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c572:	f7fc ffab 	bl	80094cc <HAL_GetTick>
 800c576:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800c578:	e00a      	b.n	800c590 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c57a:	f7fc ffa7 	bl	80094cc <HAL_GetTick>
 800c57e:	4602      	mov	r2, r0
 800c580:	693b      	ldr	r3, [r7, #16]
 800c582:	1ad3      	subs	r3, r2, r3
 800c584:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c588:	4293      	cmp	r3, r2
 800c58a:	d901      	bls.n	800c590 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800c58c:	2303      	movs	r3, #3
 800c58e:	e14b      	b.n	800c828 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800c590:	4b7d      	ldr	r3, [pc, #500]	@ (800c788 <HAL_RCC_OscConfig+0x778>)
 800c592:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c596:	f003 0302 	and.w	r3, r3, #2
 800c59a:	2b00      	cmp	r3, #0
 800c59c:	d1ed      	bne.n	800c57a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800c59e:	7ffb      	ldrb	r3, [r7, #31]
 800c5a0:	2b01      	cmp	r3, #1
 800c5a2:	d105      	bne.n	800c5b0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800c5a4:	4b78      	ldr	r3, [pc, #480]	@ (800c788 <HAL_RCC_OscConfig+0x778>)
 800c5a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c5a8:	4a77      	ldr	r2, [pc, #476]	@ (800c788 <HAL_RCC_OscConfig+0x778>)
 800c5aa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c5ae:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800c5b0:	687b      	ldr	r3, [r7, #4]
 800c5b2:	681b      	ldr	r3, [r3, #0]
 800c5b4:	f003 0320 	and.w	r3, r3, #32
 800c5b8:	2b00      	cmp	r3, #0
 800c5ba:	d03c      	beq.n	800c636 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800c5bc:	687b      	ldr	r3, [r7, #4]
 800c5be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c5c0:	2b00      	cmp	r3, #0
 800c5c2:	d01c      	beq.n	800c5fe <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800c5c4:	4b70      	ldr	r3, [pc, #448]	@ (800c788 <HAL_RCC_OscConfig+0x778>)
 800c5c6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800c5ca:	4a6f      	ldr	r2, [pc, #444]	@ (800c788 <HAL_RCC_OscConfig+0x778>)
 800c5cc:	f043 0301 	orr.w	r3, r3, #1
 800c5d0:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c5d4:	f7fc ff7a 	bl	80094cc <HAL_GetTick>
 800c5d8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800c5da:	e008      	b.n	800c5ee <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800c5dc:	f7fc ff76 	bl	80094cc <HAL_GetTick>
 800c5e0:	4602      	mov	r2, r0
 800c5e2:	693b      	ldr	r3, [r7, #16]
 800c5e4:	1ad3      	subs	r3, r2, r3
 800c5e6:	2b02      	cmp	r3, #2
 800c5e8:	d901      	bls.n	800c5ee <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800c5ea:	2303      	movs	r3, #3
 800c5ec:	e11c      	b.n	800c828 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800c5ee:	4b66      	ldr	r3, [pc, #408]	@ (800c788 <HAL_RCC_OscConfig+0x778>)
 800c5f0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800c5f4:	f003 0302 	and.w	r3, r3, #2
 800c5f8:	2b00      	cmp	r3, #0
 800c5fa:	d0ef      	beq.n	800c5dc <HAL_RCC_OscConfig+0x5cc>
 800c5fc:	e01b      	b.n	800c636 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800c5fe:	4b62      	ldr	r3, [pc, #392]	@ (800c788 <HAL_RCC_OscConfig+0x778>)
 800c600:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800c604:	4a60      	ldr	r2, [pc, #384]	@ (800c788 <HAL_RCC_OscConfig+0x778>)
 800c606:	f023 0301 	bic.w	r3, r3, #1
 800c60a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c60e:	f7fc ff5d 	bl	80094cc <HAL_GetTick>
 800c612:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800c614:	e008      	b.n	800c628 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800c616:	f7fc ff59 	bl	80094cc <HAL_GetTick>
 800c61a:	4602      	mov	r2, r0
 800c61c:	693b      	ldr	r3, [r7, #16]
 800c61e:	1ad3      	subs	r3, r2, r3
 800c620:	2b02      	cmp	r3, #2
 800c622:	d901      	bls.n	800c628 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 800c624:	2303      	movs	r3, #3
 800c626:	e0ff      	b.n	800c828 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800c628:	4b57      	ldr	r3, [pc, #348]	@ (800c788 <HAL_RCC_OscConfig+0x778>)
 800c62a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800c62e:	f003 0302 	and.w	r3, r3, #2
 800c632:	2b00      	cmp	r3, #0
 800c634:	d1ef      	bne.n	800c616 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800c636:	687b      	ldr	r3, [r7, #4]
 800c638:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c63a:	2b00      	cmp	r3, #0
 800c63c:	f000 80f3 	beq.w	800c826 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800c640:	687b      	ldr	r3, [r7, #4]
 800c642:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c644:	2b02      	cmp	r3, #2
 800c646:	f040 80c9 	bne.w	800c7dc <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800c64a:	4b4f      	ldr	r3, [pc, #316]	@ (800c788 <HAL_RCC_OscConfig+0x778>)
 800c64c:	68db      	ldr	r3, [r3, #12]
 800c64e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800c650:	697b      	ldr	r3, [r7, #20]
 800c652:	f003 0203 	and.w	r2, r3, #3
 800c656:	687b      	ldr	r3, [r7, #4]
 800c658:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c65a:	429a      	cmp	r2, r3
 800c65c:	d12c      	bne.n	800c6b8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800c65e:	697b      	ldr	r3, [r7, #20]
 800c660:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800c664:	687b      	ldr	r3, [r7, #4]
 800c666:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c668:	3b01      	subs	r3, #1
 800c66a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800c66c:	429a      	cmp	r2, r3
 800c66e:	d123      	bne.n	800c6b8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800c670:	697b      	ldr	r3, [r7, #20]
 800c672:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800c676:	687b      	ldr	r3, [r7, #4]
 800c678:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c67a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800c67c:	429a      	cmp	r2, r3
 800c67e:	d11b      	bne.n	800c6b8 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800c680:	697b      	ldr	r3, [r7, #20]
 800c682:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800c686:	687b      	ldr	r3, [r7, #4]
 800c688:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c68a:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800c68c:	429a      	cmp	r2, r3
 800c68e:	d113      	bne.n	800c6b8 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800c690:	697b      	ldr	r3, [r7, #20]
 800c692:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800c696:	687b      	ldr	r3, [r7, #4]
 800c698:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c69a:	085b      	lsrs	r3, r3, #1
 800c69c:	3b01      	subs	r3, #1
 800c69e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800c6a0:	429a      	cmp	r2, r3
 800c6a2:	d109      	bne.n	800c6b8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800c6a4:	697b      	ldr	r3, [r7, #20]
 800c6a6:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800c6aa:	687b      	ldr	r3, [r7, #4]
 800c6ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c6ae:	085b      	lsrs	r3, r3, #1
 800c6b0:	3b01      	subs	r3, #1
 800c6b2:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800c6b4:	429a      	cmp	r2, r3
 800c6b6:	d06b      	beq.n	800c790 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800c6b8:	69bb      	ldr	r3, [r7, #24]
 800c6ba:	2b0c      	cmp	r3, #12
 800c6bc:	d062      	beq.n	800c784 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800c6be:	4b32      	ldr	r3, [pc, #200]	@ (800c788 <HAL_RCC_OscConfig+0x778>)
 800c6c0:	681b      	ldr	r3, [r3, #0]
 800c6c2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800c6c6:	2b00      	cmp	r3, #0
 800c6c8:	d001      	beq.n	800c6ce <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 800c6ca:	2301      	movs	r3, #1
 800c6cc:	e0ac      	b.n	800c828 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800c6ce:	4b2e      	ldr	r3, [pc, #184]	@ (800c788 <HAL_RCC_OscConfig+0x778>)
 800c6d0:	681b      	ldr	r3, [r3, #0]
 800c6d2:	4a2d      	ldr	r2, [pc, #180]	@ (800c788 <HAL_RCC_OscConfig+0x778>)
 800c6d4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800c6d8:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800c6da:	f7fc fef7 	bl	80094cc <HAL_GetTick>
 800c6de:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800c6e0:	e008      	b.n	800c6f4 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c6e2:	f7fc fef3 	bl	80094cc <HAL_GetTick>
 800c6e6:	4602      	mov	r2, r0
 800c6e8:	693b      	ldr	r3, [r7, #16]
 800c6ea:	1ad3      	subs	r3, r2, r3
 800c6ec:	2b02      	cmp	r3, #2
 800c6ee:	d901      	bls.n	800c6f4 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 800c6f0:	2303      	movs	r3, #3
 800c6f2:	e099      	b.n	800c828 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800c6f4:	4b24      	ldr	r3, [pc, #144]	@ (800c788 <HAL_RCC_OscConfig+0x778>)
 800c6f6:	681b      	ldr	r3, [r3, #0]
 800c6f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c6fc:	2b00      	cmp	r3, #0
 800c6fe:	d1f0      	bne.n	800c6e2 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800c700:	4b21      	ldr	r3, [pc, #132]	@ (800c788 <HAL_RCC_OscConfig+0x778>)
 800c702:	68da      	ldr	r2, [r3, #12]
 800c704:	4b21      	ldr	r3, [pc, #132]	@ (800c78c <HAL_RCC_OscConfig+0x77c>)
 800c706:	4013      	ands	r3, r2
 800c708:	687a      	ldr	r2, [r7, #4]
 800c70a:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800c70c:	687a      	ldr	r2, [r7, #4]
 800c70e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800c710:	3a01      	subs	r2, #1
 800c712:	0112      	lsls	r2, r2, #4
 800c714:	4311      	orrs	r1, r2
 800c716:	687a      	ldr	r2, [r7, #4]
 800c718:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800c71a:	0212      	lsls	r2, r2, #8
 800c71c:	4311      	orrs	r1, r2
 800c71e:	687a      	ldr	r2, [r7, #4]
 800c720:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800c722:	0852      	lsrs	r2, r2, #1
 800c724:	3a01      	subs	r2, #1
 800c726:	0552      	lsls	r2, r2, #21
 800c728:	4311      	orrs	r1, r2
 800c72a:	687a      	ldr	r2, [r7, #4]
 800c72c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800c72e:	0852      	lsrs	r2, r2, #1
 800c730:	3a01      	subs	r2, #1
 800c732:	0652      	lsls	r2, r2, #25
 800c734:	4311      	orrs	r1, r2
 800c736:	687a      	ldr	r2, [r7, #4]
 800c738:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800c73a:	06d2      	lsls	r2, r2, #27
 800c73c:	430a      	orrs	r2, r1
 800c73e:	4912      	ldr	r1, [pc, #72]	@ (800c788 <HAL_RCC_OscConfig+0x778>)
 800c740:	4313      	orrs	r3, r2
 800c742:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800c744:	4b10      	ldr	r3, [pc, #64]	@ (800c788 <HAL_RCC_OscConfig+0x778>)
 800c746:	681b      	ldr	r3, [r3, #0]
 800c748:	4a0f      	ldr	r2, [pc, #60]	@ (800c788 <HAL_RCC_OscConfig+0x778>)
 800c74a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800c74e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800c750:	4b0d      	ldr	r3, [pc, #52]	@ (800c788 <HAL_RCC_OscConfig+0x778>)
 800c752:	68db      	ldr	r3, [r3, #12]
 800c754:	4a0c      	ldr	r2, [pc, #48]	@ (800c788 <HAL_RCC_OscConfig+0x778>)
 800c756:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800c75a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800c75c:	f7fc feb6 	bl	80094cc <HAL_GetTick>
 800c760:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c762:	e008      	b.n	800c776 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c764:	f7fc feb2 	bl	80094cc <HAL_GetTick>
 800c768:	4602      	mov	r2, r0
 800c76a:	693b      	ldr	r3, [r7, #16]
 800c76c:	1ad3      	subs	r3, r2, r3
 800c76e:	2b02      	cmp	r3, #2
 800c770:	d901      	bls.n	800c776 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 800c772:	2303      	movs	r3, #3
 800c774:	e058      	b.n	800c828 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c776:	4b04      	ldr	r3, [pc, #16]	@ (800c788 <HAL_RCC_OscConfig+0x778>)
 800c778:	681b      	ldr	r3, [r3, #0]
 800c77a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c77e:	2b00      	cmp	r3, #0
 800c780:	d0f0      	beq.n	800c764 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800c782:	e050      	b.n	800c826 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800c784:	2301      	movs	r3, #1
 800c786:	e04f      	b.n	800c828 <HAL_RCC_OscConfig+0x818>
 800c788:	40021000 	.word	0x40021000
 800c78c:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c790:	4b27      	ldr	r3, [pc, #156]	@ (800c830 <HAL_RCC_OscConfig+0x820>)
 800c792:	681b      	ldr	r3, [r3, #0]
 800c794:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c798:	2b00      	cmp	r3, #0
 800c79a:	d144      	bne.n	800c826 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800c79c:	4b24      	ldr	r3, [pc, #144]	@ (800c830 <HAL_RCC_OscConfig+0x820>)
 800c79e:	681b      	ldr	r3, [r3, #0]
 800c7a0:	4a23      	ldr	r2, [pc, #140]	@ (800c830 <HAL_RCC_OscConfig+0x820>)
 800c7a2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800c7a6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800c7a8:	4b21      	ldr	r3, [pc, #132]	@ (800c830 <HAL_RCC_OscConfig+0x820>)
 800c7aa:	68db      	ldr	r3, [r3, #12]
 800c7ac:	4a20      	ldr	r2, [pc, #128]	@ (800c830 <HAL_RCC_OscConfig+0x820>)
 800c7ae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800c7b2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800c7b4:	f7fc fe8a 	bl	80094cc <HAL_GetTick>
 800c7b8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c7ba:	e008      	b.n	800c7ce <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c7bc:	f7fc fe86 	bl	80094cc <HAL_GetTick>
 800c7c0:	4602      	mov	r2, r0
 800c7c2:	693b      	ldr	r3, [r7, #16]
 800c7c4:	1ad3      	subs	r3, r2, r3
 800c7c6:	2b02      	cmp	r3, #2
 800c7c8:	d901      	bls.n	800c7ce <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 800c7ca:	2303      	movs	r3, #3
 800c7cc:	e02c      	b.n	800c828 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c7ce:	4b18      	ldr	r3, [pc, #96]	@ (800c830 <HAL_RCC_OscConfig+0x820>)
 800c7d0:	681b      	ldr	r3, [r3, #0]
 800c7d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c7d6:	2b00      	cmp	r3, #0
 800c7d8:	d0f0      	beq.n	800c7bc <HAL_RCC_OscConfig+0x7ac>
 800c7da:	e024      	b.n	800c826 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800c7dc:	69bb      	ldr	r3, [r7, #24]
 800c7de:	2b0c      	cmp	r3, #12
 800c7e0:	d01f      	beq.n	800c822 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800c7e2:	4b13      	ldr	r3, [pc, #76]	@ (800c830 <HAL_RCC_OscConfig+0x820>)
 800c7e4:	681b      	ldr	r3, [r3, #0]
 800c7e6:	4a12      	ldr	r2, [pc, #72]	@ (800c830 <HAL_RCC_OscConfig+0x820>)
 800c7e8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800c7ec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c7ee:	f7fc fe6d 	bl	80094cc <HAL_GetTick>
 800c7f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800c7f4:	e008      	b.n	800c808 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c7f6:	f7fc fe69 	bl	80094cc <HAL_GetTick>
 800c7fa:	4602      	mov	r2, r0
 800c7fc:	693b      	ldr	r3, [r7, #16]
 800c7fe:	1ad3      	subs	r3, r2, r3
 800c800:	2b02      	cmp	r3, #2
 800c802:	d901      	bls.n	800c808 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 800c804:	2303      	movs	r3, #3
 800c806:	e00f      	b.n	800c828 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800c808:	4b09      	ldr	r3, [pc, #36]	@ (800c830 <HAL_RCC_OscConfig+0x820>)
 800c80a:	681b      	ldr	r3, [r3, #0]
 800c80c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c810:	2b00      	cmp	r3, #0
 800c812:	d1f0      	bne.n	800c7f6 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 800c814:	4b06      	ldr	r3, [pc, #24]	@ (800c830 <HAL_RCC_OscConfig+0x820>)
 800c816:	68da      	ldr	r2, [r3, #12]
 800c818:	4905      	ldr	r1, [pc, #20]	@ (800c830 <HAL_RCC_OscConfig+0x820>)
 800c81a:	4b06      	ldr	r3, [pc, #24]	@ (800c834 <HAL_RCC_OscConfig+0x824>)
 800c81c:	4013      	ands	r3, r2
 800c81e:	60cb      	str	r3, [r1, #12]
 800c820:	e001      	b.n	800c826 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800c822:	2301      	movs	r3, #1
 800c824:	e000      	b.n	800c828 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 800c826:	2300      	movs	r3, #0
}
 800c828:	4618      	mov	r0, r3
 800c82a:	3720      	adds	r7, #32
 800c82c:	46bd      	mov	sp, r7
 800c82e:	bd80      	pop	{r7, pc}
 800c830:	40021000 	.word	0x40021000
 800c834:	feeefffc 	.word	0xfeeefffc

0800c838 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800c838:	b580      	push	{r7, lr}
 800c83a:	b084      	sub	sp, #16
 800c83c:	af00      	add	r7, sp, #0
 800c83e:	6078      	str	r0, [r7, #4]
 800c840:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800c842:	687b      	ldr	r3, [r7, #4]
 800c844:	2b00      	cmp	r3, #0
 800c846:	d101      	bne.n	800c84c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800c848:	2301      	movs	r3, #1
 800c84a:	e0e7      	b.n	800ca1c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800c84c:	4b75      	ldr	r3, [pc, #468]	@ (800ca24 <HAL_RCC_ClockConfig+0x1ec>)
 800c84e:	681b      	ldr	r3, [r3, #0]
 800c850:	f003 0307 	and.w	r3, r3, #7
 800c854:	683a      	ldr	r2, [r7, #0]
 800c856:	429a      	cmp	r2, r3
 800c858:	d910      	bls.n	800c87c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c85a:	4b72      	ldr	r3, [pc, #456]	@ (800ca24 <HAL_RCC_ClockConfig+0x1ec>)
 800c85c:	681b      	ldr	r3, [r3, #0]
 800c85e:	f023 0207 	bic.w	r2, r3, #7
 800c862:	4970      	ldr	r1, [pc, #448]	@ (800ca24 <HAL_RCC_ClockConfig+0x1ec>)
 800c864:	683b      	ldr	r3, [r7, #0]
 800c866:	4313      	orrs	r3, r2
 800c868:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800c86a:	4b6e      	ldr	r3, [pc, #440]	@ (800ca24 <HAL_RCC_ClockConfig+0x1ec>)
 800c86c:	681b      	ldr	r3, [r3, #0]
 800c86e:	f003 0307 	and.w	r3, r3, #7
 800c872:	683a      	ldr	r2, [r7, #0]
 800c874:	429a      	cmp	r2, r3
 800c876:	d001      	beq.n	800c87c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800c878:	2301      	movs	r3, #1
 800c87a:	e0cf      	b.n	800ca1c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800c87c:	687b      	ldr	r3, [r7, #4]
 800c87e:	681b      	ldr	r3, [r3, #0]
 800c880:	f003 0302 	and.w	r3, r3, #2
 800c884:	2b00      	cmp	r3, #0
 800c886:	d010      	beq.n	800c8aa <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800c888:	687b      	ldr	r3, [r7, #4]
 800c88a:	689a      	ldr	r2, [r3, #8]
 800c88c:	4b66      	ldr	r3, [pc, #408]	@ (800ca28 <HAL_RCC_ClockConfig+0x1f0>)
 800c88e:	689b      	ldr	r3, [r3, #8]
 800c890:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800c894:	429a      	cmp	r2, r3
 800c896:	d908      	bls.n	800c8aa <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800c898:	4b63      	ldr	r3, [pc, #396]	@ (800ca28 <HAL_RCC_ClockConfig+0x1f0>)
 800c89a:	689b      	ldr	r3, [r3, #8]
 800c89c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800c8a0:	687b      	ldr	r3, [r7, #4]
 800c8a2:	689b      	ldr	r3, [r3, #8]
 800c8a4:	4960      	ldr	r1, [pc, #384]	@ (800ca28 <HAL_RCC_ClockConfig+0x1f0>)
 800c8a6:	4313      	orrs	r3, r2
 800c8a8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800c8aa:	687b      	ldr	r3, [r7, #4]
 800c8ac:	681b      	ldr	r3, [r3, #0]
 800c8ae:	f003 0301 	and.w	r3, r3, #1
 800c8b2:	2b00      	cmp	r3, #0
 800c8b4:	d04c      	beq.n	800c950 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800c8b6:	687b      	ldr	r3, [r7, #4]
 800c8b8:	685b      	ldr	r3, [r3, #4]
 800c8ba:	2b03      	cmp	r3, #3
 800c8bc:	d107      	bne.n	800c8ce <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c8be:	4b5a      	ldr	r3, [pc, #360]	@ (800ca28 <HAL_RCC_ClockConfig+0x1f0>)
 800c8c0:	681b      	ldr	r3, [r3, #0]
 800c8c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c8c6:	2b00      	cmp	r3, #0
 800c8c8:	d121      	bne.n	800c90e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800c8ca:	2301      	movs	r3, #1
 800c8cc:	e0a6      	b.n	800ca1c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800c8ce:	687b      	ldr	r3, [r7, #4]
 800c8d0:	685b      	ldr	r3, [r3, #4]
 800c8d2:	2b02      	cmp	r3, #2
 800c8d4:	d107      	bne.n	800c8e6 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800c8d6:	4b54      	ldr	r3, [pc, #336]	@ (800ca28 <HAL_RCC_ClockConfig+0x1f0>)
 800c8d8:	681b      	ldr	r3, [r3, #0]
 800c8da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c8de:	2b00      	cmp	r3, #0
 800c8e0:	d115      	bne.n	800c90e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800c8e2:	2301      	movs	r3, #1
 800c8e4:	e09a      	b.n	800ca1c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800c8e6:	687b      	ldr	r3, [r7, #4]
 800c8e8:	685b      	ldr	r3, [r3, #4]
 800c8ea:	2b00      	cmp	r3, #0
 800c8ec:	d107      	bne.n	800c8fe <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800c8ee:	4b4e      	ldr	r3, [pc, #312]	@ (800ca28 <HAL_RCC_ClockConfig+0x1f0>)
 800c8f0:	681b      	ldr	r3, [r3, #0]
 800c8f2:	f003 0302 	and.w	r3, r3, #2
 800c8f6:	2b00      	cmp	r3, #0
 800c8f8:	d109      	bne.n	800c90e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800c8fa:	2301      	movs	r3, #1
 800c8fc:	e08e      	b.n	800ca1c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800c8fe:	4b4a      	ldr	r3, [pc, #296]	@ (800ca28 <HAL_RCC_ClockConfig+0x1f0>)
 800c900:	681b      	ldr	r3, [r3, #0]
 800c902:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c906:	2b00      	cmp	r3, #0
 800c908:	d101      	bne.n	800c90e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800c90a:	2301      	movs	r3, #1
 800c90c:	e086      	b.n	800ca1c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800c90e:	4b46      	ldr	r3, [pc, #280]	@ (800ca28 <HAL_RCC_ClockConfig+0x1f0>)
 800c910:	689b      	ldr	r3, [r3, #8]
 800c912:	f023 0203 	bic.w	r2, r3, #3
 800c916:	687b      	ldr	r3, [r7, #4]
 800c918:	685b      	ldr	r3, [r3, #4]
 800c91a:	4943      	ldr	r1, [pc, #268]	@ (800ca28 <HAL_RCC_ClockConfig+0x1f0>)
 800c91c:	4313      	orrs	r3, r2
 800c91e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c920:	f7fc fdd4 	bl	80094cc <HAL_GetTick>
 800c924:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c926:	e00a      	b.n	800c93e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c928:	f7fc fdd0 	bl	80094cc <HAL_GetTick>
 800c92c:	4602      	mov	r2, r0
 800c92e:	68fb      	ldr	r3, [r7, #12]
 800c930:	1ad3      	subs	r3, r2, r3
 800c932:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c936:	4293      	cmp	r3, r2
 800c938:	d901      	bls.n	800c93e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800c93a:	2303      	movs	r3, #3
 800c93c:	e06e      	b.n	800ca1c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c93e:	4b3a      	ldr	r3, [pc, #232]	@ (800ca28 <HAL_RCC_ClockConfig+0x1f0>)
 800c940:	689b      	ldr	r3, [r3, #8]
 800c942:	f003 020c 	and.w	r2, r3, #12
 800c946:	687b      	ldr	r3, [r7, #4]
 800c948:	685b      	ldr	r3, [r3, #4]
 800c94a:	009b      	lsls	r3, r3, #2
 800c94c:	429a      	cmp	r2, r3
 800c94e:	d1eb      	bne.n	800c928 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800c950:	687b      	ldr	r3, [r7, #4]
 800c952:	681b      	ldr	r3, [r3, #0]
 800c954:	f003 0302 	and.w	r3, r3, #2
 800c958:	2b00      	cmp	r3, #0
 800c95a:	d010      	beq.n	800c97e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800c95c:	687b      	ldr	r3, [r7, #4]
 800c95e:	689a      	ldr	r2, [r3, #8]
 800c960:	4b31      	ldr	r3, [pc, #196]	@ (800ca28 <HAL_RCC_ClockConfig+0x1f0>)
 800c962:	689b      	ldr	r3, [r3, #8]
 800c964:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800c968:	429a      	cmp	r2, r3
 800c96a:	d208      	bcs.n	800c97e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800c96c:	4b2e      	ldr	r3, [pc, #184]	@ (800ca28 <HAL_RCC_ClockConfig+0x1f0>)
 800c96e:	689b      	ldr	r3, [r3, #8]
 800c970:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800c974:	687b      	ldr	r3, [r7, #4]
 800c976:	689b      	ldr	r3, [r3, #8]
 800c978:	492b      	ldr	r1, [pc, #172]	@ (800ca28 <HAL_RCC_ClockConfig+0x1f0>)
 800c97a:	4313      	orrs	r3, r2
 800c97c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800c97e:	4b29      	ldr	r3, [pc, #164]	@ (800ca24 <HAL_RCC_ClockConfig+0x1ec>)
 800c980:	681b      	ldr	r3, [r3, #0]
 800c982:	f003 0307 	and.w	r3, r3, #7
 800c986:	683a      	ldr	r2, [r7, #0]
 800c988:	429a      	cmp	r2, r3
 800c98a:	d210      	bcs.n	800c9ae <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c98c:	4b25      	ldr	r3, [pc, #148]	@ (800ca24 <HAL_RCC_ClockConfig+0x1ec>)
 800c98e:	681b      	ldr	r3, [r3, #0]
 800c990:	f023 0207 	bic.w	r2, r3, #7
 800c994:	4923      	ldr	r1, [pc, #140]	@ (800ca24 <HAL_RCC_ClockConfig+0x1ec>)
 800c996:	683b      	ldr	r3, [r7, #0]
 800c998:	4313      	orrs	r3, r2
 800c99a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800c99c:	4b21      	ldr	r3, [pc, #132]	@ (800ca24 <HAL_RCC_ClockConfig+0x1ec>)
 800c99e:	681b      	ldr	r3, [r3, #0]
 800c9a0:	f003 0307 	and.w	r3, r3, #7
 800c9a4:	683a      	ldr	r2, [r7, #0]
 800c9a6:	429a      	cmp	r2, r3
 800c9a8:	d001      	beq.n	800c9ae <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800c9aa:	2301      	movs	r3, #1
 800c9ac:	e036      	b.n	800ca1c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c9ae:	687b      	ldr	r3, [r7, #4]
 800c9b0:	681b      	ldr	r3, [r3, #0]
 800c9b2:	f003 0304 	and.w	r3, r3, #4
 800c9b6:	2b00      	cmp	r3, #0
 800c9b8:	d008      	beq.n	800c9cc <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800c9ba:	4b1b      	ldr	r3, [pc, #108]	@ (800ca28 <HAL_RCC_ClockConfig+0x1f0>)
 800c9bc:	689b      	ldr	r3, [r3, #8]
 800c9be:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800c9c2:	687b      	ldr	r3, [r7, #4]
 800c9c4:	68db      	ldr	r3, [r3, #12]
 800c9c6:	4918      	ldr	r1, [pc, #96]	@ (800ca28 <HAL_RCC_ClockConfig+0x1f0>)
 800c9c8:	4313      	orrs	r3, r2
 800c9ca:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c9cc:	687b      	ldr	r3, [r7, #4]
 800c9ce:	681b      	ldr	r3, [r3, #0]
 800c9d0:	f003 0308 	and.w	r3, r3, #8
 800c9d4:	2b00      	cmp	r3, #0
 800c9d6:	d009      	beq.n	800c9ec <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800c9d8:	4b13      	ldr	r3, [pc, #76]	@ (800ca28 <HAL_RCC_ClockConfig+0x1f0>)
 800c9da:	689b      	ldr	r3, [r3, #8]
 800c9dc:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800c9e0:	687b      	ldr	r3, [r7, #4]
 800c9e2:	691b      	ldr	r3, [r3, #16]
 800c9e4:	00db      	lsls	r3, r3, #3
 800c9e6:	4910      	ldr	r1, [pc, #64]	@ (800ca28 <HAL_RCC_ClockConfig+0x1f0>)
 800c9e8:	4313      	orrs	r3, r2
 800c9ea:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800c9ec:	f000 f824 	bl	800ca38 <HAL_RCC_GetSysClockFreq>
 800c9f0:	4602      	mov	r2, r0
 800c9f2:	4b0d      	ldr	r3, [pc, #52]	@ (800ca28 <HAL_RCC_ClockConfig+0x1f0>)
 800c9f4:	689b      	ldr	r3, [r3, #8]
 800c9f6:	091b      	lsrs	r3, r3, #4
 800c9f8:	f003 030f 	and.w	r3, r3, #15
 800c9fc:	490b      	ldr	r1, [pc, #44]	@ (800ca2c <HAL_RCC_ClockConfig+0x1f4>)
 800c9fe:	5ccb      	ldrb	r3, [r1, r3]
 800ca00:	f003 031f 	and.w	r3, r3, #31
 800ca04:	fa22 f303 	lsr.w	r3, r2, r3
 800ca08:	4a09      	ldr	r2, [pc, #36]	@ (800ca30 <HAL_RCC_ClockConfig+0x1f8>)
 800ca0a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800ca0c:	4b09      	ldr	r3, [pc, #36]	@ (800ca34 <HAL_RCC_ClockConfig+0x1fc>)
 800ca0e:	681b      	ldr	r3, [r3, #0]
 800ca10:	4618      	mov	r0, r3
 800ca12:	f7fc fd0b 	bl	800942c <HAL_InitTick>
 800ca16:	4603      	mov	r3, r0
 800ca18:	72fb      	strb	r3, [r7, #11]

  return status;
 800ca1a:	7afb      	ldrb	r3, [r7, #11]
}
 800ca1c:	4618      	mov	r0, r3
 800ca1e:	3710      	adds	r7, #16
 800ca20:	46bd      	mov	sp, r7
 800ca22:	bd80      	pop	{r7, pc}
 800ca24:	40022000 	.word	0x40022000
 800ca28:	40021000 	.word	0x40021000
 800ca2c:	080112e0 	.word	0x080112e0
 800ca30:	2000005c 	.word	0x2000005c
 800ca34:	20000060 	.word	0x20000060

0800ca38 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800ca38:	b480      	push	{r7}
 800ca3a:	b089      	sub	sp, #36	@ 0x24
 800ca3c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800ca3e:	2300      	movs	r3, #0
 800ca40:	61fb      	str	r3, [r7, #28]
 800ca42:	2300      	movs	r3, #0
 800ca44:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800ca46:	4b3e      	ldr	r3, [pc, #248]	@ (800cb40 <HAL_RCC_GetSysClockFreq+0x108>)
 800ca48:	689b      	ldr	r3, [r3, #8]
 800ca4a:	f003 030c 	and.w	r3, r3, #12
 800ca4e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800ca50:	4b3b      	ldr	r3, [pc, #236]	@ (800cb40 <HAL_RCC_GetSysClockFreq+0x108>)
 800ca52:	68db      	ldr	r3, [r3, #12]
 800ca54:	f003 0303 	and.w	r3, r3, #3
 800ca58:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800ca5a:	693b      	ldr	r3, [r7, #16]
 800ca5c:	2b00      	cmp	r3, #0
 800ca5e:	d005      	beq.n	800ca6c <HAL_RCC_GetSysClockFreq+0x34>
 800ca60:	693b      	ldr	r3, [r7, #16]
 800ca62:	2b0c      	cmp	r3, #12
 800ca64:	d121      	bne.n	800caaa <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800ca66:	68fb      	ldr	r3, [r7, #12]
 800ca68:	2b01      	cmp	r3, #1
 800ca6a:	d11e      	bne.n	800caaa <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800ca6c:	4b34      	ldr	r3, [pc, #208]	@ (800cb40 <HAL_RCC_GetSysClockFreq+0x108>)
 800ca6e:	681b      	ldr	r3, [r3, #0]
 800ca70:	f003 0308 	and.w	r3, r3, #8
 800ca74:	2b00      	cmp	r3, #0
 800ca76:	d107      	bne.n	800ca88 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800ca78:	4b31      	ldr	r3, [pc, #196]	@ (800cb40 <HAL_RCC_GetSysClockFreq+0x108>)
 800ca7a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800ca7e:	0a1b      	lsrs	r3, r3, #8
 800ca80:	f003 030f 	and.w	r3, r3, #15
 800ca84:	61fb      	str	r3, [r7, #28]
 800ca86:	e005      	b.n	800ca94 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800ca88:	4b2d      	ldr	r3, [pc, #180]	@ (800cb40 <HAL_RCC_GetSysClockFreq+0x108>)
 800ca8a:	681b      	ldr	r3, [r3, #0]
 800ca8c:	091b      	lsrs	r3, r3, #4
 800ca8e:	f003 030f 	and.w	r3, r3, #15
 800ca92:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800ca94:	4a2b      	ldr	r2, [pc, #172]	@ (800cb44 <HAL_RCC_GetSysClockFreq+0x10c>)
 800ca96:	69fb      	ldr	r3, [r7, #28]
 800ca98:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ca9c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800ca9e:	693b      	ldr	r3, [r7, #16]
 800caa0:	2b00      	cmp	r3, #0
 800caa2:	d10d      	bne.n	800cac0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800caa4:	69fb      	ldr	r3, [r7, #28]
 800caa6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800caa8:	e00a      	b.n	800cac0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800caaa:	693b      	ldr	r3, [r7, #16]
 800caac:	2b04      	cmp	r3, #4
 800caae:	d102      	bne.n	800cab6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800cab0:	4b25      	ldr	r3, [pc, #148]	@ (800cb48 <HAL_RCC_GetSysClockFreq+0x110>)
 800cab2:	61bb      	str	r3, [r7, #24]
 800cab4:	e004      	b.n	800cac0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800cab6:	693b      	ldr	r3, [r7, #16]
 800cab8:	2b08      	cmp	r3, #8
 800caba:	d101      	bne.n	800cac0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800cabc:	4b23      	ldr	r3, [pc, #140]	@ (800cb4c <HAL_RCC_GetSysClockFreq+0x114>)
 800cabe:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800cac0:	693b      	ldr	r3, [r7, #16]
 800cac2:	2b0c      	cmp	r3, #12
 800cac4:	d134      	bne.n	800cb30 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800cac6:	4b1e      	ldr	r3, [pc, #120]	@ (800cb40 <HAL_RCC_GetSysClockFreq+0x108>)
 800cac8:	68db      	ldr	r3, [r3, #12]
 800caca:	f003 0303 	and.w	r3, r3, #3
 800cace:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800cad0:	68bb      	ldr	r3, [r7, #8]
 800cad2:	2b02      	cmp	r3, #2
 800cad4:	d003      	beq.n	800cade <HAL_RCC_GetSysClockFreq+0xa6>
 800cad6:	68bb      	ldr	r3, [r7, #8]
 800cad8:	2b03      	cmp	r3, #3
 800cada:	d003      	beq.n	800cae4 <HAL_RCC_GetSysClockFreq+0xac>
 800cadc:	e005      	b.n	800caea <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800cade:	4b1a      	ldr	r3, [pc, #104]	@ (800cb48 <HAL_RCC_GetSysClockFreq+0x110>)
 800cae0:	617b      	str	r3, [r7, #20]
      break;
 800cae2:	e005      	b.n	800caf0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800cae4:	4b19      	ldr	r3, [pc, #100]	@ (800cb4c <HAL_RCC_GetSysClockFreq+0x114>)
 800cae6:	617b      	str	r3, [r7, #20]
      break;
 800cae8:	e002      	b.n	800caf0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800caea:	69fb      	ldr	r3, [r7, #28]
 800caec:	617b      	str	r3, [r7, #20]
      break;
 800caee:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800caf0:	4b13      	ldr	r3, [pc, #76]	@ (800cb40 <HAL_RCC_GetSysClockFreq+0x108>)
 800caf2:	68db      	ldr	r3, [r3, #12]
 800caf4:	091b      	lsrs	r3, r3, #4
 800caf6:	f003 0307 	and.w	r3, r3, #7
 800cafa:	3301      	adds	r3, #1
 800cafc:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800cafe:	4b10      	ldr	r3, [pc, #64]	@ (800cb40 <HAL_RCC_GetSysClockFreq+0x108>)
 800cb00:	68db      	ldr	r3, [r3, #12]
 800cb02:	0a1b      	lsrs	r3, r3, #8
 800cb04:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cb08:	697a      	ldr	r2, [r7, #20]
 800cb0a:	fb03 f202 	mul.w	r2, r3, r2
 800cb0e:	687b      	ldr	r3, [r7, #4]
 800cb10:	fbb2 f3f3 	udiv	r3, r2, r3
 800cb14:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800cb16:	4b0a      	ldr	r3, [pc, #40]	@ (800cb40 <HAL_RCC_GetSysClockFreq+0x108>)
 800cb18:	68db      	ldr	r3, [r3, #12]
 800cb1a:	0e5b      	lsrs	r3, r3, #25
 800cb1c:	f003 0303 	and.w	r3, r3, #3
 800cb20:	3301      	adds	r3, #1
 800cb22:	005b      	lsls	r3, r3, #1
 800cb24:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800cb26:	697a      	ldr	r2, [r7, #20]
 800cb28:	683b      	ldr	r3, [r7, #0]
 800cb2a:	fbb2 f3f3 	udiv	r3, r2, r3
 800cb2e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800cb30:	69bb      	ldr	r3, [r7, #24]
}
 800cb32:	4618      	mov	r0, r3
 800cb34:	3724      	adds	r7, #36	@ 0x24
 800cb36:	46bd      	mov	sp, r7
 800cb38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb3c:	4770      	bx	lr
 800cb3e:	bf00      	nop
 800cb40:	40021000 	.word	0x40021000
 800cb44:	080112f8 	.word	0x080112f8
 800cb48:	00f42400 	.word	0x00f42400
 800cb4c:	007a1200 	.word	0x007a1200

0800cb50 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800cb50:	b480      	push	{r7}
 800cb52:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800cb54:	4b03      	ldr	r3, [pc, #12]	@ (800cb64 <HAL_RCC_GetHCLKFreq+0x14>)
 800cb56:	681b      	ldr	r3, [r3, #0]
}
 800cb58:	4618      	mov	r0, r3
 800cb5a:	46bd      	mov	sp, r7
 800cb5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb60:	4770      	bx	lr
 800cb62:	bf00      	nop
 800cb64:	2000005c 	.word	0x2000005c

0800cb68 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800cb68:	b580      	push	{r7, lr}
 800cb6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800cb6c:	f7ff fff0 	bl	800cb50 <HAL_RCC_GetHCLKFreq>
 800cb70:	4602      	mov	r2, r0
 800cb72:	4b06      	ldr	r3, [pc, #24]	@ (800cb8c <HAL_RCC_GetPCLK1Freq+0x24>)
 800cb74:	689b      	ldr	r3, [r3, #8]
 800cb76:	0a1b      	lsrs	r3, r3, #8
 800cb78:	f003 0307 	and.w	r3, r3, #7
 800cb7c:	4904      	ldr	r1, [pc, #16]	@ (800cb90 <HAL_RCC_GetPCLK1Freq+0x28>)
 800cb7e:	5ccb      	ldrb	r3, [r1, r3]
 800cb80:	f003 031f 	and.w	r3, r3, #31
 800cb84:	fa22 f303 	lsr.w	r3, r2, r3
}
 800cb88:	4618      	mov	r0, r3
 800cb8a:	bd80      	pop	{r7, pc}
 800cb8c:	40021000 	.word	0x40021000
 800cb90:	080112f0 	.word	0x080112f0

0800cb94 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800cb94:	b580      	push	{r7, lr}
 800cb96:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800cb98:	f7ff ffda 	bl	800cb50 <HAL_RCC_GetHCLKFreq>
 800cb9c:	4602      	mov	r2, r0
 800cb9e:	4b06      	ldr	r3, [pc, #24]	@ (800cbb8 <HAL_RCC_GetPCLK2Freq+0x24>)
 800cba0:	689b      	ldr	r3, [r3, #8]
 800cba2:	0adb      	lsrs	r3, r3, #11
 800cba4:	f003 0307 	and.w	r3, r3, #7
 800cba8:	4904      	ldr	r1, [pc, #16]	@ (800cbbc <HAL_RCC_GetPCLK2Freq+0x28>)
 800cbaa:	5ccb      	ldrb	r3, [r1, r3]
 800cbac:	f003 031f 	and.w	r3, r3, #31
 800cbb0:	fa22 f303 	lsr.w	r3, r2, r3
}
 800cbb4:	4618      	mov	r0, r3
 800cbb6:	bd80      	pop	{r7, pc}
 800cbb8:	40021000 	.word	0x40021000
 800cbbc:	080112f0 	.word	0x080112f0

0800cbc0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800cbc0:	b580      	push	{r7, lr}
 800cbc2:	b086      	sub	sp, #24
 800cbc4:	af00      	add	r7, sp, #0
 800cbc6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800cbc8:	2300      	movs	r3, #0
 800cbca:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800cbcc:	4b2a      	ldr	r3, [pc, #168]	@ (800cc78 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800cbce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cbd0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800cbd4:	2b00      	cmp	r3, #0
 800cbd6:	d003      	beq.n	800cbe0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800cbd8:	f7ff f9b6 	bl	800bf48 <HAL_PWREx_GetVoltageRange>
 800cbdc:	6178      	str	r0, [r7, #20]
 800cbde:	e014      	b.n	800cc0a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800cbe0:	4b25      	ldr	r3, [pc, #148]	@ (800cc78 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800cbe2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cbe4:	4a24      	ldr	r2, [pc, #144]	@ (800cc78 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800cbe6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800cbea:	6593      	str	r3, [r2, #88]	@ 0x58
 800cbec:	4b22      	ldr	r3, [pc, #136]	@ (800cc78 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800cbee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cbf0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800cbf4:	60fb      	str	r3, [r7, #12]
 800cbf6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800cbf8:	f7ff f9a6 	bl	800bf48 <HAL_PWREx_GetVoltageRange>
 800cbfc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800cbfe:	4b1e      	ldr	r3, [pc, #120]	@ (800cc78 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800cc00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cc02:	4a1d      	ldr	r2, [pc, #116]	@ (800cc78 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800cc04:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800cc08:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800cc0a:	697b      	ldr	r3, [r7, #20]
 800cc0c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cc10:	d10b      	bne.n	800cc2a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800cc12:	687b      	ldr	r3, [r7, #4]
 800cc14:	2b80      	cmp	r3, #128	@ 0x80
 800cc16:	d919      	bls.n	800cc4c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800cc18:	687b      	ldr	r3, [r7, #4]
 800cc1a:	2ba0      	cmp	r3, #160	@ 0xa0
 800cc1c:	d902      	bls.n	800cc24 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800cc1e:	2302      	movs	r3, #2
 800cc20:	613b      	str	r3, [r7, #16]
 800cc22:	e013      	b.n	800cc4c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800cc24:	2301      	movs	r3, #1
 800cc26:	613b      	str	r3, [r7, #16]
 800cc28:	e010      	b.n	800cc4c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800cc2a:	687b      	ldr	r3, [r7, #4]
 800cc2c:	2b80      	cmp	r3, #128	@ 0x80
 800cc2e:	d902      	bls.n	800cc36 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800cc30:	2303      	movs	r3, #3
 800cc32:	613b      	str	r3, [r7, #16]
 800cc34:	e00a      	b.n	800cc4c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800cc36:	687b      	ldr	r3, [r7, #4]
 800cc38:	2b80      	cmp	r3, #128	@ 0x80
 800cc3a:	d102      	bne.n	800cc42 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800cc3c:	2302      	movs	r3, #2
 800cc3e:	613b      	str	r3, [r7, #16]
 800cc40:	e004      	b.n	800cc4c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800cc42:	687b      	ldr	r3, [r7, #4]
 800cc44:	2b70      	cmp	r3, #112	@ 0x70
 800cc46:	d101      	bne.n	800cc4c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800cc48:	2301      	movs	r3, #1
 800cc4a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800cc4c:	4b0b      	ldr	r3, [pc, #44]	@ (800cc7c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800cc4e:	681b      	ldr	r3, [r3, #0]
 800cc50:	f023 0207 	bic.w	r2, r3, #7
 800cc54:	4909      	ldr	r1, [pc, #36]	@ (800cc7c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800cc56:	693b      	ldr	r3, [r7, #16]
 800cc58:	4313      	orrs	r3, r2
 800cc5a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800cc5c:	4b07      	ldr	r3, [pc, #28]	@ (800cc7c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800cc5e:	681b      	ldr	r3, [r3, #0]
 800cc60:	f003 0307 	and.w	r3, r3, #7
 800cc64:	693a      	ldr	r2, [r7, #16]
 800cc66:	429a      	cmp	r2, r3
 800cc68:	d001      	beq.n	800cc6e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800cc6a:	2301      	movs	r3, #1
 800cc6c:	e000      	b.n	800cc70 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800cc6e:	2300      	movs	r3, #0
}
 800cc70:	4618      	mov	r0, r3
 800cc72:	3718      	adds	r7, #24
 800cc74:	46bd      	mov	sp, r7
 800cc76:	bd80      	pop	{r7, pc}
 800cc78:	40021000 	.word	0x40021000
 800cc7c:	40022000 	.word	0x40022000

0800cc80 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800cc80:	b580      	push	{r7, lr}
 800cc82:	b086      	sub	sp, #24
 800cc84:	af00      	add	r7, sp, #0
 800cc86:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800cc88:	2300      	movs	r3, #0
 800cc8a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800cc8c:	2300      	movs	r3, #0
 800cc8e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800cc90:	687b      	ldr	r3, [r7, #4]
 800cc92:	681b      	ldr	r3, [r3, #0]
 800cc94:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800cc98:	2b00      	cmp	r3, #0
 800cc9a:	d031      	beq.n	800cd00 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800cc9c:	687b      	ldr	r3, [r7, #4]
 800cc9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cca0:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800cca4:	d01a      	beq.n	800ccdc <HAL_RCCEx_PeriphCLKConfig+0x5c>
 800cca6:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800ccaa:	d814      	bhi.n	800ccd6 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800ccac:	2b00      	cmp	r3, #0
 800ccae:	d009      	beq.n	800ccc4 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800ccb0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800ccb4:	d10f      	bne.n	800ccd6 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 800ccb6:	4b5d      	ldr	r3, [pc, #372]	@ (800ce2c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800ccb8:	68db      	ldr	r3, [r3, #12]
 800ccba:	4a5c      	ldr	r2, [pc, #368]	@ (800ce2c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800ccbc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ccc0:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800ccc2:	e00c      	b.n	800ccde <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800ccc4:	687b      	ldr	r3, [r7, #4]
 800ccc6:	3304      	adds	r3, #4
 800ccc8:	2100      	movs	r1, #0
 800ccca:	4618      	mov	r0, r3
 800cccc:	f000 f9ce 	bl	800d06c <RCCEx_PLLSAI1_Config>
 800ccd0:	4603      	mov	r3, r0
 800ccd2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800ccd4:	e003      	b.n	800ccde <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800ccd6:	2301      	movs	r3, #1
 800ccd8:	74fb      	strb	r3, [r7, #19]
      break;
 800ccda:	e000      	b.n	800ccde <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 800ccdc:	bf00      	nop
    }

    if(ret == HAL_OK)
 800ccde:	7cfb      	ldrb	r3, [r7, #19]
 800cce0:	2b00      	cmp	r3, #0
 800cce2:	d10b      	bne.n	800ccfc <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800cce4:	4b51      	ldr	r3, [pc, #324]	@ (800ce2c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800cce6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ccea:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800ccee:	687b      	ldr	r3, [r7, #4]
 800ccf0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ccf2:	494e      	ldr	r1, [pc, #312]	@ (800ce2c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800ccf4:	4313      	orrs	r3, r2
 800ccf6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800ccfa:	e001      	b.n	800cd00 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ccfc:	7cfb      	ldrb	r3, [r7, #19]
 800ccfe:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800cd00:	687b      	ldr	r3, [r7, #4]
 800cd02:	681b      	ldr	r3, [r3, #0]
 800cd04:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800cd08:	2b00      	cmp	r3, #0
 800cd0a:	f000 809e 	beq.w	800ce4a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 800cd0e:	2300      	movs	r3, #0
 800cd10:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800cd12:	4b46      	ldr	r3, [pc, #280]	@ (800ce2c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800cd14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cd16:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800cd1a:	2b00      	cmp	r3, #0
 800cd1c:	d101      	bne.n	800cd22 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 800cd1e:	2301      	movs	r3, #1
 800cd20:	e000      	b.n	800cd24 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 800cd22:	2300      	movs	r3, #0
 800cd24:	2b00      	cmp	r3, #0
 800cd26:	d00d      	beq.n	800cd44 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800cd28:	4b40      	ldr	r3, [pc, #256]	@ (800ce2c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800cd2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cd2c:	4a3f      	ldr	r2, [pc, #252]	@ (800ce2c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800cd2e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800cd32:	6593      	str	r3, [r2, #88]	@ 0x58
 800cd34:	4b3d      	ldr	r3, [pc, #244]	@ (800ce2c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800cd36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cd38:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800cd3c:	60bb      	str	r3, [r7, #8]
 800cd3e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800cd40:	2301      	movs	r3, #1
 800cd42:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800cd44:	4b3a      	ldr	r3, [pc, #232]	@ (800ce30 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800cd46:	681b      	ldr	r3, [r3, #0]
 800cd48:	4a39      	ldr	r2, [pc, #228]	@ (800ce30 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800cd4a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800cd4e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800cd50:	f7fc fbbc 	bl	80094cc <HAL_GetTick>
 800cd54:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800cd56:	e009      	b.n	800cd6c <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800cd58:	f7fc fbb8 	bl	80094cc <HAL_GetTick>
 800cd5c:	4602      	mov	r2, r0
 800cd5e:	68fb      	ldr	r3, [r7, #12]
 800cd60:	1ad3      	subs	r3, r2, r3
 800cd62:	2b02      	cmp	r3, #2
 800cd64:	d902      	bls.n	800cd6c <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 800cd66:	2303      	movs	r3, #3
 800cd68:	74fb      	strb	r3, [r7, #19]
        break;
 800cd6a:	e005      	b.n	800cd78 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800cd6c:	4b30      	ldr	r3, [pc, #192]	@ (800ce30 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800cd6e:	681b      	ldr	r3, [r3, #0]
 800cd70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cd74:	2b00      	cmp	r3, #0
 800cd76:	d0ef      	beq.n	800cd58 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 800cd78:	7cfb      	ldrb	r3, [r7, #19]
 800cd7a:	2b00      	cmp	r3, #0
 800cd7c:	d15a      	bne.n	800ce34 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800cd7e:	4b2b      	ldr	r3, [pc, #172]	@ (800ce2c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800cd80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cd84:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800cd88:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800cd8a:	697b      	ldr	r3, [r7, #20]
 800cd8c:	2b00      	cmp	r3, #0
 800cd8e:	d01e      	beq.n	800cdce <HAL_RCCEx_PeriphCLKConfig+0x14e>
 800cd90:	687b      	ldr	r3, [r7, #4]
 800cd92:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cd94:	697a      	ldr	r2, [r7, #20]
 800cd96:	429a      	cmp	r2, r3
 800cd98:	d019      	beq.n	800cdce <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800cd9a:	4b24      	ldr	r3, [pc, #144]	@ (800ce2c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800cd9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cda0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800cda4:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800cda6:	4b21      	ldr	r3, [pc, #132]	@ (800ce2c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800cda8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cdac:	4a1f      	ldr	r2, [pc, #124]	@ (800ce2c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800cdae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800cdb2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800cdb6:	4b1d      	ldr	r3, [pc, #116]	@ (800ce2c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800cdb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cdbc:	4a1b      	ldr	r2, [pc, #108]	@ (800ce2c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800cdbe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800cdc2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800cdc6:	4a19      	ldr	r2, [pc, #100]	@ (800ce2c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800cdc8:	697b      	ldr	r3, [r7, #20]
 800cdca:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800cdce:	697b      	ldr	r3, [r7, #20]
 800cdd0:	f003 0301 	and.w	r3, r3, #1
 800cdd4:	2b00      	cmp	r3, #0
 800cdd6:	d016      	beq.n	800ce06 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cdd8:	f7fc fb78 	bl	80094cc <HAL_GetTick>
 800cddc:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800cdde:	e00b      	b.n	800cdf8 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800cde0:	f7fc fb74 	bl	80094cc <HAL_GetTick>
 800cde4:	4602      	mov	r2, r0
 800cde6:	68fb      	ldr	r3, [r7, #12]
 800cde8:	1ad3      	subs	r3, r2, r3
 800cdea:	f241 3288 	movw	r2, #5000	@ 0x1388
 800cdee:	4293      	cmp	r3, r2
 800cdf0:	d902      	bls.n	800cdf8 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 800cdf2:	2303      	movs	r3, #3
 800cdf4:	74fb      	strb	r3, [r7, #19]
            break;
 800cdf6:	e006      	b.n	800ce06 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800cdf8:	4b0c      	ldr	r3, [pc, #48]	@ (800ce2c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800cdfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cdfe:	f003 0302 	and.w	r3, r3, #2
 800ce02:	2b00      	cmp	r3, #0
 800ce04:	d0ec      	beq.n	800cde0 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 800ce06:	7cfb      	ldrb	r3, [r7, #19]
 800ce08:	2b00      	cmp	r3, #0
 800ce0a:	d10b      	bne.n	800ce24 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800ce0c:	4b07      	ldr	r3, [pc, #28]	@ (800ce2c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800ce0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ce12:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800ce16:	687b      	ldr	r3, [r7, #4]
 800ce18:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ce1a:	4904      	ldr	r1, [pc, #16]	@ (800ce2c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800ce1c:	4313      	orrs	r3, r2
 800ce1e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800ce22:	e009      	b.n	800ce38 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800ce24:	7cfb      	ldrb	r3, [r7, #19]
 800ce26:	74bb      	strb	r3, [r7, #18]
 800ce28:	e006      	b.n	800ce38 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 800ce2a:	bf00      	nop
 800ce2c:	40021000 	.word	0x40021000
 800ce30:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ce34:	7cfb      	ldrb	r3, [r7, #19]
 800ce36:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800ce38:	7c7b      	ldrb	r3, [r7, #17]
 800ce3a:	2b01      	cmp	r3, #1
 800ce3c:	d105      	bne.n	800ce4a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800ce3e:	4b8a      	ldr	r3, [pc, #552]	@ (800d068 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800ce40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ce42:	4a89      	ldr	r2, [pc, #548]	@ (800d068 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800ce44:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ce48:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800ce4a:	687b      	ldr	r3, [r7, #4]
 800ce4c:	681b      	ldr	r3, [r3, #0]
 800ce4e:	f003 0301 	and.w	r3, r3, #1
 800ce52:	2b00      	cmp	r3, #0
 800ce54:	d00a      	beq.n	800ce6c <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800ce56:	4b84      	ldr	r3, [pc, #528]	@ (800d068 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800ce58:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ce5c:	f023 0203 	bic.w	r2, r3, #3
 800ce60:	687b      	ldr	r3, [r7, #4]
 800ce62:	6a1b      	ldr	r3, [r3, #32]
 800ce64:	4980      	ldr	r1, [pc, #512]	@ (800d068 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800ce66:	4313      	orrs	r3, r2
 800ce68:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800ce6c:	687b      	ldr	r3, [r7, #4]
 800ce6e:	681b      	ldr	r3, [r3, #0]
 800ce70:	f003 0302 	and.w	r3, r3, #2
 800ce74:	2b00      	cmp	r3, #0
 800ce76:	d00a      	beq.n	800ce8e <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800ce78:	4b7b      	ldr	r3, [pc, #492]	@ (800d068 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800ce7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ce7e:	f023 020c 	bic.w	r2, r3, #12
 800ce82:	687b      	ldr	r3, [r7, #4]
 800ce84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ce86:	4978      	ldr	r1, [pc, #480]	@ (800d068 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800ce88:	4313      	orrs	r3, r2
 800ce8a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800ce8e:	687b      	ldr	r3, [r7, #4]
 800ce90:	681b      	ldr	r3, [r3, #0]
 800ce92:	f003 0320 	and.w	r3, r3, #32
 800ce96:	2b00      	cmp	r3, #0
 800ce98:	d00a      	beq.n	800ceb0 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800ce9a:	4b73      	ldr	r3, [pc, #460]	@ (800d068 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800ce9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cea0:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800cea4:	687b      	ldr	r3, [r7, #4]
 800cea6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cea8:	496f      	ldr	r1, [pc, #444]	@ (800d068 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800ceaa:	4313      	orrs	r3, r2
 800ceac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800ceb0:	687b      	ldr	r3, [r7, #4]
 800ceb2:	681b      	ldr	r3, [r3, #0]
 800ceb4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ceb8:	2b00      	cmp	r3, #0
 800ceba:	d00a      	beq.n	800ced2 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800cebc:	4b6a      	ldr	r3, [pc, #424]	@ (800d068 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800cebe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cec2:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800cec6:	687b      	ldr	r3, [r7, #4]
 800cec8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ceca:	4967      	ldr	r1, [pc, #412]	@ (800d068 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800cecc:	4313      	orrs	r3, r2
 800cece:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800ced2:	687b      	ldr	r3, [r7, #4]
 800ced4:	681b      	ldr	r3, [r3, #0]
 800ced6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ceda:	2b00      	cmp	r3, #0
 800cedc:	d00a      	beq.n	800cef4 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800cede:	4b62      	ldr	r3, [pc, #392]	@ (800d068 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800cee0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cee4:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800cee8:	687b      	ldr	r3, [r7, #4]
 800ceea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ceec:	495e      	ldr	r1, [pc, #376]	@ (800d068 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800ceee:	4313      	orrs	r3, r2
 800cef0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800cef4:	687b      	ldr	r3, [r7, #4]
 800cef6:	681b      	ldr	r3, [r3, #0]
 800cef8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cefc:	2b00      	cmp	r3, #0
 800cefe:	d00a      	beq.n	800cf16 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800cf00:	4b59      	ldr	r3, [pc, #356]	@ (800d068 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800cf02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cf06:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800cf0a:	687b      	ldr	r3, [r7, #4]
 800cf0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cf0e:	4956      	ldr	r1, [pc, #344]	@ (800d068 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800cf10:	4313      	orrs	r3, r2
 800cf12:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800cf16:	687b      	ldr	r3, [r7, #4]
 800cf18:	681b      	ldr	r3, [r3, #0]
 800cf1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cf1e:	2b00      	cmp	r3, #0
 800cf20:	d00a      	beq.n	800cf38 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800cf22:	4b51      	ldr	r3, [pc, #324]	@ (800d068 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800cf24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cf28:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800cf2c:	687b      	ldr	r3, [r7, #4]
 800cf2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cf30:	494d      	ldr	r1, [pc, #308]	@ (800d068 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800cf32:	4313      	orrs	r3, r2
 800cf34:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800cf38:	687b      	ldr	r3, [r7, #4]
 800cf3a:	681b      	ldr	r3, [r3, #0]
 800cf3c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800cf40:	2b00      	cmp	r3, #0
 800cf42:	d028      	beq.n	800cf96 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800cf44:	4b48      	ldr	r3, [pc, #288]	@ (800d068 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800cf46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cf4a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800cf4e:	687b      	ldr	r3, [r7, #4]
 800cf50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cf52:	4945      	ldr	r1, [pc, #276]	@ (800d068 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800cf54:	4313      	orrs	r3, r2
 800cf56:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800cf5a:	687b      	ldr	r3, [r7, #4]
 800cf5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cf5e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800cf62:	d106      	bne.n	800cf72 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800cf64:	4b40      	ldr	r3, [pc, #256]	@ (800d068 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800cf66:	68db      	ldr	r3, [r3, #12]
 800cf68:	4a3f      	ldr	r2, [pc, #252]	@ (800d068 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800cf6a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800cf6e:	60d3      	str	r3, [r2, #12]
 800cf70:	e011      	b.n	800cf96 <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800cf72:	687b      	ldr	r3, [r7, #4]
 800cf74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cf76:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800cf7a:	d10c      	bne.n	800cf96 <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800cf7c:	687b      	ldr	r3, [r7, #4]
 800cf7e:	3304      	adds	r3, #4
 800cf80:	2101      	movs	r1, #1
 800cf82:	4618      	mov	r0, r3
 800cf84:	f000 f872 	bl	800d06c <RCCEx_PLLSAI1_Config>
 800cf88:	4603      	mov	r3, r0
 800cf8a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800cf8c:	7cfb      	ldrb	r3, [r7, #19]
 800cf8e:	2b00      	cmp	r3, #0
 800cf90:	d001      	beq.n	800cf96 <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 800cf92:	7cfb      	ldrb	r3, [r7, #19]
 800cf94:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800cf96:	687b      	ldr	r3, [r7, #4]
 800cf98:	681b      	ldr	r3, [r3, #0]
 800cf9a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800cf9e:	2b00      	cmp	r3, #0
 800cfa0:	d028      	beq.n	800cff4 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800cfa2:	4b31      	ldr	r3, [pc, #196]	@ (800d068 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800cfa4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cfa8:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800cfac:	687b      	ldr	r3, [r7, #4]
 800cfae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cfb0:	492d      	ldr	r1, [pc, #180]	@ (800d068 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800cfb2:	4313      	orrs	r3, r2
 800cfb4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800cfb8:	687b      	ldr	r3, [r7, #4]
 800cfba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cfbc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800cfc0:	d106      	bne.n	800cfd0 <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800cfc2:	4b29      	ldr	r3, [pc, #164]	@ (800d068 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800cfc4:	68db      	ldr	r3, [r3, #12]
 800cfc6:	4a28      	ldr	r2, [pc, #160]	@ (800d068 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800cfc8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800cfcc:	60d3      	str	r3, [r2, #12]
 800cfce:	e011      	b.n	800cff4 <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800cfd0:	687b      	ldr	r3, [r7, #4]
 800cfd2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cfd4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800cfd8:	d10c      	bne.n	800cff4 <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800cfda:	687b      	ldr	r3, [r7, #4]
 800cfdc:	3304      	adds	r3, #4
 800cfde:	2101      	movs	r1, #1
 800cfe0:	4618      	mov	r0, r3
 800cfe2:	f000 f843 	bl	800d06c <RCCEx_PLLSAI1_Config>
 800cfe6:	4603      	mov	r3, r0
 800cfe8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800cfea:	7cfb      	ldrb	r3, [r7, #19]
 800cfec:	2b00      	cmp	r3, #0
 800cfee:	d001      	beq.n	800cff4 <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 800cff0:	7cfb      	ldrb	r3, [r7, #19]
 800cff2:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800cff4:	687b      	ldr	r3, [r7, #4]
 800cff6:	681b      	ldr	r3, [r3, #0]
 800cff8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800cffc:	2b00      	cmp	r3, #0
 800cffe:	d01c      	beq.n	800d03a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800d000:	4b19      	ldr	r3, [pc, #100]	@ (800d068 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800d002:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d006:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800d00a:	687b      	ldr	r3, [r7, #4]
 800d00c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d00e:	4916      	ldr	r1, [pc, #88]	@ (800d068 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800d010:	4313      	orrs	r3, r2
 800d012:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800d016:	687b      	ldr	r3, [r7, #4]
 800d018:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d01a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d01e:	d10c      	bne.n	800d03a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800d020:	687b      	ldr	r3, [r7, #4]
 800d022:	3304      	adds	r3, #4
 800d024:	2102      	movs	r1, #2
 800d026:	4618      	mov	r0, r3
 800d028:	f000 f820 	bl	800d06c <RCCEx_PLLSAI1_Config>
 800d02c:	4603      	mov	r3, r0
 800d02e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800d030:	7cfb      	ldrb	r3, [r7, #19]
 800d032:	2b00      	cmp	r3, #0
 800d034:	d001      	beq.n	800d03a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 800d036:	7cfb      	ldrb	r3, [r7, #19]
 800d038:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800d03a:	687b      	ldr	r3, [r7, #4]
 800d03c:	681b      	ldr	r3, [r3, #0]
 800d03e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800d042:	2b00      	cmp	r3, #0
 800d044:	d00a      	beq.n	800d05c <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800d046:	4b08      	ldr	r3, [pc, #32]	@ (800d068 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800d048:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d04c:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800d050:	687b      	ldr	r3, [r7, #4]
 800d052:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d054:	4904      	ldr	r1, [pc, #16]	@ (800d068 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800d056:	4313      	orrs	r3, r2
 800d058:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800d05c:	7cbb      	ldrb	r3, [r7, #18]
}
 800d05e:	4618      	mov	r0, r3
 800d060:	3718      	adds	r7, #24
 800d062:	46bd      	mov	sp, r7
 800d064:	bd80      	pop	{r7, pc}
 800d066:	bf00      	nop
 800d068:	40021000 	.word	0x40021000

0800d06c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800d06c:	b580      	push	{r7, lr}
 800d06e:	b084      	sub	sp, #16
 800d070:	af00      	add	r7, sp, #0
 800d072:	6078      	str	r0, [r7, #4]
 800d074:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800d076:	2300      	movs	r3, #0
 800d078:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800d07a:	4b74      	ldr	r3, [pc, #464]	@ (800d24c <RCCEx_PLLSAI1_Config+0x1e0>)
 800d07c:	68db      	ldr	r3, [r3, #12]
 800d07e:	f003 0303 	and.w	r3, r3, #3
 800d082:	2b00      	cmp	r3, #0
 800d084:	d018      	beq.n	800d0b8 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800d086:	4b71      	ldr	r3, [pc, #452]	@ (800d24c <RCCEx_PLLSAI1_Config+0x1e0>)
 800d088:	68db      	ldr	r3, [r3, #12]
 800d08a:	f003 0203 	and.w	r2, r3, #3
 800d08e:	687b      	ldr	r3, [r7, #4]
 800d090:	681b      	ldr	r3, [r3, #0]
 800d092:	429a      	cmp	r2, r3
 800d094:	d10d      	bne.n	800d0b2 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800d096:	687b      	ldr	r3, [r7, #4]
 800d098:	681b      	ldr	r3, [r3, #0]
       ||
 800d09a:	2b00      	cmp	r3, #0
 800d09c:	d009      	beq.n	800d0b2 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800d09e:	4b6b      	ldr	r3, [pc, #428]	@ (800d24c <RCCEx_PLLSAI1_Config+0x1e0>)
 800d0a0:	68db      	ldr	r3, [r3, #12]
 800d0a2:	091b      	lsrs	r3, r3, #4
 800d0a4:	f003 0307 	and.w	r3, r3, #7
 800d0a8:	1c5a      	adds	r2, r3, #1
 800d0aa:	687b      	ldr	r3, [r7, #4]
 800d0ac:	685b      	ldr	r3, [r3, #4]
       ||
 800d0ae:	429a      	cmp	r2, r3
 800d0b0:	d047      	beq.n	800d142 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800d0b2:	2301      	movs	r3, #1
 800d0b4:	73fb      	strb	r3, [r7, #15]
 800d0b6:	e044      	b.n	800d142 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800d0b8:	687b      	ldr	r3, [r7, #4]
 800d0ba:	681b      	ldr	r3, [r3, #0]
 800d0bc:	2b03      	cmp	r3, #3
 800d0be:	d018      	beq.n	800d0f2 <RCCEx_PLLSAI1_Config+0x86>
 800d0c0:	2b03      	cmp	r3, #3
 800d0c2:	d825      	bhi.n	800d110 <RCCEx_PLLSAI1_Config+0xa4>
 800d0c4:	2b01      	cmp	r3, #1
 800d0c6:	d002      	beq.n	800d0ce <RCCEx_PLLSAI1_Config+0x62>
 800d0c8:	2b02      	cmp	r3, #2
 800d0ca:	d009      	beq.n	800d0e0 <RCCEx_PLLSAI1_Config+0x74>
 800d0cc:	e020      	b.n	800d110 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800d0ce:	4b5f      	ldr	r3, [pc, #380]	@ (800d24c <RCCEx_PLLSAI1_Config+0x1e0>)
 800d0d0:	681b      	ldr	r3, [r3, #0]
 800d0d2:	f003 0302 	and.w	r3, r3, #2
 800d0d6:	2b00      	cmp	r3, #0
 800d0d8:	d11d      	bne.n	800d116 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800d0da:	2301      	movs	r3, #1
 800d0dc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800d0de:	e01a      	b.n	800d116 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800d0e0:	4b5a      	ldr	r3, [pc, #360]	@ (800d24c <RCCEx_PLLSAI1_Config+0x1e0>)
 800d0e2:	681b      	ldr	r3, [r3, #0]
 800d0e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d0e8:	2b00      	cmp	r3, #0
 800d0ea:	d116      	bne.n	800d11a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800d0ec:	2301      	movs	r3, #1
 800d0ee:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800d0f0:	e013      	b.n	800d11a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800d0f2:	4b56      	ldr	r3, [pc, #344]	@ (800d24c <RCCEx_PLLSAI1_Config+0x1e0>)
 800d0f4:	681b      	ldr	r3, [r3, #0]
 800d0f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d0fa:	2b00      	cmp	r3, #0
 800d0fc:	d10f      	bne.n	800d11e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800d0fe:	4b53      	ldr	r3, [pc, #332]	@ (800d24c <RCCEx_PLLSAI1_Config+0x1e0>)
 800d100:	681b      	ldr	r3, [r3, #0]
 800d102:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800d106:	2b00      	cmp	r3, #0
 800d108:	d109      	bne.n	800d11e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800d10a:	2301      	movs	r3, #1
 800d10c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800d10e:	e006      	b.n	800d11e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800d110:	2301      	movs	r3, #1
 800d112:	73fb      	strb	r3, [r7, #15]
      break;
 800d114:	e004      	b.n	800d120 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800d116:	bf00      	nop
 800d118:	e002      	b.n	800d120 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800d11a:	bf00      	nop
 800d11c:	e000      	b.n	800d120 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800d11e:	bf00      	nop
    }

    if(status == HAL_OK)
 800d120:	7bfb      	ldrb	r3, [r7, #15]
 800d122:	2b00      	cmp	r3, #0
 800d124:	d10d      	bne.n	800d142 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800d126:	4b49      	ldr	r3, [pc, #292]	@ (800d24c <RCCEx_PLLSAI1_Config+0x1e0>)
 800d128:	68db      	ldr	r3, [r3, #12]
 800d12a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800d12e:	687b      	ldr	r3, [r7, #4]
 800d130:	6819      	ldr	r1, [r3, #0]
 800d132:	687b      	ldr	r3, [r7, #4]
 800d134:	685b      	ldr	r3, [r3, #4]
 800d136:	3b01      	subs	r3, #1
 800d138:	011b      	lsls	r3, r3, #4
 800d13a:	430b      	orrs	r3, r1
 800d13c:	4943      	ldr	r1, [pc, #268]	@ (800d24c <RCCEx_PLLSAI1_Config+0x1e0>)
 800d13e:	4313      	orrs	r3, r2
 800d140:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800d142:	7bfb      	ldrb	r3, [r7, #15]
 800d144:	2b00      	cmp	r3, #0
 800d146:	d17c      	bne.n	800d242 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800d148:	4b40      	ldr	r3, [pc, #256]	@ (800d24c <RCCEx_PLLSAI1_Config+0x1e0>)
 800d14a:	681b      	ldr	r3, [r3, #0]
 800d14c:	4a3f      	ldr	r2, [pc, #252]	@ (800d24c <RCCEx_PLLSAI1_Config+0x1e0>)
 800d14e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800d152:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d154:	f7fc f9ba 	bl	80094cc <HAL_GetTick>
 800d158:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800d15a:	e009      	b.n	800d170 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800d15c:	f7fc f9b6 	bl	80094cc <HAL_GetTick>
 800d160:	4602      	mov	r2, r0
 800d162:	68bb      	ldr	r3, [r7, #8]
 800d164:	1ad3      	subs	r3, r2, r3
 800d166:	2b02      	cmp	r3, #2
 800d168:	d902      	bls.n	800d170 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800d16a:	2303      	movs	r3, #3
 800d16c:	73fb      	strb	r3, [r7, #15]
        break;
 800d16e:	e005      	b.n	800d17c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800d170:	4b36      	ldr	r3, [pc, #216]	@ (800d24c <RCCEx_PLLSAI1_Config+0x1e0>)
 800d172:	681b      	ldr	r3, [r3, #0]
 800d174:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d178:	2b00      	cmp	r3, #0
 800d17a:	d1ef      	bne.n	800d15c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800d17c:	7bfb      	ldrb	r3, [r7, #15]
 800d17e:	2b00      	cmp	r3, #0
 800d180:	d15f      	bne.n	800d242 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800d182:	683b      	ldr	r3, [r7, #0]
 800d184:	2b00      	cmp	r3, #0
 800d186:	d110      	bne.n	800d1aa <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800d188:	4b30      	ldr	r3, [pc, #192]	@ (800d24c <RCCEx_PLLSAI1_Config+0x1e0>)
 800d18a:	691b      	ldr	r3, [r3, #16]
 800d18c:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 800d190:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800d194:	687a      	ldr	r2, [r7, #4]
 800d196:	6892      	ldr	r2, [r2, #8]
 800d198:	0211      	lsls	r1, r2, #8
 800d19a:	687a      	ldr	r2, [r7, #4]
 800d19c:	68d2      	ldr	r2, [r2, #12]
 800d19e:	06d2      	lsls	r2, r2, #27
 800d1a0:	430a      	orrs	r2, r1
 800d1a2:	492a      	ldr	r1, [pc, #168]	@ (800d24c <RCCEx_PLLSAI1_Config+0x1e0>)
 800d1a4:	4313      	orrs	r3, r2
 800d1a6:	610b      	str	r3, [r1, #16]
 800d1a8:	e027      	b.n	800d1fa <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800d1aa:	683b      	ldr	r3, [r7, #0]
 800d1ac:	2b01      	cmp	r3, #1
 800d1ae:	d112      	bne.n	800d1d6 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800d1b0:	4b26      	ldr	r3, [pc, #152]	@ (800d24c <RCCEx_PLLSAI1_Config+0x1e0>)
 800d1b2:	691b      	ldr	r3, [r3, #16]
 800d1b4:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800d1b8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800d1bc:	687a      	ldr	r2, [r7, #4]
 800d1be:	6892      	ldr	r2, [r2, #8]
 800d1c0:	0211      	lsls	r1, r2, #8
 800d1c2:	687a      	ldr	r2, [r7, #4]
 800d1c4:	6912      	ldr	r2, [r2, #16]
 800d1c6:	0852      	lsrs	r2, r2, #1
 800d1c8:	3a01      	subs	r2, #1
 800d1ca:	0552      	lsls	r2, r2, #21
 800d1cc:	430a      	orrs	r2, r1
 800d1ce:	491f      	ldr	r1, [pc, #124]	@ (800d24c <RCCEx_PLLSAI1_Config+0x1e0>)
 800d1d0:	4313      	orrs	r3, r2
 800d1d2:	610b      	str	r3, [r1, #16]
 800d1d4:	e011      	b.n	800d1fa <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800d1d6:	4b1d      	ldr	r3, [pc, #116]	@ (800d24c <RCCEx_PLLSAI1_Config+0x1e0>)
 800d1d8:	691b      	ldr	r3, [r3, #16]
 800d1da:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800d1de:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800d1e2:	687a      	ldr	r2, [r7, #4]
 800d1e4:	6892      	ldr	r2, [r2, #8]
 800d1e6:	0211      	lsls	r1, r2, #8
 800d1e8:	687a      	ldr	r2, [r7, #4]
 800d1ea:	6952      	ldr	r2, [r2, #20]
 800d1ec:	0852      	lsrs	r2, r2, #1
 800d1ee:	3a01      	subs	r2, #1
 800d1f0:	0652      	lsls	r2, r2, #25
 800d1f2:	430a      	orrs	r2, r1
 800d1f4:	4915      	ldr	r1, [pc, #84]	@ (800d24c <RCCEx_PLLSAI1_Config+0x1e0>)
 800d1f6:	4313      	orrs	r3, r2
 800d1f8:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800d1fa:	4b14      	ldr	r3, [pc, #80]	@ (800d24c <RCCEx_PLLSAI1_Config+0x1e0>)
 800d1fc:	681b      	ldr	r3, [r3, #0]
 800d1fe:	4a13      	ldr	r2, [pc, #76]	@ (800d24c <RCCEx_PLLSAI1_Config+0x1e0>)
 800d200:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800d204:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d206:	f7fc f961 	bl	80094cc <HAL_GetTick>
 800d20a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800d20c:	e009      	b.n	800d222 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800d20e:	f7fc f95d 	bl	80094cc <HAL_GetTick>
 800d212:	4602      	mov	r2, r0
 800d214:	68bb      	ldr	r3, [r7, #8]
 800d216:	1ad3      	subs	r3, r2, r3
 800d218:	2b02      	cmp	r3, #2
 800d21a:	d902      	bls.n	800d222 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 800d21c:	2303      	movs	r3, #3
 800d21e:	73fb      	strb	r3, [r7, #15]
          break;
 800d220:	e005      	b.n	800d22e <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800d222:	4b0a      	ldr	r3, [pc, #40]	@ (800d24c <RCCEx_PLLSAI1_Config+0x1e0>)
 800d224:	681b      	ldr	r3, [r3, #0]
 800d226:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d22a:	2b00      	cmp	r3, #0
 800d22c:	d0ef      	beq.n	800d20e <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 800d22e:	7bfb      	ldrb	r3, [r7, #15]
 800d230:	2b00      	cmp	r3, #0
 800d232:	d106      	bne.n	800d242 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800d234:	4b05      	ldr	r3, [pc, #20]	@ (800d24c <RCCEx_PLLSAI1_Config+0x1e0>)
 800d236:	691a      	ldr	r2, [r3, #16]
 800d238:	687b      	ldr	r3, [r7, #4]
 800d23a:	699b      	ldr	r3, [r3, #24]
 800d23c:	4903      	ldr	r1, [pc, #12]	@ (800d24c <RCCEx_PLLSAI1_Config+0x1e0>)
 800d23e:	4313      	orrs	r3, r2
 800d240:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800d242:	7bfb      	ldrb	r3, [r7, #15]
}
 800d244:	4618      	mov	r0, r3
 800d246:	3710      	adds	r7, #16
 800d248:	46bd      	mov	sp, r7
 800d24a:	bd80      	pop	{r7, pc}
 800d24c:	40021000 	.word	0x40021000

0800d250 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800d250:	b580      	push	{r7, lr}
 800d252:	b084      	sub	sp, #16
 800d254:	af00      	add	r7, sp, #0
 800d256:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800d258:	687b      	ldr	r3, [r7, #4]
 800d25a:	2b00      	cmp	r3, #0
 800d25c:	d101      	bne.n	800d262 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800d25e:	2301      	movs	r3, #1
 800d260:	e095      	b.n	800d38e <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800d262:	687b      	ldr	r3, [r7, #4]
 800d264:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d266:	2b00      	cmp	r3, #0
 800d268:	d108      	bne.n	800d27c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800d26a:	687b      	ldr	r3, [r7, #4]
 800d26c:	685b      	ldr	r3, [r3, #4]
 800d26e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800d272:	d009      	beq.n	800d288 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800d274:	687b      	ldr	r3, [r7, #4]
 800d276:	2200      	movs	r2, #0
 800d278:	61da      	str	r2, [r3, #28]
 800d27a:	e005      	b.n	800d288 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800d27c:	687b      	ldr	r3, [r7, #4]
 800d27e:	2200      	movs	r2, #0
 800d280:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800d282:	687b      	ldr	r3, [r7, #4]
 800d284:	2200      	movs	r2, #0
 800d286:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800d288:	687b      	ldr	r3, [r7, #4]
 800d28a:	2200      	movs	r2, #0
 800d28c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800d28e:	687b      	ldr	r3, [r7, #4]
 800d290:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800d294:	b2db      	uxtb	r3, r3
 800d296:	2b00      	cmp	r3, #0
 800d298:	d106      	bne.n	800d2a8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800d29a:	687b      	ldr	r3, [r7, #4]
 800d29c:	2200      	movs	r2, #0
 800d29e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800d2a2:	6878      	ldr	r0, [r7, #4]
 800d2a4:	f7fb fdae 	bl	8008e04 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800d2a8:	687b      	ldr	r3, [r7, #4]
 800d2aa:	2202      	movs	r2, #2
 800d2ac:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800d2b0:	687b      	ldr	r3, [r7, #4]
 800d2b2:	681b      	ldr	r3, [r3, #0]
 800d2b4:	681a      	ldr	r2, [r3, #0]
 800d2b6:	687b      	ldr	r3, [r7, #4]
 800d2b8:	681b      	ldr	r3, [r3, #0]
 800d2ba:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800d2be:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800d2c0:	687b      	ldr	r3, [r7, #4]
 800d2c2:	68db      	ldr	r3, [r3, #12]
 800d2c4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800d2c8:	d902      	bls.n	800d2d0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800d2ca:	2300      	movs	r3, #0
 800d2cc:	60fb      	str	r3, [r7, #12]
 800d2ce:	e002      	b.n	800d2d6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800d2d0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800d2d4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800d2d6:	687b      	ldr	r3, [r7, #4]
 800d2d8:	68db      	ldr	r3, [r3, #12]
 800d2da:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800d2de:	d007      	beq.n	800d2f0 <HAL_SPI_Init+0xa0>
 800d2e0:	687b      	ldr	r3, [r7, #4]
 800d2e2:	68db      	ldr	r3, [r3, #12]
 800d2e4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800d2e8:	d002      	beq.n	800d2f0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800d2ea:	687b      	ldr	r3, [r7, #4]
 800d2ec:	2200      	movs	r2, #0
 800d2ee:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800d2f0:	687b      	ldr	r3, [r7, #4]
 800d2f2:	685b      	ldr	r3, [r3, #4]
 800d2f4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800d2f8:	687b      	ldr	r3, [r7, #4]
 800d2fa:	689b      	ldr	r3, [r3, #8]
 800d2fc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800d300:	431a      	orrs	r2, r3
 800d302:	687b      	ldr	r3, [r7, #4]
 800d304:	691b      	ldr	r3, [r3, #16]
 800d306:	f003 0302 	and.w	r3, r3, #2
 800d30a:	431a      	orrs	r2, r3
 800d30c:	687b      	ldr	r3, [r7, #4]
 800d30e:	695b      	ldr	r3, [r3, #20]
 800d310:	f003 0301 	and.w	r3, r3, #1
 800d314:	431a      	orrs	r2, r3
 800d316:	687b      	ldr	r3, [r7, #4]
 800d318:	699b      	ldr	r3, [r3, #24]
 800d31a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800d31e:	431a      	orrs	r2, r3
 800d320:	687b      	ldr	r3, [r7, #4]
 800d322:	69db      	ldr	r3, [r3, #28]
 800d324:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800d328:	431a      	orrs	r2, r3
 800d32a:	687b      	ldr	r3, [r7, #4]
 800d32c:	6a1b      	ldr	r3, [r3, #32]
 800d32e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d332:	ea42 0103 	orr.w	r1, r2, r3
 800d336:	687b      	ldr	r3, [r7, #4]
 800d338:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d33a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800d33e:	687b      	ldr	r3, [r7, #4]
 800d340:	681b      	ldr	r3, [r3, #0]
 800d342:	430a      	orrs	r2, r1
 800d344:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800d346:	687b      	ldr	r3, [r7, #4]
 800d348:	699b      	ldr	r3, [r3, #24]
 800d34a:	0c1b      	lsrs	r3, r3, #16
 800d34c:	f003 0204 	and.w	r2, r3, #4
 800d350:	687b      	ldr	r3, [r7, #4]
 800d352:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d354:	f003 0310 	and.w	r3, r3, #16
 800d358:	431a      	orrs	r2, r3
 800d35a:	687b      	ldr	r3, [r7, #4]
 800d35c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d35e:	f003 0308 	and.w	r3, r3, #8
 800d362:	431a      	orrs	r2, r3
 800d364:	687b      	ldr	r3, [r7, #4]
 800d366:	68db      	ldr	r3, [r3, #12]
 800d368:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800d36c:	ea42 0103 	orr.w	r1, r2, r3
 800d370:	68fb      	ldr	r3, [r7, #12]
 800d372:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800d376:	687b      	ldr	r3, [r7, #4]
 800d378:	681b      	ldr	r3, [r3, #0]
 800d37a:	430a      	orrs	r2, r1
 800d37c:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800d37e:	687b      	ldr	r3, [r7, #4]
 800d380:	2200      	movs	r2, #0
 800d382:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800d384:	687b      	ldr	r3, [r7, #4]
 800d386:	2201      	movs	r2, #1
 800d388:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800d38c:	2300      	movs	r3, #0
}
 800d38e:	4618      	mov	r0, r3
 800d390:	3710      	adds	r7, #16
 800d392:	46bd      	mov	sp, r7
 800d394:	bd80      	pop	{r7, pc}

0800d396 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800d396:	b580      	push	{r7, lr}
 800d398:	b08a      	sub	sp, #40	@ 0x28
 800d39a:	af00      	add	r7, sp, #0
 800d39c:	60f8      	str	r0, [r7, #12]
 800d39e:	60b9      	str	r1, [r7, #8]
 800d3a0:	607a      	str	r2, [r7, #4]
 800d3a2:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800d3a4:	2301      	movs	r3, #1
 800d3a6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800d3a8:	f7fc f890 	bl	80094cc <HAL_GetTick>
 800d3ac:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800d3ae:	68fb      	ldr	r3, [r7, #12]
 800d3b0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800d3b4:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800d3b6:	68fb      	ldr	r3, [r7, #12]
 800d3b8:	685b      	ldr	r3, [r3, #4]
 800d3ba:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800d3bc:	887b      	ldrh	r3, [r7, #2]
 800d3be:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 800d3c0:	887b      	ldrh	r3, [r7, #2]
 800d3c2:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800d3c4:	7ffb      	ldrb	r3, [r7, #31]
 800d3c6:	2b01      	cmp	r3, #1
 800d3c8:	d00c      	beq.n	800d3e4 <HAL_SPI_TransmitReceive+0x4e>
 800d3ca:	69bb      	ldr	r3, [r7, #24]
 800d3cc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800d3d0:	d106      	bne.n	800d3e0 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800d3d2:	68fb      	ldr	r3, [r7, #12]
 800d3d4:	689b      	ldr	r3, [r3, #8]
 800d3d6:	2b00      	cmp	r3, #0
 800d3d8:	d102      	bne.n	800d3e0 <HAL_SPI_TransmitReceive+0x4a>
 800d3da:	7ffb      	ldrb	r3, [r7, #31]
 800d3dc:	2b04      	cmp	r3, #4
 800d3de:	d001      	beq.n	800d3e4 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800d3e0:	2302      	movs	r3, #2
 800d3e2:	e1f3      	b.n	800d7cc <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800d3e4:	68bb      	ldr	r3, [r7, #8]
 800d3e6:	2b00      	cmp	r3, #0
 800d3e8:	d005      	beq.n	800d3f6 <HAL_SPI_TransmitReceive+0x60>
 800d3ea:	687b      	ldr	r3, [r7, #4]
 800d3ec:	2b00      	cmp	r3, #0
 800d3ee:	d002      	beq.n	800d3f6 <HAL_SPI_TransmitReceive+0x60>
 800d3f0:	887b      	ldrh	r3, [r7, #2]
 800d3f2:	2b00      	cmp	r3, #0
 800d3f4:	d101      	bne.n	800d3fa <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 800d3f6:	2301      	movs	r3, #1
 800d3f8:	e1e8      	b.n	800d7cc <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800d3fa:	68fb      	ldr	r3, [r7, #12]
 800d3fc:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800d400:	2b01      	cmp	r3, #1
 800d402:	d101      	bne.n	800d408 <HAL_SPI_TransmitReceive+0x72>
 800d404:	2302      	movs	r3, #2
 800d406:	e1e1      	b.n	800d7cc <HAL_SPI_TransmitReceive+0x436>
 800d408:	68fb      	ldr	r3, [r7, #12]
 800d40a:	2201      	movs	r2, #1
 800d40c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800d410:	68fb      	ldr	r3, [r7, #12]
 800d412:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800d416:	b2db      	uxtb	r3, r3
 800d418:	2b04      	cmp	r3, #4
 800d41a:	d003      	beq.n	800d424 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800d41c:	68fb      	ldr	r3, [r7, #12]
 800d41e:	2205      	movs	r2, #5
 800d420:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800d424:	68fb      	ldr	r3, [r7, #12]
 800d426:	2200      	movs	r2, #0
 800d428:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800d42a:	68fb      	ldr	r3, [r7, #12]
 800d42c:	687a      	ldr	r2, [r7, #4]
 800d42e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800d430:	68fb      	ldr	r3, [r7, #12]
 800d432:	887a      	ldrh	r2, [r7, #2]
 800d434:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 800d438:	68fb      	ldr	r3, [r7, #12]
 800d43a:	887a      	ldrh	r2, [r7, #2]
 800d43c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800d440:	68fb      	ldr	r3, [r7, #12]
 800d442:	68ba      	ldr	r2, [r7, #8]
 800d444:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800d446:	68fb      	ldr	r3, [r7, #12]
 800d448:	887a      	ldrh	r2, [r7, #2]
 800d44a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800d44c:	68fb      	ldr	r3, [r7, #12]
 800d44e:	887a      	ldrh	r2, [r7, #2]
 800d450:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800d452:	68fb      	ldr	r3, [r7, #12]
 800d454:	2200      	movs	r2, #0
 800d456:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800d458:	68fb      	ldr	r3, [r7, #12]
 800d45a:	2200      	movs	r2, #0
 800d45c:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800d45e:	68fb      	ldr	r3, [r7, #12]
 800d460:	68db      	ldr	r3, [r3, #12]
 800d462:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800d466:	d802      	bhi.n	800d46e <HAL_SPI_TransmitReceive+0xd8>
 800d468:	8abb      	ldrh	r3, [r7, #20]
 800d46a:	2b01      	cmp	r3, #1
 800d46c:	d908      	bls.n	800d480 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800d46e:	68fb      	ldr	r3, [r7, #12]
 800d470:	681b      	ldr	r3, [r3, #0]
 800d472:	685a      	ldr	r2, [r3, #4]
 800d474:	68fb      	ldr	r3, [r7, #12]
 800d476:	681b      	ldr	r3, [r3, #0]
 800d478:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800d47c:	605a      	str	r2, [r3, #4]
 800d47e:	e007      	b.n	800d490 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800d480:	68fb      	ldr	r3, [r7, #12]
 800d482:	681b      	ldr	r3, [r3, #0]
 800d484:	685a      	ldr	r2, [r3, #4]
 800d486:	68fb      	ldr	r3, [r7, #12]
 800d488:	681b      	ldr	r3, [r3, #0]
 800d48a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800d48e:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800d490:	68fb      	ldr	r3, [r7, #12]
 800d492:	681b      	ldr	r3, [r3, #0]
 800d494:	681b      	ldr	r3, [r3, #0]
 800d496:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d49a:	2b40      	cmp	r3, #64	@ 0x40
 800d49c:	d007      	beq.n	800d4ae <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800d49e:	68fb      	ldr	r3, [r7, #12]
 800d4a0:	681b      	ldr	r3, [r3, #0]
 800d4a2:	681a      	ldr	r2, [r3, #0]
 800d4a4:	68fb      	ldr	r3, [r7, #12]
 800d4a6:	681b      	ldr	r3, [r3, #0]
 800d4a8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800d4ac:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800d4ae:	68fb      	ldr	r3, [r7, #12]
 800d4b0:	68db      	ldr	r3, [r3, #12]
 800d4b2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800d4b6:	f240 8083 	bls.w	800d5c0 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800d4ba:	68fb      	ldr	r3, [r7, #12]
 800d4bc:	685b      	ldr	r3, [r3, #4]
 800d4be:	2b00      	cmp	r3, #0
 800d4c0:	d002      	beq.n	800d4c8 <HAL_SPI_TransmitReceive+0x132>
 800d4c2:	8afb      	ldrh	r3, [r7, #22]
 800d4c4:	2b01      	cmp	r3, #1
 800d4c6:	d16f      	bne.n	800d5a8 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800d4c8:	68fb      	ldr	r3, [r7, #12]
 800d4ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d4cc:	881a      	ldrh	r2, [r3, #0]
 800d4ce:	68fb      	ldr	r3, [r7, #12]
 800d4d0:	681b      	ldr	r3, [r3, #0]
 800d4d2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800d4d4:	68fb      	ldr	r3, [r7, #12]
 800d4d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d4d8:	1c9a      	adds	r2, r3, #2
 800d4da:	68fb      	ldr	r3, [r7, #12]
 800d4dc:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800d4de:	68fb      	ldr	r3, [r7, #12]
 800d4e0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d4e2:	b29b      	uxth	r3, r3
 800d4e4:	3b01      	subs	r3, #1
 800d4e6:	b29a      	uxth	r2, r3
 800d4e8:	68fb      	ldr	r3, [r7, #12]
 800d4ea:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800d4ec:	e05c      	b.n	800d5a8 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800d4ee:	68fb      	ldr	r3, [r7, #12]
 800d4f0:	681b      	ldr	r3, [r3, #0]
 800d4f2:	689b      	ldr	r3, [r3, #8]
 800d4f4:	f003 0302 	and.w	r3, r3, #2
 800d4f8:	2b02      	cmp	r3, #2
 800d4fa:	d11b      	bne.n	800d534 <HAL_SPI_TransmitReceive+0x19e>
 800d4fc:	68fb      	ldr	r3, [r7, #12]
 800d4fe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d500:	b29b      	uxth	r3, r3
 800d502:	2b00      	cmp	r3, #0
 800d504:	d016      	beq.n	800d534 <HAL_SPI_TransmitReceive+0x19e>
 800d506:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d508:	2b01      	cmp	r3, #1
 800d50a:	d113      	bne.n	800d534 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800d50c:	68fb      	ldr	r3, [r7, #12]
 800d50e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d510:	881a      	ldrh	r2, [r3, #0]
 800d512:	68fb      	ldr	r3, [r7, #12]
 800d514:	681b      	ldr	r3, [r3, #0]
 800d516:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800d518:	68fb      	ldr	r3, [r7, #12]
 800d51a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d51c:	1c9a      	adds	r2, r3, #2
 800d51e:	68fb      	ldr	r3, [r7, #12]
 800d520:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800d522:	68fb      	ldr	r3, [r7, #12]
 800d524:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d526:	b29b      	uxth	r3, r3
 800d528:	3b01      	subs	r3, #1
 800d52a:	b29a      	uxth	r2, r3
 800d52c:	68fb      	ldr	r3, [r7, #12]
 800d52e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800d530:	2300      	movs	r3, #0
 800d532:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800d534:	68fb      	ldr	r3, [r7, #12]
 800d536:	681b      	ldr	r3, [r3, #0]
 800d538:	689b      	ldr	r3, [r3, #8]
 800d53a:	f003 0301 	and.w	r3, r3, #1
 800d53e:	2b01      	cmp	r3, #1
 800d540:	d11c      	bne.n	800d57c <HAL_SPI_TransmitReceive+0x1e6>
 800d542:	68fb      	ldr	r3, [r7, #12]
 800d544:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800d548:	b29b      	uxth	r3, r3
 800d54a:	2b00      	cmp	r3, #0
 800d54c:	d016      	beq.n	800d57c <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800d54e:	68fb      	ldr	r3, [r7, #12]
 800d550:	681b      	ldr	r3, [r3, #0]
 800d552:	68da      	ldr	r2, [r3, #12]
 800d554:	68fb      	ldr	r3, [r7, #12]
 800d556:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d558:	b292      	uxth	r2, r2
 800d55a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800d55c:	68fb      	ldr	r3, [r7, #12]
 800d55e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d560:	1c9a      	adds	r2, r3, #2
 800d562:	68fb      	ldr	r3, [r7, #12]
 800d564:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800d566:	68fb      	ldr	r3, [r7, #12]
 800d568:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800d56c:	b29b      	uxth	r3, r3
 800d56e:	3b01      	subs	r3, #1
 800d570:	b29a      	uxth	r2, r3
 800d572:	68fb      	ldr	r3, [r7, #12]
 800d574:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800d578:	2301      	movs	r3, #1
 800d57a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800d57c:	f7fb ffa6 	bl	80094cc <HAL_GetTick>
 800d580:	4602      	mov	r2, r0
 800d582:	6a3b      	ldr	r3, [r7, #32]
 800d584:	1ad3      	subs	r3, r2, r3
 800d586:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d588:	429a      	cmp	r2, r3
 800d58a:	d80d      	bhi.n	800d5a8 <HAL_SPI_TransmitReceive+0x212>
 800d58c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d58e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800d592:	d009      	beq.n	800d5a8 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800d594:	68fb      	ldr	r3, [r7, #12]
 800d596:	2201      	movs	r2, #1
 800d598:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800d59c:	68fb      	ldr	r3, [r7, #12]
 800d59e:	2200      	movs	r2, #0
 800d5a0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800d5a4:	2303      	movs	r3, #3
 800d5a6:	e111      	b.n	800d7cc <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800d5a8:	68fb      	ldr	r3, [r7, #12]
 800d5aa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d5ac:	b29b      	uxth	r3, r3
 800d5ae:	2b00      	cmp	r3, #0
 800d5b0:	d19d      	bne.n	800d4ee <HAL_SPI_TransmitReceive+0x158>
 800d5b2:	68fb      	ldr	r3, [r7, #12]
 800d5b4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800d5b8:	b29b      	uxth	r3, r3
 800d5ba:	2b00      	cmp	r3, #0
 800d5bc:	d197      	bne.n	800d4ee <HAL_SPI_TransmitReceive+0x158>
 800d5be:	e0e5      	b.n	800d78c <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800d5c0:	68fb      	ldr	r3, [r7, #12]
 800d5c2:	685b      	ldr	r3, [r3, #4]
 800d5c4:	2b00      	cmp	r3, #0
 800d5c6:	d003      	beq.n	800d5d0 <HAL_SPI_TransmitReceive+0x23a>
 800d5c8:	8afb      	ldrh	r3, [r7, #22]
 800d5ca:	2b01      	cmp	r3, #1
 800d5cc:	f040 80d1 	bne.w	800d772 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 800d5d0:	68fb      	ldr	r3, [r7, #12]
 800d5d2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d5d4:	b29b      	uxth	r3, r3
 800d5d6:	2b01      	cmp	r3, #1
 800d5d8:	d912      	bls.n	800d600 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800d5da:	68fb      	ldr	r3, [r7, #12]
 800d5dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d5de:	881a      	ldrh	r2, [r3, #0]
 800d5e0:	68fb      	ldr	r3, [r7, #12]
 800d5e2:	681b      	ldr	r3, [r3, #0]
 800d5e4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800d5e6:	68fb      	ldr	r3, [r7, #12]
 800d5e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d5ea:	1c9a      	adds	r2, r3, #2
 800d5ec:	68fb      	ldr	r3, [r7, #12]
 800d5ee:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800d5f0:	68fb      	ldr	r3, [r7, #12]
 800d5f2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d5f4:	b29b      	uxth	r3, r3
 800d5f6:	3b02      	subs	r3, #2
 800d5f8:	b29a      	uxth	r2, r3
 800d5fa:	68fb      	ldr	r3, [r7, #12]
 800d5fc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800d5fe:	e0b8      	b.n	800d772 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800d600:	68fb      	ldr	r3, [r7, #12]
 800d602:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d604:	68fb      	ldr	r3, [r7, #12]
 800d606:	681b      	ldr	r3, [r3, #0]
 800d608:	330c      	adds	r3, #12
 800d60a:	7812      	ldrb	r2, [r2, #0]
 800d60c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800d60e:	68fb      	ldr	r3, [r7, #12]
 800d610:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d612:	1c5a      	adds	r2, r3, #1
 800d614:	68fb      	ldr	r3, [r7, #12]
 800d616:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800d618:	68fb      	ldr	r3, [r7, #12]
 800d61a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d61c:	b29b      	uxth	r3, r3
 800d61e:	3b01      	subs	r3, #1
 800d620:	b29a      	uxth	r2, r3
 800d622:	68fb      	ldr	r3, [r7, #12]
 800d624:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800d626:	e0a4      	b.n	800d772 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800d628:	68fb      	ldr	r3, [r7, #12]
 800d62a:	681b      	ldr	r3, [r3, #0]
 800d62c:	689b      	ldr	r3, [r3, #8]
 800d62e:	f003 0302 	and.w	r3, r3, #2
 800d632:	2b02      	cmp	r3, #2
 800d634:	d134      	bne.n	800d6a0 <HAL_SPI_TransmitReceive+0x30a>
 800d636:	68fb      	ldr	r3, [r7, #12]
 800d638:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d63a:	b29b      	uxth	r3, r3
 800d63c:	2b00      	cmp	r3, #0
 800d63e:	d02f      	beq.n	800d6a0 <HAL_SPI_TransmitReceive+0x30a>
 800d640:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d642:	2b01      	cmp	r3, #1
 800d644:	d12c      	bne.n	800d6a0 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800d646:	68fb      	ldr	r3, [r7, #12]
 800d648:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d64a:	b29b      	uxth	r3, r3
 800d64c:	2b01      	cmp	r3, #1
 800d64e:	d912      	bls.n	800d676 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800d650:	68fb      	ldr	r3, [r7, #12]
 800d652:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d654:	881a      	ldrh	r2, [r3, #0]
 800d656:	68fb      	ldr	r3, [r7, #12]
 800d658:	681b      	ldr	r3, [r3, #0]
 800d65a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800d65c:	68fb      	ldr	r3, [r7, #12]
 800d65e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d660:	1c9a      	adds	r2, r3, #2
 800d662:	68fb      	ldr	r3, [r7, #12]
 800d664:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800d666:	68fb      	ldr	r3, [r7, #12]
 800d668:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d66a:	b29b      	uxth	r3, r3
 800d66c:	3b02      	subs	r3, #2
 800d66e:	b29a      	uxth	r2, r3
 800d670:	68fb      	ldr	r3, [r7, #12]
 800d672:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800d674:	e012      	b.n	800d69c <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800d676:	68fb      	ldr	r3, [r7, #12]
 800d678:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d67a:	68fb      	ldr	r3, [r7, #12]
 800d67c:	681b      	ldr	r3, [r3, #0]
 800d67e:	330c      	adds	r3, #12
 800d680:	7812      	ldrb	r2, [r2, #0]
 800d682:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800d684:	68fb      	ldr	r3, [r7, #12]
 800d686:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d688:	1c5a      	adds	r2, r3, #1
 800d68a:	68fb      	ldr	r3, [r7, #12]
 800d68c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800d68e:	68fb      	ldr	r3, [r7, #12]
 800d690:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d692:	b29b      	uxth	r3, r3
 800d694:	3b01      	subs	r3, #1
 800d696:	b29a      	uxth	r2, r3
 800d698:	68fb      	ldr	r3, [r7, #12]
 800d69a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800d69c:	2300      	movs	r3, #0
 800d69e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800d6a0:	68fb      	ldr	r3, [r7, #12]
 800d6a2:	681b      	ldr	r3, [r3, #0]
 800d6a4:	689b      	ldr	r3, [r3, #8]
 800d6a6:	f003 0301 	and.w	r3, r3, #1
 800d6aa:	2b01      	cmp	r3, #1
 800d6ac:	d148      	bne.n	800d740 <HAL_SPI_TransmitReceive+0x3aa>
 800d6ae:	68fb      	ldr	r3, [r7, #12]
 800d6b0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800d6b4:	b29b      	uxth	r3, r3
 800d6b6:	2b00      	cmp	r3, #0
 800d6b8:	d042      	beq.n	800d740 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800d6ba:	68fb      	ldr	r3, [r7, #12]
 800d6bc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800d6c0:	b29b      	uxth	r3, r3
 800d6c2:	2b01      	cmp	r3, #1
 800d6c4:	d923      	bls.n	800d70e <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800d6c6:	68fb      	ldr	r3, [r7, #12]
 800d6c8:	681b      	ldr	r3, [r3, #0]
 800d6ca:	68da      	ldr	r2, [r3, #12]
 800d6cc:	68fb      	ldr	r3, [r7, #12]
 800d6ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d6d0:	b292      	uxth	r2, r2
 800d6d2:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800d6d4:	68fb      	ldr	r3, [r7, #12]
 800d6d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d6d8:	1c9a      	adds	r2, r3, #2
 800d6da:	68fb      	ldr	r3, [r7, #12]
 800d6dc:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800d6de:	68fb      	ldr	r3, [r7, #12]
 800d6e0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800d6e4:	b29b      	uxth	r3, r3
 800d6e6:	3b02      	subs	r3, #2
 800d6e8:	b29a      	uxth	r2, r3
 800d6ea:	68fb      	ldr	r3, [r7, #12]
 800d6ec:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800d6f0:	68fb      	ldr	r3, [r7, #12]
 800d6f2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800d6f6:	b29b      	uxth	r3, r3
 800d6f8:	2b01      	cmp	r3, #1
 800d6fa:	d81f      	bhi.n	800d73c <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800d6fc:	68fb      	ldr	r3, [r7, #12]
 800d6fe:	681b      	ldr	r3, [r3, #0]
 800d700:	685a      	ldr	r2, [r3, #4]
 800d702:	68fb      	ldr	r3, [r7, #12]
 800d704:	681b      	ldr	r3, [r3, #0]
 800d706:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800d70a:	605a      	str	r2, [r3, #4]
 800d70c:	e016      	b.n	800d73c <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800d70e:	68fb      	ldr	r3, [r7, #12]
 800d710:	681b      	ldr	r3, [r3, #0]
 800d712:	f103 020c 	add.w	r2, r3, #12
 800d716:	68fb      	ldr	r3, [r7, #12]
 800d718:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d71a:	7812      	ldrb	r2, [r2, #0]
 800d71c:	b2d2      	uxtb	r2, r2
 800d71e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800d720:	68fb      	ldr	r3, [r7, #12]
 800d722:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d724:	1c5a      	adds	r2, r3, #1
 800d726:	68fb      	ldr	r3, [r7, #12]
 800d728:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800d72a:	68fb      	ldr	r3, [r7, #12]
 800d72c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800d730:	b29b      	uxth	r3, r3
 800d732:	3b01      	subs	r3, #1
 800d734:	b29a      	uxth	r2, r3
 800d736:	68fb      	ldr	r3, [r7, #12]
 800d738:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800d73c:	2301      	movs	r3, #1
 800d73e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800d740:	f7fb fec4 	bl	80094cc <HAL_GetTick>
 800d744:	4602      	mov	r2, r0
 800d746:	6a3b      	ldr	r3, [r7, #32]
 800d748:	1ad3      	subs	r3, r2, r3
 800d74a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d74c:	429a      	cmp	r2, r3
 800d74e:	d803      	bhi.n	800d758 <HAL_SPI_TransmitReceive+0x3c2>
 800d750:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d752:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800d756:	d102      	bne.n	800d75e <HAL_SPI_TransmitReceive+0x3c8>
 800d758:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d75a:	2b00      	cmp	r3, #0
 800d75c:	d109      	bne.n	800d772 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800d75e:	68fb      	ldr	r3, [r7, #12]
 800d760:	2201      	movs	r2, #1
 800d762:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800d766:	68fb      	ldr	r3, [r7, #12]
 800d768:	2200      	movs	r2, #0
 800d76a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800d76e:	2303      	movs	r3, #3
 800d770:	e02c      	b.n	800d7cc <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800d772:	68fb      	ldr	r3, [r7, #12]
 800d774:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d776:	b29b      	uxth	r3, r3
 800d778:	2b00      	cmp	r3, #0
 800d77a:	f47f af55 	bne.w	800d628 <HAL_SPI_TransmitReceive+0x292>
 800d77e:	68fb      	ldr	r3, [r7, #12]
 800d780:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800d784:	b29b      	uxth	r3, r3
 800d786:	2b00      	cmp	r3, #0
 800d788:	f47f af4e 	bne.w	800d628 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800d78c:	6a3a      	ldr	r2, [r7, #32]
 800d78e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800d790:	68f8      	ldr	r0, [r7, #12]
 800d792:	f000 f93d 	bl	800da10 <SPI_EndRxTxTransaction>
 800d796:	4603      	mov	r3, r0
 800d798:	2b00      	cmp	r3, #0
 800d79a:	d008      	beq.n	800d7ae <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800d79c:	68fb      	ldr	r3, [r7, #12]
 800d79e:	2220      	movs	r2, #32
 800d7a0:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800d7a2:	68fb      	ldr	r3, [r7, #12]
 800d7a4:	2200      	movs	r2, #0
 800d7a6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800d7aa:	2301      	movs	r3, #1
 800d7ac:	e00e      	b.n	800d7cc <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800d7ae:	68fb      	ldr	r3, [r7, #12]
 800d7b0:	2201      	movs	r2, #1
 800d7b2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800d7b6:	68fb      	ldr	r3, [r7, #12]
 800d7b8:	2200      	movs	r2, #0
 800d7ba:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800d7be:	68fb      	ldr	r3, [r7, #12]
 800d7c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d7c2:	2b00      	cmp	r3, #0
 800d7c4:	d001      	beq.n	800d7ca <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800d7c6:	2301      	movs	r3, #1
 800d7c8:	e000      	b.n	800d7cc <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800d7ca:	2300      	movs	r3, #0
  }
}
 800d7cc:	4618      	mov	r0, r3
 800d7ce:	3728      	adds	r7, #40	@ 0x28
 800d7d0:	46bd      	mov	sp, r7
 800d7d2:	bd80      	pop	{r7, pc}

0800d7d4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800d7d4:	b580      	push	{r7, lr}
 800d7d6:	b088      	sub	sp, #32
 800d7d8:	af00      	add	r7, sp, #0
 800d7da:	60f8      	str	r0, [r7, #12]
 800d7dc:	60b9      	str	r1, [r7, #8]
 800d7de:	603b      	str	r3, [r7, #0]
 800d7e0:	4613      	mov	r3, r2
 800d7e2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800d7e4:	f7fb fe72 	bl	80094cc <HAL_GetTick>
 800d7e8:	4602      	mov	r2, r0
 800d7ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d7ec:	1a9b      	subs	r3, r3, r2
 800d7ee:	683a      	ldr	r2, [r7, #0]
 800d7f0:	4413      	add	r3, r2
 800d7f2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800d7f4:	f7fb fe6a 	bl	80094cc <HAL_GetTick>
 800d7f8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800d7fa:	4b39      	ldr	r3, [pc, #228]	@ (800d8e0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800d7fc:	681b      	ldr	r3, [r3, #0]
 800d7fe:	015b      	lsls	r3, r3, #5
 800d800:	0d1b      	lsrs	r3, r3, #20
 800d802:	69fa      	ldr	r2, [r7, #28]
 800d804:	fb02 f303 	mul.w	r3, r2, r3
 800d808:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800d80a:	e054      	b.n	800d8b6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800d80c:	683b      	ldr	r3, [r7, #0]
 800d80e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800d812:	d050      	beq.n	800d8b6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800d814:	f7fb fe5a 	bl	80094cc <HAL_GetTick>
 800d818:	4602      	mov	r2, r0
 800d81a:	69bb      	ldr	r3, [r7, #24]
 800d81c:	1ad3      	subs	r3, r2, r3
 800d81e:	69fa      	ldr	r2, [r7, #28]
 800d820:	429a      	cmp	r2, r3
 800d822:	d902      	bls.n	800d82a <SPI_WaitFlagStateUntilTimeout+0x56>
 800d824:	69fb      	ldr	r3, [r7, #28]
 800d826:	2b00      	cmp	r3, #0
 800d828:	d13d      	bne.n	800d8a6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800d82a:	68fb      	ldr	r3, [r7, #12]
 800d82c:	681b      	ldr	r3, [r3, #0]
 800d82e:	685a      	ldr	r2, [r3, #4]
 800d830:	68fb      	ldr	r3, [r7, #12]
 800d832:	681b      	ldr	r3, [r3, #0]
 800d834:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800d838:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d83a:	68fb      	ldr	r3, [r7, #12]
 800d83c:	685b      	ldr	r3, [r3, #4]
 800d83e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800d842:	d111      	bne.n	800d868 <SPI_WaitFlagStateUntilTimeout+0x94>
 800d844:	68fb      	ldr	r3, [r7, #12]
 800d846:	689b      	ldr	r3, [r3, #8]
 800d848:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d84c:	d004      	beq.n	800d858 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800d84e:	68fb      	ldr	r3, [r7, #12]
 800d850:	689b      	ldr	r3, [r3, #8]
 800d852:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d856:	d107      	bne.n	800d868 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800d858:	68fb      	ldr	r3, [r7, #12]
 800d85a:	681b      	ldr	r3, [r3, #0]
 800d85c:	681a      	ldr	r2, [r3, #0]
 800d85e:	68fb      	ldr	r3, [r7, #12]
 800d860:	681b      	ldr	r3, [r3, #0]
 800d862:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800d866:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800d868:	68fb      	ldr	r3, [r7, #12]
 800d86a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d86c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d870:	d10f      	bne.n	800d892 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800d872:	68fb      	ldr	r3, [r7, #12]
 800d874:	681b      	ldr	r3, [r3, #0]
 800d876:	681a      	ldr	r2, [r3, #0]
 800d878:	68fb      	ldr	r3, [r7, #12]
 800d87a:	681b      	ldr	r3, [r3, #0]
 800d87c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800d880:	601a      	str	r2, [r3, #0]
 800d882:	68fb      	ldr	r3, [r7, #12]
 800d884:	681b      	ldr	r3, [r3, #0]
 800d886:	681a      	ldr	r2, [r3, #0]
 800d888:	68fb      	ldr	r3, [r7, #12]
 800d88a:	681b      	ldr	r3, [r3, #0]
 800d88c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800d890:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800d892:	68fb      	ldr	r3, [r7, #12]
 800d894:	2201      	movs	r2, #1
 800d896:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800d89a:	68fb      	ldr	r3, [r7, #12]
 800d89c:	2200      	movs	r2, #0
 800d89e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800d8a2:	2303      	movs	r3, #3
 800d8a4:	e017      	b.n	800d8d6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800d8a6:	697b      	ldr	r3, [r7, #20]
 800d8a8:	2b00      	cmp	r3, #0
 800d8aa:	d101      	bne.n	800d8b0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800d8ac:	2300      	movs	r3, #0
 800d8ae:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800d8b0:	697b      	ldr	r3, [r7, #20]
 800d8b2:	3b01      	subs	r3, #1
 800d8b4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800d8b6:	68fb      	ldr	r3, [r7, #12]
 800d8b8:	681b      	ldr	r3, [r3, #0]
 800d8ba:	689a      	ldr	r2, [r3, #8]
 800d8bc:	68bb      	ldr	r3, [r7, #8]
 800d8be:	4013      	ands	r3, r2
 800d8c0:	68ba      	ldr	r2, [r7, #8]
 800d8c2:	429a      	cmp	r2, r3
 800d8c4:	bf0c      	ite	eq
 800d8c6:	2301      	moveq	r3, #1
 800d8c8:	2300      	movne	r3, #0
 800d8ca:	b2db      	uxtb	r3, r3
 800d8cc:	461a      	mov	r2, r3
 800d8ce:	79fb      	ldrb	r3, [r7, #7]
 800d8d0:	429a      	cmp	r2, r3
 800d8d2:	d19b      	bne.n	800d80c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800d8d4:	2300      	movs	r3, #0
}
 800d8d6:	4618      	mov	r0, r3
 800d8d8:	3720      	adds	r7, #32
 800d8da:	46bd      	mov	sp, r7
 800d8dc:	bd80      	pop	{r7, pc}
 800d8de:	bf00      	nop
 800d8e0:	2000005c 	.word	0x2000005c

0800d8e4 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800d8e4:	b580      	push	{r7, lr}
 800d8e6:	b08a      	sub	sp, #40	@ 0x28
 800d8e8:	af00      	add	r7, sp, #0
 800d8ea:	60f8      	str	r0, [r7, #12]
 800d8ec:	60b9      	str	r1, [r7, #8]
 800d8ee:	607a      	str	r2, [r7, #4]
 800d8f0:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800d8f2:	2300      	movs	r3, #0
 800d8f4:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800d8f6:	f7fb fde9 	bl	80094cc <HAL_GetTick>
 800d8fa:	4602      	mov	r2, r0
 800d8fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d8fe:	1a9b      	subs	r3, r3, r2
 800d900:	683a      	ldr	r2, [r7, #0]
 800d902:	4413      	add	r3, r2
 800d904:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800d906:	f7fb fde1 	bl	80094cc <HAL_GetTick>
 800d90a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800d90c:	68fb      	ldr	r3, [r7, #12]
 800d90e:	681b      	ldr	r3, [r3, #0]
 800d910:	330c      	adds	r3, #12
 800d912:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800d914:	4b3d      	ldr	r3, [pc, #244]	@ (800da0c <SPI_WaitFifoStateUntilTimeout+0x128>)
 800d916:	681a      	ldr	r2, [r3, #0]
 800d918:	4613      	mov	r3, r2
 800d91a:	009b      	lsls	r3, r3, #2
 800d91c:	4413      	add	r3, r2
 800d91e:	00da      	lsls	r2, r3, #3
 800d920:	1ad3      	subs	r3, r2, r3
 800d922:	0d1b      	lsrs	r3, r3, #20
 800d924:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d926:	fb02 f303 	mul.w	r3, r2, r3
 800d92a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800d92c:	e060      	b.n	800d9f0 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800d92e:	68bb      	ldr	r3, [r7, #8]
 800d930:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800d934:	d107      	bne.n	800d946 <SPI_WaitFifoStateUntilTimeout+0x62>
 800d936:	687b      	ldr	r3, [r7, #4]
 800d938:	2b00      	cmp	r3, #0
 800d93a:	d104      	bne.n	800d946 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800d93c:	69fb      	ldr	r3, [r7, #28]
 800d93e:	781b      	ldrb	r3, [r3, #0]
 800d940:	b2db      	uxtb	r3, r3
 800d942:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800d944:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800d946:	683b      	ldr	r3, [r7, #0]
 800d948:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800d94c:	d050      	beq.n	800d9f0 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800d94e:	f7fb fdbd 	bl	80094cc <HAL_GetTick>
 800d952:	4602      	mov	r2, r0
 800d954:	6a3b      	ldr	r3, [r7, #32]
 800d956:	1ad3      	subs	r3, r2, r3
 800d958:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d95a:	429a      	cmp	r2, r3
 800d95c:	d902      	bls.n	800d964 <SPI_WaitFifoStateUntilTimeout+0x80>
 800d95e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d960:	2b00      	cmp	r3, #0
 800d962:	d13d      	bne.n	800d9e0 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800d964:	68fb      	ldr	r3, [r7, #12]
 800d966:	681b      	ldr	r3, [r3, #0]
 800d968:	685a      	ldr	r2, [r3, #4]
 800d96a:	68fb      	ldr	r3, [r7, #12]
 800d96c:	681b      	ldr	r3, [r3, #0]
 800d96e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800d972:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d974:	68fb      	ldr	r3, [r7, #12]
 800d976:	685b      	ldr	r3, [r3, #4]
 800d978:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800d97c:	d111      	bne.n	800d9a2 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800d97e:	68fb      	ldr	r3, [r7, #12]
 800d980:	689b      	ldr	r3, [r3, #8]
 800d982:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d986:	d004      	beq.n	800d992 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800d988:	68fb      	ldr	r3, [r7, #12]
 800d98a:	689b      	ldr	r3, [r3, #8]
 800d98c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d990:	d107      	bne.n	800d9a2 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800d992:	68fb      	ldr	r3, [r7, #12]
 800d994:	681b      	ldr	r3, [r3, #0]
 800d996:	681a      	ldr	r2, [r3, #0]
 800d998:	68fb      	ldr	r3, [r7, #12]
 800d99a:	681b      	ldr	r3, [r3, #0]
 800d99c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800d9a0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800d9a2:	68fb      	ldr	r3, [r7, #12]
 800d9a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d9a6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d9aa:	d10f      	bne.n	800d9cc <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800d9ac:	68fb      	ldr	r3, [r7, #12]
 800d9ae:	681b      	ldr	r3, [r3, #0]
 800d9b0:	681a      	ldr	r2, [r3, #0]
 800d9b2:	68fb      	ldr	r3, [r7, #12]
 800d9b4:	681b      	ldr	r3, [r3, #0]
 800d9b6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800d9ba:	601a      	str	r2, [r3, #0]
 800d9bc:	68fb      	ldr	r3, [r7, #12]
 800d9be:	681b      	ldr	r3, [r3, #0]
 800d9c0:	681a      	ldr	r2, [r3, #0]
 800d9c2:	68fb      	ldr	r3, [r7, #12]
 800d9c4:	681b      	ldr	r3, [r3, #0]
 800d9c6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800d9ca:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800d9cc:	68fb      	ldr	r3, [r7, #12]
 800d9ce:	2201      	movs	r2, #1
 800d9d0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800d9d4:	68fb      	ldr	r3, [r7, #12]
 800d9d6:	2200      	movs	r2, #0
 800d9d8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800d9dc:	2303      	movs	r3, #3
 800d9de:	e010      	b.n	800da02 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800d9e0:	69bb      	ldr	r3, [r7, #24]
 800d9e2:	2b00      	cmp	r3, #0
 800d9e4:	d101      	bne.n	800d9ea <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800d9e6:	2300      	movs	r3, #0
 800d9e8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800d9ea:	69bb      	ldr	r3, [r7, #24]
 800d9ec:	3b01      	subs	r3, #1
 800d9ee:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800d9f0:	68fb      	ldr	r3, [r7, #12]
 800d9f2:	681b      	ldr	r3, [r3, #0]
 800d9f4:	689a      	ldr	r2, [r3, #8]
 800d9f6:	68bb      	ldr	r3, [r7, #8]
 800d9f8:	4013      	ands	r3, r2
 800d9fa:	687a      	ldr	r2, [r7, #4]
 800d9fc:	429a      	cmp	r2, r3
 800d9fe:	d196      	bne.n	800d92e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800da00:	2300      	movs	r3, #0
}
 800da02:	4618      	mov	r0, r3
 800da04:	3728      	adds	r7, #40	@ 0x28
 800da06:	46bd      	mov	sp, r7
 800da08:	bd80      	pop	{r7, pc}
 800da0a:	bf00      	nop
 800da0c:	2000005c 	.word	0x2000005c

0800da10 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800da10:	b580      	push	{r7, lr}
 800da12:	b086      	sub	sp, #24
 800da14:	af02      	add	r7, sp, #8
 800da16:	60f8      	str	r0, [r7, #12]
 800da18:	60b9      	str	r1, [r7, #8]
 800da1a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800da1c:	687b      	ldr	r3, [r7, #4]
 800da1e:	9300      	str	r3, [sp, #0]
 800da20:	68bb      	ldr	r3, [r7, #8]
 800da22:	2200      	movs	r2, #0
 800da24:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800da28:	68f8      	ldr	r0, [r7, #12]
 800da2a:	f7ff ff5b 	bl	800d8e4 <SPI_WaitFifoStateUntilTimeout>
 800da2e:	4603      	mov	r3, r0
 800da30:	2b00      	cmp	r3, #0
 800da32:	d007      	beq.n	800da44 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800da34:	68fb      	ldr	r3, [r7, #12]
 800da36:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800da38:	f043 0220 	orr.w	r2, r3, #32
 800da3c:	68fb      	ldr	r3, [r7, #12]
 800da3e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800da40:	2303      	movs	r3, #3
 800da42:	e027      	b.n	800da94 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800da44:	687b      	ldr	r3, [r7, #4]
 800da46:	9300      	str	r3, [sp, #0]
 800da48:	68bb      	ldr	r3, [r7, #8]
 800da4a:	2200      	movs	r2, #0
 800da4c:	2180      	movs	r1, #128	@ 0x80
 800da4e:	68f8      	ldr	r0, [r7, #12]
 800da50:	f7ff fec0 	bl	800d7d4 <SPI_WaitFlagStateUntilTimeout>
 800da54:	4603      	mov	r3, r0
 800da56:	2b00      	cmp	r3, #0
 800da58:	d007      	beq.n	800da6a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800da5a:	68fb      	ldr	r3, [r7, #12]
 800da5c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800da5e:	f043 0220 	orr.w	r2, r3, #32
 800da62:	68fb      	ldr	r3, [r7, #12]
 800da64:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800da66:	2303      	movs	r3, #3
 800da68:	e014      	b.n	800da94 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800da6a:	687b      	ldr	r3, [r7, #4]
 800da6c:	9300      	str	r3, [sp, #0]
 800da6e:	68bb      	ldr	r3, [r7, #8]
 800da70:	2200      	movs	r2, #0
 800da72:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800da76:	68f8      	ldr	r0, [r7, #12]
 800da78:	f7ff ff34 	bl	800d8e4 <SPI_WaitFifoStateUntilTimeout>
 800da7c:	4603      	mov	r3, r0
 800da7e:	2b00      	cmp	r3, #0
 800da80:	d007      	beq.n	800da92 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800da82:	68fb      	ldr	r3, [r7, #12]
 800da84:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800da86:	f043 0220 	orr.w	r2, r3, #32
 800da8a:	68fb      	ldr	r3, [r7, #12]
 800da8c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800da8e:	2303      	movs	r3, #3
 800da90:	e000      	b.n	800da94 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800da92:	2300      	movs	r3, #0
}
 800da94:	4618      	mov	r0, r3
 800da96:	3710      	adds	r7, #16
 800da98:	46bd      	mov	sp, r7
 800da9a:	bd80      	pop	{r7, pc}

0800da9c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800da9c:	b580      	push	{r7, lr}
 800da9e:	b082      	sub	sp, #8
 800daa0:	af00      	add	r7, sp, #0
 800daa2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800daa4:	687b      	ldr	r3, [r7, #4]
 800daa6:	2b00      	cmp	r3, #0
 800daa8:	d101      	bne.n	800daae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800daaa:	2301      	movs	r3, #1
 800daac:	e049      	b.n	800db42 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800daae:	687b      	ldr	r3, [r7, #4]
 800dab0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800dab4:	b2db      	uxtb	r3, r3
 800dab6:	2b00      	cmp	r3, #0
 800dab8:	d106      	bne.n	800dac8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800daba:	687b      	ldr	r3, [r7, #4]
 800dabc:	2200      	movs	r2, #0
 800dabe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800dac2:	6878      	ldr	r0, [r7, #4]
 800dac4:	f7fb fba6 	bl	8009214 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800dac8:	687b      	ldr	r3, [r7, #4]
 800daca:	2202      	movs	r2, #2
 800dacc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800dad0:	687b      	ldr	r3, [r7, #4]
 800dad2:	681a      	ldr	r2, [r3, #0]
 800dad4:	687b      	ldr	r3, [r7, #4]
 800dad6:	3304      	adds	r3, #4
 800dad8:	4619      	mov	r1, r3
 800dada:	4610      	mov	r0, r2
 800dadc:	f000 f9ba 	bl	800de54 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800dae0:	687b      	ldr	r3, [r7, #4]
 800dae2:	2201      	movs	r2, #1
 800dae4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800dae8:	687b      	ldr	r3, [r7, #4]
 800daea:	2201      	movs	r2, #1
 800daec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800daf0:	687b      	ldr	r3, [r7, #4]
 800daf2:	2201      	movs	r2, #1
 800daf4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800daf8:	687b      	ldr	r3, [r7, #4]
 800dafa:	2201      	movs	r2, #1
 800dafc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800db00:	687b      	ldr	r3, [r7, #4]
 800db02:	2201      	movs	r2, #1
 800db04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800db08:	687b      	ldr	r3, [r7, #4]
 800db0a:	2201      	movs	r2, #1
 800db0c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800db10:	687b      	ldr	r3, [r7, #4]
 800db12:	2201      	movs	r2, #1
 800db14:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800db18:	687b      	ldr	r3, [r7, #4]
 800db1a:	2201      	movs	r2, #1
 800db1c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800db20:	687b      	ldr	r3, [r7, #4]
 800db22:	2201      	movs	r2, #1
 800db24:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800db28:	687b      	ldr	r3, [r7, #4]
 800db2a:	2201      	movs	r2, #1
 800db2c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800db30:	687b      	ldr	r3, [r7, #4]
 800db32:	2201      	movs	r2, #1
 800db34:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800db38:	687b      	ldr	r3, [r7, #4]
 800db3a:	2201      	movs	r2, #1
 800db3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800db40:	2300      	movs	r3, #0
}
 800db42:	4618      	mov	r0, r3
 800db44:	3708      	adds	r7, #8
 800db46:	46bd      	mov	sp, r7
 800db48:	bd80      	pop	{r7, pc}
	...

0800db4c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800db4c:	b480      	push	{r7}
 800db4e:	b085      	sub	sp, #20
 800db50:	af00      	add	r7, sp, #0
 800db52:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800db54:	687b      	ldr	r3, [r7, #4]
 800db56:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800db5a:	b2db      	uxtb	r3, r3
 800db5c:	2b01      	cmp	r3, #1
 800db5e:	d001      	beq.n	800db64 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800db60:	2301      	movs	r3, #1
 800db62:	e03b      	b.n	800dbdc <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800db64:	687b      	ldr	r3, [r7, #4]
 800db66:	2202      	movs	r2, #2
 800db68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800db6c:	687b      	ldr	r3, [r7, #4]
 800db6e:	681b      	ldr	r3, [r3, #0]
 800db70:	68da      	ldr	r2, [r3, #12]
 800db72:	687b      	ldr	r3, [r7, #4]
 800db74:	681b      	ldr	r3, [r3, #0]
 800db76:	f042 0201 	orr.w	r2, r2, #1
 800db7a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800db7c:	687b      	ldr	r3, [r7, #4]
 800db7e:	681b      	ldr	r3, [r3, #0]
 800db80:	4a19      	ldr	r2, [pc, #100]	@ (800dbe8 <HAL_TIM_Base_Start_IT+0x9c>)
 800db82:	4293      	cmp	r3, r2
 800db84:	d009      	beq.n	800db9a <HAL_TIM_Base_Start_IT+0x4e>
 800db86:	687b      	ldr	r3, [r7, #4]
 800db88:	681b      	ldr	r3, [r3, #0]
 800db8a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800db8e:	d004      	beq.n	800db9a <HAL_TIM_Base_Start_IT+0x4e>
 800db90:	687b      	ldr	r3, [r7, #4]
 800db92:	681b      	ldr	r3, [r3, #0]
 800db94:	4a15      	ldr	r2, [pc, #84]	@ (800dbec <HAL_TIM_Base_Start_IT+0xa0>)
 800db96:	4293      	cmp	r3, r2
 800db98:	d115      	bne.n	800dbc6 <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800db9a:	687b      	ldr	r3, [r7, #4]
 800db9c:	681b      	ldr	r3, [r3, #0]
 800db9e:	689a      	ldr	r2, [r3, #8]
 800dba0:	4b13      	ldr	r3, [pc, #76]	@ (800dbf0 <HAL_TIM_Base_Start_IT+0xa4>)
 800dba2:	4013      	ands	r3, r2
 800dba4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800dba6:	68fb      	ldr	r3, [r7, #12]
 800dba8:	2b06      	cmp	r3, #6
 800dbaa:	d015      	beq.n	800dbd8 <HAL_TIM_Base_Start_IT+0x8c>
 800dbac:	68fb      	ldr	r3, [r7, #12]
 800dbae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800dbb2:	d011      	beq.n	800dbd8 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800dbb4:	687b      	ldr	r3, [r7, #4]
 800dbb6:	681b      	ldr	r3, [r3, #0]
 800dbb8:	681a      	ldr	r2, [r3, #0]
 800dbba:	687b      	ldr	r3, [r7, #4]
 800dbbc:	681b      	ldr	r3, [r3, #0]
 800dbbe:	f042 0201 	orr.w	r2, r2, #1
 800dbc2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800dbc4:	e008      	b.n	800dbd8 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800dbc6:	687b      	ldr	r3, [r7, #4]
 800dbc8:	681b      	ldr	r3, [r3, #0]
 800dbca:	681a      	ldr	r2, [r3, #0]
 800dbcc:	687b      	ldr	r3, [r7, #4]
 800dbce:	681b      	ldr	r3, [r3, #0]
 800dbd0:	f042 0201 	orr.w	r2, r2, #1
 800dbd4:	601a      	str	r2, [r3, #0]
 800dbd6:	e000      	b.n	800dbda <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800dbd8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800dbda:	2300      	movs	r3, #0
}
 800dbdc:	4618      	mov	r0, r3
 800dbde:	3714      	adds	r7, #20
 800dbe0:	46bd      	mov	sp, r7
 800dbe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbe6:	4770      	bx	lr
 800dbe8:	40012c00 	.word	0x40012c00
 800dbec:	40014000 	.word	0x40014000
 800dbf0:	00010007 	.word	0x00010007

0800dbf4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800dbf4:	b580      	push	{r7, lr}
 800dbf6:	b084      	sub	sp, #16
 800dbf8:	af00      	add	r7, sp, #0
 800dbfa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800dbfc:	687b      	ldr	r3, [r7, #4]
 800dbfe:	681b      	ldr	r3, [r3, #0]
 800dc00:	68db      	ldr	r3, [r3, #12]
 800dc02:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800dc04:	687b      	ldr	r3, [r7, #4]
 800dc06:	681b      	ldr	r3, [r3, #0]
 800dc08:	691b      	ldr	r3, [r3, #16]
 800dc0a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800dc0c:	68bb      	ldr	r3, [r7, #8]
 800dc0e:	f003 0302 	and.w	r3, r3, #2
 800dc12:	2b00      	cmp	r3, #0
 800dc14:	d020      	beq.n	800dc58 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800dc16:	68fb      	ldr	r3, [r7, #12]
 800dc18:	f003 0302 	and.w	r3, r3, #2
 800dc1c:	2b00      	cmp	r3, #0
 800dc1e:	d01b      	beq.n	800dc58 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800dc20:	687b      	ldr	r3, [r7, #4]
 800dc22:	681b      	ldr	r3, [r3, #0]
 800dc24:	f06f 0202 	mvn.w	r2, #2
 800dc28:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800dc2a:	687b      	ldr	r3, [r7, #4]
 800dc2c:	2201      	movs	r2, #1
 800dc2e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800dc30:	687b      	ldr	r3, [r7, #4]
 800dc32:	681b      	ldr	r3, [r3, #0]
 800dc34:	699b      	ldr	r3, [r3, #24]
 800dc36:	f003 0303 	and.w	r3, r3, #3
 800dc3a:	2b00      	cmp	r3, #0
 800dc3c:	d003      	beq.n	800dc46 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800dc3e:	6878      	ldr	r0, [r7, #4]
 800dc40:	f000 f8e9 	bl	800de16 <HAL_TIM_IC_CaptureCallback>
 800dc44:	e005      	b.n	800dc52 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800dc46:	6878      	ldr	r0, [r7, #4]
 800dc48:	f000 f8db 	bl	800de02 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800dc4c:	6878      	ldr	r0, [r7, #4]
 800dc4e:	f000 f8ec 	bl	800de2a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dc52:	687b      	ldr	r3, [r7, #4]
 800dc54:	2200      	movs	r2, #0
 800dc56:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800dc58:	68bb      	ldr	r3, [r7, #8]
 800dc5a:	f003 0304 	and.w	r3, r3, #4
 800dc5e:	2b00      	cmp	r3, #0
 800dc60:	d020      	beq.n	800dca4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800dc62:	68fb      	ldr	r3, [r7, #12]
 800dc64:	f003 0304 	and.w	r3, r3, #4
 800dc68:	2b00      	cmp	r3, #0
 800dc6a:	d01b      	beq.n	800dca4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800dc6c:	687b      	ldr	r3, [r7, #4]
 800dc6e:	681b      	ldr	r3, [r3, #0]
 800dc70:	f06f 0204 	mvn.w	r2, #4
 800dc74:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800dc76:	687b      	ldr	r3, [r7, #4]
 800dc78:	2202      	movs	r2, #2
 800dc7a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800dc7c:	687b      	ldr	r3, [r7, #4]
 800dc7e:	681b      	ldr	r3, [r3, #0]
 800dc80:	699b      	ldr	r3, [r3, #24]
 800dc82:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800dc86:	2b00      	cmp	r3, #0
 800dc88:	d003      	beq.n	800dc92 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800dc8a:	6878      	ldr	r0, [r7, #4]
 800dc8c:	f000 f8c3 	bl	800de16 <HAL_TIM_IC_CaptureCallback>
 800dc90:	e005      	b.n	800dc9e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800dc92:	6878      	ldr	r0, [r7, #4]
 800dc94:	f000 f8b5 	bl	800de02 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800dc98:	6878      	ldr	r0, [r7, #4]
 800dc9a:	f000 f8c6 	bl	800de2a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dc9e:	687b      	ldr	r3, [r7, #4]
 800dca0:	2200      	movs	r2, #0
 800dca2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800dca4:	68bb      	ldr	r3, [r7, #8]
 800dca6:	f003 0308 	and.w	r3, r3, #8
 800dcaa:	2b00      	cmp	r3, #0
 800dcac:	d020      	beq.n	800dcf0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800dcae:	68fb      	ldr	r3, [r7, #12]
 800dcb0:	f003 0308 	and.w	r3, r3, #8
 800dcb4:	2b00      	cmp	r3, #0
 800dcb6:	d01b      	beq.n	800dcf0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800dcb8:	687b      	ldr	r3, [r7, #4]
 800dcba:	681b      	ldr	r3, [r3, #0]
 800dcbc:	f06f 0208 	mvn.w	r2, #8
 800dcc0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800dcc2:	687b      	ldr	r3, [r7, #4]
 800dcc4:	2204      	movs	r2, #4
 800dcc6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800dcc8:	687b      	ldr	r3, [r7, #4]
 800dcca:	681b      	ldr	r3, [r3, #0]
 800dccc:	69db      	ldr	r3, [r3, #28]
 800dcce:	f003 0303 	and.w	r3, r3, #3
 800dcd2:	2b00      	cmp	r3, #0
 800dcd4:	d003      	beq.n	800dcde <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800dcd6:	6878      	ldr	r0, [r7, #4]
 800dcd8:	f000 f89d 	bl	800de16 <HAL_TIM_IC_CaptureCallback>
 800dcdc:	e005      	b.n	800dcea <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800dcde:	6878      	ldr	r0, [r7, #4]
 800dce0:	f000 f88f 	bl	800de02 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800dce4:	6878      	ldr	r0, [r7, #4]
 800dce6:	f000 f8a0 	bl	800de2a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dcea:	687b      	ldr	r3, [r7, #4]
 800dcec:	2200      	movs	r2, #0
 800dcee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800dcf0:	68bb      	ldr	r3, [r7, #8]
 800dcf2:	f003 0310 	and.w	r3, r3, #16
 800dcf6:	2b00      	cmp	r3, #0
 800dcf8:	d020      	beq.n	800dd3c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800dcfa:	68fb      	ldr	r3, [r7, #12]
 800dcfc:	f003 0310 	and.w	r3, r3, #16
 800dd00:	2b00      	cmp	r3, #0
 800dd02:	d01b      	beq.n	800dd3c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800dd04:	687b      	ldr	r3, [r7, #4]
 800dd06:	681b      	ldr	r3, [r3, #0]
 800dd08:	f06f 0210 	mvn.w	r2, #16
 800dd0c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800dd0e:	687b      	ldr	r3, [r7, #4]
 800dd10:	2208      	movs	r2, #8
 800dd12:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800dd14:	687b      	ldr	r3, [r7, #4]
 800dd16:	681b      	ldr	r3, [r3, #0]
 800dd18:	69db      	ldr	r3, [r3, #28]
 800dd1a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800dd1e:	2b00      	cmp	r3, #0
 800dd20:	d003      	beq.n	800dd2a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800dd22:	6878      	ldr	r0, [r7, #4]
 800dd24:	f000 f877 	bl	800de16 <HAL_TIM_IC_CaptureCallback>
 800dd28:	e005      	b.n	800dd36 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800dd2a:	6878      	ldr	r0, [r7, #4]
 800dd2c:	f000 f869 	bl	800de02 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800dd30:	6878      	ldr	r0, [r7, #4]
 800dd32:	f000 f87a 	bl	800de2a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dd36:	687b      	ldr	r3, [r7, #4]
 800dd38:	2200      	movs	r2, #0
 800dd3a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800dd3c:	68bb      	ldr	r3, [r7, #8]
 800dd3e:	f003 0301 	and.w	r3, r3, #1
 800dd42:	2b00      	cmp	r3, #0
 800dd44:	d00c      	beq.n	800dd60 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800dd46:	68fb      	ldr	r3, [r7, #12]
 800dd48:	f003 0301 	and.w	r3, r3, #1
 800dd4c:	2b00      	cmp	r3, #0
 800dd4e:	d007      	beq.n	800dd60 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800dd50:	687b      	ldr	r3, [r7, #4]
 800dd52:	681b      	ldr	r3, [r3, #0]
 800dd54:	f06f 0201 	mvn.w	r2, #1
 800dd58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800dd5a:	6878      	ldr	r0, [r7, #4]
 800dd5c:	f7fa f968 	bl	8008030 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800dd60:	68bb      	ldr	r3, [r7, #8]
 800dd62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dd66:	2b00      	cmp	r3, #0
 800dd68:	d104      	bne.n	800dd74 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800dd6a:	68bb      	ldr	r3, [r7, #8]
 800dd6c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800dd70:	2b00      	cmp	r3, #0
 800dd72:	d00c      	beq.n	800dd8e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800dd74:	68fb      	ldr	r3, [r7, #12]
 800dd76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dd7a:	2b00      	cmp	r3, #0
 800dd7c:	d007      	beq.n	800dd8e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800dd7e:	687b      	ldr	r3, [r7, #4]
 800dd80:	681b      	ldr	r3, [r3, #0]
 800dd82:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800dd86:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800dd88:	6878      	ldr	r0, [r7, #4]
 800dd8a:	f000 f943 	bl	800e014 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800dd8e:	68bb      	ldr	r3, [r7, #8]
 800dd90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800dd94:	2b00      	cmp	r3, #0
 800dd96:	d00c      	beq.n	800ddb2 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800dd98:	68fb      	ldr	r3, [r7, #12]
 800dd9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dd9e:	2b00      	cmp	r3, #0
 800dda0:	d007      	beq.n	800ddb2 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800dda2:	687b      	ldr	r3, [r7, #4]
 800dda4:	681b      	ldr	r3, [r3, #0]
 800dda6:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800ddaa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800ddac:	6878      	ldr	r0, [r7, #4]
 800ddae:	f000 f93b 	bl	800e028 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800ddb2:	68bb      	ldr	r3, [r7, #8]
 800ddb4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ddb8:	2b00      	cmp	r3, #0
 800ddba:	d00c      	beq.n	800ddd6 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800ddbc:	68fb      	ldr	r3, [r7, #12]
 800ddbe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ddc2:	2b00      	cmp	r3, #0
 800ddc4:	d007      	beq.n	800ddd6 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800ddc6:	687b      	ldr	r3, [r7, #4]
 800ddc8:	681b      	ldr	r3, [r3, #0]
 800ddca:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800ddce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800ddd0:	6878      	ldr	r0, [r7, #4]
 800ddd2:	f000 f834 	bl	800de3e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800ddd6:	68bb      	ldr	r3, [r7, #8]
 800ddd8:	f003 0320 	and.w	r3, r3, #32
 800dddc:	2b00      	cmp	r3, #0
 800ddde:	d00c      	beq.n	800ddfa <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800dde0:	68fb      	ldr	r3, [r7, #12]
 800dde2:	f003 0320 	and.w	r3, r3, #32
 800dde6:	2b00      	cmp	r3, #0
 800dde8:	d007      	beq.n	800ddfa <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800ddea:	687b      	ldr	r3, [r7, #4]
 800ddec:	681b      	ldr	r3, [r3, #0]
 800ddee:	f06f 0220 	mvn.w	r2, #32
 800ddf2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800ddf4:	6878      	ldr	r0, [r7, #4]
 800ddf6:	f000 f903 	bl	800e000 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800ddfa:	bf00      	nop
 800ddfc:	3710      	adds	r7, #16
 800ddfe:	46bd      	mov	sp, r7
 800de00:	bd80      	pop	{r7, pc}

0800de02 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800de02:	b480      	push	{r7}
 800de04:	b083      	sub	sp, #12
 800de06:	af00      	add	r7, sp, #0
 800de08:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800de0a:	bf00      	nop
 800de0c:	370c      	adds	r7, #12
 800de0e:	46bd      	mov	sp, r7
 800de10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de14:	4770      	bx	lr

0800de16 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800de16:	b480      	push	{r7}
 800de18:	b083      	sub	sp, #12
 800de1a:	af00      	add	r7, sp, #0
 800de1c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800de1e:	bf00      	nop
 800de20:	370c      	adds	r7, #12
 800de22:	46bd      	mov	sp, r7
 800de24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de28:	4770      	bx	lr

0800de2a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800de2a:	b480      	push	{r7}
 800de2c:	b083      	sub	sp, #12
 800de2e:	af00      	add	r7, sp, #0
 800de30:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800de32:	bf00      	nop
 800de34:	370c      	adds	r7, #12
 800de36:	46bd      	mov	sp, r7
 800de38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de3c:	4770      	bx	lr

0800de3e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800de3e:	b480      	push	{r7}
 800de40:	b083      	sub	sp, #12
 800de42:	af00      	add	r7, sp, #0
 800de44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800de46:	bf00      	nop
 800de48:	370c      	adds	r7, #12
 800de4a:	46bd      	mov	sp, r7
 800de4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de50:	4770      	bx	lr
	...

0800de54 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800de54:	b480      	push	{r7}
 800de56:	b085      	sub	sp, #20
 800de58:	af00      	add	r7, sp, #0
 800de5a:	6078      	str	r0, [r7, #4]
 800de5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800de5e:	687b      	ldr	r3, [r7, #4]
 800de60:	681b      	ldr	r3, [r3, #0]
 800de62:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800de64:	687b      	ldr	r3, [r7, #4]
 800de66:	4a30      	ldr	r2, [pc, #192]	@ (800df28 <TIM_Base_SetConfig+0xd4>)
 800de68:	4293      	cmp	r3, r2
 800de6a:	d003      	beq.n	800de74 <TIM_Base_SetConfig+0x20>
 800de6c:	687b      	ldr	r3, [r7, #4]
 800de6e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800de72:	d108      	bne.n	800de86 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800de74:	68fb      	ldr	r3, [r7, #12]
 800de76:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800de7a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800de7c:	683b      	ldr	r3, [r7, #0]
 800de7e:	685b      	ldr	r3, [r3, #4]
 800de80:	68fa      	ldr	r2, [r7, #12]
 800de82:	4313      	orrs	r3, r2
 800de84:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800de86:	687b      	ldr	r3, [r7, #4]
 800de88:	4a27      	ldr	r2, [pc, #156]	@ (800df28 <TIM_Base_SetConfig+0xd4>)
 800de8a:	4293      	cmp	r3, r2
 800de8c:	d00b      	beq.n	800dea6 <TIM_Base_SetConfig+0x52>
 800de8e:	687b      	ldr	r3, [r7, #4]
 800de90:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800de94:	d007      	beq.n	800dea6 <TIM_Base_SetConfig+0x52>
 800de96:	687b      	ldr	r3, [r7, #4]
 800de98:	4a24      	ldr	r2, [pc, #144]	@ (800df2c <TIM_Base_SetConfig+0xd8>)
 800de9a:	4293      	cmp	r3, r2
 800de9c:	d003      	beq.n	800dea6 <TIM_Base_SetConfig+0x52>
 800de9e:	687b      	ldr	r3, [r7, #4]
 800dea0:	4a23      	ldr	r2, [pc, #140]	@ (800df30 <TIM_Base_SetConfig+0xdc>)
 800dea2:	4293      	cmp	r3, r2
 800dea4:	d108      	bne.n	800deb8 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800dea6:	68fb      	ldr	r3, [r7, #12]
 800dea8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800deac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800deae:	683b      	ldr	r3, [r7, #0]
 800deb0:	68db      	ldr	r3, [r3, #12]
 800deb2:	68fa      	ldr	r2, [r7, #12]
 800deb4:	4313      	orrs	r3, r2
 800deb6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800deb8:	68fb      	ldr	r3, [r7, #12]
 800deba:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800debe:	683b      	ldr	r3, [r7, #0]
 800dec0:	695b      	ldr	r3, [r3, #20]
 800dec2:	4313      	orrs	r3, r2
 800dec4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800dec6:	687b      	ldr	r3, [r7, #4]
 800dec8:	68fa      	ldr	r2, [r7, #12]
 800deca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800decc:	683b      	ldr	r3, [r7, #0]
 800dece:	689a      	ldr	r2, [r3, #8]
 800ded0:	687b      	ldr	r3, [r7, #4]
 800ded2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800ded4:	683b      	ldr	r3, [r7, #0]
 800ded6:	681a      	ldr	r2, [r3, #0]
 800ded8:	687b      	ldr	r3, [r7, #4]
 800deda:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800dedc:	687b      	ldr	r3, [r7, #4]
 800dede:	4a12      	ldr	r2, [pc, #72]	@ (800df28 <TIM_Base_SetConfig+0xd4>)
 800dee0:	4293      	cmp	r3, r2
 800dee2:	d007      	beq.n	800def4 <TIM_Base_SetConfig+0xa0>
 800dee4:	687b      	ldr	r3, [r7, #4]
 800dee6:	4a11      	ldr	r2, [pc, #68]	@ (800df2c <TIM_Base_SetConfig+0xd8>)
 800dee8:	4293      	cmp	r3, r2
 800deea:	d003      	beq.n	800def4 <TIM_Base_SetConfig+0xa0>
 800deec:	687b      	ldr	r3, [r7, #4]
 800deee:	4a10      	ldr	r2, [pc, #64]	@ (800df30 <TIM_Base_SetConfig+0xdc>)
 800def0:	4293      	cmp	r3, r2
 800def2:	d103      	bne.n	800defc <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800def4:	683b      	ldr	r3, [r7, #0]
 800def6:	691a      	ldr	r2, [r3, #16]
 800def8:	687b      	ldr	r3, [r7, #4]
 800defa:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800defc:	687b      	ldr	r3, [r7, #4]
 800defe:	2201      	movs	r2, #1
 800df00:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800df02:	687b      	ldr	r3, [r7, #4]
 800df04:	691b      	ldr	r3, [r3, #16]
 800df06:	f003 0301 	and.w	r3, r3, #1
 800df0a:	2b01      	cmp	r3, #1
 800df0c:	d105      	bne.n	800df1a <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800df0e:	687b      	ldr	r3, [r7, #4]
 800df10:	691b      	ldr	r3, [r3, #16]
 800df12:	f023 0201 	bic.w	r2, r3, #1
 800df16:	687b      	ldr	r3, [r7, #4]
 800df18:	611a      	str	r2, [r3, #16]
  }
}
 800df1a:	bf00      	nop
 800df1c:	3714      	adds	r7, #20
 800df1e:	46bd      	mov	sp, r7
 800df20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df24:	4770      	bx	lr
 800df26:	bf00      	nop
 800df28:	40012c00 	.word	0x40012c00
 800df2c:	40014000 	.word	0x40014000
 800df30:	40014400 	.word	0x40014400

0800df34 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800df34:	b480      	push	{r7}
 800df36:	b085      	sub	sp, #20
 800df38:	af00      	add	r7, sp, #0
 800df3a:	6078      	str	r0, [r7, #4]
 800df3c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800df3e:	687b      	ldr	r3, [r7, #4]
 800df40:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800df44:	2b01      	cmp	r3, #1
 800df46:	d101      	bne.n	800df4c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800df48:	2302      	movs	r3, #2
 800df4a:	e04f      	b.n	800dfec <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800df4c:	687b      	ldr	r3, [r7, #4]
 800df4e:	2201      	movs	r2, #1
 800df50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800df54:	687b      	ldr	r3, [r7, #4]
 800df56:	2202      	movs	r2, #2
 800df58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800df5c:	687b      	ldr	r3, [r7, #4]
 800df5e:	681b      	ldr	r3, [r3, #0]
 800df60:	685b      	ldr	r3, [r3, #4]
 800df62:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800df64:	687b      	ldr	r3, [r7, #4]
 800df66:	681b      	ldr	r3, [r3, #0]
 800df68:	689b      	ldr	r3, [r3, #8]
 800df6a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800df6c:	687b      	ldr	r3, [r7, #4]
 800df6e:	681b      	ldr	r3, [r3, #0]
 800df70:	4a21      	ldr	r2, [pc, #132]	@ (800dff8 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800df72:	4293      	cmp	r3, r2
 800df74:	d108      	bne.n	800df88 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800df76:	68fb      	ldr	r3, [r7, #12]
 800df78:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800df7c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800df7e:	683b      	ldr	r3, [r7, #0]
 800df80:	685b      	ldr	r3, [r3, #4]
 800df82:	68fa      	ldr	r2, [r7, #12]
 800df84:	4313      	orrs	r3, r2
 800df86:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800df88:	68fb      	ldr	r3, [r7, #12]
 800df8a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800df8e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800df90:	683b      	ldr	r3, [r7, #0]
 800df92:	681b      	ldr	r3, [r3, #0]
 800df94:	68fa      	ldr	r2, [r7, #12]
 800df96:	4313      	orrs	r3, r2
 800df98:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800df9a:	687b      	ldr	r3, [r7, #4]
 800df9c:	681b      	ldr	r3, [r3, #0]
 800df9e:	68fa      	ldr	r2, [r7, #12]
 800dfa0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800dfa2:	687b      	ldr	r3, [r7, #4]
 800dfa4:	681b      	ldr	r3, [r3, #0]
 800dfa6:	4a14      	ldr	r2, [pc, #80]	@ (800dff8 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800dfa8:	4293      	cmp	r3, r2
 800dfaa:	d009      	beq.n	800dfc0 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800dfac:	687b      	ldr	r3, [r7, #4]
 800dfae:	681b      	ldr	r3, [r3, #0]
 800dfb0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800dfb4:	d004      	beq.n	800dfc0 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800dfb6:	687b      	ldr	r3, [r7, #4]
 800dfb8:	681b      	ldr	r3, [r3, #0]
 800dfba:	4a10      	ldr	r2, [pc, #64]	@ (800dffc <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800dfbc:	4293      	cmp	r3, r2
 800dfbe:	d10c      	bne.n	800dfda <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800dfc0:	68bb      	ldr	r3, [r7, #8]
 800dfc2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800dfc6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800dfc8:	683b      	ldr	r3, [r7, #0]
 800dfca:	689b      	ldr	r3, [r3, #8]
 800dfcc:	68ba      	ldr	r2, [r7, #8]
 800dfce:	4313      	orrs	r3, r2
 800dfd0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800dfd2:	687b      	ldr	r3, [r7, #4]
 800dfd4:	681b      	ldr	r3, [r3, #0]
 800dfd6:	68ba      	ldr	r2, [r7, #8]
 800dfd8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800dfda:	687b      	ldr	r3, [r7, #4]
 800dfdc:	2201      	movs	r2, #1
 800dfde:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800dfe2:	687b      	ldr	r3, [r7, #4]
 800dfe4:	2200      	movs	r2, #0
 800dfe6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800dfea:	2300      	movs	r3, #0
}
 800dfec:	4618      	mov	r0, r3
 800dfee:	3714      	adds	r7, #20
 800dff0:	46bd      	mov	sp, r7
 800dff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dff6:	4770      	bx	lr
 800dff8:	40012c00 	.word	0x40012c00
 800dffc:	40014000 	.word	0x40014000

0800e000 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800e000:	b480      	push	{r7}
 800e002:	b083      	sub	sp, #12
 800e004:	af00      	add	r7, sp, #0
 800e006:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800e008:	bf00      	nop
 800e00a:	370c      	adds	r7, #12
 800e00c:	46bd      	mov	sp, r7
 800e00e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e012:	4770      	bx	lr

0800e014 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800e014:	b480      	push	{r7}
 800e016:	b083      	sub	sp, #12
 800e018:	af00      	add	r7, sp, #0
 800e01a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800e01c:	bf00      	nop
 800e01e:	370c      	adds	r7, #12
 800e020:	46bd      	mov	sp, r7
 800e022:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e026:	4770      	bx	lr

0800e028 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800e028:	b480      	push	{r7}
 800e02a:	b083      	sub	sp, #12
 800e02c:	af00      	add	r7, sp, #0
 800e02e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800e030:	bf00      	nop
 800e032:	370c      	adds	r7, #12
 800e034:	46bd      	mov	sp, r7
 800e036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e03a:	4770      	bx	lr

0800e03c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800e03c:	b580      	push	{r7, lr}
 800e03e:	b082      	sub	sp, #8
 800e040:	af00      	add	r7, sp, #0
 800e042:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800e044:	687b      	ldr	r3, [r7, #4]
 800e046:	2b00      	cmp	r3, #0
 800e048:	d101      	bne.n	800e04e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800e04a:	2301      	movs	r3, #1
 800e04c:	e040      	b.n	800e0d0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800e04e:	687b      	ldr	r3, [r7, #4]
 800e050:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800e052:	2b00      	cmp	r3, #0
 800e054:	d106      	bne.n	800e064 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800e056:	687b      	ldr	r3, [r7, #4]
 800e058:	2200      	movs	r2, #0
 800e05a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800e05e:	6878      	ldr	r0, [r7, #4]
 800e060:	f7fb f94a 	bl	80092f8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800e064:	687b      	ldr	r3, [r7, #4]
 800e066:	2224      	movs	r2, #36	@ 0x24
 800e068:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800e06a:	687b      	ldr	r3, [r7, #4]
 800e06c:	681b      	ldr	r3, [r3, #0]
 800e06e:	681a      	ldr	r2, [r3, #0]
 800e070:	687b      	ldr	r3, [r7, #4]
 800e072:	681b      	ldr	r3, [r3, #0]
 800e074:	f022 0201 	bic.w	r2, r2, #1
 800e078:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800e07a:	687b      	ldr	r3, [r7, #4]
 800e07c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e07e:	2b00      	cmp	r3, #0
 800e080:	d002      	beq.n	800e088 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800e082:	6878      	ldr	r0, [r7, #4]
 800e084:	f000 fade 	bl	800e644 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800e088:	6878      	ldr	r0, [r7, #4]
 800e08a:	f000 f8af 	bl	800e1ec <UART_SetConfig>
 800e08e:	4603      	mov	r3, r0
 800e090:	2b01      	cmp	r3, #1
 800e092:	d101      	bne.n	800e098 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800e094:	2301      	movs	r3, #1
 800e096:	e01b      	b.n	800e0d0 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800e098:	687b      	ldr	r3, [r7, #4]
 800e09a:	681b      	ldr	r3, [r3, #0]
 800e09c:	685a      	ldr	r2, [r3, #4]
 800e09e:	687b      	ldr	r3, [r7, #4]
 800e0a0:	681b      	ldr	r3, [r3, #0]
 800e0a2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800e0a6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800e0a8:	687b      	ldr	r3, [r7, #4]
 800e0aa:	681b      	ldr	r3, [r3, #0]
 800e0ac:	689a      	ldr	r2, [r3, #8]
 800e0ae:	687b      	ldr	r3, [r7, #4]
 800e0b0:	681b      	ldr	r3, [r3, #0]
 800e0b2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800e0b6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800e0b8:	687b      	ldr	r3, [r7, #4]
 800e0ba:	681b      	ldr	r3, [r3, #0]
 800e0bc:	681a      	ldr	r2, [r3, #0]
 800e0be:	687b      	ldr	r3, [r7, #4]
 800e0c0:	681b      	ldr	r3, [r3, #0]
 800e0c2:	f042 0201 	orr.w	r2, r2, #1
 800e0c6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800e0c8:	6878      	ldr	r0, [r7, #4]
 800e0ca:	f000 fb5d 	bl	800e788 <UART_CheckIdleState>
 800e0ce:	4603      	mov	r3, r0
}
 800e0d0:	4618      	mov	r0, r3
 800e0d2:	3708      	adds	r7, #8
 800e0d4:	46bd      	mov	sp, r7
 800e0d6:	bd80      	pop	{r7, pc}

0800e0d8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800e0d8:	b580      	push	{r7, lr}
 800e0da:	b08a      	sub	sp, #40	@ 0x28
 800e0dc:	af02      	add	r7, sp, #8
 800e0de:	60f8      	str	r0, [r7, #12]
 800e0e0:	60b9      	str	r1, [r7, #8]
 800e0e2:	603b      	str	r3, [r7, #0]
 800e0e4:	4613      	mov	r3, r2
 800e0e6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800e0e8:	68fb      	ldr	r3, [r7, #12]
 800e0ea:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800e0ec:	2b20      	cmp	r3, #32
 800e0ee:	d177      	bne.n	800e1e0 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 800e0f0:	68bb      	ldr	r3, [r7, #8]
 800e0f2:	2b00      	cmp	r3, #0
 800e0f4:	d002      	beq.n	800e0fc <HAL_UART_Transmit+0x24>
 800e0f6:	88fb      	ldrh	r3, [r7, #6]
 800e0f8:	2b00      	cmp	r3, #0
 800e0fa:	d101      	bne.n	800e100 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800e0fc:	2301      	movs	r3, #1
 800e0fe:	e070      	b.n	800e1e2 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e100:	68fb      	ldr	r3, [r7, #12]
 800e102:	2200      	movs	r2, #0
 800e104:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800e108:	68fb      	ldr	r3, [r7, #12]
 800e10a:	2221      	movs	r2, #33	@ 0x21
 800e10c:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800e10e:	f7fb f9dd 	bl	80094cc <HAL_GetTick>
 800e112:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800e114:	68fb      	ldr	r3, [r7, #12]
 800e116:	88fa      	ldrh	r2, [r7, #6]
 800e118:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800e11c:	68fb      	ldr	r3, [r7, #12]
 800e11e:	88fa      	ldrh	r2, [r7, #6]
 800e120:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800e124:	68fb      	ldr	r3, [r7, #12]
 800e126:	689b      	ldr	r3, [r3, #8]
 800e128:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e12c:	d108      	bne.n	800e140 <HAL_UART_Transmit+0x68>
 800e12e:	68fb      	ldr	r3, [r7, #12]
 800e130:	691b      	ldr	r3, [r3, #16]
 800e132:	2b00      	cmp	r3, #0
 800e134:	d104      	bne.n	800e140 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800e136:	2300      	movs	r3, #0
 800e138:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800e13a:	68bb      	ldr	r3, [r7, #8]
 800e13c:	61bb      	str	r3, [r7, #24]
 800e13e:	e003      	b.n	800e148 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800e140:	68bb      	ldr	r3, [r7, #8]
 800e142:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800e144:	2300      	movs	r3, #0
 800e146:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800e148:	e02f      	b.n	800e1aa <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800e14a:	683b      	ldr	r3, [r7, #0]
 800e14c:	9300      	str	r3, [sp, #0]
 800e14e:	697b      	ldr	r3, [r7, #20]
 800e150:	2200      	movs	r2, #0
 800e152:	2180      	movs	r1, #128	@ 0x80
 800e154:	68f8      	ldr	r0, [r7, #12]
 800e156:	f000 fbbf 	bl	800e8d8 <UART_WaitOnFlagUntilTimeout>
 800e15a:	4603      	mov	r3, r0
 800e15c:	2b00      	cmp	r3, #0
 800e15e:	d004      	beq.n	800e16a <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800e160:	68fb      	ldr	r3, [r7, #12]
 800e162:	2220      	movs	r2, #32
 800e164:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800e166:	2303      	movs	r3, #3
 800e168:	e03b      	b.n	800e1e2 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800e16a:	69fb      	ldr	r3, [r7, #28]
 800e16c:	2b00      	cmp	r3, #0
 800e16e:	d10b      	bne.n	800e188 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800e170:	69bb      	ldr	r3, [r7, #24]
 800e172:	881a      	ldrh	r2, [r3, #0]
 800e174:	68fb      	ldr	r3, [r7, #12]
 800e176:	681b      	ldr	r3, [r3, #0]
 800e178:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800e17c:	b292      	uxth	r2, r2
 800e17e:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800e180:	69bb      	ldr	r3, [r7, #24]
 800e182:	3302      	adds	r3, #2
 800e184:	61bb      	str	r3, [r7, #24]
 800e186:	e007      	b.n	800e198 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800e188:	69fb      	ldr	r3, [r7, #28]
 800e18a:	781a      	ldrb	r2, [r3, #0]
 800e18c:	68fb      	ldr	r3, [r7, #12]
 800e18e:	681b      	ldr	r3, [r3, #0]
 800e190:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800e192:	69fb      	ldr	r3, [r7, #28]
 800e194:	3301      	adds	r3, #1
 800e196:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800e198:	68fb      	ldr	r3, [r7, #12]
 800e19a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800e19e:	b29b      	uxth	r3, r3
 800e1a0:	3b01      	subs	r3, #1
 800e1a2:	b29a      	uxth	r2, r3
 800e1a4:	68fb      	ldr	r3, [r7, #12]
 800e1a6:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800e1aa:	68fb      	ldr	r3, [r7, #12]
 800e1ac:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800e1b0:	b29b      	uxth	r3, r3
 800e1b2:	2b00      	cmp	r3, #0
 800e1b4:	d1c9      	bne.n	800e14a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800e1b6:	683b      	ldr	r3, [r7, #0]
 800e1b8:	9300      	str	r3, [sp, #0]
 800e1ba:	697b      	ldr	r3, [r7, #20]
 800e1bc:	2200      	movs	r2, #0
 800e1be:	2140      	movs	r1, #64	@ 0x40
 800e1c0:	68f8      	ldr	r0, [r7, #12]
 800e1c2:	f000 fb89 	bl	800e8d8 <UART_WaitOnFlagUntilTimeout>
 800e1c6:	4603      	mov	r3, r0
 800e1c8:	2b00      	cmp	r3, #0
 800e1ca:	d004      	beq.n	800e1d6 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 800e1cc:	68fb      	ldr	r3, [r7, #12]
 800e1ce:	2220      	movs	r2, #32
 800e1d0:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800e1d2:	2303      	movs	r3, #3
 800e1d4:	e005      	b.n	800e1e2 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800e1d6:	68fb      	ldr	r3, [r7, #12]
 800e1d8:	2220      	movs	r2, #32
 800e1da:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800e1dc:	2300      	movs	r3, #0
 800e1de:	e000      	b.n	800e1e2 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 800e1e0:	2302      	movs	r3, #2
  }
}
 800e1e2:	4618      	mov	r0, r3
 800e1e4:	3720      	adds	r7, #32
 800e1e6:	46bd      	mov	sp, r7
 800e1e8:	bd80      	pop	{r7, pc}
	...

0800e1ec <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800e1ec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800e1f0:	b08a      	sub	sp, #40	@ 0x28
 800e1f2:	af00      	add	r7, sp, #0
 800e1f4:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800e1f6:	2300      	movs	r3, #0
 800e1f8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800e1fc:	68fb      	ldr	r3, [r7, #12]
 800e1fe:	689a      	ldr	r2, [r3, #8]
 800e200:	68fb      	ldr	r3, [r7, #12]
 800e202:	691b      	ldr	r3, [r3, #16]
 800e204:	431a      	orrs	r2, r3
 800e206:	68fb      	ldr	r3, [r7, #12]
 800e208:	695b      	ldr	r3, [r3, #20]
 800e20a:	431a      	orrs	r2, r3
 800e20c:	68fb      	ldr	r3, [r7, #12]
 800e20e:	69db      	ldr	r3, [r3, #28]
 800e210:	4313      	orrs	r3, r2
 800e212:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800e214:	68fb      	ldr	r3, [r7, #12]
 800e216:	681b      	ldr	r3, [r3, #0]
 800e218:	681a      	ldr	r2, [r3, #0]
 800e21a:	4bb4      	ldr	r3, [pc, #720]	@ (800e4ec <UART_SetConfig+0x300>)
 800e21c:	4013      	ands	r3, r2
 800e21e:	68fa      	ldr	r2, [r7, #12]
 800e220:	6812      	ldr	r2, [r2, #0]
 800e222:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800e224:	430b      	orrs	r3, r1
 800e226:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800e228:	68fb      	ldr	r3, [r7, #12]
 800e22a:	681b      	ldr	r3, [r3, #0]
 800e22c:	685b      	ldr	r3, [r3, #4]
 800e22e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800e232:	68fb      	ldr	r3, [r7, #12]
 800e234:	68da      	ldr	r2, [r3, #12]
 800e236:	68fb      	ldr	r3, [r7, #12]
 800e238:	681b      	ldr	r3, [r3, #0]
 800e23a:	430a      	orrs	r2, r1
 800e23c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800e23e:	68fb      	ldr	r3, [r7, #12]
 800e240:	699b      	ldr	r3, [r3, #24]
 800e242:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800e244:	68fb      	ldr	r3, [r7, #12]
 800e246:	681b      	ldr	r3, [r3, #0]
 800e248:	4aa9      	ldr	r2, [pc, #676]	@ (800e4f0 <UART_SetConfig+0x304>)
 800e24a:	4293      	cmp	r3, r2
 800e24c:	d004      	beq.n	800e258 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800e24e:	68fb      	ldr	r3, [r7, #12]
 800e250:	6a1b      	ldr	r3, [r3, #32]
 800e252:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e254:	4313      	orrs	r3, r2
 800e256:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800e258:	68fb      	ldr	r3, [r7, #12]
 800e25a:	681b      	ldr	r3, [r3, #0]
 800e25c:	689b      	ldr	r3, [r3, #8]
 800e25e:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800e262:	68fb      	ldr	r3, [r7, #12]
 800e264:	681b      	ldr	r3, [r3, #0]
 800e266:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e268:	430a      	orrs	r2, r1
 800e26a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e26c:	68fb      	ldr	r3, [r7, #12]
 800e26e:	681b      	ldr	r3, [r3, #0]
 800e270:	4aa0      	ldr	r2, [pc, #640]	@ (800e4f4 <UART_SetConfig+0x308>)
 800e272:	4293      	cmp	r3, r2
 800e274:	d126      	bne.n	800e2c4 <UART_SetConfig+0xd8>
 800e276:	4ba0      	ldr	r3, [pc, #640]	@ (800e4f8 <UART_SetConfig+0x30c>)
 800e278:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e27c:	f003 0303 	and.w	r3, r3, #3
 800e280:	2b03      	cmp	r3, #3
 800e282:	d81b      	bhi.n	800e2bc <UART_SetConfig+0xd0>
 800e284:	a201      	add	r2, pc, #4	@ (adr r2, 800e28c <UART_SetConfig+0xa0>)
 800e286:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e28a:	bf00      	nop
 800e28c:	0800e29d 	.word	0x0800e29d
 800e290:	0800e2ad 	.word	0x0800e2ad
 800e294:	0800e2a5 	.word	0x0800e2a5
 800e298:	0800e2b5 	.word	0x0800e2b5
 800e29c:	2301      	movs	r3, #1
 800e29e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800e2a2:	e080      	b.n	800e3a6 <UART_SetConfig+0x1ba>
 800e2a4:	2302      	movs	r3, #2
 800e2a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800e2aa:	e07c      	b.n	800e3a6 <UART_SetConfig+0x1ba>
 800e2ac:	2304      	movs	r3, #4
 800e2ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800e2b2:	e078      	b.n	800e3a6 <UART_SetConfig+0x1ba>
 800e2b4:	2308      	movs	r3, #8
 800e2b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800e2ba:	e074      	b.n	800e3a6 <UART_SetConfig+0x1ba>
 800e2bc:	2310      	movs	r3, #16
 800e2be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800e2c2:	e070      	b.n	800e3a6 <UART_SetConfig+0x1ba>
 800e2c4:	68fb      	ldr	r3, [r7, #12]
 800e2c6:	681b      	ldr	r3, [r3, #0]
 800e2c8:	4a8c      	ldr	r2, [pc, #560]	@ (800e4fc <UART_SetConfig+0x310>)
 800e2ca:	4293      	cmp	r3, r2
 800e2cc:	d138      	bne.n	800e340 <UART_SetConfig+0x154>
 800e2ce:	4b8a      	ldr	r3, [pc, #552]	@ (800e4f8 <UART_SetConfig+0x30c>)
 800e2d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e2d4:	f003 030c 	and.w	r3, r3, #12
 800e2d8:	2b0c      	cmp	r3, #12
 800e2da:	d82d      	bhi.n	800e338 <UART_SetConfig+0x14c>
 800e2dc:	a201      	add	r2, pc, #4	@ (adr r2, 800e2e4 <UART_SetConfig+0xf8>)
 800e2de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e2e2:	bf00      	nop
 800e2e4:	0800e319 	.word	0x0800e319
 800e2e8:	0800e339 	.word	0x0800e339
 800e2ec:	0800e339 	.word	0x0800e339
 800e2f0:	0800e339 	.word	0x0800e339
 800e2f4:	0800e329 	.word	0x0800e329
 800e2f8:	0800e339 	.word	0x0800e339
 800e2fc:	0800e339 	.word	0x0800e339
 800e300:	0800e339 	.word	0x0800e339
 800e304:	0800e321 	.word	0x0800e321
 800e308:	0800e339 	.word	0x0800e339
 800e30c:	0800e339 	.word	0x0800e339
 800e310:	0800e339 	.word	0x0800e339
 800e314:	0800e331 	.word	0x0800e331
 800e318:	2300      	movs	r3, #0
 800e31a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800e31e:	e042      	b.n	800e3a6 <UART_SetConfig+0x1ba>
 800e320:	2302      	movs	r3, #2
 800e322:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800e326:	e03e      	b.n	800e3a6 <UART_SetConfig+0x1ba>
 800e328:	2304      	movs	r3, #4
 800e32a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800e32e:	e03a      	b.n	800e3a6 <UART_SetConfig+0x1ba>
 800e330:	2308      	movs	r3, #8
 800e332:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800e336:	e036      	b.n	800e3a6 <UART_SetConfig+0x1ba>
 800e338:	2310      	movs	r3, #16
 800e33a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800e33e:	e032      	b.n	800e3a6 <UART_SetConfig+0x1ba>
 800e340:	68fb      	ldr	r3, [r7, #12]
 800e342:	681b      	ldr	r3, [r3, #0]
 800e344:	4a6a      	ldr	r2, [pc, #424]	@ (800e4f0 <UART_SetConfig+0x304>)
 800e346:	4293      	cmp	r3, r2
 800e348:	d12a      	bne.n	800e3a0 <UART_SetConfig+0x1b4>
 800e34a:	4b6b      	ldr	r3, [pc, #428]	@ (800e4f8 <UART_SetConfig+0x30c>)
 800e34c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e350:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800e354:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800e358:	d01a      	beq.n	800e390 <UART_SetConfig+0x1a4>
 800e35a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800e35e:	d81b      	bhi.n	800e398 <UART_SetConfig+0x1ac>
 800e360:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800e364:	d00c      	beq.n	800e380 <UART_SetConfig+0x194>
 800e366:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800e36a:	d815      	bhi.n	800e398 <UART_SetConfig+0x1ac>
 800e36c:	2b00      	cmp	r3, #0
 800e36e:	d003      	beq.n	800e378 <UART_SetConfig+0x18c>
 800e370:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800e374:	d008      	beq.n	800e388 <UART_SetConfig+0x19c>
 800e376:	e00f      	b.n	800e398 <UART_SetConfig+0x1ac>
 800e378:	2300      	movs	r3, #0
 800e37a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800e37e:	e012      	b.n	800e3a6 <UART_SetConfig+0x1ba>
 800e380:	2302      	movs	r3, #2
 800e382:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800e386:	e00e      	b.n	800e3a6 <UART_SetConfig+0x1ba>
 800e388:	2304      	movs	r3, #4
 800e38a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800e38e:	e00a      	b.n	800e3a6 <UART_SetConfig+0x1ba>
 800e390:	2308      	movs	r3, #8
 800e392:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800e396:	e006      	b.n	800e3a6 <UART_SetConfig+0x1ba>
 800e398:	2310      	movs	r3, #16
 800e39a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800e39e:	e002      	b.n	800e3a6 <UART_SetConfig+0x1ba>
 800e3a0:	2310      	movs	r3, #16
 800e3a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800e3a6:	68fb      	ldr	r3, [r7, #12]
 800e3a8:	681b      	ldr	r3, [r3, #0]
 800e3aa:	4a51      	ldr	r2, [pc, #324]	@ (800e4f0 <UART_SetConfig+0x304>)
 800e3ac:	4293      	cmp	r3, r2
 800e3ae:	d17a      	bne.n	800e4a6 <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800e3b0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800e3b4:	2b08      	cmp	r3, #8
 800e3b6:	d824      	bhi.n	800e402 <UART_SetConfig+0x216>
 800e3b8:	a201      	add	r2, pc, #4	@ (adr r2, 800e3c0 <UART_SetConfig+0x1d4>)
 800e3ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e3be:	bf00      	nop
 800e3c0:	0800e3e5 	.word	0x0800e3e5
 800e3c4:	0800e403 	.word	0x0800e403
 800e3c8:	0800e3ed 	.word	0x0800e3ed
 800e3cc:	0800e403 	.word	0x0800e403
 800e3d0:	0800e3f3 	.word	0x0800e3f3
 800e3d4:	0800e403 	.word	0x0800e403
 800e3d8:	0800e403 	.word	0x0800e403
 800e3dc:	0800e403 	.word	0x0800e403
 800e3e0:	0800e3fb 	.word	0x0800e3fb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e3e4:	f7fe fbc0 	bl	800cb68 <HAL_RCC_GetPCLK1Freq>
 800e3e8:	61f8      	str	r0, [r7, #28]
        break;
 800e3ea:	e010      	b.n	800e40e <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800e3ec:	4b44      	ldr	r3, [pc, #272]	@ (800e500 <UART_SetConfig+0x314>)
 800e3ee:	61fb      	str	r3, [r7, #28]
        break;
 800e3f0:	e00d      	b.n	800e40e <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800e3f2:	f7fe fb21 	bl	800ca38 <HAL_RCC_GetSysClockFreq>
 800e3f6:	61f8      	str	r0, [r7, #28]
        break;
 800e3f8:	e009      	b.n	800e40e <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e3fa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800e3fe:	61fb      	str	r3, [r7, #28]
        break;
 800e400:	e005      	b.n	800e40e <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 800e402:	2300      	movs	r3, #0
 800e404:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800e406:	2301      	movs	r3, #1
 800e408:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800e40c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800e40e:	69fb      	ldr	r3, [r7, #28]
 800e410:	2b00      	cmp	r3, #0
 800e412:	f000 8107 	beq.w	800e624 <UART_SetConfig+0x438>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800e416:	68fb      	ldr	r3, [r7, #12]
 800e418:	685a      	ldr	r2, [r3, #4]
 800e41a:	4613      	mov	r3, r2
 800e41c:	005b      	lsls	r3, r3, #1
 800e41e:	4413      	add	r3, r2
 800e420:	69fa      	ldr	r2, [r7, #28]
 800e422:	429a      	cmp	r2, r3
 800e424:	d305      	bcc.n	800e432 <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 800e426:	68fb      	ldr	r3, [r7, #12]
 800e428:	685b      	ldr	r3, [r3, #4]
 800e42a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800e42c:	69fa      	ldr	r2, [r7, #28]
 800e42e:	429a      	cmp	r2, r3
 800e430:	d903      	bls.n	800e43a <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 800e432:	2301      	movs	r3, #1
 800e434:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800e438:	e0f4      	b.n	800e624 <UART_SetConfig+0x438>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800e43a:	69fb      	ldr	r3, [r7, #28]
 800e43c:	2200      	movs	r2, #0
 800e43e:	461c      	mov	r4, r3
 800e440:	4615      	mov	r5, r2
 800e442:	f04f 0200 	mov.w	r2, #0
 800e446:	f04f 0300 	mov.w	r3, #0
 800e44a:	022b      	lsls	r3, r5, #8
 800e44c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800e450:	0222      	lsls	r2, r4, #8
 800e452:	68f9      	ldr	r1, [r7, #12]
 800e454:	6849      	ldr	r1, [r1, #4]
 800e456:	0849      	lsrs	r1, r1, #1
 800e458:	2000      	movs	r0, #0
 800e45a:	4688      	mov	r8, r1
 800e45c:	4681      	mov	r9, r0
 800e45e:	eb12 0a08 	adds.w	sl, r2, r8
 800e462:	eb43 0b09 	adc.w	fp, r3, r9
 800e466:	68fb      	ldr	r3, [r7, #12]
 800e468:	685b      	ldr	r3, [r3, #4]
 800e46a:	2200      	movs	r2, #0
 800e46c:	603b      	str	r3, [r7, #0]
 800e46e:	607a      	str	r2, [r7, #4]
 800e470:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e474:	4650      	mov	r0, sl
 800e476:	4659      	mov	r1, fp
 800e478:	f7f2 fb68 	bl	8000b4c <__aeabi_uldivmod>
 800e47c:	4602      	mov	r2, r0
 800e47e:	460b      	mov	r3, r1
 800e480:	4613      	mov	r3, r2
 800e482:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800e484:	69bb      	ldr	r3, [r7, #24]
 800e486:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800e48a:	d308      	bcc.n	800e49e <UART_SetConfig+0x2b2>
 800e48c:	69bb      	ldr	r3, [r7, #24]
 800e48e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e492:	d204      	bcs.n	800e49e <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 800e494:	68fb      	ldr	r3, [r7, #12]
 800e496:	681b      	ldr	r3, [r3, #0]
 800e498:	69ba      	ldr	r2, [r7, #24]
 800e49a:	60da      	str	r2, [r3, #12]
 800e49c:	e0c2      	b.n	800e624 <UART_SetConfig+0x438>
        }
        else
        {
          ret = HAL_ERROR;
 800e49e:	2301      	movs	r3, #1
 800e4a0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800e4a4:	e0be      	b.n	800e624 <UART_SetConfig+0x438>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800e4a6:	68fb      	ldr	r3, [r7, #12]
 800e4a8:	69db      	ldr	r3, [r3, #28]
 800e4aa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e4ae:	d16a      	bne.n	800e586 <UART_SetConfig+0x39a>
  {
    switch (clocksource)
 800e4b0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800e4b4:	2b08      	cmp	r3, #8
 800e4b6:	d834      	bhi.n	800e522 <UART_SetConfig+0x336>
 800e4b8:	a201      	add	r2, pc, #4	@ (adr r2, 800e4c0 <UART_SetConfig+0x2d4>)
 800e4ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e4be:	bf00      	nop
 800e4c0:	0800e4e5 	.word	0x0800e4e5
 800e4c4:	0800e505 	.word	0x0800e505
 800e4c8:	0800e50d 	.word	0x0800e50d
 800e4cc:	0800e523 	.word	0x0800e523
 800e4d0:	0800e513 	.word	0x0800e513
 800e4d4:	0800e523 	.word	0x0800e523
 800e4d8:	0800e523 	.word	0x0800e523
 800e4dc:	0800e523 	.word	0x0800e523
 800e4e0:	0800e51b 	.word	0x0800e51b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e4e4:	f7fe fb40 	bl	800cb68 <HAL_RCC_GetPCLK1Freq>
 800e4e8:	61f8      	str	r0, [r7, #28]
        break;
 800e4ea:	e020      	b.n	800e52e <UART_SetConfig+0x342>
 800e4ec:	efff69f3 	.word	0xefff69f3
 800e4f0:	40008000 	.word	0x40008000
 800e4f4:	40013800 	.word	0x40013800
 800e4f8:	40021000 	.word	0x40021000
 800e4fc:	40004400 	.word	0x40004400
 800e500:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800e504:	f7fe fb46 	bl	800cb94 <HAL_RCC_GetPCLK2Freq>
 800e508:	61f8      	str	r0, [r7, #28]
        break;
 800e50a:	e010      	b.n	800e52e <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800e50c:	4b4c      	ldr	r3, [pc, #304]	@ (800e640 <UART_SetConfig+0x454>)
 800e50e:	61fb      	str	r3, [r7, #28]
        break;
 800e510:	e00d      	b.n	800e52e <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800e512:	f7fe fa91 	bl	800ca38 <HAL_RCC_GetSysClockFreq>
 800e516:	61f8      	str	r0, [r7, #28]
        break;
 800e518:	e009      	b.n	800e52e <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e51a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800e51e:	61fb      	str	r3, [r7, #28]
        break;
 800e520:	e005      	b.n	800e52e <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 800e522:	2300      	movs	r3, #0
 800e524:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800e526:	2301      	movs	r3, #1
 800e528:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800e52c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800e52e:	69fb      	ldr	r3, [r7, #28]
 800e530:	2b00      	cmp	r3, #0
 800e532:	d077      	beq.n	800e624 <UART_SetConfig+0x438>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800e534:	69fb      	ldr	r3, [r7, #28]
 800e536:	005a      	lsls	r2, r3, #1
 800e538:	68fb      	ldr	r3, [r7, #12]
 800e53a:	685b      	ldr	r3, [r3, #4]
 800e53c:	085b      	lsrs	r3, r3, #1
 800e53e:	441a      	add	r2, r3
 800e540:	68fb      	ldr	r3, [r7, #12]
 800e542:	685b      	ldr	r3, [r3, #4]
 800e544:	fbb2 f3f3 	udiv	r3, r2, r3
 800e548:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e54a:	69bb      	ldr	r3, [r7, #24]
 800e54c:	2b0f      	cmp	r3, #15
 800e54e:	d916      	bls.n	800e57e <UART_SetConfig+0x392>
 800e550:	69bb      	ldr	r3, [r7, #24]
 800e552:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e556:	d212      	bcs.n	800e57e <UART_SetConfig+0x392>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800e558:	69bb      	ldr	r3, [r7, #24]
 800e55a:	b29b      	uxth	r3, r3
 800e55c:	f023 030f 	bic.w	r3, r3, #15
 800e560:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800e562:	69bb      	ldr	r3, [r7, #24]
 800e564:	085b      	lsrs	r3, r3, #1
 800e566:	b29b      	uxth	r3, r3
 800e568:	f003 0307 	and.w	r3, r3, #7
 800e56c:	b29a      	uxth	r2, r3
 800e56e:	8afb      	ldrh	r3, [r7, #22]
 800e570:	4313      	orrs	r3, r2
 800e572:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800e574:	68fb      	ldr	r3, [r7, #12]
 800e576:	681b      	ldr	r3, [r3, #0]
 800e578:	8afa      	ldrh	r2, [r7, #22]
 800e57a:	60da      	str	r2, [r3, #12]
 800e57c:	e052      	b.n	800e624 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 800e57e:	2301      	movs	r3, #1
 800e580:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800e584:	e04e      	b.n	800e624 <UART_SetConfig+0x438>
      }
    }
  }
  else
  {
    switch (clocksource)
 800e586:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800e58a:	2b08      	cmp	r3, #8
 800e58c:	d827      	bhi.n	800e5de <UART_SetConfig+0x3f2>
 800e58e:	a201      	add	r2, pc, #4	@ (adr r2, 800e594 <UART_SetConfig+0x3a8>)
 800e590:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e594:	0800e5b9 	.word	0x0800e5b9
 800e598:	0800e5c1 	.word	0x0800e5c1
 800e59c:	0800e5c9 	.word	0x0800e5c9
 800e5a0:	0800e5df 	.word	0x0800e5df
 800e5a4:	0800e5cf 	.word	0x0800e5cf
 800e5a8:	0800e5df 	.word	0x0800e5df
 800e5ac:	0800e5df 	.word	0x0800e5df
 800e5b0:	0800e5df 	.word	0x0800e5df
 800e5b4:	0800e5d7 	.word	0x0800e5d7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e5b8:	f7fe fad6 	bl	800cb68 <HAL_RCC_GetPCLK1Freq>
 800e5bc:	61f8      	str	r0, [r7, #28]
        break;
 800e5be:	e014      	b.n	800e5ea <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800e5c0:	f7fe fae8 	bl	800cb94 <HAL_RCC_GetPCLK2Freq>
 800e5c4:	61f8      	str	r0, [r7, #28]
        break;
 800e5c6:	e010      	b.n	800e5ea <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800e5c8:	4b1d      	ldr	r3, [pc, #116]	@ (800e640 <UART_SetConfig+0x454>)
 800e5ca:	61fb      	str	r3, [r7, #28]
        break;
 800e5cc:	e00d      	b.n	800e5ea <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800e5ce:	f7fe fa33 	bl	800ca38 <HAL_RCC_GetSysClockFreq>
 800e5d2:	61f8      	str	r0, [r7, #28]
        break;
 800e5d4:	e009      	b.n	800e5ea <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e5d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800e5da:	61fb      	str	r3, [r7, #28]
        break;
 800e5dc:	e005      	b.n	800e5ea <UART_SetConfig+0x3fe>
      default:
        pclk = 0U;
 800e5de:	2300      	movs	r3, #0
 800e5e0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800e5e2:	2301      	movs	r3, #1
 800e5e4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800e5e8:	bf00      	nop
    }

    if (pclk != 0U)
 800e5ea:	69fb      	ldr	r3, [r7, #28]
 800e5ec:	2b00      	cmp	r3, #0
 800e5ee:	d019      	beq.n	800e624 <UART_SetConfig+0x438>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800e5f0:	68fb      	ldr	r3, [r7, #12]
 800e5f2:	685b      	ldr	r3, [r3, #4]
 800e5f4:	085a      	lsrs	r2, r3, #1
 800e5f6:	69fb      	ldr	r3, [r7, #28]
 800e5f8:	441a      	add	r2, r3
 800e5fa:	68fb      	ldr	r3, [r7, #12]
 800e5fc:	685b      	ldr	r3, [r3, #4]
 800e5fe:	fbb2 f3f3 	udiv	r3, r2, r3
 800e602:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e604:	69bb      	ldr	r3, [r7, #24]
 800e606:	2b0f      	cmp	r3, #15
 800e608:	d909      	bls.n	800e61e <UART_SetConfig+0x432>
 800e60a:	69bb      	ldr	r3, [r7, #24]
 800e60c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e610:	d205      	bcs.n	800e61e <UART_SetConfig+0x432>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800e612:	69bb      	ldr	r3, [r7, #24]
 800e614:	b29a      	uxth	r2, r3
 800e616:	68fb      	ldr	r3, [r7, #12]
 800e618:	681b      	ldr	r3, [r3, #0]
 800e61a:	60da      	str	r2, [r3, #12]
 800e61c:	e002      	b.n	800e624 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 800e61e:	2301      	movs	r3, #1
 800e620:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800e624:	68fb      	ldr	r3, [r7, #12]
 800e626:	2200      	movs	r2, #0
 800e628:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800e62a:	68fb      	ldr	r3, [r7, #12]
 800e62c:	2200      	movs	r2, #0
 800e62e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800e630:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 800e634:	4618      	mov	r0, r3
 800e636:	3728      	adds	r7, #40	@ 0x28
 800e638:	46bd      	mov	sp, r7
 800e63a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800e63e:	bf00      	nop
 800e640:	00f42400 	.word	0x00f42400

0800e644 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800e644:	b480      	push	{r7}
 800e646:	b083      	sub	sp, #12
 800e648:	af00      	add	r7, sp, #0
 800e64a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800e64c:	687b      	ldr	r3, [r7, #4]
 800e64e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e650:	f003 0308 	and.w	r3, r3, #8
 800e654:	2b00      	cmp	r3, #0
 800e656:	d00a      	beq.n	800e66e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800e658:	687b      	ldr	r3, [r7, #4]
 800e65a:	681b      	ldr	r3, [r3, #0]
 800e65c:	685b      	ldr	r3, [r3, #4]
 800e65e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800e662:	687b      	ldr	r3, [r7, #4]
 800e664:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800e666:	687b      	ldr	r3, [r7, #4]
 800e668:	681b      	ldr	r3, [r3, #0]
 800e66a:	430a      	orrs	r2, r1
 800e66c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800e66e:	687b      	ldr	r3, [r7, #4]
 800e670:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e672:	f003 0301 	and.w	r3, r3, #1
 800e676:	2b00      	cmp	r3, #0
 800e678:	d00a      	beq.n	800e690 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800e67a:	687b      	ldr	r3, [r7, #4]
 800e67c:	681b      	ldr	r3, [r3, #0]
 800e67e:	685b      	ldr	r3, [r3, #4]
 800e680:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800e684:	687b      	ldr	r3, [r7, #4]
 800e686:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800e688:	687b      	ldr	r3, [r7, #4]
 800e68a:	681b      	ldr	r3, [r3, #0]
 800e68c:	430a      	orrs	r2, r1
 800e68e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800e690:	687b      	ldr	r3, [r7, #4]
 800e692:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e694:	f003 0302 	and.w	r3, r3, #2
 800e698:	2b00      	cmp	r3, #0
 800e69a:	d00a      	beq.n	800e6b2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800e69c:	687b      	ldr	r3, [r7, #4]
 800e69e:	681b      	ldr	r3, [r3, #0]
 800e6a0:	685b      	ldr	r3, [r3, #4]
 800e6a2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800e6a6:	687b      	ldr	r3, [r7, #4]
 800e6a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e6aa:	687b      	ldr	r3, [r7, #4]
 800e6ac:	681b      	ldr	r3, [r3, #0]
 800e6ae:	430a      	orrs	r2, r1
 800e6b0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800e6b2:	687b      	ldr	r3, [r7, #4]
 800e6b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e6b6:	f003 0304 	and.w	r3, r3, #4
 800e6ba:	2b00      	cmp	r3, #0
 800e6bc:	d00a      	beq.n	800e6d4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800e6be:	687b      	ldr	r3, [r7, #4]
 800e6c0:	681b      	ldr	r3, [r3, #0]
 800e6c2:	685b      	ldr	r3, [r3, #4]
 800e6c4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800e6c8:	687b      	ldr	r3, [r7, #4]
 800e6ca:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800e6cc:	687b      	ldr	r3, [r7, #4]
 800e6ce:	681b      	ldr	r3, [r3, #0]
 800e6d0:	430a      	orrs	r2, r1
 800e6d2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800e6d4:	687b      	ldr	r3, [r7, #4]
 800e6d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e6d8:	f003 0310 	and.w	r3, r3, #16
 800e6dc:	2b00      	cmp	r3, #0
 800e6de:	d00a      	beq.n	800e6f6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800e6e0:	687b      	ldr	r3, [r7, #4]
 800e6e2:	681b      	ldr	r3, [r3, #0]
 800e6e4:	689b      	ldr	r3, [r3, #8]
 800e6e6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800e6ea:	687b      	ldr	r3, [r7, #4]
 800e6ec:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e6ee:	687b      	ldr	r3, [r7, #4]
 800e6f0:	681b      	ldr	r3, [r3, #0]
 800e6f2:	430a      	orrs	r2, r1
 800e6f4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800e6f6:	687b      	ldr	r3, [r7, #4]
 800e6f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e6fa:	f003 0320 	and.w	r3, r3, #32
 800e6fe:	2b00      	cmp	r3, #0
 800e700:	d00a      	beq.n	800e718 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800e702:	687b      	ldr	r3, [r7, #4]
 800e704:	681b      	ldr	r3, [r3, #0]
 800e706:	689b      	ldr	r3, [r3, #8]
 800e708:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800e70c:	687b      	ldr	r3, [r7, #4]
 800e70e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800e710:	687b      	ldr	r3, [r7, #4]
 800e712:	681b      	ldr	r3, [r3, #0]
 800e714:	430a      	orrs	r2, r1
 800e716:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800e718:	687b      	ldr	r3, [r7, #4]
 800e71a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e71c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e720:	2b00      	cmp	r3, #0
 800e722:	d01a      	beq.n	800e75a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800e724:	687b      	ldr	r3, [r7, #4]
 800e726:	681b      	ldr	r3, [r3, #0]
 800e728:	685b      	ldr	r3, [r3, #4]
 800e72a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800e72e:	687b      	ldr	r3, [r7, #4]
 800e730:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800e732:	687b      	ldr	r3, [r7, #4]
 800e734:	681b      	ldr	r3, [r3, #0]
 800e736:	430a      	orrs	r2, r1
 800e738:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800e73a:	687b      	ldr	r3, [r7, #4]
 800e73c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e73e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e742:	d10a      	bne.n	800e75a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800e744:	687b      	ldr	r3, [r7, #4]
 800e746:	681b      	ldr	r3, [r3, #0]
 800e748:	685b      	ldr	r3, [r3, #4]
 800e74a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800e74e:	687b      	ldr	r3, [r7, #4]
 800e750:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800e752:	687b      	ldr	r3, [r7, #4]
 800e754:	681b      	ldr	r3, [r3, #0]
 800e756:	430a      	orrs	r2, r1
 800e758:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800e75a:	687b      	ldr	r3, [r7, #4]
 800e75c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e75e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e762:	2b00      	cmp	r3, #0
 800e764:	d00a      	beq.n	800e77c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800e766:	687b      	ldr	r3, [r7, #4]
 800e768:	681b      	ldr	r3, [r3, #0]
 800e76a:	685b      	ldr	r3, [r3, #4]
 800e76c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800e770:	687b      	ldr	r3, [r7, #4]
 800e772:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800e774:	687b      	ldr	r3, [r7, #4]
 800e776:	681b      	ldr	r3, [r3, #0]
 800e778:	430a      	orrs	r2, r1
 800e77a:	605a      	str	r2, [r3, #4]
  }
}
 800e77c:	bf00      	nop
 800e77e:	370c      	adds	r7, #12
 800e780:	46bd      	mov	sp, r7
 800e782:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e786:	4770      	bx	lr

0800e788 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800e788:	b580      	push	{r7, lr}
 800e78a:	b098      	sub	sp, #96	@ 0x60
 800e78c:	af02      	add	r7, sp, #8
 800e78e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e790:	687b      	ldr	r3, [r7, #4]
 800e792:	2200      	movs	r2, #0
 800e794:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800e798:	f7fa fe98 	bl	80094cc <HAL_GetTick>
 800e79c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800e79e:	687b      	ldr	r3, [r7, #4]
 800e7a0:	681b      	ldr	r3, [r3, #0]
 800e7a2:	681b      	ldr	r3, [r3, #0]
 800e7a4:	f003 0308 	and.w	r3, r3, #8
 800e7a8:	2b08      	cmp	r3, #8
 800e7aa:	d12e      	bne.n	800e80a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800e7ac:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800e7b0:	9300      	str	r3, [sp, #0]
 800e7b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e7b4:	2200      	movs	r2, #0
 800e7b6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800e7ba:	6878      	ldr	r0, [r7, #4]
 800e7bc:	f000 f88c 	bl	800e8d8 <UART_WaitOnFlagUntilTimeout>
 800e7c0:	4603      	mov	r3, r0
 800e7c2:	2b00      	cmp	r3, #0
 800e7c4:	d021      	beq.n	800e80a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800e7c6:	687b      	ldr	r3, [r7, #4]
 800e7c8:	681b      	ldr	r3, [r3, #0]
 800e7ca:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e7cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e7ce:	e853 3f00 	ldrex	r3, [r3]
 800e7d2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800e7d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e7d6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e7da:	653b      	str	r3, [r7, #80]	@ 0x50
 800e7dc:	687b      	ldr	r3, [r7, #4]
 800e7de:	681b      	ldr	r3, [r3, #0]
 800e7e0:	461a      	mov	r2, r3
 800e7e2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e7e4:	647b      	str	r3, [r7, #68]	@ 0x44
 800e7e6:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e7e8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800e7ea:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e7ec:	e841 2300 	strex	r3, r2, [r1]
 800e7f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800e7f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e7f4:	2b00      	cmp	r3, #0
 800e7f6:	d1e6      	bne.n	800e7c6 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800e7f8:	687b      	ldr	r3, [r7, #4]
 800e7fa:	2220      	movs	r2, #32
 800e7fc:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800e7fe:	687b      	ldr	r3, [r7, #4]
 800e800:	2200      	movs	r2, #0
 800e802:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800e806:	2303      	movs	r3, #3
 800e808:	e062      	b.n	800e8d0 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800e80a:	687b      	ldr	r3, [r7, #4]
 800e80c:	681b      	ldr	r3, [r3, #0]
 800e80e:	681b      	ldr	r3, [r3, #0]
 800e810:	f003 0304 	and.w	r3, r3, #4
 800e814:	2b04      	cmp	r3, #4
 800e816:	d149      	bne.n	800e8ac <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800e818:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800e81c:	9300      	str	r3, [sp, #0]
 800e81e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e820:	2200      	movs	r2, #0
 800e822:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800e826:	6878      	ldr	r0, [r7, #4]
 800e828:	f000 f856 	bl	800e8d8 <UART_WaitOnFlagUntilTimeout>
 800e82c:	4603      	mov	r3, r0
 800e82e:	2b00      	cmp	r3, #0
 800e830:	d03c      	beq.n	800e8ac <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800e832:	687b      	ldr	r3, [r7, #4]
 800e834:	681b      	ldr	r3, [r3, #0]
 800e836:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e838:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e83a:	e853 3f00 	ldrex	r3, [r3]
 800e83e:	623b      	str	r3, [r7, #32]
   return(result);
 800e840:	6a3b      	ldr	r3, [r7, #32]
 800e842:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800e846:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e848:	687b      	ldr	r3, [r7, #4]
 800e84a:	681b      	ldr	r3, [r3, #0]
 800e84c:	461a      	mov	r2, r3
 800e84e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e850:	633b      	str	r3, [r7, #48]	@ 0x30
 800e852:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e854:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e856:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e858:	e841 2300 	strex	r3, r2, [r1]
 800e85c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800e85e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e860:	2b00      	cmp	r3, #0
 800e862:	d1e6      	bne.n	800e832 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e864:	687b      	ldr	r3, [r7, #4]
 800e866:	681b      	ldr	r3, [r3, #0]
 800e868:	3308      	adds	r3, #8
 800e86a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e86c:	693b      	ldr	r3, [r7, #16]
 800e86e:	e853 3f00 	ldrex	r3, [r3]
 800e872:	60fb      	str	r3, [r7, #12]
   return(result);
 800e874:	68fb      	ldr	r3, [r7, #12]
 800e876:	f023 0301 	bic.w	r3, r3, #1
 800e87a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e87c:	687b      	ldr	r3, [r7, #4]
 800e87e:	681b      	ldr	r3, [r3, #0]
 800e880:	3308      	adds	r3, #8
 800e882:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e884:	61fa      	str	r2, [r7, #28]
 800e886:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e888:	69b9      	ldr	r1, [r7, #24]
 800e88a:	69fa      	ldr	r2, [r7, #28]
 800e88c:	e841 2300 	strex	r3, r2, [r1]
 800e890:	617b      	str	r3, [r7, #20]
   return(result);
 800e892:	697b      	ldr	r3, [r7, #20]
 800e894:	2b00      	cmp	r3, #0
 800e896:	d1e5      	bne.n	800e864 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800e898:	687b      	ldr	r3, [r7, #4]
 800e89a:	2220      	movs	r2, #32
 800e89c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800e8a0:	687b      	ldr	r3, [r7, #4]
 800e8a2:	2200      	movs	r2, #0
 800e8a4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800e8a8:	2303      	movs	r3, #3
 800e8aa:	e011      	b.n	800e8d0 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800e8ac:	687b      	ldr	r3, [r7, #4]
 800e8ae:	2220      	movs	r2, #32
 800e8b0:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800e8b2:	687b      	ldr	r3, [r7, #4]
 800e8b4:	2220      	movs	r2, #32
 800e8b6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e8ba:	687b      	ldr	r3, [r7, #4]
 800e8bc:	2200      	movs	r2, #0
 800e8be:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e8c0:	687b      	ldr	r3, [r7, #4]
 800e8c2:	2200      	movs	r2, #0
 800e8c4:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800e8c6:	687b      	ldr	r3, [r7, #4]
 800e8c8:	2200      	movs	r2, #0
 800e8ca:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800e8ce:	2300      	movs	r3, #0
}
 800e8d0:	4618      	mov	r0, r3
 800e8d2:	3758      	adds	r7, #88	@ 0x58
 800e8d4:	46bd      	mov	sp, r7
 800e8d6:	bd80      	pop	{r7, pc}

0800e8d8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800e8d8:	b580      	push	{r7, lr}
 800e8da:	b084      	sub	sp, #16
 800e8dc:	af00      	add	r7, sp, #0
 800e8de:	60f8      	str	r0, [r7, #12]
 800e8e0:	60b9      	str	r1, [r7, #8]
 800e8e2:	603b      	str	r3, [r7, #0]
 800e8e4:	4613      	mov	r3, r2
 800e8e6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e8e8:	e04f      	b.n	800e98a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800e8ea:	69bb      	ldr	r3, [r7, #24]
 800e8ec:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800e8f0:	d04b      	beq.n	800e98a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800e8f2:	f7fa fdeb 	bl	80094cc <HAL_GetTick>
 800e8f6:	4602      	mov	r2, r0
 800e8f8:	683b      	ldr	r3, [r7, #0]
 800e8fa:	1ad3      	subs	r3, r2, r3
 800e8fc:	69ba      	ldr	r2, [r7, #24]
 800e8fe:	429a      	cmp	r2, r3
 800e900:	d302      	bcc.n	800e908 <UART_WaitOnFlagUntilTimeout+0x30>
 800e902:	69bb      	ldr	r3, [r7, #24]
 800e904:	2b00      	cmp	r3, #0
 800e906:	d101      	bne.n	800e90c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800e908:	2303      	movs	r3, #3
 800e90a:	e04e      	b.n	800e9aa <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800e90c:	68fb      	ldr	r3, [r7, #12]
 800e90e:	681b      	ldr	r3, [r3, #0]
 800e910:	681b      	ldr	r3, [r3, #0]
 800e912:	f003 0304 	and.w	r3, r3, #4
 800e916:	2b00      	cmp	r3, #0
 800e918:	d037      	beq.n	800e98a <UART_WaitOnFlagUntilTimeout+0xb2>
 800e91a:	68bb      	ldr	r3, [r7, #8]
 800e91c:	2b80      	cmp	r3, #128	@ 0x80
 800e91e:	d034      	beq.n	800e98a <UART_WaitOnFlagUntilTimeout+0xb2>
 800e920:	68bb      	ldr	r3, [r7, #8]
 800e922:	2b40      	cmp	r3, #64	@ 0x40
 800e924:	d031      	beq.n	800e98a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800e926:	68fb      	ldr	r3, [r7, #12]
 800e928:	681b      	ldr	r3, [r3, #0]
 800e92a:	69db      	ldr	r3, [r3, #28]
 800e92c:	f003 0308 	and.w	r3, r3, #8
 800e930:	2b08      	cmp	r3, #8
 800e932:	d110      	bne.n	800e956 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800e934:	68fb      	ldr	r3, [r7, #12]
 800e936:	681b      	ldr	r3, [r3, #0]
 800e938:	2208      	movs	r2, #8
 800e93a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800e93c:	68f8      	ldr	r0, [r7, #12]
 800e93e:	f000 f838 	bl	800e9b2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800e942:	68fb      	ldr	r3, [r7, #12]
 800e944:	2208      	movs	r2, #8
 800e946:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800e94a:	68fb      	ldr	r3, [r7, #12]
 800e94c:	2200      	movs	r2, #0
 800e94e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800e952:	2301      	movs	r3, #1
 800e954:	e029      	b.n	800e9aa <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800e956:	68fb      	ldr	r3, [r7, #12]
 800e958:	681b      	ldr	r3, [r3, #0]
 800e95a:	69db      	ldr	r3, [r3, #28]
 800e95c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800e960:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800e964:	d111      	bne.n	800e98a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800e966:	68fb      	ldr	r3, [r7, #12]
 800e968:	681b      	ldr	r3, [r3, #0]
 800e96a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800e96e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800e970:	68f8      	ldr	r0, [r7, #12]
 800e972:	f000 f81e 	bl	800e9b2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800e976:	68fb      	ldr	r3, [r7, #12]
 800e978:	2220      	movs	r2, #32
 800e97a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800e97e:	68fb      	ldr	r3, [r7, #12]
 800e980:	2200      	movs	r2, #0
 800e982:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800e986:	2303      	movs	r3, #3
 800e988:	e00f      	b.n	800e9aa <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e98a:	68fb      	ldr	r3, [r7, #12]
 800e98c:	681b      	ldr	r3, [r3, #0]
 800e98e:	69da      	ldr	r2, [r3, #28]
 800e990:	68bb      	ldr	r3, [r7, #8]
 800e992:	4013      	ands	r3, r2
 800e994:	68ba      	ldr	r2, [r7, #8]
 800e996:	429a      	cmp	r2, r3
 800e998:	bf0c      	ite	eq
 800e99a:	2301      	moveq	r3, #1
 800e99c:	2300      	movne	r3, #0
 800e99e:	b2db      	uxtb	r3, r3
 800e9a0:	461a      	mov	r2, r3
 800e9a2:	79fb      	ldrb	r3, [r7, #7]
 800e9a4:	429a      	cmp	r2, r3
 800e9a6:	d0a0      	beq.n	800e8ea <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800e9a8:	2300      	movs	r3, #0
}
 800e9aa:	4618      	mov	r0, r3
 800e9ac:	3710      	adds	r7, #16
 800e9ae:	46bd      	mov	sp, r7
 800e9b0:	bd80      	pop	{r7, pc}

0800e9b2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800e9b2:	b480      	push	{r7}
 800e9b4:	b095      	sub	sp, #84	@ 0x54
 800e9b6:	af00      	add	r7, sp, #0
 800e9b8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800e9ba:	687b      	ldr	r3, [r7, #4]
 800e9bc:	681b      	ldr	r3, [r3, #0]
 800e9be:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e9c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e9c2:	e853 3f00 	ldrex	r3, [r3]
 800e9c6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800e9c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e9ca:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800e9ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e9d0:	687b      	ldr	r3, [r7, #4]
 800e9d2:	681b      	ldr	r3, [r3, #0]
 800e9d4:	461a      	mov	r2, r3
 800e9d6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e9d8:	643b      	str	r3, [r7, #64]	@ 0x40
 800e9da:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e9dc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800e9de:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800e9e0:	e841 2300 	strex	r3, r2, [r1]
 800e9e4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800e9e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e9e8:	2b00      	cmp	r3, #0
 800e9ea:	d1e6      	bne.n	800e9ba <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e9ec:	687b      	ldr	r3, [r7, #4]
 800e9ee:	681b      	ldr	r3, [r3, #0]
 800e9f0:	3308      	adds	r3, #8
 800e9f2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e9f4:	6a3b      	ldr	r3, [r7, #32]
 800e9f6:	e853 3f00 	ldrex	r3, [r3]
 800e9fa:	61fb      	str	r3, [r7, #28]
   return(result);
 800e9fc:	69fb      	ldr	r3, [r7, #28]
 800e9fe:	f023 0301 	bic.w	r3, r3, #1
 800ea02:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ea04:	687b      	ldr	r3, [r7, #4]
 800ea06:	681b      	ldr	r3, [r3, #0]
 800ea08:	3308      	adds	r3, #8
 800ea0a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ea0c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800ea0e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ea10:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ea12:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ea14:	e841 2300 	strex	r3, r2, [r1]
 800ea18:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ea1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea1c:	2b00      	cmp	r3, #0
 800ea1e:	d1e5      	bne.n	800e9ec <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ea20:	687b      	ldr	r3, [r7, #4]
 800ea22:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ea24:	2b01      	cmp	r3, #1
 800ea26:	d118      	bne.n	800ea5a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ea28:	687b      	ldr	r3, [r7, #4]
 800ea2a:	681b      	ldr	r3, [r3, #0]
 800ea2c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ea2e:	68fb      	ldr	r3, [r7, #12]
 800ea30:	e853 3f00 	ldrex	r3, [r3]
 800ea34:	60bb      	str	r3, [r7, #8]
   return(result);
 800ea36:	68bb      	ldr	r3, [r7, #8]
 800ea38:	f023 0310 	bic.w	r3, r3, #16
 800ea3c:	647b      	str	r3, [r7, #68]	@ 0x44
 800ea3e:	687b      	ldr	r3, [r7, #4]
 800ea40:	681b      	ldr	r3, [r3, #0]
 800ea42:	461a      	mov	r2, r3
 800ea44:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ea46:	61bb      	str	r3, [r7, #24]
 800ea48:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ea4a:	6979      	ldr	r1, [r7, #20]
 800ea4c:	69ba      	ldr	r2, [r7, #24]
 800ea4e:	e841 2300 	strex	r3, r2, [r1]
 800ea52:	613b      	str	r3, [r7, #16]
   return(result);
 800ea54:	693b      	ldr	r3, [r7, #16]
 800ea56:	2b00      	cmp	r3, #0
 800ea58:	d1e6      	bne.n	800ea28 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800ea5a:	687b      	ldr	r3, [r7, #4]
 800ea5c:	2220      	movs	r2, #32
 800ea5e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ea62:	687b      	ldr	r3, [r7, #4]
 800ea64:	2200      	movs	r2, #0
 800ea66:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800ea68:	687b      	ldr	r3, [r7, #4]
 800ea6a:	2200      	movs	r2, #0
 800ea6c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800ea6e:	bf00      	nop
 800ea70:	3754      	adds	r7, #84	@ 0x54
 800ea72:	46bd      	mov	sp, r7
 800ea74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea78:	4770      	bx	lr
	...

0800ea7c <__assert_func>:
 800ea7c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ea7e:	4614      	mov	r4, r2
 800ea80:	461a      	mov	r2, r3
 800ea82:	4b09      	ldr	r3, [pc, #36]	@ (800eaa8 <__assert_func+0x2c>)
 800ea84:	681b      	ldr	r3, [r3, #0]
 800ea86:	4605      	mov	r5, r0
 800ea88:	68d8      	ldr	r0, [r3, #12]
 800ea8a:	b954      	cbnz	r4, 800eaa2 <__assert_func+0x26>
 800ea8c:	4b07      	ldr	r3, [pc, #28]	@ (800eaac <__assert_func+0x30>)
 800ea8e:	461c      	mov	r4, r3
 800ea90:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ea94:	9100      	str	r1, [sp, #0]
 800ea96:	462b      	mov	r3, r5
 800ea98:	4905      	ldr	r1, [pc, #20]	@ (800eab0 <__assert_func+0x34>)
 800ea9a:	f000 f8b1 	bl	800ec00 <fiprintf>
 800ea9e:	f000 f922 	bl	800ece6 <abort>
 800eaa2:	4b04      	ldr	r3, [pc, #16]	@ (800eab4 <__assert_func+0x38>)
 800eaa4:	e7f4      	b.n	800ea90 <__assert_func+0x14>
 800eaa6:	bf00      	nop
 800eaa8:	20000074 	.word	0x20000074
 800eaac:	08011363 	.word	0x08011363
 800eab0:	08011335 	.word	0x08011335
 800eab4:	08011328 	.word	0x08011328

0800eab8 <std>:
 800eab8:	2300      	movs	r3, #0
 800eaba:	b510      	push	{r4, lr}
 800eabc:	4604      	mov	r4, r0
 800eabe:	e9c0 3300 	strd	r3, r3, [r0]
 800eac2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800eac6:	6083      	str	r3, [r0, #8]
 800eac8:	8181      	strh	r1, [r0, #12]
 800eaca:	6643      	str	r3, [r0, #100]	@ 0x64
 800eacc:	81c2      	strh	r2, [r0, #14]
 800eace:	6183      	str	r3, [r0, #24]
 800ead0:	4619      	mov	r1, r3
 800ead2:	2208      	movs	r2, #8
 800ead4:	305c      	adds	r0, #92	@ 0x5c
 800ead6:	f000 f8c3 	bl	800ec60 <memset>
 800eada:	4b0d      	ldr	r3, [pc, #52]	@ (800eb10 <std+0x58>)
 800eadc:	6263      	str	r3, [r4, #36]	@ 0x24
 800eade:	4b0d      	ldr	r3, [pc, #52]	@ (800eb14 <std+0x5c>)
 800eae0:	62a3      	str	r3, [r4, #40]	@ 0x28
 800eae2:	4b0d      	ldr	r3, [pc, #52]	@ (800eb18 <std+0x60>)
 800eae4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800eae6:	4b0d      	ldr	r3, [pc, #52]	@ (800eb1c <std+0x64>)
 800eae8:	6323      	str	r3, [r4, #48]	@ 0x30
 800eaea:	4b0d      	ldr	r3, [pc, #52]	@ (800eb20 <std+0x68>)
 800eaec:	6224      	str	r4, [r4, #32]
 800eaee:	429c      	cmp	r4, r3
 800eaf0:	d006      	beq.n	800eb00 <std+0x48>
 800eaf2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800eaf6:	4294      	cmp	r4, r2
 800eaf8:	d002      	beq.n	800eb00 <std+0x48>
 800eafa:	33d0      	adds	r3, #208	@ 0xd0
 800eafc:	429c      	cmp	r4, r3
 800eafe:	d105      	bne.n	800eb0c <std+0x54>
 800eb00:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800eb04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800eb08:	f000 b8dc 	b.w	800ecc4 <__retarget_lock_init_recursive>
 800eb0c:	bd10      	pop	{r4, pc}
 800eb0e:	bf00      	nop
 800eb10:	0800f549 	.word	0x0800f549
 800eb14:	0800f56b 	.word	0x0800f56b
 800eb18:	0800f5a3 	.word	0x0800f5a3
 800eb1c:	0800f5c7 	.word	0x0800f5c7
 800eb20:	200006f8 	.word	0x200006f8

0800eb24 <stdio_exit_handler>:
 800eb24:	4a02      	ldr	r2, [pc, #8]	@ (800eb30 <stdio_exit_handler+0xc>)
 800eb26:	4903      	ldr	r1, [pc, #12]	@ (800eb34 <stdio_exit_handler+0x10>)
 800eb28:	4803      	ldr	r0, [pc, #12]	@ (800eb38 <stdio_exit_handler+0x14>)
 800eb2a:	f000 b87b 	b.w	800ec24 <_fwalk_sglue>
 800eb2e:	bf00      	nop
 800eb30:	20000068 	.word	0x20000068
 800eb34:	0800f4e1 	.word	0x0800f4e1
 800eb38:	20000078 	.word	0x20000078

0800eb3c <cleanup_stdio>:
 800eb3c:	6841      	ldr	r1, [r0, #4]
 800eb3e:	4b0c      	ldr	r3, [pc, #48]	@ (800eb70 <cleanup_stdio+0x34>)
 800eb40:	4299      	cmp	r1, r3
 800eb42:	b510      	push	{r4, lr}
 800eb44:	4604      	mov	r4, r0
 800eb46:	d001      	beq.n	800eb4c <cleanup_stdio+0x10>
 800eb48:	f000 fcca 	bl	800f4e0 <_fflush_r>
 800eb4c:	68a1      	ldr	r1, [r4, #8]
 800eb4e:	4b09      	ldr	r3, [pc, #36]	@ (800eb74 <cleanup_stdio+0x38>)
 800eb50:	4299      	cmp	r1, r3
 800eb52:	d002      	beq.n	800eb5a <cleanup_stdio+0x1e>
 800eb54:	4620      	mov	r0, r4
 800eb56:	f000 fcc3 	bl	800f4e0 <_fflush_r>
 800eb5a:	68e1      	ldr	r1, [r4, #12]
 800eb5c:	4b06      	ldr	r3, [pc, #24]	@ (800eb78 <cleanup_stdio+0x3c>)
 800eb5e:	4299      	cmp	r1, r3
 800eb60:	d004      	beq.n	800eb6c <cleanup_stdio+0x30>
 800eb62:	4620      	mov	r0, r4
 800eb64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800eb68:	f000 bcba 	b.w	800f4e0 <_fflush_r>
 800eb6c:	bd10      	pop	{r4, pc}
 800eb6e:	bf00      	nop
 800eb70:	200006f8 	.word	0x200006f8
 800eb74:	20000760 	.word	0x20000760
 800eb78:	200007c8 	.word	0x200007c8

0800eb7c <global_stdio_init.part.0>:
 800eb7c:	b510      	push	{r4, lr}
 800eb7e:	4b0b      	ldr	r3, [pc, #44]	@ (800ebac <global_stdio_init.part.0+0x30>)
 800eb80:	4c0b      	ldr	r4, [pc, #44]	@ (800ebb0 <global_stdio_init.part.0+0x34>)
 800eb82:	4a0c      	ldr	r2, [pc, #48]	@ (800ebb4 <global_stdio_init.part.0+0x38>)
 800eb84:	601a      	str	r2, [r3, #0]
 800eb86:	4620      	mov	r0, r4
 800eb88:	2200      	movs	r2, #0
 800eb8a:	2104      	movs	r1, #4
 800eb8c:	f7ff ff94 	bl	800eab8 <std>
 800eb90:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800eb94:	2201      	movs	r2, #1
 800eb96:	2109      	movs	r1, #9
 800eb98:	f7ff ff8e 	bl	800eab8 <std>
 800eb9c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800eba0:	2202      	movs	r2, #2
 800eba2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800eba6:	2112      	movs	r1, #18
 800eba8:	f7ff bf86 	b.w	800eab8 <std>
 800ebac:	20000830 	.word	0x20000830
 800ebb0:	200006f8 	.word	0x200006f8
 800ebb4:	0800eb25 	.word	0x0800eb25

0800ebb8 <__sfp_lock_acquire>:
 800ebb8:	4801      	ldr	r0, [pc, #4]	@ (800ebc0 <__sfp_lock_acquire+0x8>)
 800ebba:	f000 b884 	b.w	800ecc6 <__retarget_lock_acquire_recursive>
 800ebbe:	bf00      	nop
 800ebc0:	20000835 	.word	0x20000835

0800ebc4 <__sfp_lock_release>:
 800ebc4:	4801      	ldr	r0, [pc, #4]	@ (800ebcc <__sfp_lock_release+0x8>)
 800ebc6:	f000 b87f 	b.w	800ecc8 <__retarget_lock_release_recursive>
 800ebca:	bf00      	nop
 800ebcc:	20000835 	.word	0x20000835

0800ebd0 <__sinit>:
 800ebd0:	b510      	push	{r4, lr}
 800ebd2:	4604      	mov	r4, r0
 800ebd4:	f7ff fff0 	bl	800ebb8 <__sfp_lock_acquire>
 800ebd8:	6a23      	ldr	r3, [r4, #32]
 800ebda:	b11b      	cbz	r3, 800ebe4 <__sinit+0x14>
 800ebdc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ebe0:	f7ff bff0 	b.w	800ebc4 <__sfp_lock_release>
 800ebe4:	4b04      	ldr	r3, [pc, #16]	@ (800ebf8 <__sinit+0x28>)
 800ebe6:	6223      	str	r3, [r4, #32]
 800ebe8:	4b04      	ldr	r3, [pc, #16]	@ (800ebfc <__sinit+0x2c>)
 800ebea:	681b      	ldr	r3, [r3, #0]
 800ebec:	2b00      	cmp	r3, #0
 800ebee:	d1f5      	bne.n	800ebdc <__sinit+0xc>
 800ebf0:	f7ff ffc4 	bl	800eb7c <global_stdio_init.part.0>
 800ebf4:	e7f2      	b.n	800ebdc <__sinit+0xc>
 800ebf6:	bf00      	nop
 800ebf8:	0800eb3d 	.word	0x0800eb3d
 800ebfc:	20000830 	.word	0x20000830

0800ec00 <fiprintf>:
 800ec00:	b40e      	push	{r1, r2, r3}
 800ec02:	b503      	push	{r0, r1, lr}
 800ec04:	4601      	mov	r1, r0
 800ec06:	ab03      	add	r3, sp, #12
 800ec08:	4805      	ldr	r0, [pc, #20]	@ (800ec20 <fiprintf+0x20>)
 800ec0a:	f853 2b04 	ldr.w	r2, [r3], #4
 800ec0e:	6800      	ldr	r0, [r0, #0]
 800ec10:	9301      	str	r3, [sp, #4]
 800ec12:	f000 f899 	bl	800ed48 <_vfiprintf_r>
 800ec16:	b002      	add	sp, #8
 800ec18:	f85d eb04 	ldr.w	lr, [sp], #4
 800ec1c:	b003      	add	sp, #12
 800ec1e:	4770      	bx	lr
 800ec20:	20000074 	.word	0x20000074

0800ec24 <_fwalk_sglue>:
 800ec24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ec28:	4607      	mov	r7, r0
 800ec2a:	4688      	mov	r8, r1
 800ec2c:	4614      	mov	r4, r2
 800ec2e:	2600      	movs	r6, #0
 800ec30:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ec34:	f1b9 0901 	subs.w	r9, r9, #1
 800ec38:	d505      	bpl.n	800ec46 <_fwalk_sglue+0x22>
 800ec3a:	6824      	ldr	r4, [r4, #0]
 800ec3c:	2c00      	cmp	r4, #0
 800ec3e:	d1f7      	bne.n	800ec30 <_fwalk_sglue+0xc>
 800ec40:	4630      	mov	r0, r6
 800ec42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ec46:	89ab      	ldrh	r3, [r5, #12]
 800ec48:	2b01      	cmp	r3, #1
 800ec4a:	d907      	bls.n	800ec5c <_fwalk_sglue+0x38>
 800ec4c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ec50:	3301      	adds	r3, #1
 800ec52:	d003      	beq.n	800ec5c <_fwalk_sglue+0x38>
 800ec54:	4629      	mov	r1, r5
 800ec56:	4638      	mov	r0, r7
 800ec58:	47c0      	blx	r8
 800ec5a:	4306      	orrs	r6, r0
 800ec5c:	3568      	adds	r5, #104	@ 0x68
 800ec5e:	e7e9      	b.n	800ec34 <_fwalk_sglue+0x10>

0800ec60 <memset>:
 800ec60:	4402      	add	r2, r0
 800ec62:	4603      	mov	r3, r0
 800ec64:	4293      	cmp	r3, r2
 800ec66:	d100      	bne.n	800ec6a <memset+0xa>
 800ec68:	4770      	bx	lr
 800ec6a:	f803 1b01 	strb.w	r1, [r3], #1
 800ec6e:	e7f9      	b.n	800ec64 <memset+0x4>

0800ec70 <__errno>:
 800ec70:	4b01      	ldr	r3, [pc, #4]	@ (800ec78 <__errno+0x8>)
 800ec72:	6818      	ldr	r0, [r3, #0]
 800ec74:	4770      	bx	lr
 800ec76:	bf00      	nop
 800ec78:	20000074 	.word	0x20000074

0800ec7c <__libc_init_array>:
 800ec7c:	b570      	push	{r4, r5, r6, lr}
 800ec7e:	4d0d      	ldr	r5, [pc, #52]	@ (800ecb4 <__libc_init_array+0x38>)
 800ec80:	4c0d      	ldr	r4, [pc, #52]	@ (800ecb8 <__libc_init_array+0x3c>)
 800ec82:	1b64      	subs	r4, r4, r5
 800ec84:	10a4      	asrs	r4, r4, #2
 800ec86:	2600      	movs	r6, #0
 800ec88:	42a6      	cmp	r6, r4
 800ec8a:	d109      	bne.n	800eca0 <__libc_init_array+0x24>
 800ec8c:	4d0b      	ldr	r5, [pc, #44]	@ (800ecbc <__libc_init_array+0x40>)
 800ec8e:	4c0c      	ldr	r4, [pc, #48]	@ (800ecc0 <__libc_init_array+0x44>)
 800ec90:	f000 fe9a 	bl	800f9c8 <_init>
 800ec94:	1b64      	subs	r4, r4, r5
 800ec96:	10a4      	asrs	r4, r4, #2
 800ec98:	2600      	movs	r6, #0
 800ec9a:	42a6      	cmp	r6, r4
 800ec9c:	d105      	bne.n	800ecaa <__libc_init_array+0x2e>
 800ec9e:	bd70      	pop	{r4, r5, r6, pc}
 800eca0:	f855 3b04 	ldr.w	r3, [r5], #4
 800eca4:	4798      	blx	r3
 800eca6:	3601      	adds	r6, #1
 800eca8:	e7ee      	b.n	800ec88 <__libc_init_array+0xc>
 800ecaa:	f855 3b04 	ldr.w	r3, [r5], #4
 800ecae:	4798      	blx	r3
 800ecb0:	3601      	adds	r6, #1
 800ecb2:	e7f2      	b.n	800ec9a <__libc_init_array+0x1e>
 800ecb4:	080113a0 	.word	0x080113a0
 800ecb8:	080113a0 	.word	0x080113a0
 800ecbc:	080113a0 	.word	0x080113a0
 800ecc0:	080113a4 	.word	0x080113a4

0800ecc4 <__retarget_lock_init_recursive>:
 800ecc4:	4770      	bx	lr

0800ecc6 <__retarget_lock_acquire_recursive>:
 800ecc6:	4770      	bx	lr

0800ecc8 <__retarget_lock_release_recursive>:
 800ecc8:	4770      	bx	lr

0800ecca <memcpy>:
 800ecca:	440a      	add	r2, r1
 800eccc:	4291      	cmp	r1, r2
 800ecce:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800ecd2:	d100      	bne.n	800ecd6 <memcpy+0xc>
 800ecd4:	4770      	bx	lr
 800ecd6:	b510      	push	{r4, lr}
 800ecd8:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ecdc:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ece0:	4291      	cmp	r1, r2
 800ece2:	d1f9      	bne.n	800ecd8 <memcpy+0xe>
 800ece4:	bd10      	pop	{r4, pc}

0800ece6 <abort>:
 800ece6:	b508      	push	{r3, lr}
 800ece8:	2006      	movs	r0, #6
 800ecea:	f000 fdd3 	bl	800f894 <raise>
 800ecee:	2001      	movs	r0, #1
 800ecf0:	f7fa f960 	bl	8008fb4 <_exit>

0800ecf4 <__sfputc_r>:
 800ecf4:	6893      	ldr	r3, [r2, #8]
 800ecf6:	3b01      	subs	r3, #1
 800ecf8:	2b00      	cmp	r3, #0
 800ecfa:	b410      	push	{r4}
 800ecfc:	6093      	str	r3, [r2, #8]
 800ecfe:	da08      	bge.n	800ed12 <__sfputc_r+0x1e>
 800ed00:	6994      	ldr	r4, [r2, #24]
 800ed02:	42a3      	cmp	r3, r4
 800ed04:	db01      	blt.n	800ed0a <__sfputc_r+0x16>
 800ed06:	290a      	cmp	r1, #10
 800ed08:	d103      	bne.n	800ed12 <__sfputc_r+0x1e>
 800ed0a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ed0e:	f000 bc5e 	b.w	800f5ce <__swbuf_r>
 800ed12:	6813      	ldr	r3, [r2, #0]
 800ed14:	1c58      	adds	r0, r3, #1
 800ed16:	6010      	str	r0, [r2, #0]
 800ed18:	7019      	strb	r1, [r3, #0]
 800ed1a:	4608      	mov	r0, r1
 800ed1c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ed20:	4770      	bx	lr

0800ed22 <__sfputs_r>:
 800ed22:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ed24:	4606      	mov	r6, r0
 800ed26:	460f      	mov	r7, r1
 800ed28:	4614      	mov	r4, r2
 800ed2a:	18d5      	adds	r5, r2, r3
 800ed2c:	42ac      	cmp	r4, r5
 800ed2e:	d101      	bne.n	800ed34 <__sfputs_r+0x12>
 800ed30:	2000      	movs	r0, #0
 800ed32:	e007      	b.n	800ed44 <__sfputs_r+0x22>
 800ed34:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ed38:	463a      	mov	r2, r7
 800ed3a:	4630      	mov	r0, r6
 800ed3c:	f7ff ffda 	bl	800ecf4 <__sfputc_r>
 800ed40:	1c43      	adds	r3, r0, #1
 800ed42:	d1f3      	bne.n	800ed2c <__sfputs_r+0xa>
 800ed44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ed48 <_vfiprintf_r>:
 800ed48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ed4c:	460d      	mov	r5, r1
 800ed4e:	b09d      	sub	sp, #116	@ 0x74
 800ed50:	4614      	mov	r4, r2
 800ed52:	4698      	mov	r8, r3
 800ed54:	4606      	mov	r6, r0
 800ed56:	b118      	cbz	r0, 800ed60 <_vfiprintf_r+0x18>
 800ed58:	6a03      	ldr	r3, [r0, #32]
 800ed5a:	b90b      	cbnz	r3, 800ed60 <_vfiprintf_r+0x18>
 800ed5c:	f7ff ff38 	bl	800ebd0 <__sinit>
 800ed60:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ed62:	07d9      	lsls	r1, r3, #31
 800ed64:	d405      	bmi.n	800ed72 <_vfiprintf_r+0x2a>
 800ed66:	89ab      	ldrh	r3, [r5, #12]
 800ed68:	059a      	lsls	r2, r3, #22
 800ed6a:	d402      	bmi.n	800ed72 <_vfiprintf_r+0x2a>
 800ed6c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ed6e:	f7ff ffaa 	bl	800ecc6 <__retarget_lock_acquire_recursive>
 800ed72:	89ab      	ldrh	r3, [r5, #12]
 800ed74:	071b      	lsls	r3, r3, #28
 800ed76:	d501      	bpl.n	800ed7c <_vfiprintf_r+0x34>
 800ed78:	692b      	ldr	r3, [r5, #16]
 800ed7a:	b99b      	cbnz	r3, 800eda4 <_vfiprintf_r+0x5c>
 800ed7c:	4629      	mov	r1, r5
 800ed7e:	4630      	mov	r0, r6
 800ed80:	f000 fc64 	bl	800f64c <__swsetup_r>
 800ed84:	b170      	cbz	r0, 800eda4 <_vfiprintf_r+0x5c>
 800ed86:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ed88:	07dc      	lsls	r4, r3, #31
 800ed8a:	d504      	bpl.n	800ed96 <_vfiprintf_r+0x4e>
 800ed8c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ed90:	b01d      	add	sp, #116	@ 0x74
 800ed92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ed96:	89ab      	ldrh	r3, [r5, #12]
 800ed98:	0598      	lsls	r0, r3, #22
 800ed9a:	d4f7      	bmi.n	800ed8c <_vfiprintf_r+0x44>
 800ed9c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ed9e:	f7ff ff93 	bl	800ecc8 <__retarget_lock_release_recursive>
 800eda2:	e7f3      	b.n	800ed8c <_vfiprintf_r+0x44>
 800eda4:	2300      	movs	r3, #0
 800eda6:	9309      	str	r3, [sp, #36]	@ 0x24
 800eda8:	2320      	movs	r3, #32
 800edaa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800edae:	f8cd 800c 	str.w	r8, [sp, #12]
 800edb2:	2330      	movs	r3, #48	@ 0x30
 800edb4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800ef64 <_vfiprintf_r+0x21c>
 800edb8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800edbc:	f04f 0901 	mov.w	r9, #1
 800edc0:	4623      	mov	r3, r4
 800edc2:	469a      	mov	sl, r3
 800edc4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800edc8:	b10a      	cbz	r2, 800edce <_vfiprintf_r+0x86>
 800edca:	2a25      	cmp	r2, #37	@ 0x25
 800edcc:	d1f9      	bne.n	800edc2 <_vfiprintf_r+0x7a>
 800edce:	ebba 0b04 	subs.w	fp, sl, r4
 800edd2:	d00b      	beq.n	800edec <_vfiprintf_r+0xa4>
 800edd4:	465b      	mov	r3, fp
 800edd6:	4622      	mov	r2, r4
 800edd8:	4629      	mov	r1, r5
 800edda:	4630      	mov	r0, r6
 800eddc:	f7ff ffa1 	bl	800ed22 <__sfputs_r>
 800ede0:	3001      	adds	r0, #1
 800ede2:	f000 80a7 	beq.w	800ef34 <_vfiprintf_r+0x1ec>
 800ede6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ede8:	445a      	add	r2, fp
 800edea:	9209      	str	r2, [sp, #36]	@ 0x24
 800edec:	f89a 3000 	ldrb.w	r3, [sl]
 800edf0:	2b00      	cmp	r3, #0
 800edf2:	f000 809f 	beq.w	800ef34 <_vfiprintf_r+0x1ec>
 800edf6:	2300      	movs	r3, #0
 800edf8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800edfc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ee00:	f10a 0a01 	add.w	sl, sl, #1
 800ee04:	9304      	str	r3, [sp, #16]
 800ee06:	9307      	str	r3, [sp, #28]
 800ee08:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ee0c:	931a      	str	r3, [sp, #104]	@ 0x68
 800ee0e:	4654      	mov	r4, sl
 800ee10:	2205      	movs	r2, #5
 800ee12:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ee16:	4853      	ldr	r0, [pc, #332]	@ (800ef64 <_vfiprintf_r+0x21c>)
 800ee18:	f7f1 f9da 	bl	80001d0 <memchr>
 800ee1c:	9a04      	ldr	r2, [sp, #16]
 800ee1e:	b9d8      	cbnz	r0, 800ee58 <_vfiprintf_r+0x110>
 800ee20:	06d1      	lsls	r1, r2, #27
 800ee22:	bf44      	itt	mi
 800ee24:	2320      	movmi	r3, #32
 800ee26:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ee2a:	0713      	lsls	r3, r2, #28
 800ee2c:	bf44      	itt	mi
 800ee2e:	232b      	movmi	r3, #43	@ 0x2b
 800ee30:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ee34:	f89a 3000 	ldrb.w	r3, [sl]
 800ee38:	2b2a      	cmp	r3, #42	@ 0x2a
 800ee3a:	d015      	beq.n	800ee68 <_vfiprintf_r+0x120>
 800ee3c:	9a07      	ldr	r2, [sp, #28]
 800ee3e:	4654      	mov	r4, sl
 800ee40:	2000      	movs	r0, #0
 800ee42:	f04f 0c0a 	mov.w	ip, #10
 800ee46:	4621      	mov	r1, r4
 800ee48:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ee4c:	3b30      	subs	r3, #48	@ 0x30
 800ee4e:	2b09      	cmp	r3, #9
 800ee50:	d94b      	bls.n	800eeea <_vfiprintf_r+0x1a2>
 800ee52:	b1b0      	cbz	r0, 800ee82 <_vfiprintf_r+0x13a>
 800ee54:	9207      	str	r2, [sp, #28]
 800ee56:	e014      	b.n	800ee82 <_vfiprintf_r+0x13a>
 800ee58:	eba0 0308 	sub.w	r3, r0, r8
 800ee5c:	fa09 f303 	lsl.w	r3, r9, r3
 800ee60:	4313      	orrs	r3, r2
 800ee62:	9304      	str	r3, [sp, #16]
 800ee64:	46a2      	mov	sl, r4
 800ee66:	e7d2      	b.n	800ee0e <_vfiprintf_r+0xc6>
 800ee68:	9b03      	ldr	r3, [sp, #12]
 800ee6a:	1d19      	adds	r1, r3, #4
 800ee6c:	681b      	ldr	r3, [r3, #0]
 800ee6e:	9103      	str	r1, [sp, #12]
 800ee70:	2b00      	cmp	r3, #0
 800ee72:	bfbb      	ittet	lt
 800ee74:	425b      	neglt	r3, r3
 800ee76:	f042 0202 	orrlt.w	r2, r2, #2
 800ee7a:	9307      	strge	r3, [sp, #28]
 800ee7c:	9307      	strlt	r3, [sp, #28]
 800ee7e:	bfb8      	it	lt
 800ee80:	9204      	strlt	r2, [sp, #16]
 800ee82:	7823      	ldrb	r3, [r4, #0]
 800ee84:	2b2e      	cmp	r3, #46	@ 0x2e
 800ee86:	d10a      	bne.n	800ee9e <_vfiprintf_r+0x156>
 800ee88:	7863      	ldrb	r3, [r4, #1]
 800ee8a:	2b2a      	cmp	r3, #42	@ 0x2a
 800ee8c:	d132      	bne.n	800eef4 <_vfiprintf_r+0x1ac>
 800ee8e:	9b03      	ldr	r3, [sp, #12]
 800ee90:	1d1a      	adds	r2, r3, #4
 800ee92:	681b      	ldr	r3, [r3, #0]
 800ee94:	9203      	str	r2, [sp, #12]
 800ee96:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ee9a:	3402      	adds	r4, #2
 800ee9c:	9305      	str	r3, [sp, #20]
 800ee9e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800ef74 <_vfiprintf_r+0x22c>
 800eea2:	7821      	ldrb	r1, [r4, #0]
 800eea4:	2203      	movs	r2, #3
 800eea6:	4650      	mov	r0, sl
 800eea8:	f7f1 f992 	bl	80001d0 <memchr>
 800eeac:	b138      	cbz	r0, 800eebe <_vfiprintf_r+0x176>
 800eeae:	9b04      	ldr	r3, [sp, #16]
 800eeb0:	eba0 000a 	sub.w	r0, r0, sl
 800eeb4:	2240      	movs	r2, #64	@ 0x40
 800eeb6:	4082      	lsls	r2, r0
 800eeb8:	4313      	orrs	r3, r2
 800eeba:	3401      	adds	r4, #1
 800eebc:	9304      	str	r3, [sp, #16]
 800eebe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eec2:	4829      	ldr	r0, [pc, #164]	@ (800ef68 <_vfiprintf_r+0x220>)
 800eec4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800eec8:	2206      	movs	r2, #6
 800eeca:	f7f1 f981 	bl	80001d0 <memchr>
 800eece:	2800      	cmp	r0, #0
 800eed0:	d03f      	beq.n	800ef52 <_vfiprintf_r+0x20a>
 800eed2:	4b26      	ldr	r3, [pc, #152]	@ (800ef6c <_vfiprintf_r+0x224>)
 800eed4:	bb1b      	cbnz	r3, 800ef1e <_vfiprintf_r+0x1d6>
 800eed6:	9b03      	ldr	r3, [sp, #12]
 800eed8:	3307      	adds	r3, #7
 800eeda:	f023 0307 	bic.w	r3, r3, #7
 800eede:	3308      	adds	r3, #8
 800eee0:	9303      	str	r3, [sp, #12]
 800eee2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800eee4:	443b      	add	r3, r7
 800eee6:	9309      	str	r3, [sp, #36]	@ 0x24
 800eee8:	e76a      	b.n	800edc0 <_vfiprintf_r+0x78>
 800eeea:	fb0c 3202 	mla	r2, ip, r2, r3
 800eeee:	460c      	mov	r4, r1
 800eef0:	2001      	movs	r0, #1
 800eef2:	e7a8      	b.n	800ee46 <_vfiprintf_r+0xfe>
 800eef4:	2300      	movs	r3, #0
 800eef6:	3401      	adds	r4, #1
 800eef8:	9305      	str	r3, [sp, #20]
 800eefa:	4619      	mov	r1, r3
 800eefc:	f04f 0c0a 	mov.w	ip, #10
 800ef00:	4620      	mov	r0, r4
 800ef02:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ef06:	3a30      	subs	r2, #48	@ 0x30
 800ef08:	2a09      	cmp	r2, #9
 800ef0a:	d903      	bls.n	800ef14 <_vfiprintf_r+0x1cc>
 800ef0c:	2b00      	cmp	r3, #0
 800ef0e:	d0c6      	beq.n	800ee9e <_vfiprintf_r+0x156>
 800ef10:	9105      	str	r1, [sp, #20]
 800ef12:	e7c4      	b.n	800ee9e <_vfiprintf_r+0x156>
 800ef14:	fb0c 2101 	mla	r1, ip, r1, r2
 800ef18:	4604      	mov	r4, r0
 800ef1a:	2301      	movs	r3, #1
 800ef1c:	e7f0      	b.n	800ef00 <_vfiprintf_r+0x1b8>
 800ef1e:	ab03      	add	r3, sp, #12
 800ef20:	9300      	str	r3, [sp, #0]
 800ef22:	462a      	mov	r2, r5
 800ef24:	4b12      	ldr	r3, [pc, #72]	@ (800ef70 <_vfiprintf_r+0x228>)
 800ef26:	a904      	add	r1, sp, #16
 800ef28:	4630      	mov	r0, r6
 800ef2a:	f3af 8000 	nop.w
 800ef2e:	4607      	mov	r7, r0
 800ef30:	1c78      	adds	r0, r7, #1
 800ef32:	d1d6      	bne.n	800eee2 <_vfiprintf_r+0x19a>
 800ef34:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ef36:	07d9      	lsls	r1, r3, #31
 800ef38:	d405      	bmi.n	800ef46 <_vfiprintf_r+0x1fe>
 800ef3a:	89ab      	ldrh	r3, [r5, #12]
 800ef3c:	059a      	lsls	r2, r3, #22
 800ef3e:	d402      	bmi.n	800ef46 <_vfiprintf_r+0x1fe>
 800ef40:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ef42:	f7ff fec1 	bl	800ecc8 <__retarget_lock_release_recursive>
 800ef46:	89ab      	ldrh	r3, [r5, #12]
 800ef48:	065b      	lsls	r3, r3, #25
 800ef4a:	f53f af1f 	bmi.w	800ed8c <_vfiprintf_r+0x44>
 800ef4e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ef50:	e71e      	b.n	800ed90 <_vfiprintf_r+0x48>
 800ef52:	ab03      	add	r3, sp, #12
 800ef54:	9300      	str	r3, [sp, #0]
 800ef56:	462a      	mov	r2, r5
 800ef58:	4b05      	ldr	r3, [pc, #20]	@ (800ef70 <_vfiprintf_r+0x228>)
 800ef5a:	a904      	add	r1, sp, #16
 800ef5c:	4630      	mov	r0, r6
 800ef5e:	f000 f91b 	bl	800f198 <_printf_i>
 800ef62:	e7e4      	b.n	800ef2e <_vfiprintf_r+0x1e6>
 800ef64:	08011364 	.word	0x08011364
 800ef68:	0801136e 	.word	0x0801136e
 800ef6c:	00000000 	.word	0x00000000
 800ef70:	0800ed23 	.word	0x0800ed23
 800ef74:	0801136a 	.word	0x0801136a

0800ef78 <sbrk_aligned>:
 800ef78:	b570      	push	{r4, r5, r6, lr}
 800ef7a:	4e0f      	ldr	r6, [pc, #60]	@ (800efb8 <sbrk_aligned+0x40>)
 800ef7c:	460c      	mov	r4, r1
 800ef7e:	6831      	ldr	r1, [r6, #0]
 800ef80:	4605      	mov	r5, r0
 800ef82:	b911      	cbnz	r1, 800ef8a <sbrk_aligned+0x12>
 800ef84:	f000 fcb4 	bl	800f8f0 <_sbrk_r>
 800ef88:	6030      	str	r0, [r6, #0]
 800ef8a:	4621      	mov	r1, r4
 800ef8c:	4628      	mov	r0, r5
 800ef8e:	f000 fcaf 	bl	800f8f0 <_sbrk_r>
 800ef92:	1c43      	adds	r3, r0, #1
 800ef94:	d103      	bne.n	800ef9e <sbrk_aligned+0x26>
 800ef96:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800ef9a:	4620      	mov	r0, r4
 800ef9c:	bd70      	pop	{r4, r5, r6, pc}
 800ef9e:	1cc4      	adds	r4, r0, #3
 800efa0:	f024 0403 	bic.w	r4, r4, #3
 800efa4:	42a0      	cmp	r0, r4
 800efa6:	d0f8      	beq.n	800ef9a <sbrk_aligned+0x22>
 800efa8:	1a21      	subs	r1, r4, r0
 800efaa:	4628      	mov	r0, r5
 800efac:	f000 fca0 	bl	800f8f0 <_sbrk_r>
 800efb0:	3001      	adds	r0, #1
 800efb2:	d1f2      	bne.n	800ef9a <sbrk_aligned+0x22>
 800efb4:	e7ef      	b.n	800ef96 <sbrk_aligned+0x1e>
 800efb6:	bf00      	nop
 800efb8:	20000838 	.word	0x20000838

0800efbc <_malloc_r>:
 800efbc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800efc0:	1ccd      	adds	r5, r1, #3
 800efc2:	f025 0503 	bic.w	r5, r5, #3
 800efc6:	3508      	adds	r5, #8
 800efc8:	2d0c      	cmp	r5, #12
 800efca:	bf38      	it	cc
 800efcc:	250c      	movcc	r5, #12
 800efce:	2d00      	cmp	r5, #0
 800efd0:	4606      	mov	r6, r0
 800efd2:	db01      	blt.n	800efd8 <_malloc_r+0x1c>
 800efd4:	42a9      	cmp	r1, r5
 800efd6:	d904      	bls.n	800efe2 <_malloc_r+0x26>
 800efd8:	230c      	movs	r3, #12
 800efda:	6033      	str	r3, [r6, #0]
 800efdc:	2000      	movs	r0, #0
 800efde:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800efe2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800f0b8 <_malloc_r+0xfc>
 800efe6:	f000 faa3 	bl	800f530 <__malloc_lock>
 800efea:	f8d8 3000 	ldr.w	r3, [r8]
 800efee:	461c      	mov	r4, r3
 800eff0:	bb44      	cbnz	r4, 800f044 <_malloc_r+0x88>
 800eff2:	4629      	mov	r1, r5
 800eff4:	4630      	mov	r0, r6
 800eff6:	f7ff ffbf 	bl	800ef78 <sbrk_aligned>
 800effa:	1c43      	adds	r3, r0, #1
 800effc:	4604      	mov	r4, r0
 800effe:	d158      	bne.n	800f0b2 <_malloc_r+0xf6>
 800f000:	f8d8 4000 	ldr.w	r4, [r8]
 800f004:	4627      	mov	r7, r4
 800f006:	2f00      	cmp	r7, #0
 800f008:	d143      	bne.n	800f092 <_malloc_r+0xd6>
 800f00a:	2c00      	cmp	r4, #0
 800f00c:	d04b      	beq.n	800f0a6 <_malloc_r+0xea>
 800f00e:	6823      	ldr	r3, [r4, #0]
 800f010:	4639      	mov	r1, r7
 800f012:	4630      	mov	r0, r6
 800f014:	eb04 0903 	add.w	r9, r4, r3
 800f018:	f000 fc6a 	bl	800f8f0 <_sbrk_r>
 800f01c:	4581      	cmp	r9, r0
 800f01e:	d142      	bne.n	800f0a6 <_malloc_r+0xea>
 800f020:	6821      	ldr	r1, [r4, #0]
 800f022:	1a6d      	subs	r5, r5, r1
 800f024:	4629      	mov	r1, r5
 800f026:	4630      	mov	r0, r6
 800f028:	f7ff ffa6 	bl	800ef78 <sbrk_aligned>
 800f02c:	3001      	adds	r0, #1
 800f02e:	d03a      	beq.n	800f0a6 <_malloc_r+0xea>
 800f030:	6823      	ldr	r3, [r4, #0]
 800f032:	442b      	add	r3, r5
 800f034:	6023      	str	r3, [r4, #0]
 800f036:	f8d8 3000 	ldr.w	r3, [r8]
 800f03a:	685a      	ldr	r2, [r3, #4]
 800f03c:	bb62      	cbnz	r2, 800f098 <_malloc_r+0xdc>
 800f03e:	f8c8 7000 	str.w	r7, [r8]
 800f042:	e00f      	b.n	800f064 <_malloc_r+0xa8>
 800f044:	6822      	ldr	r2, [r4, #0]
 800f046:	1b52      	subs	r2, r2, r5
 800f048:	d420      	bmi.n	800f08c <_malloc_r+0xd0>
 800f04a:	2a0b      	cmp	r2, #11
 800f04c:	d917      	bls.n	800f07e <_malloc_r+0xc2>
 800f04e:	1961      	adds	r1, r4, r5
 800f050:	42a3      	cmp	r3, r4
 800f052:	6025      	str	r5, [r4, #0]
 800f054:	bf18      	it	ne
 800f056:	6059      	strne	r1, [r3, #4]
 800f058:	6863      	ldr	r3, [r4, #4]
 800f05a:	bf08      	it	eq
 800f05c:	f8c8 1000 	streq.w	r1, [r8]
 800f060:	5162      	str	r2, [r4, r5]
 800f062:	604b      	str	r3, [r1, #4]
 800f064:	4630      	mov	r0, r6
 800f066:	f000 fa69 	bl	800f53c <__malloc_unlock>
 800f06a:	f104 000b 	add.w	r0, r4, #11
 800f06e:	1d23      	adds	r3, r4, #4
 800f070:	f020 0007 	bic.w	r0, r0, #7
 800f074:	1ac2      	subs	r2, r0, r3
 800f076:	bf1c      	itt	ne
 800f078:	1a1b      	subne	r3, r3, r0
 800f07a:	50a3      	strne	r3, [r4, r2]
 800f07c:	e7af      	b.n	800efde <_malloc_r+0x22>
 800f07e:	6862      	ldr	r2, [r4, #4]
 800f080:	42a3      	cmp	r3, r4
 800f082:	bf0c      	ite	eq
 800f084:	f8c8 2000 	streq.w	r2, [r8]
 800f088:	605a      	strne	r2, [r3, #4]
 800f08a:	e7eb      	b.n	800f064 <_malloc_r+0xa8>
 800f08c:	4623      	mov	r3, r4
 800f08e:	6864      	ldr	r4, [r4, #4]
 800f090:	e7ae      	b.n	800eff0 <_malloc_r+0x34>
 800f092:	463c      	mov	r4, r7
 800f094:	687f      	ldr	r7, [r7, #4]
 800f096:	e7b6      	b.n	800f006 <_malloc_r+0x4a>
 800f098:	461a      	mov	r2, r3
 800f09a:	685b      	ldr	r3, [r3, #4]
 800f09c:	42a3      	cmp	r3, r4
 800f09e:	d1fb      	bne.n	800f098 <_malloc_r+0xdc>
 800f0a0:	2300      	movs	r3, #0
 800f0a2:	6053      	str	r3, [r2, #4]
 800f0a4:	e7de      	b.n	800f064 <_malloc_r+0xa8>
 800f0a6:	230c      	movs	r3, #12
 800f0a8:	6033      	str	r3, [r6, #0]
 800f0aa:	4630      	mov	r0, r6
 800f0ac:	f000 fa46 	bl	800f53c <__malloc_unlock>
 800f0b0:	e794      	b.n	800efdc <_malloc_r+0x20>
 800f0b2:	6005      	str	r5, [r0, #0]
 800f0b4:	e7d6      	b.n	800f064 <_malloc_r+0xa8>
 800f0b6:	bf00      	nop
 800f0b8:	2000083c 	.word	0x2000083c

0800f0bc <_printf_common>:
 800f0bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f0c0:	4616      	mov	r6, r2
 800f0c2:	4698      	mov	r8, r3
 800f0c4:	688a      	ldr	r2, [r1, #8]
 800f0c6:	690b      	ldr	r3, [r1, #16]
 800f0c8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800f0cc:	4293      	cmp	r3, r2
 800f0ce:	bfb8      	it	lt
 800f0d0:	4613      	movlt	r3, r2
 800f0d2:	6033      	str	r3, [r6, #0]
 800f0d4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800f0d8:	4607      	mov	r7, r0
 800f0da:	460c      	mov	r4, r1
 800f0dc:	b10a      	cbz	r2, 800f0e2 <_printf_common+0x26>
 800f0de:	3301      	adds	r3, #1
 800f0e0:	6033      	str	r3, [r6, #0]
 800f0e2:	6823      	ldr	r3, [r4, #0]
 800f0e4:	0699      	lsls	r1, r3, #26
 800f0e6:	bf42      	ittt	mi
 800f0e8:	6833      	ldrmi	r3, [r6, #0]
 800f0ea:	3302      	addmi	r3, #2
 800f0ec:	6033      	strmi	r3, [r6, #0]
 800f0ee:	6825      	ldr	r5, [r4, #0]
 800f0f0:	f015 0506 	ands.w	r5, r5, #6
 800f0f4:	d106      	bne.n	800f104 <_printf_common+0x48>
 800f0f6:	f104 0a19 	add.w	sl, r4, #25
 800f0fa:	68e3      	ldr	r3, [r4, #12]
 800f0fc:	6832      	ldr	r2, [r6, #0]
 800f0fe:	1a9b      	subs	r3, r3, r2
 800f100:	42ab      	cmp	r3, r5
 800f102:	dc26      	bgt.n	800f152 <_printf_common+0x96>
 800f104:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800f108:	6822      	ldr	r2, [r4, #0]
 800f10a:	3b00      	subs	r3, #0
 800f10c:	bf18      	it	ne
 800f10e:	2301      	movne	r3, #1
 800f110:	0692      	lsls	r2, r2, #26
 800f112:	d42b      	bmi.n	800f16c <_printf_common+0xb0>
 800f114:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800f118:	4641      	mov	r1, r8
 800f11a:	4638      	mov	r0, r7
 800f11c:	47c8      	blx	r9
 800f11e:	3001      	adds	r0, #1
 800f120:	d01e      	beq.n	800f160 <_printf_common+0xa4>
 800f122:	6823      	ldr	r3, [r4, #0]
 800f124:	6922      	ldr	r2, [r4, #16]
 800f126:	f003 0306 	and.w	r3, r3, #6
 800f12a:	2b04      	cmp	r3, #4
 800f12c:	bf02      	ittt	eq
 800f12e:	68e5      	ldreq	r5, [r4, #12]
 800f130:	6833      	ldreq	r3, [r6, #0]
 800f132:	1aed      	subeq	r5, r5, r3
 800f134:	68a3      	ldr	r3, [r4, #8]
 800f136:	bf0c      	ite	eq
 800f138:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f13c:	2500      	movne	r5, #0
 800f13e:	4293      	cmp	r3, r2
 800f140:	bfc4      	itt	gt
 800f142:	1a9b      	subgt	r3, r3, r2
 800f144:	18ed      	addgt	r5, r5, r3
 800f146:	2600      	movs	r6, #0
 800f148:	341a      	adds	r4, #26
 800f14a:	42b5      	cmp	r5, r6
 800f14c:	d11a      	bne.n	800f184 <_printf_common+0xc8>
 800f14e:	2000      	movs	r0, #0
 800f150:	e008      	b.n	800f164 <_printf_common+0xa8>
 800f152:	2301      	movs	r3, #1
 800f154:	4652      	mov	r2, sl
 800f156:	4641      	mov	r1, r8
 800f158:	4638      	mov	r0, r7
 800f15a:	47c8      	blx	r9
 800f15c:	3001      	adds	r0, #1
 800f15e:	d103      	bne.n	800f168 <_printf_common+0xac>
 800f160:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f164:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f168:	3501      	adds	r5, #1
 800f16a:	e7c6      	b.n	800f0fa <_printf_common+0x3e>
 800f16c:	18e1      	adds	r1, r4, r3
 800f16e:	1c5a      	adds	r2, r3, #1
 800f170:	2030      	movs	r0, #48	@ 0x30
 800f172:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800f176:	4422      	add	r2, r4
 800f178:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800f17c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800f180:	3302      	adds	r3, #2
 800f182:	e7c7      	b.n	800f114 <_printf_common+0x58>
 800f184:	2301      	movs	r3, #1
 800f186:	4622      	mov	r2, r4
 800f188:	4641      	mov	r1, r8
 800f18a:	4638      	mov	r0, r7
 800f18c:	47c8      	blx	r9
 800f18e:	3001      	adds	r0, #1
 800f190:	d0e6      	beq.n	800f160 <_printf_common+0xa4>
 800f192:	3601      	adds	r6, #1
 800f194:	e7d9      	b.n	800f14a <_printf_common+0x8e>
	...

0800f198 <_printf_i>:
 800f198:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f19c:	7e0f      	ldrb	r7, [r1, #24]
 800f19e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800f1a0:	2f78      	cmp	r7, #120	@ 0x78
 800f1a2:	4691      	mov	r9, r2
 800f1a4:	4680      	mov	r8, r0
 800f1a6:	460c      	mov	r4, r1
 800f1a8:	469a      	mov	sl, r3
 800f1aa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800f1ae:	d807      	bhi.n	800f1c0 <_printf_i+0x28>
 800f1b0:	2f62      	cmp	r7, #98	@ 0x62
 800f1b2:	d80a      	bhi.n	800f1ca <_printf_i+0x32>
 800f1b4:	2f00      	cmp	r7, #0
 800f1b6:	f000 80d2 	beq.w	800f35e <_printf_i+0x1c6>
 800f1ba:	2f58      	cmp	r7, #88	@ 0x58
 800f1bc:	f000 80b9 	beq.w	800f332 <_printf_i+0x19a>
 800f1c0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f1c4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800f1c8:	e03a      	b.n	800f240 <_printf_i+0xa8>
 800f1ca:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800f1ce:	2b15      	cmp	r3, #21
 800f1d0:	d8f6      	bhi.n	800f1c0 <_printf_i+0x28>
 800f1d2:	a101      	add	r1, pc, #4	@ (adr r1, 800f1d8 <_printf_i+0x40>)
 800f1d4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800f1d8:	0800f231 	.word	0x0800f231
 800f1dc:	0800f245 	.word	0x0800f245
 800f1e0:	0800f1c1 	.word	0x0800f1c1
 800f1e4:	0800f1c1 	.word	0x0800f1c1
 800f1e8:	0800f1c1 	.word	0x0800f1c1
 800f1ec:	0800f1c1 	.word	0x0800f1c1
 800f1f0:	0800f245 	.word	0x0800f245
 800f1f4:	0800f1c1 	.word	0x0800f1c1
 800f1f8:	0800f1c1 	.word	0x0800f1c1
 800f1fc:	0800f1c1 	.word	0x0800f1c1
 800f200:	0800f1c1 	.word	0x0800f1c1
 800f204:	0800f345 	.word	0x0800f345
 800f208:	0800f26f 	.word	0x0800f26f
 800f20c:	0800f2ff 	.word	0x0800f2ff
 800f210:	0800f1c1 	.word	0x0800f1c1
 800f214:	0800f1c1 	.word	0x0800f1c1
 800f218:	0800f367 	.word	0x0800f367
 800f21c:	0800f1c1 	.word	0x0800f1c1
 800f220:	0800f26f 	.word	0x0800f26f
 800f224:	0800f1c1 	.word	0x0800f1c1
 800f228:	0800f1c1 	.word	0x0800f1c1
 800f22c:	0800f307 	.word	0x0800f307
 800f230:	6833      	ldr	r3, [r6, #0]
 800f232:	1d1a      	adds	r2, r3, #4
 800f234:	681b      	ldr	r3, [r3, #0]
 800f236:	6032      	str	r2, [r6, #0]
 800f238:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f23c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800f240:	2301      	movs	r3, #1
 800f242:	e09d      	b.n	800f380 <_printf_i+0x1e8>
 800f244:	6833      	ldr	r3, [r6, #0]
 800f246:	6820      	ldr	r0, [r4, #0]
 800f248:	1d19      	adds	r1, r3, #4
 800f24a:	6031      	str	r1, [r6, #0]
 800f24c:	0606      	lsls	r6, r0, #24
 800f24e:	d501      	bpl.n	800f254 <_printf_i+0xbc>
 800f250:	681d      	ldr	r5, [r3, #0]
 800f252:	e003      	b.n	800f25c <_printf_i+0xc4>
 800f254:	0645      	lsls	r5, r0, #25
 800f256:	d5fb      	bpl.n	800f250 <_printf_i+0xb8>
 800f258:	f9b3 5000 	ldrsh.w	r5, [r3]
 800f25c:	2d00      	cmp	r5, #0
 800f25e:	da03      	bge.n	800f268 <_printf_i+0xd0>
 800f260:	232d      	movs	r3, #45	@ 0x2d
 800f262:	426d      	negs	r5, r5
 800f264:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f268:	4859      	ldr	r0, [pc, #356]	@ (800f3d0 <_printf_i+0x238>)
 800f26a:	230a      	movs	r3, #10
 800f26c:	e011      	b.n	800f292 <_printf_i+0xfa>
 800f26e:	6821      	ldr	r1, [r4, #0]
 800f270:	6833      	ldr	r3, [r6, #0]
 800f272:	0608      	lsls	r0, r1, #24
 800f274:	f853 5b04 	ldr.w	r5, [r3], #4
 800f278:	d402      	bmi.n	800f280 <_printf_i+0xe8>
 800f27a:	0649      	lsls	r1, r1, #25
 800f27c:	bf48      	it	mi
 800f27e:	b2ad      	uxthmi	r5, r5
 800f280:	2f6f      	cmp	r7, #111	@ 0x6f
 800f282:	4853      	ldr	r0, [pc, #332]	@ (800f3d0 <_printf_i+0x238>)
 800f284:	6033      	str	r3, [r6, #0]
 800f286:	bf14      	ite	ne
 800f288:	230a      	movne	r3, #10
 800f28a:	2308      	moveq	r3, #8
 800f28c:	2100      	movs	r1, #0
 800f28e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800f292:	6866      	ldr	r6, [r4, #4]
 800f294:	60a6      	str	r6, [r4, #8]
 800f296:	2e00      	cmp	r6, #0
 800f298:	bfa2      	ittt	ge
 800f29a:	6821      	ldrge	r1, [r4, #0]
 800f29c:	f021 0104 	bicge.w	r1, r1, #4
 800f2a0:	6021      	strge	r1, [r4, #0]
 800f2a2:	b90d      	cbnz	r5, 800f2a8 <_printf_i+0x110>
 800f2a4:	2e00      	cmp	r6, #0
 800f2a6:	d04b      	beq.n	800f340 <_printf_i+0x1a8>
 800f2a8:	4616      	mov	r6, r2
 800f2aa:	fbb5 f1f3 	udiv	r1, r5, r3
 800f2ae:	fb03 5711 	mls	r7, r3, r1, r5
 800f2b2:	5dc7      	ldrb	r7, [r0, r7]
 800f2b4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800f2b8:	462f      	mov	r7, r5
 800f2ba:	42bb      	cmp	r3, r7
 800f2bc:	460d      	mov	r5, r1
 800f2be:	d9f4      	bls.n	800f2aa <_printf_i+0x112>
 800f2c0:	2b08      	cmp	r3, #8
 800f2c2:	d10b      	bne.n	800f2dc <_printf_i+0x144>
 800f2c4:	6823      	ldr	r3, [r4, #0]
 800f2c6:	07df      	lsls	r7, r3, #31
 800f2c8:	d508      	bpl.n	800f2dc <_printf_i+0x144>
 800f2ca:	6923      	ldr	r3, [r4, #16]
 800f2cc:	6861      	ldr	r1, [r4, #4]
 800f2ce:	4299      	cmp	r1, r3
 800f2d0:	bfde      	ittt	le
 800f2d2:	2330      	movle	r3, #48	@ 0x30
 800f2d4:	f806 3c01 	strble.w	r3, [r6, #-1]
 800f2d8:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800f2dc:	1b92      	subs	r2, r2, r6
 800f2de:	6122      	str	r2, [r4, #16]
 800f2e0:	f8cd a000 	str.w	sl, [sp]
 800f2e4:	464b      	mov	r3, r9
 800f2e6:	aa03      	add	r2, sp, #12
 800f2e8:	4621      	mov	r1, r4
 800f2ea:	4640      	mov	r0, r8
 800f2ec:	f7ff fee6 	bl	800f0bc <_printf_common>
 800f2f0:	3001      	adds	r0, #1
 800f2f2:	d14a      	bne.n	800f38a <_printf_i+0x1f2>
 800f2f4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f2f8:	b004      	add	sp, #16
 800f2fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f2fe:	6823      	ldr	r3, [r4, #0]
 800f300:	f043 0320 	orr.w	r3, r3, #32
 800f304:	6023      	str	r3, [r4, #0]
 800f306:	4833      	ldr	r0, [pc, #204]	@ (800f3d4 <_printf_i+0x23c>)
 800f308:	2778      	movs	r7, #120	@ 0x78
 800f30a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800f30e:	6823      	ldr	r3, [r4, #0]
 800f310:	6831      	ldr	r1, [r6, #0]
 800f312:	061f      	lsls	r7, r3, #24
 800f314:	f851 5b04 	ldr.w	r5, [r1], #4
 800f318:	d402      	bmi.n	800f320 <_printf_i+0x188>
 800f31a:	065f      	lsls	r7, r3, #25
 800f31c:	bf48      	it	mi
 800f31e:	b2ad      	uxthmi	r5, r5
 800f320:	6031      	str	r1, [r6, #0]
 800f322:	07d9      	lsls	r1, r3, #31
 800f324:	bf44      	itt	mi
 800f326:	f043 0320 	orrmi.w	r3, r3, #32
 800f32a:	6023      	strmi	r3, [r4, #0]
 800f32c:	b11d      	cbz	r5, 800f336 <_printf_i+0x19e>
 800f32e:	2310      	movs	r3, #16
 800f330:	e7ac      	b.n	800f28c <_printf_i+0xf4>
 800f332:	4827      	ldr	r0, [pc, #156]	@ (800f3d0 <_printf_i+0x238>)
 800f334:	e7e9      	b.n	800f30a <_printf_i+0x172>
 800f336:	6823      	ldr	r3, [r4, #0]
 800f338:	f023 0320 	bic.w	r3, r3, #32
 800f33c:	6023      	str	r3, [r4, #0]
 800f33e:	e7f6      	b.n	800f32e <_printf_i+0x196>
 800f340:	4616      	mov	r6, r2
 800f342:	e7bd      	b.n	800f2c0 <_printf_i+0x128>
 800f344:	6833      	ldr	r3, [r6, #0]
 800f346:	6825      	ldr	r5, [r4, #0]
 800f348:	6961      	ldr	r1, [r4, #20]
 800f34a:	1d18      	adds	r0, r3, #4
 800f34c:	6030      	str	r0, [r6, #0]
 800f34e:	062e      	lsls	r6, r5, #24
 800f350:	681b      	ldr	r3, [r3, #0]
 800f352:	d501      	bpl.n	800f358 <_printf_i+0x1c0>
 800f354:	6019      	str	r1, [r3, #0]
 800f356:	e002      	b.n	800f35e <_printf_i+0x1c6>
 800f358:	0668      	lsls	r0, r5, #25
 800f35a:	d5fb      	bpl.n	800f354 <_printf_i+0x1bc>
 800f35c:	8019      	strh	r1, [r3, #0]
 800f35e:	2300      	movs	r3, #0
 800f360:	6123      	str	r3, [r4, #16]
 800f362:	4616      	mov	r6, r2
 800f364:	e7bc      	b.n	800f2e0 <_printf_i+0x148>
 800f366:	6833      	ldr	r3, [r6, #0]
 800f368:	1d1a      	adds	r2, r3, #4
 800f36a:	6032      	str	r2, [r6, #0]
 800f36c:	681e      	ldr	r6, [r3, #0]
 800f36e:	6862      	ldr	r2, [r4, #4]
 800f370:	2100      	movs	r1, #0
 800f372:	4630      	mov	r0, r6
 800f374:	f7f0 ff2c 	bl	80001d0 <memchr>
 800f378:	b108      	cbz	r0, 800f37e <_printf_i+0x1e6>
 800f37a:	1b80      	subs	r0, r0, r6
 800f37c:	6060      	str	r0, [r4, #4]
 800f37e:	6863      	ldr	r3, [r4, #4]
 800f380:	6123      	str	r3, [r4, #16]
 800f382:	2300      	movs	r3, #0
 800f384:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f388:	e7aa      	b.n	800f2e0 <_printf_i+0x148>
 800f38a:	6923      	ldr	r3, [r4, #16]
 800f38c:	4632      	mov	r2, r6
 800f38e:	4649      	mov	r1, r9
 800f390:	4640      	mov	r0, r8
 800f392:	47d0      	blx	sl
 800f394:	3001      	adds	r0, #1
 800f396:	d0ad      	beq.n	800f2f4 <_printf_i+0x15c>
 800f398:	6823      	ldr	r3, [r4, #0]
 800f39a:	079b      	lsls	r3, r3, #30
 800f39c:	d413      	bmi.n	800f3c6 <_printf_i+0x22e>
 800f39e:	68e0      	ldr	r0, [r4, #12]
 800f3a0:	9b03      	ldr	r3, [sp, #12]
 800f3a2:	4298      	cmp	r0, r3
 800f3a4:	bfb8      	it	lt
 800f3a6:	4618      	movlt	r0, r3
 800f3a8:	e7a6      	b.n	800f2f8 <_printf_i+0x160>
 800f3aa:	2301      	movs	r3, #1
 800f3ac:	4632      	mov	r2, r6
 800f3ae:	4649      	mov	r1, r9
 800f3b0:	4640      	mov	r0, r8
 800f3b2:	47d0      	blx	sl
 800f3b4:	3001      	adds	r0, #1
 800f3b6:	d09d      	beq.n	800f2f4 <_printf_i+0x15c>
 800f3b8:	3501      	adds	r5, #1
 800f3ba:	68e3      	ldr	r3, [r4, #12]
 800f3bc:	9903      	ldr	r1, [sp, #12]
 800f3be:	1a5b      	subs	r3, r3, r1
 800f3c0:	42ab      	cmp	r3, r5
 800f3c2:	dcf2      	bgt.n	800f3aa <_printf_i+0x212>
 800f3c4:	e7eb      	b.n	800f39e <_printf_i+0x206>
 800f3c6:	2500      	movs	r5, #0
 800f3c8:	f104 0619 	add.w	r6, r4, #25
 800f3cc:	e7f5      	b.n	800f3ba <_printf_i+0x222>
 800f3ce:	bf00      	nop
 800f3d0:	08011375 	.word	0x08011375
 800f3d4:	08011386 	.word	0x08011386

0800f3d8 <__sflush_r>:
 800f3d8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f3dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f3e0:	0716      	lsls	r6, r2, #28
 800f3e2:	4605      	mov	r5, r0
 800f3e4:	460c      	mov	r4, r1
 800f3e6:	d454      	bmi.n	800f492 <__sflush_r+0xba>
 800f3e8:	684b      	ldr	r3, [r1, #4]
 800f3ea:	2b00      	cmp	r3, #0
 800f3ec:	dc02      	bgt.n	800f3f4 <__sflush_r+0x1c>
 800f3ee:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800f3f0:	2b00      	cmp	r3, #0
 800f3f2:	dd48      	ble.n	800f486 <__sflush_r+0xae>
 800f3f4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f3f6:	2e00      	cmp	r6, #0
 800f3f8:	d045      	beq.n	800f486 <__sflush_r+0xae>
 800f3fa:	2300      	movs	r3, #0
 800f3fc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800f400:	682f      	ldr	r7, [r5, #0]
 800f402:	6a21      	ldr	r1, [r4, #32]
 800f404:	602b      	str	r3, [r5, #0]
 800f406:	d030      	beq.n	800f46a <__sflush_r+0x92>
 800f408:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800f40a:	89a3      	ldrh	r3, [r4, #12]
 800f40c:	0759      	lsls	r1, r3, #29
 800f40e:	d505      	bpl.n	800f41c <__sflush_r+0x44>
 800f410:	6863      	ldr	r3, [r4, #4]
 800f412:	1ad2      	subs	r2, r2, r3
 800f414:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800f416:	b10b      	cbz	r3, 800f41c <__sflush_r+0x44>
 800f418:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800f41a:	1ad2      	subs	r2, r2, r3
 800f41c:	2300      	movs	r3, #0
 800f41e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f420:	6a21      	ldr	r1, [r4, #32]
 800f422:	4628      	mov	r0, r5
 800f424:	47b0      	blx	r6
 800f426:	1c43      	adds	r3, r0, #1
 800f428:	89a3      	ldrh	r3, [r4, #12]
 800f42a:	d106      	bne.n	800f43a <__sflush_r+0x62>
 800f42c:	6829      	ldr	r1, [r5, #0]
 800f42e:	291d      	cmp	r1, #29
 800f430:	d82b      	bhi.n	800f48a <__sflush_r+0xb2>
 800f432:	4a2a      	ldr	r2, [pc, #168]	@ (800f4dc <__sflush_r+0x104>)
 800f434:	410a      	asrs	r2, r1
 800f436:	07d6      	lsls	r6, r2, #31
 800f438:	d427      	bmi.n	800f48a <__sflush_r+0xb2>
 800f43a:	2200      	movs	r2, #0
 800f43c:	6062      	str	r2, [r4, #4]
 800f43e:	04d9      	lsls	r1, r3, #19
 800f440:	6922      	ldr	r2, [r4, #16]
 800f442:	6022      	str	r2, [r4, #0]
 800f444:	d504      	bpl.n	800f450 <__sflush_r+0x78>
 800f446:	1c42      	adds	r2, r0, #1
 800f448:	d101      	bne.n	800f44e <__sflush_r+0x76>
 800f44a:	682b      	ldr	r3, [r5, #0]
 800f44c:	b903      	cbnz	r3, 800f450 <__sflush_r+0x78>
 800f44e:	6560      	str	r0, [r4, #84]	@ 0x54
 800f450:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f452:	602f      	str	r7, [r5, #0]
 800f454:	b1b9      	cbz	r1, 800f486 <__sflush_r+0xae>
 800f456:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f45a:	4299      	cmp	r1, r3
 800f45c:	d002      	beq.n	800f464 <__sflush_r+0x8c>
 800f45e:	4628      	mov	r0, r5
 800f460:	f000 fa68 	bl	800f934 <_free_r>
 800f464:	2300      	movs	r3, #0
 800f466:	6363      	str	r3, [r4, #52]	@ 0x34
 800f468:	e00d      	b.n	800f486 <__sflush_r+0xae>
 800f46a:	2301      	movs	r3, #1
 800f46c:	4628      	mov	r0, r5
 800f46e:	47b0      	blx	r6
 800f470:	4602      	mov	r2, r0
 800f472:	1c50      	adds	r0, r2, #1
 800f474:	d1c9      	bne.n	800f40a <__sflush_r+0x32>
 800f476:	682b      	ldr	r3, [r5, #0]
 800f478:	2b00      	cmp	r3, #0
 800f47a:	d0c6      	beq.n	800f40a <__sflush_r+0x32>
 800f47c:	2b1d      	cmp	r3, #29
 800f47e:	d001      	beq.n	800f484 <__sflush_r+0xac>
 800f480:	2b16      	cmp	r3, #22
 800f482:	d11e      	bne.n	800f4c2 <__sflush_r+0xea>
 800f484:	602f      	str	r7, [r5, #0]
 800f486:	2000      	movs	r0, #0
 800f488:	e022      	b.n	800f4d0 <__sflush_r+0xf8>
 800f48a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f48e:	b21b      	sxth	r3, r3
 800f490:	e01b      	b.n	800f4ca <__sflush_r+0xf2>
 800f492:	690f      	ldr	r7, [r1, #16]
 800f494:	2f00      	cmp	r7, #0
 800f496:	d0f6      	beq.n	800f486 <__sflush_r+0xae>
 800f498:	0793      	lsls	r3, r2, #30
 800f49a:	680e      	ldr	r6, [r1, #0]
 800f49c:	bf08      	it	eq
 800f49e:	694b      	ldreq	r3, [r1, #20]
 800f4a0:	600f      	str	r7, [r1, #0]
 800f4a2:	bf18      	it	ne
 800f4a4:	2300      	movne	r3, #0
 800f4a6:	eba6 0807 	sub.w	r8, r6, r7
 800f4aa:	608b      	str	r3, [r1, #8]
 800f4ac:	f1b8 0f00 	cmp.w	r8, #0
 800f4b0:	dde9      	ble.n	800f486 <__sflush_r+0xae>
 800f4b2:	6a21      	ldr	r1, [r4, #32]
 800f4b4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800f4b6:	4643      	mov	r3, r8
 800f4b8:	463a      	mov	r2, r7
 800f4ba:	4628      	mov	r0, r5
 800f4bc:	47b0      	blx	r6
 800f4be:	2800      	cmp	r0, #0
 800f4c0:	dc08      	bgt.n	800f4d4 <__sflush_r+0xfc>
 800f4c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f4c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f4ca:	81a3      	strh	r3, [r4, #12]
 800f4cc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f4d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f4d4:	4407      	add	r7, r0
 800f4d6:	eba8 0800 	sub.w	r8, r8, r0
 800f4da:	e7e7      	b.n	800f4ac <__sflush_r+0xd4>
 800f4dc:	dfbffffe 	.word	0xdfbffffe

0800f4e0 <_fflush_r>:
 800f4e0:	b538      	push	{r3, r4, r5, lr}
 800f4e2:	690b      	ldr	r3, [r1, #16]
 800f4e4:	4605      	mov	r5, r0
 800f4e6:	460c      	mov	r4, r1
 800f4e8:	b913      	cbnz	r3, 800f4f0 <_fflush_r+0x10>
 800f4ea:	2500      	movs	r5, #0
 800f4ec:	4628      	mov	r0, r5
 800f4ee:	bd38      	pop	{r3, r4, r5, pc}
 800f4f0:	b118      	cbz	r0, 800f4fa <_fflush_r+0x1a>
 800f4f2:	6a03      	ldr	r3, [r0, #32]
 800f4f4:	b90b      	cbnz	r3, 800f4fa <_fflush_r+0x1a>
 800f4f6:	f7ff fb6b 	bl	800ebd0 <__sinit>
 800f4fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f4fe:	2b00      	cmp	r3, #0
 800f500:	d0f3      	beq.n	800f4ea <_fflush_r+0xa>
 800f502:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800f504:	07d0      	lsls	r0, r2, #31
 800f506:	d404      	bmi.n	800f512 <_fflush_r+0x32>
 800f508:	0599      	lsls	r1, r3, #22
 800f50a:	d402      	bmi.n	800f512 <_fflush_r+0x32>
 800f50c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f50e:	f7ff fbda 	bl	800ecc6 <__retarget_lock_acquire_recursive>
 800f512:	4628      	mov	r0, r5
 800f514:	4621      	mov	r1, r4
 800f516:	f7ff ff5f 	bl	800f3d8 <__sflush_r>
 800f51a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f51c:	07da      	lsls	r2, r3, #31
 800f51e:	4605      	mov	r5, r0
 800f520:	d4e4      	bmi.n	800f4ec <_fflush_r+0xc>
 800f522:	89a3      	ldrh	r3, [r4, #12]
 800f524:	059b      	lsls	r3, r3, #22
 800f526:	d4e1      	bmi.n	800f4ec <_fflush_r+0xc>
 800f528:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f52a:	f7ff fbcd 	bl	800ecc8 <__retarget_lock_release_recursive>
 800f52e:	e7dd      	b.n	800f4ec <_fflush_r+0xc>

0800f530 <__malloc_lock>:
 800f530:	4801      	ldr	r0, [pc, #4]	@ (800f538 <__malloc_lock+0x8>)
 800f532:	f7ff bbc8 	b.w	800ecc6 <__retarget_lock_acquire_recursive>
 800f536:	bf00      	nop
 800f538:	20000834 	.word	0x20000834

0800f53c <__malloc_unlock>:
 800f53c:	4801      	ldr	r0, [pc, #4]	@ (800f544 <__malloc_unlock+0x8>)
 800f53e:	f7ff bbc3 	b.w	800ecc8 <__retarget_lock_release_recursive>
 800f542:	bf00      	nop
 800f544:	20000834 	.word	0x20000834

0800f548 <__sread>:
 800f548:	b510      	push	{r4, lr}
 800f54a:	460c      	mov	r4, r1
 800f54c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f550:	f000 f9a8 	bl	800f8a4 <_read_r>
 800f554:	2800      	cmp	r0, #0
 800f556:	bfab      	itete	ge
 800f558:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800f55a:	89a3      	ldrhlt	r3, [r4, #12]
 800f55c:	181b      	addge	r3, r3, r0
 800f55e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800f562:	bfac      	ite	ge
 800f564:	6563      	strge	r3, [r4, #84]	@ 0x54
 800f566:	81a3      	strhlt	r3, [r4, #12]
 800f568:	bd10      	pop	{r4, pc}

0800f56a <__swrite>:
 800f56a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f56e:	461f      	mov	r7, r3
 800f570:	898b      	ldrh	r3, [r1, #12]
 800f572:	05db      	lsls	r3, r3, #23
 800f574:	4605      	mov	r5, r0
 800f576:	460c      	mov	r4, r1
 800f578:	4616      	mov	r6, r2
 800f57a:	d505      	bpl.n	800f588 <__swrite+0x1e>
 800f57c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f580:	2302      	movs	r3, #2
 800f582:	2200      	movs	r2, #0
 800f584:	f000 f94c 	bl	800f820 <_lseek_r>
 800f588:	89a3      	ldrh	r3, [r4, #12]
 800f58a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f58e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800f592:	81a3      	strh	r3, [r4, #12]
 800f594:	4632      	mov	r2, r6
 800f596:	463b      	mov	r3, r7
 800f598:	4628      	mov	r0, r5
 800f59a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f59e:	f000 b9b7 	b.w	800f910 <_write_r>

0800f5a2 <__sseek>:
 800f5a2:	b510      	push	{r4, lr}
 800f5a4:	460c      	mov	r4, r1
 800f5a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f5aa:	f000 f939 	bl	800f820 <_lseek_r>
 800f5ae:	1c43      	adds	r3, r0, #1
 800f5b0:	89a3      	ldrh	r3, [r4, #12]
 800f5b2:	bf15      	itete	ne
 800f5b4:	6560      	strne	r0, [r4, #84]	@ 0x54
 800f5b6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800f5ba:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800f5be:	81a3      	strheq	r3, [r4, #12]
 800f5c0:	bf18      	it	ne
 800f5c2:	81a3      	strhne	r3, [r4, #12]
 800f5c4:	bd10      	pop	{r4, pc}

0800f5c6 <__sclose>:
 800f5c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f5ca:	f000 b8f7 	b.w	800f7bc <_close_r>

0800f5ce <__swbuf_r>:
 800f5ce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f5d0:	460e      	mov	r6, r1
 800f5d2:	4614      	mov	r4, r2
 800f5d4:	4605      	mov	r5, r0
 800f5d6:	b118      	cbz	r0, 800f5e0 <__swbuf_r+0x12>
 800f5d8:	6a03      	ldr	r3, [r0, #32]
 800f5da:	b90b      	cbnz	r3, 800f5e0 <__swbuf_r+0x12>
 800f5dc:	f7ff faf8 	bl	800ebd0 <__sinit>
 800f5e0:	69a3      	ldr	r3, [r4, #24]
 800f5e2:	60a3      	str	r3, [r4, #8]
 800f5e4:	89a3      	ldrh	r3, [r4, #12]
 800f5e6:	071a      	lsls	r2, r3, #28
 800f5e8:	d501      	bpl.n	800f5ee <__swbuf_r+0x20>
 800f5ea:	6923      	ldr	r3, [r4, #16]
 800f5ec:	b943      	cbnz	r3, 800f600 <__swbuf_r+0x32>
 800f5ee:	4621      	mov	r1, r4
 800f5f0:	4628      	mov	r0, r5
 800f5f2:	f000 f82b 	bl	800f64c <__swsetup_r>
 800f5f6:	b118      	cbz	r0, 800f600 <__swbuf_r+0x32>
 800f5f8:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800f5fc:	4638      	mov	r0, r7
 800f5fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f600:	6823      	ldr	r3, [r4, #0]
 800f602:	6922      	ldr	r2, [r4, #16]
 800f604:	1a98      	subs	r0, r3, r2
 800f606:	6963      	ldr	r3, [r4, #20]
 800f608:	b2f6      	uxtb	r6, r6
 800f60a:	4283      	cmp	r3, r0
 800f60c:	4637      	mov	r7, r6
 800f60e:	dc05      	bgt.n	800f61c <__swbuf_r+0x4e>
 800f610:	4621      	mov	r1, r4
 800f612:	4628      	mov	r0, r5
 800f614:	f7ff ff64 	bl	800f4e0 <_fflush_r>
 800f618:	2800      	cmp	r0, #0
 800f61a:	d1ed      	bne.n	800f5f8 <__swbuf_r+0x2a>
 800f61c:	68a3      	ldr	r3, [r4, #8]
 800f61e:	3b01      	subs	r3, #1
 800f620:	60a3      	str	r3, [r4, #8]
 800f622:	6823      	ldr	r3, [r4, #0]
 800f624:	1c5a      	adds	r2, r3, #1
 800f626:	6022      	str	r2, [r4, #0]
 800f628:	701e      	strb	r6, [r3, #0]
 800f62a:	6962      	ldr	r2, [r4, #20]
 800f62c:	1c43      	adds	r3, r0, #1
 800f62e:	429a      	cmp	r2, r3
 800f630:	d004      	beq.n	800f63c <__swbuf_r+0x6e>
 800f632:	89a3      	ldrh	r3, [r4, #12]
 800f634:	07db      	lsls	r3, r3, #31
 800f636:	d5e1      	bpl.n	800f5fc <__swbuf_r+0x2e>
 800f638:	2e0a      	cmp	r6, #10
 800f63a:	d1df      	bne.n	800f5fc <__swbuf_r+0x2e>
 800f63c:	4621      	mov	r1, r4
 800f63e:	4628      	mov	r0, r5
 800f640:	f7ff ff4e 	bl	800f4e0 <_fflush_r>
 800f644:	2800      	cmp	r0, #0
 800f646:	d0d9      	beq.n	800f5fc <__swbuf_r+0x2e>
 800f648:	e7d6      	b.n	800f5f8 <__swbuf_r+0x2a>
	...

0800f64c <__swsetup_r>:
 800f64c:	b538      	push	{r3, r4, r5, lr}
 800f64e:	4b29      	ldr	r3, [pc, #164]	@ (800f6f4 <__swsetup_r+0xa8>)
 800f650:	4605      	mov	r5, r0
 800f652:	6818      	ldr	r0, [r3, #0]
 800f654:	460c      	mov	r4, r1
 800f656:	b118      	cbz	r0, 800f660 <__swsetup_r+0x14>
 800f658:	6a03      	ldr	r3, [r0, #32]
 800f65a:	b90b      	cbnz	r3, 800f660 <__swsetup_r+0x14>
 800f65c:	f7ff fab8 	bl	800ebd0 <__sinit>
 800f660:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f664:	0719      	lsls	r1, r3, #28
 800f666:	d422      	bmi.n	800f6ae <__swsetup_r+0x62>
 800f668:	06da      	lsls	r2, r3, #27
 800f66a:	d407      	bmi.n	800f67c <__swsetup_r+0x30>
 800f66c:	2209      	movs	r2, #9
 800f66e:	602a      	str	r2, [r5, #0]
 800f670:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f674:	81a3      	strh	r3, [r4, #12]
 800f676:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f67a:	e033      	b.n	800f6e4 <__swsetup_r+0x98>
 800f67c:	0758      	lsls	r0, r3, #29
 800f67e:	d512      	bpl.n	800f6a6 <__swsetup_r+0x5a>
 800f680:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f682:	b141      	cbz	r1, 800f696 <__swsetup_r+0x4a>
 800f684:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f688:	4299      	cmp	r1, r3
 800f68a:	d002      	beq.n	800f692 <__swsetup_r+0x46>
 800f68c:	4628      	mov	r0, r5
 800f68e:	f000 f951 	bl	800f934 <_free_r>
 800f692:	2300      	movs	r3, #0
 800f694:	6363      	str	r3, [r4, #52]	@ 0x34
 800f696:	89a3      	ldrh	r3, [r4, #12]
 800f698:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800f69c:	81a3      	strh	r3, [r4, #12]
 800f69e:	2300      	movs	r3, #0
 800f6a0:	6063      	str	r3, [r4, #4]
 800f6a2:	6923      	ldr	r3, [r4, #16]
 800f6a4:	6023      	str	r3, [r4, #0]
 800f6a6:	89a3      	ldrh	r3, [r4, #12]
 800f6a8:	f043 0308 	orr.w	r3, r3, #8
 800f6ac:	81a3      	strh	r3, [r4, #12]
 800f6ae:	6923      	ldr	r3, [r4, #16]
 800f6b0:	b94b      	cbnz	r3, 800f6c6 <__swsetup_r+0x7a>
 800f6b2:	89a3      	ldrh	r3, [r4, #12]
 800f6b4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800f6b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f6bc:	d003      	beq.n	800f6c6 <__swsetup_r+0x7a>
 800f6be:	4621      	mov	r1, r4
 800f6c0:	4628      	mov	r0, r5
 800f6c2:	f000 f83f 	bl	800f744 <__smakebuf_r>
 800f6c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f6ca:	f013 0201 	ands.w	r2, r3, #1
 800f6ce:	d00a      	beq.n	800f6e6 <__swsetup_r+0x9a>
 800f6d0:	2200      	movs	r2, #0
 800f6d2:	60a2      	str	r2, [r4, #8]
 800f6d4:	6962      	ldr	r2, [r4, #20]
 800f6d6:	4252      	negs	r2, r2
 800f6d8:	61a2      	str	r2, [r4, #24]
 800f6da:	6922      	ldr	r2, [r4, #16]
 800f6dc:	b942      	cbnz	r2, 800f6f0 <__swsetup_r+0xa4>
 800f6de:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800f6e2:	d1c5      	bne.n	800f670 <__swsetup_r+0x24>
 800f6e4:	bd38      	pop	{r3, r4, r5, pc}
 800f6e6:	0799      	lsls	r1, r3, #30
 800f6e8:	bf58      	it	pl
 800f6ea:	6962      	ldrpl	r2, [r4, #20]
 800f6ec:	60a2      	str	r2, [r4, #8]
 800f6ee:	e7f4      	b.n	800f6da <__swsetup_r+0x8e>
 800f6f0:	2000      	movs	r0, #0
 800f6f2:	e7f7      	b.n	800f6e4 <__swsetup_r+0x98>
 800f6f4:	20000074 	.word	0x20000074

0800f6f8 <__swhatbuf_r>:
 800f6f8:	b570      	push	{r4, r5, r6, lr}
 800f6fa:	460c      	mov	r4, r1
 800f6fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f700:	2900      	cmp	r1, #0
 800f702:	b096      	sub	sp, #88	@ 0x58
 800f704:	4615      	mov	r5, r2
 800f706:	461e      	mov	r6, r3
 800f708:	da0d      	bge.n	800f726 <__swhatbuf_r+0x2e>
 800f70a:	89a3      	ldrh	r3, [r4, #12]
 800f70c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800f710:	f04f 0100 	mov.w	r1, #0
 800f714:	bf14      	ite	ne
 800f716:	2340      	movne	r3, #64	@ 0x40
 800f718:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800f71c:	2000      	movs	r0, #0
 800f71e:	6031      	str	r1, [r6, #0]
 800f720:	602b      	str	r3, [r5, #0]
 800f722:	b016      	add	sp, #88	@ 0x58
 800f724:	bd70      	pop	{r4, r5, r6, pc}
 800f726:	466a      	mov	r2, sp
 800f728:	f000 f858 	bl	800f7dc <_fstat_r>
 800f72c:	2800      	cmp	r0, #0
 800f72e:	dbec      	blt.n	800f70a <__swhatbuf_r+0x12>
 800f730:	9901      	ldr	r1, [sp, #4]
 800f732:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800f736:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800f73a:	4259      	negs	r1, r3
 800f73c:	4159      	adcs	r1, r3
 800f73e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f742:	e7eb      	b.n	800f71c <__swhatbuf_r+0x24>

0800f744 <__smakebuf_r>:
 800f744:	898b      	ldrh	r3, [r1, #12]
 800f746:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f748:	079d      	lsls	r5, r3, #30
 800f74a:	4606      	mov	r6, r0
 800f74c:	460c      	mov	r4, r1
 800f74e:	d507      	bpl.n	800f760 <__smakebuf_r+0x1c>
 800f750:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800f754:	6023      	str	r3, [r4, #0]
 800f756:	6123      	str	r3, [r4, #16]
 800f758:	2301      	movs	r3, #1
 800f75a:	6163      	str	r3, [r4, #20]
 800f75c:	b003      	add	sp, #12
 800f75e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f760:	ab01      	add	r3, sp, #4
 800f762:	466a      	mov	r2, sp
 800f764:	f7ff ffc8 	bl	800f6f8 <__swhatbuf_r>
 800f768:	9f00      	ldr	r7, [sp, #0]
 800f76a:	4605      	mov	r5, r0
 800f76c:	4639      	mov	r1, r7
 800f76e:	4630      	mov	r0, r6
 800f770:	f7ff fc24 	bl	800efbc <_malloc_r>
 800f774:	b948      	cbnz	r0, 800f78a <__smakebuf_r+0x46>
 800f776:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f77a:	059a      	lsls	r2, r3, #22
 800f77c:	d4ee      	bmi.n	800f75c <__smakebuf_r+0x18>
 800f77e:	f023 0303 	bic.w	r3, r3, #3
 800f782:	f043 0302 	orr.w	r3, r3, #2
 800f786:	81a3      	strh	r3, [r4, #12]
 800f788:	e7e2      	b.n	800f750 <__smakebuf_r+0xc>
 800f78a:	89a3      	ldrh	r3, [r4, #12]
 800f78c:	6020      	str	r0, [r4, #0]
 800f78e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f792:	81a3      	strh	r3, [r4, #12]
 800f794:	9b01      	ldr	r3, [sp, #4]
 800f796:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800f79a:	b15b      	cbz	r3, 800f7b4 <__smakebuf_r+0x70>
 800f79c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f7a0:	4630      	mov	r0, r6
 800f7a2:	f000 f82d 	bl	800f800 <_isatty_r>
 800f7a6:	b128      	cbz	r0, 800f7b4 <__smakebuf_r+0x70>
 800f7a8:	89a3      	ldrh	r3, [r4, #12]
 800f7aa:	f023 0303 	bic.w	r3, r3, #3
 800f7ae:	f043 0301 	orr.w	r3, r3, #1
 800f7b2:	81a3      	strh	r3, [r4, #12]
 800f7b4:	89a3      	ldrh	r3, [r4, #12]
 800f7b6:	431d      	orrs	r5, r3
 800f7b8:	81a5      	strh	r5, [r4, #12]
 800f7ba:	e7cf      	b.n	800f75c <__smakebuf_r+0x18>

0800f7bc <_close_r>:
 800f7bc:	b538      	push	{r3, r4, r5, lr}
 800f7be:	4d06      	ldr	r5, [pc, #24]	@ (800f7d8 <_close_r+0x1c>)
 800f7c0:	2300      	movs	r3, #0
 800f7c2:	4604      	mov	r4, r0
 800f7c4:	4608      	mov	r0, r1
 800f7c6:	602b      	str	r3, [r5, #0]
 800f7c8:	f7f9 fc38 	bl	800903c <_close>
 800f7cc:	1c43      	adds	r3, r0, #1
 800f7ce:	d102      	bne.n	800f7d6 <_close_r+0x1a>
 800f7d0:	682b      	ldr	r3, [r5, #0]
 800f7d2:	b103      	cbz	r3, 800f7d6 <_close_r+0x1a>
 800f7d4:	6023      	str	r3, [r4, #0]
 800f7d6:	bd38      	pop	{r3, r4, r5, pc}
 800f7d8:	20000840 	.word	0x20000840

0800f7dc <_fstat_r>:
 800f7dc:	b538      	push	{r3, r4, r5, lr}
 800f7de:	4d07      	ldr	r5, [pc, #28]	@ (800f7fc <_fstat_r+0x20>)
 800f7e0:	2300      	movs	r3, #0
 800f7e2:	4604      	mov	r4, r0
 800f7e4:	4608      	mov	r0, r1
 800f7e6:	4611      	mov	r1, r2
 800f7e8:	602b      	str	r3, [r5, #0]
 800f7ea:	f7f9 fc33 	bl	8009054 <_fstat>
 800f7ee:	1c43      	adds	r3, r0, #1
 800f7f0:	d102      	bne.n	800f7f8 <_fstat_r+0x1c>
 800f7f2:	682b      	ldr	r3, [r5, #0]
 800f7f4:	b103      	cbz	r3, 800f7f8 <_fstat_r+0x1c>
 800f7f6:	6023      	str	r3, [r4, #0]
 800f7f8:	bd38      	pop	{r3, r4, r5, pc}
 800f7fa:	bf00      	nop
 800f7fc:	20000840 	.word	0x20000840

0800f800 <_isatty_r>:
 800f800:	b538      	push	{r3, r4, r5, lr}
 800f802:	4d06      	ldr	r5, [pc, #24]	@ (800f81c <_isatty_r+0x1c>)
 800f804:	2300      	movs	r3, #0
 800f806:	4604      	mov	r4, r0
 800f808:	4608      	mov	r0, r1
 800f80a:	602b      	str	r3, [r5, #0]
 800f80c:	f7f9 fc32 	bl	8009074 <_isatty>
 800f810:	1c43      	adds	r3, r0, #1
 800f812:	d102      	bne.n	800f81a <_isatty_r+0x1a>
 800f814:	682b      	ldr	r3, [r5, #0]
 800f816:	b103      	cbz	r3, 800f81a <_isatty_r+0x1a>
 800f818:	6023      	str	r3, [r4, #0]
 800f81a:	bd38      	pop	{r3, r4, r5, pc}
 800f81c:	20000840 	.word	0x20000840

0800f820 <_lseek_r>:
 800f820:	b538      	push	{r3, r4, r5, lr}
 800f822:	4d07      	ldr	r5, [pc, #28]	@ (800f840 <_lseek_r+0x20>)
 800f824:	4604      	mov	r4, r0
 800f826:	4608      	mov	r0, r1
 800f828:	4611      	mov	r1, r2
 800f82a:	2200      	movs	r2, #0
 800f82c:	602a      	str	r2, [r5, #0]
 800f82e:	461a      	mov	r2, r3
 800f830:	f7f9 fc2b 	bl	800908a <_lseek>
 800f834:	1c43      	adds	r3, r0, #1
 800f836:	d102      	bne.n	800f83e <_lseek_r+0x1e>
 800f838:	682b      	ldr	r3, [r5, #0]
 800f83a:	b103      	cbz	r3, 800f83e <_lseek_r+0x1e>
 800f83c:	6023      	str	r3, [r4, #0]
 800f83e:	bd38      	pop	{r3, r4, r5, pc}
 800f840:	20000840 	.word	0x20000840

0800f844 <_raise_r>:
 800f844:	291f      	cmp	r1, #31
 800f846:	b538      	push	{r3, r4, r5, lr}
 800f848:	4605      	mov	r5, r0
 800f84a:	460c      	mov	r4, r1
 800f84c:	d904      	bls.n	800f858 <_raise_r+0x14>
 800f84e:	2316      	movs	r3, #22
 800f850:	6003      	str	r3, [r0, #0]
 800f852:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f856:	bd38      	pop	{r3, r4, r5, pc}
 800f858:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800f85a:	b112      	cbz	r2, 800f862 <_raise_r+0x1e>
 800f85c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f860:	b94b      	cbnz	r3, 800f876 <_raise_r+0x32>
 800f862:	4628      	mov	r0, r5
 800f864:	f000 f842 	bl	800f8ec <_getpid_r>
 800f868:	4622      	mov	r2, r4
 800f86a:	4601      	mov	r1, r0
 800f86c:	4628      	mov	r0, r5
 800f86e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f872:	f000 b829 	b.w	800f8c8 <_kill_r>
 800f876:	2b01      	cmp	r3, #1
 800f878:	d00a      	beq.n	800f890 <_raise_r+0x4c>
 800f87a:	1c59      	adds	r1, r3, #1
 800f87c:	d103      	bne.n	800f886 <_raise_r+0x42>
 800f87e:	2316      	movs	r3, #22
 800f880:	6003      	str	r3, [r0, #0]
 800f882:	2001      	movs	r0, #1
 800f884:	e7e7      	b.n	800f856 <_raise_r+0x12>
 800f886:	2100      	movs	r1, #0
 800f888:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800f88c:	4620      	mov	r0, r4
 800f88e:	4798      	blx	r3
 800f890:	2000      	movs	r0, #0
 800f892:	e7e0      	b.n	800f856 <_raise_r+0x12>

0800f894 <raise>:
 800f894:	4b02      	ldr	r3, [pc, #8]	@ (800f8a0 <raise+0xc>)
 800f896:	4601      	mov	r1, r0
 800f898:	6818      	ldr	r0, [r3, #0]
 800f89a:	f7ff bfd3 	b.w	800f844 <_raise_r>
 800f89e:	bf00      	nop
 800f8a0:	20000074 	.word	0x20000074

0800f8a4 <_read_r>:
 800f8a4:	b538      	push	{r3, r4, r5, lr}
 800f8a6:	4d07      	ldr	r5, [pc, #28]	@ (800f8c4 <_read_r+0x20>)
 800f8a8:	4604      	mov	r4, r0
 800f8aa:	4608      	mov	r0, r1
 800f8ac:	4611      	mov	r1, r2
 800f8ae:	2200      	movs	r2, #0
 800f8b0:	602a      	str	r2, [r5, #0]
 800f8b2:	461a      	mov	r2, r3
 800f8b4:	f7f9 fb89 	bl	8008fca <_read>
 800f8b8:	1c43      	adds	r3, r0, #1
 800f8ba:	d102      	bne.n	800f8c2 <_read_r+0x1e>
 800f8bc:	682b      	ldr	r3, [r5, #0]
 800f8be:	b103      	cbz	r3, 800f8c2 <_read_r+0x1e>
 800f8c0:	6023      	str	r3, [r4, #0]
 800f8c2:	bd38      	pop	{r3, r4, r5, pc}
 800f8c4:	20000840 	.word	0x20000840

0800f8c8 <_kill_r>:
 800f8c8:	b538      	push	{r3, r4, r5, lr}
 800f8ca:	4d07      	ldr	r5, [pc, #28]	@ (800f8e8 <_kill_r+0x20>)
 800f8cc:	2300      	movs	r3, #0
 800f8ce:	4604      	mov	r4, r0
 800f8d0:	4608      	mov	r0, r1
 800f8d2:	4611      	mov	r1, r2
 800f8d4:	602b      	str	r3, [r5, #0]
 800f8d6:	f7f9 fb5d 	bl	8008f94 <_kill>
 800f8da:	1c43      	adds	r3, r0, #1
 800f8dc:	d102      	bne.n	800f8e4 <_kill_r+0x1c>
 800f8de:	682b      	ldr	r3, [r5, #0]
 800f8e0:	b103      	cbz	r3, 800f8e4 <_kill_r+0x1c>
 800f8e2:	6023      	str	r3, [r4, #0]
 800f8e4:	bd38      	pop	{r3, r4, r5, pc}
 800f8e6:	bf00      	nop
 800f8e8:	20000840 	.word	0x20000840

0800f8ec <_getpid_r>:
 800f8ec:	f7f9 bb4a 	b.w	8008f84 <_getpid>

0800f8f0 <_sbrk_r>:
 800f8f0:	b538      	push	{r3, r4, r5, lr}
 800f8f2:	4d06      	ldr	r5, [pc, #24]	@ (800f90c <_sbrk_r+0x1c>)
 800f8f4:	2300      	movs	r3, #0
 800f8f6:	4604      	mov	r4, r0
 800f8f8:	4608      	mov	r0, r1
 800f8fa:	602b      	str	r3, [r5, #0]
 800f8fc:	f7f9 fbd2 	bl	80090a4 <_sbrk>
 800f900:	1c43      	adds	r3, r0, #1
 800f902:	d102      	bne.n	800f90a <_sbrk_r+0x1a>
 800f904:	682b      	ldr	r3, [r5, #0]
 800f906:	b103      	cbz	r3, 800f90a <_sbrk_r+0x1a>
 800f908:	6023      	str	r3, [r4, #0]
 800f90a:	bd38      	pop	{r3, r4, r5, pc}
 800f90c:	20000840 	.word	0x20000840

0800f910 <_write_r>:
 800f910:	b538      	push	{r3, r4, r5, lr}
 800f912:	4d07      	ldr	r5, [pc, #28]	@ (800f930 <_write_r+0x20>)
 800f914:	4604      	mov	r4, r0
 800f916:	4608      	mov	r0, r1
 800f918:	4611      	mov	r1, r2
 800f91a:	2200      	movs	r2, #0
 800f91c:	602a      	str	r2, [r5, #0]
 800f91e:	461a      	mov	r2, r3
 800f920:	f7f9 fb70 	bl	8009004 <_write>
 800f924:	1c43      	adds	r3, r0, #1
 800f926:	d102      	bne.n	800f92e <_write_r+0x1e>
 800f928:	682b      	ldr	r3, [r5, #0]
 800f92a:	b103      	cbz	r3, 800f92e <_write_r+0x1e>
 800f92c:	6023      	str	r3, [r4, #0]
 800f92e:	bd38      	pop	{r3, r4, r5, pc}
 800f930:	20000840 	.word	0x20000840

0800f934 <_free_r>:
 800f934:	b538      	push	{r3, r4, r5, lr}
 800f936:	4605      	mov	r5, r0
 800f938:	2900      	cmp	r1, #0
 800f93a:	d041      	beq.n	800f9c0 <_free_r+0x8c>
 800f93c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f940:	1f0c      	subs	r4, r1, #4
 800f942:	2b00      	cmp	r3, #0
 800f944:	bfb8      	it	lt
 800f946:	18e4      	addlt	r4, r4, r3
 800f948:	f7ff fdf2 	bl	800f530 <__malloc_lock>
 800f94c:	4a1d      	ldr	r2, [pc, #116]	@ (800f9c4 <_free_r+0x90>)
 800f94e:	6813      	ldr	r3, [r2, #0]
 800f950:	b933      	cbnz	r3, 800f960 <_free_r+0x2c>
 800f952:	6063      	str	r3, [r4, #4]
 800f954:	6014      	str	r4, [r2, #0]
 800f956:	4628      	mov	r0, r5
 800f958:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f95c:	f7ff bdee 	b.w	800f53c <__malloc_unlock>
 800f960:	42a3      	cmp	r3, r4
 800f962:	d908      	bls.n	800f976 <_free_r+0x42>
 800f964:	6820      	ldr	r0, [r4, #0]
 800f966:	1821      	adds	r1, r4, r0
 800f968:	428b      	cmp	r3, r1
 800f96a:	bf01      	itttt	eq
 800f96c:	6819      	ldreq	r1, [r3, #0]
 800f96e:	685b      	ldreq	r3, [r3, #4]
 800f970:	1809      	addeq	r1, r1, r0
 800f972:	6021      	streq	r1, [r4, #0]
 800f974:	e7ed      	b.n	800f952 <_free_r+0x1e>
 800f976:	461a      	mov	r2, r3
 800f978:	685b      	ldr	r3, [r3, #4]
 800f97a:	b10b      	cbz	r3, 800f980 <_free_r+0x4c>
 800f97c:	42a3      	cmp	r3, r4
 800f97e:	d9fa      	bls.n	800f976 <_free_r+0x42>
 800f980:	6811      	ldr	r1, [r2, #0]
 800f982:	1850      	adds	r0, r2, r1
 800f984:	42a0      	cmp	r0, r4
 800f986:	d10b      	bne.n	800f9a0 <_free_r+0x6c>
 800f988:	6820      	ldr	r0, [r4, #0]
 800f98a:	4401      	add	r1, r0
 800f98c:	1850      	adds	r0, r2, r1
 800f98e:	4283      	cmp	r3, r0
 800f990:	6011      	str	r1, [r2, #0]
 800f992:	d1e0      	bne.n	800f956 <_free_r+0x22>
 800f994:	6818      	ldr	r0, [r3, #0]
 800f996:	685b      	ldr	r3, [r3, #4]
 800f998:	6053      	str	r3, [r2, #4]
 800f99a:	4408      	add	r0, r1
 800f99c:	6010      	str	r0, [r2, #0]
 800f99e:	e7da      	b.n	800f956 <_free_r+0x22>
 800f9a0:	d902      	bls.n	800f9a8 <_free_r+0x74>
 800f9a2:	230c      	movs	r3, #12
 800f9a4:	602b      	str	r3, [r5, #0]
 800f9a6:	e7d6      	b.n	800f956 <_free_r+0x22>
 800f9a8:	6820      	ldr	r0, [r4, #0]
 800f9aa:	1821      	adds	r1, r4, r0
 800f9ac:	428b      	cmp	r3, r1
 800f9ae:	bf04      	itt	eq
 800f9b0:	6819      	ldreq	r1, [r3, #0]
 800f9b2:	685b      	ldreq	r3, [r3, #4]
 800f9b4:	6063      	str	r3, [r4, #4]
 800f9b6:	bf04      	itt	eq
 800f9b8:	1809      	addeq	r1, r1, r0
 800f9ba:	6021      	streq	r1, [r4, #0]
 800f9bc:	6054      	str	r4, [r2, #4]
 800f9be:	e7ca      	b.n	800f956 <_free_r+0x22>
 800f9c0:	bd38      	pop	{r3, r4, r5, pc}
 800f9c2:	bf00      	nop
 800f9c4:	2000083c 	.word	0x2000083c

0800f9c8 <_init>:
 800f9c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f9ca:	bf00      	nop
 800f9cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f9ce:	bc08      	pop	{r3}
 800f9d0:	469e      	mov	lr, r3
 800f9d2:	4770      	bx	lr

0800f9d4 <_fini>:
 800f9d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f9d6:	bf00      	nop
 800f9d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f9da:	bc08      	pop	{r3}
 800f9dc:	469e      	mov	lr, r3
 800f9de:	4770      	bx	lr
