ARM GAS  /tmp/cc2IbRrA.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 1
   4              		.eabi_attribute 28, 1
   5              		.fpu fpv4-sp-d16
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.thumb
  16              		.syntax unified
  17              		.file	"stm32l4xx_hal_msp.c"
  18              		.text
  19              	.Ltext0:
  20              		.cfi_sections	.debug_frame
  21              		.section	.text.HAL_MspInit,"ax",%progbits
  22              		.align	2
  23              		.global	HAL_MspInit
  24              		.thumb
  25              		.thumb_func
  27              	HAL_MspInit:
  28              	.LFB132:
  29              		.file 1 "Core/Src/stm32l4xx_hal_msp.c"
   1:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32l4xx_hal_msp.c **** /**
   3:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32l4xx_hal_msp.c ****   * @file         stm32l4xx_hal_msp.c
   5:Core/Src/stm32l4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32l4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32l4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32l4xx_hal_msp.c ****   *
  10:Core/Src/stm32l4xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/stm32l4xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:Core/Src/stm32l4xx_hal_msp.c ****   *
  13:Core/Src/stm32l4xx_hal_msp.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  14:Core/Src/stm32l4xx_hal_msp.c ****   * the "License"; You may not use this file except in compliance with the
  15:Core/Src/stm32l4xx_hal_msp.c ****   * License. You may obtain a copy of the License at:
  16:Core/Src/stm32l4xx_hal_msp.c ****   *                        opensource.org/licenses/BSD-3-Clause
  17:Core/Src/stm32l4xx_hal_msp.c ****   *
  18:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32l4xx_hal_msp.c ****   */
  20:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32l4xx_hal_msp.c **** 
  22:Core/Src/stm32l4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32l4xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32l4xx_hal_msp.c **** 
  26:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32l4xx_hal_msp.c **** 
  28:Core/Src/stm32l4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN TD */
ARM GAS  /tmp/cc2IbRrA.s 			page 2


  30:Core/Src/stm32l4xx_hal_msp.c **** 
  31:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32l4xx_hal_msp.c **** 
  33:Core/Src/stm32l4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32l4xx_hal_msp.c **** 
  36:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32l4xx_hal_msp.c **** 
  38:Core/Src/stm32l4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32l4xx_hal_msp.c **** 
  41:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32l4xx_hal_msp.c **** 
  43:Core/Src/stm32l4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32l4xx_hal_msp.c **** 
  46:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32l4xx_hal_msp.c **** 
  48:Core/Src/stm32l4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32l4xx_hal_msp.c **** 
  51:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32l4xx_hal_msp.c **** 
  53:Core/Src/stm32l4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32l4xx_hal_msp.c **** 
  56:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32l4xx_hal_msp.c **** 
  58:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32l4xx_hal_msp.c **** 
  60:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32l4xx_hal_msp.c **** /**
  62:Core/Src/stm32l4xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32l4xx_hal_msp.c ****   */
  64:Core/Src/stm32l4xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32l4xx_hal_msp.c **** {
  30              		.loc 1 65 0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 8
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  35 0000 82B0     		sub	sp, sp, #8
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 8
  38              	.LBB2:
  66:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32l4xx_hal_msp.c **** 
  68:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32l4xx_hal_msp.c **** 
  70:Core/Src/stm32l4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  39              		.loc 1 70 0
  40 0002 0A4B     		ldr	r3, .L3
  41 0004 1A6E     		ldr	r2, [r3, #96]
  42 0006 42F00102 		orr	r2, r2, #1
  43 000a 1A66     		str	r2, [r3, #96]
  44 000c 1A6E     		ldr	r2, [r3, #96]
  45 000e 02F00102 		and	r2, r2, #1
ARM GAS  /tmp/cc2IbRrA.s 			page 3


  46 0012 0092     		str	r2, [sp]
  47 0014 009A     		ldr	r2, [sp]
  48              	.LBE2:
  49              	.LBB3:
  71:Core/Src/stm32l4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  50              		.loc 1 71 0
  51 0016 9A6D     		ldr	r2, [r3, #88]
  52 0018 42F08052 		orr	r2, r2, #268435456
  53 001c 9A65     		str	r2, [r3, #88]
  54 001e 9B6D     		ldr	r3, [r3, #88]
  55 0020 03F08053 		and	r3, r3, #268435456
  56 0024 0193     		str	r3, [sp, #4]
  57 0026 019B     		ldr	r3, [sp, #4]
  58              	.LBE3:
  72:Core/Src/stm32l4xx_hal_msp.c **** 
  73:Core/Src/stm32l4xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32l4xx_hal_msp.c **** 
  75:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  76:Core/Src/stm32l4xx_hal_msp.c **** 
  77:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  78:Core/Src/stm32l4xx_hal_msp.c **** }
  59              		.loc 1 78 0
  60 0028 02B0     		add	sp, sp, #8
  61              	.LCFI1:
  62              		.cfi_def_cfa_offset 0
  63              		@ sp needed
  64 002a 7047     		bx	lr
  65              	.L4:
  66              		.align	2
  67              	.L3:
  68 002c 00100240 		.word	1073876992
  69              		.cfi_endproc
  70              	.LFE132:
  72              		.section	.text.HAL_CAN_MspInit,"ax",%progbits
  73              		.align	2
  74              		.global	HAL_CAN_MspInit
  75              		.thumb
  76              		.thumb_func
  78              	HAL_CAN_MspInit:
  79              	.LFB133:
  79:Core/Src/stm32l4xx_hal_msp.c **** 
  80:Core/Src/stm32l4xx_hal_msp.c **** /**
  81:Core/Src/stm32l4xx_hal_msp.c **** * @brief CAN MSP Initialization
  82:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  83:Core/Src/stm32l4xx_hal_msp.c **** * @param hcan: CAN handle pointer
  84:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
  85:Core/Src/stm32l4xx_hal_msp.c **** */
  86:Core/Src/stm32l4xx_hal_msp.c **** void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
  87:Core/Src/stm32l4xx_hal_msp.c **** {
  80              		.loc 1 87 0
  81              		.cfi_startproc
  82              		@ args = 0, pretend = 0, frame = 32
  83              		@ frame_needed = 0, uses_anonymous_args = 0
  84              	.LVL0:
  85 0000 00B5     		push	{lr}
  86              	.LCFI2:
  87              		.cfi_def_cfa_offset 4
ARM GAS  /tmp/cc2IbRrA.s 			page 4


  88              		.cfi_offset 14, -4
  89 0002 89B0     		sub	sp, sp, #36
  90              	.LCFI3:
  91              		.cfi_def_cfa_offset 40
  88:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  92              		.loc 1 88 0
  93 0004 0023     		movs	r3, #0
  94 0006 0393     		str	r3, [sp, #12]
  95 0008 0493     		str	r3, [sp, #16]
  96 000a 0593     		str	r3, [sp, #20]
  97 000c 0693     		str	r3, [sp, #24]
  98 000e 0793     		str	r3, [sp, #28]
  89:Core/Src/stm32l4xx_hal_msp.c ****   if(hcan->Instance==CAN1)
  99              		.loc 1 89 0
 100 0010 0268     		ldr	r2, [r0]
 101 0012 1F4B     		ldr	r3, .L8
 102 0014 9A42     		cmp	r2, r3
 103 0016 38D1     		bne	.L5
 104              	.LBB4:
  90:Core/Src/stm32l4xx_hal_msp.c ****   {
  91:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspInit 0 */
  92:Core/Src/stm32l4xx_hal_msp.c **** 
  93:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END CAN1_MspInit 0 */
  94:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
  95:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_CAN1_CLK_ENABLE();
 105              		.loc 1 95 0
 106 0018 03F5D633 		add	r3, r3, #109568
 107 001c 9A6D     		ldr	r2, [r3, #88]
 108 001e 42F00072 		orr	r2, r2, #33554432
 109 0022 9A65     		str	r2, [r3, #88]
 110 0024 9A6D     		ldr	r2, [r3, #88]
 111 0026 02F00072 		and	r2, r2, #33554432
 112 002a 0192     		str	r2, [sp, #4]
 113 002c 019A     		ldr	r2, [sp, #4]
 114              	.LBE4:
 115              	.LBB5:
  96:Core/Src/stm32l4xx_hal_msp.c **** 
  97:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 116              		.loc 1 97 0
 117 002e DA6C     		ldr	r2, [r3, #76]
 118 0030 42F00202 		orr	r2, r2, #2
 119 0034 DA64     		str	r2, [r3, #76]
 120 0036 DB6C     		ldr	r3, [r3, #76]
 121 0038 03F00203 		and	r3, r3, #2
 122 003c 0293     		str	r3, [sp, #8]
 123 003e 029B     		ldr	r3, [sp, #8]
 124              	.LBE5:
  98:Core/Src/stm32l4xx_hal_msp.c ****     /**CAN1 GPIO Configuration
  99:Core/Src/stm32l4xx_hal_msp.c ****     PB8     ------> CAN1_RX
 100:Core/Src/stm32l4xx_hal_msp.c ****     PB9     ------> CAN1_TX
 101:Core/Src/stm32l4xx_hal_msp.c ****     */
 102:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 125              		.loc 1 102 0
 126 0040 4FF44073 		mov	r3, #768
 127 0044 0393     		str	r3, [sp, #12]
 103:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 128              		.loc 1 103 0
ARM GAS  /tmp/cc2IbRrA.s 			page 5


 129 0046 0223     		movs	r3, #2
 130 0048 0493     		str	r3, [sp, #16]
 104:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 105:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 131              		.loc 1 105 0
 132 004a 0323     		movs	r3, #3
 133 004c 0693     		str	r3, [sp, #24]
 106:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 134              		.loc 1 106 0
 135 004e 0923     		movs	r3, #9
 136 0050 0793     		str	r3, [sp, #28]
 107:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 137              		.loc 1 107 0
 138 0052 03A9     		add	r1, sp, #12
 139 0054 0F48     		ldr	r0, .L8+4
 140              	.LVL1:
 141 0056 FFF7FEFF 		bl	HAL_GPIO_Init
 142              	.LVL2:
 108:Core/Src/stm32l4xx_hal_msp.c **** 
 109:Core/Src/stm32l4xx_hal_msp.c ****     /* CAN1 interrupt Init */
 110:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_SetPriority(CAN1_TX_IRQn, 5, 0);
 143              		.loc 1 110 0
 144 005a 0022     		movs	r2, #0
 145 005c 0521     		movs	r1, #5
 146 005e 1320     		movs	r0, #19
 147 0060 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 148              	.LVL3:
 111:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 149              		.loc 1 111 0
 150 0064 1320     		movs	r0, #19
 151 0066 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 152              	.LVL4:
 112:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 153              		.loc 1 112 0
 154 006a 0022     		movs	r2, #0
 155 006c 0521     		movs	r1, #5
 156 006e 1420     		movs	r0, #20
 157 0070 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 158              	.LVL5:
 113:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 159              		.loc 1 113 0
 160 0074 1420     		movs	r0, #20
 161 0076 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 162              	.LVL6:
 114:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 5, 0);
 163              		.loc 1 114 0
 164 007a 0022     		movs	r2, #0
 165 007c 0521     		movs	r1, #5
 166 007e 1520     		movs	r0, #21
 167 0080 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 168              	.LVL7:
 115:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 169              		.loc 1 115 0
 170 0084 1520     		movs	r0, #21
 171 0086 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 172              	.LVL8:
 173              	.L5:
ARM GAS  /tmp/cc2IbRrA.s 			page 6


 116:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspInit 1 */
 117:Core/Src/stm32l4xx_hal_msp.c **** 
 118:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END CAN1_MspInit 1 */
 119:Core/Src/stm32l4xx_hal_msp.c ****   }
 120:Core/Src/stm32l4xx_hal_msp.c **** 
 121:Core/Src/stm32l4xx_hal_msp.c **** }
 174              		.loc 1 121 0
 175 008a 09B0     		add	sp, sp, #36
 176              	.LCFI4:
 177              		.cfi_def_cfa_offset 4
 178              		@ sp needed
 179 008c 5DF804FB 		ldr	pc, [sp], #4
 180              	.L9:
 181              		.align	2
 182              	.L8:
 183 0090 00640040 		.word	1073767424
 184 0094 00040048 		.word	1207960576
 185              		.cfi_endproc
 186              	.LFE133:
 188              		.section	.text.HAL_CAN_MspDeInit,"ax",%progbits
 189              		.align	2
 190              		.global	HAL_CAN_MspDeInit
 191              		.thumb
 192              		.thumb_func
 194              	HAL_CAN_MspDeInit:
 195              	.LFB134:
 122:Core/Src/stm32l4xx_hal_msp.c **** 
 123:Core/Src/stm32l4xx_hal_msp.c **** /**
 124:Core/Src/stm32l4xx_hal_msp.c **** * @brief CAN MSP De-Initialization
 125:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 126:Core/Src/stm32l4xx_hal_msp.c **** * @param hcan: CAN handle pointer
 127:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 128:Core/Src/stm32l4xx_hal_msp.c **** */
 129:Core/Src/stm32l4xx_hal_msp.c **** void HAL_CAN_MspDeInit(CAN_HandleTypeDef* hcan)
 130:Core/Src/stm32l4xx_hal_msp.c **** {
 196              		.loc 1 130 0
 197              		.cfi_startproc
 198              		@ args = 0, pretend = 0, frame = 0
 199              		@ frame_needed = 0, uses_anonymous_args = 0
 200              	.LVL9:
 201 0000 08B5     		push	{r3, lr}
 202              	.LCFI5:
 203              		.cfi_def_cfa_offset 8
 204              		.cfi_offset 3, -8
 205              		.cfi_offset 14, -4
 131:Core/Src/stm32l4xx_hal_msp.c ****   if(hcan->Instance==CAN1)
 206              		.loc 1 131 0
 207 0002 0268     		ldr	r2, [r0]
 208 0004 0B4B     		ldr	r3, .L13
 209 0006 9A42     		cmp	r2, r3
 210 0008 12D1     		bne	.L10
 132:Core/Src/stm32l4xx_hal_msp.c ****   {
 133:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspDeInit 0 */
 134:Core/Src/stm32l4xx_hal_msp.c **** 
 135:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END CAN1_MspDeInit 0 */
 136:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 137:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_CAN1_CLK_DISABLE();
ARM GAS  /tmp/cc2IbRrA.s 			page 7


 211              		.loc 1 137 0
 212 000a 0B4A     		ldr	r2, .L13+4
 213 000c 936D     		ldr	r3, [r2, #88]
 214 000e 23F00073 		bic	r3, r3, #33554432
 215 0012 9365     		str	r3, [r2, #88]
 138:Core/Src/stm32l4xx_hal_msp.c **** 
 139:Core/Src/stm32l4xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 140:Core/Src/stm32l4xx_hal_msp.c ****     PB8     ------> CAN1_RX
 141:Core/Src/stm32l4xx_hal_msp.c ****     PB9     ------> CAN1_TX
 142:Core/Src/stm32l4xx_hal_msp.c ****     */
 143:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8|GPIO_PIN_9);
 216              		.loc 1 143 0
 217 0014 4FF44071 		mov	r1, #768
 218 0018 0848     		ldr	r0, .L13+8
 219              	.LVL10:
 220 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 221              	.LVL11:
 144:Core/Src/stm32l4xx_hal_msp.c **** 
 145:Core/Src/stm32l4xx_hal_msp.c ****     /* CAN1 interrupt DeInit */
 146:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(CAN1_TX_IRQn);
 222              		.loc 1 146 0
 223 001e 1320     		movs	r0, #19
 224 0020 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 225              	.LVL12:
 147:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(CAN1_RX0_IRQn);
 226              		.loc 1 147 0
 227 0024 1420     		movs	r0, #20
 228 0026 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 229              	.LVL13:
 148:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(CAN1_RX1_IRQn);
 230              		.loc 1 148 0
 231 002a 1520     		movs	r0, #21
 232 002c FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 233              	.LVL14:
 234              	.L10:
 235 0030 08BD     		pop	{r3, pc}
 236              	.L14:
 237 0032 00BF     		.align	2
 238              	.L13:
 239 0034 00640040 		.word	1073767424
 240 0038 00100240 		.word	1073876992
 241 003c 00040048 		.word	1207960576
 242              		.cfi_endproc
 243              	.LFE134:
 245              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 246              		.align	2
 247              		.global	HAL_TIM_Base_MspInit
 248              		.thumb
 249              		.thumb_func
 251              	HAL_TIM_Base_MspInit:
 252              	.LFB135:
 149:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspDeInit 1 */
 150:Core/Src/stm32l4xx_hal_msp.c **** 
 151:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END CAN1_MspDeInit 1 */
 152:Core/Src/stm32l4xx_hal_msp.c ****   }
 153:Core/Src/stm32l4xx_hal_msp.c **** 
 154:Core/Src/stm32l4xx_hal_msp.c **** }
ARM GAS  /tmp/cc2IbRrA.s 			page 8


 155:Core/Src/stm32l4xx_hal_msp.c **** 
 156:Core/Src/stm32l4xx_hal_msp.c **** /**
 157:Core/Src/stm32l4xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 158:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 159:Core/Src/stm32l4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 160:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 161:Core/Src/stm32l4xx_hal_msp.c **** */
 162:Core/Src/stm32l4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 163:Core/Src/stm32l4xx_hal_msp.c **** {
 253              		.loc 1 163 0
 254              		.cfi_startproc
 255              		@ args = 0, pretend = 0, frame = 8
 256              		@ frame_needed = 0, uses_anonymous_args = 0
 257              		@ link register save eliminated.
 258              	.LVL15:
 164:Core/Src/stm32l4xx_hal_msp.c ****   if(htim_base->Instance==TIM15)
 259              		.loc 1 164 0
 260 0000 0268     		ldr	r2, [r0]
 261 0002 084B     		ldr	r3, .L20
 262 0004 9A42     		cmp	r2, r3
 263 0006 0CD1     		bne	.L19
 163:Core/Src/stm32l4xx_hal_msp.c ****   if(htim_base->Instance==TIM15)
 264              		.loc 1 163 0
 265 0008 82B0     		sub	sp, sp, #8
 266              	.LCFI6:
 267              		.cfi_def_cfa_offset 8
 268              	.LBB6:
 165:Core/Src/stm32l4xx_hal_msp.c ****   {
 166:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM15_MspInit 0 */
 167:Core/Src/stm32l4xx_hal_msp.c **** 
 168:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM15_MspInit 0 */
 169:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 170:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM15_CLK_ENABLE();
 269              		.loc 1 170 0
 270 000a 03F55043 		add	r3, r3, #53248
 271 000e 1A6E     		ldr	r2, [r3, #96]
 272 0010 42F48032 		orr	r2, r2, #65536
 273 0014 1A66     		str	r2, [r3, #96]
 274 0016 1B6E     		ldr	r3, [r3, #96]
 275 0018 03F48033 		and	r3, r3, #65536
 276 001c 0193     		str	r3, [sp, #4]
 277 001e 019B     		ldr	r3, [sp, #4]
 278              	.LBE6:
 171:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM15_MspInit 1 */
 172:Core/Src/stm32l4xx_hal_msp.c **** 
 173:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM15_MspInit 1 */
 174:Core/Src/stm32l4xx_hal_msp.c ****   }
 175:Core/Src/stm32l4xx_hal_msp.c **** 
 176:Core/Src/stm32l4xx_hal_msp.c **** }
 279              		.loc 1 176 0
 280 0020 02B0     		add	sp, sp, #8
 281              	.LCFI7:
 282              		.cfi_def_cfa_offset 0
 283              		@ sp needed
 284              	.L19:
 285 0022 7047     		bx	lr
 286              	.L21:
ARM GAS  /tmp/cc2IbRrA.s 			page 9


 287              		.align	2
 288              	.L20:
 289 0024 00400140 		.word	1073823744
 290              		.cfi_endproc
 291              	.LFE135:
 293              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 294              		.align	2
 295              		.global	HAL_TIM_Base_MspDeInit
 296              		.thumb
 297              		.thumb_func
 299              	HAL_TIM_Base_MspDeInit:
 300              	.LFB136:
 177:Core/Src/stm32l4xx_hal_msp.c **** 
 178:Core/Src/stm32l4xx_hal_msp.c **** /**
 179:Core/Src/stm32l4xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 180:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 181:Core/Src/stm32l4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 182:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 183:Core/Src/stm32l4xx_hal_msp.c **** */
 184:Core/Src/stm32l4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 185:Core/Src/stm32l4xx_hal_msp.c **** {
 301              		.loc 1 185 0
 302              		.cfi_startproc
 303              		@ args = 0, pretend = 0, frame = 0
 304              		@ frame_needed = 0, uses_anonymous_args = 0
 305              		@ link register save eliminated.
 306              	.LVL16:
 186:Core/Src/stm32l4xx_hal_msp.c ****   if(htim_base->Instance==TIM15)
 307              		.loc 1 186 0
 308 0000 0268     		ldr	r2, [r0]
 309 0002 044B     		ldr	r3, .L24
 310 0004 9A42     		cmp	r2, r3
 311 0006 04D1     		bne	.L22
 187:Core/Src/stm32l4xx_hal_msp.c ****   {
 188:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM15_MspDeInit 0 */
 189:Core/Src/stm32l4xx_hal_msp.c **** 
 190:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM15_MspDeInit 0 */
 191:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 192:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM15_CLK_DISABLE();
 312              		.loc 1 192 0
 313 0008 034A     		ldr	r2, .L24+4
 314 000a 136E     		ldr	r3, [r2, #96]
 315 000c 23F48033 		bic	r3, r3, #65536
 316 0010 1366     		str	r3, [r2, #96]
 317              	.L22:
 318 0012 7047     		bx	lr
 319              	.L25:
 320              		.align	2
 321              	.L24:
 322 0014 00400140 		.word	1073823744
 323 0018 00100240 		.word	1073876992
 324              		.cfi_endproc
 325              	.LFE136:
 327              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 328              		.align	2
 329              		.global	HAL_UART_MspInit
 330              		.thumb
ARM GAS  /tmp/cc2IbRrA.s 			page 10


 331              		.thumb_func
 333              	HAL_UART_MspInit:
 334              	.LFB137:
 193:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM15_MspDeInit 1 */
 194:Core/Src/stm32l4xx_hal_msp.c **** 
 195:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM15_MspDeInit 1 */
 196:Core/Src/stm32l4xx_hal_msp.c ****   }
 197:Core/Src/stm32l4xx_hal_msp.c **** 
 198:Core/Src/stm32l4xx_hal_msp.c **** }
 199:Core/Src/stm32l4xx_hal_msp.c **** 
 200:Core/Src/stm32l4xx_hal_msp.c **** /**
 201:Core/Src/stm32l4xx_hal_msp.c **** * @brief UART MSP Initialization
 202:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 203:Core/Src/stm32l4xx_hal_msp.c **** * @param huart: UART handle pointer
 204:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 205:Core/Src/stm32l4xx_hal_msp.c **** */
 206:Core/Src/stm32l4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 207:Core/Src/stm32l4xx_hal_msp.c **** {
 335              		.loc 1 207 0
 336              		.cfi_startproc
 337              		@ args = 0, pretend = 0, frame = 120
 338              		@ frame_needed = 0, uses_anonymous_args = 0
 339              	.LVL17:
 340 0000 10B5     		push	{r4, lr}
 341              	.LCFI8:
 342              		.cfi_def_cfa_offset 8
 343              		.cfi_offset 4, -8
 344              		.cfi_offset 14, -4
 345 0002 9EB0     		sub	sp, sp, #120
 346              	.LCFI9:
 347              		.cfi_def_cfa_offset 128
 348 0004 0446     		mov	r4, r0
 208:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 349              		.loc 1 208 0
 350 0006 0021     		movs	r1, #0
 351 0008 1991     		str	r1, [sp, #100]
 352 000a 1A91     		str	r1, [sp, #104]
 353 000c 1B91     		str	r1, [sp, #108]
 354 000e 1C91     		str	r1, [sp, #112]
 355 0010 1D91     		str	r1, [sp, #116]
 209:Core/Src/stm32l4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 356              		.loc 1 209 0
 357 0012 5C22     		movs	r2, #92
 358 0014 02A8     		add	r0, sp, #8
 359              	.LVL18:
 360 0016 FFF7FEFF 		bl	memset
 361              	.LVL19:
 210:Core/Src/stm32l4xx_hal_msp.c ****   if(huart->Instance==USART1)
 362              		.loc 1 210 0
 363 001a 2268     		ldr	r2, [r4]
 364 001c 1C4B     		ldr	r3, .L30
 365 001e 9A42     		cmp	r2, r3
 366 0020 34D1     		bne	.L26
 211:Core/Src/stm32l4xx_hal_msp.c ****   {
 212:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 213:Core/Src/stm32l4xx_hal_msp.c **** 
 214:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
ARM GAS  /tmp/cc2IbRrA.s 			page 11


 215:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
 216:Core/Src/stm32l4xx_hal_msp.c ****   */
 217:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 367              		.loc 1 217 0
 368 0022 0123     		movs	r3, #1
 369 0024 0293     		str	r3, [sp, #8]
 218:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_HSI;
 370              		.loc 1 218 0
 371 0026 0223     		movs	r3, #2
 372 0028 0A93     		str	r3, [sp, #40]
 219:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 373              		.loc 1 219 0
 374 002a 02A8     		add	r0, sp, #8
 375 002c FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 376              	.LVL20:
 377 0030 08B1     		cbz	r0, .L28
 220:Core/Src/stm32l4xx_hal_msp.c ****     {
 221:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 378              		.loc 1 221 0
 379 0032 FFF7FEFF 		bl	Error_Handler
 380              	.LVL21:
 381              	.L28:
 382              	.LBB7:
 222:Core/Src/stm32l4xx_hal_msp.c ****     }
 223:Core/Src/stm32l4xx_hal_msp.c **** 
 224:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 225:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 383              		.loc 1 225 0
 384 0036 174B     		ldr	r3, .L30+4
 385 0038 1A6E     		ldr	r2, [r3, #96]
 386 003a 42F48042 		orr	r2, r2, #16384
 387 003e 1A66     		str	r2, [r3, #96]
 388 0040 1A6E     		ldr	r2, [r3, #96]
 389 0042 02F48042 		and	r2, r2, #16384
 390 0046 0092     		str	r2, [sp]
 391 0048 009A     		ldr	r2, [sp]
 392              	.LBE7:
 393              	.LBB8:
 226:Core/Src/stm32l4xx_hal_msp.c **** 
 227:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 394              		.loc 1 227 0
 395 004a DA6C     		ldr	r2, [r3, #76]
 396 004c 42F00102 		orr	r2, r2, #1
 397 0050 DA64     		str	r2, [r3, #76]
 398 0052 DB6C     		ldr	r3, [r3, #76]
 399 0054 03F00103 		and	r3, r3, #1
 400 0058 0193     		str	r3, [sp, #4]
 401 005a 019B     		ldr	r3, [sp, #4]
 402              	.LBE8:
 228:Core/Src/stm32l4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 229:Core/Src/stm32l4xx_hal_msp.c ****     PA9     ------> USART1_TX
 230:Core/Src/stm32l4xx_hal_msp.c ****     PA10     ------> USART1_RX
 231:Core/Src/stm32l4xx_hal_msp.c ****     */
 232:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 403              		.loc 1 232 0
 404 005c 4FF4C063 		mov	r3, #1536
 405 0060 1993     		str	r3, [sp, #100]
ARM GAS  /tmp/cc2IbRrA.s 			page 12


 233:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 406              		.loc 1 233 0
 407 0062 0223     		movs	r3, #2
 408 0064 1A93     		str	r3, [sp, #104]
 234:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 409              		.loc 1 234 0
 410 0066 0024     		movs	r4, #0
 411              	.LVL22:
 412 0068 1B94     		str	r4, [sp, #108]
 235:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 413              		.loc 1 235 0
 414 006a 0323     		movs	r3, #3
 415 006c 1C93     		str	r3, [sp, #112]
 236:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 416              		.loc 1 236 0
 417 006e 0723     		movs	r3, #7
 418 0070 1D93     		str	r3, [sp, #116]
 237:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 419              		.loc 1 237 0
 420 0072 19A9     		add	r1, sp, #100
 421 0074 4FF09040 		mov	r0, #1207959552
 422 0078 FFF7FEFF 		bl	HAL_GPIO_Init
 423              	.LVL23:
 238:Core/Src/stm32l4xx_hal_msp.c **** 
 239:Core/Src/stm32l4xx_hal_msp.c ****     /* USART1 interrupt Init */
 240:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 424              		.loc 1 240 0
 425 007c 2246     		mov	r2, r4
 426 007e 2146     		mov	r1, r4
 427 0080 2520     		movs	r0, #37
 428 0082 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 429              	.LVL24:
 241:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART1_IRQn);
 430              		.loc 1 241 0
 431 0086 2520     		movs	r0, #37
 432 0088 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 433              	.LVL25:
 434              	.L26:
 242:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 243:Core/Src/stm32l4xx_hal_msp.c **** 
 244:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 245:Core/Src/stm32l4xx_hal_msp.c ****   }
 246:Core/Src/stm32l4xx_hal_msp.c **** 
 247:Core/Src/stm32l4xx_hal_msp.c **** }
 435              		.loc 1 247 0
 436 008c 1EB0     		add	sp, sp, #120
 437              	.LCFI10:
 438              		.cfi_def_cfa_offset 8
 439              		@ sp needed
 440 008e 10BD     		pop	{r4, pc}
 441              	.L31:
 442              		.align	2
 443              	.L30:
 444 0090 00380140 		.word	1073821696
 445 0094 00100240 		.word	1073876992
 446              		.cfi_endproc
 447              	.LFE137:
ARM GAS  /tmp/cc2IbRrA.s 			page 13


 449              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 450              		.align	2
 451              		.global	HAL_UART_MspDeInit
 452              		.thumb
 453              		.thumb_func
 455              	HAL_UART_MspDeInit:
 456              	.LFB138:
 248:Core/Src/stm32l4xx_hal_msp.c **** 
 249:Core/Src/stm32l4xx_hal_msp.c **** /**
 250:Core/Src/stm32l4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 251:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 252:Core/Src/stm32l4xx_hal_msp.c **** * @param huart: UART handle pointer
 253:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 254:Core/Src/stm32l4xx_hal_msp.c **** */
 255:Core/Src/stm32l4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 256:Core/Src/stm32l4xx_hal_msp.c **** {
 457              		.loc 1 256 0
 458              		.cfi_startproc
 459              		@ args = 0, pretend = 0, frame = 0
 460              		@ frame_needed = 0, uses_anonymous_args = 0
 461              	.LVL26:
 462 0000 08B5     		push	{r3, lr}
 463              	.LCFI11:
 464              		.cfi_def_cfa_offset 8
 465              		.cfi_offset 3, -8
 466              		.cfi_offset 14, -4
 257:Core/Src/stm32l4xx_hal_msp.c ****   if(huart->Instance==USART1)
 467              		.loc 1 257 0
 468 0002 0268     		ldr	r2, [r0]
 469 0004 084B     		ldr	r3, .L35
 470 0006 9A42     		cmp	r2, r3
 471 0008 0DD1     		bne	.L32
 258:Core/Src/stm32l4xx_hal_msp.c ****   {
 259:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 260:Core/Src/stm32l4xx_hal_msp.c **** 
 261:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 262:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 263:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 472              		.loc 1 263 0
 473 000a 084A     		ldr	r2, .L35+4
 474 000c 136E     		ldr	r3, [r2, #96]
 475 000e 23F48043 		bic	r3, r3, #16384
 476 0012 1366     		str	r3, [r2, #96]
 264:Core/Src/stm32l4xx_hal_msp.c **** 
 265:Core/Src/stm32l4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 266:Core/Src/stm32l4xx_hal_msp.c ****     PA9     ------> USART1_TX
 267:Core/Src/stm32l4xx_hal_msp.c ****     PA10     ------> USART1_RX
 268:Core/Src/stm32l4xx_hal_msp.c ****     */
 269:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 477              		.loc 1 269 0
 478 0014 4FF4C061 		mov	r1, #1536
 479 0018 4FF09040 		mov	r0, #1207959552
 480              	.LVL27:
 481 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 482              	.LVL28:
 270:Core/Src/stm32l4xx_hal_msp.c **** 
 271:Core/Src/stm32l4xx_hal_msp.c ****     /* USART1 interrupt DeInit */
ARM GAS  /tmp/cc2IbRrA.s 			page 14


 272:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART1_IRQn);
 483              		.loc 1 272 0
 484 0020 2520     		movs	r0, #37
 485 0022 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 486              	.LVL29:
 487              	.L32:
 488 0026 08BD     		pop	{r3, pc}
 489              	.L36:
 490              		.align	2
 491              	.L35:
 492 0028 00380140 		.word	1073821696
 493 002c 00100240 		.word	1073876992
 494              		.cfi_endproc
 495              	.LFE138:
 497              		.text
 498              	.Letext0:
 499              		.file 2 "/home/deh/launchpad/gcc-arm-none-eabi-5_4-2016q3/arm-none-eabi/include/machine/_default_t
 500              		.file 3 "/home/deh/launchpad/gcc-arm-none-eabi-5_4-2016q3/arm-none-eabi/include/sys/_stdint.h"
 501              		.file 4 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l431xx.h"
 502              		.file 5 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"
 503              		.file 6 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 504              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h"
 505              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 506              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 507              		.file 10 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_can.h"
 508              		.file 11 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim.h"
 509              		.file 12 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart.h"
 510              		.file 13 "Drivers/CMSIS/Include/cmsis_gcc.h"
 511              		.file 14 "Drivers/CMSIS/Include/core_cm4.h"
 512              		.file 15 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h"
 513              		.file 16 "Core/Inc/main.h"
ARM GAS  /tmp/cc2IbRrA.s 			page 15


DEFINED SYMBOLS
                            *ABS*:00000000 stm32l4xx_hal_msp.c
     /tmp/cc2IbRrA.s:22     .text.HAL_MspInit:00000000 $t
     /tmp/cc2IbRrA.s:27     .text.HAL_MspInit:00000000 HAL_MspInit
     /tmp/cc2IbRrA.s:68     .text.HAL_MspInit:0000002c $d
     /tmp/cc2IbRrA.s:73     .text.HAL_CAN_MspInit:00000000 $t
     /tmp/cc2IbRrA.s:78     .text.HAL_CAN_MspInit:00000000 HAL_CAN_MspInit
     /tmp/cc2IbRrA.s:183    .text.HAL_CAN_MspInit:00000090 $d
     /tmp/cc2IbRrA.s:189    .text.HAL_CAN_MspDeInit:00000000 $t
     /tmp/cc2IbRrA.s:194    .text.HAL_CAN_MspDeInit:00000000 HAL_CAN_MspDeInit
     /tmp/cc2IbRrA.s:239    .text.HAL_CAN_MspDeInit:00000034 $d
     /tmp/cc2IbRrA.s:246    .text.HAL_TIM_Base_MspInit:00000000 $t
     /tmp/cc2IbRrA.s:251    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
     /tmp/cc2IbRrA.s:289    .text.HAL_TIM_Base_MspInit:00000024 $d
     /tmp/cc2IbRrA.s:294    .text.HAL_TIM_Base_MspDeInit:00000000 $t
     /tmp/cc2IbRrA.s:299    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
     /tmp/cc2IbRrA.s:322    .text.HAL_TIM_Base_MspDeInit:00000014 $d
     /tmp/cc2IbRrA.s:328    .text.HAL_UART_MspInit:00000000 $t
     /tmp/cc2IbRrA.s:333    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
     /tmp/cc2IbRrA.s:444    .text.HAL_UART_MspInit:00000090 $d
     /tmp/cc2IbRrA.s:450    .text.HAL_UART_MspDeInit:00000000 $t
     /tmp/cc2IbRrA.s:455    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
     /tmp/cc2IbRrA.s:492    .text.HAL_UART_MspDeInit:00000028 $d
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_DeInit
HAL_NVIC_DisableIRQ
memset
HAL_RCCEx_PeriphCLKConfig
Error_Handler
