INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/soganli/git_workspace/SDR/dataProcessor/dataProcessor.srcs/sources_1/new/digitalDownConverter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module digitalDownConverter
WARNING: [VRFC 10-8426] non-net output port 'm_axis_data_tdata_r' cannot be initialized at declaration in SystemVerilog mode [/home/soganli/git_workspace/SDR/dataProcessor/dataProcessor.srcs/sources_1/new/digitalDownConverter.sv:39]
WARNING: [VRFC 10-8426] non-net output port 'm_axis_data_tdata_i' cannot be initialized at declaration in SystemVerilog mode [/home/soganli/git_workspace/SDR/dataProcessor/dataProcessor.srcs/sources_1/new/digitalDownConverter.sv:40]
WARNING: [VRFC 10-8426] non-net output port 'm_axis_data_tvalid' cannot be initialized at declaration in SystemVerilog mode [/home/soganli/git_workspace/SDR/dataProcessor/dataProcessor.srcs/sources_1/new/digitalDownConverter.sv:41]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/soganli/git_workspace/SDR/dataProcessor/dataProcessor.srcs/sources_1/new/dataProcessor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataProcessor
WARNING: [VRFC 10-2581] 3518437209 as 32-bit signed integer overflows, using -776530087 instead [/home/soganli/git_workspace/SDR/dataProcessor/dataProcessor.srcs/sources_1/new/dataProcessor.sv:44]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/soganli/git_workspace/SDR/dataProcessor/dataProcessor.srcs/sim_1/new/dataProcessor_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataProcessor_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/soganli/git_workspace/SDR/dataProcessor/dataProcessor.srcs/sim_1/new/digitalDownConverter_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module digitalDownConverter_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/soganli/git_workspace/SDR/dataProcessor/dataProcessor.ip_user_files/ip/lowPassStage2/demo_tb/tb_lowPassStage2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_lowPassStage2'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/soganli/git_workspace/SDR/dataProcessor/dataProcessor.ip_user_files/ip/lowPassStage2/sim/lowPassStage2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'lowPassStage2'
