// Seed: 3391737322
module module_0 (
    input tri1 id_0,
    output wor id_1,
    input wor id_2,
    output tri1 id_3,
    output supply1 id_4
);
endmodule
module module_1 (
    input tri0 id_0,
    output supply1 id_1,
    output wor id_2,
    output uwire id_3,
    input wire id_4,
    input tri1 id_5,
    input wire id_6,
    output wire id_7,
    input wor id_8,
    output tri0 id_9,
    output tri1 id_10,
    output tri id_11,
    input wor id_12,
    output tri1 id_13,
    output tri0 id_14,
    input uwire id_15
);
  wire id_17;
  assign id_10 = 1;
  module_0(
      id_6, id_11, id_6, id_1, id_1
  );
endmodule
