{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "https://github.com/tomverbeure/math spinalhdl math elements. Paper list\n",
    "\n",
    "\n",
    "https://archfx.github.io/posts/2023/04/racketutes4/\n",
    "https://people.csail.mit.edu/nickolai/papers/moroze-rtlv.pdf was this the paper I saw in pldi 2022?\n",
    "\n",
    "https://github.com/anishathalye/knox\n",
    "https://github.com/anishathalye/rtlv?tab=readme-ov-file\n",
    "https://github.com/anishathalye/chroniton\n",
    "\n",
    "https://github.com/lip6/coriolis  Coriolis VLSI EDA Tool (LIP6)\n",
    "ghdl - VHDL simulator\n",
    "vhdl\n",
    "system verilog\n",
    "\n",
    "https://github.com/lip6/libDDD data decisionb diagrams and set decision diagrams"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# sel4\n",
    "https://hol-theorem-prover.org/#get\n",
    "`sudo apt install polyml`\n",
    "git clone https://github.com/HOL-Theorem-Prover/HOL.git\n",
    "\n",
    "https://github.com/seL4/graph-refine\n",
    "\n",
    "seL4 WCET papers mentioned in the seL4 whitepaper:\n",
    "https://trustworthy.systems/publications/full_text/Sewell_KH_17.pdf\n",
    "https://trustworthy.systems/publications/nicta_full_text/4863.pdf\n",
    "https://trustworthy.systems/publications/nicta_full_text/9118.pdf\n",
    "Also, bibliography here: https://trustworthy.systems/projects/OLD/wcet\n",
    "\n",
    "https://github.com/HOL-Theorem-Prover/HOL/tree/develop/examples/l3-machine-code/riscv\n",
    "\n",
    "leino unstructured code 2005 wp\n",
    "https://dl.acm.org/doi/10.1145/1108768.1108813\n",
    "\n",
    "use nix?"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## real time os\n",
    "https://en.wikipedia.org/wiki/Real-time_operating_system \n",
    "https://en.wikipedia.org/wiki/Comparison_of_real-time_operating_systems\n",
    "Freertos\n",
    "RTEMS https://www.rtems.org/\n",
    "Zehpyr https://en.wikipedia.org/wiki/Zephyr_(operating_system)\n",
    "vxworks\n",
    "nuttx\n",
    "threadx"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## FreeRTOS\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# CPUs\n",
    "TD4 verilog\n",
    "nand2tetris https://github.com/philzook58/nand2coq/tree/master/verilog\n",
    "take simple riscv cpu\n",
    "\n",
    "Can I validate a C / Rust model with respect to these?\n",
    "https://github.com/lowRISC/ibex\n",
    "https://github.com/YosysHQ/picorv32\n",
    "https://github.com/YosysHQ/nerv\n",
    "https://github.com/YosysHQ/riscv-formal/tree/main"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## TD4\n",
    "https://chatgpt.com/c/6720d909-2f44-8008-9ded-17ed900d6719\n",
    "https://www.philipzucker.com/td4-4bit-cpu/\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 73,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Overwriting /tmp/td4.v\n"
     ]
    }
   ],
   "source": [
    "%%file /tmp/td4.v\n",
    "module TD4 (\n",
    "    input clk,\n",
    "    input rst,\n",
    "    input [7:0] dip_switch [16],\n",
    "    input [3:0] in_dip_switch,\n",
    "    output reg [3:0] out_led,\n",
    "    output reg [3:0] A,       // Added output for register A\n",
    "    output reg [3:0] B,       // Added output for register B\n",
    "    output reg [3:0] PC,      // Added output for program counter\n",
    "    output reg carry          // Added output for carry flag\n",
    ");\n",
    "\n",
    "    // Instruction opcodes\n",
    "    parameter ADD_A_IM = 4'b0000,  MOV_A_B = 4'b0001,   IN_A = 4'b0010, MOV_A_IM = 4'b0011;\n",
    "    parameter MOV_B_A =  4'b0100, ADD_B_IM = 4'b0101,   IN_B = 4'b0110, MOV_B_IM = 4'b0111;\n",
    "    parameter OUT_B =    4'b1001,   OUT_IM = 4'b1011, JNC_IM = 4'b1110,   JMP_IM = 4'b1111;\n",
    "\n",
    "    // Main CPU cycle\n",
    "    always @(posedge clk or posedge rst) begin\n",
    "        if (rst) {A, B, PC, carry, out_led} <= 0;\n",
    "        else begin\n",
    "            // Data\n",
    "            case (dip_switch[PC][7:4])\n",
    "                ADD_A_IM:  {carry, A} <= A + dip_switch[PC][3:0];\n",
    "                MOV_A_B:   A <= B;\n",
    "                IN_A, MOV_A_IM:  A <= dip_switch;\n",
    "                MOV_B_A:   B <= A;\n",
    "                ADD_B_IM:  {carry, B} <= B + dip_switch[PC][3:0];\n",
    "                IN_B, MOV_B_IM:  B <= dip_switch[PC][3:0];\n",
    "                OUT_B:     out_led <= B;\n",
    "                OUT_IM:    out_led <= dip_switch;\n",
    "            endcase\n",
    "            // Control\n",
    "            case (dip_switch[PC][7:4])\n",
    "                JNC_IM:    PC <= !carry ? dip_switch : PC + 1;\n",
    "                JMP_IM:    PC <= dip_switch;\n",
    "                default:   PC <= PC + 1;\n",
    "            endcase\n",
    "        end\n",
    "    end\n",
    "endmodule\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 74,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Overwriting /tmp/tb.v\n"
     ]
    }
   ],
   "source": [
    "%%file /tmp/tb.v\n",
    "module td4_tb;\n",
    "    reg clk, rst;\n",
    "    reg [3:0] dip_switch;\n",
    "    wire [3:0] out_led;\n",
    "    wire [3:0] A, B, PC;\n",
    "    wire carry;\n",
    "\n",
    "    // Instantiate the TD4 CPU with new outputs for A, B, PC, and carry\n",
    "    TD4 td4 (\n",
    "        .clk(clk), .rst(rst), .dip_switch(dip_switch),\n",
    "        .out_led(out_led), .A(A), .B(B), .PC(PC), .carry(carry)\n",
    "    );\n",
    "\n",
    "    // Clock generation\n",
    "    always #5 clk = ~clk;  // 10ns period (100MHz)\n",
    "\n",
    "    initial begin\n",
    "        // Initialize signals\n",
    "        clk = 0;\n",
    "        rst = 1;\n",
    "        dip_switch = 4'b0000;\n",
    "\n",
    "        // Release reset after some delay\n",
    "        #20 rst = 0;\n",
    "\n",
    "        // Test a simple sequence of instructions\n",
    "        #10 dip_switch = 4'b0000;  // ADD A, Im\n",
    "        #10 dip_switch = 4'b0001;  // MOV A, B\n",
    "        #10 dip_switch = 4'b1001;  // OUT B\n",
    "        #10 dip_switch = 4'b1111;  // JMP 0\n",
    "        #10 dip_switch = 4'b0000;  // Set dip_switch to zero for testing\n",
    "\n",
    "        // Run simulation for some cycles\n",
    "        #1000 $finish;\n",
    "    end\n",
    "\n",
    "    // Monitor outputs\n",
    "    initial begin\n",
    "        $monitor(\"Time=%0t | clk=%b | rst=%b | dip_switch=%b | out_led=%b | A=%b | B=%b | PC=%b | carry=%b\", \n",
    "                 $time, clk, rst, dip_switch, out_led, A, B, PC, carry);\n",
    "    end\n",
    "endmodule\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 75,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Time=0 | clk=0 | rst=1 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0000 | carry=0\n",
      "Time=5 | clk=1 | rst=1 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0000 | carry=0\n",
      "Time=10 | clk=0 | rst=1 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0000 | carry=0\n",
      "Time=15 | clk=1 | rst=1 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0000 | carry=0\n",
      "Time=20 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0000 | carry=0\n",
      "Time=25 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0001 | carry=0\n",
      "Time=30 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0001 | carry=0\n",
      "Time=35 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0010 | carry=0\n",
      "Time=40 | clk=0 | rst=0 | dip_switch=0001 | out_led=0000 | A=0000 | B=0000 | PC=0010 | carry=0\n",
      "Time=45 | clk=1 | rst=0 | dip_switch=0001 | out_led=0000 | A=0000 | B=0000 | PC=0011 | carry=0\n",
      "Time=50 | clk=0 | rst=0 | dip_switch=1001 | out_led=0000 | A=0000 | B=0000 | PC=0011 | carry=0\n",
      "Time=55 | clk=1 | rst=0 | dip_switch=1001 | out_led=0000 | A=0000 | B=0000 | PC=0100 | carry=0\n",
      "Time=60 | clk=0 | rst=0 | dip_switch=1111 | out_led=0000 | A=0000 | B=0000 | PC=0100 | carry=0\n",
      "Time=65 | clk=1 | rst=0 | dip_switch=1111 | out_led=0000 | A=0000 | B=0000 | PC=1111 | carry=0\n",
      "Time=70 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1111 | carry=0\n",
      "Time=75 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0000 | carry=0\n",
      "Time=80 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0000 | carry=0\n",
      "Time=85 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0001 | carry=0\n",
      "Time=90 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0001 | carry=0\n",
      "Time=95 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0010 | carry=0\n",
      "Time=100 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0010 | carry=0\n",
      "Time=105 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0011 | carry=0\n",
      "Time=110 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0011 | carry=0\n",
      "Time=115 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0100 | carry=0\n",
      "Time=120 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0100 | carry=0\n",
      "Time=125 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0101 | carry=0\n",
      "Time=130 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0101 | carry=0\n",
      "Time=135 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0110 | carry=0\n",
      "Time=140 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0110 | carry=0\n",
      "Time=145 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0111 | carry=0\n",
      "Time=150 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0111 | carry=0\n",
      "Time=155 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1000 | carry=0\n",
      "Time=160 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1000 | carry=0\n",
      "Time=165 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1001 | carry=0\n",
      "Time=170 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1001 | carry=0\n",
      "Time=175 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1010 | carry=0\n",
      "Time=180 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1010 | carry=0\n",
      "Time=185 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1011 | carry=0\n",
      "Time=190 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1011 | carry=0\n",
      "Time=195 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1100 | carry=0\n",
      "Time=200 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1100 | carry=0\n",
      "Time=205 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1101 | carry=0\n",
      "Time=210 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1101 | carry=0\n",
      "Time=215 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1110 | carry=0\n",
      "Time=220 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1110 | carry=0\n",
      "Time=225 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1111 | carry=0\n",
      "Time=230 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1111 | carry=0\n",
      "Time=235 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0000 | carry=0\n",
      "Time=240 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0000 | carry=0\n",
      "Time=245 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0001 | carry=0\n",
      "Time=250 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0001 | carry=0\n",
      "Time=255 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0010 | carry=0\n",
      "Time=260 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0010 | carry=0\n",
      "Time=265 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0011 | carry=0\n",
      "Time=270 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0011 | carry=0\n",
      "Time=275 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0100 | carry=0\n",
      "Time=280 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0100 | carry=0\n",
      "Time=285 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0101 | carry=0\n",
      "Time=290 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0101 | carry=0\n",
      "Time=295 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0110 | carry=0\n",
      "Time=300 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0110 | carry=0\n",
      "Time=305 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0111 | carry=0\n",
      "Time=310 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0111 | carry=0\n",
      "Time=315 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1000 | carry=0\n",
      "Time=320 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1000 | carry=0\n",
      "Time=325 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1001 | carry=0\n",
      "Time=330 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1001 | carry=0\n",
      "Time=335 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1010 | carry=0\n",
      "Time=340 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1010 | carry=0\n",
      "Time=345 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1011 | carry=0\n",
      "Time=350 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1011 | carry=0\n",
      "Time=355 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1100 | carry=0\n",
      "Time=360 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1100 | carry=0\n",
      "Time=365 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1101 | carry=0\n",
      "Time=370 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1101 | carry=0\n",
      "Time=375 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1110 | carry=0\n",
      "Time=380 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1110 | carry=0\n",
      "Time=385 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1111 | carry=0\n",
      "Time=390 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1111 | carry=0\n",
      "Time=395 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0000 | carry=0\n",
      "Time=400 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0000 | carry=0\n",
      "Time=405 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0001 | carry=0\n",
      "Time=410 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0001 | carry=0\n",
      "Time=415 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0010 | carry=0\n",
      "Time=420 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0010 | carry=0\n",
      "Time=425 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0011 | carry=0\n",
      "Time=430 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0011 | carry=0\n",
      "Time=435 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0100 | carry=0\n",
      "Time=440 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0100 | carry=0\n",
      "Time=445 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0101 | carry=0\n",
      "Time=450 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0101 | carry=0\n",
      "Time=455 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0110 | carry=0\n",
      "Time=460 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0110 | carry=0\n",
      "Time=465 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0111 | carry=0\n",
      "Time=470 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0111 | carry=0\n",
      "Time=475 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1000 | carry=0\n",
      "Time=480 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1000 | carry=0\n",
      "Time=485 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1001 | carry=0\n",
      "Time=490 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1001 | carry=0\n",
      "Time=495 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1010 | carry=0\n",
      "Time=500 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1010 | carry=0\n",
      "Time=505 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1011 | carry=0\n",
      "Time=510 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1011 | carry=0\n",
      "Time=515 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1100 | carry=0\n",
      "Time=520 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1100 | carry=0\n",
      "Time=525 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1101 | carry=0\n",
      "Time=530 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1101 | carry=0\n",
      "Time=535 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1110 | carry=0\n",
      "Time=540 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1110 | carry=0\n",
      "Time=545 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1111 | carry=0\n",
      "Time=550 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1111 | carry=0\n",
      "Time=555 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0000 | carry=0\n",
      "Time=560 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0000 | carry=0\n",
      "Time=565 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0001 | carry=0\n",
      "Time=570 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0001 | carry=0\n",
      "Time=575 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0010 | carry=0\n",
      "Time=580 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0010 | carry=0\n",
      "Time=585 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0011 | carry=0\n",
      "Time=590 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0011 | carry=0\n",
      "Time=595 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0100 | carry=0\n",
      "Time=600 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0100 | carry=0\n",
      "Time=605 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0101 | carry=0\n",
      "Time=610 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0101 | carry=0\n",
      "Time=615 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0110 | carry=0\n",
      "Time=620 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0110 | carry=0\n",
      "Time=625 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0111 | carry=0\n",
      "Time=630 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0111 | carry=0\n",
      "Time=635 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1000 | carry=0\n",
      "Time=640 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1000 | carry=0\n",
      "Time=645 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1001 | carry=0\n",
      "Time=650 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1001 | carry=0\n",
      "Time=655 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1010 | carry=0\n",
      "Time=660 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1010 | carry=0\n",
      "Time=665 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1011 | carry=0\n",
      "Time=670 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1011 | carry=0\n",
      "Time=675 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1100 | carry=0\n",
      "Time=680 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1100 | carry=0\n",
      "Time=685 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1101 | carry=0\n",
      "Time=690 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1101 | carry=0\n",
      "Time=695 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1110 | carry=0\n",
      "Time=700 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1110 | carry=0\n",
      "Time=705 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1111 | carry=0\n",
      "Time=710 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1111 | carry=0\n",
      "Time=715 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0000 | carry=0\n",
      "Time=720 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0000 | carry=0\n",
      "Time=725 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0001 | carry=0\n",
      "Time=730 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0001 | carry=0\n",
      "Time=735 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0010 | carry=0\n",
      "Time=740 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0010 | carry=0\n",
      "Time=745 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0011 | carry=0\n",
      "Time=750 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0011 | carry=0\n",
      "Time=755 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0100 | carry=0\n",
      "Time=760 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0100 | carry=0\n",
      "Time=765 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0101 | carry=0\n",
      "Time=770 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0101 | carry=0\n",
      "Time=775 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0110 | carry=0\n",
      "Time=780 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0110 | carry=0\n",
      "Time=785 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0111 | carry=0\n",
      "Time=790 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0111 | carry=0\n",
      "Time=795 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1000 | carry=0\n",
      "Time=800 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1000 | carry=0\n",
      "Time=805 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1001 | carry=0\n",
      "Time=810 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1001 | carry=0\n",
      "Time=815 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1010 | carry=0\n",
      "Time=820 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1010 | carry=0\n",
      "Time=825 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1011 | carry=0\n",
      "Time=830 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1011 | carry=0\n",
      "Time=835 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1100 | carry=0\n",
      "Time=840 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1100 | carry=0\n",
      "Time=845 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1101 | carry=0\n",
      "Time=850 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1101 | carry=0\n",
      "Time=855 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1110 | carry=0\n",
      "Time=860 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1110 | carry=0\n",
      "Time=865 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1111 | carry=0\n",
      "Time=870 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1111 | carry=0\n",
      "Time=875 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0000 | carry=0\n",
      "Time=880 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0000 | carry=0\n",
      "Time=885 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0001 | carry=0\n",
      "Time=890 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0001 | carry=0\n",
      "Time=895 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0010 | carry=0\n",
      "Time=900 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0010 | carry=0\n",
      "Time=905 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0011 | carry=0\n",
      "Time=910 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0011 | carry=0\n",
      "Time=915 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0100 | carry=0\n",
      "Time=920 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0100 | carry=0\n",
      "Time=925 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0101 | carry=0\n",
      "Time=930 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0101 | carry=0\n",
      "Time=935 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0110 | carry=0\n",
      "Time=940 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0110 | carry=0\n",
      "Time=945 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0111 | carry=0\n",
      "Time=950 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0111 | carry=0\n",
      "Time=955 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1000 | carry=0\n",
      "Time=960 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1000 | carry=0\n",
      "Time=965 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1001 | carry=0\n",
      "Time=970 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1001 | carry=0\n",
      "Time=975 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1010 | carry=0\n",
      "Time=980 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1010 | carry=0\n",
      "Time=985 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1011 | carry=0\n",
      "Time=990 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1011 | carry=0\n",
      "Time=995 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1100 | carry=0\n",
      "Time=1000 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1100 | carry=0\n",
      "Time=1005 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1101 | carry=0\n",
      "Time=1010 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1101 | carry=0\n",
      "Time=1015 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1110 | carry=0\n",
      "Time=1020 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1110 | carry=0\n",
      "Time=1025 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1111 | carry=0\n",
      "Time=1030 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=1111 | carry=0\n",
      "Time=1035 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0000 | carry=0\n",
      "Time=1040 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0000 | carry=0\n",
      "Time=1045 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0001 | carry=0\n",
      "Time=1050 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0001 | carry=0\n",
      "Time=1055 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0010 | carry=0\n",
      "Time=1060 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0010 | carry=0\n",
      "Time=1065 | clk=1 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0011 | carry=0\n",
      "/tmp/tb.v:34: $finish called at 1070 (1s)\n",
      "Time=1070 | clk=0 | rst=0 | dip_switch=0000 | out_led=0000 | A=0000 | B=0000 | PC=0011 | carry=0\n"
     ]
    }
   ],
   "source": [
    "! iverilog -o /tmp/tb /tmp/td4.v /tmp/tb.v && vvp /tmp/tb"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# EBMC / HWBMC\n",
    "https://github.com/diffblue/hw-cbmc\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Writing /tmp/main.sv\n"
     ]
    }
   ],
   "source": [
    "%%file /tmp/main.sv\n",
    "module main(input clk, x, y);\n",
    "\n",
    "  reg [1:0] cnt1;\n",
    "  reg z;\n",
    "\n",
    "  initial cnt1=0;\n",
    "  initial z=0;\n",
    "\n",
    "  always @(posedge clk) cnt1=cnt1+1;\n",
    "\n",
    "  always @(posedge clk)\n",
    "    casex (cnt1)\n",
    "      2'b00:;\n",
    "      2'b01:;\n",
    "      2'b1?: z=1;\n",
    "    endcase\n",
    "\n",
    "  p1: assert property (@(posedge clk) (z==0));\n",
    "\n",
    "endmodule\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Parsing /tmp/main.sv\n",
      "Converting\n",
      "Type-checking Verilog::main\n",
      "using default bound 1\n",
      "Generating Decision Problem\n",
      "Using MiniSAT 2.2.1 with simplifier\n",
      "Properties\n",
      "Solving with propositional reduction\n",
      "Checking main.p1\n",
      "SAT checker: instance is UNSATISFIABLE\n",
      "UNSAT: No counterexample found within bound\n",
      "\n",
      "** Results:\n",
      "[main.p1] always main.z == 0: \u001b[32mPROVED up to bound 1\u001b[0m\n"
     ]
    }
   ],
   "source": [
    "! ebmc --module main /tmp/main.sv "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 21,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Parsing /tmp/main.sv\n",
      "Converting\n",
      "Type-checking Verilog::main\n",
      "Generating Decision Problem\n",
      "Using MiniSAT 2.2.1 with simplifier\n",
      "Properties\n",
      "Solving with propositional reduction\n",
      "Checking main.p1\n",
      "SAT checker: instance is SATISFIABLE\n",
      "SAT: counterexample found\n",
      "\n",
      "** Results:\n",
      "[main.p1] always main.z == 0: \u001b[91mREFUTED\u001b[0m\n",
      "Counterexample:\n",
      "\u001b[4m              0\u001b[49m \u001b[47m    1\u001b[49m     2\u001b[49m \u001b[47m    3\u001b[49m\u001b[m\n",
      "\u001b[97m\u001b[100m main.clk\u001b[m      \u001b[m \u001b[47m     \u001b[m      \u001b[m \u001b[47m     \u001b[m\n",
      "\u001b[97m\u001b[100mmain.cnt1\u001b[m 2'b00\u001b[m \u001b[47m2'b01\u001b[m 2'b10\u001b[m \u001b[47m2'b11\u001b[m\n",
      "\u001b[97m\u001b[100m   main.x\u001b[m      \u001b[m \u001b[47m     \u001b[m      \u001b[m \u001b[47m     \u001b[m\n",
      "\u001b[97m\u001b[100m   main.y\u001b[m      \u001b[m \u001b[47m     \u001b[m      \u001b[m \u001b[47m     \u001b[m\n",
      "\u001b[97m\u001b[100m   main.z\u001b[m     0\u001b[m \u001b[47m    0\u001b[m     0\u001b[m \u001b[47m    1\u001b[m\n"
     ]
    }
   ],
   "source": [
    "! ebmc --module main /tmp/main.sv --bound 3 --waveform"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "* *      EBMC - Copyright (C) 2001-2017 Daniel Kroening     * *\n",
      "* *                     Version 5.2                         * *\n",
      "* *     University of Oxford, Computer Science Department   * *\n",
      "* *                  kroening@kroening.com                  * *\n",
      "\n",
      "Usage:                       Purpose:\n",
      "\n",
      " \u001b[1mebmc\u001b[m [\u001b[33m-?\u001b[m] [\u001b[33m-h\u001b[m] [\u001b[33m--help\u001b[m]      show help\n",
      " \u001b[1mebmc\u001b[m \u001b[4mfile\u001b[m \u001b[4m...\u001b[m                source file names\n",
      "\n",
      "Additonal options:\n",
      " \u001b[33m--bound\u001b[m \u001b[4mnr\u001b[m                   set bound (default: 1)\n",
      " \u001b[33m--module\u001b[m \u001b[4mmodule\u001b[m              set top module (deprecated)\n",
      " \u001b[33m--top\u001b[m \u001b[4mmodule\u001b[m                 set top module\n",
      " \u001b[33m-p\u001b[m \u001b[4mexpr\u001b[m                      specify a property\n",
      " \u001b[33m--outfile\u001b[m \u001b[4mfile name\u001b[m          set output file name (default: stdout)\n",
      " \u001b[33m--json-result\u001b[m \u001b[4mfile name\u001b[m      use JSON for property status and traces\n",
      " \u001b[33m--trace\u001b[m                      generate a trace for failing properties\n",
      " \u001b[33m--vcd\u001b[m \u001b[4mfile name\u001b[m              generate traces in VCD format\n",
      " \u001b[33m--waveform\u001b[m                   show a waveform for failing properties\n",
      " \u001b[33m--numbered-trace\u001b[m             give a trace with identifiers numbered by \n",
      "                              timeframe\n",
      " \u001b[33m--show-properties\u001b[m            list the properties in the model\n",
      " \u001b[33m--property\u001b[m \u001b[4mid\u001b[m                check the property with given ID\n",
      " \u001b[33m-I\u001b[m \u001b[4mpath\u001b[m                      set include path\n",
      " \u001b[33m--systemverilog\u001b[m              force SystemVerilog instead of Verilog\n",
      " \u001b[33m--reset\u001b[m \u001b[4mexpr\u001b[m                 set up module reset\n",
      " \u001b[33m--liveness-to-safety\u001b[m         translate liveness properties to safety properties\n",
      "\n",
      "Methods:\n",
      " \u001b[33m--k-induction\u001b[m                do k-induction with k=bound\n",
      " \u001b[33m--bdd\u001b[m                        use (unbounded) BDD engine\n",
      " \u001b[33m--ic3\u001b[m                        use IC3 engine with options described below\n",
      "    \u001b[33m--constr\u001b[m                  use constraints specified in 'file.cnstr'\n",
      "    \u001b[33m--new-mode\u001b[m                new mode is switched on\n",
      "    \u001b[33m--aiger\u001b[m                   print out the instance in aiger format\n",
      " \u001b[33m--random-traces\u001b[m              generate random traces\n",
      "    \u001b[33m--traces\u001b[m \u001b[4mnumber\u001b[m           generate the given number of traces\n",
      "    \u001b[33m--random-seed\u001b[m \u001b[4mnumber\u001b[m      use the given random seed\n",
      "    \u001b[33m--trace-steps\u001b[m \u001b[4mnumber\u001b[m      set the number of random transitions (default: 10 \n",
      "                              steps)\n",
      " \u001b[33m--random-trace\u001b[m               generate a random trace\n",
      "    \u001b[33m--random-seed\u001b[m \u001b[4mnumber\u001b[m      use the given random seed\n",
      "    \u001b[33m--trace-steps\u001b[m \u001b[4mnumber\u001b[m      set the number of random transitions (default: 10 \n",
      "                              steps)\n",
      " \u001b[33m--random-waveform\u001b[m            generate a random trace and show it in horizontal \n",
      "                              form\n",
      "    \u001b[33m--random-seed\u001b[m \u001b[4mnumber\u001b[m      use the given random seed\n",
      "    \u001b[33m--trace-steps\u001b[m \u001b[4mnumber\u001b[m      set the number of random transitions (default: 10 \n",
      "                              steps)\n",
      " \u001b[33m--ranking-function\u001b[m \u001b[4mf\u001b[m         prove a liveness property using given ranking \n",
      "                              funnction (experimental)\n",
      "    \u001b[33m--property\u001b[m \u001b[4mid\u001b[m             the liveness property to prove\n",
      " \u001b[33m--neural-liveness\u001b[m            check liveness properties using neural inference \n",
      "                              (experimental)\n",
      "    \u001b[33m--neural-engine\u001b[m \u001b[4mcmd\u001b[m       the neural engine to use\n",
      "\n",
      "Solvers:\n",
      " \u001b[33m--aig\u001b[m                        bit-level SAT with AIGs\n",
      " \u001b[33m--dimacs\u001b[m                     output bit-level CNF in DIMACS format\n",
      " \u001b[33m--smt2\u001b[m                       output word-level SMT 2 formula\n",
      " \u001b[33m--boolector\u001b[m                  use Boolector as solver\n",
      " \u001b[33m--cvc4\u001b[m                       use CVC4 as solver\n",
      " \u001b[33m--mathsat\u001b[m                    use MathSAT as solver\n",
      " \u001b[33m--yices\u001b[m                      use Yices as solver\n",
      " \u001b[33m--z3\u001b[m                         use Z3 as solver\n",
      "\n",
      "Debugging options:\n",
      " \u001b[33m--preprocess\u001b[m                 output the preprocessed source file\n",
      " \u001b[33m--show-parse\u001b[m                 show parse trees\n",
      " \u001b[33m--show-modules\u001b[m               show a list of the modules\n",
      " \u001b[33m--show-module-hierarchy\u001b[m      show the hierarchy of module instantiations\n",
      " \u001b[33m--show-varmap\u001b[m                show variable map\n",
      " \u001b[33m--show-netlist\u001b[m               show netlist\n",
      " \u001b[33m--show-ldg\u001b[m                   show latch dependencies\n",
      " \u001b[33m--show-formula\u001b[m               show the formula that is generated\n",
      " \u001b[33m--smv-netlist\u001b[m                show netlist in SMV format\n",
      " \u001b[33m--dot-netlist\u001b[m                show netlist in DOT format\n",
      " \u001b[33m--show-trans\u001b[m                 show transition system\n",
      " \u001b[33m--verbosity\u001b[m \u001b[4m#\u001b[m                verbosity level, from 0 (silent) to 10 \n",
      "                              (everything)\n",
      "\n"
     ]
    }
   ],
   "source": [
    "! ebmc --help"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 20,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Parsing /tmp/main.sv\n",
      "Converting\n",
      "Type-checking Verilog::main\n",
      "Initial state constraints:\n",
      "\n",
      "  main.z == 0\n",
      "\n",
      "  main.cnt1 == 2'b00\n",
      "\n",
      "State constraints:\n",
      "\n",
      "  main.cnt1_aux0 == main.cnt1 + 2'b01\n",
      "\n",
      "Transition constraints:\n",
      "\n",
      "  next(main.z) == (main.cnt1 == 2'b00 ? main.z : main.cnt1 == 2'b01 ? main.z : (main.cnt1 & ~constant\n",
      "  * type: bv\n",
      "      * width: 4\n",
      "      * #verilog_aval_bval: verilog_unsignedbv\n",
      "  * value: 7[4:2]) == (constant\n",
      "  * type: bv\n",
      "      * width: 4\n",
      "      * #verilog_aval_bval: verilog_unsignedbv\n",
      "  * value: 7[2:0] & ~constant\n",
      "  * type: bv\n",
      "      * width: 4\n",
      "      * #verilog_aval_bval: verilog_unsignedbv\n",
      "  * value: 7[4:2]) ? 1 : main.z)\n",
      "\n",
      "  next(main.cnt1) == main.cnt1_aux0\n",
      "\n"
     ]
    }
   ],
   "source": [
    "! ebmc --module main /tmp/main.sv --show-trans"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Latch dependencies. varmap\n",
    "--smt2 dumps the SMT2 formula to a file\n",
    "\n",
    "https://www.cprover.org/ebmc/manual/tutorial/"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 60,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Overwriting /tmp/main.sv\n"
     ]
    }
   ],
   "source": [
    "%%file /tmp/main.sv\n",
    "module my_add(input a, b, output [1:0] y);\n",
    "\n",
    "  assign y[0]=a^b;\n",
    "  assign y[1]=a&b;\n",
    "\n",
    "endmodule\n",
    "\n",
    "module main(input a, b);\n",
    "\n",
    "  wire [1:0] result;\n",
    "\n",
    "  my_add adder(a, b, result);\n",
    "  // wire q;\n",
    "  // assign q=a + b;\n",
    "\n",
    "  //p1: assert a + b == result[0];\n",
    "  p1 : assert property (a == result[0]);\n",
    "\n",
    "endmodule"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 63,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.42+40 (git sha1 a739e21a5, clang++ 14.0.0-1ubuntu1.1 -fPIC -Os)\n",
      "\n",
      "-- Running command `read_verilog  -sv /tmp/main.sv; prep -top main; write_smt2 -wires -mem -bv /tmp/main.smt2' --\n",
      "\n",
      "1. Executing Verilog-2005 frontend: /tmp/main.sv\n",
      "Parsing SystemVerilog input from `/tmp/main.sv' to AST representation.\n",
      "Generating RTLIL representation for module `\\my_add'.\n",
      "Generating RTLIL representation for module `\\main'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2. Executing PREP pass.\n",
      "\n",
      "2.1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.1.1. Analyzing design hierarchy..\n",
      "Top module:  \\main\n",
      "Used module:     \\my_add\n",
      "\n",
      "2.1.2. Analyzing design hierarchy..\n",
      "Top module:  \\main\n",
      "Used module:     \\my_add\n",
      "Removed 0 unused modules.\n",
      "Module main directly or indirectly contains formal properties -> setting \"keep\" attribute.\n",
      "Mapping positional arguments of cell main.adder (my_add).\n",
      "\n",
      "2.2. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 0 redundant assignments.\n",
      "Promoted 0 assignments to connections.\n",
      "\n",
      "2.2.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "2.2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "\n",
      "2.2.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "\n",
      "2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "\n",
      "2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module main.\n",
      "Optimizing module my_add.\n",
      "\n",
      "2.3. Executing FUTURE pass.\n",
      "\n",
      "2.4. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module main.\n",
      "Optimizing module my_add.\n",
      "\n",
      "2.5. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "Finding unused cells or wires in module \\my_add..\n",
      "Removed 0 unused cells and 2 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.6. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module main...\n",
      "Checking module my_add...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "2.7. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.7.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module main.\n",
      "Optimizing module my_add.\n",
      "\n",
      "2.7.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\main'.\n",
      "Finding identical cells in module `\\my_add'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\main..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Running muxtree optimizer on module \\my_add..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\main.\n",
      "  Optimizing cells in module \\my_add.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.7.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\main'.\n",
      "Finding identical cells in module `\\my_add'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.7.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "Finding unused cells or wires in module \\my_add..\n",
      "\n",
      "2.7.7. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module main.\n",
      "Optimizing module my_add.\n",
      "\n",
      "2.7.8. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.8. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "2.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "Finding unused cells or wires in module \\my_add..\n",
      "\n",
      "2.10. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "2.11. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.11.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module main.\n",
      "Optimizing module my_add.\n",
      "\n",
      "2.11.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\main'.\n",
      "Finding identical cells in module `\\my_add'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.11.3. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "Finding unused cells or wires in module \\my_add..\n",
      "\n",
      "2.11.4. Finished fast OPT passes.\n",
      "\n",
      "2.12. Printing statistics.\n",
      "\n",
      "=== main ===\n",
      "\n",
      "   Number of wires:                  4\n",
      "   Number of wire bits:              5\n",
      "   Number of public wires:           3\n",
      "   Number of public wire bits:       4\n",
      "   Number of ports:                  2\n",
      "   Number of port bits:              2\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  3\n",
      "     $check                          1\n",
      "     $eq                             1\n",
      "     my_add                          1\n",
      "\n",
      "=== my_add ===\n",
      "\n",
      "   Number of wires:                  3\n",
      "   Number of wire bits:              4\n",
      "   Number of public wires:           3\n",
      "   Number of public wire bits:       4\n",
      "   Number of ports:                  3\n",
      "   Number of port bits:              4\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  2\n",
      "     $and                            1\n",
      "     $xor                            1\n",
      "\n",
      "=== design hierarchy ===\n",
      "\n",
      "   main                              1\n",
      "     my_add                          1\n",
      "\n",
      "   Number of wires:                  7\n",
      "   Number of wire bits:              9\n",
      "   Number of public wires:           6\n",
      "   Number of public wire bits:       8\n",
      "   Number of ports:                  5\n",
      "   Number of port bits:              6\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  4\n",
      "     $and                            1\n",
      "     $check                          1\n",
      "     $eq                             1\n",
      "     $xor                            1\n",
      "\n",
      "2.13. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module main...\n",
      "Checking module my_add...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "3. Executing SMT2 backend.\n",
      "\n",
      "3.1. Executing BMUXMAP pass.\n",
      "\n",
      "3.2. Executing DEMUXMAP pass.\n",
      "Warning: Options -bv and -mem are now the default. Support for -bv and -mem will be removed in the future.\n",
      "Warning: Options -bv and -mem are now the default. Support for -bv and -mem will be removed in the future.\n",
      "Creating SMT-LIBv2 representation of module my_add.\n",
      "Creating SMT-LIBv2 representation of module main.\n",
      "\n",
      "Warnings: 1 unique messages, 2 total\n",
      "End of script. Logfile hash: 277ca49e48, CPU: user 0.00s system 0.02s, MEM: 51.61 MB peak\n",
      "Yosys 0.42+40 (git sha1 a739e21a5, clang++ 14.0.0-1ubuntu1.1 -fPIC -Os)\n",
      "Time spent: 23% 5x opt_expr (0 sec), 17% 4x opt_clean (0 sec), ...\n"
     ]
    }
   ],
   "source": [
    "! yosys -p \"read_verilog  -sv /tmp/main.sv; prep -top main; write_smt2 -wires -mem -bv /tmp/main.smt2\""
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "yosys bmc takes an smt file.\n",
    "sby needs some kind of other file.\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 64,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "##   0:00:00  Solver: z3\n",
      "##   0:00:00  Checking assertions in step 0..\n",
      "##   0:00:00  Checking assertions in step 1..\n",
      "##   0:00:00  Checking assertions in step 2..\n",
      "##   0:00:00  Checking assertions in step 3..\n",
      "##   0:00:00  Checking assertions in step 4..\n",
      "##   0:00:00  Checking assertions in step 5..\n",
      "##   0:00:00  Checking assertions in step 6..\n",
      "##   0:00:00  Checking assertions in step 7..\n",
      "##   0:00:00  Checking assertions in step 8..\n",
      "##   0:00:00  Checking assertions in step 9..\n",
      "##   0:00:00  Checking assertions in step 10..\n",
      "##   0:00:00  Checking assertions in step 11..\n",
      "##   0:00:00  Checking assertions in step 12..\n",
      "##   0:00:00  Checking assertions in step 13..\n",
      "##   0:00:00  Checking assertions in step 14..\n",
      "##   0:00:00  Checking assertions in step 15..\n",
      "##   0:00:00  Checking assertions in step 16..\n",
      "##   0:00:00  Checking assertions in step 17..\n",
      "##   0:00:00  Checking assertions in step 18..\n",
      "##   0:00:00  Checking assertions in step 19..\n",
      "##   0:00:00  Status: PASSED\n"
     ]
    }
   ],
   "source": [
    "! yosys-smtbmc -s z3 /tmp/main.smt2"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 37,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.42+40 (git sha1 a739e21a5, clang++ 14.0.0-1ubuntu1.1 -fPIC -Os)\n",
      "\n",
      "-- Running command `read_verilog -formal -sv /tmp/main.sv; prep -top main;' --\n",
      "\n",
      "1. Executing Verilog-2005 frontend: /tmp/main.sv\n",
      "Parsing formal SystemVerilog input from `/tmp/main.sv' to AST representation.\n",
      "/tmp/main.sv:16: ERROR: syntax error, unexpected TOK_ID, expecting TOK_PROPERTY\n"
     ]
    }
   ],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": 34,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "ERROR: Sby file does not have .sby file extension.\n"
     ]
    }
   ],
   "source": [
    "! sby -t /tmp/main.sv"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 19,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Parsing /tmp/main.sv\n",
      "Converting\n",
      "Type-checking Verilog::my_add\n",
      "Type-checking Verilog::main\n",
      "using default bound 1\n",
      "Generating Decision Problem\n",
      "Using MiniSAT 2.2.1 with simplifier\n",
      "Properties\n",
      "Solving with propositional reduction\n",
      "Checking main.assert.1\n",
      "SAT checker: instance is UNSATISFIABLE\n",
      "UNSAT: No counterexample found within bound\n",
      "\n",
      "** Results:\n",
      "[main.assert.1] always main.a + main.b == main.result[0]: \u001b[32mPROVED up to bound 1\u001b[0m\n"
     ]
    }
   ],
   "source": [
    "! ebmc --module main /tmp/main.sv --waveform"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 20,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Writing /tmp/counter.sv\n"
     ]
    }
   ],
   "source": [
    "%%file /tmp/counter.sv\n",
    "module counter(\n",
    "  output [7:0] out,\n",
    "  input enable, input clk);\n",
    "\n",
    "  reg [7:0] state;\n",
    "  assign out = state;\n",
    "\n",
    "  initial state = 0;\n",
    "\n",
    "  always @(posedge clk)\n",
    "    if(enable)\n",
    "      state = state + 1;\n",
    "\n",
    "  assert property (enable && state[0] |-> ##1 !state[0]);\n",
    "  assert property (state!=3);\n",
    "\n",
    "endmodule"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 21,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Parsing /tmp/counter.sv\n",
      "Converting\n",
      "Type-checking Verilog::counter\n",
      "Generating Decision Problem\n",
      "Using MiniSAT 2.2.1 with simplifier\n",
      "Properties\n",
      "Solving with propositional reduction\n",
      "Checking counter.assert.1\n",
      "SAT checker: instance is UNSATISFIABLE\n",
      "UNSAT: No counterexample found within bound\n",
      "Checking counter.assert.2\n",
      "SAT checker: instance is SATISFIABLE\n",
      "SAT: counterexample found\n",
      "\n",
      "** Results:\n",
      "[counter.assert.1] always (counter.enable && counter.state[0] |-> (##1 !counter.state[0])): \u001b[32mPROVED up to bound 10\u001b[0m\n",
      "[counter.assert.2] always counter.state != 3: \u001b[91mREFUTED\u001b[0m\n",
      "Counterexample:\n",
      "\u001b[4m                0\u001b[49m \u001b[47m 1\u001b[49m  2\u001b[49m \u001b[47m 3\u001b[49m  4\u001b[49m \u001b[47m 5\u001b[49m  6\u001b[49m \u001b[47m 7\u001b[49m  8\u001b[49m \u001b[47m 9\u001b[49m 10\u001b[49m\u001b[m\n",
      "\u001b[97m\u001b[100m   counter.clk\u001b[m   \u001b[m \u001b[47m  \u001b[m   \u001b[m \u001b[47m  \u001b[m   \u001b[m \u001b[47m  \u001b[m   \u001b[m \u001b[47m  \u001b[m   \u001b[m \u001b[47m  \u001b[m   \u001b[m\n",
      "\u001b[97m\u001b[100mcounter.enable\u001b[m  1\u001b[m \u001b[47m 1\u001b[m  1\u001b[m \u001b[47m 0\u001b[m  0\u001b[m \u001b[47m 0\u001b[m  0\u001b[m \u001b[47m 0\u001b[m  0\u001b[m \u001b[47m 0\u001b[m  0\u001b[m\n",
      "\u001b[97m\u001b[100m   counter.out\u001b[m  0\u001b[m \u001b[47m 1\u001b[m  2\u001b[m \u001b[47m 3\u001b[m  3\u001b[m \u001b[47m 3\u001b[m  3\u001b[m \u001b[47m 3\u001b[m  3\u001b[m \u001b[47m 3\u001b[m  3\u001b[m\n",
      "\u001b[97m\u001b[100m counter.state\u001b[m  0\u001b[m \u001b[47m 1\u001b[m  2\u001b[m \u001b[47m 3\u001b[m  3\u001b[m \u001b[47m 3\u001b[m  3\u001b[m \u001b[47m 3\u001b[m  3\u001b[m \u001b[47m 3\u001b[m  3\u001b[m\n"
     ]
    }
   ],
   "source": [
    "! ebmc --module counter /tmp/counter.sv --waveform --bound 10"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# RiscV\n",
    "\n",
    "Serv core - smallest riscv? https://github.com/olofk/serv.git  LUT FF flip flop\n",
    "https://github.com/enjoy-digital/litex litex supports it\n",
    "\n",
    "https://github.com/YosysHQ/picorv32\n",
    "https://github.com/BrunoLevy/learn-fpga\n",
    "femtorv quARK https://github.com/BrunoLevy/learn-fpga/blob/master/FemtoRV/RTL/PROCESSOR/femtorv32_quark.v\n",
    "\n",
    "https://github.com/rust-embedded/riscv low level access to risc v processor in rust\n",
    "https://popovicu.com/posts/bare-metal-rust-risc-v-with-dynamic-memory/\n",
    "Kani + aeneas? https://github.com/AeneasVerif/aeneas\n",
    "\n",
    "\n",
    "https://crates.io/crates/rrs-lib\n",
    "https://crates.io/crates/riscv\n",
    "https://crates.io/crates/rvemu less stars\n",
    "\n",
    "https://github.com/black-parrot/black-parrot  \"Other mappings, such the multiplier to DSP48, could be improved.\" Something zach mentioned in a mocha ideation m,eeting\n",
    "https://github.com/chipsalliance/dromajo riscv simulator for rtl cosim\n",
    "https://bellard.org/tinyemu/ \n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Overwriting /tmp/risc.s\n"
     ]
    }
   ],
   "source": [
    "%%file /tmp/risc.s\n",
    ".global start\n",
    "_start:\n",
    "    mov r0, #1\n",
    "    mov r1, #2\n",
    "    add r2, r0, r1\n",
    "    mov r3, #0\n",
    "    swi 0\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "/bin/bash: line 1: riscv64-linux-gnu-as: command not found\n"
     ]
    }
   ],
   "source": [
    "! riscv64-linux-gnu-as -o /tmp/risc.o /tmp/risc.s"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "metadata": {},
   "outputs": [],
   "source": [
    "! ~/Downloads/riscv_toolchain/bin/riscv32-unknown-elf-as -o /tmp/risc.o /tmp/risc.s"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "%%file /tmp/rustemu.rs\n",
    "use rrs_lib::{HartState, MemAccessSize, Memory};\n",
    "use rrs_lib::memories::VecMemory;\n",
    "use rrs_lib::instruction_executor::{InstructionExecutor, InstructionException};\n",
    "use rrs_lib::instruction_string_outputter::InstructionStringOutputter;\n",
    "\n",
    "fn simulate_riscv() {\n",
    "  let mut hart = HartState::new();\n",
    "  // Memory contains these instructions:\n",
    "  // lui x2, 0x1234b\n",
    "  // lui x3, 0xf387e\n",
    "  // add x1, x2, x3\n",
    "  let mut mem = VecMemory::new(vec![0x1234b137, 0xf387e1b7, 0x003100b3]);\n",
    "\n",
    "  hart.pc = 0;\n",
    "\n",
    "  // InstructionExecutor implements IntructionProcessor. The step function calls\n",
    "  // process_instruction internally and handles things like updating the PC.\n",
    "  let mut executor = InstructionExecutor {\n",
    "      hart_state: &mut hart,\n",
    "      mem: &mut mem,\n",
    "  };\n",
    "\n",
    "  // Execute first instruction\n",
    "  output_disass(&mut executor);\n",
    "  assert_eq!(executor.step(), Ok(()));\n",
    "  assert_eq!(executor.hart_state.registers[2], 0x1234b000);\n",
    "\n",
    "  // Execute second instruction\n",
    "  output_disass(&mut executor);\n",
    "  assert_eq!(executor.step(), Ok(()));\n",
    "  assert_eq!(executor.hart_state.registers[3], 0xf387e000);\n",
    "\n",
    "  // Execute third instruction\n",
    "  output_disass(&mut executor);\n",
    "  assert_eq!(executor.step(), Ok(()));\n",
    "  assert_eq!(executor.hart_state.registers[1], 0x05bc9000);\n",
    "\n",
    "  // Memory only contains three instructions so next step will produce a fetch error\n",
    "  assert_eq!(executor.step(), Err(InstructionException::FetchError(0xc)));\n",
    "}\n",
    "\n",
    "fn output_disass<M: Memory>(executor: &mut InstructionExecutor<M>) {\n",
    "  let mut outputter = InstructionStringOutputter { insn_pc: executor.hart_state.pc };\n",
    "  let insn_bits = executor.mem.read_mem(executor.hart_state.pc, MemAccessSize::Word).unwrap();\n",
    "  println!(\"{}\", rrs_lib::process_instruction(&mut outputter, insn_bits).unwrap());\n",
    "}"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Interrupts\n",
    "https://www.cs.ox.ac.uk/tom.melham/pub/Kroening-2015-EVL.pdf cbmc\n",
    "\n",
    "goto-instrument --isr interrupt_1 --dump-c\n",
    "\n",
    "https://users.cs.utah.edu/~regehr/papers/tv06.pdf Regehr\n",
    "\n",
    "https://sos-vo.org/sites/sos-vo.org/files/sos_files/Interrupts_in_OS_code_lets_reason_about_them_Yes_this_means_concurrency.pdf"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Writing /tmp/int1.c\n"
     ]
    }
   ],
   "source": [
    "%%file /tmp/int1.c\n",
    "#include <assert.h>\n",
    "\n",
    "int x = 0;\n",
    "\n",
    "void interrupt_1() {\n",
    "    x += 1;\n",
    "}\n",
    "\n",
    "int main (int argc, char *argv[]) {\n",
    "    x = 0;\n",
    "    assert(x == 0);\n",
    "    return x;\n",
    "}"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "! c"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Bootloading\n",
    "https://projekter.aau.dk/projekter/files/422795280/P10__23_.pdf  Formally Verifying the Correctness and Safety of OpenTitan\n",
    "Boot Code using CBMC\n",
    "Jacob Gosch Søndergaard,\n",
    "Kristoffer Skagbæk Jensen\n",
    "Spring 2021\n",
    "\n",
    "Kim Guldstrand Larsen https://dblp.org/pid/l/KimGuldstrandLarsen.html\n",
    "https://vbn.aau.dk/en/publications/a-modeling-concept-for-formal-verification-of-os-based-compositio\n",
    "A Modeling Concept for Formal Verification of OS-Based Compositional Software  https://link.springer.com/chapter/10.1007/978-3-031-30826-0_2\n",
    "\n",
    "https://link.springer.com/chapter/10.1007/978-3-031-49252-5_12  Comparative Analysis of Uppaal  SMC, ns-3 and MATLAB/Simulink\n",
    "\n",
    "https://uppaal.org/documentation/\n",
    "https://docs.uppaal.org/\n",
    "\n",
    "https://projekter.aau.dk/projekter/files/422795285/P10__24_.pdf Formally Verifying Security Properties for\n",
    "OpenTitan Boot Code with Uppaal\n",
    "\n",
    "https://github.com/KVISDAOWNER/b00t-c0d3\n",
    "https://github.com/Tutter/OpenTitan-Formal-Verification\n",
    "\n",
    "\n",
    "] Bjarke Hilmer Møller, Magnus Winkel Pedersen, and Bøgedal Tobias Worm. “Formally Verifying Security\n",
    "Properties for OpenTitan Boot Code with UPPAAL”. To Appear. MA thesis. AAU, 2021.\n",
    "\n",
    "https://news.ycombinator.com/item?id=41161580  \tA cryptographically secure bootloader for RISC-V in Rust (codethink.co.uk)\n",
    "https://www.codethink.co.uk/articles/2024/secure_bootloader/ \n",
    "riscv vector cryptography extension\n",
    "\n",
    "I have old notes somewhere\n",
    "\n",
    "PUF https://en.wikipedia.org/wiki/Physical_unclonable_function\n",
    "\n",
    "https://arstechnica.com/security/2024/07/secure-boot-is-completely-compromised-on-200-models-from-5-big-device-makers/\n",
    "\n",
    "https://github.com/vvaltchev/tilck\n",
    "http://github.com/oreboot/oreboot\n",
    "\n",
    "uboot\n",
    "\n",
    "\n",
    "https://github.com/river-li/awesome-uefi-security\n",
    "\n",
    "open titan \n",
    "https://github.com/lowRISC/opentitan.git\n",
    "https://opentitan.org/book/doc/security/specs/attestation/ hardware attestation\n",
    "https://opentitan.org/book/sw/device/silicon_creator/rom/index.html ROM is first stage boot\n",
    "\n",
    "https://docs.arduino.cc/retired/hacking/software/Bootloader/ arduino bootloader\n",
    "\n",
    "Running risc v. Emulating m,icrocontroller?\n",
    "\n",
    "\n",
    "privlenged architexcture riscv\n",
    "https://riscv.org/wp-content/uploads/2017/05/riscv-privileged-v1.10.pdf\n",
    "\n",
    "opensbi https://github.com/riscv-software-src/opensbi\n",
    "\n",
    "acronyms out the wing wong\n",
    "PMP - physical memory protection\n",
    "TPM\n",
    "\n",
    "PCR registers. Extend and hash. Makes a registery merkle list thing.\n",
    "\n",
    "bootkeeper https://arxiv.org/pdf/1903.12505\n",
    "\n",
    "[1] Oleksandr Bazhaniuk, John Loucaides, Lee Rosenbaum, Mark R Tuttle, and Vincent Zimmer. 2015. Symbolic execution for BIOS security. In 9th USENIX Workshop\n",
    "on Offensive Technologies (WOOT ’15).\n",
    "[2] Jonathan Brossard. 2012. Hardware backdooring is practical. BlackHat, Las Vegas,\n",
    "USA (2012).\n",
    "[3] Danilo Bruschi, Lorenzo Cavallaro, Andrea Lanzi, and Mattia Monga. 2005. Replay attack in TCG specification and solution. In Proceeding of the 21st Annual\n",
    "Computer Security Applications Conference (ACSAC ’05). IEEE, 127–137.\n",
    "[4] John Butterworth, Corey Kallenberg, Xeno Kovah, and Amy Herzog. 2013. BIOS\n",
    "Chronomancy: Fixing the core root of trust for measurement. In Proceedings of\n",
    "the 2013 ACM SIGSAC conference on Computer & Communications Security (CCS\n",
    "’13). ACM, 25–36.\n",
    "\n",
    "\n",
    "https://wiki.archlinux.org/title/Trusted_Platform_Module linux access to tpm\n",
    "\n",
    "https://surface.syr.edu/cgi/viewcontent.cgi?article=1182&context=eecs_techreports sable constable. isabelle verified bootloader\n",
    "skinit instruction. Start process with hash in a pcr and completely fresh isolated? What's the point though? If the insecure part has any effect. If it doesn't why was it there?\n",
    "Dynamic\n",
    "\n",
    "https://google.github.io/tpm-js/ javascript tpm in browser\n",
    "\n",
    "## Attacks and Glitching and Fault injection\n",
    "\n",
    "Chipwhisperer http://wiki.newae.com/V4:Tutorial_A2_Introduction_to_Glitch_Attacks_(including_Glitch_Explorer)\n",
    "\n",
    "https://www.youtube.com/watch?v=XvGcQgx9Jg8&ab_channel=BlackHat breaking secure bootloaders blackhat - bootloader has a bad parser in it\n",
    "\n",
    "https://limitedresults.com/2019/09/pwn-the-esp32-secure-boot/\n",
    "\n",
    "Glitching / fault injection. Look at code, correlated power draw? Wiggle voltage at opporuitne times. Or lasers if you're fancy\n",
    "\n",
    "https://github.com/janvdherrewegen/bootl-attacks\n",
    "https://www.youtube.com/watch?v=T1NHrzhtqzA&ab_channel=IACR\n",
    "\n",
    "https://machiry.github.io/files/glitchresistor.pdf glitch resistor. Modellign glitching and llvm plugin for resistance\n",
    "Redundant checks because you aren't sure insturctions weren't skipped.\n",
    "\n",
    "https://static.linaro.org/connect/lvc21f/presentations/LVC21F-116.pdf\n",
    "https://ieeexplore.ieee.org/document/8167709\n",
    "https://ibex-core.readthedocs.io/en/latest/03_reference/security.html\n",
    "\n",
    "https://github.com/ucsb-seclab/BootStomp\n",
    "https://dl.acm.org/doi/10.5555/3241189.3241251\n",
    "\n",
    "https://www.riscure.com/publication/fault-mitigation-patterns/\n",
    "\n",
    "## AB Update\n",
    "\"A/B\" update https://opentitan.org/book/doc/security/logical_security_model/index.html?highlight=A%2FB#firmware-update-considerations So the stage0 bootloader is in charge of checking the sanctity of the new bootimage and picking the newest one\n",
    "\n",
    "https://source.android.com/docs/core/ota/ab\n",
    "\n",
    "\n",
    "https://source.android.com/docs/core/ota/ab/ab_implement\n",
    "\n",
    "https://bootlin.com/pub/conferences/2022/elce/opdenacker-implementing-A-B-system-u[…]boot/opdenacker-implementing-A-B-system-updates-with-u-boot.pdf"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Signature\n",
    "decryption\n",
    "other things?\n",
    "rboot https://github.com/raburton/rboot/blob/master/rboot.c\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Qemu\n",
    "sudo apt-get update\n",
    "sudo apt-get install opensbi qemu-system-misc u-boot-qemu\n",
    "https://www.qemu.org/docs/master/system/target-riscv.html\n",
    "\n",
    "https://popovicu.com/posts/bare-metal-programming-risc-v/\n",
    "\n",
    "QEMU -bios flag\n",
    "0x80000000\n",
    "qemu loads up opensbi\n",
    "\n",
    "https://github.com/qemu/qemu/blob/master/hw/riscv/virt.c#L78-L99 memory map\n",
    "\n",
    "```C\n",
    "static const MemMapEntry virt_memmap[] = {\n",
    "    [VIRT_DEBUG] =        {        0x0,         0x100 },\n",
    "    [VIRT_MROM] =         {     0x1000,        0xf000 },\n",
    "    [VIRT_TEST] =         {   0x100000,        0x1000 },\n",
    "    [VIRT_RTC] =          {   0x101000,        0x1000 },\n",
    "    [VIRT_CLINT] =        {  0x2000000,       0x10000 },\n",
    "    [VIRT_ACLINT_SSWI] =  {  0x2F00000,        0x4000 },\n",
    "    [VIRT_PCIE_PIO] =     {  0x3000000,       0x10000 },\n",
    "    [VIRT_PLATFORM_BUS] = {  0x4000000,     0x2000000 },\n",
    "    [VIRT_PLIC] =         {  0xc000000, VIRT_PLIC_SIZE(VIRT_CPUS_MAX * 2) },\n",
    "    [VIRT_APLIC_M] =      {  0xc000000, APLIC_SIZE(VIRT_CPUS_MAX) },\n",
    "    [VIRT_APLIC_S] =      {  0xd000000, APLIC_SIZE(VIRT_CPUS_MAX) },\n",
    "    [VIRT_UART0] =        { 0x10000000,         0x100 },\n",
    "    [VIRT_VIRTIO] =       { 0x10001000,        0x1000 },\n",
    "    [VIRT_FW_CFG] =       { 0x10100000,          0x18 },\n",
    "    [VIRT_FLASH] =        { 0x20000000,     0x4000000 },\n",
    "    [VIRT_IMSIC_M] =      { 0x24000000, VIRT_IMSIC_MAX_SIZE },\n",
    "    [VIRT_IMSIC_S] =      { 0x28000000, VIRT_IMSIC_MAX_SIZE },\n",
    "    [VIRT_PCIE_ECAM] =    { 0x30000000,    0x10000000 },\n",
    "    [VIRT_PCIE_MMIO] =    { 0x40000000,    0x40000000 },\n",
    "    [VIRT_DRAM] =         { 0x80000000,           0x0 },\n",
    "};\n",
    "\n",
    "/* PCIe high mmio is fixed for RV32 */\n",
    "#define VIRT32_HIGH_PCIE_MMIO_BASE  0x300000000ULL\n",
    "#define VIRT32_HIGH_PCIE_MMIO_SIZE  (4 * GiB)\n",
    "\n",
    "/* PCIe high mmio for RV64, size is fixed but base depends on top of RAM */\n",
    "#define VIRT64_HIGH_PCIE_MMIO_SIZE  (16 * GiB)\n",
    "```"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "%%file /tmp/"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "%%bash\n",
    "riscv32-none-elf-as -o /tmp/int1.o /tmp/int1.c\n",
    "riscv32-none-elf-ld -o /tmp/int1 /tmp/int1.o\n",
    "qemu-system-riscv32 -nographic -machine spike_v1.10 -kernel /tmp/int1"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "qemu-system-riscv32: symbol lookup error: /snap/core20/current/lib/x86_64-linux-gnu/libpthread.so.0: undefined symbol: __libc_pthread_init, version GLIBC_PRIVATE\n"
     ]
    }
   ],
   "source": [
    "c!qemu-system-riscv32"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 17,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Overwriting /tmp/minimal.ld\n"
     ]
    }
   ],
   "source": [
    "%%file /tmp/minimal.ld\n",
    "MEMORY {\n",
    "    dram_space (rwx): ORIGIN = 0x80000000, LENGTH = 0x128\n",
    "}\n",
    "\n",
    "SECTIONS {\n",
    "    .text : {\n",
    "        minimal.o(.text.minimal)\n",
    "    } > dram_space\n",
    "    }"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 16,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Overwriting /tmp/minimal.s\n"
     ]
    }
   ],
   "source": [
    "%%file /tmp/minimal.s\n",
    ".global _start\n",
    ".section .text.bios\n",
    "\n",
    "_start: \n",
    "    addi a0, x0, 0x68\n",
    "    li a1, 0x10000000\n",
    "    sb a0, (a1) #'h'\n",
    "\n",
    "loop: j loop\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 25,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "riscv32-unknown-elf-ld: cannot find minimal.o: No such file or directory\n"
     ]
    },
    {
     "ename": "CalledProcessError",
     "evalue": "Command 'b'PATH=~/Downloads/riscv_toolchain/bin:$PATH\\nriscv32-unknown-elf-as -o /tmp/minimal.o /tmp/minimal.s\\n#riscv32-unknown-elf-objdump -d /tmp/minimal.o\\nriscv32-unknown-elf-ld -T /tmp/minimal.ld -o /tmp/minimal /tmp/minimal.o\\n#qemu-system-riscv32 -nographic -machine spike_v1.10 -bios /tmp/minimal\\n'' returned non-zero exit status 1.",
     "output_type": "error",
     "traceback": [
      "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[0;31mCalledProcessError\u001b[0m                        Traceback (most recent call last)",
      "Cell \u001b[0;32mIn[25], line 1\u001b[0m\n\u001b[0;32m----> 1\u001b[0m \u001b[43mget_ipython\u001b[49m\u001b[43m(\u001b[49m\u001b[43m)\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mrun_cell_magic\u001b[49m\u001b[43m(\u001b[49m\u001b[38;5;124;43m'\u001b[39;49m\u001b[38;5;124;43mbash\u001b[39;49m\u001b[38;5;124;43m'\u001b[39;49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;124;43m'\u001b[39;49m\u001b[38;5;124;43m'\u001b[39;49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;124;43m'\u001b[39;49m\u001b[38;5;124;43mPATH=~/Downloads/riscv_toolchain/bin:$PATH\u001b[39;49m\u001b[38;5;130;43;01m\\n\u001b[39;49;00m\u001b[38;5;124;43mriscv32-unknown-elf-as -o /tmp/minimal.o /tmp/minimal.s\u001b[39;49m\u001b[38;5;130;43;01m\\n\u001b[39;49;00m\u001b[38;5;124;43m#riscv32-unknown-elf-objdump -d /tmp/minimal.o\u001b[39;49m\u001b[38;5;130;43;01m\\n\u001b[39;49;00m\u001b[38;5;124;43mriscv32-unknown-elf-ld -T /tmp/minimal.ld -o /tmp/minimal /tmp/minimal.o\u001b[39;49m\u001b[38;5;130;43;01m\\n\u001b[39;49;00m\u001b[38;5;124;43m#qemu-system-riscv32 -nographic -machine spike_v1.10 -bios /tmp/minimal\u001b[39;49m\u001b[38;5;130;43;01m\\n\u001b[39;49;00m\u001b[38;5;124;43m'\u001b[39;49m\u001b[43m)\u001b[49m\n",
      "File \u001b[0;32m~/.local/lib/python3.10/site-packages/IPython/core/interactiveshell.py:2541\u001b[0m, in \u001b[0;36mInteractiveShell.run_cell_magic\u001b[0;34m(self, magic_name, line, cell)\u001b[0m\n\u001b[1;32m   2539\u001b[0m \u001b[38;5;28;01mwith\u001b[39;00m \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mbuiltin_trap:\n\u001b[1;32m   2540\u001b[0m     args \u001b[38;5;241m=\u001b[39m (magic_arg_s, cell)\n\u001b[0;32m-> 2541\u001b[0m     result \u001b[38;5;241m=\u001b[39m \u001b[43mfn\u001b[49m\u001b[43m(\u001b[49m\u001b[38;5;241;43m*\u001b[39;49m\u001b[43margs\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;241;43m*\u001b[39;49m\u001b[38;5;241;43m*\u001b[39;49m\u001b[43mkwargs\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m   2543\u001b[0m \u001b[38;5;66;03m# The code below prevents the output from being displayed\u001b[39;00m\n\u001b[1;32m   2544\u001b[0m \u001b[38;5;66;03m# when using magics with decorator @output_can_be_silenced\u001b[39;00m\n\u001b[1;32m   2545\u001b[0m \u001b[38;5;66;03m# when the last Python token in the expression is a ';'.\u001b[39;00m\n\u001b[1;32m   2546\u001b[0m \u001b[38;5;28;01mif\u001b[39;00m \u001b[38;5;28mgetattr\u001b[39m(fn, magic\u001b[38;5;241m.\u001b[39mMAGIC_OUTPUT_CAN_BE_SILENCED, \u001b[38;5;28;01mFalse\u001b[39;00m):\n",
      "File \u001b[0;32m~/.local/lib/python3.10/site-packages/IPython/core/magics/script.py:155\u001b[0m, in \u001b[0;36mScriptMagics._make_script_magic.<locals>.named_script_magic\u001b[0;34m(line, cell)\u001b[0m\n\u001b[1;32m    153\u001b[0m \u001b[38;5;28;01melse\u001b[39;00m:\n\u001b[1;32m    154\u001b[0m     line \u001b[38;5;241m=\u001b[39m script\n\u001b[0;32m--> 155\u001b[0m \u001b[38;5;28;01mreturn\u001b[39;00m \u001b[38;5;28;43mself\u001b[39;49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mshebang\u001b[49m\u001b[43m(\u001b[49m\u001b[43mline\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mcell\u001b[49m\u001b[43m)\u001b[49m\n",
      "File \u001b[0;32m~/.local/lib/python3.10/site-packages/IPython/core/magics/script.py:315\u001b[0m, in \u001b[0;36mScriptMagics.shebang\u001b[0;34m(self, line, cell)\u001b[0m\n\u001b[1;32m    310\u001b[0m \u001b[38;5;28;01mif\u001b[39;00m args\u001b[38;5;241m.\u001b[39mraise_error \u001b[38;5;129;01mand\u001b[39;00m p\u001b[38;5;241m.\u001b[39mreturncode \u001b[38;5;241m!=\u001b[39m \u001b[38;5;241m0\u001b[39m:\n\u001b[1;32m    311\u001b[0m     \u001b[38;5;66;03m# If we get here and p.returncode is still None, we must have\u001b[39;00m\n\u001b[1;32m    312\u001b[0m     \u001b[38;5;66;03m# killed it but not yet seen its return code. We don't wait for it,\u001b[39;00m\n\u001b[1;32m    313\u001b[0m     \u001b[38;5;66;03m# in case it's stuck in uninterruptible sleep. -9 = SIGKILL\u001b[39;00m\n\u001b[1;32m    314\u001b[0m     rc \u001b[38;5;241m=\u001b[39m p\u001b[38;5;241m.\u001b[39mreturncode \u001b[38;5;129;01mor\u001b[39;00m \u001b[38;5;241m-\u001b[39m\u001b[38;5;241m9\u001b[39m\n\u001b[0;32m--> 315\u001b[0m     \u001b[38;5;28;01mraise\u001b[39;00m CalledProcessError(rc, cell)\n",
      "\u001b[0;31mCalledProcessError\u001b[0m: Command 'b'PATH=~/Downloads/riscv_toolchain/bin:$PATH\\nriscv32-unknown-elf-as -o /tmp/minimal.o /tmp/minimal.s\\n#riscv32-unknown-elf-objdump -d /tmp/minimal.o\\nriscv32-unknown-elf-ld -T /tmp/minimal.ld -o /tmp/minimal /tmp/minimal.o\\n#qemu-system-riscv32 -nographic -machine spike_v1.10 -bios /tmp/minimal\\n'' returned non-zero exit status 1."
     ]
    }
   ],
   "source": [
    "%%bash\n",
    "PATH=~/Downloads/riscv_toolchain/bin:$PATH\n",
    "riscv32-unknown-elf-as -o /tmp/minimal.o /tmp/minimal.s\n",
    "#riscv32-unknown-elf-objdump -d /tmp/minimal.o\n",
    "riscv32-unknown-elf-ld -T /tmp/minimal.ld -o /tmp/minimal /tmp/minimal.o\n",
    "#qemu-system-riscv32 -nographic -machine spike_v1.10 -bios /tmp/minimal"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 22,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "/bin/bash: line 1: /home/philip/Downloads/riscv_toolchain/bin/objdump: No such file or directory\n"
     ]
    }
   ],
   "source": [
    "! ~/Downloads/riscv_toolchain/bin/objdump -d /tmp/minimal.o"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Esp32\n",
    "https://docs.espressif.com/projects/esp-idf/en/latest/esp32/get-started/linux-macos-setup.html#get-started-get-esp-idf\n",
    "vscode esp-idf\n",
    "\n",
    "\n",
    "```\n",
    "cd ~/esp\n",
    "cp -r $IDF_PATH/examples/get-started/hello_world .\n",
    "cd ~/esp/hello_world\n",
    "idf.py set-target esp32\n",
    "idf.py menuconfig\n",
    "idf.py build\n",
    "idf.py -p PORT flash\n",
    "```\n",
    "\n",
    "https://github.com/cjacker/opensource-toolchain-esp32\n",
    "putting stuff in `~/.expressif`\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "%%file /tmp/minimal.s\n",
    "\n",
    ".global _start\n",
    ".section .text.bios\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### esptool\n",
    "https://docs.espressif.com/projects/esptool/en/latest/esp32/esptool/index.html"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "esptool.py v4.8.1\n",
      "Serial port /dev/ttyACM1\n",
      "Connecting...\n",
      "Detecting chip type... ESP32-C6\n",
      "Chip is ESP32-C6 (QFN40) (revision v0.0)\n",
      "Features: WiFi 6, BT 5, IEEE802.15.4\n",
      "Crystal is 40MHz\n",
      "MAC: 40:4c:ca:ff:fe:4e:6b:a0\n",
      "BASE MAC: 40:4c:ca:4e:6b:a0\n",
      "MAC_EXT: ff:fe\n",
      "Uploading stub...\n",
      "Running stub...\n",
      "Stub running...\n",
      "Warning: ESP32-C6 has no Chip ID. Reading MAC instead.\n",
      "MAC: 40:4c:ca:ff:fe:4e:6b:a0\n",
      "BASE MAC: 40:4c:ca:4e:6b:a0\n",
      "MAC_EXT: ff:fe\n",
      "Hard resetting via RTS pin...\n"
     ]
    }
   ],
   "source": [
    "! esptool.py -p /dev/ttyACM1 chip_id  # it'll scan ports"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    " amazon bedrock https://aws.amazon.com/bedrock/claude/\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Userland load"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 25,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Writing /tmp/code.s\n"
     ]
    }
   ],
   "source": [
    "%%file /tmp/code.s\n",
    ".global _start\n",
    "\n",
    "_start:\n",
    "    mov $42, %rax\n",
    "    ret"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 28,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "0x48, 0xC7, 0xC0, 0x2A, 0x00, 0x00, 0x00, 0xC3, "
     ]
    }
   ],
   "source": [
    "%%bash\n",
    "as -o /tmp/code.o /tmp/code.s\n",
    "objcopy -O binary /tmp/code.o /tmp/code.bin\n",
    "hexdump -v -e '\"0x\" 1/1 \"%02X\" \", \"' /tmp/code.bin"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 21,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Overwriting /tmp/simploader.c\n"
     ]
    }
   ],
   "source": [
    "%%file /tmp/simploader.c\n",
    "#include <stdio.h>\n",
    "#include <stdint.h>\n",
    "\n",
    "unsigned char code[] __attribute__ ((section (\".text\"))) = {\n",
    "    0x48, 0xC7, 0xC0, 0x2A, 0x00, 0x00, 0x00, 0xC3\n",
    "};\n",
    "int main(){\n",
    "    int (*func)() = (int (*)())code;\n",
    "    int retcode = func();\n",
    "    \n",
    "    printf(\"retcode %d\\n\", retcode);\n",
    "    return 0;\n",
    "}"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 25,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[kernel] Parsing /tmp/simploader.c (with preprocessing)\n",
      "[kernel:typing:incompatible-pointer-types] /tmp/simploader.c:8: Warning: \n",
      "  casting function from unsigned char *\n",
      "\u001b[K[kernel:annot:missing-spec] FRAMAC_SHARE/libc/stdio.h:211: Warning: \n",
      "  Neither code nor explicit exits and terminates for function printf_va_1,\n",
      "   generating default clauses. See -generated-spec-* options for more info\n",
      "\u001b[K[wp] /tmp/simploader.c:7: Warning: \n",
      "  In 'main', no 'calls' specification for statement(s) on line(s): line 9, \n",
      "  Assuming that they can call 'main'\n",
      "[wp] Warning: Missing RTE guards\n",
      "[wp] /tmp/simploader.c:9: Warning: Missing 'calls' for default behavior\n",
      "[wp] /tmp/simploader.c:9: Warning: \n",
      "  Unknown callee, considering non-terminating call\n",
      "[wp] /tmp/simploader.c:9: Warning: \n",
      "  Missing decreases clause on recursive function main, call must be unreachable\n",
      "[wp] /tmp/simploader.c:8: Warning: \n",
      "  Cast with incompatible pointers types (source: uint8*) (target: void**)\n",
      "[wp] User Error: Prover 'Alt-Ergo' not found in why3.conf\n",
      "[wp] Goal typed_main_terminates_part1 : trivial\n",
      "[wp] Goal typed_main_terminates_part2 : not tried\n",
      "[wp] Goal typed_main_terminates_part3 : not tried\n",
      "[wp] Goal typed_main_exits : not tried\n",
      "[wp] Goal typed_main_call_printf_va_1_requires : not tried\n",
      "[wp:pedantic-assigns] /tmp/simploader.c:7: Warning: \n",
      "  No 'assigns' specification for function 'main'.\n",
      "  Callers assumptions might be imprecise.\n",
      "[wp] FRAMAC_SHARE/libc/stdio.h:211: Warning: \n",
      "  Memory model hypotheses for function 'printf_va_1':\n",
      "  /*@\n",
      "     behavior wp_typed:\n",
      "       requires \\separated(&__fc_stdout, &__fc_stdout->__fc_FILE_data);\n",
      "       requires \\separated(format + (..), &__fc_stdout);\n",
      "     */\n",
      "  int printf_va_1(char const * restrict format, int param0);\n",
      "[wp] User Error: Deferred error message was emitted during execution. See above messages for more information.\n",
      "[kernel] Plug-in wp aborted: invalid user input.\n"
     ]
    }
   ],
   "source": [
    "!frama-c -wp /tmp/simploader.c"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 20,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Writing /tmp/simploader.c\n"
     ]
    }
   ],
   "source": [
    "%%file /tmp/simploader.c\n",
    "#include <stdio.h>\n",
    "#include <stdint.h>\n",
    "#include <sys/mman.h>\n",
    "#include <string.h>\n",
    "#include <unistd.h>\n",
    "\n",
    "unsigned char code[] = {\n",
    "    //0x90, 0x90, 0xC3 /// (NOP; NOP; RET)\n",
    "    0x48, 0xC7, 0xC0, 0x2A, 0x00, 0x00, 0x00, 0xC3\n",
    "    // Put code here\n",
    "};\n",
    "int main(){\n",
    "    size_t pagesize = sysconf(_SC_PAGESIZE); //getpagesize();\n",
    "    void* exec_mem = mmap(NULL, pagesize, PROT_WRITE | PROT_EXEC, MAP_ANON | MAP_PRIVATE, -1, 0); // Hmm. shouldn't cbmc have noted I should have checked for fail here?\n",
    "    memcpy(exec_mem, code, sizeof(code));\n",
    "\n",
    "    int (*func)() = (int (*)())exec_mem;\n",
    "    int retcode = func();\n",
    "    \n",
    "    printf(\"retcode %d\\n\", retcode);\n",
    "    munmap(exec_mem, pagesize);\n",
    "    return 0;\n",
    "}"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 44,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "/tmp/ccXxw4Nh.s: Assembler messages:\n",
      "/tmp/ccXxw4Nh.s:4: Warning: ignoring changed section attributes for .text\n",
      "retcode 42\n"
     ]
    }
   ],
   "source": [
    "!gcc -Wall -Wextra -Werror -o /tmp/simploader /tmp/simploader.c && /tmp/simploader"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "!"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 35,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "CBMC version 6.0.1 (cbmc-6.0.1-5-g54c20cdb91) 64-bit x86_64 linux\n",
      "Type-checking simploader\n",
      "Generating GOTO Program\n",
      "Adding CPROVER library (x86_64)\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Removal of function pointers and virtual functions\n",
      "Generic Property Instrumentation\n",
      "Starting Bounded Model Checking\n",
      "Passing problem to propositional reduction\n",
      "converting SSA\n",
      "Running propositional reduction\n",
      "SAT checker: instance is SATISFIABLE\n",
      "Running propositional reduction\n",
      "SAT checker inconsistent: instance is UNSATISFIABLE\n",
      "\n",
      "** Results:\n",
      "/tmp/simploader.c function main\n",
      "\u001b[2m[main.precondition_instance.1] \u001b[0mline 16 memcpy src/dst overlap: \u001b[32mSUCCESS\u001b[0m\n",
      "\u001b[2m[main.precondition_instance.2] \u001b[0mline 16 memcpy source region readable: \u001b[32mSUCCESS\u001b[0m\n",
      "\u001b[2m[main.precondition_instance.3] \u001b[0mline 16 memcpy destination region writeable: \u001b[31mFAILURE\u001b[0m\n",
      "\u001b[2m[main.pointer_dereference.1] \u001b[0mline 19 dereference failure: pointer NULL in func: \u001b[32mSUCCESS\u001b[0m\n",
      "\u001b[2m[main.pointer_dereference.2] \u001b[0mline 19 dereference failure: pointer invalid in func: \u001b[32mSUCCESS\u001b[0m\n",
      "\u001b[2m[main.pointer_dereference.3] \u001b[0mline 19 dereference failure: deallocated dynamic object in func: \u001b[32mSUCCESS\u001b[0m\n",
      "\u001b[2m[main.pointer_dereference.4] \u001b[0mline 19 dereference failure: dead object in func: \u001b[32mSUCCESS\u001b[0m\n",
      "\u001b[2m[main.pointer_dereference.5] \u001b[0mline 19 dereference failure: pointer outside object bounds in func: \u001b[32mSUCCESS\u001b[0m\n",
      "\u001b[2m[main.pointer_dereference.6] \u001b[0mline 19 dereference failure: invalid integer address in func: \u001b[32mSUCCESS\u001b[0m\n",
      "\u001b[2m[main.pointer_dereference.7] \u001b[0mline 19 no candidates for dereferenced function pointer: \u001b[31mFAILURE\u001b[0m\n",
      "\n",
      "<builtin-library-memcpy> function memcpy\n",
      "\u001b[2m[memcpy.pointer.1] \u001b[0mline 33 same object violation in (const char *)(const void *)code >= (const char *)exec_mem + (signed long int)sizeof(unsigned char [8l]) /*8ul*/ : \u001b[32mSUCCESS\u001b[0m\n",
      "\u001b[2m[memcpy.pointer_arithmetic.1] \u001b[0mline 33 pointer relation: pointer NULL in (const char *)exec_mem + (signed long int)sizeof(unsigned char [8l]) /*8ul*/ : \u001b[32mSUCCESS\u001b[0m\n",
      "\u001b[2m[memcpy.pointer_arithmetic.2] \u001b[0mline 33 pointer relation: pointer invalid in (const char *)exec_mem + (signed long int)sizeof(unsigned char [8l]) /*8ul*/ : \u001b[32mSUCCESS\u001b[0m\n",
      "\u001b[2m[memcpy.pointer_arithmetic.3] \u001b[0mline 33 pointer relation: deallocated dynamic object in (const char *)exec_mem + (signed long int)sizeof(unsigned char [8l]) /*8ul*/ : \u001b[32mSUCCESS\u001b[0m\n",
      "\u001b[2m[memcpy.pointer_arithmetic.4] \u001b[0mline 33 pointer relation: dead object in (const char *)exec_mem + (signed long int)sizeof(unsigned char [8l]) /*8ul*/ : \u001b[32mSUCCESS\u001b[0m\n",
      "\u001b[2m[memcpy.pointer_arithmetic.5] \u001b[0mline 33 pointer relation: pointer outside object bounds in (const char *)exec_mem + (signed long int)sizeof(unsigned char [8l]) /*8ul*/ : \u001b[32mSUCCESS\u001b[0m\n",
      "\u001b[2m[memcpy.pointer_arithmetic.6] \u001b[0mline 33 pointer relation: invalid integer address in (const char *)exec_mem + (signed long int)sizeof(unsigned char [8l]) /*8ul*/ : \u001b[32mSUCCESS\u001b[0m\n",
      "\u001b[2m[memcpy.pointer.2] \u001b[0mline 34 same object violation in (const char *)exec_mem >= (const char *)(const void *)code + (signed long int)sizeof(unsigned char [8l]) /*8ul*/ : \u001b[32mSUCCESS\u001b[0m\n",
      "\u001b[2m[memcpy.pointer_arithmetic.7] \u001b[0mline 34 pointer relation: pointer NULL in (const char *)exec_mem: \u001b[32mSUCCESS\u001b[0m\n",
      "\u001b[2m[memcpy.pointer_arithmetic.8] \u001b[0mline 34 pointer relation: pointer invalid in (const char *)exec_mem: \u001b[32mSUCCESS\u001b[0m\n",
      "\u001b[2m[memcpy.pointer_arithmetic.9] \u001b[0mline 34 pointer relation: deallocated dynamic object in (const char *)exec_mem: \u001b[32mSUCCESS\u001b[0m\n",
      "\u001b[2m[memcpy.pointer_arithmetic.10] \u001b[0mline 34 pointer relation: dead object in (const char *)exec_mem: \u001b[32mSUCCESS\u001b[0m\n",
      "\u001b[2m[memcpy.pointer_arithmetic.11] \u001b[0mline 34 pointer relation: pointer outside object bounds in (const char *)exec_mem: \u001b[32mSUCCESS\u001b[0m\n",
      "\u001b[2m[memcpy.pointer_arithmetic.12] \u001b[0mline 34 pointer relation: invalid integer address in (const char *)exec_mem: \u001b[32mSUCCESS\u001b[0m\n",
      "\n",
      "<builtin-library-sysconf> function sysconf\n",
      "\u001b[2m[sysconf.pointer_dereference.1] \u001b[0mline 22 dereference failure: pointer NULL in *return_value___errno_location: \u001b[32mSUCCESS\u001b[0m\n",
      "\u001b[2m[sysconf.pointer_dereference.2] \u001b[0mline 22 dereference failure: pointer invalid in *return_value___errno_location: \u001b[32mSUCCESS\u001b[0m\n",
      "\u001b[2m[sysconf.pointer_dereference.3] \u001b[0mline 22 dereference failure: deallocated dynamic object in *return_value___errno_location: \u001b[32mSUCCESS\u001b[0m\n",
      "\u001b[2m[sysconf.pointer_dereference.4] \u001b[0mline 22 dereference failure: dead object in *return_value___errno_location: \u001b[32mSUCCESS\u001b[0m\n",
      "\u001b[2m[sysconf.pointer_dereference.5] \u001b[0mline 22 dereference failure: pointer outside object bounds in *return_value___errno_location: \u001b[32mSUCCESS\u001b[0m\n",
      "\u001b[2m[sysconf.pointer_dereference.6] \u001b[0mline 22 dereference failure: invalid integer address in *return_value___errno_location: \u001b[32mSUCCESS\u001b[0m\n",
      "\n",
      "** 2 of 30 failed (2 iterations)\n",
      "VERIFICATION FAILED\n"
     ]
    }
   ],
   "source": [
    "!cbmc /tmp/simploader.c --pointer-check"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "%%file /tmp/simploader.c\n",
    "\n",
    "int code[] = {\n",
    "    // Put code here\n",
    "}\n",
    "// int codes[3][1024] = {{},{}, {}}\n",
    "int crc = 0xdeadbeef;\n",
    "int pub_auth_key;\n",
    "\n",
    "int auth(int* code, int size, int key ){\n",
    "\n",
    "}\n",
    "\n",
    "int decrypt_buffer[1024];\n",
    "int decrypt(int , int size, int* buffer){\n",
    "\n",
    "}\n",
    "\n",
    "typedef struct config_t{\n",
    "} config_t;\n",
    "\n",
    "int main(){\n",
    "    check_config();\n",
    "    auth(code, sizeof(code), sig);\n",
    "    decrypt(code, sizeof(code), decrypt_buffer);\n",
    "    (void* code())();\n",
    "}\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "!cbmc /tmp/simploader.c"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Simulation\n",
    "cocotb\n",
    "verilator https://verilator.org/guide/latest/install.html#git-install\n",
    "ibex verilator https://github.com/lowRISC/ibex/blob/master/examples/simple_system/README.md\n",
    "\n",
    "\n",
    "Havbing the ability to external call from inside of verilog is how you can maybe stub out peripherals.\n",
    "\n",
    "PLI https://en.wikipedia.org/wiki/Verilog_Procedural_Interface\n",
    "https://www.asic-world.com/verilog/pli.html\n",
    "\n",
    "VPI (pli 2)\n",
    "\n",
    "\n",
    "DPI https://en.wikipedia.org/wiki/SystemVerilog_DPI direct programming interface\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## icarus\n",
    "https://steveicarus.github.io/iverilog/usage/vpi.html\n",
    "Principles of Verilog PLI by Swapnajit Mittra. ISBN 0-7923-8477-6\n",
    "\n",
    "The Verilog PLI Handbook by Stuart Sutherland. ISBN 0-7923-8489-X\n",
    "\n",
    "vlog_startup routines is at able of function pointers called\n",
    "\n",
    "```\n",
    "% gcc -c -fpic hello.c\n",
    "% gcc -shared -o hello.vpi hello.o -lvpi\n",
    "```"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Overwriting /tmp/hello.c\n"
     ]
    }
   ],
   "source": [
    "%%file /tmp/hello.c\n",
    "\n",
    "# include  <vpi_user.h>\n",
    "\n",
    "static int hello_compiletf(char*user_data)\n",
    "{\n",
    "      return 0;\n",
    "}\n",
    "\n",
    "static int hello_calltf(char*user_data)\n",
    "{\n",
    "      vpi_printf(\"Hello, Buddy!\\n\");\n",
    "      return 0;\n",
    "}\n",
    "\n",
    "void hello_register()\n",
    "{\n",
    "      s_vpi_systf_data tf_data;\n",
    "\n",
    "      tf_data.type      = vpiSysTask;\n",
    "      tf_data.tfname    = \"$hello\";\n",
    "      tf_data.calltf    = hello_calltf;\n",
    "      tf_data.compiletf = hello_compiletf;\n",
    "      tf_data.sizetf    = 0;\n",
    "      tf_data.user_data = 0;\n",
    "      vpi_register_systf(&tf_data);\n",
    "}\n",
    "\n",
    "void (*vlog_startup_routines[])() = {\n",
    "    hello_register,\n",
    "    0\n",
    "};"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Overwriting /tmp/hello.v\n"
     ]
    }
   ],
   "source": [
    "%%file /tmp/hello.v\n",
    "module main;\n",
    "  initial $hello;\n",
    "endmodule\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Compiling hello.c...\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "hello.c: In function ‘hello_compiletf’:\n",
      "hello.c:4:33: warning: unused parameter ‘user_data’ [-Wunused-parameter]\n",
      "    4 | static int hello_compiletf(char*user_data)\n",
      "      |                            ~~~~~^~~~~~~~~\n",
      "hello.c: In function ‘hello_calltf’:\n",
      "hello.c:9:30: warning: unused parameter ‘user_data’ [-Wunused-parameter]\n",
      "    9 | static int hello_calltf(char*user_data)\n",
      "      |                         ~~~~~^~~~~~~~~\n",
      "hello.c: At top level:\n",
      "hello.c:15:6: warning: function declaration isn’t a prototype [-Wstrict-prototypes]\n",
      "   15 | void hello_register()\n",
      "      |      ^~~~~~~~~~~~~~\n",
      "hello.c:28:1: warning: function declaration isn’t a prototype [-Wstrict-prototypes]\n",
      "   28 | void (*vlog_startup_routines[])() = {\n",
      "      | ^~~~\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Making hello.vpi from  hello.o...\n",
      "Hello, Buddy!\n"
     ]
    }
   ],
   "source": [
    "%%bash\n",
    "cd /tmp\n",
    "iverilog-vpi hello.c # gcc wrapper \n",
    "iverilog -ohello.vvp hello.v\n",
    "vvp -M. -mhello hello.vvp"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## verilator\n",
    "So there are things called dpi which let you call C functions from within verilator code. That's how you can hook your simulated guy to system serial device.\n",
    "Or ports.\n",
    "Does iverilog let you do this\n",
    "https://projectf.io/posts/verilog-sim-verilator-sdl/\n",
    "\n",
    "https://tomverbeure.github.io/2020/08/08/CXXRTL-the-New-Yosys-Simulation-Backend.html\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "\n",
    "# FPGA\n",
    "\n",
    "https://pulp-platform.org/docs/coscup2024/phsauter_coscup24.pdf  Designing Linux-capable systems using open EDA tools Pulp\n",
    "https://github.com/pulp-platform\n",
    "Used for ETH Zürich VLSI 2 lecture starting 2025 Croc soc\n",
    "github.com/pulp-platform/croc\n",
    "\n",
    "place and route\n",
    "\n",
    "\n",
    "https://github.com/chipsalliance/Surelog  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API.\n",
    "https://github.com/bespoke-silicon-group/bsg_sv2v/tree/master sysverilog to verilog\n",
    "https://github.com/chipsalliance/rocket-chip\n",
    "\n",
    "olof kindgren\n",
    "fusesoc https://github.com/olofk/fusesoc package manager \n",
    "edalizer - port acorss different guys? https://github.com/olofk/edalize\n",
    "\n",
    "\n",
    "iverilog\n",
    "\n",
    "https://projectf.io/posts/verilog-sim-verilator-sdl/ verilator to sdl\n",
    "\n",
    "\n",
    "Lakeroad / sam coward things\n",
    "It is an interesting and possibly noble endeavor to try and make open hardware / fpga compiling as good as open software\n",
    "\n",
    "Get out some intermediate rwepresentation from yosys.\n",
    "Emulate stuff via iverilog\n",
    "nmigen\n",
    "\n",
    "https://github.com/YosysHQ/oss-cad-suite-build#installation\n",
    "https://yowasp.org/ pip install yowasp-yosys\n",
    "\n",
    "ffirtl https://github.com/chipsalliance/firrtl\n",
    "\n",
    "RTLIL is yosys internal IR. Text rep\n",
    "\n",
    "Lakeroad https://arxiv.org/abs/2401.16526\n",
    "https://github.com/uwsampl/lakeroad\n",
    "https://github.com/uwsampl/lakeroad/blob/main/bin/verilog_to_racket.py yosys btor output\n",
    "\n",
    "\n",
    "Could also root around in rachit's stuff\n",
    "\n",
    "https://github.com/f4pga/f4pga-arch-defs"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Overwriting /tmp/counter.v\n"
     ]
    }
   ],
   "source": [
    "%%file /tmp/counter.v\n",
    "module counter(\n",
    "    input wire clk,\n",
    "    input wire rst,\n",
    "    output reg [7:0] count\n",
    ");\n",
    "\n",
    "always @(posedge clk or posedge rst) begin\n",
    "    if (rst) begin\n",
    "        count <= 8'b0;\n",
    "    end else begin\n",
    "        count <= count + 1;\n",
    "    end\n",
    "end\n",
    "\n",
    "endmodule"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.42+40 (git sha1 a739e21a5, clang++ 14.0.0-1ubuntu1.1 -fPIC -Os)\n",
      "\n",
      "-- Running command `read_verilog /tmp/counter.v; synth -top counter; async2sync; dffunmap; write_btor /tmp/counter.btor' --\n",
      "\n",
      "1. Executing Verilog-2005 frontend: /tmp/counter.v\n",
      "Parsing Verilog input from `/tmp/counter.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\counter'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2. Executing SYNTH pass.\n",
      "\n",
      "2.1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.1.1. Analyzing design hierarchy..\n",
      "Top module:  \\counter\n",
      "\n",
      "2.1.2. Analyzing design hierarchy..\n",
      "Top module:  \\counter\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.2. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Marked 1 switch rules as full_case in process $proc$/tmp/counter.v:7$1 in module counter.\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 1 redundant assignment.\n",
      "Promoted 0 assignments to connections.\n",
      "\n",
      "2.2.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "2.2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "Found async reset \\rst in `\\counter.$proc$/tmp/counter.v:7$1'.\n",
      "\n",
      "2.2.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "Creating decoders for process `\\counter.$proc$/tmp/counter.v:7$1'.\n",
      "     1/1: $0\\count[7:0]\n",
      "\n",
      "2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "Creating register for signal `\\counter.\\count' using process `\\counter.$proc$/tmp/counter.v:7$1'.\n",
      "  created $adff cell `$procdff$3' with positive edge clock and positive level reset.\n",
      "\n",
      "2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Removing empty process `counter.$proc$/tmp/counter.v:7$1'.\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module counter.\n",
      "\n",
      "2.3. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module counter.\n",
      "\n",
      "2.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\counter..\n",
      "\n",
      "2.5. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module counter...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "2.6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module counter.\n",
      "\n",
      "2.6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\counter'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\counter..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\counter.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.6.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\counter'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.6.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\counter..\n",
      "\n",
      "2.6.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module counter.\n",
      "\n",
      "2.6.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.7. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "2.7.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "2.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "2.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\counter..\n",
      "\n",
      "2.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "2.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "2.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "2.8. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.8.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module counter.\n",
      "\n",
      "2.8.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\counter'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\counter..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\counter.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.8.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\counter'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\counter..\n",
      "\n",
      "2.8.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module counter.\n",
      "\n",
      "2.8.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.9. Executing WREDUCE pass (reducing word size of cells).\n",
      "Removed top 31 bits (of 32) from port B of cell counter.$add$/tmp/counter.v:11$2 ($add).\n",
      "Removed top 24 bits (of 32) from port Y of cell counter.$add$/tmp/counter.v:11$2 ($add).\n",
      "\n",
      "2.10. Executing PEEPOPT pass (run peephole optimizers).\n",
      "\n",
      "2.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\counter..\n",
      "Removed 0 unused cells and 1 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.12. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module counter:\n",
      "  creating $macc model for $add$/tmp/counter.v:11$2 ($add).\n",
      "  creating $alu model for $macc $add$/tmp/counter.v:11$2.\n",
      "  creating $alu cell for $add$/tmp/counter.v:11$2: $auto$alumacc.cc:485:replace_alu$4\n",
      "  created 1 $alu and 0 $macc cells.\n",
      "\n",
      "2.13. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "2.14. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.14.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module counter.\n",
      "\n",
      "2.14.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\counter'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\counter..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\counter.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.14.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\counter'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\counter..\n",
      "\n",
      "2.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module counter.\n",
      "\n",
      "2.14.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.15. Executing MEMORY pass.\n",
      "\n",
      "2.15.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "2.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "2.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
      "\n",
      "2.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\counter..\n",
      "\n",
      "2.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "2.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "2.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\counter..\n",
      "\n",
      "2.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "2.16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\counter..\n",
      "\n",
      "2.17. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.17.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module counter.\n",
      "\n",
      "2.17.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\counter'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.17.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\counter..\n",
      "\n",
      "2.17.5. Finished fast OPT passes.\n",
      "\n",
      "2.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
      "\n",
      "2.19. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.19.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module counter.\n",
      "\n",
      "2.19.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\counter'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\counter..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\counter.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.19.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\counter'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.19.6. Executing OPT_SHARE pass.\n",
      "\n",
      "2.19.7. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\counter..\n",
      "\n",
      "2.19.9. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module counter.\n",
      "\n",
      "2.19.10. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.20. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.20.1. Executing Verilog-2005 frontend: /home/philip/Downloads/oss-cad-suite/lib/../share/yosys/techmap.v\n",
      "Parsing Verilog input from `/home/philip/Downloads/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
      "Generating RTLIL representation for module `\\_90_divfloor'.\n",
      "Generating RTLIL representation for module `\\_90_modfloor'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_demux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.20.2. Continuing TECHMAP pass.\n",
      "Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\\_90_alu for cells of type $alu.\n",
      "Using extmapper simplemap for cells of type $adff.\n",
      "Using extmapper simplemap for cells of type $xor.\n",
      "Using extmapper simplemap for cells of type $and.\n",
      "Using template $paramod\\_90_lcu_brent_kung\\WIDTH=32'00000000000000000000000000001000 for cells of type $lcu.\n",
      "Using extmapper simplemap for cells of type $pos.\n",
      "Using extmapper simplemap for cells of type $mux.\n",
      "Using extmapper simplemap for cells of type $not.\n",
      "Using extmapper simplemap for cells of type $or.\n",
      "No more expansions possible.\n",
      "<suppressed ~243 debug messages>\n",
      "\n",
      "2.21. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.21.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module counter.\n",
      "<suppressed ~43 debug messages>\n",
      "\n",
      "2.21.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\counter'.\n",
      "<suppressed ~3 debug messages>\n",
      "Removed a total of 1 cells.\n",
      "\n",
      "2.21.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\counter..\n",
      "Removed 10 unused cells and 44 unused wires.\n",
      "<suppressed ~11 debug messages>\n",
      "\n",
      "2.21.5. Finished fast OPT passes.\n",
      "\n",
      "2.22. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "2.22.1. Extracting gate netlist of module `\\counter' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 16 gates and 24 wires to a netlist network with 8 inputs and 8 outputs.\n",
      "\n",
      "2.22.1.1. Executing ABC.\n",
      "Running ABC command: \"<yosys-exe-dir>/yosys-abc\" -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
      "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
      "ABC: + strash \n",
      "ABC: + dretime \n",
      "ABC: + map \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "2.22.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:               NOT cells:        1\n",
      "ABC RESULTS:              NAND cells:        3\n",
      "ABC RESULTS:                OR cells:        2\n",
      "ABC RESULTS:            ANDNOT cells:        3\n",
      "ABC RESULTS:               XOR cells:        4\n",
      "ABC RESULTS:              XNOR cells:        3\n",
      "ABC RESULTS:        internal signals:        8\n",
      "ABC RESULTS:           input signals:        8\n",
      "ABC RESULTS:          output signals:        8\n",
      "Removing temp directory.\n",
      "\n",
      "2.23. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.23.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module counter.\n",
      "\n",
      "2.23.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\counter'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.23.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "2.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\counter..\n",
      "Removed 0 unused cells and 19 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.23.5. Finished fast OPT passes.\n",
      "\n",
      "2.24. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.24.1. Analyzing design hierarchy..\n",
      "Top module:  \\counter\n",
      "\n",
      "2.24.2. Analyzing design hierarchy..\n",
      "Top module:  \\counter\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.25. Printing statistics.\n",
      "\n",
      "=== counter ===\n",
      "\n",
      "   Number of wires:                 13\n",
      "   Number of wire bits:             34\n",
      "   Number of public wires:           3\n",
      "   Number of public wire bits:      10\n",
      "   Number of ports:                  3\n",
      "   Number of port bits:             10\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                 24\n",
      "     $_ANDNOT_                       3\n",
      "     $_DFF_PP0_                      8\n",
      "     $_NAND_                         3\n",
      "     $_NOT_                          1\n",
      "     $_OR_                           2\n",
      "     $_XNOR_                         3\n",
      "     $_XOR_                          4\n",
      "\n",
      "2.26. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module counter...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "3. Executing ASYNC2SYNC pass.\n",
      "Replacing counter.$auto$ff.cc:266:slice$89 ($_DFF_PP0_): ARST=\\rst, D=$auto$alumacc.cc:485:replace_alu$4.X [0], Q=\\count [0]\n",
      "Replacing counter.$auto$ff.cc:266:slice$90 ($_DFF_PP0_): ARST=\\rst, D=$auto$alumacc.cc:485:replace_alu$4.Y [1], Q=\\count [1]\n",
      "Replacing counter.$auto$ff.cc:266:slice$91 ($_DFF_PP0_): ARST=\\rst, D=$auto$alumacc.cc:485:replace_alu$4.Y [2], Q=\\count [2]\n",
      "Replacing counter.$auto$ff.cc:266:slice$92 ($_DFF_PP0_): ARST=\\rst, D=$auto$alumacc.cc:485:replace_alu$4.Y [3], Q=\\count [3]\n",
      "Replacing counter.$auto$ff.cc:266:slice$93 ($_DFF_PP0_): ARST=\\rst, D=$auto$alumacc.cc:485:replace_alu$4.Y [4], Q=\\count [4]\n",
      "Replacing counter.$auto$ff.cc:266:slice$94 ($_DFF_PP0_): ARST=\\rst, D=$auto$alumacc.cc:485:replace_alu$4.Y [5], Q=\\count [5]\n",
      "Replacing counter.$auto$ff.cc:266:slice$95 ($_DFF_PP0_): ARST=\\rst, D=$auto$alumacc.cc:485:replace_alu$4.Y [6], Q=\\count [6]\n",
      "Replacing counter.$auto$ff.cc:266:slice$96 ($_DFF_PP0_): ARST=\\rst, D=$auto$alumacc.cc:485:replace_alu$4.Y [7], Q=\\count [7]\n",
      "\n",
      "4. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).\n",
      "\n",
      "5. Executing BTOR backend.\n",
      "\n",
      "5.1. Executing BMUXMAP pass.\n",
      "\n",
      "5.2. Executing DEMUXMAP pass.\n",
      "\n",
      "5.3. Executing BWMUXMAP pass.\n",
      "\n",
      "End of script. Logfile hash: 7c69618f52, CPU: user 0.05s system 0.00s, MEM: 15.25 MB peak\n",
      "Yosys 0.42+40 (git sha1 a739e21a5, clang++ 14.0.0-1ubuntu1.1 -fPIC -Os)\n",
      "Time spent: 41% 1x abc (0 sec), 13% 3x read_verilog (0 sec), ...\n"
     ]
    }
   ],
   "source": [
    "%%bash\n",
    "#output btor2\n",
    "# ERROR: Unsupported cell type $_DFF_PP0_ for cell counter.$auto$ff.cc:266:slice$89 -- please run `async2sync; dffunmap` or `clk2fflogic` before `write_btor`.\n",
    "yosys -p 'read_verilog /tmp/counter.v; synth -top counter; async2sync; dffunmap; write_btor /tmp/counter.btor'"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 19,
   "metadata": {},
   "outputs": [
    {
     "ename": "ModuleNotFoundError",
     "evalue": "No module named 'boolector'",
     "output_type": "error",
     "traceback": [
      "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[0;31mModuleNotFoundError\u001b[0m                       Traceback (most recent call last)",
      "Cell \u001b[0;32mIn[19], line 1\u001b[0m\n\u001b[0;32m----> 1\u001b[0m \u001b[38;5;28;01mimport\u001b[39;00m \u001b[38;5;21;01mboolector\u001b[39;00m\n",
      "\u001b[0;31mModuleNotFoundError\u001b[0m: No module named 'boolector'"
     ]
    }
   ],
   "source": [
    "import boolector"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 18,
   "metadata": {},
   "outputs": [
    {
     "ename": "BitwuzlaException",
     "evalue": "model checking extensions not supported",
     "output_type": "error",
     "traceback": [
      "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[0;31mBitwuzlaException\u001b[0m                         Traceback (most recent call last)",
      "Cell \u001b[0;32mIn[18], line 5\u001b[0m\n\u001b[1;32m      3\u001b[0m options \u001b[38;5;241m=\u001b[39m bitwuzla\u001b[38;5;241m.\u001b[39mOptions()\n\u001b[1;32m      4\u001b[0m p \u001b[38;5;241m=\u001b[39m bitwuzla\u001b[38;5;241m.\u001b[39mParser(tm, options, \u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mbtor2\u001b[39m\u001b[38;5;124m\"\u001b[39m)\n\u001b[0;32m----> 5\u001b[0m \u001b[43mp\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mparse\u001b[49m\u001b[43m(\u001b[49m\u001b[38;5;124;43m'\u001b[39;49m\u001b[38;5;124;43m/tmp/counter.btor\u001b[39;49m\u001b[38;5;124;43m'\u001b[39;49m\u001b[43m)\u001b[49m\n",
      "File \u001b[0;32mbitwuzla.pyx:1539\u001b[0m, in \u001b[0;36mbitwuzla.Parser.parse\u001b[0;34m()\u001b[0m\n",
      "File \u001b[0;32mbitwuzla_api.pxd:58\u001b[0m, in \u001b[0;36mbitwuzla_api.raise_error\u001b[0;34m()\u001b[0m\n",
      "\u001b[0;31mBitwuzlaException\u001b[0m: model checking extensions not supported"
     ]
    }
   ],
   "source": [
    "import bitwuzla\n",
    "tm = bitwuzla.TermManager()\n",
    "options = bitwuzla.Options()\n",
    "p = bitwuzla.Parser(tm, options, \"btor2\")\n",
    "p.parse('/tmp/counter.btor')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Overwriting /tmp/cpu_test.v\n"
     ]
    }
   ],
   "source": [
    "%%file /tmp/cpu_test.v\n",
    "\n",
    "module cpu_test;\n",
    "    reg clk;\n",
    "    reg reset;\n",
    "    wire [7:0] output_signal;\n",
    "\n",
    "    // Instantiate your CPU module\n",
    "    /*\n",
    "    cpu my_cpu (\n",
    "        .clk(clk),\n",
    "        .reset(reset),\n",
    "        .output_signal(output_signal)\n",
    "    ); */\n",
    "    assign output_signal = 8'b10101010;\n",
    "\n",
    "    initial begin\n",
    "        clk = 0;\n",
    "        reset = 1;\n",
    "        #5 reset = 0;\n",
    "        #1000 $finish;\n",
    "    end\n",
    "\n",
    "    always #5 clk = ~clk;\n",
    "\n",
    "    always @(posedge clk) begin\n",
    "        // Simple example of ASCII visualization\n",
    "        $display(\"Cycle %d: Output signal = %b\", $time, output_signal);\n",
    "    end\n",
    "endmodule\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Cycle                    5: Output signal = 10101010\n",
      "Cycle                   15: Output signal = 10101010\n",
      "Cycle                   25: Output signal = 10101010\n",
      "Cycle                   35: Output signal = 10101010\n",
      "Cycle                   45: Output signal = 10101010\n",
      "Cycle                   55: Output signal = 10101010\n",
      "Cycle                   65: Output signal = 10101010\n",
      "Cycle                   75: Output signal = 10101010\n",
      "Cycle                   85: Output signal = 10101010\n",
      "Cycle                   95: Output signal = 10101010\n",
      "Cycle                  105: Output signal = 10101010\n",
      "Cycle                  115: Output signal = 10101010\n",
      "Cycle                  125: Output signal = 10101010\n",
      "Cycle                  135: Output signal = 10101010\n",
      "Cycle                  145: Output signal = 10101010\n",
      "Cycle                  155: Output signal = 10101010\n",
      "Cycle                  165: Output signal = 10101010\n",
      "Cycle                  175: Output signal = 10101010\n",
      "Cycle                  185: Output signal = 10101010\n",
      "Cycle                  195: Output signal = 10101010\n",
      "Cycle                  205: Output signal = 10101010\n",
      "Cycle                  215: Output signal = 10101010\n",
      "Cycle                  225: Output signal = 10101010\n",
      "Cycle                  235: Output signal = 10101010\n",
      "Cycle                  245: Output signal = 10101010\n",
      "Cycle                  255: Output signal = 10101010\n",
      "Cycle                  265: Output signal = 10101010\n",
      "Cycle                  275: Output signal = 10101010\n",
      "Cycle                  285: Output signal = 10101010\n",
      "Cycle                  295: Output signal = 10101010\n",
      "Cycle                  305: Output signal = 10101010\n",
      "Cycle                  315: Output signal = 10101010\n",
      "Cycle                  325: Output signal = 10101010\n",
      "Cycle                  335: Output signal = 10101010\n",
      "Cycle                  345: Output signal = 10101010\n",
      "Cycle                  355: Output signal = 10101010\n",
      "Cycle                  365: Output signal = 10101010\n",
      "Cycle                  375: Output signal = 10101010\n",
      "Cycle                  385: Output signal = 10101010\n",
      "Cycle                  395: Output signal = 10101010\n",
      "Cycle                  405: Output signal = 10101010\n",
      "Cycle                  415: Output signal = 10101010\n",
      "Cycle                  425: Output signal = 10101010\n",
      "Cycle                  435: Output signal = 10101010\n",
      "Cycle                  445: Output signal = 10101010\n",
      "Cycle                  455: Output signal = 10101010\n",
      "Cycle                  465: Output signal = 10101010\n",
      "Cycle                  475: Output signal = 10101010\n",
      "Cycle                  485: Output signal = 10101010\n",
      "Cycle                  495: Output signal = 10101010\n",
      "Cycle                  505: Output signal = 10101010\n",
      "Cycle                  515: Output signal = 10101010\n",
      "Cycle                  525: Output signal = 10101010\n",
      "Cycle                  535: Output signal = 10101010\n",
      "Cycle                  545: Output signal = 10101010\n",
      "Cycle                  555: Output signal = 10101010\n",
      "Cycle                  565: Output signal = 10101010\n",
      "Cycle                  575: Output signal = 10101010\n",
      "Cycle                  585: Output signal = 10101010\n",
      "Cycle                  595: Output signal = 10101010\n",
      "Cycle                  605: Output signal = 10101010\n",
      "Cycle                  615: Output signal = 10101010\n",
      "Cycle                  625: Output signal = 10101010\n",
      "Cycle                  635: Output signal = 10101010\n",
      "Cycle                  645: Output signal = 10101010\n",
      "Cycle                  655: Output signal = 10101010\n",
      "Cycle                  665: Output signal = 10101010\n",
      "Cycle                  675: Output signal = 10101010\n",
      "Cycle                  685: Output signal = 10101010\n",
      "Cycle                  695: Output signal = 10101010\n",
      "Cycle                  705: Output signal = 10101010\n",
      "Cycle                  715: Output signal = 10101010\n",
      "Cycle                  725: Output signal = 10101010\n",
      "Cycle                  735: Output signal = 10101010\n",
      "Cycle                  745: Output signal = 10101010\n",
      "Cycle                  755: Output signal = 10101010\n",
      "Cycle                  765: Output signal = 10101010\n",
      "Cycle                  775: Output signal = 10101010\n",
      "Cycle                  785: Output signal = 10101010\n",
      "Cycle                  795: Output signal = 10101010\n",
      "Cycle                  805: Output signal = 10101010\n",
      "Cycle                  815: Output signal = 10101010\n",
      "Cycle                  825: Output signal = 10101010\n",
      "Cycle                  835: Output signal = 10101010\n",
      "Cycle                  845: Output signal = 10101010\n",
      "Cycle                  855: Output signal = 10101010\n",
      "Cycle                  865: Output signal = 10101010\n",
      "Cycle                  875: Output signal = 10101010\n",
      "Cycle                  885: Output signal = 10101010\n",
      "Cycle                  895: Output signal = 10101010\n",
      "Cycle                  905: Output signal = 10101010\n",
      "Cycle                  915: Output signal = 10101010\n",
      "Cycle                  925: Output signal = 10101010\n",
      "Cycle                  935: Output signal = 10101010\n",
      "Cycle                  945: Output signal = 10101010\n",
      "Cycle                  955: Output signal = 10101010\n",
      "Cycle                  965: Output signal = 10101010\n",
      "Cycle                  975: Output signal = 10101010\n",
      "Cycle                  985: Output signal = 10101010\n",
      "Cycle                  995: Output signal = 10101010\n",
      "/tmp/cpu_test.v:20: $finish called at 1005 (1s)\n",
      "Cycle                 1005: Output signal = 10101010\n"
     ]
    }
   ],
   "source": [
    "%%bash\n",
    "iverilog -o /tmp/cpu_test.vvp /tmp/cpu_test.v\n",
    "vvp /tmp/cpu_test.vvp"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "https://github.com/cocotb/cocotb\n",
    "\n",
    "Oh. cocotb ius like a testbench. It uses icarus. Hmm. but maybe its an interface to icarus"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Overwriting /tmp/LUT2.v\n"
     ]
    }
   ],
   "source": [
    "%%file /tmp/LUT2.v\n",
    "// What does this do?\n",
    "`default_nettype none\n",
    "module LUT2(input A, B, output Z);\n",
    "    parameter [3:0] init = 4'h0;\n",
    "    wire [1:0] s1 = B ?     init[ 3:2] :     init[1:0];\n",
    "    assign Z =      A ?          s1[1] :         s1[0];\n",
    "endmodule"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Overwriting /tmp/yoscript.ys\n"
     ]
    }
   ],
   "source": [
    "%%file /tmp/yoscript.ys\n",
    "read_verilog /tmp/LUT2.v"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.42 (git sha1 9b6afcf3f, ccache clang 14.0.0-1ubuntu1.1 -Os -flto -flto)\n",
      "\n",
      "-- Parsing `/tmp/LUT2.v' using frontend ` -vlog2k' --\n",
      "ERROR: Can't open input file `/tmp/LUT2.v' for reading: No such file or directory\n"
     ]
    }
   ],
   "source": [
    "! yowasp-yosys -p read_verilog /tmp/LUT2.v #-s /tmp/yoscript.ys"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "hmm. Looks like boolector or bitwuzla python bindings might support parsing btor2\n",
    "https://bitwuzla.github.io/docs/python/interface.html#bitwuzla.Parser.parse\n",
    "https://boolector.github.io/docs/boolector.html#pyboolector.Boolector.Parse"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Writing /tmp/fifo.v\n"
     ]
    }
   ],
   "source": [
    "%%file /tmp/fifo.v\n",
    "\n",
    "// address generator/counter\n",
    "module addr_gen \n",
    "#(  parameter MAX_DATA=256,\n",
    "\tlocalparam AWIDTH = $clog2(MAX_DATA)\n",
    ") ( input en, clk, rst,\n",
    "\toutput reg [AWIDTH-1:0] addr\n",
    ");\n",
    "\tinitial addr <= 0;\n",
    "\n",
    "\t// async reset\n",
    "\t// increment address when enabled\n",
    "\talways @(posedge clk or posedge rst)\n",
    "\t\tif (rst)\n",
    "\t\t\taddr <= 0;\n",
    "\t\telse if (en) begin\n",
    "\t\t\tif (addr == MAX_DATA-1)\n",
    "\t\t\t\taddr <= 0;\n",
    "\t\t\telse\n",
    "\t\t\t\taddr <= addr + 1;\n",
    "\t\tend\n",
    "endmodule //addr_gen\n",
    "\n",
    "// Define our top level fifo entity\n",
    "module fifo \n",
    "#(  parameter MAX_DATA=256,\n",
    "\tlocalparam AWIDTH = $clog2(MAX_DATA)\n",
    ") ( input wen, ren, clk, rst,\n",
    "\tinput [7:0] wdata,\n",
    "\toutput reg [7:0] rdata,\n",
    "\toutput reg [AWIDTH:0] count\n",
    ");\n",
    "\t// fifo storage\n",
    "\t// sync read before write\n",
    "\twire [AWIDTH-1:0] waddr, raddr;\n",
    "\treg [7:0] data [MAX_DATA-1:0];\n",
    "\talways @(posedge clk) begin\n",
    "\t\tif (wen)\n",
    "\t\t\tdata[waddr] <= wdata;\n",
    "\t\trdata <= data[raddr];\n",
    "\tend // storage\n",
    "\n",
    "\t// addr_gen for both write and read addresses\n",
    "\taddr_gen #(.MAX_DATA(MAX_DATA))\n",
    "\tfifo_writer (\n",
    "\t\t.en     (wen),\n",
    "\t\t.clk    (clk),\n",
    "\t\t.rst    (rst),\n",
    "\t\t.addr   (waddr)\n",
    "\t);\n",
    "\n",
    "\taddr_gen #(.MAX_DATA(MAX_DATA))\n",
    "\tfifo_reader (\n",
    "\t\t.en     (ren),\n",
    "\t\t.clk    (clk),\n",
    "\t\t.rst    (rst),\n",
    "\t\t.addr   (raddr)\n",
    "\t);\n",
    "\n",
    "\t// status signals\n",
    "\tinitial count <= 0;\n",
    "\n",
    "\talways @(posedge clk or posedge rst) begin\n",
    "\t\tif (rst)\n",
    "\t\t\tcount <= 0;\n",
    "\t\telse if (wen && !ren)\n",
    "\t\t\tcount <= count + 1;\n",
    "\t\telse if (ren && !wen)\n",
    "\t\t\tcount <= count - 1;\n",
    "\tend\n",
    "\n",
    "endmodule"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "/bin/bash: line 1: yosys: command not found\n"
     ]
    }
   ],
   "source": [
    "! yosys /tmp/fifo.v"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Vivado\n",
    "\n",
    "\n",
    "So people mostly use TCL and no gui mode?\n",
    "https://www.xilinx.com/support/documents/sw_manuals/xilinx2022_1/ug835-vivado-tcl-commands.pdf\n",
    "\n",
    "```\n",
    "Vivado% help\n",
    "Vivado% help get_*\n",
    "```\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "%%bash\n",
    "~/Xilinx/Vivado/2024.1/bin/vivado -mode tcl # interactive\n",
    "vivado -mode batch -source <your_Tcl_script>"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Overwriting /tmp/counter.v\n"
     ]
    }
   ],
   "source": [
    "%%file /tmp/counter.v\n",
    "module counter(\n",
    "    input clk,\n",
    "    input reset,\n",
    "    output reg [3:0] count\n",
    ");\n",
    "\n",
    "always @(posedge clk or posedge reset) begin\n",
    "    if (reset)\n",
    "        count <= 4'b0000;\n",
    "    else\n",
    "        count <= count + 1;\n",
    "end\n",
    "\n",
    "endmodule\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Writing /tmp/counter_tb.v\n"
     ]
    }
   ],
   "source": [
    "%%file /tmp/counter_tb.v\n",
    "`timescale 1ns / 1ps\n",
    "\n",
    "module counter_tb;\n",
    "    reg clk;\n",
    "    reg reset;\n",
    "    wire [3:0] count;\n",
    "\n",
    "    // Instantiate the counter module\n",
    "    counter uut (\n",
    "        .clk(clk),\n",
    "        .reset(reset),\n",
    "        .count(count)\n",
    "    );\n",
    "\n",
    "    // Generate a clock signal\n",
    "    initial begin\n",
    "        clk = 0;\n",
    "        forever #5 clk = ~clk; // 10ns period clock\n",
    "    end\n",
    "\n",
    "    // Stimulate the design\n",
    "    initial begin\n",
    "        reset = 1;\n",
    "        #10; // Hold reset for 10ns\n",
    "        reset = 0;\n",
    "        #100; // Run simulation for 100ns\n",
    "        $finish;\n",
    "    end\n",
    "\n",
    "    // Monitor the outputs\n",
    "    initial begin\n",
    "        $monitor(\"At time %t, count = %b\", $time, count);\n",
    "    end\n",
    "\n",
    "endmodule\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Overwriting /tmp/build.tcl\n"
     ]
    }
   ],
   "source": [
    "%%file /tmp/build.tcl\n",
    "# non_project_build.tcl\n",
    "\n",
    "# Set the part number for the target FPGA\n",
    "set part_name \"xc7a100tcsg324-1\"\n",
    "cd /tmp/\n",
    "\n",
    "# Read the Verilog file\n",
    "read_verilog \"/tmp/counter.v\"\n",
    "\n",
    "# Set the target device\n",
    "synth_design -top counter -part $part_name\n",
    "\n",
    "# Run implementation\n",
    "opt_design\n",
    "place_design\n",
    "route_design\n",
    "\n",
    "# Write the bitstream\n",
    "#write_bitstream -force \"counter.bit\"\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "****** Vivado v2024.1.1 (64-bit)\n",
      "  **** SW Build 5094488 on Fri Jun 14 08:57:50 MDT 2024\n",
      "  **** IP Build 5091682 on Fri Jun 14 16:55:04 MDT 2024\n",
      "  **** SharedData Build 5094118 on Fri Jun 14 01:09:43 MDT 2024\n",
      "  **** Start of session at: Fri Aug 30 10:09:44 2024\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.\n",
      "\n",
      "source /tmp/build.tcl\n",
      "# set part_name \"xc7a100tcsg324-1\"\n",
      "# cd /tmp/\n",
      "# read_verilog \"/tmp/counter.v\"\n",
      "# synth_design -top counter -part $part_name\n",
      "Command: synth_design -top counter -part xc7a100tcsg324-1\n",
      "Starting synth_design\n",
      "Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'\n",
      "INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'\n",
      "INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.\n",
      "INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes\n",
      "INFO: [Synth 8-7075] Helper process launched with PID 3854840\n",
      "---------------------------------------------------------------------------------\n",
      "Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1790.098 ; gain = 377.773 ; free physical = 1434 ; free virtual = 32083\n",
      "---------------------------------------------------------------------------------\n",
      "INFO: [Synth 8-6157] synthesizing module 'counter' [/tmp/counter.v:1]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/tmp/counter.v:1]\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1866.035 ; gain = 453.711 ; free physical = 1347 ; free virtual = 32000\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1880.879 ; gain = 468.555 ; free physical = 1352 ; free virtual = 32005\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Loading Part and Timing Information\n",
      "---------------------------------------------------------------------------------\n",
      "Loading part: xc7a100tcsg324-1\n",
      "INFO: [Device 21-403] Loading part xc7a100tcsg324-1\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1888.883 ; gain = 476.559 ; free physical = 1351 ; free virtual = 32004\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1899.859 ; gain = 487.535 ; free physical = 1339 ; free virtual = 31993\n",
      "---------------------------------------------------------------------------------\n",
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start RTL Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input    4 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                4 Bit    Registers := 1     \n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Part Resource Summary\n",
      "---------------------------------------------------------------------------------\n",
      "INFO: [Device 21-9227] Part: xc7a100tcsg324-1 does not have CEAM library.\n",
      "Part Resources:\n",
      "DSPs: 240 (col length:80)\n",
      "BRAMs: 270 (col length: RAMB18 80 RAMB36 40)\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Part Resource Summary\n",
      "---------------------------------------------------------------------------------\n",
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start Cross Boundary and Area Optimization\n",
      "---------------------------------------------------------------------------------\n",
      "WARNING: [Synth 8-7080] Parallel synthesis criteria is not met\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2031.242 ; gain = 618.918 ; free physical = 1185 ; free virtual = 31837\n",
      "---------------------------------------------------------------------------------\n",
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start Timing Optimization\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2031.242 ; gain = 618.918 ; free physical = 1182 ; free virtual = 31833\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Technology Mapping\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2031.242 ; gain = 618.918 ; free physical = 1181 ; free virtual = 31833\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Flattening Before IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Flattening Before IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Final Netlist Cleanup\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Final Netlist Cleanup\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2031.242 ; gain = 618.918 ; free physical = 1232 ; free virtual = 31881\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Instances\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2031.242 ; gain = 618.918 ; free physical = 1232 ; free virtual = 31881\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Rebuilding User Hierarchy\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2031.242 ; gain = 618.918 ; free physical = 1232 ; free virtual = 31881\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Ports\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2031.242 ; gain = 618.918 ; free physical = 1232 ; free virtual = 31881\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Handling Custom Attributes\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2031.242 ; gain = 618.918 ; free physical = 1232 ; free virtual = 31881\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Nets\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2031.242 ; gain = 618.918 ; free physical = 1232 ; free virtual = 31881\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Writing Synthesis Report\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report BlackBoxes: \n",
      "+-+--------------+----------+\n",
      "| |BlackBox name |Instances |\n",
      "+-+--------------+----------+\n",
      "+-+--------------+----------+\n",
      "\n",
      "Report Cell Usage: \n",
      "+------+-----+------+\n",
      "|      |Cell |Count |\n",
      "+------+-----+------+\n",
      "|1     |BUFG |     1|\n",
      "|2     |LUT1 |     1|\n",
      "|3     |LUT2 |     1|\n",
      "|4     |LUT3 |     1|\n",
      "|5     |LUT4 |     1|\n",
      "|6     |FDCE |     4|\n",
      "|7     |IBUF |     2|\n",
      "|8     |OBUF |     4|\n",
      "+------+-----+------+\n",
      "\n",
      "Report Instance Areas: \n",
      "+------+---------+-------+------+\n",
      "|      |Instance |Module |Cells |\n",
      "+------+---------+-------+------+\n",
      "|1     |top      |       |    15|\n",
      "+------+---------+-------+------+\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2031.242 ; gain = 618.918 ; free physical = 1232 ; free virtual = 31881\n",
      "---------------------------------------------------------------------------------\n",
      "Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.\n",
      "Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2031.242 ; gain = 618.918 ; free physical = 1231 ; free virtual = 31881\n",
      "Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2031.250 ; gain = 618.918 ; free physical = 1231 ; free virtual = 31880\n",
      "INFO: [Project 1-571] Translating synthesized netlist\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2041.148 ; gain = 0.000 ; free physical = 1527 ; free virtual = 32176\n",
      "INFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2174.863 ; gain = 0.000 ; free physical = 1488 ; free virtual = 32139\n",
      "INFO: [Project 1-111] Unisim Transformation Summary:\n",
      "No Unisim elements were transformed.\n",
      "\n",
      "Synth Design complete | Checksum: f56ed242\n",
      "INFO: [Common 17-83] Releasing license: Synthesis\n",
      "13 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "synth_design completed successfully\n",
      "synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2174.863 ; gain = 762.543 ; free physical = 1486 ; free virtual = 32137\n",
      "INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1339.173; main = 1339.173; forked = 0.000\n",
      "INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 2174.867; main = 2174.867; forked = 0.000\n",
      "# opt_design\n",
      "Command: opt_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'\n",
      "Running DRC as a precondition to command opt_design\n",
      "\n",
      "Starting DRC Task\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Project 1-461] DRC finished with 0 Errors\n",
      "INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.\n",
      "\n",
      "Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2238.895 ; gain = 64.031 ; free physical = 1483 ; free virtual = 32134\n",
      "\n",
      "Starting Cache Timing Information Task\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Ending Cache Timing Information Task | Checksum: 2696f9ddd\n",
      "\n",
      "Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2475.848 ; gain = 236.953 ; free physical = 1296 ; free virtual = 31948\n",
      "\n",
      "Starting Logic Optimization Task\n",
      "\n",
      "Phase 1 Initialization\n",
      "\n",
      "Phase 1.1 Core Generation And Design Setup\n",
      "Phase 1.1 Core Generation And Design Setup | Checksum: 2696f9ddd\n",
      "\n",
      "Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2730.785 ; gain = 0.000 ; free physical = 1017 ; free virtual = 31669\n",
      "\n",
      "Phase 1.2 Setup Constraints And Sort Netlist\n",
      "Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2696f9ddd\n",
      "\n",
      "Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2730.785 ; gain = 0.000 ; free physical = 1017 ; free virtual = 31669\n",
      "Phase 1 Initialization | Checksum: 2696f9ddd\n",
      "\n",
      "Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2730.785 ; gain = 0.000 ; free physical = 1017 ; free virtual = 31669\n",
      "\n",
      "Phase 2 Timer Update And Timing Data Collection\n",
      "\n",
      "Phase 2.1 Timer Update\n",
      "Phase 2.1 Timer Update | Checksum: 2696f9ddd\n",
      "\n",
      "Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2730.785 ; gain = 0.000 ; free physical = 1017 ; free virtual = 31669\n",
      "\n",
      "Phase 2.2 Timing Data Collection\n",
      "Phase 2.2 Timing Data Collection | Checksum: 2696f9ddd\n",
      "\n",
      "Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2730.785 ; gain = 0.000 ; free physical = 1017 ; free virtual = 31669\n",
      "Phase 2 Timer Update And Timing Data Collection | Checksum: 2696f9ddd\n",
      "\n",
      "Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2730.785 ; gain = 0.000 ; free physical = 1017 ; free virtual = 31669\n",
      "\n",
      "Phase 3 Retarget\n",
      "INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0\n",
      "INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\n",
      "INFO: [Opt 31-49] Retargeted 0 cell(s).\n",
      "Phase 3 Retarget | Checksum: 2696f9ddd\n",
      "\n",
      "Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2730.785 ; gain = 0.000 ; free physical = 1017 ; free virtual = 31669\n",
      "Retarget | Checksum: 2696f9ddd\n",
      "INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells\n",
      "\n",
      "Phase 4 Constant propagation\n",
      "INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\n",
      "Phase 4 Constant propagation | Checksum: 2696f9ddd\n",
      "\n",
      "Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2730.785 ; gain = 0.000 ; free physical = 1017 ; free virtual = 31669\n",
      "Constant propagation | Checksum: 2696f9ddd\n",
      "INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells\n",
      "\n",
      "Phase 5 Sweep\n",
      "Phase 5 Sweep | Checksum: 2696f9ddd\n",
      "\n",
      "Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2730.785 ; gain = 0.000 ; free physical = 1017 ; free virtual = 31669\n",
      "Sweep | Checksum: 2696f9ddd\n",
      "INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells\n",
      "\n",
      "Phase 6 BUFG optimization\n",
      "Phase 6 BUFG optimization | Checksum: 2696f9ddd\n",
      "\n",
      "Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2762.801 ; gain = 32.016 ; free physical = 1016 ; free virtual = 31668\n",
      "BUFG optimization | Checksum: 2696f9ddd\n",
      "INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.\n",
      "\n",
      "Phase 7 Shift Register Optimization\n",
      "INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs\n",
      "Phase 7 Shift Register Optimization | Checksum: 2696f9ddd\n",
      "\n",
      "Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2762.801 ; gain = 32.016 ; free physical = 1016 ; free virtual = 31668\n",
      "Shift Register Optimization | Checksum: 2696f9ddd\n",
      "INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells\n",
      "\n",
      "Phase 8 Post Processing Netlist\n",
      "Phase 8 Post Processing Netlist | Checksum: 2696f9ddd\n",
      "\n",
      "Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2762.801 ; gain = 32.016 ; free physical = 1016 ; free virtual = 31668\n",
      "Post Processing Netlist | Checksum: 2696f9ddd\n",
      "INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells\n",
      "\n",
      "Phase 9 Finalization\n",
      "\n",
      "Phase 9.1 Finalizing Design Cores and Updating Shapes\n",
      "Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2696f9ddd\n",
      "\n",
      "Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2762.801 ; gain = 32.016 ; free physical = 1016 ; free virtual = 31668\n",
      "\n",
      "Phase 9.2 Verifying Netlist Connectivity\n",
      "\n",
      "Starting Connectivity Check Task\n",
      "\n",
      "Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2762.801 ; gain = 0.000 ; free physical = 1016 ; free virtual = 31668\n",
      "Phase 9.2 Verifying Netlist Connectivity | Checksum: 2696f9ddd\n",
      "\n",
      "Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2762.801 ; gain = 32.016 ; free physical = 1016 ; free virtual = 31668\n",
      "Phase 9 Finalization | Checksum: 2696f9ddd\n",
      "\n",
      "Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2762.801 ; gain = 32.016 ; free physical = 1016 ; free virtual = 31668\n",
      "Opt_design Change Summary\n",
      "=========================\n",
      "\n",
      "\n",
      "-------------------------------------------------------------------------------------------------------------------------\n",
      "|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |\n",
      "-------------------------------------------------------------------------------------------------------------------------\n",
      "|  Retarget                     |               0  |               0  |                                              0  |\n",
      "|  Constant propagation         |               0  |               0  |                                              0  |\n",
      "|  Sweep                        |               0  |               0  |                                              0  |\n",
      "|  BUFG optimization            |               0  |               0  |                                              0  |\n",
      "|  Shift Register Optimization  |               0  |               0  |                                              0  |\n",
      "|  Post Processing Netlist      |               0  |               0  |                                              0  |\n",
      "-------------------------------------------------------------------------------------------------------------------------\n",
      "\n",
      "\n",
      "Ending Logic Optimization Task | Checksum: 2696f9ddd\n",
      "\n",
      "Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2762.801 ; gain = 32.016 ; free physical = 1016 ; free virtual = 31668\n",
      "\n",
      "Starting Power Optimization Task\n",
      "INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.\n",
      "Ending Power Optimization Task | Checksum: 2696f9ddd\n",
      "\n",
      "Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2762.801 ; gain = 0.000 ; free physical = 1025 ; free virtual = 31676\n",
      "\n",
      "Starting Final Cleanup Task\n",
      "Ending Final Cleanup Task | Checksum: 2696f9ddd\n",
      "\n",
      "Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2762.801 ; gain = 0.000 ; free physical = 1025 ; free virtual = 31676\n",
      "\n",
      "Starting Netlist Obfuscation Task\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2762.801 ; gain = 0.000 ; free physical = 1025 ; free virtual = 31676\n",
      "Ending Netlist Obfuscation Task | Checksum: 2696f9ddd\n",
      "\n",
      "Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2762.801 ; gain = 0.000 ; free physical = 1025 ; free virtual = 31676\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "opt_design completed successfully\n",
      "opt_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2762.801 ; gain = 587.938 ; free physical = 1025 ; free virtual = 31676\n",
      "# place_design\n",
      "Command: place_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors\n",
      "INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.\n",
      "Running DRC as a precondition to command place_design\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors\n",
      "INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.\n",
      "INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs\n",
      "\n",
      "Starting Placer Task\n",
      "\n",
      "Phase 1 Placer Initialization\n",
      "\n",
      "Phase 1.1 Placer Initialization Netlist Sorting\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2794.816 ; gain = 0.000 ; free physical = 1011 ; free virtual = 31663\n",
      "Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17400cb9b\n",
      "\n",
      "Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2794.816 ; gain = 0.000 ; free physical = 1011 ; free virtual = 31663\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2794.816 ; gain = 0.000 ; free physical = 1011 ; free virtual = 31663\n",
      "\n",
      "Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fb21696a\n",
      "\n",
      "Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2794.816 ; gain = 0.000 ; free physical = 1011 ; free virtual = 31663\n",
      "\n",
      "Phase 1.3 Build Placer Netlist Model\n",
      "Phase 1.3 Build Placer Netlist Model | Checksum: 1ac0c594b\n",
      "\n",
      "Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2794.816 ; gain = 0.000 ; free physical = 1010 ; free virtual = 31662\n",
      "\n",
      "Phase 1.4 Constrain Clocks/Macros\n",
      "Phase 1.4 Constrain Clocks/Macros | Checksum: 1ac0c594b\n",
      "\n",
      "Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2794.816 ; gain = 0.000 ; free physical = 1010 ; free virtual = 31662\n",
      "Phase 1 Placer Initialization | Checksum: 1ac0c594b\n",
      "\n",
      "Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2794.816 ; gain = 0.000 ; free physical = 1010 ; free virtual = 31662\n",
      "\n",
      "Phase 2 Global Placement\n",
      "\n",
      "Phase 2.1 Floorplanning\n",
      "Phase 2.1 Floorplanning | Checksum: 1ac0c594b\n",
      "\n",
      "Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2794.816 ; gain = 0.000 ; free physical = 1010 ; free virtual = 31662\n",
      "\n",
      "Phase 2.2 Update Timing before SLR Path Opt\n",
      "Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1ac0c594b\n",
      "\n",
      "Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2794.816 ; gain = 0.000 ; free physical = 1010 ; free virtual = 31662\n",
      "\n",
      "Phase 2.3 Post-Processing in Floorplanning\n",
      "Phase 2.3 Post-Processing in Floorplanning | Checksum: 1ac0c594b\n",
      "\n",
      "Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2794.816 ; gain = 0.000 ; free physical = 1010 ; free virtual = 31662\n",
      "\n",
      "Phase 2.4 Global Placement Core\n",
      "WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.\n",
      "Phase 2.4 Global Placement Core | Checksum: 1ec5edaeb\n",
      "\n",
      "Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2794.816 ; gain = 0.000 ; free physical = 998 ; free virtual = 31650\n",
      "Phase 2 Global Placement | Checksum: 1ec5edaeb\n",
      "\n",
      "Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2794.816 ; gain = 0.000 ; free physical = 998 ; free virtual = 31650\n",
      "\n",
      "Phase 3 Detail Placement\n",
      "\n",
      "Phase 3.1 Commit Multi Column Macros\n",
      "Phase 3.1 Commit Multi Column Macros | Checksum: 1ec5edaeb\n",
      "\n",
      "Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2794.816 ; gain = 0.000 ; free physical = 998 ; free virtual = 31650\n",
      "\n",
      "Phase 3.2 Commit Most Macros & LUTRAMs\n",
      "Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1d04d45c3\n",
      "\n",
      "Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2794.816 ; gain = 0.000 ; free physical = 998 ; free virtual = 31650\n",
      "\n",
      "Phase 3.3 Area Swap Optimization\n",
      "Phase 3.3 Area Swap Optimization | Checksum: 1f03093e3\n",
      "\n",
      "Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2794.816 ; gain = 0.000 ; free physical = 998 ; free virtual = 31650\n",
      "\n",
      "Phase 3.4 Pipeline Register Optimization\n",
      "Phase 3.4 Pipeline Register Optimization | Checksum: 1f03093e3\n",
      "\n",
      "Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2794.816 ; gain = 0.000 ; free physical = 998 ; free virtual = 31650\n",
      "\n",
      "Phase 3.5 Small Shape Detail Placement\n",
      "Phase 3.5 Small Shape Detail Placement | Checksum: 239ce74c4\n",
      "\n",
      "Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2794.816 ; gain = 0.000 ; free physical = 995 ; free virtual = 31647\n",
      "\n",
      "Phase 3.6 Re-assign LUT pins\n",
      "Phase 3.6 Re-assign LUT pins | Checksum: 239ce74c4\n",
      "\n",
      "Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2794.816 ; gain = 0.000 ; free physical = 995 ; free virtual = 31647\n",
      "\n",
      "Phase 3.7 Pipeline Register Optimization\n",
      "Phase 3.7 Pipeline Register Optimization | Checksum: 239ce74c4\n",
      "\n",
      "Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2794.816 ; gain = 0.000 ; free physical = 995 ; free virtual = 31647\n",
      "Phase 3 Detail Placement | Checksum: 239ce74c4\n",
      "\n",
      "Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2794.816 ; gain = 0.000 ; free physical = 995 ; free virtual = 31647\n",
      "\n",
      "Phase 4 Post Placement Optimization and Clean-Up\n",
      "\n",
      "Phase 4.1 Post Commit Optimization\n",
      "Phase 4.1 Post Commit Optimization | Checksum: 239ce74c4\n",
      "\n",
      "Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2794.816 ; gain = 0.000 ; free physical = 995 ; free virtual = 31647\n",
      "\n",
      "Phase 4.2 Post Placement Cleanup\n",
      "Phase 4.2 Post Placement Cleanup | Checksum: 239ce74c4\n",
      "\n",
      "Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2794.816 ; gain = 0.000 ; free physical = 995 ; free virtual = 31647\n",
      "\n",
      "Phase 4.3 Placer Reporting\n",
      "\n",
      "Phase 4.3.1 Print Estimated Congestion\n",
      "INFO: [Place 30-612] Post-Placement Estimated Congestion \n",
      " ____________________________________________________\n",
      "|           | Global Congestion | Short Congestion  |\n",
      "| Direction | Region Size       | Region Size       |\n",
      "|___________|___________________|___________________|\n",
      "|      North|                1x1|                1x1|\n",
      "|___________|___________________|___________________|\n",
      "|      South|                1x1|                1x1|\n",
      "|___________|___________________|___________________|\n",
      "|       East|                1x1|                1x1|\n",
      "|___________|___________________|___________________|\n",
      "|       West|                1x1|                1x1|\n",
      "|___________|___________________|___________________|\n",
      "\n",
      "Phase 4.3.1 Print Estimated Congestion | Checksum: 239ce74c4\n",
      "\n",
      "Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2794.816 ; gain = 0.000 ; free physical = 995 ; free virtual = 31647\n",
      "Phase 4.3 Placer Reporting | Checksum: 239ce74c4\n",
      "\n",
      "Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2794.816 ; gain = 0.000 ; free physical = 995 ; free virtual = 31647\n",
      "\n",
      "Phase 4.4 Final Placement Cleanup\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2794.816 ; gain = 0.000 ; free physical = 995 ; free virtual = 31647\n",
      "\n",
      "Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2794.816 ; gain = 0.000 ; free physical = 995 ; free virtual = 31647\n",
      "Phase 4 Post Placement Optimization and Clean-Up | Checksum: 212aaf1e1\n",
      "\n",
      "Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2794.816 ; gain = 0.000 ; free physical = 995 ; free virtual = 31647\n",
      "Ending Placer Task | Checksum: 18200c651\n",
      "\n",
      "Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2794.816 ; gain = 0.000 ; free physical = 995 ; free virtual = 31647\n",
      "11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "place_design completed successfully\n",
      "# route_design\n",
      "Command: route_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'\n",
      "Running DRC as a precondition to command route_design\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors\n",
      "INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.\n",
      "\n",
      "\n",
      "Starting Routing Task\n",
      "INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs\n",
      "\n",
      "Phase 1 Build RT Design\n",
      "Checksum: PlaceDB: cb9a0fa1 ConstDB: 0 ShapeSum: 494571a RouteDB: b1d25f96\n",
      "Post Restoration Checksum: NetGraph: 293e10b4 | NumContArr: 8ac3894f | Constraints: c2a8fa9d | Timing: c2a8fa9d\n",
      "Phase 1 Build RT Design | Checksum: 239538f3d\n",
      "\n",
      "Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2795.820 ; gain = 0.000 ; free physical = 879 ; free virtual = 31531\n",
      "\n",
      "Phase 2 Router Initialization\n",
      "INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.\n",
      "\n",
      "Phase 2.1 Fix Topology Constraints\n",
      "Phase 2.1 Fix Topology Constraints | Checksum: 239538f3d\n",
      "\n",
      "Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2795.820 ; gain = 0.000 ; free physical = 879 ; free virtual = 31531\n",
      "\n",
      "Phase 2.2 Pre Route Cleanup\n",
      "Phase 2.2 Pre Route Cleanup | Checksum: 239538f3d\n",
      "\n",
      "Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2795.820 ; gain = 0.000 ; free physical = 879 ; free virtual = 31531\n",
      " Number of Nodes with overlaps = 0\n",
      "\n",
      "Router Utilization Summary\n",
      "  Global Vertical Routing Utilization    = 0 %\n",
      "  Global Horizontal Routing Utilization  = 0 %\n",
      "  Routable Net Status*\n",
      "  *Does not include unroutable nets such as driverless and loadless.\n",
      "  Run report_route_status for detailed report.\n",
      "  Number of Failed Nets               = 5\n",
      "    (Failed Nets is the sum of unrouted and partially routed nets)\n",
      "  Number of Unrouted Nets             = 5\n",
      "  Number of Partially Routed Nets     = 0\n",
      "  Number of Node Overlaps             = 0\n",
      "\n",
      "Phase 2 Router Initialization | Checksum: 197371ed6\n",
      "\n",
      "Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2795.820 ; gain = 0.000 ; free physical = 880 ; free virtual = 31537\n",
      "\n",
      "Phase 3 Global Routing\n",
      "Phase 3 Global Routing | Checksum: 197371ed6\n",
      "\n",
      "Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2795.820 ; gain = 0.000 ; free physical = 880 ; free virtual = 31537\n",
      "\n",
      "Phase 4 Initial Routing\n",
      "\n",
      "Phase 4.1 Initial Net Routing Pass\n",
      "Phase 4.1 Initial Net Routing Pass | Checksum: 308d133f5\n",
      "\n",
      "Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2795.820 ; gain = 0.000 ; free physical = 879 ; free virtual = 31536\n",
      "Phase 4 Initial Routing | Checksum: 308d133f5\n",
      "\n",
      "Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2795.820 ; gain = 0.000 ; free physical = 879 ; free virtual = 31536\n",
      "\n",
      "Phase 5 Rip-up And Reroute\n",
      "\n",
      "Phase 5.1 Global Iteration 0\n",
      " Number of Nodes with overlaps = 0\n",
      "Phase 5.1 Global Iteration 0 | Checksum: 35930a987\n",
      "\n",
      "Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2795.820 ; gain = 0.000 ; free physical = 879 ; free virtual = 31536\n",
      "Phase 5 Rip-up And Reroute | Checksum: 35930a987\n",
      "\n",
      "Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2795.820 ; gain = 0.000 ; free physical = 879 ; free virtual = 31536\n",
      "\n",
      "Phase 6 Delay and Skew Optimization\n",
      "Phase 6 Delay and Skew Optimization | Checksum: 35930a987\n",
      "\n",
      "Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2795.820 ; gain = 0.000 ; free physical = 883 ; free virtual = 31539\n",
      "\n",
      "Phase 7 Post Hold Fix\n",
      "\n",
      "Phase 7.1 Hold Fix Iter\n",
      "Phase 7.1 Hold Fix Iter | Checksum: 35930a987\n",
      "\n",
      "Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2795.820 ; gain = 0.000 ; free physical = 883 ; free virtual = 31539\n",
      "Phase 7 Post Hold Fix | Checksum: 35930a987\n",
      "\n",
      "Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2795.820 ; gain = 0.000 ; free physical = 883 ; free virtual = 31539\n",
      "\n",
      "Phase 8 Route finalize\n",
      "\n",
      "Router Utilization Summary\n",
      "  Global Vertical Routing Utilization    = 0.000304652 %\n",
      "  Global Horizontal Routing Utilization  = 0.000852515 %\n",
      "  Routable Net Status*\n",
      "  *Does not include unroutable nets such as driverless and loadless.\n",
      "  Run report_route_status for detailed report.\n",
      "  Number of Failed Nets               = 0\n",
      "    (Failed Nets is the sum of unrouted and partially routed nets)\n",
      "  Number of Unrouted Nets             = 0\n",
      "  Number of Partially Routed Nets     = 0\n",
      "  Number of Node Overlaps             = 0\n",
      "\n",
      "\n",
      "--GLOBAL Congestion:\n",
      "Utilization threshold used for congestion level computation: 0.85\n",
      "Congestion Report\n",
      "North Dir 1x1 Area, Max Cong = 1.8018%, No Congested Regions.\n",
      "South Dir 1x1 Area, Max Cong = 0.900901%, No Congested Regions.\n",
      "East Dir 1x1 Area, Max Cong = 1.47059%, No Congested Regions.\n",
      "West Dir 1x1 Area, Max Cong = 5.88235%, No Congested Regions.\n",
      "\n",
      "------------------------------\n",
      "Reporting congestion hotspots\n",
      "------------------------------\n",
      "Direction: North\n",
      "----------------\n",
      "Congested clusters found at Level 0\n",
      "Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0\n",
      "Direction: South\n",
      "----------------\n",
      "Congested clusters found at Level 0\n",
      "Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0\n",
      "Direction: East\n",
      "----------------\n",
      "Congested clusters found at Level 0\n",
      "Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0\n",
      "Direction: West\n",
      "----------------\n",
      "Congested clusters found at Level 0\n",
      "Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0\n",
      "\n",
      "Phase 8 Route finalize | Checksum: 35930a987\n",
      "\n",
      "Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2795.820 ; gain = 0.000 ; free physical = 883 ; free virtual = 31539\n",
      "\n",
      "Phase 9 Verifying routed nets\n",
      "\n",
      " Verification completed successfully\n",
      "Phase 9 Verifying routed nets | Checksum: 35930a987\n",
      "\n",
      "Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2795.820 ; gain = 0.000 ; free physical = 883 ; free virtual = 31539\n",
      "\n",
      "Phase 10 Depositing Routes\n",
      "Phase 10 Depositing Routes | Checksum: 2dcca7987\n",
      "\n",
      "Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2795.820 ; gain = 0.000 ; free physical = 883 ; free virtual = 31539\n",
      "\n",
      "Phase 11 Post Process Routing\n",
      "Phase 11 Post Process Routing | Checksum: 2dcca7987\n",
      "\n",
      "Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2795.820 ; gain = 0.000 ; free physical = 883 ; free virtual = 31539\n",
      "Total Elapsed time in route_design: 11.57 secs\n",
      "\n",
      "Phase 12 Post-Route Event Processing\n",
      "Phase 12 Post-Route Event Processing | Checksum: 17a24c8aa\n",
      "\n",
      "Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2795.820 ; gain = 0.000 ; free physical = 883 ; free virtual = 31539\n",
      "INFO: [Route 35-16] Router Completed Successfully\n",
      "Ending Routing Task | Checksum: 17a24c8aa\n",
      "\n",
      "Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2795.820 ; gain = 0.000 ; free physical = 883 ; free virtual = 31539\n",
      "\n",
      "Routing Is Done.\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "route_design completed successfully\n",
      "route_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2795.820 ; gain = 1.004 ; free physical = 882 ; free virtual = 31539\n",
      "INFO: [Common 17-206] Exiting Vivado at Fri Aug 30 10:10:20 2024...\n"
     ]
    }
   ],
   "source": [
    "!~/Xilinx/Vivado/2024.1/bin/vivado -mode batch -nojournal -source /tmp/build.tcl"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## arty\n",
    "\n",
    "https://digilent.com/reference/programmable-logic/arty-a7/start\n",
    "\n",
    "https://www.youtube.com/watch?v=Grs0gjeMPOY&ab_channel=AMDXilinx"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 79,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "mkdir: cannot create directory ‘/tmp/blinky’: File exists\n"
     ]
    }
   ],
   "source": [
    "! mkdir /tmp/blinky"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 80,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Overwriting /tmp/blinky/blinky.v\n"
     ]
    }
   ],
   "source": [
    "%%file /tmp/blinky/blinky.v\n",
    "module blinky(\n",
    "    input wire clk,\n",
    "    output reg led\n",
    ");\n",
    "    reg [24:0] counter;\n",
    "\n",
    "    always @(posedge clk) begin\n",
    "        counter <= counter + 1;\n",
    "        led <= counter[24];\n",
    "    end\n",
    "endmodule"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 88,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Overwriting /tmp/blinky/arty_a7.xdc\n"
     ]
    }
   ],
   "source": [
    "%%file /tmp/blinky/arty_a7.xdc\n",
    "# Set the clock input and define I/O standard and pin location\n",
    "set_property -dict {PACKAGE_PIN E3 IOSTANDARD LVCMOS33} [get_ports clk]\n",
    "create_clock -period 10.00 [get_ports clk]\n",
    "\n",
    "# Set the LED output and define I/O standard and pin location\n",
    "set_property -dict {PACKAGE_PIN G6 IOSTANDARD LVCMOS33} [get_ports led]\n",
    "\n",
    "# Set configuration voltage properties to avoid CFGBVS warning\n",
    "set_property CFGBVS VCCO [current_design]\n",
    "set_property CONFIG_VOLTAGE 3.3 [current_design]"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Note that these cdx files are also tcl and a speiclzied version of sdc, synosys desifgn xconstraints\n",
    "set_property -dict\n",
    "https://github.com/Digilent/digilent-xdc/blob/master/Arty-A7-100-Master.xdc master file for arty board here\n",
    "get_ports refers to names coming into top level verilog module.\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 86,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Overwriting /tmp/run_vivado.tcl\n"
     ]
    }
   ],
   "source": [
    "%%file /tmp/run_vivado.tcl\n",
    "# Set up the project\n",
    "create_project arty_a7_blinky . -force -part xc7a35tcpg236-1\n",
    "add_files blinky.v\n",
    "add_files arty_a7.xdc\n",
    "\n",
    "# Set top module and run synthesis\n",
    "set_property top blinky [current_fileset]\n",
    "synth_design -top blinky\n",
    "\n",
    "# Implement the design\n",
    "opt_design\n",
    "place_design\n",
    "route_design\n",
    "\n",
    "# Generate the bitstream\n",
    "write_bitstream -force arty_a7_blinky.bit"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 89,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "****** Vivado v2024.1.2 (64-bit)\n",
      "  **** SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024\n",
      "  **** IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024\n",
      "  **** SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024\n",
      "  **** Start of session at: Thu Oct 31 16:21:21 2024\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.\n",
      "\n",
      "source /tmp/run_vivado.tcl\n",
      "# create_project arty_a7_blinky . -force -part xc7a35tcpg236-1\n",
      "# add_files blinky.v\n",
      "# add_files arty_a7.xdc\n",
      "# set_property top blinky [current_fileset]\n",
      "# synth_design -top blinky\n",
      "Command: synth_design -top blinky\n",
      "Starting synth_design\n",
      "Using part: xc7a35tcpg236-1\n",
      "Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'\n",
      "INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'\n",
      "INFO: [Device 21-403] Loading part xc7a35tcpg236-1\n",
      "INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.\n",
      "INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.\n",
      "INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes\n",
      "INFO: [Synth 8-7075] Helper process launched with PID 381170\n",
      "---------------------------------------------------------------------------------\n",
      "Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2115.406 ; gain = 404.711 ; free physical = 6362 ; free virtual = 34202\n",
      "---------------------------------------------------------------------------------\n",
      "INFO: [Synth 8-6157] synthesizing module 'blinky' [/tmp/blinky/blinky.v:1]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'blinky' (0#1) [/tmp/blinky/blinky.v:1]\n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2191.375 ; gain = 480.680 ; free physical = 6269 ; free virtual = 34107\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Handling Custom Attributes\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2206.219 ; gain = 495.523 ; free physical = 6266 ; free virtual = 34104\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2206.219 ; gain = 495.523 ; free physical = 6266 ; free virtual = 34104\n",
      "---------------------------------------------------------------------------------\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2206.219 ; gain = 0.000 ; free physical = 6266 ; free virtual = 34104\n",
      "INFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "\n",
      "Processing XDC Constraints\n",
      "Initializing timing engine\n",
      "Parsing XDC File [/tmp/blinky/arty_a7.xdc]\n",
      "Finished Parsing XDC File [/tmp/blinky/arty_a7.xdc]\n",
      "INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tmp/blinky/arty_a7.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/blinky_propImpl.xdc].\n",
      "Resolution: To avoid this warning, move constraints listed in [.Xil/blinky_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.\n",
      "Completed Processing XDC Constraints\n",
      "\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2320.969 ; gain = 0.000 ; free physical = 6258 ; free virtual = 34091\n",
      "INFO: [Project 1-111] Unisim Transformation Summary:\n",
      "No Unisim elements were transformed.\n",
      "\n",
      "Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2320.969 ; gain = 0.000 ; free physical = 6258 ; free virtual = 34091\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2320.969 ; gain = 610.273 ; free physical = 6616 ; free virtual = 34450\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Loading Part and Timing Information\n",
      "---------------------------------------------------------------------------------\n",
      "Loading part: xc7a35tcpg236-1\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2328.973 ; gain = 618.277 ; free physical = 6613 ; free virtual = 34447\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Applying 'set_property' XDC Constraints\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2328.973 ; gain = 618.277 ; free physical = 6614 ; free virtual = 34448\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2328.973 ; gain = 618.277 ; free physical = 6611 ; free virtual = 34446\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start RTL Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 1     \n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Part Resource Summary\n",
      "---------------------------------------------------------------------------------\n",
      "Part Resources:\n",
      "DSPs: 90 (col length:60)\n",
      "BRAMs: 100 (col length: RAMB18 60 RAMB36 30)\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Part Resource Summary\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Cross Boundary and Area Optimization\n",
      "---------------------------------------------------------------------------------\n",
      "WARNING: [Synth 8-7080] Parallel synthesis criteria is not met\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2328.973 ; gain = 618.277 ; free physical = 6593 ; free virtual = 34431\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Applying XDC Timing Constraints\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2328.973 ; gain = 618.277 ; free physical = 6613 ; free virtual = 34453\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Timing Optimization\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2328.973 ; gain = 618.277 ; free physical = 6613 ; free virtual = 34453\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Technology Mapping\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2328.973 ; gain = 618.277 ; free physical = 6613 ; free virtual = 34453\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Flattening Before IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Flattening Before IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Final Netlist Cleanup\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Final Netlist Cleanup\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2328.973 ; gain = 618.277 ; free physical = 6602 ; free virtual = 34442\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Instances\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2328.973 ; gain = 618.277 ; free physical = 6602 ; free virtual = 34442\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Rebuilding User Hierarchy\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2328.973 ; gain = 618.277 ; free physical = 6602 ; free virtual = 34441\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Ports\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2328.973 ; gain = 618.277 ; free physical = 6602 ; free virtual = 34441\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Handling Custom Attributes\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2328.973 ; gain = 618.277 ; free physical = 6602 ; free virtual = 34441\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Nets\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2328.973 ; gain = 618.277 ; free physical = 6602 ; free virtual = 34441\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Writing Synthesis Report\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report BlackBoxes: \n",
      "+-+--------------+----------+\n",
      "| |BlackBox name |Instances |\n",
      "+-+--------------+----------+\n",
      "+-+--------------+----------+\n",
      "\n",
      "Report Cell Usage: \n",
      "+------+-------+------+\n",
      "|      |Cell   |Count |\n",
      "+------+-------+------+\n",
      "|1     |BUFG   |     1|\n",
      "|2     |CARRY4 |     7|\n",
      "|3     |LUT1   |     1|\n",
      "|4     |FDRE   |    26|\n",
      "|5     |IBUF   |     1|\n",
      "|6     |OBUF   |     1|\n",
      "+------+-------+------+\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2328.973 ; gain = 618.277 ; free physical = 6602 ; free virtual = 34441\n",
      "---------------------------------------------------------------------------------\n",
      "Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.\n",
      "Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2328.973 ; gain = 503.527 ; free physical = 6593 ; free virtual = 34432\n",
      "Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2328.980 ; gain = 618.277 ; free physical = 6593 ; free virtual = 34432\n",
      "INFO: [Project 1-571] Translating synthesized netlist\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2328.980 ; gain = 0.000 ; free physical = 6593 ; free virtual = 34431\n",
      "INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement\n",
      "INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds\n",
      "INFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "Parsing XDC File [/tmp/blinky/arty_a7.xdc]\n",
      "CRITICAL WARNING: [Common 17-69] Command failed: 'E3' is not a valid site or package pin name. [/tmp/blinky/arty_a7.xdc:2]\n",
      "CRITICAL WARNING: [Common 17-69] Command failed: 'G6' is not a valid site or package pin name. [/tmp/blinky/arty_a7.xdc:6]\n",
      "Finished Parsing XDC File [/tmp/blinky/arty_a7.xdc]\n",
      "INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2328.980 ; gain = 0.000 ; free physical = 6910 ; free virtual = 34749\n",
      "INFO: [Project 1-111] Unisim Transformation Summary:\n",
      "No Unisim elements were transformed.\n",
      "\n",
      "Synth Design complete | Checksum: 358f39ae\n",
      "INFO: [Common 17-83] Releasing license: Synthesis\n",
      "18 Infos, 1 Warnings, 2 Critical Warnings and 0 Errors encountered.\n",
      "synth_design completed successfully\n",
      "synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 2328.980 ; gain = 913.391 ; free physical = 6912 ; free virtual = 34751\n",
      "INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1884.546; main = 1545.001; forked = 392.758\n",
      "INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3352.969; main = 2328.977; forked = 1023.992\n",
      "# opt_design\n",
      "Command: opt_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'\n",
      "Running DRC as a precondition to command opt_design\n",
      "\n",
      "Starting DRC Task\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Project 1-461] DRC finished with 0 Errors\n",
      "INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.\n",
      "\n",
      "Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2393.004 ; gain = 64.023 ; free physical = 6907 ; free virtual = 34746\n",
      "\n",
      "Starting Cache Timing Information Task\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Ending Cache Timing Information Task | Checksum: 1c5da9c32\n",
      "\n",
      "Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2454.770 ; gain = 61.766 ; free physical = 6831 ; free virtual = 34670\n",
      "\n",
      "Starting Logic Optimization Task\n",
      "\n",
      "Phase 1 Initialization\n",
      "\n",
      "Phase 1.1 Core Generation And Design Setup\n",
      "Phase 1.1 Core Generation And Design Setup | Checksum: 1c5da9c32\n",
      "\n",
      "Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2708.707 ; gain = 0.000 ; free physical = 6560 ; free virtual = 34399\n",
      "\n",
      "Phase 1.2 Setup Constraints And Sort Netlist\n",
      "Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1c5da9c32\n",
      "\n",
      "Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2708.707 ; gain = 0.000 ; free physical = 6560 ; free virtual = 34399\n",
      "Phase 1 Initialization | Checksum: 1c5da9c32\n",
      "\n",
      "Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2708.707 ; gain = 0.000 ; free physical = 6560 ; free virtual = 34399\n",
      "\n",
      "Phase 2 Timer Update And Timing Data Collection\n",
      "\n",
      "Phase 2.1 Timer Update\n",
      "Phase 2.1 Timer Update | Checksum: 1c5da9c32\n",
      "\n",
      "Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2708.707 ; gain = 0.000 ; free physical = 6560 ; free virtual = 34399\n",
      "\n",
      "Phase 2.2 Timing Data Collection\n",
      "Phase 2.2 Timing Data Collection | Checksum: 1c5da9c32\n",
      "\n",
      "Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2708.707 ; gain = 0.000 ; free physical = 6559 ; free virtual = 34398\n",
      "Phase 2 Timer Update And Timing Data Collection | Checksum: 1c5da9c32\n",
      "\n",
      "Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2708.707 ; gain = 0.000 ; free physical = 6559 ; free virtual = 34398\n",
      "\n",
      "Phase 3 Retarget\n",
      "INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0\n",
      "INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\n",
      "INFO: [Opt 31-49] Retargeted 0 cell(s).\n",
      "Phase 3 Retarget | Checksum: 1c5da9c32\n",
      "\n",
      "Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2708.707 ; gain = 0.000 ; free physical = 6559 ; free virtual = 34398\n",
      "Retarget | Checksum: 1c5da9c32\n",
      "INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells\n",
      "\n",
      "Phase 4 Constant propagation\n",
      "INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\n",
      "Phase 4 Constant propagation | Checksum: 1c5da9c32\n",
      "\n",
      "Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2708.707 ; gain = 0.000 ; free physical = 6559 ; free virtual = 34398\n",
      "Constant propagation | Checksum: 1c5da9c32\n",
      "INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells\n",
      "\n",
      "Phase 5 Sweep\n",
      "Phase 5 Sweep | Checksum: 1c7948a05\n",
      "\n",
      "Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2708.707 ; gain = 0.000 ; free physical = 6559 ; free virtual = 34398\n",
      "Sweep | Checksum: 1c7948a05\n",
      "INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells\n",
      "\n",
      "Phase 6 BUFG optimization\n",
      "Phase 6 BUFG optimization | Checksum: 1c7948a05\n",
      "\n",
      "Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2708.707 ; gain = 0.000 ; free physical = 6559 ; free virtual = 34398\n",
      "BUFG optimization | Checksum: 1c7948a05\n",
      "INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.\n",
      "\n",
      "Phase 7 Shift Register Optimization\n",
      "INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs\n",
      "Phase 7 Shift Register Optimization | Checksum: 1c7948a05\n",
      "\n",
      "Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2708.707 ; gain = 0.000 ; free physical = 6559 ; free virtual = 34398\n",
      "Shift Register Optimization | Checksum: 1c7948a05\n",
      "INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells\n",
      "\n",
      "Phase 8 Post Processing Netlist\n",
      "Phase 8 Post Processing Netlist | Checksum: 1c7948a05\n",
      "\n",
      "Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2708.707 ; gain = 0.000 ; free physical = 6559 ; free virtual = 34398\n",
      "Post Processing Netlist | Checksum: 1c7948a05\n",
      "INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells\n",
      "\n",
      "Phase 9 Finalization\n",
      "\n",
      "Phase 9.1 Finalizing Design Cores and Updating Shapes\n",
      "Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1331d9a88\n",
      "\n",
      "Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2708.707 ; gain = 0.000 ; free physical = 6559 ; free virtual = 34398\n",
      "\n",
      "Phase 9.2 Verifying Netlist Connectivity\n",
      "\n",
      "Starting Connectivity Check Task\n",
      "\n",
      "Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2708.707 ; gain = 0.000 ; free physical = 6559 ; free virtual = 34398\n",
      "Phase 9.2 Verifying Netlist Connectivity | Checksum: 1331d9a88\n",
      "\n",
      "Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2708.707 ; gain = 0.000 ; free physical = 6559 ; free virtual = 34398\n",
      "Phase 9 Finalization | Checksum: 1331d9a88\n",
      "\n",
      "Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2708.707 ; gain = 0.000 ; free physical = 6559 ; free virtual = 34398\n",
      "Opt_design Change Summary\n",
      "=========================\n",
      "\n",
      "\n",
      "-------------------------------------------------------------------------------------------------------------------------\n",
      "|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |\n",
      "-------------------------------------------------------------------------------------------------------------------------\n",
      "|  Retarget                     |               0  |               0  |                                              0  |\n",
      "|  Constant propagation         |               0  |               0  |                                              0  |\n",
      "|  Sweep                        |               0  |               0  |                                              0  |\n",
      "|  BUFG optimization            |               0  |               0  |                                              0  |\n",
      "|  Shift Register Optimization  |               0  |               0  |                                              0  |\n",
      "|  Post Processing Netlist      |               0  |               0  |                                              0  |\n",
      "-------------------------------------------------------------------------------------------------------------------------\n",
      "\n",
      "\n",
      "Ending Logic Optimization Task | Checksum: 1331d9a88\n",
      "\n",
      "Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2708.707 ; gain = 0.000 ; free physical = 6559 ; free virtual = 34398\n",
      "\n",
      "Starting Power Optimization Task\n",
      "INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.\n",
      "Ending Power Optimization Task | Checksum: 1331d9a88\n",
      "\n",
      "Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2708.707 ; gain = 0.000 ; free physical = 6565 ; free virtual = 34404\n",
      "\n",
      "Starting Final Cleanup Task\n",
      "Ending Final Cleanup Task | Checksum: 1331d9a88\n",
      "\n",
      "Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2708.707 ; gain = 0.000 ; free physical = 6565 ; free virtual = 34404\n",
      "\n",
      "Starting Netlist Obfuscation Task\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2708.707 ; gain = 0.000 ; free physical = 6565 ; free virtual = 34404\n",
      "Ending Netlist Obfuscation Task | Checksum: 1331d9a88\n",
      "\n",
      "Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2708.707 ; gain = 0.000 ; free physical = 6565 ; free virtual = 34404\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "opt_design completed successfully\n",
      "opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2708.707 ; gain = 379.727 ; free physical = 6565 ; free virtual = 34404\n",
      "# place_design\n",
      "Command: place_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors\n",
      "INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.\n",
      "Running DRC as a precondition to command place_design\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors\n",
      "INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.\n",
      "INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs\n",
      "\n",
      "Starting Placer Task\n",
      "\n",
      "Phase 1 Placer Initialization\n",
      "\n",
      "Phase 1.1 Placer Initialization Netlist Sorting\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2740.723 ; gain = 0.000 ; free physical = 6561 ; free virtual = 34399\n",
      "Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d69eb854\n",
      "\n",
      "Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2740.723 ; gain = 0.000 ; free physical = 6561 ; free virtual = 34399\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2740.723 ; gain = 0.000 ; free physical = 6561 ; free virtual = 34399\n",
      "\n",
      "Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10d24b454\n",
      "\n",
      "Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2764.734 ; gain = 24.012 ; free physical = 6555 ; free virtual = 34393\n",
      "\n",
      "Phase 1.3 Build Placer Netlist Model\n",
      "Phase 1.3 Build Placer Netlist Model | Checksum: 10ed3a91d\n",
      "\n",
      "Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2796.750 ; gain = 56.027 ; free physical = 6551 ; free virtual = 34392\n",
      "\n",
      "Phase 1.4 Constrain Clocks/Macros\n",
      "Phase 1.4 Constrain Clocks/Macros | Checksum: 10ed3a91d\n",
      "\n",
      "Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2796.750 ; gain = 56.027 ; free physical = 6551 ; free virtual = 34392\n",
      "Phase 1 Placer Initialization | Checksum: 10ed3a91d\n",
      "\n",
      "Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2796.750 ; gain = 56.027 ; free physical = 6551 ; free virtual = 34392\n",
      "\n",
      "Phase 2 Global Placement\n",
      "\n",
      "Phase 2.1 Floorplanning\n",
      "Phase 2.1 Floorplanning | Checksum: 15546288e\n",
      "\n",
      "Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2796.750 ; gain = 56.027 ; free physical = 6550 ; free virtual = 34390\n",
      "\n",
      "Phase 2.2 Update Timing before SLR Path Opt\n",
      "Phase 2.2 Update Timing before SLR Path Opt | Checksum: 136a0521e\n",
      "\n",
      "Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2796.750 ; gain = 56.027 ; free physical = 6549 ; free virtual = 34390\n",
      "\n",
      "Phase 2.3 Post-Processing in Floorplanning\n",
      "Phase 2.3 Post-Processing in Floorplanning | Checksum: 136a0521e\n",
      "\n",
      "Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2796.750 ; gain = 56.027 ; free physical = 6549 ; free virtual = 34390\n",
      "\n",
      "Phase 2.4 Global Placement Core\n",
      "\n",
      "Phase 2.4.1 UpdateTiming Before Physical Synthesis\n",
      "Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 138225084\n",
      "\n",
      "Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2796.750 ; gain = 56.027 ; free physical = 6537 ; free virtual = 34377\n",
      "\n",
      "Phase 2.4.2 Physical Synthesis In Placer\n",
      "INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0\n",
      "INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT\n",
      "INFO: [Physopt 32-65] No nets found for high-fanout optimization.\n",
      "INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.\n",
      "INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell\n",
      "INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.\n",
      "INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.\n",
      "INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.\n",
      "INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.\n",
      "INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.\n",
      "INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication\n",
      "INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2796.750 ; gain = 0.000 ; free physical = 6526 ; free virtual = 34366\n",
      "\n",
      "Summary of Physical Synthesis Optimizations\n",
      "============================================\n",
      "\n",
      "\n",
      "-----------------------------------------------------------------------------------------------------------------------------------------------------------\n",
      "|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |\n",
      "-----------------------------------------------------------------------------------------------------------------------------------------------------------\n",
      "|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |\n",
      "|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |\n",
      "|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |\n",
      "|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |\n",
      "|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |\n",
      "|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |\n",
      "|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |\n",
      "|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |\n",
      "|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |\n",
      "|  Total                                            |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |\n",
      "-----------------------------------------------------------------------------------------------------------------------------------------------------------\n",
      "\n",
      "\n",
      "Phase 2.4.2 Physical Synthesis In Placer | Checksum: 138225084\n",
      "\n",
      "Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2796.750 ; gain = 56.027 ; free physical = 6526 ; free virtual = 34366\n",
      "Phase 2.4 Global Placement Core | Checksum: 11ff36282\n",
      "\n",
      "Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2796.750 ; gain = 56.027 ; free physical = 6525 ; free virtual = 34366\n",
      "Phase 2 Global Placement | Checksum: 11ff36282\n",
      "\n",
      "Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2796.750 ; gain = 56.027 ; free physical = 6525 ; free virtual = 34366\n",
      "\n",
      "Phase 3 Detail Placement\n",
      "\n",
      "Phase 3.1 Commit Multi Column Macros\n",
      "Phase 3.1 Commit Multi Column Macros | Checksum: 165d603f2\n",
      "\n",
      "Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.4 . Memory (MB): peak = 2796.750 ; gain = 56.027 ; free physical = 6525 ; free virtual = 34366\n",
      "\n",
      "Phase 3.2 Commit Most Macros & LUTRAMs\n",
      "Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 110149741\n",
      "\n",
      "Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2796.750 ; gain = 56.027 ; free physical = 6526 ; free virtual = 34366\n",
      "\n",
      "Phase 3.3 Area Swap Optimization\n",
      "Phase 3.3 Area Swap Optimization | Checksum: 1b14f2f1d\n",
      "\n",
      "Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2796.750 ; gain = 56.027 ; free physical = 6526 ; free virtual = 34366\n",
      "\n",
      "Phase 3.4 Pipeline Register Optimization\n",
      "Phase 3.4 Pipeline Register Optimization | Checksum: 1843deaf5\n",
      "\n",
      "Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2796.750 ; gain = 56.027 ; free physical = 6526 ; free virtual = 34366\n",
      "\n",
      "Phase 3.5 Small Shape Detail Placement\n",
      "Phase 3.5 Small Shape Detail Placement | Checksum: 11dae3702\n",
      "\n",
      "Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2796.750 ; gain = 56.027 ; free physical = 6519 ; free virtual = 34360\n",
      "\n",
      "Phase 3.6 Re-assign LUT pins\n",
      "Phase 3.6 Re-assign LUT pins | Checksum: 11dae3702\n",
      "\n",
      "Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2796.750 ; gain = 56.027 ; free physical = 6519 ; free virtual = 34360\n",
      "\n",
      "Phase 3.7 Pipeline Register Optimization\n",
      "Phase 3.7 Pipeline Register Optimization | Checksum: 16ebf9aaa\n",
      "\n",
      "Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2796.750 ; gain = 56.027 ; free physical = 6519 ; free virtual = 34360\n",
      "Phase 3 Detail Placement | Checksum: 16ebf9aaa\n",
      "\n",
      "Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2796.750 ; gain = 56.027 ; free physical = 6519 ; free virtual = 34360\n",
      "\n",
      "Phase 4 Post Placement Optimization and Clean-Up\n",
      "\n",
      "Phase 4.1 Post Commit Optimization\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "\n",
      "Phase 4.1.1 Post Placement Optimization\n",
      "Post Placement Optimization Initialization | Checksum: 1f555592e\n",
      "\n",
      "Phase 4.1.1.1 BUFG Insertion\n",
      "\n",
      "Starting Physical Synthesis Task\n",
      "\n",
      "Phase 1 Physical Synthesis Initialization\n",
      "INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs\n",
      "INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.599 | TNS=0.000 |\n",
      "Phase 1 Physical Synthesis Initialization | Checksum: 16f78505a\n",
      "\n",
      "Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2796.750 ; gain = 0.000 ; free physical = 6517 ; free virtual = 34358\n",
      "INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.\n",
      "Ending Physical Synthesis Task | Checksum: 174f82939\n",
      "\n",
      "Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2796.750 ; gain = 0.000 ; free physical = 6517 ; free virtual = 34358\n",
      "Phase 4.1.1.1 BUFG Insertion | Checksum: 1f555592e\n",
      "\n",
      "Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2796.750 ; gain = 56.027 ; free physical = 6517 ; free virtual = 34358\n",
      "\n",
      "Phase 4.1.1.2 Post Placement Timing Optimization\n",
      "INFO: [Place 30-746] Post Placement Timing Summary WNS=7.599. For the most accurate timing information please run report_timing.\n",
      "Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 19d4d0f91\n",
      "\n",
      "Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2796.750 ; gain = 56.027 ; free physical = 6517 ; free virtual = 34358\n",
      "\n",
      "Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2796.750 ; gain = 56.027 ; free physical = 6517 ; free virtual = 34358\n",
      "Phase 4.1 Post Commit Optimization | Checksum: 19d4d0f91\n",
      "\n",
      "Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2796.750 ; gain = 56.027 ; free physical = 6517 ; free virtual = 34358\n",
      "\n",
      "Phase 4.2 Post Placement Cleanup\n",
      "Phase 4.2 Post Placement Cleanup | Checksum: 19d4d0f91\n",
      "\n",
      "Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.5 . Memory (MB): peak = 2796.750 ; gain = 56.027 ; free physical = 6517 ; free virtual = 34358\n",
      "\n",
      "Phase 4.3 Placer Reporting\n",
      "\n",
      "Phase 4.3.1 Print Estimated Congestion\n",
      "INFO: [Place 30-612] Post-Placement Estimated Congestion \n",
      " ____________________________________________________\n",
      "|           | Global Congestion | Short Congestion  |\n",
      "| Direction | Region Size       | Region Size       |\n",
      "|___________|___________________|___________________|\n",
      "|      North|                1x1|                1x1|\n",
      "|___________|___________________|___________________|\n",
      "|      South|                1x1|                1x1|\n",
      "|___________|___________________|___________________|\n",
      "|       East|                1x1|                1x1|\n",
      "|___________|___________________|___________________|\n",
      "|       West|                1x1|                1x1|\n",
      "|___________|___________________|___________________|\n",
      "\n",
      "Phase 4.3.1 Print Estimated Congestion | Checksum: 19d4d0f91\n",
      "\n",
      "Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.5 . Memory (MB): peak = 2796.750 ; gain = 56.027 ; free physical = 6517 ; free virtual = 34358\n",
      "Phase 4.3 Placer Reporting | Checksum: 19d4d0f91\n",
      "\n",
      "Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.5 . Memory (MB): peak = 2796.750 ; gain = 56.027 ; free physical = 6517 ; free virtual = 34358\n",
      "\n",
      "Phase 4.4 Final Placement Cleanup\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2796.750 ; gain = 0.000 ; free physical = 6517 ; free virtual = 34358\n",
      "\n",
      "Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.5 . Memory (MB): peak = 2796.750 ; gain = 56.027 ; free physical = 6517 ; free virtual = 34358\n",
      "Phase 4 Post Placement Optimization and Clean-Up | Checksum: 19d4d0f91\n",
      "\n",
      "Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.5 . Memory (MB): peak = 2796.750 ; gain = 56.027 ; free physical = 6517 ; free virtual = 34358\n",
      "Ending Placer Task | Checksum: 118794705\n",
      "\n",
      "Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.5 . Memory (MB): peak = 2796.750 ; gain = 56.027 ; free physical = 6517 ; free virtual = 34358\n",
      "28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "place_design completed successfully\n",
      "# route_design\n",
      "Command: route_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'\n",
      "Running DRC as a precondition to command route_design\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors\n",
      "INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.\n",
      "\n",
      "\n",
      "Starting Routing Task\n",
      "INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs\n",
      "\n",
      "Phase 1 Build RT Design\n",
      "Checksum: PlaceDB: 41da8eb1 ConstDB: 0 ShapeSum: 361d5bfd RouteDB: a0815c57\n",
      "Post Restoration Checksum: NetGraph: a04b9eed | NumContArr: 87d8e198 | Constraints: c2a8fa9d | Timing: c2a8fa9d\n",
      "Phase 1 Build RT Design | Checksum: 2ad7675bf\n",
      "\n",
      "Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2797.754 ; gain = 0.000 ; free physical = 6561 ; free virtual = 34402\n",
      "\n",
      "Phase 2 Router Initialization\n",
      "\n",
      "Phase 2.1 Fix Topology Constraints\n",
      "Phase 2.1 Fix Topology Constraints | Checksum: 2ad7675bf\n",
      "\n",
      "Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2797.754 ; gain = 0.000 ; free physical = 6561 ; free virtual = 34402\n",
      "\n",
      "Phase 2.2 Pre Route Cleanup\n",
      "Phase 2.2 Pre Route Cleanup | Checksum: 2ad7675bf\n",
      "\n",
      "Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2797.754 ; gain = 0.000 ; free physical = 6561 ; free virtual = 34402\n",
      " Number of Nodes with overlaps = 0\n",
      "\n",
      "Phase 2.3 Update Timing\n",
      "Phase 2.3 Update Timing | Checksum: 1f1a5cf2f\n",
      "\n",
      "Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2797.754 ; gain = 0.000 ; free physical = 6559 ; free virtual = 34397\n",
      "INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.504  | TNS=0.000  | WHS=-0.077 | THS=-0.077 |\n",
      "\n",
      "\n",
      "Router Utilization Summary\n",
      "  Global Vertical Routing Utilization    = 0 %\n",
      "  Global Horizontal Routing Utilization  = 0 %\n",
      "  Routable Net Status*\n",
      "  *Does not include unroutable nets such as driverless and loadless.\n",
      "  Run report_route_status for detailed report.\n",
      "  Number of Failed Nets               = 32\n",
      "    (Failed Nets is the sum of unrouted and partially routed nets)\n",
      "  Number of Unrouted Nets             = 32\n",
      "  Number of Partially Routed Nets     = 0\n",
      "  Number of Node Overlaps             = 0\n",
      "\n",
      "Phase 2 Router Initialization | Checksum: 176862d11\n",
      "\n",
      "Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2797.754 ; gain = 0.000 ; free physical = 6556 ; free virtual = 34394\n",
      "\n",
      "Phase 3 Global Routing\n",
      "Phase 3 Global Routing | Checksum: 176862d11\n",
      "\n",
      "Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2797.754 ; gain = 0.000 ; free physical = 6556 ; free virtual = 34394\n",
      "\n",
      "Phase 4 Initial Routing\n",
      "\n",
      "Phase 4.1 Initial Net Routing Pass\n",
      " Number of Nodes with overlaps = 0\n",
      "Phase 4.1 Initial Net Routing Pass | Checksum: 24880da5d\n",
      "\n",
      "Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2797.754 ; gain = 0.000 ; free physical = 6551 ; free virtual = 34389\n",
      "Phase 4 Initial Routing | Checksum: 24880da5d\n",
      "\n",
      "Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2797.754 ; gain = 0.000 ; free physical = 6551 ; free virtual = 34389\n",
      "\n",
      "Phase 5 Rip-up And Reroute\n",
      "\n",
      "Phase 5.1 Global Iteration 0\n",
      "INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.490  | TNS=0.000  | WHS=N/A    | THS=N/A    |\n",
      "\n",
      "Phase 5.1 Global Iteration 0 | Checksum: 2c5dba505\n",
      "\n",
      "Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2797.754 ; gain = 0.000 ; free physical = 6551 ; free virtual = 34389\n",
      "Phase 5 Rip-up And Reroute | Checksum: 2c5dba505\n",
      "\n",
      "Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2797.754 ; gain = 0.000 ; free physical = 6551 ; free virtual = 34389\n",
      "\n",
      "Phase 6 Delay and Skew Optimization\n",
      "\n",
      "Phase 6.1 Delay CleanUp\n",
      "Phase 6.1 Delay CleanUp | Checksum: 2c5dba505\n",
      "\n",
      "Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2797.754 ; gain = 0.000 ; free physical = 6551 ; free virtual = 34389\n",
      "\n",
      "Phase 6.2 Clock Skew Optimization\n",
      "Phase 6.2 Clock Skew Optimization | Checksum: 2c5dba505\n",
      "\n",
      "Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2797.754 ; gain = 0.000 ; free physical = 6551 ; free virtual = 34389\n",
      "Phase 6 Delay and Skew Optimization | Checksum: 2c5dba505\n",
      "\n",
      "Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2797.754 ; gain = 0.000 ; free physical = 6551 ; free virtual = 34389\n",
      "\n",
      "Phase 7 Post Hold Fix\n",
      "\n",
      "Phase 7.1 Hold Fix Iter\n",
      "INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.583  | TNS=0.000  | WHS=0.184  | THS=0.000  |\n",
      "\n",
      "Phase 7.1 Hold Fix Iter | Checksum: 2b2fc32f5\n",
      "\n",
      "Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2797.754 ; gain = 0.000 ; free physical = 6551 ; free virtual = 34389\n",
      "Phase 7 Post Hold Fix | Checksum: 2b2fc32f5\n",
      "\n",
      "Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2797.754 ; gain = 0.000 ; free physical = 6551 ; free virtual = 34389\n",
      "\n",
      "Phase 8 Route finalize\n",
      "\n",
      "Router Utilization Summary\n",
      "  Global Vertical Routing Utilization    = 0.00215259 %\n",
      "  Global Horizontal Routing Utilization  = 0.00442478 %\n",
      "  Routable Net Status*\n",
      "  *Does not include unroutable nets such as driverless and loadless.\n",
      "  Run report_route_status for detailed report.\n",
      "  Number of Failed Nets               = 0\n",
      "    (Failed Nets is the sum of unrouted and partially routed nets)\n",
      "  Number of Unrouted Nets             = 0\n",
      "  Number of Partially Routed Nets     = 0\n",
      "  Number of Node Overlaps             = 0\n",
      "\n",
      "Phase 8 Route finalize | Checksum: 2b2fc32f5\n",
      "\n",
      "Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2797.754 ; gain = 0.000 ; free physical = 6551 ; free virtual = 34389\n",
      "\n",
      "Phase 9 Verifying routed nets\n",
      "\n",
      " Verification completed successfully\n",
      "Phase 9 Verifying routed nets | Checksum: 2b2fc32f5\n",
      "\n",
      "Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2797.754 ; gain = 0.000 ; free physical = 6550 ; free virtual = 34389\n",
      "\n",
      "Phase 10 Depositing Routes\n",
      "Phase 10 Depositing Routes | Checksum: 2eb7fdbc2\n",
      "\n",
      "Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2797.754 ; gain = 0.000 ; free physical = 6550 ; free virtual = 34389\n",
      "\n",
      "Phase 11 Post Process Routing\n",
      "Phase 11 Post Process Routing | Checksum: 2eb7fdbc2\n",
      "\n",
      "Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2797.754 ; gain = 0.000 ; free physical = 6550 ; free virtual = 34389\n",
      "\n",
      "Phase 12 Post Router Timing\n",
      "INFO: [Route 35-57] Estimated Timing Summary | WNS=7.583  | TNS=0.000  | WHS=0.184  | THS=0.000  |\n",
      "\n",
      "INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.\n",
      "Phase 12 Post Router Timing | Checksum: 2eb7fdbc2\n",
      "\n",
      "Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2797.754 ; gain = 0.000 ; free physical = 6550 ; free virtual = 34389\n",
      "Total Elapsed time in route_design: 7.6 secs\n",
      "\n",
      "Phase 13 Post-Route Event Processing\n",
      "Phase 13 Post-Route Event Processing | Checksum: 12d211e3a\n",
      "\n",
      "Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2797.754 ; gain = 0.000 ; free physical = 6550 ; free virtual = 34389\n",
      "INFO: [Route 35-16] Router Completed Successfully\n",
      "Ending Routing Task | Checksum: 12d211e3a\n",
      "\n",
      "Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2797.754 ; gain = 0.000 ; free physical = 6550 ; free virtual = 34389\n",
      "\n",
      "Routing Is Done.\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "route_design completed successfully\n",
      "route_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2797.754 ; gain = 1.004 ; free physical = 6550 ; free virtual = 34388\n",
      "# write_bitstream -force arty_a7_blinky.bit\n",
      "Command: write_bitstream -force arty_a7_blinky.bit\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'\n",
      "Running DRC as a precondition to command write_bitstream\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1704] No user IP repositories specified\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/philip/Xilinx/Vivado/2024.1/data/ip'.\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "ERROR: [DRC NSTD-1] Unspecified I/O Standard: 2 out of 2 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: clk, and led.\n",
      "ERROR: [DRC UCIO-1] Unconstrained Logical Port: 2 out of 2 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: clk, and led.\n",
      "INFO: [Vivado 12-3199] DRC finished with 2 Errors\n",
      "INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.\n",
      "ERROR: [Vivado 12-1345] Error(s) found during DRC. Bitgen not run.\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "8 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.\n",
      "write_bitstream failed\n",
      "ERROR: [Common 17-39] 'write_bitstream' failed due to earlier errors.\n",
      "\n",
      "    while executing\n",
      "\"write_bitstream -force arty_a7_blinky.bit\"\n",
      "    (file \"/tmp/run_vivado.tcl\" line 16)\n",
      "INFO: [Common 17-206] Exiting Vivado at Thu Oct 31 16:22:06 2024...\n"
     ]
    }
   ],
   "source": [
    "! cd /tmp/blinky && ~/Xilinx/Vivado/2024.1/bin/vivado -mode batch -source /tmp/run_vivado.tcl"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "! cd /tmp/blinky && ~/Xilinx/Vivado/2024.1/bin/vivado "
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "\n",
    "leaf cells\n",
    "\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Soc\n",
    "https://www.reddit.com/r/FPGA/comments/16138cd/litex_vs_fusesoc/\n",
    "fusesoc litex\n",
    "https://github.com/lowRISC/ibex-demo-system\n",
    "https://github.com/lowRISC/ibex-demo-system-labs/blob/main/lab1.md\n",
    "`sudo docker build . -t ibex -f container/Dockerfile` build docker image\n",
    "```\n",
    "sudo docker run -it --rm \\\n",
    "  -p 6080:6080 \\\n",
    "  -p 3333:3333 \\\n",
    "  -v $(pwd):/home/dev/demo:Z \\\n",
    "  ibex\n",
    "  /bin/bash\n",
    "\n",
    "./build/lowrisc_ibex_demo_system_0/sim-verilator/Vtop_verilator \\\n",
    "  --meminit=ram,./sw/c/build/demo/hello_world/demo\n",
    "\n",
    "# ctrl-A \\ to exit screen\n",
    "```\n",
    "\n",
    "https://github.com/lowRISC/opentitan/tree/master/hw/dv/verilator\n",
    "https://github.com/lowRISC/opentitan/blob/master/hw/dv/dpi/uartdpi/uartdpi.c this is the uart code\n",
    "\n",
    "http://localhost:6080/vnc.html\n",
    "\n",
    "https://people.eecs.berkeley.edu/~alanmi/publications/2012/iwls12_lms.pdf lazy mans logic syntehsis\n",
    "\n",
    "\n",
    "\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## LiteX\n",
    "\n",
    "https://github.com/enjoy-digital/litex/wiki/Installation\n",
    "https://github.com/litex-hub/fpga_101?tab=readme-ov-file\n",
    "\n",
    "systemc-dev\n",
    "picolibc\n",
    "\n",
    "`litex_sim --cpu-type=vexriscv`\n",
    "\n",
    "https://github.com/enjoy-digital/litex/tree/master/litex/soc/software/bios\n",
    "https://github.com/enjoy-digital/litex/tree/master/litex/soc/cores/cpu/ibex\n",
    "https://github.com/litex-hub/pythondata-cpu-ibex\n",
    "https://github.com/litex-hub\n",
    "\n",
    "hmm\n",
    "  --rom-init ROM_INIT\n",
    "          ROM init file (.bin or .json). (default: None)\n",
    "  --ram-init RAM_INIT\n",
    "          RAM init file (.bin or .json). (default: None)\n",
    "sound kind of useful\n",
    "\n",
    "\n",
    "https://www.controlpaths.com/2022/01/17/building-soc-litex/\n",
    "`./digilent_arty.py --build --load`\n",
    "\n",
    "https://github.com/picolibc/picolibc\n",
    "\n",
    "\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Amaranth\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## FuseSoc\n",
    "https://github.com/fusesoc/fusesoc-cores?tab=readme-ov-file\n",
    "It's a yaml file thing that says how to run iverilog, synth, and what files are of interest, what is top level.\n",
    "Seems like a lot of machinery...\n",
    "\n",
    "\n",
    "\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Analog\n",
    "FPGA analog fronteneds.\n",
    "ADC DAC board.\n",
    "\n",
    "\n",
    "\n"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.12"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
