[2025-09-18 00:18:07] START suite=cs trace=classification_phase5_core1
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase5_core1.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2880107 heartbeat IPC: 3.472 cumulative IPC: 3.472 (Simulation time: 00 hr 00 min 35 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5017466 heartbeat IPC: 4.679 cumulative IPC: 3.986 (Simulation time: 00 hr 01 min 04 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5017466 cumulative IPC: 3.986 (Simulation time: 00 hr 01 min 04 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5017466 cumulative IPC: 3.986 (Simulation time: 00 hr 01 min 04 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 14618187 heartbeat IPC: 1.042 cumulative IPC: 1.042 (Simulation time: 00 hr 02 min 10 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 24164675 heartbeat IPC: 1.048 cumulative IPC: 1.045 (Simulation time: 00 hr 03 min 10 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 33104258 heartbeat IPC: 1.119 cumulative IPC: 1.068 (Simulation time: 00 hr 04 min 02 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 47295356 heartbeat IPC: 0.7047 cumulative IPC: 0.9461 (Simulation time: 00 hr 05 min 23 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 60508939 heartbeat IPC: 0.7568 cumulative IPC: 0.901 (Simulation time: 00 hr 06 min 42 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 74148504 heartbeat IPC: 0.7332 cumulative IPC: 0.8679 (Simulation time: 00 hr 08 min 00 sec)
Heartbeat CPU 0 instructions: 90000013 cycles: 88436960 heartbeat IPC: 0.6999 cumulative IPC: 0.8391 (Simulation time: 00 hr 09 min 22 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase5_core1.trace.xz")
Heartbeat CPU 0 instructions: 100000016 cycles: 103155117 heartbeat IPC: 0.6794 cumulative IPC: 0.8152 (Simulation time: 00 hr 10 min 46 sec)
Heartbeat CPU 0 instructions: 110000017 cycles: 117763302 heartbeat IPC: 0.6845 cumulative IPC: 0.7983 (Simulation time: 00 hr 12 min 09 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 126383101 cumulative IPC: 0.7912 (Simulation time: 00 hr 13 min 28 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 126383101 cumulative IPC: 0.7912 (Simulation time: 00 hr 13 min 28 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase5_core1.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.7912 instructions: 100000003 cycles: 126383101
CPU 0 Branch Prediction Accuracy: 99.84% MPKI: 0.00451 Average ROB Occupancy at Mispredict: 2.966e+05
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00179
BRANCH_INDIRECT: 0.00225
BRANCH_CONDITIONAL: 0.00047
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 340318
LQ_STALL: 4750
SQ_STALL: 91708


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 343.3617
REPLAY_LOAD: 113.64693
NON_REPLAY_LOAD: 11.293849

== Total ==
ADDR_TRANS: 112966
REPLAY_LOAD: 51823
NON_REPLAY_LOAD: 175529

== Counts ==
ADDR_TRANS: 329
REPLAY_LOAD: 456
NON_REPLAY_LOAD: 15542

cpu0->cpu0_STLB TOTAL        ACCESS:     669409 HIT:     495838 MISS:     173571 MSHR_MERGE:          2
cpu0->cpu0_STLB LOAD         ACCESS:     669409 HIT:     495838 MISS:     173571 MSHR_MERGE:          2
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 132.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1335130 HIT:     512481 MISS:     822649 MSHR_MERGE:      14918
cpu0->cpu0_L2C LOAD         ACCESS:     665799 HIT:     228330 MISS:     437469 MSHR_MERGE:        301
cpu0->cpu0_L2C RFO          ACCESS:      47992 HIT:      24747 MISS:      23245 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     176802 HIT:      97396 MISS:      79406 MSHR_MERGE:      14617
cpu0->cpu0_L2C WRITE        ACCESS:      62076 HIT:      61827 MISS:        249 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     382461 HIT:     100181 MISS:     282280 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     130137 ISSUED:     130137 USEFUL:      30210 USELESS:      14518
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 50.17 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    6432373 HIT:    6420707 MISS:      11666 MSHR_MERGE:       3866
cpu0->cpu0_L1I LOAD         ACCESS:    6432373 HIT:    6420707 MISS:      11666 MSHR_MERGE:       3866
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 84.63 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   11696235 HIT:   10269331 MISS:    1426904 MSHR_MERGE:     291787
cpu0->cpu0_L1D LOAD         ACCESS:    9391854 HIT:    8606011 MISS:     785843 MSHR_MERGE:     127844
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     199833 HIT:     145136 MISS:      54697 MSHR_MERGE:       8032
cpu0->cpu0_L1D WRITE        ACCESS:    1700773 HIT:    1497136 MISS:     203637 MSHR_MERGE:     155645
cpu0->cpu0_L1D TRANSLATION  ACCESS:     403775 HIT:      21048 MISS:     382727 MSHR_MERGE:        266
cpu0->cpu0_L1D PREFETCH REQUESTED:     208989 ISSUED:     199833 USEFUL:      26367 USELESS:      20153
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 44.33 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5316447 HIT:    5314062 MISS:       2385 MSHR_MERGE:       1420
cpu0->cpu0_ITLB LOAD         ACCESS:    5316447 HIT:    5314062 MISS:       2385 MSHR_MERGE:       1420
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 251.7 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   11028669 HIT:   10210864 MISS:     817805 MSHR_MERGE:     149361
cpu0->cpu0_DTLB LOAD         ACCESS:   11028669 HIT:   10210864 MISS:     817805 MSHR_MERGE:     149361
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 38.35 cycles
cpu0->LLC TOTAL        ACCESS:     840393 HIT:     637388 MISS:     203005 MSHR_MERGE:         22
cpu0->LLC LOAD         ACCESS:     437168 HIT:     335143 MISS:     102025 MSHR_MERGE:          1
cpu0->LLC RFO          ACCESS:      23245 HIT:        790 MISS:      22455 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      64789 HIT:      48845 MISS:      15944 MSHR_MERGE:         21
cpu0->LLC WRITE        ACCESS:      32911 HIT:      32848 MISS:         63 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     282280 HIT:     219762 MISS:      62518 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 87.19 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       6788
  ROW_BUFFER_MISS:     196132
  AVG DBUS CONGESTED CYCLE: 7.003
Channel 0 WQ ROW_BUFFER_HIT:       4691
  ROW_BUFFER_MISS:      24823
  FULL:          0
Channel 0 REFRESHES ISSUED:      10532

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       410255        65000        84357        17536
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          926         9247        28032         8859
  STLB miss resolved @ L2C                0         2822        46097        79742        22074
  STLB miss resolved @ LLC                0         2406        35664       180663        42461
  STLB miss resolved @ MEM                0          433         4603        49454        31026

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                404           21          262          214          315
---------------------------------------------------------------
  STLB miss resolved @ L1D                3            3            0           47          127
  STLB miss resolved @ L2C                4            2            7           32           16
  STLB miss resolved @ LLC               11            2           11          226           69
  STLB miss resolved @ MEM               17            3           12          165          721
[2025-09-18 00:31:35] END   suite=cs trace=classification_phase5_core1 (rc=0)
