$date
	Thu Jan 04 19:28:54 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mux2_tb $end
$var wire 1 ! out $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ sel $end
$scope module mux2to1_inst $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ sel $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#5000
1!
1"
#15000
0!
1$
#20000
1!
0$
#25000
0!
0"
#30000
1!
1"
#35000
1#
#40000
1$
#45000
