    #
    # Copyright (c) 2005-2021 Imperas Software Ltd., www.imperas.com
    #
    # The contents of this file are provided under the Software License
    # Agreement that you accepted before downloading this file.
    #
    # This source forms part of the Software and can be used for educational,
    # training, and demonstration purposes but cannot be used for derivative
    # works except in cases where the derivative works require OVP technology
    # to run.
    #
    # For open source models released under licenses that you can use for
    # derivative works, please visit www.OVPworld.org or www.imperas.com
    # for the location of the open source models.
    #
    


Architectural Test Suite Data for RV32ZBB B Bit Manipulation:
    21 test source files
    6 different instruction categories
    36 different instructions
    15,492 total instructions

Instruction category: OPB_LWNE Logic With Negate
  andn : 146
  orn : 146
  xnor : 146
Instruction category: OPB_CNT0 Count Leading/Trailing Zeros
  clz : 146
  ctz : 146
Instruction category: OPB_CNTB Count Bits
  pcnt : 146
Instruction category: OPB_MNMX Min/Max
  minu : 146
  max : 146
  min : 146
  maxu : 146
Instruction category: OPB_SEXT Sign Extend
  sext.b : 146
  sext.h : 146
Instruction category: OPB_ROTS Rotations
  ror : 146
  rol : 146
  rori : 146

Other instructions (those not the focus of this suite)
  c-j : 21
  c-lui : 182
  addi : 4,628
  csrrs : 63
  auipc : 735
  csrrw : 42
  mret : 21
  lui : 3,122
  sw : 2,961
  c-swsp : 105
  c-addi : 294
  fence : 21
  ecall : 21
  c-li : 147
  beq : 63
  gorci : 146
  grevi : 146
  slo : 146
  sloi : 146
  sroi : 146
  sro : 146

