<map id="lib/Target/AMDGPU/AMDGPUCallLowering.h" name="lib/Target/AMDGPU/AMDGPUCallLowering.h">
<area shape="rect" id="node1" title="This file describes how to lower LLVM calls to machine code calls." alt="" coords="6404,5,6637,47"/>
<area shape="rect" id="node2" href="$AMDGPUCallLowering_8cpp.html" title="This file implements the lowering of LLVM calls to machine code calls for GlobalISel." alt="" coords="5,259,239,300"/>
<area shape="rect" id="node3" href="$AMDGPUSubtarget_8cpp.html" title="Implements the AMDGPU specific subclass of TargetSubtarget." alt="" coords="6073,266,6371,293"/>
<area shape="rect" id="node4" href="$GCNSubtarget_8h.html" title="AMD GCN specific subclass of TargetSubtarget." alt="" coords="6394,95,6647,121"/>
<area shape="rect" id="node5" href="$AMDGPUAnnotateKernelFeatures_8cpp.html" title=" " alt="" coords="11727,169,11994,211"/>
<area shape="rect" id="node6" href="$AMDGPUAsmPrinter_8cpp.html" title="The AMDGPUAsmPrinter is used to print both assembly string and also binary code." alt="" coords="351,169,589,211"/>
<area shape="rect" id="node7" href="$AMDGPUAtomicOptimizer_8cpp.html" title="This pass optimizes atomic operations by using a single lane of a wavefront to perform the atomic ope..." alt="" coords="613,169,868,211"/>
<area shape="rect" id="node8" href="$AMDGPUAttributor_8cpp.html" title=" " alt="" coords="893,177,1189,203"/>
<area shape="rect" id="node9" href="$AMDGPUCombinerHelper_8cpp.html" title=" " alt="" coords="1213,169,1484,211"/>
<area shape="rect" id="node10" href="$AMDGPUHSAMetadataStreamer_8cpp.html" title="AMDGPU HSA Metadata Streamer." alt="" coords="1509,169,1807,211"/>
<area shape="rect" id="node11" href="$AMDGPUInstCombineIntrinsic_8cpp.html" title=" " alt="" coords="1831,169,2063,211"/>
<area shape="rect" id="node12" href="$AMDGPUISelDAGToDAG_8h.html" title="Defines an instruction selector for the AMDGPU target." alt="" coords="2087,169,2319,211"/>
<area shape="rect" id="node13" href="$AMDGPUISelLowering_8cpp.html" title="This is the parent TargetLowering class for hardware code gen targets." alt="" coords="2343,169,2575,211"/>
<area shape="rect" id="node14" href="$AMDGPULibCalls_8cpp.html" title="This file does AMD library function optimizations." alt="" coords="2599,169,2826,211"/>
<area shape="rect" id="node15" href="$AMDGPULowerKernelArguments_8cpp.html" title=" " alt="" coords="2851,169,3097,211"/>
<area shape="rect" id="node16" href="$AMDGPUMachineCFGStructurizer_8cpp.html" title=" " alt="" coords="3121,169,3384,211"/>
<area shape="rect" id="node17" href="$AMDGPUMIRFormatter_8cpp.html" title="Implementation of AMDGPU overrides of MIRFormatter." alt="" coords="3409,177,3731,203"/>
<area shape="rect" id="node18" href="$AMDGPUPostLegalizerCombiner_8cpp.html" title=" " alt="" coords="3756,169,3992,211"/>
<area shape="rect" id="node19" href="$AMDGPUPreLegalizerCombiner_8cpp.html" title=" " alt="" coords="4017,169,4246,211"/>
<area shape="rect" id="node20" href="$AMDGPUPromoteAlloca_8cpp.html" title=" " alt="" coords="4271,169,4533,211"/>
<area shape="rect" id="node21" href="$AMDGPURegBankCombiner_8cpp.html" title=" " alt="" coords="4557,169,4791,211"/>
<area shape="rect" id="node22" href="$AMDGPURegisterBankInfo_8cpp.html" title="This file implements the targeting of the RegisterBankInfo class for AMDGPU." alt="" coords="4815,169,5077,211"/>
<area shape="rect" id="node23" href="$AMDGPUReplaceLDSUseWithPointer_8cpp.html" title=" " alt="" coords="5101,169,5361,211"/>
<area shape="rect" id="node24" href="$AMDGPUResourceUsageAnalysis_8cpp.html" title="Analyzes how many registers and other resources are used by functions." alt="" coords="5385,169,5653,211"/>
<area shape="rect" id="node25" href="$AMDGPUTargetMachine_8h.html" title="The AMDGPU TargetMachine interface definition for hw codgen targets." alt="" coords="79,169,327,211"/>
<area shape="rect" id="node26" href="$GCNDPPCombine_8cpp.html" title=" " alt="" coords="5677,177,5967,203"/>
<area shape="rect" id="node27" href="$GCNHazardRecognizer_8cpp.html" title=" " alt="" coords="5991,169,6215,211"/>
<area shape="rect" id="node28" href="$GCNNSAReassign_8cpp.html" title="Try to reassign registers on GFX10+ from non&#45;sequential to sequential in NSA image instructions." alt="" coords="6240,177,6532,203"/>
<area shape="rect" id="node29" href="$GCNPreRAOptimizations_8cpp.html" title="This pass combines split register tuple initialization into a single pseudo:" alt="" coords="6556,169,6755,211"/>
<area shape="rect" id="node30" href="$GCNRegPressure_8h.html" title="This file defines the GCNRegPressure class, which tracks registry pressure by bookkeeping number of S..." alt="" coords="6779,169,6982,211"/>
<area shape="rect" id="node31" href="$SIAnnotateControlFlow_8cpp.html" title="Annotates the control flow with hardware specific intrinsics." alt="" coords="7007,169,7227,211"/>
<area shape="rect" id="node32" href="$SIFixSGPRCopies_8cpp.html" title="Copies from VGPR to SGPR registers are illegal and the register coalescer will sometimes generate the..." alt="" coords="7251,177,7537,203"/>
<area shape="rect" id="node33" href="$SIFixVGPRCopies_8cpp.html" title="Add implicit use of exec to vector register copies." alt="" coords="7561,177,7848,203"/>
<area shape="rect" id="node34" href="$SIFoldOperands_8cpp.html" title=" " alt="" coords="7872,169,8060,211"/>
<area shape="rect" id="node35" href="$SIFrameLowering_8cpp.html" title=" " alt="" coords="8085,169,8287,211"/>
<area shape="rect" id="node36" href="$SIInsertHardClauses_8cpp.html" title="Insert s_clause instructions to form hard clauses." alt="" coords="8312,169,8511,211"/>
<area shape="rect" id="node37" href="$SIInsertWaitcnts_8cpp.html" title="Insert wait instructions for memory reads and writes." alt="" coords="8535,169,8733,211"/>
<area shape="rect" id="node38" href="$SIInstrInfo_8cpp.html" title="SI Implementation of TargetInstrInfo." alt="" coords="8757,169,8948,211"/>
<area shape="rect" id="node39" href="$SILateBranchLowering_8cpp.html" title="This pass mainly lowers early terminate pseudo instructions." alt="" coords="8973,169,9162,211"/>
<area shape="rect" id="node40" href="$SILoadStoreOptimizer_8cpp.html" title=" " alt="" coords="9186,169,9378,211"/>
<area shape="rect" id="node41" href="$SILowerControlFlow_8cpp.html" title="This pass lowers the pseudo control flow instructions to real machine instructions." alt="" coords="9402,169,9602,211"/>
<area shape="rect" id="node42" href="$SILowerI1Copies_8cpp.html" title=" " alt="" coords="9626,169,9826,211"/>
<area shape="rect" id="node43" href="$SILowerSGPRSpills_8cpp.html" title=" " alt="" coords="9850,169,10050,211"/>
<area shape="rect" id="node44" href="$SIMemoryLegalizer_8cpp.html" title="Memory legalizer &#45; implements memory model." alt="" coords="10075,169,10289,211"/>
<area shape="rect" id="node45" href="$SIModeRegister_8cpp.html" title="This pass inserts changes to the Mode register settings as required." alt="" coords="10314,169,10511,211"/>
<area shape="rect" id="node46" href="$SIOptimizeExecMasking_8cpp.html" title=" " alt="" coords="10536,169,10756,211"/>
<area shape="rect" id="node47" href="$SIOptimizeExecMaskingPreRA_8cpp.html" title="This pass performs exec mask handling peephole optimizations which needs to be done before register a..." alt="" coords="10780,169,11000,211"/>
<area shape="rect" id="node48" href="$SIOptimizeVGPRLiveRange_8cpp.html" title="This pass tries to remove unnecessary VGPR live ranges in divergent if&#45;else structures and waterfall ..." alt="" coords="11024,169,11244,211"/>
<area shape="rect" id="node49" href="$SIPeepholeSDWA_8cpp.html" title=" " alt="" coords="11269,169,11490,211"/>
<area shape="rect" id="node50" href="$SIPostRABundler_8cpp.html" title="This pass creates bundles of memory instructions to protect adjacent loads and stores from being resc..." alt="" coords="11514,169,11703,211"/>
</map>
