// Seed: 3375899781
module module_0 (
    input supply1 id_0,
    output wire id_1,
    output tri1 id_2
);
  logic [-1 'b0 : 1] id_4;
  ;
  wire id_5;
  ;
  assign module_1.id_6 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd25,
    parameter id_5 = 32'd4
) (
    input wor id_0,
    input wire _id_1,
    output logic id_2,
    output tri id_3,
    output logic id_4,
    input tri _id_5,
    input supply0 id_6
    , id_8
);
  initial begin : LABEL_0
    id_4 <= id_8[{1-1{id_5}} : id_1];
    id_2 <= id_1;
    wait (id_8 + id_0);
    $signed(23);
    ;
  end
  module_0 modCall_1 (
      id_6,
      id_3,
      id_3
  );
endmodule
