{
  "name": "core_arch::x86::avx512bw::_mm256_maskz_shuffle_epi8",
  "safe": false,
  "callees": {
    "core_arch::x86::avx2::_mm256_shuffle_epi8": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Shuffles bytes from `a` according to the content of `b`.\n\n For each of the 128-bit low and high halves of the vectors, the last\n 4 bits of each byte of `b` are used as addresses into the respective\n low or high 16 bytes of `a`. That is, the halves are shuffled separately.\n\n In addition, if the highest significant bit of a byte of `b` is set, the\n respective destination byte is set to 0.\n\n Picturing `a` and `b` as `[u8; 32]`, `_mm256_shuffle_epi8` is logically\n equivalent to:\n\n ```\n fn mm256_shuffle_epi8(a: [u8; 32], b: [u8; 32]) -> [u8; 32] {\n     let mut r = [0; 32];\n     for i in 0..16 {\n         // if the most significant bit of b is set,\n         // then the destination byte is set to 0.\n         if b[i] & 0x80 == 0u8 {\n             r[i] = a[(b[i] % 16) as usize];\n         }\n         if b[i + 16] & 0x80 == 0u8 {\n             r[i + 16] = a[(b[i + 16] % 16 + 16) as usize];\n         }\n     }\n     r\n }\n ```\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm256_shuffle_epi8)\n",
      "adt": {
        "core_arch::x86::__m256i": "Constructor"
      }
    },
    "core_arch::x86::__m256i::as_i8x32": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::i8x32": "Constructor"
      }
    },
    "intrinsics::simd::simd_select_bitmask": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Selects elements from a bitmask.\n\n `M` must be an unsigned integer or array of `u8`, matching `simd_bitmask`.\n\n `T` must be a vector.\n\n For each element, if the bit in `mask` is `1`, select the element from\n `if_true`.  If the corresponding bit in `mask` is `0`, select the element from\n `if_false`.\n The remaining bits of the mask are ignored.\n\n The bitmask bit order matches `simd_bitmask`.\n",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m256i": [
      "Plain"
    ],
    "core_arch::simd::i8x32": [
      "Plain"
    ]
  },
  "path": 6529,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512bw.rs:9459:1: 9464:2",
  "src": "pub fn _mm256_maskz_shuffle_epi8(k: __mmask32, a: __m256i, b: __m256i) -> __m256i {\n    unsafe {\n        let shuffle = _mm256_shuffle_epi8(a, b).as_i8x32();\n        transmute(simd_select_bitmask(k, shuffle, i8x32::ZERO))\n    }\n}",
  "mir": "fn core_arch::x86::avx512bw::_mm256_maskz_shuffle_epi8(_1: u32, _2: core_arch::x86::__m256i, _3: core_arch::x86::__m256i) -> core_arch::x86::__m256i {\n    let mut _0: core_arch::x86::__m256i;\n    let  _4: core_arch::simd::i8x32;\n    let mut _5: core_arch::x86::__m256i;\n    let mut _6: core_arch::simd::i8x32;\n    debug k => _1;\n    debug a => _2;\n    debug b => _3;\n    debug shuffle => _4;\n    bb0: {\n        StorageLive(_5);\n        _5 = core_arch::x86::avx2::_mm256_shuffle_epi8(_2, _3) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _4 = core_arch::x86::__m256i::as_i8x32(move _5) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_5);\n        StorageLive(_6);\n        _6 = intrinsics::simd::simd_select_bitmask::<u32, core_arch::simd::i8x32>(_1, _4, core_arch::simd::i8x32::ZERO) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        _0 = move _6 as core_arch::x86::__m256i;\n        StorageDead(_6);\n        return;\n    }\n}\n",
  "doc": " Shuffle packed 8-bit integers in a according to shuffle control mask in the corresponding 8-bit element of b, and store the results in dst using zeromask k (elements are zeroed out when the corresponding mask bit is not set).\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm256_maskz_shuffle_epi8&expand=5155)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}