$date
	Tue Mar 27 11:29:44 2012
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testmodule $end
$var wire 1 ! clock $end
$var wire 1 " p1 $end
$scope module clk $end
$var reg 1 # clk $end
$upscope $end
$scope module pls $end
$var wire 1 ! clock $end
$var reg 1 $ signal $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x$
0#
x"
0!
$end
#12
1$
1"
1#
1!
#16
0$
0"
#20
1$
1"
#24
0$
0"
0#
0!
#28
1$
1"
#32
0$
0"
#36
1$
1"
1#
1!
#40
0$
0"
#44
1$
1"
#48
0$
0"
0#
0!
#52
1$
1"
#56
0$
0"
#60
1$
1"
1#
1!
#64
0$
0"
#68
1$
1"
#72
0$
0"
0#
0!
#76
1$
1"
#80
0$
0"
#84
1$
1"
1#
1!
#88
0$
0"
#92
1$
1"
#96
0$
0"
0#
0!
#100
1$
1"
#104
0$
0"
#108
1$
1"
1#
1!
#112
0$
0"
#116
1$
1"
#120
0$
0"
0#
0!
#124
1$
1"
#128
0$
0"
#132
1$
1"
1#
1!
#136
0$
0"
#140
1$
1"
#144
0$
0"
0#
0!
#148
1$
1"
#152
0$
0"
#156
1$
1"
1#
1!
#160
0$
0"
#164
1$
1"
#168
0$
0"
0#
0!
#172
1$
1"
#176
0$
0"
#180
1$
1"
1#
1!
#184
0$
0"
#188
1$
1"
#192
0$
0"
0#
0!
#196
1$
1"
#200
0$
0"
#204
1$
1"
1#
1!
#208
0$
0"
#212
1$
1"
#216
0$
0"
0#
0!
#220
1$
1"
#224
0$
0"
#228
1$
1"
1#
1!
#232
0$
0"
#236
1$
1"
#240
0$
0"
0#
0!
#244
1$
1"
#248
0$
0"
#252
1$
1"
1#
1!
#256
0$
0"
#260
1$
1"
#264
0$
0"
0#
0!
#268
1$
1"
#272
0$
0"
#276
1$
1"
1#
1!
