// Seed: 3901196188
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1
);
  type_5(
      id_1, id_0, 1
  );
  logic id_2, id_3, id_4;
endmodule
