`timescale 1ns / 1ps

module DIVU(
    input wire [31:00] dividend,
    input wire [31:00] divisor,
    input wire start,
    input wire clk,
    input wire reset,
    output wire [31:00] quotient,
    output wire [31:00] remainder,
    output logic busy);

wire ready;
logic [5:0] count;
logic [31:00] reg_q;
logic [31:00] reg_r;
logic [31:00] reg_b;
logic busy2, r_sign;
assign ready = ~busy&busy2;
wire [32:0] sub_add=r_sign?({reg_r,quotient[31]}+{1'b0,reg_b}):
							({reg_r,quotient[31]}-{1'b0,reg_b});
assign remainder = r_sign ? reg_r + reg_b : reg_r;
assign quotient = reg_q;

always @(posedge clk or posedge reset)begin
    if(reset)begin
        //count<=0;
        busy<=0;
        busy2<=0;
    end else begin
        busy2<=busy;
        if(start)begin
            reg_r<=32'b0;
            r_sign<=0;
            reg_q<=dividend;
            reg_b<=divisor;
            count<=0;
            busy<=1;
        end
        else if(busy)begin
            reg_r<=sub_add[31:0];
            r_sign<=sub_add[32];
            reg_q<={reg_q[30:0],~sub_add[32]};
            count<=count+1;
            if(count==31)
            	busy<=0;
        end
    end
end

endmodule

module DIV(
    input wire [31:0] dividend,
    input wire [31:0] divisor,
    input wire start,
    input wire clk,
    input wire reset,
    output wire [31:0] quotient,
    output wire [31:0] remainder,
    output reg busy );

wire ready;
reg [5:0] count;
reg [31:00] reg_q;
reg [31:00] reg_r;
reg [31:00] reg_b;
wire [31:00] reg_r2;
reg busy2,r_sign,sign;
assign ready=~busy&busy2;
wire [32:0] sub_add=r_sign?({reg_r,reg_q[31]}+{1'b0,reg_b}):
							({reg_r,reg_q[31]}-{1'b0,reg_b});
assign reg_r2 = r_sign ? reg_r + reg_b : reg_r;
assign remainder = dividend[31]?(~reg_r2+1):reg_r2;
assign quotient = (divisor[31]^dividend[31])?(~reg_q+1):reg_q;

always @(posedge clk or posedge reset)begin
    if(reset)begin
        //count<=0;
        busy<=0;
        busy2<=0;
    end
    else begin
        busy2<=busy;
        if(start)begin
            reg_r<=32'b0;
            r_sign<=0;
            if(dividend[31]==1) begin
                reg_q<=~dividend+1;
            end
            else reg_q<=dividend;
            if(divisor[31]==1)begin
                reg_b<=~divisor+1;
            end
            else reg_b<=divisor;
            count<=0;
            busy<=1;
        end
        else if(busy)begin
            reg_r<=sub_add[31:0];
            r_sign<=sub_add[32];
            reg_q<={reg_q[30:0],~sub_add[32]};
            count<=count+1;
            if(count==31)busy<=0;
        end
    end
end
endmodule
