{
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 333942
    },
    "MlibObjs": {},
    "LVLData": [
        "SIM"
    ],
    "stat": {
        "Frontend(%)": 68.896196810263163,
        "ru_self_cgstart": {
            "ru_utime_sec": 9.5981400000000008,
            "ru_minflt": 20514,
            "ru_stime_sec": 0.55212300000000003,
            "ru_maxrss_kb": 149368,
            "ru_nvcsw": 41,
            "ru_majflt": 1,
            "ru_nivcsw": 642
        },
        "totalObjSize": 9658067,
        "outputSizePerQuad": 106.0,
        "ru_childs_cgstart": {
            "ru_utime_sec": 0.0,
            "ru_minflt": 0,
            "ru_stime_sec": 0.0,
            "ru_maxrss_kb": 0,
            "ru_nvcsw": 0,
            "ru_majflt": 0,
            "ru_nivcsw": 0
        },
        "nMops": 246521,
        "nQuads": 90687,
        "CodeGen(%)": 31.103803189736833,
        "ru_self_end": {
            "ru_utime_sec": 13.931305999999999,
            "ru_minflt": 22219,
            "ru_stime_sec": 0.85195699999999996,
            "ru_maxrss_kb": 152492,
            "ru_nvcsw": 41,
            "ru_majflt": 1,
            "ru_nivcsw": 658
        },
        "ru_childs_end": {
            "ru_utime_sec": 0.0,
            "ru_minflt": 0,
            "ru_stime_sec": 0.0,
            "ru_maxrss_kb": 0,
            "ru_nvcsw": 0,
            "ru_majflt": 0,
            "ru_nivcsw": 0
        },
        "mopSpeed": 56891.658431733304,
        "mop/quad": 2.7183719827538675,
        "quadSpeed": 20928.577395834833
    },
    "CurCompileModules": [
        "...MASTER...",
        "...MASTER...",
        "vcs_paramclassrepository",
        "vcs_paramclassrepository",
        "_vcs_DPI_package",
        "_vcs_DPI_package",
        "_vcs_unit__1685195356",
        "_vcs_unit__1685195356",
        "std",
        "std",
        "uvm_pkg",
        "uvm_pkg",
        "dut",
        "dut",
        "my_if",
        "my_if",
        "bus_if",
        "bus_if",
        "top_tb",
        "top_tb"
    ],
    "Misc": {
        "cwd": "/home/patrick/uvm_example/example_and_uvm_source_code/puvm/src/ch7/section7.1/7.1.1",
        "default_output_dir": "csrc",
        "csrc": "csrc",
        "daidir_abs": "/home/patrick/uvm_example/example_and_uvm_source_code/puvm/src/ch7/section7.1/7.1.1/simv.daidir",
        "csrc_abs": "/home/patrick/uvm_example/example_and_uvm_source_code/puvm/src/ch7/section7.1/7.1.1/csrc",
        "archive_dir": "archive.0",
        "daidir": "simv.daidir"
    },
    "PEModules": [],
    "PrevCompiledModules": {},
    "CompileProcesses": [
        "cgproc.23000.json"
    ],
    "NameTable": {
        "_vcs_DPI_package": [
            "_vcs_DPI_package",
            "uM9F1",
            "module"
        ],
        "vcs_paramclassrepository": [
            "vcs_paramclassrepository",
            "hEeZs",
            "module"
        ],
        "_vcs_unit__1685195356": [
            "_vcs_unit__1685195356",
            "TCGB0",
            "module"
        ],
        "bus_if": [
            "bus_if",
            "mWbA5",
            "module"
        ],
        "std": [
            "std",
            "reYIK",
            "module"
        ],
        "uvm_pkg": [
            "uvm_pkg",
            "zr7M1",
            "module"
        ],
        "dut": [
            "dut",
            "qKwL8",
            "module"
        ],
        "my_if": [
            "my_if",
            "qKzhu",
            "module"
        ],
        "top_tb": [
            "top_tb",
            "W0eJz",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "CompileStrategy": "fullobj",
    "CurCompileUdps": {},
    "CompileStatus": "Successful"
}