
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/PPG/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/PPG
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/PPG.v
# synth_design -part xc7z020clg484-3 -top PPG -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top PPG -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 152195 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1500.535 ; gain = 26.895 ; free physical = 252626 ; free virtual = 313984
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'PPG' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/PPG.v:17]
INFO: [Synth 8-6157] synthesizing module 'f3_mult' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/PPG.v:30]
INFO: [Synth 8-6155] done synthesizing module 'f3_mult' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/PPG.v:30]
INFO: [Synth 8-6155] done synthesizing module 'PPG' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/PPG.v:17]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1546.301 ; gain = 72.660 ; free physical = 252573 ; free virtual = 313932
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1546.301 ; gain = 72.660 ; free physical = 252584 ; free virtual = 313943
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1554.297 ; gain = 80.656 ; free physical = 252584 ; free virtual = 313943
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1570.305 ; gain = 96.664 ; free physical = 252511 ; free virtual = 313870
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1724.914 ; gain = 251.273 ; free physical = 252236 ; free virtual = 313597
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1724.918 ; gain = 251.277 ; free physical = 252188 ; free virtual = 313549
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1724.918 ; gain = 251.277 ; free physical = 252171 ; free virtual = 313532
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1724.918 ; gain = 251.277 ; free physical = 252098 ; free virtual = 313459
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1724.918 ; gain = 251.277 ; free physical = 252097 ; free virtual = 313458
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1724.918 ; gain = 251.277 ; free physical = 252101 ; free virtual = 313462
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1724.918 ; gain = 251.277 ; free physical = 252099 ; free virtual = 313461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1724.918 ; gain = 251.277 ; free physical = 252095 ; free virtual = 313456
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1724.918 ; gain = 251.277 ; free physical = 252094 ; free virtual = 313455
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT4 |  1186|
+------+-----+------+

Report Instance Areas: 
+------+------------------------+------------+------+
|      |Instance                |Module      |Cells |
+------+------------------------+------------+------+
|1     |top                     |            |  1186|
|2     |  \ppg0[0].f3_mult_0    |f3_mult     |     2|
|3     |  \ppg0[100].f3_mult_0  |f3_mult_0   |     2|
|4     |  \ppg0[101].f3_mult_0  |f3_mult_1   |     2|
|5     |  \ppg0[102].f3_mult_0  |f3_mult_2   |     2|
|6     |  \ppg0[103].f3_mult_0  |f3_mult_3   |     2|
|7     |  \ppg0[104].f3_mult_0  |f3_mult_4   |     2|
|8     |  \ppg0[105].f3_mult_0  |f3_mult_5   |     2|
|9     |  \ppg0[106].f3_mult_0  |f3_mult_6   |     2|
|10    |  \ppg0[107].f3_mult_0  |f3_mult_7   |     2|
|11    |  \ppg0[108].f3_mult_0  |f3_mult_8   |     2|
|12    |  \ppg0[109].f3_mult_0  |f3_mult_9   |     2|
|13    |  \ppg0[10].f3_mult_0   |f3_mult_10  |     2|
|14    |  \ppg0[110].f3_mult_0  |f3_mult_11  |     2|
|15    |  \ppg0[111].f3_mult_0  |f3_mult_12  |     2|
|16    |  \ppg0[112].f3_mult_0  |f3_mult_13  |     2|
|17    |  \ppg0[113].f3_mult_0  |f3_mult_14  |     2|
|18    |  \ppg0[114].f3_mult_0  |f3_mult_15  |     2|
|19    |  \ppg0[115].f3_mult_0  |f3_mult_16  |     2|
|20    |  \ppg0[116].f3_mult_0  |f3_mult_17  |     2|
|21    |  \ppg0[117].f3_mult_0  |f3_mult_18  |     2|
|22    |  \ppg0[118].f3_mult_0  |f3_mult_19  |     2|
|23    |  \ppg0[119].f3_mult_0  |f3_mult_20  |     2|
|24    |  \ppg0[11].f3_mult_0   |f3_mult_21  |     2|
|25    |  \ppg0[120].f3_mult_0  |f3_mult_22  |     2|
|26    |  \ppg0[121].f3_mult_0  |f3_mult_23  |     2|
|27    |  \ppg0[122].f3_mult_0  |f3_mult_24  |     2|
|28    |  \ppg0[123].f3_mult_0  |f3_mult_25  |     2|
|29    |  \ppg0[124].f3_mult_0  |f3_mult_26  |     2|
|30    |  \ppg0[125].f3_mult_0  |f3_mult_27  |     2|
|31    |  \ppg0[126].f3_mult_0  |f3_mult_28  |     2|
|32    |  \ppg0[127].f3_mult_0  |f3_mult_29  |     2|
|33    |  \ppg0[128].f3_mult_0  |f3_mult_30  |     2|
|34    |  \ppg0[129].f3_mult_0  |f3_mult_31  |     2|
|35    |  \ppg0[12].f3_mult_0   |f3_mult_32  |     2|
|36    |  \ppg0[130].f3_mult_0  |f3_mult_33  |     2|
|37    |  \ppg0[131].f3_mult_0  |f3_mult_34  |     2|
|38    |  \ppg0[132].f3_mult_0  |f3_mult_35  |     2|
|39    |  \ppg0[133].f3_mult_0  |f3_mult_36  |     2|
|40    |  \ppg0[134].f3_mult_0  |f3_mult_37  |     2|
|41    |  \ppg0[135].f3_mult_0  |f3_mult_38  |     2|
|42    |  \ppg0[136].f3_mult_0  |f3_mult_39  |     2|
|43    |  \ppg0[137].f3_mult_0  |f3_mult_40  |     2|
|44    |  \ppg0[138].f3_mult_0  |f3_mult_41  |     2|
|45    |  \ppg0[139].f3_mult_0  |f3_mult_42  |     2|
|46    |  \ppg0[13].f3_mult_0   |f3_mult_43  |     2|
|47    |  \ppg0[140].f3_mult_0  |f3_mult_44  |     2|
|48    |  \ppg0[141].f3_mult_0  |f3_mult_45  |     2|
|49    |  \ppg0[142].f3_mult_0  |f3_mult_46  |     2|
|50    |  \ppg0[143].f3_mult_0  |f3_mult_47  |     2|
|51    |  \ppg0[144].f3_mult_0  |f3_mult_48  |     2|
|52    |  \ppg0[145].f3_mult_0  |f3_mult_49  |     2|
|53    |  \ppg0[146].f3_mult_0  |f3_mult_50  |     2|
|54    |  \ppg0[147].f3_mult_0  |f3_mult_51  |     2|
|55    |  \ppg0[148].f3_mult_0  |f3_mult_52  |     2|
|56    |  \ppg0[149].f3_mult_0  |f3_mult_53  |     2|
|57    |  \ppg0[14].f3_mult_0   |f3_mult_54  |     2|
|58    |  \ppg0[150].f3_mult_0  |f3_mult_55  |     2|
|59    |  \ppg0[151].f3_mult_0  |f3_mult_56  |     2|
|60    |  \ppg0[152].f3_mult_0  |f3_mult_57  |     2|
|61    |  \ppg0[153].f3_mult_0  |f3_mult_58  |     2|
|62    |  \ppg0[154].f3_mult_0  |f3_mult_59  |     2|
|63    |  \ppg0[155].f3_mult_0  |f3_mult_60  |     2|
|64    |  \ppg0[156].f3_mult_0  |f3_mult_61  |     2|
|65    |  \ppg0[157].f3_mult_0  |f3_mult_62  |     2|
|66    |  \ppg0[158].f3_mult_0  |f3_mult_63  |     2|
|67    |  \ppg0[159].f3_mult_0  |f3_mult_64  |     2|
|68    |  \ppg0[15].f3_mult_0   |f3_mult_65  |     2|
|69    |  \ppg0[160].f3_mult_0  |f3_mult_66  |     2|
|70    |  \ppg0[161].f3_mult_0  |f3_mult_67  |     2|
|71    |  \ppg0[162].f3_mult_0  |f3_mult_68  |     2|
|72    |  \ppg0[163].f3_mult_0  |f3_mult_69  |     2|
|73    |  \ppg0[164].f3_mult_0  |f3_mult_70  |     2|
|74    |  \ppg0[165].f3_mult_0  |f3_mult_71  |     2|
|75    |  \ppg0[166].f3_mult_0  |f3_mult_72  |     2|
|76    |  \ppg0[167].f3_mult_0  |f3_mult_73  |     2|
|77    |  \ppg0[168].f3_mult_0  |f3_mult_74  |     2|
|78    |  \ppg0[169].f3_mult_0  |f3_mult_75  |     2|
|79    |  \ppg0[16].f3_mult_0   |f3_mult_76  |     2|
|80    |  \ppg0[170].f3_mult_0  |f3_mult_77  |     2|
|81    |  \ppg0[171].f3_mult_0  |f3_mult_78  |     2|
|82    |  \ppg0[172].f3_mult_0  |f3_mult_79  |     2|
|83    |  \ppg0[173].f3_mult_0  |f3_mult_80  |     2|
|84    |  \ppg0[174].f3_mult_0  |f3_mult_81  |     2|
|85    |  \ppg0[175].f3_mult_0  |f3_mult_82  |     2|
|86    |  \ppg0[176].f3_mult_0  |f3_mult_83  |     2|
|87    |  \ppg0[177].f3_mult_0  |f3_mult_84  |     2|
|88    |  \ppg0[178].f3_mult_0  |f3_mult_85  |     2|
|89    |  \ppg0[179].f3_mult_0  |f3_mult_86  |     2|
|90    |  \ppg0[17].f3_mult_0   |f3_mult_87  |     2|
|91    |  \ppg0[180].f3_mult_0  |f3_mult_88  |     2|
|92    |  \ppg0[181].f3_mult_0  |f3_mult_89  |     2|
|93    |  \ppg0[182].f3_mult_0  |f3_mult_90  |     2|
|94    |  \ppg0[183].f3_mult_0  |f3_mult_91  |     2|
|95    |  \ppg0[184].f3_mult_0  |f3_mult_92  |     2|
|96    |  \ppg0[185].f3_mult_0  |f3_mult_93  |     2|
|97    |  \ppg0[186].f3_mult_0  |f3_mult_94  |     2|
|98    |  \ppg0[187].f3_mult_0  |f3_mult_95  |     2|
|99    |  \ppg0[188].f3_mult_0  |f3_mult_96  |     2|
|100   |  \ppg0[189].f3_mult_0  |f3_mult_97  |     2|
|101   |  \ppg0[18].f3_mult_0   |f3_mult_98  |     2|
|102   |  \ppg0[190].f3_mult_0  |f3_mult_99  |     2|
|103   |  \ppg0[191].f3_mult_0  |f3_mult_100 |     2|
|104   |  \ppg0[192].f3_mult_0  |f3_mult_101 |     2|
|105   |  \ppg0[193].f3_mult_0  |f3_mult_102 |     2|
|106   |  \ppg0[194].f3_mult_0  |f3_mult_103 |     2|
|107   |  \ppg0[195].f3_mult_0  |f3_mult_104 |     2|
|108   |  \ppg0[196].f3_mult_0  |f3_mult_105 |     2|
|109   |  \ppg0[197].f3_mult_0  |f3_mult_106 |     2|
|110   |  \ppg0[198].f3_mult_0  |f3_mult_107 |     2|
|111   |  \ppg0[199].f3_mult_0  |f3_mult_108 |     2|
|112   |  \ppg0[19].f3_mult_0   |f3_mult_109 |     2|
|113   |  \ppg0[1].f3_mult_0    |f3_mult_110 |     2|
|114   |  \ppg0[200].f3_mult_0  |f3_mult_111 |     2|
|115   |  \ppg0[201].f3_mult_0  |f3_mult_112 |     2|
|116   |  \ppg0[202].f3_mult_0  |f3_mult_113 |     2|
|117   |  \ppg0[203].f3_mult_0  |f3_mult_114 |     2|
|118   |  \ppg0[204].f3_mult_0  |f3_mult_115 |     2|
|119   |  \ppg0[205].f3_mult_0  |f3_mult_116 |     2|
|120   |  \ppg0[206].f3_mult_0  |f3_mult_117 |     2|
|121   |  \ppg0[207].f3_mult_0  |f3_mult_118 |     2|
|122   |  \ppg0[208].f3_mult_0  |f3_mult_119 |     2|
|123   |  \ppg0[209].f3_mult_0  |f3_mult_120 |     2|
|124   |  \ppg0[20].f3_mult_0   |f3_mult_121 |     2|
|125   |  \ppg0[210].f3_mult_0  |f3_mult_122 |     2|
|126   |  \ppg0[211].f3_mult_0  |f3_mult_123 |     2|
|127   |  \ppg0[212].f3_mult_0  |f3_mult_124 |     2|
|128   |  \ppg0[213].f3_mult_0  |f3_mult_125 |     2|
|129   |  \ppg0[214].f3_mult_0  |f3_mult_126 |     2|
|130   |  \ppg0[215].f3_mult_0  |f3_mult_127 |     2|
|131   |  \ppg0[216].f3_mult_0  |f3_mult_128 |     2|
|132   |  \ppg0[217].f3_mult_0  |f3_mult_129 |     2|
|133   |  \ppg0[218].f3_mult_0  |f3_mult_130 |     2|
|134   |  \ppg0[219].f3_mult_0  |f3_mult_131 |     2|
|135   |  \ppg0[21].f3_mult_0   |f3_mult_132 |     2|
|136   |  \ppg0[220].f3_mult_0  |f3_mult_133 |     2|
|137   |  \ppg0[221].f3_mult_0  |f3_mult_134 |     2|
|138   |  \ppg0[222].f3_mult_0  |f3_mult_135 |     2|
|139   |  \ppg0[223].f3_mult_0  |f3_mult_136 |     2|
|140   |  \ppg0[224].f3_mult_0  |f3_mult_137 |     2|
|141   |  \ppg0[225].f3_mult_0  |f3_mult_138 |     2|
|142   |  \ppg0[226].f3_mult_0  |f3_mult_139 |     2|
|143   |  \ppg0[227].f3_mult_0  |f3_mult_140 |     2|
|144   |  \ppg0[228].f3_mult_0  |f3_mult_141 |     2|
|145   |  \ppg0[229].f3_mult_0  |f3_mult_142 |     2|
|146   |  \ppg0[22].f3_mult_0   |f3_mult_143 |     2|
|147   |  \ppg0[230].f3_mult_0  |f3_mult_144 |     2|
|148   |  \ppg0[231].f3_mult_0  |f3_mult_145 |     2|
|149   |  \ppg0[232].f3_mult_0  |f3_mult_146 |     2|
|150   |  \ppg0[233].f3_mult_0  |f3_mult_147 |     2|
|151   |  \ppg0[234].f3_mult_0  |f3_mult_148 |     2|
|152   |  \ppg0[235].f3_mult_0  |f3_mult_149 |     2|
|153   |  \ppg0[236].f3_mult_0  |f3_mult_150 |     2|
|154   |  \ppg0[237].f3_mult_0  |f3_mult_151 |     2|
|155   |  \ppg0[238].f3_mult_0  |f3_mult_152 |     2|
|156   |  \ppg0[239].f3_mult_0  |f3_mult_153 |     2|
|157   |  \ppg0[23].f3_mult_0   |f3_mult_154 |     2|
|158   |  \ppg0[240].f3_mult_0  |f3_mult_155 |     2|
|159   |  \ppg0[241].f3_mult_0  |f3_mult_156 |     2|
|160   |  \ppg0[242].f3_mult_0  |f3_mult_157 |     2|
|161   |  \ppg0[243].f3_mult_0  |f3_mult_158 |     2|
|162   |  \ppg0[244].f3_mult_0  |f3_mult_159 |     2|
|163   |  \ppg0[245].f3_mult_0  |f3_mult_160 |     2|
|164   |  \ppg0[246].f3_mult_0  |f3_mult_161 |     2|
|165   |  \ppg0[247].f3_mult_0  |f3_mult_162 |     2|
|166   |  \ppg0[248].f3_mult_0  |f3_mult_163 |     2|
|167   |  \ppg0[249].f3_mult_0  |f3_mult_164 |     2|
|168   |  \ppg0[24].f3_mult_0   |f3_mult_165 |     2|
|169   |  \ppg0[250].f3_mult_0  |f3_mult_166 |     2|
|170   |  \ppg0[251].f3_mult_0  |f3_mult_167 |     2|
|171   |  \ppg0[252].f3_mult_0  |f3_mult_168 |     2|
|172   |  \ppg0[253].f3_mult_0  |f3_mult_169 |     2|
|173   |  \ppg0[254].f3_mult_0  |f3_mult_170 |     2|
|174   |  \ppg0[255].f3_mult_0  |f3_mult_171 |     2|
|175   |  \ppg0[256].f3_mult_0  |f3_mult_172 |     2|
|176   |  \ppg0[257].f3_mult_0  |f3_mult_173 |     2|
|177   |  \ppg0[258].f3_mult_0  |f3_mult_174 |     2|
|178   |  \ppg0[259].f3_mult_0  |f3_mult_175 |     2|
|179   |  \ppg0[25].f3_mult_0   |f3_mult_176 |     2|
|180   |  \ppg0[260].f3_mult_0  |f3_mult_177 |     2|
|181   |  \ppg0[261].f3_mult_0  |f3_mult_178 |     2|
|182   |  \ppg0[262].f3_mult_0  |f3_mult_179 |     2|
|183   |  \ppg0[263].f3_mult_0  |f3_mult_180 |     2|
|184   |  \ppg0[264].f3_mult_0  |f3_mult_181 |     2|
|185   |  \ppg0[265].f3_mult_0  |f3_mult_182 |     2|
|186   |  \ppg0[266].f3_mult_0  |f3_mult_183 |     2|
|187   |  \ppg0[267].f3_mult_0  |f3_mult_184 |     2|
|188   |  \ppg0[268].f3_mult_0  |f3_mult_185 |     2|
|189   |  \ppg0[269].f3_mult_0  |f3_mult_186 |     2|
|190   |  \ppg0[26].f3_mult_0   |f3_mult_187 |     2|
|191   |  \ppg0[270].f3_mult_0  |f3_mult_188 |     2|
|192   |  \ppg0[271].f3_mult_0  |f3_mult_189 |     2|
|193   |  \ppg0[272].f3_mult_0  |f3_mult_190 |     2|
|194   |  \ppg0[273].f3_mult_0  |f3_mult_191 |     2|
|195   |  \ppg0[274].f3_mult_0  |f3_mult_192 |     2|
|196   |  \ppg0[275].f3_mult_0  |f3_mult_193 |     2|
|197   |  \ppg0[276].f3_mult_0  |f3_mult_194 |     2|
|198   |  \ppg0[277].f3_mult_0  |f3_mult_195 |     2|
|199   |  \ppg0[278].f3_mult_0  |f3_mult_196 |     2|
|200   |  \ppg0[279].f3_mult_0  |f3_mult_197 |     2|
|201   |  \ppg0[27].f3_mult_0   |f3_mult_198 |     2|
|202   |  \ppg0[280].f3_mult_0  |f3_mult_199 |     2|
|203   |  \ppg0[281].f3_mult_0  |f3_mult_200 |     2|
|204   |  \ppg0[282].f3_mult_0  |f3_mult_201 |     2|
|205   |  \ppg0[283].f3_mult_0  |f3_mult_202 |     2|
|206   |  \ppg0[284].f3_mult_0  |f3_mult_203 |     2|
|207   |  \ppg0[285].f3_mult_0  |f3_mult_204 |     2|
|208   |  \ppg0[286].f3_mult_0  |f3_mult_205 |     2|
|209   |  \ppg0[287].f3_mult_0  |f3_mult_206 |     2|
|210   |  \ppg0[288].f3_mult_0  |f3_mult_207 |     2|
|211   |  \ppg0[289].f3_mult_0  |f3_mult_208 |     2|
|212   |  \ppg0[28].f3_mult_0   |f3_mult_209 |     2|
|213   |  \ppg0[290].f3_mult_0  |f3_mult_210 |     2|
|214   |  \ppg0[291].f3_mult_0  |f3_mult_211 |     2|
|215   |  \ppg0[292].f3_mult_0  |f3_mult_212 |     2|
|216   |  \ppg0[293].f3_mult_0  |f3_mult_213 |     2|
|217   |  \ppg0[294].f3_mult_0  |f3_mult_214 |     2|
|218   |  \ppg0[295].f3_mult_0  |f3_mult_215 |     2|
|219   |  \ppg0[296].f3_mult_0  |f3_mult_216 |     2|
|220   |  \ppg0[297].f3_mult_0  |f3_mult_217 |     2|
|221   |  \ppg0[298].f3_mult_0  |f3_mult_218 |     2|
|222   |  \ppg0[299].f3_mult_0  |f3_mult_219 |     2|
|223   |  \ppg0[29].f3_mult_0   |f3_mult_220 |     2|
|224   |  \ppg0[2].f3_mult_0    |f3_mult_221 |     2|
|225   |  \ppg0[300].f3_mult_0  |f3_mult_222 |     2|
|226   |  \ppg0[301].f3_mult_0  |f3_mult_223 |     2|
|227   |  \ppg0[302].f3_mult_0  |f3_mult_224 |     2|
|228   |  \ppg0[303].f3_mult_0  |f3_mult_225 |     2|
|229   |  \ppg0[304].f3_mult_0  |f3_mult_226 |     2|
|230   |  \ppg0[305].f3_mult_0  |f3_mult_227 |     2|
|231   |  \ppg0[306].f3_mult_0  |f3_mult_228 |     2|
|232   |  \ppg0[307].f3_mult_0  |f3_mult_229 |     2|
|233   |  \ppg0[308].f3_mult_0  |f3_mult_230 |     2|
|234   |  \ppg0[309].f3_mult_0  |f3_mult_231 |     2|
|235   |  \ppg0[30].f3_mult_0   |f3_mult_232 |     2|
|236   |  \ppg0[310].f3_mult_0  |f3_mult_233 |     2|
|237   |  \ppg0[311].f3_mult_0  |f3_mult_234 |     2|
|238   |  \ppg0[312].f3_mult_0  |f3_mult_235 |     2|
|239   |  \ppg0[313].f3_mult_0  |f3_mult_236 |     2|
|240   |  \ppg0[314].f3_mult_0  |f3_mult_237 |     2|
|241   |  \ppg0[315].f3_mult_0  |f3_mult_238 |     2|
|242   |  \ppg0[316].f3_mult_0  |f3_mult_239 |     2|
|243   |  \ppg0[317].f3_mult_0  |f3_mult_240 |     2|
|244   |  \ppg0[318].f3_mult_0  |f3_mult_241 |     2|
|245   |  \ppg0[319].f3_mult_0  |f3_mult_242 |     2|
|246   |  \ppg0[31].f3_mult_0   |f3_mult_243 |     2|
|247   |  \ppg0[320].f3_mult_0  |f3_mult_244 |     2|
|248   |  \ppg0[321].f3_mult_0  |f3_mult_245 |     2|
|249   |  \ppg0[322].f3_mult_0  |f3_mult_246 |     2|
|250   |  \ppg0[323].f3_mult_0  |f3_mult_247 |     2|
|251   |  \ppg0[324].f3_mult_0  |f3_mult_248 |     2|
|252   |  \ppg0[325].f3_mult_0  |f3_mult_249 |     2|
|253   |  \ppg0[326].f3_mult_0  |f3_mult_250 |     2|
|254   |  \ppg0[327].f3_mult_0  |f3_mult_251 |     2|
|255   |  \ppg0[328].f3_mult_0  |f3_mult_252 |     2|
|256   |  \ppg0[329].f3_mult_0  |f3_mult_253 |     2|
|257   |  \ppg0[32].f3_mult_0   |f3_mult_254 |     2|
|258   |  \ppg0[330].f3_mult_0  |f3_mult_255 |     2|
|259   |  \ppg0[331].f3_mult_0  |f3_mult_256 |     2|
|260   |  \ppg0[332].f3_mult_0  |f3_mult_257 |     2|
|261   |  \ppg0[333].f3_mult_0  |f3_mult_258 |     2|
|262   |  \ppg0[334].f3_mult_0  |f3_mult_259 |     2|
|263   |  \ppg0[335].f3_mult_0  |f3_mult_260 |     2|
|264   |  \ppg0[336].f3_mult_0  |f3_mult_261 |     2|
|265   |  \ppg0[337].f3_mult_0  |f3_mult_262 |     2|
|266   |  \ppg0[338].f3_mult_0  |f3_mult_263 |     2|
|267   |  \ppg0[339].f3_mult_0  |f3_mult_264 |     2|
|268   |  \ppg0[33].f3_mult_0   |f3_mult_265 |     2|
|269   |  \ppg0[340].f3_mult_0  |f3_mult_266 |     2|
|270   |  \ppg0[341].f3_mult_0  |f3_mult_267 |     2|
|271   |  \ppg0[342].f3_mult_0  |f3_mult_268 |     2|
|272   |  \ppg0[343].f3_mult_0  |f3_mult_269 |     2|
|273   |  \ppg0[344].f3_mult_0  |f3_mult_270 |     2|
|274   |  \ppg0[345].f3_mult_0  |f3_mult_271 |     2|
|275   |  \ppg0[346].f3_mult_0  |f3_mult_272 |     2|
|276   |  \ppg0[347].f3_mult_0  |f3_mult_273 |     2|
|277   |  \ppg0[348].f3_mult_0  |f3_mult_274 |     2|
|278   |  \ppg0[349].f3_mult_0  |f3_mult_275 |     2|
|279   |  \ppg0[34].f3_mult_0   |f3_mult_276 |     2|
|280   |  \ppg0[350].f3_mult_0  |f3_mult_277 |     2|
|281   |  \ppg0[351].f3_mult_0  |f3_mult_278 |     2|
|282   |  \ppg0[352].f3_mult_0  |f3_mult_279 |     2|
|283   |  \ppg0[353].f3_mult_0  |f3_mult_280 |     2|
|284   |  \ppg0[354].f3_mult_0  |f3_mult_281 |     2|
|285   |  \ppg0[355].f3_mult_0  |f3_mult_282 |     2|
|286   |  \ppg0[356].f3_mult_0  |f3_mult_283 |     2|
|287   |  \ppg0[357].f3_mult_0  |f3_mult_284 |     2|
|288   |  \ppg0[358].f3_mult_0  |f3_mult_285 |     2|
|289   |  \ppg0[359].f3_mult_0  |f3_mult_286 |     2|
|290   |  \ppg0[35].f3_mult_0   |f3_mult_287 |     2|
|291   |  \ppg0[360].f3_mult_0  |f3_mult_288 |     2|
|292   |  \ppg0[361].f3_mult_0  |f3_mult_289 |     2|
|293   |  \ppg0[362].f3_mult_0  |f3_mult_290 |     2|
|294   |  \ppg0[363].f3_mult_0  |f3_mult_291 |     2|
|295   |  \ppg0[364].f3_mult_0  |f3_mult_292 |     2|
|296   |  \ppg0[365].f3_mult_0  |f3_mult_293 |     2|
|297   |  \ppg0[366].f3_mult_0  |f3_mult_294 |     2|
|298   |  \ppg0[367].f3_mult_0  |f3_mult_295 |     2|
|299   |  \ppg0[368].f3_mult_0  |f3_mult_296 |     2|
|300   |  \ppg0[369].f3_mult_0  |f3_mult_297 |     2|
|301   |  \ppg0[36].f3_mult_0   |f3_mult_298 |     2|
|302   |  \ppg0[370].f3_mult_0  |f3_mult_299 |     2|
|303   |  \ppg0[371].f3_mult_0  |f3_mult_300 |     2|
|304   |  \ppg0[372].f3_mult_0  |f3_mult_301 |     2|
|305   |  \ppg0[373].f3_mult_0  |f3_mult_302 |     2|
|306   |  \ppg0[374].f3_mult_0  |f3_mult_303 |     2|
|307   |  \ppg0[375].f3_mult_0  |f3_mult_304 |     2|
|308   |  \ppg0[376].f3_mult_0  |f3_mult_305 |     2|
|309   |  \ppg0[377].f3_mult_0  |f3_mult_306 |     2|
|310   |  \ppg0[378].f3_mult_0  |f3_mult_307 |     2|
|311   |  \ppg0[379].f3_mult_0  |f3_mult_308 |     2|
|312   |  \ppg0[37].f3_mult_0   |f3_mult_309 |     2|
|313   |  \ppg0[380].f3_mult_0  |f3_mult_310 |     2|
|314   |  \ppg0[381].f3_mult_0  |f3_mult_311 |     2|
|315   |  \ppg0[382].f3_mult_0  |f3_mult_312 |     2|
|316   |  \ppg0[383].f3_mult_0  |f3_mult_313 |     2|
|317   |  \ppg0[384].f3_mult_0  |f3_mult_314 |     2|
|318   |  \ppg0[385].f3_mult_0  |f3_mult_315 |     2|
|319   |  \ppg0[386].f3_mult_0  |f3_mult_316 |     2|
|320   |  \ppg0[387].f3_mult_0  |f3_mult_317 |     2|
|321   |  \ppg0[388].f3_mult_0  |f3_mult_318 |     2|
|322   |  \ppg0[389].f3_mult_0  |f3_mult_319 |     2|
|323   |  \ppg0[38].f3_mult_0   |f3_mult_320 |     2|
|324   |  \ppg0[390].f3_mult_0  |f3_mult_321 |     2|
|325   |  \ppg0[391].f3_mult_0  |f3_mult_322 |     2|
|326   |  \ppg0[392].f3_mult_0  |f3_mult_323 |     2|
|327   |  \ppg0[393].f3_mult_0  |f3_mult_324 |     2|
|328   |  \ppg0[394].f3_mult_0  |f3_mult_325 |     2|
|329   |  \ppg0[395].f3_mult_0  |f3_mult_326 |     2|
|330   |  \ppg0[396].f3_mult_0  |f3_mult_327 |     2|
|331   |  \ppg0[397].f3_mult_0  |f3_mult_328 |     2|
|332   |  \ppg0[398].f3_mult_0  |f3_mult_329 |     2|
|333   |  \ppg0[399].f3_mult_0  |f3_mult_330 |     2|
|334   |  \ppg0[39].f3_mult_0   |f3_mult_331 |     2|
|335   |  \ppg0[3].f3_mult_0    |f3_mult_332 |     2|
|336   |  \ppg0[400].f3_mult_0  |f3_mult_333 |     2|
|337   |  \ppg0[401].f3_mult_0  |f3_mult_334 |     2|
|338   |  \ppg0[402].f3_mult_0  |f3_mult_335 |     2|
|339   |  \ppg0[403].f3_mult_0  |f3_mult_336 |     2|
|340   |  \ppg0[404].f3_mult_0  |f3_mult_337 |     2|
|341   |  \ppg0[405].f3_mult_0  |f3_mult_338 |     2|
|342   |  \ppg0[406].f3_mult_0  |f3_mult_339 |     2|
|343   |  \ppg0[407].f3_mult_0  |f3_mult_340 |     2|
|344   |  \ppg0[408].f3_mult_0  |f3_mult_341 |     2|
|345   |  \ppg0[409].f3_mult_0  |f3_mult_342 |     2|
|346   |  \ppg0[40].f3_mult_0   |f3_mult_343 |     2|
|347   |  \ppg0[410].f3_mult_0  |f3_mult_344 |     2|
|348   |  \ppg0[411].f3_mult_0  |f3_mult_345 |     2|
|349   |  \ppg0[412].f3_mult_0  |f3_mult_346 |     2|
|350   |  \ppg0[413].f3_mult_0  |f3_mult_347 |     2|
|351   |  \ppg0[414].f3_mult_0  |f3_mult_348 |     2|
|352   |  \ppg0[415].f3_mult_0  |f3_mult_349 |     2|
|353   |  \ppg0[416].f3_mult_0  |f3_mult_350 |     2|
|354   |  \ppg0[417].f3_mult_0  |f3_mult_351 |     2|
|355   |  \ppg0[418].f3_mult_0  |f3_mult_352 |     2|
|356   |  \ppg0[419].f3_mult_0  |f3_mult_353 |     2|
|357   |  \ppg0[41].f3_mult_0   |f3_mult_354 |     2|
|358   |  \ppg0[420].f3_mult_0  |f3_mult_355 |     2|
|359   |  \ppg0[421].f3_mult_0  |f3_mult_356 |     2|
|360   |  \ppg0[422].f3_mult_0  |f3_mult_357 |     2|
|361   |  \ppg0[423].f3_mult_0  |f3_mult_358 |     2|
|362   |  \ppg0[424].f3_mult_0  |f3_mult_359 |     2|
|363   |  \ppg0[425].f3_mult_0  |f3_mult_360 |     2|
|364   |  \ppg0[426].f3_mult_0  |f3_mult_361 |     2|
|365   |  \ppg0[427].f3_mult_0  |f3_mult_362 |     2|
|366   |  \ppg0[428].f3_mult_0  |f3_mult_363 |     2|
|367   |  \ppg0[429].f3_mult_0  |f3_mult_364 |     2|
|368   |  \ppg0[42].f3_mult_0   |f3_mult_365 |     2|
|369   |  \ppg0[430].f3_mult_0  |f3_mult_366 |     2|
|370   |  \ppg0[431].f3_mult_0  |f3_mult_367 |     2|
|371   |  \ppg0[432].f3_mult_0  |f3_mult_368 |     2|
|372   |  \ppg0[433].f3_mult_0  |f3_mult_369 |     2|
|373   |  \ppg0[434].f3_mult_0  |f3_mult_370 |     2|
|374   |  \ppg0[435].f3_mult_0  |f3_mult_371 |     2|
|375   |  \ppg0[436].f3_mult_0  |f3_mult_372 |     2|
|376   |  \ppg0[437].f3_mult_0  |f3_mult_373 |     2|
|377   |  \ppg0[438].f3_mult_0  |f3_mult_374 |     2|
|378   |  \ppg0[439].f3_mult_0  |f3_mult_375 |     2|
|379   |  \ppg0[43].f3_mult_0   |f3_mult_376 |     2|
|380   |  \ppg0[440].f3_mult_0  |f3_mult_377 |     2|
|381   |  \ppg0[441].f3_mult_0  |f3_mult_378 |     2|
|382   |  \ppg0[442].f3_mult_0  |f3_mult_379 |     2|
|383   |  \ppg0[443].f3_mult_0  |f3_mult_380 |     2|
|384   |  \ppg0[444].f3_mult_0  |f3_mult_381 |     2|
|385   |  \ppg0[445].f3_mult_0  |f3_mult_382 |     2|
|386   |  \ppg0[446].f3_mult_0  |f3_mult_383 |     2|
|387   |  \ppg0[447].f3_mult_0  |f3_mult_384 |     2|
|388   |  \ppg0[448].f3_mult_0  |f3_mult_385 |     2|
|389   |  \ppg0[449].f3_mult_0  |f3_mult_386 |     2|
|390   |  \ppg0[44].f3_mult_0   |f3_mult_387 |     2|
|391   |  \ppg0[450].f3_mult_0  |f3_mult_388 |     2|
|392   |  \ppg0[451].f3_mult_0  |f3_mult_389 |     2|
|393   |  \ppg0[452].f3_mult_0  |f3_mult_390 |     2|
|394   |  \ppg0[453].f3_mult_0  |f3_mult_391 |     2|
|395   |  \ppg0[454].f3_mult_0  |f3_mult_392 |     2|
|396   |  \ppg0[455].f3_mult_0  |f3_mult_393 |     2|
|397   |  \ppg0[456].f3_mult_0  |f3_mult_394 |     2|
|398   |  \ppg0[457].f3_mult_0  |f3_mult_395 |     2|
|399   |  \ppg0[458].f3_mult_0  |f3_mult_396 |     2|
|400   |  \ppg0[459].f3_mult_0  |f3_mult_397 |     2|
|401   |  \ppg0[45].f3_mult_0   |f3_mult_398 |     2|
|402   |  \ppg0[460].f3_mult_0  |f3_mult_399 |     2|
|403   |  \ppg0[461].f3_mult_0  |f3_mult_400 |     2|
|404   |  \ppg0[462].f3_mult_0  |f3_mult_401 |     2|
|405   |  \ppg0[463].f3_mult_0  |f3_mult_402 |     2|
|406   |  \ppg0[464].f3_mult_0  |f3_mult_403 |     2|
|407   |  \ppg0[465].f3_mult_0  |f3_mult_404 |     2|
|408   |  \ppg0[466].f3_mult_0  |f3_mult_405 |     2|
|409   |  \ppg0[467].f3_mult_0  |f3_mult_406 |     2|
|410   |  \ppg0[468].f3_mult_0  |f3_mult_407 |     2|
|411   |  \ppg0[469].f3_mult_0  |f3_mult_408 |     2|
|412   |  \ppg0[46].f3_mult_0   |f3_mult_409 |     2|
|413   |  \ppg0[470].f3_mult_0  |f3_mult_410 |     2|
|414   |  \ppg0[471].f3_mult_0  |f3_mult_411 |     2|
|415   |  \ppg0[472].f3_mult_0  |f3_mult_412 |     2|
|416   |  \ppg0[473].f3_mult_0  |f3_mult_413 |     2|
|417   |  \ppg0[474].f3_mult_0  |f3_mult_414 |     2|
|418   |  \ppg0[475].f3_mult_0  |f3_mult_415 |     2|
|419   |  \ppg0[476].f3_mult_0  |f3_mult_416 |     2|
|420   |  \ppg0[477].f3_mult_0  |f3_mult_417 |     2|
|421   |  \ppg0[478].f3_mult_0  |f3_mult_418 |     2|
|422   |  \ppg0[479].f3_mult_0  |f3_mult_419 |     2|
|423   |  \ppg0[47].f3_mult_0   |f3_mult_420 |     2|
|424   |  \ppg0[480].f3_mult_0  |f3_mult_421 |     2|
|425   |  \ppg0[481].f3_mult_0  |f3_mult_422 |     2|
|426   |  \ppg0[482].f3_mult_0  |f3_mult_423 |     2|
|427   |  \ppg0[483].f3_mult_0  |f3_mult_424 |     2|
|428   |  \ppg0[484].f3_mult_0  |f3_mult_425 |     2|
|429   |  \ppg0[485].f3_mult_0  |f3_mult_426 |     2|
|430   |  \ppg0[486].f3_mult_0  |f3_mult_427 |     2|
|431   |  \ppg0[487].f3_mult_0  |f3_mult_428 |     2|
|432   |  \ppg0[488].f3_mult_0  |f3_mult_429 |     2|
|433   |  \ppg0[489].f3_mult_0  |f3_mult_430 |     2|
|434   |  \ppg0[48].f3_mult_0   |f3_mult_431 |     2|
|435   |  \ppg0[490].f3_mult_0  |f3_mult_432 |     2|
|436   |  \ppg0[491].f3_mult_0  |f3_mult_433 |     2|
|437   |  \ppg0[492].f3_mult_0  |f3_mult_434 |     2|
|438   |  \ppg0[493].f3_mult_0  |f3_mult_435 |     2|
|439   |  \ppg0[494].f3_mult_0  |f3_mult_436 |     2|
|440   |  \ppg0[495].f3_mult_0  |f3_mult_437 |     2|
|441   |  \ppg0[496].f3_mult_0  |f3_mult_438 |     2|
|442   |  \ppg0[497].f3_mult_0  |f3_mult_439 |     2|
|443   |  \ppg0[498].f3_mult_0  |f3_mult_440 |     2|
|444   |  \ppg0[499].f3_mult_0  |f3_mult_441 |     2|
|445   |  \ppg0[49].f3_mult_0   |f3_mult_442 |     2|
|446   |  \ppg0[4].f3_mult_0    |f3_mult_443 |     2|
|447   |  \ppg0[500].f3_mult_0  |f3_mult_444 |     2|
|448   |  \ppg0[501].f3_mult_0  |f3_mult_445 |     2|
|449   |  \ppg0[502].f3_mult_0  |f3_mult_446 |     2|
|450   |  \ppg0[503].f3_mult_0  |f3_mult_447 |     2|
|451   |  \ppg0[504].f3_mult_0  |f3_mult_448 |     2|
|452   |  \ppg0[505].f3_mult_0  |f3_mult_449 |     2|
|453   |  \ppg0[506].f3_mult_0  |f3_mult_450 |     2|
|454   |  \ppg0[507].f3_mult_0  |f3_mult_451 |     2|
|455   |  \ppg0[508].f3_mult_0  |f3_mult_452 |     2|
|456   |  \ppg0[509].f3_mult_0  |f3_mult_453 |     2|
|457   |  \ppg0[50].f3_mult_0   |f3_mult_454 |     2|
|458   |  \ppg0[510].f3_mult_0  |f3_mult_455 |     2|
|459   |  \ppg0[511].f3_mult_0  |f3_mult_456 |     2|
|460   |  \ppg0[512].f3_mult_0  |f3_mult_457 |     2|
|461   |  \ppg0[513].f3_mult_0  |f3_mult_458 |     2|
|462   |  \ppg0[514].f3_mult_0  |f3_mult_459 |     2|
|463   |  \ppg0[515].f3_mult_0  |f3_mult_460 |     2|
|464   |  \ppg0[516].f3_mult_0  |f3_mult_461 |     2|
|465   |  \ppg0[517].f3_mult_0  |f3_mult_462 |     2|
|466   |  \ppg0[518].f3_mult_0  |f3_mult_463 |     2|
|467   |  \ppg0[519].f3_mult_0  |f3_mult_464 |     2|
|468   |  \ppg0[51].f3_mult_0   |f3_mult_465 |     2|
|469   |  \ppg0[520].f3_mult_0  |f3_mult_466 |     2|
|470   |  \ppg0[521].f3_mult_0  |f3_mult_467 |     2|
|471   |  \ppg0[522].f3_mult_0  |f3_mult_468 |     2|
|472   |  \ppg0[523].f3_mult_0  |f3_mult_469 |     2|
|473   |  \ppg0[524].f3_mult_0  |f3_mult_470 |     2|
|474   |  \ppg0[525].f3_mult_0  |f3_mult_471 |     2|
|475   |  \ppg0[526].f3_mult_0  |f3_mult_472 |     2|
|476   |  \ppg0[527].f3_mult_0  |f3_mult_473 |     2|
|477   |  \ppg0[528].f3_mult_0  |f3_mult_474 |     2|
|478   |  \ppg0[529].f3_mult_0  |f3_mult_475 |     2|
|479   |  \ppg0[52].f3_mult_0   |f3_mult_476 |     2|
|480   |  \ppg0[530].f3_mult_0  |f3_mult_477 |     2|
|481   |  \ppg0[531].f3_mult_0  |f3_mult_478 |     2|
|482   |  \ppg0[532].f3_mult_0  |f3_mult_479 |     2|
|483   |  \ppg0[533].f3_mult_0  |f3_mult_480 |     2|
|484   |  \ppg0[534].f3_mult_0  |f3_mult_481 |     2|
|485   |  \ppg0[535].f3_mult_0  |f3_mult_482 |     2|
|486   |  \ppg0[536].f3_mult_0  |f3_mult_483 |     2|
|487   |  \ppg0[537].f3_mult_0  |f3_mult_484 |     2|
|488   |  \ppg0[538].f3_mult_0  |f3_mult_485 |     2|
|489   |  \ppg0[539].f3_mult_0  |f3_mult_486 |     2|
|490   |  \ppg0[53].f3_mult_0   |f3_mult_487 |     2|
|491   |  \ppg0[540].f3_mult_0  |f3_mult_488 |     2|
|492   |  \ppg0[541].f3_mult_0  |f3_mult_489 |     2|
|493   |  \ppg0[542].f3_mult_0  |f3_mult_490 |     2|
|494   |  \ppg0[543].f3_mult_0  |f3_mult_491 |     2|
|495   |  \ppg0[544].f3_mult_0  |f3_mult_492 |     2|
|496   |  \ppg0[545].f3_mult_0  |f3_mult_493 |     2|
|497   |  \ppg0[546].f3_mult_0  |f3_mult_494 |     2|
|498   |  \ppg0[547].f3_mult_0  |f3_mult_495 |     2|
|499   |  \ppg0[548].f3_mult_0  |f3_mult_496 |     2|
|500   |  \ppg0[549].f3_mult_0  |f3_mult_497 |     2|
|501   |  \ppg0[54].f3_mult_0   |f3_mult_498 |     2|
|502   |  \ppg0[550].f3_mult_0  |f3_mult_499 |     2|
|503   |  \ppg0[551].f3_mult_0  |f3_mult_500 |     2|
|504   |  \ppg0[552].f3_mult_0  |f3_mult_501 |     2|
|505   |  \ppg0[553].f3_mult_0  |f3_mult_502 |     2|
|506   |  \ppg0[554].f3_mult_0  |f3_mult_503 |     2|
|507   |  \ppg0[555].f3_mult_0  |f3_mult_504 |     2|
|508   |  \ppg0[556].f3_mult_0  |f3_mult_505 |     2|
|509   |  \ppg0[557].f3_mult_0  |f3_mult_506 |     2|
|510   |  \ppg0[558].f3_mult_0  |f3_mult_507 |     2|
|511   |  \ppg0[559].f3_mult_0  |f3_mult_508 |     2|
|512   |  \ppg0[55].f3_mult_0   |f3_mult_509 |     2|
|513   |  \ppg0[560].f3_mult_0  |f3_mult_510 |     2|
|514   |  \ppg0[561].f3_mult_0  |f3_mult_511 |     2|
|515   |  \ppg0[562].f3_mult_0  |f3_mult_512 |     2|
|516   |  \ppg0[563].f3_mult_0  |f3_mult_513 |     2|
|517   |  \ppg0[564].f3_mult_0  |f3_mult_514 |     2|
|518   |  \ppg0[565].f3_mult_0  |f3_mult_515 |     2|
|519   |  \ppg0[566].f3_mult_0  |f3_mult_516 |     2|
|520   |  \ppg0[567].f3_mult_0  |f3_mult_517 |     2|
|521   |  \ppg0[568].f3_mult_0  |f3_mult_518 |     2|
|522   |  \ppg0[569].f3_mult_0  |f3_mult_519 |     2|
|523   |  \ppg0[56].f3_mult_0   |f3_mult_520 |     2|
|524   |  \ppg0[570].f3_mult_0  |f3_mult_521 |     2|
|525   |  \ppg0[571].f3_mult_0  |f3_mult_522 |     2|
|526   |  \ppg0[572].f3_mult_0  |f3_mult_523 |     2|
|527   |  \ppg0[573].f3_mult_0  |f3_mult_524 |     2|
|528   |  \ppg0[574].f3_mult_0  |f3_mult_525 |     2|
|529   |  \ppg0[575].f3_mult_0  |f3_mult_526 |     2|
|530   |  \ppg0[576].f3_mult_0  |f3_mult_527 |     2|
|531   |  \ppg0[577].f3_mult_0  |f3_mult_528 |     2|
|532   |  \ppg0[578].f3_mult_0  |f3_mult_529 |     2|
|533   |  \ppg0[579].f3_mult_0  |f3_mult_530 |     2|
|534   |  \ppg0[57].f3_mult_0   |f3_mult_531 |     2|
|535   |  \ppg0[580].f3_mult_0  |f3_mult_532 |     2|
|536   |  \ppg0[581].f3_mult_0  |f3_mult_533 |     2|
|537   |  \ppg0[582].f3_mult_0  |f3_mult_534 |     2|
|538   |  \ppg0[583].f3_mult_0  |f3_mult_535 |     2|
|539   |  \ppg0[584].f3_mult_0  |f3_mult_536 |     2|
|540   |  \ppg0[585].f3_mult_0  |f3_mult_537 |     2|
|541   |  \ppg0[586].f3_mult_0  |f3_mult_538 |     2|
|542   |  \ppg0[587].f3_mult_0  |f3_mult_539 |     2|
|543   |  \ppg0[588].f3_mult_0  |f3_mult_540 |     2|
|544   |  \ppg0[589].f3_mult_0  |f3_mult_541 |     2|
|545   |  \ppg0[58].f3_mult_0   |f3_mult_542 |     2|
|546   |  \ppg0[590].f3_mult_0  |f3_mult_543 |     2|
|547   |  \ppg0[591].f3_mult_0  |f3_mult_544 |     2|
|548   |  \ppg0[592].f3_mult_0  |f3_mult_545 |     2|
|549   |  \ppg0[59].f3_mult_0   |f3_mult_546 |     2|
|550   |  \ppg0[5].f3_mult_0    |f3_mult_547 |     2|
|551   |  \ppg0[60].f3_mult_0   |f3_mult_548 |     2|
|552   |  \ppg0[61].f3_mult_0   |f3_mult_549 |     2|
|553   |  \ppg0[62].f3_mult_0   |f3_mult_550 |     2|
|554   |  \ppg0[63].f3_mult_0   |f3_mult_551 |     2|
|555   |  \ppg0[64].f3_mult_0   |f3_mult_552 |     2|
|556   |  \ppg0[65].f3_mult_0   |f3_mult_553 |     2|
|557   |  \ppg0[66].f3_mult_0   |f3_mult_554 |     2|
|558   |  \ppg0[67].f3_mult_0   |f3_mult_555 |     2|
|559   |  \ppg0[68].f3_mult_0   |f3_mult_556 |     2|
|560   |  \ppg0[69].f3_mult_0   |f3_mult_557 |     2|
|561   |  \ppg0[6].f3_mult_0    |f3_mult_558 |     2|
|562   |  \ppg0[70].f3_mult_0   |f3_mult_559 |     2|
|563   |  \ppg0[71].f3_mult_0   |f3_mult_560 |     2|
|564   |  \ppg0[72].f3_mult_0   |f3_mult_561 |     2|
|565   |  \ppg0[73].f3_mult_0   |f3_mult_562 |     2|
|566   |  \ppg0[74].f3_mult_0   |f3_mult_563 |     2|
|567   |  \ppg0[75].f3_mult_0   |f3_mult_564 |     2|
|568   |  \ppg0[76].f3_mult_0   |f3_mult_565 |     2|
|569   |  \ppg0[77].f3_mult_0   |f3_mult_566 |     2|
|570   |  \ppg0[78].f3_mult_0   |f3_mult_567 |     2|
|571   |  \ppg0[79].f3_mult_0   |f3_mult_568 |     2|
|572   |  \ppg0[7].f3_mult_0    |f3_mult_569 |     2|
|573   |  \ppg0[80].f3_mult_0   |f3_mult_570 |     2|
|574   |  \ppg0[81].f3_mult_0   |f3_mult_571 |     2|
|575   |  \ppg0[82].f3_mult_0   |f3_mult_572 |     2|
|576   |  \ppg0[83].f3_mult_0   |f3_mult_573 |     2|
|577   |  \ppg0[84].f3_mult_0   |f3_mult_574 |     2|
|578   |  \ppg0[85].f3_mult_0   |f3_mult_575 |     2|
|579   |  \ppg0[86].f3_mult_0   |f3_mult_576 |     2|
|580   |  \ppg0[87].f3_mult_0   |f3_mult_577 |     2|
|581   |  \ppg0[88].f3_mult_0   |f3_mult_578 |     2|
|582   |  \ppg0[89].f3_mult_0   |f3_mult_579 |     2|
|583   |  \ppg0[8].f3_mult_0    |f3_mult_580 |     2|
|584   |  \ppg0[90].f3_mult_0   |f3_mult_581 |     2|
|585   |  \ppg0[91].f3_mult_0   |f3_mult_582 |     2|
|586   |  \ppg0[92].f3_mult_0   |f3_mult_583 |     2|
|587   |  \ppg0[93].f3_mult_0   |f3_mult_584 |     2|
|588   |  \ppg0[94].f3_mult_0   |f3_mult_585 |     2|
|589   |  \ppg0[95].f3_mult_0   |f3_mult_586 |     2|
|590   |  \ppg0[96].f3_mult_0   |f3_mult_587 |     2|
|591   |  \ppg0[97].f3_mult_0   |f3_mult_588 |     2|
|592   |  \ppg0[98].f3_mult_0   |f3_mult_589 |     2|
|593   |  \ppg0[99].f3_mult_0   |f3_mult_590 |     2|
|594   |  \ppg0[9].f3_mult_0    |f3_mult_591 |     2|
+------+------------------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1724.918 ; gain = 251.277 ; free physical = 252091 ; free virtual = 313452
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1724.918 ; gain = 251.277 ; free physical = 252090 ; free virtual = 313451
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1724.922 ; gain = 251.277 ; free physical = 252098 ; free virtual = 313459
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1853.090 ; gain = 0.000 ; free physical = 251736 ; free virtual = 313098
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1853.090 ; gain = 379.547 ; free physical = 251823 ; free virtual = 313185
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2413.742 ; gain = 560.652 ; free physical = 249586 ; free virtual = 310949
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2413.742 ; gain = 0.000 ; free physical = 249577 ; free virtual = 310940
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2437.750 ; gain = 0.000 ; free physical = 249553 ; free virtual = 310918
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/PPG/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/PPG/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2540.016 ; gain = 0.004 ; free physical = 248506 ; free virtual = 309885

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 155a8a525

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2540.016 ; gain = 0.000 ; free physical = 248505 ; free virtual = 309884

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 155a8a525

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2540.016 ; gain = 0.000 ; free physical = 248407 ; free virtual = 309786
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 155a8a525

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2540.016 ; gain = 0.000 ; free physical = 248405 ; free virtual = 309784
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 155a8a525

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2540.016 ; gain = 0.000 ; free physical = 248405 ; free virtual = 309784
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 155a8a525

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2540.016 ; gain = 0.000 ; free physical = 248403 ; free virtual = 309782
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 155a8a525

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2540.016 ; gain = 0.000 ; free physical = 248390 ; free virtual = 309770
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 155a8a525

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2540.016 ; gain = 0.000 ; free physical = 248390 ; free virtual = 309770
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2540.016 ; gain = 0.000 ; free physical = 248389 ; free virtual = 309768
Ending Logic Optimization Task | Checksum: 155a8a525

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2540.016 ; gain = 0.000 ; free physical = 248389 ; free virtual = 309768

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 155a8a525

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2540.016 ; gain = 0.000 ; free physical = 248385 ; free virtual = 309765

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 155a8a525

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2540.016 ; gain = 0.000 ; free physical = 248384 ; free virtual = 309763

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2540.016 ; gain = 0.000 ; free physical = 248383 ; free virtual = 309763
Ending Netlist Obfuscation Task | Checksum: 155a8a525

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2540.016 ; gain = 0.000 ; free physical = 248383 ; free virtual = 309763
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2540.016 ; gain = 0.004 ; free physical = 248383 ; free virtual = 309762
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 155a8a525
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module PPG ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2572.000 ; gain = 0.000 ; free physical = 248349 ; free virtual = 309729
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2572.000 ; gain = 0.000 ; free physical = 248349 ; free virtual = 309728
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2572.000 ; gain = 0.000 ; free physical = 248348 ; free virtual = 309728
Power optimization passes: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2572.000 ; gain = 0.000 ; free physical = 248347 ; free virtual = 309727
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2572.000 ; gain = 0.000 ; free physical = 248293 ; free virtual = 309672
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2692.113 ; gain = 0.000 ; free physical = 248333 ; free virtual = 309713


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design PPG ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 0
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 155a8a525

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2692.113 ; gain = 0.000 ; free physical = 248330 ; free virtual = 309711
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 155a8a525
Power optimization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2692.113 ; gain = 152.098 ; free physical = 248331 ; free virtual = 309713
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 27354208 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 155a8a525

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2692.113 ; gain = 0.000 ; free physical = 248401 ; free virtual = 309783
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 155a8a525

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2692.113 ; gain = 0.000 ; free physical = 248399 ; free virtual = 309781
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 155a8a525

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2692.113 ; gain = 0.000 ; free physical = 248403 ; free virtual = 309784
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 155a8a525

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2692.113 ; gain = 0.000 ; free physical = 248400 ; free virtual = 309781
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 155a8a525

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2692.113 ; gain = 0.000 ; free physical = 248399 ; free virtual = 309780

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2692.113 ; gain = 0.000 ; free physical = 248399 ; free virtual = 309780
Ending Netlist Obfuscation Task | Checksum: 155a8a525

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2692.113 ; gain = 0.000 ; free physical = 248397 ; free virtual = 309778
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2692.113 ; gain = 0.000 ; free physical = 248230 ; free virtual = 309670
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 6e06416c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2692.113 ; gain = 0.000 ; free physical = 248230 ; free virtual = 309670
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2692.113 ; gain = 0.000 ; free physical = 248231 ; free virtual = 309670

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 6e06416c

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2692.113 ; gain = 0.000 ; free physical = 248250 ; free virtual = 309680

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f5d6aca8

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2692.113 ; gain = 0.000 ; free physical = 248248 ; free virtual = 309681

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f5d6aca8

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2692.113 ; gain = 0.000 ; free physical = 248246 ; free virtual = 309680
Phase 1 Placer Initialization | Checksum: f5d6aca8

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2692.113 ; gain = 0.000 ; free physical = 248245 ; free virtual = 309680

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: f5d6aca8

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2692.113 ; gain = 0.000 ; free physical = 248240 ; free virtual = 309674
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 7af8ab5b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2692.113 ; gain = 0.000 ; free physical = 248163 ; free virtual = 309593

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 7af8ab5b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2692.113 ; gain = 0.000 ; free physical = 248162 ; free virtual = 309591

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10845df05

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2692.113 ; gain = 0.000 ; free physical = 248158 ; free virtual = 309588

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 120305458

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2692.113 ; gain = 0.000 ; free physical = 248158 ; free virtual = 309587

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 120305458

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2692.113 ; gain = 0.000 ; free physical = 248156 ; free virtual = 309586

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1f44cd5d6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2692.113 ; gain = 0.000 ; free physical = 248168 ; free virtual = 309580

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1f44cd5d6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2692.113 ; gain = 0.000 ; free physical = 248168 ; free virtual = 309581

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1f44cd5d6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2692.113 ; gain = 0.000 ; free physical = 248167 ; free virtual = 309581
Phase 3 Detail Placement | Checksum: 1f44cd5d6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2692.113 ; gain = 0.000 ; free physical = 248165 ; free virtual = 309580

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1f44cd5d6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2692.113 ; gain = 0.000 ; free physical = 248164 ; free virtual = 309578

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f44cd5d6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2692.113 ; gain = 0.000 ; free physical = 248163 ; free virtual = 309578

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1f44cd5d6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2692.113 ; gain = 0.000 ; free physical = 248162 ; free virtual = 309577

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2692.113 ; gain = 0.000 ; free physical = 248163 ; free virtual = 309579
Phase 4.4 Final Placement Cleanup | Checksum: 1f44cd5d6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2692.113 ; gain = 0.000 ; free physical = 248161 ; free virtual = 309578
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1f44cd5d6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2692.113 ; gain = 0.000 ; free physical = 248160 ; free virtual = 309577
Ending Placer Task | Checksum: 1650c3f45

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2692.113 ; gain = 0.000 ; free physical = 248171 ; free virtual = 309590
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2692.113 ; gain = 0.000 ; free physical = 248171 ; free virtual = 309590
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2692.113 ; gain = 0.000 ; free physical = 248115 ; free virtual = 309545
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2692.113 ; gain = 0.000 ; free physical = 248084 ; free virtual = 309521
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2692.113 ; gain = 0.000 ; free physical = 247975 ; free virtual = 309400
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/PPG/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: f705fdd9 ConstDB: 0 ShapeSum: 6e06416c RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "d[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[243]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[243]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[242]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[242]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[415]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[415]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[414]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[414]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[249]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[249]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[248]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[248]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[251]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[251]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[250]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[250]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[253]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[253]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[252]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[252]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[293]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[293]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[292]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[292]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[259]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[259]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[258]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[258]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[287]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[287]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[286]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[286]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[289]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[289]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[288]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[288]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[291]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[291]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[290]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[290]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[447]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[447]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[446]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[446]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[449]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[449]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[448]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[448]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[451]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[451]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[450]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[450]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[837]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[837]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[836]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[836]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[869]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[869]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[868]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[868]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[871]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[871]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[870]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[870]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[967]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[967]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[966]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[966]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[969]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[969]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[968]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[968]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[385]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[385]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[384]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[384]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[407]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[407]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[406]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[406]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[409]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[409]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[408]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[408]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[411]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[411]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[410]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[410]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[245]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[245]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[244]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[244]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[247]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[247]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[246]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[246]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[417]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[417]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[416]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[416]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[419]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[419]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[418]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[418]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[391]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[391]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[390]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[390]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[421]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[421]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[420]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[420]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[423]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[423]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[422]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[422]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[265]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[265]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[264]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[264]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[267]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[267]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[266]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[266]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[269]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[269]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[268]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[268]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[297]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[297]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[296]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[296]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[255]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[255]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[254]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[254]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[295]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[295]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[294]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[294]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[429]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[429]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[428]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[428]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[805]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[805]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[804]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[804]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[839]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[839]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[838]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[838]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[83]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[83]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[82]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[82]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[453]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[453]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[452]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[452]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[455]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[455]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[454]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[454]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[457]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[457]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[456]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[456]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[825]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[825]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[824]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[824]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[829]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[829]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[828]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[828]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[831]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[831]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[830]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[830]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[845]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[845]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[844]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[844]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[847]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[847]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[846]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[846]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[971]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[971]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A[970]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A[970]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 109ac3616

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2692.113 ; gain = 0.000 ; free physical = 251894 ; free virtual = 313262
Post Restoration Checksum: NetGraph: 8a67b41a NumContArr: 7f4481fc Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 109ac3616

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2692.113 ; gain = 0.000 ; free physical = 251927 ; free virtual = 313295

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 109ac3616

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2692.113 ; gain = 0.000 ; free physical = 251888 ; free virtual = 313256

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 109ac3616

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2692.113 ; gain = 0.000 ; free physical = 251888 ; free virtual = 313256
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 89629912

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2692.113 ; gain = 0.000 ; free physical = 251851 ; free virtual = 313219
Phase 2 Router Initialization | Checksum: 89629912

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2692.113 ; gain = 0.000 ; free physical = 251850 ; free virtual = 313218

Phase 3 Initial Routing
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: 89629912

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2692.113 ; gain = 0.000 ; free physical = 251855 ; free virtual = 313223

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: 89629912

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2692.113 ; gain = 0.000 ; free physical = 251856 ; free virtual = 313223
Phase 4 Rip-up And Reroute | Checksum: 89629912

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2692.113 ; gain = 0.000 ; free physical = 251856 ; free virtual = 313223

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 89629912

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2692.113 ; gain = 0.000 ; free physical = 251854 ; free virtual = 313222

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 89629912

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2692.113 ; gain = 0.000 ; free physical = 251854 ; free virtual = 313222
Phase 5 Delay and Skew Optimization | Checksum: 89629912

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2692.113 ; gain = 0.000 ; free physical = 251854 ; free virtual = 313222

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 89629912

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2692.113 ; gain = 0.000 ; free physical = 251851 ; free virtual = 313219
Phase 6.1 Hold Fix Iter | Checksum: 89629912

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2692.113 ; gain = 0.000 ; free physical = 251850 ; free virtual = 313218
Phase 6 Post Hold Fix | Checksum: 89629912

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2692.113 ; gain = 0.000 ; free physical = 251850 ; free virtual = 313218

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 89629912

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2692.113 ; gain = 0.000 ; free physical = 251848 ; free virtual = 313216

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 89629912

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2692.113 ; gain = 0.000 ; free physical = 251847 ; free virtual = 313214

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 89629912

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2692.113 ; gain = 0.000 ; free physical = 251844 ; free virtual = 313212

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: 89629912

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2692.113 ; gain = 0.000 ; free physical = 251844 ; free virtual = 313212
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2692.113 ; gain = 0.000 ; free physical = 251877 ; free virtual = 313245

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 2692.113 ; gain = 0.000 ; free physical = 251877 ; free virtual = 313244
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2692.113 ; gain = 0.000 ; free physical = 251873 ; free virtual = 313241
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2692.113 ; gain = 0.000 ; free physical = 251848 ; free virtual = 313217
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2692.113 ; gain = 0.000 ; free physical = 251845 ; free virtual = 313215
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/PPG/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/PPG/post_route_power.rpt
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/PPG/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/PPG/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2820.238 ; gain = 40.023 ; free physical = 252331 ; free virtual = 313699
INFO: [Common 17-206] Exiting Vivado at Tue Jan 11 21:56:24 2022...
