FILE: .\boot.asm                        (0001) ;  Generated by PSoC Designer 5.4.3191
                                        (0002) ;
                                        (0003) ;@Id: boot.tpl#903 @
                                        (0004) ;=============================================================================
                                        (0005) ;  FILENAME:   boot.asm
                                        (0006) ;  Version:    4.30
                                        (0007) ;
                                        (0008) ;  DESCRIPTION:
                                        (0009) ;  M8C Boot Code for CY8C29xxx microcontroller family.
                                        (0010) ;
                                        (0011) ;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0012) ;
                                        (0013) ; NOTES:
                                        (0014) ; PSoC Designer's Device Editor uses a template file, BOOT.TPL, located in
                                        (0015) ; the project's root directory to create BOOT.ASM. Any changes made to
                                        (0016) ; BOOT.ASM will be  overwritten every time the project is generated; therefore
                                        (0017) ; changes should be made to BOOT.TPL not BOOT.ASM. Care must be taken when
                                        (0018) ; modifying BOOT.TPL so that replacement strings (such as @PROJECT_NAME)
                                        (0019) ; are not accidentally modified.
                                        (0020) ;
                                        (0021) ;=============================================================================
                                        (0022) 
                                        (0023) include ".\lib\GlobalParams.inc"	;File generated by PSoC Designer (Project dependent)
                                        (0024) include "m8c.inc"			;Part specific file
                                        (0025) include "m8ssc.inc"			;Part specific file
                                        (0026) include "memory.inc"			;File generated by PSoC Designer (Project dependent)
                                        (0027) 
                                        (0028) ;--------------------------------------
                                        (0029) ; Export Declarations
                                        (0030) ;--------------------------------------
                                        (0031) 
                                        (0032) export __Start
                                        (0033) IF	(TOOLCHAIN & HITECH)
                                        (0034) ELSE
                                        (0035) export __bss_start
                                        (0036) export __data_start
                                        (0037) export __idata_start
                                        (0038) export __func_lit_start
                                        (0039) export __text_start
                                        (0040) ENDIF
                                        (0041) export  _bGetPowerSetting
                                        (0042) export   bGetPowerSetting
                                        (0043) 
                                        (0044) 
                                        (0045) ;--------------------------------------
                                        (0046) ; Optimization flags
                                        (0047) ;--------------------------------------
                                        (0048) ;
                                        (0049) ; To change the value of these flags, modify the file boot.tpl, not
                                        (0050) ; boot.asm. See the notes in the banner comment at the beginning of
                                        (0051) ; this file.
                                        (0052) 
                                        (0053) ; Optimization for Assembly language (only) projects and C-language projects
                                        (0054) ; that do not depend on the C compiler to initialize the values of RAM variables.
                                        (0055) ;   Set to 1: Support for C Run-time Environment initialization
                                        (0056) ;   Set to 0: Support for C not included. Faster start up, smaller code space.
                                        (0057) ;
                                        (0058) IF	(TOOLCHAIN & HITECH)
                                        (0059) ; The C compiler will customize the startup code - it's not required here
                                        (0060) 
                                        (0061) C_LANGUAGE_SUPPORT:              equ 0
                                        (0062) ELSE
                                        (0063) C_LANGUAGE_SUPPORT:              equ 1
                                        (0064) ENDIF
                                        (0065) 
                                        (0066) 
                                        (0067) ; The following equate is required for proper operation. Reseting its value
                                        (0068) ; is discouraged.  WAIT_FOR_32K is effective only if the crystal oscillator is
                                        (0069) ; selected.  If the designer chooses to not wait then stabilization of the ECO
                                        (0070) ; and PLL_Lock must take place within user code. See the family data sheet for
                                        (0071) ; the requirements of starting the ECO and PLL lock mode.
                                        (0072) ;
                                        (0073) ;   Set to 1: Wait for XTAL (& PLL if selected) to stabilize before
                                        (0074) ;                invoking main
                                        (0075) ;   Set to 0: Boot code does not wait; clock may not have stabilized by
                                        (0076) ;               the time code in main starts executing.
                                        (0077) ;
                                        (0078) WAIT_FOR_32K:                    equ 1
                                        (0079) 
                                        (0080) 
                                        (0081) ; For historical reasons, by default the boot code uses an lcall instruction
                                        (0082) ; to invoke the user's _main code. If _main executes a return instruction,
                                        (0083) ; boot provides an infinite loop. By changing the following equate from zero
                                        (0084) ; to 1, boot's lcall will be replaced by a ljmp instruction, saving two
                                        (0085) ; bytes on the stack which are otherwise required for the return address. If
                                        (0086) ; this option is enabled, _main must not return. (Beginning with the 4.2
                                        (0087) ; release, the C compiler automatically places an infinite loop at the end
                                        (0088) ; of main, rather than a return instruction.)
                                        (0089) ;
                                        (0090) ENABLE_LJMP_TO_MAIN:             equ 0
                                        (0091) 
                                        (0092) 
                                        (0093) ;-----------------------------------------------------------------------------
                                        (0094) ; Interrupt Vector Table
                                        (0095) ;-----------------------------------------------------------------------------
                                        (0096) ;
                                        (0097) ; Interrupt vector table entries are 4 bytes long.  Each one contains
                                        (0098) ; a jump instruction to an ISR (Interrupt Service Routine), although
                                        (0099) ; very short ISRs could be encoded within the table itself. Normally,
                                        (0100) ; vector jump targets are modified automatically according to the user
                                        (0101) ; modules selected. This occurs when the 'Generate Application' opera-
                                        (0102) ; tion is run causing PSoC Designer to create boot.asm and the other
                                        (0103) ; configuration files. If you need to hard code a vector, update the
                                        (0104) ; file boot.tpl, not boot.asm. See the banner comment at the beginning
                                        (0105) ; of this file.
                                        (0106) ;-----------------------------------------------------------------------------
                                        (0107) 
                                        (0108)     AREA TOP (ROM, ABS, CON)
                                        (0109) 
                                        (0110)     org   0                        ;Reset Interrupt Vector
                                        (0111) IF	(TOOLCHAIN & HITECH)
                                        (0112) ;   jmp   __Start                  ;C compiler fills in this vector
                                        (0113) ELSE
0000: 80 67    JMP   0x0068             (0114)     jmp   __Start                  ;First instruction executed following a Reset
                                        (0115) ENDIF
                                        (0116)     ;@PSoC_BOOT_ISR_UserCode_START@
                                        (0117)     ;---------------------------------------------------
                                        (0118)     ; Insert your custom code below this banner
                                        (0119)     ;---------------------------------------------------
                                        (0120) 
                                        (0121)     org   04h                      ;Low Voltage Detect (LVD) Interrupt Vector
0004: 30       HALT                     (0122)     halt                           ;Stop execution if power falls too low
                                        (0123) 
                                        (0124)     org   08h                      ;Analog Column 0 Interrupt Vector
                                        (0125)     // call	void_handler
0008: 7E       RETI                     (0126)     reti
                                        (0127) 
                                        (0128)     org   0Ch                      ;Analog Column 1 Interrupt Vector
                                        (0129)     // call	void_handler
000C: 7E       RETI                     (0130)     reti
                                        (0131) 
                                        (0132)     org   10h                      ;Analog Column 2 Interrupt Vector
                                        (0133)     // call	void_handler
0010: 7E       RETI                     (0134)     reti
                                        (0135) 
                                        (0136)     org   14h                      ;Analog Column 3 Interrupt Vector
                                        (0137)     // call	void_handler
0014: 7E       RETI                     (0138)     reti
                                        (0139) 
                                        (0140)     org   18h                      ;VC3 Interrupt Vector
                                        (0141)     // call	void_handler
0018: 7E       RETI                     (0142)     reti
                                        (0143) 
                                        (0144)     org   1Ch                      ;GPIO Interrupt Vector
                                        (0145)     // call	void_handler
001C: 7E       RETI                     (0146)     reti
                                        (0147) 
                                        (0148)     org   20h                      ;PSoC Block DBB00 Interrupt Vector
0020: 7D 07 C8 LJMP  _ADCINC_ADConversion_ISR(0149)     ljmp	_ADCINC_ADConversion_ISR
0023: 7E       RETI                     (0150)     reti
                                        (0151) 
                                        (0152)     org   24h                      ;PSoC Block DBB01 Interrupt Vector
                                        (0153)     // call	void_handler
0024: 7E       RETI                     (0154)     reti
                                        (0155) 
                                        (0156)     org   28h                      ;PSoC Block DCB02 Interrupt Vector
0028: 7D 05 40 LJMP  _SPIM_ISR          (0157)     ljmp	_SPIM_ISR
002B: 7E       RETI                     (0158)     reti
                                        (0159) 
                                        (0160)     org   2Ch                      ;PSoC Block DCB03 Interrupt Vector
                                        (0161)     // call	void_handler
002C: 7E       RETI                     (0162)     reti
                                        (0163) 
                                        (0164)     org   30h                      ;PSoC Block DBB10 Interrupt Vector
                                        (0165)     // call	void_handler
0030: 7E       RETI                     (0166)     reti
                                        (0167) 
                                        (0168)     org   34h                      ;PSoC Block DBB11 Interrupt Vector
                                        (0169)     // call	void_handler
0034: 7E       RETI                     (0170)     reti
                                        (0171) 
                                        (0172)     org   38h                      ;PSoC Block DCB12 Interrupt Vector
                                        (0173)     // call	void_handler
0038: 7E       RETI                     (0174)     reti
                                        (0175) 
                                        (0176)     org   3Ch                      ;PSoC Block DCB13 Interrupt Vector
                                        (0177)     // call	void_handler
003C: 7E       RETI                     (0178)     reti
                                        (0179) 
                                        (0180)     org   40h                      ;PSoC Block DBB20 Interrupt Vector
                                        (0181)     // call	void_handler
0040: 7E       RETI                     (0182)     reti
                                        (0183) 
                                        (0184)     org   44h                      ;PSoC Block DBB21 Interrupt Vector
                                        (0185)     // call	void_handler
0044: 7E       RETI                     (0186)     reti
                                        (0187) 
                                        (0188)     org   48h                      ;PSoC Block DCB22 Interrupt Vector
                                        (0189)     // call	void_handler
0048: 7E       RETI                     (0190)     reti
                                        (0191) 
                                        (0192)     org   4Ch                      ;PSoC Block DCB23 Interrupt Vector
                                        (0193)     // call	void_handler
004C: 7E       RETI                     (0194)     reti
                                        (0195) 
                                        (0196)     org   50h                      ;PSoC Block DBB30 Interrupt Vector
                                        (0197)     // call	void_handler
0050: 7E       RETI                     (0198)     reti
                                        (0199) 
                                        (0200)     org   54h                      ;PSoC Block DBB31 Interrupt Vector
                                        (0201)     // call	void_handler
0054: 7E       RETI                     (0202)     reti
                                        (0203) 
                                        (0204)     org   58h                      ;PSoC Block DCB32 Interrupt Vector
                                        (0205)     // call	void_handler
0058: 7E       RETI                     (0206)     reti
                                        (0207) 
                                        (0208)     org   5Ch                      ;PSoC Block DCB33 Interrupt Vector
                                        (0209)     // call	void_handler
005C: 7E       RETI                     (0210)     reti
                                        (0211) 
                                        (0212)     org   60h                      ;PSoC I2C Interrupt Vector
                                        (0213)     // call	void_handler
0060: 7E       RETI                     (0214)     reti
                                        (0215) 
                                        (0216)     org   64h                      ;Sleep Timer Interrupt Vector
0064: 7D 05 5B LJMP  _SleepTimer_ISR    (0217)     ljmp	_SleepTimer_ISR
0067: 7E       RETI                     (0218)     reti
0068: 71 10    OR    F,0x10             
                                        (0219)     ;---------------------------------------------------
                                        (0220)     ; Insert your custom code above this banner
                                        (0221)     ;---------------------------------------------------
                                        (0222)     ;@PSoC_BOOT_ISR_UserCode_END@
                                        (0223) 
                                        (0224) ;-----------------------------------------------------------------------------
                                        (0225) ;  Start of Execution.
                                        (0226) ;-----------------------------------------------------------------------------
                                        (0227) ;  The Supervisory ROM SWBootReset function has already completed the
                                        (0228) ;  calibrate1 process, loading trim values for 5 volt operation.
                                        (0229) ;
                                        (0230) 
                                        (0231) IF	(TOOLCHAIN & HITECH)
                                        (0232)  	AREA PD_startup(CODE, REL, CON)
                                        (0233) ELSE
                                        (0234)     org 68h
                                        (0235) ENDIF
                                        (0236) __Start:
                                        (0237) 
                                        (0238)     ; initialize SMP values for voltage stabilization, if required,
                                        (0239)     ; leaving power-on reset (POR) level at the default (low) level, at
                                        (0240)     ; least for now. 
                                        (0241)     ;
                                        (0242)     M8C_SetBank1
006A: 62 FA 00 MOV   REG[0xFA],0x0      (0243)     mov reg[0FAh], 0				;Reset flash location
006D: 62 E3 87 MOV   REG[0xE3],0x87     (0244)     mov   reg[VLT_CR], SWITCH_MODE_PUMP_JUST | LVD_TBEN_JUST | TRIP_VOLTAGE_JUST
0070: 70 EF    AND   F,0xEF             
                                        (0245)     M8C_SetBank0
                                        (0246) 
                                        (0247)     ; %53%20%46%46% Apply Erratum 001-05137 workaround
0072: 50 20    MOV   A,0x20             (0248)     mov   A, 20h
0074: 28       ROMX                     (0249)     romx
0075: 50 40    MOV   A,0x40             (0250)     mov   A, 40h
0077: 28       ROMX                     (0251)     romx
0078: 50 60    MOV   A,0x60             (0252)     mov   A, 60h
007A: 28       ROMX                     (0253)     romx
007B: 62 E3 38 MOV   REG[0xE3],0x38     
                                        (0254)     ; %45%20%46%46% End workaround
                                        (0255) 
                                        (0256) M8C_ClearWDTAndSleep			   ; Clear WDT before enabling it.
                                        (0257) IF ( WATCHDOG_ENABLE )             ; WDT selected in Global Params
                                        (0258)     M8C_EnableWatchDog
                                        (0259) ENDIF
                                        (0260) 
                                        (0261) IF ( SELECT_32K )
                                        (0262)     or   reg[CPU_SCR1],  CPU_SCR1_ECO_ALLOWED  ; ECO will be used in this project
                                        (0263) ELSE
007E: 41 FE FB AND   REG[0xFE],0xFB     (0264)     and  reg[CPU_SCR1], ~CPU_SCR1_ECO_ALLOWED  ; Prevent ECO from being enabled
                                        (0265) ENDIF
                                        (0266) 
                                        (0267)     ;---------------------------
                                        (0268)     ; Set up the Temporary stack
                                        (0269)     ;---------------------------
                                        (0270)     ; A temporary stack is set up for the SSC instructions.
                                        (0271)     ; The real stack start will be assigned later.
                                        (0272)     ;
                                        (0273) _stack_start:          equ 80h
0081: 50 80    MOV   A,0x80             (0274)     mov   A, _stack_start          ; Set top of stack to end of used RAM
0083: 4E       SWAP  SP,A               (0275)     swap  SP, A                    ; This is only temporary if going to LMM
0084: 62 E3 38 MOV   REG[0xE3],0x38     
                                        (0276) 
                                        (0277)     ;-----------------------------------------------
                                        (0278)     ; Set Power-related Trim & the AGND Bypass bit.
                                        (0279)     ;-----------------------------------------------
                                        (0280) M8C_ClearWDTAndSleep ; Clear WDT before enabling it.
                                        (0281) 
                                        (0282) IF ( POWER_SETTING & POWER_SET_5V0)            ; *** 5.0 Volt operation   ***
                                        (0283)  IF ( POWER_SETTING & POWER_SET_SLOW_IMO)      ; *** 6MHZ Main Oscillator ***
                                        (0284)     or  reg[CPU_SCR1], CPU_SCR1_SLIMO
                                        (0285)     M8SSC_Set2TableTrims 2, SSCTBL2_TRIM_IMO_5V_6MHZ, 1, SSCTBL1_TRIM_BGR_5V, AGND_BYPASS_JUST
                                        (0286)  ELSE                                          ; *** 12MHZ Main Oscillator ***
                                        (0287)   IF ( AGND_BYPASS )
                                        (0288)     ;- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                        (0289)     ; The 5V trim has already been set, but we need to update the AGNDBYP
                                        (0290)     ; bit in the write-only BDG_TR register. Recalculate the register
                                        (0291)     ; value using the proper trim values.
                                        (0292)     ;- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                        (0293)     M8SSC_SetTableVoltageTrim 1, SSCTBL1_TRIM_BGR_5V, AGND_BYPASS_JUST
                                        (0294)   ENDIF
                                        (0295)  ENDIF
                                        (0296) ENDIF ; 5.0 V Operation
                                        (0297) 
                                        (0298) IF ( POWER_SETTING & POWER_SET_3V3)            ; *** 3.3 Volt operation   ***
                                        (0299)  IF ( POWER_SETTING & POWER_SET_SLOW_IMO)      ; *** 6MHZ Main Oscillator ***
                                        (0300)     or  reg[CPU_SCR1], CPU_SCR1_SLIMO
                                        (0301)     M8SSC_Set2TableTrims 2, SSCTBL2_TRIM_IMO_3V_6MHZ, 1, SSCTBL1_TRIM_BGR_3V, AGND_BYPASS_JUST
                                        (0302)  ELSE                                          ; *** 12MHZ Main Oscillator ***
                                        (0303)     M8SSC_SetTableTrims  1, SSCTBL1_TRIM_IMO_3V_24MHZ, SSCTBL1_TRIM_BGR_3V, AGND_BYPASS_JUST
                                        (0304)  ENDIF
                                        (0305) ENDIF ; 3.3 Volt Operation
                                        (0306) 
0087: 55 F8 00 MOV   [0xF8],0x0         (0307)     mov  [bSSC_KEY1],  0           ; Lock out Flash and Supervisiory operations
008A: 55 F9 00 MOV   [0xF9],0x0         (0308)     mov  [bSSC_KEYSP], 0
008D: 71 10    OR    F,0x10             
                                        (0309) 
                                        (0310)     ;---------------------------------------
                                        (0311)     ; Initialize Crystal Oscillator and PLL
                                        (0312)     ;---------------------------------------
                                        (0313) 
                                        (0314) IF ( SELECT_32K & WAIT_FOR_32K )
                                        (0315)     ; If the user has requested the External Crystal Oscillator (ECO) then turn it
                                        (0316)     ; on and wait for it to stabilize and the system to switch over to it. The PLL
                                        (0317)     ; is left off. Set the SleepTimer period is set to 1 sec to time the wait for
                                        (0318)     ; the ECO to stabilize.
                                        (0319)     ;
                                        (0320)     M8C_SetBank1
                                        (0321)     mov   reg[OSC_CR0], (SELECT_32K_JUST | OSC_CR0_SLEEP_1Hz | OSC_CR0_CPU_12MHz)
                                        (0322)     M8C_SetBank0
                                        (0323)     M8C_ClearWDTAndSleep                  ; Reset the sleep timer to get a full second
                                        (0324)     or    reg[INT_MSK0], INT_MSK0_SLEEP   ; Enable latching of SleepTimer interrupt
                                        (0325)     mov   reg[INT_VC],   0                ; Clear all pending interrupts
                                        (0326) .WaitFor1s:
                                        (0327)     tst   reg[INT_CLR0], INT_MSK0_SLEEP   ; Test the SleepTimer Interrupt Status
                                        (0328)     jz   .WaitFor1s                       ; Interrupt will latch but will not dispatch
                                        (0329)                                           ;   since interrupts are not globally enabled
                                        (0330) ELSE ; !( SELECT_32K & WAIT_FOR_32K )
                                        (0331)     ; Either no ECO, or waiting for stable clock is to be done in main
                                        (0332)     M8C_SetBank1
008F: 62 E0 02 MOV   REG[0xE0],0x2      (0333)     mov   reg[OSC_CR0], (SELECT_32K_JUST | PLL_MODE_JUST | SLEEP_TIMER_JUST | OSC_CR0_CPU_12MHz)
0092: 70 EF    AND   F,0xEF             
0094: 62 E3 38 MOV   REG[0xE3],0x38     
                                        (0334)     M8C_SetBank0
                                        (0335)     M8C_ClearWDTAndSleep           ; Reset the watch dog
                                        (0336) 
                                        (0337) ENDIF ;( SELECT_32K & WAIT_FOR_32K )
                                        (0338) 
                                        (0339) IF ( PLL_MODE )
                                        (0340)     ; Crystal is now fully operational (assuming WAIT_FOR_32K was enabled).
                                        (0341)     ; Now start up PLL if selected, and wait 16 msec for it to stabilize.
                                        (0342)     ;
                                        (0343)     M8C_SetBank1
                                        (0344)     mov   reg[OSC_CR0], (SELECT_32K_JUST | PLL_MODE_JUST | OSC_CR0_SLEEP_64Hz | OSC_CR0_CPU_3MHz)
                                        (0345)     M8C_SetBank0
                                        (0346)     M8C_ClearWDTAndSleep                  ; Reset the sleep timer to get full period
                                        (0347)     mov   reg[INT_VC], 0                  ; Clear all pending interrupts
                                        (0348) 
                                        (0349) .WaitFor16ms:
                                        (0350)     tst   reg[INT_CLR0],INT_MSK0_SLEEP    ; Test the SleepTimer Interrupt Status
                                        (0351)     jz   .WaitFor16ms
                                        (0352)     M8C_SetBank1                          ; continue boot at CPU Speed of SYSCLK/2
                                        (0353)     mov   reg[OSC_CR0], (SELECT_32K_JUST | PLL_MODE_JUST | OSC_CR0_SLEEP_64Hz | OSC_CR0_CPU_12MHz)
                                        (0354)     M8C_SetBank0
                                        (0355) 
                                        (0356) IF      ( WAIT_FOR_32K )
                                        (0357) ELSE ; !( WAIT_FOR_32K )
                                        (0358)     ; Option settings (PLL-Yes, ECO-No) are incompatible - force a syntax error
                                        (0359)     ERROR_PSoC Disabling WAIT_FOR_32K requires that the PLL_Lock must be enabled in user code.
                                        (0360) ENDIF ;(WAIT_FOR_32K)
                                        (0361) ENDIF ;(PLL_MODE)
                                        (0362) 
                                        (0363) 	;-------------------------------------------------------
                                        (0364)     ; Initialize Proper Drive Mode for External Clock Pin
                                        (0365)     ;-------------------------------------------------------
                                        (0366) 
                                        (0367)     ; Change EXTCLK pin from Hi-Z Analog (110b) drive mode to Hi-Z (010b) drive mode
                                        (0368) 
                                        (0369) IF (SYSCLK_SOURCE)
                                        (0370)     and reg[PRT1DM2],  ~0x10        ; Clear bit 4 of EXTCLK pin's DM2 register 
                                        (0371) ENDIF
                                        (0372)     ; EXTCLK pin is now in proper drive mode to input the external clock signal
                                        (0373) 
                                        (0374)     ;------------------------
                                        (0375)     ; Close CT leakage path.
                                        (0376)     ;------------------------
0097: 62 71 05 MOV   REG[0x71],0x5      (0377)     mov   reg[ACB00CR0], 05h
009A: 62 75 05 MOV   REG[0x75],0x5      (0378)     mov   reg[ACB01CR0], 05h
009D: 62 79 05 MOV   REG[0x79],0x5      (0379)     mov   reg[ACB02CR0], 05h
00A0: 62 7D 05 MOV   REG[0x7D],0x5      (0380)     mov   reg[ACB03CR0], 05h
00A3: 62 D1 07 MOV   REG[0xD1],0x7      
                                        (0381) 
                                        (0382) 
                                        (0383) IF	(TOOLCHAIN & HITECH)
                                        (0384)     ;---------------------------------------------
                                        (0385)     ; HI-TECH initialization: Enter the Large Memory Model, if applicable
                                        (0386)     ;---------------------------------------------
                                        (0387) 	global		__Lstackps
                                        (0388) 	mov     a,low __Lstackps
                                        (0389) 	swap    a,sp
                                        (0390) 
                                        (0391) IF ( SYSTEM_LARGE_MEMORY_MODEL )
                                        (0392)     RAM_SETPAGE_STK SYSTEM_STACK_PAGE      ; relocate stack page ...
                                        (0393)     RAM_SETPAGE_IDX2STK            ; initialize other page pointers
                                        (0394)     RAM_SETPAGE_CUR 0
                                        (0395)     RAM_SETPAGE_MVW 0
                                        (0396)     RAM_SETPAGE_MVR 0
                                        (0397)     IF ( SYSTEM_IDXPG_TRACKS_STK_PP ); Now enable paging:
                                        (0398)     or    F, FLAG_PGMODE_11b       ; LMM w/ IndexPage<==>StackPage
                                        (0399)     ELSE
                                        (0400)     or    F, FLAG_PGMODE_10b       ; LMM w/ independent IndexPage
                                        (0401)     ENDIF ;  SYSTEM_IDXPG_TRACKS_STK_PP
                                        (0402) ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                                        (0403) ELSE
                                        (0404)     ;---------------------------------------------
                                        (0405)     ; ImageCraft Enter the Large Memory Model, if applicable
                                        (0406)     ;---------------------------------------------
                                        (0407) IF ( SYSTEM_LARGE_MEMORY_MODEL )
                                        (0408)     RAM_SETPAGE_STK SYSTEM_STACK_PAGE      ; relocate stack page ...
00A6: 50 00    MOV   A,0x0              (0409)     mov   A, SYSTEM_STACK_BASE_ADDR        ;   and offset, if any
00A8: 4E       SWAP  SP,A               (0410)     swap  A, SP
00A9: 62 D3 07 MOV   REG[0xD3],0x7      
00AC: 62 D0 00 MOV   REG[0xD0],0x0      
00AF: 62 D5 00 MOV   REG[0xD5],0x0      
00B2: 62 D4 00 MOV   REG[0xD4],0x0      
                                        (0411)     RAM_SETPAGE_IDX2STK            ; initialize other page pointers
                                        (0412)     RAM_SETPAGE_CUR 0
                                        (0413)     RAM_SETPAGE_MVW 0
                                        (0414)     RAM_SETPAGE_MVR 0
                                        (0415) 
                                        (0416)   IF ( SYSTEM_IDXPG_TRACKS_STK_PP ); Now enable paging:
00B5: 71 C0    OR    F,0xC0             (0417)     or    F, FLAG_PGMODE_11b       ; LMM w/ IndexPage<==>StackPage
                                        (0418)   ELSE
                                        (0419)     or    F, FLAG_PGMODE_10b       ; LMM w/ independent IndexPage
                                        (0420)   ENDIF ;  SYSTEM_IDXPG_TRACKS_STK_PP
                                        (0421) ELSE
                                        (0422)     mov   A, __ramareas_end        ; Set top of stack to end of used RAM
                                        (0423)     swap  SP, A
                                        (0424) ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                                        (0425) ENDIF ;	TOOLCHAIN
                                        (0426) 
                                        (0427)     ;@PSoC_BOOT_LOADCFG_UserCode_START@
                                        (0428)     ;---------------------------------------------------
                                        (0429)     ; Insert your custom code below this banner
                                        (0430)     ;---------------------------------------------------
                                        (0431) 
                                        (0432)     ;---------------------------------------------------
                                        (0433)     ; Insert your custom code above this banner
                                        (0434)     ;---------------------------------------------------
                                        (0435)     ;@PSoC_BOOT_LOADCFG_UserCode_END@ 
                                        (0436) 
                                        (0437)     ;-------------------------
                                        (0438)     ; Load Base Configuration
                                        (0439)     ;-------------------------
                                        (0440)     ; Load global parameter settings and load the user modules in the
                                        (0441)     ; base configuration. Exceptions: (1) Leave CPU Speed fast as possible
                                        (0442)     ; to minimize start up time; (2) We may still need to play with the
                                        (0443)     ; Sleep Timer.
                                        (0444)     ;
00B7: 7C 04 D5 LCALL 0x04D5             (0445)     lcall LoadConfigInit
                                        (0446) 
                                        (0447)     ;-----------------------------------
                                        (0448)     ; Initialize C Run-Time Environment
                                        (0449)     ;-----------------------------------
                                        (0450) IF ( C_LANGUAGE_SUPPORT )
                                        (0451) IF ( SYSTEM_SMALL_MEMORY_MODEL )
                                        (0452)     mov  A,0                           ; clear the 'bss' segment to zero
                                        (0453)     mov  [__r0],<__bss_start
                                        (0454) BssLoop:
                                        (0455)     cmp  [__r0],<__bss_end
                                        (0456)     jz   BssDone
                                        (0457)     mvi  [__r0],A
                                        (0458)     jmp  BssLoop
                                        (0459) BssDone:
                                        (0460)     mov  A,>__idata_start              ; copy idata to data segment
                                        (0461)     mov  X,<__idata_start
                                        (0462)     mov  [__r0],<__data_start
                                        (0463) IDataLoop:
                                        (0464)     cmp  [__r0],<__data_end
                                        (0465)     jz   C_RTE_Done
                                        (0466)     push A
                                        (0467)     romx
                                        (0468)     mvi  [__r0],A
                                        (0469)     pop  A
                                        (0470)     inc  X
                                        (0471)     adc  A,0
                                        (0472)     jmp  IDataLoop
                                        (0473) 
                                        (0474) ENDIF ; SYSTEM_SMALL_MEMORY_MODEL
                                        (0475) 
                                        (0476) IF ( SYSTEM_LARGE_MEMORY_MODEL )
00BA: 62 D0 00 MOV   REG[0xD0],0x0      (0477)     mov   reg[CUR_PP], >__r0           ; force direct addr mode instructions
                                        (0478)                                        ; to use the Virtual Register page.
                                        (0479) 
                                        (0480)     ; Dereference the constant (flash) pointer pXIData to access the start
                                        (0481)     ; of the extended idata area, "xidata." Xidata follows the end of the
                                        (0482)     ; text segment and may have been relocated by the Code Compressor.
                                        (0483)     ;
00BD: 50 03    MOV   A,0x3              (0484)     mov   A, >__pXIData                ; Get the address of the flash
00BF: 57 CC    MOV   X,0xCC             (0485)     mov   X, <__pXIData                ;   pointer to the xidata area.
00C1: 08       PUSH  A                  (0486)     push  A
00C2: 28       ROMX                     (0487)     romx                               ; get the MSB of xidata's address
00C3: 53 30    MOV   [__r0],A           (0488)     mov   [__r0], A
00C5: 18       POP   A                  (0489)     pop   A
00C6: 75       INC   X                  (0490)     inc   X
00C7: 09 00    ADC   A,0x0              (0491)     adc   A, 0
00C9: 28       ROMX                     (0492)     romx                               ; get the LSB of xidata's address
00CA: 4B       SWAP  A,X                (0493)     swap  A, X
00CB: 51 30    MOV   A,[__r0]           (0494)     mov   A, [__r0]                    ; pXIData (in [A,X]) points to the
                                        (0495)                                        ;   XIData structure list in flash
00CD: 80 04    JMP   0x00D2             (0496)     jmp   .AccessStruct
                                        (0497) 
                                        (0498)     ; Unpack one element in the xidata "structure list" that specifies the
                                        (0499)     ; values of C variables. Each structure contains 3 member elements.
                                        (0500)     ; The first is a pointer to a contiguous block of RAM to be initial-
                                        (0501)     ; ized. Blocks are always 255 bytes or less in length and never cross
                                        (0502)     ; RAM page boundaries. The list terminates when the MSB of the pointer
                                        (0503)     ; contains 0xFF. There are two formats for the struct depending on the
                                        (0504)     ; value in the second member element, an unsigned byte:
                                        (0505)     ; (1) If the value of the second element is non-zero, it represents
                                        (0506)     ; the 'size' of the block of RAM to be initialized. In this case, the
                                        (0507)     ; third member of the struct is an array of bytes of length 'size' and
                                        (0508)     ; the bytes are copied to the block of RAM.
                                        (0509)     ; (2) If the value of the second element is zero, the block of RAM is
                                        (0510)     ; to be cleared to zero. In this case, the third member of the struct
                                        (0511)     ; is an unsigned byte containing the number of bytes to clear.
                                        (0512) 
                                        (0513) .AccessNextStructLoop:
00CF: 75       INC   X                  (0514)     inc   X                            ; pXIData++
00D0: 09 00    ADC   A,0x0              (0515)     adc   A, 0
00D2: 62 E3 00 MOV   REG[0xE3],0x0      
                                        (0516) .AccessStruct:                         ; Entry point for first block
                                        (0517)     ;
                                        (0518)     ; Assert: pXIData in [A,X] points to the beginning of an XIData struct.
                                        (0519)     ;
                                        (0520)     M8C_ClearWDT                       ; Clear the watchdog for long inits
00D5: 08       PUSH  A                  (0521)     push  A
00D6: 28       ROMX                     (0522)     romx                               ; MSB of RAM addr (CPU.A <- *pXIData)
00D7: 60 D5    MOV   REG[0xD5],A        (0523)     mov   reg[MVW_PP], A               ;   for use with MVI write operations
00D9: 74       INC   A                  (0524)     inc   A                            ; End of Struct List? (MSB==0xFF?)
00DA: A0 4B    JZ    0x0126             (0525)     jz    .C_RTE_WrapUp                ;   Yes, C runtime environment complete
00DC: 18       POP   A                  (0526)     pop   A                            ; restore pXIData to [A,X]
00DD: 75       INC   X                  (0527)     inc   X                            ; pXIData++
00DE: 09 00    ADC   A,0x0              (0528)     adc   A, 0
00E0: 08       PUSH  A                  (0529)     push  A
00E1: 28       ROMX                     (0530)     romx                               ; LSB of RAM addr (CPU.A <- *pXIData)
00E2: 53 30    MOV   [__r0],A           (0531)     mov   [__r0], A                    ; RAM Addr now in [reg[MVW_PP],[__r0]]
00E4: 18       POP   A                  (0532)     pop   A                            ; restore pXIData to [A,X]
00E5: 75       INC   X                  (0533)     inc   X                            ; pXIData++ (point to size)
00E6: 09 00    ADC   A,0x0              (0534)     adc   A, 0
00E8: 08       PUSH  A                  (0535)     push  A
00E9: 28       ROMX                     (0536)     romx                               ; Get the size (CPU.A <- *pXIData)
00EA: A0 1C    JZ    0x0107             (0537)     jz    .ClearRAMBlockToZero         ; If Size==0, then go clear RAM
00EC: 53 2F    MOV   [__r1],A           (0538)     mov   [__r1], A                    ;             else downcount in __r1
00EE: 18       POP   A                  (0539)     pop   A                            ; restore pXIData to [A,X]
                                        (0540) 
                                        (0541) .CopyNextByteLoop:
                                        (0542)     ; For each byte in the structure's array member, copy from flash to RAM.
                                        (0543)     ; Assert: pXIData in [A,X] points to previous byte of flash source;
                                        (0544)     ;         [reg[MVW_PP],[__r0]] points to next RAM destination;
                                        (0545)     ;         __r1 holds a non-zero count of the number of bytes remaining.
                                        (0546)     ;
00EF: 75       INC   X                  (0547)     inc   X                            ; pXIData++ (point to next data byte)
00F0: 09 00    ADC   A,0x0              (0548)     adc   A, 0
00F2: 08       PUSH  A                  (0549)     push  A
00F3: 28       ROMX                     (0550)     romx                               ; Get the data value (CPU.A <- *pXIData)
00F4: 3F 30    MVI   [__r0],A           (0551)     mvi   [__r0], A                    ; Transfer the data to RAM
00F6: 47 30 FF TST   [__r0],0xFF        (0552)     tst   [__r0], 0xff                 ; Check for page crossing
00F9: B0 06    JNZ   0x0100             (0553)     jnz   .CopyLoopTail                ;   No crossing, keep going
00FB: 5D D5    MOV   A,REG[0xD5]        (0554)     mov   A, reg[ MVW_PP]              ;   If crossing, bump MVW page reg
00FD: 74       INC   A                  (0555)     inc   A
00FE: 60 D5    MOV   REG[0xD5],A        (0556)     mov   reg[ MVW_PP], A
                                        (0557) .CopyLoopTail:
0100: 18       POP   A                  (0558)     pop   A                            ; restore pXIData to [A,X]
0101: 7A 2F    DEC   [__r1]             (0559)     dec   [__r1]                       ; End of this array in flash?
0103: BF EB    JNZ   0x00EF             (0560)     jnz   .CopyNextByteLoop            ;   No,  more bytes to copy
0105: 8F C9    JMP   0x00CF             (0561)     jmp   .AccessNextStructLoop        ;   Yes, initialize another RAM block
                                        (0562) 
                                        (0563) .ClearRAMBlockToZero:
0107: 18       POP   A                  (0564)     pop   A                            ; restore pXIData to [A,X]
0108: 75       INC   X                  (0565)     inc   X                            ; pXIData++ (point to next data byte)
0109: 09 00    ADC   A,0x0              (0566)     adc   A, 0
010B: 08       PUSH  A                  (0567)     push  A
010C: 28       ROMX                     (0568)     romx                               ; Get the run length (CPU.A <- *pXIData)
010D: 53 2F    MOV   [__r1],A           (0569)     mov   [__r1], A                    ; Initialize downcounter
010F: 50 00    MOV   A,0x0              (0570)     mov   A, 0                         ; Initialize source data
                                        (0571) 
                                        (0572) .ClearRAMBlockLoop:
                                        (0573)     ; Assert: [reg[MVW_PP],[__r0]] points to next RAM destination and
                                        (0574)     ;         __r1 holds a non-zero count of the number of bytes remaining.
                                        (0575)     ;
0111: 3F 30    MVI   [__r0],A           (0576)     mvi   [__r0], A                    ; Clear a byte
0113: 47 30 FF TST   [__r0],0xFF        (0577)     tst   [__r0], 0xff                 ; Check for page crossing
0116: B0 08    JNZ   0x011F             (0578)     jnz   .ClearLoopTail               ;   No crossing, keep going
0118: 5D D5    MOV   A,REG[0xD5]        (0579)     mov   A, reg[ MVW_PP]              ;   If crossing, bump MVW page reg
011A: 74       INC   A                  (0580)     inc   A
011B: 60 D5    MOV   REG[0xD5],A        (0581)     mov   reg[ MVW_PP], A
011D: 50 00    MOV   A,0x0              (0582)     mov   A, 0                         ; Restore the zero used for clearing
                                        (0583) .ClearLoopTail:
011F: 7A 2F    DEC   [__r1]             (0584)     dec   [__r1]                       ; Was this the last byte?
0121: BF EF    JNZ   0x0111             (0585)     jnz   .ClearRAMBlockLoop           ;   No,  continue
0123: 18       POP   A                  (0586)     pop   A                            ;   Yes, restore pXIData to [A,X] and
0124: 8F AA    JMP   0x00CF             (0587)     jmp   .AccessNextStructLoop        ;        initialize another RAM block
                                        (0588) 
                                        (0589) .C_RTE_WrapUp:
0126: 18       POP   A                  (0590)     pop   A                            ; balance stack
0127: 71 10    OR    F,0x10             
0129: 70 EF    AND   F,0xEF             
                                        (0591) 
                                        (0592) ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
                                        (0593) 
                                        (0594) C_RTE_Done:
                                        (0595) 
                                        (0596) ENDIF ; C_LANGUAGE_SUPPORT
                                        (0597) 
                                        (0598)     ;-------------------------------
                                        (0599)     ; Voltage Stabilization for SMP
                                        (0600)     ;-------------------------------
                                        (0601) 
                                        (0602) IF ( POWER_SETTING & POWER_SET_5V0)    ; 5.0V Operation
                                        (0603) IF ( SWITCH_MODE_PUMP ^ 1 )            ; SMP is operational
                                        (0604)     ;- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                        (0605)     ; When using the SMP at 5V, we must wait for Vdd to slew from 3.1V to
                                        (0606)     ; 5V before enabling the Precision Power-On Reset (PPOR).
                                        (0607)     ;- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                        (0608)     or   reg[INT_MSK0],INT_MSK0_SLEEP
                                        (0609)     M8C_SetBank1
                                        (0610)     and   reg[OSC_CR0], ~OSC_CR0_SLEEP
                                        (0611)     or    reg[OSC_CR0],  OSC_CR0_SLEEP_512Hz
                                        (0612)     M8C_SetBank0
                                        (0613)     M8C_ClearWDTAndSleep                   ; Restart the sleep timer
                                        (0614)     mov   reg[INT_VC], 0                   ; Clear all pending interrupts
                                        (0615) .WaitFor2ms:
                                        (0616)     tst   reg[INT_CLR0], INT_MSK0_SLEEP    ; Test the SleepTimer Interrupt Status
                                        (0617)     jz   .WaitFor2ms                       ; Branch fails when 2 msec has passed
                                        (0618) ENDIF ; SMP is operational
                                        (0619) ENDIF ; 5.0V Operation
                                        (0620) 
                                        (0621)     ;-------------------------------
                                        (0622)     ; Set Power-On Reset (POR) Level
                                        (0623)     ;-------------------------------
                                        (0624)     ;  The writes to the VLT_CR register below include setting the POR to VLT_CR_POR_HIGH, 
                                        (0625)     ;  VLT_CR_POR_MID or VLT_CR_POR_LOW. Correctly setting this value is critical to the proper 
                                        (0626)     ;  operation of the PSoC. The POR protects the M8C from mis-executing when Vdd falls low. 
                                        (0627)     ;  These values should not be changed from the settings here. See Section "POR and LVD" of 
                                        (0628)     ;  Technical Reference Manual #001-14463 for more information.
                                        (0629) 
                                        (0630)     M8C_SetBank1
                                        (0631) 
                                        (0632) IF (POWER_SETTING & POWER_SET_5V0)          ; 5.0V Operation?
                                        (0633)  IF (POWER_SETTING & POWER_SET_SLOW_IMO)    ; and Slow Mode?
                                        (0634)  ELSE                                       ;    No, fast mode
                                        (0635)   IF ( CPU_CLOCK_JUST ^ OSC_CR0_CPU_24MHz ) ;    As fast as 24MHz?
                                        (0636)                                             ;       no, set midpoint POR in user code, if desired
                                        (0637)   ELSE ; 24HMz                              ;
                                        (0638)     or    reg[VLT_CR],  VLT_CR_POR_HIGH     ;      yes, highest POR trip point required
                                        (0639)   ENDIF ; 24MHz
                                        (0640)  ENDIF ; Slow Mode
                                        (0641) ENDIF ; 5.0V Operation
                                        (0642) 
                                        (0643)     M8C_SetBank0
                                        (0644) 
                                        (0645)     ;----------------------------
                                        (0646)     ; Wrap up and invoke "main"
                                        (0647)     ;----------------------------
                                        (0648) 
                                        (0649)     ; Disable the Sleep interrupt that was used for timing above.  In fact,
                                        (0650)     ; no interrupts should be enabled now, so may as well clear the register.
                                        (0651)     ;
012B: 62 E0 00 MOV   REG[0xE0],0x0      (0652)     mov  reg[INT_MSK0],0
012E: 71 10    OR    F,0x10             
                                        (0653) 
                                        (0654)     ; Everything has started OK. Now select requested CPU & sleep frequency.
                                        (0655)     ; And put decimator in full mode so it does not consume too much current.
                                        (0656)     ;
                                        (0657)     M8C_SetBank1
0130: 62 E0 00 MOV   REG[0xE0],0x0      (0658)     mov  reg[OSC_CR0],(SELECT_32K_JUST | PLL_MODE_JUST | SLEEP_TIMER_JUST | CPU_CLOCK_JUST)
0133: 43 E7 80 OR    REG[0xE7],0x80     (0659)     or   reg[DEC_CR2],80h                    ; Put decimator in full mode
0136: 70 EF    AND   F,0xEF             
                                        (0660)     M8C_SetBank0
                                        (0661) 
                                        (0662)     ; Global Interrupt are NOT enabled, this should be done in main().
                                        (0663)     ; LVD is set but will not occur unless Global Interrupts are enabled.
                                        (0664)     ; Global Interrupts should be enabled as soon as possible in main().
                                        (0665)     ;
0138: 62 E2 00 MOV   REG[0xE2],0x0      (0666)     mov  reg[INT_VC],0             ; Clear any pending interrupts which may
                                        (0667)                                    ; have been set during the boot process.
                                        (0668) IF	(TOOLCHAIN & HITECH)
                                        (0669) 	ljmp  startup                  ; Jump to C compiler startup code
                                        (0670) ELSE
                                        (0671) IF ENABLE_LJMP_TO_MAIN
                                        (0672)     ljmp  _main                    ; goto main (no return)
                                        (0673) ELSE
013B: 7C 09 08 LCALL __UserModules_end|_main|__text_start|_main(0674)     lcall _main                    ; call main
                                        (0675) .Exit:
013E: 8F FF    JMP   0x013E             (0676)     jmp  .Exit                     ; Wait here after return till power-off or reset
                                        (0677) ENDIF
                                        (0678) ENDIF ; TOOLCHAIN
                                        (0679) 
                                        (0680)     ;---------------------------------
                                        (0681)     ; Library Access to Global Parms
                                        (0682)     ;---------------------------------
                                        (0683)     ;
                                        (0684)  bGetPowerSetting:
                                        (0685) _bGetPowerSetting:
                                        (0686)     ; Returns value of POWER_SETTING in the A register.
                                        (0687)     ; No inputs. No Side Effects.
                                        (0688)     ;
0140: 50 10    MOV   A,0x10             (0689)     mov   A, POWER_SETTING
0142: 7F       RET                      (0690)     ret
                                        (0691) 
                                        (0692) IF	(TOOLCHAIN & HITECH)
                                        (0693) ELSE
                                        (0694)     ;---------------------------------
                                        (0695)     ; Order Critical RAM & ROM AREAs
                                        (0696)     ;---------------------------------
                                        (0697)     ;  'TOP' is all that has been defined so far...
                                        (0698) 
                                        (0699)     ;  ROM AREAs for C CONST, static & global items
                                        (0700)     ;
                                        (0701)     AREA lit               (ROM, REL, CON, LIT)   ; 'const' definitions
                                        (0702)     AREA idata             (ROM, REL, CON, LIT)   ; Constants for initializing RAM
                                        (0703) __idata_start:
                                        (0704) 
                                        (0705)     AREA func_lit          (ROM, REL, CON, proclab)   ; Function Pointers
                                        (0706) __func_lit_start:
                                        (0707) 
                                        (0708) IF ( SYSTEM_LARGE_MEMORY_MODEL )
                                        (0709)     ; We use the func_lit area to store a pointer to extended initialized
                                        (0710)     ; data (xidata) area that follows the text area. Func_lit isn't
                                        (0711)     ; relocated by the code compressor, but the text area may shrink and
                                        (0712)     ; that moves xidata around.
                                        (0713)     ;
                                        (0714) __pXIData:         word __text_end           ; ptr to extended idata
                                        (0715) ENDIF
                                        (0716) 
                                        (0717)     AREA psoc_config       (ROM, REL, CON)   ; Configuration Load & Unload
                                        (0718)     AREA UserModules       (ROM, REL, CON)   ; User Module APIs
                                        (0719) 
                                        (0720)     ; CODE segment for general use
                                        (0721)     ;
                                        (0722)     AREA text (ROM, REL, CON)
                                        (0723) __text_start:
                                        (0724) 
                                        (0725)     ; RAM area usage
                                        (0726)     ;
                                        (0727)     AREA data              (RAM, REL, CON)   ; initialized RAM
                                        (0728) __data_start:
                                        (0729) 
                                        (0730)     AREA virtual_registers (RAM, REL, CON)   ; Temp vars of C compiler
                                        (0731)     AREA InterruptRAM      (RAM, REL, CON)   ; Interrupts, on Page 0
                                        (0732)     AREA bss               (RAM, REL, CON)   ; general use
                                        (0733) __bss_start:
                                        (0734) 
                                        (0735) ENDIF ; TOOLCHAIN
                                        (0736) 
                                        (0737) ; end of file boot.asm
FILE: lib\psocconfigtbl.asm             (0001) ;  Generated by PSoC Designer 5.4.3191
03D0: 70 EF    AND   F,0xEF             (0002) ;
                                        (0003) ; =============================================================================
                                        (0004) ; FILENAME: PSoCConfigTBL.asm
                                        (0005) ;  
                                        (0006) ; Copyright (c) Cypress Semiconductor 2013. All Rights Reserved.
                                        (0007) ;  
                                        (0008) ; NOTES:
                                        (0009) ; Do not modify this file. It is generated by PSoC Designer each time the
                                        (0010) ; generate application function is run. The values of the parameters in this
                                        (0011) ; file can be modified by changing the values of the global parameters in the
                                        (0012) ; device editor.
                                        (0013) ;  
                                        (0014) ; =============================================================================
                                        (0015)  
                                        (0016) include "m8c.inc"
                                        (0017) ;  Personalization tables 
                                        (0018) export LoadConfigTBL_nrf24l01_template_Bank1
                                        (0019) export LoadConfigTBL_nrf24l01_template_Bank0
                                        (0020) export LoadConfigTBL_nrf24l01_template_Ordered
                                        (0021) AREA lit(rom, rel)
                                        (0022) LoadConfigTBL_nrf24l01_template_Bank0:
                                        (0023) ;  Instance name ADCINC, User Module ADCINC
                                        (0024) ;       Instance name ADCINC, Block Name ADC1(ASC10)
                                        (0025) 	db		80h, 88h		;ADCINC_AtoD1cr0(ASC10CR0)
                                        (0026) 	db		81h, 00h		;ADCINC_AtoD1cr1(ASC10CR1)
                                        (0027) 	db		82h, 20h		;ADCINC_AtoD1cr2(ASC10CR2)
                                        (0028) 	db		83h, f4h		;ADCINC_AtoD1cr3(ASC10CR3)
                                        (0029) ;       Instance name ADCINC, Block Name ADC2(ASD20)
                                        (0030) 	db		90h, 90h		;ADCINC_AtoD2cr0(ASD20CR0)
                                        (0031) 	db		91h, 00h		;ADCINC_AtoD2cr1(ASD20CR1)
                                        (0032) 	db		92h, 60h		;ADCINC_AtoD2cr2(ASD20CR2)
                                        (0033) 	db		93h, f0h		;ADCINC_AtoD2cr3(ASD20CR3)
                                        (0034) ;       Instance name ADCINC, Block Name PWM(DBB00)
                                        (0035) 	db		23h, 00h		;ADCINC_PWMcr0(DBB00CR0)
                                        (0036) 	db		21h, 00h		;ADCINC_PWMdr1(DBB00DR1)
                                        (0037) 	db		22h, 01h		;ADCINC_PWMdr2(DBB00DR2)
                                        (0038) ;  Instance name LCD, User Module LCD
                                        (0039) ;  Instance name PGA, User Module PGA
                                        (0040) ;       Instance name PGA, Block Name GAIN(ACB00)
                                        (0041) 	db		71h, 7eh		;PGA_GAIN_CR0(ACB00CR0)
                                        (0042) 	db		72h, 21h		;PGA_GAIN_CR1(ACB00CR1)
                                        (0043) 	db		73h, 20h		;PGA_GAIN_CR2(ACB00CR2)
                                        (0044) 	db		70h, 00h		;PGA_GAIN_CR3(ACB00CR3)
                                        (0045) ;  Instance name SPIM, User Module SPIM
                                        (0046) ;       Instance name SPIM, Block Name SPIM(DCB02)
                                        (0047) 	db		2bh, 00h		;SPIM_CONTROL_REG  (DCB02CR0)
                                        (0048) 	db		29h, 00h		;SPIM_TX_BUFFER_REG(DCB02DR1)
                                        (0049) 	db		2ah, 00h		;SPIM_RX_BUFFER_REG(DCB02DR2)
                                        (0050) ;  Instance name SleepTimer, User Module SleepTimer
                                        (0051) ;  Global Register values Bank 0
                                        (0052) 	db		60h, 28h		; AnalogColumnInputSelect register (AMX_IN)
                                        (0053) 	db		66h, 00h		; AnalogComparatorControl1 register (CMP_CR1)
                                        (0054) 	db		63h, 35h		; AnalogReferenceControl register (ARF_CR)
                                        (0055) 	db		65h, 00h		; AnalogSyncControl register (ASY_CR)
                                        (0056) 	db		e6h, 00h		; DecimatorControl_0 register (DEC_CR0)
                                        (0057) 	db		e7h, 42h		; DecimatorControl_1 register (DEC_CR1)
                                        (0058) 	db		d6h, 00h		; I2CConfig register (I2C_CFG)
                                        (0059) 	db		b0h, 0ch		; Row_0_InputMux register (RDI0RI)
                                        (0060) 	db		b1h, 00h		; Row_0_InputSync register (RDI0SYN)
                                        (0061) 	db		b2h, 00h		; Row_0_LogicInputAMux register (RDI0IS)
                                        (0062) 	db		b3h, 33h		; Row_0_LogicSelect_0 register (RDI0LT0)
                                        (0063) 	db		b4h, 33h		; Row_0_LogicSelect_1 register (RDI0LT1)
                                        (0064) 	db		b5h, 08h		; Row_0_OutputDrive_0 register (RDI0SRO0)
                                        (0065) 	db		b6h, 40h		; Row_0_OutputDrive_1 register (RDI0SRO1)
                                        (0066) 	db		b8h, 55h		; Row_1_InputMux register (RDI1RI)
                                        (0067) 	db		b9h, 00h		; Row_1_InputSync register (RDI1SYN)
                                        (0068) 	db		bah, 10h		; Row_1_LogicInputAMux register (RDI1IS)
                                        (0069) 	db		bbh, 33h		; Row_1_LogicSelect_0 register (RDI1LT0)
                                        (0070) 	db		bch, 33h		; Row_1_LogicSelect_1 register (RDI1LT1)
                                        (0071) 	db		bdh, 00h		; Row_1_OutputDrive_0 register (RDI1SRO0)
                                        (0072) 	db		beh, 00h		; Row_1_OutputDrive_1 register (RDI1SRO1)
                                        (0073) 	db		c0h, 00h		; Row_2_InputMux register (RDI2RI)
                                        (0074) 	db		c1h, 00h		; Row_2_InputSync register (RDI2SYN)
                                        (0075) 	db		c2h, 20h		; Row_2_LogicInputAMux register (RDI2IS)
                                        (0076) 	db		c3h, 33h		; Row_2_LogicSelect_0 register (RDI2LT0)
                                        (0077) 	db		c4h, 33h		; Row_2_LogicSelect_1 register (RDI3LT1)
                                        (0078) 	db		c5h, 00h		; Row_2_OutputDrive_0 register (RDI2SRO0)
                                        (0079) 	db		c6h, 00h		; Row_2_OutputDrive_1 register (RDI2SRO1)
                                        (0080) 	db		c8h, 55h		; Row_3_InputMux register (RDI3RI)
                                        (0081) 	db		c9h, 00h		; Row_3_InputSync register (RDI3SYN)
                                        (0082) 	db		cah, 30h		; Row_3_LogicInputAMux register (RDI3IS)
                                        (0083) 	db		cbh, 33h		; Row_3_LogicSelect_0 register (RDI3LT0)
                                        (0084) 	db		cch, 33h		; Row_3_LogicSelect_1 register (RDI3LT1)
                                        (0085) 	db		cdh, 00h		; Row_3_OutputDrive_0 register (RDI3SRO0)
                                        (0086) 	db		ceh, 00h		; Row_3_OutputDrive_1 register (RDI3SRO1)
                                        (0087) 	db		6ch, 00h		; TMP_DR0 register (TMP_DR0)
                                        (0088) 	db		6dh, 00h		; TMP_DR1 register (TMP_DR1)
                                        (0089) 	db		6eh, 00h		; TMP_DR2 register (TMP_DR2)
                                        (0090) 	db		6fh, 00h		; TMP_DR3 register (TMP_DR3)
                                        (0091) 	db		ffh
                                        (0092) LoadConfigTBL_nrf24l01_template_Bank1:
                                        (0093) ;  Instance name ADCINC, User Module ADCINC
                                        (0094) ;       Instance name ADCINC, Block Name ADC1(ASC10)
                                        (0095) ;       Instance name ADCINC, Block Name ADC2(ASD20)
                                        (0096) ;       Instance name ADCINC, Block Name PWM(DBB00)
                                        (0097) 	db		20h, 31h		;ADCINC_PWMfn(DBB00FN)
                                        (0098) 	db		21h, 15h		;ADCINC_PWMsl(DBB00IN)
                                        (0099) 	db		22h, 40h		;ADCINC_PWMos(DBB00OU)
                                        (0100) ;  Instance name LCD, User Module LCD
                                        (0101) ;  Instance name PGA, User Module PGA
                                        (0102) ;       Instance name PGA, Block Name GAIN(ACB00)
                                        (0103) ;  Instance name SPIM, User Module SPIM
                                        (0104) ;       Instance name SPIM, Block Name SPIM(DCB02)
                                        (0105) 	db		28h, 06h		;SPIM_FUNCTION_REG (DCB02FN)
                                        (0106) 	db		29h, d5h		;SPIM_INPUT_REG    (DCB02IN)
                                        (0107) 	db		2ah, 7ch		;SPIM_OUTPUT_REG   (DCB02OU)
                                        (0108) ;  Instance name SleepTimer, User Module SleepTimer
                                        (0109) ;  Global Register values Bank 1
                                        (0110) 	db		61h, 00h		; AnalogClockSelect1 register (CLK_CR1)
                                        (0111) 	db		69h, 00h		; AnalogClockSelect2 register (CLK_CR2)
                                        (0112) 	db		60h, 00h		; AnalogColumnClockSelect register (CLK_CR0)
                                        (0113) 	db		62h, 00h		; AnalogIOControl_0 register (ABF_CR0)
                                        (0114) 	db		67h, 33h		; AnalogLUTControl0 register (ALT_CR0)
                                        (0115) 	db		68h, 33h		; AnalogLUTControl1 register (ALT_CR1)
                                        (0116) 	db		63h, 00h		; AnalogModulatorControl_0 register (AMD_CR0)
                                        (0117) 	db		66h, 00h		; AnalogModulatorControl_1 register (AMD_CR1)
                                        (0118) 	db		d1h, 00h		; GlobalDigitalInterconnect_Drive_Even_Input register (GDI_E_IN)
                                        (0119) 	db		d3h, 00h		; GlobalDigitalInterconnect_Drive_Even_Output register (GDI_E_OU)
                                        (0120) 	db		d0h, 00h		; GlobalDigitalInterconnect_Drive_Odd_Input register (GDI_O_IN)
                                        (0121) 	db		d2h, 00h		; GlobalDigitalInterconnect_Drive_Odd_Output register (GDI_O_OU)
                                        (0122) 	db		e1h, bfh		; OscillatorControl_1 register (OSC_CR1)
                                        (0123) 	db		e2h, 00h		; OscillatorControl_2 register (OSC_CR2)
                                        (0124) 	db		dfh, ffh		; OscillatorControl_3 register (OSC_CR3)
                                        (0125) 	db		deh, 02h		; OscillatorControl_4 register (OSC_CR4)
                                        (0126) 	db		ddh, 00h		; OscillatorGlobalBusEnableControl register (OSC_GO_EN)
                                        (0127) 	db		e7h, 48h		; Type2Decimator_Control register (DEC_CR2)
                                        (0128) 	db		ffh
                                        (0129) AREA psoc_config(rom, rel)
                                        (0130) LoadConfigTBL_nrf24l01_template_Ordered:
                                        (0131) ;  Ordered Global Register values
                                        (0132) 	M8C_SetBank0
03D2: 62 00 00 MOV   REG[0x0],0x0       (0133) 	mov	reg[00h], 00h		; Port_0_Data register (PRT0DR)
03D5: 71 10    OR    F,0x10             
                                        (0134) 	M8C_SetBank1
03D7: 62 00 00 MOV   REG[0x0],0x0       (0135) 	mov	reg[00h], 00h		; Port_0_DriveMode_0 register (PRT0DM0)
03DA: 62 01 FF MOV   REG[0x1],0xFF      (0136) 	mov	reg[01h], ffh		; Port_0_DriveMode_1 register (PRT0DM1)
03DD: 70 EF    AND   F,0xEF             
                                        (0137) 	M8C_SetBank0
03DF: 62 03 FF MOV   REG[0x3],0xFF      (0138) 	mov	reg[03h], ffh		; Port_0_DriveMode_2 register (PRT0DM2)
03E2: 62 02 00 MOV   REG[0x2],0x0       (0139) 	mov	reg[02h], 00h		; Port_0_GlobalSelect register (PRT0GS)
03E5: 71 10    OR    F,0x10             
                                        (0140) 	M8C_SetBank1
03E7: 62 02 00 MOV   REG[0x2],0x0       (0141) 	mov	reg[02h], 00h		; Port_0_IntCtrl_0 register (PRT0IC0)
03EA: 62 03 00 MOV   REG[0x3],0x0       (0142) 	mov	reg[03h], 00h		; Port_0_IntCtrl_1 register (PRT0IC1)
03ED: 70 EF    AND   F,0xEF             
                                        (0143) 	M8C_SetBank0
03EF: 62 01 00 MOV   REG[0x1],0x0       (0144) 	mov	reg[01h], 00h		; Port_0_IntEn register (PRT0IE)
03F2: 62 04 00 MOV   REG[0x4],0x0       (0145) 	mov	reg[04h], 00h		; Port_1_Data register (PRT1DR)
03F5: 71 10    OR    F,0x10             
                                        (0146) 	M8C_SetBank1
03F7: 62 04 5C MOV   REG[0x4],0x5C      (0147) 	mov	reg[04h], 5ch		; Port_1_DriveMode_0 register (PRT1DM0)
03FA: 62 05 A3 MOV   REG[0x5],0xA3      (0148) 	mov	reg[05h], a3h		; Port_1_DriveMode_1 register (PRT1DM1)
03FD: 70 EF    AND   F,0xEF             
                                        (0149) 	M8C_SetBank0
03FF: 62 07 03 MOV   REG[0x7],0x3       (0150) 	mov	reg[07h], 03h		; Port_1_DriveMode_2 register (PRT1DM2)
0402: 62 06 38 MOV   REG[0x6],0x38      (0151) 	mov	reg[06h], 38h		; Port_1_GlobalSelect register (PRT1GS)
0405: 71 10    OR    F,0x10             
                                        (0152) 	M8C_SetBank1
0407: 62 06 00 MOV   REG[0x6],0x0       (0153) 	mov	reg[06h], 00h		; Port_1_IntCtrl_0 register (PRT1IC0)
040A: 62 07 00 MOV   REG[0x7],0x0       (0154) 	mov	reg[07h], 00h		; Port_1_IntCtrl_1 register (PRT1IC1)
040D: 70 EF    AND   F,0xEF             
                                        (0155) 	M8C_SetBank0
040F: 62 05 00 MOV   REG[0x5],0x0       (0156) 	mov	reg[05h], 00h		; Port_1_IntEn register (PRT1IE)
0412: 62 08 00 MOV   REG[0x8],0x0       (0157) 	mov	reg[08h], 00h		; Port_2_Data register (PRT2DR)
0415: 71 10    OR    F,0x10             
                                        (0158) 	M8C_SetBank1
0417: 62 08 7F MOV   REG[0x8],0x7F      (0159) 	mov	reg[08h], 7fh		; Port_2_DriveMode_0 register (PRT2DM0)
041A: 62 09 80 MOV   REG[0x9],0x80      (0160) 	mov	reg[09h], 80h		; Port_2_DriveMode_1 register (PRT2DM1)
041D: 70 EF    AND   F,0xEF             
                                        (0161) 	M8C_SetBank0
041F: 62 0B 80 MOV   REG[0xB],0x80      (0162) 	mov	reg[0bh], 80h		; Port_2_DriveMode_2 register (PRT2DM2)
0422: 62 0A 00 MOV   REG[0xA],0x0       (0163) 	mov	reg[0ah], 00h		; Port_2_GlobalSelect register (PRT2GS)
0425: 71 10    OR    F,0x10             
                                        (0164) 	M8C_SetBank1
0427: 62 0A 00 MOV   REG[0xA],0x0       (0165) 	mov	reg[0ah], 00h		; Port_2_IntCtrl_0 register (PRT2IC0)
042A: 62 0B 00 MOV   REG[0xB],0x0       (0166) 	mov	reg[0bh], 00h		; Port_2_IntCtrl_1 register (PRT2IC1)
042D: 70 EF    AND   F,0xEF             
                                        (0167) 	M8C_SetBank0
042F: 62 09 00 MOV   REG[0x9],0x0       (0168) 	mov	reg[09h], 00h		; Port_2_IntEn register (PRT2IE)
0432: 62 0C 00 MOV   REG[0xC],0x0       (0169) 	mov	reg[0ch], 00h		; Port_3_Data register (PRT3DR)
0435: 71 10    OR    F,0x10             
                                        (0170) 	M8C_SetBank1
0437: 62 0C 00 MOV   REG[0xC],0x0       (0171) 	mov	reg[0ch], 00h		; Port_3_DriveMode_0 register (PRT3DM0)
043A: 62 0D 00 MOV   REG[0xD],0x0       (0172) 	mov	reg[0dh], 00h		; Port_3_DriveMode_1 register (PRT3DM1)
043D: 70 EF    AND   F,0xEF             
                                        (0173) 	M8C_SetBank0
043F: 62 0F 00 MOV   REG[0xF],0x0       (0174) 	mov	reg[0fh], 00h		; Port_3_DriveMode_2 register (PRT3DM2)
0442: 62 0E 00 MOV   REG[0xE],0x0       (0175) 	mov	reg[0eh], 00h		; Port_3_GlobalSelect register (PRT3GS)
0445: 71 10    OR    F,0x10             
                                        (0176) 	M8C_SetBank1
0447: 62 0E 00 MOV   REG[0xE],0x0       (0177) 	mov	reg[0eh], 00h		; Port_3_IntCtrl_0 register (PRT3IC0)
044A: 62 0F 00 MOV   REG[0xF],0x0       (0178) 	mov	reg[0fh], 00h		; Port_3_IntCtrl_1 register (PRT3IC1)
044D: 70 EF    AND   F,0xEF             
                                        (0179) 	M8C_SetBank0
044F: 62 0D 00 MOV   REG[0xD],0x0       (0180) 	mov	reg[0dh], 00h		; Port_3_IntEn register (PRT3IE)
0452: 62 10 00 MOV   REG[0x10],0x0      (0181) 	mov	reg[10h], 00h		; Port_4_Data register (PRT4DR)
0455: 71 10    OR    F,0x10             
                                        (0182) 	M8C_SetBank1
0457: 62 10 00 MOV   REG[0x10],0x0      (0183) 	mov	reg[10h], 00h		; Port_4_DriveMode_0 register (PRT4DM0)
045A: 62 11 00 MOV   REG[0x11],0x0      (0184) 	mov	reg[11h], 00h		; Port_4_DriveMode_1 register (PRT4DM1)
045D: 70 EF    AND   F,0xEF             
                                        (0185) 	M8C_SetBank0
045F: 62 13 00 MOV   REG[0x13],0x0      (0186) 	mov	reg[13h], 00h		; Port_4_DriveMode_2 register (PRT4DM2)
0462: 62 12 00 MOV   REG[0x12],0x0      (0187) 	mov	reg[12h], 00h		; Port_4_GlobalSelect register (PRT4GS)
0465: 71 10    OR    F,0x10             
                                        (0188) 	M8C_SetBank1
0467: 62 12 00 MOV   REG[0x12],0x0      (0189) 	mov	reg[12h], 00h		; Port_4_IntCtrl_0 register (PRT4IC0)
046A: 62 13 00 MOV   REG[0x13],0x0      (0190) 	mov	reg[13h], 00h		; Port_4_IntCtrl_1 register (PRT4IC1)
046D: 70 EF    AND   F,0xEF             
                                        (0191) 	M8C_SetBank0
046F: 62 11 00 MOV   REG[0x11],0x0      (0192) 	mov	reg[11h], 00h		; Port_4_IntEn register (PRT4IE)
0472: 62 14 00 MOV   REG[0x14],0x0      (0193) 	mov	reg[14h], 00h		; Port_5_Data register (PRT5DR)
0475: 71 10    OR    F,0x10             
                                        (0194) 	M8C_SetBank1
0477: 62 14 00 MOV   REG[0x14],0x0      (0195) 	mov	reg[14h], 00h		; Port_5_DriveMode_0 register (PRT5DM0)
047A: 62 15 00 MOV   REG[0x15],0x0      (0196) 	mov	reg[15h], 00h		; Port_5_DriveMode_1 register (PRT5DM1)
047D: 70 EF    AND   F,0xEF             
                                        (0197) 	M8C_SetBank0
047F: 62 17 00 MOV   REG[0x17],0x0      (0198) 	mov	reg[17h], 00h		; Port_5_DriveMode_2 register (PRT5DM2)
0482: 62 16 00 MOV   REG[0x16],0x0      (0199) 	mov	reg[16h], 00h		; Port_5_GlobalSelect register (PRT5GS)
0485: 71 10    OR    F,0x10             
                                        (0200) 	M8C_SetBank1
0487: 62 16 00 MOV   REG[0x16],0x0      (0201) 	mov	reg[16h], 00h		; Port_5_IntCtrl_0 register (PRT5IC0)
048A: 62 17 00 MOV   REG[0x17],0x0      (0202) 	mov	reg[17h], 00h		; Port_5_IntCtrl_1 register (PRT5IC1)
048D: 70 EF    AND   F,0xEF             
                                        (0203) 	M8C_SetBank0
048F: 62 15 00 MOV   REG[0x15],0x0      (0204) 	mov	reg[15h], 00h		; Port_5_IntEn register (PRT5IE)
0492: 62 18 00 MOV   REG[0x18],0x0      (0205) 	mov	reg[18h], 00h		; Port_6_Data register (PRT6DR)
0495: 71 10    OR    F,0x10             
                                        (0206) 	M8C_SetBank1
0497: 62 18 00 MOV   REG[0x18],0x0      (0207) 	mov	reg[18h], 00h		; Port_6_DriveMode_0 register (PRT6DM0)
049A: 62 19 00 MOV   REG[0x19],0x0      (0208) 	mov	reg[19h], 00h		; Port_6_DriveMode_1 register (PRT6DM1)
049D: 70 EF    AND   F,0xEF             
                                        (0209) 	M8C_SetBank0
049F: 62 1B 00 MOV   REG[0x1B],0x0      (0210) 	mov	reg[1bh], 00h		; Port_6_DriveMode_2 register (PRT6DM2)
04A2: 62 1A 00 MOV   REG[0x1A],0x0      (0211) 	mov	reg[1ah], 00h		; Port_6_GlobalSelect register (PRT6GS)
04A5: 71 10    OR    F,0x10             
                                        (0212) 	M8C_SetBank1
04A7: 62 1A 00 MOV   REG[0x1A],0x0      (0213) 	mov	reg[1ah], 00h		; Port_6_IntCtrl_0 register (PRT6IC0)
04AA: 62 1B 00 MOV   REG[0x1B],0x0      (0214) 	mov	reg[1bh], 00h		; Port_6_IntCtrl_1 register (PRT6IC1)
04AD: 70 EF    AND   F,0xEF             
                                        (0215) 	M8C_SetBank0
04AF: 62 19 00 MOV   REG[0x19],0x0      (0216) 	mov	reg[19h], 00h		; Port_6_IntEn register (PRT6IE)
04B2: 62 1C 00 MOV   REG[0x1C],0x0      (0217) 	mov	reg[1ch], 00h		; Port_7_Data register (PRT7DR)
04B5: 71 10    OR    F,0x10             
                                        (0218) 	M8C_SetBank1
04B7: 62 1C 00 MOV   REG[0x1C],0x0      (0219) 	mov	reg[1ch], 00h		; Port_7_DriveMode_0 register (PRT7DM0)
04BA: 62 1D 00 MOV   REG[0x1D],0x0      (0220) 	mov	reg[1dh], 00h		; Port_7_DriveMode_1 register (PRT7DM1)
04BD: 70 EF    AND   F,0xEF             
                                        (0221) 	M8C_SetBank0
04BF: 62 1F 00 MOV   REG[0x1F],0x0      (0222) 	mov	reg[1fh], 00h		; Port_7_DriveMode_2 register (PRT7DM2)
04C2: 62 1E 00 MOV   REG[0x1E],0x0      (0223) 	mov	reg[1eh], 00h		; Port_7_GlobalSelect register (PRT7GS)
04C5: 71 10    OR    F,0x10             
                                        (0224) 	M8C_SetBank1
04C7: 62 1E 00 MOV   REG[0x1E],0x0      (0225) 	mov	reg[1eh], 00h		; Port_7_IntCtrl_0 register (PRT7IC0)
04CA: 62 1F 00 MOV   REG[0x1F],0x0      (0226) 	mov	reg[1fh], 00h		; Port_7_IntCtrl_1 register (PRT7IC1)
04CD: 70 EF    AND   F,0xEF             
                                        (0227) 	M8C_SetBank0
04CF: 62 1D 00 MOV   REG[0x1D],0x0      (0228) 	mov	reg[1dh], 00h		; Port_7_IntEn register (PRT7IE)
04D2: 70 EF    AND   F,0xEF             
                                        (0229) 	M8C_SetBank0
04D4: 7F       RET                      (0230) 	ret
                                        (0231) 
                                        (0232) 
                                        (0233) ; PSoC Configuration file trailer PsocConfig.asm
FILE: lib\psocconfig.asm                (0001) ;  Generated by PSoC Designer 5.4.3191
                                        (0002) ;
                                        (0003) ;==========================================================================
                                        (0004) ;  PSoCConfig.asm
                                        (0005) ;  @PSOC_VERSION
                                        (0006) ;
                                        (0007) ;  Version: 0.85
                                        (0008) ;  Revised: June 22, 2004
                                        (0009) ;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0010) ;
                                        (0011) ;  This file is generated by the Device Editor on Application Generation.
                                        (0012) ;  It contains code which loads the configuration data table generated in
                                        (0013) ;  the file PSoCConfigTBL.asm
                                        (0014) ;
                                        (0015) ;  DO NOT EDIT THIS FILE MANUALLY, AS IT IS OVERWRITTEN!!!
                                        (0016) ;  Edits to this file will not be preserved.
                                        (0017) ;==========================================================================
                                        (0018) ;
                                        (0019) include "m8c.inc"
                                        (0020) include "memory.inc"
                                        (0021) include "GlobalParams.inc"
                                        (0022) 
                                        (0023) export LoadConfigInit
                                        (0024) export _LoadConfigInit
                                        (0025) export LoadConfig_nrf24l01_template
                                        (0026) export _LoadConfig_nrf24l01_template
                                        (0027) export Port_2_Data_SHADE
                                        (0028) export _Port_2_Data_SHADE
                                        (0029) export Port_2_DriveMode_0_SHADE
                                        (0030) export _Port_2_DriveMode_0_SHADE
                                        (0031) export Port_2_DriveMode_1_SHADE
                                        (0032) export _Port_2_DriveMode_1_SHADE
                                        (0033) 
                                        (0034) 
                                        (0035) export NO_SHADOW
                                        (0036) export _NO_SHADOW
                                        (0037) 
                                        (0038) FLAG_CFG_MASK:      equ 10h         ;M8C flag register REG address bit mask
                                        (0039) END_CONFIG_TABLE:   equ ffh         ;end of config table indicator
                                        (0040) 
                                        (0041) AREA psoc_config(rom, rel)
                                        (0042) 
                                        (0043) ;---------------------------------------------------------------------------
                                        (0044) ; LoadConfigInit - Establish the start-up configuration (except for a few
                                        (0045) ;                  parameters handled by boot code, like CPU speed). This
                                        (0046) ;                  function can be called from user code, but typically it
                                        (0047) ;                  is only called from boot.
                                        (0048) ;
                                        (0049) ;       INPUTS: None.
                                        (0050) ;      RETURNS: Nothing.
                                        (0051) ; SIDE EFFECTS: Registers are volatile: the A and X registers can be modified!
                                        (0052) ;               In the large memory model currently only the page
                                        (0053) ;               pointer registers listed below are modified.  This does
                                        (0054) ;               not guarantee that in future implementations of this
                                        (0055) ;               function other page pointer registers will not be
                                        (0056) ;               modified.
                                        (0057) ;          
                                        (0058) ;               Page Pointer Registers Modified: 
                                        (0059) ;               CUR_PP
                                        (0060) ;
                                        (0061) _LoadConfigInit:
                                        (0062)  LoadConfigInit:
                                        (0063)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0064)     
04D5: 55 04 00 MOV   [0x4],0x0          (0065) 	mov		[Port_2_Data_SHADE], 0h
04D8: 55 05 7F MOV   [0x5],0x7F         (0066) 	mov		[Port_2_DriveMode_0_SHADE], 7fh
04DB: 55 06 80 MOV   [0x6],0x80         (0067) 	mov		[Port_2_DriveMode_1_SHADE], 80h
                                        (0068) 
04DE: 7C 04 E5 LCALL 0x04E5             (0069) 	lcall	LoadConfig_nrf24l01_template
04E1: 7C 03 D0 LCALL 0x03D0             (0070) 	lcall	LoadConfigTBL_nrf24l01_template_Ordered
                                        (0071) 
                                        (0072) 
                                        (0073)     RAM_EPILOGUE RAM_USE_CLASS_4
04E4: 7F       RET                      (0074)     ret
                                        (0075) 
                                        (0076) ;---------------------------------------------------------------------------
                                        (0077) ; Load Configuration nrf24l01_template
                                        (0078) ;
                                        (0079) ;    Load configuration registers for nrf24l01_template.
                                        (0080) ;    IO Bank 0 registers a loaded first,then those in IO Bank 1.
                                        (0081) ;
                                        (0082) ;       INPUTS: None.
                                        (0083) ;      RETURNS: Nothing.
                                        (0084) ; SIDE EFFECTS: Registers are volatile: the CPU A and X registers may be
                                        (0085) ;               modified as may the Page Pointer registers!
                                        (0086) ;               In the large memory model currently only the page
                                        (0087) ;               pointer registers listed below are modified.  This does
                                        (0088) ;               not guarantee that in future implementations of this
                                        (0089) ;               function other page pointer registers will not be
                                        (0090) ;               modified.
                                        (0091) ;          
                                        (0092) ;               Page Pointer Registers Modified: 
                                        (0093) ;               CUR_PP
                                        (0094) ;
                                        (0095) _LoadConfig_nrf24l01_template:
                                        (0096)  LoadConfig_nrf24l01_template:
                                        (0097)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0098) 
04E5: 10       PUSH  X                  (0099) 	push	x
04E6: 70 EF    AND   F,0xEF             
                                        (0100)     M8C_SetBank0                    ; Force bank 0
04E8: 50 00    MOV   A,0x0              (0101)     mov     a, 0                    ; Specify bank 0
04EA: 67       ASR   A                  (0102)     asr     a                       ; Store in carry flag
                                        (0103)                                     ; Load bank 0 table:
04EB: 50 01    MOV   A,0x1              (0104)     mov     A, >LoadConfigTBL_nrf24l01_template_Bank0
04ED: 57 B3    MOV   X,0xB3             (0105)     mov     X, <LoadConfigTBL_nrf24l01_template_Bank0
04EF: 7C 05 00 LCALL 0x0500             (0106)     lcall   LoadConfig              ; Load the bank 0 values
                                        (0107) 
04F2: 50 01    MOV   A,0x1              (0108)     mov     a, 1                    ; Specify bank 1
04F4: 67       ASR   A                  (0109)     asr     a                       ; Store in carry flag
                                        (0110)                                     ; Load bank 1 table:
04F5: 50 02    MOV   A,0x2              (0111)     mov     A, >LoadConfigTBL_nrf24l01_template_Bank1
04F7: 57 26    MOV   X,0x26             (0112)     mov     X, <LoadConfigTBL_nrf24l01_template_Bank1
04F9: 7C 05 00 LCALL 0x0500             (0113)     lcall   LoadConfig              ; Load the bank 1 values
04FC: 70 EF    AND   F,0xEF             
                                        (0114) 
                                        (0115)     M8C_SetBank0                    ; Force return to bank 0
04FE: 20       POP   X                  (0116) 	pop		x
                                        (0117) 
                                        (0118)     RAM_EPILOGUE RAM_USE_CLASS_4
04FF: 7F       RET                      (0119)     ret
                                        (0120) 
                                        (0121) 
                                        (0122) 
                                        (0123) 
                                        (0124) ;---------------------------------------------------------------------------
                                        (0125) ; LoadConfig - Set IO registers as specified in ROM table of (address,value)
                                        (0126) ;              pairs. Terminate on address=0xFF.
                                        (0127) ;
                                        (0128) ;  INPUTS:  [A,X] points to the table to be loaded
                                        (0129) ;           Flag Register Carry bit encodes the Register Bank
                                        (0130) ;           (Carry=0 => Bank 0; Carry=1 => Bank 1)
                                        (0131) ;
                                        (0132) ;  RETURNS: nothing.
                                        (0133) ;
                                        (0134) ;  STACK FRAME:  X-4 I/O Bank 0/1 indicator
                                        (0135) ;                X-3 Temporary store for register address
                                        (0136) ;                X-2 LSB of config table address
                                        (0137) ;                X-1 MSB of config table address
                                        (0138) ;
                                        (0139) LoadConfig:
                                        (0140)     RAM_PROLOGUE RAM_USE_CLASS_2
0500: 38 02    ADD   SP,0x2             (0141)     add     SP, 2                   ; Set up local vars
0502: 10       PUSH  X                  (0142)     push    X                       ; Save config table address on stack
0503: 08       PUSH  A                  (0143)     push    A
0504: 4F       MOV   X,SP               (0144)     mov     X, SP
0505: 56 FC 00 MOV   [X-4],0x0          (0145)     mov     [X-4], 0                ; Set default Destination to Bank 0
0508: D0 04    JNC   0x050D             (0146)     jnc     .BankSelectSaved        ; Carry says Bank 0 is OK
050A: 56 FC 01 MOV   [X-4],0x1          (0147)     mov     [X-4], 1                ; No Carry: default to Bank 1
                                        (0148) .BankSelectSaved:
050D: 18       POP   A                  (0149)     pop     A
050E: 20       POP   X                  (0150)     pop     X
050F: 70 EF    AND   F,0xEF             
0511: 62 E3 00 MOV   REG[0xE3],0x0      
                                        (0151) 
                                        (0152) LoadConfigLp:
                                        (0153)     M8C_SetBank0                    ; Switch to bank 0
                                        (0154)     M8C_ClearWDT                    ; Clear the watchdog for long inits
0514: 10       PUSH  X                  (0155)     push    X                       ; Preserve the config table address
0515: 08       PUSH  A                  (0156)     push    A
0516: 28       ROMX                     (0157)     romx                            ; Load register address from table
0517: 39 FF    CMP   A,0xFF             (0158)     cmp     A, END_CONFIG_TABLE     ; End of table?
0519: A0 1F    JZ    0x0539             (0159)     jz      EndLoadConfig           ;   Yes, go wrap it up
051B: 4F       MOV   X,SP               (0160)     mov     X, SP                   ;
051C: 48 FC 01 TST   [X-4],0x1          (0161)     tst     [X-4], 1                ; Loading IO Bank 1?
051F: A0 03    JZ    0x0523             (0162)     jz      .IOBankNowSet           ;    No, Bank 0 is fine
0521: 71 10    OR    F,0x10             
                                        (0163)     M8C_SetBank1                    ;   Yes, switch to Bank 1
                                        (0164) .IOBankNowSet:
0523: 54 FD    MOV   [X-3],A            (0165)     mov     [X-3], A                ; Stash the register address
0525: 18       POP   A                  (0166)     pop     A                       ; Retrieve the table address
0526: 20       POP   X                  (0167)     pop     X
0527: 75       INC   X                  (0168)     inc     X                       ; Advance to the data byte
0528: 09 00    ADC   A,0x0              (0169)     adc     A, 0
052A: 10       PUSH  X                  (0170)     push    X                       ; Save the config table address again
052B: 08       PUSH  A                  (0171)     push    A
052C: 28       ROMX                     (0172)     romx                            ; load config data from the table
052D: 4F       MOV   X,SP               (0173)     mov     X, SP                   ; retrieve the register address
052E: 59 FD    MOV   X,[X-3]            (0174)     mov     X, [X-3]
0530: 61 00    MOV   REG[X+0x0],A       (0175)     mov     reg[X], A               ; Configure the register
0532: 18       POP   A                  (0176)     pop     A                       ; retrieve the table address
0533: 20       POP   X                  (0177)     pop     X
0534: 75       INC   X                  (0178)     inc     X                       ; advance to next table entry
0535: 09 00    ADC   A,0x0              (0179)     adc     A, 0
0537: 8F D7    JMP   0x050F             (0180)     jmp     LoadConfigLp            ; loop to configure another register
                                        (0181) EndLoadConfig:
0539: 38 FC    ADD   SP,0xFC            (0182)     add     SP, -4
053B: 70 3F    AND   F,0x3F             
053D: 71 C0    OR    F,0xC0             
                                        (0183)     RAM_EPILOGUE RAM_USE_CLASS_2
053F: 7F       RET                      (0184)     ret
                                        (0185) 
                                        (0186) AREA InterruptRAM(ram, rel)
                                        (0187) 
                                        (0188) NO_SHADOW:
                                        (0189) _NO_SHADOW:
                                        (0190) ; write only register shadows
                                        (0191) _Port_2_Data_SHADE:
                                        (0192) Port_2_Data_SHADE:	BLK	1
                                        (0193) _Port_2_DriveMode_0_SHADE:
                                        (0194) Port_2_DriveMode_0_SHADE:	BLK	1
                                        (0195) _Port_2_DriveMode_1_SHADE:
                                        (0196) Port_2_DriveMode_1_SHADE:	BLK	1
                                        (0197) 
FILE: lib\spimint.asm                   (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: SPIMINT.asm
                                        (0004) ;;   Version: 2.6, Updated on 2015/3/4 at 22:27:42
                                        (0005) ;;  Generated by PSoC Designer 5.4.3191
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION:
                                        (0008) ;;    Interrupt handler routine for SPIM user module instance: SPIM.
                                        (0009) ;;-----------------------------------------------------------------------------
                                        (0010) ;;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0011) ;;*****************************************************************************
                                        (0012) ;;*****************************************************************************
                                        (0013) 
                                        (0014) include "m8c.inc"
                                        (0015) include "memory.inc"
                                        (0016) include "SPIM.inc"
                                        (0017) 
                                        (0018) 
                                        (0019) ;-----------------------------------------------
                                        (0020) ;  Global Symbols
                                        (0021) ;-----------------------------------------------
                                        (0022) export  _SPIM_ISR
                                        (0023) 
                                        (0024) 
                                        (0025) AREA InterruptRAM (RAM,REL,CON)
                                        (0026) 
                                        (0027) ;@PSoC_UserCode_INIT@ (Do not change this line.)
                                        (0028) ;---------------------------------------------------
                                        (0029) ; Insert your custom declarations below this banner
                                        (0030) ;---------------------------------------------------
                                        (0031) 
                                        (0032) ;------------------------
                                        (0033) ; Includes
                                        (0034) ;------------------------
                                        (0035) 
                                        (0036) 	
                                        (0037) ;------------------------
                                        (0038) ;  Constant Definitions
                                        (0039) ;------------------------
                                        (0040) 
                                        (0041) 
                                        (0042) ;------------------------
                                        (0043) ; Variable Allocation
                                        (0044) ;------------------------
                                        (0045) 
                                        (0046) 
                                        (0047) ;---------------------------------------------------
                                        (0048) ; Insert your custom declarations above this banner
                                        (0049) ;---------------------------------------------------
                                        (0050) ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0051) 
                                        (0052) 
                                        (0053) AREA UserModules (ROM, REL)
                                        (0054) 
                                        (0055) ;-----------------------------------------------------------------------------
                                        (0056) ;  FUNCTION NAME: _SPIM_ISR
                                        (0057) ;
                                        (0058) ;  DESCRIPTION: Unless modified, this implements only a null handler stub.
                                        (0059) ;
                                        (0060) ;-----------------------------------------------------------------------------
                                        (0061) ;
                                        (0062) 
                                        (0063) _SPIM_ISR:
                                        (0064) 
                                        (0065)    ;@PSoC_UserCode_BODY@ (Do not change this line.)
                                        (0066)    ;---------------------------------------------------
                                        (0067)    ; Insert your custom assembly code below this banner
                                        (0068)    ;---------------------------------------------------
                                        (0069)    ;   NOTE: interrupt service routines must preserve
                                        (0070)    ;   the values of the A and X CPU registers.
                                        (0071)    
                                        (0072)    ;---------------------------------------------------
                                        (0073)    ; Insert your custom assembly code above this banner
                                        (0074)    ;---------------------------------------------------
                                        (0075)    
                                        (0076)    ;---------------------------------------------------
                                        (0077)    ; Insert a lcall to a C function below this banner
                                        (0078)    ; and un-comment the lines between these banners
                                        (0079)    ;---------------------------------------------------
                                        (0080)    
                                        (0081)    ;PRESERVE_CPU_CONTEXT
                                        (0082)    ;lcall _My_C_Function
                                        (0083)    ;RESTORE_CPU_CONTEXT
                                        (0084)    
                                        (0085)    ;---------------------------------------------------
                                        (0086)    ; Insert a lcall to a C function above this banner
                                        (0087)    ; and un-comment the lines between these banners
                                        (0088)    ;---------------------------------------------------
                                        (0089)    ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0090) 
0540: 7E       RETI                     (0091)    reti
                                        (0092) 
                                        (0093) 
                                        (0094) ; end of file SPIMINT.asm
FILE: lib\spim.asm                      (0001) ;;*****************************************************************************
0541: 43 E1 04 OR    REG[0xE1],0x4      (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: SPIM.asm
                                        (0004) ;;   Version: 2.6, Updated on 2015/3/4 at 22:27:42
                                        (0005) ;;  Generated by PSoC Designer 5.4.3191
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: SPIM User Module software implementation file.
                                        (0008) ;;
                                        (0009) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                        (0010) ;;        arguments and observe the associated "Registers are volatile" policy.
                                        (0011) ;;        This means it is the caller's responsibility to preserve any values
                                        (0012) ;;        in the X and A registers that are still needed after the API functions
                                        (0013) ;;        returns. For Large Memory Model devices it is also the caller's 
                                        (0014) ;;        responsibility to perserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                        (0015) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                        (0016) ;;        now, there is no guarantee that will remain the case in future releases.
                                        (0017) ;;-----------------------------------------------------------------------------
                                        (0018) ;;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0019) ;;*****************************************************************************
                                        (0020) ;;*****************************************************************************
                                        (0021) 
                                        (0022) include "m8c.inc"
                                        (0023) include "memory.inc"
                                        (0024) include "SPIM.inc"
                                        (0025) 
                                        (0026) ;-----------------------------------------------
                                        (0027) ;  Global Symbols
                                        (0028) ;-----------------------------------------------
                                        (0029) export   SPIM_EnableInt
                                        (0030) export  _SPIM_EnableInt
                                        (0031) export   SPIM_DisableInt
                                        (0032) export  _SPIM_DisableInt
                                        (0033) export   SPIM_Start
                                        (0034) export  _SPIM_Start
                                        (0035) export   SPIM_Stop
                                        (0036) export  _SPIM_Stop
                                        (0037) export   SPIM_SendTxData
                                        (0038) export  _SPIM_SendTxData
                                        (0039) export   SPIM_bReadRxData
                                        (0040) export  _SPIM_bReadRxData
                                        (0041) export   SPIM_bReadStatus
                                        (0042) export  _SPIM_bReadStatus
                                        (0043) 
                                        (0044) // These globals will be removed in a future release
                                        (0045) // Do not use
                                        (0046) export   bSPIM_ReadRxData
                                        (0047) export  _bSPIM_ReadRxData
                                        (0048) export   bSPIM_ReadStatus
                                        (0049) export  _bSPIM_ReadStatus
                                        (0050) 
                                        (0051) ;-----------------------------------------------
                                        (0052) ;  Constant Definitions
                                        (0053) ;-----------------------------------------------
                                        (0054) bfCONTROL_REG_START_BIT:   equ   1     ; Control register start bit
                                        (0055) 
                                        (0056) 
                                        (0057) area UserModules (ROM, REL)
                                        (0058) 
                                        (0059) .SECTION
                                        (0060) ;-----------------------------------------------------------------------------
                                        (0061) ;  FUNCTION NAME: SPIM_EnableInt
                                        (0062) ;
                                        (0063) ;  DESCRIPTION:
                                        (0064) ;     Enables the SPIM interrupt by setting the interrupt enable mask
                                        (0065) ;     bit associated with this User Module.
                                        (0066) ;
                                        (0067) ;     NOTE:  Remember to enable the global interrupt by calling the
                                        (0068) ;           M8C global macro: M8C_EnableGInt
                                        (0069) ;
                                        (0070) ;-----------------------------------------------------------------------------
                                        (0071) ;
                                        (0072) ;  ARGUMENTS:  none
                                        (0073) ;
                                        (0074) ;  RETURNS:  none
                                        (0075) ;
                                        (0076) ;  SIDE EFFECTS: 
                                        (0077) ;    The A and X registers may be modified by this or future implementations
                                        (0078) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0079) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0080) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0081) ;    functions.
                                        (0082) ;
                                        (0083) ;  THEORY of OPERATION or PROCEDURE:
                                        (0084) ;     Sets the specific user module interrupt enable mask bit.
                                        (0085) ;
                                        (0086)  SPIM_EnableInt:
                                        (0087) _SPIM_EnableInt:
                                        (0088)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0089)    M8C_EnableIntMask SPIM_INT_REG, SPIM_bINT_MASK
                                        (0090)    RAM_EPILOGUE RAM_USE_CLASS_1
0544: 7F       RET                      (0091)    ret
0545: 41 E1 FB AND   REG[0xE1],0xFB     
                                        (0092) 
                                        (0093) .ENDSECTION
                                        (0094) 
                                        (0095) .SECTION
                                        (0096) ;-----------------------------------------------------------------------------
                                        (0097) ;  FUNCTION NAME: SPIM_DisableInt
                                        (0098) ;
                                        (0099) ;  DESCRIPTION:
                                        (0100) ;     Disables this SPIM's interrupt by clearing the interrupt enable mask bit
                                        (0101) ;     associated with this User Module.
                                        (0102) ;
                                        (0103) ;-----------------------------------------------------------------------------
                                        (0104) ;
                                        (0105) ;  ARGUMENTS:  none
                                        (0106) ;
                                        (0107) ;  RETURNS:  none
                                        (0108) ;
                                        (0109) ;  SIDE EFFECTS: 
                                        (0110) ;    The A and X registers may be modified by this or future implementations
                                        (0111) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0112) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0113) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0114) ;    functions.
                                        (0115) ;
                                        (0116) ;  THEORY of OPERATION or PROCEDURE:
                                        (0117) ;     Clears the specific user module interrupt enable mask bit.
                                        (0118) ;
                                        (0119)  SPIM_DisableInt:
                                        (0120) _SPIM_DisableInt:
                                        (0121)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0122)    M8C_DisableIntMask SPIM_INT_REG, SPIM_bINT_MASK
                                        (0123)    RAM_EPILOGUE RAM_USE_CLASS_1
0548: 7F       RET                      (0124)    ret
                                        (0125) 
                                        (0126) .ENDSECTION
                                        (0127) 
                                        (0128) .SECTION
                                        (0129) ;-----------------------------------------------------------------------------
                                        (0130) ;  FUNCTION NAME: SPIM_Start
                                        (0131) ;
                                        (0132) ;  DESCRIPTION:
                                        (0133) ;     Sets the start bit, SPI mode, and LSB/MSB first configuration of the SPIM
                                        (0134) ;     user module.
                                        (0135) ;
                                        (0136) ;     Transmission will begin transmitting when a byte is written into the TX buffer
                                        (0137) ;     using the SPIM_SendTxData function.
                                        (0138) ;
                                        (0139) ;-----------------------------------------------------------------------------
                                        (0140) ;
                                        (0141) ;  ARGUMENTS:
                                        (0142) ;     BYTE bConfiguration - Consists of SPI Mode and LSB/MSB first bit.
                                        (0143) ;           Use defined masks - masks can be OR'd together.
                                        (0144) ;     PASSED in Accumulator.
                                        (0145) ;
                                        (0146) ;  RETURNS:  none
                                        (0147) ;
                                        (0148) ;  SIDE EFFECTS: 
                                        (0149) ;    The A and X registers may be modified by this or future implementations
                                        (0150) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0151) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0152) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0153) ;    functions.
                                        (0154) ;
                                        (0155) ;  THEORY of OPERATION or PROCEDURE:
                                        (0156) ;     1) Set all Slave Select outputs high
                                        (0157) ;     2) Set the specified SPI configuration bits in the Control register.
                                        (0158) ;
                                        (0159)  SPIM_Start:
                                        (0160) _SPIM_Start:
                                        (0161)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0162)    ; setup the SPIM configuration setting
0549: 29 01    OR    A,0x1              (0163)    or    A, bfCONTROL_REG_START_BIT
054B: 60 2B    MOV   REG[0x2B],A        (0164)    mov   REG[SPIM_CONTROL_REG], A
                                        (0165)    RAM_EPILOGUE RAM_USE_CLASS_1
054D: 7F       RET                      (0166)    ret
                                        (0167) 
                                        (0168) .ENDSECTION
                                        (0169) 
                                        (0170) .SECTION
                                        (0171) ;-----------------------------------------------------------------------------
                                        (0172) ;  FUNCTION NAME: SPIM_Stop
                                        (0173) ;
                                        (0174) ;  DESCRIPTION:
                                        (0175) ;     Disables SPIM operation.
                                        (0176) ;
                                        (0177) ;-----------------------------------------------------------------------------
                                        (0178) ;
                                        (0179) ;  ARGUMENTS:  none
                                        (0180) ;
                                        (0181) ;  RETURNS:  none
                                        (0182) ;
                                        (0183) ;  SIDE EFFECTS: 
                                        (0184) ;    The A and X registers may be modified by this or future implementations
                                        (0185) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0186) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0187) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0188) ;    functions.
                                        (0189) ;
                                        (0190) ;  THEORY of OPERATION or PROCEDURE:
                                        (0191) ;     Clear the start bit in the Control register.
                                        (0192) ;
                                        (0193)  SPIM_Stop:
                                        (0194) _SPIM_Stop:
                                        (0195)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0196)    ; clear the SPIM stop bits
054E: 41 2B FE AND   REG[0x2B],0xFE     (0197)    and   REG[SPIM_CONTROL_REG], ~bfCONTROL_REG_START_BIT
                                        (0198)    RAM_EPILOGUE RAM_USE_CLASS_1
0551: 7F       RET                      (0199)    ret
                                        (0200) 
                                        (0201) .ENDSECTION
                                        (0202) 
                                        (0203) .SECTION
                                        (0204) ;-----------------------------------------------------------------------------
                                        (0205) ;  FUNCTION NAME: SPIM_SendTxData
                                        (0206) ;
                                        (0207) ;  DESCRIPTION:
                                        (0208) ;     Initiates an SPI data transfer.
                                        (0209) ;
                                        (0210) ;-----------------------------------------------------------------------------
                                        (0211) ;
                                        (0212) ;  ARGUMENTS:
                                        (0213) ;     BYTE  bTxData - data to transmit.
                                        (0214) ;        Passed in Accumulator.
                                        (0215) ;
                                        (0216) ;  RETURNS:  none
                                        (0217) ;
                                        (0218) ;  SIDE EFFECTS: 
                                        (0219) ;    The A and X registers may be modified by this or future implementations
                                        (0220) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0221) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0222) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0223) ;    functions.
                                        (0224) ;
                                        (0225) ;  THEORY of OPERATION or PROCEDURE:
                                        (0226) ;     Writes data to the TX buffer register.
                                        (0227) ;
                                        (0228)  SPIM_SendTxData:
                                        (0229) _SPIM_SendTxData:
                                        (0230)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0231)    ; Transmit the data!
0552: 60 29    MOV   REG[0x29],A        (0232)    mov REG[SPIM_TX_BUFFER_REG], A
                                        (0233)    RAM_EPILOGUE RAM_USE_CLASS_1
0554: 7F       RET                      (0234)    ret
                                        (0235) 
                                        (0236) .ENDSECTION
                                        (0237) 
                                        (0238) .SECTION
                                        (0239) ;-----------------------------------------------------------------------------
                                        (0240) ;  FUNCTION NAME: SPIM_bReadRxData
                                        (0241) ;
                                        (0242) ;  DESCRIPTION:
                                        (0243) ;     Reads the RX buffer register.  Should check the status regiser to make
                                        (0244) ;     sure data is valid.
                                        (0245) ;
                                        (0246) ;-----------------------------------------------------------------------------
                                        (0247) ;
                                        (0248) ;  ARGUMENTS:  none
                                        (0249) ;
                                        (0250) ;  RETURNS:
                                        (0251) ;     bRxData - returned in A.
                                        (0252) ;
                                        (0253) ;  SIDE EFFECTS: 
                                        (0254) ;    The A and X registers may be modified by this or future implementations
                                        (0255) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0256) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0257) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0258) ;    functions.
                                        (0259) ;
                                        (0260) ;  THEORY of OPERATION or PROCEDURE:
                                        (0261) ;
                                        (0262)  SPIM_bReadRxData:
                                        (0263) _SPIM_bReadRxData:
                                        (0264)  bSPIM_ReadRxData:
                                        (0265) _bSPIM_ReadRxData:
                                        (0266)    RAM_PROLOGUE RAM_USE_CLASS_1
0555: 5D 2A    MOV   A,REG[0x2A]        (0267)    mov A, REG[SPIM_RX_BUFFER_REG]
                                        (0268)    RAM_EPILOGUE RAM_USE_CLASS_1   
0557: 7F       RET                      (0269)    ret
                                        (0270) 
                                        (0271) 
                                        (0272) .ENDSECTION
                                        (0273) 
                                        (0274) .SECTION
                                        (0275) ;-----------------------------------------------------------------------------
                                        (0276) ;  FUNCTION NAME: SPIM_ReadStatus
                                        (0277) ;
                                        (0278) ;  DESCRIPTION:
                                        (0279) ;     Reads the SPIM Status bits in the Control/Status register.
                                        (0280) ;
                                        (0281) ;-----------------------------------------------------------------------------
                                        (0282) ;
                                        (0283) ;  ARGUMENTS:  none
                                        (0284) ;
                                        (0285) ;  RETURNS:
                                        (0286) ;     BYTE  bStatus - transmit status data.  Use the defined bit masks.
                                        (0287) ;        Returned in Accumulator.
                                        (0288) ;
                                        (0289) ;  SIDE EFFECTS: 
                                        (0290) ;    The A and X registers may be modified by this or future implementations
                                        (0291) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0292) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0293) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0294) ;    functions.
                                        (0295) ;
                                        (0296) ;  THEORY of OPERATION or PROCEDURE:
                                        (0297) ;     Read the status and control register.
                                        (0298) ;
                                        (0299)  SPIM_bReadStatus:
                                        (0300) _SPIM_bReadStatus:
                                        (0301)  bSPIM_ReadStatus:
                                        (0302) _bSPIM_ReadStatus:
                                        (0303)    RAM_PROLOGUE RAM_USE_CLASS_1
0558: 5D 2B    MOV   A,REG[0x2B]        (0304)    mov A,  REG[SPIM_CONTROL_REG]
                                        (0305)    RAM_EPILOGUE RAM_USE_CLASS_1   
055A: 7F       RET                      (0306)    ret
                                        (0307) 
                                        (0308) .ENDSECTION
                                        (0309) 
                                        (0310) ; End of File SPIM.asm
FILE: lib\sleeptimerint.asm             (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME:   SleepTimerINT.asm
                                        (0004) ;;  Version: 1.0, Updated on 2015/3/4 at 22:26:59
                                        (0005) ;;  Generated by PSoC Designer 5.4.3191
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION:  SleepTimer Interrupt Service Routine.
                                        (0008) ;;-----------------------------------------------------------------------------
                                        (0009) ;;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0010) ;;*****************************************************************************
                                        (0011) ;;*****************************************************************************
                                        (0012) 
                                        (0013) include "SleepTimer.inc"
                                        (0014) include "memory.inc"
                                        (0015) include "m8c.inc"
                                        (0016) 
                                        (0017) ;-----------------------------------------------
                                        (0018) ;  Global Symbols
                                        (0019) ;-----------------------------------------------
                                        (0020) export  _SleepTimer_ISR
                                        (0021) 
                                        (0022) 
                                        (0023) export  SleepTimer_fTick
                                        (0024) export _SleepTimer_fTick
                                        (0025) export  SleepTimer_bTimerValue
                                        (0026) export _SleepTimer_bTimerValue
                                        (0027) export  SleepTimer_bCountDown
                                        (0028) export _SleepTimer_bCountDown
                                        (0029) export  SleepTimer_TickCount
                                        (0030) export _SleepTimer_TickCount
                                        (0031) 
                                        (0032) ;-----------------------------------------------
                                        (0033) ; Variable Allocation
                                        (0034) ;-----------------------------------------------
                                        (0035) AREA InterruptRAM (RAM, REL, CON)
                                        (0036) 
                                        (0037)  SleepTimer_fTick:
                                        (0038) _SleepTimer_fTick:        BLK  1
                                        (0039) 
                                        (0040)  SleepTimer_bTimerValue:
                                        (0041) _SleepTimer_bTimerValue:  BLK  1
                                        (0042) 
                                        (0043)  SleepTimer_bCountDown:
                                        (0044) _SleepTimer_bCountDown:   BLK  1
                                        (0045) 
                                        (0046)  SleepTimer_TickCount:
                                        (0047) _SleepTimer_TickCount:    BLK  SleepTimer_TICK_CNTR_SIZE
                                        (0048) 
                                        (0049) 
                                        (0050) 
                                        (0051) ;@PSoC_UserCode_INIT@ (Do not change this line.)
                                        (0052) ;---------------------------------------------------
                                        (0053) ; Insert your custom declarations below this banner
                                        (0054) ;---------------------------------------------------
                                        (0055) 
                                        (0056) ;------------------------
                                        (0057) ;  Includes
                                        (0058) ;------------------------
                                        (0059) 
                                        (0060) 
                                        (0061) ;------------------------
                                        (0062) ;  Constant Definitions
                                        (0063) ;------------------------
                                        (0064) 
                                        (0065) 
                                        (0066) ;------------------------
                                        (0067) ; Variable Allocation
                                        (0068) ;------------------------
                                        (0069) 
                                        (0070) 
                                        (0071) ;---------------------------------------------------
                                        (0072) ; Insert your custom declarations above this banner
                                        (0073) ;---------------------------------------------------
                                        (0074) ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0075) 
                                        (0076) 
                                        (0077) AREA UserModules (ROM, REL, CON)
                                        (0078) 
                                        (0079) ;-----------------------------------------------------------------------------
                                        (0080) ;  FUNCTION NAME: _SleepTimer_ISR
                                        (0081) ;
                                        (0082) ;  DESCRIPTION:
                                        (0083) ;      interrupt handler for instance SleepTimer.
                                        (0084) ;
                                        (0085) ;     This is a place holder function.  If the user requires use of an interrupt
                                        (0086) ;     handler for this function, then place code where specified.
                                        (0087) ;-----------------------------------------------------------------------------
                                        (0088) 
                                        (0089) _SleepTimer_ISR:
                                        (0090) 
055B: 2E 00 01 OR    [0x0],0x1          (0091)    or   [SleepTimer_fTick],0x01           ; Set tick flag
                                        (0092)  
                                        (0093)                                                 ; Decrement CountDown (Sync counter)
055E: 47 02 FF TST   [0x2],0xFF         (0094)    tst  [SleepTimer_bCountDown],0xFF
0561: A0 03    JZ    0x0565             (0095)    jz   .DoTimer
0563: 7A 02    DEC   [0x2]              (0096)    dec  [SleepTimer_bCountDown]
                                        (0097) 
                                        (0098) .DoTimer:                                       ; Decrement TimerValue, if required
0565: 47 01 FF TST   [0x1],0xFF         (0099)    tst  [SleepTimer_bTimerValue],0xFF
0568: A0 03    JZ    0x056C             (0100)    jz   .IncBigCounter
056A: 7A 01    DEC   [0x1]              (0101)    dec  [SleepTimer_bTimerValue]
                                        (0102) 
                                        (0103) .IncBigCounter:                                 ; Increment big tick counter
                                        (0104) IF (SleepTimer_TICK_CNTR_SIZE & 0x04)
                                        (0105)    inc  [SleepTimer_TickCount+3]
                                        (0106)    jnc  SleepTimer_SLEEP_ISR_END
                                        (0107) 
                                        (0108)    inc  [SleepTimer_TickCount+2]
                                        (0109)    jnc  SleepTimer_SLEEP_ISR_END
                                        (0110) ENDIF
                                        (0111) 
                                        (0112) IF (SleepTimer_TICK_CNTR_SIZE & (0x04|0x02))
                                        (0113)    inc  [SleepTimer_TickCount+1]
                                        (0114)    jnc  SleepTimer_SLEEP_ISR_END
                                        (0115) ENDIF
                                        (0116) 
056C: 76 03    INC   [0x3]              (0117)    inc  [SleepTimer_TickCount+0]
                                        (0118) 
                                        (0119) SleepTimer_SLEEP_ISR_END:
                                        (0120) 
                                        (0121)    ;@PSoC_UserCode_BODY_1@ (Do not change this line.)
                                        (0122)    ;---------------------------------------------------
                                        (0123)    ; Insert your custom assembly code below this banner
                                        (0124)    ;---------------------------------------------------
                                        (0125)    ;   NOTE: interrupt service routines must preserve
                                        (0126)    ;   the values of the A and X CPU registers.
                                        (0127)    
                                        (0128)    ;---------------------------------------------------
                                        (0129)    ; Insert your custom assembly code above this banner
                                        (0130)    ;---------------------------------------------------
                                        (0131)    
                                        (0132)    ;---------------------------------------------------
                                        (0133)    ; Insert a lcall to a C function below this banner
                                        (0134)    ; and un-comment the lines between these banners
                                        (0135)    ;---------------------------------------------------
                                        (0136)    
                                        (0137)    ;PRESERVE_CPU_CONTEXT
                                        (0138)    ;lcall _My_C_Function
                                        (0139)    ;RESTORE_CPU_CONTEXT
                                        (0140)    
                                        (0141)    ;---------------------------------------------------
                                        (0142)    ; Insert a lcall to a C function above this banner
                                        (0143)    ; and un-comment the lines between these banners
                                        (0144)    ;---------------------------------------------------
                                        (0145)    ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0146) 
056E: 7E       RETI                     (0147)    reti
                                        (0148) 
                                        (0149) ; end of file SleepTimerINT.asm
                                        (0150) 
FILE: lib\sleeptimer.asm                (0001) ;;*****************************************************************************
056F: 43 E0 40 OR    REG[0xE0],0x40     (0002) ;;*****************************************************************************
                                        (0003) ;;  Filename:   SleepTimer.asm
                                        (0004) ;;  Version: 1.0, Updated on 2015/3/4 at 22:26:59
                                        (0005) ;;  Generated by PSoC Designer 5.4.3191
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION:  SleepTimer User Module software implementation file for the
                                        (0008) ;;                22/24/27/29xxx families.
                                        (0009) ;;
                                        (0010) ;;
                                        (0011) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                        (0012) ;;        arguments and observe the associated "Registers are volatile" policy.
                                        (0013) ;;        This means it is the caller's responsibility to preserve any values
                                        (0014) ;;        in the X and A registers that are still needed after the API functions
                                        (0015) ;;        returns. For Large Memory Model devices it is also the caller's 
                                        (0016) ;;        responsibility to perserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                        (0017) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                        (0018) ;;        now, there is no guarantee that will remain the case in future releases.
                                        (0019) ;;-----------------------------------------------------------------------------
                                        (0020) ;;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0021) ;;*****************************************************************************
                                        (0022) ;;*****************************************************************************
                                        (0023) 
                                        (0024) 
                                        (0025) include "m8c.inc"
                                        (0026) include "memory.inc"
                                        (0027) include "SleepTimer.inc"
                                        (0028) 
                                        (0029) ;-----------------------------------------------
                                        (0030) ;  Global Symbols
                                        (0031) ;-----------------------------------------------
                                        (0032) ;-------------------------------------------------------------------
                                        (0033) ;  Declare the functions global for both assembler and C compiler.
                                        (0034) ;
                                        (0035) ;  Note that there are two names for each API. First name is
                                        (0036) ;  assembler reference. Name with underscore is name reference for
                                        (0037) ;  C compiler.  Calling function in C source code does not require
                                        (0038) ;  the underscore.
                                        (0039) ;-------------------------------------------------------------------
                                        (0040) export  SleepTimer_EnableInt
                                        (0041) export _SleepTimer_EnableInt
                                        (0042) export  SleepTimer_DisableInt
                                        (0043) export _SleepTimer_DisableInt
                                        (0044) 
                                        (0045) export  SleepTimer_Start
                                        (0046) export _SleepTimer_Start
                                        (0047) export  SleepTimer_Stop
                                        (0048) export _SleepTimer_Stop
                                        (0049) 
                                        (0050) export  SleepTimer_TickWait
                                        (0051) export _SleepTimer_TickWait
                                        (0052) 
                                        (0053) export  SleepTimer_SyncWait
                                        (0054) export _SleepTimer_SyncWait
                                        (0055) 
                                        (0056) export  SleepTimer_SetInterval
                                        (0057) export _SleepTimer_SetInterval
                                        (0058) 	
                                        (0059) export  SleepTimer_bGetTickCntr
                                        (0060) export _SleepTimer_bGetTickCntr
                                        (0061) 
                                        (0062) export  SleepTimer_SetTimer
                                        (0063) export _SleepTimer_SetTimer
                                        (0064) 
                                        (0065) export  SleepTimer_bGetTimer
                                        (0066) export _SleepTimer_bGetTimer
                                        (0067) 
                                        (0068) IF(SleepTimer_TICK_CNTR_SIZE & (4|2))
                                        (0069) export  SleepTimer_iGetTickCntr
                                        (0070) export _SleepTimer_iGetTickCntr
                                        (0071) ENDIF
                                        (0072) 
                                        (0073) IF(SleepTimer_TICK_CNTR_SIZE & 4)
                                        (0074) export  SleepTimer_lGetTickCntr
                                        (0075) export _SleepTimer_lGetTickCntr
                                        (0076) ENDIF
                                        (0077) 
                                        (0078) 
                                        (0079) area text (ROM,REL)
                                        (0080) 
                                        (0081) ;-----------------------------------------------
                                        (0082) ;  EQUATES
                                        (0083) ;-----------------------------------------------
                                        (0084) 
                                        (0085) ; Counter LSB Offset if 4 byte tick counter
                                        (0086) IF(SleepTimer_TICK_CNTR_SIZE & 4)
                                        (0087) ST_LSB_OFFSET:   equ  3
                                        (0088) ENDIF
                                        (0089) 
                                        (0090) ; Counter LSB Offset if 2 byte tick counter
                                        (0091) IF(SleepTimer_TICK_CNTR_SIZE & 2)
                                        (0092) ST_LSB_OFFSET:   equ  1
                                        (0093) ENDIF
                                        (0094) 
                                        (0095) ; Counter LSB Offset if 1 byte tick counter
                                        (0096) IF(SleepTimer_TICK_CNTR_SIZE & 1)
                                        (0097) ST_LSB_OFFSET:   equ  0
                                        (0098) ENDIF
                                        (0099) 
                                        (0100) 
                                        (0101) area UserModules (ROM, REL, CON)
                                        (0102) 
                                        (0103) ;=============================================================================
                                        (0104) ;=============================================================================
                                        (0105) ;
                                        (0106) ;     Low-Level Commands
                                        (0107) ;
                                        (0108) ;=============================================================================
                                        (0109) ;=============================================================================
                                        (0110) 
                                        (0111) .SECTION
                                        (0112) ;-----------------------------------------------------------------------------
                                        (0113) ;  FUNCTION NAME: SleepTimer_EnableInt
                                        (0114) ;
                                        (0115) ;  DESCRIPTION:
                                        (0116) ;     Enables SleepTimer interrupts.
                                        (0117) ;-----------------------------------------------------------------------------
                                        (0118) ;
                                        (0119) ;  ARGUMENTS:
                                        (0120) ;     none.
                                        (0121) ;
                                        (0122) ;  RETURNS:
                                        (0123) ;     none.
                                        (0124) ;
                                        (0125) ;  SIDE EFFECTS:
                                        (0126) ;     REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0127) ;
                                        (0128) ;  THEORY of OPERATION OR PROCEDURE:
                                        (0129) ;
                                        (0130)  SleepTimer_EnableInt:
                                        (0131) _SleepTimer_EnableInt:
                                        (0132)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0133)    M8C_EnableIntMask SleepTimer_INT_REG, SleepTimer_INT_MASK
                                        (0134)    RAM_EPILOGUE RAM_USE_CLASS_1
0572: 7F       RET                      (0135)    ret
0573: 41 E0 BF AND   REG[0xE0],0xBF     
                                        (0136) .ENDSECTION
                                        (0137) 
                                        (0138)     
                                        (0139) .SECTION
                                        (0140) ;-----------------------------------------------------------------------------
                                        (0141) ;  FUNCTION NAME: SleepTimer_DisableInt
                                        (0142) ;
                                        (0143) ;  DESCRIPTION:
                                        (0144) ;     Disables the sleep timer. 
                                        (0145) ;
                                        (0146) ;-----------------------------------------------------------------------------
                                        (0147) ;
                                        (0148) ;  ARGUMENTS:
                                        (0149) ;     none.
                                        (0150) ;
                                        (0151) ;  RETURNS:
                                        (0152) ;     none.
                                        (0153) ;
                                        (0154) ;  SIDE EFFECTS:
                                        (0155) ;     REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0156) ;
                                        (0157) ;  THEORY of OPERATION OR PROCEDURE:
                                        (0158) ;
                                        (0159)  SleepTimer_DisableInt:
                                        (0160) _SleepTimer_DisableInt:
                                        (0161)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0162)    M8C_DisableIntMask SleepTimer_INT_REG, SleepTimer_INT_MASK
                                        (0163)    RAM_EPILOGUE RAM_USE_CLASS_1
0576: 7F       RET                      (0164)    ret
0577: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0165) .ENDSECTION
                                        (0166) 
                                        (0167) 
                                        (0168) .SECTION
                                        (0169) ;-----------------------------------------------------------------------------
                                        (0170) ;  FUNCTION NAME: SleepTimer_Start()
                                        (0171) ;
                                        (0172) ;  DESCRIPTION:
                                        (0173) ;     Clears all the variables.  
                                        (0174) ;-----------------------------------------------------------------------------
                                        (0175) ;
                                        (0176) ;  ARGUMENTS:
                                        (0177) ;      none
                                        (0178) ;
                                        (0179) ;  RETURNS:
                                        (0180) ;     none.
                                        (0181) ;
                                        (0182) ;  SIDE EFFECTS;    
                                        (0183) ;    REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0184) ;    IN THE LARGE MEMORY MODEL CURRENTLY ONLY THE PAGE POINTER 
                                        (0185) ;    REGISTERS LISTED BELOW ARE MODIFIED.  THIS DOES NOT GUARANTEE 
                                        (0186) ;    THAT IN FUTURE IMPLEMENTATIONS OF THIS FUNCTION OTHER PAGE POINTER 
                                        (0187) ;    REGISTERS WILL NOT BE MODIFIED.
                                        (0188) ;          
                                        (0189) ;    Page Pointer Registers Modified: 
                                        (0190) ;          CUR_PP
                                        (0191) ;
                                        (0192) ;  THEORY of OPERATION OR PROCEDURE:
                                        (0193) ;
                                        (0194)  SleepTimer_Start:
                                        (0195) _SleepTimer_Start:
                                        (0196)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0197)    RAM_SETPAGE_CUR >SleepTimer_fTick      
057A: 50 00    MOV   A,0x0              (0198)    mov  A,0
057C: 53 00    MOV   [0x0],A            (0199)    mov  [SleepTimer_fTick],A
057E: 53 01    MOV   [0x1],A            (0200)    mov  [SleepTimer_bTimerValue],A
0580: 53 02    MOV   [0x2],A            (0201)    mov  [SleepTimer_bCountDown],A
0582: 53 03    MOV   [0x3],A            (0202)    mov  [SleepTimer_TickCount + ST_LSB_OFFSET],A        ; Clear TickCount[0:7]
                                        (0203) IF(SleepTimer_TICK_CNTR_SIZE & (4|2))
                                        (0204)    mov  [SleepTimer_TickCount + ST_LSB_OFFSET - 1],A    ; Clear TickCount[8:15]
                                        (0205) ENDIF
                                        (0206) 
                                        (0207) 
                                        (0208) IF(SleepTimer_TICK_CNTR_SIZE & 4)
                                        (0209)    mov   [SleepTimer_TickCount + ST_LSB_OFFSET - 2],A    ; Clear TickCount[16:31]
                                        (0210)    mov   [SleepTimer_TickCount + ST_LSB_OFFSET - 3],A    
                                        (0211) ENDIF
                                        (0212) 
                                        (0213) 
                                        (0214)    RAM_EPILOGUE RAM_USE_CLASS_4
0584: 7F       RET                      (0215)    ret
                                        (0216) .ENDSECTION
                                        (0217) 
                                        (0218) 
                                        (0219) .SECTION
                                        (0220) ;-----------------------------------------------------------------------------
                                        (0221) ;  FUNCTION NAME: SleepTimer_Stop
                                        (0222) ;
                                        (0223) ;  DESCRIPTION:
                                        (0224) ;   This function does nothing at this time.  It is only here as a place 
                                        (0225) ;   holder.
                                        (0226) ;-----------------------------------------------------------------------------
                                        (0227) ;
                                        (0228) ;  ARGUMENTS:
                                        (0229) ;     none.
                                        (0230) ;
                                        (0231) ;  RETURNS:
                                        (0232) ;     none.
                                        (0233) ;
                                        (0234) ;  SIDE EFFECTS:
                                        (0235) ;     REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0236) ;
                                        (0237) ;  THEORY of OPERATION OR PROCEDURE:
                                        (0238) ;
                                        (0239)  SleepTimer_Stop:
                                        (0240) _SleepTimer_Stop:
                                        (0241)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0242)    RAM_EPILOGUE RAM_USE_CLASS_1
0585: 7F       RET                      (0243)    ret
                                        (0244) .ENDSECTION
                                        (0245) 
                                        (0246) .SECTION
                                        (0247) ;-----------------------------------------------------------------------------
                                        (0248) ;  FUNCTION NAME: SleepTimer_SetInterval
                                        (0249) ;
                                        (0250) ;  DESCRIPTION:
                                        (0251) ;     Sets sleep timer interval
                                        (0252) ;
                                        (0253) ;-----------------------------------------------------------------------------
                                        (0254) ;
                                        (0255) ;  ARGUMENTS:
                                        (0256) ;     A <= Timer setting
                                        (0257) ;
                                        (0258) ;  RETURNS:
                                        (0259) ;     none.
                                        (0260) ;
                                        (0261) ;  SIDE EFFECTS:
                                        (0262) ;     REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0263) ;
                                        (0264) ;  THEORY of OPERATION OR PROCEDURE:
                                        (0265) ;
                                        (0266)  SleepTimer_SetInterval:
                                        (0267) _SleepTimer_SetInterval:
                                        (0268)    RAM_PROLOGUE RAM_USE_CLASS_2
0586: 21 18    AND   A,0x18             (0269)    and  A,SleepTimer_CLOCK_MASK               ; Mask off invalid data
0588: 4F       MOV   X,SP               (0270)    mov  X, SP
0589: 08       PUSH  A                  (0271)    push A
058A: 71 10    OR    F,0x10             
                                        (0272)    M8C_SetBank1
058C: 5D E0    MOV   A,REG[0xE0]        (0273)    mov  A, reg[OSC_CR0]                  ; Get current timer value
058E: 21 E7    AND   A,0xE7             (0274)    and  A,~SleepTimer_CLOCK_MASK   ; Zero out old timer value
0590: 2B 00    OR    A,[X+0]            (0275)    or   A, [X]                           ; Set new timer values
0592: 60 E0    MOV   REG[0xE0],A        (0276)    mov  reg[OSC_CR0],A                   ; Write it
0594: 70 EF    AND   F,0xEF             
                                        (0277)    M8C_SetBank0
0596: 18       POP   A                  (0278)    pop  A
0597: 70 3F    AND   F,0x3F             
0599: 71 C0    OR    F,0xC0             
                                        (0279)    RAM_EPILOGUE RAM_USE_CLASS_2
059B: 7F       RET                      (0280)    ret
059C: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0281) .ENDSECTION
                                        (0282) 
                                        (0283) 
                                        (0284) .SECTION
                                        (0285) ;-----------------------------------------------------------------------------
                                        (0286) ;  FUNCTION NAME: SleepTimer_TickWait(BYTE bTicks)
                                        (0287) ;
                                        (0288) ;  DESCRIPTION:
                                        (0289) ;     Wait X Ticks and return
                                        (0290) ;
                                        (0291) ;-----------------------------------------------------------------------------
                                        (0292) ;
                                        (0293) ;  ARGUMENTS:
                                        (0294) ;     A <= Count down time
                                        (0295) ;
                                        (0296) ;  RETURNS:
                                        (0297) ;     none.
                                        (0298) ;
                                        (0299) ;  SIDE EFFECTS;    
                                        (0300) ;    REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0301) ;    IN THE LARGE MEMORY MODEL CURRENTLY ONLY THE PAGE POINTER 
                                        (0302) ;    REGISTERS LISTED BELOW ARE MODIFIED.  THIS DOES NOT GUARANTEE 
                                        (0303) ;    THAT IN FUTURE IMPLEMENTATIONS OF THIS FUNCTION OTHER PAGE POINTER 
                                        (0304) ;    REGISTERS WILL NOT BE MODIFIED.
                                        (0305) ;          
                                        (0306) ;    Page Pointer Registers Modified: 
                                        (0307) ;          CUR_PP
                                        (0308) ;
                                        (0309) ;  THEORY of OPERATION OR PROCEDURE:
                                        (0310) ;
                                        (0311)  SleepTimer_TickWait:
                                        (0312) _SleepTimer_TickWait:
                                        (0313)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0314)    RAM_SETPAGE_CUR >SleepTimer_fTick      
059F: 55 00 00 MOV   [0x0],0x0          (0315)    mov   [SleepTimer_fTick],0x00          ; Clear tick flag
                                        (0316) 
                                        (0317) .WaitTick:
05A2: 47 00 FF TST   [0x0],0xFF         (0318)    tst   [SleepTimer_fTick],0xFF          ; Check for tick 
05A5: AF FC    JZ    0x05A2             (0319)    jz    .WaitTick
05A7: 55 00 00 MOV   [0x0],0x0          (0320)    mov   [SleepTimer_fTick],0x00          ; Clear tick flag
05AA: 78       DEC   A                  (0321)    dec   A                                      ; Dec the timer variable
05AB: BF F6    JNZ   0x05A2             (0322)    jnz   .WaitTick                              ; Loop until we count down to zero
                                        (0323) 
                                        (0324)    RAM_EPILOGUE RAM_USE_CLASS_4
05AD: 7F       RET                      (0325)    ret
05AE: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0326) .ENDSECTION
                                        (0327) 
                                        (0328) 
                                        (0329) .SECTION
                                        (0330) ;-----------------------------------------------------------------------------
                                        (0331) ;  FUNCTION NAME: SleepTimer_SyncWait(BYTE bCounts, BYTE fMode)
                                        (0332) ;
                                        (0333) ;  DESCRIPTION:
                                        (0334) ;     This function resets the SyncWait timer.  If fMode = 0, the timer
                                        (0335) ;     is set to the new value then exits the function immediatly.  If fMode
                                        (0336) ;     is set to 1, the firmware waits for the timer to expire before the
                                        (0337) ;     timer is reset and and exits.
                                        (0338) ;
                                        (0339) ;-----------------------------------------------------------------------------
                                        (0340) ;
                                        (0341) ;  ARGUMENTS:
                                        (0342) ;     A <= tCounts to wait
                                        (0343) ;     X <= fMode    fMode = 0  Just reload the value, do not wait
                                        (0344) ;                   fMode = 1  Wait for last value to count down to zero
                                        (0345) ;                              then reload.
                                        (0346) ;
                                        (0347) ;  RETURNS:
                                        (0348) ;     none.
                                        (0349) ;
                                        (0350) ;  SIDE EFFECTS;    
                                        (0351) ;    REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0352) ;    IN THE LARGE MEMORY MODEL CURRENTLY ONLY THE PAGE POINTER 
                                        (0353) ;    REGISTERS LISTED BELOW ARE MODIFIED.  THIS DOES NOT GUARANTEE 
                                        (0354) ;    THAT IN FUTURE IMPLEMENTATIONS OF THIS FUNCTION OTHER PAGE POINTER 
                                        (0355) ;    REGISTERS WILL NOT BE MODIFIED.
                                        (0356) ;          
                                        (0357) ;    Page Pointer Registers Modified: 
                                        (0358) ;          CUR_PP
                                        (0359) ;
                                        (0360) ;  THEORY of OPERATION OR PROCEDURE:
                                        (0361) ;
                                        (0362)  SleepTimer_SyncWait:
                                        (0363) _SleepTimer_SyncWait:
                                        (0364)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0365)    RAM_SETPAGE_CUR >SleepTimer_bCountDown
05B1: 4B       SWAP  A,X                (0366)    swap  A,X
05B2: 21 01    AND   A,0x1              (0367)    AND   A,SleepTimer_FORCE_RELOAD
05B4: B0 06    JNZ   0x05BB             (0368)    jnz   .ReloadIt
                                        (0369) 
                                        (0370) .WaitLoop:
05B6: 47 02 FF TST   [0x2],0xFF         (0371)    tst   [SleepTimer_bCountDown],0xFF
05B9: BF FC    JNZ   0x05B6             (0372)    jnz   .WaitLoop
                                        (0373) 
                                        (0374) 
                                        (0375) .ReloadIt:
05BB: 4B       SWAP  A,X                (0376)    swap  A,X
05BC: 53 02    MOV   [0x2],A            (0377)    mov   [SleepTimer_bCountDown],A 
                                        (0378) 
                                        (0379)    RAM_EPILOGUE RAM_USE_CLASS_4
05BE: 7F       RET                      (0380)    ret
05BF: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0381) .ENDSECTION
                                        (0382) 
                                        (0383) 
                                        (0384) 
                                        (0385) .SECTION
                                        (0386) ;-----------------------------------------------------------------------------
                                        (0387) ;  FUNCTION NAME: SleepTimer_bGetTickCntr
                                        (0388) ;
                                        (0389) ;  DESCRIPTION:
                                        (0390) ;     Returns the LSB of the tick Counter
                                        (0391) ;
                                        (0392) ;-----------------------------------------------------------------------------
                                        (0393) ;
                                        (0394) ;  ARGUMENTS:
                                        (0395) ;     none
                                        (0396) ;
                                        (0397) ;  RETURNS:
                                        (0398) ;     LSB of lTickCount
                                        (0399) ;
                                        (0400) ;  SIDE EFFECTS;    
                                        (0401) ;    REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0402) ;    IN THE LARGE MEMORY MODEL CURRENTLY ONLY THE PAGE POINTER 
                                        (0403) ;    REGISTERS LISTED BELOW ARE MODIFIED.  THIS DOES NOT GUARANTEE 
                                        (0404) ;    THAT IN FUTURE IMPLEMENTATIONS OF THIS FUNCTION OTHER PAGE POINTER 
                                        (0405) ;    REGISTERS WILL NOT BE MODIFIED.
                                        (0406) ;          
                                        (0407) ;    Page Pointer Registers Modified: 
                                        (0408) ;          CUR_PP
                                        (0409) ;
                                        (0410) ;  THEORY of OPERATION OR PROCEDURE:
                                        (0411) ;
                                        (0412)  SleepTimer_bGetTickCntr:
                                        (0413) _SleepTimer_bGetTickCntr:
                                        (0414)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0415)    RAM_SETPAGE_CUR >SleepTimer_TickCount
05C2: 51 03    MOV   A,[0x3]            (0416)    mov   A,[SleepTimer_TickCount + ST_LSB_OFFSET]
                                        (0417)    RAM_EPILOGUE RAM_USE_CLASS_4
05C4: 7F       RET                      (0418)    ret
05C5: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0419) .ENDSECTION
                                        (0420) 
                                        (0421) .SECTION
                                        (0422) ;-----------------------------------------------------------------------------
                                        (0423) ;  FUNCTION NAME: SleepTimer_SetTimer
                                        (0424) ;
                                        (0425) ;  DESCRIPTION:
                                        (0426) ;     Set timer with parameter in A
                                        (0427) ;
                                        (0428) ;-----------------------------------------------------------------------------
                                        (0429) ;
                                        (0430) ;  ARGUMENTS:
                                        (0431) ;     A => Value used to set Timer value
                                        (0432) ;
                                        (0433) ;  RETURNS:
                                        (0434) ;     None
                                        (0435) ;
                                        (0436) ;  SIDE EFFECTS;    
                                        (0437) ;    REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0438) ;    IN THE LARGE MEMORY MODEL CURRENTLY ONLY THE PAGE POINTER 
                                        (0439) ;    REGISTERS LISTED BELOW ARE MODIFIED.  THIS DOES NOT GUARANTEE 
                                        (0440) ;    THAT IN FUTURE IMPLEMENTATIONS OF THIS FUNCTION OTHER PAGE POINTER 
                                        (0441) ;    REGISTERS WILL NOT BE MODIFIED.
                                        (0442) ;          
                                        (0443) ;    Page Pointer Registers Modified: 
                                        (0444) ;          CUR_PP
                                        (0445) ;
                                        (0446) ;  THEORY of OPERATION OR PROCEDURE:
                                        (0447) ;
                                        (0448)  SleepTimer_SetTimer:
                                        (0449) _SleepTimer_SetTimer:
                                        (0450)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0451)    RAM_SETPAGE_CUR >SleepTimer_TickCount
05C8: 53 01    MOV   [0x1],A            (0452)    mov   [SleepTimer_bTimerValue],A
                                        (0453)    RAM_EPILOGUE RAM_USE_CLASS_4
05CA: 7F       RET                      (0454)    ret
05CB: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0455) .ENDSECTION
                                        (0456) 
                                        (0457) .SECTION
                                        (0458) ;-----------------------------------------------------------------------------
                                        (0459) ;  FUNCTION NAME: SleepTimer_bGetTimer
                                        (0460) ;
                                        (0461) ;  DESCRIPTION:
                                        (0462) ;     Returns timer value in A
                                        (0463) ;
                                        (0464) ;-----------------------------------------------------------------------------
                                        (0465) ;
                                        (0466) ;  ARGUMENTS:
                                        (0467) ;     None
                                        (0468) ;
                                        (0469) ;  RETURNS:
                                        (0470) ;     Return timer value in A
                                        (0471) ;
                                        (0472) ;  SIDE EFFECTS;    
                                        (0473) ;    REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0474) ;    IN THE LARGE MEMORY MODEL CURRENTLY ONLY THE PAGE POINTER 
                                        (0475) ;    REGISTERS LISTED BELOW ARE MODIFIED.  THIS DOES NOT GUARANTEE 
                                        (0476) ;    THAT IN FUTURE IMPLEMENTATIONS OF THIS FUNCTION OTHER PAGE POINTER 
                                        (0477) ;    REGISTERS WILL NOT BE MODIFIED.
                                        (0478) ;          
                                        (0479) ;    Page Pointer Registers Modified: 
                                        (0480) ;          CUR_PP
                                        (0481) ;
                                        (0482) ;  THEORY of OPERATION OR PROCEDURE:
                                        (0483) ;
                                        (0484)  SleepTimer_bGetTimer:
                                        (0485) _SleepTimer_bGetTimer:
                                        (0486)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0487)    RAM_SETPAGE_CUR >SleepTimer_TickCount
05CE: 51 01    MOV   A,[0x1]            (0488)    mov   A,[SleepTimer_bTimerValue]
                                        (0489)    RAM_EPILOGUE RAM_USE_CLASS_4
05D0: 7F       RET                      (0490)    ret
                                        (0491) .ENDSECTION
                                        (0492) 
                                        (0493) IF(SleepTimer_TICK_CNTR_SIZE & (4|2))
                                        (0494) .SECTION
                                        (0495) ;-----------------------------------------------------------------------------
                                        (0496) ;  FUNCTION NAME: SleepTimer_iGetTickCntr
                                        (0497) ;
                                        (0498) ;  DESCRIPTION:
                                        (0499) ;     Returns the least significant 16 bits.
                                        (0500) ;
                                        (0501) ;-----------------------------------------------------------------------------
                                        (0502) ;
                                        (0503) ;  ARGUMENTS:
                                        (0504) ;     none
                                        (0505) ;
                                        (0506) ;  RETURNS:
                                        (0507) ;     (int)TickCount in A and X  
                                        (0508) ;     X  <= MSB
                                        (0509) ;     A  <= LSB
                                        (0510) ;
                                        (0511) ;  SIDE EFFECTS;    
                                        (0512) ;    REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0513) ;    IN THE LARGE MEMORY MODEL CURRENTLY ONLY THE PAGE POINTER 
                                        (0514) ;    REGISTERS LISTED BELOW ARE MODIFIED.  THIS DOES NOT GUARANTEE 
                                        (0515) ;    THAT IN FUTURE IMPLEMENTATIONS OF THIS FUNCTION OTHER PAGE POINTER 
                                        (0516) ;    REGISTERS WILL NOT BE MODIFIED.
                                        (0517) ;          
                                        (0518) ;    Page Pointer Registers Modified: 
                                        (0519) ;          CUR_PP
                                        (0520) ;
                                        (0521) ;  THEORY of OPERATION OR PROCEDURE:
                                        (0522) ;
                                        (0523)  SleepTimer_iGetTickCntr:
                                        (0524) _SleepTimer_iGetTickCntr:
                                        (0525)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0526)    RAM_SETPAGE_CUR >SleepTimer_TickCount
                                        (0527)    ; Disable interrupt here
                                        (0528)    M8C_DisableIntMask SleepTimer_INT_REG, SleepTimer_INT_MASK
                                        (0529)    mov   A,[SleepTimer_TickCount + ST_LSB_OFFSET]    ; Place LSB in A
                                        (0530)    mov   X,[SleepTimer_TickCount + ST_LSB_OFFSET - 1]    ; Place MSB in X
                                        (0531)    M8C_EnableIntMask SleepTimer_INT_REG, SleepTimer_INT_MASK
                                        (0532)    RAM_EPILOGUE RAM_USE_CLASS_4
                                        (0533)    ret
                                        (0534) .ENDSECTION
                                        (0535) ENDIF
                                        (0536) 
                                        (0537) IF(SleepTimer_TICK_CNTR_SIZE & 4)
                                        (0538) .SECTION
                                        (0539) ;-----------------------------------------------------------------------------
                                        (0540) ;  FUNCTION NAME: SleepTimer_lGetTickCntr
                                        (0541) ;
                                        (0542) ;  DESCRIPTION:
                                        (0543) ;     Returns a pointer to TickCount
                                        (0544) ;
                                        (0545) ;-----------------------------------------------------------------------------
                                        (0546) ;
                                        (0547) ;  ARGUMENTS:
                                        (0548) ;     [A:X] => Pointer to 32 bit tick counter (X=LSB, A=MSB)
                                        (0549) ;
                                        (0550) ;  RETURNS:
                                        (0551) ;     Pointer to lTickCount
                                        (0552) ;
                                        (0553) ;  SIDE EFFECTS;    
                                        (0554) ;    REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0555) ;    IN THE LARGE MEMORY MODEL CURRENTLY ONLY THE PAGE POINTER 
                                        (0556) ;    REGISTERS LISTED BELOW ARE MODIFIED.  THIS DOES NOT GUARANTEE 
                                        (0557) ;    THAT IN FUTURE IMPLEMENTATIONS OF THIS FUNCTION OTHER PAGE POINTER 
                                        (0558) ;    REGISTERS WILL NOT BE MODIFIED.
                                        (0559) ;          
                                        (0560) ;    Page Pointer Registers Modified: 
                                        (0561) ;          CUR_PP
                                        (0562) ;
                                        (0563) ;  THEORY of OPERATION OR PROCEDURE:
                                        (0564) ;
                                        (0565)  SleepTimer_lGetTickCntr:
                                        (0566) _SleepTimer_lGetTickCntr:
                                        (0567)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0568)    RAM_PROLOGUE RAM_USE_CLASS_3
                                        (0569)    ; Disable interrupt here
                                        (0570)    M8C_DisableIntMask SleepTimer_INT_REG, SleepTimer_INT_MASK
                                        (0571)    RAM_SETPAGE_CUR >SleepTimer_TickCount
                                        (0572)    RAM_SETPAGE_IDX A
                                        (0573)    push  A
                                        (0574)    mov   A,[SleepTimer_TickCount + 0]
                                        (0575)    mov   [X + 0],A
                                        (0576)    mov   A,[SleepTimer_TickCount + 1]
                                        (0577)    mov   [X + 1],A
                                        (0578)    mov   A,[SleepTimer_TickCount + 2]
                                        (0579)    mov   [X + 2],A
                                        (0580)    mov   A,[SleepTimer_TickCount + 3]
                                        (0581)    mov   [X + 3],A
                                        (0582)    pop   A
                                        (0583)    
                                        (0584)    M8C_EnableIntMask SleepTimer_INT_REG, SleepTimer_INT_MASK
                                        (0585)    RAM_EPILOGUE RAM_USE_CLASS_4
                                        (0586)    RAM_EPILOGUE RAM_USE_CLASS_3
                                        (0587)    ret
                                        (0588) .ENDSECTION
                                        (0589) ENDIF
                                        (0590) 
                                        (0591) 
                                        (0592) 
                                        (0593) 
                                        (0594) ; End of File SleepTimer.asm
FILE: lib\pga.asm                       (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME:   PGA.asm  ( PGA )
                                        (0004) ;;  Version: 3.2, Updated on 2015/3/4 at 22:26:46
                                        (0005) ;;  Generated by PSoC Designer 5.4.3191
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION:  PGA User Module software implementation file.
                                        (0008) ;;
                                        (0009) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                        (0010) ;;        arguments and observe the associated "Registers are volatile" policy.
                                        (0011) ;;        This means it is the caller's responsibility to preserve any values
                                        (0012) ;;        in the X and A registers that are still needed after the API functions
                                        (0013) ;;        returns. For Large Memory Model devices it is also the caller's 
                                        (0014) ;;        responsibility to perserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                        (0015) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                        (0016) ;;        now, there is no guarantee that will remain the case in future releases.
                                        (0017) ;;-----------------------------------------------------------------------------
                                        (0018) ;;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0019) ;;*****************************************************************************
                                        (0020) ;;*****************************************************************************
                                        (0021) 
                                        (0022) ;; -----------------------------------------------------------------
                                        (0023) ;;                         Register Definitions
                                        (0024) ;;
                                        (0025) ;; Uses 1 Continuous Time Block configured as shown.
                                        (0026) ;;
                                        (0027) ;; * For a Mask/Val pair, this indicates that the value is
                                        (0028) ;;   determined by the user either through config-time parameteriza-
                                        (0029) ;;   tion or run-time manipulation.
                                        (0030) ;;
                                        (0031) ;; BIT FIELD             Mask/Val Function
                                        (0032) ;; -----------------            -----   --------------------
                                        (0033) ;; GAIN_CR0.RES_RATIO_T2B       F0/*    User Parameter (by table)
                                        (0034) ;; GAIN_CR0.GAIN_ATTEN          08/*    Gain (by table)
                                        (0035) ;; GAIN_CR0.RES_SOURCE          04/1    Res source to output
                                        (0036) ;; GAIN_CR0.RES_REF             03/*    Res ref
                                        (0037) ;;
                                        (0038) ;; GAIN_CR1.A_OUT               80/*    User Parameter (Output bus)
                                        (0039) ;; GAIN_CR1.COMP_EN             40/0    Comparator bus disabled
                                        (0040) ;; GAIN_CR1.CT_NEG_INPUT_MUX    38/4    Neg mux to analog f.b. tap
                                        (0041) ;; GAIN_CR1.CT_POS_INPUT_MUX    07/*    Pos mux, typically to col. input mux
                                        (0042) ;;
                                        (0043) ;; GAIN_CR2.CP_COMP             80/0    Latch transparent on PH1
                                        (0044) ;; GAIN_CR2.CK_COMP             40/0    Latch transparent
                                        (0045) ;; GAIN_CR2.CC_COMP             20/1    Mode OP-AMP (not comparator)
                                        (0046) ;; GAIN_CR2.BYPASS_OBUS         1C/0    Bypass OFF
                                        (0047) ;; GAIN_CR2.PWR_SELECT          03/*    Power OFF (0h) at start-up
                                        (0048) ;;
                                        (0049) ;; --------------------------------------------------------------------
                                        (0050) 
                                        (0051) include "PGA.inc"
                                        (0052) include "m8c.inc"
                                        (0053) include "memory.inc"
                                        (0054) 
                                        (0055) 
                                        (0056) ;-----------------------------------------------
                                        (0057) ;  Global Symbols
                                        (0058) ;-----------------------------------------------
                                        (0059) export  PGA_Start
                                        (0060) export _PGA_Start
                                        (0061) export  PGA_SetPower
                                        (0062) export _PGA_SetPower
                                        (0063) 
                                        (0064) export  PGA_SetGain
                                        (0065) export _PGA_SetGain
                                        (0066) 
                                        (0067) export  PGA_Stop
                                        (0068) export _PGA_Stop
                                        (0069) 
                                        (0070) IF (PGA_AGNDBUFAPI)
                                        (0071) export  PGA_EnableAGNDBuffer
                                        (0072) export _PGA_EnableAGNDBuffer
                                        (0073) export  PGA_DisableAGNDBuffer
                                        (0074) export _PGA_DisableAGNDBuffer
                                        (0075) ENDIF
                                        (0076) 
                                        (0077) ;-----------------------------------------------
                                        (0078) ;  EQUATES
                                        (0079) ;-----------------------------------------------
                                        (0080) POWERMASK:     equ 03h
                                        (0081) GAINREGMASK:   equ f8h
                                        (0082) GAINMASK:      equ fCh
                                        (0083) HIGHGAIN:      equ 04h
                                        (0084) HIGHGAINMASK:  equ 18h
                                        (0085) EXGAIN:        equ 01h
                                        (0086) AGNDBUFMASK:   equ 20h
                                        (0087) 
                                        (0088) AREA UserModules (ROM, REL)
                                        (0089) .SECTION
                                        (0090) ;-----------------------------------------------------------------------------
                                        (0091) ;  FUNCTION NAME: PGA_Start
                                        (0092) ;  FUNCTION NAME: PGA_SetPower
                                        (0093) ;
                                        (0094) ;  DESCRIPTION:
                                        (0095) ;    Applies power setting to the module's PSoC block.
                                        (0096) ;-----------------------------------------------------------------------------
                                        (0097) ;
                                        (0098) ;  ARGUMENTS:
                                        (0099) ;  A  Contains the power settings 0=Off, 1=Low, 2=Med, and 3=High
                                        (0100) ;
                                        (0101) ;  RETURNS:  NA
                                        (0102) ;
                                        (0103) ;  SIDE EFFECTS:
                                        (0104) ;    The A and X registers may be modified by this or future implementations
                                        (0105) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0106) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0107) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0108) ;    functions.
                                        (0109) ;
                                        (0110)  PGA_Start:
                                        (0111) _PGA_Start:
                                        (0112)  PGA_SetPower:
                                        (0113) _PGA_SetPower:
                                        (0114) 
                                        (0115)    RAM_PROLOGUE RAM_USE_CLASS_2
05D1: 21 03    AND   A,0x3              (0116)    and  A, POWERMASK                                 ; mask A to protect unchanged bits
05D3: 4F       MOV   X,SP               (0117)    mov  X, SP                                        ; define temp store location
                                        (0118) ;
05D4: 08       PUSH  A                  (0119)    push A                                            ; put power value in temp store
05D5: 5D 73    MOV   A,REG[0x73]        (0120)    mov  A, reg[PGA_GAIN_CR2]                               ; read power value
05D7: 21 FC    AND   A,0xFC             (0121)    and  A, ~POWERMASK                                ; clear power bits in A
05D9: 2B 00    OR    A,[X+0]            (0122)    or   A, [X]                                       ; combine power value with balance of reg.
05DB: 60 73    MOV   REG[0x73],A        (0123)    mov  reg[PGA_GAIN_CR2], A                          ; move complete value back to register
05DD: 18       POP   A                  (0124)    pop  A
05DE: 70 3F    AND   F,0x3F             
05E0: 71 C0    OR    F,0xC0             
                                        (0125)    RAM_EPILOGUE RAM_USE_CLASS_2
05E2: 7F       RET                      (0126)    ret
                                        (0127) .ENDSECTION
                                        (0128) 
                                        (0129) .SECTION
                                        (0130) ;-----------------------------------------------------------------------------
                                        (0131) ;  FUNCTION NAME: PGA_SetGain
                                        (0132) ;
                                        (0133) ;  DESCRIPTION:
                                        (0134) ;    This function sets the Gain/Atten of the amplifier.  Valid gain settings
                                        (0135) ;    are defined in the .inc file.
                                        (0136) ;
                                        (0137) ;-----------------------------------------------------------------------------
                                        (0138) ;
                                        (0139) ;  ARGUMENTS:
                                        (0140) ;    A  Contains gain settings.
                                        (0141) ;
                                        (0142) ;    Gain values shown are for example. (See .inc file for gain equates)
                                        (0143) ;
                                        (0144) ;  RETURNS:  NA
                                        (0145) ;
                                        (0146) ;  SIDE EFFECTS:
                                        (0147) ;    The A and X registers may be modified by this or future implementations
                                        (0148) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0149) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0150) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0151) ;    functions.
                                        (0152) ;
                                        (0153)  PGA_SetGain:
                                        (0154) _PGA_SetGain:
                                        (0155) 
                                        (0156)    RAM_PROLOGUE RAM_USE_CLASS_2
05E3: 21 FC    AND   A,0xFC             (0157)    and  A, GAINMASK                                       ; mask A to protect unchanged bits
05E5: 4F       MOV   X,SP               (0158)    mov  X, SP                                             ; define temp store location
                                        (0159) ;
05E6: 08       PUSH  A                  (0160)    push A                                                 ; put gain value in temp store
05E7: 5D 71    MOV   A,REG[0x71]        (0161)    mov  A, reg[PGA_GAIN_CR0]                               ; read mux settings
05E9: 21 07    AND   A,0x7              (0162)    and  A, ~GAINREGMASK                                   ; clear gain bits in A
05EB: 48 00 04 TST   [X+0],0x4          (0163)    tst  [X],HIGHGAIN                                      ; See if High Gain is set
05EE: B0 0E    JNZ   0x05FD             (0164)    jnz  .SETHIGHGAIN
05F0: 41 70 FE AND   REG[0x70],0xFE     (0165)    and  reg[PGA_GAIN_CR3],~EXGAIN                          ; Clear High Gain bit.
05F3: 2B 00    OR    A,[X+0]            (0166)    or   A, [X]                                            ; combine gain value with balance of reg.
05F5: 60 71    MOV   REG[0x71],A        (0167)    mov  reg[PGA_GAIN_CR0], A                               ; move complete value back to register
05F7: 18       POP   A                  (0168)    pop  A
05F8: 70 3F    AND   F,0x3F             
05FA: 71 C0    OR    F,0xC0             
                                        (0169)    RAM_EPILOGUE RAM_USE_CLASS_2
05FC: 7F       RET                      (0170)    ret
                                        (0171) 
                                        (0172) .SETHIGHGAIN:
05FD: 27 00 18 AND   [X+0],0x18         (0173)    and  [X],HIGHGAINMASK                                  ; Make sure we have a valid high gain
0600: 2B 00    OR    A,[X+0]            (0174)    or   A, [X]                                            ; combine gain value with balance of reg.
0602: 60 71    MOV   REG[0x71],A        (0175)    mov  reg[PGA_GAIN_CR0], A                               ; move complete value back to register
0604: 43 70 01 OR    REG[0x70],0x1      (0176)    or   reg[PGA_GAIN_CR3], EXGAIN                          ; Set High Gain bit.
0607: 18       POP   A                  (0177)    pop  A
0608: 70 3F    AND   F,0x3F             
060A: 71 C0    OR    F,0xC0             
                                        (0178)    RAM_EPILOGUE RAM_USE_CLASS_2
060C: 7F       RET                      (0179)    ret
                                        (0180) .ENDSECTION
                                        (0181) 
                                        (0182) .SECTION
                                        (0183) ;-----------------------------------------------------------------------------
                                        (0184) ;  FUNCTION NAME: PGA_Stop
                                        (0185) ;
                                        (0186) ;  DESCRIPTION:
                                        (0187) ;    Turns off the power to the amplifier.
                                        (0188) ;
                                        (0189) ;-----------------------------------------------------------------------------
                                        (0190) ;
                                        (0191) ;  ARGUMENTS: None
                                        (0192) ;
                                        (0193) ;  RETURNS:  NA
                                        (0194) ;
                                        (0195) ;  SIDE EFFECTS:
                                        (0196) ;    The A and X registers may be modified by this or future implementations
                                        (0197) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0198) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0199) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0200) ;    functions.
                                        (0201) ;
                                        (0202)  PGA_Stop:
                                        (0203) _PGA_Stop:
                                        (0204) 
                                        (0205)    RAM_PROLOGUE RAM_USE_CLASS_1
060D: 41 73 FC AND   REG[0x73],0xFC     (0206)    and REG[PGA_GAIN_CR2], ~POWERMASK
                                        (0207)    RAM_EPILOGUE RAM_USE_CLASS_1
0610: 7F       RET                      (0208)    ret
                                        (0209) .ENDSECTION
                                        (0210) 
                                        (0211) IF (PGA_AGNDBUFAPI)
                                        (0212) .SECTION
                                        (0213) ;-----------------------------------------------------------------------------
                                        (0214) ;  FUNCTION NAME: PGA_EnableAGNDBuffer
                                        (0215) ;
                                        (0216) ;  DESCRIPTION:
                                        (0217) ;    Turns on the AGND buffer power.
                                        (0218) ;
                                        (0219) ;-----------------------------------------------------------------------------
                                        (0220) ;
                                        (0221) ;  ARGUMENTS: None
                                        (0222) ;
                                        (0223) ;  RETURNS:  NA
                                        (0224) ;
                                        (0225) ;  SIDE EFFECTS:
                                        (0226) ;    The A and X registers may be modified by this or future implementations
                                        (0227) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0228) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0229) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0230) ;    functions.
                                        (0231) ;
                                        (0232)  PGA_EnableAGNDBuffer:
                                        (0233) _PGA_EnableAGNDBuffer:
                                        (0234)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0235)    and   reg[PGA_GAIN_CR3], ~AGNDBUFMASK
                                        (0236)    RAM_EPILOGUE RAM_USE_CLASS_1
                                        (0237)    ret
                                        (0238) .ENDSECTION
                                        (0239) 
                                        (0240) .SECTION
                                        (0241) ;-----------------------------------------------------------------------------
                                        (0242) ;  FUNCTION NAME: PGA_DisableAGNDBuffer
                                        (0243) ;
                                        (0244) ;  DESCRIPTION:
                                        (0245) ;    Turns off the AGND buffer power.
                                        (0246) ;
                                        (0247) ;-----------------------------------------------------------------------------
                                        (0248) ;
                                        (0249) ;  ARGUMENTS: None
                                        (0250) ;
                                        (0251) ;  RETURNS:  NA
                                        (0252) ;
                                        (0253) ;  SIDE EFFECTS:
                                        (0254) ;    The A and X registers may be modified by this or future implementations
                                        (0255) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0256) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0257) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0258) ;    functions.
                                        (0259) ;
                                        (0260)  PGA_DisableAGNDBuffer:
                                        (0261) _PGA_DisableAGNDBuffer:
                                        (0262)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0263)    or    reg[PGA_GAIN_CR3], AGNDBUFMASK
                                        (0264)    RAM_EPILOGUE RAM_USE_CLASS_1
                                        (0265)    ret
                                        (0266) .ENDSECTION
                                        (0267) ENDIF
                                        (0268) 
                                        (0269) ; End of File PGA.asm
FILE: lib\lcd.asm                       (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME:   LCD.asm
                                        (0004) ;;  Version: 1.60, Updated on 2015/3/4 at 22:26:36
                                        (0005) ;;  Generated by PSoC Designer 5.4.3191
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: LCD User Module software implementation file.
                                        (0008) ;;
                                        (0009) ;; This set of functions is written for the common 2 and 4 line
                                        (0010) ;; LCDs that use the Hitachi HD44780A controller.
                                        (0011) ;;
                                        (0012) ;;  LCD connections to PSoC port
                                        (0013) ;;
                                        (0014) ;;    PX.0 ==> LCD D4
                                        (0015) ;;    PX.1 ==> LCD D5
                                        (0016) ;;    PX.2 ==> LCD D6
                                        (0017) ;;    PX.3 ==> LCD D7
                                        (0018) ;;    PX.4 ==> LCD E
                                        (0019) ;;    PX.5 ==> LCD RS
                                        (0020) ;;    PX.6 ==> LCD R/W
                                        (0021) ;;
                                        (0022) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                        (0023) ;;        arguments and observe the associated "Registers are volatile" policy.
                                        (0024) ;;        This means it is the caller's responsibility to preserve any values
                                        (0025) ;;        in the X and A registers that are still needed after the API functions
                                        (0026) ;;        returns. For Large Memory Model devices it is also the caller's 
                                        (0027) ;;        responsibility to preserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                        (0028) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                        (0029) ;;        now, there is no guarantee that will remain the case in future releases.
                                        (0030) ;;-----------------------------------------------------------------------------
                                        (0031) ;;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0032) ;;*****************************************************************************
                                        (0033) ;;*****************************************************************************
                                        (0034) 
                                        (0035) include "m8c.inc"
                                        (0036) include "memory.inc"
                                        (0037) include "LCD.inc"
                                        (0038) 
                                        (0039) ;-----------------------------------------------
                                        (0040) ;  Global Symbols
                                        (0041) ;-----------------------------------------------
                                        (0042) 
                                        (0043) export   LCD_Start
                                        (0044) export  _LCD_Start
                                        (0045) export   LCD_Init
                                        (0046) export  _LCD_Init
                                        (0047) 
                                        (0048) export   LCD_WriteData
                                        (0049) export  _LCD_WriteData
                                        (0050) 
                                        (0051) export   LCD_Control
                                        (0052) export  _LCD_Control
                                        (0053) 
                                        (0054) export  LCD_PrString
                                        (0055) export _LCD_PrString
                                        (0056) 
                                        (0057) export  LCD_PrCString
                                        (0058) export _LCD_PrCString
                                        (0059) 
                                        (0060) export  LCD_Position
                                        (0061) export _LCD_Position
                                        (0062) 
                                        (0063) export  LCD_PrHexByte
                                        (0064) export _LCD_PrHexByte
                                        (0065) 
                                        (0066) export  LCD_PrHexInt
                                        (0067) export _LCD_PrHexInt
                                        (0068) 
                                        (0069) export  LCD_Delay50uTimes
                                        (0070) export _LCD_Delay50uTimes
                                        (0071) 
                                        (0072) export  LCD_Delay50u
                                        (0073) export _LCD_Delay50u
                                        (0074) 
                                        (0075) ;-----------------------------------------------
                                        (0076) ; If bargraph functions not required, don't
                                        (0077) ; export the function names.
                                        (0078) ;-----------------------------------------------
                                        (0079) 
                                        (0080) IF (LCD_BARGRAPH_ENABLE)
                                        (0081) export  LCD_InitBG
                                        (0082) export _LCD_InitBG
                                        (0083) 
                                        (0084) export  LCD_InitVBG
                                        (0085) export _LCD_InitVBG
                                        (0086) 
                                        (0087) ; NOTE: The two functions,
                                        (0088) ;
                                        (0089) ;    LCD_DrawVBG and
                                        (0090) ;    LCD_DrawBG
                                        (0091) ;
                                        (0092) ; are implemented using both fastcall16 and legacy fastcall16 because they
                                        (0093) ; fall into a special and rare case where the calling sequences specified
                                        (0094) ; by the two disciplines are incompatible. The fastcall16 versions are
                                        (0095) ; provided for both C and Assembly users in all memory models. The legacy
                                        (0096) ; fastcall16 versions are provided only to support existing small memory
                                        (0097) ; model assembly language code---they do not work in the large memory
                                        (0098) ; model.
                                        (0099) ;
                                        (0100) ; ** The legacy fastcall16 versions are provided on a temporary basis to
                                        (0101) ; ** ease the transition to the 4.2 release of PSoC Designer. Their use is
                                        (0102) ; ** deprecated and their status is "No Further Maintenance".
                                        (0103) ;
                                        (0104) ; The fastcall16 versions of these functions are distinguished by a
                                        (0105) ; leading underscore in the name. The legacy fastcall16 names (which appear
                                        (0106) ; in this comment) do not have the leading underscore. Details on the
                                        (0107) ; calling sequence to be used for fastcall16 are given in the user module
                                        (0108) ; datasheet.
                                        (0109) ;
                                        (0110) ; Fastcall16 versions:
                                        (0111) export _LCD_DrawVBG
                                        (0112) export _LCD_DrawBG
                                        (0113) 
                                        (0114) IF SYSTEM_SMALL_MEMORY_MODEL
                                        (0115) ; Legacy Fastcall versions:
                                        (0116) export  LCD_DrawVBG
                                        (0117) export  LCD_DrawBG
                                        (0118) ENDIF  ; SYSTEM_SMALL_MEMORY_MODEL
                                        (0119) 
                                        (0120) ENDIF  ; BARGRAPH_ENABLE
                                        (0121) 
                                        (0122) ;
                                        (0123) ; The following functions are deprecated and will be eliminated in a future
                                        (0124) ; version of PSoC Designer.
                                        (0125) ;
                                        (0126) export   LCD_Write_Data
                                        (0127) export  _LCD_Write_Data
                                        (0128) 
                                        (0129) 
                                        (0130) ;-----------------------------------------------
                                        (0131) ;  EQUATES
                                        (0132) ;-----------------------------------------------
                                        (0133) 
                                        (0134) LCD_Port:           equ    PRT2DR
                                        (0135) LCD_PortMode0:      equ    PRT2DM0
                                        (0136) LCD_PortMode1:      equ    PRT2DM1
                                        (0137) 
                                        (0138) LCD_E:              equ    10h
                                        (0139) LCD_RW:             equ    40h
                                        (0140) LCD_RS:             equ    20h
                                        (0141) 
                                        (0142) LCD_DATA_MASK:      equ    0Fh
                                        (0143) LCD_READY_BIT:      equ    08h
                                        (0144) 
                                        (0145) LCD_DATA_READ:      equ    ( LCD_E | LCD_RW | LCD_RS )
                                        (0146) LCD_CNTL_READ:      equ    ( LCD_E | LCD_RW )
                                        (0147) LCD_PORT_WRITE:     equ    7Fh
                                        (0148) LCD_PORT_MASK:      equ    7Fh
                                        (0149) 
                                        (0150) LCD_DISP_INC:       equ    03h
                                        (0151) LCD_DISP_OFF:       equ    08h
                                        (0152) LCD_DISP_ON:        equ    0Ch
                                        (0153) LCD_4BIT_2LINE:     equ    2Ch
                                        (0154) 
                                        (0155) 
                                        (0156) ;-----------------------------------------------
                                        (0157) ;      Bargraph definitions
                                        (0158) ;-----------------------------------------------
                                        (0159) 
                                        (0160) LCD_BG_CHAR_WIDTH:  equ    16     ; 16 characters in width
                                        (0161) LCD_BG_SEG_WIDTH:   equ    80     ; 16 * 5 = 80
                                        (0162) LCD_BG_COL_START:   equ     0     ; Always start in the left most column
                                        (0163) 
                                        (0164)                                   ; Offsets for 2x16, 2x20, 4x20
                                        (0165)                                   ; Change these values for a custom LCD
                                        (0166) 
                                        (0167) LCD_ROW1_OFFSET:    equ    80h    ; Address/command offset for row 1
                                        (0168) LCD_ROW2_OFFSET:    equ    C0h    ; Address/command offset for row 2
                                        (0169) LCD_ROW3_OFFSET:    equ    94h    ; Address/command offset for row 1
                                        (0170) LCD_ROW4_OFFSET:    equ    D4h    ; Address/command offset for row 2
                                        (0171) 
                                        (0172) LCD_BG_ROW1_OFFSET: equ    80h    ; Address/command offset for row 1
                                        (0173) LCD_BG_ROW2_OFFSET: equ    C0h    ; Address/command offset for row 2
                                        (0174) 
                                        (0175) LCD_CG_RAM_OFFSET:  equ    40h    ; Offset to character RAM
                                        (0176) 
                                        (0177) AREA UserModules (ROM, REL)
                                        (0178) 
                                        (0179) .SECTION
                                        (0180) ;-----------------------------------------------------------------------------
                                        (0181) ;  FUNCTION NAME: LCD_PrCString
                                        (0182) ;
                                        (0183) ;  DESCRIPTION:
                                        (0184) ;    Print constant (ROM) string to LCD
                                        (0185) ;-----------------------------------------------------------------------------
                                        (0186) ;
                                        (0187) ;  ARGUMENTS:
                                        (0188) ;     A:X  Pointer to String
                                        (0189) ;          A contains MSB of string address
                                        (0190) ;          X contains LSB of string address
                                        (0191) ;
                                        (0192) ;  RETURNS:  none
                                        (0193) ;
                                        (0194) ;  SIDE EFFECTS:
                                        (0195) ;    The A and X registers may be modified by this or future implementations
                                        (0196) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0197) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0198) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0199) ;    functions.
                                        (0200) ;          
                                        (0201) ;    Currently only the page pointer registers listed below are modified: 
                                        (0202) ;          CUR_PP
                                        (0203) ;
                                        (0204)  LCD_PrCString:
                                        (0205) _LCD_PrCString:
                                        (0206)     RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0207)  .Loop_PrCString:
0611: 08       PUSH  A                  (0208)     push  A                            ; Store ROM pointer
0612: 10       PUSH  X                  (0209)     push  X
0613: 28       ROMX                     (0210)     romx                               ; Get character from ROM
0614: B0 04    JNZ   0x0619             (0211)     jnz   .LCD_PrCString_WR            ; print character and advance pointer
0616: 20       POP   X                  (0212)     pop   X                            ; Restore the stack
0617: 18       POP   A                  (0213)     pop   A
                                        (0214)     RAM_EPILOGUE RAM_USE_CLASS_1
0618: 7F       RET                      (0215)     ret                                ; Return
                                        (0216) 
                                        (0217) .LCD_PrCString_WR:
0619: 90 44    CALL  LCD_WriteData|_LCD_Write_Data|_LCD_WriteData|LCD_Write_Data(0218)     call  LCD_WriteData                ; Write data to LCD
061B: 20       POP   X                  (0219)     pop   X                            ; Get ROM pointer
061C: 18       POP   A                  (0220)     pop   A
061D: 75       INC   X                  (0221)     inc   X                            ; Inc LSB of pointer
061E: DF F2    JNC   _LCD_PrCString     (0222)     jnc   .Loop_PrCString
0620: 74       INC   A                  (0223)     inc   A                            ; Inc MSB of pointer if LSB overflow
0621: 8F EF    JMP   _LCD_PrCString     (0224)     jmp   .Loop_PrCString
                                        (0225) 
                                        (0226) .ENDSECTION
                                        (0227) 
                                        (0228) ;-----------------------------------------------------------------------------
                                        (0229) ;  FUNCTION NAME: LCD_PrHexByte
                                        (0230) ;
                                        (0231) ;  DESCRIPTION:
                                        (0232) ;     Print a byte in Hex (two characters) to current LCD position
                                        (0233) ;
                                        (0234) ;-----------------------------------------------------------------------------
                                        (0235) ;
                                        (0236) ;  ARGUMENTS:
                                        (0237) ;     A  => (BYTE) Data/char to be printed
                                        (0238) ;
                                        (0239) ;  RETURNS: none
                                        (0240) ;
                                        (0241) ;  SIDE EFFECTS:
                                        (0242) ;    The A and X registers may be modified by this or future implementations
                                        (0243) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0244) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0245) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0246) ;    functions.
                                        (0247) ;          
                                        (0248) ;    Currently only the page pointer registers listed below are modified: 
                                        (0249) ;          CUR_PP
                                        (0250) ;
                                        (0251) .LITERAL
                                        (0252) LCD_HEX_STR::
                                        (0253)      DS    "0123456789ABCDEF"
                                        (0254) .ENDLITERAL
                                        (0255) .SECTION
                                        (0256) 
                                        (0257)  LCD_PrHexByte:
                                        (0258) _LCD_PrHexByte:
                                        (0259)     RAM_PROLOGUE RAM_USE_CLASS_1
0633: 08       PUSH  A                  (0260)     push  A                            ; Save lower nibble
0634: 67       ASR   A                  (0261)     asr   A                            ; Shift high nibble to right
0635: 67       ASR   A                  (0262)     asr   A
0636: 67       ASR   A                  (0263)     asr   A
0637: 67       ASR   A                  (0264)     asr   A
0638: 21 0F    AND   A,0xF              (0265)     and   A,0Fh                        ; Mask off nibble
063A: FF E7    INDEX LCD_HEX_STR        (0266)     index LCD_HEX_STR                  ; Get Hex value
063C: 90 21    CALL  LCD_WriteData|_LCD_Write_Data|_LCD_WriteData|LCD_Write_Data(0267)     call  LCD_WriteData                ; Write data to screen
063E: 18       POP   A                  (0268)     pop   A                            ; Restore value
063F: 21 0F    AND   A,0xF              (0269)     and   A,0Fh                        ; Mask off lower nibble
0641: FF E0    INDEX LCD_HEX_STR        (0270)     index LCD_HEX_STR                  ; Get Hex value
0643: 90 1A    CALL  LCD_WriteData|_LCD_Write_Data|_LCD_WriteData|LCD_Write_Data(0271)     call  LCD_WriteData                ; Write data to screen
                                        (0272)     RAM_EPILOGUE RAM_USE_CLASS_1
0645: 7F       RET                      (0273)     ret
                                        (0274) .ENDSECTION
                                        (0275) 
                                        (0276) .SECTION
                                        (0277) ;-----------------------------------------------------------------------------
                                        (0278) ;  FUNCTION NAME: LCD_PrHexInt
                                        (0279) ;
                                        (0280) ;  DESCRIPTION:
                                        (0281) ;     Print an Int in Hex (four characters) to current LCD position
                                        (0282) ;
                                        (0283) ;-----------------------------------------------------------------------------
                                        (0284) ;
                                        (0285) ;  ARGUMENTS:
                                        (0286) ;     A:X Integer value
                                        (0287) ;         A  contains LSB of Int
                                        (0288) ;         X  contains MSB of Int
                                        (0289) ;
                                        (0290) ;  RETURNS: none
                                        (0291) ;
                                        (0292) ;  SIDE EFFECTS:
                                        (0293) ;    The A and X registers may be modified by this or future implementations
                                        (0294) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0295) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0296) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0297) ;    functions.
                                        (0298) ;          
                                        (0299) ;    Currently only the page pointer registers listed below are modified: 
                                        (0300) ;          CUR_PP
                                        (0301) ;
                                        (0302)  LCD_PrHexInt:
                                        (0303) _LCD_PrHexInt:
                                        (0304)     RAM_PROLOGUE RAM_USE_CLASS_1
0646: 4B       SWAP  A,X                (0305)     swap  A,X
0647: 9F EA    CALL  _LCD_PrHexByte     (0306)     call  LCD_PrHexByte                ; Print MSB
0649: 5B       MOV   A,X                (0307)     mov   A,X                          ; Move LSB into position
064A: 9F E7    CALL  _LCD_PrHexByte     (0308)     call  LCD_PrHexByte                ; Print LSB
                                        (0309)     RAM_EPILOGUE RAM_USE_CLASS_1
064C: 7F       RET                      (0310)     ret
064D: 70 BF    AND   F,0xBF             
064F: 60 D3    MOV   REG[0xD3],A        
                                        (0311) .ENDSECTION
                                        (0312) 
                                        (0313) .SECTION
                                        (0314) ;-----------------------------------------------------------------------------
                                        (0315) ;  FUNCTION NAME: LCD_PrString
                                        (0316) ;
                                        (0317) ;  DESCRIPTION:
                                        (0318) ;     Print (RAM) ASCII string to LCD
                                        (0319) ;
                                        (0320) ;-----------------------------------------------------------------------------
                                        (0321) ;
                                        (0322) ;  ARGUMENTS:
                                        (0323) ;     A:X contains pointer to string
                                        (0324) ;         X  contains LSB of string pointer
                                        (0325) ;         A  contains MSB or page of string pointer (not used at this time)
                                        (0326) ;
                                        (0327) ;  RETURNS:
                                        (0328) ;
                                        (0329) ;  SIDE EFFECTS:
                                        (0330) ;    The A and X registers may be modified by this or future implementations
                                        (0331) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0332) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0333) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0334) ;    functions.
                                        (0335) ;          
                                        (0336) ;    Currently only the page pointer registers listed below are modified: 
                                        (0337) ;          CUR_PP
                                        (0338) ;          IDX_PP
                                        (0339) ;
                                        (0340) ;
                                        (0341)  LCD_PrString:
                                        (0342) _LCD_PrString:
                                        (0343)     RAM_PROLOGUE RAM_USE_CLASS_3
                                        (0344)     RAM_SETPAGE_IDX A
                                        (0345)  .Loop_PrString:
0651: 52 00    MOV   A,[X+0]            (0346)     mov   A,[X]                        ; Get value pointed to by X
0653: A0 06    JZ    0x065A             (0347)     jz    .End_LCD_PrString            ; Check for end of string
                                        (0348)     ;LCD_writeData is known not to modify X so no need to preserve
0655: 90 08    CALL  LCD_WriteData|_LCD_Write_Data|_LCD_WriteData|LCD_Write_Data(0349)     call  LCD_WriteData                ; Write data to screen
0657: 75       INC   X                  (0350)     inc   X                            ; Advance pointer to next character
0658: 8F F8    JMP   0x0651             (0351)     jmp   .Loop_PrString               ; Go get next character
065A: 70 3F    AND   F,0x3F             
065C: 71 C0    OR    F,0xC0             
                                        (0352) .End_LCD_PrString:
                                        (0353)     RAM_EPILOGUE RAM_USE_CLASS_3
065E: 7F       RET                      (0354)     ret
                                        (0355) .ENDSECTION
                                        (0356) 
                                        (0357) .SECTION
                                        (0358) ;-----------------------------------------------------------------------------
                                        (0359) ;  FUNCTION NAME: LCD_WriteData
                                        (0360) ;
                                        (0361) ;  DESCRIPTION:
                                        (0362) ;     Write a byte to the LCD's data register.
                                        (0363) ;
                                        (0364) ;-----------------------------------------------------------------------------
                                        (0365) ;
                                        (0366) ;  ARGUMENTS:
                                        (0367) ;    A contains byte to be written to LCD data register
                                        (0368) ;
                                        (0369) ;  RETURNS: none
                                        (0370) ;
                                        (0371) ;  SIDE EFFECTS:
                                        (0372) ;    The A and X registers may be modified by this or future implementations
                                        (0373) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0374) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0375) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0376) ;    functions.
                                        (0377) ;          
                                        (0378) ;    Currently only the page pointer registers listed below are modified: 
                                        (0379) ;          CUR_PP
                                        (0380) ;
                                        (0381)  LCD_WriteData:
                                        (0382) _LCD_WriteData:
                                        (0383)  LCD_Write_Data:   ; Do not use
                                        (0384) _LCD_Write_Data:   ; Do not use
                                        (0385)     RAM_PROLOGUE RAM_USE_CLASS_1
065F: 90 65    CALL  0x06C6             (0386)     call  LCD_Check_Ready              ; Make sure controller is ready
                                        (0387)                                        ; A is preserved in LCD_Check_Ready
0661: 08       PUSH  A                  (0388)     push  A                            ; Save copy of character
0662: 67       ASR   A                  (0389)     asr   A                            ; Shift high nibble to right
0663: 67       ASR   A                  (0390)     asr   A
0664: 67       ASR   A                  (0391)     asr   A
0665: 67       ASR   A                  (0392)     asr   A
0666: 21 0F    AND   A,0xF              (0393)     and   A,0Fh                        ; Mask off high nibble
0668: 90 3B    CALL  0x06A5             (0394)     call  LCD_WDATA_Nibble             ; Write Upper nibble
066A: 18       POP   A                  (0395)     pop   A                            ; Retrieve copy of character
066B: 21 0F    AND   A,0xF              (0396)     and   A,0Fh                        ; Mask off high nibble
066D: 40       NOP                      (0397)     nop
066E: 40       NOP                      (0398)     nop
066F: 40       NOP                      (0399)     nop
0670: 90 33    CALL  0x06A5             (0400)     call  LCD_WDATA_Nibble   ; Write Lower nibble
                                        (0401)     RAM_EPILOGUE RAM_USE_CLASS_1
0672: 7F       RET                      (0402)     ret
                                        (0403) .ENDSECTION
                                        (0404) 
                                        (0405) .SECTION
                                        (0406) ;-----------------------------------------------------------------------------
                                        (0407) ;  FUNCTION NAME: LCD_Control
                                        (0408) ;
                                        (0409) ;  DESCRIPTION:
                                        (0410) ;     Write a byte to the LCD's control register.
                                        (0411) ;
                                        (0412) ;-----------------------------------------------------------------------------
                                        (0413) ;
                                        (0414) ;  ARGUMENTS:
                                        (0415) ;     A contains data to be written to LCD control register.
                                        (0416) ;
                                        (0417) ;  RETURNS: none
                                        (0418) ;
                                        (0419) ;  SIDE EFFECTS:
                                        (0420) ;    The A and X registers may be modified by this or future implementations
                                        (0421) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0422) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0423) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0424) ;    functions.
                                        (0425) ;          
                                        (0426) ;    Currently only the page pointer registers listed below are modified: 
                                        (0427) ;          CUR_PP
                                        (0428) ;
                                        (0429)  LCD_Control:
                                        (0430) _LCD_Control:
                                        (0431)     RAM_PROLOGUE RAM_USE_CLASS_1
0673: 90 51    CALL  0x06C6             (0432)     call  LCD_Check_Ready              ; Make sure controller is ready
                                        (0433)                                        ; A is preserved in LCD_Check_Ready
0675: 08       PUSH  A                  (0434)     push  A                            ; Save copy of byte
0676: 67       ASR   A                  (0435)     asr   A                            ; Shift Upper Nibble to right
0677: 67       ASR   A                  (0436)     asr   A
0678: 67       ASR   A                  (0437)     asr   A
0679: 67       ASR   A                  (0438)     asr   A
067A: 21 0F    AND   A,0xF              (0439)     and   A,0Fh                        ; Mask off, just in case
067C: 90 09    CALL  0x0687             (0440)     call  LCD_WCNTL_Nibble             ; Write high nibble
067E: 18       POP   A                  (0441)     pop   A                            ; Restore copy of byte
067F: 21 0F    AND   A,0xF              (0442)     and   A,0Fh                        ; Mask off high nibble
0681: 40       NOP                      (0443)     nop
0682: 40       NOP                      (0444)     nop
0683: 40       NOP                      (0445)     nop
0684: 90 01    CALL  0x0687             (0446)     call  LCD_WCNTL_Nibble             ; Write Lower nibble
                                        (0447)     RAM_EPILOGUE RAM_USE_CLASS_1
0686: 7F       RET                      (0448)     ret
                                        (0449) .ENDSECTION
                                        (0450) 
                                        (0451) .SECTION
                                        (0452) ;-----------------------------------------------------------------------------
                                        (0453) ;  FUNCTION NAME: LCD_WCNTL_Nibble
                                        (0454) ;
                                        (0455) ;  DESCRIPTION:
                                        (0456) ;     Write a single nibble to the LCD's command register
                                        (0457) ;
                                        (0458) ;-----------------------------------------------------------------------------
                                        (0459) ;
                                        (0460) ;  ARGUMENTS:
                                        (0461) ;     A[3:0]   Contains Nibble to be written to command register
                                        (0462) ;
                                        (0463) ;  RETURNS: none
                                        (0464) ;
                                        (0465) ;  SIDE EFFECTS:
                                        (0466) ;    The A and X registers may be modified by this or future implementations
                                        (0467) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0468) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0469) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0470) ;    functions.
                                        (0471) ;          
                                        (0472) ;    Currently only the page pointer registers listed below are modified: 
                                        (0473) ;          CUR_PP
                                        (0474) ;
                                        (0475)  LCD_WCNTL_Nibble:
                                        (0476)     RAM_PROLOGUE RAM_USE_CLASS_4
0687: 08       PUSH  A                  (0477)     push  A
0688: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0478)     RAM_SETPAGE_CUR >Port_2_Data_SHADE           ; Set CUR_PP to LCD variable address
068B: 26 04 80 AND   [0x4],0x80         (0479)     and   [Port_2_Data_SHADE],~LCD_PORT_MASK
068E: 51 04    MOV   A,[0x4]            (0480)     mov   A,[Port_2_Data_SHADE]
0690: 60 08    MOV   REG[0x8],A         (0481)     mov   reg[LCD_Port],A                        ; Reset control lines
                                        (0482) 
0692: 18       POP   A                  (0483)     pop   A
0693: 21 0F    AND   A,0xF              (0484)     and   A,LCD_DATA_MASK                        ; Make sure no bogus data in MSN
0695: 29 10    OR    A,0x10             (0485)     or    A,LCD_E                                ; Bring "E" Enable line high
0697: 2A 04    OR    A,[0x4]            (0486)     or    A,[Port_2_Data_SHADE]                  ; OR in bit 7 just
0699: 60 08    MOV   REG[0x8],A         (0487)     mov   reg[LCD_Port], A                       ; Write data
069B: 53 04    MOV   [0x4],A            (0488)     mov   [Port_2_Data_SHADE],A                  ; Keep shadow register in sync
069D: 40       NOP                      (0489)     nop
069E: 21 8F    AND   A,0x8F             (0490)     and   A,(~LCD_PORT_MASK|LCD_DATA_MASK)       ; Disable E signal and leave data on bus.
06A0: 53 04    MOV   [0x4],A            (0491)     mov   [Port_2_Data_SHADE],A                  ; Keep shadow register in sync
06A2: 60 08    MOV   REG[0x8],A         (0492)     mov   reg[LCD_Port],A
                                        (0493)     RAM_EPILOGUE RAM_USE_CLASS_4
06A4: 7F       RET                      (0494)     ret
                                        (0495) .ENDSECTION
                                        (0496) 
                                        (0497) .SECTION
                                        (0498) ;-----------------------------------------------------------------------------
                                        (0499) ;  FUNCTION NAME: LCD_WDATA_Nibble
                                        (0500) ;
                                        (0501) ;  DESCRIPTION:
                                        (0502) ;     Write a single nibble to the LCD's DATA register
                                        (0503) ;
                                        (0504) ;-----------------------------------------------------------------------------
                                        (0505) ;
                                        (0506) ;  ARGUMENTS:
                                        (0507) ;     A[3:0]   Contains Nibble to be written to data register
                                        (0508) ;
                                        (0509) ;  RETURNS: none
                                        (0510) ;
                                        (0511) ;  SIDE EFFECTS:
                                        (0512) ;    The A and X registers may be modified by this or future implementations
                                        (0513) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0514) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0515) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0516) ;    functions.
                                        (0517) ;          
                                        (0518) ;    Currently only the page pointer registers listed below are modified: 
                                        (0519) ;          CUR_PP
                                        (0520) ;
                                        (0521) LCD_WDATA_Nibble:
                                        (0522)     RAM_PROLOGUE RAM_USE_CLASS_4
06A5: 08       PUSH  A                  (0523)     push  A
06A6: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0524)     RAM_SETPAGE_CUR >Port_2_Data_SHADE          ; Set CUR_PP to LCD variable address
06A9: 26 04 80 AND   [0x4],0x80         (0525)     and   [Port_2_Data_SHADE],~LCD_PORT_MASK
06AC: 2E 04 20 OR    [0x4],0x20         (0526)     or    [Port_2_Data_SHADE],LCD_RS                  ; Raise RS to signify a Data Write
06AF: 51 04    MOV   A,[0x4]            (0527)     mov   A,[Port_2_Data_SHADE]
06B1: 60 08    MOV   REG[0x8],A         (0528)     mov   reg[LCD_Port],A
                                        (0529) 
06B3: 18       POP   A                  (0530)     pop   A
06B4: 21 0F    AND   A,0xF              (0531)     and   A,LCD_DATA_MASK                             ; Make sure no bogus data in A[7:4]
06B6: 29 30    OR    A,0x30             (0532)     or    A,(LCD_E | LCD_RS)                          ; Bring "E" Enable line high
06B8: 2A 04    OR    A,[0x4]            (0533)     or    A,[Port_2_Data_SHADE]                       ; Keep shadow in sync
06BA: 60 08    MOV   REG[0x8],A         (0534)     mov   reg[LCD_Port], A                            ; Write data
06BC: 53 04    MOV   [0x4],A            (0535)     mov   [Port_2_Data_SHADE],A                       ; Keep shadow in sync
06BE: 40       NOP                      (0536)     NOP
06BF: 21 AF    AND   A,0xAF             (0537)     and   A,(~LCD_PORT_MASK|LCD_DATA_MASK|LCD_RS)     ; Disable E signal and leave Data on bus
06C1: 53 04    MOV   [0x4],A            (0538)     mov   [Port_2_Data_SHADE],A                       ; keep shadow in sync
06C3: 60 08    MOV   REG[0x8],A         (0539)     mov   reg[LCD_Port],A
                                        (0540)     RAM_EPILOGUE RAM_USE_CLASS_4
06C5: 7F       RET                      (0541)     ret
                                        (0542) .ENDSECTION
                                        (0543) 
                                        (0544) .SECTION
                                        (0545) ;-----------------------------------------------------------------------------
                                        (0546) ;  FUNCTION NAME: LCD_Check_Ready
                                        (0547) ;
                                        (0548) ;  DESCRIPTION:
                                        (0549) ;     Wait until LCD has completed last command.
                                        (0550) ;
                                        (0551) ;-----------------------------------------------------------------------------
                                        (0552) ;
                                        (0553) ;  ARGUMENTS: none
                                        (0554) ;
                                        (0555) ;  RETURNS: none
                                        (0556) ;
                                        (0557) ;  SIDE EFFECTS:
                                        (0558) ;    The A and X registers may be modified by this or future implementations
                                        (0559) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0560) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0561) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0562) ;    functions.
                                        (0563) ;          
                                        (0564) ;    Currently only the page pointer registers listed below are modified: 
                                        (0565) ;          CUR_PP
                                        (0566) ;
                                        (0567) ;     If LCD is not present, this routine may never return.
                                        (0568) ;
                                        (0569) LCD_Check_Ready:
                                        (0570)     RAM_PROLOGUE RAM_USE_CLASS_4
06C6: 08       PUSH  A                  (0571)     push  A                                           ; Save Accumulator
06C7: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0572)     RAM_SETPAGE_CUR >Port_2_Data_SHADE                ; Set CUR_PP to LCD variable address
06CA: 26 04 80 AND   [0x4],0x80         (0573)     and   [Port_2_Data_SHADE],~LCD_PORT_MASK          ; Mask of all LCD bits
06CD: 51 04    MOV   A,[0x4]            (0574)     mov   A,[Port_2_Data_SHADE]
06CF: 60 08    MOV   REG[0x8],A         (0575)     mov   reg[LCD_Port],A                             ; Zero LCD port bits
                                        (0576) 
06D1: 26 05 F0 AND   [0x5],0xF0         (0577)     and   [Port_2_DriveMode_0_SHADE],~LCD_DATA_MASK   ; Clear out LCD mode bits.
06D4: 51 05    MOV   A,[0x5]            (0578)     mov   A,[Port_2_DriveMode_0_SHADE]
06D6: 71 10    OR    F,0x10             
                                        (0579)     M8C_SetBank1                                      ; Change port mode to read status
06D8: 60 08    MOV   REG[0x8],A         (0580)     mov   reg[LCD_PortMode0],A                        ; Setup LCD Port for reading
06DA: 70 EF    AND   F,0xEF             
                                        (0581)     M8C_SetBank0
                                        (0582) 
06DC: 2E 04 40 OR    [0x4],0x40         (0583)     or    [Port_2_Data_SHADE],LCD_RW                  ; Raise RW to signify Read operation
06DF: 51 04    MOV   A,[0x4]            (0584)     mov   A,[Port_2_Data_SHADE]
06E1: 60 08    MOV   REG[0x8],A         (0585)     mov   reg[LCD_Port],A
06E3: 40       NOP                      (0586)     NOP
                                        (0587) 
06E4: 10       PUSH  X                  (0588)     push  X							                            ; Save 'X' register
06E5: 57 FF    MOV   X,0xFF             (0589)     mov   X,255                         			            ; 255 Attempts
                                        (0590) 
                                        (0591) .LCD_RDY_LOOP:
06E7: 2E 04 50 OR    [0x4],0x50         (0592)     or    [Port_2_Data_SHADE], LCD_CNTL_READ                    ; Raise E to start cycle
06EA: 51 04    MOV   A,[0x4]            (0593)     mov   A,[Port_2_Data_SHADE]
06EC: 60 08    MOV   REG[0x8],A         (0594)     mov   reg[LCD_Port],A
                                        (0595) 
06EE: 40       NOP                      (0596)     nop                                               ; Wait 2 nops to make sure data is ready
06EF: 40       NOP                      (0597)     nop
06F0: 5D 08    MOV   A,REG[0x8]         (0598)     mov   A,reg[LCD_Port]
                                        (0599) 
                                        (0600) ; The code below is used to work around the async read issue with the ICE with the 
                                        (0601) ; 25/26xxx family of devices.  It will help to eliminate "Invalid memory reference" 
                                        (0602) ; errors.  It is not required when running without the ICE or when using any other 
                                        (0603) ; family besides the 25/26xxx family. If not using the ICE or with any other family
                                        (0604) ; the ICE_PORT_SYNC flag should be set to 0.
                                        (0605) IF(ICE_PORT_SYNC)                          
                                        (0606)     mov   reg[ 0xfa], A                    
                                        (0607)     mov   A, reg[0xfa]                     
                                        (0608) ENDIF   
                                        (0609)                                    
06F2: 08       PUSH  A                  (0610)     push  A
06F3: 26 04 C0 AND   [0x4],0xC0         (0611)     and   [Port_2_Data_SHADE],(~LCD_PORT_MASK | LCD_RW)         ; Lower E signal
06F6: 51 04    MOV   A,[0x4]            (0612)     mov   A,[Port_2_Data_SHADE]
06F8: 60 08    MOV   REG[0x8],A         (0613)     mov   reg[LCD_Port],A
                                        (0614) 
06FA: 40       NOP                      (0615)     nop                                    ; Add delay for the slowest part and the
06FB: 40       NOP                      (0616)     nop                                    ; fastest PSoC
06FC: 40       NOP                      (0617)     nop
                                        (0618)                                                                 ; Get the LSBs
06FD: 2E 04 50 OR    [0x4],0x50         (0619)     or    [Port_2_Data_SHADE],LCD_CNTL_READ                     ; Raise E to start cycle
0700: 51 04    MOV   A,[0x4]            (0620)     mov   A,[Port_2_Data_SHADE]
0702: 60 08    MOV   REG[0x8],A         (0621)     mov   reg[LCD_Port],A
                                        (0622) 
0704: 40       NOP                      (0623)     nop
0705: 40       NOP                      (0624)     nop
                                        (0625) 
0706: 26 04 C0 AND   [0x4],0xC0         (0626)     and   [Port_2_Data_SHADE],(~LCD_PORT_MASK | LCD_RW)         ; Lower E signal
0709: 51 04    MOV   A,[0x4]            (0627)     mov   A,[Port_2_Data_SHADE]
070B: 60 08    MOV   REG[0x8],A         (0628)     mov   reg[LCD_Port],A
                                        (0629) 
070D: 18       POP   A                  (0630)     pop   A
070E: 21 08    AND   A,0x8              (0631)     and   A,LCD_READY_BIT                                       ; Check busy
                                        (0632) 
0710: A0 04    JZ    0x0715             (0633)     jz    .UNLOCK
0712: 79       DEC   X                  (0634)     dec   X
0713: BF D3    JNZ   0x06E7             (0635)     jnz   .LCD_RDY_LOOP                                         ; If LCD still busy, read again for 255 times
                                        (0636) .UNLOCK:
0715: 20       POP   X                  (0637)     pop   X							                            ; Restore 'X' register
                                        (0638) 
0716: 2E 05 7F OR    [0x5],0x7F         (0639)     or    [Port_2_DriveMode_0_SHADE],LCD_PORT_WRITE   ; Revert Data bit to Write mode
0719: 51 05    MOV   A,[0x5]            (0640)     mov   A,[Port_2_DriveMode_0_SHADE]
071B: 71 10    OR    F,0x10             
                                        (0641)     M8C_SetBank1
071D: 60 08    MOV   REG[0x8],A         (0642)     mov   reg[LCD_PortMode0],A                        ; Setup LCD Port for writing
071F: 70 EF    AND   F,0xEF             
                                        (0643)     M8C_SetBank0
0721: 18       POP   A                  (0644)     pop   A
                                        (0645)     RAM_EPILOGUE RAM_USE_CLASS_4                                ; Restore Accumulator
0722: 7F       RET                      (0646)     ret
0723: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0647) .ENDSECTION
                                        (0648) 
                                        (0649) .SECTION
                                        (0650) ;-----------------------------------------------------------------------------
                                        (0651) ;  FUNCTION NAME: LCD_Start
                                        (0652) ;  FUNCTION NAME: LCD_Init
                                        (0653) ;
                                        (0654) ;  DESCRIPTION:
                                        (0655) ;     Initialize LCD
                                        (0656) ;
                                        (0657) ;-----------------------------------------------------------------------------
                                        (0658) ;
                                        (0659) ;  ARGUMENTS: none
                                        (0660) ;
                                        (0661) ;  RETURNS: none
                                        (0662) ;
                                        (0663) ;  SIDE EFFECTS:
                                        (0664) ;    The A and X registers may be modified by this or future implementations
                                        (0665) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0666) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0667) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0668) ;    functions.
                                        (0669) ;          
                                        (0670) ;    Currently only the page pointer registers listed below are modified: 
                                        (0671) ;          CUR_PP
                                        (0672) ;
                                        (0673) ;  THEORY of OPERATION or PROCEDURE:
                                        (0674) ;    REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0675) ;    This initialization is a bit long, but it should work for
                                        (0676) ;    most 2 and 4 line LCDs.
                                        (0677) ;
                                        (0678)  LCD_Start:
                                        (0679) _LCD_Start:
                                        (0680)  LCD_Init:
                                        (0681) _LCD_Init:
                                        (0682)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0683)     RAM_SETPAGE_CUR >Port_2_Data_SHADE                          ; Set CUR_PP to LCD variable address
                                        (0684) 
0726: 26 05 80 AND   [0x5],0x80         (0685)     and   [Port_2_DriveMode_0_SHADE],~LCD_PORT_MASK             ; Mask off LCD bits
0729: 2E 05 7F OR    [0x5],0x7F         (0686)     or    [Port_2_DriveMode_0_SHADE],LCD_PORT_WRITE             ; Set LCD port for writing
072C: 26 06 80 AND   [0x6],0x80         (0687)     and   [Port_2_DriveMode_1_SHADE],~LCD_PORT_MASK             ; Mask off LCD bits
                                        (0688) 
072F: 51 05    MOV   A,[0x5]            (0689)     mov   A,[Port_2_DriveMode_0_SHADE]
0731: 71 10    OR    F,0x10             
                                        (0690)     M8C_SetBank1
0733: 60 08    MOV   REG[0x8],A         (0691)     mov   reg[LCD_PortMode0],A                                  ; Setup LCD Port for writing
0735: 51 06    MOV   A,[0x6]            (0692)     mov   A,[Port_2_DriveMode_1_SHADE]
0737: 60 09    MOV   REG[0x9],A         (0693)     mov   reg[LCD_PortMode1],A
0739: 70 EF    AND   F,0xEF             
                                        (0694)     M8C_SetBank0
                                        (0695) 
073B: 50 FA    MOV   A,0xFA             (0696)     mov   A,250                             ; Delay for 12.5 mSec (250 * 50uSec)
073D: 90 67    CALL  _LCD_Delay50uTimes (0697)     call  LCD_Delay50uTimes
073F: 50 FA    MOV   A,0xFA             (0698)     mov   A,250                             ; Delay for 12.5 mSec (250 * 50uSec)
0741: 90 63    CALL  _LCD_Delay50uTimes (0699)     call  LCD_Delay50uTimes
                                        (0700) 
0743: 50 03    MOV   A,0x3              (0701)     mov   A,03h
0745: 9F 40    CALL  0x0687             (0702)     call  LCD_WCNTL_Nibble
                                        (0703) 
0747: 50 52    MOV   A,0x52             (0704)     mov   A,82                              ; Delay for 4.1 mSec (82 * 50uSec)
0749: 90 5B    CALL  _LCD_Delay50uTimes (0705)     call  LCD_Delay50uTimes
                                        (0706) 
074B: 50 03    MOV   A,0x3              (0707)     mov   A,03h
074D: 9F 38    CALL  0x0687             (0708)     call  LCD_WCNTL_Nibble
                                        (0709) 
074F: 90 63    CALL  _LCD_Delay50u      (0710)     call  LCD_Delay50u
0751: 90 61    CALL  _LCD_Delay50u      (0711)     call  LCD_Delay50u
0753: 90 5F    CALL  _LCD_Delay50u      (0712)     call  LCD_Delay50u
                                        (0713) 
0755: 50 03    MOV   A,0x3              (0714)     mov   A,03h
0757: 9F 2E    CALL  0x0687             (0715)     call  LCD_WCNTL_Nibble
                                        (0716) 
0759: 50 5A    MOV   A,0x5A             (0717)     mov   A,90                              ; Delay for 4.5 mSec (90 * 50uSec)
075B: 90 49    CALL  _LCD_Delay50uTimes (0718)     call  LCD_Delay50uTimes
                                        (0719) 
075D: 50 02    MOV   A,0x2              (0720)     mov   A,02h
075F: 9F 26    CALL  0x0687             (0721)     call  LCD_WCNTL_Nibble
                                        (0722) 
0761: 50 5A    MOV   A,0x5A             (0723)     mov   A,90                              ; Delay for 4.5 mSec (90 * 50uSec)
0763: 90 41    CALL  _LCD_Delay50uTimes (0724)     call  LCD_Delay50uTimes
                                        (0725) 
0765: 50 08    MOV   A,0x8              (0726)     mov   A,08h
0767: 9F 0A    CALL  _LCD_Control       (0727)     call  LCD_Control
0769: 50 5A    MOV   A,0x5A             (0728)     mov   A,90                              ; Delay for 4.5 mSec (90 * 50uSec)
076B: 90 39    CALL  _LCD_Delay50uTimes (0729)     call  LCD_Delay50uTimes
                                        (0730) 
076D: 50 01    MOV   A,0x1              (0731)     mov   A,01h
076F: 9F 02    CALL  _LCD_Control       (0732)     call  LCD_Control
0771: 50 5A    MOV   A,0x5A             (0733)     mov   A,90                              ; Delay for 4.5 mSec (90 * 50uSec)
0773: 90 31    CALL  _LCD_Delay50uTimes (0734)     call  LCD_Delay50uTimes
                                        (0735) 
0775: 50 06    MOV   A,0x6              (0736)     mov   A,06h
0777: 9E FA    CALL  _LCD_Control       (0737)     call  LCD_Control
                                        (0738) 
0779: 50 0E    MOV   A,0xE              (0739)     mov   A,0Eh
077B: 9E F6    CALL  _LCD_Control       (0740)     call  LCD_Control
                                        (0741) 
077D: 50 2C    MOV   A,0x2C             (0742)     mov   A,LCD_4BIT_2LINE                  ; Setup for 4 bit interface, 2 line
077F: 9E F2    CALL  _LCD_Control       (0743)     call  LCD_Control
                                        (0744) 
0781: 50 08    MOV   A,0x8              (0745)     mov   A,LCD_DISP_OFF
0783: 9E EE    CALL  _LCD_Control       (0746)     call  LCD_Control
                                        (0747) 
0785: 50 0C    MOV   A,0xC              (0748)     mov   A,LCD_DISP_ON
0787: 9E EA    CALL  _LCD_Control       (0749)     call  LCD_Control
                                        (0750) 
0789: 50 03    MOV   A,0x3              (0751)     mov   A,LCD_DISP_INC
078B: 9E E6    CALL  _LCD_Control       (0752)     call  LCD_Control
                                        (0753) 
078D: 50 5A    MOV   A,0x5A             (0754)     mov   A,90                              ; Delay for 4.5 mSec (90 * 50uSec)
078F: 90 15    CALL  _LCD_Delay50uTimes (0755)     call  LCD_Delay50uTimes
                                        (0756)     RAM_EPILOGUE RAM_USE_CLASS_4
0791: 7F       RET                      (0757)     ret
                                        (0758) .ENDSECTION
                                        (0759) 
                                        (0760) ;-----------------------------------------------------------------------------
                                        (0761) ;  FUNCTION NAME: LCD_Position
                                        (0762) ;
                                        (0763) ;  DESCRIPTION:
                                        (0764) ;     Position Cursor at Row and Col location
                                        (0765) ;
                                        (0766) ;-----------------------------------------------------------------------------
                                        (0767) ;
                                        (0768) ;  ARGUMENTS:
                                        (0769) ;     A => Row  0 to 3
                                        (0770) ;     X => Col  0 to 39+
                                        (0771) ;
                                        (0772) ;  RETURNS:  none
                                        (0773) ;
                                        (0774) ;  SIDE EFFECTS:
                                        (0775) ;    The A and X registers may be modified by this or future implementations
                                        (0776) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0777) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0778) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0779) ;    functions.
                                        (0780) ;
                                        (0781) .LITERAL
                                        (0782) LCD_ROW_OFFSET::
                                        (0783)      DB    LCD_ROW1_OFFSET, LCD_ROW2_OFFSET, LCD_ROW3_OFFSET, LCD_ROW4_OFFSET
                                        (0784) .ENDLITERAL
                                        (0785) 
                                        (0786) .SECTION
                                        (0787)  LCD_Position:
                                        (0788) _LCD_Position:
                                        (0789)     RAM_PROLOGUE RAM_USE_CLASS_2
0796: 21 03    AND   A,0x3              (0790)     and   A,03h                        ; Mask off 2 bits for row address 0 to 3
0798: 10       PUSH  X                  (0791)     push  X                            ; Store COL
0799: FF F7    INDEX LCD_ROW_OFFSET     (0792)     index LCD_ROW_OFFSET ; Get ROW memory offset from table
079B: 4F       MOV   X,SP               (0793)     mov   X,SP                         ; Get Stack pointer
079C: 03 FF    ADD   A,[X-1]            (0794)     add   A,[X+(-1)]                   ; Add the COL to the display pointer
079E: 20       POP   X                  (0795)     pop   X
                                        (0796) 
079F: 9E D2    CALL  _LCD_Control       (0797)     call  LCD_Control                  ; Write control byte
07A1: 70 3F    AND   F,0x3F             
07A3: 71 C0    OR    F,0xC0             
                                        (0798)     RAM_EPILOGUE RAM_USE_CLASS_2
07A5: 7F       RET                      (0799)     ret
                                        (0800) .ENDSECTION
                                        (0801) 
                                        (0802) .SECTION
                                        (0803) ;-----------------------------------------------------------------------------
                                        (0804) ;  FUNCTION NAME: LCD_Delay50uTimes
                                        (0805) ;
                                        (0806) ;  DESCRIPTION:
                                        (0807) ;     Delay increments of 50uSeconds
                                        (0808) ;
                                        (0809) ;-----------------------------------------------------------------------------
                                        (0810) ;
                                        (0811) ;  ARGUMENTS:
                                        (0812) ;     A contains the delay multiplier
                                        (0813) ;
                                        (0814) ;  RETURNS:
                                        (0815) ;
                                        (0816) ;  SIDE EFFECTS:
                                        (0817) ;    The A and X registers may be modified by this or future implementations
                                        (0818) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0819) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0820) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0821) ;    functions.
                                        (0822) ;
                                        (0823) ;
                                        (0824)  LCD_Delay50uTimes:
                                        (0825) _LCD_Delay50uTimes:
                                        (0826)     RAM_PROLOGUE RAM_USE_CLASS_1
07A6: 90 0C    CALL  _LCD_Delay50u      (0827)     call  LCD_Delay50u
07A8: 78       DEC   A                  (0828)     dec   A
07A9: BF FC    JNZ   _LCD_Delay50uTimes (0829)     jnz   LCD_Delay50uTimes
                                        (0830)     RAM_EPILOGUE RAM_USE_CLASS_1
07AB: 7F       RET                      (0831)     ret
                                        (0832) 
                                        (0833) .ENDSECTION
                                        (0834) 
                                        (0835) ;-----------------------------------------------------------------------------
                                        (0836) ;  FUNCTION NAME: LCD_Delay50u
                                        (0837) ;
                                        (0838) ;  DESCRIPTION:
                                        (0839) ;     Delay 50uSec for any clock frequency from 1.5MHz to 24MHz
                                        (0840) ;     Slower clock frequencies the delay will be;
                                        (0841) ;           1.5
                                        (0842) ;        -------------- * 50uSec
                                        (0843) ;        clock_freq(MHz)
                                        (0844) ;
                                        (0845) ;
                                        (0846) ;-----------------------------------------------------------------------------
                                        (0847) ;
                                        (0848) ;  ARGUMENTS: none
                                        (0849) ;
                                        (0850) ;  RETURNS: none
                                        (0851) ;
                                        (0852) ;  SIDE EFFECTS:
                                        (0853) ;    The A and X registers may be modified by this or future implementations
                                        (0854) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0855) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0856) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0857) ;    functions.
                                        (0858) ;
                                        (0859) ;  THEORY of OPERATION or PROCEDURE:
                                        (0860) ;
                                        (0861) .LITERAL
                                        (0862)  LCD_Delay50u_Table::
                                        (0863)      DB    08h,  19h,   3Ah,   7Ch,   01h,    01h,    01h,   01h
                                        (0864) ;         3MHz, 6MHz, 12MHz, 24MHz, 1.5MHz, 750kHz, 188kHz, 94kHz
                                        (0865) .ENDLITERAL
                                        (0866) .SECTION
                                        (0867) 
                                        (0868)   LCD_Delay50u:
                                        (0869)  _LCD_Delay50u:                        ; [11]  Call
                                        (0870)     RAM_PROLOGUE RAM_USE_CLASS_1
07B4: 08       PUSH  A                  (0871)     push  A
07B5: 71 10    OR    F,0x10             
                                        (0872)     M8C_SetBank1                         ; [4]
07B7: 5D E0    MOV   A,REG[0xE0]        (0873)     mov   A, reg[OSC_CR0]                ; [6] Get delay value
07B9: 70 EF    AND   F,0xEF             
                                        (0874)     M8C_SetBank0                         ; [4]
07BB: 21 07    AND   A,0x7              (0875)     and   A,07h                          ; [4] Mask off only the clock bits
07BD: 39 05    CMP   A,0x5              (0876)     cmp   A,05h
07BF: D0 06    JNC   0x07C6             (0877)     jnc   .Delay50u_End
07C1: FF E9    INDEX LCD_Delay50u_Table (0878)     index LCD_Delay50u_Table ; [13] Get delay value
                                        (0879) .Delay50u_Loop:                          ;
07C3: 78       DEC   A                  (0880)     dec   A                              ; [4]
07C4: BF FE    JNZ   0x07C3             (0881)     jnz   .Delay50u_Loop                 ; [5]
                                        (0882) .Delay50u_End:
07C6: 18       POP   A                  (0883)     pop   A
                                        (0884)     RAM_EPILOGUE RAM_USE_CLASS_1
07C7: 7F       RET                      (0885)     ret
                                        (0886) .ENDSECTION
                                        (0887) 
                                        (0888) 
                                        (0889) ;-----------------------------------------------------------------------------
                                        (0890) ;      If bargraph is not enabled, the following functions are not required.
                                        (0891) ;-----------------------------------------------------------------------------
                                        (0892) 
                                        (0893) IF (LCD_BARGRAPH_ENABLE)
                                        (0894) 
                                        (0895) IF SYSTEM_SMALL_MEMORY_MODEL
                                        (0896) .SECTION
                                        (0897) ;-----------------------------------------------------------------------------
                                        (0898) ;  FUNCTION NAME: LCD_DrawBG
                                        (0899) ;
                                        (0900) ;  DESCRIPTION:
                                        (0901) ;  This legacy fastcall version are provided only to support existing small
                                        (0902) ;  memory model assembly language code---it does not work in the large memory
                                        (0903) ;  model.
                                        (0904) ;
                                        (0905) ;  ** This legacy fastcall version is provided on a temporary basis to
                                        (0906) ;  ** ease the transition to the 4.2 release of PSoC Designer. Its use is
                                        (0907) ;  ** deprecated and its status is "No Further Maintenance". If you call this
                                        (0908) ;  ** function in assembly you should convert to _LCD_DrawVBG
                                        (0909) ;  ** (with a leading underscore) and the fastcall16 interface
                                        (0910) ;
                                        (0911) ;  Draw a horizontal bargraph on the LCD with the given parameters.  This
                                        (0912) ;  is a legacy function that is intended to support existing Assembly
                                        (0913) ;  language programs that call this function.  This should not be used for
                                        (0914) ;  new code or with Large Memory Model programs.
                                        (0915) ;-----------------------------------------------------------------------------
                                        (0916) ;
                                        (0917) ;  LEGACY FASTCALL ARGUMENTS:
                                        (0918) ;    A    => Starting row for bargraph 0 to 3
                                        (0919) ;   [X]   => Starting Column for bargraph 0 to 39+
                                        (0920) ;   [x-1] => Length of bargraph in chars 1 to 40+
                                        (0921) ;   [X-2] => Position of pointer in segments 5 times Length
                                        (0922) ;
                                        (0923) ;
                                        (0924) ;  RETURNS:  none
                                        (0925) ;
                                        (0926) ;  SIDE EFFECTS:
                                        (0927) ;    The A and X registers may be modified by this or future implementations
                                        (0928) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0929) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0930) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0931) ;    functions.
                                        (0932) ;
                                        (0933) ;    If LCD_Init is not called before this function, the
                                        (0934) ;    bargraph will not be drawn properly.
                                        (0935) ;
                                        (0936) ; Stack offset constants
                                        (0937) BG_COLX:       equ  0                   ; Stack position of Column
                                        (0938) BG_CHAR_LENX:  equ -1                   ; Stack position of Length
                                        (0939) BG_LENGTHX:    equ -2                   ; Stack position of bargraph pointer position
                                        (0940) 
                                        (0941) 
                                        (0942) LCD_DrawBG:
                                        (0943)     push  X
                                        (0944)     mov   X,[X+BG_COLX]                 ; Row in A, Col in X
                                        (0945)     call  LCD_Position                 ; Set cursor position
                                        (0946)     pop   X                             ; Restore pointer
                                        (0947) 
                                        (0948) .LCD_BG_LOOP1X:
                                        (0949)     cmp   [X+BG_LENGTHX],00h            ; Check for past end of BG
                                        (0950)     jnz   .LCD_CHECK1X
                                        (0951)     mov   A,00h                         ; Load empty character
                                        (0952)     jmp   .LCD_BG_DOITX                 ;
                                        (0953) 
                                        (0954) .LCD_CHECK1X:
                                        (0955)     cmp   [X+BG_LENGTHX],06h            ; Check if BG pointer is at this character
                                        (0956)     jnc   .LCD_CHECK2X                  ; Note yet, use full character
                                        (0957)     mov   A,[X+BG_LENGTHX]
                                        (0958)     sub   [X+BG_LENGTHX],A
                                        (0959)     jmp   .LCD_BG_DOITX
                                        (0960) 
                                        (0961) .LCD_CHECK2X:                           ; Put index to full character
                                        (0962)     mov   A, 06h
                                        (0963)     sub   [X+BG_LENGTHX],05h            ; Subtract another 5 positions
                                        (0964) 
                                        (0965) .LCD_BG_DOITX:
                                        (0966)     call  LCD_WriteData                ; Display BG character
                                        (0967) 
                                        (0968)     dec   [X+BG_CHAR_LENX]              ; Dec Char count
                                        (0969)     jnz   .LCD_BG_LOOP1X                ; Do it all over again
                                        (0970)     ret
                                        (0971) .ENDSECTION
                                        (0972) ENDIF ; SYSTEM_SMALL_MEMORY_MODEL
                                        (0973) 
                                        (0974) .SECTION
                                        (0975) ;-----------------------------------------------------------------------------
                                        (0976) ;  FUNCTION NAME: LCD_DrawBG
                                        (0977) ;
                                        (0978) ;  DESCRIPTION:
                                        (0979) ;     Draw a horizontal bargraph on the LCD with the given parameters.
                                        (0980) ;
                                        (0981) ;
                                        (0982) ;-----------------------------------------------------------------------------
                                        (0983) ;
                                        (0984) ;  FASTCALL16 ARGUMENTS:
                                        (0985) ;   [SP-3] => Starting row for bargraph 0 to 3
                                        (0986) ;   [SP-4] => Starting Column for bargraph 0 to 39+
                                        (0987) ;   [SP-5] => Length of bargraph in chars 1 to 40+
                                        (0988) ;   [SP-6] => Position of pointer in segments 5 times Length
                                        (0989) ;
                                        (0990) ;
                                        (0991) ;  RETURNS:  none
                                        (0992) ;
                                        (0993) ;  SIDE EFFECTS:
                                        (0994) ;    The A and X registers may be modified by this or future implementations
                                        (0995) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0996) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0997) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0998) ;    functions.
                                        (0999) ;          
                                        (1000) ;    Currently only the page pointer registers listed below are modified: 
                                        (1001) ;          CUR_PP
                                        (1002) ;
                                        (1003) ;    If LCD_Init is not called before this function, the
                                        (1004) ;    bargraph will not be drawn properly.
                                        (1005) ;
                                        (1006) ; Stack offset constants
                                        (1007) BG_ROW:       equ -3
                                        (1008) BG_COL:       equ -4                   ; Stack position of Column
                                        (1009) BG_CHAR_LEN:  equ -5                   ; Stack position of Length
                                        (1010) BG_LENGTH:    equ -6                   ; Stack position of bargraph pointer position
                                        (1011) 
                                        (1012) 
                                        (1013) _LCD_DrawBG:
                                        (1014)     RAM_PROLOGUE RAM_USE_CLASS_2
                                        (1015)     mov   X, SP
                                        (1016)     push  X
                                        (1017)     mov   A,[X+BG_ROW]                 ; Row in A
                                        (1018)     mov   X,[X+BG_COL]                 ; Col in X
                                        (1019)     RAM_EPILOGUE RAM_USE_CLASS_2
                                        (1020)     call  LCD_Position                 ; Set cursor position
                                        (1021)     RAM_PROLOGUE RAM_USE_CLASS_2
                                        (1022)     pop  X
                                        (1023) 
                                        (1024) .LCD_BG_LOOP1:
                                        (1025)     cmp   [X+BG_LENGTH],00h            ; Check for past end of BG
                                        (1026)     jnz   .LCD_CHECK1
                                        (1027)     mov   A,00h                        ; Load empty character
                                        (1028)     jmp   .LCD_BG_DOIT                  ;
                                        (1029) 
                                        (1030) .LCD_CHECK1:
                                        (1031)     cmp   [X+BG_LENGTH],06h            ; Check if BG pointer is at this character
                                        (1032)     jnc   .LCD_CHECK2                   ; Note yet, use full character
                                        (1033)     mov   A,[X+BG_LENGTH]
                                        (1034)     sub   [X+BG_LENGTH],A
                                        (1035)     jmp   .LCD_BG_DOIT
                                        (1036) 
                                        (1037) .LCD_CHECK2:                            ; Put index to full character
                                        (1038)     mov   A, 06h
                                        (1039)     sub   [X+BG_LENGTH],05h            ; Subtract another 5 positions
                                        (1040) 
                                        (1041) .LCD_BG_DOIT:
                                        (1042)     call  LCD_WriteData                ; Display BG character
                                        (1043) 
                                        (1044)     dec   [X+BG_CHAR_LEN]              ; Dec Char count
                                        (1045)     jnz   .LCD_BG_LOOP1                 ; Do it all over again
                                        (1046)     RAM_EPILOGUE RAM_USE_CLASS_2
                                        (1047)     ret
                                        (1048) .ENDSECTION
                                        (1049) 
                                        (1050) IF SYSTEM_SMALL_MEMORY_MODEL
                                        (1051) .SECTION
                                        (1052) ;-----------------------------------------------------------------------------
                                        (1053) ;  FUNCTION NAME: LCD_DrawVBG
                                        (1054) ;
                                        (1055) ;  DESCRIPTION:
                                        (1056) ;  This legacy fastcall version are provided only to support existing small
                                        (1057) ;  memory model assembly language code---it does not work in the large memory
                                        (1058) ;  model.
                                        (1059) ;
                                        (1060) ;  ** This legacy fastcall version is provided on a temporary basis to
                                        (1061) ;  ** ease the transition to the 4.2 release of PSoC Designer. Its use is
                                        (1062) ;  ** deprecated and its status is "No Further Maintenance". If you call this
                                        (1063) ;  ** function in assembly you should convert to _LCD_DrawVBG
                                        (1064) ;  ** (with a leading underscore) and the fastcall16 interface
                                        (1065) ;
                                        (1066) ;  Draw a vertical bargraph on the LCD with the given parameters. This
                                        (1067) ;  is a legacy function that is intended to support existing Assembly
                                        (1068) ;  language programs that call this function.  This should not be used for
                                        (1069) ;  new code or with Large Memory Model programs.
                                        (1070) ;-----------------------------------------------------------------------------
                                        (1071) ;
                                        (1072) ;  LEGACY FASTCALL ARGUMENTS:
                                        (1073) ;    A    => Starting row for bargraph 0 to 3
                                        (1074) ;   [X]   => Starting Column for bargraph 0 to 40+
                                        (1075) ;   [x-1] => Height of bargraph in chars 1 - 4
                                        (1076) ;   [X-2] => Position of pointer in segments 8 times height
                                        (1077) ;  RETURNS:
                                        (1078) ;
                                        (1079) ;  SIDE EFFECTS:
                                        (1080) ;    The A and X registers may be modified by this or future implementations
                                        (1081) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1082) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1083) ;    responsibility to preserve their values across calls to fastcall16 
                                        (1084) ;    functions.
                                        (1085) ;    
                                        (1086) ;    If LCD_Init is not called before this function, the
                                        (1087) ;    bargraph will not be drawn properly.
                                        (1088) ;
                                        (1089) ; Stack offset constants
                                        (1090) VBG_COLX:            equ  0
                                        (1091) VBG_CHAR_HEIGHTX:    equ -1
                                        (1092) VBG_SEG_HEIGHTX:     equ -2
                                        (1093) 
                                        (1094) LCD_DrawVBG:
                                        (1095) 
                                        (1096)     and   A,03h                        ; Make sure only rows 0 - 3 are valid
                                        (1097) .VBG_LOOPX:
                                        (1098)     push  A
                                        (1099)     index LCD_ROW_OFFSET  ; Get row offset
                                        (1100)     add   A,[X+VBG_COLX]                ; Add column offset to position
                                        (1101)     call  LCD_Control                  ; Position Cursor
                                        (1102)     cmp   [X+VBG_SEG_HEIGHTX],00h       ; Check for zero segs
                                        (1103)     jnz   .VBG_NZ_SEGX
                                        (1104)     mov   A,' '                        ; Load space character
                                        (1105)     jmp   .VBG_WRITE_CHARX
                                        (1106) .VBG_NZ_SEGX:
                                        (1107)     cmp   [X+VBG_SEG_HEIGHTX],09h       ; Check for full segment
                                        (1108)     jnc   .VBG_FULL_SEGX
                                        (1109)                                         ; Partial segment between 1 and 8
                                        (1110)     mov   A,[X+VBG_SEG_HEIGHTX]
                                        (1111)     dec   A
                                        (1112)     mov   [X+VBG_SEG_HEIGHTX],00h       ; Zero segment height
                                        (1113)     jmp   .VBG_WRITE_CHARX
                                        (1114) 
                                        (1115) .VBG_FULL_SEGX:                          ; Bargaph
                                        (1116)     sub   [X+VBG_SEG_HEIGHTX],08h       ; Subtract full segment
                                        (1117)     mov   A,07h                        ; Load full segment
                                        (1118) 
                                        (1119) .VBG_WRITE_CHARX:                        ; Write character to display
                                        (1120)     call  LCD_WriteData                ; Write value
                                        (1121)     pop   A
                                        (1122)     dec   A
                                        (1123)     dec   [X+VBG_CHAR_HEIGHTX]
                                        (1124)     jnz   .VBG_LOOPX
                                        (1125)     ret
                                        (1126) .ENDSECTION
                                        (1127) ENDIF ; SYSTEM_SMALL_MEMORY_MODEL
                                        (1128) 
                                        (1129) .SECTION
                                        (1130) ;-----------------------------------------------------------------------------
                                        (1131) ;  FUNCTION NAME: LCD_DrawVBG
                                        (1132) ;
                                        (1133) ;  DESCRIPTION:
                                        (1134) ;     Draw a vertical bargraph on the LCD with the given parameters.
                                        (1135) ;
                                        (1136) ;
                                        (1137) ;-----------------------------------------------------------------------------
                                        (1138) ;
                                        (1139) ;  FASTCALL16 ARGUMENTS:
                                        (1140) ;
                                        (1141) ;   [SP-3] => Starting row for bargraph 0 to 3
                                        (1142) ;   [SP-4] => Starting Column for bargraph 0 to 40+
                                        (1143) ;   [SP-5] => Height of bargraph in chars 1 - 4
                                        (1144) ;   [SP-6] => Position of pointer in segments 8 times height
                                        (1145) ;  RETURNS:
                                        (1146) ;
                                        (1147) ;  SIDE EFFECTS:
                                        (1148) ;    The A and X registers may be modified by this or future implementations
                                        (1149) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1150) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1151) ;    responsibility to preserve their values across calls to fastcall16 
                                        (1152) ;    functions.
                                        (1153) ;          
                                        (1154) ;    Currently only the page pointer registers listed below are modified: 
                                        (1155) ;          CUR_PP
                                        (1156) ;
                                        (1157) ;    If LCD_Init is not called before this function, the
                                        (1158) ;    bargraph will not be drawn properly.
                                        (1159) ;
                                        (1160) ; Stack offset constants
                                        (1161) VBG_ROW:        equ -3
                                        (1162) VBG_COL:            equ -4
                                        (1163) VBG_CHAR_HEIGHT:    equ -5
                                        (1164) VBG_SEG_HEIGHT:     equ -6
                                        (1165) 
                                        (1166) _LCD_DrawVBG:
                                        (1167)     RAM_PROLOGUE RAM_USE_CLASS_2
                                        (1168)     mov   X, SP
                                        (1169)     mov   A, [X+VBG_ROW]
                                        (1170)     and   A,03h                        ; Make sure only rows 0 - 3 are valid
                                        (1171) .VBG_LOOP:
                                        (1172)     push  A
                                        (1173)     index LCD_ROW_OFFSET  ; Get row offset
                                        (1174)     add   A,[X+VBG_COL]                ; Add column offset to position
                                        (1175)     call  LCD_Control                  ; Position Cursor
                                        (1176)     cmp   [X+VBG_SEG_HEIGHT],00h       ; Check for zero segs
                                        (1177)     jnz   .VBG_NZ_SEG
                                        (1178)     mov   A,' '                        ; Load space character
                                        (1179)     jmp   .VBG_WRITE_CHAR
                                        (1180) .VBG_NZ_SEG:
                                        (1181)     cmp   [X+VBG_SEG_HEIGHT],09h       ; Check for full segment
                                        (1182)     jnc   .VBG_FULL_SEG
                                        (1183)                                        ; Partial segment between 1 and 8
                                        (1184)     mov   A,[X+VBG_SEG_HEIGHT]
                                        (1185)     dec   A
                                        (1186)     mov   [X+VBG_SEG_HEIGHT],00h       ; Zero segment height
                                        (1187)     jmp   .VBG_WRITE_CHAR
                                        (1188) 
                                        (1189) .VBG_FULL_SEG:                          ; Bargaph
                                        (1190)     sub   [X+VBG_SEG_HEIGHT],08h       ; Subtract full segment
                                        (1191)     mov   A,07h                        ; Load full segment
                                        (1192) 
                                        (1193) .VBG_WRITE_CHAR:                        ; Write character to display
                                        (1194)     call  LCD_WriteData                ; Write value
                                        (1195)     pop   A
                                        (1196)     dec   A
                                        (1197)     dec   [X+VBG_CHAR_HEIGHT]
                                        (1198)     jnz   .VBG_LOOP
                                        (1199)     RAM_EPILOGUE RAM_USE_CLASS_2
                                        (1200)     ret
                                        (1201) .ENDSECTION
                                        (1202) 
                                        (1203) .SECTION
                                        (1204) ;-----------------------------------------------------------------------------
                                        (1205) ;  FUNCTION NAME: LCD_InitVBG
                                        (1206) ;
                                        (1207) ;  DESCRIPTION:
                                        (1208) ;     Initialize the vertical bargraph characters.
                                        (1209) ;
                                        (1210) ;-----------------------------------------------------------------------------
                                        (1211) ;
                                        (1212) ;  ARGUMENTS:  none
                                        (1213) ;
                                        (1214) ;  RETURNS:  none
                                        (1215) ;
                                        (1216) ;  SIDE EFFECTS:
                                        (1217) ;    REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (1218) ;    Only one type of bargraph (horizontal or vertical) may be used
                                        (1219) ;    at a time since they each require their own set of characters.
                                        (1220) ;
                                        (1221) ;  SIDE EFFECTS:
                                        (1222) ;    The A and X registers may be modified by this or future implementations
                                        (1223) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1224) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1225) ;    responsibility to preserve their values across calls to fastcall16 
                                        (1226) ;    functions.
                                        (1227) ;          
                                        (1228) ;    Currently only the page pointer registers listed below are modified: 
                                        (1229) ;          CUR_PP
                                        (1230) ;
                                        (1231) ; Stack offset constants
                                        (1232) VBGDATA_CTR:      equ    00h           ; Char data count stack offset
                                        (1233) VBG_BYTES:        equ    01h           ; Byte counter stack offset
                                        (1234) 
                                        (1235)  LCD_InitVBG:
                                        (1236) _LCD_InitVBG:
                                        (1237)     RAM_PROLOGUE RAM_USE_CLASS_2
                                        (1238)     mov   X,SP                         ; Get location of stack
                                        (1239)     push  A                            ; Create 2 locations
                                        (1240)     push  A
                                        (1241) 
                                        (1242)     mov   A,LCD_CG_RAM_OFFSET              ; Setup pointer
                                        (1243)     call  LCD_Control                  ; Position the CG pointer
                                        (1244)     mov   [X+VBGDATA_CTR],01h          ; Reset data counter
                                        (1245) 
                                        (1246)  .VBG_Loop1:                            ; loop once for each 8 characters
                                        (1247)     mov   [X+VBG_BYTES],08h            ; Load cycle pointer
                                        (1248)  .VBG_Loop2:                            ; Loop once for each line in character (8 times)
                                        (1249)     mov   A,[X+VBGDATA_CTR]
                                        (1250)     cmp   A,[X+VBG_BYTES]
                                        (1251)     jnc   .VBG_SOLID
                                        (1252)     mov   A,00h                        ; Empty line
                                        (1253)     jmp   .VBG_Load                     ; Jump to load the bargraph
                                        (1254) .VBG_SOLID:
                                        (1255)     mov   A,FFh                        ; Load solid line
                                        (1256) .VBG_Load:
                                        (1257)     call  LCD_WriteData                ; character data
                                        (1258)     dec   [X+VBG_BYTES]                ; Dec byte counter
                                        (1259)     jnz   .VBG_Loop2                    ; End Loop 2
                                        (1260)     inc   [X+VBGDATA_CTR]
                                        (1261)     cmp   [X+VBGDATA_CTR],09h
                                        (1262)     jnz   .VBG_Loop1                    ; End Loop1
                                        (1263) 
                                        (1264)     pop  A
                                        (1265)     pop  A
                                        (1266)     mov  A,LCD_DISP_ON                    ; Turn on display, don't really
                                        (1267)     call LCD_Control                   ; need this.
                                        (1268)     RAM_EPILOGUE RAM_USE_CLASS_2
                                        (1269)     ret
                                        (1270) .ENDSECTION
                                        (1271) 
                                        (1272) ;-----------------------------------------------------------------------------
                                        (1273) ;  FUNCTION NAME: LCD_InitBG
                                        (1274) ;
                                        (1275) ;  DESCRIPTION:
                                        (1276) ;     Initialize horizontal bargraph characters
                                        (1277) ;
                                        (1278) ;-----------------------------------------------------------------------------
                                        (1279) ;
                                        (1280) ;  ARGUMENTS:
                                        (1281) ;     A = type  0 = full                   |||||||||........
                                        (1282) ;               1 = single vertical line   ..........|......
                                        (1283) ;
                                        (1284) ;  RETURNS:
                                        (1285) ;
                                        (1286) ;  SIDE EFFECTS:
                                        (1287) ;    The A and X registers may be modified by this or future implementations
                                        (1288) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1289) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1290) ;    responsibility to preserve their values across calls to fastcall16 
                                        (1291) ;    functions.
                                        (1292) ;          
                                        (1293) ;    Currently only the page pointer registers listed below are modified: 
                                        (1294) ;          CUR_PP
                                        (1295) ;
                                        (1296) ;    Only one type of bargraph (horizontal or vertical) may be used
                                        (1297) ;    at a time since they each require their own set of characters.
                                        (1298) ;
                                        (1299) ;  THEORY of OPERATION or PROCEDURE:
                                        (1300) ;    This function writes to the LCD character RAM to generate 8 custom
                                        (1301) ;    characters used to generated one of two horizontal bargraphs.
                                        (1302) ;
                                        (1303) .LITERAL
                                        (1304)  LCD_BG_TYPE1:: ; ....., |...., ||..., |||.., ||||., |||||, |||||
                                        (1305)      DB    00h, 10h, 18h, 1Ch, 1Eh, 1Fh, 1Fh
                                        (1306)  LCD_BG_TYPE2:: ; ....., |...., .|..., ..|.., ...|., ....|, .....
                                        (1307)     DB  00h, 10h, 08h, 04h, 02h, 01h, 00h
                                        (1308) .ENDLITERAL
                                        (1309) 
                                        (1310) .SECTION
                                        (1311) ; Stack offset constants
                                        (1312) BGDATA_PTR:   equ    00h               ; Stack offsets
                                        (1313) BGCHARS:      equ    01h
                                        (1314) BGTYPE:       equ    02h
                                        (1315) 
                                        (1316)  LCD_InitBG:
                                        (1317) _LCD_InitBG:
                                        (1318)     RAM_PROLOGUE RAM_USE_CLASS_2
                                        (1319)     mov   X,SP                         ; Get location of stack
                                        (1320)     add   SP,3
                                        (1321)     mov   [X+BGTYPE],A                 ; Store the bargraph type
                                        (1322) 
                                        (1323)     mov   A,LCD_CG_RAM_OFFSET              ; Setup pointer
                                        (1324)     call  LCD_Control                  ; Position the CG pointer
                                        (1325)     mov   [X+BGDATA_PTR],00h           ; Reset pointer to BG data
                                        (1326) 
                                        (1327)  .BG_Loop1:
                                        (1328)     mov   [X+BGCHARS],08h              ; Load cycle pointer
                                        (1329)  .BG_Loop2:
                                        (1330)     mov   A,[X+BGDATA_PTR]
                                        (1331)     cmp   [X+BGTYPE],00h               ; Check which bargraph
                                        (1332)     jnz   .BG_OTHER
                                        (1333)     index LCD_BG_TYPE1
                                        (1334)     jmp   .BG_Load
                                        (1335)  .BG_OTHER:
                                        (1336)     index LCD_BG_TYPE2
                                        (1337)  .BG_Load:
                                        (1338)     call  LCD_WriteData
                                        (1339)     dec   [X+BGCHARS]                  ; Character builder counter
                                        (1340)     jnz   .BG_Loop2
                                        (1341)     inc   [X+BGDATA_PTR]               ; Advance to next character
                                        (1342)     cmp   [X+BGDATA_PTR],07h
                                        (1343)     jnz   .BG_Loop1
                                        (1344) 
                                        (1345)     add   SP,-3
                                        (1346)     mov   A,LCD_DISP_ON
                                        (1347)     call  LCD_Control
                                        (1348)     RAM_EPILOGUE RAM_USE_CLASS_2
                                        (1349)     ret
                                        (1350) .ENDSECTION
                                        (1351) 
                                        (1352) ENDIF
                                        (1353) 
                                        (1354) ; End of File LCD.asm
FILE: lib\adcincint.asm                 (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: ADCINCINT.asm
                                        (0004) ;;  Version: 1.20, Updated on 2015/3/4 at 22:21:26
                                        (0005) ;;
                                        (0006) ;;  DESCRIPTION: Assembler interrupt service routine for the ADCINC
                                        (0007) ;;               A/D Converter User Module. This code works for both the
                                        (0008) ;;               first and second-order modulator topologies.
                                        (0009) ;;-----------------------------------------------------------------------------
                                        (0010) ;;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0011) ;;*****************************************************************************
                                        (0012) ;;*****************************************************************************
                                        (0013) 
                                        (0014) include "m8c.inc"
                                        (0015) include "memory.inc"
                                        (0016) include "ADCINC.inc"
                                        (0017) 
                                        (0018) 
                                        (0019) ;-----------------------------------------------
                                        (0020) ;  Global Symbols
                                        (0021) ;-----------------------------------------------
                                        (0022) 
                                        (0023) export _ADCINC_ADConversion_ISR
                                        (0024) 
                                        (0025) export _ADCINC_iResult
                                        (0026) export  ADCINC_iResult
                                        (0027) export _ADCINC_fStatus
                                        (0028) export  ADCINC_fStatus
                                        (0029) export _ADCINC_bState
                                        (0030) export  ADCINC_bState
                                        (0031) export _ADCINC_fMode
                                        (0032) export  ADCINC_fMode
                                        (0033) export _ADCINC_bNumSamples
                                        (0034) export  ADCINC_bNumSamples
                                        (0035) 
                                        (0036) ;-----------------------------------------------
                                        (0037) ; Variable Allocation
                                        (0038) ;-----------------------------------------------
                                        (0039) AREA InterruptRAM(RAM,REL)
                                        (0040)  ADCINC_iResult:
                                        (0041) _ADCINC_iResult:                           BLK  2 ;Calculated answer
                                        (0042)   iTemp:                                   BLK  2 ;internal temp storage
                                        (0043)  ADCINC_fStatus:
                                        (0044) _ADCINC_fStatus:                           BLK  1 ;ADC Status
                                        (0045)  ADCINC_bState:
                                        (0046) _ADCINC_bState:                            BLK  1 ;State value of ADC count
                                        (0047)  ADCINC_fMode:
                                        (0048) _ADCINC_fMode:                             BLK  1 ;Integrate and reset mode.
                                        (0049)  ADCINC_bNumSamples:
                                        (0050) _ADCINC_bNumSamples:                       BLK  1 ;Number of samples to take.
                                        (0051) 
                                        (0052) ;-----------------------------------------------
                                        (0053) ;  EQUATES
                                        (0054) ;-----------------------------------------------
                                        (0055) 
                                        (0056) ;@PSoC_UserCode_INIT@ (Do not change this line.)
                                        (0057) ;---------------------------------------------------
                                        (0058) ; Insert your custom declarations below this banner
                                        (0059) ;---------------------------------------------------
                                        (0060) 
                                        (0061) ;------------------------
                                        (0062) ;  Constant Definitions
                                        (0063) ;------------------------
                                        (0064) 
                                        (0065) 
                                        (0066) ;------------------------
                                        (0067) ; Variable Allocation
                                        (0068) ;------------------------
                                        (0069) 
                                        (0070) 
                                        (0071) ;---------------------------------------------------
                                        (0072) ; Insert your custom declarations above this banner
                                        (0073) ;---------------------------------------------------
                                        (0074) ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0075) 
                                        (0076) 
                                        (0077) AREA UserModules (ROM, REL)
                                        (0078) 
                                        (0079) ;-----------------------------------------------------------------------------
                                        (0080) ;  FUNCTION NAME: _ADCINC_ADConversion_ISR
                                        (0081) ;
                                        (0082) ;  DESCRIPTION: Perform final filter operations to produce output samples.
                                        (0083) ;
                                        (0084) ;-----------------------------------------------------------------------------
                                        (0085) ;
                                        (0086) ;    The decimation rate is established by the PWM interrupt. Four timer
                                        (0087) ;    clocks elapse for each modulator output (decimator input) since the
                                        (0088) ;    phi1/phi2 generator divides by 4. This means the timer period and thus
                                        (0089) ;    it's interrupt must equal 4 times the actual decimation rate.  The
                                        (0090) ;    decimator is ru  for 2^(#bits-6).
                                        (0091) ;
                                        (0092) _ADCINC_ADConversion_ISR:
07C8: 7A 0C    DEC   [0xC]              (0093)     dec  [ADCINC_bState]
                                        (0094) if1:
07CA: C0 02    JC    0x07CD             (0095)     jc endif1 ; no underflow
07CC: 7E       RETI                     (0096)     reti
                                        (0097) endif1:
07CD: 3C 0D 00 CMP   [0xD],0x0          (0098)     cmp [ADCINC_fMode],0
                                        (0099) if2: 
07D0: B0 12    JNZ   0x07E3             (0100)     jnz endif2  ;leaving reset mode
07D2: 08       PUSH  A                  (0101)     push A                            ;read decimator
07D3: 5D E5    MOV   A,REG[0xE5]        (0102)     mov  A, reg[DEC_DL]
07D5: 53 0A    MOV   [0xA],A            (0103)     mov  [iTemp + LowByte],A
07D7: 5D E4    MOV   A,REG[0xE4]        (0104)     mov  A, reg[DEC_DH]
07D9: 53 09    MOV   [0x9],A            (0105)     mov  [iTemp + HighByte], A
07DB: 18       POP   A                  (0106)     pop A
07DC: 55 0D 01 MOV   [0xD],0x1          (0107)     mov [ADCINC_fMode],1
07DF: 55 0C FF MOV   [0xC],0xFF         (0108)     mov [ADCINC_bState],((1<<(ADCINC_bNUMBITS- 6))-1)
07E2: 7E       RETI                     (0109)     reti
07E3: 43 82 20 OR    REG[0x82],0x20     
07E6: 43 83 10 OR    REG[0x83],0x10     
07E9: 43 92 20 OR    REG[0x92],0x20     
07EC: 43 93 10 OR    REG[0x93],0x10     
                                        (0110) endif2:
                                        (0111)     ;This code runs at end of integrate
                                        (0112)     ADCINC_RESET_INTEGRATOR_M
07EF: 08       PUSH  A                  (0113)     push A
07F0: 5D E5    MOV   A,REG[0xE5]        (0114)     mov  A, reg[DEC_DL]
07F2: 12 0A    SUB   A,[0xA]            (0115)     sub  A,[iTemp + LowByte]
07F4: 53 0A    MOV   [0xA],A            (0116)     mov  [iTemp +LowByte],A
07F6: 5D E4    MOV   A,REG[0xE4]        (0117)     mov  A, reg[DEC_DH]
07F8: 1A 09    SBB   A,[0x9]            (0118)     sbb  A,[iTemp + HighByte]
                                        (0119) 
                                        (0120)        ;check for overflow
                                        (0121) IF     ADCINC_8_OR_MORE_BITS
07FA: 39 40    CMP   A,0x40             (0122)     cmp A,(1<<(ADCINC_bNUMBITS - 8))
                                        (0123) if3: 
07FC: B0 05    JNZ   0x0802             (0124)     jnz endif3 ;overflow
07FE: 78       DEC   A                  (0125)     dec A
07FF: 55 0A FF MOV   [0xA],0xFF         (0126)     mov [iTemp + LowByte],ffh
                                        (0127) endif3:
                                        (0128) ELSE
                                        (0129)     cmp [iTemp + LowByte],(1<<(ADCINC_bNUMBITS))
                                        (0130) if4: 
                                        (0131)     jnz endif4 ;overflow
                                        (0132)     dec [iTemp + LowByte]
                                        (0133) endif4:
                                        (0134) ENDIF
                                        (0135) IF ADCINC_SIGNED_DATA
                                        (0136) IF ADCINC_9_OR_MORE_BITS
                                        (0137)     sub A,(1<<(ADCINC_bNUMBITS - 9))
                                        (0138) ELSE
                                        (0139)     sub [iTemp +LowByte],(1<<(ADCINC_bNUMBITS - 1))
                                        (0140)     sbb A,0
                                        (0141) ENDIF
                                        (0142) ENDIF
0802: 5F 08 0A MOV   [0x8],[0xA]        (0143)     mov  [ADCINC_iResult + LowByte],[iTemp +LowByte]
0805: 53 07    MOV   [0x7],A            (0144)     mov  [ADCINC_iResult + HighByte],A
0807: 55 0B 01 MOV   [0xB],0x1          (0145)     mov  [ADCINC_fStatus],1
                                        (0146) ConversionReady:
                                        (0147)     ;@PSoC_UserCode_BODY@ (Do not change this line.)
                                        (0148)     ;---------------------------------------------------
                                        (0149)     ; Insert your custom code below this banner
                                        (0150)     ;---------------------------------------------------
                                        (0151)     ;  Sample data is now in iResult
                                        (0152)     ;
                                        (0153)     ;  NOTE: This interrupt service routine has already
                                        (0154)     ;  preserved the values of the A CPU register. If
                                        (0155)     ;  you need to use the X register you must preserve
                                        (0156)     ;  its value and restore it before the return from
                                        (0157)     ;  interrupt.
                                        (0158)     ;---------------------------------------------------
                                        (0159)     ; Insert your custom code above this banner
                                        (0160)     ;---------------------------------------------------
                                        (0161)     ;@PSoC_UserCode_END@ (Do not change this line.)
080A: 18       POP   A                  (0162)     pop A
080B: 3C 0E 00 CMP   [0xE],0x0          (0163)     cmp [ADCINC_bNumSamples],0
                                        (0164) if5: 
080E: B0 14    JNZ   0x0823             (0165)     jnz endif5 ; Number of samples is zero
0810: 55 0D 00 MOV   [0xD],0x0          (0166)     mov [ADCINC_fMode],0
0813: 55 0C 00 MOV   [0xC],0x0          (0167)     mov [ADCINC_bState],0
0816: 41 83 EF AND   REG[0x83],0xEF     
0819: 41 82 DF AND   REG[0x82],0xDF     
081C: 41 93 EF AND   REG[0x93],0xEF     
081F: 41 92 DF AND   REG[0x92],0xDF     
                                        (0168)     ADCINC_ENABLE_INTEGRATOR_M
0822: 7E       RETI                     (0169)     reti       
                                        (0170) endif5:
0823: 7A 0E    DEC   [0xE]              (0171)     dec [ADCINC_bNumSamples]
                                        (0172) if6:
0825: A0 14    JZ    0x083A             (0173)     jz endif6  ; count not zero
0827: 55 0D 00 MOV   [0xD],0x0          (0174)     mov [ADCINC_fMode],0
082A: 55 0C 00 MOV   [0xC],0x0          (0175)     mov [ADCINC_bState],0
082D: 41 83 EF AND   REG[0x83],0xEF     
0830: 41 82 DF AND   REG[0x82],0xDF     
0833: 41 93 EF AND   REG[0x93],0xEF     
0836: 41 92 DF AND   REG[0x92],0xDF     
                                        (0176)     ADCINC_ENABLE_INTEGRATOR_M
0839: 7E       RETI                     (0177)     reti       
083A: 71 10    OR    F,0x10             
                                        (0178) endif6:
                                        (0179)     ;All samples done
                                        (0180) 
                                        (0181)     M8C_SetBank1
083C: 41 E7 3F AND   REG[0xE7],0x3F     (0182)     and reg[E7h], 3Fh            ; if we are in 29xxx or 24x94   
083F: 43 E7 80 OR    REG[0xE7],0x80     (0183)     or  reg[E7h], 80h            ; then set to full Alg. Mode
0842: 70 EF    AND   F,0xEF             
0844: 41 E1 FE AND   REG[0xE1],0xFE     
                                        (0184)     M8C_SetBank0
                                        (0185) 
                                        (0186)     ADCINC_STOPADC_M
0847: 7E       RETI                     (0187)  reti 
FILE: lib\adcinc.asm                    (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: ADCINC.asm
                                        (0004) ;;   Version: 1.1, Updated on 2006/02/03 at 09:10:49
                                        (0005) ;;  Generated by PSoC Designer 5.4.3191
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: Assembler source for the ADCINC A/D Converter
                                        (0008) ;;               User Module with 2nd-order modulator.
                                        (0009) ;;
                                        (0010) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                        (0011) ;;        arguments and observe the associated "Registers are volatile" policy.
                                        (0012) ;;        This means it is the caller's responsibility to preserve any values
                                        (0013) ;;        in the X and A registers that are still needed after the API
                                        (0014) ;;        function returns. Even though these registers may be preserved now,
                                        (0015) ;;        there is no guarantee they will be preserved in future releases.
                                        (0016) ;;-----------------------------------------------------------------------------
                                        (0017) ;;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0018) ;;*****************************************************************************
                                        (0019) ;;*****************************************************************************
                                        (0020) 
                                        (0021) include "m8c.inc"
                                        (0022) include "memory.inc"
                                        (0023) include "ADCINC.inc"
                                        (0024) 
                                        (0025) 
                                        (0026) ;-----------------------------------------------
                                        (0027) ;  Global Symbols
                                        (0028) ;-----------------------------------------------
                                        (0029) export  ADCINC_Start
                                        (0030) export _ADCINC_Start
                                        (0031) export  ADCINC_SetPower
                                        (0032) export _ADCINC_SetPower
                                        (0033) export  ADCINC_Stop
                                        (0034) export _ADCINC_Stop
                                        (0035) export  ADCINC_GetSamples
                                        (0036) export _ADCINC_GetSamples
                                        (0037) export  ADCINC_StopADC
                                        (0038) export _ADCINC_StopADC
                                        (0039) export  ADCINC_fIsDataAvailable
                                        (0040) export _ADCINC_fIsDataAvailable
                                        (0041) export  ADCINC_iClearFlagGetData
                                        (0042) export _ADCINC_iClearFlagGetData
                                        (0043) export  ADCINC_wClearFlagGetData
                                        (0044) export _ADCINC_wClearFlagGetData
                                        (0045) export  ADCINC_cClearFlagGetData
                                        (0046) export _ADCINC_cClearFlagGetData
                                        (0047) export  ADCINC_bClearFlagGetData
                                        (0048) export _ADCINC_bClearFlagGetData
                                        (0049) export  ADCINC_iGetData
                                        (0050) export _ADCINC_iGetData
                                        (0051) export  ADCINC_wGetData
                                        (0052) export _ADCINC_wGetData
                                        (0053) export  ADCINC_bGetData
                                        (0054) export _ADCINC_bGetData
                                        (0055) export  ADCINC_cGetData
                                        (0056) export _ADCINC_cGetData
                                        (0057) export  ADCINC_fClearFlag
                                        (0058) export _ADCINC_fClearFlag
                                        (0059) export  ADCINC_WritePulseWidth
                                        (0060) export _ADCINC_WritePulseWidth
                                        (0061) 
                                        (0062) AREA bss (RAM,REL)
                                        (0063) 
                                        (0064) ;-----------------------------------------------
                                        (0065) ;  Constant Definitions
                                        (0066) ;-----------------------------------------------
                                        (0067) 
                                        (0068) ;-----------------------------------------------
                                        (0069) ; Variable Allocation
                                        (0070) ;-----------------------------------------------
                                        (0071) 
                                        (0072) 
                                        (0073) AREA UserModules (ROM, REL)
                                        (0074) 
                                        (0075) .SECTION
                                        (0076) ;-----------------------------------------------------------------------------
                                        (0077) ;  FUNCTION NAME: ADCINC_Start
                                        (0078) ;
                                        (0079) ;  DESCRIPTION: Applies power setting to the module's analog PSoc block.
                                        (0080) ;               and starts the PWM
                                        (0081) ;-----------------------------------------------------------------------------
                                        (0082) ;
                                        (0083) ;  ARGUMENTS:    The A register contains the power setting.
                                        (0084) ;  RETURNS:      Nothing.
                                        (0085) ;  SIDE EFFECTS:
                                        (0086) ;    The A and X registers may be modified by this or future implementations
                                        (0087) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0088) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0089) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0090) ;    functions.
                                        (0091) ;
                                        (0092)  ADCINC_Start:
                                        (0093) _ADCINC_Start:
                                        (0094)    RAM_PROLOGUE RAM_USE_CLASS_1
0848: 90 13    CALL  _ADCINC_SetPower   (0095)    call  ADCINC_SetPower
084A: 43 82 20 OR    REG[0x82],0x20     
084D: 43 83 10 OR    REG[0x83],0x10     
0850: 43 92 20 OR    REG[0x92],0x20     
0853: 43 93 10 OR    REG[0x93],0x10     
                                        (0096)    ADCINC_RESET_INTEGRATOR_M
0856: 62 21 FF MOV   REG[0x21],0xFF     (0097)    mov   reg[ADCINC_PWMdr1],ffh
0859: 43 23 01 OR    REG[0x23],0x1      (0098)    or    reg[ADCINC_PWMcr0],01h                      ; start PWM
                                        (0099)    RAM_EPILOGUE RAM_USE_CLASS_1
085C: 7F       RET                      (0100)  ret
                                        (0101) .ENDSECTION
                                        (0102) 
                                        (0103)    
                                        (0104) .SECTION
                                        (0105) ;-----------------------------------------------------------------------------
                                        (0106) ;  FUNCTION NAME: ADCINC_SetPower
                                        (0107) ;
                                        (0108) ;  DESCRIPTION: Applies power setting to the module's analog PSoc block.
                                        (0109) ;-----------------------------------------------------------------------------
                                        (0110) ;
                                        (0111) ;  ARGUMENTS:    The A register contains the power setting.
                                        (0112) ;  RETURNS:      Nothing.
                                        (0113) ;  SIDE EFFECTS:
                                        (0114) ;    The A and X registers may be modified by this or future implementations
                                        (0115) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0116) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0117) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0118) ;    functions.
                                        (0119) ;
                                        (0120)  ADCINC_SetPower:
                                        (0121) _ADCINC_SetPower:
                                        (0122)    RAM_PROLOGUE RAM_USE_CLASS_2
085D: 21 03    AND   A,0x3              (0123)    and  A,03h                                    ; Ensure value is legal
085F: 08       PUSH  A                  (0124)    push A
0860: 08       PUSH  A                  (0125)    push A
0861: 4F       MOV   X,SP               (0126)    mov  X,SP                                     ; Set up Stack frame
0862: 5D 83    MOV   A,REG[0x83]        (0127)    mov  A,reg[ADCINC_AtoD1cr3]                   ; First SC block:
0864: 21 FC    AND   A,0xFC             (0128)    and  A,~03h                                   ;   clear power bits to zero
0866: 2D FE    OR    [X-2],A            (0129)    or   [ X - 2 ],A                              ;   save new va;ue on stack
0868: 5D 93    MOV   A,REG[0x93]        (0130)    mov  A,reg[ADCINC_AtoD2cr3]                   ; Second SC block:
086A: 21 FC    AND   A,0xFC             (0131)    and  A,~03h                                   ;   clear power bits to zero
086C: 2D FF    OR    [X-1],A            (0132)    or   [ X - 1 ],A                              ;   save new va;ue on stack
086E: 18       POP   A                  (0133)    pop  A
086F: 60 93    MOV   REG[0x93],A        (0134)    mov  reg[ADCINC_AtoD2cr3],A                   ; Write Second SC block
0871: 18       POP   A                  (0135)    pop  A
0872: 60 83    MOV   REG[0x83],A        (0136)    mov  reg[ADCINC_AtoD1cr3],A                   ; Write First SC block
0874: 70 3F    AND   F,0x3F             
0876: 71 C0    OR    F,0xC0             
                                        (0137)    RAM_EPILOGUE RAM_USE_CLASS_2
0878: 7F       RET                      (0138)    ret
0879: 41 E1 FE AND   REG[0xE1],0xFE     
                                        (0139) .ENDSECTION
                                        (0140) 
                                        (0141) 
                                        (0142) .SECTION
                                        (0143) ;-----------------------------------------------------------------------------
                                        (0144) ;  FUNCTION NAME: ADCINC_Stop
                                        (0145) ;
                                        (0146) ;  DESCRIPTION:   Removes power from the module's analog PSoc block.
                                        (0147) ;                 and turns off PWM
                                        (0148) ;-----------------------------------------------------------------------------
                                        (0149) ;
                                        (0150) ;  ARGUMENTS:     None.
                                        (0151) ;  RETURNS:       Nothing.
                                        (0152) ;  SIDE EFFECTS:
                                        (0153) ;    The A and X registers may be modified by this or future implementations
                                        (0154) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0155) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0156) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0157) ;    functions.
                                        (0158) ;
                                        (0159)  ADCINC_Stop:
                                        (0160) _ADCINC_Stop:
                                        (0161)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0162)    ADCINC_STOPADC_M 
087C: 41 83 FC AND   REG[0x83],0xFC     (0163)    and  reg[ADCINC_AtoD1cr3], ~03h
087F: 41 93 FC AND   REG[0x93],0xFC     (0164)    and  reg[ADCINC_AtoD2cr3], ~03h
0882: 41 23 FE AND   REG[0x23],0xFE     (0165)    and  reg[ADCINC_PWMcr0], ~01h ; stop PWM
                                        (0166)    RAM_EPILOGUE RAM_USE_CLASS_1
0885: 7F       RET                      (0167)    ret
0886: 62 D0 00 MOV   REG[0xD0],0x0      
0889: 41 83 EF AND   REG[0x83],0xEF     
088C: 41 82 DF AND   REG[0x82],0xDF     
088F: 41 93 EF AND   REG[0x93],0xEF     
0892: 41 92 DF AND   REG[0x92],0xDF     
                                        (0168) .ENDSECTION
                                        (0169) 
                                        (0170) 
                                        (0171) .SECTION
                                        (0172) ;-----------------------------------------------------------------------------
                                        (0173) ;  FUNCTION NAME: ADCINC_GetSamples
                                        (0174) ;
                                        (0175) ;  DESCRIPTION: Activates interrupts for this user module and begins sampling.
                                        (0176) ;-----------------------------------------------------------------------------
                                        (0177) ;
                                        (0178) ;  ARGUMENTS:    A register contain number of samples/
                                        (0179) ;  RETURNS:      Nothing.
                                        (0180) ;  SIDE EFFECTS:
                                        (0181) ;    The A and X registers may be modified by this or future implementations
                                        (0182) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0183) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0184) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0185) ;    functions.
                                        (0186) ;          
                                        (0187) ;    Currently only the page pointer registers listed below are modified: 
                                        (0188) ;          CUR_PP
                                        (0189) ;
                                        (0190)  ADCINC_GetSamples:
                                        (0191) _ADCINC_GetSamples:
                                        (0192)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0193)    RAM_SETPAGE_CUR >ADCINC_fMode
                                        (0194)    ADCINC_ENABLE_INTEGRATOR_M
0895: 55 0D 00 MOV   [0xD],0x0          (0195)    mov [ADCINC_fMode],0
0898: 55 0C 00 MOV   [0xC],0x0          (0196)    mov [ADCINC_bState],0
089B: 53 0E    MOV   [0xE],A            (0197)    mov [ADCINC_bNumSamples],A
089D: 5D 22    MOV   A,REG[0x22]        (0198)    mov A, reg[ADCINC_PWMdr2]
089F: B0 04    JNZ   0x08A4             (0199)    jnz  .SkipPulseWrite
08A1: 62 22 01 MOV   REG[0x22],0x1      (0200)    mov reg[ADCINC_PWMdr2], 1
08A4: 71 10    OR    F,0x10             
                                        (0201) .SkipPulseWrite:
                                        (0202) 
                                        (0203)    M8C_SetBank1
08A6: 41 E7 3F AND   REG[0xE7],0x3F     (0204)    and reg[E7h], 3Fh             ; if we are in 29xxx or 24x94   
08A9: 43 E7 40 OR    REG[0xE7],0x40     (0205)    or  reg[E7h], 40h             ; then set to incremental Mode
08AC: 70 EF    AND   F,0xEF             
08AE: 62 DB FE MOV   REG[0xDB],0xFE     
08B1: 43 E1 01 OR    REG[0xE1],0x1      
                                        (0206)    M8C_SetBank0
                                        (0207) 
                                        (0208)    ADCINC_STARTADC_M  ;enable interrupt
                                        (0209)    RAM_EPILOGUE RAM_USE_CLASS_4 
08B4: 7F       RET                      (0210)    ret
08B5: 71 10    OR    F,0x10             
                                        (0211) .ENDSECTION
                                        (0212) 
                                        (0213) 
                                        (0214) .SECTION
                                        (0215) ;-----------------------------------------------------------------------------
                                        (0216) ;  FUNCTION NAME: ADCINC_StopAD
                                        (0217) ;
                                        (0218) ;  DESCRIPTION: Shuts down the A/D is an orderly manner.  The interrupt
                                        (0219) ;               is disabled but the PWM output is still active.
                                        (0220) ;               Integrator is reset
                                        (0221) ;-----------------------------------------------------------------------------
                                        (0222) ;
                                        (0223) ;  ARGUMENTS:    None.
                                        (0224) ;  RETURNS:      Nothing.
                                        (0225) ;  SIDE EFFECTS:
                                        (0226) ;    The A and X registers may be modified by this or future implementations
                                        (0227) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0228) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0229) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0230) ;    functions.
                                        (0231) ;
                                        (0232)  ADCINC_StopADC:
                                        (0233) _ADCINC_StopADC:
                                        (0234)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0235) 
                                        (0236)    M8C_SetBank1
08B7: 41 E7 3F AND   REG[0xE7],0x3F     (0237)    and reg[E7h], 3Fh             ; if we are in 29xxx or 24x94   
08BA: 43 E7 80 OR    REG[0xE7],0x80     (0238)    or  reg[E7h], 80h             ; then set to full Alg. Mode
08BD: 70 EF    AND   F,0xEF             
08BF: 41 E1 FE AND   REG[0xE1],0xFE     
08C2: 43 82 20 OR    REG[0x82],0x20     
08C5: 43 83 10 OR    REG[0x83],0x10     
08C8: 43 92 20 OR    REG[0x92],0x20     
08CB: 43 93 10 OR    REG[0x93],0x10     
                                        (0239)    M8C_SetBank0
                                        (0240) 
                                        (0241)    ADCINC_STOPADC_M
                                        (0242)    ADCINC_RESET_INTEGRATOR_M
                                        (0243)    RAM_EPILOGUE RAM_USE_CLASS_1 
08CE: 7F       RET                      (0244)    ret
08CF: 62 D0 00 MOV   REG[0xD0],0x0      
08D2: 51 0B    MOV   A,[0xB]            
                                        (0245) .ENDSECTION
                                        (0246) 
                                        (0247) 
                                        (0248) .SECTION
                                        (0249) ;-----------------------------------------------------------------------------
                                        (0250) ;  FUNCTION NAME: ADCINC_fIsDataAvailable
                                        (0251) ;
                                        (0252) ;  DESCRIPTION: Returns the status of the A/D Data
                                        (0253) ;-----------------------------------------------------------------------------
                                        (0254) ;  ARGUMENTS:    None.
                                        (0255) ;  RETURNS:      fastcall BOOL DataAvailable returned in the A register
                                        (0256) ;  SIDE EFFECTS:
                                        (0257) ;    The A and X registers may be modified by this or future implementations
                                        (0258) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0259) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0260) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0261) ;    functions.
                                        (0262) ;          
                                        (0263) ;    Currently only the page pointer registers listed below are modified: 
                                        (0264) ;          CUR_PP
                                        (0265) ;
                                        (0266)  ADCINC_fIsDataAvailable:
                                        (0267) _ADCINC_fIsDataAvailable:
                                        (0268)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0269)    ADCINC_fIsDataAvailable_M     
                                        (0270)    RAM_EPILOGUE RAM_USE_CLASS_4
08D4: 7F       RET                      (0271)    ret
08D5: 62 D0 00 MOV   REG[0xD0],0x0      
08D8: 55 0B 00 MOV   [0xB],0x0          
08DB: 58 07    MOV   X,[0x7]            
08DD: 51 08    MOV   A,[0x8]            
08DF: 3C 0B 00 CMP   [0xB],0x0          
08E2: BF F5    JNZ   0x08D8             
                                        (0272) .ENDSECTION
                                        (0273) 
                                        (0274) 
                                        (0275) .SECTION
                                        (0276) ;-----------------------------------------------------------------------------
                                        (0277) ;  FUNCTION NAME:  ADCINC_iClearFlagGetData
                                        (0278) ;				   ADCINC_wClearFlagGetData
                                        (0279) 
                                        (0280) ;  DESCRIPTION:    Clears the fStatus and places ADC data in iResult A/D.
                                        (0281) ;                  Flag is checked after trandfer to insure valid data.
                                        (0282) ;                  available. Also clears the DATA_READY flag. 
                                        (0283) ;-----------------------------------------------------------------------------
                                        (0284) ;  ARGUMENTS:    None.
                                        (0285) ;  RETURNS:      fastcall int iResult returned in the X and A register
                                        (0286) ;  SIDE EFFECTS:
                                        (0287) ;    The A and X registers may be modified by this or future implementations
                                        (0288) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0289) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0290) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0291) ;    functions.
                                        (0292) ;          
                                        (0293) ;    Currently only the page pointer registers listed below are modified: 
                                        (0294) ;          CUR_PP
                                        (0295) ;
                                        (0296)  ADCINC_iClearFlagGetData:
                                        (0297) _ADCINC_iClearFlagGetData:
                                        (0298)  ADCINC_wClearFlagGetData:
                                        (0299) _ADCINC_wClearFlagGetData:
                                        (0300)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0301)    ADCINC_iClearFlagGetData_M    
                                        (0302)    RAM_EPILOGUE RAM_USE_CLASS_4
08E4: 7F       RET                      (0303)    ret
08E5: 62 D0 00 MOV   REG[0xD0],0x0      
08E8: 55 0B 00 MOV   [0xB],0x0          
08EB: 51 08    MOV   A,[0x8]            
                                        (0304) 
                                        (0305) .ENDSECTION
                                        (0306) 
                                        (0307) 
                                        (0308) .SECTION
                                        (0309) ;-----------------------------------------------------------------------------
                                        (0310) ;  FUNCTION NAME:  ADCINC_cClearFlagGetData
                                        (0311) ;                  ADCINC_bClearFlagGetData
                                        (0312) ;
                                        (0313) ;  DESCRIPTION:    Clears the fStatus and places ADC data in iResult A/D.
                                        (0314) ;-----------------------------------------------------------------------------
                                        (0315) ;  ARGUMENTS:    None.
                                        (0316) ;  RETURNS:      fastcall int iResult returned in the X and A register
                                        (0317) ;  SIDE EFFECTS:
                                        (0318) ;    The A and X registers may be modified by this or future implementations
                                        (0319) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0320) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0321) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0322) ;    functions.
                                        (0323) ;          
                                        (0324) ;    Currently only the page pointer registers listed below are modified: 
                                        (0325) ;          CUR_PP
                                        (0326) ;
                                        (0327)  ADCINC_cClearFlagGetData:
                                        (0328) _ADCINC_cClearFlagGetData:
                                        (0329)  ADCINC_bClearFlagGetData:
                                        (0330) _ADCINC_bClearFlagGetData:
                                        (0331)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0332)    ADCINC_bClearFlagGetData_M    
                                        (0333)    RAM_EPILOGUE RAM_USE_CLASS_4
08ED: 7F       RET                      (0334)    ret
08EE: 62 D0 00 MOV   REG[0xD0],0x0      
08F1: 58 07    MOV   X,[0x7]            
08F3: 51 08    MOV   A,[0x8]            
                                        (0335) .ENDSECTION
                                        (0336) 
                                        (0337) 
                                        (0338) .SECTION
                                        (0339) ;-----------------------------------------------------------------------------
                                        (0340) ;  FUNCTION NAME:  ADCINC_iGetData
                                        (0341) ;				   ADCINC_wGetData
                                        (0342) 
                                        (0343) ;  DESCRIPTION:     Returns the data from the A/D.  Does not check if data is
                                        (0344) ;                   available.
                                        (0345) ;-----------------------------------------------------------------------------
                                        (0346) ;  ARGUMENTS:    None.
                                        (0347) ;  RETURNS:      fastcall int iResult is returned in the X,A registers
                                        (0348) ;  SIDE EFFECTS:
                                        (0349) ;    The A and X registers may be modified by this or future implementations
                                        (0350) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0351) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0352) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0353) ;    functions.
                                        (0354) ;          
                                        (0355) ;    Currently only the page pointer registers listed below are modified: 
                                        (0356) ;          CUR_PP
                                        (0357) ;
                                        (0358)  ADCINC_iGetData:
                                        (0359) _ADCINC_iGetData:
                                        (0360)  ADCINC_wGetData:
                                        (0361) _ADCINC_wGetData:
                                        (0362)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0363)    ADCINC_wGetData_M              
                                        (0364)    RAM_EPILOGUE RAM_USE_CLASS_4
08F5: 7F       RET                      (0365)    ret
08F6: 62 D0 00 MOV   REG[0xD0],0x0      
08F9: 51 08    MOV   A,[0x8]            
                                        (0366) .ENDSECTION
                                        (0367) 
                                        (0368) 
                                        (0369) .SECTION
                                        (0370) ;-----------------------------------------------------------------------------
                                        (0371) ;  FUNCTION NAME:  ADCINC_bGetData
                                        (0372) ;				   ADCINC_cGetData
                                        (0373) 
                                        (0374) ;  DESCRIPTION:     Returns the data from the A/D.  Does not check if data is
                                        (0375) ;                   available.
                                        (0376) ;-----------------------------------------------------------------------------
                                        (0377) ;  ARGUMENTS:    None.
                                        (0378) ;  RETURNS:      fastcall CHAR cData returned in the A register
                                        (0379) ;  SIDE EFFECTS:
                                        (0380) ;    The A and X registers may be modified by this or future implementations
                                        (0381) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0382) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0383) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0384) ;    functions.
                                        (0385) ;          
                                        (0386) ;    Currently only the page pointer registers listed below are modified: 
                                        (0387) ;          CUR_PP
                                        (0388) ;
                                        (0389)  ADCINC_bGetData:
                                        (0390) _ADCINC_bGetData:
                                        (0391)  ADCINC_cGetData:
                                        (0392) _ADCINC_cGetData:
                                        (0393)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0394)    ADCINC_cGetData_M              
                                        (0395)    RAM_EPILOGUE RAM_USE_CLASS_4
08FB: 7F       RET                      (0396)    ret
08FC: 62 D0 00 MOV   REG[0xD0],0x0      
08FF: 51 0B    MOV   A,[0xB]            
0901: 55 0B 00 MOV   [0xB],0x0          
                                        (0397) .ENDSECTION
                                        (0398) 
                                        (0399) 
                                        (0400) .SECTION
                                        (0401) ;-----------------------------------------------------------------------------
                                        (0402) ;  FUNCTION NAME: ADCINC_fClearFlag
                                        (0403) ;
                                        (0404) ;  DESCRIPTION: Clears the data ready flag.
                                        (0405) ;-----------------------------------------------------------------------------
                                        (0406) ;  ARGUMENTS:    None.
                                        (0407) ;  RETURNS:      Nothing.
                                        (0408) ;  SIDE EFFECTS:
                                        (0409) ;    The A and X registers may be modified by this or future implementations
                                        (0410) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0411) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0412) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0413) ;    functions.
                                        (0414) ;          
                                        (0415) ;    Currently only the page pointer registers listed below are modified: 
                                        (0416) ;          CUR_PP
                                        (0417) ;    
                                        (0418) ;    The DATA_READY flag is cleared.
                                        (0419) ;
                                        (0420)  ADCINC_fClearFlag:
                                        (0421) _ADCINC_fClearFlag:
                                        (0422)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0423)    ADCINC_fClearFlag_M              
                                        (0424)    RAM_EPILOGUE RAM_USE_CLASS_4
0904: 7F       RET                      (0425)    ret
0905: 60 22    MOV   REG[0x22],A        
                                        (0426) .ENDSECTION
                                        (0427) 
                                        (0428) 
                                        (0429) .SECTION
                                        (0430) ;-----------------------------------------------------------------------------
                                        (0431) ;  FUNCTION NAME: ADCINC_WritePulseWidth
                                        (0432) ;
                                        (0433) ;  DESCRIPTION:
                                        (0434) ;     Write the 8-bit period value into the compare register (DR2).
                                        (0435) ;-----------------------------------------------------------------------------
                                        (0436) ;
                                        (0437) ;  ARGUMENTS: fastcall BYTE bPeriodValue (passed in A)
                                        (0438) ;  RETURNS:   Nothing
                                        (0439) ;  SIDE EFFECTS:
                                        (0440) ;    The A and X registers may be modified by this or future implementations
                                        (0441) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0442) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0443) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0444) ;    functions.
                                        (0445) ;          
                                        (0446)  ADCINC_WritePulseWidth:
                                        (0447) _ADCINC_WritePulseWidth:
                                        (0448)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0449)    ADCINC_WritePulseWidth_M
                                        (0450)    RAM_EPILOGUE RAM_USE_CLASS_1
0907: 7F       RET                      (0451)    ret
                                        (0452) .ENDSECTION
                                        (0453) 
                                        (0454) ; End of File ADCINC.asm
FILE: C:\Users\addis\Desktop\ECE381\NRF24L~1\NRF24L~1\main.c
(0001) //----------------------------------------------------------------------------
(0002) //
(0003) //	Example Code for PSoC Interfacing with the nrf24L01+ SPI Radios
(0004) //
(0005) //	Author: Tim York
(0006) //
(0007) //	Date: 03-22-2016
(0008) //
(0009) //	Description: This code contains basic blocks for writing to and reading
(0010) //	from the configuration register on the nrf24L01+ radios. This code should
(0011) //	be expanded to include full transmission and receiving.
(0012) //	
(0013) //----------------------------------------------------------------------------
(0014) #include <m8c.h>        // part specific constants and macros
(0015) #include <stdlib.h>
(0016) #include <stdio.h>
(0017) #include "PSoCAPI.h"    // PSoC API definitions for all User Modules
(0018) #include "PSoCGPIOINT.h"
(0019) #include "nrf24L01_API.h"
(0020) #define SCALE_FACTOR 0.000079345703125	//This is the scale factor used in the Analog to Digital conversion
(0021) 										//(scale factor=(RefHIGH-RefLOW)/(2^resolution * PGA_GAIN))
(0022) 
(0023) void main(void)
(0024) {
__UserModules_end|_main|__text_start|_main:
  buf                  --> X+2
  test                 --> X+0
    0908: 10       PUSH  X
    0909: 4F       MOV   X,SP
    090A: 38 0B    ADD   SP,0xB
(0025) 	int test = 0;
    090C: 56 01 00 MOV   [X+1],0x0
    090F: 56 00 00 MOV   [X+0],0x0
(0026) 	char buf[9]; // Temporary string to contain 8 bytes while sending to wireless module
(0027) 
(0028) 	M8C_EnableGInt; // Enable Global Interrupts
    0912: 71 01    OR    F,0x1
(0029) 	M8C_EnableIntMask(INT_MSK0,INT_MSK0_GPIO);	
    0914: 43 E0 20 OR    REG[0xE0],0x20
(0030) 	
(0031) 	SleepTimer_EnableInt();	 // Enable user module interrupts
    0917: 10       PUSH  X
    0918: 7C 05 6F LCALL _SleepTimer_EnableInt
(0032) 	SleepTimer_SetInterval(SleepTimer_1_HZ); // Set timer interval for 1Hz	
    091B: 50 18    MOV   A,0x18
    091D: 7C 05 86 LCALL _SleepTimer_SetInterval
    0920: 20       POP   X
(0033) 	
(0034) 	CSN_HIGH; // Make sure CS is high before beginning
    0921: 43 04 04 OR    REG[0x4],0x4
(0035) 	
(0036) 	// Start the user modules
(0037) 	LCD_Start();
    0924: 10       PUSH  X
    0925: 7C 07 23 LCALL _LCD_Init|_LCD_Start|LCD_Init|LCD_Start
(0038) 	SPIM_Start(SPIM_SPIM_MODE_0 | SPIM_SPIM_MSB_FIRST);
    0928: 50 00    MOV   A,0x0
    092A: 7C 05 49 LCALL _SPIM_Start
(0039) 	SleepTimer_Start();
    092D: 7C 05 77 LCALL _SleepTimer_Start
(0040) 	PGA_Start(PGA_HIGHPOWER); // Start PGA in high power mod
    0930: 50 03    MOV   A,0x3
    0932: 7C 05 D1 LCALL _PGA_SetPower|_PGA_Start|PGA_SetPower|PGA_Start
(0041) 	ADCINC_Start(ADCINC_HIGHPOWER); // Start ADCINC in high power mode
    0935: 50 03    MOV   A,0x3
    0937: 7C 08 48 LCALL _ADCINC_Start
    093A: 20       POP   X
(0042) 	
(0043) 	CE_HIGH; //Enable the nrf24 radio
    093B: 43 04 40 OR    REG[0x4],0x40
(0044) 	nrfWriteRegister(NRF_WRITE_SETUP_RETR, 0xFF); // Setup automatic retransmission: 4000uS delay, 15 retransmit count
    093E: 50 FF    MOV   A,0xFF
    0940: 08       PUSH  A
    0941: 50 24    MOV   A,0x24
    0943: 08       PUSH  A
    0944: 7C 0B 81 LCALL _nrfWriteRegister
    0947: 38 FE    ADD   SP,0xFE
(0045) 	nrfWriteRegister(NRF_WRITE_RF_CH, 0x60); // Sets RF Channel to 0x60 
    0949: 50 60    MOV   A,0x60
    094B: 08       PUSH  A
    094C: 50 25    MOV   A,0x25
    094E: 08       PUSH  A
    094F: 7C 0B 81 LCALL _nrfWriteRegister
(0046) 	nrfWriteRegister(NRF_WRITE_RF_SETUP, 0x26); // Sets RF output power to 0dBm, data rate to 250kbps 
    0952: 50 26    MOV   A,0x26
    0954: 08       PUSH  A
    0955: 08       PUSH  A
    0956: 7C 0B 81 LCALL _nrfWriteRegister
    0959: 38 FC    ADD   SP,0xFC
(0047) 	buf[0] = buf[1] = buf[2] = buf[3] = buf[4] = 0xC2;
    095B: 56 06 C2 MOV   [X+6],0xC2
    095E: 56 05 C2 MOV   [X+5],0xC2
    0961: 56 04 C2 MOV   [X+4],0xC2
    0964: 56 03 C2 MOV   [X+3],0xC2
    0967: 56 02 C2 MOV   [X+2],0xC2
(0048) 	nrfWriteAddress(NRF_WRITE_TX_ADDR, buf); // Sets TX address to 0xC2C2C2C2C2 (transmit address)
    096A: 62 D0 00 MOV   REG[0xD0],0x0
    096D: 5A 2F    MOV   [__r1],X
    096F: 06 2F 02 ADD   [__r1],0x2
    0972: 50 07    MOV   A,0x7
    0974: 08       PUSH  A
    0975: 51 2F    MOV   A,[__r1]
    0977: 08       PUSH  A
    0978: 50 30    MOV   A,0x30
    097A: 08       PUSH  A
    097B: 7C 0C 83 LCALL _nrfWriteAddress
(0049) 	buf[0] = buf[1] = buf[2] = buf[3] = buf[4] = 0xC2;
    097E: 56 06 C2 MOV   [X+6],0xC2
    0981: 56 05 C2 MOV   [X+5],0xC2
    0984: 56 04 C2 MOV   [X+4],0xC2
    0987: 56 03 C2 MOV   [X+3],0xC2
    098A: 56 02 C2 MOV   [X+2],0xC2
(0050) 	nrfWriteAddress(NRF_WRITE_RX_ADDR_P0, buf); // Sets receive pipe 0 address to 0xC2C2C2C2C2 (also transmit address)
    098D: 62 D0 00 MOV   REG[0xD0],0x0
    0990: 5A 2F    MOV   [__r1],X
    0992: 06 2F 02 ADD   [__r1],0x2
    0995: 50 07    MOV   A,0x7
    0997: 08       PUSH  A
    0998: 51 2F    MOV   A,[__r1]
    099A: 08       PUSH  A
    099B: 50 2A    MOV   A,0x2A
    099D: 08       PUSH  A
    099E: 7C 0C 83 LCALL _nrfWriteAddress
    09A1: 38 FA    ADD   SP,0xFA
(0051) 	buf[0] = buf[1] = buf[2] = buf[3] = buf[4] = 0xE7;
    09A3: 56 06 E7 MOV   [X+6],0xE7
    09A6: 56 05 E7 MOV   [X+5],0xE7
    09A9: 56 04 E7 MOV   [X+4],0xE7
    09AC: 56 03 E7 MOV   [X+3],0xE7
    09AF: 56 02 E7 MOV   [X+2],0xE7
(0052) 	nrfWriteAddress(NRF_WRITE_RX_ADDR_P1, buf); // Sets receive pipe 1 address to 0xE7E7E7E7E7 (receive address)
    09B2: 62 D0 00 MOV   REG[0xD0],0x0
    09B5: 5A 2F    MOV   [__r1],X
    09B7: 06 2F 02 ADD   [__r1],0x2
    09BA: 50 07    MOV   A,0x7
    09BC: 08       PUSH  A
    09BD: 51 2F    MOV   A,[__r1]
    09BF: 08       PUSH  A
    09C0: 50 2B    MOV   A,0x2B
    09C2: 08       PUSH  A
    09C3: 7C 0C 83 LCALL _nrfWriteAddress
(0053) 	nrfWriteRegister(NRF_WRITE_PW_P0, 0x08); // Sets payload size to 8 bytes at transmit address
    09C6: 50 08    MOV   A,0x8
    09C8: 08       PUSH  A
    09C9: 50 31    MOV   A,0x31
    09CB: 08       PUSH  A
    09CC: 7C 0B 81 LCALL _nrfWriteRegister
    09CF: 38 FB    ADD   SP,0xFB
(0054) 	nrfWriteRegister(NRF_WRITE_PW_P1, 0x08); // Sets payload size to 8 bytes are receive address
    09D1: 50 08    MOV   A,0x8
    09D3: 08       PUSH  A
    09D4: 50 32    MOV   A,0x32
    09D6: 08       PUSH  A
    09D7: 7C 0B 81 LCALL _nrfWriteRegister
(0055) 	nrfWriteRegister(NRF_WRITE_EN_AA, 0xFF); // Enable auto-acknowledge on all data pipes
    09DA: 50 FF    MOV   A,0xFF
    09DC: 08       PUSH  A
    09DD: 50 21    MOV   A,0x21
    09DF: 08       PUSH  A
    09E0: 7C 0B 81 LCALL _nrfWriteRegister
    09E3: 38 FC    ADD   SP,0xFC
(0056) 	nrfWriteRegister(NRF_WRITE_EN_RXADDR, 0x03); // Enable data pipes 0 and 1
    09E5: 50 03    MOV   A,0x3
    09E7: 08       PUSH  A
    09E8: 50 22    MOV   A,0x22
    09EA: 08       PUSH  A
    09EB: 7C 0B 81 LCALL _nrfWriteRegister
(0057) 	nrfWriteRegister(NRF_WRITE_CONFIG, 0x0E); // Setup config: power on, TX mode, CRC 2-byte mode
    09EE: 50 0E    MOV   A,0xE
    09F0: 08       PUSH  A
    09F1: 50 20    MOV   A,0x20
    09F3: 08       PUSH  A
    09F4: 7C 0B 81 LCALL _nrfWriteRegister
    09F7: 38 FC    ADD   SP,0xFC
(0058) 	
(0059) 	LCD_Position(0, 0);
    09F9: 10       PUSH  X
    09FA: 50 00    MOV   A,0x0
    09FC: 57 00    MOV   X,0x0
    09FE: 7C 07 96 LCALL _LCD_Position
    0A01: 20       POP   X
(0060) 	LCD_PrHexByte(nrfReadRegister(NRF_READ_SETUP_RETR));
    0A02: 50 04    MOV   A,0x4
    0A04: 08       PUSH  A
    0A05: 7C 0C 00 LCALL _nrfReadRegister
    0A08: 38 FF    ADD   SP,0xFF
    0A0A: 62 D0 00 MOV   REG[0xD0],0x0
    0A0D: 10       PUSH  X
    0A0E: 7C 06 33 LCALL _LCD_PrHexByte
    0A11: 20       POP   X
(0061) 	LCD_PrHexByte(nrfReadRegister(NRF_READ_RF_CH));
    0A12: 50 05    MOV   A,0x5
    0A14: 08       PUSH  A
    0A15: 7C 0C 00 LCALL _nrfReadRegister
    0A18: 38 FF    ADD   SP,0xFF
    0A1A: 62 D0 00 MOV   REG[0xD0],0x0
    0A1D: 10       PUSH  X
    0A1E: 7C 06 33 LCALL _LCD_PrHexByte
    0A21: 20       POP   X
(0062) 	LCD_PrHexByte(nrfReadRegister(NRF_READ_RF_SETUP));
    0A22: 50 06    MOV   A,0x6
    0A24: 08       PUSH  A
    0A25: 7C 0C 00 LCALL _nrfReadRegister
    0A28: 38 FF    ADD   SP,0xFF
    0A2A: 62 D0 00 MOV   REG[0xD0],0x0
    0A2D: 10       PUSH  X
    0A2E: 7C 06 33 LCALL _LCD_PrHexByte
    0A31: 20       POP   X
(0063) 	
(0064) 	LCD_PrHexByte(nrfReadRegister(NRF_READ_PW_P0));
    0A32: 50 11    MOV   A,0x11
    0A34: 08       PUSH  A
    0A35: 7C 0C 00 LCALL _nrfReadRegister
    0A38: 38 FF    ADD   SP,0xFF
    0A3A: 62 D0 00 MOV   REG[0xD0],0x0
    0A3D: 10       PUSH  X
    0A3E: 7C 06 33 LCALL _LCD_PrHexByte
    0A41: 20       POP   X
(0065) 	LCD_PrHexByte(nrfReadRegister(NRF_READ_PW_P1));
    0A42: 50 12    MOV   A,0x12
    0A44: 08       PUSH  A
    0A45: 7C 0C 00 LCALL _nrfReadRegister
    0A48: 38 FF    ADD   SP,0xFF
    0A4A: 62 D0 00 MOV   REG[0xD0],0x0
    0A4D: 10       PUSH  X
    0A4E: 7C 06 33 LCALL _LCD_PrHexByte
    0A51: 20       POP   X
(0066) 	LCD_PrHexByte(nrfReadRegister(NRF_READ_EN_AA));
    0A52: 50 01    MOV   A,0x1
    0A54: 08       PUSH  A
    0A55: 7C 0C 00 LCALL _nrfReadRegister
    0A58: 38 FF    ADD   SP,0xFF
    0A5A: 62 D0 00 MOV   REG[0xD0],0x0
    0A5D: 10       PUSH  X
    0A5E: 7C 06 33 LCALL _LCD_PrHexByte
    0A61: 20       POP   X
(0067) 	
(0068) 	LCD_PrHexByte(nrfReadRegister(NRF_READ_EN_RXADDR));
    0A62: 50 02    MOV   A,0x2
    0A64: 08       PUSH  A
    0A65: 7C 0C 00 LCALL _nrfReadRegister
    0A68: 38 FF    ADD   SP,0xFF
    0A6A: 62 D0 00 MOV   REG[0xD0],0x0
    0A6D: 10       PUSH  X
    0A6E: 7C 06 33 LCALL _LCD_PrHexByte
    0A71: 20       POP   X
(0069) 	LCD_PrHexByte(nrfReadRegister(NRF_READ_CONFIG));
    0A72: 50 00    MOV   A,0x0
    0A74: 08       PUSH  A
    0A75: 7C 0C 00 LCALL _nrfReadRegister
    0A78: 38 FF    ADD   SP,0xFF
    0A7A: 62 D0 00 MOV   REG[0xD0],0x0
    0A7D: 10       PUSH  X
    0A7E: 7C 06 33 LCALL _LCD_PrHexByte
(0070) 	
(0071) 	LCD_Position(1, 0);
    0A81: 57 00    MOV   X,0x0
    0A83: 50 01    MOV   A,0x1
    0A85: 7C 07 96 LCALL _LCD_Position
    0A88: 20       POP   X
(0072) 	nrfReadAddress(NRF_READ_RX_ADDR_P1, buf);
    0A89: 62 D0 00 MOV   REG[0xD0],0x0
    0A8C: 5A 2F    MOV   [__r1],X
    0A8E: 06 2F 02 ADD   [__r1],0x2
    0A91: 50 07    MOV   A,0x7
    0A93: 08       PUSH  A
    0A94: 51 2F    MOV   A,[__r1]
    0A96: 08       PUSH  A
    0A97: 50 0B    MOV   A,0xB
    0A99: 08       PUSH  A
    0A9A: 7C 0D 25 LCALL _nrfReadAddress
    0A9D: 38 FD    ADD   SP,0xFD
(0073) 	for (test = 0; test < 5; ++test)
    0A9F: 56 01 00 MOV   [X+1],0x0
    0AA2: 56 00 00 MOV   [X+0],0x0
(0074) 		LCD_PrHexByte(buf[test]);
    0AA5: 62 D0 00 MOV   REG[0xD0],0x0
    0AA8: 55 30 07 MOV   [__r0],0x7
    0AAB: 5A 2F    MOV   [__r1],X
    0AAD: 06 2F 02 ADD   [__r1],0x2
    0AB0: 52 01    MOV   A,[X+1]
    0AB2: 02 2F    ADD   A,[__r1]
    0AB4: 53 2F    MOV   [__r1],A
    0AB6: 52 00    MOV   A,[X+0]
    0AB8: 0A 30    ADC   A,[__r0]
    0ABA: 60 D4    MOV   REG[0xD4],A
    0ABC: 3E 2F    MVI   A,[__r1]
    0ABE: 10       PUSH  X
    0ABF: 7C 06 33 LCALL _LCD_PrHexByte
    0AC2: 20       POP   X
    0AC3: 77 01    INC   [X+1]
    0AC5: 0F 00 00 ADC   [X+0],0x0
    0AC8: 52 01    MOV   A,[X+1]
    0ACA: 11 05    SUB   A,0x5
    0ACC: 52 00    MOV   A,[X+0]
    0ACE: 31 80    XOR   A,0x80
    0AD0: 19 80    SBB   A,0x80
    0AD2: CF D2    JC    0x0AA5
(0075) 	SleepTimer_SyncWait(4, SleepTimer_WAIT_RELOAD);
    0AD4: 10       PUSH  X
    0AD5: 57 00    MOV   X,0x0
    0AD7: 50 04    MOV   A,0x4
    0AD9: 7C 05 AE LCALL _SleepTimer_SyncWait
    0ADC: 20       POP   X
    0ADD: 80 9C    JMP   0x0B7A
(0076) 	while (1) 
(0077) 	{
(0078) 		SleepTimer_SyncWait(5, SleepTimer_WAIT_RELOAD); // Wait for about 1 second
    0ADF: 10       PUSH  X
    0AE0: 57 00    MOV   X,0x0
    0AE2: 50 05    MOV   A,0x5
    0AE4: 7C 05 AE LCALL _SleepTimer_SyncWait
(0079) 		
(0080) 		//while (ADCINC_fIsDataAvailable() == 0); // Wait for data to be ready
(0081) 		//result=ADCINC_iClearFlagGetData(); // Get data and clear flag
(0082) 		
(0083) 		LCD_Control(LCD_DISP_CLEAR_HOME);
    0AE7: 50 01    MOV   A,0x1
    0AE9: 7C 06 73 LCALL _LCD_Control
(0084) 		LCD_Position(0, 0);
    0AEC: 50 00    MOV   A,0x0
    0AEE: 57 00    MOV   X,0x0
    0AF0: 7C 07 96 LCALL _LCD_Position
(0085) 		LCD_PrCString("Send");
    0AF3: 50 01    MOV   A,0x1
    0AF5: 08       PUSH  A
    0AF6: 50 AE    MOV   A,0xAE
    0AF8: 5C       MOV   X,A
    0AF9: 18       POP   A
    0AFA: 7C 06 11 LCALL _LCD_PrCString
    0AFD: 20       POP   X
(0086) 		LCD_PrHexByte(test);
    0AFE: 62 D0 00 MOV   REG[0xD0],0x0
    0B01: 52 01    MOV   A,[X+1]
    0B03: 10       PUSH  X
    0B04: 7C 06 33 LCALL _LCD_PrHexByte
    0B07: 20       POP   X
(0087) 		csprintf(buf, "9: 123.4");
    0B08: 50 01    MOV   A,0x1
    0B0A: 08       PUSH  A
    0B0B: 50 A5    MOV   A,0xA5
    0B0D: 08       PUSH  A
    0B0E: 62 D0 00 MOV   REG[0xD0],0x0
    0B11: 5A 2F    MOV   [__r1],X
    0B13: 06 2F 02 ADD   [__r1],0x2
    0B16: 50 07    MOV   A,0x7
    0B18: 08       PUSH  A
    0B19: 51 2F    MOV   A,[__r1]
    0B1B: 08       PUSH  A
    0B1C: 7C 12 AE LCALL _csprintf
(0088) 		nrfSendData(buf);
    0B1F: 62 D0 00 MOV   REG[0xD0],0x0
    0B22: 5A 2F    MOV   [__r1],X
    0B24: 06 2F 02 ADD   [__r1],0x2
    0B27: 50 07    MOV   A,0x7
    0B29: 08       PUSH  A
    0B2A: 51 2F    MOV   A,[__r1]
    0B2C: 08       PUSH  A
    0B2D: 7C 0D CD LCALL _nrfSendData
    0B30: 38 FA    ADD   SP,0xFA
(0089) 		
(0090) 		while (IRQ_Data_ADDR & IRQ_MASK);
    0B32: 5D 04    MOV   A,REG[0x4]
    0B34: 62 D0 00 MOV   REG[0xD0],0x0
    0B37: 53 30    MOV   [__r0],A
    0B39: 47 30 80 TST   [__r0],0x80
    0B3C: BF F5    JNZ   0x0B32
(0091) 		LCD_Position(1, 0);
    0B3E: 10       PUSH  X
    0B3F: 57 00    MOV   X,0x0
    0B41: 50 01    MOV   A,0x1
    0B43: 7C 07 96 LCALL _LCD_Position
(0092) 		LCD_PrCString("Sent");
    0B46: 50 01    MOV   A,0x1
    0B48: 08       PUSH  A
    0B49: 50 A0    MOV   A,0xA0
    0B4B: 5C       MOV   X,A
    0B4C: 18       POP   A
    0B4D: 7C 06 11 LCALL _LCD_PrCString
    0B50: 20       POP   X
(0093) 		LCD_PrHexByte(test++);
    0B51: 62 D0 00 MOV   REG[0xD0],0x0
    0B54: 52 01    MOV   A,[X+1]
    0B56: 53 2F    MOV   [__r1],A
    0B58: 52 00    MOV   A,[X+0]
    0B5A: 53 30    MOV   [__r0],A
    0B5C: 51 2F    MOV   A,[__r1]
    0B5E: 01 01    ADD   A,0x1
    0B60: 54 01    MOV   [X+1],A
    0B62: 51 30    MOV   A,[__r0]
    0B64: 09 00    ADC   A,0x0
    0B66: 54 00    MOV   [X+0],A
    0B68: 51 2F    MOV   A,[__r1]
    0B6A: 10       PUSH  X
    0B6B: 7C 06 33 LCALL _LCD_PrHexByte
    0B6E: 20       POP   X
(0094) 		nrfWriteRegister(NRF_WRITE_STATUS, 0x7E);
    0B6F: 50 7E    MOV   A,0x7E
    0B71: 08       PUSH  A
    0B72: 50 27    MOV   A,0x27
    0B74: 08       PUSH  A
    0B75: 7C 0B 81 LCALL _nrfWriteRegister
    0B78: 38 FE    ADD   SP,0xFE
(0095) 	}
    0B7A: 8F 64    JMP   0x0ADF
(0096) }
FILE: C:\Users\addis\Desktop\ECE381\NRF24L~1\NRF24L~1\nrf24l01_api.c
(0001) #include <m8c.h>
(0002) #include "PSoCAPI.h"
(0003) #include "nrf24L01_API.h"
(0004) 
(0005) // This writes a BYTE data into the register at address. See Section 9.1
(0006) // for details on the structure
(0007) void nrfWriteRegister(BYTE address, BYTE data)
(0008) {
_nrfWriteRegister:
  i                    --> X+0
  data                 --> X-5
  address              --> X-4
    0B81: 10       PUSH  X
    0B82: 4F       MOV   X,SP
    0B83: 38 02    ADD   SP,0x2
(0009) 	WORD i; // Dummy variable for delay timing
(0010) 	
(0011) 	CSN_LOW;	// Pull chip select low. Since chip select is low active, this will
    0B85: 41 04 FB AND   REG[0x4],0xFB
(0012) 				// tell the nrf24 to start listenting.
(0013) 	
(0014) 	for (i = 0; i < 260; i++); // Kill some time to ensure proper setup.
    0B88: 56 01 00 MOV   [X+1],0x0
    0B8B: 56 00 00 MOV   [X+0],0x0
    0B8E: 80 06    JMP   0x0B95
    0B90: 77 01    INC   [X+1]
    0B92: 0F 00 00 ADC   [X+0],0x0
    0B95: 52 01    MOV   A,[X+1]
    0B97: 11 04    SUB   A,0x4
    0B99: 52 00    MOV   A,[X+0]
    0B9B: 19 01    SBB   A,0x1
    0B9D: CF F2    JC    0x0B90
(0015) 	
(0016) 	// Wait until TX Buffer is empty, then send given data
(0017) 	while (!(SPIM_bReadStatus() & SPIM_SPIM_TX_BUFFER_EMPTY));
    0B9F: 10       PUSH  X
    0BA0: 7C 05 58 LCALL _bSPIM_ReadStatus|_SPIM_bReadStatus|bSPIM_ReadStatus|SPIM_bReadStatus
    0BA3: 20       POP   X
    0BA4: 62 D0 00 MOV   REG[0xD0],0x0
    0BA7: 53 30    MOV   [__r0],A
    0BA9: 47 30 10 TST   [__r0],0x10
    0BAC: AF F2    JZ    0x0B9F
(0018) 	SPIM_SendTxData(address);
    0BAE: 10       PUSH  X
    0BAF: 52 FC    MOV   A,[X-4]
    0BB1: 7C 05 52 LCALL _SPIM_SendTxData
    0BB4: 20       POP   X
(0019) 	
(0020) 	// Wait until SPI transaction complete, then read data out (chainsaw effect).
(0021) 	// Note, we don't really care at this point what the returned value is.
(0022) 	while (!(SPIM_bReadStatus() & SPIM_SPIM_SPI_COMPLETE));
    0BB5: 10       PUSH  X
    0BB6: 7C 05 58 LCALL _bSPIM_ReadStatus|_SPIM_bReadStatus|bSPIM_ReadStatus|SPIM_bReadStatus
    0BB9: 20       POP   X
    0BBA: 62 D0 00 MOV   REG[0xD0],0x0
    0BBD: 53 30    MOV   [__r0],A
    0BBF: 47 30 20 TST   [__r0],0x20
    0BC2: AF F2    JZ    0x0BB5
(0023) 	SPIM_bReadRxData();		
    0BC4: 10       PUSH  X
    0BC5: 7C 05 55 LCALL _SPIM_bReadRxData|_bSPIM_ReadRxData|SPIM_bReadRxData|bSPIM_ReadRxData
    0BC8: 20       POP   X
    0BC9: 62 D0 00 MOV   REG[0xD0],0x0
(0024) 	
(0025) 	// Wait until TX Buffer is empty, then send given data
(0026) 	while (!(SPIM_bReadStatus() & SPIM_SPIM_TX_BUFFER_EMPTY));
    0BCC: 10       PUSH  X
    0BCD: 7C 05 58 LCALL _bSPIM_ReadStatus|_SPIM_bReadStatus|bSPIM_ReadStatus|SPIM_bReadStatus
    0BD0: 20       POP   X
    0BD1: 62 D0 00 MOV   REG[0xD0],0x0
    0BD4: 53 30    MOV   [__r0],A
    0BD6: 47 30 10 TST   [__r0],0x10
    0BD9: AF F2    JZ    0x0BCC
(0027) 	SPIM_SendTxData(data);
    0BDB: 10       PUSH  X
    0BDC: 52 FB    MOV   A,[X-5]
    0BDE: 7C 05 52 LCALL _SPIM_SendTxData
    0BE1: 20       POP   X
(0028) 	
(0029) 	// Wait until SPI transaction complete, then read data out (chainsaw effect).
(0030) 	// Note, we don't really care at this point what the returned value is.
(0031) 	while (!(SPIM_bReadStatus() & SPIM_SPIM_SPI_COMPLETE));
    0BE2: 10       PUSH  X
    0BE3: 7C 05 58 LCALL _bSPIM_ReadStatus|_SPIM_bReadStatus|bSPIM_ReadStatus|SPIM_bReadStatus
    0BE6: 20       POP   X
    0BE7: 62 D0 00 MOV   REG[0xD0],0x0
    0BEA: 53 30    MOV   [__r0],A
    0BEC: 47 30 20 TST   [__r0],0x20
    0BEF: AF F2    JZ    0x0BE2
(0032) 	SPIM_bReadRxData();	
    0BF1: 10       PUSH  X
    0BF2: 7C 05 55 LCALL _SPIM_bReadRxData|_bSPIM_ReadRxData|SPIM_bReadRxData|bSPIM_ReadRxData
    0BF5: 20       POP   X
    0BF6: 62 D0 00 MOV   REG[0xD0],0x0
(0033) 	
(0034) 	CSN_HIGH; // Pull chip select high. This tells the nrf24 to ignore future SPI commands
    0BF9: 43 04 04 OR    REG[0x4],0x4
    0BFC: 38 FE    ADD   SP,0xFE
    0BFE: 20       POP   X
    0BFF: 7F       RET   
(0035) }
(0036) 
(0037) BYTE nrfReadRegister(BYTE address)
(0038) {
_nrfReadRegister:
  reg                  --> X+2
  i                    --> X+0
  address              --> X-4
    0C00: 10       PUSH  X
    0C01: 4F       MOV   X,SP
    0C02: 38 03    ADD   SP,0x3
(0039) 	BYTE reg; // Variable to hold register value
(0040) 	WORD i; // Dummy variable for delay timing
(0041) 	
(0042) 	CSN_LOW;	// Pull chip select low. Since chip select is low active, this will
    0C04: 41 04 FB AND   REG[0x4],0xFB
(0043) 				// tell the nrf24 to start listenting.
(0044) 	
(0045) 	for (i = 0; i < 260; i++); // Kill some time to ensure proper setup.
    0C07: 56 01 00 MOV   [X+1],0x0
    0C0A: 56 00 00 MOV   [X+0],0x0
    0C0D: 80 06    JMP   0x0C14
    0C0F: 77 01    INC   [X+1]
    0C11: 0F 00 00 ADC   [X+0],0x0
    0C14: 52 01    MOV   A,[X+1]
    0C16: 11 04    SUB   A,0x4
    0C18: 52 00    MOV   A,[X+0]
    0C1A: 19 01    SBB   A,0x1
    0C1C: CF F2    JC    0x0C0F
(0046) 	
(0047) 	// Wait until TX Buffer is empty, then send command word to read
(0048) 	while (!(SPIM_bReadStatus() & SPIM_SPIM_TX_BUFFER_EMPTY));
    0C1E: 10       PUSH  X
    0C1F: 7C 05 58 LCALL _bSPIM_ReadStatus|_SPIM_bReadStatus|bSPIM_ReadStatus|SPIM_bReadStatus
    0C22: 20       POP   X
    0C23: 62 D0 00 MOV   REG[0xD0],0x0
    0C26: 53 30    MOV   [__r0],A
    0C28: 47 30 10 TST   [__r0],0x10
    0C2B: AF F2    JZ    0x0C1E
(0049) 	SPIM_SendTxData(address);
    0C2D: 10       PUSH  X
    0C2E: 52 FC    MOV   A,[X-4]
    0C30: 7C 05 52 LCALL _SPIM_SendTxData
    0C33: 20       POP   X
(0050) 	
(0051) 	// Wait until SPI transaction complete, then read data out (chainsaw effect).
(0052) 	// Note, we don't really care at this point what the returned value is.
(0053) 	while (!(SPIM_bReadStatus() & SPIM_SPIM_SPI_COMPLETE));
    0C34: 10       PUSH  X
    0C35: 7C 05 58 LCALL _bSPIM_ReadStatus|_SPIM_bReadStatus|bSPIM_ReadStatus|SPIM_bReadStatus
    0C38: 20       POP   X
    0C39: 62 D0 00 MOV   REG[0xD0],0x0
    0C3C: 53 30    MOV   [__r0],A
    0C3E: 47 30 20 TST   [__r0],0x20
    0C41: AF F2    JZ    0x0C34
(0054) 	SPIM_bReadRxData();		
    0C43: 10       PUSH  X
    0C44: 7C 05 55 LCALL _SPIM_bReadRxData|_bSPIM_ReadRxData|SPIM_bReadRxData|bSPIM_ReadRxData
    0C47: 20       POP   X
    0C48: 62 D0 00 MOV   REG[0xD0],0x0
(0055) 	
(0056) 	// Wait until TX buffer empty, then send a dummy byte
(0057) 	while (!(SPIM_bReadStatus() & SPIM_SPIM_TX_BUFFER_EMPTY));
    0C4B: 10       PUSH  X
    0C4C: 7C 05 58 LCALL _bSPIM_ReadStatus|_SPIM_bReadStatus|bSPIM_ReadStatus|SPIM_bReadStatus
    0C4F: 20       POP   X
    0C50: 62 D0 00 MOV   REG[0xD0],0x0
    0C53: 53 30    MOV   [__r0],A
    0C55: 47 30 10 TST   [__r0],0x10
    0C58: AF F2    JZ    0x0C4B
(0058) 	SPIM_SendTxData(SPIM_DUMMY_BYTE);
    0C5A: 10       PUSH  X
    0C5B: 50 00    MOV   A,0x0
    0C5D: 7C 05 52 LCALL _SPIM_SendTxData
    0C60: 20       POP   X
(0059) 	
(0060) 	// Dummy byte sent to push PLD out, so now read and return
(0061) 	while (!(SPIM_bReadStatus() & SPIM_SPIM_SPI_COMPLETE));
    0C61: 10       PUSH  X
    0C62: 7C 05 58 LCALL _bSPIM_ReadStatus|_SPIM_bReadStatus|bSPIM_ReadStatus|SPIM_bReadStatus
    0C65: 20       POP   X
    0C66: 62 D0 00 MOV   REG[0xD0],0x0
    0C69: 53 30    MOV   [__r0],A
    0C6B: 47 30 20 TST   [__r0],0x20
    0C6E: AF F2    JZ    0x0C61
(0062) 	reg = SPIM_bReadRxData();
    0C70: 10       PUSH  X
    0C71: 7C 05 55 LCALL _SPIM_bReadRxData|_bSPIM_ReadRxData|SPIM_bReadRxData|bSPIM_ReadRxData
    0C74: 20       POP   X
    0C75: 62 D0 00 MOV   REG[0xD0],0x0
    0C78: 54 02    MOV   [X+2],A
(0063) 	
(0064) 	CSN_HIGH; // Pull chip select high. This tells the nrf24 to ignore future SPI commands
    0C7A: 43 04 04 OR    REG[0x4],0x4
(0065) 	
(0066) 	return reg;
    0C7D: 52 02    MOV   A,[X+2]
    0C7F: 38 FD    ADD   SP,0xFD
    0C81: 20       POP   X
    0C82: 7F       RET   
(0067) }
(0068) 
(0069) void nrfWriteAddress(BYTE address, BYTE *data)
(0070) {
_nrfWriteAddress:
  i                    --> X+0
  data                 --> X-6
  address              --> X-4
    0C83: 10       PUSH  X
    0C84: 4F       MOV   X,SP
    0C85: 38 02    ADD   SP,0x2
(0071) 	WORD i; // Dummy variable for delay timing
(0072) 	//va_list v; // Variable argument list variable for the five byte address
(0073) 	
(0074) 	CSN_LOW;	// Pull chip select low. Since chip select is low active, this will
    0C87: 41 04 FB AND   REG[0x4],0xFB
(0075) 				// tell the nrf24 to start listenting.
(0076) 	
(0077) 	for (i = 0; i < 260; i++); // Kill some time to ensure proper setup.
    0C8A: 56 01 00 MOV   [X+1],0x0
    0C8D: 56 00 00 MOV   [X+0],0x0
    0C90: 80 06    JMP   0x0C97
    0C92: 77 01    INC   [X+1]
    0C94: 0F 00 00 ADC   [X+0],0x0
    0C97: 52 01    MOV   A,[X+1]
    0C99: 11 04    SUB   A,0x4
    0C9B: 52 00    MOV   A,[X+0]
    0C9D: 19 01    SBB   A,0x1
    0C9F: CF F2    JC    0x0C92
(0078) 	
(0079) 	// Wait until TX Buffer is empty, then send given data
(0080) 	while (!(SPIM_bReadStatus() & SPIM_SPIM_TX_BUFFER_EMPTY));
    0CA1: 10       PUSH  X
    0CA2: 7C 05 58 LCALL _bSPIM_ReadStatus|_SPIM_bReadStatus|bSPIM_ReadStatus|SPIM_bReadStatus
    0CA5: 20       POP   X
    0CA6: 62 D0 00 MOV   REG[0xD0],0x0
    0CA9: 53 30    MOV   [__r0],A
    0CAB: 47 30 10 TST   [__r0],0x10
    0CAE: AF F2    JZ    0x0CA1
(0081) 	SPIM_SendTxData(address);
    0CB0: 10       PUSH  X
    0CB1: 52 FC    MOV   A,[X-4]
    0CB3: 7C 05 52 LCALL _SPIM_SendTxData
    0CB6: 20       POP   X
(0082) 	
(0083) 	// Wait until SPI transaction complete, then read data out (chainsaw effect).
(0084) 	// Note, we don't really care at this point what the returned value is.
(0085) 	while (!(SPIM_bReadStatus() & SPIM_SPIM_SPI_COMPLETE));
    0CB7: 10       PUSH  X
    0CB8: 7C 05 58 LCALL _bSPIM_ReadStatus|_SPIM_bReadStatus|bSPIM_ReadStatus|SPIM_bReadStatus
    0CBB: 20       POP   X
    0CBC: 62 D0 00 MOV   REG[0xD0],0x0
    0CBF: 53 30    MOV   [__r0],A
    0CC1: 47 30 20 TST   [__r0],0x20
    0CC4: AF F2    JZ    0x0CB7
(0086) 	SPIM_bReadRxData();	
    0CC6: 10       PUSH  X
    0CC7: 7C 05 55 LCALL _SPIM_bReadRxData|_bSPIM_ReadRxData|SPIM_bReadRxData|bSPIM_ReadRxData
    0CCA: 20       POP   X
    0CCB: 62 D0 00 MOV   REG[0xD0],0x0
(0087) 	
(0088) 	for (i = 0; i < 5; i++) // This function assumes 5 bytes is the size of the arguments
    0CCE: 56 01 00 MOV   [X+1],0x0
    0CD1: 56 00 00 MOV   [X+0],0x0
    0CD4: 80 3F    JMP   0x0D14
(0089) 	{	
(0090) 		while (!(SPIM_bReadStatus() & SPIM_SPIM_TX_BUFFER_EMPTY)); // Wait until TX Buffer is empty
    0CD6: 10       PUSH  X
    0CD7: 7C 05 58 LCALL _bSPIM_ReadStatus|_SPIM_bReadStatus|bSPIM_ReadStatus|SPIM_bReadStatus
    0CDA: 20       POP   X
    0CDB: 62 D0 00 MOV   REG[0xD0],0x0
    0CDE: 53 30    MOV   [__r0],A
    0CE0: 47 30 10 TST   [__r0],0x10
    0CE3: AF F2    JZ    0x0CD6
(0091) 		SPIM_SendTxData(data[i]); // Send given data, va_arg gets next argument in list
    0CE5: 52 01    MOV   A,[X+1]
    0CE7: 03 FB    ADD   A,[X-5]
    0CE9: 53 2F    MOV   [__r1],A
    0CEB: 52 00    MOV   A,[X+0]
    0CED: 0B FA    ADC   A,[X-6]
    0CEF: 60 D4    MOV   REG[0xD4],A
    0CF1: 3E 2F    MVI   A,[__r1]
    0CF3: 10       PUSH  X
    0CF4: 7C 05 52 LCALL _SPIM_SendTxData
    0CF7: 20       POP   X
(0092) 		
(0093) 		while (!(SPIM_bReadStatus() & SPIM_SPIM_SPI_COMPLETE)); // Wait until SPI transaction complete
    0CF8: 10       PUSH  X
    0CF9: 7C 05 58 LCALL _bSPIM_ReadStatus|_SPIM_bReadStatus|bSPIM_ReadStatus|SPIM_bReadStatus
    0CFC: 20       POP   X
    0CFD: 62 D0 00 MOV   REG[0xD0],0x0
    0D00: 53 30    MOV   [__r0],A
    0D02: 47 30 20 TST   [__r0],0x20
    0D05: AF F2    JZ    0x0CF8
(0094) 		SPIM_bReadRxData();	// Read dummy variable
    0D07: 10       PUSH  X
    0D08: 7C 05 55 LCALL _SPIM_bReadRxData|_bSPIM_ReadRxData|SPIM_bReadRxData|bSPIM_ReadRxData
    0D0B: 20       POP   X
    0D0C: 62 D0 00 MOV   REG[0xD0],0x0
(0095) 	}
    0D0F: 77 01    INC   [X+1]
    0D11: 0F 00 00 ADC   [X+0],0x0
    0D14: 52 01    MOV   A,[X+1]
    0D16: 11 05    SUB   A,0x5
    0D18: 52 00    MOV   A,[X+0]
    0D1A: 19 00    SBB   A,0x0
    0D1C: CF B9    JC    0x0CD6
(0096) 	
(0097) 	CSN_HIGH; // Pull chip select high. This tells the nrf24 to ignore future SPI commands
    0D1E: 43 04 04 OR    REG[0x4],0x4
    0D21: 38 FE    ADD   SP,0xFE
    0D23: 20       POP   X
    0D24: 7F       RET   
(0098) }
(0099) 
(0100) void nrfReadAddress(BYTE address, BYTE *data)
(0101) {
_nrfReadAddress:
  i                    --> X+0
  data                 --> X-6
  address              --> X-4
    0D25: 10       PUSH  X
    0D26: 4F       MOV   X,SP
    0D27: 38 02    ADD   SP,0x2
(0102) 	WORD i; // Dummy variable for delay timing
(0103) 	
(0104) 	CSN_LOW;	// Pull chip select low. Since chip select is low active, this will
    0D29: 41 04 FB AND   REG[0x4],0xFB
(0105) 				// tell the nrf24 to start listenting.
(0106) 	
(0107) 	for (i = 0; i < 260; i++); // Kill some time to ensure proper setup.
    0D2C: 56 01 00 MOV   [X+1],0x0
    0D2F: 56 00 00 MOV   [X+0],0x0
    0D32: 80 06    JMP   0x0D39
    0D34: 77 01    INC   [X+1]
    0D36: 0F 00 00 ADC   [X+0],0x0
    0D39: 52 01    MOV   A,[X+1]
    0D3B: 11 04    SUB   A,0x4
    0D3D: 52 00    MOV   A,[X+0]
    0D3F: 19 01    SBB   A,0x1
    0D41: CF F2    JC    0x0D34
(0108) 	
(0109) 	// Wait until TX Buffer is empty, then send command word to read
(0110) 	while (!(SPIM_bReadStatus() & SPIM_SPIM_TX_BUFFER_EMPTY));
    0D43: 10       PUSH  X
    0D44: 7C 05 58 LCALL _bSPIM_ReadStatus|_SPIM_bReadStatus|bSPIM_ReadStatus|SPIM_bReadStatus
    0D47: 20       POP   X
    0D48: 62 D0 00 MOV   REG[0xD0],0x0
    0D4B: 53 30    MOV   [__r0],A
    0D4D: 47 30 10 TST   [__r0],0x10
    0D50: AF F2    JZ    0x0D43
(0111) 	SPIM_SendTxData(address);
    0D52: 10       PUSH  X
    0D53: 52 FC    MOV   A,[X-4]
    0D55: 7C 05 52 LCALL _SPIM_SendTxData
    0D58: 20       POP   X
(0112) 	
(0113) 	// Wait until SPI transaction complete, then read data out (chainsaw effect).
(0114) 	// Note, we don't really care at this point what the returned value is.
(0115) 	while (!(SPIM_bReadStatus() & SPIM_SPIM_SPI_COMPLETE));
    0D59: 10       PUSH  X
    0D5A: 7C 05 58 LCALL _bSPIM_ReadStatus|_SPIM_bReadStatus|bSPIM_ReadStatus|SPIM_bReadStatus
    0D5D: 20       POP   X
    0D5E: 62 D0 00 MOV   REG[0xD0],0x0
    0D61: 53 30    MOV   [__r0],A
    0D63: 47 30 20 TST   [__r0],0x20
    0D66: AF F2    JZ    0x0D59
(0116) 	SPIM_bReadRxData();		
    0D68: 10       PUSH  X
    0D69: 7C 05 55 LCALL _SPIM_bReadRxData|_bSPIM_ReadRxData|SPIM_bReadRxData|bSPIM_ReadRxData
    0D6C: 20       POP   X
    0D6D: 62 D0 00 MOV   REG[0xD0],0x0
(0117) 	
(0118) 	for (i = 0; i < 5; ++i)
    0D70: 56 01 00 MOV   [X+1],0x0
    0D73: 56 00 00 MOV   [X+0],0x0
    0D76: 80 45    JMP   0x0DBC
(0119) 	{
(0120) 		// Wait until TX buffer empty, then send a dummy byte
(0121) 		while (!(SPIM_bReadStatus() & SPIM_SPIM_TX_BUFFER_EMPTY));
    0D78: 10       PUSH  X
    0D79: 7C 05 58 LCALL _bSPIM_ReadStatus|_SPIM_bReadStatus|bSPIM_ReadStatus|SPIM_bReadStatus
    0D7C: 20       POP   X
    0D7D: 62 D0 00 MOV   REG[0xD0],0x0
    0D80: 53 30    MOV   [__r0],A
    0D82: 47 30 10 TST   [__r0],0x10
    0D85: AF F2    JZ    0x0D78
(0122) 		SPIM_SendTxData(SPIM_DUMMY_BYTE);
    0D87: 10       PUSH  X
    0D88: 50 00    MOV   A,0x0
    0D8A: 7C 05 52 LCALL _SPIM_SendTxData
    0D8D: 20       POP   X
(0123) 		
(0124) 		// Dummy byte sent to push PLD out, so now read and return
(0125) 		while (!(SPIM_bReadStatus() & SPIM_SPIM_SPI_COMPLETE));
    0D8E: 10       PUSH  X
    0D8F: 7C 05 58 LCALL _bSPIM_ReadStatus|_SPIM_bReadStatus|bSPIM_ReadStatus|SPIM_bReadStatus
    0D92: 20       POP   X
    0D93: 62 D0 00 MOV   REG[0xD0],0x0
    0D96: 53 30    MOV   [__r0],A
    0D98: 47 30 20 TST   [__r0],0x20
    0D9B: AF F2    JZ    0x0D8E
(0126) 		data[i] = SPIM_bReadRxData();
    0D9D: 10       PUSH  X
    0D9E: 7C 05 55 LCALL _SPIM_bReadRxData|_bSPIM_ReadRxData|SPIM_bReadRxData|bSPIM_ReadRxData
    0DA1: 20       POP   X
    0DA2: 62 D0 00 MOV   REG[0xD0],0x0
    0DA5: 53 30    MOV   [__r0],A
    0DA7: 52 01    MOV   A,[X+1]
    0DA9: 03 FB    ADD   A,[X-5]
    0DAB: 53 2D    MOV   [__r3],A
    0DAD: 52 00    MOV   A,[X+0]
    0DAF: 0B FA    ADC   A,[X-6]
    0DB1: 60 D5    MOV   REG[0xD5],A
    0DB3: 51 30    MOV   A,[__r0]
    0DB5: 3F 2D    MVI   [__r3],A
(0127) 	}
    0DB7: 77 01    INC   [X+1]
    0DB9: 0F 00 00 ADC   [X+0],0x0
    0DBC: 52 01    MOV   A,[X+1]
    0DBE: 11 05    SUB   A,0x5
    0DC0: 52 00    MOV   A,[X+0]
    0DC2: 19 00    SBB   A,0x0
    0DC4: CF B3    JC    0x0D78
(0128) 		
(0129) 	CSN_HIGH; // Pull chip select high. This tells the nrf24 to ignore future SPI commands
    0DC6: 43 04 04 OR    REG[0x4],0x4
    0DC9: 38 FE    ADD   SP,0xFE
    0DCB: 20       POP   X
    0DCC: 7F       RET   
(0130) }
(0131) 
(0132) void nrfSendData(char *data)
(0133) {
_nrfSendData:
  i                    --> X+0
  data                 --> X-5
    0DCD: 10       PUSH  X
    0DCE: 4F       MOV   X,SP
    0DCF: 38 02    ADD   SP,0x2
(0134) 	WORD i; // Dummy variable for delay timing
(0135) 	CSN_LOW;	// Pull chip select low. Since chip select is low active, this will
    0DD1: 41 04 FB AND   REG[0x4],0xFB
(0136) 				// tell the nrf24 to start listenting.
(0137) 	
(0138) 	for (i = 0; i < 260; i++); // Kill some time to ensure proper setup.
    0DD4: 56 01 00 MOV   [X+1],0x0
    0DD7: 56 00 00 MOV   [X+0],0x0
    0DDA: 80 06    JMP   0x0DE1
    0DDC: 77 01    INC   [X+1]
    0DDE: 0F 00 00 ADC   [X+0],0x0
    0DE1: 52 01    MOV   A,[X+1]
    0DE3: 11 04    SUB   A,0x4
    0DE5: 52 00    MOV   A,[X+0]
    0DE7: 19 01    SBB   A,0x1
    0DE9: CF F2    JC    0x0DDC
(0139) 	
(0140) 	while (!(SPIM_bReadStatus() & SPIM_SPIM_TX_BUFFER_EMPTY)); // Wait until TX Buffer is empty
    0DEB: 10       PUSH  X
    0DEC: 7C 05 58 LCALL _bSPIM_ReadStatus|_SPIM_bReadStatus|bSPIM_ReadStatus|SPIM_bReadStatus
    0DEF: 20       POP   X
    0DF0: 62 D0 00 MOV   REG[0xD0],0x0
    0DF3: 53 30    MOV   [__r0],A
    0DF5: 47 30 10 TST   [__r0],0x10
    0DF8: AF F2    JZ    0x0DEB
(0141) 	SPIM_SendTxData(NRF_WRITE_PAYLOAD); // Send given data, NRF_WRITE_PAYLOAD is to send data
    0DFA: 10       PUSH  X
    0DFB: 50 A0    MOV   A,0xA0
    0DFD: 7C 05 52 LCALL _SPIM_SendTxData
    0E00: 20       POP   X
(0142) 	
(0143) 	// Wait until SPI transaction complete, then read data out (chainsaw effect).
(0144) 	// Note, we don't really care at this point what the returned value is.
(0145) 	while (!(SPIM_bReadStatus() & SPIM_SPIM_SPI_COMPLETE));
    0E01: 10       PUSH  X
    0E02: 7C 05 58 LCALL _bSPIM_ReadStatus|_SPIM_bReadStatus|bSPIM_ReadStatus|SPIM_bReadStatus
    0E05: 20       POP   X
    0E06: 62 D0 00 MOV   REG[0xD0],0x0
    0E09: 53 30    MOV   [__r0],A
    0E0B: 47 30 20 TST   [__r0],0x20
    0E0E: AF F2    JZ    0x0E01
(0146) 	SPIM_bReadRxData();
    0E10: 10       PUSH  X
    0E11: 7C 05 55 LCALL _SPIM_bReadRxData|_bSPIM_ReadRxData|SPIM_bReadRxData|bSPIM_ReadRxData
    0E14: 20       POP   X
    0E15: 62 D0 00 MOV   REG[0xD0],0x0
(0147) 	
(0148) 	for (i = 0; i < 8; i++) // Payload size is 8 bytes, so send that many
    0E18: 56 01 00 MOV   [X+1],0x0
    0E1B: 56 00 00 MOV   [X+0],0x0
    0E1E: 80 3F    JMP   0x0E5E
(0149) 	{	
(0150) 		while (!(SPIM_bReadStatus() & SPIM_SPIM_TX_BUFFER_EMPTY)); // Wait until TX Buffer is empty
    0E20: 10       PUSH  X
    0E21: 7C 05 58 LCALL _bSPIM_ReadStatus|_SPIM_bReadStatus|bSPIM_ReadStatus|SPIM_bReadStatus
    0E24: 20       POP   X
    0E25: 62 D0 00 MOV   REG[0xD0],0x0
    0E28: 53 30    MOV   [__r0],A
    0E2A: 47 30 10 TST   [__r0],0x10
    0E2D: AF F2    JZ    0x0E20
(0151) 		SPIM_SendTxData(data[i]); // Send given data
    0E2F: 52 01    MOV   A,[X+1]
    0E31: 03 FC    ADD   A,[X-4]
    0E33: 53 2F    MOV   [__r1],A
    0E35: 52 00    MOV   A,[X+0]
    0E37: 0B FB    ADC   A,[X-5]
    0E39: 60 D4    MOV   REG[0xD4],A
    0E3B: 3E 2F    MVI   A,[__r1]
    0E3D: 10       PUSH  X
    0E3E: 7C 05 52 LCALL _SPIM_SendTxData
    0E41: 20       POP   X
(0152) 		
(0153) 		while (!(SPIM_bReadStatus() & SPIM_SPIM_SPI_COMPLETE)); // Wait until SPI transaction complete
    0E42: 10       PUSH  X
    0E43: 7C 05 58 LCALL _bSPIM_ReadStatus|_SPIM_bReadStatus|bSPIM_ReadStatus|SPIM_bReadStatus
    0E46: 20       POP   X
    0E47: 62 D0 00 MOV   REG[0xD0],0x0
    0E4A: 53 30    MOV   [__r0],A
    0E4C: 47 30 20 TST   [__r0],0x20
    0E4F: AF F2    JZ    0x0E42
(0154) 		SPIM_bReadRxData();	// Read dummy variable
    0E51: 10       PUSH  X
    0E52: 7C 05 55 LCALL _SPIM_bReadRxData|_bSPIM_ReadRxData|SPIM_bReadRxData|bSPIM_ReadRxData
    0E55: 20       POP   X
    0E56: 62 D0 00 MOV   REG[0xD0],0x0
(0155) 	}
    0E59: 77 01    INC   [X+1]
    0E5B: 0F 00 00 ADC   [X+0],0x0
    0E5E: 52 01    MOV   A,[X+1]
    0E60: 11 08    SUB   A,0x8
    0E62: 52 00    MOV   A,[X+0]
    0E64: 19 00    SBB   A,0x0
    0E66: CF B9    JC    0x0E20
(0156) 	
(0157) 	CSN_HIGH; // Pull chip select high. This tells the nrf24 to ignore future SPI commands
    0E68: 43 04 04 OR    REG[0x4],0x4
    0E6B: 38 FE    ADD   SP,0xFE
    0E6D: 20       POP   X
    0E6E: 7F       RET   
