# Multiplexer2:1
hey, there are 2 different files:
1. Design of 2:1 multiplexer using gate level modelling, which is a verilog code.
2. Test bench for the same is implemented to check the functionality.
