// Seed: 357950728
module module_0 (
    input wire id_0,
    input supply0 id_1,
    input tri1 id_2,
    input tri0 id_3
);
  assign id_5 = 1 ? 1 < id_0 : 1;
endmodule
module module_1 (
    input  uwire id_0,
    input  tri1  id_1,
    output tri0  id_2,
    output wire  id_3,
    input  wire  id_4
);
  id_6(
      .id_0(),
      .id_1(id_3++ & id_4),
      .id_2(),
      .id_3(id_4),
      .id_4(""),
      .id_5(id_1),
      .id_6(id_3),
      .id_7(id_2 == 'd0),
      .id_8(1'b0 == (id_1))
  );
  module_0 modCall_1 (
      id_1,
      id_0,
      id_0,
      id_1
  );
endmodule
