\hypertarget{union__hw__pdb__dacintn}{}\section{\+\_\+hw\+\_\+pdb\+\_\+dacintn Union Reference}
\label{union__hw__pdb__dacintn}\index{\+\_\+hw\+\_\+pdb\+\_\+dacintn@{\+\_\+hw\+\_\+pdb\+\_\+dacintn}}


H\+W\+\_\+\+P\+D\+B\+\_\+\+D\+A\+C\+I\+N\+Tn -\/ D\+AC Interval n register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+pdb.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__pdb__dacintn_1_1__hw__pdb__dacintn__bitfields}{\+\_\+hw\+\_\+pdb\+\_\+dacintn\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__pdb__dacintn_a4ced5782da9a2a8a910b8e9e3c2bfb91}{}\label{union__hw__pdb__dacintn_a4ced5782da9a2a8a910b8e9e3c2bfb91}

\item 
struct \hyperlink{struct__hw__pdb__dacintn_1_1__hw__pdb__dacintn__bitfields}{\+\_\+hw\+\_\+pdb\+\_\+dacintn\+::\+\_\+hw\+\_\+pdb\+\_\+dacintn\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__pdb__dacintn_ae0fdc8be8c277e02f27d13d244fda8c5}{}\label{union__hw__pdb__dacintn_ae0fdc8be8c277e02f27d13d244fda8c5}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+P\+D\+B\+\_\+\+D\+A\+C\+I\+N\+Tn -\/ D\+AC Interval n register (RW) 

Reset value\+: 0x00000000U 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+pdb.\+h\end{DoxyCompactItemize}
