

================================================================
== Vivado HLS Report for 'dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0'
================================================================
* Date:           Fri Jun 27 09:42:33 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 5.804 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                   Pipeline                  |
    |   min   |   max   |    min   |    max   | min | max |                     Type                    |
    +---------+---------+----------+----------+-----+-----+---------------------------------------------+
    |      113|      114| 0.656 us | 0.662 us |  108|  108| loop rewind(delay=0 initiation interval(s)) |
    +---------+---------+----------+----------+-----+-----+---------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReuseLoop  |      113|      113|         7|          1|          1|   108|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str109)" [firmware/nnet_utils/nnet_dense_resource.h:106]   --->   Operation 9 'specregionbegin' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.76ns)   --->   "br label %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 10 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.02>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%in_index_0_i30 = phi i32 [ 0, %hls_label_4_begin ], [ %select_ln154, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:154]   --->   Operation 11 'phi' 'in_index_0_i30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%w_index29 = phi i7 [ 0, %hls_label_4_begin ], [ %w_index, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>.0.0.0.0.0.exit" ]"   --->   Operation 12 'phi' 'w_index29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln139 = zext i7 %w_index29 to i64" [firmware/nnet_utils/nnet_dense_resource.h:139]   --->   Operation 13 'zext' 'zext_ln139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%outidx7_addr = getelementptr [108 x i2]* @outidx7, i64 0, i64 %zext_ln139" [firmware/nnet_utils/nnet_dense_resource.h:139]   --->   Operation 14 'getelementptr' 'outidx7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [2/2] (3.25ns)   --->   "%out_index = load i2* %outidx7_addr, align 1" [firmware/nnet_utils/nnet_dense_resource.h:139]   --->   Operation 15 'load' 'out_index' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 108> <ROM>
ST_2 : Operation 16 [1/1] (1.87ns)   --->   "%w_index = add i7 1, %w_index29" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 16 'add' 'w_index' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%w2_V_addr = getelementptr [108 x i10]* @w2_V, i64 0, i64 %zext_ln139" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 17 'getelementptr' 'w2_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [2/2] (3.25ns)   --->   "%w2_V_load = load i10* %w2_V_addr, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 18 'load' 'w2_V_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP_BRAM">   --->   Core 55 'ROM_nP_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 108> <ROM>
ST_2 : Operation 19 [1/1] (2.55ns)   --->   "%in_index = add nsw i32 %in_index_0_i30, 1" [firmware/nnet_utils/nnet_dense_resource.h:153]   --->   Operation 19 'add' 'in_index' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (2.47ns)   --->   "%icmp_ln154 = icmp sgt i32 %in_index, 26" [firmware/nnet_utils/nnet_dense_resource.h:154]   --->   Operation 20 'icmp' 'icmp_ln154' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (1.48ns)   --->   "%icmp_ln135 = icmp eq i7 %w_index29, -21" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 21 'icmp' 'icmp_ln135' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br label %rewind_header"   --->   Operation 22 'br' <Predicate = (icmp_ln135)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.72>
ST_3 : Operation 23 [1/2] (3.25ns)   --->   "%out_index = load i2* %outidx7_addr, align 1" [firmware/nnet_utils/nnet_dense_resource.h:139]   --->   Operation 23 'load' 'out_index' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 108> <ROM>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i32 %in_index_0_i30 to i5" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 24 'trunc' 'trunc_ln145' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.42ns)   --->   "switch i5 %trunc_ln145, label %case26.i.i [
    i5 0, label %case0.i.i
    i5 1, label %case1.i.i
    i5 2, label %case2.i.i
    i5 3, label %case3.i.i
    i5 4, label %case4.i.i
    i5 5, label %case5.i.i
    i5 6, label %case6.i.i
    i5 7, label %case7.i.i
    i5 8, label %case8.i.i
    i5 9, label %case9.i.i
    i5 10, label %case10.i.i
    i5 11, label %case11.i.i
    i5 12, label %case12.i.i
    i5 13, label %case13.i.i
    i5 14, label %case14.i.i
    i5 15, label %case15.i.i
    i5 -16, label %case16.i.i
    i5 -15, label %case17.i.i
    i5 -14, label %case18.i.i
    i5 -13, label %case19.i.i
    i5 -12, label %case20.i.i
    i5 -11, label %case21.i.i
    i5 -10, label %case22.i.i
    i5 -9, label %case23.i.i
    i5 -8, label %case24.i.i
    i5 -7, label %case25.i.i
  ]" [aesl_mux_load.27i16P.i5:55->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 25 'switch' <Predicate = true> <Delay = 1.42>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%kernel_data_V_2_25_load = load i16* @kernel_data_V_2_25, align 2" [aesl_mux_load.27i16P.i5:51->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 26 'load' 'kernel_data_V_2_25_load' <Predicate = (trunc_ln145 == 25)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (2.56ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 27 'br' <Predicate = (trunc_ln145 == 25)> <Delay = 2.56>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%kernel_data_V_2_24_load = load i16* @kernel_data_V_2_24, align 2" [aesl_mux_load.27i16P.i5:49->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 28 'load' 'kernel_data_V_2_24_load' <Predicate = (trunc_ln145 == 24)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (2.56ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 29 'br' <Predicate = (trunc_ln145 == 24)> <Delay = 2.56>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%kernel_data_V_2_23_load = load i16* @kernel_data_V_2_23, align 2" [aesl_mux_load.27i16P.i5:47->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 30 'load' 'kernel_data_V_2_23_load' <Predicate = (trunc_ln145 == 23)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (2.56ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 31 'br' <Predicate = (trunc_ln145 == 23)> <Delay = 2.56>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%kernel_data_V_2_22_load = load i16* @kernel_data_V_2_22, align 2" [aesl_mux_load.27i16P.i5:45->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 32 'load' 'kernel_data_V_2_22_load' <Predicate = (trunc_ln145 == 22)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (2.56ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 33 'br' <Predicate = (trunc_ln145 == 22)> <Delay = 2.56>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%kernel_data_V_2_21_load = load i16* @kernel_data_V_2_21, align 2" [aesl_mux_load.27i16P.i5:43->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 34 'load' 'kernel_data_V_2_21_load' <Predicate = (trunc_ln145 == 21)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (2.56ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 35 'br' <Predicate = (trunc_ln145 == 21)> <Delay = 2.56>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%kernel_data_V_2_20_load = load i16* @kernel_data_V_2_20, align 2" [aesl_mux_load.27i16P.i5:41->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 36 'load' 'kernel_data_V_2_20_load' <Predicate = (trunc_ln145 == 20)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (2.56ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 37 'br' <Predicate = (trunc_ln145 == 20)> <Delay = 2.56>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%kernel_data_V_2_19_load = load i16* @kernel_data_V_2_19, align 2" [aesl_mux_load.27i16P.i5:39->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 38 'load' 'kernel_data_V_2_19_load' <Predicate = (trunc_ln145 == 19)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (2.56ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 39 'br' <Predicate = (trunc_ln145 == 19)> <Delay = 2.56>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%kernel_data_V_2_18_load = load i16* @kernel_data_V_2_18, align 2" [aesl_mux_load.27i16P.i5:37->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 40 'load' 'kernel_data_V_2_18_load' <Predicate = (trunc_ln145 == 18)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (2.56ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 41 'br' <Predicate = (trunc_ln145 == 18)> <Delay = 2.56>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%kernel_data_V_2_17_load = load i16* @kernel_data_V_2_17, align 2" [aesl_mux_load.27i16P.i5:35->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 42 'load' 'kernel_data_V_2_17_load' <Predicate = (trunc_ln145 == 17)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (2.56ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 43 'br' <Predicate = (trunc_ln145 == 17)> <Delay = 2.56>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%kernel_data_V_2_16_load = load i16* @kernel_data_V_2_16, align 2" [aesl_mux_load.27i16P.i5:33->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 44 'load' 'kernel_data_V_2_16_load' <Predicate = (trunc_ln145 == 16)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (2.56ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 45 'br' <Predicate = (trunc_ln145 == 16)> <Delay = 2.56>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%kernel_data_V_2_15_load = load i16* @kernel_data_V_2_15, align 2" [aesl_mux_load.27i16P.i5:31->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 46 'load' 'kernel_data_V_2_15_load' <Predicate = (trunc_ln145 == 15)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (2.56ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 47 'br' <Predicate = (trunc_ln145 == 15)> <Delay = 2.56>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%kernel_data_V_2_14_load = load i16* @kernel_data_V_2_14, align 2" [aesl_mux_load.27i16P.i5:29->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 48 'load' 'kernel_data_V_2_14_load' <Predicate = (trunc_ln145 == 14)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (2.56ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 49 'br' <Predicate = (trunc_ln145 == 14)> <Delay = 2.56>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%kernel_data_V_2_13_load = load i16* @kernel_data_V_2_13, align 2" [aesl_mux_load.27i16P.i5:27->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 50 'load' 'kernel_data_V_2_13_load' <Predicate = (trunc_ln145 == 13)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (2.56ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 51 'br' <Predicate = (trunc_ln145 == 13)> <Delay = 2.56>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%kernel_data_V_2_12_load = load i16* @kernel_data_V_2_12, align 2" [aesl_mux_load.27i16P.i5:25->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 52 'load' 'kernel_data_V_2_12_load' <Predicate = (trunc_ln145 == 12)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (2.56ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 53 'br' <Predicate = (trunc_ln145 == 12)> <Delay = 2.56>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%kernel_data_V_2_11_load = load i16* @kernel_data_V_2_11, align 2" [aesl_mux_load.27i16P.i5:23->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 54 'load' 'kernel_data_V_2_11_load' <Predicate = (trunc_ln145 == 11)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (2.56ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 55 'br' <Predicate = (trunc_ln145 == 11)> <Delay = 2.56>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%kernel_data_V_2_10_load = load i16* @kernel_data_V_2_10, align 2" [aesl_mux_load.27i16P.i5:21->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 56 'load' 'kernel_data_V_2_10_load' <Predicate = (trunc_ln145 == 10)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (2.56ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 57 'br' <Predicate = (trunc_ln145 == 10)> <Delay = 2.56>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%kernel_data_V_2_9_load = load i16* @kernel_data_V_2_9, align 2" [aesl_mux_load.27i16P.i5:19->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 58 'load' 'kernel_data_V_2_9_load' <Predicate = (trunc_ln145 == 9)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (2.56ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 59 'br' <Predicate = (trunc_ln145 == 9)> <Delay = 2.56>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%kernel_data_V_2_8_load = load i16* @kernel_data_V_2_8, align 2" [aesl_mux_load.27i16P.i5:17->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 60 'load' 'kernel_data_V_2_8_load' <Predicate = (trunc_ln145 == 8)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (2.56ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 61 'br' <Predicate = (trunc_ln145 == 8)> <Delay = 2.56>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%kernel_data_V_2_7_load = load i16* @kernel_data_V_2_7, align 2" [aesl_mux_load.27i16P.i5:15->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 62 'load' 'kernel_data_V_2_7_load' <Predicate = (trunc_ln145 == 7)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (2.56ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 63 'br' <Predicate = (trunc_ln145 == 7)> <Delay = 2.56>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%kernel_data_V_2_6_load = load i16* @kernel_data_V_2_6, align 2" [aesl_mux_load.27i16P.i5:13->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 64 'load' 'kernel_data_V_2_6_load' <Predicate = (trunc_ln145 == 6)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (2.56ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 65 'br' <Predicate = (trunc_ln145 == 6)> <Delay = 2.56>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%kernel_data_V_2_5_load = load i16* @kernel_data_V_2_5, align 2" [aesl_mux_load.27i16P.i5:11->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 66 'load' 'kernel_data_V_2_5_load' <Predicate = (trunc_ln145 == 5)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (2.56ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 67 'br' <Predicate = (trunc_ln145 == 5)> <Delay = 2.56>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%kernel_data_V_2_4_load = load i16* @kernel_data_V_2_4, align 2" [aesl_mux_load.27i16P.i5:9->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 68 'load' 'kernel_data_V_2_4_load' <Predicate = (trunc_ln145 == 4)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (2.56ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 69 'br' <Predicate = (trunc_ln145 == 4)> <Delay = 2.56>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%kernel_data_V_2_3_load = load i16* @kernel_data_V_2_3, align 2" [aesl_mux_load.27i16P.i5:7->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 70 'load' 'kernel_data_V_2_3_load' <Predicate = (trunc_ln145 == 3)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (2.56ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 71 'br' <Predicate = (trunc_ln145 == 3)> <Delay = 2.56>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%kernel_data_V_2_2_load = load i16* @kernel_data_V_2_2, align 2" [aesl_mux_load.27i16P.i5:5->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 72 'load' 'kernel_data_V_2_2_load' <Predicate = (trunc_ln145 == 2)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (2.56ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 73 'br' <Predicate = (trunc_ln145 == 2)> <Delay = 2.56>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%kernel_data_V_2_1_load = load i16* @kernel_data_V_2_1, align 2" [aesl_mux_load.27i16P.i5:3->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 74 'load' 'kernel_data_V_2_1_load' <Predicate = (trunc_ln145 == 1)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (2.56ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 75 'br' <Predicate = (trunc_ln145 == 1)> <Delay = 2.56>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%kernel_data_V_2_0_load = load i16* @kernel_data_V_2_0, align 2" [aesl_mux_load.27i16P.i5:1->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 76 'load' 'kernel_data_V_2_0_load' <Predicate = (trunc_ln145 == 0)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (2.56ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 77 'br' <Predicate = (trunc_ln145 == 0)> <Delay = 2.56>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%kernel_data_V_2_26_load = load i16* @kernel_data_V_2_26, align 2" [aesl_mux_load.27i16P.i5:53->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 78 'load' 'kernel_data_V_2_26_load' <Predicate = (trunc_ln145 == 31) | (trunc_ln145 == 30) | (trunc_ln145 == 29) | (trunc_ln145 == 28) | (trunc_ln145 == 27) | (trunc_ln145 == 26)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (2.56ns)   --->   "br label %aesl_mux_load.27i16P.i5.exit" [aesl_mux_load.27i16P.i5:54->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 79 'br' <Predicate = (trunc_ln145 == 31) | (trunc_ln145 == 30) | (trunc_ln145 == 29) | (trunc_ln145 == 28) | (trunc_ln145 == 27) | (trunc_ln145 == 26)> <Delay = 2.56>
ST_3 : Operation 80 [1/2] (3.25ns)   --->   "%w2_V_load = load i10* %w2_V_addr, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 80 'load' 'w2_V_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP_BRAM">   --->   Core 55 'ROM_nP_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 108> <ROM>
ST_3 : Operation 81 [1/1] (0.69ns)   --->   "%select_ln154 = select i1 %icmp_ln154, i32 0, i32 %in_index" [firmware/nnet_utils/nnet_dense_resource.h:154]   --->   Operation 81 'select' 'select_ln154' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.89>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%UnifiedRetVal_i_i = phi i16 [ %kernel_data_V_2_0_load, %case0.i.i ], [ %kernel_data_V_2_1_load, %case1.i.i ], [ %kernel_data_V_2_2_load, %case2.i.i ], [ %kernel_data_V_2_3_load, %case3.i.i ], [ %kernel_data_V_2_4_load, %case4.i.i ], [ %kernel_data_V_2_5_load, %case5.i.i ], [ %kernel_data_V_2_6_load, %case6.i.i ], [ %kernel_data_V_2_7_load, %case7.i.i ], [ %kernel_data_V_2_8_load, %case8.i.i ], [ %kernel_data_V_2_9_load, %case9.i.i ], [ %kernel_data_V_2_10_load, %case10.i.i ], [ %kernel_data_V_2_11_load, %case11.i.i ], [ %kernel_data_V_2_12_load, %case12.i.i ], [ %kernel_data_V_2_13_load, %case13.i.i ], [ %kernel_data_V_2_14_load, %case14.i.i ], [ %kernel_data_V_2_15_load, %case15.i.i ], [ %kernel_data_V_2_16_load, %case16.i.i ], [ %kernel_data_V_2_17_load, %case17.i.i ], [ %kernel_data_V_2_18_load, %case18.i.i ], [ %kernel_data_V_2_19_load, %case19.i.i ], [ %kernel_data_V_2_20_load, %case20.i.i ], [ %kernel_data_V_2_21_load, %case21.i.i ], [ %kernel_data_V_2_22_load, %case22.i.i ], [ %kernel_data_V_2_23_load, %case23.i.i ], [ %kernel_data_V_2_24_load, %case24.i.i ], [ %kernel_data_V_2_25_load, %case25.i.i ], [ %kernel_data_V_2_26_load, %case26.i.i ]" [aesl_mux_load.27i16P.i5:1->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 82 'phi' 'UnifiedRetVal_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i16 %UnifiedRetVal_i_i to i26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 83 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i10 %w2_V_load to i26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 84 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [3/3] (3.89ns) (root node of the DSP)   --->   "%r_V = mul i26 %sext_ln1116, %sext_ln1118" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 85 'mul' 'r_V' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 3.89>
ST_5 : Operation 86 [2/3] (3.89ns) (root node of the DSP)   --->   "%r_V = mul i26 %sext_ln1116, %sext_ln1118" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 86 'mul' 'r_V' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 87 [1/3] (0.00ns) (root node of the DSP)   --->   "%r_V = mul i26 %sext_ln1116, %sext_ln1118" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 87 'mul' 'r_V' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 4.03>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%acc_0_V_020 = phi i16 [ -15, %hls_label_4_begin ], [ %acc_0_V_1, %ReuseLoop_end ], [ -15, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 88 'phi' 'acc_0_V_020' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%acc_1_V_019 = phi i16 [ 24, %hls_label_4_begin ], [ %acc_1_V_1, %ReuseLoop_end ], [ 24, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 89 'phi' 'acc_1_V_019' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%acc_2_V_018 = phi i16 [ 45, %hls_label_4_begin ], [ %acc_2_V_1, %ReuseLoop_end ], [ 45, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 90 'phi' 'acc_2_V_018' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%acc_3_V_017 = phi i16 [ 12, %hls_label_4_begin ], [ %acc_3_V_1, %ReuseLoop_end ], [ 12, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 91 'phi' 'acc_3_V_017' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln1 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 92 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (1.95ns)   --->   "%tmp = call i16 @_ssdm_op_Mux.ap_auto.4i16.i2(i16 %acc_0_V_020, i16 %acc_1_V_019, i16 %acc_2_V_018, i16 %acc_3_V_017, i2 %out_index)" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 93 'mux' 'tmp' <Predicate = true> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (2.07ns)   --->   "%acc_0_V = add i16 %trunc_ln1, %tmp" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 94 'add' 'acc_0_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.80>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%do_init = phi i1 [ true, %hls_label_4_begin ], [ false, %ReuseLoop_end ], [ true, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>.0.0.0.0.0.exit" ]"   --->   Operation 95 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%res_0_V_write_assign28 = phi i16 [ -15, %hls_label_4_begin ], [ %p_0_01_i, %ReuseLoop_end ], [ -15, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 96 'phi' 'res_0_V_write_assign28' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%res_1_V_write_assign26 = phi i16 [ 24, %hls_label_4_begin ], [ %p_0_13_i, %ReuseLoop_end ], [ 24, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 97 'phi' 'res_1_V_write_assign26' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%res_2_V_write_assign24 = phi i16 [ 45, %hls_label_4_begin ], [ %p_0_25_i, %ReuseLoop_end ], [ 45, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 98 'phi' 'res_2_V_write_assign24' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%res_3_V_write_assign22 = phi i16 [ 12, %hls_label_4_begin ], [ %p_0_37_i, %ReuseLoop_end ], [ 12, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>.0.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 99 'phi' 'res_3_V_write_assign22' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "br i1 %do_init, label %hls_label_4_end, label %ReuseLoop_begin"   --->   Operation 100 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([108 x i10]* @w2_V, [1 x i8]* @p_str20, [12 x i8]* @p_str56, [1 x i8]* @p_str20, i32 -1, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [1 x i8]* @p_str20)" [firmware/nnet_utils/nnet_dense_resource.h:107]   --->   Operation 101 'specmemcore' <Predicate = (do_init)> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%empty_320 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str109, i32 %tmp_i)" [firmware/nnet_utils/nnet_dense_resource.h:108]   --->   Operation 102 'specregionend' 'empty_320' <Predicate = (do_init)> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "br label %ReuseLoop_begin" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 103 'br' <Predicate = (do_init)> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str58) nounwind" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 104 'specloopname' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_157_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str58)" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 105 'specregionbegin' 'tmp_157_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str20) nounwind" [firmware/nnet_utils/nnet_dense_resource.h:136]   --->   Operation 106 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (1.76ns)   --->   "switch i2 %out_index, label %branch3.i [
    i2 0, label %ReuseLoop_end
    i2 1, label %branch1.i
    i2 -2, label %branch2.i
  ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 107 'switch' <Predicate = true> <Delay = 1.76>
ST_8 : Operation 108 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 108 'br' <Predicate = (out_index == 2)> <Delay = 1.76>
ST_8 : Operation 109 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 109 'br' <Predicate = (out_index == 1)> <Delay = 1.76>
ST_8 : Operation 110 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 110 'br' <Predicate = (out_index == 3)> <Delay = 1.76>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%acc_3_V_1 = phi i16 [ %acc_0_V, %branch3.i ], [ %acc_3_V_017, %branch2.i ], [ %acc_3_V_017, %branch1.i ], [ %acc_3_V_017, %aesl_mux_load.27i16P.i5.exit ]"   --->   Operation 111 'phi' 'acc_3_V_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%acc_2_V_1 = phi i16 [ %acc_2_V_018, %branch3.i ], [ %acc_0_V, %branch2.i ], [ %acc_2_V_018, %branch1.i ], [ %acc_2_V_018, %aesl_mux_load.27i16P.i5.exit ]"   --->   Operation 112 'phi' 'acc_2_V_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%acc_1_V_1 = phi i16 [ %acc_1_V_019, %branch3.i ], [ %acc_1_V_019, %branch2.i ], [ %acc_0_V, %branch1.i ], [ %acc_1_V_019, %aesl_mux_load.27i16P.i5.exit ]"   --->   Operation 113 'phi' 'acc_1_V_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%acc_0_V_1 = phi i16 [ %acc_0_V_020, %branch3.i ], [ %acc_0_V_020, %branch2.i ], [ %acc_0_V_020, %branch1.i ], [ %acc_0_V, %aesl_mux_load.27i16P.i5.exit ]"   --->   Operation 114 'phi' 'acc_0_V_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%p_0_37_i = phi i16 [ %acc_0_V, %branch3.i ], [ %res_3_V_write_assign22, %branch2.i ], [ %res_3_V_write_assign22, %branch1.i ], [ %res_3_V_write_assign22, %aesl_mux_load.27i16P.i5.exit ]"   --->   Operation 115 'phi' 'p_0_37_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%p_0_25_i = phi i16 [ %res_2_V_write_assign24, %branch3.i ], [ %acc_0_V, %branch2.i ], [ %res_2_V_write_assign24, %branch1.i ], [ %res_2_V_write_assign24, %aesl_mux_load.27i16P.i5.exit ]"   --->   Operation 116 'phi' 'p_0_25_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%p_0_13_i = phi i16 [ %res_1_V_write_assign26, %branch3.i ], [ %res_1_V_write_assign26, %branch2.i ], [ %acc_0_V, %branch1.i ], [ %res_1_V_write_assign26, %aesl_mux_load.27i16P.i5.exit ]"   --->   Operation 117 'phi' 'p_0_13_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%p_0_01_i = phi i16 [ %res_0_V_write_assign28, %branch3.i ], [ %res_0_V_write_assign28, %branch2.i ], [ %res_0_V_write_assign28, %branch1.i ], [ %acc_0_V, %aesl_mux_load.27i16P.i5.exit ]"   --->   Operation 118 'phi' 'p_0_01_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str58, i32 %tmp_157_i)" [firmware/nnet_utils/nnet_dense_resource.h:158]   --->   Operation 119 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%empty_319 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 108, i64 108, i64 108)"   --->   Operation 120 'speclooptripcount' 'empty_319' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "br i1 %icmp_ln135, label %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>.0.0.0.0.0.exit", label %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 121 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%mrv_i = insertvalue { i16, i16, i16, i16 } undef, i16 %p_0_01_i, 0" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 122 'insertvalue' 'mrv_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%mrv_1_i = insertvalue { i16, i16, i16, i16 } %mrv_i, i16 %p_0_13_i, 1" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 123 'insertvalue' 'mrv_1_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%mrv_2_i = insertvalue { i16, i16, i16, i16 } %mrv_1_i, i16 %p_0_25_i, 2" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 124 'insertvalue' 'mrv_2_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%mrv_3_i = insertvalue { i16, i16, i16, i16 } %mrv_2_i, i16 %p_0_37_i, 3" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 125 'insertvalue' 'mrv_3_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Return({ i16, i16, i16, i16 } %mrv_3_i)" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 126 'return' <Predicate = (icmp_ln135)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('do_init') [36]  (1.77 ns)

 <State 2>: 5.03ns
The critical path consists of the following:
	'phi' operation ('in_index_0_i30', firmware/nnet_utils/nnet_dense_resource.h:154) with incoming values : ('select_ln154', firmware/nnet_utils/nnet_dense_resource.h:154) [37]  (0 ns)
	'add' operation ('in_index', firmware/nnet_utils/nnet_dense_resource.h:153) [169]  (2.55 ns)
	'icmp' operation ('icmp_ln154', firmware/nnet_utils/nnet_dense_resource.h:154) [170]  (2.47 ns)

 <State 3>: 5.72ns
The critical path consists of the following:
	'select' operation ('select_ln154', firmware/nnet_utils/nnet_dense_resource.h:154) [171]  (0.698 ns)
	'phi' operation ('in_index_0_i30', firmware/nnet_utils/nnet_dense_resource.h:154) with incoming values : ('select_ln154', firmware/nnet_utils/nnet_dense_resource.h:154) [37]  (0 ns)
	'add' operation ('in_index', firmware/nnet_utils/nnet_dense_resource.h:153) [169]  (2.55 ns)
	'icmp' operation ('icmp_ln154', firmware/nnet_utils/nnet_dense_resource.h:154) [170]  (2.47 ns)

 <State 4>: 3.89ns
The critical path consists of the following:
	'phi' operation ('UnifiedRetVal_i_i', aesl_mux_load.27i16P.i5:1->firmware/nnet_utils/nnet_dense_resource.h:145) with incoming values : ('kernel_data_V_2_25_load', aesl_mux_load.27i16P.i5:51->firmware/nnet_utils/nnet_dense_resource.h:145) ('kernel_data_V_2_24_load', aesl_mux_load.27i16P.i5:49->firmware/nnet_utils/nnet_dense_resource.h:145) ('kernel_data_V_2_23_load', aesl_mux_load.27i16P.i5:47->firmware/nnet_utils/nnet_dense_resource.h:145) ('kernel_data_V_2_22_load', aesl_mux_load.27i16P.i5:45->firmware/nnet_utils/nnet_dense_resource.h:145) ('kernel_data_V_2_21_load', aesl_mux_load.27i16P.i5:43->firmware/nnet_utils/nnet_dense_resource.h:145) ('kernel_data_V_2_20_load', aesl_mux_load.27i16P.i5:41->firmware/nnet_utils/nnet_dense_resource.h:145) ('kernel_data_V_2_19_load', aesl_mux_load.27i16P.i5:39->firmware/nnet_utils/nnet_dense_resource.h:145) ('kernel_data_V_2_18_load', aesl_mux_load.27i16P.i5:37->firmware/nnet_utils/nnet_dense_resource.h:145) ('kernel_data_V_2_17_load', aesl_mux_load.27i16P.i5:35->firmware/nnet_utils/nnet_dense_resource.h:145) ('kernel_data_V_2_16_load', aesl_mux_load.27i16P.i5:33->firmware/nnet_utils/nnet_dense_resource.h:145) ('kernel_data_V_2_15_load', aesl_mux_load.27i16P.i5:31->firmware/nnet_utils/nnet_dense_resource.h:145) ('kernel_data_V_2_14_load', aesl_mux_load.27i16P.i5:29->firmware/nnet_utils/nnet_dense_resource.h:145) ('kernel_data_V_2_13_load', aesl_mux_load.27i16P.i5:27->firmware/nnet_utils/nnet_dense_resource.h:145) ('kernel_data_V_2_12_load', aesl_mux_load.27i16P.i5:25->firmware/nnet_utils/nnet_dense_resource.h:145) ('kernel_data_V_2_11_load', aesl_mux_load.27i16P.i5:23->firmware/nnet_utils/nnet_dense_resource.h:145) ('kernel_data_V_2_10_load', aesl_mux_load.27i16P.i5:21->firmware/nnet_utils/nnet_dense_resource.h:145) ('kernel_data_V_2_9_load', aesl_mux_load.27i16P.i5:19->firmware/nnet_utils/nnet_dense_resource.h:145) ('kernel_data_V_2_8_load', aesl_mux_load.27i16P.i5:17->firmware/nnet_utils/nnet_dense_resource.h:145) ('kernel_data_V_2_7_load', aesl_mux_load.27i16P.i5:15->firmware/nnet_utils/nnet_dense_resource.h:145) ('kernel_data_V_2_6_load', aesl_mux_load.27i16P.i5:13->firmware/nnet_utils/nnet_dense_resource.h:145) ('kernel_data_V_2_5_load', aesl_mux_load.27i16P.i5:11->firmware/nnet_utils/nnet_dense_resource.h:145) ('kernel_data_V_2_4_load', aesl_mux_load.27i16P.i5:9->firmware/nnet_utils/nnet_dense_resource.h:145) ('kernel_data_V_2_3_load', aesl_mux_load.27i16P.i5:7->firmware/nnet_utils/nnet_dense_resource.h:145) ('kernel_data_V_2_2_load', aesl_mux_load.27i16P.i5:5->firmware/nnet_utils/nnet_dense_resource.h:145) ('kernel_data_V_2_1_load', aesl_mux_load.27i16P.i5:3->firmware/nnet_utils/nnet_dense_resource.h:145) ('kernel_data_V_2_0_load', aesl_mux_load.27i16P.i5:1->firmware/nnet_utils/nnet_dense_resource.h:145) ('kernel_data_V_2_26_load', aesl_mux_load.27i16P.i5:53->firmware/nnet_utils/nnet_dense_resource.h:145) [144]  (0 ns)
	'mul' operation of DSP[149] ('r.V', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145) [149]  (3.89 ns)

 <State 5>: 3.89ns
The critical path consists of the following:
	'mul' operation of DSP[149] ('r.V', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145) [149]  (3.89 ns)

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 4.04ns
The critical path consists of the following:
	'phi' operation ('acc_0_V_020', firmware/nnet_utils/nnet_dense_resource.h:145) with incoming values : ('acc[0].V', firmware/nnet_utils/nnet_dense_resource.h:145) [43]  (0 ns)
	'mux' operation ('tmp', firmware/nnet_utils/nnet_dense_resource.h:145) [151]  (1.96 ns)
	'add' operation ('acc[0].V', firmware/nnet_utils/nnet_dense_resource.h:145) [152]  (2.08 ns)

 <State 8>: 5.8ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('acc[0].V') with incoming values : ('acc[0].V', firmware/nnet_utils/nnet_dense_resource.h:145) [164]  (1.77 ns)
	'phi' operation ('acc[0].V') with incoming values : ('acc[0].V', firmware/nnet_utils/nnet_dense_resource.h:145) [164]  (0 ns)
	'phi' operation ('acc_0_V_020', firmware/nnet_utils/nnet_dense_resource.h:145) with incoming values : ('acc[0].V', firmware/nnet_utils/nnet_dense_resource.h:145) [43]  (0 ns)
	'mux' operation ('tmp', firmware/nnet_utils/nnet_dense_resource.h:145) [151]  (1.96 ns)
	'add' operation ('acc[0].V', firmware/nnet_utils/nnet_dense_resource.h:145) [152]  (2.08 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
