TEST_CASE := dvi-12b
YOSYS_PARAM := -nomx8
VERILOG_FILES := dvi-12bit.v \
			 	 gatemate_40MHz_pll.v \
				 vga_core.v \
				 vga_timing.v

include ../makefile.inc
