vsim -gui work.tb_cpu
# vsim -gui work.tb_cpu 
# Start time: 16:00:56 on Jul 24,2022
# Loading sv_std.std
# Loading work.tb_cpu
# Loading work.cpu
# Loading work.reg_load
# Loading work.Ins_Dec
# Loading work.FSM
# Loading work.Datapath
# Loading work.regfile
# Loading work.decoder
# Loading work.mux_8in
# Loading work.shifter
# Loading work.alu
# Loading work.AddSubOvf
# Loading work.Mubi_adder
add wave -position insertpoint  \
sim:/tb_cpu/dut/clk \
sim:/tb_cpu/dut/reset \
sim:/tb_cpu/dut/s \
sim:/tb_cpu/dut/load \
sim:/tb_cpu/dut/in \
sim:/tb_cpu/dut/out \
sim:/tb_cpu/dut/N \
sim:/tb_cpu/dut/V \
sim:/tb_cpu/dut/Z \
sim:/tb_cpu/dut/w \
sim:/tb_cpu/dut/ins_out \
sim:/tb_cpu/dut/ALUop \
sim:/tb_cpu/dut/shift \
sim:/tb_cpu/dut/op \
sim:/tb_cpu/dut/vsel \
sim:/tb_cpu/dut/sximm5 \
sim:/tb_cpu/dut/sximm8 \
sim:/tb_cpu/dut/readnum \
sim:/tb_cpu/dut/writenum \
sim:/tb_cpu/dut/opcode \
sim:/tb_cpu/dut/nsel \
sim:/tb_cpu/dut/loada \
sim:/tb_cpu/dut/loadb \
sim:/tb_cpu/dut/loadc \
sim:/tb_cpu/dut/loads \
sim:/tb_cpu/dut/asel \
sim:/tb_cpu/dut/bsel \
sim:/tb_cpu/dut/write
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Bruce  Hostname: BRUCE_X  ProcessID: 5172
#           Attempting to use alternate WLF file "./wlft0nxbjj".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft0nxbjj
run -all
# ** Note: $stop    : D:/UBC-CPEN-211/Lab-6/tb_cpu.sv(48)
#    Time: 555 ps  Iteration: 0  Instance: /tb_cpu
# Break in Module tb_cpu at D:/UBC-CPEN-211/Lab-6/tb_cpu.sv line 48
# End time: 16:07:25 on Jul 26,2022, Elapsed time: 48:06:29
# Errors: 0, Warnings: 2
