Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Mar 15 01:18:24 2025
| Host         : Ibukun running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file button_counter_timing_summary_routed.rpt -pb button_counter_timing_summary_routed.pb -rpx button_counter_timing_summary_routed.rpx -warn_on_violation
| Design       : button_counter
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  46          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (46)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (96)
5. checking no_input_delay (2)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (46)
-------------------------
 There are 46 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (96)
-------------------------------------------------
 There are 96 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  103          inf        0.000                      0                  103           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           103 Endpoints
Min Delay           103 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_mod/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.552ns  (logic 3.869ns (59.059%)  route 2.682ns (40.941%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE                         0.000     0.000 r  count_mod/count_reg[2]/C
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  count_mod/count_reg[2]/Q
                         net (fo=10, routed)          0.865     1.178    seg_dec/Q[2]
    SLICE_X0Y74          LUT4 (Prop_lut4_I1_O)        0.215     1.393 r  seg_dec/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.818     3.210    seg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.341     6.552 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.552    seg[0]
    T10                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_mod/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.374ns  (logic 3.756ns (58.925%)  route 2.618ns (41.075%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE                         0.000     0.000 r  count_mod/count_reg[0]/C
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  count_mod/count_reg[0]/Q
                         net (fo=11, routed)          0.653     0.994    seg_dec/Q[0]
    SLICE_X0Y76          LUT4 (Prop_lut4_I2_O)        0.099     1.093 r  seg_dec/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.965     3.058    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.316     6.374 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.374    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_mod/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.293ns  (logic 3.706ns (58.890%)  route 2.587ns (41.110%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE                         0.000     0.000 r  count_mod/count_reg[2]/C
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  count_mod/count_reg[2]/Q
                         net (fo=10, routed)          0.865     1.178    seg_dec/Q[2]
    SLICE_X0Y74          LUT4 (Prop_lut4_I1_O)        0.215     1.393 r  seg_dec/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.722     3.115    seg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.178     6.293 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.293    seg[1]
    R10                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_mod/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.045ns  (logic 3.744ns (61.931%)  route 2.301ns (38.069%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE                         0.000     0.000 r  count_mod/count_reg[0]/C
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  count_mod/count_reg[0]/Q
                         net (fo=11, routed)          0.652     0.993    seg_dec/Q[0]
    SLICE_X0Y76          LUT4 (Prop_lut4_I1_O)        0.095     1.088 r  seg_dec/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.649     2.737    seg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.308     6.045 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.045    seg[6]
    L18                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_mod/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.015ns  (logic 3.553ns (59.077%)  route 2.462ns (40.923%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE                         0.000     0.000 r  count_mod/count_reg[0]/C
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.341     0.341 f  count_mod/count_reg[0]/Q
                         net (fo=11, routed)          0.653     0.994    seg_dec/Q[0]
    SLICE_X0Y76          LUT4 (Prop_lut4_I1_O)        0.097     1.091 r  seg_dec/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.808     2.900    seg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.115     6.015 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.015    seg[2]
    K16                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_mod/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.915ns  (logic 3.621ns (61.221%)  route 2.294ns (38.779%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE                         0.000     0.000 r  count_mod/count_reg[0]/C
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  count_mod/count_reg[0]/Q
                         net (fo=11, routed)          0.652     0.993    seg_dec/Q[0]
    SLICE_X0Y76          LUT4 (Prop_lut4_I3_O)        0.097     1.090 r  seg_dec/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.642     2.732    seg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.183     5.915 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.915    seg[5]
    T11                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_mod/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.583ns  (logic 3.680ns (65.917%)  route 1.903ns (34.083%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE                         0.000     0.000 r  count_mod/count_reg[3]/C
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  count_mod/count_reg[3]/Q
                         net (fo=9, routed)           0.693     1.006    seg_dec/Q[3]
    SLICE_X0Y74          LUT4 (Prop_lut4_I0_O)        0.211     1.217 r  seg_dec/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.210     2.427    seg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.156     5.583 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.583    seg[4]
    P15                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_inc
                            (input port)
  Destination:            debounce_inc/count_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.163ns  (logic 1.422ns (44.946%)  route 1.741ns (55.054%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn_inc (IN)
                         net (fo=0)                   0.000     0.000    btn_inc
    N17                  IBUF (Prop_ibuf_I_O)         1.325     1.325 r  btn_inc_IBUF_inst/O
                         net (fo=3, routed)           1.065     2.390    debounce_inc/btn_inc_IBUF
    SLICE_X0Y79          LUT2 (Prop_lut2_I0_O)        0.097     2.487 r  debounce_inc/count[0]_i_1/O
                         net (fo=20, routed)          0.676     3.163    debounce_inc/count[0]_i_1_n_0
    SLICE_X1Y79          FDRE                                         r  debounce_inc/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_inc
                            (input port)
  Destination:            debounce_inc/count_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.163ns  (logic 1.422ns (44.946%)  route 1.741ns (55.054%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn_inc (IN)
                         net (fo=0)                   0.000     0.000    btn_inc
    N17                  IBUF (Prop_ibuf_I_O)         1.325     1.325 r  btn_inc_IBUF_inst/O
                         net (fo=3, routed)           1.065     2.390    debounce_inc/btn_inc_IBUF
    SLICE_X0Y79          LUT2 (Prop_lut2_I0_O)        0.097     2.487 r  debounce_inc/count[0]_i_1/O
                         net (fo=20, routed)          0.676     3.163    debounce_inc/count[0]_i_1_n_0
    SLICE_X1Y79          FDRE                                         r  debounce_inc/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_inc
                            (input port)
  Destination:            debounce_inc/count_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.163ns  (logic 1.422ns (44.946%)  route 1.741ns (55.054%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn_inc (IN)
                         net (fo=0)                   0.000     0.000    btn_inc
    N17                  IBUF (Prop_ibuf_I_O)         1.325     1.325 r  btn_inc_IBUF_inst/O
                         net (fo=3, routed)           1.065     2.390    debounce_inc/btn_inc_IBUF
    SLICE_X0Y79          LUT2 (Prop_lut2_I0_O)        0.097     2.487 r  debounce_inc/count[0]_i_1/O
                         net (fo=20, routed)          0.676     3.163    debounce_inc/count[0]_i_1_n_0
    SLICE_X1Y79          FDRE                                         r  debounce_inc/count_reg[6]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 debounce_inc/button_state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_mod/count_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.141ns (43.594%)  route 0.182ns (56.406%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE                         0.000     0.000 r  debounce_inc/button_state_reg/C
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  debounce_inc/button_state_reg/Q
                         net (fo=6, routed)           0.182     0.323    count_mod/E[0]
    SLICE_X0Y76          FDRE                                         r  count_mod/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_inc/button_state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_mod/count_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.141ns (43.594%)  route 0.182ns (56.406%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE                         0.000     0.000 r  debounce_inc/button_state_reg/C
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  debounce_inc/button_state_reg/Q
                         net (fo=6, routed)           0.182     0.323    count_mod/E[0]
    SLICE_X0Y76          FDRE                                         r  count_mod/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_inc/button_state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_mod/count_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.141ns (43.594%)  route 0.182ns (56.406%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE                         0.000     0.000 r  debounce_inc/button_state_reg/C
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  debounce_inc/button_state_reg/Q
                         net (fo=6, routed)           0.182     0.323    count_mod/E[0]
    SLICE_X0Y76          FDRE                                         r  count_mod/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_inc/button_state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_mod/count_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.141ns (43.594%)  route 0.182ns (56.406%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE                         0.000     0.000 r  debounce_inc/button_state_reg/C
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  debounce_inc/button_state_reg/Q
                         net (fo=6, routed)           0.182     0.323    count_mod/E[0]
    SLICE_X0Y76          FDRE                                         r  count_mod/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_rst/button_state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_mod/count_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.141ns (42.413%)  route 0.191ns (57.587%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE                         0.000     0.000 r  debounce_rst/button_state_reg/C
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  debounce_rst/button_state_reg/Q
                         net (fo=6, routed)           0.191     0.332    count_mod/SR[0]
    SLICE_X0Y76          FDRE                                         r  count_mod/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_rst/button_state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_mod/count_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.141ns (42.413%)  route 0.191ns (57.587%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE                         0.000     0.000 r  debounce_rst/button_state_reg/C
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  debounce_rst/button_state_reg/Q
                         net (fo=6, routed)           0.191     0.332    count_mod/SR[0]
    SLICE_X0Y76          FDRE                                         r  count_mod/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_rst/button_state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_mod/count_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.141ns (42.413%)  route 0.191ns (57.587%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE                         0.000     0.000 r  debounce_rst/button_state_reg/C
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  debounce_rst/button_state_reg/Q
                         net (fo=6, routed)           0.191     0.332    count_mod/SR[0]
    SLICE_X0Y76          FDRE                                         r  count_mod/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_rst/button_state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_mod/count_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.141ns (42.413%)  route 0.191ns (57.587%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE                         0.000     0.000 r  debounce_rst/button_state_reg/C
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  debounce_rst/button_state_reg/Q
                         net (fo=6, routed)           0.191     0.332    count_mod/SR[0]
    SLICE_X0Y76          FDRE                                         r  count_mod/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_inc/count_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debounce_inc/count_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.249ns (68.841%)  route 0.113ns (31.159%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE                         0.000     0.000 r  debounce_inc/count_reg[11]/C
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  debounce_inc/count_reg[11]/Q
                         net (fo=2, routed)           0.113     0.254    debounce_inc/count_reg[11]
    SLICE_X1Y80          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.362 r  debounce_inc/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.362    debounce_inc/count_reg[8]_i_1_n_4
    SLICE_X1Y80          FDRE                                         r  debounce_inc/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_inc/count_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debounce_inc/count_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.249ns (68.841%)  route 0.113ns (31.159%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE                         0.000     0.000 r  debounce_inc/count_reg[19]/C
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  debounce_inc/count_reg[19]/Q
                         net (fo=2, routed)           0.113     0.254    debounce_inc/count_reg[19]
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.362 r  debounce_inc/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.362    debounce_inc/count_reg[16]_i_1_n_4
    SLICE_X1Y82          FDRE                                         r  debounce_inc/count_reg[19]/D
  -------------------------------------------------------------------    -------------------





