0.6
2017.4
Dec 15 2017
21:07:18
D:/vivado_projects/Computer-composition-principle-experiment/Controller/Controller.srcs/sim_1/new/top_tb.v,1700451698,verilog,,,,top_tb,,,,,,,,
D:/vivado_projects/Computer-composition-principle-experiment/Controller/Controller.srcs/sources_1/ip/Ins_Rom/Ins_Rom_sim_netlist.v,1700746897,verilog,,D:/vivado_projects/Computer-composition-principle-experiment/Controller/Controller.srcs/sources_1/new/PC.v,,Ins_Rom;Ins_Rom_blk_mem_gen_generic_cstr;Ins_Rom_blk_mem_gen_prim_width;Ins_Rom_blk_mem_gen_prim_wrapper_init;Ins_Rom_blk_mem_gen_top;Ins_Rom_blk_mem_gen_v8_4_1;Ins_Rom_blk_mem_gen_v8_4_1_synth;glbl,,,,,,,,
D:/vivado_projects/Computer-composition-principle-experiment/Controller/Controller.srcs/sources_1/new/PC.v,1700452344,verilog,,D:/vivado_projects/Computer-composition-principle-experiment/Controller/Controller.srcs/sources_1/new/adder.v,,PC,,,,,,,,
D:/vivado_projects/Computer-composition-principle-experiment/Controller/Controller.srcs/sources_1/new/adder.v,1700380956,verilog,,D:/vivado_projects/Computer-composition-principle-experiment/Controller/Controller.srcs/sources_1/new/aludec.v,,adder,,,,,,,,
,,,,D:/vivado_projects/Computer-composition-principle-experiment/Controller/Controller.srcs/sources_1/new/clk_div.v,,aludec,,,,,,,,
D:/vivado_projects/Computer-composition-principle-experiment/Controller/Controller.srcs/sources_1/new/clk_div.v,1700380788,verilog,,D:/vivado_projects/Computer-composition-principle-experiment/Controller/Controller.srcs/sources_1/new/controller.v,,clk_div,,,,,,,,
,,,,D:/vivado_projects/Computer-composition-principle-experiment/Controller/Controller.srcs/sources_1/new/display.v,,controller,,,,,,,,
D:/vivado_projects/Computer-composition-principle-experiment/Controller/Controller.srcs/sources_1/new/display.v,1700449827,verilog,,D:/vivado_projects/Computer-composition-principle-experiment/Controller/Controller.srcs/sources_1/new/maindec.v,,display,,,,,,,,
,,,,D:/vivado_projects/Computer-composition-principle-experiment/Controller/Controller.srcs/sources_1/new/seg7.v,,maindec,,,,,,,,
D:/vivado_projects/Computer-composition-principle-experiment/Controller/Controller.srcs/sources_1/new/seg7.v,1700121626,verilog,,D:/vivado_projects/Computer-composition-principle-experiment/Controller/Controller.srcs/sources_1/new/top.v,,seg7,,,,,,,,
D:/vivado_projects/Computer-composition-principle-experiment/Controller/Controller.srcs/sources_1/new/top.v,1700451801,verilog,,D:/vivado_projects/Computer-composition-principle-experiment/Controller/Controller.srcs/sim_1/new/top_tb.v,,top,,,,,,,,
