
BootloaderCDC.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000098  00800100  00007f4c  00000fe0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000f4c  00007000  00007000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000001a  00800198  00800198  00001078  2**0
                  ALLOC
  3 .debug_aranges 000002a0  00000000  00000000  00001078  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 0000074d  00000000  00000000  00001318  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00003ae6  00000000  00000000  00001a65  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000f9b  00000000  00000000  0000554b  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00003692  00000000  00000000  000064e6  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000003e0  00000000  00000000  00009b78  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000019a4  00000000  00000000  00009f58  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00002077  00000000  00000000  0000b8fc  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000002d8  00000000  00000000  0000d973  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00007000 <__vectors>:

	return Endpoint_IsConfigured();
}

void Endpoint_ClearEndpoints(void)
{
    7000:	55 c0       	rjmp	.+170    	; 0x70ac <__ctors_end>
	#if defined(USB_CAN_BE_BOTH)
	USB_CurrentMode = USB_MODE_None;
	#endif

	USB_IsInitialized = false;
}
    7002:	00 00       	nop
uint8_t TEMPLATE_FUNC_NAME (const void* Buffer,
                            uint16_t Length)
{
    7004:	6e c0       	rjmp	.+220    	; 0x70e2 <__bad_interrupt>
    7006:	00 00       	nop
    7008:	6c c0       	rjmp	.+216    	; 0x70e2 <__bad_interrupt>
    700a:	00 00       	nop
    700c:	6a c0       	rjmp	.+212    	; 0x70e2 <__bad_interrupt>
    700e:	00 00       	nop
    7010:	68 c0       	rjmp	.+208    	; 0x70e2 <__bad_interrupt>
    7012:	00 00       	nop
    7014:	66 c0       	rjmp	.+204    	; 0x70e2 <__bad_interrupt>
    7016:	00 00       	nop
    7018:	64 c0       	rjmp	.+200    	; 0x70e2 <__bad_interrupt>
    701a:	00 00       	nop
    701c:	62 c0       	rjmp	.+196    	; 0x70e2 <__bad_interrupt>
    701e:	00 00       	nop
    7020:	60 c0       	rjmp	.+192    	; 0x70e2 <__bad_interrupt>
    7022:	00 00       	nop
    7024:	5e c0       	rjmp	.+188    	; 0x70e2 <__bad_interrupt>
    7026:	00 00       	nop
    7028:	02 c5       	rjmp	.+2564   	; 0x7a2e <__vector_10>
    702a:	00 00       	nop
    702c:	5a c0       	rjmp	.+180    	; 0x70e2 <__bad_interrupt>
    702e:	00 00       	nop
    7030:	58 c0       	rjmp	.+176    	; 0x70e2 <__bad_interrupt>
    7032:	00 00       	nop
    7034:	56 c0       	rjmp	.+172    	; 0x70e2 <__bad_interrupt>
    7036:	00 00       	nop
    7038:	54 c0       	rjmp	.+168    	; 0x70e2 <__bad_interrupt>
    703a:	00 00       	nop
    703c:	52 c0       	rjmp	.+164    	; 0x70e2 <__bad_interrupt>
    703e:	00 00       	nop
    7040:	50 c0       	rjmp	.+160    	; 0x70e2 <__bad_interrupt>
    7042:	00 00       	nop
    7044:	cb c0       	rjmp	.+406    	; 0x71dc <__vector_17>
    7046:	00 00       	nop
    7048:	4c c0       	rjmp	.+152    	; 0x70e2 <__bad_interrupt>
    704a:	00 00       	nop
    704c:	4a c0       	rjmp	.+148    	; 0x70e2 <__bad_interrupt>
    704e:	00 00       	nop
    7050:	48 c0       	rjmp	.+144    	; 0x70e2 <__bad_interrupt>
    7052:	00 00       	nop
    7054:	46 c0       	rjmp	.+140    	; 0x70e2 <__bad_interrupt>
    7056:	00 00       	nop
    7058:	44 c0       	rjmp	.+136    	; 0x70e2 <__bad_interrupt>
    705a:	00 00       	nop
    705c:	42 c0       	rjmp	.+132    	; 0x70e2 <__bad_interrupt>
    705e:	00 00       	nop
    7060:	40 c0       	rjmp	.+128    	; 0x70e2 <__bad_interrupt>
    7062:	00 00       	nop
    7064:	3e c0       	rjmp	.+124    	; 0x70e2 <__bad_interrupt>
    7066:	00 00       	nop
    7068:	3c c0       	rjmp	.+120    	; 0x70e2 <__bad_interrupt>
    706a:	00 00       	nop
    706c:	3a c0       	rjmp	.+116    	; 0x70e2 <__bad_interrupt>
    706e:	00 00       	nop
    7070:	38 c0       	rjmp	.+112    	; 0x70e2 <__bad_interrupt>
    7072:	00 00       	nop
    7074:	36 c0       	rjmp	.+108    	; 0x70e2 <__bad_interrupt>
    7076:	00 00       	nop
    7078:	34 c0       	rjmp	.+104    	; 0x70e2 <__bad_interrupt>
    707a:	00 00       	nop
    707c:	32 c0       	rjmp	.+100    	; 0x70e2 <__bad_interrupt>
    707e:	00 00       	nop
    7080:	30 c0       	rjmp	.+96     	; 0x70e2 <__bad_interrupt>
    7082:	00 00       	nop
    7084:	2e c0       	rjmp	.+92     	; 0x70e2 <__bad_interrupt>
    7086:	00 00       	nop
    7088:	2c c0       	rjmp	.+88     	; 0x70e2 <__bad_interrupt>
    708a:	00 00       	nop
    708c:	2a c0       	rjmp	.+84     	; 0x70e2 <__bad_interrupt>
    708e:	00 00       	nop
    7090:	28 c0       	rjmp	.+80     	; 0x70e2 <__bad_interrupt>
    7092:	00 00       	nop
    7094:	26 c0       	rjmp	.+76     	; 0x70e2 <__bad_interrupt>
    7096:	00 00       	nop
    7098:	24 c0       	rjmp	.+72     	; 0x70e2 <__bad_interrupt>
    709a:	00 00       	nop
    709c:	22 c0       	rjmp	.+68     	; 0x70e2 <__bad_interrupt>
    709e:	00 00       	nop
    70a0:	20 c0       	rjmp	.+64     	; 0x70e2 <__bad_interrupt>
    70a2:	00 00       	nop
    70a4:	1e c0       	rjmp	.+60     	; 0x70e2 <__bad_interrupt>
    70a6:	00 00       	nop
    70a8:	1c c0       	rjmp	.+56     	; 0x70e2 <__bad_interrupt>
    70aa:	00 00       	nop

000070ac <__ctors_end>:
    70ac:	11 24       	eor	r1, r1
    70ae:	1f be       	out	0x3f, r1	; 63
    70b0:	cf ef       	ldi	r28, 0xFF	; 255
    70b2:	da e0       	ldi	r29, 0x0A	; 10
    70b4:	de bf       	out	0x3e, r29	; 62
    70b6:	cd bf       	out	0x3d, r28	; 61

000070b8 <__do_copy_data>:
    70b8:	11 e0       	ldi	r17, 0x01	; 1
    70ba:	a0 e0       	ldi	r26, 0x00	; 0
    70bc:	b1 e0       	ldi	r27, 0x01	; 1
    70be:	ec e4       	ldi	r30, 0x4C	; 76
    70c0:	ff e7       	ldi	r31, 0x7F	; 127
    70c2:	02 c0       	rjmp	.+4      	; 0x70c8 <.do_copy_data_start>

000070c4 <.do_copy_data_loop>:
    70c4:	05 90       	lpm	r0, Z+
    70c6:	0d 92       	st	X+, r0

000070c8 <.do_copy_data_start>:
    70c8:	a8 39       	cpi	r26, 0x98	; 152
    70ca:	b1 07       	cpc	r27, r17
    70cc:	d9 f7       	brne	.-10     	; 0x70c4 <.do_copy_data_loop>

000070ce <__do_clear_bss>:
    70ce:	11 e0       	ldi	r17, 0x01	; 1
    70d0:	a8 e9       	ldi	r26, 0x98	; 152
    70d2:	b1 e0       	ldi	r27, 0x01	; 1
    70d4:	01 c0       	rjmp	.+2      	; 0x70d8 <.do_clear_bss_start>

000070d6 <.do_clear_bss_loop>:
    70d6:	1d 92       	st	X+, r1

000070d8 <.do_clear_bss_start>:
    70d8:	a2 3b       	cpi	r26, 0xB2	; 178
    70da:	b1 07       	cpc	r27, r17
    70dc:	e1 f7       	brne	.-8      	; 0x70d6 <.do_clear_bss_loop>
    70de:	cd d3       	rcall	.+1946   	; 0x787a <main>
    70e0:	33 c7       	rjmp	.+3686   	; 0x7f48 <_exit>

000070e2 <__bad_interrupt>:
    70e2:	8e cf       	rjmp	.-228    	; 0x7000 <__vectors>

000070e4 <ResetHardware>:
{
	// no USB_Shutdown() call, because we want to keep the CDC open
	
	//USB_ResetInterface();
	/* Relocate the interrupt vector table back to the application section */
	MCUCR = (1 << IVCE);
    70e4:	81 e0       	ldi	r24, 0x01	; 1
    70e6:	85 bf       	out	0x35, r24	; 53
	MCUCR = 0;
    70e8:	15 be       	out	0x35, r1	; 53

	/* Re-enable RWW section */
	boot_rww_enable();
    70ea:	81 e1       	ldi	r24, 0x11	; 17
    70ec:	80 93 57 00 	sts	0x0057, r24
    70f0:	e8 95       	spm
	
	#ifdef _COLD_JUMP_
		USB_ShutDown();
	#endif
}
    70f2:	08 95       	ret

000070f4 <Bootloader_StartUserApp>:
		AppPtr_t AppStartPtr = (AppPtr_t)0x0000;

		#ifdef _HOT_JUMP_
		#warning "Using hot start mode. The bootloader wont close the CDC afeter downloading the software."
    /* Set GPIOR registers to a magic key that will be read by the user application */
    GPIOR0 = 0xDC;
    70f4:	8c ed       	ldi	r24, 0xDC	; 220
    70f6:	8e bb       	out	0x1e, r24	; 30
    GPIOR1 = 0xA6;
    70f8:	86 ea       	ldi	r24, 0xA6	; 166
    70fa:	8a bd       	out	0x2a, r24	; 42
		#warning "Using cold start mode. The bootloader will close the CDC afeter downloading the software."
		GPIOR0 = 0x00;
    GPIOR1 = 0x00;
		#endif

    AppStartPtr();
    70fc:	e0 e0       	ldi	r30, 0x00	; 0
    70fe:	f0 e0       	ldi	r31, 0x00	; 0
    7100:	09 95       	icall

00007102 <FetchNextCommandByte>:
			 */
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UENUM = EndpointNumber;
    7102:	84 e0       	ldi	r24, 0x04	; 4
    7104:	80 93 e9 00 	sts	0x00E9, r24
    7108:	0d c0       	rjmp	.+26     	; 0x7124 <FetchNextCommandByte+0x22>
			 */
			static inline void Endpoint_ClearOUT(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearOUT(void)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UEINTX &= ~((1 << RXOUTI) | (1 << FIFOCON));
    710a:	80 91 e8 00 	lds	r24, 0x00E8
    710e:	8b 77       	andi	r24, 0x7B	; 123
    7110:	80 93 e8 00 	sts	0x00E8, r24
    7114:	03 c0       	rjmp	.+6      	; 0x711c <FetchNextCommandByte+0x1a>
	{
		Endpoint_ClearOUT();

		while (!(Endpoint_IsOUTReceived()))
		{
			if (USB_DeviceState == DEVICE_STATE_Unattached)
    7116:	8e b3       	in	r24, 0x1e	; 30
    7118:	88 23       	and	r24, r24
    711a:	51 f0       	breq	.+20     	; 0x7130 <FetchNextCommandByte+0x2e>
			 *  \return Boolean true if current endpoint is has received an OUT packet, false otherwise.
			 */
			static inline bool Endpoint_IsOUTReceived(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsOUTReceived(void)
			{
				return ((UEINTX & (1 << RXOUTI)) ? true : false);
    711c:	80 91 e8 00 	lds	r24, 0x00E8
	/* If OUT endpoint empty, clear it and wait for the next packet from the host */
	while (!(Endpoint_IsReadWriteAllowed()))
	{
		Endpoint_ClearOUT();

		while (!(Endpoint_IsOUTReceived()))
    7120:	82 ff       	sbrs	r24, 2
    7122:	f9 cf       	rjmp	.-14     	; 0x7116 <FetchNextCommandByte+0x14>
			 *  \return Boolean true if the currently selected endpoint may be read from or written to, depending on its direction.
			 */
			static inline bool Endpoint_IsReadWriteAllowed(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsReadWriteAllowed(void)
			{
				return ((UEINTX & (1 << RWAL)) ? true : false);
    7124:	80 91 e8 00 	lds	r24, 0x00E8
{
	/* Select the OUT endpoint so that the next data byte can be read */
	Endpoint_SelectEndpoint(CDC_RX_EPNUM);
	
	/* If OUT endpoint empty, clear it and wait for the next packet from the host */
	while (!(Endpoint_IsReadWriteAllowed()))
    7128:	85 ff       	sbrs	r24, 5
    712a:	ef cf       	rjmp	.-34     	; 0x710a <FetchNextCommandByte+0x8>
			 *  \return Next byte in the currently selected endpoint's FIFO buffer.
			 */
			static inline uint8_t Endpoint_Read_Byte(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline uint8_t Endpoint_Read_Byte(void)
			{
				return UEDATX;
    712c:	80 91 f1 00 	lds	r24, 0x00F1
		}
	}
	
	/* Fetch the next byte from the OUT endpoint */
	return Endpoint_Read_Byte();
}
    7130:	08 95       	ret

00007132 <WriteNextResponseByte>:
 *  bank when full ready for the next byte in the packet to the host.
 *
 *  \param[in] Response  Next response byte to send to the host
 */
static void WriteNextResponseByte(const uint8_t Response)
{
    7132:	98 2f       	mov	r25, r24
			 */
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UENUM = EndpointNumber;
    7134:	83 e0       	ldi	r24, 0x03	; 3
    7136:	80 93 e9 00 	sts	0x00E9, r24
			 *  \return Boolean true if the currently selected endpoint may be read from or written to, depending on its direction.
			 */
			static inline bool Endpoint_IsReadWriteAllowed(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsReadWriteAllowed(void)
			{
				return ((UEINTX & (1 << RWAL)) ? true : false);
    713a:	80 91 e8 00 	lds	r24, 0x00E8
	/* Select the IN endpoint so that the next data byte can be written */
	Endpoint_SelectEndpoint(CDC_TX_EPNUM);
	
	/* If IN endpoint full, clear it and wait until ready for the next packet to the host */
	if (!(Endpoint_IsReadWriteAllowed()))
    713e:	85 fd       	sbrc	r24, 5
    7140:	0d c0       	rjmp	.+26     	; 0x715c <WriteNextResponseByte+0x2a>
			 */
			static inline void Endpoint_ClearIN(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearIN(void)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UEINTX &= ~((1 << TXINI) | (1 << FIFOCON));
    7142:	80 91 e8 00 	lds	r24, 0x00E8
    7146:	8e 77       	andi	r24, 0x7E	; 126
    7148:	80 93 e8 00 	sts	0x00E8, r24
    714c:	03 c0       	rjmp	.+6      	; 0x7154 <WriteNextResponseByte+0x22>
	{
		Endpoint_ClearIN();
		
		while (!(Endpoint_IsINReady()))
		{
			if (USB_DeviceState == DEVICE_STATE_Unattached)
    714e:	8e b3       	in	r24, 0x1e	; 30
    7150:	88 23       	and	r24, r24
    7152:	31 f0       	breq	.+12     	; 0x7160 <WriteNextResponseByte+0x2e>
			 *  \return Boolean true if the current endpoint is ready for an IN packet, false otherwise.
			 */
			static inline bool Endpoint_IsINReady(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsINReady(void)
			{
				return ((UEINTX & (1 << TXINI)) ? true : false);
    7154:	80 91 e8 00 	lds	r24, 0x00E8
	/* If IN endpoint full, clear it and wait until ready for the next packet to the host */
	if (!(Endpoint_IsReadWriteAllowed()))
	{
		Endpoint_ClearIN();
		
		while (!(Endpoint_IsINReady()))
    7158:	80 ff       	sbrs	r24, 0
    715a:	f9 cf       	rjmp	.-14     	; 0x714e <WriteNextResponseByte+0x1c>
			 *  \param[in] Byte  Next byte to write into the the currently selected endpoint's FIFO buffer.
			 */
			static inline void Endpoint_Write_Byte(const uint8_t Byte) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_Write_Byte(const uint8_t Byte)
			{
				UEDATX = Byte;
    715c:	90 93 f1 00 	sts	0x00F1, r25
    7160:	08 95       	ret

00007162 <initDisplay>:
}
*/

 void initDisplay(){
	//Set columns as outputs
	C1_DDR |= (1<<C1);
    7162:	20 9a       	sbi	0x04, 0	; 4
	C2_DDR |= (1<<C2);
    7164:	27 9a       	sbi	0x04, 7	; 4
	C3_DDR |= (1<<C3);
    7166:	50 9a       	sbi	0x0a, 0	; 10
	C4_DDR |= (1<<C4);
    7168:	51 9a       	sbi	0x0a, 1	; 10
	C5_DDR |= (1<<C5);
    716a:	54 9a       	sbi	0x0a, 4	; 10
	C6_DDR |= (1<<C6);
    716c:	57 9a       	sbi	0x0a, 7	; 10
	C7_DDR |= (1<<C7);
    716e:	3e 9a       	sbi	0x07, 6	; 7
	C8_DDR |= (1<<C8);
    7170:	80 9a       	sbi	0x10, 0	; 16

	//Set MUX selector lines for rows as outputs
	R0_DDR |= (1<<R0);
    7172:	21 9a       	sbi	0x04, 1	; 4
	R1_DDR |= (1<<R1);
    7174:	22 9a       	sbi	0x04, 2	; 4
	R2_DDR |= (1<<R2);
    7176:	23 9a       	sbi	0x04, 3	; 4

	//Clear all Columns	
	C1_PORT &=~ (1<<C1);
    7178:	28 98       	cbi	0x05, 0	; 5
	C2_PORT &=~ (1<<C2);
    717a:	2f 98       	cbi	0x05, 7	; 5
	C3_PORT &=~ (1<<C3);
    717c:	58 98       	cbi	0x0b, 0	; 11
	C4_PORT &=~ (1<<C4);
    717e:	59 98       	cbi	0x0b, 1	; 11
	C5_PORT &=~ (1<<C5);
    7180:	5c 98       	cbi	0x0b, 4	; 11
	C6_PORT &=~ (1<<C6);
    7182:	5f 98       	cbi	0x0b, 7	; 11
	C7_PORT &=~ (1<<C7);
    7184:	46 98       	cbi	0x08, 6	; 8
	C8_PORT &=~ (1<<C8);
    7186:	88 98       	cbi	0x11, 0	; 17

	// Activate row 1
	R0_PORT &=~ (1<<R0);
    7188:	29 98       	cbi	0x05, 1	; 5
	R1_PORT &=~ (1<<R1);
    718a:	2a 98       	cbi	0x05, 2	; 5
	R2_PORT &=~ (1<<R2);
    718c:	2b 98       	cbi	0x05, 3	; 5

	//Timer 1 setup

	// Clear registers
	TCCR1B = 0;
    718e:	e1 e8       	ldi	r30, 0x81	; 129
    7190:	f0 e0       	ldi	r31, 0x00	; 0
    7192:	10 82       	st	Z, r1
	TCCR1A = 0;
    7194:	a0 e8       	ldi	r26, 0x80	; 128
    7196:	b0 e0       	ldi	r27, 0x00	; 0
    7198:	1c 92       	st	X, r1

	// Set prescaler
	TCCR1B |= (1 << CS10);
    719a:	80 81       	ld	r24, Z
    719c:	81 60       	ori	r24, 0x01	; 1
    719e:	80 83       	st	Z, r24
	TCCR1B &=~(1 << CS11);
    71a0:	80 81       	ld	r24, Z
    71a2:	8d 7f       	andi	r24, 0xFD	; 253
    71a4:	80 83       	st	Z, r24
	TCCR1B &=~(1 << CS12);
    71a6:	80 81       	ld	r24, Z
    71a8:	8b 7f       	andi	r24, 0xFB	; 251
    71aa:	80 83       	st	Z, r24

	// Set Timer 1 in CTC MODE
	TCCR1A &=~(1<<WGM10);
    71ac:	8c 91       	ld	r24, X
    71ae:	8e 7f       	andi	r24, 0xFE	; 254
    71b0:	8c 93       	st	X, r24
	TCCR1A &=~(1<<WGM11);
    71b2:	8c 91       	ld	r24, X
    71b4:	8d 7f       	andi	r24, 0xFD	; 253
    71b6:	8c 93       	st	X, r24
	TCCR1B |= (1<<WGM12);
    71b8:	80 81       	ld	r24, Z
    71ba:	88 60       	ori	r24, 0x08	; 8
    71bc:	80 83       	st	Z, r24
	TCCR1B &=~(1<<WGM13);
    71be:	80 81       	ld	r24, Z
    71c0:	8f 7e       	andi	r24, 0xEF	; 239
    71c2:	80 83       	st	Z, r24

	// Compare Register
	OCR1A = 0x7FFF;
    71c4:	8f ef       	ldi	r24, 0xFF	; 255
    71c6:	9f e7       	ldi	r25, 0x7F	; 127
    71c8:	90 93 89 00 	sts	0x0089, r25
    71cc:	80 93 88 00 	sts	0x0088, r24
	// Maximum OCR1A value for smooth video: 0x9FFF
	// Any higher OCR1A value will show flickr on the screen
	// Any lower value will be nice, but maybe very CPU consuming

	//Enable timer 1 interrupt
	TIMSK1 |= (1 << OCIE1A);
    71d0:	ef e6       	ldi	r30, 0x6F	; 111
    71d2:	f0 e0       	ldi	r31, 0x00	; 0
    71d4:	80 81       	ld	r24, Z
    71d6:	82 60       	ori	r24, 0x02	; 2
    71d8:	80 83       	st	Z, r24
}
    71da:	08 95       	ret

000071dc <__vector_17>:


ISR(TIMER1_COMPA_vect){	
    71dc:	1f 92       	push	r1
    71de:	0f 92       	push	r0
    71e0:	0f b6       	in	r0, 0x3f	; 63
    71e2:	0f 92       	push	r0
    71e4:	11 24       	eor	r1, r1
    71e6:	2f 93       	push	r18
    71e8:	8f 93       	push	r24
    71ea:	9f 93       	push	r25
    71ec:	ef 93       	push	r30
    71ee:	ff 93       	push	r31
		static int ovfcount=0;
		uint8_t buffer;
		
		//=======================================================
		//Drawing
		if (start!=0){
    71f0:	80 91 98 01 	lds	r24, 0x0198
    71f4:	88 23       	and	r24, r24
    71f6:	e1 f0       	breq	.+56     	; 0x7230 <__vector_17+0x54>
			if ((ovfcount++)==25){
    71f8:	80 91 99 01 	lds	r24, 0x0199
    71fc:	90 91 9a 01 	lds	r25, 0x019A
    7200:	01 96       	adiw	r24, 0x01	; 1
    7202:	90 93 9a 01 	sts	0x019A, r25
    7206:	80 93 99 01 	sts	0x0199, r24
    720a:	01 97       	sbiw	r24, 0x01	; 1
    720c:	49 97       	sbiw	r24, 0x19	; 25
    720e:	81 f4       	brne	.+32     	; 0x7230 <__vector_17+0x54>
				
				buffer = screenMem[7];
    7210:	90 91 a7 01 	lds	r25, 0x01A7
    7214:	e6 ea       	ldi	r30, 0xA6	; 166
    7216:	f1 e0       	ldi	r31, 0x01	; 1
				
				for (i=7;i>=1;i--){
					screenMem[i] = screenMem[i-1];
    7218:	80 81       	ld	r24, Z
    721a:	81 83       	std	Z+1, r24	; 0x01
    721c:	31 97       	sbiw	r30, 0x01	; 1
		if (start!=0){
			if ((ovfcount++)==25){
				
				buffer = screenMem[7];
				
				for (i=7;i>=1;i--){
    721e:	81 e0       	ldi	r24, 0x01	; 1
    7220:	ef 39       	cpi	r30, 0x9F	; 159
    7222:	f8 07       	cpc	r31, r24
    7224:	c9 f7       	brne	.-14     	; 0x7218 <__vector_17+0x3c>
					screenMem[i] = screenMem[i-1];
				}
				screenMem[0] = buffer;
    7226:	91 83       	std	Z+1, r25	; 0x01
				
				ovfcount = 0;
    7228:	10 92 9a 01 	sts	0x019A, r1
    722c:	10 92 99 01 	sts	0x0199, r1
		//=======================================================
		
		// Display
    //Shut down all rows and columns
    //R1_PORT = 0xFF;
    C1_PORT &= ~(1<<C1);
    7230:	28 98       	cbi	0x05, 0	; 5
    C2_PORT &= ~(1<<C2);
    7232:	2f 98       	cbi	0x05, 7	; 5
    C3_PORT &= ~(1<<C3);
    7234:	58 98       	cbi	0x0b, 0	; 11
    C4_PORT &= ~(1<<C4);
    7236:	59 98       	cbi	0x0b, 1	; 11
    C5_PORT &= ~(1<<C5);
    7238:	5c 98       	cbi	0x0b, 4	; 11
    C6_PORT &= ~(1<<C6);
    723a:	5f 98       	cbi	0x0b, 7	; 11
    C7_PORT &= ~(1<<C7);
    723c:	46 98       	cbi	0x08, 6	; 8
    C8_PORT &= ~(1<<C8);
    723e:	88 98       	cbi	0x11, 0	; 17

    //Next row
    activeRow = (activeRow+1) % memSize;
    7240:	80 91 9b 01 	lds	r24, 0x019B
    7244:	90 e0       	ldi	r25, 0x00	; 0
    7246:	01 96       	adiw	r24, 0x01	; 1
    7248:	87 70       	andi	r24, 0x07	; 7
    724a:	90 70       	andi	r25, 0x00	; 0
    724c:	80 93 9b 01 	sts	0x019B, r24
		{
				row = screenMem[activeRow];
		}
		else if (screenOrientation==1)
		{
			row = screenMem[(memSize-1) - activeRow];
    7250:	e7 ea       	ldi	r30, 0xA7	; 167
    7252:	f1 e0       	ldi	r31, 0x01	; 1
    7254:	e8 1b       	sub	r30, r24
    7256:	f9 0b       	sbc	r31, r25
    7258:	e0 81       	ld	r30, Z
		}
	
    //Output all columns, switch leds on.

    //Column 1
    if ((row & 0x80) == 0x80)
    725a:	e7 fd       	sbrc	r30, 7
    {
    	if (screenOrientation==0)
        	C1_PORT |= (1<<C1);
        else
        	C8_PORT |= (1<<C8);
    725c:	88 9a       	sbi	0x11, 0	; 17
    }
    //Column 2
    if ((row & 0x40) == 0x40)
    725e:	e6 fd       	sbrc	r30, 6
    {
    	if (screenOrientation==0)
        	C2_PORT |= (1<<C2);
        else
        	C7_PORT |= (1<<C7);
    7260:	46 9a       	sbi	0x08, 6	; 8
    }
    //Column 3
    if ((row & 0x20) == 0x20)
    7262:	e5 fd       	sbrc	r30, 5
    {
    	if (screenOrientation==0)
        	C3_PORT |= (1<<C3);
        else
        	C6_PORT |= (1<<C6);
    7264:	5f 9a       	sbi	0x0b, 7	; 11
    }
    //Column 4
    if ((row & 0x10) == 0x10)
    7266:	e4 fd       	sbrc	r30, 4
    {
    	if (screenOrientation==0)
        	C4_PORT |= (1<<C4);
        else
        	C5_PORT |= (1<<C5);
    7268:	5c 9a       	sbi	0x0b, 4	; 11
    }
    //Column 5
    if ((row & 0x08) == 0x08)
    726a:	e3 fd       	sbrc	r30, 3
    {
    	if (screenOrientation==0)
        	C5_PORT |= (1<<C5);
        else
        	C4_PORT |= (1<<C4);
    726c:	59 9a       	sbi	0x0b, 1	; 11
    }
    //Column 6
    if ((row & 0x04) == 0x04)
    726e:	e2 fd       	sbrc	r30, 2
    {
    	if (screenOrientation==0)
        	C6_PORT |= (1<<C6);
        else
        	C3_PORT |= (1<<C3);
    7270:	58 9a       	sbi	0x0b, 0	; 11
    }
    //Column 7
    if ((row & 0x02) == 0x02)
    7272:	e1 fd       	sbrc	r30, 1
    {
    	if (screenOrientation==0)
        	C7_PORT |= (1<<C7);
        else
        	C2_PORT |= (1<<C2);
    7274:	2f 9a       	sbi	0x05, 7	; 5
    }
    //Column 8
    if ((row & 0x01) == 0x01)
    7276:	e0 fd       	sbrc	r30, 0
    {
    	if (screenOrientation==0)
        	C8_PORT |= (1<<C8);
        else
        	C1_PORT |= (1<<C1);
    7278:	28 9a       	sbi	0x05, 0	; 5
    }


		if (activeRow & 0x01) {
    727a:	80 ff       	sbrs	r24, 0
    727c:	02 c0       	rjmp	.+4      	; 0x7282 <__vector_17+0xa6>
			R0_PORT |= (1<<R0);
    727e:	29 9a       	sbi	0x05, 1	; 5
    7280:	01 c0       	rjmp	.+2      	; 0x7284 <__vector_17+0xa8>
		}else{
			R0_PORT &=~(1<<R0);
    7282:	29 98       	cbi	0x05, 1	; 5
		}

		if (activeRow & 0x02) {
    7284:	81 ff       	sbrs	r24, 1
    7286:	02 c0       	rjmp	.+4      	; 0x728c <__vector_17+0xb0>
			R1_PORT |= (1<<R1);
    7288:	2a 9a       	sbi	0x05, 2	; 5
    728a:	01 c0       	rjmp	.+2      	; 0x728e <__vector_17+0xb2>
		}else{
			R1_PORT &=~(1<<R1);
    728c:	2a 98       	cbi	0x05, 2	; 5
		}

		if (activeRow & 0x04) {
    728e:	82 ff       	sbrs	r24, 2
    7290:	02 c0       	rjmp	.+4      	; 0x7296 <__vector_17+0xba>
			R2_PORT |= (1<<R2);
    7292:	2b 9a       	sbi	0x05, 3	; 5
    7294:	01 c0       	rjmp	.+2      	; 0x7298 <__vector_17+0xbc>
		}else{
			R2_PORT &=~(1<<R2);
    7296:	2b 98       	cbi	0x05, 3	; 5
		}
    7298:	ff 91       	pop	r31
    729a:	ef 91       	pop	r30
    729c:	9f 91       	pop	r25
    729e:	8f 91       	pop	r24
    72a0:	2f 91       	pop	r18
    72a2:	0f 90       	pop	r0
    72a4:	0f be       	out	0x3f, r0	; 63
    72a6:	0f 90       	pop	r0
    72a8:	1f 90       	pop	r1
    72aa:	18 95       	reti

000072ac <CDC_Task>:

/** Task to read in AVR910 commands from the CDC data OUT endpoint, process them, perform the required actions
 *  and send the appropriate response back to the host.
 */
void CDC_Task(void)
{
    72ac:	4f 92       	push	r4
    72ae:	5f 92       	push	r5
    72b0:	6f 92       	push	r6
    72b2:	7f 92       	push	r7
    72b4:	8f 92       	push	r8
    72b6:	9f 92       	push	r9
    72b8:	af 92       	push	r10
    72ba:	bf 92       	push	r11
    72bc:	cf 92       	push	r12
    72be:	df 92       	push	r13
    72c0:	ef 92       	push	r14
    72c2:	ff 92       	push	r15
    72c4:	0f 93       	push	r16
    72c6:	1f 93       	push	r17
    72c8:	cf 93       	push	r28
    72ca:	df 93       	push	r29
			 */
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UENUM = EndpointNumber;
    72cc:	84 e0       	ldi	r24, 0x04	; 4
    72ce:	80 93 e9 00 	sts	0x00E9, r24
			 *  \return Boolean true if current endpoint is has received an OUT packet, false otherwise.
			 */
			static inline bool Endpoint_IsOUTReceived(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsOUTReceived(void)
			{
				return ((UEINTX & (1 << RXOUTI)) ? true : false);
    72d2:	80 91 e8 00 	lds	r24, 0x00E8
	/* Select the OUT endpoint */
	Endpoint_SelectEndpoint(CDC_RX_EPNUM);
	
	/* Check if endpoint has a command in it sent from the host */
	if (Endpoint_IsOUTReceived())
    72d6:	82 ff       	sbrs	r24, 2
    72d8:	46 c2       	rjmp	.+1164   	; 0x7766 <CDC_Task+0x4ba>
	{
		/* Read in the bootloader command (first byte sent from host) */
		uint8_t Command = FetchNextCommandByte();
    72da:	13 df       	rcall	.-474    	; 0x7102 <FetchNextCommandByte>
    72dc:	08 2f       	mov	r16, r24

		if ((Command == 'L') || (Command == 'P') || (Command == 'T') || (Command == 'E'))
    72de:	8c 34       	cpi	r24, 0x4C	; 76
    72e0:	09 f4       	brne	.+2      	; 0x72e4 <CDC_Task+0x38>
    72e2:	3f c0       	rjmp	.+126    	; 0x7362 <CDC_Task+0xb6>
    72e4:	80 35       	cpi	r24, 0x50	; 80
    72e6:	49 f0       	breq	.+18     	; 0x72fa <CDC_Task+0x4e>
    72e8:	84 35       	cpi	r24, 0x54	; 84
    72ea:	29 f0       	breq	.+10     	; 0x72f6 <CDC_Task+0x4a>
    72ec:	85 34       	cpi	r24, 0x45	; 69
    72ee:	49 f4       	brne	.+18     	; 0x7302 <CDC_Task+0x56>
		{
			if (Command == 'E')
			  RunBootloader = false;
    72f0:	10 92 0f 01 	sts	0x010F, r1
    72f4:	36 c0       	rjmp	.+108    	; 0x7362 <CDC_Task+0xb6>
			else if (Command == 'T')
			  FetchNextCommandByte();
    72f6:	05 df       	rcall	.-502    	; 0x7102 <FetchNextCommandByte>
    72f8:	34 c0       	rjmp	.+104    	; 0x7362 <CDC_Task+0xb6>
			else if (Command == 'P'){
				start = 1;
    72fa:	81 e0       	ldi	r24, 0x01	; 1
    72fc:	80 93 98 01 	sts	0x0198, r24
    7300:	30 c0       	rjmp	.+96     	; 0x7362 <CDC_Task+0xb6>
			}
			/* Send confirmation byte back to the host */
			WriteNextResponseByte('\r');			
		}
		else if (Command == 't')
    7302:	84 37       	cpi	r24, 0x74	; 116
    7304:	21 f4       	brne	.+8      	; 0x730e <CDC_Task+0x62>
		{
			/* Return ATMEGA128 part code - this is only to allow AVRProg to use the bootloader */
			WriteNextResponseByte(0x44);
    7306:	84 e4       	ldi	r24, 0x44	; 68
    7308:	14 df       	rcall	.-472    	; 0x7132 <WriteNextResponseByte>
			WriteNextResponseByte(0x00);
    730a:	80 e0       	ldi	r24, 0x00	; 0
    730c:	02 c2       	rjmp	.+1028   	; 0x7712 <CDC_Task+0x466>
		}
		else if (Command == 'a')
    730e:	81 36       	cpi	r24, 0x61	; 97
    7310:	11 f4       	brne	.+4      	; 0x7316 <CDC_Task+0x6a>
		{
			/* Indicate auto-address increment is supported */
			WriteNextResponseByte('Y');
    7312:	89 e5       	ldi	r24, 0x59	; 89
    7314:	fe c1       	rjmp	.+1020   	; 0x7712 <CDC_Task+0x466>
		}
		else if (Command == 'A')
    7316:	81 34       	cpi	r24, 0x41	; 65
    7318:	31 f5       	brne	.+76     	; 0x7366 <CDC_Task+0xba>
		{
			/* Set the current address to that given by the host */
			CurrAddress   = (FetchNextCommandByte() << 9);
    731a:	f3 de       	rcall	.-538    	; 0x7102 <FetchNextCommandByte>
    731c:	f8 2e       	mov	r15, r24
    731e:	ff 0c       	add	r15, r15
    7320:	ee 24       	eor	r14, r14
    7322:	00 27       	eor	r16, r16
    7324:	f7 fc       	sbrc	r15, 7
    7326:	00 95       	com	r16
    7328:	10 2f       	mov	r17, r16
    732a:	e0 92 9c 01 	sts	0x019C, r14
    732e:	f0 92 9d 01 	sts	0x019D, r15
    7332:	00 93 9e 01 	sts	0x019E, r16
    7336:	10 93 9f 01 	sts	0x019F, r17
			CurrAddress  |= (FetchNextCommandByte() << 1);
    733a:	e3 de       	rcall	.-570    	; 0x7102 <FetchNextCommandByte>
    733c:	90 e0       	ldi	r25, 0x00	; 0
    733e:	88 0f       	add	r24, r24
    7340:	99 1f       	adc	r25, r25
    7342:	aa 27       	eor	r26, r26
    7344:	97 fd       	sbrc	r25, 7
    7346:	a0 95       	com	r26
    7348:	ba 2f       	mov	r27, r26
    734a:	8e 29       	or	r24, r14
    734c:	9f 29       	or	r25, r15
    734e:	a0 2b       	or	r26, r16
    7350:	b1 2b       	or	r27, r17
    7352:	80 93 9c 01 	sts	0x019C, r24
    7356:	90 93 9d 01 	sts	0x019D, r25
    735a:	a0 93 9e 01 	sts	0x019E, r26
    735e:	b0 93 9f 01 	sts	0x019F, r27

			/* Send confirmation byte back to the host */
			WriteNextResponseByte('\r');
    7362:	8d e0       	ldi	r24, 0x0D	; 13
    7364:	d6 c1       	rjmp	.+940    	; 0x7712 <CDC_Task+0x466>
		}
		else if (Command == 'p')
    7366:	80 37       	cpi	r24, 0x70	; 112
    7368:	11 f4       	brne	.+4      	; 0x736e <CDC_Task+0xc2>
		{			
			/* Indicate serial programmer back to the host */
			WriteNextResponseByte('S');		 
    736a:	83 e5       	ldi	r24, 0x53	; 83
    736c:	d2 c1       	rjmp	.+932    	; 0x7712 <CDC_Task+0x466>
		}
		else if (Command == 'S')
    736e:	83 35       	cpi	r24, 0x53	; 83
    7370:	49 f4       	brne	.+18     	; 0x7384 <CDC_Task+0xd8>
    7372:	c0 e0       	ldi	r28, 0x00	; 0
    7374:	d1 e0       	ldi	r29, 0x01	; 1
		{
			/* Write the 7-byte software identifier to the endpoint */
			for (uint8_t CurrByte = 0; CurrByte < 7; CurrByte++)
			  WriteNextResponseByte(SOFTWARE_IDENTIFIER[CurrByte]);		
    7376:	89 91       	ld	r24, Y+
    7378:	dc de       	rcall	.-584    	; 0x7132 <WriteNextResponseByte>
			WriteNextResponseByte('S');		 
		}
		else if (Command == 'S')
		{
			/* Write the 7-byte software identifier to the endpoint */
			for (uint8_t CurrByte = 0; CurrByte < 7; CurrByte++)
    737a:	21 e0       	ldi	r18, 0x01	; 1
    737c:	c7 30       	cpi	r28, 0x07	; 7
    737e:	d2 07       	cpc	r29, r18
    7380:	d1 f7       	brne	.-12     	; 0x7376 <CDC_Task+0xca>
    7382:	c8 c1       	rjmp	.+912    	; 0x7714 <CDC_Task+0x468>
			  WriteNextResponseByte(SOFTWARE_IDENTIFIER[CurrByte]);		
		}
		else if (Command == 'V')
    7384:	86 35       	cpi	r24, 0x56	; 86
    7386:	21 f4       	brne	.+8      	; 0x7390 <CDC_Task+0xe4>
		{
			WriteNextResponseByte('0' + BOOTLOADER_VERSION_MAJOR);
    7388:	81 e3       	ldi	r24, 0x31	; 49
    738a:	d3 de       	rcall	.-602    	; 0x7132 <WriteNextResponseByte>
			WriteNextResponseByte('0' + BOOTLOADER_VERSION_MINOR);
    738c:	80 e3       	ldi	r24, 0x30	; 48
    738e:	c1 c1       	rjmp	.+898    	; 0x7712 <CDC_Task+0x466>
		}
		else if (Command == 's')
    7390:	83 37       	cpi	r24, 0x73	; 115
    7392:	31 f4       	brne	.+12     	; 0x73a0 <CDC_Task+0xf4>
		{
			WriteNextResponseByte(AVR_SIGNATURE_3);		
    7394:	87 e8       	ldi	r24, 0x87	; 135
    7396:	cd de       	rcall	.-614    	; 0x7132 <WriteNextResponseByte>
			WriteNextResponseByte(AVR_SIGNATURE_2);
    7398:	85 e9       	ldi	r24, 0x95	; 149
    739a:	cb de       	rcall	.-618    	; 0x7132 <WriteNextResponseByte>
			WriteNextResponseByte(AVR_SIGNATURE_1);
    739c:	8e e1       	ldi	r24, 0x1E	; 30
    739e:	b9 c1       	rjmp	.+882    	; 0x7712 <CDC_Task+0x466>
		}
		else if (Command == 'b')
    73a0:	82 36       	cpi	r24, 0x62	; 98
    73a2:	31 f4       	brne	.+12     	; 0x73b0 <CDC_Task+0x104>
		{
			WriteNextResponseByte('Y');
    73a4:	89 e5       	ldi	r24, 0x59	; 89
    73a6:	c5 de       	rcall	.-630    	; 0x7132 <WriteNextResponseByte>
				
			/* Send block size to the host */
			WriteNextResponseByte(SPM_PAGESIZE >> 8);
    73a8:	80 e0       	ldi	r24, 0x00	; 0
    73aa:	c3 de       	rcall	.-634    	; 0x7132 <WriteNextResponseByte>
			WriteNextResponseByte(SPM_PAGESIZE & 0xFF);		
    73ac:	80 e8       	ldi	r24, 0x80	; 128
    73ae:	b1 c1       	rjmp	.+866    	; 0x7712 <CDC_Task+0x466>
		}
		else if (Command == 'e')
    73b0:	85 36       	cpi	r24, 0x65	; 101
    73b2:	b9 f4       	brne	.+46     	; 0x73e2 <CDC_Task+0x136>
    73b4:	e0 e0       	ldi	r30, 0x00	; 0
    73b6:	f0 e0       	ldi	r31, 0x00	; 0
		{
			/* Clear the application section of flash */
			for (uint32_t CurrFlashAddress = 0; CurrFlashAddress < BOOT_START_ADDR; CurrFlashAddress++)
			{
				boot_page_erase(CurrFlashAddress);
    73b8:	93 e0       	ldi	r25, 0x03	; 3
				boot_spm_busy_wait();
				boot_page_write(CurrFlashAddress);
    73ba:	85 e0       	ldi	r24, 0x05	; 5
		else if (Command == 'e')
		{
			/* Clear the application section of flash */
			for (uint32_t CurrFlashAddress = 0; CurrFlashAddress < BOOT_START_ADDR; CurrFlashAddress++)
			{
				boot_page_erase(CurrFlashAddress);
    73bc:	90 93 57 00 	sts	0x0057, r25
    73c0:	e8 95       	spm
				boot_spm_busy_wait();
    73c2:	07 b6       	in	r0, 0x37	; 55
    73c4:	00 fc       	sbrc	r0, 0
    73c6:	fd cf       	rjmp	.-6      	; 0x73c2 <CDC_Task+0x116>
				boot_page_write(CurrFlashAddress);
    73c8:	80 93 57 00 	sts	0x0057, r24
    73cc:	e8 95       	spm
				boot_spm_busy_wait();
    73ce:	07 b6       	in	r0, 0x37	; 55
    73d0:	00 fc       	sbrc	r0, 0
    73d2:	fd cf       	rjmp	.-6      	; 0x73ce <CDC_Task+0x122>
    73d4:	ef 57       	subi	r30, 0x7F	; 127
    73d6:	ff 4f       	sbci	r31, 0xFF	; 255
			WriteNextResponseByte(SPM_PAGESIZE & 0xFF);		
		}
		else if (Command == 'e')
		{
			/* Clear the application section of flash */
			for (uint32_t CurrFlashAddress = 0; CurrFlashAddress < BOOT_START_ADDR; CurrFlashAddress++)
    73d8:	20 e7       	ldi	r18, 0x70	; 112
    73da:	ef 35       	cpi	r30, 0x5F	; 95
    73dc:	f2 07       	cpc	r31, r18
    73de:	71 f7       	brne	.-36     	; 0x73bc <CDC_Task+0x110>
    73e0:	c0 cf       	rjmp	.-128    	; 0x7362 <CDC_Task+0xb6>
			}
			
			/* Send confirmation byte back to the host */
			WriteNextResponseByte('\r');		
		}
		else if (Command == 'l')
    73e2:	8c 36       	cpi	r24, 0x6C	; 108
    73e4:	51 f4       	brne	.+20     	; 0x73fa <CDC_Task+0x14e>
		{
			/* Set the lock bits to those given by the host */
			boot_lock_bits_set(FetchNextCommandByte());
    73e6:	8d de       	rcall	.-742    	; 0x7102 <FetchNextCommandByte>
    73e8:	80 95       	com	r24
    73ea:	99 e0       	ldi	r25, 0x09	; 9
    73ec:	e1 e0       	ldi	r30, 0x01	; 1
    73ee:	f0 e0       	ldi	r31, 0x00	; 0
    73f0:	08 2e       	mov	r0, r24
    73f2:	90 93 57 00 	sts	0x0057, r25
    73f6:	e8 95       	spm
    73f8:	b4 cf       	rjmp	.-152    	; 0x7362 <CDC_Task+0xb6>

			/* Send confirmation byte back to the host */
			WriteNextResponseByte('\r');
		}
		else if (Command == 'r')
    73fa:	82 37       	cpi	r24, 0x72	; 114
    73fc:	39 f4       	brne	.+14     	; 0x740c <CDC_Task+0x160>
		{
			WriteNextResponseByte(boot_lock_fuse_bits_get(GET_LOCK_BITS));		
    73fe:	e1 e0       	ldi	r30, 0x01	; 1
    7400:	f0 e0       	ldi	r31, 0x00	; 0
    7402:	89 e0       	ldi	r24, 0x09	; 9
    7404:	80 93 57 00 	sts	0x0057, r24
    7408:	84 91       	lpm	r24, Z+
    740a:	83 c1       	rjmp	.+774    	; 0x7712 <CDC_Task+0x466>
		}
		else if (Command == 'F')
    740c:	86 34       	cpi	r24, 0x46	; 70
    740e:	39 f4       	brne	.+14     	; 0x741e <CDC_Task+0x172>
		{
			WriteNextResponseByte(boot_lock_fuse_bits_get(GET_LOW_FUSE_BITS));
    7410:	e0 e0       	ldi	r30, 0x00	; 0
    7412:	f0 e0       	ldi	r31, 0x00	; 0
    7414:	89 e0       	ldi	r24, 0x09	; 9
    7416:	80 93 57 00 	sts	0x0057, r24
    741a:	84 91       	lpm	r24, Z+
    741c:	7a c1       	rjmp	.+756    	; 0x7712 <CDC_Task+0x466>
		}
		else if (Command == 'N')
    741e:	8e 34       	cpi	r24, 0x4E	; 78
    7420:	39 f4       	brne	.+14     	; 0x7430 <CDC_Task+0x184>
		{
			WriteNextResponseByte(boot_lock_fuse_bits_get(GET_HIGH_FUSE_BITS));		
    7422:	e3 e0       	ldi	r30, 0x03	; 3
    7424:	f0 e0       	ldi	r31, 0x00	; 0
    7426:	89 e0       	ldi	r24, 0x09	; 9
    7428:	80 93 57 00 	sts	0x0057, r24
    742c:	84 91       	lpm	r24, Z+
    742e:	71 c1       	rjmp	.+738    	; 0x7712 <CDC_Task+0x466>
		}
		else if (Command == 'Q')
    7430:	81 35       	cpi	r24, 0x51	; 81
    7432:	39 f4       	brne	.+14     	; 0x7442 <CDC_Task+0x196>
		{
			WriteNextResponseByte(boot_lock_fuse_bits_get(GET_EXTENDED_FUSE_BITS));		
    7434:	e2 e0       	ldi	r30, 0x02	; 2
    7436:	f0 e0       	ldi	r31, 0x00	; 0
    7438:	89 e0       	ldi	r24, 0x09	; 9
    743a:	80 93 57 00 	sts	0x0057, r24
    743e:	84 91       	lpm	r24, Z+
    7440:	68 c1       	rjmp	.+720    	; 0x7712 <CDC_Task+0x466>
		}
		else if (Command == 'C')
    7442:	83 34       	cpi	r24, 0x43	; 67
    7444:	71 f4       	brne	.+28     	; 0x7462 <CDC_Task+0x1b6>
		{			
			/* Write the high byte to the current flash page */
			boot_page_fill(CurrAddress, FetchNextCommandByte());
    7446:	00 91 9c 01 	lds	r16, 0x019C
    744a:	10 91 9d 01 	lds	r17, 0x019D
    744e:	59 de       	rcall	.-846    	; 0x7102 <FetchNextCommandByte>
    7450:	90 e0       	ldi	r25, 0x00	; 0
    7452:	21 e0       	ldi	r18, 0x01	; 1
    7454:	f8 01       	movw	r30, r16
    7456:	0c 01       	movw	r0, r24
    7458:	20 93 57 00 	sts	0x0057, r18
    745c:	e8 95       	spm
    745e:	11 24       	eor	r1, r1
    7460:	80 cf       	rjmp	.-256    	; 0x7362 <CDC_Task+0xb6>

			/* Send confirmation byte back to the host */
			WriteNextResponseByte('\r');		
		}
		else if (Command == 'c')
    7462:	83 36       	cpi	r24, 0x63	; 99
    7464:	79 f4       	brne	.+30     	; 0x7484 <CDC_Task+0x1d8>
		{			
			/* Write the low byte to the current flash page */
			boot_page_fill(CurrAddress | 1, FetchNextCommandByte());
    7466:	00 91 9c 01 	lds	r16, 0x019C
    746a:	10 91 9d 01 	lds	r17, 0x019D
    746e:	01 60       	ori	r16, 0x01	; 1
    7470:	48 de       	rcall	.-880    	; 0x7102 <FetchNextCommandByte>
    7472:	90 e0       	ldi	r25, 0x00	; 0
    7474:	21 e0       	ldi	r18, 0x01	; 1
    7476:	f8 01       	movw	r30, r16
    7478:	0c 01       	movw	r0, r24
    747a:	20 93 57 00 	sts	0x0057, r18
    747e:	e8 95       	spm
    7480:	11 24       	eor	r1, r1
    7482:	14 c1       	rjmp	.+552    	; 0x76ac <CDC_Task+0x400>
			CurrAddress += 2;

			/* Send confirmation byte back to the host */
			WriteNextResponseByte('\r');		
		}
		else if (Command == 'm')
    7484:	8d 36       	cpi	r24, 0x6D	; 109
    7486:	61 f4       	brne	.+24     	; 0x74a0 <CDC_Task+0x1f4>
		{
			/* Commit the flash page to memory */
			boot_page_write(CurrAddress);
    7488:	e0 91 9c 01 	lds	r30, 0x019C
    748c:	f0 91 9d 01 	lds	r31, 0x019D
    7490:	85 e0       	ldi	r24, 0x05	; 5
    7492:	80 93 57 00 	sts	0x0057, r24
    7496:	e8 95       	spm
			
			/* Wait until write operation has completed */
			boot_spm_busy_wait();
    7498:	07 b6       	in	r0, 0x37	; 55
    749a:	00 fc       	sbrc	r0, 0
    749c:	fd cf       	rjmp	.-6      	; 0x7498 <CDC_Task+0x1ec>
    749e:	61 cf       	rjmp	.-318    	; 0x7362 <CDC_Task+0xb6>

			/* Send confirmation byte back to the host */
			WriteNextResponseByte('\r');		
		}
		else if ((Command == 'B') || (Command == 'g'))
    74a0:	82 34       	cpi	r24, 0x42	; 66
    74a2:	19 f0       	breq	.+6      	; 0x74aa <CDC_Task+0x1fe>
    74a4:	87 36       	cpi	r24, 0x67	; 103
    74a6:	09 f0       	breq	.+2      	; 0x74aa <CDC_Task+0x1fe>
    74a8:	e3 c0       	rjmp	.+454    	; 0x7670 <CDC_Task+0x3c4>
	char     MemoryType;
	
	bool     HighByte = false;
	uint8_t  LowByte  = 0;
	
	BlockSize  = (FetchNextCommandByte() << 8);
    74aa:	2b de       	rcall	.-938    	; 0x7102 <FetchNextCommandByte>
    74ac:	e8 2e       	mov	r14, r24
	BlockSize |=  FetchNextCommandByte();
    74ae:	29 de       	rcall	.-942    	; 0x7102 <FetchNextCommandByte>
    74b0:	d8 2e       	mov	r13, r24
	
	MemoryType =  FetchNextCommandByte();
    74b2:	27 de       	rcall	.-946    	; 0x7102 <FetchNextCommandByte>
    74b4:	a8 2e       	mov	r10, r24

	if ((MemoryType != 'E') && (MemoryType != 'F'))
    74b6:	85 54       	subi	r24, 0x45	; 69
    74b8:	82 30       	cpi	r24, 0x02	; 2
    74ba:	08 f0       	brcs	.+2      	; 0x74be <CDC_Task+0x212>
    74bc:	29 c1       	rjmp	.+594    	; 0x7710 <CDC_Task+0x464>
	char     MemoryType;
	
	bool     HighByte = false;
	uint8_t  LowByte  = 0;
	
	BlockSize  = (FetchNextCommandByte() << 8);
    74be:	9e 2d       	mov	r25, r14
    74c0:	80 e0       	ldi	r24, 0x00	; 0
	BlockSize |=  FetchNextCommandByte();
    74c2:	cd 2d       	mov	r28, r13
    74c4:	d0 e0       	ldi	r29, 0x00	; 0
    74c6:	c8 2b       	or	r28, r24
    74c8:	d9 2b       	or	r29, r25
		
		return;
	}

	/* Check if command is to read memory */
	if (Command == 'g')
    74ca:	07 36       	cpi	r16, 0x67	; 103
    74cc:	09 f0       	breq	.+2      	; 0x74d0 <CDC_Task+0x224>
    74ce:	52 c0       	rjmp	.+164    	; 0x7574 <CDC_Task+0x2c8>
	{
		/* Re-enable RWW section */
		boot_rww_enable();
    74d0:	81 e1       	ldi	r24, 0x11	; 17
    74d2:	80 93 57 00 	sts	0x0057, r24
    74d6:	e8 95       	spm
    74d8:	00 e0       	ldi	r16, 0x00	; 0
				
				/* If both bytes in current word have been read, increment the address counter */
				if (HighByte)
				  CurrAddress += 2;
				
				HighByte = !HighByte;
    74da:	11 e0       	ldi	r17, 0x01	; 1
    74dc:	47 c0       	rjmp	.+142    	; 0x756c <CDC_Task+0x2c0>
		/* Re-enable RWW section */
		boot_rww_enable();

		while (BlockSize--)
		{
			if (MemoryType == 'F')
    74de:	f6 e4       	ldi	r31, 0x46	; 70
    74e0:	af 16       	cp	r10, r31
    74e2:	11 f5       	brne	.+68     	; 0x7528 <CDC_Task+0x27c>
			{
				/* Read the next FLASH byte from the current FLASH page */
				#if (FLASHEND > 0xFFFF)
				WriteNextResponseByte(pgm_read_byte_far(CurrAddress | HighByte));
				#else
				WriteNextResponseByte(pgm_read_byte(CurrAddress | HighByte));					
    74e4:	e0 2f       	mov	r30, r16
    74e6:	f0 e0       	ldi	r31, 0x00	; 0
    74e8:	80 91 9c 01 	lds	r24, 0x019C
    74ec:	90 91 9d 01 	lds	r25, 0x019D
    74f0:	e8 2b       	or	r30, r24
    74f2:	f9 2b       	or	r31, r25
    74f4:	e4 91       	lpm	r30, Z+
    74f6:	8e 2f       	mov	r24, r30
    74f8:	1c de       	rcall	.-968    	; 0x7132 <WriteNextResponseByte>
				#endif
				
				/* If both bytes in current word have been read, increment the address counter */
				if (HighByte)
    74fa:	00 23       	and	r16, r16
    74fc:	99 f0       	breq	.+38     	; 0x7524 <CDC_Task+0x278>
				  CurrAddress += 2;
    74fe:	80 91 9c 01 	lds	r24, 0x019C
    7502:	90 91 9d 01 	lds	r25, 0x019D
    7506:	a0 91 9e 01 	lds	r26, 0x019E
    750a:	b0 91 9f 01 	lds	r27, 0x019F
    750e:	02 96       	adiw	r24, 0x02	; 2
    7510:	a1 1d       	adc	r26, r1
    7512:	b1 1d       	adc	r27, r1
    7514:	80 93 9c 01 	sts	0x019C, r24
    7518:	90 93 9d 01 	sts	0x019D, r25
    751c:	a0 93 9e 01 	sts	0x019E, r26
    7520:	b0 93 9f 01 	sts	0x019F, r27
				
				HighByte = !HighByte;
    7524:	01 27       	eor	r16, r17
    7526:	21 c0       	rjmp	.+66     	; 0x756a <CDC_Task+0x2be>
			}
			else
			{
				/* Read the next EEPROM byte into the endpoint */
				WriteNextResponseByte(eeprom_read_byte((uint8_t*)(intptr_t)(CurrAddress >> 1)));
    7528:	80 91 9c 01 	lds	r24, 0x019C
    752c:	90 91 9d 01 	lds	r25, 0x019D
    7530:	a0 91 9e 01 	lds	r26, 0x019E
    7534:	b0 91 9f 01 	lds	r27, 0x019F
    7538:	b6 95       	lsr	r27
    753a:	a7 95       	ror	r26
    753c:	97 95       	ror	r25
    753e:	87 95       	ror	r24
    7540:	ed d4       	rcall	.+2522   	; 0x7f1c <__eerd_byte_m32u4>
    7542:	f7 dd       	rcall	.-1042   	; 0x7132 <WriteNextResponseByte>

				/* Increment the address counter after use */
				CurrAddress += 2;
    7544:	80 91 9c 01 	lds	r24, 0x019C
    7548:	90 91 9d 01 	lds	r25, 0x019D
    754c:	a0 91 9e 01 	lds	r26, 0x019E
    7550:	b0 91 9f 01 	lds	r27, 0x019F
    7554:	02 96       	adiw	r24, 0x02	; 2
    7556:	a1 1d       	adc	r26, r1
    7558:	b1 1d       	adc	r27, r1
    755a:	80 93 9c 01 	sts	0x019C, r24
    755e:	90 93 9d 01 	sts	0x019D, r25
    7562:	a0 93 9e 01 	sts	0x019E, r26
    7566:	b0 93 9f 01 	sts	0x019F, r27
    756a:	21 97       	sbiw	r28, 0x01	; 1
	if (Command == 'g')
	{
		/* Re-enable RWW section */
		boot_rww_enable();

		while (BlockSize--)
    756c:	20 97       	sbiw	r28, 0x00	; 0
    756e:	09 f0       	breq	.+2      	; 0x7572 <CDC_Task+0x2c6>
    7570:	b6 cf       	rjmp	.-148    	; 0x74de <CDC_Task+0x232>
    7572:	d0 c0       	rjmp	.+416    	; 0x7714 <CDC_Task+0x468>
			}			
		}
	}
	else
	{
		uint32_t PageStartAddress = CurrAddress;
    7574:	60 90 9c 01 	lds	r6, 0x019C
    7578:	70 90 9d 01 	lds	r7, 0x019D
    757c:	80 90 9e 01 	lds	r8, 0x019E
    7580:	90 90 9f 01 	lds	r9, 0x019F

		if (MemoryType == 'F')
    7584:	26 e4       	ldi	r18, 0x46	; 70
    7586:	a2 16       	cp	r10, r18
    7588:	09 f0       	breq	.+2      	; 0x758c <CDC_Task+0x2e0>
    758a:	5e c0       	rjmp	.+188    	; 0x7648 <CDC_Task+0x39c>
		{
			boot_page_erase(PageStartAddress);
    758c:	83 e0       	ldi	r24, 0x03	; 3
    758e:	f3 01       	movw	r30, r6
    7590:	80 93 57 00 	sts	0x0057, r24
    7594:	e8 95       	spm
			boot_spm_busy_wait();
    7596:	07 b6       	in	r0, 0x37	; 55
    7598:	00 fc       	sbrc	r0, 0
    759a:	fd cf       	rjmp	.-6      	; 0x7596 <CDC_Task+0x2ea>
    759c:	55 c0       	rjmp	.+170    	; 0x7648 <CDC_Task+0x39c>
		}
		
		while (BlockSize--)
		{
			if (MemoryType == 'F')
    759e:	f6 e4       	ldi	r31, 0x46	; 70
    75a0:	af 16       	cp	r10, r31
    75a2:	69 f5       	brne	.+90     	; 0x75fe <CDC_Task+0x352>
			{	
				/* If both bytes in current word have been written, increment the address counter */
				if (HighByte)
    75a4:	bb 20       	and	r11, r11
    75a6:	31 f1       	breq	.+76     	; 0x75f4 <CDC_Task+0x348>
				{
					/* Write the next FLASH word to the current FLASH page */
					boot_page_fill(CurrAddress, ((FetchNextCommandByte() << 8) | LowByte));
    75a8:	00 91 9c 01 	lds	r16, 0x019C
    75ac:	10 91 9d 01 	lds	r17, 0x019D
    75b0:	a8 dd       	rcall	.-1200   	; 0x7102 <FetchNextCommandByte>
    75b2:	d8 2e       	mov	r13, r24
    75b4:	cc 24       	eor	r12, r12
    75b6:	85 2d       	mov	r24, r5
    75b8:	90 e0       	ldi	r25, 0x00	; 0
    75ba:	8c 29       	or	r24, r12
    75bc:	9d 29       	or	r25, r13
    75be:	f8 01       	movw	r30, r16
    75c0:	0c 01       	movw	r0, r24
    75c2:	40 92 57 00 	sts	0x0057, r4
    75c6:	e8 95       	spm
    75c8:	11 24       	eor	r1, r1

					/* Increment the address counter after use */
					CurrAddress += 2;
    75ca:	80 91 9c 01 	lds	r24, 0x019C
    75ce:	90 91 9d 01 	lds	r25, 0x019D
    75d2:	a0 91 9e 01 	lds	r26, 0x019E
    75d6:	b0 91 9f 01 	lds	r27, 0x019F
    75da:	02 96       	adiw	r24, 0x02	; 2
    75dc:	a1 1d       	adc	r26, r1
    75de:	b1 1d       	adc	r27, r1
    75e0:	80 93 9c 01 	sts	0x019C, r24
    75e4:	90 93 9d 01 	sts	0x019D, r25
    75e8:	a0 93 9e 01 	sts	0x019E, r26
    75ec:	b0 93 9f 01 	sts	0x019F, r27
    75f0:	bb 24       	eor	r11, r11
    75f2:	28 c0       	rjmp	.+80     	; 0x7644 <CDC_Task+0x398>

					HighByte = false;
				}
				else
				{
					LowByte = FetchNextCommandByte();
    75f4:	86 dd       	rcall	.-1268   	; 0x7102 <FetchNextCommandByte>
    75f6:	58 2e       	mov	r5, r24
    75f8:	bb 24       	eor	r11, r11
    75fa:	b3 94       	inc	r11
    75fc:	23 c0       	rjmp	.+70     	; 0x7644 <CDC_Task+0x398>
				}
			}
			else
			{
				/* Write the next EEPROM byte from the endpoint */
				eeprom_write_byte((uint8_t*)((intptr_t)(CurrAddress >> 1)), FetchNextCommandByte());					
    75fe:	e0 90 9c 01 	lds	r14, 0x019C
    7602:	f0 90 9d 01 	lds	r15, 0x019D
    7606:	00 91 9e 01 	lds	r16, 0x019E
    760a:	10 91 9f 01 	lds	r17, 0x019F
    760e:	16 95       	lsr	r17
    7610:	07 95       	ror	r16
    7612:	f7 94       	ror	r15
    7614:	e7 94       	ror	r14
    7616:	75 dd       	rcall	.-1302   	; 0x7102 <FetchNextCommandByte>
    7618:	68 2f       	mov	r22, r24
    761a:	c7 01       	movw	r24, r14
    761c:	87 d4       	rcall	.+2318   	; 0x7f2c <__eewr_byte_m32u4>

				/* Increment the address counter after use */
				CurrAddress += 2;
    761e:	80 91 9c 01 	lds	r24, 0x019C
    7622:	90 91 9d 01 	lds	r25, 0x019D
    7626:	a0 91 9e 01 	lds	r26, 0x019E
    762a:	b0 91 9f 01 	lds	r27, 0x019F
    762e:	02 96       	adiw	r24, 0x02	; 2
    7630:	a1 1d       	adc	r26, r1
    7632:	b1 1d       	adc	r27, r1
    7634:	80 93 9c 01 	sts	0x019C, r24
    7638:	90 93 9d 01 	sts	0x019D, r25
    763c:	a0 93 9e 01 	sts	0x019E, r26
    7640:	b0 93 9f 01 	sts	0x019F, r27
    7644:	21 97       	sbiw	r28, 0x01	; 1
    7646:	04 c0       	rjmp	.+8      	; 0x7650 <CDC_Task+0x3a4>
    7648:	55 24       	eor	r5, r5
    764a:	bb 24       	eor	r11, r11

					HighByte = false;
				}
				else
				{
					LowByte = FetchNextCommandByte();
    764c:	44 24       	eor	r4, r4
    764e:	43 94       	inc	r4
		{
			boot_page_erase(PageStartAddress);
			boot_spm_busy_wait();
		}
		
		while (BlockSize--)
    7650:	20 97       	sbiw	r28, 0x00	; 0
    7652:	09 f0       	breq	.+2      	; 0x7656 <CDC_Task+0x3aa>
    7654:	a4 cf       	rjmp	.-184    	; 0x759e <CDC_Task+0x2f2>
				CurrAddress += 2;
			}
		}

		/* If in FLASH programming mode, commit the page after writing */
		if (MemoryType == 'F')
    7656:	f6 e4       	ldi	r31, 0x46	; 70
    7658:	af 16       	cp	r10, r31
    765a:	09 f0       	breq	.+2      	; 0x765e <CDC_Task+0x3b2>
    765c:	82 ce       	rjmp	.-764    	; 0x7362 <CDC_Task+0xb6>
		{
			/* Commit the flash page to memory */
			boot_page_write(PageStartAddress);
    765e:	85 e0       	ldi	r24, 0x05	; 5
    7660:	f3 01       	movw	r30, r6
    7662:	80 93 57 00 	sts	0x0057, r24
    7666:	e8 95       	spm
			
			/* Wait until write operation has completed */
			boot_spm_busy_wait();
    7668:	07 b6       	in	r0, 0x37	; 55
    766a:	00 fc       	sbrc	r0, 0
    766c:	fd cf       	rjmp	.-6      	; 0x7668 <CDC_Task+0x3bc>
    766e:	79 ce       	rjmp	.-782    	; 0x7362 <CDC_Task+0xb6>
		else if ((Command == 'B') || (Command == 'g'))
		{
			/* Delegate the block write/read to a separate function for clarity */
			ReadWriteMemoryBlock(Command);
		}
		else if (Command == 'R')
    7670:	82 35       	cpi	r24, 0x52	; 82
    7672:	51 f4       	brne	.+20     	; 0x7688 <CDC_Task+0x3dc>
		{
			#if (FLASHEND > 0xFFFF)
			uint16_t ProgramWord = pgm_read_word_far(CurrAddress);
			#else
			uint16_t ProgramWord = pgm_read_word(CurrAddress);			
    7674:	e0 91 9c 01 	lds	r30, 0x019C
    7678:	f0 91 9d 01 	lds	r31, 0x019D
    767c:	05 91       	lpm	r16, Z+
    767e:	14 91       	lpm	r17, Z+
			#endif
			
			WriteNextResponseByte(ProgramWord >> 8);
    7680:	81 2f       	mov	r24, r17
    7682:	57 dd       	rcall	.-1362   	; 0x7132 <WriteNextResponseByte>
			WriteNextResponseByte(ProgramWord & 0xFF);
    7684:	80 2f       	mov	r24, r16
    7686:	45 c0       	rjmp	.+138    	; 0x7712 <CDC_Task+0x466>
		}
		else if (Command == 'D')
    7688:	84 34       	cpi	r24, 0x44	; 68
    768a:	e1 f4       	brne	.+56     	; 0x76c4 <CDC_Task+0x418>
		{
			/* Read the byte from the endpoint and write it to the EEPROM */
			eeprom_write_byte((uint8_t*)((intptr_t)(CurrAddress >> 1)), FetchNextCommandByte());
    768c:	e0 90 9c 01 	lds	r14, 0x019C
    7690:	f0 90 9d 01 	lds	r15, 0x019D
    7694:	00 91 9e 01 	lds	r16, 0x019E
    7698:	10 91 9f 01 	lds	r17, 0x019F
    769c:	16 95       	lsr	r17
    769e:	07 95       	ror	r16
    76a0:	f7 94       	ror	r15
    76a2:	e7 94       	ror	r14
    76a4:	2e dd       	rcall	.-1444   	; 0x7102 <FetchNextCommandByte>
    76a6:	68 2f       	mov	r22, r24
    76a8:	c7 01       	movw	r24, r14
    76aa:	40 d4       	rcall	.+2176   	; 0x7f2c <__eewr_byte_m32u4>
			
			/* Increment the address after use */			
			CurrAddress += 2;
    76ac:	80 91 9c 01 	lds	r24, 0x019C
    76b0:	90 91 9d 01 	lds	r25, 0x019D
    76b4:	a0 91 9e 01 	lds	r26, 0x019E
    76b8:	b0 91 9f 01 	lds	r27, 0x019F
    76bc:	02 96       	adiw	r24, 0x02	; 2
    76be:	a1 1d       	adc	r26, r1
    76c0:	b1 1d       	adc	r27, r1
    76c2:	47 ce       	rjmp	.-882    	; 0x7352 <CDC_Task+0xa6>
	
			/* Send confirmation byte back to the host */
			WriteNextResponseByte('\r');		
		}
		else if (Command == 'd')
    76c4:	84 36       	cpi	r24, 0x64	; 100
    76c6:	11 f5       	brne	.+68     	; 0x770c <CDC_Task+0x460>
		{
			/* Read the EEPROM byte and write it to the endpoint */
			WriteNextResponseByte(eeprom_read_byte((uint8_t*)((intptr_t)(CurrAddress >> 1))));
    76c8:	80 91 9c 01 	lds	r24, 0x019C
    76cc:	90 91 9d 01 	lds	r25, 0x019D
    76d0:	a0 91 9e 01 	lds	r26, 0x019E
    76d4:	b0 91 9f 01 	lds	r27, 0x019F
    76d8:	b6 95       	lsr	r27
    76da:	a7 95       	ror	r26
    76dc:	97 95       	ror	r25
    76de:	87 95       	ror	r24
    76e0:	1d d4       	rcall	.+2106   	; 0x7f1c <__eerd_byte_m32u4>
    76e2:	27 dd       	rcall	.-1458   	; 0x7132 <WriteNextResponseByte>

			/* Increment the address after use */
			CurrAddress += 2;
    76e4:	80 91 9c 01 	lds	r24, 0x019C
    76e8:	90 91 9d 01 	lds	r25, 0x019D
    76ec:	a0 91 9e 01 	lds	r26, 0x019E
    76f0:	b0 91 9f 01 	lds	r27, 0x019F
    76f4:	02 96       	adiw	r24, 0x02	; 2
    76f6:	a1 1d       	adc	r26, r1
    76f8:	b1 1d       	adc	r27, r1
    76fa:	80 93 9c 01 	sts	0x019C, r24
    76fe:	90 93 9d 01 	sts	0x019D, r25
    7702:	a0 93 9e 01 	sts	0x019E, r26
    7706:	b0 93 9f 01 	sts	0x019F, r27
    770a:	04 c0       	rjmp	.+8      	; 0x7714 <CDC_Task+0x468>
		}
		else if (Command == 27)
    770c:	8b 31       	cpi	r24, 0x1B	; 27
    770e:	11 f0       	breq	.+4      	; 0x7714 <CDC_Task+0x468>
			/* Escape is sync, ignore */
		}
		else
		{
			/* Unknown command, return fail code */
			WriteNextResponseByte('?');
    7710:	8f e3       	ldi	r24, 0x3F	; 63
    7712:	0f dd       	rcall	.-1506   	; 0x7132 <WriteNextResponseByte>
			 */
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UENUM = EndpointNumber;
    7714:	83 e0       	ldi	r24, 0x03	; 3
    7716:	80 93 e9 00 	sts	0x00E9, r24
			 *  \return Boolean true if the currently selected endpoint may be read from or written to, depending on its direction.
			 */
			static inline bool Endpoint_IsReadWriteAllowed(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsReadWriteAllowed(void)
			{
				return ((UEINTX & (1 << RWAL)) ? true : false);
    771a:	90 91 e8 00 	lds	r25, 0x00E8
			 */
			static inline void Endpoint_ClearIN(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearIN(void)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UEINTX &= ~((1 << TXINI) | (1 << FIFOCON));
    771e:	80 91 e8 00 	lds	r24, 0x00E8
    7722:	8e 77       	andi	r24, 0x7E	; 126
    7724:	80 93 e8 00 	sts	0x00E8, r24

		/* Send the endpoint data to the host */
		Endpoint_ClearIN();
		
		/* If a full endpoint's worth of data was sent, we need to send an empty packet afterwards to signal end of transfer */
		if (IsEndpointFull)
    7728:	95 ff       	sbrs	r25, 5
    772a:	04 c0       	rjmp	.+8      	; 0x7734 <CDC_Task+0x488>
    772c:	10 c0       	rjmp	.+32     	; 0x774e <CDC_Task+0x4a2>
		{
			while (!(Endpoint_IsINReady()))
			{				
				if (USB_DeviceState == DEVICE_STATE_Unattached)
    772e:	8e b3       	in	r24, 0x1e	; 30
    7730:	88 23       	and	r24, r24
    7732:	c9 f0       	breq	.+50     	; 0x7766 <CDC_Task+0x4ba>
			 *  \return Boolean true if the current endpoint is ready for an IN packet, false otherwise.
			 */
			static inline bool Endpoint_IsINReady(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsINReady(void)
			{
				return ((UEINTX & (1 << TXINI)) ? true : false);
    7734:	80 91 e8 00 	lds	r24, 0x00E8
		Endpoint_ClearIN();
		
		/* If a full endpoint's worth of data was sent, we need to send an empty packet afterwards to signal end of transfer */
		if (IsEndpointFull)
		{
			while (!(Endpoint_IsINReady()))
    7738:	80 ff       	sbrs	r24, 0
    773a:	f9 cf       	rjmp	.-14     	; 0x772e <CDC_Task+0x482>
			 */
			static inline void Endpoint_ClearIN(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearIN(void)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UEINTX &= ~((1 << TXINI) | (1 << FIFOCON));
    773c:	80 91 e8 00 	lds	r24, 0x00E8
    7740:	8e 77       	andi	r24, 0x7E	; 126
    7742:	80 93 e8 00 	sts	0x00E8, r24
    7746:	03 c0       	rjmp	.+6      	; 0x774e <CDC_Task+0x4a2>
		}

		/* Wait until the data has been sent to the host */
		while (!(Endpoint_IsINReady()))
		{				
			if (USB_DeviceState == DEVICE_STATE_Unattached)
    7748:	8e b3       	in	r24, 0x1e	; 30
    774a:	88 23       	and	r24, r24
    774c:	61 f0       	breq	.+24     	; 0x7766 <CDC_Task+0x4ba>
			 *  \return Boolean true if the current endpoint is ready for an IN packet, false otherwise.
			 */
			static inline bool Endpoint_IsINReady(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsINReady(void)
			{
				return ((UEINTX & (1 << TXINI)) ? true : false);
    774e:	80 91 e8 00 	lds	r24, 0x00E8

			Endpoint_ClearIN();
		}

		/* Wait until the data has been sent to the host */
		while (!(Endpoint_IsINReady()))
    7752:	80 ff       	sbrs	r24, 0
    7754:	f9 cf       	rjmp	.-14     	; 0x7748 <CDC_Task+0x49c>
			 */
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UENUM = EndpointNumber;
    7756:	84 e0       	ldi	r24, 0x04	; 4
    7758:	80 93 e9 00 	sts	0x00E9, r24
			 */
			static inline void Endpoint_ClearOUT(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearOUT(void)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UEINTX &= ~((1 << RXOUTI) | (1 << FIFOCON));
    775c:	80 91 e8 00 	lds	r24, 0x00E8
    7760:	8b 77       	andi	r24, 0x7B	; 123
    7762:	80 93 e8 00 	sts	0x00E8, r24
		Endpoint_SelectEndpoint(CDC_RX_EPNUM);

		/* Acknowledge the command from the host */
		Endpoint_ClearOUT();
	}
}
    7766:	df 91       	pop	r29
    7768:	cf 91       	pop	r28
    776a:	1f 91       	pop	r17
    776c:	0f 91       	pop	r16
    776e:	ff 90       	pop	r15
    7770:	ef 90       	pop	r14
    7772:	df 90       	pop	r13
    7774:	cf 90       	pop	r12
    7776:	bf 90       	pop	r11
    7778:	af 90       	pop	r10
    777a:	9f 90       	pop	r9
    777c:	8f 90       	pop	r8
    777e:	7f 90       	pop	r7
    7780:	6f 90       	pop	r6
    7782:	5f 90       	pop	r5
    7784:	4f 90       	pop	r4
    7786:	08 95       	ret

00007788 <EVENT_USB_Device_UnhandledControlRequest>:
 *  which are all issued via the control endpoint), so that they can be handled appropriately for the application.
 */
void EVENT_USB_Device_UnhandledControlRequest(void)
{
	/* Process CDC specific control requests */
	switch (USB_ControlRequest.bRequest)
    7788:	80 91 ab 01 	lds	r24, 0x01AB
    778c:	81 32       	cpi	r24, 0x21	; 33
    778e:	29 f0       	breq	.+10     	; 0x779a <EVENT_USB_Device_UnhandledControlRequest+0x12>
    7790:	82 32       	cpi	r24, 0x22	; 34
    7792:	51 f1       	breq	.+84     	; 0x77e8 <EVENT_USB_Device_UnhandledControlRequest+0x60>
    7794:	80 32       	cpi	r24, 0x20	; 32
    7796:	91 f5       	brne	.+100    	; 0x77fc <EVENT_USB_Device_UnhandledControlRequest+0x74>
    7798:	14 c0       	rjmp	.+40     	; 0x77c2 <EVENT_USB_Device_UnhandledControlRequest+0x3a>
	{
		case REQ_GetLineEncoding:
			if (USB_ControlRequest.bmRequestType == (REQDIR_DEVICETOHOST | REQTYPE_CLASS | REQREC_INTERFACE))
    779a:	80 91 aa 01 	lds	r24, 0x01AA
    779e:	81 3a       	cpi	r24, 0xA1	; 161
    77a0:	69 f5       	brne	.+90     	; 0x77fc <EVENT_USB_Device_UnhandledControlRequest+0x74>
			 *  \note This is not applicable for non CONTROL type endpoints. 
			 */
			static inline void Endpoint_ClearSETUP(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearSETUP(void)
			{
				UEINTX &= ~(1 << RXSTPI);
    77a2:	80 91 e8 00 	lds	r24, 0x00E8
    77a6:	87 7f       	andi	r24, 0xF7	; 247
    77a8:	80 93 e8 00 	sts	0x00E8, r24
			{	
				Endpoint_ClearSETUP();

				/* Write the line coding data to the control endpoint */
				Endpoint_Write_Control_Stream_LE(&LineEncoding, sizeof(CDC_Line_Coding_t));
    77ac:	88 e0       	ldi	r24, 0x08	; 8
    77ae:	91 e0       	ldi	r25, 0x01	; 1
    77b0:	67 e0       	ldi	r22, 0x07	; 7
    77b2:	70 e0       	ldi	r23, 0x00	; 0
    77b4:	f9 d2       	rcall	.+1522   	; 0x7da8 <Endpoint_Write_Control_Stream_LE>
			 */
			static inline void Endpoint_ClearOUT(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearOUT(void)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UEINTX &= ~((1 << RXOUTI) | (1 << FIFOCON));
    77b6:	80 91 e8 00 	lds	r24, 0x00E8
    77ba:	8b 77       	andi	r24, 0x7B	; 123
    77bc:	80 93 e8 00 	sts	0x00E8, r24
    77c0:	08 95       	ret
				Endpoint_ClearOUT();
			}
			
			break;
		case REQ_SetLineEncoding:
			if (USB_ControlRequest.bmRequestType == (REQDIR_HOSTTODEVICE | REQTYPE_CLASS | REQREC_INTERFACE))
    77c2:	80 91 aa 01 	lds	r24, 0x01AA
    77c6:	81 32       	cpi	r24, 0x21	; 33
    77c8:	79 f4       	brne	.+30     	; 0x77e8 <EVENT_USB_Device_UnhandledControlRequest+0x60>
			 *  \note This is not applicable for non CONTROL type endpoints. 
			 */
			static inline void Endpoint_ClearSETUP(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearSETUP(void)
			{
				UEINTX &= ~(1 << RXSTPI);
    77ca:	80 91 e8 00 	lds	r24, 0x00E8
    77ce:	87 7f       	andi	r24, 0xF7	; 247
    77d0:	80 93 e8 00 	sts	0x00E8, r24
			{
				Endpoint_ClearSETUP();

				/* Read the line coding data in from the host into the global struct */
				Endpoint_Read_Control_Stream_LE(&LineEncoding, sizeof(CDC_Line_Coding_t));
    77d4:	88 e0       	ldi	r24, 0x08	; 8
    77d6:	91 e0       	ldi	r25, 0x01	; 1
    77d8:	67 e0       	ldi	r22, 0x07	; 7
    77da:	70 e0       	ldi	r23, 0x00	; 0
    77dc:	49 d3       	rcall	.+1682   	; 0x7e70 <Endpoint_Read_Control_Stream_LE>
			 */
			static inline void Endpoint_ClearIN(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearIN(void)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UEINTX &= ~((1 << TXINI) | (1 << FIFOCON));
    77de:	80 91 e8 00 	lds	r24, 0x00E8
    77e2:	8e 77       	andi	r24, 0x7E	; 126
    77e4:	80 93 e8 00 	sts	0x00E8, r24
				Endpoint_ClearIN();
			}
		case REQ_SetControlLineState:
			if (USB_ControlRequest.bmRequestType == (REQDIR_HOSTTODEVICE | REQTYPE_CLASS | REQREC_INTERFACE))
    77e8:	80 91 aa 01 	lds	r24, 0x01AA
    77ec:	81 32       	cpi	r24, 0x21	; 33
    77ee:	31 f4       	brne	.+12     	; 0x77fc <EVENT_USB_Device_UnhandledControlRequest+0x74>
			 *  \note This is not applicable for non CONTROL type endpoints. 
			 */
			static inline void Endpoint_ClearSETUP(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearSETUP(void)
			{
				UEINTX &= ~(1 << RXSTPI);
    77f0:	80 91 e8 00 	lds	r24, 0x00E8
    77f4:	87 7f       	andi	r24, 0xF7	; 247
    77f6:	80 93 e8 00 	sts	0x00E8, r24
			{
				Endpoint_ClearSETUP();
				
				Endpoint_ClearStatusStage();
    77fa:	9f c0       	rjmp	.+318    	; 0x793a <Endpoint_ClearStatusStage>
    77fc:	08 95       	ret

000077fe <EVENT_USB_Device_ConfigurationChanged>:
			                                              const uint8_t Type,
			                                              const uint8_t Direction,
			                                              const uint16_t Size,
			                                              const uint8_t Banks)
			{
				return Endpoint_ConfigureEndpoint_Prv(Number, (((Type) << EPTYPE0) | (Direction)),
    77fe:	82 e0       	ldi	r24, 0x02	; 2
    7800:	61 ec       	ldi	r22, 0xC1	; 193
    7802:	42 e0       	ldi	r20, 0x02	; 2
    7804:	87 d0       	rcall	.+270    	; 0x7914 <Endpoint_ConfigureEndpoint_Prv>

		Endpoint_ConfigureEndpoint(CDC_RX_EPNUM, EP_TYPE_BULK,
															 ENDPOINT_DIR_OUT, CDC_TXRX_EPSIZE,
															 ENDPOINT_BANK_SINGLE);
	//}
}
    7806:	83 e0       	ldi	r24, 0x03	; 3
    7808:	61 e8       	ldi	r22, 0x81	; 129
    780a:	42 e1       	ldi	r20, 0x12	; 18
    780c:	83 d0       	rcall	.+262    	; 0x7914 <Endpoint_ConfigureEndpoint_Prv>
    780e:	84 e0       	ldi	r24, 0x04	; 4
    7810:	60 e8       	ldi	r22, 0x80	; 128
    7812:	42 e1       	ldi	r20, 0x12	; 18
    7814:	7f c0       	rjmp	.+254    	; 0x7914 <Endpoint_ConfigureEndpoint_Prv>

00007816 <SetupHardware>:

/** Configures all hardware required for the bootloader. */
void SetupHardware(void)
{
	/* Disable watchdog if enabled by bootloader/fuses */
	MCUSR &= ~(1 << WDRF);
    7816:	84 b7       	in	r24, 0x34	; 52
    7818:	87 7f       	andi	r24, 0xF7	; 247
    781a:	84 bf       	out	0x34, r24	; 52
	wdt_disable();
    781c:	88 e1       	ldi	r24, 0x18	; 24
    781e:	0f b6       	in	r0, 0x3f	; 63
    7820:	f8 94       	cli
    7822:	80 93 60 00 	sts	0x0060, r24
    7826:	10 92 60 00 	sts	0x0060, r1
    782a:	0f be       	out	0x3f, r0	; 63

	/* Disable clock division */
	clock_prescale_set(clock_div_1);
    782c:	80 e0       	ldi	r24, 0x00	; 0
    782e:	90 e0       	ldi	r25, 0x00	; 0
    7830:	20 e8       	ldi	r18, 0x80	; 128
    7832:	0f b6       	in	r0, 0x3f	; 63
    7834:	f8 94       	cli
    7836:	20 93 61 00 	sts	0x0061, r18
    783a:	80 93 61 00 	sts	0x0061, r24
    783e:	0f be       	out	0x3f, r0	; 63
	
	uint8_t r0,r1;
	r0 = GPIOR0;
    7840:	9e b3       	in	r25, 0x1e	; 30
	r1 = GPIOR1;
    7842:	3a b5       	in	r19, 0x2a	; 42
		
	/* Relocate the interrupt vector table to the bootloader section */
	MCUCR = (1 << IVCE);
    7844:	21 e0       	ldi	r18, 0x01	; 1
    7846:	25 bf       	out	0x35, r18	; 53
	MCUCR = (1 << IVSEL);	
    7848:	82 e0       	ldi	r24, 0x02	; 2
    784a:	85 bf       	out	0x35, r24	; 53
	
	if ((r0 == 0xDC) && (r1 == 0xA5)){
    784c:	9c 3d       	cpi	r25, 0xDC	; 220
    784e:	59 f4       	brne	.+22     	; 0x7866 <SetupHardware+0x50>
    7850:	35 3a       	cpi	r19, 0xA5	; 165
    7852:	49 f4       	brne	.+18     	; 0x7866 <SetupHardware+0x50>
		//Vengo desde la aplicacin de usuario se reseteo por linea de DTR
		coldStart = false;
    7854:	10 92 10 01 	sts	0x0110, r1
		USB_IsInitialized = true;
    7858:	20 93 a9 01 	sts	0x01A9, r18
		USB_DeviceState = 4;
    785c:	84 e0       	ldi	r24, 0x04	; 4
    785e:	8e bb       	out	0x1e, r24	; 30
		USB_ConfigurationNumber = 1;
    7860:	20 93 a8 01 	sts	0x01A8, r18
    7864:	04 c0       	rjmp	.+8      	; 0x786e <SetupHardware+0x58>
	
	}else{
		// Se ejecuto la aplicacin sola, hay que inicializar el USB				
		coldStart = true;
    7866:	81 e0       	ldi	r24, 0x01	; 1
    7868:	80 93 10 01 	sts	0x0110, r24
		USB_Init();			
    786c:	ca d0       	rcall	.+404    	; 0x7a02 <USB_Init>

	}
	
	initDisplay();
    786e:	79 dc       	rcall	.-1806   	; 0x7162 <initDisplay>
	
	// Configure DDR's for switch and Led matrix
	RUN_SW_DDR |= RUN_SW_PIN;
    7870:	6a 9a       	sbi	0x0d, 2	; 13
	RUN_SW_PORT |= RUN_SW_PIN;
    7872:	72 9a       	sbi	0x0e, 2	; 14
	
	// Reseteo el valor de los GPIOR en caso de que el reset ocurra muy rapido
	// y no hallan cambiado estos valores por la aplicacion del usuario	
	GPIOR0 = 0;
    7874:	1e ba       	out	0x1e, r1	; 30
	GPIOR1 = 0;
    7876:	1a bc       	out	0x2a, r1	; 42

}
    7878:	08 95       	ret

0000787a <main>:
 
 
int main(void)
{
	
	cli();
    787a:	f8 94       	cli
	
	/* Setup hardware required for the bootloader */
	SetupHardware();
    787c:	cc df       	rcall	.-104    	; 0x7816 <SetupHardware>

	/* Enable global interrupts so that the USB stack can function */
	sei();
    787e:	78 94       	sei
	
	screenMem[0] = 0b00000000;
    7880:	10 92 a0 01 	sts	0x01A0, r1
	screenMem[1] = 0b00011000;
    7884:	88 e1       	ldi	r24, 0x18	; 24
    7886:	80 93 a1 01 	sts	0x01A1, r24
	screenMem[2] = 0b00011000;
    788a:	80 93 a2 01 	sts	0x01A2, r24
	screenMem[3] = 0b00011000;
    788e:	80 93 a3 01 	sts	0x01A3, r24
	screenMem[4] = 0b01111110;
    7892:	9e e7       	ldi	r25, 0x7E	; 126
    7894:	90 93 a4 01 	sts	0x01A4, r25
	screenMem[5] = 0b00111100;
    7898:	9c e3       	ldi	r25, 0x3C	; 60
    789a:	90 93 a5 01 	sts	0x01A5, r25
	screenMem[6] = 0b00011000;
    789e:	80 93 a6 01 	sts	0x01A6, r24
	screenMem[7] = 0b00000000;
    78a2:	10 92 a7 01 	sts	0x01A7, r1
    78a6:	06 c0       	rjmp	.+12     	; 0x78b4 <main+0x3a>
	
	while (RunBootloader)
	{
		
		if (!(RUN_SW_PORTIN & RUN_SW_PIN)){
    78a8:	62 99       	sbic	0x0c, 2	; 12
    78aa:	02 c0       	rjmp	.+4      	; 0x78b0 <main+0x36>
			RunBootloader = false;
    78ac:	10 92 0f 01 	sts	0x010F, r1
		}
		
		CDC_Task();
    78b0:	fd dc       	rcall	.-1542   	; 0x72ac <CDC_Task>
		USB_USBTask();
    78b2:	22 d3       	rcall	.+1604   	; 0x7ef8 <USB_USBTask>
	screenMem[4] = 0b01111110;
	screenMem[5] = 0b00111100;
	screenMem[6] = 0b00011000;
	screenMem[7] = 0b00000000;
	
	while (RunBootloader)
    78b4:	80 91 0f 01 	lds	r24, 0x010F
    78b8:	88 23       	and	r24, r24
    78ba:	b1 f7       	brne	.-20     	; 0x78a8 <main+0x2e>
		CDC_Task();
		USB_USBTask();
	}
	
		/* Reset all configured hardware to their default states for the user app */
	ResetHardware();
    78bc:	13 dc       	rcall	.-2010   	; 0x70e4 <ResetHardware>
	Bootloader_StartUserApp();
    78be:	1a dc       	rcall	.-1996   	; 0x70f4 <Bootloader_StartUserApp>
    78c0:	ff cf       	rjmp	.-2      	; 0x78c0 <main+0x46>

000078c2 <CALLBACK_USB_GetDescriptor>:
 *  USB host.
 */
uint16_t CALLBACK_USB_GetDescriptor(const uint16_t wValue,
                                    const uint8_t wIndex,
                                    const void** const DescriptorAddress)
{
    78c2:	fa 01       	movw	r30, r20
	const uint8_t  DescriptorNumber = (wValue & 0xFF);

	const void* Address = NULL;
	uint16_t    Size    = NO_DESCRIPTOR;

	switch (DescriptorType)
    78c4:	92 30       	cpi	r25, 0x02	; 2
    78c6:	71 f0       	breq	.+28     	; 0x78e4 <CALLBACK_USB_GetDescriptor+0x22>
    78c8:	93 30       	cpi	r25, 0x03	; 3
    78ca:	89 f0       	breq	.+34     	; 0x78ee <CALLBACK_USB_GetDescriptor+0x2c>
    78cc:	91 30       	cpi	r25, 0x01	; 1
    78ce:	29 f4       	brne	.+10     	; 0x78da <CALLBACK_USB_GetDescriptor+0x18>
    78d0:	81 e1       	ldi	r24, 0x11	; 17
    78d2:	91 e0       	ldi	r25, 0x01	; 1
    78d4:	22 e1       	ldi	r18, 0x12	; 18
    78d6:	30 e0       	ldi	r19, 0x00	; 0
    78d8:	19 c0       	rjmp	.+50     	; 0x790c <CALLBACK_USB_GetDescriptor+0x4a>
    78da:	80 e0       	ldi	r24, 0x00	; 0
    78dc:	90 e0       	ldi	r25, 0x00	; 0
    78de:	20 e0       	ldi	r18, 0x00	; 0
    78e0:	30 e0       	ldi	r19, 0x00	; 0
    78e2:	14 c0       	rjmp	.+40     	; 0x790c <CALLBACK_USB_GetDescriptor+0x4a>
    78e4:	83 e2       	ldi	r24, 0x23	; 35
    78e6:	91 e0       	ldi	r25, 0x01	; 1
    78e8:	2e e3       	ldi	r18, 0x3E	; 62
    78ea:	30 e0       	ldi	r19, 0x00	; 0
    78ec:	0f c0       	rjmp	.+30     	; 0x790c <CALLBACK_USB_GetDescriptor+0x4a>
		case DTYPE_Configuration:
			Address = &ConfigurationDescriptor;
			Size    = sizeof(USB_Descriptor_Configuration_t);
			break;
		case DTYPE_String:
			if (!(DescriptorNumber))
    78ee:	88 23       	and	r24, r24
    78f0:	39 f4       	brne	.+14     	; 0x7900 <CALLBACK_USB_GetDescriptor+0x3e>
			{
				Address = &LanguageString;
				Size    = LanguageString.Header.Size;
    78f2:	80 91 61 01 	lds	r24, 0x0161
    78f6:	28 2f       	mov	r18, r24
    78f8:	30 e0       	ldi	r19, 0x00	; 0
    78fa:	81 e6       	ldi	r24, 0x61	; 97
    78fc:	91 e0       	ldi	r25, 0x01	; 1
    78fe:	06 c0       	rjmp	.+12     	; 0x790c <CALLBACK_USB_GetDescriptor+0x4a>
			}
			else
			{
				Address = &ProductString;
				Size    = ProductString.Header.Size;
    7900:	80 91 65 01 	lds	r24, 0x0165
    7904:	28 2f       	mov	r18, r24
    7906:	30 e0       	ldi	r19, 0x00	; 0
    7908:	85 e6       	ldi	r24, 0x65	; 101
    790a:	91 e0       	ldi	r25, 0x01	; 1
			}
			
			break;
	}
	
	*DescriptorAddress = Address;
    790c:	91 83       	std	Z+1, r25	; 0x01
    790e:	80 83       	st	Z, r24
	return Size;
}
    7910:	c9 01       	movw	r24, r18
    7912:	08 95       	ret

00007914 <Endpoint_ConfigureEndpoint_Prv>:
			 */
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UENUM = EndpointNumber;
    7914:	80 93 e9 00 	sts	0x00E9, r24
			 *  \note Endpoints must first be configured properly via \ref Endpoint_ConfigureEndpoint().
			 */
			static inline void Endpoint_EnableEndpoint(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_EnableEndpoint(void)
			{
				UECONX |= (1 << EPEN);
    7918:	80 91 eb 00 	lds	r24, 0x00EB
    791c:	81 60       	ori	r24, 0x01	; 1
    791e:	80 93 eb 00 	sts	0x00EB, r24
                                    const uint8_t UECFG1XData)
{
	Endpoint_SelectEndpoint(Number);
	Endpoint_EnableEndpoint();

	UECFG1X = 0;
    7922:	10 92 ed 00 	sts	0x00ED, r1
	UECFG0X = UECFG0XData;
    7926:	60 93 ec 00 	sts	0x00EC, r22
	UECFG1X = UECFG1XData;
    792a:	40 93 ed 00 	sts	0x00ED, r20
			 *  \return Boolean true if the currently selected endpoint has been configured, false otherwise.
			 */
			static inline bool Endpoint_IsConfigured(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsConfigured(void)
			{
				return ((UESTA0X & (1 << CFGOK)) ? true : false);
    792e:	80 91 ee 00 	lds	r24, 0x00EE

	return Endpoint_IsConfigured();
}
    7932:	88 1f       	adc	r24, r24
    7934:	88 27       	eor	r24, r24
    7936:	88 1f       	adc	r24, r24
    7938:	08 95       	ret

0000793a <Endpoint_ClearStatusStage>:
	}
}

void Endpoint_ClearStatusStage(void)
{
	if (USB_ControlRequest.bmRequestType & REQDIR_DEVICETOHOST)
    793a:	80 91 aa 01 	lds	r24, 0x01AA
    793e:	88 23       	and	r24, r24
    7940:	8c f4       	brge	.+34     	; 0x7964 <Endpoint_ClearStatusStage+0x2a>
    7942:	03 c0       	rjmp	.+6      	; 0x794a <Endpoint_ClearStatusStage+0x10>
	{
		while (!(Endpoint_IsOUTReceived()))
		{
			if (USB_DeviceState == DEVICE_STATE_Unattached)
    7944:	8e b3       	in	r24, 0x1e	; 30
    7946:	88 23       	and	r24, r24
    7948:	b1 f0       	breq	.+44     	; 0x7976 <Endpoint_ClearStatusStage+0x3c>
			 *  \return Boolean true if current endpoint is has received an OUT packet, false otherwise.
			 */
			static inline bool Endpoint_IsOUTReceived(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsOUTReceived(void)
			{
				return ((UEINTX & (1 << RXOUTI)) ? true : false);
    794a:	80 91 e8 00 	lds	r24, 0x00E8

void Endpoint_ClearStatusStage(void)
{
	if (USB_ControlRequest.bmRequestType & REQDIR_DEVICETOHOST)
	{
		while (!(Endpoint_IsOUTReceived()))
    794e:	82 ff       	sbrs	r24, 2
    7950:	f9 cf       	rjmp	.-14     	; 0x7944 <Endpoint_ClearStatusStage+0xa>
			 */
			static inline void Endpoint_ClearOUT(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearOUT(void)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UEINTX &= ~((1 << RXOUTI) | (1 << FIFOCON));
    7952:	80 91 e8 00 	lds	r24, 0x00E8
    7956:	8b 77       	andi	r24, 0x7B	; 123
    7958:	80 93 e8 00 	sts	0x00E8, r24
    795c:	08 95       	ret
	}
	else
	{
		while (!(Endpoint_IsINReady()))
		{
			if (USB_DeviceState == DEVICE_STATE_Unattached)
    795e:	8e b3       	in	r24, 0x1e	; 30
    7960:	88 23       	and	r24, r24
    7962:	49 f0       	breq	.+18     	; 0x7976 <Endpoint_ClearStatusStage+0x3c>
			 *  \return Boolean true if the current endpoint is ready for an IN packet, false otherwise.
			 */
			static inline bool Endpoint_IsINReady(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsINReady(void)
			{
				return ((UEINTX & (1 << TXINI)) ? true : false);
    7964:	80 91 e8 00 	lds	r24, 0x00E8

		Endpoint_ClearOUT();
	}
	else
	{
		while (!(Endpoint_IsINReady()))
    7968:	80 ff       	sbrs	r24, 0
    796a:	f9 cf       	rjmp	.-14     	; 0x795e <Endpoint_ClearStatusStage+0x24>
			 */
			static inline void Endpoint_ClearIN(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearIN(void)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UEINTX &= ~((1 << TXINI) | (1 << FIFOCON));
    796c:	80 91 e8 00 	lds	r24, 0x00E8
    7970:	8e 77       	andi	r24, 0x7E	; 126
    7972:	80 93 e8 00 	sts	0x00E8, r24
    7976:	08 95       	ret

00007978 <USB_ResetInterface>:
{
	#if defined(USB_CAN_BE_BOTH)
	bool UIDModeSelectEnabled = ((UHWCON & (1 << UIDE)) != 0);
	#endif

	USB_INT_DisableAllInterrupts();
    7978:	4d d0       	rcall	.+154    	; 0x7a14 <USB_INT_DisableAllInterrupts>
	USB_INT_ClearAllInterrupts();
    797a:	54 d0       	rcall	.+168    	; 0x7a24 <USB_INT_ClearAllInterrupts>
			}

			static inline void USB_Controller_Reset(void) ATTR_ALWAYS_INLINE;
			static inline void USB_Controller_Reset(void)
			{
				const uint8_t Temp = USBCON;
    797c:	80 91 d8 00 	lds	r24, 0x00D8
				
				USBCON = (Temp & ~(1 << USBE));
    7980:	98 2f       	mov	r25, r24
    7982:	9f 77       	andi	r25, 0x7F	; 127
    7984:	90 93 d8 00 	sts	0x00D8, r25
				USBCON = (Temp |  (1 << USBE));
    7988:	80 68       	ori	r24, 0x80	; 128
    798a:	80 93 d8 00 	sts	0x00D8, r24
	USB_Controller_Reset();
	  
	if (!(USB_Options & USB_OPT_MANUAL_PLL))
	{
		#if defined(USB_SERIES_4_AVR)
		PLLFRQ = ((1 << PLLUSB) | (1 << PDIV3) | (1 << PDIV1));
    798e:	8a e4       	ldi	r24, 0x4A	; 74
    7990:	82 bf       	out	0x32, r24	; 50
	
		/* Inline Functions: */
			static inline void USB_PLL_On(void) ATTR_ALWAYS_INLINE;
			static inline void USB_PLL_On(void)
			{
				PLLCSR  = USB_PLL_PSC;
    7992:	80 e1       	ldi	r24, 0x10	; 16
    7994:	89 bd       	out	0x29, r24	; 41
				PLLCSR |= (1 << PLLE);
    7996:	89 b5       	in	r24, 0x29	; 41
    7998:	82 60       	ori	r24, 0x02	; 2
    799a:	89 bd       	out	0x29, r24	; 41
		#endif

		USB_PLL_On();
		while (!(USB_PLL_IsReady()));
    799c:	09 b4       	in	r0, 0x29	; 41
    799e:	00 fe       	sbrs	r0, 0
    79a0:	fd cf       	rjmp	.-6      	; 0x799c <USB_ResetInterface+0x24>
			}
			
			static inline void USB_CLK_Unfreeze(void) ATTR_ALWAYS_INLINE;
			static inline void USB_CLK_Unfreeze(void)
			{
				USBCON  &= ~(1 << FRZCLK);
    79a2:	80 91 d8 00 	lds	r24, 0x00D8
    79a6:	8f 7d       	andi	r24, 0xDF	; 223
    79a8:	80 93 d8 00 	sts	0x00D8, r24
}

#if defined(USB_CAN_BE_DEVICE)
static void USB_Init_Device(void)
{
	USB_DeviceState          = DEVICE_STATE_Unattached;
    79ac:	1e ba       	out	0x1e, r1	; 30
	USB_ConfigurationNumber  = 0;
    79ae:	10 92 a8 01 	sts	0x01A8, r1
			}
			
			static inline void USB_Device_SetFullSpeed(void) ATTR_ALWAYS_INLINE;
			static inline void USB_Device_SetFullSpeed(void)
			{
				UDCON &= ~(1 << LSM);
    79b2:	80 91 e0 00 	lds	r24, 0x00E0
    79b6:	8b 7f       	andi	r24, 0xFB	; 251
    79b8:	80 93 e0 00 	sts	0x00E0, r24
	if (USB_Options & USB_DEVICE_OPT_LOWSPEED)
	  USB_Device_SetLowSpeed();
	else
	  USB_Device_SetFullSpeed();

	USB_INT_Enable(USB_INT_VBUS);
    79bc:	80 91 d8 00 	lds	r24, 0x00D8
    79c0:	81 60       	ori	r24, 0x01	; 1
    79c2:	80 93 d8 00 	sts	0x00D8, r24
			                                              const uint8_t Type,
			                                              const uint8_t Direction,
			                                              const uint16_t Size,
			                                              const uint8_t Banks)
			{
				return Endpoint_ConfigureEndpoint_Prv(Number, (((Type) << EPTYPE0) | (Direction)),
    79c6:	80 e0       	ldi	r24, 0x00	; 0
    79c8:	60 e0       	ldi	r22, 0x00	; 0
    79ca:	42 e0       	ldi	r20, 0x02	; 2
    79cc:	a3 df       	rcall	.-186    	; 0x7914 <Endpoint_ConfigureEndpoint_Prv>

	Endpoint_ConfigureEndpoint(ENDPOINT_CONTROLEP, EP_TYPE_CONTROL,
							   ENDPOINT_DIR_OUT, USB_ControlEndpointSize,
							   ENDPOINT_BANK_SINGLE);		

	USB_INT_Clear(USB_INT_SUSPI);
    79ce:	80 91 e1 00 	lds	r24, 0x00E1
    79d2:	8e 7f       	andi	r24, 0xFE	; 254
    79d4:	80 93 e1 00 	sts	0x00E1, r24
	USB_INT_Enable(USB_INT_SUSPI);
    79d8:	80 91 e2 00 	lds	r24, 0x00E2
    79dc:	81 60       	ori	r24, 0x01	; 1
    79de:	80 93 e2 00 	sts	0x00E2, r24
	USB_INT_Enable(USB_INT_EORSTI);
    79e2:	80 91 e2 00 	lds	r24, 0x00E2
    79e6:	88 60       	ori	r24, 0x08	; 8
    79e8:	80 93 e2 00 	sts	0x00E2, r24
			 *  register and despite the datasheet making no mention of its requirement in host mode.
			 */
			static inline void USB_Attach(void) ATTR_ALWAYS_INLINE;
			static inline void USB_Attach(void)
			{
				UDCON  &= ~(1 << DETACH);
    79ec:	80 91 e0 00 	lds	r24, 0x00E0
    79f0:	8e 7f       	andi	r24, 0xFE	; 254
    79f2:	80 93 e0 00 	sts	0x00E0, r24
			
			#if defined(USB_SERIES_4_AVR) || defined(USB_SERIES_6_AVR) || defined(USB_SERIES_7_AVR)
			static inline void USB_OTGPAD_On(void) ATTR_ALWAYS_INLINE;
			static inline void USB_OTGPAD_On(void)
			{
				USBCON  |=  (1 << OTGPADE);
    79f6:	80 91 d8 00 	lds	r24, 0x00D8
    79fa:	80 61       	ori	r24, 0x10	; 16
    79fc:	80 93 d8 00 	sts	0x00D8, r24
	}
	
	#if (defined(USB_SERIES_4_AVR) || defined(USB_SERIES_6_AVR) || defined(USB_SERIES_7_AVR))
	USB_OTGPAD_On();
	#endif
}
    7a00:	08 95       	ret

00007a02 <USB_Init>:

			static inline void USB_REG_On(void) ATTR_ALWAYS_INLINE;
			static inline void USB_REG_On(void)
			{
			#if defined(USB_SERIES_4_AVR) || defined(USB_SERIES_6_AVR) || defined(USB_SERIES_7_AVR)
				UHWCON  |=  (1 << UVREGE);
    7a02:	e7 ed       	ldi	r30, 0xD7	; 215
    7a04:	f0 e0       	ldi	r31, 0x00	; 0
    7a06:	80 81       	ld	r24, Z
    7a08:	81 60       	ori	r24, 0x01	; 1
    7a0a:	80 83       	st	Z, r24
	{
		USB_CurrentMode = Mode;
	}
	#endif

	USB_IsInitialized = true;
    7a0c:	81 e0       	ldi	r24, 0x01	; 1
    7a0e:	80 93 a9 01 	sts	0x01A9, r24

	USB_ResetInterface();
}
    7a12:	b2 cf       	rjmp	.-156    	; 0x7978 <USB_ResetInterface>

00007a14 <USB_INT_DisableAllInterrupts>:
void USB_INT_DisableAllInterrupts(void)
{
	#if defined(USB_SERIES_6_AVR) || defined(USB_SERIES_7_AVR)
	USBCON &= ~((1 << VBUSTE) | (1 << IDTE));				
	#elif defined(USB_SERIES_4_AVR)
	USBCON &= ~(1 << VBUSTE);
    7a14:	e8 ed       	ldi	r30, 0xD8	; 216
    7a16:	f0 e0       	ldi	r31, 0x00	; 0
    7a18:	80 81       	ld	r24, Z
    7a1a:	8e 7f       	andi	r24, 0xFE	; 254
    7a1c:	80 83       	st	Z, r24
	#if defined(USB_CAN_BE_HOST)
	UHIEN   = 0;
	#endif
	
	#if defined(USB_CAN_BE_DEVICE)
	UDIEN   = 0;
    7a1e:	10 92 e2 00 	sts	0x00E2, r1
	#endif
}
    7a22:	08 95       	ret

00007a24 <USB_INT_ClearAllInterrupts>:

void USB_INT_ClearAllInterrupts(void)
{
	#if defined(USB_SERIES_4_AVR) || defined(USB_SERIES_6_AVR) || defined(USB_SERIES_7_AVR)
	USBINT  = 0;
    7a24:	10 92 da 00 	sts	0x00DA, r1
	#if defined(USB_CAN_BE_HOST)
	UHINT   = 0;
	#endif
	
	#if defined(USB_CAN_BE_DEVICE)
	UDINT   = 0;
    7a28:	10 92 e1 00 	sts	0x00E1, r1
	#endif
}
    7a2c:	08 95       	ret

00007a2e <__vector_10>:

ISR(USB_GEN_vect, ISR_BLOCK)
{
    7a2e:	1f 92       	push	r1
    7a30:	0f 92       	push	r0
    7a32:	0f b6       	in	r0, 0x3f	; 63
    7a34:	0f 92       	push	r0
    7a36:	11 24       	eor	r1, r1
    7a38:	2f 93       	push	r18
    7a3a:	3f 93       	push	r19
    7a3c:	4f 93       	push	r20
    7a3e:	5f 93       	push	r21
    7a40:	6f 93       	push	r22
    7a42:	7f 93       	push	r23
    7a44:	8f 93       	push	r24
    7a46:	9f 93       	push	r25
    7a48:	af 93       	push	r26
    7a4a:	bf 93       	push	r27
    7a4c:	ef 93       	push	r30
    7a4e:	ff 93       	push	r31
	#if defined(USB_CAN_BE_DEVICE)
	#if defined(USB_SERIES_4_AVR) || defined(USB_SERIES_6_AVR) || defined(USB_SERIES_7_AVR)
	if (USB_INT_HasOccurred(USB_INT_VBUS) && USB_INT_IsEnabled(USB_INT_VBUS))
    7a50:	80 91 da 00 	lds	r24, 0x00DA
    7a54:	80 ff       	sbrs	r24, 0
    7a56:	13 c0       	rjmp	.+38     	; 0x7a7e <__vector_10+0x50>
    7a58:	80 91 d8 00 	lds	r24, 0x00D8
    7a5c:	80 ff       	sbrs	r24, 0
    7a5e:	0f c0       	rjmp	.+30     	; 0x7a7e <__vector_10+0x50>
	{
		USB_INT_Clear(USB_INT_VBUS);
    7a60:	80 91 da 00 	lds	r24, 0x00DA
    7a64:	8e 7f       	andi	r24, 0xFE	; 254
    7a66:	80 93 da 00 	sts	0x00DA, r24
				 *  \note This function is not available on some AVR models which do not support hardware VBUS monitoring.
				 */
				static inline bool USB_VBUS_GetStatus(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
				static inline bool USB_VBUS_GetStatus(void)
				{
					return ((USBSTA & (1 << VBUS)) ? true : false);
    7a6a:	80 91 d9 00 	lds	r24, 0x00D9

		if (USB_VBUS_GetStatus())
    7a6e:	80 ff       	sbrs	r24, 0
    7a70:	04 c0       	rjmp	.+8      	; 0x7a7a <__vector_10+0x4c>
		{
			USB_DeviceState = DEVICE_STATE_Powered;
    7a72:	81 e0       	ldi	r24, 0x01	; 1
    7a74:	8e bb       	out	0x1e, r24	; 30
			EVENT_USB_Device_Connect();
    7a76:	97 d1       	rcall	.+814    	; 0x7da6 <USB_Event_Stub>
    7a78:	02 c0       	rjmp	.+4      	; 0x7a7e <__vector_10+0x50>
		}
		else
		{
			USB_DeviceState = DEVICE_STATE_Unattached;		
    7a7a:	1e ba       	out	0x1e, r1	; 30
			EVENT_USB_Device_Disconnect();
    7a7c:	94 d1       	rcall	.+808    	; 0x7da6 <USB_Event_Stub>
		}
	}
	#endif

	if (USB_INT_HasOccurred(USB_INT_SUSPI) && USB_INT_IsEnabled(USB_INT_SUSPI))
    7a7e:	80 91 e1 00 	lds	r24, 0x00E1
    7a82:	80 ff       	sbrs	r24, 0
    7a84:	1c c0       	rjmp	.+56     	; 0x7abe <__vector_10+0x90>
    7a86:	80 91 e2 00 	lds	r24, 0x00E2
    7a8a:	80 ff       	sbrs	r24, 0
    7a8c:	18 c0       	rjmp	.+48     	; 0x7abe <__vector_10+0x90>
	{
		USB_INT_Clear(USB_INT_SUSPI);
    7a8e:	80 91 e1 00 	lds	r24, 0x00E1
    7a92:	8e 7f       	andi	r24, 0xFE	; 254
    7a94:	80 93 e1 00 	sts	0x00E1, r24

		USB_INT_Disable(USB_INT_SUSPI);
    7a98:	80 91 e2 00 	lds	r24, 0x00E2
    7a9c:	8e 7f       	andi	r24, 0xFE	; 254
    7a9e:	80 93 e2 00 	sts	0x00E2, r24
		USB_INT_Enable(USB_INT_WAKEUPI);
    7aa2:	80 91 e2 00 	lds	r24, 0x00E2
    7aa6:	80 61       	ori	r24, 0x10	; 16
    7aa8:	80 93 e2 00 	sts	0x00E2, r24
			#endif

			static inline void USB_CLK_Freeze(void) ATTR_ALWAYS_INLINE;
			static inline void USB_CLK_Freeze(void)
			{
				USBCON  |=  (1 << FRZCLK);
    7aac:	80 91 d8 00 	lds	r24, 0x00D8
    7ab0:	80 62       	ori	r24, 0x20	; 32
    7ab2:	80 93 d8 00 	sts	0x00D8, r24
			}
			
			static inline void USB_PLL_Off(void) ATTR_ALWAYS_INLINE;
			static inline void USB_PLL_Off(void)
			{
				PLLCSR  = 0;
    7ab6:	19 bc       	out	0x29, r1	; 41

		#if defined(USB_SERIES_2_AVR) && !defined(NO_LIMITED_CONTROLLER_CONNECT)
		USB_DeviceState = DEVICE_STATE_Unattached;
		EVENT_USB_Device_Disconnect();
		#else
		USB_DeviceState = DEVICE_STATE_Suspended;
    7ab8:	85 e0       	ldi	r24, 0x05	; 5
    7aba:	8e bb       	out	0x1e, r24	; 30
		EVENT_USB_Device_Suspend();
    7abc:	74 d1       	rcall	.+744    	; 0x7da6 <USB_Event_Stub>
		#endif
	}

	if (USB_INT_HasOccurred(USB_INT_WAKEUPI) && USB_INT_IsEnabled(USB_INT_WAKEUPI))
    7abe:	80 91 e1 00 	lds	r24, 0x00E1
    7ac2:	84 ff       	sbrs	r24, 4
    7ac4:	2d c0       	rjmp	.+90     	; 0x7b20 <__vector_10+0xf2>
    7ac6:	80 91 e2 00 	lds	r24, 0x00E2
    7aca:	84 ff       	sbrs	r24, 4
    7acc:	29 c0       	rjmp	.+82     	; 0x7b20 <__vector_10+0xf2>
	
		/* Inline Functions: */
			static inline void USB_PLL_On(void) ATTR_ALWAYS_INLINE;
			static inline void USB_PLL_On(void)
			{
				PLLCSR  = USB_PLL_PSC;
    7ace:	80 e1       	ldi	r24, 0x10	; 16
    7ad0:	89 bd       	out	0x29, r24	; 41
				PLLCSR |= (1 << PLLE);
    7ad2:	89 b5       	in	r24, 0x29	; 41
    7ad4:	82 60       	ori	r24, 0x02	; 2
    7ad6:	89 bd       	out	0x29, r24	; 41
	{
		if (!(USB_Options & USB_OPT_MANUAL_PLL))
		{
			USB_PLL_On();
			while (!(USB_PLL_IsReady()));
    7ad8:	09 b4       	in	r0, 0x29	; 41
    7ada:	00 fe       	sbrs	r0, 0
    7adc:	fd cf       	rjmp	.-6      	; 0x7ad8 <__vector_10+0xaa>
			}
			
			static inline void USB_CLK_Unfreeze(void) ATTR_ALWAYS_INLINE;
			static inline void USB_CLK_Unfreeze(void)
			{
				USBCON  &= ~(1 << FRZCLK);
    7ade:	80 91 d8 00 	lds	r24, 0x00D8
    7ae2:	8f 7d       	andi	r24, 0xDF	; 223
    7ae4:	80 93 d8 00 	sts	0x00D8, r24
		}

		USB_CLK_Unfreeze();

		USB_INT_Clear(USB_INT_WAKEUPI);
    7ae8:	80 91 e1 00 	lds	r24, 0x00E1
    7aec:	8f 7e       	andi	r24, 0xEF	; 239
    7aee:	80 93 e1 00 	sts	0x00E1, r24

		USB_INT_Disable(USB_INT_WAKEUPI);
    7af2:	80 91 e2 00 	lds	r24, 0x00E2
    7af6:	8f 7e       	andi	r24, 0xEF	; 239
    7af8:	80 93 e2 00 	sts	0x00E2, r24
		USB_INT_Enable(USB_INT_SUSPI);
    7afc:	80 91 e2 00 	lds	r24, 0x00E2
    7b00:	81 60       	ori	r24, 0x01	; 1
    7b02:	80 93 e2 00 	sts	0x00E2, r24
		
		if (USB_ConfigurationNumber)
    7b06:	80 91 a8 01 	lds	r24, 0x01A8
    7b0a:	88 23       	and	r24, r24
    7b0c:	31 f4       	brne	.+12     	; 0x7b1a <__vector_10+0xec>
			}

			static inline bool USB_Device_IsAddressSet(void) ATTR_ALWAYS_INLINE;
			static inline bool USB_Device_IsAddressSet(void)
			{
				return (UDADDR & (1 << ADDEN));
    7b0e:	80 91 e3 00 	lds	r24, 0x00E3
		  USB_DeviceState = DEVICE_STATE_Configured;
		else
		  USB_DeviceState = (USB_Device_IsAddressSet()) ? DEVICE_STATE_Configured : DEVICE_STATE_Powered;
    7b12:	87 fd       	sbrc	r24, 7
    7b14:	02 c0       	rjmp	.+4      	; 0x7b1a <__vector_10+0xec>
    7b16:	81 e0       	ldi	r24, 0x01	; 1
    7b18:	01 c0       	rjmp	.+2      	; 0x7b1c <__vector_10+0xee>
    7b1a:	84 e0       	ldi	r24, 0x04	; 4
    7b1c:	8e bb       	out	0x1e, r24	; 30
		
		#if defined(USB_SERIES_2_AVR) && !defined(NO_LIMITED_CONTROLLER_CONNECT)
		EVENT_USB_Device_Connect();
		#else
		EVENT_USB_Device_WakeUp();		
    7b1e:	43 d1       	rcall	.+646    	; 0x7da6 <USB_Event_Stub>
		#endif
	}
   
	if (USB_INT_HasOccurred(USB_INT_EORSTI) && USB_INT_IsEnabled(USB_INT_EORSTI))
    7b20:	80 91 e1 00 	lds	r24, 0x00E1
    7b24:	83 ff       	sbrs	r24, 3
    7b26:	21 c0       	rjmp	.+66     	; 0x7b6a <__vector_10+0x13c>
    7b28:	80 91 e2 00 	lds	r24, 0x00E2
    7b2c:	83 ff       	sbrs	r24, 3
    7b2e:	1d c0       	rjmp	.+58     	; 0x7b6a <__vector_10+0x13c>
	{
		USB_INT_Clear(USB_INT_EORSTI);
    7b30:	80 91 e1 00 	lds	r24, 0x00E1
    7b34:	87 7f       	andi	r24, 0xF7	; 247
    7b36:	80 93 e1 00 	sts	0x00E1, r24

		USB_DeviceState         = DEVICE_STATE_Default;
    7b3a:	82 e0       	ldi	r24, 0x02	; 2
    7b3c:	8e bb       	out	0x1e, r24	; 30
		USB_ConfigurationNumber = 0;
    7b3e:	10 92 a8 01 	sts	0x01A8, r1

		USB_INT_Clear(USB_INT_SUSPI);
    7b42:	80 91 e1 00 	lds	r24, 0x00E1
    7b46:	8e 7f       	andi	r24, 0xFE	; 254
    7b48:	80 93 e1 00 	sts	0x00E1, r24
		USB_INT_Disable(USB_INT_SUSPI);
    7b4c:	80 91 e2 00 	lds	r24, 0x00E2
    7b50:	8e 7f       	andi	r24, 0xFE	; 254
    7b52:	80 93 e2 00 	sts	0x00E2, r24
		USB_INT_Enable(USB_INT_WAKEUPI);
    7b56:	80 91 e2 00 	lds	r24, 0x00E2
    7b5a:	80 61       	ori	r24, 0x10	; 16
    7b5c:	80 93 e2 00 	sts	0x00E2, r24
    7b60:	80 e0       	ldi	r24, 0x00	; 0
    7b62:	60 e0       	ldi	r22, 0x00	; 0
    7b64:	42 e0       	ldi	r20, 0x02	; 2
    7b66:	d6 de       	rcall	.-596    	; 0x7914 <Endpoint_ConfigureEndpoint_Prv>

		#if defined(INTERRUPT_CONTROL_ENDPOINT)
		USB_INT_Enable(USB_INT_RXSTPI);
		#endif

		EVENT_USB_Device_Reset();
    7b68:	1e d1       	rcall	.+572    	; 0x7da6 <USB_Event_Stub>
		USB_ResetInterface();

		EVENT_USB_UIDChange();
	}
	#endif
}
    7b6a:	ff 91       	pop	r31
    7b6c:	ef 91       	pop	r30
    7b6e:	bf 91       	pop	r27
    7b70:	af 91       	pop	r26
    7b72:	9f 91       	pop	r25
    7b74:	8f 91       	pop	r24
    7b76:	7f 91       	pop	r23
    7b78:	6f 91       	pop	r22
    7b7a:	5f 91       	pop	r21
    7b7c:	4f 91       	pop	r20
    7b7e:	3f 91       	pop	r19
    7b80:	2f 91       	pop	r18
    7b82:	0f 90       	pop	r0
    7b84:	0f be       	out	0x3f, r0	; 63
    7b86:	0f 90       	pop	r0
    7b88:	1f 90       	pop	r1
    7b8a:	18 95       	reti

00007b8c <USB_Device_ProcessControlRequest>:
#if !defined(NO_DEVICE_REMOTE_WAKEUP)
bool    USB_RemoteWakeupEnabled;
#endif

void USB_Device_ProcessControlRequest(void)
{
    7b8c:	0f 93       	push	r16
    7b8e:	1f 93       	push	r17
    7b90:	df 93       	push	r29
    7b92:	cf 93       	push	r28
    7b94:	00 d0       	rcall	.+0      	; 0x7b96 <USB_Device_ProcessControlRequest+0xa>
    7b96:	cd b7       	in	r28, 0x3d	; 61
    7b98:	de b7       	in	r29, 0x3e	; 62
    7b9a:	ea ea       	ldi	r30, 0xAA	; 170
    7b9c:	f1 e0       	ldi	r31, 0x01	; 1
			 *  \return Next byte in the currently selected endpoint's FIFO buffer.
			 */
			static inline uint8_t Endpoint_Read_Byte(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline uint8_t Endpoint_Read_Byte(void)
			{
				return UEDATX;
    7b9e:	80 91 f1 00 	lds	r24, 0x00F1
	bool     RequestHandled = false;
	uint8_t* RequestHeader  = (uint8_t*)&USB_ControlRequest;
	
	for (uint8_t RequestHeaderByte = 0; RequestHeaderByte < sizeof(USB_Request_Header_t); RequestHeaderByte++)
	  *(RequestHeader++) = Endpoint_Read_Byte();
    7ba2:	81 93       	st	Z+, r24
void USB_Device_ProcessControlRequest(void)
{
	bool     RequestHandled = false;
	uint8_t* RequestHeader  = (uint8_t*)&USB_ControlRequest;
	
	for (uint8_t RequestHeaderByte = 0; RequestHeaderByte < sizeof(USB_Request_Header_t); RequestHeaderByte++)
    7ba4:	81 e0       	ldi	r24, 0x01	; 1
    7ba6:	e2 3b       	cpi	r30, 0xB2	; 178
    7ba8:	f8 07       	cpc	r31, r24
    7baa:	c9 f7       	brne	.-14     	; 0x7b9e <USB_Device_ProcessControlRequest+0x12>
	  *(RequestHeader++) = Endpoint_Read_Byte();
	  
	uint8_t bmRequestType = USB_ControlRequest.bmRequestType;
    7bac:	80 91 aa 01 	lds	r24, 0x01AA
	
	switch (USB_ControlRequest.bRequest)
    7bb0:	90 91 ab 01 	lds	r25, 0x01AB
    7bb4:	95 30       	cpi	r25, 0x05	; 5
    7bb6:	09 f4       	brne	.+2      	; 0x7bba <USB_Device_ProcessControlRequest+0x2e>
    7bb8:	6d c0       	rjmp	.+218    	; 0x7c94 <USB_Device_ProcessControlRequest+0x108>
    7bba:	96 30       	cpi	r25, 0x06	; 6
    7bbc:	40 f4       	brcc	.+16     	; 0x7bce <USB_Device_ProcessControlRequest+0x42>
    7bbe:	91 30       	cpi	r25, 0x01	; 1
    7bc0:	81 f1       	breq	.+96     	; 0x7c22 <USB_Device_ProcessControlRequest+0x96>
    7bc2:	91 30       	cpi	r25, 0x01	; 1
    7bc4:	70 f0       	brcs	.+28     	; 0x7be2 <USB_Device_ProcessControlRequest+0x56>
    7bc6:	93 30       	cpi	r25, 0x03	; 3
    7bc8:	09 f0       	breq	.+2      	; 0x7bcc <USB_Device_ProcessControlRequest+0x40>
    7bca:	d7 c0       	rjmp	.+430    	; 0x7d7a <USB_Device_ProcessControlRequest+0x1ee>
    7bcc:	2a c0       	rjmp	.+84     	; 0x7c22 <USB_Device_ProcessControlRequest+0x96>
    7bce:	98 30       	cpi	r25, 0x08	; 8
    7bd0:	09 f4       	brne	.+2      	; 0x7bd4 <USB_Device_ProcessControlRequest+0x48>
    7bd2:	a5 c0       	rjmp	.+330    	; 0x7d1e <USB_Device_ProcessControlRequest+0x192>
    7bd4:	99 30       	cpi	r25, 0x09	; 9
    7bd6:	09 f4       	brne	.+2      	; 0x7bda <USB_Device_ProcessControlRequest+0x4e>
    7bd8:	b4 c0       	rjmp	.+360    	; 0x7d42 <USB_Device_ProcessControlRequest+0x1b6>
    7bda:	96 30       	cpi	r25, 0x06	; 6
    7bdc:	09 f0       	breq	.+2      	; 0x7be0 <USB_Device_ProcessControlRequest+0x54>
    7bde:	cd c0       	rjmp	.+410    	; 0x7d7a <USB_Device_ProcessControlRequest+0x1ee>
    7be0:	7e c0       	rjmp	.+252    	; 0x7cde <USB_Device_ProcessControlRequest+0x152>
	{
		case REQ_GetStatus:
			if ((bmRequestType == (REQDIR_DEVICETOHOST | REQTYPE_STANDARD | REQREC_DEVICE)) ||
    7be2:	80 38       	cpi	r24, 0x80	; 128
    7be4:	09 f4       	brne	.+2      	; 0x7be8 <USB_Device_ProcessControlRequest+0x5c>
    7be6:	ca c0       	rjmp	.+404    	; 0x7d7c <USB_Device_ProcessControlRequest+0x1f0>
    7be8:	82 38       	cpi	r24, 0x82	; 130
    7bea:	09 f0       	breq	.+2      	; 0x7bee <USB_Device_ProcessControlRequest+0x62>
    7bec:	c6 c0       	rjmp	.+396    	; 0x7d7a <USB_Device_ProcessControlRequest+0x1ee>
			#endif
			break;
		#endif
		#if !defined(CONTROL_ONLY_DEVICE)
		case (REQDIR_DEVICETOHOST | REQTYPE_STANDARD | REQREC_ENDPOINT):
			Endpoint_SelectEndpoint((uint8_t)USB_ControlRequest.wIndex & ENDPOINT_EPNUM_MASK);
    7bee:	80 91 ae 01 	lds	r24, 0x01AE
    7bf2:	87 70       	andi	r24, 0x07	; 7
			 */
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UENUM = EndpointNumber;
    7bf4:	80 93 e9 00 	sts	0x00E9, r24
			 *  \return Boolean true if the currently selected endpoint is stalled, false otherwise.
			 */
			static inline bool Endpoint_IsStalled(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsStalled(void)
			{
				return ((UECONX & (1 << STALLRQ)) ? true : false);
    7bf8:	80 91 eb 00 	lds	r24, 0x00EB
			 */
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UENUM = EndpointNumber;
    7bfc:	10 92 e9 00 	sts	0x00E9, r1
			 *  \note This is not applicable for non CONTROL type endpoints. 
			 */
			static inline void Endpoint_ClearSETUP(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearSETUP(void)
			{
				UEINTX &= ~(1 << RXSTPI);
    7c00:	20 91 e8 00 	lds	r18, 0x00E8
    7c04:	27 7f       	andi	r18, 0xF7	; 247
    7c06:	20 93 e8 00 	sts	0x00E8, r18
			 *  \param[in] Word  Next word to write to the currently selected endpoint's FIFO buffer.
			 */
			static inline void Endpoint_Write_Word_LE(const uint16_t Word) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_Write_Word_LE(const uint16_t Word)
			{
				UEDATX = (Word & 0xFF);
    7c0a:	90 e0       	ldi	r25, 0x00	; 0
    7c0c:	25 e0       	ldi	r18, 0x05	; 5
    7c0e:	96 95       	lsr	r25
    7c10:	87 95       	ror	r24
    7c12:	2a 95       	dec	r18
    7c14:	e1 f7       	brne	.-8      	; 0x7c0e <USB_Device_ProcessControlRequest+0x82>
    7c16:	81 70       	andi	r24, 0x01	; 1
    7c18:	80 93 f1 00 	sts	0x00F1, r24
				UEDATX = (Word >> 8);
    7c1c:	10 92 f1 00 	sts	0x00F1, r1
    7c20:	89 c0       	rjmp	.+274    	; 0x7d34 <USB_Device_ProcessControlRequest+0x1a8>
			}

			break;
		case REQ_ClearFeature:
		case REQ_SetFeature:
			if ((bmRequestType == (REQDIR_HOSTTODEVICE | REQTYPE_STANDARD | REQREC_DEVICE)) ||
    7c22:	88 23       	and	r24, r24
    7c24:	19 f0       	breq	.+6      	; 0x7c2c <USB_Device_ProcessControlRequest+0xa0>
    7c26:	82 30       	cpi	r24, 0x02	; 2
    7c28:	09 f0       	breq	.+2      	; 0x7c2c <USB_Device_ProcessControlRequest+0xa0>
    7c2a:	a7 c0       	rjmp	.+334    	; 0x7d7a <USB_Device_ProcessControlRequest+0x1ee>
	Endpoint_ClearStatusStage();
}

static void USB_Device_ClearSetFeature(void)
{
	switch (USB_ControlRequest.bmRequestType & CONTROL_REQTYPE_RECIPIENT)
    7c2c:	8f 71       	andi	r24, 0x1F	; 31
    7c2e:	82 30       	cpi	r24, 0x02	; 2
    7c30:	09 f0       	breq	.+2      	; 0x7c34 <USB_Device_ProcessControlRequest+0xa8>
    7c32:	a4 c0       	rjmp	.+328    	; 0x7d7c <USB_Device_ProcessControlRequest+0x1f0>
			
			break;			
		#endif
		#if !defined(CONTROL_ONLY_DEVICE)
		case REQREC_ENDPOINT:
			if ((uint8_t)USB_ControlRequest.wValue == FEATURE_ENDPOINT_HALT)
    7c34:	80 91 ac 01 	lds	r24, 0x01AC
    7c38:	88 23       	and	r24, r24
    7c3a:	31 f5       	brne	.+76     	; 0x7c88 <USB_Device_ProcessControlRequest+0xfc>
			{
				uint8_t EndpointIndex = ((uint8_t)USB_ControlRequest.wIndex & ENDPOINT_EPNUM_MASK);
    7c3c:	20 91 ae 01 	lds	r18, 0x01AE
    7c40:	27 70       	andi	r18, 0x07	; 7
				
				if (EndpointIndex == ENDPOINT_CONTROLEP)
    7c42:	09 f4       	brne	.+2      	; 0x7c46 <USB_Device_ProcessControlRequest+0xba>
    7c44:	9b c0       	rjmp	.+310    	; 0x7d7c <USB_Device_ProcessControlRequest+0x1f0>
			 */
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UENUM = EndpointNumber;
    7c46:	20 93 e9 00 	sts	0x00E9, r18
			 * \return Boolean True if the currently selected endpoint is enabled, false otherwise.
			 */
			static inline bool Endpoint_IsEnabled(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsEnabled(void)
			{
				return ((UECONX & (1 << EPEN)) ? true : false);
    7c4a:	80 91 eb 00 	lds	r24, 0x00EB
				  return;

				Endpoint_SelectEndpoint(EndpointIndex);

				if (Endpoint_IsEnabled())
    7c4e:	80 ff       	sbrs	r24, 0
    7c50:	1b c0       	rjmp	.+54     	; 0x7c88 <USB_Device_ProcessControlRequest+0xfc>
				{				
					if (USB_ControlRequest.bRequest == REQ_SetFeature)
    7c52:	93 30       	cpi	r25, 0x03	; 3
    7c54:	21 f4       	brne	.+8      	; 0x7c5e <USB_Device_ProcessControlRequest+0xd2>
			 *  \ingroup Group_EndpointPacketManagement
			 */
			static inline void Endpoint_StallTransaction(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_StallTransaction(void)
			{
				UECONX |= (1 << STALLRQ);
    7c56:	80 91 eb 00 	lds	r24, 0x00EB
    7c5a:	80 62       	ori	r24, 0x20	; 32
    7c5c:	13 c0       	rjmp	.+38     	; 0x7c84 <USB_Device_ProcessControlRequest+0xf8>
			 *  \ingroup Group_EndpointPacketManagement
			 */
			static inline void Endpoint_ClearStall(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearStall(void)
			{
				UECONX |= (1 << STALLRQC);
    7c5e:	80 91 eb 00 	lds	r24, 0x00EB
    7c62:	80 61       	ori	r24, 0x10	; 16
    7c64:	80 93 eb 00 	sts	0x00EB, r24
			 *  \param[in] EndpointNumber Endpoint number whose FIFO buffers are to be reset.
			 */
			static inline void Endpoint_ResetFIFO(const uint8_t EndpointNumber) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ResetFIFO(const uint8_t EndpointNumber)
			{
				UERST = (1 << EndpointNumber);
    7c68:	81 e0       	ldi	r24, 0x01	; 1
    7c6a:	90 e0       	ldi	r25, 0x00	; 0
    7c6c:	02 c0       	rjmp	.+4      	; 0x7c72 <USB_Device_ProcessControlRequest+0xe6>
    7c6e:	88 0f       	add	r24, r24
    7c70:	99 1f       	adc	r25, r25
    7c72:	2a 95       	dec	r18
    7c74:	e2 f7       	brpl	.-8      	; 0x7c6e <USB_Device_ProcessControlRequest+0xe2>
    7c76:	80 93 ea 00 	sts	0x00EA, r24
				UERST = 0;
    7c7a:	10 92 ea 00 	sts	0x00EA, r1
			
			/** Resets the data toggle of the currently selected endpoint. */
			static inline void Endpoint_ResetDataToggle(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ResetDataToggle(void)
			{
				UECONX |= (1 << RSTDT);
    7c7e:	80 91 eb 00 	lds	r24, 0x00EB
    7c82:	88 60       	ori	r24, 0x08	; 8
    7c84:	80 93 eb 00 	sts	0x00EB, r24
			 */
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UENUM = EndpointNumber;
    7c88:	10 92 e9 00 	sts	0x00E9, r1
			 *  \note This is not applicable for non CONTROL type endpoints. 
			 */
			static inline void Endpoint_ClearSETUP(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearSETUP(void)
			{
				UEINTX &= ~(1 << RXSTPI);
    7c8c:	80 91 e8 00 	lds	r24, 0x00E8
    7c90:	87 7f       	andi	r24, 0xF7	; 247
    7c92:	53 c0       	rjmp	.+166    	; 0x7d3a <USB_Device_ProcessControlRequest+0x1ae>
				RequestHandled = true;
			}

			break;
		case REQ_SetAddress:
			if (bmRequestType == (REQDIR_HOSTTODEVICE | REQTYPE_STANDARD | REQREC_DEVICE))
    7c94:	88 23       	and	r24, r24
    7c96:	09 f0       	breq	.+2      	; 0x7c9a <USB_Device_ProcessControlRequest+0x10e>
    7c98:	70 c0       	rjmp	.+224    	; 0x7d7a <USB_Device_ProcessControlRequest+0x1ee>
	}
}

static void USB_Device_SetAddress(void)
{
	uint8_t DeviceAddress = (USB_ControlRequest.wValue & 0x7F);
    7c9a:	10 91 ac 01 	lds	r17, 0x01AC
    7c9e:	1f 77       	andi	r17, 0x7F	; 127

	ATOMIC_BLOCK(ATOMIC_RESTORESTATE)
    7ca0:	0f b7       	in	r16, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    7ca2:	f8 94       	cli
    7ca4:	80 91 e8 00 	lds	r24, 0x00E8
    7ca8:	87 7f       	andi	r24, 0xF7	; 247
    7caa:	80 93 e8 00 	sts	0x00E8, r24
	{
		Endpoint_ClearSETUP();
		
		Endpoint_ClearStatusStage();
    7cae:	45 de       	rcall	.-886    	; 0x793a <Endpoint_ClearStatusStage>
			 *  \return Boolean true if the current endpoint is ready for an IN packet, false otherwise.
			 */
			static inline bool Endpoint_IsINReady(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsINReady(void)
			{
				return ((UEINTX & (1 << TXINI)) ? true : false);
    7cb0:	80 91 e8 00 	lds	r24, 0x00E8
		
		while (!(Endpoint_IsINReady()));
    7cb4:	80 ff       	sbrs	r24, 0
    7cb6:	fc cf       	rjmp	.-8      	; 0x7cb0 <USB_Device_ProcessControlRequest+0x124>

		USB_DeviceState = (DeviceAddress) ? DEVICE_STATE_Addressed : DEVICE_STATE_Default;
    7cb8:	11 23       	and	r17, r17
    7cba:	11 f4       	brne	.+4      	; 0x7cc0 <USB_Device_ProcessControlRequest+0x134>
    7cbc:	82 e0       	ldi	r24, 0x02	; 2
    7cbe:	01 c0       	rjmp	.+2      	; 0x7cc2 <USB_Device_ProcessControlRequest+0x136>
    7cc0:	83 e0       	ldi	r24, 0x03	; 3
    7cc2:	8e bb       	out	0x1e, r24	; 30
			#endif
			
			static inline void USB_Device_SetDeviceAddress(const uint8_t Address) ATTR_ALWAYS_INLINE;
			static inline void USB_Device_SetDeviceAddress(const uint8_t Address)
			{
				UDADDR  = ((UDADDR & (1 << ADDEN)) | (Address & 0x7F));
    7cc4:	80 91 e3 00 	lds	r24, 0x00E3
    7cc8:	80 78       	andi	r24, 0x80	; 128
    7cca:	18 2b       	or	r17, r24
    7ccc:	10 93 e3 00 	sts	0x00E3, r17
				UDADDR |= (1 << ADDEN);
    7cd0:	80 91 e3 00 	lds	r24, 0x00E3
    7cd4:	80 68       	ori	r24, 0x80	; 128
    7cd6:	80 93 e3 00 	sts	0x00E3, r24
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    7cda:	0f bf       	out	0x3f, r16	; 63
    __asm__ volatile ("" ::: "memory");
    7cdc:	4f c0       	rjmp	.+158    	; 0x7d7c <USB_Device_ProcessControlRequest+0x1f0>
				RequestHandled = true;
			}

			break;
		case REQ_GetDescriptor:
			if ((bmRequestType == (REQDIR_DEVICETOHOST | REQTYPE_STANDARD | REQREC_DEVICE)) ||
    7cde:	80 58       	subi	r24, 0x80	; 128
    7ce0:	82 30       	cpi	r24, 0x02	; 2
    7ce2:	08 f0       	brcs	.+2      	; 0x7ce6 <USB_Device_ProcessControlRequest+0x15a>
    7ce4:	4a c0       	rjmp	.+148    	; 0x7d7a <USB_Device_ProcessControlRequest+0x1ee>
		USB_Device_GetInternalSerialDescriptor();
		return;
	}
	#endif
	
	if ((DescriptorSize = CALLBACK_USB_GetDescriptor(USB_ControlRequest.wValue, USB_ControlRequest.wIndex,
    7ce6:	80 91 ac 01 	lds	r24, 0x01AC
    7cea:	90 91 ad 01 	lds	r25, 0x01AD
    7cee:	60 91 ae 01 	lds	r22, 0x01AE
    7cf2:	ae 01       	movw	r20, r28
    7cf4:	4f 5f       	subi	r20, 0xFF	; 255
    7cf6:	5f 4f       	sbci	r21, 0xFF	; 255
    7cf8:	e4 dd       	rcall	.-1080   	; 0x78c2 <CALLBACK_USB_GetDescriptor>
    7cfa:	bc 01       	movw	r22, r24
    7cfc:	00 97       	sbiw	r24, 0x00	; 0
    7cfe:	09 f4       	brne	.+2      	; 0x7d02 <USB_Device_ProcessControlRequest+0x176>
    7d00:	3d c0       	rjmp	.+122    	; 0x7d7c <USB_Device_ProcessControlRequest+0x1f0>
			 *  \note This is not applicable for non CONTROL type endpoints. 
			 */
			static inline void Endpoint_ClearSETUP(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearSETUP(void)
			{
				UEINTX &= ~(1 << RXSTPI);
    7d02:	80 91 e8 00 	lds	r24, 0x00E8
    7d06:	87 7f       	andi	r24, 0xF7	; 247
    7d08:	80 93 e8 00 	sts	0x00E8, r24
	}
	
	Endpoint_ClearSETUP();

	#if defined(USE_RAM_DESCRIPTORS)
	Endpoint_Write_Control_Stream_LE(DescriptorPointer, DescriptorSize);
    7d0c:	89 81       	ldd	r24, Y+1	; 0x01
    7d0e:	9a 81       	ldd	r25, Y+2	; 0x02
    7d10:	4b d0       	rcall	.+150    	; 0x7da8 <Endpoint_Write_Control_Stream_LE>
			 */
			static inline void Endpoint_ClearOUT(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearOUT(void)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UEINTX &= ~((1 << RXOUTI) | (1 << FIFOCON));
    7d12:	80 91 e8 00 	lds	r24, 0x00E8
    7d16:	8b 77       	andi	r24, 0x7B	; 123
    7d18:	80 93 e8 00 	sts	0x00E8, r24
    7d1c:	2f c0       	rjmp	.+94     	; 0x7d7c <USB_Device_ProcessControlRequest+0x1f0>
				RequestHandled = true;
			}
			
			break;
		case REQ_GetConfiguration:
			if (bmRequestType == (REQDIR_DEVICETOHOST | REQTYPE_STANDARD | REQREC_DEVICE))
    7d1e:	80 38       	cpi	r24, 0x80	; 128
    7d20:	61 f5       	brne	.+88     	; 0x7d7a <USB_Device_ProcessControlRequest+0x1ee>
			 *  \note This is not applicable for non CONTROL type endpoints. 
			 */
			static inline void Endpoint_ClearSETUP(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearSETUP(void)
			{
				UEINTX &= ~(1 << RXSTPI);
    7d22:	80 91 e8 00 	lds	r24, 0x00E8
    7d26:	87 7f       	andi	r24, 0xF7	; 247
    7d28:	80 93 e8 00 	sts	0x00E8, r24

static void USB_Device_GetConfiguration(void)
{
	Endpoint_ClearSETUP();

	Endpoint_Write_Byte(USB_ConfigurationNumber);
    7d2c:	80 91 a8 01 	lds	r24, 0x01A8
			 *  \param[in] Byte  Next byte to write into the the currently selected endpoint's FIFO buffer.
			 */
			static inline void Endpoint_Write_Byte(const uint8_t Byte) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_Write_Byte(const uint8_t Byte)
			{
				UEDATX = Byte;
    7d30:	80 93 f1 00 	sts	0x00F1, r24
			 */
			static inline void Endpoint_ClearIN(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearIN(void)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UEINTX &= ~((1 << TXINI) | (1 << FIFOCON));
    7d34:	80 91 e8 00 	lds	r24, 0x00E8
    7d38:	8e 77       	andi	r24, 0x7E	; 126
    7d3a:	80 93 e8 00 	sts	0x00E8, r24
	Endpoint_ClearIN();

	Endpoint_ClearStatusStage();
    7d3e:	fd dd       	rcall	.-1030   	; 0x793a <Endpoint_ClearStatusStage>
    7d40:	1d c0       	rjmp	.+58     	; 0x7d7c <USB_Device_ProcessControlRequest+0x1f0>
				RequestHandled = true;
			}

			break;
		case REQ_SetConfiguration:
			if (bmRequestType == (REQDIR_HOSTTODEVICE | REQTYPE_STANDARD | REQREC_DEVICE))
    7d42:	88 23       	and	r24, r24
    7d44:	d1 f4       	brne	.+52     	; 0x7d7a <USB_Device_ProcessControlRequest+0x1ee>
}

static void USB_Device_SetConfiguration(void)
{
	#if defined(FIXED_NUM_CONFIGURATIONS)
	if ((uint8_t)USB_ControlRequest.wValue > FIXED_NUM_CONFIGURATIONS)
    7d46:	90 91 ac 01 	lds	r25, 0x01AC
    7d4a:	92 30       	cpi	r25, 0x02	; 2
    7d4c:	b8 f4       	brcc	.+46     	; 0x7d7c <USB_Device_ProcessControlRequest+0x1f0>
			 *  \note This is not applicable for non CONTROL type endpoints. 
			 */
			static inline void Endpoint_ClearSETUP(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearSETUP(void)
			{
				UEINTX &= ~(1 << RXSTPI);
    7d4e:	80 91 e8 00 	lds	r24, 0x00E8
    7d52:	87 7f       	andi	r24, 0xF7	; 247
    7d54:	80 93 e8 00 	sts	0x00E8, r24
	}
	#endif
	
	Endpoint_ClearSETUP();

	USB_ConfigurationNumber = (uint8_t)USB_ControlRequest.wValue;
    7d58:	90 93 a8 01 	sts	0x01A8, r25

	Endpoint_ClearStatusStage();
    7d5c:	ee dd       	rcall	.-1060   	; 0x793a <Endpoint_ClearStatusStage>

	if (USB_ConfigurationNumber)
    7d5e:	80 91 a8 01 	lds	r24, 0x01A8
    7d62:	88 23       	and	r24, r24
    7d64:	31 f4       	brne	.+12     	; 0x7d72 <USB_Device_ProcessControlRequest+0x1e6>
			}

			static inline bool USB_Device_IsAddressSet(void) ATTR_ALWAYS_INLINE;
			static inline bool USB_Device_IsAddressSet(void)
			{
				return (UDADDR & (1 << ADDEN));
    7d66:	80 91 e3 00 	lds	r24, 0x00E3
	  USB_DeviceState = DEVICE_STATE_Configured;
	else
	  USB_DeviceState = (USB_Device_IsAddressSet()) ? DEVICE_STATE_Configured : DEVICE_STATE_Powered;
    7d6a:	87 fd       	sbrc	r24, 7
    7d6c:	02 c0       	rjmp	.+4      	; 0x7d72 <USB_Device_ProcessControlRequest+0x1e6>
    7d6e:	81 e0       	ldi	r24, 0x01	; 1
    7d70:	01 c0       	rjmp	.+2      	; 0x7d74 <USB_Device_ProcessControlRequest+0x1e8>
    7d72:	84 e0       	ldi	r24, 0x04	; 4
    7d74:	8e bb       	out	0x1e, r24	; 30

	EVENT_USB_Device_ConfigurationChanged();
    7d76:	43 dd       	rcall	.-1402   	; 0x77fe <EVENT_USB_Device_ConfigurationChanged>
    7d78:	01 c0       	rjmp	.+2      	; 0x7d7c <USB_Device_ProcessControlRequest+0x1f0>

			break;
	}

	if (!(RequestHandled))
	  EVENT_USB_Device_UnhandledControlRequest();
    7d7a:	06 dd       	rcall	.-1524   	; 0x7788 <EVENT_USB_Device_UnhandledControlRequest>
			 *  \return Boolean true if the selected endpoint has received a SETUP packet, false otherwise.
			 */
			static inline bool Endpoint_IsSETUPReceived(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsSETUPReceived(void)
			{
				return ((UEINTX & (1 << RXSTPI)) ? true : false);
    7d7c:	80 91 e8 00 	lds	r24, 0x00E8
	  
	if (Endpoint_IsSETUPReceived())
    7d80:	83 ff       	sbrs	r24, 3
    7d82:	0a c0       	rjmp	.+20     	; 0x7d98 <USB_Device_ProcessControlRequest+0x20c>
			 *  \ingroup Group_EndpointPacketManagement
			 */
			static inline void Endpoint_StallTransaction(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_StallTransaction(void)
			{
				UECONX |= (1 << STALLRQ);
    7d84:	80 91 eb 00 	lds	r24, 0x00EB
    7d88:	80 62       	ori	r24, 0x20	; 32
    7d8a:	80 93 eb 00 	sts	0x00EB, r24
			 *  \note This is not applicable for non CONTROL type endpoints. 
			 */
			static inline void Endpoint_ClearSETUP(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearSETUP(void)
			{
				UEINTX &= ~(1 << RXSTPI);
    7d8e:	80 91 e8 00 	lds	r24, 0x00E8
    7d92:	87 7f       	andi	r24, 0xF7	; 247
    7d94:	80 93 e8 00 	sts	0x00E8, r24
	{
		Endpoint_StallTransaction();
		Endpoint_ClearSETUP();		
	}
}
    7d98:	0f 90       	pop	r0
    7d9a:	0f 90       	pop	r0
    7d9c:	cf 91       	pop	r28
    7d9e:	df 91       	pop	r29
    7da0:	1f 91       	pop	r17
    7da2:	0f 91       	pop	r16
    7da4:	08 95       	ret

00007da6 <USB_Event_Stub>:
#include "Events.h"

void USB_Event_Stub(void)
{

}
    7da6:	08 95       	ret

00007da8 <Endpoint_Write_Control_Stream_LE>:
    7da8:	9c 01       	movw	r18, r24
	uint8_t* DataStream     = ((uint8_t*)Buffer + TEMPLATE_BUFFER_OFFSET(Length));
	bool     LastPacketFull = false;
	
	if (Length > USB_ControlRequest.wLength)
    7daa:	40 91 b0 01 	lds	r20, 0x01B0
    7dae:	50 91 b1 01 	lds	r21, 0x01B1
    7db2:	46 17       	cp	r20, r22
    7db4:	57 07       	cpc	r21, r23
    7db6:	18 f4       	brcc	.+6      	; 0x7dbe <Endpoint_Write_Control_Stream_LE+0x16>
uint8_t TEMPLATE_FUNC_NAME (const void* Buffer,
                            uint16_t Length)
{
	uint8_t* DataStream     = ((uint8_t*)Buffer + TEMPLATE_BUFFER_OFFSET(Length));
    7db8:	f9 01       	movw	r30, r18
    7dba:	90 e0       	ldi	r25, 0x00	; 0
    7dbc:	44 c0       	rjmp	.+136    	; 0x7e46 <Endpoint_Write_Control_Stream_LE+0x9e>
	bool     LastPacketFull = false;
	
	if (Length > USB_ControlRequest.wLength)
	  Length = USB_ControlRequest.wLength;
	else if (!(Length))
    7dbe:	61 15       	cp	r22, r1
    7dc0:	71 05       	cpc	r23, r1
    7dc2:	11 f0       	breq	.+4      	; 0x7dc8 <Endpoint_Write_Control_Stream_LE+0x20>
    7dc4:	ab 01       	movw	r20, r22
    7dc6:	f8 cf       	rjmp	.-16     	; 0x7db8 <Endpoint_Write_Control_Stream_LE+0x10>
			 */
			static inline void Endpoint_ClearIN(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearIN(void)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UEINTX &= ~((1 << TXINI) | (1 << FIFOCON));
    7dc8:	80 91 e8 00 	lds	r24, 0x00E8
    7dcc:	8e 77       	andi	r24, 0x7E	; 126
    7dce:	80 93 e8 00 	sts	0x00E8, r24
    7dd2:	40 e0       	ldi	r20, 0x00	; 0
    7dd4:	50 e0       	ldi	r21, 0x00	; 0
    7dd6:	f0 cf       	rjmp	.-32     	; 0x7db8 <Endpoint_Write_Control_Stream_LE+0x10>
	  Endpoint_ClearIN();

	while (Length || LastPacketFull)
	{
		uint8_t USB_DeviceState_LCL = USB_DeviceState;
    7dd8:	8e b3       	in	r24, 0x1e	; 30
		
		if (USB_DeviceState_LCL == DEVICE_STATE_Unattached)
    7dda:	88 23       	and	r24, r24
    7ddc:	09 f4       	brne	.+2      	; 0x7de0 <Endpoint_Write_Control_Stream_LE+0x38>
    7dde:	44 c0       	rjmp	.+136    	; 0x7e68 <Endpoint_Write_Control_Stream_LE+0xc0>
		  return ENDPOINT_RWCSTREAM_DeviceDisconnected;
		else if (USB_DeviceState_LCL == DEVICE_STATE_Suspended)
    7de0:	85 30       	cpi	r24, 0x05	; 5
    7de2:	09 f4       	brne	.+2      	; 0x7de6 <Endpoint_Write_Control_Stream_LE+0x3e>
    7de4:	43 c0       	rjmp	.+134    	; 0x7e6c <Endpoint_Write_Control_Stream_LE+0xc4>
			 *  \return Boolean true if the selected endpoint has received a SETUP packet, false otherwise.
			 */
			static inline bool Endpoint_IsSETUPReceived(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsSETUPReceived(void)
			{
				return ((UEINTX & (1 << RXSTPI)) ? true : false);
    7de6:	80 91 e8 00 	lds	r24, 0x00E8
		  return ENDPOINT_RWCSTREAM_BusSuspended;
		else if (Endpoint_IsSETUPReceived())
    7dea:	83 ff       	sbrs	r24, 3
    7dec:	02 c0       	rjmp	.+4      	; 0x7df2 <Endpoint_Write_Control_Stream_LE+0x4a>
    7dee:	81 e0       	ldi	r24, 0x01	; 1
    7df0:	08 95       	ret
			 *  \return Boolean true if current endpoint is has received an OUT packet, false otherwise.
			 */
			static inline bool Endpoint_IsOUTReceived(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsOUTReceived(void)
			{
				return ((UEINTX & (1 << RXOUTI)) ? true : false);
    7df2:	80 91 e8 00 	lds	r24, 0x00E8
		  return ENDPOINT_RWCSTREAM_HostAborted;
		else if (Endpoint_IsOUTReceived())
    7df6:	82 fd       	sbrc	r24, 2
    7df8:	31 c0       	rjmp	.+98     	; 0x7e5c <Endpoint_Write_Control_Stream_LE+0xb4>
			 *  \return Boolean true if the current endpoint is ready for an IN packet, false otherwise.
			 */
			static inline bool Endpoint_IsINReady(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsINReady(void)
			{
				return ((UEINTX & (1 << TXINI)) ? true : false);
    7dfa:	80 91 e8 00 	lds	r24, 0x00E8
		  break;

		if (Endpoint_IsINReady())
    7dfe:	80 ff       	sbrs	r24, 0
    7e00:	22 c0       	rjmp	.+68     	; 0x7e46 <Endpoint_Write_Control_Stream_LE+0x9e>
			static inline uint16_t Endpoint_BytesInEndpoint(void)
			{
				#if defined(USB_SERIES_6_AVR) || defined(USB_SERIES_7_AVR)
					return UEBCX;
				#elif defined(USB_SERIES_4_AVR)
					return (((uint16_t)UEBCHX << 8) | UEBCLX);
    7e02:	80 91 f3 00 	lds	r24, 0x00F3
    7e06:	90 91 f2 00 	lds	r25, 0x00F2
    7e0a:	78 2f       	mov	r23, r24
    7e0c:	60 e0       	ldi	r22, 0x00	; 0
    7e0e:	29 2f       	mov	r18, r25
    7e10:	30 e0       	ldi	r19, 0x00	; 0
    7e12:	26 2b       	or	r18, r22
    7e14:	37 2b       	or	r19, r23
    7e16:	07 c0       	rjmp	.+14     	; 0x7e26 <Endpoint_Write_Control_Stream_LE+0x7e>
		{
			uint16_t BytesInEndpoint = Endpoint_BytesInEndpoint();
		
			while (Length && (BytesInEndpoint < USB_ControlEndpointSize))
			{
				TEMPLATE_TRANSFER_BYTE(DataStream);
    7e18:	81 91       	ld	r24, Z+
			 *  \param[in] Byte  Next byte to write into the the currently selected endpoint's FIFO buffer.
			 */
			static inline void Endpoint_Write_Byte(const uint8_t Byte) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_Write_Byte(const uint8_t Byte)
			{
				UEDATX = Byte;
    7e1a:	80 93 f1 00 	sts	0x00F1, r24
				Length--;
    7e1e:	41 50       	subi	r20, 0x01	; 1
    7e20:	50 40       	sbci	r21, 0x00	; 0
				BytesInEndpoint++;
    7e22:	2f 5f       	subi	r18, 0xFF	; 255
    7e24:	3f 4f       	sbci	r19, 0xFF	; 255

		if (Endpoint_IsINReady())
		{
			uint16_t BytesInEndpoint = Endpoint_BytesInEndpoint();
		
			while (Length && (BytesInEndpoint < USB_ControlEndpointSize))
    7e26:	41 15       	cp	r20, r1
    7e28:	51 05       	cpc	r21, r1
    7e2a:	19 f0       	breq	.+6      	; 0x7e32 <Endpoint_Write_Control_Stream_LE+0x8a>
    7e2c:	28 30       	cpi	r18, 0x08	; 8
    7e2e:	31 05       	cpc	r19, r1
    7e30:	98 f3       	brcs	.-26     	; 0x7e18 <Endpoint_Write_Control_Stream_LE+0x70>
				TEMPLATE_TRANSFER_BYTE(DataStream);
				Length--;
				BytesInEndpoint++;
			}
			
			LastPacketFull = (BytesInEndpoint == USB_ControlEndpointSize);
    7e32:	90 e0       	ldi	r25, 0x00	; 0
    7e34:	28 30       	cpi	r18, 0x08	; 8
    7e36:	31 05       	cpc	r19, r1
    7e38:	09 f4       	brne	.+2      	; 0x7e3c <Endpoint_Write_Control_Stream_LE+0x94>
    7e3a:	91 e0       	ldi	r25, 0x01	; 1
			 */
			static inline void Endpoint_ClearIN(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearIN(void)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UEINTX &= ~((1 << TXINI) | (1 << FIFOCON));
    7e3c:	80 91 e8 00 	lds	r24, 0x00E8
    7e40:	8e 77       	andi	r24, 0x7E	; 126
    7e42:	80 93 e8 00 	sts	0x00E8, r24
	if (Length > USB_ControlRequest.wLength)
	  Length = USB_ControlRequest.wLength;
	else if (!(Length))
	  Endpoint_ClearIN();

	while (Length || LastPacketFull)
    7e46:	41 15       	cp	r20, r1
    7e48:	51 05       	cpc	r21, r1
    7e4a:	31 f6       	brne	.-116    	; 0x7dd8 <Endpoint_Write_Control_Stream_LE+0x30>
    7e4c:	99 23       	and	r25, r25
    7e4e:	21 f6       	brne	.-120    	; 0x7dd8 <Endpoint_Write_Control_Stream_LE+0x30>
    7e50:	05 c0       	rjmp	.+10     	; 0x7e5c <Endpoint_Write_Control_Stream_LE+0xb4>
		}
	}
	
	while (!(Endpoint_IsOUTReceived()))
	{
		uint8_t USB_DeviceState_LCL = USB_DeviceState;
    7e52:	8e b3       	in	r24, 0x1e	; 30

		if (USB_DeviceState_LCL == DEVICE_STATE_Unattached)
    7e54:	88 23       	and	r24, r24
    7e56:	41 f0       	breq	.+16     	; 0x7e68 <Endpoint_Write_Control_Stream_LE+0xc0>
		  return ENDPOINT_RWCSTREAM_DeviceDisconnected;
		else if (USB_DeviceState_LCL == DEVICE_STATE_Suspended)
    7e58:	85 30       	cpi	r24, 0x05	; 5
    7e5a:	41 f0       	breq	.+16     	; 0x7e6c <Endpoint_Write_Control_Stream_LE+0xc4>
			 *  \return Boolean true if current endpoint is has received an OUT packet, false otherwise.
			 */
			static inline bool Endpoint_IsOUTReceived(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsOUTReceived(void)
			{
				return ((UEINTX & (1 << RXOUTI)) ? true : false);
    7e5c:	80 91 e8 00 	lds	r24, 0x00E8
			LastPacketFull = (BytesInEndpoint == USB_ControlEndpointSize);
			Endpoint_ClearIN();
		}
	}
	
	while (!(Endpoint_IsOUTReceived()))
    7e60:	82 ff       	sbrs	r24, 2
    7e62:	f7 cf       	rjmp	.-18     	; 0x7e52 <Endpoint_Write_Control_Stream_LE+0xaa>
    7e64:	80 e0       	ldi	r24, 0x00	; 0
    7e66:	08 95       	ret
    7e68:	82 e0       	ldi	r24, 0x02	; 2
    7e6a:	08 95       	ret
    7e6c:	83 e0       	ldi	r24, 0x03	; 3
		else if (USB_DeviceState_LCL == DEVICE_STATE_Suspended)
		  return ENDPOINT_RWCSTREAM_BusSuspended;
	}

	return ENDPOINT_RWCSTREAM_NoError;
}
    7e6e:	08 95       	ret

00007e70 <Endpoint_Read_Control_Stream_LE>:
uint8_t TEMPLATE_FUNC_NAME (void* Buffer,
                            uint16_t Length)
{
    7e70:	9c 01       	movw	r18, r24
	uint8_t* DataStream = ((uint8_t*)Buffer + TEMPLATE_BUFFER_OFFSET(Length));
	
	if (!(Length))
    7e72:	61 15       	cp	r22, r1
    7e74:	71 05       	cpc	r23, r1
    7e76:	29 f4       	brne	.+10     	; 0x7e82 <Endpoint_Read_Control_Stream_LE+0x12>
			 */
			static inline void Endpoint_ClearOUT(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearOUT(void)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UEINTX &= ~((1 << RXOUTI) | (1 << FIFOCON));
    7e78:	80 91 e8 00 	lds	r24, 0x00E8
    7e7c:	8b 77       	andi	r24, 0x7B	; 123
    7e7e:	80 93 e8 00 	sts	0x00E8, r24
uint8_t TEMPLATE_FUNC_NAME (void* Buffer,
                            uint16_t Length)
{
	uint8_t* DataStream = ((uint8_t*)Buffer + TEMPLATE_BUFFER_OFFSET(Length));
    7e82:	f9 01       	movw	r30, r18
    7e84:	26 c0       	rjmp	.+76     	; 0x7ed2 <Endpoint_Read_Control_Stream_LE+0x62>
	if (!(Length))
	  Endpoint_ClearOUT();
	
	while (Length)
	{
		uint8_t USB_DeviceState_LCL = USB_DeviceState;
    7e86:	8e b3       	in	r24, 0x1e	; 30

		if (USB_DeviceState_LCL == DEVICE_STATE_Unattached)
    7e88:	88 23       	and	r24, r24
    7e8a:	91 f1       	breq	.+100    	; 0x7ef0 <Endpoint_Read_Control_Stream_LE+0x80>
		  return ENDPOINT_RWCSTREAM_DeviceDisconnected;
		else if (USB_DeviceState_LCL == DEVICE_STATE_Suspended)
    7e8c:	85 30       	cpi	r24, 0x05	; 5
    7e8e:	91 f1       	breq	.+100    	; 0x7ef4 <Endpoint_Read_Control_Stream_LE+0x84>
			 *  \return Boolean true if the selected endpoint has received a SETUP packet, false otherwise.
			 */
			static inline bool Endpoint_IsSETUPReceived(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsSETUPReceived(void)
			{
				return ((UEINTX & (1 << RXSTPI)) ? true : false);
    7e90:	80 91 e8 00 	lds	r24, 0x00E8
		  return ENDPOINT_RWCSTREAM_BusSuspended;
		else if (Endpoint_IsSETUPReceived())
    7e94:	83 ff       	sbrs	r24, 3
    7e96:	02 c0       	rjmp	.+4      	; 0x7e9c <Endpoint_Read_Control_Stream_LE+0x2c>
    7e98:	81 e0       	ldi	r24, 0x01	; 1
    7e9a:	08 95       	ret
			 *  \return Boolean true if current endpoint is has received an OUT packet, false otherwise.
			 */
			static inline bool Endpoint_IsOUTReceived(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsOUTReceived(void)
			{
				return ((UEINTX & (1 << RXOUTI)) ? true : false);
    7e9c:	80 91 e8 00 	lds	r24, 0x00E8
		  return ENDPOINT_RWCSTREAM_HostAborted;
		  
		if (Endpoint_IsOUTReceived())
    7ea0:	82 ff       	sbrs	r24, 2
    7ea2:	f1 cf       	rjmp	.-30     	; 0x7e86 <Endpoint_Read_Control_Stream_LE+0x16>
    7ea4:	06 c0       	rjmp	.+12     	; 0x7eb2 <Endpoint_Read_Control_Stream_LE+0x42>
			 *  \return Next byte in the currently selected endpoint's FIFO buffer.
			 */
			static inline uint8_t Endpoint_Read_Byte(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline uint8_t Endpoint_Read_Byte(void)
			{
				return UEDATX;
    7ea6:	80 91 f1 00 	lds	r24, 0x00F1
		{
			while (Length && Endpoint_BytesInEndpoint())
			{
				TEMPLATE_TRANSFER_BYTE(DataStream);
    7eaa:	81 93       	st	Z+, r24
				Length--;
    7eac:	61 50       	subi	r22, 0x01	; 1
    7eae:	70 40       	sbci	r23, 0x00	; 0
		else if (Endpoint_IsSETUPReceived())
		  return ENDPOINT_RWCSTREAM_HostAborted;
		  
		if (Endpoint_IsOUTReceived())
		{
			while (Length && Endpoint_BytesInEndpoint())
    7eb0:	59 f0       	breq	.+22     	; 0x7ec8 <Endpoint_Read_Control_Stream_LE+0x58>
			static inline uint16_t Endpoint_BytesInEndpoint(void)
			{
				#if defined(USB_SERIES_6_AVR) || defined(USB_SERIES_7_AVR)
					return UEBCX;
				#elif defined(USB_SERIES_4_AVR)
					return (((uint16_t)UEBCHX << 8) | UEBCLX);
    7eb2:	20 91 f3 00 	lds	r18, 0x00F3
    7eb6:	80 91 f2 00 	lds	r24, 0x00F2
    7eba:	32 2f       	mov	r19, r18
    7ebc:	20 e0       	ldi	r18, 0x00	; 0
    7ebe:	90 e0       	ldi	r25, 0x00	; 0
    7ec0:	82 2b       	or	r24, r18
    7ec2:	93 2b       	or	r25, r19
    7ec4:	89 2b       	or	r24, r25
    7ec6:	79 f7       	brne	.-34     	; 0x7ea6 <Endpoint_Read_Control_Stream_LE+0x36>
			 */
			static inline void Endpoint_ClearOUT(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearOUT(void)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UEINTX &= ~((1 << RXOUTI) | (1 << FIFOCON));
    7ec8:	80 91 e8 00 	lds	r24, 0x00E8
    7ecc:	8b 77       	andi	r24, 0x7B	; 123
    7ece:	80 93 e8 00 	sts	0x00E8, r24
	uint8_t* DataStream = ((uint8_t*)Buffer + TEMPLATE_BUFFER_OFFSET(Length));
	
	if (!(Length))
	  Endpoint_ClearOUT();
	
	while (Length)
    7ed2:	61 15       	cp	r22, r1
    7ed4:	71 05       	cpc	r23, r1
    7ed6:	b9 f6       	brne	.-82     	; 0x7e86 <Endpoint_Read_Control_Stream_LE+0x16>
    7ed8:	05 c0       	rjmp	.+10     	; 0x7ee4 <Endpoint_Read_Control_Stream_LE+0x74>
		}		  
	}
	
	while (!(Endpoint_IsINReady()))
	{
		uint8_t USB_DeviceState_LCL = USB_DeviceState;
    7eda:	8e b3       	in	r24, 0x1e	; 30

		if (USB_DeviceState_LCL == DEVICE_STATE_Unattached)
    7edc:	88 23       	and	r24, r24
    7ede:	41 f0       	breq	.+16     	; 0x7ef0 <Endpoint_Read_Control_Stream_LE+0x80>
		  return ENDPOINT_RWCSTREAM_DeviceDisconnected;
		else if (USB_DeviceState_LCL == DEVICE_STATE_Suspended)
    7ee0:	85 30       	cpi	r24, 0x05	; 5
    7ee2:	41 f0       	breq	.+16     	; 0x7ef4 <Endpoint_Read_Control_Stream_LE+0x84>
			 *  \return Boolean true if the current endpoint is ready for an IN packet, false otherwise.
			 */
			static inline bool Endpoint_IsINReady(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsINReady(void)
			{
				return ((UEINTX & (1 << TXINI)) ? true : false);
    7ee4:	80 91 e8 00 	lds	r24, 0x00E8
			
			Endpoint_ClearOUT();
		}		  
	}
	
	while (!(Endpoint_IsINReady()))
    7ee8:	80 ff       	sbrs	r24, 0
    7eea:	f7 cf       	rjmp	.-18     	; 0x7eda <Endpoint_Read_Control_Stream_LE+0x6a>
    7eec:	80 e0       	ldi	r24, 0x00	; 0
    7eee:	08 95       	ret
    7ef0:	82 e0       	ldi	r24, 0x02	; 2
    7ef2:	08 95       	ret
    7ef4:	83 e0       	ldi	r24, 0x03	; 3
		else if (USB_DeviceState_LCL == DEVICE_STATE_Suspended)
		  return ENDPOINT_RWCSTREAM_BusSuspended;
	}
	
	return ENDPOINT_RWCSTREAM_NoError;
}
    7ef6:	08 95       	ret

00007ef8 <USB_USBTask>:
#if defined(USB_CAN_BE_DEVICE) && !defined(DEVICE_STATE_AS_GPIOR)
volatile uint8_t     USB_DeviceState;
#endif

void USB_USBTask(void)
{
    7ef8:	1f 93       	push	r17
}

#if defined(USB_CAN_BE_DEVICE)
static void USB_DeviceTask(void)
{
	if (USB_DeviceState != DEVICE_STATE_Unattached)
    7efa:	8e b3       	in	r24, 0x1e	; 30
    7efc:	88 23       	and	r24, r24
    7efe:	61 f0       	breq	.+24     	; 0x7f18 <USB_USBTask+0x20>
			 */
			static inline uint8_t Endpoint_GetCurrentEndpoint(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline uint8_t Endpoint_GetCurrentEndpoint(void)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					return (UENUM & ENDPOINT_EPNUM_MASK);
    7f00:	10 91 e9 00 	lds	r17, 0x00E9
			 */
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UENUM = EndpointNumber;
    7f04:	10 92 e9 00 	sts	0x00E9, r1
			 *  \return Boolean true if the selected endpoint has received a SETUP packet, false otherwise.
			 */
			static inline bool Endpoint_IsSETUPReceived(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsSETUPReceived(void)
			{
				return ((UEINTX & (1 << RXSTPI)) ? true : false);
    7f08:	80 91 e8 00 	lds	r24, 0x00E8
	{
		uint8_t PrevEndpoint = Endpoint_GetCurrentEndpoint();
	
		Endpoint_SelectEndpoint(ENDPOINT_CONTROLEP);

		if (Endpoint_IsSETUPReceived())
    7f0c:	83 ff       	sbrs	r24, 3
    7f0e:	01 c0       	rjmp	.+2      	; 0x7f12 <USB_USBTask+0x1a>
		  USB_Device_ProcessControlRequest();
    7f10:	3d de       	rcall	.-902    	; 0x7b8c <USB_Device_ProcessControlRequest>
			 */
			static inline uint8_t Endpoint_GetCurrentEndpoint(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline uint8_t Endpoint_GetCurrentEndpoint(void)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					return (UENUM & ENDPOINT_EPNUM_MASK);
    7f12:	17 70       	andi	r17, 0x07	; 7
			 */
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UENUM = EndpointNumber;
    7f14:	10 93 e9 00 	sts	0x00E9, r17
		if (USB_CurrentMode == USB_MODE_Device)
		  USB_DeviceTask();
		else if (USB_CurrentMode == USB_MODE_Host)
		  USB_HostTask();
	#endif
}
    7f18:	1f 91       	pop	r17
    7f1a:	08 95       	ret

00007f1c <__eerd_byte_m32u4>:
    7f1c:	f9 99       	sbic	0x1f, 1	; 31
    7f1e:	fe cf       	rjmp	.-4      	; 0x7f1c <__eerd_byte_m32u4>
    7f20:	92 bd       	out	0x22, r25	; 34
    7f22:	81 bd       	out	0x21, r24	; 33
    7f24:	f8 9a       	sbi	0x1f, 0	; 31
    7f26:	99 27       	eor	r25, r25
    7f28:	80 b5       	in	r24, 0x20	; 32
    7f2a:	08 95       	ret

00007f2c <__eewr_byte_m32u4>:
    7f2c:	26 2f       	mov	r18, r22

00007f2e <__eewr_r18_m32u4>:
    7f2e:	f9 99       	sbic	0x1f, 1	; 31
    7f30:	fe cf       	rjmp	.-4      	; 0x7f2e <__eewr_r18_m32u4>
    7f32:	1f ba       	out	0x1f, r1	; 31
    7f34:	92 bd       	out	0x22, r25	; 34
    7f36:	81 bd       	out	0x21, r24	; 33
    7f38:	20 bd       	out	0x20, r18	; 32
    7f3a:	0f b6       	in	r0, 0x3f	; 63
    7f3c:	f8 94       	cli
    7f3e:	fa 9a       	sbi	0x1f, 2	; 31
    7f40:	f9 9a       	sbi	0x1f, 1	; 31
    7f42:	0f be       	out	0x3f, r0	; 63
    7f44:	01 96       	adiw	r24, 0x01	; 1
    7f46:	08 95       	ret

00007f48 <_exit>:
    7f48:	f8 94       	cli

00007f4a <__stop_program>:
    7f4a:	ff cf       	rjmp	.-2      	; 0x7f4a <__stop_program>
