Running: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/rafa/Desktop/MIPSSCycAddCy/MIPSTestBench_isim_beh.exe -prj C:/Users/rafa/Desktop/MIPSSCycAddCy/MIPSTestBench_beh.prj MIPSTestBench 
ISim M.81d (signature 0x12940baa)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/rafa/Desktop/MIPSSCycAddCy/MIPSPack.vhd" into library work
Parsing VHDL file "C:/Users/rafa/Desktop/MIPSSCycAddCy/SignExt.vhd" into library work
Parsing VHDL file "C:/Users/rafa/Desktop/MIPSSCycAddCy/ROM_AR.vhd" into library work
Parsing VHDL file "C:/Users/rafa/Desktop/MIPSSCycAddCy/RegN.vhd" into library work
Parsing VHDL file "C:/Users/rafa/Desktop/MIPSSCycAddCy/RegBank32_32.vhd" into library work
Parsing VHDL file "C:/Users/rafa/Desktop/MIPSSCycAddCy/Mux2N.vhd" into library work
Parsing VHDL file "C:/Users/rafa/Desktop/MIPSSCycAddCy/LeftShifter2.vhd" into library work
Parsing VHDL file "C:/Users/rafa/Desktop/MIPSSCycAddCy/ControlUnit.vhd" into library work
Parsing VHDL file "C:/Users/rafa/Desktop/MIPSSCycAddCy/AndGate2.vhd" into library work
Parsing VHDL file "C:/Users/rafa/Desktop/MIPSSCycAddCy/ALU32.vhd" into library work
Parsing VHDL file "C:/Users/rafa/Desktop/MIPSSCycAddCy/AdderN.vhd" into library work
Parsing VHDL file "C:/Users/rafa/Desktop/MIPSSCycAddCy/MIPSTopLevel.vhd" into library work
Parsing VHDL file "C:/Users/rafa/Desktop/MIPSSCycAddCy/MIPSTestBench.vhd" into library work
Starting static elaboration
Completed static elaboration
Using precompiled package standard from library std
Using precompiled package std_logic_1164 from library ieee
Using precompiled package numeric_std from library ieee
Using precompiled package std_logic_arith from library ieee
Using precompiled package std_logic_unsigned from library ieee
Using precompiled package std_logic_signed from library ieee
Compiling package mipspack
Compiling architecture rtl of entity regn [\RegN(32,('0','0','0','0','0','0...]
Compiling architecture rtl of entity addern [\AdderN(32)\]
Compiling architecture rtl of entity rom_ar [\ROM_AR(6,32)\]
Compiling architecture rtl of entity controlunit [controlunit_default]
Compiling architecture rtl of entity mux2n [\Mux2N(5)\]
Compiling architecture rtl of entity regbank32_32 [regbank32_32_default]
Compiling architecture rtl of entity signext [signext_default]
Compiling architecture rtl of entity mux2n [\Mux2N(32)\]
Compiling architecture rtl of entity alu32 [alu32_default]
Compiling architecture rtl of entity leftshifter2 [leftshifter2_default]
Compiling architecture rtl of entity andgate2 [andgate2_default]
Compiling architecture rtl of entity mipstoplevel [mipstoplevel_default]
Compiling architecture stimulus of entity mipstestbench
Time Resolution for simulation is 1ps.
Waiting for 11 sub-compilation(s) to finish...
Compiled 32 VHDL Units
Built simulation executable C:/Users/rafa/Desktop/MIPSSCycAddCy/MIPSTestBench_isim_beh.exe
Fuse Memory Usage: 19876 KB
Fuse CPU Usage: 374 ms
