$date
	Mon Sep 22 10:03:03 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module decoder2_4TB $end
$var wire 4 ! y [3:0] $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ en $end
$var integer 32 % i [31:0] $end
$scope module dut $end
$var wire 1 & a $end
$var wire 1 ' b $end
$var wire 1 ( en $end
$var wire 4 ) y [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )
0(
0'
0&
b0 %
0$
0#
0"
b0 !
$end
#10
1#
1'
b1 %
#20
1"
1&
0#
0'
b10 %
#30
1#
1'
b11 %
#40
b1 !
b1 )
1$
1(
0"
0&
0#
0'
b100 %
#50
b10 !
b10 )
1#
1'
b101 %
#60
b100 !
b100 )
1"
1&
0#
0'
b110 %
#70
b1000 !
b1000 )
1#
1'
b111 %
#80
b1000 %
#100
