// Seed: 2407949315
module module_0 (
    input  tri   id_0,
    output tri0  id_1,
    input  uwire id_2,
    output tri   id_3,
    output tri0  id_4,
    output uwire id_5,
    input  wor   id_6,
    input  tri   id_7
);
  wire id_9;
endmodule
module module_1 (
    input wire id_0,
    input supply0 id_1,
    input tri0 id_2,
    output wor id_3,
    output wor id_4,
    input supply0 id_5,
    output supply0 id_6,
    output supply1 id_7,
    output wire id_8,
    output tri id_9,
    input wire id_10,
    input tri id_11,
    input tri0 id_12,
    output tri id_13,
    input wor id_14,
    input tri1 id_15,
    input tri0 id_16,
    input tri id_17
);
  assign id_13 = id_12 - id_2;
  wire id_19;
  wire id_20;
  module_0 modCall_1 (
      id_15,
      id_7,
      id_15,
      id_4,
      id_6,
      id_6,
      id_17,
      id_11
  );
  assign modCall_1.type_3 = 0;
endmodule
