// Seed: 1826286750
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  supply1 id_4;
  wire id_5;
endmodule
module module_1;
  assign id_1 = 1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
endmodule
module module_2 ();
  assign id_1[-1] = -1'd0;
  assign id_2 = 1 === -1;
  assign id_1 = id_1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2
  );
endmodule
module module_3 ();
  parameter id_1 = 1;
  id_2(
      .id_0(1), .id_1(id_1), .id_2(1 - -1), .id_3(id_1), .id_4(id_1), .id_5(-1), .id_6(id_1)
  );
endmodule
module module_4 (
    input tri0 id_0
);
  always $display(id_0);
  module_3 modCall_1 ();
endmodule
