STM32H7_SPI_CFG1,VAR_0
STM32H7_SPI_CFG1_RXDMAEN,VAR_1
STM32H7_SPI_CFG1_TXDMAEN,VAR_2
STM32H7_SPI_CR1,VAR_3
STM32H7_SPI_CR1_CSTART,VAR_4
STM32H7_SPI_CR1_CSUSP,VAR_5
STM32H7_SPI_CR1_SPE,VAR_6
STM32H7_SPI_IER,VAR_7
STM32H7_SPI_IFCR,VAR_8
STM32H7_SPI_IFCR_ALL,VAR_9
STM32H7_SPI_SR,VAR_10
STM32H7_SPI_SR_EOT,VAR_11
STM32H7_SPI_SR_SUSP,VAR_12
dev_dbg,FUNC_0
dev_warn,FUNC_1
dmaengine_terminate_all,FUNC_2
readl_relaxed,FUNC_3
readl_relaxed_poll_timeout_atomic,FUNC_4
spin_lock_irqsave,FUNC_5
spin_unlock_irqrestore,FUNC_6
stm32_spi_clr_bits,FUNC_7
stm32h7_spi_read_rxfifo,FUNC_8
writel_relaxed,FUNC_9
stm32h7_spi_disable,FUNC_10
spi,VAR_13
flags,VAR_14
cr1,VAR_15
sr,VAR_16
