--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Daniel\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6056032319 paths analyzed, 452 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.410ns.
--------------------------------------------------------------------------------
Slack:                  0.590ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/booleTest/M_state_q_FSM_FFd11 (FF)
  Destination:          testRig/pp3/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.389ns (Levels of Logic = 18)
  Clock Path Skew:      0.014ns (0.635 - 0.621)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/booleTest/M_state_q_FSM_FFd11 to testRig/pp3/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y43.DQ      Tcko                  0.430   M_state_q_FSM_FFd11
                                                       testRig/booleTest/M_state_q_FSM_FFd11
    SLICE_X22Y42.C5      net (fanout=11)       1.058   M_state_q_FSM_FFd11
    SLICE_X22Y42.C       Tilo                  0.235   M_state_q_FSM_FFd13
                                                       b<0>4
    SLICE_X15Y41.A6      net (fanout=2)        0.950   b<0>4
    SLICE_X15Y41.A       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/b[7]_b[7]_mux_3_OUT[3]
                                                       b<0>5_1
    SLICE_X8Y36.B5       net (fanout=8)        1.229   b<0>5
    SLICE_X8Y36.B        Tilo                  0.254   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o3
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_b[7]_b[7]_mux_3_OUT31
    SLICE_X12Y39.B1      net (fanout=24)       1.312   alu8test/arith/div8/a[7]_b[7]_div_0/b[7]_b[7]_mux_3_OUT[2]
    SLICE_X12Y39.B       Tilo                  0.254   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0002_INV_137_o1
    SLICE_X11Y37.A6      net (fanout=9)        0.805   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
    SLICE_X11Y37.A       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_144_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_91_o12
    SLICE_X11Y37.B3      net (fanout=6)        0.870   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_91_o
    SLICE_X11Y37.B       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_144_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_117_o121
    SLICE_X11Y37.C4      net (fanout=6)        0.339   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_119_o
    SLICE_X11Y37.C       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_144_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0005_INV_134_o1_SW0
    SLICE_X13Y38.C5      net (fanout=15)       0.746   alu8test/arith/div8/a[7]_b[7]_div_0/N54
    SLICE_X13Y38.C       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N172
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_141_o121
    SLICE_X10Y37.B4      net (fanout=5)        0.805   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_143_o
    SLICE_X10Y37.B       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_13_OUT_Madd_Madd_lut[6]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0006_INV_133_o2
    SLICE_X9Y39.D2       net (fanout=9)        1.185   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0006_INV_133_o1
    SLICE_X9Y39.D        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N441
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_163_o11_SW1
    SLICE_X9Y39.C6       net (fanout=1)        0.143   alu8test/arith/div8/a[7]_b[7]_div_0/N441
    SLICE_X9Y39.C        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N441
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_163_o11
    SLICE_X5Y39.A5       net (fanout=11)       0.787   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_163_o
    SLICE_X5Y39.A        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N116
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0007_INV_132_o22
    SLICE_X9Y37.A5       net (fanout=16)       0.822   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0007_INV_132_o21
    SLICE_X9Y37.A        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N337
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_183_o111
    SLICE_X4Y38.BX       net (fanout=11)       0.892   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_184_o
    SLICE_X4Y38.CMUX     Taxc                  0.376   alu8test/arith/div8/a[7]_b[7]_div_0/N333
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_19_OUT_Madd_Madd_xor<7>
    SLICE_X4Y35.C6       net (fanout=5)        0.679   alu8test/arith/div8/a[7]_b[7]_div_0/GND_8_o_b[7]_add_19_OUT[7]
    SLICE_X4Y35.C        Tilo                  0.255   alu8test/N148
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_n031581_SW6
    SLICE_X5Y35.D1       net (fanout=1)        0.531   alu8test/arith/div8/a[7]_b[7]_div_0/N239
    SLICE_X5Y35.D        Tilo                  0.259   testRig/pp3/M_pipe_q[0]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o23_SW4
    SLICE_X4Y35.B5       net (fanout=5)        0.441   alu8test/N150
    SLICE_X4Y35.B        Tilo                  0.254   alu8test/N148
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW0
    SLICE_X5Y35.A1       net (fanout=1)        0.539   alu8test/N339
    SLICE_X5Y35.CLK      Tas                   0.373   testRig/pp3/M_pipe_q[0]
                                                       alu8test/Mmux_alu97
                                                       testRig/pp3/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.389ns (5.256ns logic, 14.133ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  0.597ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/booleTest/M_state_q_FSM_FFd11 (FF)
  Destination:          testRig/pp3/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.382ns (Levels of Logic = 18)
  Clock Path Skew:      0.014ns (0.635 - 0.621)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/booleTest/M_state_q_FSM_FFd11 to testRig/pp3/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y43.DQ      Tcko                  0.430   M_state_q_FSM_FFd11
                                                       testRig/booleTest/M_state_q_FSM_FFd11
    SLICE_X22Y42.C5      net (fanout=11)       1.058   M_state_q_FSM_FFd11
    SLICE_X22Y42.C       Tilo                  0.235   M_state_q_FSM_FFd13
                                                       b<0>4
    SLICE_X15Y41.A6      net (fanout=2)        0.950   b<0>4
    SLICE_X15Y41.A       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/b[7]_b[7]_mux_3_OUT[3]
                                                       b<0>5_1
    SLICE_X8Y36.B5       net (fanout=8)        1.229   b<0>5
    SLICE_X8Y36.B        Tilo                  0.254   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o3
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_b[7]_b[7]_mux_3_OUT31
    SLICE_X12Y39.B1      net (fanout=24)       1.312   alu8test/arith/div8/a[7]_b[7]_div_0/b[7]_b[7]_mux_3_OUT[2]
    SLICE_X12Y39.B       Tilo                  0.254   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0002_INV_137_o1
    SLICE_X12Y37.A5      net (fanout=9)        0.489   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
    SLICE_X12Y37.A       Tilo                  0.254   alu8test/arith/div8/a[7]_b[7]_div_0/N176
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_11_OUT_Madd_Madd_lut<6>1
    SLICE_X13Y37.C3      net (fanout=5)        0.378   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_11_OUT_Madd_Madd_lut[6]
    SLICE_X13Y37.C       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N137
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0005_INV_134_o1_SW0_SW5
    SLICE_X11Y37.C1      net (fanout=1)        1.145   alu8test/arith/div8/a[7]_b[7]_div_0/N309
    SLICE_X11Y37.C       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_144_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0005_INV_134_o1_SW0
    SLICE_X13Y38.C5      net (fanout=15)       0.746   alu8test/arith/div8/a[7]_b[7]_div_0/N54
    SLICE_X13Y38.C       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N172
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_141_o121
    SLICE_X10Y37.B4      net (fanout=5)        0.805   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_143_o
    SLICE_X10Y37.B       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_13_OUT_Madd_Madd_lut[6]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0006_INV_133_o2
    SLICE_X9Y39.D2       net (fanout=9)        1.185   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0006_INV_133_o1
    SLICE_X9Y39.D        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N441
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_163_o11_SW1
    SLICE_X9Y39.C6       net (fanout=1)        0.143   alu8test/arith/div8/a[7]_b[7]_div_0/N441
    SLICE_X9Y39.C        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N441
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_163_o11
    SLICE_X5Y39.A5       net (fanout=11)       0.787   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_163_o
    SLICE_X5Y39.A        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N116
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0007_INV_132_o22
    SLICE_X9Y37.A5       net (fanout=16)       0.822   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0007_INV_132_o21
    SLICE_X9Y37.A        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N337
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_183_o111
    SLICE_X4Y38.BX       net (fanout=11)       0.892   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_184_o
    SLICE_X4Y38.CMUX     Taxc                  0.376   alu8test/arith/div8/a[7]_b[7]_div_0/N333
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_19_OUT_Madd_Madd_xor<7>
    SLICE_X4Y35.C6       net (fanout=5)        0.679   alu8test/arith/div8/a[7]_b[7]_div_0/GND_8_o_b[7]_add_19_OUT[7]
    SLICE_X4Y35.C        Tilo                  0.255   alu8test/N148
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_n031581_SW6
    SLICE_X5Y35.D1       net (fanout=1)        0.531   alu8test/arith/div8/a[7]_b[7]_div_0/N239
    SLICE_X5Y35.D        Tilo                  0.259   testRig/pp3/M_pipe_q[0]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o23_SW4
    SLICE_X4Y35.B5       net (fanout=5)        0.441   alu8test/N150
    SLICE_X4Y35.B        Tilo                  0.254   alu8test/N148
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW0
    SLICE_X5Y35.A1       net (fanout=1)        0.539   alu8test/N339
    SLICE_X5Y35.CLK      Tas                   0.373   testRig/pp3/M_pipe_q[0]
                                                       alu8test/Mmux_alu97
                                                       testRig/pp3/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.382ns (5.251ns logic, 14.131ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  0.603ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/booleTest/M_state_q_FSM_FFd11 (FF)
  Destination:          testRig/pp3/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.376ns (Levels of Logic = 18)
  Clock Path Skew:      0.014ns (0.635 - 0.621)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/booleTest/M_state_q_FSM_FFd11 to testRig/pp3/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y43.DQ      Tcko                  0.430   M_state_q_FSM_FFd11
                                                       testRig/booleTest/M_state_q_FSM_FFd11
    SLICE_X22Y42.C5      net (fanout=11)       1.058   M_state_q_FSM_FFd11
    SLICE_X22Y42.C       Tilo                  0.235   M_state_q_FSM_FFd13
                                                       b<0>4
    SLICE_X15Y41.A6      net (fanout=2)        0.950   b<0>4
    SLICE_X15Y41.A       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/b[7]_b[7]_mux_3_OUT[3]
                                                       b<0>5_1
    SLICE_X8Y36.B5       net (fanout=8)        1.229   b<0>5
    SLICE_X8Y36.B        Tilo                  0.254   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o3
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_b[7]_b[7]_mux_3_OUT31
    SLICE_X12Y39.B1      net (fanout=24)       1.312   alu8test/arith/div8/a[7]_b[7]_div_0/b[7]_b[7]_mux_3_OUT[2]
    SLICE_X12Y39.B       Tilo                  0.254   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0002_INV_137_o1
    SLICE_X12Y37.A5      net (fanout=9)        0.489   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
    SLICE_X12Y37.A       Tilo                  0.254   alu8test/arith/div8/a[7]_b[7]_div_0/N176
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_11_OUT_Madd_Madd_lut<6>1
    SLICE_X12Y37.C1      net (fanout=5)        0.560   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_11_OUT_Madd_Madd_lut[6]
    SLICE_X12Y37.C       Tilo                  0.255   alu8test/arith/div8/a[7]_b[7]_div_0/N176
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0005_INV_134_o1_SW0_SW3
    SLICE_X11Y37.C3      net (fanout=1)        0.961   alu8test/arith/div8/a[7]_b[7]_div_0/N307
    SLICE_X11Y37.C       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_144_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0005_INV_134_o1_SW0
    SLICE_X13Y38.C5      net (fanout=15)       0.746   alu8test/arith/div8/a[7]_b[7]_div_0/N54
    SLICE_X13Y38.C       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N172
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_141_o121
    SLICE_X10Y37.B4      net (fanout=5)        0.805   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_143_o
    SLICE_X10Y37.B       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_13_OUT_Madd_Madd_lut[6]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0006_INV_133_o2
    SLICE_X9Y39.D2       net (fanout=9)        1.185   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0006_INV_133_o1
    SLICE_X9Y39.D        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N441
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_163_o11_SW1
    SLICE_X9Y39.C6       net (fanout=1)        0.143   alu8test/arith/div8/a[7]_b[7]_div_0/N441
    SLICE_X9Y39.C        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N441
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_163_o11
    SLICE_X5Y39.A5       net (fanout=11)       0.787   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_163_o
    SLICE_X5Y39.A        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N116
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0007_INV_132_o22
    SLICE_X9Y37.A5       net (fanout=16)       0.822   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0007_INV_132_o21
    SLICE_X9Y37.A        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N337
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_183_o111
    SLICE_X4Y38.BX       net (fanout=11)       0.892   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_184_o
    SLICE_X4Y38.CMUX     Taxc                  0.376   alu8test/arith/div8/a[7]_b[7]_div_0/N333
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_19_OUT_Madd_Madd_xor<7>
    SLICE_X4Y35.C6       net (fanout=5)        0.679   alu8test/arith/div8/a[7]_b[7]_div_0/GND_8_o_b[7]_add_19_OUT[7]
    SLICE_X4Y35.C        Tilo                  0.255   alu8test/N148
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_n031581_SW6
    SLICE_X5Y35.D1       net (fanout=1)        0.531   alu8test/arith/div8/a[7]_b[7]_div_0/N239
    SLICE_X5Y35.D        Tilo                  0.259   testRig/pp3/M_pipe_q[0]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o23_SW4
    SLICE_X4Y35.B5       net (fanout=5)        0.441   alu8test/N150
    SLICE_X4Y35.B        Tilo                  0.254   alu8test/N148
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW0
    SLICE_X5Y35.A1       net (fanout=1)        0.539   alu8test/N339
    SLICE_X5Y35.CLK      Tas                   0.373   testRig/pp3/M_pipe_q[0]
                                                       alu8test/Mmux_alu97
                                                       testRig/pp3/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.376ns (5.247ns logic, 14.129ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  0.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/shiftTest/M_state_q_FSM_FFd3_1 (FF)
  Destination:          testRig/pp3/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.366ns (Levels of Logic = 19)
  Clock Path Skew:      0.014ns (0.635 - 0.621)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/shiftTest/M_state_q_FSM_FFd3_1 to testRig/pp3/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y44.AQ      Tcko                  0.476   M_state_q_FSM_FFd4_1_0
                                                       testRig/shiftTest/M_state_q_FSM_FFd3_1
    SLICE_X13Y44.A4      net (fanout=3)        0.726   M_state_q_FSM_FFd3_1_0
    SLICE_X13Y44.A       Tilo                  0.259   b<1>3
                                                       testRig/shiftTest/_n0110<10>1
    SLICE_X12Y41.B6      net (fanout=1)        0.541   M_shiftTest_testB[0]
    SLICE_X12Y41.B       Tilo                  0.254   alu8test/arith/adder8/xb[3]
                                                       b<2>1
    SLICE_X14Y40.D4      net (fanout=3)        0.530   b<2>1
    SLICE_X14Y40.D       Tilo                  0.235   b<2>31
                                                       b<2>3_2
    SLICE_X8Y36.B6       net (fanout=4)        1.117   b<2>31
    SLICE_X8Y36.B        Tilo                  0.254   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o3
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_b[7]_b[7]_mux_3_OUT31
    SLICE_X12Y39.B1      net (fanout=24)       1.312   alu8test/arith/div8/a[7]_b[7]_div_0/b[7]_b[7]_mux_3_OUT[2]
    SLICE_X12Y39.B       Tilo                  0.254   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0002_INV_137_o1
    SLICE_X11Y37.A6      net (fanout=9)        0.805   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
    SLICE_X11Y37.A       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_144_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_91_o12
    SLICE_X11Y37.B3      net (fanout=6)        0.870   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_91_o
    SLICE_X11Y37.B       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_144_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_117_o121
    SLICE_X11Y37.C4      net (fanout=6)        0.339   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_119_o
    SLICE_X11Y37.C       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_144_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0005_INV_134_o1_SW0
    SLICE_X13Y38.C5      net (fanout=15)       0.746   alu8test/arith/div8/a[7]_b[7]_div_0/N54
    SLICE_X13Y38.C       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N172
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_141_o121
    SLICE_X10Y37.B4      net (fanout=5)        0.805   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_143_o
    SLICE_X10Y37.B       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_13_OUT_Madd_Madd_lut[6]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0006_INV_133_o2
    SLICE_X9Y39.D2       net (fanout=9)        1.185   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0006_INV_133_o1
    SLICE_X9Y39.D        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N441
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_163_o11_SW1
    SLICE_X9Y39.C6       net (fanout=1)        0.143   alu8test/arith/div8/a[7]_b[7]_div_0/N441
    SLICE_X9Y39.C        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N441
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_163_o11
    SLICE_X5Y39.A5       net (fanout=11)       0.787   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_163_o
    SLICE_X5Y39.A        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N116
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0007_INV_132_o22
    SLICE_X9Y37.A5       net (fanout=16)       0.822   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0007_INV_132_o21
    SLICE_X9Y37.A        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N337
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_183_o111
    SLICE_X4Y38.BX       net (fanout=11)       0.892   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_184_o
    SLICE_X4Y38.CMUX     Taxc                  0.376   alu8test/arith/div8/a[7]_b[7]_div_0/N333
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_19_OUT_Madd_Madd_xor<7>
    SLICE_X4Y35.C6       net (fanout=5)        0.679   alu8test/arith/div8/a[7]_b[7]_div_0/GND_8_o_b[7]_add_19_OUT[7]
    SLICE_X4Y35.C        Tilo                  0.255   alu8test/N148
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_n031581_SW6
    SLICE_X5Y35.D1       net (fanout=1)        0.531   alu8test/arith/div8/a[7]_b[7]_div_0/N239
    SLICE_X5Y35.D        Tilo                  0.259   testRig/pp3/M_pipe_q[0]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o23_SW4
    SLICE_X4Y35.B5       net (fanout=5)        0.441   alu8test/N150
    SLICE_X4Y35.B        Tilo                  0.254   alu8test/N148
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW0
    SLICE_X5Y35.A1       net (fanout=1)        0.539   alu8test/N339
    SLICE_X5Y35.CLK      Tas                   0.373   testRig/pp3/M_pipe_q[0]
                                                       alu8test/Mmux_alu97
                                                       testRig/pp3/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.366ns (5.556ns logic, 13.810ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  0.620ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/shiftTest/M_state_q_FSM_FFd3_1 (FF)
  Destination:          testRig/pp3/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.359ns (Levels of Logic = 19)
  Clock Path Skew:      0.014ns (0.635 - 0.621)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/shiftTest/M_state_q_FSM_FFd3_1 to testRig/pp3/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y44.AQ      Tcko                  0.476   M_state_q_FSM_FFd4_1_0
                                                       testRig/shiftTest/M_state_q_FSM_FFd3_1
    SLICE_X13Y44.A4      net (fanout=3)        0.726   M_state_q_FSM_FFd3_1_0
    SLICE_X13Y44.A       Tilo                  0.259   b<1>3
                                                       testRig/shiftTest/_n0110<10>1
    SLICE_X12Y41.B6      net (fanout=1)        0.541   M_shiftTest_testB[0]
    SLICE_X12Y41.B       Tilo                  0.254   alu8test/arith/adder8/xb[3]
                                                       b<2>1
    SLICE_X14Y40.D4      net (fanout=3)        0.530   b<2>1
    SLICE_X14Y40.D       Tilo                  0.235   b<2>31
                                                       b<2>3_2
    SLICE_X8Y36.B6       net (fanout=4)        1.117   b<2>31
    SLICE_X8Y36.B        Tilo                  0.254   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o3
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_b[7]_b[7]_mux_3_OUT31
    SLICE_X12Y39.B1      net (fanout=24)       1.312   alu8test/arith/div8/a[7]_b[7]_div_0/b[7]_b[7]_mux_3_OUT[2]
    SLICE_X12Y39.B       Tilo                  0.254   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0002_INV_137_o1
    SLICE_X12Y37.A5      net (fanout=9)        0.489   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
    SLICE_X12Y37.A       Tilo                  0.254   alu8test/arith/div8/a[7]_b[7]_div_0/N176
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_11_OUT_Madd_Madd_lut<6>1
    SLICE_X13Y37.C3      net (fanout=5)        0.378   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_11_OUT_Madd_Madd_lut[6]
    SLICE_X13Y37.C       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N137
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0005_INV_134_o1_SW0_SW5
    SLICE_X11Y37.C1      net (fanout=1)        1.145   alu8test/arith/div8/a[7]_b[7]_div_0/N309
    SLICE_X11Y37.C       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_144_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0005_INV_134_o1_SW0
    SLICE_X13Y38.C5      net (fanout=15)       0.746   alu8test/arith/div8/a[7]_b[7]_div_0/N54
    SLICE_X13Y38.C       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N172
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_141_o121
    SLICE_X10Y37.B4      net (fanout=5)        0.805   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_143_o
    SLICE_X10Y37.B       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_13_OUT_Madd_Madd_lut[6]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0006_INV_133_o2
    SLICE_X9Y39.D2       net (fanout=9)        1.185   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0006_INV_133_o1
    SLICE_X9Y39.D        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N441
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_163_o11_SW1
    SLICE_X9Y39.C6       net (fanout=1)        0.143   alu8test/arith/div8/a[7]_b[7]_div_0/N441
    SLICE_X9Y39.C        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N441
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_163_o11
    SLICE_X5Y39.A5       net (fanout=11)       0.787   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_163_o
    SLICE_X5Y39.A        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N116
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0007_INV_132_o22
    SLICE_X9Y37.A5       net (fanout=16)       0.822   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0007_INV_132_o21
    SLICE_X9Y37.A        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N337
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_183_o111
    SLICE_X4Y38.BX       net (fanout=11)       0.892   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_184_o
    SLICE_X4Y38.CMUX     Taxc                  0.376   alu8test/arith/div8/a[7]_b[7]_div_0/N333
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_19_OUT_Madd_Madd_xor<7>
    SLICE_X4Y35.C6       net (fanout=5)        0.679   alu8test/arith/div8/a[7]_b[7]_div_0/GND_8_o_b[7]_add_19_OUT[7]
    SLICE_X4Y35.C        Tilo                  0.255   alu8test/N148
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_n031581_SW6
    SLICE_X5Y35.D1       net (fanout=1)        0.531   alu8test/arith/div8/a[7]_b[7]_div_0/N239
    SLICE_X5Y35.D        Tilo                  0.259   testRig/pp3/M_pipe_q[0]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o23_SW4
    SLICE_X4Y35.B5       net (fanout=5)        0.441   alu8test/N150
    SLICE_X4Y35.B        Tilo                  0.254   alu8test/N148
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW0
    SLICE_X5Y35.A1       net (fanout=1)        0.539   alu8test/N339
    SLICE_X5Y35.CLK      Tas                   0.373   testRig/pp3/M_pipe_q[0]
                                                       alu8test/Mmux_alu97
                                                       testRig/pp3/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.359ns (5.551ns logic, 13.808ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  0.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/shiftTest/M_state_q_FSM_FFd3_1 (FF)
  Destination:          testRig/pp3/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.353ns (Levels of Logic = 19)
  Clock Path Skew:      0.014ns (0.635 - 0.621)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/shiftTest/M_state_q_FSM_FFd3_1 to testRig/pp3/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y44.AQ      Tcko                  0.476   M_state_q_FSM_FFd4_1_0
                                                       testRig/shiftTest/M_state_q_FSM_FFd3_1
    SLICE_X13Y44.A4      net (fanout=3)        0.726   M_state_q_FSM_FFd3_1_0
    SLICE_X13Y44.A       Tilo                  0.259   b<1>3
                                                       testRig/shiftTest/_n0110<10>1
    SLICE_X12Y41.B6      net (fanout=1)        0.541   M_shiftTest_testB[0]
    SLICE_X12Y41.B       Tilo                  0.254   alu8test/arith/adder8/xb[3]
                                                       b<2>1
    SLICE_X14Y40.D4      net (fanout=3)        0.530   b<2>1
    SLICE_X14Y40.D       Tilo                  0.235   b<2>31
                                                       b<2>3_2
    SLICE_X8Y36.B6       net (fanout=4)        1.117   b<2>31
    SLICE_X8Y36.B        Tilo                  0.254   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o3
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_b[7]_b[7]_mux_3_OUT31
    SLICE_X12Y39.B1      net (fanout=24)       1.312   alu8test/arith/div8/a[7]_b[7]_div_0/b[7]_b[7]_mux_3_OUT[2]
    SLICE_X12Y39.B       Tilo                  0.254   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0002_INV_137_o1
    SLICE_X12Y37.A5      net (fanout=9)        0.489   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
    SLICE_X12Y37.A       Tilo                  0.254   alu8test/arith/div8/a[7]_b[7]_div_0/N176
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_11_OUT_Madd_Madd_lut<6>1
    SLICE_X12Y37.C1      net (fanout=5)        0.560   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_11_OUT_Madd_Madd_lut[6]
    SLICE_X12Y37.C       Tilo                  0.255   alu8test/arith/div8/a[7]_b[7]_div_0/N176
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0005_INV_134_o1_SW0_SW3
    SLICE_X11Y37.C3      net (fanout=1)        0.961   alu8test/arith/div8/a[7]_b[7]_div_0/N307
    SLICE_X11Y37.C       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_144_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0005_INV_134_o1_SW0
    SLICE_X13Y38.C5      net (fanout=15)       0.746   alu8test/arith/div8/a[7]_b[7]_div_0/N54
    SLICE_X13Y38.C       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N172
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_141_o121
    SLICE_X10Y37.B4      net (fanout=5)        0.805   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_143_o
    SLICE_X10Y37.B       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_13_OUT_Madd_Madd_lut[6]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0006_INV_133_o2
    SLICE_X9Y39.D2       net (fanout=9)        1.185   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0006_INV_133_o1
    SLICE_X9Y39.D        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N441
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_163_o11_SW1
    SLICE_X9Y39.C6       net (fanout=1)        0.143   alu8test/arith/div8/a[7]_b[7]_div_0/N441
    SLICE_X9Y39.C        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N441
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_163_o11
    SLICE_X5Y39.A5       net (fanout=11)       0.787   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_163_o
    SLICE_X5Y39.A        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N116
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0007_INV_132_o22
    SLICE_X9Y37.A5       net (fanout=16)       0.822   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0007_INV_132_o21
    SLICE_X9Y37.A        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N337
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_183_o111
    SLICE_X4Y38.BX       net (fanout=11)       0.892   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_184_o
    SLICE_X4Y38.CMUX     Taxc                  0.376   alu8test/arith/div8/a[7]_b[7]_div_0/N333
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_19_OUT_Madd_Madd_xor<7>
    SLICE_X4Y35.C6       net (fanout=5)        0.679   alu8test/arith/div8/a[7]_b[7]_div_0/GND_8_o_b[7]_add_19_OUT[7]
    SLICE_X4Y35.C        Tilo                  0.255   alu8test/N148
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_n031581_SW6
    SLICE_X5Y35.D1       net (fanout=1)        0.531   alu8test/arith/div8/a[7]_b[7]_div_0/N239
    SLICE_X5Y35.D        Tilo                  0.259   testRig/pp3/M_pipe_q[0]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o23_SW4
    SLICE_X4Y35.B5       net (fanout=5)        0.441   alu8test/N150
    SLICE_X4Y35.B        Tilo                  0.254   alu8test/N148
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW0
    SLICE_X5Y35.A1       net (fanout=1)        0.539   alu8test/N339
    SLICE_X5Y35.CLK      Tas                   0.373   testRig/pp3/M_pipe_q[0]
                                                       alu8test/Mmux_alu97
                                                       testRig/pp3/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.353ns (5.547ns logic, 13.806ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  0.657ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/cmpTest/M_state_q_FSM_FFd7 (FF)
  Destination:          testRig/pp3/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.322ns (Levels of Logic = 19)
  Clock Path Skew:      0.014ns (0.635 - 0.621)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/cmpTest/M_state_q_FSM_FFd7 to testRig/pp3/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y43.BQ      Tcko                  0.476   M_state_q_FSM_FFd3
                                                       testRig/cmpTest/M_state_q_FSM_FFd7
    SLICE_X13Y42.B5      net (fanout=7)        0.771   M_state_q_FSM_FFd7
    SLICE_X13Y42.B       Tilo                  0.259   M_state_q_FSM_FFd8
                                                       testRig/Mmux_testB221
    SLICE_X15Y42.A4      net (fanout=1)        0.502   testRig/Mmux_testB221
    SLICE_X15Y42.A       Tilo                  0.259   b<4>31
                                                       testRig/Mmux_testB223
    SLICE_X15Y42.B6      net (fanout=7)        0.164   Mmux_testB22
    SLICE_X15Y42.B       Tilo                  0.259   b<4>31
                                                       b<1>4_1
    SLICE_X8Y36.B2       net (fanout=7)        1.404   b<1>4
    SLICE_X8Y36.B        Tilo                  0.254   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o3
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_b[7]_b[7]_mux_3_OUT31
    SLICE_X12Y39.B1      net (fanout=24)       1.312   alu8test/arith/div8/a[7]_b[7]_div_0/b[7]_b[7]_mux_3_OUT[2]
    SLICE_X12Y39.B       Tilo                  0.254   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0002_INV_137_o1
    SLICE_X11Y37.A6      net (fanout=9)        0.805   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
    SLICE_X11Y37.A       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_144_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_91_o12
    SLICE_X11Y37.B3      net (fanout=6)        0.870   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_91_o
    SLICE_X11Y37.B       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_144_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_117_o121
    SLICE_X11Y37.C4      net (fanout=6)        0.339   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_119_o
    SLICE_X11Y37.C       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_144_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0005_INV_134_o1_SW0
    SLICE_X13Y38.C5      net (fanout=15)       0.746   alu8test/arith/div8/a[7]_b[7]_div_0/N54
    SLICE_X13Y38.C       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N172
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_141_o121
    SLICE_X10Y37.B4      net (fanout=5)        0.805   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_143_o
    SLICE_X10Y37.B       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_13_OUT_Madd_Madd_lut[6]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0006_INV_133_o2
    SLICE_X9Y39.D2       net (fanout=9)        1.185   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0006_INV_133_o1
    SLICE_X9Y39.D        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N441
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_163_o11_SW1
    SLICE_X9Y39.C6       net (fanout=1)        0.143   alu8test/arith/div8/a[7]_b[7]_div_0/N441
    SLICE_X9Y39.C        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N441
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_163_o11
    SLICE_X5Y39.A5       net (fanout=11)       0.787   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_163_o
    SLICE_X5Y39.A        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N116
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0007_INV_132_o22
    SLICE_X9Y37.A5       net (fanout=16)       0.822   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0007_INV_132_o21
    SLICE_X9Y37.A        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N337
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_183_o111
    SLICE_X4Y38.BX       net (fanout=11)       0.892   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_184_o
    SLICE_X4Y38.CMUX     Taxc                  0.376   alu8test/arith/div8/a[7]_b[7]_div_0/N333
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_19_OUT_Madd_Madd_xor<7>
    SLICE_X4Y35.C6       net (fanout=5)        0.679   alu8test/arith/div8/a[7]_b[7]_div_0/GND_8_o_b[7]_add_19_OUT[7]
    SLICE_X4Y35.C        Tilo                  0.255   alu8test/N148
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_n031581_SW6
    SLICE_X5Y35.D1       net (fanout=1)        0.531   alu8test/arith/div8/a[7]_b[7]_div_0/N239
    SLICE_X5Y35.D        Tilo                  0.259   testRig/pp3/M_pipe_q[0]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o23_SW4
    SLICE_X4Y35.B5       net (fanout=5)        0.441   alu8test/N150
    SLICE_X4Y35.B        Tilo                  0.254   alu8test/N148
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW0
    SLICE_X5Y35.A1       net (fanout=1)        0.539   alu8test/N339
    SLICE_X5Y35.CLK      Tas                   0.373   testRig/pp3/M_pipe_q[0]
                                                       alu8test/Mmux_alu97
                                                       testRig/pp3/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.322ns (5.585ns logic, 13.737ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  0.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/booleTest/M_state_q_FSM_FFd11 (FF)
  Destination:          testRig/pp2/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.319ns (Levels of Logic = 18)
  Clock Path Skew:      0.015ns (0.636 - 0.621)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/booleTest/M_state_q_FSM_FFd11 to testRig/pp2/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y43.DQ      Tcko                  0.430   M_state_q_FSM_FFd11
                                                       testRig/booleTest/M_state_q_FSM_FFd11
    SLICE_X22Y42.C5      net (fanout=11)       1.058   M_state_q_FSM_FFd11
    SLICE_X22Y42.C       Tilo                  0.235   M_state_q_FSM_FFd13
                                                       b<0>4
    SLICE_X15Y41.A6      net (fanout=2)        0.950   b<0>4
    SLICE_X15Y41.A       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/b[7]_b[7]_mux_3_OUT[3]
                                                       b<0>5_1
    SLICE_X8Y36.B5       net (fanout=8)        1.229   b<0>5
    SLICE_X8Y36.B        Tilo                  0.254   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o3
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_b[7]_b[7]_mux_3_OUT31
    SLICE_X12Y39.B1      net (fanout=24)       1.312   alu8test/arith/div8/a[7]_b[7]_div_0/b[7]_b[7]_mux_3_OUT[2]
    SLICE_X12Y39.B       Tilo                  0.254   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0002_INV_137_o1
    SLICE_X11Y37.A6      net (fanout=9)        0.805   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
    SLICE_X11Y37.A       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_144_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_91_o12
    SLICE_X11Y37.B3      net (fanout=6)        0.870   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_91_o
    SLICE_X11Y37.B       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_144_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_117_o121
    SLICE_X11Y37.C4      net (fanout=6)        0.339   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_119_o
    SLICE_X11Y37.C       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_144_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0005_INV_134_o1_SW0
    SLICE_X13Y38.C5      net (fanout=15)       0.746   alu8test/arith/div8/a[7]_b[7]_div_0/N54
    SLICE_X13Y38.C       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N172
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_141_o121
    SLICE_X10Y37.B4      net (fanout=5)        0.805   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_143_o
    SLICE_X10Y37.B       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_13_OUT_Madd_Madd_lut[6]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0006_INV_133_o2
    SLICE_X9Y39.D2       net (fanout=9)        1.185   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0006_INV_133_o1
    SLICE_X9Y39.D        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N441
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_163_o11_SW1
    SLICE_X9Y39.C6       net (fanout=1)        0.143   alu8test/arith/div8/a[7]_b[7]_div_0/N441
    SLICE_X9Y39.C        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N441
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_163_o11
    SLICE_X5Y39.A5       net (fanout=11)       0.787   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_163_o
    SLICE_X5Y39.A        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N116
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0007_INV_132_o22
    SLICE_X9Y37.A5       net (fanout=16)       0.822   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0007_INV_132_o21
    SLICE_X9Y37.A        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N337
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_183_o111
    SLICE_X4Y38.BX       net (fanout=11)       0.892   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_184_o
    SLICE_X4Y38.CMUX     Taxc                  0.376   alu8test/arith/div8/a[7]_b[7]_div_0/N333
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_19_OUT_Madd_Madd_xor<7>
    SLICE_X4Y35.C6       net (fanout=5)        0.679   alu8test/arith/div8/a[7]_b[7]_div_0/GND_8_o_b[7]_add_19_OUT[7]
    SLICE_X4Y35.C        Tilo                  0.255   alu8test/N148
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_n031581_SW6
    SLICE_X5Y35.D1       net (fanout=1)        0.531   alu8test/arith/div8/a[7]_b[7]_div_0/N239
    SLICE_X5Y35.D        Tilo                  0.259   testRig/pp3/M_pipe_q[0]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o23_SW4
    SLICE_X6Y35.C5       net (fanout=5)        0.455   alu8test/N150
    SLICE_X6Y35.C        Tilo                  0.235   testRig/pp7/M_pipe_q[0]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW4
    SLICE_X6Y34.A5       net (fanout=1)        0.498   alu8test/N342
    SLICE_X6Y34.CLK      Tas                   0.349   testRig/pp2/M_pipe_q[0]
                                                       alu8test/Mmux_alu78
                                                       testRig/pp2/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.319ns (5.213ns logic, 14.106ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack:                  0.664ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/cmpTest/M_state_q_FSM_FFd7 (FF)
  Destination:          testRig/pp3/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.315ns (Levels of Logic = 19)
  Clock Path Skew:      0.014ns (0.635 - 0.621)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/cmpTest/M_state_q_FSM_FFd7 to testRig/pp3/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y43.BQ      Tcko                  0.476   M_state_q_FSM_FFd3
                                                       testRig/cmpTest/M_state_q_FSM_FFd7
    SLICE_X13Y42.B5      net (fanout=7)        0.771   M_state_q_FSM_FFd7
    SLICE_X13Y42.B       Tilo                  0.259   M_state_q_FSM_FFd8
                                                       testRig/Mmux_testB221
    SLICE_X15Y42.A4      net (fanout=1)        0.502   testRig/Mmux_testB221
    SLICE_X15Y42.A       Tilo                  0.259   b<4>31
                                                       testRig/Mmux_testB223
    SLICE_X15Y42.B6      net (fanout=7)        0.164   Mmux_testB22
    SLICE_X15Y42.B       Tilo                  0.259   b<4>31
                                                       b<1>4_1
    SLICE_X8Y36.B2       net (fanout=7)        1.404   b<1>4
    SLICE_X8Y36.B        Tilo                  0.254   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o3
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_b[7]_b[7]_mux_3_OUT31
    SLICE_X12Y39.B1      net (fanout=24)       1.312   alu8test/arith/div8/a[7]_b[7]_div_0/b[7]_b[7]_mux_3_OUT[2]
    SLICE_X12Y39.B       Tilo                  0.254   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0002_INV_137_o1
    SLICE_X12Y37.A5      net (fanout=9)        0.489   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
    SLICE_X12Y37.A       Tilo                  0.254   alu8test/arith/div8/a[7]_b[7]_div_0/N176
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_11_OUT_Madd_Madd_lut<6>1
    SLICE_X13Y37.C3      net (fanout=5)        0.378   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_11_OUT_Madd_Madd_lut[6]
    SLICE_X13Y37.C       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N137
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0005_INV_134_o1_SW0_SW5
    SLICE_X11Y37.C1      net (fanout=1)        1.145   alu8test/arith/div8/a[7]_b[7]_div_0/N309
    SLICE_X11Y37.C       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_144_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0005_INV_134_o1_SW0
    SLICE_X13Y38.C5      net (fanout=15)       0.746   alu8test/arith/div8/a[7]_b[7]_div_0/N54
    SLICE_X13Y38.C       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N172
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_141_o121
    SLICE_X10Y37.B4      net (fanout=5)        0.805   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_143_o
    SLICE_X10Y37.B       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_13_OUT_Madd_Madd_lut[6]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0006_INV_133_o2
    SLICE_X9Y39.D2       net (fanout=9)        1.185   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0006_INV_133_o1
    SLICE_X9Y39.D        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N441
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_163_o11_SW1
    SLICE_X9Y39.C6       net (fanout=1)        0.143   alu8test/arith/div8/a[7]_b[7]_div_0/N441
    SLICE_X9Y39.C        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N441
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_163_o11
    SLICE_X5Y39.A5       net (fanout=11)       0.787   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_163_o
    SLICE_X5Y39.A        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N116
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0007_INV_132_o22
    SLICE_X9Y37.A5       net (fanout=16)       0.822   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0007_INV_132_o21
    SLICE_X9Y37.A        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N337
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_183_o111
    SLICE_X4Y38.BX       net (fanout=11)       0.892   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_184_o
    SLICE_X4Y38.CMUX     Taxc                  0.376   alu8test/arith/div8/a[7]_b[7]_div_0/N333
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_19_OUT_Madd_Madd_xor<7>
    SLICE_X4Y35.C6       net (fanout=5)        0.679   alu8test/arith/div8/a[7]_b[7]_div_0/GND_8_o_b[7]_add_19_OUT[7]
    SLICE_X4Y35.C        Tilo                  0.255   alu8test/N148
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_n031581_SW6
    SLICE_X5Y35.D1       net (fanout=1)        0.531   alu8test/arith/div8/a[7]_b[7]_div_0/N239
    SLICE_X5Y35.D        Tilo                  0.259   testRig/pp3/M_pipe_q[0]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o23_SW4
    SLICE_X4Y35.B5       net (fanout=5)        0.441   alu8test/N150
    SLICE_X4Y35.B        Tilo                  0.254   alu8test/N148
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW0
    SLICE_X5Y35.A1       net (fanout=1)        0.539   alu8test/N339
    SLICE_X5Y35.CLK      Tas                   0.373   testRig/pp3/M_pipe_q[0]
                                                       alu8test/Mmux_alu97
                                                       testRig/pp3/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.315ns (5.580ns logic, 13.735ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  0.668ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/booleTest/M_state_q_FSM_FFd11 (FF)
  Destination:          testRig/pp2/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.312ns (Levels of Logic = 18)
  Clock Path Skew:      0.015ns (0.636 - 0.621)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/booleTest/M_state_q_FSM_FFd11 to testRig/pp2/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y43.DQ      Tcko                  0.430   M_state_q_FSM_FFd11
                                                       testRig/booleTest/M_state_q_FSM_FFd11
    SLICE_X22Y42.C5      net (fanout=11)       1.058   M_state_q_FSM_FFd11
    SLICE_X22Y42.C       Tilo                  0.235   M_state_q_FSM_FFd13
                                                       b<0>4
    SLICE_X15Y41.A6      net (fanout=2)        0.950   b<0>4
    SLICE_X15Y41.A       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/b[7]_b[7]_mux_3_OUT[3]
                                                       b<0>5_1
    SLICE_X8Y36.B5       net (fanout=8)        1.229   b<0>5
    SLICE_X8Y36.B        Tilo                  0.254   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o3
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_b[7]_b[7]_mux_3_OUT31
    SLICE_X12Y39.B1      net (fanout=24)       1.312   alu8test/arith/div8/a[7]_b[7]_div_0/b[7]_b[7]_mux_3_OUT[2]
    SLICE_X12Y39.B       Tilo                  0.254   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0002_INV_137_o1
    SLICE_X12Y37.A5      net (fanout=9)        0.489   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
    SLICE_X12Y37.A       Tilo                  0.254   alu8test/arith/div8/a[7]_b[7]_div_0/N176
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_11_OUT_Madd_Madd_lut<6>1
    SLICE_X13Y37.C3      net (fanout=5)        0.378   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_11_OUT_Madd_Madd_lut[6]
    SLICE_X13Y37.C       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N137
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0005_INV_134_o1_SW0_SW5
    SLICE_X11Y37.C1      net (fanout=1)        1.145   alu8test/arith/div8/a[7]_b[7]_div_0/N309
    SLICE_X11Y37.C       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_144_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0005_INV_134_o1_SW0
    SLICE_X13Y38.C5      net (fanout=15)       0.746   alu8test/arith/div8/a[7]_b[7]_div_0/N54
    SLICE_X13Y38.C       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N172
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_141_o121
    SLICE_X10Y37.B4      net (fanout=5)        0.805   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_143_o
    SLICE_X10Y37.B       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_13_OUT_Madd_Madd_lut[6]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0006_INV_133_o2
    SLICE_X9Y39.D2       net (fanout=9)        1.185   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0006_INV_133_o1
    SLICE_X9Y39.D        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N441
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_163_o11_SW1
    SLICE_X9Y39.C6       net (fanout=1)        0.143   alu8test/arith/div8/a[7]_b[7]_div_0/N441
    SLICE_X9Y39.C        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N441
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_163_o11
    SLICE_X5Y39.A5       net (fanout=11)       0.787   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_163_o
    SLICE_X5Y39.A        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N116
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0007_INV_132_o22
    SLICE_X9Y37.A5       net (fanout=16)       0.822   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0007_INV_132_o21
    SLICE_X9Y37.A        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N337
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_183_o111
    SLICE_X4Y38.BX       net (fanout=11)       0.892   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_184_o
    SLICE_X4Y38.CMUX     Taxc                  0.376   alu8test/arith/div8/a[7]_b[7]_div_0/N333
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_19_OUT_Madd_Madd_xor<7>
    SLICE_X4Y35.C6       net (fanout=5)        0.679   alu8test/arith/div8/a[7]_b[7]_div_0/GND_8_o_b[7]_add_19_OUT[7]
    SLICE_X4Y35.C        Tilo                  0.255   alu8test/N148
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_n031581_SW6
    SLICE_X5Y35.D1       net (fanout=1)        0.531   alu8test/arith/div8/a[7]_b[7]_div_0/N239
    SLICE_X5Y35.D        Tilo                  0.259   testRig/pp3/M_pipe_q[0]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o23_SW4
    SLICE_X6Y35.C5       net (fanout=5)        0.455   alu8test/N150
    SLICE_X6Y35.C        Tilo                  0.235   testRig/pp7/M_pipe_q[0]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW4
    SLICE_X6Y34.A5       net (fanout=1)        0.498   alu8test/N342
    SLICE_X6Y34.CLK      Tas                   0.349   testRig/pp2/M_pipe_q[0]
                                                       alu8test/Mmux_alu78
                                                       testRig/pp2/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.312ns (5.208ns logic, 14.104ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack:                  0.670ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/cmpTest/M_state_q_FSM_FFd7 (FF)
  Destination:          testRig/pp3/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.309ns (Levels of Logic = 19)
  Clock Path Skew:      0.014ns (0.635 - 0.621)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/cmpTest/M_state_q_FSM_FFd7 to testRig/pp3/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y43.BQ      Tcko                  0.476   M_state_q_FSM_FFd3
                                                       testRig/cmpTest/M_state_q_FSM_FFd7
    SLICE_X13Y42.B5      net (fanout=7)        0.771   M_state_q_FSM_FFd7
    SLICE_X13Y42.B       Tilo                  0.259   M_state_q_FSM_FFd8
                                                       testRig/Mmux_testB221
    SLICE_X15Y42.A4      net (fanout=1)        0.502   testRig/Mmux_testB221
    SLICE_X15Y42.A       Tilo                  0.259   b<4>31
                                                       testRig/Mmux_testB223
    SLICE_X15Y42.B6      net (fanout=7)        0.164   Mmux_testB22
    SLICE_X15Y42.B       Tilo                  0.259   b<4>31
                                                       b<1>4_1
    SLICE_X8Y36.B2       net (fanout=7)        1.404   b<1>4
    SLICE_X8Y36.B        Tilo                  0.254   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o3
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_b[7]_b[7]_mux_3_OUT31
    SLICE_X12Y39.B1      net (fanout=24)       1.312   alu8test/arith/div8/a[7]_b[7]_div_0/b[7]_b[7]_mux_3_OUT[2]
    SLICE_X12Y39.B       Tilo                  0.254   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0002_INV_137_o1
    SLICE_X12Y37.A5      net (fanout=9)        0.489   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
    SLICE_X12Y37.A       Tilo                  0.254   alu8test/arith/div8/a[7]_b[7]_div_0/N176
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_11_OUT_Madd_Madd_lut<6>1
    SLICE_X12Y37.C1      net (fanout=5)        0.560   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_11_OUT_Madd_Madd_lut[6]
    SLICE_X12Y37.C       Tilo                  0.255   alu8test/arith/div8/a[7]_b[7]_div_0/N176
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0005_INV_134_o1_SW0_SW3
    SLICE_X11Y37.C3      net (fanout=1)        0.961   alu8test/arith/div8/a[7]_b[7]_div_0/N307
    SLICE_X11Y37.C       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_144_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0005_INV_134_o1_SW0
    SLICE_X13Y38.C5      net (fanout=15)       0.746   alu8test/arith/div8/a[7]_b[7]_div_0/N54
    SLICE_X13Y38.C       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N172
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_141_o121
    SLICE_X10Y37.B4      net (fanout=5)        0.805   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_143_o
    SLICE_X10Y37.B       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_13_OUT_Madd_Madd_lut[6]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0006_INV_133_o2
    SLICE_X9Y39.D2       net (fanout=9)        1.185   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0006_INV_133_o1
    SLICE_X9Y39.D        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N441
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_163_o11_SW1
    SLICE_X9Y39.C6       net (fanout=1)        0.143   alu8test/arith/div8/a[7]_b[7]_div_0/N441
    SLICE_X9Y39.C        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N441
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_163_o11
    SLICE_X5Y39.A5       net (fanout=11)       0.787   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_163_o
    SLICE_X5Y39.A        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N116
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0007_INV_132_o22
    SLICE_X9Y37.A5       net (fanout=16)       0.822   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0007_INV_132_o21
    SLICE_X9Y37.A        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N337
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_183_o111
    SLICE_X4Y38.BX       net (fanout=11)       0.892   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_184_o
    SLICE_X4Y38.CMUX     Taxc                  0.376   alu8test/arith/div8/a[7]_b[7]_div_0/N333
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_19_OUT_Madd_Madd_xor<7>
    SLICE_X4Y35.C6       net (fanout=5)        0.679   alu8test/arith/div8/a[7]_b[7]_div_0/GND_8_o_b[7]_add_19_OUT[7]
    SLICE_X4Y35.C        Tilo                  0.255   alu8test/N148
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_n031581_SW6
    SLICE_X5Y35.D1       net (fanout=1)        0.531   alu8test/arith/div8/a[7]_b[7]_div_0/N239
    SLICE_X5Y35.D        Tilo                  0.259   testRig/pp3/M_pipe_q[0]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o23_SW4
    SLICE_X4Y35.B5       net (fanout=5)        0.441   alu8test/N150
    SLICE_X4Y35.B        Tilo                  0.254   alu8test/N148
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW0
    SLICE_X5Y35.A1       net (fanout=1)        0.539   alu8test/N339
    SLICE_X5Y35.CLK      Tas                   0.373   testRig/pp3/M_pipe_q[0]
                                                       alu8test/Mmux_alu97
                                                       testRig/pp3/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.309ns (5.576ns logic, 13.733ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  0.673ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/shiftTest/M_state_q_FSM_FFd2_1 (FF)
  Destination:          testRig/pp3/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.306ns (Levels of Logic = 19)
  Clock Path Skew:      0.014ns (0.635 - 0.621)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/shiftTest/M_state_q_FSM_FFd2_1 to testRig/pp3/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y44.AQ      Tcko                  0.525   M_state_q_FSM_FFd2_1_0
                                                       testRig/shiftTest/M_state_q_FSM_FFd2_1
    SLICE_X13Y44.A6      net (fanout=3)        0.617   M_state_q_FSM_FFd2_1_0
    SLICE_X13Y44.A       Tilo                  0.259   b<1>3
                                                       testRig/shiftTest/_n0110<10>1
    SLICE_X12Y41.B6      net (fanout=1)        0.541   M_shiftTest_testB[0]
    SLICE_X12Y41.B       Tilo                  0.254   alu8test/arith/adder8/xb[3]
                                                       b<2>1
    SLICE_X14Y40.D4      net (fanout=3)        0.530   b<2>1
    SLICE_X14Y40.D       Tilo                  0.235   b<2>31
                                                       b<2>3_2
    SLICE_X8Y36.B6       net (fanout=4)        1.117   b<2>31
    SLICE_X8Y36.B        Tilo                  0.254   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o3
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_b[7]_b[7]_mux_3_OUT31
    SLICE_X12Y39.B1      net (fanout=24)       1.312   alu8test/arith/div8/a[7]_b[7]_div_0/b[7]_b[7]_mux_3_OUT[2]
    SLICE_X12Y39.B       Tilo                  0.254   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0002_INV_137_o1
    SLICE_X11Y37.A6      net (fanout=9)        0.805   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
    SLICE_X11Y37.A       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_144_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_91_o12
    SLICE_X11Y37.B3      net (fanout=6)        0.870   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_91_o
    SLICE_X11Y37.B       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_144_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_117_o121
    SLICE_X11Y37.C4      net (fanout=6)        0.339   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_119_o
    SLICE_X11Y37.C       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_144_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0005_INV_134_o1_SW0
    SLICE_X13Y38.C5      net (fanout=15)       0.746   alu8test/arith/div8/a[7]_b[7]_div_0/N54
    SLICE_X13Y38.C       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N172
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_141_o121
    SLICE_X10Y37.B4      net (fanout=5)        0.805   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_143_o
    SLICE_X10Y37.B       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_13_OUT_Madd_Madd_lut[6]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0006_INV_133_o2
    SLICE_X9Y39.D2       net (fanout=9)        1.185   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0006_INV_133_o1
    SLICE_X9Y39.D        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N441
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_163_o11_SW1
    SLICE_X9Y39.C6       net (fanout=1)        0.143   alu8test/arith/div8/a[7]_b[7]_div_0/N441
    SLICE_X9Y39.C        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N441
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_163_o11
    SLICE_X5Y39.A5       net (fanout=11)       0.787   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_163_o
    SLICE_X5Y39.A        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N116
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0007_INV_132_o22
    SLICE_X9Y37.A5       net (fanout=16)       0.822   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0007_INV_132_o21
    SLICE_X9Y37.A        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N337
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_183_o111
    SLICE_X4Y38.BX       net (fanout=11)       0.892   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_184_o
    SLICE_X4Y38.CMUX     Taxc                  0.376   alu8test/arith/div8/a[7]_b[7]_div_0/N333
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_19_OUT_Madd_Madd_xor<7>
    SLICE_X4Y35.C6       net (fanout=5)        0.679   alu8test/arith/div8/a[7]_b[7]_div_0/GND_8_o_b[7]_add_19_OUT[7]
    SLICE_X4Y35.C        Tilo                  0.255   alu8test/N148
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_n031581_SW6
    SLICE_X5Y35.D1       net (fanout=1)        0.531   alu8test/arith/div8/a[7]_b[7]_div_0/N239
    SLICE_X5Y35.D        Tilo                  0.259   testRig/pp3/M_pipe_q[0]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o23_SW4
    SLICE_X4Y35.B5       net (fanout=5)        0.441   alu8test/N150
    SLICE_X4Y35.B        Tilo                  0.254   alu8test/N148
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW0
    SLICE_X5Y35.A1       net (fanout=1)        0.539   alu8test/N339
    SLICE_X5Y35.CLK      Tas                   0.373   testRig/pp3/M_pipe_q[0]
                                                       alu8test/Mmux_alu97
                                                       testRig/pp3/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.306ns (5.605ns logic, 13.701ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  0.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/booleTest/M_state_q_FSM_FFd11 (FF)
  Destination:          testRig/pp2/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.306ns (Levels of Logic = 18)
  Clock Path Skew:      0.015ns (0.636 - 0.621)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/booleTest/M_state_q_FSM_FFd11 to testRig/pp2/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y43.DQ      Tcko                  0.430   M_state_q_FSM_FFd11
                                                       testRig/booleTest/M_state_q_FSM_FFd11
    SLICE_X22Y42.C5      net (fanout=11)       1.058   M_state_q_FSM_FFd11
    SLICE_X22Y42.C       Tilo                  0.235   M_state_q_FSM_FFd13
                                                       b<0>4
    SLICE_X15Y41.A6      net (fanout=2)        0.950   b<0>4
    SLICE_X15Y41.A       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/b[7]_b[7]_mux_3_OUT[3]
                                                       b<0>5_1
    SLICE_X8Y36.B5       net (fanout=8)        1.229   b<0>5
    SLICE_X8Y36.B        Tilo                  0.254   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o3
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_b[7]_b[7]_mux_3_OUT31
    SLICE_X12Y39.B1      net (fanout=24)       1.312   alu8test/arith/div8/a[7]_b[7]_div_0/b[7]_b[7]_mux_3_OUT[2]
    SLICE_X12Y39.B       Tilo                  0.254   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0002_INV_137_o1
    SLICE_X12Y37.A5      net (fanout=9)        0.489   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
    SLICE_X12Y37.A       Tilo                  0.254   alu8test/arith/div8/a[7]_b[7]_div_0/N176
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_11_OUT_Madd_Madd_lut<6>1
    SLICE_X12Y37.C1      net (fanout=5)        0.560   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_11_OUT_Madd_Madd_lut[6]
    SLICE_X12Y37.C       Tilo                  0.255   alu8test/arith/div8/a[7]_b[7]_div_0/N176
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0005_INV_134_o1_SW0_SW3
    SLICE_X11Y37.C3      net (fanout=1)        0.961   alu8test/arith/div8/a[7]_b[7]_div_0/N307
    SLICE_X11Y37.C       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_144_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0005_INV_134_o1_SW0
    SLICE_X13Y38.C5      net (fanout=15)       0.746   alu8test/arith/div8/a[7]_b[7]_div_0/N54
    SLICE_X13Y38.C       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N172
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_141_o121
    SLICE_X10Y37.B4      net (fanout=5)        0.805   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_143_o
    SLICE_X10Y37.B       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_13_OUT_Madd_Madd_lut[6]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0006_INV_133_o2
    SLICE_X9Y39.D2       net (fanout=9)        1.185   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0006_INV_133_o1
    SLICE_X9Y39.D        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N441
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_163_o11_SW1
    SLICE_X9Y39.C6       net (fanout=1)        0.143   alu8test/arith/div8/a[7]_b[7]_div_0/N441
    SLICE_X9Y39.C        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N441
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_163_o11
    SLICE_X5Y39.A5       net (fanout=11)       0.787   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_163_o
    SLICE_X5Y39.A        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N116
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0007_INV_132_o22
    SLICE_X9Y37.A5       net (fanout=16)       0.822   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0007_INV_132_o21
    SLICE_X9Y37.A        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N337
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_183_o111
    SLICE_X4Y38.BX       net (fanout=11)       0.892   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_184_o
    SLICE_X4Y38.CMUX     Taxc                  0.376   alu8test/arith/div8/a[7]_b[7]_div_0/N333
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_19_OUT_Madd_Madd_xor<7>
    SLICE_X4Y35.C6       net (fanout=5)        0.679   alu8test/arith/div8/a[7]_b[7]_div_0/GND_8_o_b[7]_add_19_OUT[7]
    SLICE_X4Y35.C        Tilo                  0.255   alu8test/N148
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_n031581_SW6
    SLICE_X5Y35.D1       net (fanout=1)        0.531   alu8test/arith/div8/a[7]_b[7]_div_0/N239
    SLICE_X5Y35.D        Tilo                  0.259   testRig/pp3/M_pipe_q[0]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o23_SW4
    SLICE_X6Y35.C5       net (fanout=5)        0.455   alu8test/N150
    SLICE_X6Y35.C        Tilo                  0.235   testRig/pp7/M_pipe_q[0]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW4
    SLICE_X6Y34.A5       net (fanout=1)        0.498   alu8test/N342
    SLICE_X6Y34.CLK      Tas                   0.349   testRig/pp2/M_pipe_q[0]
                                                       alu8test/Mmux_alu78
                                                       testRig/pp2/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.306ns (5.204ns logic, 14.102ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack:                  0.680ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/shiftTest/M_state_q_FSM_FFd2_1 (FF)
  Destination:          testRig/pp3/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.299ns (Levels of Logic = 19)
  Clock Path Skew:      0.014ns (0.635 - 0.621)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/shiftTest/M_state_q_FSM_FFd2_1 to testRig/pp3/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y44.AQ      Tcko                  0.525   M_state_q_FSM_FFd2_1_0
                                                       testRig/shiftTest/M_state_q_FSM_FFd2_1
    SLICE_X13Y44.A6      net (fanout=3)        0.617   M_state_q_FSM_FFd2_1_0
    SLICE_X13Y44.A       Tilo                  0.259   b<1>3
                                                       testRig/shiftTest/_n0110<10>1
    SLICE_X12Y41.B6      net (fanout=1)        0.541   M_shiftTest_testB[0]
    SLICE_X12Y41.B       Tilo                  0.254   alu8test/arith/adder8/xb[3]
                                                       b<2>1
    SLICE_X14Y40.D4      net (fanout=3)        0.530   b<2>1
    SLICE_X14Y40.D       Tilo                  0.235   b<2>31
                                                       b<2>3_2
    SLICE_X8Y36.B6       net (fanout=4)        1.117   b<2>31
    SLICE_X8Y36.B        Tilo                  0.254   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o3
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_b[7]_b[7]_mux_3_OUT31
    SLICE_X12Y39.B1      net (fanout=24)       1.312   alu8test/arith/div8/a[7]_b[7]_div_0/b[7]_b[7]_mux_3_OUT[2]
    SLICE_X12Y39.B       Tilo                  0.254   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0002_INV_137_o1
    SLICE_X12Y37.A5      net (fanout=9)        0.489   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
    SLICE_X12Y37.A       Tilo                  0.254   alu8test/arith/div8/a[7]_b[7]_div_0/N176
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_11_OUT_Madd_Madd_lut<6>1
    SLICE_X13Y37.C3      net (fanout=5)        0.378   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_11_OUT_Madd_Madd_lut[6]
    SLICE_X13Y37.C       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N137
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0005_INV_134_o1_SW0_SW5
    SLICE_X11Y37.C1      net (fanout=1)        1.145   alu8test/arith/div8/a[7]_b[7]_div_0/N309
    SLICE_X11Y37.C       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_144_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0005_INV_134_o1_SW0
    SLICE_X13Y38.C5      net (fanout=15)       0.746   alu8test/arith/div8/a[7]_b[7]_div_0/N54
    SLICE_X13Y38.C       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N172
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_141_o121
    SLICE_X10Y37.B4      net (fanout=5)        0.805   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_143_o
    SLICE_X10Y37.B       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_13_OUT_Madd_Madd_lut[6]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0006_INV_133_o2
    SLICE_X9Y39.D2       net (fanout=9)        1.185   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0006_INV_133_o1
    SLICE_X9Y39.D        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N441
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_163_o11_SW1
    SLICE_X9Y39.C6       net (fanout=1)        0.143   alu8test/arith/div8/a[7]_b[7]_div_0/N441
    SLICE_X9Y39.C        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N441
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_163_o11
    SLICE_X5Y39.A5       net (fanout=11)       0.787   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_163_o
    SLICE_X5Y39.A        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N116
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0007_INV_132_o22
    SLICE_X9Y37.A5       net (fanout=16)       0.822   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0007_INV_132_o21
    SLICE_X9Y37.A        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N337
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_183_o111
    SLICE_X4Y38.BX       net (fanout=11)       0.892   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_184_o
    SLICE_X4Y38.CMUX     Taxc                  0.376   alu8test/arith/div8/a[7]_b[7]_div_0/N333
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_19_OUT_Madd_Madd_xor<7>
    SLICE_X4Y35.C6       net (fanout=5)        0.679   alu8test/arith/div8/a[7]_b[7]_div_0/GND_8_o_b[7]_add_19_OUT[7]
    SLICE_X4Y35.C        Tilo                  0.255   alu8test/N148
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_n031581_SW6
    SLICE_X5Y35.D1       net (fanout=1)        0.531   alu8test/arith/div8/a[7]_b[7]_div_0/N239
    SLICE_X5Y35.D        Tilo                  0.259   testRig/pp3/M_pipe_q[0]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o23_SW4
    SLICE_X4Y35.B5       net (fanout=5)        0.441   alu8test/N150
    SLICE_X4Y35.B        Tilo                  0.254   alu8test/N148
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW0
    SLICE_X5Y35.A1       net (fanout=1)        0.539   alu8test/N339
    SLICE_X5Y35.CLK      Tas                   0.373   testRig/pp3/M_pipe_q[0]
                                                       alu8test/Mmux_alu97
                                                       testRig/pp3/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.299ns (5.600ns logic, 13.699ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  0.683ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/booleTest/M_state_q_FSM_FFd11 (FF)
  Destination:          testRig/pp3/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.296ns (Levels of Logic = 19)
  Clock Path Skew:      0.014ns (0.635 - 0.621)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/booleTest/M_state_q_FSM_FFd11 to testRig/pp3/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y43.DQ      Tcko                  0.430   M_state_q_FSM_FFd11
                                                       testRig/booleTest/M_state_q_FSM_FFd11
    SLICE_X22Y42.C5      net (fanout=11)       1.058   M_state_q_FSM_FFd11
    SLICE_X22Y42.C       Tilo                  0.235   M_state_q_FSM_FFd13
                                                       b<0>4
    SLICE_X15Y41.A6      net (fanout=2)        0.950   b<0>4
    SLICE_X15Y41.A       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/b[7]_b[7]_mux_3_OUT[3]
                                                       b<0>5_1
    SLICE_X14Y43.A5      net (fanout=8)        0.823   b<0>5
    SLICE_X14Y43.A       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/b[7]_b[7]_mux_3_OUT[5]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Msub_b[7]_unary_minus_3_OUT_cy<4>11
    SLICE_X14Y39.C6      net (fanout=17)       0.821   alu8test/arith/div8/a[7]_b[7]_div_0/Msub_b[7]_unary_minus_3_OUT_cy[4]
    SLICE_X14Y39.C       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/N179
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_63_o11_SW0
    SLICE_X12Y37.B5      net (fanout=9)        0.670   alu8test/arith/div8/a[7]_b[7]_div_0/N99
    SLICE_X12Y37.B       Tilo                  0.254   alu8test/arith/div8/a[7]_b[7]_div_0/N176
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0003_INV_136_o1_SW3
    SLICE_X12Y37.A6      net (fanout=1)        0.414   alu8test/arith/div8/a[7]_b[7]_div_0/N272
    SLICE_X12Y37.A       Tilo                  0.254   alu8test/arith/div8/a[7]_b[7]_div_0/N176
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_11_OUT_Madd_Madd_lut<6>1
    SLICE_X13Y37.C3      net (fanout=5)        0.378   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_11_OUT_Madd_Madd_lut[6]
    SLICE_X13Y37.C       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N137
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0005_INV_134_o1_SW0_SW5
    SLICE_X11Y37.C1      net (fanout=1)        1.145   alu8test/arith/div8/a[7]_b[7]_div_0/N309
    SLICE_X11Y37.C       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_144_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0005_INV_134_o1_SW0
    SLICE_X13Y38.C5      net (fanout=15)       0.746   alu8test/arith/div8/a[7]_b[7]_div_0/N54
    SLICE_X13Y38.C       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N172
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_141_o121
    SLICE_X10Y37.B4      net (fanout=5)        0.805   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_143_o
    SLICE_X10Y37.B       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_13_OUT_Madd_Madd_lut[6]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0006_INV_133_o2
    SLICE_X9Y39.D2       net (fanout=9)        1.185   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0006_INV_133_o1
    SLICE_X9Y39.D        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N441
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_163_o11_SW1
    SLICE_X9Y39.C6       net (fanout=1)        0.143   alu8test/arith/div8/a[7]_b[7]_div_0/N441
    SLICE_X9Y39.C        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N441
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_163_o11
    SLICE_X5Y39.A5       net (fanout=11)       0.787   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_163_o
    SLICE_X5Y39.A        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N116
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0007_INV_132_o22
    SLICE_X9Y37.A5       net (fanout=16)       0.822   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0007_INV_132_o21
    SLICE_X9Y37.A        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N337
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_183_o111
    SLICE_X4Y38.BX       net (fanout=11)       0.892   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_184_o
    SLICE_X4Y38.CMUX     Taxc                  0.376   alu8test/arith/div8/a[7]_b[7]_div_0/N333
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_19_OUT_Madd_Madd_xor<7>
    SLICE_X4Y35.C6       net (fanout=5)        0.679   alu8test/arith/div8/a[7]_b[7]_div_0/GND_8_o_b[7]_add_19_OUT[7]
    SLICE_X4Y35.C        Tilo                  0.255   alu8test/N148
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_n031581_SW6
    SLICE_X5Y35.D1       net (fanout=1)        0.531   alu8test/arith/div8/a[7]_b[7]_div_0/N239
    SLICE_X5Y35.D        Tilo                  0.259   testRig/pp3/M_pipe_q[0]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o23_SW4
    SLICE_X4Y35.B5       net (fanout=5)        0.441   alu8test/N150
    SLICE_X4Y35.B        Tilo                  0.254   alu8test/N148
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW0
    SLICE_X5Y35.A1       net (fanout=1)        0.539   alu8test/N339
    SLICE_X5Y35.CLK      Tas                   0.373   testRig/pp3/M_pipe_q[0]
                                                       alu8test/Mmux_alu97
                                                       testRig/pp3/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.296ns (5.467ns logic, 13.829ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  0.684ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/shiftTest/M_state_q_FSM_FFd3_1 (FF)
  Destination:          testRig/pp2/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.296ns (Levels of Logic = 19)
  Clock Path Skew:      0.015ns (0.636 - 0.621)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/shiftTest/M_state_q_FSM_FFd3_1 to testRig/pp2/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y44.AQ      Tcko                  0.476   M_state_q_FSM_FFd4_1_0
                                                       testRig/shiftTest/M_state_q_FSM_FFd3_1
    SLICE_X13Y44.A4      net (fanout=3)        0.726   M_state_q_FSM_FFd3_1_0
    SLICE_X13Y44.A       Tilo                  0.259   b<1>3
                                                       testRig/shiftTest/_n0110<10>1
    SLICE_X12Y41.B6      net (fanout=1)        0.541   M_shiftTest_testB[0]
    SLICE_X12Y41.B       Tilo                  0.254   alu8test/arith/adder8/xb[3]
                                                       b<2>1
    SLICE_X14Y40.D4      net (fanout=3)        0.530   b<2>1
    SLICE_X14Y40.D       Tilo                  0.235   b<2>31
                                                       b<2>3_2
    SLICE_X8Y36.B6       net (fanout=4)        1.117   b<2>31
    SLICE_X8Y36.B        Tilo                  0.254   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o3
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_b[7]_b[7]_mux_3_OUT31
    SLICE_X12Y39.B1      net (fanout=24)       1.312   alu8test/arith/div8/a[7]_b[7]_div_0/b[7]_b[7]_mux_3_OUT[2]
    SLICE_X12Y39.B       Tilo                  0.254   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0002_INV_137_o1
    SLICE_X11Y37.A6      net (fanout=9)        0.805   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
    SLICE_X11Y37.A       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_144_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_91_o12
    SLICE_X11Y37.B3      net (fanout=6)        0.870   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_91_o
    SLICE_X11Y37.B       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_144_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_117_o121
    SLICE_X11Y37.C4      net (fanout=6)        0.339   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_119_o
    SLICE_X11Y37.C       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_144_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0005_INV_134_o1_SW0
    SLICE_X13Y38.C5      net (fanout=15)       0.746   alu8test/arith/div8/a[7]_b[7]_div_0/N54
    SLICE_X13Y38.C       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N172
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_141_o121
    SLICE_X10Y37.B4      net (fanout=5)        0.805   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_143_o
    SLICE_X10Y37.B       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_13_OUT_Madd_Madd_lut[6]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0006_INV_133_o2
    SLICE_X9Y39.D2       net (fanout=9)        1.185   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0006_INV_133_o1
    SLICE_X9Y39.D        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N441
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_163_o11_SW1
    SLICE_X9Y39.C6       net (fanout=1)        0.143   alu8test/arith/div8/a[7]_b[7]_div_0/N441
    SLICE_X9Y39.C        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N441
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_163_o11
    SLICE_X5Y39.A5       net (fanout=11)       0.787   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_163_o
    SLICE_X5Y39.A        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N116
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0007_INV_132_o22
    SLICE_X9Y37.A5       net (fanout=16)       0.822   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0007_INV_132_o21
    SLICE_X9Y37.A        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N337
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_183_o111
    SLICE_X4Y38.BX       net (fanout=11)       0.892   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_184_o
    SLICE_X4Y38.CMUX     Taxc                  0.376   alu8test/arith/div8/a[7]_b[7]_div_0/N333
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_19_OUT_Madd_Madd_xor<7>
    SLICE_X4Y35.C6       net (fanout=5)        0.679   alu8test/arith/div8/a[7]_b[7]_div_0/GND_8_o_b[7]_add_19_OUT[7]
    SLICE_X4Y35.C        Tilo                  0.255   alu8test/N148
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_n031581_SW6
    SLICE_X5Y35.D1       net (fanout=1)        0.531   alu8test/arith/div8/a[7]_b[7]_div_0/N239
    SLICE_X5Y35.D        Tilo                  0.259   testRig/pp3/M_pipe_q[0]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o23_SW4
    SLICE_X6Y35.C5       net (fanout=5)        0.455   alu8test/N150
    SLICE_X6Y35.C        Tilo                  0.235   testRig/pp7/M_pipe_q[0]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW4
    SLICE_X6Y34.A5       net (fanout=1)        0.498   alu8test/N342
    SLICE_X6Y34.CLK      Tas                   0.349   testRig/pp2/M_pipe_q[0]
                                                       alu8test/Mmux_alu78
                                                       testRig/pp2/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.296ns (5.513ns logic, 13.783ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  0.686ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/shiftTest/M_state_q_FSM_FFd2_1 (FF)
  Destination:          testRig/pp3/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.293ns (Levels of Logic = 19)
  Clock Path Skew:      0.014ns (0.635 - 0.621)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/shiftTest/M_state_q_FSM_FFd2_1 to testRig/pp3/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y44.AQ      Tcko                  0.525   M_state_q_FSM_FFd2_1_0
                                                       testRig/shiftTest/M_state_q_FSM_FFd2_1
    SLICE_X13Y44.A6      net (fanout=3)        0.617   M_state_q_FSM_FFd2_1_0
    SLICE_X13Y44.A       Tilo                  0.259   b<1>3
                                                       testRig/shiftTest/_n0110<10>1
    SLICE_X12Y41.B6      net (fanout=1)        0.541   M_shiftTest_testB[0]
    SLICE_X12Y41.B       Tilo                  0.254   alu8test/arith/adder8/xb[3]
                                                       b<2>1
    SLICE_X14Y40.D4      net (fanout=3)        0.530   b<2>1
    SLICE_X14Y40.D       Tilo                  0.235   b<2>31
                                                       b<2>3_2
    SLICE_X8Y36.B6       net (fanout=4)        1.117   b<2>31
    SLICE_X8Y36.B        Tilo                  0.254   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o3
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_b[7]_b[7]_mux_3_OUT31
    SLICE_X12Y39.B1      net (fanout=24)       1.312   alu8test/arith/div8/a[7]_b[7]_div_0/b[7]_b[7]_mux_3_OUT[2]
    SLICE_X12Y39.B       Tilo                  0.254   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0002_INV_137_o1
    SLICE_X12Y37.A5      net (fanout=9)        0.489   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
    SLICE_X12Y37.A       Tilo                  0.254   alu8test/arith/div8/a[7]_b[7]_div_0/N176
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_11_OUT_Madd_Madd_lut<6>1
    SLICE_X12Y37.C1      net (fanout=5)        0.560   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_11_OUT_Madd_Madd_lut[6]
    SLICE_X12Y37.C       Tilo                  0.255   alu8test/arith/div8/a[7]_b[7]_div_0/N176
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0005_INV_134_o1_SW0_SW3
    SLICE_X11Y37.C3      net (fanout=1)        0.961   alu8test/arith/div8/a[7]_b[7]_div_0/N307
    SLICE_X11Y37.C       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_144_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0005_INV_134_o1_SW0
    SLICE_X13Y38.C5      net (fanout=15)       0.746   alu8test/arith/div8/a[7]_b[7]_div_0/N54
    SLICE_X13Y38.C       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N172
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_141_o121
    SLICE_X10Y37.B4      net (fanout=5)        0.805   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_143_o
    SLICE_X10Y37.B       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_13_OUT_Madd_Madd_lut[6]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0006_INV_133_o2
    SLICE_X9Y39.D2       net (fanout=9)        1.185   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0006_INV_133_o1
    SLICE_X9Y39.D        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N441
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_163_o11_SW1
    SLICE_X9Y39.C6       net (fanout=1)        0.143   alu8test/arith/div8/a[7]_b[7]_div_0/N441
    SLICE_X9Y39.C        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N441
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_163_o11
    SLICE_X5Y39.A5       net (fanout=11)       0.787   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_163_o
    SLICE_X5Y39.A        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N116
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0007_INV_132_o22
    SLICE_X9Y37.A5       net (fanout=16)       0.822   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0007_INV_132_o21
    SLICE_X9Y37.A        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N337
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_183_o111
    SLICE_X4Y38.BX       net (fanout=11)       0.892   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_184_o
    SLICE_X4Y38.CMUX     Taxc                  0.376   alu8test/arith/div8/a[7]_b[7]_div_0/N333
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_19_OUT_Madd_Madd_xor<7>
    SLICE_X4Y35.C6       net (fanout=5)        0.679   alu8test/arith/div8/a[7]_b[7]_div_0/GND_8_o_b[7]_add_19_OUT[7]
    SLICE_X4Y35.C        Tilo                  0.255   alu8test/N148
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_n031581_SW6
    SLICE_X5Y35.D1       net (fanout=1)        0.531   alu8test/arith/div8/a[7]_b[7]_div_0/N239
    SLICE_X5Y35.D        Tilo                  0.259   testRig/pp3/M_pipe_q[0]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o23_SW4
    SLICE_X4Y35.B5       net (fanout=5)        0.441   alu8test/N150
    SLICE_X4Y35.B        Tilo                  0.254   alu8test/N148
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW0
    SLICE_X5Y35.A1       net (fanout=1)        0.539   alu8test/N339
    SLICE_X5Y35.CLK      Tas                   0.373   testRig/pp3/M_pipe_q[0]
                                                       alu8test/Mmux_alu97
                                                       testRig/pp3/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.293ns (5.596ns logic, 13.697ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  0.689ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/booleTest/M_state_q_FSM_FFd11 (FF)
  Destination:          testRig/pp3/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.290ns (Levels of Logic = 19)
  Clock Path Skew:      0.014ns (0.635 - 0.621)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/booleTest/M_state_q_FSM_FFd11 to testRig/pp3/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y43.DQ      Tcko                  0.430   M_state_q_FSM_FFd11
                                                       testRig/booleTest/M_state_q_FSM_FFd11
    SLICE_X22Y42.C5      net (fanout=11)       1.058   M_state_q_FSM_FFd11
    SLICE_X22Y42.C       Tilo                  0.235   M_state_q_FSM_FFd13
                                                       b<0>4
    SLICE_X15Y41.A6      net (fanout=2)        0.950   b<0>4
    SLICE_X15Y41.A       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/b[7]_b[7]_mux_3_OUT[3]
                                                       b<0>5_1
    SLICE_X14Y43.A5      net (fanout=8)        0.823   b<0>5
    SLICE_X14Y43.A       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/b[7]_b[7]_mux_3_OUT[5]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Msub_b[7]_unary_minus_3_OUT_cy<4>11
    SLICE_X14Y39.C6      net (fanout=17)       0.821   alu8test/arith/div8/a[7]_b[7]_div_0/Msub_b[7]_unary_minus_3_OUT_cy[4]
    SLICE_X14Y39.C       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/N179
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_63_o11_SW0
    SLICE_X12Y37.B5      net (fanout=9)        0.670   alu8test/arith/div8/a[7]_b[7]_div_0/N99
    SLICE_X12Y37.B       Tilo                  0.254   alu8test/arith/div8/a[7]_b[7]_div_0/N176
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0003_INV_136_o1_SW3
    SLICE_X12Y37.A6      net (fanout=1)        0.414   alu8test/arith/div8/a[7]_b[7]_div_0/N272
    SLICE_X12Y37.A       Tilo                  0.254   alu8test/arith/div8/a[7]_b[7]_div_0/N176
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_11_OUT_Madd_Madd_lut<6>1
    SLICE_X12Y37.C1      net (fanout=5)        0.560   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_11_OUT_Madd_Madd_lut[6]
    SLICE_X12Y37.C       Tilo                  0.255   alu8test/arith/div8/a[7]_b[7]_div_0/N176
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0005_INV_134_o1_SW0_SW3
    SLICE_X11Y37.C3      net (fanout=1)        0.961   alu8test/arith/div8/a[7]_b[7]_div_0/N307
    SLICE_X11Y37.C       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_144_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0005_INV_134_o1_SW0
    SLICE_X13Y38.C5      net (fanout=15)       0.746   alu8test/arith/div8/a[7]_b[7]_div_0/N54
    SLICE_X13Y38.C       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N172
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_141_o121
    SLICE_X10Y37.B4      net (fanout=5)        0.805   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_143_o
    SLICE_X10Y37.B       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_13_OUT_Madd_Madd_lut[6]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0006_INV_133_o2
    SLICE_X9Y39.D2       net (fanout=9)        1.185   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0006_INV_133_o1
    SLICE_X9Y39.D        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N441
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_163_o11_SW1
    SLICE_X9Y39.C6       net (fanout=1)        0.143   alu8test/arith/div8/a[7]_b[7]_div_0/N441
    SLICE_X9Y39.C        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N441
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_163_o11
    SLICE_X5Y39.A5       net (fanout=11)       0.787   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_163_o
    SLICE_X5Y39.A        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N116
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0007_INV_132_o22
    SLICE_X9Y37.A5       net (fanout=16)       0.822   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0007_INV_132_o21
    SLICE_X9Y37.A        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N337
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_183_o111
    SLICE_X4Y38.BX       net (fanout=11)       0.892   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_184_o
    SLICE_X4Y38.CMUX     Taxc                  0.376   alu8test/arith/div8/a[7]_b[7]_div_0/N333
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_19_OUT_Madd_Madd_xor<7>
    SLICE_X4Y35.C6       net (fanout=5)        0.679   alu8test/arith/div8/a[7]_b[7]_div_0/GND_8_o_b[7]_add_19_OUT[7]
    SLICE_X4Y35.C        Tilo                  0.255   alu8test/N148
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_n031581_SW6
    SLICE_X5Y35.D1       net (fanout=1)        0.531   alu8test/arith/div8/a[7]_b[7]_div_0/N239
    SLICE_X5Y35.D        Tilo                  0.259   testRig/pp3/M_pipe_q[0]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o23_SW4
    SLICE_X4Y35.B5       net (fanout=5)        0.441   alu8test/N150
    SLICE_X4Y35.B        Tilo                  0.254   alu8test/N148
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW0
    SLICE_X5Y35.A1       net (fanout=1)        0.539   alu8test/N339
    SLICE_X5Y35.CLK      Tas                   0.373   testRig/pp3/M_pipe_q[0]
                                                       alu8test/Mmux_alu97
                                                       testRig/pp3/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.290ns (5.463ns logic, 13.827ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  0.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/shiftTest/M_state_q_FSM_FFd3_1 (FF)
  Destination:          testRig/pp2/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.289ns (Levels of Logic = 19)
  Clock Path Skew:      0.015ns (0.636 - 0.621)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/shiftTest/M_state_q_FSM_FFd3_1 to testRig/pp2/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y44.AQ      Tcko                  0.476   M_state_q_FSM_FFd4_1_0
                                                       testRig/shiftTest/M_state_q_FSM_FFd3_1
    SLICE_X13Y44.A4      net (fanout=3)        0.726   M_state_q_FSM_FFd3_1_0
    SLICE_X13Y44.A       Tilo                  0.259   b<1>3
                                                       testRig/shiftTest/_n0110<10>1
    SLICE_X12Y41.B6      net (fanout=1)        0.541   M_shiftTest_testB[0]
    SLICE_X12Y41.B       Tilo                  0.254   alu8test/arith/adder8/xb[3]
                                                       b<2>1
    SLICE_X14Y40.D4      net (fanout=3)        0.530   b<2>1
    SLICE_X14Y40.D       Tilo                  0.235   b<2>31
                                                       b<2>3_2
    SLICE_X8Y36.B6       net (fanout=4)        1.117   b<2>31
    SLICE_X8Y36.B        Tilo                  0.254   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o3
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_b[7]_b[7]_mux_3_OUT31
    SLICE_X12Y39.B1      net (fanout=24)       1.312   alu8test/arith/div8/a[7]_b[7]_div_0/b[7]_b[7]_mux_3_OUT[2]
    SLICE_X12Y39.B       Tilo                  0.254   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0002_INV_137_o1
    SLICE_X12Y37.A5      net (fanout=9)        0.489   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
    SLICE_X12Y37.A       Tilo                  0.254   alu8test/arith/div8/a[7]_b[7]_div_0/N176
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_11_OUT_Madd_Madd_lut<6>1
    SLICE_X13Y37.C3      net (fanout=5)        0.378   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_11_OUT_Madd_Madd_lut[6]
    SLICE_X13Y37.C       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N137
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0005_INV_134_o1_SW0_SW5
    SLICE_X11Y37.C1      net (fanout=1)        1.145   alu8test/arith/div8/a[7]_b[7]_div_0/N309
    SLICE_X11Y37.C       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_144_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0005_INV_134_o1_SW0
    SLICE_X13Y38.C5      net (fanout=15)       0.746   alu8test/arith/div8/a[7]_b[7]_div_0/N54
    SLICE_X13Y38.C       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N172
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_141_o121
    SLICE_X10Y37.B4      net (fanout=5)        0.805   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_143_o
    SLICE_X10Y37.B       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_13_OUT_Madd_Madd_lut[6]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0006_INV_133_o2
    SLICE_X9Y39.D2       net (fanout=9)        1.185   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0006_INV_133_o1
    SLICE_X9Y39.D        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N441
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_163_o11_SW1
    SLICE_X9Y39.C6       net (fanout=1)        0.143   alu8test/arith/div8/a[7]_b[7]_div_0/N441
    SLICE_X9Y39.C        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N441
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_163_o11
    SLICE_X5Y39.A5       net (fanout=11)       0.787   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_163_o
    SLICE_X5Y39.A        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N116
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0007_INV_132_o22
    SLICE_X9Y37.A5       net (fanout=16)       0.822   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0007_INV_132_o21
    SLICE_X9Y37.A        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N337
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_183_o111
    SLICE_X4Y38.BX       net (fanout=11)       0.892   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_184_o
    SLICE_X4Y38.CMUX     Taxc                  0.376   alu8test/arith/div8/a[7]_b[7]_div_0/N333
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_19_OUT_Madd_Madd_xor<7>
    SLICE_X4Y35.C6       net (fanout=5)        0.679   alu8test/arith/div8/a[7]_b[7]_div_0/GND_8_o_b[7]_add_19_OUT[7]
    SLICE_X4Y35.C        Tilo                  0.255   alu8test/N148
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_n031581_SW6
    SLICE_X5Y35.D1       net (fanout=1)        0.531   alu8test/arith/div8/a[7]_b[7]_div_0/N239
    SLICE_X5Y35.D        Tilo                  0.259   testRig/pp3/M_pipe_q[0]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o23_SW4
    SLICE_X6Y35.C5       net (fanout=5)        0.455   alu8test/N150
    SLICE_X6Y35.C        Tilo                  0.235   testRig/pp7/M_pipe_q[0]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW4
    SLICE_X6Y34.A5       net (fanout=1)        0.498   alu8test/N342
    SLICE_X6Y34.CLK      Tas                   0.349   testRig/pp2/M_pipe_q[0]
                                                       alu8test/Mmux_alu78
                                                       testRig/pp2/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.289ns (5.508ns logic, 13.781ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  0.697ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/shiftTest/M_state_q_FSM_FFd3_1 (FF)
  Destination:          testRig/pp2/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.283ns (Levels of Logic = 19)
  Clock Path Skew:      0.015ns (0.636 - 0.621)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/shiftTest/M_state_q_FSM_FFd3_1 to testRig/pp2/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y44.AQ      Tcko                  0.476   M_state_q_FSM_FFd4_1_0
                                                       testRig/shiftTest/M_state_q_FSM_FFd3_1
    SLICE_X13Y44.A4      net (fanout=3)        0.726   M_state_q_FSM_FFd3_1_0
    SLICE_X13Y44.A       Tilo                  0.259   b<1>3
                                                       testRig/shiftTest/_n0110<10>1
    SLICE_X12Y41.B6      net (fanout=1)        0.541   M_shiftTest_testB[0]
    SLICE_X12Y41.B       Tilo                  0.254   alu8test/arith/adder8/xb[3]
                                                       b<2>1
    SLICE_X14Y40.D4      net (fanout=3)        0.530   b<2>1
    SLICE_X14Y40.D       Tilo                  0.235   b<2>31
                                                       b<2>3_2
    SLICE_X8Y36.B6       net (fanout=4)        1.117   b<2>31
    SLICE_X8Y36.B        Tilo                  0.254   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o3
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_b[7]_b[7]_mux_3_OUT31
    SLICE_X12Y39.B1      net (fanout=24)       1.312   alu8test/arith/div8/a[7]_b[7]_div_0/b[7]_b[7]_mux_3_OUT[2]
    SLICE_X12Y39.B       Tilo                  0.254   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0002_INV_137_o1
    SLICE_X12Y37.A5      net (fanout=9)        0.489   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
    SLICE_X12Y37.A       Tilo                  0.254   alu8test/arith/div8/a[7]_b[7]_div_0/N176
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_11_OUT_Madd_Madd_lut<6>1
    SLICE_X12Y37.C1      net (fanout=5)        0.560   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_11_OUT_Madd_Madd_lut[6]
    SLICE_X12Y37.C       Tilo                  0.255   alu8test/arith/div8/a[7]_b[7]_div_0/N176
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0005_INV_134_o1_SW0_SW3
    SLICE_X11Y37.C3      net (fanout=1)        0.961   alu8test/arith/div8/a[7]_b[7]_div_0/N307
    SLICE_X11Y37.C       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_144_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0005_INV_134_o1_SW0
    SLICE_X13Y38.C5      net (fanout=15)       0.746   alu8test/arith/div8/a[7]_b[7]_div_0/N54
    SLICE_X13Y38.C       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N172
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_141_o121
    SLICE_X10Y37.B4      net (fanout=5)        0.805   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_143_o
    SLICE_X10Y37.B       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_13_OUT_Madd_Madd_lut[6]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0006_INV_133_o2
    SLICE_X9Y39.D2       net (fanout=9)        1.185   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0006_INV_133_o1
    SLICE_X9Y39.D        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N441
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_163_o11_SW1
    SLICE_X9Y39.C6       net (fanout=1)        0.143   alu8test/arith/div8/a[7]_b[7]_div_0/N441
    SLICE_X9Y39.C        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N441
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_163_o11
    SLICE_X5Y39.A5       net (fanout=11)       0.787   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_163_o
    SLICE_X5Y39.A        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N116
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0007_INV_132_o22
    SLICE_X9Y37.A5       net (fanout=16)       0.822   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0007_INV_132_o21
    SLICE_X9Y37.A        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N337
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_183_o111
    SLICE_X4Y38.BX       net (fanout=11)       0.892   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_184_o
    SLICE_X4Y38.CMUX     Taxc                  0.376   alu8test/arith/div8/a[7]_b[7]_div_0/N333
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_19_OUT_Madd_Madd_xor<7>
    SLICE_X4Y35.C6       net (fanout=5)        0.679   alu8test/arith/div8/a[7]_b[7]_div_0/GND_8_o_b[7]_add_19_OUT[7]
    SLICE_X4Y35.C        Tilo                  0.255   alu8test/N148
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_n031581_SW6
    SLICE_X5Y35.D1       net (fanout=1)        0.531   alu8test/arith/div8/a[7]_b[7]_div_0/N239
    SLICE_X5Y35.D        Tilo                  0.259   testRig/pp3/M_pipe_q[0]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o23_SW4
    SLICE_X6Y35.C5       net (fanout=5)        0.455   alu8test/N150
    SLICE_X6Y35.C        Tilo                  0.235   testRig/pp7/M_pipe_q[0]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW4
    SLICE_X6Y34.A5       net (fanout=1)        0.498   alu8test/N342
    SLICE_X6Y34.CLK      Tas                   0.349   testRig/pp2/M_pipe_q[0]
                                                       alu8test/Mmux_alu78
                                                       testRig/pp2/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.283ns (5.504ns logic, 13.779ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  0.712ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/adderTest/M_state_q_FSM_FFd3 (FF)
  Destination:          testRig/pp3/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.273ns (Levels of Logic = 19)
  Clock Path Skew:      0.020ns (0.635 - 0.615)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/adderTest/M_state_q_FSM_FFd3 to testRig/pp3/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y38.AQ      Tcko                  0.476   M_state_q_FSM_FFd3_2
                                                       testRig/adderTest/M_state_q_FSM_FFd3
    SLICE_X19Y39.C3      net (fanout=8)        0.584   M_state_q_FSM_FFd3_2
    SLICE_X19Y39.C       Tilo                  0.259   M_state_q_FSM_FFd6_1
                                                       b<0>2
    SLICE_X15Y41.B5      net (fanout=1)        0.743   b<0>2
    SLICE_X15Y41.B       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/b[7]_b[7]_mux_3_OUT[3]
                                                       b<0>3
    SLICE_X15Y41.A5      net (fanout=2)        0.236   b<0>3
    SLICE_X15Y41.A       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/b[7]_b[7]_mux_3_OUT[3]
                                                       b<0>5_1
    SLICE_X8Y36.B5       net (fanout=8)        1.229   b<0>5
    SLICE_X8Y36.B        Tilo                  0.254   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o3
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_b[7]_b[7]_mux_3_OUT31
    SLICE_X12Y39.B1      net (fanout=24)       1.312   alu8test/arith/div8/a[7]_b[7]_div_0/b[7]_b[7]_mux_3_OUT[2]
    SLICE_X12Y39.B       Tilo                  0.254   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0002_INV_137_o1
    SLICE_X11Y37.A6      net (fanout=9)        0.805   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
    SLICE_X11Y37.A       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_144_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_91_o12
    SLICE_X11Y37.B3      net (fanout=6)        0.870   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_91_o
    SLICE_X11Y37.B       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_144_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_117_o121
    SLICE_X11Y37.C4      net (fanout=6)        0.339   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_119_o
    SLICE_X11Y37.C       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_144_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0005_INV_134_o1_SW0
    SLICE_X13Y38.C5      net (fanout=15)       0.746   alu8test/arith/div8/a[7]_b[7]_div_0/N54
    SLICE_X13Y38.C       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N172
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_141_o121
    SLICE_X10Y37.B4      net (fanout=5)        0.805   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_143_o
    SLICE_X10Y37.B       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_13_OUT_Madd_Madd_lut[6]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0006_INV_133_o2
    SLICE_X9Y39.D2       net (fanout=9)        1.185   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0006_INV_133_o1
    SLICE_X9Y39.D        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N441
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_163_o11_SW1
    SLICE_X9Y39.C6       net (fanout=1)        0.143   alu8test/arith/div8/a[7]_b[7]_div_0/N441
    SLICE_X9Y39.C        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N441
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_163_o11
    SLICE_X5Y39.A5       net (fanout=11)       0.787   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_163_o
    SLICE_X5Y39.A        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N116
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0007_INV_132_o22
    SLICE_X9Y37.A5       net (fanout=16)       0.822   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0007_INV_132_o21
    SLICE_X9Y37.A        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N337
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_183_o111
    SLICE_X4Y38.BX       net (fanout=11)       0.892   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_184_o
    SLICE_X4Y38.CMUX     Taxc                  0.376   alu8test/arith/div8/a[7]_b[7]_div_0/N333
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_19_OUT_Madd_Madd_xor<7>
    SLICE_X4Y35.C6       net (fanout=5)        0.679   alu8test/arith/div8/a[7]_b[7]_div_0/GND_8_o_b[7]_add_19_OUT[7]
    SLICE_X4Y35.C        Tilo                  0.255   alu8test/N148
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_n031581_SW6
    SLICE_X5Y35.D1       net (fanout=1)        0.531   alu8test/arith/div8/a[7]_b[7]_div_0/N239
    SLICE_X5Y35.D        Tilo                  0.259   testRig/pp3/M_pipe_q[0]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o23_SW4
    SLICE_X4Y35.B5       net (fanout=5)        0.441   alu8test/N150
    SLICE_X4Y35.B        Tilo                  0.254   alu8test/N148
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW0
    SLICE_X5Y35.A1       net (fanout=1)        0.539   alu8test/N339
    SLICE_X5Y35.CLK      Tas                   0.373   testRig/pp3/M_pipe_q[0]
                                                       alu8test/Mmux_alu97
                                                       testRig/pp3/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.273ns (5.585ns logic, 13.688ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  0.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/adderTest/M_state_q_FSM_FFd3 (FF)
  Destination:          testRig/pp3/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.266ns (Levels of Logic = 19)
  Clock Path Skew:      0.020ns (0.635 - 0.615)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/adderTest/M_state_q_FSM_FFd3 to testRig/pp3/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y38.AQ      Tcko                  0.476   M_state_q_FSM_FFd3_2
                                                       testRig/adderTest/M_state_q_FSM_FFd3
    SLICE_X19Y39.C3      net (fanout=8)        0.584   M_state_q_FSM_FFd3_2
    SLICE_X19Y39.C       Tilo                  0.259   M_state_q_FSM_FFd6_1
                                                       b<0>2
    SLICE_X15Y41.B5      net (fanout=1)        0.743   b<0>2
    SLICE_X15Y41.B       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/b[7]_b[7]_mux_3_OUT[3]
                                                       b<0>3
    SLICE_X15Y41.A5      net (fanout=2)        0.236   b<0>3
    SLICE_X15Y41.A       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/b[7]_b[7]_mux_3_OUT[3]
                                                       b<0>5_1
    SLICE_X8Y36.B5       net (fanout=8)        1.229   b<0>5
    SLICE_X8Y36.B        Tilo                  0.254   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o3
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_b[7]_b[7]_mux_3_OUT31
    SLICE_X12Y39.B1      net (fanout=24)       1.312   alu8test/arith/div8/a[7]_b[7]_div_0/b[7]_b[7]_mux_3_OUT[2]
    SLICE_X12Y39.B       Tilo                  0.254   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0002_INV_137_o1
    SLICE_X12Y37.A5      net (fanout=9)        0.489   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
    SLICE_X12Y37.A       Tilo                  0.254   alu8test/arith/div8/a[7]_b[7]_div_0/N176
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_11_OUT_Madd_Madd_lut<6>1
    SLICE_X13Y37.C3      net (fanout=5)        0.378   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_11_OUT_Madd_Madd_lut[6]
    SLICE_X13Y37.C       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N137
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0005_INV_134_o1_SW0_SW5
    SLICE_X11Y37.C1      net (fanout=1)        1.145   alu8test/arith/div8/a[7]_b[7]_div_0/N309
    SLICE_X11Y37.C       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_144_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0005_INV_134_o1_SW0
    SLICE_X13Y38.C5      net (fanout=15)       0.746   alu8test/arith/div8/a[7]_b[7]_div_0/N54
    SLICE_X13Y38.C       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N172
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_141_o121
    SLICE_X10Y37.B4      net (fanout=5)        0.805   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_143_o
    SLICE_X10Y37.B       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_13_OUT_Madd_Madd_lut[6]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0006_INV_133_o2
    SLICE_X9Y39.D2       net (fanout=9)        1.185   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0006_INV_133_o1
    SLICE_X9Y39.D        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N441
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_163_o11_SW1
    SLICE_X9Y39.C6       net (fanout=1)        0.143   alu8test/arith/div8/a[7]_b[7]_div_0/N441
    SLICE_X9Y39.C        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N441
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_163_o11
    SLICE_X5Y39.A5       net (fanout=11)       0.787   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_163_o
    SLICE_X5Y39.A        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N116
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0007_INV_132_o22
    SLICE_X9Y37.A5       net (fanout=16)       0.822   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0007_INV_132_o21
    SLICE_X9Y37.A        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N337
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_183_o111
    SLICE_X4Y38.BX       net (fanout=11)       0.892   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_184_o
    SLICE_X4Y38.CMUX     Taxc                  0.376   alu8test/arith/div8/a[7]_b[7]_div_0/N333
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_19_OUT_Madd_Madd_xor<7>
    SLICE_X4Y35.C6       net (fanout=5)        0.679   alu8test/arith/div8/a[7]_b[7]_div_0/GND_8_o_b[7]_add_19_OUT[7]
    SLICE_X4Y35.C        Tilo                  0.255   alu8test/N148
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_n031581_SW6
    SLICE_X5Y35.D1       net (fanout=1)        0.531   alu8test/arith/div8/a[7]_b[7]_div_0/N239
    SLICE_X5Y35.D        Tilo                  0.259   testRig/pp3/M_pipe_q[0]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o23_SW4
    SLICE_X4Y35.B5       net (fanout=5)        0.441   alu8test/N150
    SLICE_X4Y35.B        Tilo                  0.254   alu8test/N148
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW0
    SLICE_X5Y35.A1       net (fanout=1)        0.539   alu8test/N339
    SLICE_X5Y35.CLK      Tas                   0.373   testRig/pp3/M_pipe_q[0]
                                                       alu8test/Mmux_alu97
                                                       testRig/pp3/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.266ns (5.580ns logic, 13.686ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  0.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/booleTest/M_state_q_FSM_FFd11 (FF)
  Destination:          testRig/pp3/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.260ns (Levels of Logic = 19)
  Clock Path Skew:      0.014ns (0.635 - 0.621)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/booleTest/M_state_q_FSM_FFd11 to testRig/pp3/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y43.DQ      Tcko                  0.430   M_state_q_FSM_FFd11
                                                       testRig/booleTest/M_state_q_FSM_FFd11
    SLICE_X22Y42.C5      net (fanout=11)       1.058   M_state_q_FSM_FFd11
    SLICE_X22Y42.C       Tilo                  0.235   M_state_q_FSM_FFd13
                                                       b<0>4
    SLICE_X15Y41.A6      net (fanout=2)        0.950   b<0>4
    SLICE_X15Y41.A       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/b[7]_b[7]_mux_3_OUT[3]
                                                       b<0>5_1
    SLICE_X14Y43.C6      net (fanout=8)        0.854   b<0>5
    SLICE_X14Y43.C       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/b[7]_b[7]_mux_3_OUT[5]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Msub_b[7]_unary_minus_3_OUT_cy<4>11_1
    SLICE_X14Y43.D5      net (fanout=1)        0.251   alu8test/arith/div8/a[7]_b[7]_div_0/Msub_b[7]_unary_minus_3_OUT_cy<4>11
    SLICE_X14Y43.D       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/b[7]_b[7]_mux_3_OUT[5]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_b[7]_b[7]_mux_3_OUT61
    SLICE_X12Y39.B3      net (fanout=18)       1.091   alu8test/arith/div8/a[7]_b[7]_div_0/b[7]_b[7]_mux_3_OUT[5]
    SLICE_X12Y39.B       Tilo                  0.254   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0002_INV_137_o1
    SLICE_X11Y37.A6      net (fanout=9)        0.805   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
    SLICE_X11Y37.A       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_144_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_91_o12
    SLICE_X11Y37.B3      net (fanout=6)        0.870   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_91_o
    SLICE_X11Y37.B       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_144_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_117_o121
    SLICE_X11Y37.C4      net (fanout=6)        0.339   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_119_o
    SLICE_X11Y37.C       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_144_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0005_INV_134_o1_SW0
    SLICE_X13Y38.C5      net (fanout=15)       0.746   alu8test/arith/div8/a[7]_b[7]_div_0/N54
    SLICE_X13Y38.C       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N172
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_141_o121
    SLICE_X10Y37.B4      net (fanout=5)        0.805   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_143_o
    SLICE_X10Y37.B       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_13_OUT_Madd_Madd_lut[6]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0006_INV_133_o2
    SLICE_X9Y39.D2       net (fanout=9)        1.185   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0006_INV_133_o1
    SLICE_X9Y39.D        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N441
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_163_o11_SW1
    SLICE_X9Y39.C6       net (fanout=1)        0.143   alu8test/arith/div8/a[7]_b[7]_div_0/N441
    SLICE_X9Y39.C        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N441
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_163_o11
    SLICE_X5Y39.A5       net (fanout=11)       0.787   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_163_o
    SLICE_X5Y39.A        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N116
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0007_INV_132_o22
    SLICE_X9Y37.A5       net (fanout=16)       0.822   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0007_INV_132_o21
    SLICE_X9Y37.A        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N337
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_183_o111
    SLICE_X4Y38.BX       net (fanout=11)       0.892   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_184_o
    SLICE_X4Y38.CMUX     Taxc                  0.376   alu8test/arith/div8/a[7]_b[7]_div_0/N333
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_19_OUT_Madd_Madd_xor<7>
    SLICE_X4Y35.C6       net (fanout=5)        0.679   alu8test/arith/div8/a[7]_b[7]_div_0/GND_8_o_b[7]_add_19_OUT[7]
    SLICE_X4Y35.C        Tilo                  0.255   alu8test/N148
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_n031581_SW6
    SLICE_X5Y35.D1       net (fanout=1)        0.531   alu8test/arith/div8/a[7]_b[7]_div_0/N239
    SLICE_X5Y35.D        Tilo                  0.259   testRig/pp3/M_pipe_q[0]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o23_SW4
    SLICE_X4Y35.B5       net (fanout=5)        0.441   alu8test/N150
    SLICE_X4Y35.B        Tilo                  0.254   alu8test/N148
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW0
    SLICE_X5Y35.A1       net (fanout=1)        0.539   alu8test/N339
    SLICE_X5Y35.CLK      Tas                   0.373   testRig/pp3/M_pipe_q[0]
                                                       alu8test/Mmux_alu97
                                                       testRig/pp3/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.260ns (5.472ns logic, 13.788ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  0.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/adderTest/M_state_q_FSM_FFd3 (FF)
  Destination:          testRig/pp3/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.260ns (Levels of Logic = 19)
  Clock Path Skew:      0.020ns (0.635 - 0.615)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/adderTest/M_state_q_FSM_FFd3 to testRig/pp3/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y38.AQ      Tcko                  0.476   M_state_q_FSM_FFd3_2
                                                       testRig/adderTest/M_state_q_FSM_FFd3
    SLICE_X19Y39.C3      net (fanout=8)        0.584   M_state_q_FSM_FFd3_2
    SLICE_X19Y39.C       Tilo                  0.259   M_state_q_FSM_FFd6_1
                                                       b<0>2
    SLICE_X15Y41.B5      net (fanout=1)        0.743   b<0>2
    SLICE_X15Y41.B       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/b[7]_b[7]_mux_3_OUT[3]
                                                       b<0>3
    SLICE_X15Y41.A5      net (fanout=2)        0.236   b<0>3
    SLICE_X15Y41.A       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/b[7]_b[7]_mux_3_OUT[3]
                                                       b<0>5_1
    SLICE_X8Y36.B5       net (fanout=8)        1.229   b<0>5
    SLICE_X8Y36.B        Tilo                  0.254   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o3
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_b[7]_b[7]_mux_3_OUT31
    SLICE_X12Y39.B1      net (fanout=24)       1.312   alu8test/arith/div8/a[7]_b[7]_div_0/b[7]_b[7]_mux_3_OUT[2]
    SLICE_X12Y39.B       Tilo                  0.254   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0002_INV_137_o1
    SLICE_X12Y37.A5      net (fanout=9)        0.489   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
    SLICE_X12Y37.A       Tilo                  0.254   alu8test/arith/div8/a[7]_b[7]_div_0/N176
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_11_OUT_Madd_Madd_lut<6>1
    SLICE_X12Y37.C1      net (fanout=5)        0.560   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_11_OUT_Madd_Madd_lut[6]
    SLICE_X12Y37.C       Tilo                  0.255   alu8test/arith/div8/a[7]_b[7]_div_0/N176
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0005_INV_134_o1_SW0_SW3
    SLICE_X11Y37.C3      net (fanout=1)        0.961   alu8test/arith/div8/a[7]_b[7]_div_0/N307
    SLICE_X11Y37.C       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_144_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0005_INV_134_o1_SW0
    SLICE_X13Y38.C5      net (fanout=15)       0.746   alu8test/arith/div8/a[7]_b[7]_div_0/N54
    SLICE_X13Y38.C       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N172
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_141_o121
    SLICE_X10Y37.B4      net (fanout=5)        0.805   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_143_o
    SLICE_X10Y37.B       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_13_OUT_Madd_Madd_lut[6]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0006_INV_133_o2
    SLICE_X9Y39.D2       net (fanout=9)        1.185   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0006_INV_133_o1
    SLICE_X9Y39.D        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N441
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_163_o11_SW1
    SLICE_X9Y39.C6       net (fanout=1)        0.143   alu8test/arith/div8/a[7]_b[7]_div_0/N441
    SLICE_X9Y39.C        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N441
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_163_o11
    SLICE_X5Y39.A5       net (fanout=11)       0.787   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_163_o
    SLICE_X5Y39.A        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N116
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0007_INV_132_o22
    SLICE_X9Y37.A5       net (fanout=16)       0.822   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0007_INV_132_o21
    SLICE_X9Y37.A        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N337
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_183_o111
    SLICE_X4Y38.BX       net (fanout=11)       0.892   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_184_o
    SLICE_X4Y38.CMUX     Taxc                  0.376   alu8test/arith/div8/a[7]_b[7]_div_0/N333
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_19_OUT_Madd_Madd_xor<7>
    SLICE_X4Y35.C6       net (fanout=5)        0.679   alu8test/arith/div8/a[7]_b[7]_div_0/GND_8_o_b[7]_add_19_OUT[7]
    SLICE_X4Y35.C        Tilo                  0.255   alu8test/N148
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_n031581_SW6
    SLICE_X5Y35.D1       net (fanout=1)        0.531   alu8test/arith/div8/a[7]_b[7]_div_0/N239
    SLICE_X5Y35.D        Tilo                  0.259   testRig/pp3/M_pipe_q[0]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o23_SW4
    SLICE_X4Y35.B5       net (fanout=5)        0.441   alu8test/N150
    SLICE_X4Y35.B        Tilo                  0.254   alu8test/N148
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW0
    SLICE_X5Y35.A1       net (fanout=1)        0.539   alu8test/N339
    SLICE_X5Y35.CLK      Tas                   0.373   testRig/pp3/M_pipe_q[0]
                                                       alu8test/Mmux_alu97
                                                       testRig/pp3/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.260ns (5.576ns logic, 13.684ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  0.726ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/booleTest/M_state_q_FSM_FFd11 (FF)
  Destination:          testRig/pp3/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.253ns (Levels of Logic = 19)
  Clock Path Skew:      0.014ns (0.635 - 0.621)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/booleTest/M_state_q_FSM_FFd11 to testRig/pp3/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y43.DQ      Tcko                  0.430   M_state_q_FSM_FFd11
                                                       testRig/booleTest/M_state_q_FSM_FFd11
    SLICE_X22Y42.C5      net (fanout=11)       1.058   M_state_q_FSM_FFd11
    SLICE_X22Y42.C       Tilo                  0.235   M_state_q_FSM_FFd13
                                                       b<0>4
    SLICE_X15Y41.A6      net (fanout=2)        0.950   b<0>4
    SLICE_X15Y41.A       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/b[7]_b[7]_mux_3_OUT[3]
                                                       b<0>5_1
    SLICE_X14Y43.C6      net (fanout=8)        0.854   b<0>5
    SLICE_X14Y43.C       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/b[7]_b[7]_mux_3_OUT[5]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Msub_b[7]_unary_minus_3_OUT_cy<4>11_1
    SLICE_X14Y43.D5      net (fanout=1)        0.251   alu8test/arith/div8/a[7]_b[7]_div_0/Msub_b[7]_unary_minus_3_OUT_cy<4>11
    SLICE_X14Y43.D       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/b[7]_b[7]_mux_3_OUT[5]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_b[7]_b[7]_mux_3_OUT61
    SLICE_X12Y39.B3      net (fanout=18)       1.091   alu8test/arith/div8/a[7]_b[7]_div_0/b[7]_b[7]_mux_3_OUT[5]
    SLICE_X12Y39.B       Tilo                  0.254   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0002_INV_137_o1
    SLICE_X12Y37.A5      net (fanout=9)        0.489   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
    SLICE_X12Y37.A       Tilo                  0.254   alu8test/arith/div8/a[7]_b[7]_div_0/N176
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_11_OUT_Madd_Madd_lut<6>1
    SLICE_X13Y37.C3      net (fanout=5)        0.378   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_11_OUT_Madd_Madd_lut[6]
    SLICE_X13Y37.C       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N137
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0005_INV_134_o1_SW0_SW5
    SLICE_X11Y37.C1      net (fanout=1)        1.145   alu8test/arith/div8/a[7]_b[7]_div_0/N309
    SLICE_X11Y37.C       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_144_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0005_INV_134_o1_SW0
    SLICE_X13Y38.C5      net (fanout=15)       0.746   alu8test/arith/div8/a[7]_b[7]_div_0/N54
    SLICE_X13Y38.C       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N172
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_141_o121
    SLICE_X10Y37.B4      net (fanout=5)        0.805   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_143_o
    SLICE_X10Y37.B       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_13_OUT_Madd_Madd_lut[6]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0006_INV_133_o2
    SLICE_X9Y39.D2       net (fanout=9)        1.185   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0006_INV_133_o1
    SLICE_X9Y39.D        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N441
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_163_o11_SW1
    SLICE_X9Y39.C6       net (fanout=1)        0.143   alu8test/arith/div8/a[7]_b[7]_div_0/N441
    SLICE_X9Y39.C        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N441
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_163_o11
    SLICE_X5Y39.A5       net (fanout=11)       0.787   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_163_o
    SLICE_X5Y39.A        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N116
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0007_INV_132_o22
    SLICE_X9Y37.A5       net (fanout=16)       0.822   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0007_INV_132_o21
    SLICE_X9Y37.A        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N337
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_183_o111
    SLICE_X4Y38.BX       net (fanout=11)       0.892   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_184_o
    SLICE_X4Y38.CMUX     Taxc                  0.376   alu8test/arith/div8/a[7]_b[7]_div_0/N333
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_19_OUT_Madd_Madd_xor<7>
    SLICE_X4Y35.C6       net (fanout=5)        0.679   alu8test/arith/div8/a[7]_b[7]_div_0/GND_8_o_b[7]_add_19_OUT[7]
    SLICE_X4Y35.C        Tilo                  0.255   alu8test/N148
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_n031581_SW6
    SLICE_X5Y35.D1       net (fanout=1)        0.531   alu8test/arith/div8/a[7]_b[7]_div_0/N239
    SLICE_X5Y35.D        Tilo                  0.259   testRig/pp3/M_pipe_q[0]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o23_SW4
    SLICE_X4Y35.B5       net (fanout=5)        0.441   alu8test/N150
    SLICE_X4Y35.B        Tilo                  0.254   alu8test/N148
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW0
    SLICE_X5Y35.A1       net (fanout=1)        0.539   alu8test/N339
    SLICE_X5Y35.CLK      Tas                   0.373   testRig/pp3/M_pipe_q[0]
                                                       alu8test/Mmux_alu97
                                                       testRig/pp3/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.253ns (5.467ns logic, 13.786ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  0.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/cmpTest/M_state_q_FSM_FFd7 (FF)
  Destination:          testRig/pp2/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.252ns (Levels of Logic = 19)
  Clock Path Skew:      0.015ns (0.636 - 0.621)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/cmpTest/M_state_q_FSM_FFd7 to testRig/pp2/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y43.BQ      Tcko                  0.476   M_state_q_FSM_FFd3
                                                       testRig/cmpTest/M_state_q_FSM_FFd7
    SLICE_X13Y42.B5      net (fanout=7)        0.771   M_state_q_FSM_FFd7
    SLICE_X13Y42.B       Tilo                  0.259   M_state_q_FSM_FFd8
                                                       testRig/Mmux_testB221
    SLICE_X15Y42.A4      net (fanout=1)        0.502   testRig/Mmux_testB221
    SLICE_X15Y42.A       Tilo                  0.259   b<4>31
                                                       testRig/Mmux_testB223
    SLICE_X15Y42.B6      net (fanout=7)        0.164   Mmux_testB22
    SLICE_X15Y42.B       Tilo                  0.259   b<4>31
                                                       b<1>4_1
    SLICE_X8Y36.B2       net (fanout=7)        1.404   b<1>4
    SLICE_X8Y36.B        Tilo                  0.254   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o3
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_b[7]_b[7]_mux_3_OUT31
    SLICE_X12Y39.B1      net (fanout=24)       1.312   alu8test/arith/div8/a[7]_b[7]_div_0/b[7]_b[7]_mux_3_OUT[2]
    SLICE_X12Y39.B       Tilo                  0.254   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0002_INV_137_o1
    SLICE_X11Y37.A6      net (fanout=9)        0.805   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
    SLICE_X11Y37.A       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_144_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_91_o12
    SLICE_X11Y37.B3      net (fanout=6)        0.870   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_91_o
    SLICE_X11Y37.B       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_144_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_117_o121
    SLICE_X11Y37.C4      net (fanout=6)        0.339   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_119_o
    SLICE_X11Y37.C       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_144_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0005_INV_134_o1_SW0
    SLICE_X13Y38.C5      net (fanout=15)       0.746   alu8test/arith/div8/a[7]_b[7]_div_0/N54
    SLICE_X13Y38.C       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N172
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_141_o121
    SLICE_X10Y37.B4      net (fanout=5)        0.805   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_143_o
    SLICE_X10Y37.B       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_13_OUT_Madd_Madd_lut[6]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0006_INV_133_o2
    SLICE_X9Y39.D2       net (fanout=9)        1.185   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0006_INV_133_o1
    SLICE_X9Y39.D        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N441
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_163_o11_SW1
    SLICE_X9Y39.C6       net (fanout=1)        0.143   alu8test/arith/div8/a[7]_b[7]_div_0/N441
    SLICE_X9Y39.C        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N441
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_163_o11
    SLICE_X5Y39.A5       net (fanout=11)       0.787   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_163_o
    SLICE_X5Y39.A        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N116
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0007_INV_132_o22
    SLICE_X9Y37.A5       net (fanout=16)       0.822   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0007_INV_132_o21
    SLICE_X9Y37.A        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N337
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_183_o111
    SLICE_X4Y38.BX       net (fanout=11)       0.892   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_184_o
    SLICE_X4Y38.CMUX     Taxc                  0.376   alu8test/arith/div8/a[7]_b[7]_div_0/N333
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_19_OUT_Madd_Madd_xor<7>
    SLICE_X4Y35.C6       net (fanout=5)        0.679   alu8test/arith/div8/a[7]_b[7]_div_0/GND_8_o_b[7]_add_19_OUT[7]
    SLICE_X4Y35.C        Tilo                  0.255   alu8test/N148
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_n031581_SW6
    SLICE_X5Y35.D1       net (fanout=1)        0.531   alu8test/arith/div8/a[7]_b[7]_div_0/N239
    SLICE_X5Y35.D        Tilo                  0.259   testRig/pp3/M_pipe_q[0]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o23_SW4
    SLICE_X6Y35.C5       net (fanout=5)        0.455   alu8test/N150
    SLICE_X6Y35.C        Tilo                  0.235   testRig/pp7/M_pipe_q[0]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW4
    SLICE_X6Y34.A5       net (fanout=1)        0.498   alu8test/N342
    SLICE_X6Y34.CLK      Tas                   0.349   testRig/pp2/M_pipe_q[0]
                                                       alu8test/Mmux_alu78
                                                       testRig/pp2/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.252ns (5.542ns logic, 13.710ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack:                  0.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/shiftTest/M_state_q_FSM_FFd1_1 (FF)
  Destination:          testRig/pp3/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.253ns (Levels of Logic = 19)
  Clock Path Skew:      0.016ns (0.635 - 0.619)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/shiftTest/M_state_q_FSM_FFd1_1 to testRig/pp3/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y43.AQ      Tcko                  0.525   M_state_q_FSM_FFd1_1_0
                                                       testRig/shiftTest/M_state_q_FSM_FFd1_1
    SLICE_X13Y44.A3      net (fanout=3)        0.564   M_state_q_FSM_FFd1_1_0
    SLICE_X13Y44.A       Tilo                  0.259   b<1>3
                                                       testRig/shiftTest/_n0110<10>1
    SLICE_X12Y41.B6      net (fanout=1)        0.541   M_shiftTest_testB[0]
    SLICE_X12Y41.B       Tilo                  0.254   alu8test/arith/adder8/xb[3]
                                                       b<2>1
    SLICE_X14Y40.D4      net (fanout=3)        0.530   b<2>1
    SLICE_X14Y40.D       Tilo                  0.235   b<2>31
                                                       b<2>3_2
    SLICE_X8Y36.B6       net (fanout=4)        1.117   b<2>31
    SLICE_X8Y36.B        Tilo                  0.254   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o3
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_b[7]_b[7]_mux_3_OUT31
    SLICE_X12Y39.B1      net (fanout=24)       1.312   alu8test/arith/div8/a[7]_b[7]_div_0/b[7]_b[7]_mux_3_OUT[2]
    SLICE_X12Y39.B       Tilo                  0.254   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0002_INV_137_o1
    SLICE_X11Y37.A6      net (fanout=9)        0.805   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
    SLICE_X11Y37.A       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_144_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_91_o12
    SLICE_X11Y37.B3      net (fanout=6)        0.870   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_91_o
    SLICE_X11Y37.B       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_144_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_117_o121
    SLICE_X11Y37.C4      net (fanout=6)        0.339   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_119_o
    SLICE_X11Y37.C       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_144_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0005_INV_134_o1_SW0
    SLICE_X13Y38.C5      net (fanout=15)       0.746   alu8test/arith/div8/a[7]_b[7]_div_0/N54
    SLICE_X13Y38.C       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N172
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_141_o121
    SLICE_X10Y37.B4      net (fanout=5)        0.805   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_143_o
    SLICE_X10Y37.B       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_13_OUT_Madd_Madd_lut[6]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0006_INV_133_o2
    SLICE_X9Y39.D2       net (fanout=9)        1.185   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0006_INV_133_o1
    SLICE_X9Y39.D        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N441
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_163_o11_SW1
    SLICE_X9Y39.C6       net (fanout=1)        0.143   alu8test/arith/div8/a[7]_b[7]_div_0/N441
    SLICE_X9Y39.C        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N441
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_163_o11
    SLICE_X5Y39.A5       net (fanout=11)       0.787   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_163_o
    SLICE_X5Y39.A        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N116
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0007_INV_132_o22
    SLICE_X9Y37.A5       net (fanout=16)       0.822   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0007_INV_132_o21
    SLICE_X9Y37.A        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N337
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_183_o111
    SLICE_X4Y38.BX       net (fanout=11)       0.892   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_184_o
    SLICE_X4Y38.CMUX     Taxc                  0.376   alu8test/arith/div8/a[7]_b[7]_div_0/N333
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_19_OUT_Madd_Madd_xor<7>
    SLICE_X4Y35.C6       net (fanout=5)        0.679   alu8test/arith/div8/a[7]_b[7]_div_0/GND_8_o_b[7]_add_19_OUT[7]
    SLICE_X4Y35.C        Tilo                  0.255   alu8test/N148
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_n031581_SW6
    SLICE_X5Y35.D1       net (fanout=1)        0.531   alu8test/arith/div8/a[7]_b[7]_div_0/N239
    SLICE_X5Y35.D        Tilo                  0.259   testRig/pp3/M_pipe_q[0]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o23_SW4
    SLICE_X4Y35.B5       net (fanout=5)        0.441   alu8test/N150
    SLICE_X4Y35.B        Tilo                  0.254   alu8test/N148
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW0
    SLICE_X5Y35.A1       net (fanout=1)        0.539   alu8test/N339
    SLICE_X5Y35.CLK      Tas                   0.373   testRig/pp3/M_pipe_q[0]
                                                       alu8test/Mmux_alu97
                                                       testRig/pp3/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.253ns (5.605ns logic, 13.648ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  0.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/booleTest/M_state_q_FSM_FFd11 (FF)
  Destination:          testRig/pp3/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.247ns (Levels of Logic = 19)
  Clock Path Skew:      0.014ns (0.635 - 0.621)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/booleTest/M_state_q_FSM_FFd11 to testRig/pp3/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y43.DQ      Tcko                  0.430   M_state_q_FSM_FFd11
                                                       testRig/booleTest/M_state_q_FSM_FFd11
    SLICE_X22Y42.C5      net (fanout=11)       1.058   M_state_q_FSM_FFd11
    SLICE_X22Y42.C       Tilo                  0.235   M_state_q_FSM_FFd13
                                                       b<0>4
    SLICE_X15Y41.A6      net (fanout=2)        0.950   b<0>4
    SLICE_X15Y41.A       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/b[7]_b[7]_mux_3_OUT[3]
                                                       b<0>5_1
    SLICE_X14Y43.C6      net (fanout=8)        0.854   b<0>5
    SLICE_X14Y43.C       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/b[7]_b[7]_mux_3_OUT[5]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Msub_b[7]_unary_minus_3_OUT_cy<4>11_1
    SLICE_X14Y43.D5      net (fanout=1)        0.251   alu8test/arith/div8/a[7]_b[7]_div_0/Msub_b[7]_unary_minus_3_OUT_cy<4>11
    SLICE_X14Y43.D       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/b[7]_b[7]_mux_3_OUT[5]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_b[7]_b[7]_mux_3_OUT61
    SLICE_X12Y39.B3      net (fanout=18)       1.091   alu8test/arith/div8/a[7]_b[7]_div_0/b[7]_b[7]_mux_3_OUT[5]
    SLICE_X12Y39.B       Tilo                  0.254   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0002_INV_137_o1
    SLICE_X12Y37.A5      net (fanout=9)        0.489   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
    SLICE_X12Y37.A       Tilo                  0.254   alu8test/arith/div8/a[7]_b[7]_div_0/N176
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_11_OUT_Madd_Madd_lut<6>1
    SLICE_X12Y37.C1      net (fanout=5)        0.560   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_11_OUT_Madd_Madd_lut[6]
    SLICE_X12Y37.C       Tilo                  0.255   alu8test/arith/div8/a[7]_b[7]_div_0/N176
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0005_INV_134_o1_SW0_SW3
    SLICE_X11Y37.C3      net (fanout=1)        0.961   alu8test/arith/div8/a[7]_b[7]_div_0/N307
    SLICE_X11Y37.C       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_144_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0005_INV_134_o1_SW0
    SLICE_X13Y38.C5      net (fanout=15)       0.746   alu8test/arith/div8/a[7]_b[7]_div_0/N54
    SLICE_X13Y38.C       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N172
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_141_o121
    SLICE_X10Y37.B4      net (fanout=5)        0.805   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_143_o
    SLICE_X10Y37.B       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_13_OUT_Madd_Madd_lut[6]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0006_INV_133_o2
    SLICE_X9Y39.D2       net (fanout=9)        1.185   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0006_INV_133_o1
    SLICE_X9Y39.D        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N441
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_163_o11_SW1
    SLICE_X9Y39.C6       net (fanout=1)        0.143   alu8test/arith/div8/a[7]_b[7]_div_0/N441
    SLICE_X9Y39.C        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N441
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_163_o11
    SLICE_X5Y39.A5       net (fanout=11)       0.787   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_163_o
    SLICE_X5Y39.A        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N116
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0007_INV_132_o22
    SLICE_X9Y37.A5       net (fanout=16)       0.822   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0007_INV_132_o21
    SLICE_X9Y37.A        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N337
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_183_o111
    SLICE_X4Y38.BX       net (fanout=11)       0.892   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_184_o
    SLICE_X4Y38.CMUX     Taxc                  0.376   alu8test/arith/div8/a[7]_b[7]_div_0/N333
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_19_OUT_Madd_Madd_xor<7>
    SLICE_X4Y35.C6       net (fanout=5)        0.679   alu8test/arith/div8/a[7]_b[7]_div_0/GND_8_o_b[7]_add_19_OUT[7]
    SLICE_X4Y35.C        Tilo                  0.255   alu8test/N148
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_n031581_SW6
    SLICE_X5Y35.D1       net (fanout=1)        0.531   alu8test/arith/div8/a[7]_b[7]_div_0/N239
    SLICE_X5Y35.D        Tilo                  0.259   testRig/pp3/M_pipe_q[0]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o23_SW4
    SLICE_X4Y35.B5       net (fanout=5)        0.441   alu8test/N150
    SLICE_X4Y35.B        Tilo                  0.254   alu8test/N148
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW0
    SLICE_X5Y35.A1       net (fanout=1)        0.539   alu8test/N339
    SLICE_X5Y35.CLK      Tas                   0.373   testRig/pp3/M_pipe_q[0]
                                                       alu8test/Mmux_alu97
                                                       testRig/pp3/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.247ns (5.463ns logic, 13.784ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  0.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/booleTest/M_state_q_FSM_FFd11 (FF)
  Destination:          testRig/pp3/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.246ns (Levels of Logic = 18)
  Clock Path Skew:      0.014ns (0.635 - 0.621)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/booleTest/M_state_q_FSM_FFd11 to testRig/pp3/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y43.DQ      Tcko                  0.430   M_state_q_FSM_FFd11
                                                       testRig/booleTest/M_state_q_FSM_FFd11
    SLICE_X22Y42.C5      net (fanout=11)       1.058   M_state_q_FSM_FFd11
    SLICE_X22Y42.C       Tilo                  0.235   M_state_q_FSM_FFd13
                                                       b<0>4
    SLICE_X15Y41.A6      net (fanout=2)        0.950   b<0>4
    SLICE_X15Y41.A       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/b[7]_b[7]_mux_3_OUT[3]
                                                       b<0>5_1
    SLICE_X8Y36.B5       net (fanout=8)        1.229   b<0>5
    SLICE_X8Y36.B        Tilo                  0.254   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o3
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_b[7]_b[7]_mux_3_OUT31
    SLICE_X12Y39.B1      net (fanout=24)       1.312   alu8test/arith/div8/a[7]_b[7]_div_0/b[7]_b[7]_mux_3_OUT[2]
    SLICE_X12Y39.B       Tilo                  0.254   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0002_INV_137_o1
    SLICE_X11Y37.A6      net (fanout=9)        0.805   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
    SLICE_X11Y37.A       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_144_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_91_o12
    SLICE_X10Y38.B3      net (fanout=6)        0.616   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_91_o
    SLICE_X10Y38.B       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/N138
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0004_INV_135_o1
    SLICE_X10Y38.A5      net (fanout=10)       0.219   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[5]
    SLICE_X10Y38.A       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/N138
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_117_o11
    SLICE_X13Y38.C1      net (fanout=18)       1.025   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_117_o
    SLICE_X13Y38.C       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N172
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_141_o121
    SLICE_X10Y37.B4      net (fanout=5)        0.805   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_143_o
    SLICE_X10Y37.B       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_13_OUT_Madd_Madd_lut[6]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0006_INV_133_o2
    SLICE_X9Y39.D2       net (fanout=9)        1.185   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0006_INV_133_o1
    SLICE_X9Y39.D        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N441
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_163_o11_SW1
    SLICE_X9Y39.C6       net (fanout=1)        0.143   alu8test/arith/div8/a[7]_b[7]_div_0/N441
    SLICE_X9Y39.C        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N441
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_163_o11
    SLICE_X5Y39.A5       net (fanout=11)       0.787   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_163_o
    SLICE_X5Y39.A        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N116
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0007_INV_132_o22
    SLICE_X9Y37.A5       net (fanout=16)       0.822   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0007_INV_132_o21
    SLICE_X9Y37.A        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N337
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_183_o111
    SLICE_X4Y38.BX       net (fanout=11)       0.892   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_184_o
    SLICE_X4Y38.CMUX     Taxc                  0.376   alu8test/arith/div8/a[7]_b[7]_div_0/N333
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_19_OUT_Madd_Madd_xor<7>
    SLICE_X4Y35.C6       net (fanout=5)        0.679   alu8test/arith/div8/a[7]_b[7]_div_0/GND_8_o_b[7]_add_19_OUT[7]
    SLICE_X4Y35.C        Tilo                  0.255   alu8test/N148
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_n031581_SW6
    SLICE_X5Y35.D1       net (fanout=1)        0.531   alu8test/arith/div8/a[7]_b[7]_div_0/N239
    SLICE_X5Y35.D        Tilo                  0.259   testRig/pp3/M_pipe_q[0]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o23_SW4
    SLICE_X4Y35.B5       net (fanout=5)        0.441   alu8test/N150
    SLICE_X4Y35.B        Tilo                  0.254   alu8test/N148
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW0
    SLICE_X5Y35.A1       net (fanout=1)        0.539   alu8test/N339
    SLICE_X5Y35.CLK      Tas                   0.373   testRig/pp3/M_pipe_q[0]
                                                       alu8test/Mmux_alu97
                                                       testRig/pp3/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.246ns (5.208ns logic, 14.038ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  0.735ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/cmpTest/M_state_q_FSM_FFd7 (FF)
  Destination:          testRig/pp2/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.245ns (Levels of Logic = 19)
  Clock Path Skew:      0.015ns (0.636 - 0.621)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/cmpTest/M_state_q_FSM_FFd7 to testRig/pp2/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y43.BQ      Tcko                  0.476   M_state_q_FSM_FFd3
                                                       testRig/cmpTest/M_state_q_FSM_FFd7
    SLICE_X13Y42.B5      net (fanout=7)        0.771   M_state_q_FSM_FFd7
    SLICE_X13Y42.B       Tilo                  0.259   M_state_q_FSM_FFd8
                                                       testRig/Mmux_testB221
    SLICE_X15Y42.A4      net (fanout=1)        0.502   testRig/Mmux_testB221
    SLICE_X15Y42.A       Tilo                  0.259   b<4>31
                                                       testRig/Mmux_testB223
    SLICE_X15Y42.B6      net (fanout=7)        0.164   Mmux_testB22
    SLICE_X15Y42.B       Tilo                  0.259   b<4>31
                                                       b<1>4_1
    SLICE_X8Y36.B2       net (fanout=7)        1.404   b<1>4
    SLICE_X8Y36.B        Tilo                  0.254   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o3
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_b[7]_b[7]_mux_3_OUT31
    SLICE_X12Y39.B1      net (fanout=24)       1.312   alu8test/arith/div8/a[7]_b[7]_div_0/b[7]_b[7]_mux_3_OUT[2]
    SLICE_X12Y39.B       Tilo                  0.254   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0002_INV_137_o1
    SLICE_X12Y37.A5      net (fanout=9)        0.489   alu8test/Madd_GND_8_o_BUS_0001_add_22_OUT[8:0]_lut[7]
    SLICE_X12Y37.A       Tilo                  0.254   alu8test/arith/div8/a[7]_b[7]_div_0/N176
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_11_OUT_Madd_Madd_lut<6>1
    SLICE_X13Y37.C3      net (fanout=5)        0.378   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_11_OUT_Madd_Madd_lut[6]
    SLICE_X13Y37.C       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N137
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0005_INV_134_o1_SW0_SW5
    SLICE_X11Y37.C1      net (fanout=1)        1.145   alu8test/arith/div8/a[7]_b[7]_div_0/N309
    SLICE_X11Y37.C       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_144_o
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0005_INV_134_o1_SW0
    SLICE_X13Y38.C5      net (fanout=15)       0.746   alu8test/arith/div8/a[7]_b[7]_div_0/N54
    SLICE_X13Y38.C       Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N172
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_141_o121
    SLICE_X10Y37.B4      net (fanout=5)        0.805   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_143_o
    SLICE_X10Y37.B       Tilo                  0.235   alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_13_OUT_Madd_Madd_lut[6]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0006_INV_133_o2
    SLICE_X9Y39.D2       net (fanout=9)        1.185   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0006_INV_133_o1
    SLICE_X9Y39.D        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N441
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_163_o11_SW1
    SLICE_X9Y39.C6       net (fanout=1)        0.143   alu8test/arith/div8/a[7]_b[7]_div_0/N441
    SLICE_X9Y39.C        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N441
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_163_o11
    SLICE_X5Y39.A5       net (fanout=11)       0.787   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_163_o
    SLICE_X5Y39.A        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N116
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0007_INV_132_o22
    SLICE_X9Y37.A5       net (fanout=16)       0.822   alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0007_INV_132_o21
    SLICE_X9Y37.A        Tilo                  0.259   alu8test/arith/div8/a[7]_b[7]_div_0/N337
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_a[7]_GND_8_o_MUX_183_o111
    SLICE_X4Y38.BX       net (fanout=11)       0.892   alu8test/arith/div8/a[7]_b[7]_div_0/a[7]_GND_8_o_MUX_184_o
    SLICE_X4Y38.CMUX     Taxc                  0.376   alu8test/arith/div8/a[7]_b[7]_div_0/N333
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Madd_GND_8_o_b[7]_add_19_OUT_Madd_Madd_xor<7>
    SLICE_X4Y35.C6       net (fanout=5)        0.679   alu8test/arith/div8/a[7]_b[7]_div_0/GND_8_o_b[7]_add_19_OUT[7]
    SLICE_X4Y35.C        Tilo                  0.255   alu8test/N148
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/Mmux_n031581_SW6
    SLICE_X5Y35.D1       net (fanout=1)        0.531   alu8test/arith/div8/a[7]_b[7]_div_0/N239
    SLICE_X5Y35.D        Tilo                  0.259   testRig/pp3/M_pipe_q[0]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o23_SW4
    SLICE_X6Y35.C5       net (fanout=5)        0.455   alu8test/N150
    SLICE_X6Y35.C        Tilo                  0.235   testRig/pp7/M_pipe_q[0]
                                                       alu8test/arith/div8/a[7]_b[7]_div_0/BUS_0009_INV_130_o1_SW4
    SLICE_X6Y34.A5       net (fanout=1)        0.498   alu8test/N342
    SLICE_X6Y34.CLK      Tas                   0.349   testRig/pp2/M_pipe_q[0]
                                                       alu8test/Mmux_alu78
                                                       testRig/pp2/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.245ns (5.537ns logic, 13.708ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: testRig/M_pp7_out/CLK
  Logical resource: testRig/pp5/Mshreg_M_pipe_q_27/CLK
  Location pin: SLICE_X0Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: testRig/M_pp7_out/CLK
  Logical resource: testRig/pp7/Mshreg_M_pipe_q_27/CLK
  Location pin: SLICE_X0Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: testRig/M_pp4_out/CLK
  Logical resource: testRig/pp3/Mshreg_M_pipe_q_27/CLK
  Location pin: SLICE_X0Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: testRig/M_pp4_out/CLK
  Logical resource: testRig/pp6/Mshreg_M_pipe_q_27/CLK
  Location pin: SLICE_X0Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: testRig/M_pp4_out/CLK
  Logical resource: testRig/pp4/Mshreg_M_pipe_q_27/CLK
  Location pin: SLICE_X0Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: testRig/M_pp2_out/CLK
  Logical resource: testRig/pp0/Mshreg_M_pipe_q_27/CLK
  Location pin: SLICE_X4Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: testRig/M_pp2_out/CLK
  Logical resource: testRig/pp2/Mshreg_M_pipe_q_27/CLK
  Location pin: SLICE_X4Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: testRig/M_pp1_out/CLK
  Logical resource: testRig/pp1/Mshreg_M_pipe_q_27/CLK
  Location pin: SLICE_X12Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seg/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X0Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seg/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X0Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seg/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X0Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X0Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X0Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X0Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X0Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: seg/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X0Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: seg/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X0Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: seg/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X0Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: seg/ctr/M_ctr_q_10/CK
  Location pin: SLICE_X0Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: seg/ctr/M_ctr_q_11/CK
  Location pin: SLICE_X0Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_15/CLK
  Logical resource: seg/ctr/M_ctr_q_12/CK
  Location pin: SLICE_X0Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_15/CLK
  Logical resource: seg/ctr/M_ctr_q_13/CK
  Location pin: SLICE_X0Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_15/CLK
  Logical resource: seg/ctr/M_ctr_q_14/CK
  Location pin: SLICE_X0Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_15/CLK
  Logical resource: seg/ctr/M_ctr_q_15/CK
  Location pin: SLICE_X0Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/ctr/M_ctr_q_16/CK
  Location pin: SLICE_X0Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/ctr/M_ctr_q_17/CK
  Location pin: SLICE_X0Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: testRig/M_pp7_out/CLK
  Logical resource: testRig/pp5/M_pipe_q_27/CK
  Location pin: SLICE_X0Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: testRig/M_pp7_out/CLK
  Logical resource: testRig/pp7/M_pipe_q_27/CK
  Location pin: SLICE_X0Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: testRig/M_pp4_out/CLK
  Logical resource: testRig/pp3/M_pipe_q_27/CK
  Location pin: SLICE_X0Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   19.410|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 6056032319 paths, 0 nets, and 3496 connections

Design statistics:
   Minimum period:  19.410ns{1}   (Maximum frequency:  51.520MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Oct 20 11:44:33 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 172 MB



