# MIPS-Processor and uPOWER-Processor
Integrating Verilog modules to build MIPS and uPOWER Processor pipelines. 

# uPOWER-Assembler-Simulator
Assembler to convert uPOWER assembly instructions into binary, and Simulator to execute the binary uPOWER instructions, both built using Python.

## Team members(alphabetical):
Niranjan S Yadiyala (181CO136)<br>
Rajath C Aralikatti (181CO241)<br>
Varun NR (181CO134)<br>
Shruthan R (181CO250)

