# do simulation.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Loading project simulation
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:46 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/mc_support.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.types.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/mc_support.vhd(5): (vcom-1195) Cannot find expanded name "work.types".
# ** Error: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/mc_support.vhd(5): Unknown expanded name.
# ** Note: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/mc_support.vhd(7): VHDL Compiler exiting
# End time: 17:20:46 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:46 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/load.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity load
# -- Compiling architecture arch of load
# ** Error: (vcom-11) Could not find work.tehb.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/load.vhd(33): (vcom-1195) Cannot find expanded name "work.tehb".
# ** Error: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/load.vhd(33): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.tehb.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/load.vhd(50): (vcom-1195) Cannot find expanded name "work.tehb".
# ** Error: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/load.vhd(50): Unknown expanded name.
# ** Note: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/load.vhd(66): VHDL Compiler exiting
# End time: 17:20:46 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:46 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/selector.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity antitokens
# -- Compiling architecture arch of antitokens
# -- Compiling entity selector
# -- Compiling architecture arch of selector
# -- Loading entity antitokens
# End time: 17:20:46 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of selector.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:46 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/cond_br_dataless.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cond_br_dataless
# -- Compiling architecture arch of cond_br_dataless
# ** Error: (vcom-11) Could not find work.join.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/cond_br_dataless.vhd(27): (vcom-1195) Cannot find expanded name "work.join".
# ** Error: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/cond_br_dataless.vhd(27): Unknown expanded name.
# ** Note: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/cond_br_dataless.vhd(45): VHDL Compiler exiting
# End time: 17:20:46 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:46 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search_wrapper.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity binary_search_wrapper
# -- Compiling architecture behavioral of binary_search_wrapper
# ** Error: (vcom-11) Could not find work.mem_to_bram.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search_wrapper.vhd(78): (vcom-1195) Cannot find expanded name "work.mem_to_bram".
# ** Error: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search_wrapper.vhd(78): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.binary_search.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search_wrapper.vhd(98): (vcom-1195) Cannot find expanded name "work.binary_search".
# ** Error: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search_wrapper.vhd(98): Unknown expanded name.
# ** Note: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search_wrapper.vhd(124): VHDL Compiler exiting
# End time: 17:20:46 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:46 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/handshake_constant_5.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_constant_5
# -- Compiling architecture arch of handshake_constant_5
# End time: 17:20:46 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of handshake_constant_5.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:46 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/two_port_RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# ** Error: (vcom-11) Could not find work.sim_package.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/two_port_RAM.vhd(8): (vcom-1195) Cannot find expanded name "work.sim_package".
# ** Error: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/two_port_RAM.vhd(8): Unknown expanded name.
# ** Note: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/two_port_RAM.vhd(11): VHDL Compiler exiting
# End time: 17:20:46 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:46 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/trunci.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity trunci
# -- Compiling architecture arch of trunci
# End time: 17:20:46 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of trunci.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:46 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/handshake_constant_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_constant_2
# -- Compiling architecture arch of handshake_constant_2
# End time: 17:20:46 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of handshake_constant_2.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:46 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/mem_controller_storeless.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.types.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/mem_controller_storeless.vhd(4): (vcom-1195) Cannot find expanded name "work.types".
# ** Error: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/mem_controller_storeless.vhd(4): Unknown expanded name.
# ** Note: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/mem_controller_storeless.vhd(6): VHDL Compiler exiting
# End time: 17:20:46 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:46 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/simpackage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling package sim_package
# -- Compiling package body sim_package
# -- Loading package sim_package
# End time: 17:20:46 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of simpackage.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:46 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/tb_join.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_join
# -- Compiling architecture arch of tb_join
# End time: 17:20:46 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of tb_join.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:46 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/handshake_cmpi_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_cmpi_2
# -- Compiling architecture arch of handshake_cmpi_2
# ** Error: (vcom-11) Could not find work.join.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/handshake_cmpi_2.vhd(28): (vcom-1195) Cannot find expanded name "work.join".
# ** Error: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/handshake_cmpi_2.vhd(28): Unknown expanded name.
# ** Note: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/handshake_cmpi_2.vhd(41): VHDL Compiler exiting
# End time: 17:20:46 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:46 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/eager_fork_register_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity eager_fork_register_block
# -- Compiling architecture arch of eager_fork_register_block
# End time: 17:20:46 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of eager_fork_register_block.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:46 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/addi.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity addi
# -- Compiling architecture arch of addi
# ** Error: (vcom-11) Could not find work.join.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/addi.vhd(28): (vcom-1195) Cannot find expanded name "work.join".
# ** Error: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/addi.vhd(28): Unknown expanded name.
# ** Note: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/addi.vhd(41): VHDL Compiler exiting
# End time: 17:20:46 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:46 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/oehb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity oehb
# -- Compiling architecture arch of oehb
# ** Error: (vcom-11) Could not find work.oehb_dataless.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/oehb.vhd(26): (vcom-1195) Cannot find expanded name "work.oehb_dataless".
# ** Error: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/oehb.vhd(26): Unknown expanded name.
# ** Note: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/oehb.vhd(49): VHDL Compiler exiting
# End time: 17:20:46 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:46 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/handshake_constant_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_constant_1
# -- Compiling architecture arch of handshake_constant_1
# End time: 17:20:46 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of handshake_constant_1.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:46 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/oehb_dataless.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity oehb_dataless
# -- Compiling architecture arch of oehb_dataless
# End time: 17:20:46 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of oehb_dataless.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:46 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/handshake_cmpi_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_cmpi_1
# -- Compiling architecture arch of handshake_cmpi_1
# ** Error: (vcom-11) Could not find work.join.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/handshake_cmpi_1.vhd(28): (vcom-1195) Cannot find expanded name "work.join".
# ** Error: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/handshake_cmpi_1.vhd(28): Unknown expanded name.
# ** Note: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/handshake_cmpi_1.vhd(41): VHDL Compiler exiting
# End time: 17:20:46 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:47 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/source.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity source
# -- Compiling architecture arch of source
# End time: 17:20:47 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of source.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:47 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/handshake_constant_4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_constant_4
# -- Compiling architecture arch of handshake_constant_4
# End time: 17:20:47 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of handshake_constant_4.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:47 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/cond_br.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cond_br
# -- Compiling architecture arch of cond_br
# -- Loading entity cond_br_dataless
# End time: 17:20:47 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of cond_br.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:47 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/hls_verify_binary_search_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity binary_search_wrapper_tb
# -- Compiling architecture behav of binary_search_wrapper_tb
# ** Warning: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/hls_verify_binary_search_tb.vhd(78): (vcom-1236) Shared variables must be of a protected type.
# -- Loading entity binary_search_wrapper
# ** Error: (vcom-11) Could not find work.single_argument.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/hls_verify_binary_search_tb.vhd(114): (vcom-1195) Cannot find expanded name "work.single_argument".
# ** Error: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/hls_verify_binary_search_tb.vhd(114): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.single_argument.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/hls_verify_binary_search_tb.vhd(132): (vcom-1195) Cannot find expanded name "work.single_argument".
# ** Error: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/hls_verify_binary_search_tb.vhd(132): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.two_port_ram.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/hls_verify_binary_search_tb.vhd(150): (vcom-1195) Cannot find expanded name "work.two_port_RAM".
# ** Error: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/hls_verify_binary_search_tb.vhd(150): Unknown expanded name.
# -- Loading entity tb_join
# ** Note: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/hls_verify_binary_search_tb.vhd(323): VHDL Compiler exiting
# End time: 17:20:47 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 9, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:47 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/extsi.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity extsi
# -- Compiling architecture arch of extsi
# End time: 17:20:47 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of extsi.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:47 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/handshake_cmpi_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_cmpi_0
# -- Compiling architecture arch of handshake_cmpi_0
# ** Error: (vcom-11) Could not find work.join.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/handshake_cmpi_0.vhd(28): (vcom-1195) Cannot find expanded name "work.join".
# ** Error: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/handshake_cmpi_0.vhd(28): Unknown expanded name.
# ** Note: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/handshake_cmpi_0.vhd(41): VHDL Compiler exiting
# End time: 17:20:47 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:47 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/handshake_constant_3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_constant_3
# -- Compiling architecture arch of handshake_constant_3
# End time: 17:20:47 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of handshake_constant_3.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:47 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/tehb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tehb
# -- Compiling architecture arch of tehb
# ** Error: (vcom-11) Could not find work.tehb_dataless.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/tehb.vhd(28): (vcom-1195) Cannot find expanded name "work.tehb_dataless".
# ** Error: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/tehb.vhd(28): Unknown expanded name.
# ** Note: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/tehb.vhd(60): VHDL Compiler exiting
# End time: 17:20:47 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:47 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_n
# -- Compiling architecture arch of and_n
# -- Compiling entity nand_n
# -- Compiling architecture arch of nand_n
# -- Compiling entity or_n
# -- Compiling architecture arch of or_n
# -- Compiling entity nor_n
# -- Compiling architecture arch of nor_n
# End time: 17:20:47 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of logic.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:47 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/fork_dataless.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fork_dataless
# -- Compiling architecture arch of fork_dataless
# -- Loading entity or_n
# -- Loading entity eager_fork_register_block
# End time: 17:20:47 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of fork_dataless.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:47 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity binary_search
# -- Compiling architecture behavioral of binary_search
# -- Loading entity fork_dataless
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(639): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(639): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mem_controller_storeless.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(654): (vcom-1195) Cannot find expanded name "work.mem_controller_storeless".
# ** Error: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(654): Unknown expanded name.
# -- Loading entity source
# ** Error: (vcom-11) Could not find work.handshake_constant_0.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(692): (vcom-1195) Cannot find expanded name "work.handshake_constant_0".
# ** Error: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(692): Unknown expanded name.
# -- Loading entity extsi
# -- Loading entity handshake_constant_1
# -- Loading entity handshake_constant_2
# ** Error: (vcom-11) Could not find work.handshake_constant_0.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(753): (vcom-1195) Cannot find expanded name "work.handshake_constant_0".
# ** Error: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(753): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.merge.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(764): (vcom-1195) Cannot find expanded name "work.merge".
# ** Error: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(764): Unknown expanded name.
# -- Loading entity tehb
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(791): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(791): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mux.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(812): (vcom-1195) Cannot find expanded name "work.mux".
# ** Error: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(812): Unknown expanded name.
# -- Loading entity oehb
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(854): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(854): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mux.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(869): (vcom-1195) Cannot find expanded name "work.mux".
# ** Error: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(869): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(911): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(911): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mux.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(938): (vcom-1195) Cannot find expanded name "work.mux".
# ** Error: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(938): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mux.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(956): (vcom-1195) Cannot find expanded name "work.mux".
# ** Error: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(956): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(998): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(998): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_constant_0.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(1033): (vcom-1195) Cannot find expanded name "work.handshake_constant_0".
# ** Error: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(1033): Unknown expanded name.
# -- Loading entity cond_br
# ** Error: (vcom-11) Could not find work.sink.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(1104): (vcom-1195) Cannot find expanded name "work.sink".
# ** Error: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(1104): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(1113): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(1113): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.sink.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(1146): (vcom-1195) Cannot find expanded name "work.sink".
# ** Error: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(1146): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(1155): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(1155): Unknown expanded name.
# -- Loading entity trunci
# -- Loading entity load
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(1212): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(1212): Unknown expanded name.
# -- Loading entity handshake_cmpi_0
# -- Loading entity selector
# -- Loading entity handshake_cmpi_1
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(1317): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(1317): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.sink.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(1350): (vcom-1195) Cannot find expanded name "work.sink".
# ** Error: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(1350): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.sink.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(1377): (vcom-1195) Cannot find expanded name "work.sink".
# ** Error: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(1377): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.sink.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(1428): (vcom-1195) Cannot find expanded name "work.sink".
# ** Error: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(1428): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.sink.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(1455): (vcom-1195) Cannot find expanded name "work.sink".
# ** Error: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(1455): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mux.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(1464): (vcom-1195) Cannot find expanded name "work.mux".
# ** Error: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(1464): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mux.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(1482): (vcom-1195) Cannot find expanded name "work.mux".
# ** Error: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(1482): Unknown expanded name.
# -- Loading entity handshake_constant_3
# -- Loading entity handshake_constant_4
# -- Loading entity addi
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(1577): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(1577): Unknown expanded name.
# -- Loading entity handshake_cmpi_2
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(1619): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(1619): Unknown expanded name.
# -- Loading entity handshake_constant_5
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(1693): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(1693): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_constant_0.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(1742): (vcom-1195) Cannot find expanded name "work.handshake_constant_0".
# ** Error: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(1742): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.merge.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(1753): (vcom-1195) Cannot find expanded name "work.merge".
# ** Error: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(1753): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(1780): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(1780): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mux.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(1801): (vcom-1195) Cannot find expanded name "work.mux".
# ** Error: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(1801): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(1843): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(1843): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mux.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(1858): (vcom-1195) Cannot find expanded name "work.mux".
# ** Error: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(1858): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(1900): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(1900): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mux.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(1927): (vcom-1195) Cannot find expanded name "work.mux".
# ** Error: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(1927): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mux.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(1945): (vcom-1195) Cannot find expanded name "work.mux".
# ** Error: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(1945): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(1987): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(1987): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_constant_0.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(2022): (vcom-1195) Cannot find expanded name "work.handshake_constant_0".
# ** Error: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(2022): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.sink.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(2093): (vcom-1195) Cannot find expanded name "work.sink".
# ** Error: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(2093): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(2102): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(2102): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.sink.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(2135): (vcom-1195) Cannot find expanded name "work.sink".
# ** Error: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(2135): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(2144): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(2144): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(2201): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(2201): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.sink.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(2282): (vcom-1195) Cannot find expanded name "work.sink".
# ** Error: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(2282): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.sink.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(2309): (vcom-1195) Cannot find expanded name "work.sink".
# ** Error: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(2309): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.sink.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(2402): (vcom-1195) Cannot find expanded name "work.sink".
# ** Error: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(2402): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.sink.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(2429): (vcom-1195) Cannot find expanded name "work.sink".
# ** Error: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(2429): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mux.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(2438): (vcom-1195) Cannot find expanded name "work.mux".
# ** Error: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(2438): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mux.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(2456): (vcom-1195) Cannot find expanded name "work.mux".
# ** Error: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(2456): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(2551): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(2551): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(2593): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(2593): Unknown expanded name.
# ** Note: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd(2635): VHDL Compiler exiting
# End time: 17:20:47 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 159, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:47 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package types
# End time: 17:20:47 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of types.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:47 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/sink.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sink
# -- Compiling architecture arch of sink
# End time: 17:20:47 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of sink.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:47 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package types
# -- Compiling entity mux
# -- Compiling architecture arch of mux
# -- Loading entity tehb
# End time: 17:20:47 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of mux.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:47 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/merge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types
# -- Compiling entity merge
# -- Compiling architecture arch of merge
# -- Loading entity tehb
# End time: 17:20:47 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of merge.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:47 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/handshake_fork.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package types
# -- Compiling entity handshake_fork
# -- Compiling architecture arch of handshake_fork
# -- Loading package NUMERIC_STD
# -- Loading entity fork_dataless
# End time: 17:20:47 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of handshake_fork.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:47 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/handshake_constant_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_constant_0
# -- Compiling architecture arch of handshake_constant_0
# End time: 17:20:47 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of handshake_constant_0.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:47 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/mem_to_bram.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mem_to_bram
# -- Compiling architecture arch of mem_to_bram
# End time: 17:20:47 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of mem_to_bram.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:47 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/single_argument.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity single_argument
# -- Compiling architecture behav of single_argument
# ** Warning: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/single_argument.vhd(40): (vcom-1236) Shared variables must be of a protected type.
# End time: 17:20:47 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of single_argument.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:47 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/join.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity join
# -- Compiling architecture arch of join
# -- Loading entity and_n
# End time: 17:20:47 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of join.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:47 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/tehb_dataless.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tehb_dataless
# -- Compiling architecture arch of tehb_dataless
# End time: 17:20:47 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of tehb_dataless.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:47 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/mc_support.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types
# -- Compiling entity read_address_mux
# -- Compiling architecture arch of read_address_mux
# -- Compiling entity read_address_ready
# -- Compiling architecture arch of read_address_ready
# -- Compiling entity read_data_signals
# -- Compiling architecture arch of read_data_signals
# -- Compiling entity read_priority
# -- Compiling architecture arch of read_priority
# -- Compiling entity read_memory_arbiter
# -- Compiling architecture arch of read_memory_arbiter
# -- Loading entity read_priority
# -- Loading entity read_address_mux
# -- Loading entity read_address_ready
# -- Loading entity read_data_signals
# -- Compiling entity write_address_mux
# -- Compiling architecture arch of write_address_mux
# -- Compiling entity write_address_ready
# -- Compiling architecture arch of write_address_ready
# -- Compiling entity write_data_signals
# -- Compiling architecture arch of write_data_signals
# -- Compiling entity write_priority
# -- Compiling architecture arch of write_priority
# -- Compiling entity write_memory_arbiter
# -- Compiling architecture arch of write_memory_arbiter
# -- Loading entity write_priority
# -- Loading entity write_address_mux
# -- Loading entity write_address_ready
# -- Loading entity write_data_signals
# -- Compiling entity mc_control
# -- Compiling architecture arch of mc_control
# End time: 17:20:47 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of mc_support.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:47 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/load.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity load
# -- Compiling architecture arch of load
# -- Loading entity tehb
# End time: 17:20:47 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of load.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:47 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/cond_br_dataless.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cond_br_dataless
# -- Compiling architecture arch of cond_br_dataless
# -- Loading entity join
# End time: 17:20:47 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of cond_br_dataless.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:47 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search_wrapper.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity binary_search_wrapper
# -- Compiling architecture behavioral of binary_search_wrapper
# -- Loading entity mem_to_bram
# -- Loading entity binary_search
# End time: 17:20:47 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of binary_search_wrapper.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:47 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/two_port_RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity two_port_RAM
# -- Compiling architecture behav of two_port_RAM
# ** Warning: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/two_port_RAM.vhd(47): (vcom-1236) Shared variables must be of a protected type.
# End time: 17:20:47 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of two_port_RAM.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:47 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/mem_controller_storeless.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types
# -- Compiling entity mem_controller_storeless
# -- Compiling architecture arch of mem_controller_storeless
# -- Loading entity read_memory_arbiter
# -- Loading entity mc_control
# End time: 17:20:47 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of mem_controller_storeless.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:47 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/handshake_cmpi_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_cmpi_2
# -- Compiling architecture arch of handshake_cmpi_2
# -- Loading entity join
# End time: 17:20:47 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of handshake_cmpi_2.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:47 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/addi.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity addi
# -- Compiling architecture arch of addi
# -- Loading entity join
# End time: 17:20:47 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of addi.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:47 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/oehb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity oehb
# -- Compiling architecture arch of oehb
# -- Loading entity oehb_dataless
# End time: 17:20:47 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of oehb.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:47 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/handshake_cmpi_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_cmpi_1
# -- Compiling architecture arch of handshake_cmpi_1
# -- Loading entity join
# End time: 17:20:47 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of handshake_cmpi_1.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:47 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/hls_verify_binary_search_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity binary_search_wrapper_tb
# -- Compiling architecture behav of binary_search_wrapper_tb
# ** Warning: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/hls_verify_binary_search_tb.vhd(78): (vcom-1236) Shared variables must be of a protected type.
# -- Loading entity binary_search_wrapper
# -- Loading entity single_argument
# -- Loading entity two_port_RAM
# -- Loading entity tb_join
# End time: 17:20:47 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of hls_verify_binary_search_tb.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:47 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/handshake_cmpi_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_cmpi_0
# -- Compiling architecture arch of handshake_cmpi_0
# -- Loading entity join
# End time: 17:20:47 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of handshake_cmpi_0.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:47 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/tehb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tehb
# -- Compiling architecture arch of tehb
# -- Loading entity tehb_dataless
# End time: 17:20:47 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of tehb.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:20:47 on Jan 10,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity binary_search
# -- Compiling architecture behavioral of binary_search
# -- Loading entity fork_dataless
# -- Loading package types
# -- Loading entity handshake_fork
# -- Loading entity mem_controller_storeless
# -- Loading entity source
# -- Loading entity handshake_constant_0
# -- Loading entity extsi
# -- Loading entity handshake_constant_1
# -- Loading entity handshake_constant_2
# -- Loading entity merge
# -- Loading entity tehb
# -- Loading package MATH_REAL
# -- Loading entity mux
# -- Loading entity oehb
# -- Loading entity cond_br
# -- Loading entity sink
# -- Loading entity trunci
# -- Loading entity load
# -- Loading entity handshake_cmpi_0
# -- Loading entity selector
# -- Loading entity handshake_cmpi_1
# -- Loading entity handshake_constant_3
# -- Loading entity handshake_constant_4
# -- Loading entity addi
# -- Loading entity handshake_cmpi_2
# -- Loading entity handshake_constant_5
# End time: 17:20:47 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of binary_search.vhd was successful.
# All compile dependencies have been resolved.vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/selector.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity antitokens
# -- Compiling architecture arch of antitokens
# -- Compiling entity selector
# -- Compiling architecture arch of selector
# -- Loading entity antitokens
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/handshake_constant_5.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_constant_5
# -- Compiling architecture arch of handshake_constant_5
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/trunci.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity trunci
# -- Compiling architecture arch of trunci
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/handshake_constant_2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_constant_2
# -- Compiling architecture arch of handshake_constant_2
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/simpackage.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling package sim_package
# -- Compiling package body sim_package
# -- Loading package sim_package
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/tb_join.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_join
# -- Compiling architecture arch of tb_join
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/eager_fork_register_block.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity eager_fork_register_block
# -- Compiling architecture arch of eager_fork_register_block
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/handshake_constant_1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_constant_1
# -- Compiling architecture arch of handshake_constant_1
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/oehb_dataless.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity oehb_dataless
# -- Compiling architecture arch of oehb_dataless
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/source.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity source
# -- Compiling architecture arch of source
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/handshake_constant_4.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_constant_4
# -- Compiling architecture arch of handshake_constant_4
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/cond_br.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cond_br
# -- Compiling architecture arch of cond_br
# -- Loading entity cond_br_dataless
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/extsi.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity extsi
# -- Compiling architecture arch of extsi
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/handshake_constant_3.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_constant_3
# -- Compiling architecture arch of handshake_constant_3
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/logic.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_n
# -- Compiling architecture arch of and_n
# -- Compiling entity nand_n
# -- Compiling architecture arch of nand_n
# -- Compiling entity or_n
# -- Compiling architecture arch of or_n
# -- Compiling entity nor_n
# -- Compiling architecture arch of nor_n
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/fork_dataless.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fork_dataless
# -- Compiling architecture arch of fork_dataless
# -- Loading entity or_n
# -- Loading entity eager_fork_register_block
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/types.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package types
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/sink.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sink
# -- Compiling architecture arch of sink
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/mux.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package types
# -- Compiling entity mux
# -- Compiling architecture arch of mux
# -- Loading entity tehb
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/merge.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types
# -- Compiling entity merge
# -- Compiling architecture arch of merge
# -- Loading entity tehb
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/handshake_fork.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package types
# -- Compiling entity handshake_fork
# -- Compiling architecture arch of handshake_fork
# -- Loading package NUMERIC_STD
# -- Loading entity fork_dataless
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/handshake_constant_0.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_constant_0
# -- Compiling architecture arch of handshake_constant_0
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/mem_to_bram.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mem_to_bram
# -- Compiling architecture arch of mem_to_bram
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/single_argument.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity single_argument
# -- Compiling architecture behav of single_argument
# ** Warning: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/single_argument.vhd(40): (vcom-1236) Shared variables must be of a protected type.
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/join.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity join
# -- Compiling architecture arch of join
# -- Loading entity and_n
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/tehb_dataless.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tehb_dataless
# -- Compiling architecture arch of tehb_dataless
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/mc_support.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types
# -- Compiling entity read_address_mux
# -- Compiling architecture arch of read_address_mux
# -- Compiling entity read_address_ready
# -- Compiling architecture arch of read_address_ready
# -- Compiling entity read_data_signals
# -- Compiling architecture arch of read_data_signals
# -- Compiling entity read_priority
# -- Compiling architecture arch of read_priority
# -- Compiling entity read_memory_arbiter
# -- Compiling architecture arch of read_memory_arbiter
# -- Loading entity read_priority
# -- Loading entity read_address_mux
# -- Loading entity read_address_ready
# -- Loading entity read_data_signals
# -- Compiling entity write_address_mux
# -- Compiling architecture arch of write_address_mux
# -- Compiling entity write_address_ready
# -- Compiling architecture arch of write_address_ready
# -- Compiling entity write_data_signals
# -- Compiling architecture arch of write_data_signals
# -- Compiling entity write_priority
# -- Compiling architecture arch of write_priority
# -- Compiling entity write_memory_arbiter
# -- Compiling architecture arch of write_memory_arbiter
# -- Loading entity write_priority
# -- Loading entity write_address_mux
# -- Loading entity write_address_ready
# -- Loading entity write_data_signals
# -- Compiling entity mc_control
# -- Compiling architecture arch of mc_control
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/load.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity load
# -- Compiling architecture arch of load
# -- Loading entity tehb
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/cond_br_dataless.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cond_br_dataless
# -- Compiling architecture arch of cond_br_dataless
# -- Loading entity join
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search_wrapper.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity binary_search_wrapper
# -- Compiling architecture behavioral of binary_search_wrapper
# -- Loading entity mem_to_bram
# -- Loading entity binary_search
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/two_port_RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity two_port_RAM
# -- Compiling architecture behav of two_port_RAM
# ** Warning: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/two_port_RAM.vhd(47): (vcom-1236) Shared variables must be of a protected type.
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/mem_controller_storeless.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types
# -- Compiling entity mem_controller_storeless
# -- Compiling architecture arch of mem_controller_storeless
# -- Loading entity read_memory_arbiter
# -- Loading entity mc_control
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/handshake_cmpi_2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_cmpi_2
# -- Compiling architecture arch of handshake_cmpi_2
# -- Loading entity join
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/addi.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity addi
# -- Compiling architecture arch of addi
# -- Loading entity join
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/oehb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity oehb
# -- Compiling architecture arch of oehb
# -- Loading entity oehb_dataless
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/handshake_cmpi_1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_cmpi_1
# -- Compiling architecture arch of handshake_cmpi_1
# -- Loading entity join
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/hls_verify_binary_search_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity binary_search_wrapper_tb
# -- Compiling architecture behav of binary_search_wrapper_tb
# ** Warning: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/hls_verify_binary_search_tb.vhd(78): (vcom-1236) Shared variables must be of a protected type.
# -- Loading entity binary_search_wrapper
# -- Loading entity single_argument
# -- Loading entity two_port_RAM
# -- Loading entity tb_join
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/handshake_cmpi_0.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_cmpi_0
# -- Compiling architecture arch of handshake_cmpi_0
# -- Loading entity join
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/tehb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tehb
# -- Compiling architecture arch of tehb
# -- Loading entity tehb_dataless
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/binary_search.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity binary_search
# -- Compiling architecture behavioral of binary_search
# -- Loading entity fork_dataless
# -- Loading package types
# -- Loading entity handshake_fork
# -- Loading entity mem_controller_storeless
# -- Loading entity source
# -- Loading entity handshake_constant_0
# -- Loading entity extsi
# -- Loading entity handshake_constant_1
# -- Loading entity handshake_constant_2
# -- Loading entity merge
# -- Loading entity tehb
# -- Loading package MATH_REAL
# -- Loading entity mux
# -- Loading entity oehb
# -- Loading entity cond_br
# -- Loading entity sink
# -- Loading entity trunci
# -- Loading entity load
# -- Loading entity handshake_cmpi_0
# -- Loading entity selector
# -- Loading entity handshake_cmpi_1
# -- Loading entity handshake_constant_3
# -- Loading entity handshake_constant_4
# -- Loading entity addi
# -- Loading entity handshake_cmpi_2
# -- Loading entity handshake_constant_5
# 40 compiles, 0 failed with no errors.
# vsim binary_search_wrapper_tb 
# Start time: 17:20:48 on Jan 10,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading work.sim_package(body)
# Loading work.binary_search_wrapper_tb(behav)
# Loading work.binary_search_wrapper(behavioral)
# Loading work.mem_to_bram(arch)
# Loading work.types
# Loading ieee.math_real(body)
# Loading work.binary_search(behavioral)
# Loading work.fork_dataless(arch)
# Loading work.or_n(arch)
# Loading work.eager_fork_register_block(arch)
# Loading work.handshake_fork(arch)
# Loading work.mem_controller_storeless(arch)
# Loading work.read_memory_arbiter(arch)
# Loading work.read_priority(arch)
# Loading work.read_address_mux(arch)
# Loading work.read_address_ready(arch)
# Loading work.read_data_signals(arch)
# Loading work.mc_control(arch)
# Loading work.source(arch)
# Loading work.handshake_constant_0(arch)
# Loading work.extsi(arch)
# Loading work.handshake_constant_1(arch)
# Loading work.handshake_constant_2(arch)
# Loading work.merge(arch)
# Loading work.tehb(arch)
# Loading work.tehb_dataless(arch)
# Loading work.mux(arch)
# Loading work.oehb(arch)
# Loading work.oehb_dataless(arch)
# Loading work.cond_br(arch)
# Loading work.cond_br_dataless(arch)
# Loading work.join(arch)
# Loading work.and_n(arch)
# Loading work.sink(arch)
# Loading work.trunci(arch)
# Loading work.load(arch)
# Loading work.handshake_cmpi_0(arch)
# Loading work.selector(arch)
# Loading work.antitokens(arch)
# Loading work.handshake_cmpi_1(arch)
# Loading work.handshake_constant_3(arch)
# Loading work.handshake_constant_4(arch)
# Loading work.addi(arch)
# Loading work.handshake_cmpi_2(arch)
# Loading work.handshake_constant_5(arch)
# Loading work.single_argument(behav)
# Loading work.two_port_ram(behav)
# Loading work.tb_join(arch)
# ** Warning: Design size of 17425 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/cmpi6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux13
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux13
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux12
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux12
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux11
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux11
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux10
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux10
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux8
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux8
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/cmpi5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux7
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux7
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux2
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux2
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux12
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux12
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux0
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/cmpi6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux12
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux12
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux10
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux10
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux11
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux11
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/cmpi5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux7
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux7
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux13
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux13
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux12
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux12
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux11
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux11
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux10
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux10
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux8
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux8
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux2
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux2
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux11
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux11
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux5
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux13
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux13
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux7
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 5  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux7
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 2 ns  Iteration: 3  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux10
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 2 ns  Iteration: 3  Instance: /binary_search_wrapper_tb/duv/binary_search_wrapped/mux10
# ** Note: simulation done!
#    Time: 650 ns  Iteration: 1  Instance: /binary_search_wrapper_tb
# ** Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
#    Time: 650 ns  Iteration: 1  Process: /binary_search_wrapper_tb/generate_sim_done_proc File: /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/hls_verify_binary_search_tb.vhd
# Break in Process generate_sim_done_proc at /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/hls_verify_binary_search_tb.vhd line 232
# Stopped at /home/giacomo/dynamatic/integration-test/binary_search/out/sim/VHDL_SRC/hls_verify_binary_search_tb.vhd line 232
# End time: 17:20:49 on Jan 10,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 133
