
quadrocopter_driver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003fc4  08000140  08000140  00010140  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000070  08004104  08004104  00014104  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08004174  08004174  00014174  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08004178  08004178  00014178  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000003c  20000000  0800417c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000000bc  2000003c  080041b8  0002003c  2**2
                  ALLOC
  7 ._user_heap_stack 00000400  200000f8  080041b8  000200f8  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY
  9 .debug_info   00007ca7  00000000  00000000  00020065  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00001640  00000000  00000000  00027d0c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000980  00000000  00000000  00029350  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000878  00000000  00000000  00029cd0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000368a  00000000  00000000  0002a548  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00002936  00000000  00000000  0002dbd2  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007e  00000000  00000000  00030508  2**0
                  CONTENTS, READONLY
 16 .debug_frame  0000279c  00000000  00000000  00030588  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .stabstr      0000003f  00000000  00000000  00032d24  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	2000003c 	.word	0x2000003c
 800015c:	00000000 	.word	0x00000000
 8000160:	080040ec 	.word	0x080040ec

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000040 	.word	0x20000040
 800017c:	080040ec 	.word	0x080040ec

08000180 <__aeabi_drsub>:
 8000180:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000184:	e002      	b.n	800018c <__adddf3>
 8000186:	bf00      	nop

08000188 <__aeabi_dsub>:
 8000188:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800018c <__adddf3>:
 800018c:	b530      	push	{r4, r5, lr}
 800018e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000192:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000196:	ea94 0f05 	teq	r4, r5
 800019a:	bf08      	it	eq
 800019c:	ea90 0f02 	teqeq	r0, r2
 80001a0:	bf1f      	itttt	ne
 80001a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001b2:	f000 80e2 	beq.w	800037a <__adddf3+0x1ee>
 80001b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001be:	bfb8      	it	lt
 80001c0:	426d      	neglt	r5, r5
 80001c2:	dd0c      	ble.n	80001de <__adddf3+0x52>
 80001c4:	442c      	add	r4, r5
 80001c6:	ea80 0202 	eor.w	r2, r0, r2
 80001ca:	ea81 0303 	eor.w	r3, r1, r3
 80001ce:	ea82 0000 	eor.w	r0, r2, r0
 80001d2:	ea83 0101 	eor.w	r1, r3, r1
 80001d6:	ea80 0202 	eor.w	r2, r0, r2
 80001da:	ea81 0303 	eor.w	r3, r1, r3
 80001de:	2d36      	cmp	r5, #54	; 0x36
 80001e0:	bf88      	it	hi
 80001e2:	bd30      	pophi	{r4, r5, pc}
 80001e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001f4:	d002      	beq.n	80001fc <__adddf3+0x70>
 80001f6:	4240      	negs	r0, r0
 80001f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000200:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000204:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000208:	d002      	beq.n	8000210 <__adddf3+0x84>
 800020a:	4252      	negs	r2, r2
 800020c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000210:	ea94 0f05 	teq	r4, r5
 8000214:	f000 80a7 	beq.w	8000366 <__adddf3+0x1da>
 8000218:	f1a4 0401 	sub.w	r4, r4, #1
 800021c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000220:	db0d      	blt.n	800023e <__adddf3+0xb2>
 8000222:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000226:	fa22 f205 	lsr.w	r2, r2, r5
 800022a:	1880      	adds	r0, r0, r2
 800022c:	f141 0100 	adc.w	r1, r1, #0
 8000230:	fa03 f20e 	lsl.w	r2, r3, lr
 8000234:	1880      	adds	r0, r0, r2
 8000236:	fa43 f305 	asr.w	r3, r3, r5
 800023a:	4159      	adcs	r1, r3
 800023c:	e00e      	b.n	800025c <__adddf3+0xd0>
 800023e:	f1a5 0520 	sub.w	r5, r5, #32
 8000242:	f10e 0e20 	add.w	lr, lr, #32
 8000246:	2a01      	cmp	r2, #1
 8000248:	fa03 fc0e 	lsl.w	ip, r3, lr
 800024c:	bf28      	it	cs
 800024e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000252:	fa43 f305 	asr.w	r3, r3, r5
 8000256:	18c0      	adds	r0, r0, r3
 8000258:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800025c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000260:	d507      	bpl.n	8000272 <__adddf3+0xe6>
 8000262:	f04f 0e00 	mov.w	lr, #0
 8000266:	f1dc 0c00 	rsbs	ip, ip, #0
 800026a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800026e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000272:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000276:	d31b      	bcc.n	80002b0 <__adddf3+0x124>
 8000278:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800027c:	d30c      	bcc.n	8000298 <__adddf3+0x10c>
 800027e:	0849      	lsrs	r1, r1, #1
 8000280:	ea5f 0030 	movs.w	r0, r0, rrx
 8000284:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000288:	f104 0401 	add.w	r4, r4, #1
 800028c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000290:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000294:	f080 809a 	bcs.w	80003cc <__adddf3+0x240>
 8000298:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800029c:	bf08      	it	eq
 800029e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002a2:	f150 0000 	adcs.w	r0, r0, #0
 80002a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002aa:	ea41 0105 	orr.w	r1, r1, r5
 80002ae:	bd30      	pop	{r4, r5, pc}
 80002b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002b4:	4140      	adcs	r0, r0
 80002b6:	eb41 0101 	adc.w	r1, r1, r1
 80002ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80002be:	f1a4 0401 	sub.w	r4, r4, #1
 80002c2:	d1e9      	bne.n	8000298 <__adddf3+0x10c>
 80002c4:	f091 0f00 	teq	r1, #0
 80002c8:	bf04      	itt	eq
 80002ca:	4601      	moveq	r1, r0
 80002cc:	2000      	moveq	r0, #0
 80002ce:	fab1 f381 	clz	r3, r1
 80002d2:	bf08      	it	eq
 80002d4:	3320      	addeq	r3, #32
 80002d6:	f1a3 030b 	sub.w	r3, r3, #11
 80002da:	f1b3 0220 	subs.w	r2, r3, #32
 80002de:	da0c      	bge.n	80002fa <__adddf3+0x16e>
 80002e0:	320c      	adds	r2, #12
 80002e2:	dd08      	ble.n	80002f6 <__adddf3+0x16a>
 80002e4:	f102 0c14 	add.w	ip, r2, #20
 80002e8:	f1c2 020c 	rsb	r2, r2, #12
 80002ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80002f0:	fa21 f102 	lsr.w	r1, r1, r2
 80002f4:	e00c      	b.n	8000310 <__adddf3+0x184>
 80002f6:	f102 0214 	add.w	r2, r2, #20
 80002fa:	bfd8      	it	le
 80002fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000300:	fa01 f102 	lsl.w	r1, r1, r2
 8000304:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000308:	bfdc      	itt	le
 800030a:	ea41 010c 	orrle.w	r1, r1, ip
 800030e:	4090      	lslle	r0, r2
 8000310:	1ae4      	subs	r4, r4, r3
 8000312:	bfa2      	ittt	ge
 8000314:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000318:	4329      	orrge	r1, r5
 800031a:	bd30      	popge	{r4, r5, pc}
 800031c:	ea6f 0404 	mvn.w	r4, r4
 8000320:	3c1f      	subs	r4, #31
 8000322:	da1c      	bge.n	800035e <__adddf3+0x1d2>
 8000324:	340c      	adds	r4, #12
 8000326:	dc0e      	bgt.n	8000346 <__adddf3+0x1ba>
 8000328:	f104 0414 	add.w	r4, r4, #20
 800032c:	f1c4 0220 	rsb	r2, r4, #32
 8000330:	fa20 f004 	lsr.w	r0, r0, r4
 8000334:	fa01 f302 	lsl.w	r3, r1, r2
 8000338:	ea40 0003 	orr.w	r0, r0, r3
 800033c:	fa21 f304 	lsr.w	r3, r1, r4
 8000340:	ea45 0103 	orr.w	r1, r5, r3
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f1c4 040c 	rsb	r4, r4, #12
 800034a:	f1c4 0220 	rsb	r2, r4, #32
 800034e:	fa20 f002 	lsr.w	r0, r0, r2
 8000352:	fa01 f304 	lsl.w	r3, r1, r4
 8000356:	ea40 0003 	orr.w	r0, r0, r3
 800035a:	4629      	mov	r1, r5
 800035c:	bd30      	pop	{r4, r5, pc}
 800035e:	fa21 f004 	lsr.w	r0, r1, r4
 8000362:	4629      	mov	r1, r5
 8000364:	bd30      	pop	{r4, r5, pc}
 8000366:	f094 0f00 	teq	r4, #0
 800036a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800036e:	bf06      	itte	eq
 8000370:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000374:	3401      	addeq	r4, #1
 8000376:	3d01      	subne	r5, #1
 8000378:	e74e      	b.n	8000218 <__adddf3+0x8c>
 800037a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800037e:	bf18      	it	ne
 8000380:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000384:	d029      	beq.n	80003da <__adddf3+0x24e>
 8000386:	ea94 0f05 	teq	r4, r5
 800038a:	bf08      	it	eq
 800038c:	ea90 0f02 	teqeq	r0, r2
 8000390:	d005      	beq.n	800039e <__adddf3+0x212>
 8000392:	ea54 0c00 	orrs.w	ip, r4, r0
 8000396:	bf04      	itt	eq
 8000398:	4619      	moveq	r1, r3
 800039a:	4610      	moveq	r0, r2
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	ea91 0f03 	teq	r1, r3
 80003a2:	bf1e      	ittt	ne
 80003a4:	2100      	movne	r1, #0
 80003a6:	2000      	movne	r0, #0
 80003a8:	bd30      	popne	{r4, r5, pc}
 80003aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003ae:	d105      	bne.n	80003bc <__adddf3+0x230>
 80003b0:	0040      	lsls	r0, r0, #1
 80003b2:	4149      	adcs	r1, r1
 80003b4:	bf28      	it	cs
 80003b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003ba:	bd30      	pop	{r4, r5, pc}
 80003bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003c0:	bf3c      	itt	cc
 80003c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003c6:	bd30      	popcc	{r4, r5, pc}
 80003c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003d4:	f04f 0000 	mov.w	r0, #0
 80003d8:	bd30      	pop	{r4, r5, pc}
 80003da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003de:	bf1a      	itte	ne
 80003e0:	4619      	movne	r1, r3
 80003e2:	4610      	movne	r0, r2
 80003e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003e8:	bf1c      	itt	ne
 80003ea:	460b      	movne	r3, r1
 80003ec:	4602      	movne	r2, r0
 80003ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003f2:	bf06      	itte	eq
 80003f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003f8:	ea91 0f03 	teqeq	r1, r3
 80003fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000400:	bd30      	pop	{r4, r5, pc}
 8000402:	bf00      	nop

08000404 <__aeabi_ui2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f04f 0500 	mov.w	r5, #0
 800041c:	f04f 0100 	mov.w	r1, #0
 8000420:	e750      	b.n	80002c4 <__adddf3+0x138>
 8000422:	bf00      	nop

08000424 <__aeabi_i2d>:
 8000424:	f090 0f00 	teq	r0, #0
 8000428:	bf04      	itt	eq
 800042a:	2100      	moveq	r1, #0
 800042c:	4770      	bxeq	lr
 800042e:	b530      	push	{r4, r5, lr}
 8000430:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000434:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000438:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800043c:	bf48      	it	mi
 800043e:	4240      	negmi	r0, r0
 8000440:	f04f 0100 	mov.w	r1, #0
 8000444:	e73e      	b.n	80002c4 <__adddf3+0x138>
 8000446:	bf00      	nop

08000448 <__aeabi_f2d>:
 8000448:	0042      	lsls	r2, r0, #1
 800044a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800044e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000452:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000456:	bf1f      	itttt	ne
 8000458:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800045c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000460:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000464:	4770      	bxne	lr
 8000466:	f092 0f00 	teq	r2, #0
 800046a:	bf14      	ite	ne
 800046c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000470:	4770      	bxeq	lr
 8000472:	b530      	push	{r4, r5, lr}
 8000474:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000478:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800047c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000480:	e720      	b.n	80002c4 <__adddf3+0x138>
 8000482:	bf00      	nop

08000484 <__aeabi_ul2d>:
 8000484:	ea50 0201 	orrs.w	r2, r0, r1
 8000488:	bf08      	it	eq
 800048a:	4770      	bxeq	lr
 800048c:	b530      	push	{r4, r5, lr}
 800048e:	f04f 0500 	mov.w	r5, #0
 8000492:	e00a      	b.n	80004aa <__aeabi_l2d+0x16>

08000494 <__aeabi_l2d>:
 8000494:	ea50 0201 	orrs.w	r2, r0, r1
 8000498:	bf08      	it	eq
 800049a:	4770      	bxeq	lr
 800049c:	b530      	push	{r4, r5, lr}
 800049e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004a2:	d502      	bpl.n	80004aa <__aeabi_l2d+0x16>
 80004a4:	4240      	negs	r0, r0
 80004a6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004aa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ae:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004b2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004b6:	f43f aedc 	beq.w	8000272 <__adddf3+0xe6>
 80004ba:	f04f 0203 	mov.w	r2, #3
 80004be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004c2:	bf18      	it	ne
 80004c4:	3203      	addne	r2, #3
 80004c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004ca:	bf18      	it	ne
 80004cc:	3203      	addne	r2, #3
 80004ce:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004d2:	f1c2 0320 	rsb	r3, r2, #32
 80004d6:	fa00 fc03 	lsl.w	ip, r0, r3
 80004da:	fa20 f002 	lsr.w	r0, r0, r2
 80004de:	fa01 fe03 	lsl.w	lr, r1, r3
 80004e2:	ea40 000e 	orr.w	r0, r0, lr
 80004e6:	fa21 f102 	lsr.w	r1, r1, r2
 80004ea:	4414      	add	r4, r2
 80004ec:	e6c1      	b.n	8000272 <__adddf3+0xe6>
 80004ee:	bf00      	nop

080004f0 <__aeabi_dmul>:
 80004f0:	b570      	push	{r4, r5, r6, lr}
 80004f2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004f6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004fa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004fe:	bf1d      	ittte	ne
 8000500:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000504:	ea94 0f0c 	teqne	r4, ip
 8000508:	ea95 0f0c 	teqne	r5, ip
 800050c:	f000 f8de 	bleq	80006cc <__aeabi_dmul+0x1dc>
 8000510:	442c      	add	r4, r5
 8000512:	ea81 0603 	eor.w	r6, r1, r3
 8000516:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800051a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800051e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000522:	bf18      	it	ne
 8000524:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000528:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800052c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000530:	d038      	beq.n	80005a4 <__aeabi_dmul+0xb4>
 8000532:	fba0 ce02 	umull	ip, lr, r0, r2
 8000536:	f04f 0500 	mov.w	r5, #0
 800053a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800053e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000542:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000546:	f04f 0600 	mov.w	r6, #0
 800054a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800054e:	f09c 0f00 	teq	ip, #0
 8000552:	bf18      	it	ne
 8000554:	f04e 0e01 	orrne.w	lr, lr, #1
 8000558:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800055c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000560:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000564:	d204      	bcs.n	8000570 <__aeabi_dmul+0x80>
 8000566:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800056a:	416d      	adcs	r5, r5
 800056c:	eb46 0606 	adc.w	r6, r6, r6
 8000570:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000574:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000578:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800057c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000580:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000584:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000588:	bf88      	it	hi
 800058a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800058e:	d81e      	bhi.n	80005ce <__aeabi_dmul+0xde>
 8000590:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000594:	bf08      	it	eq
 8000596:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800059a:	f150 0000 	adcs.w	r0, r0, #0
 800059e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005a2:	bd70      	pop	{r4, r5, r6, pc}
 80005a4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005a8:	ea46 0101 	orr.w	r1, r6, r1
 80005ac:	ea40 0002 	orr.w	r0, r0, r2
 80005b0:	ea81 0103 	eor.w	r1, r1, r3
 80005b4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005b8:	bfc2      	ittt	gt
 80005ba:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005be:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005c2:	bd70      	popgt	{r4, r5, r6, pc}
 80005c4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005c8:	f04f 0e00 	mov.w	lr, #0
 80005cc:	3c01      	subs	r4, #1
 80005ce:	f300 80ab 	bgt.w	8000728 <__aeabi_dmul+0x238>
 80005d2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005d6:	bfde      	ittt	le
 80005d8:	2000      	movle	r0, #0
 80005da:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005de:	bd70      	pople	{r4, r5, r6, pc}
 80005e0:	f1c4 0400 	rsb	r4, r4, #0
 80005e4:	3c20      	subs	r4, #32
 80005e6:	da35      	bge.n	8000654 <__aeabi_dmul+0x164>
 80005e8:	340c      	adds	r4, #12
 80005ea:	dc1b      	bgt.n	8000624 <__aeabi_dmul+0x134>
 80005ec:	f104 0414 	add.w	r4, r4, #20
 80005f0:	f1c4 0520 	rsb	r5, r4, #32
 80005f4:	fa00 f305 	lsl.w	r3, r0, r5
 80005f8:	fa20 f004 	lsr.w	r0, r0, r4
 80005fc:	fa01 f205 	lsl.w	r2, r1, r5
 8000600:	ea40 0002 	orr.w	r0, r0, r2
 8000604:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000608:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800060c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000610:	fa21 f604 	lsr.w	r6, r1, r4
 8000614:	eb42 0106 	adc.w	r1, r2, r6
 8000618:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800061c:	bf08      	it	eq
 800061e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000622:	bd70      	pop	{r4, r5, r6, pc}
 8000624:	f1c4 040c 	rsb	r4, r4, #12
 8000628:	f1c4 0520 	rsb	r5, r4, #32
 800062c:	fa00 f304 	lsl.w	r3, r0, r4
 8000630:	fa20 f005 	lsr.w	r0, r0, r5
 8000634:	fa01 f204 	lsl.w	r2, r1, r4
 8000638:	ea40 0002 	orr.w	r0, r0, r2
 800063c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000640:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000644:	f141 0100 	adc.w	r1, r1, #0
 8000648:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800064c:	bf08      	it	eq
 800064e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000652:	bd70      	pop	{r4, r5, r6, pc}
 8000654:	f1c4 0520 	rsb	r5, r4, #32
 8000658:	fa00 f205 	lsl.w	r2, r0, r5
 800065c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000660:	fa20 f304 	lsr.w	r3, r0, r4
 8000664:	fa01 f205 	lsl.w	r2, r1, r5
 8000668:	ea43 0302 	orr.w	r3, r3, r2
 800066c:	fa21 f004 	lsr.w	r0, r1, r4
 8000670:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000674:	fa21 f204 	lsr.w	r2, r1, r4
 8000678:	ea20 0002 	bic.w	r0, r0, r2
 800067c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000680:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000684:	bf08      	it	eq
 8000686:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800068a:	bd70      	pop	{r4, r5, r6, pc}
 800068c:	f094 0f00 	teq	r4, #0
 8000690:	d10f      	bne.n	80006b2 <__aeabi_dmul+0x1c2>
 8000692:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000696:	0040      	lsls	r0, r0, #1
 8000698:	eb41 0101 	adc.w	r1, r1, r1
 800069c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006a0:	bf08      	it	eq
 80006a2:	3c01      	subeq	r4, #1
 80006a4:	d0f7      	beq.n	8000696 <__aeabi_dmul+0x1a6>
 80006a6:	ea41 0106 	orr.w	r1, r1, r6
 80006aa:	f095 0f00 	teq	r5, #0
 80006ae:	bf18      	it	ne
 80006b0:	4770      	bxne	lr
 80006b2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006b6:	0052      	lsls	r2, r2, #1
 80006b8:	eb43 0303 	adc.w	r3, r3, r3
 80006bc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006c0:	bf08      	it	eq
 80006c2:	3d01      	subeq	r5, #1
 80006c4:	d0f7      	beq.n	80006b6 <__aeabi_dmul+0x1c6>
 80006c6:	ea43 0306 	orr.w	r3, r3, r6
 80006ca:	4770      	bx	lr
 80006cc:	ea94 0f0c 	teq	r4, ip
 80006d0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006d4:	bf18      	it	ne
 80006d6:	ea95 0f0c 	teqne	r5, ip
 80006da:	d00c      	beq.n	80006f6 <__aeabi_dmul+0x206>
 80006dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e0:	bf18      	it	ne
 80006e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e6:	d1d1      	bne.n	800068c <__aeabi_dmul+0x19c>
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006f0:	f04f 0000 	mov.w	r0, #0
 80006f4:	bd70      	pop	{r4, r5, r6, pc}
 80006f6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006fa:	bf06      	itte	eq
 80006fc:	4610      	moveq	r0, r2
 80006fe:	4619      	moveq	r1, r3
 8000700:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000704:	d019      	beq.n	800073a <__aeabi_dmul+0x24a>
 8000706:	ea94 0f0c 	teq	r4, ip
 800070a:	d102      	bne.n	8000712 <__aeabi_dmul+0x222>
 800070c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000710:	d113      	bne.n	800073a <__aeabi_dmul+0x24a>
 8000712:	ea95 0f0c 	teq	r5, ip
 8000716:	d105      	bne.n	8000724 <__aeabi_dmul+0x234>
 8000718:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800071c:	bf1c      	itt	ne
 800071e:	4610      	movne	r0, r2
 8000720:	4619      	movne	r1, r3
 8000722:	d10a      	bne.n	800073a <__aeabi_dmul+0x24a>
 8000724:	ea81 0103 	eor.w	r1, r1, r3
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800072c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000730:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000734:	f04f 0000 	mov.w	r0, #0
 8000738:	bd70      	pop	{r4, r5, r6, pc}
 800073a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800073e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000742:	bd70      	pop	{r4, r5, r6, pc}

08000744 <__aeabi_ddiv>:
 8000744:	b570      	push	{r4, r5, r6, lr}
 8000746:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800074a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800074e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000752:	bf1d      	ittte	ne
 8000754:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000758:	ea94 0f0c 	teqne	r4, ip
 800075c:	ea95 0f0c 	teqne	r5, ip
 8000760:	f000 f8a7 	bleq	80008b2 <__aeabi_ddiv+0x16e>
 8000764:	eba4 0405 	sub.w	r4, r4, r5
 8000768:	ea81 0e03 	eor.w	lr, r1, r3
 800076c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000770:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000774:	f000 8088 	beq.w	8000888 <__aeabi_ddiv+0x144>
 8000778:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800077c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000780:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000784:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000788:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800078c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000790:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000794:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000798:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800079c:	429d      	cmp	r5, r3
 800079e:	bf08      	it	eq
 80007a0:	4296      	cmpeq	r6, r2
 80007a2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007a6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007aa:	d202      	bcs.n	80007b2 <__aeabi_ddiv+0x6e>
 80007ac:	085b      	lsrs	r3, r3, #1
 80007ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b2:	1ab6      	subs	r6, r6, r2
 80007b4:	eb65 0503 	sbc.w	r5, r5, r3
 80007b8:	085b      	lsrs	r3, r3, #1
 80007ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80007be:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007c2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 000c 	orrcs.w	r0, r0, ip
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000812:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000816:	bf22      	ittt	cs
 8000818:	1ab6      	subcs	r6, r6, r2
 800081a:	4675      	movcs	r5, lr
 800081c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000820:	ea55 0e06 	orrs.w	lr, r5, r6
 8000824:	d018      	beq.n	8000858 <__aeabi_ddiv+0x114>
 8000826:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800082a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800082e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000832:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000836:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800083a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800083e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000842:	d1c0      	bne.n	80007c6 <__aeabi_ddiv+0x82>
 8000844:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000848:	d10b      	bne.n	8000862 <__aeabi_ddiv+0x11e>
 800084a:	ea41 0100 	orr.w	r1, r1, r0
 800084e:	f04f 0000 	mov.w	r0, #0
 8000852:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000856:	e7b6      	b.n	80007c6 <__aeabi_ddiv+0x82>
 8000858:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800085c:	bf04      	itt	eq
 800085e:	4301      	orreq	r1, r0
 8000860:	2000      	moveq	r0, #0
 8000862:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000866:	bf88      	it	hi
 8000868:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800086c:	f63f aeaf 	bhi.w	80005ce <__aeabi_dmul+0xde>
 8000870:	ebb5 0c03 	subs.w	ip, r5, r3
 8000874:	bf04      	itt	eq
 8000876:	ebb6 0c02 	subseq.w	ip, r6, r2
 800087a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800087e:	f150 0000 	adcs.w	r0, r0, #0
 8000882:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000886:	bd70      	pop	{r4, r5, r6, pc}
 8000888:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800088c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000890:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000894:	bfc2      	ittt	gt
 8000896:	ebd4 050c 	rsbsgt	r5, r4, ip
 800089a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800089e:	bd70      	popgt	{r4, r5, r6, pc}
 80008a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008a4:	f04f 0e00 	mov.w	lr, #0
 80008a8:	3c01      	subs	r4, #1
 80008aa:	e690      	b.n	80005ce <__aeabi_dmul+0xde>
 80008ac:	ea45 0e06 	orr.w	lr, r5, r6
 80008b0:	e68d      	b.n	80005ce <__aeabi_dmul+0xde>
 80008b2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008b6:	ea94 0f0c 	teq	r4, ip
 80008ba:	bf08      	it	eq
 80008bc:	ea95 0f0c 	teqeq	r5, ip
 80008c0:	f43f af3b 	beq.w	800073a <__aeabi_dmul+0x24a>
 80008c4:	ea94 0f0c 	teq	r4, ip
 80008c8:	d10a      	bne.n	80008e0 <__aeabi_ddiv+0x19c>
 80008ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ce:	f47f af34 	bne.w	800073a <__aeabi_dmul+0x24a>
 80008d2:	ea95 0f0c 	teq	r5, ip
 80008d6:	f47f af25 	bne.w	8000724 <__aeabi_dmul+0x234>
 80008da:	4610      	mov	r0, r2
 80008dc:	4619      	mov	r1, r3
 80008de:	e72c      	b.n	800073a <__aeabi_dmul+0x24a>
 80008e0:	ea95 0f0c 	teq	r5, ip
 80008e4:	d106      	bne.n	80008f4 <__aeabi_ddiv+0x1b0>
 80008e6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008ea:	f43f aefd 	beq.w	80006e8 <__aeabi_dmul+0x1f8>
 80008ee:	4610      	mov	r0, r2
 80008f0:	4619      	mov	r1, r3
 80008f2:	e722      	b.n	800073a <__aeabi_dmul+0x24a>
 80008f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008f8:	bf18      	it	ne
 80008fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008fe:	f47f aec5 	bne.w	800068c <__aeabi_dmul+0x19c>
 8000902:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000906:	f47f af0d 	bne.w	8000724 <__aeabi_dmul+0x234>
 800090a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800090e:	f47f aeeb 	bne.w	80006e8 <__aeabi_dmul+0x1f8>
 8000912:	e712      	b.n	800073a <__aeabi_dmul+0x24a>

08000914 <__gedf2>:
 8000914:	f04f 3cff 	mov.w	ip, #4294967295
 8000918:	e006      	b.n	8000928 <__cmpdf2+0x4>
 800091a:	bf00      	nop

0800091c <__ledf2>:
 800091c:	f04f 0c01 	mov.w	ip, #1
 8000920:	e002      	b.n	8000928 <__cmpdf2+0x4>
 8000922:	bf00      	nop

08000924 <__cmpdf2>:
 8000924:	f04f 0c01 	mov.w	ip, #1
 8000928:	f84d cd04 	str.w	ip, [sp, #-4]!
 800092c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000930:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000934:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000938:	bf18      	it	ne
 800093a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800093e:	d01b      	beq.n	8000978 <__cmpdf2+0x54>
 8000940:	b001      	add	sp, #4
 8000942:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000946:	bf0c      	ite	eq
 8000948:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800094c:	ea91 0f03 	teqne	r1, r3
 8000950:	bf02      	ittt	eq
 8000952:	ea90 0f02 	teqeq	r0, r2
 8000956:	2000      	moveq	r0, #0
 8000958:	4770      	bxeq	lr
 800095a:	f110 0f00 	cmn.w	r0, #0
 800095e:	ea91 0f03 	teq	r1, r3
 8000962:	bf58      	it	pl
 8000964:	4299      	cmppl	r1, r3
 8000966:	bf08      	it	eq
 8000968:	4290      	cmpeq	r0, r2
 800096a:	bf2c      	ite	cs
 800096c:	17d8      	asrcs	r0, r3, #31
 800096e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000972:	f040 0001 	orr.w	r0, r0, #1
 8000976:	4770      	bx	lr
 8000978:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800097c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000980:	d102      	bne.n	8000988 <__cmpdf2+0x64>
 8000982:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000986:	d107      	bne.n	8000998 <__cmpdf2+0x74>
 8000988:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800098c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000990:	d1d6      	bne.n	8000940 <__cmpdf2+0x1c>
 8000992:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000996:	d0d3      	beq.n	8000940 <__cmpdf2+0x1c>
 8000998:	f85d 0b04 	ldr.w	r0, [sp], #4
 800099c:	4770      	bx	lr
 800099e:	bf00      	nop

080009a0 <__aeabi_cdrcmple>:
 80009a0:	4684      	mov	ip, r0
 80009a2:	4610      	mov	r0, r2
 80009a4:	4662      	mov	r2, ip
 80009a6:	468c      	mov	ip, r1
 80009a8:	4619      	mov	r1, r3
 80009aa:	4663      	mov	r3, ip
 80009ac:	e000      	b.n	80009b0 <__aeabi_cdcmpeq>
 80009ae:	bf00      	nop

080009b0 <__aeabi_cdcmpeq>:
 80009b0:	b501      	push	{r0, lr}
 80009b2:	f7ff ffb7 	bl	8000924 <__cmpdf2>
 80009b6:	2800      	cmp	r0, #0
 80009b8:	bf48      	it	mi
 80009ba:	f110 0f00 	cmnmi.w	r0, #0
 80009be:	bd01      	pop	{r0, pc}

080009c0 <__aeabi_dcmpeq>:
 80009c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c4:	f7ff fff4 	bl	80009b0 <__aeabi_cdcmpeq>
 80009c8:	bf0c      	ite	eq
 80009ca:	2001      	moveq	r0, #1
 80009cc:	2000      	movne	r0, #0
 80009ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d2:	bf00      	nop

080009d4 <__aeabi_dcmplt>:
 80009d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d8:	f7ff ffea 	bl	80009b0 <__aeabi_cdcmpeq>
 80009dc:	bf34      	ite	cc
 80009de:	2001      	movcc	r0, #1
 80009e0:	2000      	movcs	r0, #0
 80009e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e6:	bf00      	nop

080009e8 <__aeabi_dcmple>:
 80009e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ec:	f7ff ffe0 	bl	80009b0 <__aeabi_cdcmpeq>
 80009f0:	bf94      	ite	ls
 80009f2:	2001      	movls	r0, #1
 80009f4:	2000      	movhi	r0, #0
 80009f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fa:	bf00      	nop

080009fc <__aeabi_dcmpge>:
 80009fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a00:	f7ff ffce 	bl	80009a0 <__aeabi_cdrcmple>
 8000a04:	bf94      	ite	ls
 8000a06:	2001      	movls	r0, #1
 8000a08:	2000      	movhi	r0, #0
 8000a0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0e:	bf00      	nop

08000a10 <__aeabi_dcmpgt>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff ffc4 	bl	80009a0 <__aeabi_cdrcmple>
 8000a18:	bf34      	ite	cc
 8000a1a:	2001      	movcc	r0, #1
 8000a1c:	2000      	movcs	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_d2iz>:
 8000a24:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a28:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a2c:	d215      	bcs.n	8000a5a <__aeabi_d2iz+0x36>
 8000a2e:	d511      	bpl.n	8000a54 <__aeabi_d2iz+0x30>
 8000a30:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a34:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a38:	d912      	bls.n	8000a60 <__aeabi_d2iz+0x3c>
 8000a3a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a3e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a42:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a46:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a4a:	fa23 f002 	lsr.w	r0, r3, r2
 8000a4e:	bf18      	it	ne
 8000a50:	4240      	negne	r0, r0
 8000a52:	4770      	bx	lr
 8000a54:	f04f 0000 	mov.w	r0, #0
 8000a58:	4770      	bx	lr
 8000a5a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a5e:	d105      	bne.n	8000a6c <__aeabi_d2iz+0x48>
 8000a60:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a64:	bf08      	it	eq
 8000a66:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a6a:	4770      	bx	lr
 8000a6c:	f04f 0000 	mov.w	r0, #0
 8000a70:	4770      	bx	lr
 8000a72:	bf00      	nop

08000a74 <__aeabi_d2f>:
 8000a74:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a78:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a7c:	bf24      	itt	cs
 8000a7e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a82:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a86:	d90d      	bls.n	8000aa4 <__aeabi_d2f+0x30>
 8000a88:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a8c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a90:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a94:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a98:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a9c:	bf08      	it	eq
 8000a9e:	f020 0001 	biceq.w	r0, r0, #1
 8000aa2:	4770      	bx	lr
 8000aa4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000aa8:	d121      	bne.n	8000aee <__aeabi_d2f+0x7a>
 8000aaa:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000aae:	bfbc      	itt	lt
 8000ab0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ab4:	4770      	bxlt	lr
 8000ab6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000aba:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000abe:	f1c2 0218 	rsb	r2, r2, #24
 8000ac2:	f1c2 0c20 	rsb	ip, r2, #32
 8000ac6:	fa10 f30c 	lsls.w	r3, r0, ip
 8000aca:	fa20 f002 	lsr.w	r0, r0, r2
 8000ace:	bf18      	it	ne
 8000ad0:	f040 0001 	orrne.w	r0, r0, #1
 8000ad4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ad8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000adc:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ae0:	ea40 000c 	orr.w	r0, r0, ip
 8000ae4:	fa23 f302 	lsr.w	r3, r3, r2
 8000ae8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000aec:	e7cc      	b.n	8000a88 <__aeabi_d2f+0x14>
 8000aee:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000af2:	d107      	bne.n	8000b04 <__aeabi_d2f+0x90>
 8000af4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000af8:	bf1e      	ittt	ne
 8000afa:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000afe:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b02:	4770      	bxne	lr
 8000b04:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b0c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b10:	4770      	bx	lr
 8000b12:	bf00      	nop

08000b14 <__aeabi_frsub>:
 8000b14:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b18:	e002      	b.n	8000b20 <__addsf3>
 8000b1a:	bf00      	nop

08000b1c <__aeabi_fsub>:
 8000b1c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b20 <__addsf3>:
 8000b20:	0042      	lsls	r2, r0, #1
 8000b22:	bf1f      	itttt	ne
 8000b24:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b28:	ea92 0f03 	teqne	r2, r3
 8000b2c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b30:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b34:	d06a      	beq.n	8000c0c <__addsf3+0xec>
 8000b36:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b3a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b3e:	bfc1      	itttt	gt
 8000b40:	18d2      	addgt	r2, r2, r3
 8000b42:	4041      	eorgt	r1, r0
 8000b44:	4048      	eorgt	r0, r1
 8000b46:	4041      	eorgt	r1, r0
 8000b48:	bfb8      	it	lt
 8000b4a:	425b      	neglt	r3, r3
 8000b4c:	2b19      	cmp	r3, #25
 8000b4e:	bf88      	it	hi
 8000b50:	4770      	bxhi	lr
 8000b52:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b56:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b5a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b5e:	bf18      	it	ne
 8000b60:	4240      	negne	r0, r0
 8000b62:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b66:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b6a:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b6e:	bf18      	it	ne
 8000b70:	4249      	negne	r1, r1
 8000b72:	ea92 0f03 	teq	r2, r3
 8000b76:	d03f      	beq.n	8000bf8 <__addsf3+0xd8>
 8000b78:	f1a2 0201 	sub.w	r2, r2, #1
 8000b7c:	fa41 fc03 	asr.w	ip, r1, r3
 8000b80:	eb10 000c 	adds.w	r0, r0, ip
 8000b84:	f1c3 0320 	rsb	r3, r3, #32
 8000b88:	fa01 f103 	lsl.w	r1, r1, r3
 8000b8c:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b90:	d502      	bpl.n	8000b98 <__addsf3+0x78>
 8000b92:	4249      	negs	r1, r1
 8000b94:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b98:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b9c:	d313      	bcc.n	8000bc6 <__addsf3+0xa6>
 8000b9e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000ba2:	d306      	bcc.n	8000bb2 <__addsf3+0x92>
 8000ba4:	0840      	lsrs	r0, r0, #1
 8000ba6:	ea4f 0131 	mov.w	r1, r1, rrx
 8000baa:	f102 0201 	add.w	r2, r2, #1
 8000bae:	2afe      	cmp	r2, #254	; 0xfe
 8000bb0:	d251      	bcs.n	8000c56 <__addsf3+0x136>
 8000bb2:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bb6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bba:	bf08      	it	eq
 8000bbc:	f020 0001 	biceq.w	r0, r0, #1
 8000bc0:	ea40 0003 	orr.w	r0, r0, r3
 8000bc4:	4770      	bx	lr
 8000bc6:	0049      	lsls	r1, r1, #1
 8000bc8:	eb40 0000 	adc.w	r0, r0, r0
 8000bcc:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000bd0:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd4:	d1ed      	bne.n	8000bb2 <__addsf3+0x92>
 8000bd6:	fab0 fc80 	clz	ip, r0
 8000bda:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bde:	ebb2 020c 	subs.w	r2, r2, ip
 8000be2:	fa00 f00c 	lsl.w	r0, r0, ip
 8000be6:	bfaa      	itet	ge
 8000be8:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000bec:	4252      	neglt	r2, r2
 8000bee:	4318      	orrge	r0, r3
 8000bf0:	bfbc      	itt	lt
 8000bf2:	40d0      	lsrlt	r0, r2
 8000bf4:	4318      	orrlt	r0, r3
 8000bf6:	4770      	bx	lr
 8000bf8:	f092 0f00 	teq	r2, #0
 8000bfc:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c00:	bf06      	itte	eq
 8000c02:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c06:	3201      	addeq	r2, #1
 8000c08:	3b01      	subne	r3, #1
 8000c0a:	e7b5      	b.n	8000b78 <__addsf3+0x58>
 8000c0c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c10:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c14:	bf18      	it	ne
 8000c16:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c1a:	d021      	beq.n	8000c60 <__addsf3+0x140>
 8000c1c:	ea92 0f03 	teq	r2, r3
 8000c20:	d004      	beq.n	8000c2c <__addsf3+0x10c>
 8000c22:	f092 0f00 	teq	r2, #0
 8000c26:	bf08      	it	eq
 8000c28:	4608      	moveq	r0, r1
 8000c2a:	4770      	bx	lr
 8000c2c:	ea90 0f01 	teq	r0, r1
 8000c30:	bf1c      	itt	ne
 8000c32:	2000      	movne	r0, #0
 8000c34:	4770      	bxne	lr
 8000c36:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c3a:	d104      	bne.n	8000c46 <__addsf3+0x126>
 8000c3c:	0040      	lsls	r0, r0, #1
 8000c3e:	bf28      	it	cs
 8000c40:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c44:	4770      	bx	lr
 8000c46:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c4a:	bf3c      	itt	cc
 8000c4c:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c50:	4770      	bxcc	lr
 8000c52:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c56:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c5a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c5e:	4770      	bx	lr
 8000c60:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c64:	bf16      	itet	ne
 8000c66:	4608      	movne	r0, r1
 8000c68:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c6c:	4601      	movne	r1, r0
 8000c6e:	0242      	lsls	r2, r0, #9
 8000c70:	bf06      	itte	eq
 8000c72:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c76:	ea90 0f01 	teqeq	r0, r1
 8000c7a:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c7e:	4770      	bx	lr

08000c80 <__aeabi_ui2f>:
 8000c80:	f04f 0300 	mov.w	r3, #0
 8000c84:	e004      	b.n	8000c90 <__aeabi_i2f+0x8>
 8000c86:	bf00      	nop

08000c88 <__aeabi_i2f>:
 8000c88:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c8c:	bf48      	it	mi
 8000c8e:	4240      	negmi	r0, r0
 8000c90:	ea5f 0c00 	movs.w	ip, r0
 8000c94:	bf08      	it	eq
 8000c96:	4770      	bxeq	lr
 8000c98:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c9c:	4601      	mov	r1, r0
 8000c9e:	f04f 0000 	mov.w	r0, #0
 8000ca2:	e01c      	b.n	8000cde <__aeabi_l2f+0x2a>

08000ca4 <__aeabi_ul2f>:
 8000ca4:	ea50 0201 	orrs.w	r2, r0, r1
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f04f 0300 	mov.w	r3, #0
 8000cb0:	e00a      	b.n	8000cc8 <__aeabi_l2f+0x14>
 8000cb2:	bf00      	nop

08000cb4 <__aeabi_l2f>:
 8000cb4:	ea50 0201 	orrs.w	r2, r0, r1
 8000cb8:	bf08      	it	eq
 8000cba:	4770      	bxeq	lr
 8000cbc:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000cc0:	d502      	bpl.n	8000cc8 <__aeabi_l2f+0x14>
 8000cc2:	4240      	negs	r0, r0
 8000cc4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cc8:	ea5f 0c01 	movs.w	ip, r1
 8000ccc:	bf02      	ittt	eq
 8000cce:	4684      	moveq	ip, r0
 8000cd0:	4601      	moveq	r1, r0
 8000cd2:	2000      	moveq	r0, #0
 8000cd4:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000cd8:	bf08      	it	eq
 8000cda:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000cde:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000ce2:	fabc f28c 	clz	r2, ip
 8000ce6:	3a08      	subs	r2, #8
 8000ce8:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000cec:	db10      	blt.n	8000d10 <__aeabi_l2f+0x5c>
 8000cee:	fa01 fc02 	lsl.w	ip, r1, r2
 8000cf2:	4463      	add	r3, ip
 8000cf4:	fa00 fc02 	lsl.w	ip, r0, r2
 8000cf8:	f1c2 0220 	rsb	r2, r2, #32
 8000cfc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d00:	fa20 f202 	lsr.w	r2, r0, r2
 8000d04:	eb43 0002 	adc.w	r0, r3, r2
 8000d08:	bf08      	it	eq
 8000d0a:	f020 0001 	biceq.w	r0, r0, #1
 8000d0e:	4770      	bx	lr
 8000d10:	f102 0220 	add.w	r2, r2, #32
 8000d14:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d18:	f1c2 0220 	rsb	r2, r2, #32
 8000d1c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d20:	fa21 f202 	lsr.w	r2, r1, r2
 8000d24:	eb43 0002 	adc.w	r0, r3, r2
 8000d28:	bf08      	it	eq
 8000d2a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d2e:	4770      	bx	lr

08000d30 <__aeabi_fmul>:
 8000d30:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d34:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d38:	bf1e      	ittt	ne
 8000d3a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d3e:	ea92 0f0c 	teqne	r2, ip
 8000d42:	ea93 0f0c 	teqne	r3, ip
 8000d46:	d06f      	beq.n	8000e28 <__aeabi_fmul+0xf8>
 8000d48:	441a      	add	r2, r3
 8000d4a:	ea80 0c01 	eor.w	ip, r0, r1
 8000d4e:	0240      	lsls	r0, r0, #9
 8000d50:	bf18      	it	ne
 8000d52:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d56:	d01e      	beq.n	8000d96 <__aeabi_fmul+0x66>
 8000d58:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d5c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d60:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d64:	fba0 3101 	umull	r3, r1, r0, r1
 8000d68:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d6c:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d70:	bf3e      	ittt	cc
 8000d72:	0049      	lslcc	r1, r1, #1
 8000d74:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d78:	005b      	lslcc	r3, r3, #1
 8000d7a:	ea40 0001 	orr.w	r0, r0, r1
 8000d7e:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d82:	2afd      	cmp	r2, #253	; 0xfd
 8000d84:	d81d      	bhi.n	8000dc2 <__aeabi_fmul+0x92>
 8000d86:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d8a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d8e:	bf08      	it	eq
 8000d90:	f020 0001 	biceq.w	r0, r0, #1
 8000d94:	4770      	bx	lr
 8000d96:	f090 0f00 	teq	r0, #0
 8000d9a:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d9e:	bf08      	it	eq
 8000da0:	0249      	lsleq	r1, r1, #9
 8000da2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000da6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000daa:	3a7f      	subs	r2, #127	; 0x7f
 8000dac:	bfc2      	ittt	gt
 8000dae:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000db2:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000db6:	4770      	bxgt	lr
 8000db8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dbc:	f04f 0300 	mov.w	r3, #0
 8000dc0:	3a01      	subs	r2, #1
 8000dc2:	dc5d      	bgt.n	8000e80 <__aeabi_fmul+0x150>
 8000dc4:	f112 0f19 	cmn.w	r2, #25
 8000dc8:	bfdc      	itt	le
 8000dca:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000dce:	4770      	bxle	lr
 8000dd0:	f1c2 0200 	rsb	r2, r2, #0
 8000dd4:	0041      	lsls	r1, r0, #1
 8000dd6:	fa21 f102 	lsr.w	r1, r1, r2
 8000dda:	f1c2 0220 	rsb	r2, r2, #32
 8000dde:	fa00 fc02 	lsl.w	ip, r0, r2
 8000de2:	ea5f 0031 	movs.w	r0, r1, rrx
 8000de6:	f140 0000 	adc.w	r0, r0, #0
 8000dea:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000dee:	bf08      	it	eq
 8000df0:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000df4:	4770      	bx	lr
 8000df6:	f092 0f00 	teq	r2, #0
 8000dfa:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000dfe:	bf02      	ittt	eq
 8000e00:	0040      	lsleq	r0, r0, #1
 8000e02:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e06:	3a01      	subeq	r2, #1
 8000e08:	d0f9      	beq.n	8000dfe <__aeabi_fmul+0xce>
 8000e0a:	ea40 000c 	orr.w	r0, r0, ip
 8000e0e:	f093 0f00 	teq	r3, #0
 8000e12:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e16:	bf02      	ittt	eq
 8000e18:	0049      	lsleq	r1, r1, #1
 8000e1a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e1e:	3b01      	subeq	r3, #1
 8000e20:	d0f9      	beq.n	8000e16 <__aeabi_fmul+0xe6>
 8000e22:	ea41 010c 	orr.w	r1, r1, ip
 8000e26:	e78f      	b.n	8000d48 <__aeabi_fmul+0x18>
 8000e28:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e2c:	ea92 0f0c 	teq	r2, ip
 8000e30:	bf18      	it	ne
 8000e32:	ea93 0f0c 	teqne	r3, ip
 8000e36:	d00a      	beq.n	8000e4e <__aeabi_fmul+0x11e>
 8000e38:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e3c:	bf18      	it	ne
 8000e3e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e42:	d1d8      	bne.n	8000df6 <__aeabi_fmul+0xc6>
 8000e44:	ea80 0001 	eor.w	r0, r0, r1
 8000e48:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e4c:	4770      	bx	lr
 8000e4e:	f090 0f00 	teq	r0, #0
 8000e52:	bf17      	itett	ne
 8000e54:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e58:	4608      	moveq	r0, r1
 8000e5a:	f091 0f00 	teqne	r1, #0
 8000e5e:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e62:	d014      	beq.n	8000e8e <__aeabi_fmul+0x15e>
 8000e64:	ea92 0f0c 	teq	r2, ip
 8000e68:	d101      	bne.n	8000e6e <__aeabi_fmul+0x13e>
 8000e6a:	0242      	lsls	r2, r0, #9
 8000e6c:	d10f      	bne.n	8000e8e <__aeabi_fmul+0x15e>
 8000e6e:	ea93 0f0c 	teq	r3, ip
 8000e72:	d103      	bne.n	8000e7c <__aeabi_fmul+0x14c>
 8000e74:	024b      	lsls	r3, r1, #9
 8000e76:	bf18      	it	ne
 8000e78:	4608      	movne	r0, r1
 8000e7a:	d108      	bne.n	8000e8e <__aeabi_fmul+0x15e>
 8000e7c:	ea80 0001 	eor.w	r0, r0, r1
 8000e80:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e84:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e88:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e8c:	4770      	bx	lr
 8000e8e:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e92:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e96:	4770      	bx	lr

08000e98 <__aeabi_fdiv>:
 8000e98:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e9c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ea0:	bf1e      	ittt	ne
 8000ea2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000ea6:	ea92 0f0c 	teqne	r2, ip
 8000eaa:	ea93 0f0c 	teqne	r3, ip
 8000eae:	d069      	beq.n	8000f84 <__aeabi_fdiv+0xec>
 8000eb0:	eba2 0203 	sub.w	r2, r2, r3
 8000eb4:	ea80 0c01 	eor.w	ip, r0, r1
 8000eb8:	0249      	lsls	r1, r1, #9
 8000eba:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ebe:	d037      	beq.n	8000f30 <__aeabi_fdiv+0x98>
 8000ec0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ec4:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000ec8:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ecc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ed0:	428b      	cmp	r3, r1
 8000ed2:	bf38      	it	cc
 8000ed4:	005b      	lslcc	r3, r3, #1
 8000ed6:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000eda:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000ede:	428b      	cmp	r3, r1
 8000ee0:	bf24      	itt	cs
 8000ee2:	1a5b      	subcs	r3, r3, r1
 8000ee4:	ea40 000c 	orrcs.w	r0, r0, ip
 8000ee8:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000eec:	bf24      	itt	cs
 8000eee:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000ef2:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000ef6:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000efa:	bf24      	itt	cs
 8000efc:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f00:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f04:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f08:	bf24      	itt	cs
 8000f0a:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f0e:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f12:	011b      	lsls	r3, r3, #4
 8000f14:	bf18      	it	ne
 8000f16:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f1a:	d1e0      	bne.n	8000ede <__aeabi_fdiv+0x46>
 8000f1c:	2afd      	cmp	r2, #253	; 0xfd
 8000f1e:	f63f af50 	bhi.w	8000dc2 <__aeabi_fmul+0x92>
 8000f22:	428b      	cmp	r3, r1
 8000f24:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f28:	bf08      	it	eq
 8000f2a:	f020 0001 	biceq.w	r0, r0, #1
 8000f2e:	4770      	bx	lr
 8000f30:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f34:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f38:	327f      	adds	r2, #127	; 0x7f
 8000f3a:	bfc2      	ittt	gt
 8000f3c:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f40:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f44:	4770      	bxgt	lr
 8000f46:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f4a:	f04f 0300 	mov.w	r3, #0
 8000f4e:	3a01      	subs	r2, #1
 8000f50:	e737      	b.n	8000dc2 <__aeabi_fmul+0x92>
 8000f52:	f092 0f00 	teq	r2, #0
 8000f56:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f5a:	bf02      	ittt	eq
 8000f5c:	0040      	lsleq	r0, r0, #1
 8000f5e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f62:	3a01      	subeq	r2, #1
 8000f64:	d0f9      	beq.n	8000f5a <__aeabi_fdiv+0xc2>
 8000f66:	ea40 000c 	orr.w	r0, r0, ip
 8000f6a:	f093 0f00 	teq	r3, #0
 8000f6e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f72:	bf02      	ittt	eq
 8000f74:	0049      	lsleq	r1, r1, #1
 8000f76:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f7a:	3b01      	subeq	r3, #1
 8000f7c:	d0f9      	beq.n	8000f72 <__aeabi_fdiv+0xda>
 8000f7e:	ea41 010c 	orr.w	r1, r1, ip
 8000f82:	e795      	b.n	8000eb0 <__aeabi_fdiv+0x18>
 8000f84:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f88:	ea92 0f0c 	teq	r2, ip
 8000f8c:	d108      	bne.n	8000fa0 <__aeabi_fdiv+0x108>
 8000f8e:	0242      	lsls	r2, r0, #9
 8000f90:	f47f af7d 	bne.w	8000e8e <__aeabi_fmul+0x15e>
 8000f94:	ea93 0f0c 	teq	r3, ip
 8000f98:	f47f af70 	bne.w	8000e7c <__aeabi_fmul+0x14c>
 8000f9c:	4608      	mov	r0, r1
 8000f9e:	e776      	b.n	8000e8e <__aeabi_fmul+0x15e>
 8000fa0:	ea93 0f0c 	teq	r3, ip
 8000fa4:	d104      	bne.n	8000fb0 <__aeabi_fdiv+0x118>
 8000fa6:	024b      	lsls	r3, r1, #9
 8000fa8:	f43f af4c 	beq.w	8000e44 <__aeabi_fmul+0x114>
 8000fac:	4608      	mov	r0, r1
 8000fae:	e76e      	b.n	8000e8e <__aeabi_fmul+0x15e>
 8000fb0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000fb4:	bf18      	it	ne
 8000fb6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000fba:	d1ca      	bne.n	8000f52 <__aeabi_fdiv+0xba>
 8000fbc:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000fc0:	f47f af5c 	bne.w	8000e7c <__aeabi_fmul+0x14c>
 8000fc4:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000fc8:	f47f af3c 	bne.w	8000e44 <__aeabi_fmul+0x114>
 8000fcc:	e75f      	b.n	8000e8e <__aeabi_fmul+0x15e>
 8000fce:	bf00      	nop

08000fd0 <__gesf2>:
 8000fd0:	f04f 3cff 	mov.w	ip, #4294967295
 8000fd4:	e006      	b.n	8000fe4 <__cmpsf2+0x4>
 8000fd6:	bf00      	nop

08000fd8 <__lesf2>:
 8000fd8:	f04f 0c01 	mov.w	ip, #1
 8000fdc:	e002      	b.n	8000fe4 <__cmpsf2+0x4>
 8000fde:	bf00      	nop

08000fe0 <__cmpsf2>:
 8000fe0:	f04f 0c01 	mov.w	ip, #1
 8000fe4:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000fe8:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000fec:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000ff0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ff4:	bf18      	it	ne
 8000ff6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ffa:	d011      	beq.n	8001020 <__cmpsf2+0x40>
 8000ffc:	b001      	add	sp, #4
 8000ffe:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001002:	bf18      	it	ne
 8001004:	ea90 0f01 	teqne	r0, r1
 8001008:	bf58      	it	pl
 800100a:	ebb2 0003 	subspl.w	r0, r2, r3
 800100e:	bf88      	it	hi
 8001010:	17c8      	asrhi	r0, r1, #31
 8001012:	bf38      	it	cc
 8001014:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8001018:	bf18      	it	ne
 800101a:	f040 0001 	orrne.w	r0, r0, #1
 800101e:	4770      	bx	lr
 8001020:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001024:	d102      	bne.n	800102c <__cmpsf2+0x4c>
 8001026:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800102a:	d105      	bne.n	8001038 <__cmpsf2+0x58>
 800102c:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001030:	d1e4      	bne.n	8000ffc <__cmpsf2+0x1c>
 8001032:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8001036:	d0e1      	beq.n	8000ffc <__cmpsf2+0x1c>
 8001038:	f85d 0b04 	ldr.w	r0, [sp], #4
 800103c:	4770      	bx	lr
 800103e:	bf00      	nop

08001040 <__aeabi_cfrcmple>:
 8001040:	4684      	mov	ip, r0
 8001042:	4608      	mov	r0, r1
 8001044:	4661      	mov	r1, ip
 8001046:	e7ff      	b.n	8001048 <__aeabi_cfcmpeq>

08001048 <__aeabi_cfcmpeq>:
 8001048:	b50f      	push	{r0, r1, r2, r3, lr}
 800104a:	f7ff ffc9 	bl	8000fe0 <__cmpsf2>
 800104e:	2800      	cmp	r0, #0
 8001050:	bf48      	it	mi
 8001052:	f110 0f00 	cmnmi.w	r0, #0
 8001056:	bd0f      	pop	{r0, r1, r2, r3, pc}

08001058 <__aeabi_fcmpeq>:
 8001058:	f84d ed08 	str.w	lr, [sp, #-8]!
 800105c:	f7ff fff4 	bl	8001048 <__aeabi_cfcmpeq>
 8001060:	bf0c      	ite	eq
 8001062:	2001      	moveq	r0, #1
 8001064:	2000      	movne	r0, #0
 8001066:	f85d fb08 	ldr.w	pc, [sp], #8
 800106a:	bf00      	nop

0800106c <__aeabi_fcmplt>:
 800106c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001070:	f7ff ffea 	bl	8001048 <__aeabi_cfcmpeq>
 8001074:	bf34      	ite	cc
 8001076:	2001      	movcc	r0, #1
 8001078:	2000      	movcs	r0, #0
 800107a:	f85d fb08 	ldr.w	pc, [sp], #8
 800107e:	bf00      	nop

08001080 <__aeabi_fcmple>:
 8001080:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001084:	f7ff ffe0 	bl	8001048 <__aeabi_cfcmpeq>
 8001088:	bf94      	ite	ls
 800108a:	2001      	movls	r0, #1
 800108c:	2000      	movhi	r0, #0
 800108e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001092:	bf00      	nop

08001094 <__aeabi_fcmpge>:
 8001094:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001098:	f7ff ffd2 	bl	8001040 <__aeabi_cfrcmple>
 800109c:	bf94      	ite	ls
 800109e:	2001      	movls	r0, #1
 80010a0:	2000      	movhi	r0, #0
 80010a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010a6:	bf00      	nop

080010a8 <__aeabi_fcmpgt>:
 80010a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ac:	f7ff ffc8 	bl	8001040 <__aeabi_cfrcmple>
 80010b0:	bf34      	ite	cc
 80010b2:	2001      	movcc	r0, #1
 80010b4:	2000      	movcs	r0, #0
 80010b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ba:	bf00      	nop

080010bc <__aeabi_f2iz>:
 80010bc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80010c0:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80010c4:	d30f      	bcc.n	80010e6 <__aeabi_f2iz+0x2a>
 80010c6:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80010ca:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010ce:	d90d      	bls.n	80010ec <__aeabi_f2iz+0x30>
 80010d0:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80010d4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80010d8:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80010dc:	fa23 f002 	lsr.w	r0, r3, r2
 80010e0:	bf18      	it	ne
 80010e2:	4240      	negne	r0, r0
 80010e4:	4770      	bx	lr
 80010e6:	f04f 0000 	mov.w	r0, #0
 80010ea:	4770      	bx	lr
 80010ec:	f112 0f61 	cmn.w	r2, #97	; 0x61
 80010f0:	d101      	bne.n	80010f6 <__aeabi_f2iz+0x3a>
 80010f2:	0242      	lsls	r2, r0, #9
 80010f4:	d105      	bne.n	8001102 <__aeabi_f2iz+0x46>
 80010f6:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 80010fa:	bf08      	it	eq
 80010fc:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001100:	4770      	bx	lr
 8001102:	f04f 0000 	mov.w	r0, #0
 8001106:	4770      	bx	lr

08001108 <NVIC_PriorityGroupConfig>:
  *     @arg NVIC_PriorityGroup_4: 4 bits for preemption priority.
  *                                0 bits for subpriority.
  * @retval None
  */
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
{
 8001108:	b480      	push	{r7}
 800110a:	b083      	sub	sp, #12
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8001110:	4a05      	ldr	r2, [pc, #20]	; (8001128 <NVIC_PriorityGroupConfig+0x20>)
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001118:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800111c:	60d3      	str	r3, [r2, #12]
}
 800111e:	bf00      	nop
 8001120:	370c      	adds	r7, #12
 8001122:	46bd      	mov	sp, r7
 8001124:	bc80      	pop	{r7}
 8001126:	4770      	bx	lr
 8001128:	e000ed00 	.word	0xe000ed00

0800112c <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 800112c:	b480      	push	{r7}
 800112e:	b085      	sub	sp, #20
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 8001134:	2300      	movs	r3, #0
 8001136:	73fb      	strb	r3, [r7, #15]
 8001138:	2300      	movs	r3, #0
 800113a:	73bb      	strb	r3, [r7, #14]
 800113c:	230f      	movs	r3, #15
 800113e:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	78db      	ldrb	r3, [r3, #3]
 8001144:	2b00      	cmp	r3, #0
 8001146:	d038      	beq.n	80011ba <NVIC_Init+0x8e>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8001148:	4b26      	ldr	r3, [pc, #152]	; (80011e4 <NVIC_Init+0xb8>)
 800114a:	68db      	ldr	r3, [r3, #12]
 800114c:	43db      	mvns	r3, r3
 800114e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001152:	0a1b      	lsrs	r3, r3, #8
 8001154:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 8001156:	7bfb      	ldrb	r3, [r7, #15]
 8001158:	f1c3 0304 	rsb	r3, r3, #4
 800115c:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 800115e:	7b7a      	ldrb	r2, [r7, #13]
 8001160:	7bfb      	ldrb	r3, [r7, #15]
 8001162:	fa42 f303 	asr.w	r3, r2, r3
 8001166:	737b      	strb	r3, [r7, #13]

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	785b      	ldrb	r3, [r3, #1]
 800116c:	461a      	mov	r2, r3
 800116e:	7bbb      	ldrb	r3, [r7, #14]
 8001170:	fa02 f303 	lsl.w	r3, r2, r3
 8001174:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	789a      	ldrb	r2, [r3, #2]
 800117a:	7b7b      	ldrb	r3, [r7, #13]
 800117c:	4013      	ands	r3, r2
 800117e:	b2da      	uxtb	r2, r3
 8001180:	7bfb      	ldrb	r3, [r7, #15]
 8001182:	4313      	orrs	r3, r2
 8001184:	73fb      	strb	r3, [r7, #15]
    tmppriority = tmppriority << 0x04;
 8001186:	7bfb      	ldrb	r3, [r7, #15]
 8001188:	011b      	lsls	r3, r3, #4
 800118a:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 800118c:	4a16      	ldr	r2, [pc, #88]	; (80011e8 <NVIC_Init+0xbc>)
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	781b      	ldrb	r3, [r3, #0]
 8001192:	4413      	add	r3, r2
 8001194:	7bfa      	ldrb	r2, [r7, #15]
 8001196:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800119a:	4a13      	ldr	r2, [pc, #76]	; (80011e8 <NVIC_Init+0xbc>)
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	781b      	ldrb	r3, [r3, #0]
 80011a0:	095b      	lsrs	r3, r3, #5
 80011a2:	b2db      	uxtb	r3, r3
 80011a4:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	781b      	ldrb	r3, [r3, #0]
 80011aa:	f003 031f 	and.w	r3, r3, #31
 80011ae:	2101      	movs	r1, #1
 80011b0:	fa01 f303 	lsl.w	r3, r1, r3
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80011b4:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 80011b8:	e00f      	b.n	80011da <NVIC_Init+0xae>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80011ba:	490b      	ldr	r1, [pc, #44]	; (80011e8 <NVIC_Init+0xbc>)
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	781b      	ldrb	r3, [r3, #0]
 80011c0:	095b      	lsrs	r3, r3, #5
 80011c2:	b2db      	uxtb	r3, r3
 80011c4:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	781b      	ldrb	r3, [r3, #0]
 80011ca:	f003 031f 	and.w	r3, r3, #31
 80011ce:	2201      	movs	r2, #1
 80011d0:	409a      	lsls	r2, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80011d2:	f100 0320 	add.w	r3, r0, #32
 80011d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 80011da:	bf00      	nop
 80011dc:	3714      	adds	r7, #20
 80011de:	46bd      	mov	sp, r7
 80011e0:	bc80      	pop	{r7}
 80011e2:	4770      	bx	lr
 80011e4:	e000ed00 	.word	0xe000ed00
 80011e8:	e000e100 	.word	0xe000e100

080011ec <GPIO_Init>:
  *         peripheral.

  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80011ec:	b480      	push	{r7}
 80011ee:	b087      	sub	sp, #28
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
 80011f4:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 80011f6:	2300      	movs	r3, #0
 80011f8:	617b      	str	r3, [r7, #20]
 80011fa:	2300      	movs	r3, #0
 80011fc:	613b      	str	r3, [r7, #16]
 80011fe:	2300      	movs	r3, #0
 8001200:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8001202:	2300      	movs	r3, #0
 8001204:	617b      	str	r3, [r7, #20]
 8001206:	e07e      	b.n	8001306 <GPIO_Init+0x11a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8001208:	2201      	movs	r2, #1
 800120a:	697b      	ldr	r3, [r7, #20]
 800120c:	fa02 f303 	lsl.w	r3, r2, r3
 8001210:	613b      	str	r3, [r7, #16]

    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8001212:	683b      	ldr	r3, [r7, #0]
 8001214:	681a      	ldr	r2, [r3, #0]
 8001216:	693b      	ldr	r3, [r7, #16]
 8001218:	4013      	ands	r3, r2
 800121a:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 800121c:	68fa      	ldr	r2, [r7, #12]
 800121e:	693b      	ldr	r3, [r7, #16]
 8001220:	429a      	cmp	r2, r3
 8001222:	d16d      	bne.n	8001300 <GPIO_Init+0x114>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	681a      	ldr	r2, [r3, #0]
 8001228:	697b      	ldr	r3, [r7, #20]
 800122a:	005b      	lsls	r3, r3, #1
 800122c:	2103      	movs	r1, #3
 800122e:	fa01 f303 	lsl.w	r3, r1, r3
 8001232:	43db      	mvns	r3, r3
 8001234:	401a      	ands	r2, r3
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	601a      	str	r2, [r3, #0]

      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	681a      	ldr	r2, [r3, #0]
 800123e:	683b      	ldr	r3, [r7, #0]
 8001240:	791b      	ldrb	r3, [r3, #4]
 8001242:	4619      	mov	r1, r3
 8001244:	697b      	ldr	r3, [r7, #20]
 8001246:	005b      	lsls	r3, r3, #1
 8001248:	fa01 f303 	lsl.w	r3, r1, r3
 800124c:	431a      	orrs	r2, r3
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8001252:	683b      	ldr	r3, [r7, #0]
 8001254:	791b      	ldrb	r3, [r3, #4]
 8001256:	2b01      	cmp	r3, #1
 8001258:	d003      	beq.n	8001262 <GPIO_Init+0x76>
 800125a:	683b      	ldr	r3, [r7, #0]
 800125c:	791b      	ldrb	r3, [r3, #4]
 800125e:	2b02      	cmp	r3, #2
 8001260:	d136      	bne.n	80012d0 <GPIO_Init+0xe4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	689a      	ldr	r2, [r3, #8]
 8001266:	697b      	ldr	r3, [r7, #20]
 8001268:	005b      	lsls	r3, r3, #1
 800126a:	2103      	movs	r1, #3
 800126c:	fa01 f303 	lsl.w	r3, r1, r3
 8001270:	43db      	mvns	r3, r3
 8001272:	401a      	ands	r2, r3
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	689a      	ldr	r2, [r3, #8]
 800127c:	683b      	ldr	r3, [r7, #0]
 800127e:	795b      	ldrb	r3, [r3, #5]
 8001280:	4619      	mov	r1, r3
 8001282:	697b      	ldr	r3, [r7, #20]
 8001284:	005b      	lsls	r3, r3, #1
 8001286:	fa01 f303 	lsl.w	r3, r1, r3
 800128a:	431a      	orrs	r2, r3
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	609a      	str	r2, [r3, #8]

        /*Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration */
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	889b      	ldrh	r3, [r3, #4]
 8001294:	b29a      	uxth	r2, r3
 8001296:	697b      	ldr	r3, [r7, #20]
 8001298:	b29b      	uxth	r3, r3
 800129a:	2101      	movs	r1, #1
 800129c:	fa01 f303 	lsl.w	r3, r1, r3
 80012a0:	b29b      	uxth	r3, r3
 80012a2:	43db      	mvns	r3, r3
 80012a4:	b29b      	uxth	r3, r3
 80012a6:	4013      	ands	r3, r2
 80012a8:	b29a      	uxth	r2, r3
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	809a      	strh	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	889b      	ldrh	r3, [r3, #4]
 80012b2:	b29b      	uxth	r3, r3
 80012b4:	b21a      	sxth	r2, r3
 80012b6:	683b      	ldr	r3, [r7, #0]
 80012b8:	799b      	ldrb	r3, [r3, #6]
 80012ba:	4619      	mov	r1, r3
 80012bc:	697b      	ldr	r3, [r7, #20]
 80012be:	b29b      	uxth	r3, r3
 80012c0:	fa01 f303 	lsl.w	r3, r1, r3
 80012c4:	b21b      	sxth	r3, r3
 80012c6:	4313      	orrs	r3, r2
 80012c8:	b21b      	sxth	r3, r3
 80012ca:	b29a      	uxth	r2, r3
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	809a      	strh	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	68da      	ldr	r2, [r3, #12]
 80012d4:	697b      	ldr	r3, [r7, #20]
 80012d6:	b29b      	uxth	r3, r3
 80012d8:	005b      	lsls	r3, r3, #1
 80012da:	2103      	movs	r1, #3
 80012dc:	fa01 f303 	lsl.w	r3, r1, r3
 80012e0:	43db      	mvns	r3, r3
 80012e2:	401a      	ands	r2, r3
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	68da      	ldr	r2, [r3, #12]
 80012ec:	683b      	ldr	r3, [r7, #0]
 80012ee:	79db      	ldrb	r3, [r3, #7]
 80012f0:	4619      	mov	r1, r3
 80012f2:	697b      	ldr	r3, [r7, #20]
 80012f4:	005b      	lsls	r3, r3, #1
 80012f6:	fa01 f303 	lsl.w	r3, r1, r3
 80012fa:	431a      	orrs	r2, r3
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	60da      	str	r2, [r3, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8001300:	697b      	ldr	r3, [r7, #20]
 8001302:	3301      	adds	r3, #1
 8001304:	617b      	str	r3, [r7, #20]
 8001306:	697b      	ldr	r3, [r7, #20]
 8001308:	2b0f      	cmp	r3, #15
 800130a:	f67f af7d 	bls.w	8001208 <GPIO_Init+0x1c>
      /* Pull-up Pull down resistor configuration */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
    }
  }
}
 800130e:	bf00      	nop
 8001310:	371c      	adds	r7, #28
 8001312:	46bd      	mov	sp, r7
 8001314:	bc80      	pop	{r7}
 8001316:	4770      	bx	lr

08001318 <GPIO_SetBits>:
  *        accesses. In this way, there is no risk of an IRQ occurring between
  *        the read and the modify access.
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001318:	b480      	push	{r7}
 800131a:	b083      	sub	sp, #12
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
 8001320:	460b      	mov	r3, r1
 8001322:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRRL = GPIO_Pin;
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	887a      	ldrh	r2, [r7, #2]
 8001328:	831a      	strh	r2, [r3, #24]
}
 800132a:	bf00      	nop
 800132c:	370c      	adds	r7, #12
 800132e:	46bd      	mov	sp, r7
 8001330:	bc80      	pop	{r7}
 8001332:	4770      	bx	lr

08001334 <GPIO_ResetBits>:
  *        accesses. In this way, there is no risk of an IRQ occurring between
  *        the read and the modify access.
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001334:	b480      	push	{r7}
 8001336:	b083      	sub	sp, #12
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
 800133c:	460b      	mov	r3, r1
 800133e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRRH = GPIO_Pin;
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	887a      	ldrh	r2, [r7, #2]
 8001344:	835a      	strh	r2, [r3, #26]
}
 8001346:	bf00      	nop
 8001348:	370c      	adds	r7, #12
 800134a:	46bd      	mov	sp, r7
 800134c:	bc80      	pop	{r7}
 800134e:	4770      	bx	lr

08001350 <GPIO_PinAFConfig>:
  *        alternate function I/O pins.  
  * @note EVENTOUT is not mapped on PH0, PH1 and PH2.  
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8001350:	b480      	push	{r7}
 8001352:	b085      	sub	sp, #20
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
 8001358:	460b      	mov	r3, r1
 800135a:	807b      	strh	r3, [r7, #2]
 800135c:	4613      	mov	r3, r2
 800135e:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8001360:	2300      	movs	r3, #0
 8001362:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 8001364:	2300      	movs	r3, #0
 8001366:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8001368:	787a      	ldrb	r2, [r7, #1]
 800136a:	887b      	ldrh	r3, [r7, #2]
 800136c:	f003 0307 	and.w	r3, r3, #7
 8001370:	009b      	lsls	r3, r3, #2
 8001372:	fa02 f303 	lsl.w	r3, r2, r3
 8001376:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8001378:	887b      	ldrh	r3, [r7, #2]
 800137a:	08db      	lsrs	r3, r3, #3
 800137c:	b29b      	uxth	r3, r3
 800137e:	4618      	mov	r0, r3
 8001380:	887b      	ldrh	r3, [r7, #2]
 8001382:	08db      	lsrs	r3, r3, #3
 8001384:	b29b      	uxth	r3, r3
 8001386:	461a      	mov	r2, r3
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	3208      	adds	r2, #8
 800138c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001390:	887b      	ldrh	r3, [r7, #2]
 8001392:	f003 0307 	and.w	r3, r3, #7
 8001396:	009b      	lsls	r3, r3, #2
 8001398:	210f      	movs	r1, #15
 800139a:	fa01 f303 	lsl.w	r3, r1, r3
 800139e:	43db      	mvns	r3, r3
 80013a0:	ea02 0103 	and.w	r1, r2, r3
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	f100 0208 	add.w	r2, r0, #8
 80013aa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 80013ae:	887b      	ldrh	r3, [r7, #2]
 80013b0:	08db      	lsrs	r3, r3, #3
 80013b2:	b29b      	uxth	r3, r3
 80013b4:	461a      	mov	r2, r3
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	3208      	adds	r2, #8
 80013ba:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80013be:	68fb      	ldr	r3, [r7, #12]
 80013c0:	4313      	orrs	r3, r2
 80013c2:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 80013c4:	887b      	ldrh	r3, [r7, #2]
 80013c6:	08db      	lsrs	r3, r3, #3
 80013c8:	b29b      	uxth	r3, r3
 80013ca:	461a      	mov	r2, r3
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	3208      	adds	r2, #8
 80013d0:	68b9      	ldr	r1, [r7, #8]
 80013d2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80013d6:	bf00      	nop
 80013d8:	3714      	adds	r7, #20
 80013da:	46bd      	mov	sp, r7
 80013dc:	bc80      	pop	{r7}
 80013de:	4770      	bx	lr

080013e0 <RCC_GetClocksFreq>:
  *           configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 80013e0:	b480      	push	{r7}
 80013e2:	b089      	sub	sp, #36	; 0x24
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmul = 0, plldiv = 0, pllsource = 0, presc = 0, msirange = 0;
 80013e8:	2300      	movs	r3, #0
 80013ea:	61fb      	str	r3, [r7, #28]
 80013ec:	2300      	movs	r3, #0
 80013ee:	61bb      	str	r3, [r7, #24]
 80013f0:	2300      	movs	r3, #0
 80013f2:	617b      	str	r3, [r7, #20]
 80013f4:	2300      	movs	r3, #0
 80013f6:	613b      	str	r3, [r7, #16]
 80013f8:	2300      	movs	r3, #0
 80013fa:	60fb      	str	r3, [r7, #12]
 80013fc:	2300      	movs	r3, #0
 80013fe:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8001400:	4b5f      	ldr	r3, [pc, #380]	; (8001580 <RCC_GetClocksFreq+0x1a0>)
 8001402:	689b      	ldr	r3, [r3, #8]
 8001404:	f003 030c 	and.w	r3, r3, #12
 8001408:	61fb      	str	r3, [r7, #28]
  
  switch (tmp)
 800140a:	69fb      	ldr	r3, [r7, #28]
 800140c:	2b0c      	cmp	r3, #12
 800140e:	d865      	bhi.n	80014dc <RCC_GetClocksFreq+0xfc>
 8001410:	a201      	add	r2, pc, #4	; (adr r2, 8001418 <RCC_GetClocksFreq+0x38>)
 8001412:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001416:	bf00      	nop
 8001418:	0800144d 	.word	0x0800144d
 800141c:	080014dd 	.word	0x080014dd
 8001420:	080014dd 	.word	0x080014dd
 8001424:	080014dd 	.word	0x080014dd
 8001428:	0800146d 	.word	0x0800146d
 800142c:	080014dd 	.word	0x080014dd
 8001430:	080014dd 	.word	0x080014dd
 8001434:	080014dd 	.word	0x080014dd
 8001438:	08001475 	.word	0x08001475
 800143c:	080014dd 	.word	0x080014dd
 8001440:	080014dd 	.word	0x080014dd
 8001444:	080014dd 	.word	0x080014dd
 8001448:	0800147d 	.word	0x0800147d
  {
    case 0x00:  /* MSI used as system clock */
      msirange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> 13;
 800144c:	4b4c      	ldr	r3, [pc, #304]	; (8001580 <RCC_GetClocksFreq+0x1a0>)
 800144e:	685b      	ldr	r3, [r3, #4]
 8001450:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8001454:	0b5b      	lsrs	r3, r3, #13
 8001456:	60bb      	str	r3, [r7, #8]
      RCC_Clocks->SYSCLK_Frequency = (32768 * (1 << (msirange + 1)));
 8001458:	68bb      	ldr	r3, [r7, #8]
 800145a:	3301      	adds	r3, #1
 800145c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001460:	fa02 f303 	lsl.w	r3, r2, r3
 8001464:	461a      	mov	r2, r3
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	601a      	str	r2, [r3, #0]
      break;
 800146a:	e047      	b.n	80014fc <RCC_GetClocksFreq+0x11c>
    case 0x04:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	4a45      	ldr	r2, [pc, #276]	; (8001584 <RCC_GetClocksFreq+0x1a4>)
 8001470:	601a      	str	r2, [r3, #0]
      break;
 8001472:	e043      	b.n	80014fc <RCC_GetClocksFreq+0x11c>
    case 0x08:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	4a44      	ldr	r2, [pc, #272]	; (8001588 <RCC_GetClocksFreq+0x1a8>)
 8001478:	601a      	str	r2, [r3, #0]
      break;
 800147a:	e03f      	b.n	80014fc <RCC_GetClocksFreq+0x11c>
    case 0x0C:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmul = RCC->CFGR & RCC_CFGR_PLLMUL;
 800147c:	4b40      	ldr	r3, [pc, #256]	; (8001580 <RCC_GetClocksFreq+0x1a0>)
 800147e:	689b      	ldr	r3, [r3, #8]
 8001480:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8001484:	61bb      	str	r3, [r7, #24]
      plldiv = RCC->CFGR & RCC_CFGR_PLLDIV;
 8001486:	4b3e      	ldr	r3, [pc, #248]	; (8001580 <RCC_GetClocksFreq+0x1a0>)
 8001488:	689b      	ldr	r3, [r3, #8]
 800148a:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 800148e:	617b      	str	r3, [r7, #20]
      pllmul = PLLMulTable[(pllmul >> 18)];
 8001490:	69bb      	ldr	r3, [r7, #24]
 8001492:	0c9b      	lsrs	r3, r3, #18
 8001494:	4a3d      	ldr	r2, [pc, #244]	; (800158c <RCC_GetClocksFreq+0x1ac>)
 8001496:	5cd3      	ldrb	r3, [r2, r3]
 8001498:	b2db      	uxtb	r3, r3
 800149a:	61bb      	str	r3, [r7, #24]
      plldiv = (plldiv >> 22) + 1;
 800149c:	697b      	ldr	r3, [r7, #20]
 800149e:	0d9b      	lsrs	r3, r3, #22
 80014a0:	3301      	adds	r3, #1
 80014a2:	617b      	str	r3, [r7, #20]
      
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 80014a4:	4b36      	ldr	r3, [pc, #216]	; (8001580 <RCC_GetClocksFreq+0x1a0>)
 80014a6:	689b      	ldr	r3, [r3, #8]
 80014a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80014ac:	613b      	str	r3, [r7, #16]

      if (pllsource == 0x00)
 80014ae:	693b      	ldr	r3, [r7, #16]
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d109      	bne.n	80014c8 <RCC_GetClocksFreq+0xe8>
      {
        /* HSI oscillator clock selected as PLL clock source */
        RCC_Clocks->SYSCLK_Frequency = (((HSI_VALUE) * pllmul) / plldiv);
 80014b4:	69bb      	ldr	r3, [r7, #24]
 80014b6:	4a33      	ldr	r2, [pc, #204]	; (8001584 <RCC_GetClocksFreq+0x1a4>)
 80014b8:	fb02 f203 	mul.w	r2, r2, r3
 80014bc:	697b      	ldr	r3, [r7, #20]
 80014be:	fbb2 f2f3 	udiv	r2, r2, r3
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	601a      	str	r2, [r3, #0]
      else
      {
        /* HSE selected as PLL clock source */
        RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE) * pllmul) / plldiv);
      }
      break;
 80014c6:	e019      	b.n	80014fc <RCC_GetClocksFreq+0x11c>
        RCC_Clocks->SYSCLK_Frequency = (((HSI_VALUE) * pllmul) / plldiv);
      }
      else
      {
        /* HSE selected as PLL clock source */
        RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE) * pllmul) / plldiv);
 80014c8:	69bb      	ldr	r3, [r7, #24]
 80014ca:	4a2f      	ldr	r2, [pc, #188]	; (8001588 <RCC_GetClocksFreq+0x1a8>)
 80014cc:	fb02 f203 	mul.w	r2, r2, r3
 80014d0:	697b      	ldr	r3, [r7, #20]
 80014d2:	fbb2 f2f3 	udiv	r2, r2, r3
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	601a      	str	r2, [r3, #0]
      }
      break;
 80014da:	e00f      	b.n	80014fc <RCC_GetClocksFreq+0x11c>
    default: /* MSI used as system clock */
      msirange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> 13;
 80014dc:	4b28      	ldr	r3, [pc, #160]	; (8001580 <RCC_GetClocksFreq+0x1a0>)
 80014de:	685b      	ldr	r3, [r3, #4]
 80014e0:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 80014e4:	0b5b      	lsrs	r3, r3, #13
 80014e6:	60bb      	str	r3, [r7, #8]
      RCC_Clocks->SYSCLK_Frequency = (32768 * (1 << (msirange + 1)));
 80014e8:	68bb      	ldr	r3, [r7, #8]
 80014ea:	3301      	adds	r3, #1
 80014ec:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80014f0:	fa02 f303 	lsl.w	r3, r2, r3
 80014f4:	461a      	mov	r2, r3
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	601a      	str	r2, [r3, #0]
      break;
 80014fa:	bf00      	nop
  }
  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 80014fc:	4b20      	ldr	r3, [pc, #128]	; (8001580 <RCC_GetClocksFreq+0x1a0>)
 80014fe:	689b      	ldr	r3, [r3, #8]
 8001500:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001504:	61fb      	str	r3, [r7, #28]
  tmp = tmp >> 4;
 8001506:	69fb      	ldr	r3, [r7, #28]
 8001508:	091b      	lsrs	r3, r3, #4
 800150a:	61fb      	str	r3, [r7, #28]
  presc = APBAHBPrescTable[tmp]; 
 800150c:	4a20      	ldr	r2, [pc, #128]	; (8001590 <RCC_GetClocksFreq+0x1b0>)
 800150e:	69fb      	ldr	r3, [r7, #28]
 8001510:	4413      	add	r3, r2
 8001512:	781b      	ldrb	r3, [r3, #0]
 8001514:	b2db      	uxtb	r3, r3
 8001516:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	681a      	ldr	r2, [r3, #0]
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	40da      	lsrs	r2, r3
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 8001524:	4b16      	ldr	r3, [pc, #88]	; (8001580 <RCC_GetClocksFreq+0x1a0>)
 8001526:	689b      	ldr	r3, [r3, #8]
 8001528:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800152c:	61fb      	str	r3, [r7, #28]
  tmp = tmp >> 8;
 800152e:	69fb      	ldr	r3, [r7, #28]
 8001530:	0a1b      	lsrs	r3, r3, #8
 8001532:	61fb      	str	r3, [r7, #28]
  presc = APBAHBPrescTable[tmp];
 8001534:	4a16      	ldr	r2, [pc, #88]	; (8001590 <RCC_GetClocksFreq+0x1b0>)
 8001536:	69fb      	ldr	r3, [r7, #28]
 8001538:	4413      	add	r3, r2
 800153a:	781b      	ldrb	r3, [r3, #0]
 800153c:	b2db      	uxtb	r3, r3
 800153e:	60fb      	str	r3, [r7, #12]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	685a      	ldr	r2, [r3, #4]
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	40da      	lsrs	r2, r3
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 800154c:	4b0c      	ldr	r3, [pc, #48]	; (8001580 <RCC_GetClocksFreq+0x1a0>)
 800154e:	689b      	ldr	r3, [r3, #8]
 8001550:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8001554:	61fb      	str	r3, [r7, #28]
  tmp = tmp >> 11;
 8001556:	69fb      	ldr	r3, [r7, #28]
 8001558:	0adb      	lsrs	r3, r3, #11
 800155a:	61fb      	str	r3, [r7, #28]
  presc = APBAHBPrescTable[tmp];
 800155c:	4a0c      	ldr	r2, [pc, #48]	; (8001590 <RCC_GetClocksFreq+0x1b0>)
 800155e:	69fb      	ldr	r3, [r7, #28]
 8001560:	4413      	add	r3, r2
 8001562:	781b      	ldrb	r3, [r3, #0]
 8001564:	b2db      	uxtb	r3, r3
 8001566:	60fb      	str	r3, [r7, #12]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	685a      	ldr	r2, [r3, #4]
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	40da      	lsrs	r2, r3
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	60da      	str	r2, [r3, #12]
}
 8001574:	bf00      	nop
 8001576:	3724      	adds	r7, #36	; 0x24
 8001578:	46bd      	mov	sp, r7
 800157a:	bc80      	pop	{r7}
 800157c:	4770      	bx	lr
 800157e:	bf00      	nop
 8001580:	40023800 	.word	0x40023800
 8001584:	00f42400 	.word	0x00f42400
 8001588:	007a1200 	.word	0x007a1200
 800158c:	20000000 	.word	0x20000000
 8001590:	2000000c 	.word	0x2000000c

08001594 <RCC_AHBPeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
{
 8001594:	b480      	push	{r7}
 8001596:	b083      	sub	sp, #12
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
 800159c:	460b      	mov	r3, r1
 800159e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80015a0:	78fb      	ldrb	r3, [r7, #3]
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d006      	beq.n	80015b4 <RCC_AHBPeriphClockCmd+0x20>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 80015a6:	4909      	ldr	r1, [pc, #36]	; (80015cc <RCC_AHBPeriphClockCmd+0x38>)
 80015a8:	4b08      	ldr	r3, [pc, #32]	; (80015cc <RCC_AHBPeriphClockCmd+0x38>)
 80015aa:	69da      	ldr	r2, [r3, #28]
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	4313      	orrs	r3, r2
 80015b0:	61cb      	str	r3, [r1, #28]
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
  }
}
 80015b2:	e006      	b.n	80015c2 <RCC_AHBPeriphClockCmd+0x2e>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
 80015b4:	4905      	ldr	r1, [pc, #20]	; (80015cc <RCC_AHBPeriphClockCmd+0x38>)
 80015b6:	4b05      	ldr	r3, [pc, #20]	; (80015cc <RCC_AHBPeriphClockCmd+0x38>)
 80015b8:	69da      	ldr	r2, [r3, #28]
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	43db      	mvns	r3, r3
 80015be:	4013      	ands	r3, r2
 80015c0:	61cb      	str	r3, [r1, #28]
  }
}
 80015c2:	bf00      	nop
 80015c4:	370c      	adds	r7, #12
 80015c6:	46bd      	mov	sp, r7
 80015c8:	bc80      	pop	{r7}
 80015ca:	4770      	bx	lr
 80015cc:	40023800 	.word	0x40023800

080015d0 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 80015d0:	b480      	push	{r7}
 80015d2:	b083      	sub	sp, #12
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
 80015d8:	460b      	mov	r3, r1
 80015da:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80015dc:	78fb      	ldrb	r3, [r7, #3]
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d006      	beq.n	80015f0 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 80015e2:	4909      	ldr	r1, [pc, #36]	; (8001608 <RCC_APB2PeriphClockCmd+0x38>)
 80015e4:	4b08      	ldr	r3, [pc, #32]	; (8001608 <RCC_APB2PeriphClockCmd+0x38>)
 80015e6:	6a1a      	ldr	r2, [r3, #32]
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	4313      	orrs	r3, r2
 80015ec:	620b      	str	r3, [r1, #32]
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 80015ee:	e006      	b.n	80015fe <RCC_APB2PeriphClockCmd+0x2e>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 80015f0:	4905      	ldr	r1, [pc, #20]	; (8001608 <RCC_APB2PeriphClockCmd+0x38>)
 80015f2:	4b05      	ldr	r3, [pc, #20]	; (8001608 <RCC_APB2PeriphClockCmd+0x38>)
 80015f4:	6a1a      	ldr	r2, [r3, #32]
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	43db      	mvns	r3, r3
 80015fa:	4013      	ands	r3, r2
 80015fc:	620b      	str	r3, [r1, #32]
  }
}
 80015fe:	bf00      	nop
 8001600:	370c      	adds	r7, #12
 8001602:	46bd      	mov	sp, r7
 8001604:	bc80      	pop	{r7}
 8001606:	4770      	bx	lr
 8001608:	40023800 	.word	0x40023800

0800160c <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 800160c:	b480      	push	{r7}
 800160e:	b083      	sub	sp, #12
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
 8001614:	460b      	mov	r3, r1
 8001616:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001618:	78fb      	ldrb	r3, [r7, #3]
 800161a:	2b00      	cmp	r3, #0
 800161c:	d006      	beq.n	800162c <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 800161e:	4909      	ldr	r1, [pc, #36]	; (8001644 <RCC_APB1PeriphClockCmd+0x38>)
 8001620:	4b08      	ldr	r3, [pc, #32]	; (8001644 <RCC_APB1PeriphClockCmd+0x38>)
 8001622:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	4313      	orrs	r3, r2
 8001628:	624b      	str	r3, [r1, #36]	; 0x24
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 800162a:	e006      	b.n	800163a <RCC_APB1PeriphClockCmd+0x2e>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 800162c:	4905      	ldr	r1, [pc, #20]	; (8001644 <RCC_APB1PeriphClockCmd+0x38>)
 800162e:	4b05      	ldr	r3, [pc, #20]	; (8001644 <RCC_APB1PeriphClockCmd+0x38>)
 8001630:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	43db      	mvns	r3, r3
 8001636:	4013      	ands	r3, r2
 8001638:	624b      	str	r3, [r1, #36]	; 0x24
  }
}
 800163a:	bf00      	nop
 800163c:	370c      	adds	r7, #12
 800163e:	46bd      	mov	sp, r7
 8001640:	bc80      	pop	{r7}
 8001642:	4770      	bx	lr
 8001644:	40023800 	.word	0x40023800

08001648 <SPI_Init>:
  * @param  SPI_InitStruct: pointer to a SPI_InitTypeDef structure that
  *         contains the configuration information for the specified SPI peripheral.
  * @retval None
  */
void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)
{
 8001648:	b480      	push	{r7}
 800164a:	b085      	sub	sp, #20
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
 8001650:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8001652:	2300      	movs	r3, #0
 8001654:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit));
  assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	881b      	ldrh	r3, [r3, #0]
 800165a:	81fb      	strh	r3, [r7, #14]
  /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
  tmpreg &= CR1_CLEAR_MASK;
 800165c:	89fb      	ldrh	r3, [r7, #14]
 800165e:	f403 5341 	and.w	r3, r3, #12352	; 0x3040
 8001662:	81fb      	strh	r3, [r7, #14]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8001664:	683b      	ldr	r3, [r7, #0]
 8001666:	881a      	ldrh	r2, [r3, #0]
 8001668:	683b      	ldr	r3, [r7, #0]
 800166a:	885b      	ldrh	r3, [r3, #2]
 800166c:	4313      	orrs	r3, r2
 800166e:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 8001670:	683b      	ldr	r3, [r7, #0]
 8001672:	889b      	ldrh	r3, [r3, #4]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8001674:	4313      	orrs	r3, r2
 8001676:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 8001678:	683b      	ldr	r3, [r7, #0]
 800167a:	88db      	ldrh	r3, [r3, #6]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 800167c:	4313      	orrs	r3, r2
 800167e:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 8001680:	683b      	ldr	r3, [r7, #0]
 8001682:	891b      	ldrh	r3, [r3, #8]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8001684:	4313      	orrs	r3, r2
 8001686:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 8001688:	683b      	ldr	r3, [r7, #0]
 800168a:	895b      	ldrh	r3, [r3, #10]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 800168c:	4313      	orrs	r3, r2
 800168e:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 8001690:	683b      	ldr	r3, [r7, #0]
 8001692:	899b      	ldrh	r3, [r3, #12]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8001694:	4313      	orrs	r3, r2
 8001696:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 8001698:	683b      	ldr	r3, [r7, #0]
 800169a:	89db      	ldrh	r3, [r3, #14]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 800169c:	4313      	orrs	r3, r2
 800169e:	b29a      	uxth	r2, r3
 80016a0:	89fb      	ldrh	r3, [r7, #14]
 80016a2:	4313      	orrs	r3, r2
 80016a4:	81fb      	strh	r3, [r7, #14]
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	89fa      	ldrh	r2, [r7, #14]
 80016aa:	801a      	strh	r2, [r3, #0]

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= (uint16_t)~((uint16_t)SPI_I2SCFGR_I2SMOD);
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	8b9b      	ldrh	r3, [r3, #28]
 80016b0:	b29b      	uxth	r3, r3
 80016b2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80016b6:	b29a      	uxth	r2, r3
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	839a      	strh	r2, [r3, #28]
/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 80016bc:	683b      	ldr	r3, [r7, #0]
 80016be:	8a1a      	ldrh	r2, [r3, #16]
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	821a      	strh	r2, [r3, #16]
}
 80016c4:	bf00      	nop
 80016c6:	3714      	adds	r7, #20
 80016c8:	46bd      	mov	sp, r7
 80016ca:	bc80      	pop	{r7}
 80016cc:	4770      	bx	lr
 80016ce:	bf00      	nop

080016d0 <SPI_Cmd>:
  * @param  NewState: new state of the SPIx peripheral. 
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
 80016d0:	b480      	push	{r7}
 80016d2:	b083      	sub	sp, #12
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
 80016d8:	460b      	mov	r3, r1
 80016da:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80016dc:	78fb      	ldrb	r3, [r7, #3]
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d008      	beq.n	80016f4 <SPI_Cmd+0x24>
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= SPI_CR1_SPE;
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	881b      	ldrh	r3, [r3, #0]
 80016e6:	b29b      	uxth	r3, r3
 80016e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80016ec:	b29a      	uxth	r2, r3
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
  }
}
 80016f2:	e007      	b.n	8001704 <SPI_Cmd+0x34>
    SPIx->CR1 |= SPI_CR1_SPE;
  }
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	881b      	ldrh	r3, [r3, #0]
 80016f8:	b29b      	uxth	r3, r3
 80016fa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80016fe:	b29a      	uxth	r2, r3
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	801a      	strh	r2, [r3, #0]
  }
}
 8001704:	bf00      	nop
 8001706:	370c      	adds	r7, #12
 8001708:	46bd      	mov	sp, r7
 800170a:	bc80      	pop	{r7}
 800170c:	4770      	bx	lr
 800170e:	bf00      	nop

08001710 <SPI_I2S_ReceiveData>:
  * @param  SPIx: To select the SPIx/I2Sx peripheral, where x can be: 1, 2 or 3
  *         in SPI mode or 2 or 3 in I2S mode.
  * @retval The value of the received data.
  */
uint16_t SPI_I2S_ReceiveData(SPI_TypeDef* SPIx)
{
 8001710:	b480      	push	{r7}
 8001712:	b083      	sub	sp, #12
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Return the data in the DR register */
  return SPIx->DR;
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	899b      	ldrh	r3, [r3, #12]
 800171c:	b29b      	uxth	r3, r3
}
 800171e:	4618      	mov	r0, r3
 8001720:	370c      	adds	r7, #12
 8001722:	46bd      	mov	sp, r7
 8001724:	bc80      	pop	{r7}
 8001726:	4770      	bx	lr

08001728 <SPI_I2S_SendData>:
  *         in SPI mode or 2 or 3 in I2S mode.
  * @param  Data: Data to be transmitted.
  * @retval None
  */
void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
{
 8001728:	b480      	push	{r7}
 800172a:	b083      	sub	sp, #12
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
 8001730:	460b      	mov	r3, r1
 8001732:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	887a      	ldrh	r2, [r7, #2]
 8001738:	819a      	strh	r2, [r3, #12]
}
 800173a:	bf00      	nop
 800173c:	370c      	adds	r7, #12
 800173e:	46bd      	mov	sp, r7
 8001740:	bc80      	pop	{r7}
 8001742:	4770      	bx	lr

08001744 <SPI_I2S_GetFlagStatus>:
  *     @arg I2S_FLAG_UDR: Underrun Error flag.
  *     @arg I2S_FLAG_CHSIDE: Channel Side flag.
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 8001744:	b480      	push	{r7}
 8001746:	b085      	sub	sp, #20
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
 800174c:	460b      	mov	r3, r1
 800174e:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8001750:	2300      	movs	r3, #0
 8001752:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	891b      	ldrh	r3, [r3, #8]
 8001758:	b29a      	uxth	r2, r3
 800175a:	887b      	ldrh	r3, [r7, #2]
 800175c:	4013      	ands	r3, r2
 800175e:	b29b      	uxth	r3, r3
 8001760:	2b00      	cmp	r3, #0
 8001762:	d002      	beq.n	800176a <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 8001764:	2301      	movs	r3, #1
 8001766:	73fb      	strb	r3, [r7, #15]
 8001768:	e001      	b.n	800176e <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 800176a:	2300      	movs	r3, #0
 800176c:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 800176e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001770:	4618      	mov	r0, r3
 8001772:	3714      	adds	r7, #20
 8001774:	46bd      	mov	sp, r7
 8001776:	bc80      	pop	{r7}
 8001778:	4770      	bx	lr
 800177a:	bf00      	nop

0800177c <TIM_TimeBaseInit>:
  *         structure that contains the configuration information for
  *         the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 800177c:	b480      	push	{r7}
 800177e:	b085      	sub	sp, #20
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
 8001784:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 8001786:	2300      	movs	r3, #0
 8001788:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	881b      	ldrh	r3, [r3, #0]
 800178e:	81fb      	strh	r3, [r7, #14]

  if(((TIMx) == TIM2) || ((TIMx) == TIM3) || ((TIMx) == TIM4) || ((TIMx) == TIM5))
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001796:	d00b      	beq.n	80017b0 <TIM_TimeBaseInit+0x34>
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	4a1c      	ldr	r2, [pc, #112]	; (800180c <TIM_TimeBaseInit+0x90>)
 800179c:	4293      	cmp	r3, r2
 800179e:	d007      	beq.n	80017b0 <TIM_TimeBaseInit+0x34>
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	4a1b      	ldr	r2, [pc, #108]	; (8001810 <TIM_TimeBaseInit+0x94>)
 80017a4:	4293      	cmp	r3, r2
 80017a6:	d003      	beq.n	80017b0 <TIM_TimeBaseInit+0x34>
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	4a1a      	ldr	r2, [pc, #104]	; (8001814 <TIM_TimeBaseInit+0x98>)
 80017ac:	4293      	cmp	r3, r2
 80017ae:	d108      	bne.n	80017c2 <TIM_TimeBaseInit+0x46>
  {											
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS)));
 80017b0:	89fb      	ldrh	r3, [r7, #14]
 80017b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80017b6:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 80017b8:	683b      	ldr	r3, [r7, #0]
 80017ba:	885a      	ldrh	r2, [r3, #2]
 80017bc:	89fb      	ldrh	r3, [r7, #14]
 80017be:	4313      	orrs	r3, r2
 80017c0:	81fb      	strh	r3, [r7, #14]
  }
 
  if(((TIMx) != TIM6) && ((TIMx) != TIM7))
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	4a14      	ldr	r2, [pc, #80]	; (8001818 <TIM_TimeBaseInit+0x9c>)
 80017c6:	4293      	cmp	r3, r2
 80017c8:	d00c      	beq.n	80017e4 <TIM_TimeBaseInit+0x68>
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	4a13      	ldr	r2, [pc, #76]	; (800181c <TIM_TimeBaseInit+0xa0>)
 80017ce:	4293      	cmp	r3, r2
 80017d0:	d008      	beq.n	80017e4 <TIM_TimeBaseInit+0x68>
  {
    /* Set the clock division */
    tmpcr1 &= (uint16_t)(~((uint16_t)TIM_CR1_CKD));
 80017d2:	89fb      	ldrh	r3, [r7, #14]
 80017d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80017d8:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 80017da:	683b      	ldr	r3, [r7, #0]
 80017dc:	891a      	ldrh	r2, [r3, #8]
 80017de:	89fb      	ldrh	r3, [r7, #14]
 80017e0:	4313      	orrs	r3, r2
 80017e2:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	89fa      	ldrh	r2, [r7, #14]
 80017e8:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 80017ea:	683b      	ldr	r3, [r7, #0]
 80017ec:	685a      	ldr	r2, [r3, #4]
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 80017f2:	683b      	ldr	r3, [r7, #0]
 80017f4:	881a      	ldrh	r2, [r3, #0]
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	851a      	strh	r2, [r3, #40]	; 0x28
    
  /* Generate an update event to reload the Prescaler value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	2201      	movs	r2, #1
 80017fe:	829a      	strh	r2, [r3, #20]
}
 8001800:	bf00      	nop
 8001802:	3714      	adds	r7, #20
 8001804:	46bd      	mov	sp, r7
 8001806:	bc80      	pop	{r7}
 8001808:	4770      	bx	lr
 800180a:	bf00      	nop
 800180c:	40000400 	.word	0x40000400
 8001810:	40000800 	.word	0x40000800
 8001814:	40000c00 	.word	0x40000c00
 8001818:	40001000 	.word	0x40001000
 800181c:	40001400 	.word	0x40001400

08001820 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8001820:	b480      	push	{r7}
 8001822:	b083      	sub	sp, #12
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
 8001828:	460b      	mov	r3, r1
 800182a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800182c:	78fb      	ldrb	r3, [r7, #3]
 800182e:	2b00      	cmp	r3, #0
 8001830:	d008      	beq.n	8001844 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	881b      	ldrh	r3, [r3, #0]
 8001836:	b29b      	uxth	r3, r3
 8001838:	f043 0301 	orr.w	r3, r3, #1
 800183c:	b29a      	uxth	r2, r3
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
  }
}
 8001842:	e007      	b.n	8001854 <TIM_Cmd+0x34>
    TIMx->CR1 |= TIM_CR1_CEN;
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	881b      	ldrh	r3, [r3, #0]
 8001848:	b29b      	uxth	r3, r3
 800184a:	f023 0301 	bic.w	r3, r3, #1
 800184e:	b29a      	uxth	r2, r3
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	801a      	strh	r2, [r3, #0]
  }
}
 8001854:	bf00      	nop
 8001856:	370c      	adds	r7, #12
 8001858:	46bd      	mov	sp, r7
 800185a:	bc80      	pop	{r7}
 800185c:	4770      	bx	lr
 800185e:	bf00      	nop

08001860 <TIM_OC1Init>:
  *         that contains the configuration information for the specified TIM 
  *         peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8001860:	b480      	push	{r7}
 8001862:	b085      	sub	sp, #20
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
 8001868:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0;
 800186a:	2300      	movs	r3, #0
 800186c:	81fb      	strh	r3, [r7, #14]
 800186e:	2300      	movs	r3, #0
 8001870:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)(~(uint16_t)TIM_CCER_CC1E);
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	8c1b      	ldrh	r3, [r3, #32]
 8001876:	b29b      	uxth	r3, r3
 8001878:	f023 0301 	bic.w	r3, r3, #1
 800187c:	b29a      	uxth	r2, r3
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	8c1b      	ldrh	r3, [r3, #32]
 8001886:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	8b1b      	ldrh	r3, [r3, #24]
 800188c:	81fb      	strh	r3, [r7, #14]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC1M));
 800188e:	89fb      	ldrh	r3, [r7, #14]
 8001890:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001894:	81fb      	strh	r3, [r7, #14]
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC1S));
 8001896:	89fb      	ldrh	r3, [r7, #14]
 8001898:	f023 0303 	bic.w	r3, r3, #3
 800189c:	81fb      	strh	r3, [r7, #14]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 800189e:	683b      	ldr	r3, [r7, #0]
 80018a0:	881a      	ldrh	r2, [r3, #0]
 80018a2:	89fb      	ldrh	r3, [r7, #14]
 80018a4:	4313      	orrs	r3, r2
 80018a6:	81fb      	strh	r3, [r7, #14]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1P));
 80018a8:	89bb      	ldrh	r3, [r7, #12]
 80018aa:	f023 0302 	bic.w	r3, r3, #2
 80018ae:	81bb      	strh	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 80018b0:	683b      	ldr	r3, [r7, #0]
 80018b2:	891a      	ldrh	r2, [r3, #8]
 80018b4:	89bb      	ldrh	r3, [r7, #12]
 80018b6:	4313      	orrs	r3, r2
 80018b8:	81bb      	strh	r3, [r7, #12]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 80018ba:	683b      	ldr	r3, [r7, #0]
 80018bc:	885a      	ldrh	r2, [r3, #2]
 80018be:	89bb      	ldrh	r3, [r7, #12]
 80018c0:	4313      	orrs	r3, r2
 80018c2:	81bb      	strh	r3, [r7, #12]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 80018c4:	683b      	ldr	r3, [r7, #0]
 80018c6:	685a      	ldr	r2, [r3, #4]
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	89fa      	ldrh	r2, [r7, #14]
 80018d0:	831a      	strh	r2, [r3, #24]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	89ba      	ldrh	r2, [r7, #12]
 80018d6:	841a      	strh	r2, [r3, #32]
}
 80018d8:	bf00      	nop
 80018da:	3714      	adds	r7, #20
 80018dc:	46bd      	mov	sp, r7
 80018de:	bc80      	pop	{r7}
 80018e0:	4770      	bx	lr
 80018e2:	bf00      	nop

080018e4 <TIM_OC2Init>:
  *         that contains the configuration information for the specified TIM 
  *         peripheral.
  * @retval None
  */
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80018e4:	b480      	push	{r7}
 80018e6:	b085      	sub	sp, #20
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
 80018ec:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0;
 80018ee:	2300      	movs	r3, #0
 80018f0:	81fb      	strh	r3, [r7, #14]
 80018f2:	2300      	movs	r3, #0
 80018f4:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_LIST2_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC2E));
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	8c1b      	ldrh	r3, [r3, #32]
 80018fa:	b29b      	uxth	r3, r3
 80018fc:	f023 0310 	bic.w	r3, r3, #16
 8001900:	b29a      	uxth	r2, r3
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	8c1b      	ldrh	r3, [r3, #32]
 800190a:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	8b1b      	ldrh	r3, [r3, #24]
 8001910:	81fb      	strh	r3, [r7, #14]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC2M));
 8001912:	89fb      	ldrh	r3, [r7, #14]
 8001914:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001918:	81fb      	strh	r3, [r7, #14]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 800191a:	683b      	ldr	r3, [r7, #0]
 800191c:	881b      	ldrh	r3, [r3, #0]
 800191e:	021b      	lsls	r3, r3, #8
 8001920:	b29a      	uxth	r2, r3
 8001922:	89fb      	ldrh	r3, [r7, #14]
 8001924:	4313      	orrs	r3, r2
 8001926:	81fb      	strh	r3, [r7, #14]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2P));
 8001928:	89bb      	ldrh	r3, [r7, #12]
 800192a:	f023 0320 	bic.w	r3, r3, #32
 800192e:	81bb      	strh	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 8001930:	683b      	ldr	r3, [r7, #0]
 8001932:	891b      	ldrh	r3, [r3, #8]
 8001934:	011b      	lsls	r3, r3, #4
 8001936:	b29a      	uxth	r2, r3
 8001938:	89bb      	ldrh	r3, [r7, #12]
 800193a:	4313      	orrs	r3, r2
 800193c:	81bb      	strh	r3, [r7, #12]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 800193e:	683b      	ldr	r3, [r7, #0]
 8001940:	885b      	ldrh	r3, [r3, #2]
 8001942:	011b      	lsls	r3, r3, #4
 8001944:	b29a      	uxth	r2, r3
 8001946:	89bb      	ldrh	r3, [r7, #12]
 8001948:	4313      	orrs	r3, r2
 800194a:	81bb      	strh	r3, [r7, #12]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 800194c:	683b      	ldr	r3, [r7, #0]
 800194e:	685a      	ldr	r2, [r3, #4]
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	639a      	str	r2, [r3, #56]	; 0x38
    
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	89fa      	ldrh	r2, [r7, #14]
 8001958:	831a      	strh	r2, [r3, #24]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	89ba      	ldrh	r2, [r7, #12]
 800195e:	841a      	strh	r2, [r3, #32]
}
 8001960:	bf00      	nop
 8001962:	3714      	adds	r7, #20
 8001964:	46bd      	mov	sp, r7
 8001966:	bc80      	pop	{r7}
 8001968:	4770      	bx	lr
 800196a:	bf00      	nop

0800196c <TIM_OC3Init>:
  *         that contains the configuration information for the specified TIM 
  *         peripheral.
  * @retval None
  */
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 800196c:	b480      	push	{r7}
 800196e:	b085      	sub	sp, #20
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
 8001974:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0;
 8001976:	2300      	movs	r3, #0
 8001978:	81fb      	strh	r3, [r7, #14]
 800197a:	2300      	movs	r3, #0
 800197c:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC3E));
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	8c1b      	ldrh	r3, [r3, #32]
 8001982:	b29b      	uxth	r3, r3
 8001984:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001988:	b29a      	uxth	r2, r3
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	8c1b      	ldrh	r3, [r3, #32]
 8001992:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	8b9b      	ldrh	r3, [r3, #28]
 8001998:	81fb      	strh	r3, [r7, #14]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC3M));
 800199a:	89fb      	ldrh	r3, [r7, #14]
 800199c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80019a0:	81fb      	strh	r3, [r7, #14]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 80019a2:	683b      	ldr	r3, [r7, #0]
 80019a4:	881a      	ldrh	r2, [r3, #0]
 80019a6:	89fb      	ldrh	r3, [r7, #14]
 80019a8:	4313      	orrs	r3, r2
 80019aa:	81fb      	strh	r3, [r7, #14]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3P));
 80019ac:	89bb      	ldrh	r3, [r7, #12]
 80019ae:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80019b2:	81bb      	strh	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 80019b4:	683b      	ldr	r3, [r7, #0]
 80019b6:	891b      	ldrh	r3, [r3, #8]
 80019b8:	021b      	lsls	r3, r3, #8
 80019ba:	b29a      	uxth	r2, r3
 80019bc:	89bb      	ldrh	r3, [r7, #12]
 80019be:	4313      	orrs	r3, r2
 80019c0:	81bb      	strh	r3, [r7, #12]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 80019c2:	683b      	ldr	r3, [r7, #0]
 80019c4:	885b      	ldrh	r3, [r3, #2]
 80019c6:	021b      	lsls	r3, r3, #8
 80019c8:	b29a      	uxth	r2, r3
 80019ca:	89bb      	ldrh	r3, [r7, #12]
 80019cc:	4313      	orrs	r3, r2
 80019ce:	81bb      	strh	r3, [r7, #12]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 80019d0:	683b      	ldr	r3, [r7, #0]
 80019d2:	685a      	ldr	r2, [r3, #4]
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	89fa      	ldrh	r2, [r7, #14]
 80019dc:	839a      	strh	r2, [r3, #28]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	89ba      	ldrh	r2, [r7, #12]
 80019e2:	841a      	strh	r2, [r3, #32]
}
 80019e4:	bf00      	nop
 80019e6:	3714      	adds	r7, #20
 80019e8:	46bd      	mov	sp, r7
 80019ea:	bc80      	pop	{r7}
 80019ec:	4770      	bx	lr
 80019ee:	bf00      	nop

080019f0 <TIM_OC4Init>:
  *         that contains the configuration information for the specified TIM 
  *         peripheral.
  * @retval None
  */
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80019f0:	b480      	push	{r7}
 80019f2:	b085      	sub	sp, #20
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
 80019f8:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0;
 80019fa:	2300      	movs	r3, #0
 80019fc:	81fb      	strh	r3, [r7, #14]
 80019fe:	2300      	movs	r3, #0
 8001a00:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC4E));
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	8c1b      	ldrh	r3, [r3, #32]
 8001a06:	b29b      	uxth	r3, r3
 8001a08:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001a0c:	b29a      	uxth	r2, r3
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	8c1b      	ldrh	r3, [r3, #32]
 8001a16:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	8b9b      	ldrh	r3, [r3, #28]
 8001a1c:	81fb      	strh	r3, [r7, #14]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC4M));
 8001a1e:	89fb      	ldrh	r3, [r7, #14]
 8001a20:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001a24:	81fb      	strh	r3, [r7, #14]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8001a26:	683b      	ldr	r3, [r7, #0]
 8001a28:	881b      	ldrh	r3, [r3, #0]
 8001a2a:	021b      	lsls	r3, r3, #8
 8001a2c:	b29a      	uxth	r2, r3
 8001a2e:	89fb      	ldrh	r3, [r7, #14]
 8001a30:	4313      	orrs	r3, r2
 8001a32:	81fb      	strh	r3, [r7, #14]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC4P));
 8001a34:	89bb      	ldrh	r3, [r7, #12]
 8001a36:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001a3a:	81bb      	strh	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 8001a3c:	683b      	ldr	r3, [r7, #0]
 8001a3e:	891b      	ldrh	r3, [r3, #8]
 8001a40:	031b      	lsls	r3, r3, #12
 8001a42:	b29a      	uxth	r2, r3
 8001a44:	89bb      	ldrh	r3, [r7, #12]
 8001a46:	4313      	orrs	r3, r2
 8001a48:	81bb      	strh	r3, [r7, #12]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 8001a4a:	683b      	ldr	r3, [r7, #0]
 8001a4c:	885b      	ldrh	r3, [r3, #2]
 8001a4e:	031b      	lsls	r3, r3, #12
 8001a50:	b29a      	uxth	r2, r3
 8001a52:	89bb      	ldrh	r3, [r7, #12]
 8001a54:	4313      	orrs	r3, r2
 8001a56:	81bb      	strh	r3, [r7, #12]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 8001a58:	683b      	ldr	r3, [r7, #0]
 8001a5a:	685a      	ldr	r2, [r3, #4]
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	89fa      	ldrh	r2, [r7, #14]
 8001a64:	839a      	strh	r2, [r3, #28]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	89ba      	ldrh	r2, [r7, #12]
 8001a6a:	841a      	strh	r2, [r3, #32]
}
 8001a6c:	bf00      	nop
 8001a6e:	3714      	adds	r7, #20
 8001a70:	46bd      	mov	sp, r7
 8001a72:	bc80      	pop	{r7}
 8001a74:	4770      	bx	lr
 8001a76:	bf00      	nop

08001a78 <TIM_OC1PreloadConfig>:
  *     @arg TIM_OCPreload_Enable: Enable TIM output compare Preload
  *     @arg TIM_OCPreload_Disable: Disable TIM output compare Preload
  * @retval None
  */
void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	b085      	sub	sp, #20
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
 8001a80:	460b      	mov	r3, r1
 8001a82:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8001a84:	2300      	movs	r3, #0
 8001a86:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  
  tmpccmr1 = TIMx->CCMR1;
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	8b1b      	ldrh	r3, [r3, #24]
 8001a8c:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC1PE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1PE);
 8001a8e:	89fb      	ldrh	r3, [r7, #14]
 8001a90:	f023 0308 	bic.w	r3, r3, #8
 8001a94:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 8001a96:	89fa      	ldrh	r2, [r7, #14]
 8001a98:	887b      	ldrh	r3, [r7, #2]
 8001a9a:	4313      	orrs	r3, r2
 8001a9c:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	89fa      	ldrh	r2, [r7, #14]
 8001aa2:	831a      	strh	r2, [r3, #24]
}
 8001aa4:	bf00      	nop
 8001aa6:	3714      	adds	r7, #20
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	bc80      	pop	{r7}
 8001aac:	4770      	bx	lr
 8001aae:	bf00      	nop

08001ab0 <TIM_OC2PreloadConfig>:
  *     @arg TIM_OCPreload_Enable: Enable TIM output compare Preload
  *     @arg TIM_OCPreload_Disable: Disable TIM output compare Preload
  * @retval None
  */
void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	b085      	sub	sp, #20
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
 8001ab8:	460b      	mov	r3, r1
 8001aba:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8001abc:	2300      	movs	r3, #0
 8001abe:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  
  tmpccmr1 = TIMx->CCMR1;
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	8b1b      	ldrh	r3, [r3, #24]
 8001ac4:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC2PE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2PE);
 8001ac6:	89fb      	ldrh	r3, [r7, #14]
 8001ac8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001acc:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
 8001ace:	887b      	ldrh	r3, [r7, #2]
 8001ad0:	021b      	lsls	r3, r3, #8
 8001ad2:	b29a      	uxth	r2, r3
 8001ad4:	89fb      	ldrh	r3, [r7, #14]
 8001ad6:	4313      	orrs	r3, r2
 8001ad8:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	89fa      	ldrh	r2, [r7, #14]
 8001ade:	831a      	strh	r2, [r3, #24]
}
 8001ae0:	bf00      	nop
 8001ae2:	3714      	adds	r7, #20
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	bc80      	pop	{r7}
 8001ae8:	4770      	bx	lr
 8001aea:	bf00      	nop

08001aec <TIM_OC3PreloadConfig>:
  *     @arg TIM_OCPreload_Enable: Enable TIM output compare Preload
  *     @arg TIM_OCPreload_Disable: Disable TIM output compare Preload
  * @retval None
  */
void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8001aec:	b480      	push	{r7}
 8001aee:	b085      	sub	sp, #20
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
 8001af4:	460b      	mov	r3, r1
 8001af6:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8001af8:	2300      	movs	r3, #0
 8001afa:	81fb      	strh	r3, [r7, #14]
  
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  
  tmpccmr2 = TIMx->CCMR2;
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	8b9b      	ldrh	r3, [r3, #28]
 8001b00:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC3PE Bit */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3PE);
 8001b02:	89fb      	ldrh	r3, [r7, #14]
 8001b04:	f023 0308 	bic.w	r3, r3, #8
 8001b08:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 8001b0a:	89fa      	ldrh	r2, [r7, #14]
 8001b0c:	887b      	ldrh	r3, [r7, #2]
 8001b0e:	4313      	orrs	r3, r2
 8001b10:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	89fa      	ldrh	r2, [r7, #14]
 8001b16:	839a      	strh	r2, [r3, #28]
}
 8001b18:	bf00      	nop
 8001b1a:	3714      	adds	r7, #20
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	bc80      	pop	{r7}
 8001b20:	4770      	bx	lr
 8001b22:	bf00      	nop

08001b24 <TIM_OC4PreloadConfig>:
  *     @arg TIM_OCPreload_Enable: Enable TIM output compare Preload
  *     @arg TIM_OCPreload_Disable: Disable TIM output compare Preload
  * @retval None
  */
void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8001b24:	b480      	push	{r7}
 8001b26:	b085      	sub	sp, #20
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
 8001b2c:	460b      	mov	r3, r1
 8001b2e:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8001b30:	2300      	movs	r3, #0
 8001b32:	81fb      	strh	r3, [r7, #14]
  
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  
  tmpccmr2 = TIMx->CCMR2;
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	8b9b      	ldrh	r3, [r3, #28]
 8001b38:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC4PE Bit */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4PE);
 8001b3a:	89fb      	ldrh	r3, [r7, #14]
 8001b3c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001b40:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
 8001b42:	887b      	ldrh	r3, [r7, #2]
 8001b44:	021b      	lsls	r3, r3, #8
 8001b46:	b29a      	uxth	r2, r3
 8001b48:	89fb      	ldrh	r3, [r7, #14]
 8001b4a:	4313      	orrs	r3, r2
 8001b4c:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	89fa      	ldrh	r2, [r7, #14]
 8001b52:	839a      	strh	r2, [r3, #28]
}
 8001b54:	bf00      	nop
 8001b56:	3714      	adds	r7, #20
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	bc80      	pop	{r7}
 8001b5c:	4770      	bx	lr
 8001b5e:	bf00      	nop

08001b60 <TIM_PWMIConfig>:
  *         that contains the configuration information for the specified TIM 
  *         peripheral.
  * @retval None
  */
void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b084      	sub	sp, #16
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
 8001b68:	6039      	str	r1, [r7, #0]
  uint16_t icoppositepolarity = TIM_ICPolarity_Rising;
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	81fb      	strh	r3, [r7, #14]
  uint16_t icoppositeselection = TIM_ICSelection_DirectTI;
 8001b6e:	2301      	movs	r3, #1
 8001b70:	81bb      	strh	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 8001b72:	683b      	ldr	r3, [r7, #0]
 8001b74:	885b      	ldrh	r3, [r3, #2]
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d102      	bne.n	8001b80 <TIM_PWMIConfig+0x20>
  {
    icoppositepolarity = TIM_ICPolarity_Falling;
 8001b7a:	2302      	movs	r3, #2
 8001b7c:	81fb      	strh	r3, [r7, #14]
 8001b7e:	e001      	b.n	8001b84 <TIM_PWMIConfig+0x24>
  }
  else
  {
    icoppositepolarity = TIM_ICPolarity_Rising;
 8001b80:	2300      	movs	r3, #0
 8001b82:	81fb      	strh	r3, [r7, #14]
  }
  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 8001b84:	683b      	ldr	r3, [r7, #0]
 8001b86:	889b      	ldrh	r3, [r3, #4]
 8001b88:	2b01      	cmp	r3, #1
 8001b8a:	d102      	bne.n	8001b92 <TIM_PWMIConfig+0x32>
  {
    icoppositeselection = TIM_ICSelection_IndirectTI;
 8001b8c:	2302      	movs	r3, #2
 8001b8e:	81bb      	strh	r3, [r7, #12]
 8001b90:	e001      	b.n	8001b96 <TIM_PWMIConfig+0x36>
  }
  else
  {
    icoppositeselection = TIM_ICSelection_DirectTI;
 8001b92:	2301      	movs	r3, #1
 8001b94:	81bb      	strh	r3, [r7, #12]
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8001b96:	683b      	ldr	r3, [r7, #0]
 8001b98:	881b      	ldrh	r3, [r3, #0]
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d11c      	bne.n	8001bd8 <TIM_PWMIConfig+0x78>
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 8001b9e:	683b      	ldr	r3, [r7, #0]
 8001ba0:	8859      	ldrh	r1, [r3, #2]
 8001ba2:	683b      	ldr	r3, [r7, #0]
 8001ba4:	889a      	ldrh	r2, [r3, #4]
 8001ba6:	683b      	ldr	r3, [r7, #0]
 8001ba8:	891b      	ldrh	r3, [r3, #8]
 8001baa:	6878      	ldr	r0, [r7, #4]
 8001bac:	f000 f948 	bl	8001e40 <TI1_Config>
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8001bb0:	683b      	ldr	r3, [r7, #0]
 8001bb2:	88db      	ldrh	r3, [r3, #6]
 8001bb4:	4619      	mov	r1, r3
 8001bb6:	6878      	ldr	r0, [r7, #4]
 8001bb8:	f000 f846 	bl	8001c48 <TIM_SetIC1Prescaler>
    /* TI2 Configuration */
    TI2_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 8001bbc:	683b      	ldr	r3, [r7, #0]
 8001bbe:	891b      	ldrh	r3, [r3, #8]
 8001bc0:	89ba      	ldrh	r2, [r7, #12]
 8001bc2:	89f9      	ldrh	r1, [r7, #14]
 8001bc4:	6878      	ldr	r0, [r7, #4]
 8001bc6:	f000 f97d 	bl	8001ec4 <TI2_Config>
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8001bca:	683b      	ldr	r3, [r7, #0]
 8001bcc:	88db      	ldrh	r3, [r3, #6]
 8001bce:	4619      	mov	r1, r3
 8001bd0:	6878      	ldr	r0, [r7, #4]
 8001bd2:	f000 f855 	bl	8001c80 <TIM_SetIC2Prescaler>
    /* TI1 Configuration */
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 8001bd6:	e01b      	b.n	8001c10 <TIM_PWMIConfig+0xb0>
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else
  { 
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 8001bd8:	683b      	ldr	r3, [r7, #0]
 8001bda:	8859      	ldrh	r1, [r3, #2]
 8001bdc:	683b      	ldr	r3, [r7, #0]
 8001bde:	889a      	ldrh	r2, [r3, #4]
 8001be0:	683b      	ldr	r3, [r7, #0]
 8001be2:	891b      	ldrh	r3, [r3, #8]
 8001be4:	6878      	ldr	r0, [r7, #4]
 8001be6:	f000 f96d 	bl	8001ec4 <TI2_Config>
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8001bea:	683b      	ldr	r3, [r7, #0]
 8001bec:	88db      	ldrh	r3, [r3, #6]
 8001bee:	4619      	mov	r1, r3
 8001bf0:	6878      	ldr	r0, [r7, #4]
 8001bf2:	f000 f845 	bl	8001c80 <TIM_SetIC2Prescaler>
    /* TI1 Configuration */
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 8001bf6:	683b      	ldr	r3, [r7, #0]
 8001bf8:	891b      	ldrh	r3, [r3, #8]
 8001bfa:	89ba      	ldrh	r2, [r7, #12]
 8001bfc:	89f9      	ldrh	r1, [r7, #14]
 8001bfe:	6878      	ldr	r0, [r7, #4]
 8001c00:	f000 f91e 	bl	8001e40 <TI1_Config>
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8001c04:	683b      	ldr	r3, [r7, #0]
 8001c06:	88db      	ldrh	r3, [r3, #6]
 8001c08:	4619      	mov	r1, r3
 8001c0a:	6878      	ldr	r0, [r7, #4]
 8001c0c:	f000 f81c 	bl	8001c48 <TIM_SetIC1Prescaler>
  }
}
 8001c10:	bf00      	nop
 8001c12:	3710      	adds	r7, #16
 8001c14:	46bd      	mov	sp, r7
 8001c16:	bd80      	pop	{r7, pc}

08001c18 <TIM_GetCapture1>:
  * @brief  Gets the TIMx Input Capture 1 value.
  * @param  TIMx: where x can be 2, 3, 4, 5, 9, 10 or 11 to select the TIM peripheral.
  * @retval Capture Compare 1 Register value.
  */
uint32_t TIM_GetCapture1(TIM_TypeDef* TIMx)
{
 8001c18:	b480      	push	{r7}
 8001c1a:	b083      	sub	sp, #12
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  
  /* Get the Capture 1 Register value */
  return TIMx->CCR1;
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
}
 8001c24:	4618      	mov	r0, r3
 8001c26:	370c      	adds	r7, #12
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	bc80      	pop	{r7}
 8001c2c:	4770      	bx	lr
 8001c2e:	bf00      	nop

08001c30 <TIM_GetCapture2>:
  * @brief  Gets the TIMx Input Capture 2 value.
  * @param  TIMx: where x can be 2, 3, 4, 5 or 9 to select the TIM peripheral.
  * @retval Capture Compare 2 Register value.
  */
uint32_t TIM_GetCapture2(TIM_TypeDef* TIMx)
{
 8001c30:	b480      	push	{r7}
 8001c32:	b083      	sub	sp, #12
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  
  /* Get the Capture 2 Register value */
  return TIMx->CCR2;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
}
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	370c      	adds	r7, #12
 8001c40:	46bd      	mov	sp, r7
 8001c42:	bc80      	pop	{r7}
 8001c44:	4770      	bx	lr
 8001c46:	bf00      	nop

08001c48 <TIM_SetIC1Prescaler>:
  *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events.
  *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events.
  * @retval None
  */
void TIM_SetIC1Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	b083      	sub	sp, #12
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
 8001c50:	460b      	mov	r3, r1
 8001c52:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  
  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~((uint16_t)TIM_CCMR1_IC1PSC);
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	8b1b      	ldrh	r3, [r3, #24]
 8001c58:	b29b      	uxth	r3, r3
 8001c5a:	f023 030c 	bic.w	r3, r3, #12
 8001c5e:	b29a      	uxth	r2, r3
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	831a      	strh	r2, [r3, #24]
  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	8b1b      	ldrh	r3, [r3, #24]
 8001c68:	b29a      	uxth	r2, r3
 8001c6a:	887b      	ldrh	r3, [r7, #2]
 8001c6c:	4313      	orrs	r3, r2
 8001c6e:	b29a      	uxth	r2, r3
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	831a      	strh	r2, [r3, #24]
}
 8001c74:	bf00      	nop
 8001c76:	370c      	adds	r7, #12
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	bc80      	pop	{r7}
 8001c7c:	4770      	bx	lr
 8001c7e:	bf00      	nop

08001c80 <TIM_SetIC2Prescaler>:
  *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events.
  *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events.
  * @retval None
  */
void TIM_SetIC2Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
 8001c80:	b480      	push	{r7}
 8001c82:	b083      	sub	sp, #12
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
 8001c88:	460b      	mov	r3, r1
 8001c8a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  
  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~((uint16_t)TIM_CCMR1_IC2PSC);
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	8b1b      	ldrh	r3, [r3, #24]
 8001c90:	b29b      	uxth	r3, r3
 8001c92:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8001c96:	b29a      	uxth	r2, r3
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	831a      	strh	r2, [r3, #24]
  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	8b1b      	ldrh	r3, [r3, #24]
 8001ca0:	b29a      	uxth	r2, r3
 8001ca2:	887b      	ldrh	r3, [r7, #2]
 8001ca4:	021b      	lsls	r3, r3, #8
 8001ca6:	b29b      	uxth	r3, r3
 8001ca8:	4313      	orrs	r3, r2
 8001caa:	b29a      	uxth	r2, r3
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	831a      	strh	r2, [r3, #24]
}
 8001cb0:	bf00      	nop
 8001cb2:	370c      	adds	r7, #12
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	bc80      	pop	{r7}
 8001cb8:	4770      	bx	lr
 8001cba:	bf00      	nop

08001cbc <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 8001cbc:	b480      	push	{r7}
 8001cbe:	b083      	sub	sp, #12
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]
 8001cc4:	460b      	mov	r3, r1
 8001cc6:	807b      	strh	r3, [r7, #2]
 8001cc8:	4613      	mov	r3, r2
 8001cca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001ccc:	787b      	ldrb	r3, [r7, #1]
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d008      	beq.n	8001ce4 <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	899b      	ldrh	r3, [r3, #12]
 8001cd6:	b29a      	uxth	r2, r3
 8001cd8:	887b      	ldrh	r3, [r7, #2]
 8001cda:	4313      	orrs	r3, r2
 8001cdc:	b29a      	uxth	r2, r3
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
  }
}
 8001ce2:	e009      	b.n	8001cf8 <TIM_ITConfig+0x3c>
    TIMx->DIER |= TIM_IT;
  }
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	899b      	ldrh	r3, [r3, #12]
 8001ce8:	b29a      	uxth	r2, r3
 8001cea:	887b      	ldrh	r3, [r7, #2]
 8001cec:	43db      	mvns	r3, r3
 8001cee:	b29b      	uxth	r3, r3
 8001cf0:	4013      	ands	r3, r2
 8001cf2:	b29a      	uxth	r2, r3
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	819a      	strh	r2, [r3, #12]
  }
}
 8001cf8:	bf00      	nop
 8001cfa:	370c      	adds	r7, #12
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	bc80      	pop	{r7}
 8001d00:	4770      	bx	lr
 8001d02:	bf00      	nop

08001d04 <TIM_ClearFlag>:
  * @note TIM10 and TIM11 can have only update flag, TIM_FLAG_CC1
  *     or TIM_FLAG_CC1OF flags      
  * @retval None
  */
void TIM_ClearFlag(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)
{  
 8001d04:	b480      	push	{r7}
 8001d06:	b083      	sub	sp, #12
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
 8001d0c:	460b      	mov	r3, r1
 8001d0e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_CLEAR_FLAG(TIM_FLAG));
   
  /* Clear the flags */
  TIMx->SR = (uint16_t)~TIM_FLAG;
 8001d10:	887b      	ldrh	r3, [r7, #2]
 8001d12:	43db      	mvns	r3, r3
 8001d14:	b29a      	uxth	r2, r3
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	821a      	strh	r2, [r3, #16]
}
 8001d1a:	bf00      	nop
 8001d1c:	370c      	adds	r7, #12
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bc80      	pop	{r7}
 8001d22:	4770      	bx	lr

08001d24 <TIM_GetITStatus>:
  * @note TIM10 and TIM11 can have only update interrupt or TIM_FLAG_CC1
  *     interrupt      
  * @retval The new state of the TIM_IT(SET or RESET).
  */
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8001d24:	b480      	push	{r7}
 8001d26:	b085      	sub	sp, #20
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
 8001d2c:	460b      	mov	r3, r1
 8001d2e:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 8001d30:	2300      	movs	r3, #0
 8001d32:	73fb      	strb	r3, [r7, #15]
  uint16_t itstatus = 0x0, itenable = 0x0;
 8001d34:	2300      	movs	r3, #0
 8001d36:	81bb      	strh	r3, [r7, #12]
 8001d38:	2300      	movs	r3, #0
 8001d3a:	817b      	strh	r3, [r7, #10]
  
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	8a1b      	ldrh	r3, [r3, #16]
 8001d40:	b29a      	uxth	r2, r3
 8001d42:	887b      	ldrh	r3, [r7, #2]
 8001d44:	4013      	ands	r3, r2
 8001d46:	81bb      	strh	r3, [r7, #12]
  
  itenable = TIMx->DIER & TIM_IT;
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	899b      	ldrh	r3, [r3, #12]
 8001d4c:	b29a      	uxth	r2, r3
 8001d4e:	887b      	ldrh	r3, [r7, #2]
 8001d50:	4013      	ands	r3, r2
 8001d52:	817b      	strh	r3, [r7, #10]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 8001d54:	89bb      	ldrh	r3, [r7, #12]
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d005      	beq.n	8001d66 <TIM_GetITStatus+0x42>
 8001d5a:	897b      	ldrh	r3, [r7, #10]
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d002      	beq.n	8001d66 <TIM_GetITStatus+0x42>
  {
    bitstatus = SET;
 8001d60:	2301      	movs	r3, #1
 8001d62:	73fb      	strb	r3, [r7, #15]
 8001d64:	e001      	b.n	8001d6a <TIM_GetITStatus+0x46>
  }
  else
  {
    bitstatus = RESET;
 8001d66:	2300      	movs	r3, #0
 8001d68:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001d6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	3714      	adds	r7, #20
 8001d70:	46bd      	mov	sp, r7
 8001d72:	bc80      	pop	{r7}
 8001d74:	4770      	bx	lr
 8001d76:	bf00      	nop

08001d78 <TIM_ClearITPendingBit>:
  * @note TIM10 and TIM11 can have only update interrupt or TIM_IT_CC1
  *     interrupt        
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8001d78:	b480      	push	{r7}
 8001d7a:	b083      	sub	sp, #12
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
 8001d80:	460b      	mov	r3, r1
 8001d82:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
   
  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8001d84:	887b      	ldrh	r3, [r7, #2]
 8001d86:	43db      	mvns	r3, r3
 8001d88:	b29a      	uxth	r2, r3
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	821a      	strh	r2, [r3, #16]
}
 8001d8e:	bf00      	nop
 8001d90:	370c      	adds	r7, #12
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bc80      	pop	{r7}
 8001d96:	4770      	bx	lr

08001d98 <TIM_SelectInputTrigger>:
  *     @arg TIM_TS_TI2FP2: Filtered Timer Input 2.
  *     @arg TIM_TS_ETRF: External Trigger input.
  * @retval None
  */
void TIM_SelectInputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	b085      	sub	sp, #20
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
 8001da0:	460b      	mov	r3, r1
 8001da2:	807b      	strh	r3, [r7, #2]
  uint16_t tmpsmcr = 0;
 8001da4:	2300      	movs	r3, #0
 8001da6:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx)); 
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	891b      	ldrh	r3, [r3, #8]
 8001dac:	81fb      	strh	r3, [r7, #14]
  /* Reset the TS Bits */
  tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_TS));
 8001dae:	89fb      	ldrh	r3, [r7, #14]
 8001db0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001db4:	81fb      	strh	r3, [r7, #14]
  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 8001db6:	89fa      	ldrh	r2, [r7, #14]
 8001db8:	887b      	ldrh	r3, [r7, #2]
 8001dba:	4313      	orrs	r3, r2
 8001dbc:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	89fa      	ldrh	r2, [r7, #14]
 8001dc2:	811a      	strh	r2, [r3, #8]
}
 8001dc4:	bf00      	nop
 8001dc6:	3714      	adds	r7, #20
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	bc80      	pop	{r7}
 8001dcc:	4770      	bx	lr
 8001dce:	bf00      	nop

08001dd0 <TIM_SelectSlaveMode>:
  *     @arg TIM_SlaveMode_Trigger:   The counter starts at a rising edge of the trigger TRGI.
  *     @arg TIM_SlaveMode_External1: Rising edges of the selected trigger (TRGI) clock the counter.
  * @retval None
  */
void TIM_SelectSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_SlaveMode)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	b083      	sub	sp, #12
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
 8001dd8:	460b      	mov	r3, r1
 8001dda:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx)); 
  assert_param(IS_TIM_SLAVE_MODE(TIM_SlaveMode));
  
  /* Reset the SMS Bits */
  TIMx->SMCR &= (uint16_t)~((uint16_t)TIM_SMCR_SMS);
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	891b      	ldrh	r3, [r3, #8]
 8001de0:	b29b      	uxth	r3, r3
 8001de2:	f023 0307 	bic.w	r3, r3, #7
 8001de6:	b29a      	uxth	r2, r3
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	811a      	strh	r2, [r3, #8]
  /* Select the Slave Mode */
  TIMx->SMCR |= TIM_SlaveMode;
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	891b      	ldrh	r3, [r3, #8]
 8001df0:	b29a      	uxth	r2, r3
 8001df2:	887b      	ldrh	r3, [r7, #2]
 8001df4:	4313      	orrs	r3, r2
 8001df6:	b29a      	uxth	r2, r3
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	811a      	strh	r2, [r3, #8]
}
 8001dfc:	bf00      	nop
 8001dfe:	370c      	adds	r7, #12
 8001e00:	46bd      	mov	sp, r7
 8001e02:	bc80      	pop	{r7}
 8001e04:	4770      	bx	lr
 8001e06:	bf00      	nop

08001e08 <TIM_SelectMasterSlaveMode>:
  *                                      and its slaves (through TRGO).
  *     @arg TIM_MasterSlaveMode_Disable: No action
  * @retval None
  */
void TIM_SelectMasterSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_MasterSlaveMode)
{
 8001e08:	b480      	push	{r7}
 8001e0a:	b083      	sub	sp, #12
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
 8001e10:	460b      	mov	r3, r1
 8001e12:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_MSM_STATE(TIM_MasterSlaveMode));
  
  /* Reset the MSM Bit */
  TIMx->SMCR &= (uint16_t)~((uint16_t)TIM_SMCR_MSM);
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	891b      	ldrh	r3, [r3, #8]
 8001e18:	b29b      	uxth	r3, r3
 8001e1a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001e1e:	b29a      	uxth	r2, r3
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	811a      	strh	r2, [r3, #8]
  
  /* Set or Reset the MSM Bit */
  TIMx->SMCR |= TIM_MasterSlaveMode;
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	891b      	ldrh	r3, [r3, #8]
 8001e28:	b29a      	uxth	r2, r3
 8001e2a:	887b      	ldrh	r3, [r7, #2]
 8001e2c:	4313      	orrs	r3, r2
 8001e2e:	b29a      	uxth	r2, r3
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	811a      	strh	r2, [r3, #8]
}
 8001e34:	bf00      	nop
 8001e36:	370c      	adds	r7, #12
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	bc80      	pop	{r7}
 8001e3c:	4770      	bx	lr
 8001e3e:	bf00      	nop

08001e40 <TI1_Config>:
  *   This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 8001e40:	b480      	push	{r7}
 8001e42:	b087      	sub	sp, #28
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	60f8      	str	r0, [r7, #12]
 8001e48:	4608      	mov	r0, r1
 8001e4a:	4611      	mov	r1, r2
 8001e4c:	461a      	mov	r2, r3
 8001e4e:	4603      	mov	r3, r0
 8001e50:	817b      	strh	r3, [r7, #10]
 8001e52:	460b      	mov	r3, r1
 8001e54:	813b      	strh	r3, [r7, #8]
 8001e56:	4613      	mov	r3, r2
 8001e58:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr1 = 0, tmpccer = 0;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	82fb      	strh	r3, [r7, #22]
 8001e5e:	2300      	movs	r3, #0
 8001e60:	82bb      	strh	r3, [r7, #20]
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC1E);
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	8c1b      	ldrh	r3, [r3, #32]
 8001e66:	b29b      	uxth	r3, r3
 8001e68:	f023 0301 	bic.w	r3, r3, #1
 8001e6c:	b29a      	uxth	r2, r3
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	841a      	strh	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	8b1b      	ldrh	r3, [r3, #24]
 8001e76:	82fb      	strh	r3, [r7, #22]
  tmpccer = TIMx->CCER;
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	8c1b      	ldrh	r3, [r3, #32]
 8001e7c:	82bb      	strh	r3, [r7, #20]
  /* Select the Input and set the filter */
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC1S)) & ((uint16_t)~((uint16_t)TIM_CCMR1_IC1F)));
 8001e7e:	8afb      	ldrh	r3, [r7, #22]
 8001e80:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 8001e84:	82fb      	strh	r3, [r7, #22]
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 8001e86:	88fb      	ldrh	r3, [r7, #6]
 8001e88:	011b      	lsls	r3, r3, #4
 8001e8a:	b29a      	uxth	r2, r3
 8001e8c:	893b      	ldrh	r3, [r7, #8]
 8001e8e:	4313      	orrs	r3, r2
 8001e90:	b29a      	uxth	r2, r3
 8001e92:	8afb      	ldrh	r3, [r7, #22]
 8001e94:	4313      	orrs	r3, r2
 8001e96:	82fb      	strh	r3, [r7, #22]
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8001e98:	8abb      	ldrh	r3, [r7, #20]
 8001e9a:	f023 030a 	bic.w	r3, r3, #10
 8001e9e:	82bb      	strh	r3, [r7, #20]
  tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 8001ea0:	897a      	ldrh	r2, [r7, #10]
 8001ea2:	8abb      	ldrh	r3, [r7, #20]
 8001ea4:	4313      	orrs	r3, r2
 8001ea6:	b29b      	uxth	r3, r3
 8001ea8:	f043 0301 	orr.w	r3, r3, #1
 8001eac:	82bb      	strh	r3, [r7, #20]
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	8afa      	ldrh	r2, [r7, #22]
 8001eb2:	831a      	strh	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	8aba      	ldrh	r2, [r7, #20]
 8001eb8:	841a      	strh	r2, [r3, #32]
}
 8001eba:	bf00      	nop
 8001ebc:	371c      	adds	r7, #28
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bc80      	pop	{r7}
 8001ec2:	4770      	bx	lr

08001ec4 <TI2_Config>:
  *   This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	b087      	sub	sp, #28
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	60f8      	str	r0, [r7, #12]
 8001ecc:	4608      	mov	r0, r1
 8001ece:	4611      	mov	r1, r2
 8001ed0:	461a      	mov	r2, r3
 8001ed2:	4603      	mov	r3, r0
 8001ed4:	817b      	strh	r3, [r7, #10]
 8001ed6:	460b      	mov	r3, r1
 8001ed8:	813b      	strh	r3, [r7, #8]
 8001eda:	4613      	mov	r3, r2
 8001edc:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	82fb      	strh	r3, [r7, #22]
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	82bb      	strh	r3, [r7, #20]
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	827b      	strh	r3, [r7, #18]
  
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC2E);
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	8c1b      	ldrh	r3, [r3, #32]
 8001eee:	b29b      	uxth	r3, r3
 8001ef0:	f023 0310 	bic.w	r3, r3, #16
 8001ef4:	b29a      	uxth	r2, r3
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	841a      	strh	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	8b1b      	ldrh	r3, [r3, #24]
 8001efe:	82fb      	strh	r3, [r7, #22]
  tmpccer = TIMx->CCER;
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	8c1b      	ldrh	r3, [r3, #32]
 8001f04:	82bb      	strh	r3, [r7, #20]
  tmp = (uint16_t)(TIM_ICPolarity << 4);
 8001f06:	897b      	ldrh	r3, [r7, #10]
 8001f08:	011b      	lsls	r3, r3, #4
 8001f0a:	827b      	strh	r3, [r7, #18]
  /* Select the Input and set the filter */
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC2S)) & ((uint16_t)~((uint16_t)TIM_CCMR1_IC2F)));
 8001f0c:	8afb      	ldrh	r3, [r7, #22]
 8001f0e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001f12:	051b      	lsls	r3, r3, #20
 8001f14:	0d1b      	lsrs	r3, r3, #20
 8001f16:	82fb      	strh	r3, [r7, #22]
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 8001f18:	88fb      	ldrh	r3, [r7, #6]
 8001f1a:	031b      	lsls	r3, r3, #12
 8001f1c:	b29a      	uxth	r2, r3
 8001f1e:	8afb      	ldrh	r3, [r7, #22]
 8001f20:	4313      	orrs	r3, r2
 8001f22:	82fb      	strh	r3, [r7, #22]
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 8001f24:	893b      	ldrh	r3, [r7, #8]
 8001f26:	021b      	lsls	r3, r3, #8
 8001f28:	b29a      	uxth	r2, r3
 8001f2a:	8afb      	ldrh	r3, [r7, #22]
 8001f2c:	4313      	orrs	r3, r2
 8001f2e:	82fb      	strh	r3, [r7, #22]
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8001f30:	8abb      	ldrh	r3, [r7, #20]
 8001f32:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8001f36:	82bb      	strh	r3, [r7, #20]
  tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 8001f38:	8a7a      	ldrh	r2, [r7, #18]
 8001f3a:	8abb      	ldrh	r3, [r7, #20]
 8001f3c:	4313      	orrs	r3, r2
 8001f3e:	b29b      	uxth	r3, r3
 8001f40:	f043 0310 	orr.w	r3, r3, #16
 8001f44:	82bb      	strh	r3, [r7, #20]
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	8afa      	ldrh	r2, [r7, #22]
 8001f4a:	831a      	strh	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	8aba      	ldrh	r2, [r7, #20]
 8001f50:	841a      	strh	r2, [r3, #32]
}
 8001f52:	bf00      	nop
 8001f54:	371c      	adds	r7, #28
 8001f56:	46bd      	mov	sp, r7
 8001f58:	bc80      	pop	{r7}
 8001f5a:	4770      	bx	lr

08001f5c <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that 
  *        contains the configuration information for the specified USART peripheral.
  * @retval None.
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b08a      	sub	sp, #40	; 0x28
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6078      	str	r0, [r7, #4]
 8001f64:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 8001f66:	2300      	movs	r3, #0
 8001f68:	627b      	str	r3, [r7, #36]	; 0x24
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	623b      	str	r3, [r7, #32]
  uint32_t integerdivider = 0x00;
 8001f6e:	2300      	movs	r3, #0
 8001f70:	61fb      	str	r3, [r7, #28]
  uint32_t fractionaldivider = 0x00;
 8001f72:	2300      	movs	r3, #0
 8001f74:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }
   
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	8a1b      	ldrh	r3, [r3, #16]
 8001f7a:	b29b      	uxth	r3, r3
 8001f7c:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8001f7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f80:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001f84:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8001f86:	683b      	ldr	r3, [r7, #0]
 8001f88:	88db      	ldrh	r3, [r3, #6]
 8001f8a:	461a      	mov	r2, r3
 8001f8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f8e:	4313      	orrs	r3, r2
 8001f90:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8001f92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f94:	b29a      	uxth	r2, r3
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	899b      	ldrh	r3, [r3, #12]
 8001f9e:	b29b      	uxth	r3, r3
 8001fa0:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 8001fa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fa4:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8001fa8:	f023 030c 	bic.w	r3, r3, #12
 8001fac:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	889a      	ldrh	r2, [r3, #4]
 8001fb2:	683b      	ldr	r3, [r7, #0]
 8001fb4:	891b      	ldrh	r3, [r3, #8]
 8001fb6:	4313      	orrs	r3, r2
 8001fb8:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 8001fba:	683b      	ldr	r3, [r7, #0]
 8001fbc:	895b      	ldrh	r3, [r3, #10]

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8001fbe:	4313      	orrs	r3, r2
 8001fc0:	b29b      	uxth	r3, r3
 8001fc2:	461a      	mov	r2, r3
 8001fc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fc6:	4313      	orrs	r3, r2
 8001fc8:	627b      	str	r3, [r7, #36]	; 0x24
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 8001fca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fcc:	b29a      	uxth	r2, r3
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	8a9b      	ldrh	r3, [r3, #20]
 8001fd6:	b29b      	uxth	r3, r3
 8001fd8:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 8001fda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fdc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001fe0:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8001fe2:	683b      	ldr	r3, [r7, #0]
 8001fe4:	899b      	ldrh	r3, [r3, #12]
 8001fe6:	461a      	mov	r2, r3
 8001fe8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fea:	4313      	orrs	r3, r2
 8001fec:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8001fee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ff0:	b29a      	uxth	r2, r3
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8001ff6:	f107 0308 	add.w	r3, r7, #8
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	f7ff f9f0 	bl	80013e0 <RCC_GetClocksFreq>
  if (USARTx == USART1) 
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	4a2e      	ldr	r2, [pc, #184]	; (80020bc <USART_Init+0x160>)
 8002004:	4293      	cmp	r3, r2
 8002006:	d102      	bne.n	800200e <USART_Init+0xb2>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8002008:	697b      	ldr	r3, [r7, #20]
 800200a:	623b      	str	r3, [r7, #32]
 800200c:	e001      	b.n	8002012 <USART_Init+0xb6>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 800200e:	693b      	ldr	r3, [r7, #16]
 8002010:	623b      	str	r3, [r7, #32]
  }

  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	899b      	ldrh	r3, [r3, #12]
 8002016:	b29b      	uxth	r3, r3
 8002018:	b21b      	sxth	r3, r3
 800201a:	2b00      	cmp	r3, #0
 800201c:	da0c      	bge.n	8002038 <USART_Init+0xdc>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 800201e:	6a3a      	ldr	r2, [r7, #32]
 8002020:	4613      	mov	r3, r2
 8002022:	009b      	lsls	r3, r3, #2
 8002024:	4413      	add	r3, r2
 8002026:	009a      	lsls	r2, r3, #2
 8002028:	441a      	add	r2, r3
 800202a:	683b      	ldr	r3, [r7, #0]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	005b      	lsls	r3, r3, #1
 8002030:	fbb2 f3f3 	udiv	r3, r2, r3
 8002034:	61fb      	str	r3, [r7, #28]
 8002036:	e00b      	b.n	8002050 <USART_Init+0xf4>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8002038:	6a3a      	ldr	r2, [r7, #32]
 800203a:	4613      	mov	r3, r2
 800203c:	009b      	lsls	r3, r3, #2
 800203e:	4413      	add	r3, r2
 8002040:	009a      	lsls	r2, r3, #2
 8002042:	441a      	add	r2, r3
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	009b      	lsls	r3, r3, #2
 800204a:	fbb2 f3f3 	udiv	r3, r2, r3
 800204e:	61fb      	str	r3, [r7, #28]
  }
  tmpreg = (integerdivider / 100) << 4;
 8002050:	69fb      	ldr	r3, [r7, #28]
 8002052:	4a1b      	ldr	r2, [pc, #108]	; (80020c0 <USART_Init+0x164>)
 8002054:	fba2 2303 	umull	r2, r3, r2, r3
 8002058:	095b      	lsrs	r3, r3, #5
 800205a:	011b      	lsls	r3, r3, #4
 800205c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 800205e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002060:	091b      	lsrs	r3, r3, #4
 8002062:	2264      	movs	r2, #100	; 0x64
 8002064:	fb02 f303 	mul.w	r3, r2, r3
 8002068:	69fa      	ldr	r2, [r7, #28]
 800206a:	1ad3      	subs	r3, r2, r3
 800206c:	61bb      	str	r3, [r7, #24]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	899b      	ldrh	r3, [r3, #12]
 8002072:	b29b      	uxth	r3, r3
 8002074:	b21b      	sxth	r3, r3
 8002076:	2b00      	cmp	r3, #0
 8002078:	da0c      	bge.n	8002094 <USART_Init+0x138>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 800207a:	69bb      	ldr	r3, [r7, #24]
 800207c:	00db      	lsls	r3, r3, #3
 800207e:	3332      	adds	r3, #50	; 0x32
 8002080:	4a0f      	ldr	r2, [pc, #60]	; (80020c0 <USART_Init+0x164>)
 8002082:	fba2 2303 	umull	r2, r3, r2, r3
 8002086:	095b      	lsrs	r3, r3, #5
 8002088:	f003 0307 	and.w	r3, r3, #7
 800208c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800208e:	4313      	orrs	r3, r2
 8002090:	627b      	str	r3, [r7, #36]	; 0x24
 8002092:	e00b      	b.n	80020ac <USART_Init+0x150>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8002094:	69bb      	ldr	r3, [r7, #24]
 8002096:	011b      	lsls	r3, r3, #4
 8002098:	3332      	adds	r3, #50	; 0x32
 800209a:	4a09      	ldr	r2, [pc, #36]	; (80020c0 <USART_Init+0x164>)
 800209c:	fba2 2303 	umull	r2, r3, r2, r3
 80020a0:	095b      	lsrs	r3, r3, #5
 80020a2:	f003 030f 	and.w	r3, r3, #15
 80020a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80020a8:	4313      	orrs	r3, r2
 80020aa:	627b      	str	r3, [r7, #36]	; 0x24
  }
 
  /* Write to USART BRR */
  USARTx->BRR = (uint16_t)tmpreg;
 80020ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020ae:	b29a      	uxth	r2, r3
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	811a      	strh	r2, [r3, #8]
}
 80020b4:	bf00      	nop
 80020b6:	3728      	adds	r7, #40	; 0x28
 80020b8:	46bd      	mov	sp, r7
 80020ba:	bd80      	pop	{r7, pc}
 80020bc:	40013800 	.word	0x40013800
 80020c0:	51eb851f 	.word	0x51eb851f

080020c4 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None.
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 80020c4:	b480      	push	{r7}
 80020c6:	b083      	sub	sp, #12
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
 80020cc:	460b      	mov	r3, r1
 80020ce:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80020d0:	78fb      	ldrb	r3, [r7, #3]
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d008      	beq.n	80020e8 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	899b      	ldrh	r3, [r3, #12]
 80020da:	b29b      	uxth	r3, r3
 80020dc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80020e0:	b29a      	uxth	r2, r3
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
  }
}
 80020e6:	e007      	b.n	80020f8 <USART_Cmd+0x34>
    USARTx->CR1 |= USART_CR1_UE;
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	899b      	ldrh	r3, [r3, #12]
 80020ec:	b29b      	uxth	r3, r3
 80020ee:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80020f2:	b29a      	uxth	r2, r3
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	819a      	strh	r2, [r3, #12]
  }
}
 80020f8:	bf00      	nop
 80020fa:	370c      	adds	r7, #12
 80020fc:	46bd      	mov	sp, r7
 80020fe:	bc80      	pop	{r7}
 8002100:	4770      	bx	lr
 8002102:	bf00      	nop

08002104 <USART_SendData>:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @param  Data: the data to transmit.
  * @retval None.
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 8002104:	b480      	push	{r7}
 8002106:	b083      	sub	sp, #12
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
 800210c:	460b      	mov	r3, r1
 800210e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 8002110:	887b      	ldrh	r3, [r7, #2]
 8002112:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002116:	b29a      	uxth	r2, r3
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	809a      	strh	r2, [r3, #4]
}
 800211c:	bf00      	nop
 800211e:	370c      	adds	r7, #12
 8002120:	46bd      	mov	sp, r7
 8002122:	bc80      	pop	{r7}
 8002124:	4770      	bx	lr
 8002126:	bf00      	nop

08002128 <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None.
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8002128:	b480      	push	{r7}
 800212a:	b087      	sub	sp, #28
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
 8002130:	460b      	mov	r3, r1
 8002132:	807b      	strh	r3, [r7, #2]
 8002134:	4613      	mov	r3, r2
 8002136:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 8002138:	2300      	movs	r3, #0
 800213a:	613b      	str	r3, [r7, #16]
 800213c:	2300      	movs	r3, #0
 800213e:	60fb      	str	r3, [r7, #12]
 8002140:	2300      	movs	r3, #0
 8002142:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 8002144:	2300      	movs	r3, #0
 8002146:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  } 
    
  usartxbase = (uint32_t)USARTx;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 800214c:	887b      	ldrh	r3, [r7, #2]
 800214e:	b2db      	uxtb	r3, r3
 8002150:	095b      	lsrs	r3, r3, #5
 8002152:	b2db      	uxtb	r3, r3
 8002154:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 8002156:	887b      	ldrh	r3, [r7, #2]
 8002158:	f003 031f 	and.w	r3, r3, #31
 800215c:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 800215e:	2201      	movs	r2, #1
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	fa02 f303 	lsl.w	r3, r2, r3
 8002166:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8002168:	693b      	ldr	r3, [r7, #16]
 800216a:	2b01      	cmp	r3, #1
 800216c:	d103      	bne.n	8002176 <USART_ITConfig+0x4e>
  {
    usartxbase += 0x0C;
 800216e:	697b      	ldr	r3, [r7, #20]
 8002170:	330c      	adds	r3, #12
 8002172:	617b      	str	r3, [r7, #20]
 8002174:	e009      	b.n	800218a <USART_ITConfig+0x62>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8002176:	693b      	ldr	r3, [r7, #16]
 8002178:	2b02      	cmp	r3, #2
 800217a:	d103      	bne.n	8002184 <USART_ITConfig+0x5c>
  {
    usartxbase += 0x10;
 800217c:	697b      	ldr	r3, [r7, #20]
 800217e:	3310      	adds	r3, #16
 8002180:	617b      	str	r3, [r7, #20]
 8002182:	e002      	b.n	800218a <USART_ITConfig+0x62>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8002184:	697b      	ldr	r3, [r7, #20]
 8002186:	3314      	adds	r3, #20
 8002188:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 800218a:	787b      	ldrb	r3, [r7, #1]
 800218c:	2b00      	cmp	r3, #0
 800218e:	d006      	beq.n	800219e <USART_ITConfig+0x76>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8002190:	697b      	ldr	r3, [r7, #20]
 8002192:	697a      	ldr	r2, [r7, #20]
 8002194:	6811      	ldr	r1, [r2, #0]
 8002196:	68ba      	ldr	r2, [r7, #8]
 8002198:	430a      	orrs	r2, r1
 800219a:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 800219c:	e006      	b.n	80021ac <USART_ITConfig+0x84>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
 800219e:	697b      	ldr	r3, [r7, #20]
 80021a0:	697a      	ldr	r2, [r7, #20]
 80021a2:	6811      	ldr	r1, [r2, #0]
 80021a4:	68ba      	ldr	r2, [r7, #8]
 80021a6:	43d2      	mvns	r2, r2
 80021a8:	400a      	ands	r2, r1
 80021aa:	601a      	str	r2, [r3, #0]
  }
}
 80021ac:	bf00      	nop
 80021ae:	371c      	adds	r7, #28
 80021b0:	46bd      	mov	sp, r7
 80021b2:	bc80      	pop	{r7}
 80021b4:	4770      	bx	lr
 80021b6:	bf00      	nop

080021b8 <USART_GetFlagStatus>:
  *     @arg USART_FLAG_FE:   Framing Error flag.
  *     @arg USART_FLAG_PE:   Parity Error flag.
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 80021b8:	b480      	push	{r7}
 80021ba:	b085      	sub	sp, #20
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
 80021c0:	460b      	mov	r3, r1
 80021c2:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 80021c4:	2300      	movs	r3, #0
 80021c6:	73fb      	strb	r3, [r7, #15]
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  } 
    
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	881b      	ldrh	r3, [r3, #0]
 80021cc:	b29a      	uxth	r2, r3
 80021ce:	887b      	ldrh	r3, [r7, #2]
 80021d0:	4013      	ands	r3, r2
 80021d2:	b29b      	uxth	r3, r3
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d002      	beq.n	80021de <USART_GetFlagStatus+0x26>
  {
    bitstatus = SET;
 80021d8:	2301      	movs	r3, #1
 80021da:	73fb      	strb	r3, [r7, #15]
 80021dc:	e001      	b.n	80021e2 <USART_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 80021de:	2300      	movs	r3, #0
 80021e0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80021e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80021e4:	4618      	mov	r0, r3
 80021e6:	3714      	adds	r7, #20
 80021e8:	46bd      	mov	sp, r7
 80021ea:	bc80      	pop	{r7}
 80021ec:	4770      	bx	lr
 80021ee:	bf00      	nop

080021f0 <NVIC_SetPriority>:

    \param [in]      IRQn  Number of the interrupt for set priority
    \param [in]  priority  Priority to set
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80021f0:	b480      	push	{r7}
 80021f2:	b083      	sub	sp, #12
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	4603      	mov	r3, r0
 80021f8:	6039      	str	r1, [r7, #0]
 80021fa:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 80021fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002200:	2b00      	cmp	r3, #0
 8002202:	da0b      	bge.n	800221c <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8002204:	490d      	ldr	r1, [pc, #52]	; (800223c <NVIC_SetPriority+0x4c>)
 8002206:	79fb      	ldrb	r3, [r7, #7]
 8002208:	f003 030f 	and.w	r3, r3, #15
 800220c:	3b04      	subs	r3, #4
 800220e:	683a      	ldr	r2, [r7, #0]
 8002210:	b2d2      	uxtb	r2, r2
 8002212:	0112      	lsls	r2, r2, #4
 8002214:	b2d2      	uxtb	r2, r2
 8002216:	440b      	add	r3, r1
 8002218:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 800221a:	e009      	b.n	8002230 <NVIC_SetPriority+0x40>
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 800221c:	4908      	ldr	r1, [pc, #32]	; (8002240 <NVIC_SetPriority+0x50>)
 800221e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002222:	683a      	ldr	r2, [r7, #0]
 8002224:	b2d2      	uxtb	r2, r2
 8002226:	0112      	lsls	r2, r2, #4
 8002228:	b2d2      	uxtb	r2, r2
 800222a:	440b      	add	r3, r1
 800222c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002230:	bf00      	nop
 8002232:	370c      	adds	r7, #12
 8002234:	46bd      	mov	sp, r7
 8002236:	bc80      	pop	{r7}
 8002238:	4770      	bx	lr
 800223a:	bf00      	nop
 800223c:	e000ed00 	.word	0xe000ed00
 8002240:	e000e100 	.word	0xe000e100

08002244 <SysTick_Config>:
    \param [in]  ticks  Number of ticks between two interrupts
    \return          0  Function succeeded
    \return          1  Function failed
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b082      	sub	sp, #8
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002252:	d301      	bcc.n	8002258 <SysTick_Config+0x14>
 8002254:	2301      	movs	r3, #1
 8002256:	e011      	b.n	800227c <SysTick_Config+0x38>

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 8002258:	4a0a      	ldr	r2, [pc, #40]	; (8002284 <SysTick_Config+0x40>)
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8002260:	3b01      	subs	r3, #1
 8002262:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 System Interrupts */
 8002264:	210f      	movs	r1, #15
 8002266:	f04f 30ff 	mov.w	r0, #4294967295
 800226a:	f7ff ffc1 	bl	80021f0 <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 800226e:	4b05      	ldr	r3, [pc, #20]	; (8002284 <SysTick_Config+0x40>)
 8002270:	2200      	movs	r2, #0
 8002272:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002274:	4b03      	ldr	r3, [pc, #12]	; (8002284 <SysTick_Config+0x40>)
 8002276:	2207      	movs	r2, #7
 8002278:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 800227a:	2300      	movs	r3, #0
}
 800227c:	4618      	mov	r0, r3
 800227e:	3708      	adds	r7, #8
 8002280:	46bd      	mov	sp, r7
 8002282:	bd80      	pop	{r7, pc}
 8002284:	e000e010 	.word	0xe000e010

08002288 <init_delay>:
 */
#include <common/delay.h>

__IO static uint32_t time_us = 0;

void init_delay(){
 8002288:	b580      	push	{r7, lr}
 800228a:	af00      	add	r7, sp, #0
	SystemInit();
 800228c:	f001 fb68 	bl	8003960 <SystemInit>
	SystemCoreClockUpdate();
 8002290:	f001 fb9a 	bl	80039c8 <SystemCoreClockUpdate>
	SysTick_Config(SystemCoreClock/delay_divider_us);
 8002294:	4b05      	ldr	r3, [pc, #20]	; (80022ac <init_delay+0x24>)
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	4a05      	ldr	r2, [pc, #20]	; (80022b0 <init_delay+0x28>)
 800229a:	fba2 2303 	umull	r2, r3, r2, r3
 800229e:	099b      	lsrs	r3, r3, #6
 80022a0:	4618      	mov	r0, r3
 80022a2:	f7ff ffcf 	bl	8002244 <SysTick_Config>
}
 80022a6:	bf00      	nop
 80022a8:	bd80      	pop	{r7, pc}
 80022aa:	bf00      	nop
 80022ac:	2000001c 	.word	0x2000001c
 80022b0:	10624dd3 	.word	0x10624dd3

080022b4 <delay_decrement>:

void delay_decrement (void)
{
 80022b4:	b480      	push	{r7}
 80022b6:	af00      	add	r7, sp, #0
	  if (time_us > 0x00)
 80022b8:	4b06      	ldr	r3, [pc, #24]	; (80022d4 <delay_decrement+0x20>)
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d004      	beq.n	80022ca <delay_decrement+0x16>
	  {
		  time_us--;
 80022c0:	4b04      	ldr	r3, [pc, #16]	; (80022d4 <delay_decrement+0x20>)
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	3b01      	subs	r3, #1
 80022c6:	4a03      	ldr	r2, [pc, #12]	; (80022d4 <delay_decrement+0x20>)
 80022c8:	6013      	str	r3, [r2, #0]
	  }
}
 80022ca:	bf00      	nop
 80022cc:	46bd      	mov	sp, r7
 80022ce:	bc80      	pop	{r7}
 80022d0:	4770      	bx	lr
 80022d2:	bf00      	nop
 80022d4:	20000058 	.word	0x20000058

080022d8 <delay_ms>:

void delay_ms(uint32_t t)
{
 80022d8:	b480      	push	{r7}
 80022da:	b083      	sub	sp, #12
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
	time_us = t;
 80022e0:	4a06      	ldr	r2, [pc, #24]	; (80022fc <delay_ms+0x24>)
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	6013      	str	r3, [r2, #0]
	while(time_us > 0)
 80022e6:	bf00      	nop
 80022e8:	4b04      	ldr	r3, [pc, #16]	; (80022fc <delay_ms+0x24>)
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d1fb      	bne.n	80022e8 <delay_ms+0x10>
	{
		// decrement from hero to zero
	}
}
 80022f0:	bf00      	nop
 80022f2:	370c      	adds	r7, #12
 80022f4:	46bd      	mov	sp, r7
 80022f6:	bc80      	pop	{r7}
 80022f8:	4770      	bx	lr
 80022fa:	bf00      	nop
 80022fc:	20000058 	.word	0x20000058

08002300 <rx_init>:
*/
/* Private variables ---------------------------------------------------------*/

#include <communication/rx.h>

void rx_init(){
 8002300:	b580      	push	{r7, lr}
 8002302:	af00      	add	r7, sp, #0

	IC2Value = 0;
 8002304:	4b0c      	ldr	r3, [pc, #48]	; (8002338 <rx_init+0x38>)
 8002306:	f04f 0200 	mov.w	r2, #0
 800230a:	601a      	str	r2, [r3, #0]
	DutyCycle = 0.0;
 800230c:	4b0b      	ldr	r3, [pc, #44]	; (800233c <rx_init+0x3c>)
 800230e:	f04f 0200 	mov.w	r2, #0
 8002312:	601a      	str	r2, [r3, #0]
	Frequency = 0;
 8002314:	4b0a      	ldr	r3, [pc, #40]	; (8002340 <rx_init+0x40>)
 8002316:	f04f 0200 	mov.w	r2, #0
 800231a:	601a      	str	r2, [r3, #0]
	pulse_length_throttle=0;
 800231c:	4b09      	ldr	r3, [pc, #36]	; (8002344 <rx_init+0x44>)
 800231e:	2200      	movs	r2, #0
 8002320:	801a      	strh	r2, [r3, #0]
	pulse_length_yaw=0;
 8002322:	4b09      	ldr	r3, [pc, #36]	; (8002348 <rx_init+0x48>)
 8002324:	2200      	movs	r2, #0
 8002326:	801a      	strh	r2, [r3, #0]

	NVIC_init();
 8002328:	f000 f810 	bl	800234c <NVIC_init>
	GPIO_init();
 800232c:	f000 f880 	bl	8002430 <GPIO_init>
	Timer_init();
 8002330:	f000 f82c 	bl	800238c <Timer_init>
}
 8002334:	bf00      	nop
 8002336:	bd80      	pop	{r7, pc}
 8002338:	2000006c 	.word	0x2000006c
 800233c:	2000005c 	.word	0x2000005c
 8002340:	20000064 	.word	0x20000064
 8002344:	20000060 	.word	0x20000060
 8002348:	20000068 	.word	0x20000068

0800234c <NVIC_init>:
void NVIC_init(void)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	b082      	sub	sp, #8
 8002350:	af00      	add	r7, sp, #0
	NVIC_InitTypeDef NVIC_InitStructure;

 	NVIC_InitStructure.NVIC_IRQChannel = TIM9_IRQn;
 8002352:	2319      	movs	r3, #25
 8002354:	713b      	strb	r3, [r7, #4]
 	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8002356:	2300      	movs	r3, #0
 8002358:	717b      	strb	r3, [r7, #5]
 	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 800235a:	2300      	movs	r3, #0
 800235c:	71bb      	strb	r3, [r7, #6]
 	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 800235e:	2301      	movs	r3, #1
 8002360:	71fb      	strb	r3, [r7, #7]
 	NVIC_Init(&NVIC_InitStructure);
 8002362:	1d3b      	adds	r3, r7, #4
 8002364:	4618      	mov	r0, r3
 8002366:	f7fe fee1 	bl	800112c <NVIC_Init>

 	NVIC_InitStructure.NVIC_IRQChannel = TIM3_IRQn;
 800236a:	231d      	movs	r3, #29
 800236c:	713b      	strb	r3, [r7, #4]
 	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 800236e:	2300      	movs	r3, #0
 8002370:	717b      	strb	r3, [r7, #5]
 	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8002372:	2300      	movs	r3, #0
 8002374:	71bb      	strb	r3, [r7, #6]
 	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8002376:	2301      	movs	r3, #1
 8002378:	71fb      	strb	r3, [r7, #7]
 	NVIC_Init(&NVIC_InitStructure);
 800237a:	1d3b      	adds	r3, r7, #4
 800237c:	4618      	mov	r0, r3
 800237e:	f7fe fed5 	bl	800112c <NVIC_Init>
}
 8002382:	bf00      	nop
 8002384:	3708      	adds	r7, #8
 8002386:	46bd      	mov	sp, r7
 8002388:	bd80      	pop	{r7, pc}
 800238a:	bf00      	nop

0800238c <Timer_init>:

void Timer_init(void)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	b084      	sub	sp, #16
 8002390:	af00      	add	r7, sp, #0
	//TIM3&TIM9 - input PWM
	TIM_ICInitTypeDef  TIM_ICInitStructure;
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM3, ENABLE);
 8002392:	2101      	movs	r1, #1
 8002394:	2002      	movs	r0, #2
 8002396:	f7ff f939 	bl	800160c <RCC_APB1PeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM9, ENABLE);
 800239a:	2101      	movs	r1, #1
 800239c:	2004      	movs	r0, #4
 800239e:	f7ff f917 	bl	80015d0 <RCC_APB2PeriphClockCmd>

    TIM_ICInitStructure.TIM_Channel = TIM_Channel_2;
 80023a2:	2304      	movs	r3, #4
 80023a4:	80bb      	strh	r3, [r7, #4]
    TIM_ICInitStructure.TIM_ICPolarity = TIM_ICPolarity_Rising;
 80023a6:	2300      	movs	r3, #0
 80023a8:	80fb      	strh	r3, [r7, #6]
    TIM_ICInitStructure.TIM_ICSelection = TIM_ICSelection_DirectTI;
 80023aa:	2301      	movs	r3, #1
 80023ac:	813b      	strh	r3, [r7, #8]
    TIM_ICInitStructure.TIM_ICPrescaler = TIM_ICPSC_DIV1;
 80023ae:	2300      	movs	r3, #0
 80023b0:	817b      	strh	r3, [r7, #10]
    TIM_ICInitStructure.TIM_ICFilter = 0x0;
 80023b2:	2300      	movs	r3, #0
 80023b4:	81bb      	strh	r3, [r7, #12]

    TIM_PWMIConfig(TIM3, &TIM_ICInitStructure);
 80023b6:	1d3b      	adds	r3, r7, #4
 80023b8:	4619      	mov	r1, r3
 80023ba:	481b      	ldr	r0, [pc, #108]	; (8002428 <Timer_init+0x9c>)
 80023bc:	f7ff fbd0 	bl	8001b60 <TIM_PWMIConfig>
    TIM_SelectInputTrigger(TIM3, TIM_TS_TI2FP2);
 80023c0:	2160      	movs	r1, #96	; 0x60
 80023c2:	4819      	ldr	r0, [pc, #100]	; (8002428 <Timer_init+0x9c>)
 80023c4:	f7ff fce8 	bl	8001d98 <TIM_SelectInputTrigger>
    TIM_SelectSlaveMode(TIM3, TIM_SlaveMode_Reset);
 80023c8:	2104      	movs	r1, #4
 80023ca:	4817      	ldr	r0, [pc, #92]	; (8002428 <Timer_init+0x9c>)
 80023cc:	f7ff fd00 	bl	8001dd0 <TIM_SelectSlaveMode>
    TIM_SelectMasterSlaveMode(TIM3,TIM_MasterSlaveMode_Enable);
 80023d0:	2180      	movs	r1, #128	; 0x80
 80023d2:	4815      	ldr	r0, [pc, #84]	; (8002428 <Timer_init+0x9c>)
 80023d4:	f7ff fd18 	bl	8001e08 <TIM_SelectMasterSlaveMode>
    TIM_ITConfig(TIM3, TIM_IT_CC2, ENABLE);
 80023d8:	2201      	movs	r2, #1
 80023da:	2104      	movs	r1, #4
 80023dc:	4812      	ldr	r0, [pc, #72]	; (8002428 <Timer_init+0x9c>)
 80023de:	f7ff fc6d 	bl	8001cbc <TIM_ITConfig>
    TIM_Cmd(TIM3, ENABLE);
 80023e2:	2101      	movs	r1, #1
 80023e4:	4810      	ldr	r0, [pc, #64]	; (8002428 <Timer_init+0x9c>)
 80023e6:	f7ff fa1b 	bl	8001820 <TIM_Cmd>

    TIM_PWMIConfig(TIM9, &TIM_ICInitStructure);
 80023ea:	1d3b      	adds	r3, r7, #4
 80023ec:	4619      	mov	r1, r3
 80023ee:	480f      	ldr	r0, [pc, #60]	; (800242c <Timer_init+0xa0>)
 80023f0:	f7ff fbb6 	bl	8001b60 <TIM_PWMIConfig>
    TIM_SelectInputTrigger(TIM9, TIM_TS_TI2FP2);
 80023f4:	2160      	movs	r1, #96	; 0x60
 80023f6:	480d      	ldr	r0, [pc, #52]	; (800242c <Timer_init+0xa0>)
 80023f8:	f7ff fcce 	bl	8001d98 <TIM_SelectInputTrigger>
    TIM_SelectSlaveMode(TIM9, TIM_SlaveMode_Reset);
 80023fc:	2104      	movs	r1, #4
 80023fe:	480b      	ldr	r0, [pc, #44]	; (800242c <Timer_init+0xa0>)
 8002400:	f7ff fce6 	bl	8001dd0 <TIM_SelectSlaveMode>
    TIM_SelectMasterSlaveMode(TIM9,TIM_MasterSlaveMode_Enable);
 8002404:	2180      	movs	r1, #128	; 0x80
 8002406:	4809      	ldr	r0, [pc, #36]	; (800242c <Timer_init+0xa0>)
 8002408:	f7ff fcfe 	bl	8001e08 <TIM_SelectMasterSlaveMode>
    TIM_ITConfig(TIM9, TIM_IT_CC2, ENABLE);
 800240c:	2201      	movs	r2, #1
 800240e:	2104      	movs	r1, #4
 8002410:	4806      	ldr	r0, [pc, #24]	; (800242c <Timer_init+0xa0>)
 8002412:	f7ff fc53 	bl	8001cbc <TIM_ITConfig>
    TIM_Cmd(TIM9, ENABLE);
 8002416:	2101      	movs	r1, #1
 8002418:	4804      	ldr	r0, [pc, #16]	; (800242c <Timer_init+0xa0>)
 800241a:	f7ff fa01 	bl	8001820 <TIM_Cmd>
}
 800241e:	bf00      	nop
 8002420:	3710      	adds	r7, #16
 8002422:	46bd      	mov	sp, r7
 8002424:	bd80      	pop	{r7, pc}
 8002426:	bf00      	nop
 8002428:	40000400 	.word	0x40000400
 800242c:	40010800 	.word	0x40010800

08002430 <GPIO_init>:

void GPIO_init(void)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b082      	sub	sp, #8
 8002434:	af00      	add	r7, sp, #0
	//PWM input

	GPIO_InitTypeDef GPIO_InitStruct;

    RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
 8002436:	2101      	movs	r1, #1
 8002438:	2001      	movs	r0, #1
 800243a:	f7ff f8ab 	bl	8001594 <RCC_AHBPeriphClockCmd>
    RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOB, ENABLE);
 800243e:	2101      	movs	r1, #1
 8002440:	2002      	movs	r0, #2
 8002442:	f7ff f8a7 	bl	8001594 <RCC_AHBPeriphClockCmd>
    RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOC, ENABLE);
 8002446:	2101      	movs	r1, #1
 8002448:	2004      	movs	r0, #4
 800244a:	f7ff f8a3 	bl	8001594 <RCC_AHBPeriphClockCmd>

    GPIO_InitStruct.GPIO_Pin   = GPIO_Pin_14;
 800244e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002452:	603b      	str	r3, [r7, #0]
    GPIO_InitStruct.GPIO_Mode  = GPIO_Mode_AF;
 8002454:	2302      	movs	r3, #2
 8002456:	713b      	strb	r3, [r7, #4]
    GPIO_InitStruct.GPIO_Speed = GPIO_Speed_40MHz;
 8002458:	2303      	movs	r3, #3
 800245a:	717b      	strb	r3, [r7, #5]
    GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 800245c:	2300      	movs	r3, #0
 800245e:	71bb      	strb	r3, [r7, #6]
    GPIO_InitStruct.GPIO_PuPd  = GPIO_PuPd_UP ;
 8002460:	2301      	movs	r3, #1
 8002462:	71fb      	strb	r3, [r7, #7]

    GPIO_PinAFConfig(GPIOB, GPIO_PinSource14, GPIO_AF_TIM9);
 8002464:	2203      	movs	r2, #3
 8002466:	210e      	movs	r1, #14
 8002468:	480f      	ldr	r0, [pc, #60]	; (80024a8 <GPIO_init+0x78>)
 800246a:	f7fe ff71 	bl	8001350 <GPIO_PinAFConfig>
    GPIO_Init(GPIOB, &GPIO_InitStruct);
 800246e:	463b      	mov	r3, r7
 8002470:	4619      	mov	r1, r3
 8002472:	480d      	ldr	r0, [pc, #52]	; (80024a8 <GPIO_init+0x78>)
 8002474:	f7fe feba 	bl	80011ec <GPIO_Init>

    GPIO_InitStruct.GPIO_Pin   = GPIO_Pin_7;
 8002478:	2380      	movs	r3, #128	; 0x80
 800247a:	603b      	str	r3, [r7, #0]
    GPIO_InitStruct.GPIO_Mode  = GPIO_Mode_AF;
 800247c:	2302      	movs	r3, #2
 800247e:	713b      	strb	r3, [r7, #4]
    GPIO_InitStruct.GPIO_Speed = GPIO_Speed_40MHz;
 8002480:	2303      	movs	r3, #3
 8002482:	717b      	strb	r3, [r7, #5]
    GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 8002484:	2300      	movs	r3, #0
 8002486:	71bb      	strb	r3, [r7, #6]
    GPIO_InitStruct.GPIO_PuPd  = GPIO_PuPd_UP ;
 8002488:	2301      	movs	r3, #1
 800248a:	71fb      	strb	r3, [r7, #7]

    GPIO_PinAFConfig(GPIOC, GPIO_PinSource7, GPIO_AF_TIM3);
 800248c:	2202      	movs	r2, #2
 800248e:	2107      	movs	r1, #7
 8002490:	4806      	ldr	r0, [pc, #24]	; (80024ac <GPIO_init+0x7c>)
 8002492:	f7fe ff5d 	bl	8001350 <GPIO_PinAFConfig>
    GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002496:	463b      	mov	r3, r7
 8002498:	4619      	mov	r1, r3
 800249a:	4804      	ldr	r0, [pc, #16]	; (80024ac <GPIO_init+0x7c>)
 800249c:	f7fe fea6 	bl	80011ec <GPIO_Init>

}
 80024a0:	bf00      	nop
 80024a2:	3708      	adds	r7, #8
 80024a4:	46bd      	mov	sp, r7
 80024a6:	bd80      	pop	{r7, pc}
 80024a8:	40020400 	.word	0x40020400
 80024ac:	40020800 	.word	0x40020800

080024b0 <TIM9_IRQHandler>:

void TIM9_IRQHandler(void)
{
 80024b0:	b598      	push	{r3, r4, r7, lr}
 80024b2:	af00      	add	r7, sp, #0
	if (TIM_GetITStatus(TIM9, TIM_IT_CC2) != RESET)
 80024b4:	2104      	movs	r1, #4
 80024b6:	4838      	ldr	r0, [pc, #224]	; (8002598 <TIM9_IRQHandler+0xe8>)
 80024b8:	f7ff fc34 	bl	8001d24 <TIM_GetITStatus>
 80024bc:	4603      	mov	r3, r0
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d068      	beq.n	8002594 <TIM9_IRQHandler+0xe4>
	{
	  TIM_ClearFlag(TIM9, TIM_IT_CC2);
 80024c2:	2104      	movs	r1, #4
 80024c4:	4834      	ldr	r0, [pc, #208]	; (8002598 <TIM9_IRQHandler+0xe8>)
 80024c6:	f7ff fc1d 	bl	8001d04 <TIM_ClearFlag>
	  /* Clear TIM3 Capture compare interrupt pending bit */
	  TIM_ClearITPendingBit(TIM9, TIM_IT_CC1);
 80024ca:	2102      	movs	r1, #2
 80024cc:	4832      	ldr	r0, [pc, #200]	; (8002598 <TIM9_IRQHandler+0xe8>)
 80024ce:	f7ff fc53 	bl	8001d78 <TIM_ClearITPendingBit>

	  /* Get the Input Capture value */
	  IC2Value = TIM_GetCapture2(TIM9);
 80024d2:	4831      	ldr	r0, [pc, #196]	; (8002598 <TIM9_IRQHandler+0xe8>)
 80024d4:	f7ff fbac 	bl	8001c30 <TIM_GetCapture2>
 80024d8:	4603      	mov	r3, r0
 80024da:	4618      	mov	r0, r3
 80024dc:	f7fe fbd0 	bl	8000c80 <__aeabi_ui2f>
 80024e0:	4602      	mov	r2, r0
 80024e2:	4b2e      	ldr	r3, [pc, #184]	; (800259c <TIM9_IRQHandler+0xec>)
 80024e4:	601a      	str	r2, [r3, #0]

	  if (IC2Value != 0)
 80024e6:	4b2d      	ldr	r3, [pc, #180]	; (800259c <TIM9_IRQHandler+0xec>)
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f04f 0100 	mov.w	r1, #0
 80024ee:	4618      	mov	r0, r3
 80024f0:	f7fe fdb2 	bl	8001058 <__aeabi_fcmpeq>
 80024f4:	4603      	mov	r3, r0
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d144      	bne.n	8002584 <TIM9_IRQHandler+0xd4>
	  {
		/* Duty cycle computation */
		DutyCycle = (TIM_GetCapture1(TIM9) * 100) / IC2Value;
 80024fa:	4827      	ldr	r0, [pc, #156]	; (8002598 <TIM9_IRQHandler+0xe8>)
 80024fc:	f7ff fb8c 	bl	8001c18 <TIM_GetCapture1>
 8002500:	4602      	mov	r2, r0
 8002502:	2364      	movs	r3, #100	; 0x64
 8002504:	fb03 f302 	mul.w	r3, r3, r2
 8002508:	4618      	mov	r0, r3
 800250a:	f7fe fbb9 	bl	8000c80 <__aeabi_ui2f>
 800250e:	4602      	mov	r2, r0
 8002510:	4b22      	ldr	r3, [pc, #136]	; (800259c <TIM9_IRQHandler+0xec>)
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	4619      	mov	r1, r3
 8002516:	4610      	mov	r0, r2
 8002518:	f7fe fcbe 	bl	8000e98 <__aeabi_fdiv>
 800251c:	4603      	mov	r3, r0
 800251e:	461a      	mov	r2, r3
 8002520:	4b1f      	ldr	r3, [pc, #124]	; (80025a0 <TIM9_IRQHandler+0xf0>)
 8002522:	601a      	str	r2, [r3, #0]
		/* Pulse length computation */
		pulse_length_throttle = ceil(161 * DutyCycle / 100);
 8002524:	4b1e      	ldr	r3, [pc, #120]	; (80025a0 <TIM9_IRQHandler+0xf0>)
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	491e      	ldr	r1, [pc, #120]	; (80025a4 <TIM9_IRQHandler+0xf4>)
 800252a:	4618      	mov	r0, r3
 800252c:	f7fe fc00 	bl	8000d30 <__aeabi_fmul>
 8002530:	4603      	mov	r3, r0
 8002532:	491d      	ldr	r1, [pc, #116]	; (80025a8 <TIM9_IRQHandler+0xf8>)
 8002534:	4618      	mov	r0, r3
 8002536:	f7fe fcaf 	bl	8000e98 <__aeabi_fdiv>
 800253a:	4603      	mov	r3, r0
 800253c:	4618      	mov	r0, r3
 800253e:	f7fd ff83 	bl	8000448 <__aeabi_f2d>
 8002542:	4603      	mov	r3, r0
 8002544:	460c      	mov	r4, r1
 8002546:	4618      	mov	r0, r3
 8002548:	4621      	mov	r1, r4
 800254a:	f001 fba1 	bl	8003c90 <ceil>
 800254e:	4603      	mov	r3, r0
 8002550:	460c      	mov	r4, r1
 8002552:	4618      	mov	r0, r3
 8002554:	4621      	mov	r1, r4
 8002556:	f7fe fa65 	bl	8000a24 <__aeabi_d2iz>
 800255a:	4603      	mov	r3, r0
 800255c:	b21a      	sxth	r2, r3
 800255e:	4b13      	ldr	r3, [pc, #76]	; (80025ac <TIM9_IRQHandler+0xfc>)
 8002560:	801a      	strh	r2, [r3, #0]
		/* Frequency computation */
		Frequency = SystemCoreClock / IC2Value;
 8002562:	4b13      	ldr	r3, [pc, #76]	; (80025b0 <TIM9_IRQHandler+0x100>)
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	4618      	mov	r0, r3
 8002568:	f7fe fb8a 	bl	8000c80 <__aeabi_ui2f>
 800256c:	4602      	mov	r2, r0
 800256e:	4b0b      	ldr	r3, [pc, #44]	; (800259c <TIM9_IRQHandler+0xec>)
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	4619      	mov	r1, r3
 8002574:	4610      	mov	r0, r2
 8002576:	f7fe fc8f 	bl	8000e98 <__aeabi_fdiv>
 800257a:	4603      	mov	r3, r0
 800257c:	461a      	mov	r2, r3
 800257e:	4b0d      	ldr	r3, [pc, #52]	; (80025b4 <TIM9_IRQHandler+0x104>)
 8002580:	601a      	str	r2, [r3, #0]
	  {
		DutyCycle = 0;
		Frequency = 0;
	  }
	}
}
 8002582:	e007      	b.n	8002594 <TIM9_IRQHandler+0xe4>
		/* Frequency computation */
		Frequency = SystemCoreClock / IC2Value;
	  }
	  else
	  {
		DutyCycle = 0;
 8002584:	4b06      	ldr	r3, [pc, #24]	; (80025a0 <TIM9_IRQHandler+0xf0>)
 8002586:	f04f 0200 	mov.w	r2, #0
 800258a:	601a      	str	r2, [r3, #0]
		Frequency = 0;
 800258c:	4b09      	ldr	r3, [pc, #36]	; (80025b4 <TIM9_IRQHandler+0x104>)
 800258e:	f04f 0200 	mov.w	r2, #0
 8002592:	601a      	str	r2, [r3, #0]
	  }
	}
}
 8002594:	bf00      	nop
 8002596:	bd98      	pop	{r3, r4, r7, pc}
 8002598:	40010800 	.word	0x40010800
 800259c:	2000006c 	.word	0x2000006c
 80025a0:	2000005c 	.word	0x2000005c
 80025a4:	43210000 	.word	0x43210000
 80025a8:	42c80000 	.word	0x42c80000
 80025ac:	20000060 	.word	0x20000060
 80025b0:	2000001c 	.word	0x2000001c
 80025b4:	20000064 	.word	0x20000064

080025b8 <TIM3_IRQHandler>:

void TIM3_IRQHandler(void)
{
 80025b8:	b598      	push	{r3, r4, r7, lr}
 80025ba:	af00      	add	r7, sp, #0

	if (TIM_GetITStatus(TIM3, TIM_IT_CC2) != RESET)
 80025bc:	2104      	movs	r1, #4
 80025be:	4838      	ldr	r0, [pc, #224]	; (80026a0 <TIM3_IRQHandler+0xe8>)
 80025c0:	f7ff fbb0 	bl	8001d24 <TIM_GetITStatus>
 80025c4:	4603      	mov	r3, r0
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d068      	beq.n	800269c <TIM3_IRQHandler+0xe4>
	{
	  TIM_ClearFlag(TIM3, TIM_IT_CC2);
 80025ca:	2104      	movs	r1, #4
 80025cc:	4834      	ldr	r0, [pc, #208]	; (80026a0 <TIM3_IRQHandler+0xe8>)
 80025ce:	f7ff fb99 	bl	8001d04 <TIM_ClearFlag>
	  /* Clear TIM3 Capture compare interrupt pending bit */
	  TIM_ClearITPendingBit(TIM3, TIM_IT_CC1);
 80025d2:	2102      	movs	r1, #2
 80025d4:	4832      	ldr	r0, [pc, #200]	; (80026a0 <TIM3_IRQHandler+0xe8>)
 80025d6:	f7ff fbcf 	bl	8001d78 <TIM_ClearITPendingBit>

	  /* Get the Input Capture value */
	  IC2Value = TIM_GetCapture2(TIM3);
 80025da:	4831      	ldr	r0, [pc, #196]	; (80026a0 <TIM3_IRQHandler+0xe8>)
 80025dc:	f7ff fb28 	bl	8001c30 <TIM_GetCapture2>
 80025e0:	4603      	mov	r3, r0
 80025e2:	4618      	mov	r0, r3
 80025e4:	f7fe fb4c 	bl	8000c80 <__aeabi_ui2f>
 80025e8:	4602      	mov	r2, r0
 80025ea:	4b2e      	ldr	r3, [pc, #184]	; (80026a4 <TIM3_IRQHandler+0xec>)
 80025ec:	601a      	str	r2, [r3, #0]

	  if (IC2Value != 0)
 80025ee:	4b2d      	ldr	r3, [pc, #180]	; (80026a4 <TIM3_IRQHandler+0xec>)
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f04f 0100 	mov.w	r1, #0
 80025f6:	4618      	mov	r0, r3
 80025f8:	f7fe fd2e 	bl	8001058 <__aeabi_fcmpeq>
 80025fc:	4603      	mov	r3, r0
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d144      	bne.n	800268c <TIM3_IRQHandler+0xd4>
	  {
		/* Duty cycle computation */
		DutyCycle = (TIM_GetCapture1(TIM3) * 100) / IC2Value;
 8002602:	4827      	ldr	r0, [pc, #156]	; (80026a0 <TIM3_IRQHandler+0xe8>)
 8002604:	f7ff fb08 	bl	8001c18 <TIM_GetCapture1>
 8002608:	4602      	mov	r2, r0
 800260a:	2364      	movs	r3, #100	; 0x64
 800260c:	fb03 f302 	mul.w	r3, r3, r2
 8002610:	4618      	mov	r0, r3
 8002612:	f7fe fb35 	bl	8000c80 <__aeabi_ui2f>
 8002616:	4602      	mov	r2, r0
 8002618:	4b22      	ldr	r3, [pc, #136]	; (80026a4 <TIM3_IRQHandler+0xec>)
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	4619      	mov	r1, r3
 800261e:	4610      	mov	r0, r2
 8002620:	f7fe fc3a 	bl	8000e98 <__aeabi_fdiv>
 8002624:	4603      	mov	r3, r0
 8002626:	461a      	mov	r2, r3
 8002628:	4b1f      	ldr	r3, [pc, #124]	; (80026a8 <TIM3_IRQHandler+0xf0>)
 800262a:	601a      	str	r2, [r3, #0]

		/* Pulse length computation */
		pulse_length_yaw = ceil(161 * DutyCycle / 100);
 800262c:	4b1e      	ldr	r3, [pc, #120]	; (80026a8 <TIM3_IRQHandler+0xf0>)
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	491e      	ldr	r1, [pc, #120]	; (80026ac <TIM3_IRQHandler+0xf4>)
 8002632:	4618      	mov	r0, r3
 8002634:	f7fe fb7c 	bl	8000d30 <__aeabi_fmul>
 8002638:	4603      	mov	r3, r0
 800263a:	491d      	ldr	r1, [pc, #116]	; (80026b0 <TIM3_IRQHandler+0xf8>)
 800263c:	4618      	mov	r0, r3
 800263e:	f7fe fc2b 	bl	8000e98 <__aeabi_fdiv>
 8002642:	4603      	mov	r3, r0
 8002644:	4618      	mov	r0, r3
 8002646:	f7fd feff 	bl	8000448 <__aeabi_f2d>
 800264a:	4603      	mov	r3, r0
 800264c:	460c      	mov	r4, r1
 800264e:	4618      	mov	r0, r3
 8002650:	4621      	mov	r1, r4
 8002652:	f001 fb1d 	bl	8003c90 <ceil>
 8002656:	4603      	mov	r3, r0
 8002658:	460c      	mov	r4, r1
 800265a:	4618      	mov	r0, r3
 800265c:	4621      	mov	r1, r4
 800265e:	f7fe f9e1 	bl	8000a24 <__aeabi_d2iz>
 8002662:	4603      	mov	r3, r0
 8002664:	b21a      	sxth	r2, r3
 8002666:	4b13      	ldr	r3, [pc, #76]	; (80026b4 <TIM3_IRQHandler+0xfc>)
 8002668:	801a      	strh	r2, [r3, #0]

		/* Frequency computation */
		Frequency = SystemCoreClock / IC2Value;
 800266a:	4b13      	ldr	r3, [pc, #76]	; (80026b8 <TIM3_IRQHandler+0x100>)
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	4618      	mov	r0, r3
 8002670:	f7fe fb06 	bl	8000c80 <__aeabi_ui2f>
 8002674:	4602      	mov	r2, r0
 8002676:	4b0b      	ldr	r3, [pc, #44]	; (80026a4 <TIM3_IRQHandler+0xec>)
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	4619      	mov	r1, r3
 800267c:	4610      	mov	r0, r2
 800267e:	f7fe fc0b 	bl	8000e98 <__aeabi_fdiv>
 8002682:	4603      	mov	r3, r0
 8002684:	461a      	mov	r2, r3
 8002686:	4b0d      	ldr	r3, [pc, #52]	; (80026bc <TIM3_IRQHandler+0x104>)
 8002688:	601a      	str	r2, [r3, #0]
	  {
		DutyCycle = 0;
		Frequency = 0;
	  }
	}
}
 800268a:	e007      	b.n	800269c <TIM3_IRQHandler+0xe4>
		/* Frequency computation */
		Frequency = SystemCoreClock / IC2Value;
	  }
	  else
	  {
		DutyCycle = 0;
 800268c:	4b06      	ldr	r3, [pc, #24]	; (80026a8 <TIM3_IRQHandler+0xf0>)
 800268e:	f04f 0200 	mov.w	r2, #0
 8002692:	601a      	str	r2, [r3, #0]
		Frequency = 0;
 8002694:	4b09      	ldr	r3, [pc, #36]	; (80026bc <TIM3_IRQHandler+0x104>)
 8002696:	f04f 0200 	mov.w	r2, #0
 800269a:	601a      	str	r2, [r3, #0]
	  }
	}
}
 800269c:	bf00      	nop
 800269e:	bd98      	pop	{r3, r4, r7, pc}
 80026a0:	40000400 	.word	0x40000400
 80026a4:	2000006c 	.word	0x2000006c
 80026a8:	2000005c 	.word	0x2000005c
 80026ac:	43210000 	.word	0x43210000
 80026b0:	42c80000 	.word	0x42c80000
 80026b4:	20000068 	.word	0x20000068
 80026b8:	2000001c 	.word	0x2000001c
 80026bc:	20000064 	.word	0x20000064

080026c0 <init_SPI1>:
 *  Created on: 18. 12. 2016
 *      Author: Miroslav Koht
 */
#include<communication/spi.h>

void init_SPI1(void){
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b088      	sub	sp, #32
 80026c4:	af00      	add	r7, sp, #0

	GPIO_InitTypeDef GPIO_InitStruct;
	SPI_InitTypeDef SPI_InitStruct;

	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
 80026c6:	2101      	movs	r1, #1
 80026c8:	2001      	movs	r0, #1
 80026ca:	f7fe ff63 	bl	8001594 <RCC_AHBPeriphClockCmd>

	GPIO_InitStruct.GPIO_Pin = GPIO_Pin_7 | GPIO_Pin_6 | GPIO_Pin_5;
 80026ce:	23e0      	movs	r3, #224	; 0xe0
 80026d0:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF;
 80026d2:	2302      	movs	r3, #2
 80026d4:	773b      	strb	r3, [r7, #28]
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 80026d6:	2300      	movs	r3, #0
 80026d8:	77bb      	strb	r3, [r7, #30]
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_40MHz;
 80026da:	2303      	movs	r3, #3
 80026dc:	777b      	strb	r3, [r7, #29]
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
 80026de:	2300      	movs	r3, #0
 80026e0:	77fb      	strb	r3, [r7, #31]
	GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026e2:	f107 0318 	add.w	r3, r7, #24
 80026e6:	4619      	mov	r1, r3
 80026e8:	4823      	ldr	r0, [pc, #140]	; (8002778 <init_SPI1+0xb8>)
 80026ea:	f7fe fd7f 	bl	80011ec <GPIO_Init>

	GPIO_PinAFConfig(GPIOA, GPIO_PinSource5, GPIO_AF_SPI1);
 80026ee:	2205      	movs	r2, #5
 80026f0:	2105      	movs	r1, #5
 80026f2:	4821      	ldr	r0, [pc, #132]	; (8002778 <init_SPI1+0xb8>)
 80026f4:	f7fe fe2c 	bl	8001350 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOA, GPIO_PinSource6, GPIO_AF_SPI1);
 80026f8:	2205      	movs	r2, #5
 80026fa:	2106      	movs	r1, #6
 80026fc:	481e      	ldr	r0, [pc, #120]	; (8002778 <init_SPI1+0xb8>)
 80026fe:	f7fe fe27 	bl	8001350 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOA, GPIO_PinSource7, GPIO_AF_SPI1);
 8002702:	2205      	movs	r2, #5
 8002704:	2107      	movs	r1, #7
 8002706:	481c      	ldr	r0, [pc, #112]	; (8002778 <init_SPI1+0xb8>)
 8002708:	f7fe fe22 	bl	8001350 <GPIO_PinAFConfig>

	GPIO_InitStruct.GPIO_Pin = GPIO_Pin_8;
 800270c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002710:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_OUT;
 8002712:	2301      	movs	r3, #1
 8002714:	773b      	strb	r3, [r7, #28]
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 8002716:	2300      	movs	r3, #0
 8002718:	77bb      	strb	r3, [r7, #30]
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_40MHz;
 800271a:	2303      	movs	r3, #3
 800271c:	777b      	strb	r3, [r7, #29]
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_UP;
 800271e:	2301      	movs	r3, #1
 8002720:	77fb      	strb	r3, [r7, #31]
	GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002722:	f107 0318 	add.w	r3, r7, #24
 8002726:	4619      	mov	r1, r3
 8002728:	4813      	ldr	r0, [pc, #76]	; (8002778 <init_SPI1+0xb8>)
 800272a:	f7fe fd5f 	bl	80011ec <GPIO_Init>

	RCC_APB2PeriphClockCmd(RCC_APB2Periph_SPI1, ENABLE);
 800272e:	2101      	movs	r1, #1
 8002730:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002734:	f7fe ff4c 	bl	80015d0 <RCC_APB2PeriphClockCmd>

	SPI_InitStruct.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 8002738:	2300      	movs	r3, #0
 800273a:	80bb      	strh	r3, [r7, #4]
	SPI_InitStruct.SPI_Mode = SPI_Mode_Master;
 800273c:	f44f 7382 	mov.w	r3, #260	; 0x104
 8002740:	80fb      	strh	r3, [r7, #6]
	SPI_InitStruct.SPI_DataSize = SPI_DataSize_8b;
 8002742:	2300      	movs	r3, #0
 8002744:	813b      	strh	r3, [r7, #8]

	SPI_InitStruct.SPI_CPOL = SPI_CPOL_High;
 8002746:	2302      	movs	r3, #2
 8002748:	817b      	strh	r3, [r7, #10]
	SPI_InitStruct.SPI_CPHA = SPI_CPHA_2Edge;
 800274a:	2301      	movs	r3, #1
 800274c:	81bb      	strh	r3, [r7, #12]

	SPI_InitStruct.SPI_NSS = SPI_NSS_Soft;
 800274e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002752:	81fb      	strh	r3, [r7, #14]
	SPI_InitStruct.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_16;
 8002754:	2318      	movs	r3, #24
 8002756:	823b      	strh	r3, [r7, #16]
	SPI_InitStruct.SPI_FirstBit = SPI_FirstBit_MSB;
 8002758:	2300      	movs	r3, #0
 800275a:	827b      	strh	r3, [r7, #18]
	SPI_Init(SPI1, &SPI_InitStruct);
 800275c:	1d3b      	adds	r3, r7, #4
 800275e:	4619      	mov	r1, r3
 8002760:	4806      	ldr	r0, [pc, #24]	; (800277c <init_SPI1+0xbc>)
 8002762:	f7fe ff71 	bl	8001648 <SPI_Init>

	SPI_Cmd(SPI1, ENABLE);
 8002766:	2101      	movs	r1, #1
 8002768:	4804      	ldr	r0, [pc, #16]	; (800277c <init_SPI1+0xbc>)
 800276a:	f7fe ffb1 	bl	80016d0 <SPI_Cmd>
}
 800276e:	bf00      	nop
 8002770:	3720      	adds	r7, #32
 8002772:	46bd      	mov	sp, r7
 8002774:	bd80      	pop	{r7, pc}
 8002776:	bf00      	nop
 8002778:	40020000 	.word	0x40020000
 800277c:	40013000 	.word	0x40013000

08002780 <write_reg>:

void write_reg(uint8_t WriteAddr, uint8_t WriteData )
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b082      	sub	sp, #8
 8002784:	af00      	add	r7, sp, #0
 8002786:	4603      	mov	r3, r0
 8002788:	460a      	mov	r2, r1
 800278a:	71fb      	strb	r3, [r7, #7]
 800278c:	4613      	mov	r3, r2
 800278e:	71bb      	strb	r3, [r7, #6]
	chip_select();
 8002790:	f000 f8a0 	bl	80028d4 <chip_select>

	while(!SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_TXE));
 8002794:	bf00      	nop
 8002796:	2102      	movs	r1, #2
 8002798:	481a      	ldr	r0, [pc, #104]	; (8002804 <write_reg+0x84>)
 800279a:	f7fe ffd3 	bl	8001744 <SPI_I2S_GetFlagStatus>
 800279e:	4603      	mov	r3, r0
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d0f8      	beq.n	8002796 <write_reg+0x16>
	SPI_I2S_SendData(SPI1, WriteAddr);
 80027a4:	79fb      	ldrb	r3, [r7, #7]
 80027a6:	b29b      	uxth	r3, r3
 80027a8:	4619      	mov	r1, r3
 80027aa:	4816      	ldr	r0, [pc, #88]	; (8002804 <write_reg+0x84>)
 80027ac:	f7fe ffbc 	bl	8001728 <SPI_I2S_SendData>
	while(!SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_RXNE));
 80027b0:	bf00      	nop
 80027b2:	2101      	movs	r1, #1
 80027b4:	4813      	ldr	r0, [pc, #76]	; (8002804 <write_reg+0x84>)
 80027b6:	f7fe ffc5 	bl	8001744 <SPI_I2S_GetFlagStatus>
 80027ba:	4603      	mov	r3, r0
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d0f8      	beq.n	80027b2 <write_reg+0x32>
	SPI_I2S_ReceiveData(SPI1);
 80027c0:	4810      	ldr	r0, [pc, #64]	; (8002804 <write_reg+0x84>)
 80027c2:	f7fe ffa5 	bl	8001710 <SPI_I2S_ReceiveData>

	while(!SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_TXE));
 80027c6:	bf00      	nop
 80027c8:	2102      	movs	r1, #2
 80027ca:	480e      	ldr	r0, [pc, #56]	; (8002804 <write_reg+0x84>)
 80027cc:	f7fe ffba 	bl	8001744 <SPI_I2S_GetFlagStatus>
 80027d0:	4603      	mov	r3, r0
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d0f8      	beq.n	80027c8 <write_reg+0x48>
	SPI_I2S_SendData(SPI1, WriteData);
 80027d6:	79bb      	ldrb	r3, [r7, #6]
 80027d8:	b29b      	uxth	r3, r3
 80027da:	4619      	mov	r1, r3
 80027dc:	4809      	ldr	r0, [pc, #36]	; (8002804 <write_reg+0x84>)
 80027de:	f7fe ffa3 	bl	8001728 <SPI_I2S_SendData>
	while(!SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_RXNE));
 80027e2:	bf00      	nop
 80027e4:	2101      	movs	r1, #1
 80027e6:	4807      	ldr	r0, [pc, #28]	; (8002804 <write_reg+0x84>)
 80027e8:	f7fe ffac 	bl	8001744 <SPI_I2S_GetFlagStatus>
 80027ec:	4603      	mov	r3, r0
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d0f8      	beq.n	80027e4 <write_reg+0x64>
	SPI_I2S_ReceiveData(SPI1);
 80027f2:	4804      	ldr	r0, [pc, #16]	; (8002804 <write_reg+0x84>)
 80027f4:	f7fe ff8c 	bl	8001710 <SPI_I2S_ReceiveData>
	chip_deselect();
 80027f8:	f000 f878 	bl	80028ec <chip_deselect>
}
 80027fc:	bf00      	nop
 80027fe:	3708      	adds	r7, #8
 8002800:	46bd      	mov	sp, r7
 8002802:	bd80      	pop	{r7, pc}
 8002804:	40013000 	.word	0x40013000

08002808 <read_reg>:

uint8_t read_reg(uint8_t ReadAddr)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	b084      	sub	sp, #16
 800280c:	af00      	add	r7, sp, #0
 800280e:	4603      	mov	r3, r0
 8002810:	71fb      	strb	r3, [r7, #7]
	chip_select();
 8002812:	f000 f85f 	bl	80028d4 <chip_select>
	while(!SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_TXE));
 8002816:	bf00      	nop
 8002818:	2102      	movs	r1, #2
 800281a:	481b      	ldr	r0, [pc, #108]	; (8002888 <read_reg+0x80>)
 800281c:	f7fe ff92 	bl	8001744 <SPI_I2S_GetFlagStatus>
 8002820:	4603      	mov	r3, r0
 8002822:	2b00      	cmp	r3, #0
 8002824:	d0f8      	beq.n	8002818 <read_reg+0x10>
	SPI_I2S_SendData(SPI1, ReadAddr);
 8002826:	79fb      	ldrb	r3, [r7, #7]
 8002828:	b29b      	uxth	r3, r3
 800282a:	4619      	mov	r1, r3
 800282c:	4816      	ldr	r0, [pc, #88]	; (8002888 <read_reg+0x80>)
 800282e:	f7fe ff7b 	bl	8001728 <SPI_I2S_SendData>
	while(!SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_RXNE));
 8002832:	bf00      	nop
 8002834:	2101      	movs	r1, #1
 8002836:	4814      	ldr	r0, [pc, #80]	; (8002888 <read_reg+0x80>)
 8002838:	f7fe ff84 	bl	8001744 <SPI_I2S_GetFlagStatus>
 800283c:	4603      	mov	r3, r0
 800283e:	2b00      	cmp	r3, #0
 8002840:	d0f8      	beq.n	8002834 <read_reg+0x2c>
	SPI_I2S_ReceiveData(SPI1); //Clear RXNE bit
 8002842:	4811      	ldr	r0, [pc, #68]	; (8002888 <read_reg+0x80>)
 8002844:	f7fe ff64 	bl	8001710 <SPI_I2S_ReceiveData>

	while(!SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_TXE));
 8002848:	bf00      	nop
 800284a:	2102      	movs	r1, #2
 800284c:	480e      	ldr	r0, [pc, #56]	; (8002888 <read_reg+0x80>)
 800284e:	f7fe ff79 	bl	8001744 <SPI_I2S_GetFlagStatus>
 8002852:	4603      	mov	r3, r0
 8002854:	2b00      	cmp	r3, #0
 8002856:	d0f8      	beq.n	800284a <read_reg+0x42>
	SPI_I2S_SendData(SPI1, 0x00); //Dummy byte to generate clock
 8002858:	2100      	movs	r1, #0
 800285a:	480b      	ldr	r0, [pc, #44]	; (8002888 <read_reg+0x80>)
 800285c:	f7fe ff64 	bl	8001728 <SPI_I2S_SendData>
	while(!SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_RXNE));
 8002860:	bf00      	nop
 8002862:	2101      	movs	r1, #1
 8002864:	4808      	ldr	r0, [pc, #32]	; (8002888 <read_reg+0x80>)
 8002866:	f7fe ff6d 	bl	8001744 <SPI_I2S_GetFlagStatus>
 800286a:	4603      	mov	r3, r0
 800286c:	2b00      	cmp	r3, #0
 800286e:	d0f8      	beq.n	8002862 <read_reg+0x5a>
	uint8_t data =  SPI_I2S_ReceiveData(SPI1);
 8002870:	4805      	ldr	r0, [pc, #20]	; (8002888 <read_reg+0x80>)
 8002872:	f7fe ff4d 	bl	8001710 <SPI_I2S_ReceiveData>
 8002876:	4603      	mov	r3, r0
 8002878:	73fb      	strb	r3, [r7, #15]

	chip_deselect();
 800287a:	f000 f837 	bl	80028ec <chip_deselect>
	return data;
 800287e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002880:	4618      	mov	r0, r3
 8002882:	3710      	adds	r7, #16
 8002884:	46bd      	mov	sp, r7
 8002886:	bd80      	pop	{r7, pc}
 8002888:	40013000 	.word	0x40013000

0800288c <read_regs>:

void read_regs( uint8_t ReadAddr, uint8_t *ReadBuf, unsigned int Bytes )
{
 800288c:	b590      	push	{r4, r7, lr}
 800288e:	b087      	sub	sp, #28
 8002890:	af00      	add	r7, sp, #0
 8002892:	4603      	mov	r3, r0
 8002894:	60b9      	str	r1, [r7, #8]
 8002896:	607a      	str	r2, [r7, #4]
 8002898:	73fb      	strb	r3, [r7, #15]
    uint16_t  i = 0;
 800289a:	2300      	movs	r3, #0
 800289c:	82fb      	strh	r3, [r7, #22]
    for(i=0; i<Bytes; i++){
 800289e:	2300      	movs	r3, #0
 80028a0:	82fb      	strh	r3, [r7, #22]
 80028a2:	e00f      	b.n	80028c4 <read_regs+0x38>
    	ReadBuf[i] = read_reg(ReadAddr+i);
 80028a4:	8afb      	ldrh	r3, [r7, #22]
 80028a6:	68ba      	ldr	r2, [r7, #8]
 80028a8:	18d4      	adds	r4, r2, r3
 80028aa:	8afb      	ldrh	r3, [r7, #22]
 80028ac:	b2da      	uxtb	r2, r3
 80028ae:	7bfb      	ldrb	r3, [r7, #15]
 80028b0:	4413      	add	r3, r2
 80028b2:	b2db      	uxtb	r3, r3
 80028b4:	4618      	mov	r0, r3
 80028b6:	f7ff ffa7 	bl	8002808 <read_reg>
 80028ba:	4603      	mov	r3, r0
 80028bc:	7023      	strb	r3, [r4, #0]
}

void read_regs( uint8_t ReadAddr, uint8_t *ReadBuf, unsigned int Bytes )
{
    uint16_t  i = 0;
    for(i=0; i<Bytes; i++){
 80028be:	8afb      	ldrh	r3, [r7, #22]
 80028c0:	3301      	adds	r3, #1
 80028c2:	82fb      	strh	r3, [r7, #22]
 80028c4:	8afa      	ldrh	r2, [r7, #22]
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	429a      	cmp	r2, r3
 80028ca:	d3eb      	bcc.n	80028a4 <read_regs+0x18>
    	ReadBuf[i] = read_reg(ReadAddr+i);
    }
}
 80028cc:	bf00      	nop
 80028ce:	371c      	adds	r7, #28
 80028d0:	46bd      	mov	sp, r7
 80028d2:	bd90      	pop	{r4, r7, pc}

080028d4 <chip_select>:

void chip_select(void){
 80028d4:	b580      	push	{r7, lr}
 80028d6:	af00      	add	r7, sp, #0
	GPIO_ResetBits(GPIOA, GPIO_Pin_8);
 80028d8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80028dc:	4802      	ldr	r0, [pc, #8]	; (80028e8 <chip_select+0x14>)
 80028de:	f7fe fd29 	bl	8001334 <GPIO_ResetBits>
}
 80028e2:	bf00      	nop
 80028e4:	bd80      	pop	{r7, pc}
 80028e6:	bf00      	nop
 80028e8:	40020000 	.word	0x40020000

080028ec <chip_deselect>:
void chip_deselect(void){
 80028ec:	b580      	push	{r7, lr}
 80028ee:	af00      	add	r7, sp, #0
	GPIO_SetBits(GPIOA, GPIO_Pin_8);
 80028f0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80028f4:	4802      	ldr	r0, [pc, #8]	; (8002900 <chip_deselect+0x14>)
 80028f6:	f7fe fd0f 	bl	8001318 <GPIO_SetBits>
}
 80028fa:	bf00      	nop
 80028fc:	bd80      	pop	{r7, pc}
 80028fe:	bf00      	nop
 8002900:	40020000 	.word	0x40020000

08002904 <usart_init>:
 *      Author: Miroslav Koht
 */

#include <communication/usart.h>

void usart_init(){
 8002904:	b580      	push	{r7, lr}
 8002906:	b088      	sub	sp, #32
 8002908:	af00      	add	r7, sp, #0

	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
 800290a:	2101      	movs	r1, #1
 800290c:	2001      	movs	r0, #1
 800290e:	f7fe fe41 	bl	8001594 <RCC_AHBPeriphClockCmd>

	GPIO_PinAFConfig(GPIOA, GPIO_PinSource2, GPIO_AF_USART2);
 8002912:	2207      	movs	r2, #7
 8002914:	2102      	movs	r1, #2
 8002916:	4827      	ldr	r0, [pc, #156]	; (80029b4 <usart_init+0xb0>)
 8002918:	f7fe fd1a 	bl	8001350 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOA, GPIO_PinSource3, GPIO_AF_USART2);
 800291c:	2207      	movs	r2, #7
 800291e:	2103      	movs	r1, #3
 8002920:	4824      	ldr	r0, [pc, #144]	; (80029b4 <usart_init+0xb0>)
 8002922:	f7fe fd15 	bl	8001350 <GPIO_PinAFConfig>

	GPIO_InitTypeDef GPIO_usart;

	GPIO_usart.GPIO_Pin = GPIO_Pin_2 | GPIO_Pin_3;
 8002926:	230c      	movs	r3, #12
 8002928:	61bb      	str	r3, [r7, #24]
	GPIO_usart.GPIO_Mode = GPIO_Mode_AF;
 800292a:	2302      	movs	r3, #2
 800292c:	773b      	strb	r3, [r7, #28]
	GPIO_usart.GPIO_OType = GPIO_OType_PP;
 800292e:	2300      	movs	r3, #0
 8002930:	77bb      	strb	r3, [r7, #30]
	GPIO_usart.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8002932:	2300      	movs	r3, #0
 8002934:	77fb      	strb	r3, [r7, #31]
	GPIO_usart.GPIO_Speed = GPIO_Speed_40MHz;
 8002936:	2303      	movs	r3, #3
 8002938:	777b      	strb	r3, [r7, #29]

	GPIO_Init(GPIOA,&GPIO_usart);
 800293a:	f107 0318 	add.w	r3, r7, #24
 800293e:	4619      	mov	r1, r3
 8002940:	481c      	ldr	r0, [pc, #112]	; (80029b4 <usart_init+0xb0>)
 8002942:	f7fe fc53 	bl	80011ec <GPIO_Init>

	RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2, ENABLE);
 8002946:	2101      	movs	r1, #1
 8002948:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800294c:	f7fe fe5e 	bl	800160c <RCC_APB1PeriphClockCmd>

	USART_InitTypeDef USART_InitStructure;
	USART_InitStructure.USART_BaudRate = 9600;
 8002950:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8002954:	60bb      	str	r3, [r7, #8]
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 8002956:	2300      	movs	r3, #0
 8002958:	81bb      	strh	r3, [r7, #12]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 800295a:	2300      	movs	r3, #0
 800295c:	81fb      	strh	r3, [r7, #14]
	USART_InitStructure.USART_Parity = USART_Parity_No;
 800295e:	2300      	movs	r3, #0
 8002960:	823b      	strh	r3, [r7, #16]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8002962:	2300      	movs	r3, #0
 8002964:	82bb      	strh	r3, [r7, #20]
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8002966:	230c      	movs	r3, #12
 8002968:	827b      	strh	r3, [r7, #18]
	USART_Init(USART2, &USART_InitStructure);
 800296a:	f107 0308 	add.w	r3, r7, #8
 800296e:	4619      	mov	r1, r3
 8002970:	4811      	ldr	r0, [pc, #68]	; (80029b8 <usart_init+0xb4>)
 8002972:	f7ff faf3 	bl	8001f5c <USART_Init>
	USART_Cmd(USART2, ENABLE);
 8002976:	2101      	movs	r1, #1
 8002978:	480f      	ldr	r0, [pc, #60]	; (80029b8 <usart_init+0xb4>)
 800297a:	f7ff fba3 	bl	80020c4 <USART_Cmd>

	//interrupt
	USART_ITConfig(USART2, USART_IT_RXNE, ENABLE);
 800297e:	2201      	movs	r2, #1
 8002980:	f240 5125 	movw	r1, #1317	; 0x525
 8002984:	480c      	ldr	r0, [pc, #48]	; (80029b8 <usart_init+0xb4>)
 8002986:	f7ff fbcf 	bl	8002128 <USART_ITConfig>

	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_4);
 800298a:	f44f 7040 	mov.w	r0, #768	; 0x300
 800298e:	f7fe fbbb 	bl	8001108 <NVIC_PriorityGroupConfig>

	  /* Enable the USARTx Interrupt */
	NVIC_InitTypeDef NVIC_InitStructure;
	NVIC_InitStructure.NVIC_IRQChannel = USART2_IRQn;
 8002992:	2326      	movs	r3, #38	; 0x26
 8002994:	713b      	strb	r3, [r7, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 8002996:	2301      	movs	r3, #1
 8002998:	717b      	strb	r3, [r7, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 800299a:	2300      	movs	r3, #0
 800299c:	71bb      	strb	r3, [r7, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 800299e:	2301      	movs	r3, #1
 80029a0:	71fb      	strb	r3, [r7, #7]
	NVIC_Init(&NVIC_InitStructure);
 80029a2:	1d3b      	adds	r3, r7, #4
 80029a4:	4618      	mov	r0, r3
 80029a6:	f7fe fbc1 	bl	800112c <NVIC_Init>
}
 80029aa:	bf00      	nop
 80029ac:	3720      	adds	r7, #32
 80029ae:	46bd      	mov	sp, r7
 80029b0:	bd80      	pop	{r7, pc}
 80029b2:	bf00      	nop
 80029b4:	40020000 	.word	0x40020000
 80029b8:	40004400 	.word	0x40004400

080029bc <USART_send_function>:

void USART_send_function(char text[]){
 80029bc:	b580      	push	{r7, lr}
 80029be:	b084      	sub	sp, #16
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]

	uint16_t i = 0;
 80029c4:	2300      	movs	r3, #0
 80029c6:	81fb      	strh	r3, [r7, #14]
	while(text[i] != '\0'){
 80029c8:	e013      	b.n	80029f2 <USART_send_function+0x36>
		USART_SendData(USART2, text[i]);
 80029ca:	89fb      	ldrh	r3, [r7, #14]
 80029cc:	687a      	ldr	r2, [r7, #4]
 80029ce:	4413      	add	r3, r2
 80029d0:	781b      	ldrb	r3, [r3, #0]
 80029d2:	b29b      	uxth	r3, r3
 80029d4:	4619      	mov	r1, r3
 80029d6:	4810      	ldr	r0, [pc, #64]	; (8002a18 <USART_send_function+0x5c>)
 80029d8:	f7ff fb94 	bl	8002104 <USART_SendData>
		while(USART_GetFlagStatus(USART2, USART_FLAG_TC) == RESET);
 80029dc:	bf00      	nop
 80029de:	2140      	movs	r1, #64	; 0x40
 80029e0:	480d      	ldr	r0, [pc, #52]	; (8002a18 <USART_send_function+0x5c>)
 80029e2:	f7ff fbe9 	bl	80021b8 <USART_GetFlagStatus>
 80029e6:	4603      	mov	r3, r0
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d0f8      	beq.n	80029de <USART_send_function+0x22>
		i++;
 80029ec:	89fb      	ldrh	r3, [r7, #14]
 80029ee:	3301      	adds	r3, #1
 80029f0:	81fb      	strh	r3, [r7, #14]
}

void USART_send_function(char text[]){

	uint16_t i = 0;
	while(text[i] != '\0'){
 80029f2:	89fb      	ldrh	r3, [r7, #14]
 80029f4:	687a      	ldr	r2, [r7, #4]
 80029f6:	4413      	add	r3, r2
 80029f8:	781b      	ldrb	r3, [r3, #0]
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d1e5      	bne.n	80029ca <USART_send_function+0xe>
		USART_SendData(USART2, text[i]);
		while(USART_GetFlagStatus(USART2, USART_FLAG_TC) == RESET);
		i++;
	}
	while(USART_GetFlagStatus(USART2, USART_FLAG_TC) == RESET);
 80029fe:	bf00      	nop
 8002a00:	2140      	movs	r1, #64	; 0x40
 8002a02:	4805      	ldr	r0, [pc, #20]	; (8002a18 <USART_send_function+0x5c>)
 8002a04:	f7ff fbd8 	bl	80021b8 <USART_GetFlagStatus>
 8002a08:	4603      	mov	r3, r0
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d0f8      	beq.n	8002a00 <USART_send_function+0x44>

}
 8002a0e:	bf00      	nop
 8002a10:	3710      	adds	r7, #16
 8002a12:	46bd      	mov	sp, r7
 8002a14:	bd80      	pop	{r7, pc}
 8002a16:	bf00      	nop
 8002a18:	40004400 	.word	0x40004400

08002a1c <mpu9250_init>:
 */
#include <device_libraries/MPU_9250.h>

#define MPU_InitRegNum 17

uint8_t  mpu9250_init(int sample_rate_div,int low_pass_filter){
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	b08c      	sub	sp, #48	; 0x30
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	6078      	str	r0, [r7, #4]
 8002a24:	6039      	str	r1, [r7, #0]
	init_delay();
 8002a26:	f7ff fc2f 	bl	8002288 <init_delay>
	uint8_t i = 0;
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    init_SPI1();
 8002a30:	f7ff fe46 	bl	80026c0 <init_SPI1>
    delay_ms(500);
 8002a34:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002a38:	f7ff fc4e 	bl	80022d8 <delay_ms>
    uint8_t MPU_Init_Data[MPU_InitRegNum][2] = {
 8002a3c:	2380      	movs	r3, #128	; 0x80
 8002a3e:	733b      	strb	r3, [r7, #12]
 8002a40:	236b      	movs	r3, #107	; 0x6b
 8002a42:	737b      	strb	r3, [r7, #13]
 8002a44:	2301      	movs	r3, #1
 8002a46:	73bb      	strb	r3, [r7, #14]
 8002a48:	236b      	movs	r3, #107	; 0x6b
 8002a4a:	73fb      	strb	r3, [r7, #15]
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	743b      	strb	r3, [r7, #16]
 8002a50:	236c      	movs	r3, #108	; 0x6c
 8002a52:	747b      	strb	r3, [r7, #17]
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	b2db      	uxtb	r3, r3
 8002a58:	74bb      	strb	r3, [r7, #18]
 8002a5a:	231a      	movs	r3, #26
 8002a5c:	74fb      	strb	r3, [r7, #19]
 8002a5e:	2318      	movs	r3, #24
 8002a60:	753b      	strb	r3, [r7, #20]
 8002a62:	231b      	movs	r3, #27
 8002a64:	757b      	strb	r3, [r7, #21]
 8002a66:	2308      	movs	r3, #8
 8002a68:	75bb      	strb	r3, [r7, #22]
 8002a6a:	231c      	movs	r3, #28
 8002a6c:	75fb      	strb	r3, [r7, #23]
 8002a6e:	2309      	movs	r3, #9
 8002a70:	763b      	strb	r3, [r7, #24]
 8002a72:	231d      	movs	r3, #29
 8002a74:	767b      	strb	r3, [r7, #25]
 8002a76:	2330      	movs	r3, #48	; 0x30
 8002a78:	76bb      	strb	r3, [r7, #26]
 8002a7a:	2337      	movs	r3, #55	; 0x37
 8002a7c:	76fb      	strb	r3, [r7, #27]
 8002a7e:	2320      	movs	r3, #32
 8002a80:	773b      	strb	r3, [r7, #28]
 8002a82:	236a      	movs	r3, #106	; 0x6a
 8002a84:	777b      	strb	r3, [r7, #29]
 8002a86:	230d      	movs	r3, #13
 8002a88:	77bb      	strb	r3, [r7, #30]
 8002a8a:	2324      	movs	r3, #36	; 0x24
 8002a8c:	77fb      	strb	r3, [r7, #31]
 8002a8e:	230c      	movs	r3, #12
 8002a90:	f887 3020 	strb.w	r3, [r7, #32]
 8002a94:	2325      	movs	r3, #37	; 0x25
 8002a96:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
 8002a9a:	230b      	movs	r3, #11
 8002a9c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8002aa0:	2326      	movs	r3, #38	; 0x26
 8002aa2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002aa6:	2301      	movs	r3, #1
 8002aa8:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 8002aac:	2363      	movs	r3, #99	; 0x63
 8002aae:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 8002ab2:	2381      	movs	r3, #129	; 0x81
 8002ab4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8002ab8:	2327      	movs	r3, #39	; 0x27
 8002aba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8002abe:	230a      	movs	r3, #10
 8002ac0:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
 8002ac4:	2326      	movs	r3, #38	; 0x26
 8002ac6:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
 8002aca:	2312      	movs	r3, #18
 8002acc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8002ad0:	2363      	movs	r3, #99	; 0x63
 8002ad2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8002ad6:	2381      	movs	r3, #129	; 0x81
 8002ad8:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
 8002adc:	2327      	movs	r3, #39	; 0x27
 8002ade:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
        {0x12, MPUREG_I2C_SLV0_DO}, // Register value to continuous measurement in 16bit
        {0x81, MPUREG_I2C_SLV0_CTRL}  //Enable I2C and set 1 byte

    };

    for(i=0; i<MPU_InitRegNum; i++) {
 8002ae2:	2300      	movs	r3, #0
 8002ae4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8002ae8:	e01b      	b.n	8002b22 <mpu9250_init+0x106>
    	write_reg(MPU_Init_Data[i][1], MPU_Init_Data[i][0]);
 8002aea:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002aee:	005b      	lsls	r3, r3, #1
 8002af0:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8002af4:	4413      	add	r3, r2
 8002af6:	f813 2c23 	ldrb.w	r2, [r3, #-35]
 8002afa:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002afe:	005b      	lsls	r3, r3, #1
 8002b00:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8002b04:	440b      	add	r3, r1
 8002b06:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002b0a:	4619      	mov	r1, r3
 8002b0c:	4610      	mov	r0, r2
 8002b0e:	f7ff fe37 	bl	8002780 <write_reg>
    	delay_ms(2);
 8002b12:	2002      	movs	r0, #2
 8002b14:	f7ff fbe0 	bl	80022d8 <delay_ms>
        {0x12, MPUREG_I2C_SLV0_DO}, // Register value to continuous measurement in 16bit
        {0x81, MPUREG_I2C_SLV0_CTRL}  //Enable I2C and set 1 byte

    };

    for(i=0; i<MPU_InitRegNum; i++) {
 8002b18:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002b1c:	3301      	adds	r3, #1
 8002b1e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8002b22:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002b26:	2b10      	cmp	r3, #16
 8002b28:	d9df      	bls.n	8002aea <mpu9250_init+0xce>
    	write_reg(MPU_Init_Data[i][1], MPU_Init_Data[i][0]);
    	delay_ms(2);
    }

    set_gyro_scale(BITS_FS_2000DPS);    //Set full scale range for gyroscope
 8002b2a:	2018      	movs	r0, #24
 8002b2c:	f000 f8b0 	bl	8002c90 <set_gyro_scale>
    set_acc_scale(BITS_FS_4G);
 8002b30:	2008      	movs	r0, #8
 8002b32:	f000 f805 	bl	8002b40 <set_acc_scale>
    return 0;
 8002b36:	2300      	movs	r3, #0
}
 8002b38:	4618      	mov	r0, r3
 8002b3a:	3730      	adds	r7, #48	; 0x30
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	bd80      	pop	{r7, pc}

08002b40 <set_acc_scale>:

uint32_t  set_acc_scale(int scale){
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b084      	sub	sp, #16
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
    unsigned int temp_scale;
    write_reg(MPUREG_ACCEL_CONFIG, scale);
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	b2db      	uxtb	r3, r3
 8002b4c:	4619      	mov	r1, r3
 8002b4e:	201c      	movs	r0, #28
 8002b50:	f7ff fe16 	bl	8002780 <write_reg>

    switch (scale){
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	2b18      	cmp	r3, #24
 8002b58:	d848      	bhi.n	8002bec <set_acc_scale+0xac>
 8002b5a:	a201      	add	r2, pc, #4	; (adr r2, 8002b60 <set_acc_scale+0x20>)
 8002b5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b60:	08002bc5 	.word	0x08002bc5
 8002b64:	08002bed 	.word	0x08002bed
 8002b68:	08002bed 	.word	0x08002bed
 8002b6c:	08002bed 	.word	0x08002bed
 8002b70:	08002bed 	.word	0x08002bed
 8002b74:	08002bed 	.word	0x08002bed
 8002b78:	08002bed 	.word	0x08002bed
 8002b7c:	08002bed 	.word	0x08002bed
 8002b80:	08002bcf 	.word	0x08002bcf
 8002b84:	08002bed 	.word	0x08002bed
 8002b88:	08002bed 	.word	0x08002bed
 8002b8c:	08002bed 	.word	0x08002bed
 8002b90:	08002bed 	.word	0x08002bed
 8002b94:	08002bed 	.word	0x08002bed
 8002b98:	08002bed 	.word	0x08002bed
 8002b9c:	08002bed 	.word	0x08002bed
 8002ba0:	08002bd9 	.word	0x08002bd9
 8002ba4:	08002bed 	.word	0x08002bed
 8002ba8:	08002bed 	.word	0x08002bed
 8002bac:	08002bed 	.word	0x08002bed
 8002bb0:	08002bed 	.word	0x08002bed
 8002bb4:	08002bed 	.word	0x08002bed
 8002bb8:	08002bed 	.word	0x08002bed
 8002bbc:	08002bed 	.word	0x08002bed
 8002bc0:	08002be3 	.word	0x08002be3
        case BITS_FS_2G:
            acc_divider=16384;
 8002bc4:	4b31      	ldr	r3, [pc, #196]	; (8002c8c <set_acc_scale+0x14c>)
 8002bc6:	f04f 428d 	mov.w	r2, #1182793728	; 0x46800000
 8002bca:	601a      	str	r2, [r3, #0]
        break;
 8002bcc:	e00e      	b.n	8002bec <set_acc_scale+0xac>
        case BITS_FS_4G:
            acc_divider=8192;
 8002bce:	4b2f      	ldr	r3, [pc, #188]	; (8002c8c <set_acc_scale+0x14c>)
 8002bd0:	f04f 428c 	mov.w	r2, #1174405120	; 0x46000000
 8002bd4:	601a      	str	r2, [r3, #0]
        break;
 8002bd6:	e009      	b.n	8002bec <set_acc_scale+0xac>
        case BITS_FS_8G:
            acc_divider=4096;
 8002bd8:	4b2c      	ldr	r3, [pc, #176]	; (8002c8c <set_acc_scale+0x14c>)
 8002bda:	f04f 428b 	mov.w	r2, #1166016512	; 0x45800000
 8002bde:	601a      	str	r2, [r3, #0]
        break;
 8002be0:	e004      	b.n	8002bec <set_acc_scale+0xac>
        case BITS_FS_16G:
            acc_divider=2048;
 8002be2:	4b2a      	ldr	r3, [pc, #168]	; (8002c8c <set_acc_scale+0x14c>)
 8002be4:	f04f 428a 	mov.w	r2, #1157627904	; 0x45000000
 8002be8:	601a      	str	r2, [r3, #0]
        break;
 8002bea:	bf00      	nop
    }
    temp_scale=read_reg(READ_FLAG | MPUREG_ACCEL_CONFIG);
 8002bec:	209c      	movs	r0, #156	; 0x9c
 8002bee:	f7ff fe0b 	bl	8002808 <read_reg>
 8002bf2:	4603      	mov	r3, r0
 8002bf4:	60fb      	str	r3, [r7, #12]

    switch (temp_scale){
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	2b18      	cmp	r3, #24
 8002bfa:	d841      	bhi.n	8002c80 <set_acc_scale+0x140>
 8002bfc:	a201      	add	r2, pc, #4	; (adr r2, 8002c04 <set_acc_scale+0xc4>)
 8002bfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c02:	bf00      	nop
 8002c04:	08002c69 	.word	0x08002c69
 8002c08:	08002c81 	.word	0x08002c81
 8002c0c:	08002c81 	.word	0x08002c81
 8002c10:	08002c81 	.word	0x08002c81
 8002c14:	08002c81 	.word	0x08002c81
 8002c18:	08002c81 	.word	0x08002c81
 8002c1c:	08002c81 	.word	0x08002c81
 8002c20:	08002c81 	.word	0x08002c81
 8002c24:	08002c6f 	.word	0x08002c6f
 8002c28:	08002c81 	.word	0x08002c81
 8002c2c:	08002c81 	.word	0x08002c81
 8002c30:	08002c81 	.word	0x08002c81
 8002c34:	08002c81 	.word	0x08002c81
 8002c38:	08002c81 	.word	0x08002c81
 8002c3c:	08002c81 	.word	0x08002c81
 8002c40:	08002c81 	.word	0x08002c81
 8002c44:	08002c75 	.word	0x08002c75
 8002c48:	08002c81 	.word	0x08002c81
 8002c4c:	08002c81 	.word	0x08002c81
 8002c50:	08002c81 	.word	0x08002c81
 8002c54:	08002c81 	.word	0x08002c81
 8002c58:	08002c81 	.word	0x08002c81
 8002c5c:	08002c81 	.word	0x08002c81
 8002c60:	08002c81 	.word	0x08002c81
 8002c64:	08002c7b 	.word	0x08002c7b
        case BITS_FS_2G:
            temp_scale=2;
 8002c68:	2302      	movs	r3, #2
 8002c6a:	60fb      	str	r3, [r7, #12]
        break;
 8002c6c:	e008      	b.n	8002c80 <set_acc_scale+0x140>
        case BITS_FS_4G:
            temp_scale=4;
 8002c6e:	2304      	movs	r3, #4
 8002c70:	60fb      	str	r3, [r7, #12]
        break;
 8002c72:	e005      	b.n	8002c80 <set_acc_scale+0x140>
        case BITS_FS_8G:
            temp_scale=8;
 8002c74:	2308      	movs	r3, #8
 8002c76:	60fb      	str	r3, [r7, #12]
        break;
 8002c78:	e002      	b.n	8002c80 <set_acc_scale+0x140>
        case BITS_FS_16G:
            temp_scale=16;
 8002c7a:	2310      	movs	r3, #16
 8002c7c:	60fb      	str	r3, [r7, #12]
        break;
 8002c7e:	bf00      	nop
    }
    return temp_scale;
 8002c80:	68fb      	ldr	r3, [r7, #12]
}
 8002c82:	4618      	mov	r0, r3
 8002c84:	3710      	adds	r7, #16
 8002c86:	46bd      	mov	sp, r7
 8002c88:	bd80      	pop	{r7, pc}
 8002c8a:	bf00      	nop
 8002c8c:	200000b4 	.word	0x200000b4

08002c90 <set_gyro_scale>:

uint32_t set_gyro_scale(int scale){
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b084      	sub	sp, #16
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
    unsigned int temp_scale;
    write_reg(MPUREG_GYRO_CONFIG, scale);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	b2db      	uxtb	r3, r3
 8002c9c:	4619      	mov	r1, r3
 8002c9e:	201b      	movs	r0, #27
 8002ca0:	f7ff fd6e 	bl	8002780 <write_reg>
    switch (scale){
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	2b18      	cmp	r3, #24
 8002ca8:	d844      	bhi.n	8002d34 <set_gyro_scale+0xa4>
 8002caa:	a201      	add	r2, pc, #4	; (adr r2, 8002cb0 <set_gyro_scale+0x20>)
 8002cac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cb0:	08002d15 	.word	0x08002d15
 8002cb4:	08002d35 	.word	0x08002d35
 8002cb8:	08002d35 	.word	0x08002d35
 8002cbc:	08002d35 	.word	0x08002d35
 8002cc0:	08002d35 	.word	0x08002d35
 8002cc4:	08002d35 	.word	0x08002d35
 8002cc8:	08002d35 	.word	0x08002d35
 8002ccc:	08002d35 	.word	0x08002d35
 8002cd0:	08002d1d 	.word	0x08002d1d
 8002cd4:	08002d35 	.word	0x08002d35
 8002cd8:	08002d35 	.word	0x08002d35
 8002cdc:	08002d35 	.word	0x08002d35
 8002ce0:	08002d35 	.word	0x08002d35
 8002ce4:	08002d35 	.word	0x08002d35
 8002ce8:	08002d35 	.word	0x08002d35
 8002cec:	08002d35 	.word	0x08002d35
 8002cf0:	08002d25 	.word	0x08002d25
 8002cf4:	08002d35 	.word	0x08002d35
 8002cf8:	08002d35 	.word	0x08002d35
 8002cfc:	08002d35 	.word	0x08002d35
 8002d00:	08002d35 	.word	0x08002d35
 8002d04:	08002d35 	.word	0x08002d35
 8002d08:	08002d35 	.word	0x08002d35
 8002d0c:	08002d35 	.word	0x08002d35
 8002d10:	08002d2d 	.word	0x08002d2d
        case BITS_FS_250DPS:
            gyro_divider=131;
 8002d14:	4b30      	ldr	r3, [pc, #192]	; (8002dd8 <set_gyro_scale+0x148>)
 8002d16:	4a31      	ldr	r2, [pc, #196]	; (8002ddc <set_gyro_scale+0x14c>)
 8002d18:	601a      	str	r2, [r3, #0]
        break;
 8002d1a:	e00b      	b.n	8002d34 <set_gyro_scale+0xa4>
        case BITS_FS_500DPS:
            gyro_divider=65.5;
 8002d1c:	4b2e      	ldr	r3, [pc, #184]	; (8002dd8 <set_gyro_scale+0x148>)
 8002d1e:	4a30      	ldr	r2, [pc, #192]	; (8002de0 <set_gyro_scale+0x150>)
 8002d20:	601a      	str	r2, [r3, #0]
        break;
 8002d22:	e007      	b.n	8002d34 <set_gyro_scale+0xa4>
        case BITS_FS_1000DPS:
            gyro_divider=32.8;
 8002d24:	4b2c      	ldr	r3, [pc, #176]	; (8002dd8 <set_gyro_scale+0x148>)
 8002d26:	4a2f      	ldr	r2, [pc, #188]	; (8002de4 <set_gyro_scale+0x154>)
 8002d28:	601a      	str	r2, [r3, #0]
        break;
 8002d2a:	e003      	b.n	8002d34 <set_gyro_scale+0xa4>
        case BITS_FS_2000DPS:
            gyro_divider=16.4;
 8002d2c:	4b2a      	ldr	r3, [pc, #168]	; (8002dd8 <set_gyro_scale+0x148>)
 8002d2e:	4a2e      	ldr	r2, [pc, #184]	; (8002de8 <set_gyro_scale+0x158>)
 8002d30:	601a      	str	r2, [r3, #0]
        break;
 8002d32:	bf00      	nop
    }
    temp_scale=read_reg(READ_FLAG | MPUREG_GYRO_CONFIG);
 8002d34:	209b      	movs	r0, #155	; 0x9b
 8002d36:	f7ff fd67 	bl	8002808 <read_reg>
 8002d3a:	4603      	mov	r3, r0
 8002d3c:	60fb      	str	r3, [r7, #12]
    switch (temp_scale){
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	2b18      	cmp	r3, #24
 8002d42:	d844      	bhi.n	8002dce <set_gyro_scale+0x13e>
 8002d44:	a201      	add	r2, pc, #4	; (adr r2, 8002d4c <set_gyro_scale+0xbc>)
 8002d46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d4a:	bf00      	nop
 8002d4c:	08002db1 	.word	0x08002db1
 8002d50:	08002dcf 	.word	0x08002dcf
 8002d54:	08002dcf 	.word	0x08002dcf
 8002d58:	08002dcf 	.word	0x08002dcf
 8002d5c:	08002dcf 	.word	0x08002dcf
 8002d60:	08002dcf 	.word	0x08002dcf
 8002d64:	08002dcf 	.word	0x08002dcf
 8002d68:	08002dcf 	.word	0x08002dcf
 8002d6c:	08002db7 	.word	0x08002db7
 8002d70:	08002dcf 	.word	0x08002dcf
 8002d74:	08002dcf 	.word	0x08002dcf
 8002d78:	08002dcf 	.word	0x08002dcf
 8002d7c:	08002dcf 	.word	0x08002dcf
 8002d80:	08002dcf 	.word	0x08002dcf
 8002d84:	08002dcf 	.word	0x08002dcf
 8002d88:	08002dcf 	.word	0x08002dcf
 8002d8c:	08002dbf 	.word	0x08002dbf
 8002d90:	08002dcf 	.word	0x08002dcf
 8002d94:	08002dcf 	.word	0x08002dcf
 8002d98:	08002dcf 	.word	0x08002dcf
 8002d9c:	08002dcf 	.word	0x08002dcf
 8002da0:	08002dcf 	.word	0x08002dcf
 8002da4:	08002dcf 	.word	0x08002dcf
 8002da8:	08002dcf 	.word	0x08002dcf
 8002dac:	08002dc7 	.word	0x08002dc7
        case BITS_FS_250DPS:
            temp_scale=250;
 8002db0:	23fa      	movs	r3, #250	; 0xfa
 8002db2:	60fb      	str	r3, [r7, #12]
        break;
 8002db4:	e00b      	b.n	8002dce <set_gyro_scale+0x13e>
        case BITS_FS_500DPS:
            temp_scale=500;
 8002db6:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8002dba:	60fb      	str	r3, [r7, #12]
        break;
 8002dbc:	e007      	b.n	8002dce <set_gyro_scale+0x13e>
        case BITS_FS_1000DPS:
            temp_scale=1000;
 8002dbe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002dc2:	60fb      	str	r3, [r7, #12]
        break;
 8002dc4:	e003      	b.n	8002dce <set_gyro_scale+0x13e>
        case BITS_FS_2000DPS:
            temp_scale=2000;
 8002dc6:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8002dca:	60fb      	str	r3, [r7, #12]
        break;
 8002dcc:	bf00      	nop
    }
    return temp_scale;
 8002dce:	68fb      	ldr	r3, [r7, #12]
}
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	3710      	adds	r7, #16
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	bd80      	pop	{r7, pc}
 8002dd8:	200000a4 	.word	0x200000a4
 8002ddc:	43030000 	.word	0x43030000
 8002de0:	42830000 	.word	0x42830000
 8002de4:	42033333 	.word	0x42033333
 8002de8:	41833333 	.word	0x41833333

08002dec <calib_acc>:

void calib_acc()
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b082      	sub	sp, #8
 8002df0:	af00      	add	r7, sp, #0
    uint8_t response[4];
    int temp_scale;
    //READ CURRENT ACC SCALE
    temp_scale=read_reg(READ_FLAG | MPUREG_ACCEL_CONFIG);
 8002df2:	209c      	movs	r0, #156	; 0x9c
 8002df4:	f7ff fd08 	bl	8002808 <read_reg>
 8002df8:	4603      	mov	r3, r0
 8002dfa:	607b      	str	r3, [r7, #4]
    set_acc_scale(BITS_FS_8G);
 8002dfc:	2010      	movs	r0, #16
 8002dfe:	f7ff fe9f 	bl	8002b40 <set_acc_scale>
    //ENABLE SELF TEST need modify
    //temp_scale=WriteReg(MPUREG_ACCEL_CONFIG, 0x80>>axis);

    read_regs(READ_FLAG |MPUREG_SELF_TEST_X,response,4);
 8002e02:	463b      	mov	r3, r7
 8002e04:	2204      	movs	r2, #4
 8002e06:	4619      	mov	r1, r3
 8002e08:	208d      	movs	r0, #141	; 0x8d
 8002e0a:	f7ff fd3f 	bl	800288c <read_regs>
    calib_data[0]=((response[0]&11100000)>>3)|((response[3]&00110000)>>4);
 8002e0e:	783b      	ldrb	r3, [r7, #0]
 8002e10:	10da      	asrs	r2, r3, #3
 8002e12:	4b12      	ldr	r3, [pc, #72]	; (8002e5c <calib_acc+0x70>)
 8002e14:	4013      	ands	r3, r2
 8002e16:	78fa      	ldrb	r2, [r7, #3]
 8002e18:	1112      	asrs	r2, r2, #4
 8002e1a:	f402 6210 	and.w	r2, r2, #2304	; 0x900
 8002e1e:	4313      	orrs	r3, r2
 8002e20:	4a0f      	ldr	r2, [pc, #60]	; (8002e60 <calib_acc+0x74>)
 8002e22:	6013      	str	r3, [r2, #0]
    calib_data[1]=((response[1]&11100000)>>3)|((response[3]&00001100)>>2);
 8002e24:	787b      	ldrb	r3, [r7, #1]
 8002e26:	10da      	asrs	r2, r3, #3
 8002e28:	4b0c      	ldr	r3, [pc, #48]	; (8002e5c <calib_acc+0x70>)
 8002e2a:	4013      	ands	r3, r2
 8002e2c:	78fa      	ldrb	r2, [r7, #3]
 8002e2e:	1092      	asrs	r2, r2, #2
 8002e30:	f002 0290 	and.w	r2, r2, #144	; 0x90
 8002e34:	4313      	orrs	r3, r2
 8002e36:	4a0a      	ldr	r2, [pc, #40]	; (8002e60 <calib_acc+0x74>)
 8002e38:	6053      	str	r3, [r2, #4]
    calib_data[2]=((response[2]&11100000)>>3)|((response[3]&00000011));
 8002e3a:	78bb      	ldrb	r3, [r7, #2]
 8002e3c:	10da      	asrs	r2, r3, #3
 8002e3e:	4b07      	ldr	r3, [pc, #28]	; (8002e5c <calib_acc+0x70>)
 8002e40:	4013      	ands	r3, r2
 8002e42:	78fa      	ldrb	r2, [r7, #3]
 8002e44:	f002 0209 	and.w	r2, r2, #9
 8002e48:	4313      	orrs	r3, r2
 8002e4a:	4a05      	ldr	r2, [pc, #20]	; (8002e60 <calib_acc+0x74>)
 8002e4c:	6093      	str	r3, [r2, #8]

    set_acc_scale(temp_scale);
 8002e4e:	6878      	ldr	r0, [r7, #4]
 8002e50:	f7ff fe76 	bl	8002b40 <set_acc_scale>
}
 8002e54:	bf00      	nop
 8002e56:	3708      	adds	r7, #8
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	bd80      	pop	{r7, pc}
 8002e5c:	00152bec 	.word	0x00152bec
 8002e60:	2000008c 	.word	0x2000008c

08002e64 <read_acc>:

void read_acc()
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	b086      	sub	sp, #24
 8002e68:	af00      	add	r7, sp, #0
    uint8_t response[6];
    int16_t bit_data;
    float data;
    int i;
    read_regs(READ_FLAG | MPUREG_ACCEL_XOUT_H,response,6);
 8002e6a:	1d3b      	adds	r3, r7, #4
 8002e6c:	2206      	movs	r2, #6
 8002e6e:	4619      	mov	r1, r3
 8002e70:	20bb      	movs	r0, #187	; 0xbb
 8002e72:	f7ff fd0b 	bl	800288c <read_regs>
    for(i=0; i<3; i++) {
 8002e76:	2300      	movs	r3, #0
 8002e78:	617b      	str	r3, [r7, #20]
 8002e7a:	e02e      	b.n	8002eda <read_acc+0x76>
        bit_data=((int16_t)response[i*2]<<8)|response[i*2+1];
 8002e7c:	697b      	ldr	r3, [r7, #20]
 8002e7e:	005b      	lsls	r3, r3, #1
 8002e80:	f107 0218 	add.w	r2, r7, #24
 8002e84:	4413      	add	r3, r2
 8002e86:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 8002e8a:	021b      	lsls	r3, r3, #8
 8002e8c:	b21a      	sxth	r2, r3
 8002e8e:	697b      	ldr	r3, [r7, #20]
 8002e90:	005b      	lsls	r3, r3, #1
 8002e92:	3301      	adds	r3, #1
 8002e94:	f107 0118 	add.w	r1, r7, #24
 8002e98:	440b      	add	r3, r1
 8002e9a:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 8002e9e:	b21b      	sxth	r3, r3
 8002ea0:	4313      	orrs	r3, r2
 8002ea2:	827b      	strh	r3, [r7, #18]
        data=(float)bit_data;
 8002ea4:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	f7fd feed 	bl	8000c88 <__aeabi_i2f>
 8002eae:	4603      	mov	r3, r0
 8002eb0:	60fb      	str	r3, [r7, #12]
        accelerometer_data[i]=(data/acc_divider)*10;
 8002eb2:	4b0d      	ldr	r3, [pc, #52]	; (8002ee8 <read_acc+0x84>)
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	4619      	mov	r1, r3
 8002eb8:	68f8      	ldr	r0, [r7, #12]
 8002eba:	f7fd ffed 	bl	8000e98 <__aeabi_fdiv>
 8002ebe:	4603      	mov	r3, r0
 8002ec0:	490a      	ldr	r1, [pc, #40]	; (8002eec <read_acc+0x88>)
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	f7fd ff34 	bl	8000d30 <__aeabi_fmul>
 8002ec8:	4603      	mov	r3, r0
 8002eca:	4619      	mov	r1, r3
 8002ecc:	4a08      	ldr	r2, [pc, #32]	; (8002ef0 <read_acc+0x8c>)
 8002ece:	697b      	ldr	r3, [r7, #20]
 8002ed0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    uint8_t response[6];
    int16_t bit_data;
    float data;
    int i;
    read_regs(READ_FLAG | MPUREG_ACCEL_XOUT_H,response,6);
    for(i=0; i<3; i++) {
 8002ed4:	697b      	ldr	r3, [r7, #20]
 8002ed6:	3301      	adds	r3, #1
 8002ed8:	617b      	str	r3, [r7, #20]
 8002eda:	697b      	ldr	r3, [r7, #20]
 8002edc:	2b02      	cmp	r3, #2
 8002ede:	ddcd      	ble.n	8002e7c <read_acc+0x18>
        bit_data=((int16_t)response[i*2]<<8)|response[i*2+1];
        data=(float)bit_data;
        accelerometer_data[i]=(data/acc_divider)*10;
    }
}
 8002ee0:	bf00      	nop
 8002ee2:	3718      	adds	r7, #24
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	bd80      	pop	{r7, pc}
 8002ee8:	200000b4 	.word	0x200000b4
 8002eec:	41200000 	.word	0x41200000
 8002ef0:	20000070 	.word	0x20000070

08002ef4 <read_rot>:

void read_rot()
{
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	b086      	sub	sp, #24
 8002ef8:	af00      	add	r7, sp, #0
    uint8_t response[6];
    int16_t bit_data;
    float data;
    int i;
    read_regs(READ_FLAG | MPUREG_GYRO_XOUT_H,response,6);
 8002efa:	1d3b      	adds	r3, r7, #4
 8002efc:	2206      	movs	r2, #6
 8002efe:	4619      	mov	r1, r3
 8002f00:	20c3      	movs	r0, #195	; 0xc3
 8002f02:	f7ff fcc3 	bl	800288c <read_regs>
    for(i=0; i<3; i++) {
 8002f06:	2300      	movs	r3, #0
 8002f08:	617b      	str	r3, [r7, #20]
 8002f0a:	e029      	b.n	8002f60 <read_rot+0x6c>
        bit_data=((int16_t)response[i*2]<<8)|response[i*2+1];
 8002f0c:	697b      	ldr	r3, [r7, #20]
 8002f0e:	005b      	lsls	r3, r3, #1
 8002f10:	f107 0218 	add.w	r2, r7, #24
 8002f14:	4413      	add	r3, r2
 8002f16:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 8002f1a:	021b      	lsls	r3, r3, #8
 8002f1c:	b21a      	sxth	r2, r3
 8002f1e:	697b      	ldr	r3, [r7, #20]
 8002f20:	005b      	lsls	r3, r3, #1
 8002f22:	3301      	adds	r3, #1
 8002f24:	f107 0118 	add.w	r1, r7, #24
 8002f28:	440b      	add	r3, r1
 8002f2a:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 8002f2e:	b21b      	sxth	r3, r3
 8002f30:	4313      	orrs	r3, r2
 8002f32:	827b      	strh	r3, [r7, #18]
        data=(float)bit_data;
 8002f34:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002f38:	4618      	mov	r0, r3
 8002f3a:	f7fd fea5 	bl	8000c88 <__aeabi_i2f>
 8002f3e:	4603      	mov	r3, r0
 8002f40:	60fb      	str	r3, [r7, #12]
        gyroscope_data[i]=data/gyro_divider;
 8002f42:	4b0b      	ldr	r3, [pc, #44]	; (8002f70 <read_rot+0x7c>)
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	4619      	mov	r1, r3
 8002f48:	68f8      	ldr	r0, [r7, #12]
 8002f4a:	f7fd ffa5 	bl	8000e98 <__aeabi_fdiv>
 8002f4e:	4603      	mov	r3, r0
 8002f50:	4619      	mov	r1, r3
 8002f52:	4a08      	ldr	r2, [pc, #32]	; (8002f74 <read_rot+0x80>)
 8002f54:	697b      	ldr	r3, [r7, #20]
 8002f56:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    uint8_t response[6];
    int16_t bit_data;
    float data;
    int i;
    read_regs(READ_FLAG | MPUREG_GYRO_XOUT_H,response,6);
    for(i=0; i<3; i++) {
 8002f5a:	697b      	ldr	r3, [r7, #20]
 8002f5c:	3301      	adds	r3, #1
 8002f5e:	617b      	str	r3, [r7, #20]
 8002f60:	697b      	ldr	r3, [r7, #20]
 8002f62:	2b02      	cmp	r3, #2
 8002f64:	ddd2      	ble.n	8002f0c <read_rot+0x18>
        bit_data=((int16_t)response[i*2]<<8)|response[i*2+1];
        data=(float)bit_data;
        gyroscope_data[i]=data/gyro_divider;
    }
}
 8002f66:	bf00      	nop
 8002f68:	3718      	adds	r7, #24
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	bd80      	pop	{r7, pc}
 8002f6e:	bf00      	nop
 8002f70:	200000a4 	.word	0x200000a4
 8002f74:	20000098 	.word	0x20000098

08002f78 <motor_init>:
 *  Created on: 21. 12. 2016
 *      Author: Asus
 */
#include <device_libraries/motor_control.h>

void motor_init(){
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	b082      	sub	sp, #8
 8002f7c:	af00      	add	r7, sp, #0

	 TIM2_PWM_init();
 8002f7e:	f000 f85f 	bl	8003040 <TIM2_PWM_init>
	 PWM_init();
 8002f82:	f000 f87d 	bl	8003080 <PWM_init>
	 GPIO_PWM_init();
 8002f86:	f000 f8b9 	bl	80030fc <GPIO_PWM_init>
	 delay_ms(200);
 8002f8a:	20c8      	movs	r0, #200	; 0xc8
 8002f8c:	f7ff f9a4 	bl	80022d8 <delay_ms>
	 for (int i=1;i<=4;i++){
 8002f90:	2301      	movs	r3, #1
 8002f92:	607b      	str	r3, [r7, #4]
 8002f94:	e008      	b.n	8002fa8 <motor_init+0x30>
		 set_throttle(i, 0);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	b2db      	uxtb	r3, r3
 8002f9a:	2100      	movs	r1, #0
 8002f9c:	4618      	mov	r0, r3
 8002f9e:	f000 f80f 	bl	8002fc0 <set_throttle>

	 TIM2_PWM_init();
	 PWM_init();
	 GPIO_PWM_init();
	 delay_ms(200);
	 for (int i=1;i<=4;i++){
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	3301      	adds	r3, #1
 8002fa6:	607b      	str	r3, [r7, #4]
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	2b04      	cmp	r3, #4
 8002fac:	ddf3      	ble.n	8002f96 <motor_init+0x1e>
		 set_throttle(i, 0);
	 }
	 delay_ms(1000);
 8002fae:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002fb2:	f7ff f991 	bl	80022d8 <delay_ms>
}
 8002fb6:	bf00      	nop
 8002fb8:	3708      	adds	r7, #8
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	bd80      	pop	{r7, pc}
 8002fbe:	bf00      	nop

08002fc0 <set_throttle>:
		 set_throttle(i,NOMINAL_THROTTLE);
	 }
	 current_throttle =  NOMINAL_THROTTLE;
}

void set_throttle(uint8_t motor, int8_t data){
 8002fc0:	b480      	push	{r7}
 8002fc2:	b083      	sub	sp, #12
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	4603      	mov	r3, r0
 8002fc8:	460a      	mov	r2, r1
 8002fca:	71fb      	strb	r3, [r7, #7]
 8002fcc:	4613      	mov	r3, r2
 8002fce:	71bb      	strb	r3, [r7, #6]

	if(data > MAX_THROTTLE)
 8002fd0:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002fd4:	2b1e      	cmp	r3, #30
 8002fd6:	dd01      	ble.n	8002fdc <set_throttle+0x1c>
		data = MAX_THROTTLE;
 8002fd8:	231e      	movs	r3, #30
 8002fda:	71bb      	strb	r3, [r7, #6]
	switch(motor)
 8002fdc:	79fb      	ldrb	r3, [r7, #7]
 8002fde:	3b01      	subs	r3, #1
 8002fe0:	2b03      	cmp	r3, #3
 8002fe2:	d828      	bhi.n	8003036 <set_throttle+0x76>
 8002fe4:	a201      	add	r2, pc, #4	; (adr r2, 8002fec <set_throttle+0x2c>)
 8002fe6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fea:	bf00      	nop
 8002fec:	08002ffd 	.word	0x08002ffd
 8002ff0:	0800300b 	.word	0x0800300b
 8002ff4:	08003019 	.word	0x08003019
 8002ff8:	08003027 	.word	0x08003027
	{
		case 1: {
			TIM2->CCR1 = 100+(int8_t)(data);
 8002ffc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003000:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8003004:	3364      	adds	r3, #100	; 0x64
 8003006:	6353      	str	r3, [r2, #52]	; 0x34
			break;
 8003008:	e014      	b.n	8003034 <set_throttle+0x74>
		}
		case 2: {
			TIM2->CCR2 = 100+(int8_t)(data);
 800300a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800300e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8003012:	3364      	adds	r3, #100	; 0x64
 8003014:	6393      	str	r3, [r2, #56]	; 0x38
			break;
 8003016:	e00d      	b.n	8003034 <set_throttle+0x74>
		}
		case 3: {
			TIM2->CCR3 = 100+(int8_t)(data);
 8003018:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800301c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8003020:	3364      	adds	r3, #100	; 0x64
 8003022:	63d3      	str	r3, [r2, #60]	; 0x3c
			break;
 8003024:	e006      	b.n	8003034 <set_throttle+0x74>
		}
		case 4: {
			TIM2->CCR4 = 100+(int8_t)(data);
 8003026:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800302a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800302e:	3364      	adds	r3, #100	; 0x64
 8003030:	6413      	str	r3, [r2, #64]	; 0x40
			break;
 8003032:	bf00      	nop
		}
	}
	return;
 8003034:	bf00      	nop
 8003036:	bf00      	nop
}
 8003038:	370c      	adds	r7, #12
 800303a:	46bd      	mov	sp, r7
 800303c:	bc80      	pop	{r7}
 800303e:	4770      	bx	lr

08003040 <TIM2_PWM_init>:

void TIM2_PWM_init(void)
{
 8003040:	b580      	push	{r7, lr}
 8003042:	b084      	sub	sp, #16
 8003044:	af00      	add	r7, sp, #0

	TIM_TimeBaseInitTypeDef TIM_BaseStruct;
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 8003046:	2101      	movs	r1, #1
 8003048:	2001      	movs	r0, #1
 800304a:	f7fe fadf 	bl	800160c <RCC_APB1PeriphClockCmd>

	TIM_BaseStruct.TIM_Prescaler = 160;
 800304e:	23a0      	movs	r3, #160	; 0xa0
 8003050:	80bb      	strh	r3, [r7, #4]
	TIM_BaseStruct.TIM_CounterMode = TIM_CounterMode_Up;
 8003052:	2300      	movs	r3, #0
 8003054:	80fb      	strh	r3, [r7, #6]
    TIM_BaseStruct.TIM_Period = 1999; // f[Hz] PWM bude 50hz, nastavenie periody casovaca
 8003056:	f240 73cf 	movw	r3, #1999	; 0x7cf
 800305a:	60bb      	str	r3, [r7, #8]
    TIM_BaseStruct.TIM_ClockDivision = TIM_CKD_DIV1;
 800305c:	2300      	movs	r3, #0
 800305e:	81bb      	strh	r3, [r7, #12]

    TIM_TimeBaseInit(TIM2, &TIM_BaseStruct);
 8003060:	1d3b      	adds	r3, r7, #4
 8003062:	4619      	mov	r1, r3
 8003064:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8003068:	f7fe fb88 	bl	800177c <TIM_TimeBaseInit>
    TIM_Cmd(TIM2, ENABLE);
 800306c:	2101      	movs	r1, #1
 800306e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8003072:	f7fe fbd5 	bl	8001820 <TIM_Cmd>
}
 8003076:	bf00      	nop
 8003078:	3710      	adds	r7, #16
 800307a:	46bd      	mov	sp, r7
 800307c:	bd80      	pop	{r7, pc}
 800307e:	bf00      	nop

08003080 <PWM_init>:

void PWM_init(void)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	b084      	sub	sp, #16
 8003084:	af00      	add	r7, sp, #0
	TIM_OCInitTypeDef TIM_OCStruct;
	uint16_t pulse_length = 0;
 8003086:	2300      	movs	r3, #0
 8003088:	81fb      	strh	r3, [r7, #14]

    TIM_OCStruct.TIM_OCMode = TIM_OCMode_PWM2;
 800308a:	2370      	movs	r3, #112	; 0x70
 800308c:	803b      	strh	r3, [r7, #0]
    TIM_OCStruct.TIM_OutputState = TIM_OutputState_Enable;
 800308e:	2301      	movs	r3, #1
 8003090:	807b      	strh	r3, [r7, #2]
    TIM_OCStruct.TIM_OCPolarity = TIM_OCPolarity_Low;
 8003092:	2302      	movs	r3, #2
 8003094:	813b      	strh	r3, [r7, #8]
    TIM_OCStruct.TIM_Pulse = pulse_length;
 8003096:	89fb      	ldrh	r3, [r7, #14]
 8003098:	607b      	str	r3, [r7, #4]
    TIM_OC1Init(TIM2, &TIM_OCStruct);
 800309a:	463b      	mov	r3, r7
 800309c:	4619      	mov	r1, r3
 800309e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80030a2:	f7fe fbdd 	bl	8001860 <TIM_OC1Init>
    TIM_OC1PreloadConfig(TIM2, TIM_OCPreload_Enable);
 80030a6:	2108      	movs	r1, #8
 80030a8:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80030ac:	f7fe fce4 	bl	8001a78 <TIM_OC1PreloadConfig>
    TIM_OC2Init(TIM2, &TIM_OCStruct);
 80030b0:	463b      	mov	r3, r7
 80030b2:	4619      	mov	r1, r3
 80030b4:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80030b8:	f7fe fc14 	bl	80018e4 <TIM_OC2Init>
    TIM_OC2PreloadConfig(TIM2, TIM_OCPreload_Enable);
 80030bc:	2108      	movs	r1, #8
 80030be:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80030c2:	f7fe fcf5 	bl	8001ab0 <TIM_OC2PreloadConfig>
    TIM_OC3Init(TIM2, &TIM_OCStruct);
 80030c6:	463b      	mov	r3, r7
 80030c8:	4619      	mov	r1, r3
 80030ca:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80030ce:	f7fe fc4d 	bl	800196c <TIM_OC3Init>
    TIM_OC3PreloadConfig(TIM2, TIM_OCPreload_Enable);
 80030d2:	2108      	movs	r1, #8
 80030d4:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80030d8:	f7fe fd08 	bl	8001aec <TIM_OC3PreloadConfig>
    TIM_OC4Init(TIM2, &TIM_OCStruct);
 80030dc:	463b      	mov	r3, r7
 80030de:	4619      	mov	r1, r3
 80030e0:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80030e4:	f7fe fc84 	bl	80019f0 <TIM_OC4Init>
    TIM_OC4PreloadConfig(TIM2, TIM_OCPreload_Enable);
 80030e8:	2108      	movs	r1, #8
 80030ea:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80030ee:	f7fe fd19 	bl	8001b24 <TIM_OC4PreloadConfig>
}
 80030f2:	bf00      	nop
 80030f4:	3710      	adds	r7, #16
 80030f6:	46bd      	mov	sp, r7
 80030f8:	bd80      	pop	{r7, pc}
 80030fa:	bf00      	nop

080030fc <GPIO_PWM_init>:

void GPIO_PWM_init(void)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	b084      	sub	sp, #16
 8003100:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct, GPIO_Button;

    RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
 8003102:	2101      	movs	r1, #1
 8003104:	2001      	movs	r0, #1
 8003106:	f7fe fa45 	bl	8001594 <RCC_AHBPeriphClockCmd>
    RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOB, ENABLE);
 800310a:	2101      	movs	r1, #1
 800310c:	2002      	movs	r0, #2
 800310e:	f7fe fa41 	bl	8001594 <RCC_AHBPeriphClockCmd>
    RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOC, ENABLE);
 8003112:	2101      	movs	r1, #1
 8003114:	2004      	movs	r0, #4
 8003116:	f7fe fa3d 	bl	8001594 <RCC_AHBPeriphClockCmd>

	GPIO_InitStruct.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_1;
 800311a:	2303      	movs	r3, #3
 800311c:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 800311e:	2300      	movs	r3, #0
 8003120:	73bb      	strb	r3, [r7, #14]
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8003122:	2300      	movs	r3, #0
 8003124:	73fb      	strb	r3, [r7, #15]
    GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF;
 8003126:	2302      	movs	r3, #2
 8003128:	733b      	strb	r3, [r7, #12]
    GPIO_InitStruct.GPIO_Speed = GPIO_Speed_40MHz;
 800312a:	2303      	movs	r3, #3
 800312c:	737b      	strb	r3, [r7, #13]
	GPIO_PinAFConfig(GPIOA, GPIO_PinSource0, GPIO_AF_TIM2);
 800312e:	2201      	movs	r2, #1
 8003130:	2100      	movs	r1, #0
 8003132:	481d      	ldr	r0, [pc, #116]	; (80031a8 <GPIO_PWM_init+0xac>)
 8003134:	f7fe f90c 	bl	8001350 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOA, GPIO_PinSource1, GPIO_AF_TIM2);
 8003138:	2201      	movs	r2, #1
 800313a:	2101      	movs	r1, #1
 800313c:	481a      	ldr	r0, [pc, #104]	; (80031a8 <GPIO_PWM_init+0xac>)
 800313e:	f7fe f907 	bl	8001350 <GPIO_PinAFConfig>
    GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003142:	f107 0308 	add.w	r3, r7, #8
 8003146:	4619      	mov	r1, r3
 8003148:	4817      	ldr	r0, [pc, #92]	; (80031a8 <GPIO_PWM_init+0xac>)
 800314a:	f7fe f84f 	bl	80011ec <GPIO_Init>

	GPIO_InitStruct.GPIO_Pin = GPIO_Pin_10 | GPIO_Pin_11;
 800314e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003152:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 8003154:	2300      	movs	r3, #0
 8003156:	73bb      	strb	r3, [r7, #14]
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8003158:	2300      	movs	r3, #0
 800315a:	73fb      	strb	r3, [r7, #15]
    GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF;
 800315c:	2302      	movs	r3, #2
 800315e:	733b      	strb	r3, [r7, #12]
    GPIO_InitStruct.GPIO_Speed = GPIO_Speed_40MHz;
 8003160:	2303      	movs	r3, #3
 8003162:	737b      	strb	r3, [r7, #13]
	GPIO_PinAFConfig(GPIOB, GPIO_PinSource10, GPIO_AF_TIM2);
 8003164:	2201      	movs	r2, #1
 8003166:	210a      	movs	r1, #10
 8003168:	4810      	ldr	r0, [pc, #64]	; (80031ac <GPIO_PWM_init+0xb0>)
 800316a:	f7fe f8f1 	bl	8001350 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOB, GPIO_PinSource11, GPIO_AF_TIM2);
 800316e:	2201      	movs	r2, #1
 8003170:	210b      	movs	r1, #11
 8003172:	480e      	ldr	r0, [pc, #56]	; (80031ac <GPIO_PWM_init+0xb0>)
 8003174:	f7fe f8ec 	bl	8001350 <GPIO_PinAFConfig>
    GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003178:	f107 0308 	add.w	r3, r7, #8
 800317c:	4619      	mov	r1, r3
 800317e:	480b      	ldr	r0, [pc, #44]	; (80031ac <GPIO_PWM_init+0xb0>)
 8003180:	f7fe f834 	bl	80011ec <GPIO_Init>

    GPIO_Button.GPIO_Pin = GPIO_Pin_13;
 8003184:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003188:	603b      	str	r3, [r7, #0]
    GPIO_Button.GPIO_OType = GPIO_OType_PP;
 800318a:	2300      	movs	r3, #0
 800318c:	71bb      	strb	r3, [r7, #6]
    GPIO_Button.GPIO_PuPd = GPIO_PuPd_NOPULL;
 800318e:	2300      	movs	r3, #0
 8003190:	71fb      	strb	r3, [r7, #7]
    GPIO_Button.GPIO_Mode = GPIO_Mode_IN;
 8003192:	2300      	movs	r3, #0
 8003194:	713b      	strb	r3, [r7, #4]
    GPIO_Init(GPIOC, &GPIO_Button);
 8003196:	463b      	mov	r3, r7
 8003198:	4619      	mov	r1, r3
 800319a:	4805      	ldr	r0, [pc, #20]	; (80031b0 <GPIO_PWM_init+0xb4>)
 800319c:	f7fe f826 	bl	80011ec <GPIO_Init>
}
 80031a0:	bf00      	nop
 80031a2:	3710      	adds	r7, #16
 80031a4:	46bd      	mov	sp, r7
 80031a6:	bd80      	pop	{r7, pc}
 80031a8:	40020000 	.word	0x40020000
 80031ac:	40020400 	.word	0x40020400
 80031b0:	40020800 	.word	0x40020800

080031b4 <global_init>:
/* Includes */
#include <functions.h>

/* Functions */

void global_init(){
 80031b4:	b580      	push	{r7, lr}
 80031b6:	b082      	sub	sp, #8
 80031b8:	af00      	add	r7, sp, #0

	/******* Common init ******/
	//needs to be initialized every function used delay library
	init_delay();
 80031ba:	f7ff f865 	bl	8002288 <init_delay>

	/******* Variables init *******/
	desired_roll = 0;
 80031be:	4b24      	ldr	r3, [pc, #144]	; (8003250 <global_init+0x9c>)
 80031c0:	f04f 0200 	mov.w	r2, #0
 80031c4:	601a      	str	r2, [r3, #0]
	desired_pitch = 0;
 80031c6:	4b23      	ldr	r3, [pc, #140]	; (8003254 <global_init+0xa0>)
 80031c8:	f04f 0200 	mov.w	r2, #0
 80031cc:	601a      	str	r2, [r3, #0]
	desired_yaw = 0;
 80031ce:	4b22      	ldr	r3, [pc, #136]	; (8003258 <global_init+0xa4>)
 80031d0:	f04f 0200 	mov.w	r2, #0
 80031d4:	601a      	str	r2, [r3, #0]

    for(uint8_t i = 0;i<3;i++){
 80031d6:	2300      	movs	r3, #0
 80031d8:	71fb      	strb	r3, [r7, #7]
 80031da:	e008      	b.n	80031ee <global_init+0x3a>
    	gyroscope_data_avg[i] = 0;
 80031dc:	79fb      	ldrb	r3, [r7, #7]
 80031de:	4a1f      	ldr	r2, [pc, #124]	; (800325c <global_init+0xa8>)
 80031e0:	f04f 0100 	mov.w	r1, #0
 80031e4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	/******* Variables init *******/
	desired_roll = 0;
	desired_pitch = 0;
	desired_yaw = 0;

    for(uint8_t i = 0;i<3;i++){
 80031e8:	79fb      	ldrb	r3, [r7, #7]
 80031ea:	3301      	adds	r3, #1
 80031ec:	71fb      	strb	r3, [r7, #7]
 80031ee:	79fb      	ldrb	r3, [r7, #7]
 80031f0:	2b02      	cmp	r3, #2
 80031f2:	d9f3      	bls.n	80031dc <global_init+0x28>
    	gyroscope_data_avg[i] = 0;
    }
    for(uint8_t i = 0;i<3;i++){
 80031f4:	2300      	movs	r3, #0
 80031f6:	71bb      	strb	r3, [r7, #6]
 80031f8:	e008      	b.n	800320c <global_init+0x58>
    	accelerometer_data_avg[i] = 0;
 80031fa:	79bb      	ldrb	r3, [r7, #6]
 80031fc:	4a18      	ldr	r2, [pc, #96]	; (8003260 <global_init+0xac>)
 80031fe:	f04f 0100 	mov.w	r1, #0
 8003202:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	desired_yaw = 0;

    for(uint8_t i = 0;i<3;i++){
    	gyroscope_data_avg[i] = 0;
    }
    for(uint8_t i = 0;i<3;i++){
 8003206:	79bb      	ldrb	r3, [r7, #6]
 8003208:	3301      	adds	r3, #1
 800320a:	71bb      	strb	r3, [r7, #6]
 800320c:	79bb      	ldrb	r3, [r7, #6]
 800320e:	2b02      	cmp	r3, #2
 8003210:	d9f3      	bls.n	80031fa <global_init+0x46>
    	accelerometer_data_avg[i] = 0;
    }

	/****** Communication init *******/
	rx_init();
 8003212:	f7ff f875 	bl	8002300 <rx_init>
	usart_init();
 8003216:	f7ff fb75 	bl	8002904 <usart_init>
	//spi is initialized inside of IMU unit

	/****** Devices_init *******/
	motor_init();
 800321a:	f7ff fead 	bl	8002f78 <motor_init>

	if(mpu9250_init(1,BITS_DLPF_CFG_188HZ)){  //INIT the mpu9250
 800321e:	2101      	movs	r1, #1
 8003220:	2001      	movs	r0, #1
 8003222:	f7ff fbfb 	bl	8002a1c <mpu9250_init>
 8003226:	4603      	mov	r3, r0
 8003228:	2b00      	cmp	r3, #0
 800322a:	d003      	beq.n	8003234 <global_init+0x80>
    	USART_send_function("\nCouldn't initialize MPU9250 via SPI!\r");
 800322c:	480d      	ldr	r0, [pc, #52]	; (8003264 <global_init+0xb0>)
 800322e:	f7ff fbc5 	bl	80029bc <USART_send_function>
 8003232:	e002      	b.n	800323a <global_init+0x86>
    }
    else
    	USART_send_function("\nMPU9250 WAS SUCCESFULLY INITIALIZED!\r");
 8003234:	480c      	ldr	r0, [pc, #48]	; (8003268 <global_init+0xb4>)
 8003236:	f7ff fbc1 	bl	80029bc <USART_send_function>

	calib_acc();
 800323a:	f7ff fdd7 	bl	8002dec <calib_acc>
    delay_ms(1000);
 800323e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003242:	f7ff f849 	bl	80022d8 <delay_ms>

    return;
 8003246:	bf00      	nop
}
 8003248:	3708      	adds	r7, #8
 800324a:	46bd      	mov	sp, r7
 800324c:	bd80      	pop	{r7, pc}
 800324e:	bf00      	nop
 8003250:	200000cc 	.word	0x200000cc
 8003254:	200000c4 	.word	0x200000c4
 8003258:	200000c8 	.word	0x200000c8
 800325c:	200000dc 	.word	0x200000dc
 8003260:	200000d0 	.word	0x200000d0
 8003264:	08004104 	.word	0x08004104
 8003268:	0800412c 	.word	0x0800412c

0800326c <timers_init>:

void timers_init(){
 800326c:	b580      	push	{r7, lr}
 800326e:	af00      	add	r7, sp, #0
    //sampling timer
    TIM5_sampling_timer(moveing_average_sampling*1000);
 8003270:	2005      	movs	r0, #5
 8003272:	f000 f84f 	bl	8003314 <TIM5_sampling_timer>
    delay_ms(moveing_average_sampling*1000*moveing_average_samples);
 8003276:	200f      	movs	r0, #15
 8003278:	f7ff f82e 	bl	80022d8 <delay_ms>

    //integrating and controller timer
    TIM4_integrating_timer(angle_sampling*1000);
 800327c:	200a      	movs	r0, #10
 800327e:	f000 f803 	bl	8003288 <TIM4_integrating_timer>
}
 8003282:	bf00      	nop
 8003284:	bd80      	pop	{r7, pc}
 8003286:	bf00      	nop

08003288 <TIM4_integrating_timer>:

void TIM4_integrating_timer(int period_in_miliseconds)
{
 8003288:	b580      	push	{r7, lr}
 800328a:	b088      	sub	sp, #32
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
	uint32_t SystemTimeClock = 16000000;		//mame 16MHz vstup!!!
 8003290:	4b1e      	ldr	r3, [pc, #120]	; (800330c <TIM4_integrating_timer+0x84>)
 8003292:	61fb      	str	r3, [r7, #28]
	unsigned short inputPeriodValue = 10000;		//input clock = 10000Hz = 0,1ms
 8003294:	f242 7310 	movw	r3, #10000	; 0x2710
 8003298:	837b      	strh	r3, [r7, #26]
	unsigned short prescalerValue = (unsigned short) (SystemTimeClock / inputPeriodValue) - 1;
 800329a:	8b7b      	ldrh	r3, [r7, #26]
 800329c:	69fa      	ldr	r2, [r7, #28]
 800329e:	fbb2 f3f3 	udiv	r3, r2, r3
 80032a2:	b29b      	uxth	r3, r3
 80032a4:	3b01      	subs	r3, #1
 80032a6:	833b      	strh	r3, [r7, #24]

	/*Structure for timer settings*/
	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM4, ENABLE);
 80032a8:	2101      	movs	r1, #1
 80032aa:	2004      	movs	r0, #4
 80032ac:	f7fe f9ae 	bl	800160c <RCC_APB1PeriphClockCmd>
	TIM_TimeBaseStructure.TIM_Period = period_in_miliseconds*10 - 1;		// 10 period * 0,0001s = 0,001s = 1ms vzorkovaci cas
 80032b0:	687a      	ldr	r2, [r7, #4]
 80032b2:	4613      	mov	r3, r2
 80032b4:	009b      	lsls	r3, r3, #2
 80032b6:	4413      	add	r3, r2
 80032b8:	005b      	lsls	r3, r3, #1
 80032ba:	3b01      	subs	r3, #1
 80032bc:	613b      	str	r3, [r7, #16]
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 80032be:	2300      	movs	r3, #0
 80032c0:	82bb      	strh	r3, [r7, #20]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 80032c2:	2300      	movs	r3, #0
 80032c4:	81fb      	strh	r3, [r7, #14]
	TIM_TimeBaseStructure.TIM_Prescaler = prescalerValue;
 80032c6:	8b3b      	ldrh	r3, [r7, #24]
 80032c8:	81bb      	strh	r3, [r7, #12]
	TIM_TimeBaseInit(TIM4, &TIM_TimeBaseStructure);
 80032ca:	f107 030c 	add.w	r3, r7, #12
 80032ce:	4619      	mov	r1, r3
 80032d0:	480f      	ldr	r0, [pc, #60]	; (8003310 <TIM4_integrating_timer+0x88>)
 80032d2:	f7fe fa53 	bl	800177c <TIM_TimeBaseInit>
	/* TIM Interrupts enable */
	TIM_ITConfig(TIM4, TIM_IT_Update, ENABLE);
 80032d6:	2201      	movs	r2, #1
 80032d8:	2101      	movs	r1, #1
 80032da:	480d      	ldr	r0, [pc, #52]	; (8003310 <TIM4_integrating_timer+0x88>)
 80032dc:	f7fe fcee 	bl	8001cbc <TIM_ITConfig>
	TIM_Cmd(TIM4, ENABLE);
 80032e0:	2101      	movs	r1, #1
 80032e2:	480b      	ldr	r0, [pc, #44]	; (8003310 <TIM4_integrating_timer+0x88>)
 80032e4:	f7fe fa9c 	bl	8001820 <TIM_Cmd>

	NVIC_InitTypeDef NVIC_InitStructure;
	/* Enable the TIM4 gloabal Interrupt */
	NVIC_InitStructure.NVIC_IRQChannel = TIM4_IRQn;
 80032e8:	231e      	movs	r3, #30
 80032ea:	723b      	strb	r3, [r7, #8]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 80032ec:	2300      	movs	r3, #0
 80032ee:	727b      	strb	r3, [r7, #9]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
 80032f0:	2301      	movs	r3, #1
 80032f2:	72bb      	strb	r3, [r7, #10]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80032f4:	2301      	movs	r3, #1
 80032f6:	72fb      	strb	r3, [r7, #11]
	NVIC_Init(&NVIC_InitStructure);
 80032f8:	f107 0308 	add.w	r3, r7, #8
 80032fc:	4618      	mov	r0, r3
 80032fe:	f7fd ff15 	bl	800112c <NVIC_Init>
}
 8003302:	bf00      	nop
 8003304:	3720      	adds	r7, #32
 8003306:	46bd      	mov	sp, r7
 8003308:	bd80      	pop	{r7, pc}
 800330a:	bf00      	nop
 800330c:	00f42400 	.word	0x00f42400
 8003310:	40000800 	.word	0x40000800

08003314 <TIM5_sampling_timer>:

void TIM5_sampling_timer(int period_in_miliseconds)
{
 8003314:	b580      	push	{r7, lr}
 8003316:	b088      	sub	sp, #32
 8003318:	af00      	add	r7, sp, #0
 800331a:	6078      	str	r0, [r7, #4]
	uint32_t SystemTimeClock = 16000000;		//mame 16MHz vstup!!!
 800331c:	4b1e      	ldr	r3, [pc, #120]	; (8003398 <TIM5_sampling_timer+0x84>)
 800331e:	61fb      	str	r3, [r7, #28]
	unsigned short inputPeriodValue = 10000;		//input clock = 10000Hz = 0,1ms
 8003320:	f242 7310 	movw	r3, #10000	; 0x2710
 8003324:	837b      	strh	r3, [r7, #26]
	unsigned short prescalerValue = (unsigned short) (SystemTimeClock / inputPeriodValue) - 1;
 8003326:	8b7b      	ldrh	r3, [r7, #26]
 8003328:	69fa      	ldr	r2, [r7, #28]
 800332a:	fbb2 f3f3 	udiv	r3, r2, r3
 800332e:	b29b      	uxth	r3, r3
 8003330:	3b01      	subs	r3, #1
 8003332:	833b      	strh	r3, [r7, #24]

	/*Structure for timer settings*/
	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM5, ENABLE);
 8003334:	2101      	movs	r1, #1
 8003336:	2008      	movs	r0, #8
 8003338:	f7fe f968 	bl	800160c <RCC_APB1PeriphClockCmd>
	TIM_TimeBaseStructure.TIM_Period = period_in_miliseconds*10 - 1;		// 10 period * 0,0001s = 0,001s = 1ms vzorkovaci cas
 800333c:	687a      	ldr	r2, [r7, #4]
 800333e:	4613      	mov	r3, r2
 8003340:	009b      	lsls	r3, r3, #2
 8003342:	4413      	add	r3, r2
 8003344:	005b      	lsls	r3, r3, #1
 8003346:	3b01      	subs	r3, #1
 8003348:	613b      	str	r3, [r7, #16]
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 800334a:	2300      	movs	r3, #0
 800334c:	82bb      	strh	r3, [r7, #20]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 800334e:	2300      	movs	r3, #0
 8003350:	81fb      	strh	r3, [r7, #14]
	TIM_TimeBaseStructure.TIM_Prescaler = prescalerValue;
 8003352:	8b3b      	ldrh	r3, [r7, #24]
 8003354:	81bb      	strh	r3, [r7, #12]
	TIM_TimeBaseInit(TIM5, &TIM_TimeBaseStructure);
 8003356:	f107 030c 	add.w	r3, r7, #12
 800335a:	4619      	mov	r1, r3
 800335c:	480f      	ldr	r0, [pc, #60]	; (800339c <TIM5_sampling_timer+0x88>)
 800335e:	f7fe fa0d 	bl	800177c <TIM_TimeBaseInit>
	/* TIM Interrupts enable */
	TIM_ITConfig(TIM5, TIM_IT_Update, ENABLE);
 8003362:	2201      	movs	r2, #1
 8003364:	2101      	movs	r1, #1
 8003366:	480d      	ldr	r0, [pc, #52]	; (800339c <TIM5_sampling_timer+0x88>)
 8003368:	f7fe fca8 	bl	8001cbc <TIM_ITConfig>
	TIM_Cmd(TIM5, ENABLE);
 800336c:	2101      	movs	r1, #1
 800336e:	480b      	ldr	r0, [pc, #44]	; (800339c <TIM5_sampling_timer+0x88>)
 8003370:	f7fe fa56 	bl	8001820 <TIM_Cmd>

	NVIC_InitTypeDef NVIC_InitStructure;
	/* Enable the TIM5 gloabal Interrupt */
	NVIC_InitStructure.NVIC_IRQChannel = TIM5_IRQn;
 8003374:	232e      	movs	r3, #46	; 0x2e
 8003376:	723b      	strb	r3, [r7, #8]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 2;
 8003378:	2302      	movs	r3, #2
 800337a:	727b      	strb	r3, [r7, #9]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
 800337c:	2301      	movs	r3, #1
 800337e:	72bb      	strb	r3, [r7, #10]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8003380:	2301      	movs	r3, #1
 8003382:	72fb      	strb	r3, [r7, #11]
	NVIC_Init(&NVIC_InitStructure);
 8003384:	f107 0308 	add.w	r3, r7, #8
 8003388:	4618      	mov	r0, r3
 800338a:	f7fd fecf 	bl	800112c <NVIC_Init>
}
 800338e:	bf00      	nop
 8003390:	3720      	adds	r7, #32
 8003392:	46bd      	mov	sp, r7
 8003394:	bd80      	pop	{r7, pc}
 8003396:	bf00      	nop
 8003398:	00f42400 	.word	0x00f42400
 800339c:	40000c00 	.word	0x40000c00

080033a0 <TIM4_IRQHandler>:



void TIM4_IRQHandler()
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	af00      	add	r7, sp, #0
    if (TIM_GetITStatus(TIM4, TIM_IT_Update) != RESET)
 80033a4:	2101      	movs	r1, #1
 80033a6:	4808      	ldr	r0, [pc, #32]	; (80033c8 <TIM4_IRQHandler+0x28>)
 80033a8:	f7fe fcbc 	bl	8001d24 <TIM_GetITStatus>
 80033ac:	4603      	mov	r3, r0
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d007      	beq.n	80033c2 <TIM4_IRQHandler+0x22>
    {
        TIM_ClearITPendingBit(TIM4, TIM_IT_Update);
 80033b2:	2101      	movs	r1, #1
 80033b4:	4804      	ldr	r0, [pc, #16]	; (80033c8 <TIM4_IRQHandler+0x28>)
 80033b6:	f7fe fcdf 	bl	8001d78 <TIM_ClearITPendingBit>
        complementary_filter();
 80033ba:	f000 f881 	bl	80034c0 <complementary_filter>
        PID_yaw_control();
 80033be:	f000 f9d5 	bl	800376c <PID_yaw_control>
        //PID_pitch_control();
        //PID_stabilization_control();
    }
}
 80033c2:	bf00      	nop
 80033c4:	bd80      	pop	{r7, pc}
 80033c6:	bf00      	nop
 80033c8:	40000800 	.word	0x40000800

080033cc <TIM5_IRQHandler>:

void TIM5_IRQHandler()
{
 80033cc:	b590      	push	{r4, r7, lr}
 80033ce:	b083      	sub	sp, #12
 80033d0:	af00      	add	r7, sp, #0
	GPIO_ResetBits(GPIOA, GPIO_Pin_10);
 80033d2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80033d6:	4832      	ldr	r0, [pc, #200]	; (80034a0 <TIM5_IRQHandler+0xd4>)
 80033d8:	f7fd ffac 	bl	8001334 <GPIO_ResetBits>
    if (TIM_GetITStatus(TIM5, TIM_IT_Update) != RESET)
 80033dc:	2101      	movs	r1, #1
 80033de:	4831      	ldr	r0, [pc, #196]	; (80034a4 <TIM5_IRQHandler+0xd8>)
 80033e0:	f7fe fca0 	bl	8001d24 <TIM_GetITStatus>
 80033e4:	4603      	mov	r3, r0
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d051      	beq.n	800348e <TIM5_IRQHandler+0xc2>
    {
        TIM_ClearITPendingBit(TIM5, TIM_IT_Update);
 80033ea:	2101      	movs	r1, #1
 80033ec:	482d      	ldr	r0, [pc, #180]	; (80034a4 <TIM5_IRQHandler+0xd8>)
 80033ee:	f7fe fcc3 	bl	8001d78 <TIM_ClearITPendingBit>
        read_rot();
 80033f2:	f7ff fd7f 	bl	8002ef4 <read_rot>
        for(uint8_t i = 0;i<3;i++){
 80033f6:	2300      	movs	r3, #0
 80033f8:	71fb      	strb	r3, [r7, #7]
 80033fa:	e01e      	b.n	800343a <TIM5_IRQHandler+0x6e>
        	gyroscope_data_avg[i]= (gyroscope_data_avg[i]*(moveing_average_samples-1) + gyroscope_data[i])/moveing_average_samples;
 80033fc:	79fc      	ldrb	r4, [r7, #7]
 80033fe:	79fb      	ldrb	r3, [r7, #7]
 8003400:	4a29      	ldr	r2, [pc, #164]	; (80034a8 <TIM5_IRQHandler+0xdc>)
 8003402:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003406:	4619      	mov	r1, r3
 8003408:	4618      	mov	r0, r3
 800340a:	f7fd fb89 	bl	8000b20 <__addsf3>
 800340e:	4603      	mov	r3, r0
 8003410:	4618      	mov	r0, r3
 8003412:	79fb      	ldrb	r3, [r7, #7]
 8003414:	4a25      	ldr	r2, [pc, #148]	; (80034ac <TIM5_IRQHandler+0xe0>)
 8003416:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800341a:	4619      	mov	r1, r3
 800341c:	f7fd fb80 	bl	8000b20 <__addsf3>
 8003420:	4603      	mov	r3, r0
 8003422:	4923      	ldr	r1, [pc, #140]	; (80034b0 <TIM5_IRQHandler+0xe4>)
 8003424:	4618      	mov	r0, r3
 8003426:	f7fd fd37 	bl	8000e98 <__aeabi_fdiv>
 800342a:	4603      	mov	r3, r0
 800342c:	461a      	mov	r2, r3
 800342e:	4b1e      	ldr	r3, [pc, #120]	; (80034a8 <TIM5_IRQHandler+0xdc>)
 8003430:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
	GPIO_ResetBits(GPIOA, GPIO_Pin_10);
    if (TIM_GetITStatus(TIM5, TIM_IT_Update) != RESET)
    {
        TIM_ClearITPendingBit(TIM5, TIM_IT_Update);
        read_rot();
        for(uint8_t i = 0;i<3;i++){
 8003434:	79fb      	ldrb	r3, [r7, #7]
 8003436:	3301      	adds	r3, #1
 8003438:	71fb      	strb	r3, [r7, #7]
 800343a:	79fb      	ldrb	r3, [r7, #7]
 800343c:	2b02      	cmp	r3, #2
 800343e:	d9dd      	bls.n	80033fc <TIM5_IRQHandler+0x30>
        	gyroscope_data_avg[i]= (gyroscope_data_avg[i]*(moveing_average_samples-1) + gyroscope_data[i])/moveing_average_samples;
        }
        read_acc();
 8003440:	f7ff fd10 	bl	8002e64 <read_acc>
        for(uint8_t i = 0;i<3;i++){
 8003444:	2300      	movs	r3, #0
 8003446:	71bb      	strb	r3, [r7, #6]
 8003448:	e01e      	b.n	8003488 <TIM5_IRQHandler+0xbc>
        	accelerometer_data_avg[i]= (accelerometer_data_avg[i]*(moveing_average_samples-1) + accelerometer_data[i])/moveing_average_samples;
 800344a:	79bc      	ldrb	r4, [r7, #6]
 800344c:	79bb      	ldrb	r3, [r7, #6]
 800344e:	4a19      	ldr	r2, [pc, #100]	; (80034b4 <TIM5_IRQHandler+0xe8>)
 8003450:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003454:	4619      	mov	r1, r3
 8003456:	4618      	mov	r0, r3
 8003458:	f7fd fb62 	bl	8000b20 <__addsf3>
 800345c:	4603      	mov	r3, r0
 800345e:	4618      	mov	r0, r3
 8003460:	79bb      	ldrb	r3, [r7, #6]
 8003462:	4a15      	ldr	r2, [pc, #84]	; (80034b8 <TIM5_IRQHandler+0xec>)
 8003464:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003468:	4619      	mov	r1, r3
 800346a:	f7fd fb59 	bl	8000b20 <__addsf3>
 800346e:	4603      	mov	r3, r0
 8003470:	490f      	ldr	r1, [pc, #60]	; (80034b0 <TIM5_IRQHandler+0xe4>)
 8003472:	4618      	mov	r0, r3
 8003474:	f7fd fd10 	bl	8000e98 <__aeabi_fdiv>
 8003478:	4603      	mov	r3, r0
 800347a:	461a      	mov	r2, r3
 800347c:	4b0d      	ldr	r3, [pc, #52]	; (80034b4 <TIM5_IRQHandler+0xe8>)
 800347e:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
        read_rot();
        for(uint8_t i = 0;i<3;i++){
        	gyroscope_data_avg[i]= (gyroscope_data_avg[i]*(moveing_average_samples-1) + gyroscope_data[i])/moveing_average_samples;
        }
        read_acc();
        for(uint8_t i = 0;i<3;i++){
 8003482:	79bb      	ldrb	r3, [r7, #6]
 8003484:	3301      	adds	r3, #1
 8003486:	71bb      	strb	r3, [r7, #6]
 8003488:	79bb      	ldrb	r3, [r7, #6]
 800348a:	2b02      	cmp	r3, #2
 800348c:	d9dd      	bls.n	800344a <TIM5_IRQHandler+0x7e>
        	accelerometer_data_avg[i]= (accelerometer_data_avg[i]*(moveing_average_samples-1) + accelerometer_data[i])/moveing_average_samples;
        }
    }
    GPIO_SetBits(GPIOA, GPIO_Pin_10);
 800348e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003492:	4803      	ldr	r0, [pc, #12]	; (80034a0 <TIM5_IRQHandler+0xd4>)
 8003494:	f7fd ff40 	bl	8001318 <GPIO_SetBits>
}
 8003498:	bf00      	nop
 800349a:	370c      	adds	r7, #12
 800349c:	46bd      	mov	sp, r7
 800349e:	bd90      	pop	{r4, r7, pc}
 80034a0:	40020000 	.word	0x40020000
 80034a4:	40000c00 	.word	0x40000c00
 80034a8:	200000dc 	.word	0x200000dc
 80034ac:	20000098 	.word	0x20000098
 80034b0:	40400000 	.word	0x40400000
 80034b4:	200000d0 	.word	0x200000d0
 80034b8:	20000070 	.word	0x20000070
 80034bc:	00000000 	.word	0x00000000

080034c0 <complementary_filter>:

/**COMPLEMENTARY FILTER **/
void complementary_filter()
{
 80034c0:	b5b0      	push	{r4, r5, r7, lr}
 80034c2:	b082      	sub	sp, #8
 80034c4:	af00      	add	r7, sp, #0
	float pitchAcc, rollAcc;

	if (!(gyroscope_data_avg[0] < 2 && gyroscope_data_avg[0] > -2)){
 80034c6:	4ba2      	ldr	r3, [pc, #648]	; (8003750 <complementary_filter+0x290>)
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	2201      	movs	r2, #1
 80034cc:	4614      	mov	r4, r2
 80034ce:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80034d2:	4618      	mov	r0, r3
 80034d4:	f7fd fdca 	bl	800106c <__aeabi_fcmplt>
 80034d8:	4603      	mov	r3, r0
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d101      	bne.n	80034e2 <complementary_filter+0x22>
 80034de:	2300      	movs	r3, #0
 80034e0:	461c      	mov	r4, r3
 80034e2:	b2e3      	uxtb	r3, r4
 80034e4:	f083 0301 	eor.w	r3, r3, #1
 80034e8:	b2db      	uxtb	r3, r3
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d113      	bne.n	8003516 <complementary_filter+0x56>
 80034ee:	4b98      	ldr	r3, [pc, #608]	; (8003750 <complementary_filter+0x290>)
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	2201      	movs	r2, #1
 80034f4:	4614      	mov	r4, r2
 80034f6:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 80034fa:	4618      	mov	r0, r3
 80034fc:	f7fd fdd4 	bl	80010a8 <__aeabi_fcmpgt>
 8003500:	4603      	mov	r3, r0
 8003502:	2b00      	cmp	r3, #0
 8003504:	d101      	bne.n	800350a <complementary_filter+0x4a>
 8003506:	2300      	movs	r3, #0
 8003508:	461c      	mov	r4, r3
 800350a:	b2e3      	uxtb	r3, r4
 800350c:	f083 0301 	eor.w	r3, r3, #1
 8003510:	b2db      	uxtb	r3, r3
 8003512:	2b00      	cmp	r3, #0
 8003514:	d011      	beq.n	800353a <complementary_filter+0x7a>
		roll = roll + gyroscope_data_avg[0] * angle_sampling;
 8003516:	4b8e      	ldr	r3, [pc, #568]	; (8003750 <complementary_filter+0x290>)
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	498e      	ldr	r1, [pc, #568]	; (8003754 <complementary_filter+0x294>)
 800351c:	4618      	mov	r0, r3
 800351e:	f7fd fc07 	bl	8000d30 <__aeabi_fmul>
 8003522:	4603      	mov	r3, r0
 8003524:	461a      	mov	r2, r3
 8003526:	4b8c      	ldr	r3, [pc, #560]	; (8003758 <complementary_filter+0x298>)
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	4619      	mov	r1, r3
 800352c:	4610      	mov	r0, r2
 800352e:	f7fd faf7 	bl	8000b20 <__addsf3>
 8003532:	4603      	mov	r3, r0
 8003534:	461a      	mov	r2, r3
 8003536:	4b88      	ldr	r3, [pc, #544]	; (8003758 <complementary_filter+0x298>)
 8003538:	601a      	str	r2, [r3, #0]
	}
	if (!(gyroscope_data_avg[1] < 2 && gyroscope_data_avg[1] > -2)){
 800353a:	4b85      	ldr	r3, [pc, #532]	; (8003750 <complementary_filter+0x290>)
 800353c:	685b      	ldr	r3, [r3, #4]
 800353e:	2201      	movs	r2, #1
 8003540:	4614      	mov	r4, r2
 8003542:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8003546:	4618      	mov	r0, r3
 8003548:	f7fd fd90 	bl	800106c <__aeabi_fcmplt>
 800354c:	4603      	mov	r3, r0
 800354e:	2b00      	cmp	r3, #0
 8003550:	d101      	bne.n	8003556 <complementary_filter+0x96>
 8003552:	2300      	movs	r3, #0
 8003554:	461c      	mov	r4, r3
 8003556:	b2e3      	uxtb	r3, r4
 8003558:	f083 0301 	eor.w	r3, r3, #1
 800355c:	b2db      	uxtb	r3, r3
 800355e:	2b00      	cmp	r3, #0
 8003560:	d113      	bne.n	800358a <complementary_filter+0xca>
 8003562:	4b7b      	ldr	r3, [pc, #492]	; (8003750 <complementary_filter+0x290>)
 8003564:	685b      	ldr	r3, [r3, #4]
 8003566:	2201      	movs	r2, #1
 8003568:	4614      	mov	r4, r2
 800356a:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 800356e:	4618      	mov	r0, r3
 8003570:	f7fd fd9a 	bl	80010a8 <__aeabi_fcmpgt>
 8003574:	4603      	mov	r3, r0
 8003576:	2b00      	cmp	r3, #0
 8003578:	d101      	bne.n	800357e <complementary_filter+0xbe>
 800357a:	2300      	movs	r3, #0
 800357c:	461c      	mov	r4, r3
 800357e:	b2e3      	uxtb	r3, r4
 8003580:	f083 0301 	eor.w	r3, r3, #1
 8003584:	b2db      	uxtb	r3, r3
 8003586:	2b00      	cmp	r3, #0
 8003588:	d010      	beq.n	80035ac <complementary_filter+0xec>
		pitch = pitch  - gyroscope_data_avg[1] * angle_sampling;
 800358a:	4b74      	ldr	r3, [pc, #464]	; (800375c <complementary_filter+0x29c>)
 800358c:	681c      	ldr	r4, [r3, #0]
 800358e:	4b70      	ldr	r3, [pc, #448]	; (8003750 <complementary_filter+0x290>)
 8003590:	685b      	ldr	r3, [r3, #4]
 8003592:	4970      	ldr	r1, [pc, #448]	; (8003754 <complementary_filter+0x294>)
 8003594:	4618      	mov	r0, r3
 8003596:	f7fd fbcb 	bl	8000d30 <__aeabi_fmul>
 800359a:	4603      	mov	r3, r0
 800359c:	4619      	mov	r1, r3
 800359e:	4620      	mov	r0, r4
 80035a0:	f7fd fabc 	bl	8000b1c <__aeabi_fsub>
 80035a4:	4603      	mov	r3, r0
 80035a6:	461a      	mov	r2, r3
 80035a8:	4b6c      	ldr	r3, [pc, #432]	; (800375c <complementary_filter+0x29c>)
 80035aa:	601a      	str	r2, [r3, #0]
	}
	if (!(gyroscope_data_avg[2] < 2 && gyroscope_data_avg[2] > -2)){
 80035ac:	4b68      	ldr	r3, [pc, #416]	; (8003750 <complementary_filter+0x290>)
 80035ae:	689b      	ldr	r3, [r3, #8]
 80035b0:	2201      	movs	r2, #1
 80035b2:	4614      	mov	r4, r2
 80035b4:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80035b8:	4618      	mov	r0, r3
 80035ba:	f7fd fd57 	bl	800106c <__aeabi_fcmplt>
 80035be:	4603      	mov	r3, r0
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d101      	bne.n	80035c8 <complementary_filter+0x108>
 80035c4:	2300      	movs	r3, #0
 80035c6:	461c      	mov	r4, r3
 80035c8:	b2e3      	uxtb	r3, r4
 80035ca:	f083 0301 	eor.w	r3, r3, #1
 80035ce:	b2db      	uxtb	r3, r3
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d113      	bne.n	80035fc <complementary_filter+0x13c>
 80035d4:	4b5e      	ldr	r3, [pc, #376]	; (8003750 <complementary_filter+0x290>)
 80035d6:	689b      	ldr	r3, [r3, #8]
 80035d8:	2201      	movs	r2, #1
 80035da:	4614      	mov	r4, r2
 80035dc:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 80035e0:	4618      	mov	r0, r3
 80035e2:	f7fd fd61 	bl	80010a8 <__aeabi_fcmpgt>
 80035e6:	4603      	mov	r3, r0
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d101      	bne.n	80035f0 <complementary_filter+0x130>
 80035ec:	2300      	movs	r3, #0
 80035ee:	461c      	mov	r4, r3
 80035f0:	b2e3      	uxtb	r3, r4
 80035f2:	f083 0301 	eor.w	r3, r3, #1
 80035f6:	b2db      	uxtb	r3, r3
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d011      	beq.n	8003620 <complementary_filter+0x160>
		yaw = yaw  + gyroscope_data_avg[2] * angle_sampling;
 80035fc:	4b54      	ldr	r3, [pc, #336]	; (8003750 <complementary_filter+0x290>)
 80035fe:	689b      	ldr	r3, [r3, #8]
 8003600:	4954      	ldr	r1, [pc, #336]	; (8003754 <complementary_filter+0x294>)
 8003602:	4618      	mov	r0, r3
 8003604:	f7fd fb94 	bl	8000d30 <__aeabi_fmul>
 8003608:	4603      	mov	r3, r0
 800360a:	461a      	mov	r2, r3
 800360c:	4b54      	ldr	r3, [pc, #336]	; (8003760 <complementary_filter+0x2a0>)
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	4619      	mov	r1, r3
 8003612:	4610      	mov	r0, r2
 8003614:	f7fd fa84 	bl	8000b20 <__addsf3>
 8003618:	4603      	mov	r3, r0
 800361a:	461a      	mov	r2, r3
 800361c:	4b50      	ldr	r3, [pc, #320]	; (8003760 <complementary_filter+0x2a0>)
 800361e:	601a      	str	r2, [r3, #0]
	}

	//Turning around the X axis results in a vector on the Y-axis
    rollAcc = atan2f((float)accelerometer_data_avg[1], (float)accelerometer_data_avg[2]) * M_PI_deg;
 8003620:	4b50      	ldr	r3, [pc, #320]	; (8003764 <complementary_filter+0x2a4>)
 8003622:	685a      	ldr	r2, [r3, #4]
 8003624:	4b4f      	ldr	r3, [pc, #316]	; (8003764 <complementary_filter+0x2a4>)
 8003626:	689b      	ldr	r3, [r3, #8]
 8003628:	4619      	mov	r1, r3
 800362a:	4610      	mov	r0, r2
 800362c:	f000 fbb4 	bl	8003d98 <atan2f>
 8003630:	4603      	mov	r3, r0
 8003632:	494d      	ldr	r1, [pc, #308]	; (8003768 <complementary_filter+0x2a8>)
 8003634:	4618      	mov	r0, r3
 8003636:	f7fd fb7b 	bl	8000d30 <__aeabi_fmul>
 800363a:	4603      	mov	r3, r0
 800363c:	4618      	mov	r0, r3
 800363e:	f7fc ff03 	bl	8000448 <__aeabi_f2d>
 8003642:	a33d      	add	r3, pc, #244	; (adr r3, 8003738 <complementary_filter+0x278>)
 8003644:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003648:	f7fd f87c 	bl	8000744 <__aeabi_ddiv>
 800364c:	4603      	mov	r3, r0
 800364e:	460c      	mov	r4, r1
 8003650:	4618      	mov	r0, r3
 8003652:	4621      	mov	r1, r4
 8003654:	f7fd fa0e 	bl	8000a74 <__aeabi_d2f>
 8003658:	4603      	mov	r3, r0
 800365a:	607b      	str	r3, [r7, #4]
    roll = roll * 0.6 + rollAcc * 0.4;
 800365c:	4b3e      	ldr	r3, [pc, #248]	; (8003758 <complementary_filter+0x298>)
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	4618      	mov	r0, r3
 8003662:	f7fc fef1 	bl	8000448 <__aeabi_f2d>
 8003666:	a336      	add	r3, pc, #216	; (adr r3, 8003740 <complementary_filter+0x280>)
 8003668:	e9d3 2300 	ldrd	r2, r3, [r3]
 800366c:	f7fc ff40 	bl	80004f0 <__aeabi_dmul>
 8003670:	4603      	mov	r3, r0
 8003672:	460c      	mov	r4, r1
 8003674:	4625      	mov	r5, r4
 8003676:	461c      	mov	r4, r3
 8003678:	6878      	ldr	r0, [r7, #4]
 800367a:	f7fc fee5 	bl	8000448 <__aeabi_f2d>
 800367e:	a332      	add	r3, pc, #200	; (adr r3, 8003748 <complementary_filter+0x288>)
 8003680:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003684:	f7fc ff34 	bl	80004f0 <__aeabi_dmul>
 8003688:	4602      	mov	r2, r0
 800368a:	460b      	mov	r3, r1
 800368c:	4620      	mov	r0, r4
 800368e:	4629      	mov	r1, r5
 8003690:	f7fc fd7c 	bl	800018c <__adddf3>
 8003694:	4603      	mov	r3, r0
 8003696:	460c      	mov	r4, r1
 8003698:	4618      	mov	r0, r3
 800369a:	4621      	mov	r1, r4
 800369c:	f7fd f9ea 	bl	8000a74 <__aeabi_d2f>
 80036a0:	4602      	mov	r2, r0
 80036a2:	4b2d      	ldr	r3, [pc, #180]	; (8003758 <complementary_filter+0x298>)
 80036a4:	601a      	str	r2, [r3, #0]

	// Turning around the Y axis results in a vector on the X-axis
    pitchAcc = atan2f((float)accelerometer_data_avg[0], (float)accelerometer_data_avg[2]) * M_PI_deg;
 80036a6:	4b2f      	ldr	r3, [pc, #188]	; (8003764 <complementary_filter+0x2a4>)
 80036a8:	681a      	ldr	r2, [r3, #0]
 80036aa:	4b2e      	ldr	r3, [pc, #184]	; (8003764 <complementary_filter+0x2a4>)
 80036ac:	689b      	ldr	r3, [r3, #8]
 80036ae:	4619      	mov	r1, r3
 80036b0:	4610      	mov	r0, r2
 80036b2:	f000 fb71 	bl	8003d98 <atan2f>
 80036b6:	4603      	mov	r3, r0
 80036b8:	492b      	ldr	r1, [pc, #172]	; (8003768 <complementary_filter+0x2a8>)
 80036ba:	4618      	mov	r0, r3
 80036bc:	f7fd fb38 	bl	8000d30 <__aeabi_fmul>
 80036c0:	4603      	mov	r3, r0
 80036c2:	4618      	mov	r0, r3
 80036c4:	f7fc fec0 	bl	8000448 <__aeabi_f2d>
 80036c8:	a31b      	add	r3, pc, #108	; (adr r3, 8003738 <complementary_filter+0x278>)
 80036ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036ce:	f7fd f839 	bl	8000744 <__aeabi_ddiv>
 80036d2:	4603      	mov	r3, r0
 80036d4:	460c      	mov	r4, r1
 80036d6:	4618      	mov	r0, r3
 80036d8:	4621      	mov	r1, r4
 80036da:	f7fd f9cb 	bl	8000a74 <__aeabi_d2f>
 80036de:	4603      	mov	r3, r0
 80036e0:	603b      	str	r3, [r7, #0]
    pitch = pitch * 0.6 + pitchAcc * 0.4;
 80036e2:	4b1e      	ldr	r3, [pc, #120]	; (800375c <complementary_filter+0x29c>)
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	4618      	mov	r0, r3
 80036e8:	f7fc feae 	bl	8000448 <__aeabi_f2d>
 80036ec:	a314      	add	r3, pc, #80	; (adr r3, 8003740 <complementary_filter+0x280>)
 80036ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036f2:	f7fc fefd 	bl	80004f0 <__aeabi_dmul>
 80036f6:	4603      	mov	r3, r0
 80036f8:	460c      	mov	r4, r1
 80036fa:	4625      	mov	r5, r4
 80036fc:	461c      	mov	r4, r3
 80036fe:	6838      	ldr	r0, [r7, #0]
 8003700:	f7fc fea2 	bl	8000448 <__aeabi_f2d>
 8003704:	a310      	add	r3, pc, #64	; (adr r3, 8003748 <complementary_filter+0x288>)
 8003706:	e9d3 2300 	ldrd	r2, r3, [r3]
 800370a:	f7fc fef1 	bl	80004f0 <__aeabi_dmul>
 800370e:	4602      	mov	r2, r0
 8003710:	460b      	mov	r3, r1
 8003712:	4620      	mov	r0, r4
 8003714:	4629      	mov	r1, r5
 8003716:	f7fc fd39 	bl	800018c <__adddf3>
 800371a:	4603      	mov	r3, r0
 800371c:	460c      	mov	r4, r1
 800371e:	4618      	mov	r0, r3
 8003720:	4621      	mov	r1, r4
 8003722:	f7fd f9a7 	bl	8000a74 <__aeabi_d2f>
 8003726:	4602      	mov	r2, r0
 8003728:	4b0c      	ldr	r3, [pc, #48]	; (800375c <complementary_filter+0x29c>)
 800372a:	601a      	str	r2, [r3, #0]

}
 800372c:	bf00      	nop
 800372e:	3708      	adds	r7, #8
 8003730:	46bd      	mov	sp, r7
 8003732:	bdb0      	pop	{r4, r5, r7, pc}
 8003734:	f3af 8000 	nop.w
 8003738:	54442d18 	.word	0x54442d18
 800373c:	400921fb 	.word	0x400921fb
 8003740:	33333333 	.word	0x33333333
 8003744:	3fe33333 	.word	0x3fe33333
 8003748:	9999999a 	.word	0x9999999a
 800374c:	3fd99999 	.word	0x3fd99999
 8003750:	200000dc 	.word	0x200000dc
 8003754:	3c23d70a 	.word	0x3c23d70a
 8003758:	200000f0 	.word	0x200000f0
 800375c:	200000ec 	.word	0x200000ec
 8003760:	200000e8 	.word	0x200000e8
 8003764:	200000d0 	.word	0x200000d0
 8003768:	43340000 	.word	0x43340000

0800376c <PID_yaw_control>:
//tested
void PID_yaw_control(){
 800376c:	b580      	push	{r7, lr}
 800376e:	b082      	sub	sp, #8
 8003770:	af00      	add	r7, sp, #0

	int8_t action_throttle_yaw;

	desired_yaw = (float)(pulse_length_yaw - 150)*4;
 8003772:	4b45      	ldr	r3, [pc, #276]	; (8003888 <PID_yaw_control+0x11c>)
 8003774:	881b      	ldrh	r3, [r3, #0]
 8003776:	b21b      	sxth	r3, r3
 8003778:	3b96      	subs	r3, #150	; 0x96
 800377a:	4618      	mov	r0, r3
 800377c:	f7fd fa84 	bl	8000c88 <__aeabi_i2f>
 8003780:	4603      	mov	r3, r0
 8003782:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8003786:	4618      	mov	r0, r3
 8003788:	f7fd fad2 	bl	8000d30 <__aeabi_fmul>
 800378c:	4603      	mov	r3, r0
 800378e:	461a      	mov	r2, r3
 8003790:	4b3e      	ldr	r3, [pc, #248]	; (800388c <PID_yaw_control+0x120>)
 8003792:	601a      	str	r2, [r3, #0]
	action_throttle_yaw = (int)(((desired_yaw - gyroscope_data_avg[2])) * KP_yaw);
 8003794:	4b3d      	ldr	r3, [pc, #244]	; (800388c <PID_yaw_control+0x120>)
 8003796:	681a      	ldr	r2, [r3, #0]
 8003798:	4b3d      	ldr	r3, [pc, #244]	; (8003890 <PID_yaw_control+0x124>)
 800379a:	689b      	ldr	r3, [r3, #8]
 800379c:	4619      	mov	r1, r3
 800379e:	4610      	mov	r0, r2
 80037a0:	f7fd f9bc 	bl	8000b1c <__aeabi_fsub>
 80037a4:	4603      	mov	r3, r0
 80037a6:	f04f 517a 	mov.w	r1, #1048576000	; 0x3e800000
 80037aa:	4618      	mov	r0, r3
 80037ac:	f7fd fac0 	bl	8000d30 <__aeabi_fmul>
 80037b0:	4603      	mov	r3, r0
 80037b2:	4618      	mov	r0, r3
 80037b4:	f7fd fc82 	bl	80010bc <__aeabi_f2iz>
 80037b8:	4603      	mov	r3, r0
 80037ba:	71fb      	strb	r3, [r7, #7]

	if(action_throttle_yaw > 15)
 80037bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037c0:	2b0f      	cmp	r3, #15
 80037c2:	dd02      	ble.n	80037ca <PID_yaw_control+0x5e>
		action_throttle_yaw = 15;
 80037c4:	230f      	movs	r3, #15
 80037c6:	71fb      	strb	r3, [r7, #7]
 80037c8:	e006      	b.n	80037d8 <PID_yaw_control+0x6c>
	else if(action_throttle_yaw < -15)
 80037ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037ce:	f113 0f0f 	cmn.w	r3, #15
 80037d2:	da01      	bge.n	80037d8 <PID_yaw_control+0x6c>
		action_throttle_yaw = -15;
 80037d4:	23f1      	movs	r3, #241	; 0xf1
 80037d6:	71fb      	strb	r3, [r7, #7]

	int32_t controller_throttle = pulse_length_throttle - 100;
 80037d8:	4b2e      	ldr	r3, [pc, #184]	; (8003894 <PID_yaw_control+0x128>)
 80037da:	881b      	ldrh	r3, [r3, #0]
 80037dc:	b21b      	sxth	r3, r3
 80037de:	3b64      	subs	r3, #100	; 0x64
 80037e0:	603b      	str	r3, [r7, #0]

	if(controller_throttle > MAX_THROTTLE)
 80037e2:	683b      	ldr	r3, [r7, #0]
 80037e4:	2b1e      	cmp	r3, #30
 80037e6:	dd01      	ble.n	80037ec <PID_yaw_control+0x80>
		controller_throttle = MAX_THROTTLE;
 80037e8:	231e      	movs	r3, #30
 80037ea:	603b      	str	r3, [r7, #0]

	if (controller_throttle + action_throttle_yaw > MAX_THROTTLE)
 80037ec:	f997 2007 	ldrsb.w	r2, [r7, #7]
 80037f0:	683b      	ldr	r3, [r7, #0]
 80037f2:	4413      	add	r3, r2
 80037f4:	2b1e      	cmp	r3, #30
 80037f6:	dd07      	ble.n	8003808 <PID_yaw_control+0x9c>
		controller_throttle = controller_throttle - (controller_throttle + action_throttle_yaw - MAX_THROTTLE);
 80037f8:	f997 2007 	ldrsb.w	r2, [r7, #7]
 80037fc:	683b      	ldr	r3, [r7, #0]
 80037fe:	4413      	add	r3, r2
 8003800:	3b1e      	subs	r3, #30
 8003802:	683a      	ldr	r2, [r7, #0]
 8003804:	1ad3      	subs	r3, r2, r3
 8003806:	603b      	str	r3, [r7, #0]

	if (controller_throttle > 5){
 8003808:	683b      	ldr	r3, [r7, #0]
 800380a:	2b05      	cmp	r3, #5
 800380c:	dd28      	ble.n	8003860 <PID_yaw_control+0xf4>
		set_throttle(1,controller_throttle-action_throttle_yaw);
 800380e:	683b      	ldr	r3, [r7, #0]
 8003810:	b2da      	uxtb	r2, r3
 8003812:	79fb      	ldrb	r3, [r7, #7]
 8003814:	1ad3      	subs	r3, r2, r3
 8003816:	b2db      	uxtb	r3, r3
 8003818:	b25b      	sxtb	r3, r3
 800381a:	4619      	mov	r1, r3
 800381c:	2001      	movs	r0, #1
 800381e:	f7ff fbcf 	bl	8002fc0 <set_throttle>
		set_throttle(2,controller_throttle+action_throttle_yaw);
 8003822:	683b      	ldr	r3, [r7, #0]
 8003824:	b2da      	uxtb	r2, r3
 8003826:	79fb      	ldrb	r3, [r7, #7]
 8003828:	4413      	add	r3, r2
 800382a:	b2db      	uxtb	r3, r3
 800382c:	b25b      	sxtb	r3, r3
 800382e:	4619      	mov	r1, r3
 8003830:	2002      	movs	r0, #2
 8003832:	f7ff fbc5 	bl	8002fc0 <set_throttle>
		set_throttle(3,controller_throttle-action_throttle_yaw);
 8003836:	683b      	ldr	r3, [r7, #0]
 8003838:	b2da      	uxtb	r2, r3
 800383a:	79fb      	ldrb	r3, [r7, #7]
 800383c:	1ad3      	subs	r3, r2, r3
 800383e:	b2db      	uxtb	r3, r3
 8003840:	b25b      	sxtb	r3, r3
 8003842:	4619      	mov	r1, r3
 8003844:	2003      	movs	r0, #3
 8003846:	f7ff fbbb 	bl	8002fc0 <set_throttle>
		set_throttle(4,controller_throttle+action_throttle_yaw);
 800384a:	683b      	ldr	r3, [r7, #0]
 800384c:	b2da      	uxtb	r2, r3
 800384e:	79fb      	ldrb	r3, [r7, #7]
 8003850:	4413      	add	r3, r2
 8003852:	b2db      	uxtb	r3, r3
 8003854:	b25b      	sxtb	r3, r3
 8003856:	4619      	mov	r1, r3
 8003858:	2004      	movs	r0, #4
 800385a:	f7ff fbb1 	bl	8002fc0 <set_throttle>
		set_throttle(4,0);
		set_throttle(1,0);
		set_throttle(2,0);
		set_throttle(3,0);
	}
}
 800385e:	e00f      	b.n	8003880 <PID_yaw_control+0x114>
		set_throttle(3,controller_throttle-action_throttle_yaw);
		set_throttle(4,controller_throttle+action_throttle_yaw);
	}
	else
	{
		set_throttle(4,0);
 8003860:	2100      	movs	r1, #0
 8003862:	2004      	movs	r0, #4
 8003864:	f7ff fbac 	bl	8002fc0 <set_throttle>
		set_throttle(1,0);
 8003868:	2100      	movs	r1, #0
 800386a:	2001      	movs	r0, #1
 800386c:	f7ff fba8 	bl	8002fc0 <set_throttle>
		set_throttle(2,0);
 8003870:	2100      	movs	r1, #0
 8003872:	2002      	movs	r0, #2
 8003874:	f7ff fba4 	bl	8002fc0 <set_throttle>
		set_throttle(3,0);
 8003878:	2100      	movs	r1, #0
 800387a:	2003      	movs	r0, #3
 800387c:	f7ff fba0 	bl	8002fc0 <set_throttle>
	}
}
 8003880:	bf00      	nop
 8003882:	3708      	adds	r7, #8
 8003884:	46bd      	mov	sp, r7
 8003886:	bd80      	pop	{r7, pc}
 8003888:	20000068 	.word	0x20000068
 800388c:	200000c8 	.word	0x200000c8
 8003890:	200000dc 	.word	0x200000dc
 8003894:	20000060 	.word	0x20000060

08003898 <main>:
**
**===========================================================================
*/

int main(void)
{
 8003898:	b580      	push	{r7, lr}
 800389a:	af00      	add	r7, sp, #0
	/* Initializations */
	global_init();
 800389c:	f7ff fc8a 	bl	80031b4 <global_init>
	timers_init();
 80038a0:	f7ff fce4 	bl	800326c <timers_init>

	//common delay
    delay_ms(1000);
 80038a4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80038a8:	f7fe fd16 	bl	80022d8 <delay_ms>
		 * This loop is only used for debugging
		 */

		//USART_send_function_number(desired_yaw);
		//USART_send_function_number(TIM2->CCR3);
	}
 80038ac:	e7fe      	b.n	80038ac <main+0x14>
 80038ae:	bf00      	nop

080038b0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80038b0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80038e8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80038b4:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80038b6:	e003      	b.n	80038c0 <LoopCopyDataInit>

080038b8 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80038b8:	4b0c      	ldr	r3, [pc, #48]	; (80038ec <LoopFillZerobss+0x18>)
  ldr r3, [r3, r1]
 80038ba:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80038bc:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80038be:	3104      	adds	r1, #4

080038c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80038c0:	480b      	ldr	r0, [pc, #44]	; (80038f0 <LoopFillZerobss+0x1c>)
  ldr r3, =_edata
 80038c2:	4b0c      	ldr	r3, [pc, #48]	; (80038f4 <LoopFillZerobss+0x20>)
  adds r2, r0, r1
 80038c4:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80038c6:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80038c8:	d3f6      	bcc.n	80038b8 <CopyDataInit>
  ldr r2, =_sbss
 80038ca:	4a0b      	ldr	r2, [pc, #44]	; (80038f8 <LoopFillZerobss+0x24>)
  b LoopFillZerobss
 80038cc:	e002      	b.n	80038d4 <LoopFillZerobss>

080038ce <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80038ce:	2300      	movs	r3, #0
  str r3, [r2], #4
 80038d0:	f842 3b04 	str.w	r3, [r2], #4

080038d4 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80038d4:	4b09      	ldr	r3, [pc, #36]	; (80038fc <LoopFillZerobss+0x28>)
  cmp r2, r3
 80038d6:	429a      	cmp	r2, r3
  bcc FillZerobss
 80038d8:	d3f9      	bcc.n	80038ce <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80038da:	f000 f841 	bl	8003960 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80038de:	f000 f9af 	bl	8003c40 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80038e2:	f7ff ffd9 	bl	8003898 <main>
  bx lr
 80038e6:	4770      	bx	lr

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80038e8:	20014000 	.word	0x20014000
/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
  b LoopCopyDataInit

CopyDataInit:
  ldr r3, =_sidata
 80038ec:	0800417c 	.word	0x0800417c
  ldr r3, [r3, r1]
  str r3, [r0, r1]
  adds r1, r1, #4

LoopCopyDataInit:
  ldr r0, =_sdata
 80038f0:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80038f4:	2000003c 	.word	0x2000003c
  adds r2, r0, r1
  cmp r2, r3
  bcc CopyDataInit
  ldr r2, =_sbss
 80038f8:	2000003c 	.word	0x2000003c
FillZerobss:
  movs r3, #0
  str r3, [r2], #4

LoopFillZerobss:
  ldr r3, = _ebss
 80038fc:	200000f8 	.word	0x200000f8

08003900 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003900:	e7fe      	b.n	8003900 <ADC1_IRQHandler>
	...

08003904 <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8003904:	b480      	push	{r7}
 8003906:	af00      	add	r7, sp, #0
}
 8003908:	bf00      	nop
 800390a:	46bd      	mov	sp, r7
 800390c:	bc80      	pop	{r7}
 800390e:	4770      	bx	lr

08003910 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8003910:	b480      	push	{r7}
 8003912:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
  {
  }
 8003914:	e7fe      	b.n	8003914 <HardFault_Handler+0x4>
 8003916:	bf00      	nop

08003918 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8003918:	b480      	push	{r7}
 800391a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
  {
  }
 800391c:	e7fe      	b.n	800391c <MemManage_Handler+0x4>
 800391e:	bf00      	nop

08003920 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8003920:	b480      	push	{r7}
 8003922:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
  {
  }
 8003924:	e7fe      	b.n	8003924 <BusFault_Handler+0x4>
 8003926:	bf00      	nop

08003928 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8003928:	b480      	push	{r7}
 800392a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
  {
  }
 800392c:	e7fe      	b.n	800392c <UsageFault_Handler+0x4>
 800392e:	bf00      	nop

08003930 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8003930:	b480      	push	{r7}
 8003932:	af00      	add	r7, sp, #0
}
 8003934:	bf00      	nop
 8003936:	46bd      	mov	sp, r7
 8003938:	bc80      	pop	{r7}
 800393a:	4770      	bx	lr

0800393c <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 800393c:	b480      	push	{r7}
 800393e:	af00      	add	r7, sp, #0
}
 8003940:	bf00      	nop
 8003942:	46bd      	mov	sp, r7
 8003944:	bc80      	pop	{r7}
 8003946:	4770      	bx	lr

08003948 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8003948:	b480      	push	{r7}
 800394a:	af00      	add	r7, sp, #0
}
 800394c:	bf00      	nop
 800394e:	46bd      	mov	sp, r7
 8003950:	bc80      	pop	{r7}
 8003952:	4770      	bx	lr

08003954 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8003954:	b580      	push	{r7, lr}
 8003956:	af00      	add	r7, sp, #0
	delay_decrement();
 8003958:	f7fe fcac 	bl	80022b4 <delay_decrement>
}
 800395c:	bf00      	nop
 800395e:	bd80      	pop	{r7, pc}

08003960 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003960:	b580      	push	{r7, lr}
 8003962:	af00      	add	r7, sp, #0
  /*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100;
 8003964:	4a15      	ldr	r2, [pc, #84]	; (80039bc <SystemInit+0x5c>)
 8003966:	4b15      	ldr	r3, [pc, #84]	; (80039bc <SystemInit+0x5c>)
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800396e:	6013      	str	r3, [r2, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t)0x88FFC00C;
 8003970:	4912      	ldr	r1, [pc, #72]	; (80039bc <SystemInit+0x5c>)
 8003972:	4b12      	ldr	r3, [pc, #72]	; (80039bc <SystemInit+0x5c>)
 8003974:	689a      	ldr	r2, [r3, #8]
 8003976:	4b12      	ldr	r3, [pc, #72]	; (80039c0 <SystemInit+0x60>)
 8003978:	4013      	ands	r3, r2
 800397a:	608b      	str	r3, [r1, #8]
  
  /*!< Reset HSION, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xEEFEFFFE;
 800397c:	4a0f      	ldr	r2, [pc, #60]	; (80039bc <SystemInit+0x5c>)
 800397e:	4b0f      	ldr	r3, [pc, #60]	; (80039bc <SystemInit+0x5c>)
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 8003986:	f023 1301 	bic.w	r3, r3, #65537	; 0x10001
 800398a:	6013      	str	r3, [r2, #0]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800398c:	4a0b      	ldr	r2, [pc, #44]	; (80039bc <SystemInit+0x5c>)
 800398e:	4b0b      	ldr	r3, [pc, #44]	; (80039bc <SystemInit+0x5c>)
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003996:	6013      	str	r3, [r2, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFF;
 8003998:	4a08      	ldr	r2, [pc, #32]	; (80039bc <SystemInit+0x5c>)
 800399a:	4b08      	ldr	r3, [pc, #32]	; (80039bc <SystemInit+0x5c>)
 800399c:	689b      	ldr	r3, [r3, #8]
 800399e:	f423 037d 	bic.w	r3, r3, #16580608	; 0xfd0000
 80039a2:	6093      	str	r3, [r2, #8]

  /*!< Disable all interrupts */
  RCC->CIR = 0x00000000;
 80039a4:	4b05      	ldr	r3, [pc, #20]	; (80039bc <SystemInit+0x5c>)
 80039a6:	2200      	movs	r2, #0
 80039a8:	60da      	str	r2, [r3, #12]
#ifdef DATA_IN_ExtSRAM
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
    
  /* Configure the System clock frequency, AHB/APBx prescalers and Flash settings */
  SetSysClock();
 80039aa:	f000 f8b9 	bl	8003b20 <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80039ae:	4b05      	ldr	r3, [pc, #20]	; (80039c4 <SystemInit+0x64>)
 80039b0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80039b4:	609a      	str	r2, [r3, #8]
#endif
}
 80039b6:	bf00      	nop
 80039b8:	bd80      	pop	{r7, pc}
 80039ba:	bf00      	nop
 80039bc:	40023800 	.word	0x40023800
 80039c0:	88ffc00c 	.word	0x88ffc00c
 80039c4:	e000ed00 	.word	0xe000ed00

080039c8 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 80039c8:	b480      	push	{r7}
 80039ca:	b087      	sub	sp, #28
 80039cc:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmul = 0, plldiv = 0, pllsource = 0, msirange = 0;
 80039ce:	2300      	movs	r3, #0
 80039d0:	617b      	str	r3, [r7, #20]
 80039d2:	2300      	movs	r3, #0
 80039d4:	613b      	str	r3, [r7, #16]
 80039d6:	2300      	movs	r3, #0
 80039d8:	60fb      	str	r3, [r7, #12]
 80039da:	2300      	movs	r3, #0
 80039dc:	60bb      	str	r3, [r7, #8]
 80039de:	2300      	movs	r3, #0
 80039e0:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80039e2:	4b49      	ldr	r3, [pc, #292]	; (8003b08 <SystemCoreClockUpdate+0x140>)
 80039e4:	689b      	ldr	r3, [r3, #8]
 80039e6:	f003 030c 	and.w	r3, r3, #12
 80039ea:	617b      	str	r3, [r7, #20]
  
  switch (tmp)
 80039ec:	697b      	ldr	r3, [r7, #20]
 80039ee:	2b0c      	cmp	r3, #12
 80039f0:	d864      	bhi.n	8003abc <SystemCoreClockUpdate+0xf4>
 80039f2:	a201      	add	r2, pc, #4	; (adr r2, 80039f8 <SystemCoreClockUpdate+0x30>)
 80039f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039f8:	08003a2d 	.word	0x08003a2d
 80039fc:	08003abd 	.word	0x08003abd
 8003a00:	08003abd 	.word	0x08003abd
 8003a04:	08003abd 	.word	0x08003abd
 8003a08:	08003a4d 	.word	0x08003a4d
 8003a0c:	08003abd 	.word	0x08003abd
 8003a10:	08003abd 	.word	0x08003abd
 8003a14:	08003abd 	.word	0x08003abd
 8003a18:	08003a55 	.word	0x08003a55
 8003a1c:	08003abd 	.word	0x08003abd
 8003a20:	08003abd 	.word	0x08003abd
 8003a24:	08003abd 	.word	0x08003abd
 8003a28:	08003a5d 	.word	0x08003a5d
  {
    case 0x00:  /* MSI used as system clock */
      msirange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE) >> 13;
 8003a2c:	4b36      	ldr	r3, [pc, #216]	; (8003b08 <SystemCoreClockUpdate+0x140>)
 8003a2e:	685b      	ldr	r3, [r3, #4]
 8003a30:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8003a34:	0b5b      	lsrs	r3, r3, #13
 8003a36:	607b      	str	r3, [r7, #4]
      SystemCoreClock = (32768 * (1 << (msirange + 1)));
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	3301      	adds	r3, #1
 8003a3c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8003a40:	fa02 f303 	lsl.w	r3, r2, r3
 8003a44:	461a      	mov	r2, r3
 8003a46:	4b31      	ldr	r3, [pc, #196]	; (8003b0c <SystemCoreClockUpdate+0x144>)
 8003a48:	601a      	str	r2, [r3, #0]
      break;
 8003a4a:	e047      	b.n	8003adc <SystemCoreClockUpdate+0x114>
    case 0x04:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 8003a4c:	4b2f      	ldr	r3, [pc, #188]	; (8003b0c <SystemCoreClockUpdate+0x144>)
 8003a4e:	4a30      	ldr	r2, [pc, #192]	; (8003b10 <SystemCoreClockUpdate+0x148>)
 8003a50:	601a      	str	r2, [r3, #0]
      break;
 8003a52:	e043      	b.n	8003adc <SystemCoreClockUpdate+0x114>
    case 0x08:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 8003a54:	4b2d      	ldr	r3, [pc, #180]	; (8003b0c <SystemCoreClockUpdate+0x144>)
 8003a56:	4a2f      	ldr	r2, [pc, #188]	; (8003b14 <SystemCoreClockUpdate+0x14c>)
 8003a58:	601a      	str	r2, [r3, #0]
      break;
 8003a5a:	e03f      	b.n	8003adc <SystemCoreClockUpdate+0x114>
    case 0x0C:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmul = RCC->CFGR & RCC_CFGR_PLLMUL;
 8003a5c:	4b2a      	ldr	r3, [pc, #168]	; (8003b08 <SystemCoreClockUpdate+0x140>)
 8003a5e:	689b      	ldr	r3, [r3, #8]
 8003a60:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8003a64:	613b      	str	r3, [r7, #16]
      plldiv = RCC->CFGR & RCC_CFGR_PLLDIV;
 8003a66:	4b28      	ldr	r3, [pc, #160]	; (8003b08 <SystemCoreClockUpdate+0x140>)
 8003a68:	689b      	ldr	r3, [r3, #8]
 8003a6a:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8003a6e:	60fb      	str	r3, [r7, #12]
      pllmul = PLLMulTable[(pllmul >> 18)];
 8003a70:	693b      	ldr	r3, [r7, #16]
 8003a72:	0c9b      	lsrs	r3, r3, #18
 8003a74:	4a28      	ldr	r2, [pc, #160]	; (8003b18 <SystemCoreClockUpdate+0x150>)
 8003a76:	5cd3      	ldrb	r3, [r2, r3]
 8003a78:	b2db      	uxtb	r3, r3
 8003a7a:	613b      	str	r3, [r7, #16]
      plldiv = (plldiv >> 22) + 1;
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	0d9b      	lsrs	r3, r3, #22
 8003a80:	3301      	adds	r3, #1
 8003a82:	60fb      	str	r3, [r7, #12]
      
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8003a84:	4b20      	ldr	r3, [pc, #128]	; (8003b08 <SystemCoreClockUpdate+0x140>)
 8003a86:	689b      	ldr	r3, [r3, #8]
 8003a88:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a8c:	60bb      	str	r3, [r7, #8]

      if (pllsource == 0x00)
 8003a8e:	68bb      	ldr	r3, [r7, #8]
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d109      	bne.n	8003aa8 <SystemCoreClockUpdate+0xe0>
      {
        /* HSI oscillator clock selected as PLL clock entry */
        SystemCoreClock = (((HSI_VALUE) * pllmul) / plldiv);
 8003a94:	693b      	ldr	r3, [r7, #16]
 8003a96:	4a1e      	ldr	r2, [pc, #120]	; (8003b10 <SystemCoreClockUpdate+0x148>)
 8003a98:	fb02 f203 	mul.w	r2, r2, r3
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003aa2:	4a1a      	ldr	r2, [pc, #104]	; (8003b0c <SystemCoreClockUpdate+0x144>)
 8003aa4:	6013      	str	r3, [r2, #0]
      else
      {
        /* HSE selected as PLL clock entry */
        SystemCoreClock = (((HSE_VALUE) * pllmul) / plldiv);
      }
      break;
 8003aa6:	e019      	b.n	8003adc <SystemCoreClockUpdate+0x114>
        SystemCoreClock = (((HSI_VALUE) * pllmul) / plldiv);
      }
      else
      {
        /* HSE selected as PLL clock entry */
        SystemCoreClock = (((HSE_VALUE) * pllmul) / plldiv);
 8003aa8:	693b      	ldr	r3, [r7, #16]
 8003aaa:	4a1a      	ldr	r2, [pc, #104]	; (8003b14 <SystemCoreClockUpdate+0x14c>)
 8003aac:	fb02 f203 	mul.w	r2, r2, r3
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ab6:	4a15      	ldr	r2, [pc, #84]	; (8003b0c <SystemCoreClockUpdate+0x144>)
 8003ab8:	6013      	str	r3, [r2, #0]
      }
      break;
 8003aba:	e00f      	b.n	8003adc <SystemCoreClockUpdate+0x114>
    default: /* MSI used as system clock */
      msirange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE) >> 13;
 8003abc:	4b12      	ldr	r3, [pc, #72]	; (8003b08 <SystemCoreClockUpdate+0x140>)
 8003abe:	685b      	ldr	r3, [r3, #4]
 8003ac0:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8003ac4:	0b5b      	lsrs	r3, r3, #13
 8003ac6:	607b      	str	r3, [r7, #4]
      SystemCoreClock = (32768 * (1 << (msirange + 1)));
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	3301      	adds	r3, #1
 8003acc:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8003ad0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ad4:	461a      	mov	r2, r3
 8003ad6:	4b0d      	ldr	r3, [pc, #52]	; (8003b0c <SystemCoreClockUpdate+0x144>)
 8003ad8:	601a      	str	r2, [r3, #0]
      break;
 8003ada:	bf00      	nop
  }
  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8003adc:	4b0a      	ldr	r3, [pc, #40]	; (8003b08 <SystemCoreClockUpdate+0x140>)
 8003ade:	689b      	ldr	r3, [r3, #8]
 8003ae0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003ae4:	091b      	lsrs	r3, r3, #4
 8003ae6:	4a0d      	ldr	r2, [pc, #52]	; (8003b1c <SystemCoreClockUpdate+0x154>)
 8003ae8:	5cd3      	ldrb	r3, [r2, r3]
 8003aea:	b2db      	uxtb	r3, r3
 8003aec:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
 8003aee:	4b07      	ldr	r3, [pc, #28]	; (8003b0c <SystemCoreClockUpdate+0x144>)
 8003af0:	681a      	ldr	r2, [r3, #0]
 8003af2:	697b      	ldr	r3, [r7, #20]
 8003af4:	fa22 f303 	lsr.w	r3, r2, r3
 8003af8:	4a04      	ldr	r2, [pc, #16]	; (8003b0c <SystemCoreClockUpdate+0x144>)
 8003afa:	6013      	str	r3, [r2, #0]
}
 8003afc:	bf00      	nop
 8003afe:	371c      	adds	r7, #28
 8003b00:	46bd      	mov	sp, r7
 8003b02:	bc80      	pop	{r7}
 8003b04:	4770      	bx	lr
 8003b06:	bf00      	nop
 8003b08:	40023800 	.word	0x40023800
 8003b0c:	2000001c 	.word	0x2000001c
 8003b10:	00f42400 	.word	0x00f42400
 8003b14:	007a1200 	.word	0x007a1200
 8003b18:	20000020 	.word	0x20000020
 8003b1c:	2000002c 	.word	0x2000002c

08003b20 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8003b20:	b480      	push	{r7}
 8003b22:	b083      	sub	sp, #12
 8003b24:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8003b26:	2300      	movs	r3, #0
 8003b28:	607b      	str	r3, [r7, #4]
 8003b2a:	2300      	movs	r3, #0
 8003b2c:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8003b2e:	4a41      	ldr	r2, [pc, #260]	; (8003c34 <SetSysClock+0x114>)
 8003b30:	4b40      	ldr	r3, [pc, #256]	; (8003c34 <SetSysClock+0x114>)
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b38:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8003b3a:	4b3e      	ldr	r3, [pc, #248]	; (8003c34 <SetSysClock+0x114>)
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b42:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	3301      	adds	r3, #1
 8003b48:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8003b4a:	683b      	ldr	r3, [r7, #0]
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d103      	bne.n	8003b58 <SetSysClock+0x38>
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8003b56:	d1f0      	bne.n	8003b3a <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8003b58:	4b36      	ldr	r3, [pc, #216]	; (8003c34 <SetSysClock+0x114>)
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d002      	beq.n	8003b6a <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8003b64:	2301      	movs	r3, #1
 8003b66:	603b      	str	r3, [r7, #0]
 8003b68:	e001      	b.n	8003b6e <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8003b6a:	2300      	movs	r3, #0
 8003b6c:	603b      	str	r3, [r7, #0]
  }
  
  if (HSEStatus == (uint32_t)0x01)
 8003b6e:	683b      	ldr	r3, [r7, #0]
 8003b70:	2b01      	cmp	r3, #1
 8003b72:	d15a      	bne.n	8003c2a <SetSysClock+0x10a>
  {
    /* Enable 64-bit access */
    FLASH->ACR |= FLASH_ACR_ACC64;
 8003b74:	4a30      	ldr	r2, [pc, #192]	; (8003c38 <SetSysClock+0x118>)
 8003b76:	4b30      	ldr	r3, [pc, #192]	; (8003c38 <SetSysClock+0x118>)
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f043 0304 	orr.w	r3, r3, #4
 8003b7e:	6013      	str	r3, [r2, #0]
    
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTEN;
 8003b80:	4a2d      	ldr	r2, [pc, #180]	; (8003c38 <SetSysClock+0x118>)
 8003b82:	4b2d      	ldr	r3, [pc, #180]	; (8003c38 <SetSysClock+0x118>)
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f043 0302 	orr.w	r3, r3, #2
 8003b8a:	6013      	str	r3, [r2, #0]

    /* Flash 1 wait state */
    FLASH->ACR |= FLASH_ACR_LATENCY;
 8003b8c:	4a2a      	ldr	r2, [pc, #168]	; (8003c38 <SetSysClock+0x118>)
 8003b8e:	4b2a      	ldr	r3, [pc, #168]	; (8003c38 <SetSysClock+0x118>)
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f043 0301 	orr.w	r3, r3, #1
 8003b96:	6013      	str	r3, [r2, #0]
    
    /* Power enable */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8003b98:	4a26      	ldr	r2, [pc, #152]	; (8003c34 <SetSysClock+0x114>)
 8003b9a:	4b26      	ldr	r3, [pc, #152]	; (8003c34 <SetSysClock+0x114>)
 8003b9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b9e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ba2:	6253      	str	r3, [r2, #36]	; 0x24
  
    /* Select the Voltage Range 1 (1.8 V) */
    PWR->CR = PWR_CR_VOS_0;
 8003ba4:	4b25      	ldr	r3, [pc, #148]	; (8003c3c <SetSysClock+0x11c>)
 8003ba6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003baa:	601a      	str	r2, [r3, #0]
  
    /* Wait Until the Voltage Regulator is ready */
    while((PWR->CSR & PWR_CSR_VOSF) != RESET)
 8003bac:	bf00      	nop
 8003bae:	4b23      	ldr	r3, [pc, #140]	; (8003c3c <SetSysClock+0x11c>)
 8003bb0:	685b      	ldr	r3, [r3, #4]
 8003bb2:	f003 0310 	and.w	r3, r3, #16
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d1f9      	bne.n	8003bae <SetSysClock+0x8e>
    {
    }
        
    /* HCLK = SYSCLK /1*/
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 8003bba:	4a1e      	ldr	r2, [pc, #120]	; (8003c34 <SetSysClock+0x114>)
 8003bbc:	4b1d      	ldr	r3, [pc, #116]	; (8003c34 <SetSysClock+0x114>)
 8003bbe:	689b      	ldr	r3, [r3, #8]
 8003bc0:	6093      	str	r3, [r2, #8]
  
    /* PCLK2 = HCLK /1*/
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 8003bc2:	4a1c      	ldr	r2, [pc, #112]	; (8003c34 <SetSysClock+0x114>)
 8003bc4:	4b1b      	ldr	r3, [pc, #108]	; (8003c34 <SetSysClock+0x114>)
 8003bc6:	689b      	ldr	r3, [r3, #8]
 8003bc8:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK /1*/
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1;
 8003bca:	4a1a      	ldr	r2, [pc, #104]	; (8003c34 <SetSysClock+0x114>)
 8003bcc:	4b19      	ldr	r3, [pc, #100]	; (8003c34 <SetSysClock+0x114>)
 8003bce:	689b      	ldr	r3, [r3, #8]
 8003bd0:	6093      	str	r3, [r2, #8]
    
    /*  PLL configuration */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLMUL |
 8003bd2:	4a18      	ldr	r2, [pc, #96]	; (8003c34 <SetSysClock+0x114>)
 8003bd4:	4b17      	ldr	r3, [pc, #92]	; (8003c34 <SetSysClock+0x114>)
 8003bd6:	689b      	ldr	r3, [r3, #8]
 8003bd8:	f423 037d 	bic.w	r3, r3, #16580608	; 0xfd0000
 8003bdc:	6093      	str	r3, [r2, #8]
                                        RCC_CFGR_PLLDIV));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMUL12 | RCC_CFGR_PLLDIV3);
 8003bde:	4a15      	ldr	r2, [pc, #84]	; (8003c34 <SetSysClock+0x114>)
 8003be0:	4b14      	ldr	r3, [pc, #80]	; (8003c34 <SetSysClock+0x114>)
 8003be2:	689b      	ldr	r3, [r3, #8]
 8003be4:	f443 0311 	orr.w	r3, r3, #9502720	; 0x910000
 8003be8:	6093      	str	r3, [r2, #8]

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 8003bea:	4a12      	ldr	r2, [pc, #72]	; (8003c34 <SetSysClock+0x114>)
 8003bec:	4b11      	ldr	r3, [pc, #68]	; (8003c34 <SetSysClock+0x114>)
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003bf4:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8003bf6:	bf00      	nop
 8003bf8:	4b0e      	ldr	r3, [pc, #56]	; (8003c34 <SetSysClock+0x114>)
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d0f9      	beq.n	8003bf8 <SetSysClock+0xd8>
    {
    }
        
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8003c04:	4a0b      	ldr	r2, [pc, #44]	; (8003c34 <SetSysClock+0x114>)
 8003c06:	4b0b      	ldr	r3, [pc, #44]	; (8003c34 <SetSysClock+0x114>)
 8003c08:	689b      	ldr	r3, [r3, #8]
 8003c0a:	f023 0303 	bic.w	r3, r3, #3
 8003c0e:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;
 8003c10:	4a08      	ldr	r2, [pc, #32]	; (8003c34 <SetSysClock+0x114>)
 8003c12:	4b08      	ldr	r3, [pc, #32]	; (8003c34 <SetSysClock+0x114>)
 8003c14:	689b      	ldr	r3, [r3, #8]
 8003c16:	f043 0303 	orr.w	r3, r3, #3
 8003c1a:	6093      	str	r3, [r2, #8]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)RCC_CFGR_SWS_PLL)
 8003c1c:	bf00      	nop
 8003c1e:	4b05      	ldr	r3, [pc, #20]	; (8003c34 <SetSysClock+0x114>)
 8003c20:	689b      	ldr	r3, [r3, #8]
 8003c22:	f003 030c 	and.w	r3, r3, #12
 8003c26:	2b0c      	cmp	r3, #12
 8003c28:	d1f9      	bne.n	8003c1e <SetSysClock+0xfe>
  else
  {
    /* If HSE fails to start-up, the application will have wrong clock
       configuration. User can add here some code to deal with this error */
  }
}
 8003c2a:	bf00      	nop
 8003c2c:	370c      	adds	r7, #12
 8003c2e:	46bd      	mov	sp, r7
 8003c30:	bc80      	pop	{r7}
 8003c32:	4770      	bx	lr
 8003c34:	40023800 	.word	0x40023800
 8003c38:	40023c00 	.word	0x40023c00
 8003c3c:	40007000 	.word	0x40007000

08003c40 <__libc_init_array>:
 8003c40:	4b0e      	ldr	r3, [pc, #56]	; (8003c7c <__libc_init_array+0x3c>)
 8003c42:	b570      	push	{r4, r5, r6, lr}
 8003c44:	461e      	mov	r6, r3
 8003c46:	4c0e      	ldr	r4, [pc, #56]	; (8003c80 <__libc_init_array+0x40>)
 8003c48:	2500      	movs	r5, #0
 8003c4a:	1ae4      	subs	r4, r4, r3
 8003c4c:	10a4      	asrs	r4, r4, #2
 8003c4e:	42a5      	cmp	r5, r4
 8003c50:	d004      	beq.n	8003c5c <__libc_init_array+0x1c>
 8003c52:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003c56:	4798      	blx	r3
 8003c58:	3501      	adds	r5, #1
 8003c5a:	e7f8      	b.n	8003c4e <__libc_init_array+0xe>
 8003c5c:	f000 fa46 	bl	80040ec <_init>
 8003c60:	4b08      	ldr	r3, [pc, #32]	; (8003c84 <__libc_init_array+0x44>)
 8003c62:	4c09      	ldr	r4, [pc, #36]	; (8003c88 <__libc_init_array+0x48>)
 8003c64:	461e      	mov	r6, r3
 8003c66:	1ae4      	subs	r4, r4, r3
 8003c68:	10a4      	asrs	r4, r4, #2
 8003c6a:	2500      	movs	r5, #0
 8003c6c:	42a5      	cmp	r5, r4
 8003c6e:	d004      	beq.n	8003c7a <__libc_init_array+0x3a>
 8003c70:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003c74:	4798      	blx	r3
 8003c76:	3501      	adds	r5, #1
 8003c78:	e7f8      	b.n	8003c6c <__libc_init_array+0x2c>
 8003c7a:	bd70      	pop	{r4, r5, r6, pc}
 8003c7c:	08004174 	.word	0x08004174
 8003c80:	08004174 	.word	0x08004174
 8003c84:	08004174 	.word	0x08004174
 8003c88:	08004178 	.word	0x08004178
 8003c8c:	00000000 	.word	0x00000000

08003c90 <ceil>:
 8003c90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003c94:	f3c1 580a 	ubfx	r8, r1, #20, #11
 8003c98:	f2a8 37ff 	subw	r7, r8, #1023	; 0x3ff
 8003c9c:	2f13      	cmp	r7, #19
 8003c9e:	4606      	mov	r6, r0
 8003ca0:	460b      	mov	r3, r1
 8003ca2:	460c      	mov	r4, r1
 8003ca4:	4605      	mov	r5, r0
 8003ca6:	dc31      	bgt.n	8003d0c <ceil+0x7c>
 8003ca8:	2f00      	cmp	r7, #0
 8003caa:	da12      	bge.n	8003cd2 <ceil+0x42>
 8003cac:	a336      	add	r3, pc, #216	; (adr r3, 8003d88 <ceil+0xf8>)
 8003cae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cb2:	f7fc fa6b 	bl	800018c <__adddf3>
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	2300      	movs	r3, #0
 8003cba:	f7fc fea9 	bl	8000a10 <__aeabi_dcmpgt>
 8003cbe:	2800      	cmp	r0, #0
 8003cc0:	d058      	beq.n	8003d74 <ceil+0xe4>
 8003cc2:	2c00      	cmp	r4, #0
 8003cc4:	db51      	blt.n	8003d6a <ceil+0xda>
 8003cc6:	ea54 0506 	orrs.w	r5, r4, r6
 8003cca:	d052      	beq.n	8003d72 <ceil+0xe2>
 8003ccc:	2500      	movs	r5, #0
 8003cce:	4c30      	ldr	r4, [pc, #192]	; (8003d90 <ceil+0x100>)
 8003cd0:	e050      	b.n	8003d74 <ceil+0xe4>
 8003cd2:	4a30      	ldr	r2, [pc, #192]	; (8003d94 <ceil+0x104>)
 8003cd4:	fa42 f807 	asr.w	r8, r2, r7
 8003cd8:	ea01 0208 	and.w	r2, r1, r8
 8003cdc:	4302      	orrs	r2, r0
 8003cde:	d04c      	beq.n	8003d7a <ceil+0xea>
 8003ce0:	a329      	add	r3, pc, #164	; (adr r3, 8003d88 <ceil+0xf8>)
 8003ce2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ce6:	f7fc fa51 	bl	800018c <__adddf3>
 8003cea:	2200      	movs	r2, #0
 8003cec:	2300      	movs	r3, #0
 8003cee:	f7fc fe8f 	bl	8000a10 <__aeabi_dcmpgt>
 8003cf2:	2800      	cmp	r0, #0
 8003cf4:	d03e      	beq.n	8003d74 <ceil+0xe4>
 8003cf6:	2c00      	cmp	r4, #0
 8003cf8:	bfc2      	ittt	gt
 8003cfa:	f44f 1380 	movgt.w	r3, #1048576	; 0x100000
 8003cfe:	fa43 f707 	asrgt.w	r7, r3, r7
 8003d02:	19e4      	addgt	r4, r4, r7
 8003d04:	ea24 0408 	bic.w	r4, r4, r8
 8003d08:	2500      	movs	r5, #0
 8003d0a:	e033      	b.n	8003d74 <ceil+0xe4>
 8003d0c:	2f33      	cmp	r7, #51	; 0x33
 8003d0e:	dd07      	ble.n	8003d20 <ceil+0x90>
 8003d10:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
 8003d14:	d131      	bne.n	8003d7a <ceil+0xea>
 8003d16:	4602      	mov	r2, r0
 8003d18:	460b      	mov	r3, r1
 8003d1a:	f7fc fa37 	bl	800018c <__adddf3>
 8003d1e:	e02e      	b.n	8003d7e <ceil+0xee>
 8003d20:	f2a8 4813 	subw	r8, r8, #1043	; 0x413
 8003d24:	f04f 32ff 	mov.w	r2, #4294967295
 8003d28:	fa22 f808 	lsr.w	r8, r2, r8
 8003d2c:	ea10 0f08 	tst.w	r0, r8
 8003d30:	d023      	beq.n	8003d7a <ceil+0xea>
 8003d32:	a315      	add	r3, pc, #84	; (adr r3, 8003d88 <ceil+0xf8>)
 8003d34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d38:	f7fc fa28 	bl	800018c <__adddf3>
 8003d3c:	2200      	movs	r2, #0
 8003d3e:	2300      	movs	r3, #0
 8003d40:	f7fc fe66 	bl	8000a10 <__aeabi_dcmpgt>
 8003d44:	b1b0      	cbz	r0, 8003d74 <ceil+0xe4>
 8003d46:	2c00      	cmp	r4, #0
 8003d48:	dd0c      	ble.n	8003d64 <ceil+0xd4>
 8003d4a:	2f14      	cmp	r7, #20
 8003d4c:	d101      	bne.n	8003d52 <ceil+0xc2>
 8003d4e:	3401      	adds	r4, #1
 8003d50:	e008      	b.n	8003d64 <ceil+0xd4>
 8003d52:	2301      	movs	r3, #1
 8003d54:	f1c7 0734 	rsb	r7, r7, #52	; 0x34
 8003d58:	fa03 f707 	lsl.w	r7, r3, r7
 8003d5c:	443d      	add	r5, r7
 8003d5e:	42ae      	cmp	r6, r5
 8003d60:	bf88      	it	hi
 8003d62:	18e4      	addhi	r4, r4, r3
 8003d64:	ea25 0508 	bic.w	r5, r5, r8
 8003d68:	e004      	b.n	8003d74 <ceil+0xe4>
 8003d6a:	2500      	movs	r5, #0
 8003d6c:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8003d70:	e000      	b.n	8003d74 <ceil+0xe4>
 8003d72:	462c      	mov	r4, r5
 8003d74:	4623      	mov	r3, r4
 8003d76:	4628      	mov	r0, r5
 8003d78:	e000      	b.n	8003d7c <ceil+0xec>
 8003d7a:	4630      	mov	r0, r6
 8003d7c:	4619      	mov	r1, r3
 8003d7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003d82:	bf00      	nop
 8003d84:	f3af 8000 	nop.w
 8003d88:	8800759c 	.word	0x8800759c
 8003d8c:	7e37e43c 	.word	0x7e37e43c
 8003d90:	3ff00000 	.word	0x3ff00000
 8003d94:	000fffff 	.word	0x000fffff

08003d98 <atan2f>:
 8003d98:	f000 b800 	b.w	8003d9c <__ieee754_atan2f>

08003d9c <__ieee754_atan2f>:
 8003d9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d9e:	f021 4500 	bic.w	r5, r1, #2147483648	; 0x80000000
 8003da2:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 8003da6:	4603      	mov	r3, r0
 8003da8:	460f      	mov	r7, r1
 8003daa:	dc05      	bgt.n	8003db8 <__ieee754_atan2f+0x1c>
 8003dac:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
 8003db0:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8003db4:	4606      	mov	r6, r0
 8003db6:	dd04      	ble.n	8003dc2 <__ieee754_atan2f+0x26>
 8003db8:	4619      	mov	r1, r3
 8003dba:	4638      	mov	r0, r7
 8003dbc:	f7fc feb0 	bl	8000b20 <__addsf3>
 8003dc0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003dc2:	f1b1 5f7e 	cmp.w	r1, #1065353216	; 0x3f800000
 8003dc6:	d103      	bne.n	8003dd0 <__ieee754_atan2f+0x34>
 8003dc8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8003dcc:	f000 b874 	b.w	8003eb8 <atanf>
 8003dd0:	178c      	asrs	r4, r1, #30
 8003dd2:	f004 0402 	and.w	r4, r4, #2
 8003dd6:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 8003dda:	b922      	cbnz	r2, 8003de6 <__ieee754_atan2f+0x4a>
 8003ddc:	2c02      	cmp	r4, #2
 8003dde:	d051      	beq.n	8003e84 <__ieee754_atan2f+0xe8>
 8003de0:	2c03      	cmp	r4, #3
 8003de2:	d01c      	beq.n	8003e1e <__ieee754_atan2f+0x82>
 8003de4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003de6:	b1fd      	cbz	r5, 8003e28 <__ieee754_atan2f+0x8c>
 8003de8:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 8003dec:	d119      	bne.n	8003e22 <__ieee754_atan2f+0x86>
 8003dee:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8003df2:	d10b      	bne.n	8003e0c <__ieee754_atan2f+0x70>
 8003df4:	2c02      	cmp	r4, #2
 8003df6:	d005      	beq.n	8003e04 <__ieee754_atan2f+0x68>
 8003df8:	2c03      	cmp	r4, #3
 8003dfa:	d005      	beq.n	8003e08 <__ieee754_atan2f+0x6c>
 8003dfc:	2c01      	cmp	r4, #1
 8003dfe:	d143      	bne.n	8003e88 <__ieee754_atan2f+0xec>
 8003e00:	4824      	ldr	r0, [pc, #144]	; (8003e94 <__ieee754_atan2f+0xf8>)
 8003e02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003e04:	4824      	ldr	r0, [pc, #144]	; (8003e98 <__ieee754_atan2f+0xfc>)
 8003e06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003e08:	4824      	ldr	r0, [pc, #144]	; (8003e9c <__ieee754_atan2f+0x100>)
 8003e0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003e0c:	2c02      	cmp	r4, #2
 8003e0e:	d039      	beq.n	8003e84 <__ieee754_atan2f+0xe8>
 8003e10:	2c03      	cmp	r4, #3
 8003e12:	d004      	beq.n	8003e1e <__ieee754_atan2f+0x82>
 8003e14:	2c01      	cmp	r4, #1
 8003e16:	d139      	bne.n	8003e8c <__ieee754_atan2f+0xf0>
 8003e18:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8003e1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003e1e:	4820      	ldr	r0, [pc, #128]	; (8003ea0 <__ieee754_atan2f+0x104>)
 8003e20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003e22:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8003e26:	d103      	bne.n	8003e30 <__ieee754_atan2f+0x94>
 8003e28:	2e00      	cmp	r6, #0
 8003e2a:	da31      	bge.n	8003e90 <__ieee754_atan2f+0xf4>
 8003e2c:	481d      	ldr	r0, [pc, #116]	; (8003ea4 <__ieee754_atan2f+0x108>)
 8003e2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003e30:	1b52      	subs	r2, r2, r5
 8003e32:	15d2      	asrs	r2, r2, #23
 8003e34:	2a3c      	cmp	r2, #60	; 0x3c
 8003e36:	dc0c      	bgt.n	8003e52 <__ieee754_atan2f+0xb6>
 8003e38:	2900      	cmp	r1, #0
 8003e3a:	da01      	bge.n	8003e40 <__ieee754_atan2f+0xa4>
 8003e3c:	323c      	adds	r2, #60	; 0x3c
 8003e3e:	db0a      	blt.n	8003e56 <__ieee754_atan2f+0xba>
 8003e40:	4639      	mov	r1, r7
 8003e42:	4618      	mov	r0, r3
 8003e44:	f7fd f828 	bl	8000e98 <__aeabi_fdiv>
 8003e48:	f000 f94c 	bl	80040e4 <fabsf>
 8003e4c:	f000 f834 	bl	8003eb8 <atanf>
 8003e50:	e002      	b.n	8003e58 <__ieee754_atan2f+0xbc>
 8003e52:	4815      	ldr	r0, [pc, #84]	; (8003ea8 <__ieee754_atan2f+0x10c>)
 8003e54:	e000      	b.n	8003e58 <__ieee754_atan2f+0xbc>
 8003e56:	2000      	movs	r0, #0
 8003e58:	2c01      	cmp	r4, #1
 8003e5a:	d003      	beq.n	8003e64 <__ieee754_atan2f+0xc8>
 8003e5c:	2c02      	cmp	r4, #2
 8003e5e:	d004      	beq.n	8003e6a <__ieee754_atan2f+0xce>
 8003e60:	b94c      	cbnz	r4, 8003e76 <__ieee754_atan2f+0xda>
 8003e62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003e64:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8003e68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003e6a:	4910      	ldr	r1, [pc, #64]	; (8003eac <__ieee754_atan2f+0x110>)
 8003e6c:	f7fc fe58 	bl	8000b20 <__addsf3>
 8003e70:	4601      	mov	r1, r0
 8003e72:	480f      	ldr	r0, [pc, #60]	; (8003eb0 <__ieee754_atan2f+0x114>)
 8003e74:	e003      	b.n	8003e7e <__ieee754_atan2f+0xe2>
 8003e76:	490d      	ldr	r1, [pc, #52]	; (8003eac <__ieee754_atan2f+0x110>)
 8003e78:	f7fc fe52 	bl	8000b20 <__addsf3>
 8003e7c:	490c      	ldr	r1, [pc, #48]	; (8003eb0 <__ieee754_atan2f+0x114>)
 8003e7e:	f7fc fe4d 	bl	8000b1c <__aeabi_fsub>
 8003e82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003e84:	480a      	ldr	r0, [pc, #40]	; (8003eb0 <__ieee754_atan2f+0x114>)
 8003e86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003e88:	480a      	ldr	r0, [pc, #40]	; (8003eb4 <__ieee754_atan2f+0x118>)
 8003e8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003e8c:	2000      	movs	r0, #0
 8003e8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003e90:	4805      	ldr	r0, [pc, #20]	; (8003ea8 <__ieee754_atan2f+0x10c>)
 8003e92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003e94:	bf490fdb 	.word	0xbf490fdb
 8003e98:	4016cbe4 	.word	0x4016cbe4
 8003e9c:	c016cbe4 	.word	0xc016cbe4
 8003ea0:	c0490fdb 	.word	0xc0490fdb
 8003ea4:	bfc90fdb 	.word	0xbfc90fdb
 8003ea8:	3fc90fdb 	.word	0x3fc90fdb
 8003eac:	33bbbd2e 	.word	0x33bbbd2e
 8003eb0:	40490fdb 	.word	0x40490fdb
 8003eb4:	3f490fdb 	.word	0x3f490fdb

08003eb8 <atanf>:
 8003eb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003ebc:	f020 4500 	bic.w	r5, r0, #2147483648	; 0x80000000
 8003ec0:	f1b5 4fa1 	cmp.w	r5, #1350565888	; 0x50800000
 8003ec4:	4604      	mov	r4, r0
 8003ec6:	4607      	mov	r7, r0
 8003ec8:	db0d      	blt.n	8003ee6 <atanf+0x2e>
 8003eca:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 8003ece:	dd04      	ble.n	8003eda <atanf+0x22>
 8003ed0:	4601      	mov	r1, r0
 8003ed2:	f7fc fe25 	bl	8000b20 <__addsf3>
 8003ed6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003eda:	2800      	cmp	r0, #0
 8003edc:	f300 80d3 	bgt.w	8004086 <atanf+0x1ce>
 8003ee0:	486c      	ldr	r0, [pc, #432]	; (8004094 <atanf+0x1dc>)
 8003ee2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003ee6:	4b6c      	ldr	r3, [pc, #432]	; (8004098 <atanf+0x1e0>)
 8003ee8:	429d      	cmp	r5, r3
 8003eea:	dc0d      	bgt.n	8003f08 <atanf+0x50>
 8003eec:	f1b5 5f44 	cmp.w	r5, #822083584	; 0x31000000
 8003ef0:	da58      	bge.n	8003fa4 <atanf+0xec>
 8003ef2:	496a      	ldr	r1, [pc, #424]	; (800409c <atanf+0x1e4>)
 8003ef4:	f7fc fe14 	bl	8000b20 <__addsf3>
 8003ef8:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8003efc:	f7fd f8d4 	bl	80010a8 <__aeabi_fcmpgt>
 8003f00:	2800      	cmp	r0, #0
 8003f02:	f040 80c3 	bne.w	800408c <atanf+0x1d4>
 8003f06:	e04d      	b.n	8003fa4 <atanf+0xec>
 8003f08:	f000 f8ec 	bl	80040e4 <fabsf>
 8003f0c:	4b64      	ldr	r3, [pc, #400]	; (80040a0 <atanf+0x1e8>)
 8003f0e:	4604      	mov	r4, r0
 8003f10:	429d      	cmp	r5, r3
 8003f12:	dc28      	bgt.n	8003f66 <atanf+0xae>
 8003f14:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 8003f18:	429d      	cmp	r5, r3
 8003f1a:	dc13      	bgt.n	8003f44 <atanf+0x8c>
 8003f1c:	4601      	mov	r1, r0
 8003f1e:	f7fc fdff 	bl	8000b20 <__addsf3>
 8003f22:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8003f26:	f7fc fdf9 	bl	8000b1c <__aeabi_fsub>
 8003f2a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8003f2e:	4605      	mov	r5, r0
 8003f30:	4620      	mov	r0, r4
 8003f32:	f7fc fdf5 	bl	8000b20 <__addsf3>
 8003f36:	4601      	mov	r1, r0
 8003f38:	4628      	mov	r0, r5
 8003f3a:	f7fc ffad 	bl	8000e98 <__aeabi_fdiv>
 8003f3e:	2600      	movs	r6, #0
 8003f40:	4604      	mov	r4, r0
 8003f42:	e031      	b.n	8003fa8 <atanf+0xf0>
 8003f44:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8003f48:	f7fc fde8 	bl	8000b1c <__aeabi_fsub>
 8003f4c:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8003f50:	4605      	mov	r5, r0
 8003f52:	4620      	mov	r0, r4
 8003f54:	f7fc fde4 	bl	8000b20 <__addsf3>
 8003f58:	4601      	mov	r1, r0
 8003f5a:	4628      	mov	r0, r5
 8003f5c:	f7fc ff9c 	bl	8000e98 <__aeabi_fdiv>
 8003f60:	2601      	movs	r6, #1
 8003f62:	4604      	mov	r4, r0
 8003f64:	e020      	b.n	8003fa8 <atanf+0xf0>
 8003f66:	4b4f      	ldr	r3, [pc, #316]	; (80040a4 <atanf+0x1ec>)
 8003f68:	429d      	cmp	r5, r3
 8003f6a:	dc14      	bgt.n	8003f96 <atanf+0xde>
 8003f6c:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
 8003f70:	f7fc fdd4 	bl	8000b1c <__aeabi_fsub>
 8003f74:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
 8003f78:	4605      	mov	r5, r0
 8003f7a:	4620      	mov	r0, r4
 8003f7c:	f7fc fed8 	bl	8000d30 <__aeabi_fmul>
 8003f80:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8003f84:	f7fc fdcc 	bl	8000b20 <__addsf3>
 8003f88:	4601      	mov	r1, r0
 8003f8a:	4628      	mov	r0, r5
 8003f8c:	f7fc ff84 	bl	8000e98 <__aeabi_fdiv>
 8003f90:	2602      	movs	r6, #2
 8003f92:	4604      	mov	r4, r0
 8003f94:	e008      	b.n	8003fa8 <atanf+0xf0>
 8003f96:	4601      	mov	r1, r0
 8003f98:	4843      	ldr	r0, [pc, #268]	; (80040a8 <atanf+0x1f0>)
 8003f9a:	f7fc ff7d 	bl	8000e98 <__aeabi_fdiv>
 8003f9e:	2603      	movs	r6, #3
 8003fa0:	4604      	mov	r4, r0
 8003fa2:	e001      	b.n	8003fa8 <atanf+0xf0>
 8003fa4:	f04f 36ff 	mov.w	r6, #4294967295
 8003fa8:	4621      	mov	r1, r4
 8003faa:	4620      	mov	r0, r4
 8003fac:	f7fc fec0 	bl	8000d30 <__aeabi_fmul>
 8003fb0:	4601      	mov	r1, r0
 8003fb2:	4680      	mov	r8, r0
 8003fb4:	f7fc febc 	bl	8000d30 <__aeabi_fmul>
 8003fb8:	4605      	mov	r5, r0
 8003fba:	493c      	ldr	r1, [pc, #240]	; (80040ac <atanf+0x1f4>)
 8003fbc:	f7fc feb8 	bl	8000d30 <__aeabi_fmul>
 8003fc0:	493b      	ldr	r1, [pc, #236]	; (80040b0 <atanf+0x1f8>)
 8003fc2:	f7fc fdad 	bl	8000b20 <__addsf3>
 8003fc6:	4629      	mov	r1, r5
 8003fc8:	f7fc feb2 	bl	8000d30 <__aeabi_fmul>
 8003fcc:	4939      	ldr	r1, [pc, #228]	; (80040b4 <atanf+0x1fc>)
 8003fce:	f7fc fda7 	bl	8000b20 <__addsf3>
 8003fd2:	4629      	mov	r1, r5
 8003fd4:	f7fc feac 	bl	8000d30 <__aeabi_fmul>
 8003fd8:	4937      	ldr	r1, [pc, #220]	; (80040b8 <atanf+0x200>)
 8003fda:	f7fc fda1 	bl	8000b20 <__addsf3>
 8003fde:	4629      	mov	r1, r5
 8003fe0:	f7fc fea6 	bl	8000d30 <__aeabi_fmul>
 8003fe4:	4935      	ldr	r1, [pc, #212]	; (80040bc <atanf+0x204>)
 8003fe6:	f7fc fd9b 	bl	8000b20 <__addsf3>
 8003fea:	4629      	mov	r1, r5
 8003fec:	f7fc fea0 	bl	8000d30 <__aeabi_fmul>
 8003ff0:	4933      	ldr	r1, [pc, #204]	; (80040c0 <atanf+0x208>)
 8003ff2:	f7fc fd95 	bl	8000b20 <__addsf3>
 8003ff6:	4641      	mov	r1, r8
 8003ff8:	f7fc fe9a 	bl	8000d30 <__aeabi_fmul>
 8003ffc:	4931      	ldr	r1, [pc, #196]	; (80040c4 <atanf+0x20c>)
 8003ffe:	4680      	mov	r8, r0
 8004000:	4628      	mov	r0, r5
 8004002:	f7fc fe95 	bl	8000d30 <__aeabi_fmul>
 8004006:	4930      	ldr	r1, [pc, #192]	; (80040c8 <atanf+0x210>)
 8004008:	f7fc fd88 	bl	8000b1c <__aeabi_fsub>
 800400c:	4629      	mov	r1, r5
 800400e:	f7fc fe8f 	bl	8000d30 <__aeabi_fmul>
 8004012:	492e      	ldr	r1, [pc, #184]	; (80040cc <atanf+0x214>)
 8004014:	f7fc fd82 	bl	8000b1c <__aeabi_fsub>
 8004018:	4629      	mov	r1, r5
 800401a:	f7fc fe89 	bl	8000d30 <__aeabi_fmul>
 800401e:	492c      	ldr	r1, [pc, #176]	; (80040d0 <atanf+0x218>)
 8004020:	f7fc fd7c 	bl	8000b1c <__aeabi_fsub>
 8004024:	4629      	mov	r1, r5
 8004026:	f7fc fe83 	bl	8000d30 <__aeabi_fmul>
 800402a:	492a      	ldr	r1, [pc, #168]	; (80040d4 <atanf+0x21c>)
 800402c:	f7fc fd76 	bl	8000b1c <__aeabi_fsub>
 8004030:	4629      	mov	r1, r5
 8004032:	f7fc fe7d 	bl	8000d30 <__aeabi_fmul>
 8004036:	1c73      	adds	r3, r6, #1
 8004038:	4601      	mov	r1, r0
 800403a:	4640      	mov	r0, r8
 800403c:	d10a      	bne.n	8004054 <atanf+0x19c>
 800403e:	f7fc fd6f 	bl	8000b20 <__addsf3>
 8004042:	4621      	mov	r1, r4
 8004044:	f7fc fe74 	bl	8000d30 <__aeabi_fmul>
 8004048:	4601      	mov	r1, r0
 800404a:	4620      	mov	r0, r4
 800404c:	f7fc fd66 	bl	8000b1c <__aeabi_fsub>
 8004050:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004054:	f7fc fd64 	bl	8000b20 <__addsf3>
 8004058:	4621      	mov	r1, r4
 800405a:	f7fc fe69 	bl	8000d30 <__aeabi_fmul>
 800405e:	4b1e      	ldr	r3, [pc, #120]	; (80040d8 <atanf+0x220>)
 8004060:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
 8004064:	f7fc fd5a 	bl	8000b1c <__aeabi_fsub>
 8004068:	4621      	mov	r1, r4
 800406a:	f7fc fd57 	bl	8000b1c <__aeabi_fsub>
 800406e:	4b1b      	ldr	r3, [pc, #108]	; (80040dc <atanf+0x224>)
 8004070:	4601      	mov	r1, r0
 8004072:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8004076:	f7fc fd51 	bl	8000b1c <__aeabi_fsub>
 800407a:	2f00      	cmp	r7, #0
 800407c:	da07      	bge.n	800408e <atanf+0x1d6>
 800407e:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8004082:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004086:	4816      	ldr	r0, [pc, #88]	; (80040e0 <atanf+0x228>)
 8004088:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800408c:	4620      	mov	r0, r4
 800408e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004092:	bf00      	nop
 8004094:	bfc90fdb 	.word	0xbfc90fdb
 8004098:	3edfffff 	.word	0x3edfffff
 800409c:	7149f2ca 	.word	0x7149f2ca
 80040a0:	3f97ffff 	.word	0x3f97ffff
 80040a4:	401bffff 	.word	0x401bffff
 80040a8:	bf800000 	.word	0xbf800000
 80040ac:	3c8569d7 	.word	0x3c8569d7
 80040b0:	3d4bda59 	.word	0x3d4bda59
 80040b4:	3d886b35 	.word	0x3d886b35
 80040b8:	3dba2e6e 	.word	0x3dba2e6e
 80040bc:	3e124925 	.word	0x3e124925
 80040c0:	3eaaaaab 	.word	0x3eaaaaab
 80040c4:	bd15a221 	.word	0xbd15a221
 80040c8:	3d6ef16b 	.word	0x3d6ef16b
 80040cc:	3d9d8795 	.word	0x3d9d8795
 80040d0:	3de38e38 	.word	0x3de38e38
 80040d4:	3e4ccccd 	.word	0x3e4ccccd
 80040d8:	08004154 	.word	0x08004154
 80040dc:	08004164 	.word	0x08004164
 80040e0:	3fc90fdb 	.word	0x3fc90fdb

080040e4 <fabsf>:
 80040e4:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80040e8:	4770      	bx	lr
	...

080040ec <_init>:
 80040ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80040ee:	bf00      	nop
 80040f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80040f2:	bc08      	pop	{r3}
 80040f4:	469e      	mov	lr, r3
 80040f6:	4770      	bx	lr

080040f8 <_fini>:
 80040f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80040fa:	bf00      	nop
 80040fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80040fe:	bc08      	pop	{r3}
 8004100:	469e      	mov	lr, r3
 8004102:	4770      	bx	lr
