static int sh7372_a4r_pd_suspend(void)\r\n{\r\nsh7372_intcs_suspend();\r\n__raw_writel(0x300fffff, WUPRMSK);\r\nreturn 0;\r\n}\r\nstatic int sh7372_a4s_pd_suspend(void)\r\n{\r\na4s_suspend_ready = true;\r\nreturn -EBUSY;\r\n}\r\nstatic void sh7372_a4s_pd_resume(void)\r\n{\r\na4s_suspend_ready = false;\r\n}\r\nstatic int sh7372_a3sp_pd_suspend(void)\r\n{\r\nreturn console_suspend_enabled ? 0 : -EBUSY;\r\n}\r\nvoid __init sh7372_init_pm_domains(void)\r\n{\r\nrmobile_init_domains(sh7372_pm_domains, ARRAY_SIZE(sh7372_pm_domains));\r\npm_genpd_add_subdomain_names("A4LC", "A3RV");\r\npm_genpd_add_subdomain_names("A4R", "A4LC");\r\npm_genpd_add_subdomain_names("A4S", "A3SG");\r\npm_genpd_add_subdomain_names("A4S", "A3SP");\r\n}\r\nstatic void sh7372_set_reset_vector(unsigned long address)\r\n{\r\n__raw_writel(address, SBAR);\r\n__raw_writel(0, APARMBAREA);\r\n}\r\nstatic void sh7372_enter_sysc(int pllc0_on, unsigned long sleep_mode)\r\n{\r\nif (pllc0_on)\r\n__raw_writel(0, PLLC01STPCR);\r\nelse\r\n__raw_writel(1 << 28, PLLC01STPCR);\r\n__raw_readl(WUPSFAC);\r\ncpu_suspend(sleep_mode, sh7372_do_idle_sysc);\r\n__raw_readl(WUPSFAC);\r\n__raw_writel(0, SBAR);\r\n}\r\nstatic int sh7372_sysc_valid(unsigned long *mskp, unsigned long *msk2p)\r\n{\r\nunsigned long mstpsr0, mstpsr1, mstpsr2, mstpsr3, mstpsr4;\r\nunsigned long msk, msk2;\r\nmstpsr0 = __raw_readl(MSTPSR0);\r\nif ((mstpsr0 & 0x00000003) != 0x00000003) {\r\npr_debug("sh7372 mstpsr0 0x%08lx\n", mstpsr0);\r\nreturn 0;\r\n}\r\nmstpsr1 = __raw_readl(MSTPSR1);\r\nif ((mstpsr1 & 0xff079b7f) != 0xff079b7f) {\r\npr_debug("sh7372 mstpsr1 0x%08lx\n", mstpsr1);\r\nreturn 0;\r\n}\r\nmstpsr2 = __raw_readl(MSTPSR2);\r\nif ((mstpsr2 & 0x000741ff) != 0x000741ff) {\r\npr_debug("sh7372 mstpsr2 0x%08lx\n", mstpsr2);\r\nreturn 0;\r\n}\r\nmstpsr3 = __raw_readl(MSTPSR3);\r\nif ((mstpsr3 & 0x1a60f010) != 0x1a60f010) {\r\npr_debug("sh7372 mstpsr3 0x%08lx\n", mstpsr3);\r\nreturn 0;\r\n}\r\nmstpsr4 = __raw_readl(MSTPSR4);\r\nif ((mstpsr4 & 0x00008cf0) != 0x00008cf0) {\r\npr_debug("sh7372 mstpsr4 0x%08lx\n", mstpsr4);\r\nreturn 0;\r\n}\r\nmsk = 0;\r\nmsk2 = 0;\r\nif ((mstpsr2 & (1 << 23)) == 0)\r\nmsk |= 1 << 31;\r\nif ((mstpsr2 & (1 << 12)) == 0)\r\nmsk |= 1 << 21;\r\nif ((mstpsr4 & (1 << 3)) == 0)\r\nmsk |= 1 << 2;\r\nif ((mstpsr1 & (1 << 24)) == 0)\r\nmsk |= 1 << 1;\r\nif ((mstpsr3 & (1 << 29)) == 0)\r\nmsk |= 1 << 1;\r\nif ((mstpsr4 & (1 << 0)) == 0)\r\nmsk |= 1 << 1;\r\nif ((mstpsr2 & (1 << 13)) == 0)\r\nmsk2 |= 1 << 17;\r\n*mskp = msk;\r\n*msk2p = msk2;\r\nreturn 1;\r\n}\r\nstatic void sh7372_icr_to_irqcr(unsigned long icr, u16 *irqcr1p, u16 *irqcr2p)\r\n{\r\nu16 tmp, irqcr1, irqcr2;\r\nint k;\r\nirqcr1 = 0;\r\nirqcr2 = 0;\r\nfor (k = 0; k <= 7; k++) {\r\ntmp = (icr >> ((7 - k) * 4)) & 0xf;\r\nirqcr1 |= (tmp & 0x03) << (k * 2);\r\nirqcr2 |= (tmp >> 2) << (k * 2);\r\n}\r\n*irqcr1p = irqcr1;\r\n*irqcr2p = irqcr2;\r\n}\r\nstatic void sh7372_setup_sysc(unsigned long msk, unsigned long msk2)\r\n{\r\nu16 irqcrx_low, irqcrx_high, irqcry_low, irqcry_high;\r\nunsigned long tmp;\r\ntmp = bitrev8(__raw_readb(INTMSK00A));\r\ntmp |= bitrev8(__raw_readb(INTMSK10A)) << 8;\r\nmsk = (~msk & 0xc030000f) | (tmp << 4);\r\n__raw_writel(msk, WUPSMSK);\r\nsh7372_icr_to_irqcr(__raw_readl(ICR1A), &irqcrx_low, &irqcry_low);\r\nsh7372_icr_to_irqcr(__raw_readl(ICR2A), &irqcrx_high, &irqcry_high);\r\n__raw_writel((irqcrx_high << 16) | irqcrx_low, IRQCR);\r\n__raw_writel((irqcry_high << 16) | irqcry_low, IRQCR2);\r\ntmp = bitrev8(__raw_readb(INTMSK20A));\r\ntmp |= bitrev8(__raw_readb(INTMSK30A)) << 8;\r\nmsk2 = (~msk2 & 0x00030000) | tmp;\r\n__raw_writel(msk2, WUPSMSK2);\r\nsh7372_icr_to_irqcr(__raw_readl(ICR3A), &irqcrx_low, &irqcry_low);\r\nsh7372_icr_to_irqcr(__raw_readl(ICR4A), &irqcrx_high, &irqcry_high);\r\n__raw_writel((irqcrx_high << 16) | irqcrx_low, IRQCR3);\r\n__raw_writel((irqcry_high << 16) | irqcry_low, IRQCR4);\r\n}\r\nstatic void sh7372_enter_a3sm_common(int pllc0_on)\r\n{\r\nsh7372_setup_sysc(1 << 0, 0);\r\nsh7372_set_reset_vector(__pa(sh7372_resume_core_standby_sysc));\r\nsh7372_enter_sysc(pllc0_on, 1 << 12);\r\n}\r\nstatic void sh7372_enter_a4s_common(int pllc0_on)\r\n{\r\nsh7372_intca_suspend();\r\nsh7372_set_reset_vector(SMFRAM);\r\nsh7372_enter_sysc(pllc0_on, 1 << 10);\r\nsh7372_intca_resume();\r\n}\r\nstatic void sh7372_pm_setup_smfram(void)\r\n{\r\nmemcpy((void *)SMFRAM, sh7372_resume_core_standby_sysc, 0x100);\r\n}\r\nstatic inline void sh7372_pm_setup_smfram(void) {}\r\nstatic int sh7372_do_idle_core_standby(unsigned long unused)\r\n{\r\ncpu_do_idle();\r\nreturn 0;\r\n}\r\nstatic int sh7372_enter_core_standby(struct cpuidle_device *dev,\r\nstruct cpuidle_driver *drv, int index)\r\n{\r\nsh7372_set_reset_vector(__pa(sh7372_resume_core_standby_sysc));\r\n__raw_writel(0x10, SYSTBCR);\r\ncpu_suspend(0, sh7372_do_idle_core_standby);\r\n__raw_writel(0, SYSTBCR);\r\n__raw_writel(0, SBAR);\r\nreturn 1;\r\n}\r\nstatic int sh7372_enter_a3sm_pll_on(struct cpuidle_device *dev,\r\nstruct cpuidle_driver *drv, int index)\r\n{\r\nsh7372_enter_a3sm_common(1);\r\nreturn 2;\r\n}\r\nstatic int sh7372_enter_a3sm_pll_off(struct cpuidle_device *dev,\r\nstruct cpuidle_driver *drv, int index)\r\n{\r\nsh7372_enter_a3sm_common(0);\r\nreturn 3;\r\n}\r\nstatic int sh7372_enter_a4s(struct cpuidle_device *dev,\r\nstruct cpuidle_driver *drv, int index)\r\n{\r\nunsigned long msk, msk2;\r\nif (!sh7372_sysc_valid(&msk, &msk2))\r\nreturn sh7372_enter_a3sm_pll_off(dev, drv, index);\r\nsh7372_setup_sysc(msk, msk2);\r\nsh7372_enter_a4s_common(0);\r\nreturn 4;\r\n}\r\nstatic void sh7372_cpuidle_init(void)\r\n{\r\nshmobile_cpuidle_set_driver(&sh7372_cpuidle_driver);\r\n}\r\nstatic void sh7372_cpuidle_init(void) {}\r\nstatic int sh7372_enter_suspend(suspend_state_t suspend_state)\r\n{\r\nunsigned long msk, msk2;\r\nif (sh7372_sysc_valid(&msk, &msk2) && a4s_suspend_ready) {\r\nsh7372_setup_sysc(msk, msk2);\r\npr_debug("entering A4S\n");\r\nsh7372_enter_a4s_common(0);\r\nreturn 0;\r\n}\r\npr_debug("entering A3SM\n");\r\nsh7372_enter_a3sm_common(0);\r\nreturn 0;\r\n}\r\nstatic int sh7372_pm_notifier_fn(struct notifier_block *notifier,\r\nunsigned long pm_event, void *unused)\r\n{\r\nswitch (pm_event) {\r\ncase PM_SUSPEND_PREPARE:\r\npm_genpd_name_poweron("A4R");\r\nbreak;\r\ncase PM_POST_SUSPEND:\r\npm_genpd_poweroff_unused();\r\nbreak;\r\n}\r\nreturn NOTIFY_DONE;\r\n}\r\nstatic void sh7372_suspend_init(void)\r\n{\r\nshmobile_suspend_ops.enter = sh7372_enter_suspend;\r\npm_notifier(sh7372_pm_notifier_fn, 0);\r\n}\r\nstatic void sh7372_suspend_init(void) {}\r\nvoid __init sh7372_pm_init(void)\r\n{\r\n__raw_writel(0x0000a500, DBGREG9);\r\n__raw_writel(0x0000a501, DBGREG9);\r\n__raw_writel(0x00000000, DBGREG1);\r\n__raw_writel(0, PDNSEL);\r\nsh7372_pm_setup_smfram();\r\nsh7372_suspend_init();\r\nsh7372_cpuidle_init();\r\n}\r\nvoid __init sh7372_pm_init_late(void)\r\n{\r\nshmobile_init_late();\r\npm_genpd_name_attach_cpuidle("A4S", 4);\r\n}
