INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Sat Aug  3 12:40:42 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : sumi3_mem
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.043ns  (required time - arrival time)
  Source:                 tehb4/data_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            tehb2/data_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.892ns  (logic 0.470ns (16.252%)  route 2.422ns (83.748%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=530, unset)          0.537     0.537    tehb4/clk
                         FDCE                                         r  tehb4/data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.175     0.712 f  tehb4/data_reg_reg[0]/Q
                         net (fo=10, unplaced)        0.477     1.189    tehb4/tehb4_dataOutArray_0
                         LUT5 (Prop_lut5_I0_O)        0.123     1.312 f  tehb4/a_address1[5]_INST_0_i_6/O
                         net (fo=7, unplaced)         0.305     1.617    start_0/startBuff/oehb1/data_reg_reg[5]
                         LUT6 (Prop_lut6_I1_O)        0.043     1.660 r  start_0/startBuff/oehb1/a_address1[5]_INST_0_i_2/O
                         net (fo=6, unplaced)         0.439     2.099    mux2/tehb1/data_reg_reg[5]_0
                         LUT6 (Prop_lut6_I2_O)        0.043     2.142 f  mux2/tehb1/a_address1[3]_INST_0_i_1/O
                         net (fo=4, unplaced)         0.766     2.908    mux2/tehb1/data_reg_reg[3]_0
                         LUT6 (Prop_lut6_I1_O)        0.043     2.951 f  mux2/tehb1/data_reg[11]_i_3/O
                         net (fo=5, unplaced)         0.435     3.386    mux2/tehb1/data_reg[11]_i_3_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     3.429 r  mux2/tehb1/data_reg[11]_i_2/O
                         net (fo=1, unplaced)         0.000     3.429    tehb2/D[11]
                         FDCE                                         r  tehb2/data_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=530, unset)          0.510     4.510    tehb2/clk
                         FDCE                                         r  tehb2/data_reg_reg[11]/C
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
                         FDCE (Setup_fdce_C_D)       -0.003     4.472    tehb2/data_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          4.472    
                         arrival time                          -3.429    
  -------------------------------------------------------------------
                         slack                                  1.043    




