# ðŸ‘‹ Hi, I'm Jatin Parmar!
ðŸŽ“ **Electronics & Communication Engineering Student | VLSI & Physical Design Enthusiast**  
ðŸ’¡ Passionate about **backend VLSI, RTL to GDSII, and physical design automation**  
ðŸš€ Exploring **OpenROAD, Yosys, OpenSTA, and SkyWater PDK**  
ðŸ“š Always learning and contributing to open-source VLSI projects! 

 
ðŸ”— **Connect with me:**  

[![LinkedIn](https://img.shields.io/badge/LinkedIn-Profile-blue?style=flat&logo=linkedin)](https://www.linkedin.com/in/jatin-parmar-9b1b962ba)  


ðŸ“Œ **Pinned Projects:**  

ðŸ”¹ [8-bit RISC-V Inspired CPU (RTL to GDSII)](https://github.com/mattedhairr/8-bit-CPU-RTL-to-GDSII)  
ðŸ”¹ [4-bit ALU RTL to GDSII](https://github.com/mattedhairr/4-bit-ALU-RTL-to-GDSII)  


ðŸ’» **Tech Stack:**  

![Verilog](https://img.shields.io/badge/-Verilog-blue?style=flat-square&logo=verilog)  
![Yosys](https://img.shields.io/badge/-Yosys-green?style=flat-square&logo=yosys)  
![OpenROAD](https://img.shields.io/badge/-OpenROAD-orange?style=flat-square)  
![SkyWater PDK](https://img.shields.io/badge/-SkyWater%20PDK-purple?style=flat-square)  
---

ðŸš€ **Always looking for exciting projects & collaborations!**  
<!--
**mattedhairr/mattedhairr** is a âœ¨ *special* âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
Here are some ideas to get you started:
- ðŸ”­ I'm currently working on ...
- ðŸŒ± I'm currently learning ...
- ðŸ‘¯ I'm looking to collaborate on ...
- ðŸ¤” I'm looking for help with ...
- ðŸ’¬ Ask me about ...
- ðŸ“« How to reach me: ...
- ðŸ˜„ Pronouns: ...
- âš¡ Fun fact: ...
-->
