<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - ZynqBF_2t_ip_src_select_inputs_block.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
<SCRIPT type="text/javascript" language="JavaScript" src="slwebview.js"></SCRIPT>
<SCRIPT type="text/javascript" language="JavaScript" src="id_mapping.js"></SCRIPT>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../ZynqBF_2t_ip_src_select_inputs_block.vhd" target="rtwreport_document_frame" id="linkToText_plain">ZynqBF_2t_ip_src_select_inputs_block.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" id="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" id="3">    3   </a><span class="CT">-- File Name: hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_select_inputs_block.vhd</span>
</span><span><a class="LN" id="4">    4   </a><span class="CT">-- Created: 2019-02-11 10:11:27</span>
</span><span><a class="LN" id="5">    5   </a><span class="CT">-- </span>
</span><span><a class="LN" id="6">    6   </a><span class="CT">-- Generated by MATLAB 9.5 and HDL Coder 3.13</span>
</span><span><a class="LN" id="7">    7   </a><span class="CT">-- </span>
</span><span><a class="LN" id="8">    8   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="9">    9   </a>
</span><span><a class="LN" id="10">   10   </a>
</span><span><a class="LN" id="11">   11   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="12">   12   </a><span class="CT">-- </span>
</span><span><a class="LN" id="13">   13   </a><span class="CT">-- Module: ZynqBF_2t_ip_src_select_inputs_block</span>
</span><span><a class="LN" id="14">   14   </a><span class="CT">-- Source Path: ZynqBF_2tx_fpga/channel_estimator/ch_est/select_inputs</span>
</span><span><a class="LN" id="15">   15   </a><span class="CT">-- Hierarchy Level: 3</span>
</span><span><a class="LN" id="16">   16   </a><span class="CT">-- </span>
</span><span><a class="LN" id="17">   17   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="18">   18   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" id="19">   19   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" id="20">   20   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" id="21">   21   </a><span class="KW">USE</span> work.ZynqBF_2t_ip_src_ZynqBF_2tx_fpga_pkg.<span class="KW">ALL</span>;
</span><span><a class="LN" id="22">   22   </a>
</span><span><a class="LN" id="23">   23   </a><span class="KW">ENTITY</span> ZynqBF_2t_ip_src_select_inputs_block <span class="KW">IS</span>
</span><span><a class="LN" id="24">   24   </a>  <span class="KW">PORT</span>( en1                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="25">   25   </a>        en2                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="26">   26   </a>        in1                               :   <span class="KW">IN</span>    vector_of_std_logic_vector16(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix16_En15 [2]</span>
</span><span><a class="LN" id="27">   27   </a>        in2                               :   <span class="KW">IN</span>    vector_of_std_logic_vector16(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix16_En15 [2]</span>
</span><span><a class="LN" id="28">   28   </a>        y                                 :   <span class="KW">OUT</span>   vector_of_std_logic_vector16(0 <span class="KW">TO</span> 1)  <span class="CT">-- sfix16_En15 [2]</span>
</span><span><a class="LN" id="29">   29   </a>        );
</span><span><a class="LN" id="30">   30   </a><span class="KW">END</span> ZynqBF_2t_ip_src_select_inputs_block;
</span><span><a class="LN" id="31">   31   </a>
</span><span><a class="LN" id="32">   32   </a>
</span><span><a class="LN" id="33">   33   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> ZynqBF_2t_ip_src_select_inputs_block <span class="KW">IS</span>
</span><span><a class="LN" id="34">   34   </a>
</span><span><a class="LN" id="35">   35   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" id="36">   36   </a>  <span class="KW">SIGNAL</span> in1_signed                       : vector_of_signed16(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix16_En15 [2]</span>
</span><span><a class="LN" id="37">   37   </a>  <span class="KW">SIGNAL</span> in2_signed                       : vector_of_signed16(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix16_En15 [2]</span>
</span><span><a class="LN" id="38">   38   </a>  <span class="KW">SIGNAL</span> y_tmp                            : vector_of_signed16(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix16_En15 [2]</span>
</span><span><a class="LN" id="39">   39   </a>
</span><span><a class="LN" id="40">   40   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" id="41">   41   </a>  outputgen2: <span class="KW">FOR</span> k <span class="KW">IN</span> 0 <span class="KW">TO</span> 1 <span class="KW">GENERATE</span>
</span><span><a class="LN" id="42">   42   </a>    in1_signed(k) &lt;= signed(in1(k));
</span><span><a class="LN" id="43">   43   </a>  <span class="KW">END</span> <span class="KW">GENERATE</span>;
</span><span><a class="LN" id="44">   44   </a>
</span><span><a class="LN" id="45">   45   </a>  outputgen1: <span class="KW">FOR</span> k <span class="KW">IN</span> 0 <span class="KW">TO</span> 1 <span class="KW">GENERATE</span>
</span><span><a class="LN" id="46">   46   </a>    in2_signed(k) &lt;= signed(in2(k));
</span><span><a class="LN" id="47">   47   </a>  <span class="KW">END</span> <span class="KW">GENERATE</span>;
</span><span><a class="LN" id="48">   48   </a>
</span><span><a class="LN" id="49">   49   </a>  select_inputs_output : <span class="KW">PROCESS</span> (en1, en2, in1_signed, in2_signed)
</span><span><a class="LN" id="50">   50   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="51" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1935:1')" name="code2model">   51   </a>    <span class="CT">--MATLAB Function 'channel_estimator/ch_est/select_inputs'</span>
</span><span><a class="LN" id="52">   52   </a>    <span class="KW">IF</span> (en1 <span class="KW">AND</span> en2) = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="53" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1935:1:5')" name="code2model">   53   </a>      y_tmp &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#0000#, 16));
</span><span><a class="LN" id="54">   54   </a>    <span class="KW">ELSIF</span> en1 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="55" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1935:1:7')" name="code2model">   55   </a>      y_tmp &lt;= in1_signed;
</span><span><a class="LN" id="56">   56   </a>    <span class="KW">ELSIF</span> en2 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="57" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1935:1:9')" name="code2model">   57   </a>      y_tmp &lt;= in2_signed;
</span><span><a class="LN" id="58">   58   </a>    <span class="KW">ELSE</span>
</span><span><a class="LN" id="59" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1935:1:11')" name="code2model">   59   </a>      y_tmp &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#0000#, 16));
</span><span><a class="LN" id="60">   60   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="61">   61   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> select_inputs_output;
</span><span><a class="LN" id="62">   62   </a>
</span><span><a class="LN" id="63">   63   </a>
</span><span><a class="LN" id="64">   64   </a>  outputgen: <span class="KW">FOR</span> k <span class="KW">IN</span> 0 <span class="KW">TO</span> 1 <span class="KW">GENERATE</span>
</span><span><a class="LN" id="65">   65   </a>    y(k) &lt;= std_logic_vector(y_tmp(k));
</span><span><a class="LN" id="66">   66   </a>  <span class="KW">END</span> <span class="KW">GENERATE</span>;
</span><span><a class="LN" id="67">   67   </a>
</span><span><a class="LN" id="68">   68   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" id="69">   69   </a>
</span><span><a class="LN" id="70">   70   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>
