# Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
autoidx 1
attribute \src "dut.sv:1.1-10.10"
module \adffn
  wire $0\q[0:0]
  attribute \src "dut.sv:6.10-6.14"
  wire $logic_not$dut.sv:6.10-6.14$1_Y
  attribute \src "dut.sv:1.24-1.27"
  wire input 2 \clk
  attribute \src "dut.sv:1.29-1.32"
  wire input 3 \clr
  attribute \src "dut.sv:1.21-1.22"
  wire input 1 \d
  attribute \src "dut.sv:1.45-1.46"
  wire output 4 \q
  attribute \src "dut.sv:6.10-6.14"
  cell $logic_not $logic_not$dut.sv:6.10-6.14$1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \clr
    connect \Y $logic_not$dut.sv:6.10-6.14$1_Y
  end
  attribute \src "dut.sv:2.5-4.8"
  process $proc$dut.sv:2$1
    sync always
    sync init
      update \q 1'0
  end
  attribute \always_ff 1
  attribute \src "dut.sv:5.4-9.16"
  process $proc$dut.sv:5$1
    assign $0\q[0:0] \q
    attribute \src "dut.sv:32.9-36.12"
    switch $logic_not$dut.sv:6.10-6.14$1_Y
      attribute \src "dut.sv:32.13-32.16"
      case 1'1
        assign $0\q[0:0] 1'0
      attribute \src "dut.sv:34.13-34.17"
      case 
        assign $0\q[0:0] \d
    end
    sync posedge \clk
      update \q $0\q[0:0]
  end
end
