ENTITY practica1 IS
    PORT (
	a : in std_logic_vector (2 downto 0) ; 
	b : in std_logic_vector (2 downto 0) ; 
	ref : in std_logic_vector (2 downto 0) ; 
	sel : in std_logic  ; 
	comparador : inout std_logic_vector (2 downto 0) ; 
	display : inout std_logic_vector (6 downto 0)
    ) ;
END practica1 ;
