# array-multiplier-verilog
Scalable 8/16/32-bit array multiplier design in Verilog HDL
