{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1675902991425 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1675902991426 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb  8 18:36:31 2023 " "Processing started: Wed Feb  8 18:36:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1675902991426 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675902991426 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ext_top -c ext_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off ext_top -c ext_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675902991426 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1675902991659 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1675902991659 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "ext_top.sv(30) " "Verilog HDL syntax warning at ext_top.sv(30): extra block comment delimiter characters /* within block comment" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Labs/Lab2/Lab2_files/ext_top.sv" 30 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1675902997760 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 ext_top.sv(50) " "Verilog HDL Expression warning at ext_top.sv(50): truncated literal to match 2 bits" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Labs/Lab2/Lab2_files/ext_top.sv" 50 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1675902997760 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 ext_top.sv(55) " "Verilog HDL Expression warning at ext_top.sv(55): truncated literal to match 2 bits" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Labs/Lab2/Lab2_files/ext_top.sv" 55 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1675902997760 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 ext_top.sv(76) " "Verilog HDL Expression warning at ext_top.sv(76): truncated literal to match 2 bits" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Labs/Lab2/Lab2_files/ext_top.sv" 76 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1675902997760 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 ext_top.sv(80) " "Verilog HDL Expression warning at ext_top.sv(80): truncated literal to match 2 bits" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Labs/Lab2/Lab2_files/ext_top.sv" 80 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1675902997760 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 ext_top.sv(83) " "Verilog HDL Expression warning at ext_top.sv(83): truncated literal to match 2 bits" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Labs/Lab2/Lab2_files/ext_top.sv" 83 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1675902997760 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 ext_top.sv(87) " "Verilog HDL Expression warning at ext_top.sv(87): truncated literal to match 2 bits" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Labs/Lab2/Lab2_files/ext_top.sv" 87 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1675902997760 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 ext_top.sv(91) " "Verilog HDL Expression warning at ext_top.sv(91): truncated literal to match 2 bits" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Labs/Lab2/Lab2_files/ext_top.sv" 91 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1675902997760 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 ext_top.sv(98) " "Verilog HDL Expression warning at ext_top.sv(98): truncated literal to match 2 bits" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Labs/Lab2/Lab2_files/ext_top.sv" 98 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1675902997760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ext_top.sv 3 3 " "Found 3 design units, including 3 entities, in source file ext_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ext_top " "Found entity 1: ext_top" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Labs/Lab2/Lab2_files/ext_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675902997762 ""} { "Info" "ISGN_ENTITY_NAME" "2 seq_logic " "Found entity 2: seq_logic" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Labs/Lab2/Lab2_files/ext_top.sv" 150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675902997762 ""} { "Info" "ISGN_ENTITY_NAME" "3 divide_by_50000000 " "Found entity 3: divide_by_50000000" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Labs/Lab2/Lab2_files/ext_top.sv" 203 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675902997762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675902997762 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "func3 ext_top.sv(19) " "Verilog HDL Implicit Net warning at ext_top.sv(19): created implicit net for \"func3\"" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Labs/Lab2/Lab2_files/ext_top.sv" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675902997762 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "func7 ext_top.sv(20) " "Verilog HDL Implicit Net warning at ext_top.sv(20): created implicit net for \"func7\"" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Labs/Lab2/Lab2_files/ext_top.sv" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675902997763 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "shamt ext_top.sv(21) " "Verilog HDL Implicit Net warning at ext_top.sv(21): created implicit net for \"shamt\"" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Labs/Lab2/Lab2_files/ext_top.sv" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675902997763 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "opcde ext_top.sv(22) " "Verilog HDL Implicit Net warning at ext_top.sv(22): created implicit net for \"opcde\"" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Labs/Lab2/Lab2_files/ext_top.sv" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675902997763 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rd ext_top.sv(23) " "Verilog HDL Implicit Net warning at ext_top.sv(23): created implicit net for \"rd\"" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Labs/Lab2/Lab2_files/ext_top.sv" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675902997763 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "i ext_top.sv(24) " "Verilog HDL Implicit Net warning at ext_top.sv(24): created implicit net for \"i\"" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Labs/Lab2/Lab2_files/ext_top.sv" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675902997763 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk ext_top.sv(179) " "Verilog HDL Implicit Net warning at ext_top.sv(179): created implicit net for \"clk\"" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Labs/Lab2/Lab2_files/ext_top.sv" 179 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675902997763 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "pc_in ext_top.sv(100) " "Verilog HDL error at ext_top.sv(100): value cannot be assigned to input \"pc_in\"" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Labs/Lab2/Lab2_files/ext_top.sv" 100 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675902997763 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "i ext_top.sv(100) " "Verilog HDL error at ext_top.sv(100): can't index object \"i\" with zero packed or unpacked array dimensions" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Labs/Lab2/Lab2_files/ext_top.sv" 100 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Analysis & Synthesis" 0 -1 1675902997763 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 17 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "349 " "Peak virtual memory: 349 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1675902997842 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Feb  8 18:36:37 2023 " "Processing ended: Wed Feb  8 18:36:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1675902997842 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1675902997842 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1675902997842 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1675902997842 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 17 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 17 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1675902998515 ""}
