
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//nm_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401c60 <.init>:
  401c60:	stp	x29, x30, [sp, #-16]!
  401c64:	mov	x29, sp
  401c68:	bl	402250 <ferror@plt+0x60>
  401c6c:	ldp	x29, x30, [sp], #16
  401c70:	ret

Disassembly of section .plt:

0000000000401c80 <memcpy@plt-0x20>:
  401c80:	stp	x16, x30, [sp, #-16]!
  401c84:	adrp	x16, 419000 <ferror@plt+0x16e10>
  401c88:	ldr	x17, [x16, #4088]
  401c8c:	add	x16, x16, #0xff8
  401c90:	br	x17
  401c94:	nop
  401c98:	nop
  401c9c:	nop

0000000000401ca0 <memcpy@plt>:
  401ca0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401ca4:	ldr	x17, [x16]
  401ca8:	add	x16, x16, #0x0
  401cac:	br	x17

0000000000401cb0 <memmove@plt>:
  401cb0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401cb4:	ldr	x17, [x16, #8]
  401cb8:	add	x16, x16, #0x8
  401cbc:	br	x17

0000000000401cc0 <mkstemps@plt>:
  401cc0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401cc4:	ldr	x17, [x16, #16]
  401cc8:	add	x16, x16, #0x10
  401ccc:	br	x17

0000000000401cd0 <cplus_demangle_name_to_style@plt>:
  401cd0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401cd4:	ldr	x17, [x16, #24]
  401cd8:	add	x16, x16, #0x18
  401cdc:	br	x17

0000000000401ce0 <strlen@plt>:
  401ce0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401ce4:	ldr	x17, [x16, #32]
  401ce8:	add	x16, x16, #0x20
  401cec:	br	x17

0000000000401cf0 <fputs@plt>:
  401cf0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401cf4:	ldr	x17, [x16, #40]
  401cf8:	add	x16, x16, #0x28
  401cfc:	br	x17

0000000000401d00 <bfd_scan_vma@plt>:
  401d00:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401d04:	ldr	x17, [x16, #48]
  401d08:	add	x16, x16, #0x30
  401d0c:	br	x17

0000000000401d10 <exit@plt>:
  401d10:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401d14:	ldr	x17, [x16, #56]
  401d18:	add	x16, x16, #0x38
  401d1c:	br	x17

0000000000401d20 <bfd_plugin_set_plugin@plt>:
  401d20:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401d24:	ldr	x17, [x16, #64]
  401d28:	add	x16, x16, #0x40
  401d2c:	br	x17

0000000000401d30 <bfd_arch_list@plt>:
  401d30:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401d34:	ldr	x17, [x16, #72]
  401d38:	add	x16, x16, #0x48
  401d3c:	br	x17

0000000000401d40 <bfd_set_default_target@plt>:
  401d40:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401d44:	ldr	x17, [x16, #80]
  401d48:	add	x16, x16, #0x50
  401d4c:	br	x17

0000000000401d50 <bfd_is_undefined_symclass@plt>:
  401d50:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401d54:	ldr	x17, [x16, #88]
  401d58:	add	x16, x16, #0x58
  401d5c:	br	x17

0000000000401d60 <ftell@plt>:
  401d60:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401d64:	ldr	x17, [x16, #96]
  401d68:	add	x16, x16, #0x60
  401d6c:	br	x17

0000000000401d70 <sprintf@plt>:
  401d70:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401d74:	ldr	x17, [x16, #104]
  401d78:	add	x16, x16, #0x68
  401d7c:	br	x17

0000000000401d80 <putc@plt>:
  401d80:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401d84:	ldr	x17, [x16, #112]
  401d88:	add	x16, x16, #0x70
  401d8c:	br	x17

0000000000401d90 <fputc@plt>:
  401d90:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401d94:	ldr	x17, [x16, #120]
  401d98:	add	x16, x16, #0x78
  401d9c:	br	x17

0000000000401da0 <cplus_demangle_set_style@plt>:
  401da0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401da4:	ldr	x17, [x16, #128]
  401da8:	add	x16, x16, #0x80
  401dac:	br	x17

0000000000401db0 <qsort@plt>:
  401db0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401db4:	ldr	x17, [x16, #136]
  401db8:	add	x16, x16, #0x88
  401dbc:	br	x17

0000000000401dc0 <ctime@plt>:
  401dc0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401dc4:	ldr	x17, [x16, #144]
  401dc8:	add	x16, x16, #0x90
  401dcc:	br	x17

0000000000401dd0 <asprintf@plt>:
  401dd0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401dd4:	ldr	x17, [x16, #152]
  401dd8:	add	x16, x16, #0x98
  401ddc:	br	x17

0000000000401de0 <bfd_openr@plt>:
  401de0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401de4:	ldr	x17, [x16, #160]
  401de8:	add	x16, x16, #0xa0
  401dec:	br	x17

0000000000401df0 <fclose@plt>:
  401df0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401df4:	ldr	x17, [x16, #168]
  401df8:	add	x16, x16, #0xa8
  401dfc:	br	x17

0000000000401e00 <fopen@plt>:
  401e00:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401e04:	ldr	x17, [x16, #176]
  401e08:	add	x16, x16, #0xb0
  401e0c:	br	x17

0000000000401e10 <xrealloc@plt>:
  401e10:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401e14:	ldr	x17, [x16, #184]
  401e18:	add	x16, x16, #0xb8
  401e1c:	br	x17

0000000000401e20 <concat@plt>:
  401e20:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401e24:	ldr	x17, [x16, #192]
  401e28:	add	x16, x16, #0xc0
  401e2c:	br	x17

0000000000401e30 <bindtextdomain@plt>:
  401e30:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401e34:	ldr	x17, [x16, #200]
  401e38:	add	x16, x16, #0xc8
  401e3c:	br	x17

0000000000401e40 <bfd_target_list@plt>:
  401e40:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401e44:	ldr	x17, [x16, #208]
  401e48:	add	x16, x16, #0xd0
  401e4c:	br	x17

0000000000401e50 <__libc_start_main@plt>:
  401e50:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401e54:	ldr	x17, [x16, #216]
  401e58:	add	x16, x16, #0xd8
  401e5c:	br	x17

0000000000401e60 <bfd_get_error@plt>:
  401e60:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401e64:	ldr	x17, [x16, #224]
  401e68:	add	x16, x16, #0xe0
  401e6c:	br	x17

0000000000401e70 <memset@plt>:
  401e70:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401e74:	ldr	x17, [x16, #232]
  401e78:	add	x16, x16, #0xe8
  401e7c:	br	x17

0000000000401e80 <xmalloc@plt>:
  401e80:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401e84:	ldr	x17, [x16, #240]
  401e88:	add	x16, x16, #0xf0
  401e8c:	br	x17

0000000000401e90 <xmalloc_set_program_name@plt>:
  401e90:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401e94:	ldr	x17, [x16, #248]
  401e98:	add	x16, x16, #0xf8
  401e9c:	br	x17

0000000000401ea0 <xstrdup@plt>:
  401ea0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401ea4:	ldr	x17, [x16, #256]
  401ea8:	add	x16, x16, #0x100
  401eac:	br	x17

0000000000401eb0 <bfd_get_arch_size@plt>:
  401eb0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401eb4:	ldr	x17, [x16, #264]
  401eb8:	add	x16, x16, #0x108
  401ebc:	br	x17

0000000000401ec0 <bfd_init@plt>:
  401ec0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401ec4:	ldr	x17, [x16, #272]
  401ec8:	add	x16, x16, #0x110
  401ecc:	br	x17

0000000000401ed0 <strerror@plt>:
  401ed0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401ed4:	ldr	x17, [x16, #280]
  401ed8:	add	x16, x16, #0x118
  401edc:	br	x17

0000000000401ee0 <close@plt>:
  401ee0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401ee4:	ldr	x17, [x16, #288]
  401ee8:	add	x16, x16, #0x120
  401eec:	br	x17

0000000000401ef0 <strrchr@plt>:
  401ef0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401ef4:	ldr	x17, [x16, #296]
  401ef8:	add	x16, x16, #0x128
  401efc:	br	x17

0000000000401f00 <__gmon_start__@plt>:
  401f00:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401f04:	ldr	x17, [x16, #304]
  401f08:	add	x16, x16, #0x130
  401f0c:	br	x17

0000000000401f10 <bfd_set_format@plt>:
  401f10:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401f14:	ldr	x17, [x16, #312]
  401f18:	add	x16, x16, #0x138
  401f1c:	br	x17

0000000000401f20 <mkdtemp@plt>:
  401f20:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401f24:	ldr	x17, [x16, #320]
  401f28:	add	x16, x16, #0x140
  401f2c:	br	x17

0000000000401f30 <fseek@plt>:
  401f30:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401f34:	ldr	x17, [x16, #328]
  401f38:	add	x16, x16, #0x148
  401f3c:	br	x17

0000000000401f40 <abort@plt>:
  401f40:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401f44:	ldr	x17, [x16, #336]
  401f48:	add	x16, x16, #0x150
  401f4c:	br	x17

0000000000401f50 <access@plt>:
  401f50:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401f54:	ldr	x17, [x16, #344]
  401f58:	add	x16, x16, #0x158
  401f5c:	br	x17

0000000000401f60 <bfd_close_all_done@plt>:
  401f60:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401f64:	ldr	x17, [x16, #352]
  401f68:	add	x16, x16, #0x160
  401f6c:	br	x17

0000000000401f70 <bfd_plugin_set_program_name@plt>:
  401f70:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401f74:	ldr	x17, [x16, #360]
  401f78:	add	x16, x16, #0x168
  401f7c:	br	x17

0000000000401f80 <textdomain@plt>:
  401f80:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401f84:	ldr	x17, [x16, #368]
  401f88:	add	x16, x16, #0x170
  401f8c:	br	x17

0000000000401f90 <getopt_long@plt>:
  401f90:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401f94:	ldr	x17, [x16, #376]
  401f98:	add	x16, x16, #0x178
  401f9c:	br	x17

0000000000401fa0 <strcmp@plt>:
  401fa0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401fa4:	ldr	x17, [x16, #384]
  401fa8:	add	x16, x16, #0x180
  401fac:	br	x17

0000000000401fb0 <bfd_printable_arch_mach@plt>:
  401fb0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401fb4:	ldr	x17, [x16, #392]
  401fb8:	add	x16, x16, #0x188
  401fbc:	br	x17

0000000000401fc0 <strtol@plt>:
  401fc0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401fc4:	ldr	x17, [x16, #400]
  401fc8:	add	x16, x16, #0x190
  401fcc:	br	x17

0000000000401fd0 <fread@plt>:
  401fd0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401fd4:	ldr	x17, [x16, #408]
  401fd8:	add	x16, x16, #0x198
  401fdc:	br	x17

0000000000401fe0 <bfd_iterate_over_targets@plt>:
  401fe0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401fe4:	ldr	x17, [x16, #416]
  401fe8:	add	x16, x16, #0x1a0
  401fec:	br	x17

0000000000401ff0 <free@plt>:
  401ff0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  401ff4:	ldr	x17, [x16, #424]
  401ff8:	add	x16, x16, #0x1a8
  401ffc:	br	x17

0000000000402000 <bfd_openw@plt>:
  402000:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  402004:	ldr	x17, [x16, #432]
  402008:	add	x16, x16, #0x1b0
  40200c:	br	x17

0000000000402010 <fwrite@plt>:
  402010:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  402014:	ldr	x17, [x16, #440]
  402018:	add	x16, x16, #0x1b8
  40201c:	br	x17

0000000000402020 <bfd_set_error_program_name@plt>:
  402020:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  402024:	ldr	x17, [x16, #448]
  402028:	add	x16, x16, #0x1c0
  40202c:	br	x17

0000000000402030 <bfd_demangle@plt>:
  402030:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  402034:	ldr	x17, [x16, #456]
  402038:	add	x16, x16, #0x1c8
  40203c:	br	x17

0000000000402040 <fflush@plt>:
  402040:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  402044:	ldr	x17, [x16, #464]
  402048:	add	x16, x16, #0x1d0
  40204c:	br	x17

0000000000402050 <strcpy@plt>:
  402050:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  402054:	ldr	x17, [x16, #472]
  402058:	add	x16, x16, #0x1d8
  40205c:	br	x17

0000000000402060 <xstrerror@plt>:
  402060:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  402064:	ldr	x17, [x16, #480]
  402068:	add	x16, x16, #0x1e0
  40206c:	br	x17

0000000000402070 <mkstemp@plt>:
  402070:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  402074:	ldr	x17, [x16, #488]
  402078:	add	x16, x16, #0x1e8
  40207c:	br	x17

0000000000402080 <xexit@plt>:
  402080:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  402084:	ldr	x17, [x16, #496]
  402088:	add	x16, x16, #0x1f0
  40208c:	br	x17

0000000000402090 <bfd_close@plt>:
  402090:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  402094:	ldr	x17, [x16, #504]
  402098:	add	x16, x16, #0x1f8
  40209c:	br	x17

00000000004020a0 <bfd_check_format_matches@plt>:
  4020a0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  4020a4:	ldr	x17, [x16, #512]
  4020a8:	add	x16, x16, #0x200
  4020ac:	br	x17

00000000004020b0 <strstr@plt>:
  4020b0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  4020b4:	ldr	x17, [x16, #520]
  4020b8:	add	x16, x16, #0x208
  4020bc:	br	x17

00000000004020c0 <bfd_errmsg@plt>:
  4020c0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  4020c4:	ldr	x17, [x16, #528]
  4020c8:	add	x16, x16, #0x210
  4020cc:	br	x17

00000000004020d0 <bfd_canonicalize_reloc@plt>:
  4020d0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  4020d4:	ldr	x17, [x16, #536]
  4020d8:	add	x16, x16, #0x218
  4020dc:	br	x17

00000000004020e0 <dcgettext@plt>:
  4020e0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  4020e4:	ldr	x17, [x16, #544]
  4020e8:	add	x16, x16, #0x220
  4020ec:	br	x17

00000000004020f0 <strcoll@plt>:
  4020f0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  4020f4:	ldr	x17, [x16, #552]
  4020f8:	add	x16, x16, #0x228
  4020fc:	br	x17

0000000000402100 <bfd_check_format@plt>:
  402100:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  402104:	ldr	x17, [x16, #560]
  402108:	add	x16, x16, #0x230
  40210c:	br	x17

0000000000402110 <bfd_openr_next_archived_file@plt>:
  402110:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  402114:	ldr	x17, [x16, #568]
  402118:	add	x16, x16, #0x238
  40211c:	br	x17

0000000000402120 <bfd_get_reloc_upper_bound@plt>:
  402120:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  402124:	ldr	x17, [x16, #576]
  402128:	add	x16, x16, #0x240
  40212c:	br	x17

0000000000402130 <vfprintf@plt>:
  402130:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  402134:	ldr	x17, [x16, #584]
  402138:	add	x16, x16, #0x248
  40213c:	br	x17

0000000000402140 <printf@plt>:
  402140:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  402144:	ldr	x17, [x16, #592]
  402148:	add	x16, x16, #0x250
  40214c:	br	x17

0000000000402150 <bfd_map_over_sections@plt>:
  402150:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  402154:	ldr	x17, [x16, #600]
  402158:	add	x16, x16, #0x258
  40215c:	br	x17

0000000000402160 <__assert_fail@plt>:
  402160:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  402164:	ldr	x17, [x16, #608]
  402168:	add	x16, x16, #0x260
  40216c:	br	x17

0000000000402170 <__errno_location@plt>:
  402170:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  402174:	ldr	x17, [x16, #616]
  402178:	add	x16, x16, #0x268
  40217c:	br	x17

0000000000402180 <getenv@plt>:
  402180:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  402184:	ldr	x17, [x16, #624]
  402188:	add	x16, x16, #0x270
  40218c:	br	x17

0000000000402190 <putchar@plt>:
  402190:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  402194:	ldr	x17, [x16, #632]
  402198:	add	x16, x16, #0x278
  40219c:	br	x17

00000000004021a0 <__xstat@plt>:
  4021a0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  4021a4:	ldr	x17, [x16, #640]
  4021a8:	add	x16, x16, #0x280
  4021ac:	br	x17

00000000004021b0 <unlink@plt>:
  4021b0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  4021b4:	ldr	x17, [x16, #648]
  4021b8:	add	x16, x16, #0x288
  4021bc:	br	x17

00000000004021c0 <fprintf@plt>:
  4021c0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  4021c4:	ldr	x17, [x16, #656]
  4021c8:	add	x16, x16, #0x290
  4021cc:	br	x17

00000000004021d0 <bfd_get_next_mapent@plt>:
  4021d0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  4021d4:	ldr	x17, [x16, #664]
  4021d8:	add	x16, x16, #0x298
  4021dc:	br	x17

00000000004021e0 <setlocale@plt>:
  4021e0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  4021e4:	ldr	x17, [x16, #672]
  4021e8:	add	x16, x16, #0x2a0
  4021ec:	br	x17

00000000004021f0 <ferror@plt>:
  4021f0:	adrp	x16, 41a000 <ferror@plt+0x17e10>
  4021f4:	ldr	x17, [x16, #680]
  4021f8:	add	x16, x16, #0x2a8
  4021fc:	br	x17

Disassembly of section .text:

0000000000402200 <.text>:
  402200:	mov	x29, #0x0                   	// #0
  402204:	mov	x30, #0x0                   	// #0
  402208:	mov	x5, x0
  40220c:	ldr	x1, [sp]
  402210:	add	x2, sp, #0x8
  402214:	mov	x6, sp
  402218:	movz	x0, #0x0, lsl #48
  40221c:	movk	x0, #0x0, lsl #32
  402220:	movk	x0, #0x40, lsl #16
  402224:	movk	x0, #0x46e4
  402228:	movz	x3, #0x0, lsl #48
  40222c:	movk	x3, #0x0, lsl #32
  402230:	movk	x3, #0x40, lsl #16
  402234:	movk	x3, #0x67a8
  402238:	movz	x4, #0x0, lsl #48
  40223c:	movk	x4, #0x0, lsl #32
  402240:	movk	x4, #0x40, lsl #16
  402244:	movk	x4, #0x6828
  402248:	bl	401e50 <__libc_start_main@plt>
  40224c:	bl	401f40 <abort@plt>
  402250:	adrp	x0, 419000 <ferror@plt+0x16e10>
  402254:	ldr	x0, [x0, #4064]
  402258:	cbz	x0, 402260 <ferror@plt+0x70>
  40225c:	b	401f00 <__gmon_start__@plt>
  402260:	ret
  402264:	nop
  402268:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  40226c:	add	x0, x0, #0x740
  402270:	adrp	x1, 41a000 <ferror@plt+0x17e10>
  402274:	add	x1, x1, #0x740
  402278:	cmp	x1, x0
  40227c:	b.eq	402294 <ferror@plt+0xa4>  // b.none
  402280:	adrp	x1, 406000 <ferror@plt+0x3e10>
  402284:	ldr	x1, [x1, #2120]
  402288:	cbz	x1, 402294 <ferror@plt+0xa4>
  40228c:	mov	x16, x1
  402290:	br	x16
  402294:	ret
  402298:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  40229c:	add	x0, x0, #0x740
  4022a0:	adrp	x1, 41a000 <ferror@plt+0x17e10>
  4022a4:	add	x1, x1, #0x740
  4022a8:	sub	x1, x1, x0
  4022ac:	lsr	x2, x1, #63
  4022b0:	add	x1, x2, x1, asr #3
  4022b4:	cmp	xzr, x1, asr #1
  4022b8:	asr	x1, x1, #1
  4022bc:	b.eq	4022d4 <ferror@plt+0xe4>  // b.none
  4022c0:	adrp	x2, 406000 <ferror@plt+0x3e10>
  4022c4:	ldr	x2, [x2, #2128]
  4022c8:	cbz	x2, 4022d4 <ferror@plt+0xe4>
  4022cc:	mov	x16, x2
  4022d0:	br	x16
  4022d4:	ret
  4022d8:	stp	x29, x30, [sp, #-32]!
  4022dc:	mov	x29, sp
  4022e0:	str	x19, [sp, #16]
  4022e4:	adrp	x19, 41a000 <ferror@plt+0x17e10>
  4022e8:	ldrb	w0, [x19, #3008]
  4022ec:	cbnz	w0, 4022fc <ferror@plt+0x10c>
  4022f0:	bl	402268 <ferror@plt+0x78>
  4022f4:	mov	w0, #0x1                   	// #1
  4022f8:	strb	w0, [x19, #3008]
  4022fc:	ldr	x19, [sp, #16]
  402300:	ldp	x29, x30, [sp], #32
  402304:	ret
  402308:	b	402298 <ferror@plt+0xa8>
  40230c:	ldr	x3, [x0, #8]
  402310:	ldr	x2, [x1, #8]
  402314:	cmp	x3, x2
  402318:	b.cc	402338 <ferror@plt+0x148>  // b.lo, b.ul, b.last
  40231c:	b.ls	402350 <ferror@plt+0x160>  // b.plast
  402320:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  402324:	ldr	w1, [x0, #3016]
  402328:	mov	w0, #0x1                   	// #1
  40232c:	cmp	w1, #0x0
  402330:	cneg	w0, w0, ne  // ne = any
  402334:	ret
  402338:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  40233c:	ldr	w1, [x0, #3016]
  402340:	mov	w0, #0xffffffff            	// #-1
  402344:	cmp	w1, #0x0
  402348:	cneg	w0, w0, ne  // ne = any
  40234c:	ret
  402350:	stp	x29, x30, [sp, #-16]!
  402354:	mov	x29, sp
  402358:	adrp	x2, 41a000 <ferror@plt+0x17e10>
  40235c:	ldrsw	x3, [x2, #3016]
  402360:	adrp	x2, 407000 <ferror@plt+0x4e10>
  402364:	add	x2, x2, #0xa98
  402368:	ldr	x2, [x2, x3, lsl #3]
  40236c:	ldr	x1, [x1]
  402370:	ldr	x0, [x0]
  402374:	blr	x2
  402378:	ldp	x29, x30, [sp], #16
  40237c:	ret
  402380:	ret
  402384:	ret
  402388:	stp	x29, x30, [sp, #-32]!
  40238c:	mov	x29, sp
  402390:	str	x19, [sp, #16]
  402394:	mov	x19, x0
  402398:	ldrb	w1, [x0]
  40239c:	sub	w1, w1, #0x42
  4023a0:	and	w1, w1, #0xff
  4023a4:	cmp	w1, #0x31
  4023a8:	b.hi	4023cc <ferror@plt+0x1dc>  // b.pmore
  4023ac:	mov	x2, #0x1                   	// #1
  4023b0:	lsl	x1, x2, x1
  4023b4:	tst	x1, #0x100000001
  4023b8:	b.ne	4023e8 <ferror@plt+0x1f8>  // b.any
  4023bc:	tst	x1, #0x400000004000
  4023c0:	b.ne	40241c <ferror@plt+0x22c>  // b.any
  4023c4:	tst	x1, #0x2000000020000
  4023c8:	b.ne	402424 <ferror@plt+0x234>  // b.any
  4023cc:	mov	w2, #0x5                   	// #5
  4023d0:	adrp	x1, 406000 <ferror@plt+0x3e10>
  4023d4:	add	x1, x1, #0x858
  4023d8:	mov	x0, #0x0                   	// #0
  4023dc:	bl	4020e0 <dcgettext@plt>
  4023e0:	mov	x1, x19
  4023e4:	bl	404f28 <ferror@plt+0x2d38>
  4023e8:	mov	w0, #0x0                   	// #0
  4023ec:	adrp	x3, 41a000 <ferror@plt+0x17e10>
  4023f0:	add	x1, x3, #0x2c0
  4023f4:	add	x2, x1, #0x8
  4023f8:	sbfiz	x1, x0, #2, #32
  4023fc:	add	x1, x1, w0, sxtw
  402400:	add	x1, x2, x1, lsl #3
  402404:	str	x1, [x3, #704]
  402408:	adrp	x1, 41a000 <ferror@plt+0x17e10>
  40240c:	str	w0, [x1, #3020]
  402410:	ldr	x19, [sp, #16]
  402414:	ldp	x29, x30, [sp], #32
  402418:	ret
  40241c:	mov	w0, #0x2                   	// #2
  402420:	b	4023ec <ferror@plt+0x1fc>
  402424:	mov	w0, #0x1                   	// #1
  402428:	b	4023ec <ferror@plt+0x1fc>
  40242c:	stp	x29, x30, [sp, #-32]!
  402430:	mov	x29, sp
  402434:	str	x19, [sp, #16]
  402438:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  40243c:	ldr	w19, [x0, #3024]
  402440:	cmp	w19, #0x20
  402444:	b.eq	402460 <ferror@plt+0x270>  // b.none
  402448:	cmp	w19, #0x40
  40244c:	b.ne	402478 <ferror@plt+0x288>  // b.any
  402450:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  402454:	ldr	x0, [x0, #3032]
  402458:	bl	402140 <printf@plt>
  40245c:	b	40246c <ferror@plt+0x27c>
  402460:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  402464:	ldr	x0, [x0, #3032]
  402468:	bl	402140 <printf@plt>
  40246c:	ldr	x19, [sp, #16]
  402470:	ldp	x29, x30, [sp], #32
  402474:	ret
  402478:	mov	w2, #0x5                   	// #5
  40247c:	adrp	x1, 406000 <ferror@plt+0x3e10>
  402480:	add	x1, x1, #0x878
  402484:	mov	x0, #0x0                   	// #0
  402488:	bl	4020e0 <dcgettext@plt>
  40248c:	mov	w1, w19
  402490:	bl	404f28 <ferror@plt+0x2d38>
  402494:	adrp	x2, 41a000 <ferror@plt+0x17e10>
  402498:	ldr	w2, [x2, #3040]
  40249c:	cbz	w2, 4024dc <ferror@plt+0x2ec>
  4024a0:	stp	x29, x30, [sp, #-16]!
  4024a4:	mov	x29, sp
  4024a8:	cbz	x0, 4024c8 <ferror@plt+0x2d8>
  4024ac:	ldr	x2, [x1]
  4024b0:	ldr	x1, [x0]
  4024b4:	adrp	x0, 406000 <ferror@plt+0x3e10>
  4024b8:	add	x0, x0, #0x8a8
  4024bc:	bl	402140 <printf@plt>
  4024c0:	ldp	x29, x30, [sp], #16
  4024c4:	ret
  4024c8:	ldr	x1, [x1]
  4024cc:	adrp	x0, 406000 <ferror@plt+0x3e10>
  4024d0:	add	x0, x0, #0x8b8
  4024d4:	bl	402140 <printf@plt>
  4024d8:	b	4024c0 <ferror@plt+0x2d0>
  4024dc:	ret
  4024e0:	adrp	x2, 41a000 <ferror@plt+0x17e10>
  4024e4:	ldr	w2, [x2, #3040]
  4024e8:	cbz	w2, 4024f0 <ferror@plt+0x300>
  4024ec:	ret
  4024f0:	stp	x29, x30, [sp, #-16]!
  4024f4:	mov	x29, sp
  4024f8:	mov	x2, x1
  4024fc:	mov	x1, x0
  402500:	adrp	x0, 406000 <ferror@plt+0x3e10>
  402504:	add	x0, x0, #0x8c0
  402508:	bl	402140 <printf@plt>
  40250c:	ldp	x29, x30, [sp], #16
  402510:	ret
  402514:	adrp	x1, 41a000 <ferror@plt+0x17e10>
  402518:	ldr	w1, [x1, #3044]
  40251c:	cbz	w1, 40252c <ferror@plt+0x33c>
  402520:	adrp	x1, 41a000 <ferror@plt+0x17e10>
  402524:	ldr	w1, [x1, #3040]
  402528:	cbz	w1, 402530 <ferror@plt+0x340>
  40252c:	ret
  402530:	stp	x29, x30, [sp, #-16]!
  402534:	mov	x29, sp
  402538:	mov	x1, x0
  40253c:	adrp	x0, 406000 <ferror@plt+0x3e10>
  402540:	add	x0, x0, #0x8d0
  402544:	bl	402140 <printf@plt>
  402548:	ldp	x29, x30, [sp], #16
  40254c:	ret
  402550:	stp	x29, x30, [sp, #-32]!
  402554:	mov	x29, sp
  402558:	str	x19, [sp, #16]
  40255c:	mov	x19, x1
  402560:	adrp	x1, 41a000 <ferror@plt+0x17e10>
  402564:	ldr	w1, [x1, #3040]
  402568:	cbz	w1, 402590 <ferror@plt+0x3a0>
  40256c:	cbz	x0, 402580 <ferror@plt+0x390>
  402570:	ldr	x1, [x0]
  402574:	adrp	x0, 406000 <ferror@plt+0x3e10>
  402578:	add	x0, x0, #0x8d8
  40257c:	bl	402140 <printf@plt>
  402580:	ldr	x1, [x19]
  402584:	adrp	x0, 406000 <ferror@plt+0x3e10>
  402588:	add	x0, x0, #0x8d8
  40258c:	bl	402140 <printf@plt>
  402590:	ldr	x19, [sp, #16]
  402594:	ldp	x29, x30, [sp], #32
  402598:	ret
  40259c:	stp	x29, x30, [sp, #-32]!
  4025a0:	mov	x29, sp
  4025a4:	stp	x19, x20, [sp, #16]
  4025a8:	mov	x19, x0
  4025ac:	mov	x20, x1
  4025b0:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  4025b4:	ldr	w0, [x0, #3048]
  4025b8:	cbz	w0, 402610 <ferror@plt+0x420>
  4025bc:	mov	w2, #0x5                   	// #5
  4025c0:	adrp	x1, 406000 <ferror@plt+0x3e10>
  4025c4:	add	x1, x1, #0x8e0
  4025c8:	mov	x0, #0x0                   	// #0
  4025cc:	bl	4020e0 <dcgettext@plt>
  4025d0:	mov	x2, x20
  4025d4:	mov	x1, x19
  4025d8:	bl	402140 <printf@plt>
  4025dc:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  4025e0:	ldr	w0, [x0, #3024]
  4025e4:	cmp	w0, #0x20
  4025e8:	b.eq	402634 <ferror@plt+0x444>  // b.none
  4025ec:	mov	w2, #0x5                   	// #5
  4025f0:	adrp	x1, 406000 <ferror@plt+0x3e10>
  4025f4:	add	x1, x1, #0x980
  4025f8:	mov	x0, #0x0                   	// #0
  4025fc:	bl	4020e0 <dcgettext@plt>
  402600:	bl	402140 <printf@plt>
  402604:	ldp	x19, x20, [sp, #16]
  402608:	ldp	x29, x30, [sp], #32
  40260c:	ret
  402610:	mov	w2, #0x5                   	// #5
  402614:	adrp	x1, 406000 <ferror@plt+0x3e10>
  402618:	add	x1, x1, #0x908
  40261c:	mov	x0, #0x0                   	// #0
  402620:	bl	4020e0 <dcgettext@plt>
  402624:	mov	x2, x20
  402628:	mov	x1, x19
  40262c:	bl	402140 <printf@plt>
  402630:	b	4025dc <ferror@plt+0x3ec>
  402634:	mov	w2, #0x5                   	// #5
  402638:	adrp	x1, 406000 <ferror@plt+0x3e10>
  40263c:	add	x1, x1, #0x928
  402640:	mov	x0, #0x0                   	// #0
  402644:	bl	4020e0 <dcgettext@plt>
  402648:	bl	402140 <printf@plt>
  40264c:	b	402604 <ferror@plt+0x414>
  402650:	stp	x29, x30, [sp, #-32]!
  402654:	mov	x29, sp
  402658:	str	x19, [sp, #16]
  40265c:	mov	x19, x0
  402660:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  402664:	ldr	w0, [x0, #3048]
  402668:	cbz	w0, 4026bc <ferror@plt+0x4cc>
  40266c:	mov	w2, #0x5                   	// #5
  402670:	adrp	x1, 406000 <ferror@plt+0x3e10>
  402674:	add	x1, x1, #0x9e8
  402678:	mov	x0, #0x0                   	// #0
  40267c:	bl	4020e0 <dcgettext@plt>
  402680:	mov	x1, x19
  402684:	bl	402140 <printf@plt>
  402688:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  40268c:	ldr	w0, [x0, #3024]
  402690:	cmp	w0, #0x20
  402694:	b.eq	4026dc <ferror@plt+0x4ec>  // b.none
  402698:	mov	w2, #0x5                   	// #5
  40269c:	adrp	x1, 406000 <ferror@plt+0x3e10>
  4026a0:	add	x1, x1, #0x980
  4026a4:	mov	x0, #0x0                   	// #0
  4026a8:	bl	4020e0 <dcgettext@plt>
  4026ac:	bl	402140 <printf@plt>
  4026b0:	ldr	x19, [sp, #16]
  4026b4:	ldp	x29, x30, [sp], #32
  4026b8:	ret
  4026bc:	mov	w2, #0x5                   	// #5
  4026c0:	adrp	x1, 406000 <ferror@plt+0x3e10>
  4026c4:	add	x1, x1, #0xa08
  4026c8:	mov	x0, #0x0                   	// #0
  4026cc:	bl	4020e0 <dcgettext@plt>
  4026d0:	mov	x1, x19
  4026d4:	bl	402140 <printf@plt>
  4026d8:	b	402688 <ferror@plt+0x498>
  4026dc:	mov	w2, #0x5                   	// #5
  4026e0:	adrp	x1, 406000 <ferror@plt+0x3e10>
  4026e4:	add	x1, x1, #0x928
  4026e8:	mov	x0, #0x0                   	// #0
  4026ec:	bl	4020e0 <dcgettext@plt>
  4026f0:	bl	402140 <printf@plt>
  4026f4:	b	4026b0 <ferror@plt+0x4c0>
  4026f8:	stp	x29, x30, [sp, #-32]!
  4026fc:	mov	x29, sp
  402700:	str	x19, [sp, #16]
  402704:	mov	x19, x1
  402708:	adrp	x1, 41a000 <ferror@plt+0x17e10>
  40270c:	ldr	w1, [x1, #3040]
  402710:	cbz	w1, 402738 <ferror@plt+0x548>
  402714:	cbz	x0, 402728 <ferror@plt+0x538>
  402718:	ldr	x1, [x0]
  40271c:	adrp	x0, 406000 <ferror@plt+0x3e10>
  402720:	add	x0, x0, #0x8d8
  402724:	bl	402140 <printf@plt>
  402728:	ldr	x1, [x19]
  40272c:	adrp	x0, 406000 <ferror@plt+0x3e10>
  402730:	add	x0, x0, #0x8d8
  402734:	bl	402140 <printf@plt>
  402738:	ldr	x19, [sp, #16]
  40273c:	ldp	x29, x30, [sp], #32
  402740:	ret
  402744:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  402748:	ldr	w0, [x0, #3040]
  40274c:	cbz	w0, 402754 <ferror@plt+0x564>
  402750:	ret
  402754:	stp	x29, x30, [sp, #-16]!
  402758:	mov	x29, sp
  40275c:	adrp	x0, 406000 <ferror@plt+0x3e10>
  402760:	add	x0, x0, #0xa20
  402764:	bl	402140 <printf@plt>
  402768:	ldp	x29, x30, [sp], #16
  40276c:	ret
  402770:	adrp	x1, 41a000 <ferror@plt+0x17e10>
  402774:	ldr	w1, [x1, #3044]
  402778:	cbnz	w1, 402780 <ferror@plt+0x590>
  40277c:	ret
  402780:	stp	x29, x30, [sp, #-16]!
  402784:	mov	x29, sp
  402788:	mov	x1, x0
  40278c:	adrp	x0, 406000 <ferror@plt+0x3e10>
  402790:	add	x0, x0, #0xa20
  402794:	bl	402140 <printf@plt>
  402798:	ldp	x29, x30, [sp], #16
  40279c:	ret
  4027a0:	adrp	x1, 41a000 <ferror@plt+0x17e10>
  4027a4:	ldr	w1, [x1, #3044]
  4027a8:	cbz	w1, 4027b8 <ferror@plt+0x5c8>
  4027ac:	adrp	x1, 41a000 <ferror@plt+0x17e10>
  4027b0:	ldr	w1, [x1, #3040]
  4027b4:	cbz	w1, 4027bc <ferror@plt+0x5cc>
  4027b8:	ret
  4027bc:	stp	x29, x30, [sp, #-16]!
  4027c0:	mov	x29, sp
  4027c4:	mov	x1, x0
  4027c8:	adrp	x0, 406000 <ferror@plt+0x3e10>
  4027cc:	add	x0, x0, #0xa20
  4027d0:	bl	402140 <printf@plt>
  4027d4:	ldp	x29, x30, [sp], #16
  4027d8:	ret
  4027dc:	stp	x29, x30, [sp, #-48]!
  4027e0:	mov	x29, sp
  4027e4:	stp	x19, x20, [sp, #16]
  4027e8:	mov	x20, x0
  4027ec:	mov	x19, x1
  4027f0:	adrp	x1, 41a000 <ferror@plt+0x17e10>
  4027f4:	ldr	w1, [x1, #3052]
  4027f8:	cbz	w1, 402808 <ferror@plt+0x618>
  4027fc:	mov	x0, x2
  402800:	ldrb	w1, [x19]
  402804:	cbnz	w1, 402820 <ferror@plt+0x630>
  402808:	mov	x1, x19
  40280c:	mov	x0, x20
  402810:	bl	402140 <printf@plt>
  402814:	ldp	x19, x20, [sp, #16]
  402818:	ldp	x29, x30, [sp], #48
  40281c:	ret
  402820:	str	x21, [sp, #32]
  402824:	adrp	x1, 41a000 <ferror@plt+0x17e10>
  402828:	ldr	w2, [x1, #832]
  40282c:	mov	x1, x19
  402830:	bl	402030 <bfd_demangle@plt>
  402834:	mov	x21, x0
  402838:	cbnz	x0, 402844 <ferror@plt+0x654>
  40283c:	ldr	x21, [sp, #32]
  402840:	b	402808 <ferror@plt+0x618>
  402844:	mov	x1, x0
  402848:	mov	x0, x20
  40284c:	bl	402140 <printf@plt>
  402850:	mov	x0, x21
  402854:	bl	401ff0 <free@plt>
  402858:	ldr	x21, [sp, #32]
  40285c:	b	402814 <ferror@plt+0x624>
  402860:	stp	x29, x30, [sp, #-32]!
  402864:	mov	x29, sp
  402868:	stp	x19, x20, [sp, #16]
  40286c:	mov	x19, x0
  402870:	mov	x20, x1
  402874:	ldr	x0, [x0]
  402878:	mov	x2, x1
  40287c:	ldr	x1, [x0, #16]
  402880:	adrp	x0, 407000 <ferror@plt+0x4e10>
  402884:	add	x0, x0, #0xcc8
  402888:	bl	4027dc <ferror@plt+0x5ec>
  40288c:	ldr	x0, [x19]
  402890:	ldrb	w1, [x0, #8]
  402894:	adrp	x0, 406000 <ferror@plt+0x3e10>
  402898:	add	x0, x0, #0xa28
  40289c:	bl	402140 <printf@plt>
  4028a0:	ldr	x0, [x19]
  4028a4:	ldrb	w0, [x0, #8]
  4028a8:	bl	401d50 <bfd_is_undefined_symclass@plt>
  4028ac:	cbz	w0, 4028c8 <ferror@plt+0x6d8>
  4028b0:	adrp	x0, 406000 <ferror@plt+0x3e10>
  4028b4:	add	x0, x0, #0xac8
  4028b8:	bl	402140 <printf@plt>
  4028bc:	ldp	x19, x20, [sp, #16]
  4028c0:	ldp	x29, x30, [sp], #32
  4028c4:	ret
  4028c8:	ldr	x0, [x19]
  4028cc:	ldr	x1, [x0]
  4028d0:	mov	x0, x20
  4028d4:	bl	40242c <ferror@plt+0x23c>
  4028d8:	mov	w0, #0x20                  	// #32
  4028dc:	bl	402190 <putchar@plt>
  4028e0:	ldr	x0, [x19, #16]
  4028e4:	cbz	x0, 4028fc <ferror@plt+0x70c>
  4028e8:	ldr	x1, [x0, #56]
  4028ec:	cbz	x1, 4028bc <ferror@plt+0x6cc>
  4028f0:	mov	x0, x20
  4028f4:	bl	40242c <ferror@plt+0x23c>
  4028f8:	b	4028bc <ferror@plt+0x6cc>
  4028fc:	ldr	x1, [x19, #8]
  402900:	cbz	x1, 4028bc <ferror@plt+0x6cc>
  402904:	b	4028f0 <ferror@plt+0x700>
  402908:	stp	x29, x30, [sp, #-48]!
  40290c:	mov	x29, sp
  402910:	stp	x19, x20, [sp, #16]
  402914:	mov	x19, x0
  402918:	mov	x20, x1
  40291c:	ldr	x0, [x0]
  402920:	ldrb	w0, [x0, #8]
  402924:	bl	401d50 <bfd_is_undefined_symclass@plt>
  402928:	cbz	w0, 4029a0 <ferror@plt+0x7b0>
  40292c:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  402930:	ldr	w0, [x0, #3024]
  402934:	cmp	w0, #0x40
  402938:	b.eq	402990 <ferror@plt+0x7a0>  // b.none
  40293c:	adrp	x0, 406000 <ferror@plt+0x3e10>
  402940:	add	x0, x0, #0xac8
  402944:	bl	402140 <printf@plt>
  402948:	ldr	x0, [x19]
  40294c:	ldrb	w1, [x0, #8]
  402950:	adrp	x0, 406000 <ferror@plt+0x3e10>
  402954:	add	x0, x0, #0xa30
  402958:	bl	402140 <printf@plt>
  40295c:	ldr	x0, [x19]
  402960:	ldrb	w0, [x0, #8]
  402964:	cmp	w0, #0x2d
  402968:	b.eq	402a44 <ferror@plt+0x854>  // b.none
  40296c:	ldr	x0, [x19]
  402970:	mov	x2, x20
  402974:	ldr	x1, [x0, #16]
  402978:	adrp	x0, 407000 <ferror@plt+0x4e10>
  40297c:	add	x0, x0, #0xd30
  402980:	bl	4027dc <ferror@plt+0x5ec>
  402984:	ldp	x19, x20, [sp, #16]
  402988:	ldp	x29, x30, [sp], #48
  40298c:	ret
  402990:	adrp	x0, 406000 <ferror@plt+0x3e10>
  402994:	add	x0, x0, #0xac8
  402998:	bl	402140 <printf@plt>
  40299c:	b	40293c <ferror@plt+0x74c>
  4029a0:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  4029a4:	ldr	w0, [x0, #3056]
  4029a8:	cbz	w0, 4029d8 <ferror@plt+0x7e8>
  4029ac:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  4029b0:	ldr	w0, [x0, #3060]
  4029b4:	cbnz	w0, 4029d8 <ferror@plt+0x7e8>
  4029b8:	ldr	x0, [x19, #16]
  4029bc:	cbz	x0, 4029d0 <ferror@plt+0x7e0>
  4029c0:	ldr	x1, [x0, #56]
  4029c4:	mov	x0, x20
  4029c8:	bl	40242c <ferror@plt+0x23c>
  4029cc:	b	4029e8 <ferror@plt+0x7f8>
  4029d0:	ldr	x1, [x19, #8]
  4029d4:	b	4029c4 <ferror@plt+0x7d4>
  4029d8:	ldr	x0, [x19]
  4029dc:	ldr	x1, [x0]
  4029e0:	mov	x0, x20
  4029e4:	bl	40242c <ferror@plt+0x23c>
  4029e8:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  4029ec:	ldr	w0, [x0, #3060]
  4029f0:	cbz	w0, 402948 <ferror@plt+0x758>
  4029f4:	ldr	x0, [x19, #16]
  4029f8:	cbz	x0, 402a2c <ferror@plt+0x83c>
  4029fc:	ldr	x0, [x0, #56]
  402a00:	cmp	x0, #0x0
  402a04:	cset	w0, ne  // ne = any
  402a08:	cbz	w0, 402948 <ferror@plt+0x758>
  402a0c:	mov	w0, #0x20                  	// #32
  402a10:	bl	402190 <putchar@plt>
  402a14:	ldr	x0, [x19, #16]
  402a18:	cbz	x0, 402a3c <ferror@plt+0x84c>
  402a1c:	ldr	x1, [x0, #56]
  402a20:	mov	x0, x20
  402a24:	bl	40242c <ferror@plt+0x23c>
  402a28:	b	402948 <ferror@plt+0x758>
  402a2c:	ldr	x0, [x19, #8]
  402a30:	cmp	x0, #0x0
  402a34:	cset	w0, ne  // ne = any
  402a38:	b	402a08 <ferror@plt+0x818>
  402a3c:	ldr	x1, [x19, #8]
  402a40:	b	402a20 <ferror@plt+0x830>
  402a44:	str	x21, [sp, #32]
  402a48:	mov	w0, #0x20                  	// #32
  402a4c:	bl	402190 <putchar@plt>
  402a50:	ldr	x0, [x19]
  402a54:	adrp	x21, 41a000 <ferror@plt+0x17e10>
  402a58:	add	x21, x21, #0x2c0
  402a5c:	ldrb	w1, [x0, #25]
  402a60:	add	x0, x21, #0x88
  402a64:	bl	402140 <printf@plt>
  402a68:	mov	w0, #0x20                  	// #32
  402a6c:	bl	402190 <putchar@plt>
  402a70:	ldr	x0, [x19]
  402a74:	ldrsh	w1, [x0, #26]
  402a78:	add	x0, x21, #0x90
  402a7c:	bl	402140 <printf@plt>
  402a80:	ldr	x0, [x19]
  402a84:	ldr	x1, [x0, #32]
  402a88:	adrp	x0, 406000 <ferror@plt+0x3e10>
  402a8c:	add	x0, x0, #0xa38
  402a90:	bl	402140 <printf@plt>
  402a94:	ldr	x21, [sp, #32]
  402a98:	b	40296c <ferror@plt+0x77c>
  402a9c:	stp	x29, x30, [sp, #-48]!
  402aa0:	mov	x29, sp
  402aa4:	stp	x19, x20, [sp, #16]
  402aa8:	mov	x19, x0
  402aac:	mov	x20, x1
  402ab0:	ldr	x0, [x0]
  402ab4:	mov	x2, x1
  402ab8:	ldr	x1, [x0, #16]
  402abc:	adrp	x0, 406000 <ferror@plt+0x3e10>
  402ac0:	add	x0, x0, #0xab8
  402ac4:	bl	4027dc <ferror@plt+0x5ec>
  402ac8:	ldr	x0, [x19]
  402acc:	ldrb	w0, [x0, #8]
  402ad0:	bl	401d50 <bfd_is_undefined_symclass@plt>
  402ad4:	cbz	w0, 402ba4 <ferror@plt+0x9b4>
  402ad8:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  402adc:	ldr	w0, [x0, #3024]
  402ae0:	cmp	w0, #0x20
  402ae4:	b.eq	402b94 <ferror@plt+0x9a4>  // b.none
  402ae8:	adrp	x0, 406000 <ferror@plt+0x3e10>
  402aec:	add	x0, x0, #0xac0
  402af0:	bl	402140 <printf@plt>
  402af4:	ldr	x0, [x19]
  402af8:	ldrb	w1, [x0, #8]
  402afc:	adrp	x0, 406000 <ferror@plt+0x3e10>
  402b00:	add	x0, x0, #0xad8
  402b04:	bl	402140 <printf@plt>
  402b08:	ldr	x0, [x19]
  402b0c:	ldrb	w1, [x0, #8]
  402b10:	cmp	w1, #0x2d
  402b14:	b.eq	402bb8 <ferror@plt+0x9c8>  // b.none
  402b18:	ldr	x0, [x19, #16]
  402b1c:	cbz	x0, 402d38 <ferror@plt+0xb48>
  402b20:	stp	x21, x22, [sp, #32]
  402b24:	ldrb	w0, [x0, #72]
  402b28:	and	w21, w0, #0xf
  402b2c:	cmp	w21, #0x3
  402b30:	b.eq	402d14 <ferror@plt+0xb24>  // b.none
  402b34:	tst	w0, #0xc
  402b38:	b.ne	402c54 <ferror@plt+0xa64>  // b.any
  402b3c:	cmp	w21, #0x1
  402b40:	b.eq	402d20 <ferror@plt+0xb30>  // b.none
  402b44:	adrp	x0, 406000 <ferror@plt+0x3e10>
  402b48:	add	x1, x0, #0xa50
  402b4c:	cmp	w21, #0x2
  402b50:	b.ne	402bf0 <ferror@plt+0xa00>  // b.any
  402b54:	adrp	x0, 406000 <ferror@plt+0x3e10>
  402b58:	add	x0, x0, #0xb40
  402b5c:	bl	402140 <printf@plt>
  402b60:	ldp	x21, x22, [sp, #32]
  402b64:	ldr	x0, [x19, #16]
  402b68:	cbz	x0, 402e60 <ferror@plt+0xc70>
  402b6c:	ldr	x1, [x0, #56]
  402b70:	cbnz	x1, 402e68 <ferror@plt+0xc78>
  402b74:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  402b78:	ldr	w0, [x0, #3024]
  402b7c:	cmp	w0, #0x20
  402b80:	b.eq	402e98 <ferror@plt+0xca8>  // b.none
  402b84:	adrp	x0, 406000 <ferror@plt+0x3e10>
  402b88:	add	x0, x0, #0xac0
  402b8c:	bl	402140 <printf@plt>
  402b90:	b	402e70 <ferror@plt+0xc80>
  402b94:	adrp	x0, 406000 <ferror@plt+0x3e10>
  402b98:	add	x0, x0, #0xac8
  402b9c:	bl	402140 <printf@plt>
  402ba0:	b	402af4 <ferror@plt+0x904>
  402ba4:	ldr	x0, [x19]
  402ba8:	ldr	x1, [x0]
  402bac:	mov	x0, x20
  402bb0:	bl	40242c <ferror@plt+0x23c>
  402bb4:	b	402af4 <ferror@plt+0x904>
  402bb8:	ldr	x1, [x0, #32]
  402bbc:	adrp	x0, 406000 <ferror@plt+0x3e10>
  402bc0:	add	x0, x0, #0xae8
  402bc4:	bl	402140 <printf@plt>
  402bc8:	ldr	x0, [x19]
  402bcc:	ldrsh	w1, [x0, #26]
  402bd0:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  402bd4:	add	x0, x0, #0x2c0
  402bd8:	add	x0, x0, #0x90
  402bdc:	bl	402140 <printf@plt>
  402be0:	adrp	x0, 406000 <ferror@plt+0x3e10>
  402be4:	add	x0, x0, #0xaf0
  402be8:	bl	402140 <printf@plt>
  402bec:	b	402e8c <ferror@plt+0xc9c>
  402bf0:	adrp	x0, 406000 <ferror@plt+0x3e10>
  402bf4:	add	x1, x0, #0xa60
  402bf8:	cbz	w21, 402b54 <ferror@plt+0x964>
  402bfc:	mov	w22, w21
  402c00:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  402c04:	ldr	x0, [x0, #3064]
  402c08:	bl	401ff0 <free@plt>
  402c0c:	sub	w0, w22, #0xa
  402c10:	cmp	w0, #0x2
  402c14:	b.hi	402cc8 <ferror@plt+0xad8>  // b.pmore
  402c18:	mov	w2, #0x5                   	// #5
  402c1c:	adrp	x1, 406000 <ferror@plt+0x3e10>
  402c20:	add	x1, x1, #0xb18
  402c24:	mov	x0, #0x0                   	// #0
  402c28:	bl	4020e0 <dcgettext@plt>
  402c2c:	mov	w2, w22
  402c30:	mov	x1, x0
  402c34:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  402c38:	add	x0, x0, #0xbc8
  402c3c:	add	x0, x0, #0x30
  402c40:	bl	401dd0 <asprintf@plt>
  402c44:	tbnz	w0, #31, 402cf8 <ferror@plt+0xb08>
  402c48:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  402c4c:	ldr	x1, [x0, #3064]
  402c50:	b	402b54 <ferror@plt+0x964>
  402c54:	cmp	w21, #0x5
  402c58:	b.eq	402d2c <ferror@plt+0xb3c>  // b.none
  402c5c:	adrp	x0, 406000 <ferror@plt+0x3e10>
  402c60:	add	x1, x0, #0xa58
  402c64:	cmp	w21, #0x6
  402c68:	b.eq	402b54 <ferror@plt+0x964>  // b.none
  402c6c:	adrp	x0, 406000 <ferror@plt+0x3e10>
  402c70:	add	x1, x0, #0xa70
  402c74:	cmp	w21, #0x4
  402c78:	b.eq	402b54 <ferror@plt+0x964>  // b.none
  402c7c:	mov	w22, w21
  402c80:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  402c84:	ldr	x0, [x0, #3064]
  402c88:	bl	401ff0 <free@plt>
  402c8c:	sub	w0, w21, #0xd
  402c90:	cmp	w0, #0x2
  402c94:	b.hi	402c0c <ferror@plt+0xa1c>  // b.pmore
  402c98:	mov	w2, #0x5                   	// #5
  402c9c:	adrp	x1, 406000 <ferror@plt+0x3e10>
  402ca0:	add	x1, x1, #0xaf8
  402ca4:	mov	x0, #0x0                   	// #0
  402ca8:	bl	4020e0 <dcgettext@plt>
  402cac:	mov	w2, w21
  402cb0:	mov	x1, x0
  402cb4:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  402cb8:	add	x0, x0, #0xbc8
  402cbc:	add	x0, x0, #0x30
  402cc0:	bl	401dd0 <asprintf@plt>
  402cc4:	b	402c44 <ferror@plt+0xa54>
  402cc8:	mov	w2, #0x5                   	// #5
  402ccc:	adrp	x1, 406000 <ferror@plt+0x3e10>
  402cd0:	add	x1, x1, #0xb30
  402cd4:	mov	x0, #0x0                   	// #0
  402cd8:	bl	4020e0 <dcgettext@plt>
  402cdc:	mov	w2, w22
  402ce0:	mov	x1, x0
  402ce4:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  402ce8:	add	x0, x0, #0xbc8
  402cec:	add	x0, x0, #0x30
  402cf0:	bl	401dd0 <asprintf@plt>
  402cf4:	b	402c44 <ferror@plt+0xa54>
  402cf8:	bl	402170 <__errno_location@plt>
  402cfc:	ldr	w0, [x0]
  402d00:	bl	402060 <xstrerror@plt>
  402d04:	mov	x1, x0
  402d08:	adrp	x0, 407000 <ferror@plt+0x4e10>
  402d0c:	add	x0, x0, #0xce8
  402d10:	bl	404f28 <ferror@plt+0x2d38>
  402d14:	adrp	x0, 406000 <ferror@plt+0x3e10>
  402d18:	add	x1, x0, #0xa40
  402d1c:	b	402b54 <ferror@plt+0x964>
  402d20:	adrp	x0, 406000 <ferror@plt+0x3e10>
  402d24:	add	x1, x0, #0xa48
  402d28:	b	402b54 <ferror@plt+0x964>
  402d2c:	adrp	x0, 406000 <ferror@plt+0x3e10>
  402d30:	add	x1, x0, #0xa68
  402d34:	b	402b54 <ferror@plt+0x964>
  402d38:	ldr	x0, [x19, #24]
  402d3c:	cbz	x0, 402e50 <ferror@plt+0xc60>
  402d40:	stp	x21, x22, [sp, #32]
  402d44:	ldr	x21, [x0, #48]
  402d48:	ldrb	w0, [x21, #40]
  402d4c:	cmp	w0, #0x67
  402d50:	b.eq	402dec <ferror@plt+0xbfc>  // b.none
  402d54:	cmp	w0, #0x68
  402d58:	b.eq	402df8 <ferror@plt+0xc08>  // b.none
  402d5c:	cmp	w0, #0x64
  402d60:	b.eq	402e14 <ferror@plt+0xc24>  // b.none
  402d64:	ldrh	w0, [x21, #38]
  402d68:	cbz	w0, 402e20 <ferror@plt+0xc30>
  402d6c:	ubfx	x0, x0, #4, #2
  402d70:	cmp	w0, #0x2
  402d74:	b.eq	402e2c <ferror@plt+0xc3c>  // b.none
  402d78:	cmp	w0, #0x3
  402d7c:	b.eq	402e38 <ferror@plt+0xc48>  // b.none
  402d80:	cmp	w0, #0x1
  402d84:	b.eq	402e44 <ferror@plt+0xc54>  // b.none
  402d88:	adrp	x22, 41a000 <ferror@plt+0x17e10>
  402d8c:	add	x22, x22, #0xbc8
  402d90:	ldr	x0, [x22, #56]!
  402d94:	bl	401ff0 <free@plt>
  402d98:	mov	w2, #0x5                   	// #5
  402d9c:	adrp	x1, 406000 <ferror@plt+0x3e10>
  402da0:	add	x1, x1, #0xb48
  402da4:	mov	x0, #0x0                   	// #0
  402da8:	bl	4020e0 <dcgettext@plt>
  402dac:	ldrh	w3, [x21, #38]
  402db0:	ldrb	w2, [x21, #40]
  402db4:	mov	x1, x0
  402db8:	mov	x0, x22
  402dbc:	bl	401dd0 <asprintf@plt>
  402dc0:	tbnz	w0, #31, 402dd0 <ferror@plt+0xbe0>
  402dc4:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  402dc8:	ldr	x1, [x0, #3072]
  402dcc:	b	402e00 <ferror@plt+0xc10>
  402dd0:	bl	402170 <__errno_location@plt>
  402dd4:	ldr	w0, [x0]
  402dd8:	bl	402060 <xstrerror@plt>
  402ddc:	mov	x1, x0
  402de0:	adrp	x0, 407000 <ferror@plt+0x4e10>
  402de4:	add	x0, x0, #0xce8
  402de8:	bl	404f28 <ferror@plt+0x2d38>
  402dec:	adrp	x1, 406000 <ferror@plt+0x3e10>
  402df0:	add	x1, x1, #0xa80
  402df4:	b	402e00 <ferror@plt+0xc10>
  402df8:	adrp	x1, 406000 <ferror@plt+0x3e10>
  402dfc:	add	x1, x1, #0xa88
  402e00:	adrp	x0, 406000 <ferror@plt+0x3e10>
  402e04:	add	x0, x0, #0xb40
  402e08:	bl	402140 <printf@plt>
  402e0c:	ldp	x21, x22, [sp, #32]
  402e10:	b	402b64 <ferror@plt+0x974>
  402e14:	adrp	x1, 406000 <ferror@plt+0x3e10>
  402e18:	add	x1, x1, #0xa90
  402e1c:	b	402e00 <ferror@plt+0xc10>
  402e20:	adrp	x1, 406000 <ferror@plt+0x3e10>
  402e24:	add	x1, x1, #0xa78
  402e28:	b	402e00 <ferror@plt+0xc10>
  402e2c:	adrp	x1, 406000 <ferror@plt+0x3e10>
  402e30:	add	x1, x1, #0xaa0
  402e34:	b	402e00 <ferror@plt+0xc10>
  402e38:	adrp	x1, 406000 <ferror@plt+0x3e10>
  402e3c:	add	x1, x1, #0xa98
  402e40:	b	402e00 <ferror@plt+0xc10>
  402e44:	adrp	x1, 406000 <ferror@plt+0x3e10>
  402e48:	add	x1, x1, #0xab0
  402e4c:	b	402e00 <ferror@plt+0xc10>
  402e50:	adrp	x0, 406000 <ferror@plt+0x3e10>
  402e54:	add	x0, x0, #0xb60
  402e58:	bl	402140 <printf@plt>
  402e5c:	b	402b64 <ferror@plt+0x974>
  402e60:	ldr	x1, [x19, #8]
  402e64:	cbz	x1, 402b74 <ferror@plt+0x984>
  402e68:	mov	x0, x20
  402e6c:	bl	40242c <ferror@plt+0x23c>
  402e70:	ldr	x0, [x19, #16]
  402e74:	cbz	x0, 402ea8 <ferror@plt+0xcb8>
  402e78:	ldr	x0, [x0, #32]
  402e7c:	ldr	x1, [x0]
  402e80:	adrp	x0, 406000 <ferror@plt+0x3e10>
  402e84:	add	x0, x0, #0xb78
  402e88:	bl	402140 <printf@plt>
  402e8c:	ldp	x19, x20, [sp, #16]
  402e90:	ldp	x29, x30, [sp], #48
  402e94:	ret
  402e98:	adrp	x0, 406000 <ferror@plt+0x3e10>
  402e9c:	add	x0, x0, #0xac8
  402ea0:	bl	402140 <printf@plt>
  402ea4:	b	402e70 <ferror@plt+0xc80>
  402ea8:	ldr	x0, [x19, #24]
  402eac:	cbz	x0, 402ec8 <ferror@plt+0xcd8>
  402eb0:	ldr	x0, [x0, #32]
  402eb4:	ldr	x1, [x0]
  402eb8:	adrp	x0, 406000 <ferror@plt+0x3e10>
  402ebc:	add	x0, x0, #0xb78
  402ec0:	bl	402140 <printf@plt>
  402ec4:	b	402e8c <ferror@plt+0xc9c>
  402ec8:	adrp	x0, 406000 <ferror@plt+0x3e10>
  402ecc:	add	x0, x0, #0xaf0
  402ed0:	bl	402140 <printf@plt>
  402ed4:	b	402e8c <ferror@plt+0xc9c>
  402ed8:	stp	x29, x30, [sp, #-48]!
  402edc:	mov	x29, sp
  402ee0:	stp	x19, x20, [sp, #16]
  402ee4:	str	x21, [sp, #32]
  402ee8:	mov	x19, x0
  402eec:	mov	w20, w1
  402ef0:	mov	w2, #0x5                   	// #5
  402ef4:	adrp	x1, 406000 <ferror@plt+0x3e10>
  402ef8:	add	x1, x1, #0xb88
  402efc:	mov	x0, #0x0                   	// #0
  402f00:	bl	4020e0 <dcgettext@plt>
  402f04:	adrp	x21, 41a000 <ferror@plt+0x17e10>
  402f08:	ldr	x2, [x21, #3248]
  402f0c:	mov	x1, x0
  402f10:	mov	x0, x19
  402f14:	bl	4021c0 <fprintf@plt>
  402f18:	mov	w2, #0x5                   	// #5
  402f1c:	adrp	x1, 406000 <ferror@plt+0x3e10>
  402f20:	add	x1, x1, #0xbb0
  402f24:	mov	x0, #0x0                   	// #0
  402f28:	bl	4020e0 <dcgettext@plt>
  402f2c:	mov	x1, x0
  402f30:	mov	x0, x19
  402f34:	bl	4021c0 <fprintf@plt>
  402f38:	mov	w2, #0x5                   	// #5
  402f3c:	adrp	x1, 406000 <ferror@plt+0x3e10>
  402f40:	add	x1, x1, #0xbe0
  402f44:	mov	x0, #0x0                   	// #0
  402f48:	bl	4020e0 <dcgettext@plt>
  402f4c:	mov	x1, x0
  402f50:	mov	x0, x19
  402f54:	bl	4021c0 <fprintf@plt>
  402f58:	mov	w2, #0x5                   	// #5
  402f5c:	adrp	x1, 407000 <ferror@plt+0x4e10>
  402f60:	add	x1, x1, #0x170
  402f64:	mov	x0, #0x0                   	// #0
  402f68:	bl	4020e0 <dcgettext@plt>
  402f6c:	mov	x1, x0
  402f70:	mov	x0, x19
  402f74:	bl	4021c0 <fprintf@plt>
  402f78:	mov	w2, #0x5                   	// #5
  402f7c:	adrp	x1, 407000 <ferror@plt+0x4e10>
  402f80:	add	x1, x1, #0x1a8
  402f84:	mov	x0, #0x0                   	// #0
  402f88:	bl	4020e0 <dcgettext@plt>
  402f8c:	mov	x1, x0
  402f90:	mov	x0, x19
  402f94:	bl	4021c0 <fprintf@plt>
  402f98:	mov	x1, x19
  402f9c:	ldr	x0, [x21, #3248]
  402fa0:	bl	405128 <ferror@plt+0x2f38>
  402fa4:	cbz	w20, 402fb0 <ferror@plt+0xdc0>
  402fa8:	mov	w0, w20
  402fac:	bl	401d10 <exit@plt>
  402fb0:	mov	w2, #0x5                   	// #5
  402fb4:	adrp	x1, 407000 <ferror@plt+0x4e10>
  402fb8:	add	x1, x1, #0x4a0
  402fbc:	mov	x0, #0x0                   	// #0
  402fc0:	bl	4020e0 <dcgettext@plt>
  402fc4:	adrp	x2, 407000 <ferror@plt+0x4e10>
  402fc8:	add	x2, x2, #0x4b8
  402fcc:	mov	x1, x0
  402fd0:	mov	x0, x19
  402fd4:	bl	4021c0 <fprintf@plt>
  402fd8:	b	402fa8 <ferror@plt+0xdb8>
  402fdc:	stp	x29, x30, [sp, #-32]!
  402fe0:	mov	x29, sp
  402fe4:	str	x19, [sp, #16]
  402fe8:	mov	x19, x0
  402fec:	bl	401eb0 <bfd_get_arch_size@plt>
  402ff0:	adrp	x1, 41a000 <ferror@plt+0x17e10>
  402ff4:	str	w0, [x1, #3024]
  402ff8:	cmn	w0, #0x1
  402ffc:	b.eq	403090 <ferror@plt+0xea0>  // b.none
  403000:	adrp	x19, 41a000 <ferror@plt+0x17e10>
  403004:	add	x19, x19, #0xbc8
  403008:	ldr	x0, [x19, #16]
  40300c:	bl	401ff0 <free@plt>
  403010:	ldr	w0, [x19, #4]
  403014:	cmp	w0, #0x2
  403018:	b.eq	4030e0 <ferror@plt+0xef0>  // b.none
  40301c:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  403020:	ldr	w2, [x0, #3024]
  403024:	adrp	x1, 407000 <ferror@plt+0x4e10>
  403028:	add	x0, x1, #0x4e8
  40302c:	adrp	x1, 407000 <ferror@plt+0x4e10>
  403030:	add	x1, x1, #0x4e0
  403034:	cmp	w2, #0x20
  403038:	csel	x1, x1, x0, eq  // eq = none
  40303c:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  403040:	ldr	w0, [x0, #856]
  403044:	cmp	w0, #0xa
  403048:	b.eq	4030ec <ferror@plt+0xefc>  // b.none
  40304c:	cmp	w0, #0x10
  403050:	b.eq	4030f8 <ferror@plt+0xf08>  // b.none
  403054:	adrp	x3, 407000 <ferror@plt+0x4e10>
  403058:	add	x3, x3, #0x4f0
  40305c:	cmp	w0, #0x8
  403060:	csel	x3, x3, xzr, eq  // eq = none
  403064:	mov	x4, #0x0                   	// #0
  403068:	adrp	x2, 407000 <ferror@plt+0x4e10>
  40306c:	add	x2, x2, #0x508
  403070:	adrp	x0, 407000 <ferror@plt+0x4e10>
  403074:	add	x0, x0, #0x510
  403078:	bl	401e20 <concat@plt>
  40307c:	adrp	x1, 41a000 <ferror@plt+0x17e10>
  403080:	str	x0, [x1, #3032]
  403084:	ldr	x19, [sp, #16]
  403088:	ldp	x29, x30, [sp], #32
  40308c:	ret
  403090:	ldr	x0, [x19, #8]
  403094:	ldr	x19, [x0]
  403098:	adrp	x1, 407000 <ferror@plt+0x4e10>
  40309c:	add	x1, x1, #0x4f8
  4030a0:	mov	x0, x19
  4030a4:	bl	4020b0 <strstr@plt>
  4030a8:	cbz	x0, 4030bc <ferror@plt+0xecc>
  4030ac:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  4030b0:	mov	w1, #0x40                  	// #64
  4030b4:	str	w1, [x0, #3024]
  4030b8:	b	403000 <ferror@plt+0xe10>
  4030bc:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4030c0:	add	x1, x1, #0x500
  4030c4:	mov	x0, x19
  4030c8:	bl	401fa0 <strcmp@plt>
  4030cc:	cbz	w0, 4030ac <ferror@plt+0xebc>
  4030d0:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  4030d4:	mov	w1, #0x20                  	// #32
  4030d8:	str	w1, [x0, #3024]
  4030dc:	b	403000 <ferror@plt+0xe10>
  4030e0:	adrp	x1, 406000 <ferror@plt+0x3e10>
  4030e4:	add	x1, x1, #0x920
  4030e8:	b	40303c <ferror@plt+0xe4c>
  4030ec:	adrp	x3, 406000 <ferror@plt+0x3e10>
  4030f0:	add	x3, x3, #0xb28
  4030f4:	b	403064 <ferror@plt+0xe74>
  4030f8:	adrp	x3, 407000 <ferror@plt+0x4e10>
  4030fc:	add	x3, x3, #0x668
  403100:	b	403064 <ferror@plt+0xe74>
  403104:	stp	x29, x30, [sp, #-48]!
  403108:	mov	x29, sp
  40310c:	stp	x19, x20, [sp, #16]
  403110:	str	x21, [sp, #32]
  403114:	mov	x2, x0
  403118:	mov	x21, x1
  40311c:	adrp	x19, 41a000 <ferror@plt+0x17e10>
  403120:	add	x19, x19, #0xbc8
  403124:	ldr	x0, [x19, #64]
  403128:	ldr	x1, [x0, #8]
  40312c:	ldr	x4, [x1, #608]
  403130:	ldr	x3, [x19, #72]
  403134:	ldr	w1, [x19, #80]
  403138:	blr	x4
  40313c:	mov	x20, x0
  403140:	ldr	x0, [x19, #64]
  403144:	ldr	x1, [x0, #8]
  403148:	ldr	x4, [x1, #608]
  40314c:	ldr	x3, [x19, #88]
  403150:	mov	x2, x21
  403154:	ldr	w1, [x19, #80]
  403158:	blr	x4
  40315c:	cmp	x20, #0x0
  403160:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403164:	b.eq	4031a0 <ferror@plt+0xfb0>  // b.none
  403168:	mov	x1, x0
  40316c:	ldr	x0, [x20, #8]
  403170:	ldr	x1, [x1, #8]
  403174:	cbz	x1, 4031b0 <ferror@plt+0xfc0>
  403178:	cbz	x0, 4031cc <ferror@plt+0xfdc>
  40317c:	ldrb	w2, [x1]
  403180:	cbz	w2, 4031bc <ferror@plt+0xfcc>
  403184:	ldrb	w2, [x0]
  403188:	cbz	w2, 4031d4 <ferror@plt+0xfe4>
  40318c:	bl	4020f0 <strcoll@plt>
  403190:	ldp	x19, x20, [sp, #16]
  403194:	ldr	x21, [sp, #32]
  403198:	ldp	x29, x30, [sp], #48
  40319c:	ret
  4031a0:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  4031a4:	ldr	x0, [x0, #3080]
  4031a8:	ldr	x0, [x0]
  4031ac:	bl	404e98 <ferror@plt+0x2ca8>
  4031b0:	cmp	x0, #0x0
  4031b4:	cset	w0, ne  // ne = any
  4031b8:	b	403190 <ferror@plt+0xfa0>
  4031bc:	ldrb	w0, [x0]
  4031c0:	cmp	w0, #0x0
  4031c4:	cset	w0, ne  // ne = any
  4031c8:	b	403190 <ferror@plt+0xfa0>
  4031cc:	mov	w0, #0xffffffff            	// #-1
  4031d0:	b	403190 <ferror@plt+0xfa0>
  4031d4:	mov	w0, #0xffffffff            	// #-1
  4031d8:	b	403190 <ferror@plt+0xfa0>
  4031dc:	stp	x29, x30, [sp, #-48]!
  4031e0:	mov	x29, sp
  4031e4:	stp	x19, x20, [sp, #16]
  4031e8:	stp	x21, x22, [sp, #32]
  4031ec:	mov	x21, x0
  4031f0:	mov	x22, x1
  4031f4:	adrp	x19, 41a000 <ferror@plt+0x17e10>
  4031f8:	add	x19, x19, #0xbc8
  4031fc:	ldr	x0, [x19, #64]
  403200:	ldr	x1, [x0, #8]
  403204:	ldr	x4, [x1, #608]
  403208:	ldr	x3, [x19, #72]
  40320c:	mov	x2, x21
  403210:	ldr	w1, [x19, #80]
  403214:	blr	x4
  403218:	mov	x20, x0
  40321c:	ldr	x0, [x19, #64]
  403220:	ldr	x1, [x0, #8]
  403224:	ldr	x4, [x1, #608]
  403228:	ldr	x3, [x19, #88]
  40322c:	mov	x2, x22
  403230:	ldr	w1, [x19, #80]
  403234:	blr	x4
  403238:	cmp	x20, #0x0
  40323c:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403240:	b.eq	403298 <ferror@plt+0x10a8>  // b.none
  403244:	ldr	x2, [x20, #32]
  403248:	ldr	x3, [x0, #32]
  40324c:	adrp	x1, 41a000 <ferror@plt+0x17e10>
  403250:	add	x1, x1, #0x878
  403254:	cmp	x2, x1
  403258:	b.eq	4032a8 <ferror@plt+0x10b8>  // b.none
  40325c:	adrp	x1, 41a000 <ferror@plt+0x17e10>
  403260:	add	x1, x1, #0x878
  403264:	cmp	x3, x1
  403268:	b.eq	4032d4 <ferror@plt+0x10e4>  // b.none
  40326c:	ldr	x2, [x2, #40]
  403270:	ldr	x1, [x20, #16]
  403274:	add	x2, x2, x1
  403278:	ldr	x1, [x3, #40]
  40327c:	ldr	x0, [x0, #16]
  403280:	add	x1, x1, x0
  403284:	cmp	x2, x1
  403288:	b.eq	4032b0 <ferror@plt+0x10c0>  // b.none
  40328c:	mov	w0, #0x1                   	// #1
  403290:	cneg	w0, w0, cc  // cc = lo, ul, last
  403294:	b	4032bc <ferror@plt+0x10cc>
  403298:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  40329c:	ldr	x0, [x0, #3080]
  4032a0:	ldr	x0, [x0]
  4032a4:	bl	404e98 <ferror@plt+0x2ca8>
  4032a8:	cmp	x3, x1
  4032ac:	b.ne	4032cc <ferror@plt+0x10dc>  // b.any
  4032b0:	mov	x1, x22
  4032b4:	mov	x0, x21
  4032b8:	bl	403104 <ferror@plt+0xf14>
  4032bc:	ldp	x19, x20, [sp, #16]
  4032c0:	ldp	x21, x22, [sp, #32]
  4032c4:	ldp	x29, x30, [sp], #48
  4032c8:	ret
  4032cc:	mov	w0, #0xffffffff            	// #-1
  4032d0:	b	4032bc <ferror@plt+0x10cc>
  4032d4:	mov	w0, #0x1                   	// #1
  4032d8:	b	4032bc <ferror@plt+0x10cc>
  4032dc:	stp	x29, x30, [sp, #-16]!
  4032e0:	mov	x29, sp
  4032e4:	bl	4031dc <ferror@plt+0xfec>
  4032e8:	neg	w0, w0
  4032ec:	ldp	x29, x30, [sp], #16
  4032f0:	ret
  4032f4:	stp	x29, x30, [sp, #-16]!
  4032f8:	mov	x29, sp
  4032fc:	bl	403104 <ferror@plt+0xf14>
  403300:	neg	w0, w0
  403304:	ldp	x29, x30, [sp], #16
  403308:	ret
  40330c:	stp	x29, x30, [sp, #-80]!
  403310:	mov	x29, sp
  403314:	stp	x19, x20, [sp, #16]
  403318:	stp	x21, x22, [sp, #32]
  40331c:	mov	x21, x0
  403320:	mov	x22, x1
  403324:	adrp	x19, 41a000 <ferror@plt+0x17e10>
  403328:	add	x19, x19, #0xbc8
  40332c:	ldr	x0, [x19, #64]
  403330:	ldr	x1, [x0, #8]
  403334:	ldr	x4, [x1, #608]
  403338:	ldr	x3, [x19, #72]
  40333c:	mov	x2, x21
  403340:	ldr	w1, [x19, #80]
  403344:	blr	x4
  403348:	mov	x20, x0
  40334c:	ldr	x0, [x19, #64]
  403350:	ldr	x1, [x0, #8]
  403354:	ldr	x4, [x1, #608]
  403358:	ldr	x3, [x19, #88]
  40335c:	mov	x2, x22
  403360:	ldr	w1, [x19, #80]
  403364:	blr	x4
  403368:	cmp	x20, #0x0
  40336c:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403370:	b.eq	4033d8 <ferror@plt+0x11e8>  // b.none
  403374:	mov	x19, x0
  403378:	ldr	x2, [x20, #32]
  40337c:	ldr	x1, [x0, #32]
  403380:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  403384:	add	x0, x0, #0x878
  403388:	cmp	x2, x0
  40338c:	b.eq	4033f0 <ferror@plt+0x1200>  // b.none
  403390:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  403394:	add	x0, x0, #0x878
  403398:	cmp	x1, x0
  40339c:	b.eq	4033fc <ferror@plt+0x120c>  // b.none
  4033a0:	ldr	x4, [x2, #40]
  4033a4:	ldr	x3, [x20, #16]
  4033a8:	add	x3, x4, x3
  4033ac:	ldr	x1, [x1, #40]
  4033b0:	ldr	x2, [x19, #16]
  4033b4:	add	x2, x1, x2
  4033b8:	cmp	x3, x2
  4033bc:	b.eq	403408 <ferror@plt+0x1218>  // b.none
  4033c0:	mov	w0, #0x1                   	// #1
  4033c4:	cneg	w0, w0, cc  // cc = lo, ul, last
  4033c8:	ldp	x19, x20, [sp, #16]
  4033cc:	ldp	x21, x22, [sp, #32]
  4033d0:	ldp	x29, x30, [sp], #80
  4033d4:	ret
  4033d8:	stp	x23, x24, [sp, #48]
  4033dc:	str	x25, [sp, #64]
  4033e0:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  4033e4:	ldr	x0, [x0, #3080]
  4033e8:	ldr	x0, [x0]
  4033ec:	bl	404e98 <ferror@plt+0x2ca8>
  4033f0:	stp	x23, x24, [sp, #48]
  4033f4:	str	x25, [sp, #64]
  4033f8:	bl	401f40 <abort@plt>
  4033fc:	stp	x23, x24, [sp, #48]
  403400:	str	x25, [sp, #64]
  403404:	bl	401f40 <abort@plt>
  403408:	cmp	x4, x1
  40340c:	b.eq	40341c <ferror@plt+0x122c>  // b.none
  403410:	mov	w0, #0x1                   	// #1
  403414:	cneg	w0, w0, cc  // cc = lo, ul, last
  403418:	b	4033c8 <ferror@plt+0x11d8>
  40341c:	stp	x23, x24, [sp, #48]
  403420:	str	x25, [sp, #64]
  403424:	ldr	x24, [x20, #8]
  403428:	ldr	x23, [x19, #8]
  40342c:	adrp	x1, 407000 <ferror@plt+0x4e10>
  403430:	add	x1, x1, #0x518
  403434:	mov	x0, x24
  403438:	bl	4020b0 <strstr@plt>
  40343c:	cbz	x0, 40349c <ferror@plt+0x12ac>
  403440:	adrp	x1, 407000 <ferror@plt+0x4e10>
  403444:	add	x1, x1, #0x518
  403448:	mov	x0, x23
  40344c:	bl	4020b0 <strstr@plt>
  403450:	mov	w25, #0x1                   	// #1
  403454:	cbz	x0, 4034cc <ferror@plt+0x12dc>
  403458:	ldr	w0, [x20, #24]
  40345c:	tbnz	w0, #14, 403524 <ferror@plt+0x1334>
  403460:	mov	x0, x24
  403464:	bl	401ce0 <strlen@plt>
  403468:	cmp	x0, #0x2
  40346c:	b.ls	403480 <ferror@plt+0x1290>  // b.plast
  403470:	add	x1, x24, x0
  403474:	ldurb	w1, [x1, #-2]
  403478:	cmp	w1, #0x2e
  40347c:	b.eq	40350c <ferror@plt+0x131c>  // b.none
  403480:	ldr	w1, [x19, #24]
  403484:	mov	w0, #0x1                   	// #1
  403488:	mov	w19, #0x0                   	// #0
  40348c:	tbz	w1, #14, 403530 <ferror@plt+0x1340>
  403490:	ldp	x23, x24, [sp, #48]
  403494:	ldr	x25, [sp, #64]
  403498:	b	4033c8 <ferror@plt+0x11d8>
  40349c:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4034a0:	add	x1, x1, #0x528
  4034a4:	mov	x0, x24
  4034a8:	bl	4020b0 <strstr@plt>
  4034ac:	cmp	x0, #0x0
  4034b0:	cset	w25, ne  // ne = any
  4034b4:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4034b8:	add	x1, x1, #0x518
  4034bc:	mov	x0, x23
  4034c0:	bl	4020b0 <strstr@plt>
  4034c4:	mov	w1, #0x1                   	// #1
  4034c8:	cbnz	x0, 4034f0 <ferror@plt+0x1300>
  4034cc:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4034d0:	add	x1, x1, #0x528
  4034d4:	mov	x0, x23
  4034d8:	bl	4020b0 <strstr@plt>
  4034dc:	cmp	x0, #0x0
  4034e0:	cset	w1, ne  // ne = any
  4034e4:	cmp	w25, #0x0
  4034e8:	ccmp	x0, #0x0, #0x0, ne  // ne = any
  4034ec:	b.eq	403598 <ferror@plt+0x13a8>  // b.none
  4034f0:	cmp	w25, #0x0
  4034f4:	mov	w0, #0x1                   	// #1
  4034f8:	ccmp	w1, #0x0, #0x4, eq  // eq = none
  4034fc:	b.eq	403458 <ferror@plt+0x1268>  // b.none
  403500:	ldp	x23, x24, [sp, #48]
  403504:	ldr	x25, [sp, #64]
  403508:	b	4033c8 <ferror@plt+0x11d8>
  40350c:	add	x0, x24, x0
  403510:	ldurb	w0, [x0, #-1]
  403514:	cmp	w0, #0x6f
  403518:	mov	w1, #0x61                  	// #97
  40351c:	ccmp	w0, w1, #0x4, ne  // ne = any
  403520:	b.ne	403480 <ferror@plt+0x1290>  // b.any
  403524:	ldr	w0, [x19, #24]
  403528:	tbnz	w0, #14, 403554 <ferror@plt+0x1364>
  40352c:	mov	w19, #0x1                   	// #1
  403530:	mov	x0, x23
  403534:	bl	401ce0 <strlen@plt>
  403538:	cmp	x0, #0x2
  40353c:	b.ls	403550 <ferror@plt+0x1360>  // b.plast
  403540:	add	x1, x23, x0
  403544:	ldurb	w1, [x1, #-2]
  403548:	cmp	w1, #0x2e
  40354c:	b.eq	40356c <ferror@plt+0x137c>  // b.none
  403550:	cbnz	w19, 4035a8 <ferror@plt+0x13b8>
  403554:	mov	x1, x22
  403558:	mov	x0, x21
  40355c:	bl	403104 <ferror@plt+0xf14>
  403560:	ldp	x23, x24, [sp, #48]
  403564:	ldr	x25, [sp, #64]
  403568:	b	4033c8 <ferror@plt+0x11d8>
  40356c:	add	x0, x23, x0
  403570:	ldurb	w0, [x0, #-1]
  403574:	cmp	w0, #0x6f
  403578:	mov	w1, #0x61                  	// #97
  40357c:	ccmp	w0, w1, #0x4, ne  // ne = any
  403580:	b.ne	403550 <ferror@plt+0x1360>  // b.any
  403584:	mov	w0, #0x1                   	// #1
  403588:	cbnz	w19, 403554 <ferror@plt+0x1364>
  40358c:	ldp	x23, x24, [sp, #48]
  403590:	ldr	x25, [sp, #64]
  403594:	b	4033c8 <ferror@plt+0x11d8>
  403598:	mov	w0, #0xffffffff            	// #-1
  40359c:	ldp	x23, x24, [sp, #48]
  4035a0:	ldr	x25, [sp, #64]
  4035a4:	b	4033c8 <ferror@plt+0x11d8>
  4035a8:	mov	w0, #0xffffffff            	// #-1
  4035ac:	ldp	x23, x24, [sp, #48]
  4035b0:	ldr	x25, [sp, #64]
  4035b4:	b	4033c8 <ferror@plt+0x11d8>
  4035b8:	stp	x29, x30, [sp, #-48]!
  4035bc:	mov	x29, sp
  4035c0:	stp	x19, x20, [sp, #16]
  4035c4:	mov	x20, x1
  4035c8:	mov	x19, x2
  4035cc:	ldr	x1, [x2]
  4035d0:	str	x20, [x1]
  4035d4:	ldr	w1, [x20, #32]
  4035d8:	tbnz	w1, #2, 40361c <ferror@plt+0x142c>
  4035dc:	ldr	x0, [x2, #8]
  4035e0:	str	xzr, [x0]
  4035e4:	ldr	x0, [x2, #16]
  4035e8:	str	xzr, [x0]
  4035ec:	ldr	x0, [x19]
  4035f0:	add	x0, x0, #0x8
  4035f4:	str	x0, [x19]
  4035f8:	ldr	x0, [x19, #8]
  4035fc:	add	x0, x0, #0x8
  403600:	str	x0, [x19, #8]
  403604:	ldr	x0, [x19, #16]
  403608:	add	x0, x0, #0x8
  40360c:	str	x0, [x19, #16]
  403610:	ldp	x19, x20, [sp, #16]
  403614:	ldp	x29, x30, [sp], #48
  403618:	ret
  40361c:	stp	x21, x22, [sp, #32]
  403620:	mov	x21, x0
  403624:	mov	x1, x20
  403628:	bl	402120 <bfd_get_reloc_upper_bound@plt>
  40362c:	tbnz	x0, #63, 403670 <ferror@plt+0x1480>
  403630:	ldr	x22, [x19, #8]
  403634:	bl	401e80 <xmalloc@plt>
  403638:	str	x0, [x22]
  40363c:	ldr	x22, [x19, #16]
  403640:	ldr	x0, [x19, #8]
  403644:	ldr	x3, [x19, #24]
  403648:	ldr	x2, [x0]
  40364c:	mov	x1, x20
  403650:	mov	x0, x21
  403654:	bl	4020d0 <bfd_canonicalize_reloc@plt>
  403658:	str	x0, [x22]
  40365c:	ldr	x0, [x19, #16]
  403660:	ldr	x0, [x0]
  403664:	tbnz	x0, #63, 403678 <ferror@plt+0x1488>
  403668:	ldp	x21, x22, [sp, #32]
  40366c:	b	4035ec <ferror@plt+0x13fc>
  403670:	ldr	x0, [x21]
  403674:	bl	404e98 <ferror@plt+0x2ca8>
  403678:	ldr	x0, [x21]
  40367c:	bl	404e98 <ferror@plt+0x2ca8>
  403680:	stp	x29, x30, [sp, #-208]!
  403684:	mov	x29, sp
  403688:	stp	x19, x20, [sp, #16]
  40368c:	stp	x23, x24, [sp, #48]
  403690:	mov	x24, x0
  403694:	mov	x23, x1
  403698:	mov	x19, x2
  40369c:	mov	x0, x3
  4036a0:	adrp	x1, 41a000 <ferror@plt+0x17e10>
  4036a4:	ldr	x1, [x1, #704]
  4036a8:	ldr	x2, [x1, #24]
  4036ac:	mov	x1, x24
  4036b0:	blr	x2
  4036b4:	add	x20, sp, #0xa8
  4036b8:	ldr	x0, [x24, #8]
  4036bc:	ldr	x3, [x0, #528]
  4036c0:	mov	x2, x20
  4036c4:	mov	x1, x23
  4036c8:	mov	x0, x24
  4036cc:	blr	x3
  4036d0:	str	x20, [sp, #136]
  4036d4:	str	x19, [sp, #144]
  4036d8:	ldr	w0, [x23, #24]
  4036dc:	and	w0, w0, #0x3fff00
  4036e0:	and	w0, w0, #0xffe001ff
  4036e4:	cbz	w0, 4037fc <ferror@plt+0x160c>
  4036e8:	str	xzr, [sp, #152]
  4036ec:	str	xzr, [sp, #160]
  4036f0:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  4036f4:	ldr	x0, [x0, #704]
  4036f8:	ldr	x2, [x0, #32]
  4036fc:	mov	x1, x24
  403700:	add	x0, sp, #0x88
  403704:	blr	x2
  403708:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  40370c:	ldr	w0, [x0, #3112]
  403710:	cbz	w0, 403784 <ferror@plt+0x1594>
  403714:	str	wzr, [sp, #104]
  403718:	ldr	w0, [x23, #24]
  40371c:	and	w0, w0, #0x3fff00
  403720:	and	w0, w0, #0xffe001ff
  403724:	cbnz	w0, 403b58 <ferror@plt+0x1968>
  403728:	ldr	x0, [x24, #8]
  40372c:	ldr	x3, [x0, #536]
  403730:	add	x2, sp, #0x68
  403734:	mov	x1, x23
  403738:	mov	x0, x24
  40373c:	blr	x3
  403740:	mov	x1, x0
  403744:	ldr	x2, [x23, #32]
  403748:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  40374c:	add	x0, x0, #0x878
  403750:	cmp	x2, x0
  403754:	b.eq	403b70 <ferror@plt+0x1980>  // b.none
  403758:	cbz	x1, 403784 <ferror@plt+0x1594>
  40375c:	ldrb	w0, [x1]
  403760:	cbz	w0, 403784 <ferror@plt+0x1594>
  403764:	adrp	x0, 407000 <ferror@plt+0x4e10>
  403768:	add	x0, x0, #0x540
  40376c:	adrp	x2, 407000 <ferror@plt+0x4e10>
  403770:	add	x2, x2, #0x538
  403774:	ldr	w3, [sp, #104]
  403778:	cmp	w3, #0x0
  40377c:	csel	x0, x2, x0, ne  // ne = any
  403780:	bl	402140 <printf@plt>
  403784:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  403788:	ldr	w0, [x0, #3116]
  40378c:	cbz	w0, 40388c <ferror@plt+0x169c>
  403790:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  403794:	ldr	x0, [x0, #3120]
  403798:	cmp	x0, x24
  40379c:	b.eq	403860 <ferror@plt+0x1670>  // b.none
  4037a0:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  4037a4:	ldr	x0, [x0, #3128]
  4037a8:	cbz	x0, 4037b8 <ferror@plt+0x15c8>
  4037ac:	bl	401ff0 <free@plt>
  4037b0:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  4037b4:	str	xzr, [x0, #3128]
  4037b8:	ldr	x0, [x24, #8]
  4037bc:	ldr	x1, [x0, #496]
  4037c0:	mov	x0, x24
  4037c4:	blr	x1
  4037c8:	tbnz	x0, #63, 4038ac <ferror@plt+0x16bc>
  4037cc:	bl	401e80 <xmalloc@plt>
  4037d0:	mov	x1, x0
  4037d4:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  4037d8:	str	x1, [x0, #3128]
  4037dc:	ldr	x0, [x24, #8]
  4037e0:	ldr	x2, [x0, #504]
  4037e4:	mov	x0, x24
  4037e8:	blr	x2
  4037ec:	tbnz	x0, #63, 4038bc <ferror@plt+0x16cc>
  4037f0:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  4037f4:	str	x24, [x0, #3120]
  4037f8:	b	40386c <ferror@plt+0x167c>
  4037fc:	ldr	x0, [x23]
  403800:	cbz	x0, 403858 <ferror@plt+0x1668>
  403804:	ldr	x1, [x0, #8]
  403808:	ldr	w2, [x1, #8]
  40380c:	mov	x1, #0x0                   	// #0
  403810:	cmp	w2, #0x5
  403814:	b.eq	403848 <ferror@plt+0x1658>  // b.none
  403818:	str	x1, [sp, #152]
  40381c:	ldr	x1, [x0, #8]
  403820:	ldr	w2, [x1, #8]
  403824:	sub	w2, w2, #0x2
  403828:	mov	x1, #0x0                   	// #0
  40382c:	tst	w2, #0xfffffffd
  403830:	b.ne	403840 <ferror@plt+0x1650>  // b.any
  403834:	ldr	x1, [x0, #248]
  403838:	cmp	x1, #0x0
  40383c:	csel	x1, x1, x23, eq  // eq = none
  403840:	str	x1, [sp, #160]
  403844:	b	4036f0 <ferror@plt+0x1500>
  403848:	ldr	x1, [x0, #248]
  40384c:	cbz	x1, 403b7c <ferror@plt+0x198c>
  403850:	mov	x1, x23
  403854:	b	403818 <ferror@plt+0x1628>
  403858:	mov	x1, x0
  40385c:	b	403818 <ferror@plt+0x1628>
  403860:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  403864:	ldr	x0, [x0, #3128]
  403868:	cbz	x0, 4037b8 <ferror@plt+0x15c8>
  40386c:	ldr	x1, [x23, #32]
  403870:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  403874:	add	x0, x0, #0x878
  403878:	cmp	x1, x0
  40387c:	b.eq	4038cc <ferror@plt+0x16dc>  // b.none
  403880:	ldr	x0, [x1, #240]
  403884:	cmp	x0, x24
  403888:	b.eq	403ac4 <ferror@plt+0x18d4>  // b.none
  40388c:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  403890:	ldr	x1, [x0, #1880]
  403894:	mov	w0, #0xa                   	// #10
  403898:	bl	401d80 <putc@plt>
  40389c:	ldp	x19, x20, [sp, #16]
  4038a0:	ldp	x23, x24, [sp, #48]
  4038a4:	ldp	x29, x30, [sp], #208
  4038a8:	ret
  4038ac:	stp	x21, x22, [sp, #32]
  4038b0:	stp	x25, x26, [sp, #64]
  4038b4:	ldr	x0, [x24]
  4038b8:	bl	404e98 <ferror@plt+0x2ca8>
  4038bc:	stp	x21, x22, [sp, #32]
  4038c0:	stp	x25, x26, [sp, #64]
  4038c4:	ldr	x0, [x24]
  4038c8:	bl	404e98 <ferror@plt+0x2ca8>
  4038cc:	stp	x21, x22, [sp, #32]
  4038d0:	stp	x25, x26, [sp, #64]
  4038d4:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  4038d8:	ldr	x0, [x0, #3136]
  4038dc:	cmp	x0, x24
  4038e0:	b.eq	4039c0 <ferror@plt+0x17d0>  // b.none
  4038e4:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  4038e8:	ldr	x20, [x0, #3144]
  4038ec:	cbz	x20, 40394c <ferror@plt+0x175c>
  4038f0:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  4038f4:	ldr	w21, [x0, #3152]
  4038f8:	cbz	w21, 403920 <ferror@plt+0x1730>
  4038fc:	mov	x19, #0x0                   	// #0
  403900:	b	403910 <ferror@plt+0x1720>
  403904:	add	x19, x19, #0x1
  403908:	cmp	w21, w19
  40390c:	b.ls	403920 <ferror@plt+0x1730>  // b.plast
  403910:	ldr	x0, [x20, x19, lsl #3]
  403914:	cbz	x0, 403904 <ferror@plt+0x1714>
  403918:	bl	401ff0 <free@plt>
  40391c:	b	403904 <ferror@plt+0x1714>
  403920:	adrp	x19, 41a000 <ferror@plt+0x17e10>
  403924:	add	x19, x19, #0xbc8
  403928:	ldr	x0, [x19, #144]
  40392c:	bl	401ff0 <free@plt>
  403930:	mov	x0, x20
  403934:	bl	401ff0 <free@plt>
  403938:	ldr	x0, [x19, #152]
  40393c:	bl	401ff0 <free@plt>
  403940:	str	xzr, [x19, #144]
  403944:	str	xzr, [x19, #128]
  403948:	str	xzr, [x19, #152]
  40394c:	ldr	w0, [x24, #160]
  403950:	adrp	x19, 41a000 <ferror@plt+0x17e10>
  403954:	add	x19, x19, #0xbc8
  403958:	str	w0, [x19, #136]
  40395c:	ubfiz	x0, x0, #3, #32
  403960:	bl	401e80 <xmalloc@plt>
  403964:	str	x0, [x19, #144]
  403968:	ldr	w0, [x19, #136]
  40396c:	lsl	x0, x0, #3
  403970:	bl	401e80 <xmalloc@plt>
  403974:	str	x0, [x19, #128]
  403978:	ldr	w0, [x19, #136]
  40397c:	lsl	x0, x0, #3
  403980:	bl	401e80 <xmalloc@plt>
  403984:	str	x0, [x19, #152]
  403988:	ldr	x1, [x19, #144]
  40398c:	str	x1, [sp, #104]
  403990:	ldr	x1, [x19, #128]
  403994:	str	x1, [sp, #112]
  403998:	str	x0, [sp, #120]
  40399c:	ldr	x0, [x19, #112]
  4039a0:	str	x0, [sp, #128]
  4039a4:	add	x2, sp, #0x68
  4039a8:	adrp	x1, 403000 <ferror@plt+0xe10>
  4039ac:	add	x1, x1, #0x5b8
  4039b0:	mov	x0, x24
  4039b4:	bl	402150 <bfd_map_over_sections@plt>
  4039b8:	str	x24, [x19, #120]
  4039bc:	b	4039cc <ferror@plt+0x17dc>
  4039c0:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  4039c4:	ldr	x0, [x0, #3144]
  4039c8:	cbz	x0, 40394c <ferror@plt+0x175c>
  4039cc:	ldr	x26, [x23, #8]
  4039d0:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  4039d4:	ldr	w0, [x0, #3152]
  4039d8:	mov	w25, #0x0                   	// #0
  4039dc:	cbz	w0, 403b40 <ferror@plt+0x1950>
  4039e0:	adrp	x20, 41a000 <ferror@plt+0x17e10>
  4039e4:	add	x20, x20, #0xbc8
  4039e8:	b	403aa8 <ferror@plt+0x18b8>
  4039ec:	add	x19, x19, #0x1
  4039f0:	ldr	x0, [x20, #152]
  4039f4:	ldr	x0, [x0, x21]
  4039f8:	cmp	x0, x19
  4039fc:	b.le	403a98 <ferror@plt+0x18a8>
  403a00:	ldr	x0, [x20, #128]
  403a04:	ldr	x2, [x0, x21]
  403a08:	ldr	x22, [x2, x19, lsl #3]
  403a0c:	ldr	x2, [x22]
  403a10:	cbz	x2, 4039ec <ferror@plt+0x17fc>
  403a14:	ldr	x0, [x2]
  403a18:	ldr	x2, [x0, #32]
  403a1c:	ldr	x1, [x23, #32]
  403a20:	cmp	x2, x1
  403a24:	b.ne	4039ec <ferror@plt+0x17fc>  // b.any
  403a28:	ldr	x2, [x0, #16]
  403a2c:	ldr	x1, [x23, #16]
  403a30:	cmp	x2, x1
  403a34:	b.ne	4039ec <ferror@plt+0x17fc>  // b.any
  403a38:	ldr	x1, [x0, #8]
  403a3c:	mov	x0, x26
  403a40:	bl	401fa0 <strcmp@plt>
  403a44:	cbnz	w0, 4039ec <ferror@plt+0x17fc>
  403a48:	ldr	x0, [x20, #144]
  403a4c:	ldr	x1, [x24, #8]
  403a50:	ldr	x8, [x1, #568]
  403a54:	mov	x7, #0x0                   	// #0
  403a58:	add	x6, sp, #0x5c
  403a5c:	add	x5, sp, #0x68
  403a60:	add	x4, sp, #0x60
  403a64:	ldr	x3, [x22, #8]
  403a68:	ldr	x2, [x0, x21]
  403a6c:	ldr	x1, [x20, #112]
  403a70:	mov	x0, x24
  403a74:	blr	x8
  403a78:	cbz	w0, 4039ec <ferror@plt+0x17fc>
  403a7c:	ldr	x1, [sp, #96]
  403a80:	cbz	x1, 4039ec <ferror@plt+0x17fc>
  403a84:	ldr	w2, [sp, #92]
  403a88:	adrp	x0, 407000 <ferror@plt+0x4e10>
  403a8c:	add	x0, x0, #0x548
  403a90:	bl	402140 <printf@plt>
  403a94:	ldr	w25, [x20, #136]
  403a98:	add	w25, w25, #0x1
  403a9c:	ldr	w0, [x20, #136]
  403aa0:	cmp	w0, w25
  403aa4:	b.ls	403b4c <ferror@plt+0x195c>  // b.plast
  403aa8:	ubfiz	x21, x25, #3, #32
  403aac:	ldr	x0, [x20, #152]
  403ab0:	ldr	x0, [x0, w25, uxtw #3]
  403ab4:	mov	x19, #0x0                   	// #0
  403ab8:	cmp	x0, #0x0
  403abc:	b.gt	403a00 <ferror@plt+0x1810>
  403ac0:	b	403a98 <ferror@plt+0x18a8>
  403ac4:	ldr	x0, [x24, #8]
  403ac8:	ldr	x5, [x0, #576]
  403acc:	add	x4, sp, #0x5c
  403ad0:	add	x3, sp, #0x60
  403ad4:	mov	x2, x23
  403ad8:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  403adc:	ldr	x1, [x0, #3128]
  403ae0:	mov	x0, x24
  403ae4:	blr	x5
  403ae8:	cbnz	w0, 403b20 <ferror@plt+0x1930>
  403aec:	ldr	x0, [x24, #8]
  403af0:	ldr	x8, [x0, #568]
  403af4:	mov	x7, #0x0                   	// #0
  403af8:	add	x6, sp, #0x5c
  403afc:	add	x5, sp, #0x68
  403b00:	add	x4, sp, #0x60
  403b04:	ldr	x3, [x23, #16]
  403b08:	ldr	x2, [x23, #32]
  403b0c:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  403b10:	ldr	x1, [x0, #3128]
  403b14:	mov	x0, x24
  403b18:	blr	x8
  403b1c:	cbz	w0, 40388c <ferror@plt+0x169c>
  403b20:	ldr	x1, [sp, #96]
  403b24:	cbz	x1, 40388c <ferror@plt+0x169c>
  403b28:	ldr	w2, [sp, #92]
  403b2c:	cbz	w2, 40388c <ferror@plt+0x169c>
  403b30:	adrp	x0, 407000 <ferror@plt+0x4e10>
  403b34:	add	x0, x0, #0x548
  403b38:	bl	402140 <printf@plt>
  403b3c:	b	40388c <ferror@plt+0x169c>
  403b40:	ldp	x21, x22, [sp, #32]
  403b44:	ldp	x25, x26, [sp, #64]
  403b48:	b	40388c <ferror@plt+0x169c>
  403b4c:	ldp	x21, x22, [sp, #32]
  403b50:	ldp	x25, x26, [sp, #64]
  403b54:	b	40388c <ferror@plt+0x169c>
  403b58:	ldr	x1, [x23, #32]
  403b5c:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  403b60:	add	x0, x0, #0x878
  403b64:	cmp	x1, x0
  403b68:	b.ne	403784 <ferror@plt+0x1594>  // b.any
  403b6c:	mov	x1, #0x0                   	// #0
  403b70:	mov	w0, #0x1                   	// #1
  403b74:	str	w0, [sp, #104]
  403b78:	b	403758 <ferror@plt+0x1568>
  403b7c:	str	xzr, [sp, #152]
  403b80:	b	403840 <ferror@plt+0x1650>
  403b84:	stp	x29, x30, [sp, #-160]!
  403b88:	mov	x29, sp
  403b8c:	stp	x19, x20, [sp, #16]
  403b90:	stp	x23, x24, [sp, #48]
  403b94:	mov	x19, x0
  403b98:	mov	x24, x1
  403b9c:	str	xzr, [sp, #136]
  403ba0:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  403ba4:	ldr	w1, [x0, #3176]
  403ba8:	cbnz	w1, 403bb4 <ferror@plt+0x19c4>
  403bac:	ldr	w0, [x19, #72]
  403bb0:	tbz	w0, #4, 403c6c <ferror@plt+0x1a7c>
  403bb4:	stp	x21, x22, [sp, #32]
  403bb8:	ldr	x0, [x19, #8]
  403bbc:	ldr	x4, [x0, #600]
  403bc0:	add	x3, sp, #0x94
  403bc4:	add	x2, sp, #0x98
  403bc8:	mov	x0, x19
  403bcc:	blr	x4
  403bd0:	mov	x22, x0
  403bd4:	tbnz	x0, #63, 403c8c <ferror@plt+0x1a9c>
  403bd8:	cbz	x0, 403cd8 <ferror@plt+0x1ae8>
  403bdc:	stp	x25, x26, [sp, #64]
  403be0:	stp	x27, x28, [sp, #80]
  403be4:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  403be8:	ldr	w0, [x0, #3180]
  403bec:	cbz	w0, 403bfc <ferror@plt+0x1a0c>
  403bf0:	ldr	w0, [sp, #148]
  403bf4:	cmp	w0, #0x8
  403bf8:	b.eq	403cfc <ferror@plt+0x1b0c>  // b.none
  403bfc:	ldrsb	w0, [x19, #77]
  403c00:	tbnz	w0, #31, 403e08 <ferror@plt+0x1c18>
  403c04:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  403c08:	ldr	w0, [x0, #3176]
  403c0c:	str	w0, [sp, #96]
  403c10:	ldr	x26, [sp, #152]
  403c14:	ldr	w25, [sp, #148]
  403c18:	ldr	x0, [x19, #8]
  403c1c:	ldr	x1, [x0, #512]
  403c20:	mov	x0, x19
  403c24:	blr	x1
  403c28:	str	x0, [sp, #104]
  403c2c:	cbz	x0, 403e30 <ferror@plt+0x1c40>
  403c30:	mov	w0, w25
  403c34:	str	x0, [sp, #120]
  403c38:	madd	x22, x22, x0, x26
  403c3c:	cmp	x26, x22
  403c40:	b.cs	403f48 <ferror@plt+0x1d58>  // b.hs, b.nlast
  403c44:	mov	x20, x26
  403c48:	mov	x23, x26
  403c4c:	adrp	x0, 407000 <ferror@plt+0x4e10>
  403c50:	add	x0, x0, #0x588
  403c54:	str	x0, [sp, #112]
  403c58:	adrp	x27, 41a000 <ferror@plt+0x17e10>
  403c5c:	add	x27, x27, #0x2c0
  403c60:	mov	w28, #0x82                  	// #130
  403c64:	movk	w28, #0x80, lsl #16
  403c68:	b	4042a8 <ferror@plt+0x20b8>
  403c6c:	mov	w2, #0x5                   	// #5
  403c70:	adrp	x1, 407000 <ferror@plt+0x4e10>
  403c74:	add	x1, x1, #0x550
  403c78:	mov	x0, #0x0                   	// #0
  403c7c:	bl	4020e0 <dcgettext@plt>
  403c80:	ldr	x1, [x19]
  403c84:	bl	404fb0 <ferror@plt+0x2dc0>
  403c88:	b	4041b4 <ferror@plt+0x1fc4>
  403c8c:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  403c90:	ldr	w0, [x0, #3176]
  403c94:	cbz	w0, 403cc8 <ferror@plt+0x1ad8>
  403c98:	bl	401e60 <bfd_get_error@plt>
  403c9c:	cmp	w0, #0x7
  403ca0:	b.ne	403cc8 <ferror@plt+0x1ad8>  // b.any
  403ca4:	mov	w2, #0x5                   	// #5
  403ca8:	adrp	x1, 407000 <ferror@plt+0x4e10>
  403cac:	add	x1, x1, #0x550
  403cb0:	mov	x0, #0x0                   	// #0
  403cb4:	bl	4020e0 <dcgettext@plt>
  403cb8:	ldr	x1, [x19]
  403cbc:	bl	404fb0 <ferror@plt+0x2dc0>
  403cc0:	ldp	x21, x22, [sp, #32]
  403cc4:	b	4041b4 <ferror@plt+0x1fc4>
  403cc8:	stp	x25, x26, [sp, #64]
  403ccc:	stp	x27, x28, [sp, #80]
  403cd0:	ldr	x0, [x19]
  403cd4:	bl	404e98 <ferror@plt+0x2ca8>
  403cd8:	mov	w2, #0x5                   	// #5
  403cdc:	adrp	x1, 407000 <ferror@plt+0x4e10>
  403ce0:	add	x1, x1, #0x550
  403ce4:	mov	x0, #0x0                   	// #0
  403ce8:	bl	4020e0 <dcgettext@plt>
  403cec:	ldr	x1, [x19]
  403cf0:	bl	404fb0 <ferror@plt+0x2dc0>
  403cf4:	ldp	x21, x22, [sp, #32]
  403cf8:	b	4041b4 <ferror@plt+0x1fc4>
  403cfc:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  403d00:	ldr	w0, [x0, #3176]
  403d04:	cbz	w0, 403d60 <ferror@plt+0x1b70>
  403d08:	ldr	x21, [sp, #152]
  403d0c:	mov	x3, x22
  403d10:	mov	x1, #0x0                   	// #0
  403d14:	mov	x20, #0x0                   	// #0
  403d18:	ldr	x0, [x19, #8]
  403d1c:	ldr	x6, [x0, #848]
  403d20:	add	x5, sp, #0x88
  403d24:	mov	x4, x21
  403d28:	mov	x2, x20
  403d2c:	mov	x0, x19
  403d30:	blr	x6
  403d34:	mov	x20, x0
  403d38:	cmp	x0, #0x0
  403d3c:	b.gt	403dbc <ferror@plt+0x1bcc>
  403d40:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  403d44:	ldr	w0, [x0, #3176]
  403d48:	cmp	w0, #0x0
  403d4c:	ccmp	x21, #0x0, #0x4, eq  // eq = none
  403d50:	b.eq	403bfc <ferror@plt+0x1a0c>  // b.none
  403d54:	mov	x0, x21
  403d58:	bl	401ff0 <free@plt>
  403d5c:	b	403bfc <ferror@plt+0x1a0c>
  403d60:	ldr	x0, [x19, #8]
  403d64:	ldr	x1, [x0, #832]
  403d68:	mov	x0, x19
  403d6c:	blr	x1
  403d70:	ldr	x20, [sp, #152]
  403d74:	cmp	x0, #0x0
  403d78:	b.gt	403d8c <ferror@plt+0x1b9c>
  403d7c:	mov	x1, x22
  403d80:	mov	x3, #0x0                   	// #0
  403d84:	mov	x21, #0x0                   	// #0
  403d88:	b	403d18 <ferror@plt+0x1b28>
  403d8c:	bl	401e80 <xmalloc@plt>
  403d90:	mov	x21, x0
  403d94:	ldr	x0, [x19, #8]
  403d98:	ldr	x2, [x0, #840]
  403d9c:	mov	x1, x21
  403da0:	mov	x0, x19
  403da4:	blr	x2
  403da8:	mov	x3, x0
  403dac:	mov	x1, x22
  403db0:	tbz	x0, #63, 403d18 <ferror@plt+0x1b28>
  403db4:	ldr	x0, [x19]
  403db8:	bl	404e98 <ferror@plt+0x2ca8>
  403dbc:	add	x23, x22, x0
  403dc0:	add	x1, x23, #0x1
  403dc4:	lsl	x1, x1, #3
  403dc8:	ldr	x0, [sp, #152]
  403dcc:	bl	401e10 <xrealloc@plt>
  403dd0:	str	x0, [sp, #152]
  403dd4:	add	x22, x0, x22, lsl #3
  403dd8:	mov	x3, #0x0                   	// #0
  403ddc:	mov	x1, #0x0                   	// #0
  403de0:	ldr	x2, [sp, #136]
  403de4:	add	x2, x2, x3
  403de8:	str	x2, [x22, x1, lsl #3]
  403dec:	add	x1, x1, #0x1
  403df0:	add	x3, x3, #0x30
  403df4:	cmp	x20, x1
  403df8:	b.ne	403de0 <ferror@plt+0x1bf0>  // b.any
  403dfc:	str	xzr, [x22, x1, lsl #3]
  403e00:	mov	x22, x23
  403e04:	b	403d40 <ferror@plt+0x1b50>
  403e08:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  403e0c:	str	wzr, [x0, #860]
  403e10:	mov	w2, #0x5                   	// #5
  403e14:	adrp	x1, 407000 <ferror@plt+0x4e10>
  403e18:	add	x1, x1, #0x560
  403e1c:	mov	x0, #0x0                   	// #0
  403e20:	bl	4020e0 <dcgettext@plt>
  403e24:	ldr	x1, [x19]
  403e28:	bl	404fb0 <ferror@plt+0x2dc0>
  403e2c:	b	403c04 <ferror@plt+0x1a14>
  403e30:	ldr	x0, [x19]
  403e34:	bl	404e98 <ferror@plt+0x2ca8>
  403e38:	ldr	x0, [x19]
  403e3c:	bl	404e98 <ferror@plt+0x2ca8>
  403e40:	ldrb	w1, [x0, #1]
  403e44:	cmp	w1, #0x5f
  403e48:	b.ne	4042dc <ferror@plt+0x20ec>  // b.any
  403e4c:	ldrb	w1, [x0, #2]
  403e50:	cmp	w1, #0x5f
  403e54:	ldr	x1, [sp, #112]
  403e58:	cinc	x0, x0, eq  // eq = none
  403e5c:	bl	401fa0 <strcmp@plt>
  403e60:	cbnz	w0, 4042dc <ferror@plt+0x20ec>
  403e64:	ldr	w0, [x27, #156]
  403e68:	cbz	w0, 4042dc <ferror@plt+0x20ec>
  403e6c:	str	wzr, [x27, #156]
  403e70:	mov	w2, #0x5                   	// #5
  403e74:	adrp	x1, 407000 <ferror@plt+0x4e10>
  403e78:	add	x1, x1, #0x560
  403e7c:	mov	x0, #0x0                   	// #0
  403e80:	bl	4020e0 <dcgettext@plt>
  403e84:	ldr	x1, [x19]
  403e88:	bl	404fb0 <ferror@plt+0x2dc0>
  403e8c:	b	4042dc <ferror@plt+0x20ec>
  403e90:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  403e94:	ldr	w0, [x0, #3184]
  403e98:	cbz	w0, 403ec4 <ferror@plt+0x1cd4>
  403e9c:	ldr	w0, [x21, #24]
  403ea0:	tst	w0, w28
  403ea4:	b.ne	403ec4 <ferror@plt+0x1cd4>  // b.any
  403ea8:	ldr	x1, [x21, #32]
  403eac:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  403eb0:	add	x0, x0, #0x878
  403eb4:	cmp	x1, x0
  403eb8:	b.eq	403ec4 <ferror@plt+0x1cd4>  // b.none
  403ebc:	ldr	w0, [x1, #32]
  403ec0:	tbz	w0, #12, 40429c <ferror@plt+0x20ac>
  403ec4:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  403ec8:	ldr	w0, [x0, #3188]
  403ecc:	cbz	w0, 403f10 <ferror@plt+0x1d20>
  403ed0:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  403ed4:	ldr	w0, [x0, #3056]
  403ed8:	cbz	w0, 40425c <ferror@plt+0x206c>
  403edc:	ldr	x1, [x21, #32]
  403ee0:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  403ee4:	add	x0, x0, #0x990
  403ee8:	cmp	x1, x0
  403eec:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  403ef0:	add	x0, x0, #0x878
  403ef4:	ccmp	x1, x0, #0x4, ne  // ne = any
  403ef8:	b.eq	40429c <ferror@plt+0x20ac>  // b.none
  403efc:	b	404268 <ferror@plt+0x2078>
  403f00:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  403f04:	ldr	w0, [x0, #3188]
  403f08:	cbnz	w0, 404300 <ferror@plt+0x2110>
  403f0c:	b	403f14 <ferror@plt+0x1d24>
  403f10:	mov	w1, #0x1                   	// #1
  403f14:	ldr	w0, [x21, #24]
  403f18:	tbnz	w0, #2, 40429c <ferror@plt+0x20ac>
  403f1c:	b	404300 <ferror@plt+0x2110>
  403f20:	ldr	x1, [x21, #32]
  403f24:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  403f28:	add	x0, x0, #0x878
  403f2c:	cmp	x1, x0
  403f30:	b.ne	404268 <ferror@plt+0x2078>  // b.any
  403f34:	b	40429c <ferror@plt+0x20ac>
  403f38:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  403f3c:	ldr	w0, [x0, #3192]
  403f40:	cbz	w0, 40429c <ferror@plt+0x20ac>
  403f44:	b	404280 <ferror@plt+0x2090>
  403f48:	mov	x20, x26
  403f4c:	sub	x20, x20, x26
  403f50:	ldr	x0, [sp, #120]
  403f54:	sdiv	x20, x20, x0
  403f58:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  403f5c:	ldr	w0, [x0, #3196]
  403f60:	cbnz	w0, 404100 <ferror@plt+0x1f10>
  403f64:	adrp	x21, 41a000 <ferror@plt+0x17e10>
  403f68:	add	x21, x21, #0xbc8
  403f6c:	str	x19, [x21, #64]
  403f70:	ldr	w0, [x21, #160]
  403f74:	str	w0, [x21, #80]
  403f78:	ldr	x0, [x19, #8]
  403f7c:	ldr	x1, [x0, #512]
  403f80:	mov	x0, x19
  403f84:	blr	x1
  403f88:	str	x0, [x21, #72]
  403f8c:	ldr	x0, [x19, #8]
  403f90:	ldr	x1, [x0, #512]
  403f94:	mov	x0, x19
  403f98:	blr	x1
  403f9c:	str	x0, [x21, #88]
  403fa0:	ldr	x1, [x21, #72]
  403fa4:	cmp	x1, #0x0
  403fa8:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403fac:	b.eq	403ff4 <ferror@plt+0x1e04>  // b.none
  403fb0:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  403fb4:	ldr	w0, [x0, #3056]
  403fb8:	cbnz	w0, 403ffc <ferror@plt+0x1e0c>
  403fbc:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  403fc0:	add	x1, x0, #0xbc8
  403fc4:	ldrsw	x0, [x0, #3016]
  403fc8:	ldrsw	x1, [x1, #184]
  403fcc:	add	x1, x0, x1, lsl #1
  403fd0:	adrp	x0, 407000 <ferror@plt+0x4e10>
  403fd4:	add	x0, x0, #0xa98
  403fd8:	ldr	x3, [x0, x1, lsl #3]
  403fdc:	ldr	w2, [sp, #148]
  403fe0:	mov	x1, x20
  403fe4:	ldr	x0, [sp, #152]
  403fe8:	bl	401db0 <qsort@plt>
  403fec:	str	xzr, [sp, #104]
  403ff0:	b	404104 <ferror@plt+0x1f14>
  403ff4:	ldr	x0, [x19]
  403ff8:	bl	404e98 <ferror@plt+0x2ca8>
  403ffc:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  404000:	ldr	w21, [x0, #3176]
  404004:	str	w21, [sp, #112]
  404008:	ldr	x23, [sp, #152]
  40400c:	ldr	w28, [sp, #148]
  404010:	adrp	x3, 403000 <ferror@plt+0xe10>
  404014:	add	x3, x3, #0x30c
  404018:	mov	x2, x28
  40401c:	mov	x1, x20
  404020:	mov	x0, x23
  404024:	bl	401db0 <qsort@plt>
  404028:	lsl	x0, x20, #4
  40402c:	bl	401e80 <xmalloc@plt>
  404030:	mov	x22, x0
  404034:	str	x0, [sp, #104]
  404038:	madd	x25, x28, x20, x23
  40403c:	cmp	x23, x25
  404040:	b.cs	4040d8 <ferror@plt+0x1ee8>  // b.hs, b.nlast
  404044:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  404048:	add	x0, x0, #0xbc8
  40404c:	ldr	x3, [x0, #72]
  404050:	str	x3, [sp, #96]
  404054:	ldr	x27, [x0, #88]
  404058:	ldr	x0, [x19, #8]
  40405c:	ldr	x4, [x0, #608]
  404060:	mov	x2, x23
  404064:	mov	w1, w21
  404068:	mov	x0, x19
  40406c:	blr	x4
  404070:	mov	x21, x0
  404074:	mov	x20, x22
  404078:	cbz	x0, 404088 <ferror@plt+0x1e98>
  40407c:	mov	w26, #0x100                 	// #256
  404080:	movk	w26, #0x20, lsl #16
  404084:	b	404354 <ferror@plt+0x2164>
  404088:	ldr	x0, [x19]
  40408c:	bl	404e98 <ferror@plt+0x2ca8>
  404090:	ldr	x0, [x19]
  404094:	bl	404e98 <ferror@plt+0x2ca8>
  404098:	mov	x0, #0x0                   	// #0
  40409c:	ldr	x1, [x19, #8]
  4040a0:	ldr	w1, [x1, #8]
  4040a4:	cmp	w1, #0x5
  4040a8:	b.eq	4040c0 <ferror@plt+0x1ed0>  // b.none
  4040ac:	ldr	w1, [x2, #32]
  4040b0:	tbz	w1, #12, 4040cc <ferror@plt+0x1edc>
  4040b4:	ldr	x1, [x21, #16]
  4040b8:	mov	x21, x0
  4040bc:	b	40432c <ferror@plt+0x213c>
  4040c0:	ldr	x1, [x21, #56]
  4040c4:	mov	x21, x0
  4040c8:	b	40432c <ferror@plt+0x213c>
  4040cc:	cmp	x25, x22
  4040d0:	b.hi	404390 <ferror@plt+0x21a0>  // b.pmore
  4040d4:	b	40431c <ferror@plt+0x212c>
  4040d8:	ldr	x20, [sp, #104]
  4040dc:	ldr	x0, [sp, #104]
  4040e0:	sub	x20, x20, x0
  4040e4:	asr	x20, x20, #4
  4040e8:	adrp	x3, 402000 <bfd_openw@plt>
  4040ec:	add	x3, x3, #0x30c
  4040f0:	mov	x2, #0x10                  	// #16
  4040f4:	mov	x1, x20
  4040f8:	bl	401db0 <qsort@plt>
  4040fc:	b	404104 <ferror@plt+0x1f14>
  404100:	str	xzr, [sp, #104]
  404104:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  404108:	ldr	w0, [x0, #3056]
  40410c:	cbnz	w0, 4041d4 <ferror@plt+0x1fe4>
  404110:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  404114:	ldr	w23, [x0, #3176]
  404118:	ldr	x21, [sp, #152]
  40411c:	ldr	w25, [sp, #148]
  404120:	ldr	x0, [x19, #8]
  404124:	ldr	x1, [x0, #512]
  404128:	mov	x0, x19
  40412c:	blr	x1
  404130:	mov	x22, x0
  404134:	cbz	x0, 4041c4 <ferror@plt+0x1fd4>
  404138:	mov	w26, w25
  40413c:	madd	x20, x26, x20, x21
  404140:	cmp	x21, x20
  404144:	b.cs	40418c <ferror@plt+0x1f9c>  // b.hs, b.nlast
  404148:	mov	x25, x26
  40414c:	ldr	x0, [x19, #8]
  404150:	ldr	x4, [x0, #608]
  404154:	mov	x3, x22
  404158:	mov	x2, x21
  40415c:	mov	w1, w23
  404160:	mov	x0, x19
  404164:	blr	x4
  404168:	mov	x1, x0
  40416c:	cbz	x0, 4041cc <ferror@plt+0x1fdc>
  404170:	mov	x3, x24
  404174:	mov	x2, #0x0                   	// #0
  404178:	mov	x0, x19
  40417c:	bl	403680 <ferror@plt+0x1490>
  404180:	add	x21, x21, x25
  404184:	cmp	x20, x21
  404188:	b.hi	40414c <ferror@plt+0x1f5c>  // b.pmore
  40418c:	ldr	x0, [sp, #136]
  404190:	cbz	x0, 404198 <ferror@plt+0x1fa8>
  404194:	bl	401ff0 <free@plt>
  404198:	ldr	x0, [sp, #152]
  40419c:	bl	401ff0 <free@plt>
  4041a0:	ldr	x0, [sp, #104]
  4041a4:	bl	401ff0 <free@plt>
  4041a8:	ldp	x21, x22, [sp, #32]
  4041ac:	ldp	x25, x26, [sp, #64]
  4041b0:	ldp	x27, x28, [sp, #80]
  4041b4:	ldp	x19, x20, [sp, #16]
  4041b8:	ldp	x23, x24, [sp, #48]
  4041bc:	ldp	x29, x30, [sp], #160
  4041c0:	ret
  4041c4:	ldr	x0, [x19]
  4041c8:	bl	404e98 <ferror@plt+0x2ca8>
  4041cc:	ldr	x0, [x19]
  4041d0:	bl	404e98 <ferror@plt+0x2ca8>
  4041d4:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  4041d8:	ldr	w23, [x0, #3176]
  4041dc:	ldr	x0, [x19, #8]
  4041e0:	ldr	x1, [x0, #512]
  4041e4:	mov	x0, x19
  4041e8:	blr	x1
  4041ec:	mov	x22, x0
  4041f0:	cbz	x0, 40424c <ferror@plt+0x205c>
  4041f4:	ldr	x0, [sp, #104]
  4041f8:	add	x20, x0, x20, lsl #4
  4041fc:	cmp	x20, x0
  404200:	b.ls	40418c <ferror@plt+0x1f9c>  // b.plast
  404204:	mov	x21, x0
  404208:	ldr	x0, [x19, #8]
  40420c:	ldr	x4, [x0, #608]
  404210:	mov	x3, x22
  404214:	ldr	x2, [x21]
  404218:	mov	w1, w23
  40421c:	mov	x0, x19
  404220:	blr	x4
  404224:	mov	x1, x0
  404228:	cbz	x0, 404254 <ferror@plt+0x2064>
  40422c:	mov	x3, x24
  404230:	ldr	x2, [x21, #8]
  404234:	mov	x0, x19
  404238:	bl	403680 <ferror@plt+0x1490>
  40423c:	add	x21, x21, #0x10
  404240:	cmp	x20, x21
  404244:	b.hi	404208 <ferror@plt+0x2018>  // b.pmore
  404248:	b	40418c <ferror@plt+0x1f9c>
  40424c:	ldr	x0, [x19]
  404250:	bl	404e98 <ferror@plt+0x2ca8>
  404254:	ldr	x0, [x19]
  404258:	bl	404e98 <ferror@plt+0x2ca8>
  40425c:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  404260:	ldr	w0, [x0, #3204]
  404264:	cbnz	w0, 403f20 <ferror@plt+0x1d30>
  404268:	ldr	x0, [x19, #8]
  40426c:	ldr	x2, [x0, #552]
  404270:	mov	x1, x21
  404274:	mov	x0, x19
  404278:	blr	x2
  40427c:	cbnz	w0, 403f38 <ferror@plt+0x1d48>
  404280:	cmp	x23, x20
  404284:	b.eq	404298 <ferror@plt+0x20a8>  // b.none
  404288:	mov	w2, w25
  40428c:	mov	x1, x23
  404290:	mov	x0, x20
  404294:	bl	401ca0 <memcpy@plt>
  404298:	add	x20, x20, w25, uxtw
  40429c:	add	x23, x23, w25, uxtw
  4042a0:	cmp	x22, x23
  4042a4:	b.ls	403f4c <ferror@plt+0x1d5c>  // b.plast
  4042a8:	ldr	x0, [x19, #8]
  4042ac:	ldr	x4, [x0, #608]
  4042b0:	ldr	x3, [sp, #104]
  4042b4:	mov	x2, x23
  4042b8:	ldr	w1, [sp, #96]
  4042bc:	mov	x0, x19
  4042c0:	blr	x4
  4042c4:	mov	x21, x0
  4042c8:	cbz	x0, 403e38 <ferror@plt+0x1c48>
  4042cc:	ldr	x0, [x0, #8]
  4042d0:	ldrb	w1, [x0]
  4042d4:	cmp	w1, #0x5f
  4042d8:	b.eq	403e40 <ferror@plt+0x1c50>  // b.none
  4042dc:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  4042e0:	ldr	w0, [x0, #3048]
  4042e4:	cbz	w0, 403e90 <ferror@plt+0x1ca0>
  4042e8:	ldr	x2, [x21, #32]
  4042ec:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  4042f0:	add	x0, x0, #0x878
  4042f4:	cmp	x2, x0
  4042f8:	cset	w1, eq  // eq = none
  4042fc:	b.eq	403f00 <ferror@plt+0x1d10>  // b.none
  404300:	cbz	w1, 40429c <ferror@plt+0x20ac>
  404304:	b	403ed0 <ferror@plt+0x1ce0>
  404308:	ldr	x2, [x21, #32]
  40430c:	ldr	w0, [x21, #24]
  404310:	tst	w0, w26
  404314:	b.eq	404098 <ferror@plt+0x1ea8>  // b.none
  404318:	mov	x0, #0x0                   	// #0
  40431c:	ldr	x1, [x2, #56]
  404320:	ldr	x2, [x21, #16]
  404324:	sub	x1, x1, x2
  404328:	mov	x21, x0
  40432c:	cbz	x1, 40433c <ferror@plt+0x214c>
  404330:	str	x23, [x20]
  404334:	str	x1, [x20, #8]
  404338:	add	x20, x20, #0x10
  40433c:	cmp	x25, x22
  404340:	b.ls	4040dc <ferror@plt+0x1eec>  // b.plast
  404344:	mov	x0, x27
  404348:	ldr	x27, [sp, #96]
  40434c:	str	x0, [sp, #96]
  404350:	mov	x23, x22
  404354:	add	x22, x23, x28
  404358:	cmp	x25, x22
  40435c:	b.ls	404308 <ferror@plt+0x2118>  // b.plast
  404360:	ldr	x0, [x19, #8]
  404364:	ldr	x4, [x0, #608]
  404368:	mov	x3, x27
  40436c:	mov	x2, x22
  404370:	ldr	w1, [sp, #112]
  404374:	mov	x0, x19
  404378:	blr	x4
  40437c:	cbz	x0, 404090 <ferror@plt+0x1ea0>
  404380:	ldr	x2, [x21, #32]
  404384:	ldr	w1, [x21, #24]
  404388:	tst	w1, w26
  40438c:	b.eq	40409c <ferror@plt+0x1eac>  // b.none
  404390:	ldr	x1, [x0, #32]
  404394:	cmp	x2, x1
  404398:	b.ne	40431c <ferror@plt+0x212c>  // b.any
  40439c:	ldr	x1, [x1, #40]
  4043a0:	ldr	x3, [x0, #16]
  4043a4:	add	x1, x1, x3
  4043a8:	ldr	x2, [x2, #40]
  4043ac:	ldr	x3, [x21, #16]
  4043b0:	add	x2, x2, x3
  4043b4:	mov	x21, x0
  4043b8:	subs	x1, x1, x2
  4043bc:	b.ne	404330 <ferror@plt+0x2140>  // b.any
  4043c0:	b	404344 <ferror@plt+0x2154>
  4043c4:	stp	x29, x30, [sp, #-96]!
  4043c8:	mov	x29, sp
  4043cc:	stp	x19, x20, [sp, #16]
  4043d0:	stp	x21, x22, [sp, #32]
  4043d4:	mov	x22, x0
  4043d8:	bl	4057b8 <ferror@plt+0x35c8>
  4043dc:	cmp	x0, #0x0
  4043e0:	b.le	4046dc <ferror@plt+0x24ec>
  4043e4:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  4043e8:	ldr	x1, [x0, #3208]
  4043ec:	adrp	x0, 407000 <ferror@plt+0x4e10>
  4043f0:	add	x0, x0, #0x598
  4043f4:	cmp	x1, #0x0
  4043f8:	csel	x1, x0, x1, eq  // eq = none
  4043fc:	mov	x0, x22
  404400:	bl	401de0 <bfd_openr@plt>
  404404:	mov	x19, x0
  404408:	cbz	x0, 404474 <ferror@plt+0x2284>
  40440c:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  404410:	ldr	w0, [x0, #3116]
  404414:	cbz	w0, 404424 <ferror@plt+0x2234>
  404418:	ldr	w0, [x19, #72]
  40441c:	orr	w0, w0, #0x8000
  404420:	str	w0, [x19, #72]
  404424:	mov	w1, #0x2                   	// #2
  404428:	mov	x0, x19
  40442c:	bl	402100 <bfd_check_format@plt>
  404430:	cbz	w0, 40465c <ferror@plt+0x246c>
  404434:	stp	x23, x24, [sp, #48]
  404438:	str	x25, [sp, #64]
  40443c:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  404440:	ldr	x0, [x0, #704]
  404444:	ldr	x1, [x0, #8]
  404448:	ldr	x0, [x19]
  40444c:	blr	x1
  404450:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  404454:	ldr	w0, [x0, #3216]
  404458:	cbnz	w0, 404484 <ferror@plt+0x2294>
  40445c:	mov	x21, #0x0                   	// #0
  404460:	mov	w25, #0x1                   	// #1
  404464:	adrp	x24, 41a000 <ferror@plt+0x17e10>
  404468:	adrp	x23, 41a000 <ferror@plt+0x17e10>
  40446c:	add	x23, x23, #0xbc8
  404470:	b	4045e8 <ferror@plt+0x23f8>
  404474:	mov	x0, x22
  404478:	bl	404c40 <ferror@plt+0x2a50>
  40447c:	mov	w20, #0x0                   	// #0
  404480:	b	404598 <ferror@plt+0x23a8>
  404484:	add	x2, sp, #0x50
  404488:	mov	x1, #0xffffffffffffffff    	// #-1
  40448c:	mov	x0, x19
  404490:	bl	4021d0 <bfd_get_next_mapent@plt>
  404494:	mov	x20, x0
  404498:	cmn	x0, #0x1
  40449c:	b.eq	40445c <ferror@plt+0x226c>  // b.none
  4044a0:	mov	w2, #0x0                   	// #0
  4044a4:	adrp	x24, 407000 <ferror@plt+0x4e10>
  4044a8:	add	x24, x24, #0x5a0
  4044ac:	adrp	x23, 407000 <ferror@plt+0x4e10>
  4044b0:	add	x23, x23, #0xce8
  4044b4:	b	404518 <ferror@plt+0x2328>
  4044b8:	mov	w2, #0x5                   	// #5
  4044bc:	mov	x1, x24
  4044c0:	mov	x0, #0x0                   	// #0
  4044c4:	bl	4020e0 <dcgettext@plt>
  4044c8:	bl	402140 <printf@plt>
  4044cc:	b	40451c <ferror@plt+0x232c>
  4044d0:	adrp	x0, 407000 <ferror@plt+0x4e10>
  4044d4:	add	x0, x0, #0x5b8
  4044d8:	bl	404e98 <ferror@plt+0x2ca8>
  4044dc:	mov	x2, x19
  4044e0:	mov	x0, x23
  4044e4:	bl	4027dc <ferror@plt+0x5ec>
  4044e8:	ldr	x1, [x21]
  4044ec:	adrp	x0, 407000 <ferror@plt+0x4e10>
  4044f0:	add	x0, x0, #0x5d0
  4044f4:	bl	402140 <printf@plt>
  4044f8:	add	x2, sp, #0x50
  4044fc:	mov	x1, x20
  404500:	mov	x0, x19
  404504:	bl	4021d0 <bfd_get_next_mapent@plt>
  404508:	mov	x20, x0
  40450c:	mov	w2, #0x1                   	// #1
  404510:	cmn	x0, #0x1
  404514:	b.eq	40445c <ferror@plt+0x226c>  // b.none
  404518:	cbz	w2, 4044b8 <ferror@plt+0x22c8>
  40451c:	ldr	x0, [x19, #8]
  404520:	ldr	x2, [x0, #472]
  404524:	mov	x1, x20
  404528:	mov	x0, x19
  40452c:	blr	x2
  404530:	mov	x21, x0
  404534:	cbz	x0, 4044d0 <ferror@plt+0x22e0>
  404538:	ldr	x0, [sp, #80]
  40453c:	ldr	x1, [x0]
  404540:	cbnz	x1, 4044dc <ferror@plt+0x22ec>
  404544:	b	4044f8 <ferror@plt+0x2308>
  404548:	bl	401e60 <bfd_get_error@plt>
  40454c:	cmp	w0, #0x9
  404550:	b.ne	4045ac <ferror@plt+0x23bc>  // b.any
  404554:	cbz	x21, 404570 <ferror@plt+0x2380>
  404558:	mov	x0, x21
  40455c:	bl	402090 <bfd_close@plt>
  404560:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  404564:	add	x0, x0, #0xbc8
  404568:	str	xzr, [x0, #104]
  40456c:	str	xzr, [x0, #120]
  404570:	mov	w20, #0x1                   	// #1
  404574:	ldp	x23, x24, [sp, #48]
  404578:	ldr	x25, [sp, #64]
  40457c:	mov	x0, x19
  404580:	bl	402090 <bfd_close@plt>
  404584:	cbz	w0, 4046cc <ferror@plt+0x24dc>
  404588:	adrp	x1, 41a000 <ferror@plt+0x17e10>
  40458c:	add	x1, x1, #0xbc8
  404590:	str	xzr, [x1, #104]
  404594:	str	xzr, [x1, #120]
  404598:	mov	w0, w20
  40459c:	ldp	x19, x20, [sp, #16]
  4045a0:	ldp	x21, x22, [sp, #32]
  4045a4:	ldp	x29, x30, [sp], #96
  4045a8:	ret
  4045ac:	ldr	x0, [x19]
  4045b0:	bl	404e98 <ferror@plt+0x2ca8>
  4045b4:	ldr	x0, [x20]
  4045b8:	bl	404c40 <ferror@plt+0x2a50>
  4045bc:	bl	401e60 <bfd_get_error@plt>
  4045c0:	cmp	w0, #0xd
  4045c4:	b.eq	404638 <ferror@plt+0x2448>  // b.none
  4045c8:	cbz	x21, 4045e4 <ferror@plt+0x23f4>
  4045cc:	mov	x0, x21
  4045d0:	bl	402090 <bfd_close@plt>
  4045d4:	str	xzr, [x23, #104]
  4045d8:	str	xzr, [x23, #120]
  4045dc:	cmp	x21, x20
  4045e0:	b.eq	40464c <ferror@plt+0x245c>  // b.none
  4045e4:	mov	x21, x20
  4045e8:	mov	x1, x21
  4045ec:	mov	x0, x19
  4045f0:	bl	402110 <bfd_openr_next_archived_file@plt>
  4045f4:	mov	x20, x0
  4045f8:	cbz	x0, 404548 <ferror@plt+0x2358>
  4045fc:	add	x2, sp, #0x50
  404600:	mov	w1, w25
  404604:	bl	4020a0 <bfd_check_format_matches@plt>
  404608:	cbz	w0, 4045b4 <ferror@plt+0x23c4>
  40460c:	mov	x0, x20
  404610:	bl	402fdc <ferror@plt+0xdec>
  404614:	ldr	x0, [x24, #704]
  404618:	ldr	x2, [x0, #16]
  40461c:	ldr	x1, [x20]
  404620:	ldr	x0, [x19]
  404624:	blr	x2
  404628:	mov	x1, x19
  40462c:	mov	x0, x20
  404630:	bl	403b84 <ferror@plt+0x1994>
  404634:	b	4045c8 <ferror@plt+0x23d8>
  404638:	ldr	x0, [sp, #80]
  40463c:	bl	405090 <ferror@plt+0x2ea0>
  404640:	ldr	x0, [sp, #80]
  404644:	bl	401ff0 <free@plt>
  404648:	b	4045c8 <ferror@plt+0x23d8>
  40464c:	mov	w20, #0x1                   	// #1
  404650:	ldp	x23, x24, [sp, #48]
  404654:	ldr	x25, [sp, #64]
  404658:	b	40457c <ferror@plt+0x238c>
  40465c:	add	x2, sp, #0x58
  404660:	mov	w1, #0x1                   	// #1
  404664:	mov	x0, x19
  404668:	bl	4020a0 <bfd_check_format_matches@plt>
  40466c:	mov	w20, w0
  404670:	cbz	w0, 4046a4 <ferror@plt+0x24b4>
  404674:	mov	x0, x19
  404678:	bl	402fdc <ferror@plt+0xdec>
  40467c:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  404680:	ldr	x0, [x0, #704]
  404684:	ldr	x1, [x0]
  404688:	mov	x0, x22
  40468c:	blr	x1
  404690:	mov	x1, #0x0                   	// #0
  404694:	mov	x0, x19
  404698:	bl	403b84 <ferror@plt+0x1994>
  40469c:	mov	w20, #0x1                   	// #1
  4046a0:	b	40457c <ferror@plt+0x238c>
  4046a4:	mov	x0, x22
  4046a8:	bl	404c40 <ferror@plt+0x2a50>
  4046ac:	bl	401e60 <bfd_get_error@plt>
  4046b0:	cmp	w0, #0xd
  4046b4:	b.ne	40457c <ferror@plt+0x238c>  // b.any
  4046b8:	ldr	x0, [sp, #88]
  4046bc:	bl	405090 <ferror@plt+0x2ea0>
  4046c0:	ldr	x0, [sp, #88]
  4046c4:	bl	401ff0 <free@plt>
  4046c8:	b	40457c <ferror@plt+0x238c>
  4046cc:	stp	x23, x24, [sp, #48]
  4046d0:	str	x25, [sp, #64]
  4046d4:	mov	x0, x22
  4046d8:	bl	404e98 <ferror@plt+0x2ca8>
  4046dc:	mov	w20, #0x0                   	// #0
  4046e0:	b	404598 <ferror@plt+0x23a8>
  4046e4:	stp	x29, x30, [sp, #-80]!
  4046e8:	mov	x29, sp
  4046ec:	stp	x19, x20, [sp, #16]
  4046f0:	stp	x21, x22, [sp, #32]
  4046f4:	stp	x23, x24, [sp, #48]
  4046f8:	str	w0, [sp, #76]
  4046fc:	str	x1, [sp, #64]
  404700:	adrp	x19, 406000 <ferror@plt+0x3e10>
  404704:	add	x19, x19, #0x920
  404708:	mov	x1, x19
  40470c:	mov	w0, #0x5                   	// #5
  404710:	bl	4021e0 <setlocale@plt>
  404714:	mov	x1, x19
  404718:	mov	w0, #0x0                   	// #0
  40471c:	bl	4021e0 <setlocale@plt>
  404720:	mov	x1, x19
  404724:	mov	w0, #0x3                   	// #3
  404728:	bl	4021e0 <setlocale@plt>
  40472c:	adrp	x19, 407000 <ferror@plt+0x4e10>
  404730:	add	x19, x19, #0x5f0
  404734:	adrp	x1, 407000 <ferror@plt+0x4e10>
  404738:	add	x1, x1, #0x5d8
  40473c:	mov	x0, x19
  404740:	bl	401e30 <bindtextdomain@plt>
  404744:	mov	x0, x19
  404748:	bl	401f80 <textdomain@plt>
  40474c:	ldr	x0, [sp, #64]
  404750:	ldr	x0, [x0]
  404754:	adrp	x19, 41a000 <ferror@plt+0x17e10>
  404758:	str	x0, [x19, #3248]
  40475c:	bl	401e90 <xmalloc_set_program_name@plt>
  404760:	ldr	x0, [x19, #3248]
  404764:	bl	402020 <bfd_set_error_program_name@plt>
  404768:	ldr	x0, [x19, #3248]
  40476c:	bl	401f70 <bfd_plugin_set_program_name@plt>
  404770:	add	x1, sp, #0x40
  404774:	add	x0, sp, #0x4c
  404778:	bl	40618c <ferror@plt+0x3f9c>
  40477c:	bl	401ec0 <bfd_init@plt>
  404780:	cmp	w0, #0x118
  404784:	b.ne	4047b0 <ferror@plt+0x25c0>  // b.any
  404788:	bl	405038 <ferror@plt+0x2e48>
  40478c:	adrp	x22, 41a000 <ferror@plt+0x17e10>
  404790:	add	x22, x22, #0x2c0
  404794:	add	x21, x22, #0xa0
  404798:	adrp	x20, 407000 <ferror@plt+0x4e10>
  40479c:	add	x20, x20, #0x698
  4047a0:	adrp	x19, 407000 <ferror@plt+0x4e10>
  4047a4:	add	x19, x19, #0x8f8
  4047a8:	adrp	x23, 41a000 <ferror@plt+0x17e10>
  4047ac:	b	4047d4 <ferror@plt+0x25e4>
  4047b0:	mov	w2, #0x5                   	// #5
  4047b4:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4047b8:	add	x1, x1, #0x600
  4047bc:	mov	x0, #0x0                   	// #0
  4047c0:	bl	4020e0 <dcgettext@plt>
  4047c4:	bl	404f28 <ferror@plt+0x2d38>
  4047c8:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  4047cc:	mov	w1, #0x1                   	// #1
  4047d0:	str	w1, [x0, #3188]
  4047d4:	mov	x4, #0x0                   	// #0
  4047d8:	mov	x3, x21
  4047dc:	mov	x2, x20
  4047e0:	ldr	x1, [sp, #64]
  4047e4:	ldr	w0, [sp, #76]
  4047e8:	bl	401f90 <getopt_long@plt>
  4047ec:	cmn	w0, #0x1
  4047f0:	b.eq	404a50 <ferror@plt+0x2860>  // b.none
  4047f4:	cmp	w0, #0xcc
  4047f8:	b.hi	404a40 <ferror@plt+0x2850>  // b.pmore
  4047fc:	ldrh	w0, [x19, w0, uxtw #1]
  404800:	adr	x1, 40480c <ferror@plt+0x261c>
  404804:	add	x0, x1, w0, sxth #2
  404808:	br	x0
  40480c:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  404810:	mov	w1, #0x1                   	// #1
  404814:	str	w1, [x0, #3040]
  404818:	b	4047d4 <ferror@plt+0x25e4>
  40481c:	adrp	x0, 407000 <ferror@plt+0x4e10>
  404820:	add	x0, x0, #0x628
  404824:	bl	402388 <ferror@plt+0x198>
  404828:	b	4047d4 <ferror@plt+0x25e4>
  40482c:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  404830:	mov	w1, #0x1                   	// #1
  404834:	str	w1, [x0, #3052]
  404838:	ldr	x0, [x23, #1864]
  40483c:	cbz	x0, 4047d4 <ferror@plt+0x25e4>
  404840:	bl	401cd0 <cplus_demangle_name_to_style@plt>
  404844:	cbz	w0, 404850 <ferror@plt+0x2660>
  404848:	bl	401da0 <cplus_demangle_set_style@plt>
  40484c:	b	4047d4 <ferror@plt+0x25e4>
  404850:	mov	w2, #0x5                   	// #5
  404854:	adrp	x1, 407000 <ferror@plt+0x4e10>
  404858:	add	x1, x1, #0x630
  40485c:	mov	x0, #0x0                   	// #0
  404860:	bl	4020e0 <dcgettext@plt>
  404864:	adrp	x1, 41a000 <ferror@plt+0x17e10>
  404868:	ldr	x1, [x1, #1864]
  40486c:	bl	404f28 <ferror@plt+0x2d38>
  404870:	ldr	w0, [x22, #128]
  404874:	and	w0, w0, #0xfffbffff
  404878:	str	w0, [x22, #128]
  40487c:	b	4047d4 <ferror@plt+0x25e4>
  404880:	ldr	w0, [x22, #128]
  404884:	orr	w0, w0, #0x40000
  404888:	str	w0, [x22, #128]
  40488c:	b	4047d4 <ferror@plt+0x25e4>
  404890:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  404894:	mov	w1, #0x1                   	// #1
  404898:	str	w1, [x0, #3176]
  40489c:	b	4047d4 <ferror@plt+0x25e4>
  4048a0:	ldr	x0, [x23, #1864]
  4048a4:	bl	402388 <ferror@plt+0x198>
  4048a8:	b	4047d4 <ferror@plt+0x25e4>
  4048ac:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  4048b0:	mov	w1, #0x1                   	// #1
  4048b4:	str	w1, [x0, #3184]
  4048b8:	b	4047d4 <ferror@plt+0x25e4>
  4048bc:	mov	w1, #0x0                   	// #0
  4048c0:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  4048c4:	ldr	x0, [x0, #1880]
  4048c8:	bl	402ed8 <ferror@plt+0xce8>
  4048cc:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  4048d0:	mov	w1, #0x1                   	// #1
  4048d4:	str	w1, [x0, #3116]
  4048d8:	b	4047d4 <ferror@plt+0x25e4>
  4048dc:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  4048e0:	add	x0, x0, #0xbc8
  4048e4:	str	wzr, [x0, #180]
  4048e8:	mov	w1, #0x1                   	// #1
  4048ec:	str	w1, [x0, #184]
  4048f0:	str	wzr, [x0, #40]
  4048f4:	b	4047d4 <ferror@plt+0x25e4>
  4048f8:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  4048fc:	add	x0, x0, #0xbc8
  404900:	mov	w1, #0x1                   	// #1
  404904:	str	w1, [x0, #180]
  404908:	str	wzr, [x0, #184]
  40490c:	str	wzr, [x0, #40]
  404910:	b	4047d4 <ferror@plt+0x25e4>
  404914:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  404918:	add	x0, x0, #0xbc8
  40491c:	str	wzr, [x0, #180]
  404920:	str	wzr, [x0, #184]
  404924:	mov	w1, #0x1                   	// #1
  404928:	str	w1, [x0, #40]
  40492c:	b	4047d4 <ferror@plt+0x25e4>
  404930:	adrp	x0, 407000 <ferror@plt+0x4e10>
  404934:	add	x0, x0, #0x650
  404938:	bl	402388 <ferror@plt+0x198>
  40493c:	b	4047d4 <ferror@plt+0x25e4>
  404940:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  404944:	mov	w1, #0x1                   	// #1
  404948:	str	w1, [x0, #3016]
  40494c:	b	4047d4 <ferror@plt+0x25e4>
  404950:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  404954:	mov	w1, #0x1                   	// #1
  404958:	str	w1, [x0, #3216]
  40495c:	b	4047d4 <ferror@plt+0x25e4>
  404960:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  404964:	mov	w1, #0x1                   	// #1
  404968:	str	w1, [x0, #3060]
  40496c:	b	4047d4 <ferror@plt+0x25e4>
  404970:	ldr	x24, [x23, #1864]
  404974:	ldrb	w0, [x24]
  404978:	cmp	w0, #0x6f
  40497c:	b.eq	4049cc <ferror@plt+0x27dc>  // b.none
  404980:	cmp	w0, #0x78
  404984:	b.eq	4049ac <ferror@plt+0x27bc>  // b.none
  404988:	cmp	w0, #0x64
  40498c:	b.eq	4049c0 <ferror@plt+0x27d0>  // b.none
  404990:	mov	w2, #0x5                   	// #5
  404994:	adrp	x1, 407000 <ferror@plt+0x4e10>
  404998:	add	x1, x1, #0x658
  40499c:	mov	x0, #0x0                   	// #0
  4049a0:	bl	4020e0 <dcgettext@plt>
  4049a4:	mov	x1, x24
  4049a8:	bl	404f28 <ferror@plt+0x2d38>
  4049ac:	mov	w1, #0x10                  	// #16
  4049b0:	str	w1, [x22, #152]
  4049b4:	strb	w0, [x22, #147]
  4049b8:	strb	w0, [x22, #139]
  4049bc:	b	4047d4 <ferror@plt+0x25e4>
  4049c0:	mov	w1, #0xa                   	// #10
  4049c4:	str	w1, [x22, #152]
  4049c8:	b	4049b4 <ferror@plt+0x27c4>
  4049cc:	mov	w1, #0x8                   	// #8
  4049d0:	str	w1, [x22, #152]
  4049d4:	b	4049b4 <ferror@plt+0x27c4>
  4049d8:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  4049dc:	mov	w1, #0x1                   	// #1
  4049e0:	str	w1, [x0, #3048]
  4049e4:	b	4047d4 <ferror@plt+0x25e4>
  4049e8:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  4049ec:	mov	w1, #0x1                   	// #1
  4049f0:	str	w1, [x0, #3220]
  4049f4:	b	4047d4 <ferror@plt+0x25e4>
  4049f8:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4049fc:	add	x1, x1, #0x670
  404a00:	ldr	x0, [x23, #1864]
  404a04:	bl	401fa0 <strcmp@plt>
  404a08:	cbz	w0, 4047d4 <ferror@plt+0x25e4>
  404a0c:	mov	w2, #0x5                   	// #5
  404a10:	adrp	x1, 407000 <ferror@plt+0x4e10>
  404a14:	add	x1, x1, #0x678
  404a18:	mov	x0, #0x0                   	// #0
  404a1c:	bl	4020e0 <dcgettext@plt>
  404a20:	bl	404f28 <ferror@plt+0x2d38>
  404a24:	ldr	x1, [x23, #1864]
  404a28:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  404a2c:	str	x1, [x0, #3208]
  404a30:	b	4047d4 <ferror@plt+0x25e4>
  404a34:	ldr	x0, [x23, #1864]
  404a38:	bl	401d20 <bfd_plugin_set_plugin@plt>
  404a3c:	b	4047d4 <ferror@plt+0x25e4>
  404a40:	mov	w1, #0x1                   	// #1
  404a44:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  404a48:	ldr	x0, [x0, #1856]
  404a4c:	bl	402ed8 <ferror@plt+0xce8>
  404a50:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  404a54:	ldr	w0, [x0, #3220]
  404a58:	cbnz	w0, 404ab0 <ferror@plt+0x28c0>
  404a5c:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  404a60:	ldr	w0, [x0, #3056]
  404a64:	cbz	w0, 404a74 <ferror@plt+0x2884>
  404a68:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  404a6c:	ldr	w0, [x0, #3048]
  404a70:	cbnz	w0, 404ac0 <ferror@plt+0x28d0>
  404a74:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  404a78:	ldr	w1, [x0, #1872]
  404a7c:	ldr	w0, [sp, #76]
  404a80:	cmp	w1, w0
  404a84:	b.ne	404af8 <ferror@plt+0x2908>  // b.any
  404a88:	adrp	x0, 407000 <ferror@plt+0x4e10>
  404a8c:	add	x0, x0, #0x740
  404a90:	bl	4043c4 <ferror@plt+0x21d4>
  404a94:	cmp	w0, #0x0
  404a98:	cset	w0, eq  // eq = none
  404a9c:	ldp	x19, x20, [sp, #16]
  404aa0:	ldp	x21, x22, [sp, #32]
  404aa4:	ldp	x23, x24, [sp, #48]
  404aa8:	ldp	x29, x30, [sp], #80
  404aac:	ret
  404ab0:	adrp	x0, 407000 <ferror@plt+0x4e10>
  404ab4:	add	x0, x0, #0x6b8
  404ab8:	bl	405bfc <ferror@plt+0x3a0c>
  404abc:	b	404a5c <ferror@plt+0x286c>
  404ac0:	mov	w2, #0x5                   	// #5
  404ac4:	adrp	x1, 407000 <ferror@plt+0x4e10>
  404ac8:	add	x1, x1, #0x6c0
  404acc:	mov	x0, #0x0                   	// #0
  404ad0:	bl	4020e0 <dcgettext@plt>
  404ad4:	bl	404fb0 <ferror@plt+0x2dc0>
  404ad8:	mov	w2, #0x5                   	// #5
  404adc:	adrp	x1, 407000 <ferror@plt+0x4e10>
  404ae0:	add	x1, x1, #0x700
  404ae4:	mov	x0, #0x0                   	// #0
  404ae8:	bl	4020e0 <dcgettext@plt>
  404aec:	bl	404fb0 <ferror@plt+0x2dc0>
  404af0:	mov	w0, #0x0                   	// #0
  404af4:	b	404a9c <ferror@plt+0x28ac>
  404af8:	sub	w0, w0, w1
  404afc:	cmp	w0, #0x1
  404b00:	b.le	404b10 <ferror@plt+0x2920>
  404b04:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  404b08:	mov	w1, #0x1                   	// #1
  404b0c:	str	w1, [x0, #3044]
  404b10:	mov	w20, #0x0                   	// #0
  404b14:	adrp	x19, 41a000 <ferror@plt+0x17e10>
  404b18:	add	x19, x19, #0x750
  404b1c:	b	404b3c <ferror@plt+0x294c>
  404b20:	add	w1, w0, #0x1
  404b24:	str	w1, [x19]
  404b28:	ldr	x1, [sp, #64]
  404b2c:	ldr	x0, [x1, w0, sxtw #3]
  404b30:	bl	4043c4 <ferror@plt+0x21d4>
  404b34:	cmp	w0, #0x0
  404b38:	cinc	w20, w20, eq  // eq = none
  404b3c:	ldr	w0, [x19]
  404b40:	ldr	w1, [sp, #76]
  404b44:	cmp	w0, w1
  404b48:	b.lt	404b20 <ferror@plt+0x2930>  // b.tstop
  404b4c:	mov	w0, w20
  404b50:	bl	401d10 <exit@plt>
  404b54:	stp	x29, x30, [sp, #-16]!
  404b58:	mov	x29, sp
  404b5c:	cbz	w0, 404b80 <ferror@plt+0x2990>
  404b60:	cmp	w0, #0x1
  404b64:	b.eq	404b9c <ferror@plt+0x29ac>  // b.none
  404b68:	mov	w2, #0x5                   	// #5
  404b6c:	adrp	x1, 407000 <ferror@plt+0x4e10>
  404b70:	add	x1, x1, #0xad8
  404b74:	mov	x0, #0x0                   	// #0
  404b78:	bl	4020e0 <dcgettext@plt>
  404b7c:	b	404b94 <ferror@plt+0x29a4>
  404b80:	mov	w2, #0x5                   	// #5
  404b84:	adrp	x1, 407000 <ferror@plt+0x4e10>
  404b88:	add	x1, x1, #0xab8
  404b8c:	mov	x0, #0x0                   	// #0
  404b90:	bl	4020e0 <dcgettext@plt>
  404b94:	ldp	x29, x30, [sp], #16
  404b98:	ret
  404b9c:	mov	w2, #0x5                   	// #5
  404ba0:	adrp	x1, 407000 <ferror@plt+0x4e10>
  404ba4:	add	x1, x1, #0xac8
  404ba8:	mov	x0, #0x0                   	// #0
  404bac:	bl	4020e0 <dcgettext@plt>
  404bb0:	b	404b94 <ferror@plt+0x29a4>
  404bb4:	stp	x29, x30, [sp, #-48]!
  404bb8:	mov	x29, sp
  404bbc:	stp	x19, x20, [sp, #16]
  404bc0:	str	x21, [sp, #32]
  404bc4:	mov	x21, x0
  404bc8:	mov	w1, #0x2f                  	// #47
  404bcc:	bl	401ef0 <strrchr@plt>
  404bd0:	cbz	x0, 404c2c <ferror@plt+0x2a3c>
  404bd4:	sub	x19, x0, x21
  404bd8:	add	x0, x19, #0xb
  404bdc:	bl	401e80 <xmalloc@plt>
  404be0:	mov	x20, x0
  404be4:	mov	x2, x19
  404be8:	mov	x1, x21
  404bec:	bl	401ca0 <memcpy@plt>
  404bf0:	add	x1, x19, #0x1
  404bf4:	mov	w0, #0x2f                  	// #47
  404bf8:	strb	w0, [x20, x19]
  404bfc:	add	x2, x20, x1
  404c00:	adrp	x0, 407000 <ferror@plt+0x4e10>
  404c04:	add	x0, x0, #0xaf0
  404c08:	ldr	x3, [x0]
  404c0c:	str	x3, [x20, x1]
  404c10:	ldrb	w0, [x0, #8]
  404c14:	strb	w0, [x2, #8]
  404c18:	mov	x0, x20
  404c1c:	ldp	x19, x20, [sp, #16]
  404c20:	ldr	x21, [sp, #32]
  404c24:	ldp	x29, x30, [sp], #48
  404c28:	ret
  404c2c:	mov	x0, #0x9                   	// #9
  404c30:	bl	401e80 <xmalloc@plt>
  404c34:	mov	x20, x0
  404c38:	mov	x1, #0x0                   	// #0
  404c3c:	b	404bfc <ferror@plt+0x2a0c>
  404c40:	stp	x29, x30, [sp, #-32]!
  404c44:	mov	x29, sp
  404c48:	stp	x19, x20, [sp, #16]
  404c4c:	mov	x19, x0
  404c50:	bl	401e60 <bfd_get_error@plt>
  404c54:	cbnz	w0, 404cb0 <ferror@plt+0x2ac0>
  404c58:	mov	w2, #0x5                   	// #5
  404c5c:	adrp	x1, 407000 <ferror@plt+0x4e10>
  404c60:	add	x1, x1, #0xb00
  404c64:	mov	x0, #0x0                   	// #0
  404c68:	bl	4020e0 <dcgettext@plt>
  404c6c:	mov	x20, x0
  404c70:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  404c74:	ldr	x0, [x0, #1880]
  404c78:	bl	402040 <fflush@plt>
  404c7c:	cbz	x19, 404cbc <ferror@plt+0x2acc>
  404c80:	mov	x4, x20
  404c84:	mov	x3, x19
  404c88:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  404c8c:	ldr	x2, [x0, #3248]
  404c90:	adrp	x1, 407000 <ferror@plt+0x4e10>
  404c94:	add	x1, x1, #0xb18
  404c98:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  404c9c:	ldr	x0, [x0, #1856]
  404ca0:	bl	4021c0 <fprintf@plt>
  404ca4:	ldp	x19, x20, [sp, #16]
  404ca8:	ldp	x29, x30, [sp], #32
  404cac:	ret
  404cb0:	bl	4020c0 <bfd_errmsg@plt>
  404cb4:	mov	x20, x0
  404cb8:	b	404c70 <ferror@plt+0x2a80>
  404cbc:	mov	x3, x20
  404cc0:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  404cc4:	ldr	x2, [x0, #3248]
  404cc8:	adrp	x1, 408000 <ferror@plt+0x5e10>
  404ccc:	add	x1, x1, #0x8
  404cd0:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  404cd4:	ldr	x0, [x0, #1856]
  404cd8:	bl	4021c0 <fprintf@plt>
  404cdc:	b	404ca4 <ferror@plt+0x2ab4>
  404ce0:	stp	x29, x30, [sp, #-64]!
  404ce4:	mov	x29, sp
  404ce8:	stp	x19, x20, [sp, #16]
  404cec:	stp	x21, x22, [sp, #32]
  404cf0:	str	x23, [sp, #48]
  404cf4:	mov	x22, x0
  404cf8:	mov	x21, x1
  404cfc:	ldr	w1, [x1, #12]
  404d00:	add	w1, w1, #0x1
  404d04:	str	w1, [x21, #12]
  404d08:	sxtw	x0, w1
  404d0c:	add	x3, x0, w1, sxtw #1
  404d10:	ldr	x2, [x21, #16]
  404d14:	cmp	x2, x3, lsl #5
  404d18:	b.cs	404d54 <ferror@plt+0x2b64>  // b.hs, b.nlast
  404d1c:	lsl	x19, x3, #6
  404d20:	cmp	w1, #0x3f
  404d24:	mov	x0, #0x3000                	// #12288
  404d28:	csel	x19, x19, x0, gt
  404d2c:	mov	x1, x19
  404d30:	ldr	x0, [x21, #24]
  404d34:	bl	401e10 <xrealloc@plt>
  404d38:	str	x0, [x21, #24]
  404d3c:	ldr	x3, [x21, #16]
  404d40:	sub	x2, x19, x3
  404d44:	mov	w1, #0x0                   	// #0
  404d48:	add	x0, x0, x3
  404d4c:	bl	401e70 <memset@plt>
  404d50:	str	x19, [x21, #16]
  404d54:	ldr	x1, [x22]
  404d58:	ldrsw	x0, [x21, #12]
  404d5c:	ldr	x2, [x21, #24]
  404d60:	add	x0, x0, x0, lsl #1
  404d64:	add	x0, x2, x0, lsl #5
  404d68:	stur	x1, [x0, #-96]
  404d6c:	mov	w2, #0x5                   	// #5
  404d70:	adrp	x1, 407000 <ferror@plt+0x4e10>
  404d74:	add	x1, x1, #0xb28
  404d78:	mov	x0, #0x0                   	// #0
  404d7c:	bl	4020e0 <dcgettext@plt>
  404d80:	mov	x19, x0
  404d84:	ldr	x23, [x22]
  404d88:	ldr	w0, [x22, #16]
  404d8c:	bl	404b54 <ferror@plt+0x2964>
  404d90:	mov	x20, x0
  404d94:	ldr	w0, [x22, #12]
  404d98:	bl	404b54 <ferror@plt+0x2964>
  404d9c:	mov	x3, x0
  404da0:	mov	x2, x20
  404da4:	mov	x1, x23
  404da8:	mov	x0, x19
  404dac:	bl	402140 <printf@plt>
  404db0:	ldr	x1, [x22]
  404db4:	ldr	x0, [x21]
  404db8:	bl	402000 <bfd_openw@plt>
  404dbc:	mov	x20, x0
  404dc0:	cbz	x0, 404de4 <ferror@plt+0x2bf4>
  404dc4:	mov	w1, #0x1                   	// #1
  404dc8:	bl	401f10 <bfd_set_format@plt>
  404dcc:	mov	w19, #0x2                   	// #2
  404dd0:	cbz	w0, 404df8 <ferror@plt+0x2c08>
  404dd4:	adrp	x22, 407000 <ferror@plt+0x4e10>
  404dd8:	add	x22, x22, #0xb48
  404ddc:	mov	w23, #0x1                   	// #1
  404de0:	b	404e78 <ferror@plt+0x2c88>
  404de4:	ldr	x0, [x21]
  404de8:	bl	404c40 <ferror@plt+0x2a50>
  404dec:	mov	w0, #0x1                   	// #1
  404df0:	str	w0, [x21, #8]
  404df4:	b	404e0c <ferror@plt+0x2c1c>
  404df8:	bl	401e60 <bfd_get_error@plt>
  404dfc:	cmp	w0, #0x5
  404e00:	b.ne	404e24 <ferror@plt+0x2c34>  // b.any
  404e04:	mov	x0, x20
  404e08:	bl	401f60 <bfd_close_all_done@plt>
  404e0c:	ldr	w0, [x21, #8]
  404e10:	ldp	x19, x20, [sp, #16]
  404e14:	ldp	x21, x22, [sp, #32]
  404e18:	ldr	x23, [sp, #48]
  404e1c:	ldp	x29, x30, [sp], #64
  404e20:	ret
  404e24:	ldr	x0, [x22]
  404e28:	bl	404c40 <ferror@plt+0x2a50>
  404e2c:	mov	w0, #0x1                   	// #1
  404e30:	str	w0, [x21, #8]
  404e34:	b	404e04 <ferror@plt+0x2c14>
  404e38:	mov	x1, #0x0                   	// #0
  404e3c:	mov	w0, w19
  404e40:	bl	401fb0 <bfd_printable_arch_mach@plt>
  404e44:	mov	x1, x0
  404e48:	mov	x0, x22
  404e4c:	bl	402140 <printf@plt>
  404e50:	ldrsw	x2, [x21, #12]
  404e54:	ldr	x0, [x21, #24]
  404e58:	add	x2, x2, x2, lsl #1
  404e5c:	add	x2, x0, x2, lsl #5
  404e60:	sub	w0, w19, #0x2
  404e64:	add	x2, x2, x0
  404e68:	sturb	w23, [x2, #-88]
  404e6c:	add	w19, w19, #0x1
  404e70:	cmp	w19, #0x59
  404e74:	b.eq	404e04 <ferror@plt+0x2c14>  // b.none
  404e78:	ldr	x0, [x20, #8]
  404e7c:	ldr	x3, [x0, #656]
  404e80:	mov	x2, #0x0                   	// #0
  404e84:	mov	w1, w19
  404e88:	mov	x0, x20
  404e8c:	blr	x3
  404e90:	cbz	w0, 404e6c <ferror@plt+0x2c7c>
  404e94:	b	404e38 <ferror@plt+0x2c48>
  404e98:	stp	x29, x30, [sp, #-16]!
  404e9c:	mov	x29, sp
  404ea0:	bl	404c40 <ferror@plt+0x2a50>
  404ea4:	mov	w0, #0x1                   	// #1
  404ea8:	bl	402080 <xexit@plt>
  404eac:	stp	x29, x30, [sp, #-80]!
  404eb0:	mov	x29, sp
  404eb4:	stp	x19, x20, [sp, #16]
  404eb8:	str	x21, [sp, #32]
  404ebc:	mov	x21, x0
  404ec0:	mov	x19, x1
  404ec4:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  404ec8:	ldr	x0, [x0, #1880]
  404ecc:	bl	402040 <fflush@plt>
  404ed0:	adrp	x20, 41a000 <ferror@plt+0x17e10>
  404ed4:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  404ed8:	ldr	x2, [x0, #3248]
  404edc:	adrp	x1, 406000 <ferror@plt+0x3e10>
  404ee0:	add	x1, x1, #0x8b8
  404ee4:	ldr	x0, [x20, #1856]
  404ee8:	bl	4021c0 <fprintf@plt>
  404eec:	ldp	x0, x1, [x19]
  404ef0:	stp	x0, x1, [sp, #48]
  404ef4:	ldp	x0, x1, [x19, #16]
  404ef8:	stp	x0, x1, [sp, #64]
  404efc:	add	x2, sp, #0x30
  404f00:	mov	x1, x21
  404f04:	ldr	x0, [x20, #1856]
  404f08:	bl	402130 <vfprintf@plt>
  404f0c:	ldr	x1, [x20, #1856]
  404f10:	mov	w0, #0xa                   	// #10
  404f14:	bl	401d80 <putc@plt>
  404f18:	ldp	x19, x20, [sp, #16]
  404f1c:	ldr	x21, [sp, #32]
  404f20:	ldp	x29, x30, [sp], #80
  404f24:	ret
  404f28:	stp	x29, x30, [sp, #-272]!
  404f2c:	mov	x29, sp
  404f30:	str	x1, [sp, #216]
  404f34:	str	x2, [sp, #224]
  404f38:	str	x3, [sp, #232]
  404f3c:	str	x4, [sp, #240]
  404f40:	str	x5, [sp, #248]
  404f44:	str	x6, [sp, #256]
  404f48:	str	x7, [sp, #264]
  404f4c:	str	q0, [sp, #80]
  404f50:	str	q1, [sp, #96]
  404f54:	str	q2, [sp, #112]
  404f58:	str	q3, [sp, #128]
  404f5c:	str	q4, [sp, #144]
  404f60:	str	q5, [sp, #160]
  404f64:	str	q6, [sp, #176]
  404f68:	str	q7, [sp, #192]
  404f6c:	add	x1, sp, #0x110
  404f70:	str	x1, [sp, #48]
  404f74:	str	x1, [sp, #56]
  404f78:	add	x1, sp, #0xd0
  404f7c:	str	x1, [sp, #64]
  404f80:	mov	w1, #0xffffffc8            	// #-56
  404f84:	str	w1, [sp, #72]
  404f88:	mov	w1, #0xffffff80            	// #-128
  404f8c:	str	w1, [sp, #76]
  404f90:	ldp	x2, x3, [sp, #48]
  404f94:	stp	x2, x3, [sp, #16]
  404f98:	ldp	x2, x3, [sp, #64]
  404f9c:	stp	x2, x3, [sp, #32]
  404fa0:	add	x1, sp, #0x10
  404fa4:	bl	404eac <ferror@plt+0x2cbc>
  404fa8:	mov	w0, #0x1                   	// #1
  404fac:	bl	402080 <xexit@plt>
  404fb0:	stp	x29, x30, [sp, #-272]!
  404fb4:	mov	x29, sp
  404fb8:	str	x1, [sp, #216]
  404fbc:	str	x2, [sp, #224]
  404fc0:	str	x3, [sp, #232]
  404fc4:	str	x4, [sp, #240]
  404fc8:	str	x5, [sp, #248]
  404fcc:	str	x6, [sp, #256]
  404fd0:	str	x7, [sp, #264]
  404fd4:	str	q0, [sp, #80]
  404fd8:	str	q1, [sp, #96]
  404fdc:	str	q2, [sp, #112]
  404fe0:	str	q3, [sp, #128]
  404fe4:	str	q4, [sp, #144]
  404fe8:	str	q5, [sp, #160]
  404fec:	str	q6, [sp, #176]
  404ff0:	str	q7, [sp, #192]
  404ff4:	add	x1, sp, #0x110
  404ff8:	str	x1, [sp, #48]
  404ffc:	str	x1, [sp, #56]
  405000:	add	x1, sp, #0xd0
  405004:	str	x1, [sp, #64]
  405008:	mov	w1, #0xffffffc8            	// #-56
  40500c:	str	w1, [sp, #72]
  405010:	mov	w1, #0xffffff80            	// #-128
  405014:	str	w1, [sp, #76]
  405018:	ldp	x2, x3, [sp, #48]
  40501c:	stp	x2, x3, [sp, #16]
  405020:	ldp	x2, x3, [sp, #64]
  405024:	stp	x2, x3, [sp, #32]
  405028:	add	x1, sp, #0x10
  40502c:	bl	404eac <ferror@plt+0x2cbc>
  405030:	ldp	x29, x30, [sp], #272
  405034:	ret
  405038:	stp	x29, x30, [sp, #-32]!
  40503c:	mov	x29, sp
  405040:	adrp	x0, 407000 <ferror@plt+0x4e10>
  405044:	add	x0, x0, #0xb50
  405048:	bl	401d40 <bfd_set_default_target@plt>
  40504c:	cbz	w0, 405058 <ferror@plt+0x2e68>
  405050:	ldp	x29, x30, [sp], #32
  405054:	ret
  405058:	str	x19, [sp, #16]
  40505c:	mov	w2, #0x5                   	// #5
  405060:	adrp	x1, 407000 <ferror@plt+0x4e10>
  405064:	add	x1, x1, #0xb70
  405068:	mov	x0, #0x0                   	// #0
  40506c:	bl	4020e0 <dcgettext@plt>
  405070:	mov	x19, x0
  405074:	bl	401e60 <bfd_get_error@plt>
  405078:	bl	4020c0 <bfd_errmsg@plt>
  40507c:	mov	x2, x0
  405080:	adrp	x1, 407000 <ferror@plt+0x4e10>
  405084:	add	x1, x1, #0xb50
  405088:	mov	x0, x19
  40508c:	bl	404f28 <ferror@plt+0x2d38>
  405090:	stp	x29, x30, [sp, #-48]!
  405094:	mov	x29, sp
  405098:	stp	x19, x20, [sp, #16]
  40509c:	mov	x19, x0
  4050a0:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  4050a4:	ldr	x0, [x0, #1880]
  4050a8:	bl	402040 <fflush@plt>
  4050ac:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  4050b0:	ldr	x20, [x0, #1856]
  4050b4:	mov	w2, #0x5                   	// #5
  4050b8:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4050bc:	add	x1, x1, #0xba0
  4050c0:	mov	x0, #0x0                   	// #0
  4050c4:	bl	4020e0 <dcgettext@plt>
  4050c8:	adrp	x1, 41a000 <ferror@plt+0x17e10>
  4050cc:	ldr	x2, [x1, #3248]
  4050d0:	mov	x1, x0
  4050d4:	mov	x0, x20
  4050d8:	bl	4021c0 <fprintf@plt>
  4050dc:	ldr	x2, [x19]
  4050e0:	cbz	x2, 40510c <ferror@plt+0x2f1c>
  4050e4:	str	x21, [sp, #32]
  4050e8:	adrp	x20, 407000 <ferror@plt+0x4e10>
  4050ec:	add	x20, x20, #0xd30
  4050f0:	adrp	x21, 41a000 <ferror@plt+0x17e10>
  4050f4:	mov	x1, x20
  4050f8:	ldr	x0, [x21, #1856]
  4050fc:	bl	4021c0 <fprintf@plt>
  405100:	ldr	x2, [x19, #8]!
  405104:	cbnz	x2, 4050f4 <ferror@plt+0x2f04>
  405108:	ldr	x21, [sp, #32]
  40510c:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  405110:	ldr	x1, [x0, #1856]
  405114:	mov	w0, #0xa                   	// #10
  405118:	bl	401d90 <fputc@plt>
  40511c:	ldp	x19, x20, [sp, #16]
  405120:	ldp	x29, x30, [sp], #48
  405124:	ret
  405128:	stp	x29, x30, [sp, #-48]!
  40512c:	mov	x29, sp
  405130:	stp	x19, x20, [sp, #16]
  405134:	stp	x21, x22, [sp, #32]
  405138:	mov	x20, x1
  40513c:	cbz	x0, 4051bc <ferror@plt+0x2fcc>
  405140:	mov	x19, x0
  405144:	mov	w2, #0x5                   	// #5
  405148:	adrp	x1, 407000 <ferror@plt+0x4e10>
  40514c:	add	x1, x1, #0xbd0
  405150:	mov	x0, #0x0                   	// #0
  405154:	bl	4020e0 <dcgettext@plt>
  405158:	mov	x2, x19
  40515c:	mov	x1, x0
  405160:	mov	x0, x20
  405164:	bl	4021c0 <fprintf@plt>
  405168:	bl	401e40 <bfd_target_list@plt>
  40516c:	mov	x22, x0
  405170:	ldr	x2, [x0]
  405174:	cbz	x2, 405198 <ferror@plt+0x2fa8>
  405178:	add	x19, x0, #0x8
  40517c:	adrp	x21, 407000 <ferror@plt+0x4e10>
  405180:	add	x21, x21, #0xd30
  405184:	mov	x1, x21
  405188:	mov	x0, x20
  40518c:	bl	4021c0 <fprintf@plt>
  405190:	ldr	x2, [x19], #8
  405194:	cbnz	x2, 405184 <ferror@plt+0x2f94>
  405198:	mov	x1, x20
  40519c:	mov	w0, #0xa                   	// #10
  4051a0:	bl	401d90 <fputc@plt>
  4051a4:	mov	x0, x22
  4051a8:	bl	401ff0 <free@plt>
  4051ac:	ldp	x19, x20, [sp, #16]
  4051b0:	ldp	x21, x22, [sp, #32]
  4051b4:	ldp	x29, x30, [sp], #48
  4051b8:	ret
  4051bc:	mov	w2, #0x5                   	// #5
  4051c0:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4051c4:	add	x1, x1, #0xbb8
  4051c8:	mov	x0, #0x0                   	// #0
  4051cc:	bl	4020e0 <dcgettext@plt>
  4051d0:	mov	x1, x0
  4051d4:	mov	x0, x20
  4051d8:	bl	4021c0 <fprintf@plt>
  4051dc:	b	405168 <ferror@plt+0x2f78>
  4051e0:	stp	x29, x30, [sp, #-48]!
  4051e4:	mov	x29, sp
  4051e8:	stp	x19, x20, [sp, #16]
  4051ec:	stp	x21, x22, [sp, #32]
  4051f0:	mov	x20, x1
  4051f4:	cbz	x0, 405274 <ferror@plt+0x3084>
  4051f8:	mov	x19, x0
  4051fc:	mov	w2, #0x5                   	// #5
  405200:	adrp	x1, 407000 <ferror@plt+0x4e10>
  405204:	add	x1, x1, #0xc08
  405208:	mov	x0, #0x0                   	// #0
  40520c:	bl	4020e0 <dcgettext@plt>
  405210:	mov	x2, x19
  405214:	mov	x1, x0
  405218:	mov	x0, x20
  40521c:	bl	4021c0 <fprintf@plt>
  405220:	bl	401d30 <bfd_arch_list@plt>
  405224:	mov	x22, x0
  405228:	ldr	x2, [x0]
  40522c:	cbz	x2, 405250 <ferror@plt+0x3060>
  405230:	mov	x19, x0
  405234:	adrp	x21, 407000 <ferror@plt+0x4e10>
  405238:	add	x21, x21, #0xd30
  40523c:	mov	x1, x21
  405240:	mov	x0, x20
  405244:	bl	4021c0 <fprintf@plt>
  405248:	ldr	x2, [x19, #8]!
  40524c:	cbnz	x2, 40523c <ferror@plt+0x304c>
  405250:	mov	x1, x20
  405254:	mov	w0, #0xa                   	// #10
  405258:	bl	401d90 <fputc@plt>
  40525c:	mov	x0, x22
  405260:	bl	401ff0 <free@plt>
  405264:	ldp	x19, x20, [sp, #16]
  405268:	ldp	x21, x22, [sp, #32]
  40526c:	ldp	x29, x30, [sp], #48
  405270:	ret
  405274:	mov	w2, #0x5                   	// #5
  405278:	adrp	x1, 407000 <ferror@plt+0x4e10>
  40527c:	add	x1, x1, #0xbe8
  405280:	mov	x0, #0x0                   	// #0
  405284:	bl	4020e0 <dcgettext@plt>
  405288:	mov	x1, x0
  40528c:	mov	x0, x20
  405290:	bl	4021c0 <fprintf@plt>
  405294:	b	405220 <ferror@plt+0x3030>
  405298:	stp	x29, x30, [sp, #-160]!
  40529c:	mov	x29, sp
  4052a0:	stp	x19, x20, [sp, #16]
  4052a4:	mov	w2, #0x5                   	// #5
  4052a8:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4052ac:	add	x1, x1, #0xc28
  4052b0:	mov	x0, #0x0                   	// #0
  4052b4:	bl	4020e0 <dcgettext@plt>
  4052b8:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4052bc:	add	x1, x1, #0xc48
  4052c0:	bl	402140 <printf@plt>
  4052c4:	mov	x0, #0x0                   	// #0
  4052c8:	bl	40678c <ferror@plt+0x459c>
  4052cc:	str	x0, [sp, #128]
  4052d0:	str	wzr, [sp, #136]
  4052d4:	str	wzr, [sp, #140]
  4052d8:	str	xzr, [sp, #144]
  4052dc:	str	xzr, [sp, #152]
  4052e0:	add	x1, sp, #0x80
  4052e4:	adrp	x0, 404000 <ferror@plt+0x1e10>
  4052e8:	add	x0, x0, #0xce0
  4052ec:	bl	401fe0 <bfd_iterate_over_targets@plt>
  4052f0:	ldr	x0, [sp, #128]
  4052f4:	bl	4021b0 <unlink@plt>
  4052f8:	ldr	x0, [sp, #128]
  4052fc:	bl	401ff0 <free@plt>
  405300:	ldr	w19, [sp, #136]
  405304:	cbz	w19, 405318 <ferror@plt+0x3128>
  405308:	ldr	w0, [sp, #136]
  40530c:	ldp	x19, x20, [sp, #16]
  405310:	ldp	x29, x30, [sp], #160
  405314:	ret
  405318:	stp	x21, x22, [sp, #32]
  40531c:	stp	x23, x24, [sp, #48]
  405320:	stp	x25, x26, [sp, #64]
  405324:	stp	x27, x28, [sp, #80]
  405328:	mov	w24, w19
  40532c:	mov	w20, #0x2                   	// #2
  405330:	mov	x1, #0x0                   	// #0
  405334:	mov	w0, w20
  405338:	bl	401fb0 <bfd_printable_arch_mach@plt>
  40533c:	bl	401ce0 <strlen@plt>
  405340:	cmp	w24, w0
  405344:	csel	w24, w24, w0, ge  // ge = tcont
  405348:	add	w20, w20, #0x1
  40534c:	cmp	w20, #0x59
  405350:	b.ne	405330 <ferror@plt+0x3140>  // b.any
  405354:	adrp	x0, 407000 <ferror@plt+0x4e10>
  405358:	add	x0, x0, #0xc60
  40535c:	bl	402180 <getenv@plt>
  405360:	mov	w1, #0x50                  	// #80
  405364:	cbz	x0, 405380 <ferror@plt+0x3190>
  405368:	mov	w2, #0xa                   	// #10
  40536c:	mov	x1, #0x0                   	// #0
  405370:	bl	401fc0 <strtol@plt>
  405374:	cmp	w0, #0x0
  405378:	mov	w1, #0x50                  	// #80
  40537c:	csel	w1, w0, w1, ne  // ne = any
  405380:	ldr	w23, [sp, #140]
  405384:	cmp	w23, #0x0
  405388:	b.le	4055a8 <ferror@plt+0x33b8>
  40538c:	sub	w1, w1, w24
  405390:	sub	w0, w1, #0x1
  405394:	str	w0, [sp, #124]
  405398:	adrp	x25, 41a000 <ferror@plt+0x17e10>
  40539c:	adrp	x0, 407000 <ferror@plt+0x4e10>
  4053a0:	add	x0, x0, #0xc78
  4053a4:	str	x0, [sp, #112]
  4053a8:	b	4054a8 <ferror@plt+0x32b8>
  4053ac:	adrp	x2, 407000 <ferror@plt+0x4e10>
  4053b0:	add	x2, x2, #0xc68
  4053b4:	add	w1, w24, #0x1
  4053b8:	adrp	x0, 407000 <ferror@plt+0x4e10>
  4053bc:	add	x0, x0, #0xc70
  4053c0:	bl	402140 <printf@plt>
  4053c4:	cmp	w19, w20
  4053c8:	b.ne	405510 <ferror@plt+0x3320>  // b.any
  4053cc:	b	40554c <ferror@plt+0x335c>
  4053d0:	ldr	x1, [x25, #1880]
  4053d4:	ldr	x0, [x0, x23]
  4053d8:	bl	401cf0 <fputs@plt>
  4053dc:	add	x23, x23, #0x60
  4053e0:	cmp	x21, x23
  4053e4:	b.eq	405434 <ferror@plt+0x3244>  // b.none
  4053e8:	ldr	x1, [x25, #1880]
  4053ec:	mov	w0, #0x20                  	// #32
  4053f0:	bl	401d80 <putc@plt>
  4053f4:	ldr	x0, [sp, #152]
  4053f8:	add	x1, x0, x23
  4053fc:	add	x1, x1, x28
  405400:	ldrb	w1, [x1, #8]
  405404:	cbnz	w1, 4053d0 <ferror@plt+0x31e0>
  405408:	ldr	x0, [x0, x23]
  40540c:	bl	401ce0 <strlen@plt>
  405410:	sub	w26, w0, #0x1
  405414:	cbz	w0, 4053dc <ferror@plt+0x31ec>
  405418:	ldr	x1, [x25, #1880]
  40541c:	mov	w0, w27
  405420:	bl	401d80 <putc@plt>
  405424:	sub	w26, w26, #0x1
  405428:	cmn	w26, #0x1
  40542c:	b.ne	405418 <ferror@plt+0x3228>  // b.any
  405430:	b	4053dc <ferror@plt+0x31ec>
  405434:	ldr	x1, [x25, #1880]
  405438:	mov	w0, #0xa                   	// #10
  40543c:	bl	401d80 <putc@plt>
  405440:	add	w22, w22, #0x1
  405444:	cmp	w22, #0x59
  405448:	b.eq	405498 <ferror@plt+0x32a8>  // b.none
  40544c:	mov	x1, #0x0                   	// #0
  405450:	mov	w0, w22
  405454:	bl	401fb0 <bfd_printable_arch_mach@plt>
  405458:	ldr	x1, [sp, #112]
  40545c:	bl	401fa0 <strcmp@plt>
  405460:	cbz	w0, 405440 <ferror@plt+0x3250>
  405464:	mov	x1, #0x0                   	// #0
  405468:	mov	w0, w22
  40546c:	bl	401fb0 <bfd_printable_arch_mach@plt>
  405470:	mov	x2, x0
  405474:	mov	w1, w24
  405478:	ldr	x0, [sp, #104]
  40547c:	bl	402140 <printf@plt>
  405480:	cmp	w20, w19
  405484:	b.eq	405434 <ferror@plt+0x3244>  // b.none
  405488:	ldr	x23, [sp, #96]
  40548c:	sub	w28, w22, #0x2
  405490:	mov	w27, #0x2d                  	// #45
  405494:	b	4053f4 <ferror@plt+0x3204>
  405498:	ldr	w23, [sp, #140]
  40549c:	cmp	w23, w20
  4054a0:	b.le	405594 <ferror@plt+0x33a4>
  4054a4:	mov	w19, w20
  4054a8:	ldr	w22, [sp, #124]
  4054ac:	cmp	w19, w23
  4054b0:	b.ge	4055bc <ferror@plt+0x33cc>  // b.tcont
  4054b4:	sxtw	x26, w19
  4054b8:	add	x21, x26, w19, sxtw #1
  4054bc:	lsl	x0, x21, #5
  4054c0:	mov	x27, x0
  4054c4:	ldr	x21, [sp, #152]
  4054c8:	add	x21, x21, x0
  4054cc:	mov	w20, w19
  4054d0:	ldr	x0, [x21]
  4054d4:	bl	401ce0 <strlen@plt>
  4054d8:	sub	w22, w22, #0x1
  4054dc:	subs	w22, w22, w0
  4054e0:	b.mi	4053ac <ferror@plt+0x31bc>  // b.first
  4054e4:	add	w20, w20, #0x1
  4054e8:	add	x21, x21, #0x60
  4054ec:	cmp	w20, w23
  4054f0:	b.ne	4054d0 <ferror@plt+0x32e0>  // b.any
  4054f4:	adrp	x2, 407000 <ferror@plt+0x4e10>
  4054f8:	add	x2, x2, #0xc68
  4054fc:	add	w1, w24, #0x1
  405500:	adrp	x0, 407000 <ferror@plt+0x4e10>
  405504:	add	x0, x0, #0xc70
  405508:	bl	402140 <printf@plt>
  40550c:	mov	w20, w23
  405510:	mvn	w0, w19
  405514:	add	w0, w0, w20
  405518:	add	x26, x26, #0x1
  40551c:	add	x26, x0, x26
  405520:	add	x26, x26, x26, lsl #1
  405524:	lsl	x26, x26, #5
  405528:	adrp	x21, 407000 <ferror@plt+0x4e10>
  40552c:	add	x21, x21, #0xcc8
  405530:	ldr	x0, [sp, #152]
  405534:	ldr	x1, [x0, x27]
  405538:	mov	x0, x21
  40553c:	bl	402140 <printf@plt>
  405540:	add	x27, x27, #0x60
  405544:	cmp	x27, x26
  405548:	b.ne	405530 <ferror@plt+0x3340>  // b.any
  40554c:	ldr	x1, [x25, #1880]
  405550:	mov	w0, #0xa                   	// #10
  405554:	bl	401d80 <putc@plt>
  405558:	sxtw	x0, w19
  40555c:	add	x1, x0, w19, sxtw #1
  405560:	lsl	x1, x1, #5
  405564:	str	x1, [sp, #96]
  405568:	mvn	w21, w19
  40556c:	add	w21, w21, w20
  405570:	add	x0, x0, #0x1
  405574:	add	x21, x21, x0
  405578:	add	x21, x21, x21, lsl #1
  40557c:	lsl	x21, x21, #5
  405580:	mov	w22, #0x2                   	// #2
  405584:	adrp	x0, 407000 <ferror@plt+0x4e10>
  405588:	add	x0, x0, #0xc88
  40558c:	str	x0, [sp, #104]
  405590:	b	40544c <ferror@plt+0x325c>
  405594:	ldp	x21, x22, [sp, #32]
  405598:	ldp	x23, x24, [sp, #48]
  40559c:	ldp	x25, x26, [sp, #64]
  4055a0:	ldp	x27, x28, [sp, #80]
  4055a4:	b	405308 <ferror@plt+0x3118>
  4055a8:	ldp	x21, x22, [sp, #32]
  4055ac:	ldp	x23, x24, [sp, #48]
  4055b0:	ldp	x25, x26, [sp, #64]
  4055b4:	ldp	x27, x28, [sp, #80]
  4055b8:	b	405308 <ferror@plt+0x3118>
  4055bc:	adrp	x2, 407000 <ferror@plt+0x4e10>
  4055c0:	add	x2, x2, #0xc68
  4055c4:	add	w1, w24, #0x1
  4055c8:	adrp	x0, 407000 <ferror@plt+0x4e10>
  4055cc:	add	x0, x0, #0xc70
  4055d0:	bl	402140 <printf@plt>
  4055d4:	mov	w20, w19
  4055d8:	b	40554c <ferror@plt+0x335c>
  4055dc:	stp	x29, x30, [sp, #-240]!
  4055e0:	mov	x29, sp
  4055e4:	stp	x19, x20, [sp, #16]
  4055e8:	str	x21, [sp, #32]
  4055ec:	mov	x21, x0
  4055f0:	mov	x19, x1
  4055f4:	mov	w20, w3
  4055f8:	cbz	w2, 405614 <ferror@plt+0x3424>
  4055fc:	ldr	x0, [x1, #8]
  405600:	ldr	x2, [x0, #480]
  405604:	add	x1, sp, #0x70
  405608:	mov	x0, x19
  40560c:	blr	x2
  405610:	cbz	w0, 405650 <ferror@plt+0x3460>
  405614:	mov	x1, x21
  405618:	ldr	x0, [x19]
  40561c:	bl	401cf0 <fputs@plt>
  405620:	cbz	w20, 405634 <ferror@plt+0x3444>
  405624:	ldrb	w0, [x19, #76]
  405628:	tbz	w0, #7, 4056e8 <ferror@plt+0x34f8>
  40562c:	ldr	x2, [x19, #96]
  405630:	cbnz	x2, 4056d4 <ferror@plt+0x34e4>
  405634:	mov	x1, x21
  405638:	mov	w0, #0xa                   	// #10
  40563c:	bl	401d90 <fputc@plt>
  405640:	ldp	x19, x20, [sp, #16]
  405644:	ldr	x21, [sp, #32]
  405648:	ldp	x29, x30, [sp], #240
  40564c:	ret
  405650:	ldr	x0, [sp, #200]
  405654:	str	x0, [sp, #48]
  405658:	add	x0, sp, #0x30
  40565c:	bl	401dc0 <ctime@plt>
  405660:	cbz	x0, 4056b4 <ferror@plt+0x34c4>
  405664:	add	x3, x0, #0x14
  405668:	add	x2, x0, #0x4
  40566c:	adrp	x1, 407000 <ferror@plt+0x4e10>
  405670:	add	x1, x1, #0xca8
  405674:	add	x0, sp, #0x48
  405678:	bl	401d70 <sprintf@plt>
  40567c:	add	x1, sp, #0x38
  405680:	ldr	w0, [sp, #128]
  405684:	bl	405c54 <ferror@plt+0x3a64>
  405688:	strb	wzr, [sp, #66]
  40568c:	add	x6, sp, #0x48
  405690:	ldr	x5, [sp, #160]
  405694:	ldr	w4, [sp, #140]
  405698:	ldr	w3, [sp, #136]
  40569c:	add	x2, sp, #0x39
  4056a0:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4056a4:	add	x1, x1, #0xcb8
  4056a8:	mov	x0, x21
  4056ac:	bl	4021c0 <fprintf@plt>
  4056b0:	b	405614 <ferror@plt+0x3424>
  4056b4:	mov	w2, #0x5                   	// #5
  4056b8:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4056bc:	add	x1, x1, #0xc90
  4056c0:	bl	4020e0 <dcgettext@plt>
  4056c4:	mov	x1, x0
  4056c8:	add	x0, sp, #0x48
  4056cc:	bl	401d70 <sprintf@plt>
  4056d0:	b	40567c <ferror@plt+0x348c>
  4056d4:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4056d8:	add	x1, x1, #0xcd0
  4056dc:	mov	x0, x21
  4056e0:	bl	4021c0 <fprintf@plt>
  4056e4:	b	405634 <ferror@plt+0x3444>
  4056e8:	ldr	x2, [x19, #88]
  4056ec:	cbz	x2, 405634 <ferror@plt+0x3444>
  4056f0:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4056f4:	add	x1, x1, #0xcd0
  4056f8:	mov	x0, x21
  4056fc:	bl	4021c0 <fprintf@plt>
  405700:	b	405634 <ferror@plt+0x3444>
  405704:	stp	x29, x30, [sp, #-32]!
  405708:	mov	x29, sp
  40570c:	str	x19, [sp, #16]
  405710:	bl	404bb4 <ferror@plt+0x29c4>
  405714:	mov	x19, x0
  405718:	bl	402070 <mkstemp@plt>
  40571c:	cmn	w0, #0x1
  405720:	b.eq	405738 <ferror@plt+0x3548>  // b.none
  405724:	bl	401ee0 <close@plt>
  405728:	mov	x0, x19
  40572c:	ldr	x19, [sp, #16]
  405730:	ldp	x29, x30, [sp], #32
  405734:	ret
  405738:	mov	x0, x19
  40573c:	bl	401ff0 <free@plt>
  405740:	mov	x19, #0x0                   	// #0
  405744:	b	405728 <ferror@plt+0x3538>
  405748:	stp	x29, x30, [sp, #-16]!
  40574c:	mov	x29, sp
  405750:	bl	404bb4 <ferror@plt+0x29c4>
  405754:	bl	401f20 <mkdtemp@plt>
  405758:	ldp	x29, x30, [sp], #16
  40575c:	ret
  405760:	stp	x29, x30, [sp, #-48]!
  405764:	mov	x29, sp
  405768:	stp	x19, x20, [sp, #16]
  40576c:	mov	x20, x0
  405770:	mov	x19, x1
  405774:	mov	w2, #0x0                   	// #0
  405778:	add	x1, sp, #0x28
  40577c:	bl	401d00 <bfd_scan_vma@plt>
  405780:	ldr	x1, [sp, #40]
  405784:	ldrb	w1, [x1]
  405788:	cbnz	w1, 405798 <ferror@plt+0x35a8>
  40578c:	ldp	x19, x20, [sp, #16]
  405790:	ldp	x29, x30, [sp], #48
  405794:	ret
  405798:	mov	w2, #0x5                   	// #5
  40579c:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4057a0:	add	x1, x1, #0xcd8
  4057a4:	mov	x0, #0x0                   	// #0
  4057a8:	bl	4020e0 <dcgettext@plt>
  4057ac:	mov	x2, x20
  4057b0:	mov	x1, x19
  4057b4:	bl	404f28 <ferror@plt+0x2d38>
  4057b8:	cbz	x0, 4058f0 <ferror@plt+0x3700>
  4057bc:	stp	x29, x30, [sp, #-176]!
  4057c0:	mov	x29, sp
  4057c4:	stp	x19, x20, [sp, #16]
  4057c8:	mov	x19, x0
  4057cc:	add	x2, sp, #0x30
  4057d0:	mov	x1, x0
  4057d4:	mov	w0, #0x0                   	// #0
  4057d8:	bl	4021a0 <__xstat@plt>
  4057dc:	tbnz	w0, #31, 40580c <ferror@plt+0x361c>
  4057e0:	ldr	w0, [sp, #64]
  4057e4:	and	w0, w0, #0xf000
  4057e8:	cmp	w0, #0x4, lsl #12
  4057ec:	b.eq	405884 <ferror@plt+0x3694>  // b.none
  4057f0:	cmp	w0, #0x8, lsl #12
  4057f4:	b.ne	4058a8 <ferror@plt+0x36b8>  // b.any
  4057f8:	ldr	x0, [sp, #96]
  4057fc:	tbnz	x0, #63, 4058cc <ferror@plt+0x36dc>
  405800:	ldp	x19, x20, [sp, #16]
  405804:	ldp	x29, x30, [sp], #176
  405808:	ret
  40580c:	bl	402170 <__errno_location@plt>
  405810:	mov	x20, x0
  405814:	ldr	w0, [x0]
  405818:	cmp	w0, #0x2
  40581c:	b.eq	405860 <ferror@plt+0x3670>  // b.none
  405820:	str	x21, [sp, #32]
  405824:	mov	w2, #0x5                   	// #5
  405828:	adrp	x1, 407000 <ferror@plt+0x4e10>
  40582c:	add	x1, x1, #0xd08
  405830:	mov	x0, #0x0                   	// #0
  405834:	bl	4020e0 <dcgettext@plt>
  405838:	mov	x21, x0
  40583c:	ldr	w0, [x20]
  405840:	bl	401ed0 <strerror@plt>
  405844:	mov	x2, x0
  405848:	mov	x1, x19
  40584c:	mov	x0, x21
  405850:	bl	404fb0 <ferror@plt+0x2dc0>
  405854:	mov	x0, #0xffffffffffffffff    	// #-1
  405858:	ldr	x21, [sp, #32]
  40585c:	b	405800 <ferror@plt+0x3610>
  405860:	mov	w2, #0x5                   	// #5
  405864:	adrp	x1, 407000 <ferror@plt+0x4e10>
  405868:	add	x1, x1, #0xcf0
  40586c:	mov	x0, #0x0                   	// #0
  405870:	bl	4020e0 <dcgettext@plt>
  405874:	mov	x1, x19
  405878:	bl	404fb0 <ferror@plt+0x2dc0>
  40587c:	mov	x0, #0xffffffffffffffff    	// #-1
  405880:	b	405800 <ferror@plt+0x3610>
  405884:	mov	w2, #0x5                   	// #5
  405888:	adrp	x1, 407000 <ferror@plt+0x4e10>
  40588c:	add	x1, x1, #0xd38
  405890:	mov	x0, #0x0                   	// #0
  405894:	bl	4020e0 <dcgettext@plt>
  405898:	mov	x1, x19
  40589c:	bl	404fb0 <ferror@plt+0x2dc0>
  4058a0:	mov	x0, #0xffffffffffffffff    	// #-1
  4058a4:	b	405800 <ferror@plt+0x3610>
  4058a8:	mov	w2, #0x5                   	// #5
  4058ac:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4058b0:	add	x1, x1, #0xd58
  4058b4:	mov	x0, #0x0                   	// #0
  4058b8:	bl	4020e0 <dcgettext@plt>
  4058bc:	mov	x1, x19
  4058c0:	bl	404fb0 <ferror@plt+0x2dc0>
  4058c4:	mov	x0, #0xffffffffffffffff    	// #-1
  4058c8:	b	405800 <ferror@plt+0x3610>
  4058cc:	mov	w2, #0x5                   	// #5
  4058d0:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4058d4:	add	x1, x1, #0xd80
  4058d8:	mov	x0, #0x0                   	// #0
  4058dc:	bl	4020e0 <dcgettext@plt>
  4058e0:	mov	x1, x19
  4058e4:	bl	404fb0 <ferror@plt+0x2dc0>
  4058e8:	mov	x0, #0xffffffffffffffff    	// #-1
  4058ec:	b	405800 <ferror@plt+0x3610>
  4058f0:	mov	x0, #0xffffffffffffffff    	// #-1
  4058f4:	ret
  4058f8:	stp	x29, x30, [sp, #-32]!
  4058fc:	mov	x29, sp
  405900:	stp	x19, x20, [sp, #16]
  405904:	cbz	x0, 405998 <ferror@plt+0x37a8>
  405908:	mov	x19, x0
  40590c:	ldr	x0, [x0, #208]
  405910:	cbz	x0, 4059b8 <ferror@plt+0x37c8>
  405914:	ldrb	w1, [x0, #76]
  405918:	tbnz	w1, #7, 4059b8 <ferror@plt+0x37c8>
  40591c:	ldr	x0, [x0]
  405920:	bl	401ce0 <strlen@plt>
  405924:	mov	x20, x0
  405928:	ldr	x0, [x19]
  40592c:	bl	401ce0 <strlen@plt>
  405930:	add	x20, x20, x0
  405934:	add	x20, x20, #0x3
  405938:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  40593c:	ldr	x0, [x0, #3224]
  405940:	cmp	x0, x20
  405944:	b.cs	405964 <ferror@plt+0x3774>  // b.hs, b.nlast
  405948:	cbnz	x0, 4059c0 <ferror@plt+0x37d0>
  40594c:	add	x0, x20, x20, lsr #1
  405950:	adrp	x1, 41a000 <ferror@plt+0x17e10>
  405954:	add	x20, x1, #0xc98
  405958:	str	x0, [x1, #3224]
  40595c:	bl	401e80 <xmalloc@plt>
  405960:	str	x0, [x20, #8]
  405964:	ldr	x0, [x19, #208]
  405968:	adrp	x20, 41a000 <ferror@plt+0x17e10>
  40596c:	add	x20, x20, #0xc98
  405970:	ldr	x3, [x19]
  405974:	ldr	x2, [x0]
  405978:	adrp	x1, 407000 <ferror@plt+0x4e10>
  40597c:	add	x1, x1, #0xde8
  405980:	ldr	x0, [x20, #8]
  405984:	bl	401d70 <sprintf@plt>
  405988:	ldr	x0, [x20, #8]
  40598c:	ldp	x19, x20, [sp, #16]
  405990:	ldp	x29, x30, [sp], #32
  405994:	ret
  405998:	adrp	x3, 407000 <ferror@plt+0x4e10>
  40599c:	add	x3, x3, #0xe18
  4059a0:	mov	w2, #0x281                 	// #641
  4059a4:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4059a8:	add	x1, x1, #0xdc0
  4059ac:	adrp	x0, 407000 <ferror@plt+0x4e10>
  4059b0:	add	x0, x0, #0xdd8
  4059b4:	bl	402160 <__assert_fail@plt>
  4059b8:	ldr	x0, [x19]
  4059bc:	b	40598c <ferror@plt+0x379c>
  4059c0:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  4059c4:	ldr	x0, [x0, #3232]
  4059c8:	bl	401ff0 <free@plt>
  4059cc:	b	40594c <ferror@plt+0x375c>
  4059d0:	stp	x29, x30, [sp, #-288]!
  4059d4:	mov	x29, sp
  4059d8:	stp	x19, x20, [sp, #16]
  4059dc:	stp	x21, x22, [sp, #32]
  4059e0:	str	x23, [sp, #48]
  4059e4:	mov	x19, x0
  4059e8:	mov	x22, x1
  4059ec:	mov	x21, x2
  4059f0:	mov	x20, x3
  4059f4:	str	x4, [sp, #256]
  4059f8:	str	x5, [sp, #264]
  4059fc:	str	x6, [sp, #272]
  405a00:	str	x7, [sp, #280]
  405a04:	str	q0, [sp, #128]
  405a08:	str	q1, [sp, #144]
  405a0c:	str	q2, [sp, #160]
  405a10:	str	q3, [sp, #176]
  405a14:	str	q4, [sp, #192]
  405a18:	str	q5, [sp, #208]
  405a1c:	str	q6, [sp, #224]
  405a20:	str	q7, [sp, #240]
  405a24:	bl	401e60 <bfd_get_error@plt>
  405a28:	cbnz	w0, 405ab8 <ferror@plt+0x38c8>
  405a2c:	mov	w2, #0x5                   	// #5
  405a30:	adrp	x1, 407000 <ferror@plt+0x4e10>
  405a34:	add	x1, x1, #0xb00
  405a38:	mov	x0, #0x0                   	// #0
  405a3c:	bl	4020e0 <dcgettext@plt>
  405a40:	mov	x23, x0
  405a44:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  405a48:	ldr	x0, [x0, #1880]
  405a4c:	bl	402040 <fflush@plt>
  405a50:	add	x0, sp, #0x120
  405a54:	str	x0, [sp, #96]
  405a58:	str	x0, [sp, #104]
  405a5c:	add	x0, sp, #0x100
  405a60:	str	x0, [sp, #112]
  405a64:	mov	w0, #0xffffffe0            	// #-32
  405a68:	str	w0, [sp, #120]
  405a6c:	mov	w0, #0xffffff80            	// #-128
  405a70:	str	w0, [sp, #124]
  405a74:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  405a78:	ldr	x1, [x0, #1856]
  405a7c:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  405a80:	ldr	x0, [x0, #3248]
  405a84:	bl	401cf0 <fputs@plt>
  405a88:	cbz	x22, 405ad4 <ferror@plt+0x38e4>
  405a8c:	cbz	x19, 405ac4 <ferror@plt+0x38d4>
  405a90:	cbz	x21, 405ad4 <ferror@plt+0x38e4>
  405a94:	ldr	x3, [x21]
  405a98:	cbz	x3, 405ad4 <ferror@plt+0x38e4>
  405a9c:	mov	x2, x19
  405aa0:	adrp	x1, 407000 <ferror@plt+0x4e10>
  405aa4:	add	x1, x1, #0xdf0
  405aa8:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  405aac:	ldr	x0, [x0, #1856]
  405ab0:	bl	4021c0 <fprintf@plt>
  405ab4:	b	405aec <ferror@plt+0x38fc>
  405ab8:	bl	4020c0 <bfd_errmsg@plt>
  405abc:	mov	x23, x0
  405ac0:	b	405a44 <ferror@plt+0x3854>
  405ac4:	mov	x0, x22
  405ac8:	bl	4058f8 <ferror@plt+0x3708>
  405acc:	mov	x19, x0
  405ad0:	b	405a90 <ferror@plt+0x38a0>
  405ad4:	mov	x2, x19
  405ad8:	adrp	x1, 407000 <ferror@plt+0x4e10>
  405adc:	add	x1, x1, #0xe00
  405ae0:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  405ae4:	ldr	x0, [x0, #1856]
  405ae8:	bl	4021c0 <fprintf@plt>
  405aec:	cbz	x20, 405b2c <ferror@plt+0x393c>
  405af0:	adrp	x19, 41a000 <ferror@plt+0x17e10>
  405af4:	ldr	x3, [x19, #1856]
  405af8:	mov	x2, #0x2                   	// #2
  405afc:	mov	x1, #0x1                   	// #1
  405b00:	adrp	x0, 407000 <ferror@plt+0x4e10>
  405b04:	add	x0, x0, #0xe08
  405b08:	bl	402010 <fwrite@plt>
  405b0c:	ldp	x0, x1, [sp, #96]
  405b10:	stp	x0, x1, [sp, #64]
  405b14:	ldp	x0, x1, [sp, #112]
  405b18:	stp	x0, x1, [sp, #80]
  405b1c:	add	x2, sp, #0x40
  405b20:	mov	x1, x20
  405b24:	ldr	x0, [x19, #1856]
  405b28:	bl	402130 <vfprintf@plt>
  405b2c:	mov	x2, x23
  405b30:	adrp	x1, 407000 <ferror@plt+0x4e10>
  405b34:	add	x1, x1, #0xe10
  405b38:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  405b3c:	ldr	x0, [x0, #1856]
  405b40:	bl	4021c0 <fprintf@plt>
  405b44:	ldp	x19, x20, [sp, #16]
  405b48:	ldp	x21, x22, [sp, #32]
  405b4c:	ldr	x23, [sp, #48]
  405b50:	ldp	x29, x30, [sp], #288
  405b54:	ret
  405b58:	ldrb	w1, [x0]
  405b5c:	cmp	w1, #0x2f
  405b60:	b.eq	405bec <ferror@plt+0x39fc>  // b.none
  405b64:	cbnz	w1, 405bc8 <ferror@plt+0x39d8>
  405b68:	mov	w0, #0x1                   	// #1
  405b6c:	b	405be8 <ferror@plt+0x39f8>
  405b70:	add	x1, x0, #0x2
  405b74:	ldrb	w0, [x0, #2]
  405b78:	cmp	w0, #0x2f
  405b7c:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  405b80:	b.eq	405bf4 <ferror@plt+0x3a04>  // b.none
  405b84:	mov	x0, x1
  405b88:	ldrb	w1, [x0]
  405b8c:	cmp	w1, #0x2f
  405b90:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  405b94:	b.eq	405ba8 <ferror@plt+0x39b8>  // b.none
  405b98:	ldrb	w1, [x0, #1]!
  405b9c:	cmp	w1, #0x2f
  405ba0:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  405ba4:	b.ne	405b98 <ferror@plt+0x39a8>  // b.any
  405ba8:	ldrb	w1, [x0]
  405bac:	cmp	w1, #0x2f
  405bb0:	b.ne	405bc0 <ferror@plt+0x39d0>  // b.any
  405bb4:	ldrb	w1, [x0, #1]!
  405bb8:	cmp	w1, #0x2f
  405bbc:	b.eq	405bb4 <ferror@plt+0x39c4>  // b.none
  405bc0:	ldrb	w1, [x0]
  405bc4:	cbz	w1, 405be4 <ferror@plt+0x39f4>
  405bc8:	cmp	w1, #0x2e
  405bcc:	b.ne	405b88 <ferror@plt+0x3998>  // b.any
  405bd0:	ldrb	w1, [x0, #1]
  405bd4:	cmp	w1, #0x2e
  405bd8:	b.eq	405b70 <ferror@plt+0x3980>  // b.none
  405bdc:	add	x0, x0, #0x1
  405be0:	b	405b88 <ferror@plt+0x3998>
  405be4:	mov	w0, #0x1                   	// #1
  405be8:	ret
  405bec:	mov	w0, #0x0                   	// #0
  405bf0:	b	405be8 <ferror@plt+0x39f8>
  405bf4:	mov	w0, #0x0                   	// #0
  405bf8:	b	405be8 <ferror@plt+0x39f8>
  405bfc:	stp	x29, x30, [sp, #-16]!
  405c00:	mov	x29, sp
  405c04:	adrp	x2, 407000 <ferror@plt+0x4e10>
  405c08:	add	x2, x2, #0xc48
  405c0c:	mov	x1, x0
  405c10:	adrp	x0, 407000 <ferror@plt+0x4e10>
  405c14:	add	x0, x0, #0xe38
  405c18:	bl	402140 <printf@plt>
  405c1c:	mov	w2, #0x5                   	// #5
  405c20:	adrp	x1, 407000 <ferror@plt+0x4e10>
  405c24:	add	x1, x1, #0xe48
  405c28:	mov	x0, #0x0                   	// #0
  405c2c:	bl	4020e0 <dcgettext@plt>
  405c30:	bl	402140 <printf@plt>
  405c34:	mov	w2, #0x5                   	// #5
  405c38:	adrp	x1, 407000 <ferror@plt+0x4e10>
  405c3c:	add	x1, x1, #0xe80
  405c40:	mov	x0, #0x0                   	// #0
  405c44:	bl	4020e0 <dcgettext@plt>
  405c48:	bl	402140 <printf@plt>
  405c4c:	mov	w0, #0x0                   	// #0
  405c50:	bl	401d10 <exit@plt>
  405c54:	and	x3, x0, #0xf000
  405c58:	mov	w2, #0x64                  	// #100
  405c5c:	cmp	x3, #0x4, lsl #12
  405c60:	b.eq	405ca4 <ferror@plt+0x3ab4>  // b.none
  405c64:	mov	w2, #0x6c                  	// #108
  405c68:	cmp	x3, #0xa, lsl #12
  405c6c:	b.eq	405ca4 <ferror@plt+0x3ab4>  // b.none
  405c70:	mov	w2, #0x62                  	// #98
  405c74:	cmp	x3, #0x6, lsl #12
  405c78:	b.eq	405ca4 <ferror@plt+0x3ab4>  // b.none
  405c7c:	mov	w2, #0x63                  	// #99
  405c80:	cmp	x3, #0x2, lsl #12
  405c84:	b.eq	405ca4 <ferror@plt+0x3ab4>  // b.none
  405c88:	mov	w2, #0x73                  	// #115
  405c8c:	cmp	x3, #0xc, lsl #12
  405c90:	b.eq	405ca4 <ferror@plt+0x3ab4>  // b.none
  405c94:	cmp	x3, #0x1, lsl #12
  405c98:	mov	w2, #0x2d                  	// #45
  405c9c:	mov	w3, #0x70                  	// #112
  405ca0:	csel	w2, w2, w3, ne  // ne = any
  405ca4:	strb	w2, [x1]
  405ca8:	tst	x0, #0x100
  405cac:	mov	w2, #0x72                  	// #114
  405cb0:	mov	w3, #0x2d                  	// #45
  405cb4:	csel	w2, w2, w3, ne  // ne = any
  405cb8:	strb	w2, [x1, #1]
  405cbc:	tst	x0, #0x80
  405cc0:	mov	w2, #0x77                  	// #119
  405cc4:	csel	w2, w2, w3, ne  // ne = any
  405cc8:	strb	w2, [x1, #2]
  405ccc:	tst	x0, #0x40
  405cd0:	mov	w4, #0x78                  	// #120
  405cd4:	csel	w4, w4, w3, ne  // ne = any
  405cd8:	strb	w4, [x1, #3]
  405cdc:	tst	x0, #0x20
  405ce0:	mov	w2, #0x72                  	// #114
  405ce4:	csel	w2, w2, w3, ne  // ne = any
  405ce8:	strb	w2, [x1, #4]
  405cec:	tst	x0, #0x10
  405cf0:	mov	w2, #0x77                  	// #119
  405cf4:	csel	w2, w2, w3, ne  // ne = any
  405cf8:	strb	w2, [x1, #5]
  405cfc:	tst	x0, #0x8
  405d00:	mov	w3, #0x78                  	// #120
  405d04:	mov	w2, #0x2d                  	// #45
  405d08:	csel	w3, w3, w2, ne  // ne = any
  405d0c:	strb	w3, [x1, #6]
  405d10:	tst	x0, #0x4
  405d14:	mov	w2, #0x72                  	// #114
  405d18:	mov	w5, #0x2d                  	// #45
  405d1c:	csel	w2, w2, w5, ne  // ne = any
  405d20:	strb	w2, [x1, #7]
  405d24:	tst	x0, #0x2
  405d28:	mov	w2, #0x77                  	// #119
  405d2c:	csel	w2, w2, w5, ne  // ne = any
  405d30:	strb	w2, [x1, #8]
  405d34:	tst	x0, #0x1
  405d38:	mov	w2, #0x78                  	// #120
  405d3c:	csel	w2, w2, w5, ne  // ne = any
  405d40:	strb	w2, [x1, #9]
  405d44:	tbz	w0, #11, 405d5c <ferror@plt+0x3b6c>
  405d48:	cmp	w4, #0x78
  405d4c:	mov	w4, #0x53                  	// #83
  405d50:	mov	w5, #0x73                  	// #115
  405d54:	csel	w4, w4, w5, ne  // ne = any
  405d58:	strb	w4, [x1, #3]
  405d5c:	tbz	w0, #10, 405d74 <ferror@plt+0x3b84>
  405d60:	cmp	w3, #0x78
  405d64:	mov	w3, #0x53                  	// #83
  405d68:	mov	w4, #0x73                  	// #115
  405d6c:	csel	w3, w3, w4, ne  // ne = any
  405d70:	strb	w3, [x1, #6]
  405d74:	tbz	w0, #9, 405d8c <ferror@plt+0x3b9c>
  405d78:	cmp	w2, #0x78
  405d7c:	mov	w0, #0x54                  	// #84
  405d80:	mov	w2, #0x74                  	// #116
  405d84:	csel	w0, w0, w2, ne  // ne = any
  405d88:	strb	w0, [x1, #9]
  405d8c:	ret
  405d90:	stp	x29, x30, [sp, #-48]!
  405d94:	mov	x29, sp
  405d98:	stp	x19, x20, [sp, #16]
  405d9c:	str	x21, [sp, #32]
  405da0:	mov	x20, x0
  405da4:	cbz	x0, 405e20 <ferror@plt+0x3c30>
  405da8:	ldr	x0, [x0]
  405dac:	cbz	x0, 405e10 <ferror@plt+0x3c20>
  405db0:	mov	x1, #0x1                   	// #1
  405db4:	sub	x3, x20, #0x8
  405db8:	mov	w0, w1
  405dbc:	add	x1, x1, #0x1
  405dc0:	ldr	x2, [x3, x1, lsl #3]
  405dc4:	cbnz	x2, 405db8 <ferror@plt+0x3bc8>
  405dc8:	add	w0, w0, #0x1
  405dcc:	sbfiz	x0, x0, #3, #32
  405dd0:	bl	401e80 <xmalloc@plt>
  405dd4:	mov	x21, x0
  405dd8:	ldr	x0, [x20]
  405ddc:	cbz	x0, 405e18 <ferror@plt+0x3c28>
  405de0:	mov	x19, #0x0                   	// #0
  405de4:	bl	401ea0 <xstrdup@plt>
  405de8:	str	x0, [x21, x19]
  405dec:	add	x19, x19, #0x8
  405df0:	ldr	x0, [x20, x19]
  405df4:	cbnz	x0, 405de4 <ferror@plt+0x3bf4>
  405df8:	str	xzr, [x21, x19]
  405dfc:	mov	x0, x21
  405e00:	ldp	x19, x20, [sp, #16]
  405e04:	ldr	x21, [sp, #32]
  405e08:	ldp	x29, x30, [sp], #48
  405e0c:	ret
  405e10:	mov	w0, #0x0                   	// #0
  405e14:	b	405dc8 <ferror@plt+0x3bd8>
  405e18:	mov	x19, #0x0                   	// #0
  405e1c:	b	405df8 <ferror@plt+0x3c08>
  405e20:	mov	x21, x0
  405e24:	b	405dfc <ferror@plt+0x3c0c>
  405e28:	cbz	x0, 405e68 <ferror@plt+0x3c78>
  405e2c:	stp	x29, x30, [sp, #-32]!
  405e30:	mov	x29, sp
  405e34:	stp	x19, x20, [sp, #16]
  405e38:	mov	x20, x0
  405e3c:	ldr	x0, [x0]
  405e40:	cbz	x0, 405e54 <ferror@plt+0x3c64>
  405e44:	mov	x19, x20
  405e48:	bl	401ff0 <free@plt>
  405e4c:	ldr	x0, [x19, #8]!
  405e50:	cbnz	x0, 405e48 <ferror@plt+0x3c58>
  405e54:	mov	x0, x20
  405e58:	bl	401ff0 <free@plt>
  405e5c:	ldp	x19, x20, [sp, #16]
  405e60:	ldp	x29, x30, [sp], #32
  405e64:	ret
  405e68:	ret
  405e6c:	stp	x29, x30, [sp, #-128]!
  405e70:	mov	x29, sp
  405e74:	stp	x19, x20, [sp, #16]
  405e78:	stp	x23, x24, [sp, #48]
  405e7c:	mov	x19, x0
  405e80:	mov	x24, x0
  405e84:	cbz	x0, 406068 <ferror@plt+0x3e78>
  405e88:	stp	x21, x22, [sp, #32]
  405e8c:	stp	x25, x26, [sp, #64]
  405e90:	stp	x27, x28, [sp, #80]
  405e94:	bl	401ce0 <strlen@plt>
  405e98:	add	x0, x0, #0x1
  405e9c:	bl	401e80 <xmalloc@plt>
  405ea0:	str	x0, [sp, #120]
  405ea4:	mov	x25, #0x0                   	// #0
  405ea8:	mov	x24, #0x0                   	// #0
  405eac:	mov	w26, #0x0                   	// #0
  405eb0:	mov	w28, #0x0                   	// #0
  405eb4:	mov	w20, #0x0                   	// #0
  405eb8:	mov	w22, #0x0                   	// #0
  405ebc:	mov	w21, #0x0                   	// #0
  405ec0:	adrp	x27, 419000 <ferror@plt+0x16e10>
  405ec4:	ldr	x1, [x27, #4056]
  405ec8:	str	x1, [sp, #112]
  405ecc:	mov	x23, x1
  405ed0:	str	x0, [sp, #104]
  405ed4:	b	405f60 <ferror@plt+0x3d70>
  405ed8:	mov	x0, #0x40                  	// #64
  405edc:	bl	401e80 <xmalloc@plt>
  405ee0:	mov	x24, x0
  405ee4:	mov	w26, #0x8                   	// #8
  405ee8:	b	405fa4 <ferror@plt+0x3db4>
  405eec:	cbz	w20, 405fc0 <ferror@plt+0x3dd0>
  405ef0:	strb	w0, [x1], #1
  405ef4:	mov	w20, w4
  405ef8:	ldrb	w0, [x19, #1]!
  405efc:	cbz	w0, 405f20 <ferror@plt+0x3d30>
  405f00:	ldrh	w2, [x3, w0, sxtw #1]
  405f04:	tbz	w2, #6, 405eec <ferror@plt+0x3cfc>
  405f08:	orr	w2, w21, w22
  405f0c:	orr	w2, w2, w20
  405f10:	cbnz	w2, 405eec <ferror@plt+0x3cfc>
  405f14:	mov	w20, w2
  405f18:	mov	w22, w2
  405f1c:	mov	w21, w2
  405f20:	strb	wzr, [x1]
  405f24:	ldr	x0, [sp, #104]
  405f28:	bl	401ea0 <xstrdup@plt>
  405f2c:	str	x0, [x24, x25]
  405f30:	add	w28, w28, #0x1
  405f34:	add	x25, x25, #0x8
  405f38:	str	xzr, [x24, x25]
  405f3c:	ldrb	w0, [x19]
  405f40:	ldr	x1, [x27, #4056]
  405f44:	ldrh	w1, [x1, w0, sxtw #1]
  405f48:	tbz	w1, #6, 405f5c <ferror@plt+0x3d6c>
  405f4c:	ldr	x2, [x27, #4056]
  405f50:	ldrb	w0, [x19, #1]!
  405f54:	ldrh	w1, [x2, w0, sxtw #1]
  405f58:	tbnz	w1, #6, 405f50 <ferror@plt+0x3d60>
  405f5c:	cbz	w0, 406054 <ferror@plt+0x3e64>
  405f60:	ldrb	w0, [x19]
  405f64:	ldr	x1, [sp, #112]
  405f68:	ldrh	w0, [x1, x0, lsl #1]
  405f6c:	tbz	w0, #6, 405f7c <ferror@plt+0x3d8c>
  405f70:	ldrb	w0, [x19, #1]!
  405f74:	ldrh	w0, [x23, x0, lsl #1]
  405f78:	tbnz	w0, #6, 405f70 <ferror@plt+0x3d80>
  405f7c:	cbz	w26, 405f8c <ferror@plt+0x3d9c>
  405f80:	sub	w0, w26, #0x1
  405f84:	cmp	w0, w28
  405f88:	b.gt	405fa8 <ferror@plt+0x3db8>
  405f8c:	cbz	x24, 405ed8 <ferror@plt+0x3ce8>
  405f90:	lsl	w26, w26, #1
  405f94:	sbfiz	x1, x26, #3, #32
  405f98:	mov	x0, x24
  405f9c:	bl	401e10 <xrealloc@plt>
  405fa0:	mov	x24, x0
  405fa4:	str	xzr, [x24, x25]
  405fa8:	ldrb	w0, [x19]
  405fac:	cbz	w0, 40604c <ferror@plt+0x3e5c>
  405fb0:	ldr	x1, [sp, #104]
  405fb4:	ldr	x3, [x27, #4056]
  405fb8:	mov	w4, #0x0                   	// #0
  405fbc:	b	405f00 <ferror@plt+0x3d10>
  405fc0:	cmp	w0, #0x5c
  405fc4:	b.eq	406014 <ferror@plt+0x3e24>  // b.none
  405fc8:	cbz	w21, 405fdc <ferror@plt+0x3dec>
  405fcc:	cmp	w0, #0x27
  405fd0:	b.eq	40601c <ferror@plt+0x3e2c>  // b.none
  405fd4:	strb	w0, [x1], #1
  405fd8:	b	405ef8 <ferror@plt+0x3d08>
  405fdc:	cbz	w22, 405ff4 <ferror@plt+0x3e04>
  405fe0:	cmp	w0, #0x22
  405fe4:	b.eq	406024 <ferror@plt+0x3e34>  // b.none
  405fe8:	strb	w0, [x1], #1
  405fec:	mov	w20, w21
  405ff0:	b	405ef8 <ferror@plt+0x3d08>
  405ff4:	cmp	w0, #0x27
  405ff8:	b.eq	406030 <ferror@plt+0x3e40>  // b.none
  405ffc:	cmp	w0, #0x22
  406000:	b.eq	40603c <ferror@plt+0x3e4c>  // b.none
  406004:	strb	w0, [x1], #1
  406008:	mov	w20, w22
  40600c:	mov	w21, w22
  406010:	b	405ef8 <ferror@plt+0x3d08>
  406014:	mov	w20, #0x1                   	// #1
  406018:	b	405ef8 <ferror@plt+0x3d08>
  40601c:	mov	w21, w20
  406020:	b	405ef8 <ferror@plt+0x3d08>
  406024:	mov	w20, w21
  406028:	mov	w22, w21
  40602c:	b	405ef8 <ferror@plt+0x3d08>
  406030:	mov	w20, w22
  406034:	mov	w21, #0x1                   	// #1
  406038:	b	405ef8 <ferror@plt+0x3d08>
  40603c:	mov	w20, w22
  406040:	mov	w21, w22
  406044:	mov	w22, #0x1                   	// #1
  406048:	b	405ef8 <ferror@plt+0x3d08>
  40604c:	ldr	x1, [sp, #104]
  406050:	b	405f20 <ferror@plt+0x3d30>
  406054:	ldr	x0, [sp, #120]
  406058:	bl	401ff0 <free@plt>
  40605c:	ldp	x21, x22, [sp, #32]
  406060:	ldp	x25, x26, [sp, #64]
  406064:	ldp	x27, x28, [sp, #80]
  406068:	mov	x0, x24
  40606c:	ldp	x19, x20, [sp, #16]
  406070:	ldp	x23, x24, [sp, #48]
  406074:	ldp	x29, x30, [sp], #128
  406078:	ret
  40607c:	cbz	x1, 406148 <ferror@plt+0x3f58>
  406080:	stp	x29, x30, [sp, #-80]!
  406084:	mov	x29, sp
  406088:	stp	x19, x20, [sp, #16]
  40608c:	stp	x25, x26, [sp, #64]
  406090:	mov	x26, x0
  406094:	mov	x20, x1
  406098:	ldr	x19, [x0]
  40609c:	cbz	x19, 4060f0 <ferror@plt+0x3f00>
  4060a0:	stp	x21, x22, [sp, #32]
  4060a4:	stp	x23, x24, [sp, #48]
  4060a8:	adrp	x22, 419000 <ferror@plt+0x16e10>
  4060ac:	ldr	x22, [x22, #4056]
  4060b0:	mov	w23, #0x5c                  	// #92
  4060b4:	mov	w25, #0x27                  	// #39
  4060b8:	ldrb	w2, [x19]
  4060bc:	mov	w24, #0x22                  	// #34
  4060c0:	cbnz	w2, 406128 <ferror@plt+0x3f38>
  4060c4:	mov	x1, x20
  4060c8:	mov	w0, #0xa                   	// #10
  4060cc:	bl	401d90 <fputc@plt>
  4060d0:	cmn	w0, #0x1
  4060d4:	b.eq	40617c <ferror@plt+0x3f8c>  // b.none
  4060d8:	ldr	x19, [x26, #8]!
  4060dc:	cbnz	x19, 4060b8 <ferror@plt+0x3ec8>
  4060e0:	mov	w0, #0x0                   	// #0
  4060e4:	ldp	x21, x22, [sp, #32]
  4060e8:	ldp	x23, x24, [sp, #48]
  4060ec:	b	40616c <ferror@plt+0x3f7c>
  4060f0:	mov	w0, #0x0                   	// #0
  4060f4:	b	40616c <ferror@plt+0x3f7c>
  4060f8:	mov	x1, x20
  4060fc:	mov	w0, w23
  406100:	bl	401d90 <fputc@plt>
  406104:	cmn	w0, #0x1
  406108:	b.eq	406150 <ferror@plt+0x3f60>  // b.none
  40610c:	mov	x1, x20
  406110:	mov	w0, w21
  406114:	bl	401d90 <fputc@plt>
  406118:	cmn	w0, #0x1
  40611c:	b.eq	406160 <ferror@plt+0x3f70>  // b.none
  406120:	ldrb	w2, [x19, #1]!
  406124:	cbz	w2, 4060c4 <ferror@plt+0x3ed4>
  406128:	mov	w21, w2
  40612c:	ldrh	w1, [x22, w2, sxtw #1]
  406130:	tbnz	w1, #6, 4060f8 <ferror@plt+0x3f08>
  406134:	cmp	w2, #0x5c
  406138:	ccmp	w2, w25, #0x4, ne  // ne = any
  40613c:	ccmp	w2, w24, #0x4, ne  // ne = any
  406140:	b.eq	4060f8 <ferror@plt+0x3f08>  // b.none
  406144:	b	40610c <ferror@plt+0x3f1c>
  406148:	mov	w0, #0x1                   	// #1
  40614c:	ret
  406150:	mov	w0, #0x1                   	// #1
  406154:	ldp	x21, x22, [sp, #32]
  406158:	ldp	x23, x24, [sp, #48]
  40615c:	b	40616c <ferror@plt+0x3f7c>
  406160:	mov	w0, #0x1                   	// #1
  406164:	ldp	x21, x22, [sp, #32]
  406168:	ldp	x23, x24, [sp, #48]
  40616c:	ldp	x19, x20, [sp, #16]
  406170:	ldp	x25, x26, [sp, #64]
  406174:	ldp	x29, x30, [sp], #80
  406178:	ret
  40617c:	mov	w0, #0x1                   	// #1
  406180:	ldp	x21, x22, [sp, #32]
  406184:	ldp	x23, x24, [sp, #48]
  406188:	b	40616c <ferror@plt+0x3f7c>
  40618c:	stp	x29, x30, [sp, #-272]!
  406190:	mov	x29, sp
  406194:	stp	x25, x26, [sp, #64]
  406198:	mov	x26, x0
  40619c:	ldr	x0, [x1]
  4061a0:	str	x0, [sp, #136]
  4061a4:	ldr	w0, [x26]
  4061a8:	cmp	w0, #0x1
  4061ac:	b.le	406478 <ferror@plt+0x4288>
  4061b0:	stp	x19, x20, [sp, #16]
  4061b4:	stp	x21, x22, [sp, #32]
  4061b8:	stp	x23, x24, [sp, #48]
  4061bc:	stp	x27, x28, [sp, #80]
  4061c0:	mov	x25, x1
  4061c4:	mov	w19, #0x1                   	// #1
  4061c8:	mov	w23, #0x7d0                 	// #2000
  4061cc:	mov	w22, #0x0                   	// #0
  4061d0:	add	x0, sp, #0x90
  4061d4:	str	x0, [sp, #96]
  4061d8:	adrp	x0, 407000 <ferror@plt+0x4e10>
  4061dc:	add	x0, x0, #0xfa8
  4061e0:	str	x0, [sp, #104]
  4061e4:	adrp	x0, 419000 <ferror@plt+0x16e10>
  4061e8:	ldr	x0, [x0, #4056]
  4061ec:	str	x0, [sp, #112]
  4061f0:	b	406344 <ferror@plt+0x4154>
  4061f4:	ldr	x2, [x0]
  4061f8:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4061fc:	add	x1, x1, #0xf48
  406200:	adrp	x0, 419000 <ferror@plt+0x16e10>
  406204:	ldr	x0, [x0, #4048]
  406208:	ldr	x0, [x0]
  40620c:	bl	4021c0 <fprintf@plt>
  406210:	mov	w0, #0x1                   	// #1
  406214:	bl	402080 <xexit@plt>
  406218:	ldr	x0, [x25]
  40621c:	ldr	x2, [x0]
  406220:	adrp	x1, 407000 <ferror@plt+0x4e10>
  406224:	add	x1, x1, #0xf78
  406228:	adrp	x0, 419000 <ferror@plt+0x16e10>
  40622c:	ldr	x0, [x0, #4048]
  406230:	ldr	x0, [x0]
  406234:	bl	4021c0 <fprintf@plt>
  406238:	mov	w0, #0x1                   	// #1
  40623c:	bl	402080 <xexit@plt>
  406240:	cbz	w0, 40643c <ferror@plt+0x424c>
  406244:	ldr	x0, [sp, #128]
  406248:	bl	405e6c <ferror@plt+0x3c7c>
  40624c:	mov	x28, x0
  406250:	ldr	x0, [x25]
  406254:	ldr	x1, [sp, #136]
  406258:	cmp	x0, x1
  40625c:	b.eq	40631c <ferror@plt+0x412c>  // b.none
  406260:	ldr	x0, [x28]
  406264:	cbz	x0, 406324 <ferror@plt+0x4134>
  406268:	mov	x24, #0x0                   	// #0
  40626c:	add	x24, x24, #0x1
  406270:	lsl	x0, x24, #3
  406274:	str	x0, [sp, #120]
  406278:	ldr	x0, [x28, x24, lsl #3]
  40627c:	cbnz	x0, 40626c <ferror@plt+0x407c>
  406280:	ldr	x0, [x25]
  406284:	ldr	x0, [x0, x21, lsl #3]
  406288:	bl	401ff0 <free@plt>
  40628c:	ldrsw	x1, [x26]
  406290:	add	x1, x1, #0x1
  406294:	add	x1, x1, x24
  406298:	lsl	x1, x1, #3
  40629c:	ldr	x0, [x25]
  4062a0:	bl	401e10 <xrealloc@plt>
  4062a4:	str	x0, [x25]
  4062a8:	ldr	w2, [x26]
  4062ac:	sub	w2, w2, w19
  4062b0:	add	x1, x27, #0x8
  4062b4:	add	x21, x21, x24
  4062b8:	sbfiz	x2, x2, #3, #32
  4062bc:	add	x1, x0, x1
  4062c0:	add	x0, x0, x21, lsl #3
  4062c4:	bl	401cb0 <memmove@plt>
  4062c8:	ldr	x0, [x25]
  4062cc:	ldr	x2, [sp, #120]
  4062d0:	mov	x1, x28
  4062d4:	add	x0, x0, x27
  4062d8:	bl	401ca0 <memcpy@plt>
  4062dc:	ldr	w0, [x26]
  4062e0:	sub	w0, w0, #0x1
  4062e4:	add	w24, w0, w24
  4062e8:	str	w24, [x26]
  4062ec:	mov	x0, x28
  4062f0:	bl	401ff0 <free@plt>
  4062f4:	ldr	x0, [sp, #128]
  4062f8:	bl	401ff0 <free@plt>
  4062fc:	mov	w19, w22
  406300:	mov	x0, x20
  406304:	bl	401df0 <fclose@plt>
  406308:	mov	w22, w19
  40630c:	b	406334 <ferror@plt+0x4144>
  406310:	mov	x24, #0x0                   	// #0
  406314:	str	xzr, [sp, #120]
  406318:	b	406280 <ferror@plt+0x4090>
  40631c:	mov	x0, x1
  406320:	b	40645c <ferror@plt+0x426c>
  406324:	mov	x24, #0x0                   	// #0
  406328:	str	xzr, [sp, #120]
  40632c:	b	406280 <ferror@plt+0x4090>
  406330:	mov	w22, w19
  406334:	add	w19, w22, #0x1
  406338:	ldr	w0, [x26]
  40633c:	cmp	w0, w19
  406340:	b.le	406468 <ferror@plt+0x4278>
  406344:	ldr	x0, [x25]
  406348:	sxtw	x21, w19
  40634c:	sbfiz	x27, x19, #3, #32
  406350:	ldr	x20, [x0, x21, lsl #3]
  406354:	ldrb	w1, [x20]
  406358:	cmp	w1, #0x40
  40635c:	b.ne	406330 <ferror@plt+0x4140>  // b.any
  406360:	subs	w23, w23, #0x1
  406364:	b.eq	4061f4 <ferror@plt+0x4004>  // b.none
  406368:	add	x20, x20, #0x1
  40636c:	ldr	x2, [sp, #96]
  406370:	mov	x1, x20
  406374:	mov	w0, #0x0                   	// #0
  406378:	bl	4021a0 <__xstat@plt>
  40637c:	tbnz	w0, #31, 406330 <ferror@plt+0x4140>
  406380:	ldr	w0, [sp, #160]
  406384:	and	w0, w0, #0xf000
  406388:	cmp	w0, #0x4, lsl #12
  40638c:	b.eq	406218 <ferror@plt+0x4028>  // b.none
  406390:	ldr	x1, [sp, #104]
  406394:	mov	x0, x20
  406398:	bl	401e00 <fopen@plt>
  40639c:	mov	x20, x0
  4063a0:	cbz	x0, 406330 <ferror@plt+0x4140>
  4063a4:	mov	w2, #0x2                   	// #2
  4063a8:	mov	x1, #0x0                   	// #0
  4063ac:	bl	401f30 <fseek@plt>
  4063b0:	cmn	w0, #0x1
  4063b4:	b.eq	406300 <ferror@plt+0x4110>  // b.none
  4063b8:	mov	x0, x20
  4063bc:	bl	401d60 <ftell@plt>
  4063c0:	mov	x24, x0
  4063c4:	cmn	x0, #0x1
  4063c8:	b.eq	406300 <ferror@plt+0x4110>  // b.none
  4063cc:	mov	w2, #0x0                   	// #0
  4063d0:	mov	x1, #0x0                   	// #0
  4063d4:	mov	x0, x20
  4063d8:	bl	401f30 <fseek@plt>
  4063dc:	cmn	w0, #0x1
  4063e0:	b.eq	406300 <ferror@plt+0x4110>  // b.none
  4063e4:	add	x0, x24, #0x1
  4063e8:	bl	401e80 <xmalloc@plt>
  4063ec:	str	x0, [sp, #128]
  4063f0:	mov	x3, x20
  4063f4:	mov	x2, x24
  4063f8:	mov	x1, #0x1                   	// #1
  4063fc:	bl	401fd0 <fread@plt>
  406400:	mov	x28, x0
  406404:	cmp	x24, x0
  406408:	b.eq	406418 <ferror@plt+0x4228>  // b.none
  40640c:	mov	x0, x20
  406410:	bl	4021f0 <ferror@plt>
  406414:	cbnz	w0, 406300 <ferror@plt+0x4110>
  406418:	ldr	x1, [sp, #128]
  40641c:	strb	wzr, [x1, x28]
  406420:	ldrb	w0, [x1]
  406424:	cbz	w0, 40643c <ferror@plt+0x424c>
  406428:	ldr	x2, [sp, #112]
  40642c:	ldrh	w2, [x2, w0, sxtw #1]
  406430:	tbz	w2, #6, 406240 <ferror@plt+0x4050>
  406434:	ldrb	w0, [x1, #1]!
  406438:	cbnz	w0, 406428 <ferror@plt+0x4238>
  40643c:	mov	x0, #0x8                   	// #8
  406440:	bl	401e80 <xmalloc@plt>
  406444:	mov	x28, x0
  406448:	str	xzr, [x0]
  40644c:	ldr	x0, [x25]
  406450:	ldr	x1, [sp, #136]
  406454:	cmp	x1, x0
  406458:	b.ne	406310 <ferror@plt+0x4120>  // b.any
  40645c:	bl	405d90 <ferror@plt+0x3ba0>
  406460:	str	x0, [x25]
  406464:	b	406260 <ferror@plt+0x4070>
  406468:	ldp	x19, x20, [sp, #16]
  40646c:	ldp	x21, x22, [sp, #32]
  406470:	ldp	x23, x24, [sp, #48]
  406474:	ldp	x27, x28, [sp, #80]
  406478:	ldp	x25, x26, [sp, #64]
  40647c:	ldp	x29, x30, [sp], #272
  406480:	ret
  406484:	mov	x1, x0
  406488:	cbz	x0, 4064b4 <ferror@plt+0x42c4>
  40648c:	ldr	x2, [x0]
  406490:	mov	w0, #0x0                   	// #0
  406494:	cbz	x2, 4064b0 <ferror@plt+0x42c0>
  406498:	mov	x2, #0x1                   	// #1
  40649c:	sub	x1, x1, #0x8
  4064a0:	mov	w0, w2
  4064a4:	add	x2, x2, #0x1
  4064a8:	ldr	x3, [x1, x2, lsl #3]
  4064ac:	cbnz	x3, 4064a0 <ferror@plt+0x42b0>
  4064b0:	ret
  4064b4:	mov	w0, #0x0                   	// #0
  4064b8:	b	4064b0 <ferror@plt+0x42c0>
  4064bc:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  4064c0:	ldr	x0, [x0, #3240]
  4064c4:	cbz	x0, 4064d4 <ferror@plt+0x42e4>
  4064c8:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  4064cc:	ldr	x0, [x0, #3240]
  4064d0:	ret
  4064d4:	stp	x29, x30, [sp, #-48]!
  4064d8:	mov	x29, sp
  4064dc:	stp	x19, x20, [sp, #16]
  4064e0:	str	x21, [sp, #32]
  4064e4:	adrp	x0, 407000 <ferror@plt+0x4e10>
  4064e8:	add	x0, x0, #0xfc0
  4064ec:	bl	402180 <getenv@plt>
  4064f0:	mov	x19, x0
  4064f4:	cbz	x0, 4065c0 <ferror@plt+0x43d0>
  4064f8:	mov	w1, #0x7                   	// #7
  4064fc:	bl	401f50 <access@plt>
  406500:	cbnz	w0, 4065c0 <ferror@plt+0x43d0>
  406504:	adrp	x0, 407000 <ferror@plt+0x4e10>
  406508:	add	x0, x0, #0xfd0
  40650c:	bl	402180 <getenv@plt>
  406510:	adrp	x0, 407000 <ferror@plt+0x4e10>
  406514:	add	x0, x0, #0xfc8
  406518:	bl	402180 <getenv@plt>
  40651c:	b	406570 <ferror@plt+0x4380>
  406520:	mov	w1, #0x7                   	// #7
  406524:	adrp	x0, 408000 <ferror@plt+0x5e10>
  406528:	add	x0, x0, #0x10
  40652c:	add	x0, x0, #0x8
  406530:	bl	401f50 <access@plt>
  406534:	cbnz	w0, 406548 <ferror@plt+0x4358>
  406538:	adrp	x19, 408000 <ferror@plt+0x5e10>
  40653c:	add	x19, x19, #0x10
  406540:	add	x19, x19, #0x8
  406544:	b	406570 <ferror@plt+0x4380>
  406548:	mov	w1, #0x7                   	// #7
  40654c:	adrp	x0, 408000 <ferror@plt+0x5e10>
  406550:	add	x0, x0, #0x10
  406554:	bl	401f50 <access@plt>
  406558:	adrp	x19, 407000 <ferror@plt+0x4e10>
  40655c:	add	x1, x19, #0xfb0
  406560:	adrp	x19, 408000 <ferror@plt+0x5e10>
  406564:	add	x19, x19, #0x10
  406568:	cmp	w0, #0x0
  40656c:	csel	x19, x19, x1, eq  // eq = none
  406570:	mov	x0, x19
  406574:	bl	401ce0 <strlen@plt>
  406578:	mov	x20, x0
  40657c:	add	w0, w0, #0x2
  406580:	bl	401e80 <xmalloc@plt>
  406584:	mov	x21, x0
  406588:	mov	x1, x19
  40658c:	bl	402050 <strcpy@plt>
  406590:	mov	w0, #0x2f                  	// #47
  406594:	strb	w0, [x21, w20, uxtw]
  406598:	add	w20, w20, #0x1
  40659c:	strb	wzr, [x21, w20, uxtw]
  4065a0:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  4065a4:	str	x21, [x0, #3240]
  4065a8:	adrp	x0, 41a000 <ferror@plt+0x17e10>
  4065ac:	ldr	x0, [x0, #3240]
  4065b0:	ldp	x19, x20, [sp, #16]
  4065b4:	ldr	x21, [sp, #32]
  4065b8:	ldp	x29, x30, [sp], #48
  4065bc:	ret
  4065c0:	adrp	x0, 407000 <ferror@plt+0x4e10>
  4065c4:	add	x0, x0, #0xfd0
  4065c8:	bl	402180 <getenv@plt>
  4065cc:	mov	x19, x0
  4065d0:	cbz	x0, 4065e4 <ferror@plt+0x43f4>
  4065d4:	mov	w1, #0x7                   	// #7
  4065d8:	mov	x0, x19
  4065dc:	bl	401f50 <access@plt>
  4065e0:	cbz	w0, 406510 <ferror@plt+0x4320>
  4065e4:	adrp	x0, 407000 <ferror@plt+0x4e10>
  4065e8:	add	x0, x0, #0xfc8
  4065ec:	bl	402180 <getenv@plt>
  4065f0:	mov	x19, x0
  4065f4:	cbz	x0, 406608 <ferror@plt+0x4418>
  4065f8:	mov	w1, #0x7                   	// #7
  4065fc:	mov	x0, x19
  406600:	bl	401f50 <access@plt>
  406604:	cbz	w0, 406570 <ferror@plt+0x4380>
  406608:	mov	w1, #0x7                   	// #7
  40660c:	adrp	x0, 407000 <ferror@plt+0x4e10>
  406610:	add	x0, x0, #0xfb8
  406614:	bl	401f50 <access@plt>
  406618:	adrp	x19, 407000 <ferror@plt+0x4e10>
  40661c:	add	x19, x19, #0xfb8
  406620:	cbz	w0, 406570 <ferror@plt+0x4380>
  406624:	mov	w1, #0x7                   	// #7
  406628:	adrp	x0, 408000 <ferror@plt+0x5e10>
  40662c:	add	x0, x0, #0x10
  406630:	add	x0, x0, #0x18
  406634:	bl	401f50 <access@plt>
  406638:	cbnz	w0, 406520 <ferror@plt+0x4330>
  40663c:	adrp	x19, 408000 <ferror@plt+0x5e10>
  406640:	add	x19, x19, #0x10
  406644:	add	x19, x19, #0x18
  406648:	b	406570 <ferror@plt+0x4380>
  40664c:	stp	x29, x30, [sp, #-80]!
  406650:	mov	x29, sp
  406654:	stp	x19, x20, [sp, #16]
  406658:	stp	x21, x22, [sp, #32]
  40665c:	stp	x23, x24, [sp, #48]
  406660:	str	x25, [sp, #64]
  406664:	mov	x22, x0
  406668:	mov	x21, x1
  40666c:	bl	4064bc <ferror@plt+0x42cc>
  406670:	mov	x24, x0
  406674:	adrp	x0, 407000 <ferror@plt+0x4e10>
  406678:	add	x0, x0, #0xfd8
  40667c:	cmp	x22, #0x0
  406680:	csel	x22, x0, x22, eq  // eq = none
  406684:	adrp	x0, 406000 <ferror@plt+0x3e10>
  406688:	add	x0, x0, #0x920
  40668c:	cmp	x21, #0x0
  406690:	csel	x21, x0, x21, eq  // eq = none
  406694:	mov	x0, x24
  406698:	bl	401ce0 <strlen@plt>
  40669c:	mov	x20, x0
  4066a0:	mov	x0, x22
  4066a4:	bl	401ce0 <strlen@plt>
  4066a8:	mov	x23, x0
  4066ac:	mov	x0, x21
  4066b0:	bl	401ce0 <strlen@plt>
  4066b4:	mov	x25, x0
  4066b8:	sxtw	x19, w20
  4066bc:	sxtw	x23, w23
  4066c0:	sxtw	x0, w0
  4066c4:	add	x20, x0, w20, sxtw
  4066c8:	add	x0, x23, #0x7
  4066cc:	add	x0, x20, x0
  4066d0:	bl	401e80 <xmalloc@plt>
  4066d4:	mov	x20, x0
  4066d8:	mov	x1, x24
  4066dc:	bl	402050 <strcpy@plt>
  4066e0:	mov	x1, x22
  4066e4:	add	x0, x20, x19
  4066e8:	bl	402050 <strcpy@plt>
  4066ec:	add	x2, x19, x23
  4066f0:	add	x1, x20, x2
  4066f4:	adrp	x0, 407000 <ferror@plt+0x4e10>
  4066f8:	add	x0, x0, #0xfe0
  4066fc:	ldr	w3, [x0]
  406700:	str	w3, [x20, x2]
  406704:	ldur	w0, [x0, #3]
  406708:	stur	w0, [x1, #3]
  40670c:	add	x2, x2, #0x6
  406710:	mov	x1, x21
  406714:	add	x0, x20, x2
  406718:	bl	402050 <strcpy@plt>
  40671c:	mov	w1, w25
  406720:	mov	x0, x20
  406724:	bl	401cc0 <mkstemps@plt>
  406728:	cmn	w0, #0x1
  40672c:	b.eq	406754 <ferror@plt+0x4564>  // b.none
  406730:	bl	401ee0 <close@plt>
  406734:	cbnz	w0, 406788 <ferror@plt+0x4598>
  406738:	mov	x0, x20
  40673c:	ldp	x19, x20, [sp, #16]
  406740:	ldp	x21, x22, [sp, #32]
  406744:	ldp	x23, x24, [sp, #48]
  406748:	ldr	x25, [sp, #64]
  40674c:	ldp	x29, x30, [sp], #80
  406750:	ret
  406754:	adrp	x0, 419000 <ferror@plt+0x16e10>
  406758:	ldr	x0, [x0, #4048]
  40675c:	ldr	x19, [x0]
  406760:	bl	402170 <__errno_location@plt>
  406764:	ldr	w0, [x0]
  406768:	bl	401ed0 <strerror@plt>
  40676c:	mov	x3, x0
  406770:	mov	x2, x24
  406774:	adrp	x1, 407000 <ferror@plt+0x4e10>
  406778:	add	x1, x1, #0xfe8
  40677c:	mov	x0, x19
  406780:	bl	4021c0 <fprintf@plt>
  406784:	bl	401f40 <abort@plt>
  406788:	bl	401f40 <abort@plt>
  40678c:	stp	x29, x30, [sp, #-16]!
  406790:	mov	x29, sp
  406794:	mov	x1, x0
  406798:	mov	x0, #0x0                   	// #0
  40679c:	bl	40664c <ferror@plt+0x445c>
  4067a0:	ldp	x29, x30, [sp], #16
  4067a4:	ret
  4067a8:	stp	x29, x30, [sp, #-64]!
  4067ac:	mov	x29, sp
  4067b0:	stp	x19, x20, [sp, #16]
  4067b4:	adrp	x20, 419000 <ferror@plt+0x16e10>
  4067b8:	add	x20, x20, #0xdb0
  4067bc:	stp	x21, x22, [sp, #32]
  4067c0:	adrp	x21, 419000 <ferror@plt+0x16e10>
  4067c4:	add	x21, x21, #0xda8
  4067c8:	sub	x20, x20, x21
  4067cc:	mov	w22, w0
  4067d0:	stp	x23, x24, [sp, #48]
  4067d4:	mov	x23, x1
  4067d8:	mov	x24, x2
  4067dc:	bl	401c60 <memcpy@plt-0x40>
  4067e0:	cmp	xzr, x20, asr #3
  4067e4:	b.eq	406810 <ferror@plt+0x4620>  // b.none
  4067e8:	asr	x20, x20, #3
  4067ec:	mov	x19, #0x0                   	// #0
  4067f0:	ldr	x3, [x21, x19, lsl #3]
  4067f4:	mov	x2, x24
  4067f8:	add	x19, x19, #0x1
  4067fc:	mov	x1, x23
  406800:	mov	w0, w22
  406804:	blr	x3
  406808:	cmp	x20, x19
  40680c:	b.ne	4067f0 <ferror@plt+0x4600>  // b.any
  406810:	ldp	x19, x20, [sp, #16]
  406814:	ldp	x21, x22, [sp, #32]
  406818:	ldp	x23, x24, [sp, #48]
  40681c:	ldp	x29, x30, [sp], #64
  406820:	ret
  406824:	nop
  406828:	ret

Disassembly of section .fini:

000000000040682c <.fini>:
  40682c:	stp	x29, x30, [sp, #-16]!
  406830:	mov	x29, sp
  406834:	ldp	x29, x30, [sp], #16
  406838:	ret
