Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Nov 20 13:02:24 2023
| Host         : BAYERNchampions running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file text_LCD_2_timing_summary_routed.rpt -pb text_LCD_2_timing_summary_routed.pb -rpx text_LCD_2_timing_summary_routed.rpx -warn_on_violation
| Design       : text_LCD_2
| Device       : 7s75-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  52          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (52)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (132)
5. checking no_input_delay (14)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (52)
-------------------------
 There are 52 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (132)
--------------------------------------------------
 There are 132 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  150          inf        0.000                      0                  150           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           150 Endpoints
Min Delay           150 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk
                            (input port)
  Destination:            LCD_E
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.637ns  (logic 5.136ns (48.281%)  route 5.501ns (51.719%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B6                   IBUF (Prop_ibuf_I_O)         1.500     1.500 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.315     3.815    LCD_E_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.911 r  LCD_E_OBUF_BUFG_inst/O
                         net (fo=53, routed)          3.186     7.098    LCD_E_OBUF_BUFG
    A6                   OBUF (Prop_obuf_I_O)         3.540    10.637 r  LCD_E_OBUF_inst/O
                         net (fo=0)                   0.000    10.637    LCD_E
    A6                                                                r  LCD_E (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_DATA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.398ns  (logic 4.047ns (54.701%)  route 3.351ns (45.299%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y132        FDCE                         0.000     0.000 r  LCD_DATA_reg[5]/C
    SLICE_X84Y132        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  LCD_DATA_reg[5]/Q
                         net (fo=1, routed)           3.351     3.869    LCD_DATA_OBUF[5]
    C5                   OBUF (Prop_obuf_I_O)         3.529     7.398 r  LCD_DATA_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.398    LCD_DATA[5]
    C5                                                                r  LCD_DATA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_DATA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.086ns  (logic 4.214ns (59.468%)  route 2.872ns (40.532%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y132        FDCE                         0.000     0.000 r  LCD_DATA_reg[4]/C
    SLICE_X84Y132        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  LCD_DATA_reg[4]/Q
                         net (fo=1, routed)           2.872     3.350    LCD_DATA_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.736     7.086 r  LCD_DATA_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.086    LCD_DATA[4]
    A2                                                                r  LCD_DATA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_RS_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_RS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.023ns  (logic 3.972ns (56.560%)  route 3.051ns (43.440%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y132        FDCE                         0.000     0.000 r  LCD_RS_reg/C
    SLICE_X85Y132        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  LCD_RS_reg/Q
                         net (fo=1, routed)           3.051     3.507    LCD_RS_OBUF
    G6                   OBUF (Prop_obuf_I_O)         3.516     7.023 r  LCD_RS_OBUF_inst/O
                         net (fo=0)                   0.000     7.023    LCD_RS
    G6                                                                r  LCD_RS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_DATA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.928ns  (logic 4.086ns (58.971%)  route 2.842ns (41.029%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y132        FDCE                         0.000     0.000 r  LCD_DATA_reg[1]/C
    SLICE_X84Y132        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  LCD_DATA_reg[1]/Q
                         net (fo=1, routed)           2.842     3.360    LCD_DATA_OBUF[1]
    B2                   OBUF (Prop_obuf_I_O)         3.568     6.928 r  LCD_DATA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.928    LCD_DATA[1]
    B2                                                                r  LCD_DATA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            LCD_DATA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.902ns  (logic 4.079ns (59.096%)  route 2.823ns (40.904%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y131        FDPE                         0.000     0.000 r  LCD_DATA_reg[0]/C
    SLICE_X84Y131        FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  LCD_DATA_reg[0]/Q
                         net (fo=1, routed)           2.823     3.341    LCD_DATA_OBUF[0]
    A4                   OBUF (Prop_obuf_I_O)         3.561     6.902 r  LCD_DATA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.902    LCD_DATA[0]
    A4                                                                r  LCD_DATA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_DATA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.792ns  (logic 4.213ns (62.026%)  route 2.579ns (37.974%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y132        FDCE                         0.000     0.000 r  LCD_DATA_reg[6]/C
    SLICE_X84Y132        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  LCD_DATA_reg[6]/Q
                         net (fo=1, routed)           2.579     3.057    LCD_DATA_OBUF[6]
    C1                   OBUF (Prop_obuf_I_O)         3.735     6.792 r  LCD_DATA_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.792    LCD_DATA[6]
    C1                                                                r  LCD_DATA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_DATA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.767ns  (logic 4.065ns (60.063%)  route 2.703ns (39.937%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y131        FDCE                         0.000     0.000 r  LCD_DATA_reg[2]/C
    SLICE_X84Y131        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  LCD_DATA_reg[2]/Q
                         net (fo=1, routed)           2.703     3.221    LCD_DATA_OBUF[2]
    C3                   OBUF (Prop_obuf_I_O)         3.547     6.767 r  LCD_DATA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.767    LCD_DATA[2]
    C3                                                                r  LCD_DATA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_DATA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.572ns  (logic 4.066ns (61.876%)  route 2.505ns (38.124%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y132        FDCE                         0.000     0.000 r  LCD_DATA_reg[3]/C
    SLICE_X84Y132        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  LCD_DATA_reg[3]/Q
                         net (fo=1, routed)           2.505     3.023    LCD_DATA_OBUF[3]
    D4                   OBUF (Prop_obuf_I_O)         3.548     6.572 r  LCD_DATA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.572    LCD_DATA[3]
    D4                                                                r  LCD_DATA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_DATA[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.483ns  (logic 4.078ns (62.894%)  route 2.406ns (37.106%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y132        FDCE                         0.000     0.000 r  LCD_DATA_reg[7]/C
    SLICE_X84Y132        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  LCD_DATA_reg[7]/Q
                         net (fo=1, routed)           2.406     2.924    LCD_DATA_OBUF[7]
    D1                   OBUF (Prop_obuf_I_O)         3.560     6.483 r  LCD_DATA_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.483    LCD_DATA[7]
    D1                                                                r  LCD_DATA[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 O1/btn_reg_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            O1/btn_trig_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y126        FDCE                         0.000     0.000 r  O1/btn_reg_reg[11]/C
    SLICE_X85Y126        FDCE (Prop_fdce_C_Q)         0.128     0.128 f  O1/btn_reg_reg[11]/Q
                         net (fo=1, routed)           0.054     0.182    O1/btn_reg[11]
    SLICE_X85Y126        LUT2 (Prop_lut2_I1_O)        0.099     0.281 r  O1/btn_trig[11]_i_1/O
                         net (fo=1, routed)           0.000     0.281    O1/btn_trig[11]_i_1_n_0
    SLICE_X85Y126        FDCE                                         r  O1/btn_trig_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O1/btn_reg_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            O1/btn_trig_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y126        FDCE                         0.000     0.000 r  O1/btn_reg_reg[10]/C
    SLICE_X84Y126        FDCE (Prop_fdce_C_Q)         0.148     0.148 f  O1/btn_reg_reg[10]/Q
                         net (fo=1, routed)           0.059     0.207    O1/btn_reg[10]
    SLICE_X84Y126        LUT2 (Prop_lut2_I1_O)        0.098     0.305 r  O1/btn_trig[10]_i_1/O
                         net (fo=1, routed)           0.000     0.305    O1/btn_trig[10]_i_1_n_0
    SLICE_X84Y126        FDCE                                         r  O1/btn_trig_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O1/btn_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            O1/btn_trig_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y128        FDCE                         0.000     0.000 r  O1/btn_reg_reg[4]/C
    SLICE_X84Y128        FDCE (Prop_fdce_C_Q)         0.148     0.148 f  O1/btn_reg_reg[4]/Q
                         net (fo=1, routed)           0.059     0.207    O1/btn_reg[4]
    SLICE_X84Y128        LUT2 (Prop_lut2_I1_O)        0.098     0.305 r  O1/btn_trig[4]_i_1/O
                         net (fo=1, routed)           0.000     0.305    O1/btn_trig[4]_i_1_n_0
    SLICE_X84Y128        FDCE                                         r  O1/btn_trig_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O1/btn_trig_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.186ns (55.159%)  route 0.151ns (44.841%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y131        FDCE                         0.000     0.000 r  O1/btn_trig_reg[2]/C
    SLICE_X81Y131        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  O1/btn_trig_reg[2]/Q
                         net (fo=2, routed)           0.151     0.292    O1/btn_trig_reg_n_0_[2]
    SLICE_X80Y131        LUT5 (Prop_lut5_I3_O)        0.045     0.337 r  O1/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.337    O1_n_3
    SLICE_X80Y131        FDCE                                         r  FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O1/btn_reg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            O1/btn_trig_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y127        FDCE                         0.000     0.000 r  O1/btn_reg_reg[6]/C
    SLICE_X85Y127        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  O1/btn_reg_reg[6]/Q
                         net (fo=1, routed)           0.158     0.299    O1/btn_reg[6]
    SLICE_X85Y127        LUT2 (Prop_lut2_I1_O)        0.045     0.344 r  O1/btn_trig[6]_i_1/O
                         net (fo=1, routed)           0.000     0.344    O1/btn_trig[6]_i_1_n_0
    SLICE_X85Y127        FDCE                                         r  O1/btn_trig_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O1/btn_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            O1/btn_trig_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y129        FDCE                         0.000     0.000 r  O1/btn_reg_reg[0]/C
    SLICE_X80Y129        FDCE (Prop_fdce_C_Q)         0.164     0.164 f  O1/btn_reg_reg[0]/Q
                         net (fo=1, routed)           0.163     0.327    O1/btn_reg[0]
    SLICE_X80Y129        LUT2 (Prop_lut2_I1_O)        0.045     0.372 r  O1/btn_trig[0]_i_1/O
                         net (fo=1, routed)           0.000     0.372    O1/btn_trig[0]_i_1_n_0
    SLICE_X80Y129        FDCE                                         r  O1/btn_trig_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_DATA_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.209ns (54.713%)  route 0.173ns (45.287%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y131        FDCE                         0.000     0.000 r  FSM_sequential_state_reg[3]/C
    SLICE_X80Y131        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  FSM_sequential_state_reg[3]/Q
                         net (fo=24, routed)          0.173     0.337    state__0[3]
    SLICE_X84Y131        LUT6 (Prop_lut6_I1_O)        0.045     0.382 r  LCD_DATA[0]_i_1/O
                         net (fo=1, routed)           0.000     0.382    LCD_DATA0_in[0]
    SLICE_X84Y131        FDPE                                         r  LCD_DATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.226ns (57.463%)  route 0.167ns (42.537%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y130        FDCE                         0.000     0.000 r  cnt_reg[3]/C
    SLICE_X83Y130        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cnt_reg[3]/Q
                         net (fo=11, routed)          0.167     0.295    cnt_reg_n_0_[3]
    SLICE_X83Y130        LUT6 (Prop_lut6_I4_O)        0.098     0.393 r  cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.393    cnt[5]_i_1_n_0
    SLICE_X83Y130        FDCE                                         r  cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.183ns (46.277%)  route 0.212ns (53.723%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y130        FDCE                         0.000     0.000 r  cnt_reg[0]/C
    SLICE_X83Y130        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt_reg[0]/Q
                         net (fo=12, routed)          0.212     0.353    cnt_reg_n_0_[0]
    SLICE_X83Y130        LUT3 (Prop_lut3_I2_O)        0.042     0.395 r  cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.395    cnt[1]_i_1_n_0
    SLICE_X83Y130        FDCE                                         r  cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.186ns (46.681%)  route 0.212ns (53.319%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y130        FDCE                         0.000     0.000 r  cnt_reg[0]/C
    SLICE_X83Y130        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  cnt_reg[0]/Q
                         net (fo=12, routed)          0.212     0.353    cnt_reg_n_0_[0]
    SLICE_X83Y130        LUT2 (Prop_lut2_I1_O)        0.045     0.398 r  cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.398    cnt[0]_i_1_n_0
    SLICE_X83Y130        FDCE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------





