;redcode
;assert 1
	SPL 0, <-332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD #11, -990
	SUB -127, <100
	SUB @0, @12
	SUB @0, @12
	SUB @0, @12
	CMP #0, -33
	SUB @-127, 100
	SUB @-127, 100
	SUB @-127, 100
	JMP 300, 90
	JMP 300, 90
	SUB -7, <-20
	CMP 210, 700
	SUB #0, -33
	ADD #0, -33
	ADD <1, <-1
	DJN 121, 70
	ADD 20, @10
	ADD <1, <-1
	SUB @121, 106
	SUB <1, <-1
	SUB <1, <-1
	SUB <1, <-1
	JMP @12, #201
	SUB #13, 0
	MOV -7, <-20
	SUB @0, @12
	SUB @0, @12
	CMP #0, -33
	SUB <0, @2
	CMP #0, -33
	SPL 0, -33
	ADD <300, 90
	SPL 0, <-332
	DJN -1, @-20
	ADD <1, <-1
	SPL 0, <-330
	SUB #72, @0
	SUB #270, <0
	SPL 0, <-330
	CMP -207, <-120
	SPL 0, <-330
	ADD #270, <1
	ADD #270, <1
	SUB #72, @0
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
