0.7
2020.2
Oct 19 2021
03:16:22
D:/LABWORK/DSD/Lab/three_digit_decimal_counter/three_digit_decimal_counter.sim/sim_5/synth/timing/xsim/tb_ip_time_synth.v,1651717058,verilog,,,,clk_wiz_0;clk_wiz_0_clk_wiz;counter;counterer_1hz;glbl;three_counter;three_digit_decimal_counter,,,,,,,,
D:/LABWORK/DSD/Lab/three_digit_decimal_counter/three_digit_decimal_counter.srcs/sim_5/new/tb_ip.vhd,1651716869,vhdl,,,,tb_ip,,,,,,,,
