

================================================================
== Vitis HLS Report for 'load_misc_weights'
================================================================
* Date:           Thu Apr 15 00:30:38 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    71743|    71743|  0.717 ms|  0.717 ms|  71743|  71743|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_369_1                   |        6|        6|         3|          1|          1|      5|       yes|
        |- VITIS_LOOP_375_3                   |      301|      301|         3|          1|          1|    300|       yes|
        |- VITIS_LOOP_380_4_VITIS_LOOP_381_5  |    51902|    51902|         4|          1|          1|  51900|       yes|
        |- VITIS_LOOP_386_6_VITIS_LOOP_387_7  |    19501|    19501|         3|          1|          1|  19500|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 4
  * Pipeline-3: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 43
* Pipeline : 4
  Pipeline-0 : II = 1, D = 3, States = { 8 9 10 }
  Pipeline-1 : II = 1, D = 3, States = { 19 20 21 }
  Pipeline-2 : II = 1, D = 4, States = { 29 30 31 32 }
  Pipeline-3 : II = 1, D = 3, States = { 40 41 42 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 11 9 
9 --> 10 
10 --> 8 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 22 20 
20 --> 21 
21 --> 19 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 33 30 
30 --> 31 
31 --> 32 
32 --> 29 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 43 42 
42 --> 40 
43 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.30>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%eps_in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %eps_in" [GIN_compute.cpp:362]   --->   Operation 44 'read' 'eps_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %eps_in_read, i32 2, i32 63" [GIN_compute.cpp:369]   --->   Operation 45 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln369 = sext i62 %trunc_ln" [GIN_compute.cpp:369]   --->   Operation 46 'sext' 'sext_ln369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln369" [GIN_compute.cpp:369]   --->   Operation 47 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 5" [GIN_compute.cpp:369]   --->   Operation 48 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 49 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 5" [GIN_compute.cpp:369]   --->   Operation 49 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 50 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 5" [GIN_compute.cpp:369]   --->   Operation 50 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 51 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 5" [GIN_compute.cpp:369]   --->   Operation 51 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 52 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 5" [GIN_compute.cpp:369]   --->   Operation 52 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 53 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 5" [GIN_compute.cpp:369]   --->   Operation 53 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %edge_embedding_table_V_0, i32 %edge_embedding_table_V_1, i32 %edge_embedding_table_V_2, i32 %edge_embedding_table_V_3, i32 %edge_embedding_table_V_4, i32 %edge_embedding_table_V_5, i32 %edge_embedding_table_V_6, i32 %edge_embedding_table_V_7, i32 %edge_embedding_table_V_8, i32 %edge_embedding_table_V_9, i32 %edge_embedding_table_V_10, i32 %edge_embedding_table_V_11, i32 %edge_embedding_table_V_12, i32 %edge_embedding_table_V_13, i32 %edge_embedding_table_V_14, i32 %edge_embedding_table_V_15, i32 %edge_embedding_table_V_16, i32 %edge_embedding_table_V_17, i32 %edge_embedding_table_V_18, i32 %edge_embedding_table_V_19, i32 %edge_embedding_table_V_20, i32 %edge_embedding_table_V_21, i32 %edge_embedding_table_V_22, i32 %edge_embedding_table_V_23, i32 %edge_embedding_table_V_24, i32 %edge_embedding_table_V_25, i32 %edge_embedding_table_V_26, i32 %edge_embedding_table_V_27, i32 %edge_embedding_table_V_28, i32 %edge_embedding_table_V_29, i32 %edge_embedding_table_V_30, i32 %edge_embedding_table_V_31, i32 %edge_embedding_table_V_32, i32 %edge_embedding_table_V_33, i32 %edge_embedding_table_V_34, i32 %edge_embedding_table_V_35, i32 %edge_embedding_table_V_36, i32 %edge_embedding_table_V_37, i32 %edge_embedding_table_V_38, i32 %edge_embedding_table_V_39, i32 %edge_embedding_table_V_40, i32 %edge_embedding_table_V_41, i32 %edge_embedding_table_V_42, i32 %edge_embedding_table_V_43, i32 %edge_embedding_table_V_44, i32 %edge_embedding_table_V_45, i32 %edge_embedding_table_V_46, i32 %edge_embedding_table_V_47, i32 %edge_embedding_table_V_48, i32 %edge_embedding_table_V_49, i32 %edge_embedding_table_V_50, i32 %edge_embedding_table_V_51, i32 %edge_embedding_table_V_52, i32 %edge_embedding_table_V_53, i32 %edge_embedding_table_V_54, i32 %edge_embedding_table_V_55, i32 %edge_embedding_table_V_56, i32 %edge_embedding_table_V_57, i32 %edge_embedding_table_V_58, i32 %edge_embedding_table_V_59, i32 %edge_embedding_table_V_60, i32 %edge_embedding_table_V_61, i32 %edge_embedding_table_V_62, i32 %edge_embedding_table_V_63, i32 %edge_embedding_table_V_64, i64 666, i64 24, i64 18446744073709551615"   --->   Operation 54 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %node_embedding_table_V, i64 666, i64 24, i64 18446744073709551615"   --->   Operation 55 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_2, i32 0, i32 0, void @empty_31, i32 0, i32 100000, void @empty_12, void @empty_40, void @empty_31, i32 16, i32 16, i32 16, i32 16, void @empty_31, void @empty_31"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%edge_embedding_table_in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %edge_embedding_table_in" [GIN_compute.cpp:362]   --->   Operation 57 'read' 'edge_embedding_table_in_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%node_embedding_table_in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %node_embedding_table_in" [GIN_compute.cpp:362]   --->   Operation 58 'read' 'node_embedding_table_in_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%graph_pred_bias_in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %graph_pred_bias_in" [GIN_compute.cpp:362]   --->   Operation 59 'read' 'graph_pred_bias_in_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%graph_pred_weight_in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %graph_pred_weight_in" [GIN_compute.cpp:362]   --->   Operation 60 'read' 'graph_pred_weight_in_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 5" [GIN_compute.cpp:369]   --->   Operation 61 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 62 [1/1] (0.38ns)   --->   "%br_ln369 = br void" [GIN_compute.cpp:369]   --->   Operation 62 'br' 'br_ln369' <Predicate = true> <Delay = 0.38>

State 8 <SV = 7> <Delay = 0.57>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%i = phi i3 %add_ln369, void %.split13, i3 0, void" [GIN_compute.cpp:369]   --->   Operation 63 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.57ns)   --->   "%add_ln369 = add i3 %i, i3 1" [GIN_compute.cpp:369]   --->   Operation 64 'add' 'add_ln369' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 65 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.49ns)   --->   "%icmp_ln369 = icmp_eq  i3 %i, i3 5" [GIN_compute.cpp:369]   --->   Operation 66 'icmp' 'icmp_ln369' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%empty_60 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 67 'speclooptripcount' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln369 = br i1 %icmp_ln369, void %.split13, void" [GIN_compute.cpp:369]   --->   Operation 68 'br' 'br_ln369' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 69 [1/1] (7.30ns)   --->   "%mem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %mem_addr" [GIN_compute.cpp:370]   --->   Operation 69 'read' 'mem_addr_read' <Predicate = (!icmp_ln369)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.69>
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "%i_cast = zext i3 %i" [GIN_compute.cpp:369]   --->   Operation 70 'zext' 'i_cast' <Predicate = (!icmp_ln369)> <Delay = 0.00>
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "%specloopname_ln369 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [GIN_compute.cpp:369]   --->   Operation 71 'specloopname' 'specloopname_ln369' <Predicate = (!icmp_ln369)> <Delay = 0.00>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "%mlp_eps_V_addr = getelementptr i32 %mlp_eps_V, i64 0, i64 %i_cast" [GIN_compute.cpp:370]   --->   Operation 72 'getelementptr' 'mlp_eps_V_addr' <Predicate = (!icmp_ln369)> <Delay = 0.00>
ST_10 : Operation 73 [1/1] (0.69ns)   --->   "%store_ln370 = store i32 %mem_addr_read, i3 %mlp_eps_V_addr" [GIN_compute.cpp:370]   --->   Operation 73 'store' 'store_ln370' <Predicate = (!icmp_ln369)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 74 'br' 'br_ln0' <Predicate = (!icmp_ln369)> <Delay = 0.00>

State 11 <SV = 8> <Delay = 7.30>
ST_11 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %graph_pred_bias_in_read, i32 2, i32 63" [GIN_compute.cpp:374]   --->   Operation 75 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln374 = sext i62 %trunc_ln2" [GIN_compute.cpp:374]   --->   Operation 76 'sext' 'sext_ln374' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 77 [1/1] (0.00ns)   --->   "%mem_addr_4 = getelementptr i32 %mem, i64 %sext_ln374" [GIN_compute.cpp:374]   --->   Operation 77 'getelementptr' 'mem_addr_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 78 [7/7] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_4, i32 1" [GIN_compute.cpp:374]   --->   Operation 78 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %graph_pred_weight_in_read, i32 2, i32 63" [GIN_compute.cpp:375]   --->   Operation 79 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln375 = sext i62 %trunc_ln3" [GIN_compute.cpp:375]   --->   Operation 80 'sext' 'sext_ln375' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "%mem_addr_5 = getelementptr i32 %mem, i64 %sext_ln375" [GIN_compute.cpp:375]   --->   Operation 81 'getelementptr' 'mem_addr_5' <Predicate = true> <Delay = 0.00>

State 12 <SV = 9> <Delay = 7.30>
ST_12 : Operation 82 [6/7] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_4, i32 1" [GIN_compute.cpp:374]   --->   Operation 82 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 83 [7/7] (7.30ns)   --->   "%empty_61 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_5, i32 300" [GIN_compute.cpp:375]   --->   Operation 83 'readreq' 'empty_61' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 10> <Delay = 7.30>
ST_13 : Operation 84 [5/7] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_4, i32 1" [GIN_compute.cpp:374]   --->   Operation 84 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 85 [6/7] (7.30ns)   --->   "%empty_61 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_5, i32 300" [GIN_compute.cpp:375]   --->   Operation 85 'readreq' 'empty_61' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 11> <Delay = 7.30>
ST_14 : Operation 86 [4/7] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_4, i32 1" [GIN_compute.cpp:374]   --->   Operation 86 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 87 [5/7] (7.30ns)   --->   "%empty_61 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_5, i32 300" [GIN_compute.cpp:375]   --->   Operation 87 'readreq' 'empty_61' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 12> <Delay = 7.30>
ST_15 : Operation 88 [3/7] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_4, i32 1" [GIN_compute.cpp:374]   --->   Operation 88 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 89 [4/7] (7.30ns)   --->   "%empty_61 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_5, i32 300" [GIN_compute.cpp:375]   --->   Operation 89 'readreq' 'empty_61' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 13> <Delay = 7.30>
ST_16 : Operation 90 [2/7] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_4, i32 1" [GIN_compute.cpp:374]   --->   Operation 90 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 91 [3/7] (7.30ns)   --->   "%empty_61 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_5, i32 300" [GIN_compute.cpp:375]   --->   Operation 91 'readreq' 'empty_61' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 14> <Delay = 7.30>
ST_17 : Operation 92 [1/7] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_4, i32 1" [GIN_compute.cpp:374]   --->   Operation 92 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 93 [2/7] (7.30ns)   --->   "%empty_61 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_5, i32 300" [GIN_compute.cpp:375]   --->   Operation 93 'readreq' 'empty_61' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 15> <Delay = 7.30>
ST_18 : Operation 94 [1/1] (7.30ns)   --->   "%mem_addr_4_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %mem_addr_4" [GIN_compute.cpp:374]   --->   Operation 94 'read' 'mem_addr_4_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 95 [1/1] (0.00ns)   --->   "%store_ln374 = store i32 %mem_addr_4_read, i32 %graph_pred_bias_V_0" [GIN_compute.cpp:374]   --->   Operation 95 'store' 'store_ln374' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 96 [1/7] (7.30ns)   --->   "%empty_61 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_5, i32 300" [GIN_compute.cpp:375]   --->   Operation 96 'readreq' 'empty_61' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 97 [1/1] (0.38ns)   --->   "%br_ln375 = br void" [GIN_compute.cpp:375]   --->   Operation 97 'br' 'br_ln375' <Predicate = true> <Delay = 0.38>

State 19 <SV = 16> <Delay = 0.71>
ST_19 : Operation 98 [1/1] (0.00ns)   --->   "%dim_in = phi i9 %add_ln375, void %.split11, i9 0, void" [GIN_compute.cpp:375]   --->   Operation 98 'phi' 'dim_in' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 99 [1/1] (0.71ns)   --->   "%add_ln375 = add i9 %dim_in, i9 1" [GIN_compute.cpp:375]   --->   Operation 99 'add' 'add_ln375' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 100 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 100 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 101 [1/1] (0.59ns)   --->   "%icmp_ln375 = icmp_eq  i9 %dim_in, i9 300" [GIN_compute.cpp:375]   --->   Operation 101 'icmp' 'icmp_ln375' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 102 [1/1] (0.00ns)   --->   "%empty_62 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 300, i64 300, i64 300"   --->   Operation 102 'speclooptripcount' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln375 = br i1 %icmp_ln375, void %.split11, void" [GIN_compute.cpp:375]   --->   Operation 103 'br' 'br_ln375' <Predicate = true> <Delay = 0.00>

State 20 <SV = 17> <Delay = 7.30>
ST_20 : Operation 104 [1/1] (7.30ns)   --->   "%mem_addr_5_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %mem_addr_5" [GIN_compute.cpp:376]   --->   Operation 104 'read' 'mem_addr_5_read' <Predicate = (!icmp_ln375)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 18> <Delay = 1.19>
ST_21 : Operation 105 [1/1] (0.00ns)   --->   "%dim_in_cast = zext i9 %dim_in" [GIN_compute.cpp:375]   --->   Operation 105 'zext' 'dim_in_cast' <Predicate = (!icmp_ln375)> <Delay = 0.00>
ST_21 : Operation 106 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_addr = getelementptr i32 %graph_pred_weights_V, i64 0, i64 %dim_in_cast" [GIN_compute.cpp:376]   --->   Operation 106 'getelementptr' 'graph_pred_weights_V_addr' <Predicate = (!icmp_ln375)> <Delay = 0.00>
ST_21 : Operation 107 [1/1] (0.00ns)   --->   "%specloopname_ln375 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37" [GIN_compute.cpp:375]   --->   Operation 107 'specloopname' 'specloopname_ln375' <Predicate = (!icmp_ln375)> <Delay = 0.00>
ST_21 : Operation 108 [1/1] (1.19ns)   --->   "%store_ln376 = store i32 %mem_addr_5_read, i9 %graph_pred_weights_V_addr" [GIN_compute.cpp:376]   --->   Operation 108 'store' 'store_ln376' <Predicate = (!icmp_ln375)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_21 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 109 'br' 'br_ln0' <Predicate = (!icmp_ln375)> <Delay = 0.00>

State 22 <SV = 17> <Delay = 7.30>
ST_22 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %node_embedding_table_in_read, i32 2, i32 63" [GIN_compute.cpp:380]   --->   Operation 110 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln380 = sext i62 %trunc_ln4" [GIN_compute.cpp:380]   --->   Operation 111 'sext' 'sext_ln380' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 112 [1/1] (0.00ns)   --->   "%mem_addr_6 = getelementptr i32 %mem, i64 %sext_ln380" [GIN_compute.cpp:380]   --->   Operation 112 'getelementptr' 'mem_addr_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 113 [7/7] (7.30ns)   --->   "%empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_6, i32 51900" [GIN_compute.cpp:380]   --->   Operation 113 'readreq' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 18> <Delay = 7.30>
ST_23 : Operation 114 [6/7] (7.30ns)   --->   "%empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_6, i32 51900" [GIN_compute.cpp:380]   --->   Operation 114 'readreq' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 19> <Delay = 7.30>
ST_24 : Operation 115 [5/7] (7.30ns)   --->   "%empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_6, i32 51900" [GIN_compute.cpp:380]   --->   Operation 115 'readreq' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 20> <Delay = 7.30>
ST_25 : Operation 116 [4/7] (7.30ns)   --->   "%empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_6, i32 51900" [GIN_compute.cpp:380]   --->   Operation 116 'readreq' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 21> <Delay = 7.30>
ST_26 : Operation 117 [3/7] (7.30ns)   --->   "%empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_6, i32 51900" [GIN_compute.cpp:380]   --->   Operation 117 'readreq' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 22> <Delay = 7.30>
ST_27 : Operation 118 [2/7] (7.30ns)   --->   "%empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_6, i32 51900" [GIN_compute.cpp:380]   --->   Operation 118 'readreq' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 23> <Delay = 7.30>
ST_28 : Operation 119 [1/7] (7.30ns)   --->   "%empty_63 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_6, i32 51900" [GIN_compute.cpp:380]   --->   Operation 119 'readreq' 'empty_63' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 120 [1/1] (0.38ns)   --->   "%br_ln380 = br void" [GIN_compute.cpp:380]   --->   Operation 120 'br' 'br_ln380' <Predicate = true> <Delay = 0.38>

State 29 <SV = 24> <Delay = 2.00>
ST_29 : Operation 121 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i16 0, void, i16 %add_ln380_1, void %.split9" [GIN_compute.cpp:380]   --->   Operation 121 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 122 [1/1] (0.00ns)   --->   "%i_1 = phi i8 0, void, i8 %select_ln380_1, void %.split9" [GIN_compute.cpp:380]   --->   Operation 122 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 123 [1/1] (0.00ns)   --->   "%dim = phi i9 0, void, i9 %add_ln381, void %.split9" [GIN_compute.cpp:381]   --->   Operation 123 'phi' 'dim' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 124 [1/1] (0.78ns)   --->   "%add_ln380_1 = add i16 %indvar_flatten, i16 1" [GIN_compute.cpp:380]   --->   Operation 124 'add' 'add_ln380_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 125 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 125 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 126 [1/1] (0.67ns)   --->   "%icmp_ln380 = icmp_eq  i16 %indvar_flatten, i16 51900" [GIN_compute.cpp:380]   --->   Operation 126 'icmp' 'icmp_ln380' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln380 = br i1 %icmp_ln380, void %.split9, void" [GIN_compute.cpp:380]   --->   Operation 127 'br' 'br_ln380' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 128 [1/1] (0.70ns)   --->   "%add_ln380 = add i8 %i_1, i8 1" [GIN_compute.cpp:380]   --->   Operation 128 'add' 'add_ln380' <Predicate = (!icmp_ln380)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 129 [1/1] (0.59ns)   --->   "%icmp_ln381 = icmp_eq  i9 %dim, i9 300" [GIN_compute.cpp:381]   --->   Operation 129 'icmp' 'icmp_ln381' <Predicate = (!icmp_ln380)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 130 [1/1] (0.30ns)   --->   "%select_ln380 = select i1 %icmp_ln381, i9 0, i9 %dim" [GIN_compute.cpp:380]   --->   Operation 130 'select' 'select_ln380' <Predicate = (!icmp_ln380)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 131 [1/1] (0.30ns)   --->   "%select_ln380_1 = select i1 %icmp_ln381, i8 %add_ln380, i8 %i_1" [GIN_compute.cpp:380]   --->   Operation 131 'select' 'select_ln380_1' <Predicate = (!icmp_ln380)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 132 [1/1] (0.00ns)   --->   "%select_ln380_1_cast = zext i8 %select_ln380_1" [GIN_compute.cpp:380]   --->   Operation 132 'zext' 'select_ln380_1_cast' <Predicate = (!icmp_ln380)> <Delay = 0.00>
ST_29 : Operation 133 [3/3] (0.99ns) (grouped into DSP with root node add_ln382)   --->   "%mul_ln382 = mul i16 %select_ln380_1_cast, i16 300" [GIN_compute.cpp:380]   --->   Operation 133 'mul' 'mul_ln382' <Predicate = (!icmp_ln380)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 134 [1/1] (0.71ns)   --->   "%add_ln381 = add i9 %select_ln380, i9 1" [GIN_compute.cpp:381]   --->   Operation 134 'add' 'add_ln381' <Predicate = (!icmp_ln380)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 25> <Delay = 0.99>
ST_30 : Operation 135 [2/3] (0.99ns) (grouped into DSP with root node add_ln382)   --->   "%mul_ln382 = mul i16 %select_ln380_1_cast, i16 300" [GIN_compute.cpp:380]   --->   Operation 135 'mul' 'mul_ln382' <Predicate = (!icmp_ln380)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 31 <SV = 26> <Delay = 7.30>
ST_31 : Operation 136 [1/3] (0.00ns) (grouped into DSP with root node add_ln382)   --->   "%mul_ln382 = mul i16 %select_ln380_1_cast, i16 300" [GIN_compute.cpp:380]   --->   Operation 136 'mul' 'mul_ln382' <Predicate = (!icmp_ln380)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln382 = zext i9 %select_ln380" [GIN_compute.cpp:382]   --->   Operation 137 'zext' 'zext_ln382' <Predicate = (!icmp_ln380)> <Delay = 0.00>
ST_31 : Operation 138 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln382 = add i16 %mul_ln382, i16 %zext_ln382" [GIN_compute.cpp:382]   --->   Operation 138 'add' 'add_ln382' <Predicate = (!icmp_ln380)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 139 [1/1] (7.30ns)   --->   "%mem_addr_6_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %mem_addr_6" [GIN_compute.cpp:382]   --->   Operation 139 'read' 'mem_addr_6_read' <Predicate = (!icmp_ln380)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 27> <Delay = 2.68>
ST_32 : Operation 140 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_380_4_VITIS_LOOP_381_5_str"   --->   Operation 140 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln380)> <Delay = 0.00>
ST_32 : Operation 141 [1/1] (0.00ns)   --->   "%empty_64 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 51900, i64 51900, i64 51900"   --->   Operation 141 'speclooptripcount' 'empty_64' <Predicate = (!icmp_ln380)> <Delay = 0.00>
ST_32 : Operation 142 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 142 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln380)> <Delay = 0.00>
ST_32 : Operation 143 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln382 = add i16 %mul_ln382, i16 %zext_ln382" [GIN_compute.cpp:382]   --->   Operation 143 'add' 'add_ln382' <Predicate = (!icmp_ln380)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln382_1 = zext i16 %add_ln382" [GIN_compute.cpp:382]   --->   Operation 144 'zext' 'zext_ln382_1' <Predicate = (!icmp_ln380)> <Delay = 0.00>
ST_32 : Operation 145 [1/1] (0.00ns)   --->   "%node_embedding_table_V_addr = getelementptr i32 %node_embedding_table_V, i64 0, i64 %zext_ln382_1" [GIN_compute.cpp:382]   --->   Operation 145 'getelementptr' 'node_embedding_table_V_addr' <Predicate = (!icmp_ln380)> <Delay = 0.00>
ST_32 : Operation 146 [1/1] (0.00ns)   --->   "%specloopname_ln381 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [GIN_compute.cpp:381]   --->   Operation 146 'specloopname' 'specloopname_ln381' <Predicate = (!icmp_ln380)> <Delay = 0.00>
ST_32 : Operation 147 [1/1] (2.03ns)   --->   "%store_ln382 = store i32 %mem_addr_6_read, i16 %node_embedding_table_V_addr" [GIN_compute.cpp:382]   --->   Operation 147 'store' 'store_ln382' <Predicate = (!icmp_ln380)> <Delay = 2.03> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 51900> <RAM>
ST_32 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 148 'br' 'br_ln0' <Predicate = (!icmp_ln380)> <Delay = 0.00>

State 33 <SV = 25> <Delay = 7.30>
ST_33 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %edge_embedding_table_in_read, i32 2, i32 63" [GIN_compute.cpp:386]   --->   Operation 149 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln386 = sext i62 %trunc_ln5" [GIN_compute.cpp:386]   --->   Operation 150 'sext' 'sext_ln386' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 151 [1/1] (0.00ns)   --->   "%mem_addr_7 = getelementptr i32 %mem, i64 %sext_ln386" [GIN_compute.cpp:386]   --->   Operation 151 'getelementptr' 'mem_addr_7' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 152 [7/7] (7.30ns)   --->   "%empty_65 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_7, i32 19500" [GIN_compute.cpp:386]   --->   Operation 152 'readreq' 'empty_65' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 26> <Delay = 7.30>
ST_34 : Operation 153 [6/7] (7.30ns)   --->   "%empty_65 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_7, i32 19500" [GIN_compute.cpp:386]   --->   Operation 153 'readreq' 'empty_65' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 27> <Delay = 7.30>
ST_35 : Operation 154 [5/7] (7.30ns)   --->   "%empty_65 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_7, i32 19500" [GIN_compute.cpp:386]   --->   Operation 154 'readreq' 'empty_65' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 28> <Delay = 7.30>
ST_36 : Operation 155 [4/7] (7.30ns)   --->   "%empty_65 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_7, i32 19500" [GIN_compute.cpp:386]   --->   Operation 155 'readreq' 'empty_65' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 29> <Delay = 7.30>
ST_37 : Operation 156 [3/7] (7.30ns)   --->   "%empty_65 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_7, i32 19500" [GIN_compute.cpp:386]   --->   Operation 156 'readreq' 'empty_65' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 30> <Delay = 7.30>
ST_38 : Operation 157 [2/7] (7.30ns)   --->   "%empty_65 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_7, i32 19500" [GIN_compute.cpp:386]   --->   Operation 157 'readreq' 'empty_65' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 31> <Delay = 7.30>
ST_39 : Operation 158 [1/7] (7.30ns)   --->   "%empty_65 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_7, i32 19500" [GIN_compute.cpp:386]   --->   Operation 158 'readreq' 'empty_65' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 159 [1/1] (0.38ns)   --->   "%br_ln386 = br void" [GIN_compute.cpp:386]   --->   Operation 159 'br' 'br_ln386' <Predicate = true> <Delay = 0.38>

State 40 <SV = 32> <Delay = 0.77>
ST_40 : Operation 160 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i15 0, void, i15 %add_ln386_1, void %.split65" [GIN_compute.cpp:386]   --->   Operation 160 'phi' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 161 [1/1] (0.77ns)   --->   "%add_ln386_1 = add i15 %indvar_flatten7, i15 1" [GIN_compute.cpp:386]   --->   Operation 161 'add' 'add_ln386_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 162 [1/1] (0.66ns)   --->   "%icmp_ln386 = icmp_eq  i15 %indvar_flatten7, i15 19500" [GIN_compute.cpp:386]   --->   Operation 162 'icmp' 'icmp_ln386' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln386 = br i1 %icmp_ln386, void %.split5, void" [GIN_compute.cpp:386]   --->   Operation 163 'br' 'br_ln386' <Predicate = true> <Delay = 0.00>

State 41 <SV = 33> <Delay = 7.30>
ST_41 : Operation 164 [1/1] (0.00ns)   --->   "%i_2 = phi i7 0, void, i7 %select_ln386_1, void %.split65" [GIN_compute.cpp:388]   --->   Operation 164 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 165 [1/1] (0.00ns)   --->   "%dim_1 = phi i9 0, void, i9 %add_ln387, void %.split65" [GIN_compute.cpp:387]   --->   Operation 165 'phi' 'dim_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 166 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 166 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 167 [1/1] (0.70ns)   --->   "%add_ln386 = add i7 %i_2, i7 1" [GIN_compute.cpp:386]   --->   Operation 167 'add' 'add_ln386' <Predicate = (!icmp_ln386)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 168 [1/1] (0.59ns)   --->   "%icmp_ln387 = icmp_eq  i9 %dim_1, i9 300" [GIN_compute.cpp:387]   --->   Operation 168 'icmp' 'icmp_ln387' <Predicate = (!icmp_ln386)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 169 [1/1] (0.30ns)   --->   "%select_ln386 = select i1 %icmp_ln387, i9 0, i9 %dim_1" [GIN_compute.cpp:386]   --->   Operation 169 'select' 'select_ln386' <Predicate = (!icmp_ln386)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 170 [1/1] (0.30ns)   --->   "%select_ln386_1 = select i1 %icmp_ln387, i7 %add_ln386, i7 %i_2" [GIN_compute.cpp:386]   --->   Operation 170 'select' 'select_ln386_1' <Predicate = (!icmp_ln386)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 171 [1/1] (7.30ns)   --->   "%mem_addr_7_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %mem_addr_7" [GIN_compute.cpp:388]   --->   Operation 171 'read' 'mem_addr_7_read' <Predicate = (!icmp_ln386)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 172 [1/1] (0.58ns)   --->   "%switch_ln388 = switch i7 %select_ln386_1, void %branch64, i7 0, void %branch0, i7 1, void %branch1, i7 2, void %branch2, i7 3, void %branch3, i7 4, void %branch4, i7 5, void %branch5, i7 6, void %branch6, i7 7, void %branch7, i7 8, void %branch8, i7 9, void %branch9, i7 10, void %branch10, i7 11, void %branch11, i7 12, void %branch12, i7 13, void %branch13, i7 14, void %branch14, i7 15, void %branch15, i7 16, void %branch16, i7 17, void %branch17, i7 18, void %branch18, i7 19, void %branch19, i7 20, void %branch20, i7 21, void %branch21, i7 22, void %branch22, i7 23, void %branch23, i7 24, void %branch24, i7 25, void %branch25, i7 26, void %branch26, i7 27, void %branch27, i7 28, void %branch28, i7 29, void %branch29, i7 30, void %branch30, i7 31, void %branch31, i7 32, void %branch32, i7 33, void %branch33, i7 34, void %branch34, i7 35, void %branch35, i7 36, void %branch36, i7 37, void %branch37, i7 38, void %branch38, i7 39, void %branch39, i7 40, void %branch40, i7 41, void %branch41, i7 42, void %branch42, i7 43, void %branch43, i7 44, void %branch44, i7 45, void %branch45, i7 46, void %branch46, i7 47, void %branch47, i7 48, void %branch48, i7 49, void %branch49, i7 50, void %branch50, i7 51, void %branch51, i7 52, void %branch52, i7 53, void %branch53, i7 54, void %branch54, i7 55, void %branch55, i7 56, void %branch56, i7 57, void %branch57, i7 58, void %branch58, i7 59, void %branch59, i7 60, void %branch60, i7 61, void %branch61, i7 62, void %branch62, i7 63, void %branch63" [GIN_compute.cpp:388]   --->   Operation 172 'switch' 'switch_ln388' <Predicate = (!icmp_ln386)> <Delay = 0.58>
ST_41 : Operation 173 [1/1] (0.71ns)   --->   "%add_ln387 = add i9 %select_ln386, i9 1" [GIN_compute.cpp:387]   --->   Operation 173 'add' 'add_ln387' <Predicate = (!icmp_ln386)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 174 'br' 'br_ln0' <Predicate = (!icmp_ln386)> <Delay = 0.00>

State 42 <SV = 34> <Delay = 1.64>
ST_42 : Operation 175 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_386_6_VITIS_LOOP_387_7_str"   --->   Operation 175 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln386)> <Delay = 0.00>
ST_42 : Operation 176 [1/1] (0.00ns)   --->   "%empty_66 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 19500, i64 19500, i64 19500"   --->   Operation 176 'speclooptripcount' 'empty_66' <Predicate = (!icmp_ln386)> <Delay = 0.00>
ST_42 : Operation 177 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 177 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln386)> <Delay = 0.00>
ST_42 : Operation 178 [1/1] (0.00ns)   --->   "%dim_1_cast = zext i9 %select_ln386" [GIN_compute.cpp:386]   --->   Operation 178 'zext' 'dim_1_cast' <Predicate = (!icmp_ln386)> <Delay = 0.00>
ST_42 : Operation 179 [1/1] (0.00ns)   --->   "%specloopname_ln387 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [GIN_compute.cpp:387]   --->   Operation 179 'specloopname' 'specloopname_ln387' <Predicate = (!icmp_ln386)> <Delay = 0.00>
ST_42 : Operation 180 [1/1] (0.00ns)   --->   "%edge_embedding_table_V_0_addr = getelementptr i32 %edge_embedding_table_V_0, i64 0, i64 %dim_1_cast" [GIN_compute.cpp:388]   --->   Operation 180 'getelementptr' 'edge_embedding_table_V_0_addr' <Predicate = (!icmp_ln386)> <Delay = 0.00>
ST_42 : Operation 181 [1/1] (0.00ns)   --->   "%edge_embedding_table_V_1_addr = getelementptr i32 %edge_embedding_table_V_1, i64 0, i64 %dim_1_cast" [GIN_compute.cpp:388]   --->   Operation 181 'getelementptr' 'edge_embedding_table_V_1_addr' <Predicate = (!icmp_ln386)> <Delay = 0.00>
ST_42 : Operation 182 [1/1] (0.00ns)   --->   "%edge_embedding_table_V_2_addr = getelementptr i32 %edge_embedding_table_V_2, i64 0, i64 %dim_1_cast" [GIN_compute.cpp:388]   --->   Operation 182 'getelementptr' 'edge_embedding_table_V_2_addr' <Predicate = (!icmp_ln386)> <Delay = 0.00>
ST_42 : Operation 183 [1/1] (0.00ns)   --->   "%edge_embedding_table_V_3_addr = getelementptr i32 %edge_embedding_table_V_3, i64 0, i64 %dim_1_cast" [GIN_compute.cpp:388]   --->   Operation 183 'getelementptr' 'edge_embedding_table_V_3_addr' <Predicate = (!icmp_ln386)> <Delay = 0.00>
ST_42 : Operation 184 [1/1] (0.00ns)   --->   "%edge_embedding_table_V_4_addr = getelementptr i32 %edge_embedding_table_V_4, i64 0, i64 %dim_1_cast" [GIN_compute.cpp:388]   --->   Operation 184 'getelementptr' 'edge_embedding_table_V_4_addr' <Predicate = (!icmp_ln386)> <Delay = 0.00>
ST_42 : Operation 185 [1/1] (0.00ns)   --->   "%edge_embedding_table_V_5_addr = getelementptr i32 %edge_embedding_table_V_5, i64 0, i64 %dim_1_cast" [GIN_compute.cpp:388]   --->   Operation 185 'getelementptr' 'edge_embedding_table_V_5_addr' <Predicate = (!icmp_ln386)> <Delay = 0.00>
ST_42 : Operation 186 [1/1] (0.00ns)   --->   "%edge_embedding_table_V_6_addr = getelementptr i32 %edge_embedding_table_V_6, i64 0, i64 %dim_1_cast" [GIN_compute.cpp:388]   --->   Operation 186 'getelementptr' 'edge_embedding_table_V_6_addr' <Predicate = (!icmp_ln386)> <Delay = 0.00>
ST_42 : Operation 187 [1/1] (0.00ns)   --->   "%edge_embedding_table_V_7_addr = getelementptr i32 %edge_embedding_table_V_7, i64 0, i64 %dim_1_cast" [GIN_compute.cpp:388]   --->   Operation 187 'getelementptr' 'edge_embedding_table_V_7_addr' <Predicate = (!icmp_ln386)> <Delay = 0.00>
ST_42 : Operation 188 [1/1] (0.00ns)   --->   "%edge_embedding_table_V_8_addr = getelementptr i32 %edge_embedding_table_V_8, i64 0, i64 %dim_1_cast" [GIN_compute.cpp:388]   --->   Operation 188 'getelementptr' 'edge_embedding_table_V_8_addr' <Predicate = (!icmp_ln386)> <Delay = 0.00>
ST_42 : Operation 189 [1/1] (0.00ns)   --->   "%edge_embedding_table_V_9_addr = getelementptr i32 %edge_embedding_table_V_9, i64 0, i64 %dim_1_cast" [GIN_compute.cpp:388]   --->   Operation 189 'getelementptr' 'edge_embedding_table_V_9_addr' <Predicate = (!icmp_ln386)> <Delay = 0.00>
ST_42 : Operation 190 [1/1] (0.00ns)   --->   "%edge_embedding_table_V_10_addr = getelementptr i32 %edge_embedding_table_V_10, i64 0, i64 %dim_1_cast" [GIN_compute.cpp:388]   --->   Operation 190 'getelementptr' 'edge_embedding_table_V_10_addr' <Predicate = (!icmp_ln386)> <Delay = 0.00>
ST_42 : Operation 191 [1/1] (0.00ns)   --->   "%edge_embedding_table_V_11_addr = getelementptr i32 %edge_embedding_table_V_11, i64 0, i64 %dim_1_cast" [GIN_compute.cpp:388]   --->   Operation 191 'getelementptr' 'edge_embedding_table_V_11_addr' <Predicate = (!icmp_ln386)> <Delay = 0.00>
ST_42 : Operation 192 [1/1] (0.00ns)   --->   "%edge_embedding_table_V_12_addr = getelementptr i32 %edge_embedding_table_V_12, i64 0, i64 %dim_1_cast" [GIN_compute.cpp:388]   --->   Operation 192 'getelementptr' 'edge_embedding_table_V_12_addr' <Predicate = (!icmp_ln386)> <Delay = 0.00>
ST_42 : Operation 193 [1/1] (0.00ns)   --->   "%edge_embedding_table_V_13_addr = getelementptr i32 %edge_embedding_table_V_13, i64 0, i64 %dim_1_cast" [GIN_compute.cpp:388]   --->   Operation 193 'getelementptr' 'edge_embedding_table_V_13_addr' <Predicate = (!icmp_ln386)> <Delay = 0.00>
ST_42 : Operation 194 [1/1] (0.00ns)   --->   "%edge_embedding_table_V_14_addr = getelementptr i32 %edge_embedding_table_V_14, i64 0, i64 %dim_1_cast" [GIN_compute.cpp:388]   --->   Operation 194 'getelementptr' 'edge_embedding_table_V_14_addr' <Predicate = (!icmp_ln386)> <Delay = 0.00>
ST_42 : Operation 195 [1/1] (0.00ns)   --->   "%edge_embedding_table_V_15_addr = getelementptr i32 %edge_embedding_table_V_15, i64 0, i64 %dim_1_cast" [GIN_compute.cpp:388]   --->   Operation 195 'getelementptr' 'edge_embedding_table_V_15_addr' <Predicate = (!icmp_ln386)> <Delay = 0.00>
ST_42 : Operation 196 [1/1] (0.00ns)   --->   "%edge_embedding_table_V_16_addr = getelementptr i32 %edge_embedding_table_V_16, i64 0, i64 %dim_1_cast" [GIN_compute.cpp:388]   --->   Operation 196 'getelementptr' 'edge_embedding_table_V_16_addr' <Predicate = (!icmp_ln386)> <Delay = 0.00>
ST_42 : Operation 197 [1/1] (0.00ns)   --->   "%edge_embedding_table_V_17_addr = getelementptr i32 %edge_embedding_table_V_17, i64 0, i64 %dim_1_cast" [GIN_compute.cpp:388]   --->   Operation 197 'getelementptr' 'edge_embedding_table_V_17_addr' <Predicate = (!icmp_ln386)> <Delay = 0.00>
ST_42 : Operation 198 [1/1] (0.00ns)   --->   "%edge_embedding_table_V_18_addr = getelementptr i32 %edge_embedding_table_V_18, i64 0, i64 %dim_1_cast" [GIN_compute.cpp:388]   --->   Operation 198 'getelementptr' 'edge_embedding_table_V_18_addr' <Predicate = (!icmp_ln386)> <Delay = 0.00>
ST_42 : Operation 199 [1/1] (0.00ns)   --->   "%edge_embedding_table_V_19_addr = getelementptr i32 %edge_embedding_table_V_19, i64 0, i64 %dim_1_cast" [GIN_compute.cpp:388]   --->   Operation 199 'getelementptr' 'edge_embedding_table_V_19_addr' <Predicate = (!icmp_ln386)> <Delay = 0.00>
ST_42 : Operation 200 [1/1] (0.00ns)   --->   "%edge_embedding_table_V_20_addr = getelementptr i32 %edge_embedding_table_V_20, i64 0, i64 %dim_1_cast" [GIN_compute.cpp:388]   --->   Operation 200 'getelementptr' 'edge_embedding_table_V_20_addr' <Predicate = (!icmp_ln386)> <Delay = 0.00>
ST_42 : Operation 201 [1/1] (0.00ns)   --->   "%edge_embedding_table_V_21_addr = getelementptr i32 %edge_embedding_table_V_21, i64 0, i64 %dim_1_cast" [GIN_compute.cpp:388]   --->   Operation 201 'getelementptr' 'edge_embedding_table_V_21_addr' <Predicate = (!icmp_ln386)> <Delay = 0.00>
ST_42 : Operation 202 [1/1] (0.00ns)   --->   "%edge_embedding_table_V_22_addr = getelementptr i32 %edge_embedding_table_V_22, i64 0, i64 %dim_1_cast" [GIN_compute.cpp:388]   --->   Operation 202 'getelementptr' 'edge_embedding_table_V_22_addr' <Predicate = (!icmp_ln386)> <Delay = 0.00>
ST_42 : Operation 203 [1/1] (0.00ns)   --->   "%edge_embedding_table_V_23_addr = getelementptr i32 %edge_embedding_table_V_23, i64 0, i64 %dim_1_cast" [GIN_compute.cpp:388]   --->   Operation 203 'getelementptr' 'edge_embedding_table_V_23_addr' <Predicate = (!icmp_ln386)> <Delay = 0.00>
ST_42 : Operation 204 [1/1] (0.00ns)   --->   "%edge_embedding_table_V_24_addr = getelementptr i32 %edge_embedding_table_V_24, i64 0, i64 %dim_1_cast" [GIN_compute.cpp:388]   --->   Operation 204 'getelementptr' 'edge_embedding_table_V_24_addr' <Predicate = (!icmp_ln386)> <Delay = 0.00>
ST_42 : Operation 205 [1/1] (0.00ns)   --->   "%edge_embedding_table_V_25_addr = getelementptr i32 %edge_embedding_table_V_25, i64 0, i64 %dim_1_cast" [GIN_compute.cpp:388]   --->   Operation 205 'getelementptr' 'edge_embedding_table_V_25_addr' <Predicate = (!icmp_ln386)> <Delay = 0.00>
ST_42 : Operation 206 [1/1] (0.00ns)   --->   "%edge_embedding_table_V_26_addr = getelementptr i32 %edge_embedding_table_V_26, i64 0, i64 %dim_1_cast" [GIN_compute.cpp:388]   --->   Operation 206 'getelementptr' 'edge_embedding_table_V_26_addr' <Predicate = (!icmp_ln386)> <Delay = 0.00>
ST_42 : Operation 207 [1/1] (0.00ns)   --->   "%edge_embedding_table_V_27_addr = getelementptr i32 %edge_embedding_table_V_27, i64 0, i64 %dim_1_cast" [GIN_compute.cpp:388]   --->   Operation 207 'getelementptr' 'edge_embedding_table_V_27_addr' <Predicate = (!icmp_ln386)> <Delay = 0.00>
ST_42 : Operation 208 [1/1] (0.00ns)   --->   "%edge_embedding_table_V_28_addr = getelementptr i32 %edge_embedding_table_V_28, i64 0, i64 %dim_1_cast" [GIN_compute.cpp:388]   --->   Operation 208 'getelementptr' 'edge_embedding_table_V_28_addr' <Predicate = (!icmp_ln386)> <Delay = 0.00>
ST_42 : Operation 209 [1/1] (0.00ns)   --->   "%edge_embedding_table_V_29_addr = getelementptr i32 %edge_embedding_table_V_29, i64 0, i64 %dim_1_cast" [GIN_compute.cpp:388]   --->   Operation 209 'getelementptr' 'edge_embedding_table_V_29_addr' <Predicate = (!icmp_ln386)> <Delay = 0.00>
ST_42 : Operation 210 [1/1] (0.00ns)   --->   "%edge_embedding_table_V_30_addr = getelementptr i32 %edge_embedding_table_V_30, i64 0, i64 %dim_1_cast" [GIN_compute.cpp:388]   --->   Operation 210 'getelementptr' 'edge_embedding_table_V_30_addr' <Predicate = (!icmp_ln386)> <Delay = 0.00>
ST_42 : Operation 211 [1/1] (0.00ns)   --->   "%edge_embedding_table_V_31_addr = getelementptr i32 %edge_embedding_table_V_31, i64 0, i64 %dim_1_cast" [GIN_compute.cpp:388]   --->   Operation 211 'getelementptr' 'edge_embedding_table_V_31_addr' <Predicate = (!icmp_ln386)> <Delay = 0.00>
ST_42 : Operation 212 [1/1] (0.00ns)   --->   "%edge_embedding_table_V_32_addr = getelementptr i32 %edge_embedding_table_V_32, i64 0, i64 %dim_1_cast" [GIN_compute.cpp:388]   --->   Operation 212 'getelementptr' 'edge_embedding_table_V_32_addr' <Predicate = (!icmp_ln386)> <Delay = 0.00>
ST_42 : Operation 213 [1/1] (0.00ns)   --->   "%edge_embedding_table_V_33_addr = getelementptr i32 %edge_embedding_table_V_33, i64 0, i64 %dim_1_cast" [GIN_compute.cpp:388]   --->   Operation 213 'getelementptr' 'edge_embedding_table_V_33_addr' <Predicate = (!icmp_ln386)> <Delay = 0.00>
ST_42 : Operation 214 [1/1] (0.00ns)   --->   "%edge_embedding_table_V_34_addr = getelementptr i32 %edge_embedding_table_V_34, i64 0, i64 %dim_1_cast" [GIN_compute.cpp:388]   --->   Operation 214 'getelementptr' 'edge_embedding_table_V_34_addr' <Predicate = (!icmp_ln386)> <Delay = 0.00>
ST_42 : Operation 215 [1/1] (0.00ns)   --->   "%edge_embedding_table_V_35_addr = getelementptr i32 %edge_embedding_table_V_35, i64 0, i64 %dim_1_cast" [GIN_compute.cpp:388]   --->   Operation 215 'getelementptr' 'edge_embedding_table_V_35_addr' <Predicate = (!icmp_ln386)> <Delay = 0.00>
ST_42 : Operation 216 [1/1] (0.00ns)   --->   "%edge_embedding_table_V_36_addr = getelementptr i32 %edge_embedding_table_V_36, i64 0, i64 %dim_1_cast" [GIN_compute.cpp:388]   --->   Operation 216 'getelementptr' 'edge_embedding_table_V_36_addr' <Predicate = (!icmp_ln386)> <Delay = 0.00>
ST_42 : Operation 217 [1/1] (0.00ns)   --->   "%edge_embedding_table_V_37_addr = getelementptr i32 %edge_embedding_table_V_37, i64 0, i64 %dim_1_cast" [GIN_compute.cpp:388]   --->   Operation 217 'getelementptr' 'edge_embedding_table_V_37_addr' <Predicate = (!icmp_ln386)> <Delay = 0.00>
ST_42 : Operation 218 [1/1] (0.00ns)   --->   "%edge_embedding_table_V_38_addr = getelementptr i32 %edge_embedding_table_V_38, i64 0, i64 %dim_1_cast" [GIN_compute.cpp:388]   --->   Operation 218 'getelementptr' 'edge_embedding_table_V_38_addr' <Predicate = (!icmp_ln386)> <Delay = 0.00>
ST_42 : Operation 219 [1/1] (0.00ns)   --->   "%edge_embedding_table_V_39_addr = getelementptr i32 %edge_embedding_table_V_39, i64 0, i64 %dim_1_cast" [GIN_compute.cpp:388]   --->   Operation 219 'getelementptr' 'edge_embedding_table_V_39_addr' <Predicate = (!icmp_ln386)> <Delay = 0.00>
ST_42 : Operation 220 [1/1] (0.00ns)   --->   "%edge_embedding_table_V_40_addr = getelementptr i32 %edge_embedding_table_V_40, i64 0, i64 %dim_1_cast" [GIN_compute.cpp:388]   --->   Operation 220 'getelementptr' 'edge_embedding_table_V_40_addr' <Predicate = (!icmp_ln386)> <Delay = 0.00>
ST_42 : Operation 221 [1/1] (0.00ns)   --->   "%edge_embedding_table_V_41_addr = getelementptr i32 %edge_embedding_table_V_41, i64 0, i64 %dim_1_cast" [GIN_compute.cpp:388]   --->   Operation 221 'getelementptr' 'edge_embedding_table_V_41_addr' <Predicate = (!icmp_ln386)> <Delay = 0.00>
ST_42 : Operation 222 [1/1] (0.00ns)   --->   "%edge_embedding_table_V_42_addr = getelementptr i32 %edge_embedding_table_V_42, i64 0, i64 %dim_1_cast" [GIN_compute.cpp:388]   --->   Operation 222 'getelementptr' 'edge_embedding_table_V_42_addr' <Predicate = (!icmp_ln386)> <Delay = 0.00>
ST_42 : Operation 223 [1/1] (0.00ns)   --->   "%edge_embedding_table_V_43_addr = getelementptr i32 %edge_embedding_table_V_43, i64 0, i64 %dim_1_cast" [GIN_compute.cpp:388]   --->   Operation 223 'getelementptr' 'edge_embedding_table_V_43_addr' <Predicate = (!icmp_ln386)> <Delay = 0.00>
ST_42 : Operation 224 [1/1] (0.00ns)   --->   "%edge_embedding_table_V_44_addr = getelementptr i32 %edge_embedding_table_V_44, i64 0, i64 %dim_1_cast" [GIN_compute.cpp:388]   --->   Operation 224 'getelementptr' 'edge_embedding_table_V_44_addr' <Predicate = (!icmp_ln386)> <Delay = 0.00>
ST_42 : Operation 225 [1/1] (0.00ns)   --->   "%edge_embedding_table_V_45_addr = getelementptr i32 %edge_embedding_table_V_45, i64 0, i64 %dim_1_cast" [GIN_compute.cpp:388]   --->   Operation 225 'getelementptr' 'edge_embedding_table_V_45_addr' <Predicate = (!icmp_ln386)> <Delay = 0.00>
ST_42 : Operation 226 [1/1] (0.00ns)   --->   "%edge_embedding_table_V_46_addr = getelementptr i32 %edge_embedding_table_V_46, i64 0, i64 %dim_1_cast" [GIN_compute.cpp:388]   --->   Operation 226 'getelementptr' 'edge_embedding_table_V_46_addr' <Predicate = (!icmp_ln386)> <Delay = 0.00>
ST_42 : Operation 227 [1/1] (0.00ns)   --->   "%edge_embedding_table_V_47_addr = getelementptr i32 %edge_embedding_table_V_47, i64 0, i64 %dim_1_cast" [GIN_compute.cpp:388]   --->   Operation 227 'getelementptr' 'edge_embedding_table_V_47_addr' <Predicate = (!icmp_ln386)> <Delay = 0.00>
ST_42 : Operation 228 [1/1] (0.00ns)   --->   "%edge_embedding_table_V_48_addr = getelementptr i32 %edge_embedding_table_V_48, i64 0, i64 %dim_1_cast" [GIN_compute.cpp:388]   --->   Operation 228 'getelementptr' 'edge_embedding_table_V_48_addr' <Predicate = (!icmp_ln386)> <Delay = 0.00>
ST_42 : Operation 229 [1/1] (0.00ns)   --->   "%edge_embedding_table_V_49_addr = getelementptr i32 %edge_embedding_table_V_49, i64 0, i64 %dim_1_cast" [GIN_compute.cpp:388]   --->   Operation 229 'getelementptr' 'edge_embedding_table_V_49_addr' <Predicate = (!icmp_ln386)> <Delay = 0.00>
ST_42 : Operation 230 [1/1] (0.00ns)   --->   "%edge_embedding_table_V_50_addr = getelementptr i32 %edge_embedding_table_V_50, i64 0, i64 %dim_1_cast" [GIN_compute.cpp:388]   --->   Operation 230 'getelementptr' 'edge_embedding_table_V_50_addr' <Predicate = (!icmp_ln386)> <Delay = 0.00>
ST_42 : Operation 231 [1/1] (0.00ns)   --->   "%edge_embedding_table_V_51_addr = getelementptr i32 %edge_embedding_table_V_51, i64 0, i64 %dim_1_cast" [GIN_compute.cpp:388]   --->   Operation 231 'getelementptr' 'edge_embedding_table_V_51_addr' <Predicate = (!icmp_ln386)> <Delay = 0.00>
ST_42 : Operation 232 [1/1] (0.00ns)   --->   "%edge_embedding_table_V_52_addr = getelementptr i32 %edge_embedding_table_V_52, i64 0, i64 %dim_1_cast" [GIN_compute.cpp:388]   --->   Operation 232 'getelementptr' 'edge_embedding_table_V_52_addr' <Predicate = (!icmp_ln386)> <Delay = 0.00>
ST_42 : Operation 233 [1/1] (0.00ns)   --->   "%edge_embedding_table_V_53_addr = getelementptr i32 %edge_embedding_table_V_53, i64 0, i64 %dim_1_cast" [GIN_compute.cpp:388]   --->   Operation 233 'getelementptr' 'edge_embedding_table_V_53_addr' <Predicate = (!icmp_ln386)> <Delay = 0.00>
ST_42 : Operation 234 [1/1] (0.00ns)   --->   "%edge_embedding_table_V_54_addr = getelementptr i32 %edge_embedding_table_V_54, i64 0, i64 %dim_1_cast" [GIN_compute.cpp:388]   --->   Operation 234 'getelementptr' 'edge_embedding_table_V_54_addr' <Predicate = (!icmp_ln386)> <Delay = 0.00>
ST_42 : Operation 235 [1/1] (0.00ns)   --->   "%edge_embedding_table_V_55_addr = getelementptr i32 %edge_embedding_table_V_55, i64 0, i64 %dim_1_cast" [GIN_compute.cpp:388]   --->   Operation 235 'getelementptr' 'edge_embedding_table_V_55_addr' <Predicate = (!icmp_ln386)> <Delay = 0.00>
ST_42 : Operation 236 [1/1] (0.00ns)   --->   "%edge_embedding_table_V_56_addr = getelementptr i32 %edge_embedding_table_V_56, i64 0, i64 %dim_1_cast" [GIN_compute.cpp:388]   --->   Operation 236 'getelementptr' 'edge_embedding_table_V_56_addr' <Predicate = (!icmp_ln386)> <Delay = 0.00>
ST_42 : Operation 237 [1/1] (0.00ns)   --->   "%edge_embedding_table_V_57_addr = getelementptr i32 %edge_embedding_table_V_57, i64 0, i64 %dim_1_cast" [GIN_compute.cpp:388]   --->   Operation 237 'getelementptr' 'edge_embedding_table_V_57_addr' <Predicate = (!icmp_ln386)> <Delay = 0.00>
ST_42 : Operation 238 [1/1] (0.00ns)   --->   "%edge_embedding_table_V_58_addr = getelementptr i32 %edge_embedding_table_V_58, i64 0, i64 %dim_1_cast" [GIN_compute.cpp:388]   --->   Operation 238 'getelementptr' 'edge_embedding_table_V_58_addr' <Predicate = (!icmp_ln386)> <Delay = 0.00>
ST_42 : Operation 239 [1/1] (0.00ns)   --->   "%edge_embedding_table_V_59_addr = getelementptr i32 %edge_embedding_table_V_59, i64 0, i64 %dim_1_cast" [GIN_compute.cpp:388]   --->   Operation 239 'getelementptr' 'edge_embedding_table_V_59_addr' <Predicate = (!icmp_ln386)> <Delay = 0.00>
ST_42 : Operation 240 [1/1] (0.00ns)   --->   "%edge_embedding_table_V_60_addr = getelementptr i32 %edge_embedding_table_V_60, i64 0, i64 %dim_1_cast" [GIN_compute.cpp:388]   --->   Operation 240 'getelementptr' 'edge_embedding_table_V_60_addr' <Predicate = (!icmp_ln386)> <Delay = 0.00>
ST_42 : Operation 241 [1/1] (0.00ns)   --->   "%edge_embedding_table_V_61_addr = getelementptr i32 %edge_embedding_table_V_61, i64 0, i64 %dim_1_cast" [GIN_compute.cpp:388]   --->   Operation 241 'getelementptr' 'edge_embedding_table_V_61_addr' <Predicate = (!icmp_ln386)> <Delay = 0.00>
ST_42 : Operation 242 [1/1] (0.00ns)   --->   "%edge_embedding_table_V_62_addr = getelementptr i32 %edge_embedding_table_V_62, i64 0, i64 %dim_1_cast" [GIN_compute.cpp:388]   --->   Operation 242 'getelementptr' 'edge_embedding_table_V_62_addr' <Predicate = (!icmp_ln386)> <Delay = 0.00>
ST_42 : Operation 243 [1/1] (0.00ns)   --->   "%edge_embedding_table_V_63_addr = getelementptr i32 %edge_embedding_table_V_63, i64 0, i64 %dim_1_cast" [GIN_compute.cpp:388]   --->   Operation 243 'getelementptr' 'edge_embedding_table_V_63_addr' <Predicate = (!icmp_ln386)> <Delay = 0.00>
ST_42 : Operation 244 [1/1] (0.00ns)   --->   "%edge_embedding_table_V_64_addr = getelementptr i32 %edge_embedding_table_V_64, i64 0, i64 %dim_1_cast" [GIN_compute.cpp:388]   --->   Operation 244 'getelementptr' 'edge_embedding_table_V_64_addr' <Predicate = (!icmp_ln386)> <Delay = 0.00>
ST_42 : Operation 245 [1/1] (1.64ns)   --->   "%store_ln388 = store i32 %mem_addr_7_read, i9 %edge_embedding_table_V_63_addr" [GIN_compute.cpp:388]   --->   Operation 245 'store' 'store_ln388' <Predicate = (select_ln386_1 == 63)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_42 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln388 = br void %.split65" [GIN_compute.cpp:388]   --->   Operation 246 'br' 'br_ln388' <Predicate = (select_ln386_1 == 63)> <Delay = 0.00>
ST_42 : Operation 247 [1/1] (1.64ns)   --->   "%store_ln388 = store i32 %mem_addr_7_read, i9 %edge_embedding_table_V_62_addr" [GIN_compute.cpp:388]   --->   Operation 247 'store' 'store_ln388' <Predicate = (select_ln386_1 == 62)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_42 : Operation 248 [1/1] (0.00ns)   --->   "%br_ln388 = br void %.split65" [GIN_compute.cpp:388]   --->   Operation 248 'br' 'br_ln388' <Predicate = (select_ln386_1 == 62)> <Delay = 0.00>
ST_42 : Operation 249 [1/1] (1.64ns)   --->   "%store_ln388 = store i32 %mem_addr_7_read, i9 %edge_embedding_table_V_61_addr" [GIN_compute.cpp:388]   --->   Operation 249 'store' 'store_ln388' <Predicate = (select_ln386_1 == 61)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_42 : Operation 250 [1/1] (0.00ns)   --->   "%br_ln388 = br void %.split65" [GIN_compute.cpp:388]   --->   Operation 250 'br' 'br_ln388' <Predicate = (select_ln386_1 == 61)> <Delay = 0.00>
ST_42 : Operation 251 [1/1] (1.64ns)   --->   "%store_ln388 = store i32 %mem_addr_7_read, i9 %edge_embedding_table_V_60_addr" [GIN_compute.cpp:388]   --->   Operation 251 'store' 'store_ln388' <Predicate = (select_ln386_1 == 60)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_42 : Operation 252 [1/1] (0.00ns)   --->   "%br_ln388 = br void %.split65" [GIN_compute.cpp:388]   --->   Operation 252 'br' 'br_ln388' <Predicate = (select_ln386_1 == 60)> <Delay = 0.00>
ST_42 : Operation 253 [1/1] (1.64ns)   --->   "%store_ln388 = store i32 %mem_addr_7_read, i9 %edge_embedding_table_V_59_addr" [GIN_compute.cpp:388]   --->   Operation 253 'store' 'store_ln388' <Predicate = (select_ln386_1 == 59)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_42 : Operation 254 [1/1] (0.00ns)   --->   "%br_ln388 = br void %.split65" [GIN_compute.cpp:388]   --->   Operation 254 'br' 'br_ln388' <Predicate = (select_ln386_1 == 59)> <Delay = 0.00>
ST_42 : Operation 255 [1/1] (1.64ns)   --->   "%store_ln388 = store i32 %mem_addr_7_read, i9 %edge_embedding_table_V_58_addr" [GIN_compute.cpp:388]   --->   Operation 255 'store' 'store_ln388' <Predicate = (select_ln386_1 == 58)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_42 : Operation 256 [1/1] (0.00ns)   --->   "%br_ln388 = br void %.split65" [GIN_compute.cpp:388]   --->   Operation 256 'br' 'br_ln388' <Predicate = (select_ln386_1 == 58)> <Delay = 0.00>
ST_42 : Operation 257 [1/1] (1.64ns)   --->   "%store_ln388 = store i32 %mem_addr_7_read, i9 %edge_embedding_table_V_57_addr" [GIN_compute.cpp:388]   --->   Operation 257 'store' 'store_ln388' <Predicate = (select_ln386_1 == 57)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_42 : Operation 258 [1/1] (0.00ns)   --->   "%br_ln388 = br void %.split65" [GIN_compute.cpp:388]   --->   Operation 258 'br' 'br_ln388' <Predicate = (select_ln386_1 == 57)> <Delay = 0.00>
ST_42 : Operation 259 [1/1] (1.64ns)   --->   "%store_ln388 = store i32 %mem_addr_7_read, i9 %edge_embedding_table_V_56_addr" [GIN_compute.cpp:388]   --->   Operation 259 'store' 'store_ln388' <Predicate = (select_ln386_1 == 56)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_42 : Operation 260 [1/1] (0.00ns)   --->   "%br_ln388 = br void %.split65" [GIN_compute.cpp:388]   --->   Operation 260 'br' 'br_ln388' <Predicate = (select_ln386_1 == 56)> <Delay = 0.00>
ST_42 : Operation 261 [1/1] (1.64ns)   --->   "%store_ln388 = store i32 %mem_addr_7_read, i9 %edge_embedding_table_V_55_addr" [GIN_compute.cpp:388]   --->   Operation 261 'store' 'store_ln388' <Predicate = (select_ln386_1 == 55)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_42 : Operation 262 [1/1] (0.00ns)   --->   "%br_ln388 = br void %.split65" [GIN_compute.cpp:388]   --->   Operation 262 'br' 'br_ln388' <Predicate = (select_ln386_1 == 55)> <Delay = 0.00>
ST_42 : Operation 263 [1/1] (1.64ns)   --->   "%store_ln388 = store i32 %mem_addr_7_read, i9 %edge_embedding_table_V_54_addr" [GIN_compute.cpp:388]   --->   Operation 263 'store' 'store_ln388' <Predicate = (select_ln386_1 == 54)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_42 : Operation 264 [1/1] (0.00ns)   --->   "%br_ln388 = br void %.split65" [GIN_compute.cpp:388]   --->   Operation 264 'br' 'br_ln388' <Predicate = (select_ln386_1 == 54)> <Delay = 0.00>
ST_42 : Operation 265 [1/1] (1.64ns)   --->   "%store_ln388 = store i32 %mem_addr_7_read, i9 %edge_embedding_table_V_53_addr" [GIN_compute.cpp:388]   --->   Operation 265 'store' 'store_ln388' <Predicate = (select_ln386_1 == 53)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_42 : Operation 266 [1/1] (0.00ns)   --->   "%br_ln388 = br void %.split65" [GIN_compute.cpp:388]   --->   Operation 266 'br' 'br_ln388' <Predicate = (select_ln386_1 == 53)> <Delay = 0.00>
ST_42 : Operation 267 [1/1] (1.64ns)   --->   "%store_ln388 = store i32 %mem_addr_7_read, i9 %edge_embedding_table_V_52_addr" [GIN_compute.cpp:388]   --->   Operation 267 'store' 'store_ln388' <Predicate = (select_ln386_1 == 52)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_42 : Operation 268 [1/1] (0.00ns)   --->   "%br_ln388 = br void %.split65" [GIN_compute.cpp:388]   --->   Operation 268 'br' 'br_ln388' <Predicate = (select_ln386_1 == 52)> <Delay = 0.00>
ST_42 : Operation 269 [1/1] (1.64ns)   --->   "%store_ln388 = store i32 %mem_addr_7_read, i9 %edge_embedding_table_V_51_addr" [GIN_compute.cpp:388]   --->   Operation 269 'store' 'store_ln388' <Predicate = (select_ln386_1 == 51)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_42 : Operation 270 [1/1] (0.00ns)   --->   "%br_ln388 = br void %.split65" [GIN_compute.cpp:388]   --->   Operation 270 'br' 'br_ln388' <Predicate = (select_ln386_1 == 51)> <Delay = 0.00>
ST_42 : Operation 271 [1/1] (1.64ns)   --->   "%store_ln388 = store i32 %mem_addr_7_read, i9 %edge_embedding_table_V_50_addr" [GIN_compute.cpp:388]   --->   Operation 271 'store' 'store_ln388' <Predicate = (select_ln386_1 == 50)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_42 : Operation 272 [1/1] (0.00ns)   --->   "%br_ln388 = br void %.split65" [GIN_compute.cpp:388]   --->   Operation 272 'br' 'br_ln388' <Predicate = (select_ln386_1 == 50)> <Delay = 0.00>
ST_42 : Operation 273 [1/1] (1.64ns)   --->   "%store_ln388 = store i32 %mem_addr_7_read, i9 %edge_embedding_table_V_49_addr" [GIN_compute.cpp:388]   --->   Operation 273 'store' 'store_ln388' <Predicate = (select_ln386_1 == 49)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_42 : Operation 274 [1/1] (0.00ns)   --->   "%br_ln388 = br void %.split65" [GIN_compute.cpp:388]   --->   Operation 274 'br' 'br_ln388' <Predicate = (select_ln386_1 == 49)> <Delay = 0.00>
ST_42 : Operation 275 [1/1] (1.64ns)   --->   "%store_ln388 = store i32 %mem_addr_7_read, i9 %edge_embedding_table_V_48_addr" [GIN_compute.cpp:388]   --->   Operation 275 'store' 'store_ln388' <Predicate = (select_ln386_1 == 48)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_42 : Operation 276 [1/1] (0.00ns)   --->   "%br_ln388 = br void %.split65" [GIN_compute.cpp:388]   --->   Operation 276 'br' 'br_ln388' <Predicate = (select_ln386_1 == 48)> <Delay = 0.00>
ST_42 : Operation 277 [1/1] (1.64ns)   --->   "%store_ln388 = store i32 %mem_addr_7_read, i9 %edge_embedding_table_V_47_addr" [GIN_compute.cpp:388]   --->   Operation 277 'store' 'store_ln388' <Predicate = (select_ln386_1 == 47)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_42 : Operation 278 [1/1] (0.00ns)   --->   "%br_ln388 = br void %.split65" [GIN_compute.cpp:388]   --->   Operation 278 'br' 'br_ln388' <Predicate = (select_ln386_1 == 47)> <Delay = 0.00>
ST_42 : Operation 279 [1/1] (1.64ns)   --->   "%store_ln388 = store i32 %mem_addr_7_read, i9 %edge_embedding_table_V_46_addr" [GIN_compute.cpp:388]   --->   Operation 279 'store' 'store_ln388' <Predicate = (select_ln386_1 == 46)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_42 : Operation 280 [1/1] (0.00ns)   --->   "%br_ln388 = br void %.split65" [GIN_compute.cpp:388]   --->   Operation 280 'br' 'br_ln388' <Predicate = (select_ln386_1 == 46)> <Delay = 0.00>
ST_42 : Operation 281 [1/1] (1.64ns)   --->   "%store_ln388 = store i32 %mem_addr_7_read, i9 %edge_embedding_table_V_45_addr" [GIN_compute.cpp:388]   --->   Operation 281 'store' 'store_ln388' <Predicate = (select_ln386_1 == 45)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_42 : Operation 282 [1/1] (0.00ns)   --->   "%br_ln388 = br void %.split65" [GIN_compute.cpp:388]   --->   Operation 282 'br' 'br_ln388' <Predicate = (select_ln386_1 == 45)> <Delay = 0.00>
ST_42 : Operation 283 [1/1] (1.64ns)   --->   "%store_ln388 = store i32 %mem_addr_7_read, i9 %edge_embedding_table_V_44_addr" [GIN_compute.cpp:388]   --->   Operation 283 'store' 'store_ln388' <Predicate = (select_ln386_1 == 44)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_42 : Operation 284 [1/1] (0.00ns)   --->   "%br_ln388 = br void %.split65" [GIN_compute.cpp:388]   --->   Operation 284 'br' 'br_ln388' <Predicate = (select_ln386_1 == 44)> <Delay = 0.00>
ST_42 : Operation 285 [1/1] (1.64ns)   --->   "%store_ln388 = store i32 %mem_addr_7_read, i9 %edge_embedding_table_V_43_addr" [GIN_compute.cpp:388]   --->   Operation 285 'store' 'store_ln388' <Predicate = (select_ln386_1 == 43)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_42 : Operation 286 [1/1] (0.00ns)   --->   "%br_ln388 = br void %.split65" [GIN_compute.cpp:388]   --->   Operation 286 'br' 'br_ln388' <Predicate = (select_ln386_1 == 43)> <Delay = 0.00>
ST_42 : Operation 287 [1/1] (1.64ns)   --->   "%store_ln388 = store i32 %mem_addr_7_read, i9 %edge_embedding_table_V_42_addr" [GIN_compute.cpp:388]   --->   Operation 287 'store' 'store_ln388' <Predicate = (select_ln386_1 == 42)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_42 : Operation 288 [1/1] (0.00ns)   --->   "%br_ln388 = br void %.split65" [GIN_compute.cpp:388]   --->   Operation 288 'br' 'br_ln388' <Predicate = (select_ln386_1 == 42)> <Delay = 0.00>
ST_42 : Operation 289 [1/1] (1.64ns)   --->   "%store_ln388 = store i32 %mem_addr_7_read, i9 %edge_embedding_table_V_41_addr" [GIN_compute.cpp:388]   --->   Operation 289 'store' 'store_ln388' <Predicate = (select_ln386_1 == 41)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_42 : Operation 290 [1/1] (0.00ns)   --->   "%br_ln388 = br void %.split65" [GIN_compute.cpp:388]   --->   Operation 290 'br' 'br_ln388' <Predicate = (select_ln386_1 == 41)> <Delay = 0.00>
ST_42 : Operation 291 [1/1] (1.64ns)   --->   "%store_ln388 = store i32 %mem_addr_7_read, i9 %edge_embedding_table_V_40_addr" [GIN_compute.cpp:388]   --->   Operation 291 'store' 'store_ln388' <Predicate = (select_ln386_1 == 40)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_42 : Operation 292 [1/1] (0.00ns)   --->   "%br_ln388 = br void %.split65" [GIN_compute.cpp:388]   --->   Operation 292 'br' 'br_ln388' <Predicate = (select_ln386_1 == 40)> <Delay = 0.00>
ST_42 : Operation 293 [1/1] (1.64ns)   --->   "%store_ln388 = store i32 %mem_addr_7_read, i9 %edge_embedding_table_V_39_addr" [GIN_compute.cpp:388]   --->   Operation 293 'store' 'store_ln388' <Predicate = (select_ln386_1 == 39)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_42 : Operation 294 [1/1] (0.00ns)   --->   "%br_ln388 = br void %.split65" [GIN_compute.cpp:388]   --->   Operation 294 'br' 'br_ln388' <Predicate = (select_ln386_1 == 39)> <Delay = 0.00>
ST_42 : Operation 295 [1/1] (1.64ns)   --->   "%store_ln388 = store i32 %mem_addr_7_read, i9 %edge_embedding_table_V_38_addr" [GIN_compute.cpp:388]   --->   Operation 295 'store' 'store_ln388' <Predicate = (select_ln386_1 == 38)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_42 : Operation 296 [1/1] (0.00ns)   --->   "%br_ln388 = br void %.split65" [GIN_compute.cpp:388]   --->   Operation 296 'br' 'br_ln388' <Predicate = (select_ln386_1 == 38)> <Delay = 0.00>
ST_42 : Operation 297 [1/1] (1.64ns)   --->   "%store_ln388 = store i32 %mem_addr_7_read, i9 %edge_embedding_table_V_37_addr" [GIN_compute.cpp:388]   --->   Operation 297 'store' 'store_ln388' <Predicate = (select_ln386_1 == 37)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_42 : Operation 298 [1/1] (0.00ns)   --->   "%br_ln388 = br void %.split65" [GIN_compute.cpp:388]   --->   Operation 298 'br' 'br_ln388' <Predicate = (select_ln386_1 == 37)> <Delay = 0.00>
ST_42 : Operation 299 [1/1] (1.64ns)   --->   "%store_ln388 = store i32 %mem_addr_7_read, i9 %edge_embedding_table_V_36_addr" [GIN_compute.cpp:388]   --->   Operation 299 'store' 'store_ln388' <Predicate = (select_ln386_1 == 36)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_42 : Operation 300 [1/1] (0.00ns)   --->   "%br_ln388 = br void %.split65" [GIN_compute.cpp:388]   --->   Operation 300 'br' 'br_ln388' <Predicate = (select_ln386_1 == 36)> <Delay = 0.00>
ST_42 : Operation 301 [1/1] (1.64ns)   --->   "%store_ln388 = store i32 %mem_addr_7_read, i9 %edge_embedding_table_V_35_addr" [GIN_compute.cpp:388]   --->   Operation 301 'store' 'store_ln388' <Predicate = (select_ln386_1 == 35)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_42 : Operation 302 [1/1] (0.00ns)   --->   "%br_ln388 = br void %.split65" [GIN_compute.cpp:388]   --->   Operation 302 'br' 'br_ln388' <Predicate = (select_ln386_1 == 35)> <Delay = 0.00>
ST_42 : Operation 303 [1/1] (1.64ns)   --->   "%store_ln388 = store i32 %mem_addr_7_read, i9 %edge_embedding_table_V_34_addr" [GIN_compute.cpp:388]   --->   Operation 303 'store' 'store_ln388' <Predicate = (select_ln386_1 == 34)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_42 : Operation 304 [1/1] (0.00ns)   --->   "%br_ln388 = br void %.split65" [GIN_compute.cpp:388]   --->   Operation 304 'br' 'br_ln388' <Predicate = (select_ln386_1 == 34)> <Delay = 0.00>
ST_42 : Operation 305 [1/1] (1.64ns)   --->   "%store_ln388 = store i32 %mem_addr_7_read, i9 %edge_embedding_table_V_33_addr" [GIN_compute.cpp:388]   --->   Operation 305 'store' 'store_ln388' <Predicate = (select_ln386_1 == 33)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_42 : Operation 306 [1/1] (0.00ns)   --->   "%br_ln388 = br void %.split65" [GIN_compute.cpp:388]   --->   Operation 306 'br' 'br_ln388' <Predicate = (select_ln386_1 == 33)> <Delay = 0.00>
ST_42 : Operation 307 [1/1] (1.64ns)   --->   "%store_ln388 = store i32 %mem_addr_7_read, i9 %edge_embedding_table_V_32_addr" [GIN_compute.cpp:388]   --->   Operation 307 'store' 'store_ln388' <Predicate = (select_ln386_1 == 32)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_42 : Operation 308 [1/1] (0.00ns)   --->   "%br_ln388 = br void %.split65" [GIN_compute.cpp:388]   --->   Operation 308 'br' 'br_ln388' <Predicate = (select_ln386_1 == 32)> <Delay = 0.00>
ST_42 : Operation 309 [1/1] (1.64ns)   --->   "%store_ln388 = store i32 %mem_addr_7_read, i9 %edge_embedding_table_V_31_addr" [GIN_compute.cpp:388]   --->   Operation 309 'store' 'store_ln388' <Predicate = (select_ln386_1 == 31)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_42 : Operation 310 [1/1] (0.00ns)   --->   "%br_ln388 = br void %.split65" [GIN_compute.cpp:388]   --->   Operation 310 'br' 'br_ln388' <Predicate = (select_ln386_1 == 31)> <Delay = 0.00>
ST_42 : Operation 311 [1/1] (1.64ns)   --->   "%store_ln388 = store i32 %mem_addr_7_read, i9 %edge_embedding_table_V_30_addr" [GIN_compute.cpp:388]   --->   Operation 311 'store' 'store_ln388' <Predicate = (select_ln386_1 == 30)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_42 : Operation 312 [1/1] (0.00ns)   --->   "%br_ln388 = br void %.split65" [GIN_compute.cpp:388]   --->   Operation 312 'br' 'br_ln388' <Predicate = (select_ln386_1 == 30)> <Delay = 0.00>
ST_42 : Operation 313 [1/1] (1.64ns)   --->   "%store_ln388 = store i32 %mem_addr_7_read, i9 %edge_embedding_table_V_29_addr" [GIN_compute.cpp:388]   --->   Operation 313 'store' 'store_ln388' <Predicate = (select_ln386_1 == 29)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_42 : Operation 314 [1/1] (0.00ns)   --->   "%br_ln388 = br void %.split65" [GIN_compute.cpp:388]   --->   Operation 314 'br' 'br_ln388' <Predicate = (select_ln386_1 == 29)> <Delay = 0.00>
ST_42 : Operation 315 [1/1] (1.64ns)   --->   "%store_ln388 = store i32 %mem_addr_7_read, i9 %edge_embedding_table_V_28_addr" [GIN_compute.cpp:388]   --->   Operation 315 'store' 'store_ln388' <Predicate = (select_ln386_1 == 28)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_42 : Operation 316 [1/1] (0.00ns)   --->   "%br_ln388 = br void %.split65" [GIN_compute.cpp:388]   --->   Operation 316 'br' 'br_ln388' <Predicate = (select_ln386_1 == 28)> <Delay = 0.00>
ST_42 : Operation 317 [1/1] (1.64ns)   --->   "%store_ln388 = store i32 %mem_addr_7_read, i9 %edge_embedding_table_V_27_addr" [GIN_compute.cpp:388]   --->   Operation 317 'store' 'store_ln388' <Predicate = (select_ln386_1 == 27)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_42 : Operation 318 [1/1] (0.00ns)   --->   "%br_ln388 = br void %.split65" [GIN_compute.cpp:388]   --->   Operation 318 'br' 'br_ln388' <Predicate = (select_ln386_1 == 27)> <Delay = 0.00>
ST_42 : Operation 319 [1/1] (1.64ns)   --->   "%store_ln388 = store i32 %mem_addr_7_read, i9 %edge_embedding_table_V_26_addr" [GIN_compute.cpp:388]   --->   Operation 319 'store' 'store_ln388' <Predicate = (select_ln386_1 == 26)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_42 : Operation 320 [1/1] (0.00ns)   --->   "%br_ln388 = br void %.split65" [GIN_compute.cpp:388]   --->   Operation 320 'br' 'br_ln388' <Predicate = (select_ln386_1 == 26)> <Delay = 0.00>
ST_42 : Operation 321 [1/1] (1.64ns)   --->   "%store_ln388 = store i32 %mem_addr_7_read, i9 %edge_embedding_table_V_25_addr" [GIN_compute.cpp:388]   --->   Operation 321 'store' 'store_ln388' <Predicate = (select_ln386_1 == 25)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_42 : Operation 322 [1/1] (0.00ns)   --->   "%br_ln388 = br void %.split65" [GIN_compute.cpp:388]   --->   Operation 322 'br' 'br_ln388' <Predicate = (select_ln386_1 == 25)> <Delay = 0.00>
ST_42 : Operation 323 [1/1] (1.64ns)   --->   "%store_ln388 = store i32 %mem_addr_7_read, i9 %edge_embedding_table_V_24_addr" [GIN_compute.cpp:388]   --->   Operation 323 'store' 'store_ln388' <Predicate = (select_ln386_1 == 24)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_42 : Operation 324 [1/1] (0.00ns)   --->   "%br_ln388 = br void %.split65" [GIN_compute.cpp:388]   --->   Operation 324 'br' 'br_ln388' <Predicate = (select_ln386_1 == 24)> <Delay = 0.00>
ST_42 : Operation 325 [1/1] (1.64ns)   --->   "%store_ln388 = store i32 %mem_addr_7_read, i9 %edge_embedding_table_V_23_addr" [GIN_compute.cpp:388]   --->   Operation 325 'store' 'store_ln388' <Predicate = (select_ln386_1 == 23)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_42 : Operation 326 [1/1] (0.00ns)   --->   "%br_ln388 = br void %.split65" [GIN_compute.cpp:388]   --->   Operation 326 'br' 'br_ln388' <Predicate = (select_ln386_1 == 23)> <Delay = 0.00>
ST_42 : Operation 327 [1/1] (1.64ns)   --->   "%store_ln388 = store i32 %mem_addr_7_read, i9 %edge_embedding_table_V_22_addr" [GIN_compute.cpp:388]   --->   Operation 327 'store' 'store_ln388' <Predicate = (select_ln386_1 == 22)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_42 : Operation 328 [1/1] (0.00ns)   --->   "%br_ln388 = br void %.split65" [GIN_compute.cpp:388]   --->   Operation 328 'br' 'br_ln388' <Predicate = (select_ln386_1 == 22)> <Delay = 0.00>
ST_42 : Operation 329 [1/1] (1.64ns)   --->   "%store_ln388 = store i32 %mem_addr_7_read, i9 %edge_embedding_table_V_21_addr" [GIN_compute.cpp:388]   --->   Operation 329 'store' 'store_ln388' <Predicate = (select_ln386_1 == 21)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_42 : Operation 330 [1/1] (0.00ns)   --->   "%br_ln388 = br void %.split65" [GIN_compute.cpp:388]   --->   Operation 330 'br' 'br_ln388' <Predicate = (select_ln386_1 == 21)> <Delay = 0.00>
ST_42 : Operation 331 [1/1] (1.64ns)   --->   "%store_ln388 = store i32 %mem_addr_7_read, i9 %edge_embedding_table_V_20_addr" [GIN_compute.cpp:388]   --->   Operation 331 'store' 'store_ln388' <Predicate = (select_ln386_1 == 20)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_42 : Operation 332 [1/1] (0.00ns)   --->   "%br_ln388 = br void %.split65" [GIN_compute.cpp:388]   --->   Operation 332 'br' 'br_ln388' <Predicate = (select_ln386_1 == 20)> <Delay = 0.00>
ST_42 : Operation 333 [1/1] (1.64ns)   --->   "%store_ln388 = store i32 %mem_addr_7_read, i9 %edge_embedding_table_V_19_addr" [GIN_compute.cpp:388]   --->   Operation 333 'store' 'store_ln388' <Predicate = (select_ln386_1 == 19)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_42 : Operation 334 [1/1] (0.00ns)   --->   "%br_ln388 = br void %.split65" [GIN_compute.cpp:388]   --->   Operation 334 'br' 'br_ln388' <Predicate = (select_ln386_1 == 19)> <Delay = 0.00>
ST_42 : Operation 335 [1/1] (1.64ns)   --->   "%store_ln388 = store i32 %mem_addr_7_read, i9 %edge_embedding_table_V_18_addr" [GIN_compute.cpp:388]   --->   Operation 335 'store' 'store_ln388' <Predicate = (select_ln386_1 == 18)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_42 : Operation 336 [1/1] (0.00ns)   --->   "%br_ln388 = br void %.split65" [GIN_compute.cpp:388]   --->   Operation 336 'br' 'br_ln388' <Predicate = (select_ln386_1 == 18)> <Delay = 0.00>
ST_42 : Operation 337 [1/1] (1.64ns)   --->   "%store_ln388 = store i32 %mem_addr_7_read, i9 %edge_embedding_table_V_17_addr" [GIN_compute.cpp:388]   --->   Operation 337 'store' 'store_ln388' <Predicate = (select_ln386_1 == 17)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_42 : Operation 338 [1/1] (0.00ns)   --->   "%br_ln388 = br void %.split65" [GIN_compute.cpp:388]   --->   Operation 338 'br' 'br_ln388' <Predicate = (select_ln386_1 == 17)> <Delay = 0.00>
ST_42 : Operation 339 [1/1] (1.64ns)   --->   "%store_ln388 = store i32 %mem_addr_7_read, i9 %edge_embedding_table_V_16_addr" [GIN_compute.cpp:388]   --->   Operation 339 'store' 'store_ln388' <Predicate = (select_ln386_1 == 16)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_42 : Operation 340 [1/1] (0.00ns)   --->   "%br_ln388 = br void %.split65" [GIN_compute.cpp:388]   --->   Operation 340 'br' 'br_ln388' <Predicate = (select_ln386_1 == 16)> <Delay = 0.00>
ST_42 : Operation 341 [1/1] (1.64ns)   --->   "%store_ln388 = store i32 %mem_addr_7_read, i9 %edge_embedding_table_V_15_addr" [GIN_compute.cpp:388]   --->   Operation 341 'store' 'store_ln388' <Predicate = (select_ln386_1 == 15)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_42 : Operation 342 [1/1] (0.00ns)   --->   "%br_ln388 = br void %.split65" [GIN_compute.cpp:388]   --->   Operation 342 'br' 'br_ln388' <Predicate = (select_ln386_1 == 15)> <Delay = 0.00>
ST_42 : Operation 343 [1/1] (1.64ns)   --->   "%store_ln388 = store i32 %mem_addr_7_read, i9 %edge_embedding_table_V_14_addr" [GIN_compute.cpp:388]   --->   Operation 343 'store' 'store_ln388' <Predicate = (select_ln386_1 == 14)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_42 : Operation 344 [1/1] (0.00ns)   --->   "%br_ln388 = br void %.split65" [GIN_compute.cpp:388]   --->   Operation 344 'br' 'br_ln388' <Predicate = (select_ln386_1 == 14)> <Delay = 0.00>
ST_42 : Operation 345 [1/1] (1.64ns)   --->   "%store_ln388 = store i32 %mem_addr_7_read, i9 %edge_embedding_table_V_13_addr" [GIN_compute.cpp:388]   --->   Operation 345 'store' 'store_ln388' <Predicate = (select_ln386_1 == 13)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_42 : Operation 346 [1/1] (0.00ns)   --->   "%br_ln388 = br void %.split65" [GIN_compute.cpp:388]   --->   Operation 346 'br' 'br_ln388' <Predicate = (select_ln386_1 == 13)> <Delay = 0.00>
ST_42 : Operation 347 [1/1] (1.64ns)   --->   "%store_ln388 = store i32 %mem_addr_7_read, i9 %edge_embedding_table_V_12_addr" [GIN_compute.cpp:388]   --->   Operation 347 'store' 'store_ln388' <Predicate = (select_ln386_1 == 12)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_42 : Operation 348 [1/1] (0.00ns)   --->   "%br_ln388 = br void %.split65" [GIN_compute.cpp:388]   --->   Operation 348 'br' 'br_ln388' <Predicate = (select_ln386_1 == 12)> <Delay = 0.00>
ST_42 : Operation 349 [1/1] (1.64ns)   --->   "%store_ln388 = store i32 %mem_addr_7_read, i9 %edge_embedding_table_V_11_addr" [GIN_compute.cpp:388]   --->   Operation 349 'store' 'store_ln388' <Predicate = (select_ln386_1 == 11)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_42 : Operation 350 [1/1] (0.00ns)   --->   "%br_ln388 = br void %.split65" [GIN_compute.cpp:388]   --->   Operation 350 'br' 'br_ln388' <Predicate = (select_ln386_1 == 11)> <Delay = 0.00>
ST_42 : Operation 351 [1/1] (1.64ns)   --->   "%store_ln388 = store i32 %mem_addr_7_read, i9 %edge_embedding_table_V_10_addr" [GIN_compute.cpp:388]   --->   Operation 351 'store' 'store_ln388' <Predicate = (select_ln386_1 == 10)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_42 : Operation 352 [1/1] (0.00ns)   --->   "%br_ln388 = br void %.split65" [GIN_compute.cpp:388]   --->   Operation 352 'br' 'br_ln388' <Predicate = (select_ln386_1 == 10)> <Delay = 0.00>
ST_42 : Operation 353 [1/1] (1.64ns)   --->   "%store_ln388 = store i32 %mem_addr_7_read, i9 %edge_embedding_table_V_9_addr" [GIN_compute.cpp:388]   --->   Operation 353 'store' 'store_ln388' <Predicate = (select_ln386_1 == 9)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_42 : Operation 354 [1/1] (0.00ns)   --->   "%br_ln388 = br void %.split65" [GIN_compute.cpp:388]   --->   Operation 354 'br' 'br_ln388' <Predicate = (select_ln386_1 == 9)> <Delay = 0.00>
ST_42 : Operation 355 [1/1] (1.64ns)   --->   "%store_ln388 = store i32 %mem_addr_7_read, i9 %edge_embedding_table_V_8_addr" [GIN_compute.cpp:388]   --->   Operation 355 'store' 'store_ln388' <Predicate = (select_ln386_1 == 8)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_42 : Operation 356 [1/1] (0.00ns)   --->   "%br_ln388 = br void %.split65" [GIN_compute.cpp:388]   --->   Operation 356 'br' 'br_ln388' <Predicate = (select_ln386_1 == 8)> <Delay = 0.00>
ST_42 : Operation 357 [1/1] (1.64ns)   --->   "%store_ln388 = store i32 %mem_addr_7_read, i9 %edge_embedding_table_V_7_addr" [GIN_compute.cpp:388]   --->   Operation 357 'store' 'store_ln388' <Predicate = (select_ln386_1 == 7)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_42 : Operation 358 [1/1] (0.00ns)   --->   "%br_ln388 = br void %.split65" [GIN_compute.cpp:388]   --->   Operation 358 'br' 'br_ln388' <Predicate = (select_ln386_1 == 7)> <Delay = 0.00>
ST_42 : Operation 359 [1/1] (1.64ns)   --->   "%store_ln388 = store i32 %mem_addr_7_read, i9 %edge_embedding_table_V_6_addr" [GIN_compute.cpp:388]   --->   Operation 359 'store' 'store_ln388' <Predicate = (select_ln386_1 == 6)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_42 : Operation 360 [1/1] (0.00ns)   --->   "%br_ln388 = br void %.split65" [GIN_compute.cpp:388]   --->   Operation 360 'br' 'br_ln388' <Predicate = (select_ln386_1 == 6)> <Delay = 0.00>
ST_42 : Operation 361 [1/1] (1.64ns)   --->   "%store_ln388 = store i32 %mem_addr_7_read, i9 %edge_embedding_table_V_5_addr" [GIN_compute.cpp:388]   --->   Operation 361 'store' 'store_ln388' <Predicate = (select_ln386_1 == 5)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_42 : Operation 362 [1/1] (0.00ns)   --->   "%br_ln388 = br void %.split65" [GIN_compute.cpp:388]   --->   Operation 362 'br' 'br_ln388' <Predicate = (select_ln386_1 == 5)> <Delay = 0.00>
ST_42 : Operation 363 [1/1] (1.64ns)   --->   "%store_ln388 = store i32 %mem_addr_7_read, i9 %edge_embedding_table_V_4_addr" [GIN_compute.cpp:388]   --->   Operation 363 'store' 'store_ln388' <Predicate = (select_ln386_1 == 4)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_42 : Operation 364 [1/1] (0.00ns)   --->   "%br_ln388 = br void %.split65" [GIN_compute.cpp:388]   --->   Operation 364 'br' 'br_ln388' <Predicate = (select_ln386_1 == 4)> <Delay = 0.00>
ST_42 : Operation 365 [1/1] (1.64ns)   --->   "%store_ln388 = store i32 %mem_addr_7_read, i9 %edge_embedding_table_V_3_addr" [GIN_compute.cpp:388]   --->   Operation 365 'store' 'store_ln388' <Predicate = (select_ln386_1 == 3)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_42 : Operation 366 [1/1] (0.00ns)   --->   "%br_ln388 = br void %.split65" [GIN_compute.cpp:388]   --->   Operation 366 'br' 'br_ln388' <Predicate = (select_ln386_1 == 3)> <Delay = 0.00>
ST_42 : Operation 367 [1/1] (1.64ns)   --->   "%store_ln388 = store i32 %mem_addr_7_read, i9 %edge_embedding_table_V_2_addr" [GIN_compute.cpp:388]   --->   Operation 367 'store' 'store_ln388' <Predicate = (select_ln386_1 == 2)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_42 : Operation 368 [1/1] (0.00ns)   --->   "%br_ln388 = br void %.split65" [GIN_compute.cpp:388]   --->   Operation 368 'br' 'br_ln388' <Predicate = (select_ln386_1 == 2)> <Delay = 0.00>
ST_42 : Operation 369 [1/1] (1.64ns)   --->   "%store_ln388 = store i32 %mem_addr_7_read, i9 %edge_embedding_table_V_1_addr" [GIN_compute.cpp:388]   --->   Operation 369 'store' 'store_ln388' <Predicate = (select_ln386_1 == 1)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_42 : Operation 370 [1/1] (0.00ns)   --->   "%br_ln388 = br void %.split65" [GIN_compute.cpp:388]   --->   Operation 370 'br' 'br_ln388' <Predicate = (select_ln386_1 == 1)> <Delay = 0.00>
ST_42 : Operation 371 [1/1] (1.64ns)   --->   "%store_ln388 = store i32 %mem_addr_7_read, i9 %edge_embedding_table_V_0_addr" [GIN_compute.cpp:388]   --->   Operation 371 'store' 'store_ln388' <Predicate = (select_ln386_1 == 0)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_42 : Operation 372 [1/1] (0.00ns)   --->   "%br_ln388 = br void %.split65" [GIN_compute.cpp:388]   --->   Operation 372 'br' 'br_ln388' <Predicate = (select_ln386_1 == 0)> <Delay = 0.00>
ST_42 : Operation 373 [1/1] (1.64ns)   --->   "%store_ln388 = store i32 %mem_addr_7_read, i9 %edge_embedding_table_V_64_addr" [GIN_compute.cpp:388]   --->   Operation 373 'store' 'store_ln388' <Predicate = (select_ln386_1 != 0 & select_ln386_1 != 1 & select_ln386_1 != 2 & select_ln386_1 != 3 & select_ln386_1 != 4 & select_ln386_1 != 5 & select_ln386_1 != 6 & select_ln386_1 != 7 & select_ln386_1 != 8 & select_ln386_1 != 9 & select_ln386_1 != 10 & select_ln386_1 != 11 & select_ln386_1 != 12 & select_ln386_1 != 13 & select_ln386_1 != 14 & select_ln386_1 != 15 & select_ln386_1 != 16 & select_ln386_1 != 17 & select_ln386_1 != 18 & select_ln386_1 != 19 & select_ln386_1 != 20 & select_ln386_1 != 21 & select_ln386_1 != 22 & select_ln386_1 != 23 & select_ln386_1 != 24 & select_ln386_1 != 25 & select_ln386_1 != 26 & select_ln386_1 != 27 & select_ln386_1 != 28 & select_ln386_1 != 29 & select_ln386_1 != 30 & select_ln386_1 != 31 & select_ln386_1 != 32 & select_ln386_1 != 33 & select_ln386_1 != 34 & select_ln386_1 != 35 & select_ln386_1 != 36 & select_ln386_1 != 37 & select_ln386_1 != 38 & select_ln386_1 != 39 & select_ln386_1 != 40 & select_ln386_1 != 41 & select_ln386_1 != 42 & select_ln386_1 != 43 & select_ln386_1 != 44 & select_ln386_1 != 45 & select_ln386_1 != 46 & select_ln386_1 != 47 & select_ln386_1 != 48 & select_ln386_1 != 49 & select_ln386_1 != 50 & select_ln386_1 != 51 & select_ln386_1 != 52 & select_ln386_1 != 53 & select_ln386_1 != 54 & select_ln386_1 != 55 & select_ln386_1 != 56 & select_ln386_1 != 57 & select_ln386_1 != 58 & select_ln386_1 != 59 & select_ln386_1 != 60 & select_ln386_1 != 61 & select_ln386_1 != 62 & select_ln386_1 != 63)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_42 : Operation 374 [1/1] (0.00ns)   --->   "%br_ln388 = br void %.split65" [GIN_compute.cpp:388]   --->   Operation 374 'br' 'br_ln388' <Predicate = (select_ln386_1 != 0 & select_ln386_1 != 1 & select_ln386_1 != 2 & select_ln386_1 != 3 & select_ln386_1 != 4 & select_ln386_1 != 5 & select_ln386_1 != 6 & select_ln386_1 != 7 & select_ln386_1 != 8 & select_ln386_1 != 9 & select_ln386_1 != 10 & select_ln386_1 != 11 & select_ln386_1 != 12 & select_ln386_1 != 13 & select_ln386_1 != 14 & select_ln386_1 != 15 & select_ln386_1 != 16 & select_ln386_1 != 17 & select_ln386_1 != 18 & select_ln386_1 != 19 & select_ln386_1 != 20 & select_ln386_1 != 21 & select_ln386_1 != 22 & select_ln386_1 != 23 & select_ln386_1 != 24 & select_ln386_1 != 25 & select_ln386_1 != 26 & select_ln386_1 != 27 & select_ln386_1 != 28 & select_ln386_1 != 29 & select_ln386_1 != 30 & select_ln386_1 != 31 & select_ln386_1 != 32 & select_ln386_1 != 33 & select_ln386_1 != 34 & select_ln386_1 != 35 & select_ln386_1 != 36 & select_ln386_1 != 37 & select_ln386_1 != 38 & select_ln386_1 != 39 & select_ln386_1 != 40 & select_ln386_1 != 41 & select_ln386_1 != 42 & select_ln386_1 != 43 & select_ln386_1 != 44 & select_ln386_1 != 45 & select_ln386_1 != 46 & select_ln386_1 != 47 & select_ln386_1 != 48 & select_ln386_1 != 49 & select_ln386_1 != 50 & select_ln386_1 != 51 & select_ln386_1 != 52 & select_ln386_1 != 53 & select_ln386_1 != 54 & select_ln386_1 != 55 & select_ln386_1 != 56 & select_ln386_1 != 57 & select_ln386_1 != 58 & select_ln386_1 != 59 & select_ln386_1 != 60 & select_ln386_1 != 61 & select_ln386_1 != 62 & select_ln386_1 != 63)> <Delay = 0.00>

State 43 <SV = 34> <Delay = 0.00>
ST_43 : Operation 375 [1/1] (0.00ns)   --->   "%ret_ln391 = ret" [GIN_compute.cpp:391]   --->   Operation 375 'ret' 'ret_ln391' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 7.3ns
The critical path consists of the following:
	wire read on port 'eps_in' (GIN_compute.cpp:362) [87]  (0 ns)
	'getelementptr' operation ('mem_addr', GIN_compute.cpp:369) [90]  (0 ns)
	bus request on port 'mem' (GIN_compute.cpp:369) [91]  (7.3 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:369) [91]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:369) [91]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:369) [91]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:369) [91]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:369) [91]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:369) [91]  (7.3 ns)

 <State 8>: 0.572ns
The critical path consists of the following:
	'phi' operation ('i', GIN_compute.cpp:369) with incoming values : ('add_ln369', GIN_compute.cpp:369) [94]  (0 ns)
	'add' operation ('add_ln369', GIN_compute.cpp:369) [95]  (0.572 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus read on port 'mem' (GIN_compute.cpp:370) [104]  (7.3 ns)

 <State 10>: 0.699ns
The critical path consists of the following:
	'getelementptr' operation ('mlp_eps_V_addr', GIN_compute.cpp:370) [103]  (0 ns)
	'store' operation ('store_ln370', GIN_compute.cpp:370) of variable 'mem_addr_read', GIN_compute.cpp:370 on array 'mlp_eps_V' [105]  (0.699 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_4', GIN_compute.cpp:374) [110]  (0 ns)
	bus request on port 'mem' (GIN_compute.cpp:374) [111]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:374) [111]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:374) [111]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:374) [111]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:374) [111]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:374) [111]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:374) [111]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus read on port 'mem' (GIN_compute.cpp:374) [112]  (7.3 ns)

 <State 19>: 0.715ns
The critical path consists of the following:
	'phi' operation ('dim_in', GIN_compute.cpp:375) with incoming values : ('add_ln375', GIN_compute.cpp:375) [120]  (0 ns)
	'add' operation ('add_ln375', GIN_compute.cpp:375) [121]  (0.715 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	bus read on port 'mem' (GIN_compute.cpp:376) [130]  (7.3 ns)

 <State 21>: 1.2ns
The critical path consists of the following:
	'getelementptr' operation ('graph_pred_weights_V_addr', GIN_compute.cpp:376) [128]  (0 ns)
	'store' operation ('store_ln376', GIN_compute.cpp:376) of variable 'mem_addr_5_read', GIN_compute.cpp:376 on array 'graph_pred_weights_V' [131]  (1.2 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_6', GIN_compute.cpp:380) [136]  (0 ns)
	bus request on port 'mem' (GIN_compute.cpp:380) [137]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:380) [137]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:380) [137]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:380) [137]  (7.3 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:380) [137]  (7.3 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:380) [137]  (7.3 ns)

 <State 28>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:380) [137]  (7.3 ns)

 <State 29>: 2ns
The critical path consists of the following:
	'phi' operation ('i', GIN_compute.cpp:380) with incoming values : ('select_ln380_1', GIN_compute.cpp:380) [141]  (0 ns)
	'add' operation ('add_ln380', GIN_compute.cpp:380) [148]  (0.705 ns)
	'select' operation ('select_ln380_1', GIN_compute.cpp:380) [153]  (0.303 ns)
	'mul' operation of DSP[158] ('mul_ln382', GIN_compute.cpp:380) [155]  (0.996 ns)

 <State 30>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[158] ('mul_ln382', GIN_compute.cpp:380) [155]  (0.996 ns)

 <State 31>: 7.3ns
The critical path consists of the following:
	bus read on port 'mem' (GIN_compute.cpp:382) [162]  (7.3 ns)

 <State 32>: 2.68ns
The critical path consists of the following:
	'add' operation of DSP[158] ('add_ln382', GIN_compute.cpp:382) [158]  (0.645 ns)
	'getelementptr' operation ('node_embedding_table_V_addr', GIN_compute.cpp:382) [160]  (0 ns)
	'store' operation ('store_ln382', GIN_compute.cpp:382) of variable 'mem_addr_6_read', GIN_compute.cpp:382 on array 'node_embedding_table_V' [163]  (2.04 ns)

 <State 33>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_7', GIN_compute.cpp:386) [169]  (0 ns)
	bus request on port 'mem' (GIN_compute.cpp:386) [170]  (7.3 ns)

 <State 34>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:386) [170]  (7.3 ns)

 <State 35>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:386) [170]  (7.3 ns)

 <State 36>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:386) [170]  (7.3 ns)

 <State 37>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:386) [170]  (7.3 ns)

 <State 38>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:386) [170]  (7.3 ns)

 <State 39>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:386) [170]  (7.3 ns)

 <State 40>: 0.775ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten7', GIN_compute.cpp:386) with incoming values : ('add_ln386_1', GIN_compute.cpp:386) [173]  (0 ns)
	'add' operation ('add_ln386_1', GIN_compute.cpp:386) [176]  (0.775 ns)

 <State 41>: 7.3ns
The critical path consists of the following:
	bus read on port 'mem' (GIN_compute.cpp:388) [255]  (7.3 ns)

 <State 42>: 1.65ns
The critical path consists of the following:
	'getelementptr' operation ('edge_embedding_table_V_19_addr', GIN_compute.cpp:388) [209]  (0 ns)
	'store' operation ('store_ln388', GIN_compute.cpp:388) of variable 'mem_addr_7_read', GIN_compute.cpp:388 on array 'edge_embedding_table_V_19' [390]  (1.65 ns)

 <State 43>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
