
*** Running vivado
    with args -log jesd204_rx.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source jesd204_rx.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source jesd204_rx.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 1002.965 ; gain = 117.945
Command: synth_design -top jesd204_rx -part xczu7ev-fbvb900-1-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10012
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'mem_rd_en', assumed default net type 'wire' [C:/GitHub/jesd204/ips/jesd204_rx/elastic_buffer.v:68]
INFO: [Synth 8-11241] undeclared symbol 'eof_reset_d', assumed default net type 'wire' [C:/GitHub/jesd204/ips/jesd204_rx/jesd204_rx.v:236]
INFO: [Synth 8-11241] undeclared symbol 'all_emb_lock', assumed default net type 'wire' [C:/GitHub/jesd204/ips/jesd204_rx/jesd204_rx.v:486]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 2113.531 ; gain = 373.340
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'jesd204_rx' [C:/GitHub/jesd204/ips/jesd204_rx/jesd204_rx.v:10]
INFO: [Synth 8-6157] synthesizing module 'jesd204_rx_lane' [C:/GitHub/jesd204/ips/jesd204_rx/jesd204_rx_lane.v:10]
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter TPL_DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter CHAR_INFO_REGISTERED bound to: 0 - type: integer 
	Parameter ALIGN_MUX_REGISTERED bound to: 1 - type: integer 
	Parameter SCRAMBLER_REGISTERED bound to: 0 - type: integer 
	Parameter ELASTIC_BUFFER_SIZE bound to: 256 - type: integer 
	Parameter ENABLE_FRAME_ALIGN_CHECK bound to: 1 - type: integer 
	Parameter ENABLE_CHAR_REPLACE bound to: 0 - type: integer 
	Parameter ASYNC_CLK bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'jesd204_rx_frame_align' [C:/GitHub/jesd204/ips/jesd204_rx/jesd204_rx_frame_align.v:10]
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter ENABLE_CHAR_REPLACE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'jesd204_frame_mark' [C:/GitHub/jesd204/ips/jesd204_rx/jesd204_frame_mark.v:19]
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'jesd204_frame_mark' (0#1) [C:/GitHub/jesd204/ips/jesd204_rx/jesd204_frame_mark.v:19]
INFO: [Synth 8-6157] synthesizing module 'jesd204_frame_align_replace' [C:/GitHub/jesd204/ips/jesd204_rx/jesd204_frame_align_replace.v:14]
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter IS_RX bound to: 1'b1 
	Parameter ENABLED bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'jesd204_frame_align_replace' (0#1) [C:/GitHub/jesd204/ips/jesd204_rx/jesd204_frame_align_replace.v:14]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_rx_frame_align' (0#1) [C:/GitHub/jesd204/ips/jesd204_rx/jesd204_rx_frame_align.v:10]
INFO: [Synth 8-6157] synthesizing module 'pipeline_stage' [C:/GitHub/jesd204/ips/jesd204_rx/pipeline_stage.v:10]
	Parameter REGISTERED bound to: 0 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_stage' (0#1) [C:/GitHub/jesd204/ips/jesd204_rx/pipeline_stage.v:10]
INFO: [Synth 8-6157] synthesizing module 'align_mux' [C:/GitHub/jesd204/ips/jesd204_rx/align_mux.v:10]
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'align_mux' (0#1) [C:/GitHub/jesd204/ips/jesd204_rx/align_mux.v:10]
INFO: [Synth 8-6157] synthesizing module 'pipeline_stage__parameterized0' [C:/GitHub/jesd204/ips/jesd204_rx/pipeline_stage.v:10]
	Parameter REGISTERED bound to: 1 - type: integer 
	Parameter WIDTH bound to: 37 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_stage__parameterized0' (0#1) [C:/GitHub/jesd204/ips/jesd204_rx/pipeline_stage.v:10]
INFO: [Synth 8-6157] synthesizing module 'jesd204_scrambler' [C:/GitHub/jesd204/ips/jesd204_rx/jesd204_scrambler.v:10]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DESCRAMBLE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'jesd204_scrambler' (0#1) [C:/GitHub/jesd204/ips/jesd204_rx/jesd204_scrambler.v:10]
INFO: [Synth 8-6157] synthesizing module 'pipeline_stage__parameterized1' [C:/GitHub/jesd204/ips/jesd204_rx/pipeline_stage.v:10]
	Parameter REGISTERED bound to: 0 - type: integer 
	Parameter WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_stage__parameterized1' (0#1) [C:/GitHub/jesd204/ips/jesd204_rx/pipeline_stage.v:10]
INFO: [Synth 8-6157] synthesizing module 'elastic_buffer' [C:/GitHub/jesd204/ips/jesd204_rx/elastic_buffer.v:10]
	Parameter IWIDTH bound to: 32 - type: integer 
	Parameter OWIDTH bound to: 32 - type: integer 
	Parameter SIZE bound to: 256 - type: integer 
	Parameter ASYNC_CLK bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'elastic_buffer' (0#1) [C:/GitHub/jesd204/ips/jesd204_rx/elastic_buffer.v:10]
INFO: [Synth 8-6157] synthesizing module 'jesd204_ilas_monitor' [C:/GitHub/jesd204/ips/jesd204_rx/jesd204_ilas_monitor.v:10]
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'jesd204_ilas_monitor' (0#1) [C:/GitHub/jesd204/ips/jesd204_rx/jesd204_ilas_monitor.v:10]
INFO: [Synth 8-6157] synthesizing module 'jesd204_rx_cgs' [C:/GitHub/jesd204/ips/jesd204_rx/jesd204_rx_cgs.v:10]
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/GitHub/jesd204/ips/jesd204_rx/jesd204_rx_cgs.v:55]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_rx_cgs' (0#1) [C:/GitHub/jesd204/ips/jesd204_rx/jesd204_rx_cgs.v:10]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_rx_lane' (0#1) [C:/GitHub/jesd204/ips/jesd204_rx/jesd204_rx_lane.v:10]
INFO: [Synth 8-6157] synthesizing module 'jesd204_rx_ctrl' [C:/GitHub/jesd204/ips/jesd204_rx/jesd204_rx_ctrl.v:10]
	Parameter NUM_LANES bound to: 1 - type: integer 
	Parameter NUM_LINKS bound to: 1 - type: integer 
	Parameter ENABLE_FRAME_ALIGN_ERR_RESET bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/GitHub/jesd204/ips/jesd204_rx/jesd204_rx_ctrl.v:67]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_rx_ctrl' (0#1) [C:/GitHub/jesd204/ips/jesd204_rx/jesd204_rx_ctrl.v:10]
INFO: [Synth 8-6157] synthesizing module 'jesd204_lane_latency_monitor' [C:/GitHub/jesd204/ips/jesd204_rx/jesd204_lane_latency_monitor.v:10]
	Parameter NUM_LANES bound to: 1 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'jesd204_lane_latency_monitor' (0#1) [C:/GitHub/jesd204/ips/jesd204_rx/jesd204_lane_latency_monitor.v:10]
INFO: [Synth 8-6157] synthesizing module 'sync_bits' [C:/GitHub/jesd204/ips/jesd204_rx/sync_bits.v:46]
	Parameter NUM_OF_BITS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_bits' (0#1) [C:/GitHub/jesd204/ips/jesd204_rx/sync_bits.v:46]
INFO: [Synth 8-6157] synthesizing module 'pipeline_stage__parameterized2' [C:/GitHub/jesd204/ips/jesd204_rx/pipeline_stage.v:10]
	Parameter REGISTERED bound to: 1 - type: integer 
	Parameter WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_stage__parameterized2' (0#1) [C:/GitHub/jesd204/ips/jesd204_rx/pipeline_stage.v:10]
INFO: [Synth 8-6157] synthesizing module 'pipeline_stage__parameterized3' [C:/GitHub/jesd204/ips/jesd204_rx/pipeline_stage.v:10]
	Parameter REGISTERED bound to: 1 - type: integer 
	Parameter WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_stage__parameterized3' (0#1) [C:/GitHub/jesd204/ips/jesd204_rx/pipeline_stage.v:10]
INFO: [Synth 8-6157] synthesizing module 'jesd204_lmfc' [C:/GitHub/jesd204/ips/jesd204_rx/jesd204_lmfc.v:10]
	Parameter LINK_MODE bound to: 1 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'jesd204_lmfc' (0#1) [C:/GitHub/jesd204/ips/jesd204_rx/jesd204_lmfc.v:10]
INFO: [Synth 8-6157] synthesizing module 'sync_event' [C:/GitHub/jesd204/ips/jesd204_rx/sync_event.v:38]
	Parameter NUM_OF_EVENTS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sync_bits__parameterized0' [C:/GitHub/jesd204/ips/jesd204_rx/sync_bits.v:46]
INFO: [Synth 8-6155] done synthesizing module 'sync_bits__parameterized0' (0#1) [C:/GitHub/jesd204/ips/jesd204_rx/sync_bits.v:46]
INFO: [Synth 8-6155] done synthesizing module 'sync_event' (0#1) [C:/GitHub/jesd204/ips/jesd204_rx/sync_event.v:38]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_rx' (0#1) [C:/GitHub/jesd204/ips/jesd204_rx/jesd204_rx.v:10]
WARNING: [Synth 8-6014] Unused sequential element mf_phase_reg was removed.  [C:/GitHub/jesd204/ips/jesd204_rx/jesd204_frame_mark.v:203]
WARNING: [Synth 8-6014] Unused sequential element char_is_align_d1_reg was removed.  [C:/GitHub/jesd204/ips/jesd204_rx/jesd204_frame_align_replace.v:81]
WARNING: [Synth 8-6014] Unused sequential element char_is_align_d2_reg was removed.  [C:/GitHub/jesd204/ips/jesd204_rx/jesd204_frame_align_replace.v:82]
WARNING: [Synth 8-6014] Unused sequential element data_prev_eof_single_reg was removed.  [C:/GitHub/jesd204/ips/jesd204_rx/jesd204_frame_align_replace.v:100]
WARNING: [Synth 8-6014] Unused sequential element char_is_align_prev_single_reg was removed.  [C:/GitHub/jesd204/ips/jesd204_rx/jesd204_frame_align_replace.v:110]
WARNING: [Synth 8-6014] Unused sequential element gen_k_char[0].eof_good_reg was removed.  [C:/GitHub/jesd204/ips/jesd204_rx/jesd204_rx_frame_align.v:97]
WARNING: [Synth 8-6014] Unused sequential element gen_k_char[1].eof_good_reg was removed.  [C:/GitHub/jesd204/ips/jesd204_rx/jesd204_rx_frame_align.v:97]
WARNING: [Synth 8-6014] Unused sequential element gen_k_char[2].eof_good_reg was removed.  [C:/GitHub/jesd204/ips/jesd204_rx/jesd204_rx_frame_align.v:97]
WARNING: [Synth 8-6014] Unused sequential element gen_k_char[3].eof_good_reg was removed.  [C:/GitHub/jesd204/ips/jesd204_rx/jesd204_rx_frame_align.v:97]
WARNING: [Synth 8-6014] Unused sequential element mode_8b10b.ifs_ready_d2_reg was removed.  [C:/GitHub/jesd204/ips/jesd204_rx/jesd204_rx.v:434]
WARNING: [Synth 8-3917] design jesd204_rx has port status_lane_emb_state[2] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_lane_emb_state[1] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_lane_emb_state[0] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params0[31] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params0[30] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params0[29] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params0[28] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params0[27] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params0[26] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params0[25] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params0[24] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params0[23] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params0[22] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params0[21] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params0[20] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params0[19] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params0[18] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params0[17] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params0[16] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params0[15] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params0[14] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params0[13] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params0[12] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params0[11] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params0[10] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params0[9] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params0[8] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params0[7] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params0[6] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params0[5] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params0[4] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params0[3] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params0[2] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params0[1] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params0[0] driven by constant 1
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params1[31] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params1[30] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params1[29] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params1[28] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params1[27] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params1[26] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params1[25] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params1[24] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params1[23] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params1[22] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params1[21] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params1[20] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params1[19] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params1[18] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params1[17] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params1[16] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params1[15] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params1[14] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params1[13] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params1[12] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params1[11] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params1[10] driven by constant 1
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params1[9] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params1[8] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params1[7] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params1[6] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params1[5] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params1[4] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params1[3] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params1[2] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params1[1] driven by constant 1
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params1[0] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params2[31] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params2[30] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params2[29] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params2[28] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params2[27] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params2[26] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params2[25] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params2[24] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params2[23] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params2[22] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params2[21] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params2[20] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params2[19] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params2[18] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params2[17] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params2[16] driven by constant 1
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params2[15] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params2[14] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params2[13] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params2[12] driven by constant 1
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params2[11] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params2[10] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params2[9] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params2[8] driven by constant 1
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params2[7] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params2[6] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params2[5] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params2[4] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params2[3] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params2[2] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params2[1] driven by constant 0
WARNING: [Synth 8-3917] design jesd204_rx has port status_synth_params2[0] driven by constant 1
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[9] in module jesd204_frame_mark is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[8] in module jesd204_frame_mark is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[7] in module jesd204_frame_mark is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[6] in module jesd204_frame_mark is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[5] in module jesd204_frame_mark is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[4] in module jesd204_frame_mark is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[3] in module jesd204_frame_mark is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[2] in module jesd204_frame_mark is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[1] in module jesd204_frame_mark is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[0] in module jesd204_frame_mark is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[9] in module jesd204_lmfc is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[8] in module jesd204_lmfc is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[7] in module jesd204_lmfc is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[6] in module jesd204_lmfc is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[5] in module jesd204_lmfc is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[4] in module jesd204_lmfc is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[3] in module jesd204_lmfc is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[2] in module jesd204_lmfc is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[1] in module jesd204_lmfc is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[0] in module jesd204_lmfc is either unconnected or has no load
WARNING: [Synth 8-7129] Port lane_frame_align[2] in module jesd204_lane_latency_monitor is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_align_err_thresh_met[0] in module jesd204_rx_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[9] in module jesd204_ilas_monitor is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[8] in module jesd204_ilas_monitor is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[7] in module jesd204_ilas_monitor is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[6] in module jesd204_ilas_monitor is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[5] in module jesd204_ilas_monitor is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[4] in module jesd204_ilas_monitor is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[3] in module jesd204_ilas_monitor is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[2] in module jesd204_ilas_monitor is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[1] in module jesd204_ilas_monitor is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[0] in module jesd204_ilas_monitor is either unconnected or has no load
WARNING: [Synth 8-7129] Port charisk28[2] in module jesd204_ilas_monitor is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module elastic_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_reset in module elastic_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module pipeline_stage__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port align[2] in module align_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module pipeline_stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_frame[7] in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_frame[6] in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_frame[5] in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_frame[4] in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_frame[3] in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_frame[2] in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_frame[1] in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_frame[0] in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_disable_char_replacement in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_disable_scrambler in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port eof[3] in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port eof[2] in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port eof[1] in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port eof[0] in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_char_is_a[3] in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_char_is_a[2] in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_char_is_a[1] in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_char_is_a[0] in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_char_is_f[3] in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_char_is_f[2] in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_char_is_f[1] in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_char_is_f[0] in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_eomf[3] in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_eomf[2] in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_eomf[1] in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_eomf[0] in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_cfg_beats_per_multiframe[7] in module jesd204_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_cfg_beats_per_multiframe[6] in module jesd204_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_cfg_beats_per_multiframe[5] in module jesd204_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_cfg_beats_per_multiframe[4] in module jesd204_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_cfg_beats_per_multiframe[3] in module jesd204_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_cfg_beats_per_multiframe[2] in module jesd204_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_cfg_beats_per_multiframe[1] in module jesd204_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_cfg_beats_per_multiframe[0] in module jesd204_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_err_statistics_mask[6] in module jesd204_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_err_statistics_mask[5] in module jesd204_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_err_statistics_mask[4] in module jesd204_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_err_statistics_mask[3] in module jesd204_rx is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 2211.359 ; gain = 471.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 2229.277 ; gain = 489.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-fbvb900-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu7ev-fbvb900-1-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 2229.316 ; gain = 489.125
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'jesd204_rx_cgs'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'jesd204_rx_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          CGS_STATE_INIT |                              001 |                               00
         CGS_STATE_CHECK |                              010 |                               01
          CGS_STATE_DATA |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'jesd204_rx_cgs'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             STATE_RESET |                             0001 |                              000
      STATE_WAIT_FOR_PHY |                             0010 |                              001
               STATE_CGS |                             0100 |                              010
                  iSTATE |                             1000 |                              011
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'jesd204_rx_ctrl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 2232.527 ; gain = 492.336
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   5 Input   32 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 6     
	   7 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 4     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               47 Bit    Registers := 1     
	               37 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 7     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 57    
+---Muxes : 
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 9     
	   6 Input    4 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 5     
	   7 Input    3 Bit        Muxes := 4     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 4     
	   4 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 60    
	   3 Input    1 Bit        Muxes := 6     
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design jesd204_rx has port rx_eomf[2] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[1] in module jesd204_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[0] in module jesd204_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_disable_char_replacement in module jesd204_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_cfg_octets_per_multiframe[1] in module jesd204_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_cfg_octets_per_multiframe[0] in module jesd204_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_cfg_beats_per_multiframe[7] in module jesd204_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_cfg_beats_per_multiframe[6] in module jesd204_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_cfg_beats_per_multiframe[5] in module jesd204_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_cfg_beats_per_multiframe[4] in module jesd204_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_cfg_beats_per_multiframe[3] in module jesd204_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_cfg_beats_per_multiframe[2] in module jesd204_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_cfg_beats_per_multiframe[1] in module jesd204_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_cfg_beats_per_multiframe[0] in module jesd204_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_err_statistics_mask[6] in module jesd204_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_err_statistics_mask[5] in module jesd204_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_err_statistics_mask[4] in module jesd204_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_err_statistics_mask[3] in module jesd204_rx is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:01:05 . Memory (MB): peak = 3143.066 ; gain = 1402.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+--------------------------------------------------------+----------------+----------------------+---------------+
|Module Name | RTL Object                                             | Inference      | Size (Depth x Width) | Primitives    | 
+------------+--------------------------------------------------------+----------------+----------------------+---------------+
|jesd204_rx  | mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg | User Attribute | 256 x 32             | RAM64M8 x 20  | 
+------------+--------------------------------------------------------+----------------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:01:06 . Memory (MB): peak = 3143.066 ; gain = 1402.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+--------------------------------------------------------+----------------+----------------------+---------------+
|Module Name | RTL Object                                             | Inference      | Size (Depth x Width) | Primitives    | 
+------------+--------------------------------------------------------+----------------+----------------------+---------------+
|jesd204_rx  | mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg | User Attribute | 256 x 32             | RAM64M8 x 20  | 
+------------+--------------------------------------------------------+----------------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:01:06 . Memory (MB): peak = 3143.066 ; gain = 1402.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:01:11 . Memory (MB): peak = 3143.066 ; gain = 1402.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:01:11 . Memory (MB): peak = 3143.066 ; gain = 1402.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:01:11 . Memory (MB): peak = 3143.066 ; gain = 1402.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:01:11 . Memory (MB): peak = 3143.066 ; gain = 1402.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:01:11 . Memory (MB): peak = 3143.066 ; gain = 1402.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:01:11 . Memory (MB): peak = 3143.066 ; gain = 1402.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     2|
|2     |CARRY8  |    11|
|3     |LUT1    |    16|
|4     |LUT2    |    38|
|5     |LUT3    |    29|
|6     |LUT4    |    89|
|7     |LUT5    |    38|
|8     |LUT6    |   157|
|9     |MUXF7   |     2|
|10    |RAM64M8 |    20|
|11    |FDRE    |   407|
|12    |FDSE    |    16|
|13    |IBUF    |   115|
|14    |OBUF    |   250|
+------+--------+------+

Report Instance Areas: 
+------+--------------------------------------+-------------------------------+------+
|      |Instance                              |Module                         |Cells |
+------+--------------------------------------+-------------------------------+------+
|1     |top                                   |                               |  1190|
|2     |  i_all_buffer_ready_cdc              |sync_bits                      |     3|
|3     |  i_frame_mark                        |jesd204_frame_mark             |    41|
|4     |  i_input_pipeline_stage              |pipeline_stage__parameterized2 |    90|
|5     |  i_lmfc                              |jesd204_lmfc                   |    57|
|6     |  i_output_pipeline_stage             |pipeline_stage__parameterized3 |    36|
|7     |  i_sync_lmfc                         |sync_event                     |    11|
|8     |    i_sync_in                         |sync_bits__parameterized0      |     4|
|9     |    i_sync_out                        |sync_bits__parameterized0_1    |     3|
|10    |  \mode_8b10b.gen_lane[0].i_lane      |jesd204_rx_lane                |   499|
|11    |    \gen_frame_align.i_frame_align    |jesd204_rx_frame_align         |    95|
|12    |      i_frame_mark                    |jesd204_frame_mark_0           |    36|
|13    |    i_align_mux                       |align_mux                      |    62|
|14    |    i_cgs                             |jesd204_rx_cgs                 |    16|
|15    |    i_descrambler                     |jesd204_scrambler              |    29|
|16    |    i_elastic_buffer                  |elastic_buffer                 |   119|
|17    |    i_ilas_monitor                    |jesd204_ilas_monitor           |    51|
|18    |    i_pipeline_stage1                 |pipeline_stage__parameterized0 |    70|
|19    |  \mode_8b10b.i_lane_latency_monitor  |jesd204_lane_latency_monitor   |    33|
|20    |  \mode_8b10b.i_rx_ctrl               |jesd204_rx_ctrl                |    41|
+------+--------------------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:01:11 . Memory (MB): peak = 3143.066 ; gain = 1402.875
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 310 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:01:11 . Memory (MB): peak = 3143.066 ; gain = 1402.875
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:01:11 . Memory (MB): peak = 3143.066 ; gain = 1402.875
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 3143.066 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 150 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3204.684 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 137 instances were transformed.
  BUFG => BUFGCE: 2 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 115 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 20 instances

Synth Design complete, checksum: 6c7856f1
INFO: [Common 17-83] Releasing license: Synthesis
66 Infos, 206 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:01:24 . Memory (MB): peak = 3204.684 ; gain = 1487.371
INFO: [Common 17-1381] The checkpoint 'C:/GitHub/jesd204/ips/jesd204_rx/jesd204_rx.runs/synth_1/jesd204_rx.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file jesd204_rx_utilization_synth.rpt -pb jesd204_rx_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov  5 13:20:07 2024...
