{
  "module_name": "lm49453.h",
  "hash_id": "27ad94886fb715f94c87e97c2188306cbf610573ad0627490b43b3112b4ee6dd",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/codecs/lm49453.h",
  "human_readable_source": " \n \n\n#ifndef _LM49453_H\n#define _LM49453_H\n\n#include <linux/bitops.h>\n\n \n#define LM49453_P0_PMC_SETUP_REG\t\t\t0x00\n#define LM49453_P0_PLL_CLK_SEL1_REG\t\t\t0x01\n#define LM49453_P0_PLL_CLK_SEL2_REG\t\t\t0x02\n#define LM49453_P0_PMC_CLK_DIV_REG\t\t\t0x03\n#define LM49453_P0_HSDET_CLK_DIV_REG\t\t\t0x04\n#define LM49453_P0_DMIC_CLK_DIV_REG\t\t\t0x05\n#define LM49453_P0_ADC_CLK_DIV_REG\t\t\t0x06\n#define LM49453_P0_DAC_OT_CLK_DIV_REG\t\t\t0x07\n#define LM49453_P0_PLL_HF_M_REG\t\t\t\t0x08\n#define LM49453_P0_PLL_LF_M_REG\t\t\t\t0x09\n#define LM49453_P0_PLL_NL_REG\t\t\t\t0x0A\n#define LM49453_P0_PLL_N_MODL_REG\t\t\t0x0B\n#define LM49453_P0_PLL_N_MODH_REG\t\t\t0x0C\n#define LM49453_P0_PLL_P1_REG\t\t\t\t0x0D\n#define LM49453_P0_PLL_P2_REG\t\t\t\t0x0E\n#define LM49453_P0_FLL_REF_FREQL_REG\t\t\t0x0F\n#define LM49453_P0_FLL_REF_FREQH_REG\t\t\t0x10\n#define LM49453_P0_VCO_TARGETLL_REG\t\t\t0x11\n#define LM49453_P0_VCO_TARGETLH_REG\t\t\t0x12\n#define LM49453_P0_VCO_TARGETHL_REG\t\t\t0x13\n#define LM49453_P0_VCO_TARGETHH_REG\t\t\t0x14\n#define LM49453_P0_PLL_CONFIG_REG\t\t\t0x15\n#define LM49453_P0_DAC_CLK_SEL_REG\t\t\t0x16\n#define LM49453_P0_DAC_HP_CLK_DIV_REG\t\t\t0x17\n\n \n#define LM49453_P0_MICL_REG\t\t\t\t0x20\n#define LM49453_P0_MICR_REG\t\t\t\t0x21\n#define LM49453_P0_EP_REG\t\t\t\t0x24\n#define LM49453_P0_DIS_PKVL_FB_REG\t\t\t0x25\n\n \n#define LM49453_P0_ANALOG_MIXER_ADC_REG\t\t\t0x2E\n\n \n#define LM49453_P0_ADC_DSP_REG\t\t\t\t0x30\n#define LM49453_P0_DAC_DSP_REG\t\t\t\t0x31\n\n \n#define LM49453_P0_ADC_FX_ENABLES_REG\t\t\t0x33\n\n \n#define LM49453_P0_GPIO1_REG\t\t\t\t0x38\n#define LM49453_P0_GPIO2_REG\t\t\t\t0x39\n#define LM49453_P0_GPIO3_REG\t\t\t\t0x3A\n#define LM49453_P0_HAP_CTL_REG\t\t\t\t0x3B\n#define LM49453_P0_HAP_FREQ_PROG_LEFTL_REG\t\t0x3C\n#define LM49453_P0_HAP_FREQ_PROG_LEFTH_REG\t\t0x3D\n#define LM49453_P0_HAP_FREQ_PROG_RIGHTL_REG\t\t0x3E\n#define LM49453_P0_HAP_FREQ_PROG_RIGHTH_REG\t\t0x3F\n\n \n#define LM49453_P0_DMIX_CLK_SEL_REG\t\t\t0x40\n#define LM49453_P0_PORT1_RX_LVL1_REG\t\t\t0x41\n#define LM49453_P0_PORT1_RX_LVL2_REG\t\t\t0x42\n#define LM49453_P0_PORT2_RX_LVL_REG\t\t\t0x43\n#define LM49453_P0_PORT1_TX1_REG\t\t\t0x44\n#define LM49453_P0_PORT1_TX2_REG\t\t\t0x45\n#define LM49453_P0_PORT1_TX3_REG\t\t\t0x46\n#define LM49453_P0_PORT1_TX4_REG\t\t\t0x47\n#define LM49453_P0_PORT1_TX5_REG\t\t\t0x48\n#define LM49453_P0_PORT1_TX6_REG\t\t\t0x49\n#define LM49453_P0_PORT1_TX7_REG\t\t\t0x4A\n#define LM49453_P0_PORT1_TX8_REG\t\t\t0x4B\n#define LM49453_P0_PORT2_TX1_REG\t\t\t0x4C\n#define LM49453_P0_PORT2_TX2_REG\t\t\t0x4D\n#define LM49453_P0_STN_SEL_REG\t\t\t\t0x4F\n#define LM49453_P0_DACHPL1_REG\t\t\t\t0x50\n#define LM49453_P0_DACHPL2_REG\t\t\t\t0x51\n#define LM49453_P0_DACHPR1_REG\t\t\t\t0x52\n#define LM49453_P0_DACHPR2_REG\t\t\t\t0x53\n#define LM49453_P0_DACLOL1_REG\t\t\t\t0x54\n#define LM49453_P0_DACLOL2_REG\t\t\t\t0x55\n#define LM49453_P0_DACLOR1_REG\t\t\t\t0x56\n#define LM49453_P0_DACLOR2_REG\t\t\t\t0x57\n#define LM49453_P0_DACLSL1_REG\t\t\t\t0x58\n#define LM49453_P0_DACLSL2_REG\t\t\t\t0x59\n#define LM49453_P0_DACLSR1_REG\t\t\t\t0x5A\n#define LM49453_P0_DACLSR2_REG\t\t\t\t0x5B\n#define LM49453_P0_DACHAL1_REG\t\t\t\t0x5C\n#define LM49453_P0_DACHAL2_REG\t\t\t\t0x5D\n#define LM49453_P0_DACHAR1_REG\t\t\t\t0x5E\n#define LM49453_P0_DACHAR2_REG\t\t\t\t0x5F\n\n \n#define LM49453_P0_AUDIO_PORT1_BASIC_REG\t\t0x60\n#define LM49453_P0_AUDIO_PORT1_CLK_GEN1_REG\t\t0x61\n#define LM49453_P0_AUDIO_PORT1_CLK_GEN2_REG\t\t0x62\n#define LM49453_P0_AUDIO_PORT1_CLK_GEN3_REG\t\t0x63\n#define LM49453_P0_AUDIO_PORT1_SYNC_RATE_REG\t\t0x64\n#define LM49453_P0_AUDIO_PORT1_SYNC_SDO_SETUP_REG\t0x65\n#define LM49453_P0_AUDIO_PORT1_DATA_WIDTH_REG\t\t0x66\n#define LM49453_P0_AUDIO_PORT1_RX_MSB_REG\t\t0x67\n#define LM49453_P0_AUDIO_PORT1_TX_MSB_REG\t\t0x68\n#define LM49453_P0_AUDIO_PORT1_TDM_CHANNELS_REG\t\t0x69\n\n \n#define LM49453_P0_AUDIO_PORT2_BASIC_REG\t\t0x6A\n#define LM49453_P0_AUDIO_PORT2_CLK_GEN1_REG\t\t0x6B\n#define LM49453_P0_AUDIO_PORT2_CLK_GEN2_REG\t\t0x6C\n#define LM49453_P0_AUDIO_PORT2_SYNC_GEN_REG\t\t0x6D\n#define LM49453_P0_AUDIO_PORT2_DATA_WIDTH_REG\t\t0x6E\n#define LM49453_P0_AUDIO_PORT2_RX_MODE_REG\t\t0x6F\n#define LM49453_P0_AUDIO_PORT2_TX_MODE_REG\t\t0x70\n\n \n#define LM49453_P0_PORT1_SR_LSB_REG\t\t\t0x79\n#define LM49453_P0_PORT1_SR_MSB_REG\t\t\t0x7A\n#define LM49453_P0_PORT2_SR_LSB_REG\t\t\t0x7B\n#define LM49453_P0_PORT2_SR_MSB_REG\t\t\t0x7C\n\n \n#define LM49453_P0_HPF_REG\t\t\t\t0x80\n\n \n#define LM49453_P0_ADC_ALC1_REG\t\t\t\t0x82\n#define LM49453_P0_ADC_ALC2_REG\t\t\t\t0x83\n#define LM49453_P0_ADC_ALC3_REG\t\t\t\t0x84\n#define LM49453_P0_ADC_ALC4_REG\t\t\t\t0x85\n#define LM49453_P0_ADC_ALC5_REG\t\t\t\t0x86\n#define LM49453_P0_ADC_ALC6_REG\t\t\t\t0x87\n#define LM49453_P0_ADC_ALC7_REG\t\t\t\t0x88\n#define LM49453_P0_ADC_ALC8_REG\t\t\t\t0x89\n#define LM49453_P0_DMIC1_LEVELL_REG\t\t\t0x8A\n#define LM49453_P0_DMIC1_LEVELR_REG\t\t\t0x8B\n#define LM49453_P0_DMIC2_LEVELL_REG\t\t\t0x8C\n#define LM49453_P0_DMIC2_LEVELR_REG\t\t\t0x8D\n#define LM49453_P0_ADC_LEVELL_REG\t\t\t0x8E\n#define LM49453_P0_ADC_LEVELR_REG\t\t\t0x8F\n#define LM49453_P0_DAC_HP_LEVELL_REG\t\t\t0x90\n#define LM49453_P0_DAC_HP_LEVELR_REG\t\t\t0x91\n#define LM49453_P0_DAC_LO_LEVELL_REG\t\t\t0x92\n#define LM49453_P0_DAC_LO_LEVELR_REG\t\t\t0x93\n#define LM49453_P0_DAC_LS_LEVELL_REG\t\t\t0x94\n#define LM49453_P0_DAC_LS_LEVELR_REG\t\t\t0x95\n#define LM49453_P0_DAC_HA_LEVELL_REG\t\t\t0x96\n#define LM49453_P0_DAC_HA_LEVELR_REG\t\t\t0x97\n#define LM49453_P0_SOFT_MUTE_REG\t\t\t0x98\n#define LM49453_P0_DMIC_MUTE_CFG_REG\t\t\t0x99\n#define LM49453_P0_ADC_MUTE_CFG_REG\t\t\t0x9A\n#define LM49453_P0_DAC_MUTE_CFG_REG\t\t\t0x9B\n\n \n#define LM49453_P0_DIGITAL_MIC1_CONFIG_REG\t\t0xB0\n#define LM49453_P0_DIGITAL_MIC1_DATA_DELAYL_REG\t\t0xB1\n#define LM49453_P0_DIGITAL_MIC1_DATA_DELAYR_REG\t\t0xB2\n\n \n#define LM49453_P0_DIGITAL_MIC2_CONFIG_REG\t\t0xB3\n#define LM49453_P0_DIGITAL_MIC2_DATA_DELAYL_REG\t\t0xB4\n#define LM49453_P0_DIGITAL_MIC2_DATA_DELAYR_REG\t\t0xB5\n\n \n#define LM49453_P0_ADC_DECIMATOR_REG\t\t\t0xB6\n\n \n#define LM49453_P0_DAC_CONFIG_REG\t\t\t0xB7\n\n \n#define LM49453_P0_STN_VOL_ADCL_REG\t\t\t0xB8\n#define LM49453_P0_STN_VOL_ADCR_REG\t\t\t0xB9\n#define LM49453_P0_STN_VOL_DMIC1L_REG\t\t\t0xBA\n#define LM49453_P0_STN_VOL_DMIC1R_REG\t\t\t0xBB\n#define LM49453_P0_STN_VOL_DMIC2L_REG\t\t\t0xBC\n#define LM49453_P0_STN_VOL_DMIC2R_REG\t\t\t0xBD\n\n \n#define LM49453_P0_ADC_DEC_CLIP_REG\t\t\t0xC2\n#define LM49453_P0_ADC_HPF_CLIP_REG\t\t\t0xC3\n#define LM49453_P0_ADC_LVL_CLIP_REG\t\t\t0xC4\n#define LM49453_P0_DAC_LVL_CLIP_REG\t\t\t0xC5\n\n \n#define LM49453_P0_ADC_LVLMONL_REG\t\t\t0xC8\n#define LM49453_P0_ADC_LVLMONR_REG\t\t\t0xC9\n#define LM49453_P0_ADC_ALCMONL_REG\t\t\t0xCA\n#define LM49453_P0_ADC_ALCMONR_REG\t\t\t0xCB\n#define LM49453_P0_ADC_MUTED_REG\t\t\t0xCC\n#define LM49453_P0_DAC_MUTED_REG\t\t\t0xCD\n\n \n#define LM49453_P0_HSD_PPB_LONG_CNT_LIMITL_REG\t\t0xD0\n#define LM49453_P0_HSD_PPB_LONG_CNT_LIMITR_REG\t\t0xD1\n#define LM49453_P0_HSD_PIN3_4_EX_LOOP_CNT_LIMITL_REG\t0xD2\n#define LM49453_P0_HSD_PIN3_4_EX_LOOP_CNT_LIMITH_REG\t0xD3\n#define LM49453_P0_HSD_TIMEOUT1_REG\t\t\t0xD4\n#define LM49453_P0_HSD_TIMEOUT2_REG\t\t\t0xD5\n#define LM49453_P0_HSD_TIMEOUT3_REG\t\t\t0xD6\n#define LM49453_P0_HSD_PIN3_4_CFG_REG\t\t\t0xD7\n#define LM49453_P0_HSD_IRQ1_REG\t\t\t\t0xD8\n#define LM49453_P0_HSD_IRQ2_REG\t\t\t\t0xD9\n#define LM49453_P0_HSD_IRQ3_REG\t\t\t\t0xDA\n#define LM49453_P0_HSD_IRQ4_REG\t\t\t\t0xDB\n#define LM49453_P0_HSD_IRQ_MASK1_REG\t\t\t0xDC\n#define LM49453_P0_HSD_IRQ_MASK2_REG\t\t\t0xDD\n#define LM49453_P0_HSD_IRQ_MASK3_REG\t\t\t0xDE\n#define LM49453_P0_HSD_R_HPLL_REG\t\t\t0xE0\n#define LM49453_P0_HSD_R_HPLH_REG\t\t\t0xE1\n#define LM49453_P0_HSD_R_HPLU_REG\t\t\t0xE2\n#define LM49453_P0_HSD_R_HPRL_REG\t\t\t0xE3\n#define LM49453_P0_HSD_R_HPRH_REG\t\t\t0xE4\n#define LM49453_P0_HSD_R_HPRU_REG\t\t\t0xE5\n#define LM49453_P0_HSD_VEL_L_FINALL_REG\t\t\t0xE6\n#define LM49453_P0_HSD_VEL_L_FINALH_REG\t\t\t0xE7\n#define LM49453_P0_HSD_VEL_L_FINALU_REG\t\t\t0xE8\n#define LM49453_P0_HSD_RO_FINALL_REG\t\t\t0xE9\n#define LM49453_P0_HSD_RO_FINALH_REG\t\t\t0xEA\n#define LM49453_P0_HSD_RO_FINALU_REG\t\t\t0xEB\n#define LM49453_P0_HSD_VMIC_BIAS_FINALL_REG\t\t0xEC\n#define LM49453_P0_HSD_VMIC_BIAS_FINALH_REG\t\t0xED\n#define LM49453_P0_HSD_VMIC_BIAS_FINALU_REG\t\t0xEE\n#define LM49453_P0_HSD_PIN_CONFIG_REG\t\t\t0xEF\n#define LM49453_P0_HSD_PLUG_DETECT_BB_IRQ_STATUS1_REG\t0xF1\n#define LM49453_P0_HSD_PLUG_DETECT_BB_IRQ_STATUS2_REG\t0xF2\n#define LM49453_P0_HSD_PLUG_DETECT_BB_IRQ_STATUS3_REG\t0xF3\n#define LM49453_P0_HSD_PLUG_DETECT_BB_IRQ_STATEL_REG\t0xF4\n#define LM49453_P0_HSD_PLUG_DETECT_BB_IRQ_STATEH_REG\t0xF5\n\n \n#define LM49453_P0_PULL_CONFIG1_REG\t\t\t0xF8\n#define LM49453_P0_PULL_CONFIG2_REG\t\t\t0xF9\n#define LM49453_P0_PULL_CONFIG3_REG\t\t\t0xFA\n\n \n#define LM49453_P0_RESET_REG\t\t\t\t0xFE\n\n \n#define LM49453_PAGE_REG\t\t\t\t0xFF\n\n#define LM49453_MAX_REGISTER\t\t\t\t(0xFF+1)\n\n \n#define LM49453_PMC_SETUP_CHIP_EN\t\t\t(BIT(1)|BIT(0))\n#define LM49453_PMC_SETUP_PLL_EN\t\t\tBIT(2)\n#define LM49453_PMC_SETUP_PLL_P2_EN\t\t\tBIT(3)\n#define LM49453_PMC_SETUP_PLL_FLL\t\t\tBIT(4)\n#define LM49453_PMC_SETUP_MCLK_OVER\t\t\tBIT(5)\n#define LM49453_PMC_SETUP_RTC_CLK_OVER\t\t\tBIT(6)\n#define LM49453_PMC_SETUP_CHIP_ACTIVE\t\t\tBIT(7)\n\n \n#define LM49453_CHIP_EN_SHUTDOWN\t\t\t0x00\n#define LM49453_CHIP_EN\t\t\t\t\t0x01\n#define LM49453_CHIP_EN_HSD_DETECT\t\t\t0x02\n#define LM49453_CHIP_EN_INVALID_HSD\t\t\t0x03\n\n \n#define LM49453_CLK_SEL1_MCLK_SEL\t\t\t0x11\n#define LM49453_CLK_SEL1_RTC_SEL\t\t\t0x11\n#define LM49453_CLK_SEL1_PORT1_SEL\t\t\t0x10\n#define LM49453_CLK_SEL1_PORT2_SEL\t\t\t0x11\n\n \n#define LM49453_CLK_SEL2_ADC_CLK_SEL\t\t\t0x38\n\n \n#define LM49453_FLL_REF_FREQ_VAL\t\t\t0x8ca0001\n\n \n#define LM49453_VCO_TARGET_VAL\t\t\t\t0x8ca0001\n\n \n#define LM49453_ADC_DSP_ADC_MUTEL\t\t\tBIT(0)\n#define LM49453_ADC_DSP_ADC_MUTER\t\t\tBIT(1)\n#define LM49453_ADC_DSP_DMIC1_MUTEL\t\t\tBIT(2)\n#define LM49453_ADC_DSP_DMIC1_MUTER\t\t\tBIT(3)\n#define LM49453_ADC_DSP_DMIC2_MUTEL\t\t\tBIT(4)\n#define LM49453_ADC_DSP_DMIC2_MUTER\t\t\tBIT(5)\n#define LM49453_ADC_DSP_MUTE_ALL\t\t\t0x3F\n\n \n#define LM49453_DAC_DSP_MUTE_ALL\t\t\t0xFF\n\n \n#define LM49453_AUDIO_PORT1_BASIC_FMT_MASK\t\t(BIT(4)|BIT(3))\n#define LM49453_AUDIO_PORT1_BASIC_CLK_MS\t\tBIT(3)\n#define LM49453_AUDIO_PORT1_BASIC_SYNC_MS\t\tBIT(4)\n\n \n#define LM49453_RESET_REG_RST\t\t\t\tBIT(0)\n\n \n#define LM49453_PAGE0_SELECT\t\t\t\t0x0\n#define LM49453_PAGE1_SELECT\t\t\t\t0x1\n\n \n#define LM49453_JACK_DISABLE\t\t\t\t0x00\n#define LM49453_JACK_CONFIG1\t\t\t\t0x01\n#define LM49453_JACK_CONFIG2\t\t\t\t0x02\n#define LM49453_JACK_CONFIG3\t\t\t\t0x03\n#define LM49453_JACK_CONFIG4\t\t\t\t0x04\n#define LM49453_JACK_CONFIG5\t\t\t\t0x05\n\n \n\n \n#define LM49453_P1_SIDETONE_SA0L_REG\t\t\t0x80\n#define LM49453_P1_SIDETONE_SA0H_REG\t\t\t0x81\n#define LM49453_P1_SIDETONE_SAB0U_REG\t\t\t0x82\n#define LM49453_P1_SIDETONE_SB0L_REG\t\t\t0x83\n#define LM49453_P1_SIDETONE_SB0H_REG\t\t\t0x84\n#define LM49453_P1_SIDETONE_SH0L_REG\t\t\t0x85\n#define LM49453_P1_SIDETONE_SH0H_REG\t\t\t0x86\n#define LM49453_P1_SIDETONE_SH0U_REG\t\t\t0x87\n#define LM49453_P1_SIDETONE_SA1L_REG\t\t\t0x88\n#define LM49453_P1_SIDETONE_SA1H_REG\t\t\t0x89\n#define LM49453_P1_SIDETONE_SAB1U_REG\t\t\t0x8A\n#define LM49453_P1_SIDETONE_SB1L_REG\t\t\t0x8B\n#define LM49453_P1_SIDETONE_SB1H_REG\t\t\t0x8C\n#define LM49453_P1_SIDETONE_SH1L_REG\t\t\t0x8D\n#define LM49453_P1_SIDETONE_SH1H_REG\t\t\t0x8E\n#define LM49453_P1_SIDETONE_SH1U_REG\t\t\t0x8F\n#define LM49453_P1_SIDETONE_SA2L_REG\t\t\t0x90\n#define LM49453_P1_SIDETONE_SA2H_REG\t\t\t0x91\n#define LM49453_P1_SIDETONE_SAB2U_REG\t\t\t0x92\n#define LM49453_P1_SIDETONE_SB2L_REG\t\t\t0x93\n#define LM49453_P1_SIDETONE_SB2H_REG\t\t\t0x94\n#define LM49453_P1_SIDETONE_SH2L_REG\t\t\t0x95\n#define LM49453_P1_SIDETONE_SH2H_REG\t\t\t0x96\n#define LM49453_P1_SIDETONE_SH2U_REG\t\t\t0x97\n#define LM49453_P1_SIDETONE_SA3L_REG\t\t\t0x98\n#define LM49453_P1_SIDETONE_SA3H_REG\t\t\t0x99\n#define LM49453_P1_SIDETONE_SAB3U_REG\t\t\t0x9A\n#define LM49453_P1_SIDETONE_SB3L_REG\t\t\t0x9B\n#define LM49453_P1_SIDETONE_SB3H_REG\t\t\t0x9C\n#define LM49453_P1_SIDETONE_SH3L_REG\t\t\t0x9D\n#define LM49453_P1_SIDETONE_SH3H_REG\t\t\t0x9E\n#define LM49453_P1_SIDETONE_SH3U_REG\t\t\t0x9F\n#define LM49453_P1_SIDETONE_SA4L_REG\t\t\t0xA0\n#define LM49453_P1_SIDETONE_SA4H_REG\t\t\t0xA1\n#define LM49453_P1_SIDETONE_SAB4U_REG\t\t\t0xA2\n#define LM49453_P1_SIDETONE_SB4L_REG\t\t\t0xA3\n#define LM49453_P1_SIDETONE_SB4H_REG\t\t\t0xA4\n#define LM49453_P1_SIDETONE_SH4L_REG\t\t\t0xA5\n#define LM49453_P1_SIDETONE_SH4H_REG\t\t\t0xA6\n#define LM49453_P1_SIDETONE_SH4U_REG\t\t\t0xA7\n#define LM49453_P1_SIDETONE_SA5L_REG\t\t\t0xA8\n#define LM49453_P1_SIDETONE_SA5H_REG\t\t\t0xA9\n#define LM49453_P1_SIDETONE_SAB5U_REG\t\t\t0xAA\n#define LM49453_P1_SIDETONE_SB5L_REG\t\t\t0xAB\n#define LM49453_P1_SIDETONE_SB5H_REG\t\t\t0xAC\n#define LM49453_P1_SIDETONE_SH5L_REG\t\t\t0xAD\n#define LM49453_P1_SIDETONE_SH5H_REG\t\t\t0xAE\n#define LM49453_P1_SIDETONE_SH5U_REG\t\t\t0xAF\n\n \n#define LM49453_P1_CP_CONFIG1_REG\t\t\t0xB0\n#define LM49453_P1_CP_CONFIG2_REG\t\t\t0xB1\n#define LM49453_P1_CP_CONFIG3_REG\t\t\t0xB2\n#define LM49453_P1_CP_CONFIG4_REG\t\t\t0xB3\n#define LM49453_P1_CP_LA_VTH1L_REG\t\t\t0xB4\n#define LM49453_P1_CP_LA_VTH1M_REG\t\t\t0xB5\n#define LM49453_P1_CP_LA_VTH2L_REG\t\t\t0xB6\n#define LM49453_P1_CP_LA_VTH2M_REG\t\t\t0xB7\n#define LM49453_P1_CP_LA_VTH3L_REG\t\t\t0xB8\n#define LM49453_P1_CP_LA_VTH3H_REG\t\t\t0xB9\n#define LM49453_P1_CP_CLK_DIV_REG\t\t\t0xBA\n\n \n#define LM49453_P1_DAC_CHOP_REG\t\t\t\t0xC0\n\n#define\tLM49453_CLK_SRC_MCLK\t\t\t\t1\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}