
*** Running vivado
    with args -log Licenta_Design_xbar_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Licenta_Design_xbar_0.tcl



****** Vivado v2023.2.1 (64-bit)
  **** SW Build 4081461 on Thu Dec 14 12:24:51 MST 2023
  **** IP Build 4080415 on Thu Dec 14 21:01:57 MST 2023
  **** SharedData Build 4077621 on Mon Dec 11 00:23:44 MST 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source Licenta_Design_xbar_0.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 573.777 ; gain = 181.629
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Licenta_Design_xbar_0
Command: synth_design -top Licenta_Design_xbar_0 -part xc7z020clg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19852
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1456.512 ; gain = 438.414
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Licenta_Design_xbar_0' [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ip/Licenta_Design_xbar_0/synth/Licenta_Design_xbar_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_31_axi_crossbar' [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/ba70/hdl/axi_crossbar_v2_1_vl_rfs.v:4871]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_31_crossbar' [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/ba70/hdl/axi_crossbar_v2_1_vl_rfs.v:2232]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_31_si_transactor' [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/ba70/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_31_addr_decoder' [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/ba70/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_comparator_static' [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_carry_and' [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:60]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_carry_and' (0#1) [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:60]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_comparator_static' (0#1) [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_comparator_static__parameterized0' [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_comparator_static__parameterized0' (0#1) [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_comparator_static__parameterized1' [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_comparator_static__parameterized1' (0#1) [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_comparator_static__parameterized2' [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_comparator_static__parameterized2' (0#1) [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_comparator_static__parameterized3' [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_comparator_static__parameterized3' (0#1) [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_comparator_static__parameterized4' [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_comparator_static__parameterized4' (0#1) [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_comparator_static__parameterized5' [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_comparator_static__parameterized5' (0#1) [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_31_addr_decoder' (0#1) [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/ba70/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_29_axic_srl_fifo' [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/7964/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_29_ndeep_srl' [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/7964/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:134013]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:134013]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_29_ndeep_srl' (0#1) [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/7964/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_29_axic_srl_fifo' (0#1) [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/7964/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_31_arbiter_resp' [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/ba70/hdl/axi_crossbar_v2_1_vl_rfs.v:1020]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_31_arbiter_resp' (0#1) [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/ba70/hdl/axi_crossbar_v2_1_vl_rfs.v:1020]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_mux_enc' [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6157] synthesizing module 'MUXF7' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85238]
INFO: [Synth 8-6155] done synthesizing module 'MUXF7' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85238]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_mux_enc' (0#1) [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_31_si_transactor' (0#1) [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/ba70/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_31_si_transactor__parameterized0' [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/ba70/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_mux_enc__parameterized0' [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_mux_enc__parameterized0' (0#1) [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_31_si_transactor__parameterized0' (0#1) [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/ba70/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_31_splitter' [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/ba70/hdl/axi_crossbar_v2_1_vl_rfs.v:4451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_31_splitter' (0#1) [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/ba70/hdl/axi_crossbar_v2_1_vl_rfs.v:4451]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_31_wdata_router' [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/ba70/hdl/axi_crossbar_v2_1_vl_rfs.v:4724]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_29_axic_reg_srl_fifo' [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/7964/hdl/axi_data_fifo_v2_1_vl_rfs.v:884]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_29_ndeep_srl__parameterized0' [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/7964/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_29_ndeep_srl__parameterized0' (0#1) [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/7964/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/7964/hdl/axi_data_fifo_v2_1_vl_rfs.v:982]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_29_axic_reg_srl_fifo' (0#1) [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/7964/hdl/axi_data_fifo_v2_1_vl_rfs.v:884]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_31_wdata_router' (0#1) [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/ba70/hdl/axi_crossbar_v2_1_vl_rfs.v:4724]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_29_axic_srl_fifo__parameterized0' [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/7964/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_29_axic_srl_fifo__parameterized0' (0#1) [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/7964/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_31_wdata_mux' [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/ba70/hdl/axi_crossbar_v2_1_vl_rfs.v:4550]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_31_wdata_mux' (0#1) [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/ba70/hdl/axi_crossbar_v2_1_vl_rfs.v:4550]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_30_axi_register_slice' [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/85f1/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (0#1) [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (0#1) [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_30_axic_register_slice' [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/85f1/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_30_axic_register_slice' (0#1) [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/85f1/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_30_axic_register_slice__parameterized0' [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/85f1/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_30_axic_register_slice__parameterized0' (0#1) [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/85f1/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_30_axic_register_slice__parameterized1' [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/85f1/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_30_axic_register_slice__parameterized1' (0#1) [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/85f1/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_30_axic_register_slice__parameterized2' [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/85f1/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_30_axic_register_slice__parameterized2' (0#1) [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/85f1/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_30_axi_register_slice' (0#1) [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/85f1/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_30_axi_register_slice' is unconnected for instance 'reg_slice_mi' [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/ba70/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_30_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/ba70/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_30_axi_register_slice' is unconnected for instance 'reg_slice_mi' [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/ba70/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_30_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/ba70/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_30_axi_register_slice' is unconnected for instance 'reg_slice_mi' [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/ba70/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_30_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/ba70/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_30_axi_register_slice' is unconnected for instance 'reg_slice_mi' [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/ba70/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_30_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/ba70/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_30_axi_register_slice' is unconnected for instance 'reg_slice_mi' [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/ba70/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_30_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/ba70/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_30_axi_register_slice' is unconnected for instance 'reg_slice_mi' [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/ba70/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_30_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/ba70/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_30_axi_register_slice' is unconnected for instance 'reg_slice_mi' [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/ba70/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_30_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/ba70/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_29_axic_srl_fifo__parameterized1' [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/7964/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_29_ndeep_srl__parameterized1' [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/7964/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_29_ndeep_srl__parameterized1' (0#1) [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/7964/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_29_axic_srl_fifo__parameterized1' (0#1) [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/7964/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_31_wdata_mux__parameterized0' [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/ba70/hdl/axi_crossbar_v2_1_vl_rfs.v:4550]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_31_wdata_mux__parameterized0' (0#1) [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/ba70/hdl/axi_crossbar_v2_1_vl_rfs.v:4550]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_30_axi_register_slice' is unconnected for instance 'reg_slice_mi' [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/ba70/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_30_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/ba70/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_31_decerr_slave' [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/ba70/hdl/axi_crossbar_v2_1_vl_rfs.v:3493]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/ba70/hdl/axi_crossbar_v2_1_vl_rfs.v:3626]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_31_decerr_slave' (0#1) [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/ba70/hdl/axi_crossbar_v2_1_vl_rfs.v:3493]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_31_addr_arbiter' [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/ba70/hdl/axi_crossbar_v2_1_vl_rfs.v:420]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_31_addr_arbiter' (0#1) [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/ba70/hdl/axi_crossbar_v2_1_vl_rfs.v:420]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_31_crossbar' (0#1) [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/ba70/hdl/axi_crossbar_v2_1_vl_rfs.v:2232]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_31_axi_crossbar' (0#1) [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/ba70/hdl/axi_crossbar_v2_1_vl_rfs.v:4871]
INFO: [Synth 8-6155] done synthesizing module 'Licenta_Design_xbar_0' (0#1) [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ip/Licenta_Design_xbar_0/synth/Licenta_Design_xbar_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/7964/hdl/axi_data_fifo_v2_1_vl_rfs.v:747]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/7964/hdl/axi_data_fifo_v2_1_vl_rfs.v:786]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[0].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/ba70/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[1].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/ba70/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[2].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/ba70/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[3].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/ba70/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[4].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/ba70/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[5].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/ba70/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[6].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/ba70/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[7].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/ba70/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[0].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/ba70/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[1].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/ba70/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[2].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/ba70/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[3].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/ba70/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[4].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/ba70/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[5].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/ba70/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[6].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/ba70/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[7].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/ba70/hdl/axi_crossbar_v2_1_vl_rfs.v:4338]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/7964/hdl/axi_data_fifo_v2_1_vl_rfs.v:747]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/7964/hdl/axi_data_fifo_v2_1_vl_rfs.v:786]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/7964/hdl/axi_data_fifo_v2_1_vl_rfs.v:747]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/7964/hdl/axi_data_fifo_v2_1_vl_rfs.v:786]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/ba70/hdl/axi_crossbar_v2_1_vl_rfs.v:2991]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/ba70/hdl/axi_crossbar_v2_1_vl_rfs.v:2991]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[2].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/ba70/hdl/axi_crossbar_v2_1_vl_rfs.v:2991]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[3].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/ba70/hdl/axi_crossbar_v2_1_vl_rfs.v:2991]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[4].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/ba70/hdl/axi_crossbar_v2_1_vl_rfs.v:2991]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[5].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/ba70/hdl/axi_crossbar_v2_1_vl_rfs.v:2991]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[6].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/ba70/hdl/axi_crossbar_v2_1_vl_rfs.v:2991]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[7].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ipshared/ba70/hdl/axi_crossbar_v2_1_vl_rfs.v:2991]
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_30_axic_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_30_axic_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_30_axic_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_30_axic_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[11] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[10] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[9] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[8] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[7] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[6] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[5] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[4] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[3] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[2] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[1] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk2x in module axi_register_slice_v2_1_30_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_crossbar_v2_1_31_wdata_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_crossbar_v2_1_31_wdata_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ASELECT[0] in module axi_crossbar_v2_1_31_wdata_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AVALID in module axi_crossbar_v2_1_31_wdata_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_crossbar_v2_1_31_wdata_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_crossbar_v2_1_31_wdata_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ASELECT[0] in module axi_crossbar_v2_1_31_wdata_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AVALID in module axi_crossbar_v2_1_31_wdata_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[1] in module axi_crossbar_v2_1_31_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[0] in module axi_crossbar_v2_1_31_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_31_si_transactor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_31_si_transactor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_31_si_transactor is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_31_si_transactor is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[11] in module axi_crossbar_v2_1_31_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[10] in module axi_crossbar_v2_1_31_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[9] in module axi_crossbar_v2_1_31_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[8] in module axi_crossbar_v2_1_31_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[7] in module axi_crossbar_v2_1_31_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[6] in module axi_crossbar_v2_1_31_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[5] in module axi_crossbar_v2_1_31_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[4] in module axi_crossbar_v2_1_31_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[3] in module axi_crossbar_v2_1_31_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[2] in module axi_crossbar_v2_1_31_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[1] in module axi_crossbar_v2_1_31_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[0] in module axi_crossbar_v2_1_31_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_crossbar_v2_1_31_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[11] in module axi_crossbar_v2_1_31_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[10] in module axi_crossbar_v2_1_31_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[9] in module axi_crossbar_v2_1_31_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[8] in module axi_crossbar_v2_1_31_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[7] in module axi_crossbar_v2_1_31_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[6] in module axi_crossbar_v2_1_31_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[5] in module axi_crossbar_v2_1_31_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[4] in module axi_crossbar_v2_1_31_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[3] in module axi_crossbar_v2_1_31_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[2] in module axi_crossbar_v2_1_31_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[1] in module axi_crossbar_v2_1_31_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_crossbar_v2_1_31_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_crossbar_v2_1_31_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module axi_crossbar_v2_1_31_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[6] in module axi_crossbar_v2_1_31_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[5] in module axi_crossbar_v2_1_31_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[4] in module axi_crossbar_v2_1_31_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[3] in module axi_crossbar_v2_1_31_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[2] in module axi_crossbar_v2_1_31_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[1] in module axi_crossbar_v2_1_31_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_crossbar_v2_1_31_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[6] in module axi_crossbar_v2_1_31_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[5] in module axi_crossbar_v2_1_31_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[4] in module axi_crossbar_v2_1_31_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[3] in module axi_crossbar_v2_1_31_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[2] in module axi_crossbar_v2_1_31_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[1] in module axi_crossbar_v2_1_31_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_crossbar_v2_1_31_axi_crossbar is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1731.816 ; gain = 713.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1731.816 ; gain = 713.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1731.816 ; gain = 713.719
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.190 . Memory (MB): peak = 1731.816 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ip/Licenta_Design_xbar_0/Licenta_Design_xbar_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/patri/Desktop/Licenta_1/Licenta_1.gen/sources_1/bd/Licenta_Design/ip/Licenta_Design_xbar_0/Licenta_Design_xbar_0_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/patri/Desktop/Licenta_1/Licenta_1.runs/Licenta_Design_xbar_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/patri/Desktop/Licenta_1/Licenta_1.runs/Licenta_Design_xbar_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1820.668 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.141 . Memory (MB): peak = 1824.586 ; gain = 3.918
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 1824.586 ; gain = 806.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 1824.586 ; gain = 806.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/patri/Desktop/Licenta_1/Licenta_1.runs/Licenta_Design_xbar_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 1824.586 ; gain = 806.488
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_29_axic_reg_srl_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.write_cs_reg' in module 'axi_crossbar_v2_1_31_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_29_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.write_cs_reg' using encoding 'one-hot' in module 'axi_crossbar_v2_1_31_decerr_slave'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1824.586 ; gain = 806.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 48    
	   2 Input    3 Bit       Adders := 9     
	   2 Input    2 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 25    
+---Registers : 
	               75 Bit    Registers := 2     
	               47 Bit    Registers := 16    
	               14 Bit    Registers := 8     
	               12 Bit    Registers := 18    
	                8 Bit    Registers := 9     
	                4 Bit    Registers := 19    
	                3 Bit    Registers := 8     
	                2 Bit    Registers := 19    
	                1 Bit    Registers := 72    
+---Muxes : 
	   2 Input   64 Bit        Muxes := 32    
	   2 Input   48 Bit        Muxes := 3     
	   2 Input   47 Bit        Muxes := 16    
	   2 Input   16 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 3     
	   2 Input    7 Bit        Muxes := 2     
	   3 Input    4 Bit        Muxes := 17    
	   2 Input    4 Bit        Muxes := 18    
	   2 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 58    
	   2 Input    1 Bit        Muxes := 73    
	   4 Input    1 Bit        Muxes := 3     
	   3 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port aclk2x in module axi_register_slice_v2_1_30_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_register_slice_v2_1_30_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[11] in module axi_register_slice_v2_1_30_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[10] in module axi_register_slice_v2_1_30_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[9] in module axi_register_slice_v2_1_30_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[8] in module axi_register_slice_v2_1_30_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[7] in module axi_register_slice_v2_1_30_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[6] in module axi_register_slice_v2_1_30_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[5] in module axi_register_slice_v2_1_30_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[4] in module axi_register_slice_v2_1_30_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[3] in module axi_register_slice_v2_1_30_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[2] in module axi_register_slice_v2_1_30_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[1] in module axi_register_slice_v2_1_30_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_register_slice_v2_1_30_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_register_slice_v2_1_30_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module axi_register_slice_v2_1_30_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_register_slice_v2_1_30_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_register_slice_v2_1_30_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_31_si_transactor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_31_si_transactor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_31_si_transactor is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_31_si_transactor is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[11] in module axi_crossbar_v2_1_31_crossbar is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (wrouter_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_crossbar_v2_1_31_wdata_router.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:30 . Memory (MB): peak = 1824.586 ; gain = 806.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:34 . Memory (MB): peak = 1824.586 ; gain = 806.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:39 . Memory (MB): peak = 1824.586 ; gain = 806.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:40 . Memory (MB): peak = 1824.586 ; gain = 806.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:43 . Memory (MB): peak = 1824.586 ; gain = 806.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:43 . Memory (MB): peak = 1824.586 ; gain = 806.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:43 . Memory (MB): peak = 1824.586 ; gain = 806.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:43 . Memory (MB): peak = 1824.586 ; gain = 806.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:43 . Memory (MB): peak = 1824.586 ; gain = 806.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:43 . Memory (MB): peak = 1824.586 ; gain = 806.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    32|
|2     |LUT1    |    35|
|3     |LUT2    |    62|
|4     |LUT3    |   411|
|5     |LUT4    |    92|
|6     |LUT5    |   170|
|7     |LUT6    |   582|
|8     |MUXF7   |    62|
|9     |SRLC32E |     4|
|10    |FDRE    |  1438|
|11    |FDSE    |    10|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:43 . Memory (MB): peak = 1824.586 ; gain = 806.488
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 64 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:40 . Memory (MB): peak = 1824.586 ; gain = 713.719
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:43 . Memory (MB): peak = 1824.586 ; gain = 806.488
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1824.586 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 94 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1824.586 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Synth Design complete | Checksum: b3e04d90
INFO: [Common 17-83] Releasing license: Synthesis
104 Infos, 147 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:47 . Memory (MB): peak = 1824.586 ; gain = 1228.633
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1824.586 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/patri/Desktop/Licenta_1/Licenta_1.runs/Licenta_Design_xbar_0_synth_1/Licenta_Design_xbar_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP Licenta_Design_xbar_0, cache-ID = 2cfa8e67ffa92fd3
INFO: [Coretcl 2-1174] Renamed 43 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1824.586 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/patri/Desktop/Licenta_1/Licenta_1.runs/Licenta_Design_xbar_0_synth_1/Licenta_Design_xbar_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Licenta_Design_xbar_0_utilization_synth.rpt -pb Licenta_Design_xbar_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr  3 20:38:14 2024...
