// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="conifer_jettag_accelerator_conifer_jettag_accelerator,hls_ip_2024_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=4.688375,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=4,HLS_SYN_DSP=0,HLS_SYN_FF=292315,HLS_SYN_LUT=278303,HLS_VERSION=2024_1}" *)

module conifer_jettag_accelerator (
        ap_clk,
        ap_rst_n,
        m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY,
        m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY,
        m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST,
        m_axi_gmem0_WID,
        m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY,
        m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID,
        m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA,
        m_axi_gmem0_RLAST,
        m_axi_gmem0_RID,
        m_axi_gmem0_RUSER,
        m_axi_gmem0_RRESP,
        m_axi_gmem0_BVALID,
        m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP,
        m_axi_gmem0_BID,
        m_axi_gmem0_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_pp0_stage0 = 53'd1;
parameter    ap_ST_fsm_pp0_stage1 = 53'd2;
parameter    ap_ST_fsm_pp0_stage2 = 53'd4;
parameter    ap_ST_fsm_pp0_stage3 = 53'd8;
parameter    ap_ST_fsm_pp0_stage4 = 53'd16;
parameter    ap_ST_fsm_pp0_stage5 = 53'd32;
parameter    ap_ST_fsm_pp0_stage6 = 53'd64;
parameter    ap_ST_fsm_pp0_stage7 = 53'd128;
parameter    ap_ST_fsm_pp0_stage8 = 53'd256;
parameter    ap_ST_fsm_pp0_stage9 = 53'd512;
parameter    ap_ST_fsm_pp0_stage10 = 53'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 53'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 53'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 53'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 53'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 53'd32768;
parameter    ap_ST_fsm_pp0_stage16 = 53'd65536;
parameter    ap_ST_fsm_pp0_stage17 = 53'd131072;
parameter    ap_ST_fsm_pp0_stage18 = 53'd262144;
parameter    ap_ST_fsm_pp0_stage19 = 53'd524288;
parameter    ap_ST_fsm_pp0_stage20 = 53'd1048576;
parameter    ap_ST_fsm_pp0_stage21 = 53'd2097152;
parameter    ap_ST_fsm_pp0_stage22 = 53'd4194304;
parameter    ap_ST_fsm_pp0_stage23 = 53'd8388608;
parameter    ap_ST_fsm_pp0_stage24 = 53'd16777216;
parameter    ap_ST_fsm_pp0_stage25 = 53'd33554432;
parameter    ap_ST_fsm_pp0_stage26 = 53'd67108864;
parameter    ap_ST_fsm_pp0_stage27 = 53'd134217728;
parameter    ap_ST_fsm_pp0_stage28 = 53'd268435456;
parameter    ap_ST_fsm_pp0_stage29 = 53'd536870912;
parameter    ap_ST_fsm_pp0_stage30 = 53'd1073741824;
parameter    ap_ST_fsm_pp0_stage31 = 53'd2147483648;
parameter    ap_ST_fsm_pp0_stage32 = 53'd4294967296;
parameter    ap_ST_fsm_pp0_stage33 = 53'd8589934592;
parameter    ap_ST_fsm_pp0_stage34 = 53'd17179869184;
parameter    ap_ST_fsm_pp0_stage35 = 53'd34359738368;
parameter    ap_ST_fsm_pp0_stage36 = 53'd68719476736;
parameter    ap_ST_fsm_pp0_stage37 = 53'd137438953472;
parameter    ap_ST_fsm_pp0_stage38 = 53'd274877906944;
parameter    ap_ST_fsm_pp0_stage39 = 53'd549755813888;
parameter    ap_ST_fsm_pp0_stage40 = 53'd1099511627776;
parameter    ap_ST_fsm_pp0_stage41 = 53'd2199023255552;
parameter    ap_ST_fsm_pp0_stage42 = 53'd4398046511104;
parameter    ap_ST_fsm_pp0_stage43 = 53'd8796093022208;
parameter    ap_ST_fsm_pp0_stage44 = 53'd17592186044416;
parameter    ap_ST_fsm_pp0_stage45 = 53'd35184372088832;
parameter    ap_ST_fsm_pp0_stage46 = 53'd70368744177664;
parameter    ap_ST_fsm_pp0_stage47 = 53'd140737488355328;
parameter    ap_ST_fsm_pp0_stage48 = 53'd281474976710656;
parameter    ap_ST_fsm_pp0_stage49 = 53'd562949953421312;
parameter    ap_ST_fsm_pp0_stage50 = 53'd1125899906842624;
parameter    ap_ST_fsm_pp0_stage51 = 53'd2251799813685248;
parameter    ap_ST_fsm_pp0_stage52 = 53'd4503599627370496;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 7;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM0_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ADDR_WIDTH = 32;
parameter    C_M_AXI_GMEM0_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM0_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_USER_VALUE = 0;
parameter    C_M_AXI_GMEM0_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM0_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM0_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_gmem0_AWVALID;
input   m_axi_gmem0_AWREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_AWADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_AWID;
output  [7:0] m_axi_gmem0_AWLEN;
output  [2:0] m_axi_gmem0_AWSIZE;
output  [1:0] m_axi_gmem0_AWBURST;
output  [1:0] m_axi_gmem0_AWLOCK;
output  [3:0] m_axi_gmem0_AWCACHE;
output  [2:0] m_axi_gmem0_AWPROT;
output  [3:0] m_axi_gmem0_AWQOS;
output  [3:0] m_axi_gmem0_AWREGION;
output  [C_M_AXI_GMEM0_AWUSER_WIDTH - 1:0] m_axi_gmem0_AWUSER;
output   m_axi_gmem0_WVALID;
input   m_axi_gmem0_WREADY;
output  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_WDATA;
output  [C_M_AXI_GMEM0_WSTRB_WIDTH - 1:0] m_axi_gmem0_WSTRB;
output   m_axi_gmem0_WLAST;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_WID;
output  [C_M_AXI_GMEM0_WUSER_WIDTH - 1:0] m_axi_gmem0_WUSER;
output   m_axi_gmem0_ARVALID;
input   m_axi_gmem0_ARREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_ARADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_ARID;
output  [7:0] m_axi_gmem0_ARLEN;
output  [2:0] m_axi_gmem0_ARSIZE;
output  [1:0] m_axi_gmem0_ARBURST;
output  [1:0] m_axi_gmem0_ARLOCK;
output  [3:0] m_axi_gmem0_ARCACHE;
output  [2:0] m_axi_gmem0_ARPROT;
output  [3:0] m_axi_gmem0_ARQOS;
output  [3:0] m_axi_gmem0_ARREGION;
output  [C_M_AXI_GMEM0_ARUSER_WIDTH - 1:0] m_axi_gmem0_ARUSER;
input   m_axi_gmem0_RVALID;
output   m_axi_gmem0_RREADY;
input  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_RDATA;
input   m_axi_gmem0_RLAST;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_RID;
input  [C_M_AXI_GMEM0_RUSER_WIDTH - 1:0] m_axi_gmem0_RUSER;
input  [1:0] m_axi_gmem0_RRESP;
input   m_axi_gmem0_BVALID;
output   m_axi_gmem0_BREADY;
input  [1:0] m_axi_gmem0_BRESP;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_BID;
input  [C_M_AXI_GMEM0_BUSER_WIDTH - 1:0] m_axi_gmem0_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
wire    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [52:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_ready;
wire    ap_CS_fsm_pp0_stage52;
wire    grp_copy_input_fu_120_gmem0_blk_n_AR;
wire    grp_copy_input_fu_120_gmem0_blk_n_R;
reg   [0:0] icmp_ln36_reg_986;
reg    ap_block_state53_pp0_stage52_iter0;
reg    ap_block_pp0_stage52_subdone;
reg    ap_condition_exit_pp0_iter0_stage52;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [31:0] N;
reg    n_f_ap_vld;
reg    n_c_ap_vld;
wire   [31:0] x;
wire   [31:0] score;
reg    gmem0_blk_n_AR;
reg    gmem0_blk_n_R;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_pp0_stage14;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_pp0_stage15;
wire    ap_CS_fsm_pp0_stage16;
wire    ap_block_pp0_stage16;
wire    ap_CS_fsm_pp0_stage17;
wire    ap_block_pp0_stage17;
wire    ap_CS_fsm_pp0_stage18;
wire    ap_block_pp0_stage18;
wire    ap_CS_fsm_pp0_stage19;
wire    ap_block_pp0_stage19;
wire    ap_CS_fsm_pp0_stage20;
wire    ap_block_pp0_stage20;
wire    ap_CS_fsm_pp0_stage21;
wire    ap_block_pp0_stage21;
wire    ap_CS_fsm_pp0_stage22;
wire    ap_block_pp0_stage22;
wire    ap_CS_fsm_pp0_stage23;
wire    ap_block_pp0_stage23;
wire    ap_CS_fsm_pp0_stage24;
wire    ap_block_pp0_stage24;
wire    ap_CS_fsm_pp0_stage25;
wire    ap_block_pp0_stage25;
wire    ap_CS_fsm_pp0_stage26;
wire    ap_block_pp0_stage26;
wire    ap_CS_fsm_pp0_stage27;
wire    ap_block_pp0_stage27;
wire    ap_CS_fsm_pp0_stage28;
wire    ap_block_pp0_stage28;
wire    ap_CS_fsm_pp0_stage29;
wire    ap_block_pp0_stage29;
wire    ap_CS_fsm_pp0_stage30;
wire    ap_block_pp0_stage30;
wire    ap_CS_fsm_pp0_stage31;
wire    ap_block_pp0_stage31;
wire    ap_CS_fsm_pp0_stage32;
wire    ap_block_pp0_stage32;
wire    ap_CS_fsm_pp0_stage33;
wire    ap_block_pp0_stage33;
wire    ap_CS_fsm_pp0_stage34;
wire    ap_block_pp0_stage34;
wire    ap_CS_fsm_pp0_stage35;
wire    ap_block_pp0_stage35;
wire    ap_CS_fsm_pp0_stage36;
wire    ap_block_pp0_stage36;
wire    ap_CS_fsm_pp0_stage37;
wire    ap_block_pp0_stage37;
wire    ap_CS_fsm_pp0_stage38;
wire    ap_block_pp0_stage38;
wire    ap_CS_fsm_pp0_stage39;
wire    ap_block_pp0_stage39;
wire    ap_CS_fsm_pp0_stage40;
wire    ap_block_pp0_stage40;
wire    ap_CS_fsm_pp0_stage41;
wire    ap_block_pp0_stage41;
wire    ap_CS_fsm_pp0_stage42;
wire    ap_block_pp0_stage42;
wire    ap_CS_fsm_pp0_stage43;
wire    ap_block_pp0_stage43;
wire    ap_CS_fsm_pp0_stage44;
wire    ap_block_pp0_stage44;
wire    ap_CS_fsm_pp0_stage45;
wire    ap_block_pp0_stage45;
wire    ap_CS_fsm_pp0_stage46;
wire    ap_block_pp0_stage46;
wire    ap_CS_fsm_pp0_stage47;
wire    ap_block_pp0_stage47;
wire    ap_CS_fsm_pp0_stage48;
wire    ap_block_pp0_stage48;
wire    ap_CS_fsm_pp0_stage49;
wire    ap_block_pp0_stage49;
wire    ap_CS_fsm_pp0_stage50;
wire    ap_block_pp0_stage50;
wire    ap_CS_fsm_pp0_stage51;
wire    ap_block_pp0_stage51;
wire    ap_block_pp0_stage52;
wire    ap_block_pp0_stage0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_pp0_stage8;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_pp0_stage9;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_pp0_stage10;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_pp0_stage11;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_pp0_stage12;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_pp0_stage13;
wire    grp_copy_output_fu_211_gmem0_blk_n_AW;
wire    grp_copy_output_fu_211_gmem0_blk_n_W;
wire    grp_copy_output_fu_211_gmem0_blk_n_B;
reg    gmem0_blk_n_AW;
reg    gmem0_blk_n_W;
reg    gmem0_blk_n_B;
wire   [17:0] grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_ap_return;
reg   [17:0] reg_225;
reg    ap_block_state45_pp0_stage44_iter0;
reg    ap_block_pp0_stage44_11001;
reg    ap_block_state49_pp0_stage48_iter0;
reg    ap_block_pp0_stage48_11001;
reg   [31:0] score_read_reg_964;
reg    ap_block_state54_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
reg   [31:0] score_read_reg_964_pp0_iter1_reg;
reg   [31:0] x_read_reg_969;
reg   [31:0] N_read_reg_974;
reg   [30:0] n_2_reg_979;
reg    ap_block_state55_pp0_stage1_iter1;
reg    ap_block_pp0_stage1_11001;
reg   [30:0] n_2_reg_979_pp0_iter1_reg;
wire   [0:0] icmp_ln36_fu_243_p2;
reg   [0:0] icmp_ln36_reg_986_pp0_iter1_reg;
wire   [30:0] n_1_fu_248_p2;
reg   [30:0] n_1_reg_990;
reg    ap_block_state56_pp0_stage2_iter1;
reg    ap_block_state109_pp0_stage2_iter2;
reg    ap_block_pp0_stage2_11001;
reg   [17:0] x_int_1_reg_995;
reg    ap_block_state28_pp0_stage27_iter0;
reg    ap_block_pp0_stage27_11001;
reg   [17:0] x_int_2_reg_1000;
reg   [17:0] x_int_3_reg_1005;
reg   [17:0] x_int_4_reg_1010;
reg   [17:0] x_int_5_reg_1015;
reg   [17:0] x_int_6_reg_1020;
reg   [17:0] x_int_7_reg_1025;
reg   [17:0] x_int_8_reg_1030;
reg   [17:0] x_int_9_reg_1035;
reg   [17:0] x_int_10_reg_1040;
reg   [17:0] x_int_11_reg_1045;
reg   [17:0] x_int_12_reg_1050;
reg   [17:0] x_int_13_reg_1055;
reg   [17:0] x_int_14_reg_1060;
reg   [17:0] x_int_15_reg_1065;
reg   [17:0] x_int_16_reg_1070;
reg   [17:0] x_int_17_reg_1075;
reg   [17:0] x_int_18_reg_1080;
reg   [17:0] x_int_19_reg_1085;
reg   [17:0] x_int_21_reg_1090;
reg   [17:0] x_int_22_reg_1095;
reg   [17:0] x_int_23_reg_1100;
reg   [17:0] x_int_24_reg_1105;
reg   [17:0] x_int_25_reg_1110;
reg   [17:0] x_int_26_reg_1115;
reg   [17:0] x_int_27_reg_1120;
reg   [17:0] x_int_28_reg_1125;
reg   [17:0] x_int_29_reg_1130;
reg   [17:0] x_int_30_reg_1135;
reg   [17:0] x_int_31_reg_1140;
reg   [17:0] x_int_32_reg_1145;
reg   [17:0] x_int_33_reg_1150;
reg   [17:0] x_int_34_reg_1155;
reg   [17:0] x_int_35_reg_1160;
reg   [17:0] x_int_36_reg_1165;
reg   [17:0] x_int_37_reg_1170;
reg   [17:0] x_int_38_reg_1175;
reg   [17:0] x_int_39_reg_1180;
reg   [17:0] x_int_40_reg_1185;
reg   [17:0] x_int_42_reg_1190;
reg   [17:0] x_int_43_reg_1195;
reg   [17:0] x_int_44_reg_1200;
reg   [17:0] x_int_45_reg_1205;
reg   [17:0] x_int_46_reg_1210;
reg   [17:0] x_int_47_reg_1215;
reg   [17:0] x_int_48_reg_1220;
reg   [17:0] x_int_49_reg_1225;
reg   [17:0] x_int_50_reg_1230;
reg   [17:0] x_int_51_reg_1235;
reg   [17:0] x_int_52_reg_1240;
reg   [17:0] scores_reg_1245;
reg    ap_block_state39_pp0_stage38_iter0;
reg    ap_block_pp0_stage38_11001;
reg   [17:0] scores_1_reg_1250;
reg   [17:0] scores_2_reg_1255;
reg   [17:0] scores_3_reg_1260;
reg   [17:0] scores_4_reg_1265;
reg   [17:0] scores_5_reg_1270;
reg   [17:0] scores_6_reg_1275;
reg   [17:0] scores_7_reg_1280;
reg   [17:0] scores_8_reg_1285;
reg   [17:0] scores_9_reg_1290;
reg   [17:0] scores_10_reg_1295;
reg   [17:0] scores_11_reg_1300;
reg   [17:0] scores_12_reg_1305;
reg   [17:0] scores_13_reg_1310;
reg   [17:0] scores_14_reg_1315;
reg   [17:0] scores_15_reg_1320;
reg   [17:0] scores_16_reg_1325;
reg   [17:0] scores_17_reg_1330;
reg   [17:0] scores_18_reg_1335;
reg   [17:0] scores_19_reg_1340;
reg   [17:0] scores_20_reg_1345;
reg   [17:0] scores_21_reg_1350;
reg   [17:0] scores_22_reg_1355;
reg   [17:0] scores_23_reg_1360;
reg   [17:0] scores_24_reg_1365;
reg   [17:0] scores_25_reg_1370;
reg   [17:0] scores_26_reg_1375;
reg   [17:0] scores_27_reg_1380;
reg   [17:0] scores_28_reg_1385;
reg   [17:0] scores_29_reg_1390;
reg   [17:0] scores_30_reg_1395;
reg   [17:0] scores_31_reg_1400;
reg   [17:0] scores_32_reg_1405;
reg   [17:0] scores_33_reg_1410;
reg   [17:0] scores_34_reg_1415;
reg   [17:0] scores_35_reg_1420;
reg   [17:0] scores_36_reg_1425;
reg   [17:0] scores_37_reg_1430;
reg   [17:0] scores_38_reg_1435;
reg   [17:0] scores_39_reg_1440;
reg   [17:0] scores_40_reg_1445;
reg   [17:0] scores_41_reg_1450;
reg   [17:0] scores_42_reg_1455;
reg   [17:0] scores_43_reg_1460;
reg   [17:0] scores_44_reg_1465;
reg   [17:0] scores_45_reg_1470;
reg   [17:0] scores_46_reg_1475;
reg   [17:0] scores_47_reg_1480;
reg   [17:0] scores_48_reg_1485;
reg   [17:0] scores_49_reg_1490;
reg   [17:0] scores_50_reg_1495;
reg   [17:0] scores_51_reg_1500;
reg   [17:0] scores_52_reg_1505;
reg   [17:0] scores_53_reg_1510;
reg   [17:0] scores_54_reg_1515;
reg   [17:0] scores_55_reg_1520;
reg   [17:0] scores_56_reg_1525;
reg   [17:0] scores_57_reg_1530;
reg   [17:0] scores_58_reg_1535;
reg   [17:0] scores_59_reg_1540;
reg   [17:0] scores_60_reg_1545;
reg   [17:0] scores_61_reg_1550;
reg   [17:0] scores_62_reg_1555;
reg   [17:0] scores_63_reg_1560;
reg   [17:0] scores_64_reg_1565;
reg   [17:0] scores_65_reg_1570;
reg   [17:0] scores_66_reg_1575;
reg   [17:0] scores_67_reg_1580;
reg   [17:0] scores_68_reg_1585;
reg   [17:0] scores_69_reg_1590;
reg   [17:0] scores_70_reg_1595;
reg   [17:0] scores_71_reg_1600;
reg   [17:0] scores_72_reg_1605;
reg   [17:0] scores_73_reg_1610;
reg   [17:0] scores_74_reg_1615;
reg   [17:0] scores_75_reg_1620;
reg   [17:0] scores_76_reg_1625;
reg   [17:0] scores_77_reg_1630;
reg   [17:0] scores_78_reg_1635;
reg   [17:0] scores_79_reg_1640;
reg   [17:0] scores_80_reg_1645;
reg   [17:0] scores_81_reg_1650;
reg   [17:0] scores_82_reg_1655;
reg   [17:0] scores_83_reg_1660;
reg   [17:0] scores_84_reg_1665;
reg   [17:0] scores_85_reg_1670;
reg   [17:0] scores_86_reg_1675;
reg   [17:0] scores_87_reg_1680;
reg   [17:0] scores_88_reg_1685;
reg   [17:0] scores_89_reg_1690;
reg   [17:0] scores_90_reg_1695;
reg   [17:0] scores_91_reg_1700;
reg   [17:0] scores_92_reg_1705;
reg   [17:0] scores_93_reg_1710;
reg   [17:0] scores_94_reg_1715;
reg   [17:0] scores_95_reg_1720;
reg   [17:0] scores_96_reg_1725;
reg   [17:0] scores_97_reg_1730;
reg   [17:0] scores_98_reg_1735;
reg   [17:0] scores_99_reg_1740;
reg   [17:0] scores_100_reg_1745;
reg   [17:0] scores_101_reg_1750;
reg   [17:0] scores_102_reg_1755;
reg   [17:0] scores_103_reg_1760;
reg   [17:0] scores_104_reg_1765;
reg   [17:0] scores_105_reg_1770;
reg   [17:0] scores_106_reg_1775;
reg   [17:0] scores_107_reg_1780;
reg   [17:0] scores_108_reg_1785;
reg   [17:0] scores_109_reg_1790;
reg   [17:0] scores_110_reg_1795;
reg   [17:0] scores_111_reg_1800;
reg   [17:0] scores_112_reg_1805;
reg   [17:0] scores_113_reg_1810;
reg   [17:0] scores_114_reg_1815;
reg   [17:0] scores_115_reg_1820;
reg   [17:0] scores_116_reg_1825;
reg   [17:0] scores_117_reg_1830;
reg   [17:0] scores_118_reg_1835;
reg   [17:0] scores_119_reg_1840;
reg   [17:0] scores_120_reg_1845;
reg   [17:0] scores_121_reg_1850;
reg   [17:0] scores_122_reg_1855;
reg   [17:0] scores_123_reg_1860;
reg   [17:0] scores_124_reg_1865;
reg   [17:0] score_int_1_reg_1870;
reg    ap_block_state46_pp0_stage45_iter0;
reg    ap_block_pp0_stage45_11001;
reg   [17:0] score_int_2_reg_1875;
reg    ap_block_state47_pp0_stage46_iter0;
reg    ap_block_pp0_stage46_11001;
reg   [17:0] score_int_3_reg_1880;
reg    ap_block_state48_pp0_stage47_iter0;
reg    ap_block_pp0_stage47_11001;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_block_state66_pp0_stage12_iter1;
reg    ap_block_state119_pp0_stage12_iter2;
reg    ap_block_pp0_stage12_subdone;
wire    grp_copy_input_fu_120_ap_start;
wire    grp_copy_input_fu_120_ap_done;
wire    grp_copy_input_fu_120_ap_idle;
wire    grp_copy_input_fu_120_ap_ready;
wire    grp_copy_input_fu_120_m_axi_gmem0_AWVALID;
wire   [31:0] grp_copy_input_fu_120_m_axi_gmem0_AWADDR;
wire   [0:0] grp_copy_input_fu_120_m_axi_gmem0_AWID;
wire   [31:0] grp_copy_input_fu_120_m_axi_gmem0_AWLEN;
wire   [2:0] grp_copy_input_fu_120_m_axi_gmem0_AWSIZE;
wire   [1:0] grp_copy_input_fu_120_m_axi_gmem0_AWBURST;
wire   [1:0] grp_copy_input_fu_120_m_axi_gmem0_AWLOCK;
wire   [3:0] grp_copy_input_fu_120_m_axi_gmem0_AWCACHE;
wire   [2:0] grp_copy_input_fu_120_m_axi_gmem0_AWPROT;
wire   [3:0] grp_copy_input_fu_120_m_axi_gmem0_AWQOS;
wire   [3:0] grp_copy_input_fu_120_m_axi_gmem0_AWREGION;
wire   [0:0] grp_copy_input_fu_120_m_axi_gmem0_AWUSER;
wire    grp_copy_input_fu_120_m_axi_gmem0_WVALID;
wire   [31:0] grp_copy_input_fu_120_m_axi_gmem0_WDATA;
wire   [3:0] grp_copy_input_fu_120_m_axi_gmem0_WSTRB;
wire    grp_copy_input_fu_120_m_axi_gmem0_WLAST;
wire   [0:0] grp_copy_input_fu_120_m_axi_gmem0_WID;
wire   [0:0] grp_copy_input_fu_120_m_axi_gmem0_WUSER;
wire    grp_copy_input_fu_120_m_axi_gmem0_ARVALID;
wire   [31:0] grp_copy_input_fu_120_m_axi_gmem0_ARADDR;
wire   [0:0] grp_copy_input_fu_120_m_axi_gmem0_ARID;
wire   [31:0] grp_copy_input_fu_120_m_axi_gmem0_ARLEN;
wire   [2:0] grp_copy_input_fu_120_m_axi_gmem0_ARSIZE;
wire   [1:0] grp_copy_input_fu_120_m_axi_gmem0_ARBURST;
wire   [1:0] grp_copy_input_fu_120_m_axi_gmem0_ARLOCK;
wire   [3:0] grp_copy_input_fu_120_m_axi_gmem0_ARCACHE;
wire   [2:0] grp_copy_input_fu_120_m_axi_gmem0_ARPROT;
wire   [3:0] grp_copy_input_fu_120_m_axi_gmem0_ARQOS;
wire   [3:0] grp_copy_input_fu_120_m_axi_gmem0_ARREGION;
wire   [0:0] grp_copy_input_fu_120_m_axi_gmem0_ARUSER;
wire    grp_copy_input_fu_120_m_axi_gmem0_RREADY;
wire    grp_copy_input_fu_120_m_axi_gmem0_BREADY;
reg    grp_copy_input_fu_120_ap_ce;
wire   [17:0] grp_copy_input_fu_120_ap_return_0;
wire   [17:0] grp_copy_input_fu_120_ap_return_1;
wire   [17:0] grp_copy_input_fu_120_ap_return_2;
wire   [17:0] grp_copy_input_fu_120_ap_return_3;
wire   [17:0] grp_copy_input_fu_120_ap_return_4;
wire   [17:0] grp_copy_input_fu_120_ap_return_5;
wire   [17:0] grp_copy_input_fu_120_ap_return_6;
wire   [17:0] grp_copy_input_fu_120_ap_return_7;
wire   [17:0] grp_copy_input_fu_120_ap_return_8;
wire   [17:0] grp_copy_input_fu_120_ap_return_9;
wire   [17:0] grp_copy_input_fu_120_ap_return_10;
wire   [17:0] grp_copy_input_fu_120_ap_return_11;
wire   [17:0] grp_copy_input_fu_120_ap_return_12;
wire   [17:0] grp_copy_input_fu_120_ap_return_13;
wire   [17:0] grp_copy_input_fu_120_ap_return_14;
wire   [17:0] grp_copy_input_fu_120_ap_return_15;
wire   [17:0] grp_copy_input_fu_120_ap_return_16;
wire   [17:0] grp_copy_input_fu_120_ap_return_17;
wire   [17:0] grp_copy_input_fu_120_ap_return_18;
wire   [17:0] grp_copy_input_fu_120_ap_return_19;
wire   [17:0] grp_copy_input_fu_120_ap_return_20;
wire   [17:0] grp_copy_input_fu_120_ap_return_21;
wire   [17:0] grp_copy_input_fu_120_ap_return_22;
wire   [17:0] grp_copy_input_fu_120_ap_return_23;
wire   [17:0] grp_copy_input_fu_120_ap_return_24;
wire   [17:0] grp_copy_input_fu_120_ap_return_25;
wire   [17:0] grp_copy_input_fu_120_ap_return_26;
wire   [17:0] grp_copy_input_fu_120_ap_return_27;
wire   [17:0] grp_copy_input_fu_120_ap_return_28;
wire   [17:0] grp_copy_input_fu_120_ap_return_29;
wire   [17:0] grp_copy_input_fu_120_ap_return_30;
wire   [17:0] grp_copy_input_fu_120_ap_return_31;
wire   [17:0] grp_copy_input_fu_120_ap_return_32;
wire   [17:0] grp_copy_input_fu_120_ap_return_33;
wire   [17:0] grp_copy_input_fu_120_ap_return_34;
wire   [17:0] grp_copy_input_fu_120_ap_return_35;
wire   [17:0] grp_copy_input_fu_120_ap_return_36;
wire   [17:0] grp_copy_input_fu_120_ap_return_37;
wire   [17:0] grp_copy_input_fu_120_ap_return_38;
wire   [17:0] grp_copy_input_fu_120_ap_return_39;
wire   [17:0] grp_copy_input_fu_120_ap_return_40;
wire   [17:0] grp_copy_input_fu_120_ap_return_41;
wire   [17:0] grp_copy_input_fu_120_ap_return_42;
wire   [17:0] grp_copy_input_fu_120_ap_return_43;
wire   [17:0] grp_copy_input_fu_120_ap_return_44;
wire   [17:0] grp_copy_input_fu_120_ap_return_45;
wire   [17:0] grp_copy_input_fu_120_ap_return_46;
wire   [17:0] grp_copy_input_fu_120_ap_return_47;
wire   [17:0] grp_copy_input_fu_120_ap_return_48;
wire   [17:0] grp_copy_input_fu_120_ap_return_49;
wire    ap_block_pp0_stage1_11001_ignoreCallOp205;
reg    ap_block_state109_pp0_stage2_iter2_ignore_call3;
reg    ap_block_pp0_stage2_11001_ignoreCallOp152;
reg    ap_block_state110_pp0_stage3_iter2_ignore_call3;
reg    ap_block_pp0_stage3_11001_ignoreCallOp153;
reg    ap_block_state111_pp0_stage4_iter2_ignore_call3;
reg    ap_block_pp0_stage4_11001_ignoreCallOp155;
reg    ap_block_state112_pp0_stage5_iter2_ignore_call3;
reg    ap_block_pp0_stage5_11001_ignoreCallOp156;
reg    ap_block_state113_pp0_stage6_iter2_ignore_call3;
reg    ap_block_pp0_stage6_11001_ignoreCallOp157;
reg    ap_block_state114_pp0_stage7_iter2_ignore_call3;
reg    ap_block_pp0_stage7_11001_ignoreCallOp158;
wire    ap_block_pp0_stage8_11001_ignoreCallOp159;
wire    ap_block_pp0_stage9_11001_ignoreCallOp160;
wire    ap_block_pp0_stage10_11001_ignoreCallOp161;
wire    ap_block_pp0_stage11_11001_ignoreCallOp162;
reg    ap_block_state119_pp0_stage12_iter2_ignore_call3;
reg    ap_block_pp0_stage12_11001_ignoreCallOp163;
wire    ap_block_pp0_stage13_11001_ignoreCallOp164;
wire    ap_block_pp0_stage14_11001_ignoreCallOp165;
wire    ap_block_pp0_stage15_11001_ignoreCallOp166;
wire    ap_block_pp0_stage16_11001_ignoreCallOp167;
wire    ap_block_pp0_stage17_11001_ignoreCallOp168;
wire    ap_block_pp0_stage18_11001_ignoreCallOp169;
wire    ap_block_pp0_stage19_11001_ignoreCallOp170;
wire    ap_block_pp0_stage20_11001_ignoreCallOp171;
wire    ap_block_pp0_stage21_11001_ignoreCallOp172;
wire    ap_block_pp0_stage22_11001_ignoreCallOp173;
wire    ap_block_pp0_stage23_11001_ignoreCallOp174;
wire    ap_block_pp0_stage24_11001_ignoreCallOp175;
wire    ap_block_pp0_stage25_11001_ignoreCallOp176;
wire    ap_block_pp0_stage26_11001_ignoreCallOp177;
wire    ap_block_pp0_stage27_11001_ignoreCallOp178;
wire    ap_block_pp0_stage28_11001_ignoreCallOp179;
wire    ap_block_pp0_stage29_11001_ignoreCallOp180;
wire    ap_block_pp0_stage30_11001_ignoreCallOp181;
wire    ap_block_pp0_stage31_11001_ignoreCallOp182;
wire    ap_block_pp0_stage32_11001_ignoreCallOp183;
wire    ap_block_pp0_stage33_11001_ignoreCallOp184;
wire    ap_block_pp0_stage34_11001_ignoreCallOp185;
wire    ap_block_pp0_stage35_11001_ignoreCallOp186;
wire    ap_block_pp0_stage36_11001_ignoreCallOp187;
wire    ap_block_pp0_stage37_11001_ignoreCallOp188;
wire    ap_block_pp0_stage38_11001_ignoreCallOp189;
wire    ap_block_pp0_stage39_11001_ignoreCallOp190;
wire    ap_block_pp0_stage40_11001_ignoreCallOp191;
wire    ap_block_pp0_stage41_11001_ignoreCallOp192;
wire    ap_block_pp0_stage42_11001_ignoreCallOp193;
wire    ap_block_pp0_stage43_11001_ignoreCallOp194;
wire    ap_block_pp0_stage44_11001_ignoreCallOp195;
wire    ap_block_pp0_stage45_11001_ignoreCallOp196;
wire    ap_block_pp0_stage46_11001_ignoreCallOp197;
wire    ap_block_pp0_stage47_11001_ignoreCallOp198;
wire    ap_block_pp0_stage48_11001_ignoreCallOp199;
wire    ap_block_pp0_stage49_11001_ignoreCallOp200;
wire    ap_block_pp0_stage50_11001_ignoreCallOp201;
wire    ap_block_pp0_stage51_11001_ignoreCallOp202;
wire    ap_block_pp0_stage52_11001_ignoreCallOp203;
wire    ap_block_pp0_stage0_11001_ignoreCallOp204;
wire   [17:0] grp_tree_scores_fu_128_ap_return_0;
wire   [17:0] grp_tree_scores_fu_128_ap_return_1;
wire   [17:0] grp_tree_scores_fu_128_ap_return_2;
wire   [17:0] grp_tree_scores_fu_128_ap_return_3;
wire   [17:0] grp_tree_scores_fu_128_ap_return_4;
wire   [17:0] grp_tree_scores_fu_128_ap_return_5;
wire   [17:0] grp_tree_scores_fu_128_ap_return_6;
wire   [17:0] grp_tree_scores_fu_128_ap_return_7;
wire   [17:0] grp_tree_scores_fu_128_ap_return_8;
wire   [17:0] grp_tree_scores_fu_128_ap_return_9;
wire   [17:0] grp_tree_scores_fu_128_ap_return_10;
wire   [17:0] grp_tree_scores_fu_128_ap_return_11;
wire   [17:0] grp_tree_scores_fu_128_ap_return_12;
wire   [17:0] grp_tree_scores_fu_128_ap_return_13;
wire   [17:0] grp_tree_scores_fu_128_ap_return_14;
wire   [17:0] grp_tree_scores_fu_128_ap_return_15;
wire   [17:0] grp_tree_scores_fu_128_ap_return_16;
wire   [17:0] grp_tree_scores_fu_128_ap_return_17;
wire   [17:0] grp_tree_scores_fu_128_ap_return_18;
wire   [17:0] grp_tree_scores_fu_128_ap_return_19;
wire   [17:0] grp_tree_scores_fu_128_ap_return_20;
wire   [17:0] grp_tree_scores_fu_128_ap_return_21;
wire   [17:0] grp_tree_scores_fu_128_ap_return_22;
wire   [17:0] grp_tree_scores_fu_128_ap_return_23;
wire   [17:0] grp_tree_scores_fu_128_ap_return_24;
wire   [17:0] grp_tree_scores_fu_128_ap_return_25;
wire   [17:0] grp_tree_scores_fu_128_ap_return_26;
wire   [17:0] grp_tree_scores_fu_128_ap_return_27;
wire   [17:0] grp_tree_scores_fu_128_ap_return_28;
wire   [17:0] grp_tree_scores_fu_128_ap_return_29;
wire   [17:0] grp_tree_scores_fu_128_ap_return_30;
wire   [17:0] grp_tree_scores_fu_128_ap_return_31;
wire   [17:0] grp_tree_scores_fu_128_ap_return_32;
wire   [17:0] grp_tree_scores_fu_128_ap_return_33;
wire   [17:0] grp_tree_scores_fu_128_ap_return_34;
wire   [17:0] grp_tree_scores_fu_128_ap_return_35;
wire   [17:0] grp_tree_scores_fu_128_ap_return_36;
wire   [17:0] grp_tree_scores_fu_128_ap_return_37;
wire   [17:0] grp_tree_scores_fu_128_ap_return_38;
wire   [17:0] grp_tree_scores_fu_128_ap_return_39;
wire   [17:0] grp_tree_scores_fu_128_ap_return_40;
wire   [17:0] grp_tree_scores_fu_128_ap_return_41;
wire   [17:0] grp_tree_scores_fu_128_ap_return_42;
wire   [17:0] grp_tree_scores_fu_128_ap_return_43;
wire   [17:0] grp_tree_scores_fu_128_ap_return_44;
wire   [17:0] grp_tree_scores_fu_128_ap_return_45;
wire   [17:0] grp_tree_scores_fu_128_ap_return_46;
wire   [17:0] grp_tree_scores_fu_128_ap_return_47;
wire   [17:0] grp_tree_scores_fu_128_ap_return_48;
wire   [17:0] grp_tree_scores_fu_128_ap_return_49;
wire   [17:0] grp_tree_scores_fu_128_ap_return_50;
wire   [17:0] grp_tree_scores_fu_128_ap_return_51;
wire   [17:0] grp_tree_scores_fu_128_ap_return_52;
wire   [17:0] grp_tree_scores_fu_128_ap_return_53;
wire   [17:0] grp_tree_scores_fu_128_ap_return_54;
wire   [17:0] grp_tree_scores_fu_128_ap_return_55;
wire   [17:0] grp_tree_scores_fu_128_ap_return_56;
wire   [17:0] grp_tree_scores_fu_128_ap_return_57;
wire   [17:0] grp_tree_scores_fu_128_ap_return_58;
wire   [17:0] grp_tree_scores_fu_128_ap_return_59;
wire   [17:0] grp_tree_scores_fu_128_ap_return_60;
wire   [17:0] grp_tree_scores_fu_128_ap_return_61;
wire   [17:0] grp_tree_scores_fu_128_ap_return_62;
wire   [17:0] grp_tree_scores_fu_128_ap_return_63;
wire   [17:0] grp_tree_scores_fu_128_ap_return_64;
wire   [17:0] grp_tree_scores_fu_128_ap_return_65;
wire   [17:0] grp_tree_scores_fu_128_ap_return_66;
wire   [17:0] grp_tree_scores_fu_128_ap_return_67;
wire   [17:0] grp_tree_scores_fu_128_ap_return_68;
wire   [17:0] grp_tree_scores_fu_128_ap_return_69;
wire   [17:0] grp_tree_scores_fu_128_ap_return_70;
wire   [17:0] grp_tree_scores_fu_128_ap_return_71;
wire   [17:0] grp_tree_scores_fu_128_ap_return_72;
wire   [17:0] grp_tree_scores_fu_128_ap_return_73;
wire   [17:0] grp_tree_scores_fu_128_ap_return_74;
wire   [17:0] grp_tree_scores_fu_128_ap_return_75;
wire   [17:0] grp_tree_scores_fu_128_ap_return_76;
wire   [17:0] grp_tree_scores_fu_128_ap_return_77;
wire   [17:0] grp_tree_scores_fu_128_ap_return_78;
wire   [17:0] grp_tree_scores_fu_128_ap_return_79;
wire   [17:0] grp_tree_scores_fu_128_ap_return_80;
wire   [17:0] grp_tree_scores_fu_128_ap_return_81;
wire   [17:0] grp_tree_scores_fu_128_ap_return_82;
wire   [17:0] grp_tree_scores_fu_128_ap_return_83;
wire   [17:0] grp_tree_scores_fu_128_ap_return_84;
wire   [17:0] grp_tree_scores_fu_128_ap_return_85;
wire   [17:0] grp_tree_scores_fu_128_ap_return_86;
wire   [17:0] grp_tree_scores_fu_128_ap_return_87;
wire   [17:0] grp_tree_scores_fu_128_ap_return_88;
wire   [17:0] grp_tree_scores_fu_128_ap_return_89;
wire   [17:0] grp_tree_scores_fu_128_ap_return_90;
wire   [17:0] grp_tree_scores_fu_128_ap_return_91;
wire   [17:0] grp_tree_scores_fu_128_ap_return_92;
wire   [17:0] grp_tree_scores_fu_128_ap_return_93;
wire   [17:0] grp_tree_scores_fu_128_ap_return_94;
wire   [17:0] grp_tree_scores_fu_128_ap_return_95;
wire   [17:0] grp_tree_scores_fu_128_ap_return_96;
wire   [17:0] grp_tree_scores_fu_128_ap_return_97;
wire   [17:0] grp_tree_scores_fu_128_ap_return_98;
wire   [17:0] grp_tree_scores_fu_128_ap_return_99;
wire   [17:0] grp_tree_scores_fu_128_ap_return_100;
wire   [17:0] grp_tree_scores_fu_128_ap_return_101;
wire   [17:0] grp_tree_scores_fu_128_ap_return_102;
wire   [17:0] grp_tree_scores_fu_128_ap_return_103;
wire   [17:0] grp_tree_scores_fu_128_ap_return_104;
wire   [17:0] grp_tree_scores_fu_128_ap_return_105;
wire   [17:0] grp_tree_scores_fu_128_ap_return_106;
wire   [17:0] grp_tree_scores_fu_128_ap_return_107;
wire   [17:0] grp_tree_scores_fu_128_ap_return_108;
wire   [17:0] grp_tree_scores_fu_128_ap_return_109;
wire   [17:0] grp_tree_scores_fu_128_ap_return_110;
wire   [17:0] grp_tree_scores_fu_128_ap_return_111;
wire   [17:0] grp_tree_scores_fu_128_ap_return_112;
wire   [17:0] grp_tree_scores_fu_128_ap_return_113;
wire   [17:0] grp_tree_scores_fu_128_ap_return_114;
wire   [17:0] grp_tree_scores_fu_128_ap_return_115;
wire   [17:0] grp_tree_scores_fu_128_ap_return_116;
wire   [17:0] grp_tree_scores_fu_128_ap_return_117;
wire   [17:0] grp_tree_scores_fu_128_ap_return_118;
wire   [17:0] grp_tree_scores_fu_128_ap_return_119;
wire   [17:0] grp_tree_scores_fu_128_ap_return_120;
wire   [17:0] grp_tree_scores_fu_128_ap_return_121;
wire   [17:0] grp_tree_scores_fu_128_ap_return_122;
wire   [17:0] grp_tree_scores_fu_128_ap_return_123;
wire   [17:0] grp_tree_scores_fu_128_ap_return_124;
reg    grp_tree_scores_fu_128_ap_ce;
reg    ap_block_state29_pp0_stage28_iter0_ignore_call54;
reg    ap_block_pp0_stage28_11001_ignoreCallOp282;
reg    ap_block_state30_pp0_stage29_iter0_ignore_call54;
reg    ap_block_pp0_stage29_11001_ignoreCallOp283;
reg    ap_block_state31_pp0_stage30_iter0_ignore_call54;
reg    ap_block_pp0_stage30_11001_ignoreCallOp284;
reg    ap_block_state32_pp0_stage31_iter0_ignore_call54;
reg    ap_block_pp0_stage31_11001_ignoreCallOp285;
reg    ap_block_state33_pp0_stage32_iter0_ignore_call54;
reg    ap_block_pp0_stage32_11001_ignoreCallOp286;
reg    ap_block_state34_pp0_stage33_iter0_ignore_call54;
reg    ap_block_pp0_stage33_11001_ignoreCallOp287;
reg    ap_block_state35_pp0_stage34_iter0_ignore_call54;
reg    ap_block_pp0_stage34_11001_ignoreCallOp288;
reg    ap_block_state36_pp0_stage35_iter0_ignore_call54;
reg    ap_block_pp0_stage35_11001_ignoreCallOp289;
reg    ap_block_state37_pp0_stage36_iter0_ignore_call54;
reg    ap_block_pp0_stage36_11001_ignoreCallOp290;
reg    ap_block_state38_pp0_stage37_iter0_ignore_call54;
reg    ap_block_pp0_stage37_11001_ignoreCallOp291;
reg    ap_block_state39_pp0_stage38_iter0_ignore_call54;
reg    ap_block_pp0_stage38_11001_ignoreCallOp292;
reg   [17:0] grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_0_val1;
reg   [17:0] grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_1_val2;
reg   [17:0] grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_2_val3;
reg   [17:0] grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_3_val4;
reg   [17:0] grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_4_val5;
reg   [17:0] grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_5_val6;
reg   [17:0] grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_6_val7;
reg   [17:0] grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_7_val8;
reg   [17:0] grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_8_val9;
reg   [17:0] grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_9_val10;
reg   [17:0] grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_10_val11;
reg   [17:0] grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_11_val12;
reg   [17:0] grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_12_val13;
reg   [17:0] grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_13_val14;
reg   [17:0] grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_14_val15;
reg   [17:0] grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_15_val16;
reg   [17:0] grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_16_val;
reg   [17:0] grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_17_val;
reg   [17:0] grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_18_val;
reg   [17:0] grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_19_val;
reg   [17:0] grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_20_val;
reg   [17:0] grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_21_val;
reg   [17:0] grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_22_val;
reg   [17:0] grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_23_val;
reg   [17:0] grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_24_val;
reg    grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_ap_ce;
reg    ap_block_state40_pp0_stage39_iter0_ignore_call180;
reg    ap_block_pp0_stage39_11001_ignoreCallOp418;
reg    ap_block_state41_pp0_stage40_iter0_ignore_call180;
reg    ap_block_pp0_stage40_11001_ignoreCallOp419;
reg    ap_block_state42_pp0_stage41_iter0_ignore_call180;
reg    ap_block_pp0_stage41_11001_ignoreCallOp421;
reg    ap_block_state43_pp0_stage42_iter0_ignore_call180;
reg    ap_block_pp0_stage42_11001_ignoreCallOp424;
reg    ap_block_state44_pp0_stage43_iter0_ignore_call180;
reg    ap_block_pp0_stage43_11001_ignoreCallOp428;
reg    ap_block_state45_pp0_stage44_iter0_ignore_call180;
reg    ap_block_pp0_stage44_11001_ignoreCallOp433;
reg    ap_block_state46_pp0_stage45_iter0_ignore_call181;
reg    ap_block_pp0_stage45_11001_ignoreCallOp438;
reg    ap_block_state47_pp0_stage46_iter0_ignore_call182;
reg    ap_block_pp0_stage46_11001_ignoreCallOp442;
reg    ap_block_state48_pp0_stage47_iter0_ignore_call183;
reg    ap_block_pp0_stage47_11001_ignoreCallOp445;
reg    ap_block_state49_pp0_stage48_iter0_ignore_call184;
reg    ap_block_pp0_stage48_11001_ignoreCallOp447;
wire    grp_copy_output_fu_211_ap_start;
wire    grp_copy_output_fu_211_ap_done;
wire    grp_copy_output_fu_211_ap_idle;
wire    grp_copy_output_fu_211_ap_ready;
wire    grp_copy_output_fu_211_m_axi_gmem0_AWVALID;
wire   [31:0] grp_copy_output_fu_211_m_axi_gmem0_AWADDR;
wire   [0:0] grp_copy_output_fu_211_m_axi_gmem0_AWID;
wire   [31:0] grp_copy_output_fu_211_m_axi_gmem0_AWLEN;
wire   [2:0] grp_copy_output_fu_211_m_axi_gmem0_AWSIZE;
wire   [1:0] grp_copy_output_fu_211_m_axi_gmem0_AWBURST;
wire   [1:0] grp_copy_output_fu_211_m_axi_gmem0_AWLOCK;
wire   [3:0] grp_copy_output_fu_211_m_axi_gmem0_AWCACHE;
wire   [2:0] grp_copy_output_fu_211_m_axi_gmem0_AWPROT;
wire   [3:0] grp_copy_output_fu_211_m_axi_gmem0_AWQOS;
wire   [3:0] grp_copy_output_fu_211_m_axi_gmem0_AWREGION;
wire   [0:0] grp_copy_output_fu_211_m_axi_gmem0_AWUSER;
wire    grp_copy_output_fu_211_m_axi_gmem0_WVALID;
wire   [31:0] grp_copy_output_fu_211_m_axi_gmem0_WDATA;
wire   [3:0] grp_copy_output_fu_211_m_axi_gmem0_WSTRB;
wire    grp_copy_output_fu_211_m_axi_gmem0_WLAST;
wire   [0:0] grp_copy_output_fu_211_m_axi_gmem0_WID;
wire   [0:0] grp_copy_output_fu_211_m_axi_gmem0_WUSER;
wire    grp_copy_output_fu_211_m_axi_gmem0_ARVALID;
wire   [31:0] grp_copy_output_fu_211_m_axi_gmem0_ARADDR;
wire   [0:0] grp_copy_output_fu_211_m_axi_gmem0_ARID;
wire   [31:0] grp_copy_output_fu_211_m_axi_gmem0_ARLEN;
wire   [2:0] grp_copy_output_fu_211_m_axi_gmem0_ARSIZE;
wire   [1:0] grp_copy_output_fu_211_m_axi_gmem0_ARBURST;
wire   [1:0] grp_copy_output_fu_211_m_axi_gmem0_ARLOCK;
wire   [3:0] grp_copy_output_fu_211_m_axi_gmem0_ARCACHE;
wire   [2:0] grp_copy_output_fu_211_m_axi_gmem0_ARPROT;
wire   [3:0] grp_copy_output_fu_211_m_axi_gmem0_ARQOS;
wire   [3:0] grp_copy_output_fu_211_m_axi_gmem0_ARREGION;
wire   [0:0] grp_copy_output_fu_211_m_axi_gmem0_ARUSER;
wire    grp_copy_output_fu_211_m_axi_gmem0_RREADY;
wire    grp_copy_output_fu_211_m_axi_gmem0_BREADY;
reg    grp_copy_output_fu_211_ap_ce;
reg    ap_block_state49_pp0_stage48_iter0_ignore_call185;
reg    ap_block_pp0_stage48_11001_ignoreCallOp448;
reg    ap_block_state50_pp0_stage49_iter0_ignore_call185;
reg    ap_block_pp0_stage49_11001_ignoreCallOp449;
reg    ap_block_state51_pp0_stage50_iter0_ignore_call185;
reg    ap_block_pp0_stage50_11001_ignoreCallOp450;
reg    ap_block_state52_pp0_stage51_iter0_ignore_call185;
reg    ap_block_pp0_stage51_11001_ignoreCallOp451;
reg    ap_block_state53_pp0_stage52_iter0_ignore_call185;
reg    ap_block_pp0_stage52_11001_ignoreCallOp452;
reg    ap_block_state55_pp0_stage1_iter1_ignore_call185;
reg    ap_block_pp0_stage1_11001_ignoreCallOp454;
reg    ap_block_state56_pp0_stage2_iter1_ignore_call185;
reg    ap_block_pp0_stage2_11001_ignoreCallOp455;
reg    ap_block_state57_pp0_stage3_iter1_ignore_call185;
reg    ap_block_pp0_stage3_11001_ignoreCallOp456;
reg    ap_block_state58_pp0_stage4_iter1_ignore_call185;
reg    ap_block_pp0_stage4_11001_ignoreCallOp457;
reg    ap_block_state59_pp0_stage5_iter1_ignore_call185;
reg    ap_block_pp0_stage5_11001_ignoreCallOp458;
reg    ap_block_state7_pp0_stage6_iter0_ignore_call185;
reg    ap_block_state60_pp0_stage6_iter1_ignore_call185;
reg    ap_block_pp0_stage6_11001_ignoreCallOp459;
reg    ap_block_state61_pp0_stage7_iter1_ignore_call185;
reg    ap_block_pp0_stage7_11001_ignoreCallOp460;
reg    ap_block_state62_pp0_stage8_iter1_ignore_call185;
reg    ap_block_pp0_stage8_11001_ignoreCallOp461;
reg    ap_block_state63_pp0_stage9_iter1_ignore_call185;
reg    ap_block_pp0_stage9_11001_ignoreCallOp462;
reg    ap_block_state64_pp0_stage10_iter1_ignore_call185;
reg    ap_block_pp0_stage10_11001_ignoreCallOp463;
reg    ap_block_state65_pp0_stage11_iter1_ignore_call185;
reg    ap_block_pp0_stage11_11001_ignoreCallOp464;
reg    ap_block_state66_pp0_stage12_iter1_ignore_call185;
reg    ap_block_pp0_stage12_11001_ignoreCallOp467;
reg    ap_block_state54_pp0_stage0_iter1_ignore_call185;
reg    ap_block_pp0_stage0_11001_ignoreCallOp453;
reg    gmem0_AWVALID;
wire    gmem0_AWREADY;
reg    gmem0_WVALID;
wire    gmem0_WREADY;
reg    gmem0_ARVALID;
wire    gmem0_ARREADY;
wire    gmem0_RVALID;
reg    gmem0_RREADY;
wire   [31:0] gmem0_RDATA;
wire   [8:0] gmem0_RFIFONUM;
wire    gmem0_BVALID;
reg    gmem0_BREADY;
reg    grp_copy_input_fu_120_ap_start_reg;
wire    ap_block_pp0_stage2_ignoreCallOp152;
wire    ap_block_pp0_stage28_ignoreCallOp282;
wire    ap_block_pp0_stage39_ignoreCallOp418;
wire    ap_block_pp0_stage40_ignoreCallOp420;
wire    ap_block_pp0_stage41_ignoreCallOp423;
wire    ap_block_pp0_stage42_ignoreCallOp427;
wire    ap_block_pp0_stage43_ignoreCallOp432;
reg    grp_copy_output_fu_211_ap_start_reg;
wire    ap_block_pp0_stage48_ignoreCallOp448;
reg   [30:0] n_fu_82;
reg    ap_block_state57_pp0_stage3_iter1;
reg    ap_block_state110_pp0_stage3_iter2;
reg    ap_block_pp0_stage3_11001;
wire    ap_loop_init;
reg    ap_block_pp0_stage0_01001;
wire   [31:0] zext_ln36_fu_239_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_block_pp0_stage52_11001;
reg    ap_condition_exit_pp0_iter1_stage12;
reg    ap_idle_pp0_0to0;
reg   [52:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to2;
reg    ap_done_pending_pp0;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage2_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_state58_pp0_stage4_iter1;
reg    ap_block_state111_pp0_stage4_iter2;
reg    ap_block_pp0_stage4_subdone;
reg    ap_block_pp0_stage4_11001;
reg    ap_block_state59_pp0_stage5_iter1;
reg    ap_block_state112_pp0_stage5_iter2;
reg    ap_block_pp0_stage5_subdone;
reg    ap_block_pp0_stage5_11001;
reg    ap_block_state7_pp0_stage6_iter0;
reg    ap_block_state60_pp0_stage6_iter1;
reg    ap_block_state113_pp0_stage6_iter2;
reg    ap_block_pp0_stage6_subdone;
reg    ap_block_pp0_stage6_11001;
reg    ap_block_state61_pp0_stage7_iter1;
reg    ap_block_state114_pp0_stage7_iter2;
reg    ap_block_pp0_stage7_subdone;
reg    ap_block_pp0_stage7_11001;
reg    ap_block_state62_pp0_stage8_iter1;
reg    ap_block_pp0_stage8_subdone;
reg    ap_block_pp0_stage8_11001;
reg    ap_block_state63_pp0_stage9_iter1;
reg    ap_block_pp0_stage9_subdone;
reg    ap_block_pp0_stage9_11001;
reg    ap_block_state64_pp0_stage10_iter1;
reg    ap_block_pp0_stage10_subdone;
reg    ap_block_pp0_stage10_11001;
reg    ap_block_state65_pp0_stage11_iter1;
reg    ap_block_pp0_stage11_subdone;
reg    ap_block_pp0_stage11_11001;
reg    ap_block_pp0_stage12_11001;
reg    ap_block_state67_pp0_stage13_iter1;
reg    ap_block_pp0_stage13_subdone;
reg    ap_block_pp0_stage13_11001;
reg    ap_block_state15_pp0_stage14_iter0;
reg    ap_block_pp0_stage14_subdone;
reg    ap_block_pp0_stage14_11001;
reg    ap_block_state16_pp0_stage15_iter0;
reg    ap_block_pp0_stage15_subdone;
reg    ap_block_pp0_stage15_11001;
reg    ap_block_state17_pp0_stage16_iter0;
reg    ap_block_pp0_stage16_subdone;
reg    ap_block_pp0_stage16_11001;
reg    ap_block_state18_pp0_stage17_iter0;
reg    ap_block_pp0_stage17_subdone;
reg    ap_block_pp0_stage17_11001;
reg    ap_block_state19_pp0_stage18_iter0;
reg    ap_block_pp0_stage18_subdone;
reg    ap_block_pp0_stage18_11001;
reg    ap_block_state20_pp0_stage19_iter0;
reg    ap_block_pp0_stage19_subdone;
reg    ap_block_pp0_stage19_11001;
reg    ap_block_state21_pp0_stage20_iter0;
reg    ap_block_pp0_stage20_subdone;
reg    ap_block_pp0_stage20_11001;
reg    ap_block_state22_pp0_stage21_iter0;
reg    ap_block_pp0_stage21_subdone;
reg    ap_block_pp0_stage21_11001;
reg    ap_block_state23_pp0_stage22_iter0;
reg    ap_block_pp0_stage22_subdone;
reg    ap_block_pp0_stage22_11001;
reg    ap_block_state24_pp0_stage23_iter0;
reg    ap_block_pp0_stage23_subdone;
reg    ap_block_pp0_stage23_11001;
reg    ap_block_state25_pp0_stage24_iter0;
reg    ap_block_pp0_stage24_subdone;
reg    ap_block_pp0_stage24_11001;
reg    ap_block_state26_pp0_stage25_iter0;
reg    ap_block_pp0_stage25_subdone;
reg    ap_block_pp0_stage25_11001;
reg    ap_block_state27_pp0_stage26_iter0;
reg    ap_block_pp0_stage26_subdone;
reg    ap_block_pp0_stage26_11001;
reg    ap_block_pp0_stage27_subdone;
reg    ap_block_state29_pp0_stage28_iter0;
reg    ap_block_pp0_stage28_subdone;
reg    ap_block_pp0_stage28_11001;
reg    ap_block_state30_pp0_stage29_iter0;
reg    ap_block_pp0_stage29_subdone;
reg    ap_block_pp0_stage29_11001;
reg    ap_block_state31_pp0_stage30_iter0;
reg    ap_block_pp0_stage30_subdone;
reg    ap_block_pp0_stage30_11001;
reg    ap_block_state32_pp0_stage31_iter0;
reg    ap_block_pp0_stage31_subdone;
reg    ap_block_pp0_stage31_11001;
reg    ap_block_state33_pp0_stage32_iter0;
reg    ap_block_pp0_stage32_subdone;
reg    ap_block_pp0_stage32_11001;
reg    ap_block_state34_pp0_stage33_iter0;
reg    ap_block_pp0_stage33_subdone;
reg    ap_block_pp0_stage33_11001;
reg    ap_block_state35_pp0_stage34_iter0;
reg    ap_block_pp0_stage34_subdone;
reg    ap_block_pp0_stage34_11001;
reg    ap_block_state36_pp0_stage35_iter0;
reg    ap_block_pp0_stage35_subdone;
reg    ap_block_pp0_stage35_11001;
reg    ap_block_state37_pp0_stage36_iter0;
reg    ap_block_pp0_stage36_subdone;
reg    ap_block_pp0_stage36_11001;
reg    ap_block_state38_pp0_stage37_iter0;
reg    ap_block_pp0_stage37_subdone;
reg    ap_block_pp0_stage37_11001;
reg    ap_block_pp0_stage38_subdone;
reg    ap_block_state40_pp0_stage39_iter0;
reg    ap_block_pp0_stage39_subdone;
reg    ap_block_pp0_stage39_11001;
reg    ap_block_state41_pp0_stage40_iter0;
reg    ap_block_pp0_stage40_subdone;
reg    ap_block_pp0_stage40_11001;
reg    ap_block_state42_pp0_stage41_iter0;
reg    ap_block_pp0_stage41_subdone;
reg    ap_block_pp0_stage41_11001;
reg    ap_block_state43_pp0_stage42_iter0;
reg    ap_block_pp0_stage42_subdone;
reg    ap_block_pp0_stage42_11001;
reg    ap_block_state44_pp0_stage43_iter0;
reg    ap_block_pp0_stage43_subdone;
reg    ap_block_pp0_stage43_11001;
reg    ap_block_pp0_stage44_subdone;
reg    ap_block_pp0_stage45_subdone;
reg    ap_block_pp0_stage46_subdone;
reg    ap_block_pp0_stage47_subdone;
reg    ap_block_pp0_stage48_subdone;
reg    ap_block_state50_pp0_stage49_iter0;
reg    ap_block_pp0_stage49_subdone;
reg    ap_block_pp0_stage49_11001;
reg    ap_block_state51_pp0_stage50_iter0;
reg    ap_block_pp0_stage50_subdone;
reg    ap_block_pp0_stage50_11001;
reg    ap_block_state52_pp0_stage51_iter0;
reg    ap_block_pp0_stage51_subdone;
reg    ap_block_pp0_stage51_11001;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
reg    ap_condition_21520;
reg    ap_condition_21523;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 53'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 grp_copy_input_fu_120_ap_start_reg = 1'b0;
#0 grp_copy_output_fu_211_ap_start_reg = 1'b0;
#0 n_fu_82 = 31'd0;
#0 ap_done_reg = 1'b0;
end

conifer_jettag_accelerator_copy_input grp_copy_input_fu_120(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_copy_input_fu_120_ap_start),
    .ap_done(grp_copy_input_fu_120_ap_done),
    .ap_idle(grp_copy_input_fu_120_ap_idle),
    .ap_ready(grp_copy_input_fu_120_ap_ready),
    .m_axi_gmem0_AWVALID(grp_copy_input_fu_120_m_axi_gmem0_AWVALID),
    .m_axi_gmem0_AWREADY(1'b0),
    .m_axi_gmem0_AWADDR(grp_copy_input_fu_120_m_axi_gmem0_AWADDR),
    .m_axi_gmem0_AWID(grp_copy_input_fu_120_m_axi_gmem0_AWID),
    .m_axi_gmem0_AWLEN(grp_copy_input_fu_120_m_axi_gmem0_AWLEN),
    .m_axi_gmem0_AWSIZE(grp_copy_input_fu_120_m_axi_gmem0_AWSIZE),
    .m_axi_gmem0_AWBURST(grp_copy_input_fu_120_m_axi_gmem0_AWBURST),
    .m_axi_gmem0_AWLOCK(grp_copy_input_fu_120_m_axi_gmem0_AWLOCK),
    .m_axi_gmem0_AWCACHE(grp_copy_input_fu_120_m_axi_gmem0_AWCACHE),
    .m_axi_gmem0_AWPROT(grp_copy_input_fu_120_m_axi_gmem0_AWPROT),
    .m_axi_gmem0_AWQOS(grp_copy_input_fu_120_m_axi_gmem0_AWQOS),
    .m_axi_gmem0_AWREGION(grp_copy_input_fu_120_m_axi_gmem0_AWREGION),
    .m_axi_gmem0_AWUSER(grp_copy_input_fu_120_m_axi_gmem0_AWUSER),
    .m_axi_gmem0_WVALID(grp_copy_input_fu_120_m_axi_gmem0_WVALID),
    .m_axi_gmem0_WREADY(1'b0),
    .m_axi_gmem0_WDATA(grp_copy_input_fu_120_m_axi_gmem0_WDATA),
    .m_axi_gmem0_WSTRB(grp_copy_input_fu_120_m_axi_gmem0_WSTRB),
    .m_axi_gmem0_WLAST(grp_copy_input_fu_120_m_axi_gmem0_WLAST),
    .m_axi_gmem0_WID(grp_copy_input_fu_120_m_axi_gmem0_WID),
    .m_axi_gmem0_WUSER(grp_copy_input_fu_120_m_axi_gmem0_WUSER),
    .m_axi_gmem0_ARVALID(grp_copy_input_fu_120_m_axi_gmem0_ARVALID),
    .m_axi_gmem0_ARREADY(gmem0_ARREADY),
    .m_axi_gmem0_ARADDR(grp_copy_input_fu_120_m_axi_gmem0_ARADDR),
    .m_axi_gmem0_ARID(grp_copy_input_fu_120_m_axi_gmem0_ARID),
    .m_axi_gmem0_ARLEN(grp_copy_input_fu_120_m_axi_gmem0_ARLEN),
    .m_axi_gmem0_ARSIZE(grp_copy_input_fu_120_m_axi_gmem0_ARSIZE),
    .m_axi_gmem0_ARBURST(grp_copy_input_fu_120_m_axi_gmem0_ARBURST),
    .m_axi_gmem0_ARLOCK(grp_copy_input_fu_120_m_axi_gmem0_ARLOCK),
    .m_axi_gmem0_ARCACHE(grp_copy_input_fu_120_m_axi_gmem0_ARCACHE),
    .m_axi_gmem0_ARPROT(grp_copy_input_fu_120_m_axi_gmem0_ARPROT),
    .m_axi_gmem0_ARQOS(grp_copy_input_fu_120_m_axi_gmem0_ARQOS),
    .m_axi_gmem0_ARREGION(grp_copy_input_fu_120_m_axi_gmem0_ARREGION),
    .m_axi_gmem0_ARUSER(grp_copy_input_fu_120_m_axi_gmem0_ARUSER),
    .m_axi_gmem0_RVALID(gmem0_RVALID),
    .m_axi_gmem0_RREADY(grp_copy_input_fu_120_m_axi_gmem0_RREADY),
    .m_axi_gmem0_RDATA(gmem0_RDATA),
    .m_axi_gmem0_RLAST(1'b0),
    .m_axi_gmem0_RID(1'd0),
    .m_axi_gmem0_RFIFONUM(gmem0_RFIFONUM),
    .m_axi_gmem0_RUSER(1'd0),
    .m_axi_gmem0_RRESP(2'd0),
    .m_axi_gmem0_BVALID(1'b0),
    .m_axi_gmem0_BREADY(grp_copy_input_fu_120_m_axi_gmem0_BREADY),
    .m_axi_gmem0_BRESP(2'd0),
    .m_axi_gmem0_BID(1'd0),
    .m_axi_gmem0_BUSER(1'd0),
    .ap_ce(grp_copy_input_fu_120_ap_ce),
    .n(n_2_reg_979),
    .x_in(x_read_reg_969),
    .ap_return_0(grp_copy_input_fu_120_ap_return_0),
    .ap_return_1(grp_copy_input_fu_120_ap_return_1),
    .ap_return_2(grp_copy_input_fu_120_ap_return_2),
    .ap_return_3(grp_copy_input_fu_120_ap_return_3),
    .ap_return_4(grp_copy_input_fu_120_ap_return_4),
    .ap_return_5(grp_copy_input_fu_120_ap_return_5),
    .ap_return_6(grp_copy_input_fu_120_ap_return_6),
    .ap_return_7(grp_copy_input_fu_120_ap_return_7),
    .ap_return_8(grp_copy_input_fu_120_ap_return_8),
    .ap_return_9(grp_copy_input_fu_120_ap_return_9),
    .ap_return_10(grp_copy_input_fu_120_ap_return_10),
    .ap_return_11(grp_copy_input_fu_120_ap_return_11),
    .ap_return_12(grp_copy_input_fu_120_ap_return_12),
    .ap_return_13(grp_copy_input_fu_120_ap_return_13),
    .ap_return_14(grp_copy_input_fu_120_ap_return_14),
    .ap_return_15(grp_copy_input_fu_120_ap_return_15),
    .ap_return_16(grp_copy_input_fu_120_ap_return_16),
    .ap_return_17(grp_copy_input_fu_120_ap_return_17),
    .ap_return_18(grp_copy_input_fu_120_ap_return_18),
    .ap_return_19(grp_copy_input_fu_120_ap_return_19),
    .ap_return_20(grp_copy_input_fu_120_ap_return_20),
    .ap_return_21(grp_copy_input_fu_120_ap_return_21),
    .ap_return_22(grp_copy_input_fu_120_ap_return_22),
    .ap_return_23(grp_copy_input_fu_120_ap_return_23),
    .ap_return_24(grp_copy_input_fu_120_ap_return_24),
    .ap_return_25(grp_copy_input_fu_120_ap_return_25),
    .ap_return_26(grp_copy_input_fu_120_ap_return_26),
    .ap_return_27(grp_copy_input_fu_120_ap_return_27),
    .ap_return_28(grp_copy_input_fu_120_ap_return_28),
    .ap_return_29(grp_copy_input_fu_120_ap_return_29),
    .ap_return_30(grp_copy_input_fu_120_ap_return_30),
    .ap_return_31(grp_copy_input_fu_120_ap_return_31),
    .ap_return_32(grp_copy_input_fu_120_ap_return_32),
    .ap_return_33(grp_copy_input_fu_120_ap_return_33),
    .ap_return_34(grp_copy_input_fu_120_ap_return_34),
    .ap_return_35(grp_copy_input_fu_120_ap_return_35),
    .ap_return_36(grp_copy_input_fu_120_ap_return_36),
    .ap_return_37(grp_copy_input_fu_120_ap_return_37),
    .ap_return_38(grp_copy_input_fu_120_ap_return_38),
    .ap_return_39(grp_copy_input_fu_120_ap_return_39),
    .ap_return_40(grp_copy_input_fu_120_ap_return_40),
    .ap_return_41(grp_copy_input_fu_120_ap_return_41),
    .ap_return_42(grp_copy_input_fu_120_ap_return_42),
    .ap_return_43(grp_copy_input_fu_120_ap_return_43),
    .ap_return_44(grp_copy_input_fu_120_ap_return_44),
    .ap_return_45(grp_copy_input_fu_120_ap_return_45),
    .ap_return_46(grp_copy_input_fu_120_ap_return_46),
    .ap_return_47(grp_copy_input_fu_120_ap_return_47),
    .ap_return_48(grp_copy_input_fu_120_ap_return_48),
    .ap_return_49(grp_copy_input_fu_120_ap_return_49),
    .gmem0_blk_n_AR(grp_copy_input_fu_120_gmem0_blk_n_AR),
    .gmem0_blk_n_R(grp_copy_input_fu_120_gmem0_blk_n_R)
);

conifer_jettag_accelerator_tree_scores grp_tree_scores_fu_128(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .p_read(x_int_1_reg_995),
    .p_read1(x_int_2_reg_1000),
    .p_read2(x_int_3_reg_1005),
    .p_read3(x_int_4_reg_1010),
    .p_read4(x_int_5_reg_1015),
    .p_read5(x_int_6_reg_1020),
    .p_read6(x_int_7_reg_1025),
    .p_read7(x_int_8_reg_1030),
    .p_read8(x_int_9_reg_1035),
    .p_read9(x_int_10_reg_1040),
    .p_read10(x_int_11_reg_1045),
    .p_read11(x_int_12_reg_1050),
    .p_read12(x_int_13_reg_1055),
    .p_read13(x_int_14_reg_1060),
    .p_read14(x_int_15_reg_1065),
    .p_read15(x_int_16_reg_1070),
    .p_read16(x_int_17_reg_1075),
    .p_read17(x_int_18_reg_1080),
    .p_read18(x_int_19_reg_1085),
    .p_read19(x_int_21_reg_1090),
    .p_read20(x_int_22_reg_1095),
    .p_read21(x_int_23_reg_1100),
    .p_read22(x_int_24_reg_1105),
    .p_read23(x_int_25_reg_1110),
    .p_read24(x_int_26_reg_1115),
    .p_read25(x_int_27_reg_1120),
    .p_read26(x_int_28_reg_1125),
    .p_read27(x_int_29_reg_1130),
    .p_read28(x_int_30_reg_1135),
    .p_read29(x_int_31_reg_1140),
    .p_read30(x_int_32_reg_1145),
    .p_read31(x_int_33_reg_1150),
    .p_read32(x_int_34_reg_1155),
    .p_read33(x_int_35_reg_1160),
    .p_read34(x_int_36_reg_1165),
    .p_read35(x_int_37_reg_1170),
    .p_read36(x_int_38_reg_1175),
    .p_read37(x_int_39_reg_1180),
    .p_read38(x_int_40_reg_1185),
    .p_read39(x_int_42_reg_1190),
    .p_read40(x_int_43_reg_1195),
    .p_read41(x_int_44_reg_1200),
    .p_read42(x_int_45_reg_1205),
    .p_read43(x_int_46_reg_1210),
    .p_read44(x_int_47_reg_1215),
    .p_read45(x_int_48_reg_1220),
    .p_read46(x_int_49_reg_1225),
    .p_read47(x_int_50_reg_1230),
    .p_read48(x_int_51_reg_1235),
    .p_read49(x_int_52_reg_1240),
    .ap_return_0(grp_tree_scores_fu_128_ap_return_0),
    .ap_return_1(grp_tree_scores_fu_128_ap_return_1),
    .ap_return_2(grp_tree_scores_fu_128_ap_return_2),
    .ap_return_3(grp_tree_scores_fu_128_ap_return_3),
    .ap_return_4(grp_tree_scores_fu_128_ap_return_4),
    .ap_return_5(grp_tree_scores_fu_128_ap_return_5),
    .ap_return_6(grp_tree_scores_fu_128_ap_return_6),
    .ap_return_7(grp_tree_scores_fu_128_ap_return_7),
    .ap_return_8(grp_tree_scores_fu_128_ap_return_8),
    .ap_return_9(grp_tree_scores_fu_128_ap_return_9),
    .ap_return_10(grp_tree_scores_fu_128_ap_return_10),
    .ap_return_11(grp_tree_scores_fu_128_ap_return_11),
    .ap_return_12(grp_tree_scores_fu_128_ap_return_12),
    .ap_return_13(grp_tree_scores_fu_128_ap_return_13),
    .ap_return_14(grp_tree_scores_fu_128_ap_return_14),
    .ap_return_15(grp_tree_scores_fu_128_ap_return_15),
    .ap_return_16(grp_tree_scores_fu_128_ap_return_16),
    .ap_return_17(grp_tree_scores_fu_128_ap_return_17),
    .ap_return_18(grp_tree_scores_fu_128_ap_return_18),
    .ap_return_19(grp_tree_scores_fu_128_ap_return_19),
    .ap_return_20(grp_tree_scores_fu_128_ap_return_20),
    .ap_return_21(grp_tree_scores_fu_128_ap_return_21),
    .ap_return_22(grp_tree_scores_fu_128_ap_return_22),
    .ap_return_23(grp_tree_scores_fu_128_ap_return_23),
    .ap_return_24(grp_tree_scores_fu_128_ap_return_24),
    .ap_return_25(grp_tree_scores_fu_128_ap_return_25),
    .ap_return_26(grp_tree_scores_fu_128_ap_return_26),
    .ap_return_27(grp_tree_scores_fu_128_ap_return_27),
    .ap_return_28(grp_tree_scores_fu_128_ap_return_28),
    .ap_return_29(grp_tree_scores_fu_128_ap_return_29),
    .ap_return_30(grp_tree_scores_fu_128_ap_return_30),
    .ap_return_31(grp_tree_scores_fu_128_ap_return_31),
    .ap_return_32(grp_tree_scores_fu_128_ap_return_32),
    .ap_return_33(grp_tree_scores_fu_128_ap_return_33),
    .ap_return_34(grp_tree_scores_fu_128_ap_return_34),
    .ap_return_35(grp_tree_scores_fu_128_ap_return_35),
    .ap_return_36(grp_tree_scores_fu_128_ap_return_36),
    .ap_return_37(grp_tree_scores_fu_128_ap_return_37),
    .ap_return_38(grp_tree_scores_fu_128_ap_return_38),
    .ap_return_39(grp_tree_scores_fu_128_ap_return_39),
    .ap_return_40(grp_tree_scores_fu_128_ap_return_40),
    .ap_return_41(grp_tree_scores_fu_128_ap_return_41),
    .ap_return_42(grp_tree_scores_fu_128_ap_return_42),
    .ap_return_43(grp_tree_scores_fu_128_ap_return_43),
    .ap_return_44(grp_tree_scores_fu_128_ap_return_44),
    .ap_return_45(grp_tree_scores_fu_128_ap_return_45),
    .ap_return_46(grp_tree_scores_fu_128_ap_return_46),
    .ap_return_47(grp_tree_scores_fu_128_ap_return_47),
    .ap_return_48(grp_tree_scores_fu_128_ap_return_48),
    .ap_return_49(grp_tree_scores_fu_128_ap_return_49),
    .ap_return_50(grp_tree_scores_fu_128_ap_return_50),
    .ap_return_51(grp_tree_scores_fu_128_ap_return_51),
    .ap_return_52(grp_tree_scores_fu_128_ap_return_52),
    .ap_return_53(grp_tree_scores_fu_128_ap_return_53),
    .ap_return_54(grp_tree_scores_fu_128_ap_return_54),
    .ap_return_55(grp_tree_scores_fu_128_ap_return_55),
    .ap_return_56(grp_tree_scores_fu_128_ap_return_56),
    .ap_return_57(grp_tree_scores_fu_128_ap_return_57),
    .ap_return_58(grp_tree_scores_fu_128_ap_return_58),
    .ap_return_59(grp_tree_scores_fu_128_ap_return_59),
    .ap_return_60(grp_tree_scores_fu_128_ap_return_60),
    .ap_return_61(grp_tree_scores_fu_128_ap_return_61),
    .ap_return_62(grp_tree_scores_fu_128_ap_return_62),
    .ap_return_63(grp_tree_scores_fu_128_ap_return_63),
    .ap_return_64(grp_tree_scores_fu_128_ap_return_64),
    .ap_return_65(grp_tree_scores_fu_128_ap_return_65),
    .ap_return_66(grp_tree_scores_fu_128_ap_return_66),
    .ap_return_67(grp_tree_scores_fu_128_ap_return_67),
    .ap_return_68(grp_tree_scores_fu_128_ap_return_68),
    .ap_return_69(grp_tree_scores_fu_128_ap_return_69),
    .ap_return_70(grp_tree_scores_fu_128_ap_return_70),
    .ap_return_71(grp_tree_scores_fu_128_ap_return_71),
    .ap_return_72(grp_tree_scores_fu_128_ap_return_72),
    .ap_return_73(grp_tree_scores_fu_128_ap_return_73),
    .ap_return_74(grp_tree_scores_fu_128_ap_return_74),
    .ap_return_75(grp_tree_scores_fu_128_ap_return_75),
    .ap_return_76(grp_tree_scores_fu_128_ap_return_76),
    .ap_return_77(grp_tree_scores_fu_128_ap_return_77),
    .ap_return_78(grp_tree_scores_fu_128_ap_return_78),
    .ap_return_79(grp_tree_scores_fu_128_ap_return_79),
    .ap_return_80(grp_tree_scores_fu_128_ap_return_80),
    .ap_return_81(grp_tree_scores_fu_128_ap_return_81),
    .ap_return_82(grp_tree_scores_fu_128_ap_return_82),
    .ap_return_83(grp_tree_scores_fu_128_ap_return_83),
    .ap_return_84(grp_tree_scores_fu_128_ap_return_84),
    .ap_return_85(grp_tree_scores_fu_128_ap_return_85),
    .ap_return_86(grp_tree_scores_fu_128_ap_return_86),
    .ap_return_87(grp_tree_scores_fu_128_ap_return_87),
    .ap_return_88(grp_tree_scores_fu_128_ap_return_88),
    .ap_return_89(grp_tree_scores_fu_128_ap_return_89),
    .ap_return_90(grp_tree_scores_fu_128_ap_return_90),
    .ap_return_91(grp_tree_scores_fu_128_ap_return_91),
    .ap_return_92(grp_tree_scores_fu_128_ap_return_92),
    .ap_return_93(grp_tree_scores_fu_128_ap_return_93),
    .ap_return_94(grp_tree_scores_fu_128_ap_return_94),
    .ap_return_95(grp_tree_scores_fu_128_ap_return_95),
    .ap_return_96(grp_tree_scores_fu_128_ap_return_96),
    .ap_return_97(grp_tree_scores_fu_128_ap_return_97),
    .ap_return_98(grp_tree_scores_fu_128_ap_return_98),
    .ap_return_99(grp_tree_scores_fu_128_ap_return_99),
    .ap_return_100(grp_tree_scores_fu_128_ap_return_100),
    .ap_return_101(grp_tree_scores_fu_128_ap_return_101),
    .ap_return_102(grp_tree_scores_fu_128_ap_return_102),
    .ap_return_103(grp_tree_scores_fu_128_ap_return_103),
    .ap_return_104(grp_tree_scores_fu_128_ap_return_104),
    .ap_return_105(grp_tree_scores_fu_128_ap_return_105),
    .ap_return_106(grp_tree_scores_fu_128_ap_return_106),
    .ap_return_107(grp_tree_scores_fu_128_ap_return_107),
    .ap_return_108(grp_tree_scores_fu_128_ap_return_108),
    .ap_return_109(grp_tree_scores_fu_128_ap_return_109),
    .ap_return_110(grp_tree_scores_fu_128_ap_return_110),
    .ap_return_111(grp_tree_scores_fu_128_ap_return_111),
    .ap_return_112(grp_tree_scores_fu_128_ap_return_112),
    .ap_return_113(grp_tree_scores_fu_128_ap_return_113),
    .ap_return_114(grp_tree_scores_fu_128_ap_return_114),
    .ap_return_115(grp_tree_scores_fu_128_ap_return_115),
    .ap_return_116(grp_tree_scores_fu_128_ap_return_116),
    .ap_return_117(grp_tree_scores_fu_128_ap_return_117),
    .ap_return_118(grp_tree_scores_fu_128_ap_return_118),
    .ap_return_119(grp_tree_scores_fu_128_ap_return_119),
    .ap_return_120(grp_tree_scores_fu_128_ap_return_120),
    .ap_return_121(grp_tree_scores_fu_128_ap_return_121),
    .ap_return_122(grp_tree_scores_fu_128_ap_return_122),
    .ap_return_123(grp_tree_scores_fu_128_ap_return_123),
    .ap_return_124(grp_tree_scores_fu_128_ap_return_124),
    .ap_ce(grp_tree_scores_fu_128_ap_ce)
);

conifer_jettag_accelerator_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .x_0_val1(grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_0_val1),
    .x_1_val2(grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_1_val2),
    .x_2_val3(grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_2_val3),
    .x_3_val4(grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_3_val4),
    .x_4_val5(grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_4_val5),
    .x_5_val6(grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_5_val6),
    .x_6_val7(grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_6_val7),
    .x_7_val8(grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_7_val8),
    .x_8_val9(grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_8_val9),
    .x_9_val10(grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_9_val10),
    .x_10_val11(grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_10_val11),
    .x_11_val12(grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_11_val12),
    .x_12_val13(grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_12_val13),
    .x_13_val14(grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_13_val14),
    .x_14_val15(grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_14_val15),
    .x_15_val16(grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_15_val16),
    .x_16_val(grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_16_val),
    .x_17_val(grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_17_val),
    .x_18_val(grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_18_val),
    .x_19_val(grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_19_val),
    .x_20_val(grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_20_val),
    .x_21_val(grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_21_val),
    .x_22_val(grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_22_val),
    .x_23_val(grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_23_val),
    .x_24_val(grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_24_val),
    .ap_return(grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_ap_return),
    .ap_ce(grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_ap_ce)
);

conifer_jettag_accelerator_copy_output grp_copy_output_fu_211(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_copy_output_fu_211_ap_start),
    .ap_done(grp_copy_output_fu_211_ap_done),
    .ap_idle(grp_copy_output_fu_211_ap_idle),
    .ap_ready(grp_copy_output_fu_211_ap_ready),
    .m_axi_gmem0_AWVALID(grp_copy_output_fu_211_m_axi_gmem0_AWVALID),
    .m_axi_gmem0_AWREADY(gmem0_AWREADY),
    .m_axi_gmem0_AWADDR(grp_copy_output_fu_211_m_axi_gmem0_AWADDR),
    .m_axi_gmem0_AWID(grp_copy_output_fu_211_m_axi_gmem0_AWID),
    .m_axi_gmem0_AWLEN(grp_copy_output_fu_211_m_axi_gmem0_AWLEN),
    .m_axi_gmem0_AWSIZE(grp_copy_output_fu_211_m_axi_gmem0_AWSIZE),
    .m_axi_gmem0_AWBURST(grp_copy_output_fu_211_m_axi_gmem0_AWBURST),
    .m_axi_gmem0_AWLOCK(grp_copy_output_fu_211_m_axi_gmem0_AWLOCK),
    .m_axi_gmem0_AWCACHE(grp_copy_output_fu_211_m_axi_gmem0_AWCACHE),
    .m_axi_gmem0_AWPROT(grp_copy_output_fu_211_m_axi_gmem0_AWPROT),
    .m_axi_gmem0_AWQOS(grp_copy_output_fu_211_m_axi_gmem0_AWQOS),
    .m_axi_gmem0_AWREGION(grp_copy_output_fu_211_m_axi_gmem0_AWREGION),
    .m_axi_gmem0_AWUSER(grp_copy_output_fu_211_m_axi_gmem0_AWUSER),
    .m_axi_gmem0_WVALID(grp_copy_output_fu_211_m_axi_gmem0_WVALID),
    .m_axi_gmem0_WREADY(gmem0_WREADY),
    .m_axi_gmem0_WDATA(grp_copy_output_fu_211_m_axi_gmem0_WDATA),
    .m_axi_gmem0_WSTRB(grp_copy_output_fu_211_m_axi_gmem0_WSTRB),
    .m_axi_gmem0_WLAST(grp_copy_output_fu_211_m_axi_gmem0_WLAST),
    .m_axi_gmem0_WID(grp_copy_output_fu_211_m_axi_gmem0_WID),
    .m_axi_gmem0_WUSER(grp_copy_output_fu_211_m_axi_gmem0_WUSER),
    .m_axi_gmem0_ARVALID(grp_copy_output_fu_211_m_axi_gmem0_ARVALID),
    .m_axi_gmem0_ARREADY(1'b0),
    .m_axi_gmem0_ARADDR(grp_copy_output_fu_211_m_axi_gmem0_ARADDR),
    .m_axi_gmem0_ARID(grp_copy_output_fu_211_m_axi_gmem0_ARID),
    .m_axi_gmem0_ARLEN(grp_copy_output_fu_211_m_axi_gmem0_ARLEN),
    .m_axi_gmem0_ARSIZE(grp_copy_output_fu_211_m_axi_gmem0_ARSIZE),
    .m_axi_gmem0_ARBURST(grp_copy_output_fu_211_m_axi_gmem0_ARBURST),
    .m_axi_gmem0_ARLOCK(grp_copy_output_fu_211_m_axi_gmem0_ARLOCK),
    .m_axi_gmem0_ARCACHE(grp_copy_output_fu_211_m_axi_gmem0_ARCACHE),
    .m_axi_gmem0_ARPROT(grp_copy_output_fu_211_m_axi_gmem0_ARPROT),
    .m_axi_gmem0_ARQOS(grp_copy_output_fu_211_m_axi_gmem0_ARQOS),
    .m_axi_gmem0_ARREGION(grp_copy_output_fu_211_m_axi_gmem0_ARREGION),
    .m_axi_gmem0_ARUSER(grp_copy_output_fu_211_m_axi_gmem0_ARUSER),
    .m_axi_gmem0_RVALID(1'b0),
    .m_axi_gmem0_RREADY(grp_copy_output_fu_211_m_axi_gmem0_RREADY),
    .m_axi_gmem0_RDATA(32'd0),
    .m_axi_gmem0_RLAST(1'b0),
    .m_axi_gmem0_RID(1'd0),
    .m_axi_gmem0_RFIFONUM(9'd0),
    .m_axi_gmem0_RUSER(1'd0),
    .m_axi_gmem0_RRESP(2'd0),
    .m_axi_gmem0_BVALID(gmem0_BVALID),
    .m_axi_gmem0_BREADY(grp_copy_output_fu_211_m_axi_gmem0_BREADY),
    .m_axi_gmem0_BRESP(2'd0),
    .m_axi_gmem0_BID(1'd0),
    .m_axi_gmem0_BUSER(1'd0),
    .ap_ce(grp_copy_output_fu_211_ap_ce),
    .n(n_2_reg_979_pp0_iter1_reg),
    .score_int_0_read(reg_225),
    .score_int_1_read(score_int_1_reg_1870),
    .score_int_2_read(score_int_2_reg_1875),
    .score_int_3_read(score_int_3_reg_1880),
    .score_int_4_read(grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_ap_return),
    .score_out(score_read_reg_964_pp0_iter1_reg),
    .gmem0_blk_n_AW(grp_copy_output_fu_211_gmem0_blk_n_AW),
    .gmem0_blk_n_W(grp_copy_output_fu_211_gmem0_blk_n_W),
    .gmem0_blk_n_B(grp_copy_output_fu_211_gmem0_blk_n_B)
);

conifer_jettag_accelerator_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .N(N),
    .n_f(32'd53),
    .n_f_ap_vld(n_f_ap_vld),
    .n_c(32'd5),
    .n_c_ap_vld(n_c_ap_vld),
    .x(x),
    .score(score),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

conifer_jettag_accelerator_gmem0_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 7 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM0_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM0_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM0_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM0_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM0_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM0_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM0_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM0_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM0_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM0_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM0_CACHE_VALUE ),
    .CH0_USER_RFIFONUM_WIDTH( 9 ),
    .CH0_USER_DW( 32 ),
    .CH0_USER_AW( 32 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
gmem0_m_axi_U(
    .AWVALID(m_axi_gmem0_AWVALID),
    .AWREADY(m_axi_gmem0_AWREADY),
    .AWADDR(m_axi_gmem0_AWADDR),
    .AWID(m_axi_gmem0_AWID),
    .AWLEN(m_axi_gmem0_AWLEN),
    .AWSIZE(m_axi_gmem0_AWSIZE),
    .AWBURST(m_axi_gmem0_AWBURST),
    .AWLOCK(m_axi_gmem0_AWLOCK),
    .AWCACHE(m_axi_gmem0_AWCACHE),
    .AWPROT(m_axi_gmem0_AWPROT),
    .AWQOS(m_axi_gmem0_AWQOS),
    .AWREGION(m_axi_gmem0_AWREGION),
    .AWUSER(m_axi_gmem0_AWUSER),
    .WVALID(m_axi_gmem0_WVALID),
    .WREADY(m_axi_gmem0_WREADY),
    .WDATA(m_axi_gmem0_WDATA),
    .WSTRB(m_axi_gmem0_WSTRB),
    .WLAST(m_axi_gmem0_WLAST),
    .WID(m_axi_gmem0_WID),
    .WUSER(m_axi_gmem0_WUSER),
    .ARVALID(m_axi_gmem0_ARVALID),
    .ARREADY(m_axi_gmem0_ARREADY),
    .ARADDR(m_axi_gmem0_ARADDR),
    .ARID(m_axi_gmem0_ARID),
    .ARLEN(m_axi_gmem0_ARLEN),
    .ARSIZE(m_axi_gmem0_ARSIZE),
    .ARBURST(m_axi_gmem0_ARBURST),
    .ARLOCK(m_axi_gmem0_ARLOCK),
    .ARCACHE(m_axi_gmem0_ARCACHE),
    .ARPROT(m_axi_gmem0_ARPROT),
    .ARQOS(m_axi_gmem0_ARQOS),
    .ARREGION(m_axi_gmem0_ARREGION),
    .ARUSER(m_axi_gmem0_ARUSER),
    .RVALID(m_axi_gmem0_RVALID),
    .RREADY(m_axi_gmem0_RREADY),
    .RDATA(m_axi_gmem0_RDATA),
    .RLAST(m_axi_gmem0_RLAST),
    .RID(m_axi_gmem0_RID),
    .RUSER(m_axi_gmem0_RUSER),
    .RRESP(m_axi_gmem0_RRESP),
    .BVALID(m_axi_gmem0_BVALID),
    .BREADY(m_axi_gmem0_BREADY),
    .BRESP(m_axi_gmem0_BRESP),
    .BID(m_axi_gmem0_BID),
    .BUSER(m_axi_gmem0_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_CH0_ARVALID(gmem0_ARVALID),
    .I_CH0_ARREADY(gmem0_ARREADY),
    .I_CH0_ARADDR(grp_copy_input_fu_120_m_axi_gmem0_ARADDR),
    .I_CH0_ARLEN(grp_copy_input_fu_120_m_axi_gmem0_ARLEN),
    .I_CH0_RVALID(gmem0_RVALID),
    .I_CH0_RREADY(gmem0_RREADY),
    .I_CH0_RDATA(gmem0_RDATA),
    .I_CH0_RFIFONUM(gmem0_RFIFONUM),
    .I_CH0_AWVALID(gmem0_AWVALID),
    .I_CH0_AWREADY(gmem0_AWREADY),
    .I_CH0_AWADDR(grp_copy_output_fu_211_m_axi_gmem0_AWADDR),
    .I_CH0_AWLEN(grp_copy_output_fu_211_m_axi_gmem0_AWLEN),
    .I_CH0_WVALID(gmem0_WVALID),
    .I_CH0_WREADY(gmem0_WREADY),
    .I_CH0_WDATA(grp_copy_output_fu_211_m_axi_gmem0_WDATA),
    .I_CH0_WSTRB(grp_copy_output_fu_211_m_axi_gmem0_WSTRB),
    .I_CH0_BVALID(gmem0_BVALID),
    .I_CH0_BREADY(gmem0_BREADY)
);

conifer_jettag_accelerator_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage52),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(1'b1)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage52)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage52) & (1'b0 == ap_block_pp0_stage52_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_subdone))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage52) & (1'b0 == ap_block_pp0_stage52_subdone))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_copy_input_fu_120_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln36_fu_243_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
            grp_copy_input_fu_120_ap_start_reg <= 1'b1;
        end else if ((grp_copy_input_fu_120_ap_ready == 1'b1)) begin
            grp_copy_input_fu_120_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_copy_output_fu_211_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage47) & (1'b0 == ap_block_pp0_stage47_11001))) begin
            grp_copy_output_fu_211_ap_start_reg <= 1'b1;
        end else if ((grp_copy_output_fu_211_ap_ready == 1'b1)) begin
            grp_copy_output_fu_211_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to0 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter1_stage12))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage52) & (1'b0 == ap_block_pp0_stage52_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if ((1'b1 == ap_condition_21523)) begin
            n_fu_82 <= 31'd0;
        end else if ((1'b1 == ap_condition_21520)) begin
            n_fu_82 <= n_1_reg_990;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        N_read_reg_974 <= N;
        score_read_reg_964 <= score;
        score_read_reg_964_pp0_iter1_reg <= score_read_reg_964;
        x_read_reg_969 <= x;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        icmp_ln36_reg_986 <= icmp_ln36_fu_243_p2;
        icmp_ln36_reg_986_pp0_iter1_reg <= icmp_ln36_reg_986;
        n_2_reg_979 <= n_fu_82;
        n_2_reg_979_pp0_iter1_reg <= n_2_reg_979;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        n_1_reg_990 <= n_1_fu_248_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage48) & (1'b0 == ap_block_pp0_stage48_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage44) & (1'b0 == ap_block_pp0_stage44_11001)))) begin
        reg_225 <= grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage45) & (1'b0 == ap_block_pp0_stage45_11001))) begin
        score_int_1_reg_1870 <= grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage46) & (1'b0 == ap_block_pp0_stage46_11001))) begin
        score_int_2_reg_1875 <= grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage47) & (1'b0 == ap_block_pp0_stage47_11001))) begin
        score_int_3_reg_1880 <= grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage38) & (1'b0 == ap_block_pp0_stage38_11001))) begin
        scores_100_reg_1745 <= grp_tree_scores_fu_128_ap_return_100;
        scores_101_reg_1750 <= grp_tree_scores_fu_128_ap_return_101;
        scores_102_reg_1755 <= grp_tree_scores_fu_128_ap_return_102;
        scores_103_reg_1760 <= grp_tree_scores_fu_128_ap_return_103;
        scores_104_reg_1765 <= grp_tree_scores_fu_128_ap_return_104;
        scores_105_reg_1770 <= grp_tree_scores_fu_128_ap_return_105;
        scores_106_reg_1775 <= grp_tree_scores_fu_128_ap_return_106;
        scores_107_reg_1780 <= grp_tree_scores_fu_128_ap_return_107;
        scores_108_reg_1785 <= grp_tree_scores_fu_128_ap_return_108;
        scores_109_reg_1790 <= grp_tree_scores_fu_128_ap_return_109;
        scores_10_reg_1295 <= grp_tree_scores_fu_128_ap_return_10;
        scores_110_reg_1795 <= grp_tree_scores_fu_128_ap_return_110;
        scores_111_reg_1800 <= grp_tree_scores_fu_128_ap_return_111;
        scores_112_reg_1805 <= grp_tree_scores_fu_128_ap_return_112;
        scores_113_reg_1810 <= grp_tree_scores_fu_128_ap_return_113;
        scores_114_reg_1815 <= grp_tree_scores_fu_128_ap_return_114;
        scores_115_reg_1820 <= grp_tree_scores_fu_128_ap_return_115;
        scores_116_reg_1825 <= grp_tree_scores_fu_128_ap_return_116;
        scores_117_reg_1830 <= grp_tree_scores_fu_128_ap_return_117;
        scores_118_reg_1835 <= grp_tree_scores_fu_128_ap_return_118;
        scores_119_reg_1840 <= grp_tree_scores_fu_128_ap_return_119;
        scores_11_reg_1300 <= grp_tree_scores_fu_128_ap_return_11;
        scores_120_reg_1845 <= grp_tree_scores_fu_128_ap_return_120;
        scores_121_reg_1850 <= grp_tree_scores_fu_128_ap_return_121;
        scores_122_reg_1855 <= grp_tree_scores_fu_128_ap_return_122;
        scores_123_reg_1860 <= grp_tree_scores_fu_128_ap_return_123;
        scores_124_reg_1865 <= grp_tree_scores_fu_128_ap_return_124;
        scores_12_reg_1305 <= grp_tree_scores_fu_128_ap_return_12;
        scores_13_reg_1310 <= grp_tree_scores_fu_128_ap_return_13;
        scores_14_reg_1315 <= grp_tree_scores_fu_128_ap_return_14;
        scores_15_reg_1320 <= grp_tree_scores_fu_128_ap_return_15;
        scores_16_reg_1325 <= grp_tree_scores_fu_128_ap_return_16;
        scores_17_reg_1330 <= grp_tree_scores_fu_128_ap_return_17;
        scores_18_reg_1335 <= grp_tree_scores_fu_128_ap_return_18;
        scores_19_reg_1340 <= grp_tree_scores_fu_128_ap_return_19;
        scores_1_reg_1250 <= grp_tree_scores_fu_128_ap_return_1;
        scores_20_reg_1345 <= grp_tree_scores_fu_128_ap_return_20;
        scores_21_reg_1350 <= grp_tree_scores_fu_128_ap_return_21;
        scores_22_reg_1355 <= grp_tree_scores_fu_128_ap_return_22;
        scores_23_reg_1360 <= grp_tree_scores_fu_128_ap_return_23;
        scores_24_reg_1365 <= grp_tree_scores_fu_128_ap_return_24;
        scores_25_reg_1370 <= grp_tree_scores_fu_128_ap_return_25;
        scores_26_reg_1375 <= grp_tree_scores_fu_128_ap_return_26;
        scores_27_reg_1380 <= grp_tree_scores_fu_128_ap_return_27;
        scores_28_reg_1385 <= grp_tree_scores_fu_128_ap_return_28;
        scores_29_reg_1390 <= grp_tree_scores_fu_128_ap_return_29;
        scores_2_reg_1255 <= grp_tree_scores_fu_128_ap_return_2;
        scores_30_reg_1395 <= grp_tree_scores_fu_128_ap_return_30;
        scores_31_reg_1400 <= grp_tree_scores_fu_128_ap_return_31;
        scores_32_reg_1405 <= grp_tree_scores_fu_128_ap_return_32;
        scores_33_reg_1410 <= grp_tree_scores_fu_128_ap_return_33;
        scores_34_reg_1415 <= grp_tree_scores_fu_128_ap_return_34;
        scores_35_reg_1420 <= grp_tree_scores_fu_128_ap_return_35;
        scores_36_reg_1425 <= grp_tree_scores_fu_128_ap_return_36;
        scores_37_reg_1430 <= grp_tree_scores_fu_128_ap_return_37;
        scores_38_reg_1435 <= grp_tree_scores_fu_128_ap_return_38;
        scores_39_reg_1440 <= grp_tree_scores_fu_128_ap_return_39;
        scores_3_reg_1260 <= grp_tree_scores_fu_128_ap_return_3;
        scores_40_reg_1445 <= grp_tree_scores_fu_128_ap_return_40;
        scores_41_reg_1450 <= grp_tree_scores_fu_128_ap_return_41;
        scores_42_reg_1455 <= grp_tree_scores_fu_128_ap_return_42;
        scores_43_reg_1460 <= grp_tree_scores_fu_128_ap_return_43;
        scores_44_reg_1465 <= grp_tree_scores_fu_128_ap_return_44;
        scores_45_reg_1470 <= grp_tree_scores_fu_128_ap_return_45;
        scores_46_reg_1475 <= grp_tree_scores_fu_128_ap_return_46;
        scores_47_reg_1480 <= grp_tree_scores_fu_128_ap_return_47;
        scores_48_reg_1485 <= grp_tree_scores_fu_128_ap_return_48;
        scores_49_reg_1490 <= grp_tree_scores_fu_128_ap_return_49;
        scores_4_reg_1265 <= grp_tree_scores_fu_128_ap_return_4;
        scores_50_reg_1495 <= grp_tree_scores_fu_128_ap_return_50;
        scores_51_reg_1500 <= grp_tree_scores_fu_128_ap_return_51;
        scores_52_reg_1505 <= grp_tree_scores_fu_128_ap_return_52;
        scores_53_reg_1510 <= grp_tree_scores_fu_128_ap_return_53;
        scores_54_reg_1515 <= grp_tree_scores_fu_128_ap_return_54;
        scores_55_reg_1520 <= grp_tree_scores_fu_128_ap_return_55;
        scores_56_reg_1525 <= grp_tree_scores_fu_128_ap_return_56;
        scores_57_reg_1530 <= grp_tree_scores_fu_128_ap_return_57;
        scores_58_reg_1535 <= grp_tree_scores_fu_128_ap_return_58;
        scores_59_reg_1540 <= grp_tree_scores_fu_128_ap_return_59;
        scores_5_reg_1270 <= grp_tree_scores_fu_128_ap_return_5;
        scores_60_reg_1545 <= grp_tree_scores_fu_128_ap_return_60;
        scores_61_reg_1550 <= grp_tree_scores_fu_128_ap_return_61;
        scores_62_reg_1555 <= grp_tree_scores_fu_128_ap_return_62;
        scores_63_reg_1560 <= grp_tree_scores_fu_128_ap_return_63;
        scores_64_reg_1565 <= grp_tree_scores_fu_128_ap_return_64;
        scores_65_reg_1570 <= grp_tree_scores_fu_128_ap_return_65;
        scores_66_reg_1575 <= grp_tree_scores_fu_128_ap_return_66;
        scores_67_reg_1580 <= grp_tree_scores_fu_128_ap_return_67;
        scores_68_reg_1585 <= grp_tree_scores_fu_128_ap_return_68;
        scores_69_reg_1590 <= grp_tree_scores_fu_128_ap_return_69;
        scores_6_reg_1275 <= grp_tree_scores_fu_128_ap_return_6;
        scores_70_reg_1595 <= grp_tree_scores_fu_128_ap_return_70;
        scores_71_reg_1600 <= grp_tree_scores_fu_128_ap_return_71;
        scores_72_reg_1605 <= grp_tree_scores_fu_128_ap_return_72;
        scores_73_reg_1610 <= grp_tree_scores_fu_128_ap_return_73;
        scores_74_reg_1615 <= grp_tree_scores_fu_128_ap_return_74;
        scores_75_reg_1620 <= grp_tree_scores_fu_128_ap_return_75;
        scores_76_reg_1625 <= grp_tree_scores_fu_128_ap_return_76;
        scores_77_reg_1630 <= grp_tree_scores_fu_128_ap_return_77;
        scores_78_reg_1635 <= grp_tree_scores_fu_128_ap_return_78;
        scores_79_reg_1640 <= grp_tree_scores_fu_128_ap_return_79;
        scores_7_reg_1280 <= grp_tree_scores_fu_128_ap_return_7;
        scores_80_reg_1645 <= grp_tree_scores_fu_128_ap_return_80;
        scores_81_reg_1650 <= grp_tree_scores_fu_128_ap_return_81;
        scores_82_reg_1655 <= grp_tree_scores_fu_128_ap_return_82;
        scores_83_reg_1660 <= grp_tree_scores_fu_128_ap_return_83;
        scores_84_reg_1665 <= grp_tree_scores_fu_128_ap_return_84;
        scores_85_reg_1670 <= grp_tree_scores_fu_128_ap_return_85;
        scores_86_reg_1675 <= grp_tree_scores_fu_128_ap_return_86;
        scores_87_reg_1680 <= grp_tree_scores_fu_128_ap_return_87;
        scores_88_reg_1685 <= grp_tree_scores_fu_128_ap_return_88;
        scores_89_reg_1690 <= grp_tree_scores_fu_128_ap_return_89;
        scores_8_reg_1285 <= grp_tree_scores_fu_128_ap_return_8;
        scores_90_reg_1695 <= grp_tree_scores_fu_128_ap_return_90;
        scores_91_reg_1700 <= grp_tree_scores_fu_128_ap_return_91;
        scores_92_reg_1705 <= grp_tree_scores_fu_128_ap_return_92;
        scores_93_reg_1710 <= grp_tree_scores_fu_128_ap_return_93;
        scores_94_reg_1715 <= grp_tree_scores_fu_128_ap_return_94;
        scores_95_reg_1720 <= grp_tree_scores_fu_128_ap_return_95;
        scores_96_reg_1725 <= grp_tree_scores_fu_128_ap_return_96;
        scores_97_reg_1730 <= grp_tree_scores_fu_128_ap_return_97;
        scores_98_reg_1735 <= grp_tree_scores_fu_128_ap_return_98;
        scores_99_reg_1740 <= grp_tree_scores_fu_128_ap_return_99;
        scores_9_reg_1290 <= grp_tree_scores_fu_128_ap_return_9;
        scores_reg_1245 <= grp_tree_scores_fu_128_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage27) & (1'b0 == ap_block_pp0_stage27_11001))) begin
        x_int_10_reg_1040 <= grp_copy_input_fu_120_ap_return_9;
        x_int_11_reg_1045 <= grp_copy_input_fu_120_ap_return_10;
        x_int_12_reg_1050 <= grp_copy_input_fu_120_ap_return_11;
        x_int_13_reg_1055 <= grp_copy_input_fu_120_ap_return_12;
        x_int_14_reg_1060 <= grp_copy_input_fu_120_ap_return_13;
        x_int_15_reg_1065 <= grp_copy_input_fu_120_ap_return_14;
        x_int_16_reg_1070 <= grp_copy_input_fu_120_ap_return_15;
        x_int_17_reg_1075 <= grp_copy_input_fu_120_ap_return_16;
        x_int_18_reg_1080 <= grp_copy_input_fu_120_ap_return_17;
        x_int_19_reg_1085 <= grp_copy_input_fu_120_ap_return_18;
        x_int_1_reg_995 <= grp_copy_input_fu_120_ap_return_0;
        x_int_21_reg_1090 <= grp_copy_input_fu_120_ap_return_19;
        x_int_22_reg_1095 <= grp_copy_input_fu_120_ap_return_20;
        x_int_23_reg_1100 <= grp_copy_input_fu_120_ap_return_21;
        x_int_24_reg_1105 <= grp_copy_input_fu_120_ap_return_22;
        x_int_25_reg_1110 <= grp_copy_input_fu_120_ap_return_23;
        x_int_26_reg_1115 <= grp_copy_input_fu_120_ap_return_24;
        x_int_27_reg_1120 <= grp_copy_input_fu_120_ap_return_25;
        x_int_28_reg_1125 <= grp_copy_input_fu_120_ap_return_26;
        x_int_29_reg_1130 <= grp_copy_input_fu_120_ap_return_27;
        x_int_2_reg_1000 <= grp_copy_input_fu_120_ap_return_1;
        x_int_30_reg_1135 <= grp_copy_input_fu_120_ap_return_28;
        x_int_31_reg_1140 <= grp_copy_input_fu_120_ap_return_29;
        x_int_32_reg_1145 <= grp_copy_input_fu_120_ap_return_30;
        x_int_33_reg_1150 <= grp_copy_input_fu_120_ap_return_31;
        x_int_34_reg_1155 <= grp_copy_input_fu_120_ap_return_32;
        x_int_35_reg_1160 <= grp_copy_input_fu_120_ap_return_33;
        x_int_36_reg_1165 <= grp_copy_input_fu_120_ap_return_34;
        x_int_37_reg_1170 <= grp_copy_input_fu_120_ap_return_35;
        x_int_38_reg_1175 <= grp_copy_input_fu_120_ap_return_36;
        x_int_39_reg_1180 <= grp_copy_input_fu_120_ap_return_37;
        x_int_3_reg_1005 <= grp_copy_input_fu_120_ap_return_2;
        x_int_40_reg_1185 <= grp_copy_input_fu_120_ap_return_38;
        x_int_42_reg_1190 <= grp_copy_input_fu_120_ap_return_39;
        x_int_43_reg_1195 <= grp_copy_input_fu_120_ap_return_40;
        x_int_44_reg_1200 <= grp_copy_input_fu_120_ap_return_41;
        x_int_45_reg_1205 <= grp_copy_input_fu_120_ap_return_42;
        x_int_46_reg_1210 <= grp_copy_input_fu_120_ap_return_43;
        x_int_47_reg_1215 <= grp_copy_input_fu_120_ap_return_44;
        x_int_48_reg_1220 <= grp_copy_input_fu_120_ap_return_45;
        x_int_49_reg_1225 <= grp_copy_input_fu_120_ap_return_46;
        x_int_4_reg_1010 <= grp_copy_input_fu_120_ap_return_3;
        x_int_50_reg_1230 <= grp_copy_input_fu_120_ap_return_47;
        x_int_51_reg_1235 <= grp_copy_input_fu_120_ap_return_48;
        x_int_52_reg_1240 <= grp_copy_input_fu_120_ap_return_49;
        x_int_5_reg_1015 <= grp_copy_input_fu_120_ap_return_4;
        x_int_6_reg_1020 <= grp_copy_input_fu_120_ap_return_5;
        x_int_7_reg_1025 <= grp_copy_input_fu_120_ap_return_6;
        x_int_8_reg_1030 <= grp_copy_input_fu_120_ap_return_7;
        x_int_9_reg_1035 <= grp_copy_input_fu_120_ap_return_8;
    end
end

always @ (*) begin
    if (((icmp_ln36_reg_986 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage52) & (1'b0 == ap_block_pp0_stage52_subdone))) begin
        ap_condition_exit_pp0_iter0_stage52 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage52 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln36_reg_986_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_subdone))) begin
        ap_condition_exit_pp0_iter1_stage12 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage12 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (~((ap_loop_exit_ready_pp0_iter1_reg == 1'b0) & (ap_loop_exit_ready == 1'b0))) begin
        ap_done_pending_pp0 = 1'b1;
    end else begin
        ap_done_pending_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to2 = 1'b1;
    end else begin
        ap_idle_pp0_1to2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage52) & (1'b0 == ap_block_pp0_stage52_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) 
    | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 == ap_block_pp0_stage21)) 
    | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage52) & (1'b0 == ap_block_pp0_stage52)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == 
    ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) 
    & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage51) & (1'b0 == ap_block_pp0_stage51)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage50) & (1'b0 == ap_block_pp0_stage50)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage49) & (1'b0 == ap_block_pp0_stage49)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage48) & (1'b0 == ap_block_pp0_stage48)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage47) & (1'b0 == ap_block_pp0_stage47)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage46) & (1'b0 == ap_block_pp0_stage46)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage45) & (1'b0 == ap_block_pp0_stage45)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage44) & (1'b0 == ap_block_pp0_stage44)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage43) & (1'b0 == ap_block_pp0_stage43)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == 
    ap_CS_fsm_pp0_stage42) & (1'b0 == ap_block_pp0_stage42)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage41) & (1'b0 == ap_block_pp0_stage41)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage40) & (1'b0 == ap_block_pp0_stage40)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage39) & (1'b0 == ap_block_pp0_stage39)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage38) & (1'b0 == ap_block_pp0_stage38)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage37) & (1'b0 == ap_block_pp0_stage37)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage36) & (1'b0 == ap_block_pp0_stage36)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage35) & (1'b0 == ap_block_pp0_stage35)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage34) & (1'b0 == ap_block_pp0_stage34)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)))) begin
        gmem0_ARVALID = grp_copy_input_fu_120_m_axi_gmem0_ARVALID;
    end else begin
        gmem0_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) 
    | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage52) & (1'b0 == ap_block_pp0_stage52)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage51) & (1'b0 == ap_block_pp0_stage51)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage50) & (1'b0 == ap_block_pp0_stage50)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage49) & (1'b0 == ap_block_pp0_stage49)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage48) & (1'b0 == ap_block_pp0_stage48)))) begin
        gmem0_AWVALID = grp_copy_output_fu_211_m_axi_gmem0_AWVALID;
    end else begin
        gmem0_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) 
    | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage52) & (1'b0 == ap_block_pp0_stage52)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage51) & (1'b0 == ap_block_pp0_stage51)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage50) & (1'b0 == ap_block_pp0_stage50)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage49) & (1'b0 == ap_block_pp0_stage49)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage48) & (1'b0 == ap_block_pp0_stage48)))) begin
        gmem0_BREADY = grp_copy_output_fu_211_m_axi_gmem0_BREADY;
    end else begin
        gmem0_BREADY = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) 
    | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 == ap_block_pp0_stage21)) 
    | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage52) & (1'b0 == ap_block_pp0_stage52)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == 
    ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) 
    & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage51) & (1'b0 == ap_block_pp0_stage51)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage50) & (1'b0 == ap_block_pp0_stage50)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage49) & (1'b0 == ap_block_pp0_stage49)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage48) & (1'b0 == ap_block_pp0_stage48)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage47) & (1'b0 == ap_block_pp0_stage47)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage46) & (1'b0 == ap_block_pp0_stage46)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage45) & (1'b0 == ap_block_pp0_stage45)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage44) & (1'b0 == ap_block_pp0_stage44)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage43) & (1'b0 == ap_block_pp0_stage43)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == 
    ap_CS_fsm_pp0_stage42) & (1'b0 == ap_block_pp0_stage42)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage41) & (1'b0 == ap_block_pp0_stage41)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage40) & (1'b0 == ap_block_pp0_stage40)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage39) & (1'b0 == ap_block_pp0_stage39)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage38) & (1'b0 == ap_block_pp0_stage38)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage37) & (1'b0 == ap_block_pp0_stage37)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage36) & (1'b0 == ap_block_pp0_stage36)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage35) & (1'b0 == ap_block_pp0_stage35)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage34) & (1'b0 == ap_block_pp0_stage34)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (1'b0 == ap_block_pp0_stage33)) | ((ap_enable_reg_pp0_iter0 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (1'b0 == ap_block_pp0_stage32)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (1'b0 == ap_block_pp0_stage31)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (1'b0 == ap_block_pp0_stage30)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (1'b0 == ap_block_pp0_stage29)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (1'b0 == ap_block_pp0_stage28)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (1'b0 == ap_block_pp0_stage27)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter0 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)))) begin
        gmem0_RREADY = grp_copy_input_fu_120_m_axi_gmem0_RREADY;
    end else begin
        gmem0_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) 
    | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage52) & (1'b0 == ap_block_pp0_stage52)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage51) & (1'b0 == ap_block_pp0_stage51)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage50) & (1'b0 == ap_block_pp0_stage50)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage49) & (1'b0 == ap_block_pp0_stage49)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage48) & (1'b0 == ap_block_pp0_stage48)))) begin
        gmem0_WVALID = grp_copy_output_fu_211_m_axi_gmem0_WVALID;
    end else begin
        gmem0_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln36_reg_986 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((icmp_ln36_reg_986 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage52) & (1'b0 == ap_block_pp0_stage52)) | ((icmp_ln36_reg_986 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage51) & (1'b0 == ap_block_pp0_stage51)) | ((icmp_ln36_reg_986 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage50) & (1'b0 == ap_block_pp0_stage50)) | ((icmp_ln36_reg_986 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage49) & (1'b0 == ap_block_pp0_stage49)) | ((icmp_ln36_reg_986 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage48) & (1'b0 == ap_block_pp0_stage48)) | ((icmp_ln36_reg_986 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage47) & (1'b0 == ap_block_pp0_stage47)) | ((icmp_ln36_reg_986 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage46) 
    & (1'b0 == ap_block_pp0_stage46)) | ((icmp_ln36_reg_986 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage45) & (1'b0 == ap_block_pp0_stage45)) | ((icmp_ln36_reg_986 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage44) & (1'b0 == ap_block_pp0_stage44)) | ((icmp_ln36_reg_986 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage43) & (1'b0 == ap_block_pp0_stage43)) | ((icmp_ln36_reg_986 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage42) & (1'b0 == ap_block_pp0_stage42)) | ((icmp_ln36_reg_986 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage41) & (1'b0 == ap_block_pp0_stage41)) | ((icmp_ln36_reg_986 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage40) & (1'b0 == ap_block_pp0_stage40)) | ((icmp_ln36_reg_986 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage39) & (1'b0 == ap_block_pp0_stage39)) | ((icmp_ln36_reg_986 == 1'd1) & (ap_enable_reg_pp0_iter0 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage38) & (1'b0 == ap_block_pp0_stage38)) | ((icmp_ln36_reg_986 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage37) & (1'b0 == ap_block_pp0_stage37)) | ((icmp_ln36_reg_986 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage36) & (1'b0 == ap_block_pp0_stage36)) | ((icmp_ln36_reg_986 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage35) & (1'b0 == ap_block_pp0_stage35)) | ((icmp_ln36_reg_986 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage34) & (1'b0 == ap_block_pp0_stage34)) | ((icmp_ln36_reg_986 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (1'b0 == ap_block_pp0_stage33)) | ((icmp_ln36_reg_986 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (1'b0 == ap_block_pp0_stage32)) | ((icmp_ln36_reg_986 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (1'b0 == ap_block_pp0_stage31)) | ((icmp_ln36_reg_986 
    == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (1'b0 == ap_block_pp0_stage30)) | ((icmp_ln36_reg_986 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (1'b0 == ap_block_pp0_stage29)) | ((icmp_ln36_reg_986 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (1'b0 == ap_block_pp0_stage28)) | ((icmp_ln36_reg_986 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (1'b0 == ap_block_pp0_stage27)) | ((icmp_ln36_reg_986 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26)) | ((icmp_ln36_reg_986 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25)) | ((icmp_ln36_reg_986 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24)) | ((icmp_ln36_reg_986 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & 
    (1'b0 == ap_block_pp0_stage23)) | ((icmp_ln36_reg_986 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22)) | ((icmp_ln36_reg_986 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 == ap_block_pp0_stage21)) | ((icmp_ln36_reg_986 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20)) | ((icmp_ln36_reg_986 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19)) | ((icmp_ln36_reg_986 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18)) | ((icmp_ln36_reg_986 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)) | ((icmp_ln36_reg_986 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16)) | ((icmp_ln36_reg_986 == 1'd1) & (ap_enable_reg_pp0_iter0 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15)) | ((icmp_ln36_reg_986 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)) | ((icmp_ln36_reg_986 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) 
    & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)))) begin
        gmem0_blk_n_AR = grp_copy_input_fu_120_gmem0_blk_n_AR;
    end else begin
        gmem0_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)))) begin
        gmem0_blk_n_AW = grp_copy_output_fu_211_gmem0_blk_n_AW;
    end else begin
        gmem0_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)))) begin
        gmem0_blk_n_B = grp_copy_output_fu_211_gmem0_blk_n_B;
    end else begin
        gmem0_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if ((((icmp_ln36_reg_986 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((icmp_ln36_reg_986 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage52) & (1'b0 == ap_block_pp0_stage52)) | ((icmp_ln36_reg_986 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage51) & (1'b0 == ap_block_pp0_stage51)) | ((icmp_ln36_reg_986 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage50) & (1'b0 == ap_block_pp0_stage50)) | ((icmp_ln36_reg_986 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage49) & (1'b0 == ap_block_pp0_stage49)) | ((icmp_ln36_reg_986 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage48) & (1'b0 == ap_block_pp0_stage48)) | ((icmp_ln36_reg_986 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage47) & (1'b0 == ap_block_pp0_stage47)) | ((icmp_ln36_reg_986 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage46) 
    & (1'b0 == ap_block_pp0_stage46)) | ((icmp_ln36_reg_986 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage45) & (1'b0 == ap_block_pp0_stage45)) | ((icmp_ln36_reg_986 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage44) & (1'b0 == ap_block_pp0_stage44)) | ((icmp_ln36_reg_986 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage43) & (1'b0 == ap_block_pp0_stage43)) | ((icmp_ln36_reg_986 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage42) & (1'b0 == ap_block_pp0_stage42)) | ((icmp_ln36_reg_986 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage41) & (1'b0 == ap_block_pp0_stage41)) | ((icmp_ln36_reg_986 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage40) & (1'b0 == ap_block_pp0_stage40)) | ((icmp_ln36_reg_986 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage39) & (1'b0 == ap_block_pp0_stage39)) | ((icmp_ln36_reg_986 == 1'd1) & (ap_enable_reg_pp0_iter0 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage38) & (1'b0 == ap_block_pp0_stage38)) | ((icmp_ln36_reg_986 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage37) & (1'b0 == ap_block_pp0_stage37)) | ((icmp_ln36_reg_986 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage36) & (1'b0 == ap_block_pp0_stage36)) | ((icmp_ln36_reg_986 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage35) & (1'b0 == ap_block_pp0_stage35)) | ((icmp_ln36_reg_986 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage34) & (1'b0 == ap_block_pp0_stage34)) | ((icmp_ln36_reg_986 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33) & (1'b0 == ap_block_pp0_stage33)) | ((icmp_ln36_reg_986 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (1'b0 == ap_block_pp0_stage32)) | ((icmp_ln36_reg_986 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31) & (1'b0 == ap_block_pp0_stage31)) | ((icmp_ln36_reg_986 
    == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30) & (1'b0 == ap_block_pp0_stage30)) | ((icmp_ln36_reg_986 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29) & (1'b0 == ap_block_pp0_stage29)) | ((icmp_ln36_reg_986 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28) & (1'b0 == ap_block_pp0_stage28)) | ((icmp_ln36_reg_986 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (1'b0 == ap_block_pp0_stage27)) | ((icmp_ln36_reg_986 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26)) | ((icmp_ln36_reg_986 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25)) | ((icmp_ln36_reg_986 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24)) | ((icmp_ln36_reg_986 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & 
    (1'b0 == ap_block_pp0_stage23)) | ((icmp_ln36_reg_986 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22)) | ((icmp_ln36_reg_986 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 == ap_block_pp0_stage21)) | ((icmp_ln36_reg_986 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20)) | ((icmp_ln36_reg_986 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19)) | ((icmp_ln36_reg_986 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18)) | ((icmp_ln36_reg_986 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)) | ((icmp_ln36_reg_986 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16)) | ((icmp_ln36_reg_986 == 1'd1) & (ap_enable_reg_pp0_iter0 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15)) | ((icmp_ln36_reg_986 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)) | ((icmp_ln36_reg_986 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) 
    & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)))) begin
        gmem0_blk_n_R = grp_copy_input_fu_120_gmem0_blk_n_R;
    end else begin
        gmem0_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)))) begin
        gmem0_blk_n_W = grp_copy_output_fu_211_gmem0_blk_n_W;
    end else begin
        gmem0_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage52) & (1'b0 == ap_block_pp0_stage52_11001_ignoreCallOp203)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001_ignoreCallOp164)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001_ignoreCallOp163)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001_ignoreCallOp162)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001_ignoreCallOp161)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001_ignoreCallOp160)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001_ignoreCallOp159)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001_ignoreCallOp158)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp156)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp155)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp204)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 
    == ap_block_pp0_stage3_11001_ignoreCallOp153)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp152)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp205)) | ((1'b1 == ap_CS_fsm_pp0_stage51) & (1'b0 == ap_block_pp0_stage51_11001_ignoreCallOp202)) | ((1'b1 == ap_CS_fsm_pp0_stage50) & (1'b0 == ap_block_pp0_stage50_11001_ignoreCallOp201)) | ((1'b1 == ap_CS_fsm_pp0_stage49) & (1'b0 == ap_block_pp0_stage49_11001_ignoreCallOp200)) | ((1'b1 == ap_CS_fsm_pp0_stage48) & (1'b0 == ap_block_pp0_stage48_11001_ignoreCallOp199)) | ((1'b1 == ap_CS_fsm_pp0_stage47) & (1'b0 == ap_block_pp0_stage47_11001_ignoreCallOp198)) | ((1'b1 == ap_CS_fsm_pp0_stage46) & (1'b0 == ap_block_pp0_stage46_11001_ignoreCallOp197)) | ((1'b1 == ap_CS_fsm_pp0_stage45) & (1'b0 == ap_block_pp0_stage45_11001_ignoreCallOp196)) | ((1'b1 == ap_CS_fsm_pp0_stage44) & (1'b0 == ap_block_pp0_stage44_11001_ignoreCallOp195)) | ((1'b1 == ap_CS_fsm_pp0_stage43) & (1'b0 == ap_block_pp0_stage43_11001_ignoreCallOp194)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage42) & (1'b0 == ap_block_pp0_stage42_11001_ignoreCallOp193)) | ((1'b1 == ap_CS_fsm_pp0_stage41) & (1'b0 == ap_block_pp0_stage41_11001_ignoreCallOp192)) | ((1'b1 == ap_CS_fsm_pp0_stage40) & (1'b0 == ap_block_pp0_stage40_11001_ignoreCallOp191)) | ((1'b1 == ap_CS_fsm_pp0_stage39) & (1'b0 == ap_block_pp0_stage39_11001_ignoreCallOp190)) | ((1'b1 == ap_CS_fsm_pp0_stage38) & (1'b0 == ap_block_pp0_stage38_11001_ignoreCallOp189)) | ((1'b1 == ap_CS_fsm_pp0_stage37) & (1'b0 == ap_block_pp0_stage37_11001_ignoreCallOp188)) | ((1'b1 == ap_CS_fsm_pp0_stage36) & (1'b0 == ap_block_pp0_stage36_11001_ignoreCallOp187)) | ((1'b1 == ap_CS_fsm_pp0_stage35) & (1'b0 == ap_block_pp0_stage35_11001_ignoreCallOp186)) | ((1'b1 == ap_CS_fsm_pp0_stage34) & (1'b0 == ap_block_pp0_stage34_11001_ignoreCallOp185)) | ((1'b1 == ap_CS_fsm_pp0_stage33) & (1'b0 == ap_block_pp0_stage33_11001_ignoreCallOp184)) | ((1'b1 == ap_CS_fsm_pp0_stage32) & (1'b0 == ap_block_pp0_stage32_11001_ignoreCallOp183)) | ((1'b1 == ap_CS_fsm_pp0_stage31) 
    & (1'b0 == ap_block_pp0_stage31_11001_ignoreCallOp182)) | ((1'b1 == ap_CS_fsm_pp0_stage30) & (1'b0 == ap_block_pp0_stage30_11001_ignoreCallOp181)) | ((1'b1 == ap_CS_fsm_pp0_stage29) & (1'b0 == ap_block_pp0_stage29_11001_ignoreCallOp180)) | ((1'b1 == ap_CS_fsm_pp0_stage28) & (1'b0 == ap_block_pp0_stage28_11001_ignoreCallOp179)) | ((1'b1 == ap_CS_fsm_pp0_stage27) & (1'b0 == ap_block_pp0_stage27_11001_ignoreCallOp178)) | ((1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26_11001_ignoreCallOp177)) | ((1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25_11001_ignoreCallOp176)) | ((1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24_11001_ignoreCallOp175)) | ((1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23_11001_ignoreCallOp174)) | ((1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22_11001_ignoreCallOp173)) | ((1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 == ap_block_pp0_stage21_11001_ignoreCallOp172)) | ((1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20_11001_ignoreCallOp171)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001_ignoreCallOp170)) | ((1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001_ignoreCallOp169)) | ((1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001_ignoreCallOp168)) | ((1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001_ignoreCallOp167)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001_ignoreCallOp166)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001_ignoreCallOp165)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001_ignoreCallOp157)))) begin
        grp_copy_input_fu_120_ap_ce = 1'b1;
    end else begin
        grp_copy_input_fu_120_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage52) & (1'b0 == ap_block_pp0_stage52_11001_ignoreCallOp452)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001_ignoreCallOp467)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001_ignoreCallOp464)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001_ignoreCallOp463)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001_ignoreCallOp462)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001_ignoreCallOp461)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001_ignoreCallOp460)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp458)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp457)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp453)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp456)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 
    == ap_block_pp0_stage2_11001_ignoreCallOp455)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp454)) | ((1'b1 == ap_CS_fsm_pp0_stage51) & (1'b0 == ap_block_pp0_stage51_11001_ignoreCallOp451)) | ((1'b1 == ap_CS_fsm_pp0_stage50) & (1'b0 == ap_block_pp0_stage50_11001_ignoreCallOp450)) | ((1'b1 == ap_CS_fsm_pp0_stage49) & (1'b0 == ap_block_pp0_stage49_11001_ignoreCallOp449)) | ((1'b1 == ap_CS_fsm_pp0_stage48) & (1'b0 == ap_block_pp0_stage48_11001_ignoreCallOp448)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001_ignoreCallOp459)))) begin
        grp_copy_output_fu_211_ap_ce = 1'b1;
    end else begin
        grp_copy_output_fu_211_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage48) & (1'b0 == ap_block_pp0_stage48_11001_ignoreCallOp447)) | ((1'b1 == ap_CS_fsm_pp0_stage47) & (1'b0 == ap_block_pp0_stage47_11001_ignoreCallOp445)) | ((1'b1 == ap_CS_fsm_pp0_stage46) & (1'b0 == ap_block_pp0_stage46_11001_ignoreCallOp442)) | ((1'b1 == ap_CS_fsm_pp0_stage45) & (1'b0 == ap_block_pp0_stage45_11001_ignoreCallOp438)) | ((1'b1 == ap_CS_fsm_pp0_stage44) & (1'b0 == ap_block_pp0_stage44_11001_ignoreCallOp433)) | ((1'b1 == ap_CS_fsm_pp0_stage43) & (1'b0 == ap_block_pp0_stage43_11001_ignoreCallOp428)) | ((1'b1 == ap_CS_fsm_pp0_stage42) & (1'b0 == ap_block_pp0_stage42_11001_ignoreCallOp424)) | ((1'b1 == ap_CS_fsm_pp0_stage41) & (1'b0 == ap_block_pp0_stage41_11001_ignoreCallOp421)) | ((1'b1 == ap_CS_fsm_pp0_stage40) & (1'b0 == ap_block_pp0_stage40_11001_ignoreCallOp419)) | ((1'b1 == ap_CS_fsm_pp0_stage39) & (1'b0 == ap_block_pp0_stage39_11001_ignoreCallOp418)))) begin
        grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_ap_ce = 1'b1;
    end else begin
        grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage43) & (1'b0 == ap_block_pp0_stage43_ignoreCallOp432))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_0_val1 = scores_100_reg_1745;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage42) & (1'b0 == ap_block_pp0_stage42_ignoreCallOp427))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_0_val1 = scores_75_reg_1620;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage41) & (1'b0 == ap_block_pp0_stage41_ignoreCallOp423))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_0_val1 = scores_50_reg_1495;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage40) & (1'b0 == ap_block_pp0_stage40_ignoreCallOp420))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_0_val1 = scores_25_reg_1370;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage39) & (1'b0 == ap_block_pp0_stage39_ignoreCallOp418))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_0_val1 = scores_reg_1245;
        end else begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_0_val1 = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_0_val1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage43) & (1'b0 == ap_block_pp0_stage43_ignoreCallOp432))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_10_val11 = scores_110_reg_1795;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage42) & (1'b0 == ap_block_pp0_stage42_ignoreCallOp427))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_10_val11 = scores_85_reg_1670;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage41) & (1'b0 == ap_block_pp0_stage41_ignoreCallOp423))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_10_val11 = scores_60_reg_1545;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage40) & (1'b0 == ap_block_pp0_stage40_ignoreCallOp420))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_10_val11 = scores_35_reg_1420;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage39) & (1'b0 == ap_block_pp0_stage39_ignoreCallOp418))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_10_val11 = scores_10_reg_1295;
        end else begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_10_val11 = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_10_val11 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage43) & (1'b0 == ap_block_pp0_stage43_ignoreCallOp432))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_11_val12 = scores_111_reg_1800;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage42) & (1'b0 == ap_block_pp0_stage42_ignoreCallOp427))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_11_val12 = scores_86_reg_1675;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage41) & (1'b0 == ap_block_pp0_stage41_ignoreCallOp423))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_11_val12 = scores_61_reg_1550;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage40) & (1'b0 == ap_block_pp0_stage40_ignoreCallOp420))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_11_val12 = scores_36_reg_1425;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage39) & (1'b0 == ap_block_pp0_stage39_ignoreCallOp418))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_11_val12 = scores_11_reg_1300;
        end else begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_11_val12 = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_11_val12 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage43) & (1'b0 == ap_block_pp0_stage43_ignoreCallOp432))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_12_val13 = scores_112_reg_1805;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage42) & (1'b0 == ap_block_pp0_stage42_ignoreCallOp427))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_12_val13 = scores_87_reg_1680;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage41) & (1'b0 == ap_block_pp0_stage41_ignoreCallOp423))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_12_val13 = scores_62_reg_1555;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage40) & (1'b0 == ap_block_pp0_stage40_ignoreCallOp420))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_12_val13 = scores_37_reg_1430;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage39) & (1'b0 == ap_block_pp0_stage39_ignoreCallOp418))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_12_val13 = scores_12_reg_1305;
        end else begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_12_val13 = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_12_val13 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage43) & (1'b0 == ap_block_pp0_stage43_ignoreCallOp432))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_13_val14 = scores_113_reg_1810;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage42) & (1'b0 == ap_block_pp0_stage42_ignoreCallOp427))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_13_val14 = scores_88_reg_1685;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage41) & (1'b0 == ap_block_pp0_stage41_ignoreCallOp423))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_13_val14 = scores_63_reg_1560;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage40) & (1'b0 == ap_block_pp0_stage40_ignoreCallOp420))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_13_val14 = scores_38_reg_1435;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage39) & (1'b0 == ap_block_pp0_stage39_ignoreCallOp418))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_13_val14 = scores_13_reg_1310;
        end else begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_13_val14 = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_13_val14 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage43) & (1'b0 == ap_block_pp0_stage43_ignoreCallOp432))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_14_val15 = scores_114_reg_1815;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage42) & (1'b0 == ap_block_pp0_stage42_ignoreCallOp427))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_14_val15 = scores_89_reg_1690;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage41) & (1'b0 == ap_block_pp0_stage41_ignoreCallOp423))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_14_val15 = scores_64_reg_1565;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage40) & (1'b0 == ap_block_pp0_stage40_ignoreCallOp420))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_14_val15 = scores_39_reg_1440;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage39) & (1'b0 == ap_block_pp0_stage39_ignoreCallOp418))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_14_val15 = scores_14_reg_1315;
        end else begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_14_val15 = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_14_val15 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage43) & (1'b0 == ap_block_pp0_stage43_ignoreCallOp432))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_15_val16 = scores_115_reg_1820;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage42) & (1'b0 == ap_block_pp0_stage42_ignoreCallOp427))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_15_val16 = scores_90_reg_1695;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage41) & (1'b0 == ap_block_pp0_stage41_ignoreCallOp423))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_15_val16 = scores_65_reg_1570;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage40) & (1'b0 == ap_block_pp0_stage40_ignoreCallOp420))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_15_val16 = scores_40_reg_1445;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage39) & (1'b0 == ap_block_pp0_stage39_ignoreCallOp418))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_15_val16 = scores_15_reg_1320;
        end else begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_15_val16 = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_15_val16 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage43) & (1'b0 == ap_block_pp0_stage43_ignoreCallOp432))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_16_val = scores_116_reg_1825;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage42) & (1'b0 == ap_block_pp0_stage42_ignoreCallOp427))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_16_val = scores_91_reg_1700;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage41) & (1'b0 == ap_block_pp0_stage41_ignoreCallOp423))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_16_val = scores_66_reg_1575;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage40) & (1'b0 == ap_block_pp0_stage40_ignoreCallOp420))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_16_val = scores_41_reg_1450;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage39) & (1'b0 == ap_block_pp0_stage39_ignoreCallOp418))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_16_val = scores_16_reg_1325;
        end else begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_16_val = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_16_val = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage43) & (1'b0 == ap_block_pp0_stage43_ignoreCallOp432))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_17_val = scores_117_reg_1830;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage42) & (1'b0 == ap_block_pp0_stage42_ignoreCallOp427))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_17_val = scores_92_reg_1705;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage41) & (1'b0 == ap_block_pp0_stage41_ignoreCallOp423))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_17_val = scores_67_reg_1580;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage40) & (1'b0 == ap_block_pp0_stage40_ignoreCallOp420))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_17_val = scores_42_reg_1455;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage39) & (1'b0 == ap_block_pp0_stage39_ignoreCallOp418))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_17_val = scores_17_reg_1330;
        end else begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_17_val = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_17_val = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage43) & (1'b0 == ap_block_pp0_stage43_ignoreCallOp432))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_18_val = scores_118_reg_1835;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage42) & (1'b0 == ap_block_pp0_stage42_ignoreCallOp427))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_18_val = scores_93_reg_1710;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage41) & (1'b0 == ap_block_pp0_stage41_ignoreCallOp423))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_18_val = scores_68_reg_1585;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage40) & (1'b0 == ap_block_pp0_stage40_ignoreCallOp420))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_18_val = scores_43_reg_1460;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage39) & (1'b0 == ap_block_pp0_stage39_ignoreCallOp418))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_18_val = scores_18_reg_1335;
        end else begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_18_val = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_18_val = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage43) & (1'b0 == ap_block_pp0_stage43_ignoreCallOp432))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_19_val = scores_119_reg_1840;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage42) & (1'b0 == ap_block_pp0_stage42_ignoreCallOp427))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_19_val = scores_94_reg_1715;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage41) & (1'b0 == ap_block_pp0_stage41_ignoreCallOp423))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_19_val = scores_69_reg_1590;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage40) & (1'b0 == ap_block_pp0_stage40_ignoreCallOp420))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_19_val = scores_44_reg_1465;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage39) & (1'b0 == ap_block_pp0_stage39_ignoreCallOp418))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_19_val = scores_19_reg_1340;
        end else begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_19_val = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_19_val = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage43) & (1'b0 == ap_block_pp0_stage43_ignoreCallOp432))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_1_val2 = scores_101_reg_1750;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage42) & (1'b0 == ap_block_pp0_stage42_ignoreCallOp427))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_1_val2 = scores_76_reg_1625;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage41) & (1'b0 == ap_block_pp0_stage41_ignoreCallOp423))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_1_val2 = scores_51_reg_1500;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage40) & (1'b0 == ap_block_pp0_stage40_ignoreCallOp420))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_1_val2 = scores_26_reg_1375;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage39) & (1'b0 == ap_block_pp0_stage39_ignoreCallOp418))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_1_val2 = scores_1_reg_1250;
        end else begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_1_val2 = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_1_val2 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage43) & (1'b0 == ap_block_pp0_stage43_ignoreCallOp432))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_20_val = scores_120_reg_1845;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage42) & (1'b0 == ap_block_pp0_stage42_ignoreCallOp427))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_20_val = scores_95_reg_1720;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage41) & (1'b0 == ap_block_pp0_stage41_ignoreCallOp423))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_20_val = scores_70_reg_1595;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage40) & (1'b0 == ap_block_pp0_stage40_ignoreCallOp420))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_20_val = scores_45_reg_1470;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage39) & (1'b0 == ap_block_pp0_stage39_ignoreCallOp418))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_20_val = scores_20_reg_1345;
        end else begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_20_val = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_20_val = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage43) & (1'b0 == ap_block_pp0_stage43_ignoreCallOp432))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_21_val = scores_121_reg_1850;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage42) & (1'b0 == ap_block_pp0_stage42_ignoreCallOp427))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_21_val = scores_96_reg_1725;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage41) & (1'b0 == ap_block_pp0_stage41_ignoreCallOp423))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_21_val = scores_71_reg_1600;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage40) & (1'b0 == ap_block_pp0_stage40_ignoreCallOp420))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_21_val = scores_46_reg_1475;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage39) & (1'b0 == ap_block_pp0_stage39_ignoreCallOp418))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_21_val = scores_21_reg_1350;
        end else begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_21_val = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_21_val = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage43) & (1'b0 == ap_block_pp0_stage43_ignoreCallOp432))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_22_val = scores_122_reg_1855;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage42) & (1'b0 == ap_block_pp0_stage42_ignoreCallOp427))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_22_val = scores_97_reg_1730;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage41) & (1'b0 == ap_block_pp0_stage41_ignoreCallOp423))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_22_val = scores_72_reg_1605;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage40) & (1'b0 == ap_block_pp0_stage40_ignoreCallOp420))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_22_val = scores_47_reg_1480;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage39) & (1'b0 == ap_block_pp0_stage39_ignoreCallOp418))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_22_val = scores_22_reg_1355;
        end else begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_22_val = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_22_val = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage43) & (1'b0 == ap_block_pp0_stage43_ignoreCallOp432))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_23_val = scores_123_reg_1860;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage42) & (1'b0 == ap_block_pp0_stage42_ignoreCallOp427))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_23_val = scores_98_reg_1735;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage41) & (1'b0 == ap_block_pp0_stage41_ignoreCallOp423))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_23_val = scores_73_reg_1610;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage40) & (1'b0 == ap_block_pp0_stage40_ignoreCallOp420))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_23_val = scores_48_reg_1485;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage39) & (1'b0 == ap_block_pp0_stage39_ignoreCallOp418))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_23_val = scores_23_reg_1360;
        end else begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_23_val = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_23_val = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage43) & (1'b0 == ap_block_pp0_stage43_ignoreCallOp432))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_24_val = scores_124_reg_1865;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage42) & (1'b0 == ap_block_pp0_stage42_ignoreCallOp427))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_24_val = scores_99_reg_1740;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage41) & (1'b0 == ap_block_pp0_stage41_ignoreCallOp423))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_24_val = scores_74_reg_1615;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage40) & (1'b0 == ap_block_pp0_stage40_ignoreCallOp420))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_24_val = scores_49_reg_1490;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage39) & (1'b0 == ap_block_pp0_stage39_ignoreCallOp418))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_24_val = scores_24_reg_1365;
        end else begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_24_val = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_24_val = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage43) & (1'b0 == ap_block_pp0_stage43_ignoreCallOp432))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_2_val3 = scores_102_reg_1755;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage42) & (1'b0 == ap_block_pp0_stage42_ignoreCallOp427))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_2_val3 = scores_77_reg_1630;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage41) & (1'b0 == ap_block_pp0_stage41_ignoreCallOp423))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_2_val3 = scores_52_reg_1505;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage40) & (1'b0 == ap_block_pp0_stage40_ignoreCallOp420))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_2_val3 = scores_27_reg_1380;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage39) & (1'b0 == ap_block_pp0_stage39_ignoreCallOp418))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_2_val3 = scores_2_reg_1255;
        end else begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_2_val3 = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_2_val3 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage43) & (1'b0 == ap_block_pp0_stage43_ignoreCallOp432))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_3_val4 = scores_103_reg_1760;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage42) & (1'b0 == ap_block_pp0_stage42_ignoreCallOp427))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_3_val4 = scores_78_reg_1635;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage41) & (1'b0 == ap_block_pp0_stage41_ignoreCallOp423))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_3_val4 = scores_53_reg_1510;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage40) & (1'b0 == ap_block_pp0_stage40_ignoreCallOp420))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_3_val4 = scores_28_reg_1385;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage39) & (1'b0 == ap_block_pp0_stage39_ignoreCallOp418))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_3_val4 = scores_3_reg_1260;
        end else begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_3_val4 = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_3_val4 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage43) & (1'b0 == ap_block_pp0_stage43_ignoreCallOp432))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_4_val5 = scores_104_reg_1765;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage42) & (1'b0 == ap_block_pp0_stage42_ignoreCallOp427))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_4_val5 = scores_79_reg_1640;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage41) & (1'b0 == ap_block_pp0_stage41_ignoreCallOp423))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_4_val5 = scores_54_reg_1515;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage40) & (1'b0 == ap_block_pp0_stage40_ignoreCallOp420))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_4_val5 = scores_29_reg_1390;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage39) & (1'b0 == ap_block_pp0_stage39_ignoreCallOp418))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_4_val5 = scores_4_reg_1265;
        end else begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_4_val5 = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_4_val5 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage43) & (1'b0 == ap_block_pp0_stage43_ignoreCallOp432))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_5_val6 = scores_105_reg_1770;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage42) & (1'b0 == ap_block_pp0_stage42_ignoreCallOp427))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_5_val6 = scores_80_reg_1645;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage41) & (1'b0 == ap_block_pp0_stage41_ignoreCallOp423))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_5_val6 = scores_55_reg_1520;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage40) & (1'b0 == ap_block_pp0_stage40_ignoreCallOp420))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_5_val6 = scores_30_reg_1395;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage39) & (1'b0 == ap_block_pp0_stage39_ignoreCallOp418))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_5_val6 = scores_5_reg_1270;
        end else begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_5_val6 = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_5_val6 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage43) & (1'b0 == ap_block_pp0_stage43_ignoreCallOp432))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_6_val7 = scores_106_reg_1775;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage42) & (1'b0 == ap_block_pp0_stage42_ignoreCallOp427))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_6_val7 = scores_81_reg_1650;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage41) & (1'b0 == ap_block_pp0_stage41_ignoreCallOp423))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_6_val7 = scores_56_reg_1525;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage40) & (1'b0 == ap_block_pp0_stage40_ignoreCallOp420))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_6_val7 = scores_31_reg_1400;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage39) & (1'b0 == ap_block_pp0_stage39_ignoreCallOp418))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_6_val7 = scores_6_reg_1275;
        end else begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_6_val7 = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_6_val7 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage43) & (1'b0 == ap_block_pp0_stage43_ignoreCallOp432))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_7_val8 = scores_107_reg_1780;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage42) & (1'b0 == ap_block_pp0_stage42_ignoreCallOp427))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_7_val8 = scores_82_reg_1655;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage41) & (1'b0 == ap_block_pp0_stage41_ignoreCallOp423))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_7_val8 = scores_57_reg_1530;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage40) & (1'b0 == ap_block_pp0_stage40_ignoreCallOp420))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_7_val8 = scores_32_reg_1405;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage39) & (1'b0 == ap_block_pp0_stage39_ignoreCallOp418))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_7_val8 = scores_7_reg_1280;
        end else begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_7_val8 = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_7_val8 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage43) & (1'b0 == ap_block_pp0_stage43_ignoreCallOp432))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_8_val9 = scores_108_reg_1785;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage42) & (1'b0 == ap_block_pp0_stage42_ignoreCallOp427))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_8_val9 = scores_83_reg_1660;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage41) & (1'b0 == ap_block_pp0_stage41_ignoreCallOp423))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_8_val9 = scores_58_reg_1535;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage40) & (1'b0 == ap_block_pp0_stage40_ignoreCallOp420))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_8_val9 = scores_33_reg_1410;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage39) & (1'b0 == ap_block_pp0_stage39_ignoreCallOp418))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_8_val9 = scores_8_reg_1285;
        end else begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_8_val9 = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_8_val9 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage43) & (1'b0 == ap_block_pp0_stage43_ignoreCallOp432))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_9_val10 = scores_109_reg_1790;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage42) & (1'b0 == ap_block_pp0_stage42_ignoreCallOp427))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_9_val10 = scores_84_reg_1665;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage41) & (1'b0 == ap_block_pp0_stage41_ignoreCallOp423))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_9_val10 = scores_59_reg_1540;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage40) & (1'b0 == ap_block_pp0_stage40_ignoreCallOp420))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_9_val10 = scores_34_reg_1415;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage39) & (1'b0 == ap_block_pp0_stage39_ignoreCallOp418))) begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_9_val10 = scores_9_reg_1290;
        end else begin
            grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_9_val10 = 'bx;
        end
    end else begin
        grp_reduce_ap_fixed_18_8_5_3_0_25_OpAdd_ap_fixed_18_8_5_3_0_s_fu_182_x_9_val10 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage38) & (1'b0 == ap_block_pp0_stage38_11001_ignoreCallOp292)) | ((1'b1 == ap_CS_fsm_pp0_stage37) & (1'b0 == ap_block_pp0_stage37_11001_ignoreCallOp291)) | ((1'b1 == ap_CS_fsm_pp0_stage36) & (1'b0 == ap_block_pp0_stage36_11001_ignoreCallOp290)) | ((1'b1 == ap_CS_fsm_pp0_stage35) & (1'b0 == ap_block_pp0_stage35_11001_ignoreCallOp289)) | ((1'b1 == ap_CS_fsm_pp0_stage34) & (1'b0 == ap_block_pp0_stage34_11001_ignoreCallOp288)) | ((1'b1 == ap_CS_fsm_pp0_stage33) & (1'b0 == ap_block_pp0_stage33_11001_ignoreCallOp287)) | ((1'b1 == ap_CS_fsm_pp0_stage32) & (1'b0 == ap_block_pp0_stage32_11001_ignoreCallOp286)) | ((1'b1 == ap_CS_fsm_pp0_stage31) & (1'b0 == ap_block_pp0_stage31_11001_ignoreCallOp285)) | ((1'b1 == ap_CS_fsm_pp0_stage30) & (1'b0 == ap_block_pp0_stage30_11001_ignoreCallOp284)) | ((1'b1 == ap_CS_fsm_pp0_stage29) & (1'b0 == ap_block_pp0_stage29_11001_ignoreCallOp283)) | ((1'b1 == ap_CS_fsm_pp0_stage28) & (1'b0 == ap_block_pp0_stage28_11001_ignoreCallOp282)))) begin
        grp_tree_scores_fu_128_ap_ce = 1'b1;
    end else begin
        grp_tree_scores_fu_128_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        n_c_ap_vld = 1'b1;
    end else begin
        n_c_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        n_f_ap_vld = 1'b1;
    end else begin
        n_f_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_done_pending_pp0 == 1'b0) & (ap_idle_pp0_1to2 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if (((ap_idle_pp0_0to0 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter1_stage12))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((1'b0 == ap_block_pp0_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        ap_ST_fsm_pp0_stage17 : begin
            if ((1'b0 == ap_block_pp0_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end
        end
        ap_ST_fsm_pp0_stage18 : begin
            if ((1'b0 == ap_block_pp0_stage18_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end
        end
        ap_ST_fsm_pp0_stage19 : begin
            if ((1'b0 == ap_block_pp0_stage19_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end
        end
        ap_ST_fsm_pp0_stage20 : begin
            if ((1'b0 == ap_block_pp0_stage20_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end
        end
        ap_ST_fsm_pp0_stage21 : begin
            if ((1'b0 == ap_block_pp0_stage21_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end
        end
        ap_ST_fsm_pp0_stage22 : begin
            if ((1'b0 == ap_block_pp0_stage22_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end
        end
        ap_ST_fsm_pp0_stage23 : begin
            if ((1'b0 == ap_block_pp0_stage23_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end
        end
        ap_ST_fsm_pp0_stage24 : begin
            if ((1'b0 == ap_block_pp0_stage24_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end
        end
        ap_ST_fsm_pp0_stage25 : begin
            if ((1'b0 == ap_block_pp0_stage25_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage25;
            end
        end
        ap_ST_fsm_pp0_stage26 : begin
            if ((1'b0 == ap_block_pp0_stage26_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage26;
            end
        end
        ap_ST_fsm_pp0_stage27 : begin
            if ((1'b0 == ap_block_pp0_stage27_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage27;
            end
        end
        ap_ST_fsm_pp0_stage28 : begin
            if ((1'b0 == ap_block_pp0_stage28_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage28;
            end
        end
        ap_ST_fsm_pp0_stage29 : begin
            if ((1'b0 == ap_block_pp0_stage29_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage29;
            end
        end
        ap_ST_fsm_pp0_stage30 : begin
            if ((1'b0 == ap_block_pp0_stage30_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage30;
            end
        end
        ap_ST_fsm_pp0_stage31 : begin
            if ((1'b0 == ap_block_pp0_stage31_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage31;
            end
        end
        ap_ST_fsm_pp0_stage32 : begin
            if ((1'b0 == ap_block_pp0_stage32_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage32;
            end
        end
        ap_ST_fsm_pp0_stage33 : begin
            if ((1'b0 == ap_block_pp0_stage33_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage34;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage33;
            end
        end
        ap_ST_fsm_pp0_stage34 : begin
            if ((1'b0 == ap_block_pp0_stage34_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage34;
            end
        end
        ap_ST_fsm_pp0_stage35 : begin
            if ((1'b0 == ap_block_pp0_stage35_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage36;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage35;
            end
        end
        ap_ST_fsm_pp0_stage36 : begin
            if ((1'b0 == ap_block_pp0_stage36_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage37;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage36;
            end
        end
        ap_ST_fsm_pp0_stage37 : begin
            if ((1'b0 == ap_block_pp0_stage37_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage38;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage37;
            end
        end
        ap_ST_fsm_pp0_stage38 : begin
            if ((1'b0 == ap_block_pp0_stage38_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage38;
            end
        end
        ap_ST_fsm_pp0_stage39 : begin
            if ((1'b0 == ap_block_pp0_stage39_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage40;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage39;
            end
        end
        ap_ST_fsm_pp0_stage40 : begin
            if ((1'b0 == ap_block_pp0_stage40_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage40;
            end
        end
        ap_ST_fsm_pp0_stage41 : begin
            if ((1'b0 == ap_block_pp0_stage41_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage42;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage41;
            end
        end
        ap_ST_fsm_pp0_stage42 : begin
            if ((1'b0 == ap_block_pp0_stage42_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage43;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage42;
            end
        end
        ap_ST_fsm_pp0_stage43 : begin
            if ((1'b0 == ap_block_pp0_stage43_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage44;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage43;
            end
        end
        ap_ST_fsm_pp0_stage44 : begin
            if ((1'b0 == ap_block_pp0_stage44_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage45;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage44;
            end
        end
        ap_ST_fsm_pp0_stage45 : begin
            if ((1'b0 == ap_block_pp0_stage45_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage46;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage45;
            end
        end
        ap_ST_fsm_pp0_stage46 : begin
            if ((1'b0 == ap_block_pp0_stage46_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage47;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage46;
            end
        end
        ap_ST_fsm_pp0_stage47 : begin
            if ((1'b0 == ap_block_pp0_stage47_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage48;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage47;
            end
        end
        ap_ST_fsm_pp0_stage48 : begin
            if ((1'b0 == ap_block_pp0_stage48_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage49;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage48;
            end
        end
        ap_ST_fsm_pp0_stage49 : begin
            if ((1'b0 == ap_block_pp0_stage49_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage50;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage49;
            end
        end
        ap_ST_fsm_pp0_stage50 : begin
            if ((1'b0 == ap_block_pp0_stage50_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage51;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage50;
            end
        end
        ap_ST_fsm_pp0_stage51 : begin
            if ((1'b0 == ap_block_pp0_stage51_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage52;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage51;
            end
        end
        ap_ST_fsm_pp0_stage52 : begin
            if ((1'b0 == ap_block_pp0_stage52_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage52;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp0_stage18 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp0_stage19 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage20 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_pp0_stage21 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_pp0_stage22 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_pp0_stage23 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_pp0_stage24 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_pp0_stage25 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_pp0_stage26 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_pp0_stage27 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_pp0_stage28 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_pp0_stage29 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage30 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_pp0_stage31 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_pp0_stage32 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_pp0_stage33 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_pp0_stage34 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_pp0_stage35 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_pp0_stage36 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_pp0_stage37 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_pp0_stage38 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_pp0_stage39 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage40 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_pp0_stage41 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_pp0_stage42 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_pp0_stage43 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_pp0_stage44 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_pp0_stage45 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_pp0_stage46 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_pp0_stage47 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_pp0_stage48 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_pp0_stage49 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage50 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_pp0_stage51 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_pp0_stage52 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state54_pp0_stage0_iter1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state54_pp0_stage0_iter1));
end

assign ap_block_pp0_stage0_11001_ignoreCallOp204 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp453 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state54_pp0_stage0_iter1_ignore_call185));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state54_pp0_stage0_iter1));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage10_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state64_pp0_stage10_iter1));
end

assign ap_block_pp0_stage10_11001_ignoreCallOp161 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage10_11001_ignoreCallOp463 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state64_pp0_stage10_iter1_ignore_call185));
end

always @ (*) begin
    ap_block_pp0_stage10_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state64_pp0_stage10_iter1));
end

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage11_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state65_pp0_stage11_iter1));
end

assign ap_block_pp0_stage11_11001_ignoreCallOp162 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage11_11001_ignoreCallOp464 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state65_pp0_stage11_iter1_ignore_call185));
end

always @ (*) begin
    ap_block_pp0_stage11_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state65_pp0_stage11_iter1));
end

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage12_11001 = (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state119_pp0_stage12_iter2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state66_pp0_stage12_iter1)));
end

always @ (*) begin
    ap_block_pp0_stage12_11001_ignoreCallOp163 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state119_pp0_stage12_iter2_ignore_call3));
end

always @ (*) begin
    ap_block_pp0_stage12_11001_ignoreCallOp467 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state66_pp0_stage12_iter1_ignore_call185));
end

always @ (*) begin
    ap_block_pp0_stage12_subdone = (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state119_pp0_stage12_iter2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state66_pp0_stage12_iter1)));
end

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage13_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state67_pp0_stage13_iter1));
end

assign ap_block_pp0_stage13_11001_ignoreCallOp164 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage13_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state67_pp0_stage13_iter1));
end

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage14_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state15_pp0_stage14_iter0));
end

assign ap_block_pp0_stage14_11001_ignoreCallOp165 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage14_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state15_pp0_stage14_iter0));
end

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage15_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state16_pp0_stage15_iter0));
end

assign ap_block_pp0_stage15_11001_ignoreCallOp166 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage15_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state16_pp0_stage15_iter0));
end

assign ap_block_pp0_stage16 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage16_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state17_pp0_stage16_iter0));
end

assign ap_block_pp0_stage16_11001_ignoreCallOp167 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage16_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state17_pp0_stage16_iter0));
end

assign ap_block_pp0_stage17 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage17_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state18_pp0_stage17_iter0));
end

assign ap_block_pp0_stage17_11001_ignoreCallOp168 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage17_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state18_pp0_stage17_iter0));
end

assign ap_block_pp0_stage18 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage18_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state19_pp0_stage18_iter0));
end

assign ap_block_pp0_stage18_11001_ignoreCallOp169 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage18_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state19_pp0_stage18_iter0));
end

assign ap_block_pp0_stage19 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage19_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state20_pp0_stage19_iter0));
end

assign ap_block_pp0_stage19_11001_ignoreCallOp170 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage19_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state20_pp0_stage19_iter0));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state55_pp0_stage1_iter1));
end

assign ap_block_pp0_stage1_11001_ignoreCallOp205 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001_ignoreCallOp454 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state55_pp0_stage1_iter1_ignore_call185));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state55_pp0_stage1_iter1));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage20_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state21_pp0_stage20_iter0));
end

assign ap_block_pp0_stage20_11001_ignoreCallOp171 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage20_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state21_pp0_stage20_iter0));
end

assign ap_block_pp0_stage21 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage21_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state22_pp0_stage21_iter0));
end

assign ap_block_pp0_stage21_11001_ignoreCallOp172 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage21_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state22_pp0_stage21_iter0));
end

assign ap_block_pp0_stage22 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage22_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state23_pp0_stage22_iter0));
end

assign ap_block_pp0_stage22_11001_ignoreCallOp173 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage22_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state23_pp0_stage22_iter0));
end

assign ap_block_pp0_stage23 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage23_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state24_pp0_stage23_iter0));
end

assign ap_block_pp0_stage23_11001_ignoreCallOp174 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage23_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state24_pp0_stage23_iter0));
end

assign ap_block_pp0_stage24 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage24_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state25_pp0_stage24_iter0));
end

assign ap_block_pp0_stage24_11001_ignoreCallOp175 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage24_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state25_pp0_stage24_iter0));
end

assign ap_block_pp0_stage25 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage25_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state26_pp0_stage25_iter0));
end

assign ap_block_pp0_stage25_11001_ignoreCallOp176 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage25_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state26_pp0_stage25_iter0));
end

assign ap_block_pp0_stage26 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage26_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state27_pp0_stage26_iter0));
end

assign ap_block_pp0_stage26_11001_ignoreCallOp177 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage26_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state27_pp0_stage26_iter0));
end

assign ap_block_pp0_stage27 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage27_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state28_pp0_stage27_iter0));
end

assign ap_block_pp0_stage27_11001_ignoreCallOp178 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage27_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state28_pp0_stage27_iter0));
end

assign ap_block_pp0_stage28 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage28_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state29_pp0_stage28_iter0));
end

assign ap_block_pp0_stage28_11001_ignoreCallOp179 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage28_11001_ignoreCallOp282 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state29_pp0_stage28_iter0_ignore_call54));
end

assign ap_block_pp0_stage28_ignoreCallOp282 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage28_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state29_pp0_stage28_iter0));
end

assign ap_block_pp0_stage29 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage29_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state30_pp0_stage29_iter0));
end

assign ap_block_pp0_stage29_11001_ignoreCallOp180 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage29_11001_ignoreCallOp283 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state30_pp0_stage29_iter0_ignore_call54));
end

always @ (*) begin
    ap_block_pp0_stage29_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state30_pp0_stage29_iter0));
end

always @ (*) begin
    ap_block_pp0_stage2_11001 = (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state109_pp0_stage2_iter2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state56_pp0_stage2_iter1)));
end

always @ (*) begin
    ap_block_pp0_stage2_11001_ignoreCallOp152 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state109_pp0_stage2_iter2_ignore_call3));
end

always @ (*) begin
    ap_block_pp0_stage2_11001_ignoreCallOp455 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state56_pp0_stage2_iter1_ignore_call185));
end

assign ap_block_pp0_stage2_ignoreCallOp152 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_subdone = (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state109_pp0_stage2_iter2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state56_pp0_stage2_iter1)));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage30 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage30_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state31_pp0_stage30_iter0));
end

assign ap_block_pp0_stage30_11001_ignoreCallOp181 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage30_11001_ignoreCallOp284 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state31_pp0_stage30_iter0_ignore_call54));
end

always @ (*) begin
    ap_block_pp0_stage30_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state31_pp0_stage30_iter0));
end

assign ap_block_pp0_stage31 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage31_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state32_pp0_stage31_iter0));
end

assign ap_block_pp0_stage31_11001_ignoreCallOp182 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage31_11001_ignoreCallOp285 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state32_pp0_stage31_iter0_ignore_call54));
end

always @ (*) begin
    ap_block_pp0_stage31_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state32_pp0_stage31_iter0));
end

assign ap_block_pp0_stage32 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage32_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state33_pp0_stage32_iter0));
end

assign ap_block_pp0_stage32_11001_ignoreCallOp183 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage32_11001_ignoreCallOp286 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state33_pp0_stage32_iter0_ignore_call54));
end

always @ (*) begin
    ap_block_pp0_stage32_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state33_pp0_stage32_iter0));
end

assign ap_block_pp0_stage33 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage33_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state34_pp0_stage33_iter0));
end

assign ap_block_pp0_stage33_11001_ignoreCallOp184 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage33_11001_ignoreCallOp287 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state34_pp0_stage33_iter0_ignore_call54));
end

always @ (*) begin
    ap_block_pp0_stage33_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state34_pp0_stage33_iter0));
end

assign ap_block_pp0_stage34 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage34_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state35_pp0_stage34_iter0));
end

assign ap_block_pp0_stage34_11001_ignoreCallOp185 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage34_11001_ignoreCallOp288 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state35_pp0_stage34_iter0_ignore_call54));
end

always @ (*) begin
    ap_block_pp0_stage34_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state35_pp0_stage34_iter0));
end

assign ap_block_pp0_stage35 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage35_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state36_pp0_stage35_iter0));
end

assign ap_block_pp0_stage35_11001_ignoreCallOp186 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage35_11001_ignoreCallOp289 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state36_pp0_stage35_iter0_ignore_call54));
end

always @ (*) begin
    ap_block_pp0_stage35_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state36_pp0_stage35_iter0));
end

assign ap_block_pp0_stage36 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage36_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state37_pp0_stage36_iter0));
end

assign ap_block_pp0_stage36_11001_ignoreCallOp187 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage36_11001_ignoreCallOp290 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state37_pp0_stage36_iter0_ignore_call54));
end

always @ (*) begin
    ap_block_pp0_stage36_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state37_pp0_stage36_iter0));
end

assign ap_block_pp0_stage37 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage37_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state38_pp0_stage37_iter0));
end

assign ap_block_pp0_stage37_11001_ignoreCallOp188 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage37_11001_ignoreCallOp291 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state38_pp0_stage37_iter0_ignore_call54));
end

always @ (*) begin
    ap_block_pp0_stage37_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state38_pp0_stage37_iter0));
end

assign ap_block_pp0_stage38 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage38_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state39_pp0_stage38_iter0));
end

assign ap_block_pp0_stage38_11001_ignoreCallOp189 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage38_11001_ignoreCallOp292 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state39_pp0_stage38_iter0_ignore_call54));
end

always @ (*) begin
    ap_block_pp0_stage38_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state39_pp0_stage38_iter0));
end

assign ap_block_pp0_stage39 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage39_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state40_pp0_stage39_iter0));
end

assign ap_block_pp0_stage39_11001_ignoreCallOp190 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage39_11001_ignoreCallOp418 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state40_pp0_stage39_iter0_ignore_call180));
end

assign ap_block_pp0_stage39_ignoreCallOp418 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage39_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state40_pp0_stage39_iter0));
end

always @ (*) begin
    ap_block_pp0_stage3_11001 = (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state110_pp0_stage3_iter2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state57_pp0_stage3_iter1)));
end

always @ (*) begin
    ap_block_pp0_stage3_11001_ignoreCallOp153 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state110_pp0_stage3_iter2_ignore_call3));
end

always @ (*) begin
    ap_block_pp0_stage3_11001_ignoreCallOp456 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state57_pp0_stage3_iter1_ignore_call185));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state110_pp0_stage3_iter2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state57_pp0_stage3_iter1)));
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage40 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage40_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state41_pp0_stage40_iter0));
end

assign ap_block_pp0_stage40_11001_ignoreCallOp191 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage40_11001_ignoreCallOp419 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state41_pp0_stage40_iter0_ignore_call180));
end

assign ap_block_pp0_stage40_ignoreCallOp420 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage40_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state41_pp0_stage40_iter0));
end

assign ap_block_pp0_stage41 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage41_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state42_pp0_stage41_iter0));
end

assign ap_block_pp0_stage41_11001_ignoreCallOp192 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage41_11001_ignoreCallOp421 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state42_pp0_stage41_iter0_ignore_call180));
end

assign ap_block_pp0_stage41_ignoreCallOp423 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage41_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state42_pp0_stage41_iter0));
end

assign ap_block_pp0_stage42 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage42_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state43_pp0_stage42_iter0));
end

assign ap_block_pp0_stage42_11001_ignoreCallOp193 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage42_11001_ignoreCallOp424 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state43_pp0_stage42_iter0_ignore_call180));
end

assign ap_block_pp0_stage42_ignoreCallOp427 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage42_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state43_pp0_stage42_iter0));
end

assign ap_block_pp0_stage43 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage43_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state44_pp0_stage43_iter0));
end

assign ap_block_pp0_stage43_11001_ignoreCallOp194 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage43_11001_ignoreCallOp428 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state44_pp0_stage43_iter0_ignore_call180));
end

assign ap_block_pp0_stage43_ignoreCallOp432 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage43_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state44_pp0_stage43_iter0));
end

assign ap_block_pp0_stage44 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage44_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state45_pp0_stage44_iter0));
end

assign ap_block_pp0_stage44_11001_ignoreCallOp195 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage44_11001_ignoreCallOp433 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state45_pp0_stage44_iter0_ignore_call180));
end

always @ (*) begin
    ap_block_pp0_stage44_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state45_pp0_stage44_iter0));
end

assign ap_block_pp0_stage45 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage45_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state46_pp0_stage45_iter0));
end

assign ap_block_pp0_stage45_11001_ignoreCallOp196 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage45_11001_ignoreCallOp438 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state46_pp0_stage45_iter0_ignore_call181));
end

always @ (*) begin
    ap_block_pp0_stage45_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state46_pp0_stage45_iter0));
end

assign ap_block_pp0_stage46 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage46_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state47_pp0_stage46_iter0));
end

assign ap_block_pp0_stage46_11001_ignoreCallOp197 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage46_11001_ignoreCallOp442 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state47_pp0_stage46_iter0_ignore_call182));
end

always @ (*) begin
    ap_block_pp0_stage46_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state47_pp0_stage46_iter0));
end

assign ap_block_pp0_stage47 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage47_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state48_pp0_stage47_iter0));
end

assign ap_block_pp0_stage47_11001_ignoreCallOp198 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage47_11001_ignoreCallOp445 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state48_pp0_stage47_iter0_ignore_call183));
end

always @ (*) begin
    ap_block_pp0_stage47_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state48_pp0_stage47_iter0));
end

assign ap_block_pp0_stage48 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage48_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state49_pp0_stage48_iter0));
end

assign ap_block_pp0_stage48_11001_ignoreCallOp199 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage48_11001_ignoreCallOp447 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state49_pp0_stage48_iter0_ignore_call184));
end

always @ (*) begin
    ap_block_pp0_stage48_11001_ignoreCallOp448 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state49_pp0_stage48_iter0_ignore_call185));
end

assign ap_block_pp0_stage48_ignoreCallOp448 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage48_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state49_pp0_stage48_iter0));
end

assign ap_block_pp0_stage49 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage49_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state50_pp0_stage49_iter0));
end

assign ap_block_pp0_stage49_11001_ignoreCallOp200 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage49_11001_ignoreCallOp449 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state50_pp0_stage49_iter0_ignore_call185));
end

always @ (*) begin
    ap_block_pp0_stage49_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state50_pp0_stage49_iter0));
end

always @ (*) begin
    ap_block_pp0_stage4_11001 = (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state111_pp0_stage4_iter2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state58_pp0_stage4_iter1)));
end

always @ (*) begin
    ap_block_pp0_stage4_11001_ignoreCallOp155 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state111_pp0_stage4_iter2_ignore_call3));
end

always @ (*) begin
    ap_block_pp0_stage4_11001_ignoreCallOp457 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state58_pp0_stage4_iter1_ignore_call185));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone = (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state111_pp0_stage4_iter2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state58_pp0_stage4_iter1)));
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage50 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage50_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state51_pp0_stage50_iter0));
end

assign ap_block_pp0_stage50_11001_ignoreCallOp201 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage50_11001_ignoreCallOp450 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state51_pp0_stage50_iter0_ignore_call185));
end

always @ (*) begin
    ap_block_pp0_stage50_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state51_pp0_stage50_iter0));
end

assign ap_block_pp0_stage51 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage51_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state52_pp0_stage51_iter0));
end

assign ap_block_pp0_stage51_11001_ignoreCallOp202 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage51_11001_ignoreCallOp451 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state52_pp0_stage51_iter0_ignore_call185));
end

always @ (*) begin
    ap_block_pp0_stage51_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state52_pp0_stage51_iter0));
end

assign ap_block_pp0_stage52 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage52_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state53_pp0_stage52_iter0));
end

assign ap_block_pp0_stage52_11001_ignoreCallOp203 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage52_11001_ignoreCallOp452 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state53_pp0_stage52_iter0_ignore_call185));
end

always @ (*) begin
    ap_block_pp0_stage52_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state53_pp0_stage52_iter0));
end

always @ (*) begin
    ap_block_pp0_stage5_11001 = (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state112_pp0_stage5_iter2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state59_pp0_stage5_iter1)));
end

always @ (*) begin
    ap_block_pp0_stage5_11001_ignoreCallOp156 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state112_pp0_stage5_iter2_ignore_call3));
end

always @ (*) begin
    ap_block_pp0_stage5_11001_ignoreCallOp458 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state59_pp0_stage5_iter1_ignore_call185));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone = (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state112_pp0_stage5_iter2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state59_pp0_stage5_iter1)));
end

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_11001 = (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state113_pp0_stage6_iter2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state60_pp0_stage6_iter1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state7_pp0_stage6_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage6_11001_ignoreCallOp157 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state113_pp0_stage6_iter2_ignore_call3));
end

always @ (*) begin
    ap_block_pp0_stage6_11001_ignoreCallOp459 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state60_pp0_stage6_iter1_ignore_call185)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state7_pp0_stage6_iter0_ignore_call185)));
end

always @ (*) begin
    ap_block_pp0_stage6_subdone = (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state113_pp0_stage6_iter2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state60_pp0_stage6_iter1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state7_pp0_stage6_iter0)));
end

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_11001 = (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state114_pp0_stage7_iter2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state61_pp0_stage7_iter1)));
end

always @ (*) begin
    ap_block_pp0_stage7_11001_ignoreCallOp158 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state114_pp0_stage7_iter2_ignore_call3));
end

always @ (*) begin
    ap_block_pp0_stage7_11001_ignoreCallOp460 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state61_pp0_stage7_iter1_ignore_call185));
end

always @ (*) begin
    ap_block_pp0_stage7_subdone = (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state114_pp0_stage7_iter2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state61_pp0_stage7_iter1)));
end

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage8_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state62_pp0_stage8_iter1));
end

assign ap_block_pp0_stage8_11001_ignoreCallOp159 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage8_11001_ignoreCallOp461 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state62_pp0_stage8_iter1_ignore_call185));
end

always @ (*) begin
    ap_block_pp0_stage8_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state62_pp0_stage8_iter1));
end

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage9_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state63_pp0_stage9_iter1));
end

assign ap_block_pp0_stage9_11001_ignoreCallOp160 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage9_11001_ignoreCallOp462 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state63_pp0_stage9_iter1_ignore_call185));
end

always @ (*) begin
    ap_block_pp0_stage9_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state63_pp0_stage9_iter1));
end

always @ (*) begin
    ap_block_state109_pp0_stage2_iter2 = ((grp_copy_output_fu_211_gmem0_blk_n_W & grp_copy_output_fu_211_gmem0_blk_n_B & grp_copy_output_fu_211_gmem0_blk_n_AW) == 1'b0);
end

always @ (*) begin
    ap_block_state109_pp0_stage2_iter2_ignore_call3 = ((grp_copy_output_fu_211_gmem0_blk_n_W & grp_copy_output_fu_211_gmem0_blk_n_B & grp_copy_output_fu_211_gmem0_blk_n_AW) == 1'b0);
end

always @ (*) begin
    ap_block_state110_pp0_stage3_iter2 = ((grp_copy_output_fu_211_gmem0_blk_n_W & grp_copy_output_fu_211_gmem0_blk_n_B & grp_copy_output_fu_211_gmem0_blk_n_AW) == 1'b0);
end

always @ (*) begin
    ap_block_state110_pp0_stage3_iter2_ignore_call3 = ((grp_copy_output_fu_211_gmem0_blk_n_W & grp_copy_output_fu_211_gmem0_blk_n_B & grp_copy_output_fu_211_gmem0_blk_n_AW) == 1'b0);
end

always @ (*) begin
    ap_block_state111_pp0_stage4_iter2 = ((grp_copy_output_fu_211_gmem0_blk_n_W & grp_copy_output_fu_211_gmem0_blk_n_B & grp_copy_output_fu_211_gmem0_blk_n_AW) == 1'b0);
end

always @ (*) begin
    ap_block_state111_pp0_stage4_iter2_ignore_call3 = ((grp_copy_output_fu_211_gmem0_blk_n_W & grp_copy_output_fu_211_gmem0_blk_n_B & grp_copy_output_fu_211_gmem0_blk_n_AW) == 1'b0);
end

always @ (*) begin
    ap_block_state112_pp0_stage5_iter2 = ((grp_copy_output_fu_211_gmem0_blk_n_W & grp_copy_output_fu_211_gmem0_blk_n_B & grp_copy_output_fu_211_gmem0_blk_n_AW) == 1'b0);
end

always @ (*) begin
    ap_block_state112_pp0_stage5_iter2_ignore_call3 = ((grp_copy_output_fu_211_gmem0_blk_n_W & grp_copy_output_fu_211_gmem0_blk_n_B & grp_copy_output_fu_211_gmem0_blk_n_AW) == 1'b0);
end

always @ (*) begin
    ap_block_state113_pp0_stage6_iter2 = ((grp_copy_output_fu_211_gmem0_blk_n_W & grp_copy_output_fu_211_gmem0_blk_n_B & grp_copy_output_fu_211_gmem0_blk_n_AW) == 1'b0);
end

always @ (*) begin
    ap_block_state113_pp0_stage6_iter2_ignore_call3 = ((grp_copy_output_fu_211_gmem0_blk_n_W & grp_copy_output_fu_211_gmem0_blk_n_B & grp_copy_output_fu_211_gmem0_blk_n_AW) == 1'b0);
end

always @ (*) begin
    ap_block_state114_pp0_stage7_iter2 = ((grp_copy_output_fu_211_gmem0_blk_n_W & grp_copy_output_fu_211_gmem0_blk_n_B & grp_copy_output_fu_211_gmem0_blk_n_AW) == 1'b0);
end

always @ (*) begin
    ap_block_state114_pp0_stage7_iter2_ignore_call3 = ((grp_copy_output_fu_211_gmem0_blk_n_W & grp_copy_output_fu_211_gmem0_blk_n_B & grp_copy_output_fu_211_gmem0_blk_n_AW) == 1'b0);
end

always @ (*) begin
    ap_block_state119_pp0_stage12_iter2 = ((grp_copy_output_fu_211_gmem0_blk_n_W & grp_copy_output_fu_211_gmem0_blk_n_B & grp_copy_output_fu_211_gmem0_blk_n_AW) == 1'b0);
end

always @ (*) begin
    ap_block_state119_pp0_stage12_iter2_ignore_call3 = ((grp_copy_output_fu_211_gmem0_blk_n_W & grp_copy_output_fu_211_gmem0_blk_n_B & grp_copy_output_fu_211_gmem0_blk_n_AW) == 1'b0);
end

always @ (*) begin
    ap_block_state15_pp0_stage14_iter0 = ((icmp_ln36_reg_986 == 1'd1) & ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state16_pp0_stage15_iter0 = ((icmp_ln36_reg_986 == 1'd1) & ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state17_pp0_stage16_iter0 = ((icmp_ln36_reg_986 == 1'd1) & ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state18_pp0_stage17_iter0 = ((icmp_ln36_reg_986 == 1'd1) & ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state19_pp0_stage18_iter0 = ((icmp_ln36_reg_986 == 1'd1) & ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state20_pp0_stage19_iter0 = ((icmp_ln36_reg_986 == 1'd1) & ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state21_pp0_stage20_iter0 = ((icmp_ln36_reg_986 == 1'd1) & ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state22_pp0_stage21_iter0 = ((icmp_ln36_reg_986 == 1'd1) & ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state23_pp0_stage22_iter0 = ((icmp_ln36_reg_986 == 1'd1) & ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state24_pp0_stage23_iter0 = ((icmp_ln36_reg_986 == 1'd1) & ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state25_pp0_stage24_iter0 = ((icmp_ln36_reg_986 == 1'd1) & ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state26_pp0_stage25_iter0 = ((icmp_ln36_reg_986 == 1'd1) & ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state27_pp0_stage26_iter0 = ((icmp_ln36_reg_986 == 1'd1) & ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state28_pp0_stage27_iter0 = ((icmp_ln36_reg_986 == 1'd1) & ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state29_pp0_stage28_iter0 = ((icmp_ln36_reg_986 == 1'd1) & ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state29_pp0_stage28_iter0_ignore_call54 = ((icmp_ln36_reg_986 == 1'd1) & ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state30_pp0_stage29_iter0 = ((icmp_ln36_reg_986 == 1'd1) & ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state30_pp0_stage29_iter0_ignore_call54 = ((icmp_ln36_reg_986 == 1'd1) & ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state31_pp0_stage30_iter0 = ((icmp_ln36_reg_986 == 1'd1) & ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state31_pp0_stage30_iter0_ignore_call54 = ((icmp_ln36_reg_986 == 1'd1) & ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state32_pp0_stage31_iter0 = ((icmp_ln36_reg_986 == 1'd1) & ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state32_pp0_stage31_iter0_ignore_call54 = ((icmp_ln36_reg_986 == 1'd1) & ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state33_pp0_stage32_iter0 = ((icmp_ln36_reg_986 == 1'd1) & ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state33_pp0_stage32_iter0_ignore_call54 = ((icmp_ln36_reg_986 == 1'd1) & ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state34_pp0_stage33_iter0 = ((icmp_ln36_reg_986 == 1'd1) & ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state34_pp0_stage33_iter0_ignore_call54 = ((icmp_ln36_reg_986 == 1'd1) & ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state35_pp0_stage34_iter0 = ((icmp_ln36_reg_986 == 1'd1) & ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state35_pp0_stage34_iter0_ignore_call54 = ((icmp_ln36_reg_986 == 1'd1) & ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state36_pp0_stage35_iter0 = ((icmp_ln36_reg_986 == 1'd1) & ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state36_pp0_stage35_iter0_ignore_call54 = ((icmp_ln36_reg_986 == 1'd1) & ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state37_pp0_stage36_iter0 = ((icmp_ln36_reg_986 == 1'd1) & ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state37_pp0_stage36_iter0_ignore_call54 = ((icmp_ln36_reg_986 == 1'd1) & ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state38_pp0_stage37_iter0 = ((icmp_ln36_reg_986 == 1'd1) & ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state38_pp0_stage37_iter0_ignore_call54 = ((icmp_ln36_reg_986 == 1'd1) & ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state39_pp0_stage38_iter0 = ((icmp_ln36_reg_986 == 1'd1) & ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state39_pp0_stage38_iter0_ignore_call54 = ((icmp_ln36_reg_986 == 1'd1) & ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state40_pp0_stage39_iter0 = ((icmp_ln36_reg_986 == 1'd1) & ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state40_pp0_stage39_iter0_ignore_call180 = ((icmp_ln36_reg_986 == 1'd1) & ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state41_pp0_stage40_iter0 = ((icmp_ln36_reg_986 == 1'd1) & ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state41_pp0_stage40_iter0_ignore_call180 = ((icmp_ln36_reg_986 == 1'd1) & ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state42_pp0_stage41_iter0 = ((icmp_ln36_reg_986 == 1'd1) & ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state42_pp0_stage41_iter0_ignore_call180 = ((icmp_ln36_reg_986 == 1'd1) & ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state43_pp0_stage42_iter0 = ((icmp_ln36_reg_986 == 1'd1) & ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state43_pp0_stage42_iter0_ignore_call180 = ((icmp_ln36_reg_986 == 1'd1) & ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state44_pp0_stage43_iter0 = ((icmp_ln36_reg_986 == 1'd1) & ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state44_pp0_stage43_iter0_ignore_call180 = ((icmp_ln36_reg_986 == 1'd1) & ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state45_pp0_stage44_iter0 = ((icmp_ln36_reg_986 == 1'd1) & ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state45_pp0_stage44_iter0_ignore_call180 = ((icmp_ln36_reg_986 == 1'd1) & ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state46_pp0_stage45_iter0 = ((icmp_ln36_reg_986 == 1'd1) & ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state46_pp0_stage45_iter0_ignore_call181 = ((icmp_ln36_reg_986 == 1'd1) & ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state47_pp0_stage46_iter0 = ((icmp_ln36_reg_986 == 1'd1) & ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state47_pp0_stage46_iter0_ignore_call182 = ((icmp_ln36_reg_986 == 1'd1) & ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state48_pp0_stage47_iter0 = ((icmp_ln36_reg_986 == 1'd1) & ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state48_pp0_stage47_iter0_ignore_call183 = ((icmp_ln36_reg_986 == 1'd1) & ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state49_pp0_stage48_iter0 = ((icmp_ln36_reg_986 == 1'd1) & ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state49_pp0_stage48_iter0_ignore_call184 = ((icmp_ln36_reg_986 == 1'd1) & ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state49_pp0_stage48_iter0_ignore_call185 = ((icmp_ln36_reg_986 == 1'd1) & ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state50_pp0_stage49_iter0 = ((icmp_ln36_reg_986 == 1'd1) & ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state50_pp0_stage49_iter0_ignore_call185 = ((icmp_ln36_reg_986 == 1'd1) & ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state51_pp0_stage50_iter0 = ((icmp_ln36_reg_986 == 1'd1) & ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state51_pp0_stage50_iter0_ignore_call185 = ((icmp_ln36_reg_986 == 1'd1) & ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state52_pp0_stage51_iter0 = ((icmp_ln36_reg_986 == 1'd1) & ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state52_pp0_stage51_iter0_ignore_call185 = ((icmp_ln36_reg_986 == 1'd1) & ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state53_pp0_stage52_iter0 = ((icmp_ln36_reg_986 == 1'd1) & ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state53_pp0_stage52_iter0_ignore_call185 = ((icmp_ln36_reg_986 == 1'd1) & ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state54_pp0_stage0_iter1 = ((icmp_ln36_reg_986 == 1'd1) & ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state54_pp0_stage0_iter1_ignore_call185 = ((icmp_ln36_reg_986 == 1'd1) & ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state55_pp0_stage1_iter1 = ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0);
end

always @ (*) begin
    ap_block_state55_pp0_stage1_iter1_ignore_call185 = ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0);
end

always @ (*) begin
    ap_block_state56_pp0_stage2_iter1 = ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0);
end

always @ (*) begin
    ap_block_state56_pp0_stage2_iter1_ignore_call185 = ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0);
end

always @ (*) begin
    ap_block_state57_pp0_stage3_iter1 = ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0);
end

always @ (*) begin
    ap_block_state57_pp0_stage3_iter1_ignore_call185 = ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0);
end

always @ (*) begin
    ap_block_state58_pp0_stage4_iter1 = ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0);
end

always @ (*) begin
    ap_block_state58_pp0_stage4_iter1_ignore_call185 = ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0);
end

always @ (*) begin
    ap_block_state59_pp0_stage5_iter1 = ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0);
end

always @ (*) begin
    ap_block_state59_pp0_stage5_iter1_ignore_call185 = ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0);
end

always @ (*) begin
    ap_block_state60_pp0_stage6_iter1 = ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0);
end

always @ (*) begin
    ap_block_state60_pp0_stage6_iter1_ignore_call185 = ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0);
end

always @ (*) begin
    ap_block_state61_pp0_stage7_iter1 = ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0);
end

always @ (*) begin
    ap_block_state61_pp0_stage7_iter1_ignore_call185 = ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0);
end

always @ (*) begin
    ap_block_state62_pp0_stage8_iter1 = ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0);
end

always @ (*) begin
    ap_block_state62_pp0_stage8_iter1_ignore_call185 = ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0);
end

always @ (*) begin
    ap_block_state63_pp0_stage9_iter1 = ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0);
end

always @ (*) begin
    ap_block_state63_pp0_stage9_iter1_ignore_call185 = ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0);
end

always @ (*) begin
    ap_block_state64_pp0_stage10_iter1 = ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0);
end

always @ (*) begin
    ap_block_state64_pp0_stage10_iter1_ignore_call185 = ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0);
end

always @ (*) begin
    ap_block_state65_pp0_stage11_iter1 = ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0);
end

always @ (*) begin
    ap_block_state65_pp0_stage11_iter1_ignore_call185 = ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0);
end

always @ (*) begin
    ap_block_state66_pp0_stage12_iter1 = ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0);
end

always @ (*) begin
    ap_block_state66_pp0_stage12_iter1_ignore_call185 = ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0);
end

always @ (*) begin
    ap_block_state67_pp0_stage13_iter1 = ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0);
end

always @ (*) begin
    ap_block_state7_pp0_stage6_iter0 = ((icmp_ln36_reg_986 == 1'd1) & ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_block_state7_pp0_stage6_iter0_ignore_call185 = ((icmp_ln36_reg_986 == 1'd1) & ((grp_copy_input_fu_120_gmem0_blk_n_R & grp_copy_input_fu_120_gmem0_blk_n_AR) == 1'b0));
end

always @ (*) begin
    ap_condition_21520 = ((icmp_ln36_reg_986 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001));
end

always @ (*) begin
    ap_condition_21523 = ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage52;

assign ap_ready = ap_ready_sig;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign grp_copy_input_fu_120_ap_start = grp_copy_input_fu_120_ap_start_reg;

assign grp_copy_output_fu_211_ap_start = grp_copy_output_fu_211_ap_start_reg;

assign icmp_ln36_fu_243_p2 = (($signed(zext_ln36_fu_239_p1) < $signed(N_read_reg_974)) ? 1'b1 : 1'b0);

assign n_1_fu_248_p2 = (n_2_reg_979 + 31'd1);

assign zext_ln36_fu_239_p1 = n_fu_82;

endmodule //conifer_jettag_accelerator
