Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Nov 22 21:29:16 2020
| Host         : DESKTOP-TF4Q9RE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file hexcalc_timing_summary_routed.rpt -pb hexcalc_timing_summary_routed.pb -rpx hexcalc_timing_summary_routed.rpx -warn_on_violation
| Design       : hexcalc
| Device       : 7a15t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (76)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (139)
5. checking no_input_delay (8)
6. checking no_output_delay (15)
7. checking multiple_clock (21)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (76)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: bt_plus (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: bt_sub (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: cnt_reg[15]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: cnt_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kp1/CV1_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kp1/CV1_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kp1/CV1_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kp1/CV1_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kp1/CV2_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kp1/CV2_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kp1/CV2_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kp1/CV2_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kp1/CV3_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kp1/CV3_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kp1/CV3_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kp1/CV3_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kp1/CV4_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kp1/CV4_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kp1/CV4_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kp1/CV4_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pr_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pr_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pr_state_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (139)
--------------------------------------------------
 There are 139 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (21)
-------------------------------
 There are 21 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.449        0.000                      0                   21        0.182        0.000                      0                   21        9.500        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                    ------------       ----------      --------------
sys_clk_pin              {0.000 41.660}     83.330          12.000          
  clk_50MHz_clk_wiz_0_1  {0.000 10.000}     19.999          50.002          
  clkfbout_clk_wiz_0_1   {0.000 41.665}     83.330          12.000          
sysclk                   {0.000 41.666}     83.333          12.000          
  clk_50MHz_clk_wiz_0    {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0     {0.000 41.666}     83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                               16.670        0.000                       0                     1  
  clk_50MHz_clk_wiz_0_1       16.465        0.000                      0                   21        0.445        0.000                      0                   21        9.500        0.000                       0                    23  
  clkfbout_clk_wiz_0_1                                                                                                                                                    16.670        0.000                       0                     3  
sysclk                                                                                                                                                                    16.667        0.000                       0                     1  
  clk_50MHz_clk_wiz_0         16.450        0.000                      0                   21        0.445        0.000                      0                   21        9.500        0.000                       0                    23  
  clkfbout_clk_wiz_0                                                                                                                                                      16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_50MHz_clk_wiz_0    clk_50MHz_clk_wiz_0_1       16.449        0.000                      0                   21        0.182        0.000                      0                   21  
clk_50MHz_clk_wiz_0_1  clk_50MHz_clk_wiz_0         16.450        0.000                      0                   21        0.182        0.000                      0                   21  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  hexcalc_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  hexcalc_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  hexcalc_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  hexcalc_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  hexcalc_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  hexcalc_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_wiz_0_1
  To Clock:  clk_50MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       16.465ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.445ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.465ns  (required time - arrival time)
  Source:                 cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50MHz_clk_wiz_0_1 rise@19.999ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.348ns  (logic 0.923ns (27.567%)  route 2.425ns (72.433%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 18.468 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.564    -0.929    clk_50MHz
    SLICE_X35Y44         FDRE                                         r  cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.473 r  cnt_reg[20]/Q
                         net (fo=1, routed)           0.710     0.237    sm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.333 r  sm_clk_BUFG_inst/O
                         net (fo=36, routed)          1.715     2.048    sm_clk_BUFG
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     2.419 r  cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.419    cnt_reg[20]_i_1_n_7
    SLICE_X35Y44         FDRE                                         r  cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.023 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.444    18.468    clk_50MHz
    SLICE_X35Y44         FDRE                                         r  cnt_reg[20]/C
                         clock pessimism              0.603    19.070    
                         clock uncertainty           -0.248    18.822    
    SLICE_X35Y44         FDRE (Setup_fdre_C_D)        0.062    18.884    cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         18.884    
                         arrival time                          -2.419    
  -------------------------------------------------------------------
                         slack                                 16.465    

Slack (MET) :             16.763ns  (required time - arrival time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50MHz_clk_wiz_0_1 rise@19.999ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.028ns  (logic 1.788ns (59.056%)  route 1.240ns (40.944%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 18.468 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.562    -0.931    clk_50MHz
    SLICE_X35Y39         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.475 f  cnt_reg[0]/Q
                         net (fo=1, routed)           1.240     0.765    cnt_reg_n_0_[0]
    SLICE_X35Y39         LUT1 (Prop_lut1_I0_O)        0.124     0.889 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.889    cnt[0]_i_2_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.421 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.421    cnt_reg[0]_i_1_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.535 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.535    cnt_reg[4]_i_1_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.649 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.649    cnt_reg[8]_i_1_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.763 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.763    cnt_reg[12]_i_1_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.097 r  cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.097    cnt_reg[16]_i_1_n_6
    SLICE_X35Y43         FDRE                                         r  cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.023 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.444    18.468    clk_50MHz
    SLICE_X35Y43         FDRE                                         r  cnt_reg[17]/C
                         clock pessimism              0.578    19.045    
                         clock uncertainty           -0.248    18.797    
    SLICE_X35Y43         FDRE (Setup_fdre_C_D)        0.062    18.859    cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         18.859    
                         arrival time                          -2.097    
  -------------------------------------------------------------------
                         slack                                 16.763    

Slack (MET) :             16.784ns  (required time - arrival time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50MHz_clk_wiz_0_1 rise@19.999ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.007ns  (logic 1.767ns (58.770%)  route 1.240ns (41.230%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 18.468 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.562    -0.931    clk_50MHz
    SLICE_X35Y39         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.475 f  cnt_reg[0]/Q
                         net (fo=1, routed)           1.240     0.765    cnt_reg_n_0_[0]
    SLICE_X35Y39         LUT1 (Prop_lut1_I0_O)        0.124     0.889 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.889    cnt[0]_i_2_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.421 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.421    cnt_reg[0]_i_1_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.535 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.535    cnt_reg[4]_i_1_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.649 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.649    cnt_reg[8]_i_1_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.763 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.763    cnt_reg[12]_i_1_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.076 r  cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.076    cnt_reg[16]_i_1_n_4
    SLICE_X35Y43         FDRE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.023 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.444    18.468    clk_50MHz
    SLICE_X35Y43         FDRE                                         r  cnt_reg[19]/C
                         clock pessimism              0.578    19.045    
                         clock uncertainty           -0.248    18.797    
    SLICE_X35Y43         FDRE (Setup_fdre_C_D)        0.062    18.859    cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         18.859    
                         arrival time                          -2.076    
  -------------------------------------------------------------------
                         slack                                 16.784    

Slack (MET) :             16.858ns  (required time - arrival time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50MHz_clk_wiz_0_1 rise@19.999ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.933ns  (logic 1.693ns (57.730%)  route 1.240ns (42.270%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 18.468 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.562    -0.931    clk_50MHz
    SLICE_X35Y39         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.475 f  cnt_reg[0]/Q
                         net (fo=1, routed)           1.240     0.765    cnt_reg_n_0_[0]
    SLICE_X35Y39         LUT1 (Prop_lut1_I0_O)        0.124     0.889 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.889    cnt[0]_i_2_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.421 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.421    cnt_reg[0]_i_1_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.535 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.535    cnt_reg[4]_i_1_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.649 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.649    cnt_reg[8]_i_1_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.763 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.763    cnt_reg[12]_i_1_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.002 r  cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.002    cnt_reg[16]_i_1_n_5
    SLICE_X35Y43         FDRE                                         r  cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.023 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.444    18.468    clk_50MHz
    SLICE_X35Y43         FDRE                                         r  cnt_reg[18]/C
                         clock pessimism              0.578    19.045    
                         clock uncertainty           -0.248    18.797    
    SLICE_X35Y43         FDRE (Setup_fdre_C_D)        0.062    18.859    cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         18.859    
                         arrival time                          -2.002    
  -------------------------------------------------------------------
                         slack                                 16.858    

Slack (MET) :             16.874ns  (required time - arrival time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50MHz_clk_wiz_0_1 rise@19.999ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.917ns  (logic 1.677ns (57.498%)  route 1.240ns (42.502%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 18.468 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.562    -0.931    clk_50MHz
    SLICE_X35Y39         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.475 f  cnt_reg[0]/Q
                         net (fo=1, routed)           1.240     0.765    cnt_reg_n_0_[0]
    SLICE_X35Y39         LUT1 (Prop_lut1_I0_O)        0.124     0.889 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.889    cnt[0]_i_2_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.421 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.421    cnt_reg[0]_i_1_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.535 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.535    cnt_reg[4]_i_1_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.649 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.649    cnt_reg[8]_i_1_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.763 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.763    cnt_reg[12]_i_1_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.986 r  cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.986    cnt_reg[16]_i_1_n_7
    SLICE_X35Y43         FDRE                                         r  cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.023 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.444    18.468    clk_50MHz
    SLICE_X35Y43         FDRE                                         r  cnt_reg[16]/C
                         clock pessimism              0.578    19.045    
                         clock uncertainty           -0.248    18.797    
    SLICE_X35Y43         FDRE (Setup_fdre_C_D)        0.062    18.859    cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         18.859    
                         arrival time                          -1.986    
  -------------------------------------------------------------------
                         slack                                 16.874    

Slack (MET) :             16.876ns  (required time - arrival time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50MHz_clk_wiz_0_1 rise@19.999ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.914ns  (logic 1.674ns (57.454%)  route 1.240ns (42.546%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 18.467 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.562    -0.931    clk_50MHz
    SLICE_X35Y39         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.475 f  cnt_reg[0]/Q
                         net (fo=1, routed)           1.240     0.765    cnt_reg_n_0_[0]
    SLICE_X35Y39         LUT1 (Prop_lut1_I0_O)        0.124     0.889 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.889    cnt[0]_i_2_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.421 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.421    cnt_reg[0]_i_1_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.535 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.535    cnt_reg[4]_i_1_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.649 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.649    cnt_reg[8]_i_1_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.983 r  cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.983    cnt_reg[12]_i_1_n_6
    SLICE_X35Y42         FDRE                                         r  cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.023 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.443    18.467    clk_50MHz
    SLICE_X35Y42         FDRE                                         r  cnt_reg[13]/C
                         clock pessimism              0.578    19.044    
                         clock uncertainty           -0.248    18.796    
    SLICE_X35Y42         FDRE (Setup_fdre_C_D)        0.062    18.858    cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         18.858    
                         arrival time                          -1.983    
  -------------------------------------------------------------------
                         slack                                 16.876    

Slack (MET) :             16.897ns  (required time - arrival time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50MHz_clk_wiz_0_1 rise@19.999ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.893ns  (logic 1.653ns (57.146%)  route 1.240ns (42.854%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 18.467 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.562    -0.931    clk_50MHz
    SLICE_X35Y39         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.475 f  cnt_reg[0]/Q
                         net (fo=1, routed)           1.240     0.765    cnt_reg_n_0_[0]
    SLICE_X35Y39         LUT1 (Prop_lut1_I0_O)        0.124     0.889 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.889    cnt[0]_i_2_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.421 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.421    cnt_reg[0]_i_1_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.535 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.535    cnt_reg[4]_i_1_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.649 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.649    cnt_reg[8]_i_1_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.962 r  cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.962    cnt_reg[12]_i_1_n_4
    SLICE_X35Y42         FDRE                                         r  cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.023 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.443    18.467    clk_50MHz
    SLICE_X35Y42         FDRE                                         r  cnt_reg[15]/C
                         clock pessimism              0.578    19.044    
                         clock uncertainty           -0.248    18.796    
    SLICE_X35Y42         FDRE (Setup_fdre_C_D)        0.062    18.858    cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         18.858    
                         arrival time                          -1.962    
  -------------------------------------------------------------------
                         slack                                 16.897    

Slack (MET) :             16.971ns  (required time - arrival time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50MHz_clk_wiz_0_1 rise@19.999ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.819ns  (logic 1.579ns (56.020%)  route 1.240ns (43.980%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 18.467 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.562    -0.931    clk_50MHz
    SLICE_X35Y39         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.475 f  cnt_reg[0]/Q
                         net (fo=1, routed)           1.240     0.765    cnt_reg_n_0_[0]
    SLICE_X35Y39         LUT1 (Prop_lut1_I0_O)        0.124     0.889 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.889    cnt[0]_i_2_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.421 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.421    cnt_reg[0]_i_1_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.535 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.535    cnt_reg[4]_i_1_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.649 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.649    cnt_reg[8]_i_1_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.888 r  cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.888    cnt_reg[12]_i_1_n_5
    SLICE_X35Y42         FDRE                                         r  cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.023 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.443    18.467    clk_50MHz
    SLICE_X35Y42         FDRE                                         r  cnt_reg[14]/C
                         clock pessimism              0.578    19.044    
                         clock uncertainty           -0.248    18.796    
    SLICE_X35Y42         FDRE (Setup_fdre_C_D)        0.062    18.858    cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         18.858    
                         arrival time                          -1.888    
  -------------------------------------------------------------------
                         slack                                 16.971    

Slack (MET) :             16.987ns  (required time - arrival time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50MHz_clk_wiz_0_1 rise@19.999ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.803ns  (logic 1.563ns (55.769%)  route 1.240ns (44.231%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 18.467 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.562    -0.931    clk_50MHz
    SLICE_X35Y39         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.475 f  cnt_reg[0]/Q
                         net (fo=1, routed)           1.240     0.765    cnt_reg_n_0_[0]
    SLICE_X35Y39         LUT1 (Prop_lut1_I0_O)        0.124     0.889 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.889    cnt[0]_i_2_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.421 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.421    cnt_reg[0]_i_1_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.535 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.535    cnt_reg[4]_i_1_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.649 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.649    cnt_reg[8]_i_1_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.872 r  cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.872    cnt_reg[12]_i_1_n_7
    SLICE_X35Y42         FDRE                                         r  cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.023 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.443    18.467    clk_50MHz
    SLICE_X35Y42         FDRE                                         r  cnt_reg[12]/C
                         clock pessimism              0.578    19.044    
                         clock uncertainty           -0.248    18.796    
    SLICE_X35Y42         FDRE (Setup_fdre_C_D)        0.062    18.858    cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         18.858    
                         arrival time                          -1.872    
  -------------------------------------------------------------------
                         slack                                 16.987    

Slack (MET) :             16.990ns  (required time - arrival time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50MHz_clk_wiz_0_1 rise@19.999ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.800ns  (logic 1.560ns (55.722%)  route 1.240ns (44.278%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 18.467 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.562    -0.931    clk_50MHz
    SLICE_X35Y39         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.475 f  cnt_reg[0]/Q
                         net (fo=1, routed)           1.240     0.765    cnt_reg_n_0_[0]
    SLICE_X35Y39         LUT1 (Prop_lut1_I0_O)        0.124     0.889 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.889    cnt[0]_i_2_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.421 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.421    cnt_reg[0]_i_1_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.535 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.535    cnt_reg[4]_i_1_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.869 r  cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.869    cnt_reg[8]_i_1_n_6
    SLICE_X35Y41         FDRE                                         r  cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.023 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.443    18.467    clk_50MHz
    SLICE_X35Y41         FDRE                                         r  cnt_reg[9]/C
                         clock pessimism              0.578    19.044    
                         clock uncertainty           -0.248    18.796    
    SLICE_X35Y41         FDRE (Setup_fdre_C_D)        0.062    18.858    cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         18.858    
                         arrival time                          -1.869    
  -------------------------------------------------------------------
                         slack                                 16.990    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.252ns (45.792%)  route 0.298ns (54.208%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.561    -0.603    clk_50MHz
    SLICE_X35Y41         FDRE                                         r  cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  cnt_reg[10]/Q
                         net (fo=1, routed)           0.298    -0.164    cnt_reg_n_0_[10]
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.053 r  cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.053    cnt_reg[8]_i_1_n_5
    SLICE_X35Y41         FDRE                                         r  cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.830    -0.841    clk_50MHz
    SLICE_X35Y41         FDRE                                         r  cnt_reg[10]/C
                         clock pessimism              0.238    -0.603    
    SLICE_X35Y41         FDRE (Hold_fdre_C_D)         0.105    -0.498    cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.252ns (45.792%)  route 0.298ns (54.208%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.561    -0.603    clk_50MHz
    SLICE_X35Y42         FDRE                                         r  cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  cnt_reg[14]/Q
                         net (fo=1, routed)           0.298    -0.164    cnt_reg_n_0_[14]
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.053 r  cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.053    cnt_reg[12]_i_1_n_5
    SLICE_X35Y42         FDRE                                         r  cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.830    -0.841    clk_50MHz
    SLICE_X35Y42         FDRE                                         r  cnt_reg[14]/C
                         clock pessimism              0.238    -0.603    
    SLICE_X35Y42         FDRE (Hold_fdre_C_D)         0.105    -0.498    cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.252ns (45.792%)  route 0.298ns (54.208%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.560    -0.604    clk_50MHz
    SLICE_X35Y39         FDRE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  cnt_reg[2]/Q
                         net (fo=1, routed)           0.298    -0.165    cnt_reg_n_0_[2]
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.054 r  cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.054    cnt_reg[0]_i_1_n_5
    SLICE_X35Y39         FDRE                                         r  cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.829    -0.842    clk_50MHz
    SLICE_X35Y39         FDRE                                         r  cnt_reg[2]/C
                         clock pessimism              0.238    -0.604    
    SLICE_X35Y39         FDRE (Hold_fdre_C_D)         0.105    -0.499    cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.252ns (45.792%)  route 0.298ns (54.208%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.561    -0.603    clk_50MHz
    SLICE_X35Y40         FDRE                                         r  cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  cnt_reg[6]/Q
                         net (fo=1, routed)           0.298    -0.164    cnt_reg_n_0_[6]
    SLICE_X35Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.053 r  cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.053    cnt_reg[4]_i_1_n_5
    SLICE_X35Y40         FDRE                                         r  cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.830    -0.841    clk_50MHz
    SLICE_X35Y40         FDRE                                         r  cnt_reg[6]/C
                         clock pessimism              0.238    -0.603    
    SLICE_X35Y40         FDRE (Hold_fdre_C_D)         0.105    -0.498    cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.249ns (44.550%)  route 0.310ns (55.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.561    -0.603    clk_50MHz
    SLICE_X35Y41         FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  cnt_reg[11]/Q
                         net (fo=1, routed)           0.310    -0.152    cnt_reg_n_0_[11]
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.044 r  cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.044    cnt_reg[8]_i_1_n_4
    SLICE_X35Y41         FDRE                                         r  cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.830    -0.841    clk_50MHz
    SLICE_X35Y41         FDRE                                         r  cnt_reg[11]/C
                         clock pessimism              0.238    -0.603    
    SLICE_X35Y41         FDRE (Hold_fdre_C_D)         0.105    -0.498    cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.249ns (44.550%)  route 0.310ns (55.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.560    -0.604    clk_50MHz
    SLICE_X35Y39         FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  cnt_reg[3]/Q
                         net (fo=1, routed)           0.310    -0.153    cnt_reg_n_0_[3]
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.045 r  cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.045    cnt_reg[0]_i_1_n_4
    SLICE_X35Y39         FDRE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.829    -0.842    clk_50MHz
    SLICE_X35Y39         FDRE                                         r  cnt_reg[3]/C
                         clock pessimism              0.238    -0.604    
    SLICE_X35Y39         FDRE (Hold_fdre_C_D)         0.105    -0.499    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.249ns (44.550%)  route 0.310ns (55.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.561    -0.603    clk_50MHz
    SLICE_X35Y40         FDRE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  cnt_reg[7]/Q
                         net (fo=1, routed)           0.310    -0.152    cnt_reg_n_0_[7]
    SLICE_X35Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.044 r  cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.044    cnt_reg[4]_i_1_n_4
    SLICE_X35Y40         FDRE                                         r  cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.830    -0.841    clk_50MHz
    SLICE_X35Y40         FDRE                                         r  cnt_reg[7]/C
                         clock pessimism              0.238    -0.603    
    SLICE_X35Y40         FDRE (Hold_fdre_C_D)         0.105    -0.498    cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.251ns (44.888%)  route 0.308ns (55.112%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.560    -0.604    clk_50MHz
    SLICE_X35Y39         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.308    -0.155    cnt_reg_n_0_[1]
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.045 r  cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.045    cnt_reg[0]_i_1_n_6
    SLICE_X35Y39         FDRE                                         r  cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.829    -0.842    clk_50MHz
    SLICE_X35Y39         FDRE                                         r  cnt_reg[1]/C
                         clock pessimism              0.238    -0.604    
    SLICE_X35Y39         FDRE (Hold_fdre_C_D)         0.105    -0.499    cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.251ns (44.888%)  route 0.308ns (55.112%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.561    -0.603    clk_50MHz
    SLICE_X35Y40         FDRE                                         r  cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  cnt_reg[5]/Q
                         net (fo=1, routed)           0.308    -0.154    cnt_reg_n_0_[5]
    SLICE_X35Y40         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.044 r  cnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.044    cnt_reg[4]_i_1_n_6
    SLICE_X35Y40         FDRE                                         r  cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.830    -0.841    clk_50MHz
    SLICE_X35Y40         FDRE                                         r  cnt_reg[5]/C
                         clock pessimism              0.238    -0.603    
    SLICE_X35Y40         FDRE (Hold_fdre_C_D)         0.105    -0.498    cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.251ns (44.888%)  route 0.308ns (55.112%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.561    -0.603    clk_50MHz
    SLICE_X35Y41         FDRE                                         r  cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  cnt_reg[9]/Q
                         net (fo=1, routed)           0.308    -0.154    cnt_reg_n_0_[9]
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.044 r  cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.044    cnt_reg[8]_i_1_n_6
    SLICE_X35Y41         FDRE                                         r  cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.830    -0.841    clk_50MHz
    SLICE_X35Y41         FDRE                                         r  cnt_reg[9]/C
                         clock pessimism              0.238    -0.603    
    SLICE_X35Y41         FDRE (Hold_fdre_C_D)         0.105    -0.498    cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.454    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50MHz_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         19.999
Sources:            { hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         19.999      17.844     BUFGCTRL_X0Y1    hexcalc_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         19.999      18.750     MMCME2_ADV_X0Y0  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         19.999      18.999     SLICE_X35Y39     cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.999      18.999     SLICE_X35Y41     cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.999      18.999     SLICE_X35Y41     cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.999      18.999     SLICE_X35Y42     cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.999      18.999     SLICE_X35Y42     cnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.999      18.999     SLICE_X35Y42     cnt_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.999      18.999     SLICE_X35Y42     cnt_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.999      18.999     SLICE_X35Y43     cnt_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       19.999      193.361    MMCME2_ADV_X0Y0  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y39     cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y39     cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y41     cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y41     cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y41     cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y41     cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y42     cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y42     cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y42     cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y42     cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y39     cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y39     cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y41     cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y41     cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y41     cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y41     cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y42     cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y42     cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y42     cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y42     cnt_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { hexcalc_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.330      81.175     BUFGCTRL_X0Y2    hexcalc_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  hexcalc_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  hexcalc_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  hexcalc_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.330      130.030    MMCME2_ADV_X0Y0  hexcalc_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  hexcalc_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  hexcalc_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  hexcalc_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  hexcalc_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  hexcalc_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  hexcalc_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_wiz_0
  To Clock:  clk_50MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.450ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.445ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.450ns  (required time - arrival time)
  Source:                 cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.348ns  (logic 0.923ns (27.567%)  route 2.425ns (72.433%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 18.468 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.564    -0.929    clk_50MHz
    SLICE_X35Y44         FDRE                                         r  cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.473 r  cnt_reg[20]/Q
                         net (fo=1, routed)           0.710     0.237    sm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.333 r  sm_clk_BUFG_inst/O
                         net (fo=36, routed)          1.715     2.048    sm_clk_BUFG
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     2.419 r  cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.419    cnt_reg[20]_i_1_n_7
    SLICE_X35Y44         FDRE                                         r  cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.024 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.444    18.468    clk_50MHz
    SLICE_X35Y44         FDRE                                         r  cnt_reg[20]/C
                         clock pessimism              0.603    19.071    
                         clock uncertainty           -0.264    18.808    
    SLICE_X35Y44         FDRE (Setup_fdre_C_D)        0.062    18.870    cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         18.870    
                         arrival time                          -2.419    
  -------------------------------------------------------------------
                         slack                                 16.450    

Slack (MET) :             16.748ns  (required time - arrival time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.028ns  (logic 1.788ns (59.056%)  route 1.240ns (40.944%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 18.468 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.562    -0.931    clk_50MHz
    SLICE_X35Y39         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.475 f  cnt_reg[0]/Q
                         net (fo=1, routed)           1.240     0.765    cnt_reg_n_0_[0]
    SLICE_X35Y39         LUT1 (Prop_lut1_I0_O)        0.124     0.889 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.889    cnt[0]_i_2_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.421 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.421    cnt_reg[0]_i_1_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.535 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.535    cnt_reg[4]_i_1_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.649 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.649    cnt_reg[8]_i_1_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.763 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.763    cnt_reg[12]_i_1_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.097 r  cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.097    cnt_reg[16]_i_1_n_6
    SLICE_X35Y43         FDRE                                         r  cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.024 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.444    18.468    clk_50MHz
    SLICE_X35Y43         FDRE                                         r  cnt_reg[17]/C
                         clock pessimism              0.578    19.046    
                         clock uncertainty           -0.264    18.783    
    SLICE_X35Y43         FDRE (Setup_fdre_C_D)        0.062    18.845    cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         18.845    
                         arrival time                          -2.097    
  -------------------------------------------------------------------
                         slack                                 16.748    

Slack (MET) :             16.769ns  (required time - arrival time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.007ns  (logic 1.767ns (58.770%)  route 1.240ns (41.230%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 18.468 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.562    -0.931    clk_50MHz
    SLICE_X35Y39         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.475 f  cnt_reg[0]/Q
                         net (fo=1, routed)           1.240     0.765    cnt_reg_n_0_[0]
    SLICE_X35Y39         LUT1 (Prop_lut1_I0_O)        0.124     0.889 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.889    cnt[0]_i_2_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.421 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.421    cnt_reg[0]_i_1_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.535 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.535    cnt_reg[4]_i_1_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.649 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.649    cnt_reg[8]_i_1_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.763 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.763    cnt_reg[12]_i_1_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.076 r  cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.076    cnt_reg[16]_i_1_n_4
    SLICE_X35Y43         FDRE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.024 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.444    18.468    clk_50MHz
    SLICE_X35Y43         FDRE                                         r  cnt_reg[19]/C
                         clock pessimism              0.578    19.046    
                         clock uncertainty           -0.264    18.783    
    SLICE_X35Y43         FDRE (Setup_fdre_C_D)        0.062    18.845    cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         18.845    
                         arrival time                          -2.076    
  -------------------------------------------------------------------
                         slack                                 16.769    

Slack (MET) :             16.843ns  (required time - arrival time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.933ns  (logic 1.693ns (57.730%)  route 1.240ns (42.270%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 18.468 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.562    -0.931    clk_50MHz
    SLICE_X35Y39         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.475 f  cnt_reg[0]/Q
                         net (fo=1, routed)           1.240     0.765    cnt_reg_n_0_[0]
    SLICE_X35Y39         LUT1 (Prop_lut1_I0_O)        0.124     0.889 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.889    cnt[0]_i_2_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.421 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.421    cnt_reg[0]_i_1_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.535 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.535    cnt_reg[4]_i_1_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.649 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.649    cnt_reg[8]_i_1_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.763 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.763    cnt_reg[12]_i_1_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.002 r  cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.002    cnt_reg[16]_i_1_n_5
    SLICE_X35Y43         FDRE                                         r  cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.024 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.444    18.468    clk_50MHz
    SLICE_X35Y43         FDRE                                         r  cnt_reg[18]/C
                         clock pessimism              0.578    19.046    
                         clock uncertainty           -0.264    18.783    
    SLICE_X35Y43         FDRE (Setup_fdre_C_D)        0.062    18.845    cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         18.845    
                         arrival time                          -2.002    
  -------------------------------------------------------------------
                         slack                                 16.843    

Slack (MET) :             16.859ns  (required time - arrival time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.917ns  (logic 1.677ns (57.498%)  route 1.240ns (42.502%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 18.468 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.562    -0.931    clk_50MHz
    SLICE_X35Y39         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.475 f  cnt_reg[0]/Q
                         net (fo=1, routed)           1.240     0.765    cnt_reg_n_0_[0]
    SLICE_X35Y39         LUT1 (Prop_lut1_I0_O)        0.124     0.889 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.889    cnt[0]_i_2_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.421 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.421    cnt_reg[0]_i_1_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.535 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.535    cnt_reg[4]_i_1_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.649 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.649    cnt_reg[8]_i_1_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.763 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.763    cnt_reg[12]_i_1_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.986 r  cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.986    cnt_reg[16]_i_1_n_7
    SLICE_X35Y43         FDRE                                         r  cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.024 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.444    18.468    clk_50MHz
    SLICE_X35Y43         FDRE                                         r  cnt_reg[16]/C
                         clock pessimism              0.578    19.046    
                         clock uncertainty           -0.264    18.783    
    SLICE_X35Y43         FDRE (Setup_fdre_C_D)        0.062    18.845    cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         18.845    
                         arrival time                          -1.986    
  -------------------------------------------------------------------
                         slack                                 16.859    

Slack (MET) :             16.861ns  (required time - arrival time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.914ns  (logic 1.674ns (57.454%)  route 1.240ns (42.546%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 18.467 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.562    -0.931    clk_50MHz
    SLICE_X35Y39         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.475 f  cnt_reg[0]/Q
                         net (fo=1, routed)           1.240     0.765    cnt_reg_n_0_[0]
    SLICE_X35Y39         LUT1 (Prop_lut1_I0_O)        0.124     0.889 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.889    cnt[0]_i_2_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.421 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.421    cnt_reg[0]_i_1_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.535 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.535    cnt_reg[4]_i_1_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.649 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.649    cnt_reg[8]_i_1_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.983 r  cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.983    cnt_reg[12]_i_1_n_6
    SLICE_X35Y42         FDRE                                         r  cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.024 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.443    18.467    clk_50MHz
    SLICE_X35Y42         FDRE                                         r  cnt_reg[13]/C
                         clock pessimism              0.578    19.045    
                         clock uncertainty           -0.264    18.782    
    SLICE_X35Y42         FDRE (Setup_fdre_C_D)        0.062    18.844    cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         18.844    
                         arrival time                          -1.983    
  -------------------------------------------------------------------
                         slack                                 16.861    

Slack (MET) :             16.882ns  (required time - arrival time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.893ns  (logic 1.653ns (57.146%)  route 1.240ns (42.854%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 18.467 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.562    -0.931    clk_50MHz
    SLICE_X35Y39         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.475 f  cnt_reg[0]/Q
                         net (fo=1, routed)           1.240     0.765    cnt_reg_n_0_[0]
    SLICE_X35Y39         LUT1 (Prop_lut1_I0_O)        0.124     0.889 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.889    cnt[0]_i_2_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.421 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.421    cnt_reg[0]_i_1_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.535 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.535    cnt_reg[4]_i_1_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.649 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.649    cnt_reg[8]_i_1_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.962 r  cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.962    cnt_reg[12]_i_1_n_4
    SLICE_X35Y42         FDRE                                         r  cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.024 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.443    18.467    clk_50MHz
    SLICE_X35Y42         FDRE                                         r  cnt_reg[15]/C
                         clock pessimism              0.578    19.045    
                         clock uncertainty           -0.264    18.782    
    SLICE_X35Y42         FDRE (Setup_fdre_C_D)        0.062    18.844    cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         18.844    
                         arrival time                          -1.962    
  -------------------------------------------------------------------
                         slack                                 16.882    

Slack (MET) :             16.956ns  (required time - arrival time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.819ns  (logic 1.579ns (56.020%)  route 1.240ns (43.980%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 18.467 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.562    -0.931    clk_50MHz
    SLICE_X35Y39         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.475 f  cnt_reg[0]/Q
                         net (fo=1, routed)           1.240     0.765    cnt_reg_n_0_[0]
    SLICE_X35Y39         LUT1 (Prop_lut1_I0_O)        0.124     0.889 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.889    cnt[0]_i_2_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.421 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.421    cnt_reg[0]_i_1_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.535 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.535    cnt_reg[4]_i_1_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.649 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.649    cnt_reg[8]_i_1_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.888 r  cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.888    cnt_reg[12]_i_1_n_5
    SLICE_X35Y42         FDRE                                         r  cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.024 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.443    18.467    clk_50MHz
    SLICE_X35Y42         FDRE                                         r  cnt_reg[14]/C
                         clock pessimism              0.578    19.045    
                         clock uncertainty           -0.264    18.782    
    SLICE_X35Y42         FDRE (Setup_fdre_C_D)        0.062    18.844    cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         18.844    
                         arrival time                          -1.888    
  -------------------------------------------------------------------
                         slack                                 16.956    

Slack (MET) :             16.972ns  (required time - arrival time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.803ns  (logic 1.563ns (55.769%)  route 1.240ns (44.231%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 18.467 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.562    -0.931    clk_50MHz
    SLICE_X35Y39         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.475 f  cnt_reg[0]/Q
                         net (fo=1, routed)           1.240     0.765    cnt_reg_n_0_[0]
    SLICE_X35Y39         LUT1 (Prop_lut1_I0_O)        0.124     0.889 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.889    cnt[0]_i_2_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.421 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.421    cnt_reg[0]_i_1_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.535 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.535    cnt_reg[4]_i_1_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.649 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.649    cnt_reg[8]_i_1_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.872 r  cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.872    cnt_reg[12]_i_1_n_7
    SLICE_X35Y42         FDRE                                         r  cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.024 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.443    18.467    clk_50MHz
    SLICE_X35Y42         FDRE                                         r  cnt_reg[12]/C
                         clock pessimism              0.578    19.045    
                         clock uncertainty           -0.264    18.782    
    SLICE_X35Y42         FDRE (Setup_fdre_C_D)        0.062    18.844    cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         18.844    
                         arrival time                          -1.872    
  -------------------------------------------------------------------
                         slack                                 16.972    

Slack (MET) :             16.975ns  (required time - arrival time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.800ns  (logic 1.560ns (55.722%)  route 1.240ns (44.278%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 18.467 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.562    -0.931    clk_50MHz
    SLICE_X35Y39         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.475 f  cnt_reg[0]/Q
                         net (fo=1, routed)           1.240     0.765    cnt_reg_n_0_[0]
    SLICE_X35Y39         LUT1 (Prop_lut1_I0_O)        0.124     0.889 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.889    cnt[0]_i_2_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.421 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.421    cnt_reg[0]_i_1_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.535 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.535    cnt_reg[4]_i_1_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.869 r  cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.869    cnt_reg[8]_i_1_n_6
    SLICE_X35Y41         FDRE                                         r  cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.024 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.443    18.467    clk_50MHz
    SLICE_X35Y41         FDRE                                         r  cnt_reg[9]/C
                         clock pessimism              0.578    19.045    
                         clock uncertainty           -0.264    18.782    
    SLICE_X35Y41         FDRE (Setup_fdre_C_D)        0.062    18.844    cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         18.844    
                         arrival time                          -1.869    
  -------------------------------------------------------------------
                         slack                                 16.975    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.252ns (45.792%)  route 0.298ns (54.208%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.561    -0.603    clk_50MHz
    SLICE_X35Y41         FDRE                                         r  cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  cnt_reg[10]/Q
                         net (fo=1, routed)           0.298    -0.164    cnt_reg_n_0_[10]
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.053 r  cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.053    cnt_reg[8]_i_1_n_5
    SLICE_X35Y41         FDRE                                         r  cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.830    -0.841    clk_50MHz
    SLICE_X35Y41         FDRE                                         r  cnt_reg[10]/C
                         clock pessimism              0.238    -0.603    
    SLICE_X35Y41         FDRE (Hold_fdre_C_D)         0.105    -0.498    cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.252ns (45.792%)  route 0.298ns (54.208%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.561    -0.603    clk_50MHz
    SLICE_X35Y42         FDRE                                         r  cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  cnt_reg[14]/Q
                         net (fo=1, routed)           0.298    -0.164    cnt_reg_n_0_[14]
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.053 r  cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.053    cnt_reg[12]_i_1_n_5
    SLICE_X35Y42         FDRE                                         r  cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.830    -0.841    clk_50MHz
    SLICE_X35Y42         FDRE                                         r  cnt_reg[14]/C
                         clock pessimism              0.238    -0.603    
    SLICE_X35Y42         FDRE (Hold_fdre_C_D)         0.105    -0.498    cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.252ns (45.792%)  route 0.298ns (54.208%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.560    -0.604    clk_50MHz
    SLICE_X35Y39         FDRE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  cnt_reg[2]/Q
                         net (fo=1, routed)           0.298    -0.165    cnt_reg_n_0_[2]
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.054 r  cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.054    cnt_reg[0]_i_1_n_5
    SLICE_X35Y39         FDRE                                         r  cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.829    -0.842    clk_50MHz
    SLICE_X35Y39         FDRE                                         r  cnt_reg[2]/C
                         clock pessimism              0.238    -0.604    
    SLICE_X35Y39         FDRE (Hold_fdre_C_D)         0.105    -0.499    cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.252ns (45.792%)  route 0.298ns (54.208%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.561    -0.603    clk_50MHz
    SLICE_X35Y40         FDRE                                         r  cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  cnt_reg[6]/Q
                         net (fo=1, routed)           0.298    -0.164    cnt_reg_n_0_[6]
    SLICE_X35Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.053 r  cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.053    cnt_reg[4]_i_1_n_5
    SLICE_X35Y40         FDRE                                         r  cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.830    -0.841    clk_50MHz
    SLICE_X35Y40         FDRE                                         r  cnt_reg[6]/C
                         clock pessimism              0.238    -0.603    
    SLICE_X35Y40         FDRE (Hold_fdre_C_D)         0.105    -0.498    cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.249ns (44.550%)  route 0.310ns (55.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.561    -0.603    clk_50MHz
    SLICE_X35Y41         FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  cnt_reg[11]/Q
                         net (fo=1, routed)           0.310    -0.152    cnt_reg_n_0_[11]
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.044 r  cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.044    cnt_reg[8]_i_1_n_4
    SLICE_X35Y41         FDRE                                         r  cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.830    -0.841    clk_50MHz
    SLICE_X35Y41         FDRE                                         r  cnt_reg[11]/C
                         clock pessimism              0.238    -0.603    
    SLICE_X35Y41         FDRE (Hold_fdre_C_D)         0.105    -0.498    cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.249ns (44.550%)  route 0.310ns (55.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.560    -0.604    clk_50MHz
    SLICE_X35Y39         FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  cnt_reg[3]/Q
                         net (fo=1, routed)           0.310    -0.153    cnt_reg_n_0_[3]
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.045 r  cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.045    cnt_reg[0]_i_1_n_4
    SLICE_X35Y39         FDRE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.829    -0.842    clk_50MHz
    SLICE_X35Y39         FDRE                                         r  cnt_reg[3]/C
                         clock pessimism              0.238    -0.604    
    SLICE_X35Y39         FDRE (Hold_fdre_C_D)         0.105    -0.499    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.249ns (44.550%)  route 0.310ns (55.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.561    -0.603    clk_50MHz
    SLICE_X35Y40         FDRE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  cnt_reg[7]/Q
                         net (fo=1, routed)           0.310    -0.152    cnt_reg_n_0_[7]
    SLICE_X35Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.044 r  cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.044    cnt_reg[4]_i_1_n_4
    SLICE_X35Y40         FDRE                                         r  cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.830    -0.841    clk_50MHz
    SLICE_X35Y40         FDRE                                         r  cnt_reg[7]/C
                         clock pessimism              0.238    -0.603    
    SLICE_X35Y40         FDRE (Hold_fdre_C_D)         0.105    -0.498    cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.251ns (44.888%)  route 0.308ns (55.112%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.560    -0.604    clk_50MHz
    SLICE_X35Y39         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.308    -0.155    cnt_reg_n_0_[1]
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.045 r  cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.045    cnt_reg[0]_i_1_n_6
    SLICE_X35Y39         FDRE                                         r  cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.829    -0.842    clk_50MHz
    SLICE_X35Y39         FDRE                                         r  cnt_reg[1]/C
                         clock pessimism              0.238    -0.604    
    SLICE_X35Y39         FDRE (Hold_fdre_C_D)         0.105    -0.499    cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.251ns (44.888%)  route 0.308ns (55.112%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.561    -0.603    clk_50MHz
    SLICE_X35Y40         FDRE                                         r  cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  cnt_reg[5]/Q
                         net (fo=1, routed)           0.308    -0.154    cnt_reg_n_0_[5]
    SLICE_X35Y40         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.044 r  cnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.044    cnt_reg[4]_i_1_n_6
    SLICE_X35Y40         FDRE                                         r  cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.830    -0.841    clk_50MHz
    SLICE_X35Y40         FDRE                                         r  cnt_reg[5]/C
                         clock pessimism              0.238    -0.603    
    SLICE_X35Y40         FDRE (Hold_fdre_C_D)         0.105    -0.498    cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.251ns (44.888%)  route 0.308ns (55.112%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.561    -0.603    clk_50MHz
    SLICE_X35Y41         FDRE                                         r  cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  cnt_reg[9]/Q
                         net (fo=1, routed)           0.308    -0.154    cnt_reg_n_0_[9]
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.044 r  cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.044    cnt_reg[8]_i_1_n_6
    SLICE_X35Y41         FDRE                                         r  cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.830    -0.841    clk_50MHz
    SLICE_X35Y41         FDRE                                         r  cnt_reg[9]/C
                         clock pessimism              0.238    -0.603    
    SLICE_X35Y41         FDRE (Hold_fdre_C_D)         0.105    -0.498    cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.454    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50MHz_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    hexcalc_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X35Y39     cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X35Y41     cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X35Y41     cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X35Y42     cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X35Y42     cnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X35Y42     cnt_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X35Y42     cnt_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X35Y43     cnt_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y39     cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y39     cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y41     cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y41     cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y41     cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y41     cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y42     cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y42     cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y42     cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y42     cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y39     cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y39     cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y41     cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y41     cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y41     cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y41     cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y42     cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y42     cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y42     cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y42     cnt_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { hexcalc_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y2    hexcalc_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  hexcalc_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  hexcalc_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  hexcalc_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  hexcalc_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_wiz_0
  To Clock:  clk_50MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       16.449ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.449ns  (required time - arrival time)
  Source:                 cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50MHz_clk_wiz_0_1 rise@19.999ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.348ns  (logic 0.923ns (27.567%)  route 2.425ns (72.433%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 18.468 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.564    -0.929    clk_50MHz
    SLICE_X35Y44         FDRE                                         r  cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.473 r  cnt_reg[20]/Q
                         net (fo=1, routed)           0.710     0.237    sm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.333 r  sm_clk_BUFG_inst/O
                         net (fo=36, routed)          1.715     2.048    sm_clk_BUFG
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     2.419 r  cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.419    cnt_reg[20]_i_1_n_7
    SLICE_X35Y44         FDRE                                         r  cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.023 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.444    18.468    clk_50MHz
    SLICE_X35Y44         FDRE                                         r  cnt_reg[20]/C
                         clock pessimism              0.603    19.070    
                         clock uncertainty           -0.264    18.807    
    SLICE_X35Y44         FDRE (Setup_fdre_C_D)        0.062    18.869    cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         18.869    
                         arrival time                          -2.419    
  -------------------------------------------------------------------
                         slack                                 16.449    

Slack (MET) :             16.747ns  (required time - arrival time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50MHz_clk_wiz_0_1 rise@19.999ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.028ns  (logic 1.788ns (59.056%)  route 1.240ns (40.944%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 18.468 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.562    -0.931    clk_50MHz
    SLICE_X35Y39         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.475 f  cnt_reg[0]/Q
                         net (fo=1, routed)           1.240     0.765    cnt_reg_n_0_[0]
    SLICE_X35Y39         LUT1 (Prop_lut1_I0_O)        0.124     0.889 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.889    cnt[0]_i_2_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.421 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.421    cnt_reg[0]_i_1_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.535 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.535    cnt_reg[4]_i_1_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.649 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.649    cnt_reg[8]_i_1_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.763 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.763    cnt_reg[12]_i_1_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.097 r  cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.097    cnt_reg[16]_i_1_n_6
    SLICE_X35Y43         FDRE                                         r  cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.023 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.444    18.468    clk_50MHz
    SLICE_X35Y43         FDRE                                         r  cnt_reg[17]/C
                         clock pessimism              0.578    19.045    
                         clock uncertainty           -0.264    18.782    
    SLICE_X35Y43         FDRE (Setup_fdre_C_D)        0.062    18.844    cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         18.844    
                         arrival time                          -2.097    
  -------------------------------------------------------------------
                         slack                                 16.747    

Slack (MET) :             16.768ns  (required time - arrival time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50MHz_clk_wiz_0_1 rise@19.999ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.007ns  (logic 1.767ns (58.770%)  route 1.240ns (41.230%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 18.468 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.562    -0.931    clk_50MHz
    SLICE_X35Y39         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.475 f  cnt_reg[0]/Q
                         net (fo=1, routed)           1.240     0.765    cnt_reg_n_0_[0]
    SLICE_X35Y39         LUT1 (Prop_lut1_I0_O)        0.124     0.889 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.889    cnt[0]_i_2_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.421 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.421    cnt_reg[0]_i_1_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.535 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.535    cnt_reg[4]_i_1_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.649 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.649    cnt_reg[8]_i_1_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.763 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.763    cnt_reg[12]_i_1_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.076 r  cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.076    cnt_reg[16]_i_1_n_4
    SLICE_X35Y43         FDRE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.023 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.444    18.468    clk_50MHz
    SLICE_X35Y43         FDRE                                         r  cnt_reg[19]/C
                         clock pessimism              0.578    19.045    
                         clock uncertainty           -0.264    18.782    
    SLICE_X35Y43         FDRE (Setup_fdre_C_D)        0.062    18.844    cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         18.844    
                         arrival time                          -2.076    
  -------------------------------------------------------------------
                         slack                                 16.768    

Slack (MET) :             16.842ns  (required time - arrival time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50MHz_clk_wiz_0_1 rise@19.999ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.933ns  (logic 1.693ns (57.730%)  route 1.240ns (42.270%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 18.468 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.562    -0.931    clk_50MHz
    SLICE_X35Y39         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.475 f  cnt_reg[0]/Q
                         net (fo=1, routed)           1.240     0.765    cnt_reg_n_0_[0]
    SLICE_X35Y39         LUT1 (Prop_lut1_I0_O)        0.124     0.889 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.889    cnt[0]_i_2_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.421 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.421    cnt_reg[0]_i_1_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.535 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.535    cnt_reg[4]_i_1_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.649 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.649    cnt_reg[8]_i_1_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.763 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.763    cnt_reg[12]_i_1_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.002 r  cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.002    cnt_reg[16]_i_1_n_5
    SLICE_X35Y43         FDRE                                         r  cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.023 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.444    18.468    clk_50MHz
    SLICE_X35Y43         FDRE                                         r  cnt_reg[18]/C
                         clock pessimism              0.578    19.045    
                         clock uncertainty           -0.264    18.782    
    SLICE_X35Y43         FDRE (Setup_fdre_C_D)        0.062    18.844    cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         18.844    
                         arrival time                          -2.002    
  -------------------------------------------------------------------
                         slack                                 16.842    

Slack (MET) :             16.858ns  (required time - arrival time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50MHz_clk_wiz_0_1 rise@19.999ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.917ns  (logic 1.677ns (57.498%)  route 1.240ns (42.502%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 18.468 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.562    -0.931    clk_50MHz
    SLICE_X35Y39         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.475 f  cnt_reg[0]/Q
                         net (fo=1, routed)           1.240     0.765    cnt_reg_n_0_[0]
    SLICE_X35Y39         LUT1 (Prop_lut1_I0_O)        0.124     0.889 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.889    cnt[0]_i_2_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.421 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.421    cnt_reg[0]_i_1_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.535 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.535    cnt_reg[4]_i_1_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.649 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.649    cnt_reg[8]_i_1_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.763 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.763    cnt_reg[12]_i_1_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.986 r  cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.986    cnt_reg[16]_i_1_n_7
    SLICE_X35Y43         FDRE                                         r  cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.023 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.444    18.468    clk_50MHz
    SLICE_X35Y43         FDRE                                         r  cnt_reg[16]/C
                         clock pessimism              0.578    19.045    
                         clock uncertainty           -0.264    18.782    
    SLICE_X35Y43         FDRE (Setup_fdre_C_D)        0.062    18.844    cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         18.844    
                         arrival time                          -1.986    
  -------------------------------------------------------------------
                         slack                                 16.858    

Slack (MET) :             16.860ns  (required time - arrival time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50MHz_clk_wiz_0_1 rise@19.999ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.914ns  (logic 1.674ns (57.454%)  route 1.240ns (42.546%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 18.467 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.562    -0.931    clk_50MHz
    SLICE_X35Y39         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.475 f  cnt_reg[0]/Q
                         net (fo=1, routed)           1.240     0.765    cnt_reg_n_0_[0]
    SLICE_X35Y39         LUT1 (Prop_lut1_I0_O)        0.124     0.889 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.889    cnt[0]_i_2_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.421 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.421    cnt_reg[0]_i_1_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.535 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.535    cnt_reg[4]_i_1_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.649 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.649    cnt_reg[8]_i_1_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.983 r  cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.983    cnt_reg[12]_i_1_n_6
    SLICE_X35Y42         FDRE                                         r  cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.023 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.443    18.467    clk_50MHz
    SLICE_X35Y42         FDRE                                         r  cnt_reg[13]/C
                         clock pessimism              0.578    19.044    
                         clock uncertainty           -0.264    18.781    
    SLICE_X35Y42         FDRE (Setup_fdre_C_D)        0.062    18.843    cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         18.843    
                         arrival time                          -1.983    
  -------------------------------------------------------------------
                         slack                                 16.860    

Slack (MET) :             16.881ns  (required time - arrival time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50MHz_clk_wiz_0_1 rise@19.999ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.893ns  (logic 1.653ns (57.146%)  route 1.240ns (42.854%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 18.467 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.562    -0.931    clk_50MHz
    SLICE_X35Y39         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.475 f  cnt_reg[0]/Q
                         net (fo=1, routed)           1.240     0.765    cnt_reg_n_0_[0]
    SLICE_X35Y39         LUT1 (Prop_lut1_I0_O)        0.124     0.889 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.889    cnt[0]_i_2_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.421 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.421    cnt_reg[0]_i_1_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.535 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.535    cnt_reg[4]_i_1_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.649 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.649    cnt_reg[8]_i_1_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.962 r  cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.962    cnt_reg[12]_i_1_n_4
    SLICE_X35Y42         FDRE                                         r  cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.023 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.443    18.467    clk_50MHz
    SLICE_X35Y42         FDRE                                         r  cnt_reg[15]/C
                         clock pessimism              0.578    19.044    
                         clock uncertainty           -0.264    18.781    
    SLICE_X35Y42         FDRE (Setup_fdre_C_D)        0.062    18.843    cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         18.843    
                         arrival time                          -1.962    
  -------------------------------------------------------------------
                         slack                                 16.881    

Slack (MET) :             16.955ns  (required time - arrival time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50MHz_clk_wiz_0_1 rise@19.999ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.819ns  (logic 1.579ns (56.020%)  route 1.240ns (43.980%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 18.467 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.562    -0.931    clk_50MHz
    SLICE_X35Y39         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.475 f  cnt_reg[0]/Q
                         net (fo=1, routed)           1.240     0.765    cnt_reg_n_0_[0]
    SLICE_X35Y39         LUT1 (Prop_lut1_I0_O)        0.124     0.889 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.889    cnt[0]_i_2_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.421 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.421    cnt_reg[0]_i_1_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.535 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.535    cnt_reg[4]_i_1_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.649 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.649    cnt_reg[8]_i_1_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.888 r  cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.888    cnt_reg[12]_i_1_n_5
    SLICE_X35Y42         FDRE                                         r  cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.023 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.443    18.467    clk_50MHz
    SLICE_X35Y42         FDRE                                         r  cnt_reg[14]/C
                         clock pessimism              0.578    19.044    
                         clock uncertainty           -0.264    18.781    
    SLICE_X35Y42         FDRE (Setup_fdre_C_D)        0.062    18.843    cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         18.843    
                         arrival time                          -1.888    
  -------------------------------------------------------------------
                         slack                                 16.955    

Slack (MET) :             16.971ns  (required time - arrival time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50MHz_clk_wiz_0_1 rise@19.999ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.803ns  (logic 1.563ns (55.769%)  route 1.240ns (44.231%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 18.467 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.562    -0.931    clk_50MHz
    SLICE_X35Y39         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.475 f  cnt_reg[0]/Q
                         net (fo=1, routed)           1.240     0.765    cnt_reg_n_0_[0]
    SLICE_X35Y39         LUT1 (Prop_lut1_I0_O)        0.124     0.889 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.889    cnt[0]_i_2_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.421 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.421    cnt_reg[0]_i_1_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.535 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.535    cnt_reg[4]_i_1_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.649 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.649    cnt_reg[8]_i_1_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.872 r  cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.872    cnt_reg[12]_i_1_n_7
    SLICE_X35Y42         FDRE                                         r  cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.023 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.443    18.467    clk_50MHz
    SLICE_X35Y42         FDRE                                         r  cnt_reg[12]/C
                         clock pessimism              0.578    19.044    
                         clock uncertainty           -0.264    18.781    
    SLICE_X35Y42         FDRE (Setup_fdre_C_D)        0.062    18.843    cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         18.843    
                         arrival time                          -1.872    
  -------------------------------------------------------------------
                         slack                                 16.971    

Slack (MET) :             16.974ns  (required time - arrival time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50MHz_clk_wiz_0_1 rise@19.999ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.800ns  (logic 1.560ns (55.722%)  route 1.240ns (44.278%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 18.467 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.562    -0.931    clk_50MHz
    SLICE_X35Y39         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.475 f  cnt_reg[0]/Q
                         net (fo=1, routed)           1.240     0.765    cnt_reg_n_0_[0]
    SLICE_X35Y39         LUT1 (Prop_lut1_I0_O)        0.124     0.889 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.889    cnt[0]_i_2_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.421 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.421    cnt_reg[0]_i_1_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.535 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.535    cnt_reg[4]_i_1_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.869 r  cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.869    cnt_reg[8]_i_1_n_6
    SLICE_X35Y41         FDRE                                         r  cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  sysclk (IN)
                         net (fo=0)                   0.000    19.999    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.023 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.443    18.467    clk_50MHz
    SLICE_X35Y41         FDRE                                         r  cnt_reg[9]/C
                         clock pessimism              0.578    19.044    
                         clock uncertainty           -0.264    18.781    
    SLICE_X35Y41         FDRE (Setup_fdre_C_D)        0.062    18.843    cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         18.843    
                         arrival time                          -1.869    
  -------------------------------------------------------------------
                         slack                                 16.974    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.252ns (45.792%)  route 0.298ns (54.208%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.561    -0.603    clk_50MHz
    SLICE_X35Y41         FDRE                                         r  cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  cnt_reg[10]/Q
                         net (fo=1, routed)           0.298    -0.164    cnt_reg_n_0_[10]
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.053 r  cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.053    cnt_reg[8]_i_1_n_5
    SLICE_X35Y41         FDRE                                         r  cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.830    -0.841    clk_50MHz
    SLICE_X35Y41         FDRE                                         r  cnt_reg[10]/C
                         clock pessimism              0.238    -0.603    
                         clock uncertainty            0.264    -0.339    
    SLICE_X35Y41         FDRE (Hold_fdre_C_D)         0.105    -0.234    cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.252ns (45.792%)  route 0.298ns (54.208%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.561    -0.603    clk_50MHz
    SLICE_X35Y42         FDRE                                         r  cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  cnt_reg[14]/Q
                         net (fo=1, routed)           0.298    -0.164    cnt_reg_n_0_[14]
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.053 r  cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.053    cnt_reg[12]_i_1_n_5
    SLICE_X35Y42         FDRE                                         r  cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.830    -0.841    clk_50MHz
    SLICE_X35Y42         FDRE                                         r  cnt_reg[14]/C
                         clock pessimism              0.238    -0.603    
                         clock uncertainty            0.264    -0.339    
    SLICE_X35Y42         FDRE (Hold_fdre_C_D)         0.105    -0.234    cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.252ns (45.792%)  route 0.298ns (54.208%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.560    -0.604    clk_50MHz
    SLICE_X35Y39         FDRE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  cnt_reg[2]/Q
                         net (fo=1, routed)           0.298    -0.165    cnt_reg_n_0_[2]
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.054 r  cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.054    cnt_reg[0]_i_1_n_5
    SLICE_X35Y39         FDRE                                         r  cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.829    -0.842    clk_50MHz
    SLICE_X35Y39         FDRE                                         r  cnt_reg[2]/C
                         clock pessimism              0.238    -0.604    
                         clock uncertainty            0.264    -0.340    
    SLICE_X35Y39         FDRE (Hold_fdre_C_D)         0.105    -0.235    cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.252ns (45.792%)  route 0.298ns (54.208%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.561    -0.603    clk_50MHz
    SLICE_X35Y40         FDRE                                         r  cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  cnt_reg[6]/Q
                         net (fo=1, routed)           0.298    -0.164    cnt_reg_n_0_[6]
    SLICE_X35Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.053 r  cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.053    cnt_reg[4]_i_1_n_5
    SLICE_X35Y40         FDRE                                         r  cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.830    -0.841    clk_50MHz
    SLICE_X35Y40         FDRE                                         r  cnt_reg[6]/C
                         clock pessimism              0.238    -0.603    
                         clock uncertainty            0.264    -0.339    
    SLICE_X35Y40         FDRE (Hold_fdre_C_D)         0.105    -0.234    cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.249ns (44.550%)  route 0.310ns (55.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.561    -0.603    clk_50MHz
    SLICE_X35Y41         FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  cnt_reg[11]/Q
                         net (fo=1, routed)           0.310    -0.152    cnt_reg_n_0_[11]
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.044 r  cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.044    cnt_reg[8]_i_1_n_4
    SLICE_X35Y41         FDRE                                         r  cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.830    -0.841    clk_50MHz
    SLICE_X35Y41         FDRE                                         r  cnt_reg[11]/C
                         clock pessimism              0.238    -0.603    
                         clock uncertainty            0.264    -0.339    
    SLICE_X35Y41         FDRE (Hold_fdre_C_D)         0.105    -0.234    cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.249ns (44.550%)  route 0.310ns (55.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.560    -0.604    clk_50MHz
    SLICE_X35Y39         FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  cnt_reg[3]/Q
                         net (fo=1, routed)           0.310    -0.153    cnt_reg_n_0_[3]
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.045 r  cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.045    cnt_reg[0]_i_1_n_4
    SLICE_X35Y39         FDRE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.829    -0.842    clk_50MHz
    SLICE_X35Y39         FDRE                                         r  cnt_reg[3]/C
                         clock pessimism              0.238    -0.604    
                         clock uncertainty            0.264    -0.340    
    SLICE_X35Y39         FDRE (Hold_fdre_C_D)         0.105    -0.235    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.249ns (44.550%)  route 0.310ns (55.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.561    -0.603    clk_50MHz
    SLICE_X35Y40         FDRE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  cnt_reg[7]/Q
                         net (fo=1, routed)           0.310    -0.152    cnt_reg_n_0_[7]
    SLICE_X35Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.044 r  cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.044    cnt_reg[4]_i_1_n_4
    SLICE_X35Y40         FDRE                                         r  cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.830    -0.841    clk_50MHz
    SLICE_X35Y40         FDRE                                         r  cnt_reg[7]/C
                         clock pessimism              0.238    -0.603    
                         clock uncertainty            0.264    -0.339    
    SLICE_X35Y40         FDRE (Hold_fdre_C_D)         0.105    -0.234    cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.251ns (44.888%)  route 0.308ns (55.112%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.560    -0.604    clk_50MHz
    SLICE_X35Y39         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.308    -0.155    cnt_reg_n_0_[1]
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.045 r  cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.045    cnt_reg[0]_i_1_n_6
    SLICE_X35Y39         FDRE                                         r  cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.829    -0.842    clk_50MHz
    SLICE_X35Y39         FDRE                                         r  cnt_reg[1]/C
                         clock pessimism              0.238    -0.604    
                         clock uncertainty            0.264    -0.340    
    SLICE_X35Y39         FDRE (Hold_fdre_C_D)         0.105    -0.235    cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.251ns (44.888%)  route 0.308ns (55.112%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.561    -0.603    clk_50MHz
    SLICE_X35Y40         FDRE                                         r  cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  cnt_reg[5]/Q
                         net (fo=1, routed)           0.308    -0.154    cnt_reg_n_0_[5]
    SLICE_X35Y40         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.044 r  cnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.044    cnt_reg[4]_i_1_n_6
    SLICE_X35Y40         FDRE                                         r  cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.830    -0.841    clk_50MHz
    SLICE_X35Y40         FDRE                                         r  cnt_reg[5]/C
                         clock pessimism              0.238    -0.603    
                         clock uncertainty            0.264    -0.339    
    SLICE_X35Y40         FDRE (Hold_fdre_C_D)         0.105    -0.234    cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.251ns (44.888%)  route 0.308ns (55.112%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.561    -0.603    clk_50MHz
    SLICE_X35Y41         FDRE                                         r  cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  cnt_reg[9]/Q
                         net (fo=1, routed)           0.308    -0.154    cnt_reg_n_0_[9]
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.044 r  cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.044    cnt_reg[8]_i_1_n_6
    SLICE_X35Y41         FDRE                                         r  cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.830    -0.841    clk_50MHz
    SLICE_X35Y41         FDRE                                         r  cnt_reg[9]/C
                         clock pessimism              0.238    -0.603    
                         clock uncertainty            0.264    -0.339    
    SLICE_X35Y41         FDRE (Hold_fdre_C_D)         0.105    -0.234    cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.191    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_wiz_0_1
  To Clock:  clk_50MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.450ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.450ns  (required time - arrival time)
  Source:                 cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.348ns  (logic 0.923ns (27.567%)  route 2.425ns (72.433%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 18.468 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.564    -0.929    clk_50MHz
    SLICE_X35Y44         FDRE                                         r  cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.473 r  cnt_reg[20]/Q
                         net (fo=1, routed)           0.710     0.237    sm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.333 r  sm_clk_BUFG_inst/O
                         net (fo=36, routed)          1.715     2.048    sm_clk_BUFG
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     2.419 r  cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.419    cnt_reg[20]_i_1_n_7
    SLICE_X35Y44         FDRE                                         r  cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.024 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.444    18.468    clk_50MHz
    SLICE_X35Y44         FDRE                                         r  cnt_reg[20]/C
                         clock pessimism              0.603    19.071    
                         clock uncertainty           -0.264    18.808    
    SLICE_X35Y44         FDRE (Setup_fdre_C_D)        0.062    18.870    cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         18.870    
                         arrival time                          -2.419    
  -------------------------------------------------------------------
                         slack                                 16.450    

Slack (MET) :             16.748ns  (required time - arrival time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.028ns  (logic 1.788ns (59.056%)  route 1.240ns (40.944%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 18.468 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.562    -0.931    clk_50MHz
    SLICE_X35Y39         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.475 f  cnt_reg[0]/Q
                         net (fo=1, routed)           1.240     0.765    cnt_reg_n_0_[0]
    SLICE_X35Y39         LUT1 (Prop_lut1_I0_O)        0.124     0.889 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.889    cnt[0]_i_2_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.421 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.421    cnt_reg[0]_i_1_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.535 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.535    cnt_reg[4]_i_1_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.649 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.649    cnt_reg[8]_i_1_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.763 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.763    cnt_reg[12]_i_1_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.097 r  cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.097    cnt_reg[16]_i_1_n_6
    SLICE_X35Y43         FDRE                                         r  cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.024 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.444    18.468    clk_50MHz
    SLICE_X35Y43         FDRE                                         r  cnt_reg[17]/C
                         clock pessimism              0.578    19.046    
                         clock uncertainty           -0.264    18.783    
    SLICE_X35Y43         FDRE (Setup_fdre_C_D)        0.062    18.845    cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         18.845    
                         arrival time                          -2.097    
  -------------------------------------------------------------------
                         slack                                 16.748    

Slack (MET) :             16.769ns  (required time - arrival time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.007ns  (logic 1.767ns (58.770%)  route 1.240ns (41.230%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 18.468 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.562    -0.931    clk_50MHz
    SLICE_X35Y39         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.475 f  cnt_reg[0]/Q
                         net (fo=1, routed)           1.240     0.765    cnt_reg_n_0_[0]
    SLICE_X35Y39         LUT1 (Prop_lut1_I0_O)        0.124     0.889 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.889    cnt[0]_i_2_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.421 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.421    cnt_reg[0]_i_1_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.535 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.535    cnt_reg[4]_i_1_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.649 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.649    cnt_reg[8]_i_1_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.763 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.763    cnt_reg[12]_i_1_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.076 r  cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.076    cnt_reg[16]_i_1_n_4
    SLICE_X35Y43         FDRE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.024 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.444    18.468    clk_50MHz
    SLICE_X35Y43         FDRE                                         r  cnt_reg[19]/C
                         clock pessimism              0.578    19.046    
                         clock uncertainty           -0.264    18.783    
    SLICE_X35Y43         FDRE (Setup_fdre_C_D)        0.062    18.845    cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         18.845    
                         arrival time                          -2.076    
  -------------------------------------------------------------------
                         slack                                 16.769    

Slack (MET) :             16.843ns  (required time - arrival time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.933ns  (logic 1.693ns (57.730%)  route 1.240ns (42.270%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 18.468 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.562    -0.931    clk_50MHz
    SLICE_X35Y39         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.475 f  cnt_reg[0]/Q
                         net (fo=1, routed)           1.240     0.765    cnt_reg_n_0_[0]
    SLICE_X35Y39         LUT1 (Prop_lut1_I0_O)        0.124     0.889 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.889    cnt[0]_i_2_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.421 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.421    cnt_reg[0]_i_1_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.535 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.535    cnt_reg[4]_i_1_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.649 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.649    cnt_reg[8]_i_1_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.763 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.763    cnt_reg[12]_i_1_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.002 r  cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.002    cnt_reg[16]_i_1_n_5
    SLICE_X35Y43         FDRE                                         r  cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.024 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.444    18.468    clk_50MHz
    SLICE_X35Y43         FDRE                                         r  cnt_reg[18]/C
                         clock pessimism              0.578    19.046    
                         clock uncertainty           -0.264    18.783    
    SLICE_X35Y43         FDRE (Setup_fdre_C_D)        0.062    18.845    cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         18.845    
                         arrival time                          -2.002    
  -------------------------------------------------------------------
                         slack                                 16.843    

Slack (MET) :             16.859ns  (required time - arrival time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.917ns  (logic 1.677ns (57.498%)  route 1.240ns (42.502%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 18.468 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.562    -0.931    clk_50MHz
    SLICE_X35Y39         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.475 f  cnt_reg[0]/Q
                         net (fo=1, routed)           1.240     0.765    cnt_reg_n_0_[0]
    SLICE_X35Y39         LUT1 (Prop_lut1_I0_O)        0.124     0.889 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.889    cnt[0]_i_2_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.421 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.421    cnt_reg[0]_i_1_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.535 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.535    cnt_reg[4]_i_1_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.649 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.649    cnt_reg[8]_i_1_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.763 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.763    cnt_reg[12]_i_1_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.986 r  cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.986    cnt_reg[16]_i_1_n_7
    SLICE_X35Y43         FDRE                                         r  cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.024 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.444    18.468    clk_50MHz
    SLICE_X35Y43         FDRE                                         r  cnt_reg[16]/C
                         clock pessimism              0.578    19.046    
                         clock uncertainty           -0.264    18.783    
    SLICE_X35Y43         FDRE (Setup_fdre_C_D)        0.062    18.845    cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         18.845    
                         arrival time                          -1.986    
  -------------------------------------------------------------------
                         slack                                 16.859    

Slack (MET) :             16.861ns  (required time - arrival time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.914ns  (logic 1.674ns (57.454%)  route 1.240ns (42.546%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 18.467 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.562    -0.931    clk_50MHz
    SLICE_X35Y39         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.475 f  cnt_reg[0]/Q
                         net (fo=1, routed)           1.240     0.765    cnt_reg_n_0_[0]
    SLICE_X35Y39         LUT1 (Prop_lut1_I0_O)        0.124     0.889 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.889    cnt[0]_i_2_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.421 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.421    cnt_reg[0]_i_1_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.535 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.535    cnt_reg[4]_i_1_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.649 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.649    cnt_reg[8]_i_1_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.983 r  cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.983    cnt_reg[12]_i_1_n_6
    SLICE_X35Y42         FDRE                                         r  cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.024 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.443    18.467    clk_50MHz
    SLICE_X35Y42         FDRE                                         r  cnt_reg[13]/C
                         clock pessimism              0.578    19.045    
                         clock uncertainty           -0.264    18.782    
    SLICE_X35Y42         FDRE (Setup_fdre_C_D)        0.062    18.844    cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         18.844    
                         arrival time                          -1.983    
  -------------------------------------------------------------------
                         slack                                 16.861    

Slack (MET) :             16.882ns  (required time - arrival time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.893ns  (logic 1.653ns (57.146%)  route 1.240ns (42.854%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 18.467 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.562    -0.931    clk_50MHz
    SLICE_X35Y39         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.475 f  cnt_reg[0]/Q
                         net (fo=1, routed)           1.240     0.765    cnt_reg_n_0_[0]
    SLICE_X35Y39         LUT1 (Prop_lut1_I0_O)        0.124     0.889 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.889    cnt[0]_i_2_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.421 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.421    cnt_reg[0]_i_1_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.535 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.535    cnt_reg[4]_i_1_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.649 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.649    cnt_reg[8]_i_1_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.962 r  cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.962    cnt_reg[12]_i_1_n_4
    SLICE_X35Y42         FDRE                                         r  cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.024 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.443    18.467    clk_50MHz
    SLICE_X35Y42         FDRE                                         r  cnt_reg[15]/C
                         clock pessimism              0.578    19.045    
                         clock uncertainty           -0.264    18.782    
    SLICE_X35Y42         FDRE (Setup_fdre_C_D)        0.062    18.844    cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         18.844    
                         arrival time                          -1.962    
  -------------------------------------------------------------------
                         slack                                 16.882    

Slack (MET) :             16.956ns  (required time - arrival time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.819ns  (logic 1.579ns (56.020%)  route 1.240ns (43.980%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 18.467 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.562    -0.931    clk_50MHz
    SLICE_X35Y39         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.475 f  cnt_reg[0]/Q
                         net (fo=1, routed)           1.240     0.765    cnt_reg_n_0_[0]
    SLICE_X35Y39         LUT1 (Prop_lut1_I0_O)        0.124     0.889 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.889    cnt[0]_i_2_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.421 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.421    cnt_reg[0]_i_1_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.535 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.535    cnt_reg[4]_i_1_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.649 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.649    cnt_reg[8]_i_1_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.888 r  cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.888    cnt_reg[12]_i_1_n_5
    SLICE_X35Y42         FDRE                                         r  cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.024 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.443    18.467    clk_50MHz
    SLICE_X35Y42         FDRE                                         r  cnt_reg[14]/C
                         clock pessimism              0.578    19.045    
                         clock uncertainty           -0.264    18.782    
    SLICE_X35Y42         FDRE (Setup_fdre_C_D)        0.062    18.844    cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         18.844    
                         arrival time                          -1.888    
  -------------------------------------------------------------------
                         slack                                 16.956    

Slack (MET) :             16.972ns  (required time - arrival time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.803ns  (logic 1.563ns (55.769%)  route 1.240ns (44.231%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 18.467 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.562    -0.931    clk_50MHz
    SLICE_X35Y39         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.475 f  cnt_reg[0]/Q
                         net (fo=1, routed)           1.240     0.765    cnt_reg_n_0_[0]
    SLICE_X35Y39         LUT1 (Prop_lut1_I0_O)        0.124     0.889 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.889    cnt[0]_i_2_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.421 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.421    cnt_reg[0]_i_1_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.535 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.535    cnt_reg[4]_i_1_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.649 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.649    cnt_reg[8]_i_1_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.872 r  cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.872    cnt_reg[12]_i_1_n_7
    SLICE_X35Y42         FDRE                                         r  cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.024 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.443    18.467    clk_50MHz
    SLICE_X35Y42         FDRE                                         r  cnt_reg[12]/C
                         clock pessimism              0.578    19.045    
                         clock uncertainty           -0.264    18.782    
    SLICE_X35Y42         FDRE (Setup_fdre_C_D)        0.062    18.844    cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         18.844    
                         arrival time                          -1.872    
  -------------------------------------------------------------------
                         slack                                 16.972    

Slack (MET) :             16.975ns  (required time - arrival time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.800ns  (logic 1.560ns (55.722%)  route 1.240ns (44.278%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 18.467 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.562    -0.931    clk_50MHz
    SLICE_X35Y39         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.475 f  cnt_reg[0]/Q
                         net (fo=1, routed)           1.240     0.765    cnt_reg_n_0_[0]
    SLICE_X35Y39         LUT1 (Prop_lut1_I0_O)        0.124     0.889 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.889    cnt[0]_i_2_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.421 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.421    cnt_reg[0]_i_1_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.535 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.535    cnt_reg[4]_i_1_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.869 r  cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.869    cnt_reg[8]_i_1_n_6
    SLICE_X35Y41         FDRE                                         r  cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.024 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          1.443    18.467    clk_50MHz
    SLICE_X35Y41         FDRE                                         r  cnt_reg[9]/C
                         clock pessimism              0.578    19.045    
                         clock uncertainty           -0.264    18.782    
    SLICE_X35Y41         FDRE (Setup_fdre_C_D)        0.062    18.844    cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         18.844    
                         arrival time                          -1.869    
  -------------------------------------------------------------------
                         slack                                 16.975    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.252ns (45.792%)  route 0.298ns (54.208%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.561    -0.603    clk_50MHz
    SLICE_X35Y41         FDRE                                         r  cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  cnt_reg[10]/Q
                         net (fo=1, routed)           0.298    -0.164    cnt_reg_n_0_[10]
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.053 r  cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.053    cnt_reg[8]_i_1_n_5
    SLICE_X35Y41         FDRE                                         r  cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.830    -0.841    clk_50MHz
    SLICE_X35Y41         FDRE                                         r  cnt_reg[10]/C
                         clock pessimism              0.238    -0.603    
                         clock uncertainty            0.264    -0.339    
    SLICE_X35Y41         FDRE (Hold_fdre_C_D)         0.105    -0.234    cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.252ns (45.792%)  route 0.298ns (54.208%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.561    -0.603    clk_50MHz
    SLICE_X35Y42         FDRE                                         r  cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  cnt_reg[14]/Q
                         net (fo=1, routed)           0.298    -0.164    cnt_reg_n_0_[14]
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.053 r  cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.053    cnt_reg[12]_i_1_n_5
    SLICE_X35Y42         FDRE                                         r  cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.830    -0.841    clk_50MHz
    SLICE_X35Y42         FDRE                                         r  cnt_reg[14]/C
                         clock pessimism              0.238    -0.603    
                         clock uncertainty            0.264    -0.339    
    SLICE_X35Y42         FDRE (Hold_fdre_C_D)         0.105    -0.234    cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.252ns (45.792%)  route 0.298ns (54.208%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.560    -0.604    clk_50MHz
    SLICE_X35Y39         FDRE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  cnt_reg[2]/Q
                         net (fo=1, routed)           0.298    -0.165    cnt_reg_n_0_[2]
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.054 r  cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.054    cnt_reg[0]_i_1_n_5
    SLICE_X35Y39         FDRE                                         r  cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.829    -0.842    clk_50MHz
    SLICE_X35Y39         FDRE                                         r  cnt_reg[2]/C
                         clock pessimism              0.238    -0.604    
                         clock uncertainty            0.264    -0.340    
    SLICE_X35Y39         FDRE (Hold_fdre_C_D)         0.105    -0.235    cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.252ns (45.792%)  route 0.298ns (54.208%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.561    -0.603    clk_50MHz
    SLICE_X35Y40         FDRE                                         r  cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  cnt_reg[6]/Q
                         net (fo=1, routed)           0.298    -0.164    cnt_reg_n_0_[6]
    SLICE_X35Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.053 r  cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.053    cnt_reg[4]_i_1_n_5
    SLICE_X35Y40         FDRE                                         r  cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.830    -0.841    clk_50MHz
    SLICE_X35Y40         FDRE                                         r  cnt_reg[6]/C
                         clock pessimism              0.238    -0.603    
                         clock uncertainty            0.264    -0.339    
    SLICE_X35Y40         FDRE (Hold_fdre_C_D)         0.105    -0.234    cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.249ns (44.550%)  route 0.310ns (55.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.561    -0.603    clk_50MHz
    SLICE_X35Y41         FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  cnt_reg[11]/Q
                         net (fo=1, routed)           0.310    -0.152    cnt_reg_n_0_[11]
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.044 r  cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.044    cnt_reg[8]_i_1_n_4
    SLICE_X35Y41         FDRE                                         r  cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.830    -0.841    clk_50MHz
    SLICE_X35Y41         FDRE                                         r  cnt_reg[11]/C
                         clock pessimism              0.238    -0.603    
                         clock uncertainty            0.264    -0.339    
    SLICE_X35Y41         FDRE (Hold_fdre_C_D)         0.105    -0.234    cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.249ns (44.550%)  route 0.310ns (55.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.560    -0.604    clk_50MHz
    SLICE_X35Y39         FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  cnt_reg[3]/Q
                         net (fo=1, routed)           0.310    -0.153    cnt_reg_n_0_[3]
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.045 r  cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.045    cnt_reg[0]_i_1_n_4
    SLICE_X35Y39         FDRE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.829    -0.842    clk_50MHz
    SLICE_X35Y39         FDRE                                         r  cnt_reg[3]/C
                         clock pessimism              0.238    -0.604    
                         clock uncertainty            0.264    -0.340    
    SLICE_X35Y39         FDRE (Hold_fdre_C_D)         0.105    -0.235    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.249ns (44.550%)  route 0.310ns (55.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.561    -0.603    clk_50MHz
    SLICE_X35Y40         FDRE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  cnt_reg[7]/Q
                         net (fo=1, routed)           0.310    -0.152    cnt_reg_n_0_[7]
    SLICE_X35Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.044 r  cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.044    cnt_reg[4]_i_1_n_4
    SLICE_X35Y40         FDRE                                         r  cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.830    -0.841    clk_50MHz
    SLICE_X35Y40         FDRE                                         r  cnt_reg[7]/C
                         clock pessimism              0.238    -0.603    
                         clock uncertainty            0.264    -0.339    
    SLICE_X35Y40         FDRE (Hold_fdre_C_D)         0.105    -0.234    cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.251ns (44.888%)  route 0.308ns (55.112%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.560    -0.604    clk_50MHz
    SLICE_X35Y39         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.308    -0.155    cnt_reg_n_0_[1]
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.045 r  cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.045    cnt_reg[0]_i_1_n_6
    SLICE_X35Y39         FDRE                                         r  cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.829    -0.842    clk_50MHz
    SLICE_X35Y39         FDRE                                         r  cnt_reg[1]/C
                         clock pessimism              0.238    -0.604    
                         clock uncertainty            0.264    -0.340    
    SLICE_X35Y39         FDRE (Hold_fdre_C_D)         0.105    -0.235    cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.251ns (44.888%)  route 0.308ns (55.112%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.561    -0.603    clk_50MHz
    SLICE_X35Y40         FDRE                                         r  cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  cnt_reg[5]/Q
                         net (fo=1, routed)           0.308    -0.154    cnt_reg_n_0_[5]
    SLICE_X35Y40         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.044 r  cnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.044    cnt_reg[4]_i_1_n_6
    SLICE_X35Y40         FDRE                                         r  cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.830    -0.841    clk_50MHz
    SLICE_X35Y40         FDRE                                         r  cnt_reg[5]/C
                         clock pessimism              0.238    -0.603    
                         clock uncertainty            0.264    -0.339    
    SLICE_X35Y40         FDRE (Hold_fdre_C_D)         0.105    -0.234    cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.251ns (44.888%)  route 0.308ns (55.112%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.561    -0.603    clk_50MHz
    SLICE_X35Y41         FDRE                                         r  cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  cnt_reg[9]/Q
                         net (fo=1, routed)           0.308    -0.154    cnt_reg_n_0_[9]
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.044 r  cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.044    cnt_reg[8]_i_1_n_6
    SLICE_X35Y41         FDRE                                         r  cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    hexcalc_inst/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  hexcalc_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    hexcalc_inst/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  hexcalc_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    hexcalc_inst/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  hexcalc_inst/inst/clkout1_buf/O
                         net (fo=21, routed)          0.830    -0.841    clk_50MHz
    SLICE_X35Y41         FDRE                                         r  cnt_reg[9]/C
                         clock pessimism              0.238    -0.603    
                         clock uncertainty            0.264    -0.339    
    SLICE_X35Y41         FDRE (Hold_fdre_C_D)         0.105    -0.234    cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.191    





