@book{waterman2016design,
  title={Design of the RISC-V instruction set architecture},
  author={Waterman, Andrew Shell},
  year={2016},
  publisher={University of California, Berkeley}
}
@techreport{waterman2014risc,
  title={The risc-v instruction set manual. volume 1: User-level isa, version 2.0},
  author={Waterman, Andrew and Lee, Yunsup and Patterson, David A and Asanovi, Krste},
  year={2014},
  institution={California Univ Berkeley Dept of Electrical Engineering and Computer Sciences}
}
@techreport{waterman2015risc,
  title={The risc-v instruction set manual volume 2: Privileged architecture version 1.7},
  author={Waterman, Andrew and Lee, Yunsup and Avizienis, Rimas and Patterson, David A and Asanovic, Krste},
  year={2015},
  institution={University of California at Berkeley Berkeley United States}
}
@online{riscvmember,
  title={RISC-V International Members},
  url={https://riscv.org/members}
}
@article{asanovic2014instruction,
  title={Instruction sets should be free: The case for risc-v},
  author={Asanovi{\'c}, Krste and Patterson, David A},
  journal={EECS Department, University of California, Berkeley, Tech. Rep. UCB/EECS-2014-146},
  year={2014}
}
@inproceedings{traber2016pulpino,
  title={PULPino: A small single-core RISC-V SoC},
  author={Traber, Andreas and Zaruba, Florian and Stucki, Sven and Pullini, Antonio and Haugou, Germain and Flamand, Eric and Gurkaynak, Frank K and Benini, Luca},
  booktitle={3rd RISCV Workshop},
  year={2016}
}
@online{picorv32,
  title={PicoRV32: A Size-Optimized RISC-V CPU},
  url={https://github.com/YosysHQ/picorv32}
}
@inproceedings{zhao2020sonicboom,
  title={Sonicboom: The 3rd generation berkeley out-of-order machine},
  author={Zhao, Jerry and Korpan, Ben and Gonzalez, Abraham and Asanovic, Krste},
  booktitle={Fourth Workshop on Computer Architecture Research with RISC-V},
  volume={5},
  year={2020}
}
