// Seed: 856011681
module module_0 (
    input tri1 id_0,
    output uwire id_1,
    input tri1 id_2,
    output tri id_3,
    input uwire id_4,
    output supply0 id_5,
    output tri id_6
);
endmodule
module module_1 (
    input supply0 id_0,
    input tri0 id_1,
    output tri0 id_2,
    input wor id_3,
    input tri0 id_4,
    output tri id_5,
    input supply1 id_6,
    input tri0 id_7,
    output wand id_8
    , id_35,
    output uwire id_9,
    output supply1 id_10,
    output tri id_11,
    input supply1 id_12,
    input tri id_13,
    input supply0 id_14,
    input uwire id_15,
    output supply0 id_16,
    input wor id_17,
    input wor id_18,
    output tri1 id_19,
    input supply0 id_20,
    input tri0 id_21,
    input wand id_22,
    input wire id_23,
    input wire id_24,
    output tri0 id_25,
    input tri1 id_26,
    output uwire id_27,
    output tri0 id_28,
    output tri1 id_29,
    output tri id_30,
    output tri0 id_31,
    output supply1 id_32,
    output tri0 id_33
);
  wire id_36;
  always @(1 or posedge id_15);
  module_0(
      id_22, id_5, id_0, id_25, id_20, id_19, id_27
  );
  wire id_37;
endmodule
