Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Sun Aug  5 03:25:55 2018
| Host         : bae running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_control_sets -verbose -file led_top_control_sets_placed.rpt
| Design       : led_top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              17 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              16 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------+-------------------------------------------------------+--------------------------------------------------+------------------+----------------+
|     Clock Signal     |                     Enable Signal                     |                 Set/Reset Signal                 | Slice Load Count | Bel Load Count |
+----------------------+-------------------------------------------------------+--------------------------------------------------+------------------+----------------+
|  CLK100MHZ_IBUF_BUFG | spi_slave_input/sck_sync/ready_o_reg                  |                                                  |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG |                                                       |                                                  |                1 |              3 |
| ~CLK100MHZ_IBUF_BUFG |                                                       |                                                  |                3 |              9 |
|  CLK100MHZ_IBUF_BUFG | spi_slave_input/sck_sync/input_shift_register_reg[15] | spi_slave_input/input_shift_register[15]_i_1_n_0 |                2 |             16 |
|  CLK100MHZ_IBUF_BUFG | spi_slave_input/ss_sync/E[0]                          |                                                  |                4 |             16 |
+----------------------+-------------------------------------------------------+--------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 3      |                     1 |
| 9      |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


