import "primitives/core.futil";
component main<"static"=2>(go: 1, clk: 1) -> (done: 1) {
  cells {
    mem = std_mem_d1(32, 1, 1);
    lt = std_lt(32);
    fsm = std_reg(2);
    cond_stored = std_reg(1);
    incr = std_add(2);
  }
  wires {
    done = fsm.out == 2'd2 ? 1'd1;
    cond_stored.clk = clk;
    cond_stored.in = fsm.out == 2'd0 & go ? lt.out;
    cond_stored.write_en = fsm.out == 2'd0 & go ? 1'd1;
    fsm.clk = clk;
    fsm.in = fsm.out == 2'd2 ? 2'd0;
    fsm.in = fsm.out != 2'd2 & go ? incr.out;
    fsm.write_en = fsm.out != 2'd2 & go | fsm.out == 2'd2 ? 1'd1;
    incr.left = go ? fsm.out;
    incr.right = go ? 2'd1;
    lt.left = fsm.out == 2'd0 & go ? 32'd9;
    lt.right = fsm.out == 2'd0 & go ? 32'd16;
    mem.addr0 = fsm.out > 2'd0 & fsm.out < 2'd2 & cond_stored.out & go | fsm.out > 2'd0 & fsm.out < 2'd2 & !cond_stored.out & go ? 1'd0;
    mem.clk = clk;
    mem.write_data = fsm.out > 2'd0 & fsm.out < 2'd2 & !cond_stored.out & go ? 32'd10;
    mem.write_data = fsm.out > 2'd0 & fsm.out < 2'd2 & cond_stored.out & go ? 32'd4;
    mem.write_en = fsm.out > 2'd0 & fsm.out < 2'd2 & cond_stored.out & go | fsm.out > 2'd0 & fsm.out < 2'd2 & !cond_stored.out & go ? 1'd1;
  }

  control {}
}

