// Seed: 2603938162
module module_0 #(
    parameter id_2 = 32'd49,
    parameter id_3 = 32'd21
) (
    output supply0 id_0
);
  wire _id_2;
  ;
  supply1 ["" : 1  *  id_2] _id_3 = -1;
  assign module_1.id_11 = 0;
  wire [1  ==  id_2 : id_3] id_4 = id_4;
  timeunit 1ps;
  final $clog2(59);
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd9
) (
    output uwire id_0,
    input supply1 id_1,
    input tri _id_2,
    output tri id_3,
    output logic id_4,
    output tri1 id_5,
    input uwire id_6,
    input wor id_7,
    input uwire id_8,
    input wor id_9,
    input tri id_10,
    output tri id_11,
    input supply0 id_12,
    input uwire id_13,
    output wand id_14,
    input supply0 id_15,
    input tri id_16,
    input wire id_17,
    output tri1 id_18
);
  logic [-1 'd0 : id_2] id_20 = id_17 == id_13;
  assign id_11 = 1;
  module_0 modCall_1 (id_0);
  assign id_18 = id_13;
  initial begin : LABEL_0
    id_4 <= id_20;
  end
endmodule
