m255
K3
13
cModel Technology
dD:\modeltech_10.1a\examples
T_opt
VJBjgUae2EBW3aa6jfSS4Z1
04 9 4 work TestBench fast 0
=1-6466b3a47a19-5311bb38-234-212c
o-quiet -auto_acc_if_foreign -work work
n@_opt
OE;O;10.1a;51
vSevenSegmentDisplay
Vd>0dU2cobGb]<@hNkmzHe3
r1
31
IT:<5z5L@3gCFSOJ2>M1Ao2
Z0 dC:\Users\Yang Shi\Desktop\Exercises\VerilogExercise\SevenSegment
w1393659313
8C:/Users/Yang Shi/Desktop/Exercises/VerilogExercise/SevenSegment/SevenSegmentDisplay.v
FC:/Users/Yang Shi/Desktop/Exercises/VerilogExercise/SevenSegment/SevenSegmentDisplay.v
L0 2
Z1 OE;L;10.1a;51
Z2 o-work work -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
n@seven@segment@display
!s100 F;W6`@:zgS>EZ3;@d<86E0
!s108 1393666782.733000
!s107 C:/Users/Yang Shi/Desktop/Exercises/VerilogExercise/SevenSegment/SevenSegmentDisplay.v|
!s90 -reportprogress|300|-work|work|-vopt|C:/Users/Yang Shi/Desktop/Exercises/VerilogExercise/SevenSegment/SevenSegmentDisplay.v|
!i10b 1
!s85 0
vTestBench
VH;VS]59WmQ>4a<zRibM9Z0
r1
31
I:azaChZbbAA@6S[U:R<el1
Z3 dC:\Users\Yang Shi\Desktop\Exercises\VerilogExercise\SevenSegment
w1393667861
8C:/Users/Yang Shi/Desktop/Exercises/VerilogExercise/SevenSegment/TestBench.v
FC:/Users/Yang Shi/Desktop/Exercises/VerilogExercise/SevenSegment/TestBench.v
L0 1
R1
R2
n@test@bench
!i10b 1
!s85 0
!s90 -reportprogress|300|-work|work|-vopt|C:/Users/Yang Shi/Desktop/Exercises/VerilogExercise/SevenSegment/TestBench.v|
!s100 JHAHD9abkoV?Uo>dc9b4^3
!s108 1393667869.290000
!s107 C:/Users/Yang Shi/Desktop/Exercises/VerilogExercise/SevenSegment/TestBench.v|
