verilog xil_defaultlib --include "../../../../fontys-pong.gen/sources_1/bd/ZYNQ/ipshared/30ef" \
"../../../../fontys-pong.gen/sources_1/bd/ZYNQ/bd/blockdesign_inst_0/ip/blockdesign_inst_0_util_vector_logic_1_0/sim/blockdesign_inst_0_util_vector_logic_1_0.v" \
"../../../../fontys-pong.gen/sources_1/bd/ZYNQ/bd/blockdesign_inst_0/ip/blockdesign_inst_0_screen_size_x_0/sim/blockdesign_inst_0_screen_size_x_0.v" \
"../../../../fontys-pong.gen/sources_1/bd/ZYNQ/bd/blockdesign_inst_0/ip/blockdesign_inst_0_screen_size_y_0/sim/blockdesign_inst_0_screen_size_y_0.v" \
"../../../../fontys-pong.gen/sources_1/bd/ZYNQ/bd/blockdesign_inst_0/ip/blockdesign_inst_0_paddle_size_x_0/sim/blockdesign_inst_0_paddle_size_x_0.v" \
"../../../../fontys-pong.gen/sources_1/bd/ZYNQ/bd/blockdesign_inst_0/ip/blockdesign_inst_0_paddle_size_y_0/sim/blockdesign_inst_0_paddle_size_y_0.v" \
"../../../../fontys-pong.gen/sources_1/bd/ZYNQ/bd/blockdesign_inst_0/ip/blockdesign_inst_0_ball_size_0/sim/blockdesign_inst_0_ball_size_0.v" \
"../../../../fontys-pong.gen/sources_1/bd/ZYNQ/bd/blockdesign_inst_0/ip/blockdesign_inst_0_paddle_offset_x_0/sim/blockdesign_inst_0_paddle_offset_x_0.v" \
"../../../../fontys-pong.gen/sources_1/bd/ZYNQ/bd/blockdesign_inst_0/ip/blockdesign_inst_0_max_score_0/sim/blockdesign_inst_0_max_score_0.v" \
"../../../../fontys-pong.gen/sources_1/bd/ZYNQ/bd/blockdesign_inst_0/ip/blockdesign_inst_0_score_seg_size_x_0/sim/blockdesign_inst_0_score_seg_size_x_0.v" \
"../../../../fontys-pong.gen/sources_1/bd/ZYNQ/bd/blockdesign_inst_0/ip/blockdesign_inst_0_score_seg_size_y_0/sim/blockdesign_inst_0_score_seg_size_y_0.v" \
"../../../../fontys-pong.gen/sources_1/bd/ZYNQ/bd/blockdesign_inst_0/ip/blockdesign_inst_0_scoreboard_center_offset_0/sim/blockdesign_inst_0_scoreboard_center_offset_0.v" \
"../../../../fontys-pong.gen/sources_1/bd/ZYNQ/bd/blockdesign_inst_0/ip/blockdesign_inst_0_scoreboard_top_offset_0/sim/blockdesign_inst_0_scoreboard_top_offset_0.v" \
"../../../../fontys-pong.gen/sources_1/bd/ZYNQ/bd/blockdesign_inst_0/ip/blockdesign_inst_0_clk_wiz_0_0/blockdesign_inst_0_clk_wiz_0_0_clk_wiz.v" \
"../../../../fontys-pong.gen/sources_1/bd/ZYNQ/bd/blockdesign_inst_0/ip/blockdesign_inst_0_clk_wiz_0_0/blockdesign_inst_0_clk_wiz_0_0.v" \
"../../../../fontys-pong.gen/sources_1/bd/ZYNQ/bd/blockdesign_inst_0/ip/blockdesign_inst_0_zero_0/sim/blockdesign_inst_0_zero_0.v" \
"../../../../fontys-pong.gen/sources_1/bd/ZYNQ/bd/blockdesign_inst_0/ip/blockdesign_inst_0_one_0/sim/blockdesign_inst_0_one_0.v" \
"../../../../fontys-pong.gen/sources_1/bd/ZYNQ/bd/blockdesign_inst_0/ip/blockdesign_inst_0_util_vector_logic_2_0/sim/blockdesign_inst_0_util_vector_logic_2_0.v" \
"../../../bd/ZYNQ/ip/ZYNQ_clk_wiz_0/ZYNQ_clk_wiz_0_clk_wiz.v" \
"../../../bd/ZYNQ/ip/ZYNQ_clk_wiz_0/ZYNQ_clk_wiz_0.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
