// Seed: 3553128534
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  assign module_2.id_10 = 0;
  output wor id_2;
  output wire id_1;
  assign id_2 = -1;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    input wor  id_0,
    input wire id_1,
    input wire id_2
);
  wire id_4;
  wand id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4
  );
  logic id_6;
  ;
  assign id_5 = 1;
endmodule
module module_2 (
    output uwire id_0,
    input tri0 id_1,
    output supply1 id_2,
    output tri1 id_3,
    input wire id_4,
    input wire id_5,
    input supply1 id_6,
    input tri1 id_7,
    output wire id_8,
    output wor id_9,
    output wor id_10
);
  wire id_12;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12,
      id_12,
      id_12
  );
endmodule
