0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/wojte/Desktop/test/test.srcs/sim_1/can_testbench_defines.v,1145971079,verilog,,,,,,,,,,,,
C:/Users/wojte/Desktop/test/test.srcs/sim_1/timescale.v,1044757492,verilog,,,,,,,,,,,,
C:/Users/wojte/Desktop/test/test.srcs/sources_1/can_defines.v,1606772562,verilog,,,,,,,,,,,,
C:/Users/wojte/Desktop/test_git/test.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/wojte/Desktop/test_git/test.srcs/sim_1/can_testbench.v,1606763436,verilog,,C:/Users/wojte/Desktop/test_git/test.srcs/sim_1/new/dual_can_tb.v,C:/Users/wojte/Desktop/test_git/test.srcs/sim_1/timescale.v;C:/Users/wojte/Desktop/test_git/test.srcs/sources_1/can_defines.v;C:/Users/wojte/Desktop/test_git/test.srcs/sim_1/can_testbench_defines.v,can_testbench,,,../../../../test.srcs/sim_1;../../../../test.srcs/sources_1,,,,,
C:/Users/wojte/Desktop/test_git/test.srcs/sim_1/can_testbench_defines.v,1145971079,verilog,,,,,,,,,,,,
C:/Users/wojte/Desktop/test_git/test.srcs/sim_1/new/dual_can_tb.v,1606812735,systemVerilog,,,,dual_can_tb,,,../../../../test.srcs/sim_1;../../../../test.srcs/sources_1,,,,,
C:/Users/wojte/Desktop/test_git/test.srcs/sim_1/timescale.v,1044757492,verilog,,,,,,,,,,,,
C:/Users/wojte/Desktop/test_git/test.srcs/sources_1/can_acf.v,1112965387,verilog,,C:/Users/wojte/Desktop/test_git/test.srcs/sources_1/can_bsp.v,C:/Users/wojte/Desktop/test_git/test.srcs/sim_1/timescale.v;C:/Users/wojte/Desktop/test_git/test.srcs/sources_1/can_defines.v,can_acf,,,../../../../test.srcs/sim_1;../../../../test.srcs/sources_1,,,,,
C:/Users/wojte/Desktop/test_git/test.srcs/sources_1/can_bsp.v,1101151083,verilog,,C:/Users/wojte/Desktop/test_git/test.srcs/sources_1/can_btl.v,C:/Users/wojte/Desktop/test_git/test.srcs/sim_1/timescale.v;C:/Users/wojte/Desktop/test_git/test.srcs/sources_1/can_defines.v,can_bsp,,,../../../../test.srcs/sim_1;../../../../test.srcs/sources_1,,,,,
C:/Users/wojte/Desktop/test_git/test.srcs/sources_1/can_btl.v,1098903097,verilog,,C:/Users/wojte/Desktop/test_git/test.srcs/sources_1/can_crc.v,C:/Users/wojte/Desktop/test_git/test.srcs/sim_1/timescale.v;C:/Users/wojte/Desktop/test_git/test.srcs/sources_1/can_defines.v,can_btl,,,../../../../test.srcs/sim_1;../../../../test.srcs/sources_1,,,,,
C:/Users/wojte/Desktop/test_git/test.srcs/sources_1/can_crc.v,1076250880,verilog,,C:/Users/wojte/Desktop/test_git/test.srcs/sources_1/can_fifo.v,C:/Users/wojte/Desktop/test_git/test.srcs/sim_1/timescale.v,can_crc,,,../../../../test.srcs/sim_1;../../../../test.srcs/sources_1,,,,,
C:/Users/wojte/Desktop/test_git/test.srcs/sources_1/can_defines.v,1606772562,verilog,,,,,,,,,,,,
C:/Users/wojte/Desktop/test_git/test.srcs/sources_1/can_fifo.v,1110443148,verilog,,C:/Users/wojte/Desktop/test_git/test.srcs/sources_1/can_ibo.v,C:/Users/wojte/Desktop/test_git/test.srcs/sim_1/timescale.v;C:/Users/wojte/Desktop/test_git/test.srcs/sources_1/can_defines.v,can_fifo,,,../../../../test.srcs/sim_1;../../../../test.srcs/sources_1,,,,,
C:/Users/wojte/Desktop/test_git/test.srcs/sources_1/can_ibo.v,1076250880,verilog,,C:/Users/wojte/Desktop/test_git/test.srcs/sources_1/can_register.v,,can_ibo,,,../../../../test.srcs/sim_1;../../../../test.srcs/sources_1,,,,,
C:/Users/wojte/Desktop/test_git/test.srcs/sources_1/can_register.v,1076250880,verilog,,C:/Users/wojte/Desktop/test_git/test.srcs/sources_1/can_register_asyn.v,C:/Users/wojte/Desktop/test_git/test.srcs/sim_1/timescale.v,can_register,,,../../../../test.srcs/sim_1;../../../../test.srcs/sources_1,,,,,
C:/Users/wojte/Desktop/test_git/test.srcs/sources_1/can_register_asyn.v,1076250880,verilog,,C:/Users/wojte/Desktop/test_git/test.srcs/sources_1/can_register_asyn_syn.v,C:/Users/wojte/Desktop/test_git/test.srcs/sim_1/timescale.v,can_register_asyn,,,../../../../test.srcs/sim_1;../../../../test.srcs/sources_1,,,,,
C:/Users/wojte/Desktop/test_git/test.srcs/sources_1/can_register_asyn_syn.v,1076250880,verilog,,C:/Users/wojte/Desktop/test_git/test.srcs/sources_1/can_registers.v,C:/Users/wojte/Desktop/test_git/test.srcs/sim_1/timescale.v,can_register_asyn_syn,,,../../../../test.srcs/sim_1;../../../../test.srcs/sources_1,,,,,
C:/Users/wojte/Desktop/test_git/test.srcs/sources_1/can_register_syn.v,1076250880,verilog,,C:/Users/wojte/Desktop/test_git/test.srcs/sim_1/can_testbench.v,C:/Users/wojte/Desktop/test_git/test.srcs/sim_1/timescale.v,can_register_syn,,,../../../../test.srcs/sim_1;../../../../test.srcs/sources_1,,,,,
C:/Users/wojte/Desktop/test_git/test.srcs/sources_1/can_registers.v,1111158245,verilog,,C:/Users/wojte/Desktop/test_git/test.srcs/sources_1/can_top.v,C:/Users/wojte/Desktop/test_git/test.srcs/sim_1/timescale.v;C:/Users/wojte/Desktop/test_git/test.srcs/sources_1/can_defines.v,can_registers,,,../../../../test.srcs/sim_1;../../../../test.srcs/sources_1,,,,,
C:/Users/wojte/Desktop/test_git/test.srcs/sources_1/can_top.v,1606756995,verilog,,C:/Users/wojte/Desktop/test_git/test.srcs/sources_1/can_register_syn.v,C:/Users/wojte/Desktop/test_git/test.srcs/sim_1/timescale.v;C:/Users/wojte/Desktop/test_git/test.srcs/sources_1/can_defines.v,can_top,,,../../../../test.srcs/sim_1;../../../../test.srcs/sources_1,,,,,
