{
	"BASE_DIR":"~/projects/sycamore_projects",
	"board":"dionysus",
	"PROJECT_NAME":"example_project",
	"TEMPLATE":"wishbone_template.json",
	"INTERFACE":{
		"filename":"ft_master_interface.v",
		"bind":{
			"i_ftdi_clk":{
				"port":"i_ftdi_clk",
				"direction":"input"
			},
			"io_ftdi_data[7:0]":{
				"port":"d[7:0]",
				"direction":"inout"
			},
			"i_ftdi_txe_n":{
				"port":"txe_n",
				"direction":"input"
			},
			"o_ftdi_wr_n":{
				"port":"wr_n",
				"direction":"output"
			},
			"i_ftdi_rde_n":{
				"port":"rxe_n",
				"direction":"input"
			},
			"o_ftdi_rd_n":{
				"port":"rd_n",
				"direction":"output"
			},
			"o_ftdi_oe_n":{
				"port":"oe_n",
				"direction":"output"
			},
			"o_ftdi_siwu":{
				"port":"siwua",
				"direction":"output"
			},
			"o_ftdi_suspend_n":{
				"port":"suspend_n",
				"direction":"input"
			}
		}
	},
	"SLAVES":{
		"i2s":{
			"filename":"wb_i2s.v",
			"BUS":{
				"mem":"mem1"	
			},
			"bind":{
       "writer_starved":{
        "port":"s0",
        "direction":"output"
       },
       "phy_mclock":{
          "port":"pmoda1",
          "direction":"output"
        },
       "phy_lr":{
          "port":"pmoda2",
          "direction":"output"
        },
        "phy_clock":{
          "port":"pmoda3",
          "direction":"output"
        },
        "phy_data":{
          "port":"pmoda4",
          "direction":"output"
        }
      }
		}
	},
  "MEMORY":{
		"mem1":{
			"filename":"wb_sdram.v",
			"bind":{
				"o_sdram_clk":{
					"port":"o_sdram_clk",
					"direction":"output"
				},
				"o_sdram_cke":{
					"port":"cke",
					"direction":"output"
				},
				"o_sdram_cs_n":{
					"port":"cs_n",
					"direction":"output"
				},
				"o_sdram_ras":{
					"port":"ras",
					"direction":"output"
				},
				"o_sdram_cas":{
					"port":"cas",
					"direction":"output"
				},
				"o_sdram_we":{
					"port":"we",
					"direction":"output"
				},
				"o_sdram_bank[1:0]":{
					"port":"ba[1:0]",
					"direction":"output"
				},
				"o_sdram_addr[11:0]":{
					"port":"a[11:0]",
					"direction":"output"
				},
				"io_sdram_data[15:0]":{
					"port":"dq[15:0]",
					"direction":"inout"
				},
				"io_sdram_data_mask[1]":{
					"port":"dqmh",
					"direction":"output"
				},
				"io_sdram_data_mask[0]":{
					"port":"dqml",
					"direction":"output"
				}

			}
		}
	},

	"bind":{
	},
	"constraint_files":[
	]
}
