// Seed: 3894777270
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input id_5;
  output id_4;
  input id_3;
  output id_2;
  output id_1;
  logic id_5;
  assign id_1 = !id_3;
  logic id_6;
  assign id_1 = 1;
  logic id_7;
  logic id_8 = 1;
  always @(1'b0) begin
    id_7 = id_6;
  end
endmodule
