--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Program\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3
-s 4 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf Main.ucf

Design file:              Main.ncd
Physical constraint file: Main.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
RST         |    5.105(R)|   -0.152(R)|CLK_BUFGP         |   0.000|
SW<0>       |    2.841(R)|   -0.595(R)|CLK_BUFGP         |   0.000|
SW<1>       |    2.346(R)|   -0.124(R)|CLK_BUFGP         |   0.000|
SW<2>       |    1.653(R)|    0.112(R)|CLK_BUFGP         |   0.000|
SW<3>       |    2.365(R)|   -0.457(R)|CLK_BUFGP         |   0.000|
SW<4>       |    3.184(R)|   -0.828(R)|CLK_BUFGP         |   0.000|
SW<5>       |    3.298(R)|   -0.996(R)|CLK_BUFGP         |   0.000|
SW<6>       |    3.510(R)|   -1.489(R)|CLK_BUFGP         |   0.000|
SW<7>       |    3.655(R)|   -0.784(R)|CLK_BUFGP         |   0.000|
SW<8>       |    3.728(R)|   -1.277(R)|CLK_BUFGP         |   0.000|
SW<9>       |    3.293(R)|   -0.659(R)|CLK_BUFGP         |   0.000|
SW<10>      |    2.458(R)|   -0.229(R)|CLK_BUFGP         |   0.000|
SW<11>      |    2.296(R)|   -0.328(R)|CLK_BUFGP         |   0.000|
SW<12>      |    1.809(R)|   -0.210(R)|CLK_BUFGP         |   0.000|
SW<13>      |    0.908(R)|    0.508(R)|CLK_BUFGP         |   0.000|
SW<14>      |    1.836(R)|    0.220(R)|CLK_BUFGP         |   0.000|
SW<15>      |    1.094(R)|    0.423(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
DYP0<0>     |   13.075(R)|CLK_BUFGP         |   0.000|
DYP0<1>     |   13.002(R)|CLK_BUFGP         |   0.000|
DYP0<2>     |   12.937(R)|CLK_BUFGP         |   0.000|
DYP0<3>     |   13.786(R)|CLK_BUFGP         |   0.000|
DYP0<4>     |   13.088(R)|CLK_BUFGP         |   0.000|
DYP0<5>     |   12.925(R)|CLK_BUFGP         |   0.000|
DYP0<6>     |   12.923(R)|CLK_BUFGP         |   0.000|
DYP1<0>     |   14.201(R)|CLK_BUFGP         |   0.000|
DYP1<1>     |   14.292(R)|CLK_BUFGP         |   0.000|
DYP1<2>     |   13.578(R)|CLK_BUFGP         |   0.000|
DYP1<3>     |   14.335(R)|CLK_BUFGP         |   0.000|
DYP1<4>     |   13.219(R)|CLK_BUFGP         |   0.000|
DYP1<5>     |   13.043(R)|CLK_BUFGP         |   0.000|
DYP1<6>     |   13.856(R)|CLK_BUFGP         |   0.000|
L<0>        |   12.072(R)|CLK_BUFGP         |   0.000|
L<1>        |   10.830(R)|CLK_BUFGP         |   0.000|
L<2>        |   10.652(R)|CLK_BUFGP         |   0.000|
L<3>        |   11.022(R)|CLK_BUFGP         |   0.000|
L<4>        |   11.379(R)|CLK_BUFGP         |   0.000|
L<5>        |   10.250(R)|CLK_BUFGP         |   0.000|
L<6>        |   11.268(R)|CLK_BUFGP         |   0.000|
L<7>        |   11.095(R)|CLK_BUFGP         |   0.000|
L<8>        |   10.993(R)|CLK_BUFGP         |   0.000|
L<9>        |   10.970(R)|CLK_BUFGP         |   0.000|
L<10>       |   11.367(R)|CLK_BUFGP         |   0.000|
L<11>       |   11.834(R)|CLK_BUFGP         |   0.000|
L<12>       |   11.789(R)|CLK_BUFGP         |   0.000|
L<13>       |   11.124(R)|CLK_BUFGP         |   0.000|
L<14>       |   12.866(R)|CLK_BUFGP         |   0.000|
L<15>       |   11.083(R)|CLK_BUFGP         |   0.000|
Ram1Addr<0> |   13.398(R)|CLK_BUFGP         |   0.000|
Ram1Addr<1> |   12.612(R)|CLK_BUFGP         |   0.000|
Ram1Addr<2> |   12.834(R)|CLK_BUFGP         |   0.000|
Ram1Addr<3> |   12.787(R)|CLK_BUFGP         |   0.000|
Ram1Addr<4> |   12.922(R)|CLK_BUFGP         |   0.000|
Ram1Addr<5> |   12.869(R)|CLK_BUFGP         |   0.000|
Ram1Addr<6> |   12.919(R)|CLK_BUFGP         |   0.000|
Ram1Addr<7> |   13.265(R)|CLK_BUFGP         |   0.000|
Ram1Addr<8> |   12.227(R)|CLK_BUFGP         |   0.000|
Ram1Addr<9> |   12.200(R)|CLK_BUFGP         |   0.000|
Ram1Addr<10>|   11.628(R)|CLK_BUFGP         |   0.000|
Ram1Addr<11>|   12.063(R)|CLK_BUFGP         |   0.000|
Ram1Addr<12>|   11.942(R)|CLK_BUFGP         |   0.000|
Ram1Addr<13>|   12.739(R)|CLK_BUFGP         |   0.000|
Ram1Addr<14>|   12.183(R)|CLK_BUFGP         |   0.000|
Ram1Addr<15>|   12.569(R)|CLK_BUFGP         |   0.000|
Ram1Data<0> |    8.452(R)|CLK_BUFGP         |   0.000|
Ram1Data<1> |    9.175(R)|CLK_BUFGP         |   0.000|
Ram1Data<2> |    8.761(R)|CLK_BUFGP         |   0.000|
Ram1Data<3> |    8.521(R)|CLK_BUFGP         |   0.000|
Ram1Data<4> |    8.782(R)|CLK_BUFGP         |   0.000|
Ram1Data<5> |    9.394(R)|CLK_BUFGP         |   0.000|
Ram1Data<6> |    9.565(R)|CLK_BUFGP         |   0.000|
Ram1Data<7> |    9.216(R)|CLK_BUFGP         |   0.000|
Ram1Data<8> |    8.812(R)|CLK_BUFGP         |   0.000|
Ram1Data<9> |    8.631(R)|CLK_BUFGP         |   0.000|
Ram1Data<10>|    9.137(R)|CLK_BUFGP         |   0.000|
Ram1Data<11>|    9.221(R)|CLK_BUFGP         |   0.000|
Ram1Data<12>|    9.589(R)|CLK_BUFGP         |   0.000|
Ram1Data<13>|    9.101(R)|CLK_BUFGP         |   0.000|
Ram1Data<14>|   10.016(R)|CLK_BUFGP         |   0.000|
Ram1Data<15>|    9.544(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    6.235|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Oct 29 22:01:47 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 201 MB



