#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5d2d2a3c7af0 .scope module, "dct1d" "dct1d" 2 2;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "wr";
    .port_info 3 /INPUT 1 "oe";
    .port_info 4 /INPUT 16 "data_in";
    .port_info 5 /INPUT 3 "add";
    .port_info 6 /OUTPUT 16 "data_out";
P_0x5d2d2a0012b0 .param/l "N" 0 2 2, +C4<00000000000000000000000000010000>;
v0x5d2d2a6db370_0 .net/s "X0", 15 0, L_0x5d2d2a7641a0;  1 drivers
v0x5d2d2a6db470_0 .net/s "X1", 15 0, L_0x5d2d2a87c3e0;  1 drivers
v0x5d2d2a6db530_0 .net/s "X2", 15 0, L_0x5d2d2a8a9dd0;  1 drivers
v0x5d2d2a6db5d0_0 .net/s "X3", 15 0, L_0x5d2d2a89e530;  1 drivers
v0x5d2d2a6db6a0_0 .net/s "X4", 15 0, L_0x5d2d2a7644f0;  1 drivers
v0x5d2d2a6db790_0 .net/s "X5", 15 0, L_0x5d2d2a8930b0;  1 drivers
v0x5d2d2a6db850_0 .net/s "X6", 15 0, L_0x5d2d2a8b6280;  1 drivers
v0x5d2d2a6db920_0 .net/s "X7", 15 0, L_0x5d2d2a887600;  1 drivers
v0x5d2d2a6db9f0_0 .net/real *"_ivl_0", 0 0, L_0x5d2d2a763fc0;  1 drivers
v0x5d2d2a6dba90_0 .net/real *"_ivl_101", 0 0, L_0x5d2d2a81e150;  1 drivers
v0x5d2d2a6dbb50_0 .net/real *"_ivl_104", 0 0, L_0x5d2d2a81e310;  1 drivers
v0x5d2d2a6dbc30_0 .net/real *"_ivl_107", 0 0, L_0x5d2d2a81e1f0;  1 drivers
v0x5d2d2a6dbcf0_0 .net/real *"_ivl_110", 0 0, L_0x5d2d2a81e620;  1 drivers
v0x5d2d2a6dbdd0_0 .net/real *"_ivl_115", 0 0, L_0x5d2d2a82a190;  1 drivers
v0x5d2d2a6dbe90_0 .net/real *"_ivl_118", 0 0, L_0x5d2d2a82a380;  1 drivers
v0x5d2d2a6dbf70_0 .net/real *"_ivl_121", 0 0, L_0x5d2d2a82a670;  1 drivers
v0x5d2d2a6dc030_0 .net/real *"_ivl_124", 0 0, L_0x5d2d2a82a710;  1 drivers
v0x5d2d2a6dc220_0 .net/real *"_ivl_129", 0 0, L_0x5d2d2a836390;  1 drivers
v0x5d2d2a6dc2e0_0 .net/real *"_ivl_132", 0 0, L_0x5d2d2a8365b0;  1 drivers
v0x5d2d2a6dc3c0_0 .net/real *"_ivl_135", 0 0, L_0x5d2d2a836920;  1 drivers
v0x5d2d2a6dc480_0 .net/real *"_ivl_138", 0 0, L_0x5d2d2a8369c0;  1 drivers
v0x5d2d2a6dc560_0 .net/real *"_ivl_143", 0 0, L_0x5d2d2a842210;  1 drivers
v0x5d2d2a6dc620_0 .net/real *"_ivl_146", 0 0, L_0x5d2d2a842570;  1 drivers
v0x5d2d2a6dc700_0 .net/real *"_ivl_149", 0 0, L_0x5d2d2a8428c0;  1 drivers
v0x5d2d2a6dc7c0_0 .net/real *"_ivl_152", 0 0, L_0x5d2d2a842960;  1 drivers
v0x5d2d2a6dc8a0_0 .net/real *"_ivl_173", 0 0, L_0x5d2d2a8aa4c0;  1 drivers
v0x5d2d2a6dc960_0 .net/real *"_ivl_176", 0 0, L_0x5d2d2a8aa740;  1 drivers
v0x5d2d2a6dca40_0 .net/real *"_ivl_179", 0 0, L_0x5d2d2a8aab10;  1 drivers
v0x5d2d2a6dcb00_0 .net/real *"_ivl_182", 0 0, L_0x5d2d2a8aabb0;  1 drivers
v0x5d2d2a6dcbe0_0 .net/real *"_ivl_187", 0 0, L_0x5d2d2a8b6970;  1 drivers
v0x5d2d2a6dcca0_0 .net/real *"_ivl_190", 0 0, L_0x5d2d2a8b6c20;  1 drivers
v0x5d2d2a6dcd80_0 .net/real *"_ivl_193", 0 0, L_0x5d2d2a8b7020;  1 drivers
v0x5d2d2a6dce40_0 .net/real *"_ivl_196", 0 0, L_0x5d2d2a8b70c0;  1 drivers
o0x7347fc360d08 .functor BUFZ 2, C4<zz>; HiZ drive
; Elide local net with no drivers, v0x5d2d2a6dd130_0 name=_ivl_210
v0x5d2d2a6dd210_0 .net/real *"_ivl_3", 0 0, L_0x5d2d2a7640b0;  1 drivers
v0x5d2d2a6dd2f0_0 .net/real *"_ivl_45", 0 0, L_0x5d2d2a7f0180;  1 drivers
v0x5d2d2a6dd3b0_0 .net/real *"_ivl_48", 0 0, L_0x5d2d2a7f0270;  1 drivers
v0x5d2d2a6dd490_0 .net/real *"_ivl_51", 0 0, L_0x5d2d2a7f0450;  1 drivers
v0x5d2d2a6dd550_0 .net/real *"_ivl_54", 0 0, L_0x5d2d2a7f04f0;  1 drivers
v0x5d2d2a6dd630_0 .net/real *"_ivl_59", 0 0, L_0x5d2d2a7faa60;  1 drivers
v0x5d2d2a6dd6f0_0 .net/real *"_ivl_6", 0 0, L_0x5d2d2a764290;  1 drivers
v0x5d2d2a6dd7b0_0 .net/real *"_ivl_62", 0 0, L_0x5d2d2a7fab00;  1 drivers
v0x5d2d2a6dd890_0 .net/real *"_ivl_65", 0 0, L_0x5d2d2a7fad20;  1 drivers
v0x5d2d2a6dd950_0 .net/real *"_ivl_68", 0 0, L_0x5d2d2a7fadc0;  1 drivers
v0x5d2d2a6dda30_0 .net/real *"_ivl_73", 0 0, L_0x5d2d2a806b90;  1 drivers
v0x5d2d2a6ddaf0_0 .net/real *"_ivl_76", 0 0, L_0x5d2d2a7faf00;  1 drivers
v0x5d2d2a6ddbd0_0 .net/real *"_ivl_79", 0 0, L_0x5d2d2a806c30;  1 drivers
v0x5d2d2a6ddc90_0 .net/real *"_ivl_82", 0 0, L_0x5d2d2a806ee0;  1 drivers
v0x5d2d2a6ddd70_0 .net/real *"_ivl_87", 0 0, L_0x5d2d2a812ac0;  1 drivers
v0x5d2d2a6dde30_0 .net/real *"_ivl_9", 0 0, L_0x5d2d2a7643b0;  1 drivers
v0x5d2d2a6ddf10_0 .net/real *"_ivl_90", 0 0, L_0x5d2d2a812b60;  1 drivers
v0x5d2d2a6ddff0_0 .net/real *"_ivl_93", 0 0, L_0x5d2d2a812de0;  1 drivers
v0x5d2d2a6de0b0_0 .net/real *"_ivl_96", 0 0, L_0x5d2d2a812ca0;  1 drivers
o0x7347fc3610c8 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x5d2d2a6de190_0 .net "add", 2 0, o0x7347fc3610c8;  0 drivers
v0x5d2d2a6de270_0 .var/real "c0", 0 0;
v0x5d2d2a6de330_0 .var/real "c1", 0 0;
v0x5d2d2a6de3f0_0 .var/real "c2", 0 0;
v0x5d2d2a6de4b0_0 .var/real "c3", 0 0;
v0x5d2d2a6de570_0 .var/real "c4", 0 0;
v0x5d2d2a6de630_0 .var/real "c5", 0 0;
v0x5d2d2a6de6f0_0 .var/real "c6", 0 0;
v0x5d2d2a6de7b0_0 .var/real "c7", 0 0;
o0x7347fc361278 .functor BUFZ 1, C4<z>; HiZ drive
v0x5d2d2a6de870_0 .net "clk", 0 0, o0x7347fc361278;  0 drivers
v0x5d2d2a6de930_0 .net "cout_1", 7 0, L_0x5d2d2a7e3fb0;  1 drivers
v0x5d2d2a6dea10_0 .net "cout_2", 11 0, L_0x5d2d2a8e42d0;  1 drivers
RS_0x7347fc361308 .resolv tri, L_0x5d2d2a807140, L_0x5d2d2a812e80, L_0x5d2d2a8ce270;
v0x5d2d2a6def00_0 .net8 "cout_3", 7 0, RS_0x7347fc361308;  3 drivers
o0x7347fc361338 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x5d2d2a6defe0_0 .net "data_in", 15 0, o0x7347fc361338;  0 drivers
v0x5d2d2a6df0c0_0 .var "data_out", 15 0;
o0x7347fc361398 .functor BUFZ 1, C4<z>; HiZ drive
v0x5d2d2a6df1a0_0 .net "oe", 0 0, o0x7347fc361398;  0 drivers
o0x7347fc3613c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5d2d2a6df260_0 .net "reset", 0 0, o0x7347fc3613c8;  0 drivers
v0x5d2d2a6df320_0 .net/s "tempX0", 15 0, L_0x5d2d2a8c2120;  1 drivers
v0x5d2d2a6df410_0 .net/s "tempX4", 15 0, L_0x5d2d2a8cdb10;  1 drivers
o0x7347fc3613f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5d2d2a6df4e0_0 .net "wr", 0 0, o0x7347fc3613f8;  0 drivers
v0x5d2d2a6df580 .array "x", 0 7, 15 0;
v0x5d2d2a6df8c0_0 .net/s "x0_1", 15 0, L_0x5d2d2a780e30;  1 drivers
v0x5d2d2a6df980_0 .net/s "x0_2", 15 0, L_0x5d2d2a7efae0;  1 drivers
v0x5d2d2a6dfa90_0 .net/s "x10_2", 15 0, L_0x5d2d2a8654c0;  1 drivers
v0x5d2d2a6dfb50_0 .net/s "x11_2", 15 0, L_0x5d2d2a8713a0;  1 drivers
v0x5d2d2a6dfc10_0 .net/s "x1_1", 15 0, L_0x5d2d2a79da50;  1 drivers
v0x5d2d2a6dfcb0_0 .net/s "x1_2", 15 0, L_0x5d2d2a7fa550;  1 drivers
v0x5d2d2a6dfda0_0 .net/s "x2_1", 15 0, L_0x5d2d2a7aa7b0;  1 drivers
v0x5d2d2a6dfe60_0 .net/s "x2_2", 15 0, L_0x5d2d2a8064f0;  1 drivers
v0x5d2d2a6dff70_0 .net/s "x3_1", 15 0, L_0x5d2d2a7b5a90;  1 drivers
v0x5d2d2a6e0030_0 .net/s "x3_2", 15 0, L_0x5d2d2a812420;  1 drivers
v0x5d2d2a6e0120_0 .net/s "x4_1", 15 0, L_0x5d2d2a7c07f0;  1 drivers
v0x5d2d2a6e01e0_0 .net/s "x4_2", 15 0, L_0x5d2d2a81dab0;  1 drivers
v0x5d2d2a6e02f0_0 .net/s "x5_1", 15 0, L_0x5d2d2a7cc9a0;  1 drivers
v0x5d2d2a6e03b0_0 .net/s "x5_2", 15 0, L_0x5d2d2a829af0;  1 drivers
v0x5d2d2a6e04c0_0 .net/s "x6_1", 15 0, L_0x5d2d2a7d7a00;  1 drivers
v0x5d2d2a6e0580_0 .net/s "x6_2", 15 0, L_0x5d2d2a835d40;  1 drivers
v0x5d2d2a6e0670_0 .net/s "x7_1", 15 0, L_0x5d2d2a7e3910;  1 drivers
v0x5d2d2a6e0730_0 .net/s "x7_2", 15 0, L_0x5d2d2a841b70;  1 drivers
v0x5d2d2a6e0820_0 .net/s "x8_2", 15 0, L_0x5d2d2a84df70;  1 drivers
v0x5d2d2a6e08e0_0 .net/s "x9_2", 15 0, L_0x5d2d2a859ae0;  1 drivers
E_0x5d2d29395160 .event posedge, v0x5d2d2a6de870_0;
L_0x5d2d2a763fc0 .cast/real.s L_0x5d2d2a8c2120;
L_0x5d2d2a7640b0 .arith/mult.r 1, L_0x5d2d2a763fc0, v0x5d2d2a6de570_0;
L_0x5d2d2a7641a0 .cast/int 16, L_0x5d2d2a7640b0;
L_0x5d2d2a764290 .cast/real.s L_0x5d2d2a8cdb10;
L_0x5d2d2a7643b0 .arith/mult.r 1, L_0x5d2d2a764290, v0x5d2d2a6de570_0;
L_0x5d2d2a7644f0 .cast/int 16, L_0x5d2d2a7643b0;
LS_0x5d2d2a7e3fb0_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a780c60, L_0x5d2d2a79d880, L_0x5d2d2a7aa5e0, L_0x5d2d2a7b5ce0;
LS_0x5d2d2a7e3fb0_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a7c0a90, L_0x5d2d2a7ccc40, L_0x5d2d2a7d7ca0, L_0x5d2d2a7e3bb0;
L_0x5d2d2a7e3fb0 .concat8 [ 4 4 0 0], LS_0x5d2d2a7e3fb0_0_0, LS_0x5d2d2a7e3fb0_0_4;
L_0x5d2d2a7f0180 .cast/real.s L_0x5d2d2a79da50;
L_0x5d2d2a7f0270 .arith/mult.r 1, L_0x5d2d2a7f0180, v0x5d2d2a6de330_0;
L_0x5d2d2a7f0360 .cast/int 16, L_0x5d2d2a7f0270;
L_0x5d2d2a7f0450 .cast/real.s L_0x5d2d2a7b5a90;
L_0x5d2d2a7f04f0 .arith/mult.r 1, L_0x5d2d2a7f0450, v0x5d2d2a6de7b0_0;
L_0x5d2d2a7f0600 .cast/int 16, L_0x5d2d2a7f04f0;
L_0x5d2d2a7faa60 .cast/real.s L_0x5d2d2a79da50;
L_0x5d2d2a7fab00 .arith/mult.r 1, L_0x5d2d2a7faa60, v0x5d2d2a6de7b0_0;
L_0x5d2d2a7faba0 .cast/int 16, L_0x5d2d2a7fab00;
L_0x5d2d2a7fad20 .cast/real.s L_0x5d2d2a7b5a90;
L_0x5d2d2a7fadc0 .arith/mult.r 1, L_0x5d2d2a7fad20, v0x5d2d2a6de330_0;
L_0x5d2d2a7fafa0 .cast/int 16, L_0x5d2d2a7fadc0;
L_0x5d2d2a806b90 .cast/real.s L_0x5d2d2a7c07f0;
L_0x5d2d2a7faf00 .arith/mult.r 1, L_0x5d2d2a806b90, v0x5d2d2a6de4b0_0;
L_0x5d2d2a806d30 .cast/int 16, L_0x5d2d2a7faf00;
L_0x5d2d2a806c30 .cast/real.s L_0x5d2d2a7d7a00;
L_0x5d2d2a806ee0 .arith/mult.r 1, L_0x5d2d2a806c30, v0x5d2d2a6de630_0;
L_0x5d2d2a806e20 .cast/int 16, L_0x5d2d2a806ee0;
L_0x5d2d2a807140 .part/pv L_0x5d2d2a806790, 2, 1, 8;
L_0x5d2d2a812ac0 .cast/real.s L_0x5d2d2a7c07f0;
L_0x5d2d2a812b60 .arith/mult.r 1, L_0x5d2d2a812ac0, v0x5d2d2a6de630_0;
L_0x5d2d2a8071e0 .cast/int 16, L_0x5d2d2a812b60;
L_0x5d2d2a812de0 .cast/real.s L_0x5d2d2a7d7a00;
L_0x5d2d2a812ca0 .arith/mult.r 1, L_0x5d2d2a812de0, v0x5d2d2a6de4b0_0;
L_0x5d2d2a812f80 .cast/int 16, L_0x5d2d2a812ca0;
L_0x5d2d2a812e80 .part/pv L_0x5d2d2a8126c0, 3, 1, 8;
L_0x5d2d2a81e150 .cast/real.s L_0x5d2d2a79da50;
L_0x5d2d2a81e310 .arith/mult.r 1, L_0x5d2d2a81e150, v0x5d2d2a6de630_0;
L_0x5d2d2a81e400 .cast/int 16, L_0x5d2d2a81e310;
L_0x5d2d2a81e1f0 .cast/real.s L_0x5d2d2a7b5a90;
L_0x5d2d2a81e620 .arith/mult.r 1, L_0x5d2d2a81e1f0, v0x5d2d2a6de4b0_0;
L_0x5d2d2a81e800 .cast/int 16, L_0x5d2d2a81e620;
L_0x5d2d2a82a190 .cast/real.s L_0x5d2d2a79da50;
L_0x5d2d2a82a380 .arith/mult.r 1, L_0x5d2d2a82a190, v0x5d2d2a6de4b0_0;
L_0x5d2d2a82a470 .cast/int 16, L_0x5d2d2a82a380;
L_0x5d2d2a82a670 .cast/real.s L_0x5d2d2a7b5a90;
L_0x5d2d2a82a710 .arith/mult.r 1, L_0x5d2d2a82a670, v0x5d2d2a6de630_0;
L_0x5d2d2a82a970 .cast/int 16, L_0x5d2d2a82a710;
L_0x5d2d2a836390 .cast/real.s L_0x5d2d2a7c07f0;
L_0x5d2d2a8365b0 .arith/mult.r 1, L_0x5d2d2a836390, v0x5d2d2a6de7b0_0;
L_0x5d2d2a8366a0 .cast/int 16, L_0x5d2d2a8365b0;
L_0x5d2d2a836920 .cast/real.s L_0x5d2d2a7d7a00;
L_0x5d2d2a8369c0 .arith/mult.r 1, L_0x5d2d2a836920, v0x5d2d2a6de330_0;
L_0x5d2d2a836c50 .cast/int 16, L_0x5d2d2a8369c0;
L_0x5d2d2a842210 .cast/real.s L_0x5d2d2a7c07f0;
L_0x5d2d2a842570 .arith/mult.r 1, L_0x5d2d2a842210, v0x5d2d2a6de330_0;
L_0x5d2d2a842660 .cast/int 16, L_0x5d2d2a842570;
L_0x5d2d2a8428c0 .cast/real.s L_0x5d2d2a7d7a00;
L_0x5d2d2a842960 .arith/mult.r 1, L_0x5d2d2a8428c0, v0x5d2d2a6de7b0_0;
L_0x5d2d2a842c20 .cast/int 16, L_0x5d2d2a842960;
L_0x5d2d2a8aa4c0 .cast/real.s L_0x5d2d2a859ae0;
L_0x5d2d2a8aa740 .arith/mult.r 1, L_0x5d2d2a8aa4c0, v0x5d2d2a6de3f0_0;
L_0x5d2d2a8aa830 .cast/int 16, L_0x5d2d2a8aa740;
L_0x5d2d2a8aab10 .cast/real.s L_0x5d2d2a8713a0;
L_0x5d2d2a8aabb0 .arith/mult.r 1, L_0x5d2d2a8aab10, v0x5d2d2a6de6f0_0;
L_0x5d2d2a8aaea0 .cast/int 16, L_0x5d2d2a8aabb0;
L_0x5d2d2a8b6970 .cast/real.s L_0x5d2d2a859ae0;
L_0x5d2d2a8b6c20 .arith/mult.r 1, L_0x5d2d2a8b6970, v0x5d2d2a6de6f0_0;
L_0x5d2d2a8b6d10 .cast/int 16, L_0x5d2d2a8b6c20;
L_0x5d2d2a8b7020 .cast/real.s L_0x5d2d2a8713a0;
L_0x5d2d2a8b70c0 .arith/mult.r 1, L_0x5d2d2a8b7020, v0x5d2d2a6de3f0_0;
L_0x5d2d2a8b73e0 .cast/int 16, L_0x5d2d2a8b70c0;
LS_0x5d2d2a8ce270_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a8c23c0, L_0x5d2d2a87c680, L_0x5d2d2a8aa070, L_0x5d2d2a89e7d0;
LS_0x5d2d2a8ce270_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a8cddb0, L_0x5d2d2a893350, L_0x5d2d2a8b6520, L_0x5d2d2a8878a0;
L_0x5d2d2a8ce270 .concat8 [ 4 4 0 0], LS_0x5d2d2a8ce270_0_0, LS_0x5d2d2a8ce270_0_4;
LS_0x5d2d2a8e42d0_0_0 .concat [ 1 1 2 1], L_0x5d2d2a7efd80, L_0x5d2d2a7fa7a0, o0x7347fc360d08, L_0x5d2d2a81dd50;
LS_0x5d2d2a8e42d0_0_4 .concat [ 1 1 1 1], L_0x5d2d2a829d90, L_0x5d2d2a835fe0, L_0x5d2d2a841e10, L_0x5d2d2a84e210;
LS_0x5d2d2a8e42d0_0_8 .concat [ 1 1 1 0], L_0x5d2d2a859d80, L_0x5d2d2a865760, L_0x5d2d2a871640;
L_0x5d2d2a8e42d0 .concat [ 5 4 3 0], LS_0x5d2d2a8e42d0_0_0, LS_0x5d2d2a8e42d0_0_4, LS_0x5d2d2a8e42d0_0_8;
S_0x5d2d2a3e3160 .scope module, "HybridAdderLayer1_1" "HybridAdder" 2 46, 3 1 0, S_0x5d2d2a3c7af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /OUTPUT 16 "sum";
    .port_info 3 /OUTPUT 1 "cout";
P_0x5d2d29358620 .param/l "N1" 0 3 1, +C4<00000000000000000000000000001000>;
P_0x5d2d29358660 .param/l "N2" 0 3 1, +C4<00000000000000000000000000001000>;
P_0x5d2d293586a0 .param/l "addOrSub" 0 3 1, +C4<00000000000000000000000000000000>;
v0x5d2d2a6df580_0 .array/port v0x5d2d2a6df580, 0;
v0x5d2d29e12620_0 .net "A", 15 0, v0x5d2d2a6df580_0;  1 drivers
v0x5d2d2a6df580_7 .array/port v0x5d2d2a6df580, 7;
v0x5d2d29e11480_0 .net "B", 15 0, v0x5d2d2a6df580_7;  1 drivers
v0x5d2d29e11890_0 .net "cout", 0 0, L_0x5d2d2a780c60;  1 drivers
v0x5d2d29e13300_0 .net "fn", 0 0, L_0x5d2d2a76e190;  1 drivers
v0x5d2d29e14740_0 .net "selectedB", 15 0, L_0x5d2d2a764620;  1 drivers
v0x5d2d29e0ce70_0 .net "sum", 15 0, L_0x5d2d2a780e30;  alias, 1 drivers
L_0x5d2d2a76e570 .part v0x5d2d2a6df580_0, 0, 8;
L_0x5d2d2a76e610 .part L_0x5d2d2a764620, 0, 8;
L_0x5d2d2a780e30 .concat8 [ 8 8 0 0], L_0x5d2d2a76e050, L_0x5d2d2a780ba0;
L_0x5d2d2a780f20 .part v0x5d2d2a6df580_0, 8, 8;
L_0x5d2d2a780fc0 .part L_0x5d2d2a764620, 8, 8;
S_0x5d2d2a3dd9b0 .scope generate, "genblk1" "genblk1" 3 10, 3 10 0, S_0x5d2d2a3e3160;
 .timescale -9 -12;
L_0x5d2d2a764620 .functor BUFZ 16, v0x5d2d2a6df580_7, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x5d2d2a3d8200 .scope module, "nBitRcpa2Inst" "nBitRcpa2" 3 17, 4 1 0, S_0x5d2d2a3e3160;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /OUTPUT 8 "sum";
    .port_info 3 /OUTPUT 1 "fn";
P_0x5d2d29f1d860 .param/l "N" 0 4 1, +C4<00000000000000000000000000001000>;
v0x5d2d29819c50_0 .net "A", 7 0, L_0x5d2d2a76e570;  1 drivers
v0x5d2d29dcf0d0_0 .net "B", 7 0, L_0x5d2d2a76e610;  1 drivers
v0x5d2d29dcdf30_0 .net "F", 8 0, L_0x5d2d2a76e3a0;  1 drivers
v0x5d2d29dce340_0 .net *"_ivl_85", 0 0, L_0x5d2d2a76e2b0;  1 drivers
L_0x7347fc2c2018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d2d29dcfdb0_0 .net/2u *"_ivl_89", 0 0, L_0x7347fc2c2018;  1 drivers
v0x5d2d29dd11f0_0 .net "carry", 8 0, L_0x5d2d2a76e0f0;  1 drivers
v0x5d2d29816ad0_0 .net "fn", 0 0, L_0x5d2d2a76e190;  alias, 1 drivers
v0x5d2d29dc9830_0 .net "sum", 7 0, L_0x5d2d2a76e050;  1 drivers
L_0x5d2d2a7655f0 .part L_0x5d2d2a76e570, 7, 1;
L_0x5d2d2a7656b0 .part L_0x5d2d2a76e610, 7, 1;
L_0x5d2d2a765750 .part L_0x5d2d2a76e0f0, 8, 1;
L_0x5d2d2a7657f0 .part L_0x5d2d2a76e3a0, 7, 1;
L_0x5d2d2a7667c0 .part L_0x5d2d2a76e570, 6, 1;
L_0x5d2d2a766860 .part L_0x5d2d2a76e610, 6, 1;
L_0x5d2d2a766990 .part L_0x5d2d2a76e0f0, 7, 1;
L_0x5d2d2a766a80 .part L_0x5d2d2a76e3a0, 6, 1;
L_0x5d2d2a767bc0 .part L_0x5d2d2a76e570, 5, 1;
L_0x5d2d2a767c60 .part L_0x5d2d2a76e610, 5, 1;
L_0x5d2d2a767d00 .part L_0x5d2d2a76e0f0, 6, 1;
L_0x5d2d2a767da0 .part L_0x5d2d2a76e3a0, 5, 1;
L_0x5d2d2a768a70 .part L_0x5d2d2a76e570, 4, 1;
L_0x5d2d2a768ba0 .part L_0x5d2d2a76e610, 4, 1;
L_0x5d2d2a768d50 .part L_0x5d2d2a76e0f0, 5, 1;
L_0x5d2d2a768e80 .part L_0x5d2d2a76e3a0, 4, 1;
L_0x5d2d2a769d90 .part L_0x5d2d2a76e570, 3, 1;
L_0x5d2d2a769e30 .part L_0x5d2d2a76e610, 3, 1;
L_0x5d2d2a769f70 .part L_0x5d2d2a76e0f0, 4, 1;
L_0x5d2d2a76a010 .part L_0x5d2d2a76e3a0, 3, 1;
L_0x5d2d2a769ed0 .part L_0x5d2d2a76e570, 2, 1;
L_0x5d2d2a76b260 .part L_0x5d2d2a76e610, 2, 1;
L_0x5d2d2a76b3c0 .part L_0x5d2d2a76e0f0, 3, 1;
L_0x5d2d2a76b460 .part L_0x5d2d2a76e3a0, 2, 1;
L_0x5d2d2a76c580 .part L_0x5d2d2a76e570, 1, 1;
L_0x5d2d2a76c620 .part L_0x5d2d2a76e610, 1, 1;
L_0x5d2d2a76c7a0 .part L_0x5d2d2a76e0f0, 2, 1;
L_0x5d2d2a76c840 .part L_0x5d2d2a76e3a0, 1, 1;
L_0x5d2d2a76d890 .part L_0x5d2d2a76e570, 0, 1;
L_0x5d2d2a76d930 .part L_0x5d2d2a76e610, 0, 1;
L_0x5d2d2a76dbe0 .part L_0x5d2d2a76e0f0, 1, 1;
L_0x5d2d2a76dd90 .part L_0x5d2d2a76e3a0, 0, 1;
LS_0x5d2d2a76e050_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a76d4f0, L_0x5d2d2a76c140, L_0x5d2d2a76ad80, L_0x5d2d2a7698b0;
LS_0x5d2d2a76e050_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a768790, L_0x5d2d2a767780, L_0x5d2d2a766380, L_0x5d2d2a7651b0;
L_0x5d2d2a76e050 .concat8 [ 4 4 0 0], LS_0x5d2d2a76e050_0_0, LS_0x5d2d2a76e050_0_4;
LS_0x5d2d2a76e0f0_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a76d750, L_0x5d2d2a76c3f0, L_0x5d2d2a76b0d0, L_0x5d2d2a769c00;
LS_0x5d2d2a76e0f0_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a768970, L_0x5d2d2a767a30, L_0x5d2d2a766630, L_0x5d2d2a765460;
LS_0x5d2d2a76e0f0_0_8 .concat8 [ 1 0 0 0], L_0x5d2d2a76e2b0;
L_0x5d2d2a76e0f0 .concat8 [ 4 4 1 0], LS_0x5d2d2a76e0f0_0_0, LS_0x5d2d2a76e0f0_0_4, LS_0x5d2d2a76e0f0_0_8;
L_0x5d2d2a76e2b0 .part L_0x5d2d2a76e3a0, 8, 1;
LS_0x5d2d2a76e3a0_0_0 .concat8 [ 1 1 1 1], L_0x7347fc2c2018, L_0x5d2d2a76cc30, L_0x5d2d2a76b830, L_0x5d2d2a76a380;
LS_0x5d2d2a76e3a0_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a7691d0, L_0x5d2d2a7680d0, L_0x5d2d2a766e20, L_0x5d2d2a765a90;
LS_0x5d2d2a76e3a0_0_8 .concat8 [ 1 0 0 0], L_0x5d2d2a764890;
L_0x5d2d2a76e3a0 .concat8 [ 4 4 1 0], LS_0x5d2d2a76e3a0_0_0, LS_0x5d2d2a76e3a0_0_4, LS_0x5d2d2a76e3a0_0_8;
L_0x5d2d2a76e190 .part L_0x5d2d2a76e3a0, 8, 1;
S_0x5d2d2a3d2a50 .scope generate, "rcpa2Loop[0]" "rcpa2Loop[0]" 4 16, 4 16 0, S_0x5d2d2a3d8200;
 .timescale -9 -12;
P_0x5d2d2a223610 .param/l "i" 0 4 16, +C4<00>;
S_0x5d2d2a3cd2a0 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a3d2a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a2ccf50_0 .net "Y", 0 0, L_0x5d2d2a76d270;  1 drivers
v0x5d2d2a2ce400_0 .net "a", 0 0, L_0x5d2d2a76d890;  1 drivers
v0x5d2d2a2cf8b0_0 .net "b", 0 0, L_0x5d2d2a76d930;  1 drivers
v0x5d2d2a296d20_0 .net "cIn", 0 0, L_0x5d2d2a76dbe0;  1 drivers
v0x5d2d2a25d8f0_0 .net "cOut", 0 0, L_0x5d2d2a76d750;  1 drivers
v0x5d2d2a25eda0_0 .net "fIn", 0 0, L_0x5d2d2a76dd90;  1 drivers
v0x5d2d2a260250_0 .net "fOut", 0 0, L_0x5d2d2a76cc30;  1 drivers
v0x5d2d2a261700_0 .net "notCIn", 0 0, L_0x5d2d2a76cd70;  1 drivers
v0x5d2d2a262bb0_0 .net "notCOut", 0 0, L_0x5d2d2a76d6c0;  1 drivers
v0x5d2d2a2945e0_0 .net "notFIn", 0 0, L_0x5d2d2a76d300;  1 drivers
v0x5d2d2a295870_0 .net "notFOut", 0 0, L_0x5d2d2a76cba0;  1 drivers
v0x5d2d2a25c660_0 .net "s", 0 0, L_0x5d2d2a76d4f0;  1 drivers
S_0x5d2d2a3957a0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a3cd2a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a379540_0 .net "a", 0 0, L_0x5d2d2a76d890;  alias, 1 drivers
v0x5d2d2a37a9f0_0 .net "b", 0 0, L_0x5d2d2a76d930;  alias, 1 drivers
v0x5d2d2a37bea0_0 .net "c", 0 0, L_0x5d2d2a76cd70;  alias, 1 drivers
v0x5d2d2a14e680_0 .net "node1", 0 0, L_0x5d2d2a76cf60;  1 drivers
v0x5d2d2a1bdce0_0 .net "node2", 0 0, L_0x5d2d2a76cff0;  1 drivers
v0x5d2d2a375950_0 .net "out", 0 0, L_0x5d2d2a76d270;  alias, 1 drivers
S_0x5d2d29ffb3e0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a3957a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a76d130 .functor AND 1, L_0x5d2d2a76cff0, L_0x5d2d2a76cd70, C4<1>, C4<1>;
L_0x5d2d2a76d270 .functor NOT 1, L_0x5d2d2a76d130, C4<0>, C4<0>, C4<0>;
v0x5d2d29f89aa0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a76d130;  1 drivers
v0x5d2d29f507e0_0 .net "a", 0 0, L_0x5d2d2a76cff0;  alias, 1 drivers
v0x5d2d2a3d3aa0_0 .net "b", 0 0, L_0x5d2d2a76cd70;  alias, 1 drivers
v0x5d2d2a3d9250_0 .net "out", 0 0, L_0x5d2d2a76d270;  alias, 1 drivers
S_0x5d2d29ffb680 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a3957a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a76ceb0 .functor OR 1, L_0x5d2d2a76d890, L_0x5d2d2a76d930, C4<0>, C4<0>;
L_0x5d2d2a76cf60 .functor NOT 1, L_0x5d2d2a76ceb0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3dea00_0 .net *"_ivl_0", 0 0, L_0x5d2d2a76ceb0;  1 drivers
v0x5d2d2a3e41b0_0 .net "a", 0 0, L_0x5d2d2a76d890;  alias, 1 drivers
v0x5d2d2a3e9960_0 .net "b", 0 0, L_0x5d2d2a76d930;  alias, 1 drivers
v0x5d2d2a29d240_0 .net "out", 0 0, L_0x5d2d2a76cf60;  alias, 1 drivers
S_0x5d2d2a3bcce0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a3957a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a76cff0 .functor NOT 1, L_0x5d2d2a76cf60, C4<0>, C4<0>, C4<0>;
v0x5d2d2a376be0_0 .net "a", 0 0, L_0x5d2d2a76cf60;  alias, 1 drivers
v0x5d2d2a378090_0 .net "out", 0 0, L_0x5d2d2a76cff0;  alias, 1 drivers
S_0x5d2d2a3b4eb0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a3cd2a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a76c9d0 .functor AND 1, L_0x5d2d2a76d890, L_0x5d2d2a76d930, C4<1>, C4<1>;
L_0x5d2d2a76cba0 .functor NOT 1, L_0x5d2d2a76c9d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a33bb70_0 .net *"_ivl_0", 0 0, L_0x5d2d2a76c9d0;  1 drivers
v0x5d2d2a33da00_0 .net "a", 0 0, L_0x5d2d2a76d890;  alias, 1 drivers
v0x5d2d2a33ec90_0 .net "b", 0 0, L_0x5d2d2a76d930;  alias, 1 drivers
v0x5d2d2a340140_0 .net "out", 0 0, L_0x5d2d2a76cba0;  alias, 1 drivers
S_0x5d2d2a3ad080 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a3cd2a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a76d3b0 .functor AND 1, L_0x5d2d2a76d300, L_0x5d2d2a76d270, C4<1>, C4<1>;
L_0x5d2d2a76d4f0 .functor NOT 1, L_0x5d2d2a76d3b0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3415f0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a76d3b0;  1 drivers
v0x5d2d2a342aa0_0 .net "a", 0 0, L_0x5d2d2a76d300;  alias, 1 drivers
v0x5d2d2a343f50_0 .net "b", 0 0, L_0x5d2d2a76d270;  alias, 1 drivers
v0x5d2d2a30b560_0 .net "out", 0 0, L_0x5d2d2a76d4f0;  alias, 1 drivers
S_0x5d2d2a3a52e0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a3cd2a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a76d580 .functor AND 1, L_0x5d2d2a76dd90, L_0x5d2d2a76d270, C4<1>, C4<1>;
L_0x5d2d2a76d6c0 .functor NOT 1, L_0x5d2d2a76d580, C4<0>, C4<0>, C4<0>;
v0x5d2d2a2d2210_0 .net *"_ivl_0", 0 0, L_0x5d2d2a76d580;  1 drivers
v0x5d2d2a303180_0 .net "a", 0 0, L_0x5d2d2a76dd90;  alias, 1 drivers
v0x5d2d2a305010_0 .net "b", 0 0, L_0x5d2d2a76d270;  alias, 1 drivers
v0x5d2d2a3062a0_0 .net "out", 0 0, L_0x5d2d2a76d6c0;  alias, 1 drivers
S_0x5d2d2a39d540 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a3cd2a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a76cc30 .functor NOT 1, L_0x5d2d2a76cba0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a307750_0 .net "a", 0 0, L_0x5d2d2a76cba0;  alias, 1 drivers
v0x5d2d2a308c00_0 .net "out", 0 0, L_0x5d2d2a76cc30;  alias, 1 drivers
S_0x5d2d29ffac90 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a3cd2a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a76cd70 .functor NOT 1, L_0x5d2d2a76dbe0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a30a0b0_0 .net "a", 0 0, L_0x5d2d2a76dbe0;  alias, 1 drivers
v0x5d2d2a2d0d60_0 .net "out", 0 0, L_0x5d2d2a76cd70;  alias, 1 drivers
S_0x5d2d29f4fc00 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a3cd2a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a76d300 .functor NOT 1, L_0x5d2d2a76dd90, C4<0>, C4<0>, C4<0>;
v0x5d2d2a2981d0_0 .net "a", 0 0, L_0x5d2d2a76dd90;  alias, 1 drivers
v0x5d2d2a299680_0 .net "out", 0 0, L_0x5d2d2a76d300;  alias, 1 drivers
S_0x5d2d29f503b0 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a3cd2a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a76d750 .functor NOT 1, L_0x5d2d2a76d6c0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a29ab30_0 .net "a", 0 0, L_0x5d2d2a76d6c0;  alias, 1 drivers
v0x5d2d2a2cbcc0_0 .net "out", 0 0, L_0x5d2d2a76d750;  alias, 1 drivers
S_0x5d2d29f88f20 .scope generate, "rcpa2Loop[1]" "rcpa2Loop[1]" 4 16, 4 16 0, S_0x5d2d2a3d8200;
 .timescale -9 -12;
P_0x5d2d29e9d9c0 .param/l "i" 0 4 16, +C4<01>;
S_0x5d2d29f89670 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d29f88f20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a0684d0_0 .net "Y", 0 0, L_0x5d2d2a76bec0;  1 drivers
v0x5d2d2a069980_0 .net "a", 0 0, L_0x5d2d2a76c580;  1 drivers
v0x5d2d2a099f90_0 .net "b", 0 0, L_0x5d2d2a76c620;  1 drivers
v0x5d2d2a0615a0_0 .net "cIn", 0 0, L_0x5d2d2a76c7a0;  1 drivers
v0x5d2d2a028310_0 .net "cOut", 0 0, L_0x5d2d2a76c3f0;  1 drivers
v0x5d2d2a02a1a0_0 .net "fIn", 0 0, L_0x5d2d2a76c840;  1 drivers
v0x5d2d2a02b430_0 .net "fOut", 0 0, L_0x5d2d2a76b830;  1 drivers
v0x5d2d2a02c8e0_0 .net "notCIn", 0 0, L_0x5d2d2a76b970;  1 drivers
v0x5d2d2a02dd90_0 .net "notCOut", 0 0, L_0x5d2d2a76c360;  1 drivers
v0x5d2d2a02f240_0 .net "notFIn", 0 0, L_0x5d2d2a76bf50;  1 drivers
v0x5d2d2a0306f0_0 .net "notFOut", 0 0, L_0x5d2d2a76b7a0;  1 drivers
v0x5d2d29ff7d00_0 .net "s", 0 0, L_0x5d2d2a76c140;  1 drivers
S_0x5d2d29f89910 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d29f89670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a113ff0_0 .net "a", 0 0, L_0x5d2d2a76c580;  alias, 1 drivers
v0x5d2d2a1ec760_0 .net "b", 0 0, L_0x5d2d2a76c620;  alias, 1 drivers
v0x5d2d2a1ed9f0_0 .net "c", 0 0, L_0x5d2d2a76b970;  alias, 1 drivers
v0x5d2d2a1eeea0_0 .net "node1", 0 0, L_0x5d2d2a76bb60;  1 drivers
v0x5d2d2a1f0350_0 .net "node2", 0 0, L_0x5d2d2a76bc40;  1 drivers
v0x5d2d2a1101e0_0 .net "out", 0 0, L_0x5d2d2a76bec0;  alias, 1 drivers
S_0x5d2d29fc1970 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d29f89910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a76bd80 .functor AND 1, L_0x5d2d2a76bc40, L_0x5d2d2a76b970, C4<1>, C4<1>;
L_0x5d2d2a76bec0 .functor NOT 1, L_0x5d2d2a76bd80, C4<0>, C4<0>, C4<0>;
v0x5d2d2a1f2cb0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a76bd80;  1 drivers
v0x5d2d2a2246e0_0 .net "a", 0 0, L_0x5d2d2a76bc40;  alias, 1 drivers
v0x5d2d2a225970_0 .net "b", 0 0, L_0x5d2d2a76b970;  alias, 1 drivers
v0x5d2d2a226e20_0 .net "out", 0 0, L_0x5d2d2a76bec0;  alias, 1 drivers
S_0x5d2d29fc2120 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d29f89910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a76bab0 .functor OR 1, L_0x5d2d2a76c580, L_0x5d2d2a76c620, C4<0>, C4<0>;
L_0x5d2d2a76bb60 .functor NOT 1, L_0x5d2d2a76bab0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a2282d0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a76bab0;  1 drivers
v0x5d2d2a229780_0 .net "a", 0 0, L_0x5d2d2a76c580;  alias, 1 drivers
v0x5d2d2a22ac30_0 .net "b", 0 0, L_0x5d2d2a76c620;  alias, 1 drivers
v0x5d2d2a1f1800_0 .net "out", 0 0, L_0x5d2d2a76bb60;  alias, 1 drivers
S_0x5d2d2a30eee0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d29f89910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a76bc40 .functor NOT 1, L_0x5d2d2a76bb60, C4<0>, C4<0>, C4<0>;
v0x5d2d2a111690_0 .net "a", 0 0, L_0x5d2d2a76bb60;  alias, 1 drivers
v0x5d2d2a112b40_0 .net "out", 0 0, L_0x5d2d2a76bc40;  alias, 1 drivers
S_0x5d2d2a0de590 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d29f89670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a76b5d0 .functor AND 1, L_0x5d2d2a76c580, L_0x5d2d2a76c620, C4<1>, C4<1>;
L_0x5d2d2a76b7a0 .functor NOT 1, L_0x5d2d2a76b5d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a0d77f0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a76b5d0;  1 drivers
v0x5d2d2a0d8ca0_0 .net "a", 0 0, L_0x5d2d2a76c580;  alias, 1 drivers
v0x5d2d2a0da150_0 .net "b", 0 0, L_0x5d2d2a76c620;  alias, 1 drivers
v0x5d2d2a0db600_0 .net "out", 0 0, L_0x5d2d2a76b7a0;  alias, 1 drivers
S_0x5d2d2a0dece0 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d29f89670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a76c000 .functor AND 1, L_0x5d2d2a76bf50, L_0x5d2d2a76bec0, C4<1>, C4<1>;
L_0x5d2d2a76c140 .functor NOT 1, L_0x5d2d2a76c000, C4<0>, C4<0>, C4<0>;
v0x5d2d2a10bc10_0 .net *"_ivl_0", 0 0, L_0x5d2d2a76c000;  1 drivers
v0x5d2d2a10daa0_0 .net "a", 0 0, L_0x5d2d2a76bf50;  alias, 1 drivers
v0x5d2d2a10ed30_0 .net "b", 0 0, L_0x5d2d2a76bec0;  alias, 1 drivers
v0x5d2d2a0d6340_0 .net "out", 0 0, L_0x5d2d2a76c140;  alias, 1 drivers
S_0x5d2d2a2d5200 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d29f89670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a76c220 .functor AND 1, L_0x5d2d2a76c840, L_0x5d2d2a76bec0, C4<1>, C4<1>;
L_0x5d2d2a76c360 .functor NOT 1, L_0x5d2d2a76c220, C4<0>, C4<0>, C4<0>;
v0x5d2d2a09d0b0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a76c220;  1 drivers
v0x5d2d2a09e560_0 .net "a", 0 0, L_0x5d2d2a76c840;  alias, 1 drivers
v0x5d2d2a09fa10_0 .net "b", 0 0, L_0x5d2d2a76bec0;  alias, 1 drivers
v0x5d2d2a0a0ec0_0 .net "out", 0 0, L_0x5d2d2a76c360;  alias, 1 drivers
S_0x5d2d2a2d59b0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d29f89670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a76b830 .functor NOT 1, L_0x5d2d2a76b7a0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a0a2370_0 .net "a", 0 0, L_0x5d2d2a76b7a0;  alias, 1 drivers
v0x5d2d2a0d3220_0 .net "out", 0 0, L_0x5d2d2a76b830;  alias, 1 drivers
S_0x5d2d2a2d5c50 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d29f89670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a76b970 .functor NOT 1, L_0x5d2d2a76c7a0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a0d50b0_0 .net "a", 0 0, L_0x5d2d2a76c7a0;  alias, 1 drivers
v0x5d2d2a09be20_0 .net "out", 0 0, L_0x5d2d2a76b970;  alias, 1 drivers
S_0x5d2d2a30e4f0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d29f89670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a76bf50 .functor NOT 1, L_0x5d2d2a76c840, C4<0>, C4<0>, C4<0>;
v0x5d2d2a063430_0 .net "a", 0 0, L_0x5d2d2a76c840;  alias, 1 drivers
v0x5d2d2a0646c0_0 .net "out", 0 0, L_0x5d2d2a76bf50;  alias, 1 drivers
S_0x5d2d2a30ec40 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d29f89670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a76c3f0 .functor NOT 1, L_0x5d2d2a76c360, C4<0>, C4<0>, C4<0>;
v0x5d2d2a065b70_0 .net "a", 0 0, L_0x5d2d2a76c360;  alias, 1 drivers
v0x5d2d2a067020_0 .net "out", 0 0, L_0x5d2d2a76c3f0;  alias, 1 drivers
S_0x5d2d2a0a5a50 .scope generate, "rcpa2Loop[2]" "rcpa2Loop[2]" 4 16, 4 16 0, S_0x5d2d2a3d8200;
 .timescale -9 -12;
P_0x5d2d2a30b1c0 .param/l "i" 0 4 16, +C4<010>;
S_0x5d2d2a37b950 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a0a5a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a149610_0 .net "Y", 0 0, L_0x5d2d2a76aab0;  1 drivers
v0x5d2d2a14aac0_0 .net "a", 0 0, L_0x5d2d2a769ed0;  1 drivers
v0x5d2d2a14bf70_0 .net "b", 0 0, L_0x5d2d2a76b260;  1 drivers
v0x5d2d29f4b760_0 .net "cIn", 0 0, L_0x5d2d2a76b3c0;  1 drivers
v0x5d2d29f13f80_0 .net "cOut", 0 0, L_0x5d2d2a76b0d0;  1 drivers
v0x5d2d29f15430_0 .net "fIn", 0 0, L_0x5d2d2a76b460;  1 drivers
v0x5d2d29f44830_0 .net "fOut", 0 0, L_0x5d2d2a76a380;  1 drivers
v0x5d2d29f466c0_0 .net "notCIn", 0 0, L_0x5d2d2a76a510;  1 drivers
v0x5d2d29f47950_0 .net "notCOut", 0 0, L_0x5d2d2a76aff0;  1 drivers
v0x5d2d29f48e00_0 .net "notFIn", 0 0, L_0x5d2d2a76ab90;  1 drivers
v0x5d2d29f4a2b0_0 .net "notFOut", 0 0, L_0x5d2d2a76a2a0;  1 drivers
v0x5d2d29f12ad0_0 .net "s", 0 0, L_0x5d2d2a76ad80;  1 drivers
S_0x5d2d2a3576d0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a37b950;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d29fb65a0_0 .net "a", 0 0, L_0x5d2d2a769ed0;  alias, 1 drivers
v0x5d2d29fb8430_0 .net "b", 0 0, L_0x5d2d2a76b260;  alias, 1 drivers
v0x5d2d29fb96c0_0 .net "c", 0 0, L_0x5d2d2a76a510;  alias, 1 drivers
v0x5d2d29fbab70_0 .net "node1", 0 0, L_0x5d2d2a76a750;  1 drivers
v0x5d2d29fbc020_0 .net "node2", 0 0, L_0x5d2d2a76a830;  1 drivers
v0x5d2d29f83630_0 .net "out", 0 0, L_0x5d2d2a76aab0;  alias, 1 drivers
S_0x5d2d2a033680 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a3576d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a76a970 .functor AND 1, L_0x5d2d2a76a830, L_0x5d2d2a76a510, C4<1>, C4<1>;
L_0x5d2d2a76aab0 .functor NOT 1, L_0x5d2d2a76a970, C4<0>, C4<0>, C4<0>;
v0x5d2d29fbe980_0 .net *"_ivl_0", 0 0, L_0x5d2d2a76a970;  1 drivers
v0x5d2d29fef920_0 .net "a", 0 0, L_0x5d2d2a76a830;  alias, 1 drivers
v0x5d2d29ff17b0_0 .net "b", 0 0, L_0x5d2d2a76a510;  alias, 1 drivers
v0x5d2d29ff2a40_0 .net "out", 0 0, L_0x5d2d2a76aab0;  alias, 1 drivers
S_0x5d2d2a033dd0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a3576d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a76a6a0 .functor OR 1, L_0x5d2d2a769ed0, L_0x5d2d2a76b260, C4<0>, C4<0>;
L_0x5d2d2a76a750 .functor NOT 1, L_0x5d2d2a76a6a0, C4<0>, C4<0>, C4<0>;
v0x5d2d29ff3ef0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a76a6a0;  1 drivers
v0x5d2d29ff53a0_0 .net "a", 0 0, L_0x5d2d2a769ed0;  alias, 1 drivers
v0x5d2d29ff6850_0 .net "b", 0 0, L_0x5d2d2a76b260;  alias, 1 drivers
v0x5d2d29fbd4d0_0 .net "out", 0 0, L_0x5d2d2a76a750;  alias, 1 drivers
S_0x5d2d2a06c910 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a3576d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a76a830 .functor NOT 1, L_0x5d2d2a76a750, C4<0>, C4<0>, C4<0>;
v0x5d2d29f84ae0_0 .net "a", 0 0, L_0x5d2d2a76a750;  alias, 1 drivers
v0x5d2d29f85f90_0 .net "out", 0 0, L_0x5d2d2a76a830;  alias, 1 drivers
S_0x5d2d2a06d060 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a37b950;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a76a160 .functor AND 1, L_0x5d2d2a769ed0, L_0x5d2d2a76b260, C4<1>, C4<1>;
L_0x5d2d2a76a2a0 .functor NOT 1, L_0x5d2d2a76a160, C4<0>, C4<0>, C4<0>;
v0x5d2d2a1b8c70_0 .net *"_ivl_0", 0 0, L_0x5d2d2a76a160;  1 drivers
v0x5d2d2a1ba120_0 .net "a", 0 0, L_0x5d2d2a769ed0;  alias, 1 drivers
v0x5d2d2a1bb5d0_0 .net "b", 0 0, L_0x5d2d2a76b260;  alias, 1 drivers
v0x5d2d29f7dbb0_0 .net "out", 0 0, L_0x5d2d2a76a2a0;  alias, 1 drivers
S_0x5d2d2a0a5300 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a37b950;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a76ac40 .functor AND 1, L_0x5d2d2a76ab90, L_0x5d2d2a76aab0, C4<1>, C4<1>;
L_0x5d2d2a76ad80 .functor NOT 1, L_0x5d2d2a76ac40, C4<0>, C4<0>, C4<0>;
v0x5d2d29f7fa40_0 .net *"_ivl_0", 0 0, L_0x5d2d2a76ac40;  1 drivers
v0x5d2d29f80cd0_0 .net "a", 0 0, L_0x5d2d2a76ab90;  alias, 1 drivers
v0x5d2d29f82180_0 .net "b", 0 0, L_0x5d2d2a76aab0;  alias, 1 drivers
v0x5d2d2a1b77c0_0 .net "out", 0 0, L_0x5d2d2a76ad80;  alias, 1 drivers
S_0x5d2d2a37c1a0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a37b950;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a76aeb0 .functor AND 1, L_0x5d2d2a76b460, L_0x5d2d2a76aab0, C4<1>, C4<1>;
L_0x5d2d2a76aff0 .functor NOT 1, L_0x5d2d2a76aeb0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a17e390_0 .net *"_ivl_0", 0 0, L_0x5d2d2a76aeb0;  1 drivers
v0x5d2d2a17f840_0 .net "a", 0 0, L_0x5d2d2a76b460;  alias, 1 drivers
v0x5d2d2a180cf0_0 .net "b", 0 0, L_0x5d2d2a76aab0;  alias, 1 drivers
v0x5d2d2a1821a0_0 .net "out", 0 0, L_0x5d2d2a76aff0;  alias, 1 drivers
S_0x5d2d2a356a90 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a37b950;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a76a380 .functor NOT 1, L_0x5d2d2a76a2a0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a183650_0 .net "a", 0 0, L_0x5d2d2a76a2a0;  alias, 1 drivers
v0x5d2d2a1b5080_0 .net "out", 0 0, L_0x5d2d2a76a380;  alias, 1 drivers
S_0x5d2d2a3512e0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a37b950;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a76a510 .functor NOT 1, L_0x5d2d2a76b3c0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a1b6310_0 .net "a", 0 0, L_0x5d2d2a76b3c0;  alias, 1 drivers
v0x5d2d2a17d100_0 .net "out", 0 0, L_0x5d2d2a76a510;  alias, 1 drivers
S_0x5d2d2a375b60 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a37b950;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a76ab90 .functor NOT 1, L_0x5d2d2a76b460, C4<0>, C4<0>, C4<0>;
v0x5d2d29f4cc10_0 .net "a", 0 0, L_0x5d2d2a76b460;  alias, 1 drivers
v0x5d2d2a145a20_0 .net "out", 0 0, L_0x5d2d2a76ab90;  alias, 1 drivers
S_0x5d2d2a376ee0 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a37b950;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a76b0d0 .functor NOT 1, L_0x5d2d2a76aff0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a146cb0_0 .net "a", 0 0, L_0x5d2d2a76aff0;  alias, 1 drivers
v0x5d2d2a148160_0 .net "out", 0 0, L_0x5d2d2a76b0d0;  alias, 1 drivers
S_0x5d2d2a378390 .scope generate, "rcpa2Loop[3]" "rcpa2Loop[3]" 4 16, 4 16 0, S_0x5d2d2a3d8200;
 .timescale -9 -12;
P_0x5d2d2a348660 .param/l "i" 0 4 16, +C4<011>;
S_0x5d2d2a379840 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a378390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d29df72c0_0 .net "Y", 0 0, L_0x5d2d2a7696b0;  1 drivers
v0x5d2d29df8770_0 .net "a", 0 0, L_0x5d2d2a769d90;  1 drivers
v0x5d2d29df9c20_0 .net "b", 0 0, L_0x5d2d2a769e30;  1 drivers
v0x5d2d29dc09f0_0 .net "cIn", 0 0, L_0x5d2d2a769f70;  1 drivers
v0x5d2d29d88320_0 .net "cOut", 0 0, L_0x5d2d2a769c00;  1 drivers
v0x5d2d29d897d0_0 .net "fIn", 0 0, L_0x5d2d2a76a010;  1 drivers
v0x5d2d29d8ac80_0 .net "fOut", 0 0, L_0x5d2d2a7691d0;  1 drivers
v0x5d2d29d8c130_0 .net "notCIn", 0 0, L_0x5d2d2a7692d0;  1 drivers
v0x5d2d29dbc410_0 .net "notCOut", 0 0, L_0x5d2d2a769b20;  1 drivers
v0x5d2d29dbe120_0 .net "notFIn", 0 0, L_0x5d2d2a769720;  1 drivers
v0x5d2d29dbf540_0 .net "notFOut", 0 0, L_0x5d2d2a769160;  1 drivers
v0x5d2d29d86e70_0 .net "s", 0 0, L_0x5d2d2a7698b0;  1 drivers
S_0x5d2d2a37acf0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a379840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d29ea26c0_0 .net "a", 0 0, L_0x5d2d2a769d90;  alias, 1 drivers
v0x5d2d29ea3b70_0 .net "b", 0 0, L_0x5d2d2a769e30;  alias, 1 drivers
v0x5d2d29ea5020_0 .net "c", 0 0, L_0x5d2d2a7692d0;  alias, 1 drivers
v0x5d2d29ed6850_0 .net "node1", 0 0, L_0x5d2d2a769440;  1 drivers
v0x5d2d29ed7ae0_0 .net "node2", 0 0, L_0x5d2d2a7694b0;  1 drivers
v0x5d2d29e9ead0_0 .net "out", 0 0, L_0x5d2d2a7696b0;  alias, 1 drivers
S_0x5d2d2a35c240 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a37acf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7695b0 .functor AND 1, L_0x5d2d2a7694b0, L_0x5d2d2a7692d0, C4<1>, C4<1>;
L_0x5d2d2a7696b0 .functor NOT 1, L_0x5d2d2a7695b0, C4<0>, C4<0>, C4<0>;
v0x5d2d29eda440_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7695b0;  1 drivers
v0x5d2d29edb8f0_0 .net "a", 0 0, L_0x5d2d2a7694b0;  alias, 1 drivers
v0x5d2d29edcda0_0 .net "b", 0 0, L_0x5d2d2a7692d0;  alias, 1 drivers
v0x5d2d29f0d050_0 .net "out", 0 0, L_0x5d2d2a7696b0;  alias, 1 drivers
S_0x5d2d2a342da0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a37acf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7693d0 .functor OR 1, L_0x5d2d2a769d90, L_0x5d2d2a769e30, C4<0>, C4<0>;
L_0x5d2d2a769440 .functor NOT 1, L_0x5d2d2a7693d0, C4<0>, C4<0>, C4<0>;
v0x5d2d29f0eee0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7693d0;  1 drivers
v0x5d2d29f10170_0 .net "a", 0 0, L_0x5d2d2a769d90;  alias, 1 drivers
v0x5d2d29f11620_0 .net "b", 0 0, L_0x5d2d2a769e30;  alias, 1 drivers
v0x5d2d29ed8f90_0 .net "out", 0 0, L_0x5d2d2a769440;  alias, 1 drivers
S_0x5d2d2a344250 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a37acf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7694b0 .functor NOT 1, L_0x5d2d2a769440, C4<0>, C4<0>, C4<0>;
v0x5d2d29e9fd60_0 .net "a", 0 0, L_0x5d2d2a769440;  alias, 1 drivers
v0x5d2d29ea1210_0 .net "out", 0 0, L_0x5d2d2a7694b0;  alias, 1 drivers
S_0x5d2d2a343a00 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a379840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a767e40 .functor AND 1, L_0x5d2d2a769d90, L_0x5d2d2a769e30, C4<1>, C4<1>;
L_0x5d2d2a769160 .functor NOT 1, L_0x5d2d2a767e40, C4<0>, C4<0>, C4<0>;
v0x5d2d29e66440_0 .net *"_ivl_0", 0 0, L_0x5d2d2a767e40;  1 drivers
v0x5d2d29e676d0_0 .net "a", 0 0, L_0x5d2d2a769d90;  alias, 1 drivers
v0x5d2d29e68b80_0 .net "b", 0 0, L_0x5d2d2a769e30;  alias, 1 drivers
v0x5d2d29e6a030_0 .net "out", 0 0, L_0x5d2d2a769160;  alias, 1 drivers
S_0x5d2d2a372100 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a379840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a769790 .functor AND 1, L_0x5d2d2a769720, L_0x5d2d2a7696b0, C4<1>, C4<1>;
L_0x5d2d2a7698b0 .functor NOT 1, L_0x5d2d2a769790, C4<0>, C4<0>, C4<0>;
v0x5d2d29e6b4e0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a769790;  1 drivers
v0x5d2d29e6c990_0 .net "a", 0 0, L_0x5d2d2a769720;  alias, 1 drivers
v0x5d2d29e9cc40_0 .net "b", 0 0, L_0x5d2d2a7696b0;  alias, 1 drivers
v0x5d2d29e34c10_0 .net "out", 0 0, L_0x5d2d2a7698b0;  alias, 1 drivers
S_0x5d2d2a36c950 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a379840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7699e0 .functor AND 1, L_0x5d2d2a76a010, L_0x5d2d2a7696b0, C4<1>, C4<1>;
L_0x5d2d2a769b20 .functor NOT 1, L_0x5d2d2a7699e0, C4<0>, C4<0>, C4<0>;
v0x5d2d29dfc580_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7699e0;  1 drivers
v0x5d2d29e2c830_0 .net "a", 0 0, L_0x5d2d2a76a010;  alias, 1 drivers
v0x5d2d29e2e6c0_0 .net "b", 0 0, L_0x5d2d2a7696b0;  alias, 1 drivers
v0x5d2d29e2f950_0 .net "out", 0 0, L_0x5d2d2a769b20;  alias, 1 drivers
S_0x5d2d2a3671a0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a379840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7691d0 .functor NOT 1, L_0x5d2d2a769160, C4<0>, C4<0>, C4<0>;
v0x5d2d29e30e00_0 .net "a", 0 0, L_0x5d2d2a769160;  alias, 1 drivers
v0x5d2d29e322b0_0 .net "out", 0 0, L_0x5d2d2a7691d0;  alias, 1 drivers
S_0x5d2d2a3619f0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a379840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7692d0 .functor NOT 1, L_0x5d2d2a769f70, C4<0>, C4<0>, C4<0>;
v0x5d2d29e33760_0 .net "a", 0 0, L_0x5d2d2a769f70;  alias, 1 drivers
v0x5d2d29dfb0d0_0 .net "out", 0 0, L_0x5d2d2a7692d0;  alias, 1 drivers
S_0x5d2d2a3418f0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a379840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a769720 .functor NOT 1, L_0x5d2d2a76a010, C4<0>, C4<0>, C4<0>;
v0x5d2d29dc1ea0_0 .net "a", 0 0, L_0x5d2d2a76a010;  alias, 1 drivers
v0x5d2d29dc3350_0 .net "out", 0 0, L_0x5d2d2a769720;  alias, 1 drivers
S_0x5d2d2a3298e0 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a379840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a769c00 .functor NOT 1, L_0x5d2d2a769b20, C4<0>, C4<0>, C4<0>;
v0x5d2d29dc4800_0 .net "a", 0 0, L_0x5d2d2a769b20;  alias, 1 drivers
v0x5d2d29df6030_0 .net "out", 0 0, L_0x5d2d2a769c00;  alias, 1 drivers
S_0x5d2d2a324130 .scope generate, "rcpa2Loop[4]" "rcpa2Loop[4]" 4 16, 4 16 0, S_0x5d2d2a3d8200;
 .timescale -9 -12;
P_0x5d2d2a272340 .param/l "i" 0 4 16, +C4<0100>;
S_0x5d2d2a31e980 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a324130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d29d7a1c0_0 .net "Y", 0 0, L_0x5d2d2a7685b0;  1 drivers
v0x5d2d29d79020_0 .net "a", 0 0, L_0x5d2d2a768a70;  1 drivers
v0x5d2d29d79430_0 .net "b", 0 0, L_0x5d2d2a768ba0;  1 drivers
v0x5d2d29d7aea0_0 .net "cIn", 0 0, L_0x5d2d2a768d50;  1 drivers
v0x5d2d29d7c2e0_0 .net "cOut", 0 0, L_0x5d2d2a768970;  1 drivers
v0x5d2d29d74a10_0 .net "fIn", 0 0, L_0x5d2d2a768e80;  1 drivers
v0x5d2d29d73870_0 .net "fOut", 0 0, L_0x5d2d2a7680d0;  1 drivers
v0x5d2d29d73c80_0 .net "notCIn", 0 0, L_0x5d2d2a7681d0;  1 drivers
v0x5d2d29d756f0_0 .net "notCOut", 0 0, L_0x5d2d2a768900;  1 drivers
v0x5d2d29d76b30_0 .net "notFIn", 0 0, L_0x5d2d2a768620;  1 drivers
v0x5d2d29d6f260_0 .net "notFOut", 0 0, L_0x5d2d2a768060;  1 drivers
v0x5d2d29d6e0c0_0 .net "s", 0 0, L_0x5d2d2a768790;  1 drivers
S_0x5d2d2a3191d0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a31e980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a0009d0_0 .net "a", 0 0, L_0x5d2d2a768a70;  alias, 1 drivers
v0x5d2d29fc7f50_0 .net "b", 0 0, L_0x5d2d2a768ba0;  alias, 1 drivers
v0x5d2d29f8ec60_0 .net "c", 0 0, L_0x5d2d2a7681d0;  alias, 1 drivers
v0x5d2d29f561e0_0 .net "node1", 0 0, L_0x5d2d2a768340;  1 drivers
v0x5d2d2a18ba70_0 .net "node2", 0 0, L_0x5d2d2a7683b0;  1 drivers
v0x5d2d2a153b80_0 .net "out", 0 0, L_0x5d2d2a7685b0;  alias, 1 drivers
S_0x5d2d2a33dc10 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a3191d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7684b0 .functor AND 1, L_0x5d2d2a7683b0, L_0x5d2d2a7681d0, C4<1>, C4<1>;
L_0x5d2d2a7685b0 .functor NOT 1, L_0x5d2d2a7684b0, C4<0>, C4<0>, C4<0>;
v0x5d2d293bfa80_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7684b0;  1 drivers
v0x5d2d29d83d50_0 .net "a", 0 0, L_0x5d2d2a7683b0;  alias, 1 drivers
v0x5d2d29d85be0_0 .net "b", 0 0, L_0x5d2d2a7681d0;  alias, 1 drivers
v0x5d2d2a233050_0 .net "out", 0 0, L_0x5d2d2a7685b0;  alias, 1 drivers
S_0x5d2d2a33ef90 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a3191d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7682d0 .functor OR 1, L_0x5d2d2a768a70, L_0x5d2d2a768ba0, C4<0>, C4<0>;
L_0x5d2d2a768340 .functor NOT 1, L_0x5d2d2a7682d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a1fb0d0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7682d0;  1 drivers
v0x5d2d2a1c31e0_0 .net "a", 0 0, L_0x5d2d2a768a70;  alias, 1 drivers
v0x5d2d2a0e42d0_0 .net "b", 0 0, L_0x5d2d2a768ba0;  alias, 1 drivers
v0x5d2d2a0ab850_0 .net "out", 0 0, L_0x5d2d2a768340;  alias, 1 drivers
S_0x5d2d2a340440 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a3191d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7683b0 .functor NOT 1, L_0x5d2d2a768340, C4<0>, C4<0>, C4<0>;
v0x5d2d2a072650_0 .net "a", 0 0, L_0x5d2d2a768340;  alias, 1 drivers
v0x5d2d2a039bd0_0 .net "out", 0 0, L_0x5d2d2a7683b0;  alias, 1 drivers
S_0x5d2d2a32f090 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a31e980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a767eb0 .functor AND 1, L_0x5d2d2a768a70, L_0x5d2d2a768ba0, C4<1>, C4<1>;
L_0x5d2d2a768060 .functor NOT 1, L_0x5d2d2a767eb0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a11c410_0 .net *"_ivl_0", 0 0, L_0x5d2d2a767eb0;  1 drivers
v0x5d2d29f1cf80_0 .net "a", 0 0, L_0x5d2d2a768a70;  alias, 1 drivers
v0x5d2d29ee57a0_0 .net "b", 0 0, L_0x5d2d2a768ba0;  alias, 1 drivers
v0x5d2d29ead1b0_0 .net "out", 0 0, L_0x5d2d2a768060;  alias, 1 drivers
S_0x5d2d2a307a50 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a31e980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a768690 .functor AND 1, L_0x5d2d2a768620, L_0x5d2d2a7685b0, C4<1>, C4<1>;
L_0x5d2d2a768790 .functor NOT 1, L_0x5d2d2a768690, C4<0>, C4<0>, C4<0>;
v0x5d2d29e75390_0 .net *"_ivl_0", 0 0, L_0x5d2d2a768690;  1 drivers
v0x5d2d29e3cda0_0 .net "a", 0 0, L_0x5d2d2a768620;  alias, 1 drivers
v0x5d2d29e04f80_0 .net "b", 0 0, L_0x5d2d2a7685b0;  alias, 1 drivers
v0x5d2d29dcc990_0 .net "out", 0 0, L_0x5d2d2a768790;  alias, 1 drivers
S_0x5d2d2a308f00 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a31e980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a768800 .functor AND 1, L_0x5d2d2a768e80, L_0x5d2d2a7685b0, C4<1>, C4<1>;
L_0x5d2d2a768900 .functor NOT 1, L_0x5d2d2a768800, C4<0>, C4<0>, C4<0>;
v0x5d2d29d94b60_0 .net *"_ivl_0", 0 0, L_0x5d2d2a768800;  1 drivers
v0x5d2d29d5c410_0 .net "a", 0 0, L_0x5d2d2a768e80;  alias, 1 drivers
v0x5d2d293b5fd0_0 .net "b", 0 0, L_0x5d2d2a7685b0;  alias, 1 drivers
v0x5d2d293b24d0_0 .net "out", 0 0, L_0x5d2d2a768900;  alias, 1 drivers
S_0x5d2d2a30a3b0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a31e980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7680d0 .functor NOT 1, L_0x5d2d2a768060, C4<0>, C4<0>, C4<0>;
v0x5d2d293aea30_0 .net "a", 0 0, L_0x5d2d2a768060;  alias, 1 drivers
v0x5d2d293ba410_0 .net "out", 0 0, L_0x5d2d2a7680d0;  alias, 1 drivers
S_0x5d2d2a30b860 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a31e980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7681d0 .functor NOT 1, L_0x5d2d2a768d50, C4<0>, C4<0>, C4<0>;
v0x5d2d29357830_0 .net "a", 0 0, L_0x5d2d2a768d50;  alias, 1 drivers
v0x5d2d29397c30_0 .net "out", 0 0, L_0x5d2d2a7681d0;  alias, 1 drivers
S_0x5d2d2a30b010 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a31e980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a768620 .functor NOT 1, L_0x5d2d2a768e80, C4<0>, C4<0>, C4<0>;
v0x5d2d29d7e7d0_0 .net "a", 0 0, L_0x5d2d2a768e80;  alias, 1 drivers
v0x5d2d29d7ebe0_0 .net "out", 0 0, L_0x5d2d2a768620;  alias, 1 drivers
S_0x5d2d2a339ff0 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a31e980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a768970 .functor NOT 1, L_0x5d2d2a768900, C4<0>, C4<0>, C4<0>;
v0x5d2d29d80650_0 .net "a", 0 0, L_0x5d2d2a768900;  alias, 1 drivers
v0x5d2d29d81a90_0 .net "out", 0 0, L_0x5d2d2a768970;  alias, 1 drivers
S_0x5d2d2a334840 .scope generate, "rcpa2Loop[5]" "rcpa2Loop[5]" 4 16, 4 16 0, S_0x5d2d2a3d8200;
 .timescale -9 -12;
P_0x5d2d2a1e0410 .param/l "i" 0 4 16, +C4<0101>;
S_0x5d2d2a3065a0 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a334840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d29d88d50_0 .net "Y", 0 0, L_0x5d2d2a767500;  1 drivers
v0x5d2d29d8a200_0 .net "a", 0 0, L_0x5d2d2a767bc0;  1 drivers
v0x5d2d29d8b6b0_0 .net "b", 0 0, L_0x5d2d2a767c60;  1 drivers
v0x5d2d29d8cb60_0 .net "cIn", 0 0, L_0x5d2d2a767d00;  1 drivers
v0x5d2d29d8e090_0 .net "cOut", 0 0, L_0x5d2d2a767a30;  1 drivers
v0x5d2d29d841e0_0 .net "fIn", 0 0, L_0x5d2d2a767da0;  1 drivers
v0x5d2d29d8eaa0_0 .net "fOut", 0 0, L_0x5d2d2a766e20;  1 drivers
v0x5d2d29d84420_0 .net "notCIn", 0 0, L_0x5d2d2a766fb0;  1 drivers
v0x5d2d29d84600_0 .net "notCOut", 0 0, L_0x5d2d2a7679a0;  1 drivers
v0x5d2d29db80c0_0 .net "notFIn", 0 0, L_0x5d2d2a767590;  1 drivers
v0x5d2d29db6f20_0 .net "notFOut", 0 0, L_0x5d2d2a766d90;  1 drivers
v0x5d2d29db7330_0 .net "s", 0 0, L_0x5d2d2a767780;  1 drivers
S_0x5d2d2a2fbdc0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a3065a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d29d63570_0 .net "a", 0 0, L_0x5d2d2a767bc0;  alias, 1 drivers
v0x5d2d29d64fe0_0 .net "b", 0 0, L_0x5d2d2a767c60;  alias, 1 drivers
v0x5d2d29d66420_0 .net "c", 0 0, L_0x5d2d2a766fb0;  alias, 1 drivers
v0x5d2d29d5eb50_0 .net "node1", 0 0, L_0x5d2d2a7671a0;  1 drivers
v0x5d2d29d5d9b0_0 .net "node2", 0 0, L_0x5d2d2a767280;  1 drivers
v0x5d2d29d5ddc0_0 .net "out", 0 0, L_0x5d2d2a767500;  alias, 1 drivers
S_0x5d2d2a2f6610 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a2fbdc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7673c0 .functor AND 1, L_0x5d2d2a767280, L_0x5d2d2a766fb0, C4<1>, C4<1>;
L_0x5d2d2a767500 .functor NOT 1, L_0x5d2d2a7673c0, C4<0>, C4<0>, C4<0>;
v0x5d2d29d6e4d0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7673c0;  1 drivers
v0x5d2d29d6ff40_0 .net "a", 0 0, L_0x5d2d2a767280;  alias, 1 drivers
v0x5d2d29d71380_0 .net "b", 0 0, L_0x5d2d2a766fb0;  alias, 1 drivers
v0x5d2d29d69ab0_0 .net "out", 0 0, L_0x5d2d2a767500;  alias, 1 drivers
S_0x5d2d2a2f0e60 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a2fbdc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7670f0 .functor OR 1, L_0x5d2d2a767bc0, L_0x5d2d2a767c60, C4<0>, C4<0>;
L_0x5d2d2a7671a0 .functor NOT 1, L_0x5d2d2a7670f0, C4<0>, C4<0>, C4<0>;
v0x5d2d29d68910_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7670f0;  1 drivers
v0x5d2d29d68d20_0 .net "a", 0 0, L_0x5d2d2a767bc0;  alias, 1 drivers
v0x5d2d29d6a790_0 .net "b", 0 0, L_0x5d2d2a767c60;  alias, 1 drivers
v0x5d2d29d6bbd0_0 .net "out", 0 0, L_0x5d2d2a7671a0;  alias, 1 drivers
S_0x5d2d2a2eb6b0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a2fbdc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a767280 .functor NOT 1, L_0x5d2d2a7671a0, C4<0>, C4<0>, C4<0>;
v0x5d2d29d64300_0 .net "a", 0 0, L_0x5d2d2a7671a0;  alias, 1 drivers
v0x5d2d29d63160_0 .net "out", 0 0, L_0x5d2d2a767280;  alias, 1 drivers
S_0x5d2d2a2e5f00 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a3065a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a766bc0 .functor AND 1, L_0x5d2d2a767bc0, L_0x5d2d2a767c60, C4<1>, C4<1>;
L_0x5d2d2a766d90 .functor NOT 1, L_0x5d2d2a766bc0, C4<0>, C4<0>, C4<0>;
v0x5d2d29d5f830_0 .net *"_ivl_0", 0 0, L_0x5d2d2a766bc0;  1 drivers
v0x5d2d29d60c70_0 .net "a", 0 0, L_0x5d2d2a767bc0;  alias, 1 drivers
v0x5d2d29d592b0_0 .net "b", 0 0, L_0x5d2d2a767c60;  alias, 1 drivers
v0x5d2d29d58110_0 .net "out", 0 0, L_0x5d2d2a766d90;  alias, 1 drivers
S_0x5d2d2a2e0750 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a3065a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a767640 .functor AND 1, L_0x5d2d2a767590, L_0x5d2d2a767500, C4<1>, C4<1>;
L_0x5d2d2a767780 .functor NOT 1, L_0x5d2d2a767640, C4<0>, C4<0>, C4<0>;
v0x5d2d29d58520_0 .net *"_ivl_0", 0 0, L_0x5d2d2a767640;  1 drivers
v0x5d2d29d59f90_0 .net "a", 0 0, L_0x5d2d2a767590;  alias, 1 drivers
v0x5d2d29d5b410_0 .net "b", 0 0, L_0x5d2d2a767500;  alias, 1 drivers
v0x5d2d297d4d80_0 .net "out", 0 0, L_0x5d2d2a767780;  alias, 1 drivers
S_0x5d2d2a305220 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a3065a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a767860 .functor AND 1, L_0x5d2d2a767da0, L_0x5d2d2a767500, C4<1>, C4<1>;
L_0x5d2d2a7679a0 .functor NOT 1, L_0x5d2d2a767860, C4<0>, C4<0>, C4<0>;
v0x5d2d29d5c290_0 .net *"_ivl_0", 0 0, L_0x5d2d2a767860;  1 drivers
v0x5d2d29d622e0_0 .net "a", 0 0, L_0x5d2d2a767da0;  alias, 1 drivers
v0x5d2d29d67a90_0 .net "b", 0 0, L_0x5d2d2a767500;  alias, 1 drivers
v0x5d2d29d6d240_0 .net "out", 0 0, L_0x5d2d2a7679a0;  alias, 1 drivers
S_0x5d2d2a301570 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a3065a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a766e20 .functor NOT 1, L_0x5d2d2a766d90, C4<0>, C4<0>, C4<0>;
v0x5d2d29d729f0_0 .net "a", 0 0, L_0x5d2d2a766d90;  alias, 1 drivers
v0x5d2d29d781a0_0 .net "out", 0 0, L_0x5d2d2a766e20;  alias, 1 drivers
S_0x5d2d2a2cbed0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a3065a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a766fb0 .functor NOT 1, L_0x5d2d2a767d00, C4<0>, C4<0>, C4<0>;
v0x5d2d29d5cb00_0 .net "a", 0 0, L_0x5d2d2a767d00;  alias, 1 drivers
v0x5d2d29d7d950_0 .net "out", 0 0, L_0x5d2d2a766fb0;  alias, 1 drivers
S_0x5d2d2a2cd250 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a3065a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a767590 .functor NOT 1, L_0x5d2d2a767da0, C4<0>, C4<0>, C4<0>;
v0x5d2d29d83100_0 .net "a", 0 0, L_0x5d2d2a767da0;  alias, 1 drivers
v0x5d2d29d83690_0 .net "out", 0 0, L_0x5d2d2a767590;  alias, 1 drivers
S_0x5d2d2a2ce700 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a3065a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a767a30 .functor NOT 1, L_0x5d2d2a7679a0, C4<0>, C4<0>, C4<0>;
v0x5d2d29d86480_0 .net "a", 0 0, L_0x5d2d2a7679a0;  alias, 1 drivers
v0x5d2d29d878a0_0 .net "out", 0 0, L_0x5d2d2a767a30;  alias, 1 drivers
S_0x5d2d2a2cfbb0 .scope generate, "rcpa2Loop[6]" "rcpa2Loop[6]" 4 16, 4 16 0, S_0x5d2d2a3d8200;
 .timescale -9 -12;
P_0x5d2d2a08a0d0 .param/l "i" 0 4 16, +C4<0110>;
S_0x5d2d2a2d1060 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a2cfbb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d29d993c0_0 .net "Y", 0 0, L_0x5d2d2a766100;  1 drivers
v0x5d2d297f9c70_0 .net "a", 0 0, L_0x5d2d2a7667c0;  1 drivers
v0x5d2d29d91a00_0 .net "b", 0 0, L_0x5d2d2a766860;  1 drivers
v0x5d2d29d90860_0 .net "cIn", 0 0, L_0x5d2d2a766990;  1 drivers
v0x5d2d29d90c70_0 .net "cOut", 0 0, L_0x5d2d2a766630;  1 drivers
v0x5d2d29d926e0_0 .net "fIn", 0 0, L_0x5d2d2a766a80;  1 drivers
v0x5d2d29d93b20_0 .net "fOut", 0 0, L_0x5d2d2a765a90;  1 drivers
v0x5d2d297f6af0_0 .net "notCIn", 0 0, L_0x5d2d2a765bb0;  1 drivers
v0x5d2d29d949e0_0 .net "notCOut", 0 0, L_0x5d2d2a7665a0;  1 drivers
v0x5d2d29d9aa30_0 .net "notFIn", 0 0, L_0x5d2d2a766190;  1 drivers
v0x5d2d29da01e0_0 .net "notFOut", 0 0, L_0x5d2d2a765a20;  1 drivers
v0x5d2d29da5990_0 .net "s", 0 0, L_0x5d2d2a766380;  1 drivers
S_0x5d2d2a2d2510 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a2d1060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d29dac3d0_0 .net "a", 0 0, L_0x5d2d2a7667c0;  alias, 1 drivers
v0x5d2d29dade40_0 .net "b", 0 0, L_0x5d2d2a766860;  alias, 1 drivers
v0x5d2d29daf280_0 .net "c", 0 0, L_0x5d2d2a765bb0;  alias, 1 drivers
v0x5d2d29806270_0 .net "node1", 0 0, L_0x5d2d2a765da0;  1 drivers
v0x5d2d29da79b0_0 .net "node2", 0 0, L_0x5d2d2a765e80;  1 drivers
v0x5d2d29da6810_0 .net "out", 0 0, L_0x5d2d2a766100;  alias, 1 drivers
S_0x5d2d2a2d1cc0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a2d2510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a765fc0 .functor AND 1, L_0x5d2d2a765e80, L_0x5d2d2a765bb0, C4<1>, C4<1>;
L_0x5d2d2a766100 .functor NOT 1, L_0x5d2d2a765fc0, C4<0>, C4<0>, C4<0>;
v0x5d2d29dba1e0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a765fc0;  1 drivers
v0x5d2d2980c570_0 .net "a", 0 0, L_0x5d2d2a765e80;  alias, 1 drivers
v0x5d2d29db2910_0 .net "b", 0 0, L_0x5d2d2a765bb0;  alias, 1 drivers
v0x5d2d29db1770_0 .net "out", 0 0, L_0x5d2d2a766100;  alias, 1 drivers
S_0x5d2d2a2a76e0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a2d2510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a765cf0 .functor OR 1, L_0x5d2d2a7667c0, L_0x5d2d2a766860, C4<0>, C4<0>;
L_0x5d2d2a765da0 .functor NOT 1, L_0x5d2d2a765cf0, C4<0>, C4<0>, C4<0>;
v0x5d2d29db1b80_0 .net *"_ivl_0", 0 0, L_0x5d2d2a765cf0;  1 drivers
v0x5d2d29db35f0_0 .net "a", 0 0, L_0x5d2d2a7667c0;  alias, 1 drivers
v0x5d2d29db4a30_0 .net "b", 0 0, L_0x5d2d2a766860;  alias, 1 drivers
v0x5d2d298093f0_0 .net "out", 0 0, L_0x5d2d2a765da0;  alias, 1 drivers
S_0x5d2d2a276360 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a2d2510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a765e80 .functor NOT 1, L_0x5d2d2a765da0, C4<0>, C4<0>, C4<0>;
v0x5d2d29dad160_0 .net "a", 0 0, L_0x5d2d2a765da0;  alias, 1 drivers
v0x5d2d29dabfc0_0 .net "out", 0 0, L_0x5d2d2a765e80;  alias, 1 drivers
S_0x5d2d2a2c8500 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a2d1060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a765890 .functor AND 1, L_0x5d2d2a7667c0, L_0x5d2d2a766860, C4<1>, C4<1>;
L_0x5d2d2a765a20 .functor NOT 1, L_0x5d2d2a765890, C4<0>, C4<0>, C4<0>;
v0x5d2d29da6c20_0 .net *"_ivl_0", 0 0, L_0x5d2d2a765890;  1 drivers
v0x5d2d29da8690_0 .net "a", 0 0, L_0x5d2d2a7667c0;  alias, 1 drivers
v0x5d2d29da9ad0_0 .net "b", 0 0, L_0x5d2d2a766860;  alias, 1 drivers
v0x5d2d298030f0_0 .net "out", 0 0, L_0x5d2d2a765a20;  alias, 1 drivers
S_0x5d2d2a2c2d50 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a2d1060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a766240 .functor AND 1, L_0x5d2d2a766190, L_0x5d2d2a766100, C4<1>, C4<1>;
L_0x5d2d2a766380 .functor NOT 1, L_0x5d2d2a766240, C4<0>, C4<0>, C4<0>;
v0x5d2d29da2200_0 .net *"_ivl_0", 0 0, L_0x5d2d2a766240;  1 drivers
v0x5d2d29da1060_0 .net "a", 0 0, L_0x5d2d2a766190;  alias, 1 drivers
v0x5d2d29da1470_0 .net "b", 0 0, L_0x5d2d2a766100;  alias, 1 drivers
v0x5d2d29da2ee0_0 .net "out", 0 0, L_0x5d2d2a766380;  alias, 1 drivers
S_0x5d2d2a2bd5a0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a2d1060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a766460 .functor AND 1, L_0x5d2d2a766a80, L_0x5d2d2a766100, C4<1>, C4<1>;
L_0x5d2d2a7665a0 .functor NOT 1, L_0x5d2d2a766460, C4<0>, C4<0>, C4<0>;
v0x5d2d29da4320_0 .net *"_ivl_0", 0 0, L_0x5d2d2a766460;  1 drivers
v0x5d2d297fff70_0 .net "a", 0 0, L_0x5d2d2a766a80;  alias, 1 drivers
v0x5d2d29d9ca50_0 .net "b", 0 0, L_0x5d2d2a766100;  alias, 1 drivers
v0x5d2d29d9b8b0_0 .net "out", 0 0, L_0x5d2d2a7665a0;  alias, 1 drivers
S_0x5d2d2a2b7df0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a2d1060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a765a90 .functor NOT 1, L_0x5d2d2a765a20, C4<0>, C4<0>, C4<0>;
v0x5d2d29d9bcc0_0 .net "a", 0 0, L_0x5d2d2a765a20;  alias, 1 drivers
v0x5d2d29d9d730_0 .net "out", 0 0, L_0x5d2d2a765a90;  alias, 1 drivers
S_0x5d2d2a2b2640 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a2d1060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a765bb0 .functor NOT 1, L_0x5d2d2a766990, C4<0>, C4<0>, C4<0>;
v0x5d2d29d9eb70_0 .net "a", 0 0, L_0x5d2d2a766990;  alias, 1 drivers
v0x5d2d297fcdf0_0 .net "out", 0 0, L_0x5d2d2a765bb0;  alias, 1 drivers
S_0x5d2d2a2ace90 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a2d1060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a766190 .functor NOT 1, L_0x5d2d2a766a80, C4<0>, C4<0>, C4<0>;
v0x5d2d29d972a0_0 .net "a", 0 0, L_0x5d2d2a766a80;  alias, 1 drivers
v0x5d2d29d96100_0 .net "out", 0 0, L_0x5d2d2a766190;  alias, 1 drivers
S_0x5d2d2a29a5e0 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a2d1060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a766630 .functor NOT 1, L_0x5d2d2a7665a0, C4<0>, C4<0>, C4<0>;
v0x5d2d29d96510_0 .net "a", 0 0, L_0x5d2d2a7665a0;  alias, 1 drivers
v0x5d2d29d97f80_0 .net "out", 0 0, L_0x5d2d2a766630;  alias, 1 drivers
S_0x5d2d2a26ff70 .scope generate, "rcpa2Loop[7]" "rcpa2Loop[7]" 4 16, 4 16 0, S_0x5d2d2a3d8200;
 .timescale -9 -12;
P_0x5d2d29fda220 .param/l "i" 0 4 16, +C4<0111>;
S_0x5d2d2a2947f0 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a26ff70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2981ff50_0 .net "Y", 0 0, L_0x5d2d2a764f30;  1 drivers
v0x5d2d29dda030_0 .net "a", 0 0, L_0x5d2d2a7655f0;  1 drivers
v0x5d2d29dd8e90_0 .net "b", 0 0, L_0x5d2d2a7656b0;  1 drivers
v0x5d2d29dd92a0_0 .net "cIn", 0 0, L_0x5d2d2a765750;  1 drivers
v0x5d2d29ddad10_0 .net "cOut", 0 0, L_0x5d2d2a765460;  1 drivers
v0x5d2d29ddc150_0 .net "fIn", 0 0, L_0x5d2d2a7657f0;  1 drivers
v0x5d2d2981cdd0_0 .net "fOut", 0 0, L_0x5d2d2a764890;  1 drivers
v0x5d2d29dd4880_0 .net "notCIn", 0 0, L_0x5d2d2a7649e0;  1 drivers
v0x5d2d29dd36e0_0 .net "notCOut", 0 0, L_0x5d2d2a7653d0;  1 drivers
v0x5d2d29dd3af0_0 .net "notFIn", 0 0, L_0x5d2d2a764fc0;  1 drivers
v0x5d2d29dd5560_0 .net "notFOut", 0 0, L_0x5d2d2a764820;  1 drivers
v0x5d2d29dd69a0_0 .net "s", 0 0, L_0x5d2d2a7651b0;  1 drivers
S_0x5d2d2a295b70 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a2947f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d29dc5230_0 .net "a", 0 0, L_0x5d2d2a7655f0;  alias, 1 drivers
v0x5d2d29dc6760_0 .net "b", 0 0, L_0x5d2d2a7656b0;  alias, 1 drivers
v0x5d2d29dbc8a0_0 .net "c", 0 0, L_0x5d2d2a7649e0;  alias, 1 drivers
v0x5d2d29dc7170_0 .net "node1", 0 0, L_0x5d2d2a764bd0;  1 drivers
v0x5d2d29dbcae0_0 .net "node2", 0 0, L_0x5d2d2a764cb0;  1 drivers
v0x5d2d29dbccc0_0 .net "out", 0 0, L_0x5d2d2a764f30;  alias, 1 drivers
S_0x5d2d2a297020 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a295b70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a764df0 .functor AND 1, L_0x5d2d2a764cb0, L_0x5d2d2a7649e0, C4<1>, C4<1>;
L_0x5d2d2a764f30 .functor NOT 1, L_0x5d2d2a764df0, C4<0>, C4<0>, C4<0>;
v0x5d2d29db08f0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a764df0;  1 drivers
v0x5d2d29d95250_0 .net "a", 0 0, L_0x5d2d2a764cb0;  alias, 1 drivers
v0x5d2d29db60a0_0 .net "b", 0 0, L_0x5d2d2a7649e0;  alias, 1 drivers
v0x5d2d29dbb850_0 .net "out", 0 0, L_0x5d2d2a764f30;  alias, 1 drivers
S_0x5d2d2a2984d0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a295b70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a764b20 .functor OR 1, L_0x5d2d2a7655f0, L_0x5d2d2a7656b0, C4<0>, C4<0>;
L_0x5d2d2a764bd0 .functor NOT 1, L_0x5d2d2a764b20, C4<0>, C4<0>, C4<0>;
v0x5d2d29dbbd50_0 .net *"_ivl_0", 0 0, L_0x5d2d2a764b20;  1 drivers
v0x5d2d29dbeb50_0 .net "a", 0 0, L_0x5d2d2a7655f0;  alias, 1 drivers
v0x5d2d29dbff70_0 .net "b", 0 0, L_0x5d2d2a7656b0;  alias, 1 drivers
v0x5d2d29dc1420_0 .net "out", 0 0, L_0x5d2d2a764bd0;  alias, 1 drivers
S_0x5d2d2a299980 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a295b70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a764cb0 .functor NOT 1, L_0x5d2d2a764bd0, C4<0>, C4<0>, C4<0>;
v0x5d2d29dc28d0_0 .net "a", 0 0, L_0x5d2d2a764bd0;  alias, 1 drivers
v0x5d2d29dc3d80_0 .net "out", 0 0, L_0x5d2d2a764cb0;  alias, 1 drivers
S_0x5d2d2a29ae30 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a2947f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a764690 .functor AND 1, L_0x5d2d2a7655f0, L_0x5d2d2a7656b0, C4<1>, C4<1>;
L_0x5d2d2a764820 .functor NOT 1, L_0x5d2d2a764690, C4<0>, C4<0>, C4<0>;
v0x5d2d29defef0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a764690;  1 drivers
v0x5d2d29deed50_0 .net "a", 0 0, L_0x5d2d2a7655f0;  alias, 1 drivers
v0x5d2d29def160_0 .net "b", 0 0, L_0x5d2d2a7656b0;  alias, 1 drivers
v0x5d2d29df0bd0_0 .net "out", 0 0, L_0x5d2d2a764820;  alias, 1 drivers
S_0x5d2d2a275720 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a2947f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a765070 .functor AND 1, L_0x5d2d2a764fc0, L_0x5d2d2a764f30, C4<1>, C4<1>;
L_0x5d2d2a7651b0 .functor NOT 1, L_0x5d2d2a765070, C4<0>, C4<0>, C4<0>;
v0x5d2d29df2010_0 .net *"_ivl_0", 0 0, L_0x5d2d2a765070;  1 drivers
v0x5d2d29dea740_0 .net "a", 0 0, L_0x5d2d2a764fc0;  alias, 1 drivers
v0x5d2d29de95a0_0 .net "b", 0 0, L_0x5d2d2a764f30;  alias, 1 drivers
v0x5d2d29de99b0_0 .net "out", 0 0, L_0x5d2d2a7651b0;  alias, 1 drivers
S_0x5d2d2a262660 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a2947f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a765290 .functor AND 1, L_0x5d2d2a7657f0, L_0x5d2d2a764f30, C4<1>, C4<1>;
L_0x5d2d2a7653d0 .functor NOT 1, L_0x5d2d2a765290, C4<0>, C4<0>, C4<0>;
v0x5d2d29deb420_0 .net *"_ivl_0", 0 0, L_0x5d2d2a765290;  1 drivers
v0x5d2d29dec860_0 .net "a", 0 0, L_0x5d2d2a7657f0;  alias, 1 drivers
v0x5d2d29de4f90_0 .net "b", 0 0, L_0x5d2d2a764f30;  alias, 1 drivers
v0x5d2d29de3df0_0 .net "out", 0 0, L_0x5d2d2a7653d0;  alias, 1 drivers
S_0x5d2d2a23e3e0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a2947f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a764890 .functor NOT 1, L_0x5d2d2a764820, C4<0>, C4<0>, C4<0>;
v0x5d2d29de4200_0 .net "a", 0 0, L_0x5d2d2a764820;  alias, 1 drivers
v0x5d2d29de5c70_0 .net "out", 0 0, L_0x5d2d2a764890;  alias, 1 drivers
S_0x5d2d2a290d90 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a2947f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7649e0 .functor NOT 1, L_0x5d2d2a765750, C4<0>, C4<0>, C4<0>;
v0x5d2d29de70b0_0 .net "a", 0 0, L_0x5d2d2a765750;  alias, 1 drivers
v0x5d2d29ddf7e0_0 .net "out", 0 0, L_0x5d2d2a7649e0;  alias, 1 drivers
S_0x5d2d2a28b5e0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a2947f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a764fc0 .functor NOT 1, L_0x5d2d2a7657f0, C4<0>, C4<0>, C4<0>;
v0x5d2d29dde640_0 .net "a", 0 0, L_0x5d2d2a7657f0;  alias, 1 drivers
v0x5d2d29ddea50_0 .net "out", 0 0, L_0x5d2d2a764fc0;  alias, 1 drivers
S_0x5d2d2a285e30 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a2947f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a765460 .functor NOT 1, L_0x5d2d2a7653d0, C4<0>, C4<0>, C4<0>;
v0x5d2d29de04c0_0 .net "a", 0 0, L_0x5d2d2a7653d0;  alias, 1 drivers
v0x5d2d29de1900_0 .net "out", 0 0, L_0x5d2d2a765460;  alias, 1 drivers
S_0x5d2d2a280680 .scope module, "nBitRippleCarryAdderInst" "nBitRippleCarryAdder" 3 23, 8 3 0, S_0x5d2d2a3e3160;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 8 "A";
    .port_info 3 /INPUT 8 "B";
    .port_info 4 /INPUT 1 "cin";
P_0x5d2d2a198590 .param/l "N" 0 8 3, +C4<00000000000000000000000000001000>;
L_0x5d2d2a780ba0 .functor BUFZ 8, L_0x5d2d2a7802a0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5d2d29e1e260_0 .net "A", 7 0, L_0x5d2d2a780f20;  1 drivers
v0x5d2d29e1f6a0_0 .net "B", 7 0, L_0x5d2d2a780fc0;  1 drivers
v0x5d2d29e17dd0_0 .net "carryMiddle", 7 0, L_0x5d2d2a77fb70;  1 drivers
v0x5d2d29e16c30_0 .net "cin", 0 0, L_0x5d2d2a76e190;  alias, 1 drivers
v0x5d2d29e17040_0 .net "cout", 0 0, L_0x5d2d2a780c60;  alias, 1 drivers
v0x5d2d29e18ab0_0 .net "sum", 7 0, L_0x5d2d2a780ba0;  1 drivers
v0x5d2d29e19ef0_0 .net "sum11", 7 0, L_0x5d2d2a7802a0;  1 drivers
L_0x5d2d2a77e730 .part L_0x5d2d2a780f20, 0, 1;
L_0x5d2d2a77e7d0 .part L_0x5d2d2a780fc0, 0, 1;
L_0x5d2d2a77e950 .part L_0x5d2d2a780f20, 1, 1;
L_0x5d2d2a77e9f0 .part L_0x5d2d2a780fc0, 1, 1;
L_0x5d2d2a77ea90 .part L_0x5d2d2a77fb70, 0, 1;
L_0x5d2d2a77ec10 .part L_0x5d2d2a780f20, 2, 1;
L_0x5d2d2a77ecb0 .part L_0x5d2d2a780fc0, 2, 1;
L_0x5d2d2a77ed50 .part L_0x5d2d2a77fb70, 1, 1;
L_0x5d2d2a77eed0 .part L_0x5d2d2a780f20, 3, 1;
L_0x5d2d2a77ef70 .part L_0x5d2d2a780fc0, 3, 1;
L_0x5d2d2a77f0a0 .part L_0x5d2d2a77fb70, 2, 1;
L_0x5d2d2a77f220 .part L_0x5d2d2a780f20, 4, 1;
L_0x5d2d2a77f330 .part L_0x5d2d2a780fc0, 4, 1;
L_0x5d2d2a77f3d0 .part L_0x5d2d2a77fb70, 3, 1;
L_0x5d2d2a77f690 .part L_0x5d2d2a780f20, 5, 1;
L_0x5d2d2a77f730 .part L_0x5d2d2a780fc0, 5, 1;
L_0x5d2d2a77f860 .part L_0x5d2d2a77fb70, 4, 1;
L_0x5d2d2a77fad0 .part L_0x5d2d2a780f20, 6, 1;
L_0x5d2d2a77fc10 .part L_0x5d2d2a780fc0, 6, 1;
L_0x5d2d2a77fcb0 .part L_0x5d2d2a77fb70, 5, 1;
LS_0x5d2d2a77fb70_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a77e6c0, L_0x5d2d2a77e8e0, L_0x5d2d2a77eba0, L_0x5d2d2a77ee60;
LS_0x5d2d2a77fb70_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a77f1b0, L_0x5d2d2a77f580, L_0x5d2d2a77f970, L_0x5d2d2a77fe70;
L_0x5d2d2a77fb70 .concat8 [ 4 4 0 0], LS_0x5d2d2a77fb70_0_0, LS_0x5d2d2a77fb70_0_4;
LS_0x5d2d2a7802a0_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a76e230, L_0x5d2d2a77e870, L_0x5d2d2a77eb30, L_0x5d2d2a77edf0;
LS_0x5d2d2a7802a0_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a77f140, L_0x5d2d2a77f2c0, L_0x5d2d2a77f900, L_0x5d2d2a77fe00;
L_0x5d2d2a7802a0 .concat8 [ 4 4 0 0], LS_0x5d2d2a7802a0_0_0, LS_0x5d2d2a7802a0_0_4;
L_0x5d2d2a7806d0 .part L_0x5d2d2a780f20, 7, 1;
L_0x5d2d2a780770 .part L_0x5d2d2a780fc0, 7, 1;
L_0x5d2d2a7809f0 .part L_0x5d2d2a77fb70, 6, 1;
L_0x5d2d2a780c60 .part L_0x5d2d2a77fb70, 7, 1;
S_0x5d2d2a27aed0 .scope generate, "genAdder[0]" "genAdder[0]" 8 9, 8 9 0, S_0x5d2d2a280680;
 .timescale -9 -12;
P_0x5d2d2a1a8ca0 .param/l "i" 0 8 9, +C4<00>;
S_0x5d2d2a262eb0 .scope generate, "genblk2" "genblk2" 8 10, 8 10 0, S_0x5d2d2a27aed0;
 .timescale -9 -12;
S_0x5d2d2a23d7a0 .scope module, "f" "FA" 8 11, 9 33 0, S_0x5d2d2a262eb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
UDP_sumOut .udp/comb "sumOut", 3
 ,"1111"
 ,"1001"
 ,"0101"
 ,"0011"
 ,"0000"
 ,"0110"
 ,"1010"
 ,"1100";
L_0x5d2d2a76e230 .udp UDP_sumOut, L_0x5d2d2a77e730, L_0x5d2d2a77e7d0, L_0x5d2d2a76e190;
UDP_carryOut .udp/comb "carryOut", 3
 ,"11?1"
 ,"1?11"
 ,"?111"
 ,"00?0"
 ,"0?00"
 ,"?000";
L_0x5d2d2a77e6c0 .udp UDP_carryOut, L_0x5d2d2a77e730, L_0x5d2d2a77e7d0, L_0x5d2d2a76e190;
v0x5d2d29dc8690_0 .net "A", 0 0, L_0x5d2d2a77e730;  1 drivers
v0x5d2d29dc8aa0_0 .net "B", 0 0, L_0x5d2d2a77e7d0;  1 drivers
v0x5d2d29dca510_0 .net "Cin", 0 0, L_0x5d2d2a76e190;  alias, 1 drivers
v0x5d2d29dcb950_0 .net "Cout", 0 0, L_0x5d2d2a77e6c0;  1 drivers
v0x5d2d29813950_0 .net "sum", 0 0, L_0x5d2d2a76e230;  1 drivers
S_0x5d2d2a237ff0 .scope generate, "genAdder[1]" "genAdder[1]" 8 9, 8 9 0, S_0x5d2d2a280680;
 .timescale -9 -12;
P_0x5d2d2a1606a0 .param/l "i" 0 8 9, +C4<01>;
S_0x5d2d2a25c870 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a237ff0;
 .timescale -9 -12;
S_0x5d2d2a25dbf0 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a25c870;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a77e870 .udp UDP_sumOut, L_0x5d2d2a77e950, L_0x5d2d2a77e9f0, L_0x5d2d2a77ea90;
L_0x5d2d2a77e8e0 .udp UDP_carryOut, L_0x5d2d2a77e950, L_0x5d2d2a77e9f0, L_0x5d2d2a77ea90;
v0x5d2d29dcc810_0 .net "A", 0 0, L_0x5d2d2a77e950;  1 drivers
v0x5d2d29dd2860_0 .net "B", 0 0, L_0x5d2d2a77e9f0;  1 drivers
v0x5d2d29dd8010_0 .net "Cin", 0 0, L_0x5d2d2a77ea90;  1 drivers
v0x5d2d29ddd7c0_0 .net "Cout", 0 0, L_0x5d2d2a77e8e0;  1 drivers
v0x5d2d29de2f70_0 .net "sum", 0 0, L_0x5d2d2a77e870;  1 drivers
S_0x5d2d2a25f0a0 .scope generate, "genAdder[2]" "genAdder[2]" 8 9, 8 9 0, S_0x5d2d2a280680;
 .timescale -9 -12;
P_0x5d2d2a118730 .param/l "i" 0 8 9, +C4<010>;
S_0x5d2d2a260550 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a25f0a0;
 .timescale -9 -12;
S_0x5d2d2a261a00 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a260550;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a77eb30 .udp UDP_sumOut, L_0x5d2d2a77ec10, L_0x5d2d2a77ecb0, L_0x5d2d2a77ed50;
L_0x5d2d2a77eba0 .udp UDP_carryOut, L_0x5d2d2a77ec10, L_0x5d2d2a77ecb0, L_0x5d2d2a77ed50;
v0x5d2d29de8720_0 .net "A", 0 0, L_0x5d2d2a77ec10;  1 drivers
v0x5d2d29dcd080_0 .net "B", 0 0, L_0x5d2d2a77ecb0;  1 drivers
v0x5d2d29deded0_0 .net "Cin", 0 0, L_0x5d2d2a77ed50;  1 drivers
v0x5d2d29df3680_0 .net "Cout", 0 0, L_0x5d2d2a77eba0;  1 drivers
v0x5d2d29df3b80_0 .net "sum", 0 0, L_0x5d2d2a77eb30;  1 drivers
S_0x5d2d2a242f50 .scope generate, "genAdder[3]" "genAdder[3]" 8 9, 8 9 0, S_0x5d2d2a280680;
 .timescale -9 -12;
P_0x5d2d2a133e90 .param/l "i" 0 8 9, +C4<011>;
S_0x5d2d2a22af30 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a242f50;
 .timescale -9 -12;
S_0x5d2d2a22a6e0 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a22af30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a77edf0 .udp UDP_sumOut, L_0x5d2d2a77eed0, L_0x5d2d2a77ef70, L_0x5d2d2a77f0a0;
L_0x5d2d2a77ee60 .udp UDP_carryOut, L_0x5d2d2a77eed0, L_0x5d2d2a77ef70, L_0x5d2d2a77f0a0;
v0x5d2d29df68d0_0 .net "A", 0 0, L_0x5d2d2a77eed0;  1 drivers
v0x5d2d29df7cf0_0 .net "B", 0 0, L_0x5d2d2a77ef70;  1 drivers
v0x5d2d29df91a0_0 .net "Cin", 0 0, L_0x5d2d2a77f0a0;  1 drivers
v0x5d2d29dfa650_0 .net "Cout", 0 0, L_0x5d2d2a77ee60;  1 drivers
v0x5d2d29dfbb00_0 .net "sum", 0 0, L_0x5d2d2a77edf0;  1 drivers
S_0x5d2d2a206460 .scope generate, "genAdder[4]" "genAdder[4]" 8 9, 8 9 0, S_0x5d2d2a280680;
 .timescale -9 -12;
P_0x5d2d29f2f250 .param/l "i" 0 8 9, +C4<0100>;
S_0x5d2d2a258e10 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a206460;
 .timescale -9 -12;
S_0x5d2d2a253660 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a258e10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a77f140 .udp UDP_sumOut, L_0x5d2d2a77f220, L_0x5d2d2a77f330, L_0x5d2d2a77f3d0;
L_0x5d2d2a77f1b0 .udp UDP_carryOut, L_0x5d2d2a77f220, L_0x5d2d2a77f330, L_0x5d2d2a77f3d0;
v0x5d2d29dfcfb0_0 .net "A", 0 0, L_0x5d2d2a77f220;  1 drivers
v0x5d2d29dfe4e0_0 .net "B", 0 0, L_0x5d2d2a77f330;  1 drivers
v0x5d2d29df4640_0 .net "Cin", 0 0, L_0x5d2d2a77f3d0;  1 drivers
v0x5d2d29dfeef0_0 .net "Cout", 0 0, L_0x5d2d2a77f1b0;  1 drivers
v0x5d2d29df4880_0 .net "sum", 0 0, L_0x5d2d2a77f140;  1 drivers
S_0x5d2d2a24deb0 .scope generate, "genAdder[5]" "genAdder[5]" 8 9, 8 9 0, S_0x5d2d2a280680;
 .timescale -9 -12;
P_0x5d2d29ee7360 .param/l "i" 0 8 9, +C4<0101>;
S_0x5d2d2a248700 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a24deb0;
 .timescale -9 -12;
S_0x5d2d2a229a80 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a248700;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a77f2c0 .udp UDP_sumOut, L_0x5d2d2a77f690, L_0x5d2d2a77f730, L_0x5d2d2a77f860;
L_0x5d2d2a77f580 .udp UDP_carryOut, L_0x5d2d2a77f690, L_0x5d2d2a77f730, L_0x5d2d2a77f860;
v0x5d2d29df4a30_0 .net "A", 0 0, L_0x5d2d2a77f690;  1 drivers
v0x5d2d29e284e0_0 .net "B", 0 0, L_0x5d2d2a77f730;  1 drivers
v0x5d2d29e27340_0 .net "Cin", 0 0, L_0x5d2d2a77f860;  1 drivers
v0x5d2d29e27750_0 .net "Cout", 0 0, L_0x5d2d2a77f580;  1 drivers
v0x5d2d29e291c0_0 .net "sum", 0 0, L_0x5d2d2a77f2c0;  1 drivers
S_0x5d2d2a20afd0 .scope generate, "genAdder[6]" "genAdder[6]" 8 9, 8 9 0, S_0x5d2d2a280680;
 .timescale -9 -12;
P_0x5d2d29f029d0 .param/l "i" 0 8 9, +C4<0110>;
S_0x5d2d2a205820 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a20afd0;
 .timescale -9 -12;
S_0x5d2d2a200070 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a205820;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a77f900 .udp UDP_sumOut, L_0x5d2d2a77fad0, L_0x5d2d2a77fc10, L_0x5d2d2a77fcb0;
L_0x5d2d2a77f970 .udp UDP_carryOut, L_0x5d2d2a77fad0, L_0x5d2d2a77fc10, L_0x5d2d2a77fcb0;
v0x5d2d29e2a600_0 .net "A", 0 0, L_0x5d2d2a77fad0;  1 drivers
v0x5d2d29e22d30_0 .net "B", 0 0, L_0x5d2d2a77fc10;  1 drivers
v0x5d2d29e21b90_0 .net "Cin", 0 0, L_0x5d2d2a77fcb0;  1 drivers
v0x5d2d29e21fa0_0 .net "Cout", 0 0, L_0x5d2d2a77f970;  1 drivers
v0x5d2d29e23a10_0 .net "sum", 0 0, L_0x5d2d2a77f900;  1 drivers
S_0x5d2d2a2248f0 .scope generate, "genAdder[7]" "genAdder[7]" 8 9, 8 9 0, S_0x5d2d2a280680;
 .timescale -9 -12;
P_0x5d2d29eb9cd0 .param/l "i" 0 8 9, +C4<0111>;
S_0x5d2d2a225c70 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a2248f0;
 .timescale -9 -12;
S_0x5d2d2a227120 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a225c70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a77fe00 .udp UDP_sumOut, L_0x5d2d2a7806d0, L_0x5d2d2a780770, L_0x5d2d2a7809f0;
L_0x5d2d2a77fe70 .udp UDP_carryOut, L_0x5d2d2a7806d0, L_0x5d2d2a780770, L_0x5d2d2a7809f0;
v0x5d2d29e24e50_0 .net "A", 0 0, L_0x5d2d2a7806d0;  1 drivers
v0x5d2d29853440_0 .net "B", 0 0, L_0x5d2d2a780770;  1 drivers
v0x5d2d29e1d580_0 .net "Cin", 0 0, L_0x5d2d2a7809f0;  1 drivers
v0x5d2d29e1c3e0_0 .net "Cout", 0 0, L_0x5d2d2a77fe70;  1 drivers
v0x5d2d29e1c7f0_0 .net "sum", 0 0, L_0x5d2d2a77fe00;  1 drivers
S_0x5d2d2a2285d0 .scope module, "HybridAdderLayer1_2" "HybridAdder" 2 53, 3 1 0, S_0x5d2d2a3c7af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /OUTPUT 16 "sum";
    .port_info 3 /OUTPUT 1 "cout";
P_0x5d2d29e0bcd0 .param/l "N1" 0 3 1, +C4<00000000000000000000000000001000>;
P_0x5d2d29e0bd10 .param/l "N2" 0 3 1, +C4<00000000000000000000000000001000>;
P_0x5d2d29e0bd50 .param/l "addOrSub" 0 3 1, +C4<00000000000000000000000000000001>;
v0x5d2d2a17d9a0_0 .net "A", 15 0, v0x5d2d2a6df580_0;  alias, 1 drivers
v0x5d2d2a17edc0_0 .net "B", 15 0, v0x5d2d2a6df580_7;  alias, 1 drivers
v0x5d2d2a180270_0 .net "cout", 0 0, L_0x5d2d2a79d880;  1 drivers
v0x5d2d2a181720_0 .net "fn", 0 0, L_0x5d2d2a79a9d0;  1 drivers
v0x5d2d2a182bd0_0 .net "selectedB", 15 0, L_0x5d2d2a7910e0;  1 drivers
v0x5d2d2a184080_0 .net "sum", 15 0, L_0x5d2d2a79da50;  alias, 1 drivers
L_0x5d2d2a79ad60 .part v0x5d2d2a6df580_0, 0, 8;
L_0x5d2d2a79ae00 .part L_0x5d2d2a7910e0, 0, 8;
L_0x5d2d2a79da50 .concat8 [ 8 8 0 0], L_0x5d2d2a79a840, L_0x5d2d2a79d7c0;
L_0x5d2d2a79dbe0 .part v0x5d2d2a6df580_0, 8, 8;
L_0x5d2d2a79dc80 .part L_0x5d2d2a7910e0, 8, 8;
S_0x5d2d2a210780 .scope generate, "genblk2" "genblk2" 3 10, 3 10 0, S_0x5d2d2a2285d0;
 .timescale -9 -12;
L_0x5d2d2a781060 .functor NOT 16, v0x5d2d2a6df580_7, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5d2d29e0c0e0_0 .net *"_ivl_0", 15 0, L_0x5d2d2a781060;  1 drivers
L_0x7347fc2c2060 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5d2d29e0db50_0 .net/2u *"_ivl_2", 15 0, L_0x7347fc2c2060;  1 drivers
L_0x5d2d2a7910e0 .arith/sum 16, L_0x5d2d2a781060, L_0x7347fc2c2060;
S_0x5d2d2a1f0650 .scope module, "nBitRcpa2Inst" "nBitRcpa2" 3 17, 4 1 0, S_0x5d2d2a2285d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /OUTPUT 8 "sum";
    .port_info 3 /OUTPUT 1 "fn";
P_0x5d2d29e87660 .param/l "N" 0 4 1, +C4<00000000000000000000000000001000>;
v0x5d2d2a14c9a0_0 .net "A", 7 0, L_0x5d2d2a79ad60;  1 drivers
v0x5d2d2a14ded0_0 .net "B", 7 0, L_0x5d2d2a79ae00;  1 drivers
v0x5d2d2a144030_0 .net "F", 8 0, L_0x5d2d2a79ab90;  1 drivers
v0x5d2d2a14e8e0_0 .net *"_ivl_85", 0 0, L_0x5d2d2a79aaa0;  1 drivers
L_0x7347fc2c20a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d2d2a144270_0 .net/2u *"_ivl_89", 0 0, L_0x7347fc2c20a8;  1 drivers
v0x5d2d2a144420_0 .net "carry", 8 0, L_0x5d2d2a79a8e0;  1 drivers
v0x5d2d2a1770e0_0 .net "fn", 0 0, L_0x5d2d2a79a9d0;  alias, 1 drivers
v0x5d2d2a175f40_0 .net "sum", 7 0, L_0x5d2d2a79a840;  1 drivers
L_0x5d2d2a791d30 .part L_0x5d2d2a79ad60, 7, 1;
L_0x5d2d2a791dd0 .part L_0x5d2d2a79ae00, 7, 1;
L_0x5d2d2a791e70 .part L_0x5d2d2a79a8e0, 8, 1;
L_0x5d2d2a791f10 .part L_0x5d2d2a79ab90, 7, 1;
L_0x5d2d2a792c40 .part L_0x5d2d2a79ad60, 6, 1;
L_0x5d2d2a792ce0 .part L_0x5d2d2a79ae00, 6, 1;
L_0x5d2d2a792dd0 .part L_0x5d2d2a79a8e0, 7, 1;
L_0x5d2d2a792ec0 .part L_0x5d2d2a79ab90, 6, 1;
L_0x5d2d2a793f40 .part L_0x5d2d2a79ad60, 5, 1;
L_0x5d2d2a793fe0 .part L_0x5d2d2a79ae00, 5, 1;
L_0x5d2d2a794080 .part L_0x5d2d2a79a8e0, 6, 1;
L_0x5d2d2a794120 .part L_0x5d2d2a79ab90, 5, 1;
L_0x5d2d2a795190 .part L_0x5d2d2a79ad60, 4, 1;
L_0x5d2d2a7952c0 .part L_0x5d2d2a79ae00, 4, 1;
L_0x5d2d2a795470 .part L_0x5d2d2a79a8e0, 5, 1;
L_0x5d2d2a7955a0 .part L_0x5d2d2a79ab90, 4, 1;
L_0x5d2d2a7965b0 .part L_0x5d2d2a79ad60, 3, 1;
L_0x5d2d2a796650 .part L_0x5d2d2a79ae00, 3, 1;
L_0x5d2d2a796790 .part L_0x5d2d2a79a8e0, 4, 1;
L_0x5d2d2a796830 .part L_0x5d2d2a79ab90, 3, 1;
L_0x5d2d2a7966f0 .part L_0x5d2d2a79ad60, 2, 1;
L_0x5d2d2a797850 .part L_0x5d2d2a79ae00, 2, 1;
L_0x5d2d2a7979b0 .part L_0x5d2d2a79a8e0, 3, 1;
L_0x5d2d2a797a50 .part L_0x5d2d2a79ab90, 2, 1;
L_0x5d2d2a798b70 .part L_0x5d2d2a79ad60, 1, 1;
L_0x5d2d2a798c10 .part L_0x5d2d2a79ae00, 1, 1;
L_0x5d2d2a798d90 .part L_0x5d2d2a79a8e0, 2, 1;
L_0x5d2d2a798e30 .part L_0x5d2d2a79ab90, 1, 1;
L_0x5d2d2a799f70 .part L_0x5d2d2a79ad60, 0, 1;
L_0x5d2d2a79a120 .part L_0x5d2d2a79ae00, 0, 1;
L_0x5d2d2a79a3d0 .part L_0x5d2d2a79a8e0, 1, 1;
L_0x5d2d2a79a580 .part L_0x5d2d2a79ab90, 0, 1;
LS_0x5d2d2a79a840_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a799b30, L_0x5d2d2a798730, L_0x5d2d2a797410, L_0x5d2d2a796210;
LS_0x5d2d2a79a840_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a794d50, L_0x5d2d2a793b00, L_0x5d2d2a7928c0, L_0x5d2d2a7919b0;
L_0x5d2d2a79a840 .concat8 [ 4 4 0 0], LS_0x5d2d2a79a840_0_0, LS_0x5d2d2a79a840_0_4;
LS_0x5d2d2a79a8e0_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a799de0, L_0x5d2d2a7989e0, L_0x5d2d2a7976c0, L_0x5d2d2a796470;
LS_0x5d2d2a79a8e0_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a795000, L_0x5d2d2a793db0, L_0x5d2d2a792af0, L_0x5d2d2a791be0;
LS_0x5d2d2a79a8e0_0_8 .concat8 [ 1 0 0 0], L_0x5d2d2a79aaa0;
L_0x5d2d2a79a8e0 .concat8 [ 4 4 1 0], LS_0x5d2d2a79a8e0_0_0, LS_0x5d2d2a79a8e0_0_4, LS_0x5d2d2a79a8e0_0_8;
L_0x5d2d2a79aaa0 .part L_0x5d2d2a79ab90, 8, 1;
LS_0x5d2d2a79ab90_0_0 .concat8 [ 1 1 1 1], L_0x7347fc2c20a8, L_0x5d2d2a799220, L_0x5d2d2a797e20, L_0x5d2d2a796b50;
LS_0x5d2d2a79ab90_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a795950, L_0x5d2d2a794490, L_0x5d2d2a793200, L_0x5d2d2a7921b0;
LS_0x5d2d2a79ab90_0_8 .concat8 [ 1 0 0 0], L_0x5d2d2a7912f0;
L_0x5d2d2a79ab90 .concat8 [ 4 4 1 0], LS_0x5d2d2a79ab90_0_0, LS_0x5d2d2a79ab90_0_4, LS_0x5d2d2a79ab90_0_8;
L_0x5d2d2a79a9d0 .part L_0x5d2d2a79ab90, 8, 1;
S_0x5d2d2a1f1b00 .scope generate, "rcpa2Loop[0]" "rcpa2Loop[0]" 4 16, 4 16 0, S_0x5d2d2a1f0650;
 .timescale -9 -12;
P_0x5d2d29e97d70 .param/l "i" 0 4 16, +C4<00>;
S_0x5d2d2a1f2fb0 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a1f1b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d29e5ab50_0 .net "Y", 0 0, L_0x5d2d2a7998b0;  1 drivers
v0x5d2d29e599b0_0 .net "a", 0 0, L_0x5d2d2a799f70;  1 drivers
v0x5d2d29e59dc0_0 .net "b", 0 0, L_0x5d2d2a79a120;  1 drivers
v0x5d2d29e5b830_0 .net "cIn", 0 0, L_0x5d2d2a79a3d0;  1 drivers
v0x5d2d29e5cc70_0 .net "cOut", 0 0, L_0x5d2d2a799de0;  1 drivers
v0x5d2d29e553a0_0 .net "fIn", 0 0, L_0x5d2d2a79a580;  1 drivers
v0x5d2d29e54200_0 .net "fOut", 0 0, L_0x5d2d2a799220;  1 drivers
v0x5d2d29e54610_0 .net "notCIn", 0 0, L_0x5d2d2a799360;  1 drivers
v0x5d2d29e56080_0 .net "notCOut", 0 0, L_0x5d2d2a799d50;  1 drivers
v0x5d2d29e574c0_0 .net "notFIn", 0 0, L_0x5d2d2a799940;  1 drivers
v0x5d2d29e4fbf0_0 .net "notFOut", 0 0, L_0x5d2d2a799190;  1 drivers
v0x5d2d29e4ea50_0 .net "s", 0 0, L_0x5d2d2a799b30;  1 drivers
S_0x5d2d2a1f2760 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a1f2fb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d29e04e00_0 .net "a", 0 0, L_0x5d2d2a799f70;  alias, 1 drivers
v0x5d2d29e0ae50_0 .net "b", 0 0, L_0x5d2d2a79a120;  alias, 1 drivers
v0x5d2d29e10600_0 .net "c", 0 0, L_0x5d2d2a799360;  alias, 1 drivers
v0x5d2d29e15db0_0 .net "node1", 0 0, L_0x5d2d2a799550;  1 drivers
v0x5d2d29e1b560_0 .net "node2", 0 0, L_0x5d2d2a799630;  1 drivers
v0x5d2d29e20d10_0 .net "out", 0 0, L_0x5d2d2a7998b0;  alias, 1 drivers
S_0x5d2d2a220e90 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a1f2760;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a799770 .functor AND 1, L_0x5d2d2a799630, L_0x5d2d2a799360, C4<1>, C4<1>;
L_0x5d2d2a7998b0 .functor NOT 1, L_0x5d2d2a799770, C4<0>, C4<0>, C4<0>;
v0x5d2d29e076c0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a799770;  1 drivers
v0x5d2d29e06520_0 .net "a", 0 0, L_0x5d2d2a799630;  alias, 1 drivers
v0x5d2d29e06930_0 .net "b", 0 0, L_0x5d2d2a799360;  alias, 1 drivers
v0x5d2d29e083a0_0 .net "out", 0 0, L_0x5d2d2a7998b0;  alias, 1 drivers
S_0x5d2d2a21b6e0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a1f2760;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7994a0 .functor OR 1, L_0x5d2d2a799f70, L_0x5d2d2a79a120, C4<0>, C4<0>;
L_0x5d2d2a799550 .functor NOT 1, L_0x5d2d2a7994a0, C4<0>, C4<0>, C4<0>;
v0x5d2d29e097e0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7994a0;  1 drivers
v0x5d2d29e01e20_0 .net "a", 0 0, L_0x5d2d2a799f70;  alias, 1 drivers
v0x5d2d29e00c80_0 .net "b", 0 0, L_0x5d2d2a79a120;  alias, 1 drivers
v0x5d2d29e01090_0 .net "out", 0 0, L_0x5d2d2a799550;  alias, 1 drivers
S_0x5d2d2a215f30 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a1f2760;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a799630 .functor NOT 1, L_0x5d2d2a799550, C4<0>, C4<0>, C4<0>;
v0x5d2d29e02b00_0 .net "a", 0 0, L_0x5d2d2a799550;  alias, 1 drivers
v0x5d2d29e03f40_0 .net "out", 0 0, L_0x5d2d2a799630;  alias, 1 drivers
S_0x5d2d2a1ef1a0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a1f2fb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a798fc0 .functor AND 1, L_0x5d2d2a799f70, L_0x5d2d2a79a120, C4<1>, C4<1>;
L_0x5d2d2a799190 .functor NOT 1, L_0x5d2d2a798fc0, C4<0>, C4<0>, C4<0>;
v0x5d2d29e05670_0 .net *"_ivl_0", 0 0, L_0x5d2d2a798fc0;  1 drivers
v0x5d2d29e264c0_0 .net "a", 0 0, L_0x5d2d2a799f70;  alias, 1 drivers
v0x5d2d29e2bc70_0 .net "b", 0 0, L_0x5d2d2a79a120;  alias, 1 drivers
v0x5d2d29e2c170_0 .net "out", 0 0, L_0x5d2d2a799190;  alias, 1 drivers
S_0x5d2d2a1de040 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a1f2fb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7999f0 .functor AND 1, L_0x5d2d2a799940, L_0x5d2d2a7998b0, C4<1>, C4<1>;
L_0x5d2d2a799b30 .functor NOT 1, L_0x5d2d2a7999f0, C4<0>, C4<0>, C4<0>;
v0x5d2d29e2ef60_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7999f0;  1 drivers
v0x5d2d29e30380_0 .net "a", 0 0, L_0x5d2d2a799940;  alias, 1 drivers
v0x5d2d29e31830_0 .net "b", 0 0, L_0x5d2d2a7998b0;  alias, 1 drivers
v0x5d2d29e32ce0_0 .net "out", 0 0, L_0x5d2d2a799b30;  alias, 1 drivers
S_0x5d2d2a1d8890 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a1f2fb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a799c10 .functor AND 1, L_0x5d2d2a79a580, L_0x5d2d2a7998b0, C4<1>, C4<1>;
L_0x5d2d2a799d50 .functor NOT 1, L_0x5d2d2a799c10, C4<0>, C4<0>, C4<0>;
v0x5d2d29e34190_0 .net *"_ivl_0", 0 0, L_0x5d2d2a799c10;  1 drivers
v0x5d2d29e35640_0 .net "a", 0 0, L_0x5d2d2a79a580;  alias, 1 drivers
v0x5d2d29e36b70_0 .net "b", 0 0, L_0x5d2d2a7998b0;  alias, 1 drivers
v0x5d2d29e2ccc0_0 .net "out", 0 0, L_0x5d2d2a799d50;  alias, 1 drivers
S_0x5d2d2a1d30e0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a1f2fb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a799220 .functor NOT 1, L_0x5d2d2a799190, C4<0>, C4<0>, C4<0>;
v0x5d2d29e37580_0 .net "a", 0 0, L_0x5d2d2a799190;  alias, 1 drivers
v0x5d2d29e2cf00_0 .net "out", 0 0, L_0x5d2d2a799220;  alias, 1 drivers
S_0x5d2d2a1cd930 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a1f2fb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a799360 .functor NOT 1, L_0x5d2d2a79a3d0, C4<0>, C4<0>, C4<0>;
v0x5d2d29e2d0e0_0 .net "a", 0 0, L_0x5d2d2a79a3d0;  alias, 1 drivers
v0x5d2d29e60300_0 .net "out", 0 0, L_0x5d2d2a799360;  alias, 1 drivers
S_0x5d2d2a1c8180 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a1f2fb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a799940 .functor NOT 1, L_0x5d2d2a79a580, C4<0>, C4<0>, C4<0>;
v0x5d2d29e5f160_0 .net "a", 0 0, L_0x5d2d2a79a580;  alias, 1 drivers
v0x5d2d29e5f570_0 .net "out", 0 0, L_0x5d2d2a799940;  alias, 1 drivers
S_0x5d2d2a1ec970 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a1f2fb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a799de0 .functor NOT 1, L_0x5d2d2a799d50, C4<0>, C4<0>, C4<0>;
v0x5d2d29e60fe0_0 .net "a", 0 0, L_0x5d2d2a799d50;  alias, 1 drivers
v0x5d2d29e62420_0 .net "out", 0 0, L_0x5d2d2a799de0;  alias, 1 drivers
S_0x5d2d2a1edcf0 .scope generate, "rcpa2Loop[1]" "rcpa2Loop[1]" 4 16, 4 16 0, S_0x5d2d2a1f0650;
 .timescale -9 -12;
P_0x5d2d29de9bc0 .param/l "i" 0 4 16, +C4<01>;
S_0x5d2d2a1e37f0 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a1edcf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d29e6bf10_0 .net "Y", 0 0, L_0x5d2d2a7984b0;  1 drivers
v0x5d2d29e6d3c0_0 .net "a", 0 0, L_0x5d2d2a798b70;  1 drivers
v0x5d2d29e6e8f0_0 .net "b", 0 0, L_0x5d2d2a798c10;  1 drivers
v0x5d2d29e64a50_0 .net "cIn", 0 0, L_0x5d2d2a798d90;  1 drivers
v0x5d2d29e6f300_0 .net "cOut", 0 0, L_0x5d2d2a7989e0;  1 drivers
v0x5d2d29e64c90_0 .net "fIn", 0 0, L_0x5d2d2a798e30;  1 drivers
v0x5d2d29e64e40_0 .net "fOut", 0 0, L_0x5d2d2a797e20;  1 drivers
v0x5d2d29e988f0_0 .net "notCIn", 0 0, L_0x5d2d2a797f60;  1 drivers
v0x5d2d29e97750_0 .net "notCOut", 0 0, L_0x5d2d2a798950;  1 drivers
v0x5d2d29e97b60_0 .net "notFIn", 0 0, L_0x5d2d2a798540;  1 drivers
v0x5d2d29e995d0_0 .net "notFOut", 0 0, L_0x5d2d2a797d90;  1 drivers
v0x5d2d29e9aa10_0 .net "s", 0 0, L_0x5d2d2a798730;  1 drivers
S_0x5d2d2a10f030 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a1e37f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d29e45970_0 .net "a", 0 0, L_0x5d2d2a798b70;  alias, 1 drivers
v0x5d2d29e46db0_0 .net "b", 0 0, L_0x5d2d2a798c10;  alias, 1 drivers
v0x5d2d29e3f4e0_0 .net "c", 0 0, L_0x5d2d2a797f60;  alias, 1 drivers
v0x5d2d29e3e340_0 .net "node1", 0 0, L_0x5d2d2a798150;  1 drivers
v0x5d2d29e3e750_0 .net "node2", 0 0, L_0x5d2d2a798230;  1 drivers
v0x5d2d29e401c0_0 .net "out", 0 0, L_0x5d2d2a7984b0;  alias, 1 drivers
S_0x5d2d2a1104e0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a10f030;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a798370 .functor AND 1, L_0x5d2d2a798230, L_0x5d2d2a797f60, C4<1>, C4<1>;
L_0x5d2d2a7984b0 .functor NOT 1, L_0x5d2d2a798370, C4<0>, C4<0>, C4<0>;
v0x5d2d29e508d0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a798370;  1 drivers
v0x5d2d29e51d10_0 .net "a", 0 0, L_0x5d2d2a798230;  alias, 1 drivers
v0x5d2d29e4a440_0 .net "b", 0 0, L_0x5d2d2a797f60;  alias, 1 drivers
v0x5d2d29e492a0_0 .net "out", 0 0, L_0x5d2d2a7984b0;  alias, 1 drivers
S_0x5d2d2a111990 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a10f030;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7980a0 .functor OR 1, L_0x5d2d2a798b70, L_0x5d2d2a798c10, C4<0>, C4<0>;
L_0x5d2d2a798150 .functor NOT 1, L_0x5d2d2a7980a0, C4<0>, C4<0>, C4<0>;
v0x5d2d29e496b0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7980a0;  1 drivers
v0x5d2d29e4b120_0 .net "a", 0 0, L_0x5d2d2a798b70;  alias, 1 drivers
v0x5d2d29e4c560_0 .net "b", 0 0, L_0x5d2d2a798c10;  alias, 1 drivers
v0x5d2d29e44c90_0 .net "out", 0 0, L_0x5d2d2a798150;  alias, 1 drivers
S_0x5d2d2a112e40 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a10f030;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a798230 .functor NOT 1, L_0x5d2d2a798150, C4<0>, C4<0>, C4<0>;
v0x5d2d29e43af0_0 .net "a", 0 0, L_0x5d2d2a798150;  alias, 1 drivers
v0x5d2d29e43f00_0 .net "out", 0 0, L_0x5d2d2a798230;  alias, 1 drivers
S_0x5d2d2a1142f0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a1e37f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a797bc0 .functor AND 1, L_0x5d2d2a798b70, L_0x5d2d2a798c10, C4<1>, C4<1>;
L_0x5d2d2a797d90 .functor NOT 1, L_0x5d2d2a797bc0, C4<0>, C4<0>, C4<0>;
v0x5d2d29e41600_0 .net *"_ivl_0", 0 0, L_0x5d2d2a797bc0;  1 drivers
v0x5d2d29e39c40_0 .net "a", 0 0, L_0x5d2d2a798b70;  alias, 1 drivers
v0x5d2d29e38aa0_0 .net "b", 0 0, L_0x5d2d2a798c10;  alias, 1 drivers
v0x5d2d29e38eb0_0 .net "out", 0 0, L_0x5d2d2a797d90;  alias, 1 drivers
S_0x5d2d2a113aa0 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a1e37f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7985f0 .functor AND 1, L_0x5d2d2a798540, L_0x5d2d2a7984b0, C4<1>, C4<1>;
L_0x5d2d2a798730 .functor NOT 1, L_0x5d2d2a7985f0, C4<0>, C4<0>, C4<0>;
v0x5d2d29e3a920_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7985f0;  1 drivers
v0x5d2d29e3bd60_0 .net "a", 0 0, L_0x5d2d2a798540;  alias, 1 drivers
v0x5d2d29e3cc20_0 .net "b", 0 0, L_0x5d2d2a7984b0;  alias, 1 drivers
v0x5d2d29e42c70_0 .net "out", 0 0, L_0x5d2d2a798730;  alias, 1 drivers
S_0x5d2d2a1e8fa0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a1e37f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a798810 .functor AND 1, L_0x5d2d2a798e30, L_0x5d2d2a7984b0, C4<1>, C4<1>;
L_0x5d2d2a798950 .functor NOT 1, L_0x5d2d2a798810, C4<0>, C4<0>, C4<0>;
v0x5d2d29e48420_0 .net *"_ivl_0", 0 0, L_0x5d2d2a798810;  1 drivers
v0x5d2d29e4dbd0_0 .net "a", 0 0, L_0x5d2d2a798e30;  alias, 1 drivers
v0x5d2d29e53380_0 .net "b", 0 0, L_0x5d2d2a7984b0;  alias, 1 drivers
v0x5d2d29e58b30_0 .net "out", 0 0, L_0x5d2d2a798950;  alias, 1 drivers
S_0x5d2d2a10dcb0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a1e37f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a797e20 .functor NOT 1, L_0x5d2d2a797d90, C4<0>, C4<0>, C4<0>;
v0x5d2d29e3d490_0 .net "a", 0 0, L_0x5d2d2a797d90;  alias, 1 drivers
v0x5d2d29e5e2e0_0 .net "out", 0 0, L_0x5d2d2a797e20;  alias, 1 drivers
S_0x5d2d2a10a090 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a1e37f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a797f60 .functor NOT 1, L_0x5d2d2a798d90, C4<0>, C4<0>, C4<0>;
v0x5d2d29e63a90_0 .net "a", 0 0, L_0x5d2d2a798d90;  alias, 1 drivers
v0x5d2d29e63f90_0 .net "out", 0 0, L_0x5d2d2a797f60;  alias, 1 drivers
S_0x5d2d2a1048e0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a1e37f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a798540 .functor NOT 1, L_0x5d2d2a798e30, C4<0>, C4<0>, C4<0>;
v0x5d2d29e66ce0_0 .net "a", 0 0, L_0x5d2d2a798e30;  alias, 1 drivers
v0x5d2d29e68100_0 .net "out", 0 0, L_0x5d2d2a798540;  alias, 1 drivers
S_0x5d2d2a0ff130 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a1e37f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7989e0 .functor NOT 1, L_0x5d2d2a798950, C4<0>, C4<0>, C4<0>;
v0x5d2d29e695b0_0 .net "a", 0 0, L_0x5d2d2a798950;  alias, 1 drivers
v0x5d2d29e6aa60_0 .net "out", 0 0, L_0x5d2d2a7989e0;  alias, 1 drivers
S_0x5d2d2a0f9980 .scope generate, "rcpa2Loop[2]" "rcpa2Loop[2]" 4 16, 4 16 0, S_0x5d2d2a1f0650;
 .timescale -9 -12;
P_0x5d2d2a3c72c0 .param/l "i" 0 4 16, +C4<010>;
S_0x5d2d2a0f41d0 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a0f9980;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d29e80a10_0 .net "Y", 0 0, L_0x5d2d2a797190;  1 drivers
v0x5d2d29e861c0_0 .net "a", 0 0, L_0x5d2d2a7966f0;  1 drivers
v0x5d2d29e8b970_0 .net "b", 0 0, L_0x5d2d2a797850;  1 drivers
v0x5d2d29e91120_0 .net "cIn", 0 0, L_0x5d2d2a7979b0;  1 drivers
v0x5d2d29e75a80_0 .net "cOut", 0 0, L_0x5d2d2a7976c0;  1 drivers
v0x5d2d29e968d0_0 .net "fIn", 0 0, L_0x5d2d2a797a50;  1 drivers
v0x5d2d29e9c080_0 .net "fOut", 0 0, L_0x5d2d2a796b50;  1 drivers
v0x5d2d29e9c580_0 .net "notCIn", 0 0, L_0x5d2d2a796c90;  1 drivers
v0x5d2d29e9f370_0 .net "notCOut", 0 0, L_0x5d2d2a797630;  1 drivers
v0x5d2d29ea0790_0 .net "notFIn", 0 0, L_0x5d2d2a797220;  1 drivers
v0x5d2d29ea1c40_0 .net "notFOut", 0 0, L_0x5d2d2a796ac0;  1 drivers
v0x5d2d29ea30f0_0 .net "s", 0 0, L_0x5d2d2a797410;  1 drivers
S_0x5d2d2a0eea20 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a0f41d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d29e87040_0 .net "a", 0 0, L_0x5d2d2a7966f0;  alias, 1 drivers
v0x5d2d29e87450_0 .net "b", 0 0, L_0x5d2d2a797850;  alias, 1 drivers
v0x5d2d29e88ec0_0 .net "c", 0 0, L_0x5d2d2a796c90;  alias, 1 drivers
v0x5d2d29e8a300_0 .net "node1", 0 0, L_0x5d2d2a796e80;  1 drivers
v0x5d2d29e82a30_0 .net "node2", 0 0, L_0x5d2d2a796f10;  1 drivers
v0x5d2d29e81890_0 .net "out", 0 0, L_0x5d2d2a797190;  alias, 1 drivers
S_0x5d2d2a0e9270 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a0eea20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a797050 .functor AND 1, L_0x5d2d2a796f10, L_0x5d2d2a796c90, C4<1>, C4<1>;
L_0x5d2d2a797190 .functor NOT 1, L_0x5d2d2a797050, C4<0>, C4<0>, C4<0>;
v0x5d2d29e91fa0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a797050;  1 drivers
v0x5d2d29e923b0_0 .net "a", 0 0, L_0x5d2d2a796f10;  alias, 1 drivers
v0x5d2d29e93e20_0 .net "b", 0 0, L_0x5d2d2a796c90;  alias, 1 drivers
v0x5d2d29e95260_0 .net "out", 0 0, L_0x5d2d2a797190;  alias, 1 drivers
S_0x5d2d2a0db0b0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a0eea20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a796dd0 .functor OR 1, L_0x5d2d2a7966f0, L_0x5d2d2a797850, C4<0>, C4<0>;
L_0x5d2d2a796e80 .functor NOT 1, L_0x5d2d2a796dd0, C4<0>, C4<0>, C4<0>;
v0x5d2d29e8d990_0 .net *"_ivl_0", 0 0, L_0x5d2d2a796dd0;  1 drivers
v0x5d2d29e8c7f0_0 .net "a", 0 0, L_0x5d2d2a7966f0;  alias, 1 drivers
v0x5d2d29e8cc00_0 .net "b", 0 0, L_0x5d2d2a797850;  alias, 1 drivers
v0x5d2d29e8e670_0 .net "out", 0 0, L_0x5d2d2a796e80;  alias, 1 drivers
S_0x5d2d2a0b07f0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a0eea20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a796f10 .functor NOT 1, L_0x5d2d2a796e80, C4<0>, C4<0>, C4<0>;
v0x5d2d29e8fab0_0 .net "a", 0 0, L_0x5d2d2a796e80;  alias, 1 drivers
v0x5d2d29e881e0_0 .net "out", 0 0, L_0x5d2d2a796f10;  alias, 1 drivers
S_0x5d2d2a0d52c0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a0f41d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a796980 .functor AND 1, L_0x5d2d2a7966f0, L_0x5d2d2a797850, C4<1>, C4<1>;
L_0x5d2d2a796ac0 .functor NOT 1, L_0x5d2d2a796980, C4<0>, C4<0>, C4<0>;
v0x5d2d29e81ca0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a796980;  1 drivers
v0x5d2d29e83710_0 .net "a", 0 0, L_0x5d2d2a7966f0;  alias, 1 drivers
v0x5d2d29e84b50_0 .net "b", 0 0, L_0x5d2d2a797850;  alias, 1 drivers
v0x5d2d29e7d280_0 .net "out", 0 0, L_0x5d2d2a796ac0;  alias, 1 drivers
S_0x5d2d2a0d6640 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a0f41d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7972d0 .functor AND 1, L_0x5d2d2a797220, L_0x5d2d2a797190, C4<1>, C4<1>;
L_0x5d2d2a797410 .functor NOT 1, L_0x5d2d2a7972d0, C4<0>, C4<0>, C4<0>;
v0x5d2d29e7c0e0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7972d0;  1 drivers
v0x5d2d29e7c4f0_0 .net "a", 0 0, L_0x5d2d2a797220;  alias, 1 drivers
v0x5d2d29e7df60_0 .net "b", 0 0, L_0x5d2d2a797190;  alias, 1 drivers
v0x5d2d29e7f3a0_0 .net "out", 0 0, L_0x5d2d2a797410;  alias, 1 drivers
S_0x5d2d2a0d7af0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a0f41d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7974f0 .functor AND 1, L_0x5d2d2a797a50, L_0x5d2d2a797190, C4<1>, C4<1>;
L_0x5d2d2a797630 .functor NOT 1, L_0x5d2d2a7974f0, C4<0>, C4<0>, C4<0>;
v0x5d2d29e77ad0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7974f0;  1 drivers
v0x5d2d29e76930_0 .net "a", 0 0, L_0x5d2d2a797a50;  alias, 1 drivers
v0x5d2d29e76d40_0 .net "b", 0 0, L_0x5d2d2a797190;  alias, 1 drivers
v0x5d2d29e787b0_0 .net "out", 0 0, L_0x5d2d2a797630;  alias, 1 drivers
S_0x5d2d2a0d8fa0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a0f41d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a796b50 .functor NOT 1, L_0x5d2d2a796ac0, C4<0>, C4<0>, C4<0>;
v0x5d2d29e79bf0_0 .net "a", 0 0, L_0x5d2d2a796ac0;  alias, 1 drivers
v0x5d2d29e72230_0 .net "out", 0 0, L_0x5d2d2a796b50;  alias, 1 drivers
S_0x5d2d2a0da450 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a0f41d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a796c90 .functor NOT 1, L_0x5d2d2a7979b0, C4<0>, C4<0>, C4<0>;
v0x5d2d29e71090_0 .net "a", 0 0, L_0x5d2d2a7979b0;  alias, 1 drivers
v0x5d2d29e714a0_0 .net "out", 0 0, L_0x5d2d2a796c90;  alias, 1 drivers
S_0x5d2d2a0db900 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a0f41d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a797220 .functor NOT 1, L_0x5d2d2a797a50, C4<0>, C4<0>, C4<0>;
v0x5d2d29e72f10_0 .net "a", 0 0, L_0x5d2d2a797a50;  alias, 1 drivers
v0x5d2d29e74350_0 .net "out", 0 0, L_0x5d2d2a797220;  alias, 1 drivers
S_0x5d2d2a0b5fa0 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a0f41d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7976c0 .functor NOT 1, L_0x5d2d2a797630, C4<0>, C4<0>, C4<0>;
v0x5d2d29e75210_0 .net "a", 0 0, L_0x5d2d2a797630;  alias, 1 drivers
v0x5d2d29e7b260_0 .net "out", 0 0, L_0x5d2d2a7976c0;  alias, 1 drivers
S_0x5d2d2a0a2670 .scope generate, "rcpa2Loop[3]" "rcpa2Loop[3]" 4 16, 4 16 0, S_0x5d2d2a1f0650;
 .timescale -9 -12;
P_0x5d2d2a3d9e60 .param/l "i" 0 4 16, +C4<011>;
S_0x5d2d2a0a1e20 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a0a2670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d29eaf8f0_0 .net "Y", 0 0, L_0x5d2d2a795f90;  1 drivers
v0x5d2d29eae750_0 .net "a", 0 0, L_0x5d2d2a7965b0;  1 drivers
v0x5d2d29eaeb60_0 .net "b", 0 0, L_0x5d2d2a796650;  1 drivers
v0x5d2d29eb05d0_0 .net "cIn", 0 0, L_0x5d2d2a796790;  1 drivers
v0x5d2d29eb1a10_0 .net "cOut", 0 0, L_0x5d2d2a796470;  1 drivers
v0x5d2d29eaa050_0 .net "fIn", 0 0, L_0x5d2d2a796830;  1 drivers
v0x5d2d29ea8eb0_0 .net "fOut", 0 0, L_0x5d2d2a795950;  1 drivers
v0x5d2d29ea92c0_0 .net "notCIn", 0 0, L_0x5d2d2a795a90;  1 drivers
v0x5d2d29eaad30_0 .net "notCOut", 0 0, L_0x5d2d2a7963e0;  1 drivers
v0x5d2d29eac170_0 .net "notFIn", 0 0, L_0x5d2d2a796020;  1 drivers
v0x5d2d29ead030_0 .net "notFOut", 0 0, L_0x5d2d2a7958c0;  1 drivers
v0x5d2d29eb3080_0 .net "s", 0 0, L_0x5d2d2a796210;  1 drivers
S_0x5d2d2a0d1610 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a0a1e20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d29ed2830_0 .net "a", 0 0, L_0x5d2d2a7965b0;  alias, 1 drivers
v0x5d2d29ecaf60_0 .net "b", 0 0, L_0x5d2d2a796650;  alias, 1 drivers
v0x5d2d29ec9dc0_0 .net "c", 0 0, L_0x5d2d2a795a90;  alias, 1 drivers
v0x5d2d29eca1d0_0 .net "node1", 0 0, L_0x5d2d2a795c80;  1 drivers
v0x5d2d29ecbc40_0 .net "node2", 0 0, L_0x5d2d2a795d10;  1 drivers
v0x5d2d29ecd080_0 .net "out", 0 0, L_0x5d2d2a795f90;  alias, 1 drivers
S_0x5d2d2a0cbe60 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a0d1610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a795e50 .functor AND 1, L_0x5d2d2a795d10, L_0x5d2d2a795a90, C4<1>, C4<1>;
L_0x5d2d2a795f90 .functor NOT 1, L_0x5d2d2a795e50, C4<0>, C4<0>, C4<0>;
v0x5d2d29ea5a50_0 .net *"_ivl_0", 0 0, L_0x5d2d2a795e50;  1 drivers
v0x5d2d29ea6f80_0 .net "a", 0 0, L_0x5d2d2a795d10;  alias, 1 drivers
v0x5d2d29e9d0d0_0 .net "b", 0 0, L_0x5d2d2a795a90;  alias, 1 drivers
v0x5d2d29ea7990_0 .net "out", 0 0, L_0x5d2d2a795f90;  alias, 1 drivers
S_0x5d2d2a0c66b0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a0d1610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a795bd0 .functor OR 1, L_0x5d2d2a7965b0, L_0x5d2d2a796650, C4<0>, C4<0>;
L_0x5d2d2a795c80 .functor NOT 1, L_0x5d2d2a795bd0, C4<0>, C4<0>, C4<0>;
v0x5d2d29e9d310_0 .net *"_ivl_0", 0 0, L_0x5d2d2a795bd0;  1 drivers
v0x5d2d29e9d4f0_0 .net "a", 0 0, L_0x5d2d2a7965b0;  alias, 1 drivers
v0x5d2d29ed0710_0 .net "b", 0 0, L_0x5d2d2a796650;  alias, 1 drivers
v0x5d2d29ecf570_0 .net "out", 0 0, L_0x5d2d2a795c80;  alias, 1 drivers
S_0x5d2d2a0c0f00 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a0d1610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a795d10 .functor NOT 1, L_0x5d2d2a795c80, C4<0>, C4<0>, C4<0>;
v0x5d2d29ecf980_0 .net "a", 0 0, L_0x5d2d2a795c80;  alias, 1 drivers
v0x5d2d29ed13f0_0 .net "out", 0 0, L_0x5d2d2a795d10;  alias, 1 drivers
S_0x5d2d2a0bb750 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a0a1e20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7941c0 .functor AND 1, L_0x5d2d2a7965b0, L_0x5d2d2a796650, C4<1>, C4<1>;
L_0x5d2d2a7958c0 .functor NOT 1, L_0x5d2d2a7941c0, C4<0>, C4<0>, C4<0>;
v0x5d2d29ec57b0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7941c0;  1 drivers
v0x5d2d29ec4610_0 .net "a", 0 0, L_0x5d2d2a7965b0;  alias, 1 drivers
v0x5d2d29ec4a20_0 .net "b", 0 0, L_0x5d2d2a796650;  alias, 1 drivers
v0x5d2d29ec6490_0 .net "out", 0 0, L_0x5d2d2a7958c0;  alias, 1 drivers
S_0x5d2d2a0a11c0 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a0a1e20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7960d0 .functor AND 1, L_0x5d2d2a796020, L_0x5d2d2a795f90, C4<1>, C4<1>;
L_0x5d2d2a796210 .functor NOT 1, L_0x5d2d2a7960d0, C4<0>, C4<0>, C4<0>;
v0x5d2d29ec78d0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7960d0;  1 drivers
v0x5d2d29ec0000_0 .net "a", 0 0, L_0x5d2d2a796020;  alias, 1 drivers
v0x5d2d29ebee60_0 .net "b", 0 0, L_0x5d2d2a795f90;  alias, 1 drivers
v0x5d2d29ebf270_0 .net "out", 0 0, L_0x5d2d2a796210;  alias, 1 drivers
S_0x5d2d2a082550 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a0a1e20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7962a0 .functor AND 1, L_0x5d2d2a796830, L_0x5d2d2a795f90, C4<1>, C4<1>;
L_0x5d2d2a7963e0 .functor NOT 1, L_0x5d2d2a7962a0, C4<0>, C4<0>, C4<0>;
v0x5d2d29ec0ce0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7962a0;  1 drivers
v0x5d2d29ec2120_0 .net "a", 0 0, L_0x5d2d2a796830;  alias, 1 drivers
v0x5d2d29eba850_0 .net "b", 0 0, L_0x5d2d2a795f90;  alias, 1 drivers
v0x5d2d29eb96b0_0 .net "out", 0 0, L_0x5d2d2a7963e0;  alias, 1 drivers
S_0x5d2d2a07cda0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a0a1e20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a795950 .functor NOT 1, L_0x5d2d2a7958c0, C4<0>, C4<0>, C4<0>;
v0x5d2d29eb9ac0_0 .net "a", 0 0, L_0x5d2d2a7958c0;  alias, 1 drivers
v0x5d2d29ebb530_0 .net "out", 0 0, L_0x5d2d2a795950;  alias, 1 drivers
S_0x5d2d2a0775f0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a0a1e20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a795a90 .functor NOT 1, L_0x5d2d2a796790, C4<0>, C4<0>, C4<0>;
v0x5d2d29ebc970_0 .net "a", 0 0, L_0x5d2d2a796790;  alias, 1 drivers
v0x5d2d29eb50a0_0 .net "out", 0 0, L_0x5d2d2a795a90;  alias, 1 drivers
S_0x5d2d2a09c030 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a0a1e20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a796020 .functor NOT 1, L_0x5d2d2a796830, C4<0>, C4<0>, C4<0>;
v0x5d2d29eb3f00_0 .net "a", 0 0, L_0x5d2d2a796830;  alias, 1 drivers
v0x5d2d29eb4310_0 .net "out", 0 0, L_0x5d2d2a796020;  alias, 1 drivers
S_0x5d2d2a09d3b0 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a0a1e20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a796470 .functor NOT 1, L_0x5d2d2a7963e0, C4<0>, C4<0>, C4<0>;
v0x5d2d29eb5d80_0 .net "a", 0 0, L_0x5d2d2a7963e0;  alias, 1 drivers
v0x5d2d29eb71c0_0 .net "out", 0 0, L_0x5d2d2a796470;  alias, 1 drivers
S_0x5d2d2a09e860 .scope generate, "rcpa2Loop[4]" "rcpa2Loop[4]" 4 16, 4 16 0, S_0x5d2d2a1f0650;
 .timescale -9 -12;
P_0x5d2d2a394fa0 .param/l "i" 0 4 16, +C4<0100>;
S_0x5d2d2a09fd10 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a09e860;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d29ef92d0_0 .net "Y", 0 0, L_0x5d2d2a794ad0;  1 drivers
v0x5d2d29efa710_0 .net "a", 0 0, L_0x5d2d2a795190;  1 drivers
v0x5d2d29ef2e40_0 .net "b", 0 0, L_0x5d2d2a7952c0;  1 drivers
v0x5d2d29ef1ca0_0 .net "cIn", 0 0, L_0x5d2d2a795470;  1 drivers
v0x5d2d29ef20b0_0 .net "cOut", 0 0, L_0x5d2d2a795000;  1 drivers
v0x5d2d29ef3b20_0 .net "fIn", 0 0, L_0x5d2d2a7955a0;  1 drivers
v0x5d2d29ef4f60_0 .net "fOut", 0 0, L_0x5d2d2a794490;  1 drivers
v0x5d2d29eed690_0 .net "notCIn", 0 0, L_0x5d2d2a7945d0;  1 drivers
v0x5d2d29eec4f0_0 .net "notCOut", 0 0, L_0x5d2d2a794f70;  1 drivers
v0x5d2d29eec900_0 .net "notFIn", 0 0, L_0x5d2d2a794b60;  1 drivers
v0x5d2d29eee370_0 .net "notFOut", 0 0, L_0x5d2d2a794400;  1 drivers
v0x5d2d29eef7b0_0 .net "s", 0 0, L_0x5d2d2a794d50;  1 drivers
S_0x5d2d2a087d00 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a09fd10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d29edae70_0 .net "a", 0 0, L_0x5d2d2a795190;  alias, 1 drivers
v0x5d2d29edc320_0 .net "b", 0 0, L_0x5d2d2a7952c0;  alias, 1 drivers
v0x5d2d29edd7d0_0 .net "c", 0 0, L_0x5d2d2a7945d0;  alias, 1 drivers
v0x5d2d29eded00_0 .net "node1", 0 0, L_0x5d2d2a7947c0;  1 drivers
v0x5d2d29ed4e60_0 .net "node2", 0 0, L_0x5d2d2a794850;  1 drivers
v0x5d2d29edf710_0 .net "out", 0 0, L_0x5d2d2a794ad0;  alias, 1 drivers
S_0x5d2d2a067320 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a087d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a794990 .functor AND 1, L_0x5d2d2a794850, L_0x5d2d2a7945d0, C4<1>, C4<1>;
L_0x5d2d2a794ad0 .functor NOT 1, L_0x5d2d2a794990, C4<0>, C4<0>, C4<0>;
v0x5d2d29ebdfe0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a794990;  1 drivers
v0x5d2d29ec3790_0 .net "a", 0 0, L_0x5d2d2a794850;  alias, 1 drivers
v0x5d2d29ec8f40_0 .net "b", 0 0, L_0x5d2d2a7945d0;  alias, 1 drivers
v0x5d2d29ead8a0_0 .net "out", 0 0, L_0x5d2d2a794ad0;  alias, 1 drivers
S_0x5d2d2a0687d0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a087d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a794710 .functor OR 1, L_0x5d2d2a795190, L_0x5d2d2a7952c0, C4<0>, C4<0>;
L_0x5d2d2a7947c0 .functor NOT 1, L_0x5d2d2a794710, C4<0>, C4<0>, C4<0>;
v0x5d2d29ece6f0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a794710;  1 drivers
v0x5d2d29ed3ea0_0 .net "a", 0 0, L_0x5d2d2a795190;  alias, 1 drivers
v0x5d2d29ed43a0_0 .net "b", 0 0, L_0x5d2d2a7952c0;  alias, 1 drivers
v0x5d2d29ed70f0_0 .net "out", 0 0, L_0x5d2d2a7947c0;  alias, 1 drivers
S_0x5d2d2a069c80 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a087d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a794850 .functor NOT 1, L_0x5d2d2a7947c0, C4<0>, C4<0>, C4<0>;
v0x5d2d29ed8510_0 .net "a", 0 0, L_0x5d2d2a7947c0;  alias, 1 drivers
v0x5d2d29ed99c0_0 .net "out", 0 0, L_0x5d2d2a794850;  alias, 1 drivers
S_0x5d2d2a069430 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a09fd10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a794230 .functor AND 1, L_0x5d2d2a795190, L_0x5d2d2a7952c0, C4<1>, C4<1>;
L_0x5d2d2a794400 .functor NOT 1, L_0x5d2d2a794230, C4<0>, C4<0>, C4<0>;
v0x5d2d29ed50a0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a794230;  1 drivers
v0x5d2d29ed5250_0 .net "a", 0 0, L_0x5d2d2a795190;  alias, 1 drivers
v0x5d2d29f08d00_0 .net "b", 0 0, L_0x5d2d2a7952c0;  alias, 1 drivers
v0x5d2d29f07b60_0 .net "out", 0 0, L_0x5d2d2a794400;  alias, 1 drivers
S_0x5d2d2a098410 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a09fd10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a794c10 .functor AND 1, L_0x5d2d2a794b60, L_0x5d2d2a794ad0, C4<1>, C4<1>;
L_0x5d2d2a794d50 .functor NOT 1, L_0x5d2d2a794c10, C4<0>, C4<0>, C4<0>;
v0x5d2d29f07f70_0 .net *"_ivl_0", 0 0, L_0x5d2d2a794c10;  1 drivers
v0x5d2d29f099e0_0 .net "a", 0 0, L_0x5d2d2a794b60;  alias, 1 drivers
v0x5d2d29f0ae20_0 .net "b", 0 0, L_0x5d2d2a794ad0;  alias, 1 drivers
v0x5d2d29f03550_0 .net "out", 0 0, L_0x5d2d2a794d50;  alias, 1 drivers
S_0x5d2d2a092c60 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a09fd10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a794e30 .functor AND 1, L_0x5d2d2a7955a0, L_0x5d2d2a794ad0, C4<1>, C4<1>;
L_0x5d2d2a794f70 .functor NOT 1, L_0x5d2d2a794e30, C4<0>, C4<0>, C4<0>;
v0x5d2d29f023b0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a794e30;  1 drivers
v0x5d2d29f027c0_0 .net "a", 0 0, L_0x5d2d2a7955a0;  alias, 1 drivers
v0x5d2d29f04230_0 .net "b", 0 0, L_0x5d2d2a794ad0;  alias, 1 drivers
v0x5d2d29f05670_0 .net "out", 0 0, L_0x5d2d2a794f70;  alias, 1 drivers
S_0x5d2d2a08d4b0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a09fd10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a794490 .functor NOT 1, L_0x5d2d2a794400, C4<0>, C4<0>, C4<0>;
v0x5d2d29efdda0_0 .net "a", 0 0, L_0x5d2d2a794400;  alias, 1 drivers
v0x5d2d29efcc00_0 .net "out", 0 0, L_0x5d2d2a794490;  alias, 1 drivers
S_0x5d2d2a065e70 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a09fd10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7945d0 .functor NOT 1, L_0x5d2d2a795470, C4<0>, C4<0>, C4<0>;
v0x5d2d29efd010_0 .net "a", 0 0, L_0x5d2d2a795470;  alias, 1 drivers
v0x5d2d29efea80_0 .net "out", 0 0, L_0x5d2d2a7945d0;  alias, 1 drivers
S_0x5d2d2a054a30 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a09fd10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a794b60 .functor NOT 1, L_0x5d2d2a7955a0, C4<0>, C4<0>, C4<0>;
v0x5d2d29effec0_0 .net "a", 0 0, L_0x5d2d2a7955a0;  alias, 1 drivers
v0x5d2d29ef85f0_0 .net "out", 0 0, L_0x5d2d2a794b60;  alias, 1 drivers
S_0x5d2d2a04f280 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a09fd10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a795000 .functor NOT 1, L_0x5d2d2a794f70, C4<0>, C4<0>, C4<0>;
v0x5d2d29ef7450_0 .net "a", 0 0, L_0x5d2d2a794f70;  alias, 1 drivers
v0x5d2d29ef7860_0 .net "out", 0 0, L_0x5d2d2a795000;  alias, 1 drivers
S_0x5d2d2a049ad0 .scope generate, "rcpa2Loop[5]" "rcpa2Loop[5]" 4 16, 4 16 0, S_0x5d2d2a1f0650;
 .timescale -9 -12;
P_0x5d2d2a3a7730 .param/l "i" 0 4 16, +C4<0101>;
S_0x5d2d2a044320 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a049ad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d29f3ad30_0 .net "Y", 0 0, L_0x5d2d2a793880;  1 drivers
v0x5d2d29f39b90_0 .net "a", 0 0, L_0x5d2d2a793f40;  1 drivers
v0x5d2d29f39fa0_0 .net "b", 0 0, L_0x5d2d2a793fe0;  1 drivers
v0x5d2d29f3ba10_0 .net "cIn", 0 0, L_0x5d2d2a794080;  1 drivers
v0x5d2d29f3ce50_0 .net "cOut", 0 0, L_0x5d2d2a793db0;  1 drivers
v0x5d2d29f35580_0 .net "fIn", 0 0, L_0x5d2d2a794120;  1 drivers
v0x5d2d29f343e0_0 .net "fOut", 0 0, L_0x5d2d2a793200;  1 drivers
v0x5d2d29f347f0_0 .net "notCIn", 0 0, L_0x5d2d2a793350;  1 drivers
v0x5d2d29f36260_0 .net "notCOut", 0 0, L_0x5d2d2a793d20;  1 drivers
v0x5d2d29f376a0_0 .net "notFIn", 0 0, L_0x5d2d2a793910;  1 drivers
v0x5d2d29f2fdd0_0 .net "notFOut", 0 0, L_0x5d2d2a793190;  1 drivers
v0x5d2d29f2ec30_0 .net "s", 0 0, L_0x5d2d2a793b00;  1 drivers
S_0x5d2d2a03eb70 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a044320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d29eeb670_0 .net "a", 0 0, L_0x5d2d2a793f40;  alias, 1 drivers
v0x5d2d29ef0e20_0 .net "b", 0 0, L_0x5d2d2a793fe0;  alias, 1 drivers
v0x5d2d29ef65d0_0 .net "c", 0 0, L_0x5d2d2a793350;  alias, 1 drivers
v0x5d2d29efbd80_0 .net "node1", 0 0, L_0x5d2d2a793520;  1 drivers
v0x5d2d29f01530_0 .net "node2", 0 0, L_0x5d2d2a793600;  1 drivers
v0x5d2d29ee5e90_0 .net "out", 0 0, L_0x5d2d2a793880;  alias, 1 drivers
S_0x5d2d2a063640 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a03eb70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a793740 .functor AND 1, L_0x5d2d2a793600, L_0x5d2d2a793350, C4<1>, C4<1>;
L_0x5d2d2a793880 .functor NOT 1, L_0x5d2d2a793740, C4<0>, C4<0>, C4<0>;
v0x5d2d29ee6d40_0 .net *"_ivl_0", 0 0, L_0x5d2d2a793740;  1 drivers
v0x5d2d29ee7150_0 .net "a", 0 0, L_0x5d2d2a793600;  alias, 1 drivers
v0x5d2d29ee8bc0_0 .net "b", 0 0, L_0x5d2d2a793350;  alias, 1 drivers
v0x5d2d29eea000_0 .net "out", 0 0, L_0x5d2d2a793880;  alias, 1 drivers
S_0x5d2d2a0649c0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a03eb70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a793470 .functor OR 1, L_0x5d2d2a793f40, L_0x5d2d2a793fe0, C4<0>, C4<0>;
L_0x5d2d2a793520 .functor NOT 1, L_0x5d2d2a793470, C4<0>, C4<0>, C4<0>;
v0x5d2d29ee2640_0 .net *"_ivl_0", 0 0, L_0x5d2d2a793470;  1 drivers
v0x5d2d29ee14a0_0 .net "a", 0 0, L_0x5d2d2a793f40;  alias, 1 drivers
v0x5d2d29ee18b0_0 .net "b", 0 0, L_0x5d2d2a793fe0;  alias, 1 drivers
v0x5d2d29ee3320_0 .net "out", 0 0, L_0x5d2d2a793520;  alias, 1 drivers
S_0x5d2d2a05a1e0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a03eb70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a793600 .functor NOT 1, L_0x5d2d2a793520, C4<0>, C4<0>, C4<0>;
v0x5d2d29ee4760_0 .net "a", 0 0, L_0x5d2d2a793520;  alias, 1 drivers
v0x5d2d29ee5620_0 .net "out", 0 0, L_0x5d2d2a793600;  alias, 1 drivers
S_0x5d2d2a02b730 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a044320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a793000 .functor AND 1, L_0x5d2d2a793f40, L_0x5d2d2a793fe0, C4<1>, C4<1>;
L_0x5d2d2a793190 .functor NOT 1, L_0x5d2d2a793000, C4<0>, C4<0>, C4<0>;
v0x5d2d29f06ce0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a793000;  1 drivers
v0x5d2d29f0c490_0 .net "a", 0 0, L_0x5d2d2a793f40;  alias, 1 drivers
v0x5d2d29f0c990_0 .net "b", 0 0, L_0x5d2d2a793fe0;  alias, 1 drivers
v0x5d2d29f0f780_0 .net "out", 0 0, L_0x5d2d2a793190;  alias, 1 drivers
S_0x5d2d2a02cbe0 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a044320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7939c0 .functor AND 1, L_0x5d2d2a793910, L_0x5d2d2a793880, C4<1>, C4<1>;
L_0x5d2d2a793b00 .functor NOT 1, L_0x5d2d2a7939c0, C4<0>, C4<0>, C4<0>;
v0x5d2d29f10ba0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7939c0;  1 drivers
v0x5d2d29f12050_0 .net "a", 0 0, L_0x5d2d2a793910;  alias, 1 drivers
v0x5d2d29f13500_0 .net "b", 0 0, L_0x5d2d2a793880;  alias, 1 drivers
v0x5d2d29f149b0_0 .net "out", 0 0, L_0x5d2d2a793b00;  alias, 1 drivers
S_0x5d2d2a02e090 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a044320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a793be0 .functor AND 1, L_0x5d2d2a794120, L_0x5d2d2a793880, C4<1>, C4<1>;
L_0x5d2d2a793d20 .functor NOT 1, L_0x5d2d2a793be0, C4<0>, C4<0>, C4<0>;
v0x5d2d29f15e60_0 .net *"_ivl_0", 0 0, L_0x5d2d2a793be0;  1 drivers
v0x5d2d29f17390_0 .net "a", 0 0, L_0x5d2d2a794120;  alias, 1 drivers
v0x5d2d29f0d4e0_0 .net "b", 0 0, L_0x5d2d2a793880;  alias, 1 drivers
v0x5d2d29f17da0_0 .net "out", 0 0, L_0x5d2d2a793d20;  alias, 1 drivers
S_0x5d2d2a02f540 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a044320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a793200 .functor NOT 1, L_0x5d2d2a793190, C4<0>, C4<0>, C4<0>;
v0x5d2d29f0d720_0 .net "a", 0 0, L_0x5d2d2a793190;  alias, 1 drivers
v0x5d2d29f0d900_0 .net "out", 0 0, L_0x5d2d2a793200;  alias, 1 drivers
S_0x5d2d2a0309f0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a044320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a793350 .functor NOT 1, L_0x5d2d2a794080, C4<0>, C4<0>, C4<0>;
v0x5d2d29f18760_0 .net "a", 0 0, L_0x5d2d2a794080;  alias, 1 drivers
v0x5d2d29f404e0_0 .net "out", 0 0, L_0x5d2d2a793350;  alias, 1 drivers
S_0x5d2d2a0301a0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a044320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a793910 .functor NOT 1, L_0x5d2d2a794120, C4<0>, C4<0>, C4<0>;
v0x5d2d29f3f340_0 .net "a", 0 0, L_0x5d2d2a794120;  alias, 1 drivers
v0x5d2d29f3f750_0 .net "out", 0 0, L_0x5d2d2a793910;  alias, 1 drivers
S_0x5d2d2a05f990 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a044320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a793db0 .functor NOT 1, L_0x5d2d2a793d20, C4<0>, C4<0>, C4<0>;
v0x5d2d29f411c0_0 .net "a", 0 0, L_0x5d2d2a793d20;  alias, 1 drivers
v0x5d2d29f42600_0 .net "out", 0 0, L_0x5d2d2a793db0;  alias, 1 drivers
S_0x5d2d2a02a3b0 .scope generate, "rcpa2Loop[6]" "rcpa2Loop[6]" 4 16, 4 16 0, S_0x5d2d2a1f0650;
 .timescale -9 -12;
P_0x5d2d2a30dda0 .param/l "i" 0 4 16, +C4<0110>;
S_0x5d2d2a026790 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a02a3b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d29f4eb70_0 .net "Y", 0 0, L_0x5d2d2a7926e0;  1 drivers
v0x5d2d29f4ed20_0 .net "a", 0 0, L_0x5d2d2a792c40;  1 drivers
v0x5d2d29f44cc0_0 .net "b", 0 0, L_0x5d2d2a792ce0;  1 drivers
v0x5d2d29f4f580_0 .net "cIn", 0 0, L_0x5d2d2a792dd0;  1 drivers
v0x5d2d29f4f7c0_0 .net "cOut", 0 0, L_0x5d2d2a792af0;  1 drivers
v0x5d2d29f44f00_0 .net "fIn", 0 0, L_0x5d2d2a792ec0;  1 drivers
v0x5d2d29f450e0_0 .net "fOut", 0 0, L_0x5d2d2a7921b0;  1 drivers
v0x5d2d2a13f970_0 .net "notCIn", 0 0, L_0x5d2d2a7922b0;  1 drivers
v0x5d2d2a13e7d0_0 .net "notCOut", 0 0, L_0x5d2d2a792a80;  1 drivers
v0x5d2d2a13ebe0_0 .net "notFIn", 0 0, L_0x5d2d2a792750;  1 drivers
v0x5d2d2a140650_0 .net "notFOut", 0 0, L_0x5d2d2a792140;  1 drivers
v0x5d2d2a141a90_0 .net "s", 0 0, L_0x5d2d2a7928c0;  1 drivers
S_0x5d2d2a020fe0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a026790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d29f25b50_0 .net "a", 0 0, L_0x5d2d2a792c40;  alias, 1 drivers
v0x5d2d29f26f90_0 .net "b", 0 0, L_0x5d2d2a792ce0;  alias, 1 drivers
v0x5d2d29f1f6c0_0 .net "c", 0 0, L_0x5d2d2a7922b0;  alias, 1 drivers
v0x5d2d29f1e520_0 .net "node1", 0 0, L_0x5d2d2a792420;  1 drivers
v0x5d2d29f1e930_0 .net "node2", 0 0, L_0x5d2d2a7924e0;  1 drivers
v0x5d2d29f203a0_0 .net "out", 0 0, L_0x5d2d2a7926e0;  alias, 1 drivers
S_0x5d2d2a01b830 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a020fe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7925e0 .functor AND 1, L_0x5d2d2a7924e0, L_0x5d2d2a7922b0, C4<1>, C4<1>;
L_0x5d2d2a7926e0 .functor NOT 1, L_0x5d2d2a7925e0, C4<0>, C4<0>, C4<0>;
v0x5d2d29f30ab0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7925e0;  1 drivers
v0x5d2d29f31ef0_0 .net "a", 0 0, L_0x5d2d2a7924e0;  alias, 1 drivers
v0x5d2d29f2a620_0 .net "b", 0 0, L_0x5d2d2a7922b0;  alias, 1 drivers
v0x5d2d29f29480_0 .net "out", 0 0, L_0x5d2d2a7926e0;  alias, 1 drivers
S_0x5d2d2a016080 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a020fe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7923b0 .functor OR 1, L_0x5d2d2a792c40, L_0x5d2d2a792ce0, C4<0>, C4<0>;
L_0x5d2d2a792420 .functor NOT 1, L_0x5d2d2a7923b0, C4<0>, C4<0>, C4<0>;
v0x5d2d29f29890_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7923b0;  1 drivers
v0x5d2d29f2b300_0 .net "a", 0 0, L_0x5d2d2a792c40;  alias, 1 drivers
v0x5d2d29f2c740_0 .net "b", 0 0, L_0x5d2d2a792ce0;  alias, 1 drivers
v0x5d2d29f24e70_0 .net "out", 0 0, L_0x5d2d2a792420;  alias, 1 drivers
S_0x5d2d2a0108d0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a020fe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7924e0 .functor NOT 1, L_0x5d2d2a792420, C4<0>, C4<0>, C4<0>;
v0x5d2d29f23cd0_0 .net "a", 0 0, L_0x5d2d2a792420;  alias, 1 drivers
v0x5d2d29f240e0_0 .net "out", 0 0, L_0x5d2d2a7924e0;  alias, 1 drivers
S_0x5d2d2a00b120 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a026790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a791fb0 .functor AND 1, L_0x5d2d2a792c40, L_0x5d2d2a792ce0, C4<1>, C4<1>;
L_0x5d2d2a792140 .functor NOT 1, L_0x5d2d2a791fb0, C4<0>, C4<0>, C4<0>;
v0x5d2d29f217e0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a791fb0;  1 drivers
v0x5d2d29f19ec0_0 .net "a", 0 0, L_0x5d2d2a792c40;  alias, 1 drivers
v0x5d2d29f1ab00_0 .net "b", 0 0, L_0x5d2d2a792ce0;  alias, 1 drivers
v0x5d2d29f1bf40_0 .net "out", 0 0, L_0x5d2d2a792140;  alias, 1 drivers
S_0x5d2d2a005970 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a026790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7927c0 .functor AND 1, L_0x5d2d2a792750, L_0x5d2d2a7926e0, C4<1>, C4<1>;
L_0x5d2d2a7928c0 .functor NOT 1, L_0x5d2d2a7927c0, C4<0>, C4<0>, C4<0>;
v0x5d2d29f1ce00_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7927c0;  1 drivers
v0x5d2d29f22e50_0 .net "a", 0 0, L_0x5d2d2a792750;  alias, 1 drivers
v0x5d2d29f28600_0 .net "b", 0 0, L_0x5d2d2a7926e0;  alias, 1 drivers
v0x5d2d29f2ddb0_0 .net "out", 0 0, L_0x5d2d2a7928c0;  alias, 1 drivers
S_0x5d2d29ff77b0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a026790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a792980 .functor AND 1, L_0x5d2d2a792ec0, L_0x5d2d2a7926e0, C4<1>, C4<1>;
L_0x5d2d2a792a80 .functor NOT 1, L_0x5d2d2a792980, C4<0>, C4<0>, C4<0>;
v0x5d2d29f33560_0 .net *"_ivl_0", 0 0, L_0x5d2d2a792980;  1 drivers
v0x5d2d29f38d10_0 .net "a", 0 0, L_0x5d2d2a792ec0;  alias, 1 drivers
v0x5d2d29f1d670_0 .net "b", 0 0, L_0x5d2d2a7926e0;  alias, 1 drivers
v0x5d2d29f3e4c0_0 .net "out", 0 0, L_0x5d2d2a792a80;  alias, 1 drivers
S_0x5d2d29fccef0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a026790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7921b0 .functor NOT 1, L_0x5d2d2a792140, C4<0>, C4<0>, C4<0>;
v0x5d2d29f43c70_0 .net "a", 0 0, L_0x5d2d2a792140;  alias, 1 drivers
v0x5d2d29f44170_0 .net "out", 0 0, L_0x5d2d2a7921b0;  alias, 1 drivers
S_0x5d2d29ff19c0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a026790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7922b0 .functor NOT 1, L_0x5d2d2a792dd0, C4<0>, C4<0>, C4<0>;
v0x5d2d29f46f60_0 .net "a", 0 0, L_0x5d2d2a792dd0;  alias, 1 drivers
v0x5d2d29f48380_0 .net "out", 0 0, L_0x5d2d2a7922b0;  alias, 1 drivers
S_0x5d2d29ff2d40 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a026790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a792750 .functor NOT 1, L_0x5d2d2a792ec0, C4<0>, C4<0>, C4<0>;
v0x5d2d29f49830_0 .net "a", 0 0, L_0x5d2d2a792ec0;  alias, 1 drivers
v0x5d2d29f4ace0_0 .net "out", 0 0, L_0x5d2d2a792750;  alias, 1 drivers
S_0x5d2d29ff41f0 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a026790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a792af0 .functor NOT 1, L_0x5d2d2a792a80, C4<0>, C4<0>, C4<0>;
v0x5d2d29f4c190_0 .net "a", 0 0, L_0x5d2d2a792a80;  alias, 1 drivers
v0x5d2d29f4d640_0 .net "out", 0 0, L_0x5d2d2a792af0;  alias, 1 drivers
S_0x5d2d29ff56a0 .scope generate, "rcpa2Loop[7]" "rcpa2Loop[7]" 4 16, 4 16 0, S_0x5d2d2a1f0650;
 .timescale -9 -12;
P_0x5d2d2a34e930 .param/l "i" 0 4 16, +C4<0111>;
S_0x5d2d29ff6b50 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d29ff56a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a12d240_0 .net "Y", 0 0, L_0x5d2d2a7917d0;  1 drivers
v0x5d2d2a1329f0_0 .net "a", 0 0, L_0x5d2d2a791d30;  1 drivers
v0x5d2d2a1381a0_0 .net "b", 0 0, L_0x5d2d2a791dd0;  1 drivers
v0x5d2d2a11cb00_0 .net "cIn", 0 0, L_0x5d2d2a791e70;  1 drivers
v0x5d2d2a13d950_0 .net "cOut", 0 0, L_0x5d2d2a791be0;  1 drivers
v0x5d2d2a143100_0 .net "fIn", 0 0, L_0x5d2d2a791f10;  1 drivers
v0x5d2d2a143600_0 .net "fOut", 0 0, L_0x5d2d2a7912f0;  1 drivers
v0x5d2d2a1462c0_0 .net "notCIn", 0 0, L_0x5d2d2a7913f0;  1 drivers
v0x5d2d2a1476e0_0 .net "notCOut", 0 0, L_0x5d2d2a791b70;  1 drivers
v0x5d2d2a148b90_0 .net "notFIn", 0 0, L_0x5d2d2a791840;  1 drivers
v0x5d2d2a14a040_0 .net "notFOut", 0 0, L_0x5d2d2a791280;  1 drivers
v0x5d2d2a14b4f0_0 .net "s", 0 0, L_0x5d2d2a7919b0;  1 drivers
S_0x5d2d29ff8000 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d29ff6b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a12e0c0_0 .net "a", 0 0, L_0x5d2d2a791d30;  alias, 1 drivers
v0x5d2d2a12e4d0_0 .net "b", 0 0, L_0x5d2d2a791dd0;  alias, 1 drivers
v0x5d2d2a12ff40_0 .net "c", 0 0, L_0x5d2d2a7913f0;  alias, 1 drivers
v0x5d2d2a131380_0 .net "node1", 0 0, L_0x5d2d2a791560;  1 drivers
v0x5d2d2a129ab0_0 .net "node2", 0 0, L_0x5d2d2a7915d0;  1 drivers
v0x5d2d2a128910_0 .net "out", 0 0, L_0x5d2d2a7917d0;  alias, 1 drivers
S_0x5d2d29fd26a0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d29ff8000;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7916d0 .functor AND 1, L_0x5d2d2a7915d0, L_0x5d2d2a7913f0, C4<1>, C4<1>;
L_0x5d2d2a7917d0 .functor NOT 1, L_0x5d2d2a7916d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a139020_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7916d0;  1 drivers
v0x5d2d2a139430_0 .net "a", 0 0, L_0x5d2d2a7915d0;  alias, 1 drivers
v0x5d2d2a13aea0_0 .net "b", 0 0, L_0x5d2d2a7913f0;  alias, 1 drivers
v0x5d2d2a13c2e0_0 .net "out", 0 0, L_0x5d2d2a7917d0;  alias, 1 drivers
S_0x5d2d29fbec80 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d29ff8000;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7914f0 .functor OR 1, L_0x5d2d2a791d30, L_0x5d2d2a791dd0, C4<0>, C4<0>;
L_0x5d2d2a791560 .functor NOT 1, L_0x5d2d2a7914f0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a134a10_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7914f0;  1 drivers
v0x5d2d2a133870_0 .net "a", 0 0, L_0x5d2d2a791d30;  alias, 1 drivers
v0x5d2d2a133c80_0 .net "b", 0 0, L_0x5d2d2a791dd0;  alias, 1 drivers
v0x5d2d2a1356f0_0 .net "out", 0 0, L_0x5d2d2a791560;  alias, 1 drivers
S_0x5d2d29fbe430 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d29ff8000;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7915d0 .functor NOT 1, L_0x5d2d2a791560, C4<0>, C4<0>, C4<0>;
v0x5d2d2a136b30_0 .net "a", 0 0, L_0x5d2d2a791560;  alias, 1 drivers
v0x5d2d2a12f260_0 .net "out", 0 0, L_0x5d2d2a7915d0;  alias, 1 drivers
S_0x5d2d29fedd10 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d29ff6b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a791180 .functor AND 1, L_0x5d2d2a791d30, L_0x5d2d2a791dd0, C4<1>, C4<1>;
L_0x5d2d2a791280 .functor NOT 1, L_0x5d2d2a791180, C4<0>, C4<0>, C4<0>;
v0x5d2d2a128d20_0 .net *"_ivl_0", 0 0, L_0x5d2d2a791180;  1 drivers
v0x5d2d2a12a790_0 .net "a", 0 0, L_0x5d2d2a791d30;  alias, 1 drivers
v0x5d2d2a12bbd0_0 .net "b", 0 0, L_0x5d2d2a791dd0;  alias, 1 drivers
v0x5d2d2a124300_0 .net "out", 0 0, L_0x5d2d2a791280;  alias, 1 drivers
S_0x5d2d29fe8560 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d29ff6b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7918b0 .functor AND 1, L_0x5d2d2a791840, L_0x5d2d2a7917d0, C4<1>, C4<1>;
L_0x5d2d2a7919b0 .functor NOT 1, L_0x5d2d2a7918b0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a123160_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7918b0;  1 drivers
v0x5d2d2a123570_0 .net "a", 0 0, L_0x5d2d2a791840;  alias, 1 drivers
v0x5d2d2a124fe0_0 .net "b", 0 0, L_0x5d2d2a7917d0;  alias, 1 drivers
v0x5d2d2a126420_0 .net "out", 0 0, L_0x5d2d2a7919b0;  alias, 1 drivers
S_0x5d2d29fe2db0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d29ff6b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a791a70 .functor AND 1, L_0x5d2d2a791f10, L_0x5d2d2a7917d0, C4<1>, C4<1>;
L_0x5d2d2a791b70 .functor NOT 1, L_0x5d2d2a791a70, C4<0>, C4<0>, C4<0>;
v0x5d2d2a11eb50_0 .net *"_ivl_0", 0 0, L_0x5d2d2a791a70;  1 drivers
v0x5d2d2a11d9b0_0 .net "a", 0 0, L_0x5d2d2a791f10;  alias, 1 drivers
v0x5d2d2a11ddc0_0 .net "b", 0 0, L_0x5d2d2a7917d0;  alias, 1 drivers
v0x5d2d2a11f830_0 .net "out", 0 0, L_0x5d2d2a791b70;  alias, 1 drivers
S_0x5d2d29fdd600 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d29ff6b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7912f0 .functor NOT 1, L_0x5d2d2a791280, C4<0>, C4<0>, C4<0>;
v0x5d2d2a120c70_0 .net "a", 0 0, L_0x5d2d2a791280;  alias, 1 drivers
v0x5d2d2a1192b0_0 .net "out", 0 0, L_0x5d2d2a7912f0;  alias, 1 drivers
S_0x5d2d29fd7e50 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d29ff6b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7913f0 .functor NOT 1, L_0x5d2d2a791e70, C4<0>, C4<0>, C4<0>;
v0x5d2d2a118110_0 .net "a", 0 0, L_0x5d2d2a791e70;  alias, 1 drivers
v0x5d2d2a118520_0 .net "out", 0 0, L_0x5d2d2a7913f0;  alias, 1 drivers
S_0x5d2d29fbd7d0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d29ff6b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a791840 .functor NOT 1, L_0x5d2d2a791f10, C4<0>, C4<0>, C4<0>;
v0x5d2d2a119f90_0 .net "a", 0 0, L_0x5d2d2a791f10;  alias, 1 drivers
v0x5d2d2a11b3d0_0 .net "out", 0 0, L_0x5d2d2a791840;  alias, 1 drivers
S_0x5d2d29f9eb60 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d29ff6b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a791be0 .functor NOT 1, L_0x5d2d2a791b70, C4<0>, C4<0>, C4<0>;
v0x5d2d2a11c290_0 .net "a", 0 0, L_0x5d2d2a791b70;  alias, 1 drivers
v0x5d2d2a1222e0_0 .net "out", 0 0, L_0x5d2d2a791be0;  alias, 1 drivers
S_0x5d2d29f993b0 .scope module, "nBitRippleCarryAdderInst" "nBitRippleCarryAdder" 3 23, 8 3 0, S_0x5d2d2a2285d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 8 "A";
    .port_info 3 /INPUT 8 "B";
    .port_info 4 /INPUT 1 "cin";
P_0x5d2d2a369250 .param/l "N" 0 8 3, +C4<00000000000000000000000000001000>;
L_0x5d2d2a79d7c0 .functor BUFZ 8, L_0x5d2d2a79cec0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5d2d2a1649b0_0 .net "A", 7 0, L_0x5d2d2a79dbe0;  1 drivers
v0x5d2d2a16a160_0 .net "B", 7 0, L_0x5d2d2a79dc80;  1 drivers
v0x5d2d2a16f910_0 .net "carryMiddle", 7 0, L_0x5d2d2a79c790;  1 drivers
v0x5d2d2a154270_0 .net "cin", 0 0, L_0x5d2d2a79a9d0;  alias, 1 drivers
v0x5d2d2a1750c0_0 .net "cout", 0 0, L_0x5d2d2a79d880;  alias, 1 drivers
v0x5d2d2a17a870_0 .net "sum", 7 0, L_0x5d2d2a79d7c0;  1 drivers
v0x5d2d2a17ad70_0 .net "sum11", 7 0, L_0x5d2d2a79cec0;  1 drivers
L_0x5d2d2a79b020 .part L_0x5d2d2a79dbe0, 0, 1;
L_0x5d2d2a79b0c0 .part L_0x5d2d2a79dc80, 0, 1;
L_0x5d2d2a79b330 .part L_0x5d2d2a79dbe0, 1, 1;
L_0x5d2d2a79b420 .part L_0x5d2d2a79dc80, 1, 1;
L_0x5d2d2a79b510 .part L_0x5d2d2a79c790, 0, 1;
L_0x5d2d2a79b780 .part L_0x5d2d2a79dbe0, 2, 1;
L_0x5d2d2a79b860 .part L_0x5d2d2a79dc80, 2, 1;
L_0x5d2d2a79b900 .part L_0x5d2d2a79c790, 1, 1;
L_0x5d2d2a79bc10 .part L_0x5d2d2a79dbe0, 3, 1;
L_0x5d2d2a79bcb0 .part L_0x5d2d2a79dc80, 3, 1;
L_0x5d2d2a79bd50 .part L_0x5d2d2a79c790, 2, 1;
L_0x5d2d2a79bed0 .part L_0x5d2d2a79dbe0, 4, 1;
L_0x5d2d2a79bfe0 .part L_0x5d2d2a79dc80, 4, 1;
L_0x5d2d2a79c080 .part L_0x5d2d2a79c790, 3, 1;
L_0x5d2d2a79c2b0 .part L_0x5d2d2a79dbe0, 5, 1;
L_0x5d2d2a79c350 .part L_0x5d2d2a79dc80, 5, 1;
L_0x5d2d2a79c480 .part L_0x5d2d2a79c790, 4, 1;
L_0x5d2d2a79c6f0 .part L_0x5d2d2a79dbe0, 6, 1;
L_0x5d2d2a79c830 .part L_0x5d2d2a79dc80, 6, 1;
L_0x5d2d2a79c8d0 .part L_0x5d2d2a79c790, 5, 1;
LS_0x5d2d2a79c790_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a79af10, L_0x5d2d2a79b1d0, L_0x5d2d2a79b620, L_0x5d2d2a79bab0;
LS_0x5d2d2a79c790_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a79be60, L_0x5d2d2a79c1a0, L_0x5d2d2a79c590, L_0x5d2d2a79ca90;
L_0x5d2d2a79c790 .concat8 [ 4 4 0 0], LS_0x5d2d2a79c790_0_0, LS_0x5d2d2a79c790_0_4;
LS_0x5d2d2a79cec0_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a79aea0, L_0x5d2d2a79b160, L_0x5d2d2a79b5b0, L_0x5d2d2a79ba40;
LS_0x5d2d2a79cec0_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a79bdf0, L_0x5d2d2a79bf70, L_0x5d2d2a79c520, L_0x5d2d2a79ca20;
L_0x5d2d2a79cec0 .concat8 [ 4 4 0 0], LS_0x5d2d2a79cec0_0_0, LS_0x5d2d2a79cec0_0_4;
L_0x5d2d2a79d2f0 .part L_0x5d2d2a79dbe0, 7, 1;
L_0x5d2d2a79d390 .part L_0x5d2d2a79dc80, 7, 1;
L_0x5d2d2a79d610 .part L_0x5d2d2a79c790, 6, 1;
L_0x5d2d2a79d880 .part L_0x5d2d2a79c790, 7, 1;
S_0x5d2d29f93c00 .scope generate, "genAdder[0]" "genAdder[0]" 8 9, 8 9 0, S_0x5d2d29f993b0;
 .timescale -9 -12;
P_0x5d2d2a3718d0 .param/l "i" 0 8 9, +C4<00>;
S_0x5d2d29fb8640 .scope generate, "genblk2" "genblk2" 8 10, 8 10 0, S_0x5d2d29f93c00;
 .timescale -9 -12;
S_0x5d2d29fb99c0 .scope module, "f" "FA" 8 11, 9 33 0, S_0x5d2d29fb8640;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a79aea0 .udp UDP_sumOut, L_0x5d2d2a79b020, L_0x5d2d2a79b0c0, L_0x5d2d2a79a9d0;
L_0x5d2d2a79af10 .udp UDP_carryOut, L_0x5d2d2a79b020, L_0x5d2d2a79b0c0, L_0x5d2d2a79a9d0;
v0x5d2d2a176350_0 .net "A", 0 0, L_0x5d2d2a79b020;  1 drivers
v0x5d2d2a177dc0_0 .net "B", 0 0, L_0x5d2d2a79b0c0;  1 drivers
v0x5d2d2a179200_0 .net "Cin", 0 0, L_0x5d2d2a79a9d0;  alias, 1 drivers
v0x5d2d2a171930_0 .net "Cout", 0 0, L_0x5d2d2a79af10;  1 drivers
v0x5d2d2a170790_0 .net "sum", 0 0, L_0x5d2d2a79aea0;  1 drivers
S_0x5d2d29fbae70 .scope generate, "genAdder[1]" "genAdder[1]" 8 9, 8 9 0, S_0x5d2d29f993b0;
 .timescale -9 -12;
P_0x5d2d2a344410 .param/l "i" 0 8 9, +C4<01>;
S_0x5d2d29fbc320 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d29fbae70;
 .timescale -9 -12;
S_0x5d2d29fa4310 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d29fbc320;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a79b160 .udp UDP_sumOut, L_0x5d2d2a79b330, L_0x5d2d2a79b420, L_0x5d2d2a79b510;
L_0x5d2d2a79b1d0 .udp UDP_carryOut, L_0x5d2d2a79b330, L_0x5d2d2a79b420, L_0x5d2d2a79b510;
v0x5d2d2a170ba0_0 .net "A", 0 0, L_0x5d2d2a79b330;  1 drivers
v0x5d2d2a172610_0 .net "B", 0 0, L_0x5d2d2a79b420;  1 drivers
v0x5d2d2a173a50_0 .net "Cin", 0 0, L_0x5d2d2a79b510;  1 drivers
v0x5d2d2a16c180_0 .net "Cout", 0 0, L_0x5d2d2a79b1d0;  1 drivers
v0x5d2d2a16afe0_0 .net "sum", 0 0, L_0x5d2d2a79b160;  1 drivers
S_0x5d2d29f83930 .scope generate, "genAdder[2]" "genAdder[2]" 8 9, 8 9 0, S_0x5d2d29f993b0;
 .timescale -9 -12;
P_0x5d2d2a33ddd0 .param/l "i" 0 8 9, +C4<010>;
S_0x5d2d29f84de0 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d29f83930;
 .timescale -9 -12;
S_0x5d2d29f86290 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d29f84de0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a79b5b0 .udp UDP_sumOut, L_0x5d2d2a79b780, L_0x5d2d2a79b860, L_0x5d2d2a79b900;
L_0x5d2d2a79b620 .udp UDP_carryOut, L_0x5d2d2a79b780, L_0x5d2d2a79b860, L_0x5d2d2a79b900;
v0x5d2d2a16b3f0_0 .net "A", 0 0, L_0x5d2d2a79b780;  1 drivers
v0x5d2d2a16ce60_0 .net "B", 0 0, L_0x5d2d2a79b860;  1 drivers
v0x5d2d2a16e2a0_0 .net "Cin", 0 0, L_0x5d2d2a79b900;  1 drivers
v0x5d2d2a1669d0_0 .net "Cout", 0 0, L_0x5d2d2a79b620;  1 drivers
v0x5d2d2a165830_0 .net "sum", 0 0, L_0x5d2d2a79b5b0;  1 drivers
S_0x5d2d29f85a40 .scope generate, "genAdder[3]" "genAdder[3]" 8 9, 8 9 0, S_0x5d2d29f993b0;
 .timescale -9 -12;
P_0x5d2d2a310f80 .param/l "i" 0 8 9, +C4<011>;
S_0x5d2d29fb4a20 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d29f85a40;
 .timescale -9 -12;
S_0x5d2d29faf270 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d29fb4a20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a79ba40 .udp UDP_sumOut, L_0x5d2d2a79bc10, L_0x5d2d2a79bcb0, L_0x5d2d2a79bd50;
L_0x5d2d2a79bab0 .udp UDP_carryOut, L_0x5d2d2a79bc10, L_0x5d2d2a79bcb0, L_0x5d2d2a79bd50;
v0x5d2d2a165c40_0 .net "A", 0 0, L_0x5d2d2a79bc10;  1 drivers
v0x5d2d2a1676b0_0 .net "B", 0 0, L_0x5d2d2a79bcb0;  1 drivers
v0x5d2d2a168af0_0 .net "Cin", 0 0, L_0x5d2d2a79bd50;  1 drivers
v0x5d2d2a161220_0 .net "Cout", 0 0, L_0x5d2d2a79bab0;  1 drivers
v0x5d2d2a160080_0 .net "sum", 0 0, L_0x5d2d2a79ba40;  1 drivers
S_0x5d2d29fa9ac0 .scope generate, "genAdder[4]" "genAdder[4]" 8 9, 8 9 0, S_0x5d2d29f993b0;
 .timescale -9 -12;
P_0x5d2d2a31e150 .param/l "i" 0 8 9, +C4<0100>;
S_0x5d2d29f82480 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d29fa9ac0;
 .timescale -9 -12;
S_0x5d2d29f71040 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d29f82480;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a79bdf0 .udp UDP_sumOut, L_0x5d2d2a79bed0, L_0x5d2d2a79bfe0, L_0x5d2d2a79c080;
L_0x5d2d2a79be60 .udp UDP_carryOut, L_0x5d2d2a79bed0, L_0x5d2d2a79bfe0, L_0x5d2d2a79c080;
v0x5d2d2a160490_0 .net "A", 0 0, L_0x5d2d2a79bed0;  1 drivers
v0x5d2d2a161f00_0 .net "B", 0 0, L_0x5d2d2a79bfe0;  1 drivers
v0x5d2d2a163340_0 .net "Cin", 0 0, L_0x5d2d2a79c080;  1 drivers
v0x5d2d2a15ba70_0 .net "Cout", 0 0, L_0x5d2d2a79be60;  1 drivers
v0x5d2d2a15a8d0_0 .net "sum", 0 0, L_0x5d2d2a79bdf0;  1 drivers
S_0x5d2d29f6b890 .scope generate, "genAdder[5]" "genAdder[5]" 8 9, 8 9 0, S_0x5d2d29f993b0;
 .timescale -9 -12;
P_0x5d2d2a323900 .param/l "i" 0 8 9, +C4<0101>;
S_0x5d2d29f660e0 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d29f6b890;
 .timescale -9 -12;
S_0x5d2d29f60930 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d29f660e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a79bf70 .udp UDP_sumOut, L_0x5d2d2a79c2b0, L_0x5d2d2a79c350, L_0x5d2d2a79c480;
L_0x5d2d2a79c1a0 .udp UDP_carryOut, L_0x5d2d2a79c2b0, L_0x5d2d2a79c350, L_0x5d2d2a79c480;
v0x5d2d2a15ace0_0 .net "A", 0 0, L_0x5d2d2a79c2b0;  1 drivers
v0x5d2d2a15c750_0 .net "B", 0 0, L_0x5d2d2a79c350;  1 drivers
v0x5d2d2a15db90_0 .net "Cin", 0 0, L_0x5d2d2a79c480;  1 drivers
v0x5d2d2a1562c0_0 .net "Cout", 0 0, L_0x5d2d2a79c1a0;  1 drivers
v0x5d2d2a155120_0 .net "sum", 0 0, L_0x5d2d2a79bf70;  1 drivers
S_0x5d2d29f5b180 .scope generate, "genAdder[6]" "genAdder[6]" 8 9, 8 9 0, S_0x5d2d29f993b0;
 .timescale -9 -12;
P_0x5d2d2a3290b0 .param/l "i" 0 8 9, +C4<0110>;
S_0x5d2d29f7fc50 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d29f5b180;
 .timescale -9 -12;
S_0x5d2d29f80fd0 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d29f7fc50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a79c520 .udp UDP_sumOut, L_0x5d2d2a79c6f0, L_0x5d2d2a79c830, L_0x5d2d2a79c8d0;
L_0x5d2d2a79c590 .udp UDP_carryOut, L_0x5d2d2a79c6f0, L_0x5d2d2a79c830, L_0x5d2d2a79c8d0;
v0x5d2d2a155530_0 .net "A", 0 0, L_0x5d2d2a79c6f0;  1 drivers
v0x5d2d2a156fa0_0 .net "B", 0 0, L_0x5d2d2a79c830;  1 drivers
v0x5d2d2a1583e0_0 .net "Cin", 0 0, L_0x5d2d2a79c8d0;  1 drivers
v0x5d2d2a150a20_0 .net "Cout", 0 0, L_0x5d2d2a79c590;  1 drivers
v0x5d2d2a14f880_0 .net "sum", 0 0, L_0x5d2d2a79c520;  1 drivers
S_0x5d2d29f767f0 .scope generate, "genAdder[7]" "genAdder[7]" 8 9, 8 9 0, S_0x5d2d29f993b0;
 .timescale -9 -12;
P_0x5d2d2a32e860 .param/l "i" 0 8 9, +C4<0111>;
S_0x5d2d2a1b7ac0 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d29f767f0;
 .timescale -9 -12;
S_0x5d2d2a1b8f70 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a1b7ac0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a79ca20 .udp UDP_sumOut, L_0x5d2d2a79d2f0, L_0x5d2d2a79d390, L_0x5d2d2a79d610;
L_0x5d2d2a79ca90 .udp UDP_carryOut, L_0x5d2d2a79d2f0, L_0x5d2d2a79d390, L_0x5d2d2a79d610;
v0x5d2d2a14fc90_0 .net "A", 0 0, L_0x5d2d2a79d2f0;  1 drivers
v0x5d2d2a151700_0 .net "B", 0 0, L_0x5d2d2a79d390;  1 drivers
v0x5d2d2a152b40_0 .net "Cin", 0 0, L_0x5d2d2a79d610;  1 drivers
v0x5d2d2a153a00_0 .net "Cout", 0 0, L_0x5d2d2a79ca90;  1 drivers
v0x5d2d2a159a50_0 .net "sum", 0 0, L_0x5d2d2a79ca20;  1 drivers
S_0x5d2d2a1ba420 .scope module, "HybridAdderLayer1_3" "HybridAdder" 2 61, 3 1 0, S_0x5d2d2a3c7af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /OUTPUT 16 "sum";
    .port_info 3 /OUTPUT 1 "cout";
P_0x5d2d2a1855b0 .param/l "N1" 0 3 1, +C4<00000000000000000000000000001000>;
P_0x5d2d2a1855f0 .param/l "N2" 0 3 1, +C4<00000000000000000000000000001000>;
P_0x5d2d2a185630 .param/l "addOrSub" 0 3 1, +C4<00000000000000000000000000000000>;
v0x5d2d2a6df580_4 .array/port v0x5d2d2a6df580, 4;
v0x5d2d2a0ca2e0_0 .net "A", 15 0, v0x5d2d2a6df580_4;  1 drivers
v0x5d2d2a6df580_1 .array/port v0x5d2d2a6df580, 1;
v0x5d2d2a0cb720_0 .net "B", 15 0, v0x5d2d2a6df580_1;  1 drivers
v0x5d2d2a0c3e50_0 .net "cout", 0 0, L_0x5d2d2a7aa5e0;  1 drivers
v0x5d2d2a0c2cb0_0 .net "fn", 0 0, L_0x5d2d2a7a7770;  1 drivers
v0x5d2d2a0c30c0_0 .net "selectedB", 15 0, L_0x5d2d2a79dd20;  1 drivers
v0x5d2d2a0c4b30_0 .net "sum", 15 0, L_0x5d2d2a7aa7b0;  alias, 1 drivers
L_0x5d2d2a7a7b00 .part v0x5d2d2a6df580_4, 0, 8;
L_0x5d2d2a7a7ba0 .part L_0x5d2d2a79dd20, 0, 8;
L_0x5d2d2a7aa7b0 .concat8 [ 8 8 0 0], L_0x5d2d2a7a75e0, L_0x5d2d2a7aa520;
L_0x5d2d2a7aa8a0 .part v0x5d2d2a6df580_4, 8, 8;
L_0x5d2d2a7aa940 .part L_0x5d2d2a79dd20, 8, 8;
S_0x5d2d2a1bb8d0 .scope generate, "genblk1" "genblk1" 3 10, 3 10 0, S_0x5d2d2a1ba420;
 .timescale -9 -12;
L_0x5d2d2a79dd20 .functor BUFZ 16, v0x5d2d2a6df580_1, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x5d2d2a1bb080 .scope module, "nBitRcpa2Inst" "nBitRcpa2" 3 17, 4 1 0, S_0x5d2d2a1ba420;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /OUTPUT 8 "sum";
    .port_info 3 /OUTPUT 1 "fn";
P_0x5d2d2a331e90 .param/l "N" 0 4 1, +C4<00000000000000000000000000001000>;
v0x5d2d2a084300_0 .net "A", 7 0, L_0x5d2d2a7a7b00;  1 drivers
v0x5d2d2a084710_0 .net "B", 7 0, L_0x5d2d2a7a7ba0;  1 drivers
v0x5d2d2a086180_0 .net "F", 8 0, L_0x5d2d2a7a7930;  1 drivers
v0x5d2d2a0875c0_0 .net *"_ivl_85", 0 0, L_0x5d2d2a7a7840;  1 drivers
L_0x7347fc2c20f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d2d2a07fcf0_0 .net/2u *"_ivl_89", 0 0, L_0x7347fc2c20f0;  1 drivers
v0x5d2d2a07eb50_0 .net "carry", 8 0, L_0x5d2d2a7a7680;  1 drivers
v0x5d2d2a07ef60_0 .net "fn", 0 0, L_0x5d2d2a7a7770;  alias, 1 drivers
v0x5d2d2a0809d0_0 .net "sum", 7 0, L_0x5d2d2a7a75e0;  1 drivers
L_0x5d2d2a79e830 .part L_0x5d2d2a7a7b00, 7, 1;
L_0x5d2d2a79e8d0 .part L_0x5d2d2a7a7ba0, 7, 1;
L_0x5d2d2a79e970 .part L_0x5d2d2a7a7680, 8, 1;
L_0x5d2d2a79ea10 .part L_0x5d2d2a7a7930, 7, 1;
L_0x5d2d2a79f900 .part L_0x5d2d2a7a7b00, 6, 1;
L_0x5d2d2a79f9a0 .part L_0x5d2d2a7a7ba0, 6, 1;
L_0x5d2d2a79fad0 .part L_0x5d2d2a7a7680, 7, 1;
L_0x5d2d2a79fbc0 .part L_0x5d2d2a7a7930, 6, 1;
L_0x5d2d2a7a0ce0 .part L_0x5d2d2a7a7b00, 5, 1;
L_0x5d2d2a7a0d80 .part L_0x5d2d2a7a7ba0, 5, 1;
L_0x5d2d2a7a0e20 .part L_0x5d2d2a7a7680, 6, 1;
L_0x5d2d2a7a0ec0 .part L_0x5d2d2a7a7930, 5, 1;
L_0x5d2d2a7a1f30 .part L_0x5d2d2a7a7b00, 4, 1;
L_0x5d2d2a7a2060 .part L_0x5d2d2a7a7ba0, 4, 1;
L_0x5d2d2a7a2210 .part L_0x5d2d2a7a7680, 5, 1;
L_0x5d2d2a7a2340 .part L_0x5d2d2a7a7930, 4, 1;
L_0x5d2d2a7a3350 .part L_0x5d2d2a7a7b00, 3, 1;
L_0x5d2d2a7a33f0 .part L_0x5d2d2a7a7ba0, 3, 1;
L_0x5d2d2a7a3530 .part L_0x5d2d2a7a7680, 4, 1;
L_0x5d2d2a7a35d0 .part L_0x5d2d2a7a7930, 3, 1;
L_0x5d2d2a7a3490 .part L_0x5d2d2a7a7b00, 2, 1;
L_0x5d2d2a7a45f0 .part L_0x5d2d2a7a7ba0, 2, 1;
L_0x5d2d2a7a4750 .part L_0x5d2d2a7a7680, 3, 1;
L_0x5d2d2a7a47f0 .part L_0x5d2d2a7a7930, 2, 1;
L_0x5d2d2a7a5910 .part L_0x5d2d2a7a7b00, 1, 1;
L_0x5d2d2a7a59b0 .part L_0x5d2d2a7a7ba0, 1, 1;
L_0x5d2d2a7a5b30 .part L_0x5d2d2a7a7680, 2, 1;
L_0x5d2d2a7a5bd0 .part L_0x5d2d2a7a7930, 1, 1;
L_0x5d2d2a7a6d10 .part L_0x5d2d2a7a7b00, 0, 1;
L_0x5d2d2a7a6ec0 .part L_0x5d2d2a7a7ba0, 0, 1;
L_0x5d2d2a7a7170 .part L_0x5d2d2a7a7680, 1, 1;
L_0x5d2d2a7a7320 .part L_0x5d2d2a7a7930, 0, 1;
LS_0x5d2d2a7a75e0_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a7a68d0, L_0x5d2d2a7a54d0, L_0x5d2d2a7a41b0, L_0x5d2d2a7a2fb0;
LS_0x5d2d2a7a75e0_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a7a1af0, L_0x5d2d2a7a08c0, L_0x5d2d2a79f4c0, L_0x5d2d2a79e4b0;
L_0x5d2d2a7a75e0 .concat8 [ 4 4 0 0], LS_0x5d2d2a7a75e0_0_0, LS_0x5d2d2a7a75e0_0_4;
LS_0x5d2d2a7a7680_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a7a6b80, L_0x5d2d2a7a5780, L_0x5d2d2a7a4460, L_0x5d2d2a7a3210;
LS_0x5d2d2a7a7680_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a7a1da0, L_0x5d2d2a7a0b50, L_0x5d2d2a79f770, L_0x5d2d2a79e6e0;
LS_0x5d2d2a7a7680_0_8 .concat8 [ 1 0 0 0], L_0x5d2d2a7a7840;
L_0x5d2d2a7a7680 .concat8 [ 4 4 1 0], LS_0x5d2d2a7a7680_0_0, LS_0x5d2d2a7a7680_0_4, LS_0x5d2d2a7a7680_0_8;
L_0x5d2d2a7a7840 .part L_0x5d2d2a7a7930, 8, 1;
LS_0x5d2d2a7a7930_0_0 .concat8 [ 1 1 1 1], L_0x7347fc2c20f0, L_0x5d2d2a7a5fc0, L_0x5d2d2a7a4bc0, L_0x5d2d2a7a38f0;
LS_0x5d2d2a7a7930_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a7a26f0, L_0x5d2d2a7a1230, L_0x5d2d2a79ff60, L_0x5d2d2a79ecb0;
LS_0x5d2d2a7a7930_0_8 .concat8 [ 1 0 0 0], L_0x5d2d2a79de70;
L_0x5d2d2a7a7930 .concat8 [ 4 4 1 0], LS_0x5d2d2a7a7930_0_0, LS_0x5d2d2a7a7930_0_4, LS_0x5d2d2a7a7930_0_8;
L_0x5d2d2a7a7770 .part L_0x5d2d2a7a7930, 8, 1;
S_0x5d2d2a196e00 .scope generate, "rcpa2Loop[0]" "rcpa2Loop[0]" 4 16, 4 16 0, S_0x5d2d2a1bb080;
 .timescale -9 -12;
P_0x5d2d2a3368f0 .param/l "i" 0 4 16, +C4<00>;
S_0x5d2d29f7bfa0 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a196e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a18ee90_0 .net "Y", 0 0, L_0x5d2d2a7a6650;  1 drivers
v0x5d2d2a1902d0_0 .net "a", 0 0, L_0x5d2d2a7a6d10;  1 drivers
v0x5d2d2a188910_0 .net "b", 0 0, L_0x5d2d2a7a6ec0;  1 drivers
v0x5d2d2a187770_0 .net "cIn", 0 0, L_0x5d2d2a7a7170;  1 drivers
v0x5d2d2a187b80_0 .net "cOut", 0 0, L_0x5d2d2a7a6b80;  1 drivers
v0x5d2d2a1895f0_0 .net "fIn", 0 0, L_0x5d2d2a7a7320;  1 drivers
v0x5d2d2a18aa30_0 .net "fOut", 0 0, L_0x5d2d2a7a5fc0;  1 drivers
v0x5d2d2a18b8f0_0 .net "notCIn", 0 0, L_0x5d2d2a7a6100;  1 drivers
v0x5d2d2a191940_0 .net "notCOut", 0 0, L_0x5d2d2a7a6af0;  1 drivers
v0x5d2d2a19c8a0_0 .net "notFIn", 0 0, L_0x5d2d2a7a66e0;  1 drivers
v0x5d2d2a1a2050_0 .net "notFOut", 0 0, L_0x5d2d2a7a5f30;  1 drivers
v0x5d2d2a1a7800_0 .net "s", 0 0, L_0x5d2d2a7a68d0;  1 drivers
S_0x5d2d2a1b6610 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d29f7bfa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a1a8a90_0 .net "a", 0 0, L_0x5d2d2a7a6d10;  alias, 1 drivers
v0x5d2d2a1aa500_0 .net "b", 0 0, L_0x5d2d2a7a6ec0;  alias, 1 drivers
v0x5d2d2a1ab940_0 .net "c", 0 0, L_0x5d2d2a7a6100;  alias, 1 drivers
v0x5d2d2a1a4070_0 .net "node1", 0 0, L_0x5d2d2a7a62f0;  1 drivers
v0x5d2d2a1a2ed0_0 .net "node2", 0 0, L_0x5d2d2a7a63d0;  1 drivers
v0x5d2d2a1a32e0_0 .net "out", 0 0, L_0x5d2d2a7a6650;  alias, 1 drivers
S_0x5d2d2a1ac080 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a1b6610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7a6510 .functor AND 1, L_0x5d2d2a7a63d0, L_0x5d2d2a7a6100, C4<1>, C4<1>;
L_0x5d2d2a7a6650 .functor NOT 1, L_0x5d2d2a7a6510, C4<0>, C4<0>, C4<0>;
v0x5d2d2a17b760_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7a6510;  1 drivers
v0x5d2d2a185fc0_0 .net "a", 0 0, L_0x5d2d2a7a63d0;  alias, 1 drivers
v0x5d2d2a17bb20_0 .net "b", 0 0, L_0x5d2d2a7a6100;  alias, 1 drivers
v0x5d2d2a1aefd0_0 .net "out", 0 0, L_0x5d2d2a7a6650;  alias, 1 drivers
S_0x5d2d2a1a68d0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a1b6610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7a6240 .functor OR 1, L_0x5d2d2a7a6d10, L_0x5d2d2a7a6ec0, C4<0>, C4<0>;
L_0x5d2d2a7a62f0 .functor NOT 1, L_0x5d2d2a7a6240, C4<0>, C4<0>, C4<0>;
v0x5d2d2a1ade30_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7a6240;  1 drivers
v0x5d2d2a1ae240_0 .net "a", 0 0, L_0x5d2d2a7a6d10;  alias, 1 drivers
v0x5d2d2a1afcb0_0 .net "b", 0 0, L_0x5d2d2a7a6ec0;  alias, 1 drivers
v0x5d2d2a1b10f0_0 .net "out", 0 0, L_0x5d2d2a7a62f0;  alias, 1 drivers
S_0x5d2d2a1a1120 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a1b6610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7a63d0 .functor NOT 1, L_0x5d2d2a7a62f0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a1a9820_0 .net "a", 0 0, L_0x5d2d2a7a62f0;  alias, 1 drivers
v0x5d2d2a1a8680_0 .net "out", 0 0, L_0x5d2d2a7a63d0;  alias, 1 drivers
S_0x5d2d2a19b970 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d29f7bfa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7a5d60 .functor AND 1, L_0x5d2d2a7a6d10, L_0x5d2d2a7a6ec0, C4<1>, C4<1>;
L_0x5d2d2a7a5f30 .functor NOT 1, L_0x5d2d2a7a5d60, C4<0>, C4<0>, C4<0>;
v0x5d2d2a1a4d50_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7a5d60;  1 drivers
v0x5d2d2a1a6190_0 .net "a", 0 0, L_0x5d2d2a7a6d10;  alias, 1 drivers
v0x5d2d2a19e8c0_0 .net "b", 0 0, L_0x5d2d2a7a6ec0;  alias, 1 drivers
v0x5d2d2a19d720_0 .net "out", 0 0, L_0x5d2d2a7a5f30;  alias, 1 drivers
S_0x5d2d2a1961c0 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d29f7bfa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7a6790 .functor AND 1, L_0x5d2d2a7a66e0, L_0x5d2d2a7a6650, C4<1>, C4<1>;
L_0x5d2d2a7a68d0 .functor NOT 1, L_0x5d2d2a7a6790, C4<0>, C4<0>, C4<0>;
v0x5d2d2a19db30_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7a6790;  1 drivers
v0x5d2d2a19f5a0_0 .net "a", 0 0, L_0x5d2d2a7a66e0;  alias, 1 drivers
v0x5d2d2a1a09e0_0 .net "b", 0 0, L_0x5d2d2a7a6650;  alias, 1 drivers
v0x5d2d2a199110_0 .net "out", 0 0, L_0x5d2d2a7a68d0;  alias, 1 drivers
S_0x5d2d2a190a10 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d29f7bfa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7a69b0 .functor AND 1, L_0x5d2d2a7a7320, L_0x5d2d2a7a6650, C4<1>, C4<1>;
L_0x5d2d2a7a6af0 .functor NOT 1, L_0x5d2d2a7a69b0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a197f70_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7a69b0;  1 drivers
v0x5d2d2a198380_0 .net "a", 0 0, L_0x5d2d2a7a7320;  alias, 1 drivers
v0x5d2d2a199df0_0 .net "b", 0 0, L_0x5d2d2a7a6650;  alias, 1 drivers
v0x5d2d2a19b230_0 .net "out", 0 0, L_0x5d2d2a7a6af0;  alias, 1 drivers
S_0x5d2d2a1b5290 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d29f7bfa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7a5fc0 .functor NOT 1, L_0x5d2d2a7a5f30, C4<0>, C4<0>, C4<0>;
v0x5d2d2a193960_0 .net "a", 0 0, L_0x5d2d2a7a5f30;  alias, 1 drivers
v0x5d2d2a1927c0_0 .net "out", 0 0, L_0x5d2d2a7a5fc0;  alias, 1 drivers
S_0x5d2d2a1b1830 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d29f7bfa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7a6100 .functor NOT 1, L_0x5d2d2a7a7170, C4<0>, C4<0>, C4<0>;
v0x5d2d2a192bd0_0 .net "a", 0 0, L_0x5d2d2a7a7170;  alias, 1 drivers
v0x5d2d2a194640_0 .net "out", 0 0, L_0x5d2d2a7a6100;  alias, 1 drivers
S_0x5d2d2a17d310 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d29f7bfa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7a66e0 .functor NOT 1, L_0x5d2d2a7a7320, C4<0>, C4<0>, C4<0>;
v0x5d2d2a195a80_0 .net "a", 0 0, L_0x5d2d2a7a7320;  alias, 1 drivers
v0x5d2d2a18e1b0_0 .net "out", 0 0, L_0x5d2d2a7a66e0;  alias, 1 drivers
S_0x5d2d2a17e690 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d29f7bfa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7a6b80 .functor NOT 1, L_0x5d2d2a7a6af0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a18d010_0 .net "a", 0 0, L_0x5d2d2a7a6af0;  alias, 1 drivers
v0x5d2d2a18d420_0 .net "out", 0 0, L_0x5d2d2a7a6b80;  alias, 1 drivers
S_0x5d2d2a17fb40 .scope generate, "rcpa2Loop[1]" "rcpa2Loop[1]" 4 16, 4 16 0, S_0x5d2d2a1bb080;
 .timescale -9 -12;
P_0x5d2d2a2e23b0 .param/l "i" 0 4 16, +C4<01>;
S_0x5d2d2a180ff0 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a17fb40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d29f62af0_0 .net "Y", 0 0, L_0x5d2d2a7a5250;  1 drivers
v0x5d2d29f64560_0 .net "a", 0 0, L_0x5d2d2a7a5910;  1 drivers
v0x5d2d29f659a0_0 .net "b", 0 0, L_0x5d2d2a7a59b0;  1 drivers
v0x5d2d29f5e0d0_0 .net "cIn", 0 0, L_0x5d2d2a7a5b30;  1 drivers
v0x5d2d29f5cf30_0 .net "cOut", 0 0, L_0x5d2d2a7a5780;  1 drivers
v0x5d2d29f5d340_0 .net "fIn", 0 0, L_0x5d2d2a7a5bd0;  1 drivers
v0x5d2d29f5edb0_0 .net "fOut", 0 0, L_0x5d2d2a7a4bc0;  1 drivers
v0x5d2d29f601f0_0 .net "notCIn", 0 0, L_0x5d2d2a7a4d00;  1 drivers
v0x5d2d29f58920_0 .net "notCOut", 0 0, L_0x5d2d2a7a56f0;  1 drivers
v0x5d2d29f57780_0 .net "notFIn", 0 0, L_0x5d2d2a7a52e0;  1 drivers
v0x5d2d29f57b90_0 .net "notFOut", 0 0, L_0x5d2d2a7a4b30;  1 drivers
v0x5d2d29f59600_0 .net "s", 0 0, L_0x5d2d2a7a54d0;  1 drivers
S_0x5d2d2a1824a0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a180ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a1b3690_0 .net "a", 0 0, L_0x5d2d2a7a5910;  alias, 1 drivers
v0x5d2d2a1bdf40_0 .net "b", 0 0, L_0x5d2d2a7a59b0;  alias, 1 drivers
v0x5d2d2a1b38d0_0 .net "c", 0 0, L_0x5d2d2a7a4d00;  alias, 1 drivers
v0x5d2d2a1b3a80_0 .net "node1", 0 0, L_0x5d2d2a7a4ef0;  1 drivers
v0x5d2d29f79740_0 .net "node2", 0 0, L_0x5d2d2a7a4fd0;  1 drivers
v0x5d2d29f785a0_0 .net "out", 0 0, L_0x5d2d2a7a5250;  alias, 1 drivers
S_0x5d2d2a183950 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a1824a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7a5110 .functor AND 1, L_0x5d2d2a7a4fd0, L_0x5d2d2a7a4d00, C4<1>, C4<1>;
L_0x5d2d2a7a5250 .functor NOT 1, L_0x5d2d2a7a5110, C4<0>, C4<0>, C4<0>;
v0x5d2d2a1acfb0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7a5110;  1 drivers
v0x5d2d2a1b2760_0 .net "a", 0 0, L_0x5d2d2a7a4fd0;  alias, 1 drivers
v0x5d2d2a1b2c60_0 .net "b", 0 0, L_0x5d2d2a7a4d00;  alias, 1 drivers
v0x5d2d2a1b5920_0 .net "out", 0 0, L_0x5d2d2a7a5250;  alias, 1 drivers
S_0x5d2d2a183100 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a1824a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7a4e40 .functor OR 1, L_0x5d2d2a7a5910, L_0x5d2d2a7a59b0, C4<0>, C4<0>;
L_0x5d2d2a7a4ef0 .functor NOT 1, L_0x5d2d2a7a4e40, C4<0>, C4<0>, C4<0>;
v0x5d2d2a1b6d40_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7a4e40;  1 drivers
v0x5d2d2a1b81f0_0 .net "a", 0 0, L_0x5d2d2a7a5910;  alias, 1 drivers
v0x5d2d2a1b96a0_0 .net "b", 0 0, L_0x5d2d2a7a59b0;  alias, 1 drivers
v0x5d2d2a1bab50_0 .net "out", 0 0, L_0x5d2d2a7a4ef0;  alias, 1 drivers
S_0x5d2d2a158b20 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a1824a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7a4fd0 .functor NOT 1, L_0x5d2d2a7a4ef0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a1bc000_0 .net "a", 0 0, L_0x5d2d2a7a4ef0;  alias, 1 drivers
v0x5d2d2a1bd530_0 .net "out", 0 0, L_0x5d2d2a7a4fd0;  alias, 1 drivers
S_0x5d2d2a1277a0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a180ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7a4960 .functor AND 1, L_0x5d2d2a7a5910, L_0x5d2d2a7a59b0, C4<1>, C4<1>;
L_0x5d2d2a7a4b30 .functor NOT 1, L_0x5d2d2a7a4960, C4<0>, C4<0>, C4<0>;
v0x5d2d29f789b0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7a4960;  1 drivers
v0x5d2d29f7a420_0 .net "a", 0 0, L_0x5d2d2a7a5910;  alias, 1 drivers
v0x5d2d29f7b860_0 .net "b", 0 0, L_0x5d2d2a7a59b0;  alias, 1 drivers
v0x5d2d29f73f90_0 .net "out", 0 0, L_0x5d2d2a7a4b30;  alias, 1 drivers
S_0x5d2d2a179940 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a180ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7a5390 .functor AND 1, L_0x5d2d2a7a52e0, L_0x5d2d2a7a5250, C4<1>, C4<1>;
L_0x5d2d2a7a54d0 .functor NOT 1, L_0x5d2d2a7a5390, C4<0>, C4<0>, C4<0>;
v0x5d2d29f72df0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7a5390;  1 drivers
v0x5d2d29f73200_0 .net "a", 0 0, L_0x5d2d2a7a52e0;  alias, 1 drivers
v0x5d2d29f74c70_0 .net "b", 0 0, L_0x5d2d2a7a5250;  alias, 1 drivers
v0x5d2d29f760b0_0 .net "out", 0 0, L_0x5d2d2a7a54d0;  alias, 1 drivers
S_0x5d2d2a174190 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a180ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7a55b0 .functor AND 1, L_0x5d2d2a7a5bd0, L_0x5d2d2a7a5250, C4<1>, C4<1>;
L_0x5d2d2a7a56f0 .functor NOT 1, L_0x5d2d2a7a55b0, C4<0>, C4<0>, C4<0>;
v0x5d2d29f6e7e0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7a55b0;  1 drivers
v0x5d2d29f6d640_0 .net "a", 0 0, L_0x5d2d2a7a5bd0;  alias, 1 drivers
v0x5d2d29f6da50_0 .net "b", 0 0, L_0x5d2d2a7a5250;  alias, 1 drivers
v0x5d2d29f6f4c0_0 .net "out", 0 0, L_0x5d2d2a7a56f0;  alias, 1 drivers
S_0x5d2d2a16e9e0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a180ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7a4bc0 .functor NOT 1, L_0x5d2d2a7a4b30, C4<0>, C4<0>, C4<0>;
v0x5d2d29f70900_0 .net "a", 0 0, L_0x5d2d2a7a4b30;  alias, 1 drivers
v0x5d2d29f69030_0 .net "out", 0 0, L_0x5d2d2a7a4bc0;  alias, 1 drivers
S_0x5d2d2a169230 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a180ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7a4d00 .functor NOT 1, L_0x5d2d2a7a5b30, C4<0>, C4<0>, C4<0>;
v0x5d2d29f67e90_0 .net "a", 0 0, L_0x5d2d2a7a5b30;  alias, 1 drivers
v0x5d2d29f682a0_0 .net "out", 0 0, L_0x5d2d2a7a4d00;  alias, 1 drivers
S_0x5d2d2a163a80 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a180ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7a52e0 .functor NOT 1, L_0x5d2d2a7a5bd0, C4<0>, C4<0>, C4<0>;
v0x5d2d29f69d10_0 .net "a", 0 0, L_0x5d2d2a7a5bd0;  alias, 1 drivers
v0x5d2d29f6b150_0 .net "out", 0 0, L_0x5d2d2a7a52e0;  alias, 1 drivers
S_0x5d2d2a15e2d0 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a180ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7a5780 .functor NOT 1, L_0x5d2d2a7a56f0, C4<0>, C4<0>, C4<0>;
v0x5d2d29f63880_0 .net "a", 0 0, L_0x5d2d2a7a56f0;  alias, 1 drivers
v0x5d2d29f626e0_0 .net "out", 0 0, L_0x5d2d2a7a5780;  alias, 1 drivers
S_0x5d2d2a14ba20 .scope generate, "rcpa2Loop[2]" "rcpa2Loop[2]" 4 16, 4 16 0, S_0x5d2d2a1bb080;
 .timescale -9 -12;
P_0x5d2d2a2ff890 .param/l "i" 0 4 16, +C4<010>;
S_0x5d2d2a1213b0 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a14ba20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d29fad6f0_0 .net "Y", 0 0, L_0x5d2d2a7a3f30;  1 drivers
v0x5d2d29faeb30_0 .net "a", 0 0, L_0x5d2d2a7a3490;  1 drivers
v0x5d2d29fa7260_0 .net "b", 0 0, L_0x5d2d2a7a45f0;  1 drivers
v0x5d2d29fa60c0_0 .net "cIn", 0 0, L_0x5d2d2a7a4750;  1 drivers
v0x5d2d29fa64d0_0 .net "cOut", 0 0, L_0x5d2d2a7a4460;  1 drivers
v0x5d2d29fa7f40_0 .net "fIn", 0 0, L_0x5d2d2a7a47f0;  1 drivers
v0x5d2d29fa9380_0 .net "fOut", 0 0, L_0x5d2d2a7a38f0;  1 drivers
v0x5d2d29fa1ab0_0 .net "notCIn", 0 0, L_0x5d2d2a7a3a30;  1 drivers
v0x5d2d29fa0910_0 .net "notCOut", 0 0, L_0x5d2d2a7a43d0;  1 drivers
v0x5d2d29fa0d20_0 .net "notFIn", 0 0, L_0x5d2d2a7a3fc0;  1 drivers
v0x5d2d29fa2790_0 .net "notFOut", 0 0, L_0x5d2d2a7a3860;  1 drivers
v0x5d2d29fa3bd0_0 .net "s", 0 0, L_0x5d2d2a7a41b0;  1 drivers
S_0x5d2d2a145c30 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a1213b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d29f71f70_0 .net "a", 0 0, L_0x5d2d2a7a3490;  alias, 1 drivers
v0x5d2d29f568d0_0 .net "b", 0 0, L_0x5d2d2a7a45f0;  alias, 1 drivers
v0x5d2d29f77720_0 .net "c", 0 0, L_0x5d2d2a7a3a30;  alias, 1 drivers
v0x5d2d29f7ced0_0 .net "node1", 0 0, L_0x5d2d2a7a3c20;  1 drivers
v0x5d2d29f7d4f0_0 .net "node2", 0 0, L_0x5d2d2a7a3cb0;  1 drivers
v0x5d2d29f802e0_0 .net "out", 0 0, L_0x5d2d2a7a3f30;  alias, 1 drivers
S_0x5d2d2a146fb0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a145c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7a3df0 .functor AND 1, L_0x5d2d2a7a3cb0, L_0x5d2d2a7a3a30, C4<1>, C4<1>;
L_0x5d2d2a7a3f30 .functor NOT 1, L_0x5d2d2a7a3df0, C4<0>, C4<0>, C4<0>;
v0x5d2d29f53080_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7a3df0;  1 drivers
v0x5d2d29f51ee0_0 .net "a", 0 0, L_0x5d2d2a7a3cb0;  alias, 1 drivers
v0x5d2d29f522f0_0 .net "b", 0 0, L_0x5d2d2a7a3a30;  alias, 1 drivers
v0x5d2d29f53d60_0 .net "out", 0 0, L_0x5d2d2a7a3f30;  alias, 1 drivers
S_0x5d2d2a148460 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a145c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7a3b70 .functor OR 1, L_0x5d2d2a7a3490, L_0x5d2d2a7a45f0, C4<0>, C4<0>;
L_0x5d2d2a7a3c20 .functor NOT 1, L_0x5d2d2a7a3b70, C4<0>, C4<0>, C4<0>;
v0x5d2d29f551a0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7a3b70;  1 drivers
v0x5d2d29f56060_0 .net "a", 0 0, L_0x5d2d2a7a3490;  alias, 1 drivers
v0x5d2d29f5c0b0_0 .net "b", 0 0, L_0x5d2d2a7a45f0;  alias, 1 drivers
v0x5d2d29f61860_0 .net "out", 0 0, L_0x5d2d2a7a3c20;  alias, 1 drivers
S_0x5d2d2a149910 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a145c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7a3cb0 .functor NOT 1, L_0x5d2d2a7a3c20, C4<0>, C4<0>, C4<0>;
v0x5d2d29f67010_0 .net "a", 0 0, L_0x5d2d2a7a3c20;  alias, 1 drivers
v0x5d2d29f6c7c0_0 .net "out", 0 0, L_0x5d2d2a7a3cb0;  alias, 1 drivers
S_0x5d2d2a14adc0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a1213b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7a3720 .functor AND 1, L_0x5d2d2a7a3490, L_0x5d2d2a7a45f0, C4<1>, C4<1>;
L_0x5d2d2a7a3860 .functor NOT 1, L_0x5d2d2a7a3720, C4<0>, C4<0>, C4<0>;
v0x5d2d29f81700_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7a3720;  1 drivers
v0x5d2d29f82bb0_0 .net "a", 0 0, L_0x5d2d2a7a3490;  alias, 1 drivers
v0x5d2d29f84060_0 .net "b", 0 0, L_0x5d2d2a7a45f0;  alias, 1 drivers
v0x5d2d29f85510_0 .net "out", 0 0, L_0x5d2d2a7a3860;  alias, 1 drivers
S_0x5d2d2a14c270 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a1213b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7a4070 .functor AND 1, L_0x5d2d2a7a3fc0, L_0x5d2d2a7a3f30, C4<1>, C4<1>;
L_0x5d2d2a7a41b0 .functor NOT 1, L_0x5d2d2a7a4070, C4<0>, C4<0>, C4<0>;
v0x5d2d29f869c0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7a4070;  1 drivers
v0x5d2d29f87ef0_0 .net "a", 0 0, L_0x5d2d2a7a3fc0;  alias, 1 drivers
v0x5d2d29f880a0_0 .net "b", 0 0, L_0x5d2d2a7a3f30;  alias, 1 drivers
v0x5d2d29f7e040_0 .net "out", 0 0, L_0x5d2d2a7a41b0;  alias, 1 drivers
S_0x5d2d2a126b60 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a1213b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7a4290 .functor AND 1, L_0x5d2d2a7a47f0, L_0x5d2d2a7a3f30, C4<1>, C4<1>;
L_0x5d2d2a7a43d0 .functor NOT 1, L_0x5d2d2a7a4290, C4<0>, C4<0>, C4<0>;
v0x5d2d29f88900_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7a4290;  1 drivers
v0x5d2d29f88b40_0 .net "a", 0 0, L_0x5d2d2a7a47f0;  alias, 1 drivers
v0x5d2d29f7e280_0 .net "b", 0 0, L_0x5d2d2a7a3f30;  alias, 1 drivers
v0x5d2d29f7e460_0 .net "out", 0 0, L_0x5d2d2a7a43d0;  alias, 1 drivers
S_0x5d2d29f4cf10 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a1213b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7a38f0 .functor NOT 1, L_0x5d2d2a7a3860, C4<0>, C4<0>, C4<0>;
v0x5d2d29fb21c0_0 .net "a", 0 0, L_0x5d2d2a7a3860;  alias, 1 drivers
v0x5d2d29fb1020_0 .net "out", 0 0, L_0x5d2d2a7a38f0;  alias, 1 drivers
S_0x5d2d29f4c6c0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a1213b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7a3a30 .functor NOT 1, L_0x5d2d2a7a4750, C4<0>, C4<0>, C4<0>;
v0x5d2d29fb1430_0 .net "a", 0 0, L_0x5d2d2a7a4750;  alias, 1 drivers
v0x5d2d29fb2ea0_0 .net "out", 0 0, L_0x5d2d2a7a3a30;  alias, 1 drivers
S_0x5d2d2a1421d0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a1213b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7a3fc0 .functor NOT 1, L_0x5d2d2a7a47f0, C4<0>, C4<0>, C4<0>;
v0x5d2d29fb42e0_0 .net "a", 0 0, L_0x5d2d2a7a47f0;  alias, 1 drivers
v0x5d2d29faca10_0 .net "out", 0 0, L_0x5d2d2a7a3fc0;  alias, 1 drivers
S_0x5d2d2a13ca20 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a1213b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7a4460 .functor NOT 1, L_0x5d2d2a7a43d0, C4<0>, C4<0>, C4<0>;
v0x5d2d29fab870_0 .net "a", 0 0, L_0x5d2d2a7a43d0;  alias, 1 drivers
v0x5d2d29fabc80_0 .net "out", 0 0, L_0x5d2d2a7a4460;  alias, 1 drivers
S_0x5d2d2a137270 .scope generate, "rcpa2Loop[3]" "rcpa2Loop[3]" 4 16, 4 16 0, S_0x5d2d2a1bb080;
 .timescale -9 -12;
P_0x5d2d2a2a9340 .param/l "i" 0 4 16, +C4<011>;
S_0x5d2d2a131ac0 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a137270;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d29fc0a90_0 .net "Y", 0 0, L_0x5d2d2a7a2d30;  1 drivers
v0x5d2d29fb6a30_0 .net "a", 0 0, L_0x5d2d2a7a3350;  1 drivers
v0x5d2d29fc12f0_0 .net "b", 0 0, L_0x5d2d2a7a33f0;  1 drivers
v0x5d2d29fc1530_0 .net "cIn", 0 0, L_0x5d2d2a7a3530;  1 drivers
v0x5d2d29fb6c70_0 .net "cOut", 0 0, L_0x5d2d2a7a3210;  1 drivers
v0x5d2d29fb6e50_0 .net "fIn", 0 0, L_0x5d2d2a7a35d0;  1 drivers
v0x5d2d29feb4b0_0 .net "fOut", 0 0, L_0x5d2d2a7a26f0;  1 drivers
v0x5d2d29fea310_0 .net "notCIn", 0 0, L_0x5d2d2a7a2830;  1 drivers
v0x5d2d29fea720_0 .net "notCOut", 0 0, L_0x5d2d2a7a3180;  1 drivers
v0x5d2d29fec190_0 .net "notFIn", 0 0, L_0x5d2d2a7a2dc0;  1 drivers
v0x5d2d29fed5d0_0 .net "notFOut", 0 0, L_0x5d2d2a7a2660;  1 drivers
v0x5d2d29fe5d00_0 .net "s", 0 0, L_0x5d2d2a7a2fb0;  1 drivers
S_0x5d2d2a12c310 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a131ac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d29f90200_0 .net "a", 0 0, L_0x5d2d2a7a3350;  alias, 1 drivers
v0x5d2d29f90610_0 .net "b", 0 0, L_0x5d2d2a7a33f0;  alias, 1 drivers
v0x5d2d29f92080_0 .net "c", 0 0, L_0x5d2d2a7a2830;  alias, 1 drivers
v0x5d2d29f934c0_0 .net "node1", 0 0, L_0x5d2d2a7a2a20;  1 drivers
v0x5d2d29f8bb00_0 .net "node2", 0 0, L_0x5d2d2a7a2ab0;  1 drivers
v0x5d2d29f8a960_0 .net "out", 0 0, L_0x5d2d2a7a2d30;  alias, 1 drivers
S_0x5d2d29f4ba60 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a12c310;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7a2bf0 .functor AND 1, L_0x5d2d2a7a2ab0, L_0x5d2d2a7a2830, C4<1>, C4<1>;
L_0x5d2d2a7a2d30 .functor NOT 1, L_0x5d2d2a7a2bf0, C4<0>, C4<0>, C4<0>;
v0x5d2d29f9b160_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7a2bf0;  1 drivers
v0x5d2d29f9b570_0 .net "a", 0 0, L_0x5d2d2a7a2ab0;  alias, 1 drivers
v0x5d2d29f9cfe0_0 .net "b", 0 0, L_0x5d2d2a7a2830;  alias, 1 drivers
v0x5d2d29f9e420_0 .net "out", 0 0, L_0x5d2d2a7a2d30;  alias, 1 drivers
S_0x5d2d29f2ce80 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a12c310;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7a2970 .functor OR 1, L_0x5d2d2a7a3350, L_0x5d2d2a7a33f0, C4<0>, C4<0>;
L_0x5d2d2a7a2a20 .functor NOT 1, L_0x5d2d2a7a2970, C4<0>, C4<0>, C4<0>;
v0x5d2d29f96b50_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7a2970;  1 drivers
v0x5d2d29f959b0_0 .net "a", 0 0, L_0x5d2d2a7a3350;  alias, 1 drivers
v0x5d2d29f95dc0_0 .net "b", 0 0, L_0x5d2d2a7a33f0;  alias, 1 drivers
v0x5d2d29f97830_0 .net "out", 0 0, L_0x5d2d2a7a2a20;  alias, 1 drivers
S_0x5d2d29f276d0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a12c310;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7a2ab0 .functor NOT 1, L_0x5d2d2a7a2a20, C4<0>, C4<0>, C4<0>;
v0x5d2d29f98c70_0 .net "a", 0 0, L_0x5d2d2a7a2a20;  alias, 1 drivers
v0x5d2d29f913a0_0 .net "out", 0 0, L_0x5d2d2a7a2ab0;  alias, 1 drivers
S_0x5d2d29f21f20 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a131ac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7a0f60 .functor AND 1, L_0x5d2d2a7a3350, L_0x5d2d2a7a33f0, C4<1>, C4<1>;
L_0x5d2d2a7a2660 .functor NOT 1, L_0x5d2d2a7a0f60, C4<0>, C4<0>, C4<0>;
v0x5d2d29f8ad70_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7a0f60;  1 drivers
v0x5d2d29f8c7e0_0 .net "a", 0 0, L_0x5d2d2a7a3350;  alias, 1 drivers
v0x5d2d29f8dc20_0 .net "b", 0 0, L_0x5d2d2a7a33f0;  alias, 1 drivers
v0x5d2d29f8eae0_0 .net "out", 0 0, L_0x5d2d2a7a2660;  alias, 1 drivers
S_0x5d2d29f468d0 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a131ac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7a2e70 .functor AND 1, L_0x5d2d2a7a2dc0, L_0x5d2d2a7a2d30, C4<1>, C4<1>;
L_0x5d2d2a7a2fb0 .functor NOT 1, L_0x5d2d2a7a2e70, C4<0>, C4<0>, C4<0>;
v0x5d2d29f94b30_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7a2e70;  1 drivers
v0x5d2d29f9a2e0_0 .net "a", 0 0, L_0x5d2d2a7a2dc0;  alias, 1 drivers
v0x5d2d29f9fa90_0 .net "b", 0 0, L_0x5d2d2a7a2d30;  alias, 1 drivers
v0x5d2d29fa5240_0 .net "out", 0 0, L_0x5d2d2a7a2fb0;  alias, 1 drivers
S_0x5d2d29f47c50 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a131ac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7a3040 .functor AND 1, L_0x5d2d2a7a35d0, L_0x5d2d2a7a2d30, C4<1>, C4<1>;
L_0x5d2d2a7a3180 .functor NOT 1, L_0x5d2d2a7a3040, C4<0>, C4<0>, C4<0>;
v0x5d2d29faa9f0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7a3040;  1 drivers
v0x5d2d29f8f350_0 .net "a", 0 0, L_0x5d2d2a7a35d0;  alias, 1 drivers
v0x5d2d29fb01a0_0 .net "b", 0 0, L_0x5d2d2a7a2d30;  alias, 1 drivers
v0x5d2d29fb5950_0 .net "out", 0 0, L_0x5d2d2a7a3180;  alias, 1 drivers
S_0x5d2d29f49100 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a131ac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7a26f0 .functor NOT 1, L_0x5d2d2a7a2660, C4<0>, C4<0>, C4<0>;
v0x5d2d29fb5ee0_0 .net "a", 0 0, L_0x5d2d2a7a2660;  alias, 1 drivers
v0x5d2d29fb8cd0_0 .net "out", 0 0, L_0x5d2d2a7a26f0;  alias, 1 drivers
S_0x5d2d29f4a5b0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a131ac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7a2830 .functor NOT 1, L_0x5d2d2a7a3530, C4<0>, C4<0>, C4<0>;
v0x5d2d29fba0f0_0 .net "a", 0 0, L_0x5d2d2a7a3530;  alias, 1 drivers
v0x5d2d29fbb5a0_0 .net "out", 0 0, L_0x5d2d2a7a2830;  alias, 1 drivers
S_0x5d2d29f32630 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a131ac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7a2dc0 .functor NOT 1, L_0x5d2d2a7a35d0, C4<0>, C4<0>, C4<0>;
v0x5d2d29fbca50_0 .net "a", 0 0, L_0x5d2d2a7a35d0;  alias, 1 drivers
v0x5d2d29fbdf00_0 .net "out", 0 0, L_0x5d2d2a7a2dc0;  alias, 1 drivers
S_0x5d2d29f12dd0 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a131ac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7a3210 .functor NOT 1, L_0x5d2d2a7a3180, C4<0>, C4<0>, C4<0>;
v0x5d2d29fbf3b0_0 .net "a", 0 0, L_0x5d2d2a7a3180;  alias, 1 drivers
v0x5d2d29fc08e0_0 .net "out", 0 0, L_0x5d2d2a7a3210;  alias, 1 drivers
S_0x5d2d29f14280 .scope generate, "rcpa2Loop[4]" "rcpa2Loop[4]" 4 16, 4 16 0, S_0x5d2d2a1bb080;
 .timescale -9 -12;
P_0x5d2d2a2c4e00 .param/l "i" 0 4 16, +C4<0100>;
S_0x5d2d29f15730 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d29f14280;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d29fd8d80_0 .net "Y", 0 0, L_0x5d2d2a7a1870;  1 drivers
v0x5d2d29fde530_0 .net "a", 0 0, L_0x5d2d2a7a1f30;  1 drivers
v0x5d2d29fe3ce0_0 .net "b", 0 0, L_0x5d2d2a7a2060;  1 drivers
v0x5d2d29fc8640_0 .net "cIn", 0 0, L_0x5d2d2a7a2210;  1 drivers
v0x5d2d29fe9490_0 .net "cOut", 0 0, L_0x5d2d2a7a1da0;  1 drivers
v0x5d2d29feec40_0 .net "fIn", 0 0, L_0x5d2d2a7a2340;  1 drivers
v0x5d2d29fef260_0 .net "fOut", 0 0, L_0x5d2d2a7a1230;  1 drivers
v0x5d2d29ff2050_0 .net "notCIn", 0 0, L_0x5d2d2a7a1370;  1 drivers
v0x5d2d29ff3470_0 .net "notCOut", 0 0, L_0x5d2d2a7a1d10;  1 drivers
v0x5d2d29ff4920_0 .net "notFIn", 0 0, L_0x5d2d2a7a1900;  1 drivers
v0x5d2d29ff5dd0_0 .net "notFOut", 0 0, L_0x5d2d2a7a11a0;  1 drivers
v0x5d2d29ff7280_0 .net "s", 0 0, L_0x5d2d2a7a1af0;  1 drivers
S_0x5d2d29f14ee0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d29f15730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d29fda010_0 .net "a", 0 0, L_0x5d2d2a7a1f30;  alias, 1 drivers
v0x5d2d29fdba80_0 .net "b", 0 0, L_0x5d2d2a7a2060;  alias, 1 drivers
v0x5d2d29fdcec0_0 .net "c", 0 0, L_0x5d2d2a7a1370;  alias, 1 drivers
v0x5d2d29fd55f0_0 .net "node1", 0 0, L_0x5d2d2a7a1560;  1 drivers
v0x5d2d29fd4450_0 .net "node2", 0 0, L_0x5d2d2a7a15f0;  1 drivers
v0x5d2d29fd4860_0 .net "out", 0 0, L_0x5d2d2a7a1870;  alias, 1 drivers
S_0x5d2d29f42d40 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d29f14ee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7a1730 .functor AND 1, L_0x5d2d2a7a15f0, L_0x5d2d2a7a1370, C4<1>, C4<1>;
L_0x5d2d2a7a1870 .functor NOT 1, L_0x5d2d2a7a1730, C4<0>, C4<0>, C4<0>;
v0x5d2d29fe4f70_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7a1730;  1 drivers
v0x5d2d29fe69e0_0 .net "a", 0 0, L_0x5d2d2a7a15f0;  alias, 1 drivers
v0x5d2d29fe7e20_0 .net "b", 0 0, L_0x5d2d2a7a1370;  alias, 1 drivers
v0x5d2d29fe0550_0 .net "out", 0 0, L_0x5d2d2a7a1870;  alias, 1 drivers
S_0x5d2d29f3d590 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d29f14ee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7a14b0 .functor OR 1, L_0x5d2d2a7a1f30, L_0x5d2d2a7a2060, C4<0>, C4<0>;
L_0x5d2d2a7a1560 .functor NOT 1, L_0x5d2d2a7a14b0, C4<0>, C4<0>, C4<0>;
v0x5d2d29fdf3b0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7a14b0;  1 drivers
v0x5d2d29fdf7c0_0 .net "a", 0 0, L_0x5d2d2a7a1f30;  alias, 1 drivers
v0x5d2d29fe1230_0 .net "b", 0 0, L_0x5d2d2a7a2060;  alias, 1 drivers
v0x5d2d29fe2670_0 .net "out", 0 0, L_0x5d2d2a7a1560;  alias, 1 drivers
S_0x5d2d29f37de0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d29f14ee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7a15f0 .functor NOT 1, L_0x5d2d2a7a1560, C4<0>, C4<0>, C4<0>;
v0x5d2d29fdada0_0 .net "a", 0 0, L_0x5d2d2a7a1560;  alias, 1 drivers
v0x5d2d29fd9c00_0 .net "out", 0 0, L_0x5d2d2a7a15f0;  alias, 1 drivers
S_0x5d2d29f11920 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d29f15730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7a0fd0 .functor AND 1, L_0x5d2d2a7a1f30, L_0x5d2d2a7a2060, C4<1>, C4<1>;
L_0x5d2d2a7a11a0 .functor NOT 1, L_0x5d2d2a7a0fd0, C4<0>, C4<0>, C4<0>;
v0x5d2d29fd62d0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7a0fd0;  1 drivers
v0x5d2d29fd7710_0 .net "a", 0 0, L_0x5d2d2a7a1f30;  alias, 1 drivers
v0x5d2d29fcfe40_0 .net "b", 0 0, L_0x5d2d2a7a2060;  alias, 1 drivers
v0x5d2d29fceca0_0 .net "out", 0 0, L_0x5d2d2a7a11a0;  alias, 1 drivers
S_0x5d2d29f00600 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d29f15730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7a19b0 .functor AND 1, L_0x5d2d2a7a1900, L_0x5d2d2a7a1870, C4<1>, C4<1>;
L_0x5d2d2a7a1af0 .functor NOT 1, L_0x5d2d2a7a19b0, C4<0>, C4<0>, C4<0>;
v0x5d2d29fcf0b0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7a19b0;  1 drivers
v0x5d2d29fd0b20_0 .net "a", 0 0, L_0x5d2d2a7a1900;  alias, 1 drivers
v0x5d2d29fd1f60_0 .net "b", 0 0, L_0x5d2d2a7a1870;  alias, 1 drivers
v0x5d2d29fca690_0 .net "out", 0 0, L_0x5d2d2a7a1af0;  alias, 1 drivers
S_0x5d2d29efae50 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d29f15730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7a1bd0 .functor AND 1, L_0x5d2d2a7a2340, L_0x5d2d2a7a1870, C4<1>, C4<1>;
L_0x5d2d2a7a1d10 .functor NOT 1, L_0x5d2d2a7a1bd0, C4<0>, C4<0>, C4<0>;
v0x5d2d29fc94f0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7a1bd0;  1 drivers
v0x5d2d29fc9900_0 .net "a", 0 0, L_0x5d2d2a7a2340;  alias, 1 drivers
v0x5d2d29fcb370_0 .net "b", 0 0, L_0x5d2d2a7a1870;  alias, 1 drivers
v0x5d2d29fcc7b0_0 .net "out", 0 0, L_0x5d2d2a7a1d10;  alias, 1 drivers
S_0x5d2d29ef56a0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d29f15730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7a1230 .functor NOT 1, L_0x5d2d2a7a11a0, C4<0>, C4<0>, C4<0>;
v0x5d2d29fc4df0_0 .net "a", 0 0, L_0x5d2d2a7a11a0;  alias, 1 drivers
v0x5d2d29fc3c50_0 .net "out", 0 0, L_0x5d2d2a7a1230;  alias, 1 drivers
S_0x5d2d29eefef0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d29f15730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7a1370 .functor NOT 1, L_0x5d2d2a7a2210, C4<0>, C4<0>, C4<0>;
v0x5d2d29fc4060_0 .net "a", 0 0, L_0x5d2d2a7a2210;  alias, 1 drivers
v0x5d2d29fc5ad0_0 .net "out", 0 0, L_0x5d2d2a7a1370;  alias, 1 drivers
S_0x5d2d29eea740 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d29f15730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7a1900 .functor NOT 1, L_0x5d2d2a7a2340, C4<0>, C4<0>, C4<0>;
v0x5d2d29fc6f10_0 .net "a", 0 0, L_0x5d2d2a7a2340;  alias, 1 drivers
v0x5d2d29fc7dd0_0 .net "out", 0 0, L_0x5d2d2a7a1900;  alias, 1 drivers
S_0x5d2d29f0f0f0 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d29f15730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7a1da0 .functor NOT 1, L_0x5d2d2a7a1d10, C4<0>, C4<0>, C4<0>;
v0x5d2d29fcde20_0 .net "a", 0 0, L_0x5d2d2a7a1d10;  alias, 1 drivers
v0x5d2d29fd35d0_0 .net "out", 0 0, L_0x5d2d2a7a1da0;  alias, 1 drivers
S_0x5d2d29f10470 .scope generate, "rcpa2Loop[5]" "rcpa2Loop[5]" 4 16, 4 16 0, S_0x5d2d2a1bb080;
 .timescale -9 -12;
P_0x5d2d2a271bd0 .param/l "i" 0 4 16, +C4<0101>;
S_0x5d2d29f05db0 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d29f10470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a00a9e0_0 .net "Y", 0 0, L_0x5d2d2a7a0640;  1 drivers
v0x5d2d2a003110_0 .net "a", 0 0, L_0x5d2d2a7a0ce0;  1 drivers
v0x5d2d2a001f70_0 .net "b", 0 0, L_0x5d2d2a7a0d80;  1 drivers
v0x5d2d2a002380_0 .net "cIn", 0 0, L_0x5d2d2a7a0e20;  1 drivers
v0x5d2d2a003df0_0 .net "cOut", 0 0, L_0x5d2d2a7a0b50;  1 drivers
v0x5d2d2a005230_0 .net "fIn", 0 0, L_0x5d2d2a7a0ec0;  1 drivers
v0x5d2d29ffd870_0 .net "fOut", 0 0, L_0x5d2d2a79ff60;  1 drivers
v0x5d2d29ffc6d0_0 .net "notCIn", 0 0, L_0x5d2d2a7a00f0;  1 drivers
v0x5d2d29ffcae0_0 .net "notCOut", 0 0, L_0x5d2d2a7a0ac0;  1 drivers
v0x5d2d29fff990_0 .net "notFIn", 0 0, L_0x5d2d2a7a06d0;  1 drivers
v0x5d2d2a000850_0 .net "notFOut", 0 0, L_0x5d2d2a79fed0;  1 drivers
v0x5d2d2a0068a0_0 .net "s", 0 0, L_0x5d2d2a7a08c0;  1 drivers
S_0x5d2d29ed9290 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d29f05db0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a024c10_0 .net "a", 0 0, L_0x5d2d2a7a0ce0;  alias, 1 drivers
v0x5d2d2a026050_0 .net "b", 0 0, L_0x5d2d2a7a0d80;  alias, 1 drivers
v0x5d2d2a01e780_0 .net "c", 0 0, L_0x5d2d2a7a00f0;  alias, 1 drivers
v0x5d2d2a01d5e0_0 .net "node1", 0 0, L_0x5d2d2a7a02e0;  1 drivers
v0x5d2d2a01d9f0_0 .net "node2", 0 0, L_0x5d2d2a7a03c0;  1 drivers
v0x5d2d2a01f460_0 .net "out", 0 0, L_0x5d2d2a7a0640;  alias, 1 drivers
S_0x5d2d29eda740 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d29ed9290;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7a0500 .functor AND 1, L_0x5d2d2a7a03c0, L_0x5d2d2a7a00f0, C4<1>, C4<1>;
L_0x5d2d2a7a0640 .functor NOT 1, L_0x5d2d2a7a0500, C4<0>, C4<0>, C4<0>;
v0x5d2d29ff9c60_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7a0500;  1 drivers
v0x5d2d29ff9e10_0 .net "a", 0 0, L_0x5d2d2a7a03c0;  alias, 1 drivers
v0x5d2d29fefdb0_0 .net "b", 0 0, L_0x5d2d2a7a00f0;  alias, 1 drivers
v0x5d2d29ffa670_0 .net "out", 0 0, L_0x5d2d2a7a0640;  alias, 1 drivers
S_0x5d2d29edbbf0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d29ed9290;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7a0230 .functor OR 1, L_0x5d2d2a7a0ce0, L_0x5d2d2a7a0d80, C4<0>, C4<0>;
L_0x5d2d2a7a02e0 .functor NOT 1, L_0x5d2d2a7a0230, C4<0>, C4<0>, C4<0>;
v0x5d2d29ffa8b0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7a0230;  1 drivers
v0x5d2d29fefff0_0 .net "a", 0 0, L_0x5d2d2a7a0ce0;  alias, 1 drivers
v0x5d2d29ff01d0_0 .net "b", 0 0, L_0x5d2d2a7a0d80;  alias, 1 drivers
v0x5d2d2a023f30_0 .net "out", 0 0, L_0x5d2d2a7a02e0;  alias, 1 drivers
S_0x5d2d29edd0a0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d29ed9290;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7a03c0 .functor NOT 1, L_0x5d2d2a7a02e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a022d90_0 .net "a", 0 0, L_0x5d2d2a7a02e0;  alias, 1 drivers
v0x5d2d2a0231a0_0 .net "out", 0 0, L_0x5d2d2a7a03c0;  alias, 1 drivers
S_0x5d2d29edc850 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d29f05db0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a79fd00 .functor AND 1, L_0x5d2d2a7a0ce0, L_0x5d2d2a7a0d80, C4<1>, C4<1>;
L_0x5d2d2a79fed0 .functor NOT 1, L_0x5d2d2a79fd00, C4<0>, C4<0>, C4<0>;
v0x5d2d2a0208a0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a79fd00;  1 drivers
v0x5d2d2a018fd0_0 .net "a", 0 0, L_0x5d2d2a7a0ce0;  alias, 1 drivers
v0x5d2d2a017e30_0 .net "b", 0 0, L_0x5d2d2a7a0d80;  alias, 1 drivers
v0x5d2d2a018240_0 .net "out", 0 0, L_0x5d2d2a79fed0;  alias, 1 drivers
S_0x5d2d29eb2d90 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d29f05db0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7a0780 .functor AND 1, L_0x5d2d2a7a06d0, L_0x5d2d2a7a0640, C4<1>, C4<1>;
L_0x5d2d2a7a08c0 .functor NOT 1, L_0x5d2d2a7a0780, C4<0>, C4<0>, C4<0>;
v0x5d2d2a019cb0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7a0780;  1 drivers
v0x5d2d2a01b0f0_0 .net "a", 0 0, L_0x5d2d2a7a06d0;  alias, 1 drivers
v0x5d2d2a013820_0 .net "b", 0 0, L_0x5d2d2a7a0640;  alias, 1 drivers
v0x5d2d2a012680_0 .net "out", 0 0, L_0x5d2d2a7a08c0;  alias, 1 drivers
S_0x5d2d29f0b560 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d29f05db0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7a09a0 .functor AND 1, L_0x5d2d2a7a0ec0, L_0x5d2d2a7a0640, C4<1>, C4<1>;
L_0x5d2d2a7a0ac0 .functor NOT 1, L_0x5d2d2a7a09a0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a012a90_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7a09a0;  1 drivers
v0x5d2d2a014500_0 .net "a", 0 0, L_0x5d2d2a7a0ec0;  alias, 1 drivers
v0x5d2d2a015940_0 .net "b", 0 0, L_0x5d2d2a7a0640;  alias, 1 drivers
v0x5d2d2a00e070_0 .net "out", 0 0, L_0x5d2d2a7a0ac0;  alias, 1 drivers
S_0x5d2d29ed7de0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d29f05db0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a79ff60 .functor NOT 1, L_0x5d2d2a79fed0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a00ced0_0 .net "a", 0 0, L_0x5d2d2a79fed0;  alias, 1 drivers
v0x5d2d2a00d2e0_0 .net "out", 0 0, L_0x5d2d2a79ff60;  alias, 1 drivers
S_0x5d2d29ecd7c0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d29f05db0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7a00f0 .functor NOT 1, L_0x5d2d2a7a0e20, C4<0>, C4<0>, C4<0>;
v0x5d2d2a00ed50_0 .net "a", 0 0, L_0x5d2d2a7a0e20;  alias, 1 drivers
v0x5d2d2a010190_0 .net "out", 0 0, L_0x5d2d2a7a00f0;  alias, 1 drivers
S_0x5d2d29ec8010 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d29f05db0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7a06d0 .functor NOT 1, L_0x5d2d2a7a0ec0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a0088c0_0 .net "a", 0 0, L_0x5d2d2a7a0ec0;  alias, 1 drivers
v0x5d2d2a007720_0 .net "out", 0 0, L_0x5d2d2a7a06d0;  alias, 1 drivers
S_0x5d2d29ec2860 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d29f05db0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7a0b50 .functor NOT 1, L_0x5d2d2a7a0ac0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a007b30_0 .net "a", 0 0, L_0x5d2d2a7a0ac0;  alias, 1 drivers
v0x5d2d2a0095a0_0 .net "out", 0 0, L_0x5d2d2a7a0b50;  alias, 1 drivers
S_0x5d2d29ebd0b0 .scope generate, "rcpa2Loop[6]" "rcpa2Loop[6]" 4 16, 4 16 0, S_0x5d2d2a1bb080;
 .timescale -9 -12;
P_0x5d2d2a28f0b0 .param/l "i" 0 4 16, +C4<0110>;
S_0x5d2d29eb7900 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d29ebd0b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a04b880_0 .net "Y", 0 0, L_0x5d2d2a79f260;  1 drivers
v0x5d2d2a04bc90_0 .net "a", 0 0, L_0x5d2d2a79f900;  1 drivers
v0x5d2d2a04d700_0 .net "b", 0 0, L_0x5d2d2a79f9a0;  1 drivers
v0x5d2d2a04eb40_0 .net "cIn", 0 0, L_0x5d2d2a79fad0;  1 drivers
v0x5d2d2a047270_0 .net "cOut", 0 0, L_0x5d2d2a79f770;  1 drivers
v0x5d2d2a0460d0_0 .net "fIn", 0 0, L_0x5d2d2a79fbc0;  1 drivers
v0x5d2d2a0464e0_0 .net "fOut", 0 0, L_0x5d2d2a79ecb0;  1 drivers
v0x5d2d2a047f50_0 .net "notCIn", 0 0, L_0x5d2d2a79edb0;  1 drivers
v0x5d2d2a049390_0 .net "notCOut", 0 0, L_0x5d2d2a79f6e0;  1 drivers
v0x5d2d2a040920_0 .net "notFIn", 0 0, L_0x5d2d2a79f2f0;  1 drivers
v0x5d2d2a040d30_0 .net "notFOut", 0 0, L_0x5d2d2a79ec40;  1 drivers
v0x5d2d2a0427a0_0 .net "s", 0 0, L_0x5d2d2a79f4c0;  1 drivers
S_0x5d2d29eb2150 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d29eb7900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a02e7c0_0 .net "a", 0 0, L_0x5d2d2a79f900;  alias, 1 drivers
v0x5d2d2a02fc70_0 .net "b", 0 0, L_0x5d2d2a79f9a0;  alias, 1 drivers
v0x5d2d2a031120_0 .net "c", 0 0, L_0x5d2d2a79edb0;  alias, 1 drivers
v0x5d2d2a032650_0 .net "node1", 0 0, L_0x5d2d2a79ef20;  1 drivers
v0x5d2d2a032800_0 .net "node2", 0 0, L_0x5d2d2a79f000;  1 drivers
v0x5d2d2a0287a0_0 .net "out", 0 0, L_0x5d2d2a79f260;  alias, 1 drivers
S_0x5d2d29ed6a60 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d29eb2150;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a79f140 .functor AND 1, L_0x5d2d2a79f000, L_0x5d2d2a79edb0, C4<1>, C4<1>;
L_0x5d2d2a79f260 .functor NOT 1, L_0x5d2d2a79f140, C4<0>, C4<0>, C4<0>;
v0x5d2d2a011800_0 .net *"_ivl_0", 0 0, L_0x5d2d2a79f140;  1 drivers
v0x5d2d2a016fb0_0 .net "a", 0 0, L_0x5d2d2a79f000;  alias, 1 drivers
v0x5d2d2a01c760_0 .net "b", 0 0, L_0x5d2d2a79edb0;  alias, 1 drivers
v0x5d2d2a0010c0_0 .net "out", 0 0, L_0x5d2d2a79f260;  alias, 1 drivers
S_0x5d2d29ed2f70 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d29eb2150;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a79eeb0 .functor OR 1, L_0x5d2d2a79f900, L_0x5d2d2a79f9a0, C4<0>, C4<0>;
L_0x5d2d2a79ef20 .functor NOT 1, L_0x5d2d2a79eeb0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a021f10_0 .net *"_ivl_0", 0 0, L_0x5d2d2a79eeb0;  1 drivers
v0x5d2d2a0276c0_0 .net "a", 0 0, L_0x5d2d2a79f900;  alias, 1 drivers
v0x5d2d2a027c50_0 .net "b", 0 0, L_0x5d2d2a79f9a0;  alias, 1 drivers
v0x5d2d2a02aa40_0 .net "out", 0 0, L_0x5d2d2a79ef20;  alias, 1 drivers
S_0x5d2d29e9ece0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d29eb2150;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a79f000 .functor NOT 1, L_0x5d2d2a79ef20, C4<0>, C4<0>, C4<0>;
v0x5d2d2a02be60_0 .net "a", 0 0, L_0x5d2d2a79ef20;  alias, 1 drivers
v0x5d2d2a02d310_0 .net "out", 0 0, L_0x5d2d2a79f000;  alias, 1 drivers
S_0x5d2d29ea0060 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d29eb7900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a79eab0 .functor AND 1, L_0x5d2d2a79f900, L_0x5d2d2a79f9a0, C4<1>, C4<1>;
L_0x5d2d2a79ec40 .functor NOT 1, L_0x5d2d2a79eab0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a033060_0 .net *"_ivl_0", 0 0, L_0x5d2d2a79eab0;  1 drivers
v0x5d2d2a0332a0_0 .net "a", 0 0, L_0x5d2d2a79f900;  alias, 1 drivers
v0x5d2d2a0289e0_0 .net "b", 0 0, L_0x5d2d2a79f9a0;  alias, 1 drivers
v0x5d2d2a028bc0_0 .net "out", 0 0, L_0x5d2d2a79ec40;  alias, 1 drivers
S_0x5d2d29ea1510 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d29eb7900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a79f3a0 .functor AND 1, L_0x5d2d2a79f2f0, L_0x5d2d2a79f260, C4<1>, C4<1>;
L_0x5d2d2a79f4c0 .functor NOT 1, L_0x5d2d2a79f3a0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a05d130_0 .net *"_ivl_0", 0 0, L_0x5d2d2a79f3a0;  1 drivers
v0x5d2d2a05bf90_0 .net "a", 0 0, L_0x5d2d2a79f2f0;  alias, 1 drivers
v0x5d2d2a05c3a0_0 .net "b", 0 0, L_0x5d2d2a79f260;  alias, 1 drivers
v0x5d2d2a05de10_0 .net "out", 0 0, L_0x5d2d2a79f4c0;  alias, 1 drivers
S_0x5d2d29ea29c0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d29eb7900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a79f5a0 .functor AND 1, L_0x5d2d2a79fbc0, L_0x5d2d2a79f260, C4<1>, C4<1>;
L_0x5d2d2a79f6e0 .functor NOT 1, L_0x5d2d2a79f5a0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a05f250_0 .net *"_ivl_0", 0 0, L_0x5d2d2a79f5a0;  1 drivers
v0x5d2d2a057980_0 .net "a", 0 0, L_0x5d2d2a79fbc0;  alias, 1 drivers
v0x5d2d2a0567e0_0 .net "b", 0 0, L_0x5d2d2a79f260;  alias, 1 drivers
v0x5d2d2a056bf0_0 .net "out", 0 0, L_0x5d2d2a79f6e0;  alias, 1 drivers
S_0x5d2d29ea3e70 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d29eb7900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a79ecb0 .functor NOT 1, L_0x5d2d2a79ec40, C4<0>, C4<0>, C4<0>;
v0x5d2d2a058660_0 .net "a", 0 0, L_0x5d2d2a79ec40;  alias, 1 drivers
v0x5d2d2a059aa0_0 .net "out", 0 0, L_0x5d2d2a79ecb0;  alias, 1 drivers
S_0x5d2d29ea5320 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d29eb7900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a79edb0 .functor NOT 1, L_0x5d2d2a79fad0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a0521d0_0 .net "a", 0 0, L_0x5d2d2a79fad0;  alias, 1 drivers
v0x5d2d2a051030_0 .net "out", 0 0, L_0x5d2d2a79edb0;  alias, 1 drivers
S_0x5d2d29ea4ad0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d29eb7900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a79f2f0 .functor NOT 1, L_0x5d2d2a79fbc0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a051440_0 .net "a", 0 0, L_0x5d2d2a79fbc0;  alias, 1 drivers
v0x5d2d2a052eb0_0 .net "out", 0 0, L_0x5d2d2a79f2f0;  alias, 1 drivers
S_0x5d2d29e7a330 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d29eb7900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a79f770 .functor NOT 1, L_0x5d2d2a79f6e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a0542f0_0 .net "a", 0 0, L_0x5d2d2a79f6e0;  alias, 1 drivers
v0x5d2d2a04ca20_0 .net "out", 0 0, L_0x5d2d2a79f770;  alias, 1 drivers
S_0x5d2d29e42980 .scope generate, "rcpa2Loop[7]" "rcpa2Loop[7]" 4 16, 4 16 0, S_0x5d2d2a1bb080;
 .timescale -9 -12;
P_0x5d2d2a239c50 .param/l "i" 0 4 16, +C4<0111>;
S_0x5d2d29e9b150 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d29e42980;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a096890_0 .net "Y", 0 0, L_0x5d2d2a79e2d0;  1 drivers
v0x5d2d2a097cd0_0 .net "a", 0 0, L_0x5d2d2a79e830;  1 drivers
v0x5d2d2a090400_0 .net "b", 0 0, L_0x5d2d2a79e8d0;  1 drivers
v0x5d2d2a08f260_0 .net "cIn", 0 0, L_0x5d2d2a79e970;  1 drivers
v0x5d2d2a08f670_0 .net "cOut", 0 0, L_0x5d2d2a79e6e0;  1 drivers
v0x5d2d2a0910e0_0 .net "fIn", 0 0, L_0x5d2d2a79ea10;  1 drivers
v0x5d2d2a092520_0 .net "fOut", 0 0, L_0x5d2d2a79de70;  1 drivers
v0x5d2d2a08ac50_0 .net "notCIn", 0 0, L_0x5d2d2a79df30;  1 drivers
v0x5d2d2a089ab0_0 .net "notCOut", 0 0, L_0x5d2d2a79e670;  1 drivers
v0x5d2d2a08b930_0 .net "notFIn", 0 0, L_0x5d2d2a79e340;  1 drivers
v0x5d2d2a08cd70_0 .net "notFOut", 0 0, L_0x5d2d2a79de00;  1 drivers
v0x5d2d2a0854a0_0 .net "s", 0 0, L_0x5d2d2a79e4b0;  1 drivers
S_0x5d2d29e959a0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d29e9b150;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a039a50_0 .net "a", 0 0, L_0x5d2d2a79e830;  alias, 1 drivers
v0x5d2d2a03faa0_0 .net "b", 0 0, L_0x5d2d2a79e8d0;  alias, 1 drivers
v0x5d2d2a045250_0 .net "c", 0 0, L_0x5d2d2a79df30;  alias, 1 drivers
v0x5d2d2a04aa00_0 .net "node1", 0 0, L_0x5d2d2a79e010;  1 drivers
v0x5d2d2a0501b0_0 .net "node2", 0 0, L_0x5d2d2a79e0d0;  1 drivers
v0x5d2d2a055960_0 .net "out", 0 0, L_0x5d2d2a79e2d0;  alias, 1 drivers
S_0x5d2d29e901f0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d29e959a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a79e1d0 .functor AND 1, L_0x5d2d2a79e0d0, L_0x5d2d2a79df30, C4<1>, C4<1>;
L_0x5d2d2a79e2d0 .functor NOT 1, L_0x5d2d2a79e1d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a03c310_0 .net *"_ivl_0", 0 0, L_0x5d2d2a79e1d0;  1 drivers
v0x5d2d2a03b170_0 .net "a", 0 0, L_0x5d2d2a79e0d0;  alias, 1 drivers
v0x5d2d2a03b580_0 .net "b", 0 0, L_0x5d2d2a79df30;  alias, 1 drivers
v0x5d2d2a03cff0_0 .net "out", 0 0, L_0x5d2d2a79e2d0;  alias, 1 drivers
S_0x5d2d29e8aa40 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d29e959a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a79dfa0 .functor OR 1, L_0x5d2d2a79e830, L_0x5d2d2a79e8d0, C4<0>, C4<0>;
L_0x5d2d2a79e010 .functor NOT 1, L_0x5d2d2a79dfa0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a03e430_0 .net *"_ivl_0", 0 0, L_0x5d2d2a79dfa0;  1 drivers
v0x5d2d2a036a70_0 .net "a", 0 0, L_0x5d2d2a79e830;  alias, 1 drivers
v0x5d2d2a0358d0_0 .net "b", 0 0, L_0x5d2d2a79e8d0;  alias, 1 drivers
v0x5d2d2a035ce0_0 .net "out", 0 0, L_0x5d2d2a79e010;  alias, 1 drivers
S_0x5d2d29e85290 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d29e959a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a79e0d0 .functor NOT 1, L_0x5d2d2a79e010, C4<0>, C4<0>, C4<0>;
v0x5d2d2a037750_0 .net "a", 0 0, L_0x5d2d2a79e010;  alias, 1 drivers
v0x5d2d2a038b90_0 .net "out", 0 0, L_0x5d2d2a79e0d0;  alias, 1 drivers
S_0x5d2d29e7fae0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d29e9b150;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a79dd90 .functor AND 1, L_0x5d2d2a79e830, L_0x5d2d2a79e8d0, C4<1>, C4<1>;
L_0x5d2d2a79de00 .functor NOT 1, L_0x5d2d2a79dd90, C4<0>, C4<0>, C4<0>;
v0x5d2d2a03a2c0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a79dd90;  1 drivers
v0x5d2d2a05b110_0 .net "a", 0 0, L_0x5d2d2a79e830;  alias, 1 drivers
v0x5d2d2a0608c0_0 .net "b", 0 0, L_0x5d2d2a79e8d0;  alias, 1 drivers
v0x5d2d2a060ee0_0 .net "out", 0 0, L_0x5d2d2a79de00;  alias, 1 drivers
S_0x5d2d29e6c440 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d29e9b150;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a79e3b0 .functor AND 1, L_0x5d2d2a79e340, L_0x5d2d2a79e2d0, C4<1>, C4<1>;
L_0x5d2d2a79e4b0 .functor NOT 1, L_0x5d2d2a79e3b0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a063cd0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a79e3b0;  1 drivers
v0x5d2d2a0650f0_0 .net "a", 0 0, L_0x5d2d2a79e340;  alias, 1 drivers
v0x5d2d2a0665a0_0 .net "b", 0 0, L_0x5d2d2a79e2d0;  alias, 1 drivers
v0x5d2d2a067a50_0 .net "out", 0 0, L_0x5d2d2a79e4b0;  alias, 1 drivers
S_0x5d2d29e41d40 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d29e9b150;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a79e570 .functor AND 1, L_0x5d2d2a79ea10, L_0x5d2d2a79e2d0, C4<1>, C4<1>;
L_0x5d2d2a79e670 .functor NOT 1, L_0x5d2d2a79e570, C4<0>, C4<0>, C4<0>;
v0x5d2d2a068f00_0 .net *"_ivl_0", 0 0, L_0x5d2d2a79e570;  1 drivers
v0x5d2d2a06a3b0_0 .net "a", 0 0, L_0x5d2d2a79ea10;  alias, 1 drivers
v0x5d2d2a06b8e0_0 .net "b", 0 0, L_0x5d2d2a79e2d0;  alias, 1 drivers
v0x5d2d2a06ba90_0 .net "out", 0 0, L_0x5d2d2a79e670;  alias, 1 drivers
S_0x5d2d29e66650 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d29e9b150;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a79de70 .functor NOT 1, L_0x5d2d2a79de00, C4<0>, C4<0>, C4<0>;
v0x5d2d2a061a30_0 .net "a", 0 0, L_0x5d2d2a79de00;  alias, 1 drivers
v0x5d2d2a06c2f0_0 .net "out", 0 0, L_0x5d2d2a79de70;  alias, 1 drivers
S_0x5d2d29e679d0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d29e9b150;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a79df30 .functor NOT 1, L_0x5d2d2a79e970, C4<0>, C4<0>, C4<0>;
v0x5d2d2a06c530_0 .net "a", 0 0, L_0x5d2d2a79e970;  alias, 1 drivers
v0x5d2d2a061c70_0 .net "out", 0 0, L_0x5d2d2a79df30;  alias, 1 drivers
S_0x5d2d29e68e80 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d29e9b150;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a79e340 .functor NOT 1, L_0x5d2d2a79ea10, C4<0>, C4<0>, C4<0>;
v0x5d2d2a061e50_0 .net "a", 0 0, L_0x5d2d2a79ea10;  alias, 1 drivers
v0x5d2d2a095bb0_0 .net "out", 0 0, L_0x5d2d2a79e340;  alias, 1 drivers
S_0x5d2d29e6a330 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d29e9b150;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a79e6e0 .functor NOT 1, L_0x5d2d2a79e670, C4<0>, C4<0>, C4<0>;
v0x5d2d2a094a10_0 .net "a", 0 0, L_0x5d2d2a79e670;  alias, 1 drivers
v0x5d2d2a094e20_0 .net "out", 0 0, L_0x5d2d2a79e6e0;  alias, 1 drivers
S_0x5d2d29e6b7e0 .scope module, "nBitRippleCarryAdderInst" "nBitRippleCarryAdder" 3 23, 8 3 0, S_0x5d2d2a1ba420;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 8 "A";
    .port_info 3 /INPUT 8 "B";
    .port_info 4 /INPUT 1 "cin";
P_0x5d2d2a257130 .param/l "N" 0 8 3, +C4<00000000000000000000000000001000>;
L_0x5d2d2a7aa520 .functor BUFZ 8, L_0x5d2d2a7a9c20, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5d2d2a0cdc10_0 .net "A", 7 0, L_0x5d2d2a7aa8a0;  1 drivers
v0x5d2d2a0ce020_0 .net "B", 7 0, L_0x5d2d2a7aa940;  1 drivers
v0x5d2d2a0cfa90_0 .net "carryMiddle", 7 0, L_0x5d2d2a7a94f0;  1 drivers
v0x5d2d2a0d0ed0_0 .net "cin", 0 0, L_0x5d2d2a7a7770;  alias, 1 drivers
v0x5d2d2a0c9600_0 .net "cout", 0 0, L_0x5d2d2a7aa5e0;  alias, 1 drivers
v0x5d2d2a0c8460_0 .net "sum", 7 0, L_0x5d2d2a7aa520;  1 drivers
v0x5d2d2a0c8870_0 .net "sum11", 7 0, L_0x5d2d2a7a9c20;  1 drivers
L_0x5d2d2a7a7dc0 .part L_0x5d2d2a7aa8a0, 0, 1;
L_0x5d2d2a7a7e60 .part L_0x5d2d2a7aa940, 0, 1;
L_0x5d2d2a7a80d0 .part L_0x5d2d2a7aa8a0, 1, 1;
L_0x5d2d2a7a81c0 .part L_0x5d2d2a7aa940, 1, 1;
L_0x5d2d2a7a82b0 .part L_0x5d2d2a7a94f0, 0, 1;
L_0x5d2d2a7a8520 .part L_0x5d2d2a7aa8a0, 2, 1;
L_0x5d2d2a7a85c0 .part L_0x5d2d2a7aa940, 2, 1;
L_0x5d2d2a7a8660 .part L_0x5d2d2a7a94f0, 1, 1;
L_0x5d2d2a7a8970 .part L_0x5d2d2a7aa8a0, 3, 1;
L_0x5d2d2a7a8a10 .part L_0x5d2d2a7aa940, 3, 1;
L_0x5d2d2a7a8ab0 .part L_0x5d2d2a7a94f0, 2, 1;
L_0x5d2d2a7a8c30 .part L_0x5d2d2a7aa8a0, 4, 1;
L_0x5d2d2a7a8d40 .part L_0x5d2d2a7aa940, 4, 1;
L_0x5d2d2a7a8de0 .part L_0x5d2d2a7a94f0, 3, 1;
L_0x5d2d2a7a9010 .part L_0x5d2d2a7aa8a0, 5, 1;
L_0x5d2d2a7a90b0 .part L_0x5d2d2a7aa940, 5, 1;
L_0x5d2d2a7a91e0 .part L_0x5d2d2a7a94f0, 4, 1;
L_0x5d2d2a7a9450 .part L_0x5d2d2a7aa8a0, 6, 1;
L_0x5d2d2a7a9590 .part L_0x5d2d2a7aa940, 6, 1;
L_0x5d2d2a7a9630 .part L_0x5d2d2a7a94f0, 5, 1;
LS_0x5d2d2a7a94f0_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a7a7cb0, L_0x5d2d2a7a7f70, L_0x5d2d2a7a83c0, L_0x5d2d2a7a8810;
LS_0x5d2d2a7a94f0_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a7a8bc0, L_0x5d2d2a7a8f00, L_0x5d2d2a7a92f0, L_0x5d2d2a7a97f0;
L_0x5d2d2a7a94f0 .concat8 [ 4 4 0 0], LS_0x5d2d2a7a94f0_0_0, LS_0x5d2d2a7a94f0_0_4;
LS_0x5d2d2a7a9c20_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a7a7c40, L_0x5d2d2a7a7f00, L_0x5d2d2a7a8350, L_0x5d2d2a7a87a0;
LS_0x5d2d2a7a9c20_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a7a8b50, L_0x5d2d2a7a8cd0, L_0x5d2d2a7a9280, L_0x5d2d2a7a9780;
L_0x5d2d2a7a9c20 .concat8 [ 4 4 0 0], LS_0x5d2d2a7a9c20_0_0, LS_0x5d2d2a7a9c20_0_4;
L_0x5d2d2a7aa050 .part L_0x5d2d2a7aa8a0, 7, 1;
L_0x5d2d2a7aa0f0 .part L_0x5d2d2a7aa940, 7, 1;
L_0x5d2d2a7aa370 .part L_0x5d2d2a7a94f0, 6, 1;
L_0x5d2d2a7aa5e0 .part L_0x5d2d2a7a94f0, 7, 1;
S_0x5d2d29e6cc90 .scope generate, "genAdder[0]" "genAdder[0]" 8 9, 8 9 0, S_0x5d2d29e6b7e0;
 .timescale -9 -12;
P_0x5d2d2a256460 .param/l "i" 0 8 9, +C4<00>;
S_0x5d2d29e474f0 .scope generate, "genblk2" "genblk2" 8 10, 8 10 0, S_0x5d2d29e6cc90;
 .timescale -9 -12;
S_0x5d2d29e34f10 .scope module, "f" "FA" 8 11, 9 33 0, S_0x5d2d29e474f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a7a7c40 .udp UDP_sumOut, L_0x5d2d2a7a7dc0, L_0x5d2d2a7a7e60, L_0x5d2d2a7a7770;
L_0x5d2d2a7a7cb0 .udp UDP_carryOut, L_0x5d2d2a7a7dc0, L_0x5d2d2a7a7e60, L_0x5d2d2a7a7770;
v0x5d2d2a081e10_0 .net "A", 0 0, L_0x5d2d2a7a7dc0;  1 drivers
v0x5d2d2a07a540_0 .net "B", 0 0, L_0x5d2d2a7a7e60;  1 drivers
v0x5d2d2a0793a0_0 .net "Cin", 0 0, L_0x5d2d2a7a7770;  alias, 1 drivers
v0x5d2d2a0797b0_0 .net "Cout", 0 0, L_0x5d2d2a7a7cb0;  1 drivers
v0x5d2d2a07b220_0 .net "sum", 0 0, L_0x5d2d2a7a7c40;  1 drivers
S_0x5d2d29e346c0 .scope generate, "genAdder[1]" "genAdder[1]" 8 9, 8 9 0, S_0x5d2d29e6b7e0;
 .timescale -9 -12;
P_0x5d2d2a225e30 .param/l "i" 0 8 9, +C4<01>;
S_0x5d2d29e62b60 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d29e346c0;
 .timescale -9 -12;
S_0x5d2d29e5d3b0 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d29e62b60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a7a7f00 .udp UDP_sumOut, L_0x5d2d2a7a80d0, L_0x5d2d2a7a81c0, L_0x5d2d2a7a82b0;
L_0x5d2d2a7a7f70 .udp UDP_carryOut, L_0x5d2d2a7a80d0, L_0x5d2d2a7a81c0, L_0x5d2d2a7a82b0;
v0x5d2d2a07c660_0 .net "A", 0 0, L_0x5d2d2a7a80d0;  1 drivers
v0x5d2d2a074d90_0 .net "B", 0 0, L_0x5d2d2a7a81c0;  1 drivers
v0x5d2d2a073bf0_0 .net "Cin", 0 0, L_0x5d2d2a7a82b0;  1 drivers
v0x5d2d2a074000_0 .net "Cout", 0 0, L_0x5d2d2a7a7f70;  1 drivers
v0x5d2d2a075a70_0 .net "sum", 0 0, L_0x5d2d2a7a7f00;  1 drivers
S_0x5d2d29e57c00 .scope generate, "genAdder[2]" "genAdder[2]" 8 9, 8 9 0, S_0x5d2d29e6b7e0;
 .timescale -9 -12;
P_0x5d2d2a1f6c80 .param/l "i" 0 8 9, +C4<010>;
S_0x5d2d29e52450 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d29e57c00;
 .timescale -9 -12;
S_0x5d2d29e4cca0 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d29e52450;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a7a8350 .udp UDP_sumOut, L_0x5d2d2a7a8520, L_0x5d2d2a7a85c0, L_0x5d2d2a7a8660;
L_0x5d2d2a7a83c0 .udp UDP_carryOut, L_0x5d2d2a7a8520, L_0x5d2d2a7a85c0, L_0x5d2d2a7a8660;
v0x5d2d2a076eb0_0 .net "A", 0 0, L_0x5d2d2a7a8520;  1 drivers
v0x5d2d2a06f4f0_0 .net "B", 0 0, L_0x5d2d2a7a85c0;  1 drivers
v0x5d2d2a06e350_0 .net "Cin", 0 0, L_0x5d2d2a7a8660;  1 drivers
v0x5d2d2a06e760_0 .net "Cout", 0 0, L_0x5d2d2a7a83c0;  1 drivers
v0x5d2d2a0701d0_0 .net "sum", 0 0, L_0x5d2d2a7a8350;  1 drivers
S_0x5d2d29e33a60 .scope generate, "genAdder[3]" "genAdder[3]" 8 9, 8 9 0, S_0x5d2d29e6b7e0;
 .timescale -9 -12;
P_0x5d2d2a1fc520 .param/l "i" 0 8 9, +C4<011>;
S_0x5d2d29e14e80 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d29e33a60;
 .timescale -9 -12;
S_0x5d2d29e0f6d0 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d29e14e80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a7a87a0 .udp UDP_sumOut, L_0x5d2d2a7a8970, L_0x5d2d2a7a8a10, L_0x5d2d2a7a8ab0;
L_0x5d2d2a7a8810 .udp UDP_carryOut, L_0x5d2d2a7a8970, L_0x5d2d2a7a8a10, L_0x5d2d2a7a8ab0;
v0x5d2d2a071610_0 .net "A", 0 0, L_0x5d2d2a7a8970;  1 drivers
v0x5d2d2a0724d0_0 .net "B", 0 0, L_0x5d2d2a7a8a10;  1 drivers
v0x5d2d2a078520_0 .net "Cin", 0 0, L_0x5d2d2a7a8ab0;  1 drivers
v0x5d2d2a07dcd0_0 .net "Cout", 0 0, L_0x5d2d2a7a8810;  1 drivers
v0x5d2d2a083480_0 .net "sum", 0 0, L_0x5d2d2a7a87a0;  1 drivers
S_0x5d2d29e09f20 .scope generate, "genAdder[4]" "genAdder[4]" 8 9, 8 9 0, S_0x5d2d29e6b7e0;
 .timescale -9 -12;
P_0x5d2d2a202e70 .param/l "i" 0 8 9, +C4<0100>;
S_0x5d2d29e2e8d0 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d29e09f20;
 .timescale -9 -12;
S_0x5d2d29e2fc50 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d29e2e8d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a7a8b50 .udp UDP_sumOut, L_0x5d2d2a7a8c30, L_0x5d2d2a7a8d40, L_0x5d2d2a7a8de0;
L_0x5d2d2a7a8bc0 .udp UDP_carryOut, L_0x5d2d2a7a8c30, L_0x5d2d2a7a8d40, L_0x5d2d2a7a8de0;
v0x5d2d2a088c30_0 .net "A", 0 0, L_0x5d2d2a7a8c30;  1 drivers
v0x5d2d2a08e3e0_0 .net "B", 0 0, L_0x5d2d2a7a8d40;  1 drivers
v0x5d2d2a072d40_0 .net "Cin", 0 0, L_0x5d2d2a7a8de0;  1 drivers
v0x5d2d2a093b90_0 .net "Cout", 0 0, L_0x5d2d2a7a8bc0;  1 drivers
v0x5d2d2a099340_0 .net "sum", 0 0, L_0x5d2d2a7a8b50;  1 drivers
S_0x5d2d29e31100 .scope generate, "genAdder[5]" "genAdder[5]" 8 9, 8 9 0, S_0x5d2d29e6b7e0;
 .timescale -9 -12;
P_0x5d2d2a208620 .param/l "i" 0 8 9, +C4<0101>;
S_0x5d2d29e325b0 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d29e31100;
 .timescale -9 -12;
S_0x5d2d29e1a630 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d29e325b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a7a8cd0 .udp UDP_sumOut, L_0x5d2d2a7a9010, L_0x5d2d2a7a90b0, L_0x5d2d2a7a91e0;
L_0x5d2d2a7a8f00 .udp UDP_carryOut, L_0x5d2d2a7a9010, L_0x5d2d2a7a90b0, L_0x5d2d2a7a91e0;
v0x5d2d2a0998d0_0 .net "A", 0 0, L_0x5d2d2a7a9010;  1 drivers
v0x5d2d2a09c6c0_0 .net "B", 0 0, L_0x5d2d2a7a90b0;  1 drivers
v0x5d2d2a09dae0_0 .net "Cin", 0 0, L_0x5d2d2a7a91e0;  1 drivers
v0x5d2d2a09ef90_0 .net "Cout", 0 0, L_0x5d2d2a7a8f00;  1 drivers
v0x5d2d2a0a0440_0 .net "sum", 0 0, L_0x5d2d2a7a8cd0;  1 drivers
S_0x5d2d29dfb3d0 .scope generate, "genAdder[6]" "genAdder[6]" 8 9, 8 9 0, S_0x5d2d29e6b7e0;
 .timescale -9 -12;
P_0x5d2d2a20ddd0 .param/l "i" 0 8 9, +C4<0110>;
S_0x5d2d29dfc880 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d29dfb3d0;
 .timescale -9 -12;
S_0x5d2d29dfc030 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d29dfc880;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a7a9280 .udp UDP_sumOut, L_0x5d2d2a7a9450, L_0x5d2d2a7a9590, L_0x5d2d2a7a9630;
L_0x5d2d2a7a92f0 .udp UDP_carryOut, L_0x5d2d2a7a9450, L_0x5d2d2a7a9590, L_0x5d2d2a7a9630;
v0x5d2d2a0a18f0_0 .net "A", 0 0, L_0x5d2d2a7a9450;  1 drivers
v0x5d2d2a0a2da0_0 .net "B", 0 0, L_0x5d2d2a7a9590;  1 drivers
v0x5d2d2a0a42d0_0 .net "Cin", 0 0, L_0x5d2d2a7a9630;  1 drivers
v0x5d2d2a0a4480_0 .net "Cout", 0 0, L_0x5d2d2a7a92f0;  1 drivers
v0x5d2d2a09a420_0 .net "sum", 0 0, L_0x5d2d2a7a9280;  1 drivers
S_0x5d2d29dd2570 .scope generate, "genAdder[7]" "genAdder[7]" 8 9, 8 9 0, S_0x5d2d29e6b7e0;
 .timescale -9 -12;
P_0x5d2d2a213580 .param/l "i" 0 8 9, +C4<0111>;
S_0x5d2d29e2ad40 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d29dd2570;
 .timescale -9 -12;
S_0x5d2d29e25590 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d29e2ad40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a7a9780 .udp UDP_sumOut, L_0x5d2d2a7aa050, L_0x5d2d2a7aa0f0, L_0x5d2d2a7aa370;
L_0x5d2d2a7a97f0 .udp UDP_carryOut, L_0x5d2d2a7aa050, L_0x5d2d2a7aa0f0, L_0x5d2d2a7aa370;
v0x5d2d2a0a4ce0_0 .net "A", 0 0, L_0x5d2d2a7aa050;  1 drivers
v0x5d2d2a0a4f20_0 .net "B", 0 0, L_0x5d2d2a7aa0f0;  1 drivers
v0x5d2d2a09a660_0 .net "Cin", 0 0, L_0x5d2d2a7aa370;  1 drivers
v0x5d2d2a09a840_0 .net "Cout", 0 0, L_0x5d2d2a7a97f0;  1 drivers
v0x5d2d2a0cedb0_0 .net "sum", 0 0, L_0x5d2d2a7a9780;  1 drivers
S_0x5d2d29e1fde0 .scope module, "HybridAdderLayer1_4" "HybridAdder" 2 69, 3 1 0, S_0x5d2d2a3c7af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /OUTPUT 16 "sum";
    .port_info 3 /OUTPUT 1 "cout";
P_0x5d2d2a0c5f70 .param/l "N1" 0 3 1, +C4<00000000000000000000000000001000>;
P_0x5d2d2a0c5fb0 .param/l "N2" 0 3 1, +C4<00000000000000000000000000001000>;
P_0x5d2d2a0c5ff0 .param/l "addOrSub" 0 3 1, +C4<00000000000000000000000000000001>;
v0x5d2d2a2f1d90_0 .net "A", 15 0, v0x5d2d2a6df580_4;  alias, 1 drivers
v0x5d2d2a2f7540_0 .net "B", 15 0, v0x5d2d2a6df580_1;  alias, 1 drivers
v0x5d2d2a2dbea0_0 .net "cout", 0 0, L_0x5d2d2a7b5ce0;  1 drivers
v0x5d2d2a2fccf0_0 .net "fn", 0 0, L_0x5d2d2a7b3d40;  1 drivers
v0x5d2d2a3024a0_0 .net "selectedB", 15 0, L_0x5d2d2a7aaa50;  1 drivers
v0x5d2d2a302ac0_0 .net "sum", 15 0, L_0x5d2d2a7b5a90;  alias, 1 drivers
L_0x5d2d2a7b40d0 .part v0x5d2d2a6df580_4, 0, 8;
L_0x5d2d2a7b4170 .part L_0x5d2d2a7aaa50, 0, 8;
L_0x5d2d2a7b5a90 .concat8 [ 8 8 0 0], L_0x5d2d2a7b3c00, L_0x5d2d2a7b5c70;
L_0x5d2d2a7b5e60 .part v0x5d2d2a6df580_4, 8, 8;
L_0x5d2d2a7b5f00 .part L_0x5d2d2a7aaa50, 8, 8;
S_0x5d2d29df9f20 .scope generate, "genblk2" "genblk2" 3 10, 3 10 0, S_0x5d2d29e1fde0;
 .timescale -9 -12;
L_0x5d2d2a7aa9e0 .functor NOT 16, v0x5d2d2a6df580_1, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5d2d2a0be6a0_0 .net *"_ivl_0", 15 0, L_0x5d2d2a7aa9e0;  1 drivers
L_0x7347fc2c2138 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5d2d2a0bd500_0 .net/2u *"_ivl_2", 15 0, L_0x7347fc2c2138;  1 drivers
L_0x5d2d2a7aaa50 .arith/sum 16, L_0x5d2d2a7aa9e0, L_0x7347fc2c2138;
S_0x5d2d29de2040 .scope module, "nBitRcpa2Inst" "nBitRcpa2" 3 17, 4 1 0, S_0x5d2d29e1fde0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /OUTPUT 8 "sum";
    .port_info 3 /OUTPUT 1 "fn";
P_0x5d2d2a21d340 .param/l "N" 0 4 1, +C4<00000000000000000000000000001000>;
v0x5d2d2a2cd980_0 .net "A", 7 0, L_0x5d2d2a7b40d0;  1 drivers
v0x5d2d2a2cee30_0 .net "B", 7 0, L_0x5d2d2a7b4170;  1 drivers
v0x5d2d2a2d02e0_0 .net "F", 8 0, L_0x5d2d2a7b3f00;  1 drivers
v0x5d2d2a2d1790_0 .net *"_ivl_85", 0 0, L_0x5d2d2a7b3e60;  1 drivers
L_0x7347fc2c2180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d2d2a2d2c40_0 .net/2u *"_ivl_89", 0 0, L_0x7347fc2c2180;  1 drivers
v0x5d2d2a2d4170_0 .net "carry", 8 0, L_0x5d2d2a7b3ca0;  1 drivers
v0x5d2d2a2d4320_0 .net "fn", 0 0, L_0x5d2d2a7b3d40;  alias, 1 drivers
v0x5d2d2a2ca320_0 .net "sum", 7 0, L_0x5d2d2a7b3c00;  1 drivers
L_0x5d2d2a7ab6f0 .part L_0x5d2d2a7b40d0, 7, 1;
L_0x5d2d2a7ab790 .part L_0x5d2d2a7b4170, 7, 1;
L_0x5d2d2a7ab830 .part L_0x5d2d2a7b3ca0, 8, 1;
L_0x5d2d2a7ab8d0 .part L_0x5d2d2a7b3f00, 7, 1;
L_0x5d2d2a7ac740 .part L_0x5d2d2a7b40d0, 6, 1;
L_0x5d2d2a7ac7e0 .part L_0x5d2d2a7b4170, 6, 1;
L_0x5d2d2a7ac8d0 .part L_0x5d2d2a7b3ca0, 7, 1;
L_0x5d2d2a7ac9c0 .part L_0x5d2d2a7b3f00, 6, 1;
L_0x5d2d2a7adaa0 .part L_0x5d2d2a7b40d0, 5, 1;
L_0x5d2d2a7adb40 .part L_0x5d2d2a7b4170, 5, 1;
L_0x5d2d2a7adbe0 .part L_0x5d2d2a7b3ca0, 6, 1;
L_0x5d2d2a7adc80 .part L_0x5d2d2a7b3f00, 5, 1;
L_0x5d2d2a7aec90 .part L_0x5d2d2a7b40d0, 4, 1;
L_0x5d2d2a7aedc0 .part L_0x5d2d2a7b4170, 4, 1;
L_0x5d2d2a7aef70 .part L_0x5d2d2a7b3ca0, 5, 1;
L_0x5d2d2a7af0a0 .part L_0x5d2d2a7b3f00, 4, 1;
L_0x5d2d2a7b0050 .part L_0x5d2d2a7b40d0, 3, 1;
L_0x5d2d2a7b00f0 .part L_0x5d2d2a7b4170, 3, 1;
L_0x5d2d2a7b0230 .part L_0x5d2d2a7b3ca0, 4, 1;
L_0x5d2d2a7b02d0 .part L_0x5d2d2a7b3f00, 3, 1;
L_0x5d2d2a7b0190 .part L_0x5d2d2a7b40d0, 2, 1;
L_0x5d2d2a7b1290 .part L_0x5d2d2a7b4170, 2, 1;
L_0x5d2d2a7b13f0 .part L_0x5d2d2a7b3ca0, 3, 1;
L_0x5d2d2a7b1490 .part L_0x5d2d2a7b3f00, 2, 1;
L_0x5d2d2a7b2340 .part L_0x5d2d2a7b40d0, 1, 1;
L_0x5d2d2a7b23e0 .part L_0x5d2d2a7b4170, 1, 1;
L_0x5d2d2a7b2560 .part L_0x5d2d2a7b3ca0, 2, 1;
L_0x5d2d2a7b2600 .part L_0x5d2d2a7b3f00, 1, 1;
L_0x5d2d2a7b3330 .part L_0x5d2d2a7b40d0, 0, 1;
L_0x5d2d2a7b34e0 .part L_0x5d2d2a7b4170, 0, 1;
L_0x5d2d2a7b3790 .part L_0x5d2d2a7b3ca0, 1, 1;
L_0x5d2d2a7b3940 .part L_0x5d2d2a7b3f00, 0, 1;
LS_0x5d2d2a7b3c00_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a7b3050, L_0x5d2d2a7b2060, L_0x5d2d2a7b0e50, L_0x5d2d2a7afcb0;
LS_0x5d2d2a7b3c00_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a7ae850, L_0x5d2d2a7ad660, L_0x5d2d2a7ac300, L_0x5d2d2a7ab3c0;
L_0x5d2d2a7b3c00 .concat8 [ 4 4 0 0], LS_0x5d2d2a7b3c00_0_0, LS_0x5d2d2a7b3c00_0_4;
LS_0x5d2d2a7b3ca0_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a7b3230, L_0x5d2d2a7b2240, L_0x5d2d2a7b1100, L_0x5d2d2a7aff10;
LS_0x5d2d2a7b3ca0_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a7aeb00, L_0x5d2d2a7ad910, L_0x5d2d2a7ac5b0, L_0x5d2d2a7ab5a0;
LS_0x5d2d2a7b3ca0_0_8 .concat8 [ 1 0 0 0], L_0x5d2d2a7b3e60;
L_0x5d2d2a7b3ca0 .concat8 [ 4 4 1 0], LS_0x5d2d2a7b3ca0_0_0, LS_0x5d2d2a7b3ca0_0_4, LS_0x5d2d2a7b3ca0_0_8;
L_0x5d2d2a7b3e60 .part L_0x5d2d2a7b3f00, 8, 1;
LS_0x5d2d2a7b3f00_0_0 .concat8 [ 1 1 1 1], L_0x7347fc2c2180, L_0x5d2d2a7b2990, L_0x5d2d2a7b17b0, L_0x5d2d2a7b05f0;
LS_0x5d2d2a7b3f00_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a7af450, L_0x5d2d2a7adff0, L_0x5d2d2a7acd60, L_0x5d2d2a7abb70;
LS_0x5d2d2a7b3f00_0_8 .concat8 [ 1 0 0 0], L_0x5d2d2a7aacb0;
L_0x5d2d2a7b3f00 .concat8 [ 4 4 1 0], LS_0x5d2d2a7b3f00_0_0, LS_0x5d2d2a7b3f00_0_4, LS_0x5d2d2a7b3f00_0_8;
L_0x5d2d2a7b3d40 .part L_0x5d2d2a7b3f00, 8, 1;
S_0x5d2d29ddc890 .scope generate, "rcpa2Loop[0]" "rcpa2Loop[0]" 4 16, 4 16 0, S_0x5d2d29de2040;
 .timescale -9 -12;
P_0x5d2d2a1f1cc0 .param/l "i" 0 4 16, +C4<00>;
S_0x5d2d29dd70e0 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d29ddc890;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a0dab80_0 .net "Y", 0 0, L_0x5d2d2a7b2e70;  1 drivers
v0x5d2d2a0dc030_0 .net "a", 0 0, L_0x5d2d2a7b3330;  1 drivers
v0x5d2d2a0dd560_0 .net "b", 0 0, L_0x5d2d2a7b34e0;  1 drivers
v0x5d2d2a0dd710_0 .net "cIn", 0 0, L_0x5d2d2a7b3790;  1 drivers
v0x5d2d2a0d36b0_0 .net "cOut", 0 0, L_0x5d2d2a7b3230;  1 drivers
v0x5d2d2a0ddf70_0 .net "fIn", 0 0, L_0x5d2d2a7b3940;  1 drivers
v0x5d2d2a0de1b0_0 .net "fOut", 0 0, L_0x5d2d2a7b2990;  1 drivers
v0x5d2d2a0d38f0_0 .net "notCIn", 0 0, L_0x5d2d2a7b2a90;  1 drivers
v0x5d2d2a0d3ad0_0 .net "notCOut", 0 0, L_0x5d2d2a7b31c0;  1 drivers
v0x5d2d2a106690_0 .net "notFIn", 0 0, L_0x5d2d2a7b2ee0;  1 drivers
v0x5d2d2a106aa0_0 .net "notFOut", 0 0, L_0x5d2d2a7b2920;  1 drivers
v0x5d2d2a108510_0 .net "s", 0 0, L_0x5d2d2a7b3050;  1 drivers
S_0x5d2d29dd1930 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d29dd70e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a0b4420_0 .net "a", 0 0, L_0x5d2d2a7b3330;  alias, 1 drivers
v0x5d2d2a0b5860_0 .net "b", 0 0, L_0x5d2d2a7b34e0;  alias, 1 drivers
v0x5d2d2a0adf90_0 .net "c", 0 0, L_0x5d2d2a7b2a90;  alias, 1 drivers
v0x5d2d2a0acdf0_0 .net "node1", 0 0, L_0x5d2d2a7b2c00;  1 drivers
v0x5d2d2a0ad200_0 .net "node2", 0 0, L_0x5d2d2a7b2c70;  1 drivers
v0x5d2d2a0aec70_0 .net "out", 0 0, L_0x5d2d2a7b2e70;  alias, 1 drivers
S_0x5d2d29df6240 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d29dd1930;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7b2d70 .functor AND 1, L_0x5d2d2a7b2c70, L_0x5d2d2a7b2a90, C4<1>, C4<1>;
L_0x5d2d2a7b2e70 .functor NOT 1, L_0x5d2d2a7b2d70, C4<0>, C4<0>, C4<0>;
v0x5d2d2a0bf380_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7b2d70;  1 drivers
v0x5d2d2a0c07c0_0 .net "a", 0 0, L_0x5d2d2a7b2c70;  alias, 1 drivers
v0x5d2d2a0b8ef0_0 .net "b", 0 0, L_0x5d2d2a7b2a90;  alias, 1 drivers
v0x5d2d2a0b7d50_0 .net "out", 0 0, L_0x5d2d2a7b2e70;  alias, 1 drivers
S_0x5d2d29df75c0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d29dd1930;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7b2b90 .functor OR 1, L_0x5d2d2a7b3330, L_0x5d2d2a7b34e0, C4<0>, C4<0>;
L_0x5d2d2a7b2c00 .functor NOT 1, L_0x5d2d2a7b2b90, C4<0>, C4<0>, C4<0>;
v0x5d2d2a0b8160_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7b2b90;  1 drivers
v0x5d2d2a0b9bd0_0 .net "a", 0 0, L_0x5d2d2a7b3330;  alias, 1 drivers
v0x5d2d2a0bb010_0 .net "b", 0 0, L_0x5d2d2a7b34e0;  alias, 1 drivers
v0x5d2d2a0b3740_0 .net "out", 0 0, L_0x5d2d2a7b2c00;  alias, 1 drivers
S_0x5d2d29df8a70 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d29dd1930;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7b2c70 .functor NOT 1, L_0x5d2d2a7b2c00, C4<0>, C4<0>, C4<0>;
v0x5d2d2a0b25a0_0 .net "a", 0 0, L_0x5d2d2a7b2c00;  alias, 1 drivers
v0x5d2d2a0b29b0_0 .net "out", 0 0, L_0x5d2d2a7b2c70;  alias, 1 drivers
S_0x5d2d29de77f0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d29dd70e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7b2790 .functor AND 1, L_0x5d2d2a7b3330, L_0x5d2d2a7b34e0, C4<1>, C4<1>;
L_0x5d2d2a7b2920 .functor NOT 1, L_0x5d2d2a7b2790, C4<0>, C4<0>, C4<0>;
v0x5d2d2a0b00b0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7b2790;  1 drivers
v0x5d2d2a0a86f0_0 .net "a", 0 0, L_0x5d2d2a7b3330;  alias, 1 drivers
v0x5d2d2a0a7550_0 .net "b", 0 0, L_0x5d2d2a7b34e0;  alias, 1 drivers
v0x5d2d2a0a7960_0 .net "out", 0 0, L_0x5d2d2a7b2920;  alias, 1 drivers
S_0x5d2d29dc0cf0 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d29dd70e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7b2f50 .functor AND 1, L_0x5d2d2a7b2ee0, L_0x5d2d2a7b2e70, C4<1>, C4<1>;
L_0x5d2d2a7b3050 .functor NOT 1, L_0x5d2d2a7b2f50, C4<0>, C4<0>, C4<0>;
v0x5d2d2a0a93d0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7b2f50;  1 drivers
v0x5d2d2a0aa810_0 .net "a", 0 0, L_0x5d2d2a7b2ee0;  alias, 1 drivers
v0x5d2d2a0ab6d0_0 .net "b", 0 0, L_0x5d2d2a7b2e70;  alias, 1 drivers
v0x5d2d2a0b1720_0 .net "out", 0 0, L_0x5d2d2a7b3050;  alias, 1 drivers
S_0x5d2d29dc21a0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d29dd70e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7b30c0 .functor AND 1, L_0x5d2d2a7b3940, L_0x5d2d2a7b2e70, C4<1>, C4<1>;
L_0x5d2d2a7b31c0 .functor NOT 1, L_0x5d2d2a7b30c0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a0b6ed0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7b30c0;  1 drivers
v0x5d2d2a0bc680_0 .net "a", 0 0, L_0x5d2d2a7b3940;  alias, 1 drivers
v0x5d2d2a0c1e30_0 .net "b", 0 0, L_0x5d2d2a7b2e70;  alias, 1 drivers
v0x5d2d2a0c75e0_0 .net "out", 0 0, L_0x5d2d2a7b31c0;  alias, 1 drivers
S_0x5d2d29dc3650 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d29dd70e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7b2990 .functor NOT 1, L_0x5d2d2a7b2920, C4<0>, C4<0>, C4<0>;
v0x5d2d2a0abf40_0 .net "a", 0 0, L_0x5d2d2a7b2920;  alias, 1 drivers
v0x5d2d2a0ccd90_0 .net "out", 0 0, L_0x5d2d2a7b2990;  alias, 1 drivers
S_0x5d2d29dc4b00 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d29dd70e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7b2a90 .functor NOT 1, L_0x5d2d2a7b3790, C4<0>, C4<0>, C4<0>;
v0x5d2d2a0d2540_0 .net "a", 0 0, L_0x5d2d2a7b3790;  alias, 1 drivers
v0x5d2d2a0d2b60_0 .net "out", 0 0, L_0x5d2d2a7b2a90;  alias, 1 drivers
S_0x5d2d29dc42b0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d29dd70e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7b2ee0 .functor NOT 1, L_0x5d2d2a7b3940, C4<0>, C4<0>, C4<0>;
v0x5d2d2a0d5950_0 .net "a", 0 0, L_0x5d2d2a7b3940;  alias, 1 drivers
v0x5d2d2a0d6d70_0 .net "out", 0 0, L_0x5d2d2a7b2ee0;  alias, 1 drivers
S_0x5d2d29df2750 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d29dd70e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7b3230 .functor NOT 1, L_0x5d2d2a7b31c0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a0d8220_0 .net "a", 0 0, L_0x5d2d2a7b31c0;  alias, 1 drivers
v0x5d2d2a0d96d0_0 .net "out", 0 0, L_0x5d2d2a7b3230;  alias, 1 drivers
S_0x5d2d29decfa0 .scope generate, "rcpa2Loop[1]" "rcpa2Loop[1]" 4 16, 4 16 0, S_0x5d2d29de2040;
 .timescale -9 -12;
P_0x5d2d2a1cf590 .param/l "i" 0 4 16, +C4<01>;
S_0x5d2d29dbf840 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d29decfa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a0ea1a0_0 .net "Y", 0 0, L_0x5d2d2a7b1e00;  1 drivers
v0x5d2d2a0ef950_0 .net "a", 0 0, L_0x5d2d2a7b2340;  1 drivers
v0x5d2d2a0f5100_0 .net "b", 0 0, L_0x5d2d2a7b23e0;  1 drivers
v0x5d2d2a0fa8b0_0 .net "cIn", 0 0, L_0x5d2d2a7b2560;  1 drivers
v0x5d2d2a100060_0 .net "cOut", 0 0, L_0x5d2d2a7b2240;  1 drivers
v0x5d2d2a0e49c0_0 .net "fIn", 0 0, L_0x5d2d2a7b2600;  1 drivers
v0x5d2d2a105810_0 .net "fOut", 0 0, L_0x5d2d2a7b17b0;  1 drivers
v0x5d2d2a10afc0_0 .net "notCIn", 0 0, L_0x5d2d2a7b18f0;  1 drivers
v0x5d2d2a10b550_0 .net "notCOut", 0 0, L_0x5d2d2a7b21d0;  1 drivers
v0x5d2d2a10f760_0 .net "notFIn", 0 0, L_0x5d2d2a7b1e90;  1 drivers
v0x5d2d2a110c10_0 .net "notFOut", 0 0, L_0x5d2d2a7b1720;  1 drivers
v0x5d2d2a1120c0_0 .net "s", 0 0, L_0x5d2d2a7b2060;  1 drivers
S_0x5d2d29db5170 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d29dbf840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a0f7120_0 .net "a", 0 0, L_0x5d2d2a7b2340;  alias, 1 drivers
v0x5d2d2a0f5f80_0 .net "b", 0 0, L_0x5d2d2a7b23e0;  alias, 1 drivers
v0x5d2d2a0f6390_0 .net "c", 0 0, L_0x5d2d2a7b18f0;  alias, 1 drivers
v0x5d2d2a0f7e00_0 .net "node1", 0 0, L_0x5d2d2a7b1ac0;  1 drivers
v0x5d2d2a0f9240_0 .net "node2", 0 0, L_0x5d2d2a7b1ba0;  1 drivers
v0x5d2d2a0f1970_0 .net "out", 0 0, L_0x5d2d2a7b1e00;  alias, 1 drivers
S_0x5d2d29daf9c0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d29db5170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7b1ce0 .functor AND 1, L_0x5d2d2a7b1ba0, L_0x5d2d2a7b18f0, C4<1>, C4<1>;
L_0x5d2d2a7b1e00 .functor NOT 1, L_0x5d2d2a7b1ce0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a102080_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7b1ce0;  1 drivers
v0x5d2d2a100ee0_0 .net "a", 0 0, L_0x5d2d2a7b1ba0;  alias, 1 drivers
v0x5d2d2a1012f0_0 .net "b", 0 0, L_0x5d2d2a7b18f0;  alias, 1 drivers
v0x5d2d2a102d60_0 .net "out", 0 0, L_0x5d2d2a7b1e00;  alias, 1 drivers
S_0x5d2d29daa210 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d29db5170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7b1a30 .functor OR 1, L_0x5d2d2a7b2340, L_0x5d2d2a7b23e0, C4<0>, C4<0>;
L_0x5d2d2a7b1ac0 .functor NOT 1, L_0x5d2d2a7b1a30, C4<0>, C4<0>, C4<0>;
v0x5d2d2a1041a0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7b1a30;  1 drivers
v0x5d2d2a0fc8d0_0 .net "a", 0 0, L_0x5d2d2a7b2340;  alias, 1 drivers
v0x5d2d2a0fb730_0 .net "b", 0 0, L_0x5d2d2a7b23e0;  alias, 1 drivers
v0x5d2d2a0fbb40_0 .net "out", 0 0, L_0x5d2d2a7b1ac0;  alias, 1 drivers
S_0x5d2d29da4a60 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d29db5170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7b1ba0 .functor NOT 1, L_0x5d2d2a7b1ac0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a0fd5b0_0 .net "a", 0 0, L_0x5d2d2a7b1ac0;  alias, 1 drivers
v0x5d2d2a0fe9f0_0 .net "out", 0 0, L_0x5d2d2a7b1ba0;  alias, 1 drivers
S_0x5d2d29d9f2b0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d29dbf840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7b1330 .functor AND 1, L_0x5d2d2a7b2340, L_0x5d2d2a7b23e0, C4<1>, C4<1>;
L_0x5d2d2a7b1720 .functor NOT 1, L_0x5d2d2a7b1330, C4<0>, C4<0>, C4<0>;
v0x5d2d2a0f07d0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7b1330;  1 drivers
v0x5d2d2a0f0be0_0 .net "a", 0 0, L_0x5d2d2a7b2340;  alias, 1 drivers
v0x5d2d2a0f2650_0 .net "b", 0 0, L_0x5d2d2a7b23e0;  alias, 1 drivers
v0x5d2d2a0f3a90_0 .net "out", 0 0, L_0x5d2d2a7b1720;  alias, 1 drivers
S_0x5d2d29d99b00 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d29dbf840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7b1f40 .functor AND 1, L_0x5d2d2a7b1e90, L_0x5d2d2a7b1e00, C4<1>, C4<1>;
L_0x5d2d2a7b2060 .functor NOT 1, L_0x5d2d2a7b1f40, C4<0>, C4<0>, C4<0>;
v0x5d2d2a0ec1c0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7b1f40;  1 drivers
v0x5d2d2a0eb020_0 .net "a", 0 0, L_0x5d2d2a7b1e90;  alias, 1 drivers
v0x5d2d2a0eb430_0 .net "b", 0 0, L_0x5d2d2a7b1e00;  alias, 1 drivers
v0x5d2d2a0ecea0_0 .net "out", 0 0, L_0x5d2d2a7b2060;  alias, 1 drivers
S_0x5d2d29dbe420 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d29dbf840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7b20d0 .functor AND 1, L_0x5d2d2a7b2600, L_0x5d2d2a7b1e00, C4<1>, C4<1>;
L_0x5d2d2a7b21d0 .functor NOT 1, L_0x5d2d2a7b20d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a0ee2e0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7b20d0;  1 drivers
v0x5d2d2a0e6a10_0 .net "a", 0 0, L_0x5d2d2a7b2600;  alias, 1 drivers
v0x5d2d2a0e5870_0 .net "b", 0 0, L_0x5d2d2a7b1e00;  alias, 1 drivers
v0x5d2d2a0e5c80_0 .net "out", 0 0, L_0x5d2d2a7b21d0;  alias, 1 drivers
S_0x5d2d29dba920 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d29dbf840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7b17b0 .functor NOT 1, L_0x5d2d2a7b1720, C4<0>, C4<0>, C4<0>;
v0x5d2d2a0e76f0_0 .net "a", 0 0, L_0x5d2d2a7b1720;  alias, 1 drivers
v0x5d2d2a0e8b30_0 .net "out", 0 0, L_0x5d2d2a7b17b0;  alias, 1 drivers
S_0x5d2d29d85df0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d29dbf840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7b18f0 .functor NOT 1, L_0x5d2d2a7b2560, C4<0>, C4<0>, C4<0>;
v0x5d2d2a0e1170_0 .net "a", 0 0, L_0x5d2d2a7b2560;  alias, 1 drivers
v0x5d2d2a0dffd0_0 .net "out", 0 0, L_0x5d2d2a7b18f0;  alias, 1 drivers
S_0x5d2d29d87170 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d29dbf840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7b1e90 .functor NOT 1, L_0x5d2d2a7b2600, C4<0>, C4<0>, C4<0>;
v0x5d2d2a0e03e0_0 .net "a", 0 0, L_0x5d2d2a7b2600;  alias, 1 drivers
v0x5d2d2a0e1e50_0 .net "out", 0 0, L_0x5d2d2a7b1e90;  alias, 1 drivers
S_0x5d2d29d88620 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d29dbf840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7b2240 .functor NOT 1, L_0x5d2d2a7b21d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a0e3290_0 .net "a", 0 0, L_0x5d2d2a7b21d0;  alias, 1 drivers
v0x5d2d2a0e4150_0 .net "out", 0 0, L_0x5d2d2a7b2240;  alias, 1 drivers
S_0x5d2d29d89ad0 .scope generate, "rcpa2Loop[2]" "rcpa2Loop[2]" 4 16, 4 16 0, S_0x5d2d29de2040;
 .timescale -9 -12;
P_0x5d2d2a113000 .param/l "i" 0 4 16, +C4<010>;
S_0x5d2d29d8af80 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d29d89ad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a1cd1f0_0 .net "Y", 0 0, L_0x5d2d2a7b0bf0;  1 drivers
v0x5d2d2a1c5920_0 .net "a", 0 0, L_0x5d2d2a7b0190;  1 drivers
v0x5d2d2a1c4780_0 .net "b", 0 0, L_0x5d2d2a7b1290;  1 drivers
v0x5d2d2a1c4b90_0 .net "cIn", 0 0, L_0x5d2d2a7b13f0;  1 drivers
v0x5d2d2a1c6600_0 .net "cOut", 0 0, L_0x5d2d2a7b1100;  1 drivers
v0x5d2d2a1c7a40_0 .net "fIn", 0 0, L_0x5d2d2a7b1490;  1 drivers
v0x5d2d2a1c0080_0 .net "fOut", 0 0, L_0x5d2d2a7b05f0;  1 drivers
v0x5d2d2a1beee0_0 .net "notCIn", 0 0, L_0x5d2d2a7b0730;  1 drivers
v0x5d2d2a1bf2f0_0 .net "notCOut", 0 0, L_0x5d2d2a7b1070;  1 drivers
v0x5d2d2a1c21a0_0 .net "notFIn", 0 0, L_0x5d2d2a7b0c80;  1 drivers
v0x5d2d2a1c3060_0 .net "notFOut", 0 0, L_0x5d2d2a7b0560;  1 drivers
v0x5d2d2a1c90b0_0 .net "s", 0 0, L_0x5d2d2a7b0e50;  1 drivers
S_0x5d2d29d8c430 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d29d8af80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a1e7420_0 .net "a", 0 0, L_0x5d2d2a7b0190;  alias, 1 drivers
v0x5d2d2a1e8860_0 .net "b", 0 0, L_0x5d2d2a7b1290;  alias, 1 drivers
v0x5d2d2a1e0f90_0 .net "c", 0 0, L_0x5d2d2a7b0730;  alias, 1 drivers
v0x5d2d2a1dfdf0_0 .net "node1", 0 0, L_0x5d2d2a7b0900;  1 drivers
v0x5d2d2a1e0200_0 .net "node2", 0 0, L_0x5d2d2a7b0990;  1 drivers
v0x5d2d2a1e1c70_0 .net "out", 0 0, L_0x5d2d2a7b0bf0;  alias, 1 drivers
S_0x5d2d29d8bbe0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d29d8c430;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7b0ad0 .functor AND 1, L_0x5d2d2a7b0990, L_0x5d2d2a7b0730, C4<1>, C4<1>;
L_0x5d2d2a7b0bf0 .functor NOT 1, L_0x5d2d2a7b0ad0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a114a20_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7b0ad0;  1 drivers
v0x5d2d2a115f50_0 .net "a", 0 0, L_0x5d2d2a7b0990;  alias, 1 drivers
v0x5d2d2a116100_0 .net "b", 0 0, L_0x5d2d2a7b0730;  alias, 1 drivers
v0x5d2d2a10c0a0_0 .net "out", 0 0, L_0x5d2d2a7b0bf0;  alias, 1 drivers
S_0x5d2d29d613b0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d29d8c430;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7b0870 .functor OR 1, L_0x5d2d2a7b0190, L_0x5d2d2a7b1290, C4<0>, C4<0>;
L_0x5d2d2a7b0900 .functor NOT 1, L_0x5d2d2a7b0870, C4<0>, C4<0>, C4<0>;
v0x5d2d2a116960_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7b0870;  1 drivers
v0x5d2d2a10c2e0_0 .net "a", 0 0, L_0x5d2d2a7b0190;  alias, 1 drivers
v0x5d2d2a10c4c0_0 .net "b", 0 0, L_0x5d2d2a7b1290;  alias, 1 drivers
v0x5d2d2a1e6740_0 .net "out", 0 0, L_0x5d2d2a7b0900;  alias, 1 drivers
S_0x5d2d2a3e9030 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d29d8c430;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7b0990 .functor NOT 1, L_0x5d2d2a7b0900, C4<0>, C4<0>, C4<0>;
v0x5d2d2a1e55a0_0 .net "a", 0 0, L_0x5d2d2a7b0900;  alias, 1 drivers
v0x5d2d2a1e59b0_0 .net "out", 0 0, L_0x5d2d2a7b0990;  alias, 1 drivers
S_0x5d2d29d821d0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d29d8af80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7b0420 .functor AND 1, L_0x5d2d2a7b0190, L_0x5d2d2a7b1290, C4<1>, C4<1>;
L_0x5d2d2a7b0560 .functor NOT 1, L_0x5d2d2a7b0420, C4<0>, C4<0>, C4<0>;
v0x5d2d2a1e30b0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7b0420;  1 drivers
v0x5d2d2a1db7e0_0 .net "a", 0 0, L_0x5d2d2a7b0190;  alias, 1 drivers
v0x5d2d2a1da640_0 .net "b", 0 0, L_0x5d2d2a7b1290;  alias, 1 drivers
v0x5d2d2a1daa50_0 .net "out", 0 0, L_0x5d2d2a7b0560;  alias, 1 drivers
S_0x5d2d29d7ca20 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d29d8af80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7b0d30 .functor AND 1, L_0x5d2d2a7b0c80, L_0x5d2d2a7b0bf0, C4<1>, C4<1>;
L_0x5d2d2a7b0e50 .functor NOT 1, L_0x5d2d2a7b0d30, C4<0>, C4<0>, C4<0>;
v0x5d2d2a1dc4c0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7b0d30;  1 drivers
v0x5d2d2a1dd900_0 .net "a", 0 0, L_0x5d2d2a7b0c80;  alias, 1 drivers
v0x5d2d2a1d6030_0 .net "b", 0 0, L_0x5d2d2a7b0bf0;  alias, 1 drivers
v0x5d2d2a1d4e90_0 .net "out", 0 0, L_0x5d2d2a7b0e50;  alias, 1 drivers
S_0x5d2d29d77270 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d29d8af80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7b0f30 .functor AND 1, L_0x5d2d2a7b1490, L_0x5d2d2a7b0bf0, C4<1>, C4<1>;
L_0x5d2d2a7b1070 .functor NOT 1, L_0x5d2d2a7b0f30, C4<0>, C4<0>, C4<0>;
v0x5d2d2a1d52a0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7b0f30;  1 drivers
v0x5d2d2a1d6d10_0 .net "a", 0 0, L_0x5d2d2a7b1490;  alias, 1 drivers
v0x5d2d2a1d8150_0 .net "b", 0 0, L_0x5d2d2a7b0bf0;  alias, 1 drivers
v0x5d2d2a1d0880_0 .net "out", 0 0, L_0x5d2d2a7b1070;  alias, 1 drivers
S_0x5d2d29d71ac0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d29d8af80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7b05f0 .functor NOT 1, L_0x5d2d2a7b0560, C4<0>, C4<0>, C4<0>;
v0x5d2d2a1cf6e0_0 .net "a", 0 0, L_0x5d2d2a7b0560;  alias, 1 drivers
v0x5d2d2a1cfaf0_0 .net "out", 0 0, L_0x5d2d2a7b05f0;  alias, 1 drivers
S_0x5d2d29d6c310 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d29d8af80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7b0730 .functor NOT 1, L_0x5d2d2a7b13f0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a1d1560_0 .net "a", 0 0, L_0x5d2d2a7b13f0;  alias, 1 drivers
v0x5d2d2a1d29a0_0 .net "out", 0 0, L_0x5d2d2a7b0730;  alias, 1 drivers
S_0x5d2d29d66b60 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d29d8af80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7b0c80 .functor NOT 1, L_0x5d2d2a7b1490, C4<0>, C4<0>, C4<0>;
v0x5d2d2a1cb0d0_0 .net "a", 0 0, L_0x5d2d2a7b1490;  alias, 1 drivers
v0x5d2d2a1c9f30_0 .net "out", 0 0, L_0x5d2d2a7b0c80;  alias, 1 drivers
S_0x5d2d2a3e3880 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d29d8af80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7b1100 .functor NOT 1, L_0x5d2d2a7b1070, C4<0>, C4<0>, C4<0>;
v0x5d2d2a1ca340_0 .net "a", 0 0, L_0x5d2d2a7b1070;  alias, 1 drivers
v0x5d2d2a1cbdb0_0 .net "out", 0 0, L_0x5d2d2a7b1100;  alias, 1 drivers
S_0x5d2d2a3b55d0 .scope generate, "rcpa2Loop[3]" "rcpa2Loop[3]" 4 16, 4 16 0, S_0x5d2d29de2040;
 .timescale -9 -12;
P_0x5d2d2a0f0680 .param/l "i" 0 4 16, +C4<011>;
S_0x5d2d2a3bd400 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a3b55d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a210040_0 .net "Y", 0 0, L_0x5d2d2a7afa50;  1 drivers
v0x5d2d2a208770_0 .net "a", 0 0, L_0x5d2d2a7b0050;  1 drivers
v0x5d2d2a2075d0_0 .net "b", 0 0, L_0x5d2d2a7b00f0;  1 drivers
v0x5d2d2a2079e0_0 .net "cIn", 0 0, L_0x5d2d2a7b0230;  1 drivers
v0x5d2d2a209450_0 .net "cOut", 0 0, L_0x5d2d2a7aff10;  1 drivers
v0x5d2d2a20a890_0 .net "fIn", 0 0, L_0x5d2d2a7b02d0;  1 drivers
v0x5d2d2a202fc0_0 .net "fOut", 0 0, L_0x5d2d2a7af450;  1 drivers
v0x5d2d2a201e20_0 .net "notCIn", 0 0, L_0x5d2d2a7af590;  1 drivers
v0x5d2d2a202230_0 .net "notCOut", 0 0, L_0x5d2d2a7afe80;  1 drivers
v0x5d2d2a2050e0_0 .net "notFIn", 0 0, L_0x5d2d2a7afae0;  1 drivers
v0x5d2d2a1fd810_0 .net "notFOut", 0 0, L_0x5d2d2a7af3c0;  1 drivers
v0x5d2d2a1fc670_0 .net "s", 0 0, L_0x5d2d2a7afcb0;  1 drivers
S_0x5d2d2a3c8210 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a3bd400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a1f2230_0 .net "a", 0 0, L_0x5d2d2a7b0050;  alias, 1 drivers
v0x5d2d2a1f36e0_0 .net "b", 0 0, L_0x5d2d2a7b00f0;  alias, 1 drivers
v0x5d2d2a1f4c10_0 .net "c", 0 0, L_0x5d2d2a7af590;  alias, 1 drivers
v0x5d2d2a1f4dc0_0 .net "node1", 0 0, L_0x5d2d2a7af760;  1 drivers
v0x5d2d2a1eadc0_0 .net "node2", 0 0, L_0x5d2d2a7af7f0;  1 drivers
v0x5d2d2a1f5620_0 .net "out", 0 0, L_0x5d2d2a7afa50;  alias, 1 drivers
S_0x5d2d2a3cd9c0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a3c8210;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7af930 .functor AND 1, L_0x5d2d2a7af7f0, L_0x5d2d2a7af590, C4<1>, C4<1>;
L_0x5d2d2a7afa50 .functor NOT 1, L_0x5d2d2a7af930, C4<0>, C4<0>, C4<0>;
v0x5d2d2a1d97c0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7af930;  1 drivers
v0x5d2d2a1def70_0 .net "a", 0 0, L_0x5d2d2a7af7f0;  alias, 1 drivers
v0x5d2d2a1c38d0_0 .net "b", 0 0, L_0x5d2d2a7af590;  alias, 1 drivers
v0x5d2d2a1e4720_0 .net "out", 0 0, L_0x5d2d2a7afa50;  alias, 1 drivers
S_0x5d2d2a3d3170 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a3c8210;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7af6d0 .functor OR 1, L_0x5d2d2a7b0050, L_0x5d2d2a7b00f0, C4<0>, C4<0>;
L_0x5d2d2a7af760 .functor NOT 1, L_0x5d2d2a7af6d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a1e9ed0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7af6d0;  1 drivers
v0x5d2d2a1ea3d0_0 .net "a", 0 0, L_0x5d2d2a7b0050;  alias, 1 drivers
v0x5d2d2a1ed000_0 .net "b", 0 0, L_0x5d2d2a7b00f0;  alias, 1 drivers
v0x5d2d2a1ee420_0 .net "out", 0 0, L_0x5d2d2a7af760;  alias, 1 drivers
S_0x5d2d2a3d8920 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a3c8210;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7af7f0 .functor NOT 1, L_0x5d2d2a7af760, C4<0>, C4<0>, C4<0>;
v0x5d2d2a1ef8d0_0 .net "a", 0 0, L_0x5d2d2a7af760;  alias, 1 drivers
v0x5d2d2a1f0d80_0 .net "out", 0 0, L_0x5d2d2a7af7f0;  alias, 1 drivers
S_0x5d2d2a3de0d0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a3bd400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7add20 .functor AND 1, L_0x5d2d2a7b0050, L_0x5d2d2a7b00f0, C4<1>, C4<1>;
L_0x5d2d2a7af3c0 .functor NOT 1, L_0x5d2d2a7add20, C4<0>, C4<0>, C4<0>;
v0x5d2d2a1eb180_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7add20;  1 drivers
v0x5d2d2a21e630_0 .net "a", 0 0, L_0x5d2d2a7b0050;  alias, 1 drivers
v0x5d2d2a21d490_0 .net "b", 0 0, L_0x5d2d2a7b00f0;  alias, 1 drivers
v0x5d2d2a21d8a0_0 .net "out", 0 0, L_0x5d2d2a7af3c0;  alias, 1 drivers
S_0x5d2d2a3ad7a0 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a3bd400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7afb90 .functor AND 1, L_0x5d2d2a7afae0, L_0x5d2d2a7afa50, C4<1>, C4<1>;
L_0x5d2d2a7afcb0 .functor NOT 1, L_0x5d2d2a7afb90, C4<0>, C4<0>, C4<0>;
v0x5d2d2a21f310_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7afb90;  1 drivers
v0x5d2d2a220750_0 .net "a", 0 0, L_0x5d2d2a7afae0;  alias, 1 drivers
v0x5d2d2a218e80_0 .net "b", 0 0, L_0x5d2d2a7afa50;  alias, 1 drivers
v0x5d2d2a217ce0_0 .net "out", 0 0, L_0x5d2d2a7afcb0;  alias, 1 drivers
S_0x5d2d2a39e400 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a3bd400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7afd40 .functor AND 1, L_0x5d2d2a7b02d0, L_0x5d2d2a7afa50, C4<1>, C4<1>;
L_0x5d2d2a7afe80 .functor NOT 1, L_0x5d2d2a7afd40, C4<0>, C4<0>, C4<0>;
v0x5d2d2a2180f0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7afd40;  1 drivers
v0x5d2d2a219b60_0 .net "a", 0 0, L_0x5d2d2a7b02d0;  alias, 1 drivers
v0x5d2d2a21afa0_0 .net "b", 0 0, L_0x5d2d2a7afa50;  alias, 1 drivers
v0x5d2d2a2136d0_0 .net "out", 0 0, L_0x5d2d2a7afe80;  alias, 1 drivers
S_0x5d2d2a396660 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a3bd400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7af450 .functor NOT 1, L_0x5d2d2a7af3c0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a212530_0 .net "a", 0 0, L_0x5d2d2a7af3c0;  alias, 1 drivers
v0x5d2d2a212940_0 .net "out", 0 0, L_0x5d2d2a7af450;  alias, 1 drivers
S_0x5d2d2a38e8c0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a3bd400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7af590 .functor NOT 1, L_0x5d2d2a7b0230, C4<0>, C4<0>, C4<0>;
v0x5d2d2a2143b0_0 .net "a", 0 0, L_0x5d2d2a7b0230;  alias, 1 drivers
v0x5d2d2a2157f0_0 .net "out", 0 0, L_0x5d2d2a7af590;  alias, 1 drivers
S_0x5d2d2a38e120 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a3bd400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7afae0 .functor NOT 1, L_0x5d2d2a7b02d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a20df20_0 .net "a", 0 0, L_0x5d2d2a7b02d0;  alias, 1 drivers
v0x5d2d2a20cd80_0 .net "out", 0 0, L_0x5d2d2a7afae0;  alias, 1 drivers
S_0x5d2d2a395ec0 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a3bd400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7aff10 .functor NOT 1, L_0x5d2d2a7afe80, C4<0>, C4<0>, C4<0>;
v0x5d2d2a20d190_0 .net "a", 0 0, L_0x5d2d2a7afe80;  alias, 1 drivers
v0x5d2d2a20ec00_0 .net "out", 0 0, L_0x5d2d2a7aff10;  alias, 1 drivers
S_0x5d2d2a39dc60 .scope generate, "rcpa2Loop[4]" "rcpa2Loop[4]" 4 16, 4 16 0, S_0x5d2d29de2040;
 .timescale -9 -12;
P_0x5d2d2a0d9160 .param/l "i" 0 4 16, +C4<0100>;
S_0x5d2d2a3a5a00 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a39dc60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a251ae0_0 .net "Y", 0 0, L_0x5d2d2a7ae5f0;  1 drivers
v0x5d2d2a252f20_0 .net "a", 0 0, L_0x5d2d2a7aec90;  1 drivers
v0x5d2d2a24b650_0 .net "b", 0 0, L_0x5d2d2a7aedc0;  1 drivers
v0x5d2d2a24a4b0_0 .net "cIn", 0 0, L_0x5d2d2a7aef70;  1 drivers
v0x5d2d2a24a8c0_0 .net "cOut", 0 0, L_0x5d2d2a7aeb00;  1 drivers
v0x5d2d2a24c330_0 .net "fIn", 0 0, L_0x5d2d2a7af0a0;  1 drivers
v0x5d2d2a24d770_0 .net "fOut", 0 0, L_0x5d2d2a7adff0;  1 drivers
v0x5d2d2a245ea0_0 .net "notCIn", 0 0, L_0x5d2d2a7ae130;  1 drivers
v0x5d2d2a244d00_0 .net "notCOut", 0 0, L_0x5d2d2a7aea70;  1 drivers
v0x5d2d2a246b80_0 .net "notFIn", 0 0, L_0x5d2d2a7ae680;  1 drivers
v0x5d2d2a247fc0_0 .net "notFOut", 0 0, L_0x5d2d2a7adf60;  1 drivers
v0x5d2d2a2406f0_0 .net "s", 0 0, L_0x5d2d2a7ae850;  1 drivers
S_0x5d2d2a3a61a0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a3a5a00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a2116b0_0 .net "a", 0 0, L_0x5d2d2a7aec90;  alias, 1 drivers
v0x5d2d2a216e60_0 .net "b", 0 0, L_0x5d2d2a7aedc0;  alias, 1 drivers
v0x5d2d2a1fb7c0_0 .net "c", 0 0, L_0x5d2d2a7ae130;  alias, 1 drivers
v0x5d2d2a21c610_0 .net "node1", 0 0, L_0x5d2d2a7ae300;  1 drivers
v0x5d2d2a221dc0_0 .net "node2", 0 0, L_0x5d2d2a7ae390;  1 drivers
v0x5d2d2a2222c0_0 .net "out", 0 0, L_0x5d2d2a7ae5f0;  alias, 1 drivers
S_0x5d2d2a362110 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a3a61a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7ae4d0 .functor AND 1, L_0x5d2d2a7ae390, L_0x5d2d2a7ae130, C4<1>, C4<1>;
L_0x5d2d2a7ae5f0 .functor NOT 1, L_0x5d2d2a7ae4d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a1fe4f0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7ae4d0;  1 drivers
v0x5d2d2a1ff930_0 .net "a", 0 0, L_0x5d2d2a7ae390;  alias, 1 drivers
v0x5d2d2a1f7f70_0 .net "b", 0 0, L_0x5d2d2a7ae130;  alias, 1 drivers
v0x5d2d2a1f6dd0_0 .net "out", 0 0, L_0x5d2d2a7ae5f0;  alias, 1 drivers
S_0x5d2d2a3678c0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a3a61a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7ae270 .functor OR 1, L_0x5d2d2a7aec90, L_0x5d2d2a7aedc0, C4<0>, C4<0>;
L_0x5d2d2a7ae300 .functor NOT 1, L_0x5d2d2a7ae270, C4<0>, C4<0>, C4<0>;
v0x5d2d2a1f71e0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7ae270;  1 drivers
v0x5d2d2a1f8c50_0 .net "a", 0 0, L_0x5d2d2a7aec90;  alias, 1 drivers
v0x5d2d2a1fa090_0 .net "b", 0 0, L_0x5d2d2a7aedc0;  alias, 1 drivers
v0x5d2d2a1faf50_0 .net "out", 0 0, L_0x5d2d2a7ae300;  alias, 1 drivers
S_0x5d2d2a36d070 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a3a61a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7ae390 .functor NOT 1, L_0x5d2d2a7ae300, C4<0>, C4<0>, C4<0>;
v0x5d2d2a200fa0_0 .net "a", 0 0, L_0x5d2d2a7ae300;  alias, 1 drivers
v0x5d2d2a20bf00_0 .net "out", 0 0, L_0x5d2d2a7ae390;  alias, 1 drivers
S_0x5d2d2a372820 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a3a5a00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7add90 .functor AND 1, L_0x5d2d2a7aec90, L_0x5d2d2a7aedc0, C4<1>, C4<1>;
L_0x5d2d2a7adf60 .functor NOT 1, L_0x5d2d2a7add90, C4<0>, C4<0>, C4<0>;
v0x5d2d2a224f80_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7add90;  1 drivers
v0x5d2d2a2263a0_0 .net "a", 0 0, L_0x5d2d2a7aec90;  alias, 1 drivers
v0x5d2d2a227850_0 .net "b", 0 0, L_0x5d2d2a7aedc0;  alias, 1 drivers
v0x5d2d2a228d00_0 .net "out", 0 0, L_0x5d2d2a7adf60;  alias, 1 drivers
S_0x5d2d2a37e400 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a3a5a00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7ae730 .functor AND 1, L_0x5d2d2a7ae680, L_0x5d2d2a7ae5f0, C4<1>, C4<1>;
L_0x5d2d2a7ae850 .functor NOT 1, L_0x5d2d2a7ae730, C4<0>, C4<0>, C4<0>;
v0x5d2d2a22a1b0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7ae730;  1 drivers
v0x5d2d2a22b660_0 .net "a", 0 0, L_0x5d2d2a7ae680;  alias, 1 drivers
v0x5d2d2a22cb90_0 .net "b", 0 0, L_0x5d2d2a7ae5f0;  alias, 1 drivers
v0x5d2d2a22cd40_0 .net "out", 0 0, L_0x5d2d2a7ae850;  alias, 1 drivers
S_0x5d2d2a3b5d70 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a3a5a00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7ae930 .functor AND 1, L_0x5d2d2a7af0a0, L_0x5d2d2a7ae5f0, C4<1>, C4<1>;
L_0x5d2d2a7aea70 .functor NOT 1, L_0x5d2d2a7ae930, C4<0>, C4<0>, C4<0>;
v0x5d2d2a222cf0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7ae930;  1 drivers
v0x5d2d2a22d5a0_0 .net "a", 0 0, L_0x5d2d2a7af0a0;  alias, 1 drivers
v0x5d2d2a222f30_0 .net "b", 0 0, L_0x5d2d2a7ae5f0;  alias, 1 drivers
v0x5d2d2a2230e0_0 .net "out", 0 0, L_0x5d2d2a7aea70;  alias, 1 drivers
S_0x5d2d2a3adf40 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a3a5a00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7adff0 .functor NOT 1, L_0x5d2d2a7adf60, C4<0>, C4<0>, C4<0>;
v0x5d2d2a2565b0_0 .net "a", 0 0, L_0x5d2d2a7adf60;  alias, 1 drivers
v0x5d2d2a255410_0 .net "out", 0 0, L_0x5d2d2a7adff0;  alias, 1 drivers
S_0x5d2d2a35c960 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a3a5a00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7ae130 .functor NOT 1, L_0x5d2d2a7aef70, C4<0>, C4<0>, C4<0>;
v0x5d2d2a255820_0 .net "a", 0 0, L_0x5d2d2a7aef70;  alias, 1 drivers
v0x5d2d2a257290_0 .net "out", 0 0, L_0x5d2d2a7ae130;  alias, 1 drivers
S_0x5d2d2a32a000 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a3a5a00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7ae680 .functor NOT 1, L_0x5d2d2a7af0a0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a2586d0_0 .net "a", 0 0, L_0x5d2d2a7af0a0;  alias, 1 drivers
v0x5d2d2a250e00_0 .net "out", 0 0, L_0x5d2d2a7ae680;  alias, 1 drivers
S_0x5d2d2a32f7b0 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a3a5a00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7aeb00 .functor NOT 1, L_0x5d2d2a7aea70, C4<0>, C4<0>, C4<0>;
v0x5d2d2a24fc60_0 .net "a", 0 0, L_0x5d2d2a7aea70;  alias, 1 drivers
v0x5d2d2a250070_0 .net "out", 0 0, L_0x5d2d2a7aeb00;  alias, 1 drivers
S_0x5d2d2a334f60 .scope generate, "rcpa2Loop[5]" "rcpa2Loop[5]" 4 16, 4 16 0, S_0x5d2d29de2040;
 .timescale -9 -12;
P_0x5d2d2a0b7c00 .param/l "i" 0 4 16, +C4<0101>;
S_0x5d2d2a33a710 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a334f60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a265520_0 .net "Y", 0 0, L_0x5d2d2a7ad400;  1 drivers
v0x5d2d2a25aeb0_0 .net "a", 0 0, L_0x5d2d2a7adaa0;  1 drivers
v0x5d2d2a25b060_0 .net "b", 0 0, L_0x5d2d2a7adb40;  1 drivers
v0x5d2d2a28e530_0 .net "cIn", 0 0, L_0x5d2d2a7adbe0;  1 drivers
v0x5d2d2a28d390_0 .net "cOut", 0 0, L_0x5d2d2a7ad910;  1 drivers
v0x5d2d2a28d7a0_0 .net "fIn", 0 0, L_0x5d2d2a7adc80;  1 drivers
v0x5d2d2a28f210_0 .net "fOut", 0 0, L_0x5d2d2a7acd60;  1 drivers
v0x5d2d2a290650_0 .net "notCIn", 0 0, L_0x5d2d2a7acef0;  1 drivers
v0x5d2d2a288d80_0 .net "notCOut", 0 0, L_0x5d2d2a7ad880;  1 drivers
v0x5d2d2a287ff0_0 .net "notFIn", 0 0, L_0x5d2d2a7ad490;  1 drivers
v0x5d2d2a289a60_0 .net "notFOut", 0 0, L_0x5d2d2a7accd0;  1 drivers
v0x5d2d2a28aea0_0 .net "s", 0 0, L_0x5d2d2a7ad660;  1 drivers
S_0x5d2d2a3464b0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a33a710;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a234a00_0 .net "a", 0 0, L_0x5d2d2a7adaa0;  alias, 1 drivers
v0x5d2d2a236470_0 .net "b", 0 0, L_0x5d2d2a7adb40;  alias, 1 drivers
v0x5d2d2a2378b0_0 .net "c", 0 0, L_0x5d2d2a7acef0;  alias, 1 drivers
v0x5d2d2a22fef0_0 .net "node1", 0 0, L_0x5d2d2a7ad0c0;  1 drivers
v0x5d2d2a22ed50_0 .net "node2", 0 0, L_0x5d2d2a7ad1a0;  1 drivers
v0x5d2d2a22f160_0 .net "out", 0 0, L_0x5d2d2a7ad400;  alias, 1 drivers
S_0x5d2d2a351a00 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a3464b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7ad2e0 .functor AND 1, L_0x5d2d2a7ad1a0, L_0x5d2d2a7acef0, C4<1>, C4<1>;
L_0x5d2d2a7ad400 .functor NOT 1, L_0x5d2d2a7ad2e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a23f960_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7ad2e0;  1 drivers
v0x5d2d2a2413d0_0 .net "a", 0 0, L_0x5d2d2a7ad1a0;  alias, 1 drivers
v0x5d2d2a242810_0 .net "b", 0 0, L_0x5d2d2a7acef0;  alias, 1 drivers
v0x5d2d2a23af40_0 .net "out", 0 0, L_0x5d2d2a7ad400;  alias, 1 drivers
S_0x5d2d2a3571b0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a3464b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7ad030 .functor OR 1, L_0x5d2d2a7adaa0, L_0x5d2d2a7adb40, C4<0>, C4<0>;
L_0x5d2d2a7ad0c0 .functor NOT 1, L_0x5d2d2a7ad030, C4<0>, C4<0>, C4<0>;
v0x5d2d2a239da0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7ad030;  1 drivers
v0x5d2d2a23a1b0_0 .net "a", 0 0, L_0x5d2d2a7adaa0;  alias, 1 drivers
v0x5d2d2a23bc20_0 .net "b", 0 0, L_0x5d2d2a7adb40;  alias, 1 drivers
v0x5d2d2a23d060_0 .net "out", 0 0, L_0x5d2d2a7ad0c0;  alias, 1 drivers
S_0x5d2d2a324850 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a3464b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7ad1a0 .functor NOT 1, L_0x5d2d2a7ad0c0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a235790_0 .net "a", 0 0, L_0x5d2d2a7ad0c0;  alias, 1 drivers
v0x5d2d2a2345f0_0 .net "out", 0 0, L_0x5d2d2a7ad1a0;  alias, 1 drivers
S_0x5d2d2a2f1580 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a33a710;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7acb00 .functor AND 1, L_0x5d2d2a7adaa0, L_0x5d2d2a7adb40, C4<1>, C4<1>;
L_0x5d2d2a7accd0 .functor NOT 1, L_0x5d2d2a7acb00, C4<0>, C4<0>, C4<0>;
v0x5d2d2a230bd0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7acb00;  1 drivers
v0x5d2d2a232010_0 .net "a", 0 0, L_0x5d2d2a7adaa0;  alias, 1 drivers
v0x5d2d2a232ed0_0 .net "b", 0 0, L_0x5d2d2a7adb40;  alias, 1 drivers
v0x5d2d2a238f20_0 .net "out", 0 0, L_0x5d2d2a7accd0;  alias, 1 drivers
S_0x5d2d2a2f6d30 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a33a710;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7ad540 .functor AND 1, L_0x5d2d2a7ad490, L_0x5d2d2a7ad400, C4<1>, C4<1>;
L_0x5d2d2a7ad660 .functor NOT 1, L_0x5d2d2a7ad540, C4<0>, C4<0>, C4<0>;
v0x5d2d2a243e80_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7ad540;  1 drivers
v0x5d2d2a249630_0 .net "a", 0 0, L_0x5d2d2a7ad490;  alias, 1 drivers
v0x5d2d2a24ede0_0 .net "b", 0 0, L_0x5d2d2a7ad400;  alias, 1 drivers
v0x5d2d2a233740_0 .net "out", 0 0, L_0x5d2d2a7ad660;  alias, 1 drivers
S_0x5d2d2a2fc4e0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a33a710;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7ad740 .functor AND 1, L_0x5d2d2a7adc80, L_0x5d2d2a7ad400, C4<1>, C4<1>;
L_0x5d2d2a7ad880 .functor NOT 1, L_0x5d2d2a7ad740, C4<0>, C4<0>, C4<0>;
v0x5d2d2a254590_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7ad740;  1 drivers
v0x5d2d2a259d40_0 .net "a", 0 0, L_0x5d2d2a7adc80;  alias, 1 drivers
v0x5d2d2a25a240_0 .net "b", 0 0, L_0x5d2d2a7ad400;  alias, 1 drivers
v0x5d2d2a25cf00_0 .net "out", 0 0, L_0x5d2d2a7ad880;  alias, 1 drivers
S_0x5d2d2a301c90 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a33a710;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7acd60 .functor NOT 1, L_0x5d2d2a7accd0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a25e320_0 .net "a", 0 0, L_0x5d2d2a7accd0;  alias, 1 drivers
v0x5d2d2a25f7d0_0 .net "out", 0 0, L_0x5d2d2a7acd60;  alias, 1 drivers
S_0x5d2d2a30dac0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a33a710;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7acef0 .functor NOT 1, L_0x5d2d2a7adbe0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a260c80_0 .net "a", 0 0, L_0x5d2d2a7adbe0;  alias, 1 drivers
v0x5d2d2a262130_0 .net "out", 0 0, L_0x5d2d2a7acef0;  alias, 1 drivers
S_0x5d2d2a3198f0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a33a710;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7ad490 .functor NOT 1, L_0x5d2d2a7adc80, C4<0>, C4<0>, C4<0>;
v0x5d2d2a2635e0_0 .net "a", 0 0, L_0x5d2d2a7adc80;  alias, 1 drivers
v0x5d2d2a264b10_0 .net "out", 0 0, L_0x5d2d2a7ad490;  alias, 1 drivers
S_0x5d2d2a31f0a0 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a33a710;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7ad910 .functor NOT 1, L_0x5d2d2a7ad880, C4<0>, C4<0>, C4<0>;
v0x5d2d2a264cc0_0 .net "a", 0 0, L_0x5d2d2a7ad880;  alias, 1 drivers
v0x5d2d2a25ac70_0 .net "out", 0 0, L_0x5d2d2a7ad910;  alias, 1 drivers
S_0x5d2d2a2ebdd0 .scope generate, "rcpa2Loop[6]" "rcpa2Loop[6]" 4 16, 4 16 0, S_0x5d2d29de2040;
 .timescale -9 -12;
P_0x5d2d2a0a1380 .param/l "i" 0 4 16, +C4<0110>;
S_0x5d2d2a2b8510 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a2ebdd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a291cc0_0 .net "Y", 0 0, L_0x5d2d2a7ac0a0;  1 drivers
v0x5d2d2a2921c0_0 .net "a", 0 0, L_0x5d2d2a7ac740;  1 drivers
v0x5d2d2a294e80_0 .net "b", 0 0, L_0x5d2d2a7ac7e0;  1 drivers
v0x5d2d2a2962a0_0 .net "cIn", 0 0, L_0x5d2d2a7ac8d0;  1 drivers
v0x5d2d2a297750_0 .net "cOut", 0 0, L_0x5d2d2a7ac5b0;  1 drivers
v0x5d2d2a298c00_0 .net "fIn", 0 0, L_0x5d2d2a7ac9c0;  1 drivers
v0x5d2d2a29a0b0_0 .net "fOut", 0 0, L_0x5d2d2a7abb70;  1 drivers
v0x5d2d2a29b560_0 .net "notCIn", 0 0, L_0x5d2d2a7abc70;  1 drivers
v0x5d2d2a29ca90_0 .net "notCOut", 0 0, L_0x5d2d2a7ac520;  1 drivers
v0x5d2d2a29d4a0_0 .net "notFIn", 0 0, L_0x5d2d2a7ac130;  1 drivers
v0x5d2d2a292e30_0 .net "notFOut", 0 0, L_0x5d2d2a7abb00;  1 drivers
v0x5d2d2a292fe0_0 .net "s", 0 0, L_0x5d2d2a7ac300;  1 drivers
S_0x5d2d2a2bdcc0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a2b8510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a2774d0_0 .net "a", 0 0, L_0x5d2d2a7ac740;  alias, 1 drivers
v0x5d2d2a2778e0_0 .net "b", 0 0, L_0x5d2d2a7ac7e0;  alias, 1 drivers
v0x5d2d2a279350_0 .net "c", 0 0, L_0x5d2d2a7abc70;  alias, 1 drivers
v0x5d2d2a27a790_0 .net "node1", 0 0, L_0x5d2d2a7abde0;  1 drivers
v0x5d2d2a272ec0_0 .net "node2", 0 0, L_0x5d2d2a7abea0;  1 drivers
v0x5d2d2a271d20_0 .net "out", 0 0, L_0x5d2d2a7ac0a0;  alias, 1 drivers
S_0x5d2d2a2c3470 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a2bdcc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7abfa0 .functor AND 1, L_0x5d2d2a7abea0, L_0x5d2d2a7abc70, C4<1>, C4<1>;
L_0x5d2d2a7ac0a0 .functor NOT 1, L_0x5d2d2a7abfa0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a282430_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7abfa0;  1 drivers
v0x5d2d2a282840_0 .net "a", 0 0, L_0x5d2d2a7abea0;  alias, 1 drivers
v0x5d2d2a2842b0_0 .net "b", 0 0, L_0x5d2d2a7abc70;  alias, 1 drivers
v0x5d2d2a2856f0_0 .net "out", 0 0, L_0x5d2d2a7ac0a0;  alias, 1 drivers
S_0x5d2d2a2c8c20 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a2bdcc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7abd70 .functor OR 1, L_0x5d2d2a7ac740, L_0x5d2d2a7ac7e0, C4<0>, C4<0>;
L_0x5d2d2a7abde0 .functor NOT 1, L_0x5d2d2a7abd70, C4<0>, C4<0>, C4<0>;
v0x5d2d2a27de20_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7abd70;  1 drivers
v0x5d2d2a27cc80_0 .net "a", 0 0, L_0x5d2d2a7ac740;  alias, 1 drivers
v0x5d2d2a27d090_0 .net "b", 0 0, L_0x5d2d2a7ac7e0;  alias, 1 drivers
v0x5d2d2a27eb00_0 .net "out", 0 0, L_0x5d2d2a7abde0;  alias, 1 drivers
S_0x5d2d2a2d4770 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a2bdcc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7abea0 .functor NOT 1, L_0x5d2d2a7abde0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a27ff40_0 .net "a", 0 0, L_0x5d2d2a7abde0;  alias, 1 drivers
v0x5d2d2a278670_0 .net "out", 0 0, L_0x5d2d2a7abea0;  alias, 1 drivers
S_0x5d2d2a2e0e70 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a2b8510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7ab970 .functor AND 1, L_0x5d2d2a7ac740, L_0x5d2d2a7ac7e0, C4<1>, C4<1>;
L_0x5d2d2a7abb00 .functor NOT 1, L_0x5d2d2a7ab970, C4<0>, C4<0>, C4<0>;
v0x5d2d2a272130_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7ab970;  1 drivers
v0x5d2d2a273ba0_0 .net "a", 0 0, L_0x5d2d2a7ac740;  alias, 1 drivers
v0x5d2d2a274fe0_0 .net "b", 0 0, L_0x5d2d2a7ac7e0;  alias, 1 drivers
v0x5d2d2a26d710_0 .net "out", 0 0, L_0x5d2d2a7abb00;  alias, 1 drivers
S_0x5d2d2a2e6620 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a2b8510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7ac1e0 .functor AND 1, L_0x5d2d2a7ac130, L_0x5d2d2a7ac0a0, C4<1>, C4<1>;
L_0x5d2d2a7ac300 .functor NOT 1, L_0x5d2d2a7ac1e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a26c570_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7ac1e0;  1 drivers
v0x5d2d2a26c980_0 .net "a", 0 0, L_0x5d2d2a7ac130;  alias, 1 drivers
v0x5d2d2a26e3f0_0 .net "b", 0 0, L_0x5d2d2a7ac0a0;  alias, 1 drivers
v0x5d2d2a26f830_0 .net "out", 0 0, L_0x5d2d2a7ac300;  alias, 1 drivers
S_0x5d2d2a2b2d60 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a2b8510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7ac3e0 .functor AND 1, L_0x5d2d2a7ac9c0, L_0x5d2d2a7ac0a0, C4<1>, C4<1>;
L_0x5d2d2a7ac520 .functor NOT 1, L_0x5d2d2a7ac3e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a267e70_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7ac3e0;  1 drivers
v0x5d2d2a266cd0_0 .net "a", 0 0, L_0x5d2d2a7ac9c0;  alias, 1 drivers
v0x5d2d2a2670e0_0 .net "b", 0 0, L_0x5d2d2a7ac0a0;  alias, 1 drivers
v0x5d2d2a268b50_0 .net "out", 0 0, L_0x5d2d2a7ac520;  alias, 1 drivers
S_0x5d2d2a280da0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a2b8510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7abb70 .functor NOT 1, L_0x5d2d2a7abb00, C4<0>, C4<0>, C4<0>;
v0x5d2d2a269f90_0 .net "a", 0 0, L_0x5d2d2a7abb00;  alias, 1 drivers
v0x5d2d2a26ae50_0 .net "out", 0 0, L_0x5d2d2a7abb70;  alias, 1 drivers
S_0x5d2d2a286550 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a2b8510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7abc70 .functor NOT 1, L_0x5d2d2a7ac8d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a270ea0_0 .net "a", 0 0, L_0x5d2d2a7ac8d0;  alias, 1 drivers
v0x5d2d2a27be00_0 .net "out", 0 0, L_0x5d2d2a7abc70;  alias, 1 drivers
S_0x5d2d2a28bd00 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a2b8510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7ac130 .functor NOT 1, L_0x5d2d2a7ac9c0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a2815b0_0 .net "a", 0 0, L_0x5d2d2a7ac9c0;  alias, 1 drivers
v0x5d2d2a286d60_0 .net "out", 0 0, L_0x5d2d2a7ac130;  alias, 1 drivers
S_0x5d2d2a2914b0 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a2b8510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7ac5b0 .functor NOT 1, L_0x5d2d2a7ac520, C4<0>, C4<0>, C4<0>;
v0x5d2d2a26b6c0_0 .net "a", 0 0, L_0x5d2d2a7ac520;  alias, 1 drivers
v0x5d2d2a28c510_0 .net "out", 0 0, L_0x5d2d2a7ac5b0;  alias, 1 drivers
S_0x5d2d2a29d090 .scope generate, "rcpa2Loop[7]" "rcpa2Loop[7]" 4 16, 4 16 0, S_0x5d2d29de2040;
 .timescale -9 -12;
P_0x5d2d2a07ea00 .param/l "i" 0 4 16, +C4<0111>;
S_0x5d2d2a2a7e00 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a29d090;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a29e850_0 .net "Y", 0 0, L_0x5d2d2a7ab1e0;  1 drivers
v0x5d2d2a2a02c0_0 .net "a", 0 0, L_0x5d2d2a7ab6f0;  1 drivers
v0x5d2d2a2a1700_0 .net "b", 0 0, L_0x5d2d2a7ab790;  1 drivers
v0x5d2d2a2a25c0_0 .net "cIn", 0 0, L_0x5d2d2a7ab830;  1 drivers
v0x5d2d2a2a8610_0 .net "cOut", 0 0, L_0x5d2d2a7ab5a0;  1 drivers
v0x5d2d2a2b3570_0 .net "fIn", 0 0, L_0x5d2d2a7ab8d0;  1 drivers
v0x5d2d2a2b8d20_0 .net "fOut", 0 0, L_0x5d2d2a7aacb0;  1 drivers
v0x5d2d2a2be4d0_0 .net "notCIn", 0 0, L_0x5d2d2a7aadb0;  1 drivers
v0x5d2d2a2a2e30_0 .net "notCOut", 0 0, L_0x5d2d2a7ab530;  1 drivers
v0x5d2d2a2c9430_0 .net "notFIn", 0 0, L_0x5d2d2a7ab250;  1 drivers
v0x5d2d2a2c9930_0 .net "notFOut", 0 0, L_0x5d2d2a7aac40;  1 drivers
v0x5d2d2a2cc560_0 .net "s", 0 0, L_0x5d2d2a7ab3c0;  1 drivers
S_0x5d2d2a2ad5b0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a2a7e00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a2b9ba0_0 .net "a", 0 0, L_0x5d2d2a7ab6f0;  alias, 1 drivers
v0x5d2d2a2b9fb0_0 .net "b", 0 0, L_0x5d2d2a7ab790;  alias, 1 drivers
v0x5d2d2a2bba20_0 .net "c", 0 0, L_0x5d2d2a7aadb0;  alias, 1 drivers
v0x5d2d2a2bce60_0 .net "node1", 0 0, L_0x5d2d2a7aaf20;  1 drivers
v0x5d2d2a2b5590_0 .net "node2", 0 0, L_0x5d2d2a7aafe0;  1 drivers
v0x5d2d2a2b43f0_0 .net "out", 0 0, L_0x5d2d2a7ab1e0;  alias, 1 drivers
S_0x5d2d2a27b5f0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a2ad5b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7ab0e0 .functor AND 1, L_0x5d2d2a7aafe0, L_0x5d2d2a7aadb0, C4<1>, C4<1>;
L_0x5d2d2a7ab1e0 .functor NOT 1, L_0x5d2d2a7ab0e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a2c4b00_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7ab0e0;  1 drivers
v0x5d2d2a2c4f10_0 .net "a", 0 0, L_0x5d2d2a7aafe0;  alias, 1 drivers
v0x5d2d2a2c6980_0 .net "b", 0 0, L_0x5d2d2a7aadb0;  alias, 1 drivers
v0x5d2d2a2c7dc0_0 .net "out", 0 0, L_0x5d2d2a7ab1e0;  alias, 1 drivers
S_0x5d2d2a248e20 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a2ad5b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7aaeb0 .functor OR 1, L_0x5d2d2a7ab6f0, L_0x5d2d2a7ab790, C4<0>, C4<0>;
L_0x5d2d2a7aaf20 .functor NOT 1, L_0x5d2d2a7aaeb0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a2c04f0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7aaeb0;  1 drivers
v0x5d2d2a2bf350_0 .net "a", 0 0, L_0x5d2d2a7ab6f0;  alias, 1 drivers
v0x5d2d2a2bf760_0 .net "b", 0 0, L_0x5d2d2a7ab790;  alias, 1 drivers
v0x5d2d2a2c11d0_0 .net "out", 0 0, L_0x5d2d2a7aaf20;  alias, 1 drivers
S_0x5d2d2a24e5d0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a2ad5b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7aafe0 .functor NOT 1, L_0x5d2d2a7aaf20, C4<0>, C4<0>, C4<0>;
v0x5d2d2a2c2610_0 .net "a", 0 0, L_0x5d2d2a7aaf20;  alias, 1 drivers
v0x5d2d2a2bad40_0 .net "out", 0 0, L_0x5d2d2a7aafe0;  alias, 1 drivers
S_0x5d2d2a253d80 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a2a7e00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7aaaf0 .functor AND 1, L_0x5d2d2a7ab6f0, L_0x5d2d2a7ab790, C4<1>, C4<1>;
L_0x5d2d2a7aac40 .functor NOT 1, L_0x5d2d2a7aaaf0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a2b4800_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7aaaf0;  1 drivers
v0x5d2d2a2b6270_0 .net "a", 0 0, L_0x5d2d2a7ab6f0;  alias, 1 drivers
v0x5d2d2a2b76b0_0 .net "b", 0 0, L_0x5d2d2a7ab790;  alias, 1 drivers
v0x5d2d2a2afde0_0 .net "out", 0 0, L_0x5d2d2a7aac40;  alias, 1 drivers
S_0x5d2d2a259530 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a2a7e00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7ab2c0 .functor AND 1, L_0x5d2d2a7ab250, L_0x5d2d2a7ab1e0, C4<1>, C4<1>;
L_0x5d2d2a7ab3c0 .functor NOT 1, L_0x5d2d2a7ab2c0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a2aec40_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7ab2c0;  1 drivers
v0x5d2d2a2af050_0 .net "a", 0 0, L_0x5d2d2a7ab250;  alias, 1 drivers
v0x5d2d2a2b0ac0_0 .net "b", 0 0, L_0x5d2d2a7ab1e0;  alias, 1 drivers
v0x5d2d2a2b1f00_0 .net "out", 0 0, L_0x5d2d2a7ab3c0;  alias, 1 drivers
S_0x5d2d2a265110 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a2a7e00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7ab430 .functor AND 1, L_0x5d2d2a7ab8d0, L_0x5d2d2a7ab1e0, C4<1>, C4<1>;
L_0x5d2d2a7ab530 .functor NOT 1, L_0x5d2d2a7ab430, C4<0>, C4<0>, C4<0>;
v0x5d2d2a2aa630_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7ab430;  1 drivers
v0x5d2d2a2a9490_0 .net "a", 0 0, L_0x5d2d2a7ab8d0;  alias, 1 drivers
v0x5d2d2a2a98a0_0 .net "b", 0 0, L_0x5d2d2a7ab1e0;  alias, 1 drivers
v0x5d2d2a2ab310_0 .net "out", 0 0, L_0x5d2d2a7ab530;  alias, 1 drivers
S_0x5d2d2a270690 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a2a7e00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7aacb0 .functor NOT 1, L_0x5d2d2a7aac40, C4<0>, C4<0>, C4<0>;
v0x5d2d2a2ac750_0 .net "a", 0 0, L_0x5d2d2a7aac40;  alias, 1 drivers
v0x5d2d2a2a4e80_0 .net "out", 0 0, L_0x5d2d2a7aacb0;  alias, 1 drivers
S_0x5d2d2a275e40 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a2a7e00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7aadb0 .functor NOT 1, L_0x5d2d2a7ab830, C4<0>, C4<0>, C4<0>;
v0x5d2d2a2a3ce0_0 .net "a", 0 0, L_0x5d2d2a7ab830;  alias, 1 drivers
v0x5d2d2a2a40f0_0 .net "out", 0 0, L_0x5d2d2a7aadb0;  alias, 1 drivers
S_0x5d2d2a243670 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a2a7e00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7ab250 .functor NOT 1, L_0x5d2d2a7ab8d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a2a5b60_0 .net "a", 0 0, L_0x5d2d2a7ab8d0;  alias, 1 drivers
v0x5d2d2a2a6fa0_0 .net "out", 0 0, L_0x5d2d2a7ab250;  alias, 1 drivers
S_0x5d2d2a210ea0 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a2a7e00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7ab5a0 .functor NOT 1, L_0x5d2d2a7ab530, C4<0>, C4<0>, C4<0>;
v0x5d2d2a29f5e0_0 .net "a", 0 0, L_0x5d2d2a7ab530;  alias, 1 drivers
v0x5d2d2a29e440_0 .net "out", 0 0, L_0x5d2d2a7ab5a0;  alias, 1 drivers
S_0x5d2d2a216650 .scope module, "nBitRippleCarryAdderInst" "nBitRippleCarryAdder" 3 23, 8 3 0, S_0x5d2d29e1fde0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 8 "A";
    .port_info 3 /INPUT 8 "B";
    .port_info 4 /INPUT 1 "cin";
P_0x5d2d2a094d10 .param/l "N" 0 8 3, +C4<00000000000000000000000000001000>;
L_0x5d2d2a7b5c70 .functor BUFZ 8, L_0x5d2d2a7b5780, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5d2d2a2d78c0_0 .net "A", 7 0, L_0x5d2d2a7b5e60;  1 drivers
v0x5d2d2a2d9330_0 .net "B", 7 0, L_0x5d2d2a7b5f00;  1 drivers
v0x5d2d2a2da770_0 .net "carryMiddle", 7 0, L_0x5d2d2a7b5410;  1 drivers
v0x5d2d2a2db630_0 .net "cin", 0 0, L_0x5d2d2a7b3d40;  alias, 1 drivers
v0x5d2d2a2e1680_0 .net "cout", 0 0, L_0x5d2d2a7b5ce0;  alias, 1 drivers
v0x5d2d2a2e6e30_0 .net "sum", 7 0, L_0x5d2d2a7b5c70;  1 drivers
v0x5d2d2a2ec5e0_0 .net "sum11", 7 0, L_0x5d2d2a7b5780;  1 drivers
L_0x5d2d2a7b4280 .part L_0x5d2d2a7b5e60, 0, 1;
L_0x5d2d2a7b4320 .part L_0x5d2d2a7b5f00, 0, 1;
L_0x5d2d2a7b44a0 .part L_0x5d2d2a7b5e60, 1, 1;
L_0x5d2d2a7b4540 .part L_0x5d2d2a7b5f00, 1, 1;
L_0x5d2d2a7b45e0 .part L_0x5d2d2a7b5410, 0, 1;
L_0x5d2d2a7b4760 .part L_0x5d2d2a7b5e60, 2, 1;
L_0x5d2d2a7b4800 .part L_0x5d2d2a7b5f00, 2, 1;
L_0x5d2d2a7b48a0 .part L_0x5d2d2a7b5410, 1, 1;
L_0x5d2d2a7b4a20 .part L_0x5d2d2a7b5e60, 3, 1;
L_0x5d2d2a7b4ac0 .part L_0x5d2d2a7b5f00, 3, 1;
L_0x5d2d2a7b4b60 .part L_0x5d2d2a7b5410, 2, 1;
L_0x5d2d2a7b4ce0 .part L_0x5d2d2a7b5e60, 4, 1;
L_0x5d2d2a7b4df0 .part L_0x5d2d2a7b5f00, 4, 1;
L_0x5d2d2a7b4e90 .part L_0x5d2d2a7b5410, 3, 1;
L_0x5d2d2a7b5020 .part L_0x5d2d2a7b5e60, 5, 1;
L_0x5d2d2a7b50c0 .part L_0x5d2d2a7b5f00, 5, 1;
L_0x5d2d2a7b51f0 .part L_0x5d2d2a7b5410, 4, 1;
L_0x5d2d2a7b5370 .part L_0x5d2d2a7b5e60, 6, 1;
L_0x5d2d2a7b54b0 .part L_0x5d2d2a7b5f00, 6, 1;
L_0x5d2d2a7b5550 .part L_0x5d2d2a7b5410, 5, 1;
LS_0x5d2d2a7b5410_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a7b4210, L_0x5d2d2a7b4430, L_0x5d2d2a7b46f0, L_0x5d2d2a7b49b0;
LS_0x5d2d2a7b5410_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a7b4c70, L_0x5d2d2a7b4fb0, L_0x5d2d2a7b5300, L_0x5d2d2a7b5710;
L_0x5d2d2a7b5410 .concat8 [ 4 4 0 0], LS_0x5d2d2a7b5410_0_0, LS_0x5d2d2a7b5410_0_4;
LS_0x5d2d2a7b5780_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a7b3de0, L_0x5d2d2a7b43c0, L_0x5d2d2a7b4680, L_0x5d2d2a7b4940;
LS_0x5d2d2a7b5780_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a7b4c00, L_0x5d2d2a7b4d80, L_0x5d2d2a7b5290, L_0x5d2d2a7b56a0;
L_0x5d2d2a7b5780 .concat8 [ 4 4 0 0], LS_0x5d2d2a7b5780_0_0, LS_0x5d2d2a7b5780_0_4;
L_0x5d2d2a7b55f0 .part L_0x5d2d2a7b5e60, 7, 1;
L_0x5d2d2a7b58e0 .part L_0x5d2d2a7b5f00, 7, 1;
L_0x5d2d2a7b5820 .part L_0x5d2d2a7b5410, 6, 1;
L_0x5d2d2a7b5ce0 .part L_0x5d2d2a7b5410, 7, 1;
S_0x5d2d2a21be00 .scope generate, "genAdder[0]" "genAdder[0]" 8 9, 8 9 0, S_0x5d2d2a216650;
 .timescale -9 -12;
P_0x5d2d2a069e40 .param/l "i" 0 8 9, +C4<00>;
S_0x5d2d2a2215b0 .scope generate, "genblk2" "genblk2" 8 10, 8 10 0, S_0x5d2d2a21be00;
 .timescale -9 -12;
S_0x5d2d2a22d190 .scope module, "f" "FA" 8 11, 9 33 0, S_0x5d2d2a2215b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a7b3de0 .udp UDP_sumOut, L_0x5d2d2a7b4280, L_0x5d2d2a7b4320, L_0x5d2d2a7b3d40;
L_0x5d2d2a7b4210 .udp UDP_carryOut, L_0x5d2d2a7b4280, L_0x5d2d2a7b4320, L_0x5d2d2a7b3d40;
v0x5d2d2a2d4b80_0 .net "A", 0 0, L_0x5d2d2a7b4280;  1 drivers
v0x5d2d2a2d4dc0_0 .net "B", 0 0, L_0x5d2d2a7b4320;  1 drivers
v0x5d2d2a2ca6e0_0 .net "Cin", 0 0, L_0x5d2d2a7b3d40;  alias, 1 drivers
v0x5d2d2a2fed10_0 .net "Cout", 0 0, L_0x5d2d2a7b4210;  1 drivers
v0x5d2d2a2fdb70_0 .net "sum", 0 0, L_0x5d2d2a7b3de0;  1 drivers
S_0x5d2d2a238710 .scope generate, "genAdder[1]" "genAdder[1]" 8 9, 8 9 0, S_0x5d2d2a216650;
 .timescale -9 -12;
P_0x5d2d2a063800 .param/l "i" 0 8 9, +C4<01>;
S_0x5d2d2a23dec0 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a238710;
 .timescale -9 -12;
S_0x5d2d2a20b6f0 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a23dec0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a7b43c0 .udp UDP_sumOut, L_0x5d2d2a7b44a0, L_0x5d2d2a7b4540, L_0x5d2d2a7b45e0;
L_0x5d2d2a7b4430 .udp UDP_carryOut, L_0x5d2d2a7b44a0, L_0x5d2d2a7b4540, L_0x5d2d2a7b45e0;
v0x5d2d2a2fdf80_0 .net "A", 0 0, L_0x5d2d2a7b44a0;  1 drivers
v0x5d2d2a2ff9f0_0 .net "B", 0 0, L_0x5d2d2a7b4540;  1 drivers
v0x5d2d2a300e30_0 .net "Cin", 0 0, L_0x5d2d2a7b45e0;  1 drivers
v0x5d2d2a2f9560_0 .net "Cout", 0 0, L_0x5d2d2a7b4430;  1 drivers
v0x5d2d2a2f83c0_0 .net "sum", 0 0, L_0x5d2d2a7b43c0;  1 drivers
S_0x5d2d2a1d8fb0 .scope generate, "genAdder[2]" "genAdder[2]" 8 9, 8 9 0, S_0x5d2d2a216650;
 .timescale -9 -12;
P_0x5d2d2a035780 .param/l "i" 0 8 9, +C4<010>;
S_0x5d2d2a1de760 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a1d8fb0;
 .timescale -9 -12;
S_0x5d2d2a1e3f10 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a1de760;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a7b4680 .udp UDP_sumOut, L_0x5d2d2a7b4760, L_0x5d2d2a7b4800, L_0x5d2d2a7b48a0;
L_0x5d2d2a7b46f0 .udp UDP_carryOut, L_0x5d2d2a7b4760, L_0x5d2d2a7b4800, L_0x5d2d2a7b48a0;
v0x5d2d2a2f87d0_0 .net "A", 0 0, L_0x5d2d2a7b4760;  1 drivers
v0x5d2d2a2fa240_0 .net "B", 0 0, L_0x5d2d2a7b4800;  1 drivers
v0x5d2d2a2fb680_0 .net "Cin", 0 0, L_0x5d2d2a7b48a0;  1 drivers
v0x5d2d2a2f3db0_0 .net "Cout", 0 0, L_0x5d2d2a7b46f0;  1 drivers
v0x5d2d2a2f2c10_0 .net "sum", 0 0, L_0x5d2d2a7b4680;  1 drivers
S_0x5d2d2a1e96c0 .scope generate, "genAdder[3]" "genAdder[3]" 8 9, 8 9 0, S_0x5d2d2a216650;
 .timescale -9 -12;
P_0x5d2d2a03b020 .param/l "i" 0 8 9, +C4<011>;
S_0x5d2d2a1f5210 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a1e96c0;
 .timescale -9 -12;
S_0x5d2d2a200790 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a1f5210;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a7b4940 .udp UDP_sumOut, L_0x5d2d2a7b4a20, L_0x5d2d2a7b4ac0, L_0x5d2d2a7b4b60;
L_0x5d2d2a7b49b0 .udp UDP_carryOut, L_0x5d2d2a7b4a20, L_0x5d2d2a7b4ac0, L_0x5d2d2a7b4b60;
v0x5d2d2a2f3020_0 .net "A", 0 0, L_0x5d2d2a7b4a20;  1 drivers
v0x5d2d2a2f4a90_0 .net "B", 0 0, L_0x5d2d2a7b4ac0;  1 drivers
v0x5d2d2a2f5ed0_0 .net "Cin", 0 0, L_0x5d2d2a7b4b60;  1 drivers
v0x5d2d2a2ee600_0 .net "Cout", 0 0, L_0x5d2d2a7b49b0;  1 drivers
v0x5d2d2a2ed460_0 .net "sum", 0 0, L_0x5d2d2a7b4940;  1 drivers
S_0x5d2d2a205f40 .scope generate, "genAdder[4]" "genAdder[4]" 8 9, 8 9 0, S_0x5d2d2a216650;
 .timescale -9 -12;
P_0x5d2d2a041970 .param/l "i" 0 8 9, +C4<0100>;
S_0x5d2d2a1d3800 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a205f40;
 .timescale -9 -12;
S_0x5d2d2a0fa0a0 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a1d3800;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a7b4c00 .udp UDP_sumOut, L_0x5d2d2a7b4ce0, L_0x5d2d2a7b4df0, L_0x5d2d2a7b4e90;
L_0x5d2d2a7b4c70 .udp UDP_carryOut, L_0x5d2d2a7b4ce0, L_0x5d2d2a7b4df0, L_0x5d2d2a7b4e90;
v0x5d2d2a2ed870_0 .net "A", 0 0, L_0x5d2d2a7b4ce0;  1 drivers
v0x5d2d2a2ef2e0_0 .net "B", 0 0, L_0x5d2d2a7b4df0;  1 drivers
v0x5d2d2a2f0720_0 .net "Cin", 0 0, L_0x5d2d2a7b4e90;  1 drivers
v0x5d2d2a2e8e50_0 .net "Cout", 0 0, L_0x5d2d2a7b4c70;  1 drivers
v0x5d2d2a2e7cb0_0 .net "sum", 0 0, L_0x5d2d2a7b4c00;  1 drivers
S_0x5d2d2a0ff850 .scope generate, "genAdder[5]" "genAdder[5]" 8 9, 8 9 0, S_0x5d2d2a216650;
 .timescale -9 -12;
P_0x5d2d2a047120 .param/l "i" 0 8 9, +C4<0101>;
S_0x5d2d2a105000 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a0ff850;
 .timescale -9 -12;
S_0x5d2d2a10a7b0 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a105000;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a7b4d80 .udp UDP_sumOut, L_0x5d2d2a7b5020, L_0x5d2d2a7b50c0, L_0x5d2d2a7b51f0;
L_0x5d2d2a7b4fb0 .udp UDP_carryOut, L_0x5d2d2a7b5020, L_0x5d2d2a7b50c0, L_0x5d2d2a7b51f0;
v0x5d2d2a2e80c0_0 .net "A", 0 0, L_0x5d2d2a7b5020;  1 drivers
v0x5d2d2a2e9b30_0 .net "B", 0 0, L_0x5d2d2a7b50c0;  1 drivers
v0x5d2d2a2eaf70_0 .net "Cin", 0 0, L_0x5d2d2a7b51f0;  1 drivers
v0x5d2d2a2e36a0_0 .net "Cout", 0 0, L_0x5d2d2a7b4fb0;  1 drivers
v0x5d2d2a2e2500_0 .net "sum", 0 0, L_0x5d2d2a7b4d80;  1 drivers
S_0x5d2d2a116550 .scope generate, "genAdder[6]" "genAdder[6]" 8 9, 8 9 0, S_0x5d2d2a216650;
 .timescale -9 -12;
P_0x5d2d2a04c8d0 .param/l "i" 0 8 9, +C4<0110>;
S_0x5d2d2a1c88a0 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a116550;
 .timescale -9 -12;
S_0x5d2d2a1ce050 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a1c88a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a7b5290 .udp UDP_sumOut, L_0x5d2d2a7b5370, L_0x5d2d2a7b54b0, L_0x5d2d2a7b5550;
L_0x5d2d2a7b5300 .udp UDP_carryOut, L_0x5d2d2a7b5370, L_0x5d2d2a7b54b0, L_0x5d2d2a7b5550;
v0x5d2d2a2e2910_0 .net "A", 0 0, L_0x5d2d2a7b5370;  1 drivers
v0x5d2d2a2e4380_0 .net "B", 0 0, L_0x5d2d2a7b54b0;  1 drivers
v0x5d2d2a2e57c0_0 .net "Cin", 0 0, L_0x5d2d2a7b5550;  1 drivers
v0x5d2d2a2ddef0_0 .net "Cout", 0 0, L_0x5d2d2a7b5300;  1 drivers
v0x5d2d2a2dcd50_0 .net "sum", 0 0, L_0x5d2d2a7b5290;  1 drivers
S_0x5d2d2a0f48f0 .scope generate, "genAdder[7]" "genAdder[7]" 8 9, 8 9 0, S_0x5d2d2a216650;
 .timescale -9 -12;
P_0x5d2d2a052080 .param/l "i" 0 8 9, +C4<0111>;
S_0x5d2d2a0c1620 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a0f48f0;
 .timescale -9 -12;
S_0x5d2d2a0c6dd0 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a0c1620;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a7b56a0 .udp UDP_sumOut, L_0x5d2d2a7b55f0, L_0x5d2d2a7b58e0, L_0x5d2d2a7b5820;
L_0x5d2d2a7b5710 .udp UDP_carryOut, L_0x5d2d2a7b55f0, L_0x5d2d2a7b58e0, L_0x5d2d2a7b5820;
v0x5d2d2a2dd160_0 .net "A", 0 0, L_0x5d2d2a7b55f0;  1 drivers
v0x5d2d2a2debd0_0 .net "B", 0 0, L_0x5d2d2a7b58e0;  1 drivers
v0x5d2d2a2e0010_0 .net "Cin", 0 0, L_0x5d2d2a7b5820;  1 drivers
v0x5d2d2a2d8650_0 .net "Cout", 0 0, L_0x5d2d2a7b5710;  1 drivers
v0x5d2d2a2d74b0_0 .net "sum", 0 0, L_0x5d2d2a7b56a0;  1 drivers
S_0x5d2d2a0cc580 .scope module, "HybridAdderLayer1_5" "HybridAdder" 2 77, 3 1 0, S_0x5d2d2a3c7af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /OUTPUT 16 "sum";
    .port_info 3 /OUTPUT 1 "cout";
P_0x5d2d2a3058b0 .param/l "N1" 0 3 1, +C4<00000000000000000000000000001000>;
P_0x5d2d2a3058f0 .param/l "N2" 0 3 1, +C4<00000000000000000000000000001000>;
P_0x5d2d2a305930 .param/l "addOrSub" 0 3 1, +C4<00000000000000000000000000000000>;
v0x5d2d2a6df580_6 .array/port v0x5d2d2a6df580, 6;
v0x5d2d2a00c320_0 .net "A", 15 0, v0x5d2d2a6df580_6;  1 drivers
v0x5d2d2a6df580_2 .array/port v0x5d2d2a6df580, 2;
v0x5d2d2a006b70_0 .net "B", 15 0, v0x5d2d2a6df580_2;  1 drivers
v0x5d2d29ff15a0_0 .net "cout", 0 0, L_0x5d2d2a7c0a90;  1 drivers
v0x5d2d29ff1640_0 .net "fn", 0 0, L_0x5d2d2a7bdde0;  1 drivers
v0x5d2d29ff12e0_0 .net "selectedB", 15 0, L_0x5d2d2a7b5fa0;  1 drivers
v0x5d2d29ff65f0_0 .net "sum", 15 0, L_0x5d2d2a7c07f0;  alias, 1 drivers
L_0x5d2d2a7be170 .part v0x5d2d2a6df580_6, 0, 8;
L_0x5d2d2a7be210 .part L_0x5d2d2a7b5fa0, 0, 8;
L_0x5d2d2a7c07f0 .concat8 [ 8 8 0 0], L_0x5d2d2a7bdc50, L_0x5d2d2a7c09d0;
L_0x5d2d2a7c0cb0 .part v0x5d2d2a6df580_6, 8, 8;
L_0x5d2d2a7c0d50 .part L_0x5d2d2a7b5fa0, 8, 8;
S_0x5d2d2a0d1d30 .scope generate, "genblk1" "genblk1" 3 10, 3 10 0, S_0x5d2d2a0cc580;
 .timescale -9 -12;
L_0x5d2d2a7b5fa0 .functor BUFZ 16, v0x5d2d2a6df580_2, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x5d2d2a0ddb60 .scope module, "nBitRcpa2Inst" "nBitRcpa2" 3 17, 4 1 0, S_0x5d2d2a0cc580;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /OUTPUT 8 "sum";
    .port_info 3 /OUTPUT 1 "fn";
P_0x5d2d2a05cfe0 .param/l "N" 0 4 1, +C4<00000000000000000000000000001000>;
v0x5d2d2a0fab80_0 .net "A", 7 0, L_0x5d2d2a7be170;  1 drivers
v0x5d2d2a0f53d0_0 .net "B", 7 0, L_0x5d2d2a7be210;  1 drivers
v0x5d2d2a0efc20_0 .net "F", 8 0, L_0x5d2d2a7bdfa0;  1 drivers
v0x5d2d2a0ea470_0 .net *"_ivl_85", 0 0, L_0x5d2d2a7bdeb0;  1 drivers
L_0x7347fc2c21c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d2d2a0d4ea0_0 .net/2u *"_ivl_89", 0 0, L_0x7347fc2c21c8;  1 drivers
v0x5d2d2a0d4be0_0 .net "carry", 8 0, L_0x5d2d2a7bdcf0;  1 drivers
v0x5d2d2a0d9ef0_0 .net "fn", 0 0, L_0x5d2d2a7bdde0;  alias, 1 drivers
v0x5d2d2a0d7590_0 .net "sum", 7 0, L_0x5d2d2a7bdc50;  1 drivers
L_0x5d2d2a7b6970 .part L_0x5d2d2a7be170, 7, 1;
L_0x5d2d2a7b6a10 .part L_0x5d2d2a7be210, 7, 1;
L_0x5d2d2a7b6ab0 .part L_0x5d2d2a7bdcf0, 8, 1;
L_0x5d2d2a7b6b50 .part L_0x5d2d2a7bdfa0, 7, 1;
L_0x5d2d2a7b7790 .part L_0x5d2d2a7be170, 6, 1;
L_0x5d2d2a7b7830 .part L_0x5d2d2a7be210, 6, 1;
L_0x5d2d2a7b78d0 .part L_0x5d2d2a7bdcf0, 7, 1;
L_0x5d2d2a7b79c0 .part L_0x5d2d2a7bdfa0, 6, 1;
L_0x5d2d2a7b8790 .part L_0x5d2d2a7be170, 5, 1;
L_0x5d2d2a7b8830 .part L_0x5d2d2a7be210, 5, 1;
L_0x5d2d2a7b88d0 .part L_0x5d2d2a7bdcf0, 6, 1;
L_0x5d2d2a7b8970 .part L_0x5d2d2a7bdfa0, 5, 1;
L_0x5d2d2a7b9620 .part L_0x5d2d2a7be170, 4, 1;
L_0x5d2d2a7b9750 .part L_0x5d2d2a7be210, 4, 1;
L_0x5d2d2a7b9880 .part L_0x5d2d2a7bdcf0, 5, 1;
L_0x5d2d2a7b99b0 .part L_0x5d2d2a7bdfa0, 4, 1;
L_0x5d2d2a7ba6a0 .part L_0x5d2d2a7be170, 3, 1;
L_0x5d2d2a7ba740 .part L_0x5d2d2a7be210, 3, 1;
L_0x5d2d2a7ba880 .part L_0x5d2d2a7bdcf0, 4, 1;
L_0x5d2d2a7ba920 .part L_0x5d2d2a7bdfa0, 3, 1;
L_0x5d2d2a7ba7e0 .part L_0x5d2d2a7be170, 2, 1;
L_0x5d2d2a7bb580 .part L_0x5d2d2a7be210, 2, 1;
L_0x5d2d2a7ba9c0 .part L_0x5d2d2a7bdcf0, 3, 1;
L_0x5d2d2a7bb6e0 .part L_0x5d2d2a7bdfa0, 2, 1;
L_0x5d2d2a7bc380 .part L_0x5d2d2a7be170, 1, 1;
L_0x5d2d2a7bc420 .part L_0x5d2d2a7be210, 1, 1;
L_0x5d2d2a7bb780 .part L_0x5d2d2a7bdcf0, 2, 1;
L_0x5d2d2a7bc5a0 .part L_0x5d2d2a7bdfa0, 1, 1;
L_0x5d2d2a7bd380 .part L_0x5d2d2a7be170, 0, 1;
L_0x5d2d2a7bd530 .part L_0x5d2d2a7be210, 0, 1;
L_0x5d2d2a7bd7e0 .part L_0x5d2d2a7bdcf0, 1, 1;
L_0x5d2d2a7bd990 .part L_0x5d2d2a7bdfa0, 0, 1;
LS_0x5d2d2a7bdc50_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a7bcff0, L_0x5d2d2a7bc0a0, L_0x5d2d2a7bb2a0, L_0x5d2d2a7ba3c0;
LS_0x5d2d2a7bdc50_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a7b9340, L_0x5d2d2a7b83c0, L_0x5d2d2a7b74b0, L_0x5d2d2a7b6690;
L_0x5d2d2a7bdc50 .concat8 [ 4 4 0 0], LS_0x5d2d2a7bdc50_0_0, LS_0x5d2d2a7bdc50_0_4;
LS_0x5d2d2a7bdcf0_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a7bd1f0, L_0x5d2d2a7bc280, L_0x5d2d2a7bb480, L_0x5d2d2a7ba5a0;
LS_0x5d2d2a7bdcf0_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a7b9520, L_0x5d2d2a7b8640, L_0x5d2d2a7b7690, L_0x5d2d2a7b6870;
LS_0x5d2d2a7bdcf0_0_8 .concat8 [ 1 0 0 0], L_0x5d2d2a7bdeb0;
L_0x5d2d2a7bdcf0 .concat8 [ 4 4 1 0], LS_0x5d2d2a7bdcf0_0_0, LS_0x5d2d2a7bdcf0_0_4, LS_0x5d2d2a7bdcf0_0_8;
L_0x5d2d2a7bdeb0 .part L_0x5d2d2a7bdfa0, 8, 1;
LS_0x5d2d2a7bdfa0_0_0 .concat8 [ 1 1 1 1], L_0x7347fc2c21c8, L_0x5d2d2a7bc930, L_0x5d2d2a7bb9e0, L_0x5d2d2a7babe0;
LS_0x5d2d2a7bdfa0_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a7b9d00, L_0x5d2d2a7b8c80, L_0x5d2d2a7b7d00, L_0x5d2d2a7b6df0;
LS_0x5d2d2a7bdfa0_0_8 .concat8 [ 1 0 0 0], L_0x5d2d2a7b60f0;
L_0x5d2d2a7bdfa0 .concat8 [ 4 4 1 0], LS_0x5d2d2a7bdfa0_0_0, LS_0x5d2d2a7bdfa0_0_4, LS_0x5d2d2a7bdfa0_0_8;
L_0x5d2d2a7bdde0 .part L_0x5d2d2a7bdfa0, 8, 1;
S_0x5d2d2a0e9990 .scope generate, "rcpa2Loop[0]" "rcpa2Loop[0]" 4 16, 4 16 0, S_0x5d2d2a0ddb60;
 .timescale -9 -12;
P_0x5d2d2a02e250 .param/l "i" 0 4 16, +C4<00>;
S_0x5d2d2a0ef140 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a0e9990;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a31c120_0 .net "Y", 0 0, L_0x5d2d2a7bce10;  1 drivers
v0x5d2d2a31af80_0 .net "a", 0 0, L_0x5d2d2a7bd380;  1 drivers
v0x5d2d2a31b390_0 .net "b", 0 0, L_0x5d2d2a7bd530;  1 drivers
v0x5d2d2a31ce00_0 .net "cIn", 0 0, L_0x5d2d2a7bd7e0;  1 drivers
v0x5d2d2a31e240_0 .net "cOut", 0 0, L_0x5d2d2a7bd1f0;  1 drivers
v0x5d2d2a316970_0 .net "fIn", 0 0, L_0x5d2d2a7bd990;  1 drivers
v0x5d2d2a3157d0_0 .net "fOut", 0 0, L_0x5d2d2a7bc930;  1 drivers
v0x5d2d2a315be0_0 .net "notCIn", 0 0, L_0x5d2d2a7bca30;  1 drivers
v0x5d2d2a317650_0 .net "notCOut", 0 0, L_0x5d2d2a7bd160;  1 drivers
v0x5d2d2a3110d0_0 .net "notFIn", 0 0, L_0x5d2d2a7bce80;  1 drivers
v0x5d2d2a30ff30_0 .net "notFOut", 0 0, L_0x5d2d2a7bc8c0;  1 drivers
v0x5d2d2a310340_0 .net "s", 0 0, L_0x5d2d2a7bcff0;  1 drivers
S_0x5d2d2a0bbe70 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a0ef140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a303a30_0 .net "a", 0 0, L_0x5d2d2a7bd380;  alias, 1 drivers
v0x5d2d2a337790_0 .net "b", 0 0, L_0x5d2d2a7bd530;  alias, 1 drivers
v0x5d2d2a3365f0_0 .net "c", 0 0, L_0x5d2d2a7bca30;  alias, 1 drivers
v0x5d2d2a336a00_0 .net "node1", 0 0, L_0x5d2d2a7bcba0;  1 drivers
v0x5d2d2a338470_0 .net "node2", 0 0, L_0x5d2d2a7bcc10;  1 drivers
v0x5d2d2a3398b0_0 .net "out", 0 0, L_0x5d2d2a7bce10;  alias, 1 drivers
S_0x5d2d2a088420 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a0bbe70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7bcd10 .functor AND 1, L_0x5d2d2a7bcc10, L_0x5d2d2a7bca30, C4<1>, C4<1>;
L_0x5d2d2a7bce10 .functor NOT 1, L_0x5d2d2a7bcd10, C4<0>, C4<0>, C4<0>;
v0x5d2d2a308180_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7bcd10;  1 drivers
v0x5d2d2a309630_0 .net "a", 0 0, L_0x5d2d2a7bcc10;  alias, 1 drivers
v0x5d2d2a30aae0_0 .net "b", 0 0, L_0x5d2d2a7bca30;  alias, 1 drivers
v0x5d2d2a30bf90_0 .net "out", 0 0, L_0x5d2d2a7bce10;  alias, 1 drivers
S_0x5d2d2a08dbd0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a0bbe70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7bcb30 .functor OR 1, L_0x5d2d2a7bd380, L_0x5d2d2a7bd530, C4<0>, C4<0>;
L_0x5d2d2a7bcba0 .functor NOT 1, L_0x5d2d2a7bcb30, C4<0>, C4<0>, C4<0>;
v0x5d2d2a30d4c0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7bcb30;  1 drivers
v0x5d2d2a30d670_0 .net "a", 0 0, L_0x5d2d2a7bd380;  alias, 1 drivers
v0x5d2d2a303610_0 .net "b", 0 0, L_0x5d2d2a7bd530;  alias, 1 drivers
v0x5d2d2a30ded0_0 .net "out", 0 0, L_0x5d2d2a7bcba0;  alias, 1 drivers
S_0x5d2d2a093380 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a0bbe70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7bcc10 .functor NOT 1, L_0x5d2d2a7bcba0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a30e110_0 .net "a", 0 0, L_0x5d2d2a7bcba0;  alias, 1 drivers
v0x5d2d2a303850_0 .net "out", 0 0, L_0x5d2d2a7bcc10;  alias, 1 drivers
S_0x5d2d2a098b30 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a0ef140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7bc730 .functor AND 1, L_0x5d2d2a7bd380, L_0x5d2d2a7bd530, C4<1>, C4<1>;
L_0x5d2d2a7bc8c0 .functor NOT 1, L_0x5d2d2a7bc730, C4<0>, C4<0>, C4<0>;
v0x5d2d2a331fe0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7bc730;  1 drivers
v0x5d2d2a330e40_0 .net "a", 0 0, L_0x5d2d2a7bd380;  alias, 1 drivers
v0x5d2d2a331250_0 .net "b", 0 0, L_0x5d2d2a7bd530;  alias, 1 drivers
v0x5d2d2a332cc0_0 .net "out", 0 0, L_0x5d2d2a7bc8c0;  alias, 1 drivers
S_0x5d2d2a0a48d0 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a0ef140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7bcef0 .functor AND 1, L_0x5d2d2a7bce80, L_0x5d2d2a7bce10, C4<1>, C4<1>;
L_0x5d2d2a7bcff0 .functor NOT 1, L_0x5d2d2a7bcef0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a334100_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7bcef0;  1 drivers
v0x5d2d2a32c830_0 .net "a", 0 0, L_0x5d2d2a7bce80;  alias, 1 drivers
v0x5d2d2a32b690_0 .net "b", 0 0, L_0x5d2d2a7bce10;  alias, 1 drivers
v0x5d2d2a32baa0_0 .net "out", 0 0, L_0x5d2d2a7bcff0;  alias, 1 drivers
S_0x5d2d2a0b0f10 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a0ef140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7bd060 .functor AND 1, L_0x5d2d2a7bd990, L_0x5d2d2a7bce10, C4<1>, C4<1>;
L_0x5d2d2a7bd160 .functor NOT 1, L_0x5d2d2a7bd060, C4<0>, C4<0>, C4<0>;
v0x5d2d2a32d510_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7bd060;  1 drivers
v0x5d2d2a32e950_0 .net "a", 0 0, L_0x5d2d2a7bd990;  alias, 1 drivers
v0x5d2d2a327080_0 .net "b", 0 0, L_0x5d2d2a7bce10;  alias, 1 drivers
v0x5d2d2a325ee0_0 .net "out", 0 0, L_0x5d2d2a7bd160;  alias, 1 drivers
S_0x5d2d2a0b66c0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a0ef140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7bc930 .functor NOT 1, L_0x5d2d2a7bc8c0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3262f0_0 .net "a", 0 0, L_0x5d2d2a7bc8c0;  alias, 1 drivers
v0x5d2d2a327d60_0 .net "out", 0 0, L_0x5d2d2a7bc930;  alias, 1 drivers
S_0x5d2d2a082c70 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a0ef140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7bca30 .functor NOT 1, L_0x5d2d2a7bd7e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3291a0_0 .net "a", 0 0, L_0x5d2d2a7bd7e0;  alias, 1 drivers
v0x5d2d2a3218d0_0 .net "out", 0 0, L_0x5d2d2a7bca30;  alias, 1 drivers
S_0x5d2d2a04f9a0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a0ef140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7bce80 .functor NOT 1, L_0x5d2d2a7bd990, C4<0>, C4<0>, C4<0>;
v0x5d2d2a320730_0 .net "a", 0 0, L_0x5d2d2a7bd990;  alias, 1 drivers
v0x5d2d2a320b40_0 .net "out", 0 0, L_0x5d2d2a7bce80;  alias, 1 drivers
S_0x5d2d2a055150 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a0ef140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7bd1f0 .functor NOT 1, L_0x5d2d2a7bd160, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3225b0_0 .net "a", 0 0, L_0x5d2d2a7bd160;  alias, 1 drivers
v0x5d2d2a3239f0_0 .net "out", 0 0, L_0x5d2d2a7bd1f0;  alias, 1 drivers
S_0x5d2d2a05a900 .scope generate, "rcpa2Loop[1]" "rcpa2Loop[1]" 4 16, 4 16 0, S_0x5d2d2a0ddb60;
 .timescale -9 -12;
P_0x5d2d2a008770 .param/l "i" 0 4 16, +C4<01>;
S_0x5d2d2a0600b0 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a05a900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a365620_0 .net "Y", 0 0, L_0x5d2d2a7bbec0;  1 drivers
v0x5d2d2a366a60_0 .net "a", 0 0, L_0x5d2d2a7bc380;  1 drivers
v0x5d2d2a35f190_0 .net "b", 0 0, L_0x5d2d2a7bc420;  1 drivers
v0x5d2d2a35dff0_0 .net "cIn", 0 0, L_0x5d2d2a7bb780;  1 drivers
v0x5d2d2a35e400_0 .net "cOut", 0 0, L_0x5d2d2a7bc280;  1 drivers
v0x5d2d2a35fe70_0 .net "fIn", 0 0, L_0x5d2d2a7bc5a0;  1 drivers
v0x5d2d2a3612b0_0 .net "fOut", 0 0, L_0x5d2d2a7bb9e0;  1 drivers
v0x5d2d2a3599e0_0 .net "notCIn", 0 0, L_0x5d2d2a7bbae0;  1 drivers
v0x5d2d2a358840_0 .net "notCOut", 0 0, L_0x5d2d2a7bc210;  1 drivers
v0x5d2d2a35a6c0_0 .net "notFIn", 0 0, L_0x5d2d2a7bbf30;  1 drivers
v0x5d2d2a35bb00_0 .net "notFOut", 0 0, L_0x5d2d2a7bb970;  1 drivers
v0x5d2d2a354230_0 .net "s", 0 0, L_0x5d2d2a7bc0a0;  1 drivers
S_0x5d2d2a06bee0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a0600b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a33b4b0_0 .net "a", 0 0, L_0x5d2d2a7bc380;  alias, 1 drivers
v0x5d2d2a33e2a0_0 .net "b", 0 0, L_0x5d2d2a7bc420;  alias, 1 drivers
v0x5d2d2a33f6c0_0 .net "c", 0 0, L_0x5d2d2a7bbae0;  alias, 1 drivers
v0x5d2d2a340b70_0 .net "node1", 0 0, L_0x5d2d2a7bbc50;  1 drivers
v0x5d2d2a342020_0 .net "node2", 0 0, L_0x5d2d2a7bbcc0;  1 drivers
v0x5d2d2a3434d0_0 .net "out", 0 0, L_0x5d2d2a7bbec0;  alias, 1 drivers
S_0x5d2d2a077d10 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a06bee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7bbdc0 .functor AND 1, L_0x5d2d2a7bbcc0, L_0x5d2d2a7bbae0, C4<1>, C4<1>;
L_0x5d2d2a7bbec0 .functor NOT 1, L_0x5d2d2a7bbdc0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3131f0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7bbdc0;  1 drivers
v0x5d2d2a3140b0_0 .net "a", 0 0, L_0x5d2d2a7bbcc0;  alias, 1 drivers
v0x5d2d2a31a100_0 .net "b", 0 0, L_0x5d2d2a7bbae0;  alias, 1 drivers
v0x5d2d2a31f8b0_0 .net "out", 0 0, L_0x5d2d2a7bbec0;  alias, 1 drivers
S_0x5d2d2a07d4c0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a06bee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7bbbe0 .functor OR 1, L_0x5d2d2a7bc380, L_0x5d2d2a7bc420, C4<0>, C4<0>;
L_0x5d2d2a7bbc50 .functor NOT 1, L_0x5d2d2a7bbbe0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a325060_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7bbbe0;  1 drivers
v0x5d2d2a32a810_0 .net "a", 0 0, L_0x5d2d2a7bc380;  alias, 1 drivers
v0x5d2d2a32ffc0_0 .net "b", 0 0, L_0x5d2d2a7bc420;  alias, 1 drivers
v0x5d2d2a314920_0 .net "out", 0 0, L_0x5d2d2a7bbc50;  alias, 1 drivers
S_0x5d2d2a04a1f0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a06bee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7bbcc0 .functor NOT 1, L_0x5d2d2a7bbc50, C4<0>, C4<0>, C4<0>;
v0x5d2d2a335770_0 .net "a", 0 0, L_0x5d2d2a7bbc50;  alias, 1 drivers
v0x5d2d2a33af20_0 .net "out", 0 0, L_0x5d2d2a7bbcc0;  alias, 1 drivers
S_0x5d2d2a0167a0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a0600b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7bb620 .functor AND 1, L_0x5d2d2a7bc380, L_0x5d2d2a7bc420, C4<1>, C4<1>;
L_0x5d2d2a7bb970 .functor NOT 1, L_0x5d2d2a7bb620, C4<0>, C4<0>, C4<0>;
v0x5d2d2a344980_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7bb620;  1 drivers
v0x5d2d2a345eb0_0 .net "a", 0 0, L_0x5d2d2a7bc380;  alias, 1 drivers
v0x5d2d2a346060_0 .net "b", 0 0, L_0x5d2d2a7bc420;  alias, 1 drivers
v0x5d2d2a33c000_0 .net "out", 0 0, L_0x5d2d2a7bb970;  alias, 1 drivers
S_0x5d2d2a01bf50 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a0600b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7bbfa0 .functor AND 1, L_0x5d2d2a7bbf30, L_0x5d2d2a7bbec0, C4<1>, C4<1>;
L_0x5d2d2a7bc0a0 .functor NOT 1, L_0x5d2d2a7bbfa0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3468c0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7bbfa0;  1 drivers
v0x5d2d2a33c240_0 .net "a", 0 0, L_0x5d2d2a7bbf30;  alias, 1 drivers
v0x5d2d2a33c420_0 .net "b", 0 0, L_0x5d2d2a7bbec0;  alias, 1 drivers
v0x5d2d2a36f8a0_0 .net "out", 0 0, L_0x5d2d2a7bc0a0;  alias, 1 drivers
S_0x5d2d2a021700 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a0600b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7bc110 .functor AND 1, L_0x5d2d2a7bc5a0, L_0x5d2d2a7bbec0, C4<1>, C4<1>;
L_0x5d2d2a7bc210 .functor NOT 1, L_0x5d2d2a7bc110, C4<0>, C4<0>, C4<0>;
v0x5d2d2a36e700_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7bc110;  1 drivers
v0x5d2d2a36eb10_0 .net "a", 0 0, L_0x5d2d2a7bc5a0;  alias, 1 drivers
v0x5d2d2a370580_0 .net "b", 0 0, L_0x5d2d2a7bbec0;  alias, 1 drivers
v0x5d2d2a3719c0_0 .net "out", 0 0, L_0x5d2d2a7bc210;  alias, 1 drivers
S_0x5d2d2a026eb0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a0600b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7bb9e0 .functor NOT 1, L_0x5d2d2a7bb970, C4<0>, C4<0>, C4<0>;
v0x5d2d2a36a0f0_0 .net "a", 0 0, L_0x5d2d2a7bb970;  alias, 1 drivers
v0x5d2d2a368f50_0 .net "out", 0 0, L_0x5d2d2a7bb9e0;  alias, 1 drivers
S_0x5d2d2a032c50 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a0600b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7bbae0 .functor NOT 1, L_0x5d2d2a7bb780, C4<0>, C4<0>, C4<0>;
v0x5d2d2a369360_0 .net "a", 0 0, L_0x5d2d2a7bb780;  alias, 1 drivers
v0x5d2d2a36add0_0 .net "out", 0 0, L_0x5d2d2a7bbae0;  alias, 1 drivers
S_0x5d2d2a03f290 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a0600b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7bbf30 .functor NOT 1, L_0x5d2d2a7bc5a0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a36c210_0 .net "a", 0 0, L_0x5d2d2a7bc5a0;  alias, 1 drivers
v0x5d2d2a364940_0 .net "out", 0 0, L_0x5d2d2a7bbf30;  alias, 1 drivers
S_0x5d2d2a044a40 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a0600b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7bc280 .functor NOT 1, L_0x5d2d2a7bc210, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3637a0_0 .net "a", 0 0, L_0x5d2d2a7bc210;  alias, 1 drivers
v0x5d2d2a363bb0_0 .net "out", 0 0, L_0x5d2d2a7bc280;  alias, 1 drivers
S_0x5d2d2a010ff0 .scope generate, "rcpa2Loop[2]" "rcpa2Loop[2]" 4 16, 4 16 0, S_0x5d2d2a0ddb60;
 .timescale -9 -12;
P_0x5d2d2a01d490 .param/l "i" 0 4 16, +C4<010>;
S_0x5d2d29fddd20 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a010ff0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a3b8a60_0 .net "Y", 0 0, L_0x5d2d2a7bb0c0;  1 drivers
v0x5d2d2a3ba410_0 .net "a", 0 0, L_0x5d2d2a7ba7e0;  1 drivers
v0x5d2d2a3b9740_0 .net "b", 0 0, L_0x5d2d2a7bb580;  1 drivers
v0x5d2d2a3bc640_0 .net "cIn", 0 0, L_0x5d2d2a7ba9c0;  1 drivers
v0x5d2d2a3af6b0_0 .net "cOut", 0 0, L_0x5d2d2a7bb480;  1 drivers
v0x5d2d2a3b3b30_0 .net "fIn", 0 0, L_0x5d2d2a7bb6e0;  1 drivers
v0x5d2d2a3b0c30_0 .net "fOut", 0 0, L_0x5d2d2a7babe0;  1 drivers
v0x5d2d2a3b25e0_0 .net "notCIn", 0 0, L_0x5d2d2a7bace0;  1 drivers
v0x5d2d2a3b1910_0 .net "notCOut", 0 0, L_0x5d2d2a7bb410;  1 drivers
v0x5d2d2a3a7880_0 .net "notFIn", 0 0, L_0x5d2d2a7bb130;  1 drivers
v0x5d2d2a3abd00_0 .net "notFOut", 0 0, L_0x5d2d2a7bab70;  1 drivers
v0x5d2d2a3a8e00_0 .net "s", 0 0, L_0x5d2d2a7bb2a0;  1 drivers
S_0x5d2d29fe34d0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d29fddd20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a348450_0 .net "a", 0 0, L_0x5d2d2a7ba7e0;  alias, 1 drivers
v0x5d2d2a349ec0_0 .net "b", 0 0, L_0x5d2d2a7bb580;  alias, 1 drivers
v0x5d2d2a34b300_0 .net "c", 0 0, L_0x5d2d2a7bace0;  alias, 1 drivers
v0x5d2d2a34c1c0_0 .net "node1", 0 0, L_0x5d2d2a7bae50;  1 drivers
v0x5d2d2a352210_0 .net "node2", 0 0, L_0x5d2d2a7baec0;  1 drivers
v0x5d2d2a35d170_0 .net "out", 0 0, L_0x5d2d2a7bb0c0;  alias, 1 drivers
S_0x5d2d29fe8c80 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d29fe34d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7bafc0 .functor AND 1, L_0x5d2d2a7baec0, L_0x5d2d2a7bace0, C4<1>, C4<1>;
L_0x5d2d2a7bb0c0 .functor NOT 1, L_0x5d2d2a7bafc0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3534a0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7bafc0;  1 drivers
v0x5d2d2a354f10_0 .net "a", 0 0, L_0x5d2d2a7baec0;  alias, 1 drivers
v0x5d2d2a356350_0 .net "b", 0 0, L_0x5d2d2a7bace0;  alias, 1 drivers
v0x5d2d2a34ea80_0 .net "out", 0 0, L_0x5d2d2a7bb0c0;  alias, 1 drivers
S_0x5d2d29fee430 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d29fe34d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7bade0 .functor OR 1, L_0x5d2d2a7ba7e0, L_0x5d2d2a7bb580, C4<0>, C4<0>;
L_0x5d2d2a7bae50 .functor NOT 1, L_0x5d2d2a7bade0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a34d8e0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7bade0;  1 drivers
v0x5d2d2a34dcf0_0 .net "a", 0 0, L_0x5d2d2a7ba7e0;  alias, 1 drivers
v0x5d2d2a34f760_0 .net "b", 0 0, L_0x5d2d2a7bb580;  alias, 1 drivers
v0x5d2d2a350ba0_0 .net "out", 0 0, L_0x5d2d2a7bae50;  alias, 1 drivers
S_0x5d2d29ffa260 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d29fe34d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7baec0 .functor NOT 1, L_0x5d2d2a7bae50, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3491e0_0 .net "a", 0 0, L_0x5d2d2a7bae50;  alias, 1 drivers
v0x5d2d2a348040_0 .net "out", 0 0, L_0x5d2d2a7baec0;  alias, 1 drivers
S_0x5d2d2a006090 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d29fddd20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7baa70 .functor AND 1, L_0x5d2d2a7ba7e0, L_0x5d2d2a7bb580, C4<1>, C4<1>;
L_0x5d2d2a7bab70 .functor NOT 1, L_0x5d2d2a7baa70, C4<0>, C4<0>, C4<0>;
v0x5d2d2a362920_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7baa70;  1 drivers
v0x5d2d2a3680d0_0 .net "a", 0 0, L_0x5d2d2a7ba7e0;  alias, 1 drivers
v0x5d2d2a34ca30_0 .net "b", 0 0, L_0x5d2d2a7bb580;  alias, 1 drivers
v0x5d2d2a36d880_0 .net "out", 0 0, L_0x5d2d2a7bab70;  alias, 1 drivers
S_0x5d2d2a00b840 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d29fddd20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7bb1a0 .functor AND 1, L_0x5d2d2a7bb130, L_0x5d2d2a7bb0c0, C4<1>, C4<1>;
L_0x5d2d2a7bb2a0 .functor NOT 1, L_0x5d2d2a7bb1a0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a373030_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7bb1a0;  1 drivers
v0x5d2d2a373530_0 .net "a", 0 0, L_0x5d2d2a7bb130;  alias, 1 drivers
v0x5d2d2a3761f0_0 .net "b", 0 0, L_0x5d2d2a7bb0c0;  alias, 1 drivers
v0x5d2d2a377610_0 .net "out", 0 0, L_0x5d2d2a7bb2a0;  alias, 1 drivers
S_0x5d2d29fd8570 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d29fddd20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7bb310 .functor AND 1, L_0x5d2d2a7bb6e0, L_0x5d2d2a7bb0c0, C4<1>, C4<1>;
L_0x5d2d2a7bb410 .functor NOT 1, L_0x5d2d2a7bb310, C4<0>, C4<0>, C4<0>;
v0x5d2d2a378ac0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7bb310;  1 drivers
v0x5d2d2a379f70_0 .net "a", 0 0, L_0x5d2d2a7bb6e0;  alias, 1 drivers
v0x5d2d2a37b420_0 .net "b", 0 0, L_0x5d2d2a7bb0c0;  alias, 1 drivers
v0x5d2d2a37c8d0_0 .net "out", 0 0, L_0x5d2d2a7bb410;  alias, 1 drivers
S_0x5d2d29fa4a30 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d29fddd20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7babe0 .functor NOT 1, L_0x5d2d2a7bab70, C4<0>, C4<0>, C4<0>;
v0x5d2d2a37de00_0 .net "a", 0 0, L_0x5d2d2a7bab70;  alias, 1 drivers
v0x5d2d2a37dfb0_0 .net "out", 0 0, L_0x5d2d2a7babe0;  alias, 1 drivers
S_0x5d2d29faa1e0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d29fddd20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7bace0 .functor NOT 1, L_0x5d2d2a7ba9c0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a373f60_0 .net "a", 0 0, L_0x5d2d2a7ba9c0;  alias, 1 drivers
v0x5d2d2a37e810_0 .net "out", 0 0, L_0x5d2d2a7bace0;  alias, 1 drivers
S_0x5d2d29faf990 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d29fddd20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7bb130 .functor NOT 1, L_0x5d2d2a7bb6e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3741a0_0 .net "a", 0 0, L_0x5d2d2a7bb6e0;  alias, 1 drivers
v0x5d2d2a374350_0 .net "out", 0 0, L_0x5d2d2a7bb130;  alias, 1 drivers
S_0x5d2d29fb5140 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d29fddd20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7bb480 .functor NOT 1, L_0x5d2d2a7bb410, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3b74e0_0 .net "a", 0 0, L_0x5d2d2a7bb410;  alias, 1 drivers
v0x5d2d2a3bb960_0 .net "out", 0 0, L_0x5d2d2a7bb480;  alias, 1 drivers
S_0x5d2d29fc0ee0 .scope generate, "rcpa2Loop[3]" "rcpa2Loop[3]" 4 16, 4 16 0, S_0x5d2d2a0ddb60;
 .timescale -9 -12;
P_0x5d2d29fc4ca0 .param/l "i" 0 4 16, +C4<011>;
S_0x5d2d29fcd610 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d29fc0ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a3e60b0_0 .net "Y", 0 0, L_0x5d2d2a7ba1e0;  1 drivers
v0x5d2d2a3e4f10_0 .net "a", 0 0, L_0x5d2d2a7ba6a0;  1 drivers
v0x5d2d2a3e5320_0 .net "b", 0 0, L_0x5d2d2a7ba740;  1 drivers
v0x5d2d2a3e6d90_0 .net "cIn", 0 0, L_0x5d2d2a7ba880;  1 drivers
v0x5d2d2a3e81d0_0 .net "cOut", 0 0, L_0x5d2d2a7ba5a0;  1 drivers
v0x5d2d2a3e0900_0 .net "fIn", 0 0, L_0x5d2d2a7ba920;  1 drivers
v0x5d2d2a3df760_0 .net "fOut", 0 0, L_0x5d2d2a7b9d00;  1 drivers
v0x5d2d2a3dfb70_0 .net "notCIn", 0 0, L_0x5d2d2a7b9e00;  1 drivers
v0x5d2d2a3e15e0_0 .net "notCOut", 0 0, L_0x5d2d2a7ba530;  1 drivers
v0x5d2d2a3db150_0 .net "notFIn", 0 0, L_0x5d2d2a7ba250;  1 drivers
v0x5d2d2a3d9fb0_0 .net "notFOut", 0 0, L_0x5d2d2a7b9c90;  1 drivers
v0x5d2d2a3da3c0_0 .net "s", 0 0, L_0x5d2d2a7ba3c0;  1 drivers
S_0x5d2d29fd2dc0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d29fcd610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a3992c0_0 .net "a", 0 0, L_0x5d2d2a7ba6a0;  alias, 1 drivers
v0x5d2d2a39ac70_0 .net "b", 0 0, L_0x5d2d2a7ba740;  alias, 1 drivers
v0x5d2d2a399fa0_0 .net "c", 0 0, L_0x5d2d2a7b9e00;  alias, 1 drivers
v0x5d2d2a39cea0_0 .net "node1", 0 0, L_0x5d2d2a7b9f70;  1 drivers
v0x5d2d2a38ffa0_0 .net "node2", 0 0, L_0x5d2d2a7b9fe0;  1 drivers
v0x5d2d2a394420_0 .net "out", 0 0, L_0x5d2d2a7ba1e0;  alias, 1 drivers
S_0x5d2d29f9f280 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d29fd2dc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7ba0e0 .functor AND 1, L_0x5d2d2a7b9fe0, L_0x5d2d2a7b9e00, C4<1>, C4<1>;
L_0x5d2d2a7ba1e0 .functor NOT 1, L_0x5d2d2a7ba0e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3a9ae0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7ba0e0;  1 drivers
v0x5d2d2a3ac9e0_0 .net "a", 0 0, L_0x5d2d2a7b9fe0;  alias, 1 drivers
v0x5d2d2a39fae0_0 .net "b", 0 0, L_0x5d2d2a7b9e00;  alias, 1 drivers
v0x5d2d2a3a3f60_0 .net "out", 0 0, L_0x5d2d2a7ba1e0;  alias, 1 drivers
S_0x5d2d29f6bfb0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d29fd2dc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7b9f00 .functor OR 1, L_0x5d2d2a7ba6a0, L_0x5d2d2a7ba740, C4<0>, C4<0>;
L_0x5d2d2a7b9f70 .functor NOT 1, L_0x5d2d2a7b9f00, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3a1060_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7b9f00;  1 drivers
v0x5d2d2a3a2a10_0 .net "a", 0 0, L_0x5d2d2a7ba6a0;  alias, 1 drivers
v0x5d2d2a3a1d40_0 .net "b", 0 0, L_0x5d2d2a7ba740;  alias, 1 drivers
v0x5d2d2a3a4c40_0 .net "out", 0 0, L_0x5d2d2a7b9f70;  alias, 1 drivers
S_0x5d2d29f71760 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d29fd2dc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7b9fe0 .functor NOT 1, L_0x5d2d2a7b9f70, C4<0>, C4<0>, C4<0>;
v0x5d2d2a397d40_0 .net "a", 0 0, L_0x5d2d2a7b9f70;  alias, 1 drivers
v0x5d2d2a39c1c0_0 .net "out", 0 0, L_0x5d2d2a7b9fe0;  alias, 1 drivers
S_0x5d2d29f76f10 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d29fcd610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7b8a10 .functor AND 1, L_0x5d2d2a7ba6a0, L_0x5d2d2a7ba740, C4<1>, C4<1>;
L_0x5d2d2a7b9c90 .functor NOT 1, L_0x5d2d2a7b8a10, C4<0>, C4<0>, C4<0>;
v0x5d2d2a391520_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7b8a10;  1 drivers
v0x5d2d2a392ed0_0 .net "a", 0 0, L_0x5d2d2a7ba6a0;  alias, 1 drivers
v0x5d2d2a392200_0 .net "b", 0 0, L_0x5d2d2a7ba740;  alias, 1 drivers
v0x5d2d2a395100_0 .net "out", 0 0, L_0x5d2d2a7b9c90;  alias, 1 drivers
S_0x5d2d29f7c6c0 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d29fcd610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7ba2c0 .functor AND 1, L_0x5d2d2a7ba250, L_0x5d2d2a7ba1e0, C4<1>, C4<1>;
L_0x5d2d2a7ba3c0 .functor NOT 1, L_0x5d2d2a7ba2c0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a388200_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7ba2c0;  1 drivers
v0x5d2d2a38c680_0 .net "a", 0 0, L_0x5d2d2a7ba250;  alias, 1 drivers
v0x5d2d2a389780_0 .net "b", 0 0, L_0x5d2d2a7ba1e0;  alias, 1 drivers
v0x5d2d2a38b130_0 .net "out", 0 0, L_0x5d2d2a7ba3c0;  alias, 1 drivers
S_0x5d2d29f884f0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d29fcd610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7ba430 .functor AND 1, L_0x5d2d2a7ba920, L_0x5d2d2a7ba1e0, C4<1>, C4<1>;
L_0x5d2d2a7ba530 .functor NOT 1, L_0x5d2d2a7ba430, C4<0>, C4<0>, C4<0>;
v0x5d2d2a38a460_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7ba430;  1 drivers
v0x5d2d2a38d360_0 .net "a", 0 0, L_0x5d2d2a7ba920;  alias, 1 drivers
v0x5d2d2a380550_0 .net "b", 0 0, L_0x5d2d2a7ba1e0;  alias, 1 drivers
v0x5d2d2a3847f0_0 .net "out", 0 0, L_0x5d2d2a7ba530;  alias, 1 drivers
S_0x5d2d29f94320 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d29fcd610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7b9d00 .functor NOT 1, L_0x5d2d2a7b9c90, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3818f0_0 .net "a", 0 0, L_0x5d2d2a7b9c90;  alias, 1 drivers
v0x5d2d2a3832a0_0 .net "out", 0 0, L_0x5d2d2a7b9d00;  alias, 1 drivers
S_0x5d2d29f99ad0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d29fcd610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7b9e00 .functor NOT 1, L_0x5d2d2a7ba880, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3825d0_0 .net "a", 0 0, L_0x5d2d2a7ba880;  alias, 1 drivers
v0x5d2d2a3854d0_0 .net "out", 0 0, L_0x5d2d2a7b9e00;  alias, 1 drivers
S_0x5d2d29f66800 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d29fcd610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7ba250 .functor NOT 1, L_0x5d2d2a7ba920, C4<0>, C4<0>, C4<0>;
v0x5d2d2a37f700_0 .net "a", 0 0, L_0x5d2d2a7ba920;  alias, 1 drivers
v0x5d2d2a3862f0_0 .net "out", 0 0, L_0x5d2d2a7ba250;  alias, 1 drivers
S_0x5d2d2a1a1840 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d29fcd610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7ba5a0 .functor NOT 1, L_0x5d2d2a7ba530, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3bdc10_0 .net "a", 0 0, L_0x5d2d2a7ba530;  alias, 1 drivers
v0x5d2d2a3be2c0_0 .net "out", 0 0, L_0x5d2d2a7ba5a0;  alias, 1 drivers
S_0x5d2d2a1a6ff0 .scope generate, "rcpa2Loop[4]" "rcpa2Loop[4]" 4 16, 4 16 0, S_0x5d2d2a0ddb60;
 .timescale -9 -12;
P_0x5d2d29fdac50 .param/l "i" 0 4 16, +C4<0100>;
S_0x5d2d2a1ac7a0 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a1a6ff0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a3debb0_0 .net "Y", 0 0, L_0x5d2d2a7b9160;  1 drivers
v0x5d2d2a3dec50_0 .net "a", 0 0, L_0x5d2d2a7b9620;  1 drivers
v0x5d2d2a3d9400_0 .net "b", 0 0, L_0x5d2d2a7b9750;  1 drivers
v0x5d2d2a3d3c50_0 .net "cIn", 0 0, L_0x5d2d2a7b9880;  1 drivers
v0x5d2d2a3ce4a0_0 .net "cOut", 0 0, L_0x5d2d2a7b9520;  1 drivers
v0x5d2d2a3ce540_0 .net "fIn", 0 0, L_0x5d2d2a7b99b0;  1 drivers
v0x5d2d2a3c8cf0_0 .net "fOut", 0 0, L_0x5d2d2a7b8c80;  1 drivers
v0x5d2d2a3c8d90_0 .net "notCIn", 0 0, L_0x5d2d2a7b8d80;  1 drivers
v0x5d2d2a386e60_0 .net "notCOut", 0 0, L_0x5d2d2a7b94b0;  1 drivers
v0x5d2d2a3be000_0 .net "notFIn", 0 0, L_0x5d2d2a7b91d0;  1 drivers
v0x5d2d2a3b60b0_0 .net "notFOut", 0 0, L_0x5d2d2a7b8c10;  1 drivers
v0x5d2d2a3b6150_0 .net "s", 0 0, L_0x5d2d2a7b9340;  1 drivers
S_0x5d2d2a1b1f50 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a1ac7a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a3d2310_0 .net "a", 0 0, L_0x5d2d2a7b9620;  alias, 1 drivers
v0x5d2d2a3caa40_0 .net "b", 0 0, L_0x5d2d2a7b9750;  alias, 1 drivers
v0x5d2d2a3c98a0_0 .net "c", 0 0, L_0x5d2d2a7b8d80;  alias, 1 drivers
v0x5d2d2a3c9cb0_0 .net "node1", 0 0, L_0x5d2d2a7b8ef0;  1 drivers
v0x5d2d2a3cb720_0 .net "node2", 0 0, L_0x5d2d2a7b8f60;  1 drivers
v0x5d2d2a3ccb60_0 .net "out", 0 0, L_0x5d2d2a7b9160;  alias, 1 drivers
S_0x5d2d2a1bdb30 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a1b1f50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7b9060 .functor AND 1, L_0x5d2d2a7b8f60, L_0x5d2d2a7b8d80, C4<1>, C4<1>;
L_0x5d2d2a7b9160 .functor NOT 1, L_0x5d2d2a7b9060, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3dd270_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7b9060;  1 drivers
v0x5d2d2a3d59a0_0 .net "a", 0 0, L_0x5d2d2a7b8f60;  alias, 1 drivers
v0x5d2d2a3d4800_0 .net "b", 0 0, L_0x5d2d2a7b8d80;  alias, 1 drivers
v0x5d2d2a3d4c10_0 .net "out", 0 0, L_0x5d2d2a7b9160;  alias, 1 drivers
S_0x5d2d29f5b8a0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a1b1f50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7b8e80 .functor OR 1, L_0x5d2d2a7b9620, L_0x5d2d2a7b9750, C4<0>, C4<0>;
L_0x5d2d2a7b8ef0 .functor NOT 1, L_0x5d2d2a7b8e80, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3d6680_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7b8e80;  1 drivers
v0x5d2d2a3d7ac0_0 .net "a", 0 0, L_0x5d2d2a7b9620;  alias, 1 drivers
v0x5d2d2a3d01f0_0 .net "b", 0 0, L_0x5d2d2a7b9750;  alias, 1 drivers
v0x5d2d2a3cf050_0 .net "out", 0 0, L_0x5d2d2a7b8ef0;  alias, 1 drivers
S_0x5d2d29f61050 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a1b1f50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7b8f60 .functor NOT 1, L_0x5d2d2a7b8ef0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3cf460_0 .net "a", 0 0, L_0x5d2d2a7b8ef0;  alias, 1 drivers
v0x5d2d2a3d0ed0_0 .net "out", 0 0, L_0x5d2d2a7b8f60;  alias, 1 drivers
S_0x5d2d2a19c090 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a1ac7a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7b8a80 .functor AND 1, L_0x5d2d2a7b9620, L_0x5d2d2a7b9750, C4<1>, C4<1>;
L_0x5d2d2a7b8c10 .functor NOT 1, L_0x5d2d2a7b8a80, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3c5290_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7b8a80;  1 drivers
v0x5d2d2a3c40f0_0 .net "a", 0 0, L_0x5d2d2a7b9620;  alias, 1 drivers
v0x5d2d2a3c4500_0 .net "b", 0 0, L_0x5d2d2a7b9750;  alias, 1 drivers
v0x5d2d2a3c5f70_0 .net "out", 0 0, L_0x5d2d2a7b8c10;  alias, 1 drivers
S_0x5d2d2a169950 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a1ac7a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7b9240 .functor AND 1, L_0x5d2d2a7b91d0, L_0x5d2d2a7b9160, C4<1>, C4<1>;
L_0x5d2d2a7b9340 .functor NOT 1, L_0x5d2d2a7b9240, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3c73b0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7b9240;  1 drivers
v0x5d2d2a3bfae0_0 .net "a", 0 0, L_0x5d2d2a7b91d0;  alias, 1 drivers
v0x5d2d2a3c06d0_0 .net "b", 0 0, L_0x5d2d2a7b9160;  alias, 1 drivers
v0x5d2d2a3c1b10_0 .net "out", 0 0, L_0x5d2d2a7b9340;  alias, 1 drivers
S_0x5d2d2a16f100 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a1ac7a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7b93b0 .functor AND 1, L_0x5d2d2a7b99b0, L_0x5d2d2a7b9160, C4<1>, C4<1>;
L_0x5d2d2a7b94b0 .functor NOT 1, L_0x5d2d2a7b93b0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3c29d0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7b93b0;  1 drivers
v0x5d2d2a3ce1d0_0 .net "a", 0 0, L_0x5d2d2a7b99b0;  alias, 1 drivers
v0x5d2d2a3d3980_0 .net "b", 0 0, L_0x5d2d2a7b9160;  alias, 1 drivers
v0x5d2d2a3d9130_0 .net "out", 0 0, L_0x5d2d2a7b94b0;  alias, 1 drivers
S_0x5d2d2a1748b0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a1ac7a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7b8c80 .functor NOT 1, L_0x5d2d2a7b8c10, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3de8e0_0 .net "a", 0 0, L_0x5d2d2a7b8c10;  alias, 1 drivers
v0x5d2d2a3c3240_0 .net "out", 0 0, L_0x5d2d2a7b8c80;  alias, 1 drivers
S_0x5d2d2a17a060 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a1ac7a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7b8d80 .functor NOT 1, L_0x5d2d2a7b9880, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3e4090_0 .net "a", 0 0, L_0x5d2d2a7b9880;  alias, 1 drivers
v0x5d2d2a3e9840_0 .net "out", 0 0, L_0x5d2d2a7b8d80;  alias, 1 drivers
S_0x5d2d2a185bb0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a1ac7a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7b91d0 .functor NOT 1, L_0x5d2d2a7b99b0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3e9ef0_0 .net "a", 0 0, L_0x5d2d2a7b99b0;  alias, 1 drivers
v0x5d2d2a3c3540_0 .net "out", 0 0, L_0x5d2d2a7b91d0;  alias, 1 drivers
S_0x5d2d2a191130 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a1ac7a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7b9520 .functor NOT 1, L_0x5d2d2a7b94b0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3e9c30_0 .net "a", 0 0, L_0x5d2d2a7b94b0;  alias, 1 drivers
v0x5d2d2a3e4360_0 .net "out", 0 0, L_0x5d2d2a7b9520;  alias, 1 drivers
S_0x5d2d2a1968e0 .scope generate, "rcpa2Loop[5]" "rcpa2Loop[5]" 4 16, 4 16 0, S_0x5d2d2a0ddb60;
 .timescale -9 -12;
P_0x5d2d29fbb030 .param/l "i" 0 4 16, +C4<0101>;
S_0x5d2d2a1641a0 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a1968e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a33b280_0 .net "Y", 0 0, L_0x5d2d2a7b81e0;  1 drivers
v0x5d2d2a335a40_0 .net "a", 0 0, L_0x5d2d2a7b8790;  1 drivers
v0x5d2d2a330290_0 .net "b", 0 0, L_0x5d2d2a7b8830;  1 drivers
v0x5d2d2a32aae0_0 .net "cIn", 0 0, L_0x5d2d2a7b88d0;  1 drivers
v0x5d2d2a325330_0 .net "cOut", 0 0, L_0x5d2d2a7b8640;  1 drivers
v0x5d2d2a3253d0_0 .net "fIn", 0 0, L_0x5d2d2a7b8970;  1 drivers
v0x5d2d2a31fb80_0 .net "fOut", 0 0, L_0x5d2d2a7b7d00;  1 drivers
v0x5d2d2a31fc20_0 .net "notCIn", 0 0, L_0x5d2d2a7b7e00;  1 drivers
v0x5d2d2a31a3d0_0 .net "notCOut", 0 0, L_0x5d2d2a7b8580;  1 drivers
v0x5d2d2a304e00_0 .net "notFIn", 0 0, L_0x5d2d2a7b8250;  1 drivers
v0x5d2d2a304b40_0 .net "notFOut", 0 0, L_0x5d2d2a7b7c90;  1 drivers
v0x5d2d2a304be0_0 .net "s", 0 0, L_0x5d2d2a7b83c0;  1 drivers
S_0x5d2d2a1321e0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a1641a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d29dfe670_0 .net "a", 0 0, L_0x5d2d2a7b8790;  alias, 1 drivers
v0x5d2d29dc68f0_0 .net "b", 0 0, L_0x5d2d2a7b8830;  alias, 1 drivers
v0x5d2d29d8f250_0 .net "c", 0 0, L_0x5d2d2a7b7e00;  alias, 1 drivers
v0x5d2d29d8e220_0 .net "node1", 0 0, L_0x5d2d2a7b7f70;  1 drivers
v0x5d2d29d8e2c0_0 .net "node2", 0 0, L_0x5d2d2a7b7fe0;  1 drivers
v0x5d2d2a375740_0 .net "out", 0 0, L_0x5d2d2a7b81e0;  alias, 1 drivers
S_0x5d2d2a137990 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a1321e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7b80e0 .functor AND 1, L_0x5d2d2a7b7fe0, L_0x5d2d2a7b7e00, C4<1>, C4<1>;
L_0x5d2d2a7b81e0 .functor NOT 1, L_0x5d2d2a7b80e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3a64e0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7b80e0;  1 drivers
v0x5d2d2a39e740_0 .net "a", 0 0, L_0x5d2d2a7b7fe0;  alias, 1 drivers
v0x5d2d2a3969a0_0 .net "b", 0 0, L_0x5d2d2a7b7e00;  alias, 1 drivers
v0x5d2d2a396a40_0 .net "out", 0 0, L_0x5d2d2a7b81e0;  alias, 1 drivers
S_0x5d2d2a13d140 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a1321e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7b7f00 .functor OR 1, L_0x5d2d2a7b8790, L_0x5d2d2a7b8830, C4<0>, C4<0>;
L_0x5d2d2a7b7f70 .functor NOT 1, L_0x5d2d2a7b7f00, C4<0>, C4<0>, C4<0>;
v0x5d2d2a38ec00_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7b7f00;  1 drivers
v0x5d2d29f17520_0 .net "a", 0 0, L_0x5d2d2a7b8790;  alias, 1 drivers
v0x5d2d29edee90_0 .net "b", 0 0, L_0x5d2d2a7b8830;  alias, 1 drivers
v0x5d2d29ea7110_0 .net "out", 0 0, L_0x5d2d2a7b7f70;  alias, 1 drivers
S_0x5d2d2a1428f0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a1321e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7b7fe0 .functor NOT 1, L_0x5d2d2a7b7f70, C4<0>, C4<0>, C4<0>;
v0x5d2d29e6ea80_0 .net "a", 0 0, L_0x5d2d2a7b7f70;  alias, 1 drivers
v0x5d2d29e36d00_0 .net "out", 0 0, L_0x5d2d2a7b7fe0;  alias, 1 drivers
S_0x5d2d2a14e4d0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a1641a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7b7b00 .functor AND 1, L_0x5d2d2a7b8790, L_0x5d2d2a7b8830, C4<1>, C4<1>;
L_0x5d2d2a7b7c90 .functor NOT 1, L_0x5d2d2a7b7b00, C4<0>, C4<0>, C4<0>;
v0x5d2d2a375480_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7b7b00;  1 drivers
v0x5d2d2a37a790_0 .net "a", 0 0, L_0x5d2d2a7b8790;  alias, 1 drivers
v0x5d2d2a377e30_0 .net "b", 0 0, L_0x5d2d2a7b8830;  alias, 1 drivers
v0x5d2d2a376980_0 .net "out", 0 0, L_0x5d2d2a7b7c90;  alias, 1 drivers
S_0x5d2d2a159240 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a1641a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7b82c0 .functor AND 1, L_0x5d2d2a7b8250, L_0x5d2d2a7b81e0, C4<1>, C4<1>;
L_0x5d2d2a7b83c0 .functor NOT 1, L_0x5d2d2a7b82c0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a34cd30_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7b82c0;  1 drivers
v0x5d2d2a373390_0 .net "a", 0 0, L_0x5d2d2a7b8250;  alias, 1 drivers
v0x5d2d2a36db50_0 .net "b", 0 0, L_0x5d2d2a7b81e0;  alias, 1 drivers
v0x5d2d2a3683a0_0 .net "out", 0 0, L_0x5d2d2a7b83c0;  alias, 1 drivers
S_0x5d2d2a15e9f0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a1641a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7b8480 .functor AND 1, L_0x5d2d2a7b8970, L_0x5d2d2a7b81e0, C4<1>, C4<1>;
L_0x5d2d2a7b8580 .functor NOT 1, L_0x5d2d2a7b8480, C4<0>, C4<0>, C4<0>;
v0x5d2d2a362bf0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7b8480;  1 drivers
v0x5d2d2a35d440_0 .net "a", 0 0, L_0x5d2d2a7b8970;  alias, 1 drivers
v0x5d2d2a357c90_0 .net "b", 0 0, L_0x5d2d2a7b81e0;  alias, 1 drivers
v0x5d2d2a357d30_0 .net "out", 0 0, L_0x5d2d2a7b8580;  alias, 1 drivers
S_0x5d2d2a12ca30 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a1641a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7b7d00 .functor NOT 1, L_0x5d2d2a7b7c90, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3524e0_0 .net "a", 0 0, L_0x5d2d2a7b7c90;  alias, 1 drivers
v0x5d2d2a33d7f0_0 .net "out", 0 0, L_0x5d2d2a7b7d00;  alias, 1 drivers
S_0x5d2d29f32d50 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a1641a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7b7e00 .functor NOT 1, L_0x5d2d2a7b88d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a33d530_0 .net "a", 0 0, L_0x5d2d2a7b88d0;  alias, 1 drivers
v0x5d2d2a342840_0 .net "out", 0 0, L_0x5d2d2a7b7e00;  alias, 1 drivers
S_0x5d2d29f38500 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a1641a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7b8250 .functor NOT 1, L_0x5d2d2a7b8970, C4<0>, C4<0>, C4<0>;
v0x5d2d2a33fee0_0 .net "a", 0 0, L_0x5d2d2a7b8970;  alias, 1 drivers
v0x5d2d2a33ff80_0 .net "out", 0 0, L_0x5d2d2a7b8250;  alias, 1 drivers
S_0x5d2d29f3dcb0 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a1641a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7b8640 .functor NOT 1, L_0x5d2d2a7b8580, C4<0>, C4<0>, C4<0>;
v0x5d2d2a33ea30_0 .net "a", 0 0, L_0x5d2d2a7b8580;  alias, 1 drivers
v0x5d2d2a314c20_0 .net "out", 0 0, L_0x5d2d2a7b8640;  alias, 1 drivers
S_0x5d2d29f43460 .scope generate, "rcpa2Loop[6]" "rcpa2Loop[6]" 4 16, 4 16 0, S_0x5d2d2a0ddb60;
 .timescale -9 -12;
P_0x5d2d29f9ce80 .param/l "i" 0 4 16, +C4<0110>;
S_0x5d2d29f4f170 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d29f43460;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a281880_0 .net "Y", 0 0, L_0x5d2d2a7b72d0;  1 drivers
v0x5d2d2a27c0d0_0 .net "a", 0 0, L_0x5d2d2a7b7790;  1 drivers
v0x5d2d2a276920_0 .net "b", 0 0, L_0x5d2d2a7b7830;  1 drivers
v0x5d2d2a271170_0 .net "cIn", 0 0, L_0x5d2d2a7b78d0;  1 drivers
v0x5d2d2a25c450_0 .net "cOut", 0 0, L_0x5d2d2a7b7690;  1 drivers
v0x5d2d2a25c4f0_0 .net "fIn", 0 0, L_0x5d2d2a7b79c0;  1 drivers
v0x5d2d2a25c190_0 .net "fOut", 0 0, L_0x5d2d2a7b6df0;  1 drivers
v0x5d2d2a25c230_0 .net "notCIn", 0 0, L_0x5d2d2a7b6ef0;  1 drivers
v0x5d2d2a2614a0_0 .net "notCOut", 0 0, L_0x5d2d2a7b7620;  1 drivers
v0x5d2d2a25eb40_0 .net "notFIn", 0 0, L_0x5d2d2a7b7340;  1 drivers
v0x5d2d2a25d690_0 .net "notFOut", 0 0, L_0x5d2d2a7b6d80;  1 drivers
v0x5d2d2a25d730_0 .net "s", 0 0, L_0x5d2d2a7b74b0;  1 drivers
S_0x5d2d2a121ad0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d29f4f170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a2e1950_0 .net "a", 0 0, L_0x5d2d2a7b7790;  alias, 1 drivers
v0x5d2d2a2cbab0_0 .net "b", 0 0, L_0x5d2d2a7b7830;  alias, 1 drivers
v0x5d2d2a2cb7f0_0 .net "c", 0 0, L_0x5d2d2a7b6ef0;  alias, 1 drivers
v0x5d2d2a2d0b00_0 .net "node1", 0 0, L_0x5d2d2a7b7060;  1 drivers
v0x5d2d2a2d0ba0_0 .net "node2", 0 0, L_0x5d2d2a7b70d0;  1 drivers
v0x5d2d2a2ce1a0_0 .net "out", 0 0, L_0x5d2d2a7b72d0;  alias, 1 drivers
S_0x5d2d2a127280 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a121ad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7b71d0 .functor AND 1, L_0x5d2d2a7b70d0, L_0x5d2d2a7b6ef0, C4<1>, C4<1>;
L_0x5d2d2a7b72d0 .functor NOT 1, L_0x5d2d2a7b71d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3074f0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7b71d0;  1 drivers
v0x5d2d2a306040_0 .net "a", 0 0, L_0x5d2d2a7b70d0;  alias, 1 drivers
v0x5d2d2a2dc1a0_0 .net "b", 0 0, L_0x5d2d2a7b6ef0;  alias, 1 drivers
v0x5d2d2a2dc240_0 .net "out", 0 0, L_0x5d2d2a7b72d0;  alias, 1 drivers
S_0x5d2d29f2d5a0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a121ad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7b6ff0 .functor OR 1, L_0x5d2d2a7b7790, L_0x5d2d2a7b7830, C4<0>, C4<0>;
L_0x5d2d2a7b7060 .functor NOT 1, L_0x5d2d2a7b6ff0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a302800_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7b6ff0;  1 drivers
v0x5d2d2a2fcfc0_0 .net "a", 0 0, L_0x5d2d2a7b7790;  alias, 1 drivers
v0x5d2d2a2f7810_0 .net "b", 0 0, L_0x5d2d2a7b7830;  alias, 1 drivers
v0x5d2d2a2f2060_0 .net "out", 0 0, L_0x5d2d2a7b7060;  alias, 1 drivers
S_0x5d2d29efb570 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a121ad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7b70d0 .functor NOT 1, L_0x5d2d2a7b7060, C4<0>, C4<0>, C4<0>;
v0x5d2d2a2ec8b0_0 .net "a", 0 0, L_0x5d2d2a7b7060;  alias, 1 drivers
v0x5d2d2a2e7100_0 .net "out", 0 0, L_0x5d2d2a7b70d0;  alias, 1 drivers
S_0x5d2d29f00d20 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d29f4f170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7b6bf0 .functor AND 1, L_0x5d2d2a7b7790, L_0x5d2d2a7b7830, C4<1>, C4<1>;
L_0x5d2d2a7b6d80 .functor NOT 1, L_0x5d2d2a7b6bf0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a2cccf0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7b6bf0;  1 drivers
v0x5d2d2a2a3130_0 .net "a", 0 0, L_0x5d2d2a7b7790;  alias, 1 drivers
v0x5d2d2a2c9790_0 .net "b", 0 0, L_0x5d2d2a7b7830;  alias, 1 drivers
v0x5d2d2a2c3f50_0 .net "out", 0 0, L_0x5d2d2a7b6d80;  alias, 1 drivers
S_0x5d2d29f064d0 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d29f4f170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7b73b0 .functor AND 1, L_0x5d2d2a7b7340, L_0x5d2d2a7b72d0, C4<1>, C4<1>;
L_0x5d2d2a7b74b0 .functor NOT 1, L_0x5d2d2a7b73b0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a2be7a0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7b73b0;  1 drivers
v0x5d2d2a2b8ff0_0 .net "a", 0 0, L_0x5d2d2a7b7340;  alias, 1 drivers
v0x5d2d2a2b3840_0 .net "b", 0 0, L_0x5d2d2a7b72d0;  alias, 1 drivers
v0x5d2d2a2ae090_0 .net "out", 0 0, L_0x5d2d2a7b74b0;  alias, 1 drivers
S_0x5d2d29f0bc80 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d29f4f170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7b7520 .functor AND 1, L_0x5d2d2a7b79c0, L_0x5d2d2a7b72d0, C4<1>, C4<1>;
L_0x5d2d2a7b7620 .functor NOT 1, L_0x5d2d2a7b7520, C4<0>, C4<0>, C4<0>;
v0x5d2d2a2a88e0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7b7520;  1 drivers
v0x5d2d2a2943d0_0 .net "a", 0 0, L_0x5d2d2a7b79c0;  alias, 1 drivers
v0x5d2d2a294110_0 .net "b", 0 0, L_0x5d2d2a7b72d0;  alias, 1 drivers
v0x5d2d2a2941b0_0 .net "out", 0 0, L_0x5d2d2a7b7620;  alias, 1 drivers
S_0x5d2d29f17990 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d29f4f170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7b6df0 .functor NOT 1, L_0x5d2d2a7b6d80, C4<0>, C4<0>, C4<0>;
v0x5d2d2a299420_0 .net "a", 0 0, L_0x5d2d2a7b6d80;  alias, 1 drivers
v0x5d2d2a296ac0_0 .net "out", 0 0, L_0x5d2d2a7b6df0;  alias, 1 drivers
S_0x5d2d29f22640 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d29f4f170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7b6ef0 .functor NOT 1, L_0x5d2d2a7b78d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a295610_0 .net "a", 0 0, L_0x5d2d2a7b78d0;  alias, 1 drivers
v0x5d2d2a26b9c0_0 .net "out", 0 0, L_0x5d2d2a7b6ef0;  alias, 1 drivers
S_0x5d2d29f27df0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d29f4f170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7b7340 .functor NOT 1, L_0x5d2d2a7b79c0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a292020_0 .net "a", 0 0, L_0x5d2d2a7b79c0;  alias, 1 drivers
v0x5d2d2a2920c0_0 .net "out", 0 0, L_0x5d2d2a7b7340;  alias, 1 drivers
S_0x5d2d29ef5dc0 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d29f4f170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7b7690 .functor NOT 1, L_0x5d2d2a7b7620, C4<0>, C4<0>, C4<0>;
v0x5d2d2a28c7e0_0 .net "a", 0 0, L_0x5d2d2a7b7620;  alias, 1 drivers
v0x5d2d2a287030_0 .net "out", 0 0, L_0x5d2d2a7b7690;  alias, 1 drivers
S_0x5d2d29ec2f80 .scope generate, "rcpa2Loop[7]" "rcpa2Loop[7]" 4 16, 4 16 0, S_0x5d2d2a0ddb60;
 .timescale -9 -12;
P_0x5d2d29fb41f0 .param/l "i" 0 4 16, +C4<0111>;
S_0x5d2d29ec8730 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d29ec2f80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a1c9380_0 .net "Y", 0 0, L_0x5d2d2a7b64b0;  1 drivers
v0x5d2d2a10d890_0 .net "a", 0 0, L_0x5d2d2a7b6970;  1 drivers
v0x5d2d2a1128e0_0 .net "b", 0 0, L_0x5d2d2a7b6a10;  1 drivers
v0x5d2d2a10ff80_0 .net "cIn", 0 0, L_0x5d2d2a7b6ab0;  1 drivers
v0x5d2d2a10ead0_0 .net "cOut", 0 0, L_0x5d2d2a7b6870;  1 drivers
v0x5d2d2a10eb70_0 .net "fIn", 0 0, L_0x5d2d2a7b6b50;  1 drivers
v0x5d2d2a0e4cc0_0 .net "fOut", 0 0, L_0x5d2d2a7b60f0;  1 drivers
v0x5d2d2a0e4d60_0 .net "notCIn", 0 0, L_0x5d2d2a7b6160;  1 drivers
v0x5d2d2a10b320_0 .net "notCOut", 0 0, L_0x5d2d2a7b6800;  1 drivers
v0x5d2d2a105ae0_0 .net "notFIn", 0 0, L_0x5d2d2a7b6520;  1 drivers
v0x5d2d2a100330_0 .net "notFOut", 0 0, L_0x5d2d2a7b6080;  1 drivers
v0x5d2d2a1003d0_0 .net "s", 0 0, L_0x5d2d2a7b6690;  1 drivers
S_0x5d2d29ecdee0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d29ec8730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a229520_0 .net "a", 0 0, L_0x5d2d2a7b6970;  alias, 1 drivers
v0x5d2d2a226bc0_0 .net "b", 0 0, L_0x5d2d2a7b6a10;  alias, 1 drivers
v0x5d2d2a225710_0 .net "c", 0 0, L_0x5d2d2a7b6160;  alias, 1 drivers
v0x5d2d2a1fbac0_0 .net "node1", 0 0, L_0x5d2d2a7b6240;  1 drivers
v0x5d2d2a1fbb60_0 .net "node2", 0 0, L_0x5d2d2a7b62b0;  1 drivers
v0x5d2d2a222120_0 .net "out", 0 0, L_0x5d2d2a7b64b0;  alias, 1 drivers
S_0x5d2d29ed3690 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d29ecdee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7b63b0 .functor AND 1, L_0x5d2d2a7b62b0, L_0x5d2d2a7b6160, C4<1>, C4<1>;
L_0x5d2d2a7b64b0 .functor NOT 1, L_0x5d2d2a7b63b0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a25a0a0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7b63b0;  1 drivers
v0x5d2d2a254860_0 .net "a", 0 0, L_0x5d2d2a7b62b0;  alias, 1 drivers
v0x5d2d2a24f0b0_0 .net "b", 0 0, L_0x5d2d2a7b6160;  alias, 1 drivers
v0x5d2d2a24f150_0 .net "out", 0 0, L_0x5d2d2a7b64b0;  alias, 1 drivers
S_0x5d2d29edf300 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d29ecdee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7b61d0 .functor OR 1, L_0x5d2d2a7b6970, L_0x5d2d2a7b6a10, C4<0>, C4<0>;
L_0x5d2d2a7b6240 .functor NOT 1, L_0x5d2d2a7b61d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a249900_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7b61d0;  1 drivers
v0x5d2d2a244150_0 .net "a", 0 0, L_0x5d2d2a7b6970;  alias, 1 drivers
v0x5d2d2a23e9a0_0 .net "b", 0 0, L_0x5d2d2a7b6a10;  alias, 1 drivers
v0x5d2d2a2391f0_0 .net "out", 0 0, L_0x5d2d2a7b6240;  alias, 1 drivers
S_0x5d2d29eeae60 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d29ecdee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7b62b0 .functor NOT 1, L_0x5d2d2a7b6240, C4<0>, C4<0>, C4<0>;
v0x5d2d2a2244d0_0 .net "a", 0 0, L_0x5d2d2a7b6240;  alias, 1 drivers
v0x5d2d2a224210_0 .net "out", 0 0, L_0x5d2d2a7b62b0;  alias, 1 drivers
S_0x5d2d29ef0610 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d29ec8730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7b6010 .functor AND 1, L_0x5d2d2a7b6970, L_0x5d2d2a7b6a10, C4<1>, C4<1>;
L_0x5d2d2a7b6080 .functor NOT 1, L_0x5d2d2a7b6010, C4<0>, C4<0>, C4<0>;
v0x5d2d2a21c8e0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7b6010;  1 drivers
v0x5d2d2a217130_0 .net "a", 0 0, L_0x5d2d2a7b6970;  alias, 1 drivers
v0x5d2d2a211980_0 .net "b", 0 0, L_0x5d2d2a7b6a10;  alias, 1 drivers
v0x5d2d2a20c1d0_0 .net "out", 0 0, L_0x5d2d2a7b6080;  alias, 1 drivers
S_0x5d2d29ebd7d0 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d29ec8730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7b6590 .functor AND 1, L_0x5d2d2a7b6520, L_0x5d2d2a7b64b0, C4<1>, C4<1>;
L_0x5d2d2a7b6690 .functor NOT 1, L_0x5d2d2a7b6590, C4<0>, C4<0>, C4<0>;
v0x5d2d2a206a20_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7b6590;  1 drivers
v0x5d2d2a201270_0 .net "a", 0 0, L_0x5d2d2a7b6520;  alias, 1 drivers
v0x5d2d2a1ec550_0 .net "b", 0 0, L_0x5d2d2a7b64b0;  alias, 1 drivers
v0x5d2d2a1ec290_0 .net "out", 0 0, L_0x5d2d2a7b6690;  alias, 1 drivers
S_0x5d2d29e8b160 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d29ec8730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7b6700 .functor AND 1, L_0x5d2d2a7b6b50, L_0x5d2d2a7b64b0, C4<1>, C4<1>;
L_0x5d2d2a7b6800 .functor NOT 1, L_0x5d2d2a7b6700, C4<0>, C4<0>, C4<0>;
v0x5d2d2a1f15a0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7b6700;  1 drivers
v0x5d2d2a1eec40_0 .net "a", 0 0, L_0x5d2d2a7b6b50;  alias, 1 drivers
v0x5d2d2a1ed790_0 .net "b", 0 0, L_0x5d2d2a7b64b0;  alias, 1 drivers
v0x5d2d2a1ed830_0 .net "out", 0 0, L_0x5d2d2a7b6800;  alias, 1 drivers
S_0x5d2d29e90910 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d29ec8730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7b60f0 .functor NOT 1, L_0x5d2d2a7b6080, C4<0>, C4<0>, C4<0>;
v0x5d2d2a1c3bd0_0 .net "a", 0 0, L_0x5d2d2a7b6080;  alias, 1 drivers
v0x5d2d2a1ea230_0 .net "out", 0 0, L_0x5d2d2a7b60f0;  alias, 1 drivers
S_0x5d2d29e960c0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d29ec8730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7b6160 .functor NOT 1, L_0x5d2d2a7b6ab0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a1e49f0_0 .net "a", 0 0, L_0x5d2d2a7b6ab0;  alias, 1 drivers
v0x5d2d2a1df240_0 .net "out", 0 0, L_0x5d2d2a7b6160;  alias, 1 drivers
S_0x5d2d29e9b870 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d29ec8730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7b6520 .functor NOT 1, L_0x5d2d2a7b6b50, C4<0>, C4<0>, C4<0>;
v0x5d2d2a1d9a90_0 .net "a", 0 0, L_0x5d2d2a7b6b50;  alias, 1 drivers
v0x5d2d2a1d9b30_0 .net "out", 0 0, L_0x5d2d2a7b6520;  alias, 1 drivers
S_0x5d2d29ea7580 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d29ec8730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7b6870 .functor NOT 1, L_0x5d2d2a7b6800, C4<0>, C4<0>, C4<0>;
v0x5d2d2a1d42e0_0 .net "a", 0 0, L_0x5d2d2a7b6800;  alias, 1 drivers
v0x5d2d2a1ceb30_0 .net "out", 0 0, L_0x5d2d2a7b6870;  alias, 1 drivers
S_0x5d2d29eb2870 .scope module, "nBitRippleCarryAdderInst" "nBitRippleCarryAdder" 3 23, 8 3 0, S_0x5d2d2a0cc580;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 8 "A";
    .port_info 3 /INPUT 8 "B";
    .port_info 4 /INPUT 1 "cin";
P_0x5d2d29f57a80 .param/l "N" 0 8 3, +C4<00000000000000000000000000001000>;
L_0x5d2d2a7c09d0 .functor BUFZ 8, L_0x5d2d2a7c0210, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5d2d2a0013c0_0 .net "A", 7 0, L_0x5d2d2a7c0cb0;  1 drivers
v0x5d2d2a027a20_0 .net "B", 7 0, L_0x5d2d2a7c0d50;  1 drivers
v0x5d2d2a0221e0_0 .net "carryMiddle", 7 0, L_0x5d2d2a7bfae0;  1 drivers
v0x5d2d2a01ca30_0 .net "cin", 0 0, L_0x5d2d2a7bdde0;  alias, 1 drivers
v0x5d2d2a01cad0_0 .net "cout", 0 0, L_0x5d2d2a7c0a90;  alias, 1 drivers
v0x5d2d2a017280_0 .net "sum", 7 0, L_0x5d2d2a7c09d0;  1 drivers
v0x5d2d2a011ad0_0 .net "sum11", 7 0, L_0x5d2d2a7c0210;  1 drivers
L_0x5d2d2a7be430 .part L_0x5d2d2a7c0cb0, 0, 1;
L_0x5d2d2a7be4d0 .part L_0x5d2d2a7c0d50, 0, 1;
L_0x5d2d2a7be740 .part L_0x5d2d2a7c0cb0, 1, 1;
L_0x5d2d2a7be830 .part L_0x5d2d2a7c0d50, 1, 1;
L_0x5d2d2a7be920 .part L_0x5d2d2a7bfae0, 0, 1;
L_0x5d2d2a7beb90 .part L_0x5d2d2a7c0cb0, 2, 1;
L_0x5d2d2a7bec30 .part L_0x5d2d2a7c0d50, 2, 1;
L_0x5d2d2a7becd0 .part L_0x5d2d2a7bfae0, 1, 1;
L_0x5d2d2a7befe0 .part L_0x5d2d2a7c0cb0, 3, 1;
L_0x5d2d2a7bf080 .part L_0x5d2d2a7c0d50, 3, 1;
L_0x5d2d2a7bf120 .part L_0x5d2d2a7bfae0, 2, 1;
L_0x5d2d2a7bf2a0 .part L_0x5d2d2a7c0cb0, 4, 1;
L_0x5d2d2a7bf3b0 .part L_0x5d2d2a7c0d50, 4, 1;
L_0x5d2d2a7bf450 .part L_0x5d2d2a7bfae0, 3, 1;
L_0x5d2d2a7bf600 .part L_0x5d2d2a7c0cb0, 5, 1;
L_0x5d2d2a7bf6a0 .part L_0x5d2d2a7c0d50, 5, 1;
L_0x5d2d2a7bf7d0 .part L_0x5d2d2a7bfae0, 4, 1;
L_0x5d2d2a7bfa40 .part L_0x5d2d2a7c0cb0, 6, 1;
L_0x5d2d2a7bfb80 .part L_0x5d2d2a7c0d50, 6, 1;
L_0x5d2d2a7bfc20 .part L_0x5d2d2a7bfae0, 5, 1;
LS_0x5d2d2a7bfae0_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a7be320, L_0x5d2d2a7be5e0, L_0x5d2d2a7bea30, L_0x5d2d2a7bee80;
LS_0x5d2d2a7bfae0_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a7bf230, L_0x5d2d2a7bf4f0, L_0x5d2d2a7bf8e0, L_0x5d2d2a7bfde0;
L_0x5d2d2a7bfae0 .concat8 [ 4 4 0 0], LS_0x5d2d2a7bfae0_0_0, LS_0x5d2d2a7bfae0_0_4;
LS_0x5d2d2a7c0210_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a7be2b0, L_0x5d2d2a7be570, L_0x5d2d2a7be9c0, L_0x5d2d2a7bee10;
LS_0x5d2d2a7c0210_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a7bf1c0, L_0x5d2d2a7bf340, L_0x5d2d2a7bf870, L_0x5d2d2a7bfd70;
L_0x5d2d2a7c0210 .concat8 [ 4 4 0 0], LS_0x5d2d2a7c0210_0_0, LS_0x5d2d2a7c0210_0_4;
L_0x5d2d2a7bfcc0 .part L_0x5d2d2a7c0cb0, 7, 1;
L_0x5d2d2a7c0640 .part L_0x5d2d2a7c0d50, 7, 1;
L_0x5d2d2a7c0580 .part L_0x5d2d2a7bfae0, 6, 1;
L_0x5d2d2a7c0a90 .part L_0x5d2d2a7bfae0, 7, 1;
S_0x5d2d29eb8020 .scope generate, "genAdder[0]" "genAdder[0]" 8 9, 8 9 0, S_0x5d2d29eb2870;
 .timescale -9 -12;
P_0x5d2d29f587d0 .param/l "i" 0 8 9, +C4<00>;
S_0x5d2d29e859b0 .scope generate, "genblk2" "genblk2" 8 10, 8 10 0, S_0x5d2d29eb8020;
 .timescale -9 -12;
S_0x5d2d29e52b70 .scope module, "f" "FA" 8 11, 9 33 0, S_0x5d2d29e859b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a7be2b0 .udp UDP_sumOut, L_0x5d2d2a7be430, L_0x5d2d2a7be4d0, L_0x5d2d2a7bdde0;
L_0x5d2d2a7be320 .udp UDP_carryOut, L_0x5d2d2a7be430, L_0x5d2d2a7be4d0, L_0x5d2d2a7bdde0;
v0x5d2d2a0ac240_0 .net "A", 0 0, L_0x5d2d2a7be430;  1 drivers
v0x5d2d2a0d28a0_0 .net "B", 0 0, L_0x5d2d2a7be4d0;  1 drivers
v0x5d2d2a0cd060_0 .net "Cin", 0 0, L_0x5d2d2a7bdde0;  alias, 1 drivers
v0x5d2d2a0c78b0_0 .net "Cout", 0 0, L_0x5d2d2a7be320;  1 drivers
v0x5d2d2a0c7950_0 .net "sum", 0 0, L_0x5d2d2a7be2b0;  1 drivers
S_0x5d2d29e58320 .scope generate, "genAdder[1]" "genAdder[1]" 8 9, 8 9 0, S_0x5d2d29eb2870;
 .timescale -9 -12;
P_0x5d2d29f658b0 .param/l "i" 0 8 9, +C4<01>;
S_0x5d2d29e5dad0 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d29e58320;
 .timescale -9 -12;
S_0x5d2d29e63280 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d29e5dad0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a7be570 .udp UDP_sumOut, L_0x5d2d2a7be740, L_0x5d2d2a7be830, L_0x5d2d2a7be920;
L_0x5d2d2a7be5e0 .udp UDP_carryOut, L_0x5d2d2a7be740, L_0x5d2d2a7be830, L_0x5d2d2a7be920;
v0x5d2d2a0c2100_0 .net "A", 0 0, L_0x5d2d2a7be740;  1 drivers
v0x5d2d2a0bc950_0 .net "B", 0 0, L_0x5d2d2a7be830;  1 drivers
v0x5d2d2a0b71a0_0 .net "Cin", 0 0, L_0x5d2d2a7be920;  1 drivers
v0x5d2d2a0b19f0_0 .net "Cout", 0 0, L_0x5d2d2a7be5e0;  1 drivers
v0x5d2d2a09bc10_0 .net "sum", 0 0, L_0x5d2d2a7be570;  1 drivers
S_0x5d2d29e6eef0 .scope generate, "genAdder[2]" "genAdder[2]" 8 9, 8 9 0, S_0x5d2d29eb2870;
 .timescale -9 -12;
P_0x5d2d29f6b060 .param/l "i" 0 8 9, +C4<010>;
S_0x5d2d29e7aa50 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d29e6eef0;
 .timescale -9 -12;
S_0x5d2d29e80200 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d29e7aa50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a7be9c0 .udp UDP_sumOut, L_0x5d2d2a7beb90, L_0x5d2d2a7bec30, L_0x5d2d2a7becd0;
L_0x5d2d2a7bea30 .udp UDP_carryOut, L_0x5d2d2a7beb90, L_0x5d2d2a7bec30, L_0x5d2d2a7becd0;
v0x5d2d2a09b950_0 .net "A", 0 0, L_0x5d2d2a7beb90;  1 drivers
v0x5d2d2a0a0c60_0 .net "B", 0 0, L_0x5d2d2a7bec30;  1 drivers
v0x5d2d2a09e300_0 .net "Cin", 0 0, L_0x5d2d2a7becd0;  1 drivers
v0x5d2d2a09ce50_0 .net "Cout", 0 0, L_0x5d2d2a7bea30;  1 drivers
v0x5d2d2a073040_0 .net "sum", 0 0, L_0x5d2d2a7be9c0;  1 drivers
S_0x5d2d29e4d3c0 .scope generate, "genAdder[3]" "genAdder[3]" 8 9, 8 9 0, S_0x5d2d29eb2870;
 .timescale -9 -12;
P_0x5d2d29f70810 .param/l "i" 0 8 9, +C4<011>;
S_0x5d2d29e1ad50 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d29e4d3c0;
 .timescale -9 -12;
S_0x5d2d29e20500 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d29e1ad50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a7bee10 .udp UDP_sumOut, L_0x5d2d2a7befe0, L_0x5d2d2a7bf080, L_0x5d2d2a7bf120;
L_0x5d2d2a7bee80 .udp UDP_carryOut, L_0x5d2d2a7befe0, L_0x5d2d2a7bf080, L_0x5d2d2a7bf120;
v0x5d2d2a0996a0_0 .net "A", 0 0, L_0x5d2d2a7befe0;  1 drivers
v0x5d2d2a093e60_0 .net "B", 0 0, L_0x5d2d2a7bf080;  1 drivers
v0x5d2d2a08e6b0_0 .net "Cin", 0 0, L_0x5d2d2a7bf120;  1 drivers
v0x5d2d2a088f00_0 .net "Cout", 0 0, L_0x5d2d2a7bee80;  1 drivers
v0x5d2d2a083750_0 .net "sum", 0 0, L_0x5d2d2a7bee10;  1 drivers
S_0x5d2d29e25cb0 .scope generate, "genAdder[4]" "genAdder[4]" 8 9, 8 9 0, S_0x5d2d29eb2870;
 .timescale -9 -12;
P_0x5d2d29f74b10 .param/l "i" 0 8 9, +C4<0100>;
S_0x5d2d29e2b460 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d29e25cb0;
 .timescale -9 -12;
S_0x5d2d29e37170 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d29e2b460;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a7bf1c0 .udp UDP_sumOut, L_0x5d2d2a7bf2a0, L_0x5d2d2a7bf3b0, L_0x5d2d2a7bf450;
L_0x5d2d2a7bf230 .udp UDP_carryOut, L_0x5d2d2a7bf2a0, L_0x5d2d2a7bf3b0, L_0x5d2d2a7bf450;
v0x5d2d2a07dfa0_0 .net "A", 0 0, L_0x5d2d2a7bf2a0;  1 drivers
v0x5d2d2a0787f0_0 .net "B", 0 0, L_0x5d2d2a7bf3b0;  1 drivers
v0x5d2d2a063220_0 .net "Cin", 0 0, L_0x5d2d2a7bf450;  1 drivers
v0x5d2d2a062f60_0 .net "Cout", 0 0, L_0x5d2d2a7bf230;  1 drivers
v0x5d2d2a068270_0 .net "sum", 0 0, L_0x5d2d2a7bf1c0;  1 drivers
S_0x5d2d29e42460 .scope generate, "genAdder[5]" "genAdder[5]" 8 9, 8 9 0, S_0x5d2d29eb2870;
 .timescale -9 -12;
P_0x5d2d29f7a2c0 .param/l "i" 0 8 9, +C4<0101>;
S_0x5d2d29e47c10 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d29e42460;
 .timescale -9 -12;
S_0x5d2d29e155a0 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d29e47c10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a7bf340 .udp UDP_sumOut, L_0x5d2d2a7bf600, L_0x5d2d2a7bf6a0, L_0x5d2d2a7bf7d0;
L_0x5d2d2a7bf4f0 .udp UDP_carryOut, L_0x5d2d2a7bf600, L_0x5d2d2a7bf6a0, L_0x5d2d2a7bf7d0;
v0x5d2d2a065910_0 .net "A", 0 0, L_0x5d2d2a7bf600;  1 drivers
v0x5d2d2a064460_0 .net "B", 0 0, L_0x5d2d2a7bf6a0;  1 drivers
v0x5d2d2a03a5c0_0 .net "Cin", 0 0, L_0x5d2d2a7bf7d0;  1 drivers
v0x5d2d2a060c20_0 .net "Cout", 0 0, L_0x5d2d2a7bf4f0;  1 drivers
v0x5d2d2a05b3e0_0 .net "sum", 0 0, L_0x5d2d2a7bf340;  1 drivers
S_0x5d2d29de2760 .scope generate, "genAdder[6]" "genAdder[6]" 8 9, 8 9 0, S_0x5d2d29eb2870;
 .timescale -9 -12;
P_0x5d2d2a1ba5e0 .param/l "i" 0 8 9, +C4<0110>;
S_0x5d2d29de7f10 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d29de2760;
 .timescale -9 -12;
S_0x5d2d29ded6c0 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d29de7f10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a7bf870 .udp UDP_sumOut, L_0x5d2d2a7bfa40, L_0x5d2d2a7bfb80, L_0x5d2d2a7bfc20;
L_0x5d2d2a7bf8e0 .udp UDP_carryOut, L_0x5d2d2a7bfa40, L_0x5d2d2a7bfb80, L_0x5d2d2a7bfc20;
v0x5d2d2a055c30_0 .net "A", 0 0, L_0x5d2d2a7bfa40;  1 drivers
v0x5d2d2a050480_0 .net "B", 0 0, L_0x5d2d2a7bfb80;  1 drivers
v0x5d2d2a04acd0_0 .net "Cin", 0 0, L_0x5d2d2a7bfc20;  1 drivers
v0x5d2d2a045520_0 .net "Cout", 0 0, L_0x5d2d2a7bf8e0;  1 drivers
v0x5d2d2a03fd70_0 .net "sum", 0 0, L_0x5d2d2a7bf870;  1 drivers
S_0x5d2d29df2e70 .scope generate, "genAdder[7]" "genAdder[7]" 8 9, 8 9 0, S_0x5d2d29eb2870;
 .timescale -9 -12;
P_0x5d2d2a186c80 .param/l "i" 0 8 9, +C4<0111>;
S_0x5d2d29dfeae0 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d29df2e70;
 .timescale -9 -12;
S_0x5d2d29e0a640 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d29dfeae0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a7bfd70 .udp UDP_sumOut, L_0x5d2d2a7bfcc0, L_0x5d2d2a7c0640, L_0x5d2d2a7c0580;
L_0x5d2d2a7bfde0 .udp UDP_carryOut, L_0x5d2d2a7bfcc0, L_0x5d2d2a7c0640, L_0x5d2d2a7c0580;
v0x5d2d2a029f90_0 .net "A", 0 0, L_0x5d2d2a7bfcc0;  1 drivers
v0x5d2d2a029cd0_0 .net "B", 0 0, L_0x5d2d2a7c0640;  1 drivers
v0x5d2d2a02efe0_0 .net "Cin", 0 0, L_0x5d2d2a7c0580;  1 drivers
v0x5d2d2a02c680_0 .net "Cout", 0 0, L_0x5d2d2a7bfde0;  1 drivers
v0x5d2d2a02b1d0_0 .net "sum", 0 0, L_0x5d2d2a7bfd70;  1 drivers
S_0x5d2d29e0fdf0 .scope module, "HybridAdderLayer1_6" "HybridAdder" 2 84, 3 1 0, S_0x5d2d2a3c7af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /OUTPUT 16 "sum";
    .port_info 3 /OUTPUT 1 "cout";
P_0x5d2d29ff3c90 .param/l "N1" 0 3 1, +C4<00000000000000000000000000001000>;
P_0x5d2d29ff3cd0 .param/l "N2" 0 3 1, +C4<00000000000000000000000000001000>;
P_0x5d2d29ff3d10 .param/l "addOrSub" 0 3 1, +C4<00000000000000000000000000000001>;
v0x5d2d2a3c2f50_0 .net "A", 15 0, v0x5d2d2a6df580_6;  alias, 1 drivers
v0x5d2d2a3c3010_0 .net "B", 15 0, v0x5d2d2a6df580_2;  alias, 1 drivers
v0x5d2d2a3de5f0_0 .net "cout", 0 0, L_0x5d2d2a7ccc40;  1 drivers
v0x5d2d2a3d3690_0 .net "fn", 0 0, L_0x5d2d2a7c9f50;  1 drivers
v0x5d2d2a3d3730_0 .net "selectedB", 15 0, L_0x5d2d2a7c0e60;  1 drivers
v0x5d2d2a3cdee0_0 .net "sum", 15 0, L_0x5d2d2a7cc9a0;  alias, 1 drivers
L_0x5d2d2a7ca2e0 .part v0x5d2d2a6df580_6, 0, 8;
L_0x5d2d2a7ca380 .part L_0x5d2d2a7c0e60, 0, 8;
L_0x5d2d2a7cc9a0 .concat8 [ 8 8 0 0], L_0x5d2d2a7c9dc0, L_0x5d2d2a7ccb80;
L_0x5d2d2a7cceb0 .part v0x5d2d2a6df580_6, 8, 8;
L_0x5d2d2a7ccf50 .part L_0x5d2d2a7c0e60, 8, 8;
S_0x5d2d29ddcfb0 .scope generate, "genblk2" "genblk2" 3 10, 3 10 0, S_0x5d2d29e0fdf0;
 .timescale -9 -12;
L_0x5d2d2a7c0df0 .functor NOT 16, v0x5d2d2a6df580_2, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5d2d29ff27e0_0 .net *"_ivl_0", 15 0, L_0x5d2d2a7c0df0;  1 drivers
L_0x7347fc2c2210 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5d2d29fc8940_0 .net/2u *"_ivl_2", 15 0, L_0x7347fc2c2210;  1 drivers
L_0x5d2d2a7c0e60 .arith/sum 16, L_0x5d2d2a7c0df0, L_0x7347fc2c2210;
S_0x5d2d29daa930 .scope module, "nBitRcpa2Inst" "nBitRcpa2" 3 17, 4 1 0, S_0x5d2d29e0fdf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /OUTPUT 8 "sum";
    .port_info 3 /OUTPUT 1 "fn";
P_0x5d2d2a18e060 .param/l "N" 0 4 1, +C4<00000000000000000000000000001000>;
v0x5d2d29ae7ca0_0 .net "A", 7 0, L_0x5d2d2a7ca2e0;  1 drivers
v0x5d2d29aece80_0 .net "B", 7 0, L_0x5d2d2a7ca380;  1 drivers
v0x5d2d29af2100_0 .net "F", 8 0, L_0x5d2d2a7ca110;  1 drivers
v0x5d2d29af7380_0 .net *"_ivl_85", 0 0, L_0x5d2d2a7ca020;  1 drivers
L_0x7347fc2c2258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d2d29f190e0_0 .net/2u *"_ivl_89", 0 0, L_0x7347fc2c2258;  1 drivers
v0x5d2d29924d60_0 .net "carry", 8 0, L_0x5d2d2a7c9e60;  1 drivers
v0x5d2d29929fe0_0 .net "fn", 0 0, L_0x5d2d2a7c9f50;  alias, 1 drivers
v0x5d2d2992f260_0 .net "sum", 7 0, L_0x5d2d2a7c9dc0;  1 drivers
L_0x5d2d2a7c1b00 .part L_0x5d2d2a7ca2e0, 7, 1;
L_0x5d2d2a7c1ba0 .part L_0x5d2d2a7ca380, 7, 1;
L_0x5d2d2a7c1c40 .part L_0x5d2d2a7c9e60, 8, 1;
L_0x5d2d2a7c1ce0 .part L_0x5d2d2a7ca110, 7, 1;
L_0x5d2d2a7c29c0 .part L_0x5d2d2a7ca2e0, 6, 1;
L_0x5d2d2a7c2a60 .part L_0x5d2d2a7ca380, 6, 1;
L_0x5d2d2a7c2b50 .part L_0x5d2d2a7c9e60, 7, 1;
L_0x5d2d2a7c2c40 .part L_0x5d2d2a7ca110, 6, 1;
L_0x5d2d2a7c3c50 .part L_0x5d2d2a7ca2e0, 5, 1;
L_0x5d2d2a7c3cf0 .part L_0x5d2d2a7ca380, 5, 1;
L_0x5d2d2a7c3d90 .part L_0x5d2d2a7c9e60, 6, 1;
L_0x5d2d2a7c3e30 .part L_0x5d2d2a7ca110, 5, 1;
L_0x5d2d2a7c4d60 .part L_0x5d2d2a7ca2e0, 4, 1;
L_0x5d2d2a7c4e90 .part L_0x5d2d2a7ca380, 4, 1;
L_0x5d2d2a7c4fc0 .part L_0x5d2d2a7c9e60, 5, 1;
L_0x5d2d2a7c50f0 .part L_0x5d2d2a7ca110, 4, 1;
L_0x5d2d2a7c6060 .part L_0x5d2d2a7ca2e0, 3, 1;
L_0x5d2d2a7c6100 .part L_0x5d2d2a7ca380, 3, 1;
L_0x5d2d2a7c6240 .part L_0x5d2d2a7c9e60, 4, 1;
L_0x5d2d2a7c62e0 .part L_0x5d2d2a7ca110, 3, 1;
L_0x5d2d2a7c61a0 .part L_0x5d2d2a7ca2e0, 2, 1;
L_0x5d2d2a7c71c0 .part L_0x5d2d2a7ca380, 2, 1;
L_0x5d2d2a7c6380 .part L_0x5d2d2a7c9e60, 3, 1;
L_0x5d2d2a7c7320 .part L_0x5d2d2a7ca110, 2, 1;
L_0x5d2d2a7c82a0 .part L_0x5d2d2a7ca2e0, 1, 1;
L_0x5d2d2a7c8340 .part L_0x5d2d2a7ca380, 1, 1;
L_0x5d2d2a7c73c0 .part L_0x5d2d2a7c9e60, 2, 1;
L_0x5d2d2a7c84c0 .part L_0x5d2d2a7ca110, 1, 1;
L_0x5d2d2a7c94f0 .part L_0x5d2d2a7ca2e0, 0, 1;
L_0x5d2d2a7c96a0 .part L_0x5d2d2a7ca380, 0, 1;
L_0x5d2d2a7c9950 .part L_0x5d2d2a7c9e60, 1, 1;
L_0x5d2d2a7c9b00 .part L_0x5d2d2a7ca110, 0, 1;
LS_0x5d2d2a7c9dc0_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a7c90d0, L_0x5d2d2a7c7e80, L_0x5d2d2a7c6e40, L_0x5d2d2a7c5ce0;
LS_0x5d2d2a7c9dc0_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a7c49e0, L_0x5d2d2a7c37e0, L_0x5d2d2a7c2640, L_0x5d2d2a7c1730;
L_0x5d2d2a7c9dc0 .concat8 [ 4 4 0 0], LS_0x5d2d2a7c9dc0_0_0, LS_0x5d2d2a7c9dc0_0_4;
LS_0x5d2d2a7c9e60_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a7c9360, L_0x5d2d2a7c8110, L_0x5d2d2a7c7080, L_0x5d2d2a7c5f20;
LS_0x5d2d2a7c9e60_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a7c4c20, L_0x5d2d2a7c3ac0, L_0x5d2d2a7c2870, L_0x5d2d2a7c19b0;
LS_0x5d2d2a7c9e60_0_8 .concat8 [ 1 0 0 0], L_0x5d2d2a7ca020;
L_0x5d2d2a7c9e60 .concat8 [ 4 4 1 0], LS_0x5d2d2a7c9e60_0_0, LS_0x5d2d2a7c9e60_0_4, LS_0x5d2d2a7c9e60_0_8;
L_0x5d2d2a7ca020 .part L_0x5d2d2a7ca110, 8, 1;
LS_0x5d2d2a7ca110_0_0 .concat8 [ 1 1 1 1], L_0x7347fc2c2258, L_0x5d2d2a7c8870, L_0x5d2d2a7c7620, L_0x5d2d2a7c65e0;
LS_0x5d2d2a7ca110_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a7c5480, L_0x5d2d2a7c4180, L_0x5d2d2a7c2f80, L_0x5d2d2a7c1f80;
LS_0x5d2d2a7ca110_0_8 .concat8 [ 1 0 0 0], L_0x5d2d2a7c1070;
L_0x5d2d2a7ca110 .concat8 [ 4 4 1 0], LS_0x5d2d2a7ca110_0_0, LS_0x5d2d2a7ca110_0_4, LS_0x5d2d2a7ca110_0_8;
L_0x5d2d2a7c9f50 .part L_0x5d2d2a7ca110, 8, 1;
S_0x5d2d29db00e0 .scope generate, "rcpa2Loop[0]" "rcpa2Loop[0]" 4 16, 4 16 0, S_0x5d2d29daa930;
 .timescale -9 -12;
P_0x5d2d2a192ac0 .param/l "i" 0 4 16, +C4<00>;
S_0x5d2d29db5890 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d29db00e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a1b9ec0_0 .net "Y", 0 0, L_0x5d2d2a7c8e70;  1 drivers
v0x5d2d2a1b9f60_0 .net "a", 0 0, L_0x5d2d2a7c94f0;  1 drivers
v0x5d2d2a1b7560_0 .net "b", 0 0, L_0x5d2d2a7c96a0;  1 drivers
v0x5d2d2a1b60b0_0 .net "cIn", 0 0, L_0x5d2d2a7c9950;  1 drivers
v0x5d2d2a18c460_0 .net "cOut", 0 0, L_0x5d2d2a7c9360;  1 drivers
v0x5d2d2a18c500_0 .net "fIn", 0 0, L_0x5d2d2a7c9b00;  1 drivers
v0x5d2d2a1b2ac0_0 .net "fOut", 0 0, L_0x5d2d2a7c8870;  1 drivers
v0x5d2d2a1b2b60_0 .net "notCIn", 0 0, L_0x5d2d2a7c89b0;  1 drivers
v0x5d2d2a1ad280_0 .net "notCOut", 0 0, L_0x5d2d2a7c9280;  1 drivers
v0x5d2d2a1a7ad0_0 .net "notFIn", 0 0, L_0x5d2d2a7c8f00;  1 drivers
v0x5d2d2a1a2320_0 .net "notFOut", 0 0, L_0x5d2d2a7c87e0;  1 drivers
v0x5d2d2a1a23c0_0 .net "s", 0 0, L_0x5d2d2a7c90d0;  1 drivers
S_0x5d2d29dbb040 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d29db5890;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d29fb9460_0 .net "a", 0 0, L_0x5d2d2a7c94f0;  alias, 1 drivers
v0x5d2d29f8f650_0 .net "b", 0 0, L_0x5d2d2a7c96a0;  alias, 1 drivers
v0x5d2d29fb5cb0_0 .net "c", 0 0, L_0x5d2d2a7c89b0;  alias, 1 drivers
v0x5d2d29fb0470_0 .net "node1", 0 0, L_0x5d2d2a7c8b80;  1 drivers
v0x5d2d29fb0510_0 .net "node2", 0 0, L_0x5d2d2a7c8c10;  1 drivers
v0x5d2d29faacc0_0 .net "out", 0 0, L_0x5d2d2a7c8e70;  alias, 1 drivers
S_0x5d2d29dc6d60 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d29dbb040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7c8d50 .functor AND 1, L_0x5d2d2a7c8c10, L_0x5d2d2a7c89b0, C4<1>, C4<1>;
L_0x5d2d2a7c8e70 .functor NOT 1, L_0x5d2d2a7c8d50, C4<0>, C4<0>, C4<0>;
v0x5d2d29fe9760_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7c8d50;  1 drivers
v0x5d2d29fe3fb0_0 .net "a", 0 0, L_0x5d2d2a7c8c10;  alias, 1 drivers
v0x5d2d29fde800_0 .net "b", 0 0, L_0x5d2d2a7c89b0;  alias, 1 drivers
v0x5d2d29fd9050_0 .net "out", 0 0, L_0x5d2d2a7c8e70;  alias, 1 drivers
S_0x5d2d29dd2050 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d29dbb040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7c8af0 .functor OR 1, L_0x5d2d2a7c94f0, L_0x5d2d2a7c96a0, C4<0>, C4<0>;
L_0x5d2d2a7c8b80 .functor NOT 1, L_0x5d2d2a7c8af0, C4<0>, C4<0>, C4<0>;
v0x5d2d29fd38a0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7c8af0;  1 drivers
v0x5d2d29fce0f0_0 .net "a", 0 0, L_0x5d2d2a7c94f0;  alias, 1 drivers
v0x5d2d29fb8220_0 .net "b", 0 0, L_0x5d2d2a7c96a0;  alias, 1 drivers
v0x5d2d29fb7f60_0 .net "out", 0 0, L_0x5d2d2a7c8b80;  alias, 1 drivers
S_0x5d2d29dd7800 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d29dbb040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7c8c10 .functor NOT 1, L_0x5d2d2a7c8b80, C4<0>, C4<0>, C4<0>;
v0x5d2d29fbd270_0 .net "a", 0 0, L_0x5d2d2a7c8b80;  alias, 1 drivers
v0x5d2d29fba910_0 .net "out", 0 0, L_0x5d2d2a7c8c10;  alias, 1 drivers
S_0x5d2d29da5180 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d29db5890;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7c8650 .functor AND 1, L_0x5d2d2a7c94f0, L_0x5d2d2a7c96a0, C4<1>, C4<1>;
L_0x5d2d2a7c87e0 .functor NOT 1, L_0x5d2d2a7c8650, C4<0>, C4<0>, C4<0>;
v0x5d2d29fa5510_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7c8650;  1 drivers
v0x5d2d29f9fd60_0 .net "a", 0 0, L_0x5d2d2a7c94f0;  alias, 1 drivers
v0x5d2d29f9a5b0_0 .net "b", 0 0, L_0x5d2d2a7c96a0;  alias, 1 drivers
v0x5d2d29f94e00_0 .net "out", 0 0, L_0x5d2d2a7c87e0;  alias, 1 drivers
S_0x5d2d29d721e0 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d29db5890;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7c8fb0 .functor AND 1, L_0x5d2d2a7c8f00, L_0x5d2d2a7c8e70, C4<1>, C4<1>;
L_0x5d2d2a7c90d0 .functor NOT 1, L_0x5d2d2a7c8fb0, C4<0>, C4<0>, C4<0>;
v0x5d2d29f7f830_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7c8fb0;  1 drivers
v0x5d2d29f7f570_0 .net "a", 0 0, L_0x5d2d2a7c8f00;  alias, 1 drivers
v0x5d2d29f84880_0 .net "b", 0 0, L_0x5d2d2a7c8e70;  alias, 1 drivers
v0x5d2d29f81f20_0 .net "out", 0 0, L_0x5d2d2a7c90d0;  alias, 1 drivers
S_0x5d2d29d77990 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d29db5890;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7c9160 .functor AND 1, L_0x5d2d2a7c9b00, L_0x5d2d2a7c8e70, C4<1>, C4<1>;
L_0x5d2d2a7c9280 .functor NOT 1, L_0x5d2d2a7c9160, C4<0>, C4<0>, C4<0>;
v0x5d2d29f80a70_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7c9160;  1 drivers
v0x5d2d29f56bd0_0 .net "a", 0 0, L_0x5d2d2a7c9b00;  alias, 1 drivers
v0x5d2d29f7d230_0 .net "b", 0 0, L_0x5d2d2a7c8e70;  alias, 1 drivers
v0x5d2d29f7d2d0_0 .net "out", 0 0, L_0x5d2d2a7c9280;  alias, 1 drivers
S_0x5d2d29d7d140 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d29db5890;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7c8870 .functor NOT 1, L_0x5d2d2a7c87e0, C4<0>, C4<0>, C4<0>;
v0x5d2d29f779f0_0 .net "a", 0 0, L_0x5d2d2a7c87e0;  alias, 1 drivers
v0x5d2d29f72240_0 .net "out", 0 0, L_0x5d2d2a7c8870;  alias, 1 drivers
S_0x5d2d29d828f0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d29db5890;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7c89b0 .functor NOT 1, L_0x5d2d2a7c9950, C4<0>, C4<0>, C4<0>;
v0x5d2d29f6ca90_0 .net "a", 0 0, L_0x5d2d2a7c9950;  alias, 1 drivers
v0x5d2d29f672e0_0 .net "out", 0 0, L_0x5d2d2a7c89b0;  alias, 1 drivers
S_0x5d2d29d8e690 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d29db5890;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7c8f00 .functor NOT 1, L_0x5d2d2a7c9b00, C4<0>, C4<0>, C4<0>;
v0x5d2d29f61b30_0 .net "a", 0 0, L_0x5d2d2a7c9b00;  alias, 1 drivers
v0x5d2d29f61bd0_0 .net "out", 0 0, L_0x5d2d2a7c8f00;  alias, 1 drivers
S_0x5d2d29d9a220 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d29db5890;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7c9360 .functor NOT 1, L_0x5d2d2a7c9280, C4<0>, C4<0>, C4<0>;
v0x5d2d29f5c380_0 .net "a", 0 0, L_0x5d2d2a7c9280;  alias, 1 drivers
v0x5d2d2a1b4e70_0 .net "out", 0 0, L_0x5d2d2a7c9360;  alias, 1 drivers
S_0x5d2d29d9f9d0 .scope generate, "rcpa2Loop[1]" "rcpa2Loop[1]" 4 16, 4 16 0, S_0x5d2d29daa930;
 .timescale -9 -12;
P_0x5d2d2a1aa3a0 .param/l "i" 0 4 16, +C4<01>;
S_0x5d2d29d6ca30 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d29d9f9d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d29f1d970_0 .net "Y", 0 0, L_0x5d2d2a7c7c20;  1 drivers
v0x5d2d29f43fd0_0 .net "a", 0 0, L_0x5d2d2a7c82a0;  1 drivers
v0x5d2d29f3e790_0 .net "b", 0 0, L_0x5d2d2a7c8340;  1 drivers
v0x5d2d29f38fe0_0 .net "cIn", 0 0, L_0x5d2d2a7c73c0;  1 drivers
v0x5d2d29f33830_0 .net "cOut", 0 0, L_0x5d2d2a7c8110;  1 drivers
v0x5d2d29f338d0_0 .net "fIn", 0 0, L_0x5d2d2a7c84c0;  1 drivers
v0x5d2d29f2e080_0 .net "fOut", 0 0, L_0x5d2d2a7c7620;  1 drivers
v0x5d2d29f2e120_0 .net "notCIn", 0 0, L_0x5d2d2a7c7760;  1 drivers
v0x5d2d29f288d0_0 .net "notCOut", 0 0, L_0x5d2d2a7c8030;  1 drivers
v0x5d2d29f23120_0 .net "notFIn", 0 0, L_0x5d2d2a7c7cb0;  1 drivers
v0x5d2d29f0ecd0_0 .net "notFOut", 0 0, L_0x5d2d2a7c75b0;  1 drivers
v0x5d2d29f0ed70_0 .net "s", 0 0, L_0x5d2d2a7c7e80;  1 drivers
S_0x5d2d29d61ad0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d29d6ca30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a16a430_0 .net "a", 0 0, L_0x5d2d2a7c82a0;  alias, 1 drivers
v0x5d2d2a164c80_0 .net "b", 0 0, L_0x5d2d2a7c8340;  alias, 1 drivers
v0x5d2d2a15f4d0_0 .net "c", 0 0, L_0x5d2d2a7c7760;  alias, 1 drivers
v0x5d2d2a159d20_0 .net "node1", 0 0, L_0x5d2d2a7c7930;  1 drivers
v0x5d2d2a159dc0_0 .net "node2", 0 0, L_0x5d2d2a7c79c0;  1 drivers
v0x5d2d2a145810_0 .net "out", 0 0, L_0x5d2d2a7c7c20;  alias, 1 drivers
S_0x5d2d29d67280 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d29d61ad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7c7b00 .functor AND 1, L_0x5d2d2a7c79c0, L_0x5d2d2a7c7760, C4<1>, C4<1>;
L_0x5d2d2a7c7c20 .functor NOT 1, L_0x5d2d2a7c7b00, C4<0>, C4<0>, C4<0>;
v0x5d2d2a1973c0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7c7b00;  1 drivers
v0x5d2d2a191c10_0 .net "a", 0 0, L_0x5d2d2a7c79c0;  alias, 1 drivers
v0x5d2d2a17cef0_0 .net "b", 0 0, L_0x5d2d2a7c7760;  alias, 1 drivers
v0x5d2d2a181f40_0 .net "out", 0 0, L_0x5d2d2a7c7c20;  alias, 1 drivers
S_0x5d2d2a3c8570 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d29d61ad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7c78a0 .functor OR 1, L_0x5d2d2a7c82a0, L_0x5d2d2a7c8340, C4<0>, C4<0>;
L_0x5d2d2a7c7930 .functor NOT 1, L_0x5d2d2a7c78a0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a17f5e0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7c78a0;  1 drivers
v0x5d2d2a17e130_0 .net "a", 0 0, L_0x5d2d2a7c82a0;  alias, 1 drivers
v0x5d2d2a154570_0 .net "b", 0 0, L_0x5d2d2a7c8340;  alias, 1 drivers
v0x5d2d2a17abd0_0 .net "out", 0 0, L_0x5d2d2a7c7930;  alias, 1 drivers
S_0x5d2d2a3cdd20 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d29d61ad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7c79c0 .functor NOT 1, L_0x5d2d2a7c7930, C4<0>, C4<0>, C4<0>;
v0x5d2d2a175390_0 .net "a", 0 0, L_0x5d2d2a7c7930;  alias, 1 drivers
v0x5d2d2a16fbe0_0 .net "out", 0 0, L_0x5d2d2a7c79c0;  alias, 1 drivers
S_0x5d2d2a3d34d0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d29d6ca30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7c7260 .functor AND 1, L_0x5d2d2a7c82a0, L_0x5d2d2a7c8340, C4<1>, C4<1>;
L_0x5d2d2a7c75b0 .functor NOT 1, L_0x5d2d2a7c7260, C4<0>, C4<0>, C4<0>;
v0x5d2d2a1458b0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7c7260;  1 drivers
v0x5d2d2a14a860_0 .net "a", 0 0, L_0x5d2d2a7c82a0;  alias, 1 drivers
v0x5d2d2a147f00_0 .net "b", 0 0, L_0x5d2d2a7c8340;  alias, 1 drivers
v0x5d2d2a147fa0_0 .net "out", 0 0, L_0x5d2d2a7c75b0;  alias, 1 drivers
S_0x5d2d2a3d8c80 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d29d6ca30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7c7d60 .functor AND 1, L_0x5d2d2a7c7cb0, L_0x5d2d2a7c7c20, C4<1>, C4<1>;
L_0x5d2d2a7c7e80 .functor NOT 1, L_0x5d2d2a7c7d60, C4<0>, C4<0>, C4<0>;
v0x5d2d2a146a50_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7c7d60;  1 drivers
v0x5d2d2a11ce00_0 .net "a", 0 0, L_0x5d2d2a7c7cb0;  alias, 1 drivers
v0x5d2d2a143460_0 .net "b", 0 0, L_0x5d2d2a7c7c20;  alias, 1 drivers
v0x5d2d2a13dc20_0 .net "out", 0 0, L_0x5d2d2a7c7e80;  alias, 1 drivers
S_0x5d2d2a3de430 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d29d6ca30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7c7f10 .functor AND 1, L_0x5d2d2a7c84c0, L_0x5d2d2a7c7c20, C4<1>, C4<1>;
L_0x5d2d2a7c8030 .functor NOT 1, L_0x5d2d2a7c7f10, C4<0>, C4<0>, C4<0>;
v0x5d2d2a138470_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7c7f10;  1 drivers
v0x5d2d2a132cc0_0 .net "a", 0 0, L_0x5d2d2a7c84c0;  alias, 1 drivers
v0x5d2d2a12d510_0 .net "b", 0 0, L_0x5d2d2a7c7c20;  alias, 1 drivers
v0x5d2d2a12d5b0_0 .net "out", 0 0, L_0x5d2d2a7c8030;  alias, 1 drivers
S_0x5d2d2a3e3be0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d29d6ca30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7c7620 .functor NOT 1, L_0x5d2d2a7c75b0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a127d60_0 .net "a", 0 0, L_0x5d2d2a7c75b0;  alias, 1 drivers
v0x5d2d2a1225b0_0 .net "out", 0 0, L_0x5d2d2a7c7620;  alias, 1 drivers
S_0x5d2d2a3e9390 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d29d6ca30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7c7760 .functor NOT 1, L_0x5d2d2a7c73c0, C4<0>, C4<0>, C4<0>;
v0x5d2d29f464b0_0 .net "a", 0 0, L_0x5d2d2a7c73c0;  alias, 1 drivers
v0x5d2d29f461f0_0 .net "out", 0 0, L_0x5d2d2a7c7760;  alias, 1 drivers
S_0x5d2d2a38e480 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d29d6ca30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7c7cb0 .functor NOT 1, L_0x5d2d2a7c84c0, C4<0>, C4<0>, C4<0>;
v0x5d2d29f4b500_0 .net "a", 0 0, L_0x5d2d2a7c84c0;  alias, 1 drivers
v0x5d2d29f4b5a0_0 .net "out", 0 0, L_0x5d2d2a7c7cb0;  alias, 1 drivers
S_0x5d2d2a396220 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d29d6ca30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7c8110 .functor NOT 1, L_0x5d2d2a7c8030, C4<0>, C4<0>, C4<0>;
v0x5d2d29f48ba0_0 .net "a", 0 0, L_0x5d2d2a7c8030;  alias, 1 drivers
v0x5d2d29f476f0_0 .net "out", 0 0, L_0x5d2d2a7c8110;  alias, 1 drivers
S_0x5d2d2a39dfc0 .scope generate, "rcpa2Loop[2]" "rcpa2Loop[2]" 4 16, 4 16 0, S_0x5d2d29daa930;
 .timescale -9 -12;
P_0x5d2d2a155420 .param/l "i" 0 4 16, +C4<010>;
S_0x5d2d2a3a5d60 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a39dfc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d29e913f0_0 .net "Y", 0 0, L_0x5d2d2a7c6be0;  1 drivers
v0x5d2d29e91490_0 .net "a", 0 0, L_0x5d2d2a7c61a0;  1 drivers
v0x5d2d29e8bc40_0 .net "b", 0 0, L_0x5d2d2a7c71c0;  1 drivers
v0x5d2d29e86490_0 .net "cIn", 0 0, L_0x5d2d2a7c6380;  1 drivers
v0x5d2d29e80ce0_0 .net "cOut", 0 0, L_0x5d2d2a7c7080;  1 drivers
v0x5d2d29e80d80_0 .net "fIn", 0 0, L_0x5d2d2a7c7320;  1 drivers
v0x5d2d29e7b530_0 .net "fOut", 0 0, L_0x5d2d2a7c65e0;  1 drivers
v0x5d2d29e7b5d0_0 .net "notCIn", 0 0, L_0x5d2d2a7c6720;  1 drivers
v0x5d2d29e66230_0 .net "notCOut", 0 0, L_0x5d2d2a7c6ff0;  1 drivers
v0x5d2d29e65f70_0 .net "notFIn", 0 0, L_0x5d2d2a7c6c70;  1 drivers
v0x5d2d29e6b280_0 .net "notFOut", 0 0, L_0x5d2d2a7c6550;  1 drivers
v0x5d2d29e6b320_0 .net "s", 0 0, L_0x5d2d2a7c6e40;  1 drivers
S_0x5d2d2a3adb00 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a3a5d60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d29eeb940_0 .net "a", 0 0, L_0x5d2d2a7c61a0;  alias, 1 drivers
v0x5d2d29ed6640_0 .net "b", 0 0, L_0x5d2d2a7c71c0;  alias, 1 drivers
v0x5d2d29edb690_0 .net "c", 0 0, L_0x5d2d2a7c6720;  alias, 1 drivers
v0x5d2d29ed8d30_0 .net "node1", 0 0, L_0x5d2d2a7c68f0;  1 drivers
v0x5d2d29ed8dd0_0 .net "node2", 0 0, L_0x5d2d2a7c6980;  1 drivers
v0x5d2d29ed7880_0 .net "out", 0 0, L_0x5d2d2a7c6be0;  alias, 1 drivers
S_0x5d2d2a3b5930 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a3adb00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7c6ac0 .functor AND 1, L_0x5d2d2a7c6980, L_0x5d2d2a7c6720, C4<1>, C4<1>;
L_0x5d2d2a7c6be0 .functor NOT 1, L_0x5d2d2a7c6ac0, C4<0>, C4<0>, C4<0>;
v0x5d2d29f13d20_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7c6ac0;  1 drivers
v0x5d2d29f113c0_0 .net "a", 0 0, L_0x5d2d2a7c6980;  alias, 1 drivers
v0x5d2d29f0ff10_0 .net "b", 0 0, L_0x5d2d2a7c6720;  alias, 1 drivers
v0x5d2d29ee6190_0 .net "out", 0 0, L_0x5d2d2a7c6be0;  alias, 1 drivers
S_0x5d2d2a3bd760 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a3adb00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7c6860 .functor OR 1, L_0x5d2d2a7c61a0, L_0x5d2d2a7c71c0, C4<0>, C4<0>;
L_0x5d2d2a7c68f0 .functor NOT 1, L_0x5d2d2a7c6860, C4<0>, C4<0>, C4<0>;
v0x5d2d29f0c7f0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7c6860;  1 drivers
v0x5d2d29f06fb0_0 .net "a", 0 0, L_0x5d2d2a7c61a0;  alias, 1 drivers
v0x5d2d29f01800_0 .net "b", 0 0, L_0x5d2d2a7c71c0;  alias, 1 drivers
v0x5d2d29efc050_0 .net "out", 0 0, L_0x5d2d2a7c68f0;  alias, 1 drivers
S_0x5d2d2a351d60 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a3adb00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7c6980 .functor NOT 1, L_0x5d2d2a7c68f0, C4<0>, C4<0>, C4<0>;
v0x5d2d29ef68a0_0 .net "a", 0 0, L_0x5d2d2a7c68f0;  alias, 1 drivers
v0x5d2d29ef10f0_0 .net "out", 0 0, L_0x5d2d2a7c6980;  alias, 1 drivers
S_0x5d2d2a357510 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a3a5d60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7c6430 .functor AND 1, L_0x5d2d2a7c61a0, L_0x5d2d2a7c71c0, C4<1>, C4<1>;
L_0x5d2d2a7c6550 .functor NOT 1, L_0x5d2d2a7c6430, C4<0>, C4<0>, C4<0>;
v0x5d2d29ed7920_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7c6430;  1 drivers
v0x5d2d29eadba0_0 .net "a", 0 0, L_0x5d2d2a7c61a0;  alias, 1 drivers
v0x5d2d29ed4200_0 .net "b", 0 0, L_0x5d2d2a7c71c0;  alias, 1 drivers
v0x5d2d29ed42a0_0 .net "out", 0 0, L_0x5d2d2a7c6550;  alias, 1 drivers
S_0x5d2d2a35ccc0 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a3a5d60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7c6d20 .functor AND 1, L_0x5d2d2a7c6c70, L_0x5d2d2a7c6be0, C4<1>, C4<1>;
L_0x5d2d2a7c6e40 .functor NOT 1, L_0x5d2d2a7c6d20, C4<0>, C4<0>, C4<0>;
v0x5d2d29ece9c0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7c6d20;  1 drivers
v0x5d2d29ec9210_0 .net "a", 0 0, L_0x5d2d2a7c6c70;  alias, 1 drivers
v0x5d2d29ec3a60_0 .net "b", 0 0, L_0x5d2d2a7c6be0;  alias, 1 drivers
v0x5d2d29ebe2b0_0 .net "out", 0 0, L_0x5d2d2a7c6e40;  alias, 1 drivers
S_0x5d2d2a362470 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a3a5d60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7c6ed0 .functor AND 1, L_0x5d2d2a7c7320, L_0x5d2d2a7c6be0, C4<1>, C4<1>;
L_0x5d2d2a7c6ff0 .functor NOT 1, L_0x5d2d2a7c6ed0, C4<0>, C4<0>, C4<0>;
v0x5d2d29eb8b00_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7c6ed0;  1 drivers
v0x5d2d29eb3350_0 .net "a", 0 0, L_0x5d2d2a7c7320;  alias, 1 drivers
v0x5d2d29e9e8c0_0 .net "b", 0 0, L_0x5d2d2a7c6be0;  alias, 1 drivers
v0x5d2d29e9e960_0 .net "out", 0 0, L_0x5d2d2a7c6ff0;  alias, 1 drivers
S_0x5d2d2a367c20 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a3a5d60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7c65e0 .functor NOT 1, L_0x5d2d2a7c6550, C4<0>, C4<0>, C4<0>;
v0x5d2d29e9e600_0 .net "a", 0 0, L_0x5d2d2a7c6550;  alias, 1 drivers
v0x5d2d29ea3910_0 .net "out", 0 0, L_0x5d2d2a7c65e0;  alias, 1 drivers
S_0x5d2d2a36d3d0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a3a5d60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7c6720 .functor NOT 1, L_0x5d2d2a7c6380, C4<0>, C4<0>, C4<0>;
v0x5d2d29ea0fb0_0 .net "a", 0 0, L_0x5d2d2a7c6380;  alias, 1 drivers
v0x5d2d29e9fb00_0 .net "out", 0 0, L_0x5d2d2a7c6720;  alias, 1 drivers
S_0x5d2d2a372b80 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a3a5d60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7c6c70 .functor NOT 1, L_0x5d2d2a7c7320, C4<0>, C4<0>, C4<0>;
v0x5d2d29e75d80_0 .net "a", 0 0, L_0x5d2d2a7c7320;  alias, 1 drivers
v0x5d2d29e75e20_0 .net "out", 0 0, L_0x5d2d2a7c6c70;  alias, 1 drivers
S_0x5d2d2a319c50 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a3a5d60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7c7080 .functor NOT 1, L_0x5d2d2a7c6ff0, C4<0>, C4<0>, C4<0>;
v0x5d2d29e9c3e0_0 .net "a", 0 0, L_0x5d2d2a7c6ff0;  alias, 1 drivers
v0x5d2d29e96ba0_0 .net "out", 0 0, L_0x5d2d2a7c7080;  alias, 1 drivers
S_0x5d2d2a31f400 .scope generate, "rcpa2Loop[3]" "rcpa2Loop[3]" 4 16, 4 16 0, S_0x5d2d29daa930;
 .timescale -9 -12;
P_0x5d2d2a173960 .param/l "i" 0 4 16, +C4<011>;
S_0x5d2d2a324bb0 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a31f400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d29de89f0_0 .net "Y", 0 0, L_0x5d2d2a7c5a80;  1 drivers
v0x5d2d29de8a90_0 .net "a", 0 0, L_0x5d2d2a7c6060;  1 drivers
v0x5d2d29de3240_0 .net "b", 0 0, L_0x5d2d2a7c6100;  1 drivers
v0x5d2d29ddda90_0 .net "cIn", 0 0, L_0x5d2d2a7c6240;  1 drivers
v0x5d2d29dd82e0_0 .net "cOut", 0 0, L_0x5d2d2a7c5f20;  1 drivers
v0x5d2d29dd8380_0 .net "fIn", 0 0, L_0x5d2d2a7c62e0;  1 drivers
v0x5d2d29dd2b30_0 .net "fOut", 0 0, L_0x5d2d2a7c5480;  1 drivers
v0x5d2d29dd2bd0_0 .net "notCIn", 0 0, L_0x5d2d2a7c55c0;  1 drivers
v0x5d2d29dbdec0_0 .net "notCOut", 0 0, L_0x5d2d2a7c5e90;  1 drivers
v0x5d2d29dbdc00_0 .net "notFIn", 0 0, L_0x5d2d2a7c5b10;  1 drivers
v0x5d2d29dc30f0_0 .net "notFOut", 0 0, L_0x5d2d2a7c53f0;  1 drivers
v0x5d2d29dc3190_0 .net "s", 0 0, L_0x5d2d2a7c5ce0;  1 drivers
S_0x5d2d2a32a360 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a324bb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d29e2e4b0_0 .net "a", 0 0, L_0x5d2d2a7c6060;  alias, 1 drivers
v0x5d2d29e2e1f0_0 .net "b", 0 0, L_0x5d2d2a7c6100;  alias, 1 drivers
v0x5d2d29e33500_0 .net "c", 0 0, L_0x5d2d2a7c55c0;  alias, 1 drivers
v0x5d2d29e30ba0_0 .net "node1", 0 0, L_0x5d2d2a7c5790;  1 drivers
v0x5d2d29e30c40_0 .net "node2", 0 0, L_0x5d2d2a7c5820;  1 drivers
v0x5d2d29e2f6f0_0 .net "out", 0 0, L_0x5d2d2a7c5a80;  alias, 1 drivers
S_0x5d2d2a32fb10 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a32a360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7c5960 .functor AND 1, L_0x5d2d2a7c5820, L_0x5d2d2a7c55c0, C4<1>, C4<1>;
L_0x5d2d2a7c5a80 .functor NOT 1, L_0x5d2d2a7c5960, C4<0>, C4<0>, C4<0>;
v0x5d2d29e67470_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7c5960;  1 drivers
v0x5d2d29e3d790_0 .net "a", 0 0, L_0x5d2d2a7c5820;  alias, 1 drivers
v0x5d2d29e63df0_0 .net "b", 0 0, L_0x5d2d2a7c55c0;  alias, 1 drivers
v0x5d2d29e63e90_0 .net "out", 0 0, L_0x5d2d2a7c5a80;  alias, 1 drivers
S_0x5d2d2a3352c0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a32a360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7c5700 .functor OR 1, L_0x5d2d2a7c6060, L_0x5d2d2a7c6100, C4<0>, C4<0>;
L_0x5d2d2a7c5790 .functor NOT 1, L_0x5d2d2a7c5700, C4<0>, C4<0>, C4<0>;
v0x5d2d29e5e5b0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7c5700;  1 drivers
v0x5d2d29e58e00_0 .net "a", 0 0, L_0x5d2d2a7c6060;  alias, 1 drivers
v0x5d2d29e53650_0 .net "b", 0 0, L_0x5d2d2a7c6100;  alias, 1 drivers
v0x5d2d29e4dea0_0 .net "out", 0 0, L_0x5d2d2a7c5790;  alias, 1 drivers
S_0x5d2d2a33aa70 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a32a360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7c5820 .functor NOT 1, L_0x5d2d2a7c5790, C4<0>, C4<0>, C4<0>;
v0x5d2d29e486f0_0 .net "a", 0 0, L_0x5d2d2a7c5790;  alias, 1 drivers
v0x5d2d29e42f40_0 .net "out", 0 0, L_0x5d2d2a7c5820;  alias, 1 drivers
S_0x5d2d2a2e11d0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a324bb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7c3ed0 .functor AND 1, L_0x5d2d2a7c6060, L_0x5d2d2a7c6100, C4<1>, C4<1>;
L_0x5d2d2a7c53f0 .functor NOT 1, L_0x5d2d2a7c3ed0, C4<0>, C4<0>, C4<0>;
v0x5d2d29e2f790_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7c3ed0;  1 drivers
v0x5d2d29e05970_0 .net "a", 0 0, L_0x5d2d2a7c6060;  alias, 1 drivers
v0x5d2d29e2bfd0_0 .net "b", 0 0, L_0x5d2d2a7c6100;  alias, 1 drivers
v0x5d2d29e2c070_0 .net "out", 0 0, L_0x5d2d2a7c53f0;  alias, 1 drivers
S_0x5d2d2a2e6980 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a324bb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7c5bc0 .functor AND 1, L_0x5d2d2a7c5b10, L_0x5d2d2a7c5a80, C4<1>, C4<1>;
L_0x5d2d2a7c5ce0 .functor NOT 1, L_0x5d2d2a7c5bc0, C4<0>, C4<0>, C4<0>;
v0x5d2d29e26790_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7c5bc0;  1 drivers
v0x5d2d29e20fe0_0 .net "a", 0 0, L_0x5d2d2a7c5b10;  alias, 1 drivers
v0x5d2d29e1b830_0 .net "b", 0 0, L_0x5d2d2a7c5a80;  alias, 1 drivers
v0x5d2d29e16080_0 .net "out", 0 0, L_0x5d2d2a7c5ce0;  alias, 1 drivers
S_0x5d2d2a2ec130 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a324bb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7c5d70 .functor AND 1, L_0x5d2d2a7c62e0, L_0x5d2d2a7c5a80, C4<1>, C4<1>;
L_0x5d2d2a7c5e90 .functor NOT 1, L_0x5d2d2a7c5d70, C4<0>, C4<0>, C4<0>;
v0x5d2d29e108d0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7c5d70;  1 drivers
v0x5d2d29e0b120_0 .net "a", 0 0, L_0x5d2d2a7c62e0;  alias, 1 drivers
v0x5d2d29df5e20_0 .net "b", 0 0, L_0x5d2d2a7c5a80;  alias, 1 drivers
v0x5d2d29df5ec0_0 .net "out", 0 0, L_0x5d2d2a7c5e90;  alias, 1 drivers
S_0x5d2d2a2f18e0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a324bb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7c5480 .functor NOT 1, L_0x5d2d2a7c53f0, C4<0>, C4<0>, C4<0>;
v0x5d2d29df5b60_0 .net "a", 0 0, L_0x5d2d2a7c53f0;  alias, 1 drivers
v0x5d2d29dfae70_0 .net "out", 0 0, L_0x5d2d2a7c5480;  alias, 1 drivers
S_0x5d2d2a2f7090 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a324bb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7c55c0 .functor NOT 1, L_0x5d2d2a7c6240, C4<0>, C4<0>, C4<0>;
v0x5d2d29df8510_0 .net "a", 0 0, L_0x5d2d2a7c6240;  alias, 1 drivers
v0x5d2d29df7060_0 .net "out", 0 0, L_0x5d2d2a7c55c0;  alias, 1 drivers
S_0x5d2d2a2fc840 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a324bb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7c5b10 .functor NOT 1, L_0x5d2d2a7c62e0, C4<0>, C4<0>, C4<0>;
v0x5d2d29dcd380_0 .net "a", 0 0, L_0x5d2d2a7c62e0;  alias, 1 drivers
v0x5d2d29dcd420_0 .net "out", 0 0, L_0x5d2d2a7c5b10;  alias, 1 drivers
S_0x5d2d2a301ff0 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a324bb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7c5f20 .functor NOT 1, L_0x5d2d2a7c5e90, C4<0>, C4<0>, C4<0>;
v0x5d2d29df39e0_0 .net "a", 0 0, L_0x5d2d2a7c5e90;  alias, 1 drivers
v0x5d2d29dee1a0_0 .net "out", 0 0, L_0x5d2d2a7c5f20;  alias, 1 drivers
S_0x5d2d2a2a8160 .scope generate, "rcpa2Loop[4]" "rcpa2Loop[4]" 4 16, 4 16 0, S_0x5d2d29daa930;
 .timescale -9 -12;
P_0x5d2d2a11dcb0 .param/l "i" 0 4 16, +C4<0100>;
S_0x5d2d2a2ad910 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a2a8160;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d29c90e20_0 .net "Y", 0 0, L_0x5d2d2a7c4780;  1 drivers
v0x5d2d29c90ec0_0 .net "a", 0 0, L_0x5d2d2a7c4d60;  1 drivers
v0x5d2d29c960a0_0 .net "b", 0 0, L_0x5d2d2a7c4e90;  1 drivers
v0x5d2d29c9b320_0 .net "cIn", 0 0, L_0x5d2d2a7c4fc0;  1 drivers
v0x5d2d29ca05a0_0 .net "cOut", 0 0, L_0x5d2d2a7c4c20;  1 drivers
v0x5d2d29ca0640_0 .net "fIn", 0 0, L_0x5d2d2a7c50f0;  1 drivers
v0x5d2d29ca5820_0 .net "fOut", 0 0, L_0x5d2d2a7c4180;  1 drivers
v0x5d2d29ca58c0_0 .net "notCIn", 0 0, L_0x5d2d2a7c42c0;  1 drivers
v0x5d2d29caaaa0_0 .net "notCOut", 0 0, L_0x5d2d2a7c4b90;  1 drivers
v0x5d2d29caab40_0 .net "notFIn", 0 0, L_0x5d2d2a7c4810;  1 drivers
v0x5d2d29c5b580_0 .net "notFOut", 0 0, L_0x5d2d2a7c40f0;  1 drivers
v0x5d2d29c60800_0 .net "s", 0 0, L_0x5d2d2a7c49e0;  1 drivers
S_0x5d2d2a2b30c0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a2ad910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d29d9ad00_0 .net "a", 0 0, L_0x5d2d2a7c4d60;  alias, 1 drivers
v0x5d2d29d859d0_0 .net "b", 0 0, L_0x5d2d2a7c4e90;  alias, 1 drivers
v0x5d2d29d85710_0 .net "c", 0 0, L_0x5d2d2a7c42c0;  alias, 1 drivers
v0x5d2d29d8aa20_0 .net "node1", 0 0, L_0x5d2d2a7c4490;  1 drivers
v0x5d2d29d880c0_0 .net "node2", 0 0, L_0x5d2d2a7c4520;  1 drivers
v0x5d2d29d86c10_0 .net "out", 0 0, L_0x5d2d2a7c4780;  alias, 1 drivers
S_0x5d2d2a2b8870 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a2b30c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7c4660 .functor AND 1, L_0x5d2d2a7c4520, L_0x5d2d2a7c42c0, C4<1>, C4<1>;
L_0x5d2d2a7c4780 .functor NOT 1, L_0x5d2d2a7c4660, C4<0>, C4<0>, C4<0>;
v0x5d2d29dbf2e0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7c4660;  1 drivers
v0x5d2d29d95550_0 .net "a", 0 0, L_0x5d2d2a7c4520;  alias, 1 drivers
v0x5d2d29dbbbb0_0 .net "b", 0 0, L_0x5d2d2a7c42c0;  alias, 1 drivers
v0x5d2d29dbbc50_0 .net "out", 0 0, L_0x5d2d2a7c4780;  alias, 1 drivers
S_0x5d2d2a2be020 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a2b30c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7c4400 .functor OR 1, L_0x5d2d2a7c4d60, L_0x5d2d2a7c4e90, C4<0>, C4<0>;
L_0x5d2d2a7c4490 .functor NOT 1, L_0x5d2d2a7c4400, C4<0>, C4<0>, C4<0>;
v0x5d2d29db6370_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7c4400;  1 drivers
v0x5d2d29db0bc0_0 .net "a", 0 0, L_0x5d2d2a7c4d60;  alias, 1 drivers
v0x5d2d29dab410_0 .net "b", 0 0, L_0x5d2d2a7c4e90;  alias, 1 drivers
v0x5d2d29dab4b0_0 .net "out", 0 0, L_0x5d2d2a7c4490;  alias, 1 drivers
S_0x5d2d2a2c37d0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a2b30c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7c4520 .functor NOT 1, L_0x5d2d2a7c4490, C4<0>, C4<0>, C4<0>;
v0x5d2d29da5c60_0 .net "a", 0 0, L_0x5d2d2a7c4490;  alias, 1 drivers
v0x5d2d29da04b0_0 .net "out", 0 0, L_0x5d2d2a7c4520;  alias, 1 drivers
S_0x5d2d2a2c8f80 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a2ad910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7c3f40 .functor AND 1, L_0x5d2d2a7c4d60, L_0x5d2d2a7c4e90, C4<1>, C4<1>;
L_0x5d2d2a7c40f0 .functor NOT 1, L_0x5d2d2a7c3f40, C4<0>, C4<0>, C4<0>;
v0x5d2d29d86cb0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7c3f40;  1 drivers
v0x5d2d29d5ce00_0 .net "a", 0 0, L_0x5d2d2a7c4d60;  alias, 1 drivers
v0x5d2d29d83460_0 .net "b", 0 0, L_0x5d2d2a7c4e90;  alias, 1 drivers
v0x5d2d29d83500_0 .net "out", 0 0, L_0x5d2d2a7c40f0;  alias, 1 drivers
S_0x5d2d2a2709f0 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a2ad910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7c48c0 .functor AND 1, L_0x5d2d2a7c4810, L_0x5d2d2a7c4780, C4<1>, C4<1>;
L_0x5d2d2a7c49e0 .functor NOT 1, L_0x5d2d2a7c48c0, C4<0>, C4<0>, C4<0>;
v0x5d2d29d7dc20_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7c48c0;  1 drivers
v0x5d2d29d78470_0 .net "a", 0 0, L_0x5d2d2a7c4810;  alias, 1 drivers
v0x5d2d29d72cc0_0 .net "b", 0 0, L_0x5d2d2a7c4780;  alias, 1 drivers
v0x5d2d29d6d510_0 .net "out", 0 0, L_0x5d2d2a7c49e0;  alias, 1 drivers
S_0x5d2d2a2761a0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a2ad910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7c4a70 .functor AND 1, L_0x5d2d2a7c50f0, L_0x5d2d2a7c4780, C4<1>, C4<1>;
L_0x5d2d2a7c4b90 .functor NOT 1, L_0x5d2d2a7c4a70, C4<0>, C4<0>, C4<0>;
v0x5d2d29d67d60_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7c4a70;  1 drivers
v0x5d2d29d625b0_0 .net "a", 0 0, L_0x5d2d2a7c50f0;  alias, 1 drivers
v0x5d2d2a3bee40_0 .net "b", 0 0, L_0x5d2d2a7c4780;  alias, 1 drivers
v0x5d2d2a3beee0_0 .net "out", 0 0, L_0x5d2d2a7c4b90;  alias, 1 drivers
S_0x5d2d2a27b950 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a2ad910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7c4180 .functor NOT 1, L_0x5d2d2a7c40f0, C4<0>, C4<0>, C4<0>;
v0x5d2d29cbc1c0_0 .net "a", 0 0, L_0x5d2d2a7c40f0;  alias, 1 drivers
v0x5d2d29cc1440_0 .net "out", 0 0, L_0x5d2d2a7c4180;  alias, 1 drivers
S_0x5d2d2a281100 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a2ad910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7c42c0 .functor NOT 1, L_0x5d2d2a7c4fc0, C4<0>, C4<0>, C4<0>;
v0x5d2d29cc66c0_0 .net "a", 0 0, L_0x5d2d2a7c4fc0;  alias, 1 drivers
v0x5d2d29ccb940_0 .net "out", 0 0, L_0x5d2d2a7c42c0;  alias, 1 drivers
S_0x5d2d2a2868b0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a2ad910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7c4810 .functor NOT 1, L_0x5d2d2a7c50f0, C4<0>, C4<0>, C4<0>;
v0x5d2d29cd0bc0_0 .net "a", 0 0, L_0x5d2d2a7c50f0;  alias, 1 drivers
v0x5d2d29cd5e40_0 .net "out", 0 0, L_0x5d2d2a7c4810;  alias, 1 drivers
S_0x5d2d2a28c060 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a2ad910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7c4c20 .functor NOT 1, L_0x5d2d2a7c4b90, C4<0>, C4<0>, C4<0>;
v0x5d2d29cdb0c0_0 .net "a", 0 0, L_0x5d2d2a7c4b90;  alias, 1 drivers
v0x5d2d29c8bba0_0 .net "out", 0 0, L_0x5d2d2a7c4c20;  alias, 1 drivers
S_0x5d2d2a291810 .scope generate, "rcpa2Loop[5]" "rcpa2Loop[5]" 4 16, 4 16 0, S_0x5d2d29daa930;
 .timescale -9 -12;
P_0x5d2d2a135590 .param/l "i" 0 4 16, +C4<0101>;
S_0x5d2d2a238a70 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a291810;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d29bae700_0 .net "Y", 0 0, L_0x5d2d2a7c3580;  1 drivers
v0x5d2d29bae7a0_0 .net "a", 0 0, L_0x5d2d2a7c3c50;  1 drivers
v0x5d2d29bb3980_0 .net "b", 0 0, L_0x5d2d2a7c3cf0;  1 drivers
v0x5d2d29bb8c00_0 .net "cIn", 0 0, L_0x5d2d2a7c3d90;  1 drivers
v0x5d2d2a1eaf70_0 .net "cOut", 0 0, L_0x5d2d2a7c3ac0;  1 drivers
v0x5d2d2a1eb010_0 .net "fIn", 0 0, L_0x5d2d2a7c3e30;  1 drivers
v0x5d2d29b696e0_0 .net "fOut", 0 0, L_0x5d2d2a7c2f80;  1 drivers
v0x5d2d29b69780_0 .net "notCIn", 0 0, L_0x5d2d2a7c30c0;  1 drivers
v0x5d2d29b6e960_0 .net "notCOut", 0 0, L_0x5d2d2a7c3a30;  1 drivers
v0x5d2d29b6ea00_0 .net "notFIn", 0 0, L_0x5d2d2a7c3610;  1 drivers
v0x5d2d29b73be0_0 .net "notFOut", 0 0, L_0x5d2d2a7c2f10;  1 drivers
v0x5d2d29b78e60_0 .net "s", 0 0, L_0x5d2d2a7c37e0;  1 drivers
S_0x5d2d2a23e220 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a238a70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d29c3a6e0_0 .net "a", 0 0, L_0x5d2d2a7c3c50;  alias, 1 drivers
v0x5d2d29c3f960_0 .net "b", 0 0, L_0x5d2d2a7c3cf0;  alias, 1 drivers
v0x5d2d29c44be0_0 .net "c", 0 0, L_0x5d2d2a7c30c0;  alias, 1 drivers
v0x5d2d29c49e60_0 .net "node1", 0 0, L_0x5d2d2a7c3290;  1 drivers
v0x5d2d29c49f00_0 .net "node2", 0 0, L_0x5d2d2a7c3320;  1 drivers
v0x5d2d29bfa940_0 .net "out", 0 0, L_0x5d2d2a7c3580;  alias, 1 drivers
S_0x5d2d2a2439d0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a23e220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7c3460 .functor AND 1, L_0x5d2d2a7c3320, L_0x5d2d2a7c30c0, C4<1>, C4<1>;
L_0x5d2d2a7c3580 .functor NOT 1, L_0x5d2d2a7c3460, C4<0>, C4<0>, C4<0>;
v0x5d2d29c65a80_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7c3460;  1 drivers
v0x5d2d29c6ad00_0 .net "a", 0 0, L_0x5d2d2a7c3320;  alias, 1 drivers
v0x5d2d29c6ff80_0 .net "b", 0 0, L_0x5d2d2a7c30c0;  alias, 1 drivers
v0x5d2d29c70020_0 .net "out", 0 0, L_0x5d2d2a7c3580;  alias, 1 drivers
S_0x5d2d2a249180 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a23e220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7c3200 .functor OR 1, L_0x5d2d2a7c3c50, L_0x5d2d2a7c3cf0, C4<0>, C4<0>;
L_0x5d2d2a7c3290 .functor NOT 1, L_0x5d2d2a7c3200, C4<0>, C4<0>, C4<0>;
v0x5d2d29c75200_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7c3200;  1 drivers
v0x5d2d29c7a480_0 .net "a", 0 0, L_0x5d2d2a7c3c50;  alias, 1 drivers
v0x5d2d2a2ca4d0_0 .net "b", 0 0, L_0x5d2d2a7c3cf0;  alias, 1 drivers
v0x5d2d29c2af60_0 .net "out", 0 0, L_0x5d2d2a7c3290;  alias, 1 drivers
S_0x5d2d2a24e930 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a23e220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7c3320 .functor NOT 1, L_0x5d2d2a7c3290, C4<0>, C4<0>, C4<0>;
v0x5d2d29c301e0_0 .net "a", 0 0, L_0x5d2d2a7c3290;  alias, 1 drivers
v0x5d2d29c35460_0 .net "out", 0 0, L_0x5d2d2a7c3320;  alias, 1 drivers
S_0x5d2d2a2540e0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a238a70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7c2d80 .functor AND 1, L_0x5d2d2a7c3c50, L_0x5d2d2a7c3cf0, C4<1>, C4<1>;
L_0x5d2d2a7c2f10 .functor NOT 1, L_0x5d2d2a7c2d80, C4<0>, C4<0>, C4<0>;
v0x5d2d29bfa9e0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7c2d80;  1 drivers
v0x5d2d29bffbc0_0 .net "a", 0 0, L_0x5d2d2a7c3c50;  alias, 1 drivers
v0x5d2d29c04e40_0 .net "b", 0 0, L_0x5d2d2a7c3cf0;  alias, 1 drivers
v0x5d2d29c0a0c0_0 .net "out", 0 0, L_0x5d2d2a7c2f10;  alias, 1 drivers
S_0x5d2d2a259890 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a238a70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7c36c0 .functor AND 1, L_0x5d2d2a7c3610, L_0x5d2d2a7c3580, C4<1>, C4<1>;
L_0x5d2d2a7c37e0 .functor NOT 1, L_0x5d2d2a7c36c0, C4<0>, C4<0>, C4<0>;
v0x5d2d29c0f340_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7c36c0;  1 drivers
v0x5d2d29c145c0_0 .net "a", 0 0, L_0x5d2d2a7c3610;  alias, 1 drivers
v0x5d2d29c19840_0 .net "b", 0 0, L_0x5d2d2a7c3580;  alias, 1 drivers
v0x5d2d29bca320_0 .net "out", 0 0, L_0x5d2d2a7c37e0;  alias, 1 drivers
S_0x5d2d2a200af0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a238a70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7c3910 .functor AND 1, L_0x5d2d2a7c3e30, L_0x5d2d2a7c3580, C4<1>, C4<1>;
L_0x5d2d2a7c3a30 .functor NOT 1, L_0x5d2d2a7c3910, C4<0>, C4<0>, C4<0>;
v0x5d2d29bcf5a0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7c3910;  1 drivers
v0x5d2d29bd4820_0 .net "a", 0 0, L_0x5d2d2a7c3e30;  alias, 1 drivers
v0x5d2d29bd9aa0_0 .net "b", 0 0, L_0x5d2d2a7c3580;  alias, 1 drivers
v0x5d2d29bd9b40_0 .net "out", 0 0, L_0x5d2d2a7c3a30;  alias, 1 drivers
S_0x5d2d2a2062a0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a238a70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7c2f80 .functor NOT 1, L_0x5d2d2a7c2f10, C4<0>, C4<0>, C4<0>;
v0x5d2d29bded20_0 .net "a", 0 0, L_0x5d2d2a7c2f10;  alias, 1 drivers
v0x5d2d29bdedc0_0 .net "out", 0 0, L_0x5d2d2a7c2f80;  alias, 1 drivers
S_0x5d2d2a20ba50 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a238a70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7c30c0 .functor NOT 1, L_0x5d2d2a7c3d90, C4<0>, C4<0>, C4<0>;
v0x5d2d29be3fa0_0 .net "a", 0 0, L_0x5d2d2a7c3d90;  alias, 1 drivers
v0x5d2d29be9220_0 .net "out", 0 0, L_0x5d2d2a7c30c0;  alias, 1 drivers
S_0x5d2d2a211200 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a238a70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7c3610 .functor NOT 1, L_0x5d2d2a7c3e30, C4<0>, C4<0>, C4<0>;
v0x5d2d29b99d00_0 .net "a", 0 0, L_0x5d2d2a7c3e30;  alias, 1 drivers
v0x5d2d29b9ef80_0 .net "out", 0 0, L_0x5d2d2a7c3610;  alias, 1 drivers
S_0x5d2d2a2169b0 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a238a70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7c3ac0 .functor NOT 1, L_0x5d2d2a7c3a30, C4<0>, C4<0>, C4<0>;
v0x5d2d29ba4200_0 .net "a", 0 0, L_0x5d2d2a7c3a30;  alias, 1 drivers
v0x5d2d29ba9480_0 .net "out", 0 0, L_0x5d2d2a7c3ac0;  alias, 1 drivers
S_0x5d2d2a21c160 .scope generate, "rcpa2Loop[6]" "rcpa2Loop[6]" 4 16, 4 16 0, S_0x5d2d29daa930;
 .timescale -9 -12;
P_0x5d2d29f1a9a0 .param/l "i" 0 4 16, +C4<0110>;
S_0x5d2d2a221910 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a21c160;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d299e65e0_0 .net "Y", 0 0, L_0x5d2d2a7c2460;  1 drivers
v0x5d2d299e6680_0 .net "a", 0 0, L_0x5d2d2a7c29c0;  1 drivers
v0x5d2d299eb860_0 .net "b", 0 0, L_0x5d2d2a7c2a60;  1 drivers
v0x5d2d299f0ae0_0 .net "cIn", 0 0, L_0x5d2d2a7c2b50;  1 drivers
v0x5d2d299f5d60_0 .net "cOut", 0 0, L_0x5d2d2a7c2870;  1 drivers
v0x5d2d299f5e00_0 .net "fIn", 0 0, L_0x5d2d2a7c2c40;  1 drivers
v0x5d2d299fafe0_0 .net "fOut", 0 0, L_0x5d2d2a7c1f80;  1 drivers
v0x5d2d299fb080_0 .net "notCIn", 0 0, L_0x5d2d2a7c2080;  1 drivers
v0x5d2d29a00260_0 .net "notCOut", 0 0, L_0x5d2d2a7c2800;  1 drivers
v0x5d2d29a00300_0 .net "notFIn", 0 0, L_0x5d2d2a7c24d0;  1 drivers
v0x5d2d29a054e0_0 .net "notFOut", 0 0, L_0x5d2d2a7c1f10;  1 drivers
v0x5d2d299b5fc0_0 .net "s", 0 0, L_0x5d2d2a7c2640;  1 drivers
S_0x5d2d2a1c8c00 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a221910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d29ac6d60_0 .net "a", 0 0, L_0x5d2d2a7c29c0;  alias, 1 drivers
v0x5d2d29a77840_0 .net "b", 0 0, L_0x5d2d2a7c2a60;  alias, 1 drivers
v0x5d2d29a7cac0_0 .net "c", 0 0, L_0x5d2d2a7c2080;  alias, 1 drivers
v0x5d2d29a81d40_0 .net "node1", 0 0, L_0x5d2d2a7c21f0;  1 drivers
v0x5d2d29a81de0_0 .net "node2", 0 0, L_0x5d2d2a7c2260;  1 drivers
v0x5d2d29a86fc0_0 .net "out", 0 0, L_0x5d2d2a7c2460;  alias, 1 drivers
S_0x5d2d2a1ce3b0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a1c8c00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7c2360 .functor AND 1, L_0x5d2d2a7c2260, L_0x5d2d2a7c2080, C4<1>, C4<1>;
L_0x5d2d2a7c2460 .functor NOT 1, L_0x5d2d2a7c2360, C4<0>, C4<0>, C4<0>;
v0x5d2d29b7e0e0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7c2360;  1 drivers
v0x5d2d29b83360_0 .net "a", 0 0, L_0x5d2d2a7c2260;  alias, 1 drivers
v0x5d2d29b885e0_0 .net "b", 0 0, L_0x5d2d2a7c2080;  alias, 1 drivers
v0x5d2d29b88680_0 .net "out", 0 0, L_0x5d2d2a7c2460;  alias, 1 drivers
S_0x5d2d2a1d3b60 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a1c8c00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7c2180 .functor OR 1, L_0x5d2d2a7c29c0, L_0x5d2d2a7c2a60, C4<0>, C4<0>;
L_0x5d2d2a7c21f0 .functor NOT 1, L_0x5d2d2a7c2180, C4<0>, C4<0>, C4<0>;
v0x5d2d29aa7e60_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7c2180;  1 drivers
v0x5d2d29aad0e0_0 .net "a", 0 0, L_0x5d2d2a7c29c0;  alias, 1 drivers
v0x5d2d29ab2360_0 .net "b", 0 0, L_0x5d2d2a7c2a60;  alias, 1 drivers
v0x5d2d29ab75e0_0 .net "out", 0 0, L_0x5d2d2a7c21f0;  alias, 1 drivers
S_0x5d2d2a1d9310 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a1c8c00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7c2260 .functor NOT 1, L_0x5d2d2a7c21f0, C4<0>, C4<0>, C4<0>;
v0x5d2d29abc860_0 .net "a", 0 0, L_0x5d2d2a7c21f0;  alias, 1 drivers
v0x5d2d29ac1ae0_0 .net "out", 0 0, L_0x5d2d2a7c2260;  alias, 1 drivers
S_0x5d2d2a1deac0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a221910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7c1d80 .functor AND 1, L_0x5d2d2a7c29c0, L_0x5d2d2a7c2a60, C4<1>, C4<1>;
L_0x5d2d2a7c1f10 .functor NOT 1, L_0x5d2d2a7c1d80, C4<0>, C4<0>, C4<0>;
v0x5d2d29a87060_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7c1d80;  1 drivers
v0x5d2d29a8c240_0 .net "a", 0 0, L_0x5d2d2a7c29c0;  alias, 1 drivers
v0x5d2d29a914c0_0 .net "b", 0 0, L_0x5d2d2a7c2a60;  alias, 1 drivers
v0x5d2d29a96740_0 .net "out", 0 0, L_0x5d2d2a7c1f10;  alias, 1 drivers
S_0x5d2d2a1e4270 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a221910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7c2540 .functor AND 1, L_0x5d2d2a7c24d0, L_0x5d2d2a7c2460, C4<1>, C4<1>;
L_0x5d2d2a7c2640 .functor NOT 1, L_0x5d2d2a7c2540, C4<0>, C4<0>, C4<0>;
v0x5d2d29a47220_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7c2540;  1 drivers
v0x5d2d29a4c4a0_0 .net "a", 0 0, L_0x5d2d2a7c24d0;  alias, 1 drivers
v0x5d2d29a51720_0 .net "b", 0 0, L_0x5d2d2a7c2460;  alias, 1 drivers
v0x5d2d29a569a0_0 .net "out", 0 0, L_0x5d2d2a7c2640;  alias, 1 drivers
S_0x5d2d2a1e9a20 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a221910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7c2700 .functor AND 1, L_0x5d2d2a7c2c40, L_0x5d2d2a7c2460, C4<1>, C4<1>;
L_0x5d2d2a7c2800 .functor NOT 1, L_0x5d2d2a7c2700, C4<0>, C4<0>, C4<0>;
v0x5d2d29a5bc20_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7c2700;  1 drivers
v0x5d2d29a60ea0_0 .net "a", 0 0, L_0x5d2d2a7c2c40;  alias, 1 drivers
v0x5d2d29a66120_0 .net "b", 0 0, L_0x5d2d2a7c2460;  alias, 1 drivers
v0x5d2d29a661c0_0 .net "out", 0 0, L_0x5d2d2a7c2800;  alias, 1 drivers
S_0x5d2d2a0e9cf0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a221910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7c1f80 .functor NOT 1, L_0x5d2d2a7c1f10, C4<0>, C4<0>, C4<0>;
v0x5d2d29a16c00_0 .net "a", 0 0, L_0x5d2d2a7c1f10;  alias, 1 drivers
v0x5d2d29a16ca0_0 .net "out", 0 0, L_0x5d2d2a7c1f80;  alias, 1 drivers
S_0x5d2d2a0ef4a0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a221910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7c2080 .functor NOT 1, L_0x5d2d2a7c2b50, C4<0>, C4<0>, C4<0>;
v0x5d2d29a1be80_0 .net "a", 0 0, L_0x5d2d2a7c2b50;  alias, 1 drivers
v0x5d2d29a21100_0 .net "out", 0 0, L_0x5d2d2a7c2080;  alias, 1 drivers
S_0x5d2d2a0f4c50 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a221910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7c24d0 .functor NOT 1, L_0x5d2d2a7c2c40, C4<0>, C4<0>, C4<0>;
v0x5d2d29a26380_0 .net "a", 0 0, L_0x5d2d2a7c2c40;  alias, 1 drivers
v0x5d2d29a2b600_0 .net "out", 0 0, L_0x5d2d2a7c24d0;  alias, 1 drivers
S_0x5d2d2a0fa400 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a221910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7c2870 .functor NOT 1, L_0x5d2d2a7c2800, C4<0>, C4<0>, C4<0>;
v0x5d2d29a30880_0 .net "a", 0 0, L_0x5d2d2a7c2800;  alias, 1 drivers
v0x5d2d29a35b00_0 .net "out", 0 0, L_0x5d2d2a7c2870;  alias, 1 drivers
S_0x5d2d2a0ffbb0 .scope generate, "rcpa2Loop[7]" "rcpa2Loop[7]" 4 16, 4 16 0, S_0x5d2d29daa930;
 .timescale -9 -12;
P_0x5d2d29f2ef30 .param/l "i" 0 4 16, +C4<0111>;
S_0x5d2d2a105360 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a0ffbb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d29b18220_0 .net "Y", 0 0, L_0x5d2d2a7c1550;  1 drivers
v0x5d2d29b182c0_0 .net "a", 0 0, L_0x5d2d2a7c1b00;  1 drivers
v0x5d2d29b1d4a0_0 .net "b", 0 0, L_0x5d2d2a7c1ba0;  1 drivers
v0x5d2d29b22720_0 .net "cIn", 0 0, L_0x5d2d2a7c1c40;  1 drivers
v0x5d2d29b279a0_0 .net "cOut", 0 0, L_0x5d2d2a7c19b0;  1 drivers
v0x5d2d29b27a40_0 .net "fIn", 0 0, L_0x5d2d2a7c1ce0;  1 drivers
v0x5d2d29ad8480_0 .net "fOut", 0 0, L_0x5d2d2a7c1070;  1 drivers
v0x5d2d29ad8520_0 .net "notCIn", 0 0, L_0x5d2d2a7c1170;  1 drivers
v0x5d2d29add700_0 .net "notCOut", 0 0, L_0x5d2d2a7c1940;  1 drivers
v0x5d2d29add7a0_0 .net "notFIn", 0 0, L_0x5d2d2a7c15c0;  1 drivers
v0x5d2d29ae2980_0 .net "notFOut", 0 0, L_0x5d2d2a7c1000;  1 drivers
v0x5d2d29ae7c00_0 .net "s", 0 0, L_0x5d2d2a7c1730;  1 drivers
S_0x5d2d2a10ab10 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a105360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d29995120_0 .net "a", 0 0, L_0x5d2d2a7c1b00;  alias, 1 drivers
v0x5d2d2999a3a0_0 .net "b", 0 0, L_0x5d2d2a7c1ba0;  alias, 1 drivers
v0x5d2d2999f620_0 .net "c", 0 0, L_0x5d2d2a7c1170;  alias, 1 drivers
v0x5d2d299a48a0_0 .net "node1", 0 0, L_0x5d2d2a7c12e0;  1 drivers
v0x5d2d299a4940_0 .net "node2", 0 0, L_0x5d2d2a7c1350;  1 drivers
v0x5d2d29955380_0 .net "out", 0 0, L_0x5d2d2a7c1550;  alias, 1 drivers
S_0x5d2d2a0b1270 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a10ab10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7c1450 .functor AND 1, L_0x5d2d2a7c1350, L_0x5d2d2a7c1170, C4<1>, C4<1>;
L_0x5d2d2a7c1550 .functor NOT 1, L_0x5d2d2a7c1450, C4<0>, C4<0>, C4<0>;
v0x5d2d299bb240_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7c1450;  1 drivers
v0x5d2d299c04c0_0 .net "a", 0 0, L_0x5d2d2a7c1350;  alias, 1 drivers
v0x5d2d299c5740_0 .net "b", 0 0, L_0x5d2d2a7c1170;  alias, 1 drivers
v0x5d2d299c57e0_0 .net "out", 0 0, L_0x5d2d2a7c1550;  alias, 1 drivers
S_0x5d2d2a0b6a20 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a10ab10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7c1270 .functor OR 1, L_0x5d2d2a7c1b00, L_0x5d2d2a7c1ba0, C4<0>, C4<0>;
L_0x5d2d2a7c12e0 .functor NOT 1, L_0x5d2d2a7c1270, C4<0>, C4<0>, C4<0>;
v0x5d2d299ca9c0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7c1270;  1 drivers
v0x5d2d299cfc40_0 .net "a", 0 0, L_0x5d2d2a7c1b00;  alias, 1 drivers
v0x5d2d299d4ec0_0 .net "b", 0 0, L_0x5d2d2a7c1ba0;  alias, 1 drivers
v0x5d2d299859a0_0 .net "out", 0 0, L_0x5d2d2a7c12e0;  alias, 1 drivers
S_0x5d2d2a0bc1d0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a10ab10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7c1350 .functor NOT 1, L_0x5d2d2a7c12e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2998ac20_0 .net "a", 0 0, L_0x5d2d2a7c12e0;  alias, 1 drivers
v0x5d2d2998fea0_0 .net "out", 0 0, L_0x5d2d2a7c1350;  alias, 1 drivers
S_0x5d2d2a0c1980 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a105360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7c0f00 .functor AND 1, L_0x5d2d2a7c1b00, L_0x5d2d2a7c1ba0, C4<1>, C4<1>;
L_0x5d2d2a7c1000 .functor NOT 1, L_0x5d2d2a7c0f00, C4<0>, C4<0>, C4<0>;
v0x5d2d29955420_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7c0f00;  1 drivers
v0x5d2d2995a600_0 .net "a", 0 0, L_0x5d2d2a7c1b00;  alias, 1 drivers
v0x5d2d2995f880_0 .net "b", 0 0, L_0x5d2d2a7c1ba0;  alias, 1 drivers
v0x5d2d29964b00_0 .net "out", 0 0, L_0x5d2d2a7c1000;  alias, 1 drivers
S_0x5d2d2a0c7130 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a105360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7c1630 .functor AND 1, L_0x5d2d2a7c15c0, L_0x5d2d2a7c1550, C4<1>, C4<1>;
L_0x5d2d2a7c1730 .functor NOT 1, L_0x5d2d2a7c1630, C4<0>, C4<0>, C4<0>;
v0x5d2d29969d80_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7c1630;  1 drivers
v0x5d2d2996f000_0 .net "a", 0 0, L_0x5d2d2a7c15c0;  alias, 1 drivers
v0x5d2d29974280_0 .net "b", 0 0, L_0x5d2d2a7c1550;  alias, 1 drivers
v0x5d2d29b390c0_0 .net "out", 0 0, L_0x5d2d2a7c1730;  alias, 1 drivers
S_0x5d2d2a0cc8e0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a105360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7c1840 .functor AND 1, L_0x5d2d2a7c1ce0, L_0x5d2d2a7c1550, C4<1>, C4<1>;
L_0x5d2d2a7c1940 .functor NOT 1, L_0x5d2d2a7c1840, C4<0>, C4<0>, C4<0>;
v0x5d2d29b3e340_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7c1840;  1 drivers
v0x5d2d29b435c0_0 .net "a", 0 0, L_0x5d2d2a7c1ce0;  alias, 1 drivers
v0x5d2d29b48840_0 .net "b", 0 0, L_0x5d2d2a7c1550;  alias, 1 drivers
v0x5d2d29b488e0_0 .net "out", 0 0, L_0x5d2d2a7c1940;  alias, 1 drivers
S_0x5d2d2a0d2090 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a105360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7c1070 .functor NOT 1, L_0x5d2d2a7c1000, C4<0>, C4<0>, C4<0>;
v0x5d2d29b4dac0_0 .net "a", 0 0, L_0x5d2d2a7c1000;  alias, 1 drivers
v0x5d2d29b4db60_0 .net "out", 0 0, L_0x5d2d2a7c1070;  alias, 1 drivers
S_0x5d2d2a078070 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a105360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7c1170 .functor NOT 1, L_0x5d2d2a7c1c40, C4<0>, C4<0>, C4<0>;
v0x5d2d29b52d40_0 .net "a", 0 0, L_0x5d2d2a7c1c40;  alias, 1 drivers
v0x5d2d29b57fc0_0 .net "out", 0 0, L_0x5d2d2a7c1170;  alias, 1 drivers
S_0x5d2d2a07d820 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a105360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7c15c0 .functor NOT 1, L_0x5d2d2a7c1ce0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a17b910_0 .net "a", 0 0, L_0x5d2d2a7c1ce0;  alias, 1 drivers
v0x5d2d29b08aa0_0 .net "out", 0 0, L_0x5d2d2a7c15c0;  alias, 1 drivers
S_0x5d2d2a082fd0 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a105360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7c19b0 .functor NOT 1, L_0x5d2d2a7c1940, C4<0>, C4<0>, C4<0>;
v0x5d2d29b0dd20_0 .net "a", 0 0, L_0x5d2d2a7c1940;  alias, 1 drivers
v0x5d2d29b12fa0_0 .net "out", 0 0, L_0x5d2d2a7c19b0;  alias, 1 drivers
S_0x5d2d2a088780 .scope module, "nBitRippleCarryAdderInst" "nBitRippleCarryAdder" 3 23, 8 3 0, S_0x5d2d29e0fdf0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 8 "A";
    .port_info 3 /INPUT 8 "B";
    .port_info 4 /INPUT 1 "cin";
P_0x5d2d29f11ae0 .param/l "N" 0 8 3, +C4<00000000000000000000000000001000>;
L_0x5d2d2a7ccb80 .functor BUFZ 8, L_0x5d2d2a7cc3c0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5d2d2984ea00_0 .net "A", 7 0, L_0x5d2d2a7cceb0;  1 drivers
v0x5d2d29856ce0_0 .net "B", 7 0, L_0x5d2d2a7ccf50;  1 drivers
v0x5d2d29823b70_0 .net "carryMiddle", 7 0, L_0x5d2d2a7cbc90;  1 drivers
v0x5d2d29828870_0 .net "cin", 0 0, L_0x5d2d2a7c9f50;  alias, 1 drivers
v0x5d2d2982d570_0 .net "cout", 0 0, L_0x5d2d2a7ccc40;  alias, 1 drivers
v0x5d2d2a3e9550_0 .net "sum", 7 0, L_0x5d2d2a7ccb80;  1 drivers
v0x5d2d2a3e3da0_0 .net "sum11", 7 0, L_0x5d2d2a7cc3c0;  1 drivers
L_0x5d2d2a7ca550 .part L_0x5d2d2a7cceb0, 0, 1;
L_0x5d2d2a7ca5f0 .part L_0x5d2d2a7ccf50, 0, 1;
L_0x5d2d2a7ca860 .part L_0x5d2d2a7cceb0, 1, 1;
L_0x5d2d2a7ca950 .part L_0x5d2d2a7ccf50, 1, 1;
L_0x5d2d2a7caa40 .part L_0x5d2d2a7cbc90, 0, 1;
L_0x5d2d2a7cacb0 .part L_0x5d2d2a7cceb0, 2, 1;
L_0x5d2d2a7cad50 .part L_0x5d2d2a7ccf50, 2, 1;
L_0x5d2d2a7cadf0 .part L_0x5d2d2a7cbc90, 1, 1;
L_0x5d2d2a7cb100 .part L_0x5d2d2a7cceb0, 3, 1;
L_0x5d2d2a7cb1a0 .part L_0x5d2d2a7ccf50, 3, 1;
L_0x5d2d2a7cb240 .part L_0x5d2d2a7cbc90, 2, 1;
L_0x5d2d2a7cb3c0 .part L_0x5d2d2a7cceb0, 4, 1;
L_0x5d2d2a7cb4d0 .part L_0x5d2d2a7ccf50, 4, 1;
L_0x5d2d2a7cb570 .part L_0x5d2d2a7cbc90, 3, 1;
L_0x5d2d2a7cb7b0 .part L_0x5d2d2a7cceb0, 5, 1;
L_0x5d2d2a7cb850 .part L_0x5d2d2a7ccf50, 5, 1;
L_0x5d2d2a7cb980 .part L_0x5d2d2a7cbc90, 4, 1;
L_0x5d2d2a7cbbf0 .part L_0x5d2d2a7cceb0, 6, 1;
L_0x5d2d2a7cbd30 .part L_0x5d2d2a7ccf50, 6, 1;
L_0x5d2d2a7cbdd0 .part L_0x5d2d2a7cbc90, 5, 1;
LS_0x5d2d2a7cbc90_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a7ca490, L_0x5d2d2a7ca700, L_0x5d2d2a7cab50, L_0x5d2d2a7cafa0;
LS_0x5d2d2a7cbc90_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a7cb350, L_0x5d2d2a7cb6a0, L_0x5d2d2a7cba90, L_0x5d2d2a7cbf90;
L_0x5d2d2a7cbc90 .concat8 [ 4 4 0 0], LS_0x5d2d2a7cbc90_0_0, LS_0x5d2d2a7cbc90_0_4;
LS_0x5d2d2a7cc3c0_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a7ca420, L_0x5d2d2a7ca690, L_0x5d2d2a7caae0, L_0x5d2d2a7caf30;
LS_0x5d2d2a7cc3c0_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a7cb2e0, L_0x5d2d2a7cb460, L_0x5d2d2a7cba20, L_0x5d2d2a7cbf20;
L_0x5d2d2a7cc3c0 .concat8 [ 4 4 0 0], LS_0x5d2d2a7cc3c0_0_0, LS_0x5d2d2a7cc3c0_0_4;
L_0x5d2d2a7cbe70 .part L_0x5d2d2a7cceb0, 7, 1;
L_0x5d2d2a7cc7f0 .part L_0x5d2d2a7ccf50, 7, 1;
L_0x5d2d2a7cc730 .part L_0x5d2d2a7cbc90, 6, 1;
L_0x5d2d2a7ccc40 .part L_0x5d2d2a7cbc90, 7, 1;
S_0x5d2d2a08df30 .scope generate, "genAdder[0]" "genAdder[0]" 8 9, 8 9 0, S_0x5d2d2a088780;
 .timescale -9 -12;
P_0x5d2d29ee09b0 .param/l "i" 0 8 9, +C4<00>;
S_0x5d2d2a0936e0 .scope generate, "genblk2" "genblk2" 8 10, 8 10 0, S_0x5d2d2a08df30;
 .timescale -9 -12;
S_0x5d2d2a098e90 .scope module, "f" "FA" 8 11, 9 33 0, S_0x5d2d2a0936e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a7ca420 .udp UDP_sumOut, L_0x5d2d2a7ca550, L_0x5d2d2a7ca5f0, L_0x5d2d2a7c9f50;
L_0x5d2d2a7ca490 .udp UDP_carryOut, L_0x5d2d2a7ca550, L_0x5d2d2a7ca5f0, L_0x5d2d2a7c9f50;
v0x5d2d299344e0_0 .net "A", 0 0, L_0x5d2d2a7ca550;  1 drivers
v0x5d2d29939760_0 .net "B", 0 0, L_0x5d2d2a7ca5f0;  1 drivers
v0x5d2d2993e9e0_0 .net "Cin", 0 0, L_0x5d2d2a7c9f50;  alias, 1 drivers
v0x5d2d29943c60_0 .net "Cout", 0 0, L_0x5d2d2a7ca490;  1 drivers
v0x5d2d29943d00_0 .net "sum", 0 0, L_0x5d2d2a7ca420;  1 drivers
S_0x5d2d2a03f5f0 .scope generate, "genAdder[1]" "genAdder[1]" 8 9, 8 9 0, S_0x5d2d2a088780;
 .timescale -9 -12;
P_0x5d2d29ee24f0 .param/l "i" 0 8 9, +C4<01>;
S_0x5d2d2a044da0 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a03f5f0;
 .timescale -9 -12;
S_0x5d2d2a04a550 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a044da0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a7ca690 .udp UDP_sumOut, L_0x5d2d2a7ca860, L_0x5d2d2a7ca950, L_0x5d2d2a7caa40;
L_0x5d2d2a7ca700 .udp UDP_carryOut, L_0x5d2d2a7ca860, L_0x5d2d2a7ca950, L_0x5d2d2a7caa40;
v0x5d2d298f4740_0 .net "A", 0 0, L_0x5d2d2a7ca860;  1 drivers
v0x5d2d298f99c0_0 .net "B", 0 0, L_0x5d2d2a7ca950;  1 drivers
v0x5d2d298fec40_0 .net "Cin", 0 0, L_0x5d2d2a7caa40;  1 drivers
v0x5d2d29903ec0_0 .net "Cout", 0 0, L_0x5d2d2a7ca700;  1 drivers
v0x5d2d29909140_0 .net "sum", 0 0, L_0x5d2d2a7ca690;  1 drivers
S_0x5d2d2a04fd00 .scope generate, "genAdder[2]" "genAdder[2]" 8 9, 8 9 0, S_0x5d2d2a088780;
 .timescale -9 -12;
P_0x5d2d29ee7d90 .param/l "i" 0 8 9, +C4<010>;
S_0x5d2d2a0554b0 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a04fd00;
 .timescale -9 -12;
S_0x5d2d2a05ac60 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a0554b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a7caae0 .udp UDP_sumOut, L_0x5d2d2a7cacb0, L_0x5d2d2a7cad50, L_0x5d2d2a7cadf0;
L_0x5d2d2a7cab50 .udp UDP_carryOut, L_0x5d2d2a7cacb0, L_0x5d2d2a7cad50, L_0x5d2d2a7cadf0;
v0x5d2d2990e3c0_0 .net "A", 0 0, L_0x5d2d2a7cacb0;  1 drivers
v0x5d2d29913640_0 .net "B", 0 0, L_0x5d2d2a7cad50;  1 drivers
v0x5d2d298c4120_0 .net "Cin", 0 0, L_0x5d2d2a7cadf0;  1 drivers
v0x5d2d298c93a0_0 .net "Cout", 0 0, L_0x5d2d2a7cab50;  1 drivers
v0x5d2d298ce620_0 .net "sum", 0 0, L_0x5d2d2a7caae0;  1 drivers
S_0x5d2d2a060410 .scope generate, "genAdder[3]" "genAdder[3]" 8 9, 8 9 0, S_0x5d2d2a088780;
 .timescale -9 -12;
P_0x5d2d29eed540 .param/l "i" 0 8 9, +C4<011>;
S_0x5d2d2a0063f0 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a060410;
 .timescale -9 -12;
S_0x5d2d2a00bba0 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a0063f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a7caf30 .udp UDP_sumOut, L_0x5d2d2a7cb100, L_0x5d2d2a7cb1a0, L_0x5d2d2a7cb240;
L_0x5d2d2a7cafa0 .udp UDP_carryOut, L_0x5d2d2a7cb100, L_0x5d2d2a7cb1a0, L_0x5d2d2a7cb240;
v0x5d2d298d38a0_0 .net "A", 0 0, L_0x5d2d2a7cb100;  1 drivers
v0x5d2d298d8b20_0 .net "B", 0 0, L_0x5d2d2a7cb1a0;  1 drivers
v0x5d2d298ddda0_0 .net "Cin", 0 0, L_0x5d2d2a7cb240;  1 drivers
v0x5d2d298e3020_0 .net "Cout", 0 0, L_0x5d2d2a7cafa0;  1 drivers
v0x5d2d2988ec70_0 .net "sum", 0 0, L_0x5d2d2a7caf30;  1 drivers
S_0x5d2d2a011350 .scope generate, "genAdder[4]" "genAdder[4]" 8 9, 8 9 0, S_0x5d2d2a088780;
 .timescale -9 -12;
P_0x5d2d29efa620 .param/l "i" 0 8 9, +C4<0100>;
S_0x5d2d2a016b00 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a011350;
 .timescale -9 -12;
S_0x5d2d2a01c2b0 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a016b00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a7cb2e0 .udp UDP_sumOut, L_0x5d2d2a7cb3c0, L_0x5d2d2a7cb4d0, L_0x5d2d2a7cb570;
L_0x5d2d2a7cb350 .udp UDP_carryOut, L_0x5d2d2a7cb3c0, L_0x5d2d2a7cb4d0, L_0x5d2d2a7cb570;
v0x5d2d29893d50_0 .net "A", 0 0, L_0x5d2d2a7cb3c0;  1 drivers
v0x5d2d29898d80_0 .net "B", 0 0, L_0x5d2d2a7cb4d0;  1 drivers
v0x5d2d2989e000_0 .net "Cin", 0 0, L_0x5d2d2a7cb570;  1 drivers
v0x5d2d298a3280_0 .net "Cout", 0 0, L_0x5d2d2a7cb350;  1 drivers
v0x5d2d298a8500_0 .net "sum", 0 0, L_0x5d2d2a7cb2e0;  1 drivers
S_0x5d2d2a021a60 .scope generate, "genAdder[5]" "genAdder[5]" 8 9, 8 9 0, S_0x5d2d2a088780;
 .timescale -9 -12;
P_0x5d2d29effdd0 .param/l "i" 0 8 9, +C4<0101>;
S_0x5d2d2a027210 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a021a60;
 .timescale -9 -12;
S_0x5d2d29fcd970 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a027210;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a7cb460 .udp UDP_sumOut, L_0x5d2d2a7cb7b0, L_0x5d2d2a7cb850, L_0x5d2d2a7cb980;
L_0x5d2d2a7cb6a0 .udp UDP_carryOut, L_0x5d2d2a7cb7b0, L_0x5d2d2a7cb850, L_0x5d2d2a7cb980;
v0x5d2d298ad780_0 .net "A", 0 0, L_0x5d2d2a7cb7b0;  1 drivers
v0x5d2d298b2a00_0 .net "B", 0 0, L_0x5d2d2a7cb850;  1 drivers
v0x5d2d29862160_0 .net "Cin", 0 0, L_0x5d2d2a7cb980;  1 drivers
v0x5d2d29866e20_0 .net "Cout", 0 0, L_0x5d2d2a7cb6a0;  1 drivers
v0x5d2d2986bb20_0 .net "sum", 0 0, L_0x5d2d2a7cb460;  1 drivers
S_0x5d2d29fd3120 .scope generate, "genAdder[6]" "genAdder[6]" 8 9, 8 9 0, S_0x5d2d2a088780;
 .timescale -9 -12;
P_0x5d2d29f05580 .param/l "i" 0 8 9, +C4<0110>;
S_0x5d2d29fd88d0 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d29fd3120;
 .timescale -9 -12;
S_0x5d2d29fde080 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d29fd88d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a7cba20 .udp UDP_sumOut, L_0x5d2d2a7cbbf0, L_0x5d2d2a7cbd30, L_0x5d2d2a7cbdd0;
L_0x5d2d2a7cba90 .udp UDP_carryOut, L_0x5d2d2a7cbbf0, L_0x5d2d2a7cbd30, L_0x5d2d2a7cbdd0;
v0x5d2d29870820_0 .net "A", 0 0, L_0x5d2d2a7cbbf0;  1 drivers
v0x5d2d298750f0_0 .net "B", 0 0, L_0x5d2d2a7cbd30;  1 drivers
v0x5d2d29879df0_0 .net "Cin", 0 0, L_0x5d2d2a7cbdd0;  1 drivers
v0x5d2d2987eaf0_0 .net "Cout", 0 0, L_0x5d2d2a7cba90;  1 drivers
v0x5d2d298837f0_0 .net "sum", 0 0, L_0x5d2d2a7cba20;  1 drivers
S_0x5d2d29fe3830 .scope generate, "genAdder[7]" "genAdder[7]" 8 9, 8 9 0, S_0x5d2d2a088780;
 .timescale -9 -12;
P_0x5d2d29f0ad30 .param/l "i" 0 8 9, +C4<0111>;
S_0x5d2d29fe8fe0 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d29fe3830;
 .timescale -9 -12;
S_0x5d2d29fee790 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d29fe8fe0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a7cbf20 .udp UDP_sumOut, L_0x5d2d2a7cbe70, L_0x5d2d2a7cc7f0, L_0x5d2d2a7cc730;
L_0x5d2d2a7cbf90 .udp UDP_carryOut, L_0x5d2d2a7cbe70, L_0x5d2d2a7cc7f0, L_0x5d2d2a7cc730;
v0x5d2d29836940_0 .net "A", 0 0, L_0x5d2d2a7cbe70;  1 drivers
v0x5d2d2983b600_0 .net "B", 0 0, L_0x5d2d2a7cc7f0;  1 drivers
v0x5d2d29840300_0 .net "Cin", 0 0, L_0x5d2d2a7cc730;  1 drivers
v0x5d2d29845000_0 .net "Cout", 0 0, L_0x5d2d2a7cbf90;  1 drivers
v0x5d2d29849d00_0 .net "sum", 0 0, L_0x5d2d2a7cbf20;  1 drivers
S_0x5d2d29f94680 .scope module, "HybridAdderLayer1_7" "HybridAdder" 2 91, 3 1 0, S_0x5d2d2a3c7af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /OUTPUT 16 "sum";
    .port_info 3 /OUTPUT 1 "cout";
P_0x5d2d2a3c2600 .param/l "N1" 0 3 1, +C4<00000000000000000000000000001000>;
P_0x5d2d2a3c2640 .param/l "N2" 0 3 1, +C4<00000000000000000000000000001000>;
P_0x5d2d2a3c2680 .param/l "addOrSub" 0 3 1, +C4<00000000000000000000000000000000>;
v0x5d2d2a6df580_5 .array/port v0x5d2d2a6df580, 5;
v0x5d2d2a1487e0_0 .net "A", 15 0, v0x5d2d2a6df580_5;  1 drivers
v0x5d2d2a6df580_3 .array/port v0x5d2d2a6df580, 3;
v0x5d2d2a147330_0 .net "B", 15 0, v0x5d2d2a6df580_3;  1 drivers
v0x5d2d2a145f10_0 .net "cout", 0 0, L_0x5d2d2a7d7ca0;  1 drivers
v0x5d2d2a144d40_0 .net "fn", 0 0, L_0x5d2d2a7d59e0;  1 drivers
v0x5d2d2a144de0_0 .net "selectedB", 15 0, L_0x5d2d2a7ccff0;  1 drivers
v0x5d2d2a142e10_0 .net "sum", 15 0, L_0x5d2d2a7d7a00;  alias, 1 drivers
L_0x5d2d2a7d5d70 .part v0x5d2d2a6df580_5, 0, 8;
L_0x5d2d2a7d5e10 .part L_0x5d2d2a7ccff0, 0, 8;
L_0x5d2d2a7d7a00 .concat8 [ 8 8 0 0], L_0x5d2d2a7d58a0, L_0x5d2d2a7d7be0;
L_0x5d2d2a7d7f60 .part v0x5d2d2a6df580_5, 8, 8;
L_0x5d2d2a7d8000 .part L_0x5d2d2a7ccff0, 8, 8;
S_0x5d2d29f99e30 .scope generate, "genblk1" "genblk1" 3 10, 3 10 0, S_0x5d2d29f94680;
 .timescale -9 -12;
L_0x5d2d2a7ccff0 .functor BUFZ 16, v0x5d2d2a6df580_3, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x5d2d29f9f5e0 .scope module, "nBitRcpa2Inst" "nBitRcpa2" 3 17, 4 1 0, S_0x5d2d29f94680;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /OUTPUT 8 "sum";
    .port_info 3 /OUTPUT 1 "fn";
P_0x5d2d29ed6c20 .param/l "N" 0 4 1, +C4<00000000000000000000000000001000>;
v0x5d2d2a1b3ec0_0 .net "A", 7 0, L_0x5d2d2a7d5d70;  1 drivers
v0x5d2d2a1bbc50_0 .net "B", 7 0, L_0x5d2d2a7d5e10;  1 drivers
v0x5d2d2a1bbd10_0 .net "F", 8 0, L_0x5d2d2a7d5ba0;  1 drivers
v0x5d2d2a1ba7a0_0 .net *"_ivl_85", 0 0, L_0x5d2d2a7d5b00;  1 drivers
L_0x7347fc2c22a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d2d2a1ba860_0 .net/2u *"_ivl_89", 0 0, L_0x7347fc2c22a0;  1 drivers
v0x5d2d2a1b92f0_0 .net "carry", 8 0, L_0x5d2d2a7d5940;  1 drivers
v0x5d2d2a1b7e40_0 .net "fn", 0 0, L_0x5d2d2a7d59e0;  alias, 1 drivers
v0x5d2d2a1b7f00_0 .net "sum", 7 0, L_0x5d2d2a7d58a0;  1 drivers
L_0x5d2d2a7cdb90 .part L_0x5d2d2a7d5d70, 7, 1;
L_0x5d2d2a7cdc30 .part L_0x5d2d2a7d5e10, 7, 1;
L_0x5d2d2a7cdcd0 .part L_0x5d2d2a7d5940, 8, 1;
L_0x5d2d2a7cdd70 .part L_0x5d2d2a7d5ba0, 7, 1;
L_0x5d2d2a7ceaa0 .part L_0x5d2d2a7d5d70, 6, 1;
L_0x5d2d2a7ceb40 .part L_0x5d2d2a7d5e10, 6, 1;
L_0x5d2d2a7cec30 .part L_0x5d2d2a7d5940, 7, 1;
L_0x5d2d2a7ced20 .part L_0x5d2d2a7d5ba0, 6, 1;
L_0x5d2d2a7cfd80 .part L_0x5d2d2a7d5d70, 5, 1;
L_0x5d2d2a7cfe20 .part L_0x5d2d2a7d5e10, 5, 1;
L_0x5d2d2a7cfec0 .part L_0x5d2d2a7d5940, 6, 1;
L_0x5d2d2a7cff60 .part L_0x5d2d2a7d5ba0, 5, 1;
L_0x5d2d2a7d0f30 .part L_0x5d2d2a7d5d70, 4, 1;
L_0x5d2d2a7d1060 .part L_0x5d2d2a7d5e10, 4, 1;
L_0x5d2d2a7d1190 .part L_0x5d2d2a7d5940, 5, 1;
L_0x5d2d2a7d12c0 .part L_0x5d2d2a7d5ba0, 4, 1;
L_0x5d2d2a7d2230 .part L_0x5d2d2a7d5d70, 3, 1;
L_0x5d2d2a7d22d0 .part L_0x5d2d2a7d5e10, 3, 1;
L_0x5d2d2a7d2410 .part L_0x5d2d2a7d5940, 4, 1;
L_0x5d2d2a7d24b0 .part L_0x5d2d2a7d5ba0, 3, 1;
L_0x5d2d2a7d2370 .part L_0x5d2d2a7d5d70, 2, 1;
L_0x5d2d2a7d3280 .part L_0x5d2d2a7d5e10, 2, 1;
L_0x5d2d2a7d2550 .part L_0x5d2d2a7d5940, 3, 1;
L_0x5d2d2a7d33e0 .part L_0x5d2d2a7d5ba0, 2, 1;
L_0x5d2d2a7d4080 .part L_0x5d2d2a7d5d70, 1, 1;
L_0x5d2d2a7d4120 .part L_0x5d2d2a7d5e10, 1, 1;
L_0x5d2d2a7d3480 .part L_0x5d2d2a7d5940, 2, 1;
L_0x5d2d2a7d42a0 .part L_0x5d2d2a7d5ba0, 1, 1;
L_0x5d2d2a7d4fd0 .part L_0x5d2d2a7d5d70, 0, 1;
L_0x5d2d2a7d5180 .part L_0x5d2d2a7d5e10, 0, 1;
L_0x5d2d2a7d5430 .part L_0x5d2d2a7d5940, 1, 1;
L_0x5d2d2a7d55e0 .part L_0x5d2d2a7d5ba0, 0, 1;
LS_0x5d2d2a7d58a0_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a7d4cf0, L_0x5d2d2a7d3da0, L_0x5d2d2a7b4f30, L_0x5d2d2a7d1eb0;
LS_0x5d2d2a7d58a0_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a7d0b10, L_0x5d2d2a7cf910, L_0x5d2d2a7ce6d0, L_0x5d2d2a7cd7c0;
L_0x5d2d2a7d58a0 .concat8 [ 4 4 0 0], LS_0x5d2d2a7d58a0_0_0, LS_0x5d2d2a7d58a0_0_4;
LS_0x5d2d2a7d5940_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a7d4ed0, L_0x5d2d2a7d3f80, L_0x5d2d2a7d3180, L_0x5d2d2a7d20f0;
LS_0x5d2d2a7d5940_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a7d0da0, L_0x5d2d2a7cfbf0, L_0x5d2d2a7ce950, L_0x5d2d2a7cda40;
LS_0x5d2d2a7d5940_0_8 .concat8 [ 1 0 0 0], L_0x5d2d2a7d5b00;
L_0x5d2d2a7d5940 .concat8 [ 4 4 1 0], LS_0x5d2d2a7d5940_0_0, LS_0x5d2d2a7d5940_0_4, LS_0x5d2d2a7d5940_0_8;
L_0x5d2d2a7d5b00 .part L_0x5d2d2a7d5ba0, 8, 1;
LS_0x5d2d2a7d5ba0_0_0 .concat8 [ 1 1 1 1], L_0x7347fc2c22a0, L_0x5d2d2a7d4630, L_0x5d2d2a7d36e0, L_0x5d2d2a7d27b0;
LS_0x5d2d2a7d5ba0_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a7d1650, L_0x5d2d2a7d02b0, L_0x5d2d2a7cf060, L_0x5d2d2a7ce010;
LS_0x5d2d2a7d5ba0_0_8 .concat8 [ 1 0 0 0], L_0x5d2d2a7cd140;
L_0x5d2d2a7d5ba0 .concat8 [ 4 4 1 0], LS_0x5d2d2a7d5ba0_0_0, LS_0x5d2d2a7d5ba0_0_4, LS_0x5d2d2a7d5ba0_0_8;
L_0x5d2d2a7d59e0 .part L_0x5d2d2a7d5ba0, 8, 1;
S_0x5d2d29fa4d90 .scope generate, "rcpa2Loop[0]" "rcpa2Loop[0]" 4 16, 4 16 0, S_0x5d2d29f9f5e0;
 .timescale -9 -12;
P_0x5d2d29ea91b0 .param/l "i" 0 4 16, +C4<00>;
S_0x5d2d29faa540 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d29fa4d90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a375e40_0 .net "Y", 0 0, L_0x5d2d2a7d4b10;  1 drivers
v0x5d2d2a375ee0_0 .net "a", 0 0, L_0x5d2d2a7d4fd0;  1 drivers
v0x5d2d2a374c70_0 .net "b", 0 0, L_0x5d2d2a7d5180;  1 drivers
v0x5d2d2a372d40_0 .net "cIn", 0 0, L_0x5d2d2a7d5430;  1 drivers
v0x5d2d2a367de0_0 .net "cOut", 0 0, L_0x5d2d2a7d4ed0;  1 drivers
v0x5d2d2a362630_0 .net "fIn", 0 0, L_0x5d2d2a7d55e0;  1 drivers
v0x5d2d2a35ce80_0 .net "fOut", 0 0, L_0x5d2d2a7d4630;  1 drivers
v0x5d2d2a35cf20_0 .net "notCIn", 0 0, L_0x5d2d2a7d4730;  1 drivers
v0x5d2d2a351f20_0 .net "notCOut", 0 0, L_0x5d2d2a7d4e60;  1 drivers
v0x5d2d2a351fc0_0 .net "notFIn", 0 0, L_0x5d2d2a7d4b80;  1 drivers
v0x5d2d2a34bdf0_0 .net "notFOut", 0 0, L_0x5d2d2a7d45c0;  1 drivers
v0x5d2d2a34ba40_0 .net "s", 0 0, L_0x5d2d2a7d4cf0;  1 drivers
S_0x5d2d29fafcf0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d29faa540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a385f20_0 .net "a", 0 0, L_0x5d2d2a7d4fd0;  alias, 1 drivers
v0x5d2d2a385b70_0 .net "b", 0 0, L_0x5d2d2a7d5180;  alias, 1 drivers
v0x5d2d2a37f960_0 .net "c", 0 0, L_0x5d2d2a7d4730;  alias, 1 drivers
v0x5d2d2a387430_0 .net "node1", 0 0, L_0x5d2d2a7d48a0;  1 drivers
v0x5d2d2a38f1d0_0 .net "node2", 0 0, L_0x5d2d2a7d4910;  1 drivers
v0x5d2d2a396f70_0 .net "out", 0 0, L_0x5d2d2a7d4b10;  alias, 1 drivers
S_0x5d2d29fb54a0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d29fafcf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7d4a10 .functor AND 1, L_0x5d2d2a7d4910, L_0x5d2d2a7d4730, C4<1>, C4<1>;
L_0x5d2d2a7d4b10 .functor NOT 1, L_0x5d2d2a7d4a10, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3c2300_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7d4a10;  1 drivers
v0x5d2d2a3bd920_0 .net "a", 0 0, L_0x5d2d2a7d4910;  alias, 1 drivers
v0x5d2d2a3bd9c0_0 .net "b", 0 0, L_0x5d2d2a7d4730;  alias, 1 drivers
v0x5d2d2a386870_0 .net "out", 0 0, L_0x5d2d2a7d4b10;  alias, 1 drivers
S_0x5d2d29f5bc00 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d29fafcf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7d4830 .functor OR 1, L_0x5d2d2a7d4fd0, L_0x5d2d2a7d5180, C4<0>, C4<0>;
L_0x5d2d2a7d48a0 .functor NOT 1, L_0x5d2d2a7d4830, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3adcc0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7d4830;  1 drivers
v0x5d2d2a3a5f20_0 .net "a", 0 0, L_0x5d2d2a7d4fd0;  alias, 1 drivers
v0x5d2d2a3a5fe0_0 .net "b", 0 0, L_0x5d2d2a7d5180;  alias, 1 drivers
v0x5d2d2a39e180_0 .net "out", 0 0, L_0x5d2d2a7d48a0;  alias, 1 drivers
S_0x5d2d29f613b0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d29fafcf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7d4910 .functor NOT 1, L_0x5d2d2a7d48a0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3963e0_0 .net "a", 0 0, L_0x5d2d2a7d48a0;  alias, 1 drivers
v0x5d2d2a38e640_0 .net "out", 0 0, L_0x5d2d2a7d4910;  alias, 1 drivers
S_0x5d2d29f66b60 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d29faa540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7d4430 .functor AND 1, L_0x5d2d2a7d4fd0, L_0x5d2d2a7d5180, C4<1>, C4<1>;
L_0x5d2d2a7d45c0 .functor NOT 1, L_0x5d2d2a7d4430, C4<0>, C4<0>, C4<0>;
v0x5d2d2a397010_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7d4430;  1 drivers
v0x5d2d2a39ed10_0 .net "a", 0 0, L_0x5d2d2a7d4fd0;  alias, 1 drivers
v0x5d2d2a3a6ab0_0 .net "b", 0 0, L_0x5d2d2a7d5180;  alias, 1 drivers
v0x5d2d2a3a6b50_0 .net "out", 0 0, L_0x5d2d2a7d45c0;  alias, 1 drivers
S_0x5d2d29f6c310 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d29faa540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7d4bf0 .functor AND 1, L_0x5d2d2a7d4b80, L_0x5d2d2a7d4b10, C4<1>, C4<1>;
L_0x5d2d2a7d4cf0 .functor NOT 1, L_0x5d2d2a7d4bf0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3ae8e0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7d4bf0;  1 drivers
v0x5d2d2a3b6710_0 .net "a", 0 0, L_0x5d2d2a7d4b80;  alias, 1 drivers
v0x5d2d2a3b67d0_0 .net "b", 0 0, L_0x5d2d2a7d4b10;  alias, 1 drivers
v0x5d2d29fc23f0_0 .net "out", 0 0, L_0x5d2d2a7d4cf0;  alias, 1 drivers
S_0x5d2d29f71ac0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d29faa540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7d4d60 .functor AND 1, L_0x5d2d2a7d55e0, L_0x5d2d2a7d4b10, C4<1>, C4<1>;
L_0x5d2d2a7d4e60 .functor NOT 1, L_0x5d2d2a7d4d60, C4<0>, C4<0>, C4<0>;
v0x5d2d29f50680_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7d4d60;  1 drivers
v0x5d2d2a374900_0 .net "a", 0 0, L_0x5d2d2a7d55e0;  alias, 1 drivers
v0x5d2d2a3749c0_0 .net "b", 0 0, L_0x5d2d2a7d4b10;  alias, 1 drivers
v0x5d2d2a3746f0_0 .net "out", 0 0, L_0x5d2d2a7d4e60;  alias, 1 drivers
S_0x5d2d29f77270 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d29faa540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7d4630 .functor NOT 1, L_0x5d2d2a7d45c0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a37c520_0 .net "a", 0 0, L_0x5d2d2a7d45c0;  alias, 1 drivers
v0x5d2d2a37c5e0_0 .net "out", 0 0, L_0x5d2d2a7d4630;  alias, 1 drivers
S_0x5d2d29f7ca20 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d29faa540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7d4730 .functor NOT 1, L_0x5d2d2a7d5430, C4<0>, C4<0>, C4<0>;
v0x5d2d2a37b070_0 .net "a", 0 0, L_0x5d2d2a7d5430;  alias, 1 drivers
v0x5d2d2a37b130_0 .net "out", 0 0, L_0x5d2d2a7d4730;  alias, 1 drivers
S_0x5d2d2a191490 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d29faa540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7d4b80 .functor NOT 1, L_0x5d2d2a7d55e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a379bc0_0 .net "a", 0 0, L_0x5d2d2a7d55e0;  alias, 1 drivers
v0x5d2d2a379c60_0 .net "out", 0 0, L_0x5d2d2a7d4b80;  alias, 1 drivers
S_0x5d2d2a196c40 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d29faa540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7d4ed0 .functor NOT 1, L_0x5d2d2a7d4e60, C4<0>, C4<0>, C4<0>;
v0x5d2d2a378710_0 .net "a", 0 0, L_0x5d2d2a7d4e60;  alias, 1 drivers
v0x5d2d2a377260_0 .net "out", 0 0, L_0x5d2d2a7d4ed0;  alias, 1 drivers
S_0x5d2d2a19c3f0 .scope generate, "rcpa2Loop[1]" "rcpa2Loop[1]" 4 16, 4 16 0, S_0x5d2d29f9f5e0;
 .timescale -9 -12;
P_0x5d2d29ec4910 .param/l "i" 0 4 16, +C4<01>;
S_0x5d2d2a1a1ba0 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a19c3f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a2dbbb0_0 .net "Y", 0 0, L_0x5d2d2a7d3bc0;  1 drivers
v0x5d2d2a2dbc50_0 .net "a", 0 0, L_0x5d2d2a7d4080;  1 drivers
v0x5d2d2a2f1aa0_0 .net "b", 0 0, L_0x5d2d2a7d4120;  1 drivers
v0x5d2d2a2ec2f0_0 .net "cIn", 0 0, L_0x5d2d2a7d3480;  1 drivers
v0x5d2d2a2e6b40_0 .net "cOut", 0 0, L_0x5d2d2a7d3f80;  1 drivers
v0x5d2d2a2e1390_0 .net "fIn", 0 0, L_0x5d2d2a7d42a0;  1 drivers
v0x5d2d2a2db260_0 .net "fOut", 0 0, L_0x5d2d2a7d36e0;  1 drivers
v0x5d2d2a2db300_0 .net "notCIn", 0 0, L_0x5d2d2a7d37e0;  1 drivers
v0x5d2d2a2daeb0_0 .net "notCOut", 0 0, L_0x5d2d2a7d3f10;  1 drivers
v0x5d2d2a2daf50_0 .net "notFIn", 0 0, L_0x5d2d2a7d3c30;  1 drivers
v0x5d2d2a2cac30_0 .net "notFOut", 0 0, L_0x5d2d2a7d3670;  1 drivers
v0x5d2d2a2caa20_0 .net "s", 0 0, L_0x5d2d2a7d3da0;  1 drivers
S_0x5d2d2a1a7350 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a1a1ba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a33cd20_0 .net "a", 0 0, L_0x5d2d2a7d4080;  alias, 1 drivers
v0x5d2d2a33ac30_0 .net "b", 0 0, L_0x5d2d2a7d4120;  alias, 1 drivers
v0x5d2d2a314630_0 .net "c", 0 0, L_0x5d2d2a7d37e0;  alias, 1 drivers
v0x5d2d2a32a520_0 .net "node1", 0 0, L_0x5d2d2a7d3950;  1 drivers
v0x5d2d2a324d70_0 .net "node2", 0 0, L_0x5d2d2a7d39c0;  1 drivers
v0x5d2d2a31f5c0_0 .net "out", 0 0, L_0x5d2d2a7d3bc0;  alias, 1 drivers
S_0x5d2d2a1acb00 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a1a7350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7d3ac0 .functor AND 1, L_0x5d2d2a7d39c0, L_0x5d2d2a7d37e0, C4<1>, C4<1>;
L_0x5d2d2a7d3bc0 .functor NOT 1, L_0x5d2d2a7d3ac0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a33c970_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7d3ac0;  1 drivers
v0x5d2d2a33c760_0 .net "a", 0 0, L_0x5d2d2a7d39c0;  alias, 1 drivers
v0x5d2d2a33c820_0 .net "b", 0 0, L_0x5d2d2a7d37e0;  alias, 1 drivers
v0x5d2d2a3445d0_0 .net "out", 0 0, L_0x5d2d2a7d3bc0;  alias, 1 drivers
S_0x5d2d2a1b22b0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a1a7350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7d38e0 .functor OR 1, L_0x5d2d2a7d4080, L_0x5d2d2a7d4120, C4<0>, C4<0>;
L_0x5d2d2a7d3950 .functor NOT 1, L_0x5d2d2a7d38e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a343120_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7d38e0;  1 drivers
v0x5d2d2a341c70_0 .net "a", 0 0, L_0x5d2d2a7d4080;  alias, 1 drivers
v0x5d2d2a341d30_0 .net "b", 0 0, L_0x5d2d2a7d4120;  alias, 1 drivers
v0x5d2d2a3407c0_0 .net "out", 0 0, L_0x5d2d2a7d3950;  alias, 1 drivers
S_0x5d2d2a1595a0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a1a7350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7d39c0 .functor NOT 1, L_0x5d2d2a7d3950, C4<0>, C4<0>, C4<0>;
v0x5d2d2a33f310_0 .net "a", 0 0, L_0x5d2d2a7d3950;  alias, 1 drivers
v0x5d2d2a33def0_0 .net "out", 0 0, L_0x5d2d2a7d39c0;  alias, 1 drivers
S_0x5d2d2a15ed50 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a1a1ba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7d3320 .functor AND 1, L_0x5d2d2a7d4080, L_0x5d2d2a7d4120, C4<1>, C4<1>;
L_0x5d2d2a7d3670 .functor NOT 1, L_0x5d2d2a7d3320, C4<0>, C4<0>, C4<0>;
v0x5d2d2a31f660_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7d3320;  1 drivers
v0x5d2d2a319e10_0 .net "a", 0 0, L_0x5d2d2a7d4080;  alias, 1 drivers
v0x5d2d2a313ce0_0 .net "b", 0 0, L_0x5d2d2a7d4120;  alias, 1 drivers
v0x5d2d2a313d80_0 .net "out", 0 0, L_0x5d2d2a7d3670;  alias, 1 drivers
S_0x5d2d2a164500 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a1a1ba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7d3ca0 .functor AND 1, L_0x5d2d2a7d3c30, L_0x5d2d2a7d3bc0, C4<1>, C4<1>;
L_0x5d2d2a7d3da0 .functor NOT 1, L_0x5d2d2a7d3ca0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a313930_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7d3ca0;  1 drivers
v0x5d2d2a303f80_0 .net "a", 0 0, L_0x5d2d2a7d3c30;  alias, 1 drivers
v0x5d2d2a304040_0 .net "b", 0 0, L_0x5d2d2a7d3bc0;  alias, 1 drivers
v0x5d2d2a303d70_0 .net "out", 0 0, L_0x5d2d2a7d3da0;  alias, 1 drivers
S_0x5d2d2a169cb0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a1a1ba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7d3e10 .functor AND 1, L_0x5d2d2a7d42a0, L_0x5d2d2a7d3bc0, C4<1>, C4<1>;
L_0x5d2d2a7d3f10 .functor NOT 1, L_0x5d2d2a7d3e10, C4<0>, C4<0>, C4<0>;
v0x5d2d2a30bbe0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7d3e10;  1 drivers
v0x5d2d2a30a730_0 .net "a", 0 0, L_0x5d2d2a7d42a0;  alias, 1 drivers
v0x5d2d2a30a7f0_0 .net "b", 0 0, L_0x5d2d2a7d3bc0;  alias, 1 drivers
v0x5d2d2a309280_0 .net "out", 0 0, L_0x5d2d2a7d3f10;  alias, 1 drivers
S_0x5d2d2a16f460 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a1a1ba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7d36e0 .functor NOT 1, L_0x5d2d2a7d3670, C4<0>, C4<0>, C4<0>;
v0x5d2d2a307dd0_0 .net "a", 0 0, L_0x5d2d2a7d3670;  alias, 1 drivers
v0x5d2d2a307e90_0 .net "out", 0 0, L_0x5d2d2a7d36e0;  alias, 1 drivers
S_0x5d2d2a174c10 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a1a1ba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7d37e0 .functor NOT 1, L_0x5d2d2a7d3480, C4<0>, C4<0>, C4<0>;
v0x5d2d2a306920_0 .net "a", 0 0, L_0x5d2d2a7d3480;  alias, 1 drivers
v0x5d2d2a3069e0_0 .net "out", 0 0, L_0x5d2d2a7d37e0;  alias, 1 drivers
S_0x5d2d2a17a3c0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a1a1ba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7d3c30 .functor NOT 1, L_0x5d2d2a7d42a0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a305500_0 .net "a", 0 0, L_0x5d2d2a7d42a0;  alias, 1 drivers
v0x5d2d2a3055a0_0 .net "out", 0 0, L_0x5d2d2a7d3c30;  alias, 1 drivers
S_0x5d2d2a121e30 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a1a1ba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7d3f80 .functor NOT 1, L_0x5d2d2a7d3f10, C4<0>, C4<0>, C4<0>;
v0x5d2d2a304330_0 .net "a", 0 0, L_0x5d2d2a7d3f10;  alias, 1 drivers
v0x5d2d2a3021b0_0 .net "out", 0 0, L_0x5d2d2a7d3f80;  alias, 1 drivers
S_0x5d2d2a1275e0 .scope generate, "rcpa2Loop[2]" "rcpa2Loop[2]" 4 16, 4 16 0, S_0x5d2d29f9f5e0;
 .timescale -9 -12;
P_0x5d2d29e79b00 .param/l "i" 0 4 16, +C4<010>;
S_0x5d2d2a12cd90 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a1275e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a270bb0_0 .net "Y", 0 0, L_0x5d2d2a7d2db0;  1 drivers
v0x5d2d2a270c50_0 .net "a", 0 0, L_0x5d2d2a7d2370;  1 drivers
v0x5d2d2a26aa80_0 .net "b", 0 0, L_0x5d2d2a7d3280;  1 drivers
v0x5d2d2a26a6d0_0 .net "cIn", 0 0, L_0x5d2d2a7d2550;  1 drivers
v0x5d2d2a25b610_0 .net "cOut", 0 0, L_0x5d2d2a7d3180;  1 drivers
v0x5d2d2a25b400_0 .net "fIn", 0 0, L_0x5d2d2a7d33e0;  1 drivers
v0x5d2d2a263230_0 .net "fOut", 0 0, L_0x5d2d2a7d27b0;  1 drivers
v0x5d2d2a2632d0_0 .net "notCIn", 0 0, L_0x5d2d2a7d28f0;  1 drivers
v0x5d2d2a261d80_0 .net "notCOut", 0 0, L_0x5d2d2a7d3110;  1 drivers
v0x5d2d2a261e20_0 .net "notFIn", 0 0, L_0x5d2d2a7d2e40;  1 drivers
v0x5d2d2a2608d0_0 .net "notFOut", 0 0, L_0x5d2d2a7d2720;  1 drivers
v0x5d2d2a25f420_0 .net "s", 0 0, L_0x5d2d2a7b4f30;  1 drivers
S_0x5d2d2a132540 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a12cd90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a2a2b40_0 .net "a", 0 0, L_0x5d2d2a7d2370;  alias, 1 drivers
v0x5d2d2a2be1e0_0 .net "b", 0 0, L_0x5d2d2a7d3280;  alias, 1 drivers
v0x5d2d2a2b8a30_0 .net "c", 0 0, L_0x5d2d2a7d28f0;  alias, 1 drivers
v0x5d2d2a2b3280_0 .net "node1", 0 0, L_0x5d2d2a7d2ac0;  1 drivers
v0x5d2d2a2a21f0_0 .net "node2", 0 0, L_0x5d2d2a7d2b50;  1 drivers
v0x5d2d2a2a1e40_0 .net "out", 0 0, L_0x5d2d2a7d2db0;  alias, 1 drivers
S_0x5d2d2a137cf0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a132540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7d2c90 .functor AND 1, L_0x5d2d2a7d2b50, L_0x5d2d2a7d28f0, C4<1>, C4<1>;
L_0x5d2d2a7d2db0 .functor NOT 1, L_0x5d2d2a7d2c90, C4<0>, C4<0>, C4<0>;
v0x5d2d2a2d2890_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7d2c90;  1 drivers
v0x5d2d2a2d13e0_0 .net "a", 0 0, L_0x5d2d2a7d2b50;  alias, 1 drivers
v0x5d2d2a2d14a0_0 .net "b", 0 0, L_0x5d2d2a7d28f0;  alias, 1 drivers
v0x5d2d2a2cff30_0 .net "out", 0 0, L_0x5d2d2a7d2db0;  alias, 1 drivers
S_0x5d2d2a13d4a0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a132540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7d2a30 .functor OR 1, L_0x5d2d2a7d2370, L_0x5d2d2a7d3280, C4<0>, C4<0>;
L_0x5d2d2a7d2ac0 .functor NOT 1, L_0x5d2d2a7d2a30, C4<0>, C4<0>, C4<0>;
v0x5d2d2a2cea80_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7d2a30;  1 drivers
v0x5d2d2a2cd5d0_0 .net "a", 0 0, L_0x5d2d2a7d2370;  alias, 1 drivers
v0x5d2d2a2cd690_0 .net "b", 0 0, L_0x5d2d2a7d3280;  alias, 1 drivers
v0x5d2d2a2cc1b0_0 .net "out", 0 0, L_0x5d2d2a7d2ac0;  alias, 1 drivers
S_0x5d2d2a142c50 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a132540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7d2b50 .functor NOT 1, L_0x5d2d2a7d2ac0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a2cafe0_0 .net "a", 0 0, L_0x5d2d2a7d2ac0;  alias, 1 drivers
v0x5d2d2a2c9140_0 .net "out", 0 0, L_0x5d2d2a7d2b50;  alias, 1 drivers
S_0x5d2d29f229a0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a12cd90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7d2600 .functor AND 1, L_0x5d2d2a7d2370, L_0x5d2d2a7d3280, C4<1>, C4<1>;
L_0x5d2d2a7d2720 .functor NOT 1, L_0x5d2d2a7d2600, C4<0>, C4<0>, C4<0>;
v0x5d2d2a2a1ee0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7d2600;  1 drivers
v0x5d2d2a293590_0 .net "a", 0 0, L_0x5d2d2a7d2370;  alias, 1 drivers
v0x5d2d2a293380_0 .net "b", 0 0, L_0x5d2d2a7d3280;  alias, 1 drivers
v0x5d2d2a293420_0 .net "out", 0 0, L_0x5d2d2a7d2720;  alias, 1 drivers
S_0x5d2d29f28150 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a12cd90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7d2ef0 .functor AND 1, L_0x5d2d2a7d2e40, L_0x5d2d2a7d2db0, C4<1>, C4<1>;
L_0x5d2d2a7b4f30 .functor NOT 1, L_0x5d2d2a7d2ef0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a29b1b0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7d2ef0;  1 drivers
v0x5d2d2a299d00_0 .net "a", 0 0, L_0x5d2d2a7d2e40;  alias, 1 drivers
v0x5d2d2a299dc0_0 .net "b", 0 0, L_0x5d2d2a7d2db0;  alias, 1 drivers
v0x5d2d2a298850_0 .net "out", 0 0, L_0x5d2d2a7b4f30;  alias, 1 drivers
S_0x5d2d29f2d900 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a12cd90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7d3010 .functor AND 1, L_0x5d2d2a7d33e0, L_0x5d2d2a7d2db0, C4<1>, C4<1>;
L_0x5d2d2a7d3110 .functor NOT 1, L_0x5d2d2a7d3010, C4<0>, C4<0>, C4<0>;
v0x5d2d2a2973a0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7d3010;  1 drivers
v0x5d2d2a295ef0_0 .net "a", 0 0, L_0x5d2d2a7d33e0;  alias, 1 drivers
v0x5d2d2a295fb0_0 .net "b", 0 0, L_0x5d2d2a7d2db0;  alias, 1 drivers
v0x5d2d2a294ad0_0 .net "out", 0 0, L_0x5d2d2a7d3110;  alias, 1 drivers
S_0x5d2d29f330b0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a12cd90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7d27b0 .functor NOT 1, L_0x5d2d2a7d2720, C4<0>, C4<0>, C4<0>;
v0x5d2d2a293900_0 .net "a", 0 0, L_0x5d2d2a7d2720;  alias, 1 drivers
v0x5d2d2a2939c0_0 .net "out", 0 0, L_0x5d2d2a7d27b0;  alias, 1 drivers
S_0x5d2d29f38860 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a12cd90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7d28f0 .functor NOT 1, L_0x5d2d2a7d2550, C4<0>, C4<0>, C4<0>;
v0x5d2d2a2919d0_0 .net "a", 0 0, L_0x5d2d2a7d2550;  alias, 1 drivers
v0x5d2d2a291a90_0 .net "out", 0 0, L_0x5d2d2a7d28f0;  alias, 1 drivers
S_0x5d2d29f3e010 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a12cd90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7d2e40 .functor NOT 1, L_0x5d2d2a7d33e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a286a70_0 .net "a", 0 0, L_0x5d2d2a7d33e0;  alias, 1 drivers
v0x5d2d2a286b10_0 .net "out", 0 0, L_0x5d2d2a7d2e40;  alias, 1 drivers
S_0x5d2d29f437c0 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a12cd90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7d3180 .functor NOT 1, L_0x5d2d2a7d3110, C4<0>, C4<0>, C4<0>;
v0x5d2d2a2812c0_0 .net "a", 0 0, L_0x5d2d2a7d3110;  alias, 1 drivers
v0x5d2d2a27bb10_0 .net "out", 0 0, L_0x5d2d2a7d3180;  alias, 1 drivers
S_0x5d2d29eeb1c0 .scope generate, "rcpa2Loop[3]" "rcpa2Loop[3]" 4 16, 4 16 0, S_0x5d2d29f9f5e0;
 .timescale -9 -12;
P_0x5d2d29e95170 .param/l "i" 0 4 16, +C4<011>;
S_0x5d2d29ef0970 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d29eeb1c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a1eb4c0_0 .net "Y", 0 0, L_0x5d2d2a7d1c50;  1 drivers
v0x5d2d2a1eb560_0 .net "a", 0 0, L_0x5d2d2a7d2230;  1 drivers
v0x5d2d2a1f3330_0 .net "b", 0 0, L_0x5d2d2a7d22d0;  1 drivers
v0x5d2d2a1f1e80_0 .net "cIn", 0 0, L_0x5d2d2a7d2410;  1 drivers
v0x5d2d2a1f09d0_0 .net "cOut", 0 0, L_0x5d2d2a7d20f0;  1 drivers
v0x5d2d2a1ef520_0 .net "fIn", 0 0, L_0x5d2d2a7d24b0;  1 drivers
v0x5d2d2a1ee070_0 .net "fOut", 0 0, L_0x5d2d2a7d1650;  1 drivers
v0x5d2d2a1ee110_0 .net "notCIn", 0 0, L_0x5d2d2a7d1790;  1 drivers
v0x5d2d2a1ecc50_0 .net "notCOut", 0 0, L_0x5d2d2a7d2060;  1 drivers
v0x5d2d2a1eccf0_0 .net "notFIn", 0 0, L_0x5d2d2a7d1ce0;  1 drivers
v0x5d2d2a1eba80_0 .net "notFOut", 0 0, L_0x5d2d2a7d15c0;  1 drivers
v0x5d2d2a1e9be0_0 .net "s", 0 0, L_0x5d2d2a7d1eb0;  1 drivers
S_0x5d2d29ef6120 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d29ef0970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a232b00_0 .net "a", 0 0, L_0x5d2d2a7d2230;  alias, 1 drivers
v0x5d2d2a232750_0 .net "b", 0 0, L_0x5d2d2a7d22d0;  alias, 1 drivers
v0x5d2d2a223690_0 .net "c", 0 0, L_0x5d2d2a7d1790;  alias, 1 drivers
v0x5d2d2a223480_0 .net "node1", 0 0, L_0x5d2d2a7d1960;  1 drivers
v0x5d2d2a22b2b0_0 .net "node2", 0 0, L_0x5d2d2a7d19f0;  1 drivers
v0x5d2d2a229e00_0 .net "out", 0 0, L_0x5d2d2a7d1c50;  alias, 1 drivers
S_0x5d2d29efb8d0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d29ef6120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7d1b30 .functor AND 1, L_0x5d2d2a7d19f0, L_0x5d2d2a7d1790, C4<1>, C4<1>;
L_0x5d2d2a7d1c50 .functor NOT 1, L_0x5d2d2a7d1b30, C4<0>, C4<0>, C4<0>;
v0x5d2d2a25df70_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7d1b30;  1 drivers
v0x5d2d2a25cb50_0 .net "a", 0 0, L_0x5d2d2a7d19f0;  alias, 1 drivers
v0x5d2d2a25cc10_0 .net "b", 0 0, L_0x5d2d2a7d1790;  alias, 1 drivers
v0x5d2d2a25b980_0 .net "out", 0 0, L_0x5d2d2a7d1c50;  alias, 1 drivers
S_0x5d2d29f01080 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d29ef6120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7d18d0 .functor OR 1, L_0x5d2d2a7d2230, L_0x5d2d2a7d22d0, C4<0>, C4<0>;
L_0x5d2d2a7d1960 .functor NOT 1, L_0x5d2d2a7d18d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a259a50_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7d18d0;  1 drivers
v0x5d2d2a24eaf0_0 .net "a", 0 0, L_0x5d2d2a7d2230;  alias, 1 drivers
v0x5d2d2a24ebb0_0 .net "b", 0 0, L_0x5d2d2a7d22d0;  alias, 1 drivers
v0x5d2d2a249340_0 .net "out", 0 0, L_0x5d2d2a7d1960;  alias, 1 drivers
S_0x5d2d29f06830 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d29ef6120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7d19f0 .functor NOT 1, L_0x5d2d2a7d1960, C4<0>, C4<0>, C4<0>;
v0x5d2d2a243b90_0 .net "a", 0 0, L_0x5d2d2a7d1960;  alias, 1 drivers
v0x5d2d2a238c30_0 .net "out", 0 0, L_0x5d2d2a7d19f0;  alias, 1 drivers
S_0x5d2d29f0bfe0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d29ef0970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7d0000 .functor AND 1, L_0x5d2d2a7d2230, L_0x5d2d2a7d22d0, C4<1>, C4<1>;
L_0x5d2d2a7d15c0 .functor NOT 1, L_0x5d2d2a7d0000, C4<0>, C4<0>, C4<0>;
v0x5d2d2a229ea0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7d0000;  1 drivers
v0x5d2d2a228950_0 .net "a", 0 0, L_0x5d2d2a7d2230;  alias, 1 drivers
v0x5d2d2a2274a0_0 .net "b", 0 0, L_0x5d2d2a7d22d0;  alias, 1 drivers
v0x5d2d2a227540_0 .net "out", 0 0, L_0x5d2d2a7d15c0;  alias, 1 drivers
S_0x5d2d29eb2bd0 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d29ef0970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7d1d90 .functor AND 1, L_0x5d2d2a7d1ce0, L_0x5d2d2a7d1c50, C4<1>, C4<1>;
L_0x5d2d2a7d1eb0 .functor NOT 1, L_0x5d2d2a7d1d90, C4<0>, C4<0>, C4<0>;
v0x5d2d2a225ff0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7d1d90;  1 drivers
v0x5d2d2a224bd0_0 .net "a", 0 0, L_0x5d2d2a7d1ce0;  alias, 1 drivers
v0x5d2d2a224c90_0 .net "b", 0 0, L_0x5d2d2a7d1c50;  alias, 1 drivers
v0x5d2d2a223a00_0 .net "out", 0 0, L_0x5d2d2a7d1eb0;  alias, 1 drivers
S_0x5d2d29eb8380 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d29ef0970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7d1f40 .functor AND 1, L_0x5d2d2a7d24b0, L_0x5d2d2a7d1c50, C4<1>, C4<1>;
L_0x5d2d2a7d2060 .functor NOT 1, L_0x5d2d2a7d1f40, C4<0>, C4<0>, C4<0>;
v0x5d2d2a221ad0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7d1f40;  1 drivers
v0x5d2d2a216b70_0 .net "a", 0 0, L_0x5d2d2a7d24b0;  alias, 1 drivers
v0x5d2d2a216c30_0 .net "b", 0 0, L_0x5d2d2a7d1c50;  alias, 1 drivers
v0x5d2d2a2113c0_0 .net "out", 0 0, L_0x5d2d2a7d2060;  alias, 1 drivers
S_0x5d2d29ebdb30 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d29ef0970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7d1650 .functor NOT 1, L_0x5d2d2a7d15c0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a20bc10_0 .net "a", 0 0, L_0x5d2d2a7d15c0;  alias, 1 drivers
v0x5d2d2a20bcd0_0 .net "out", 0 0, L_0x5d2d2a7d1650;  alias, 1 drivers
S_0x5d2d29ec32e0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d29ef0970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7d1790 .functor NOT 1, L_0x5d2d2a7d2410, C4<0>, C4<0>, C4<0>;
v0x5d2d2a200cb0_0 .net "a", 0 0, L_0x5d2d2a7d2410;  alias, 1 drivers
v0x5d2d2a200d70_0 .net "out", 0 0, L_0x5d2d2a7d1790;  alias, 1 drivers
S_0x5d2d29ec8a90 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d29ef0970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7d1ce0 .functor NOT 1, L_0x5d2d2a7d24b0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a1fab80_0 .net "a", 0 0, L_0x5d2d2a7d24b0;  alias, 1 drivers
v0x5d2d2a1fac20_0 .net "out", 0 0, L_0x5d2d2a7d1ce0;  alias, 1 drivers
S_0x5d2d29ece240 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d29ef0970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7d20f0 .functor NOT 1, L_0x5d2d2a7d2060, C4<0>, C4<0>, C4<0>;
v0x5d2d2a1fa7d0_0 .net "a", 0 0, L_0x5d2d2a7d2060;  alias, 1 drivers
v0x5d2d2a1eb6d0_0 .net "out", 0 0, L_0x5d2d2a7d20f0;  alias, 1 drivers
S_0x5d2d29ed39f0 .scope generate, "rcpa2Loop[4]" "rcpa2Loop[4]" 4 16, 4 16 0, S_0x5d2d29f9f5e0;
 .timescale -9 -12;
P_0x5d2d29e46cc0 .param/l "i" 0 4 16, +C4<0100>;
S_0x5d2d29e7adb0 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d29ed39f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a0d9320_0 .net "Y", 0 0, L_0x5d2d2a7d08b0;  1 drivers
v0x5d2d2a0d93c0_0 .net "a", 0 0, L_0x5d2d2a7d0f30;  1 drivers
v0x5d2d2a0d7e70_0 .net "b", 0 0, L_0x5d2d2a7d1060;  1 drivers
v0x5d2d2a0d69c0_0 .net "cIn", 0 0, L_0x5d2d2a7d1190;  1 drivers
v0x5d2d2a0d55a0_0 .net "cOut", 0 0, L_0x5d2d2a7d0da0;  1 drivers
v0x5d2d2a0d43d0_0 .net "fIn", 0 0, L_0x5d2d2a7d12c0;  1 drivers
v0x5d2d2a0d2250_0 .net "fOut", 0 0, L_0x5d2d2a7d02b0;  1 drivers
v0x5d2d2a0d22f0_0 .net "notCIn", 0 0, L_0x5d2d2a7d03f0;  1 drivers
v0x5d2d2a0abc50_0 .net "notCOut", 0 0, L_0x5d2d2a7d0d10;  1 drivers
v0x5d2d2a0abcf0_0 .net "notFIn", 0 0, L_0x5d2d2a7d0940;  1 drivers
v0x5d2d2a0c1b40_0 .net "notFOut", 0 0, L_0x5d2d2a7d0220;  1 drivers
v0x5d2d2a0bc390_0 .net "s", 0 0, L_0x5d2d2a7d0b10;  1 drivers
S_0x5d2d29e80560 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d29e7adb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a114670_0 .net "a", 0 0, L_0x5d2d2a7d0f30;  alias, 1 drivers
v0x5d2d2a1131c0_0 .net "b", 0 0, L_0x5d2d2a7d1060;  alias, 1 drivers
v0x5d2d2a111d10_0 .net "c", 0 0, L_0x5d2d2a7d03f0;  alias, 1 drivers
v0x5d2d2a110860_0 .net "node1", 0 0, L_0x5d2d2a7d05c0;  1 drivers
v0x5d2d2a10f3b0_0 .net "node2", 0 0, L_0x5d2d2a7d0650;  1 drivers
v0x5d2d2a10df90_0 .net "out", 0 0, L_0x5d2d2a7d08b0;  alias, 1 drivers
S_0x5d2d29e85d10 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d29e80560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7d0790 .functor AND 1, L_0x5d2d2a7d0650, L_0x5d2d2a7d03f0, C4<1>, C4<1>;
L_0x5d2d2a7d08b0 .functor NOT 1, L_0x5d2d2a7d0790, C4<0>, C4<0>, C4<0>;
v0x5d2d2a1c35e0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7d0790;  1 drivers
v0x5d2d2a1dec80_0 .net "a", 0 0, L_0x5d2d2a7d0650;  alias, 1 drivers
v0x5d2d2a1ded40_0 .net "b", 0 0, L_0x5d2d2a7d03f0;  alias, 1 drivers
v0x5d2d2a1d94d0_0 .net "out", 0 0, L_0x5d2d2a7d08b0;  alias, 1 drivers
S_0x5d2d29e8b4c0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d29e80560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7d0530 .functor OR 1, L_0x5d2d2a7d0f30, L_0x5d2d2a7d1060, C4<0>, C4<0>;
L_0x5d2d2a7d05c0 .functor NOT 1, L_0x5d2d2a7d0530, C4<0>, C4<0>, C4<0>;
v0x5d2d2a1d3d20_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7d0530;  1 drivers
v0x5d2d2a1c2c90_0 .net "a", 0 0, L_0x5d2d2a7d0f30;  alias, 1 drivers
v0x5d2d2a1c2d50_0 .net "b", 0 0, L_0x5d2d2a7d1060;  alias, 1 drivers
v0x5d2d2a1c28e0_0 .net "out", 0 0, L_0x5d2d2a7d05c0;  alias, 1 drivers
S_0x5d2d29e90c70 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d29e80560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7d0650 .functor NOT 1, L_0x5d2d2a7d05c0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a10ca10_0 .net "a", 0 0, L_0x5d2d2a7d05c0;  alias, 1 drivers
v0x5d2d2a10c800_0 .net "out", 0 0, L_0x5d2d2a7d0650;  alias, 1 drivers
S_0x5d2d29e96420 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d29e7adb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7d0070 .functor AND 1, L_0x5d2d2a7d0f30, L_0x5d2d2a7d1060, C4<1>, C4<1>;
L_0x5d2d2a7d0220 .functor NOT 1, L_0x5d2d2a7d0070, C4<0>, C4<0>, C4<0>;
v0x5d2d2a10e030_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7d0070;  1 drivers
v0x5d2d2a10cdc0_0 .net "a", 0 0, L_0x5d2d2a7d0f30;  alias, 1 drivers
v0x5d2d2a10acd0_0 .net "b", 0 0, L_0x5d2d2a7d1060;  alias, 1 drivers
v0x5d2d2a10ad70_0 .net "out", 0 0, L_0x5d2d2a7d0220;  alias, 1 drivers
S_0x5d2d29e9bbd0 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d29e7adb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7d09f0 .functor AND 1, L_0x5d2d2a7d0940, L_0x5d2d2a7d08b0, C4<1>, C4<1>;
L_0x5d2d2a7d0b10 .functor NOT 1, L_0x5d2d2a7d09f0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a0e46d0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7d09f0;  1 drivers
v0x5d2d2a0fa5c0_0 .net "a", 0 0, L_0x5d2d2a7d0940;  alias, 1 drivers
v0x5d2d2a0fa680_0 .net "b", 0 0, L_0x5d2d2a7d08b0;  alias, 1 drivers
v0x5d2d2a0f4e10_0 .net "out", 0 0, L_0x5d2d2a7d0b10;  alias, 1 drivers
S_0x5d2d29e427c0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d29e7adb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7d0bf0 .functor AND 1, L_0x5d2d2a7d12c0, L_0x5d2d2a7d08b0, C4<1>, C4<1>;
L_0x5d2d2a7d0d10 .functor NOT 1, L_0x5d2d2a7d0bf0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a0ef660_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7d0bf0;  1 drivers
v0x5d2d2a0e9eb0_0 .net "a", 0 0, L_0x5d2d2a7d12c0;  alias, 1 drivers
v0x5d2d2a0e9f70_0 .net "b", 0 0, L_0x5d2d2a7d08b0;  alias, 1 drivers
v0x5d2d2a0e3d80_0 .net "out", 0 0, L_0x5d2d2a7d0d10;  alias, 1 drivers
S_0x5d2d29e47f70 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d29e7adb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7d02b0 .functor NOT 1, L_0x5d2d2a7d0220, C4<0>, C4<0>, C4<0>;
v0x5d2d2a0e39d0_0 .net "a", 0 0, L_0x5d2d2a7d0220;  alias, 1 drivers
v0x5d2d2a0e3a90_0 .net "out", 0 0, L_0x5d2d2a7d02b0;  alias, 1 drivers
S_0x5d2d29e4d720 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d29e7adb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7d03f0 .functor NOT 1, L_0x5d2d2a7d1190, C4<0>, C4<0>, C4<0>;
v0x5d2d2a0d4020_0 .net "a", 0 0, L_0x5d2d2a7d1190;  alias, 1 drivers
v0x5d2d2a0d40e0_0 .net "out", 0 0, L_0x5d2d2a7d03f0;  alias, 1 drivers
S_0x5d2d29e52ed0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d29e7adb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7d0940 .functor NOT 1, L_0x5d2d2a7d12c0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a0d3e10_0 .net "a", 0 0, L_0x5d2d2a7d12c0;  alias, 1 drivers
v0x5d2d2a0d3eb0_0 .net "out", 0 0, L_0x5d2d2a7d0940;  alias, 1 drivers
S_0x5d2d29e58680 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d29e7adb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7d0da0 .functor NOT 1, L_0x5d2d2a7d0d10, C4<0>, C4<0>, C4<0>;
v0x5d2d2a0dbc80_0 .net "a", 0 0, L_0x5d2d2a7d0d10;  alias, 1 drivers
v0x5d2d2a0da7d0_0 .net "out", 0 0, L_0x5d2d2a7d0da0;  alias, 1 drivers
S_0x5d2d29e5de30 .scope generate, "rcpa2Loop[5]" "rcpa2Loop[5]" 4 16, 4 16 0, S_0x5d2d29f9f5e0;
 .timescale -9 -12;
P_0x5d2d29e62330 .param/l "i" 0 4 16, +C4<0101>;
S_0x5d2d29e635e0 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d29e5de30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a064d40_0 .net "Y", 0 0, L_0x5d2d2a7cf6b0;  1 drivers
v0x5d2d2a064de0_0 .net "a", 0 0, L_0x5d2d2a7cfd80;  1 drivers
v0x5d2d2a063920_0 .net "b", 0 0, L_0x5d2d2a7cfe20;  1 drivers
v0x5d2d2a062750_0 .net "cIn", 0 0, L_0x5d2d2a7cfec0;  1 drivers
v0x5d2d2a0605d0_0 .net "cOut", 0 0, L_0x5d2d2a7cfbf0;  1 drivers
v0x5d2d2a039fd0_0 .net "fIn", 0 0, L_0x5d2d2a7cff60;  1 drivers
v0x5d2d2a04fec0_0 .net "fOut", 0 0, L_0x5d2d2a7cf060;  1 drivers
v0x5d2d2a04ff60_0 .net "notCIn", 0 0, L_0x5d2d2a7cf1a0;  1 drivers
v0x5d2d2a04a710_0 .net "notCOut", 0 0, L_0x5d2d2a7cfb60;  1 drivers
v0x5d2d2a04a7b0_0 .net "notFIn", 0 0, L_0x5d2d2a7cf740;  1 drivers
v0x5d2d2a044f60_0 .net "notFOut", 0 0, L_0x5d2d2a7ceff0;  1 drivers
v0x5d2d2a03f7b0_0 .net "s", 0 0, L_0x5d2d2a7cf910;  1 drivers
S_0x5d2d29e0a9a0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d29e635e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a0a0090_0 .net "a", 0 0, L_0x5d2d2a7cfd80;  alias, 1 drivers
v0x5d2d2a09ebe0_0 .net "b", 0 0, L_0x5d2d2a7cfe20;  alias, 1 drivers
v0x5d2d2a09d730_0 .net "c", 0 0, L_0x5d2d2a7cf1a0;  alias, 1 drivers
v0x5d2d2a09c310_0 .net "node1", 0 0, L_0x5d2d2a7cf370;  1 drivers
v0x5d2d2a09b140_0 .net "node2", 0 0, L_0x5d2d2a7cf450;  1 drivers
v0x5d2d2a099050_0 .net "out", 0 0, L_0x5d2d2a7cf6b0;  alias, 1 drivers
S_0x5d2d29e10150 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d29e0a9a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7cf590 .functor AND 1, L_0x5d2d2a7cf450, L_0x5d2d2a7cf1a0, C4<1>, C4<1>;
L_0x5d2d2a7cf6b0 .functor NOT 1, L_0x5d2d2a7cf590, C4<0>, C4<0>, C4<0>;
v0x5d2d2a0b6be0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7cf590;  1 drivers
v0x5d2d2a0b1430_0 .net "a", 0 0, L_0x5d2d2a7cf450;  alias, 1 drivers
v0x5d2d2a0b14f0_0 .net "b", 0 0, L_0x5d2d2a7cf1a0;  alias, 1 drivers
v0x5d2d2a0ab300_0 .net "out", 0 0, L_0x5d2d2a7cf6b0;  alias, 1 drivers
S_0x5d2d29e15900 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d29e0a9a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7cf2e0 .functor OR 1, L_0x5d2d2a7cfd80, L_0x5d2d2a7cfe20, C4<0>, C4<0>;
L_0x5d2d2a7cf370 .functor NOT 1, L_0x5d2d2a7cf2e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a0aaf50_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7cf2e0;  1 drivers
v0x5d2d2a09ad90_0 .net "a", 0 0, L_0x5d2d2a7cfd80;  alias, 1 drivers
v0x5d2d2a09ae50_0 .net "b", 0 0, L_0x5d2d2a7cfe20;  alias, 1 drivers
v0x5d2d2a09ab80_0 .net "out", 0 0, L_0x5d2d2a7cf370;  alias, 1 drivers
S_0x5d2d29e1b0b0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d29e0a9a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7cf450 .functor NOT 1, L_0x5d2d2a7cf370, C4<0>, C4<0>, C4<0>;
v0x5d2d2a0a29f0_0 .net "a", 0 0, L_0x5d2d2a7cf370;  alias, 1 drivers
v0x5d2d2a0a1540_0 .net "out", 0 0, L_0x5d2d2a7cf450;  alias, 1 drivers
S_0x5d2d29e20860 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d29e635e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7cee60 .functor AND 1, L_0x5d2d2a7cfd80, L_0x5d2d2a7cfe20, C4<1>, C4<1>;
L_0x5d2d2a7ceff0 .functor NOT 1, L_0x5d2d2a7cee60, C4<0>, C4<0>, C4<0>;
v0x5d2d2a0990f0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7cee60;  1 drivers
v0x5d2d2a072a50_0 .net "a", 0 0, L_0x5d2d2a7cfd80;  alias, 1 drivers
v0x5d2d2a088940_0 .net "b", 0 0, L_0x5d2d2a7cfe20;  alias, 1 drivers
v0x5d2d2a0889e0_0 .net "out", 0 0, L_0x5d2d2a7ceff0;  alias, 1 drivers
S_0x5d2d29e26010 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d29e635e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7cf7f0 .functor AND 1, L_0x5d2d2a7cf740, L_0x5d2d2a7cf6b0, C4<1>, C4<1>;
L_0x5d2d2a7cf910 .functor NOT 1, L_0x5d2d2a7cf7f0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a083190_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7cf7f0;  1 drivers
v0x5d2d2a07d9e0_0 .net "a", 0 0, L_0x5d2d2a7cf740;  alias, 1 drivers
v0x5d2d2a07daa0_0 .net "b", 0 0, L_0x5d2d2a7cf6b0;  alias, 1 drivers
v0x5d2d2a078230_0 .net "out", 0 0, L_0x5d2d2a7cf910;  alias, 1 drivers
S_0x5d2d29e2b7c0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d29e635e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7cfa40 .functor AND 1, L_0x5d2d2a7cff60, L_0x5d2d2a7cf6b0, C4<1>, C4<1>;
L_0x5d2d2a7cfb60 .functor NOT 1, L_0x5d2d2a7cfa40, C4<0>, C4<0>, C4<0>;
v0x5d2d2a072100_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7cfa40;  1 drivers
v0x5d2d2a071d50_0 .net "a", 0 0, L_0x5d2d2a7cff60;  alias, 1 drivers
v0x5d2d2a071e10_0 .net "b", 0 0, L_0x5d2d2a7cf6b0;  alias, 1 drivers
v0x5d2d2a0623a0_0 .net "out", 0 0, L_0x5d2d2a7cfb60;  alias, 1 drivers
S_0x5d2d29dd23b0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d29e635e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7cf060 .functor NOT 1, L_0x5d2d2a7ceff0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a062190_0 .net "a", 0 0, L_0x5d2d2a7ceff0;  alias, 1 drivers
v0x5d2d2a062250_0 .net "out", 0 0, L_0x5d2d2a7cf060;  alias, 1 drivers
S_0x5d2d29dd7b60 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d29e635e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7cf1a0 .functor NOT 1, L_0x5d2d2a7cfec0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a06a000_0 .net "a", 0 0, L_0x5d2d2a7cfec0;  alias, 1 drivers
v0x5d2d2a06a0c0_0 .net "out", 0 0, L_0x5d2d2a7cf1a0;  alias, 1 drivers
S_0x5d2d29ddd310 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d29e635e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7cf740 .functor NOT 1, L_0x5d2d2a7cff60, C4<0>, C4<0>, C4<0>;
v0x5d2d2a068b50_0 .net "a", 0 0, L_0x5d2d2a7cff60;  alias, 1 drivers
v0x5d2d2a068bf0_0 .net "out", 0 0, L_0x5d2d2a7cf740;  alias, 1 drivers
S_0x5d2d29de2ac0 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d29e635e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7cfbf0 .functor NOT 1, L_0x5d2d2a7cfb60, C4<0>, C4<0>, C4<0>;
v0x5d2d2a0676a0_0 .net "a", 0 0, L_0x5d2d2a7cfb60;  alias, 1 drivers
v0x5d2d2a0661f0_0 .net "out", 0 0, L_0x5d2d2a7cfbf0;  alias, 1 drivers
S_0x5d2d29de8270 .scope generate, "rcpa2Loop[6]" "rcpa2Loop[6]" 4 16, 4 16 0, S_0x5d2d29f9f5e0;
 .timescale -9 -12;
P_0x5d2d29e0bb80 .param/l "i" 0 4 16, +C4<0110>;
S_0x5d2d29deda20 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d29de8270;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d29ff0ad0_0 .net "Y", 0 0, L_0x5d2d2a7ce4f0;  1 drivers
v0x5d2d29ff0b70_0 .net "a", 0 0, L_0x5d2d2a7ceaa0;  1 drivers
v0x5d2d29fee950_0 .net "b", 0 0, L_0x5d2d2a7ceb40;  1 drivers
v0x5d2d29fc8350_0 .net "cIn", 0 0, L_0x5d2d2a7cec30;  1 drivers
v0x5d2d29fde240_0 .net "cOut", 0 0, L_0x5d2d2a7ce950;  1 drivers
v0x5d2d29fd8a90_0 .net "fIn", 0 0, L_0x5d2d2a7ced20;  1 drivers
v0x5d2d29fd32e0_0 .net "fOut", 0 0, L_0x5d2d2a7ce010;  1 drivers
v0x5d2d29fd3380_0 .net "notCIn", 0 0, L_0x5d2d2a7ce110;  1 drivers
v0x5d2d29fcdb30_0 .net "notCOut", 0 0, L_0x5d2d2a7ce8e0;  1 drivers
v0x5d2d29fcdbd0_0 .net "notFIn", 0 0, L_0x5d2d2a7ce560;  1 drivers
v0x5d2d29fc7a00_0 .net "notFOut", 0 0, L_0x5d2d2a7cdfa0;  1 drivers
v0x5d2d29fc7650_0 .net "s", 0 0, L_0x5d2d2a7ce6d0;  1 drivers
S_0x5d2d29df31d0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d29deda20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a02bab0_0 .net "a", 0 0, L_0x5d2d2a7ceaa0;  alias, 1 drivers
v0x5d2d2a02a690_0 .net "b", 0 0, L_0x5d2d2a7ceb40;  alias, 1 drivers
v0x5d2d2a0294c0_0 .net "c", 0 0, L_0x5d2d2a7ce110;  alias, 1 drivers
v0x5d2d2a0273d0_0 .net "node1", 0 0, L_0x5d2d2a7ce280;  1 drivers
v0x5d2d2a000dd0_0 .net "node2", 0 0, L_0x5d2d2a7ce2f0;  1 drivers
v0x5d2d2a016cc0_0 .net "out", 0 0, L_0x5d2d2a7ce4f0;  alias, 1 drivers
S_0x5d2d29d9a580 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d29df31d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7ce3f0 .functor AND 1, L_0x5d2d2a7ce2f0, L_0x5d2d2a7ce110, C4<1>, C4<1>;
L_0x5d2d2a7ce4f0 .functor NOT 1, L_0x5d2d2a7ce3f0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a039680_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7ce3f0;  1 drivers
v0x5d2d2a0392d0_0 .net "a", 0 0, L_0x5d2d2a7ce2f0;  alias, 1 drivers
v0x5d2d2a039390_0 .net "b", 0 0, L_0x5d2d2a7ce110;  alias, 1 drivers
v0x5d2d2a029110_0 .net "out", 0 0, L_0x5d2d2a7ce4f0;  alias, 1 drivers
S_0x5d2d29d9fd30 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d29df31d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7ce210 .functor OR 1, L_0x5d2d2a7ceaa0, L_0x5d2d2a7ceb40, C4<0>, C4<0>;
L_0x5d2d2a7ce280 .functor NOT 1, L_0x5d2d2a7ce210, C4<0>, C4<0>, C4<0>;
v0x5d2d2a028f00_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7ce210;  1 drivers
v0x5d2d2a030d70_0 .net "a", 0 0, L_0x5d2d2a7ceaa0;  alias, 1 drivers
v0x5d2d2a030e30_0 .net "b", 0 0, L_0x5d2d2a7ceb40;  alias, 1 drivers
v0x5d2d2a02f8c0_0 .net "out", 0 0, L_0x5d2d2a7ce280;  alias, 1 drivers
S_0x5d2d29da54e0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d29df31d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7ce2f0 .functor NOT 1, L_0x5d2d2a7ce280, C4<0>, C4<0>, C4<0>;
v0x5d2d2a02e410_0 .net "a", 0 0, L_0x5d2d2a7ce280;  alias, 1 drivers
v0x5d2d2a02cf60_0 .net "out", 0 0, L_0x5d2d2a7ce2f0;  alias, 1 drivers
S_0x5d2d29daac90 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d29deda20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7cde10 .functor AND 1, L_0x5d2d2a7ceaa0, L_0x5d2d2a7ceb40, C4<1>, C4<1>;
L_0x5d2d2a7cdfa0 .functor NOT 1, L_0x5d2d2a7cde10, C4<0>, C4<0>, C4<0>;
v0x5d2d2a016d60_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7cde10;  1 drivers
v0x5d2d2a011510_0 .net "a", 0 0, L_0x5d2d2a7ceaa0;  alias, 1 drivers
v0x5d2d2a00bd60_0 .net "b", 0 0, L_0x5d2d2a7ceb40;  alias, 1 drivers
v0x5d2d2a00be00_0 .net "out", 0 0, L_0x5d2d2a7cdfa0;  alias, 1 drivers
S_0x5d2d29db0440 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d29deda20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7ce5d0 .functor AND 1, L_0x5d2d2a7ce560, L_0x5d2d2a7ce4f0, C4<1>, C4<1>;
L_0x5d2d2a7ce6d0 .functor NOT 1, L_0x5d2d2a7ce5d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a0065b0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7ce5d0;  1 drivers
v0x5d2d2a000480_0 .net "a", 0 0, L_0x5d2d2a7ce560;  alias, 1 drivers
v0x5d2d2a000540_0 .net "b", 0 0, L_0x5d2d2a7ce4f0;  alias, 1 drivers
v0x5d2d2a0000d0_0 .net "out", 0 0, L_0x5d2d2a7ce6d0;  alias, 1 drivers
S_0x5d2d29db5bf0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d29deda20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7ce7e0 .functor AND 1, L_0x5d2d2a7ced20, L_0x5d2d2a7ce4f0, C4<1>, C4<1>;
L_0x5d2d2a7ce8e0 .functor NOT 1, L_0x5d2d2a7ce7e0, C4<0>, C4<0>, C4<0>;
v0x5d2d29ff0720_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7ce7e0;  1 drivers
v0x5d2d29ff0510_0 .net "a", 0 0, L_0x5d2d2a7ced20;  alias, 1 drivers
v0x5d2d29ff05d0_0 .net "b", 0 0, L_0x5d2d2a7ce4f0;  alias, 1 drivers
v0x5d2d29ff8380_0 .net "out", 0 0, L_0x5d2d2a7ce8e0;  alias, 1 drivers
S_0x5d2d29dbb3a0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d29deda20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7ce010 .functor NOT 1, L_0x5d2d2a7cdfa0, C4<0>, C4<0>, C4<0>;
v0x5d2d29ff6ed0_0 .net "a", 0 0, L_0x5d2d2a7cdfa0;  alias, 1 drivers
v0x5d2d29ff6f90_0 .net "out", 0 0, L_0x5d2d2a7ce010;  alias, 1 drivers
S_0x5d2d29d61e30 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d29deda20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7ce110 .functor NOT 1, L_0x5d2d2a7cec30, C4<0>, C4<0>, C4<0>;
v0x5d2d29ff5a20_0 .net "a", 0 0, L_0x5d2d2a7cec30;  alias, 1 drivers
v0x5d2d29ff5ae0_0 .net "out", 0 0, L_0x5d2d2a7ce110;  alias, 1 drivers
S_0x5d2d29d675e0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d29deda20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7ce560 .functor NOT 1, L_0x5d2d2a7ced20, C4<0>, C4<0>, C4<0>;
v0x5d2d29ff4570_0 .net "a", 0 0, L_0x5d2d2a7ced20;  alias, 1 drivers
v0x5d2d29ff4610_0 .net "out", 0 0, L_0x5d2d2a7ce560;  alias, 1 drivers
S_0x5d2d29d6cd90 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d29deda20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7ce950 .functor NOT 1, L_0x5d2d2a7ce8e0, C4<0>, C4<0>, C4<0>;
v0x5d2d29ff30c0_0 .net "a", 0 0, L_0x5d2d2a7ce8e0;  alias, 1 drivers
v0x5d2d29ff1ca0_0 .net "out", 0 0, L_0x5d2d2a7ce950;  alias, 1 drivers
S_0x5d2d29d72540 .scope generate, "rcpa2Loop[7]" "rcpa2Loop[7]" 4 16, 4 16 0, S_0x5d2d29f9f5e0;
 .timescale -9 -12;
P_0x5d2d29e271f0 .param/l "i" 0 4 16, +C4<0111>;
S_0x5d2d29d77cf0 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d29d72540;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d29f565e0_0 .net "Y", 0 0, L_0x5d2d2a7cd5e0;  1 drivers
v0x5d2d29f56680_0 .net "a", 0 0, L_0x5d2d2a7cdb90;  1 drivers
v0x5d2d29f6c4d0_0 .net "b", 0 0, L_0x5d2d2a7cdc30;  1 drivers
v0x5d2d29f66d20_0 .net "cIn", 0 0, L_0x5d2d2a7cdcd0;  1 drivers
v0x5d2d29f61570_0 .net "cOut", 0 0, L_0x5d2d2a7cda40;  1 drivers
v0x5d2d29f5bdc0_0 .net "fIn", 0 0, L_0x5d2d2a7cdd70;  1 drivers
v0x5d2d29f55c90_0 .net "fOut", 0 0, L_0x5d2d2a7cd140;  1 drivers
v0x5d2d29f55d30_0 .net "notCIn", 0 0, L_0x5d2d2a7cd1b0;  1 drivers
v0x5d2d29f558e0_0 .net "notCOut", 0 0, L_0x5d2d2a7cd9d0;  1 drivers
v0x5d2d29f55980_0 .net "notFIn", 0 0, L_0x5d2d2a7cd650;  1 drivers
v0x5d2d2a1b4030_0 .net "notFOut", 0 0, L_0x5d2d2a7cd0d0;  1 drivers
v0x5d2d2a1b3e20_0 .net "s", 0 0, L_0x5d2d2a7cd7c0;  1 drivers
S_0x5d2d29d7d4a0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d29d77cf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d29fb7750_0 .net "a", 0 0, L_0x5d2d2a7cdb90;  alias, 1 drivers
v0x5d2d29fb5660_0 .net "b", 0 0, L_0x5d2d2a7cdc30;  alias, 1 drivers
v0x5d2d29f8f060_0 .net "c", 0 0, L_0x5d2d2a7cd1b0;  alias, 1 drivers
v0x5d2d29fa4f50_0 .net "node1", 0 0, L_0x5d2d2a7cd320;  1 drivers
v0x5d2d29f9f7a0_0 .net "node2", 0 0, L_0x5d2d2a7cd3e0;  1 drivers
v0x5d2d29f99ff0_0 .net "out", 0 0, L_0x5d2d2a7cd5e0;  alias, 1 drivers
S_0x5d2d29d82c50 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d29d7d4a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7cd4e0 .functor AND 1, L_0x5d2d2a7cd3e0, L_0x5d2d2a7cd1b0, C4<1>, C4<1>;
L_0x5d2d2a7cd5e0 .functor NOT 1, L_0x5d2d2a7cd4e0, C4<0>, C4<0>, C4<0>;
v0x5d2d29fb73a0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7cd4e0;  1 drivers
v0x5d2d29fb7190_0 .net "a", 0 0, L_0x5d2d2a7cd3e0;  alias, 1 drivers
v0x5d2d29fb7250_0 .net "b", 0 0, L_0x5d2d2a7cd1b0;  alias, 1 drivers
v0x5d2d29fbf000_0 .net "out", 0 0, L_0x5d2d2a7cd5e0;  alias, 1 drivers
S_0x5d2d2a3b5af0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d29d7d4a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7cd2b0 .functor OR 1, L_0x5d2d2a7cdb90, L_0x5d2d2a7cdc30, C4<0>, C4<0>;
L_0x5d2d2a7cd320 .functor NOT 1, L_0x5d2d2a7cd2b0, C4<0>, C4<0>, C4<0>;
v0x5d2d29fbdb50_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7cd2b0;  1 drivers
v0x5d2d29fbc6a0_0 .net "a", 0 0, L_0x5d2d2a7cdb90;  alias, 1 drivers
v0x5d2d29fbc760_0 .net "b", 0 0, L_0x5d2d2a7cdc30;  alias, 1 drivers
v0x5d2d29fbb1f0_0 .net "out", 0 0, L_0x5d2d2a7cd320;  alias, 1 drivers
S_0x5d2d2a3c1640 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d29d7d4a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7cd3e0 .functor NOT 1, L_0x5d2d2a7cd320, C4<0>, C4<0>, C4<0>;
v0x5d2d29fb9d40_0 .net "a", 0 0, L_0x5d2d2a7cd320;  alias, 1 drivers
v0x5d2d29fb8920_0 .net "out", 0 0, L_0x5d2d2a7cd3e0;  alias, 1 drivers
S_0x5d2d2a3c0e00 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d29d77cf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7cd060 .functor AND 1, L_0x5d2d2a7cdb90, L_0x5d2d2a7cdc30, C4<1>, C4<1>;
L_0x5d2d2a7cd0d0 .functor NOT 1, L_0x5d2d2a7cd060, C4<0>, C4<0>, C4<0>;
v0x5d2d29f9a090_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7cd060;  1 drivers
v0x5d2d29f94840_0 .net "a", 0 0, L_0x5d2d2a7cdb90;  alias, 1 drivers
v0x5d2d29f8e710_0 .net "b", 0 0, L_0x5d2d2a7cdc30;  alias, 1 drivers
v0x5d2d29f8e7b0_0 .net "out", 0 0, L_0x5d2d2a7cd0d0;  alias, 1 drivers
S_0x5d2d2a3c0190 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d29d77cf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7cd6c0 .functor AND 1, L_0x5d2d2a7cd650, L_0x5d2d2a7cd5e0, C4<1>, C4<1>;
L_0x5d2d2a7cd7c0 .functor NOT 1, L_0x5d2d2a7cd6c0, C4<0>, C4<0>, C4<0>;
v0x5d2d29f8e360_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7cd6c0;  1 drivers
v0x5d2d29f7e9b0_0 .net "a", 0 0, L_0x5d2d2a7cd650;  alias, 1 drivers
v0x5d2d29f7ea70_0 .net "b", 0 0, L_0x5d2d2a7cd5e0;  alias, 1 drivers
v0x5d2d29f7e7a0_0 .net "out", 0 0, L_0x5d2d2a7cd7c0;  alias, 1 drivers
S_0x5d2d2a3c6ee0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d29d77cf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7cd8d0 .functor AND 1, L_0x5d2d2a7cdd70, L_0x5d2d2a7cd5e0, C4<1>, C4<1>;
L_0x5d2d2a7cd9d0 .functor NOT 1, L_0x5d2d2a7cd8d0, C4<0>, C4<0>, C4<0>;
v0x5d2d29f86610_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7cd8d0;  1 drivers
v0x5d2d29f85160_0 .net "a", 0 0, L_0x5d2d2a7cdd70;  alias, 1 drivers
v0x5d2d29f85220_0 .net "b", 0 0, L_0x5d2d2a7cd5e0;  alias, 1 drivers
v0x5d2d29f83cb0_0 .net "out", 0 0, L_0x5d2d2a7cd9d0;  alias, 1 drivers
S_0x5d2d2a3c66a0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d29d77cf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7cd140 .functor NOT 1, L_0x5d2d2a7cd0d0, C4<0>, C4<0>, C4<0>;
v0x5d2d29f82800_0 .net "a", 0 0, L_0x5d2d2a7cd0d0;  alias, 1 drivers
v0x5d2d29f828c0_0 .net "out", 0 0, L_0x5d2d2a7cd140;  alias, 1 drivers
S_0x5d2d2a3c3bc0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d29d77cf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7cd1b0 .functor NOT 1, L_0x5d2d2a7cdcd0, C4<0>, C4<0>, C4<0>;
v0x5d2d29f81350_0 .net "a", 0 0, L_0x5d2d2a7cdcd0;  alias, 1 drivers
v0x5d2d29f81410_0 .net "out", 0 0, L_0x5d2d2a7cd1b0;  alias, 1 drivers
S_0x5d2d2a3c5a30 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d29d77cf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7cd650 .functor NOT 1, L_0x5d2d2a7cdd70, C4<0>, C4<0>, C4<0>;
v0x5d2d29f7ff30_0 .net "a", 0 0, L_0x5d2d2a7cdd70;  alias, 1 drivers
v0x5d2d29f7ffd0_0 .net "out", 0 0, L_0x5d2d2a7cd650;  alias, 1 drivers
S_0x5d2d2a3c4d60 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d29d77cf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7cda40 .functor NOT 1, L_0x5d2d2a7cd9d0, C4<0>, C4<0>, C4<0>;
v0x5d2d29f7ed60_0 .net "a", 0 0, L_0x5d2d2a7cd9d0;  alias, 1 drivers
v0x5d2d29f7cbe0_0 .net "out", 0 0, L_0x5d2d2a7cda40;  alias, 1 drivers
S_0x5d2d2a3cc690 .scope module, "nBitRippleCarryAdderInst" "nBitRippleCarryAdder" 3 23, 8 3 0, S_0x5d2d29f94680;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 8 "A";
    .port_info 3 /INPUT 8 "B";
    .port_info 4 /INPUT 1 "cin";
P_0x5d2d29dd8d40 .param/l "N" 0 8 3, +C4<00000000000000000000000000001000>;
L_0x5d2d2a7d7be0 .functor BUFZ 8, L_0x5d2d2a7d7420, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5d2d2a153630_0 .net "A", 7 0, L_0x5d2d2a7d7f60;  1 drivers
v0x5d2d2a153280_0 .net "B", 7 0, L_0x5d2d2a7d8000;  1 drivers
v0x5d2d2a1449d0_0 .net "carryMiddle", 7 0, L_0x5d2d2a7d70b0;  1 drivers
v0x5d2d2a1447c0_0 .net "cin", 0 0, L_0x5d2d2a7d59e0;  alias, 1 drivers
v0x5d2d2a14c5f0_0 .net "cout", 0 0, L_0x5d2d2a7d7ca0;  alias, 1 drivers
v0x5d2d2a14b140_0 .net "sum", 7 0, L_0x5d2d2a7d7be0;  1 drivers
v0x5d2d2a149c90_0 .net "sum11", 7 0, L_0x5d2d2a7d7420;  1 drivers
L_0x5d2d2a7d5f20 .part L_0x5d2d2a7d7f60, 0, 1;
L_0x5d2d2a7d5fc0 .part L_0x5d2d2a7d8000, 0, 1;
L_0x5d2d2a7d6140 .part L_0x5d2d2a7d7f60, 1, 1;
L_0x5d2d2a7d61e0 .part L_0x5d2d2a7d8000, 1, 1;
L_0x5d2d2a7d6280 .part L_0x5d2d2a7d70b0, 0, 1;
L_0x5d2d2a7d6400 .part L_0x5d2d2a7d7f60, 2, 1;
L_0x5d2d2a7d64a0 .part L_0x5d2d2a7d8000, 2, 1;
L_0x5d2d2a7d6540 .part L_0x5d2d2a7d70b0, 1, 1;
L_0x5d2d2a7d66c0 .part L_0x5d2d2a7d7f60, 3, 1;
L_0x5d2d2a7d6760 .part L_0x5d2d2a7d8000, 3, 1;
L_0x5d2d2a7d6800 .part L_0x5d2d2a7d70b0, 2, 1;
L_0x5d2d2a7d6980 .part L_0x5d2d2a7d7f60, 4, 1;
L_0x5d2d2a7d6a90 .part L_0x5d2d2a7d8000, 4, 1;
L_0x5d2d2a7d6b30 .part L_0x5d2d2a7d70b0, 3, 1;
L_0x5d2d2a7d6cc0 .part L_0x5d2d2a7d7f60, 5, 1;
L_0x5d2d2a7d6d60 .part L_0x5d2d2a7d8000, 5, 1;
L_0x5d2d2a7d6e90 .part L_0x5d2d2a7d70b0, 4, 1;
L_0x5d2d2a7d7010 .part L_0x5d2d2a7d7f60, 6, 1;
L_0x5d2d2a7d7150 .part L_0x5d2d2a7d8000, 6, 1;
L_0x5d2d2a7d71f0 .part L_0x5d2d2a7d70b0, 5, 1;
LS_0x5d2d2a7d70b0_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a7d5eb0, L_0x5d2d2a7d60d0, L_0x5d2d2a7d6390, L_0x5d2d2a7d6650;
LS_0x5d2d2a7d70b0_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a7d6910, L_0x5d2d2a7d6c50, L_0x5d2d2a7d6fa0, L_0x5d2d2a7d73b0;
L_0x5d2d2a7d70b0 .concat8 [ 4 4 0 0], LS_0x5d2d2a7d70b0_0_0, LS_0x5d2d2a7d70b0_0_4;
LS_0x5d2d2a7d7420_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a7d5a80, L_0x5d2d2a7d6060, L_0x5d2d2a7d6320, L_0x5d2d2a7d65e0;
LS_0x5d2d2a7d7420_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a7d68a0, L_0x5d2d2a7d6a20, L_0x5d2d2a7d6f30, L_0x5d2d2a7d7340;
L_0x5d2d2a7d7420 .concat8 [ 4 4 0 0], LS_0x5d2d2a7d7420_0_0, LS_0x5d2d2a7d7420_0_4;
L_0x5d2d2a7d7290 .part L_0x5d2d2a7d7f60, 7, 1;
L_0x5d2d2a7d7850 .part L_0x5d2d2a7d8000, 7, 1;
L_0x5d2d2a7d7790 .part L_0x5d2d2a7d70b0, 6, 1;
L_0x5d2d2a7d7ca0 .part L_0x5d2d2a7d70b0, 7, 1;
S_0x5d2d2a3cbe50 .scope generate, "genAdder[0]" "genAdder[0]" 8 9, 8 9 0, S_0x5d2d2a3cc690;
 .timescale -9 -12;
P_0x5d2d29de0360 .param/l "i" 0 8 9, +C4<00>;
S_0x5d2d2a3c9370 .scope generate, "genblk2" "genblk2" 8 10, 8 10 0, S_0x5d2d2a3cbe50;
 .timescale -9 -12;
S_0x5d2d2a3cb1e0 .scope module, "f" "FA" 8 11, 9 33 0, S_0x5d2d2a3c9370;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a7d5a80 .udp UDP_sumOut, L_0x5d2d2a7d5f20, L_0x5d2d2a7d5fc0, L_0x5d2d2a7d59e0;
L_0x5d2d2a7d5eb0 .udp UDP_carryOut, L_0x5d2d2a7d5f20, L_0x5d2d2a7d5fc0, L_0x5d2d2a7d59e0;
v0x5d2d2a1b6990_0 .net "A", 0 0, L_0x5d2d2a7d5f20;  1 drivers
v0x5d2d2a1b5570_0 .net "B", 0 0, L_0x5d2d2a7d5fc0;  1 drivers
v0x5d2d2a1b5630_0 .net "Cin", 0 0, L_0x5d2d2a7d59e0;  alias, 1 drivers
v0x5d2d2a1b43a0_0 .net "Cout", 0 0, L_0x5d2d2a7d5eb0;  1 drivers
v0x5d2d2a1b4440_0 .net "sum", 0 0, L_0x5d2d2a7d5a80;  1 drivers
S_0x5d2d2a3ca510 .scope generate, "genAdder[1]" "genAdder[1]" 8 9, 8 9 0, S_0x5d2d2a3cc690;
 .timescale -9 -12;
P_0x5d2d29de40f0 .param/l "i" 0 8 9, +C4<01>;
S_0x5d2d2a3d1e40 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a3ca510;
 .timescale -9 -12;
S_0x5d2d2a3d1600 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a3d1e40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a7d6060 .udp UDP_sumOut, L_0x5d2d2a7d6140, L_0x5d2d2a7d61e0, L_0x5d2d2a7d6280;
L_0x5d2d2a7d60d0 .udp UDP_carryOut, L_0x5d2d2a7d6140, L_0x5d2d2a7d61e0, L_0x5d2d2a7d6280;
v0x5d2d2a1b2470_0 .net "A", 0 0, L_0x5d2d2a7d6140;  1 drivers
v0x5d2d2a1a7510_0 .net "B", 0 0, L_0x5d2d2a7d61e0;  1 drivers
v0x5d2d2a1a75d0_0 .net "Cin", 0 0, L_0x5d2d2a7d6280;  1 drivers
v0x5d2d2a1a1d60_0 .net "Cout", 0 0, L_0x5d2d2a7d60d0;  1 drivers
v0x5d2d2a1a1e20_0 .net "sum", 0 0, L_0x5d2d2a7d6060;  1 drivers
S_0x5d2d2a3ceb20 .scope generate, "genAdder[2]" "genAdder[2]" 8 9, 8 9 0, S_0x5d2d2a3cc690;
 .timescale -9 -12;
P_0x5d2d29de9450 .param/l "i" 0 8 9, +C4<010>;
S_0x5d2d2a3d0990 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a3ceb20;
 .timescale -9 -12;
S_0x5d2d2a3cfcc0 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a3d0990;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a7d6320 .udp UDP_sumOut, L_0x5d2d2a7d6400, L_0x5d2d2a7d64a0, L_0x5d2d2a7d6540;
L_0x5d2d2a7d6390 .udp UDP_carryOut, L_0x5d2d2a7d6400, L_0x5d2d2a7d64a0, L_0x5d2d2a7d6540;
v0x5d2d2a19c5b0_0 .net "A", 0 0, L_0x5d2d2a7d6400;  1 drivers
v0x5d2d2a19c670_0 .net "B", 0 0, L_0x5d2d2a7d64a0;  1 drivers
v0x5d2d2a191650_0 .net "Cin", 0 0, L_0x5d2d2a7d6540;  1 drivers
v0x5d2d2a18b520_0 .net "Cout", 0 0, L_0x5d2d2a7d6390;  1 drivers
v0x5d2d2a18b5c0_0 .net "sum", 0 0, L_0x5d2d2a7d6320;  1 drivers
S_0x5d2d2a3d75f0 .scope generate, "genAdder[3]" "genAdder[3]" 8 9, 8 9 0, S_0x5d2d2a3cc690;
 .timescale -9 -12;
P_0x5d2d29defda0 .param/l "i" 0 8 9, +C4<011>;
S_0x5d2d2a3d6db0 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a3d75f0;
 .timescale -9 -12;
S_0x5d2d2a3d42d0 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a3d6db0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a7d65e0 .udp UDP_sumOut, L_0x5d2d2a7d66c0, L_0x5d2d2a7d6760, L_0x5d2d2a7d6800;
L_0x5d2d2a7d6650 .udp UDP_carryOut, L_0x5d2d2a7d66c0, L_0x5d2d2a7d6760, L_0x5d2d2a7d6800;
v0x5d2d2a18b170_0 .net "A", 0 0, L_0x5d2d2a7d66c0;  1 drivers
v0x5d2d2a18b230_0 .net "B", 0 0, L_0x5d2d2a7d6760;  1 drivers
v0x5d2d2a17c070_0 .net "Cin", 0 0, L_0x5d2d2a7d6800;  1 drivers
v0x5d2d2a17be60_0 .net "Cout", 0 0, L_0x5d2d2a7d6650;  1 drivers
v0x5d2d2a17bf00_0 .net "sum", 0 0, L_0x5d2d2a7d65e0;  1 drivers
S_0x5d2d2a3d6140 .scope generate, "genAdder[4]" "genAdder[4]" 8 9, 8 9 0, S_0x5d2d2a3cc690;
 .timescale -9 -12;
P_0x5d2d29d8fd70 .param/l "i" 0 8 9, +C4<0100>;
S_0x5d2d2a3d5470 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a3d6140;
 .timescale -9 -12;
S_0x5d2d2a3dcda0 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a3d5470;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a7d68a0 .udp UDP_sumOut, L_0x5d2d2a7d6980, L_0x5d2d2a7d6a90, L_0x5d2d2a7d6b30;
L_0x5d2d2a7d6910 .udp UDP_carryOut, L_0x5d2d2a7d6980, L_0x5d2d2a7d6a90, L_0x5d2d2a7d6b30;
v0x5d2d2a183cd0_0 .net "A", 0 0, L_0x5d2d2a7d6980;  1 drivers
v0x5d2d2a183d90_0 .net "B", 0 0, L_0x5d2d2a7d6a90;  1 drivers
v0x5d2d2a182820_0 .net "Cin", 0 0, L_0x5d2d2a7d6b30;  1 drivers
v0x5d2d2a181370_0 .net "Cout", 0 0, L_0x5d2d2a7d6910;  1 drivers
v0x5d2d2a181410_0 .net "sum", 0 0, L_0x5d2d2a7d68a0;  1 drivers
S_0x5d2d2a3dc560 .scope generate, "genAdder[5]" "genAdder[5]" 8 9, 8 9 0, S_0x5d2d2a3cc690;
 .timescale -9 -12;
P_0x5d2d29d992d0 .param/l "i" 0 8 9, +C4<0101>;
S_0x5d2d2a3d9a80 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a3dc560;
 .timescale -9 -12;
S_0x5d2d2a3db8f0 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a3d9a80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a7d6a20 .udp UDP_sumOut, L_0x5d2d2a7d6cc0, L_0x5d2d2a7d6d60, L_0x5d2d2a7d6e90;
L_0x5d2d2a7d6c50 .udp UDP_carryOut, L_0x5d2d2a7d6cc0, L_0x5d2d2a7d6d60, L_0x5d2d2a7d6e90;
v0x5d2d2a17fec0_0 .net "A", 0 0, L_0x5d2d2a7d6cc0;  1 drivers
v0x5d2d2a17ff80_0 .net "B", 0 0, L_0x5d2d2a7d6d60;  1 drivers
v0x5d2d2a17ea10_0 .net "Cin", 0 0, L_0x5d2d2a7d6e90;  1 drivers
v0x5d2d2a17d5f0_0 .net "Cout", 0 0, L_0x5d2d2a7d6c50;  1 drivers
v0x5d2d2a17d690_0 .net "sum", 0 0, L_0x5d2d2a7d6a20;  1 drivers
S_0x5d2d2a3dac20 .scope generate, "genAdder[6]" "genAdder[6]" 8 9, 8 9 0, S_0x5d2d2a3cc690;
 .timescale -9 -12;
P_0x5d2d29d9d5d0 .param/l "i" 0 8 9, +C4<0110>;
S_0x5d2d2a3e2550 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a3dac20;
 .timescale -9 -12;
S_0x5d2d2a3e1d10 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a3e2550;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a7d6f30 .udp UDP_sumOut, L_0x5d2d2a7d7010, L_0x5d2d2a7d7150, L_0x5d2d2a7d71f0;
L_0x5d2d2a7d6fa0 .udp UDP_carryOut, L_0x5d2d2a7d7010, L_0x5d2d2a7d7150, L_0x5d2d2a7d71f0;
v0x5d2d2a17c420_0 .net "A", 0 0, L_0x5d2d2a7d7010;  1 drivers
v0x5d2d2a17c4e0_0 .net "B", 0 0, L_0x5d2d2a7d7150;  1 drivers
v0x5d2d2a17a580_0 .net "Cin", 0 0, L_0x5d2d2a7d71f0;  1 drivers
v0x5d2d2a153f80_0 .net "Cout", 0 0, L_0x5d2d2a7d6fa0;  1 drivers
v0x5d2d2a154020_0 .net "sum", 0 0, L_0x5d2d2a7d6f30;  1 drivers
S_0x5d2d2a3df230 .scope generate, "genAdder[7]" "genAdder[7]" 8 9, 8 9 0, S_0x5d2d2a3cc690;
 .timescale -9 -12;
P_0x5d2d29da1360 .param/l "i" 0 8 9, +C4<0111>;
S_0x5d2d2a3e10a0 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a3df230;
 .timescale -9 -12;
S_0x5d2d2a3e03d0 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a3e10a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a7d7340 .udp UDP_sumOut, L_0x5d2d2a7d7290, L_0x5d2d2a7d7850, L_0x5d2d2a7d7790;
L_0x5d2d2a7d73b0 .udp UDP_carryOut, L_0x5d2d2a7d7290, L_0x5d2d2a7d7850, L_0x5d2d2a7d7790;
v0x5d2d2a16f620_0 .net "A", 0 0, L_0x5d2d2a7d7290;  1 drivers
v0x5d2d2a16f6e0_0 .net "B", 0 0, L_0x5d2d2a7d7850;  1 drivers
v0x5d2d2a169e70_0 .net "Cin", 0 0, L_0x5d2d2a7d7790;  1 drivers
v0x5d2d2a1646c0_0 .net "Cout", 0 0, L_0x5d2d2a7d73b0;  1 drivers
v0x5d2d2a164760_0 .net "sum", 0 0, L_0x5d2d2a7d7340;  1 drivers
S_0x5d2d2a3e7d00 .scope module, "HybridAdderLayer1_8" "HybridAdder" 2 99, 3 1 0, S_0x5d2d2a3c7af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /OUTPUT 16 "sum";
    .port_info 3 /OUTPUT 1 "cout";
P_0x5d2d2a137eb0 .param/l "N1" 0 3 1, +C4<00000000000000000000000000001000>;
P_0x5d2d2a137ef0 .param/l "N2" 0 3 1, +C4<00000000000000000000000000001000>;
P_0x5d2d2a137f30 .param/l "addOrSub" 0 3 1, +C4<00000000000000000000000000000001>;
v0x5d2d2a181c50_0 .net "A", 15 0, v0x5d2d2a6df580_5;  alias, 1 drivers
v0x5d2d2a1807a0_0 .net "B", 15 0, v0x5d2d2a6df580_3;  alias, 1 drivers
v0x5d2d2a180840_0 .net "cout", 0 0, L_0x5d2d2a7e3bb0;  1 drivers
v0x5d2d2a17f2f0_0 .net "fn", 0 0, L_0x5d2d2a7e0f00;  1 drivers
v0x5d2d2a17f390_0 .net "selectedB", 15 0, L_0x5d2d2a7d8110;  1 drivers
v0x5d2d2a17de40_0 .net "sum", 15 0, L_0x5d2d2a7e3910;  alias, 1 drivers
L_0x5d2d2a7e1290 .part v0x5d2d2a6df580_5, 0, 8;
L_0x5d2d2a7e1330 .part L_0x5d2d2a7d8110, 0, 8;
L_0x5d2d2a7e3910 .concat8 [ 8 8 0 0], L_0x5d2d2a7e0990, L_0x5d2d2a7e3af0;
L_0x5d2d2a7e3e70 .part v0x5d2d2a6df580_5, 8, 8;
L_0x5d2d2a7e3f10 .part L_0x5d2d2a7d8110, 8, 8;
S_0x5d2d2a3e74c0 .scope generate, "genblk2" "genblk2" 3 10, 3 10 0, S_0x5d2d2a3e7d00;
 .timescale -9 -12;
L_0x5d2d2a7d80a0 .functor NOT 16, v0x5d2d2a6df580_3, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5d2d2a132700_0 .net *"_ivl_0", 15 0, L_0x5d2d2a7d80a0;  1 drivers
L_0x7347fc2c22e8 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5d2d2a12cf50_0 .net/2u *"_ivl_2", 15 0, L_0x7347fc2c22e8;  1 drivers
L_0x5d2d2a7d8110 .arith/sum 16, L_0x5d2d2a7d80a0, L_0x7347fc2c22e8;
S_0x5d2d2a3e49e0 .scope module, "nBitRcpa2Inst" "nBitRcpa2" 3 17, 4 1 0, S_0x5d2d2a3e7d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /OUTPUT 8 "sum";
    .port_info 3 /OUTPUT 1 "fn";
P_0x5d2d29dac2c0 .param/l "N" 0 4 1, +C4<00000000000000000000000000001000>;
v0x5d2d29ffba00_0 .net "A", 7 0, L_0x5d2d2a7e1290;  1 drivers
v0x5d2d29ff7aa0_0 .net "B", 7 0, L_0x5d2d2a7e1330;  1 drivers
v0x5d2d29ff8c60_0 .net "F", 8 0, L_0x5d2d2a7e10c0;  1 drivers
v0x5d2d29ff8d20_0 .net *"_ivl_85", 0 0, L_0x5d2d2a7e1020;  1 drivers
L_0x7347fc2c2330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d2d29ff6300_0 .net/2u *"_ivl_89", 0 0, L_0x7347fc2c2330;  1 drivers
v0x5d2d29ff4e50_0 .net "carry", 8 0, L_0x5d2d2a7e0e60;  1 drivers
v0x5d2d29ff39a0_0 .net "fn", 0 0, L_0x5d2d2a7e0f00;  alias, 1 drivers
v0x5d2d29ff3a60_0 .net "sum", 7 0, L_0x5d2d2a7e0990;  1 drivers
L_0x5d2d2a7d8cd0 .part L_0x5d2d2a7e1290, 7, 1;
L_0x5d2d2a7d8d70 .part L_0x5d2d2a7e1330, 7, 1;
L_0x5d2d2a7d8e10 .part L_0x5d2d2a7e0e60, 8, 1;
L_0x5d2d2a7d8eb0 .part L_0x5d2d2a7e10c0, 7, 1;
L_0x5d2d2a7d9b40 .part L_0x5d2d2a7e1290, 6, 1;
L_0x5d2d2a7d9be0 .part L_0x5d2d2a7e1330, 6, 1;
L_0x5d2d2a7d9cd0 .part L_0x5d2d2a7e0e60, 7, 1;
L_0x5d2d2a7d9dc0 .part L_0x5d2d2a7e10c0, 6, 1;
L_0x5d2d2a7dac80 .part L_0x5d2d2a7e1290, 5, 1;
L_0x5d2d2a7dad20 .part L_0x5d2d2a7e1330, 5, 1;
L_0x5d2d2a7dadc0 .part L_0x5d2d2a7e0e60, 6, 1;
L_0x5d2d2a7dae60 .part L_0x5d2d2a7e10c0, 5, 1;
L_0x5d2d2a7dbe30 .part L_0x5d2d2a7e1290, 4, 1;
L_0x5d2d2a7dbf60 .part L_0x5d2d2a7e1330, 4, 1;
L_0x5d2d2a7dc090 .part L_0x5d2d2a7e0e60, 5, 1;
L_0x5d2d2a7dc1c0 .part L_0x5d2d2a7e10c0, 4, 1;
L_0x5d2d2a7dd130 .part L_0x5d2d2a7e1290, 3, 1;
L_0x5d2d2a7dd1d0 .part L_0x5d2d2a7e1330, 3, 1;
L_0x5d2d2a7dd310 .part L_0x5d2d2a7e0e60, 4, 1;
L_0x5d2d2a7dd3b0 .part L_0x5d2d2a7e10c0, 3, 1;
L_0x5d2d2a7dd270 .part L_0x5d2d2a7e1290, 2, 1;
L_0x5d2d2a7de330 .part L_0x5d2d2a7e1330, 2, 1;
L_0x5d2d2a7dd450 .part L_0x5d2d2a7e0e60, 3, 1;
L_0x5d2d2a7de490 .part L_0x5d2d2a7e10c0, 2, 1;
L_0x5d2d2a7df460 .part L_0x5d2d2a7e1290, 1, 1;
L_0x5d2d2a7df500 .part L_0x5d2d2a7e1330, 1, 1;
L_0x5d2d2a7de530 .part L_0x5d2d2a7e0e60, 2, 1;
L_0x5d2d2a7df680 .part L_0x5d2d2a7e10c0, 1, 1;
L_0x5d2d2a7e0630 .part L_0x5d2d2a7e1290, 0, 1;
L_0x5d2d2a7e07e0 .part L_0x5d2d2a7e1330, 0, 1;
L_0x5d2d2a7df720 .part L_0x5d2d2a7e0e60, 1, 1;
L_0x5d2d2a7e0ba0 .part L_0x5d2d2a7e10c0, 0, 1;
LS_0x5d2d2a7e0990_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a7e01c0, L_0x5d2d2a7deff0, L_0x5d2d2a7ddf10, L_0x5d2d2a7dcdb0;
LS_0x5d2d2a7e0990_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a7dba10, L_0x5d2d2a7da860, L_0x5d2d2a7d9810, L_0x5d2d2a7d8950;
L_0x5d2d2a7e0990 .concat8 [ 4 4 0 0], LS_0x5d2d2a7e0990_0_0, LS_0x5d2d2a7e0990_0_4;
LS_0x5d2d2a7e0e60_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a7e04a0, L_0x5d2d2a7df2d0, L_0x5d2d2a7de1a0, L_0x5d2d2a7dcff0;
LS_0x5d2d2a7e0e60_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a7dbca0, L_0x5d2d2a7daaf0, L_0x5d2d2a7d99f0, L_0x5d2d2a7d8b80;
LS_0x5d2d2a7e0e60_0_8 .concat8 [ 1 0 0 0], L_0x5d2d2a7e1020;
L_0x5d2d2a7e0e60 .concat8 [ 4 4 1 0], LS_0x5d2d2a7e0e60_0_0, LS_0x5d2d2a7e0e60_0_4, LS_0x5d2d2a7e0e60_0_8;
L_0x5d2d2a7e1020 .part L_0x5d2d2a7e10c0, 8, 1;
LS_0x5d2d2a7e10c0_0_0 .concat8 [ 1 1 1 1], L_0x7347fc2c2330, L_0x5d2d2a7df9a0, L_0x5d2d2a7de790, L_0x5d2d2a7dd6b0;
LS_0x5d2d2a7e10c0_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a7dc550, L_0x5d2d2a7db1b0, L_0x5d2d2a7da100, L_0x5d2d2a7d9150;
LS_0x5d2d2a7e10c0_0_8 .concat8 [ 1 0 0 0], L_0x5d2d2a7d8290;
L_0x5d2d2a7e10c0 .concat8 [ 4 4 1 0], LS_0x5d2d2a7e10c0_0_0, LS_0x5d2d2a7e10c0_0_4, LS_0x5d2d2a7e10c0_0_8;
L_0x5d2d2a7e0f00 .part L_0x5d2d2a7e10c0, 8, 1;
S_0x5d2d2a3e6850 .scope generate, "rcpa2Loop[0]" "rcpa2Loop[0]" 4 16, 4 16 0, S_0x5d2d2a3e49e0;
 .timescale -9 -12;
P_0x5d2d29db4940 .param/l "i" 0 4 16, +C4<00>;
S_0x5d2d2a3e5b80 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a3e6850;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d29f0f3d0_0 .net "Y", 0 0, L_0x5d2d2a7dff60;  1 drivers
v0x5d2d29f0f470_0 .net "a", 0 0, L_0x5d2d2a7e0630;  1 drivers
v0x5d2d29f0e200_0 .net "b", 0 0, L_0x5d2d2a7e07e0;  1 drivers
v0x5d2d29f0c1a0_0 .net "cIn", 0 0, L_0x5d2d2a7df720;  1 drivers
v0x5d2d29ee5ba0_0 .net "cOut", 0 0, L_0x5d2d2a7e04a0;  1 drivers
v0x5d2d29efba90_0 .net "fIn", 0 0, L_0x5d2d2a7e0ba0;  1 drivers
v0x5d2d29ef62e0_0 .net "fOut", 0 0, L_0x5d2d2a7df9a0;  1 drivers
v0x5d2d29ef6380_0 .net "notCIn", 0 0, L_0x5d2d2a7dfaa0;  1 drivers
v0x5d2d29ef0b30_0 .net "notCOut", 0 0, L_0x5d2d2a7e0410;  1 drivers
v0x5d2d29ef0bd0_0 .net "notFIn", 0 0, L_0x5d2d2a7dfff0;  1 drivers
v0x5d2d29eeb380_0 .net "notFOut", 0 0, L_0x5d2d2a7df930;  1 drivers
v0x5d2d29ee5250_0 .net "s", 0 0, L_0x5d2d2a7e01c0;  1 drivers
S_0x5d2d2a382d70 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a3e5b80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d29f49480_0 .net "a", 0 0, L_0x5d2d2a7e0630;  alias, 1 drivers
v0x5d2d29f47fd0_0 .net "b", 0 0, L_0x5d2d2a7e07e0;  alias, 1 drivers
v0x5d2d29f46bb0_0 .net "c", 0 0, L_0x5d2d2a7dfaa0;  alias, 1 drivers
v0x5d2d29f459e0_0 .net "node1", 0 0, L_0x5d2d2a7dfc70;  1 drivers
v0x5d2d29f43980_0 .net "node2", 0 0, L_0x5d2d2a7dfd00;  1 drivers
v0x5d2d29f1d380_0 .net "out", 0 0, L_0x5d2d2a7dff60;  alias, 1 drivers
S_0x5d2d2a383a40 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a382d70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7dfe40 .functor AND 1, L_0x5d2d2a7dfd00, L_0x5d2d2a7dfaa0, C4<1>, C4<1>;
L_0x5d2d2a7dff60 .functor NOT 1, L_0x5d2d2a7dfe40, C4<0>, C4<0>, C4<0>;
v0x5d2d2a1220a0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7dfe40;  1 drivers
v0x5d2d2a11bec0_0 .net "a", 0 0, L_0x5d2d2a7dfd00;  alias, 1 drivers
v0x5d2d2a11bf80_0 .net "b", 0 0, L_0x5d2d2a7dfaa0;  alias, 1 drivers
v0x5d2d2a11bb10_0 .net "out", 0 0, L_0x5d2d2a7dff60;  alias, 1 drivers
S_0x5d2d2a3813c0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a382d70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7dfbe0 .functor OR 1, L_0x5d2d2a7e0630, L_0x5d2d2a7e07e0, C4<0>, C4<0>;
L_0x5d2d2a7dfc70 .functor NOT 1, L_0x5d2d2a7dfbe0, C4<0>, C4<0>, C4<0>;
v0x5d2d29f45630_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7dfbe0;  1 drivers
v0x5d2d29f45420_0 .net "a", 0 0, L_0x5d2d2a7e0630;  alias, 1 drivers
v0x5d2d29f454e0_0 .net "b", 0 0, L_0x5d2d2a7e07e0;  alias, 1 drivers
v0x5d2d29f4d290_0 .net "out", 0 0, L_0x5d2d2a7dfc70;  alias, 1 drivers
S_0x5d2d2a382090 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a382d70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7dfd00 .functor NOT 1, L_0x5d2d2a7dfc70, C4<0>, C4<0>, C4<0>;
v0x5d2d29f4bde0_0 .net "a", 0 0, L_0x5d2d2a7dfc70;  alias, 1 drivers
v0x5d2d29f4a930_0 .net "out", 0 0, L_0x5d2d2a7dfd00;  alias, 1 drivers
S_0x5d2d2a384f90 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a3e5b80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7df5a0 .functor AND 1, L_0x5d2d2a7e0630, L_0x5d2d2a7e07e0, C4<1>, C4<1>;
L_0x5d2d2a7df930 .functor NOT 1, L_0x5d2d2a7df5a0, C4<0>, C4<0>, C4<0>;
v0x5d2d29f1d420_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7df5a0;  1 drivers
v0x5d2d29f33270_0 .net "a", 0 0, L_0x5d2d2a7e0630;  alias, 1 drivers
v0x5d2d29f2dac0_0 .net "b", 0 0, L_0x5d2d2a7e07e0;  alias, 1 drivers
v0x5d2d29f2db60_0 .net "out", 0 0, L_0x5d2d2a7df930;  alias, 1 drivers
S_0x5d2d2a3842c0 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a3e5b80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7e00a0 .functor AND 1, L_0x5d2d2a7dfff0, L_0x5d2d2a7dff60, C4<1>, C4<1>;
L_0x5d2d2a7e01c0 .functor NOT 1, L_0x5d2d2a7e00a0, C4<0>, C4<0>, C4<0>;
v0x5d2d29f28310_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7e00a0;  1 drivers
v0x5d2d29f22b60_0 .net "a", 0 0, L_0x5d2d2a7dfff0;  alias, 1 drivers
v0x5d2d29f22c20_0 .net "b", 0 0, L_0x5d2d2a7dff60;  alias, 1 drivers
v0x5d2d29f1ca30_0 .net "out", 0 0, L_0x5d2d2a7e01c0;  alias, 1 drivers
S_0x5d2d2a380bb0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a3e5b80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7e02f0 .functor AND 1, L_0x5d2d2a7e0ba0, L_0x5d2d2a7dff60, C4<1>, C4<1>;
L_0x5d2d2a7e0410 .functor NOT 1, L_0x5d2d2a7e02f0, C4<0>, C4<0>, C4<0>;
v0x5d2d29f1c680_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7e02f0;  1 drivers
v0x5d2d29f0de50_0 .net "a", 0 0, L_0x5d2d2a7e0ba0;  alias, 1 drivers
v0x5d2d29f0df10_0 .net "b", 0 0, L_0x5d2d2a7dff60;  alias, 1 drivers
v0x5d2d29f0dc40_0 .net "out", 0 0, L_0x5d2d2a7e0410;  alias, 1 drivers
S_0x5d2d2a3800c0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a3e5b80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7df9a0 .functor NOT 1, L_0x5d2d2a7df930, C4<0>, C4<0>, C4<0>;
v0x5d2d29f15ab0_0 .net "a", 0 0, L_0x5d2d2a7df930;  alias, 1 drivers
v0x5d2d29f15b70_0 .net "out", 0 0, L_0x5d2d2a7df9a0;  alias, 1 drivers
S_0x5d2d2a38ac00 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a3e5b80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7dfaa0 .functor NOT 1, L_0x5d2d2a7df720, C4<0>, C4<0>, C4<0>;
v0x5d2d29f14600_0 .net "a", 0 0, L_0x5d2d2a7df720;  alias, 1 drivers
v0x5d2d29f146c0_0 .net "out", 0 0, L_0x5d2d2a7dfaa0;  alias, 1 drivers
S_0x5d2d2a38b8d0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a3e5b80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7dfff0 .functor NOT 1, L_0x5d2d2a7e0ba0, C4<0>, C4<0>, C4<0>;
v0x5d2d29f13150_0 .net "a", 0 0, L_0x5d2d2a7e0ba0;  alias, 1 drivers
v0x5d2d29f131f0_0 .net "out", 0 0, L_0x5d2d2a7dfff0;  alias, 1 drivers
S_0x5d2d2a389250 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a3e5b80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7e04a0 .functor NOT 1, L_0x5d2d2a7e0410, C4<0>, C4<0>, C4<0>;
v0x5d2d29f11ca0_0 .net "a", 0 0, L_0x5d2d2a7e0410;  alias, 1 drivers
v0x5d2d29f107f0_0 .net "out", 0 0, L_0x5d2d2a7e04a0;  alias, 1 drivers
S_0x5d2d2a389f20 .scope generate, "rcpa2Loop[1]" "rcpa2Loop[1]" 4 16, 4 16 0, S_0x5d2d2a3e49e0;
 .timescale -9 -12;
P_0x5d2d29d5d860 .param/l "i" 0 4 16, +C4<01>;
S_0x5d2d2a38ce20 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a389f20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d29e8b680_0 .net "Y", 0 0, L_0x5d2d2a7ded90;  1 drivers
v0x5d2d29e8b720_0 .net "a", 0 0, L_0x5d2d2a7df460;  1 drivers
v0x5d2d29e85ed0_0 .net "b", 0 0, L_0x5d2d2a7df500;  1 drivers
v0x5d2d29e80720_0 .net "cIn", 0 0, L_0x5d2d2a7de530;  1 drivers
v0x5d2d29e7af70_0 .net "cOut", 0 0, L_0x5d2d2a7df2d0;  1 drivers
v0x5d2d29e74e40_0 .net "fIn", 0 0, L_0x5d2d2a7df680;  1 drivers
v0x5d2d29e74a90_0 .net "fOut", 0 0, L_0x5d2d2a7de790;  1 drivers
v0x5d2d29e74b30_0 .net "notCIn", 0 0, L_0x5d2d2a7de8d0;  1 drivers
v0x5d2d29e653f0_0 .net "notCOut", 0 0, L_0x5d2d2a7df240;  1 drivers
v0x5d2d29e65490_0 .net "notFIn", 0 0, L_0x5d2d2a7dee20;  1 drivers
v0x5d2d29e651e0_0 .net "notFOut", 0 0, L_0x5d2d2a7de720;  1 drivers
v0x5d2d29e6d010_0 .net "s", 0 0, L_0x5d2d2a7deff0;  1 drivers
S_0x5d2d2a38c150 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a38ce20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d29ed6d40_0 .net "a", 0 0, L_0x5d2d2a7df460;  alias, 1 drivers
v0x5d2d29ed5b70_0 .net "b", 0 0, L_0x5d2d2a7df500;  alias, 1 drivers
v0x5d2d29ead5b0_0 .net "c", 0 0, L_0x5d2d2a7de8d0;  alias, 1 drivers
v0x5d2d29ec34a0_0 .net "node1", 0 0, L_0x5d2d2a7deaa0;  1 drivers
v0x5d2d29ebdcf0_0 .net "node2", 0 0, L_0x5d2d2a7deb30;  1 drivers
v0x5d2d29eb8540_0 .net "out", 0 0, L_0x5d2d2a7ded90;  alias, 1 drivers
S_0x5d2d2a3889a0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a38c150;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7dec70 .functor AND 1, L_0x5d2d2a7deb30, L_0x5d2d2a7de8d0, C4<1>, C4<1>;
L_0x5d2d2a7ded90 .functor NOT 1, L_0x5d2d2a7dec70, C4<0>, C4<0>, C4<0>;
v0x5d2d29ee4ea0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7dec70;  1 drivers
v0x5d2d29ed5800_0 .net "a", 0 0, L_0x5d2d2a7deb30;  alias, 1 drivers
v0x5d2d29ed58c0_0 .net "b", 0 0, L_0x5d2d2a7de8d0;  alias, 1 drivers
v0x5d2d29ed55f0_0 .net "out", 0 0, L_0x5d2d2a7ded90;  alias, 1 drivers
S_0x5d2d2a387cd0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a38c150;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7dea10 .functor OR 1, L_0x5d2d2a7df460, L_0x5d2d2a7df500, C4<0>, C4<0>;
L_0x5d2d2a7deaa0 .functor NOT 1, L_0x5d2d2a7dea10, C4<0>, C4<0>, C4<0>;
v0x5d2d29edd420_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7dea10;  1 drivers
v0x5d2d29edbf70_0 .net "a", 0 0, L_0x5d2d2a7df460;  alias, 1 drivers
v0x5d2d29edc030_0 .net "b", 0 0, L_0x5d2d2a7df500;  alias, 1 drivers
v0x5d2d29edaac0_0 .net "out", 0 0, L_0x5d2d2a7deaa0;  alias, 1 drivers
S_0x5d2d2a3929a0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a38c150;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7deb30 .functor NOT 1, L_0x5d2d2a7deaa0, C4<0>, C4<0>, C4<0>;
v0x5d2d29ed9610_0 .net "a", 0 0, L_0x5d2d2a7deaa0;  alias, 1 drivers
v0x5d2d29ed8160_0 .net "out", 0 0, L_0x5d2d2a7deb30;  alias, 1 drivers
S_0x5d2d2a393670 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a38ce20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7de3d0 .functor AND 1, L_0x5d2d2a7df460, L_0x5d2d2a7df500, C4<1>, C4<1>;
L_0x5d2d2a7de720 .functor NOT 1, L_0x5d2d2a7de3d0, C4<0>, C4<0>, C4<0>;
v0x5d2d29eb85e0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7de3d0;  1 drivers
v0x5d2d29eacc60_0 .net "a", 0 0, L_0x5d2d2a7df460;  alias, 1 drivers
v0x5d2d29eac8b0_0 .net "b", 0 0, L_0x5d2d2a7df500;  alias, 1 drivers
v0x5d2d29eac950_0 .net "out", 0 0, L_0x5d2d2a7de720;  alias, 1 drivers
S_0x5d2d2a390ff0 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a38ce20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7deed0 .functor AND 1, L_0x5d2d2a7dee20, L_0x5d2d2a7ded90, C4<1>, C4<1>;
L_0x5d2d2a7deff0 .functor NOT 1, L_0x5d2d2a7deed0, C4<0>, C4<0>, C4<0>;
v0x5d2d29e9da40_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7deed0;  1 drivers
v0x5d2d29e9d830_0 .net "a", 0 0, L_0x5d2d2a7dee20;  alias, 1 drivers
v0x5d2d29e9d8f0_0 .net "b", 0 0, L_0x5d2d2a7ded90;  alias, 1 drivers
v0x5d2d29ea56a0_0 .net "out", 0 0, L_0x5d2d2a7deff0;  alias, 1 drivers
S_0x5d2d2a391cc0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a38ce20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7df120 .functor AND 1, L_0x5d2d2a7df680, L_0x5d2d2a7ded90, C4<1>, C4<1>;
L_0x5d2d2a7df240 .functor NOT 1, L_0x5d2d2a7df120, C4<0>, C4<0>, C4<0>;
v0x5d2d29ea41f0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7df120;  1 drivers
v0x5d2d29ea2d40_0 .net "a", 0 0, L_0x5d2d2a7df680;  alias, 1 drivers
v0x5d2d29ea2e00_0 .net "b", 0 0, L_0x5d2d2a7ded90;  alias, 1 drivers
v0x5d2d29ea1890_0 .net "out", 0 0, L_0x5d2d2a7df240;  alias, 1 drivers
S_0x5d2d2a394bc0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a38ce20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7de790 .functor NOT 1, L_0x5d2d2a7de720, C4<0>, C4<0>, C4<0>;
v0x5d2d29ea03e0_0 .net "a", 0 0, L_0x5d2d2a7de720;  alias, 1 drivers
v0x5d2d29ea04a0_0 .net "out", 0 0, L_0x5d2d2a7de790;  alias, 1 drivers
S_0x5d2d2a393ef0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a38ce20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7de8d0 .functor NOT 1, L_0x5d2d2a7de530, C4<0>, C4<0>, C4<0>;
v0x5d2d29e9efc0_0 .net "a", 0 0, L_0x5d2d2a7de530;  alias, 1 drivers
v0x5d2d29e9f080_0 .net "out", 0 0, L_0x5d2d2a7de8d0;  alias, 1 drivers
S_0x5d2d2a390740 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a38ce20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7dee20 .functor NOT 1, L_0x5d2d2a7df680, C4<0>, C4<0>, C4<0>;
v0x5d2d29e9ddf0_0 .net "a", 0 0, L_0x5d2d2a7df680;  alias, 1 drivers
v0x5d2d29e9de90_0 .net "out", 0 0, L_0x5d2d2a7dee20;  alias, 1 drivers
S_0x5d2d2a38fa70 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a38ce20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7df2d0 .functor NOT 1, L_0x5d2d2a7df240, C4<0>, C4<0>, C4<0>;
v0x5d2d29e9bd90_0 .net "a", 0 0, L_0x5d2d2a7df240;  alias, 1 drivers
v0x5d2d29e75790_0 .net "out", 0 0, L_0x5d2d2a7df2d0;  alias, 1 drivers
S_0x5d2d2a39a740 .scope generate, "rcpa2Loop[2]" "rcpa2Loop[2]" 4 16, 4 16 0, S_0x5d2d2a3e49e0;
 .timescale -9 -12;
P_0x5d2d29d78ed0 .param/l "i" 0 4 16, +C4<010>;
S_0x5d2d2a39b410 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a39a740;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d29e04a30_0 .net "Y", 0 0, L_0x5d2d2a7ddcb0;  1 drivers
v0x5d2d29e04ad0_0 .net "a", 0 0, L_0x5d2d2a7dd270;  1 drivers
v0x5d2d29e04680_0 .net "b", 0 0, L_0x5d2d2a7de330;  1 drivers
v0x5d2d29df4fe0_0 .net "cIn", 0 0, L_0x5d2d2a7dd450;  1 drivers
v0x5d2d29df4dd0_0 .net "cOut", 0 0, L_0x5d2d2a7de1a0;  1 drivers
v0x5d2d29dfcc00_0 .net "fIn", 0 0, L_0x5d2d2a7de490;  1 drivers
v0x5d2d29dfb750_0 .net "fOut", 0 0, L_0x5d2d2a7dd6b0;  1 drivers
v0x5d2d29dfb7f0_0 .net "notCIn", 0 0, L_0x5d2d2a7dd7f0;  1 drivers
v0x5d2d29dfa2a0_0 .net "notCOut", 0 0, L_0x5d2d2a7de110;  1 drivers
v0x5d2d29dfa340_0 .net "notFIn", 0 0, L_0x5d2d2a7ddd40;  1 drivers
v0x5d2d29df8df0_0 .net "notFOut", 0 0, L_0x5d2d2a7dd620;  1 drivers
v0x5d2d29df7940_0 .net "s", 0 0, L_0x5d2d2a7ddf10;  1 drivers
S_0x5d2d2a398d90 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a39b410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d29e4d8e0_0 .net "a", 0 0, L_0x5d2d2a7dd270;  alias, 1 drivers
v0x5d2d29e48130_0 .net "b", 0 0, L_0x5d2d2a7de330;  alias, 1 drivers
v0x5d2d29e3c850_0 .net "c", 0 0, L_0x5d2d2a7dd7f0;  alias, 1 drivers
v0x5d2d29e3c4a0_0 .net "node1", 0 0, L_0x5d2d2a7dd9c0;  1 drivers
v0x5d2d29e2d630_0 .net "node2", 0 0, L_0x5d2d2a7dda50;  1 drivers
v0x5d2d29e2d420_0 .net "out", 0 0, L_0x5d2d2a7ddcb0;  alias, 1 drivers
S_0x5d2d2a399a60 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a398d90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7ddb90 .functor AND 1, L_0x5d2d2a7dda50, L_0x5d2d2a7dd7f0, C4<1>, C4<1>;
L_0x5d2d2a7ddcb0 .functor NOT 1, L_0x5d2d2a7ddb90, C4<0>, C4<0>, C4<0>;
v0x5d2d29e6bb60_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7ddb90;  1 drivers
v0x5d2d29e6a6b0_0 .net "a", 0 0, L_0x5d2d2a7dda50;  alias, 1 drivers
v0x5d2d29e6a770_0 .net "b", 0 0, L_0x5d2d2a7dd7f0;  alias, 1 drivers
v0x5d2d29e69200_0 .net "out", 0 0, L_0x5d2d2a7ddcb0;  alias, 1 drivers
S_0x5d2d2a39c960 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a398d90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7dd930 .functor OR 1, L_0x5d2d2a7dd270, L_0x5d2d2a7de330, C4<0>, C4<0>;
L_0x5d2d2a7dd9c0 .functor NOT 1, L_0x5d2d2a7dd930, C4<0>, C4<0>, C4<0>;
v0x5d2d29e67d50_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7dd930;  1 drivers
v0x5d2d29e66930_0 .net "a", 0 0, L_0x5d2d2a7dd270;  alias, 1 drivers
v0x5d2d29e669f0_0 .net "b", 0 0, L_0x5d2d2a7de330;  alias, 1 drivers
v0x5d2d29e65760_0 .net "out", 0 0, L_0x5d2d2a7dd9c0;  alias, 1 drivers
S_0x5d2d2a39bc90 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a398d90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7dda50 .functor NOT 1, L_0x5d2d2a7dd9c0, C4<0>, C4<0>, C4<0>;
v0x5d2d29e3d1a0_0 .net "a", 0 0, L_0x5d2d2a7dd9c0;  alias, 1 drivers
v0x5d2d29e53090_0 .net "out", 0 0, L_0x5d2d2a7dda50;  alias, 1 drivers
S_0x5d2d2a3984e0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a39b410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7dd500 .functor AND 1, L_0x5d2d2a7dd270, L_0x5d2d2a7de330, C4<1>, C4<1>;
L_0x5d2d2a7dd620 .functor NOT 1, L_0x5d2d2a7dd500, C4<0>, C4<0>, C4<0>;
v0x5d2d29e2d4c0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7dd500;  1 drivers
v0x5d2d29e35290_0 .net "a", 0 0, L_0x5d2d2a7dd270;  alias, 1 drivers
v0x5d2d29e33de0_0 .net "b", 0 0, L_0x5d2d2a7de330;  alias, 1 drivers
v0x5d2d29e33e80_0 .net "out", 0 0, L_0x5d2d2a7dd620;  alias, 1 drivers
S_0x5d2d2a397810 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a39b410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7dddf0 .functor AND 1, L_0x5d2d2a7ddd40, L_0x5d2d2a7ddcb0, C4<1>, C4<1>;
L_0x5d2d2a7ddf10 .functor NOT 1, L_0x5d2d2a7dddf0, C4<0>, C4<0>, C4<0>;
v0x5d2d29e32930_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7dddf0;  1 drivers
v0x5d2d29e31480_0 .net "a", 0 0, L_0x5d2d2a7ddd40;  alias, 1 drivers
v0x5d2d29e31540_0 .net "b", 0 0, L_0x5d2d2a7ddcb0;  alias, 1 drivers
v0x5d2d29e2ffd0_0 .net "out", 0 0, L_0x5d2d2a7ddf10;  alias, 1 drivers
S_0x5d2d2a3a24e0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a39b410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7ddff0 .functor AND 1, L_0x5d2d2a7de490, L_0x5d2d2a7ddcb0, C4<1>, C4<1>;
L_0x5d2d2a7de110 .functor NOT 1, L_0x5d2d2a7ddff0, C4<0>, C4<0>, C4<0>;
v0x5d2d29e2ebb0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7ddff0;  1 drivers
v0x5d2d29e2d9e0_0 .net "a", 0 0, L_0x5d2d2a7de490;  alias, 1 drivers
v0x5d2d29e2daa0_0 .net "b", 0 0, L_0x5d2d2a7ddcb0;  alias, 1 drivers
v0x5d2d29e2b980_0 .net "out", 0 0, L_0x5d2d2a7de110;  alias, 1 drivers
S_0x5d2d2a3a31b0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a39b410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7dd6b0 .functor NOT 1, L_0x5d2d2a7dd620, C4<0>, C4<0>, C4<0>;
v0x5d2d29e05380_0 .net "a", 0 0, L_0x5d2d2a7dd620;  alias, 1 drivers
v0x5d2d29e05440_0 .net "out", 0 0, L_0x5d2d2a7dd6b0;  alias, 1 drivers
S_0x5d2d2a3a0b30 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a39b410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7dd7f0 .functor NOT 1, L_0x5d2d2a7dd450, C4<0>, C4<0>, C4<0>;
v0x5d2d29e1b270_0 .net "a", 0 0, L_0x5d2d2a7dd450;  alias, 1 drivers
v0x5d2d29e1b330_0 .net "out", 0 0, L_0x5d2d2a7dd7f0;  alias, 1 drivers
S_0x5d2d2a3a1800 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a39b410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7ddd40 .functor NOT 1, L_0x5d2d2a7de490, C4<0>, C4<0>, C4<0>;
v0x5d2d29e15ac0_0 .net "a", 0 0, L_0x5d2d2a7de490;  alias, 1 drivers
v0x5d2d29e15b60_0 .net "out", 0 0, L_0x5d2d2a7ddd40;  alias, 1 drivers
S_0x5d2d2a3a4700 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a39b410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7de1a0 .functor NOT 1, L_0x5d2d2a7de110, C4<0>, C4<0>, C4<0>;
v0x5d2d29e10310_0 .net "a", 0 0, L_0x5d2d2a7de110;  alias, 1 drivers
v0x5d2d29e0ab60_0 .net "out", 0 0, L_0x5d2d2a7de1a0;  alias, 1 drivers
S_0x5d2d2a3a3a30 .scope generate, "rcpa2Loop[3]" "rcpa2Loop[3]" 4 16, 4 16 0, S_0x5d2d2a3e49e0;
 .timescale -9 -12;
P_0x5d2d29d831c0 .param/l "i" 0 4 16, +C4<011>;
S_0x5d2d2a3a0280 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a3a3a30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d29d89e50_0 .net "Y", 0 0, L_0x5d2d2a7dcb50;  1 drivers
v0x5d2d29d89ef0_0 .net "a", 0 0, L_0x5d2d2a7dd130;  1 drivers
v0x5d2d29d889a0_0 .net "b", 0 0, L_0x5d2d2a7dd1d0;  1 drivers
v0x5d2d29d874f0_0 .net "cIn", 0 0, L_0x5d2d2a7dd310;  1 drivers
v0x5d2d29d860d0_0 .net "cOut", 0 0, L_0x5d2d2a7dcff0;  1 drivers
v0x5d2d29d84f00_0 .net "fIn", 0 0, L_0x5d2d2a7dd3b0;  1 drivers
v0x5d2d29d82e10_0 .net "fOut", 0 0, L_0x5d2d2a7dc550;  1 drivers
v0x5d2d29d82eb0_0 .net "notCIn", 0 0, L_0x5d2d2a7dc690;  1 drivers
v0x5d2d29d5c810_0 .net "notCOut", 0 0, L_0x5d2d2a7dcf60;  1 drivers
v0x5d2d29d5c8b0_0 .net "notFIn", 0 0, L_0x5d2d2a7dcbe0;  1 drivers
v0x5d2d29d72700_0 .net "notFOut", 0 0, L_0x5d2d2a7dc4c0;  1 drivers
v0x5d2d29d6cf50_0 .net "s", 0 0, L_0x5d2d2a7dcdb0;  1 drivers
S_0x5d2d2a39f5b0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a3a0280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d29dc4e80_0 .net "a", 0 0, L_0x5d2d2a7dd130;  alias, 1 drivers
v0x5d2d29dc39d0_0 .net "b", 0 0, L_0x5d2d2a7dd1d0;  alias, 1 drivers
v0x5d2d29dc2520_0 .net "c", 0 0, L_0x5d2d2a7dc690;  alias, 1 drivers
v0x5d2d29dc1070_0 .net "node1", 0 0, L_0x5d2d2a7dc860;  1 drivers
v0x5d2d29dbfbc0_0 .net "node2", 0 0, L_0x5d2d2a7dc8f0;  1 drivers
v0x5d2d29dbe7a0_0 .net "out", 0 0, L_0x5d2d2a7dcb50;  alias, 1 drivers
S_0x5d2d2a3aa280 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a39f5b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7dca30 .functor AND 1, L_0x5d2d2a7dc8f0, L_0x5d2d2a7dc690, C4<1>, C4<1>;
L_0x5d2d2a7dcb50 .functor NOT 1, L_0x5d2d2a7dca30, C4<0>, C4<0>, C4<0>;
v0x5d2d29df6520_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7dca30;  1 drivers
v0x5d2d29df5350_0 .net "a", 0 0, L_0x5d2d2a7dc8f0;  alias, 1 drivers
v0x5d2d29df5410_0 .net "b", 0 0, L_0x5d2d2a7dc690;  alias, 1 drivers
v0x5d2d29dccd90_0 .net "out", 0 0, L_0x5d2d2a7dcb50;  alias, 1 drivers
S_0x5d2d2a3aaf50 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a39f5b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7dc7d0 .functor OR 1, L_0x5d2d2a7dd130, L_0x5d2d2a7dd1d0, C4<0>, C4<0>;
L_0x5d2d2a7dc860 .functor NOT 1, L_0x5d2d2a7dc7d0, C4<0>, C4<0>, C4<0>;
v0x5d2d29de2c80_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7dc7d0;  1 drivers
v0x5d2d29ddd4d0_0 .net "a", 0 0, L_0x5d2d2a7dd130;  alias, 1 drivers
v0x5d2d29ddd590_0 .net "b", 0 0, L_0x5d2d2a7dd1d0;  alias, 1 drivers
v0x5d2d29dd7d20_0 .net "out", 0 0, L_0x5d2d2a7dc860;  alias, 1 drivers
S_0x5d2d2a3a88d0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a39f5b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7dc8f0 .functor NOT 1, L_0x5d2d2a7dc860, C4<0>, C4<0>, C4<0>;
v0x5d2d29dcc440_0 .net "a", 0 0, L_0x5d2d2a7dc860;  alias, 1 drivers
v0x5d2d29dcc090_0 .net "out", 0 0, L_0x5d2d2a7dc8f0;  alias, 1 drivers
S_0x5d2d2a3a95a0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a3a0280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7daf00 .functor AND 1, L_0x5d2d2a7dd130, L_0x5d2d2a7dd1d0, C4<1>, C4<1>;
L_0x5d2d2a7dc4c0 .functor NOT 1, L_0x5d2d2a7daf00, C4<0>, C4<0>, C4<0>;
v0x5d2d29dbe840_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7daf00;  1 drivers
v0x5d2d29dbd3f0_0 .net "a", 0 0, L_0x5d2d2a7dd130;  alias, 1 drivers
v0x5d2d29dbb560_0 .net "b", 0 0, L_0x5d2d2a7dd1d0;  alias, 1 drivers
v0x5d2d29dbb600_0 .net "out", 0 0, L_0x5d2d2a7dc4c0;  alias, 1 drivers
S_0x5d2d2a3ac4a0 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a3a0280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7dcc90 .functor AND 1, L_0x5d2d2a7dcbe0, L_0x5d2d2a7dcb50, C4<1>, C4<1>;
L_0x5d2d2a7dcdb0 .functor NOT 1, L_0x5d2d2a7dcc90, C4<0>, C4<0>, C4<0>;
v0x5d2d29d94f60_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7dcc90;  1 drivers
v0x5d2d29daae50_0 .net "a", 0 0, L_0x5d2d2a7dcbe0;  alias, 1 drivers
v0x5d2d29daaf10_0 .net "b", 0 0, L_0x5d2d2a7dcb50;  alias, 1 drivers
v0x5d2d29da56a0_0 .net "out", 0 0, L_0x5d2d2a7dcdb0;  alias, 1 drivers
S_0x5d2d2a3ab7d0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a3a0280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7dce40 .functor AND 1, L_0x5d2d2a7dd3b0, L_0x5d2d2a7dcb50, C4<1>, C4<1>;
L_0x5d2d2a7dcf60 .functor NOT 1, L_0x5d2d2a7dce40, C4<0>, C4<0>, C4<0>;
v0x5d2d29d9fef0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7dce40;  1 drivers
v0x5d2d29d9a740_0 .net "a", 0 0, L_0x5d2d2a7dd3b0;  alias, 1 drivers
v0x5d2d29d9a800_0 .net "b", 0 0, L_0x5d2d2a7dcb50;  alias, 1 drivers
v0x5d2d29d94610_0 .net "out", 0 0, L_0x5d2d2a7dcf60;  alias, 1 drivers
S_0x5d2d2a3a8020 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a3a0280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7dc550 .functor NOT 1, L_0x5d2d2a7dc4c0, C4<0>, C4<0>, C4<0>;
v0x5d2d29d94260_0 .net "a", 0 0, L_0x5d2d2a7dc4c0;  alias, 1 drivers
v0x5d2d29d94320_0 .net "out", 0 0, L_0x5d2d2a7dc550;  alias, 1 drivers
S_0x5d2d2a3a7350 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a3a0280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7dc690 .functor NOT 1, L_0x5d2d2a7dd310, C4<0>, C4<0>, C4<0>;
v0x5d2d29d84b50_0 .net "a", 0 0, L_0x5d2d2a7dd310;  alias, 1 drivers
v0x5d2d29d84c10_0 .net "out", 0 0, L_0x5d2d2a7dc690;  alias, 1 drivers
S_0x5d2d2a3b20b0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a3a0280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7dcbe0 .functor NOT 1, L_0x5d2d2a7dd3b0, C4<0>, C4<0>, C4<0>;
v0x5d2d29d84940_0 .net "a", 0 0, L_0x5d2d2a7dd3b0;  alias, 1 drivers
v0x5d2d29d849e0_0 .net "out", 0 0, L_0x5d2d2a7dcbe0;  alias, 1 drivers
S_0x5d2d2a3b2d80 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a3a0280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7dcff0 .functor NOT 1, L_0x5d2d2a7dcf60, C4<0>, C4<0>, C4<0>;
v0x5d2d29d8c7b0_0 .net "a", 0 0, L_0x5d2d2a7dcf60;  alias, 1 drivers
v0x5d2d29d8b300_0 .net "out", 0 0, L_0x5d2d2a7dcff0;  alias, 1 drivers
S_0x5d2d2a3b0700 .scope generate, "rcpa2Loop[4]" "rcpa2Loop[4]" 4 16, 4 16 0, S_0x5d2d2a3e49e0;
 .timescale -9 -12;
P_0x5d2d29dea800 .param/l "i" 0 4 16, +C4<0100>;
S_0x5d2d2a3b13d0 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a3b0700;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d29edfe90_0 .net "Y", 0 0, L_0x5d2d2a7db7b0;  1 drivers
v0x5d2d29edff30_0 .net "a", 0 0, L_0x5d2d2a7dbe30;  1 drivers
v0x5d2d29e6fa80_0 .net "b", 0 0, L_0x5d2d2a7dbf60;  1 drivers
v0x5d2d29e6fb50_0 .net "cIn", 0 0, L_0x5d2d2a7dc090;  1 drivers
v0x5d2d29dff670_0 .net "cOut", 0 0, L_0x5d2d2a7dbca0;  1 drivers
v0x5d2d2a37bc40_0 .net "fIn", 0 0, L_0x5d2d2a7dc1c0;  1 drivers
v0x5d2d2a37ce00_0 .net "fOut", 0 0, L_0x5d2d2a7db1b0;  1 drivers
v0x5d2d2a37cea0_0 .net "notCIn", 0 0, L_0x5d2d2a7db2f0;  1 drivers
v0x5d2d2a37a4a0_0 .net "notCOut", 0 0, L_0x5d2d2a7dbc10;  1 drivers
v0x5d2d2a37a540_0 .net "notFIn", 0 0, L_0x5d2d2a7db840;  1 drivers
v0x5d2d2a378ff0_0 .net "notFOut", 0 0, L_0x5d2d2a7db120;  1 drivers
v0x5d2d2a377b40_0 .net "s", 0 0, L_0x5d2d2a7dba10;  1 drivers
S_0x5d2d2a3b42d0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a3b13d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d29d8f050_0 .net "a", 0 0, L_0x5d2d2a7dbe30;  alias, 1 drivers
v0x5d2d2a3579c0_0 .net "b", 0 0, L_0x5d2d2a7dbf60;  alias, 1 drivers
v0x5d2d2a2addc0_0 .net "c", 0 0, L_0x5d2d2a7db2f0;  alias, 1 drivers
v0x5d2d297d8980_0 .net "node1", 0 0, L_0x5d2d2a7db4c0;  1 drivers
v0x5d2d297dc600_0 .net "node2", 0 0, L_0x5d2d2a7db550;  1 drivers
v0x5d2d297e0280_0 .net "out", 0 0, L_0x5d2d2a7db7b0;  alias, 1 drivers
S_0x5d2d2a3b3600 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a3b42d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7db690 .functor AND 1, L_0x5d2d2a7db550, L_0x5d2d2a7db2f0, C4<1>, C4<1>;
L_0x5d2d2a7db7b0 .functor NOT 1, L_0x5d2d2a7db690, C4<0>, C4<0>, C4<0>;
v0x5d2d29d677a0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7db690;  1 drivers
v0x5d2d29d61ff0_0 .net "a", 0 0, L_0x5d2d2a7db550;  alias, 1 drivers
v0x5d2d29d620b0_0 .net "b", 0 0, L_0x5d2d2a7db2f0;  alias, 1 drivers
v0x5d2d29d5bec0_0 .net "out", 0 0, L_0x5d2d2a7db7b0;  alias, 1 drivers
S_0x5d2d2a3afe50 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a3b42d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7db430 .functor OR 1, L_0x5d2d2a7dbe30, L_0x5d2d2a7dbf60, C4<0>, C4<0>;
L_0x5d2d2a7db4c0 .functor NOT 1, L_0x5d2d2a7db430, C4<0>, C4<0>, C4<0>;
v0x5d2d29d5bb10_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7db430;  1 drivers
v0x5d2d2a386b20_0 .net "a", 0 0, L_0x5d2d2a7dbe30;  alias, 1 drivers
v0x5d2d2a386be0_0 .net "b", 0 0, L_0x5d2d2a7dbf60;  alias, 1 drivers
v0x5d2d29edfcc0_0 .net "out", 0 0, L_0x5d2d2a7db4c0;  alias, 1 drivers
S_0x5d2d2a3af180 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a3b42d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7db550 .functor NOT 1, L_0x5d2d2a7db4c0, C4<0>, C4<0>, C4<0>;
v0x5d2d29e6f8b0_0 .net "a", 0 0, L_0x5d2d2a7db4c0;  alias, 1 drivers
v0x5d2d29dff4a0_0 .net "out", 0 0, L_0x5d2d2a7db550;  alias, 1 drivers
S_0x5d2d2a3b9ee0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a3b13d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7daf70 .functor AND 1, L_0x5d2d2a7dbe30, L_0x5d2d2a7dbf60, C4<1>, C4<1>;
L_0x5d2d2a7db120 .functor NOT 1, L_0x5d2d2a7daf70, C4<0>, C4<0>, C4<0>;
v0x5d2d297e0320_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7daf70;  1 drivers
v0x5d2d297e3f00_0 .net "a", 0 0, L_0x5d2d2a7dbe30;  alias, 1 drivers
v0x5d2d297e7b80_0 .net "b", 0 0, L_0x5d2d2a7dbf60;  alias, 1 drivers
v0x5d2d297e7c20_0 .net "out", 0 0, L_0x5d2d2a7db120;  alias, 1 drivers
S_0x5d2d2a3babb0 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a3b13d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7db8f0 .functor AND 1, L_0x5d2d2a7db840, L_0x5d2d2a7db7b0, C4<1>, C4<1>;
L_0x5d2d2a7dba10 .functor NOT 1, L_0x5d2d2a7db8f0, C4<0>, C4<0>, C4<0>;
v0x5d2d297eb800_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7db8f0;  1 drivers
v0x5d2d297ef480_0 .net "a", 0 0, L_0x5d2d2a7db840;  alias, 1 drivers
v0x5d2d297ef540_0 .net "b", 0 0, L_0x5d2d2a7db7b0;  alias, 1 drivers
v0x5d2d29d2ce30_0 .net "out", 0 0, L_0x5d2d2a7dba10;  alias, 1 drivers
S_0x5d2d2a3b8530 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a3b13d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7dbaf0 .functor AND 1, L_0x5d2d2a7dc1c0, L_0x5d2d2a7db7b0, C4<1>, C4<1>;
L_0x5d2d2a7dbc10 .functor NOT 1, L_0x5d2d2a7dbaf0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a387150_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7dbaf0;  1 drivers
v0x5d2d2a38eef0_0 .net "a", 0 0, L_0x5d2d2a7dc1c0;  alias, 1 drivers
v0x5d2d2a38efb0_0 .net "b", 0 0, L_0x5d2d2a7db7b0;  alias, 1 drivers
v0x5d2d2a396c90_0 .net "out", 0 0, L_0x5d2d2a7dbc10;  alias, 1 drivers
S_0x5d2d2a3b9200 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a3b13d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7db1b0 .functor NOT 1, L_0x5d2d2a7db120, C4<0>, C4<0>, C4<0>;
v0x5d2d2a39ea30_0 .net "a", 0 0, L_0x5d2d2a7db120;  alias, 1 drivers
v0x5d2d2a39eaf0_0 .net "out", 0 0, L_0x5d2d2a7db1b0;  alias, 1 drivers
S_0x5d2d2a3bc100 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a3b13d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7db2f0 .functor NOT 1, L_0x5d2d2a7dc090, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3a67d0_0 .net "a", 0 0, L_0x5d2d2a7dc090;  alias, 1 drivers
v0x5d2d2a3a6890_0 .net "out", 0 0, L_0x5d2d2a7db2f0;  alias, 1 drivers
S_0x5d2d2a3bb430 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a3b13d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7db840 .functor NOT 1, L_0x5d2d2a7dc1c0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3ae600_0 .net "a", 0 0, L_0x5d2d2a7dc1c0;  alias, 1 drivers
v0x5d2d2a3ae6a0_0 .net "out", 0 0, L_0x5d2d2a7db840;  alias, 1 drivers
S_0x5d2d2a3b7c80 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a3b13d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7dbca0 .functor NOT 1, L_0x5d2d2a7dbc10, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3b6430_0 .net "a", 0 0, L_0x5d2d2a7dbc10;  alias, 1 drivers
v0x5d2d2a3b6500_0 .net "out", 0 0, L_0x5d2d2a7dbca0;  alias, 1 drivers
S_0x5d2d2a3b6fb0 .scope generate, "rcpa2Loop[5]" "rcpa2Loop[5]" 4 16, 4 16 0, S_0x5d2d2a3e49e0;
 .timescale -9 -12;
P_0x5d2d29e769f0 .param/l "i" 0 4 16, +C4<0101>;
S_0x5d2d29d56f80 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a3b6fb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a2cf650_0 .net "Y", 0 0, L_0x5d2d2a7da600;  1 drivers
v0x5d2d2a2cf6f0_0 .net "a", 0 0, L_0x5d2d2a7dac80;  1 drivers
v0x5d2d29c25d00_0 .net "b", 0 0, L_0x5d2d2a7dad20;  1 drivers
v0x5d2d29c25da0_0 .net "cIn", 0 0, L_0x5d2d2a7dadc0;  1 drivers
v0x5d2d2a29a8d0_0 .net "cOut", 0 0, L_0x5d2d2a7daaf0;  1 drivers
v0x5d2d2a29ba90_0 .net "fIn", 0 0, L_0x5d2d2a7dae60;  1 drivers
v0x5d2d2a299130_0 .net "fOut", 0 0, L_0x5d2d2a7da100;  1 drivers
v0x5d2d2a2991d0_0 .net "notCIn", 0 0, L_0x5d2d2a7da200;  1 drivers
v0x5d2d2a297c80_0 .net "notCOut", 0 0, L_0x5d2d2a7daa60;  1 drivers
v0x5d2d2a297d20_0 .net "notFIn", 0 0, L_0x5d2d2a7da690;  1 drivers
v0x5d2d2a2967d0_0 .net "notFOut", 0 0, L_0x5d2d2a7da090;  1 drivers
v0x5d2d2a295320_0 .net "s", 0 0, L_0x5d2d2a7da860;  1 drivers
S_0x5d2d2a34ae30 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d29d56f80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a33fbf0_0 .net "a", 0 0, L_0x5d2d2a7dac80;  alias, 1 drivers
v0x5d2d2a33fcc0_0 .net "b", 0 0, L_0x5d2d2a7dad20;  alias, 1 drivers
v0x5d2d2a33e740_0 .net "c", 0 0, L_0x5d2d2a7da200;  alias, 1 drivers
v0x5d2d2a341390_0 .net "node1", 0 0, L_0x5d2d2a7da370;  1 drivers
v0x5d2d29c86940_0 .net "node2", 0 0, L_0x5d2d2a7da3e0;  1 drivers
v0x5d2d2a30f260_0 .net "out", 0 0, L_0x5d2d2a7da600;  alias, 1 drivers
S_0x5d2d2a34a5f0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a34ae30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7da4e0 .functor AND 1, L_0x5d2d2a7da3e0, L_0x5d2d2a7da200, C4<1>, C4<1>;
L_0x5d2d2a7da600 .functor NOT 1, L_0x5d2d2a7da4e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a376740_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7da4e0;  1 drivers
v0x5d2d2a3792e0_0 .net "a", 0 0, L_0x5d2d2a7da3e0;  alias, 1 drivers
v0x5d2d2a3793a0_0 .net "b", 0 0, L_0x5d2d2a7da200;  alias, 1 drivers
v0x5d2d29cb6f60_0 .net "out", 0 0, L_0x5d2d2a7da600;  alias, 1 drivers
S_0x5d2d2a347b10 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a34ae30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7da300 .functor OR 1, L_0x5d2d2a7dac80, L_0x5d2d2a7dad20, C4<0>, C4<0>;
L_0x5d2d2a7da370 .functor NOT 1, L_0x5d2d2a7da300, C4<0>, C4<0>, C4<0>;
v0x5d2d2a343cf0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7da300;  1 drivers
v0x5d2d2a344eb0_0 .net "a", 0 0, L_0x5d2d2a7dac80;  alias, 1 drivers
v0x5d2d2a344f70_0 .net "b", 0 0, L_0x5d2d2a7dad20;  alias, 1 drivers
v0x5d2d2a342550_0 .net "out", 0 0, L_0x5d2d2a7da370;  alias, 1 drivers
S_0x5d2d2a348cb0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a34ae30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7da3e0 .functor NOT 1, L_0x5d2d2a7da370, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3410a0_0 .net "a", 0 0, L_0x5d2d2a7da370;  alias, 1 drivers
v0x5d2d2a341140_0 .net "out", 0 0, L_0x5d2d2a7da3e0;  alias, 1 drivers
S_0x5d2d2a349980 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d29d56f80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7d9f00 .functor AND 1, L_0x5d2d2a7dac80, L_0x5d2d2a7dad20, C4<1>, C4<1>;
L_0x5d2d2a7da090 .functor NOT 1, L_0x5d2d2a7d9f00, C4<0>, C4<0>, C4<0>;
v0x5d2d2a30f300_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7d9f00;  1 drivers
v0x5d2d2a30b300_0 .net "a", 0 0, L_0x5d2d2a7dac80;  alias, 1 drivers
v0x5d2d2a30c4c0_0 .net "b", 0 0, L_0x5d2d2a7dad20;  alias, 1 drivers
v0x5d2d2a309b60_0 .net "out", 0 0, L_0x5d2d2a7da090;  alias, 1 drivers
S_0x5d2d2a3506d0 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d29d56f80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7da740 .functor AND 1, L_0x5d2d2a7da690, L_0x5d2d2a7da600, C4<1>, C4<1>;
L_0x5d2d2a7da860 .functor NOT 1, L_0x5d2d2a7da740, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3086b0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7da740;  1 drivers
v0x5d2d2a307200_0 .net "a", 0 0, L_0x5d2d2a7da690;  alias, 1 drivers
v0x5d2d2a3072c0_0 .net "b", 0 0, L_0x5d2d2a7da600;  alias, 1 drivers
v0x5d2d2a305d50_0 .net "out", 0 0, L_0x5d2d2a7da860;  alias, 1 drivers
S_0x5d2d2a34fe90 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d29d56f80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7da940 .functor AND 1, L_0x5d2d2a7dae60, L_0x5d2d2a7da600, C4<1>, C4<1>;
L_0x5d2d2a7daa60 .functor NOT 1, L_0x5d2d2a7da940, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3089a0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7da940;  1 drivers
v0x5d2d29c56320_0 .net "a", 0 0, L_0x5d2d2a7dae60;  alias, 1 drivers
v0x5d2d29c563e0_0 .net "b", 0 0, L_0x5d2d2a7da600;  alias, 1 drivers
v0x5d2d2a2d1fb0_0 .net "out", 0 0, L_0x5d2d2a7daa60;  alias, 1 drivers
S_0x5d2d2a34d3b0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d29d56f80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7da100 .functor NOT 1, L_0x5d2d2a7da090, C4<0>, C4<0>, C4<0>;
v0x5d2d2a2d3170_0 .net "a", 0 0, L_0x5d2d2a7da090;  alias, 1 drivers
v0x5d2d2a2d3230_0 .net "out", 0 0, L_0x5d2d2a7da100;  alias, 1 drivers
S_0x5d2d2a34e550 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d29d56f80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7da200 .functor NOT 1, L_0x5d2d2a7dadc0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a2d0810_0 .net "a", 0 0, L_0x5d2d2a7dadc0;  alias, 1 drivers
v0x5d2d2a2cf360_0 .net "out", 0 0, L_0x5d2d2a7da200;  alias, 1 drivers
S_0x5d2d2a34f220 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d29d56f80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7da690 .functor NOT 1, L_0x5d2d2a7dae60, C4<0>, C4<0>, C4<0>;
v0x5d2d2a2cdeb0_0 .net "a", 0 0, L_0x5d2d2a7dae60;  alias, 1 drivers
v0x5d2d2a2cdf50_0 .net "out", 0 0, L_0x5d2d2a7da690;  alias, 1 drivers
S_0x5d2d2a355e80 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d29d56f80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7daaf0 .functor NOT 1, L_0x5d2d2a7daa60, C4<0>, C4<0>, C4<0>;
v0x5d2d2a2cca00_0 .net "a", 0 0, L_0x5d2d2a7daa60;  alias, 1 drivers
v0x5d2d2a2ccaa0_0 .net "out", 0 0, L_0x5d2d2a7daaf0;  alias, 1 drivers
S_0x5d2d2a355640 .scope generate, "rcpa2Loop[6]" "rcpa2Loop[6]" 4 16, 4 16 0, S_0x5d2d2a3e49e0;
 .timescale -9 -12;
P_0x5d2d29f09aa0 .param/l "i" 0 4 16, +C4<0110>;
S_0x5d2d2a352b60 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a355640;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a113d90_0 .net "Y", 0 0, L_0x5d2d2a7d9630;  1 drivers
v0x5d2d2a113e30_0 .net "a", 0 0, L_0x5d2d2a7d9b40;  1 drivers
v0x5d2d2a114f50_0 .net "b", 0 0, L_0x5d2d2a7d9be0;  1 drivers
v0x5d2d2a114ff0_0 .net "cIn", 0 0, L_0x5d2d2a7d9cd0;  1 drivers
v0x5d2d2a1125f0_0 .net "cOut", 0 0, L_0x5d2d2a7d99f0;  1 drivers
v0x5d2d2a111140_0 .net "fIn", 0 0, L_0x5d2d2a7d9dc0;  1 drivers
v0x5d2d2a10fc90_0 .net "fOut", 0 0, L_0x5d2d2a7d9150;  1 drivers
v0x5d2d2a10fd30_0 .net "notCIn", 0 0, L_0x5d2d2a7d9250;  1 drivers
v0x5d2d2a10e7e0_0 .net "notCOut", 0 0, L_0x5d2d2a7d9980;  1 drivers
v0x5d2d2a10e880_0 .net "notFIn", 0 0, L_0x5d2d2a7d96a0;  1 drivers
v0x5d2d2a111430_0 .net "notFOut", 0 0, L_0x5d2d2a7d90e0;  1 drivers
v0x5d2d29aa2c00_0 .net "s", 0 0, L_0x5d2d2a7d9810;  1 drivers
S_0x5d2d2a353d00 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a352b60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a25d3a0_0 .net "a", 0 0, L_0x5d2d2a7d9b40;  alias, 1 drivers
v0x5d2d2a25d470_0 .net "b", 0 0, L_0x5d2d2a7d9be0;  alias, 1 drivers
v0x5d2d2a25fff0_0 .net "c", 0 0, L_0x5d2d2a7d9250;  alias, 1 drivers
v0x5d2d29bc50c0_0 .net "node1", 0 0, L_0x5d2d2a7d93c0;  1 drivers
v0x5d2d2a22a9d0_0 .net "node2", 0 0, L_0x5d2d2a7d9430;  1 drivers
v0x5d2d2a22bb90_0 .net "out", 0 0, L_0x5d2d2a7d9630;  alias, 1 drivers
S_0x5d2d2a3549d0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a353d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7d9530 .functor AND 1, L_0x5d2d2a7d9430, L_0x5d2d2a7d9250, C4<1>, C4<1>;
L_0x5d2d2a7d9630 .functor NOT 1, L_0x5d2d2a7d9530, C4<0>, C4<0>, C4<0>;
v0x5d2d2a298020_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7d9530;  1 drivers
v0x5d2d29bf56e0_0 .net "a", 0 0, L_0x5d2d2a7d9430;  alias, 1 drivers
v0x5d2d29bf57a0_0 .net "b", 0 0, L_0x5d2d2a7d9250;  alias, 1 drivers
v0x5d2d2a262950_0 .net "out", 0 0, L_0x5d2d2a7d9630;  alias, 1 drivers
S_0x5d2d2a35b630 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a353d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7d9350 .functor OR 1, L_0x5d2d2a7d9b40, L_0x5d2d2a7d9be0, C4<0>, C4<0>;
L_0x5d2d2a7d93c0 .functor NOT 1, L_0x5d2d2a7d9350, C4<0>, C4<0>, C4<0>;
v0x5d2d2a263b10_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7d9350;  1 drivers
v0x5d2d2a2611b0_0 .net "a", 0 0, L_0x5d2d2a7d9b40;  alias, 1 drivers
v0x5d2d2a261270_0 .net "b", 0 0, L_0x5d2d2a7d9be0;  alias, 1 drivers
v0x5d2d2a25fd00_0 .net "out", 0 0, L_0x5d2d2a7d93c0;  alias, 1 drivers
S_0x5d2d2a35adf0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a353d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7d9430 .functor NOT 1, L_0x5d2d2a7d93c0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a25e850_0 .net "a", 0 0, L_0x5d2d2a7d93c0;  alias, 1 drivers
v0x5d2d2a25e8f0_0 .net "out", 0 0, L_0x5d2d2a7d9430;  alias, 1 drivers
S_0x5d2d2a358310 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a352b60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7d8f50 .functor AND 1, L_0x5d2d2a7d9b40, L_0x5d2d2a7d9be0, C4<1>, C4<1>;
L_0x5d2d2a7d90e0 .functor NOT 1, L_0x5d2d2a7d8f50, C4<0>, C4<0>, C4<0>;
v0x5d2d2a22bc30_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7d8f50;  1 drivers
v0x5d2d2a229230_0 .net "a", 0 0, L_0x5d2d2a7d9b40;  alias, 1 drivers
v0x5d2d2a227d80_0 .net "b", 0 0, L_0x5d2d2a7d9be0;  alias, 1 drivers
v0x5d2d2a2268d0_0 .net "out", 0 0, L_0x5d2d2a7d90e0;  alias, 1 drivers
S_0x5d2d2a3594b0 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a352b60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7d9710 .functor AND 1, L_0x5d2d2a7d96a0, L_0x5d2d2a7d9630, C4<1>, C4<1>;
L_0x5d2d2a7d9810 .functor NOT 1, L_0x5d2d2a7d9710, C4<0>, C4<0>, C4<0>;
v0x5d2d2a225420_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7d9710;  1 drivers
v0x5d2d2a228070_0 .net "a", 0 0, L_0x5d2d2a7d96a0;  alias, 1 drivers
v0x5d2d2a228130_0 .net "b", 0 0, L_0x5d2d2a7d9630;  alias, 1 drivers
v0x5d2d29b94aa0_0 .net "out", 0 0, L_0x5d2d2a7d9810;  alias, 1 drivers
S_0x5d2d2a35a180 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a352b60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7d9880 .functor AND 1, L_0x5d2d2a7d9dc0, L_0x5d2d2a7d9630, C4<1>, C4<1>;
L_0x5d2d2a7d9980 .functor NOT 1, L_0x5d2d2a7d9880, C4<0>, C4<0>, C4<0>;
v0x5d2d2a1f2a50_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7d9880;  1 drivers
v0x5d2d2a1f3c10_0 .net "a", 0 0, L_0x5d2d2a7d9dc0;  alias, 1 drivers
v0x5d2d2a1f3cd0_0 .net "b", 0 0, L_0x5d2d2a7d9630;  alias, 1 drivers
v0x5d2d2a1f12b0_0 .net "out", 0 0, L_0x5d2d2a7d9980;  alias, 1 drivers
S_0x5d2d2a360de0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a352b60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7d9150 .functor NOT 1, L_0x5d2d2a7d90e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a1efe00_0 .net "a", 0 0, L_0x5d2d2a7d90e0;  alias, 1 drivers
v0x5d2d2a1efec0_0 .net "out", 0 0, L_0x5d2d2a7d9150;  alias, 1 drivers
S_0x5d2d2a3605a0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a352b60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7d9250 .functor NOT 1, L_0x5d2d2a7d9cd0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a1ee950_0 .net "a", 0 0, L_0x5d2d2a7d9cd0;  alias, 1 drivers
v0x5d2d2a1ed4a0_0 .net "out", 0 0, L_0x5d2d2a7d9250;  alias, 1 drivers
S_0x5d2d2a35dac0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a352b60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7d96a0 .functor NOT 1, L_0x5d2d2a7d9dc0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a1f00f0_0 .net "a", 0 0, L_0x5d2d2a7d9dc0;  alias, 1 drivers
v0x5d2d2a1f0190_0 .net "out", 0 0, L_0x5d2d2a7d96a0;  alias, 1 drivers
S_0x5d2d2a35ec60 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a352b60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7d99f0 .functor NOT 1, L_0x5d2d2a7d9980, C4<0>, C4<0>, C4<0>;
v0x5d2d29b64480_0 .net "a", 0 0, L_0x5d2d2a7d9980;  alias, 1 drivers
v0x5d2d29b64520_0 .net "out", 0 0, L_0x5d2d2a7d99f0;  alias, 1 drivers
S_0x5d2d2a35f930 .scope generate, "rcpa2Loop[7]" "rcpa2Loop[7]" 4 16, 4 16 0, S_0x5d2d2a3e49e0;
 .timescale -9 -12;
P_0x5d2d29f19f80 .param/l "i" 0 4 16, +C4<0111>;
S_0x5d2d2a366590 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a35f930;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a030490_0 .net "Y", 0 0, L_0x5d2d2a7d8770;  1 drivers
v0x5d2d2a030530_0 .net "a", 0 0, L_0x5d2d2a7d8cd0;  1 drivers
v0x5d2d2a031650_0 .net "b", 0 0, L_0x5d2d2a7d8d70;  1 drivers
v0x5d2d2a0316f0_0 .net "cIn", 0 0, L_0x5d2d2a7d8e10;  1 drivers
v0x5d2d2a02ecf0_0 .net "cOut", 0 0, L_0x5d2d2a7d8b80;  1 drivers
v0x5d2d2a02d840_0 .net "fIn", 0 0, L_0x5d2d2a7d8eb0;  1 drivers
v0x5d2d2a02c390_0 .net "fOut", 0 0, L_0x5d2d2a7d8290;  1 drivers
v0x5d2d2a02c430_0 .net "notCIn", 0 0, L_0x5d2d2a7d8390;  1 drivers
v0x5d2d2a02aee0_0 .net "notCOut", 0 0, L_0x5d2d2a7d8b10;  1 drivers
v0x5d2d2a02af80_0 .net "notFIn", 0 0, L_0x5d2d2a7d87e0;  1 drivers
v0x5d2d2a02db30_0 .net "notFOut", 0 0, L_0x5d2d2a7d8220;  1 drivers
v0x5d2d299e1380_0 .net "s", 0 0, L_0x5d2d2a7d8950;  1 drivers
S_0x5d2d2a365d50 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a366590;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a0d8a40_0 .net "a", 0 0, L_0x5d2d2a7d8cd0;  alias, 1 drivers
v0x5d2d2a0d8b10_0 .net "b", 0 0, L_0x5d2d2a7d8d70;  alias, 1 drivers
v0x5d2d29a725e0_0 .net "c", 0 0, L_0x5d2d2a7d8390;  alias, 1 drivers
v0x5d2d2a0a2110_0 .net "node1", 0 0, L_0x5d2d2a7d8500;  1 drivers
v0x5d2d2a0a32d0_0 .net "node2", 0 0, L_0x5d2d2a7d8570;  1 drivers
v0x5d2d2a0a0970_0 .net "out", 0 0, L_0x5d2d2a7d8770;  alias, 1 drivers
S_0x5d2d2a363270 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a365d50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7d8670 .functor AND 1, L_0x5d2d2a7d8570, L_0x5d2d2a7d8390, C4<1>, C4<1>;
L_0x5d2d2a7d8770 .functor NOT 1, L_0x5d2d2a7d8670, C4<0>, C4<0>, C4<0>;
v0x5d2d2a0df420_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7d8670;  1 drivers
v0x5d2d2a0db3a0_0 .net "a", 0 0, L_0x5d2d2a7d8570;  alias, 1 drivers
v0x5d2d2a0db460_0 .net "b", 0 0, L_0x5d2d2a7d8390;  alias, 1 drivers
v0x5d2d2a0dc560_0 .net "out", 0 0, L_0x5d2d2a7d8770;  alias, 1 drivers
S_0x5d2d2a364410 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a365d50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7d8490 .functor OR 1, L_0x5d2d2a7d8cd0, L_0x5d2d2a7d8d70, C4<0>, C4<0>;
L_0x5d2d2a7d8500 .functor NOT 1, L_0x5d2d2a7d8490, C4<0>, C4<0>, C4<0>;
v0x5d2d2a0d9c00_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7d8490;  1 drivers
v0x5d2d2a0d8750_0 .net "a", 0 0, L_0x5d2d2a7d8cd0;  alias, 1 drivers
v0x5d2d2a0d8810_0 .net "b", 0 0, L_0x5d2d2a7d8d70;  alias, 1 drivers
v0x5d2d2a0d72a0_0 .net "out", 0 0, L_0x5d2d2a7d8500;  alias, 1 drivers
S_0x5d2d2a3650e0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a365d50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7d8570 .functor NOT 1, L_0x5d2d2a7d8500, C4<0>, C4<0>, C4<0>;
v0x5d2d2a0d5df0_0 .net "a", 0 0, L_0x5d2d2a7d8500;  alias, 1 drivers
v0x5d2d2a0d5e90_0 .net "out", 0 0, L_0x5d2d2a7d8570;  alias, 1 drivers
S_0x5d2d2a36bd40 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a366590;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7d81b0 .functor AND 1, L_0x5d2d2a7d8cd0, L_0x5d2d2a7d8d70, C4<1>, C4<1>;
L_0x5d2d2a7d8220 .functor NOT 1, L_0x5d2d2a7d81b0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a0a0a10_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7d81b0;  1 drivers
v0x5d2d2a09f4c0_0 .net "a", 0 0, L_0x5d2d2a7d8cd0;  alias, 1 drivers
v0x5d2d2a09e010_0 .net "b", 0 0, L_0x5d2d2a7d8d70;  alias, 1 drivers
v0x5d2d2a09cb60_0 .net "out", 0 0, L_0x5d2d2a7d8220;  alias, 1 drivers
S_0x5d2d2a36b500 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a366590;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7d8850 .functor AND 1, L_0x5d2d2a7d87e0, L_0x5d2d2a7d8770, C4<1>, C4<1>;
L_0x5d2d2a7d8950 .functor NOT 1, L_0x5d2d2a7d8850, C4<0>, C4<0>, C4<0>;
v0x5d2d2a09f7b0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7d8850;  1 drivers
v0x5d2d29a41fc0_0 .net "a", 0 0, L_0x5d2d2a7d87e0;  alias, 1 drivers
v0x5d2d29a42080_0 .net "b", 0 0, L_0x5d2d2a7d8770;  alias, 1 drivers
v0x5d2d2a06d6f0_0 .net "out", 0 0, L_0x5d2d2a7d8950;  alias, 1 drivers
S_0x5d2d2a368a20 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a366590;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7d8a10 .functor AND 1, L_0x5d2d2a7d8eb0, L_0x5d2d2a7d8770, C4<1>, C4<1>;
L_0x5d2d2a7d8b10 .functor NOT 1, L_0x5d2d2a7d8a10, C4<0>, C4<0>, C4<0>;
v0x5d2d2a069720_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7d8a10;  1 drivers
v0x5d2d2a06a8e0_0 .net "a", 0 0, L_0x5d2d2a7d8eb0;  alias, 1 drivers
v0x5d2d2a06a9a0_0 .net "b", 0 0, L_0x5d2d2a7d8770;  alias, 1 drivers
v0x5d2d2a067f80_0 .net "out", 0 0, L_0x5d2d2a7d8b10;  alias, 1 drivers
S_0x5d2d2a369bc0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a366590;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7d8290 .functor NOT 1, L_0x5d2d2a7d8220, C4<0>, C4<0>, C4<0>;
v0x5d2d2a066ad0_0 .net "a", 0 0, L_0x5d2d2a7d8220;  alias, 1 drivers
v0x5d2d2a066b90_0 .net "out", 0 0, L_0x5d2d2a7d8290;  alias, 1 drivers
S_0x5d2d2a36a890 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a366590;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7d8390 .functor NOT 1, L_0x5d2d2a7d8e10, C4<0>, C4<0>, C4<0>;
v0x5d2d2a065620_0 .net "a", 0 0, L_0x5d2d2a7d8e10;  alias, 1 drivers
v0x5d2d2a064170_0 .net "out", 0 0, L_0x5d2d2a7d8390;  alias, 1 drivers
S_0x5d2d2a3714f0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a366590;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7d87e0 .functor NOT 1, L_0x5d2d2a7d8eb0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a066dc0_0 .net "a", 0 0, L_0x5d2d2a7d8eb0;  alias, 1 drivers
v0x5d2d2a066e60_0 .net "out", 0 0, L_0x5d2d2a7d87e0;  alias, 1 drivers
S_0x5d2d2a370cb0 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a366590;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7d8b80 .functor NOT 1, L_0x5d2d2a7d8b10, C4<0>, C4<0>, C4<0>;
v0x5d2d29a119a0_0 .net "a", 0 0, L_0x5d2d2a7d8b10;  alias, 1 drivers
v0x5d2d29a11a40_0 .net "out", 0 0, L_0x5d2d2a7d8b80;  alias, 1 drivers
S_0x5d2d2a36e1d0 .scope module, "nBitRippleCarryAdderInst" "nBitRippleCarryAdder" 3 23, 8 3 0, S_0x5d2d2a3e7d00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 8 "A";
    .port_info 3 /INPUT 8 "B";
    .port_info 4 /INPUT 1 "cin";
P_0x5d2d2a166a90 .param/l "N" 0 8 3, +C4<00000000000000000000000000001000>;
L_0x5d2d2a7e3af0 .functor BUFZ 8, L_0x5d2d2a7e3330, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5d2d2a1b7270_0 .net "A", 7 0, L_0x5d2d2a7e3e70;  1 drivers
v0x5d2d2a1b5dc0_0 .net "B", 7 0, L_0x5d2d2a7e3f10;  1 drivers
v0x5d2d2a1b8a10_0 .net "carryMiddle", 7 0, L_0x5d2d2a7e2c00;  1 drivers
v0x5d2d2a1b8ad0_0 .net "cin", 0 0, L_0x5d2d2a7e0f00;  alias, 1 drivers
v0x5d2d29b33e60_0 .net "cout", 0 0, L_0x5d2d2a7e3bb0;  alias, 1 drivers
v0x5d2d2a1833f0_0 .net "sum", 7 0, L_0x5d2d2a7e3af0;  1 drivers
v0x5d2d2a1845b0_0 .net "sum11", 7 0, L_0x5d2d2a7e3330;  1 drivers
L_0x5d2d2a7e1550 .part L_0x5d2d2a7e3e70, 0, 1;
L_0x5d2d2a7e15f0 .part L_0x5d2d2a7e3f10, 0, 1;
L_0x5d2d2a7e1860 .part L_0x5d2d2a7e3e70, 1, 1;
L_0x5d2d2a7e1950 .part L_0x5d2d2a7e3f10, 1, 1;
L_0x5d2d2a7e1a40 .part L_0x5d2d2a7e2c00, 0, 1;
L_0x5d2d2a7e1cb0 .part L_0x5d2d2a7e3e70, 2, 1;
L_0x5d2d2a7e1d50 .part L_0x5d2d2a7e3f10, 2, 1;
L_0x5d2d2a7e1df0 .part L_0x5d2d2a7e2c00, 1, 1;
L_0x5d2d2a7e2100 .part L_0x5d2d2a7e3e70, 3, 1;
L_0x5d2d2a7e21a0 .part L_0x5d2d2a7e3f10, 3, 1;
L_0x5d2d2a7e2240 .part L_0x5d2d2a7e2c00, 2, 1;
L_0x5d2d2a7e23c0 .part L_0x5d2d2a7e3e70, 4, 1;
L_0x5d2d2a7e24d0 .part L_0x5d2d2a7e3f10, 4, 1;
L_0x5d2d2a7e2570 .part L_0x5d2d2a7e2c00, 3, 1;
L_0x5d2d2a7e2720 .part L_0x5d2d2a7e3e70, 5, 1;
L_0x5d2d2a7e27c0 .part L_0x5d2d2a7e3f10, 5, 1;
L_0x5d2d2a7e28f0 .part L_0x5d2d2a7e2c00, 4, 1;
L_0x5d2d2a7e2b60 .part L_0x5d2d2a7e3e70, 6, 1;
L_0x5d2d2a7e2ca0 .part L_0x5d2d2a7e3f10, 6, 1;
L_0x5d2d2a7e2d40 .part L_0x5d2d2a7e2c00, 5, 1;
LS_0x5d2d2a7e2c00_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a7e1440, L_0x5d2d2a7e1700, L_0x5d2d2a7e1b50, L_0x5d2d2a7e1fa0;
LS_0x5d2d2a7e2c00_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a7e2350, L_0x5d2d2a7e2610, L_0x5d2d2a7e2a00, L_0x5d2d2a7e2f00;
L_0x5d2d2a7e2c00 .concat8 [ 4 4 0 0], LS_0x5d2d2a7e2c00_0_0, LS_0x5d2d2a7e2c00_0_4;
LS_0x5d2d2a7e3330_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a7e13d0, L_0x5d2d2a7e1690, L_0x5d2d2a7e1ae0, L_0x5d2d2a7e1f30;
LS_0x5d2d2a7e3330_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a7e22e0, L_0x5d2d2a7e2460, L_0x5d2d2a7e2990, L_0x5d2d2a7e2e90;
L_0x5d2d2a7e3330 .concat8 [ 4 4 0 0], LS_0x5d2d2a7e3330_0_0, LS_0x5d2d2a7e3330_0_4;
L_0x5d2d2a7e2de0 .part L_0x5d2d2a7e3e70, 7, 1;
L_0x5d2d2a7e3760 .part L_0x5d2d2a7e3f10, 7, 1;
L_0x5d2d2a7e36a0 .part L_0x5d2d2a7e2c00, 6, 1;
L_0x5d2d2a7e3bb0 .part L_0x5d2d2a7e2c00, 7, 1;
S_0x5d2d2a36f370 .scope generate, "genAdder[0]" "genAdder[0]" 8 9, 8 9 0, S_0x5d2d2a36e1d0;
 .timescale -9 -12;
P_0x5d2d2a15bb30 .param/l "i" 0 8 9, +C4<00>;
S_0x5d2d2a370040 .scope generate, "genblk2" "genblk2" 8 10, 8 10 0, S_0x5d2d2a36f370;
 .timescale -9 -12;
S_0x5d2d2a335480 .scope module, "f" "FA" 8 11, 9 33 0, S_0x5d2d2a370040;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a7e13d0 .udp UDP_sumOut, L_0x5d2d2a7e1550, L_0x5d2d2a7e15f0, L_0x5d2d2a7e0f00;
L_0x5d2d2a7e1440 .udp UDP_carryOut, L_0x5d2d2a7e1550, L_0x5d2d2a7e15f0, L_0x5d2d2a7e0f00;
v0x5d2d29ff24f0_0 .net "A", 0 0, L_0x5d2d2a7e1550;  1 drivers
v0x5d2d29ff5140_0 .net "B", 0 0, L_0x5d2d2a7e15f0;  1 drivers
v0x5d2d29ff5200_0 .net "Cin", 0 0, L_0x5d2d2a7e0f00;  alias, 1 drivers
v0x5d2d299b0d60_0 .net "Cout", 0 0, L_0x5d2d2a7e1440;  1 drivers
v0x5d2d299b0e00_0 .net "sum", 0 0, L_0x5d2d2a7e13d0;  1 drivers
S_0x5d2d2a312d20 .scope generate, "genAdder[1]" "genAdder[1]" 8 9, 8 9 0, S_0x5d2d2a36e1d0;
 .timescale -9 -12;
P_0x5d2d2a1a98e0 .param/l "i" 0 8 9, +C4<01>;
S_0x5d2d2a3124e0 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a312d20;
 .timescale -9 -12;
S_0x5d2d2a30fa00 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a3124e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a7e1690 .udp UDP_sumOut, L_0x5d2d2a7e1860, L_0x5d2d2a7e1950, L_0x5d2d2a7e1a40;
L_0x5d2d2a7e1700 .udp UDP_carryOut, L_0x5d2d2a7e1860, L_0x5d2d2a7e1950, L_0x5d2d2a7e1a40;
v0x5d2d29fbe720_0 .net "A", 0 0, L_0x5d2d2a7e1860;  1 drivers
v0x5d2d29fbe7e0_0 .net "B", 0 0, L_0x5d2d2a7e1950;  1 drivers
v0x5d2d29fbf8e0_0 .net "Cin", 0 0, L_0x5d2d2a7e1a40;  1 drivers
v0x5d2d29fbf980_0 .net "Cout", 0 0, L_0x5d2d2a7e1700;  1 drivers
v0x5d2d29fbcf80_0 .net "sum", 0 0, L_0x5d2d2a7e1690;  1 drivers
S_0x5d2d2a310ba0 .scope generate, "genAdder[2]" "genAdder[2]" 8 9, 8 9 0, S_0x5d2d2a36e1d0;
 .timescale -9 -12;
P_0x5d2d2a195b40 .param/l "i" 0 8 9, +C4<010>;
S_0x5d2d2a311870 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a310ba0;
 .timescale -9 -12;
S_0x5d2d2a3185c0 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a311870;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a7e1ae0 .udp UDP_sumOut, L_0x5d2d2a7e1cb0, L_0x5d2d2a7e1d50, L_0x5d2d2a7e1df0;
L_0x5d2d2a7e1b50 .udp UDP_carryOut, L_0x5d2d2a7e1cb0, L_0x5d2d2a7e1d50, L_0x5d2d2a7e1df0;
v0x5d2d29fbbad0_0 .net "A", 0 0, L_0x5d2d2a7e1cb0;  1 drivers
v0x5d2d29fba620_0 .net "B", 0 0, L_0x5d2d2a7e1d50;  1 drivers
v0x5d2d29fba6e0_0 .net "Cin", 0 0, L_0x5d2d2a7e1df0;  1 drivers
v0x5d2d29fb9170_0 .net "Cout", 0 0, L_0x5d2d2a7e1b50;  1 drivers
v0x5d2d29fb9230_0 .net "sum", 0 0, L_0x5d2d2a7e1ae0;  1 drivers
S_0x5d2d2a317d80 .scope generate, "genAdder[3]" "genAdder[3]" 8 9, 8 9 0, S_0x5d2d2a36e1d0;
 .timescale -9 -12;
P_0x5d2d29f7a4e0 .param/l "i" 0 8 9, +C4<011>;
S_0x5d2d2a3152a0 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a317d80;
 .timescale -9 -12;
S_0x5d2d2a316440 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a3152a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a7e1f30 .udp UDP_sumOut, L_0x5d2d2a7e2100, L_0x5d2d2a7e21a0, L_0x5d2d2a7e2240;
L_0x5d2d2a7e1fa0 .udp UDP_carryOut, L_0x5d2d2a7e2100, L_0x5d2d2a7e21a0, L_0x5d2d2a7e2240;
v0x5d2d29fbbdc0_0 .net "A", 0 0, L_0x5d2d2a7e2100;  1 drivers
v0x5d2d29980740_0 .net "B", 0 0, L_0x5d2d2a7e21a0;  1 drivers
v0x5d2d29980800_0 .net "Cin", 0 0, L_0x5d2d2a7e2240;  1 drivers
v0x5d2d29f89d00_0 .net "Cout", 0 0, L_0x5d2d2a7e1fa0;  1 drivers
v0x5d2d29f89dc0_0 .net "sum", 0 0, L_0x5d2d2a7e1f30;  1 drivers
S_0x5d2d2a317110 .scope generate, "genAdder[4]" "genAdder[4]" 8 9, 8 9 0, S_0x5d2d2a36e1d0;
 .timescale -9 -12;
P_0x5d2d29f56120 .param/l "i" 0 8 9, +C4<0100>;
S_0x5d2d2a31dd70 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a317110;
 .timescale -9 -12;
S_0x5d2d2a31d530 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a31dd70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a7e22e0 .udp UDP_sumOut, L_0x5d2d2a7e23c0, L_0x5d2d2a7e24d0, L_0x5d2d2a7e2570;
L_0x5d2d2a7e2350 .udp UDP_carryOut, L_0x5d2d2a7e23c0, L_0x5d2d2a7e24d0, L_0x5d2d2a7e2570;
v0x5d2d29f85d30_0 .net "A", 0 0, L_0x5d2d2a7e23c0;  1 drivers
v0x5d2d29f86ef0_0 .net "B", 0 0, L_0x5d2d2a7e24d0;  1 drivers
v0x5d2d29f86fb0_0 .net "Cin", 0 0, L_0x5d2d2a7e2570;  1 drivers
v0x5d2d29f84590_0 .net "Cout", 0 0, L_0x5d2d2a7e2350;  1 drivers
v0x5d2d29f84650_0 .net "sum", 0 0, L_0x5d2d2a7e22e0;  1 drivers
S_0x5d2d2a31aa50 .scope generate, "genAdder[5]" "genAdder[5]" 8 9, 8 9 0, S_0x5d2d2a36e1d0;
 .timescale -9 -12;
P_0x5d2d29facad0 .param/l "i" 0 8 9, +C4<0101>;
S_0x5d2d2a31bbf0 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a31aa50;
 .timescale -9 -12;
S_0x5d2d2a31c8c0 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a31bbf0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a7e2460 .udp UDP_sumOut, L_0x5d2d2a7e2720, L_0x5d2d2a7e27c0, L_0x5d2d2a7e28f0;
L_0x5d2d2a7e2610 .udp UDP_carryOut, L_0x5d2d2a7e2720, L_0x5d2d2a7e27c0, L_0x5d2d2a7e28f0;
v0x5d2d29f830e0_0 .net "A", 0 0, L_0x5d2d2a7e2720;  1 drivers
v0x5d2d29f81c30_0 .net "B", 0 0, L_0x5d2d2a7e27c0;  1 drivers
v0x5d2d29f81cf0_0 .net "Cin", 0 0, L_0x5d2d2a7e28f0;  1 drivers
v0x5d2d29f80780_0 .net "Cout", 0 0, L_0x5d2d2a7e2610;  1 drivers
v0x5d2d29f80840_0 .net "sum", 0 0, L_0x5d2d2a7e2460;  1 drivers
S_0x5d2d2a323520 .scope generate, "genAdder[6]" "genAdder[6]" 8 9, 8 9 0, S_0x5d2d2a36e1d0;
 .timescale -9 -12;
P_0x5d2d29f9a3a0 .param/l "i" 0 8 9, +C4<0110>;
S_0x5d2d2a322ce0 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a323520;
 .timescale -9 -12;
S_0x5d2d2a320200 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a322ce0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a7e2990 .udp UDP_sumOut, L_0x5d2d2a7e2b60, L_0x5d2d2a7e2ca0, L_0x5d2d2a7e2d40;
L_0x5d2d2a7e2a00 .udp UDP_carryOut, L_0x5d2d2a7e2b60, L_0x5d2d2a7e2ca0, L_0x5d2d2a7e2d40;
v0x5d2d29f833d0_0 .net "A", 0 0, L_0x5d2d2a7e2b60;  1 drivers
v0x5d2d29950120_0 .net "B", 0 0, L_0x5d2d2a7e2ca0;  1 drivers
v0x5d2d299501e0_0 .net "Cin", 0 0, L_0x5d2d2a7e2d40;  1 drivers
v0x5d2d2a1bb370_0 .net "Cout", 0 0, L_0x5d2d2a7e2a00;  1 drivers
v0x5d2d2a1bb430_0 .net "sum", 0 0, L_0x5d2d2a7e2990;  1 drivers
S_0x5d2d2a3213a0 .scope generate, "genAdder[7]" "genAdder[7]" 8 9, 8 9 0, S_0x5d2d2a36e1d0;
 .timescale -9 -12;
P_0x5d2d29fdf880 .param/l "i" 0 8 9, +C4<0111>;
S_0x5d2d2a322070 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a3213a0;
 .timescale -9 -12;
S_0x5d2d2a328cd0 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a322070;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a7e2e90 .udp UDP_sumOut, L_0x5d2d2a7e2de0, L_0x5d2d2a7e3760, L_0x5d2d2a7e36a0;
L_0x5d2d2a7e2f00 .udp UDP_carryOut, L_0x5d2d2a7e2de0, L_0x5d2d2a7e3760, L_0x5d2d2a7e36a0;
v0x5d2d2a1bc530_0 .net "A", 0 0, L_0x5d2d2a7e2de0;  1 drivers
v0x5d2d2a1b9bd0_0 .net "B", 0 0, L_0x5d2d2a7e3760;  1 drivers
v0x5d2d2a1b9c90_0 .net "Cin", 0 0, L_0x5d2d2a7e36a0;  1 drivers
v0x5d2d2a1b8720_0 .net "Cout", 0 0, L_0x5d2d2a7e2f00;  1 drivers
v0x5d2d2a1b87e0_0 .net "sum", 0 0, L_0x5d2d2a7e2e90;  1 drivers
S_0x5d2d2a328490 .scope module, "HybridAdderLayer2_1" "HybridAdder" 2 110, 3 1 0, S_0x5d2d2a3c7af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /OUTPUT 16 "sum";
    .port_info 3 /OUTPUT 1 "cout";
P_0x5d2d2a180a90 .param/l "N1" 0 3 1, +C4<00000000000000000000000000001000>;
P_0x5d2d2a180ad0 .param/l "N2" 0 3 1, +C4<00000000000000000000000000001000>;
P_0x5d2d2a180b10 .param/l "addOrSub" 0 3 1, +C4<00000000000000000000000000000000>;
v0x5d2d2a0f6bf0_0 .net "A", 15 0, L_0x5d2d2a7f0360;  1 drivers
v0x5d2d2a0f6cf0_0 .net "B", 15 0, L_0x5d2d2a7f0600;  1 drivers
v0x5d2d2a0f78c0_0 .net "cout", 0 0, L_0x5d2d2a7efd80;  1 drivers
v0x5d2d2a0f7990_0 .net "fn", 0 0, L_0x5d2d2a7ed0d0;  1 drivers
v0x5d2d2a0fe520_0 .net "selectedB", 15 0, L_0x5d2d2a7e40a0;  1 drivers
v0x5d2d2a0fe610_0 .net "sum", 15 0, L_0x5d2d2a7efae0;  alias, 1 drivers
L_0x5d2d2a7ed460 .part L_0x5d2d2a7f0360, 0, 8;
L_0x5d2d2a7ed500 .part L_0x5d2d2a7e40a0, 0, 8;
L_0x5d2d2a7efae0 .concat8 [ 8 8 0 0], L_0x5d2d2a7ecb60, L_0x5d2d2a7efcc0;
L_0x5d2d2a7efff0 .part L_0x5d2d2a7f0360, 8, 8;
L_0x5d2d2a7f00e0 .part L_0x5d2d2a7e40a0, 8, 8;
S_0x5d2d2a3259b0 .scope generate, "genblk1" "genblk1" 3 10, 3 10 0, S_0x5d2d2a328490;
 .timescale -9 -12;
L_0x5d2d2a7e40a0 .functor BUFZ 16, L_0x5d2d2a7f0600, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x5d2d2a326b50 .scope module, "nBitRcpa2Inst" "nBitRcpa2" 3 17, 4 1 0, S_0x5d2d2a328490;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /OUTPUT 8 "sum";
    .port_info 3 /OUTPUT 1 "fn";
P_0x5d2d2a024cd0 .param/l "N" 0 4 1, +C4<00000000000000000000000000001000>;
v0x5d2d2a1c7570_0 .net "A", 7 0, L_0x5d2d2a7ed460;  1 drivers
v0x5d2d2a1c7670_0 .net "B", 7 0, L_0x5d2d2a7ed500;  1 drivers
v0x5d2d2a1c6d30_0 .net "F", 8 0, L_0x5d2d2a7ed290;  1 drivers
v0x5d2d2a1c6df0_0 .net *"_ivl_85", 0 0, L_0x5d2d2a7ed1f0;  1 drivers
L_0x7347fc2c2378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d2d2a1c4250_0 .net/2u *"_ivl_89", 0 0, L_0x7347fc2c2378;  1 drivers
v0x5d2d2a1c53f0_0 .net "carry", 8 0, L_0x5d2d2a7ed030;  1 drivers
v0x5d2d2a1c54d0_0 .net "fn", 0 0, L_0x5d2d2a7ed0d0;  alias, 1 drivers
v0x5d2d2a1c60c0_0 .net "sum", 7 0, L_0x5d2d2a7ecb60;  1 drivers
L_0x5d2d2a7e4c00 .part L_0x5d2d2a7ed460, 7, 1;
L_0x5d2d2a7e4ca0 .part L_0x5d2d2a7ed500, 7, 1;
L_0x5d2d2a7e4d40 .part L_0x5d2d2a7ed030, 8, 1;
L_0x5d2d2a7e4de0 .part L_0x5d2d2a7ed290, 7, 1;
L_0x5d2d2a7e5b60 .part L_0x5d2d2a7ed460, 6, 1;
L_0x5d2d2a7e5c00 .part L_0x5d2d2a7ed500, 6, 1;
L_0x5d2d2a7e5cf0 .part L_0x5d2d2a7ed030, 7, 1;
L_0x5d2d2a7e5de0 .part L_0x5d2d2a7ed290, 6, 1;
L_0x5d2d2a7e6ed0 .part L_0x5d2d2a7ed460, 5, 1;
L_0x5d2d2a7e6f70 .part L_0x5d2d2a7ed500, 5, 1;
L_0x5d2d2a7e7010 .part L_0x5d2d2a7ed030, 6, 1;
L_0x5d2d2a7e70b0 .part L_0x5d2d2a7ed290, 5, 1;
L_0x5d2d2a7e80f0 .part L_0x5d2d2a7ed460, 4, 1;
L_0x5d2d2a7e8220 .part L_0x5d2d2a7ed500, 4, 1;
L_0x5d2d2a7e8350 .part L_0x5d2d2a7ed030, 5, 1;
L_0x5d2d2a7e8480 .part L_0x5d2d2a7ed290, 4, 1;
L_0x5d2d2a7e93f0 .part L_0x5d2d2a7ed460, 3, 1;
L_0x5d2d2a7e9490 .part L_0x5d2d2a7ed500, 3, 1;
L_0x5d2d2a7e95d0 .part L_0x5d2d2a7ed030, 4, 1;
L_0x5d2d2a7e9670 .part L_0x5d2d2a7ed290, 3, 1;
L_0x5d2d2a7e9530 .part L_0x5d2d2a7ed460, 2, 1;
L_0x5d2d2a7ea5f0 .part L_0x5d2d2a7ed500, 2, 1;
L_0x5d2d2a7e9710 .part L_0x5d2d2a7ed030, 3, 1;
L_0x5d2d2a7ea750 .part L_0x5d2d2a7ed290, 2, 1;
L_0x5d2d2a7eb6d0 .part L_0x5d2d2a7ed460, 1, 1;
L_0x5d2d2a7eb770 .part L_0x5d2d2a7ed500, 1, 1;
L_0x5d2d2a7ea7f0 .part L_0x5d2d2a7ed030, 2, 1;
L_0x5d2d2a7eb8f0 .part L_0x5d2d2a7ed290, 1, 1;
L_0x5d2d2a7ec800 .part L_0x5d2d2a7ed460, 0, 1;
L_0x5d2d2a7ec9b0 .part L_0x5d2d2a7ed500, 0, 1;
L_0x5d2d2a7eb990 .part L_0x5d2d2a7ed030, 1, 1;
L_0x5d2d2a7ecd70 .part L_0x5d2d2a7ed290, 0, 1;
LS_0x5d2d2a7ecb60_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a7ec430, L_0x5d2d2a7eb2b0, L_0x5d2d2a7ea1d0, L_0x5d2d2a7e9070;
LS_0x5d2d2a7ecb60_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a7e7c80, L_0x5d2d2a7e6a10, L_0x5d2d2a7e5740, L_0x5d2d2a7e47e0;
L_0x5d2d2a7ecb60 .concat8 [ 4 4 0 0], LS_0x5d2d2a7ecb60_0_0, LS_0x5d2d2a7ecb60_0_4;
LS_0x5d2d2a7ed030_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a7ec670, L_0x5d2d2a7eb540, L_0x5d2d2a7ea460, L_0x5d2d2a7e92b0;
LS_0x5d2d2a7ed030_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a7e7f60, L_0x5d2d2a7e6d40, L_0x5d2d2a7e5a10, L_0x5d2d2a7e4ab0;
LS_0x5d2d2a7ed030_0_8 .concat8 [ 1 0 0 0], L_0x5d2d2a7ed1f0;
L_0x5d2d2a7ed030 .concat8 [ 4 4 1 0], LS_0x5d2d2a7ed030_0_0, LS_0x5d2d2a7ed030_0_4, LS_0x5d2d2a7ed030_0_8;
L_0x5d2d2a7ed1f0 .part L_0x5d2d2a7ed290, 8, 1;
LS_0x5d2d2a7ed290_0_0 .concat8 [ 1 1 1 1], L_0x7347fc2c2378, L_0x5d2d2a7ebc10, L_0x5d2d2a7eaa50, L_0x5d2d2a7e9970;
LS_0x5d2d2a7ed290_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a7e8810, L_0x5d2d2a7e7420, L_0x5d2d2a7e6160, L_0x5d2d2a7e5080;
LS_0x5d2d2a7ed290_0_8 .concat8 [ 1 0 0 0], L_0x5d2d2a7e41f0;
L_0x5d2d2a7ed290 .concat8 [ 4 4 1 0], LS_0x5d2d2a7ed290_0_0, LS_0x5d2d2a7ed290_0_4, LS_0x5d2d2a7ed290_0_8;
L_0x5d2d2a7ed0d0 .part L_0x5d2d2a7ed290, 8, 1;
S_0x5d2d2a327820 .scope generate, "rcpa2Loop[0]" "rcpa2Loop[0]" 4 16, 4 16 0, S_0x5d2d2a326b50;
 .timescale -9 -12;
P_0x5d2d2a00ee10 .param/l "i" 0 4 16, +C4<00>;
S_0x5d2d2a32e480 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a327820;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d29edb3a0_0 .net "Y", 0 0, L_0x5d2d2a7ec1d0;  1 drivers
v0x5d2d29edb440_0 .net "a", 0 0, L_0x5d2d2a7ec800;  1 drivers
v0x5d2d29ed9ef0_0 .net "b", 0 0, L_0x5d2d2a7ec9b0;  1 drivers
v0x5d2d29ed9fc0_0 .net "cIn", 0 0, L_0x5d2d2a7eb990;  1 drivers
v0x5d2d29ed8a40_0 .net "cOut", 0 0, L_0x5d2d2a7ec670;  1 drivers
v0x5d2d29ed7590_0 .net "fIn", 0 0, L_0x5d2d2a7ecd70;  1 drivers
v0x5d2d29eda1e0_0 .net "fOut", 0 0, L_0x5d2d2a7ebc10;  1 drivers
v0x5d2d29eda280_0 .net "notCIn", 0 0, L_0x5d2d2a7ebd10;  1 drivers
v0x5d2d298beec0_0 .net "notCOut", 0 0, L_0x5d2d2a7ec5e0;  1 drivers
v0x5d2d298bef60_0 .net "notFIn", 0 0, L_0x5d2d2a7ec260;  1 drivers
v0x5d2d29ea82d0_0 .net "notFOut", 0 0, L_0x5d2d2a7ebba0;  1 drivers
v0x5d2d29ea4dc0_0 .net "s", 0 0, L_0x5d2d2a7ec430;  1 drivers
S_0x5d2d2a32dc40 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a32e480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a1493b0_0 .net "a", 0 0, L_0x5d2d2a7ec800;  alias, 1 drivers
v0x5d2d2a149480_0 .net "b", 0 0, L_0x5d2d2a7ec9b0;  alias, 1 drivers
v0x5d2d29ad3220_0 .net "c", 0 0, L_0x5d2d2a7ebd10;  alias, 1 drivers
v0x5d2d29f4c9b0_0 .net "node1", 0 0, L_0x5d2d2a7ebee0;  1 drivers
v0x5d2d29f4db70_0 .net "node2", 0 0, L_0x5d2d2a7ebf70;  1 drivers
v0x5d2d29f4b210_0 .net "out", 0 0, L_0x5d2d2a7ec1d0;  alias, 1 drivers
S_0x5d2d2a32b160 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a32dc40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7ec0b0 .functor AND 1, L_0x5d2d2a7ebf70, L_0x5d2d2a7ebd10, C4<1>, C4<1>;
L_0x5d2d2a7ec1d0 .functor NOT 1, L_0x5d2d2a7ec0b0, C4<0>, C4<0>, C4<0>;
v0x5d2d29b038f0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7ec0b0;  1 drivers
v0x5d2d2a14bd10_0 .net "a", 0 0, L_0x5d2d2a7ebf70;  alias, 1 drivers
v0x5d2d2a14bdd0_0 .net "b", 0 0, L_0x5d2d2a7ebd10;  alias, 1 drivers
v0x5d2d2a14ced0_0 .net "out", 0 0, L_0x5d2d2a7ec1d0;  alias, 1 drivers
S_0x5d2d2a32c300 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a32dc40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7ebe50 .functor OR 1, L_0x5d2d2a7ec800, L_0x5d2d2a7ec9b0, C4<0>, C4<0>;
L_0x5d2d2a7ebee0 .functor NOT 1, L_0x5d2d2a7ebe50, C4<0>, C4<0>, C4<0>;
v0x5d2d2a14a570_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7ebe50;  1 drivers
v0x5d2d2a1490c0_0 .net "a", 0 0, L_0x5d2d2a7ec800;  alias, 1 drivers
v0x5d2d2a149180_0 .net "b", 0 0, L_0x5d2d2a7ec9b0;  alias, 1 drivers
v0x5d2d2a147c10_0 .net "out", 0 0, L_0x5d2d2a7ebee0;  alias, 1 drivers
S_0x5d2d2a32cfd0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a32dc40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7ebf70 .functor NOT 1, L_0x5d2d2a7ebee0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a146760_0 .net "a", 0 0, L_0x5d2d2a7ebee0;  alias, 1 drivers
v0x5d2d2a146820_0 .net "out", 0 0, L_0x5d2d2a7ebf70;  alias, 1 drivers
S_0x5d2d2a333c30 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a32e480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7eb810 .functor AND 1, L_0x5d2d2a7ec800, L_0x5d2d2a7ec9b0, C4<1>, C4<1>;
L_0x5d2d2a7ebba0 .functor NOT 1, L_0x5d2d2a7eb810, C4<0>, C4<0>, C4<0>;
v0x5d2d29f4b2b0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7eb810;  1 drivers
v0x5d2d29f49d60_0 .net "a", 0 0, L_0x5d2d2a7ec800;  alias, 1 drivers
v0x5d2d29f488b0_0 .net "b", 0 0, L_0x5d2d2a7ec9b0;  alias, 1 drivers
v0x5d2d29f47400_0 .net "out", 0 0, L_0x5d2d2a7ebba0;  alias, 1 drivers
S_0x5d2d2a3333f0 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a32e480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7ec310 .functor AND 1, L_0x5d2d2a7ec260, L_0x5d2d2a7ec1d0, C4<1>, C4<1>;
L_0x5d2d2a7ec430 .functor NOT 1, L_0x5d2d2a7ec310, C4<0>, C4<0>, C4<0>;
v0x5d2d29f4a050_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7ec310;  1 drivers
v0x5d2d2991fb00_0 .net "a", 0 0, L_0x5d2d2a7ec260;  alias, 1 drivers
v0x5d2d2991fbc0_0 .net "b", 0 0, L_0x5d2d2a7ec1d0;  alias, 1 drivers
v0x5d2d29f151d0_0 .net "out", 0 0, L_0x5d2d2a7ec430;  alias, 1 drivers
S_0x5d2d2a330910 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a32e480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7ec4c0 .functor AND 1, L_0x5d2d2a7ecd70, L_0x5d2d2a7ec1d0, C4<1>, C4<1>;
L_0x5d2d2a7ec5e0 .functor NOT 1, L_0x5d2d2a7ec4c0, C4<0>, C4<0>, C4<0>;
v0x5d2d29f16390_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7ec4c0;  1 drivers
v0x5d2d29f13a30_0 .net "a", 0 0, L_0x5d2d2a7ecd70;  alias, 1 drivers
v0x5d2d29f13af0_0 .net "b", 0 0, L_0x5d2d2a7ec1d0;  alias, 1 drivers
v0x5d2d29f12580_0 .net "out", 0 0, L_0x5d2d2a7ec5e0;  alias, 1 drivers
S_0x5d2d2a331ab0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a32e480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7ebc10 .functor NOT 1, L_0x5d2d2a7ebba0, C4<0>, C4<0>, C4<0>;
v0x5d2d29f110d0_0 .net "a", 0 0, L_0x5d2d2a7ebba0;  alias, 1 drivers
v0x5d2d29f11190_0 .net "out", 0 0, L_0x5d2d2a7ebc10;  alias, 1 drivers
S_0x5d2d2a332780 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a32e480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7ebd10 .functor NOT 1, L_0x5d2d2a7eb990, C4<0>, C4<0>, C4<0>;
v0x5d2d29f0fc20_0 .net "a", 0 0, L_0x5d2d2a7eb990;  alias, 1 drivers
v0x5d2d29f12870_0 .net "out", 0 0, L_0x5d2d2a7ebd10;  alias, 1 drivers
S_0x5d2d2a3393e0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a32e480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7ec260 .functor NOT 1, L_0x5d2d2a7ecd70, C4<0>, C4<0>, C4<0>;
v0x5d2d298ef4e0_0 .net "a", 0 0, L_0x5d2d2a7ecd70;  alias, 1 drivers
v0x5d2d298ef580_0 .net "out", 0 0, L_0x5d2d2a7ec260;  alias, 1 drivers
S_0x5d2d2a338ba0 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a32e480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7ec670 .functor NOT 1, L_0x5d2d2a7ec5e0, C4<0>, C4<0>, C4<0>;
v0x5d2d29edcb40_0 .net "a", 0 0, L_0x5d2d2a7ec5e0;  alias, 1 drivers
v0x5d2d29eddd00_0 .net "out", 0 0, L_0x5d2d2a7ec670;  alias, 1 drivers
S_0x5d2d2a3360c0 .scope generate, "rcpa2Loop[1]" "rcpa2Loop[1]" 4 16, 4 16 0, S_0x5d2d2a326b50;
 .timescale -9 -12;
P_0x5d2d2a085560 .param/l "i" 0 4 16, +C4<01>;
S_0x5d2d2a337260 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a3360c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d29df8220_0 .net "Y", 0 0, L_0x5d2d2a7eb050;  1 drivers
v0x5d2d29df82c0_0 .net "a", 0 0, L_0x5d2d2a7eb6d0;  1 drivers
v0x5d2d29df6d70_0 .net "b", 0 0, L_0x5d2d2a7eb770;  1 drivers
v0x5d2d29df6e10_0 .net "cIn", 0 0, L_0x5d2d2a7ea7f0;  1 drivers
v0x5d2d29df99c0_0 .net "cOut", 0 0, L_0x5d2d2a7eb540;  1 drivers
v0x5d2d29dc7ab0_0 .net "fIn", 0 0, L_0x5d2d2a7eb8f0;  1 drivers
v0x5d2d29dc45a0_0 .net "fOut", 0 0, L_0x5d2d2a7eaa50;  1 drivers
v0x5d2d29dc4640_0 .net "notCIn", 0 0, L_0x5d2d2a7eab90;  1 drivers
v0x5d2d29dc5760_0 .net "notCOut", 0 0, L_0x5d2d2a7eb4b0;  1 drivers
v0x5d2d29dc5800_0 .net "notFIn", 0 0, L_0x5d2d2a7eb0e0;  1 drivers
v0x5d2d29dc2e00_0 .net "notFOut", 0 0, L_0x5d2d2a7ea9e0;  1 drivers
v0x5d2d29dc1950_0 .net "s", 0 0, L_0x5d2d2a7eb2b0;  1 drivers
S_0x5d2d2a337f30 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a337260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d29e6d8f0_0 .net "a", 0 0, L_0x5d2d2a7eb6d0;  alias, 1 drivers
v0x5d2d29e6d990_0 .net "b", 0 0, L_0x5d2d2a7eb770;  alias, 1 drivers
v0x5d2d29e6af90_0 .net "c", 0 0, L_0x5d2d2a7eab90;  alias, 1 drivers
v0x5d2d29e69ae0_0 .net "node1", 0 0, L_0x5d2d2a7ead60;  1 drivers
v0x5d2d29e68630_0 .net "node2", 0 0, L_0x5d2d2a7eadf0;  1 drivers
v0x5d2d29e67180_0 .net "out", 0 0, L_0x5d2d2a7eb050;  alias, 1 drivers
S_0x5d2d2a2fca00 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a337f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7eaf30 .functor AND 1, L_0x5d2d2a7eadf0, L_0x5d2d2a7eab90, C4<1>, C4<1>;
L_0x5d2d2a7eb050 .functor NOT 1, L_0x5d2d2a7eaf30, C4<0>, C4<0>, C4<0>;
v0x5d2d29ea6030_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7eaf30;  1 drivers
v0x5d2d29ea3620_0 .net "a", 0 0, L_0x5d2d2a7eadf0;  alias, 1 drivers
v0x5d2d29ea36e0_0 .net "b", 0 0, L_0x5d2d2a7eab90;  alias, 1 drivers
v0x5d2d29ea2170_0 .net "out", 0 0, L_0x5d2d2a7eb050;  alias, 1 drivers
S_0x5d2d2a2da2a0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a337f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7eacd0 .functor OR 1, L_0x5d2d2a7eb6d0, L_0x5d2d2a7eb770, C4<0>, C4<0>;
L_0x5d2d2a7ead60 .functor NOT 1, L_0x5d2d2a7eacd0, C4<0>, C4<0>, C4<0>;
v0x5d2d29ea0cc0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7eacd0;  1 drivers
v0x5d2d29e9f810_0 .net "a", 0 0, L_0x5d2d2a7eb6d0;  alias, 1 drivers
v0x5d2d29e9f8d0_0 .net "b", 0 0, L_0x5d2d2a7eb770;  alias, 1 drivers
v0x5d2d29ea2460_0 .net "out", 0 0, L_0x5d2d2a7ead60;  alias, 1 drivers
S_0x5d2d2a2d9a60 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a337f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7eadf0 .functor NOT 1, L_0x5d2d2a7ead60, C4<0>, C4<0>, C4<0>;
v0x5d2d29e6c730_0 .net "a", 0 0, L_0x5d2d2a7ead60;  alias, 1 drivers
v0x5d2d29e6c800_0 .net "out", 0 0, L_0x5d2d2a7eadf0;  alias, 1 drivers
S_0x5d2d2a2d6f80 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a337260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7ea690 .functor AND 1, L_0x5d2d2a7eb6d0, L_0x5d2d2a7eb770, C4<1>, C4<1>;
L_0x5d2d2a7ea9e0 .functor NOT 1, L_0x5d2d2a7ea690, C4<0>, C4<0>, C4<0>;
v0x5d2d29e67220_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7ea690;  1 drivers
v0x5d2d29e69dd0_0 .net "a", 0 0, L_0x5d2d2a7eb6d0;  alias, 1 drivers
v0x5d2d29e37ec0_0 .net "b", 0 0, L_0x5d2d2a7eb770;  alias, 1 drivers
v0x5d2d29e349b0_0 .net "out", 0 0, L_0x5d2d2a7ea9e0;  alias, 1 drivers
S_0x5d2d2a2d8120 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a337260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7eb190 .functor AND 1, L_0x5d2d2a7eb0e0, L_0x5d2d2a7eb050, C4<1>, C4<1>;
L_0x5d2d2a7eb2b0 .functor NOT 1, L_0x5d2d2a7eb190, C4<0>, C4<0>, C4<0>;
v0x5d2d29e35b70_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7eb190;  1 drivers
v0x5d2d29e33210_0 .net "a", 0 0, L_0x5d2d2a7eb0e0;  alias, 1 drivers
v0x5d2d29e332d0_0 .net "b", 0 0, L_0x5d2d2a7eb050;  alias, 1 drivers
v0x5d2d29e31d60_0 .net "out", 0 0, L_0x5d2d2a7eb2b0;  alias, 1 drivers
S_0x5d2d2a2d8df0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a337260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7eb390 .functor AND 1, L_0x5d2d2a7eb8f0, L_0x5d2d2a7eb050, C4<1>, C4<1>;
L_0x5d2d2a7eb4b0 .functor NOT 1, L_0x5d2d2a7eb390, C4<0>, C4<0>, C4<0>;
v0x5d2d29e308b0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7eb390;  1 drivers
v0x5d2d29e2f400_0 .net "a", 0 0, L_0x5d2d2a7eb8f0;  alias, 1 drivers
v0x5d2d29e2f4c0_0 .net "b", 0 0, L_0x5d2d2a7eb050;  alias, 1 drivers
v0x5d2d29e32050_0 .net "out", 0 0, L_0x5d2d2a7eb4b0;  alias, 1 drivers
S_0x5d2d2a2dfb40 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a337260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7eaa50 .functor NOT 1, L_0x5d2d2a7ea9e0, C4<0>, C4<0>, C4<0>;
v0x5d2d29dfc320_0 .net "a", 0 0, L_0x5d2d2a7ea9e0;  alias, 1 drivers
v0x5d2d29dfc3e0_0 .net "out", 0 0, L_0x5d2d2a7eaa50;  alias, 1 drivers
S_0x5d2d2a2df300 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a337260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7eab90 .functor NOT 1, L_0x5d2d2a7ea7f0, C4<0>, C4<0>, C4<0>;
v0x5d2d29dfd4e0_0 .net "a", 0 0, L_0x5d2d2a7ea7f0;  alias, 1 drivers
v0x5d2d29dfd5a0_0 .net "out", 0 0, L_0x5d2d2a7eab90;  alias, 1 drivers
S_0x5d2d2a2dc820 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a337260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7eb0e0 .functor NOT 1, L_0x5d2d2a7eb8f0, C4<0>, C4<0>, C4<0>;
v0x5d2d29dfab80_0 .net "a", 0 0, L_0x5d2d2a7eb8f0;  alias, 1 drivers
v0x5d2d29dfac20_0 .net "out", 0 0, L_0x5d2d2a7eb0e0;  alias, 1 drivers
S_0x5d2d2a2dd9c0 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a337260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7eb540 .functor NOT 1, L_0x5d2d2a7eb4b0, C4<0>, C4<0>, C4<0>;
v0x5d2d29df96d0_0 .net "a", 0 0, L_0x5d2d2a7eb4b0;  alias, 1 drivers
v0x5d2d29df9770_0 .net "out", 0 0, L_0x5d2d2a7eb540;  alias, 1 drivers
S_0x5d2d2a2de690 .scope generate, "rcpa2Loop[2]" "rcpa2Loop[2]" 4 16, 4 16 0, S_0x5d2d2a326b50;
 .timescale -9 -12;
P_0x5d2d2a0d2c20 .param/l "i" 0 4 16, +C4<010>;
S_0x5d2d2a2e52f0 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a2de690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a06acb0_0 .net "Y", 0 0, L_0x5d2d2a7e9f70;  1 drivers
v0x5d2d2a06ad50_0 .net "a", 0 0, L_0x5d2d2a7e9530;  1 drivers
v0x5d2d2a031a20_0 .net "b", 0 0, L_0x5d2d2a7ea5f0;  1 drivers
v0x5d2d2a031af0_0 .net "cIn", 0 0, L_0x5d2d2a7e9710;  1 drivers
v0x5d2d29ff9030_0 .net "cOut", 0 0, L_0x5d2d2a7ea460;  1 drivers
v0x5d2d29ff90d0_0 .net "fIn", 0 0, L_0x5d2d2a7ea750;  1 drivers
v0x5d2d29fbfcb0_0 .net "fOut", 0 0, L_0x5d2d2a7e9970;  1 drivers
v0x5d2d29fbfd50_0 .net "notCIn", 0 0, L_0x5d2d2a7e9ab0;  1 drivers
v0x5d2d29f872c0_0 .net "notCOut", 0 0, L_0x5d2d2a7ea380;  1 drivers
v0x5d2d29f87360_0 .net "notFIn", 0 0, L_0x5d2d2a7ea000;  1 drivers
v0x5d2d2a1bc900_0 .net "notFOut", 0 0, L_0x5d2d2a7e98e0;  1 drivers
v0x5d2d2a184980_0 .net "s", 0 0, L_0x5d2d2a7ea1d0;  1 drivers
S_0x5d2d2a2e4ab0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a2e52f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d29d87dd0_0 .net "a", 0 0, L_0x5d2d2a7e9530;  alias, 1 drivers
v0x5d2d29d87ea0_0 .net "b", 0 0, L_0x5d2d2a7ea5f0;  alias, 1 drivers
v0x5d2d29d86920_0 .net "c", 0 0, L_0x5d2d2a7e9ab0;  alias, 1 drivers
v0x5d2d29d89570_0 .net "node1", 0 0, L_0x5d2d2a7e9c80;  1 drivers
v0x5d2d2a3bf110_0 .net "node2", 0 0, L_0x5d2d2a7e9d10;  1 drivers
v0x5d2d29f193b0_0 .net "out", 0 0, L_0x5d2d2a7e9f70;  alias, 1 drivers
S_0x5d2d2a2e1fd0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a2e4ab0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7e9e50 .functor AND 1, L_0x5d2d2a7e9d10, L_0x5d2d2a7e9ab0, C4<1>, C4<1>;
L_0x5d2d2a7e9f70 .functor NOT 1, L_0x5d2d2a7e9e50, C4<0>, C4<0>, C4<0>;
v0x5d2d29dc0550_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7e9e50;  1 drivers
v0x5d2d29dbeff0_0 .net "a", 0 0, L_0x5d2d2a7e9d10;  alias, 1 drivers
v0x5d2d29dbf0b0_0 .net "b", 0 0, L_0x5d2d2a7e9ab0;  alias, 1 drivers
v0x5d2d29dc1c40_0 .net "out", 0 0, L_0x5d2d2a7e9f70;  alias, 1 drivers
S_0x5d2d2a2e3170 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a2e4ab0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7e9bf0 .functor OR 1, L_0x5d2d2a7e9530, L_0x5d2d2a7ea5f0, C4<0>, C4<0>;
L_0x5d2d2a7e9c80 .functor NOT 1, L_0x5d2d2a7e9bf0, C4<0>, C4<0>, C4<0>;
v0x5d2d29d8bed0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7e9bf0;  1 drivers
v0x5d2d29d8d090_0 .net "a", 0 0, L_0x5d2d2a7e9530;  alias, 1 drivers
v0x5d2d29d8d150_0 .net "b", 0 0, L_0x5d2d2a7ea5f0;  alias, 1 drivers
v0x5d2d29d8a730_0 .net "out", 0 0, L_0x5d2d2a7e9c80;  alias, 1 drivers
S_0x5d2d2a2e3e40 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a2e4ab0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7e9d10 .functor NOT 1, L_0x5d2d2a7e9c80, C4<0>, C4<0>, C4<0>;
v0x5d2d29d89280_0 .net "a", 0 0, L_0x5d2d2a7e9c80;  alias, 1 drivers
v0x5d2d29d89320_0 .net "out", 0 0, L_0x5d2d2a7e9d10;  alias, 1 drivers
S_0x5d2d2a2eaaa0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a2e52f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7e97c0 .functor AND 1, L_0x5d2d2a7e9530, L_0x5d2d2a7ea5f0, C4<1>, C4<1>;
L_0x5d2d2a7e98e0 .functor NOT 1, L_0x5d2d2a7e97c0, C4<0>, C4<0>, C4<0>;
v0x5d2d29f19450_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7e97c0;  1 drivers
v0x5d2d2a37d1d0_0 .net "a", 0 0, L_0x5d2d2a7e9530;  alias, 1 drivers
v0x5d2d2a345280_0 .net "b", 0 0, L_0x5d2d2a7ea5f0;  alias, 1 drivers
v0x5d2d2a30c890_0 .net "out", 0 0, L_0x5d2d2a7e98e0;  alias, 1 drivers
S_0x5d2d2a2ea260 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a2e52f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7ea0b0 .functor AND 1, L_0x5d2d2a7ea000, L_0x5d2d2a7e9f70, C4<1>, C4<1>;
L_0x5d2d2a7ea1d0 .functor NOT 1, L_0x5d2d2a7ea0b0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a2d3540_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7ea0b0;  1 drivers
v0x5d2d2a2d3620_0 .net "a", 0 0, L_0x5d2d2a7ea000;  alias, 1 drivers
v0x5d2d2a29cbe0_0 .net "b", 0 0, L_0x5d2d2a7e9f70;  alias, 1 drivers
v0x5d2d2a29be60_0 .net "out", 0 0, L_0x5d2d2a7ea1d0;  alias, 1 drivers
S_0x5d2d2a2e7780 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a2e52f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7ea260 .functor AND 1, L_0x5d2d2a7ea750, L_0x5d2d2a7e9f70, C4<1>, C4<1>;
L_0x5d2d2a7ea380 .functor NOT 1, L_0x5d2d2a7ea260, C4<0>, C4<0>, C4<0>;
v0x5d2d2a263ee0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7ea260;  1 drivers
v0x5d2d2a22bf60_0 .net "a", 0 0, L_0x5d2d2a7ea750;  alias, 1 drivers
v0x5d2d2a22c020_0 .net "b", 0 0, L_0x5d2d2a7e9f70;  alias, 1 drivers
v0x5d2d2a1f3fe0_0 .net "out", 0 0, L_0x5d2d2a7ea380;  alias, 1 drivers
S_0x5d2d2a2e8920 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a2e52f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7e9970 .functor NOT 1, L_0x5d2d2a7e98e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a1bd680_0 .net "a", 0 0, L_0x5d2d2a7e98e0;  alias, 1 drivers
v0x5d2d2a1bd740_0 .net "out", 0 0, L_0x5d2d2a7e9970;  alias, 1 drivers
S_0x5d2d2a2e95f0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a2e52f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7e9ab0 .functor NOT 1, L_0x5d2d2a7e9710, C4<0>, C4<0>, C4<0>;
v0x5d2d2a115320_0 .net "a", 0 0, L_0x5d2d2a7e9710;  alias, 1 drivers
v0x5d2d2a1153e0_0 .net "out", 0 0, L_0x5d2d2a7e9ab0;  alias, 1 drivers
S_0x5d2d2a2f0250 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a2e52f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7ea000 .functor NOT 1, L_0x5d2d2a7ea750, C4<0>, C4<0>, C4<0>;
v0x5d2d2a0dc930_0 .net "a", 0 0, L_0x5d2d2a7ea750;  alias, 1 drivers
v0x5d2d2a0dc9d0_0 .net "out", 0 0, L_0x5d2d2a7ea000;  alias, 1 drivers
S_0x5d2d2a2efa10 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a2e52f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7ea460 .functor NOT 1, L_0x5d2d2a7ea380, C4<0>, C4<0>, C4<0>;
v0x5d2d2a0a36a0_0 .net "a", 0 0, L_0x5d2d2a7ea380;  alias, 1 drivers
v0x5d2d2a0a3770_0 .net "out", 0 0, L_0x5d2d2a7ea460;  alias, 1 drivers
S_0x5d2d2a2ecf30 .scope generate, "rcpa2Loop[3]" "rcpa2Loop[3]" 4 16, 4 16 0, S_0x5d2d2a326b50;
 .timescale -9 -12;
P_0x5d2d2a20dfe0 .param/l "i" 0 4 16, +C4<011>;
S_0x5d2d2a2ee0d0 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a2ecf30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a29fd80_0 .net "Y", 0 0, L_0x5d2d2a7e8e10;  1 drivers
v0x5d2d2a29fe20_0 .net "a", 0 0, L_0x5d2d2a7e93f0;  1 drivers
v0x5d2d2a2a6ad0_0 .net "b", 0 0, L_0x5d2d2a7e9490;  1 drivers
v0x5d2d2a2a6ba0_0 .net "cIn", 0 0, L_0x5d2d2a7e95d0;  1 drivers
v0x5d2d2a2a6290_0 .net "cOut", 0 0, L_0x5d2d2a7e92b0;  1 drivers
v0x5d2d2a2a6330_0 .net "fIn", 0 0, L_0x5d2d2a7e9670;  1 drivers
v0x5d2d2a2a37b0_0 .net "fOut", 0 0, L_0x5d2d2a7e8810;  1 drivers
v0x5d2d2a2a3850_0 .net "notCIn", 0 0, L_0x5d2d2a7e8950;  1 drivers
v0x5d2d2a2a4950_0 .net "notCOut", 0 0, L_0x5d2d2a7e9220;  1 drivers
v0x5d2d2a2a49f0_0 .net "notFIn", 0 0, L_0x5d2d2a7e8ea0;  1 drivers
v0x5d2d2a2a5620_0 .net "notFOut", 0 0, L_0x5d2d2a7e8780;  1 drivers
v0x5d2d2a2a5710_0 .net "s", 0 0, L_0x5d2d2a7e9070;  1 drivers
S_0x5d2d2a2eeda0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a2ee0d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d29e6dcc0_0 .net "a", 0 0, L_0x5d2d2a7e93f0;  alias, 1 drivers
v0x5d2d29e6dd60_0 .net "b", 0 0, L_0x5d2d2a7e9490;  alias, 1 drivers
v0x5d2d29e35f40_0 .net "c", 0 0, L_0x5d2d2a7e8950;  alias, 1 drivers
v0x5d2d29dfd8b0_0 .net "node1", 0 0, L_0x5d2d2a7e8b20;  1 drivers
v0x5d2d29dc5b30_0 .net "node2", 0 0, L_0x5d2d2a7e8bb0;  1 drivers
v0x5d2d29d8d460_0 .net "out", 0 0, L_0x5d2d2a7e8e10;  alias, 1 drivers
S_0x5d2d2a2f5a00 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a2eeda0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7e8cf0 .functor AND 1, L_0x5d2d2a7e8bb0, L_0x5d2d2a7e8950, C4<1>, C4<1>;
L_0x5d2d2a7e8e10 .functor NOT 1, L_0x5d2d2a7e8cf0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a14e020_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7e8cf0;  1 drivers
v0x5d2d2a14d2a0_0 .net "a", 0 0, L_0x5d2d2a7e8bb0;  alias, 1 drivers
v0x5d2d2a14d360_0 .net "b", 0 0, L_0x5d2d2a7e8950;  alias, 1 drivers
v0x5d2d29f4df40_0 .net "out", 0 0, L_0x5d2d2a7e8e10;  alias, 1 drivers
S_0x5d2d2a2f51c0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a2eeda0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7e8a90 .functor OR 1, L_0x5d2d2a7e93f0, L_0x5d2d2a7e9490, C4<0>, C4<0>;
L_0x5d2d2a7e8b20 .functor NOT 1, L_0x5d2d2a7e8a90, C4<0>, C4<0>, C4<0>;
v0x5d2d29ed6380_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7e8a90;  1 drivers
v0x5d2d29f16760_0 .net "a", 0 0, L_0x5d2d2a7e93f0;  alias, 1 drivers
v0x5d2d29f16820_0 .net "b", 0 0, L_0x5d2d2a7e9490;  alias, 1 drivers
v0x5d2d29ede0d0_0 .net "out", 0 0, L_0x5d2d2a7e8b20;  alias, 1 drivers
S_0x5d2d2a2f26e0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a2eeda0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7e8bb0 .functor NOT 1, L_0x5d2d2a7e8b20, C4<0>, C4<0>, C4<0>;
v0x5d2d29ea6350_0 .net "a", 0 0, L_0x5d2d2a7e8b20;  alias, 1 drivers
v0x5d2d29ea6420_0 .net "out", 0 0, L_0x5d2d2a7e8bb0;  alias, 1 drivers
S_0x5d2d2a2f3880 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a2ee0d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7e7150 .functor AND 1, L_0x5d2d2a7e93f0, L_0x5d2d2a7e9490, C4<1>, C4<1>;
L_0x5d2d2a7e8780 .functor NOT 1, L_0x5d2d2a7e7150, C4<0>, C4<0>, C4<0>;
v0x5d2d29d8d500_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7e7150;  1 drivers
v0x5d2d2a2f4550_0 .net "a", 0 0, L_0x5d2d2a7e93f0;  alias, 1 drivers
v0x5d2d2a2fb1b0_0 .net "b", 0 0, L_0x5d2d2a7e9490;  alias, 1 drivers
v0x5d2d2a2fb2a0_0 .net "out", 0 0, L_0x5d2d2a7e8780;  alias, 1 drivers
S_0x5d2d2a2fa970 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a2ee0d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7e8f50 .functor AND 1, L_0x5d2d2a7e8ea0, L_0x5d2d2a7e8e10, C4<1>, C4<1>;
L_0x5d2d2a7e9070 .functor NOT 1, L_0x5d2d2a7e8f50, C4<0>, C4<0>, C4<0>;
v0x5d2d2a2f7e90_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7e8f50;  1 drivers
v0x5d2d2a2f7f70_0 .net "a", 0 0, L_0x5d2d2a7e8ea0;  alias, 1 drivers
v0x5d2d2a2f9030_0 .net "b", 0 0, L_0x5d2d2a7e8e10;  alias, 1 drivers
v0x5d2d2a2f9120_0 .net "out", 0 0, L_0x5d2d2a7e9070;  alias, 1 drivers
S_0x5d2d2a2f9d00 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a2ee0d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7e9100 .functor AND 1, L_0x5d2d2a7e9670, L_0x5d2d2a7e8e10, C4<1>, C4<1>;
L_0x5d2d2a7e9220 .functor NOT 1, L_0x5d2d2a7e9100, C4<0>, C4<0>, C4<0>;
v0x5d2d2a300960_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7e9100;  1 drivers
v0x5d2d2a300a60_0 .net "a", 0 0, L_0x5d2d2a7e9670;  alias, 1 drivers
v0x5d2d2a300120_0 .net "b", 0 0, L_0x5d2d2a7e8e10;  alias, 1 drivers
v0x5d2d2a3001c0_0 .net "out", 0 0, L_0x5d2d2a7e9220;  alias, 1 drivers
S_0x5d2d2a2fd640 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a2ee0d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7e8810 .functor NOT 1, L_0x5d2d2a7e8780, C4<0>, C4<0>, C4<0>;
v0x5d2d2a2fe7e0_0 .net "a", 0 0, L_0x5d2d2a7e8780;  alias, 1 drivers
v0x5d2d2a2fe8a0_0 .net "out", 0 0, L_0x5d2d2a7e8810;  alias, 1 drivers
S_0x5d2d2a2ff4b0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a2ee0d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7e8950 .functor NOT 1, L_0x5d2d2a7e95d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a2adad0_0 .net "a", 0 0, L_0x5d2d2a7e95d0;  alias, 1 drivers
v0x5d2d2a2adbb0_0 .net "out", 0 0, L_0x5d2d2a7e8950;  alias, 1 drivers
S_0x5d2d2a2a1230 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a2ee0d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7e8ea0 .functor NOT 1, L_0x5d2d2a7e9670, C4<0>, C4<0>, C4<0>;
v0x5d2d2a2a09f0_0 .net "a", 0 0, L_0x5d2d2a7e9670;  alias, 1 drivers
v0x5d2d2a2a0a90_0 .net "out", 0 0, L_0x5d2d2a7e8ea0;  alias, 1 drivers
S_0x5d2d2a29df10 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a2ee0d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7e92b0 .functor NOT 1, L_0x5d2d2a7e9220, C4<0>, C4<0>, C4<0>;
v0x5d2d2a29f0b0_0 .net "a", 0 0, L_0x5d2d2a7e9220;  alias, 1 drivers
v0x5d2d2a29f180_0 .net "out", 0 0, L_0x5d2d2a7e92b0;  alias, 1 drivers
S_0x5d2d2a2ac280 .scope generate, "rcpa2Loop[4]" "rcpa2Loop[4]" 4 16, 4 16 0, S_0x5d2d2a326b50;
 .timescale -9 -12;
P_0x5d2d2a2bf410 .param/l "i" 0 4 16, +C4<0100>;
S_0x5d2d2a2aba40 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a2ac280;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a267940_0 .net "Y", 0 0, L_0x5d2d2a7e7a20;  1 drivers
v0x5d2d2a2679e0_0 .net "a", 0 0, L_0x5d2d2a7e80f0;  1 drivers
v0x5d2d2a268610_0 .net "b", 0 0, L_0x5d2d2a7e8220;  1 drivers
v0x5d2d2a2686e0_0 .net "cIn", 0 0, L_0x5d2d2a7e8350;  1 drivers
v0x5d2d2a26f360_0 .net "cOut", 0 0, L_0x5d2d2a7e7f60;  1 drivers
v0x5d2d2a26f400_0 .net "fIn", 0 0, L_0x5d2d2a7e8480;  1 drivers
v0x5d2d2a26eb20_0 .net "fOut", 0 0, L_0x5d2d2a7e7420;  1 drivers
v0x5d2d2a26ebc0_0 .net "notCIn", 0 0, L_0x5d2d2a7e7560;  1 drivers
v0x5d2d2a26c040_0 .net "notCOut", 0 0, L_0x5d2d2a7e7e80;  1 drivers
v0x5d2d2a26c0e0_0 .net "notFIn", 0 0, L_0x5d2d2a7e7ab0;  1 drivers
v0x5d2d2a26d1e0_0 .net "notFOut", 0 0, L_0x5d2d2a7e7390;  1 drivers
v0x5d2d2a26d2d0_0 .net "s", 0 0, L_0x5d2d2a7e7c80;  1 drivers
S_0x5d2d2a2aa100 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a2aba40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a2b3ec0_0 .net "a", 0 0, L_0x5d2d2a7e80f0;  alias, 1 drivers
v0x5d2d2a2b3f60_0 .net "b", 0 0, L_0x5d2d2a7e8220;  alias, 1 drivers
v0x5d2d2a2b5060_0 .net "c", 0 0, L_0x5d2d2a7e7560;  alias, 1 drivers
v0x5d2d2a2b5130_0 .net "node1", 0 0, L_0x5d2d2a7e7730;  1 drivers
v0x5d2d2a2b5d30_0 .net "node2", 0 0, L_0x5d2d2a7e77c0;  1 drivers
v0x5d2d2a2bc990_0 .net "out", 0 0, L_0x5d2d2a7e7a20;  alias, 1 drivers
S_0x5d2d2a2aadd0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a2aa100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7e7900 .functor AND 1, L_0x5d2d2a7e77c0, L_0x5d2d2a7e7560, C4<1>, C4<1>;
L_0x5d2d2a7e7a20 .functor NOT 1, L_0x5d2d2a7e7900, C4<0>, C4<0>, C4<0>;
v0x5d2d2a2a9010_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7e7900;  1 drivers
v0x5d2d2a2b1a30_0 .net "a", 0 0, L_0x5d2d2a7e77c0;  alias, 1 drivers
v0x5d2d2a2b1af0_0 .net "b", 0 0, L_0x5d2d2a7e7560;  alias, 1 drivers
v0x5d2d2a2b11f0_0 .net "out", 0 0, L_0x5d2d2a7e7a20;  alias, 1 drivers
S_0x5d2d2a2ae710 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a2aa100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7e76a0 .functor OR 1, L_0x5d2d2a7e80f0, L_0x5d2d2a7e8220, C4<0>, C4<0>;
L_0x5d2d2a7e7730 .functor NOT 1, L_0x5d2d2a7e76a0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a2af8b0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7e76a0;  1 drivers
v0x5d2d2a2af9b0_0 .net "a", 0 0, L_0x5d2d2a7e80f0;  alias, 1 drivers
v0x5d2d2a2b0580_0 .net "b", 0 0, L_0x5d2d2a7e8220;  alias, 1 drivers
v0x5d2d2a2b0620_0 .net "out", 0 0, L_0x5d2d2a7e7730;  alias, 1 drivers
S_0x5d2d2a2b71e0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a2aa100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7e77c0 .functor NOT 1, L_0x5d2d2a7e7730, C4<0>, C4<0>, C4<0>;
v0x5d2d2a2b69a0_0 .net "a", 0 0, L_0x5d2d2a7e7730;  alias, 1 drivers
v0x5d2d2a2b6a40_0 .net "out", 0 0, L_0x5d2d2a7e77c0;  alias, 1 drivers
S_0x5d2d2a2bc150 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a2aba40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7e71c0 .functor AND 1, L_0x5d2d2a7e80f0, L_0x5d2d2a7e8220, C4<1>, C4<1>;
L_0x5d2d2a7e7390 .functor NOT 1, L_0x5d2d2a7e71c0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a2bca30_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7e71c0;  1 drivers
v0x5d2d2a2b9670_0 .net "a", 0 0, L_0x5d2d2a7e80f0;  alias, 1 drivers
v0x5d2d2a2ba810_0 .net "b", 0 0, L_0x5d2d2a7e8220;  alias, 1 drivers
v0x5d2d2a2ba900_0 .net "out", 0 0, L_0x5d2d2a7e7390;  alias, 1 drivers
S_0x5d2d2a2bb4e0 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a2aba40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7e7b60 .functor AND 1, L_0x5d2d2a7e7ab0, L_0x5d2d2a7e7a20, C4<1>, C4<1>;
L_0x5d2d2a7e7c80 .functor NOT 1, L_0x5d2d2a7e7b60, C4<0>, C4<0>, C4<0>;
v0x5d2d2a2c2140_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7e7b60;  1 drivers
v0x5d2d2a2c2220_0 .net "a", 0 0, L_0x5d2d2a7e7ab0;  alias, 1 drivers
v0x5d2d2a2c1900_0 .net "b", 0 0, L_0x5d2d2a7e7a20;  alias, 1 drivers
v0x5d2d2a2c19f0_0 .net "out", 0 0, L_0x5d2d2a7e7c80;  alias, 1 drivers
S_0x5d2d2a2bee20 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a2aba40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7e7d60 .functor AND 1, L_0x5d2d2a7e8480, L_0x5d2d2a7e7a20, C4<1>, C4<1>;
L_0x5d2d2a7e7e80 .functor NOT 1, L_0x5d2d2a7e7d60, C4<0>, C4<0>, C4<0>;
v0x5d2d2a2bffc0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7e7d60;  1 drivers
v0x5d2d2a2c00a0_0 .net "a", 0 0, L_0x5d2d2a7e8480;  alias, 1 drivers
v0x5d2d2a2c0c90_0 .net "b", 0 0, L_0x5d2d2a7e7a20;  alias, 1 drivers
v0x5d2d2a2c0d30_0 .net "out", 0 0, L_0x5d2d2a7e7e80;  alias, 1 drivers
S_0x5d2d2a2c78f0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a2aba40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7e7420 .functor NOT 1, L_0x5d2d2a7e7390, C4<0>, C4<0>, C4<0>;
v0x5d2d2a2c70b0_0 .net "a", 0 0, L_0x5d2d2a7e7390;  alias, 1 drivers
v0x5d2d2a2c7170_0 .net "out", 0 0, L_0x5d2d2a7e7420;  alias, 1 drivers
S_0x5d2d2a2c45d0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a2aba40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7e7560 .functor NOT 1, L_0x5d2d2a7e8350, C4<0>, C4<0>, C4<0>;
v0x5d2d2a2c5770_0 .net "a", 0 0, L_0x5d2d2a7e8350;  alias, 1 drivers
v0x5d2d2a2c5850_0 .net "out", 0 0, L_0x5d2d2a7e7560;  alias, 1 drivers
S_0x5d2d2a2c6440 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a2aba40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7e7ab0 .functor NOT 1, L_0x5d2d2a7e8480, C4<0>, C4<0>, C4<0>;
v0x5d2d2a269ac0_0 .net "a", 0 0, L_0x5d2d2a7e8480;  alias, 1 drivers
v0x5d2d2a269b60_0 .net "out", 0 0, L_0x5d2d2a7e7ab0;  alias, 1 drivers
S_0x5d2d2a269280 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a2aba40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7e7f60 .functor NOT 1, L_0x5d2d2a7e7e80, C4<0>, C4<0>, C4<0>;
v0x5d2d2a2667a0_0 .net "a", 0 0, L_0x5d2d2a7e7e80;  alias, 1 drivers
v0x5d2d2a266870_0 .net "out", 0 0, L_0x5d2d2a7e7f60;  alias, 1 drivers
S_0x5d2d2a26deb0 .scope generate, "rcpa2Loop[5]" "rcpa2Loop[5]" 4 16, 4 16 0, S_0x5d2d2a326b50;
 .timescale -9 -12;
P_0x5d2d2a33c300 .param/l "i" 0 4 16, +C4<0101>;
S_0x5d2d2a274b10 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a26deb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a22e820_0 .net "Y", 0 0, L_0x5d2d2a7e67b0;  1 drivers
v0x5d2d2a22e8c0_0 .net "a", 0 0, L_0x5d2d2a7e6ed0;  1 drivers
v0x5d2d2a22f9c0_0 .net "b", 0 0, L_0x5d2d2a7e6f70;  1 drivers
v0x5d2d2a22fa90_0 .net "cIn", 0 0, L_0x5d2d2a7e7010;  1 drivers
v0x5d2d2a230690_0 .net "cOut", 0 0, L_0x5d2d2a7e6d40;  1 drivers
v0x5d2d2a230730_0 .net "fIn", 0 0, L_0x5d2d2a7e70b0;  1 drivers
v0x5d2d2a2373e0_0 .net "fOut", 0 0, L_0x5d2d2a7e6160;  1 drivers
v0x5d2d2a237480_0 .net "notCIn", 0 0, L_0x5d2d2a7e62a0;  1 drivers
v0x5d2d2a236ba0_0 .net "notCOut", 0 0, L_0x5d2d2a7e6c60;  1 drivers
v0x5d2d2a236c40_0 .net "notFIn", 0 0, L_0x5d2d2a7e6840;  1 drivers
v0x5d2d2a2340c0_0 .net "notFOut", 0 0, L_0x5d2d2a7e60d0;  1 drivers
v0x5d2d2a2341b0_0 .net "s", 0 0, L_0x5d2d2a7e6a10;  1 drivers
S_0x5d2d2a2717f0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a274b10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a27f230_0 .net "a", 0 0, L_0x5d2d2a7e6ed0;  alias, 1 drivers
v0x5d2d2a27f300_0 .net "b", 0 0, L_0x5d2d2a7e6f70;  alias, 1 drivers
v0x5d2d2a27c750_0 .net "c", 0 0, L_0x5d2d2a7e62a0;  alias, 1 drivers
v0x5d2d2a27c850_0 .net "node1", 0 0, L_0x5d2d2a7e6470;  1 drivers
v0x5d2d2a27d8f0_0 .net "node2", 0 0, L_0x5d2d2a7e6550;  1 drivers
v0x5d2d2a27e5c0_0 .net "out", 0 0, L_0x5d2d2a7e67b0;  alias, 1 drivers
S_0x5d2d2a272990 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a2717f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7e6690 .functor AND 1, L_0x5d2d2a7e6550, L_0x5d2d2a7e62a0, C4<1>, C4<1>;
L_0x5d2d2a7e67b0 .functor NOT 1, L_0x5d2d2a7e6690, C4<0>, C4<0>, C4<0>;
v0x5d2d2a274380_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7e6690;  1 drivers
v0x5d2d2a273660_0 .net "a", 0 0, L_0x5d2d2a7e6550;  alias, 1 drivers
v0x5d2d2a273720_0 .net "b", 0 0, L_0x5d2d2a7e62a0;  alias, 1 drivers
v0x5d2d2a27a2c0_0 .net "out", 0 0, L_0x5d2d2a7e67b0;  alias, 1 drivers
S_0x5d2d2a279a80 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a2717f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7e63e0 .functor OR 1, L_0x5d2d2a7e6ed0, L_0x5d2d2a7e6f70, C4<0>, C4<0>;
L_0x5d2d2a7e6470 .functor NOT 1, L_0x5d2d2a7e63e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a276fa0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7e63e0;  1 drivers
v0x5d2d2a2770a0_0 .net "a", 0 0, L_0x5d2d2a7e6ed0;  alias, 1 drivers
v0x5d2d2a278140_0 .net "b", 0 0, L_0x5d2d2a7e6f70;  alias, 1 drivers
v0x5d2d2a278210_0 .net "out", 0 0, L_0x5d2d2a7e6470;  alias, 1 drivers
S_0x5d2d2a278e10 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a2717f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7e6550 .functor NOT 1, L_0x5d2d2a7e6470, C4<0>, C4<0>, C4<0>;
v0x5d2d2a27fa70_0 .net "a", 0 0, L_0x5d2d2a7e6470;  alias, 1 drivers
v0x5d2d2a27fb40_0 .net "out", 0 0, L_0x5d2d2a7e6550;  alias, 1 drivers
S_0x5d2d2a285220 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a274b10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7e5f20 .functor AND 1, L_0x5d2d2a7e6ed0, L_0x5d2d2a7e6f70, C4<1>, C4<1>;
L_0x5d2d2a7e60d0 .functor NOT 1, L_0x5d2d2a7e5f20, C4<0>, C4<0>, C4<0>;
v0x5d2d2a27e660_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7e5f20;  1 drivers
v0x5d2d2a2849e0_0 .net "a", 0 0, L_0x5d2d2a7e6ed0;  alias, 1 drivers
v0x5d2d2a281f00_0 .net "b", 0 0, L_0x5d2d2a7e6f70;  alias, 1 drivers
v0x5d2d2a281ff0_0 .net "out", 0 0, L_0x5d2d2a7e60d0;  alias, 1 drivers
S_0x5d2d2a2830a0 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a274b10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7e68f0 .functor AND 1, L_0x5d2d2a7e6840, L_0x5d2d2a7e67b0, C4<1>, C4<1>;
L_0x5d2d2a7e6a10 .functor NOT 1, L_0x5d2d2a7e68f0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a283d70_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7e68f0;  1 drivers
v0x5d2d2a283e50_0 .net "a", 0 0, L_0x5d2d2a7e6840;  alias, 1 drivers
v0x5d2d2a28a9d0_0 .net "b", 0 0, L_0x5d2d2a7e67b0;  alias, 1 drivers
v0x5d2d2a28aac0_0 .net "out", 0 0, L_0x5d2d2a7e6a10;  alias, 1 drivers
S_0x5d2d2a28a190 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a274b10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7e6b40 .functor AND 1, L_0x5d2d2a7e70b0, L_0x5d2d2a7e67b0, C4<1>, C4<1>;
L_0x5d2d2a7e6c60 .functor NOT 1, L_0x5d2d2a7e6b40, C4<0>, C4<0>, C4<0>;
v0x5d2d2a2876b0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7e6b40;  1 drivers
v0x5d2d2a2877b0_0 .net "a", 0 0, L_0x5d2d2a7e70b0;  alias, 1 drivers
v0x5d2d2a288850_0 .net "b", 0 0, L_0x5d2d2a7e67b0;  alias, 1 drivers
v0x5d2d2a2888f0_0 .net "out", 0 0, L_0x5d2d2a7e6c60;  alias, 1 drivers
S_0x5d2d2a289520 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a274b10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7e6160 .functor NOT 1, L_0x5d2d2a7e60d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a290180_0 .net "a", 0 0, L_0x5d2d2a7e60d0;  alias, 1 drivers
v0x5d2d2a290220_0 .net "out", 0 0, L_0x5d2d2a7e6160;  alias, 1 drivers
S_0x5d2d2a28f940 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a274b10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7e62a0 .functor NOT 1, L_0x5d2d2a7e7010, C4<0>, C4<0>, C4<0>;
v0x5d2d2a28ce60_0 .net "a", 0 0, L_0x5d2d2a7e7010;  alias, 1 drivers
v0x5d2d2a28cf20_0 .net "out", 0 0, L_0x5d2d2a7e62a0;  alias, 1 drivers
S_0x5d2d2a28e000 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a274b10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7e6840 .functor NOT 1, L_0x5d2d2a7e70b0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a28ecd0_0 .net "a", 0 0, L_0x5d2d2a7e70b0;  alias, 1 drivers
v0x5d2d2a28ed90_0 .net "out", 0 0, L_0x5d2d2a7e6840;  alias, 1 drivers
S_0x5d2d2a231b40 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a274b10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7e6d40 .functor NOT 1, L_0x5d2d2a7e6c60, C4<0>, C4<0>, C4<0>;
v0x5d2d2a231300_0 .net "a", 0 0, L_0x5d2d2a7e6c60;  alias, 1 drivers
v0x5d2d2a2313d0_0 .net "out", 0 0, L_0x5d2d2a7e6d40;  alias, 1 drivers
S_0x5d2d2a235260 .scope generate, "rcpa2Loop[6]" "rcpa2Loop[6]" 4 16, 4 16 0, S_0x5d2d2a326b50;
 .timescale -9 -12;
P_0x5d2d2a25a180 .param/l "i" 0 4 16, +C4<0110>;
S_0x5d2d2a235f30 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a235260;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a1f9380_0 .net "Y", 0 0, L_0x5d2d2a7e5560;  1 drivers
v0x5d2d2a1f9420_0 .net "a", 0 0, L_0x5d2d2a7e5b60;  1 drivers
v0x5d2d2a1f68a0_0 .net "b", 0 0, L_0x5d2d2a7e5c00;  1 drivers
v0x5d2d2a1f6970_0 .net "cIn", 0 0, L_0x5d2d2a7e5cf0;  1 drivers
v0x5d2d2a1f7a40_0 .net "cOut", 0 0, L_0x5d2d2a7e5a10;  1 drivers
v0x5d2d2a1f7ae0_0 .net "fIn", 0 0, L_0x5d2d2a7e5de0;  1 drivers
v0x5d2d2a1f8710_0 .net "fOut", 0 0, L_0x5d2d2a7e5080;  1 drivers
v0x5d2d2a1f87b0_0 .net "notCIn", 0 0, L_0x5d2d2a7e5180;  1 drivers
v0x5d2d2a1ff460_0 .net "notCOut", 0 0, L_0x5d2d2a7e5950;  1 drivers
v0x5d2d2a1ff500_0 .net "notFIn", 0 0, L_0x5d2d2a7e55d0;  1 drivers
v0x5d2d2a1fec20_0 .net "notFOut", 0 0, L_0x5d2d2a7e5010;  1 drivers
v0x5d2d2a1fed10_0 .net "s", 0 0, L_0x5d2d2a7e5740;  1 drivers
S_0x5d2d2a23c350 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a235f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a247af0_0 .net "a", 0 0, L_0x5d2d2a7e5b60;  alias, 1 drivers
v0x5d2d2a247bc0_0 .net "b", 0 0, L_0x5d2d2a7e5c00;  alias, 1 drivers
v0x5d2d2a2472b0_0 .net "c", 0 0, L_0x5d2d2a7e5180;  alias, 1 drivers
v0x5d2d2a2473b0_0 .net "node1", 0 0, L_0x5d2d2a7e52f0;  1 drivers
v0x5d2d2a2447d0_0 .net "node2", 0 0, L_0x5d2d2a7e5360;  1 drivers
v0x5d2d2a245970_0 .net "out", 0 0, L_0x5d2d2a7e5560;  alias, 1 drivers
S_0x5d2d2a239870 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a23c350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7e5460 .functor AND 1, L_0x5d2d2a7e5360, L_0x5d2d2a7e5180, C4<1>, C4<1>;
L_0x5d2d2a7e5560 .functor NOT 1, L_0x5d2d2a7e5460, C4<0>, C4<0>, C4<0>;
v0x5d2d2a23cc40_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7e5460;  1 drivers
v0x5d2d2a23aa10_0 .net "a", 0 0, L_0x5d2d2a7e5360;  alias, 1 drivers
v0x5d2d2a23aab0_0 .net "b", 0 0, L_0x5d2d2a7e5180;  alias, 1 drivers
v0x5d2d2a23b6e0_0 .net "out", 0 0, L_0x5d2d2a7e5560;  alias, 1 drivers
S_0x5d2d2a242340 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a23c350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7e5280 .functor OR 1, L_0x5d2d2a7e5b60, L_0x5d2d2a7e5c00, C4<0>, C4<0>;
L_0x5d2d2a7e52f0 .functor NOT 1, L_0x5d2d2a7e5280, C4<0>, C4<0>, C4<0>;
v0x5d2d2a241b00_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7e5280;  1 drivers
v0x5d2d2a241c00_0 .net "a", 0 0, L_0x5d2d2a7e5b60;  alias, 1 drivers
v0x5d2d2a23f020_0 .net "b", 0 0, L_0x5d2d2a7e5c00;  alias, 1 drivers
v0x5d2d2a23f0f0_0 .net "out", 0 0, L_0x5d2d2a7e52f0;  alias, 1 drivers
S_0x5d2d2a2401c0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a23c350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7e5360 .functor NOT 1, L_0x5d2d2a7e52f0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a240e90_0 .net "a", 0 0, L_0x5d2d2a7e52f0;  alias, 1 drivers
v0x5d2d2a240f30_0 .net "out", 0 0, L_0x5d2d2a7e5360;  alias, 1 drivers
S_0x5d2d2a246640 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a235f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7e4e80 .functor AND 1, L_0x5d2d2a7e5b60, L_0x5d2d2a7e5c00, C4<1>, C4<1>;
L_0x5d2d2a7e5010 .functor NOT 1, L_0x5d2d2a7e4e80, C4<0>, C4<0>, C4<0>;
v0x5d2d2a245a10_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7e4e80;  1 drivers
v0x5d2d2a24d2a0_0 .net "a", 0 0, L_0x5d2d2a7e5b60;  alias, 1 drivers
v0x5d2d2a24ca60_0 .net "b", 0 0, L_0x5d2d2a7e5c00;  alias, 1 drivers
v0x5d2d2a24cb50_0 .net "out", 0 0, L_0x5d2d2a7e5010;  alias, 1 drivers
S_0x5d2d2a249f80 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a235f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7e5640 .functor AND 1, L_0x5d2d2a7e55d0, L_0x5d2d2a7e5560, C4<1>, C4<1>;
L_0x5d2d2a7e5740 .functor NOT 1, L_0x5d2d2a7e5640, C4<0>, C4<0>, C4<0>;
v0x5d2d2a24b120_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7e5640;  1 drivers
v0x5d2d2a24b200_0 .net "a", 0 0, L_0x5d2d2a7e55d0;  alias, 1 drivers
v0x5d2d2a24bdf0_0 .net "b", 0 0, L_0x5d2d2a7e5560;  alias, 1 drivers
v0x5d2d2a24bee0_0 .net "out", 0 0, L_0x5d2d2a7e5740;  alias, 1 drivers
S_0x5d2d2a252a50 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a235f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7e5850 .functor AND 1, L_0x5d2d2a7e5de0, L_0x5d2d2a7e5560, C4<1>, C4<1>;
L_0x5d2d2a7e5950 .functor NOT 1, L_0x5d2d2a7e5850, C4<0>, C4<0>, C4<0>;
v0x5d2d2a252210_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7e5850;  1 drivers
v0x5d2d2a2522f0_0 .net "a", 0 0, L_0x5d2d2a7e5de0;  alias, 1 drivers
v0x5d2d2a24f730_0 .net "b", 0 0, L_0x5d2d2a7e5560;  alias, 1 drivers
v0x5d2d2a24f7d0_0 .net "out", 0 0, L_0x5d2d2a7e5950;  alias, 1 drivers
S_0x5d2d2a2508d0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a235f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7e5080 .functor NOT 1, L_0x5d2d2a7e5010, C4<0>, C4<0>, C4<0>;
v0x5d2d2a2515a0_0 .net "a", 0 0, L_0x5d2d2a7e5010;  alias, 1 drivers
v0x5d2d2a251660_0 .net "out", 0 0, L_0x5d2d2a7e5080;  alias, 1 drivers
S_0x5d2d2a258200 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a235f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7e5180 .functor NOT 1, L_0x5d2d2a7e5cf0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a2579c0_0 .net "a", 0 0, L_0x5d2d2a7e5cf0;  alias, 1 drivers
v0x5d2d2a257aa0_0 .net "out", 0 0, L_0x5d2d2a7e5180;  alias, 1 drivers
S_0x5d2d2a254ee0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a235f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7e55d0 .functor NOT 1, L_0x5d2d2a7e5de0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a256080_0 .net "a", 0 0, L_0x5d2d2a7e5de0;  alias, 1 drivers
v0x5d2d2a256120_0 .net "out", 0 0, L_0x5d2d2a7e55d0;  alias, 1 drivers
S_0x5d2d2a256d50 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a235f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7e5a10 .functor NOT 1, L_0x5d2d2a7e5950, C4<0>, C4<0>, C4<0>;
v0x5d2d2a1f9bc0_0 .net "a", 0 0, L_0x5d2d2a7e5950;  alias, 1 drivers
v0x5d2d2a1f9c90_0 .net "out", 0 0, L_0x5d2d2a7e5a10;  alias, 1 drivers
S_0x5d2d2a1fc140 .scope generate, "rcpa2Loop[7]" "rcpa2Loop[7]" 4 16, 4 16 0, S_0x5d2d2a326b50;
 .timescale -9 -12;
P_0x5d2d29a30970 .param/l "i" 0 4 16, +C4<0111>;
S_0x5d2d2a1fd2e0 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a1fc140;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a1ce570_0 .net "Y", 0 0, L_0x5d2d2a7e4600;  1 drivers
v0x5d2d2a1ce610_0 .net "a", 0 0, L_0x5d2d2a7e4c00;  1 drivers
v0x5d2d2a1c1cd0_0 .net "b", 0 0, L_0x5d2d2a7e4ca0;  1 drivers
v0x5d2d2a1c1da0_0 .net "cIn", 0 0, L_0x5d2d2a7e4d40;  1 drivers
v0x5d2d2a1c1490_0 .net "cOut", 0 0, L_0x5d2d2a7e4ab0;  1 drivers
v0x5d2d2a1c1530_0 .net "fIn", 0 0, L_0x5d2d2a7e4de0;  1 drivers
v0x5d2d2a1be9b0_0 .net "fOut", 0 0, L_0x5d2d2a7e41f0;  1 drivers
v0x5d2d2a1bea50_0 .net "notCIn", 0 0, L_0x5d2d2a7e4260;  1 drivers
v0x5d2d2a1bfb50_0 .net "notCOut", 0 0, L_0x5d2d2a7e49f0;  1 drivers
v0x5d2d2a1bfbf0_0 .net "notFIn", 0 0, L_0x5d2d2a7e4670;  1 drivers
v0x5d2d2a1c0820_0 .net "notFOut", 0 0, L_0x5d2d2a7e4180;  1 drivers
v0x5d2d2a1c0910_0 .net "s", 0 0, L_0x5d2d2a7e47e0;  1 drivers
S_0x5d2d2a204c10 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a1fd2e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a208f10_0 .net "a", 0 0, L_0x5d2d2a7e4c00;  alias, 1 drivers
v0x5d2d2a208fe0_0 .net "b", 0 0, L_0x5d2d2a7e4ca0;  alias, 1 drivers
v0x5d2d2a20fb70_0 .net "c", 0 0, L_0x5d2d2a7e4260;  alias, 1 drivers
v0x5d2d2a20fc70_0 .net "node1", 0 0, L_0x5d2d2a7e4340;  1 drivers
v0x5d2d2a20f330_0 .net "node2", 0 0, L_0x5d2d2a7e4400;  1 drivers
v0x5d2d2a20c850_0 .net "out", 0 0, L_0x5d2d2a7e4600;  alias, 1 drivers
S_0x5d2d2a2043d0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a204c10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7e4500 .functor AND 1, L_0x5d2d2a7e4400, L_0x5d2d2a7e4260, C4<1>, C4<1>;
L_0x5d2d2a7e4600 .functor NOT 1, L_0x5d2d2a7e4500, C4<0>, C4<0>, C4<0>;
v0x5d2d2a1fe060_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7e4500;  1 drivers
v0x5d2d2a2018f0_0 .net "a", 0 0, L_0x5d2d2a7e4400;  alias, 1 drivers
v0x5d2d2a2019b0_0 .net "b", 0 0, L_0x5d2d2a7e4260;  alias, 1 drivers
v0x5d2d2a202a90_0 .net "out", 0 0, L_0x5d2d2a7e4600;  alias, 1 drivers
S_0x5d2d2a203760 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a204c10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7e42d0 .functor OR 1, L_0x5d2d2a7e4c00, L_0x5d2d2a7e4ca0, C4<0>, C4<0>;
L_0x5d2d2a7e4340 .functor NOT 1, L_0x5d2d2a7e42d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a20a3c0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7e42d0;  1 drivers
v0x5d2d2a20a4c0_0 .net "a", 0 0, L_0x5d2d2a7e4c00;  alias, 1 drivers
v0x5d2d2a209b80_0 .net "b", 0 0, L_0x5d2d2a7e4ca0;  alias, 1 drivers
v0x5d2d2a209c50_0 .net "out", 0 0, L_0x5d2d2a7e4340;  alias, 1 drivers
S_0x5d2d2a2070a0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a204c10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7e4400 .functor NOT 1, L_0x5d2d2a7e4340, C4<0>, C4<0>, C4<0>;
v0x5d2d2a208240_0 .net "a", 0 0, L_0x5d2d2a7e4340;  alias, 1 drivers
v0x5d2d2a208310_0 .net "out", 0 0, L_0x5d2d2a7e4400;  alias, 1 drivers
S_0x5d2d2a20d9f0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a1fd2e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7e4110 .functor AND 1, L_0x5d2d2a7e4c00, L_0x5d2d2a7e4ca0, C4<1>, C4<1>;
L_0x5d2d2a7e4180 .functor NOT 1, L_0x5d2d2a7e4110, C4<0>, C4<0>, C4<0>;
v0x5d2d2a20c8f0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7e4110;  1 drivers
v0x5d2d2a20e6c0_0 .net "a", 0 0, L_0x5d2d2a7e4c00;  alias, 1 drivers
v0x5d2d2a215320_0 .net "b", 0 0, L_0x5d2d2a7e4ca0;  alias, 1 drivers
v0x5d2d2a215410_0 .net "out", 0 0, L_0x5d2d2a7e4180;  alias, 1 drivers
S_0x5d2d2a214ae0 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a1fd2e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7e46e0 .functor AND 1, L_0x5d2d2a7e4670, L_0x5d2d2a7e4600, C4<1>, C4<1>;
L_0x5d2d2a7e47e0 .functor NOT 1, L_0x5d2d2a7e46e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a212000_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7e46e0;  1 drivers
v0x5d2d2a2120e0_0 .net "a", 0 0, L_0x5d2d2a7e4670;  alias, 1 drivers
v0x5d2d2a2131a0_0 .net "b", 0 0, L_0x5d2d2a7e4600;  alias, 1 drivers
v0x5d2d2a213290_0 .net "out", 0 0, L_0x5d2d2a7e47e0;  alias, 1 drivers
S_0x5d2d2a213e70 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a1fd2e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7e48f0 .functor AND 1, L_0x5d2d2a7e4de0, L_0x5d2d2a7e4600, C4<1>, C4<1>;
L_0x5d2d2a7e49f0 .functor NOT 1, L_0x5d2d2a7e48f0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a21aad0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7e48f0;  1 drivers
v0x5d2d2a21abd0_0 .net "a", 0 0, L_0x5d2d2a7e4de0;  alias, 1 drivers
v0x5d2d2a21a290_0 .net "b", 0 0, L_0x5d2d2a7e4600;  alias, 1 drivers
v0x5d2d2a21a330_0 .net "out", 0 0, L_0x5d2d2a7e49f0;  alias, 1 drivers
S_0x5d2d2a2177b0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a1fd2e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7e41f0 .functor NOT 1, L_0x5d2d2a7e4180, C4<0>, C4<0>, C4<0>;
v0x5d2d2a218950_0 .net "a", 0 0, L_0x5d2d2a7e4180;  alias, 1 drivers
v0x5d2d2a2189f0_0 .net "out", 0 0, L_0x5d2d2a7e41f0;  alias, 1 drivers
S_0x5d2d2a219620 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a1fd2e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7e4260 .functor NOT 1, L_0x5d2d2a7e4d40, C4<0>, C4<0>, C4<0>;
v0x5d2d2a220280_0 .net "a", 0 0, L_0x5d2d2a7e4d40;  alias, 1 drivers
v0x5d2d2a220340_0 .net "out", 0 0, L_0x5d2d2a7e4260;  alias, 1 drivers
S_0x5d2d2a21fa40 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a1fd2e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7e4670 .functor NOT 1, L_0x5d2d2a7e4de0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a21cf60_0 .net "a", 0 0, L_0x5d2d2a7e4de0;  alias, 1 drivers
v0x5d2d2a21d020_0 .net "out", 0 0, L_0x5d2d2a7e4670;  alias, 1 drivers
S_0x5d2d2a21e100 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a1fd2e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7e4ab0 .functor NOT 1, L_0x5d2d2a7e49f0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a21edd0_0 .net "a", 0 0, L_0x5d2d2a7e49f0;  alias, 1 drivers
v0x5d2d2a21eea0_0 .net "out", 0 0, L_0x5d2d2a7e4ab0;  alias, 1 drivers
S_0x5d2d2a1ccd20 .scope module, "nBitRippleCarryAdderInst" "nBitRippleCarryAdder" 3 23, 8 3 0, S_0x5d2d2a328490;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 8 "A";
    .port_info 3 /INPUT 8 "B";
    .port_info 4 /INPUT 1 "cin";
P_0x5d2d2a132800 .param/l "N" 0 8 3, +C4<00000000000000000000000000001000>;
L_0x5d2d2a7efcc0 .functor BUFZ 8, L_0x5d2d2a7ef500, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5d2d2a0f2110_0 .net "A", 7 0, L_0x5d2d2a7efff0;  1 drivers
v0x5d2d2a0f2210_0 .net "B", 7 0, L_0x5d2d2a7f00e0;  1 drivers
v0x5d2d2a0f8d70_0 .net "carryMiddle", 7 0, L_0x5d2d2a7eedd0;  1 drivers
v0x5d2d2a0f8e30_0 .net "cin", 0 0, L_0x5d2d2a7ed0d0;  alias, 1 drivers
v0x5d2d2a0f8530_0 .net "cout", 0 0, L_0x5d2d2a7efd80;  alias, 1 drivers
v0x5d2d2a0f5a50_0 .net "sum", 7 0, L_0x5d2d2a7efcc0;  1 drivers
v0x5d2d2a0f5b30_0 .net "sum11", 7 0, L_0x5d2d2a7ef500;  1 drivers
L_0x5d2d2a7ed720 .part L_0x5d2d2a7efff0, 0, 1;
L_0x5d2d2a7ed7c0 .part L_0x5d2d2a7f00e0, 0, 1;
L_0x5d2d2a7eda30 .part L_0x5d2d2a7efff0, 1, 1;
L_0x5d2d2a7edb20 .part L_0x5d2d2a7f00e0, 1, 1;
L_0x5d2d2a7edc10 .part L_0x5d2d2a7eedd0, 0, 1;
L_0x5d2d2a7ede80 .part L_0x5d2d2a7efff0, 2, 1;
L_0x5d2d2a7edf20 .part L_0x5d2d2a7f00e0, 2, 1;
L_0x5d2d2a7edfc0 .part L_0x5d2d2a7eedd0, 1, 1;
L_0x5d2d2a7ee2d0 .part L_0x5d2d2a7efff0, 3, 1;
L_0x5d2d2a7ee370 .part L_0x5d2d2a7f00e0, 3, 1;
L_0x5d2d2a7ee410 .part L_0x5d2d2a7eedd0, 2, 1;
L_0x5d2d2a7ee590 .part L_0x5d2d2a7efff0, 4, 1;
L_0x5d2d2a7ee6a0 .part L_0x5d2d2a7f00e0, 4, 1;
L_0x5d2d2a7ee740 .part L_0x5d2d2a7eedd0, 3, 1;
L_0x5d2d2a7ee8f0 .part L_0x5d2d2a7efff0, 5, 1;
L_0x5d2d2a7ee990 .part L_0x5d2d2a7f00e0, 5, 1;
L_0x5d2d2a7eeac0 .part L_0x5d2d2a7eedd0, 4, 1;
L_0x5d2d2a7eed30 .part L_0x5d2d2a7efff0, 6, 1;
L_0x5d2d2a7eee70 .part L_0x5d2d2a7f00e0, 6, 1;
L_0x5d2d2a7eef10 .part L_0x5d2d2a7eedd0, 5, 1;
LS_0x5d2d2a7eedd0_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a7ed610, L_0x5d2d2a7ed8d0, L_0x5d2d2a7edd20, L_0x5d2d2a7ee170;
LS_0x5d2d2a7eedd0_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a7ee520, L_0x5d2d2a7ee7e0, L_0x5d2d2a7eebd0, L_0x5d2d2a7ef0d0;
L_0x5d2d2a7eedd0 .concat8 [ 4 4 0 0], LS_0x5d2d2a7eedd0_0_0, LS_0x5d2d2a7eedd0_0_4;
LS_0x5d2d2a7ef500_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a7ed5a0, L_0x5d2d2a7ed860, L_0x5d2d2a7edcb0, L_0x5d2d2a7ee100;
LS_0x5d2d2a7ef500_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a7ee4b0, L_0x5d2d2a7ee630, L_0x5d2d2a7eeb60, L_0x5d2d2a7ef060;
L_0x5d2d2a7ef500 .concat8 [ 4 4 0 0], LS_0x5d2d2a7ef500_0_0, LS_0x5d2d2a7ef500_0_4;
L_0x5d2d2a7eefb0 .part L_0x5d2d2a7efff0, 7, 1;
L_0x5d2d2a7ef930 .part L_0x5d2d2a7f00e0, 7, 1;
L_0x5d2d2a7ef870 .part L_0x5d2d2a7eedd0, 6, 1;
L_0x5d2d2a7efd80 .part L_0x5d2d2a7eedd0, 7, 1;
S_0x5d2d2a1cc4e0 .scope generate, "genAdder[0]" "genAdder[0]" 8 9, 8 9 0, S_0x5d2d2a1ccd20;
 .timescale -9 -12;
P_0x5d2d29ead6b0 .param/l "i" 0 8 9, +C4<00>;
S_0x5d2d2a1c9a00 .scope generate, "genblk2" "genblk2" 8 10, 8 10 0, S_0x5d2d2a1cc4e0;
 .timescale -9 -12;
S_0x5d2d2a1caba0 .scope module, "f" "FA" 8 11, 9 33 0, S_0x5d2d2a1c9a00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a7ed5a0 .udp UDP_sumOut, L_0x5d2d2a7ed720, L_0x5d2d2a7ed7c0, L_0x5d2d2a7ed0d0;
L_0x5d2d2a7ed610 .udp UDP_carryOut, L_0x5d2d2a7ed720, L_0x5d2d2a7ed7c0, L_0x5d2d2a7ed0d0;
v0x5d2d2a1cb870_0 .net "A", 0 0, L_0x5d2d2a7ed720;  1 drivers
v0x5d2d2a1cb950_0 .net "B", 0 0, L_0x5d2d2a7ed7c0;  1 drivers
v0x5d2d2a1d24d0_0 .net "Cin", 0 0, L_0x5d2d2a7ed0d0;  alias, 1 drivers
v0x5d2d2a1d25d0_0 .net "Cout", 0 0, L_0x5d2d2a7ed610;  1 drivers
v0x5d2d2a1d1c90_0 .net "sum", 0 0, L_0x5d2d2a7ed5a0;  1 drivers
S_0x5d2d2a1cf1b0 .scope generate, "genAdder[1]" "genAdder[1]" 8 9, 8 9 0, S_0x5d2d2a1ccd20;
 .timescale -9 -12;
P_0x5d2d29dc2620 .param/l "i" 0 8 9, +C4<01>;
S_0x5d2d2a1d0350 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a1cf1b0;
 .timescale -9 -12;
S_0x5d2d2a1d1020 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a1d0350;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a7ed860 .udp UDP_sumOut, L_0x5d2d2a7eda30, L_0x5d2d2a7edb20, L_0x5d2d2a7edc10;
L_0x5d2d2a7ed8d0 .udp UDP_carryOut, L_0x5d2d2a7eda30, L_0x5d2d2a7edb20, L_0x5d2d2a7edc10;
v0x5d2d2a1d7c80_0 .net "A", 0 0, L_0x5d2d2a7eda30;  1 drivers
v0x5d2d2a1d7d60_0 .net "B", 0 0, L_0x5d2d2a7edb20;  1 drivers
v0x5d2d2a1d7440_0 .net "Cin", 0 0, L_0x5d2d2a7edc10;  1 drivers
v0x5d2d2a1d7510_0 .net "Cout", 0 0, L_0x5d2d2a7ed8d0;  1 drivers
v0x5d2d2a1d4960_0 .net "sum", 0 0, L_0x5d2d2a7ed860;  1 drivers
S_0x5d2d2a1d5b00 .scope generate, "genAdder[2]" "genAdder[2]" 8 9, 8 9 0, S_0x5d2d2a1ccd20;
 .timescale -9 -12;
P_0x5d2d29dcfc50 .param/l "i" 0 8 9, +C4<010>;
S_0x5d2d2a1d67d0 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a1d5b00;
 .timescale -9 -12;
S_0x5d2d2a1dd430 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a1d67d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a7edcb0 .udp UDP_sumOut, L_0x5d2d2a7ede80, L_0x5d2d2a7edf20, L_0x5d2d2a7edfc0;
L_0x5d2d2a7edd20 .udp UDP_carryOut, L_0x5d2d2a7ede80, L_0x5d2d2a7edf20, L_0x5d2d2a7edfc0;
v0x5d2d2a1dcbf0_0 .net "A", 0 0, L_0x5d2d2a7ede80;  1 drivers
v0x5d2d2a1dccd0_0 .net "B", 0 0, L_0x5d2d2a7edf20;  1 drivers
v0x5d2d2a1da110_0 .net "Cin", 0 0, L_0x5d2d2a7edfc0;  1 drivers
v0x5d2d2a1da1b0_0 .net "Cout", 0 0, L_0x5d2d2a7edd20;  1 drivers
v0x5d2d2a1db2b0_0 .net "sum", 0 0, L_0x5d2d2a7edcb0;  1 drivers
S_0x5d2d2a1dbf80 .scope generate, "genAdder[3]" "genAdder[3]" 8 9, 8 9 0, S_0x5d2d2a1ccd20;
 .timescale -9 -12;
P_0x5d2d2a30b410 .param/l "i" 0 8 9, +C4<011>;
S_0x5d2d2a1e2be0 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a1dbf80;
 .timescale -9 -12;
S_0x5d2d2a1e23a0 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a1e2be0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a7ee100 .udp UDP_sumOut, L_0x5d2d2a7ee2d0, L_0x5d2d2a7ee370, L_0x5d2d2a7ee410;
L_0x5d2d2a7ee170 .udp UDP_carryOut, L_0x5d2d2a7ee2d0, L_0x5d2d2a7ee370, L_0x5d2d2a7ee410;
v0x5d2d2a1df8c0_0 .net "A", 0 0, L_0x5d2d2a7ee2d0;  1 drivers
v0x5d2d2a1df9a0_0 .net "B", 0 0, L_0x5d2d2a7ee370;  1 drivers
v0x5d2d2a1e0a60_0 .net "Cin", 0 0, L_0x5d2d2a7ee410;  1 drivers
v0x5d2d2a1e0b30_0 .net "Cout", 0 0, L_0x5d2d2a7ee170;  1 drivers
v0x5d2d2a1e1730_0 .net "sum", 0 0, L_0x5d2d2a7ee100;  1 drivers
S_0x5d2d2a1e8390 .scope generate, "genAdder[4]" "genAdder[4]" 8 9, 8 9 0, S_0x5d2d2a1ccd20;
 .timescale -9 -12;
P_0x5d2d29ede1f0 .param/l "i" 0 8 9, +C4<0100>;
S_0x5d2d2a1e7b50 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a1e8390;
 .timescale -9 -12;
S_0x5d2d2a1e5070 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a1e7b50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a7ee4b0 .udp UDP_sumOut, L_0x5d2d2a7ee590, L_0x5d2d2a7ee6a0, L_0x5d2d2a7ee740;
L_0x5d2d2a7ee520 .udp UDP_carryOut, L_0x5d2d2a7ee590, L_0x5d2d2a7ee6a0, L_0x5d2d2a7ee740;
v0x5d2d2a1e6210_0 .net "A", 0 0, L_0x5d2d2a7ee590;  1 drivers
v0x5d2d2a1e62d0_0 .net "B", 0 0, L_0x5d2d2a7ee6a0;  1 drivers
v0x5d2d2a1e6ee0_0 .net "Cin", 0 0, L_0x5d2d2a7ee740;  1 drivers
v0x5d2d2a1e6f80_0 .net "Cout", 0 0, L_0x5d2d2a7ee520;  1 drivers
v0x5d2d2a0e2dc0_0 .net "sum", 0 0, L_0x5d2d2a7ee4b0;  1 drivers
S_0x5d2d2a0e2580 .scope generate, "genAdder[5]" "genAdder[5]" 8 9, 8 9 0, S_0x5d2d2a1ccd20;
 .timescale -9 -12;
P_0x5d2d2a2b5e70 .param/l "i" 0 8 9, +C4<0101>;
S_0x5d2d2a0dfaa0 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a0e2580;
 .timescale -9 -12;
S_0x5d2d2a0e0c40 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a0dfaa0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a7ee630 .udp UDP_sumOut, L_0x5d2d2a7ee8f0, L_0x5d2d2a7ee990, L_0x5d2d2a7eeac0;
L_0x5d2d2a7ee7e0 .udp UDP_carryOut, L_0x5d2d2a7ee8f0, L_0x5d2d2a7ee990, L_0x5d2d2a7eeac0;
v0x5d2d2a0e1910_0 .net "A", 0 0, L_0x5d2d2a7ee8f0;  1 drivers
v0x5d2d2a0e19d0_0 .net "B", 0 0, L_0x5d2d2a7ee990;  1 drivers
v0x5d2d2a0e8660_0 .net "Cin", 0 0, L_0x5d2d2a7eeac0;  1 drivers
v0x5d2d2a0e8730_0 .net "Cout", 0 0, L_0x5d2d2a7ee7e0;  1 drivers
v0x5d2d2a0e7e20_0 .net "sum", 0 0, L_0x5d2d2a7ee630;  1 drivers
S_0x5d2d2a0e5340 .scope generate, "genAdder[6]" "genAdder[6]" 8 9, 8 9 0, S_0x5d2d2a1ccd20;
 .timescale -9 -12;
P_0x5d2d2a27da30 .param/l "i" 0 8 9, +C4<0110>;
S_0x5d2d2a0e64e0 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a0e5340;
 .timescale -9 -12;
S_0x5d2d2a0e71b0 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a0e64e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a7eeb60 .udp UDP_sumOut, L_0x5d2d2a7eed30, L_0x5d2d2a7eee70, L_0x5d2d2a7eef10;
L_0x5d2d2a7eebd0 .udp UDP_carryOut, L_0x5d2d2a7eed30, L_0x5d2d2a7eee70, L_0x5d2d2a7eef10;
v0x5d2d2a0ede10_0 .net "A", 0 0, L_0x5d2d2a7eed30;  1 drivers
v0x5d2d2a0edef0_0 .net "B", 0 0, L_0x5d2d2a7eee70;  1 drivers
v0x5d2d2a0ed5d0_0 .net "Cin", 0 0, L_0x5d2d2a7eef10;  1 drivers
v0x5d2d2a0ed6a0_0 .net "Cout", 0 0, L_0x5d2d2a7eebd0;  1 drivers
v0x5d2d2a0eaaf0_0 .net "sum", 0 0, L_0x5d2d2a7eeb60;  1 drivers
S_0x5d2d2a0ebc90 .scope generate, "genAdder[7]" "genAdder[7]" 8 9, 8 9 0, S_0x5d2d2a1ccd20;
 .timescale -9 -12;
P_0x5d2d2a244910 .param/l "i" 0 8 9, +C4<0111>;
S_0x5d2d2a0ec960 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a0ebc90;
 .timescale -9 -12;
S_0x5d2d2a0f35c0 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a0ec960;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a7ef060 .udp UDP_sumOut, L_0x5d2d2a7eefb0, L_0x5d2d2a7ef930, L_0x5d2d2a7ef870;
L_0x5d2d2a7ef0d0 .udp UDP_carryOut, L_0x5d2d2a7eefb0, L_0x5d2d2a7ef930, L_0x5d2d2a7ef870;
v0x5d2d2a0f2d80_0 .net "A", 0 0, L_0x5d2d2a7eefb0;  1 drivers
v0x5d2d2a0f2e60_0 .net "B", 0 0, L_0x5d2d2a7ef930;  1 drivers
v0x5d2d2a0f02a0_0 .net "Cin", 0 0, L_0x5d2d2a7ef870;  1 drivers
v0x5d2d2a0f0370_0 .net "Cout", 0 0, L_0x5d2d2a7ef0d0;  1 drivers
v0x5d2d2a0f1440_0 .net "sum", 0 0, L_0x5d2d2a7ef060;  1 drivers
S_0x5d2d2a0fdce0 .scope module, "HybridAdderLayer2_10" "HybridAdder" 2 173, 3 1 0, S_0x5d2d2a3c7af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /OUTPUT 16 "sum";
    .port_info 3 /OUTPUT 1 "cout";
P_0x5d2d2a0fb200 .param/l "N1" 0 3 1, +C4<00000000000000000000000000001000>;
P_0x5d2d2a0fb240 .param/l "N2" 0 3 1, +C4<00000000000000000000000000001000>;
P_0x5d2d2a0fb280 .param/l "addOrSub" 0 3 1, +C4<00000000000000000000000000000001>;
v0x5d2d2a171400_0 .net "A", 15 0, L_0x5d2d2a780e30;  alias, 1 drivers
v0x5d2d2a1714c0_0 .net "B", 15 0, L_0x5d2d2a7aa7b0;  alias, 1 drivers
v0x5d2d2a1720d0_0 .net "cout", 0 0, L_0x5d2d2a859d80;  1 drivers
v0x5d2d2a1721d0_0 .net "fn", 0 0, L_0x5d2d2a857450;  1 drivers
v0x5d2d2a178d30_0 .net "selectedB", 15 0, L_0x5d2d2a84e5e0;  1 drivers
v0x5d2d2a178e20_0 .net "sum", 15 0, L_0x5d2d2a859ae0;  alias, 1 drivers
L_0x5d2d2a8577e0 .part L_0x5d2d2a780e30, 0, 8;
L_0x5d2d2a857880 .part L_0x5d2d2a84e5e0, 0, 8;
L_0x5d2d2a859ae0 .concat8 [ 8 8 0 0], L_0x5d2d2a856ee0, L_0x5d2d2a859cc0;
L_0x5d2d2a85a040 .part L_0x5d2d2a780e30, 8, 8;
L_0x5d2d2a85a1f0 .part L_0x5d2d2a84e5e0, 8, 8;
S_0x5d2d2a0fc3a0 .scope generate, "genblk2" "genblk2" 3 10, 3 10 0, S_0x5d2d2a0fdce0;
 .timescale -9 -12;
L_0x5d2d2a84e570 .functor NOT 16, L_0x5d2d2a7aa7b0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5d2d2a0fd070_0 .net *"_ivl_0", 15 0, L_0x5d2d2a84e570;  1 drivers
L_0x7347fc2c2720 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5d2d2a0fd130_0 .net/2u *"_ivl_2", 15 0, L_0x7347fc2c2720;  1 drivers
L_0x5d2d2a84e5e0 .arith/sum 16, L_0x5d2d2a84e570, L_0x7347fc2c2720;
S_0x5d2d2a103cd0 .scope module, "nBitRcpa2Inst" "nBitRcpa2" 3 17, 4 1 0, S_0x5d2d2a0fdce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /OUTPUT 8 "sum";
    .port_info 3 /OUTPUT 1 "fn";
P_0x5d2d2a2d1f20 .param/l "N" 0 4 1, +C4<00000000000000000000000000001000>;
v0x5d2d2a19a520_0 .net "A", 7 0, L_0x5d2d2a8577e0;  1 drivers
v0x5d2d2a19a620_0 .net "B", 7 0, L_0x5d2d2a857880;  1 drivers
v0x5d2d2a197a40_0 .net "F", 8 0, L_0x5d2d2a857610;  1 drivers
v0x5d2d2a197b00_0 .net *"_ivl_85", 0 0, L_0x5d2d2a857570;  1 drivers
L_0x7347fc2c2768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d2d2a198be0_0 .net/2u *"_ivl_89", 0 0, L_0x7347fc2c2768;  1 drivers
v0x5d2d2a1998b0_0 .net "carry", 8 0, L_0x5d2d2a8573b0;  1 drivers
v0x5d2d2a199990_0 .net "fn", 0 0, L_0x5d2d2a857450;  alias, 1 drivers
v0x5d2d2a1a0510_0 .net "sum", 7 0, L_0x5d2d2a856ee0;  1 drivers
L_0x5d2d2a84f200 .part L_0x5d2d2a8577e0, 7, 1;
L_0x5d2d2a84f2a0 .part L_0x5d2d2a857880, 7, 1;
L_0x5d2d2a84f340 .part L_0x5d2d2a8573b0, 8, 1;
L_0x5d2d2a84f3e0 .part L_0x5d2d2a857610, 7, 1;
L_0x5d2d2a8500c0 .part L_0x5d2d2a8577e0, 6, 1;
L_0x5d2d2a850160 .part L_0x5d2d2a857880, 6, 1;
L_0x5d2d2a850250 .part L_0x5d2d2a8573b0, 7, 1;
L_0x5d2d2a850340 .part L_0x5d2d2a857610, 6, 1;
L_0x5d2d2a851390 .part L_0x5d2d2a8577e0, 5, 1;
L_0x5d2d2a851430 .part L_0x5d2d2a857880, 5, 1;
L_0x5d2d2a8514d0 .part L_0x5d2d2a8573b0, 6, 1;
L_0x5d2d2a851570 .part L_0x5d2d2a857610, 5, 1;
L_0x5d2d2a8524f0 .part L_0x5d2d2a8577e0, 4, 1;
L_0x5d2d2a852620 .part L_0x5d2d2a857880, 4, 1;
L_0x5d2d2a852750 .part L_0x5d2d2a8573b0, 5, 1;
L_0x5d2d2a852880 .part L_0x5d2d2a857610, 4, 1;
L_0x5d2d2a8537f0 .part L_0x5d2d2a8577e0, 3, 1;
L_0x5d2d2a853890 .part L_0x5d2d2a857880, 3, 1;
L_0x5d2d2a8539d0 .part L_0x5d2d2a8573b0, 4, 1;
L_0x5d2d2a853a70 .part L_0x5d2d2a857610, 3, 1;
L_0x5d2d2a853930 .part L_0x5d2d2a8577e0, 2, 1;
L_0x5d2d2a854970 .part L_0x5d2d2a857880, 2, 1;
L_0x5d2d2a853b10 .part L_0x5d2d2a8573b0, 3, 1;
L_0x5d2d2a854ad0 .part L_0x5d2d2a857610, 2, 1;
L_0x5d2d2a855a00 .part L_0x5d2d2a8577e0, 1, 1;
L_0x5d2d2a855aa0 .part L_0x5d2d2a857880, 1, 1;
L_0x5d2d2a854b70 .part L_0x5d2d2a8573b0, 2, 1;
L_0x5d2d2a855c20 .part L_0x5d2d2a857610, 1, 1;
L_0x5d2d2a856b80 .part L_0x5d2d2a8577e0, 0, 1;
L_0x5d2d2a856d30 .part L_0x5d2d2a857880, 0, 1;
L_0x5d2d2a855cc0 .part L_0x5d2d2a8573b0, 1, 1;
L_0x5d2d2a8570f0 .part L_0x5d2d2a857610, 0, 1;
LS_0x5d2d2a856ee0_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a856760, L_0x5d2d2a855630, L_0x5d2d2a8545f0, L_0x5d2d2a853470;
LS_0x5d2d2a856ee0_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a852120, L_0x5d2d2a850f20, L_0x5d2d2a84fd40, L_0x5d2d2a84ee30;
L_0x5d2d2a856ee0 .concat8 [ 4 4 0 0], LS_0x5d2d2a856ee0_0_0, LS_0x5d2d2a856ee0_0_4;
LS_0x5d2d2a8573b0_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a8569f0, L_0x5d2d2a855870, L_0x5d2d2a854830, L_0x5d2d2a8536b0;
LS_0x5d2d2a8573b0_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a852360, L_0x5d2d2a851200, L_0x5d2d2a84ff70, L_0x5d2d2a84f0b0;
LS_0x5d2d2a8573b0_0_8 .concat8 [ 1 0 0 0], L_0x5d2d2a857570;
L_0x5d2d2a8573b0 .concat8 [ 4 4 1 0], LS_0x5d2d2a8573b0_0_0, LS_0x5d2d2a8573b0_0_4, LS_0x5d2d2a8573b0_0_8;
L_0x5d2d2a857570 .part L_0x5d2d2a857610, 8, 1;
LS_0x5d2d2a857610_0_0 .concat8 [ 1 1 1 1], L_0x7347fc2c2768, L_0x5d2d2a855f40, L_0x5d2d2a854dd0, L_0x5d2d2a853d70;
LS_0x5d2d2a857610_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a852c10, L_0x5d2d2a8518c0, L_0x5d2d2a8506c0, L_0x5d2d2a84f680;
LS_0x5d2d2a857610_0_8 .concat8 [ 1 0 0 0], L_0x5d2d2a84e800;
L_0x5d2d2a857610 .concat8 [ 4 4 1 0], LS_0x5d2d2a857610_0_0, LS_0x5d2d2a857610_0_4, LS_0x5d2d2a857610_0_8;
L_0x5d2d2a857450 .part L_0x5d2d2a857610, 8, 1;
S_0x5d2d2a103490 .scope generate, "rcpa2Loop[0]" "rcpa2Loop[0]" 4 16, 4 16 0, S_0x5d2d2a103cd0;
 .timescale -9 -12;
P_0x5d2d2a2ccc60 .param/l "i" 0 4 16, +C4<00>;
S_0x5d2d2a1009b0 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a103490;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a0be170_0 .net "Y", 0 0, L_0x5d2d2a856500;  1 drivers
v0x5d2d2a0be210_0 .net "a", 0 0, L_0x5d2d2a856b80;  1 drivers
v0x5d2d2a0bee40_0 .net "b", 0 0, L_0x5d2d2a856d30;  1 drivers
v0x5d2d2a0beee0_0 .net "cIn", 0 0, L_0x5d2d2a855cc0;  1 drivers
v0x5d2d2a0c5aa0_0 .net "cOut", 0 0, L_0x5d2d2a8569f0;  1 drivers
v0x5d2d2a0c5b40_0 .net "fIn", 0 0, L_0x5d2d2a8570f0;  1 drivers
v0x5d2d2a0c5260_0 .net "fOut", 0 0, L_0x5d2d2a855f40;  1 drivers
v0x5d2d2a0c5300_0 .net "notCIn", 0 0, L_0x5d2d2a856040;  1 drivers
v0x5d2d2a0c2780_0 .net "notCOut", 0 0, L_0x5d2d2a856910;  1 drivers
v0x5d2d2a0c2820_0 .net "notFIn", 0 0, L_0x5d2d2a856590;  1 drivers
v0x5d2d2a0c3920_0 .net "notFOut", 0 0, L_0x5d2d2a855ed0;  1 drivers
v0x5d2d2a0c3a10_0 .net "s", 0 0, L_0x5d2d2a856760;  1 drivers
S_0x5d2d2a102820 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a1009b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a0a7020_0 .net "a", 0 0, L_0x5d2d2a856b80;  alias, 1 drivers
v0x5d2d2a0a70f0_0 .net "b", 0 0, L_0x5d2d2a856d30;  alias, 1 drivers
v0x5d2d2a0a81c0_0 .net "c", 0 0, L_0x5d2d2a856040;  alias, 1 drivers
v0x5d2d2a0a82c0_0 .net "node1", 0 0, L_0x5d2d2a856210;  1 drivers
v0x5d2d2a0a8e90_0 .net "node2", 0 0, L_0x5d2d2a8562a0;  1 drivers
v0x5d2d2a0afbe0_0 .net "out", 0 0, L_0x5d2d2a856500;  alias, 1 drivers
S_0x5d2d2a109480 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a102820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8563e0 .functor AND 1, L_0x5d2d2a8562a0, L_0x5d2d2a856040, C4<1>, C4<1>;
L_0x5d2d2a856500 .functor NOT 1, L_0x5d2d2a8563e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a101c00_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8563e0;  1 drivers
v0x5d2d2a108c40_0 .net "a", 0 0, L_0x5d2d2a8562a0;  alias, 1 drivers
v0x5d2d2a108d00_0 .net "b", 0 0, L_0x5d2d2a856040;  alias, 1 drivers
v0x5d2d2a106160_0 .net "out", 0 0, L_0x5d2d2a856500;  alias, 1 drivers
S_0x5d2d2a107300 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a102820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a856180 .functor OR 1, L_0x5d2d2a856b80, L_0x5d2d2a856d30, C4<0>, C4<0>;
L_0x5d2d2a856210 .functor NOT 1, L_0x5d2d2a856180, C4<0>, C4<0>, C4<0>;
v0x5d2d2a107fd0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a856180;  1 drivers
v0x5d2d2a1080d0_0 .net "a", 0 0, L_0x5d2d2a856b80;  alias, 1 drivers
v0x5d2d2a0ccaa0_0 .net "b", 0 0, L_0x5d2d2a856d30;  alias, 1 drivers
v0x5d2d2a0ccb70_0 .net "out", 0 0, L_0x5d2d2a856210;  alias, 1 drivers
S_0x5d2d2a0aa340 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a102820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8562a0 .functor NOT 1, L_0x5d2d2a856210, C4<0>, C4<0>, C4<0>;
v0x5d2d2a0a9b00_0 .net "a", 0 0, L_0x5d2d2a856210;  alias, 1 drivers
v0x5d2d2a0a9bd0_0 .net "out", 0 0, L_0x5d2d2a8562a0;  alias, 1 drivers
S_0x5d2d2a0af3a0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a1009b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a855b40 .functor AND 1, L_0x5d2d2a856b80, L_0x5d2d2a856d30, C4<1>, C4<1>;
L_0x5d2d2a855ed0 .functor NOT 1, L_0x5d2d2a855b40, C4<0>, C4<0>, C4<0>;
v0x5d2d2a0afc80_0 .net *"_ivl_0", 0 0, L_0x5d2d2a855b40;  1 drivers
v0x5d2d2a0ac8c0_0 .net "a", 0 0, L_0x5d2d2a856b80;  alias, 1 drivers
v0x5d2d2a0ada60_0 .net "b", 0 0, L_0x5d2d2a856d30;  alias, 1 drivers
v0x5d2d2a0adb50_0 .net "out", 0 0, L_0x5d2d2a855ed0;  alias, 1 drivers
S_0x5d2d2a0ae730 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a1009b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a856640 .functor AND 1, L_0x5d2d2a856590, L_0x5d2d2a856500, C4<1>, C4<1>;
L_0x5d2d2a856760 .functor NOT 1, L_0x5d2d2a856640, C4<0>, C4<0>, C4<0>;
v0x5d2d2a0b5390_0 .net *"_ivl_0", 0 0, L_0x5d2d2a856640;  1 drivers
v0x5d2d2a0b5430_0 .net "a", 0 0, L_0x5d2d2a856590;  alias, 1 drivers
v0x5d2d2a0b4b50_0 .net "b", 0 0, L_0x5d2d2a856500;  alias, 1 drivers
v0x5d2d2a0b4c40_0 .net "out", 0 0, L_0x5d2d2a856760;  alias, 1 drivers
S_0x5d2d2a0b2070 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a1009b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8567f0 .functor AND 1, L_0x5d2d2a8570f0, L_0x5d2d2a856500, C4<1>, C4<1>;
L_0x5d2d2a856910 .functor NOT 1, L_0x5d2d2a8567f0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a0b3210_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8567f0;  1 drivers
v0x5d2d2a0b32f0_0 .net "a", 0 0, L_0x5d2d2a8570f0;  alias, 1 drivers
v0x5d2d2a0b3ee0_0 .net "b", 0 0, L_0x5d2d2a856500;  alias, 1 drivers
v0x5d2d2a0b3f80_0 .net "out", 0 0, L_0x5d2d2a856910;  alias, 1 drivers
S_0x5d2d2a0bab40 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a1009b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a855f40 .functor NOT 1, L_0x5d2d2a855ed0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a0ba300_0 .net "a", 0 0, L_0x5d2d2a855ed0;  alias, 1 drivers
v0x5d2d2a0ba3a0_0 .net "out", 0 0, L_0x5d2d2a855f40;  alias, 1 drivers
S_0x5d2d2a0b7820 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a1009b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a856040 .functor NOT 1, L_0x5d2d2a855cc0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a0b89c0_0 .net "a", 0 0, L_0x5d2d2a855cc0;  alias, 1 drivers
v0x5d2d2a0b8a80_0 .net "out", 0 0, L_0x5d2d2a856040;  alias, 1 drivers
S_0x5d2d2a0b9690 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a1009b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a856590 .functor NOT 1, L_0x5d2d2a8570f0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a0c02f0_0 .net "a", 0 0, L_0x5d2d2a8570f0;  alias, 1 drivers
v0x5d2d2a0c0390_0 .net "out", 0 0, L_0x5d2d2a856590;  alias, 1 drivers
S_0x5d2d2a0bfab0 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a1009b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8569f0 .functor NOT 1, L_0x5d2d2a856910, C4<0>, C4<0>, C4<0>;
v0x5d2d2a0bcfd0_0 .net "a", 0 0, L_0x5d2d2a856910;  alias, 1 drivers
v0x5d2d2a0bd0a0_0 .net "out", 0 0, L_0x5d2d2a8569f0;  alias, 1 drivers
S_0x5d2d2a0c45f0 .scope generate, "rcpa2Loop[1]" "rcpa2Loop[1]" 4 16, 4 16 0, S_0x5d2d2a103cd0;
 .timescale -9 -12;
P_0x5d2d2a232530 .param/l "i" 0 4 16, +C4<01>;
S_0x5d2d2a0cb250 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a0c45f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a0868b0_0 .net "Y", 0 0, L_0x5d2d2a8553d0;  1 drivers
v0x5d2d2a086950_0 .net "a", 0 0, L_0x5d2d2a855a00;  1 drivers
v0x5d2d2a083dd0_0 .net "b", 0 0, L_0x5d2d2a855aa0;  1 drivers
v0x5d2d2a083ea0_0 .net "cIn", 0 0, L_0x5d2d2a854b70;  1 drivers
v0x5d2d2a084f70_0 .net "cOut", 0 0, L_0x5d2d2a855870;  1 drivers
v0x5d2d2a085010_0 .net "fIn", 0 0, L_0x5d2d2a855c20;  1 drivers
v0x5d2d2a085c40_0 .net "fOut", 0 0, L_0x5d2d2a854dd0;  1 drivers
v0x5d2d2a085ce0_0 .net "notCIn", 0 0, L_0x5d2d2a854f10;  1 drivers
v0x5d2d2a08c8a0_0 .net "notCOut", 0 0, L_0x5d2d2a8557e0;  1 drivers
v0x5d2d2a08c940_0 .net "notFIn", 0 0, L_0x5d2d2a855460;  1 drivers
v0x5d2d2a08c060_0 .net "notFOut", 0 0, L_0x5d2d2a854d60;  1 drivers
v0x5d2d2a08c150_0 .net "s", 0 0, L_0x5d2d2a855630;  1 drivers
S_0x5d2d2a0c7f30 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a0cb250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a071140_0 .net "a", 0 0, L_0x5d2d2a855a00;  alias, 1 drivers
v0x5d2d2a0711e0_0 .net "b", 0 0, L_0x5d2d2a855aa0;  alias, 1 drivers
v0x5d2d2a070900_0 .net "c", 0 0, L_0x5d2d2a854f10;  alias, 1 drivers
v0x5d2d2a0709d0_0 .net "node1", 0 0, L_0x5d2d2a8550e0;  1 drivers
v0x5d2d2a06de20_0 .net "node2", 0 0, L_0x5d2d2a855170;  1 drivers
v0x5d2d2a06efc0_0 .net "out", 0 0, L_0x5d2d2a8553d0;  alias, 1 drivers
S_0x5d2d2a0c90d0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a0c7f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8552b0 .functor AND 1, L_0x5d2d2a855170, L_0x5d2d2a854f10, C4<1>, C4<1>;
L_0x5d2d2a8553d0 .functor NOT 1, L_0x5d2d2a8552b0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a0caac0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8552b0;  1 drivers
v0x5d2d2a0c9da0_0 .net "a", 0 0, L_0x5d2d2a855170;  alias, 1 drivers
v0x5d2d2a0c9e60_0 .net "b", 0 0, L_0x5d2d2a854f10;  alias, 1 drivers
v0x5d2d2a0d0a00_0 .net "out", 0 0, L_0x5d2d2a8553d0;  alias, 1 drivers
S_0x5d2d2a0d01c0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a0c7f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a855050 .functor OR 1, L_0x5d2d2a855a00, L_0x5d2d2a855aa0, C4<0>, C4<0>;
L_0x5d2d2a8550e0 .functor NOT 1, L_0x5d2d2a855050, C4<0>, C4<0>, C4<0>;
v0x5d2d2a0cd6e0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a855050;  1 drivers
v0x5d2d2a0cd7c0_0 .net "a", 0 0, L_0x5d2d2a855a00;  alias, 1 drivers
v0x5d2d2a0ce880_0 .net "b", 0 0, L_0x5d2d2a855aa0;  alias, 1 drivers
v0x5d2d2a0ce920_0 .net "out", 0 0, L_0x5d2d2a8550e0;  alias, 1 drivers
S_0x5d2d2a0cf550 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a0c7f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a855170 .functor NOT 1, L_0x5d2d2a8550e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a0938a0_0 .net "a", 0 0, L_0x5d2d2a8550e0;  alias, 1 drivers
v0x5d2d2a093940_0 .net "out", 0 0, L_0x5d2d2a855170;  alias, 1 drivers
S_0x5d2d2a06fc90 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a0cb250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a854a10 .functor AND 1, L_0x5d2d2a855a00, L_0x5d2d2a855aa0, C4<1>, C4<1>;
L_0x5d2d2a854d60 .functor NOT 1, L_0x5d2d2a854a10, C4<0>, C4<0>, C4<0>;
v0x5d2d2a06f060_0 .net *"_ivl_0", 0 0, L_0x5d2d2a854a10;  1 drivers
v0x5d2d2a0769e0_0 .net "a", 0 0, L_0x5d2d2a855a00;  alias, 1 drivers
v0x5d2d2a0761a0_0 .net "b", 0 0, L_0x5d2d2a855aa0;  alias, 1 drivers
v0x5d2d2a076290_0 .net "out", 0 0, L_0x5d2d2a854d60;  alias, 1 drivers
S_0x5d2d2a0736c0 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a0cb250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a855510 .functor AND 1, L_0x5d2d2a855460, L_0x5d2d2a8553d0, C4<1>, C4<1>;
L_0x5d2d2a855630 .functor NOT 1, L_0x5d2d2a855510, C4<0>, C4<0>, C4<0>;
v0x5d2d2a074860_0 .net *"_ivl_0", 0 0, L_0x5d2d2a855510;  1 drivers
v0x5d2d2a074900_0 .net "a", 0 0, L_0x5d2d2a855460;  alias, 1 drivers
v0x5d2d2a075530_0 .net "b", 0 0, L_0x5d2d2a8553d0;  alias, 1 drivers
v0x5d2d2a075620_0 .net "out", 0 0, L_0x5d2d2a855630;  alias, 1 drivers
S_0x5d2d2a07c190 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a0cb250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8556c0 .functor AND 1, L_0x5d2d2a855c20, L_0x5d2d2a8553d0, C4<1>, C4<1>;
L_0x5d2d2a8557e0 .functor NOT 1, L_0x5d2d2a8556c0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a07b950_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8556c0;  1 drivers
v0x5d2d2a07ba10_0 .net "a", 0 0, L_0x5d2d2a855c20;  alias, 1 drivers
v0x5d2d2a078e70_0 .net "b", 0 0, L_0x5d2d2a8553d0;  alias, 1 drivers
v0x5d2d2a078f10_0 .net "out", 0 0, L_0x5d2d2a8557e0;  alias, 1 drivers
S_0x5d2d2a07a010 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a0cb250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a854dd0 .functor NOT 1, L_0x5d2d2a854d60, C4<0>, C4<0>, C4<0>;
v0x5d2d2a07ace0_0 .net "a", 0 0, L_0x5d2d2a854d60;  alias, 1 drivers
v0x5d2d2a07ad80_0 .net "out", 0 0, L_0x5d2d2a854dd0;  alias, 1 drivers
S_0x5d2d2a081940 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a0cb250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a854f10 .functor NOT 1, L_0x5d2d2a854b70, C4<0>, C4<0>, C4<0>;
v0x5d2d2a081100_0 .net "a", 0 0, L_0x5d2d2a854b70;  alias, 1 drivers
v0x5d2d2a0811c0_0 .net "out", 0 0, L_0x5d2d2a854f10;  alias, 1 drivers
S_0x5d2d2a07e620 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a0cb250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a855460 .functor NOT 1, L_0x5d2d2a855c20, C4<0>, C4<0>, C4<0>;
v0x5d2d2a07f7c0_0 .net "a", 0 0, L_0x5d2d2a855c20;  alias, 1 drivers
v0x5d2d2a07f860_0 .net "out", 0 0, L_0x5d2d2a855460;  alias, 1 drivers
S_0x5d2d2a080490 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a0cb250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a855870 .functor NOT 1, L_0x5d2d2a8557e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a0870f0_0 .net "a", 0 0, L_0x5d2d2a8557e0;  alias, 1 drivers
v0x5d2d2a087190_0 .net "out", 0 0, L_0x5d2d2a855870;  alias, 1 drivers
S_0x5d2d2a089580 .scope generate, "rcpa2Loop[2]" "rcpa2Loop[2]" 4 16, 4 16 0, S_0x5d2d2a103cd0;
 .timescale -9 -12;
P_0x5d2d2a116330 .param/l "i" 0 4 16, +C4<010>;
S_0x5d2d2a08a720 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a089580;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a047a10_0 .net "Y", 0 0, L_0x5d2d2a854390;  1 drivers
v0x5d2d2a047ab0_0 .net "a", 0 0, L_0x5d2d2a853930;  1 drivers
v0x5d2d2a04e670_0 .net "b", 0 0, L_0x5d2d2a854970;  1 drivers
v0x5d2d2a04e740_0 .net "cIn", 0 0, L_0x5d2d2a853b10;  1 drivers
v0x5d2d2a04de30_0 .net "cOut", 0 0, L_0x5d2d2a854830;  1 drivers
v0x5d2d2a04df20_0 .net "fIn", 0 0, L_0x5d2d2a854ad0;  1 drivers
v0x5d2d2a04b350_0 .net "fOut", 0 0, L_0x5d2d2a853d70;  1 drivers
v0x5d2d2a04b3f0_0 .net "notCIn", 0 0, L_0x5d2d2a853eb0;  1 drivers
v0x5d2d2a04c4f0_0 .net "notCOut", 0 0, L_0x5d2d2a8547a0;  1 drivers
v0x5d2d2a04c590_0 .net "notFIn", 0 0, L_0x5d2d2a854420;  1 drivers
v0x5d2d2a04d1c0_0 .net "notFOut", 0 0, L_0x5d2d2a853ce0;  1 drivers
v0x5d2d2a04d2b0_0 .net "s", 0 0, L_0x5d2d2a8545f0;  1 drivers
S_0x5d2d2a092050 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a08a720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a096350_0 .net "a", 0 0, L_0x5d2d2a853930;  alias, 1 drivers
v0x5d2d2a096420_0 .net "b", 0 0, L_0x5d2d2a854970;  alias, 1 drivers
v0x5d2d2a05ae20_0 .net "c", 0 0, L_0x5d2d2a853eb0;  alias, 1 drivers
v0x5d2d2a05af20_0 .net "node1", 0 0, L_0x5d2d2a854080;  1 drivers
v0x5d2d2a0386c0_0 .net "node2", 0 0, L_0x5d2d2a854110;  1 drivers
v0x5d2d2a037e80_0 .net "out", 0 0, L_0x5d2d2a854390;  alias, 1 drivers
S_0x5d2d2a091810 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a092050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a854250 .functor AND 1, L_0x5d2d2a854110, L_0x5d2d2a853eb0, C4<1>, C4<1>;
L_0x5d2d2a854390 .functor NOT 1, L_0x5d2d2a854250, C4<0>, C4<0>, C4<0>;
v0x5d2d2a08b4a0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a854250;  1 drivers
v0x5d2d2a08ed30_0 .net "a", 0 0, L_0x5d2d2a854110;  alias, 1 drivers
v0x5d2d2a08edf0_0 .net "b", 0 0, L_0x5d2d2a853eb0;  alias, 1 drivers
v0x5d2d2a08fed0_0 .net "out", 0 0, L_0x5d2d2a854390;  alias, 1 drivers
S_0x5d2d2a090ba0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a092050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a853ff0 .functor OR 1, L_0x5d2d2a853930, L_0x5d2d2a854970, C4<0>, C4<0>;
L_0x5d2d2a854080 .functor NOT 1, L_0x5d2d2a853ff0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a097800_0 .net *"_ivl_0", 0 0, L_0x5d2d2a853ff0;  1 drivers
v0x5d2d2a0978e0_0 .net "a", 0 0, L_0x5d2d2a853930;  alias, 1 drivers
v0x5d2d2a096fc0_0 .net "b", 0 0, L_0x5d2d2a854970;  alias, 1 drivers
v0x5d2d2a097090_0 .net "out", 0 0, L_0x5d2d2a854080;  alias, 1 drivers
S_0x5d2d2a0944e0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a092050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a854110 .functor NOT 1, L_0x5d2d2a854080, C4<0>, C4<0>, C4<0>;
v0x5d2d2a095680_0 .net "a", 0 0, L_0x5d2d2a854080;  alias, 1 drivers
v0x5d2d2a095750_0 .net "out", 0 0, L_0x5d2d2a854110;  alias, 1 drivers
S_0x5d2d2a0353a0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a08a720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a853bc0 .functor AND 1, L_0x5d2d2a853930, L_0x5d2d2a854970, C4<1>, C4<1>;
L_0x5d2d2a853ce0 .functor NOT 1, L_0x5d2d2a853bc0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a037f20_0 .net *"_ivl_0", 0 0, L_0x5d2d2a853bc0;  1 drivers
v0x5d2d2a036540_0 .net "a", 0 0, L_0x5d2d2a853930;  alias, 1 drivers
v0x5d2d2a036630_0 .net "b", 0 0, L_0x5d2d2a854970;  alias, 1 drivers
v0x5d2d2a037210_0 .net "out", 0 0, L_0x5d2d2a853ce0;  alias, 1 drivers
S_0x5d2d2a03df60 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a08a720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8544d0 .functor AND 1, L_0x5d2d2a854420, L_0x5d2d2a854390, C4<1>, C4<1>;
L_0x5d2d2a8545f0 .functor NOT 1, L_0x5d2d2a8544d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a0372f0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8544d0;  1 drivers
v0x5d2d2a03d720_0 .net "a", 0 0, L_0x5d2d2a854420;  alias, 1 drivers
v0x5d2d2a03d7c0_0 .net "b", 0 0, L_0x5d2d2a854390;  alias, 1 drivers
v0x5d2d2a03ac40_0 .net "out", 0 0, L_0x5d2d2a8545f0;  alias, 1 drivers
S_0x5d2d2a03bde0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a08a720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a854680 .functor AND 1, L_0x5d2d2a854ad0, L_0x5d2d2a854390, C4<1>, C4<1>;
L_0x5d2d2a8547a0 .functor NOT 1, L_0x5d2d2a854680, C4<0>, C4<0>, C4<0>;
v0x5d2d2a03cab0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a854680;  1 drivers
v0x5d2d2a03cb70_0 .net "a", 0 0, L_0x5d2d2a854ad0;  alias, 1 drivers
v0x5d2d2a043710_0 .net "b", 0 0, L_0x5d2d2a854390;  alias, 1 drivers
v0x5d2d2a0437b0_0 .net "out", 0 0, L_0x5d2d2a8547a0;  alias, 1 drivers
S_0x5d2d2a042ed0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a08a720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a853d70 .functor NOT 1, L_0x5d2d2a853ce0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a0403f0_0 .net "a", 0 0, L_0x5d2d2a853ce0;  alias, 1 drivers
v0x5d2d2a040490_0 .net "out", 0 0, L_0x5d2d2a853d70;  alias, 1 drivers
S_0x5d2d2a041590 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a08a720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a853eb0 .functor NOT 1, L_0x5d2d2a853b10, C4<0>, C4<0>, C4<0>;
v0x5d2d2a042260_0 .net "a", 0 0, L_0x5d2d2a853b10;  alias, 1 drivers
v0x5d2d2a042320_0 .net "out", 0 0, L_0x5d2d2a853eb0;  alias, 1 drivers
S_0x5d2d2a048ec0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a08a720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a854420 .functor NOT 1, L_0x5d2d2a854ad0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a048680_0 .net "a", 0 0, L_0x5d2d2a854ad0;  alias, 1 drivers
v0x5d2d2a048720_0 .net "out", 0 0, L_0x5d2d2a854420;  alias, 1 drivers
S_0x5d2d2a045ba0 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a08a720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a854830 .functor NOT 1, L_0x5d2d2a8547a0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a046d40_0 .net "a", 0 0, L_0x5d2d2a8547a0;  alias, 1 drivers
v0x5d2d2a046de0_0 .net "out", 0 0, L_0x5d2d2a854830;  alias, 1 drivers
S_0x5d2d2a053e20 .scope generate, "rcpa2Loop[3]" "rcpa2Loop[3]" 4 16, 4 16 0, S_0x5d2d2a103cd0;
 .timescale -9 -12;
P_0x5d2d2a062970 .param/l "i" 0 4 16, +C4<011>;
S_0x5d2d2a0535e0 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a053e20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a00c9a0_0 .net "Y", 0 0, L_0x5d2d2a853210;  1 drivers
v0x5d2d2a00ca40_0 .net "a", 0 0, L_0x5d2d2a8537f0;  1 drivers
v0x5d2d2a00db40_0 .net "b", 0 0, L_0x5d2d2a853890;  1 drivers
v0x5d2d2a00dc10_0 .net "cIn", 0 0, L_0x5d2d2a8539d0;  1 drivers
v0x5d2d2a00e810_0 .net "cOut", 0 0, L_0x5d2d2a8536b0;  1 drivers
v0x5d2d2a00e8b0_0 .net "fIn", 0 0, L_0x5d2d2a853a70;  1 drivers
v0x5d2d2a015470_0 .net "fOut", 0 0, L_0x5d2d2a852c10;  1 drivers
v0x5d2d2a015510_0 .net "notCIn", 0 0, L_0x5d2d2a852d50;  1 drivers
v0x5d2d2a014c30_0 .net "notCOut", 0 0, L_0x5d2d2a853620;  1 drivers
v0x5d2d2a014cd0_0 .net "notFIn", 0 0, L_0x5d2d2a8532a0;  1 drivers
v0x5d2d2a012150_0 .net "notFOut", 0 0, L_0x5d2d2a852b80;  1 drivers
v0x5d2d2a012240_0 .net "s", 0 0, L_0x5d2d2a853470;  1 drivers
S_0x5d2d2a051ca0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a0535e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a05ba60_0 .net "a", 0 0, L_0x5d2d2a8537f0;  alias, 1 drivers
v0x5d2d2a05bb30_0 .net "b", 0 0, L_0x5d2d2a853890;  alias, 1 drivers
v0x5d2d2a05cc00_0 .net "c", 0 0, L_0x5d2d2a852d50;  alias, 1 drivers
v0x5d2d2a05cd00_0 .net "node1", 0 0, L_0x5d2d2a852f20;  1 drivers
v0x5d2d2a05d8d0_0 .net "node2", 0 0, L_0x5d2d2a852fb0;  1 drivers
v0x5d2d2a021c20_0 .net "out", 0 0, L_0x5d2d2a853210;  alias, 1 drivers
S_0x5d2d2a052970 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a051ca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8530f0 .functor AND 1, L_0x5d2d2a852fb0, L_0x5d2d2a852d50, C4<1>, C4<1>;
L_0x5d2d2a853210 .functor NOT 1, L_0x5d2d2a8530f0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a050bb0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8530f0;  1 drivers
v0x5d2d2a0595d0_0 .net "a", 0 0, L_0x5d2d2a852fb0;  alias, 1 drivers
v0x5d2d2a059690_0 .net "b", 0 0, L_0x5d2d2a852d50;  alias, 1 drivers
v0x5d2d2a058d90_0 .net "out", 0 0, L_0x5d2d2a853210;  alias, 1 drivers
S_0x5d2d2a0562b0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a051ca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a852e90 .functor OR 1, L_0x5d2d2a8537f0, L_0x5d2d2a853890, C4<0>, C4<0>;
L_0x5d2d2a852f20 .functor NOT 1, L_0x5d2d2a852e90, C4<0>, C4<0>, C4<0>;
v0x5d2d2a057450_0 .net *"_ivl_0", 0 0, L_0x5d2d2a852e90;  1 drivers
v0x5d2d2a057550_0 .net "a", 0 0, L_0x5d2d2a8537f0;  alias, 1 drivers
v0x5d2d2a058120_0 .net "b", 0 0, L_0x5d2d2a853890;  alias, 1 drivers
v0x5d2d2a0581f0_0 .net "out", 0 0, L_0x5d2d2a852f20;  alias, 1 drivers
S_0x5d2d2a05ed80 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a051ca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a852fb0 .functor NOT 1, L_0x5d2d2a852f20, C4<0>, C4<0>, C4<0>;
v0x5d2d2a05e540_0 .net "a", 0 0, L_0x5d2d2a852f20;  alias, 1 drivers
v0x5d2d2a05e610_0 .net "out", 0 0, L_0x5d2d2a852fb0;  alias, 1 drivers
S_0x5d2d29fff4c0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a0535e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a851610 .functor AND 1, L_0x5d2d2a8537f0, L_0x5d2d2a853890, C4<1>, C4<1>;
L_0x5d2d2a852b80 .functor NOT 1, L_0x5d2d2a851610, C4<0>, C4<0>, C4<0>;
v0x5d2d2a021cc0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a851610;  1 drivers
v0x5d2d29ffec80_0 .net "a", 0 0, L_0x5d2d2a8537f0;  alias, 1 drivers
v0x5d2d29ffc1a0_0 .net "b", 0 0, L_0x5d2d2a853890;  alias, 1 drivers
v0x5d2d29ffc290_0 .net "out", 0 0, L_0x5d2d2a852b80;  alias, 1 drivers
S_0x5d2d29ffd340 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a0535e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a853350 .functor AND 1, L_0x5d2d2a8532a0, L_0x5d2d2a853210, C4<1>, C4<1>;
L_0x5d2d2a853470 .functor NOT 1, L_0x5d2d2a853350, C4<0>, C4<0>, C4<0>;
v0x5d2d29ffe010_0 .net *"_ivl_0", 0 0, L_0x5d2d2a853350;  1 drivers
v0x5d2d29ffe0d0_0 .net "a", 0 0, L_0x5d2d2a8532a0;  alias, 1 drivers
v0x5d2d2a004d60_0 .net "b", 0 0, L_0x5d2d2a853210;  alias, 1 drivers
v0x5d2d2a004e50_0 .net "out", 0 0, L_0x5d2d2a853470;  alias, 1 drivers
S_0x5d2d2a004520 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a0535e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a853500 .functor AND 1, L_0x5d2d2a853a70, L_0x5d2d2a853210, C4<1>, C4<1>;
L_0x5d2d2a853620 .functor NOT 1, L_0x5d2d2a853500, C4<0>, C4<0>, C4<0>;
v0x5d2d2a001a40_0 .net *"_ivl_0", 0 0, L_0x5d2d2a853500;  1 drivers
v0x5d2d2a001b00_0 .net "a", 0 0, L_0x5d2d2a853a70;  alias, 1 drivers
v0x5d2d2a002be0_0 .net "b", 0 0, L_0x5d2d2a853210;  alias, 1 drivers
v0x5d2d2a002c80_0 .net "out", 0 0, L_0x5d2d2a853620;  alias, 1 drivers
S_0x5d2d2a0038b0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a0535e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a852c10 .functor NOT 1, L_0x5d2d2a852b80, C4<0>, C4<0>, C4<0>;
v0x5d2d2a00a510_0 .net "a", 0 0, L_0x5d2d2a852b80;  alias, 1 drivers
v0x5d2d2a00a5b0_0 .net "out", 0 0, L_0x5d2d2a852c10;  alias, 1 drivers
S_0x5d2d2a009cd0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a0535e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a852d50 .functor NOT 1, L_0x5d2d2a8539d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a0071f0_0 .net "a", 0 0, L_0x5d2d2a8539d0;  alias, 1 drivers
v0x5d2d2a0072b0_0 .net "out", 0 0, L_0x5d2d2a852d50;  alias, 1 drivers
S_0x5d2d2a008390 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a0535e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8532a0 .functor NOT 1, L_0x5d2d2a853a70, C4<0>, C4<0>, C4<0>;
v0x5d2d2a009060_0 .net "a", 0 0, L_0x5d2d2a853a70;  alias, 1 drivers
v0x5d2d2a009100_0 .net "out", 0 0, L_0x5d2d2a8532a0;  alias, 1 drivers
S_0x5d2d2a00fcc0 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a0535e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8536b0 .functor NOT 1, L_0x5d2d2a853620, C4<0>, C4<0>, C4<0>;
v0x5d2d2a00f480_0 .net "a", 0 0, L_0x5d2d2a853620;  alias, 1 drivers
v0x5d2d2a00f520_0 .net "out", 0 0, L_0x5d2d2a8536b0;  alias, 1 drivers
S_0x5d2d2a0132f0 .scope generate, "rcpa2Loop[4]" "rcpa2Loop[4]" 4 16, 4 16 0, S_0x5d2d2a103cd0;
 .timescale -9 -12;
P_0x5d2d29ff3c00 .param/l "i" 0 4 16, +C4<0100>;
S_0x5d2d2a013fc0 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a0132f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d29fd7240_0 .net "Y", 0 0, L_0x5d2d2a851ec0;  1 drivers
v0x5d2d29fd72e0_0 .net "a", 0 0, L_0x5d2d2a8524f0;  1 drivers
v0x5d2d29fd6a00_0 .net "b", 0 0, L_0x5d2d2a852620;  1 drivers
v0x5d2d29fd6aa0_0 .net "cIn", 0 0, L_0x5d2d2a852750;  1 drivers
v0x5d2d29fd3f20_0 .net "cOut", 0 0, L_0x5d2d2a852360;  1 drivers
v0x5d2d29fd3fc0_0 .net "fIn", 0 0, L_0x5d2d2a852880;  1 drivers
v0x5d2d29fd50c0_0 .net "fOut", 0 0, L_0x5d2d2a8518c0;  1 drivers
v0x5d2d29fd5160_0 .net "notCIn", 0 0, L_0x5d2d2a851a00;  1 drivers
v0x5d2d29fd5d90_0 .net "notCOut", 0 0, L_0x5d2d2a8522d0;  1 drivers
v0x5d2d29fd5e30_0 .net "notFIn", 0 0, L_0x5d2d2a851f50;  1 drivers
v0x5d2d29fdc9f0_0 .net "notFOut", 0 0, L_0x5d2d2a851830;  1 drivers
v0x5d2d29fdcae0_0 .net "s", 0 0, L_0x5d2d2a852120;  1 drivers
S_0x5d2d2a01a3e0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a013fc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a025b80_0 .net "a", 0 0, L_0x5d2d2a8524f0;  alias, 1 drivers
v0x5d2d2a025c20_0 .net "b", 0 0, L_0x5d2d2a852620;  alias, 1 drivers
v0x5d2d2a025340_0 .net "c", 0 0, L_0x5d2d2a851a00;  alias, 1 drivers
v0x5d2d2a025410_0 .net "node1", 0 0, L_0x5d2d2a851bd0;  1 drivers
v0x5d2d2a022860_0 .net "node2", 0 0, L_0x5d2d2a851c60;  1 drivers
v0x5d2d2a023a00_0 .net "out", 0 0, L_0x5d2d2a851ec0;  alias, 1 drivers
S_0x5d2d2a017900 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a01a3e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a851da0 .functor AND 1, L_0x5d2d2a851c60, L_0x5d2d2a851a00, C4<1>, C4<1>;
L_0x5d2d2a851ec0 .functor NOT 1, L_0x5d2d2a851da0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a01acd0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a851da0;  1 drivers
v0x5d2d2a018aa0_0 .net "a", 0 0, L_0x5d2d2a851c60;  alias, 1 drivers
v0x5d2d2a018b60_0 .net "b", 0 0, L_0x5d2d2a851a00;  alias, 1 drivers
v0x5d2d2a019770_0 .net "out", 0 0, L_0x5d2d2a851ec0;  alias, 1 drivers
S_0x5d2d2a0203d0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a01a3e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a851b40 .functor OR 1, L_0x5d2d2a8524f0, L_0x5d2d2a852620, C4<0>, C4<0>;
L_0x5d2d2a851bd0 .functor NOT 1, L_0x5d2d2a851b40, C4<0>, C4<0>, C4<0>;
v0x5d2d2a01fb90_0 .net *"_ivl_0", 0 0, L_0x5d2d2a851b40;  1 drivers
v0x5d2d2a01fc70_0 .net "a", 0 0, L_0x5d2d2a8524f0;  alias, 1 drivers
v0x5d2d2a01d0b0_0 .net "b", 0 0, L_0x5d2d2a852620;  alias, 1 drivers
v0x5d2d2a01d150_0 .net "out", 0 0, L_0x5d2d2a851bd0;  alias, 1 drivers
S_0x5d2d2a01e250 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a01a3e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a851c60 .functor NOT 1, L_0x5d2d2a851bd0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a01ef20_0 .net "a", 0 0, L_0x5d2d2a851bd0;  alias, 1 drivers
v0x5d2d2a01efc0_0 .net "out", 0 0, L_0x5d2d2a851c60;  alias, 1 drivers
S_0x5d2d2a0246d0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a013fc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a851680 .functor AND 1, L_0x5d2d2a8524f0, L_0x5d2d2a852620, C4<1>, C4<1>;
L_0x5d2d2a851830 .functor NOT 1, L_0x5d2d2a851680, C4<0>, C4<0>, C4<0>;
v0x5d2d2a023aa0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a851680;  1 drivers
v0x5d2d29fe91a0_0 .net "a", 0 0, L_0x5d2d2a8524f0;  alias, 1 drivers
v0x5d2d29fc6a40_0 .net "b", 0 0, L_0x5d2d2a852620;  alias, 1 drivers
v0x5d2d29fc6b30_0 .net "out", 0 0, L_0x5d2d2a851830;  alias, 1 drivers
S_0x5d2d29fc6200 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a013fc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a852000 .functor AND 1, L_0x5d2d2a851f50, L_0x5d2d2a851ec0, C4<1>, C4<1>;
L_0x5d2d2a852120 .functor NOT 1, L_0x5d2d2a852000, C4<0>, C4<0>, C4<0>;
v0x5d2d29fc3720_0 .net *"_ivl_0", 0 0, L_0x5d2d2a852000;  1 drivers
v0x5d2d29fc37c0_0 .net "a", 0 0, L_0x5d2d2a851f50;  alias, 1 drivers
v0x5d2d29fc48c0_0 .net "b", 0 0, L_0x5d2d2a851ec0;  alias, 1 drivers
v0x5d2d29fc49b0_0 .net "out", 0 0, L_0x5d2d2a852120;  alias, 1 drivers
S_0x5d2d29fc5590 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a013fc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8521b0 .functor AND 1, L_0x5d2d2a852880, L_0x5d2d2a851ec0, C4<1>, C4<1>;
L_0x5d2d2a8522d0 .functor NOT 1, L_0x5d2d2a8521b0, C4<0>, C4<0>, C4<0>;
v0x5d2d29fcc2e0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8521b0;  1 drivers
v0x5d2d29fcc3c0_0 .net "a", 0 0, L_0x5d2d2a852880;  alias, 1 drivers
v0x5d2d29fcbaa0_0 .net "b", 0 0, L_0x5d2d2a851ec0;  alias, 1 drivers
v0x5d2d29fcbb40_0 .net "out", 0 0, L_0x5d2d2a8522d0;  alias, 1 drivers
S_0x5d2d29fc8fc0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a013fc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8518c0 .functor NOT 1, L_0x5d2d2a851830, C4<0>, C4<0>, C4<0>;
v0x5d2d29fca160_0 .net "a", 0 0, L_0x5d2d2a851830;  alias, 1 drivers
v0x5d2d29fca200_0 .net "out", 0 0, L_0x5d2d2a8518c0;  alias, 1 drivers
S_0x5d2d29fcae30 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a013fc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a851a00 .functor NOT 1, L_0x5d2d2a852750, C4<0>, C4<0>, C4<0>;
v0x5d2d29fd1a90_0 .net "a", 0 0, L_0x5d2d2a852750;  alias, 1 drivers
v0x5d2d29fd1b30_0 .net "out", 0 0, L_0x5d2d2a851a00;  alias, 1 drivers
S_0x5d2d29fd1250 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a013fc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a851f50 .functor NOT 1, L_0x5d2d2a852880, C4<0>, C4<0>, C4<0>;
v0x5d2d29fce770_0 .net "a", 0 0, L_0x5d2d2a852880;  alias, 1 drivers
v0x5d2d29fce810_0 .net "out", 0 0, L_0x5d2d2a851f50;  alias, 1 drivers
S_0x5d2d29fcf910 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a013fc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a852360 .functor NOT 1, L_0x5d2d2a8522d0, C4<0>, C4<0>, C4<0>;
v0x5d2d29fd05e0_0 .net "a", 0 0, L_0x5d2d2a8522d0;  alias, 1 drivers
v0x5d2d29fd06b0_0 .net "out", 0 0, L_0x5d2d2a852360;  alias, 1 drivers
S_0x5d2d29fdc1b0 .scope generate, "rcpa2Loop[5]" "rcpa2Loop[5]" 4 16, 4 16 0, S_0x5d2d2a103cd0;
 .timescale -9 -12;
P_0x5d2d29f7f7c0 .param/l "i" 0 4 16, +C4<0101>;
S_0x5d2d29fd96d0 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d29fdc1b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d29f96620_0 .net "Y", 0 0, L_0x5d2d2a850cc0;  1 drivers
v0x5d2d29f966c0_0 .net "a", 0 0, L_0x5d2d2a851390;  1 drivers
v0x5d2d29f972f0_0 .net "b", 0 0, L_0x5d2d2a851430;  1 drivers
v0x5d2d29f973c0_0 .net "cIn", 0 0, L_0x5d2d2a8514d0;  1 drivers
v0x5d2d29f9df50_0 .net "cOut", 0 0, L_0x5d2d2a851200;  1 drivers
v0x5d2d29f9dff0_0 .net "fIn", 0 0, L_0x5d2d2a851570;  1 drivers
v0x5d2d29f9d710_0 .net "fOut", 0 0, L_0x5d2d2a8506c0;  1 drivers
v0x5d2d29f9d7b0_0 .net "notCIn", 0 0, L_0x5d2d2a850800;  1 drivers
v0x5d2d29f9ac30_0 .net "notCOut", 0 0, L_0x5d2d2a851120;  1 drivers
v0x5d2d29f9acd0_0 .net "notFIn", 0 0, L_0x5d2d2a850d50;  1 drivers
v0x5d2d29f9bdd0_0 .net "notFOut", 0 0, L_0x5d2d2a850630;  1 drivers
v0x5d2d29f9bec0_0 .net "s", 0 0, L_0x5d2d2a850f20;  1 drivers
S_0x5d2d29fdb540 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d29fd96d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d29fe57d0_0 .net "a", 0 0, L_0x5d2d2a851390;  alias, 1 drivers
v0x5d2d29fe58a0_0 .net "b", 0 0, L_0x5d2d2a851430;  alias, 1 drivers
v0x5d2d29fe64a0_0 .net "c", 0 0, L_0x5d2d2a850800;  alias, 1 drivers
v0x5d2d29fe65a0_0 .net "node1", 0 0, L_0x5d2d2a8509d0;  1 drivers
v0x5d2d29fed100_0 .net "node2", 0 0, L_0x5d2d2a850a60;  1 drivers
v0x5d2d29fec8c0_0 .net "out", 0 0, L_0x5d2d2a850cc0;  alias, 1 drivers
S_0x5d2d29fe21a0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d29fdb540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a850ba0 .functor AND 1, L_0x5d2d2a850a60, L_0x5d2d2a850800, C4<1>, C4<1>;
L_0x5d2d2a850cc0 .functor NOT 1, L_0x5d2d2a850ba0, C4<0>, C4<0>, C4<0>;
v0x5d2d29fda920_0 .net *"_ivl_0", 0 0, L_0x5d2d2a850ba0;  1 drivers
v0x5d2d29fe1960_0 .net "a", 0 0, L_0x5d2d2a850a60;  alias, 1 drivers
v0x5d2d29fe1a20_0 .net "b", 0 0, L_0x5d2d2a850800;  alias, 1 drivers
v0x5d2d29fdee80_0 .net "out", 0 0, L_0x5d2d2a850cc0;  alias, 1 drivers
S_0x5d2d29fe0020 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d29fdb540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a850940 .functor OR 1, L_0x5d2d2a851390, L_0x5d2d2a851430, C4<0>, C4<0>;
L_0x5d2d2a8509d0 .functor NOT 1, L_0x5d2d2a850940, C4<0>, C4<0>, C4<0>;
v0x5d2d29fe0cf0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a850940;  1 drivers
v0x5d2d29fe0df0_0 .net "a", 0 0, L_0x5d2d2a851390;  alias, 1 drivers
v0x5d2d29fe7950_0 .net "b", 0 0, L_0x5d2d2a851430;  alias, 1 drivers
v0x5d2d29fe7a20_0 .net "out", 0 0, L_0x5d2d2a8509d0;  alias, 1 drivers
S_0x5d2d29fe7110 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d29fdb540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a850a60 .functor NOT 1, L_0x5d2d2a8509d0, C4<0>, C4<0>, C4<0>;
v0x5d2d29fe4630_0 .net "a", 0 0, L_0x5d2d2a8509d0;  alias, 1 drivers
v0x5d2d29fe4700_0 .net "out", 0 0, L_0x5d2d2a850a60;  alias, 1 drivers
S_0x5d2d29fe9de0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d29fd96d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a850480 .functor AND 1, L_0x5d2d2a851390, L_0x5d2d2a851430, C4<1>, C4<1>;
L_0x5d2d2a850630 .functor NOT 1, L_0x5d2d2a850480, C4<0>, C4<0>, C4<0>;
v0x5d2d29fec960_0 .net *"_ivl_0", 0 0, L_0x5d2d2a850480;  1 drivers
v0x5d2d29feaf80_0 .net "a", 0 0, L_0x5d2d2a851390;  alias, 1 drivers
v0x5d2d29febc50_0 .net "b", 0 0, L_0x5d2d2a851430;  alias, 1 drivers
v0x5d2d29febd40_0 .net "out", 0 0, L_0x5d2d2a850630;  alias, 1 drivers
S_0x5d2d29fafeb0 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d29fd96d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a850e00 .functor AND 1, L_0x5d2d2a850d50, L_0x5d2d2a850cc0, C4<1>, C4<1>;
L_0x5d2d2a850f20 .functor NOT 1, L_0x5d2d2a850e00, C4<0>, C4<0>, C4<0>;
v0x5d2d29f8d750_0 .net *"_ivl_0", 0 0, L_0x5d2d2a850e00;  1 drivers
v0x5d2d29f8d810_0 .net "a", 0 0, L_0x5d2d2a850d50;  alias, 1 drivers
v0x5d2d29f8cf10_0 .net "b", 0 0, L_0x5d2d2a850cc0;  alias, 1 drivers
v0x5d2d29f8d000_0 .net "out", 0 0, L_0x5d2d2a850f20;  alias, 1 drivers
S_0x5d2d29f8a430 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d29fd96d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a851000 .functor AND 1, L_0x5d2d2a851570, L_0x5d2d2a850cc0, C4<1>, C4<1>;
L_0x5d2d2a851120 .functor NOT 1, L_0x5d2d2a851000, C4<0>, C4<0>, C4<0>;
v0x5d2d29f8b5d0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a851000;  1 drivers
v0x5d2d29f8b690_0 .net "a", 0 0, L_0x5d2d2a851570;  alias, 1 drivers
v0x5d2d29f8c2a0_0 .net "b", 0 0, L_0x5d2d2a850cc0;  alias, 1 drivers
v0x5d2d29f8c340_0 .net "out", 0 0, L_0x5d2d2a851120;  alias, 1 drivers
S_0x5d2d29f92ff0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d29fd96d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8506c0 .functor NOT 1, L_0x5d2d2a850630, C4<0>, C4<0>, C4<0>;
v0x5d2d29f927b0_0 .net "a", 0 0, L_0x5d2d2a850630;  alias, 1 drivers
v0x5d2d29f92850_0 .net "out", 0 0, L_0x5d2d2a8506c0;  alias, 1 drivers
S_0x5d2d29f8fcd0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d29fd96d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a850800 .functor NOT 1, L_0x5d2d2a8514d0, C4<0>, C4<0>, C4<0>;
v0x5d2d29f90e70_0 .net "a", 0 0, L_0x5d2d2a8514d0;  alias, 1 drivers
v0x5d2d29f90f30_0 .net "out", 0 0, L_0x5d2d2a850800;  alias, 1 drivers
S_0x5d2d29f91b40 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d29fd96d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a850d50 .functor NOT 1, L_0x5d2d2a851570, C4<0>, C4<0>, C4<0>;
v0x5d2d29f987a0_0 .net "a", 0 0, L_0x5d2d2a851570;  alias, 1 drivers
v0x5d2d29f98840_0 .net "out", 0 0, L_0x5d2d2a850d50;  alias, 1 drivers
S_0x5d2d29f97f60 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d29fd96d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a851200 .functor NOT 1, L_0x5d2d2a851120, C4<0>, C4<0>, C4<0>;
v0x5d2d29f95480_0 .net "a", 0 0, L_0x5d2d2a851120;  alias, 1 drivers
v0x5d2d29f95520_0 .net "out", 0 0, L_0x5d2d2a851200;  alias, 1 drivers
S_0x5d2d29f9caa0 .scope generate, "rcpa2Loop[6]" "rcpa2Loop[6]" 4 16, 4 16 0, S_0x5d2d2a103cd0;
 .timescale -9 -12;
P_0x5d2d2a144f40 .param/l "i" 0 4 16, +C4<0110>;
S_0x5d2d29fa3700 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d29f9caa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d29f5f4e0_0 .net "Y", 0 0, L_0x5d2d2a84fb60;  1 drivers
v0x5d2d29f5f580_0 .net "a", 0 0, L_0x5d2d2a8500c0;  1 drivers
v0x5d2d29f5ca00_0 .net "b", 0 0, L_0x5d2d2a850160;  1 drivers
v0x5d2d29f5cad0_0 .net "cIn", 0 0, L_0x5d2d2a850250;  1 drivers
v0x5d2d29f5dba0_0 .net "cOut", 0 0, L_0x5d2d2a84ff70;  1 drivers
v0x5d2d29f5dc40_0 .net "fIn", 0 0, L_0x5d2d2a850340;  1 drivers
v0x5d2d29f5e870_0 .net "fOut", 0 0, L_0x5d2d2a84f680;  1 drivers
v0x5d2d29f5e910_0 .net "notCIn", 0 0, L_0x5d2d2a84f780;  1 drivers
v0x5d2d29f654d0_0 .net "notCOut", 0 0, L_0x5d2d2a84feb0;  1 drivers
v0x5d2d29f65570_0 .net "notFIn", 0 0, L_0x5d2d2a84fbd0;  1 drivers
v0x5d2d29f64c90_0 .net "notFOut", 0 0, L_0x5d2d2a84f610;  1 drivers
v0x5d2d29f64d80_0 .net "s", 0 0, L_0x5d2d2a84fd40;  1 drivers
S_0x5d2d29fa03e0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d29fa3700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d29fade20_0 .net "a", 0 0, L_0x5d2d2a8500c0;  alias, 1 drivers
v0x5d2d29fadef0_0 .net "b", 0 0, L_0x5d2d2a850160;  alias, 1 drivers
v0x5d2d29fab340_0 .net "c", 0 0, L_0x5d2d2a84f780;  alias, 1 drivers
v0x5d2d29fab440_0 .net "node1", 0 0, L_0x5d2d2a84f8f0;  1 drivers
v0x5d2d29fac4e0_0 .net "node2", 0 0, L_0x5d2d2a84f960;  1 drivers
v0x5d2d29fad1b0_0 .net "out", 0 0, L_0x5d2d2a84fb60;  alias, 1 drivers
S_0x5d2d29fa1580 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d29fa03e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a84fa60 .functor AND 1, L_0x5d2d2a84f960, L_0x5d2d2a84f780, C4<1>, C4<1>;
L_0x5d2d2a84fb60 .functor NOT 1, L_0x5d2d2a84fa60, C4<0>, C4<0>, C4<0>;
v0x5d2d29fa2f70_0 .net *"_ivl_0", 0 0, L_0x5d2d2a84fa60;  1 drivers
v0x5d2d29fa2250_0 .net "a", 0 0, L_0x5d2d2a84f960;  alias, 1 drivers
v0x5d2d29fa2310_0 .net "b", 0 0, L_0x5d2d2a84f780;  alias, 1 drivers
v0x5d2d29fa8eb0_0 .net "out", 0 0, L_0x5d2d2a84fb60;  alias, 1 drivers
S_0x5d2d29fa8670 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d29fa03e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a84f880 .functor OR 1, L_0x5d2d2a8500c0, L_0x5d2d2a850160, C4<0>, C4<0>;
L_0x5d2d2a84f8f0 .functor NOT 1, L_0x5d2d2a84f880, C4<0>, C4<0>, C4<0>;
v0x5d2d29fa5b90_0 .net *"_ivl_0", 0 0, L_0x5d2d2a84f880;  1 drivers
v0x5d2d29fa5c70_0 .net "a", 0 0, L_0x5d2d2a8500c0;  alias, 1 drivers
v0x5d2d29fa6d30_0 .net "b", 0 0, L_0x5d2d2a850160;  alias, 1 drivers
v0x5d2d29fa6e00_0 .net "out", 0 0, L_0x5d2d2a84f8f0;  alias, 1 drivers
S_0x5d2d29fa7a00 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d29fa03e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a84f960 .functor NOT 1, L_0x5d2d2a84f8f0, C4<0>, C4<0>, C4<0>;
v0x5d2d29fae660_0 .net "a", 0 0, L_0x5d2d2a84f8f0;  alias, 1 drivers
v0x5d2d29fae730_0 .net "out", 0 0, L_0x5d2d2a84f960;  alias, 1 drivers
S_0x5d2d29fb3e10 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d29fa3700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a84f480 .functor AND 1, L_0x5d2d2a8500c0, L_0x5d2d2a850160, C4<1>, C4<1>;
L_0x5d2d2a84f610 .functor NOT 1, L_0x5d2d2a84f480, C4<0>, C4<0>, C4<0>;
v0x5d2d29fad250_0 .net *"_ivl_0", 0 0, L_0x5d2d2a84f480;  1 drivers
v0x5d2d29fb35d0_0 .net "a", 0 0, L_0x5d2d2a8500c0;  alias, 1 drivers
v0x5d2d29fb0af0_0 .net "b", 0 0, L_0x5d2d2a850160;  alias, 1 drivers
v0x5d2d29fb0be0_0 .net "out", 0 0, L_0x5d2d2a84f610;  alias, 1 drivers
S_0x5d2d29fb1c90 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d29fa3700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a84fc40 .functor AND 1, L_0x5d2d2a84fbd0, L_0x5d2d2a84fb60, C4<1>, C4<1>;
L_0x5d2d2a84fd40 .functor NOT 1, L_0x5d2d2a84fc40, C4<0>, C4<0>, C4<0>;
v0x5d2d29fb2960_0 .net *"_ivl_0", 0 0, L_0x5d2d2a84fc40;  1 drivers
v0x5d2d29fb2a20_0 .net "a", 0 0, L_0x5d2d2a84fbd0;  alias, 1 drivers
v0x5d2d29f77430_0 .net "b", 0 0, L_0x5d2d2a84fb60;  alias, 1 drivers
v0x5d2d29f77520_0 .net "out", 0 0, L_0x5d2d2a84fd40;  alias, 1 drivers
S_0x5d2d29f54cd0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d29fa3700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a84fdb0 .functor AND 1, L_0x5d2d2a850340, L_0x5d2d2a84fb60, C4<1>, C4<1>;
L_0x5d2d2a84feb0 .functor NOT 1, L_0x5d2d2a84fdb0, C4<0>, C4<0>, C4<0>;
v0x5d2d29f54490_0 .net *"_ivl_0", 0 0, L_0x5d2d2a84fdb0;  1 drivers
v0x5d2d29f54550_0 .net "a", 0 0, L_0x5d2d2a850340;  alias, 1 drivers
v0x5d2d29f519b0_0 .net "b", 0 0, L_0x5d2d2a84fb60;  alias, 1 drivers
v0x5d2d29f51a50_0 .net "out", 0 0, L_0x5d2d2a84feb0;  alias, 1 drivers
S_0x5d2d29f52b50 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d29fa3700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a84f680 .functor NOT 1, L_0x5d2d2a84f610, C4<0>, C4<0>, C4<0>;
v0x5d2d29f53820_0 .net "a", 0 0, L_0x5d2d2a84f610;  alias, 1 drivers
v0x5d2d29f538c0_0 .net "out", 0 0, L_0x5d2d2a84f680;  alias, 1 drivers
S_0x5d2d29f5a570 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d29fa3700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a84f780 .functor NOT 1, L_0x5d2d2a850250, C4<0>, C4<0>, C4<0>;
v0x5d2d29f59d30_0 .net "a", 0 0, L_0x5d2d2a850250;  alias, 1 drivers
v0x5d2d29f59df0_0 .net "out", 0 0, L_0x5d2d2a84f780;  alias, 1 drivers
S_0x5d2d29f57250 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d29fa3700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a84fbd0 .functor NOT 1, L_0x5d2d2a850340, C4<0>, C4<0>, C4<0>;
v0x5d2d29f583f0_0 .net "a", 0 0, L_0x5d2d2a850340;  alias, 1 drivers
v0x5d2d29f58490_0 .net "out", 0 0, L_0x5d2d2a84fbd0;  alias, 1 drivers
S_0x5d2d29f590c0 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d29fa3700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a84ff70 .functor NOT 1, L_0x5d2d2a84feb0, C4<0>, C4<0>, C4<0>;
v0x5d2d29f5fd20_0 .net "a", 0 0, L_0x5d2d2a84feb0;  alias, 1 drivers
v0x5d2d29f5fdc0_0 .net "out", 0 0, L_0x5d2d2a84ff70;  alias, 1 drivers
S_0x5d2d29f621b0 .scope generate, "rcpa2Loop[7]" "rcpa2Loop[7]" 4 16, 4 16 0, S_0x5d2d2a103cd0;
 .timescale -9 -12;
P_0x5d2d29f13c90 .param/l "i" 0 4 16, +C4<0111>;
S_0x5d2d29f63350 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d29f621b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a1955b0_0 .net "Y", 0 0, L_0x5d2d2a84ec50;  1 drivers
v0x5d2d2a195650_0 .net "a", 0 0, L_0x5d2d2a84f200;  1 drivers
v0x5d2d2a194d70_0 .net "b", 0 0, L_0x5d2d2a84f2a0;  1 drivers
v0x5d2d2a194e40_0 .net "cIn", 0 0, L_0x5d2d2a84f340;  1 drivers
v0x5d2d2a192290_0 .net "cOut", 0 0, L_0x5d2d2a84f0b0;  1 drivers
v0x5d2d2a192330_0 .net "fIn", 0 0, L_0x5d2d2a84f3e0;  1 drivers
v0x5d2d2a193430_0 .net "fOut", 0 0, L_0x5d2d2a84e800;  1 drivers
v0x5d2d2a1934d0_0 .net "notCIn", 0 0, L_0x5d2d2a84e870;  1 drivers
v0x5d2d2a194100_0 .net "notCOut", 0 0, L_0x5d2d2a84eff0;  1 drivers
v0x5d2d2a1941a0_0 .net "notFIn", 0 0, L_0x5d2d2a84ecc0;  1 drivers
v0x5d2d2a19ad60_0 .net "notFOut", 0 0, L_0x5d2d2a84e790;  1 drivers
v0x5d2d2a19ae50_0 .net "s", 0 0, L_0x5d2d2a84ee30;  1 drivers
S_0x5d2d29f6ac80 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d29f63350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d29f6ef80_0 .net "a", 0 0, L_0x5d2d2a84f200;  alias, 1 drivers
v0x5d2d29f6f050_0 .net "b", 0 0, L_0x5d2d2a84f2a0;  alias, 1 drivers
v0x5d2d29f75be0_0 .net "c", 0 0, L_0x5d2d2a84e870;  alias, 1 drivers
v0x5d2d29f75ce0_0 .net "node1", 0 0, L_0x5d2d2a84e9e0;  1 drivers
v0x5d2d29f753a0_0 .net "node2", 0 0, L_0x5d2d2a84ea50;  1 drivers
v0x5d2d29f728c0_0 .net "out", 0 0, L_0x5d2d2a84ec50;  alias, 1 drivers
S_0x5d2d29f6a440 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d29f6ac80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a84eb50 .functor AND 1, L_0x5d2d2a84ea50, L_0x5d2d2a84e870, C4<1>, C4<1>;
L_0x5d2d2a84ec50 .functor NOT 1, L_0x5d2d2a84eb50, C4<0>, C4<0>, C4<0>;
v0x5d2d29f640d0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a84eb50;  1 drivers
v0x5d2d29f67960_0 .net "a", 0 0, L_0x5d2d2a84ea50;  alias, 1 drivers
v0x5d2d29f67a20_0 .net "b", 0 0, L_0x5d2d2a84e870;  alias, 1 drivers
v0x5d2d29f68b00_0 .net "out", 0 0, L_0x5d2d2a84ec50;  alias, 1 drivers
S_0x5d2d29f697d0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d29f6ac80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a84e970 .functor OR 1, L_0x5d2d2a84f200, L_0x5d2d2a84f2a0, C4<0>, C4<0>;
L_0x5d2d2a84e9e0 .functor NOT 1, L_0x5d2d2a84e970, C4<0>, C4<0>, C4<0>;
v0x5d2d29f70430_0 .net *"_ivl_0", 0 0, L_0x5d2d2a84e970;  1 drivers
v0x5d2d29f70510_0 .net "a", 0 0, L_0x5d2d2a84f200;  alias, 1 drivers
v0x5d2d29f6fbf0_0 .net "b", 0 0, L_0x5d2d2a84f2a0;  alias, 1 drivers
v0x5d2d29f6fcc0_0 .net "out", 0 0, L_0x5d2d2a84e9e0;  alias, 1 drivers
S_0x5d2d29f6d110 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d29f6ac80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a84ea50 .functor NOT 1, L_0x5d2d2a84e9e0, C4<0>, C4<0>, C4<0>;
v0x5d2d29f6e2b0_0 .net "a", 0 0, L_0x5d2d2a84e9e0;  alias, 1 drivers
v0x5d2d29f6e380_0 .net "out", 0 0, L_0x5d2d2a84ea50;  alias, 1 drivers
S_0x5d2d29f73a60 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d29f63350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a84e680 .functor AND 1, L_0x5d2d2a84f200, L_0x5d2d2a84f2a0, C4<1>, C4<1>;
L_0x5d2d2a84e790 .functor NOT 1, L_0x5d2d2a84e680, C4<0>, C4<0>, C4<0>;
v0x5d2d29f72960_0 .net *"_ivl_0", 0 0, L_0x5d2d2a84e680;  1 drivers
v0x5d2d29f74730_0 .net "a", 0 0, L_0x5d2d2a84f200;  alias, 1 drivers
v0x5d2d29f7b390_0 .net "b", 0 0, L_0x5d2d2a84f2a0;  alias, 1 drivers
v0x5d2d29f7b480_0 .net "out", 0 0, L_0x5d2d2a84e790;  alias, 1 drivers
S_0x5d2d29f7ab50 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d29f63350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a84ed30 .functor AND 1, L_0x5d2d2a84ecc0, L_0x5d2d2a84ec50, C4<1>, C4<1>;
L_0x5d2d2a84ee30 .functor NOT 1, L_0x5d2d2a84ed30, C4<0>, C4<0>, C4<0>;
v0x5d2d29f78070_0 .net *"_ivl_0", 0 0, L_0x5d2d2a84ed30;  1 drivers
v0x5d2d29f78130_0 .net "a", 0 0, L_0x5d2d2a84ecc0;  alias, 1 drivers
v0x5d2d29f79210_0 .net "b", 0 0, L_0x5d2d2a84ec50;  alias, 1 drivers
v0x5d2d29f79300_0 .net "out", 0 0, L_0x5d2d2a84ee30;  alias, 1 drivers
S_0x5d2d29f79ee0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d29f63350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a84eef0 .functor AND 1, L_0x5d2d2a84f3e0, L_0x5d2d2a84ec50, C4<1>, C4<1>;
L_0x5d2d2a84eff0 .functor NOT 1, L_0x5d2d2a84eef0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a18a560_0 .net *"_ivl_0", 0 0, L_0x5d2d2a84eef0;  1 drivers
v0x5d2d2a18a620_0 .net "a", 0 0, L_0x5d2d2a84f3e0;  alias, 1 drivers
v0x5d2d2a189d20_0 .net "b", 0 0, L_0x5d2d2a84ec50;  alias, 1 drivers
v0x5d2d2a189dc0_0 .net "out", 0 0, L_0x5d2d2a84eff0;  alias, 1 drivers
S_0x5d2d2a187240 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d29f63350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a84e800 .functor NOT 1, L_0x5d2d2a84e790, C4<0>, C4<0>, C4<0>;
v0x5d2d2a1883e0_0 .net "a", 0 0, L_0x5d2d2a84e790;  alias, 1 drivers
v0x5d2d2a188480_0 .net "out", 0 0, L_0x5d2d2a84e800;  alias, 1 drivers
S_0x5d2d2a1890b0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d29f63350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a84e870 .functor NOT 1, L_0x5d2d2a84f340, C4<0>, C4<0>, C4<0>;
v0x5d2d2a18fe00_0 .net "a", 0 0, L_0x5d2d2a84f340;  alias, 1 drivers
v0x5d2d2a18fec0_0 .net "out", 0 0, L_0x5d2d2a84e870;  alias, 1 drivers
S_0x5d2d2a18f5c0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d29f63350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a84ecc0 .functor NOT 1, L_0x5d2d2a84f3e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a18cae0_0 .net "a", 0 0, L_0x5d2d2a84f3e0;  alias, 1 drivers
v0x5d2d2a18cb80_0 .net "out", 0 0, L_0x5d2d2a84ecc0;  alias, 1 drivers
S_0x5d2d2a18dc80 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d29f63350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a84f0b0 .functor NOT 1, L_0x5d2d2a84eff0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a18e950_0 .net "a", 0 0, L_0x5d2d2a84eff0;  alias, 1 drivers
v0x5d2d2a18e9f0_0 .net "out", 0 0, L_0x5d2d2a84f0b0;  alias, 1 drivers
S_0x5d2d2a19fcd0 .scope module, "nBitRippleCarryAdderInst" "nBitRippleCarryAdder" 3 23, 8 3 0, S_0x5d2d2a0fdce0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 8 "A";
    .port_info 3 /INPUT 8 "B";
    .port_info 4 /INPUT 1 "cin";
P_0x5d2d29e9fa70 .param/l "N" 0 8 3, +C4<00000000000000000000000000001000>;
L_0x5d2d2a859cc0 .functor BUFZ 8, L_0x5d2d2a859500, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5d2d2a16c920_0 .net "A", 7 0, L_0x5d2d2a85a040;  1 drivers
v0x5d2d2a16ca20_0 .net "B", 7 0, L_0x5d2d2a85a1f0;  1 drivers
v0x5d2d2a173580_0 .net "carryMiddle", 7 0, L_0x5d2d2a858dd0;  1 drivers
v0x5d2d2a173640_0 .net "cin", 0 0, L_0x5d2d2a857450;  alias, 1 drivers
v0x5d2d2a172d40_0 .net "cout", 0 0, L_0x5d2d2a859d80;  alias, 1 drivers
v0x5d2d2a172e30_0 .net "sum", 7 0, L_0x5d2d2a859cc0;  1 drivers
v0x5d2d2a170260_0 .net "sum11", 7 0, L_0x5d2d2a859500;  1 drivers
L_0x5d2d2a857920 .part L_0x5d2d2a85a040, 0, 1;
L_0x5d2d2a8579c0 .part L_0x5d2d2a85a1f0, 0, 1;
L_0x5d2d2a857b40 .part L_0x5d2d2a85a040, 1, 1;
L_0x5d2d2a857be0 .part L_0x5d2d2a85a1f0, 1, 1;
L_0x5d2d2a857c80 .part L_0x5d2d2a858dd0, 0, 1;
L_0x5d2d2a857e00 .part L_0x5d2d2a85a040, 2, 1;
L_0x5d2d2a857ea0 .part L_0x5d2d2a85a1f0, 2, 1;
L_0x5d2d2a857f40 .part L_0x5d2d2a858dd0, 1, 1;
L_0x5d2d2a858110 .part L_0x5d2d2a85a040, 3, 1;
L_0x5d2d2a8581b0 .part L_0x5d2d2a85a1f0, 3, 1;
L_0x5d2d2a858250 .part L_0x5d2d2a858dd0, 2, 1;
L_0x5d2d2a8584c0 .part L_0x5d2d2a85a040, 4, 1;
L_0x5d2d2a8585d0 .part L_0x5d2d2a85a1f0, 4, 1;
L_0x5d2d2a858670 .part L_0x5d2d2a858dd0, 3, 1;
L_0x5d2d2a8588f0 .part L_0x5d2d2a85a040, 5, 1;
L_0x5d2d2a858990 .part L_0x5d2d2a85a1f0, 5, 1;
L_0x5d2d2a858ac0 .part L_0x5d2d2a858dd0, 4, 1;
L_0x5d2d2a858d30 .part L_0x5d2d2a85a040, 6, 1;
L_0x5d2d2a858e70 .part L_0x5d2d2a85a1f0, 6, 1;
L_0x5d2d2a858f10 .part L_0x5d2d2a858dd0, 5, 1;
LS_0x5d2d2a858dd0_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a8574f0, L_0x5d2d2a857ad0, L_0x5d2d2a857d90, L_0x5d2d2a858050;
LS_0x5d2d2a858dd0_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a858360, L_0x5d2d2a858790, L_0x5d2d2a858bd0, L_0x5d2d2a8590d0;
L_0x5d2d2a858dd0 .concat8 [ 4 4 0 0], LS_0x5d2d2a858dd0_0_0, LS_0x5d2d2a858dd0_0_4;
LS_0x5d2d2a859500_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a83a810, L_0x5d2d2a857a60, L_0x5d2d2a857d20, L_0x5d2d2a857fe0;
LS_0x5d2d2a859500_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a8582f0, L_0x5d2d2a858560, L_0x5d2d2a858b60, L_0x5d2d2a859060;
L_0x5d2d2a859500 .concat8 [ 4 4 0 0], LS_0x5d2d2a859500_0_0, LS_0x5d2d2a859500_0_4;
L_0x5d2d2a858fb0 .part L_0x5d2d2a85a040, 7, 1;
L_0x5d2d2a859930 .part L_0x5d2d2a85a1f0, 7, 1;
L_0x5d2d2a859870 .part L_0x5d2d2a858dd0, 6, 1;
L_0x5d2d2a859d80 .part L_0x5d2d2a858dd0, 7, 1;
S_0x5d2d2a19d1f0 .scope generate, "genAdder[0]" "genAdder[0]" 8 9, 8 9 0, S_0x5d2d2a19fcd0;
 .timescale -9 -12;
P_0x5d2d29e6ecb0 .param/l "i" 0 8 9, +C4<00>;
S_0x5d2d2a19e390 .scope generate, "genblk2" "genblk2" 8 10, 8 10 0, S_0x5d2d2a19d1f0;
 .timescale -9 -12;
S_0x5d2d2a19f060 .scope module, "f" "FA" 8 11, 9 33 0, S_0x5d2d2a19e390;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a83a810 .udp UDP_sumOut, L_0x5d2d2a857920, L_0x5d2d2a8579c0, L_0x5d2d2a857450;
L_0x5d2d2a8574f0 .udp UDP_carryOut, L_0x5d2d2a857920, L_0x5d2d2a8579c0, L_0x5d2d2a857450;
v0x5d2d2a1a5cc0_0 .net "A", 0 0, L_0x5d2d2a857920;  1 drivers
v0x5d2d2a1a5d60_0 .net "B", 0 0, L_0x5d2d2a8579c0;  1 drivers
v0x5d2d2a1a5480_0 .net "Cin", 0 0, L_0x5d2d2a857450;  alias, 1 drivers
v0x5d2d2a1a5580_0 .net "Cout", 0 0, L_0x5d2d2a8574f0;  1 drivers
v0x5d2d2a1a29a0_0 .net "sum", 0 0, L_0x5d2d2a83a810;  1 drivers
S_0x5d2d2a1a3b40 .scope generate, "genAdder[1]" "genAdder[1]" 8 9, 8 9 0, S_0x5d2d2a19fcd0;
 .timescale -9 -12;
P_0x5d2d29e6b210 .param/l "i" 0 8 9, +C4<01>;
S_0x5d2d2a1a4810 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a1a3b40;
 .timescale -9 -12;
S_0x5d2d2a1ab470 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a1a4810;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a857a60 .udp UDP_sumOut, L_0x5d2d2a857b40, L_0x5d2d2a857be0, L_0x5d2d2a857c80;
L_0x5d2d2a857ad0 .udp UDP_carryOut, L_0x5d2d2a857b40, L_0x5d2d2a857be0, L_0x5d2d2a857c80;
v0x5d2d2a1aac30_0 .net "A", 0 0, L_0x5d2d2a857b40;  1 drivers
v0x5d2d2a1aacf0_0 .net "B", 0 0, L_0x5d2d2a857be0;  1 drivers
v0x5d2d2a1a8150_0 .net "Cin", 0 0, L_0x5d2d2a857c80;  1 drivers
v0x5d2d2a1a8220_0 .net "Cout", 0 0, L_0x5d2d2a857ad0;  1 drivers
v0x5d2d2a1a92f0_0 .net "sum", 0 0, L_0x5d2d2a857a60;  1 drivers
S_0x5d2d2a1a9fc0 .scope generate, "genAdder[2]" "genAdder[2]" 8 9, 8 9 0, S_0x5d2d2a19fcd0;
 .timescale -9 -12;
P_0x5d2d29e3c660 .param/l "i" 0 8 9, +C4<010>;
S_0x5d2d2a1b0c20 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a1a9fc0;
 .timescale -9 -12;
S_0x5d2d2a1b03e0 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a1b0c20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a857d20 .udp UDP_sumOut, L_0x5d2d2a857e00, L_0x5d2d2a857ea0, L_0x5d2d2a857f40;
L_0x5d2d2a857d90 .udp UDP_carryOut, L_0x5d2d2a857e00, L_0x5d2d2a857ea0, L_0x5d2d2a857f40;
v0x5d2d2a1ad900_0 .net "A", 0 0, L_0x5d2d2a857e00;  1 drivers
v0x5d2d2a1ad9a0_0 .net "B", 0 0, L_0x5d2d2a857ea0;  1 drivers
v0x5d2d2a1aeaa0_0 .net "Cin", 0 0, L_0x5d2d2a857f40;  1 drivers
v0x5d2d2a1aeb70_0 .net "Cout", 0 0, L_0x5d2d2a857d90;  1 drivers
v0x5d2d2a1af770_0 .net "sum", 0 0, L_0x5d2d2a857d20;  1 drivers
S_0x5d2d2a15ef10 .scope generate, "genAdder[3]" "genAdder[3]" 8 9, 8 9 0, S_0x5d2d2a19fcd0;
 .timescale -9 -12;
P_0x5d2d29e33470 .param/l "i" 0 8 9, +C4<011>;
S_0x5d2d2a152670 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a15ef10;
 .timescale -9 -12;
S_0x5d2d2a151e30 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a152670;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a857fe0 .udp UDP_sumOut, L_0x5d2d2a858110, L_0x5d2d2a8581b0, L_0x5d2d2a858250;
L_0x5d2d2a858050 .udp UDP_carryOut, L_0x5d2d2a858110, L_0x5d2d2a8581b0, L_0x5d2d2a858250;
v0x5d2d2a14f350_0 .net "A", 0 0, L_0x5d2d2a858110;  1 drivers
v0x5d2d2a14f3f0_0 .net "B", 0 0, L_0x5d2d2a8581b0;  1 drivers
v0x5d2d2a1504f0_0 .net "Cin", 0 0, L_0x5d2d2a858250;  1 drivers
v0x5d2d2a1505c0_0 .net "Cout", 0 0, L_0x5d2d2a858050;  1 drivers
v0x5d2d2a1511c0_0 .net "sum", 0 0, L_0x5d2d2a857fe0;  1 drivers
S_0x5d2d2a157f10 .scope generate, "genAdder[4]" "genAdder[4]" 8 9, 8 9 0, S_0x5d2d2a19fcd0;
 .timescale -9 -12;
P_0x5d2d29dfe8a0 .param/l "i" 0 8 9, +C4<0100>;
S_0x5d2d2a1576d0 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a157f10;
 .timescale -9 -12;
S_0x5d2d2a154bf0 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a1576d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a8582f0 .udp UDP_sumOut, L_0x5d2d2a8584c0, L_0x5d2d2a8585d0, L_0x5d2d2a858670;
L_0x5d2d2a858360 .udp UDP_carryOut, L_0x5d2d2a8584c0, L_0x5d2d2a8585d0, L_0x5d2d2a858670;
v0x5d2d2a155d90_0 .net "A", 0 0, L_0x5d2d2a8584c0;  1 drivers
v0x5d2d2a155e30_0 .net "B", 0 0, L_0x5d2d2a8585d0;  1 drivers
v0x5d2d2a156a60_0 .net "Cin", 0 0, L_0x5d2d2a858670;  1 drivers
v0x5d2d2a156b00_0 .net "Cout", 0 0, L_0x5d2d2a858360;  1 drivers
v0x5d2d2a15d6c0_0 .net "sum", 0 0, L_0x5d2d2a8582f0;  1 drivers
S_0x5d2d2a15ce80 .scope generate, "genAdder[5]" "genAdder[5]" 8 9, 8 9 0, S_0x5d2d2a19fcd0;
 .timescale -9 -12;
P_0x5d2d29dfade0 .param/l "i" 0 8 9, +C4<0101>;
S_0x5d2d2a15a3a0 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a15ce80;
 .timescale -9 -12;
S_0x5d2d2a15b540 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a15a3a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a858560 .udp UDP_sumOut, L_0x5d2d2a8588f0, L_0x5d2d2a858990, L_0x5d2d2a858ac0;
L_0x5d2d2a858790 .udp UDP_carryOut, L_0x5d2d2a8588f0, L_0x5d2d2a858990, L_0x5d2d2a858ac0;
v0x5d2d2a15c210_0 .net "A", 0 0, L_0x5d2d2a8588f0;  1 drivers
v0x5d2d2a15c2d0_0 .net "B", 0 0, L_0x5d2d2a858990;  1 drivers
v0x5d2d2a162e70_0 .net "Cin", 0 0, L_0x5d2d2a858ac0;  1 drivers
v0x5d2d2a162f40_0 .net "Cout", 0 0, L_0x5d2d2a858790;  1 drivers
v0x5d2d2a162630_0 .net "sum", 0 0, L_0x5d2d2a858560;  1 drivers
S_0x5d2d2a15fb50 .scope generate, "genAdder[6]" "genAdder[6]" 8 9, 8 9 0, S_0x5d2d2a19fcd0;
 .timescale -9 -12;
P_0x5d2d29dcbe70 .param/l "i" 0 8 9, +C4<0110>;
S_0x5d2d2a160cf0 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a15fb50;
 .timescale -9 -12;
S_0x5d2d2a1619c0 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a160cf0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a858b60 .udp UDP_sumOut, L_0x5d2d2a858d30, L_0x5d2d2a858e70, L_0x5d2d2a858f10;
L_0x5d2d2a858bd0 .udp UDP_carryOut, L_0x5d2d2a858d30, L_0x5d2d2a858e70, L_0x5d2d2a858f10;
v0x5d2d2a168620_0 .net "A", 0 0, L_0x5d2d2a858d30;  1 drivers
v0x5d2d2a1686e0_0 .net "B", 0 0, L_0x5d2d2a858e70;  1 drivers
v0x5d2d2a167de0_0 .net "Cin", 0 0, L_0x5d2d2a858f10;  1 drivers
v0x5d2d2a167eb0_0 .net "Cout", 0 0, L_0x5d2d2a858bd0;  1 drivers
v0x5d2d2a165300_0 .net "sum", 0 0, L_0x5d2d2a858b60;  1 drivers
S_0x5d2d2a1664a0 .scope generate, "genAdder[7]" "genAdder[7]" 8 9, 8 9 0, S_0x5d2d2a19fcd0;
 .timescale -9 -12;
P_0x5d2d29dc4510 .param/l "i" 0 8 9, +C4<0111>;
S_0x5d2d2a167170 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a1664a0;
 .timescale -9 -12;
S_0x5d2d2a16ddd0 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a167170;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a859060 .udp UDP_sumOut, L_0x5d2d2a858fb0, L_0x5d2d2a859930, L_0x5d2d2a859870;
L_0x5d2d2a8590d0 .udp UDP_carryOut, L_0x5d2d2a858fb0, L_0x5d2d2a859930, L_0x5d2d2a859870;
v0x5d2d2a16d590_0 .net "A", 0 0, L_0x5d2d2a858fb0;  1 drivers
v0x5d2d2a16d650_0 .net "B", 0 0, L_0x5d2d2a859930;  1 drivers
v0x5d2d2a16aab0_0 .net "Cin", 0 0, L_0x5d2d2a859870;  1 drivers
v0x5d2d2a16ab80_0 .net "Cout", 0 0, L_0x5d2d2a8590d0;  1 drivers
v0x5d2d2a16bc50_0 .net "sum", 0 0, L_0x5d2d2a859060;  1 drivers
S_0x5d2d2a1784f0 .scope module, "HybridAdderLayer2_11" "HybridAdder" 2 180, 3 1 0, S_0x5d2d2a3c7af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /OUTPUT 16 "sum";
    .port_info 3 /OUTPUT 1 "cout";
P_0x5d2d2a175a10 .param/l "N1" 0 3 1, +C4<00000000000000000000000000001000>;
P_0x5d2d2a175a50 .param/l "N2" 0 3 1, +C4<00000000000000000000000000001000>;
P_0x5d2d2a175a90 .param/l "addOrSub" 0 3 1, +C4<00000000000000000000000000000000>;
v0x5d2d29d5ff60_0 .net "A", 15 0, L_0x5d2d2a7c07f0;  alias, 1 drivers
v0x5d2d29d60020_0 .net "B", 15 0, L_0x5d2d2a7cc9a0;  alias, 1 drivers
v0x5d2d29d5d480_0 .net "cout", 0 0, L_0x5d2d2a865760;  1 drivers
v0x5d2d29d5d580_0 .net "fn", 0 0, L_0x5d2d2a862b20;  1 drivers
v0x5d2d29d5e620_0 .net "selectedB", 15 0, L_0x5d2d2a85a290;  1 drivers
v0x5d2d29d5e710_0 .net "sum", 15 0, L_0x5d2d2a8654c0;  alias, 1 drivers
L_0x5d2d2a862eb0 .part L_0x5d2d2a7c07f0, 0, 8;
L_0x5d2d2a862f50 .part L_0x5d2d2a85a290, 0, 8;
L_0x5d2d2a8654c0 .concat8 [ 8 8 0 0], L_0x5d2d2a8625b0, L_0x5d2d2a8656a0;
L_0x5d2d2a865980 .part L_0x5d2d2a7c07f0, 8, 8;
L_0x5d2d2a865a20 .part L_0x5d2d2a85a290, 8, 8;
S_0x5d2d2a176bb0 .scope generate, "genblk1" "genblk1" 3 10, 3 10 0, S_0x5d2d2a1784f0;
 .timescale -9 -12;
L_0x5d2d2a85a290 .functor BUFZ 16, L_0x5d2d2a7cc9a0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x5d2d2a177880 .scope module, "nBitRcpa2Inst" "nBitRcpa2" 3 17, 4 1 0, S_0x5d2d2a1784f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /OUTPUT 8 "sum";
    .port_info 3 /OUTPUT 1 "fn";
P_0x5d2d29d8be40 .param/l "N" 0 4 1, +C4<00000000000000000000000000001000>;
v0x5d2d29de5730_0 .net "A", 7 0, L_0x5d2d2a862eb0;  1 drivers
v0x5d2d29de5830_0 .net "B", 7 0, L_0x5d2d2a862f50;  1 drivers
v0x5d2d29dec390_0 .net "F", 8 0, L_0x5d2d2a862ce0;  1 drivers
v0x5d2d29dec450_0 .net *"_ivl_85", 0 0, L_0x5d2d2a862c40;  1 drivers
L_0x7347fc2c27b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d2d29debb50_0 .net/2u *"_ivl_89", 0 0, L_0x7347fc2c27b0;  1 drivers
v0x5d2d29de9070_0 .net "carry", 8 0, L_0x5d2d2a862a80;  1 drivers
v0x5d2d29de9150_0 .net "fn", 0 0, L_0x5d2d2a862b20;  alias, 1 drivers
v0x5d2d29dea210_0 .net "sum", 7 0, L_0x5d2d2a8625b0;  1 drivers
L_0x5d2d2a85acc0 .part L_0x5d2d2a862eb0, 7, 1;
L_0x5d2d2a85ad60 .part L_0x5d2d2a862f50, 7, 1;
L_0x5d2d2a85ae00 .part L_0x5d2d2a862a80, 8, 1;
L_0x5d2d2a85aea0 .part L_0x5d2d2a862ce0, 7, 1;
L_0x5d2d2a85bb80 .part L_0x5d2d2a862eb0, 6, 1;
L_0x5d2d2a85bc20 .part L_0x5d2d2a862f50, 6, 1;
L_0x5d2d2a85bd10 .part L_0x5d2d2a862a80, 7, 1;
L_0x5d2d2a85be00 .part L_0x5d2d2a862ce0, 6, 1;
L_0x5d2d2a85cbd0 .part L_0x5d2d2a862eb0, 5, 1;
L_0x5d2d2a85cc70 .part L_0x5d2d2a862f50, 5, 1;
L_0x5d2d2a85cd10 .part L_0x5d2d2a862a80, 6, 1;
L_0x5d2d2a85cdb0 .part L_0x5d2d2a862ce0, 5, 1;
L_0x5d2d2a85db70 .part L_0x5d2d2a862eb0, 4, 1;
L_0x5d2d2a85dca0 .part L_0x5d2d2a862f50, 4, 1;
L_0x5d2d2a85ddd0 .part L_0x5d2d2a862a80, 5, 1;
L_0x5d2d2a85df00 .part L_0x5d2d2a862ce0, 4, 1;
L_0x5d2d2a85ee90 .part L_0x5d2d2a862eb0, 3, 1;
L_0x5d2d2a85ef30 .part L_0x5d2d2a862f50, 3, 1;
L_0x5d2d2a85f070 .part L_0x5d2d2a862a80, 4, 1;
L_0x5d2d2a85f110 .part L_0x5d2d2a862ce0, 3, 1;
L_0x5d2d2a85efd0 .part L_0x5d2d2a862eb0, 2, 1;
L_0x5d2d2a85fff0 .part L_0x5d2d2a862f50, 2, 1;
L_0x5d2d2a85f1b0 .part L_0x5d2d2a862a80, 3, 1;
L_0x5d2d2a860150 .part L_0x5d2d2a862ce0, 2, 1;
L_0x5d2d2a8610d0 .part L_0x5d2d2a862eb0, 1, 1;
L_0x5d2d2a861170 .part L_0x5d2d2a862f50, 1, 1;
L_0x5d2d2a8601f0 .part L_0x5d2d2a862a80, 2, 1;
L_0x5d2d2a8612f0 .part L_0x5d2d2a862ce0, 1, 1;
L_0x5d2d2a862250 .part L_0x5d2d2a862eb0, 0, 1;
L_0x5d2d2a862400 .part L_0x5d2d2a862f50, 0, 1;
L_0x5d2d2a861390 .part L_0x5d2d2a862a80, 1, 1;
L_0x5d2d2a8627c0 .part L_0x5d2d2a862ce0, 0, 1;
LS_0x5d2d2a8625b0_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a861e30, L_0x5d2d2a860cb0, L_0x5d2d2a85fc70, L_0x5d2d2a85eb10;
LS_0x5d2d2a8625b0_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a85d7a0, L_0x5d2d2a85c800, L_0x5d2d2a85b800, L_0x5d2d2a85a8f0;
L_0x5d2d2a8625b0 .concat8 [ 4 4 0 0], LS_0x5d2d2a8625b0_0_0, LS_0x5d2d2a8625b0_0_4;
LS_0x5d2d2a862a80_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a8620c0, L_0x5d2d2a860f40, L_0x5d2d2a85feb0, L_0x5d2d2a85ed50;
LS_0x5d2d2a862a80_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a85d9e0, L_0x5d2d2a85ca80, L_0x5d2d2a85ba30, L_0x5d2d2a85ab70;
LS_0x5d2d2a862a80_0_8 .concat8 [ 1 0 0 0], L_0x5d2d2a862c40;
L_0x5d2d2a862a80 .concat8 [ 4 4 1 0], LS_0x5d2d2a862a80_0_0, LS_0x5d2d2a862a80_0_4, LS_0x5d2d2a862a80_0_8;
L_0x5d2d2a862c40 .part L_0x5d2d2a862ce0, 8, 1;
LS_0x5d2d2a862ce0_0_0 .concat8 [ 1 1 1 1], L_0x7347fc2c27b0, L_0x5d2d2a861610, L_0x5d2d2a860450, L_0x5d2d2a85f410;
LS_0x5d2d2a862ce0_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a85e290, L_0x5d2d2a85d0c0, L_0x5d2d2a85c140, L_0x5d2d2a85b140;
LS_0x5d2d2a862ce0_0_8 .concat8 [ 1 0 0 0], L_0x5d2d2a85a3e0;
L_0x5d2d2a862ce0 .concat8 [ 4 4 1 0], LS_0x5d2d2a862ce0_0_0, LS_0x5d2d2a862ce0_0_4, LS_0x5d2d2a862ce0_0_8;
L_0x5d2d2a862b20 .part L_0x5d2d2a862ce0, 8, 1;
S_0x5d2d2a11af00 .scope generate, "rcpa2Loop[0]" "rcpa2Loop[0]" 4 16, 4 16 0, S_0x5d2d2a177880;
 .timescale -9 -12;
P_0x5d2d29d86b80 .param/l "i" 0 4 16, +C4<00>;
S_0x5d2d2a11a6c0 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a11af00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a139c90_0 .net "Y", 0 0, L_0x5d2d2a861bd0;  1 drivers
v0x5d2d2a139d30_0 .net "a", 0 0, L_0x5d2d2a862250;  1 drivers
v0x5d2d2a13a960_0 .net "b", 0 0, L_0x5d2d2a862400;  1 drivers
v0x5d2d2a13aa30_0 .net "cIn", 0 0, L_0x5d2d2a861390;  1 drivers
v0x5d2d2a1415c0_0 .net "cOut", 0 0, L_0x5d2d2a8620c0;  1 drivers
v0x5d2d2a141660_0 .net "fIn", 0 0, L_0x5d2d2a8627c0;  1 drivers
v0x5d2d2a140d80_0 .net "fOut", 0 0, L_0x5d2d2a861610;  1 drivers
v0x5d2d2a140e20_0 .net "notCIn", 0 0, L_0x5d2d2a861710;  1 drivers
v0x5d2d2a13e2a0_0 .net "notCOut", 0 0, L_0x5d2d2a861fe0;  1 drivers
v0x5d2d2a13e340_0 .net "notFIn", 0 0, L_0x5d2d2a861c60;  1 drivers
v0x5d2d2a13f440_0 .net "notFOut", 0 0, L_0x5d2d2a8615a0;  1 drivers
v0x5d2d2a13f530_0 .net "s", 0 0, L_0x5d2d2a861e30;  1 drivers
S_0x5d2d2a118d80 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a11a6c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a122c30_0 .net "a", 0 0, L_0x5d2d2a862250;  alias, 1 drivers
v0x5d2d2a122d00_0 .net "b", 0 0, L_0x5d2d2a862400;  alias, 1 drivers
v0x5d2d2a123dd0_0 .net "c", 0 0, L_0x5d2d2a861710;  alias, 1 drivers
v0x5d2d2a123ed0_0 .net "node1", 0 0, L_0x5d2d2a8618e0;  1 drivers
v0x5d2d2a124aa0_0 .net "node2", 0 0, L_0x5d2d2a861970;  1 drivers
v0x5d2d2a12b700_0 .net "out", 0 0, L_0x5d2d2a861bd0;  alias, 1 drivers
S_0x5d2d2a119a50 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a118d80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a861ab0 .functor AND 1, L_0x5d2d2a861970, L_0x5d2d2a861710, C4<1>, C4<1>;
L_0x5d2d2a861bd0 .functor NOT 1, L_0x5d2d2a861ab0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a117c90_0 .net *"_ivl_0", 0 0, L_0x5d2d2a861ab0;  1 drivers
v0x5d2d2a1207a0_0 .net "a", 0 0, L_0x5d2d2a861970;  alias, 1 drivers
v0x5d2d2a120840_0 .net "b", 0 0, L_0x5d2d2a861710;  alias, 1 drivers
v0x5d2d2a11ff60_0 .net "out", 0 0, L_0x5d2d2a861bd0;  alias, 1 drivers
S_0x5d2d2a11d480 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a118d80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a861850 .functor OR 1, L_0x5d2d2a862250, L_0x5d2d2a862400, C4<0>, C4<0>;
L_0x5d2d2a8618e0 .functor NOT 1, L_0x5d2d2a861850, C4<0>, C4<0>, C4<0>;
v0x5d2d2a11e620_0 .net *"_ivl_0", 0 0, L_0x5d2d2a861850;  1 drivers
v0x5d2d2a11e700_0 .net "a", 0 0, L_0x5d2d2a862250;  alias, 1 drivers
v0x5d2d2a11f2f0_0 .net "b", 0 0, L_0x5d2d2a862400;  alias, 1 drivers
v0x5d2d2a11f390_0 .net "out", 0 0, L_0x5d2d2a8618e0;  alias, 1 drivers
S_0x5d2d2a125f50 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a118d80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a861970 .functor NOT 1, L_0x5d2d2a8618e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a125710_0 .net "a", 0 0, L_0x5d2d2a8618e0;  alias, 1 drivers
v0x5d2d2a1257e0_0 .net "out", 0 0, L_0x5d2d2a861970;  alias, 1 drivers
S_0x5d2d2a12aec0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a11a6c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a861210 .functor AND 1, L_0x5d2d2a862250, L_0x5d2d2a862400, C4<1>, C4<1>;
L_0x5d2d2a8615a0 .functor NOT 1, L_0x5d2d2a861210, C4<0>, C4<0>, C4<0>;
v0x5d2d2a12b7a0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a861210;  1 drivers
v0x5d2d2a1283e0_0 .net "a", 0 0, L_0x5d2d2a862250;  alias, 1 drivers
v0x5d2d2a129580_0 .net "b", 0 0, L_0x5d2d2a862400;  alias, 1 drivers
v0x5d2d2a129670_0 .net "out", 0 0, L_0x5d2d2a8615a0;  alias, 1 drivers
S_0x5d2d2a12a250 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a11a6c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a861d10 .functor AND 1, L_0x5d2d2a861c60, L_0x5d2d2a861bd0, C4<1>, C4<1>;
L_0x5d2d2a861e30 .functor NOT 1, L_0x5d2d2a861d10, C4<0>, C4<0>, C4<0>;
v0x5d2d2a130eb0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a861d10;  1 drivers
v0x5d2d2a130f70_0 .net "a", 0 0, L_0x5d2d2a861c60;  alias, 1 drivers
v0x5d2d2a130670_0 .net "b", 0 0, L_0x5d2d2a861bd0;  alias, 1 drivers
v0x5d2d2a130760_0 .net "out", 0 0, L_0x5d2d2a861e30;  alias, 1 drivers
S_0x5d2d2a12db90 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a11a6c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a861ec0 .functor AND 1, L_0x5d2d2a8627c0, L_0x5d2d2a861bd0, C4<1>, C4<1>;
L_0x5d2d2a861fe0 .functor NOT 1, L_0x5d2d2a861ec0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a12ed30_0 .net *"_ivl_0", 0 0, L_0x5d2d2a861ec0;  1 drivers
v0x5d2d2a12edf0_0 .net "a", 0 0, L_0x5d2d2a8627c0;  alias, 1 drivers
v0x5d2d2a12fa00_0 .net "b", 0 0, L_0x5d2d2a861bd0;  alias, 1 drivers
v0x5d2d2a12faa0_0 .net "out", 0 0, L_0x5d2d2a861fe0;  alias, 1 drivers
S_0x5d2d2a136660 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a11a6c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a861610 .functor NOT 1, L_0x5d2d2a8615a0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a135e20_0 .net "a", 0 0, L_0x5d2d2a8615a0;  alias, 1 drivers
v0x5d2d2a135ec0_0 .net "out", 0 0, L_0x5d2d2a861610;  alias, 1 drivers
S_0x5d2d2a133340 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a11a6c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a861710 .functor NOT 1, L_0x5d2d2a861390, C4<0>, C4<0>, C4<0>;
v0x5d2d2a1344e0_0 .net "a", 0 0, L_0x5d2d2a861390;  alias, 1 drivers
v0x5d2d2a134580_0 .net "out", 0 0, L_0x5d2d2a861710;  alias, 1 drivers
S_0x5d2d2a1351b0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a11a6c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a861c60 .functor NOT 1, L_0x5d2d2a8627c0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a13be10_0 .net "a", 0 0, L_0x5d2d2a8627c0;  alias, 1 drivers
v0x5d2d2a13beb0_0 .net "out", 0 0, L_0x5d2d2a861c60;  alias, 1 drivers
S_0x5d2d2a13b5d0 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a11a6c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8620c0 .functor NOT 1, L_0x5d2d2a861fe0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a138af0_0 .net "a", 0 0, L_0x5d2d2a861fe0;  alias, 1 drivers
v0x5d2d2a138b90_0 .net "out", 0 0, L_0x5d2d2a8620c0;  alias, 1 drivers
S_0x5d2d2a140110 .scope generate, "rcpa2Loop[1]" "rcpa2Loop[1]" 4 16, 4 16 0, S_0x5d2d2a177880;
 .timescale -9 -12;
P_0x5d2d2a311e60 .param/l "i" 0 4 16, +C4<01>;
S_0x5d2d29f3e1d0 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a140110;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d29f39660_0 .net "Y", 0 0, L_0x5d2d2a860a50;  1 drivers
v0x5d2d29f39700_0 .net "a", 0 0, L_0x5d2d2a8610d0;  1 drivers
v0x5d2d29f3a800_0 .net "b", 0 0, L_0x5d2d2a861170;  1 drivers
v0x5d2d29f3a8d0_0 .net "cIn", 0 0, L_0x5d2d2a8601f0;  1 drivers
v0x5d2d29f3b4d0_0 .net "cOut", 0 0, L_0x5d2d2a860f40;  1 drivers
v0x5d2d29f3b570_0 .net "fIn", 0 0, L_0x5d2d2a8612f0;  1 drivers
v0x5d2d29f42130_0 .net "fOut", 0 0, L_0x5d2d2a860450;  1 drivers
v0x5d2d29f421d0_0 .net "notCIn", 0 0, L_0x5d2d2a860590;  1 drivers
v0x5d2d29f418f0_0 .net "notCOut", 0 0, L_0x5d2d2a860e60;  1 drivers
v0x5d2d29f41990_0 .net "notFIn", 0 0, L_0x5d2d2a860ae0;  1 drivers
v0x5d2d29f3ee10_0 .net "notFOut", 0 0, L_0x5d2d2a8603e0;  1 drivers
v0x5d2d29f3ef00_0 .net "s", 0 0, L_0x5d2d2a860cb0;  1 drivers
S_0x5d2d29f1b230 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d29f3e1d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d29f26280_0 .net "a", 0 0, L_0x5d2d2a8610d0;  alias, 1 drivers
v0x5d2d29f26350_0 .net "b", 0 0, L_0x5d2d2a861170;  alias, 1 drivers
v0x5d2d29f237a0_0 .net "c", 0 0, L_0x5d2d2a860590;  alias, 1 drivers
v0x5d2d29f238a0_0 .net "node1", 0 0, L_0x5d2d2a860760;  1 drivers
v0x5d2d29f24940_0 .net "node2", 0 0, L_0x5d2d2a8607f0;  1 drivers
v0x5d2d29f25610_0 .net "out", 0 0, L_0x5d2d2a860a50;  alias, 1 drivers
S_0x5d2d29f19a30 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d29f1b230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a860930 .functor AND 1, L_0x5d2d2a8607f0, L_0x5d2d2a860590, C4<1>, C4<1>;
L_0x5d2d2a860a50 .functor NOT 1, L_0x5d2d2a860930, C4<0>, C4<0>, C4<0>;
v0x5d2d29f1bb20_0 .net *"_ivl_0", 0 0, L_0x5d2d2a860930;  1 drivers
v0x5d2d29f1a5c0_0 .net "a", 0 0, L_0x5d2d2a8607f0;  alias, 1 drivers
v0x5d2d29f1a680_0 .net "b", 0 0, L_0x5d2d2a860590;  alias, 1 drivers
v0x5d2d29f21310_0 .net "out", 0 0, L_0x5d2d2a860a50;  alias, 1 drivers
S_0x5d2d29f20ad0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d29f1b230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8606d0 .functor OR 1, L_0x5d2d2a8610d0, L_0x5d2d2a861170, C4<0>, C4<0>;
L_0x5d2d2a860760 .functor NOT 1, L_0x5d2d2a8606d0, C4<0>, C4<0>, C4<0>;
v0x5d2d29f1dff0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8606d0;  1 drivers
v0x5d2d29f1e0f0_0 .net "a", 0 0, L_0x5d2d2a8610d0;  alias, 1 drivers
v0x5d2d29f1f190_0 .net "b", 0 0, L_0x5d2d2a861170;  alias, 1 drivers
v0x5d2d29f1f260_0 .net "out", 0 0, L_0x5d2d2a860760;  alias, 1 drivers
S_0x5d2d29f1fe60 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d29f1b230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8607f0 .functor NOT 1, L_0x5d2d2a860760, C4<0>, C4<0>, C4<0>;
v0x5d2d29f26ac0_0 .net "a", 0 0, L_0x5d2d2a860760;  alias, 1 drivers
v0x5d2d29f26b90_0 .net "out", 0 0, L_0x5d2d2a8607f0;  alias, 1 drivers
S_0x5d2d29f2c270 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d29f3e1d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a860090 .functor AND 1, L_0x5d2d2a8610d0, L_0x5d2d2a861170, C4<1>, C4<1>;
L_0x5d2d2a8603e0 .functor NOT 1, L_0x5d2d2a860090, C4<0>, C4<0>, C4<0>;
v0x5d2d29f256b0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a860090;  1 drivers
v0x5d2d29f2ba30_0 .net "a", 0 0, L_0x5d2d2a8610d0;  alias, 1 drivers
v0x5d2d29f28f50_0 .net "b", 0 0, L_0x5d2d2a861170;  alias, 1 drivers
v0x5d2d29f29040_0 .net "out", 0 0, L_0x5d2d2a8603e0;  alias, 1 drivers
S_0x5d2d29f2a0f0 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d29f3e1d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a860b90 .functor AND 1, L_0x5d2d2a860ae0, L_0x5d2d2a860a50, C4<1>, C4<1>;
L_0x5d2d2a860cb0 .functor NOT 1, L_0x5d2d2a860b90, C4<0>, C4<0>, C4<0>;
v0x5d2d29f2adc0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a860b90;  1 drivers
v0x5d2d29f2ae80_0 .net "a", 0 0, L_0x5d2d2a860ae0;  alias, 1 drivers
v0x5d2d29f31a20_0 .net "b", 0 0, L_0x5d2d2a860a50;  alias, 1 drivers
v0x5d2d29f31b10_0 .net "out", 0 0, L_0x5d2d2a860cb0;  alias, 1 drivers
S_0x5d2d29f311e0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d29f3e1d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a860d40 .functor AND 1, L_0x5d2d2a8612f0, L_0x5d2d2a860a50, C4<1>, C4<1>;
L_0x5d2d2a860e60 .functor NOT 1, L_0x5d2d2a860d40, C4<0>, C4<0>, C4<0>;
v0x5d2d29f2e700_0 .net *"_ivl_0", 0 0, L_0x5d2d2a860d40;  1 drivers
v0x5d2d29f2e7c0_0 .net "a", 0 0, L_0x5d2d2a8612f0;  alias, 1 drivers
v0x5d2d29f2f8a0_0 .net "b", 0 0, L_0x5d2d2a860a50;  alias, 1 drivers
v0x5d2d29f2f940_0 .net "out", 0 0, L_0x5d2d2a860e60;  alias, 1 drivers
S_0x5d2d29f30570 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d29f3e1d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a860450 .functor NOT 1, L_0x5d2d2a8603e0, C4<0>, C4<0>, C4<0>;
v0x5d2d29f371d0_0 .net "a", 0 0, L_0x5d2d2a8603e0;  alias, 1 drivers
v0x5d2d29f37270_0 .net "out", 0 0, L_0x5d2d2a860450;  alias, 1 drivers
S_0x5d2d29f36990 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d29f3e1d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a860590 .functor NOT 1, L_0x5d2d2a8601f0, C4<0>, C4<0>, C4<0>;
v0x5d2d29f33eb0_0 .net "a", 0 0, L_0x5d2d2a8601f0;  alias, 1 drivers
v0x5d2d29f33f70_0 .net "out", 0 0, L_0x5d2d2a860590;  alias, 1 drivers
S_0x5d2d29f35050 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d29f3e1d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a860ae0 .functor NOT 1, L_0x5d2d2a8612f0, C4<0>, C4<0>, C4<0>;
v0x5d2d29f35d20_0 .net "a", 0 0, L_0x5d2d2a8612f0;  alias, 1 drivers
v0x5d2d29f35dc0_0 .net "out", 0 0, L_0x5d2d2a860ae0;  alias, 1 drivers
S_0x5d2d29f3c980 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d29f3e1d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a860f40 .functor NOT 1, L_0x5d2d2a860e60, C4<0>, C4<0>, C4<0>;
v0x5d2d29f3c140_0 .net "a", 0 0, L_0x5d2d2a860e60;  alias, 1 drivers
v0x5d2d29f3c1e0_0 .net "out", 0 0, L_0x5d2d2a860f40;  alias, 1 drivers
S_0x5d2d29f3ffb0 .scope generate, "rcpa2Loop[2]" "rcpa2Loop[2]" 4 16, 4 16 0, S_0x5d2d2a177880;
 .timescale -9 -12;
P_0x5d2d2a1129b0 .param/l "i" 0 4 16, +C4<010>;
S_0x5d2d29f40c80 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d29f3ffb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d29f04960_0 .net "Y", 0 0, L_0x5d2d2a85fa10;  1 drivers
v0x5d2d29f04a00_0 .net "a", 0 0, L_0x5d2d2a85efd0;  1 drivers
v0x5d2d29f01e80_0 .net "b", 0 0, L_0x5d2d2a85fff0;  1 drivers
v0x5d2d29f01f50_0 .net "cIn", 0 0, L_0x5d2d2a85f1b0;  1 drivers
v0x5d2d29f03020_0 .net "cOut", 0 0, L_0x5d2d2a85feb0;  1 drivers
v0x5d2d29f030c0_0 .net "fIn", 0 0, L_0x5d2d2a860150;  1 drivers
v0x5d2d29f03cf0_0 .net "fOut", 0 0, L_0x5d2d2a85f410;  1 drivers
v0x5d2d29f03d90_0 .net "notCIn", 0 0, L_0x5d2d2a85f550;  1 drivers
v0x5d2d29f0a950_0 .net "notCOut", 0 0, L_0x5d2d2a85fe20;  1 drivers
v0x5d2d29f0a9f0_0 .net "notFIn", 0 0, L_0x5d2d2a85faa0;  1 drivers
v0x5d2d29f0a110_0 .net "notFOut", 0 0, L_0x5d2d2a85f380;  1 drivers
v0x5d2d29f0a200_0 .net "s", 0 0, L_0x5d2d2a85fc70;  1 drivers
S_0x5d2d29ee3a50 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d29f40c80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d29eef2e0_0 .net "a", 0 0, L_0x5d2d2a85efd0;  alias, 1 drivers
v0x5d2d29eef3b0_0 .net "b", 0 0, L_0x5d2d2a85fff0;  alias, 1 drivers
v0x5d2d29eeeaa0_0 .net "c", 0 0, L_0x5d2d2a85f550;  alias, 1 drivers
v0x5d2d29eeeba0_0 .net "node1", 0 0, L_0x5d2d2a85f720;  1 drivers
v0x5d2d29eebfc0_0 .net "node2", 0 0, L_0x5d2d2a85f7b0;  1 drivers
v0x5d2d29eed160_0 .net "out", 0 0, L_0x5d2d2a85fa10;  alias, 1 drivers
S_0x5d2d29ee0f70 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d29ee3a50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a85f8f0 .functor AND 1, L_0x5d2d2a85f7b0, L_0x5d2d2a85f550, C4<1>, C4<1>;
L_0x5d2d2a85fa10 .functor NOT 1, L_0x5d2d2a85f8f0, C4<0>, C4<0>, C4<0>;
v0x5d2d29ee4340_0 .net *"_ivl_0", 0 0, L_0x5d2d2a85f8f0;  1 drivers
v0x5d2d29ee2110_0 .net "a", 0 0, L_0x5d2d2a85f7b0;  alias, 1 drivers
v0x5d2d29ee21d0_0 .net "b", 0 0, L_0x5d2d2a85f550;  alias, 1 drivers
v0x5d2d29ee2de0_0 .net "out", 0 0, L_0x5d2d2a85fa10;  alias, 1 drivers
S_0x5d2d29ee9b30 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d29ee3a50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a85f690 .functor OR 1, L_0x5d2d2a85efd0, L_0x5d2d2a85fff0, C4<0>, C4<0>;
L_0x5d2d2a85f720 .functor NOT 1, L_0x5d2d2a85f690, C4<0>, C4<0>, C4<0>;
v0x5d2d29ee92f0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a85f690;  1 drivers
v0x5d2d29ee93d0_0 .net "a", 0 0, L_0x5d2d2a85efd0;  alias, 1 drivers
v0x5d2d29ee6810_0 .net "b", 0 0, L_0x5d2d2a85fff0;  alias, 1 drivers
v0x5d2d29ee68e0_0 .net "out", 0 0, L_0x5d2d2a85f720;  alias, 1 drivers
S_0x5d2d29ee79b0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d29ee3a50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a85f7b0 .functor NOT 1, L_0x5d2d2a85f720, C4<0>, C4<0>, C4<0>;
v0x5d2d29ee8680_0 .net "a", 0 0, L_0x5d2d2a85f720;  alias, 1 drivers
v0x5d2d29ee8750_0 .net "out", 0 0, L_0x5d2d2a85f7b0;  alias, 1 drivers
S_0x5d2d29eede30 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d29f40c80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a85f260 .functor AND 1, L_0x5d2d2a85efd0, L_0x5d2d2a85fff0, C4<1>, C4<1>;
L_0x5d2d2a85f380 .functor NOT 1, L_0x5d2d2a85f260, C4<0>, C4<0>, C4<0>;
v0x5d2d29eed200_0 .net *"_ivl_0", 0 0, L_0x5d2d2a85f260;  1 drivers
v0x5d2d29ef4a90_0 .net "a", 0 0, L_0x5d2d2a85efd0;  alias, 1 drivers
v0x5d2d29ef4250_0 .net "b", 0 0, L_0x5d2d2a85fff0;  alias, 1 drivers
v0x5d2d29ef4340_0 .net "out", 0 0, L_0x5d2d2a85f380;  alias, 1 drivers
S_0x5d2d29ef1770 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d29f40c80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a85fb50 .functor AND 1, L_0x5d2d2a85faa0, L_0x5d2d2a85fa10, C4<1>, C4<1>;
L_0x5d2d2a85fc70 .functor NOT 1, L_0x5d2d2a85fb50, C4<0>, C4<0>, C4<0>;
v0x5d2d29ef2910_0 .net *"_ivl_0", 0 0, L_0x5d2d2a85fb50;  1 drivers
v0x5d2d29ef29d0_0 .net "a", 0 0, L_0x5d2d2a85faa0;  alias, 1 drivers
v0x5d2d29ef35e0_0 .net "b", 0 0, L_0x5d2d2a85fa10;  alias, 1 drivers
v0x5d2d29ef36d0_0 .net "out", 0 0, L_0x5d2d2a85fc70;  alias, 1 drivers
S_0x5d2d29efa240 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d29f40c80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a85fd00 .functor AND 1, L_0x5d2d2a860150, L_0x5d2d2a85fa10, C4<1>, C4<1>;
L_0x5d2d2a85fe20 .functor NOT 1, L_0x5d2d2a85fd00, C4<0>, C4<0>, C4<0>;
v0x5d2d29ef9a00_0 .net *"_ivl_0", 0 0, L_0x5d2d2a85fd00;  1 drivers
v0x5d2d29ef9ac0_0 .net "a", 0 0, L_0x5d2d2a860150;  alias, 1 drivers
v0x5d2d29ef6f20_0 .net "b", 0 0, L_0x5d2d2a85fa10;  alias, 1 drivers
v0x5d2d29ef6fc0_0 .net "out", 0 0, L_0x5d2d2a85fe20;  alias, 1 drivers
S_0x5d2d29ef80c0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d29f40c80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a85f410 .functor NOT 1, L_0x5d2d2a85f380, C4<0>, C4<0>, C4<0>;
v0x5d2d29ef8d90_0 .net "a", 0 0, L_0x5d2d2a85f380;  alias, 1 drivers
v0x5d2d29ef8e30_0 .net "out", 0 0, L_0x5d2d2a85f410;  alias, 1 drivers
S_0x5d2d29eff9f0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d29f40c80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a85f550 .functor NOT 1, L_0x5d2d2a85f1b0, C4<0>, C4<0>, C4<0>;
v0x5d2d29eff1b0_0 .net "a", 0 0, L_0x5d2d2a85f1b0;  alias, 1 drivers
v0x5d2d29eff270_0 .net "out", 0 0, L_0x5d2d2a85f550;  alias, 1 drivers
S_0x5d2d29efc6d0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d29f40c80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a85faa0 .functor NOT 1, L_0x5d2d2a860150, C4<0>, C4<0>, C4<0>;
v0x5d2d29efd870_0 .net "a", 0 0, L_0x5d2d2a860150;  alias, 1 drivers
v0x5d2d29efd910_0 .net "out", 0 0, L_0x5d2d2a85faa0;  alias, 1 drivers
S_0x5d2d29efe540 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d29f40c80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a85feb0 .functor NOT 1, L_0x5d2d2a85fe20, C4<0>, C4<0>, C4<0>;
v0x5d2d29f051a0_0 .net "a", 0 0, L_0x5d2d2a85fe20;  alias, 1 drivers
v0x5d2d29f05240_0 .net "out", 0 0, L_0x5d2d2a85feb0;  alias, 1 drivers
S_0x5d2d29f07630 .scope generate, "rcpa2Loop[3]" "rcpa2Loop[3]" 4 16, 4 16 0, S_0x5d2d2a177880;
 .timescale -9 -12;
P_0x5d2d29f390b0 .param/l "i" 0 4 16, +C4<011>;
S_0x5d2d29f087d0 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d29f07630;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d29ec5f50_0 .net "Y", 0 0, L_0x5d2d2a85e8b0;  1 drivers
v0x5d2d29ec5ff0_0 .net "a", 0 0, L_0x5d2d2a85ee90;  1 drivers
v0x5d2d29eccbb0_0 .net "b", 0 0, L_0x5d2d2a85ef30;  1 drivers
v0x5d2d29eccc80_0 .net "cIn", 0 0, L_0x5d2d2a85f070;  1 drivers
v0x5d2d29ecc370_0 .net "cOut", 0 0, L_0x5d2d2a85ed50;  1 drivers
v0x5d2d29ecc410_0 .net "fIn", 0 0, L_0x5d2d2a85f110;  1 drivers
v0x5d2d29ec9890_0 .net "fOut", 0 0, L_0x5d2d2a85e290;  1 drivers
v0x5d2d29ec9930_0 .net "notCIn", 0 0, L_0x5d2d2a85e3d0;  1 drivers
v0x5d2d29ecaa30_0 .net "notCOut", 0 0, L_0x5d2d2a85ecc0;  1 drivers
v0x5d2d29ecaad0_0 .net "notFIn", 0 0, L_0x5d2d2a85e940;  1 drivers
v0x5d2d29ecb700_0 .net "notFOut", 0 0, L_0x5d2d2a85e200;  1 drivers
v0x5d2d29ecb7f0_0 .net "s", 0 0, L_0x5d2d2a85eb10;  1 drivers
S_0x5d2d29ed3bb0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d29f087d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d29eaf3c0_0 .net "a", 0 0, L_0x5d2d2a85ee90;  alias, 1 drivers
v0x5d2d29eaf490_0 .net "b", 0 0, L_0x5d2d2a85ef30;  alias, 1 drivers
v0x5d2d29eb0090_0 .net "c", 0 0, L_0x5d2d2a85e3d0;  alias, 1 drivers
v0x5d2d29eb0190_0 .net "node1", 0 0, L_0x5d2d2a85e5a0;  1 drivers
v0x5d2d29eb6cf0_0 .net "node2", 0 0, L_0x5d2d2a85e630;  1 drivers
v0x5d2d29eb64b0_0 .net "out", 0 0, L_0x5d2d2a85e8b0;  alias, 1 drivers
S_0x5d2d29eabca0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d29ed3bb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a85e770 .functor AND 1, L_0x5d2d2a85e630, L_0x5d2d2a85e3d0, C4<1>, C4<1>;
L_0x5d2d2a85e8b0 .functor NOT 1, L_0x5d2d2a85e770, C4<0>, C4<0>, C4<0>;
v0x5d2d29f09550_0 .net *"_ivl_0", 0 0, L_0x5d2d2a85e770;  1 drivers
v0x5d2d29eab460_0 .net "a", 0 0, L_0x5d2d2a85e630;  alias, 1 drivers
v0x5d2d29eab520_0 .net "b", 0 0, L_0x5d2d2a85e3d0;  alias, 1 drivers
v0x5d2d29ea8980_0 .net "out", 0 0, L_0x5d2d2a85e8b0;  alias, 1 drivers
S_0x5d2d29ea9b20 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d29ed3bb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a85e510 .functor OR 1, L_0x5d2d2a85ee90, L_0x5d2d2a85ef30, C4<0>, C4<0>;
L_0x5d2d2a85e5a0 .functor NOT 1, L_0x5d2d2a85e510, C4<0>, C4<0>, C4<0>;
v0x5d2d29eaa7f0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a85e510;  1 drivers
v0x5d2d29eaa8d0_0 .net "a", 0 0, L_0x5d2d2a85ee90;  alias, 1 drivers
v0x5d2d29eb1540_0 .net "b", 0 0, L_0x5d2d2a85ef30;  alias, 1 drivers
v0x5d2d29eb1610_0 .net "out", 0 0, L_0x5d2d2a85e5a0;  alias, 1 drivers
S_0x5d2d29eb0d00 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d29ed3bb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a85e630 .functor NOT 1, L_0x5d2d2a85e5a0, C4<0>, C4<0>, C4<0>;
v0x5d2d29eae220_0 .net "a", 0 0, L_0x5d2d2a85e5a0;  alias, 1 drivers
v0x5d2d29eae2f0_0 .net "out", 0 0, L_0x5d2d2a85e630;  alias, 1 drivers
S_0x5d2d29eb39d0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d29f087d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a85ce50 .functor AND 1, L_0x5d2d2a85ee90, L_0x5d2d2a85ef30, C4<1>, C4<1>;
L_0x5d2d2a85e200 .functor NOT 1, L_0x5d2d2a85ce50, C4<0>, C4<0>, C4<0>;
v0x5d2d29eb6550_0 .net *"_ivl_0", 0 0, L_0x5d2d2a85ce50;  1 drivers
v0x5d2d29eb4b70_0 .net "a", 0 0, L_0x5d2d2a85ee90;  alias, 1 drivers
v0x5d2d29eb5840_0 .net "b", 0 0, L_0x5d2d2a85ef30;  alias, 1 drivers
v0x5d2d29eb5930_0 .net "out", 0 0, L_0x5d2d2a85e200;  alias, 1 drivers
S_0x5d2d29ebc4a0 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d29f087d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a85e9f0 .functor AND 1, L_0x5d2d2a85e940, L_0x5d2d2a85e8b0, C4<1>, C4<1>;
L_0x5d2d2a85eb10 .functor NOT 1, L_0x5d2d2a85e9f0, C4<0>, C4<0>, C4<0>;
v0x5d2d29ebbc60_0 .net *"_ivl_0", 0 0, L_0x5d2d2a85e9f0;  1 drivers
v0x5d2d29ebbd20_0 .net "a", 0 0, L_0x5d2d2a85e940;  alias, 1 drivers
v0x5d2d29eb9180_0 .net "b", 0 0, L_0x5d2d2a85e8b0;  alias, 1 drivers
v0x5d2d29eb9270_0 .net "out", 0 0, L_0x5d2d2a85eb10;  alias, 1 drivers
S_0x5d2d29eba320 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d29f087d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a85eba0 .functor AND 1, L_0x5d2d2a85f110, L_0x5d2d2a85e8b0, C4<1>, C4<1>;
L_0x5d2d2a85ecc0 .functor NOT 1, L_0x5d2d2a85eba0, C4<0>, C4<0>, C4<0>;
v0x5d2d29ebaff0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a85eba0;  1 drivers
v0x5d2d29ebb0b0_0 .net "a", 0 0, L_0x5d2d2a85f110;  alias, 1 drivers
v0x5d2d29ec1c50_0 .net "b", 0 0, L_0x5d2d2a85e8b0;  alias, 1 drivers
v0x5d2d29ec1cf0_0 .net "out", 0 0, L_0x5d2d2a85ecc0;  alias, 1 drivers
S_0x5d2d29ec1410 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d29f087d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a85e290 .functor NOT 1, L_0x5d2d2a85e200, C4<0>, C4<0>, C4<0>;
v0x5d2d29ebe930_0 .net "a", 0 0, L_0x5d2d2a85e200;  alias, 1 drivers
v0x5d2d29ebe9d0_0 .net "out", 0 0, L_0x5d2d2a85e290;  alias, 1 drivers
S_0x5d2d29ebfad0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d29f087d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a85e3d0 .functor NOT 1, L_0x5d2d2a85f070, C4<0>, C4<0>, C4<0>;
v0x5d2d29ec07a0_0 .net "a", 0 0, L_0x5d2d2a85f070;  alias, 1 drivers
v0x5d2d29ec0860_0 .net "out", 0 0, L_0x5d2d2a85e3d0;  alias, 1 drivers
S_0x5d2d29ec7400 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d29f087d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a85e940 .functor NOT 1, L_0x5d2d2a85f110, C4<0>, C4<0>, C4<0>;
v0x5d2d29ec6bc0_0 .net "a", 0 0, L_0x5d2d2a85f110;  alias, 1 drivers
v0x5d2d29ec6c60_0 .net "out", 0 0, L_0x5d2d2a85e940;  alias, 1 drivers
S_0x5d2d29ec40e0 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d29f087d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a85ed50 .functor NOT 1, L_0x5d2d2a85ecc0, C4<0>, C4<0>, C4<0>;
v0x5d2d29ec5280_0 .net "a", 0 0, L_0x5d2d2a85ecc0;  alias, 1 drivers
v0x5d2d29ec5320_0 .net "out", 0 0, L_0x5d2d2a85ed50;  alias, 1 drivers
S_0x5d2d29ed2360 .scope generate, "rcpa2Loop[4]" "rcpa2Loop[4]" 4 16, 4 16 0, S_0x5d2d2a177880;
 .timescale -9 -12;
P_0x5d2d29969e60 .param/l "i" 0 4 16, +C4<0100>;
S_0x5d2d29ed1b20 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d29ed2360;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d29e8d460_0 .net "Y", 0 0, L_0x5d2d2a85d5a0;  1 drivers
v0x5d2d29e8d500_0 .net "a", 0 0, L_0x5d2d2a85db70;  1 drivers
v0x5d2d29e8e130_0 .net "b", 0 0, L_0x5d2d2a85dca0;  1 drivers
v0x5d2d29e8e1d0_0 .net "cIn", 0 0, L_0x5d2d2a85ddd0;  1 drivers
v0x5d2d29e94d90_0 .net "cOut", 0 0, L_0x5d2d2a85d9e0;  1 drivers
v0x5d2d29e94e30_0 .net "fIn", 0 0, L_0x5d2d2a85df00;  1 drivers
v0x5d2d29e94550_0 .net "fOut", 0 0, L_0x5d2d2a85d0c0;  1 drivers
v0x5d2d29e945f0_0 .net "notCIn", 0 0, L_0x5d2d2a85d1c0;  1 drivers
v0x5d2d29e91a70_0 .net "notCOut", 0 0, L_0x5d2d2a85d950;  1 drivers
v0x5d2d29e91b10_0 .net "notFIn", 0 0, L_0x5d2d2a85d610;  1 drivers
v0x5d2d29e92c10_0 .net "notFOut", 0 0, L_0x5d2d2a85d050;  1 drivers
v0x5d2d29e92d00_0 .net "s", 0 0, L_0x5d2d2a85d7a0;  1 drivers
S_0x5d2d29ed01e0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d29ed1b20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d29e76400_0 .net "a", 0 0, L_0x5d2d2a85db70;  alias, 1 drivers
v0x5d2d29e764a0_0 .net "b", 0 0, L_0x5d2d2a85dca0;  alias, 1 drivers
v0x5d2d29e775a0_0 .net "c", 0 0, L_0x5d2d2a85d1c0;  alias, 1 drivers
v0x5d2d29e77670_0 .net "node1", 0 0, L_0x5d2d2a85d330;  1 drivers
v0x5d2d29e78270_0 .net "node2", 0 0, L_0x5d2d2a85d3a0;  1 drivers
v0x5d2d29e7eed0_0 .net "out", 0 0, L_0x5d2d2a85d5a0;  alias, 1 drivers
S_0x5d2d29ed0eb0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d29ed01e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a85d4a0 .functor AND 1, L_0x5d2d2a85d3a0, L_0x5d2d2a85d1c0, C4<1>, C4<1>;
L_0x5d2d2a85d5a0 .functor NOT 1, L_0x5d2d2a85d4a0, C4<0>, C4<0>, C4<0>;
v0x5d2d29ecf0f0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a85d4a0;  1 drivers
v0x5d2d29e73e80_0 .net "a", 0 0, L_0x5d2d2a85d3a0;  alias, 1 drivers
v0x5d2d29e73f40_0 .net "b", 0 0, L_0x5d2d2a85d1c0;  alias, 1 drivers
v0x5d2d29e73640_0 .net "out", 0 0, L_0x5d2d2a85d5a0;  alias, 1 drivers
S_0x5d2d29e70b60 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d29ed01e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a85d2c0 .functor OR 1, L_0x5d2d2a85db70, L_0x5d2d2a85dca0, C4<0>, C4<0>;
L_0x5d2d2a85d330 .functor NOT 1, L_0x5d2d2a85d2c0, C4<0>, C4<0>, C4<0>;
v0x5d2d29e71d00_0 .net *"_ivl_0", 0 0, L_0x5d2d2a85d2c0;  1 drivers
v0x5d2d29e71de0_0 .net "a", 0 0, L_0x5d2d2a85db70;  alias, 1 drivers
v0x5d2d29e729d0_0 .net "b", 0 0, L_0x5d2d2a85dca0;  alias, 1 drivers
v0x5d2d29e72a70_0 .net "out", 0 0, L_0x5d2d2a85d330;  alias, 1 drivers
S_0x5d2d29e79720 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d29ed01e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a85d3a0 .functor NOT 1, L_0x5d2d2a85d330, C4<0>, C4<0>, C4<0>;
v0x5d2d29e78ee0_0 .net "a", 0 0, L_0x5d2d2a85d330;  alias, 1 drivers
v0x5d2d29e78f80_0 .net "out", 0 0, L_0x5d2d2a85d3a0;  alias, 1 drivers
S_0x5d2d29e7e690 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d29ed1b20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a85cec0 .functor AND 1, L_0x5d2d2a85db70, L_0x5d2d2a85dca0, C4<1>, C4<1>;
L_0x5d2d2a85d050 .functor NOT 1, L_0x5d2d2a85cec0, C4<0>, C4<0>, C4<0>;
v0x5d2d29e7ef70_0 .net *"_ivl_0", 0 0, L_0x5d2d2a85cec0;  1 drivers
v0x5d2d29e7bbb0_0 .net "a", 0 0, L_0x5d2d2a85db70;  alias, 1 drivers
v0x5d2d29e7cd50_0 .net "b", 0 0, L_0x5d2d2a85dca0;  alias, 1 drivers
v0x5d2d29e7ce40_0 .net "out", 0 0, L_0x5d2d2a85d050;  alias, 1 drivers
S_0x5d2d29e7da20 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d29ed1b20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a85d680 .functor AND 1, L_0x5d2d2a85d610, L_0x5d2d2a85d5a0, C4<1>, C4<1>;
L_0x5d2d2a85d7a0 .functor NOT 1, L_0x5d2d2a85d680, C4<0>, C4<0>, C4<0>;
v0x5d2d29e84680_0 .net *"_ivl_0", 0 0, L_0x5d2d2a85d680;  1 drivers
v0x5d2d29e84720_0 .net "a", 0 0, L_0x5d2d2a85d610;  alias, 1 drivers
v0x5d2d29e83e40_0 .net "b", 0 0, L_0x5d2d2a85d5a0;  alias, 1 drivers
v0x5d2d29e83f30_0 .net "out", 0 0, L_0x5d2d2a85d7a0;  alias, 1 drivers
S_0x5d2d29e81360 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d29ed1b20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a85d830 .functor AND 1, L_0x5d2d2a85df00, L_0x5d2d2a85d5a0, C4<1>, C4<1>;
L_0x5d2d2a85d950 .functor NOT 1, L_0x5d2d2a85d830, C4<0>, C4<0>, C4<0>;
v0x5d2d29e82500_0 .net *"_ivl_0", 0 0, L_0x5d2d2a85d830;  1 drivers
v0x5d2d29e825e0_0 .net "a", 0 0, L_0x5d2d2a85df00;  alias, 1 drivers
v0x5d2d29e831d0_0 .net "b", 0 0, L_0x5d2d2a85d5a0;  alias, 1 drivers
v0x5d2d29e83270_0 .net "out", 0 0, L_0x5d2d2a85d950;  alias, 1 drivers
S_0x5d2d29e89e30 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d29ed1b20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a85d0c0 .functor NOT 1, L_0x5d2d2a85d050, C4<0>, C4<0>, C4<0>;
v0x5d2d29e895f0_0 .net "a", 0 0, L_0x5d2d2a85d050;  alias, 1 drivers
v0x5d2d29e89690_0 .net "out", 0 0, L_0x5d2d2a85d0c0;  alias, 1 drivers
S_0x5d2d29e86b10 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d29ed1b20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a85d1c0 .functor NOT 1, L_0x5d2d2a85ddd0, C4<0>, C4<0>, C4<0>;
v0x5d2d29e87cb0_0 .net "a", 0 0, L_0x5d2d2a85ddd0;  alias, 1 drivers
v0x5d2d29e87d50_0 .net "out", 0 0, L_0x5d2d2a85d1c0;  alias, 1 drivers
S_0x5d2d29e88980 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d29ed1b20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a85d610 .functor NOT 1, L_0x5d2d2a85df00, C4<0>, C4<0>, C4<0>;
v0x5d2d29e8f5e0_0 .net "a", 0 0, L_0x5d2d2a85df00;  alias, 1 drivers
v0x5d2d29e8f680_0 .net "out", 0 0, L_0x5d2d2a85d610;  alias, 1 drivers
S_0x5d2d29e8eda0 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d29ed1b20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a85d9e0 .functor NOT 1, L_0x5d2d2a85d950, C4<0>, C4<0>, C4<0>;
v0x5d2d29e8c2c0_0 .net "a", 0 0, L_0x5d2d2a85d950;  alias, 1 drivers
v0x5d2d29e8c390_0 .net "out", 0 0, L_0x5d2d2a85d9e0;  alias, 1 drivers
S_0x5d2d29e938e0 .scope generate, "rcpa2Loop[5]" "rcpa2Loop[5]" 4 16, 4 16 0, S_0x5d2d2a177880;
 .timescale -9 -12;
P_0x5d2d2a22b3c0 .param/l "i" 0 4 16, +C4<0101>;
S_0x5d2d29e9a540 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d29e938e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d29e567b0_0 .net "Y", 0 0, L_0x5d2d2a85c620;  1 drivers
v0x5d2d29e56850_0 .net "a", 0 0, L_0x5d2d2a85cbd0;  1 drivers
v0x5d2d29e53cd0_0 .net "b", 0 0, L_0x5d2d2a85cc70;  1 drivers
v0x5d2d29e53da0_0 .net "cIn", 0 0, L_0x5d2d2a85cd10;  1 drivers
v0x5d2d29e54e70_0 .net "cOut", 0 0, L_0x5d2d2a85ca80;  1 drivers
v0x5d2d29e54f10_0 .net "fIn", 0 0, L_0x5d2d2a85cdb0;  1 drivers
v0x5d2d29e55b40_0 .net "fOut", 0 0, L_0x5d2d2a85c140;  1 drivers
v0x5d2d29e55be0_0 .net "notCIn", 0 0, L_0x5d2d2a85c240;  1 drivers
v0x5d2d29e5c7a0_0 .net "notCOut", 0 0, L_0x5d2d2a85c9c0;  1 drivers
v0x5d2d29e5c840_0 .net "notFIn", 0 0, L_0x5d2d2a85c690;  1 drivers
v0x5d2d29e5bf60_0 .net "notFOut", 0 0, L_0x5d2d2a85c0d0;  1 drivers
v0x5d2d29e5c050_0 .net "s", 0 0, L_0x5d2d2a85c800;  1 drivers
S_0x5d2d29e97220 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d29e9a540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d29e41130_0 .net "a", 0 0, L_0x5d2d2a85cbd0;  alias, 1 drivers
v0x5d2d29e41200_0 .net "b", 0 0, L_0x5d2d2a85cc70;  alias, 1 drivers
v0x5d2d29e408f0_0 .net "c", 0 0, L_0x5d2d2a85c240;  alias, 1 drivers
v0x5d2d29e409f0_0 .net "node1", 0 0, L_0x5d2d2a85c3b0;  1 drivers
v0x5d2d29e3de10_0 .net "node2", 0 0, L_0x5d2d2a85c420;  1 drivers
v0x5d2d29e3efb0_0 .net "out", 0 0, L_0x5d2d2a85c620;  alias, 1 drivers
S_0x5d2d29e983c0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d29e97220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a85c520 .functor AND 1, L_0x5d2d2a85c420, L_0x5d2d2a85c240, C4<1>, C4<1>;
L_0x5d2d2a85c620 .functor NOT 1, L_0x5d2d2a85c520, C4<0>, C4<0>, C4<0>;
v0x5d2d29e99db0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a85c520;  1 drivers
v0x5d2d29e99090_0 .net "a", 0 0, L_0x5d2d2a85c420;  alias, 1 drivers
v0x5d2d29e99150_0 .net "b", 0 0, L_0x5d2d2a85c240;  alias, 1 drivers
v0x5d2d29e637a0_0 .net "out", 0 0, L_0x5d2d2a85c620;  alias, 1 drivers
S_0x5d2d29e3b890 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d29e97220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a85c340 .functor OR 1, L_0x5d2d2a85cbd0, L_0x5d2d2a85cc70, C4<0>, C4<0>;
L_0x5d2d2a85c3b0 .functor NOT 1, L_0x5d2d2a85c340, C4<0>, C4<0>, C4<0>;
v0x5d2d29e3b050_0 .net *"_ivl_0", 0 0, L_0x5d2d2a85c340;  1 drivers
v0x5d2d29e3b150_0 .net "a", 0 0, L_0x5d2d2a85cbd0;  alias, 1 drivers
v0x5d2d29e38570_0 .net "b", 0 0, L_0x5d2d2a85cc70;  alias, 1 drivers
v0x5d2d29e38640_0 .net "out", 0 0, L_0x5d2d2a85c3b0;  alias, 1 drivers
S_0x5d2d29e39710 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d29e97220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a85c420 .functor NOT 1, L_0x5d2d2a85c3b0, C4<0>, C4<0>, C4<0>;
v0x5d2d29e3a3e0_0 .net "a", 0 0, L_0x5d2d2a85c3b0;  alias, 1 drivers
v0x5d2d29e3a4b0_0 .net "out", 0 0, L_0x5d2d2a85c420;  alias, 1 drivers
S_0x5d2d29e3fc80 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d29e9a540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a85bf40 .functor AND 1, L_0x5d2d2a85cbd0, L_0x5d2d2a85cc70, C4<1>, C4<1>;
L_0x5d2d2a85c0d0 .functor NOT 1, L_0x5d2d2a85bf40, C4<0>, C4<0>, C4<0>;
v0x5d2d29e3f050_0 .net *"_ivl_0", 0 0, L_0x5d2d2a85bf40;  1 drivers
v0x5d2d29e468e0_0 .net "a", 0 0, L_0x5d2d2a85cbd0;  alias, 1 drivers
v0x5d2d29e460a0_0 .net "b", 0 0, L_0x5d2d2a85cc70;  alias, 1 drivers
v0x5d2d29e46190_0 .net "out", 0 0, L_0x5d2d2a85c0d0;  alias, 1 drivers
S_0x5d2d29e435c0 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d29e9a540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a85c700 .functor AND 1, L_0x5d2d2a85c690, L_0x5d2d2a85c620, C4<1>, C4<1>;
L_0x5d2d2a85c800 .functor NOT 1, L_0x5d2d2a85c700, C4<0>, C4<0>, C4<0>;
v0x5d2d29e44760_0 .net *"_ivl_0", 0 0, L_0x5d2d2a85c700;  1 drivers
v0x5d2d29e44820_0 .net "a", 0 0, L_0x5d2d2a85c690;  alias, 1 drivers
v0x5d2d29e45430_0 .net "b", 0 0, L_0x5d2d2a85c620;  alias, 1 drivers
v0x5d2d29e45520_0 .net "out", 0 0, L_0x5d2d2a85c800;  alias, 1 drivers
S_0x5d2d29e4c090 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d29e9a540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a85c8c0 .functor AND 1, L_0x5d2d2a85cdb0, L_0x5d2d2a85c620, C4<1>, C4<1>;
L_0x5d2d2a85c9c0 .functor NOT 1, L_0x5d2d2a85c8c0, C4<0>, C4<0>, C4<0>;
v0x5d2d29e4b850_0 .net *"_ivl_0", 0 0, L_0x5d2d2a85c8c0;  1 drivers
v0x5d2d29e4b910_0 .net "a", 0 0, L_0x5d2d2a85cdb0;  alias, 1 drivers
v0x5d2d29e48d70_0 .net "b", 0 0, L_0x5d2d2a85c620;  alias, 1 drivers
v0x5d2d29e48e10_0 .net "out", 0 0, L_0x5d2d2a85c9c0;  alias, 1 drivers
S_0x5d2d29e49f10 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d29e9a540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a85c140 .functor NOT 1, L_0x5d2d2a85c0d0, C4<0>, C4<0>, C4<0>;
v0x5d2d29e4abe0_0 .net "a", 0 0, L_0x5d2d2a85c0d0;  alias, 1 drivers
v0x5d2d29e4ac80_0 .net "out", 0 0, L_0x5d2d2a85c140;  alias, 1 drivers
S_0x5d2d29e51840 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d29e9a540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a85c240 .functor NOT 1, L_0x5d2d2a85cd10, C4<0>, C4<0>, C4<0>;
v0x5d2d29e51000_0 .net "a", 0 0, L_0x5d2d2a85cd10;  alias, 1 drivers
v0x5d2d29e510c0_0 .net "out", 0 0, L_0x5d2d2a85c240;  alias, 1 drivers
S_0x5d2d29e4e520 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d29e9a540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a85c690 .functor NOT 1, L_0x5d2d2a85cdb0, C4<0>, C4<0>, C4<0>;
v0x5d2d29e4f6c0_0 .net "a", 0 0, L_0x5d2d2a85cdb0;  alias, 1 drivers
v0x5d2d29e4f760_0 .net "out", 0 0, L_0x5d2d2a85c690;  alias, 1 drivers
S_0x5d2d29e50390 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d29e9a540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a85ca80 .functor NOT 1, L_0x5d2d2a85c9c0, C4<0>, C4<0>, C4<0>;
v0x5d2d29e56ff0_0 .net "a", 0 0, L_0x5d2d2a85c9c0;  alias, 1 drivers
v0x5d2d29e57090_0 .net "out", 0 0, L_0x5d2d2a85ca80;  alias, 1 drivers
S_0x5d2d29e59480 .scope generate, "rcpa2Loop[6]" "rcpa2Loop[6]" 4 16, 4 16 0, S_0x5d2d2a177880;
 .timescale -9 -12;
P_0x5d2d29f61660 .param/l "i" 0 4 16, +C4<0110>;
S_0x5d2d29e5a620 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d29e59480;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d29e1f1d0_0 .net "Y", 0 0, L_0x5d2d2a85b620;  1 drivers
v0x5d2d29e1f270_0 .net "a", 0 0, L_0x5d2d2a85bb80;  1 drivers
v0x5d2d29e1e990_0 .net "b", 0 0, L_0x5d2d2a85bc20;  1 drivers
v0x5d2d29e1ea60_0 .net "cIn", 0 0, L_0x5d2d2a85bd10;  1 drivers
v0x5d2d29e1beb0_0 .net "cOut", 0 0, L_0x5d2d2a85ba30;  1 drivers
v0x5d2d29e1bf50_0 .net "fIn", 0 0, L_0x5d2d2a85be00;  1 drivers
v0x5d2d29e1d050_0 .net "fOut", 0 0, L_0x5d2d2a85b140;  1 drivers
v0x5d2d29e1d0f0_0 .net "notCIn", 0 0, L_0x5d2d2a85b240;  1 drivers
v0x5d2d29e1dd20_0 .net "notCOut", 0 0, L_0x5d2d2a85b970;  1 drivers
v0x5d2d29e1ddc0_0 .net "notFIn", 0 0, L_0x5d2d2a85b690;  1 drivers
v0x5d2d29e24980_0 .net "notFOut", 0 0, L_0x5d2d2a85b0d0;  1 drivers
v0x5d2d29e24a70_0 .net "s", 0 0, L_0x5d2d2a85b800;  1 drivers
S_0x5d2d29e61f50 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d29e5a620;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d29e025c0_0 .net "a", 0 0, L_0x5d2d2a85bb80;  alias, 1 drivers
v0x5d2d29e02690_0 .net "b", 0 0, L_0x5d2d2a85bc20;  alias, 1 drivers
v0x5d2d29e09310_0 .net "c", 0 0, L_0x5d2d2a85b240;  alias, 1 drivers
v0x5d2d29e09410_0 .net "node1", 0 0, L_0x5d2d2a85b3b0;  1 drivers
v0x5d2d29e08ad0_0 .net "node2", 0 0, L_0x5d2d2a85b420;  1 drivers
v0x5d2d29e05ff0_0 .net "out", 0 0, L_0x5d2d2a85b620;  alias, 1 drivers
S_0x5d2d29e61710 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d29e61f50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a85b520 .functor AND 1, L_0x5d2d2a85b420, L_0x5d2d2a85b240, C4<1>, C4<1>;
L_0x5d2d2a85b620 .functor NOT 1, L_0x5d2d2a85b520, C4<0>, C4<0>, C4<0>;
v0x5d2d29e5b3a0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a85b520;  1 drivers
v0x5d2d29e5ec30_0 .net "a", 0 0, L_0x5d2d2a85b420;  alias, 1 drivers
v0x5d2d29e5ecf0_0 .net "b", 0 0, L_0x5d2d2a85b240;  alias, 1 drivers
v0x5d2d29e5fdd0_0 .net "out", 0 0, L_0x5d2d2a85b620;  alias, 1 drivers
S_0x5d2d29e60aa0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d29e61f50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a85b340 .functor OR 1, L_0x5d2d2a85bb80, L_0x5d2d2a85bc20, C4<0>, C4<0>;
L_0x5d2d2a85b3b0 .functor NOT 1, L_0x5d2d2a85b340, C4<0>, C4<0>, C4<0>;
v0x5d2d29e03a70_0 .net *"_ivl_0", 0 0, L_0x5d2d2a85b340;  1 drivers
v0x5d2d29e03b50_0 .net "a", 0 0, L_0x5d2d2a85bb80;  alias, 1 drivers
v0x5d2d29e03230_0 .net "b", 0 0, L_0x5d2d2a85bc20;  alias, 1 drivers
v0x5d2d29e03300_0 .net "out", 0 0, L_0x5d2d2a85b3b0;  alias, 1 drivers
S_0x5d2d29e00750 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d29e61f50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a85b420 .functor NOT 1, L_0x5d2d2a85b3b0, C4<0>, C4<0>, C4<0>;
v0x5d2d29e018f0_0 .net "a", 0 0, L_0x5d2d2a85b3b0;  alias, 1 drivers
v0x5d2d29e019c0_0 .net "out", 0 0, L_0x5d2d2a85b420;  alias, 1 drivers
S_0x5d2d29e07190 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d29e5a620;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a85af40 .functor AND 1, L_0x5d2d2a85bb80, L_0x5d2d2a85bc20, C4<1>, C4<1>;
L_0x5d2d2a85b0d0 .functor NOT 1, L_0x5d2d2a85af40, C4<0>, C4<0>, C4<0>;
v0x5d2d29e06090_0 .net *"_ivl_0", 0 0, L_0x5d2d2a85af40;  1 drivers
v0x5d2d29e07e60_0 .net "a", 0 0, L_0x5d2d2a85bb80;  alias, 1 drivers
v0x5d2d29e0eac0_0 .net "b", 0 0, L_0x5d2d2a85bc20;  alias, 1 drivers
v0x5d2d29e0ebb0_0 .net "out", 0 0, L_0x5d2d2a85b0d0;  alias, 1 drivers
S_0x5d2d29e0e280 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d29e5a620;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a85b700 .functor AND 1, L_0x5d2d2a85b690, L_0x5d2d2a85b620, C4<1>, C4<1>;
L_0x5d2d2a85b800 .functor NOT 1, L_0x5d2d2a85b700, C4<0>, C4<0>, C4<0>;
v0x5d2d29e0b7a0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a85b700;  1 drivers
v0x5d2d29e0b860_0 .net "a", 0 0, L_0x5d2d2a85b690;  alias, 1 drivers
v0x5d2d29e0c940_0 .net "b", 0 0, L_0x5d2d2a85b620;  alias, 1 drivers
v0x5d2d29e0ca30_0 .net "out", 0 0, L_0x5d2d2a85b800;  alias, 1 drivers
S_0x5d2d29e0d610 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d29e5a620;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a85b870 .functor AND 1, L_0x5d2d2a85be00, L_0x5d2d2a85b620, C4<1>, C4<1>;
L_0x5d2d2a85b970 .functor NOT 1, L_0x5d2d2a85b870, C4<0>, C4<0>, C4<0>;
v0x5d2d29e14270_0 .net *"_ivl_0", 0 0, L_0x5d2d2a85b870;  1 drivers
v0x5d2d29e14330_0 .net "a", 0 0, L_0x5d2d2a85be00;  alias, 1 drivers
v0x5d2d29e13a30_0 .net "b", 0 0, L_0x5d2d2a85b620;  alias, 1 drivers
v0x5d2d29e13ad0_0 .net "out", 0 0, L_0x5d2d2a85b970;  alias, 1 drivers
S_0x5d2d29e10f50 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d29e5a620;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a85b140 .functor NOT 1, L_0x5d2d2a85b0d0, C4<0>, C4<0>, C4<0>;
v0x5d2d29e120f0_0 .net "a", 0 0, L_0x5d2d2a85b0d0;  alias, 1 drivers
v0x5d2d29e12190_0 .net "out", 0 0, L_0x5d2d2a85b140;  alias, 1 drivers
S_0x5d2d29e12dc0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d29e5a620;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a85b240 .functor NOT 1, L_0x5d2d2a85bd10, C4<0>, C4<0>, C4<0>;
v0x5d2d29e19a20_0 .net "a", 0 0, L_0x5d2d2a85bd10;  alias, 1 drivers
v0x5d2d29e19ae0_0 .net "out", 0 0, L_0x5d2d2a85b240;  alias, 1 drivers
S_0x5d2d29e191e0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d29e5a620;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a85b690 .functor NOT 1, L_0x5d2d2a85be00, C4<0>, C4<0>, C4<0>;
v0x5d2d29e16700_0 .net "a", 0 0, L_0x5d2d2a85be00;  alias, 1 drivers
v0x5d2d29e167a0_0 .net "out", 0 0, L_0x5d2d2a85b690;  alias, 1 drivers
S_0x5d2d29e178a0 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d29e5a620;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a85ba30 .functor NOT 1, L_0x5d2d2a85b970, C4<0>, C4<0>, C4<0>;
v0x5d2d29e18570_0 .net "a", 0 0, L_0x5d2d2a85b970;  alias, 1 drivers
v0x5d2d29e18610_0 .net "out", 0 0, L_0x5d2d2a85ba30;  alias, 1 drivers
S_0x5d2d29e24140 .scope generate, "rcpa2Loop[7]" "rcpa2Loop[7]" 4 16, 4 16 0, S_0x5d2d2a177880;
 .timescale -9 -12;
P_0x5d2d29d8c8a0 .param/l "i" 0 4 16, +C4<0111>;
S_0x5d2d29e21660 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d29e24140;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d29ddf2b0_0 .net "Y", 0 0, L_0x5d2d2a85a710;  1 drivers
v0x5d2d29ddf350_0 .net "a", 0 0, L_0x5d2d2a85acc0;  1 drivers
v0x5d2d29ddff80_0 .net "b", 0 0, L_0x5d2d2a85ad60;  1 drivers
v0x5d2d29de0050_0 .net "cIn", 0 0, L_0x5d2d2a85ae00;  1 drivers
v0x5d2d29de6be0_0 .net "cOut", 0 0, L_0x5d2d2a85ab70;  1 drivers
v0x5d2d29de6c80_0 .net "fIn", 0 0, L_0x5d2d2a85aea0;  1 drivers
v0x5d2d29de63a0_0 .net "fOut", 0 0, L_0x5d2d2a85a3e0;  1 drivers
v0x5d2d29de6440_0 .net "notCIn", 0 0, L_0x5d2d2a85a450;  1 drivers
v0x5d2d29de38c0_0 .net "notCOut", 0 0, L_0x5d2d2a85aab0;  1 drivers
v0x5d2d29de3960_0 .net "notFIn", 0 0, L_0x5d2d2a85a780;  1 drivers
v0x5d2d29de4a60_0 .net "notFOut", 0 0, L_0x5d2d2a85a370;  1 drivers
v0x5d2d29de4b50_0 .net "s", 0 0, L_0x5d2d2a85a8f0;  1 drivers
S_0x5d2d29e234d0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d29e21660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d29dc8160_0 .net "a", 0 0, L_0x5d2d2a85acc0;  alias, 1 drivers
v0x5d2d29dc8230_0 .net "b", 0 0, L_0x5d2d2a85ad60;  alias, 1 drivers
v0x5d2d29dc9300_0 .net "c", 0 0, L_0x5d2d2a85a450;  alias, 1 drivers
v0x5d2d29dc9400_0 .net "node1", 0 0, L_0x5d2d2a85a530;  1 drivers
v0x5d2d29dc9fd0_0 .net "node2", 0 0, L_0x5d2d2a85a5a0;  1 drivers
v0x5d2d29dd0d20_0 .net "out", 0 0, L_0x5d2d2a85a710;  alias, 1 drivers
S_0x5d2d29e2a130 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d29e234d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a85a610 .functor AND 1, L_0x5d2d2a85a5a0, L_0x5d2d2a85a450, C4<1>, C4<1>;
L_0x5d2d2a85a710 .functor NOT 1, L_0x5d2d2a85a610, C4<0>, C4<0>, C4<0>;
v0x5d2d29e228b0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a85a610;  1 drivers
v0x5d2d29e298f0_0 .net "a", 0 0, L_0x5d2d2a85a5a0;  alias, 1 drivers
v0x5d2d29e299b0_0 .net "b", 0 0, L_0x5d2d2a85a450;  alias, 1 drivers
v0x5d2d29e26e10_0 .net "out", 0 0, L_0x5d2d2a85a710;  alias, 1 drivers
S_0x5d2d29e27fb0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d29e234d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a85a4c0 .functor OR 1, L_0x5d2d2a85acc0, L_0x5d2d2a85ad60, C4<0>, C4<0>;
L_0x5d2d2a85a530 .functor NOT 1, L_0x5d2d2a85a4c0, C4<0>, C4<0>, C4<0>;
v0x5d2d29e28c80_0 .net *"_ivl_0", 0 0, L_0x5d2d2a85a4c0;  1 drivers
v0x5d2d29e28d60_0 .net "a", 0 0, L_0x5d2d2a85acc0;  alias, 1 drivers
v0x5d2d29df3390_0 .net "b", 0 0, L_0x5d2d2a85ad60;  alias, 1 drivers
v0x5d2d29df3460_0 .net "out", 0 0, L_0x5d2d2a85a530;  alias, 1 drivers
S_0x5d2d29dcb480 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d29e234d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a85a5a0 .functor NOT 1, L_0x5d2d2a85a530, C4<0>, C4<0>, C4<0>;
v0x5d2d29dcac40_0 .net "a", 0 0, L_0x5d2d2a85a530;  alias, 1 drivers
v0x5d2d29dcad10_0 .net "out", 0 0, L_0x5d2d2a85a5a0;  alias, 1 drivers
S_0x5d2d29dd04e0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d29e21660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a85a300 .functor AND 1, L_0x5d2d2a85acc0, L_0x5d2d2a85ad60, C4<1>, C4<1>;
L_0x5d2d2a85a370 .functor NOT 1, L_0x5d2d2a85a300, C4<0>, C4<0>, C4<0>;
v0x5d2d29dd0dc0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a85a300;  1 drivers
v0x5d2d29dcda00_0 .net "a", 0 0, L_0x5d2d2a85acc0;  alias, 1 drivers
v0x5d2d29dceba0_0 .net "b", 0 0, L_0x5d2d2a85ad60;  alias, 1 drivers
v0x5d2d29dcec90_0 .net "out", 0 0, L_0x5d2d2a85a370;  alias, 1 drivers
S_0x5d2d29dcf870 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d29e21660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a85a7f0 .functor AND 1, L_0x5d2d2a85a780, L_0x5d2d2a85a710, C4<1>, C4<1>;
L_0x5d2d2a85a8f0 .functor NOT 1, L_0x5d2d2a85a7f0, C4<0>, C4<0>, C4<0>;
v0x5d2d29dd64d0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a85a7f0;  1 drivers
v0x5d2d29dd6590_0 .net "a", 0 0, L_0x5d2d2a85a780;  alias, 1 drivers
v0x5d2d29dd5c90_0 .net "b", 0 0, L_0x5d2d2a85a710;  alias, 1 drivers
v0x5d2d29dd5d80_0 .net "out", 0 0, L_0x5d2d2a85a8f0;  alias, 1 drivers
S_0x5d2d29dd31b0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d29e21660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a85a9b0 .functor AND 1, L_0x5d2d2a85aea0, L_0x5d2d2a85a710, C4<1>, C4<1>;
L_0x5d2d2a85aab0 .functor NOT 1, L_0x5d2d2a85a9b0, C4<0>, C4<0>, C4<0>;
v0x5d2d29dd4350_0 .net *"_ivl_0", 0 0, L_0x5d2d2a85a9b0;  1 drivers
v0x5d2d29dd4410_0 .net "a", 0 0, L_0x5d2d2a85aea0;  alias, 1 drivers
v0x5d2d29dd5020_0 .net "b", 0 0, L_0x5d2d2a85a710;  alias, 1 drivers
v0x5d2d29dd50c0_0 .net "out", 0 0, L_0x5d2d2a85aab0;  alias, 1 drivers
S_0x5d2d29ddbc80 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d29e21660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a85a3e0 .functor NOT 1, L_0x5d2d2a85a370, C4<0>, C4<0>, C4<0>;
v0x5d2d29ddb440_0 .net "a", 0 0, L_0x5d2d2a85a370;  alias, 1 drivers
v0x5d2d29ddb4e0_0 .net "out", 0 0, L_0x5d2d2a85a3e0;  alias, 1 drivers
S_0x5d2d29dd8960 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d29e21660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a85a450 .functor NOT 1, L_0x5d2d2a85ae00, C4<0>, C4<0>, C4<0>;
v0x5d2d29dd9b00_0 .net "a", 0 0, L_0x5d2d2a85ae00;  alias, 1 drivers
v0x5d2d29dd9bc0_0 .net "out", 0 0, L_0x5d2d2a85a450;  alias, 1 drivers
S_0x5d2d29dda7d0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d29e21660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a85a780 .functor NOT 1, L_0x5d2d2a85aea0, C4<0>, C4<0>, C4<0>;
v0x5d2d29de1430_0 .net "a", 0 0, L_0x5d2d2a85aea0;  alias, 1 drivers
v0x5d2d29de14d0_0 .net "out", 0 0, L_0x5d2d2a85a780;  alias, 1 drivers
S_0x5d2d29de0bf0 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d29e21660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a85ab70 .functor NOT 1, L_0x5d2d2a85aab0, C4<0>, C4<0>, C4<0>;
v0x5d2d29dde110_0 .net "a", 0 0, L_0x5d2d2a85aab0;  alias, 1 drivers
v0x5d2d29dde1b0_0 .net "out", 0 0, L_0x5d2d2a85ab70;  alias, 1 drivers
S_0x5d2d29deaee0 .scope module, "nBitRippleCarryAdderInst" "nBitRippleCarryAdder" 3 23, 8 3 0, S_0x5d2d2a1784f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 8 "A";
    .port_info 3 /INPUT 8 "B";
    .port_info 4 /INPUT 1 "cin";
P_0x5d2d29e6b090 .param/l "N" 0 8 3, +C4<00000000000000000000000000001000>;
L_0x5d2d2a8656a0 .functor BUFZ 8, L_0x5d2d2a864ee0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5d2d29d57be0_0 .net "A", 7 0, L_0x5d2d2a865980;  1 drivers
v0x5d2d29d57ce0_0 .net "B", 7 0, L_0x5d2d2a865a20;  1 drivers
v0x5d2d29d58d80_0 .net "carryMiddle", 7 0, L_0x5d2d2a8647b0;  1 drivers
v0x5d2d29d58e40_0 .net "cin", 0 0, L_0x5d2d2a862b20;  alias, 1 drivers
v0x5d2d29d59a50_0 .net "cout", 0 0, L_0x5d2d2a865760;  alias, 1 drivers
v0x5d2d29d607a0_0 .net "sum", 7 0, L_0x5d2d2a8656a0;  1 drivers
v0x5d2d29d60880_0 .net "sum11", 7 0, L_0x5d2d2a864ee0;  1 drivers
L_0x5d2d2a863100 .part L_0x5d2d2a865980, 0, 1;
L_0x5d2d2a8631a0 .part L_0x5d2d2a865a20, 0, 1;
L_0x5d2d2a863410 .part L_0x5d2d2a865980, 1, 1;
L_0x5d2d2a863500 .part L_0x5d2d2a865a20, 1, 1;
L_0x5d2d2a8635f0 .part L_0x5d2d2a8647b0, 0, 1;
L_0x5d2d2a863860 .part L_0x5d2d2a865980, 2, 1;
L_0x5d2d2a863900 .part L_0x5d2d2a865a20, 2, 1;
L_0x5d2d2a8639a0 .part L_0x5d2d2a8647b0, 1, 1;
L_0x5d2d2a863cb0 .part L_0x5d2d2a865980, 3, 1;
L_0x5d2d2a863d50 .part L_0x5d2d2a865a20, 3, 1;
L_0x5d2d2a863df0 .part L_0x5d2d2a8647b0, 2, 1;
L_0x5d2d2a863f70 .part L_0x5d2d2a865980, 4, 1;
L_0x5d2d2a864080 .part L_0x5d2d2a865a20, 4, 1;
L_0x5d2d2a864120 .part L_0x5d2d2a8647b0, 3, 1;
L_0x5d2d2a8642d0 .part L_0x5d2d2a865980, 5, 1;
L_0x5d2d2a864370 .part L_0x5d2d2a865a20, 5, 1;
L_0x5d2d2a8644a0 .part L_0x5d2d2a8647b0, 4, 1;
L_0x5d2d2a864710 .part L_0x5d2d2a865980, 6, 1;
L_0x5d2d2a864850 .part L_0x5d2d2a865a20, 6, 1;
L_0x5d2d2a8648f0 .part L_0x5d2d2a8647b0, 5, 1;
LS_0x5d2d2a8647b0_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a862ff0, L_0x5d2d2a8632b0, L_0x5d2d2a863700, L_0x5d2d2a863b50;
LS_0x5d2d2a8647b0_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a863f00, L_0x5d2d2a8641c0, L_0x5d2d2a8645b0, L_0x5d2d2a864ab0;
L_0x5d2d2a8647b0 .concat8 [ 4 4 0 0], LS_0x5d2d2a8647b0_0_0, LS_0x5d2d2a8647b0_0_4;
LS_0x5d2d2a864ee0_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a862bc0, L_0x5d2d2a863240, L_0x5d2d2a863690, L_0x5d2d2a863ae0;
LS_0x5d2d2a864ee0_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a863e90, L_0x5d2d2a864010, L_0x5d2d2a864540, L_0x5d2d2a864a40;
L_0x5d2d2a864ee0 .concat8 [ 4 4 0 0], LS_0x5d2d2a864ee0_0_0, LS_0x5d2d2a864ee0_0_4;
L_0x5d2d2a864990 .part L_0x5d2d2a865980, 7, 1;
L_0x5d2d2a865310 .part L_0x5d2d2a865a20, 7, 1;
L_0x5d2d2a865250 .part L_0x5d2d2a8647b0, 6, 1;
L_0x5d2d2a865760 .part L_0x5d2d2a8647b0, 7, 1;
S_0x5d2d29df1b40 .scope generate, "genAdder[0]" "genAdder[0]" 8 9, 8 9 0, S_0x5d2d29deaee0;
 .timescale -9 -12;
P_0x5d2d29d8bfd0 .param/l "i" 0 8 9, +C4<00>;
S_0x5d2d29df1300 .scope generate, "genblk2" "genblk2" 8 10, 8 10 0, S_0x5d2d29df1b40;
 .timescale -9 -12;
S_0x5d2d29dee820 .scope module, "f" "FA" 8 11, 9 33 0, S_0x5d2d29df1300;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a862bc0 .udp UDP_sumOut, L_0x5d2d2a863100, L_0x5d2d2a8631a0, L_0x5d2d2a862b20;
L_0x5d2d2a862ff0 .udp UDP_carryOut, L_0x5d2d2a863100, L_0x5d2d2a8631a0, L_0x5d2d2a862b20;
v0x5d2d29def9c0_0 .net "A", 0 0, L_0x5d2d2a863100;  1 drivers
v0x5d2d29defa60_0 .net "B", 0 0, L_0x5d2d2a8631a0;  1 drivers
v0x5d2d29df0690_0 .net "Cin", 0 0, L_0x5d2d2a862b20;  alias, 1 drivers
v0x5d2d29df0790_0 .net "Cout", 0 0, L_0x5d2d2a862ff0;  1 drivers
v0x5d2d29d93650_0 .net "sum", 0 0, L_0x5d2d2a862bc0;  1 drivers
S_0x5d2d29d92e10 .scope generate, "genAdder[1]" "genAdder[1]" 8 9, 8 9 0, S_0x5d2d29deaee0;
 .timescale -9 -12;
P_0x5d2d293a2c30 .param/l "i" 0 8 9, +C4<01>;
S_0x5d2d29d90330 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d29d92e10;
 .timescale -9 -12;
S_0x5d2d29d914d0 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d29d90330;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a863240 .udp UDP_sumOut, L_0x5d2d2a863410, L_0x5d2d2a863500, L_0x5d2d2a8635f0;
L_0x5d2d2a8632b0 .udp UDP_carryOut, L_0x5d2d2a863410, L_0x5d2d2a863500, L_0x5d2d2a8635f0;
v0x5d2d29d921a0_0 .net "A", 0 0, L_0x5d2d2a863410;  1 drivers
v0x5d2d29d92280_0 .net "B", 0 0, L_0x5d2d2a863500;  1 drivers
v0x5d2d29d98ef0_0 .net "Cin", 0 0, L_0x5d2d2a8635f0;  1 drivers
v0x5d2d29d98f90_0 .net "Cout", 0 0, L_0x5d2d2a8632b0;  1 drivers
v0x5d2d29d986b0_0 .net "sum", 0 0, L_0x5d2d2a863240;  1 drivers
S_0x5d2d29d95bd0 .scope generate, "genAdder[2]" "genAdder[2]" 8 9, 8 9 0, S_0x5d2d29deaee0;
 .timescale -9 -12;
P_0x5d2d293c0620 .param/l "i" 0 8 9, +C4<010>;
S_0x5d2d29d96d70 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d29d95bd0;
 .timescale -9 -12;
S_0x5d2d29d97a40 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d29d96d70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a863690 .udp UDP_sumOut, L_0x5d2d2a863860, L_0x5d2d2a863900, L_0x5d2d2a8639a0;
L_0x5d2d2a863700 .udp UDP_carryOut, L_0x5d2d2a863860, L_0x5d2d2a863900, L_0x5d2d2a8639a0;
v0x5d2d29d9e6a0_0 .net "A", 0 0, L_0x5d2d2a863860;  1 drivers
v0x5d2d29d9e780_0 .net "B", 0 0, L_0x5d2d2a863900;  1 drivers
v0x5d2d29d9de60_0 .net "Cin", 0 0, L_0x5d2d2a8639a0;  1 drivers
v0x5d2d29d9df00_0 .net "Cout", 0 0, L_0x5d2d2a863700;  1 drivers
v0x5d2d29d9b380_0 .net "sum", 0 0, L_0x5d2d2a863690;  1 drivers
S_0x5d2d29d9c520 .scope generate, "genAdder[3]" "genAdder[3]" 8 9, 8 9 0, S_0x5d2d29deaee0;
 .timescale -9 -12;
P_0x5d2d293c0d00 .param/l "i" 0 8 9, +C4<011>;
S_0x5d2d29d9d1f0 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d29d9c520;
 .timescale -9 -12;
S_0x5d2d29da3e50 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d29d9d1f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a863ae0 .udp UDP_sumOut, L_0x5d2d2a863cb0, L_0x5d2d2a863d50, L_0x5d2d2a863df0;
L_0x5d2d2a863b50 .udp UDP_carryOut, L_0x5d2d2a863cb0, L_0x5d2d2a863d50, L_0x5d2d2a863df0;
v0x5d2d29da3610_0 .net "A", 0 0, L_0x5d2d2a863cb0;  1 drivers
v0x5d2d29da36f0_0 .net "B", 0 0, L_0x5d2d2a863d50;  1 drivers
v0x5d2d29da0b30_0 .net "Cin", 0 0, L_0x5d2d2a863df0;  1 drivers
v0x5d2d29da0bd0_0 .net "Cout", 0 0, L_0x5d2d2a863b50;  1 drivers
v0x5d2d29da1cd0_0 .net "sum", 0 0, L_0x5d2d2a863ae0;  1 drivers
S_0x5d2d29da29a0 .scope generate, "genAdder[4]" "genAdder[4]" 8 9, 8 9 0, S_0x5d2d29deaee0;
 .timescale -9 -12;
P_0x5d2d293bcce0 .param/l "i" 0 8 9, +C4<0100>;
S_0x5d2d29da9600 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d29da29a0;
 .timescale -9 -12;
S_0x5d2d29da8dc0 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d29da9600;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a863e90 .udp UDP_sumOut, L_0x5d2d2a863f70, L_0x5d2d2a864080, L_0x5d2d2a864120;
L_0x5d2d2a863f00 .udp UDP_carryOut, L_0x5d2d2a863f70, L_0x5d2d2a864080, L_0x5d2d2a864120;
v0x5d2d29da62e0_0 .net "A", 0 0, L_0x5d2d2a863f70;  1 drivers
v0x5d2d29da63c0_0 .net "B", 0 0, L_0x5d2d2a864080;  1 drivers
v0x5d2d29da7480_0 .net "Cin", 0 0, L_0x5d2d2a864120;  1 drivers
v0x5d2d29da7520_0 .net "Cout", 0 0, L_0x5d2d2a863f00;  1 drivers
v0x5d2d29da8150_0 .net "sum", 0 0, L_0x5d2d2a863e90;  1 drivers
S_0x5d2d29daedb0 .scope generate, "genAdder[5]" "genAdder[5]" 8 9, 8 9 0, S_0x5d2d29deaee0;
 .timescale -9 -12;
P_0x5d2d293b8e50 .param/l "i" 0 8 9, +C4<0101>;
S_0x5d2d29dae570 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d29daedb0;
 .timescale -9 -12;
S_0x5d2d29daba90 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d29dae570;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a864010 .udp UDP_sumOut, L_0x5d2d2a8642d0, L_0x5d2d2a864370, L_0x5d2d2a8644a0;
L_0x5d2d2a8641c0 .udp UDP_carryOut, L_0x5d2d2a8642d0, L_0x5d2d2a864370, L_0x5d2d2a8644a0;
v0x5d2d29dacc30_0 .net "A", 0 0, L_0x5d2d2a8642d0;  1 drivers
v0x5d2d29dacd10_0 .net "B", 0 0, L_0x5d2d2a864370;  1 drivers
v0x5d2d29dad900_0 .net "Cin", 0 0, L_0x5d2d2a8644a0;  1 drivers
v0x5d2d29dad9a0_0 .net "Cout", 0 0, L_0x5d2d2a8641c0;  1 drivers
v0x5d2d29db4560_0 .net "sum", 0 0, L_0x5d2d2a864010;  1 drivers
S_0x5d2d29db3d20 .scope generate, "genAdder[6]" "genAdder[6]" 8 9, 8 9 0, S_0x5d2d29deaee0;
 .timescale -9 -12;
P_0x5d2d293bfd80 .param/l "i" 0 8 9, +C4<0110>;
S_0x5d2d29db1240 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d29db3d20;
 .timescale -9 -12;
S_0x5d2d29db23e0 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d29db1240;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a864540 .udp UDP_sumOut, L_0x5d2d2a864710, L_0x5d2d2a864850, L_0x5d2d2a8648f0;
L_0x5d2d2a8645b0 .udp UDP_carryOut, L_0x5d2d2a864710, L_0x5d2d2a864850, L_0x5d2d2a8648f0;
v0x5d2d29db30b0_0 .net "A", 0 0, L_0x5d2d2a864710;  1 drivers
v0x5d2d29db3190_0 .net "B", 0 0, L_0x5d2d2a864850;  1 drivers
v0x5d2d29db9d10_0 .net "Cin", 0 0, L_0x5d2d2a8648f0;  1 drivers
v0x5d2d29db9db0_0 .net "Cout", 0 0, L_0x5d2d2a8645b0;  1 drivers
v0x5d2d29db94d0_0 .net "sum", 0 0, L_0x5d2d2a864540;  1 drivers
S_0x5d2d29db69f0 .scope generate, "genAdder[7]" "genAdder[7]" 8 9, 8 9 0, S_0x5d2d29deaee0;
 .timescale -9 -12;
P_0x5d2d293bf1a0 .param/l "i" 0 8 9, +C4<0111>;
S_0x5d2d29db7b90 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d29db69f0;
 .timescale -9 -12;
S_0x5d2d29db8860 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d29db7b90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a864a40 .udp UDP_sumOut, L_0x5d2d2a864990, L_0x5d2d2a865310, L_0x5d2d2a865250;
L_0x5d2d2a864ab0 .udp UDP_carryOut, L_0x5d2d2a864990, L_0x5d2d2a865310, L_0x5d2d2a865250;
v0x5d2d29d7d660_0 .net "A", 0 0, L_0x5d2d2a864990;  1 drivers
v0x5d2d29d7d740_0 .net "B", 0 0, L_0x5d2d2a865310;  1 drivers
v0x5d2d29d5af10_0 .net "Cin", 0 0, L_0x5d2d2a865250;  1 drivers
v0x5d2d29d5afb0_0 .net "Cout", 0 0, L_0x5d2d2a864ab0;  1 drivers
v0x5d2d29d5a6d0_0 .net "sum", 0 0, L_0x5d2d2a864a40;  1 drivers
S_0x5d2d29d5f2f0 .scope module, "HybridAdderLayer2_12" "HybridAdder" 2 187, 3 1 0, S_0x5d2d2a3c7af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /OUTPUT 16 "sum";
    .port_info 3 /OUTPUT 1 "cout";
P_0x5d2d29d65f50 .param/l "N1" 0 3 1, +C4<00000000000000000000000000001000>;
P_0x5d2d29d65f90 .param/l "N2" 0 3 1, +C4<00000000000000000000000000001000>;
P_0x5d2d29d65fd0 .param/l "addOrSub" 0 3 1, +C4<00000000000000000000000000000001>;
v0x5d2d2a11c810_0 .net "A", 15 0, L_0x5d2d2a7c07f0;  alias, 1 drivers
v0x5d2d2a11c940_0 .net "B", 15 0, L_0x5d2d2a7cc9a0;  alias, 1 drivers
v0x5d2d29f069f0_0 .net "cout", 0 0, L_0x5d2d2a871640;  1 drivers
v0x5d2d29f06a90_0 .net "fn", 0 0, L_0x5d2d2a86ea50;  1 drivers
v0x5d2d29f06b30_0 .net "selectedB", 15 0, L_0x5d2d2a865b30;  1 drivers
v0x5d2d29ece400_0 .net "sum", 15 0, L_0x5d2d2a8713a0;  alias, 1 drivers
L_0x5d2d2a86ede0 .part L_0x5d2d2a7c07f0, 0, 8;
L_0x5d2d2a86ee80 .part L_0x5d2d2a865b30, 0, 8;
L_0x5d2d2a8713a0 .concat8 [ 8 8 0 0], L_0x5d2d2a86e4e0, L_0x5d2d2a871580;
L_0x5d2d2a871900 .part L_0x5d2d2a7c07f0, 8, 8;
L_0x5d2d2a8719a0 .part L_0x5d2d2a865b30, 8, 8;
S_0x5d2d29d65710 .scope generate, "genblk2" "genblk2" 3 10, 3 10 0, S_0x5d2d29d5f2f0;
 .timescale -9 -12;
L_0x5d2d2a865ac0 .functor NOT 16, L_0x5d2d2a7cc9a0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5d2d29d62c30_0 .net *"_ivl_0", 15 0, L_0x5d2d2a865ac0;  1 drivers
L_0x7347fc2c27f8 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5d2d29d62d30_0 .net/2u *"_ivl_2", 15 0, L_0x7347fc2c27f8;  1 drivers
L_0x5d2d2a865b30 .arith/sum 16, L_0x5d2d2a865ac0, L_0x7347fc2c27f8;
S_0x5d2d29d63dd0 .scope module, "nBitRcpa2Inst" "nBitRcpa2" 3 17, 4 1 0, S_0x5d2d29d5f2f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /OUTPUT 8 "sum";
    .port_info 3 /OUTPUT 1 "fn";
P_0x5d2d293bf920 .param/l "N" 0 4 1, +C4<00000000000000000000000000001000>;
v0x5d2d2a0c72f0_0 .net "A", 7 0, L_0x5d2d2a86ede0;  1 drivers
v0x5d2d2a0c73f0_0 .net "B", 7 0, L_0x5d2d2a86ee80;  1 drivers
v0x5d2d2a0d4700_0 .net "F", 8 0, L_0x5d2d2a86ec10;  1 drivers
v0x5d2d2a0d47e0_0 .net *"_ivl_85", 0 0, L_0x5d2d2a86eb70;  1 drivers
L_0x7347fc2c2840 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d2d2a08e0f0_0 .net/2u *"_ivl_89", 0 0, L_0x7347fc2c2840;  1 drivers
v0x5d2d2a08e220_0 .net "carry", 8 0, L_0x5d2d2a86e9b0;  1 drivers
v0x5d2d2a09b470_0 .net "fn", 0 0, L_0x5d2d2a86ea50;  alias, 1 drivers
v0x5d2d2a09b530_0 .net "sum", 7 0, L_0x5d2d2a86e4e0;  1 drivers
L_0x5d2d2a8666b0 .part L_0x5d2d2a86ede0, 7, 1;
L_0x5d2d2a866750 .part L_0x5d2d2a86ee80, 7, 1;
L_0x5d2d2a8667f0 .part L_0x5d2d2a86e9b0, 8, 1;
L_0x5d2d2a866890 .part L_0x5d2d2a86ec10, 7, 1;
L_0x5d2d2a8675b0 .part L_0x5d2d2a86ede0, 6, 1;
L_0x5d2d2a867650 .part L_0x5d2d2a86ee80, 6, 1;
L_0x5d2d2a867740 .part L_0x5d2d2a86e9b0, 7, 1;
L_0x5d2d2a867830 .part L_0x5d2d2a86ec10, 6, 1;
L_0x5d2d2a8688b0 .part L_0x5d2d2a86ede0, 5, 1;
L_0x5d2d2a868950 .part L_0x5d2d2a86ee80, 5, 1;
L_0x5d2d2a8689f0 .part L_0x5d2d2a86e9b0, 6, 1;
L_0x5d2d2a868a90 .part L_0x5d2d2a86ec10, 5, 1;
L_0x5d2d2a869a40 .part L_0x5d2d2a86ede0, 4, 1;
L_0x5d2d2a869b70 .part L_0x5d2d2a86ee80, 4, 1;
L_0x5d2d2a869ca0 .part L_0x5d2d2a86e9b0, 5, 1;
L_0x5d2d2a869dd0 .part L_0x5d2d2a86ec10, 4, 1;
L_0x5d2d2a86adc0 .part L_0x5d2d2a86ede0, 3, 1;
L_0x5d2d2a86ae60 .part L_0x5d2d2a86ee80, 3, 1;
L_0x5d2d2a86afa0 .part L_0x5d2d2a86e9b0, 4, 1;
L_0x5d2d2a86b040 .part L_0x5d2d2a86ec10, 3, 1;
L_0x5d2d2a86af00 .part L_0x5d2d2a86ede0, 2, 1;
L_0x5d2d2a86bfa0 .part L_0x5d2d2a86ee80, 2, 1;
L_0x5d2d2a86b0e0 .part L_0x5d2d2a86e9b0, 3, 1;
L_0x5d2d2a86c100 .part L_0x5d2d2a86ec10, 2, 1;
L_0x5d2d2a86d060 .part L_0x5d2d2a86ede0, 1, 1;
L_0x5d2d2a86d100 .part L_0x5d2d2a86ee80, 1, 1;
L_0x5d2d2a86c1a0 .part L_0x5d2d2a86e9b0, 2, 1;
L_0x5d2d2a86d280 .part L_0x5d2d2a86ec10, 1, 1;
L_0x5d2d2a86e180 .part L_0x5d2d2a86ede0, 0, 1;
L_0x5d2d2a86e330 .part L_0x5d2d2a86ee80, 0, 1;
L_0x5d2d2a86d320 .part L_0x5d2d2a86e9b0, 1, 1;
L_0x5d2d2a86e6f0 .part L_0x5d2d2a86ec10, 0, 1;
LS_0x5d2d2a86e4e0_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a86de00, L_0x5d2d2a86ccc0, L_0x5d2d2a86bc00, L_0x5d2d2a86aa20;
LS_0x5d2d2a86e4e0_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a8696a0, L_0x5d2d2a868470, L_0x5d2d2a867210, L_0x5d2d2a866380;
L_0x5d2d2a86e4e0 .concat8 [ 4 4 0 0], LS_0x5d2d2a86e4e0_0_0, LS_0x5d2d2a86e4e0_0_4;
LS_0x5d2d2a86e9b0_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a86e040, L_0x5d2d2a86cf20, L_0x5d2d2a86be60, L_0x5d2d2a86ac80;
LS_0x5d2d2a86e9b0_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a869900, L_0x5d2d2a868720, L_0x5d2d2a867470, L_0x5d2d2a866560;
LS_0x5d2d2a86e9b0_0_8 .concat8 [ 1 0 0 0], L_0x5d2d2a86eb70;
L_0x5d2d2a86e9b0 .concat8 [ 4 4 1 0], LS_0x5d2d2a86e9b0_0_0, LS_0x5d2d2a86e9b0_0_4, LS_0x5d2d2a86e9b0_0_8;
L_0x5d2d2a86eb70 .part L_0x5d2d2a86ec10, 8, 1;
LS_0x5d2d2a86ec10_0_0 .concat8 [ 1 1 1 1], L_0x7347fc2c2840, L_0x5d2d2a86d5a0, L_0x5d2d2a86c420, L_0x5d2d2a86b360;
LS_0x5d2d2a86ec10_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a86a180, L_0x5d2d2a868e00, L_0x5d2d2a867bd0, L_0x5d2d2a866b30;
LS_0x5d2d2a86ec10_0_8 .concat8 [ 1 0 0 0], L_0x5d2d2a865d50;
L_0x5d2d2a86ec10 .concat8 [ 4 4 1 0], LS_0x5d2d2a86ec10_0_0, LS_0x5d2d2a86ec10_0_4, LS_0x5d2d2a86ec10_0_8;
L_0x5d2d2a86ea50 .part L_0x5d2d2a86ec10, 8, 1;
S_0x5d2d29d64aa0 .scope generate, "rcpa2Loop[0]" "rcpa2Loop[0]" 4 16, 4 16 0, S_0x5d2d29d63dd0;
 .timescale -9 -12;
P_0x5d2d2938fc00 .param/l "i" 0 4 16, +C4<00>;
S_0x5d2d29d6b700 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d29d64aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a3ddd30_0 .net "Y", 0 0, L_0x5d2d2a86dba0;  1 drivers
v0x5d2d2a3dddd0_0 .net "a", 0 0, L_0x5d2d2a86e180;  1 drivers
v0x5d2d2a3e34e0_0 .net "b", 0 0, L_0x5d2d2a86e330;  1 drivers
v0x5d2d2a3e3580_0 .net "cIn", 0 0, L_0x5d2d2a86d320;  1 drivers
v0x5d2d2a3e8c90_0 .net "cOut", 0 0, L_0x5d2d2a86e040;  1 drivers
v0x5d2d2a3e8d30_0 .net "fIn", 0 0, L_0x5d2d2a86e6f0;  1 drivers
v0x5d2d2a38dd80_0 .net "fOut", 0 0, L_0x5d2d2a86d5a0;  1 drivers
v0x5d2d2a38de20_0 .net "notCIn", 0 0, L_0x5d2d2a86d6c0;  1 drivers
v0x5d2d2a395b20_0 .net "notCOut", 0 0, L_0x5d2d2a86dfb0;  1 drivers
v0x5d2d2a395bc0_0 .net "notFIn", 0 0, L_0x5d2d2a86dc30;  1 drivers
v0x5d2d2a39d8c0_0 .net "notFOut", 0 0, L_0x5d2d2a86d530;  1 drivers
v0x5d2d2a39d9b0_0 .net "s", 0 0, L_0x5d2d2a86de00;  1 drivers
S_0x5d2d29d683e0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d29d6b700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d29d75e20_0 .net "a", 0 0, L_0x5d2d2a86e180;  alias, 1 drivers
v0x5d2d29d75ec0_0 .net "b", 0 0, L_0x5d2d2a86e330;  alias, 1 drivers
v0x5d2d29d73340_0 .net "c", 0 0, L_0x5d2d2a86d6c0;  alias, 1 drivers
v0x5d2d29d73410_0 .net "node1", 0 0, L_0x5d2d2a86d890;  1 drivers
v0x5d2d29d744e0_0 .net "node2", 0 0, L_0x5d2d2a86d920;  1 drivers
v0x5d2d29d751b0_0 .net "out", 0 0, L_0x5d2d2a86dba0;  alias, 1 drivers
S_0x5d2d29d69580 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d29d683e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a86da60 .functor AND 1, L_0x5d2d2a86d920, L_0x5d2d2a86d6c0, C4<1>, C4<1>;
L_0x5d2d2a86dba0 .functor NOT 1, L_0x5d2d2a86da60, C4<0>, C4<0>, C4<0>;
v0x5d2d29d6af70_0 .net *"_ivl_0", 0 0, L_0x5d2d2a86da60;  1 drivers
v0x5d2d29d6a250_0 .net "a", 0 0, L_0x5d2d2a86d920;  alias, 1 drivers
v0x5d2d29d6a310_0 .net "b", 0 0, L_0x5d2d2a86d6c0;  alias, 1 drivers
v0x5d2d29d70eb0_0 .net "out", 0 0, L_0x5d2d2a86dba0;  alias, 1 drivers
S_0x5d2d29d70670 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d29d683e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a86d800 .functor OR 1, L_0x5d2d2a86e180, L_0x5d2d2a86e330, C4<0>, C4<0>;
L_0x5d2d2a86d890 .functor NOT 1, L_0x5d2d2a86d800, C4<0>, C4<0>, C4<0>;
v0x5d2d29d6db90_0 .net *"_ivl_0", 0 0, L_0x5d2d2a86d800;  1 drivers
v0x5d2d29d6dc90_0 .net "a", 0 0, L_0x5d2d2a86e180;  alias, 1 drivers
v0x5d2d29d6ed30_0 .net "b", 0 0, L_0x5d2d2a86e330;  alias, 1 drivers
v0x5d2d29d6ee20_0 .net "out", 0 0, L_0x5d2d2a86d890;  alias, 1 drivers
S_0x5d2d29d6fa00 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d29d683e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a86d920 .functor NOT 1, L_0x5d2d2a86d890, C4<0>, C4<0>, C4<0>;
v0x5d2d29d76660_0 .net "a", 0 0, L_0x5d2d2a86d890;  alias, 1 drivers
v0x5d2d29d76700_0 .net "out", 0 0, L_0x5d2d2a86d920;  alias, 1 drivers
S_0x5d2d29d7be10 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d29d6b700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a86d1a0 .functor AND 1, L_0x5d2d2a86e180, L_0x5d2d2a86e330, C4<1>, C4<1>;
L_0x5d2d2a86d530 .functor NOT 1, L_0x5d2d2a86d1a0, C4<0>, C4<0>, C4<0>;
v0x5d2d29d75250_0 .net *"_ivl_0", 0 0, L_0x5d2d2a86d1a0;  1 drivers
v0x5d2d29d7b5d0_0 .net "a", 0 0, L_0x5d2d2a86e180;  alias, 1 drivers
v0x5d2d29d78af0_0 .net "b", 0 0, L_0x5d2d2a86e330;  alias, 1 drivers
v0x5d2d29d78be0_0 .net "out", 0 0, L_0x5d2d2a86d530;  alias, 1 drivers
S_0x5d2d29d79c90 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d29d6b700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a86dce0 .functor AND 1, L_0x5d2d2a86dc30, L_0x5d2d2a86dba0, C4<1>, C4<1>;
L_0x5d2d2a86de00 .functor NOT 1, L_0x5d2d2a86dce0, C4<0>, C4<0>, C4<0>;
v0x5d2d29d7a960_0 .net *"_ivl_0", 0 0, L_0x5d2d2a86dce0;  1 drivers
v0x5d2d29d7aa40_0 .net "a", 0 0, L_0x5d2d2a86dc30;  alias, 1 drivers
v0x5d2d29d32070_0 .net "b", 0 0, L_0x5d2d2a86dba0;  alias, 1 drivers
v0x5d2d29d32160_0 .net "out", 0 0, L_0x5d2d2a86de00;  alias, 1 drivers
S_0x5d2d29d372f0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d29d6b700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a86de90 .functor AND 1, L_0x5d2d2a86e6f0, L_0x5d2d2a86dba0, C4<1>, C4<1>;
L_0x5d2d2a86dfb0 .functor NOT 1, L_0x5d2d2a86de90, C4<0>, C4<0>, C4<0>;
v0x5d2d29d3c570_0 .net *"_ivl_0", 0 0, L_0x5d2d2a86de90;  1 drivers
v0x5d2d29d3c650_0 .net "a", 0 0, L_0x5d2d2a86e6f0;  alias, 1 drivers
v0x5d2d29d417f0_0 .net "b", 0 0, L_0x5d2d2a86dba0;  alias, 1 drivers
v0x5d2d29d41890_0 .net "out", 0 0, L_0x5d2d2a86dfb0;  alias, 1 drivers
S_0x5d2d29d46a70 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d29d6b700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a86d5a0 .functor NOT 1, L_0x5d2d2a86d530, C4<0>, C4<0>, C4<0>;
v0x5d2d29d4bcf0_0 .net "a", 0 0, L_0x5d2d2a86d530;  alias, 1 drivers
v0x5d2d29d4bd90_0 .net "out", 0 0, L_0x5d2d2a86d5a0;  alias, 1 drivers
S_0x5d2d29d50f70 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d29d6b700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a86d6c0 .functor NOT 1, L_0x5d2d2a86d320, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3c8a20_0 .net "a", 0 0, L_0x5d2d2a86d320;  alias, 1 drivers
v0x5d2d2a3c8ae0_0 .net "out", 0 0, L_0x5d2d2a86d6c0;  alias, 1 drivers
S_0x5d2d2a3c7e70 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d29d6b700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a86dc30 .functor NOT 1, L_0x5d2d2a86e6f0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3cd620_0 .net "a", 0 0, L_0x5d2d2a86e6f0;  alias, 1 drivers
v0x5d2d2a3cd6e0_0 .net "out", 0 0, L_0x5d2d2a86dc30;  alias, 1 drivers
S_0x5d2d2a3d2dd0 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d29d6b700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a86e040 .functor NOT 1, L_0x5d2d2a86dfb0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3d8580_0 .net "a", 0 0, L_0x5d2d2a86dfb0;  alias, 1 drivers
v0x5d2d2a3d8640_0 .net "out", 0 0, L_0x5d2d2a86e040;  alias, 1 drivers
S_0x5d2d2a3a5660 .scope generate, "rcpa2Loop[1]" "rcpa2Loop[1]" 4 16, 4 16 0, S_0x5d2d29d63dd0;
 .timescale -9 -12;
P_0x5d2d29d8b750 .param/l "i" 0 4 16, +C4<01>;
S_0x5d2d2a3ad400 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a3a5660;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a275aa0_0 .net "Y", 0 0, L_0x5d2d2a86ca40;  1 drivers
v0x5d2d2a275b40_0 .net "a", 0 0, L_0x5d2d2a86d060;  1 drivers
v0x5d2d2a27b250_0 .net "b", 0 0, L_0x5d2d2a86d100;  1 drivers
v0x5d2d2a27b2f0_0 .net "cIn", 0 0, L_0x5d2d2a86c1a0;  1 drivers
v0x5d2d2a280a00_0 .net "cOut", 0 0, L_0x5d2d2a86cf20;  1 drivers
v0x5d2d2a280af0_0 .net "fIn", 0 0, L_0x5d2d2a86d280;  1 drivers
v0x5d2d2a2861b0_0 .net "fOut", 0 0, L_0x5d2d2a86c420;  1 drivers
v0x5d2d2a286250_0 .net "notCIn", 0 0, L_0x5d2d2a86c560;  1 drivers
v0x5d2d2a28b960_0 .net "notCOut", 0 0, L_0x5d2d2a86ce90;  1 drivers
v0x5d2d2a28ba00_0 .net "notFIn", 0 0, L_0x5d2d2a86cad0;  1 drivers
v0x5d2d2a291110_0 .net "notFOut", 0 0, L_0x5d2d2a86c390;  1 drivers
v0x5d2d2a291200_0 .net "s", 0 0, L_0x5d2d2a86ccc0;  1 drivers
S_0x5d2d2a3bd060 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a3ad400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a31ed00_0 .net "a", 0 0, L_0x5d2d2a86d060;  alias, 1 drivers
v0x5d2d2a31edc0_0 .net "b", 0 0, L_0x5d2d2a86d100;  alias, 1 drivers
v0x5d2d2a3244b0_0 .net "c", 0 0, L_0x5d2d2a86c560;  alias, 1 drivers
v0x5d2d2a324550_0 .net "node1", 0 0, L_0x5d2d2a86c730;  1 drivers
v0x5d2d2a329c60_0 .net "node2", 0 0, L_0x5d2d2a86c7c0;  1 drivers
v0x5d2d2a32f410_0 .net "out", 0 0, L_0x5d2d2a86ca40;  alias, 1 drivers
S_0x5d2d2a351660 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a3bd060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a86c900 .functor AND 1, L_0x5d2d2a86c7c0, L_0x5d2d2a86c560, C4<1>, C4<1>;
L_0x5d2d2a86ca40 .functor NOT 1, L_0x5d2d2a86c900, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3b52e0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a86c900;  1 drivers
v0x5d2d2a356e10_0 .net "a", 0 0, L_0x5d2d2a86c7c0;  alias, 1 drivers
v0x5d2d2a356ed0_0 .net "b", 0 0, L_0x5d2d2a86c560;  alias, 1 drivers
v0x5d2d2a35c5c0_0 .net "out", 0 0, L_0x5d2d2a86ca40;  alias, 1 drivers
S_0x5d2d2a361d70 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a3bd060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a86c6a0 .functor OR 1, L_0x5d2d2a86d060, L_0x5d2d2a86d100, C4<0>, C4<0>;
L_0x5d2d2a86c730 .functor NOT 1, L_0x5d2d2a86c6a0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a367520_0 .net *"_ivl_0", 0 0, L_0x5d2d2a86c6a0;  1 drivers
v0x5d2d2a367620_0 .net "a", 0 0, L_0x5d2d2a86d060;  alias, 1 drivers
v0x5d2d2a36ccd0_0 .net "b", 0 0, L_0x5d2d2a86d100;  alias, 1 drivers
v0x5d2d2a36cd70_0 .net "out", 0 0, L_0x5d2d2a86c730;  alias, 1 drivers
S_0x5d2d2a372480 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a3bd060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a86c7c0 .functor NOT 1, L_0x5d2d2a86c730, C4<0>, C4<0>, C4<0>;
v0x5d2d2a319550_0 .net "a", 0 0, L_0x5d2d2a86c730;  alias, 1 drivers
v0x5d2d2a319610_0 .net "out", 0 0, L_0x5d2d2a86c7c0;  alias, 1 drivers
S_0x5d2d2a334bc0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a3ad400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a86c040 .functor AND 1, L_0x5d2d2a86d060, L_0x5d2d2a86d100, C4<1>, C4<1>;
L_0x5d2d2a86c390 .functor NOT 1, L_0x5d2d2a86c040, C4<0>, C4<0>, C4<0>;
v0x5d2d2a32f4b0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a86c040;  1 drivers
v0x5d2d2a33a370_0 .net "a", 0 0, L_0x5d2d2a86d060;  alias, 1 drivers
v0x5d2d2a33a480_0 .net "b", 0 0, L_0x5d2d2a86d100;  alias, 1 drivers
v0x5d2d2a2e0ad0_0 .net "out", 0 0, L_0x5d2d2a86c390;  alias, 1 drivers
S_0x5d2d2a2e6280 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a3ad400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a86cb80 .functor AND 1, L_0x5d2d2a86cad0, L_0x5d2d2a86ca40, C4<1>, C4<1>;
L_0x5d2d2a86ccc0 .functor NOT 1, L_0x5d2d2a86cb80, C4<0>, C4<0>, C4<0>;
v0x5d2d2a2e0bd0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a86cb80;  1 drivers
v0x5d2d2a2eba30_0 .net "a", 0 0, L_0x5d2d2a86cad0;  alias, 1 drivers
v0x5d2d2a2ebaf0_0 .net "b", 0 0, L_0x5d2d2a86ca40;  alias, 1 drivers
v0x5d2d2a2f11e0_0 .net "out", 0 0, L_0x5d2d2a86ccc0;  alias, 1 drivers
S_0x5d2d2a2f6990 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a3ad400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a86cd50 .functor AND 1, L_0x5d2d2a86d280, L_0x5d2d2a86ca40, C4<1>, C4<1>;
L_0x5d2d2a86ce90 .functor NOT 1, L_0x5d2d2a86cd50, C4<0>, C4<0>, C4<0>;
v0x5d2d2a2f1300_0 .net *"_ivl_0", 0 0, L_0x5d2d2a86cd50;  1 drivers
v0x5d2d2a2fc140_0 .net "a", 0 0, L_0x5d2d2a86d280;  alias, 1 drivers
v0x5d2d2a2fc220_0 .net "b", 0 0, L_0x5d2d2a86ca40;  alias, 1 drivers
v0x5d2d2a3018f0_0 .net "out", 0 0, L_0x5d2d2a86ce90;  alias, 1 drivers
S_0x5d2d2a2a7a60 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a3ad400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a86c420 .functor NOT 1, L_0x5d2d2a86c390, C4<0>, C4<0>, C4<0>;
v0x5d2d2a301a10_0 .net "a", 0 0, L_0x5d2d2a86c390;  alias, 1 drivers
v0x5d2d2a2ad210_0 .net "out", 0 0, L_0x5d2d2a86c420;  alias, 1 drivers
S_0x5d2d2a2b29c0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a3ad400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a86c560 .functor NOT 1, L_0x5d2d2a86c1a0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a2ad330_0 .net "a", 0 0, L_0x5d2d2a86c1a0;  alias, 1 drivers
v0x5d2d2a2b8170_0 .net "out", 0 0, L_0x5d2d2a86c560;  alias, 1 drivers
S_0x5d2d2a2bd920 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a3ad400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a86cad0 .functor NOT 1, L_0x5d2d2a86d280, C4<0>, C4<0>, C4<0>;
v0x5d2d2a2c30d0_0 .net "a", 0 0, L_0x5d2d2a86d280;  alias, 1 drivers
v0x5d2d2a2c3190_0 .net "out", 0 0, L_0x5d2d2a86cad0;  alias, 1 drivers
S_0x5d2d2a2c8880 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a3ad400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a86cf20 .functor NOT 1, L_0x5d2d2a86ce90, C4<0>, C4<0>, C4<0>;
v0x5d2d2a2702f0_0 .net "a", 0 0, L_0x5d2d2a86ce90;  alias, 1 drivers
v0x5d2d2a2703b0_0 .net "out", 0 0, L_0x5d2d2a86cf20;  alias, 1 drivers
S_0x5d2d2a238370 .scope generate, "rcpa2Loop[2]" "rcpa2Loop[2]" 4 16, 4 16 0, S_0x5d2d29d63dd0;
 .timescale -9 -12;
P_0x5d2d29dc6800 .param/l "i" 0 4 16, +C4<010>;
S_0x5d2d2a23db20 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a238370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a0cc1e0_0 .net "Y", 0 0, L_0x5d2d2a86b980;  1 drivers
v0x5d2d2a0cc280_0 .net "a", 0 0, L_0x5d2d2a86af00;  1 drivers
v0x5d2d2a0d1990_0 .net "b", 0 0, L_0x5d2d2a86bfa0;  1 drivers
v0x5d2d2a0d1a30_0 .net "cIn", 0 0, L_0x5d2d2a86b0e0;  1 drivers
v0x5d2d2a077970_0 .net "cOut", 0 0, L_0x5d2d2a86be60;  1 drivers
v0x5d2d2a077a60_0 .net "fIn", 0 0, L_0x5d2d2a86c100;  1 drivers
v0x5d2d2a07d120_0 .net "fOut", 0 0, L_0x5d2d2a86b360;  1 drivers
v0x5d2d2a07d1c0_0 .net "notCIn", 0 0, L_0x5d2d2a86b4a0;  1 drivers
v0x5d2d2a0828d0_0 .net "notCOut", 0 0, L_0x5d2d2a86bdd0;  1 drivers
v0x5d2d2a082970_0 .net "notFIn", 0 0, L_0x5d2d2a86ba10;  1 drivers
v0x5d2d2a088080_0 .net "notFOut", 0 0, L_0x5d2d2a86b2d0;  1 drivers
v0x5d2d2a088170_0 .net "s", 0 0, L_0x5d2d2a86bc00;  1 drivers
S_0x5d2d2a248a80 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a23db20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a21ba60_0 .net "a", 0 0, L_0x5d2d2a86af00;  alias, 1 drivers
v0x5d2d2a21bb20_0 .net "b", 0 0, L_0x5d2d2a86bfa0;  alias, 1 drivers
v0x5d2d2a221210_0 .net "c", 0 0, L_0x5d2d2a86b4a0;  alias, 1 drivers
v0x5d2d2a2212b0_0 .net "node1", 0 0, L_0x5d2d2a86b670;  1 drivers
v0x5d2d2a1c8500_0 .net "node2", 0 0, L_0x5d2d2a86b700;  1 drivers
v0x5d2d2a1cdcb0_0 .net "out", 0 0, L_0x5d2d2a86b980;  alias, 1 drivers
S_0x5d2d2a24e230 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a248a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a86b840 .functor AND 1, L_0x5d2d2a86b700, L_0x5d2d2a86b4a0, C4<1>, C4<1>;
L_0x5d2d2a86b980 .functor NOT 1, L_0x5d2d2a86b840, C4<0>, C4<0>, C4<0>;
v0x5d2d2a243380_0 .net *"_ivl_0", 0 0, L_0x5d2d2a86b840;  1 drivers
v0x5d2d2a2539e0_0 .net "a", 0 0, L_0x5d2d2a86b700;  alias, 1 drivers
v0x5d2d2a253aa0_0 .net "b", 0 0, L_0x5d2d2a86b4a0;  alias, 1 drivers
v0x5d2d2a259190_0 .net "out", 0 0, L_0x5d2d2a86b980;  alias, 1 drivers
S_0x5d2d2a2003f0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a248a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a86b5e0 .functor OR 1, L_0x5d2d2a86af00, L_0x5d2d2a86bfa0, C4<0>, C4<0>;
L_0x5d2d2a86b670 .functor NOT 1, L_0x5d2d2a86b5e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a205ba0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a86b5e0;  1 drivers
v0x5d2d2a205ca0_0 .net "a", 0 0, L_0x5d2d2a86af00;  alias, 1 drivers
v0x5d2d2a20b350_0 .net "b", 0 0, L_0x5d2d2a86bfa0;  alias, 1 drivers
v0x5d2d2a20b3f0_0 .net "out", 0 0, L_0x5d2d2a86b670;  alias, 1 drivers
S_0x5d2d2a210b00 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a248a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a86b700 .functor NOT 1, L_0x5d2d2a86b670, C4<0>, C4<0>, C4<0>;
v0x5d2d2a2162b0_0 .net "a", 0 0, L_0x5d2d2a86b670;  alias, 1 drivers
v0x5d2d2a216370_0 .net "out", 0 0, L_0x5d2d2a86b700;  alias, 1 drivers
S_0x5d2d2a1d3460 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a23db20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a86b190 .functor AND 1, L_0x5d2d2a86af00, L_0x5d2d2a86bfa0, C4<1>, C4<1>;
L_0x5d2d2a86b2d0 .functor NOT 1, L_0x5d2d2a86b190, C4<0>, C4<0>, C4<0>;
v0x5d2d2a1cdd50_0 .net *"_ivl_0", 0 0, L_0x5d2d2a86b190;  1 drivers
v0x5d2d2a1d8c10_0 .net "a", 0 0, L_0x5d2d2a86af00;  alias, 1 drivers
v0x5d2d2a1d8d20_0 .net "b", 0 0, L_0x5d2d2a86bfa0;  alias, 1 drivers
v0x5d2d2a1de3c0_0 .net "out", 0 0, L_0x5d2d2a86b2d0;  alias, 1 drivers
S_0x5d2d2a1e3b70 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a23db20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a86bac0 .functor AND 1, L_0x5d2d2a86ba10, L_0x5d2d2a86b980, C4<1>, C4<1>;
L_0x5d2d2a86bc00 .functor NOT 1, L_0x5d2d2a86bac0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a1de4c0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a86bac0;  1 drivers
v0x5d2d2a1e9320_0 .net "a", 0 0, L_0x5d2d2a86ba10;  alias, 1 drivers
v0x5d2d2a1e93e0_0 .net "b", 0 0, L_0x5d2d2a86b980;  alias, 1 drivers
v0x5d2d2a0e95f0_0 .net "out", 0 0, L_0x5d2d2a86bc00;  alias, 1 drivers
S_0x5d2d2a0eeda0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a23db20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a86bc90 .functor AND 1, L_0x5d2d2a86c100, L_0x5d2d2a86b980, C4<1>, C4<1>;
L_0x5d2d2a86bdd0 .functor NOT 1, L_0x5d2d2a86bc90, C4<0>, C4<0>, C4<0>;
v0x5d2d2a0e9710_0 .net *"_ivl_0", 0 0, L_0x5d2d2a86bc90;  1 drivers
v0x5d2d2a0f4550_0 .net "a", 0 0, L_0x5d2d2a86c100;  alias, 1 drivers
v0x5d2d2a0f4630_0 .net "b", 0 0, L_0x5d2d2a86b980;  alias, 1 drivers
v0x5d2d2a0f9d00_0 .net "out", 0 0, L_0x5d2d2a86bdd0;  alias, 1 drivers
S_0x5d2d2a0ff4b0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a23db20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a86b360 .functor NOT 1, L_0x5d2d2a86b2d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a0f9e20_0 .net "a", 0 0, L_0x5d2d2a86b2d0;  alias, 1 drivers
v0x5d2d2a104c60_0 .net "out", 0 0, L_0x5d2d2a86b360;  alias, 1 drivers
S_0x5d2d2a10a410 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a23db20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a86b4a0 .functor NOT 1, L_0x5d2d2a86b0e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a104d80_0 .net "a", 0 0, L_0x5d2d2a86b0e0;  alias, 1 drivers
v0x5d2d2a0b0b70_0 .net "out", 0 0, L_0x5d2d2a86b4a0;  alias, 1 drivers
S_0x5d2d2a0b6320 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a23db20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a86ba10 .functor NOT 1, L_0x5d2d2a86c100, C4<0>, C4<0>, C4<0>;
v0x5d2d2a0bbad0_0 .net "a", 0 0, L_0x5d2d2a86c100;  alias, 1 drivers
v0x5d2d2a0bbb90_0 .net "out", 0 0, L_0x5d2d2a86ba10;  alias, 1 drivers
S_0x5d2d2a0c1280 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a23db20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a86be60 .functor NOT 1, L_0x5d2d2a86bdd0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a0c6a30_0 .net "a", 0 0, L_0x5d2d2a86bdd0;  alias, 1 drivers
v0x5d2d2a0c6af0_0 .net "out", 0 0, L_0x5d2d2a86be60;  alias, 1 drivers
S_0x5d2d2a08d830 .scope generate, "rcpa2Loop[3]" "rcpa2Loop[3]" 4 16, 4 16 0, S_0x5d2d29d63dd0;
 .timescale -9 -12;
P_0x5d2d29e133a0 .param/l "i" 0 4 16, +C4<011>;
S_0x5d2d2a092fe0 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a08d830;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d29f66460_0 .net "Y", 0 0, L_0x5d2d2a86a7a0;  1 drivers
v0x5d2d29f66500_0 .net "a", 0 0, L_0x5d2d2a86adc0;  1 drivers
v0x5d2d29f6bc10_0 .net "b", 0 0, L_0x5d2d2a86ae60;  1 drivers
v0x5d2d29f6bcb0_0 .net "cIn", 0 0, L_0x5d2d2a86afa0;  1 drivers
v0x5d2d29f713c0_0 .net "cOut", 0 0, L_0x5d2d2a86ac80;  1 drivers
v0x5d2d29f714b0_0 .net "fIn", 0 0, L_0x5d2d2a86b040;  1 drivers
v0x5d2d29f76b70_0 .net "fOut", 0 0, L_0x5d2d2a86a180;  1 drivers
v0x5d2d29f76c10_0 .net "notCIn", 0 0, L_0x5d2d2a86a2c0;  1 drivers
v0x5d2d29f7c320_0 .net "notCOut", 0 0, L_0x5d2d2a86abf0;  1 drivers
v0x5d2d29f7c3c0_0 .net "notFIn", 0 0, L_0x5d2d2a86a830;  1 drivers
v0x5d2d2a190d90_0 .net "notFOut", 0 0, L_0x5d2d2a86a0f0;  1 drivers
v0x5d2d2a190e80_0 .net "s", 0 0, L_0x5d2d2a86aa20;  1 drivers
S_0x5d2d2a03eef0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a092fe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a010c50_0 .net "a", 0 0, L_0x5d2d2a86adc0;  alias, 1 drivers
v0x5d2d2a010d10_0 .net "b", 0 0, L_0x5d2d2a86ae60;  alias, 1 drivers
v0x5d2d2a016400_0 .net "c", 0 0, L_0x5d2d2a86a2c0;  alias, 1 drivers
v0x5d2d2a0164a0_0 .net "node1", 0 0, L_0x5d2d2a86a490;  1 drivers
v0x5d2d2a01bbb0_0 .net "node2", 0 0, L_0x5d2d2a86a520;  1 drivers
v0x5d2d2a021360_0 .net "out", 0 0, L_0x5d2d2a86a7a0;  alias, 1 drivers
S_0x5d2d2a0446a0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a03eef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a86a660 .functor AND 1, L_0x5d2d2a86a520, L_0x5d2d2a86a2c0, C4<1>, C4<1>;
L_0x5d2d2a86a7a0 .functor NOT 1, L_0x5d2d2a86a660, C4<0>, C4<0>, C4<0>;
v0x5d2d2a098840_0 .net *"_ivl_0", 0 0, L_0x5d2d2a86a660;  1 drivers
v0x5d2d2a049e50_0 .net "a", 0 0, L_0x5d2d2a86a520;  alias, 1 drivers
v0x5d2d2a049f10_0 .net "b", 0 0, L_0x5d2d2a86a2c0;  alias, 1 drivers
v0x5d2d2a04f600_0 .net "out", 0 0, L_0x5d2d2a86a7a0;  alias, 1 drivers
S_0x5d2d2a054db0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a03eef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a86a400 .functor OR 1, L_0x5d2d2a86adc0, L_0x5d2d2a86ae60, C4<0>, C4<0>;
L_0x5d2d2a86a490 .functor NOT 1, L_0x5d2d2a86a400, C4<0>, C4<0>, C4<0>;
v0x5d2d2a05a560_0 .net *"_ivl_0", 0 0, L_0x5d2d2a86a400;  1 drivers
v0x5d2d2a05a660_0 .net "a", 0 0, L_0x5d2d2a86adc0;  alias, 1 drivers
v0x5d2d2a05fd10_0 .net "b", 0 0, L_0x5d2d2a86ae60;  alias, 1 drivers
v0x5d2d2a05fdb0_0 .net "out", 0 0, L_0x5d2d2a86a490;  alias, 1 drivers
S_0x5d2d2a005cf0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a03eef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a86a520 .functor NOT 1, L_0x5d2d2a86a490, C4<0>, C4<0>, C4<0>;
v0x5d2d2a00b4a0_0 .net "a", 0 0, L_0x5d2d2a86a490;  alias, 1 drivers
v0x5d2d2a00b560_0 .net "out", 0 0, L_0x5d2d2a86a520;  alias, 1 drivers
S_0x5d2d2a026b10 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a092fe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a868b30 .functor AND 1, L_0x5d2d2a86adc0, L_0x5d2d2a86ae60, C4<1>, C4<1>;
L_0x5d2d2a86a0f0 .functor NOT 1, L_0x5d2d2a868b30, C4<0>, C4<0>, C4<0>;
v0x5d2d2a021400_0 .net *"_ivl_0", 0 0, L_0x5d2d2a868b30;  1 drivers
v0x5d2d29fcd270_0 .net "a", 0 0, L_0x5d2d2a86adc0;  alias, 1 drivers
v0x5d2d29fcd380_0 .net "b", 0 0, L_0x5d2d2a86ae60;  alias, 1 drivers
v0x5d2d29fd2a20_0 .net "out", 0 0, L_0x5d2d2a86a0f0;  alias, 1 drivers
S_0x5d2d29fd81d0 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a092fe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a86a8e0 .functor AND 1, L_0x5d2d2a86a830, L_0x5d2d2a86a7a0, C4<1>, C4<1>;
L_0x5d2d2a86aa20 .functor NOT 1, L_0x5d2d2a86a8e0, C4<0>, C4<0>, C4<0>;
v0x5d2d29fd2b20_0 .net *"_ivl_0", 0 0, L_0x5d2d2a86a8e0;  1 drivers
v0x5d2d29fdd980_0 .net "a", 0 0, L_0x5d2d2a86a830;  alias, 1 drivers
v0x5d2d29fdda40_0 .net "b", 0 0, L_0x5d2d2a86a7a0;  alias, 1 drivers
v0x5d2d29fe3130_0 .net "out", 0 0, L_0x5d2d2a86aa20;  alias, 1 drivers
S_0x5d2d29fe88e0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a092fe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a86aab0 .functor AND 1, L_0x5d2d2a86b040, L_0x5d2d2a86a7a0, C4<1>, C4<1>;
L_0x5d2d2a86abf0 .functor NOT 1, L_0x5d2d2a86aab0, C4<0>, C4<0>, C4<0>;
v0x5d2d29fe3250_0 .net *"_ivl_0", 0 0, L_0x5d2d2a86aab0;  1 drivers
v0x5d2d29fee090_0 .net "a", 0 0, L_0x5d2d2a86b040;  alias, 1 drivers
v0x5d2d29fee170_0 .net "b", 0 0, L_0x5d2d2a86a7a0;  alias, 1 drivers
v0x5d2d29f93f80_0 .net "out", 0 0, L_0x5d2d2a86abf0;  alias, 1 drivers
S_0x5d2d29f99730 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a092fe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a86a180 .functor NOT 1, L_0x5d2d2a86a0f0, C4<0>, C4<0>, C4<0>;
v0x5d2d29f940a0_0 .net "a", 0 0, L_0x5d2d2a86a0f0;  alias, 1 drivers
v0x5d2d29f9eee0_0 .net "out", 0 0, L_0x5d2d2a86a180;  alias, 1 drivers
S_0x5d2d29fa4690 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a092fe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a86a2c0 .functor NOT 1, L_0x5d2d2a86afa0, C4<0>, C4<0>, C4<0>;
v0x5d2d29f9f000_0 .net "a", 0 0, L_0x5d2d2a86afa0;  alias, 1 drivers
v0x5d2d29fa9e40_0 .net "out", 0 0, L_0x5d2d2a86a2c0;  alias, 1 drivers
S_0x5d2d29faf5f0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a092fe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a86a830 .functor NOT 1, L_0x5d2d2a86b040, C4<0>, C4<0>, C4<0>;
v0x5d2d29fb4da0_0 .net "a", 0 0, L_0x5d2d2a86b040;  alias, 1 drivers
v0x5d2d29fb4e60_0 .net "out", 0 0, L_0x5d2d2a86a830;  alias, 1 drivers
S_0x5d2d29f5b500 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a092fe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a86ac80 .functor NOT 1, L_0x5d2d2a86abf0, C4<0>, C4<0>, C4<0>;
v0x5d2d29f60cb0_0 .net "a", 0 0, L_0x5d2d2a86abf0;  alias, 1 drivers
v0x5d2d29f60d70_0 .net "out", 0 0, L_0x5d2d2a86ac80;  alias, 1 drivers
S_0x5d2d2a196540 .scope generate, "rcpa2Loop[4]" "rcpa2Loop[4]" 4 16, 4 16 0, S_0x5d2d29d63dd0;
 .timescale -9 -12;
P_0x5d2d29e6f3a0 .param/l "i" 0 4 16, +C4<0100>;
S_0x5d2d2a19bcf0 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a196540;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d29f0b8e0_0 .net "Y", 0 0, L_0x5d2d2a869420;  1 drivers
v0x5d2d29f0b980_0 .net "a", 0 0, L_0x5d2d2a869a40;  1 drivers
v0x5d2d29eb24d0_0 .net "b", 0 0, L_0x5d2d2a869b70;  1 drivers
v0x5d2d29eb2570_0 .net "cIn", 0 0, L_0x5d2d2a869ca0;  1 drivers
v0x5d2d29eb7c80_0 .net "cOut", 0 0, L_0x5d2d2a869900;  1 drivers
v0x5d2d29eb7d70_0 .net "fIn", 0 0, L_0x5d2d2a869dd0;  1 drivers
v0x5d2d29ebd430_0 .net "fOut", 0 0, L_0x5d2d2a868e00;  1 drivers
v0x5d2d29ebd4d0_0 .net "notCIn", 0 0, L_0x5d2d2a868f40;  1 drivers
v0x5d2d29ec2be0_0 .net "notCOut", 0 0, L_0x5d2d2a869870;  1 drivers
v0x5d2d29ec2c80_0 .net "notFIn", 0 0, L_0x5d2d2a8694b0;  1 drivers
v0x5d2d29ec8390_0 .net "notFOut", 0 0, L_0x5d2d2a868d70;  1 drivers
v0x5d2d29ec8480_0 .net "s", 0 0, L_0x5d2d2a8696a0;  1 drivers
S_0x5d2d2a1a6c50 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a19bcf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a179cc0_0 .net "a", 0 0, L_0x5d2d2a869a40;  alias, 1 drivers
v0x5d2d2a179d80_0 .net "b", 0 0, L_0x5d2d2a869b70;  alias, 1 drivers
v0x5d2d2a121730_0 .net "c", 0 0, L_0x5d2d2a868f40;  alias, 1 drivers
v0x5d2d2a1217d0_0 .net "node1", 0 0, L_0x5d2d2a869110;  1 drivers
v0x5d2d2a126ee0_0 .net "node2", 0 0, L_0x5d2d2a8691a0;  1 drivers
v0x5d2d2a12c690_0 .net "out", 0 0, L_0x5d2d2a869420;  alias, 1 drivers
S_0x5d2d2a1ac400 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a1a6c50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8692e0 .functor AND 1, L_0x5d2d2a8691a0, L_0x5d2d2a868f40, C4<1>, C4<1>;
L_0x5d2d2a869420 .functor NOT 1, L_0x5d2d2a8692e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a1a1550_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8692e0;  1 drivers
v0x5d2d2a1b1bb0_0 .net "a", 0 0, L_0x5d2d2a8691a0;  alias, 1 drivers
v0x5d2d2a1b1c70_0 .net "b", 0 0, L_0x5d2d2a868f40;  alias, 1 drivers
v0x5d2d2a158ea0_0 .net "out", 0 0, L_0x5d2d2a869420;  alias, 1 drivers
S_0x5d2d2a15e650 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a1a6c50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a869080 .functor OR 1, L_0x5d2d2a869a40, L_0x5d2d2a869b70, C4<0>, C4<0>;
L_0x5d2d2a869110 .functor NOT 1, L_0x5d2d2a869080, C4<0>, C4<0>, C4<0>;
v0x5d2d2a163e00_0 .net *"_ivl_0", 0 0, L_0x5d2d2a869080;  1 drivers
v0x5d2d2a163f00_0 .net "a", 0 0, L_0x5d2d2a869a40;  alias, 1 drivers
v0x5d2d2a1695b0_0 .net "b", 0 0, L_0x5d2d2a869b70;  alias, 1 drivers
v0x5d2d2a169650_0 .net "out", 0 0, L_0x5d2d2a869110;  alias, 1 drivers
S_0x5d2d2a16ed60 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a1a6c50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8691a0 .functor NOT 1, L_0x5d2d2a869110, C4<0>, C4<0>, C4<0>;
v0x5d2d2a174510_0 .net "a", 0 0, L_0x5d2d2a869110;  alias, 1 drivers
v0x5d2d2a1745d0_0 .net "out", 0 0, L_0x5d2d2a8691a0;  alias, 1 drivers
S_0x5d2d2a131e40 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a19bcf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a868ba0 .functor AND 1, L_0x5d2d2a869a40, L_0x5d2d2a869b70, C4<1>, C4<1>;
L_0x5d2d2a868d70 .functor NOT 1, L_0x5d2d2a868ba0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a12c730_0 .net *"_ivl_0", 0 0, L_0x5d2d2a868ba0;  1 drivers
v0x5d2d2a1375f0_0 .net "a", 0 0, L_0x5d2d2a869a40;  alias, 1 drivers
v0x5d2d2a137700_0 .net "b", 0 0, L_0x5d2d2a869b70;  alias, 1 drivers
v0x5d2d2a13cda0_0 .net "out", 0 0, L_0x5d2d2a868d70;  alias, 1 drivers
S_0x5d2d2a142550 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a19bcf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a869560 .functor AND 1, L_0x5d2d2a8694b0, L_0x5d2d2a869420, C4<1>, C4<1>;
L_0x5d2d2a8696a0 .functor NOT 1, L_0x5d2d2a869560, C4<0>, C4<0>, C4<0>;
v0x5d2d2a13cea0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a869560;  1 drivers
v0x5d2d29f222a0_0 .net "a", 0 0, L_0x5d2d2a8694b0;  alias, 1 drivers
v0x5d2d29f22360_0 .net "b", 0 0, L_0x5d2d2a869420;  alias, 1 drivers
v0x5d2d29f27a50_0 .net "out", 0 0, L_0x5d2d2a8696a0;  alias, 1 drivers
S_0x5d2d29f2d200 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a19bcf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a869730 .functor AND 1, L_0x5d2d2a869dd0, L_0x5d2d2a869420, C4<1>, C4<1>;
L_0x5d2d2a869870 .functor NOT 1, L_0x5d2d2a869730, C4<0>, C4<0>, C4<0>;
v0x5d2d29f27b70_0 .net *"_ivl_0", 0 0, L_0x5d2d2a869730;  1 drivers
v0x5d2d29f329b0_0 .net "a", 0 0, L_0x5d2d2a869dd0;  alias, 1 drivers
v0x5d2d29f32a90_0 .net "b", 0 0, L_0x5d2d2a869420;  alias, 1 drivers
v0x5d2d29f38160_0 .net "out", 0 0, L_0x5d2d2a869870;  alias, 1 drivers
S_0x5d2d29f3d910 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a19bcf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a868e00 .functor NOT 1, L_0x5d2d2a868d70, C4<0>, C4<0>, C4<0>;
v0x5d2d29f38280_0 .net "a", 0 0, L_0x5d2d2a868d70;  alias, 1 drivers
v0x5d2d29f430c0_0 .net "out", 0 0, L_0x5d2d2a868e00;  alias, 1 drivers
S_0x5d2d29eeaac0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a19bcf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a868f40 .functor NOT 1, L_0x5d2d2a869ca0, C4<0>, C4<0>, C4<0>;
v0x5d2d29f431e0_0 .net "a", 0 0, L_0x5d2d2a869ca0;  alias, 1 drivers
v0x5d2d29ef0270_0 .net "out", 0 0, L_0x5d2d2a868f40;  alias, 1 drivers
S_0x5d2d29ef5a20 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a19bcf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8694b0 .functor NOT 1, L_0x5d2d2a869dd0, C4<0>, C4<0>, C4<0>;
v0x5d2d29efb1d0_0 .net "a", 0 0, L_0x5d2d2a869dd0;  alias, 1 drivers
v0x5d2d29efb290_0 .net "out", 0 0, L_0x5d2d2a8694b0;  alias, 1 drivers
S_0x5d2d29f00980 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a19bcf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a869900 .functor NOT 1, L_0x5d2d2a869870, C4<0>, C4<0>, C4<0>;
v0x5d2d29f06130_0 .net "a", 0 0, L_0x5d2d2a869870;  alias, 1 drivers
v0x5d2d29f061f0_0 .net "out", 0 0, L_0x5d2d2a869900;  alias, 1 drivers
S_0x5d2d29ecdb40 .scope generate, "rcpa2Loop[5]" "rcpa2Loop[5]" 4 16, 4 16 0, S_0x5d2d29d63dd0;
 .timescale -9 -12;
P_0x5d2d29eba8f0 .param/l "i" 0 4 16, +C4<0101>;
S_0x5d2d29ed32f0 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d29ecdb40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d29daa590_0 .net "Y", 0 0, L_0x5d2d2a8681f0;  1 drivers
v0x5d2d29daa630_0 .net "a", 0 0, L_0x5d2d2a8688b0;  1 drivers
v0x5d2d29dafd40_0 .net "b", 0 0, L_0x5d2d2a868950;  1 drivers
v0x5d2d29dafde0_0 .net "cIn", 0 0, L_0x5d2d2a8689f0;  1 drivers
v0x5d2d29db54f0_0 .net "cOut", 0 0, L_0x5d2d2a868720;  1 drivers
v0x5d2d29db55e0_0 .net "fIn", 0 0, L_0x5d2d2a868a90;  1 drivers
v0x5d2d29dbaca0_0 .net "fOut", 0 0, L_0x5d2d2a867bd0;  1 drivers
v0x5d2d29dbad40_0 .net "notCIn", 0 0, L_0x5d2d2a867d10;  1 drivers
v0x5d2d29d61730_0 .net "notCOut", 0 0, L_0x5d2d2a868640;  1 drivers
v0x5d2d29d617d0_0 .net "notFIn", 0 0, L_0x5d2d2a868280;  1 drivers
v0x5d2d29d66ee0_0 .net "notFOut", 0 0, L_0x5d2d2a867b40;  1 drivers
v0x5d2d29d66fd0_0 .net "s", 0 0, L_0x5d2d2a868470;  1 drivers
S_0x5d2d29e7fe60 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d29ed32f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d29e527d0_0 .net "a", 0 0, L_0x5d2d2a8688b0;  alias, 1 drivers
v0x5d2d29e52890_0 .net "b", 0 0, L_0x5d2d2a868950;  alias, 1 drivers
v0x5d2d29e57f80_0 .net "c", 0 0, L_0x5d2d2a867d10;  alias, 1 drivers
v0x5d2d29e58020_0 .net "node1", 0 0, L_0x5d2d2a867ee0;  1 drivers
v0x5d2d29e5d730_0 .net "node2", 0 0, L_0x5d2d2a867f70;  1 drivers
v0x5d2d29e62ee0_0 .net "out", 0 0, L_0x5d2d2a8681f0;  alias, 1 drivers
S_0x5d2d29e85610 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d29e7fe60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8680b0 .functor AND 1, L_0x5d2d2a867f70, L_0x5d2d2a867d10, C4<1>, C4<1>;
L_0x5d2d2a8681f0 .functor NOT 1, L_0x5d2d2a8680b0, C4<0>, C4<0>, C4<0>;
v0x5d2d29e7a760_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8680b0;  1 drivers
v0x5d2d29e8adc0_0 .net "a", 0 0, L_0x5d2d2a867f70;  alias, 1 drivers
v0x5d2d29e8ae80_0 .net "b", 0 0, L_0x5d2d2a867d10;  alias, 1 drivers
v0x5d2d29e90570_0 .net "out", 0 0, L_0x5d2d2a8681f0;  alias, 1 drivers
S_0x5d2d29e95d20 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d29e7fe60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a867e50 .functor OR 1, L_0x5d2d2a8688b0, L_0x5d2d2a868950, C4<0>, C4<0>;
L_0x5d2d2a867ee0 .functor NOT 1, L_0x5d2d2a867e50, C4<0>, C4<0>, C4<0>;
v0x5d2d29e9b4d0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a867e50;  1 drivers
v0x5d2d29e9b5d0_0 .net "a", 0 0, L_0x5d2d2a8688b0;  alias, 1 drivers
v0x5d2d29e420c0_0 .net "b", 0 0, L_0x5d2d2a868950;  alias, 1 drivers
v0x5d2d29e42160_0 .net "out", 0 0, L_0x5d2d2a867ee0;  alias, 1 drivers
S_0x5d2d29e47870 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d29e7fe60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a867f70 .functor NOT 1, L_0x5d2d2a867ee0, C4<0>, C4<0>, C4<0>;
v0x5d2d29e4d020_0 .net "a", 0 0, L_0x5d2d2a867ee0;  alias, 1 drivers
v0x5d2d29e4d0e0_0 .net "out", 0 0, L_0x5d2d2a867f70;  alias, 1 drivers
S_0x5d2d29e0a2a0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d29ed32f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a867970 .functor AND 1, L_0x5d2d2a8688b0, L_0x5d2d2a868950, C4<1>, C4<1>;
L_0x5d2d2a867b40 .functor NOT 1, L_0x5d2d2a867970, C4<0>, C4<0>, C4<0>;
v0x5d2d29e62f80_0 .net *"_ivl_0", 0 0, L_0x5d2d2a867970;  1 drivers
v0x5d2d29e0fa50_0 .net "a", 0 0, L_0x5d2d2a8688b0;  alias, 1 drivers
v0x5d2d29e0fb60_0 .net "b", 0 0, L_0x5d2d2a868950;  alias, 1 drivers
v0x5d2d29e15200_0 .net "out", 0 0, L_0x5d2d2a867b40;  alias, 1 drivers
S_0x5d2d29e1a9b0 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d29ed32f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a868330 .functor AND 1, L_0x5d2d2a868280, L_0x5d2d2a8681f0, C4<1>, C4<1>;
L_0x5d2d2a868470 .functor NOT 1, L_0x5d2d2a868330, C4<0>, C4<0>, C4<0>;
v0x5d2d29e15300_0 .net *"_ivl_0", 0 0, L_0x5d2d2a868330;  1 drivers
v0x5d2d29e20160_0 .net "a", 0 0, L_0x5d2d2a868280;  alias, 1 drivers
v0x5d2d29e20220_0 .net "b", 0 0, L_0x5d2d2a8681f0;  alias, 1 drivers
v0x5d2d29e25910_0 .net "out", 0 0, L_0x5d2d2a868470;  alias, 1 drivers
S_0x5d2d29e2b0c0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d29ed32f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a868500 .functor AND 1, L_0x5d2d2a868a90, L_0x5d2d2a8681f0, C4<1>, C4<1>;
L_0x5d2d2a868640 .functor NOT 1, L_0x5d2d2a868500, C4<0>, C4<0>, C4<0>;
v0x5d2d29e25a30_0 .net *"_ivl_0", 0 0, L_0x5d2d2a868500;  1 drivers
v0x5d2d29dd1cb0_0 .net "a", 0 0, L_0x5d2d2a868a90;  alias, 1 drivers
v0x5d2d29dd1d90_0 .net "b", 0 0, L_0x5d2d2a8681f0;  alias, 1 drivers
v0x5d2d29dd7460_0 .net "out", 0 0, L_0x5d2d2a868640;  alias, 1 drivers
S_0x5d2d29ddcc10 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d29ed32f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a867bd0 .functor NOT 1, L_0x5d2d2a867b40, C4<0>, C4<0>, C4<0>;
v0x5d2d29dd7580_0 .net "a", 0 0, L_0x5d2d2a867b40;  alias, 1 drivers
v0x5d2d29de23c0_0 .net "out", 0 0, L_0x5d2d2a867bd0;  alias, 1 drivers
S_0x5d2d29de7b70 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d29ed32f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a867d10 .functor NOT 1, L_0x5d2d2a8689f0, C4<0>, C4<0>, C4<0>;
v0x5d2d29de24e0_0 .net "a", 0 0, L_0x5d2d2a8689f0;  alias, 1 drivers
v0x5d2d29ded320_0 .net "out", 0 0, L_0x5d2d2a867d10;  alias, 1 drivers
S_0x5d2d29df2ad0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d29ed32f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a868280 .functor NOT 1, L_0x5d2d2a868a90, C4<0>, C4<0>, C4<0>;
v0x5d2d29d99e80_0 .net "a", 0 0, L_0x5d2d2a868a90;  alias, 1 drivers
v0x5d2d29d99f40_0 .net "out", 0 0, L_0x5d2d2a868280;  alias, 1 drivers
S_0x5d2d29d9f630 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d29ed32f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a868720 .functor NOT 1, L_0x5d2d2a868640, C4<0>, C4<0>, C4<0>;
v0x5d2d29da4de0_0 .net "a", 0 0, L_0x5d2d2a868640;  alias, 1 drivers
v0x5d2d29da4ea0_0 .net "out", 0 0, L_0x5d2d2a868720;  alias, 1 drivers
S_0x5d2d29d6c690 .scope generate, "rcpa2Loop[6]" "rcpa2Loop[6]" 4 16, 4 16 0, S_0x5d2d29d63dd0;
 .timescale -9 -12;
P_0x5d2d29ee8c60 .param/l "i" 0 4 16, +C4<0110>;
S_0x5d2d29d71e40 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d29d6c690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d29f1d190_0 .net "Y", 0 0, L_0x5d2d2a867010;  1 drivers
v0x5d2d29f1d230_0 .net "a", 0 0, L_0x5d2d2a8675b0;  1 drivers
v0x5d2d29ee59b0_0 .net "b", 0 0, L_0x5d2d2a867650;  1 drivers
v0x5d2d29ee5a50_0 .net "cIn", 0 0, L_0x5d2d2a867740;  1 drivers
v0x5d2d29ead3c0_0 .net "cOut", 0 0, L_0x5d2d2a867470;  1 drivers
v0x5d2d29ead460_0 .net "fIn", 0 0, L_0x5d2d2a867830;  1 drivers
v0x5d2d29e755a0_0 .net "fOut", 0 0, L_0x5d2d2a866b30;  1 drivers
v0x5d2d29e75640_0 .net "notCIn", 0 0, L_0x5d2d2a866c30;  1 drivers
v0x5d2d29e3cfb0_0 .net "notCOut", 0 0, L_0x5d2d2a8673e0;  1 drivers
v0x5d2d29e3d050_0 .net "notFIn", 0 0, L_0x5d2d2a867080;  1 drivers
v0x5d2d29e05190_0 .net "notFOut", 0 0, L_0x5d2d2a866ac0;  1 drivers
v0x5d2d29e05280_0 .net "s", 0 0, L_0x5d2d2a867210;  1 drivers
S_0x5d2d29d7cda0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d29d71e40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a3c2d60_0 .net "a", 0 0, L_0x5d2d2a8675b0;  alias, 1 drivers
v0x5d2d2a3c2e20_0 .net "b", 0 0, L_0x5d2d2a867650;  alias, 1 drivers
v0x5d2d2a386680_0 .net "c", 0 0, L_0x5d2d2a866c30;  alias, 1 drivers
v0x5d2d2a386720_0 .net "node1", 0 0, L_0x5d2d2a866da0;  1 drivers
v0x5d2d2a34c550_0 .net "node2", 0 0, L_0x5d2d2a866e10;  1 drivers
v0x5d2d2a314440_0 .net "out", 0 0, L_0x5d2d2a867010;  alias, 1 drivers
S_0x5d2d29d82550 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d29d7cda0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a866f10 .functor AND 1, L_0x5d2d2a866e10, L_0x5d2d2a866c30, C4<1>, C4<1>;
L_0x5d2d2a867010 .functor NOT 1, L_0x5d2d2a866f10, C4<0>, C4<0>, C4<0>;
v0x5d2d29d776a0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a866f10;  1 drivers
v0x5d2d2a276650_0 .net "a", 0 0, L_0x5d2d2a866e10;  alias, 1 drivers
v0x5d2d2a276710_0 .net "b", 0 0, L_0x5d2d2a866c30;  alias, 1 drivers
v0x5d2d2a23e6d0_0 .net "out", 0 0, L_0x5d2d2a867010;  alias, 1 drivers
S_0x5d2d2a206750 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d29d7cda0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a866d30 .functor OR 1, L_0x5d2d2a8675b0, L_0x5d2d2a867650, C4<0>, C4<0>;
L_0x5d2d2a866da0 .functor NOT 1, L_0x5d2d2a866d30, C4<0>, C4<0>, C4<0>;
v0x5d2d2a1ce860_0 .net *"_ivl_0", 0 0, L_0x5d2d2a866d30;  1 drivers
v0x5d2d2a1ce960_0 .net "a", 0 0, L_0x5d2d2a8675b0;  alias, 1 drivers
v0x5d2d2a1970f0_0 .net "b", 0 0, L_0x5d2d2a867650;  alias, 1 drivers
v0x5d2d2a197190_0 .net "out", 0 0, L_0x5d2d2a866da0;  alias, 1 drivers
S_0x5d2d2a15f200 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d29d7cda0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a866e10 .functor NOT 1, L_0x5d2d2a866da0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a127a90_0 .net "a", 0 0, L_0x5d2d2a866da0;  alias, 1 drivers
v0x5d2d2a127b50_0 .net "out", 0 0, L_0x5d2d2a866e10;  alias, 1 drivers
S_0x5d2d2a2db9c0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d29d71e40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a866930 .functor AND 1, L_0x5d2d2a8675b0, L_0x5d2d2a867650, C4<1>, C4<1>;
L_0x5d2d2a866ac0 .functor NOT 1, L_0x5d2d2a866930, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3144e0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a866930;  1 drivers
v0x5d2d2a2a2950_0 .net "a", 0 0, L_0x5d2d2a8675b0;  alias, 1 drivers
v0x5d2d2a2a2a60_0 .net "b", 0 0, L_0x5d2d2a867650;  alias, 1 drivers
v0x5d2d2a26b1e0_0 .net "out", 0 0, L_0x5d2d2a866ac0;  alias, 1 drivers
S_0x5d2d2a233260 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d29d71e40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8670f0 .functor AND 1, L_0x5d2d2a867080, L_0x5d2d2a867010, C4<1>, C4<1>;
L_0x5d2d2a867210 .functor NOT 1, L_0x5d2d2a8670f0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a26b2c0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8670f0;  1 drivers
v0x5d2d2a1fb2e0_0 .net "a", 0 0, L_0x5d2d2a867080;  alias, 1 drivers
v0x5d2d2a1fb3a0_0 .net "b", 0 0, L_0x5d2d2a867010;  alias, 1 drivers
v0x5d2d2a1c33f0_0 .net "out", 0 0, L_0x5d2d2a867210;  alias, 1 drivers
S_0x5d2d2a0e44e0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d29d71e40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8672a0 .functor AND 1, L_0x5d2d2a867830, L_0x5d2d2a867010, C4<1>, C4<1>;
L_0x5d2d2a8673e0 .functor NOT 1, L_0x5d2d2a8672a0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a1c34f0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8672a0;  1 drivers
v0x5d2d2a0aba60_0 .net "a", 0 0, L_0x5d2d2a867830;  alias, 1 drivers
v0x5d2d2a0abb40_0 .net "b", 0 0, L_0x5d2d2a867010;  alias, 1 drivers
v0x5d2d2a072860_0 .net "out", 0 0, L_0x5d2d2a8673e0;  alias, 1 drivers
S_0x5d2d2a039de0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d29d71e40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a866b30 .functor NOT 1, L_0x5d2d2a866ac0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a072980_0 .net "a", 0 0, L_0x5d2d2a866ac0;  alias, 1 drivers
v0x5d2d2a000be0_0 .net "out", 0 0, L_0x5d2d2a866b30;  alias, 1 drivers
S_0x5d2d29fc8160 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d29d71e40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a866c30 .functor NOT 1, L_0x5d2d2a867740, C4<0>, C4<0>, C4<0>;
v0x5d2d2a000d00_0 .net "a", 0 0, L_0x5d2d2a867740;  alias, 1 drivers
v0x5d2d29f8ee70_0 .net "out", 0 0, L_0x5d2d2a866c30;  alias, 1 drivers
S_0x5d2d29f563f0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d29d71e40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a867080 .functor NOT 1, L_0x5d2d2a867830, C4<0>, C4<0>, C4<0>;
v0x5d2d2a18bc80_0 .net "a", 0 0, L_0x5d2d2a867830;  alias, 1 drivers
v0x5d2d2a18bd40_0 .net "out", 0 0, L_0x5d2d2a867080;  alias, 1 drivers
S_0x5d2d2a153d90 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d29d71e40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a867470 .functor NOT 1, L_0x5d2d2a8673e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a11c620_0 .net "a", 0 0, L_0x5d2d2a8673e0;  alias, 1 drivers
v0x5d2d2a11c6e0_0 .net "out", 0 0, L_0x5d2d2a867470;  alias, 1 drivers
S_0x5d2d29dccba0 .scope generate, "rcpa2Loop[7]" "rcpa2Loop[7]" 4 16, 4 16 0, S_0x5d2d29d63dd0;
 .timescale -9 -12;
P_0x5d2d29f4ec10 .param/l "i" 0 4 16, +C4<0111>;
S_0x5d2d29d94d70 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d29dccba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a25bcb0_0 .net "Y", 0 0, L_0x5d2d2a8661a0;  1 drivers
v0x5d2d2a25bd50_0 .net "a", 0 0, L_0x5d2d2a8666b0;  1 drivers
v0x5d2d2a223d30_0 .net "b", 0 0, L_0x5d2d2a866750;  1 drivers
v0x5d2d2a223dd0_0 .net "cIn", 0 0, L_0x5d2d2a8667f0;  1 drivers
v0x5d2d2a223e70_0 .net "cOut", 0 0, L_0x5d2d2a866560;  1 drivers
v0x5d2d2a1ebdb0_0 .net "fIn", 0 0, L_0x5d2d2a866890;  1 drivers
v0x5d2d2a1ebea0_0 .net "fOut", 0 0, L_0x5d2d2a865d50;  1 drivers
v0x5d2d2a0ffd70_0 .net "notCIn", 0 0, L_0x5d2d2a865dc0;  1 drivers
v0x5d2d2a0ffe10_0 .net "notCOut", 0 0, L_0x5d2d2a8664f0;  1 drivers
v0x5d2d2a0ffeb0_0 .net "notFIn", 0 0, L_0x5d2d2a866210;  1 drivers
v0x5d2d2a10d0f0_0 .net "notFOut", 0 0, L_0x5d2d2a865ce0;  1 drivers
v0x5d2d2a10d1e0_0 .net "s", 0 0, L_0x5d2d2a866380;  1 drivers
S_0x5d2d2a3beaa0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d29d94d70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a034af0_0 .net "a", 0 0, L_0x5d2d2a8666b0;  alias, 1 drivers
v0x5d2d2a034b90_0 .net "b", 0 0, L_0x5d2d2a866750;  alias, 1 drivers
v0x5d2d29fc2e00_0 .net "c", 0 0, L_0x5d2d2a865dc0;  alias, 1 drivers
v0x5d2d29fc2ea0_0 .net "node1", 0 0, L_0x5d2d2a865f30;  1 drivers
v0x5d2d29f51100_0 .net "node2", 0 0, L_0x5d2d2a865fa0;  1 drivers
v0x5d2d2a186990_0 .net "out", 0 0, L_0x5d2d2a8661a0;  alias, 1 drivers
S_0x5d2d2a3bf740 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a3beaa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8660a0 .functor AND 1, L_0x5d2d2a865fa0, L_0x5d2d2a865dc0, C4<1>, C4<1>;
L_0x5d2d2a8661a0 .functor NOT 1, L_0x5d2d2a8660a0, C4<0>, C4<0>, C4<0>;
v0x5d2d29d5c6d0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8660a0;  1 drivers
v0x5d2d29d566c0_0 .net "a", 0 0, L_0x5d2d2a865fa0;  alias, 1 drivers
v0x5d2d29d56780_0 .net "b", 0 0, L_0x5d2d2a865dc0;  alias, 1 drivers
v0x5d2d2a3471f0_0 .net "out", 0 0, L_0x5d2d2a8661a0;  alias, 1 drivers
S_0x5d2d2a2d6660 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a3beaa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a865ec0 .functor OR 1, L_0x5d2d2a8666b0, L_0x5d2d2a866750, C4<0>, C4<0>;
L_0x5d2d2a865f30 .functor NOT 1, L_0x5d2d2a865ec0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a265e80_0 .net *"_ivl_0", 0 0, L_0x5d2d2a865ec0;  1 drivers
v0x5d2d2a265f80_0 .net "a", 0 0, L_0x5d2d2a8666b0;  alias, 1 drivers
v0x5d2d2a22df00_0 .net "b", 0 0, L_0x5d2d2a866750;  alias, 1 drivers
v0x5d2d2a22dfc0_0 .net "out", 0 0, L_0x5d2d2a865f30;  alias, 1 drivers
S_0x5d2d2a1f5f80 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a3beaa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a865fa0 .functor NOT 1, L_0x5d2d2a865f30, C4<0>, C4<0>, C4<0>;
v0x5d2d2a0a6770_0 .net "a", 0 0, L_0x5d2d2a865f30;  alias, 1 drivers
v0x5d2d2a0a6830_0 .net "out", 0 0, L_0x5d2d2a865fa0;  alias, 1 drivers
S_0x5d2d2a117330 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d29d94d70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a865bd0 .functor AND 1, L_0x5d2d2a8666b0, L_0x5d2d2a866750, C4<1>, C4<1>;
L_0x5d2d2a865ce0 .functor NOT 1, L_0x5d2d2a865bd0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a186a30_0 .net *"_ivl_0", 0 0, L_0x5d2d2a865bd0;  1 drivers
v0x5d2d29f18d40_0 .net "a", 0 0, L_0x5d2d2a8666b0;  alias, 1 drivers
v0x5d2d29f18e50_0 .net "b", 0 0, L_0x5d2d2a866750;  alias, 1 drivers
v0x5d2d29ee0650_0 .net "out", 0 0, L_0x5d2d2a865ce0;  alias, 1 drivers
S_0x5d2d29e70240 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d29d94d70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a866280 .functor AND 1, L_0x5d2d2a866210, L_0x5d2d2a8661a0, C4<1>, C4<1>;
L_0x5d2d2a866380 .functor NOT 1, L_0x5d2d2a866280, C4<0>, C4<0>, C4<0>;
v0x5d2d29ee0730_0 .net *"_ivl_0", 0 0, L_0x5d2d2a866280;  1 drivers
v0x5d2d29dffe30_0 .net "a", 0 0, L_0x5d2d2a866210;  alias, 1 drivers
v0x5d2d29dffef0_0 .net "b", 0 0, L_0x5d2d2a8661a0;  alias, 1 drivers
v0x5d2d29d8fa10_0 .net "out", 0 0, L_0x5d2d2a866380;  alias, 1 drivers
S_0x5d2d2a10d5d0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d29d94d70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8663f0 .functor AND 1, L_0x5d2d2a866890, L_0x5d2d2a8661a0, C4<1>, C4<1>;
L_0x5d2d2a8664f0 .functor NOT 1, L_0x5d2d2a8663f0, C4<0>, C4<0>, C4<0>;
v0x5d2d29d8fb10_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8663f0;  1 drivers
v0x5d2d2a1b4bb0_0 .net "a", 0 0, L_0x5d2d2a866890;  alias, 1 drivers
v0x5d2d2a1b4c90_0 .net "b", 0 0, L_0x5d2d2a8661a0;  alias, 1 drivers
v0x5d2d2a17cc30_0 .net "out", 0 0, L_0x5d2d2a8664f0;  alias, 1 drivers
S_0x5d2d2a145550 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d29d94d70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a865d50 .functor NOT 1, L_0x5d2d2a865ce0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a17cd50_0 .net "a", 0 0, L_0x5d2d2a865ce0;  alias, 1 drivers
v0x5d2d2a374fa0_0 .net "out", 0 0, L_0x5d2d2a865d50;  alias, 1 drivers
S_0x5d2d2a32fcd0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d29d94d70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a865dc0 .functor NOT 1, L_0x5d2d2a8667f0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3750a0_0 .net "a", 0 0, L_0x5d2d2a8667f0;  alias, 1 drivers
v0x5d2d2a33d050_0 .net "out", 0 0, L_0x5d2d2a865dc0;  alias, 1 drivers
S_0x5d2d2a2f7250 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d29d94d70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a866210 .functor NOT 1, L_0x5d2d2a866890, C4<0>, C4<0>, C4<0>;
v0x5d2d2a304660_0 .net "a", 0 0, L_0x5d2d2a866890;  alias, 1 drivers
v0x5d2d2a304720_0 .net "out", 0 0, L_0x5d2d2a866210;  alias, 1 drivers
S_0x5d2d2a2cb310 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d29d94d70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a866560 .functor NOT 1, L_0x5d2d2a8664f0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a293c30_0 .net "a", 0 0, L_0x5d2d2a8664f0;  alias, 1 drivers
v0x5d2d2a293cf0_0 .net "out", 0 0, L_0x5d2d2a866560;  alias, 1 drivers
S_0x5d2d2a055670 .scope module, "nBitRippleCarryAdderInst" "nBitRippleCarryAdder" 3 23, 8 3 0, S_0x5d2d29d5f2f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 8 "A";
    .port_info 3 /INPUT 8 "B";
    .port_info 4 /INPUT 1 "cin";
P_0x5d2d2a3047e0 .param/l "N" 0 8 3, +C4<00000000000000000000000000001000>;
L_0x5d2d2a871580 .functor BUFZ 8, L_0x5d2d2a870dc0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5d2d2a18be70_0 .net "A", 7 0, L_0x5d2d2a871900;  1 drivers
v0x5d2d2a18bf70_0 .net "B", 7 0, L_0x5d2d2a8719a0;  1 drivers
v0x5d2d2a159760_0 .net "carryMiddle", 7 0, L_0x5d2d2a870690;  1 drivers
v0x5d2d2a159820_0 .net "cin", 0 0, L_0x5d2d2a86ea50;  alias, 1 drivers
v0x5d2d2a174dd0_0 .net "cout", 0 0, L_0x5d2d2a871640;  alias, 1 drivers
v0x5d2d2a174e90_0 .net "sum", 7 0, L_0x5d2d2a871580;  1 drivers
v0x5d2d2a13d660_0 .net "sum11", 7 0, L_0x5d2d2a870dc0;  1 drivers
L_0x5d2d2a86efe0 .part L_0x5d2d2a871900, 0, 1;
L_0x5d2d2a86f080 .part L_0x5d2d2a8719a0, 0, 1;
L_0x5d2d2a86f2f0 .part L_0x5d2d2a871900, 1, 1;
L_0x5d2d2a86f3e0 .part L_0x5d2d2a8719a0, 1, 1;
L_0x5d2d2a86f4d0 .part L_0x5d2d2a870690, 0, 1;
L_0x5d2d2a86f740 .part L_0x5d2d2a871900, 2, 1;
L_0x5d2d2a86f7e0 .part L_0x5d2d2a8719a0, 2, 1;
L_0x5d2d2a86f880 .part L_0x5d2d2a870690, 1, 1;
L_0x5d2d2a86fb90 .part L_0x5d2d2a871900, 3, 1;
L_0x5d2d2a86fc30 .part L_0x5d2d2a8719a0, 3, 1;
L_0x5d2d2a86fcd0 .part L_0x5d2d2a870690, 2, 1;
L_0x5d2d2a86fe50 .part L_0x5d2d2a871900, 4, 1;
L_0x5d2d2a86ff60 .part L_0x5d2d2a8719a0, 4, 1;
L_0x5d2d2a870000 .part L_0x5d2d2a870690, 3, 1;
L_0x5d2d2a8701b0 .part L_0x5d2d2a871900, 5, 1;
L_0x5d2d2a870250 .part L_0x5d2d2a8719a0, 5, 1;
L_0x5d2d2a870380 .part L_0x5d2d2a870690, 4, 1;
L_0x5d2d2a8705f0 .part L_0x5d2d2a871900, 6, 1;
L_0x5d2d2a870730 .part L_0x5d2d2a8719a0, 6, 1;
L_0x5d2d2a8707d0 .part L_0x5d2d2a870690, 5, 1;
LS_0x5d2d2a870690_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a86ef20, L_0x5d2d2a86f190, L_0x5d2d2a86f5e0, L_0x5d2d2a86fa30;
LS_0x5d2d2a870690_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a86fde0, L_0x5d2d2a8700a0, L_0x5d2d2a870490, L_0x5d2d2a870990;
L_0x5d2d2a870690 .concat8 [ 4 4 0 0], LS_0x5d2d2a870690_0_0, LS_0x5d2d2a870690_0_4;
LS_0x5d2d2a870dc0_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a86eaf0, L_0x5d2d2a86f120, L_0x5d2d2a86f570, L_0x5d2d2a86f9c0;
LS_0x5d2d2a870dc0_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a86fd70, L_0x5d2d2a86fef0, L_0x5d2d2a870420, L_0x5d2d2a870920;
L_0x5d2d2a870dc0 .concat8 [ 4 4 0 0], LS_0x5d2d2a870dc0_0_0, LS_0x5d2d2a870dc0_0_4;
L_0x5d2d2a870870 .part L_0x5d2d2a871900, 7, 1;
L_0x5d2d2a8711f0 .part L_0x5d2d2a8719a0, 7, 1;
L_0x5d2d2a871130 .part L_0x5d2d2a870690, 6, 1;
L_0x5d2d2a871640 .part L_0x5d2d2a870690, 7, 1;
S_0x5d2d2a062a80 .scope generate, "genAdder[0]" "genAdder[0]" 8 9, 8 9 0, S_0x5d2d2a055670;
 .timescale -9 -12;
P_0x5d2d2a13d9f0 .param/l "i" 0 8 9, +C4<00>;
S_0x5d2d2a01c470 .scope generate, "genblk2" "genblk2" 8 10, 8 10 0, S_0x5d2d2a062a80;
 .timescale -9 -12;
S_0x5d2d2a0297f0 .scope module, "f" "FA" 8 11, 9 33 0, S_0x5d2d2a01c470;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a86eaf0 .udp UDP_sumOut, L_0x5d2d2a86efe0, L_0x5d2d2a86f080, L_0x5d2d2a86ea50;
L_0x5d2d2a86ef20 .udp UDP_carryOut, L_0x5d2d2a86efe0, L_0x5d2d2a86f080, L_0x5d2d2a86ea50;
v0x5d2d29fe39f0_0 .net "A", 0 0, L_0x5d2d2a86efe0;  1 drivers
v0x5d2d29fe3ad0_0 .net "B", 0 0, L_0x5d2d2a86f080;  1 drivers
v0x5d2d29ff0e00_0 .net "Cin", 0 0, L_0x5d2d2a86ea50;  alias, 1 drivers
v0x5d2d29ff0ea0_0 .net "Cout", 0 0, L_0x5d2d2a86ef20;  1 drivers
v0x5d2d29ff0f40_0 .net "sum", 0 0, L_0x5d2d2a86eaf0;  1 drivers
S_0x5d2d29faa700 .scope generate, "genAdder[1]" "genAdder[1]" 8 9, 8 9 0, S_0x5d2d2a055670;
 .timescale -9 -12;
P_0x5d2d2a147780 .param/l "i" 0 8 9, +C4<01>;
S_0x5d2d29fb7a80 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d29faa700;
 .timescale -9 -12;
S_0x5d2d29f71c80 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d29fb7a80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a86f120 .udp UDP_sumOut, L_0x5d2d2a86f2f0, L_0x5d2d2a86f3e0, L_0x5d2d2a86f4d0;
L_0x5d2d2a86f190 .udp UDP_carryOut, L_0x5d2d2a86f2f0, L_0x5d2d2a86f3e0, L_0x5d2d2a86f4d0;
v0x5d2d29f7f090_0 .net "A", 0 0, L_0x5d2d2a86f2f0;  1 drivers
v0x5d2d29f7f170_0 .net "B", 0 0, L_0x5d2d2a86f3e0;  1 drivers
v0x5d2d2a1b46d0_0 .net "Cin", 0 0, L_0x5d2d2a86f4d0;  1 drivers
v0x5d2d2a1b4770_0 .net "Cout", 0 0, L_0x5d2d2a86f190;  1 drivers
v0x5d2d2a17c750_0 .net "sum", 0 0, L_0x5d2d2a86f120;  1 drivers
S_0x5d2d2a145070 .scope generate, "genAdder[2]" "genAdder[2]" 8 9, 8 9 0, S_0x5d2d2a055670;
 .timescale -9 -12;
P_0x5d2d2a1719d0 .param/l "i" 0 8 9, +C4<010>;
S_0x5d2d29f38a20 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a145070;
 .timescale -9 -12;
S_0x5d2d29f45d10 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d29f38a20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a86f570 .udp UDP_sumOut, L_0x5d2d2a86f740, L_0x5d2d2a86f7e0, L_0x5d2d2a86f880;
L_0x5d2d2a86f5e0 .udp UDP_carryOut, L_0x5d2d2a86f740, L_0x5d2d2a86f7e0, L_0x5d2d2a86f880;
v0x5d2d29f01240_0 .net "A", 0 0, L_0x5d2d2a86f740;  1 drivers
v0x5d2d29f01320_0 .net "B", 0 0, L_0x5d2d2a86f7e0;  1 drivers
v0x5d2d29f0e530_0 .net "Cin", 0 0, L_0x5d2d2a86f880;  1 drivers
v0x5d2d29f0e5d0_0 .net "Cout", 0 0, L_0x5d2d2a86f5e0;  1 drivers
v0x5d2d29ed5ea0_0 .net "sum", 0 0, L_0x5d2d2a86f570;  1 drivers
S_0x5d2d29e90e30 .scope generate, "genAdder[3]" "genAdder[3]" 8 9, 8 9 0, S_0x5d2d2a055670;
 .timescale -9 -12;
P_0x5d2d2a16e340 .param/l "i" 0 8 9, +C4<011>;
S_0x5d2d29e9e120 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d29e90e30;
 .timescale -9 -12;
S_0x5d2d29e65a90 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d29e9e120;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a86f9c0 .udp UDP_sumOut, L_0x5d2d2a86fb90, L_0x5d2d2a86fc30, L_0x5d2d2a86fcd0;
L_0x5d2d2a86fa30 .udp UDP_carryOut, L_0x5d2d2a86fb90, L_0x5d2d2a86fc30, L_0x5d2d2a86fcd0;
v0x5d2d29e20a20_0 .net "A", 0 0, L_0x5d2d2a86fb90;  1 drivers
v0x5d2d29e20b00_0 .net "B", 0 0, L_0x5d2d2a86fc30;  1 drivers
v0x5d2d29e2dd10_0 .net "Cin", 0 0, L_0x5d2d2a86fcd0;  1 drivers
v0x5d2d29e2ddb0_0 .net "Cout", 0 0, L_0x5d2d2a86fa30;  1 drivers
v0x5d2d29df5680_0 .net "sum", 0 0, L_0x5d2d2a86f9c0;  1 drivers
S_0x5d2d29db0600 .scope generate, "genAdder[4]" "genAdder[4]" 8 9, 8 9 0, S_0x5d2d2a055670;
 .timescale -9 -12;
P_0x5d2d2a15dc30 .param/l "i" 0 8 9, +C4<0100>;
S_0x5d2d29dbd720 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d29db0600;
 .timescale -9 -12;
S_0x5d2d29d77eb0 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d29dbd720;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a86fd70 .udp UDP_sumOut, L_0x5d2d2a86fe50, L_0x5d2d2a86ff60, L_0x5d2d2a870000;
L_0x5d2d2a86fde0 .udp UDP_carryOut, L_0x5d2d2a86fe50, L_0x5d2d2a86ff60, L_0x5d2d2a870000;
v0x5d2d29d85230_0 .net "A", 0 0, L_0x5d2d2a86fe50;  1 drivers
v0x5d2d29d85310_0 .net "B", 0 0, L_0x5d2d2a86ff60;  1 drivers
v0x5d2d2a3d8e40_0 .net "Cin", 0 0, L_0x5d2d2a870000;  1 drivers
v0x5d2d2a3d8ee0_0 .net "Cout", 0 0, L_0x5d2d2a86fde0;  1 drivers
v0x5d2d2a3d8fa0_0 .net "sum", 0 0, L_0x5d2d2a86fd70;  1 drivers
S_0x5d2d2a3c8730 .scope generate, "genAdder[5]" "genAdder[5]" 8 9, 8 9 0, S_0x5d2d2a055670;
 .timescale -9 -12;
P_0x5d2d2a1889b0 .param/l "i" 0 8 9, +C4<0101>;
S_0x5d2d2a36d590 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a3c8730;
 .timescale -9 -12;
S_0x5d2d2a34c740 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a36d590;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a86fef0 .udp UDP_sumOut, L_0x5d2d2a8701b0, L_0x5d2d2a870250, L_0x5d2d2a870380;
L_0x5d2d2a8700a0 .udp UDP_carryOut, L_0x5d2d2a8701b0, L_0x5d2d2a870250, L_0x5d2d2a870380;
v0x5d2d2a2a8320_0 .net "A", 0 0, L_0x5d2d2a8701b0;  1 drivers
v0x5d2d2a2a8400_0 .net "B", 0 0, L_0x5d2d2a870250;  1 drivers
v0x5d2d2a2c3990_0 .net "Cin", 0 0, L_0x5d2d2a870380;  1 drivers
v0x5d2d2a2c3a30_0 .net "Cout", 0 0, L_0x5d2d2a8700a0;  1 drivers
v0x5d2d2a2c3af0_0 .net "sum", 0 0, L_0x5d2d2a86fef0;  1 drivers
S_0x5d2d2a28c220 .scope generate, "genAdder[6]" "genAdder[6]" 8 9, 8 9 0, S_0x5d2d2a055670;
 .timescale -9 -12;
P_0x5d2d2a187c20 .param/l "i" 0 8 9, +C4<0110>;
S_0x5d2d2a26b3d0 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a28c220;
 .timescale -9 -12;
S_0x5d2d2a2542a0 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a26b3d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a870420 .udp UDP_sumOut, L_0x5d2d2a8705f0, L_0x5d2d2a870730, L_0x5d2d2a8707d0;
L_0x5d2d2a870490 .udp UDP_carryOut, L_0x5d2d2a8705f0, L_0x5d2d2a870730, L_0x5d2d2a8707d0;
v0x5d2d2a233450_0 .net "A", 0 0, L_0x5d2d2a8705f0;  1 drivers
v0x5d2d2a233530_0 .net "B", 0 0, L_0x5d2d2a870730;  1 drivers
v0x5d2d2a21c320_0 .net "Cin", 0 0, L_0x5d2d2a8707d0;  1 drivers
v0x5d2d2a21c3c0_0 .net "Cout", 0 0, L_0x5d2d2a870490;  1 drivers
v0x5d2d2a21c480_0 .net "sum", 0 0, L_0x5d2d2a870420;  1 drivers
S_0x5d2d2a1fb4d0 .scope generate, "genAdder[7]" "genAdder[7]" 8 9, 8 9 0, S_0x5d2d2a055670;
 .timescale -9 -12;
P_0x5d2d2a18b990 .param/l "i" 0 8 9, +C4<0111>;
S_0x5d2d2a1c8dc0 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a1fb4d0;
 .timescale -9 -12;
S_0x5d2d2a1e4430 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a1c8dc0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a870920 .udp UDP_sumOut, L_0x5d2d2a870870, L_0x5d2d2a8711f0, L_0x5d2d2a871130;
L_0x5d2d2a870990 .udp UDP_carryOut, L_0x5d2d2a870870, L_0x5d2d2a8711f0, L_0x5d2d2a871130;
v0x5d2d2a105520_0 .net "A", 0 0, L_0x5d2d2a870870;  1 drivers
v0x5d2d2a105600_0 .net "B", 0 0, L_0x5d2d2a8711f0;  1 drivers
v0x5d2d2a1accc0_0 .net "Cin", 0 0, L_0x5d2d2a871130;  1 drivers
v0x5d2d2a1acd60_0 .net "Cout", 0 0, L_0x5d2d2a870990;  1 drivers
v0x5d2d2a1ace20_0 .net "sum", 0 0, L_0x5d2d2a870920;  1 drivers
S_0x5d2d29ec8c50 .scope module, "HybridAdderLayer2_2" "HybridAdder" 2 117, 3 1 0, S_0x5d2d2a3c7af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /OUTPUT 16 "sum";
    .port_info 3 /OUTPUT 1 "cout";
P_0x5d2d29e965e0 .param/l "N1" 0 3 1, +C4<00000000000000000000000000001000>;
P_0x5d2d29e96620 .param/l "N2" 0 3 1, +C4<00000000000000000000000000001000>;
P_0x5d2d29e96660 .param/l "addOrSub" 0 3 1, +C4<00000000000000000000000000000001>;
v0x5d2d2a3fe330_0 .net "A", 15 0, L_0x5d2d2a7faba0;  1 drivers
v0x5d2d2a3fe3d0_0 .net "B", 15 0, L_0x5d2d2a7fafa0;  1 drivers
v0x5d2d2a3fe470_0 .net "cout", 0 0, L_0x5d2d2a7fa7a0;  1 drivers
v0x5d2d2a3fe510_0 .net "fn", 0 0, L_0x5d2d2a7f8880;  1 drivers
v0x5d2d2a3fe5b0_0 .net "selectedB", 15 0, L_0x5d2d2a7f07b0;  1 drivers
v0x5d2d2a3fe650_0 .net "sum", 15 0, L_0x5d2d2a7fa550;  alias, 1 drivers
L_0x5d2d2a7f8c10 .part L_0x5d2d2a7faba0, 0, 8;
L_0x5d2d2a7f8cb0 .part L_0x5d2d2a7f07b0, 0, 8;
L_0x5d2d2a7fa550 .concat8 [ 8 8 0 0], L_0x5d2d2a7f8310, L_0x5d2d2a7fa730;
L_0x5d2d2a7fa920 .part L_0x5d2d2a7faba0, 8, 8;
L_0x5d2d2a7fa9c0 .part L_0x5d2d2a7f07b0, 8, 8;
S_0x5d2d29e5dff0 .scope generate, "genblk2" "genblk2" 3 10, 3 10 0, S_0x5d2d29ec8c50;
 .timescale -9 -12;
L_0x5d2d2a7f0740 .functor NOT 16, L_0x5d2d2a7fafa0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5d2d29ece560_0 .net *"_ivl_0", 15 0, L_0x5d2d2a7f0740;  1 drivers
L_0x7347fc2c23c0 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5d2d29e58840_0 .net/2u *"_ivl_2", 15 0, L_0x7347fc2c23c0;  1 drivers
L_0x5d2d2a7f07b0 .arith/sum 16, L_0x5d2d2a7f0740, L_0x7347fc2c23c0;
S_0x5d2d29e261d0 .scope module, "nBitRcpa2Inst" "nBitRcpa2" 3 17, 4 1 0, S_0x5d2d29ec8c50;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /OUTPUT 8 "sum";
    .port_info 3 /OUTPUT 1 "fn";
P_0x5d2d2a1bdfe0 .param/l "N" 0 4 1, +C4<00000000000000000000000000001000>;
v0x5d2d2a3f99c0_0 .net "A", 7 0, L_0x5d2d2a7f8c10;  1 drivers
v0x5d2d2a3f9a60_0 .net "B", 7 0, L_0x5d2d2a7f8cb0;  1 drivers
v0x5d2d2a3f9b00_0 .net "F", 8 0, L_0x5d2d2a7f8a40;  1 drivers
v0x5d2d2a3f9ba0_0 .net *"_ivl_85", 0 0, L_0x5d2d2a7f89a0;  1 drivers
L_0x7347fc2c2408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3f9c40_0 .net/2u *"_ivl_89", 0 0, L_0x7347fc2c2408;  1 drivers
v0x5d2d2a3f9ce0_0 .net "carry", 8 0, L_0x5d2d2a7f87e0;  1 drivers
v0x5d2d2a3f9d80_0 .net "fn", 0 0, L_0x5d2d2a7f8880;  alias, 1 drivers
v0x5d2d2a3f9e20_0 .net "sum", 7 0, L_0x5d2d2a7f8310;  1 drivers
L_0x5d2d2a7f12a0 .part L_0x5d2d2a7f8c10, 7, 1;
L_0x5d2d2a7f1340 .part L_0x5d2d2a7f8cb0, 7, 1;
L_0x5d2d2a7f13e0 .part L_0x5d2d2a7f87e0, 8, 1;
L_0x5d2d2a7f1480 .part L_0x5d2d2a7f8a40, 7, 1;
L_0x5d2d2a7f20c0 .part L_0x5d2d2a7f8c10, 6, 1;
L_0x5d2d2a7f2160 .part L_0x5d2d2a7f8cb0, 6, 1;
L_0x5d2d2a7f2250 .part L_0x5d2d2a7f87e0, 7, 1;
L_0x5d2d2a7f2340 .part L_0x5d2d2a7f8a40, 6, 1;
L_0x5d2d2a7f32f0 .part L_0x5d2d2a7f8c10, 5, 1;
L_0x5d2d2a7f3390 .part L_0x5d2d2a7f8cb0, 5, 1;
L_0x5d2d2a7f3430 .part L_0x5d2d2a7f87e0, 6, 1;
L_0x5d2d2a7f34d0 .part L_0x5d2d2a7f8a40, 5, 1;
L_0x5d2d2a7f42f0 .part L_0x5d2d2a7f8c10, 4, 1;
L_0x5d2d2a7f4420 .part L_0x5d2d2a7f8cb0, 4, 1;
L_0x5d2d2a7f45d0 .part L_0x5d2d2a7f87e0, 5, 1;
L_0x5d2d2a7f4700 .part L_0x5d2d2a7f8a40, 4, 1;
L_0x5d2d2a7f53f0 .part L_0x5d2d2a7f8c10, 3, 1;
L_0x5d2d2a7f5490 .part L_0x5d2d2a7f8cb0, 3, 1;
L_0x5d2d2a7f55d0 .part L_0x5d2d2a7f87e0, 4, 1;
L_0x5d2d2a7f5670 .part L_0x5d2d2a7f8a40, 3, 1;
L_0x5d2d2a7f5530 .part L_0x5d2d2a7f8c10, 2, 1;
L_0x5d2d2a7f62d0 .part L_0x5d2d2a7f8cb0, 2, 1;
L_0x5d2d2a7f5710 .part L_0x5d2d2a7f87e0, 3, 1;
L_0x5d2d2a7f6430 .part L_0x5d2d2a7f8a40, 2, 1;
L_0x5d2d2a7f70d0 .part L_0x5d2d2a7f8c10, 1, 1;
L_0x5d2d2a7f7170 .part L_0x5d2d2a7f8cb0, 1, 1;
L_0x5d2d2a7f64d0 .part L_0x5d2d2a7f87e0, 2, 1;
L_0x5d2d2a7f72f0 .part L_0x5d2d2a7f8a40, 1, 1;
L_0x5d2d2a7f7fb0 .part L_0x5d2d2a7f8c10, 0, 1;
L_0x5d2d2a7f8160 .part L_0x5d2d2a7f8cb0, 0, 1;
L_0x5d2d2a7f7390 .part L_0x5d2d2a7f87e0, 1, 1;
L_0x5d2d2a7f8520 .part L_0x5d2d2a7f8a40, 0, 1;
LS_0x5d2d2a7f8310_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a7f7cd0, L_0x5d2d2a7f6df0, L_0x5d2d2a7f5ff0, L_0x5d2d2a7f5110;
LS_0x5d2d2a7f8310_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a7d6bd0, L_0x5d2d2a7f2f20, L_0x5d2d2a7f1de0, L_0x5d2d2a7f0f70;
L_0x5d2d2a7f8310 .concat8 [ 4 4 0 0], LS_0x5d2d2a7f8310_0_0, LS_0x5d2d2a7f8310_0_4;
LS_0x5d2d2a7f87e0_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a7f7eb0, L_0x5d2d2a7f6fd0, L_0x5d2d2a7f61d0, L_0x5d2d2a7f52f0;
LS_0x5d2d2a7f87e0_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a7f41f0, L_0x5d2d2a7f3160, L_0x5d2d2a7f1fc0, L_0x5d2d2a7f1150;
LS_0x5d2d2a7f87e0_0_8 .concat8 [ 1 0 0 0], L_0x5d2d2a7f89a0;
L_0x5d2d2a7f87e0 .concat8 [ 4 4 1 0], LS_0x5d2d2a7f87e0_0_0, LS_0x5d2d2a7f87e0_0_4, LS_0x5d2d2a7f87e0_0_8;
L_0x5d2d2a7f89a0 .part L_0x5d2d2a7f8a40, 8, 1;
LS_0x5d2d2a7f8a40_0_0 .concat8 [ 1 1 1 1], L_0x7347fc2c2408, L_0x5d2d2a7f7610, L_0x5d2d2a7f6730, L_0x5d2d2a7f5930;
LS_0x5d2d2a7f8a40_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a7f4a50, L_0x5d2d2a7f3840, L_0x5d2d2a7f26a0, L_0x5d2d2a7f1720;
LS_0x5d2d2a7f8a40_0_8 .concat8 [ 1 0 0 0], L_0x5d2d2a7f09d0;
L_0x5d2d2a7f8a40 .concat8 [ 4 4 1 0], LS_0x5d2d2a7f8a40_0_0, LS_0x5d2d2a7f8a40_0_4, LS_0x5d2d2a7f8a40_0_8;
L_0x5d2d2a7f8880 .part L_0x5d2d2a7f8a40, 8, 1;
S_0x5d2d29dedbe0 .scope generate, "rcpa2Loop[0]" "rcpa2Loop[0]" 4 16, 4 16 0, S_0x5d2d29e261d0;
 .timescale -9 -12;
P_0x5d2d29f62b90 .param/l "i" 0 4 16, +C4<00>;
S_0x5d2d29de8430 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d29dedbe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d29f18550_0 .net "Y", 0 0, L_0x5d2d2a7f7af0;  1 drivers
v0x5d2d29dc76f0_0 .net "a", 0 0, L_0x5d2d2a7f7fb0;  1 drivers
v0x5d2d29dc7790_0 .net "b", 0 0, L_0x5d2d2a7f8160;  1 drivers
v0x5d2d29dc7860_0 .net "cIn", 0 0, L_0x5d2d2a7f7390;  1 drivers
v0x5d2d29dc7930_0 .net "cOut", 0 0, L_0x5d2d2a7f7eb0;  1 drivers
v0x5d2d29d8d7a0_0 .net "fIn", 0 0, L_0x5d2d2a7f8520;  1 drivers
v0x5d2d29d8d890_0 .net "fOut", 0 0, L_0x5d2d2a7f7610;  1 drivers
v0x5d2d29d8d930_0 .net "notCIn", 0 0, L_0x5d2d2a7f7710;  1 drivers
v0x5d2d29d8d9d0_0 .net "notCOut", 0 0, L_0x5d2d2a7f7e40;  1 drivers
v0x5d2d29dc5e70_0 .net "notFIn", 0 0, L_0x5d2d2a7f7b60;  1 drivers
v0x5d2d29dc5f60_0 .net "notFOut", 0 0, L_0x5d2d2a7f75a0;  1 drivers
v0x5d2d29dc6050_0 .net "s", 0 0, L_0x5d2d2a7f7cd0;  1 drivers
S_0x5d2d29db5db0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d29de8430;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a116d00_0 .net "a", 0 0, L_0x5d2d2a7f7fb0;  alias, 1 drivers
v0x5d2d29dc73b0_0 .net "b", 0 0, L_0x5d2d2a7f8160;  alias, 1 drivers
v0x5d2d29dc7450_0 .net "c", 0 0, L_0x5d2d2a7f7710;  alias, 1 drivers
v0x5d2d29dc74f0_0 .net "node1", 0 0, L_0x5d2d2a7f7880;  1 drivers
v0x5d2d2a186200_0 .net "node2", 0 0, L_0x5d2d2a7f78f0;  1 drivers
v0x5d2d2a186340_0 .net "out", 0 0, L_0x5d2d2a7f7af0;  alias, 1 drivers
S_0x5d2d293978d0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d29db5db0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7f79f0 .functor AND 1, L_0x5d2d2a7f78f0, L_0x5d2d2a7f7710, C4<1>, C4<1>;
L_0x5d2d2a7f7af0 .functor NOT 1, L_0x5d2d2a7f79f0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a0def80_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7f79f0;  1 drivers
v0x5d2d2a0df080_0 .net "a", 0 0, L_0x5d2d2a7f78f0;  alias, 1 drivers
v0x5d2d2a0a5cf0_0 .net "b", 0 0, L_0x5d2d2a7f7710;  alias, 1 drivers
v0x5d2d2a0a5d90_0 .net "out", 0 0, L_0x5d2d2a7f7af0;  alias, 1 drivers
S_0x5d2d2a06d300 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d29db5db0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7f7810 .functor OR 1, L_0x5d2d2a7f7fb0, L_0x5d2d2a7f8160, C4<0>, C4<0>;
L_0x5d2d2a7f7880 .functor NOT 1, L_0x5d2d2a7f7810, C4<0>, C4<0>, C4<0>;
v0x5d2d2a034070_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7f7810;  1 drivers
v0x5d2d2a034170_0 .net "a", 0 0, L_0x5d2d2a7f7fb0;  alias, 1 drivers
v0x5d2d29dbcfe0_0 .net "b", 0 0, L_0x5d2d2a7f8160;  alias, 1 drivers
v0x5d2d29dbd080_0 .net "out", 0 0, L_0x5d2d2a7f7880;  alias, 1 drivers
S_0x5d2d29d8ece0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d29db5db0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7f78f0 .functor NOT 1, L_0x5d2d2a7f7880, C4<0>, C4<0>, C4<0>;
v0x5d2d2a116ba0_0 .net "a", 0 0, L_0x5d2d2a7f7880;  alias, 1 drivers
v0x5d2d2a116c40_0 .net "out", 0 0, L_0x5d2d2a7f78f0;  alias, 1 drivers
S_0x5d2d2a1f5860 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d29de8430;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7f7210 .functor AND 1, L_0x5d2d2a7f7fb0, L_0x5d2d2a7f8160, C4<1>, C4<1>;
L_0x5d2d2a7f75a0 .functor NOT 1, L_0x5d2d2a7f7210, C4<0>, C4<0>, C4<0>;
v0x5d2d2a22d7e0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7f7210;  1 drivers
v0x5d2d2a22d8e0_0 .net "a", 0 0, L_0x5d2d2a7f7fb0;  alias, 1 drivers
v0x5d2d2a265760_0 .net "b", 0 0, L_0x5d2d2a7f8160;  alias, 1 drivers
v0x5d2d2a265850_0 .net "out", 0 0, L_0x5d2d2a7f75a0;  alias, 1 drivers
S_0x5d2d29dff130 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d29de8430;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7f7bd0 .functor AND 1, L_0x5d2d2a7f7b60, L_0x5d2d2a7f7af0, C4<1>, C4<1>;
L_0x5d2d2a7f7cd0 .functor NOT 1, L_0x5d2d2a7f7bd0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a346b00_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7f7bd0;  1 drivers
v0x5d2d2a346be0_0 .net "a", 0 0, L_0x5d2d2a7f7b60;  alias, 1 drivers
v0x5d2d2a346ca0_0 .net "b", 0 0, L_0x5d2d2a7f7af0;  alias, 1 drivers
v0x5d2d2a37ea50_0 .net "out", 0 0, L_0x5d2d2a7f7cd0;  alias, 1 drivers
S_0x5d2d29e377c0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d29de8430;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7f7d40 .functor AND 1, L_0x5d2d2a7f8520, L_0x5d2d2a7f7af0, C4<1>, C4<1>;
L_0x5d2d2a7f7e40 .functor NOT 1, L_0x5d2d2a7f7d40, C4<0>, C4<0>, C4<0>;
v0x5d2d2a37eb70_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7f7d40;  1 drivers
v0x5d2d29e6f540_0 .net "a", 0 0, L_0x5d2d2a7f8520;  alias, 1 drivers
v0x5d2d29e6f600_0 .net "b", 0 0, L_0x5d2d2a7f7af0;  alias, 1 drivers
v0x5d2d29e6f6a0_0 .net "out", 0 0, L_0x5d2d2a7f7e40;  alias, 1 drivers
S_0x5d2d29ea7bd0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d29de8430;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7f7610 .functor NOT 1, L_0x5d2d2a7f75a0, C4<0>, C4<0>, C4<0>;
v0x5d2d29edf950_0 .net "a", 0 0, L_0x5d2d2a7f75a0;  alias, 1 drivers
v0x5d2d29edfa10_0 .net "out", 0 0, L_0x5d2d2a7f7610;  alias, 1 drivers
S_0x5d2d29f17fe0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d29de8430;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7f7710 .functor NOT 1, L_0x5d2d2a7f7390, C4<0>, C4<0>, C4<0>;
v0x5d2d29f18320_0 .net "a", 0 0, L_0x5d2d2a7f7390;  alias, 1 drivers
v0x5d2d29f18400_0 .net "out", 0 0, L_0x5d2d2a7f7710;  alias, 1 drivers
S_0x5d2d29ea7f10 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d29de8430;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7f7b60 .functor NOT 1, L_0x5d2d2a7f8520, C4<0>, C4<0>, C4<0>;
v0x5d2d29ea80f0_0 .net "a", 0 0, L_0x5d2d2a7f8520;  alias, 1 drivers
v0x5d2d29ea81b0_0 .net "out", 0 0, L_0x5d2d2a7f7b60;  alias, 1 drivers
S_0x5d2d29e37b00 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d29de8430;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7f7eb0 .functor NOT 1, L_0x5d2d2a7f7e40, C4<0>, C4<0>, C4<0>;
v0x5d2d29e37ce0_0 .net "a", 0 0, L_0x5d2d2a7f7e40;  alias, 1 drivers
v0x5d2d29e37db0_0 .net "out", 0 0, L_0x5d2d2a7f7eb0;  alias, 1 drivers
S_0x5d2d29dfdbf0 .scope generate, "rcpa2Loop[1]" "rcpa2Loop[1]" 4 16, 4 16 0, S_0x5d2d29e261d0;
 .timescale -9 -12;
P_0x5d2d29dfde10 .param/l "i" 0 4 16, +C4<01>;
S_0x5d2d29e36280 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d29dfdbf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a1f4320_0 .net "Y", 0 0, L_0x5d2d2a7f6c10;  1 drivers
v0x5d2d2a1f43c0_0 .net "a", 0 0, L_0x5d2d2a7f70d0;  1 drivers
v0x5d2d2a1f4460_0 .net "b", 0 0, L_0x5d2d2a7f7170;  1 drivers
v0x5d2d2a1f4530_0 .net "cIn", 0 0, L_0x5d2d2a7f64d0;  1 drivers
v0x5d2d2a22c2a0_0 .net "cOut", 0 0, L_0x5d2d2a7f6fd0;  1 drivers
v0x5d2d2a22c340_0 .net "fIn", 0 0, L_0x5d2d2a7f72f0;  1 drivers
v0x5d2d2a22c430_0 .net "fOut", 0 0, L_0x5d2d2a7f6730;  1 drivers
v0x5d2d2a22c4d0_0 .net "notCIn", 0 0, L_0x5d2d2a7f6830;  1 drivers
v0x5d2d2a264220_0 .net "notCOut", 0 0, L_0x5d2d2a7f6f60;  1 drivers
v0x5d2d2a2642c0_0 .net "notFIn", 0 0, L_0x5d2d2a7f6c80;  1 drivers
v0x5d2d2a2643b0_0 .net "notFOut", 0 0, L_0x5d2d2a7f66c0;  1 drivers
v0x5d2d2a2644a0_0 .net "s", 0 0, L_0x5d2d2a7f6df0;  1 drivers
S_0x5d2d29e6e000 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d29e36280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d29f16d40_0 .net "a", 0 0, L_0x5d2d2a7f70d0;  alias, 1 drivers
v0x5d2d2a14d5e0_0 .net "b", 0 0, L_0x5d2d2a7f7170;  alias, 1 drivers
v0x5d2d2a14d6b0_0 .net "c", 0 0, L_0x5d2d2a7f6830;  alias, 1 drivers
v0x5d2d2a14d7b0_0 .net "node1", 0 0, L_0x5d2d2a7f69a0;  1 drivers
v0x5d2d2a14d8a0_0 .net "node2", 0 0, L_0x5d2d2a7f6a10;  1 drivers
v0x5d2d2a184cc0_0 .net "out", 0 0, L_0x5d2d2a7f6c10;  alias, 1 drivers
S_0x5d2d29ea6690 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d29e6e000;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7f6b10 .functor AND 1, L_0x5d2d2a7f6a10, L_0x5d2d2a7f6830, C4<1>, C4<1>;
L_0x5d2d2a7f6c10 .functor NOT 1, L_0x5d2d2a7f6b10, C4<0>, C4<0>, C4<0>;
v0x5d2d29ea6900_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7f6b10;  1 drivers
v0x5d2d29dc6110_0 .net "a", 0 0, L_0x5d2d2a7f6a10;  alias, 1 drivers
v0x5d2d29e36510_0 .net "b", 0 0, L_0x5d2d2a7f6830;  alias, 1 drivers
v0x5d2d29e6e200_0 .net "out", 0 0, L_0x5d2d2a7f6c10;  alias, 1 drivers
S_0x5d2d29ede410 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d29e6e000;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7f6930 .functor OR 1, L_0x5d2d2a7f70d0, L_0x5d2d2a7f7170, C4<0>, C4<0>;
L_0x5d2d2a7f69a0 .functor NOT 1, L_0x5d2d2a7f6930, C4<0>, C4<0>, C4<0>;
v0x5d2d29ede640_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7f6930;  1 drivers
v0x5d2d29f16aa0_0 .net "a", 0 0, L_0x5d2d2a7f70d0;  alias, 1 drivers
v0x5d2d29f16b60_0 .net "b", 0 0, L_0x5d2d2a7f7170;  alias, 1 drivers
v0x5d2d29f16c00_0 .net "out", 0 0, L_0x5d2d2a7f69a0;  alias, 1 drivers
S_0x5d2d29f4e280 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d29e6e000;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7f6a10 .functor NOT 1, L_0x5d2d2a7f69a0, C4<0>, C4<0>, C4<0>;
v0x5d2d29f4e460_0 .net "a", 0 0, L_0x5d2d2a7f69a0;  alias, 1 drivers
v0x5d2d29f4e530_0 .net "out", 0 0, L_0x5d2d2a7f6a10;  alias, 1 drivers
S_0x5d2d2a184d60 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d29e36280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7f6370 .functor AND 1, L_0x5d2d2a7f70d0, L_0x5d2d2a7f7170, C4<1>, C4<1>;
L_0x5d2d2a7f66c0 .functor NOT 1, L_0x5d2d2a7f6370, C4<0>, C4<0>, C4<0>;
v0x5d2d2a1bcc40_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7f6370;  1 drivers
v0x5d2d2a1bcd00_0 .net "a", 0 0, L_0x5d2d2a7f70d0;  alias, 1 drivers
v0x5d2d2a1bce10_0 .net "b", 0 0, L_0x5d2d2a7f7170;  alias, 1 drivers
v0x5d2d2a1bcf00_0 .net "out", 0 0, L_0x5d2d2a7f66c0;  alias, 1 drivers
S_0x5d2d29f87600 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d29e36280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7f6cf0 .functor AND 1, L_0x5d2d2a7f6c80, L_0x5d2d2a7f6c10, C4<1>, C4<1>;
L_0x5d2d2a7f6df0 .functor NOT 1, L_0x5d2d2a7f6cf0, C4<0>, C4<0>, C4<0>;
v0x5d2d29f87830_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7f6cf0;  1 drivers
v0x5d2d29fbfff0_0 .net "a", 0 0, L_0x5d2d2a7f6c80;  alias, 1 drivers
v0x5d2d29fc00b0_0 .net "b", 0 0, L_0x5d2d2a7f6c10;  alias, 1 drivers
v0x5d2d29fc01d0_0 .net "out", 0 0, L_0x5d2d2a7f6df0;  alias, 1 drivers
S_0x5d2d29ff9370 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d29e36280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7f6e60 .functor AND 1, L_0x5d2d2a7f72f0, L_0x5d2d2a7f6c10, C4<1>, C4<1>;
L_0x5d2d2a7f6f60 .functor NOT 1, L_0x5d2d2a7f6e60, C4<0>, C4<0>, C4<0>;
v0x5d2d29ff95a0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7f6e60;  1 drivers
v0x5d2d2a031d60_0 .net "a", 0 0, L_0x5d2d2a7f72f0;  alias, 1 drivers
v0x5d2d2a031e20_0 .net "b", 0 0, L_0x5d2d2a7f6c10;  alias, 1 drivers
v0x5d2d2a031ec0_0 .net "out", 0 0, L_0x5d2d2a7f6f60;  alias, 1 drivers
S_0x5d2d2a06aff0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d29e36280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7f6730 .functor NOT 1, L_0x5d2d2a7f66c0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a06b220_0 .net "a", 0 0, L_0x5d2d2a7f66c0;  alias, 1 drivers
v0x5d2d2a031fe0_0 .net "out", 0 0, L_0x5d2d2a7f6730;  alias, 1 drivers
S_0x5d2d2a0a39e0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d29e36280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7f6830 .functor NOT 1, L_0x5d2d2a7f64d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a0a3bc0_0 .net "a", 0 0, L_0x5d2d2a7f64d0;  alias, 1 drivers
v0x5d2d2a0a3ca0_0 .net "out", 0 0, L_0x5d2d2a7f6830;  alias, 1 drivers
S_0x5d2d2a0dcc70 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d29e36280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7f6c80 .functor NOT 1, L_0x5d2d2a7f72f0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a0dce50_0 .net "a", 0 0, L_0x5d2d2a7f72f0;  alias, 1 drivers
v0x5d2d2a0dcef0_0 .net "out", 0 0, L_0x5d2d2a7f6c80;  alias, 1 drivers
S_0x5d2d2a115660 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d29e36280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7f6fd0 .functor NOT 1, L_0x5d2d2a7f6f60, C4<0>, C4<0>, C4<0>;
v0x5d2d2a115840_0 .net "a", 0 0, L_0x5d2d2a7f6f60;  alias, 1 drivers
v0x5d2d2a115910_0 .net "out", 0 0, L_0x5d2d2a7f6fd0;  alias, 1 drivers
S_0x5d2d2a29c1a0 .scope generate, "rcpa2Loop[2]" "rcpa2Loop[2]" 4 16, 4 16 0, S_0x5d2d29e261d0;
 .timescale -9 -12;
P_0x5d2d2a29c380 .param/l "i" 0 4 16, +C4<010>;
S_0x5d2d2a2d3880 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a29c1a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d293943f0_0 .net "Y", 0 0, L_0x5d2d2a7f5e10;  1 drivers
v0x5d2d293a98d0_0 .net "a", 0 0, L_0x5d2d2a7f5530;  1 drivers
v0x5d2d29393470_0 .net "b", 0 0, L_0x5d2d2a7f62d0;  1 drivers
v0x5d2d29392670_0 .net "cIn", 0 0, L_0x5d2d2a7f5710;  1 drivers
v0x5d2d29392710_0 .net "cOut", 0 0, L_0x5d2d2a7f61d0;  1 drivers
v0x5d2d293927b0_0 .net "fIn", 0 0, L_0x5d2d2a7f6430;  1 drivers
v0x5d2d293928a0_0 .net "fOut", 0 0, L_0x5d2d2a7f5930;  1 drivers
v0x5d2d29392940_0 .net "notCIn", 0 0, L_0x5d2d2a7f5a30;  1 drivers
v0x5d2d293929e0_0 .net "notCOut", 0 0, L_0x5d2d2a7f6160;  1 drivers
v0x5d2d29392a80_0 .net "notFIn", 0 0, L_0x5d2d2a7f5e80;  1 drivers
v0x5d2d29390a00_0 .net "notFOut", 0 0, L_0x5d2d2a7f58c0;  1 drivers
v0x5d2d29390af0_0 .net "s", 0 0, L_0x5d2d2a7f5ff0;  1 drivers
S_0x5d2d2a30cbd0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a2d3880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a29d6e0_0 .net "a", 0 0, L_0x5d2d2a7f5530;  alias, 1 drivers
v0x5d2d2a29d7b0_0 .net "b", 0 0, L_0x5d2d2a7f62d0;  alias, 1 drivers
v0x5d2d2a29d880_0 .net "c", 0 0, L_0x5d2d2a7f5a30;  alias, 1 drivers
v0x5d2d2a29d980_0 .net "node1", 0 0, L_0x5d2d2a7f5ba0;  1 drivers
v0x5d2d29356cf0_0 .net "node2", 0 0, L_0x5d2d2a7f5c10;  1 drivers
v0x5d2d29356e30_0 .net "out", 0 0, L_0x5d2d2a7f5e10;  alias, 1 drivers
S_0x5d2d2a3455c0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a30cbd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7f5d10 .functor AND 1, L_0x5d2d2a7f5c10, L_0x5d2d2a7f5a30, C4<1>, C4<1>;
L_0x5d2d2a7f5e10 .functor NOT 1, L_0x5d2d2a7f5d10, C4<0>, C4<0>, C4<0>;
v0x5d2d2a345830_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7f5d10;  1 drivers
v0x5d2d2a29c440_0 .net "a", 0 0, L_0x5d2d2a7f5c10;  alias, 1 drivers
v0x5d2d2a2d3b10_0 .net "b", 0 0, L_0x5d2d2a7f5a30;  alias, 1 drivers
v0x5d2d2a30ce00_0 .net "out", 0 0, L_0x5d2d2a7f5e10;  alias, 1 drivers
S_0x5d2d2a37d510 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a30cbd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7f5b30 .functor OR 1, L_0x5d2d2a7f5530, L_0x5d2d2a7f62d0, C4<0>, C4<0>;
L_0x5d2d2a7f5ba0 .functor NOT 1, L_0x5d2d2a7f5b30, C4<0>, C4<0>, C4<0>;
v0x5d2d2a37d740_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7f5b30;  1 drivers
v0x5d2d2a14eb20_0 .net "a", 0 0, L_0x5d2d2a7f5530;  alias, 1 drivers
v0x5d2d2a14ebe0_0 .net "b", 0 0, L_0x5d2d2a7f62d0;  alias, 1 drivers
v0x5d2d2a14ecb0_0 .net "out", 0 0, L_0x5d2d2a7f5ba0;  alias, 1 drivers
S_0x5d2d2a1be180 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a30cbd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7f5c10 .functor NOT 1, L_0x5d2d2a7f5ba0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a1be340_0 .net "a", 0 0, L_0x5d2d2a7f5ba0;  alias, 1 drivers
v0x5d2d2a1be410_0 .net "out", 0 0, L_0x5d2d2a7f5c10;  alias, 1 drivers
S_0x5d2d29356ed0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a2d3880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7f57c0 .functor AND 1, L_0x5d2d2a7f5530, L_0x5d2d2a7f62d0, C4<1>, C4<1>;
L_0x5d2d2a7f58c0 .functor NOT 1, L_0x5d2d2a7f57c0, C4<0>, C4<0>, C4<0>;
v0x5d2d29357100_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7f57c0;  1 drivers
v0x5d2d293b8720_0 .net "a", 0 0, L_0x5d2d2a7f5530;  alias, 1 drivers
v0x5d2d293b8830_0 .net "b", 0 0, L_0x5d2d2a7f62d0;  alias, 1 drivers
v0x5d2d293b8920_0 .net "out", 0 0, L_0x5d2d2a7f58c0;  alias, 1 drivers
S_0x5d2d293b8a20 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a2d3880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7f5ef0 .functor AND 1, L_0x5d2d2a7f5e80, L_0x5d2d2a7f5e10, C4<1>, C4<1>;
L_0x5d2d2a7f5ff0 .functor NOT 1, L_0x5d2d2a7f5ef0, C4<0>, C4<0>, C4<0>;
v0x5d2d293a1160_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7f5ef0;  1 drivers
v0x5d2d293a1240_0 .net "a", 0 0, L_0x5d2d2a7f5e80;  alias, 1 drivers
v0x5d2d293a1300_0 .net "b", 0 0, L_0x5d2d2a7f5e10;  alias, 1 drivers
v0x5d2d293a13f0_0 .net "out", 0 0, L_0x5d2d2a7f5ff0;  alias, 1 drivers
S_0x5d2d293a5370 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a2d3880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7f6060 .functor AND 1, L_0x5d2d2a7f6430, L_0x5d2d2a7f5e10, C4<1>, C4<1>;
L_0x5d2d2a7f6160 .functor NOT 1, L_0x5d2d2a7f6060, C4<0>, C4<0>, C4<0>;
v0x5d2d293a55a0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7f6060;  1 drivers
v0x5d2d293a56a0_0 .net "a", 0 0, L_0x5d2d2a7f6430;  alias, 1 drivers
v0x5d2d293a5760_0 .net "b", 0 0, L_0x5d2d2a7f5e10;  alias, 1 drivers
v0x5d2d293a1510_0 .net "out", 0 0, L_0x5d2d2a7f6160;  alias, 1 drivers
S_0x5d2d293a94e0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a2d3880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7f5930 .functor NOT 1, L_0x5d2d2a7f58c0, C4<0>, C4<0>, C4<0>;
v0x5d2d293a9710_0 .net "a", 0 0, L_0x5d2d2a7f58c0;  alias, 1 drivers
v0x5d2d293a97d0_0 .net "out", 0 0, L_0x5d2d2a7f5930;  alias, 1 drivers
S_0x5d2d2939c640 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a2d3880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7f5a30 .functor NOT 1, L_0x5d2d2a7f5710, C4<0>, C4<0>, C4<0>;
v0x5d2d2939c860_0 .net "a", 0 0, L_0x5d2d2a7f5710;  alias, 1 drivers
v0x5d2d2939c940_0 .net "out", 0 0, L_0x5d2d2a7f5a30;  alias, 1 drivers
S_0x5d2d293930d0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a2d3880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7f5e80 .functor NOT 1, L_0x5d2d2a7f6430, C4<0>, C4<0>, C4<0>;
v0x5d2d293932f0_0 .net "a", 0 0, L_0x5d2d2a7f6430;  alias, 1 drivers
v0x5d2d293933b0_0 .net "out", 0 0, L_0x5d2d2a7f5e80;  alias, 1 drivers
S_0x5d2d29394010 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a2d3880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7f61d0 .functor NOT 1, L_0x5d2d2a7f6160, C4<0>, C4<0>, C4<0>;
v0x5d2d29394230_0 .net "a", 0 0, L_0x5d2d2a7f6160;  alias, 1 drivers
v0x5d2d293942f0_0 .net "out", 0 0, L_0x5d2d2a7f61d0;  alias, 1 drivers
S_0x5d2d29390bb0 .scope generate, "rcpa2Loop[3]" "rcpa2Loop[3]" 4 16, 4 16 0, S_0x5d2d29e261d0;
 .timescale -9 -12;
P_0x5d2d29390db0 .param/l "i" 0 4 16, +C4<011>;
S_0x5d2d293ad650 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d29390bb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a3ec640_0 .net "Y", 0 0, L_0x5d2d2a7f4f30;  1 drivers
v0x5d2d2a3ec6e0_0 .net "a", 0 0, L_0x5d2d2a7f53f0;  1 drivers
v0x5d2d2a3ec780_0 .net "b", 0 0, L_0x5d2d2a7f5490;  1 drivers
v0x5d2d2a3ec820_0 .net "cIn", 0 0, L_0x5d2d2a7f55d0;  1 drivers
v0x5d2d2a3ec8c0_0 .net "cOut", 0 0, L_0x5d2d2a7f52f0;  1 drivers
v0x5d2d2a3ec960_0 .net "fIn", 0 0, L_0x5d2d2a7f5670;  1 drivers
v0x5d2d2a3eca00_0 .net "fOut", 0 0, L_0x5d2d2a7f4a50;  1 drivers
v0x5d2d2a3ecaa0_0 .net "notCIn", 0 0, L_0x5d2d2a7f4b50;  1 drivers
v0x5d2d2a3ecb40_0 .net "notCOut", 0 0, L_0x5d2d2a7f5280;  1 drivers
v0x5d2d2a3ecbe0_0 .net "notFIn", 0 0, L_0x5d2d2a7f4fa0;  1 drivers
v0x5d2d2a3ecc80_0 .net "notFOut", 0 0, L_0x5d2d2a7f49e0;  1 drivers
v0x5d2d2a3ecd20_0 .net "s", 0 0, L_0x5d2d2a7f5110;  1 drivers
S_0x5d2d293ad8e0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d293ad650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a3eab10_0 .net "a", 0 0, L_0x5d2d2a7f53f0;  alias, 1 drivers
v0x5d2d2a3eabb0_0 .net "b", 0 0, L_0x5d2d2a7f5490;  alias, 1 drivers
v0x5d2d2a3eac50_0 .net "c", 0 0, L_0x5d2d2a7f4b50;  alias, 1 drivers
v0x5d2d2a3eacf0_0 .net "node1", 0 0, L_0x5d2d2a7f4cc0;  1 drivers
v0x5d2d2a3ead90_0 .net "node2", 0 0, L_0x5d2d2a7f4d30;  1 drivers
v0x5d2d2a3eae30_0 .net "out", 0 0, L_0x5d2d2a7f4f30;  alias, 1 drivers
S_0x5d2d293b1140 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d293ad8e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7f4e30 .functor AND 1, L_0x5d2d2a7f4d30, L_0x5d2d2a7f4b50, C4<1>, C4<1>;
L_0x5d2d2a7f4f30 .functor NOT 1, L_0x5d2d2a7f4e30, C4<0>, C4<0>, C4<0>;
v0x5d2d293b13b0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7f4e30;  1 drivers
v0x5d2d293b14b0_0 .net "a", 0 0, L_0x5d2d2a7f4d30;  alias, 1 drivers
v0x5d2d293b4c20_0 .net "b", 0 0, L_0x5d2d2a7f4b50;  alias, 1 drivers
v0x5d2d293b4cc0_0 .net "out", 0 0, L_0x5d2d2a7f4f30;  alias, 1 drivers
S_0x5d2d293b4e00 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d293ad8e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7f4c50 .functor OR 1, L_0x5d2d2a7f53f0, L_0x5d2d2a7f5490, C4<0>, C4<0>;
L_0x5d2d2a7f4cc0 .functor NOT 1, L_0x5d2d2a7f4c50, C4<0>, C4<0>, C4<0>;
v0x5d2d293b5030_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7f4c50;  1 drivers
v0x5d2d29395dc0_0 .net "a", 0 0, L_0x5d2d2a7f53f0;  alias, 1 drivers
v0x5d2d29395ea0_0 .net "b", 0 0, L_0x5d2d2a7f5490;  alias, 1 drivers
v0x5d2d29395f40_0 .net "out", 0 0, L_0x5d2d2a7f4cc0;  alias, 1 drivers
S_0x5d2d29396080 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d293ad8e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7f4d30 .functor NOT 1, L_0x5d2d2a7f4cc0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3ea9d0_0 .net "a", 0 0, L_0x5d2d2a7f4cc0;  alias, 1 drivers
v0x5d2d2a3eaa70_0 .net "out", 0 0, L_0x5d2d2a7f4d30;  alias, 1 drivers
S_0x5d2d2a3eaed0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d293ad650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7f3570 .functor AND 1, L_0x5d2d2a7f53f0, L_0x5d2d2a7f5490, C4<1>, C4<1>;
L_0x5d2d2a7f49e0 .functor NOT 1, L_0x5d2d2a7f3570, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3eb060_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7f3570;  1 drivers
v0x5d2d2a3eb100_0 .net "a", 0 0, L_0x5d2d2a7f53f0;  alias, 1 drivers
v0x5d2d2a3eb1a0_0 .net "b", 0 0, L_0x5d2d2a7f5490;  alias, 1 drivers
v0x5d2d2a3eb240_0 .net "out", 0 0, L_0x5d2d2a7f49e0;  alias, 1 drivers
S_0x5d2d2a3eb2e0 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d293ad650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7f5010 .functor AND 1, L_0x5d2d2a7f4fa0, L_0x5d2d2a7f4f30, C4<1>, C4<1>;
L_0x5d2d2a7f5110 .functor NOT 1, L_0x5d2d2a7f5010, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3eb470_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7f5010;  1 drivers
v0x5d2d2a3eb510_0 .net "a", 0 0, L_0x5d2d2a7f4fa0;  alias, 1 drivers
v0x5d2d2a3eb5b0_0 .net "b", 0 0, L_0x5d2d2a7f4f30;  alias, 1 drivers
v0x5d2d2a3eb650_0 .net "out", 0 0, L_0x5d2d2a7f5110;  alias, 1 drivers
S_0x5d2d2a3eb6f0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d293ad650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7f5180 .functor AND 1, L_0x5d2d2a7f5670, L_0x5d2d2a7f4f30, C4<1>, C4<1>;
L_0x5d2d2a7f5280 .functor NOT 1, L_0x5d2d2a7f5180, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3eb880_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7f5180;  1 drivers
v0x5d2d2a3eb920_0 .net "a", 0 0, L_0x5d2d2a7f5670;  alias, 1 drivers
v0x5d2d2a3eb9c0_0 .net "b", 0 0, L_0x5d2d2a7f4f30;  alias, 1 drivers
v0x5d2d2a3eba60_0 .net "out", 0 0, L_0x5d2d2a7f5280;  alias, 1 drivers
S_0x5d2d2a3ebb00 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d293ad650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7f4a50 .functor NOT 1, L_0x5d2d2a7f49e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3ebc90_0 .net "a", 0 0, L_0x5d2d2a7f49e0;  alias, 1 drivers
v0x5d2d2a3ebd30_0 .net "out", 0 0, L_0x5d2d2a7f4a50;  alias, 1 drivers
S_0x5d2d2a3ebdd0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d293ad650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7f4b50 .functor NOT 1, L_0x5d2d2a7f55d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3ebf60_0 .net "a", 0 0, L_0x5d2d2a7f55d0;  alias, 1 drivers
v0x5d2d2a3ec000_0 .net "out", 0 0, L_0x5d2d2a7f4b50;  alias, 1 drivers
S_0x5d2d2a3ec0a0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d293ad650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7f4fa0 .functor NOT 1, L_0x5d2d2a7f5670, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3ec230_0 .net "a", 0 0, L_0x5d2d2a7f5670;  alias, 1 drivers
v0x5d2d2a3ec2d0_0 .net "out", 0 0, L_0x5d2d2a7f4fa0;  alias, 1 drivers
S_0x5d2d2a3ec370 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d293ad650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7f52f0 .functor NOT 1, L_0x5d2d2a7f5280, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3ec500_0 .net "a", 0 0, L_0x5d2d2a7f5280;  alias, 1 drivers
v0x5d2d2a3ec5a0_0 .net "out", 0 0, L_0x5d2d2a7f52f0;  alias, 1 drivers
S_0x5d2d2a3ecdc0 .scope generate, "rcpa2Loop[4]" "rcpa2Loop[4]" 4 16, 4 16 0, S_0x5d2d29e261d0;
 .timescale -9 -12;
P_0x5d2d29ff3510 .param/l "i" 0 4 16, +C4<0100>;
S_0x5d2d2a3ecf50 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a3ecdc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a3ef940_0 .net "Y", 0 0, L_0x5d2d2a7f3e40;  1 drivers
v0x5d2d2a3ef9e0_0 .net "a", 0 0, L_0x5d2d2a7f42f0;  1 drivers
v0x5d2d2a3efa80_0 .net "b", 0 0, L_0x5d2d2a7f4420;  1 drivers
v0x5d2d2a3efb20_0 .net "cIn", 0 0, L_0x5d2d2a7f45d0;  1 drivers
v0x5d2d2a3efbc0_0 .net "cOut", 0 0, L_0x5d2d2a7f41f0;  1 drivers
v0x5d2d2a3efc60_0 .net "fIn", 0 0, L_0x5d2d2a7f4700;  1 drivers
v0x5d2d2a3efd00_0 .net "fOut", 0 0, L_0x5d2d2a7f3840;  1 drivers
v0x5d2d2a3efda0_0 .net "notCIn", 0 0, L_0x5d2d2a7f3980;  1 drivers
v0x5d2d2a3efe40_0 .net "notCOut", 0 0, L_0x5d2d2a7f4180;  1 drivers
v0x5d2d2a3efee0_0 .net "notFIn", 0 0, L_0x5d2d2a7f3ed0;  1 drivers
v0x5d2d2a3eff80_0 .net "notFOut", 0 0, L_0x5d2d2a7f37b0;  1 drivers
v0x5d2d2a3f0020_0 .net "s", 0 0, L_0x5d2d2a7d6bd0;  1 drivers
S_0x5d2d2a3ed190 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a3ecf50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a3ede10_0 .net "a", 0 0, L_0x5d2d2a7f42f0;  alias, 1 drivers
v0x5d2d2a3edeb0_0 .net "b", 0 0, L_0x5d2d2a7f4420;  alias, 1 drivers
v0x5d2d2a3edf50_0 .net "c", 0 0, L_0x5d2d2a7f3980;  alias, 1 drivers
v0x5d2d2a3edff0_0 .net "node1", 0 0, L_0x5d2d2a7f3b50;  1 drivers
v0x5d2d2a3ee090_0 .net "node2", 0 0, L_0x5d2d2a7f3be0;  1 drivers
v0x5d2d2a3ee130_0 .net "out", 0 0, L_0x5d2d2a7f3e40;  alias, 1 drivers
S_0x5d2d2a3ed320 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a3ed190;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7f3d20 .functor AND 1, L_0x5d2d2a7f3be0, L_0x5d2d2a7f3980, C4<1>, C4<1>;
L_0x5d2d2a7f3e40 .functor NOT 1, L_0x5d2d2a7f3d20, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3ed4b0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7f3d20;  1 drivers
v0x5d2d2a3ed550_0 .net "a", 0 0, L_0x5d2d2a7f3be0;  alias, 1 drivers
v0x5d2d2a3ed5f0_0 .net "b", 0 0, L_0x5d2d2a7f3980;  alias, 1 drivers
v0x5d2d2a3ed690_0 .net "out", 0 0, L_0x5d2d2a7f3e40;  alias, 1 drivers
S_0x5d2d2a3ed730 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a3ed190;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7f3ac0 .functor OR 1, L_0x5d2d2a7f42f0, L_0x5d2d2a7f4420, C4<0>, C4<0>;
L_0x5d2d2a7f3b50 .functor NOT 1, L_0x5d2d2a7f3ac0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3ed8c0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7f3ac0;  1 drivers
v0x5d2d2a3ed960_0 .net "a", 0 0, L_0x5d2d2a7f42f0;  alias, 1 drivers
v0x5d2d2a3eda00_0 .net "b", 0 0, L_0x5d2d2a7f4420;  alias, 1 drivers
v0x5d2d2a3edaa0_0 .net "out", 0 0, L_0x5d2d2a7f3b50;  alias, 1 drivers
S_0x5d2d2a3edb40 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a3ed190;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7f3be0 .functor NOT 1, L_0x5d2d2a7f3b50, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3edcd0_0 .net "a", 0 0, L_0x5d2d2a7f3b50;  alias, 1 drivers
v0x5d2d2a3edd70_0 .net "out", 0 0, L_0x5d2d2a7f3be0;  alias, 1 drivers
S_0x5d2d2a3ee1d0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a3ecf50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7f35e0 .functor AND 1, L_0x5d2d2a7f42f0, L_0x5d2d2a7f4420, C4<1>, C4<1>;
L_0x5d2d2a7f37b0 .functor NOT 1, L_0x5d2d2a7f35e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3ee360_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7f35e0;  1 drivers
v0x5d2d2a3ee400_0 .net "a", 0 0, L_0x5d2d2a7f42f0;  alias, 1 drivers
v0x5d2d2a3ee4a0_0 .net "b", 0 0, L_0x5d2d2a7f4420;  alias, 1 drivers
v0x5d2d2a3ee540_0 .net "out", 0 0, L_0x5d2d2a7f37b0;  alias, 1 drivers
S_0x5d2d2a3ee5e0 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a3ecf50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7f3f80 .functor AND 1, L_0x5d2d2a7f3ed0, L_0x5d2d2a7f3e40, C4<1>, C4<1>;
L_0x5d2d2a7d6bd0 .functor NOT 1, L_0x5d2d2a7f3f80, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3ee770_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7f3f80;  1 drivers
v0x5d2d2a3ee810_0 .net "a", 0 0, L_0x5d2d2a7f3ed0;  alias, 1 drivers
v0x5d2d2a3ee8b0_0 .net "b", 0 0, L_0x5d2d2a7f3e40;  alias, 1 drivers
v0x5d2d2a3ee950_0 .net "out", 0 0, L_0x5d2d2a7d6bd0;  alias, 1 drivers
S_0x5d2d2a3ee9f0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a3ecf50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7f4080 .functor AND 1, L_0x5d2d2a7f4700, L_0x5d2d2a7f3e40, C4<1>, C4<1>;
L_0x5d2d2a7f4180 .functor NOT 1, L_0x5d2d2a7f4080, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3eeb80_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7f4080;  1 drivers
v0x5d2d2a3eec20_0 .net "a", 0 0, L_0x5d2d2a7f4700;  alias, 1 drivers
v0x5d2d2a3eecc0_0 .net "b", 0 0, L_0x5d2d2a7f3e40;  alias, 1 drivers
v0x5d2d2a3eed60_0 .net "out", 0 0, L_0x5d2d2a7f4180;  alias, 1 drivers
S_0x5d2d2a3eee00 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a3ecf50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7f3840 .functor NOT 1, L_0x5d2d2a7f37b0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3eef90_0 .net "a", 0 0, L_0x5d2d2a7f37b0;  alias, 1 drivers
v0x5d2d2a3ef030_0 .net "out", 0 0, L_0x5d2d2a7f3840;  alias, 1 drivers
S_0x5d2d2a3ef0d0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a3ecf50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7f3980 .functor NOT 1, L_0x5d2d2a7f45d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3ef260_0 .net "a", 0 0, L_0x5d2d2a7f45d0;  alias, 1 drivers
v0x5d2d2a3ef300_0 .net "out", 0 0, L_0x5d2d2a7f3980;  alias, 1 drivers
S_0x5d2d2a3ef3a0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a3ecf50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7f3ed0 .functor NOT 1, L_0x5d2d2a7f4700, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3ef530_0 .net "a", 0 0, L_0x5d2d2a7f4700;  alias, 1 drivers
v0x5d2d2a3ef5d0_0 .net "out", 0 0, L_0x5d2d2a7f3ed0;  alias, 1 drivers
S_0x5d2d2a3ef670 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a3ecf50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7f41f0 .functor NOT 1, L_0x5d2d2a7f4180, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3ef800_0 .net "a", 0 0, L_0x5d2d2a7f4180;  alias, 1 drivers
v0x5d2d2a3ef8a0_0 .net "out", 0 0, L_0x5d2d2a7f41f0;  alias, 1 drivers
S_0x5d2d2a3f00c0 .scope generate, "rcpa2Loop[5]" "rcpa2Loop[5]" 4 16, 4 16 0, S_0x5d2d29e261d0;
 .timescale -9 -12;
P_0x5d2d2a0377f0 .param/l "i" 0 4 16, +C4<0101>;
S_0x5d2d2a3f0250 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a3f00c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a3f2c40_0 .net "Y", 0 0, L_0x5d2d2a7f2cc0;  1 drivers
v0x5d2d2a3f2ce0_0 .net "a", 0 0, L_0x5d2d2a7f32f0;  1 drivers
v0x5d2d2a3f2d80_0 .net "b", 0 0, L_0x5d2d2a7f3390;  1 drivers
v0x5d2d2a3f2e20_0 .net "cIn", 0 0, L_0x5d2d2a7f3430;  1 drivers
v0x5d2d2a3f2ec0_0 .net "cOut", 0 0, L_0x5d2d2a7f3160;  1 drivers
v0x5d2d2a3f2f60_0 .net "fIn", 0 0, L_0x5d2d2a7f34d0;  1 drivers
v0x5d2d2a3f3000_0 .net "fOut", 0 0, L_0x5d2d2a7f26a0;  1 drivers
v0x5d2d2a3f30a0_0 .net "notCIn", 0 0, L_0x5d2d2a7f27e0;  1 drivers
v0x5d2d2a3f3140_0 .net "notCOut", 0 0, L_0x5d2d2a7f30d0;  1 drivers
v0x5d2d2a3f31e0_0 .net "notFIn", 0 0, L_0x5d2d2a7f2d50;  1 drivers
v0x5d2d2a3f3280_0 .net "notFOut", 0 0, L_0x5d2d2a7f2610;  1 drivers
v0x5d2d2a3f3320_0 .net "s", 0 0, L_0x5d2d2a7f2f20;  1 drivers
S_0x5d2d2a3f0490 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a3f0250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a3f1110_0 .net "a", 0 0, L_0x5d2d2a7f32f0;  alias, 1 drivers
v0x5d2d2a3f11b0_0 .net "b", 0 0, L_0x5d2d2a7f3390;  alias, 1 drivers
v0x5d2d2a3f1250_0 .net "c", 0 0, L_0x5d2d2a7f27e0;  alias, 1 drivers
v0x5d2d2a3f12f0_0 .net "node1", 0 0, L_0x5d2d2a7f29b0;  1 drivers
v0x5d2d2a3f1390_0 .net "node2", 0 0, L_0x5d2d2a7f2a40;  1 drivers
v0x5d2d2a3f1430_0 .net "out", 0 0, L_0x5d2d2a7f2cc0;  alias, 1 drivers
S_0x5d2d2a3f0620 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a3f0490;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7f2b80 .functor AND 1, L_0x5d2d2a7f2a40, L_0x5d2d2a7f27e0, C4<1>, C4<1>;
L_0x5d2d2a7f2cc0 .functor NOT 1, L_0x5d2d2a7f2b80, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3f07b0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7f2b80;  1 drivers
v0x5d2d2a3f0850_0 .net "a", 0 0, L_0x5d2d2a7f2a40;  alias, 1 drivers
v0x5d2d2a3f08f0_0 .net "b", 0 0, L_0x5d2d2a7f27e0;  alias, 1 drivers
v0x5d2d2a3f0990_0 .net "out", 0 0, L_0x5d2d2a7f2cc0;  alias, 1 drivers
S_0x5d2d2a3f0a30 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a3f0490;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7f2920 .functor OR 1, L_0x5d2d2a7f32f0, L_0x5d2d2a7f3390, C4<0>, C4<0>;
L_0x5d2d2a7f29b0 .functor NOT 1, L_0x5d2d2a7f2920, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3f0bc0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7f2920;  1 drivers
v0x5d2d2a3f0c60_0 .net "a", 0 0, L_0x5d2d2a7f32f0;  alias, 1 drivers
v0x5d2d2a3f0d00_0 .net "b", 0 0, L_0x5d2d2a7f3390;  alias, 1 drivers
v0x5d2d2a3f0da0_0 .net "out", 0 0, L_0x5d2d2a7f29b0;  alias, 1 drivers
S_0x5d2d2a3f0e40 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a3f0490;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7f2a40 .functor NOT 1, L_0x5d2d2a7f29b0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3f0fd0_0 .net "a", 0 0, L_0x5d2d2a7f29b0;  alias, 1 drivers
v0x5d2d2a3f1070_0 .net "out", 0 0, L_0x5d2d2a7f2a40;  alias, 1 drivers
S_0x5d2d2a3f14d0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a3f0250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7f2480 .functor AND 1, L_0x5d2d2a7f32f0, L_0x5d2d2a7f3390, C4<1>, C4<1>;
L_0x5d2d2a7f2610 .functor NOT 1, L_0x5d2d2a7f2480, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3f1660_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7f2480;  1 drivers
v0x5d2d2a3f1700_0 .net "a", 0 0, L_0x5d2d2a7f32f0;  alias, 1 drivers
v0x5d2d2a3f17a0_0 .net "b", 0 0, L_0x5d2d2a7f3390;  alias, 1 drivers
v0x5d2d2a3f1840_0 .net "out", 0 0, L_0x5d2d2a7f2610;  alias, 1 drivers
S_0x5d2d2a3f18e0 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a3f0250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7f2e00 .functor AND 1, L_0x5d2d2a7f2d50, L_0x5d2d2a7f2cc0, C4<1>, C4<1>;
L_0x5d2d2a7f2f20 .functor NOT 1, L_0x5d2d2a7f2e00, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3f1a70_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7f2e00;  1 drivers
v0x5d2d2a3f1b10_0 .net "a", 0 0, L_0x5d2d2a7f2d50;  alias, 1 drivers
v0x5d2d2a3f1bb0_0 .net "b", 0 0, L_0x5d2d2a7f2cc0;  alias, 1 drivers
v0x5d2d2a3f1c50_0 .net "out", 0 0, L_0x5d2d2a7f2f20;  alias, 1 drivers
S_0x5d2d2a3f1cf0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a3f0250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7f2fb0 .functor AND 1, L_0x5d2d2a7f34d0, L_0x5d2d2a7f2cc0, C4<1>, C4<1>;
L_0x5d2d2a7f30d0 .functor NOT 1, L_0x5d2d2a7f2fb0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3f1e80_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7f2fb0;  1 drivers
v0x5d2d2a3f1f20_0 .net "a", 0 0, L_0x5d2d2a7f34d0;  alias, 1 drivers
v0x5d2d2a3f1fc0_0 .net "b", 0 0, L_0x5d2d2a7f2cc0;  alias, 1 drivers
v0x5d2d2a3f2060_0 .net "out", 0 0, L_0x5d2d2a7f30d0;  alias, 1 drivers
S_0x5d2d2a3f2100 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a3f0250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7f26a0 .functor NOT 1, L_0x5d2d2a7f2610, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3f2290_0 .net "a", 0 0, L_0x5d2d2a7f2610;  alias, 1 drivers
v0x5d2d2a3f2330_0 .net "out", 0 0, L_0x5d2d2a7f26a0;  alias, 1 drivers
S_0x5d2d2a3f23d0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a3f0250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7f27e0 .functor NOT 1, L_0x5d2d2a7f3430, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3f2560_0 .net "a", 0 0, L_0x5d2d2a7f3430;  alias, 1 drivers
v0x5d2d2a3f2600_0 .net "out", 0 0, L_0x5d2d2a7f27e0;  alias, 1 drivers
S_0x5d2d2a3f26a0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a3f0250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7f2d50 .functor NOT 1, L_0x5d2d2a7f34d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3f2830_0 .net "a", 0 0, L_0x5d2d2a7f34d0;  alias, 1 drivers
v0x5d2d2a3f28d0_0 .net "out", 0 0, L_0x5d2d2a7f2d50;  alias, 1 drivers
S_0x5d2d2a3f2970 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a3f0250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7f3160 .functor NOT 1, L_0x5d2d2a7f30d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3f2b00_0 .net "a", 0 0, L_0x5d2d2a7f30d0;  alias, 1 drivers
v0x5d2d2a3f2ba0_0 .net "out", 0 0, L_0x5d2d2a7f3160;  alias, 1 drivers
S_0x5d2d2a3f33c0 .scope generate, "rcpa2Loop[6]" "rcpa2Loop[6]" 4 16, 4 16 0, S_0x5d2d29e261d0;
 .timescale -9 -12;
P_0x5d2d2a0f6430 .param/l "i" 0 4 16, +C4<0110>;
S_0x5d2d2a3f3550 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a3f33c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a3f5f40_0 .net "Y", 0 0, L_0x5d2d2a7f1c00;  1 drivers
v0x5d2d2a3f5fe0_0 .net "a", 0 0, L_0x5d2d2a7f20c0;  1 drivers
v0x5d2d2a3f6080_0 .net "b", 0 0, L_0x5d2d2a7f2160;  1 drivers
v0x5d2d2a3f6120_0 .net "cIn", 0 0, L_0x5d2d2a7f2250;  1 drivers
v0x5d2d2a3f61c0_0 .net "cOut", 0 0, L_0x5d2d2a7f1fc0;  1 drivers
v0x5d2d2a3f6260_0 .net "fIn", 0 0, L_0x5d2d2a7f2340;  1 drivers
v0x5d2d2a3f6300_0 .net "fOut", 0 0, L_0x5d2d2a7f1720;  1 drivers
v0x5d2d2a3f63a0_0 .net "notCIn", 0 0, L_0x5d2d2a7f1820;  1 drivers
v0x5d2d2a3f6440_0 .net "notCOut", 0 0, L_0x5d2d2a7f1f50;  1 drivers
v0x5d2d2a3f64e0_0 .net "notFIn", 0 0, L_0x5d2d2a7f1c70;  1 drivers
v0x5d2d2a3f6580_0 .net "notFOut", 0 0, L_0x5d2d2a7f16b0;  1 drivers
v0x5d2d2a3f6620_0 .net "s", 0 0, L_0x5d2d2a7f1de0;  1 drivers
S_0x5d2d2a3f3790 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a3f3550;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a3f4410_0 .net "a", 0 0, L_0x5d2d2a7f20c0;  alias, 1 drivers
v0x5d2d2a3f44b0_0 .net "b", 0 0, L_0x5d2d2a7f2160;  alias, 1 drivers
v0x5d2d2a3f4550_0 .net "c", 0 0, L_0x5d2d2a7f1820;  alias, 1 drivers
v0x5d2d2a3f45f0_0 .net "node1", 0 0, L_0x5d2d2a7f1990;  1 drivers
v0x5d2d2a3f4690_0 .net "node2", 0 0, L_0x5d2d2a7f1a00;  1 drivers
v0x5d2d2a3f4730_0 .net "out", 0 0, L_0x5d2d2a7f1c00;  alias, 1 drivers
S_0x5d2d2a3f3920 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a3f3790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7f1b00 .functor AND 1, L_0x5d2d2a7f1a00, L_0x5d2d2a7f1820, C4<1>, C4<1>;
L_0x5d2d2a7f1c00 .functor NOT 1, L_0x5d2d2a7f1b00, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3f3ab0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7f1b00;  1 drivers
v0x5d2d2a3f3b50_0 .net "a", 0 0, L_0x5d2d2a7f1a00;  alias, 1 drivers
v0x5d2d2a3f3bf0_0 .net "b", 0 0, L_0x5d2d2a7f1820;  alias, 1 drivers
v0x5d2d2a3f3c90_0 .net "out", 0 0, L_0x5d2d2a7f1c00;  alias, 1 drivers
S_0x5d2d2a3f3d30 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a3f3790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7f1920 .functor OR 1, L_0x5d2d2a7f20c0, L_0x5d2d2a7f2160, C4<0>, C4<0>;
L_0x5d2d2a7f1990 .functor NOT 1, L_0x5d2d2a7f1920, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3f3ec0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7f1920;  1 drivers
v0x5d2d2a3f3f60_0 .net "a", 0 0, L_0x5d2d2a7f20c0;  alias, 1 drivers
v0x5d2d2a3f4000_0 .net "b", 0 0, L_0x5d2d2a7f2160;  alias, 1 drivers
v0x5d2d2a3f40a0_0 .net "out", 0 0, L_0x5d2d2a7f1990;  alias, 1 drivers
S_0x5d2d2a3f4140 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a3f3790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7f1a00 .functor NOT 1, L_0x5d2d2a7f1990, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3f42d0_0 .net "a", 0 0, L_0x5d2d2a7f1990;  alias, 1 drivers
v0x5d2d2a3f4370_0 .net "out", 0 0, L_0x5d2d2a7f1a00;  alias, 1 drivers
S_0x5d2d2a3f47d0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a3f3550;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7f1520 .functor AND 1, L_0x5d2d2a7f20c0, L_0x5d2d2a7f2160, C4<1>, C4<1>;
L_0x5d2d2a7f16b0 .functor NOT 1, L_0x5d2d2a7f1520, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3f4960_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7f1520;  1 drivers
v0x5d2d2a3f4a00_0 .net "a", 0 0, L_0x5d2d2a7f20c0;  alias, 1 drivers
v0x5d2d2a3f4aa0_0 .net "b", 0 0, L_0x5d2d2a7f2160;  alias, 1 drivers
v0x5d2d2a3f4b40_0 .net "out", 0 0, L_0x5d2d2a7f16b0;  alias, 1 drivers
S_0x5d2d2a3f4be0 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a3f3550;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7f1ce0 .functor AND 1, L_0x5d2d2a7f1c70, L_0x5d2d2a7f1c00, C4<1>, C4<1>;
L_0x5d2d2a7f1de0 .functor NOT 1, L_0x5d2d2a7f1ce0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3f4d70_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7f1ce0;  1 drivers
v0x5d2d2a3f4e10_0 .net "a", 0 0, L_0x5d2d2a7f1c70;  alias, 1 drivers
v0x5d2d2a3f4eb0_0 .net "b", 0 0, L_0x5d2d2a7f1c00;  alias, 1 drivers
v0x5d2d2a3f4f50_0 .net "out", 0 0, L_0x5d2d2a7f1de0;  alias, 1 drivers
S_0x5d2d2a3f4ff0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a3f3550;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7f1e50 .functor AND 1, L_0x5d2d2a7f2340, L_0x5d2d2a7f1c00, C4<1>, C4<1>;
L_0x5d2d2a7f1f50 .functor NOT 1, L_0x5d2d2a7f1e50, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3f5180_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7f1e50;  1 drivers
v0x5d2d2a3f5220_0 .net "a", 0 0, L_0x5d2d2a7f2340;  alias, 1 drivers
v0x5d2d2a3f52c0_0 .net "b", 0 0, L_0x5d2d2a7f1c00;  alias, 1 drivers
v0x5d2d2a3f5360_0 .net "out", 0 0, L_0x5d2d2a7f1f50;  alias, 1 drivers
S_0x5d2d2a3f5400 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a3f3550;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7f1720 .functor NOT 1, L_0x5d2d2a7f16b0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3f5590_0 .net "a", 0 0, L_0x5d2d2a7f16b0;  alias, 1 drivers
v0x5d2d2a3f5630_0 .net "out", 0 0, L_0x5d2d2a7f1720;  alias, 1 drivers
S_0x5d2d2a3f56d0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a3f3550;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7f1820 .functor NOT 1, L_0x5d2d2a7f2250, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3f5860_0 .net "a", 0 0, L_0x5d2d2a7f2250;  alias, 1 drivers
v0x5d2d2a3f5900_0 .net "out", 0 0, L_0x5d2d2a7f1820;  alias, 1 drivers
S_0x5d2d2a3f59a0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a3f3550;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7f1c70 .functor NOT 1, L_0x5d2d2a7f2340, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3f5b30_0 .net "a", 0 0, L_0x5d2d2a7f2340;  alias, 1 drivers
v0x5d2d2a3f5bd0_0 .net "out", 0 0, L_0x5d2d2a7f1c70;  alias, 1 drivers
S_0x5d2d2a3f5c70 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a3f3550;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7f1fc0 .functor NOT 1, L_0x5d2d2a7f1f50, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3f5e00_0 .net "a", 0 0, L_0x5d2d2a7f1f50;  alias, 1 drivers
v0x5d2d2a3f5ea0_0 .net "out", 0 0, L_0x5d2d2a7f1fc0;  alias, 1 drivers
S_0x5d2d2a3f66c0 .scope generate, "rcpa2Loop[7]" "rcpa2Loop[7]" 4 16, 4 16 0, S_0x5d2d29e261d0;
 .timescale -9 -12;
P_0x5d2d2a201040 .param/l "i" 0 4 16, +C4<0111>;
S_0x5d2d2a3f6850 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a3f66c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a3f9240_0 .net "Y", 0 0, L_0x5d2d2a7f0d90;  1 drivers
v0x5d2d2a3f92e0_0 .net "a", 0 0, L_0x5d2d2a7f12a0;  1 drivers
v0x5d2d2a3f9380_0 .net "b", 0 0, L_0x5d2d2a7f1340;  1 drivers
v0x5d2d2a3f9420_0 .net "cIn", 0 0, L_0x5d2d2a7f13e0;  1 drivers
v0x5d2d2a3f94c0_0 .net "cOut", 0 0, L_0x5d2d2a7f1150;  1 drivers
v0x5d2d2a3f9560_0 .net "fIn", 0 0, L_0x5d2d2a7f1480;  1 drivers
v0x5d2d2a3f9600_0 .net "fOut", 0 0, L_0x5d2d2a7f09d0;  1 drivers
v0x5d2d2a3f96a0_0 .net "notCIn", 0 0, L_0x5d2d2a7f0a40;  1 drivers
v0x5d2d2a3f9740_0 .net "notCOut", 0 0, L_0x5d2d2a7f10e0;  1 drivers
v0x5d2d2a3f97e0_0 .net "notFIn", 0 0, L_0x5d2d2a7f0e00;  1 drivers
v0x5d2d2a3f9880_0 .net "notFOut", 0 0, L_0x5d2d2a7f0960;  1 drivers
v0x5d2d2a3f9920_0 .net "s", 0 0, L_0x5d2d2a7f0f70;  1 drivers
S_0x5d2d2a3f6a90 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a3f6850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a3f7710_0 .net "a", 0 0, L_0x5d2d2a7f12a0;  alias, 1 drivers
v0x5d2d2a3f77b0_0 .net "b", 0 0, L_0x5d2d2a7f1340;  alias, 1 drivers
v0x5d2d2a3f7850_0 .net "c", 0 0, L_0x5d2d2a7f0a40;  alias, 1 drivers
v0x5d2d2a3f78f0_0 .net "node1", 0 0, L_0x5d2d2a7f0b20;  1 drivers
v0x5d2d2a3f7990_0 .net "node2", 0 0, L_0x5d2d2a7f0b90;  1 drivers
v0x5d2d2a3f7a30_0 .net "out", 0 0, L_0x5d2d2a7f0d90;  alias, 1 drivers
S_0x5d2d2a3f6c20 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a3f6a90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7f0c90 .functor AND 1, L_0x5d2d2a7f0b90, L_0x5d2d2a7f0a40, C4<1>, C4<1>;
L_0x5d2d2a7f0d90 .functor NOT 1, L_0x5d2d2a7f0c90, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3f6db0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7f0c90;  1 drivers
v0x5d2d2a3f6e50_0 .net "a", 0 0, L_0x5d2d2a7f0b90;  alias, 1 drivers
v0x5d2d2a3f6ef0_0 .net "b", 0 0, L_0x5d2d2a7f0a40;  alias, 1 drivers
v0x5d2d2a3f6f90_0 .net "out", 0 0, L_0x5d2d2a7f0d90;  alias, 1 drivers
S_0x5d2d2a3f7030 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a3f6a90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7f0ab0 .functor OR 1, L_0x5d2d2a7f12a0, L_0x5d2d2a7f1340, C4<0>, C4<0>;
L_0x5d2d2a7f0b20 .functor NOT 1, L_0x5d2d2a7f0ab0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3f71c0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7f0ab0;  1 drivers
v0x5d2d2a3f7260_0 .net "a", 0 0, L_0x5d2d2a7f12a0;  alias, 1 drivers
v0x5d2d2a3f7300_0 .net "b", 0 0, L_0x5d2d2a7f1340;  alias, 1 drivers
v0x5d2d2a3f73a0_0 .net "out", 0 0, L_0x5d2d2a7f0b20;  alias, 1 drivers
S_0x5d2d2a3f7440 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a3f6a90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7f0b90 .functor NOT 1, L_0x5d2d2a7f0b20, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3f75d0_0 .net "a", 0 0, L_0x5d2d2a7f0b20;  alias, 1 drivers
v0x5d2d2a3f7670_0 .net "out", 0 0, L_0x5d2d2a7f0b90;  alias, 1 drivers
S_0x5d2d2a3f7ad0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a3f6850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7f0850 .functor AND 1, L_0x5d2d2a7f12a0, L_0x5d2d2a7f1340, C4<1>, C4<1>;
L_0x5d2d2a7f0960 .functor NOT 1, L_0x5d2d2a7f0850, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3f7c60_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7f0850;  1 drivers
v0x5d2d2a3f7d00_0 .net "a", 0 0, L_0x5d2d2a7f12a0;  alias, 1 drivers
v0x5d2d2a3f7da0_0 .net "b", 0 0, L_0x5d2d2a7f1340;  alias, 1 drivers
v0x5d2d2a3f7e40_0 .net "out", 0 0, L_0x5d2d2a7f0960;  alias, 1 drivers
S_0x5d2d2a3f7ee0 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a3f6850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7f0e70 .functor AND 1, L_0x5d2d2a7f0e00, L_0x5d2d2a7f0d90, C4<1>, C4<1>;
L_0x5d2d2a7f0f70 .functor NOT 1, L_0x5d2d2a7f0e70, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3f8070_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7f0e70;  1 drivers
v0x5d2d2a3f8110_0 .net "a", 0 0, L_0x5d2d2a7f0e00;  alias, 1 drivers
v0x5d2d2a3f81b0_0 .net "b", 0 0, L_0x5d2d2a7f0d90;  alias, 1 drivers
v0x5d2d2a3f8250_0 .net "out", 0 0, L_0x5d2d2a7f0f70;  alias, 1 drivers
S_0x5d2d2a3f82f0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a3f6850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7f0fe0 .functor AND 1, L_0x5d2d2a7f1480, L_0x5d2d2a7f0d90, C4<1>, C4<1>;
L_0x5d2d2a7f10e0 .functor NOT 1, L_0x5d2d2a7f0fe0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3f8480_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7f0fe0;  1 drivers
v0x5d2d2a3f8520_0 .net "a", 0 0, L_0x5d2d2a7f1480;  alias, 1 drivers
v0x5d2d2a3f85c0_0 .net "b", 0 0, L_0x5d2d2a7f0d90;  alias, 1 drivers
v0x5d2d2a3f8660_0 .net "out", 0 0, L_0x5d2d2a7f10e0;  alias, 1 drivers
S_0x5d2d2a3f8700 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a3f6850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7f09d0 .functor NOT 1, L_0x5d2d2a7f0960, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3f8890_0 .net "a", 0 0, L_0x5d2d2a7f0960;  alias, 1 drivers
v0x5d2d2a3f8930_0 .net "out", 0 0, L_0x5d2d2a7f09d0;  alias, 1 drivers
S_0x5d2d2a3f89d0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a3f6850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7f0a40 .functor NOT 1, L_0x5d2d2a7f13e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3f8b60_0 .net "a", 0 0, L_0x5d2d2a7f13e0;  alias, 1 drivers
v0x5d2d2a3f8c00_0 .net "out", 0 0, L_0x5d2d2a7f0a40;  alias, 1 drivers
S_0x5d2d2a3f8ca0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a3f6850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7f0e00 .functor NOT 1, L_0x5d2d2a7f1480, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3f8e30_0 .net "a", 0 0, L_0x5d2d2a7f1480;  alias, 1 drivers
v0x5d2d2a3f8ed0_0 .net "out", 0 0, L_0x5d2d2a7f0e00;  alias, 1 drivers
S_0x5d2d2a3f8f70 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a3f6850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7f1150 .functor NOT 1, L_0x5d2d2a7f10e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3f9100_0 .net "a", 0 0, L_0x5d2d2a7f10e0;  alias, 1 drivers
v0x5d2d2a3f91a0_0 .net "out", 0 0, L_0x5d2d2a7f1150;  alias, 1 drivers
S_0x5d2d2a3f9ec0 .scope module, "nBitRippleCarryAdderInst" "nBitRippleCarryAdder" 3 23, 8 3 0, S_0x5d2d29ec8c50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 8 "A";
    .port_info 3 /INPUT 8 "B";
    .port_info 4 /INPUT 1 "cin";
P_0x5d2d2a2a9940 .param/l "N" 0 8 3, +C4<00000000000000000000000000001000>;
L_0x5d2d2a7fa730 .functor BUFZ 8, L_0x5d2d2a7fa240, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5d2d2a3fded0_0 .net "A", 7 0, L_0x5d2d2a7fa920;  1 drivers
v0x5d2d2a3fdf70_0 .net "B", 7 0, L_0x5d2d2a7fa9c0;  1 drivers
v0x5d2d2a3fe010_0 .net "carryMiddle", 7 0, L_0x5d2d2a7f9ed0;  1 drivers
v0x5d2d2a3fe0b0_0 .net "cin", 0 0, L_0x5d2d2a7f8880;  alias, 1 drivers
v0x5d2d2a3fe150_0 .net "cout", 0 0, L_0x5d2d2a7fa7a0;  alias, 1 drivers
v0x5d2d2a3fe1f0_0 .net "sum", 7 0, L_0x5d2d2a7fa730;  1 drivers
v0x5d2d2a3fe290_0 .net "sum11", 7 0, L_0x5d2d2a7fa240;  1 drivers
L_0x5d2d2a7f8dc0 .part L_0x5d2d2a7fa920, 0, 1;
L_0x5d2d2a7f8e60 .part L_0x5d2d2a7fa9c0, 0, 1;
L_0x5d2d2a7f8fe0 .part L_0x5d2d2a7fa920, 1, 1;
L_0x5d2d2a7f9080 .part L_0x5d2d2a7fa9c0, 1, 1;
L_0x5d2d2a7f9120 .part L_0x5d2d2a7f9ed0, 0, 1;
L_0x5d2d2a7f92a0 .part L_0x5d2d2a7fa920, 2, 1;
L_0x5d2d2a7f9340 .part L_0x5d2d2a7fa9c0, 2, 1;
L_0x5d2d2a7f93e0 .part L_0x5d2d2a7f9ed0, 1, 1;
L_0x5d2d2a7f9560 .part L_0x5d2d2a7fa920, 3, 1;
L_0x5d2d2a7f9600 .part L_0x5d2d2a7fa9c0, 3, 1;
L_0x5d2d2a7f96a0 .part L_0x5d2d2a7f9ed0, 2, 1;
L_0x5d2d2a7f9820 .part L_0x5d2d2a7fa920, 4, 1;
L_0x5d2d2a7f9930 .part L_0x5d2d2a7fa9c0, 4, 1;
L_0x5d2d2a7f99d0 .part L_0x5d2d2a7f9ed0, 3, 1;
L_0x5d2d2a7f9ae0 .part L_0x5d2d2a7fa920, 5, 1;
L_0x5d2d2a7f9b80 .part L_0x5d2d2a7fa9c0, 5, 1;
L_0x5d2d2a7f9cb0 .part L_0x5d2d2a7f9ed0, 4, 1;
L_0x5d2d2a7f9e30 .part L_0x5d2d2a7fa920, 6, 1;
L_0x5d2d2a7f9f70 .part L_0x5d2d2a7fa9c0, 6, 1;
L_0x5d2d2a7fa010 .part L_0x5d2d2a7f9ed0, 5, 1;
LS_0x5d2d2a7f9ed0_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a7f8d50, L_0x5d2d2a7f8f70, L_0x5d2d2a7f9230, L_0x5d2d2a7f94f0;
LS_0x5d2d2a7f9ed0_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a7f97b0, L_0x5d2d2a7f9a70, L_0x5d2d2a7f9dc0, L_0x5d2d2a7fa1d0;
L_0x5d2d2a7f9ed0 .concat8 [ 4 4 0 0], LS_0x5d2d2a7f9ed0_0_0, LS_0x5d2d2a7f9ed0_0_4;
LS_0x5d2d2a7fa240_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a7f8920, L_0x5d2d2a7f8f00, L_0x5d2d2a7f91c0, L_0x5d2d2a7f9480;
LS_0x5d2d2a7fa240_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a7f9740, L_0x5d2d2a7f98c0, L_0x5d2d2a7f9d50, L_0x5d2d2a7fa160;
L_0x5d2d2a7fa240 .concat8 [ 4 4 0 0], LS_0x5d2d2a7fa240_0_0, LS_0x5d2d2a7fa240_0_4;
L_0x5d2d2a7fa0b0 .part L_0x5d2d2a7fa920, 7, 1;
L_0x5d2d2a7fa3a0 .part L_0x5d2d2a7fa9c0, 7, 1;
L_0x5d2d2a7fa2e0 .part L_0x5d2d2a7f9ed0, 6, 1;
L_0x5d2d2a7fa7a0 .part L_0x5d2d2a7f9ed0, 7, 1;
S_0x5d2d2a3fa050 .scope generate, "genAdder[0]" "genAdder[0]" 8 9, 8 9 0, S_0x5d2d2a3f9ec0;
 .timescale -9 -12;
P_0x5d2d2a2a86b0 .param/l "i" 0 8 9, +C4<00>;
S_0x5d2d2a3fa1e0 .scope generate, "genblk2" "genblk2" 8 10, 8 10 0, S_0x5d2d2a3fa050;
 .timescale -9 -12;
S_0x5d2d2a3fa370 .scope module, "f" "FA" 8 11, 9 33 0, S_0x5d2d2a3fa1e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a7f8920 .udp UDP_sumOut, L_0x5d2d2a7f8dc0, L_0x5d2d2a7f8e60, L_0x5d2d2a7f8880;
L_0x5d2d2a7f8d50 .udp UDP_carryOut, L_0x5d2d2a7f8dc0, L_0x5d2d2a7f8e60, L_0x5d2d2a7f8880;
v0x5d2d2a3fa500_0 .net "A", 0 0, L_0x5d2d2a7f8dc0;  1 drivers
v0x5d2d2a3fa5a0_0 .net "B", 0 0, L_0x5d2d2a7f8e60;  1 drivers
v0x5d2d2a3fa640_0 .net "Cin", 0 0, L_0x5d2d2a7f8880;  alias, 1 drivers
v0x5d2d2a3fa6e0_0 .net "Cout", 0 0, L_0x5d2d2a7f8d50;  1 drivers
v0x5d2d2a3fa780_0 .net "sum", 0 0, L_0x5d2d2a7f8920;  1 drivers
S_0x5d2d2a3fa820 .scope generate, "genAdder[1]" "genAdder[1]" 8 9, 8 9 0, S_0x5d2d2a3f9ec0;
 .timescale -9 -12;
P_0x5d2d2a2fcd90 .param/l "i" 0 8 9, +C4<01>;
S_0x5d2d2a3fa9b0 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a3fa820;
 .timescale -9 -12;
S_0x5d2d2a3fab40 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a3fa9b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a7f8f00 .udp UDP_sumOut, L_0x5d2d2a7f8fe0, L_0x5d2d2a7f9080, L_0x5d2d2a7f9120;
L_0x5d2d2a7f8f70 .udp UDP_carryOut, L_0x5d2d2a7f8fe0, L_0x5d2d2a7f9080, L_0x5d2d2a7f9120;
v0x5d2d2a3facd0_0 .net "A", 0 0, L_0x5d2d2a7f8fe0;  1 drivers
v0x5d2d2a3fad70_0 .net "B", 0 0, L_0x5d2d2a7f9080;  1 drivers
v0x5d2d2a3fae10_0 .net "Cin", 0 0, L_0x5d2d2a7f9120;  1 drivers
v0x5d2d2a3faeb0_0 .net "Cout", 0 0, L_0x5d2d2a7f8f70;  1 drivers
v0x5d2d2a3faf50_0 .net "sum", 0 0, L_0x5d2d2a7f8f00;  1 drivers
S_0x5d2d2a3faff0 .scope generate, "genAdder[2]" "genAdder[2]" 8 9, 8 9 0, S_0x5d2d2a3f9ec0;
 .timescale -9 -12;
P_0x5d2d2a31c1c0 .param/l "i" 0 8 9, +C4<010>;
S_0x5d2d2a3fb180 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a3faff0;
 .timescale -9 -12;
S_0x5d2d2a3fb310 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a3fb180;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a7f91c0 .udp UDP_sumOut, L_0x5d2d2a7f92a0, L_0x5d2d2a7f9340, L_0x5d2d2a7f93e0;
L_0x5d2d2a7f9230 .udp UDP_carryOut, L_0x5d2d2a7f92a0, L_0x5d2d2a7f9340, L_0x5d2d2a7f93e0;
v0x5d2d2a3fb4a0_0 .net "A", 0 0, L_0x5d2d2a7f92a0;  1 drivers
v0x5d2d2a3fb540_0 .net "B", 0 0, L_0x5d2d2a7f9340;  1 drivers
v0x5d2d2a3fb5e0_0 .net "Cin", 0 0, L_0x5d2d2a7f93e0;  1 drivers
v0x5d2d2a3fb680_0 .net "Cout", 0 0, L_0x5d2d2a7f9230;  1 drivers
v0x5d2d2a3fb720_0 .net "sum", 0 0, L_0x5d2d2a7f91c0;  1 drivers
S_0x5d2d2a3fb7c0 .scope generate, "genAdder[3]" "genAdder[3]" 8 9, 8 9 0, S_0x5d2d2a3f9ec0;
 .timescale -9 -12;
P_0x5d2d2a340c10 .param/l "i" 0 8 9, +C4<011>;
S_0x5d2d2a3fb950 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a3fb7c0;
 .timescale -9 -12;
S_0x5d2d2a3fbae0 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a3fb950;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a7f9480 .udp UDP_sumOut, L_0x5d2d2a7f9560, L_0x5d2d2a7f9600, L_0x5d2d2a7f96a0;
L_0x5d2d2a7f94f0 .udp UDP_carryOut, L_0x5d2d2a7f9560, L_0x5d2d2a7f9600, L_0x5d2d2a7f96a0;
v0x5d2d2a3fbc70_0 .net "A", 0 0, L_0x5d2d2a7f9560;  1 drivers
v0x5d2d2a3fbd10_0 .net "B", 0 0, L_0x5d2d2a7f9600;  1 drivers
v0x5d2d2a3fbdb0_0 .net "Cin", 0 0, L_0x5d2d2a7f96a0;  1 drivers
v0x5d2d2a3fbe50_0 .net "Cout", 0 0, L_0x5d2d2a7f94f0;  1 drivers
v0x5d2d2a3fbef0_0 .net "sum", 0 0, L_0x5d2d2a7f9480;  1 drivers
S_0x5d2d2a3fbf90 .scope generate, "genAdder[4]" "genAdder[4]" 8 9, 8 9 0, S_0x5d2d2a3f9ec0;
 .timescale -9 -12;
P_0x5d2d2a37a010 .param/l "i" 0 8 9, +C4<0100>;
S_0x5d2d2a3fc120 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a3fbf90;
 .timescale -9 -12;
S_0x5d2d2a3fc2b0 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a3fc120;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a7f9740 .udp UDP_sumOut, L_0x5d2d2a7f9820, L_0x5d2d2a7f9930, L_0x5d2d2a7f99d0;
L_0x5d2d2a7f97b0 .udp UDP_carryOut, L_0x5d2d2a7f9820, L_0x5d2d2a7f9930, L_0x5d2d2a7f99d0;
v0x5d2d2a3fc440_0 .net "A", 0 0, L_0x5d2d2a7f9820;  1 drivers
v0x5d2d2a3fc4e0_0 .net "B", 0 0, L_0x5d2d2a7f9930;  1 drivers
v0x5d2d2a3fc580_0 .net "Cin", 0 0, L_0x5d2d2a7f99d0;  1 drivers
v0x5d2d2a3fc620_0 .net "Cout", 0 0, L_0x5d2d2a7f97b0;  1 drivers
v0x5d2d2a3fc6c0_0 .net "sum", 0 0, L_0x5d2d2a7f9740;  1 drivers
S_0x5d2d2a3fc760 .scope generate, "genAdder[5]" "genAdder[5]" 8 9, 8 9 0, S_0x5d2d2a3f9ec0;
 .timescale -9 -12;
P_0x5d2d2a3b19b0 .param/l "i" 0 8 9, +C4<0101>;
S_0x5d2d2a3fc8f0 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a3fc760;
 .timescale -9 -12;
S_0x5d2d2a3fca80 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a3fc8f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a7f98c0 .udp UDP_sumOut, L_0x5d2d2a7f9ae0, L_0x5d2d2a7f9b80, L_0x5d2d2a7f9cb0;
L_0x5d2d2a7f9a70 .udp UDP_carryOut, L_0x5d2d2a7f9ae0, L_0x5d2d2a7f9b80, L_0x5d2d2a7f9cb0;
v0x5d2d2a3fcc10_0 .net "A", 0 0, L_0x5d2d2a7f9ae0;  1 drivers
v0x5d2d2a3fccb0_0 .net "B", 0 0, L_0x5d2d2a7f9b80;  1 drivers
v0x5d2d2a3fcd50_0 .net "Cin", 0 0, L_0x5d2d2a7f9cb0;  1 drivers
v0x5d2d2a3fcdf0_0 .net "Cout", 0 0, L_0x5d2d2a7f9a70;  1 drivers
v0x5d2d2a3fce90_0 .net "sum", 0 0, L_0x5d2d2a7f98c0;  1 drivers
S_0x5d2d2a3fcf30 .scope generate, "genAdder[6]" "genAdder[6]" 8 9, 8 9 0, S_0x5d2d2a3f9ec0;
 .timescale -9 -12;
P_0x5d2d2a3e6170 .param/l "i" 0 8 9, +C4<0110>;
S_0x5d2d2a3fd0c0 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a3fcf30;
 .timescale -9 -12;
S_0x5d2d2a3fd250 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a3fd0c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a7f9d50 .udp UDP_sumOut, L_0x5d2d2a7f9e30, L_0x5d2d2a7f9f70, L_0x5d2d2a7fa010;
L_0x5d2d2a7f9dc0 .udp UDP_carryOut, L_0x5d2d2a7f9e30, L_0x5d2d2a7f9f70, L_0x5d2d2a7fa010;
v0x5d2d2a3fd3e0_0 .net "A", 0 0, L_0x5d2d2a7f9e30;  1 drivers
v0x5d2d2a3fd480_0 .net "B", 0 0, L_0x5d2d2a7f9f70;  1 drivers
v0x5d2d2a3fd520_0 .net "Cin", 0 0, L_0x5d2d2a7fa010;  1 drivers
v0x5d2d2a3fd5c0_0 .net "Cout", 0 0, L_0x5d2d2a7f9dc0;  1 drivers
v0x5d2d2a3fd660_0 .net "sum", 0 0, L_0x5d2d2a7f9d50;  1 drivers
S_0x5d2d2a3fd700 .scope generate, "genAdder[7]" "genAdder[7]" 8 9, 8 9 0, S_0x5d2d2a3f9ec0;
 .timescale -9 -12;
P_0x5d2d2a3d0290 .param/l "i" 0 8 9, +C4<0111>;
S_0x5d2d2a3fd890 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a3fd700;
 .timescale -9 -12;
S_0x5d2d2a3fda20 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a3fd890;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a7fa160 .udp UDP_sumOut, L_0x5d2d2a7fa0b0, L_0x5d2d2a7fa3a0, L_0x5d2d2a7fa2e0;
L_0x5d2d2a7fa1d0 .udp UDP_carryOut, L_0x5d2d2a7fa0b0, L_0x5d2d2a7fa3a0, L_0x5d2d2a7fa2e0;
v0x5d2d2a3fdbb0_0 .net "A", 0 0, L_0x5d2d2a7fa0b0;  1 drivers
v0x5d2d2a3fdc50_0 .net "B", 0 0, L_0x5d2d2a7fa3a0;  1 drivers
v0x5d2d2a3fdcf0_0 .net "Cin", 0 0, L_0x5d2d2a7fa2e0;  1 drivers
v0x5d2d2a3fdd90_0 .net "Cout", 0 0, L_0x5d2d2a7fa1d0;  1 drivers
v0x5d2d2a3fde30_0 .net "sum", 0 0, L_0x5d2d2a7fa160;  1 drivers
S_0x5d2d2a3fe6f0 .scope module, "HybridAdderLayer2_3" "HybridAdder" 2 124, 3 1 0, S_0x5d2d2a3c7af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /OUTPUT 16 "sum";
    .port_info 3 /OUTPUT 1 "cout";
P_0x5d2d2a3fe880 .param/l "N1" 0 3 1, +C4<00000000000000000000000000001000>;
P_0x5d2d2a3fe8c0 .param/l "N2" 0 3 1, +C4<00000000000000000000000000001000>;
P_0x5d2d2a3fe900 .param/l "addOrSub" 0 3 1, +C4<00000000000000000000000000000000>;
v0x5d2d2a422640_0 .net "A", 15 0, L_0x5d2d2a806d30;  1 drivers
v0x5d2d2a422740_0 .net "B", 15 0, L_0x5d2d2a806e20;  1 drivers
v0x5d2d2a422820_0 .net "cout", 0 0, L_0x5d2d2a806790;  1 drivers
v0x5d2d2a4228c0_0 .net "fn", 0 0, L_0x5d2d2a803c90;  1 drivers
v0x5d2d2a422960_0 .net "selectedB", 15 0, L_0x5d2d2a7f0590;  1 drivers
v0x5d2d2a422a50_0 .net "sum", 15 0, L_0x5d2d2a8064f0;  alias, 1 drivers
L_0x5d2d2a804020 .part L_0x5d2d2a806d30, 0, 8;
L_0x5d2d2a8040c0 .part L_0x5d2d2a7f0590, 0, 8;
L_0x5d2d2a8064f0 .concat8 [ 8 8 0 0], L_0x5d2d2a803720, L_0x5d2d2a8066d0;
L_0x5d2d2a806a00 .part L_0x5d2d2a806d30, 8, 8;
L_0x5d2d2a806af0 .part L_0x5d2d2a7f0590, 8, 8;
S_0x5d2d2a3fe950 .scope generate, "genblk1" "genblk1" 3 10, 3 10 0, S_0x5d2d2a3fe6f0;
 .timescale -9 -12;
L_0x5d2d2a7f0590 .functor BUFZ 16, L_0x5d2d2a806e20, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x5d2d2a3feae0 .scope module, "nBitRcpa2Inst" "nBitRcpa2" 3 17, 4 1 0, S_0x5d2d2a3fe6f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /OUTPUT 8 "sum";
    .port_info 3 /OUTPUT 1 "fn";
P_0x5d2d2a10d950 .param/l "N" 0 4 1, +C4<00000000000000000000000000001000>;
v0x5d2d2a41b410_0 .net "A", 7 0, L_0x5d2d2a804020;  1 drivers
v0x5d2d2a41b510_0 .net "B", 7 0, L_0x5d2d2a8040c0;  1 drivers
v0x5d2d2a41b5f0_0 .net "F", 8 0, L_0x5d2d2a803e50;  1 drivers
v0x5d2d2a41b6b0_0 .net *"_ivl_85", 0 0, L_0x5d2d2a803db0;  1 drivers
L_0x7347fc2c2450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d2d2a41b790_0 .net/2u *"_ivl_89", 0 0, L_0x7347fc2c2450;  1 drivers
v0x5d2d2a41b8c0_0 .net "carry", 8 0, L_0x5d2d2a803bf0;  1 drivers
v0x5d2d2a41b9a0_0 .net "fn", 0 0, L_0x5d2d2a803c90;  alias, 1 drivers
v0x5d2d2a41ba60_0 .net "sum", 7 0, L_0x5d2d2a803720;  1 drivers
L_0x5d2d2a7fbb20 .part L_0x5d2d2a804020, 7, 1;
L_0x5d2d2a7fbbc0 .part L_0x5d2d2a8040c0, 7, 1;
L_0x5d2d2a7fbc60 .part L_0x5d2d2a803bf0, 8, 1;
L_0x5d2d2a7fbd00 .part L_0x5d2d2a803e50, 7, 1;
L_0x5d2d2a7fc980 .part L_0x5d2d2a804020, 6, 1;
L_0x5d2d2a7fca20 .part L_0x5d2d2a8040c0, 6, 1;
L_0x5d2d2a7fcb50 .part L_0x5d2d2a803bf0, 7, 1;
L_0x5d2d2a7fcc40 .part L_0x5d2d2a803e50, 6, 1;
L_0x5d2d2a7fdc10 .part L_0x5d2d2a804020, 5, 1;
L_0x5d2d2a7fdcb0 .part L_0x5d2d2a8040c0, 5, 1;
L_0x5d2d2a7fdd50 .part L_0x5d2d2a803bf0, 6, 1;
L_0x5d2d2a7fddf0 .part L_0x5d2d2a803e50, 5, 1;
L_0x5d2d2a7fed20 .part L_0x5d2d2a804020, 4, 1;
L_0x5d2d2a7fee50 .part L_0x5d2d2a8040c0, 4, 1;
L_0x5d2d2a7fef80 .part L_0x5d2d2a803bf0, 5, 1;
L_0x5d2d2a7ff0b0 .part L_0x5d2d2a803e50, 4, 1;
L_0x5d2d2a800060 .part L_0x5d2d2a804020, 3, 1;
L_0x5d2d2a800100 .part L_0x5d2d2a8040c0, 3, 1;
L_0x5d2d2a800240 .part L_0x5d2d2a803bf0, 4, 1;
L_0x5d2d2a8002e0 .part L_0x5d2d2a803e50, 3, 1;
L_0x5d2d2a8001a0 .part L_0x5d2d2a804020, 2, 1;
L_0x5d2d2a801200 .part L_0x5d2d2a8040c0, 2, 1;
L_0x5d2d2a800380 .part L_0x5d2d2a803bf0, 3, 1;
L_0x5d2d2a801360 .part L_0x5d2d2a803e50, 2, 1;
L_0x5d2d2a802280 .part L_0x5d2d2a804020, 1, 1;
L_0x5d2d2a802320 .part L_0x5d2d2a8040c0, 1, 1;
L_0x5d2d2a801400 .part L_0x5d2d2a803bf0, 2, 1;
L_0x5d2d2a8024a0 .part L_0x5d2d2a803e50, 1, 1;
L_0x5d2d2a8033c0 .part L_0x5d2d2a804020, 0, 1;
L_0x5d2d2a803570 .part L_0x5d2d2a8040c0, 0, 1;
L_0x5d2d2a802540 .part L_0x5d2d2a803bf0, 1, 1;
L_0x5d2d2a803930 .part L_0x5d2d2a803e50, 0, 1;
LS_0x5d2d2a803720_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a803040, L_0x5d2d2a801f00, L_0x5d2d2a800e80, L_0x5d2d2a7ffcc0;
LS_0x5d2d2a803720_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a7fe9a0, L_0x5d2d2a7fd840, L_0x5d2d2a7fc660, L_0x5d2d2a7fb7f0;
L_0x5d2d2a803720 .concat8 [ 4 4 0 0], LS_0x5d2d2a803720_0_0, LS_0x5d2d2a803720_0_4;
LS_0x5d2d2a803bf0_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a803280, L_0x5d2d2a802140, L_0x5d2d2a8010c0, L_0x5d2d2a7fff20;
LS_0x5d2d2a803bf0_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a7febe0, L_0x5d2d2a7fda80, L_0x5d2d2a7fc840, L_0x5d2d2a7fb9d0;
LS_0x5d2d2a803bf0_0_8 .concat8 [ 1 0 0 0], L_0x5d2d2a803db0;
L_0x5d2d2a803bf0 .concat8 [ 4 4 1 0], LS_0x5d2d2a803bf0_0_0, LS_0x5d2d2a803bf0_0_4, LS_0x5d2d2a803bf0_0_8;
L_0x5d2d2a803db0 .part L_0x5d2d2a803e50, 8, 1;
LS_0x5d2d2a803e50_0_0 .concat8 [ 1 1 1 1], L_0x7347fc2c2450, L_0x5d2d2a8027c0, L_0x5d2d2a801680, L_0x5d2d2a800600;
LS_0x5d2d2a803e50_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a7ff460, L_0x5d2d2a7fe140, L_0x5d2d2a7fcfc0, L_0x5d2d2a7fbfa0;
LS_0x5d2d2a803e50_0_8 .concat8 [ 1 0 0 0], L_0x5d2d2a7fb1c0;
L_0x5d2d2a803e50 .concat8 [ 4 4 1 0], LS_0x5d2d2a803e50_0_0, LS_0x5d2d2a803e50_0_4, LS_0x5d2d2a803e50_0_8;
L_0x5d2d2a803c90 .part L_0x5d2d2a803e50, 8, 1;
S_0x5d2d2a3fec70 .scope generate, "rcpa2Loop[0]" "rcpa2Loop[0]" 4 16, 4 16 0, S_0x5d2d2a3feae0;
 .timescale -9 -12;
P_0x5d2d2a0d2960 .param/l "i" 0 4 16, +C4<00>;
S_0x5d2d2a3fee00 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a3fec70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a4017f0_0 .net "Y", 0 0, L_0x5d2d2a802dc0;  1 drivers
v0x5d2d2a401890_0 .net "a", 0 0, L_0x5d2d2a8033c0;  1 drivers
v0x5d2d2a401930_0 .net "b", 0 0, L_0x5d2d2a803570;  1 drivers
v0x5d2d2a4019d0_0 .net "cIn", 0 0, L_0x5d2d2a802540;  1 drivers
v0x5d2d2a401a70_0 .net "cOut", 0 0, L_0x5d2d2a803280;  1 drivers
v0x5d2d2a401b10_0 .net "fIn", 0 0, L_0x5d2d2a803930;  1 drivers
v0x5d2d2a401bb0_0 .net "fOut", 0 0, L_0x5d2d2a8027c0;  1 drivers
v0x5d2d2a401c50_0 .net "notCIn", 0 0, L_0x5d2d2a8028e0;  1 drivers
v0x5d2d2a401cf0_0 .net "notCOut", 0 0, L_0x5d2d2a8031f0;  1 drivers
v0x5d2d2a401d90_0 .net "notFIn", 0 0, L_0x5d2d2a802e50;  1 drivers
v0x5d2d2a401e30_0 .net "notFOut", 0 0, L_0x5d2d2a802750;  1 drivers
v0x5d2d2a401ed0_0 .net "s", 0 0, L_0x5d2d2a803040;  1 drivers
S_0x5d2d2a3ff040 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a3fee00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a3ffcc0_0 .net "a", 0 0, L_0x5d2d2a8033c0;  alias, 1 drivers
v0x5d2d2a3ffd60_0 .net "b", 0 0, L_0x5d2d2a803570;  alias, 1 drivers
v0x5d2d2a3ffe00_0 .net "c", 0 0, L_0x5d2d2a8028e0;  alias, 1 drivers
v0x5d2d2a3ffea0_0 .net "node1", 0 0, L_0x5d2d2a802ab0;  1 drivers
v0x5d2d2a3fff40_0 .net "node2", 0 0, L_0x5d2d2a802b40;  1 drivers
v0x5d2d2a3fffe0_0 .net "out", 0 0, L_0x5d2d2a802dc0;  alias, 1 drivers
S_0x5d2d2a3ff1d0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a3ff040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a802c80 .functor AND 1, L_0x5d2d2a802b40, L_0x5d2d2a8028e0, C4<1>, C4<1>;
L_0x5d2d2a802dc0 .functor NOT 1, L_0x5d2d2a802c80, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3ff360_0 .net *"_ivl_0", 0 0, L_0x5d2d2a802c80;  1 drivers
v0x5d2d2a3ff400_0 .net "a", 0 0, L_0x5d2d2a802b40;  alias, 1 drivers
v0x5d2d2a3ff4a0_0 .net "b", 0 0, L_0x5d2d2a8028e0;  alias, 1 drivers
v0x5d2d2a3ff540_0 .net "out", 0 0, L_0x5d2d2a802dc0;  alias, 1 drivers
S_0x5d2d2a3ff5e0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a3ff040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a802a20 .functor OR 1, L_0x5d2d2a8033c0, L_0x5d2d2a803570, C4<0>, C4<0>;
L_0x5d2d2a802ab0 .functor NOT 1, L_0x5d2d2a802a20, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3ff770_0 .net *"_ivl_0", 0 0, L_0x5d2d2a802a20;  1 drivers
v0x5d2d2a3ff810_0 .net "a", 0 0, L_0x5d2d2a8033c0;  alias, 1 drivers
v0x5d2d2a3ff8b0_0 .net "b", 0 0, L_0x5d2d2a803570;  alias, 1 drivers
v0x5d2d2a3ff950_0 .net "out", 0 0, L_0x5d2d2a802ab0;  alias, 1 drivers
S_0x5d2d2a3ff9f0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a3ff040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a802b40 .functor NOT 1, L_0x5d2d2a802ab0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a3ffb80_0 .net "a", 0 0, L_0x5d2d2a802ab0;  alias, 1 drivers
v0x5d2d2a3ffc20_0 .net "out", 0 0, L_0x5d2d2a802b40;  alias, 1 drivers
S_0x5d2d2a400080 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a3fee00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8023c0 .functor AND 1, L_0x5d2d2a8033c0, L_0x5d2d2a803570, C4<1>, C4<1>;
L_0x5d2d2a802750 .functor NOT 1, L_0x5d2d2a8023c0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a400210_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8023c0;  1 drivers
v0x5d2d2a4002b0_0 .net "a", 0 0, L_0x5d2d2a8033c0;  alias, 1 drivers
v0x5d2d2a400350_0 .net "b", 0 0, L_0x5d2d2a803570;  alias, 1 drivers
v0x5d2d2a4003f0_0 .net "out", 0 0, L_0x5d2d2a802750;  alias, 1 drivers
S_0x5d2d2a400490 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a3fee00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a802f00 .functor AND 1, L_0x5d2d2a802e50, L_0x5d2d2a802dc0, C4<1>, C4<1>;
L_0x5d2d2a803040 .functor NOT 1, L_0x5d2d2a802f00, C4<0>, C4<0>, C4<0>;
v0x5d2d2a400620_0 .net *"_ivl_0", 0 0, L_0x5d2d2a802f00;  1 drivers
v0x5d2d2a4006c0_0 .net "a", 0 0, L_0x5d2d2a802e50;  alias, 1 drivers
v0x5d2d2a400760_0 .net "b", 0 0, L_0x5d2d2a802dc0;  alias, 1 drivers
v0x5d2d2a400800_0 .net "out", 0 0, L_0x5d2d2a803040;  alias, 1 drivers
S_0x5d2d2a4008a0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a3fee00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8030d0 .functor AND 1, L_0x5d2d2a803930, L_0x5d2d2a802dc0, C4<1>, C4<1>;
L_0x5d2d2a8031f0 .functor NOT 1, L_0x5d2d2a8030d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a400a30_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8030d0;  1 drivers
v0x5d2d2a400ad0_0 .net "a", 0 0, L_0x5d2d2a803930;  alias, 1 drivers
v0x5d2d2a400b70_0 .net "b", 0 0, L_0x5d2d2a802dc0;  alias, 1 drivers
v0x5d2d2a400c10_0 .net "out", 0 0, L_0x5d2d2a8031f0;  alias, 1 drivers
S_0x5d2d2a400cb0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a3fee00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8027c0 .functor NOT 1, L_0x5d2d2a802750, C4<0>, C4<0>, C4<0>;
v0x5d2d2a400e40_0 .net "a", 0 0, L_0x5d2d2a802750;  alias, 1 drivers
v0x5d2d2a400ee0_0 .net "out", 0 0, L_0x5d2d2a8027c0;  alias, 1 drivers
S_0x5d2d2a400f80 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a3fee00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8028e0 .functor NOT 1, L_0x5d2d2a802540, C4<0>, C4<0>, C4<0>;
v0x5d2d2a401110_0 .net "a", 0 0, L_0x5d2d2a802540;  alias, 1 drivers
v0x5d2d2a4011b0_0 .net "out", 0 0, L_0x5d2d2a8028e0;  alias, 1 drivers
S_0x5d2d2a401250 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a3fee00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a802e50 .functor NOT 1, L_0x5d2d2a803930, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4013e0_0 .net "a", 0 0, L_0x5d2d2a803930;  alias, 1 drivers
v0x5d2d2a401480_0 .net "out", 0 0, L_0x5d2d2a802e50;  alias, 1 drivers
S_0x5d2d2a401520 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a3fee00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a803280 .functor NOT 1, L_0x5d2d2a8031f0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4016b0_0 .net "a", 0 0, L_0x5d2d2a8031f0;  alias, 1 drivers
v0x5d2d2a401750_0 .net "out", 0 0, L_0x5d2d2a803280;  alias, 1 drivers
S_0x5d2d2a401f70 .scope generate, "rcpa2Loop[1]" "rcpa2Loop[1]" 4 16, 4 16 0, S_0x5d2d2a3feae0;
 .timescale -9 -12;
P_0x5d2d29c96170 .param/l "i" 0 4 16, +C4<01>;
S_0x5d2d2a402100 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a401f70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a404af0_0 .net "Y", 0 0, L_0x5d2d2a801c80;  1 drivers
v0x5d2d2a404b90_0 .net "a", 0 0, L_0x5d2d2a802280;  1 drivers
v0x5d2d2a404c30_0 .net "b", 0 0, L_0x5d2d2a802320;  1 drivers
v0x5d2d2a404cd0_0 .net "cIn", 0 0, L_0x5d2d2a801400;  1 drivers
v0x5d2d2a404d70_0 .net "cOut", 0 0, L_0x5d2d2a802140;  1 drivers
v0x5d2d2a404e10_0 .net "fIn", 0 0, L_0x5d2d2a8024a0;  1 drivers
v0x5d2d2a404eb0_0 .net "fOut", 0 0, L_0x5d2d2a801680;  1 drivers
v0x5d2d2a404f50_0 .net "notCIn", 0 0, L_0x5d2d2a8017c0;  1 drivers
v0x5d2d2a404ff0_0 .net "notCOut", 0 0, L_0x5d2d2a8020b0;  1 drivers
v0x5d2d2a405090_0 .net "notFIn", 0 0, L_0x5d2d2a801d10;  1 drivers
v0x5d2d2a405130_0 .net "notFOut", 0 0, L_0x5d2d2a8015f0;  1 drivers
v0x5d2d2a4051d0_0 .net "s", 0 0, L_0x5d2d2a801f00;  1 drivers
S_0x5d2d2a402340 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a402100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a402fc0_0 .net "a", 0 0, L_0x5d2d2a802280;  alias, 1 drivers
v0x5d2d2a403060_0 .net "b", 0 0, L_0x5d2d2a802320;  alias, 1 drivers
v0x5d2d2a403100_0 .net "c", 0 0, L_0x5d2d2a8017c0;  alias, 1 drivers
v0x5d2d2a4031a0_0 .net "node1", 0 0, L_0x5d2d2a801990;  1 drivers
v0x5d2d2a403240_0 .net "node2", 0 0, L_0x5d2d2a801a20;  1 drivers
v0x5d2d2a4032e0_0 .net "out", 0 0, L_0x5d2d2a801c80;  alias, 1 drivers
S_0x5d2d2a4024d0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a402340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a801b60 .functor AND 1, L_0x5d2d2a801a20, L_0x5d2d2a8017c0, C4<1>, C4<1>;
L_0x5d2d2a801c80 .functor NOT 1, L_0x5d2d2a801b60, C4<0>, C4<0>, C4<0>;
v0x5d2d2a402660_0 .net *"_ivl_0", 0 0, L_0x5d2d2a801b60;  1 drivers
v0x5d2d2a402700_0 .net "a", 0 0, L_0x5d2d2a801a20;  alias, 1 drivers
v0x5d2d2a4027a0_0 .net "b", 0 0, L_0x5d2d2a8017c0;  alias, 1 drivers
v0x5d2d2a402840_0 .net "out", 0 0, L_0x5d2d2a801c80;  alias, 1 drivers
S_0x5d2d2a4028e0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a402340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a801900 .functor OR 1, L_0x5d2d2a802280, L_0x5d2d2a802320, C4<0>, C4<0>;
L_0x5d2d2a801990 .functor NOT 1, L_0x5d2d2a801900, C4<0>, C4<0>, C4<0>;
v0x5d2d2a402a70_0 .net *"_ivl_0", 0 0, L_0x5d2d2a801900;  1 drivers
v0x5d2d2a402b10_0 .net "a", 0 0, L_0x5d2d2a802280;  alias, 1 drivers
v0x5d2d2a402bb0_0 .net "b", 0 0, L_0x5d2d2a802320;  alias, 1 drivers
v0x5d2d2a402c50_0 .net "out", 0 0, L_0x5d2d2a801990;  alias, 1 drivers
S_0x5d2d2a402cf0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a402340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a801a20 .functor NOT 1, L_0x5d2d2a801990, C4<0>, C4<0>, C4<0>;
v0x5d2d2a402e80_0 .net "a", 0 0, L_0x5d2d2a801990;  alias, 1 drivers
v0x5d2d2a402f20_0 .net "out", 0 0, L_0x5d2d2a801a20;  alias, 1 drivers
S_0x5d2d2a403380 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a402100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8012a0 .functor AND 1, L_0x5d2d2a802280, L_0x5d2d2a802320, C4<1>, C4<1>;
L_0x5d2d2a8015f0 .functor NOT 1, L_0x5d2d2a8012a0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a403510_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8012a0;  1 drivers
v0x5d2d2a4035b0_0 .net "a", 0 0, L_0x5d2d2a802280;  alias, 1 drivers
v0x5d2d2a403650_0 .net "b", 0 0, L_0x5d2d2a802320;  alias, 1 drivers
v0x5d2d2a4036f0_0 .net "out", 0 0, L_0x5d2d2a8015f0;  alias, 1 drivers
S_0x5d2d2a403790 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a402100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a801dc0 .functor AND 1, L_0x5d2d2a801d10, L_0x5d2d2a801c80, C4<1>, C4<1>;
L_0x5d2d2a801f00 .functor NOT 1, L_0x5d2d2a801dc0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a403920_0 .net *"_ivl_0", 0 0, L_0x5d2d2a801dc0;  1 drivers
v0x5d2d2a4039c0_0 .net "a", 0 0, L_0x5d2d2a801d10;  alias, 1 drivers
v0x5d2d2a403a60_0 .net "b", 0 0, L_0x5d2d2a801c80;  alias, 1 drivers
v0x5d2d2a403b00_0 .net "out", 0 0, L_0x5d2d2a801f00;  alias, 1 drivers
S_0x5d2d2a403ba0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a402100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a801f90 .functor AND 1, L_0x5d2d2a8024a0, L_0x5d2d2a801c80, C4<1>, C4<1>;
L_0x5d2d2a8020b0 .functor NOT 1, L_0x5d2d2a801f90, C4<0>, C4<0>, C4<0>;
v0x5d2d2a403d30_0 .net *"_ivl_0", 0 0, L_0x5d2d2a801f90;  1 drivers
v0x5d2d2a403dd0_0 .net "a", 0 0, L_0x5d2d2a8024a0;  alias, 1 drivers
v0x5d2d2a403e70_0 .net "b", 0 0, L_0x5d2d2a801c80;  alias, 1 drivers
v0x5d2d2a403f10_0 .net "out", 0 0, L_0x5d2d2a8020b0;  alias, 1 drivers
S_0x5d2d2a403fb0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a402100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a801680 .functor NOT 1, L_0x5d2d2a8015f0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a404140_0 .net "a", 0 0, L_0x5d2d2a8015f0;  alias, 1 drivers
v0x5d2d2a4041e0_0 .net "out", 0 0, L_0x5d2d2a801680;  alias, 1 drivers
S_0x5d2d2a404280 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a402100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8017c0 .functor NOT 1, L_0x5d2d2a801400, C4<0>, C4<0>, C4<0>;
v0x5d2d2a404410_0 .net "a", 0 0, L_0x5d2d2a801400;  alias, 1 drivers
v0x5d2d2a4044b0_0 .net "out", 0 0, L_0x5d2d2a8017c0;  alias, 1 drivers
S_0x5d2d2a404550 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a402100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a801d10 .functor NOT 1, L_0x5d2d2a8024a0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4046e0_0 .net "a", 0 0, L_0x5d2d2a8024a0;  alias, 1 drivers
v0x5d2d2a404780_0 .net "out", 0 0, L_0x5d2d2a801d10;  alias, 1 drivers
S_0x5d2d2a404820 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a402100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a802140 .functor NOT 1, L_0x5d2d2a8020b0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4049b0_0 .net "a", 0 0, L_0x5d2d2a8020b0;  alias, 1 drivers
v0x5d2d2a404a50_0 .net "out", 0 0, L_0x5d2d2a802140;  alias, 1 drivers
S_0x5d2d2a405270 .scope generate, "rcpa2Loop[2]" "rcpa2Loop[2]" 4 16, 4 16 0, S_0x5d2d2a3feae0;
 .timescale -9 -12;
P_0x5d2d2a1b93d0 .param/l "i" 0 4 16, +C4<010>;
S_0x5d2d2a405400 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a405270;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a407df0_0 .net "Y", 0 0, L_0x5d2d2a800c20;  1 drivers
v0x5d2d2a407e90_0 .net "a", 0 0, L_0x5d2d2a8001a0;  1 drivers
v0x5d2d2a407f30_0 .net "b", 0 0, L_0x5d2d2a801200;  1 drivers
v0x5d2d2a407fd0_0 .net "cIn", 0 0, L_0x5d2d2a800380;  1 drivers
v0x5d2d2a408070_0 .net "cOut", 0 0, L_0x5d2d2a8010c0;  1 drivers
v0x5d2d2a408110_0 .net "fIn", 0 0, L_0x5d2d2a801360;  1 drivers
v0x5d2d2a4081b0_0 .net "fOut", 0 0, L_0x5d2d2a800600;  1 drivers
v0x5d2d2a408250_0 .net "notCIn", 0 0, L_0x5d2d2a800740;  1 drivers
v0x5d2d2a4082f0_0 .net "notCOut", 0 0, L_0x5d2d2a801030;  1 drivers
v0x5d2d2a408390_0 .net "notFIn", 0 0, L_0x5d2d2a800cb0;  1 drivers
v0x5d2d2a408430_0 .net "notFOut", 0 0, L_0x5d2d2a800570;  1 drivers
v0x5d2d2a4084d0_0 .net "s", 0 0, L_0x5d2d2a800e80;  1 drivers
S_0x5d2d2a405640 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a405400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a4062c0_0 .net "a", 0 0, L_0x5d2d2a8001a0;  alias, 1 drivers
v0x5d2d2a406360_0 .net "b", 0 0, L_0x5d2d2a801200;  alias, 1 drivers
v0x5d2d2a406400_0 .net "c", 0 0, L_0x5d2d2a800740;  alias, 1 drivers
v0x5d2d2a4064a0_0 .net "node1", 0 0, L_0x5d2d2a800910;  1 drivers
v0x5d2d2a406540_0 .net "node2", 0 0, L_0x5d2d2a8009a0;  1 drivers
v0x5d2d2a4065e0_0 .net "out", 0 0, L_0x5d2d2a800c20;  alias, 1 drivers
S_0x5d2d2a4057d0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a405640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a800ae0 .functor AND 1, L_0x5d2d2a8009a0, L_0x5d2d2a800740, C4<1>, C4<1>;
L_0x5d2d2a800c20 .functor NOT 1, L_0x5d2d2a800ae0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a405960_0 .net *"_ivl_0", 0 0, L_0x5d2d2a800ae0;  1 drivers
v0x5d2d2a405a00_0 .net "a", 0 0, L_0x5d2d2a8009a0;  alias, 1 drivers
v0x5d2d2a405aa0_0 .net "b", 0 0, L_0x5d2d2a800740;  alias, 1 drivers
v0x5d2d2a405b40_0 .net "out", 0 0, L_0x5d2d2a800c20;  alias, 1 drivers
S_0x5d2d2a405be0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a405640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a800880 .functor OR 1, L_0x5d2d2a8001a0, L_0x5d2d2a801200, C4<0>, C4<0>;
L_0x5d2d2a800910 .functor NOT 1, L_0x5d2d2a800880, C4<0>, C4<0>, C4<0>;
v0x5d2d2a405d70_0 .net *"_ivl_0", 0 0, L_0x5d2d2a800880;  1 drivers
v0x5d2d2a405e10_0 .net "a", 0 0, L_0x5d2d2a8001a0;  alias, 1 drivers
v0x5d2d2a405eb0_0 .net "b", 0 0, L_0x5d2d2a801200;  alias, 1 drivers
v0x5d2d2a405f50_0 .net "out", 0 0, L_0x5d2d2a800910;  alias, 1 drivers
S_0x5d2d2a405ff0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a405640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8009a0 .functor NOT 1, L_0x5d2d2a800910, C4<0>, C4<0>, C4<0>;
v0x5d2d2a406180_0 .net "a", 0 0, L_0x5d2d2a800910;  alias, 1 drivers
v0x5d2d2a406220_0 .net "out", 0 0, L_0x5d2d2a8009a0;  alias, 1 drivers
S_0x5d2d2a406680 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a405400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a800430 .functor AND 1, L_0x5d2d2a8001a0, L_0x5d2d2a801200, C4<1>, C4<1>;
L_0x5d2d2a800570 .functor NOT 1, L_0x5d2d2a800430, C4<0>, C4<0>, C4<0>;
v0x5d2d2a406810_0 .net *"_ivl_0", 0 0, L_0x5d2d2a800430;  1 drivers
v0x5d2d2a4068b0_0 .net "a", 0 0, L_0x5d2d2a8001a0;  alias, 1 drivers
v0x5d2d2a406950_0 .net "b", 0 0, L_0x5d2d2a801200;  alias, 1 drivers
v0x5d2d2a4069f0_0 .net "out", 0 0, L_0x5d2d2a800570;  alias, 1 drivers
S_0x5d2d2a406a90 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a405400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a800d60 .functor AND 1, L_0x5d2d2a800cb0, L_0x5d2d2a800c20, C4<1>, C4<1>;
L_0x5d2d2a800e80 .functor NOT 1, L_0x5d2d2a800d60, C4<0>, C4<0>, C4<0>;
v0x5d2d2a406c20_0 .net *"_ivl_0", 0 0, L_0x5d2d2a800d60;  1 drivers
v0x5d2d2a406cc0_0 .net "a", 0 0, L_0x5d2d2a800cb0;  alias, 1 drivers
v0x5d2d2a406d60_0 .net "b", 0 0, L_0x5d2d2a800c20;  alias, 1 drivers
v0x5d2d2a406e00_0 .net "out", 0 0, L_0x5d2d2a800e80;  alias, 1 drivers
S_0x5d2d2a406ea0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a405400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a800f10 .functor AND 1, L_0x5d2d2a801360, L_0x5d2d2a800c20, C4<1>, C4<1>;
L_0x5d2d2a801030 .functor NOT 1, L_0x5d2d2a800f10, C4<0>, C4<0>, C4<0>;
v0x5d2d2a407030_0 .net *"_ivl_0", 0 0, L_0x5d2d2a800f10;  1 drivers
v0x5d2d2a4070d0_0 .net "a", 0 0, L_0x5d2d2a801360;  alias, 1 drivers
v0x5d2d2a407170_0 .net "b", 0 0, L_0x5d2d2a800c20;  alias, 1 drivers
v0x5d2d2a407210_0 .net "out", 0 0, L_0x5d2d2a801030;  alias, 1 drivers
S_0x5d2d2a4072b0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a405400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a800600 .functor NOT 1, L_0x5d2d2a800570, C4<0>, C4<0>, C4<0>;
v0x5d2d2a407440_0 .net "a", 0 0, L_0x5d2d2a800570;  alias, 1 drivers
v0x5d2d2a4074e0_0 .net "out", 0 0, L_0x5d2d2a800600;  alias, 1 drivers
S_0x5d2d2a407580 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a405400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a800740 .functor NOT 1, L_0x5d2d2a800380, C4<0>, C4<0>, C4<0>;
v0x5d2d2a407710_0 .net "a", 0 0, L_0x5d2d2a800380;  alias, 1 drivers
v0x5d2d2a4077b0_0 .net "out", 0 0, L_0x5d2d2a800740;  alias, 1 drivers
S_0x5d2d2a407850 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a405400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a800cb0 .functor NOT 1, L_0x5d2d2a801360, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4079e0_0 .net "a", 0 0, L_0x5d2d2a801360;  alias, 1 drivers
v0x5d2d2a407a80_0 .net "out", 0 0, L_0x5d2d2a800cb0;  alias, 1 drivers
S_0x5d2d2a407b20 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a405400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8010c0 .functor NOT 1, L_0x5d2d2a801030, C4<0>, C4<0>, C4<0>;
v0x5d2d2a407cb0_0 .net "a", 0 0, L_0x5d2d2a801030;  alias, 1 drivers
v0x5d2d2a407d50_0 .net "out", 0 0, L_0x5d2d2a8010c0;  alias, 1 drivers
S_0x5d2d2a408570 .scope generate, "rcpa2Loop[3]" "rcpa2Loop[3]" 4 16, 4 16 0, S_0x5d2d2a3feae0;
 .timescale -9 -12;
P_0x5d2d29e37fb0 .param/l "i" 0 4 16, +C4<011>;
S_0x5d2d2a408700 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a408570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a40b0f0_0 .net "Y", 0 0, L_0x5d2d2a7ffa60;  1 drivers
v0x5d2d2a40b190_0 .net "a", 0 0, L_0x5d2d2a800060;  1 drivers
v0x5d2d2a40b230_0 .net "b", 0 0, L_0x5d2d2a800100;  1 drivers
v0x5d2d2a40b2d0_0 .net "cIn", 0 0, L_0x5d2d2a800240;  1 drivers
v0x5d2d2a40b370_0 .net "cOut", 0 0, L_0x5d2d2a7fff20;  1 drivers
v0x5d2d2a40b410_0 .net "fIn", 0 0, L_0x5d2d2a8002e0;  1 drivers
v0x5d2d2a40b4b0_0 .net "fOut", 0 0, L_0x5d2d2a7ff460;  1 drivers
v0x5d2d2a40b550_0 .net "notCIn", 0 0, L_0x5d2d2a7ff5a0;  1 drivers
v0x5d2d2a40b5f0_0 .net "notCOut", 0 0, L_0x5d2d2a7ffe90;  1 drivers
v0x5d2d2a40b690_0 .net "notFIn", 0 0, L_0x5d2d2a7ffaf0;  1 drivers
v0x5d2d2a40b730_0 .net "notFOut", 0 0, L_0x5d2d2a7ff3d0;  1 drivers
v0x5d2d2a40b7d0_0 .net "s", 0 0, L_0x5d2d2a7ffcc0;  1 drivers
S_0x5d2d2a408940 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a408700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a4095c0_0 .net "a", 0 0, L_0x5d2d2a800060;  alias, 1 drivers
v0x5d2d2a409660_0 .net "b", 0 0, L_0x5d2d2a800100;  alias, 1 drivers
v0x5d2d2a409700_0 .net "c", 0 0, L_0x5d2d2a7ff5a0;  alias, 1 drivers
v0x5d2d2a4097a0_0 .net "node1", 0 0, L_0x5d2d2a7ff770;  1 drivers
v0x5d2d2a409840_0 .net "node2", 0 0, L_0x5d2d2a7ff800;  1 drivers
v0x5d2d2a4098e0_0 .net "out", 0 0, L_0x5d2d2a7ffa60;  alias, 1 drivers
S_0x5d2d2a408ad0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a408940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7ff940 .functor AND 1, L_0x5d2d2a7ff800, L_0x5d2d2a7ff5a0, C4<1>, C4<1>;
L_0x5d2d2a7ffa60 .functor NOT 1, L_0x5d2d2a7ff940, C4<0>, C4<0>, C4<0>;
v0x5d2d2a408c60_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7ff940;  1 drivers
v0x5d2d2a408d00_0 .net "a", 0 0, L_0x5d2d2a7ff800;  alias, 1 drivers
v0x5d2d2a408da0_0 .net "b", 0 0, L_0x5d2d2a7ff5a0;  alias, 1 drivers
v0x5d2d2a408e40_0 .net "out", 0 0, L_0x5d2d2a7ffa60;  alias, 1 drivers
S_0x5d2d2a408ee0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a408940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7ff6e0 .functor OR 1, L_0x5d2d2a800060, L_0x5d2d2a800100, C4<0>, C4<0>;
L_0x5d2d2a7ff770 .functor NOT 1, L_0x5d2d2a7ff6e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a409070_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7ff6e0;  1 drivers
v0x5d2d2a409110_0 .net "a", 0 0, L_0x5d2d2a800060;  alias, 1 drivers
v0x5d2d2a4091b0_0 .net "b", 0 0, L_0x5d2d2a800100;  alias, 1 drivers
v0x5d2d2a409250_0 .net "out", 0 0, L_0x5d2d2a7ff770;  alias, 1 drivers
S_0x5d2d2a4092f0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a408940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7ff800 .functor NOT 1, L_0x5d2d2a7ff770, C4<0>, C4<0>, C4<0>;
v0x5d2d2a409480_0 .net "a", 0 0, L_0x5d2d2a7ff770;  alias, 1 drivers
v0x5d2d2a409520_0 .net "out", 0 0, L_0x5d2d2a7ff800;  alias, 1 drivers
S_0x5d2d2a409980 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a408700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7fde90 .functor AND 1, L_0x5d2d2a800060, L_0x5d2d2a800100, C4<1>, C4<1>;
L_0x5d2d2a7ff3d0 .functor NOT 1, L_0x5d2d2a7fde90, C4<0>, C4<0>, C4<0>;
v0x5d2d2a409b10_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7fde90;  1 drivers
v0x5d2d2a409bb0_0 .net "a", 0 0, L_0x5d2d2a800060;  alias, 1 drivers
v0x5d2d2a409c50_0 .net "b", 0 0, L_0x5d2d2a800100;  alias, 1 drivers
v0x5d2d2a409cf0_0 .net "out", 0 0, L_0x5d2d2a7ff3d0;  alias, 1 drivers
S_0x5d2d2a409d90 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a408700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7ffba0 .functor AND 1, L_0x5d2d2a7ffaf0, L_0x5d2d2a7ffa60, C4<1>, C4<1>;
L_0x5d2d2a7ffcc0 .functor NOT 1, L_0x5d2d2a7ffba0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a409f20_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7ffba0;  1 drivers
v0x5d2d2a409fc0_0 .net "a", 0 0, L_0x5d2d2a7ffaf0;  alias, 1 drivers
v0x5d2d2a40a060_0 .net "b", 0 0, L_0x5d2d2a7ffa60;  alias, 1 drivers
v0x5d2d2a40a100_0 .net "out", 0 0, L_0x5d2d2a7ffcc0;  alias, 1 drivers
S_0x5d2d2a40a1a0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a408700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7ffd50 .functor AND 1, L_0x5d2d2a8002e0, L_0x5d2d2a7ffa60, C4<1>, C4<1>;
L_0x5d2d2a7ffe90 .functor NOT 1, L_0x5d2d2a7ffd50, C4<0>, C4<0>, C4<0>;
v0x5d2d2a40a330_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7ffd50;  1 drivers
v0x5d2d2a40a3d0_0 .net "a", 0 0, L_0x5d2d2a8002e0;  alias, 1 drivers
v0x5d2d2a40a470_0 .net "b", 0 0, L_0x5d2d2a7ffa60;  alias, 1 drivers
v0x5d2d2a40a510_0 .net "out", 0 0, L_0x5d2d2a7ffe90;  alias, 1 drivers
S_0x5d2d2a40a5b0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a408700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7ff460 .functor NOT 1, L_0x5d2d2a7ff3d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a40a740_0 .net "a", 0 0, L_0x5d2d2a7ff3d0;  alias, 1 drivers
v0x5d2d2a40a7e0_0 .net "out", 0 0, L_0x5d2d2a7ff460;  alias, 1 drivers
S_0x5d2d2a40a880 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a408700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7ff5a0 .functor NOT 1, L_0x5d2d2a800240, C4<0>, C4<0>, C4<0>;
v0x5d2d2a40aa10_0 .net "a", 0 0, L_0x5d2d2a800240;  alias, 1 drivers
v0x5d2d2a40aab0_0 .net "out", 0 0, L_0x5d2d2a7ff5a0;  alias, 1 drivers
S_0x5d2d2a40ab50 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a408700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7ffaf0 .functor NOT 1, L_0x5d2d2a8002e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a40ace0_0 .net "a", 0 0, L_0x5d2d2a8002e0;  alias, 1 drivers
v0x5d2d2a40ad80_0 .net "out", 0 0, L_0x5d2d2a7ffaf0;  alias, 1 drivers
S_0x5d2d2a40ae20 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a408700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7fff20 .functor NOT 1, L_0x5d2d2a7ffe90, C4<0>, C4<0>, C4<0>;
v0x5d2d2a40afb0_0 .net "a", 0 0, L_0x5d2d2a7ffe90;  alias, 1 drivers
v0x5d2d2a40b050_0 .net "out", 0 0, L_0x5d2d2a7fff20;  alias, 1 drivers
S_0x5d2d2a40b870 .scope generate, "rcpa2Loop[4]" "rcpa2Loop[4]" 4 16, 4 16 0, S_0x5d2d2a3feae0;
 .timescale -9 -12;
P_0x5d2d2a225500 .param/l "i" 0 4 16, +C4<0100>;
S_0x5d2d2a40ba00 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a40b870;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a40e3f0_0 .net "Y", 0 0, L_0x5d2d2a7fe740;  1 drivers
v0x5d2d2a40e490_0 .net "a", 0 0, L_0x5d2d2a7fed20;  1 drivers
v0x5d2d2a40e530_0 .net "b", 0 0, L_0x5d2d2a7fee50;  1 drivers
v0x5d2d2a40e5d0_0 .net "cIn", 0 0, L_0x5d2d2a7fef80;  1 drivers
v0x5d2d2a40e670_0 .net "cOut", 0 0, L_0x5d2d2a7febe0;  1 drivers
v0x5d2d2a40e710_0 .net "fIn", 0 0, L_0x5d2d2a7ff0b0;  1 drivers
v0x5d2d2a40e7b0_0 .net "fOut", 0 0, L_0x5d2d2a7fe140;  1 drivers
v0x5d2d2a40e850_0 .net "notCIn", 0 0, L_0x5d2d2a7fe280;  1 drivers
v0x5d2d2a40e8f0_0 .net "notCOut", 0 0, L_0x5d2d2a7feb50;  1 drivers
v0x5d2d2a40e990_0 .net "notFIn", 0 0, L_0x5d2d2a7fe7d0;  1 drivers
v0x5d2d2a40ea30_0 .net "notFOut", 0 0, L_0x5d2d2a7fe0b0;  1 drivers
v0x5d2d2a40ead0_0 .net "s", 0 0, L_0x5d2d2a7fe9a0;  1 drivers
S_0x5d2d2a40bc40 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a40ba00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a40c8c0_0 .net "a", 0 0, L_0x5d2d2a7fed20;  alias, 1 drivers
v0x5d2d2a40c960_0 .net "b", 0 0, L_0x5d2d2a7fee50;  alias, 1 drivers
v0x5d2d2a40ca00_0 .net "c", 0 0, L_0x5d2d2a7fe280;  alias, 1 drivers
v0x5d2d2a40caa0_0 .net "node1", 0 0, L_0x5d2d2a7fe450;  1 drivers
v0x5d2d2a40cb40_0 .net "node2", 0 0, L_0x5d2d2a7fe4e0;  1 drivers
v0x5d2d2a40cbe0_0 .net "out", 0 0, L_0x5d2d2a7fe740;  alias, 1 drivers
S_0x5d2d2a40bdd0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a40bc40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7fe620 .functor AND 1, L_0x5d2d2a7fe4e0, L_0x5d2d2a7fe280, C4<1>, C4<1>;
L_0x5d2d2a7fe740 .functor NOT 1, L_0x5d2d2a7fe620, C4<0>, C4<0>, C4<0>;
v0x5d2d2a40bf60_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7fe620;  1 drivers
v0x5d2d2a40c000_0 .net "a", 0 0, L_0x5d2d2a7fe4e0;  alias, 1 drivers
v0x5d2d2a40c0a0_0 .net "b", 0 0, L_0x5d2d2a7fe280;  alias, 1 drivers
v0x5d2d2a40c140_0 .net "out", 0 0, L_0x5d2d2a7fe740;  alias, 1 drivers
S_0x5d2d2a40c1e0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a40bc40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7fe3c0 .functor OR 1, L_0x5d2d2a7fed20, L_0x5d2d2a7fee50, C4<0>, C4<0>;
L_0x5d2d2a7fe450 .functor NOT 1, L_0x5d2d2a7fe3c0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a40c370_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7fe3c0;  1 drivers
v0x5d2d2a40c410_0 .net "a", 0 0, L_0x5d2d2a7fed20;  alias, 1 drivers
v0x5d2d2a40c4b0_0 .net "b", 0 0, L_0x5d2d2a7fee50;  alias, 1 drivers
v0x5d2d2a40c550_0 .net "out", 0 0, L_0x5d2d2a7fe450;  alias, 1 drivers
S_0x5d2d2a40c5f0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a40bc40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7fe4e0 .functor NOT 1, L_0x5d2d2a7fe450, C4<0>, C4<0>, C4<0>;
v0x5d2d2a40c780_0 .net "a", 0 0, L_0x5d2d2a7fe450;  alias, 1 drivers
v0x5d2d2a40c820_0 .net "out", 0 0, L_0x5d2d2a7fe4e0;  alias, 1 drivers
S_0x5d2d2a40cc80 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a40ba00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7fdf00 .functor AND 1, L_0x5d2d2a7fed20, L_0x5d2d2a7fee50, C4<1>, C4<1>;
L_0x5d2d2a7fe0b0 .functor NOT 1, L_0x5d2d2a7fdf00, C4<0>, C4<0>, C4<0>;
v0x5d2d2a40ce10_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7fdf00;  1 drivers
v0x5d2d2a40ceb0_0 .net "a", 0 0, L_0x5d2d2a7fed20;  alias, 1 drivers
v0x5d2d2a40cf50_0 .net "b", 0 0, L_0x5d2d2a7fee50;  alias, 1 drivers
v0x5d2d2a40cff0_0 .net "out", 0 0, L_0x5d2d2a7fe0b0;  alias, 1 drivers
S_0x5d2d2a40d090 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a40ba00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7fe880 .functor AND 1, L_0x5d2d2a7fe7d0, L_0x5d2d2a7fe740, C4<1>, C4<1>;
L_0x5d2d2a7fe9a0 .functor NOT 1, L_0x5d2d2a7fe880, C4<0>, C4<0>, C4<0>;
v0x5d2d2a40d220_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7fe880;  1 drivers
v0x5d2d2a40d2c0_0 .net "a", 0 0, L_0x5d2d2a7fe7d0;  alias, 1 drivers
v0x5d2d2a40d360_0 .net "b", 0 0, L_0x5d2d2a7fe740;  alias, 1 drivers
v0x5d2d2a40d400_0 .net "out", 0 0, L_0x5d2d2a7fe9a0;  alias, 1 drivers
S_0x5d2d2a40d4a0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a40ba00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7fea30 .functor AND 1, L_0x5d2d2a7ff0b0, L_0x5d2d2a7fe740, C4<1>, C4<1>;
L_0x5d2d2a7feb50 .functor NOT 1, L_0x5d2d2a7fea30, C4<0>, C4<0>, C4<0>;
v0x5d2d2a40d630_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7fea30;  1 drivers
v0x5d2d2a40d6d0_0 .net "a", 0 0, L_0x5d2d2a7ff0b0;  alias, 1 drivers
v0x5d2d2a40d770_0 .net "b", 0 0, L_0x5d2d2a7fe740;  alias, 1 drivers
v0x5d2d2a40d810_0 .net "out", 0 0, L_0x5d2d2a7feb50;  alias, 1 drivers
S_0x5d2d2a40d8b0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a40ba00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7fe140 .functor NOT 1, L_0x5d2d2a7fe0b0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a40da40_0 .net "a", 0 0, L_0x5d2d2a7fe0b0;  alias, 1 drivers
v0x5d2d2a40dae0_0 .net "out", 0 0, L_0x5d2d2a7fe140;  alias, 1 drivers
S_0x5d2d2a40db80 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a40ba00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7fe280 .functor NOT 1, L_0x5d2d2a7fef80, C4<0>, C4<0>, C4<0>;
v0x5d2d2a40dd10_0 .net "a", 0 0, L_0x5d2d2a7fef80;  alias, 1 drivers
v0x5d2d2a40ddb0_0 .net "out", 0 0, L_0x5d2d2a7fe280;  alias, 1 drivers
S_0x5d2d2a40de50 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a40ba00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7fe7d0 .functor NOT 1, L_0x5d2d2a7ff0b0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a40dfe0_0 .net "a", 0 0, L_0x5d2d2a7ff0b0;  alias, 1 drivers
v0x5d2d2a40e080_0 .net "out", 0 0, L_0x5d2d2a7fe7d0;  alias, 1 drivers
S_0x5d2d2a40e120 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a40ba00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7febe0 .functor NOT 1, L_0x5d2d2a7feb50, C4<0>, C4<0>, C4<0>;
v0x5d2d2a40e2b0_0 .net "a", 0 0, L_0x5d2d2a7feb50;  alias, 1 drivers
v0x5d2d2a40e350_0 .net "out", 0 0, L_0x5d2d2a7febe0;  alias, 1 drivers
S_0x5d2d2a40eb70 .scope generate, "rcpa2Loop[5]" "rcpa2Loop[5]" 4 16, 4 16 0, S_0x5d2d2a3feae0;
 .timescale -9 -12;
P_0x5d2d2a0f8640 .param/l "i" 0 4 16, +C4<0101>;
S_0x5d2d2a40ed00 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a40eb70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a4116f0_0 .net "Y", 0 0, L_0x5d2d2a7fd5e0;  1 drivers
v0x5d2d2a411790_0 .net "a", 0 0, L_0x5d2d2a7fdc10;  1 drivers
v0x5d2d2a411850_0 .net "b", 0 0, L_0x5d2d2a7fdcb0;  1 drivers
v0x5d2d2a4118f0_0 .net "cIn", 0 0, L_0x5d2d2a7fdd50;  1 drivers
v0x5d2d2a411990_0 .net "cOut", 0 0, L_0x5d2d2a7fda80;  1 drivers
v0x5d2d2a411a30_0 .net "fIn", 0 0, L_0x5d2d2a7fddf0;  1 drivers
v0x5d2d2a411b20_0 .net "fOut", 0 0, L_0x5d2d2a7fcfc0;  1 drivers
v0x5d2d2a411bc0_0 .net "notCIn", 0 0, L_0x5d2d2a7fd100;  1 drivers
v0x5d2d2a411c60_0 .net "notCOut", 0 0, L_0x5d2d2a7fd9f0;  1 drivers
v0x5d2d2a411d90_0 .net "notFIn", 0 0, L_0x5d2d2a7fd670;  1 drivers
v0x5d2d2a411e80_0 .net "notFOut", 0 0, L_0x5d2d2a7fcf30;  1 drivers
v0x5d2d2a411f70_0 .net "s", 0 0, L_0x5d2d2a7fd840;  1 drivers
S_0x5d2d2a40ef40 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a40ed00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a40fbc0_0 .net "a", 0 0, L_0x5d2d2a7fdc10;  alias, 1 drivers
v0x5d2d2a40fc60_0 .net "b", 0 0, L_0x5d2d2a7fdcb0;  alias, 1 drivers
v0x5d2d2a40fd00_0 .net "c", 0 0, L_0x5d2d2a7fd100;  alias, 1 drivers
v0x5d2d2a40fda0_0 .net "node1", 0 0, L_0x5d2d2a7fd2d0;  1 drivers
v0x5d2d2a40fe40_0 .net "node2", 0 0, L_0x5d2d2a7fd360;  1 drivers
v0x5d2d2a40fee0_0 .net "out", 0 0, L_0x5d2d2a7fd5e0;  alias, 1 drivers
S_0x5d2d2a40f0d0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a40ef40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7fd4a0 .functor AND 1, L_0x5d2d2a7fd360, L_0x5d2d2a7fd100, C4<1>, C4<1>;
L_0x5d2d2a7fd5e0 .functor NOT 1, L_0x5d2d2a7fd4a0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a40f260_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7fd4a0;  1 drivers
v0x5d2d2a40f300_0 .net "a", 0 0, L_0x5d2d2a7fd360;  alias, 1 drivers
v0x5d2d2a40f3a0_0 .net "b", 0 0, L_0x5d2d2a7fd100;  alias, 1 drivers
v0x5d2d2a40f440_0 .net "out", 0 0, L_0x5d2d2a7fd5e0;  alias, 1 drivers
S_0x5d2d2a40f4e0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a40ef40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7fd240 .functor OR 1, L_0x5d2d2a7fdc10, L_0x5d2d2a7fdcb0, C4<0>, C4<0>;
L_0x5d2d2a7fd2d0 .functor NOT 1, L_0x5d2d2a7fd240, C4<0>, C4<0>, C4<0>;
v0x5d2d2a40f670_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7fd240;  1 drivers
v0x5d2d2a40f710_0 .net "a", 0 0, L_0x5d2d2a7fdc10;  alias, 1 drivers
v0x5d2d2a40f7b0_0 .net "b", 0 0, L_0x5d2d2a7fdcb0;  alias, 1 drivers
v0x5d2d2a40f850_0 .net "out", 0 0, L_0x5d2d2a7fd2d0;  alias, 1 drivers
S_0x5d2d2a40f8f0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a40ef40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7fd360 .functor NOT 1, L_0x5d2d2a7fd2d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a40fa80_0 .net "a", 0 0, L_0x5d2d2a7fd2d0;  alias, 1 drivers
v0x5d2d2a40fb20_0 .net "out", 0 0, L_0x5d2d2a7fd360;  alias, 1 drivers
S_0x5d2d2a40ff80 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a40ed00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7fcd80 .functor AND 1, L_0x5d2d2a7fdc10, L_0x5d2d2a7fdcb0, C4<1>, C4<1>;
L_0x5d2d2a7fcf30 .functor NOT 1, L_0x5d2d2a7fcd80, C4<0>, C4<0>, C4<0>;
v0x5d2d2a410110_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7fcd80;  1 drivers
v0x5d2d2a4101b0_0 .net "a", 0 0, L_0x5d2d2a7fdc10;  alias, 1 drivers
v0x5d2d2a410250_0 .net "b", 0 0, L_0x5d2d2a7fdcb0;  alias, 1 drivers
v0x5d2d2a4102f0_0 .net "out", 0 0, L_0x5d2d2a7fcf30;  alias, 1 drivers
S_0x5d2d2a410390 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a40ed00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7fd720 .functor AND 1, L_0x5d2d2a7fd670, L_0x5d2d2a7fd5e0, C4<1>, C4<1>;
L_0x5d2d2a7fd840 .functor NOT 1, L_0x5d2d2a7fd720, C4<0>, C4<0>, C4<0>;
v0x5d2d2a410520_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7fd720;  1 drivers
v0x5d2d2a4105c0_0 .net "a", 0 0, L_0x5d2d2a7fd670;  alias, 1 drivers
v0x5d2d2a410660_0 .net "b", 0 0, L_0x5d2d2a7fd5e0;  alias, 1 drivers
v0x5d2d2a410700_0 .net "out", 0 0, L_0x5d2d2a7fd840;  alias, 1 drivers
S_0x5d2d2a4107a0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a40ed00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7fd8d0 .functor AND 1, L_0x5d2d2a7fddf0, L_0x5d2d2a7fd5e0, C4<1>, C4<1>;
L_0x5d2d2a7fd9f0 .functor NOT 1, L_0x5d2d2a7fd8d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a410930_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7fd8d0;  1 drivers
v0x5d2d2a4109d0_0 .net "a", 0 0, L_0x5d2d2a7fddf0;  alias, 1 drivers
v0x5d2d2a410a70_0 .net "b", 0 0, L_0x5d2d2a7fd5e0;  alias, 1 drivers
v0x5d2d2a410b10_0 .net "out", 0 0, L_0x5d2d2a7fd9f0;  alias, 1 drivers
S_0x5d2d2a410bb0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a40ed00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7fcfc0 .functor NOT 1, L_0x5d2d2a7fcf30, C4<0>, C4<0>, C4<0>;
v0x5d2d2a410d40_0 .net "a", 0 0, L_0x5d2d2a7fcf30;  alias, 1 drivers
v0x5d2d2a410de0_0 .net "out", 0 0, L_0x5d2d2a7fcfc0;  alias, 1 drivers
S_0x5d2d2a410e80 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a40ed00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7fd100 .functor NOT 1, L_0x5d2d2a7fdd50, C4<0>, C4<0>, C4<0>;
v0x5d2d2a411010_0 .net "a", 0 0, L_0x5d2d2a7fdd50;  alias, 1 drivers
v0x5d2d2a4110b0_0 .net "out", 0 0, L_0x5d2d2a7fd100;  alias, 1 drivers
S_0x5d2d2a411150 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a40ed00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7fd670 .functor NOT 1, L_0x5d2d2a7fddf0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4112e0_0 .net "a", 0 0, L_0x5d2d2a7fddf0;  alias, 1 drivers
v0x5d2d2a411380_0 .net "out", 0 0, L_0x5d2d2a7fd670;  alias, 1 drivers
S_0x5d2d2a411420 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a40ed00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7fda80 .functor NOT 1, L_0x5d2d2a7fd9f0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4115b0_0 .net "a", 0 0, L_0x5d2d2a7fd9f0;  alias, 1 drivers
v0x5d2d2a411650_0 .net "out", 0 0, L_0x5d2d2a7fda80;  alias, 1 drivers
S_0x5d2d2a412070 .scope generate, "rcpa2Loop[6]" "rcpa2Loop[6]" 4 16, 4 16 0, S_0x5d2d2a3feae0;
 .timescale -9 -12;
P_0x5d2d2a412270 .param/l "i" 0 4 16, +C4<0110>;
S_0x5d2d2a412350 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a412070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a415fd0_0 .net "Y", 0 0, L_0x5d2d2a7fc480;  1 drivers
v0x5d2d2a416100_0 .net "a", 0 0, L_0x5d2d2a7fc980;  1 drivers
v0x5d2d2a4161c0_0 .net "b", 0 0, L_0x5d2d2a7fca20;  1 drivers
v0x5d2d2a416290_0 .net "cIn", 0 0, L_0x5d2d2a7fcb50;  1 drivers
v0x5d2d2a416360_0 .net "cOut", 0 0, L_0x5d2d2a7fc840;  1 drivers
v0x5d2d2a416400_0 .net "fIn", 0 0, L_0x5d2d2a7fcc40;  1 drivers
v0x5d2d2a4164f0_0 .net "fOut", 0 0, L_0x5d2d2a7fbfa0;  1 drivers
v0x5d2d2a416590_0 .net "notCIn", 0 0, L_0x5d2d2a7fc0a0;  1 drivers
v0x5d2d2a416630_0 .net "notCOut", 0 0, L_0x5d2d2a7fc7d0;  1 drivers
v0x5d2d2a416760_0 .net "notFIn", 0 0, L_0x5d2d2a7fc4f0;  1 drivers
v0x5d2d2a416850_0 .net "notFOut", 0 0, L_0x5d2d2a7fbf30;  1 drivers
v0x5d2d2a416940_0 .net "s", 0 0, L_0x5d2d2a7fc660;  1 drivers
S_0x5d2d2a4125e0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a412350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a413870_0 .net "a", 0 0, L_0x5d2d2a7fc980;  alias, 1 drivers
v0x5d2d2a413940_0 .net "b", 0 0, L_0x5d2d2a7fca20;  alias, 1 drivers
v0x5d2d2a413a10_0 .net "c", 0 0, L_0x5d2d2a7fc0a0;  alias, 1 drivers
v0x5d2d2a413b10_0 .net "node1", 0 0, L_0x5d2d2a7fc210;  1 drivers
v0x5d2d2a413c00_0 .net "node2", 0 0, L_0x5d2d2a7fc280;  1 drivers
v0x5d2d2a413d40_0 .net "out", 0 0, L_0x5d2d2a7fc480;  alias, 1 drivers
S_0x5d2d2a412850 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a4125e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7fc380 .functor AND 1, L_0x5d2d2a7fc280, L_0x5d2d2a7fc0a0, C4<1>, C4<1>;
L_0x5d2d2a7fc480 .functor NOT 1, L_0x5d2d2a7fc380, C4<0>, C4<0>, C4<0>;
v0x5d2d2a412ac0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7fc380;  1 drivers
v0x5d2d2a412bc0_0 .net "a", 0 0, L_0x5d2d2a7fc280;  alias, 1 drivers
v0x5d2d2a412c80_0 .net "b", 0 0, L_0x5d2d2a7fc0a0;  alias, 1 drivers
v0x5d2d2a412d20_0 .net "out", 0 0, L_0x5d2d2a7fc480;  alias, 1 drivers
S_0x5d2d2a412e60 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a4125e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7fc1a0 .functor OR 1, L_0x5d2d2a7fc980, L_0x5d2d2a7fca20, C4<0>, C4<0>;
L_0x5d2d2a7fc210 .functor NOT 1, L_0x5d2d2a7fc1a0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a413090_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7fc1a0;  1 drivers
v0x5d2d2a413190_0 .net "a", 0 0, L_0x5d2d2a7fc980;  alias, 1 drivers
v0x5d2d2a413250_0 .net "b", 0 0, L_0x5d2d2a7fca20;  alias, 1 drivers
v0x5d2d2a413320_0 .net "out", 0 0, L_0x5d2d2a7fc210;  alias, 1 drivers
S_0x5d2d2a413460 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a4125e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7fc280 .functor NOT 1, L_0x5d2d2a7fc210, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4136b0_0 .net "a", 0 0, L_0x5d2d2a7fc210;  alias, 1 drivers
v0x5d2d2a413780_0 .net "out", 0 0, L_0x5d2d2a7fc280;  alias, 1 drivers
S_0x5d2d2a413de0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a412350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7fbda0 .functor AND 1, L_0x5d2d2a7fc980, L_0x5d2d2a7fca20, C4<1>, C4<1>;
L_0x5d2d2a7fbf30 .functor NOT 1, L_0x5d2d2a7fbda0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a414010_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7fbda0;  1 drivers
v0x5d2d2a414110_0 .net "a", 0 0, L_0x5d2d2a7fc980;  alias, 1 drivers
v0x5d2d2a414220_0 .net "b", 0 0, L_0x5d2d2a7fca20;  alias, 1 drivers
v0x5d2d2a414310_0 .net "out", 0 0, L_0x5d2d2a7fbf30;  alias, 1 drivers
S_0x5d2d2a414410 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a412350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7fc560 .functor AND 1, L_0x5d2d2a7fc4f0, L_0x5d2d2a7fc480, C4<1>, C4<1>;
L_0x5d2d2a7fc660 .functor NOT 1, L_0x5d2d2a7fc560, C4<0>, C4<0>, C4<0>;
v0x5d2d2a414640_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7fc560;  1 drivers
v0x5d2d2a414720_0 .net "a", 0 0, L_0x5d2d2a7fc4f0;  alias, 1 drivers
v0x5d2d2a4147e0_0 .net "b", 0 0, L_0x5d2d2a7fc480;  alias, 1 drivers
v0x5d2d2a4148d0_0 .net "out", 0 0, L_0x5d2d2a7fc660;  alias, 1 drivers
S_0x5d2d2a4149f0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a412350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7fc6d0 .functor AND 1, L_0x5d2d2a7fcc40, L_0x5d2d2a7fc480, C4<1>, C4<1>;
L_0x5d2d2a7fc7d0 .functor NOT 1, L_0x5d2d2a7fc6d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a414c20_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7fc6d0;  1 drivers
v0x5d2d2a414d20_0 .net "a", 0 0, L_0x5d2d2a7fcc40;  alias, 1 drivers
v0x5d2d2a414de0_0 .net "b", 0 0, L_0x5d2d2a7fc480;  alias, 1 drivers
v0x5d2d2a414e80_0 .net "out", 0 0, L_0x5d2d2a7fc7d0;  alias, 1 drivers
S_0x5d2d2a414fa0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a412350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7fbfa0 .functor NOT 1, L_0x5d2d2a7fbf30, C4<0>, C4<0>, C4<0>;
v0x5d2d2a415210_0 .net "a", 0 0, L_0x5d2d2a7fbf30;  alias, 1 drivers
v0x5d2d2a4152d0_0 .net "out", 0 0, L_0x5d2d2a7fbfa0;  alias, 1 drivers
S_0x5d2d2a4153d0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a412350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7fc0a0 .functor NOT 1, L_0x5d2d2a7fcb50, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4155f0_0 .net "a", 0 0, L_0x5d2d2a7fcb50;  alias, 1 drivers
v0x5d2d2a4156d0_0 .net "out", 0 0, L_0x5d2d2a7fc0a0;  alias, 1 drivers
S_0x5d2d2a415820 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a412350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7fc4f0 .functor NOT 1, L_0x5d2d2a7fcc40, C4<0>, C4<0>, C4<0>;
v0x5d2d2a415a40_0 .net "a", 0 0, L_0x5d2d2a7fcc40;  alias, 1 drivers
v0x5d2d2a415b00_0 .net "out", 0 0, L_0x5d2d2a7fc4f0;  alias, 1 drivers
S_0x5d2d2a415bc0 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a412350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7fc840 .functor NOT 1, L_0x5d2d2a7fc7d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a415de0_0 .net "a", 0 0, L_0x5d2d2a7fc7d0;  alias, 1 drivers
v0x5d2d2a415ed0_0 .net "out", 0 0, L_0x5d2d2a7fc840;  alias, 1 drivers
S_0x5d2d2a416a40 .scope generate, "rcpa2Loop[7]" "rcpa2Loop[7]" 4 16, 4 16 0, S_0x5d2d2a3feae0;
 .timescale -9 -12;
P_0x5d2d2a416c40 .param/l "i" 0 4 16, +C4<0111>;
S_0x5d2d2a416d20 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a416a40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a41a9a0_0 .net "Y", 0 0, L_0x5d2d2a7fb610;  1 drivers
v0x5d2d2a41aad0_0 .net "a", 0 0, L_0x5d2d2a7fbb20;  1 drivers
v0x5d2d2a41ab90_0 .net "b", 0 0, L_0x5d2d2a7fbbc0;  1 drivers
v0x5d2d2a41ac60_0 .net "cIn", 0 0, L_0x5d2d2a7fbc60;  1 drivers
v0x5d2d2a41ad30_0 .net "cOut", 0 0, L_0x5d2d2a7fb9d0;  1 drivers
v0x5d2d2a41add0_0 .net "fIn", 0 0, L_0x5d2d2a7fbd00;  1 drivers
v0x5d2d2a41aec0_0 .net "fOut", 0 0, L_0x5d2d2a7fb1c0;  1 drivers
v0x5d2d2a41af60_0 .net "notCIn", 0 0, L_0x5d2d2a7fb230;  1 drivers
v0x5d2d2a41b000_0 .net "notCOut", 0 0, L_0x5d2d2a7fb960;  1 drivers
v0x5d2d2a41b130_0 .net "notFIn", 0 0, L_0x5d2d2a7fb680;  1 drivers
v0x5d2d2a41b220_0 .net "notFOut", 0 0, L_0x5d2d2a7fb150;  1 drivers
v0x5d2d2a41b310_0 .net "s", 0 0, L_0x5d2d2a7fb7f0;  1 drivers
S_0x5d2d2a416fb0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a416d20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a418240_0 .net "a", 0 0, L_0x5d2d2a7fbb20;  alias, 1 drivers
v0x5d2d2a418310_0 .net "b", 0 0, L_0x5d2d2a7fbbc0;  alias, 1 drivers
v0x5d2d2a4183e0_0 .net "c", 0 0, L_0x5d2d2a7fb230;  alias, 1 drivers
v0x5d2d2a4184e0_0 .net "node1", 0 0, L_0x5d2d2a7fb3a0;  1 drivers
v0x5d2d2a4185d0_0 .net "node2", 0 0, L_0x5d2d2a7fb410;  1 drivers
v0x5d2d2a418710_0 .net "out", 0 0, L_0x5d2d2a7fb610;  alias, 1 drivers
S_0x5d2d2a417220 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a416fb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7fb510 .functor AND 1, L_0x5d2d2a7fb410, L_0x5d2d2a7fb230, C4<1>, C4<1>;
L_0x5d2d2a7fb610 .functor NOT 1, L_0x5d2d2a7fb510, C4<0>, C4<0>, C4<0>;
v0x5d2d2a417490_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7fb510;  1 drivers
v0x5d2d2a417590_0 .net "a", 0 0, L_0x5d2d2a7fb410;  alias, 1 drivers
v0x5d2d2a417650_0 .net "b", 0 0, L_0x5d2d2a7fb230;  alias, 1 drivers
v0x5d2d2a4176f0_0 .net "out", 0 0, L_0x5d2d2a7fb610;  alias, 1 drivers
S_0x5d2d2a417830 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a416fb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7fb330 .functor OR 1, L_0x5d2d2a7fbb20, L_0x5d2d2a7fbbc0, C4<0>, C4<0>;
L_0x5d2d2a7fb3a0 .functor NOT 1, L_0x5d2d2a7fb330, C4<0>, C4<0>, C4<0>;
v0x5d2d2a417a60_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7fb330;  1 drivers
v0x5d2d2a417b60_0 .net "a", 0 0, L_0x5d2d2a7fbb20;  alias, 1 drivers
v0x5d2d2a417c20_0 .net "b", 0 0, L_0x5d2d2a7fbbc0;  alias, 1 drivers
v0x5d2d2a417cf0_0 .net "out", 0 0, L_0x5d2d2a7fb3a0;  alias, 1 drivers
S_0x5d2d2a417e30 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a416fb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7fb410 .functor NOT 1, L_0x5d2d2a7fb3a0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a418080_0 .net "a", 0 0, L_0x5d2d2a7fb3a0;  alias, 1 drivers
v0x5d2d2a418150_0 .net "out", 0 0, L_0x5d2d2a7fb410;  alias, 1 drivers
S_0x5d2d2a4187b0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a416d20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7fb0e0 .functor AND 1, L_0x5d2d2a7fbb20, L_0x5d2d2a7fbbc0, C4<1>, C4<1>;
L_0x5d2d2a7fb150 .functor NOT 1, L_0x5d2d2a7fb0e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4189e0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7fb0e0;  1 drivers
v0x5d2d2a418ae0_0 .net "a", 0 0, L_0x5d2d2a7fbb20;  alias, 1 drivers
v0x5d2d2a418bf0_0 .net "b", 0 0, L_0x5d2d2a7fbbc0;  alias, 1 drivers
v0x5d2d2a418ce0_0 .net "out", 0 0, L_0x5d2d2a7fb150;  alias, 1 drivers
S_0x5d2d2a418de0 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a416d20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7fb6f0 .functor AND 1, L_0x5d2d2a7fb680, L_0x5d2d2a7fb610, C4<1>, C4<1>;
L_0x5d2d2a7fb7f0 .functor NOT 1, L_0x5d2d2a7fb6f0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a419010_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7fb6f0;  1 drivers
v0x5d2d2a4190f0_0 .net "a", 0 0, L_0x5d2d2a7fb680;  alias, 1 drivers
v0x5d2d2a4191b0_0 .net "b", 0 0, L_0x5d2d2a7fb610;  alias, 1 drivers
v0x5d2d2a4192a0_0 .net "out", 0 0, L_0x5d2d2a7fb7f0;  alias, 1 drivers
S_0x5d2d2a4193c0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a416d20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a7fb860 .functor AND 1, L_0x5d2d2a7fbd00, L_0x5d2d2a7fb610, C4<1>, C4<1>;
L_0x5d2d2a7fb960 .functor NOT 1, L_0x5d2d2a7fb860, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4195f0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a7fb860;  1 drivers
v0x5d2d2a4196f0_0 .net "a", 0 0, L_0x5d2d2a7fbd00;  alias, 1 drivers
v0x5d2d2a4197b0_0 .net "b", 0 0, L_0x5d2d2a7fb610;  alias, 1 drivers
v0x5d2d2a419850_0 .net "out", 0 0, L_0x5d2d2a7fb960;  alias, 1 drivers
S_0x5d2d2a419970 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a416d20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7fb1c0 .functor NOT 1, L_0x5d2d2a7fb150, C4<0>, C4<0>, C4<0>;
v0x5d2d2a419be0_0 .net "a", 0 0, L_0x5d2d2a7fb150;  alias, 1 drivers
v0x5d2d2a419ca0_0 .net "out", 0 0, L_0x5d2d2a7fb1c0;  alias, 1 drivers
S_0x5d2d2a419da0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a416d20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7fb230 .functor NOT 1, L_0x5d2d2a7fbc60, C4<0>, C4<0>, C4<0>;
v0x5d2d2a419fc0_0 .net "a", 0 0, L_0x5d2d2a7fbc60;  alias, 1 drivers
v0x5d2d2a41a0a0_0 .net "out", 0 0, L_0x5d2d2a7fb230;  alias, 1 drivers
S_0x5d2d2a41a1f0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a416d20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7fb680 .functor NOT 1, L_0x5d2d2a7fbd00, C4<0>, C4<0>, C4<0>;
v0x5d2d2a41a410_0 .net "a", 0 0, L_0x5d2d2a7fbd00;  alias, 1 drivers
v0x5d2d2a41a4d0_0 .net "out", 0 0, L_0x5d2d2a7fb680;  alias, 1 drivers
S_0x5d2d2a41a590 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a416d20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a7fb9d0 .functor NOT 1, L_0x5d2d2a7fb960, C4<0>, C4<0>, C4<0>;
v0x5d2d2a41a7b0_0 .net "a", 0 0, L_0x5d2d2a7fb960;  alias, 1 drivers
v0x5d2d2a41a8a0_0 .net "out", 0 0, L_0x5d2d2a7fb9d0;  alias, 1 drivers
S_0x5d2d2a41bbc0 .scope module, "nBitRippleCarryAdderInst" "nBitRippleCarryAdder" 3 23, 8 3 0, S_0x5d2d2a3fe6f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 8 "A";
    .port_info 3 /INPUT 8 "B";
    .port_info 4 /INPUT 1 "cin";
P_0x5d2d2a41bda0 .param/l "N" 0 8 3, +C4<00000000000000000000000000001000>;
L_0x5d2d2a8066d0 .functor BUFZ 8, L_0x5d2d2a805f10, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5d2d2a421f40_0 .net "A", 7 0, L_0x5d2d2a806a00;  1 drivers
v0x5d2d2a422040_0 .net "B", 7 0, L_0x5d2d2a806af0;  1 drivers
v0x5d2d2a422120_0 .net "carryMiddle", 7 0, L_0x5d2d2a8057e0;  1 drivers
v0x5d2d2a4221e0_0 .net "cin", 0 0, L_0x5d2d2a803c90;  alias, 1 drivers
v0x5d2d2a4222d0_0 .net "cout", 0 0, L_0x5d2d2a806790;  alias, 1 drivers
v0x5d2d2a4223e0_0 .net "sum", 7 0, L_0x5d2d2a8066d0;  1 drivers
v0x5d2d2a4224c0_0 .net "sum11", 7 0, L_0x5d2d2a805f10;  1 drivers
L_0x5d2d2a8041d0 .part L_0x5d2d2a806a00, 0, 1;
L_0x5d2d2a804270 .part L_0x5d2d2a806af0, 0, 1;
L_0x5d2d2a804440 .part L_0x5d2d2a806a00, 1, 1;
L_0x5d2d2a804530 .part L_0x5d2d2a806af0, 1, 1;
L_0x5d2d2a804620 .part L_0x5d2d2a8057e0, 0, 1;
L_0x5d2d2a804890 .part L_0x5d2d2a806a00, 2, 1;
L_0x5d2d2a804930 .part L_0x5d2d2a806af0, 2, 1;
L_0x5d2d2a8049d0 .part L_0x5d2d2a8057e0, 1, 1;
L_0x5d2d2a804ce0 .part L_0x5d2d2a806a00, 3, 1;
L_0x5d2d2a804d80 .part L_0x5d2d2a806af0, 3, 1;
L_0x5d2d2a804e20 .part L_0x5d2d2a8057e0, 2, 1;
L_0x5d2d2a804fa0 .part L_0x5d2d2a806a00, 4, 1;
L_0x5d2d2a8050b0 .part L_0x5d2d2a806af0, 4, 1;
L_0x5d2d2a805150 .part L_0x5d2d2a8057e0, 3, 1;
L_0x5d2d2a805300 .part L_0x5d2d2a806a00, 5, 1;
L_0x5d2d2a8053a0 .part L_0x5d2d2a806af0, 5, 1;
L_0x5d2d2a8054d0 .part L_0x5d2d2a8057e0, 4, 1;
L_0x5d2d2a805740 .part L_0x5d2d2a806a00, 6, 1;
L_0x5d2d2a805880 .part L_0x5d2d2a806af0, 6, 1;
L_0x5d2d2a805920 .part L_0x5d2d2a8057e0, 5, 1;
LS_0x5d2d2a8057e0_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a804160, L_0x5d2d2a804380, L_0x5d2d2a804730, L_0x5d2d2a804b80;
LS_0x5d2d2a8057e0_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a804f30, L_0x5d2d2a8051f0, L_0x5d2d2a8055e0, L_0x5d2d2a805ae0;
L_0x5d2d2a8057e0 .concat8 [ 4 4 0 0], LS_0x5d2d2a8057e0_0_0, LS_0x5d2d2a8057e0_0_4;
LS_0x5d2d2a805f10_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a803d30, L_0x5d2d2a804310, L_0x5d2d2a8046c0, L_0x5d2d2a804b10;
LS_0x5d2d2a805f10_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a804ec0, L_0x5d2d2a805040, L_0x5d2d2a805570, L_0x5d2d2a805a70;
L_0x5d2d2a805f10 .concat8 [ 4 4 0 0], LS_0x5d2d2a805f10_0_0, LS_0x5d2d2a805f10_0_4;
L_0x5d2d2a8059c0 .part L_0x5d2d2a806a00, 7, 1;
L_0x5d2d2a806340 .part L_0x5d2d2a806af0, 7, 1;
L_0x5d2d2a806280 .part L_0x5d2d2a8057e0, 6, 1;
L_0x5d2d2a806790 .part L_0x5d2d2a8057e0, 7, 1;
S_0x5d2d2a41bed0 .scope generate, "genAdder[0]" "genAdder[0]" 8 9, 8 9 0, S_0x5d2d2a41bbc0;
 .timescale -9 -12;
P_0x5d2d2a41c0f0 .param/l "i" 0 8 9, +C4<00>;
S_0x5d2d2a41c1d0 .scope generate, "genblk2" "genblk2" 8 10, 8 10 0, S_0x5d2d2a41bed0;
 .timescale -9 -12;
S_0x5d2d2a41c3b0 .scope module, "f" "FA" 8 11, 9 33 0, S_0x5d2d2a41c1d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a803d30 .udp UDP_sumOut, L_0x5d2d2a8041d0, L_0x5d2d2a804270, L_0x5d2d2a803c90;
L_0x5d2d2a804160 .udp UDP_carryOut, L_0x5d2d2a8041d0, L_0x5d2d2a804270, L_0x5d2d2a803c90;
v0x5d2d2a41c5e0_0 .net "A", 0 0, L_0x5d2d2a8041d0;  1 drivers
v0x5d2d2a41c6c0_0 .net "B", 0 0, L_0x5d2d2a804270;  1 drivers
v0x5d2d2a41c780_0 .net "Cin", 0 0, L_0x5d2d2a803c90;  alias, 1 drivers
v0x5d2d2a41c880_0 .net "Cout", 0 0, L_0x5d2d2a804160;  1 drivers
v0x5d2d2a41c920_0 .net "sum", 0 0, L_0x5d2d2a803d30;  1 drivers
S_0x5d2d2a41cab0 .scope generate, "genAdder[1]" "genAdder[1]" 8 9, 8 9 0, S_0x5d2d2a41bbc0;
 .timescale -9 -12;
P_0x5d2d2a41ccd0 .param/l "i" 0 8 9, +C4<01>;
S_0x5d2d2a41cd90 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a41cab0;
 .timescale -9 -12;
S_0x5d2d2a41cf70 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a41cd90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a804310 .udp UDP_sumOut, L_0x5d2d2a804440, L_0x5d2d2a804530, L_0x5d2d2a804620;
L_0x5d2d2a804380 .udp UDP_carryOut, L_0x5d2d2a804440, L_0x5d2d2a804530, L_0x5d2d2a804620;
v0x5d2d2a41d170_0 .net "A", 0 0, L_0x5d2d2a804440;  1 drivers
v0x5d2d2a41d250_0 .net "B", 0 0, L_0x5d2d2a804530;  1 drivers
v0x5d2d2a41d310_0 .net "Cin", 0 0, L_0x5d2d2a804620;  1 drivers
v0x5d2d2a41d3e0_0 .net "Cout", 0 0, L_0x5d2d2a804380;  1 drivers
v0x5d2d2a41d4a0_0 .net "sum", 0 0, L_0x5d2d2a804310;  1 drivers
S_0x5d2d2a41d650 .scope generate, "genAdder[2]" "genAdder[2]" 8 9, 8 9 0, S_0x5d2d2a41bbc0;
 .timescale -9 -12;
P_0x5d2d2a41d850 .param/l "i" 0 8 9, +C4<010>;
S_0x5d2d2a41d910 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a41d650;
 .timescale -9 -12;
S_0x5d2d2a41daf0 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a41d910;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a8046c0 .udp UDP_sumOut, L_0x5d2d2a804890, L_0x5d2d2a804930, L_0x5d2d2a8049d0;
L_0x5d2d2a804730 .udp UDP_carryOut, L_0x5d2d2a804890, L_0x5d2d2a804930, L_0x5d2d2a8049d0;
v0x5d2d2a41dda0_0 .net "A", 0 0, L_0x5d2d2a804890;  1 drivers
v0x5d2d2a41de80_0 .net "B", 0 0, L_0x5d2d2a804930;  1 drivers
v0x5d2d2a41df40_0 .net "Cin", 0 0, L_0x5d2d2a8049d0;  1 drivers
v0x5d2d2a41e010_0 .net "Cout", 0 0, L_0x5d2d2a804730;  1 drivers
v0x5d2d2a41e0d0_0 .net "sum", 0 0, L_0x5d2d2a8046c0;  1 drivers
S_0x5d2d2a41e280 .scope generate, "genAdder[3]" "genAdder[3]" 8 9, 8 9 0, S_0x5d2d2a41bbc0;
 .timescale -9 -12;
P_0x5d2d2a41e480 .param/l "i" 0 8 9, +C4<011>;
S_0x5d2d2a41e560 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a41e280;
 .timescale -9 -12;
S_0x5d2d2a41e740 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a41e560;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a804b10 .udp UDP_sumOut, L_0x5d2d2a804ce0, L_0x5d2d2a804d80, L_0x5d2d2a804e20;
L_0x5d2d2a804b80 .udp UDP_carryOut, L_0x5d2d2a804ce0, L_0x5d2d2a804d80, L_0x5d2d2a804e20;
v0x5d2d2a41e9c0_0 .net "A", 0 0, L_0x5d2d2a804ce0;  1 drivers
v0x5d2d2a41eaa0_0 .net "B", 0 0, L_0x5d2d2a804d80;  1 drivers
v0x5d2d2a41eb60_0 .net "Cin", 0 0, L_0x5d2d2a804e20;  1 drivers
v0x5d2d2a41ec30_0 .net "Cout", 0 0, L_0x5d2d2a804b80;  1 drivers
v0x5d2d2a41ecf0_0 .net "sum", 0 0, L_0x5d2d2a804b10;  1 drivers
S_0x5d2d2a41eea0 .scope generate, "genAdder[4]" "genAdder[4]" 8 9, 8 9 0, S_0x5d2d2a41bbc0;
 .timescale -9 -12;
P_0x5d2d2a41f0f0 .param/l "i" 0 8 9, +C4<0100>;
S_0x5d2d2a41f1d0 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a41eea0;
 .timescale -9 -12;
S_0x5d2d2a41f3b0 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a41f1d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a804ec0 .udp UDP_sumOut, L_0x5d2d2a804fa0, L_0x5d2d2a8050b0, L_0x5d2d2a805150;
L_0x5d2d2a804f30 .udp UDP_carryOut, L_0x5d2d2a804fa0, L_0x5d2d2a8050b0, L_0x5d2d2a805150;
v0x5d2d2a41f630_0 .net "A", 0 0, L_0x5d2d2a804fa0;  1 drivers
v0x5d2d2a41f710_0 .net "B", 0 0, L_0x5d2d2a8050b0;  1 drivers
v0x5d2d2a41f7d0_0 .net "Cin", 0 0, L_0x5d2d2a805150;  1 drivers
v0x5d2d2a41f870_0 .net "Cout", 0 0, L_0x5d2d2a804f30;  1 drivers
v0x5d2d2a41f930_0 .net "sum", 0 0, L_0x5d2d2a804ec0;  1 drivers
S_0x5d2d2a41fae0 .scope generate, "genAdder[5]" "genAdder[5]" 8 9, 8 9 0, S_0x5d2d2a41bbc0;
 .timescale -9 -12;
P_0x5d2d2a41fce0 .param/l "i" 0 8 9, +C4<0101>;
S_0x5d2d2a41fdc0 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a41fae0;
 .timescale -9 -12;
S_0x5d2d2a41ffa0 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a41fdc0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a805040 .udp UDP_sumOut, L_0x5d2d2a805300, L_0x5d2d2a8053a0, L_0x5d2d2a8054d0;
L_0x5d2d2a8051f0 .udp UDP_carryOut, L_0x5d2d2a805300, L_0x5d2d2a8053a0, L_0x5d2d2a8054d0;
v0x5d2d2a420220_0 .net "A", 0 0, L_0x5d2d2a805300;  1 drivers
v0x5d2d2a420300_0 .net "B", 0 0, L_0x5d2d2a8053a0;  1 drivers
v0x5d2d2a4203c0_0 .net "Cin", 0 0, L_0x5d2d2a8054d0;  1 drivers
v0x5d2d2a420490_0 .net "Cout", 0 0, L_0x5d2d2a8051f0;  1 drivers
v0x5d2d2a420550_0 .net "sum", 0 0, L_0x5d2d2a805040;  1 drivers
S_0x5d2d2a420700 .scope generate, "genAdder[6]" "genAdder[6]" 8 9, 8 9 0, S_0x5d2d2a41bbc0;
 .timescale -9 -12;
P_0x5d2d2a420900 .param/l "i" 0 8 9, +C4<0110>;
S_0x5d2d2a4209e0 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a420700;
 .timescale -9 -12;
S_0x5d2d2a420bc0 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a4209e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a805570 .udp UDP_sumOut, L_0x5d2d2a805740, L_0x5d2d2a805880, L_0x5d2d2a805920;
L_0x5d2d2a8055e0 .udp UDP_carryOut, L_0x5d2d2a805740, L_0x5d2d2a805880, L_0x5d2d2a805920;
v0x5d2d2a420e40_0 .net "A", 0 0, L_0x5d2d2a805740;  1 drivers
v0x5d2d2a420f20_0 .net "B", 0 0, L_0x5d2d2a805880;  1 drivers
v0x5d2d2a420fe0_0 .net "Cin", 0 0, L_0x5d2d2a805920;  1 drivers
v0x5d2d2a4210b0_0 .net "Cout", 0 0, L_0x5d2d2a8055e0;  1 drivers
v0x5d2d2a421170_0 .net "sum", 0 0, L_0x5d2d2a805570;  1 drivers
S_0x5d2d2a421320 .scope generate, "genAdder[7]" "genAdder[7]" 8 9, 8 9 0, S_0x5d2d2a41bbc0;
 .timescale -9 -12;
P_0x5d2d2a421520 .param/l "i" 0 8 9, +C4<0111>;
S_0x5d2d2a421600 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a421320;
 .timescale -9 -12;
S_0x5d2d2a4217e0 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a421600;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a805a70 .udp UDP_sumOut, L_0x5d2d2a8059c0, L_0x5d2d2a806340, L_0x5d2d2a806280;
L_0x5d2d2a805ae0 .udp UDP_carryOut, L_0x5d2d2a8059c0, L_0x5d2d2a806340, L_0x5d2d2a806280;
v0x5d2d2a421a60_0 .net "A", 0 0, L_0x5d2d2a8059c0;  1 drivers
v0x5d2d2a421b40_0 .net "B", 0 0, L_0x5d2d2a806340;  1 drivers
v0x5d2d2a421c00_0 .net "Cin", 0 0, L_0x5d2d2a806280;  1 drivers
v0x5d2d2a421cd0_0 .net "Cout", 0 0, L_0x5d2d2a805ae0;  1 drivers
v0x5d2d2a421d90_0 .net "sum", 0 0, L_0x5d2d2a805a70;  1 drivers
S_0x5d2d2a422bb0 .scope module, "HybridAdderLayer2_4" "HybridAdder" 2 131, 3 1 0, S_0x5d2d2a3c7af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /OUTPUT 16 "sum";
    .port_info 3 /OUTPUT 1 "cout";
P_0x5d2d2a422d90 .param/l "N1" 0 3 1, +C4<00000000000000000000000000001000>;
P_0x5d2d2a422dd0 .param/l "N2" 0 3 1, +C4<00000000000000000000000000001000>;
P_0x5d2d2a422e10 .param/l "addOrSub" 0 3 1, +C4<00000000000000000000000000000001>;
v0x5d2d2a46f9e0_0 .net "A", 15 0, L_0x5d2d2a8071e0;  1 drivers
v0x5d2d2a46fae0_0 .net "B", 15 0, L_0x5d2d2a812f80;  1 drivers
v0x5d2d2a46fbc0_0 .net "cout", 0 0, L_0x5d2d2a8126c0;  1 drivers
v0x5d2d2a46fc60_0 .net "fn", 0 0, L_0x5d2d2a80fc10;  1 drivers
v0x5d2d2a46fd00_0 .net "selectedB", 15 0, L_0x5d2d2a8073d0;  1 drivers
v0x5d2d2a46fdf0_0 .net "sum", 15 0, L_0x5d2d2a812420;  alias, 1 drivers
L_0x5d2d2a80ffa0 .part L_0x5d2d2a8071e0, 0, 8;
L_0x5d2d2a810040 .part L_0x5d2d2a8073d0, 0, 8;
L_0x5d2d2a812420 .concat8 [ 8 8 0 0], L_0x5d2d2a80f6a0, L_0x5d2d2a812600;
L_0x5d2d2a812930 .part L_0x5d2d2a8071e0, 8, 8;
L_0x5d2d2a812a20 .part L_0x5d2d2a8073d0, 8, 8;
S_0x5d2d2a423050 .scope generate, "genblk2" "genblk2" 3 10, 3 10 0, S_0x5d2d2a422bb0;
 .timescale -9 -12;
L_0x5d2d2a806fd0 .functor NOT 16, L_0x5d2d2a812f80, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5d2d2a423250_0 .net *"_ivl_0", 15 0, L_0x5d2d2a806fd0;  1 drivers
L_0x7347fc2c2498 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5d2d2a423350_0 .net/2u *"_ivl_2", 15 0, L_0x7347fc2c2498;  1 drivers
L_0x5d2d2a8073d0 .arith/sum 16, L_0x5d2d2a806fd0, L_0x7347fc2c2498;
S_0x5d2d2a423430 .scope module, "nBitRcpa2Inst" "nBitRcpa2" 3 17, 4 1 0, S_0x5d2d2a422bb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /OUTPUT 8 "sum";
    .port_info 3 /OUTPUT 1 "fn";
P_0x5d2d2a423630 .param/l "N" 0 4 1, +C4<00000000000000000000000000001000>;
v0x5d2d2a448620_0 .net "A", 7 0, L_0x5d2d2a80ffa0;  1 drivers
v0x5d2d2a448720_0 .net "B", 7 0, L_0x5d2d2a810040;  1 drivers
v0x5d2d2a448800_0 .net "F", 8 0, L_0x5d2d2a80fdd0;  1 drivers
v0x5d2d2a4488c0_0 .net *"_ivl_85", 0 0, L_0x5d2d2a80fd30;  1 drivers
L_0x7347fc2c24e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4489a0_0 .net/2u *"_ivl_89", 0 0, L_0x7347fc2c24e0;  1 drivers
v0x5d2d2a448ad0_0 .net "carry", 8 0, L_0x5d2d2a80fb70;  1 drivers
v0x5d2d2a448bb0_0 .net "fn", 0 0, L_0x5d2d2a80fc10;  alias, 1 drivers
v0x5d2d2a448c70_0 .net "sum", 7 0, L_0x5d2d2a80f6a0;  1 drivers
L_0x5d2d2a807de0 .part L_0x5d2d2a80ffa0, 7, 1;
L_0x5d2d2a807e80 .part L_0x5d2d2a810040, 7, 1;
L_0x5d2d2a807f20 .part L_0x5d2d2a80fb70, 8, 1;
L_0x5d2d2a807fc0 .part L_0x5d2d2a80fdd0, 7, 1;
L_0x5d2d2a808c00 .part L_0x5d2d2a80ffa0, 6, 1;
L_0x5d2d2a808ca0 .part L_0x5d2d2a810040, 6, 1;
L_0x5d2d2a808d90 .part L_0x5d2d2a80fb70, 7, 1;
L_0x5d2d2a808e80 .part L_0x5d2d2a80fdd0, 6, 1;
L_0x5d2d2a809cb0 .part L_0x5d2d2a80ffa0, 5, 1;
L_0x5d2d2a809d50 .part L_0x5d2d2a810040, 5, 1;
L_0x5d2d2a809df0 .part L_0x5d2d2a80fb70, 6, 1;
L_0x5d2d2a809e90 .part L_0x5d2d2a80fdd0, 5, 1;
L_0x5d2d2a80adc0 .part L_0x5d2d2a80ffa0, 4, 1;
L_0x5d2d2a80aef0 .part L_0x5d2d2a810040, 4, 1;
L_0x5d2d2a80b020 .part L_0x5d2d2a80fb70, 5, 1;
L_0x5d2d2a80b150 .part L_0x5d2d2a80fdd0, 4, 1;
L_0x5d2d2a80c0c0 .part L_0x5d2d2a80ffa0, 3, 1;
L_0x5d2d2a80c160 .part L_0x5d2d2a810040, 3, 1;
L_0x5d2d2a80c2a0 .part L_0x5d2d2a80fb70, 4, 1;
L_0x5d2d2a80c340 .part L_0x5d2d2a80fdd0, 3, 1;
L_0x5d2d2a80c200 .part L_0x5d2d2a80ffa0, 2, 1;
L_0x5d2d2a80d220 .part L_0x5d2d2a810040, 2, 1;
L_0x5d2d2a80c3e0 .part L_0x5d2d2a80fb70, 3, 1;
L_0x5d2d2a80d380 .part L_0x5d2d2a80fdd0, 2, 1;
L_0x5d2d2a80e260 .part L_0x5d2d2a80ffa0, 1, 1;
L_0x5d2d2a80e300 .part L_0x5d2d2a810040, 1, 1;
L_0x5d2d2a80d420 .part L_0x5d2d2a80fb70, 2, 1;
L_0x5d2d2a80e480 .part L_0x5d2d2a80fdd0, 1, 1;
L_0x5d2d2a80f340 .part L_0x5d2d2a80ffa0, 0, 1;
L_0x5d2d2a80f4f0 .part L_0x5d2d2a810040, 0, 1;
L_0x5d2d2a80e520 .part L_0x5d2d2a80fb70, 1, 1;
L_0x5d2d2a80f8b0 .part L_0x5d2d2a80fdd0, 0, 1;
LS_0x5d2d2a80f6a0_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a80efc0, L_0x5d2d2a80dee0, L_0x5d2d2a80cea0, L_0x5d2d2a80bd40;
LS_0x5d2d2a80f6a0_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a80aa40, L_0x5d2d2a8098e0, L_0x5d2d2a808920, L_0x5d2d2a807ab0;
L_0x5d2d2a80f6a0 .concat8 [ 4 4 0 0], LS_0x5d2d2a80f6a0_0_0, LS_0x5d2d2a80f6a0_0_4;
LS_0x5d2d2a80fb70_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a80f200, L_0x5d2d2a80e120, L_0x5d2d2a80d0e0, L_0x5d2d2a80bf80;
LS_0x5d2d2a80fb70_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a80ac80, L_0x5d2d2a809b20, L_0x5d2d2a808b00, L_0x5d2d2a807c90;
LS_0x5d2d2a80fb70_0_8 .concat8 [ 1 0 0 0], L_0x5d2d2a80fd30;
L_0x5d2d2a80fb70 .concat8 [ 4 4 1 0], LS_0x5d2d2a80fb70_0_0, LS_0x5d2d2a80fb70_0_4, LS_0x5d2d2a80fb70_0_8;
L_0x5d2d2a80fd30 .part L_0x5d2d2a80fdd0, 8, 1;
LS_0x5d2d2a80fdd0_0_0 .concat8 [ 1 1 1 1], L_0x7347fc2c24e0, L_0x5d2d2a80e7a0, L_0x5d2d2a80d680, L_0x5d2d2a80c640;
LS_0x5d2d2a80fdd0_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a80b4e0, L_0x5d2d2a80a1e0, L_0x5d2d2a8091c0, L_0x5d2d2a808260;
LS_0x5d2d2a80fdd0_0_8 .concat8 [ 1 0 0 0], L_0x5d2d2a8075a0;
L_0x5d2d2a80fdd0 .concat8 [ 4 4 1 0], LS_0x5d2d2a80fdd0_0_0, LS_0x5d2d2a80fdd0_0_4, LS_0x5d2d2a80fdd0_0_8;
L_0x5d2d2a80fc10 .part L_0x5d2d2a80fdd0, 8, 1;
S_0x5d2d2a4237a0 .scope generate, "rcpa2Loop[0]" "rcpa2Loop[0]" 4 16, 4 16 0, S_0x5d2d2a423430;
 .timescale -9 -12;
P_0x5d2d2a4239a0 .param/l "i" 0 4 16, +C4<00>;
S_0x5d2d2a423a80 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a4237a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a427760_0 .net "Y", 0 0, L_0x5d2d2a80ed60;  1 drivers
v0x5d2d2a427800_0 .net "a", 0 0, L_0x5d2d2a80f340;  1 drivers
v0x5d2d2a4278c0_0 .net "b", 0 0, L_0x5d2d2a80f4f0;  1 drivers
v0x5d2d2a427990_0 .net "cIn", 0 0, L_0x5d2d2a80e520;  1 drivers
v0x5d2d2a427a60_0 .net "cOut", 0 0, L_0x5d2d2a80f200;  1 drivers
v0x5d2d2a427b00_0 .net "fIn", 0 0, L_0x5d2d2a80f8b0;  1 drivers
v0x5d2d2a427bf0_0 .net "fOut", 0 0, L_0x5d2d2a80e7a0;  1 drivers
v0x5d2d2a427c90_0 .net "notCIn", 0 0, L_0x5d2d2a80e8a0;  1 drivers
v0x5d2d2a427d30_0 .net "notCOut", 0 0, L_0x5d2d2a80f170;  1 drivers
v0x5d2d2a427e60_0 .net "notFIn", 0 0, L_0x5d2d2a80edf0;  1 drivers
v0x5d2d2a427f50_0 .net "notFOut", 0 0, L_0x5d2d2a80e730;  1 drivers
v0x5d2d2a428040_0 .net "s", 0 0, L_0x5d2d2a80efc0;  1 drivers
S_0x5d2d2a423d10 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a423a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a425000_0 .net "a", 0 0, L_0x5d2d2a80f340;  alias, 1 drivers
v0x5d2d2a4250d0_0 .net "b", 0 0, L_0x5d2d2a80f4f0;  alias, 1 drivers
v0x5d2d2a4251a0_0 .net "c", 0 0, L_0x5d2d2a80e8a0;  alias, 1 drivers
v0x5d2d2a4252a0_0 .net "node1", 0 0, L_0x5d2d2a80ea70;  1 drivers
v0x5d2d2a425390_0 .net "node2", 0 0, L_0x5d2d2a80eb00;  1 drivers
v0x5d2d2a4254d0_0 .net "out", 0 0, L_0x5d2d2a80ed60;  alias, 1 drivers
S_0x5d2d2a423fb0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a423d10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a80ec40 .functor AND 1, L_0x5d2d2a80eb00, L_0x5d2d2a80e8a0, C4<1>, C4<1>;
L_0x5d2d2a80ed60 .functor NOT 1, L_0x5d2d2a80ec40, C4<0>, C4<0>, C4<0>;
v0x5d2d2a424220_0 .net *"_ivl_0", 0 0, L_0x5d2d2a80ec40;  1 drivers
v0x5d2d2a424320_0 .net "a", 0 0, L_0x5d2d2a80eb00;  alias, 1 drivers
v0x5d2d2a4243e0_0 .net "b", 0 0, L_0x5d2d2a80e8a0;  alias, 1 drivers
v0x5d2d2a4244b0_0 .net "out", 0 0, L_0x5d2d2a80ed60;  alias, 1 drivers
S_0x5d2d2a4245f0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a423d10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a80e9e0 .functor OR 1, L_0x5d2d2a80f340, L_0x5d2d2a80f4f0, C4<0>, C4<0>;
L_0x5d2d2a80ea70 .functor NOT 1, L_0x5d2d2a80e9e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a424820_0 .net *"_ivl_0", 0 0, L_0x5d2d2a80e9e0;  1 drivers
v0x5d2d2a424920_0 .net "a", 0 0, L_0x5d2d2a80f340;  alias, 1 drivers
v0x5d2d2a4249e0_0 .net "b", 0 0, L_0x5d2d2a80f4f0;  alias, 1 drivers
v0x5d2d2a424ab0_0 .net "out", 0 0, L_0x5d2d2a80ea70;  alias, 1 drivers
S_0x5d2d2a424bf0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a423d10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a80eb00 .functor NOT 1, L_0x5d2d2a80ea70, C4<0>, C4<0>, C4<0>;
v0x5d2d2a424e40_0 .net "a", 0 0, L_0x5d2d2a80ea70;  alias, 1 drivers
v0x5d2d2a424f10_0 .net "out", 0 0, L_0x5d2d2a80eb00;  alias, 1 drivers
S_0x5d2d2a425570 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a423a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a80e3a0 .functor AND 1, L_0x5d2d2a80f340, L_0x5d2d2a80f4f0, C4<1>, C4<1>;
L_0x5d2d2a80e730 .functor NOT 1, L_0x5d2d2a80e3a0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4257a0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a80e3a0;  1 drivers
v0x5d2d2a4258a0_0 .net "a", 0 0, L_0x5d2d2a80f340;  alias, 1 drivers
v0x5d2d2a4259b0_0 .net "b", 0 0, L_0x5d2d2a80f4f0;  alias, 1 drivers
v0x5d2d2a425aa0_0 .net "out", 0 0, L_0x5d2d2a80e730;  alias, 1 drivers
S_0x5d2d2a425ba0 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a423a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a80eea0 .functor AND 1, L_0x5d2d2a80edf0, L_0x5d2d2a80ed60, C4<1>, C4<1>;
L_0x5d2d2a80efc0 .functor NOT 1, L_0x5d2d2a80eea0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a425dd0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a80eea0;  1 drivers
v0x5d2d2a425eb0_0 .net "a", 0 0, L_0x5d2d2a80edf0;  alias, 1 drivers
v0x5d2d2a425f70_0 .net "b", 0 0, L_0x5d2d2a80ed60;  alias, 1 drivers
v0x5d2d2a426060_0 .net "out", 0 0, L_0x5d2d2a80efc0;  alias, 1 drivers
S_0x5d2d2a426180 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a423a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a80f050 .functor AND 1, L_0x5d2d2a80f8b0, L_0x5d2d2a80ed60, C4<1>, C4<1>;
L_0x5d2d2a80f170 .functor NOT 1, L_0x5d2d2a80f050, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4263b0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a80f050;  1 drivers
v0x5d2d2a4264b0_0 .net "a", 0 0, L_0x5d2d2a80f8b0;  alias, 1 drivers
v0x5d2d2a426570_0 .net "b", 0 0, L_0x5d2d2a80ed60;  alias, 1 drivers
v0x5d2d2a426610_0 .net "out", 0 0, L_0x5d2d2a80f170;  alias, 1 drivers
S_0x5d2d2a426730 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a423a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a80e7a0 .functor NOT 1, L_0x5d2d2a80e730, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4269a0_0 .net "a", 0 0, L_0x5d2d2a80e730;  alias, 1 drivers
v0x5d2d2a426a60_0 .net "out", 0 0, L_0x5d2d2a80e7a0;  alias, 1 drivers
S_0x5d2d2a426b60 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a423a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a80e8a0 .functor NOT 1, L_0x5d2d2a80e520, C4<0>, C4<0>, C4<0>;
v0x5d2d2a426d80_0 .net "a", 0 0, L_0x5d2d2a80e520;  alias, 1 drivers
v0x5d2d2a426e60_0 .net "out", 0 0, L_0x5d2d2a80e8a0;  alias, 1 drivers
S_0x5d2d2a426fb0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a423a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a80edf0 .functor NOT 1, L_0x5d2d2a80f8b0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4271d0_0 .net "a", 0 0, L_0x5d2d2a80f8b0;  alias, 1 drivers
v0x5d2d2a427290_0 .net "out", 0 0, L_0x5d2d2a80edf0;  alias, 1 drivers
S_0x5d2d2a427350 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a423a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a80f200 .functor NOT 1, L_0x5d2d2a80f170, C4<0>, C4<0>, C4<0>;
v0x5d2d2a427570_0 .net "a", 0 0, L_0x5d2d2a80f170;  alias, 1 drivers
v0x5d2d2a427660_0 .net "out", 0 0, L_0x5d2d2a80f200;  alias, 1 drivers
S_0x5d2d2a428140 .scope generate, "rcpa2Loop[1]" "rcpa2Loop[1]" 4 16, 4 16 0, S_0x5d2d2a423430;
 .timescale -9 -12;
P_0x5d2d2a428360 .param/l "i" 0 4 16, +C4<01>;
S_0x5d2d2a428420 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a428140;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a42c0a0_0 .net "Y", 0 0, L_0x5d2d2a80dc80;  1 drivers
v0x5d2d2a42c1d0_0 .net "a", 0 0, L_0x5d2d2a80e260;  1 drivers
v0x5d2d2a42c290_0 .net "b", 0 0, L_0x5d2d2a80e300;  1 drivers
v0x5d2d2a42c360_0 .net "cIn", 0 0, L_0x5d2d2a80d420;  1 drivers
v0x5d2d2a42c430_0 .net "cOut", 0 0, L_0x5d2d2a80e120;  1 drivers
v0x5d2d2a42c4d0_0 .net "fIn", 0 0, L_0x5d2d2a80e480;  1 drivers
v0x5d2d2a42c5c0_0 .net "fOut", 0 0, L_0x5d2d2a80d680;  1 drivers
v0x5d2d2a42c660_0 .net "notCIn", 0 0, L_0x5d2d2a80d7c0;  1 drivers
v0x5d2d2a42c700_0 .net "notCOut", 0 0, L_0x5d2d2a80e090;  1 drivers
v0x5d2d2a42c830_0 .net "notFIn", 0 0, L_0x5d2d2a80dd10;  1 drivers
v0x5d2d2a42c920_0 .net "notFOut", 0 0, L_0x5d2d2a80d610;  1 drivers
v0x5d2d2a42ca10_0 .net "s", 0 0, L_0x5d2d2a80dee0;  1 drivers
S_0x5d2d2a4286b0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a428420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a429940_0 .net "a", 0 0, L_0x5d2d2a80e260;  alias, 1 drivers
v0x5d2d2a429a10_0 .net "b", 0 0, L_0x5d2d2a80e300;  alias, 1 drivers
v0x5d2d2a429ae0_0 .net "c", 0 0, L_0x5d2d2a80d7c0;  alias, 1 drivers
v0x5d2d2a429be0_0 .net "node1", 0 0, L_0x5d2d2a80d990;  1 drivers
v0x5d2d2a429cd0_0 .net "node2", 0 0, L_0x5d2d2a80da20;  1 drivers
v0x5d2d2a429e10_0 .net "out", 0 0, L_0x5d2d2a80dc80;  alias, 1 drivers
S_0x5d2d2a428920 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a4286b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a80db60 .functor AND 1, L_0x5d2d2a80da20, L_0x5d2d2a80d7c0, C4<1>, C4<1>;
L_0x5d2d2a80dc80 .functor NOT 1, L_0x5d2d2a80db60, C4<0>, C4<0>, C4<0>;
v0x5d2d2a428b90_0 .net *"_ivl_0", 0 0, L_0x5d2d2a80db60;  1 drivers
v0x5d2d2a428c90_0 .net "a", 0 0, L_0x5d2d2a80da20;  alias, 1 drivers
v0x5d2d2a428d50_0 .net "b", 0 0, L_0x5d2d2a80d7c0;  alias, 1 drivers
v0x5d2d2a428df0_0 .net "out", 0 0, L_0x5d2d2a80dc80;  alias, 1 drivers
S_0x5d2d2a428f30 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a4286b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a80d900 .functor OR 1, L_0x5d2d2a80e260, L_0x5d2d2a80e300, C4<0>, C4<0>;
L_0x5d2d2a80d990 .functor NOT 1, L_0x5d2d2a80d900, C4<0>, C4<0>, C4<0>;
v0x5d2d2a429160_0 .net *"_ivl_0", 0 0, L_0x5d2d2a80d900;  1 drivers
v0x5d2d2a429260_0 .net "a", 0 0, L_0x5d2d2a80e260;  alias, 1 drivers
v0x5d2d2a429320_0 .net "b", 0 0, L_0x5d2d2a80e300;  alias, 1 drivers
v0x5d2d2a4293f0_0 .net "out", 0 0, L_0x5d2d2a80d990;  alias, 1 drivers
S_0x5d2d2a429530 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a4286b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a80da20 .functor NOT 1, L_0x5d2d2a80d990, C4<0>, C4<0>, C4<0>;
v0x5d2d2a429780_0 .net "a", 0 0, L_0x5d2d2a80d990;  alias, 1 drivers
v0x5d2d2a429850_0 .net "out", 0 0, L_0x5d2d2a80da20;  alias, 1 drivers
S_0x5d2d2a429eb0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a428420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a80d2c0 .functor AND 1, L_0x5d2d2a80e260, L_0x5d2d2a80e300, C4<1>, C4<1>;
L_0x5d2d2a80d610 .functor NOT 1, L_0x5d2d2a80d2c0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a42a0e0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a80d2c0;  1 drivers
v0x5d2d2a42a1e0_0 .net "a", 0 0, L_0x5d2d2a80e260;  alias, 1 drivers
v0x5d2d2a42a2f0_0 .net "b", 0 0, L_0x5d2d2a80e300;  alias, 1 drivers
v0x5d2d2a42a3e0_0 .net "out", 0 0, L_0x5d2d2a80d610;  alias, 1 drivers
S_0x5d2d2a42a4e0 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a428420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a80ddc0 .functor AND 1, L_0x5d2d2a80dd10, L_0x5d2d2a80dc80, C4<1>, C4<1>;
L_0x5d2d2a80dee0 .functor NOT 1, L_0x5d2d2a80ddc0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a42a710_0 .net *"_ivl_0", 0 0, L_0x5d2d2a80ddc0;  1 drivers
v0x5d2d2a42a7f0_0 .net "a", 0 0, L_0x5d2d2a80dd10;  alias, 1 drivers
v0x5d2d2a42a8b0_0 .net "b", 0 0, L_0x5d2d2a80dc80;  alias, 1 drivers
v0x5d2d2a42a9a0_0 .net "out", 0 0, L_0x5d2d2a80dee0;  alias, 1 drivers
S_0x5d2d2a42aac0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a428420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a80df70 .functor AND 1, L_0x5d2d2a80e480, L_0x5d2d2a80dc80, C4<1>, C4<1>;
L_0x5d2d2a80e090 .functor NOT 1, L_0x5d2d2a80df70, C4<0>, C4<0>, C4<0>;
v0x5d2d2a42acf0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a80df70;  1 drivers
v0x5d2d2a42adf0_0 .net "a", 0 0, L_0x5d2d2a80e480;  alias, 1 drivers
v0x5d2d2a42aeb0_0 .net "b", 0 0, L_0x5d2d2a80dc80;  alias, 1 drivers
v0x5d2d2a42af50_0 .net "out", 0 0, L_0x5d2d2a80e090;  alias, 1 drivers
S_0x5d2d2a42b070 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a428420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a80d680 .functor NOT 1, L_0x5d2d2a80d610, C4<0>, C4<0>, C4<0>;
v0x5d2d2a42b2e0_0 .net "a", 0 0, L_0x5d2d2a80d610;  alias, 1 drivers
v0x5d2d2a42b3a0_0 .net "out", 0 0, L_0x5d2d2a80d680;  alias, 1 drivers
S_0x5d2d2a42b4a0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a428420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a80d7c0 .functor NOT 1, L_0x5d2d2a80d420, C4<0>, C4<0>, C4<0>;
v0x5d2d2a42b6c0_0 .net "a", 0 0, L_0x5d2d2a80d420;  alias, 1 drivers
v0x5d2d2a42b7a0_0 .net "out", 0 0, L_0x5d2d2a80d7c0;  alias, 1 drivers
S_0x5d2d2a42b8f0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a428420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a80dd10 .functor NOT 1, L_0x5d2d2a80e480, C4<0>, C4<0>, C4<0>;
v0x5d2d2a42bb10_0 .net "a", 0 0, L_0x5d2d2a80e480;  alias, 1 drivers
v0x5d2d2a42bbd0_0 .net "out", 0 0, L_0x5d2d2a80dd10;  alias, 1 drivers
S_0x5d2d2a42bc90 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a428420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a80e120 .functor NOT 1, L_0x5d2d2a80e090, C4<0>, C4<0>, C4<0>;
v0x5d2d2a42beb0_0 .net "a", 0 0, L_0x5d2d2a80e090;  alias, 1 drivers
v0x5d2d2a42bfa0_0 .net "out", 0 0, L_0x5d2d2a80e120;  alias, 1 drivers
S_0x5d2d2a42cb10 .scope generate, "rcpa2Loop[2]" "rcpa2Loop[2]" 4 16, 4 16 0, S_0x5d2d2a423430;
 .timescale -9 -12;
P_0x5d2d2a42cd10 .param/l "i" 0 4 16, +C4<010>;
S_0x5d2d2a42cdd0 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a42cb10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a430a80_0 .net "Y", 0 0, L_0x5d2d2a80cc40;  1 drivers
v0x5d2d2a430bb0_0 .net "a", 0 0, L_0x5d2d2a80c200;  1 drivers
v0x5d2d2a430c70_0 .net "b", 0 0, L_0x5d2d2a80d220;  1 drivers
v0x5d2d2a430d40_0 .net "cIn", 0 0, L_0x5d2d2a80c3e0;  1 drivers
v0x5d2d2a430e10_0 .net "cOut", 0 0, L_0x5d2d2a80d0e0;  1 drivers
v0x5d2d2a430eb0_0 .net "fIn", 0 0, L_0x5d2d2a80d380;  1 drivers
v0x5d2d2a430fa0_0 .net "fOut", 0 0, L_0x5d2d2a80c640;  1 drivers
v0x5d2d2a431040_0 .net "notCIn", 0 0, L_0x5d2d2a80c780;  1 drivers
v0x5d2d2a4310e0_0 .net "notCOut", 0 0, L_0x5d2d2a80d050;  1 drivers
v0x5d2d2a431210_0 .net "notFIn", 0 0, L_0x5d2d2a80ccd0;  1 drivers
v0x5d2d2a431300_0 .net "notFOut", 0 0, L_0x5d2d2a80c5b0;  1 drivers
v0x5d2d2a4313f0_0 .net "s", 0 0, L_0x5d2d2a80cea0;  1 drivers
S_0x5d2d2a42d060 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a42cdd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a42e320_0 .net "a", 0 0, L_0x5d2d2a80c200;  alias, 1 drivers
v0x5d2d2a42e3f0_0 .net "b", 0 0, L_0x5d2d2a80d220;  alias, 1 drivers
v0x5d2d2a42e4c0_0 .net "c", 0 0, L_0x5d2d2a80c780;  alias, 1 drivers
v0x5d2d2a42e5c0_0 .net "node1", 0 0, L_0x5d2d2a80c950;  1 drivers
v0x5d2d2a42e6b0_0 .net "node2", 0 0, L_0x5d2d2a80c9e0;  1 drivers
v0x5d2d2a42e7f0_0 .net "out", 0 0, L_0x5d2d2a80cc40;  alias, 1 drivers
S_0x5d2d2a42d2d0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a42d060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a80cb20 .functor AND 1, L_0x5d2d2a80c9e0, L_0x5d2d2a80c780, C4<1>, C4<1>;
L_0x5d2d2a80cc40 .functor NOT 1, L_0x5d2d2a80cb20, C4<0>, C4<0>, C4<0>;
v0x5d2d2a42d540_0 .net *"_ivl_0", 0 0, L_0x5d2d2a80cb20;  1 drivers
v0x5d2d2a42d640_0 .net "a", 0 0, L_0x5d2d2a80c9e0;  alias, 1 drivers
v0x5d2d2a42d700_0 .net "b", 0 0, L_0x5d2d2a80c780;  alias, 1 drivers
v0x5d2d2a42d7d0_0 .net "out", 0 0, L_0x5d2d2a80cc40;  alias, 1 drivers
S_0x5d2d2a42d910 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a42d060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a80c8c0 .functor OR 1, L_0x5d2d2a80c200, L_0x5d2d2a80d220, C4<0>, C4<0>;
L_0x5d2d2a80c950 .functor NOT 1, L_0x5d2d2a80c8c0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a42db40_0 .net *"_ivl_0", 0 0, L_0x5d2d2a80c8c0;  1 drivers
v0x5d2d2a42dc40_0 .net "a", 0 0, L_0x5d2d2a80c200;  alias, 1 drivers
v0x5d2d2a42dd00_0 .net "b", 0 0, L_0x5d2d2a80d220;  alias, 1 drivers
v0x5d2d2a42ddd0_0 .net "out", 0 0, L_0x5d2d2a80c950;  alias, 1 drivers
S_0x5d2d2a42df10 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a42d060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a80c9e0 .functor NOT 1, L_0x5d2d2a80c950, C4<0>, C4<0>, C4<0>;
v0x5d2d2a42e160_0 .net "a", 0 0, L_0x5d2d2a80c950;  alias, 1 drivers
v0x5d2d2a42e230_0 .net "out", 0 0, L_0x5d2d2a80c9e0;  alias, 1 drivers
S_0x5d2d2a42e890 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a42cdd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a80c490 .functor AND 1, L_0x5d2d2a80c200, L_0x5d2d2a80d220, C4<1>, C4<1>;
L_0x5d2d2a80c5b0 .functor NOT 1, L_0x5d2d2a80c490, C4<0>, C4<0>, C4<0>;
v0x5d2d2a42eac0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a80c490;  1 drivers
v0x5d2d2a42ebc0_0 .net "a", 0 0, L_0x5d2d2a80c200;  alias, 1 drivers
v0x5d2d2a42ecd0_0 .net "b", 0 0, L_0x5d2d2a80d220;  alias, 1 drivers
v0x5d2d2a42edc0_0 .net "out", 0 0, L_0x5d2d2a80c5b0;  alias, 1 drivers
S_0x5d2d2a42eec0 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a42cdd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a80cd80 .functor AND 1, L_0x5d2d2a80ccd0, L_0x5d2d2a80cc40, C4<1>, C4<1>;
L_0x5d2d2a80cea0 .functor NOT 1, L_0x5d2d2a80cd80, C4<0>, C4<0>, C4<0>;
v0x5d2d2a42f0f0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a80cd80;  1 drivers
v0x5d2d2a42f1d0_0 .net "a", 0 0, L_0x5d2d2a80ccd0;  alias, 1 drivers
v0x5d2d2a42f290_0 .net "b", 0 0, L_0x5d2d2a80cc40;  alias, 1 drivers
v0x5d2d2a42f380_0 .net "out", 0 0, L_0x5d2d2a80cea0;  alias, 1 drivers
S_0x5d2d2a42f4a0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a42cdd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a80cf30 .functor AND 1, L_0x5d2d2a80d380, L_0x5d2d2a80cc40, C4<1>, C4<1>;
L_0x5d2d2a80d050 .functor NOT 1, L_0x5d2d2a80cf30, C4<0>, C4<0>, C4<0>;
v0x5d2d2a42f6d0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a80cf30;  1 drivers
v0x5d2d2a42f7d0_0 .net "a", 0 0, L_0x5d2d2a80d380;  alias, 1 drivers
v0x5d2d2a42f890_0 .net "b", 0 0, L_0x5d2d2a80cc40;  alias, 1 drivers
v0x5d2d2a42f930_0 .net "out", 0 0, L_0x5d2d2a80d050;  alias, 1 drivers
S_0x5d2d2a42fa50 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a42cdd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a80c640 .functor NOT 1, L_0x5d2d2a80c5b0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a42fcc0_0 .net "a", 0 0, L_0x5d2d2a80c5b0;  alias, 1 drivers
v0x5d2d2a42fd80_0 .net "out", 0 0, L_0x5d2d2a80c640;  alias, 1 drivers
S_0x5d2d2a42fe80 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a42cdd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a80c780 .functor NOT 1, L_0x5d2d2a80c3e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4300a0_0 .net "a", 0 0, L_0x5d2d2a80c3e0;  alias, 1 drivers
v0x5d2d2a430180_0 .net "out", 0 0, L_0x5d2d2a80c780;  alias, 1 drivers
S_0x5d2d2a4302d0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a42cdd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a80ccd0 .functor NOT 1, L_0x5d2d2a80d380, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4304f0_0 .net "a", 0 0, L_0x5d2d2a80d380;  alias, 1 drivers
v0x5d2d2a4305b0_0 .net "out", 0 0, L_0x5d2d2a80ccd0;  alias, 1 drivers
S_0x5d2d2a430670 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a42cdd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a80d0e0 .functor NOT 1, L_0x5d2d2a80d050, C4<0>, C4<0>, C4<0>;
v0x5d2d2a430890_0 .net "a", 0 0, L_0x5d2d2a80d050;  alias, 1 drivers
v0x5d2d2a430980_0 .net "out", 0 0, L_0x5d2d2a80d0e0;  alias, 1 drivers
S_0x5d2d2a4314f0 .scope generate, "rcpa2Loop[3]" "rcpa2Loop[3]" 4 16, 4 16 0, S_0x5d2d2a423430;
 .timescale -9 -12;
P_0x5d2d2a4316f0 .param/l "i" 0 4 16, +C4<011>;
S_0x5d2d2a4317d0 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a4314f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a435450_0 .net "Y", 0 0, L_0x5d2d2a80bae0;  1 drivers
v0x5d2d2a435580_0 .net "a", 0 0, L_0x5d2d2a80c0c0;  1 drivers
v0x5d2d2a435640_0 .net "b", 0 0, L_0x5d2d2a80c160;  1 drivers
v0x5d2d2a435710_0 .net "cIn", 0 0, L_0x5d2d2a80c2a0;  1 drivers
v0x5d2d2a4357e0_0 .net "cOut", 0 0, L_0x5d2d2a80bf80;  1 drivers
v0x5d2d2a435880_0 .net "fIn", 0 0, L_0x5d2d2a80c340;  1 drivers
v0x5d2d2a435970_0 .net "fOut", 0 0, L_0x5d2d2a80b4e0;  1 drivers
v0x5d2d2a435a10_0 .net "notCIn", 0 0, L_0x5d2d2a80b620;  1 drivers
v0x5d2d2a435ab0_0 .net "notCOut", 0 0, L_0x5d2d2a80bef0;  1 drivers
v0x5d2d2a435be0_0 .net "notFIn", 0 0, L_0x5d2d2a80bb70;  1 drivers
v0x5d2d2a435cd0_0 .net "notFOut", 0 0, L_0x5d2d2a80b450;  1 drivers
v0x5d2d2a435dc0_0 .net "s", 0 0, L_0x5d2d2a80bd40;  1 drivers
S_0x5d2d2a431a60 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a4317d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a432cf0_0 .net "a", 0 0, L_0x5d2d2a80c0c0;  alias, 1 drivers
v0x5d2d2a432dc0_0 .net "b", 0 0, L_0x5d2d2a80c160;  alias, 1 drivers
v0x5d2d2a432e90_0 .net "c", 0 0, L_0x5d2d2a80b620;  alias, 1 drivers
v0x5d2d2a432f90_0 .net "node1", 0 0, L_0x5d2d2a80b7f0;  1 drivers
v0x5d2d2a433080_0 .net "node2", 0 0, L_0x5d2d2a80b880;  1 drivers
v0x5d2d2a4331c0_0 .net "out", 0 0, L_0x5d2d2a80bae0;  alias, 1 drivers
S_0x5d2d2a431cd0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a431a60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a80b9c0 .functor AND 1, L_0x5d2d2a80b880, L_0x5d2d2a80b620, C4<1>, C4<1>;
L_0x5d2d2a80bae0 .functor NOT 1, L_0x5d2d2a80b9c0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a431f40_0 .net *"_ivl_0", 0 0, L_0x5d2d2a80b9c0;  1 drivers
v0x5d2d2a432040_0 .net "a", 0 0, L_0x5d2d2a80b880;  alias, 1 drivers
v0x5d2d2a432100_0 .net "b", 0 0, L_0x5d2d2a80b620;  alias, 1 drivers
v0x5d2d2a4321a0_0 .net "out", 0 0, L_0x5d2d2a80bae0;  alias, 1 drivers
S_0x5d2d2a4322e0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a431a60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a80b760 .functor OR 1, L_0x5d2d2a80c0c0, L_0x5d2d2a80c160, C4<0>, C4<0>;
L_0x5d2d2a80b7f0 .functor NOT 1, L_0x5d2d2a80b760, C4<0>, C4<0>, C4<0>;
v0x5d2d2a432510_0 .net *"_ivl_0", 0 0, L_0x5d2d2a80b760;  1 drivers
v0x5d2d2a432610_0 .net "a", 0 0, L_0x5d2d2a80c0c0;  alias, 1 drivers
v0x5d2d2a4326d0_0 .net "b", 0 0, L_0x5d2d2a80c160;  alias, 1 drivers
v0x5d2d2a4327a0_0 .net "out", 0 0, L_0x5d2d2a80b7f0;  alias, 1 drivers
S_0x5d2d2a4328e0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a431a60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a80b880 .functor NOT 1, L_0x5d2d2a80b7f0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a432b30_0 .net "a", 0 0, L_0x5d2d2a80b7f0;  alias, 1 drivers
v0x5d2d2a432c00_0 .net "out", 0 0, L_0x5d2d2a80b880;  alias, 1 drivers
S_0x5d2d2a433260 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a4317d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a809f30 .functor AND 1, L_0x5d2d2a80c0c0, L_0x5d2d2a80c160, C4<1>, C4<1>;
L_0x5d2d2a80b450 .functor NOT 1, L_0x5d2d2a809f30, C4<0>, C4<0>, C4<0>;
v0x5d2d2a433490_0 .net *"_ivl_0", 0 0, L_0x5d2d2a809f30;  1 drivers
v0x5d2d2a433590_0 .net "a", 0 0, L_0x5d2d2a80c0c0;  alias, 1 drivers
v0x5d2d2a4336a0_0 .net "b", 0 0, L_0x5d2d2a80c160;  alias, 1 drivers
v0x5d2d2a433790_0 .net "out", 0 0, L_0x5d2d2a80b450;  alias, 1 drivers
S_0x5d2d2a433890 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a4317d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a80bc20 .functor AND 1, L_0x5d2d2a80bb70, L_0x5d2d2a80bae0, C4<1>, C4<1>;
L_0x5d2d2a80bd40 .functor NOT 1, L_0x5d2d2a80bc20, C4<0>, C4<0>, C4<0>;
v0x5d2d2a433ac0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a80bc20;  1 drivers
v0x5d2d2a433ba0_0 .net "a", 0 0, L_0x5d2d2a80bb70;  alias, 1 drivers
v0x5d2d2a433c60_0 .net "b", 0 0, L_0x5d2d2a80bae0;  alias, 1 drivers
v0x5d2d2a433d50_0 .net "out", 0 0, L_0x5d2d2a80bd40;  alias, 1 drivers
S_0x5d2d2a433e70 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a4317d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a80bdd0 .functor AND 1, L_0x5d2d2a80c340, L_0x5d2d2a80bae0, C4<1>, C4<1>;
L_0x5d2d2a80bef0 .functor NOT 1, L_0x5d2d2a80bdd0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4340a0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a80bdd0;  1 drivers
v0x5d2d2a4341a0_0 .net "a", 0 0, L_0x5d2d2a80c340;  alias, 1 drivers
v0x5d2d2a434260_0 .net "b", 0 0, L_0x5d2d2a80bae0;  alias, 1 drivers
v0x5d2d2a434300_0 .net "out", 0 0, L_0x5d2d2a80bef0;  alias, 1 drivers
S_0x5d2d2a434420 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a4317d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a80b4e0 .functor NOT 1, L_0x5d2d2a80b450, C4<0>, C4<0>, C4<0>;
v0x5d2d2a434690_0 .net "a", 0 0, L_0x5d2d2a80b450;  alias, 1 drivers
v0x5d2d2a434750_0 .net "out", 0 0, L_0x5d2d2a80b4e0;  alias, 1 drivers
S_0x5d2d2a434850 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a4317d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a80b620 .functor NOT 1, L_0x5d2d2a80c2a0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a434a70_0 .net "a", 0 0, L_0x5d2d2a80c2a0;  alias, 1 drivers
v0x5d2d2a434b50_0 .net "out", 0 0, L_0x5d2d2a80b620;  alias, 1 drivers
S_0x5d2d2a434ca0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a4317d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a80bb70 .functor NOT 1, L_0x5d2d2a80c340, C4<0>, C4<0>, C4<0>;
v0x5d2d2a434ec0_0 .net "a", 0 0, L_0x5d2d2a80c340;  alias, 1 drivers
v0x5d2d2a434f80_0 .net "out", 0 0, L_0x5d2d2a80bb70;  alias, 1 drivers
S_0x5d2d2a435040 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a4317d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a80bf80 .functor NOT 1, L_0x5d2d2a80bef0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a435260_0 .net "a", 0 0, L_0x5d2d2a80bef0;  alias, 1 drivers
v0x5d2d2a435350_0 .net "out", 0 0, L_0x5d2d2a80bf80;  alias, 1 drivers
S_0x5d2d2a435ec0 .scope generate, "rcpa2Loop[4]" "rcpa2Loop[4]" 4 16, 4 16 0, S_0x5d2d2a423430;
 .timescale -9 -12;
P_0x5d2d2a436110 .param/l "i" 0 4 16, +C4<0100>;
S_0x5d2d2a4361f0 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a435ec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a439e40_0 .net "Y", 0 0, L_0x5d2d2a80a7e0;  1 drivers
v0x5d2d2a439f70_0 .net "a", 0 0, L_0x5d2d2a80adc0;  1 drivers
v0x5d2d2a43a030_0 .net "b", 0 0, L_0x5d2d2a80aef0;  1 drivers
v0x5d2d2a43a100_0 .net "cIn", 0 0, L_0x5d2d2a80b020;  1 drivers
v0x5d2d2a43a1d0_0 .net "cOut", 0 0, L_0x5d2d2a80ac80;  1 drivers
v0x5d2d2a43a270_0 .net "fIn", 0 0, L_0x5d2d2a80b150;  1 drivers
v0x5d2d2a43a360_0 .net "fOut", 0 0, L_0x5d2d2a80a1e0;  1 drivers
v0x5d2d2a43a400_0 .net "notCIn", 0 0, L_0x5d2d2a80a320;  1 drivers
v0x5d2d2a43a4a0_0 .net "notCOut", 0 0, L_0x5d2d2a80abf0;  1 drivers
v0x5d2d2a43a5d0_0 .net "notFIn", 0 0, L_0x5d2d2a80a870;  1 drivers
v0x5d2d2a43a6c0_0 .net "notFOut", 0 0, L_0x5d2d2a80a150;  1 drivers
v0x5d2d2a43a7b0_0 .net "s", 0 0, L_0x5d2d2a80aa40;  1 drivers
S_0x5d2d2a436480 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a4361f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a4376e0_0 .net "a", 0 0, L_0x5d2d2a80adc0;  alias, 1 drivers
v0x5d2d2a4377b0_0 .net "b", 0 0, L_0x5d2d2a80aef0;  alias, 1 drivers
v0x5d2d2a437880_0 .net "c", 0 0, L_0x5d2d2a80a320;  alias, 1 drivers
v0x5d2d2a437980_0 .net "node1", 0 0, L_0x5d2d2a80a4f0;  1 drivers
v0x5d2d2a437a70_0 .net "node2", 0 0, L_0x5d2d2a80a580;  1 drivers
v0x5d2d2a437bb0_0 .net "out", 0 0, L_0x5d2d2a80a7e0;  alias, 1 drivers
S_0x5d2d2a4366f0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a436480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a80a6c0 .functor AND 1, L_0x5d2d2a80a580, L_0x5d2d2a80a320, C4<1>, C4<1>;
L_0x5d2d2a80a7e0 .functor NOT 1, L_0x5d2d2a80a6c0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a436960_0 .net *"_ivl_0", 0 0, L_0x5d2d2a80a6c0;  1 drivers
v0x5d2d2a436a60_0 .net "a", 0 0, L_0x5d2d2a80a580;  alias, 1 drivers
v0x5d2d2a436b20_0 .net "b", 0 0, L_0x5d2d2a80a320;  alias, 1 drivers
v0x5d2d2a436bc0_0 .net "out", 0 0, L_0x5d2d2a80a7e0;  alias, 1 drivers
S_0x5d2d2a436d00 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a436480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a80a460 .functor OR 1, L_0x5d2d2a80adc0, L_0x5d2d2a80aef0, C4<0>, C4<0>;
L_0x5d2d2a80a4f0 .functor NOT 1, L_0x5d2d2a80a460, C4<0>, C4<0>, C4<0>;
v0x5d2d2a436f30_0 .net *"_ivl_0", 0 0, L_0x5d2d2a80a460;  1 drivers
v0x5d2d2a437030_0 .net "a", 0 0, L_0x5d2d2a80adc0;  alias, 1 drivers
v0x5d2d2a4370f0_0 .net "b", 0 0, L_0x5d2d2a80aef0;  alias, 1 drivers
v0x5d2d2a437190_0 .net "out", 0 0, L_0x5d2d2a80a4f0;  alias, 1 drivers
S_0x5d2d2a4372d0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a436480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a80a580 .functor NOT 1, L_0x5d2d2a80a4f0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a437520_0 .net "a", 0 0, L_0x5d2d2a80a4f0;  alias, 1 drivers
v0x5d2d2a4375f0_0 .net "out", 0 0, L_0x5d2d2a80a580;  alias, 1 drivers
S_0x5d2d2a437c50 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a4361f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a809fa0 .functor AND 1, L_0x5d2d2a80adc0, L_0x5d2d2a80aef0, C4<1>, C4<1>;
L_0x5d2d2a80a150 .functor NOT 1, L_0x5d2d2a809fa0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a437e80_0 .net *"_ivl_0", 0 0, L_0x5d2d2a809fa0;  1 drivers
v0x5d2d2a437f80_0 .net "a", 0 0, L_0x5d2d2a80adc0;  alias, 1 drivers
v0x5d2d2a438090_0 .net "b", 0 0, L_0x5d2d2a80aef0;  alias, 1 drivers
v0x5d2d2a438180_0 .net "out", 0 0, L_0x5d2d2a80a150;  alias, 1 drivers
S_0x5d2d2a438280 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a4361f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a80a920 .functor AND 1, L_0x5d2d2a80a870, L_0x5d2d2a80a7e0, C4<1>, C4<1>;
L_0x5d2d2a80aa40 .functor NOT 1, L_0x5d2d2a80a920, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4384b0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a80a920;  1 drivers
v0x5d2d2a438590_0 .net "a", 0 0, L_0x5d2d2a80a870;  alias, 1 drivers
v0x5d2d2a438650_0 .net "b", 0 0, L_0x5d2d2a80a7e0;  alias, 1 drivers
v0x5d2d2a438740_0 .net "out", 0 0, L_0x5d2d2a80aa40;  alias, 1 drivers
S_0x5d2d2a438860 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a4361f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a80aad0 .functor AND 1, L_0x5d2d2a80b150, L_0x5d2d2a80a7e0, C4<1>, C4<1>;
L_0x5d2d2a80abf0 .functor NOT 1, L_0x5d2d2a80aad0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a438a90_0 .net *"_ivl_0", 0 0, L_0x5d2d2a80aad0;  1 drivers
v0x5d2d2a438b90_0 .net "a", 0 0, L_0x5d2d2a80b150;  alias, 1 drivers
v0x5d2d2a438c50_0 .net "b", 0 0, L_0x5d2d2a80a7e0;  alias, 1 drivers
v0x5d2d2a438cf0_0 .net "out", 0 0, L_0x5d2d2a80abf0;  alias, 1 drivers
S_0x5d2d2a438e10 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a4361f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a80a1e0 .functor NOT 1, L_0x5d2d2a80a150, C4<0>, C4<0>, C4<0>;
v0x5d2d2a439080_0 .net "a", 0 0, L_0x5d2d2a80a150;  alias, 1 drivers
v0x5d2d2a439140_0 .net "out", 0 0, L_0x5d2d2a80a1e0;  alias, 1 drivers
S_0x5d2d2a439240 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a4361f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a80a320 .functor NOT 1, L_0x5d2d2a80b020, C4<0>, C4<0>, C4<0>;
v0x5d2d2a439460_0 .net "a", 0 0, L_0x5d2d2a80b020;  alias, 1 drivers
v0x5d2d2a439540_0 .net "out", 0 0, L_0x5d2d2a80a320;  alias, 1 drivers
S_0x5d2d2a439690 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a4361f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a80a870 .functor NOT 1, L_0x5d2d2a80b150, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4398b0_0 .net "a", 0 0, L_0x5d2d2a80b150;  alias, 1 drivers
v0x5d2d2a439970_0 .net "out", 0 0, L_0x5d2d2a80a870;  alias, 1 drivers
S_0x5d2d2a439a30 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a4361f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a80ac80 .functor NOT 1, L_0x5d2d2a80abf0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a439c50_0 .net "a", 0 0, L_0x5d2d2a80abf0;  alias, 1 drivers
v0x5d2d2a439d40_0 .net "out", 0 0, L_0x5d2d2a80ac80;  alias, 1 drivers
S_0x5d2d2a43a8b0 .scope generate, "rcpa2Loop[5]" "rcpa2Loop[5]" 4 16, 4 16 0, S_0x5d2d2a423430;
 .timescale -9 -12;
P_0x5d2d2a43aab0 .param/l "i" 0 4 16, +C4<0101>;
S_0x5d2d2a43ab90 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a43a8b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a43e810_0 .net "Y", 0 0, L_0x5d2d2a8096a0;  1 drivers
v0x5d2d2a43e940_0 .net "a", 0 0, L_0x5d2d2a809cb0;  1 drivers
v0x5d2d2a43ea00_0 .net "b", 0 0, L_0x5d2d2a809d50;  1 drivers
v0x5d2d2a43ead0_0 .net "cIn", 0 0, L_0x5d2d2a809df0;  1 drivers
v0x5d2d2a43eba0_0 .net "cOut", 0 0, L_0x5d2d2a809b20;  1 drivers
v0x5d2d2a43ec40_0 .net "fIn", 0 0, L_0x5d2d2a809e90;  1 drivers
v0x5d2d2a43ed30_0 .net "fOut", 0 0, L_0x5d2d2a8091c0;  1 drivers
v0x5d2d2a43edd0_0 .net "notCIn", 0 0, L_0x5d2d2a8092c0;  1 drivers
v0x5d2d2a43ee70_0 .net "notCOut", 0 0, L_0x5d2d2a809a90;  1 drivers
v0x5d2d2a43efa0_0 .net "notFIn", 0 0, L_0x5d2d2a809710;  1 drivers
v0x5d2d2a43f090_0 .net "notFOut", 0 0, L_0x5d2d2a809150;  1 drivers
v0x5d2d2a43f180_0 .net "s", 0 0, L_0x5d2d2a8098e0;  1 drivers
S_0x5d2d2a43ae20 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a43ab90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a43c0b0_0 .net "a", 0 0, L_0x5d2d2a809cb0;  alias, 1 drivers
v0x5d2d2a43c180_0 .net "b", 0 0, L_0x5d2d2a809d50;  alias, 1 drivers
v0x5d2d2a43c250_0 .net "c", 0 0, L_0x5d2d2a8092c0;  alias, 1 drivers
v0x5d2d2a43c350_0 .net "node1", 0 0, L_0x5d2d2a809430;  1 drivers
v0x5d2d2a43c440_0 .net "node2", 0 0, L_0x5d2d2a8094a0;  1 drivers
v0x5d2d2a43c580_0 .net "out", 0 0, L_0x5d2d2a8096a0;  alias, 1 drivers
S_0x5d2d2a43b090 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a43ae20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8095a0 .functor AND 1, L_0x5d2d2a8094a0, L_0x5d2d2a8092c0, C4<1>, C4<1>;
L_0x5d2d2a8096a0 .functor NOT 1, L_0x5d2d2a8095a0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a43b300_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8095a0;  1 drivers
v0x5d2d2a43b400_0 .net "a", 0 0, L_0x5d2d2a8094a0;  alias, 1 drivers
v0x5d2d2a43b4c0_0 .net "b", 0 0, L_0x5d2d2a8092c0;  alias, 1 drivers
v0x5d2d2a43b560_0 .net "out", 0 0, L_0x5d2d2a8096a0;  alias, 1 drivers
S_0x5d2d2a43b6a0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a43ae20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8093c0 .functor OR 1, L_0x5d2d2a809cb0, L_0x5d2d2a809d50, C4<0>, C4<0>;
L_0x5d2d2a809430 .functor NOT 1, L_0x5d2d2a8093c0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a43b8d0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8093c0;  1 drivers
v0x5d2d2a43b9d0_0 .net "a", 0 0, L_0x5d2d2a809cb0;  alias, 1 drivers
v0x5d2d2a43ba90_0 .net "b", 0 0, L_0x5d2d2a809d50;  alias, 1 drivers
v0x5d2d2a43bb60_0 .net "out", 0 0, L_0x5d2d2a809430;  alias, 1 drivers
S_0x5d2d2a43bca0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a43ae20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8094a0 .functor NOT 1, L_0x5d2d2a809430, C4<0>, C4<0>, C4<0>;
v0x5d2d2a43bef0_0 .net "a", 0 0, L_0x5d2d2a809430;  alias, 1 drivers
v0x5d2d2a43bfc0_0 .net "out", 0 0, L_0x5d2d2a8094a0;  alias, 1 drivers
S_0x5d2d2a43c620 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a43ab90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a808fc0 .functor AND 1, L_0x5d2d2a809cb0, L_0x5d2d2a809d50, C4<1>, C4<1>;
L_0x5d2d2a809150 .functor NOT 1, L_0x5d2d2a808fc0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a43c850_0 .net *"_ivl_0", 0 0, L_0x5d2d2a808fc0;  1 drivers
v0x5d2d2a43c950_0 .net "a", 0 0, L_0x5d2d2a809cb0;  alias, 1 drivers
v0x5d2d2a43ca60_0 .net "b", 0 0, L_0x5d2d2a809d50;  alias, 1 drivers
v0x5d2d2a43cb50_0 .net "out", 0 0, L_0x5d2d2a809150;  alias, 1 drivers
S_0x5d2d2a43cc50 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a43ab90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8097c0 .functor AND 1, L_0x5d2d2a809710, L_0x5d2d2a8096a0, C4<1>, C4<1>;
L_0x5d2d2a8098e0 .functor NOT 1, L_0x5d2d2a8097c0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a43ce80_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8097c0;  1 drivers
v0x5d2d2a43cf60_0 .net "a", 0 0, L_0x5d2d2a809710;  alias, 1 drivers
v0x5d2d2a43d020_0 .net "b", 0 0, L_0x5d2d2a8096a0;  alias, 1 drivers
v0x5d2d2a43d110_0 .net "out", 0 0, L_0x5d2d2a8098e0;  alias, 1 drivers
S_0x5d2d2a43d230 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a43ab90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a809970 .functor AND 1, L_0x5d2d2a809e90, L_0x5d2d2a8096a0, C4<1>, C4<1>;
L_0x5d2d2a809a90 .functor NOT 1, L_0x5d2d2a809970, C4<0>, C4<0>, C4<0>;
v0x5d2d2a43d460_0 .net *"_ivl_0", 0 0, L_0x5d2d2a809970;  1 drivers
v0x5d2d2a43d560_0 .net "a", 0 0, L_0x5d2d2a809e90;  alias, 1 drivers
v0x5d2d2a43d620_0 .net "b", 0 0, L_0x5d2d2a8096a0;  alias, 1 drivers
v0x5d2d2a43d6c0_0 .net "out", 0 0, L_0x5d2d2a809a90;  alias, 1 drivers
S_0x5d2d2a43d7e0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a43ab90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8091c0 .functor NOT 1, L_0x5d2d2a809150, C4<0>, C4<0>, C4<0>;
v0x5d2d2a43da50_0 .net "a", 0 0, L_0x5d2d2a809150;  alias, 1 drivers
v0x5d2d2a43db10_0 .net "out", 0 0, L_0x5d2d2a8091c0;  alias, 1 drivers
S_0x5d2d2a43dc10 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a43ab90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8092c0 .functor NOT 1, L_0x5d2d2a809df0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a43de30_0 .net "a", 0 0, L_0x5d2d2a809df0;  alias, 1 drivers
v0x5d2d2a43df10_0 .net "out", 0 0, L_0x5d2d2a8092c0;  alias, 1 drivers
S_0x5d2d2a43e060 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a43ab90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a809710 .functor NOT 1, L_0x5d2d2a809e90, C4<0>, C4<0>, C4<0>;
v0x5d2d2a43e280_0 .net "a", 0 0, L_0x5d2d2a809e90;  alias, 1 drivers
v0x5d2d2a43e340_0 .net "out", 0 0, L_0x5d2d2a809710;  alias, 1 drivers
S_0x5d2d2a43e400 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a43ab90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a809b20 .functor NOT 1, L_0x5d2d2a809a90, C4<0>, C4<0>, C4<0>;
v0x5d2d2a43e620_0 .net "a", 0 0, L_0x5d2d2a809a90;  alias, 1 drivers
v0x5d2d2a43e710_0 .net "out", 0 0, L_0x5d2d2a809b20;  alias, 1 drivers
S_0x5d2d2a43f280 .scope generate, "rcpa2Loop[6]" "rcpa2Loop[6]" 4 16, 4 16 0, S_0x5d2d2a423430;
 .timescale -9 -12;
P_0x5d2d2a43f480 .param/l "i" 0 4 16, +C4<0110>;
S_0x5d2d2a43f560 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a43f280;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a4431e0_0 .net "Y", 0 0, L_0x5d2d2a808740;  1 drivers
v0x5d2d2a443310_0 .net "a", 0 0, L_0x5d2d2a808c00;  1 drivers
v0x5d2d2a4433d0_0 .net "b", 0 0, L_0x5d2d2a808ca0;  1 drivers
v0x5d2d2a4434a0_0 .net "cIn", 0 0, L_0x5d2d2a808d90;  1 drivers
v0x5d2d2a443570_0 .net "cOut", 0 0, L_0x5d2d2a808b00;  1 drivers
v0x5d2d2a443610_0 .net "fIn", 0 0, L_0x5d2d2a808e80;  1 drivers
v0x5d2d2a443700_0 .net "fOut", 0 0, L_0x5d2d2a808260;  1 drivers
v0x5d2d2a4437a0_0 .net "notCIn", 0 0, L_0x5d2d2a808360;  1 drivers
v0x5d2d2a443840_0 .net "notCOut", 0 0, L_0x5d2d2a808a90;  1 drivers
v0x5d2d2a443970_0 .net "notFIn", 0 0, L_0x5d2d2a8087b0;  1 drivers
v0x5d2d2a443a60_0 .net "notFOut", 0 0, L_0x5d2d2a8081f0;  1 drivers
v0x5d2d2a443b50_0 .net "s", 0 0, L_0x5d2d2a808920;  1 drivers
S_0x5d2d2a43f7f0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a43f560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a440a80_0 .net "a", 0 0, L_0x5d2d2a808c00;  alias, 1 drivers
v0x5d2d2a440b50_0 .net "b", 0 0, L_0x5d2d2a808ca0;  alias, 1 drivers
v0x5d2d2a440c20_0 .net "c", 0 0, L_0x5d2d2a808360;  alias, 1 drivers
v0x5d2d2a440d20_0 .net "node1", 0 0, L_0x5d2d2a8084d0;  1 drivers
v0x5d2d2a440e10_0 .net "node2", 0 0, L_0x5d2d2a808540;  1 drivers
v0x5d2d2a440f50_0 .net "out", 0 0, L_0x5d2d2a808740;  alias, 1 drivers
S_0x5d2d2a43fa60 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a43f7f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a808640 .functor AND 1, L_0x5d2d2a808540, L_0x5d2d2a808360, C4<1>, C4<1>;
L_0x5d2d2a808740 .functor NOT 1, L_0x5d2d2a808640, C4<0>, C4<0>, C4<0>;
v0x5d2d2a43fcd0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a808640;  1 drivers
v0x5d2d2a43fdd0_0 .net "a", 0 0, L_0x5d2d2a808540;  alias, 1 drivers
v0x5d2d2a43fe90_0 .net "b", 0 0, L_0x5d2d2a808360;  alias, 1 drivers
v0x5d2d2a43ff30_0 .net "out", 0 0, L_0x5d2d2a808740;  alias, 1 drivers
S_0x5d2d2a440070 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a43f7f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a808460 .functor OR 1, L_0x5d2d2a808c00, L_0x5d2d2a808ca0, C4<0>, C4<0>;
L_0x5d2d2a8084d0 .functor NOT 1, L_0x5d2d2a808460, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4402a0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a808460;  1 drivers
v0x5d2d2a4403a0_0 .net "a", 0 0, L_0x5d2d2a808c00;  alias, 1 drivers
v0x5d2d2a440460_0 .net "b", 0 0, L_0x5d2d2a808ca0;  alias, 1 drivers
v0x5d2d2a440530_0 .net "out", 0 0, L_0x5d2d2a8084d0;  alias, 1 drivers
S_0x5d2d2a440670 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a43f7f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a808540 .functor NOT 1, L_0x5d2d2a8084d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4408c0_0 .net "a", 0 0, L_0x5d2d2a8084d0;  alias, 1 drivers
v0x5d2d2a440990_0 .net "out", 0 0, L_0x5d2d2a808540;  alias, 1 drivers
S_0x5d2d2a440ff0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a43f560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a808060 .functor AND 1, L_0x5d2d2a808c00, L_0x5d2d2a808ca0, C4<1>, C4<1>;
L_0x5d2d2a8081f0 .functor NOT 1, L_0x5d2d2a808060, C4<0>, C4<0>, C4<0>;
v0x5d2d2a441220_0 .net *"_ivl_0", 0 0, L_0x5d2d2a808060;  1 drivers
v0x5d2d2a441320_0 .net "a", 0 0, L_0x5d2d2a808c00;  alias, 1 drivers
v0x5d2d2a441430_0 .net "b", 0 0, L_0x5d2d2a808ca0;  alias, 1 drivers
v0x5d2d2a441520_0 .net "out", 0 0, L_0x5d2d2a8081f0;  alias, 1 drivers
S_0x5d2d2a441620 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a43f560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a808820 .functor AND 1, L_0x5d2d2a8087b0, L_0x5d2d2a808740, C4<1>, C4<1>;
L_0x5d2d2a808920 .functor NOT 1, L_0x5d2d2a808820, C4<0>, C4<0>, C4<0>;
v0x5d2d2a441850_0 .net *"_ivl_0", 0 0, L_0x5d2d2a808820;  1 drivers
v0x5d2d2a441930_0 .net "a", 0 0, L_0x5d2d2a8087b0;  alias, 1 drivers
v0x5d2d2a4419f0_0 .net "b", 0 0, L_0x5d2d2a808740;  alias, 1 drivers
v0x5d2d2a441ae0_0 .net "out", 0 0, L_0x5d2d2a808920;  alias, 1 drivers
S_0x5d2d2a441c00 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a43f560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a808990 .functor AND 1, L_0x5d2d2a808e80, L_0x5d2d2a808740, C4<1>, C4<1>;
L_0x5d2d2a808a90 .functor NOT 1, L_0x5d2d2a808990, C4<0>, C4<0>, C4<0>;
v0x5d2d2a441e30_0 .net *"_ivl_0", 0 0, L_0x5d2d2a808990;  1 drivers
v0x5d2d2a441f30_0 .net "a", 0 0, L_0x5d2d2a808e80;  alias, 1 drivers
v0x5d2d2a441ff0_0 .net "b", 0 0, L_0x5d2d2a808740;  alias, 1 drivers
v0x5d2d2a442090_0 .net "out", 0 0, L_0x5d2d2a808a90;  alias, 1 drivers
S_0x5d2d2a4421b0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a43f560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a808260 .functor NOT 1, L_0x5d2d2a8081f0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a442420_0 .net "a", 0 0, L_0x5d2d2a8081f0;  alias, 1 drivers
v0x5d2d2a4424e0_0 .net "out", 0 0, L_0x5d2d2a808260;  alias, 1 drivers
S_0x5d2d2a4425e0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a43f560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a808360 .functor NOT 1, L_0x5d2d2a808d90, C4<0>, C4<0>, C4<0>;
v0x5d2d2a442800_0 .net "a", 0 0, L_0x5d2d2a808d90;  alias, 1 drivers
v0x5d2d2a4428e0_0 .net "out", 0 0, L_0x5d2d2a808360;  alias, 1 drivers
S_0x5d2d2a442a30 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a43f560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8087b0 .functor NOT 1, L_0x5d2d2a808e80, C4<0>, C4<0>, C4<0>;
v0x5d2d2a442c50_0 .net "a", 0 0, L_0x5d2d2a808e80;  alias, 1 drivers
v0x5d2d2a442d10_0 .net "out", 0 0, L_0x5d2d2a8087b0;  alias, 1 drivers
S_0x5d2d2a442dd0 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a43f560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a808b00 .functor NOT 1, L_0x5d2d2a808a90, C4<0>, C4<0>, C4<0>;
v0x5d2d2a442ff0_0 .net "a", 0 0, L_0x5d2d2a808a90;  alias, 1 drivers
v0x5d2d2a4430e0_0 .net "out", 0 0, L_0x5d2d2a808b00;  alias, 1 drivers
S_0x5d2d2a443c50 .scope generate, "rcpa2Loop[7]" "rcpa2Loop[7]" 4 16, 4 16 0, S_0x5d2d2a423430;
 .timescale -9 -12;
P_0x5d2d2a443e50 .param/l "i" 0 4 16, +C4<0111>;
S_0x5d2d2a443f30 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a443c50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a447bb0_0 .net "Y", 0 0, L_0x5d2d2a8078d0;  1 drivers
v0x5d2d2a447ce0_0 .net "a", 0 0, L_0x5d2d2a807de0;  1 drivers
v0x5d2d2a447da0_0 .net "b", 0 0, L_0x5d2d2a807e80;  1 drivers
v0x5d2d2a447e70_0 .net "cIn", 0 0, L_0x5d2d2a807f20;  1 drivers
v0x5d2d2a447f40_0 .net "cOut", 0 0, L_0x5d2d2a807c90;  1 drivers
v0x5d2d2a447fe0_0 .net "fIn", 0 0, L_0x5d2d2a807fc0;  1 drivers
v0x5d2d2a4480d0_0 .net "fOut", 0 0, L_0x5d2d2a8075a0;  1 drivers
v0x5d2d2a448170_0 .net "notCIn", 0 0, L_0x5d2d2a807610;  1 drivers
v0x5d2d2a448210_0 .net "notCOut", 0 0, L_0x5d2d2a807c20;  1 drivers
v0x5d2d2a448340_0 .net "notFIn", 0 0, L_0x5d2d2a807940;  1 drivers
v0x5d2d2a448430_0 .net "notFOut", 0 0, L_0x5d2d2a807530;  1 drivers
v0x5d2d2a448520_0 .net "s", 0 0, L_0x5d2d2a807ab0;  1 drivers
S_0x5d2d2a4441c0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a443f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a445450_0 .net "a", 0 0, L_0x5d2d2a807de0;  alias, 1 drivers
v0x5d2d2a445520_0 .net "b", 0 0, L_0x5d2d2a807e80;  alias, 1 drivers
v0x5d2d2a4455f0_0 .net "c", 0 0, L_0x5d2d2a807610;  alias, 1 drivers
v0x5d2d2a4456f0_0 .net "node1", 0 0, L_0x5d2d2a8076f0;  1 drivers
v0x5d2d2a4457e0_0 .net "node2", 0 0, L_0x5d2d2a807760;  1 drivers
v0x5d2d2a445920_0 .net "out", 0 0, L_0x5d2d2a8078d0;  alias, 1 drivers
S_0x5d2d2a444430 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a4441c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8077d0 .functor AND 1, L_0x5d2d2a807760, L_0x5d2d2a807610, C4<1>, C4<1>;
L_0x5d2d2a8078d0 .functor NOT 1, L_0x5d2d2a8077d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4446a0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8077d0;  1 drivers
v0x5d2d2a4447a0_0 .net "a", 0 0, L_0x5d2d2a807760;  alias, 1 drivers
v0x5d2d2a444860_0 .net "b", 0 0, L_0x5d2d2a807610;  alias, 1 drivers
v0x5d2d2a444900_0 .net "out", 0 0, L_0x5d2d2a8078d0;  alias, 1 drivers
S_0x5d2d2a444a40 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a4441c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a807680 .functor OR 1, L_0x5d2d2a807de0, L_0x5d2d2a807e80, C4<0>, C4<0>;
L_0x5d2d2a8076f0 .functor NOT 1, L_0x5d2d2a807680, C4<0>, C4<0>, C4<0>;
v0x5d2d2a444c70_0 .net *"_ivl_0", 0 0, L_0x5d2d2a807680;  1 drivers
v0x5d2d2a444d70_0 .net "a", 0 0, L_0x5d2d2a807de0;  alias, 1 drivers
v0x5d2d2a444e30_0 .net "b", 0 0, L_0x5d2d2a807e80;  alias, 1 drivers
v0x5d2d2a444f00_0 .net "out", 0 0, L_0x5d2d2a8076f0;  alias, 1 drivers
S_0x5d2d2a445040 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a4441c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a807760 .functor NOT 1, L_0x5d2d2a8076f0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a445290_0 .net "a", 0 0, L_0x5d2d2a8076f0;  alias, 1 drivers
v0x5d2d2a445360_0 .net "out", 0 0, L_0x5d2d2a807760;  alias, 1 drivers
S_0x5d2d2a4459c0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a443f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a807470 .functor AND 1, L_0x5d2d2a807de0, L_0x5d2d2a807e80, C4<1>, C4<1>;
L_0x5d2d2a807530 .functor NOT 1, L_0x5d2d2a807470, C4<0>, C4<0>, C4<0>;
v0x5d2d2a445bf0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a807470;  1 drivers
v0x5d2d2a445cf0_0 .net "a", 0 0, L_0x5d2d2a807de0;  alias, 1 drivers
v0x5d2d2a445e00_0 .net "b", 0 0, L_0x5d2d2a807e80;  alias, 1 drivers
v0x5d2d2a445ef0_0 .net "out", 0 0, L_0x5d2d2a807530;  alias, 1 drivers
S_0x5d2d2a445ff0 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a443f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8079b0 .functor AND 1, L_0x5d2d2a807940, L_0x5d2d2a8078d0, C4<1>, C4<1>;
L_0x5d2d2a807ab0 .functor NOT 1, L_0x5d2d2a8079b0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a446220_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8079b0;  1 drivers
v0x5d2d2a446300_0 .net "a", 0 0, L_0x5d2d2a807940;  alias, 1 drivers
v0x5d2d2a4463c0_0 .net "b", 0 0, L_0x5d2d2a8078d0;  alias, 1 drivers
v0x5d2d2a4464b0_0 .net "out", 0 0, L_0x5d2d2a807ab0;  alias, 1 drivers
S_0x5d2d2a4465d0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a443f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a807b20 .functor AND 1, L_0x5d2d2a807fc0, L_0x5d2d2a8078d0, C4<1>, C4<1>;
L_0x5d2d2a807c20 .functor NOT 1, L_0x5d2d2a807b20, C4<0>, C4<0>, C4<0>;
v0x5d2d2a446800_0 .net *"_ivl_0", 0 0, L_0x5d2d2a807b20;  1 drivers
v0x5d2d2a446900_0 .net "a", 0 0, L_0x5d2d2a807fc0;  alias, 1 drivers
v0x5d2d2a4469c0_0 .net "b", 0 0, L_0x5d2d2a8078d0;  alias, 1 drivers
v0x5d2d2a446a60_0 .net "out", 0 0, L_0x5d2d2a807c20;  alias, 1 drivers
S_0x5d2d2a446b80 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a443f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8075a0 .functor NOT 1, L_0x5d2d2a807530, C4<0>, C4<0>, C4<0>;
v0x5d2d2a446df0_0 .net "a", 0 0, L_0x5d2d2a807530;  alias, 1 drivers
v0x5d2d2a446eb0_0 .net "out", 0 0, L_0x5d2d2a8075a0;  alias, 1 drivers
S_0x5d2d2a446fb0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a443f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a807610 .functor NOT 1, L_0x5d2d2a807f20, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4471d0_0 .net "a", 0 0, L_0x5d2d2a807f20;  alias, 1 drivers
v0x5d2d2a4472b0_0 .net "out", 0 0, L_0x5d2d2a807610;  alias, 1 drivers
S_0x5d2d2a447400 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a443f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a807940 .functor NOT 1, L_0x5d2d2a807fc0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a447620_0 .net "a", 0 0, L_0x5d2d2a807fc0;  alias, 1 drivers
v0x5d2d2a4476e0_0 .net "out", 0 0, L_0x5d2d2a807940;  alias, 1 drivers
S_0x5d2d2a4477a0 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a443f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a807c90 .functor NOT 1, L_0x5d2d2a807c20, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4479c0_0 .net "a", 0 0, L_0x5d2d2a807c20;  alias, 1 drivers
v0x5d2d2a447ab0_0 .net "out", 0 0, L_0x5d2d2a807c90;  alias, 1 drivers
S_0x5d2d2a448dd0 .scope module, "nBitRippleCarryAdderInst" "nBitRippleCarryAdder" 3 23, 8 3 0, S_0x5d2d2a422bb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 8 "A";
    .port_info 3 /INPUT 8 "B";
    .port_info 4 /INPUT 1 "cin";
P_0x5d2d2a448fb0 .param/l "N" 0 8 3, +C4<00000000000000000000000000001000>;
L_0x5d2d2a812600 .functor BUFZ 8, L_0x5d2d2a811e40, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5d2d2a46f2e0_0 .net "A", 7 0, L_0x5d2d2a812930;  1 drivers
v0x5d2d2a46f3e0_0 .net "B", 7 0, L_0x5d2d2a812a20;  1 drivers
v0x5d2d2a46f4c0_0 .net "carryMiddle", 7 0, L_0x5d2d2a811710;  1 drivers
v0x5d2d2a46f580_0 .net "cin", 0 0, L_0x5d2d2a80fc10;  alias, 1 drivers
v0x5d2d2a46f670_0 .net "cout", 0 0, L_0x5d2d2a8126c0;  alias, 1 drivers
v0x5d2d2a46f780_0 .net "sum", 7 0, L_0x5d2d2a812600;  1 drivers
v0x5d2d2a46f860_0 .net "sum11", 7 0, L_0x5d2d2a811e40;  1 drivers
L_0x5d2d2a810150 .part L_0x5d2d2a812930, 0, 1;
L_0x5d2d2a8101f0 .part L_0x5d2d2a812a20, 0, 1;
L_0x5d2d2a810370 .part L_0x5d2d2a812930, 1, 1;
L_0x5d2d2a810460 .part L_0x5d2d2a812a20, 1, 1;
L_0x5d2d2a810550 .part L_0x5d2d2a811710, 0, 1;
L_0x5d2d2a8107c0 .part L_0x5d2d2a812930, 2, 1;
L_0x5d2d2a810860 .part L_0x5d2d2a812a20, 2, 1;
L_0x5d2d2a810900 .part L_0x5d2d2a811710, 1, 1;
L_0x5d2d2a810c10 .part L_0x5d2d2a812930, 3, 1;
L_0x5d2d2a810cb0 .part L_0x5d2d2a812a20, 3, 1;
L_0x5d2d2a810d50 .part L_0x5d2d2a811710, 2, 1;
L_0x5d2d2a810ed0 .part L_0x5d2d2a812930, 4, 1;
L_0x5d2d2a810fe0 .part L_0x5d2d2a812a20, 4, 1;
L_0x5d2d2a811080 .part L_0x5d2d2a811710, 3, 1;
L_0x5d2d2a811230 .part L_0x5d2d2a812930, 5, 1;
L_0x5d2d2a8112d0 .part L_0x5d2d2a812a20, 5, 1;
L_0x5d2d2a811400 .part L_0x5d2d2a811710, 4, 1;
L_0x5d2d2a811670 .part L_0x5d2d2a812930, 6, 1;
L_0x5d2d2a8117b0 .part L_0x5d2d2a812a20, 6, 1;
L_0x5d2d2a811850 .part L_0x5d2d2a811710, 5, 1;
LS_0x5d2d2a811710_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a8100e0, L_0x5d2d2a810300, L_0x5d2d2a810660, L_0x5d2d2a810ab0;
LS_0x5d2d2a811710_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a810e60, L_0x5d2d2a811120, L_0x5d2d2a811510, L_0x5d2d2a811a10;
L_0x5d2d2a811710 .concat8 [ 4 4 0 0], LS_0x5d2d2a811710_0_0, LS_0x5d2d2a811710_0_4;
LS_0x5d2d2a811e40_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a80fcb0, L_0x5d2d2a810290, L_0x5d2d2a8105f0, L_0x5d2d2a810a40;
LS_0x5d2d2a811e40_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a810df0, L_0x5d2d2a810f70, L_0x5d2d2a8114a0, L_0x5d2d2a8119a0;
L_0x5d2d2a811e40 .concat8 [ 4 4 0 0], LS_0x5d2d2a811e40_0_0, LS_0x5d2d2a811e40_0_4;
L_0x5d2d2a8118f0 .part L_0x5d2d2a812930, 7, 1;
L_0x5d2d2a812270 .part L_0x5d2d2a812a20, 7, 1;
L_0x5d2d2a8121b0 .part L_0x5d2d2a811710, 6, 1;
L_0x5d2d2a8126c0 .part L_0x5d2d2a811710, 7, 1;
S_0x5d2d2a449190 .scope generate, "genAdder[0]" "genAdder[0]" 8 9, 8 9 0, S_0x5d2d2a448dd0;
 .timescale -9 -12;
P_0x5d2d2a449390 .param/l "i" 0 8 9, +C4<00>;
S_0x5d2d2a449470 .scope generate, "genblk2" "genblk2" 8 10, 8 10 0, S_0x5d2d2a449190;
 .timescale -9 -12;
S_0x5d2d2a449650 .scope module, "f" "FA" 8 11, 9 33 0, S_0x5d2d2a449470;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a80fcb0 .udp UDP_sumOut, L_0x5d2d2a810150, L_0x5d2d2a8101f0, L_0x5d2d2a80fc10;
L_0x5d2d2a8100e0 .udp UDP_carryOut, L_0x5d2d2a810150, L_0x5d2d2a8101f0, L_0x5d2d2a80fc10;
v0x5d2d2a449900_0 .net "A", 0 0, L_0x5d2d2a810150;  1 drivers
v0x5d2d2a4499e0_0 .net "B", 0 0, L_0x5d2d2a8101f0;  1 drivers
v0x5d2d2a449aa0_0 .net "Cin", 0 0, L_0x5d2d2a80fc10;  alias, 1 drivers
v0x5d2d2a449ba0_0 .net "Cout", 0 0, L_0x5d2d2a8100e0;  1 drivers
v0x5d2d2a449c40_0 .net "sum", 0 0, L_0x5d2d2a80fcb0;  1 drivers
S_0x5d2d2a449dd0 .scope generate, "genAdder[1]" "genAdder[1]" 8 9, 8 9 0, S_0x5d2d2a448dd0;
 .timescale -9 -12;
P_0x5d2d2a449ff0 .param/l "i" 0 8 9, +C4<01>;
S_0x5d2d2a44a0b0 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a449dd0;
 .timescale -9 -12;
S_0x5d2d2a44a290 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a44a0b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a810290 .udp UDP_sumOut, L_0x5d2d2a810370, L_0x5d2d2a810460, L_0x5d2d2a810550;
L_0x5d2d2a810300 .udp UDP_carryOut, L_0x5d2d2a810370, L_0x5d2d2a810460, L_0x5d2d2a810550;
v0x5d2d2a44a510_0 .net "A", 0 0, L_0x5d2d2a810370;  1 drivers
v0x5d2d2a44a5f0_0 .net "B", 0 0, L_0x5d2d2a810460;  1 drivers
v0x5d2d2a44a6b0_0 .net "Cin", 0 0, L_0x5d2d2a810550;  1 drivers
v0x5d2d2a44a780_0 .net "Cout", 0 0, L_0x5d2d2a810300;  1 drivers
v0x5d2d2a44a840_0 .net "sum", 0 0, L_0x5d2d2a810290;  1 drivers
S_0x5d2d2a44a9f0 .scope generate, "genAdder[2]" "genAdder[2]" 8 9, 8 9 0, S_0x5d2d2a448dd0;
 .timescale -9 -12;
P_0x5d2d2a44abf0 .param/l "i" 0 8 9, +C4<010>;
S_0x5d2d2a44acb0 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a44a9f0;
 .timescale -9 -12;
S_0x5d2d2a44ae90 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a44acb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a8105f0 .udp UDP_sumOut, L_0x5d2d2a8107c0, L_0x5d2d2a810860, L_0x5d2d2a810900;
L_0x5d2d2a810660 .udp UDP_carryOut, L_0x5d2d2a8107c0, L_0x5d2d2a810860, L_0x5d2d2a810900;
v0x5d2d2a44b140_0 .net "A", 0 0, L_0x5d2d2a8107c0;  1 drivers
v0x5d2d2a44b220_0 .net "B", 0 0, L_0x5d2d2a810860;  1 drivers
v0x5d2d2a44b2e0_0 .net "Cin", 0 0, L_0x5d2d2a810900;  1 drivers
v0x5d2d2a44b3b0_0 .net "Cout", 0 0, L_0x5d2d2a810660;  1 drivers
v0x5d2d2a44b470_0 .net "sum", 0 0, L_0x5d2d2a8105f0;  1 drivers
S_0x5d2d2a44b620 .scope generate, "genAdder[3]" "genAdder[3]" 8 9, 8 9 0, S_0x5d2d2a448dd0;
 .timescale -9 -12;
P_0x5d2d2a44b820 .param/l "i" 0 8 9, +C4<011>;
S_0x5d2d2a44b900 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a44b620;
 .timescale -9 -12;
S_0x5d2d2a44bae0 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a44b900;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a810a40 .udp UDP_sumOut, L_0x5d2d2a810c10, L_0x5d2d2a810cb0, L_0x5d2d2a810d50;
L_0x5d2d2a810ab0 .udp UDP_carryOut, L_0x5d2d2a810c10, L_0x5d2d2a810cb0, L_0x5d2d2a810d50;
v0x5d2d2a44bd60_0 .net "A", 0 0, L_0x5d2d2a810c10;  1 drivers
v0x5d2d2a44be40_0 .net "B", 0 0, L_0x5d2d2a810cb0;  1 drivers
v0x5d2d2a44bf00_0 .net "Cin", 0 0, L_0x5d2d2a810d50;  1 drivers
v0x5d2d2a44bfd0_0 .net "Cout", 0 0, L_0x5d2d2a810ab0;  1 drivers
v0x5d2d2a44c090_0 .net "sum", 0 0, L_0x5d2d2a810a40;  1 drivers
S_0x5d2d2a46c240 .scope generate, "genAdder[4]" "genAdder[4]" 8 9, 8 9 0, S_0x5d2d2a448dd0;
 .timescale -9 -12;
P_0x5d2d2a46c490 .param/l "i" 0 8 9, +C4<0100>;
S_0x5d2d2a46c570 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a46c240;
 .timescale -9 -12;
S_0x5d2d2a46c750 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a46c570;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a810df0 .udp UDP_sumOut, L_0x5d2d2a810ed0, L_0x5d2d2a810fe0, L_0x5d2d2a811080;
L_0x5d2d2a810e60 .udp UDP_carryOut, L_0x5d2d2a810ed0, L_0x5d2d2a810fe0, L_0x5d2d2a811080;
v0x5d2d2a46c9d0_0 .net "A", 0 0, L_0x5d2d2a810ed0;  1 drivers
v0x5d2d2a46cab0_0 .net "B", 0 0, L_0x5d2d2a810fe0;  1 drivers
v0x5d2d2a46cb70_0 .net "Cin", 0 0, L_0x5d2d2a811080;  1 drivers
v0x5d2d2a46cc10_0 .net "Cout", 0 0, L_0x5d2d2a810e60;  1 drivers
v0x5d2d2a46ccd0_0 .net "sum", 0 0, L_0x5d2d2a810df0;  1 drivers
S_0x5d2d2a46ce80 .scope generate, "genAdder[5]" "genAdder[5]" 8 9, 8 9 0, S_0x5d2d2a448dd0;
 .timescale -9 -12;
P_0x5d2d2a46d080 .param/l "i" 0 8 9, +C4<0101>;
S_0x5d2d2a46d160 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a46ce80;
 .timescale -9 -12;
S_0x5d2d2a46d340 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a46d160;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a810f70 .udp UDP_sumOut, L_0x5d2d2a811230, L_0x5d2d2a8112d0, L_0x5d2d2a811400;
L_0x5d2d2a811120 .udp UDP_carryOut, L_0x5d2d2a811230, L_0x5d2d2a8112d0, L_0x5d2d2a811400;
v0x5d2d2a46d5c0_0 .net "A", 0 0, L_0x5d2d2a811230;  1 drivers
v0x5d2d2a46d6a0_0 .net "B", 0 0, L_0x5d2d2a8112d0;  1 drivers
v0x5d2d2a46d760_0 .net "Cin", 0 0, L_0x5d2d2a811400;  1 drivers
v0x5d2d2a46d830_0 .net "Cout", 0 0, L_0x5d2d2a811120;  1 drivers
v0x5d2d2a46d8f0_0 .net "sum", 0 0, L_0x5d2d2a810f70;  1 drivers
S_0x5d2d2a46daa0 .scope generate, "genAdder[6]" "genAdder[6]" 8 9, 8 9 0, S_0x5d2d2a448dd0;
 .timescale -9 -12;
P_0x5d2d2a46dca0 .param/l "i" 0 8 9, +C4<0110>;
S_0x5d2d2a46dd80 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a46daa0;
 .timescale -9 -12;
S_0x5d2d2a46df60 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a46dd80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a8114a0 .udp UDP_sumOut, L_0x5d2d2a811670, L_0x5d2d2a8117b0, L_0x5d2d2a811850;
L_0x5d2d2a811510 .udp UDP_carryOut, L_0x5d2d2a811670, L_0x5d2d2a8117b0, L_0x5d2d2a811850;
v0x5d2d2a46e1e0_0 .net "A", 0 0, L_0x5d2d2a811670;  1 drivers
v0x5d2d2a46e2c0_0 .net "B", 0 0, L_0x5d2d2a8117b0;  1 drivers
v0x5d2d2a46e380_0 .net "Cin", 0 0, L_0x5d2d2a811850;  1 drivers
v0x5d2d2a46e450_0 .net "Cout", 0 0, L_0x5d2d2a811510;  1 drivers
v0x5d2d2a46e510_0 .net "sum", 0 0, L_0x5d2d2a8114a0;  1 drivers
S_0x5d2d2a46e6c0 .scope generate, "genAdder[7]" "genAdder[7]" 8 9, 8 9 0, S_0x5d2d2a448dd0;
 .timescale -9 -12;
P_0x5d2d2a46e8c0 .param/l "i" 0 8 9, +C4<0111>;
S_0x5d2d2a46e9a0 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a46e6c0;
 .timescale -9 -12;
S_0x5d2d2a46eb80 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a46e9a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a8119a0 .udp UDP_sumOut, L_0x5d2d2a8118f0, L_0x5d2d2a812270, L_0x5d2d2a8121b0;
L_0x5d2d2a811a10 .udp UDP_carryOut, L_0x5d2d2a8118f0, L_0x5d2d2a812270, L_0x5d2d2a8121b0;
v0x5d2d2a46ee00_0 .net "A", 0 0, L_0x5d2d2a8118f0;  1 drivers
v0x5d2d2a46eee0_0 .net "B", 0 0, L_0x5d2d2a812270;  1 drivers
v0x5d2d2a46efa0_0 .net "Cin", 0 0, L_0x5d2d2a8121b0;  1 drivers
v0x5d2d2a46f070_0 .net "Cout", 0 0, L_0x5d2d2a811a10;  1 drivers
v0x5d2d2a46f130_0 .net "sum", 0 0, L_0x5d2d2a8119a0;  1 drivers
S_0x5d2d2a46ff50 .scope module, "HybridAdderLayer2_5" "HybridAdder" 2 138, 3 1 0, S_0x5d2d2a3c7af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /OUTPUT 16 "sum";
    .port_info 3 /OUTPUT 1 "cout";
P_0x5d2d2a470130 .param/l "N1" 0 3 1, +C4<00000000000000000000000000001000>;
P_0x5d2d2a470170 .param/l "N2" 0 3 1, +C4<00000000000000000000000000001000>;
P_0x5d2d2a4701b0 .param/l "addOrSub" 0 3 1, +C4<00000000000000000000000000000000>;
v0x5d2d2a49cba0_0 .net "A", 15 0, L_0x5d2d2a81e400;  1 drivers
v0x5d2d2a49cca0_0 .net "B", 15 0, L_0x5d2d2a81e800;  1 drivers
v0x5d2d2a49cd80_0 .net "cout", 0 0, L_0x5d2d2a81dd50;  1 drivers
v0x5d2d2a49ce20_0 .net "fn", 0 0, L_0x5d2d2a81b170;  1 drivers
v0x5d2d2a49cec0_0 .net "selectedB", 15 0, L_0x5d2d2a8131d0;  1 drivers
v0x5d2d2a49cfb0_0 .net "sum", 15 0, L_0x5d2d2a81dab0;  alias, 1 drivers
L_0x5d2d2a81b500 .part L_0x5d2d2a81e400, 0, 8;
L_0x5d2d2a81b5a0 .part L_0x5d2d2a8131d0, 0, 8;
L_0x5d2d2a81dab0 .concat8 [ 8 8 0 0], L_0x5d2d2a81ac00, L_0x5d2d2a81dc90;
L_0x5d2d2a81dfc0 .part L_0x5d2d2a81e400, 8, 8;
L_0x5d2d2a81e0b0 .part L_0x5d2d2a8131d0, 8, 8;
S_0x5d2d2a4703f0 .scope generate, "genblk1" "genblk1" 3 10, 3 10 0, S_0x5d2d2a46ff50;
 .timescale -9 -12;
L_0x5d2d2a8131d0 .functor BUFZ 16, L_0x5d2d2a81e800, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x5d2d2a4705f0 .scope module, "nBitRcpa2Inst" "nBitRcpa2" 3 17, 4 1 0, S_0x5d2d2a46ff50;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /OUTPUT 8 "sum";
    .port_info 3 /OUTPUT 1 "fn";
P_0x5d2d2a4707f0 .param/l "N" 0 4 1, +C4<00000000000000000000000000001000>;
v0x5d2d2a4957e0_0 .net "A", 7 0, L_0x5d2d2a81b500;  1 drivers
v0x5d2d2a4958e0_0 .net "B", 7 0, L_0x5d2d2a81b5a0;  1 drivers
v0x5d2d2a4959c0_0 .net "F", 8 0, L_0x5d2d2a81b330;  1 drivers
v0x5d2d2a495a80_0 .net *"_ivl_85", 0 0, L_0x5d2d2a81b290;  1 drivers
L_0x7347fc2c2528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d2d2a495b60_0 .net/2u *"_ivl_89", 0 0, L_0x7347fc2c2528;  1 drivers
v0x5d2d2a495c90_0 .net "carry", 8 0, L_0x5d2d2a81b0d0;  1 drivers
v0x5d2d2a495d70_0 .net "fn", 0 0, L_0x5d2d2a81b170;  alias, 1 drivers
v0x5d2d2a495e30_0 .net "sum", 7 0, L_0x5d2d2a81ac00;  1 drivers
L_0x5d2d2a813c80 .part L_0x5d2d2a81b500, 7, 1;
L_0x5d2d2a813d20 .part L_0x5d2d2a81b5a0, 7, 1;
L_0x5d2d2a813dc0 .part L_0x5d2d2a81b0d0, 8, 1;
L_0x5d2d2a813e60 .part L_0x5d2d2a81b330, 7, 1;
L_0x5d2d2a814aa0 .part L_0x5d2d2a81b500, 6, 1;
L_0x5d2d2a814b40 .part L_0x5d2d2a81b5a0, 6, 1;
L_0x5d2d2a814c30 .part L_0x5d2d2a81b0d0, 7, 1;
L_0x5d2d2a814d20 .part L_0x5d2d2a81b330, 6, 1;
L_0x5d2d2a815990 .part L_0x5d2d2a81b500, 5, 1;
L_0x5d2d2a815a30 .part L_0x5d2d2a81b5a0, 5, 1;
L_0x5d2d2a815ad0 .part L_0x5d2d2a81b0d0, 6, 1;
L_0x5d2d2a815b70 .part L_0x5d2d2a81b330, 5, 1;
L_0x5d2d2a816820 .part L_0x5d2d2a81b500, 4, 1;
L_0x5d2d2a816950 .part L_0x5d2d2a81b5a0, 4, 1;
L_0x5d2d2a816b00 .part L_0x5d2d2a81b0d0, 5, 1;
L_0x5d2d2a816c30 .part L_0x5d2d2a81b330, 4, 1;
L_0x5d2d2a817920 .part L_0x5d2d2a81b500, 3, 1;
L_0x5d2d2a8179c0 .part L_0x5d2d2a81b5a0, 3, 1;
L_0x5d2d2a817b00 .part L_0x5d2d2a81b0d0, 4, 1;
L_0x5d2d2a817ba0 .part L_0x5d2d2a81b330, 3, 1;
L_0x5d2d2a817a60 .part L_0x5d2d2a81b500, 2, 1;
L_0x5d2d2a818800 .part L_0x5d2d2a81b5a0, 2, 1;
L_0x5d2d2a817c40 .part L_0x5d2d2a81b0d0, 3, 1;
L_0x5d2d2a818960 .part L_0x5d2d2a81b330, 2, 1;
L_0x5d2d2a8197c0 .part L_0x5d2d2a81b500, 1, 1;
L_0x5d2d2a819860 .part L_0x5d2d2a81b5a0, 1, 1;
L_0x5d2d2a818a00 .part L_0x5d2d2a81b0d0, 2, 1;
L_0x5d2d2a8199e0 .part L_0x5d2d2a81b330, 1, 1;
L_0x5d2d2a81a8a0 .part L_0x5d2d2a81b500, 0, 1;
L_0x5d2d2a81aa50 .part L_0x5d2d2a81b5a0, 0, 1;
L_0x5d2d2a819a80 .part L_0x5d2d2a81b0d0, 1, 1;
L_0x5d2d2a81ae10 .part L_0x5d2d2a81b330, 0, 1;
LS_0x5d2d2a81ac00_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a81a520, L_0x5d2d2a819440, L_0x5d2d2a818520, L_0x5d2d2a817640;
LS_0x5d2d2a81ac00_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a816540, L_0x5d2d2a8156b0, L_0x5d2d2a8147c0, L_0x5d2d2a813950;
L_0x5d2d2a81ac00 .concat8 [ 4 4 0 0], LS_0x5d2d2a81ac00_0_0, LS_0x5d2d2a81ac00_0_4;
LS_0x5d2d2a81b0d0_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a81a760, L_0x5d2d2a819680, L_0x5d2d2a818700, L_0x5d2d2a817820;
LS_0x5d2d2a81b0d0_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a816720, L_0x5d2d2a815890, L_0x5d2d2a8149a0, L_0x5d2d2a813b30;
LS_0x5d2d2a81b0d0_0_8 .concat8 [ 1 0 0 0], L_0x5d2d2a81b290;
L_0x5d2d2a81b0d0 .concat8 [ 4 4 1 0], LS_0x5d2d2a81b0d0_0_0, LS_0x5d2d2a81b0d0_0_4, LS_0x5d2d2a81b0d0_0_8;
L_0x5d2d2a81b290 .part L_0x5d2d2a81b330, 8, 1;
LS_0x5d2d2a81b330_0_0 .concat8 [ 1 1 1 1], L_0x7347fc2c2528, L_0x5d2d2a819d00, L_0x5d2d2a818c60, L_0x5d2d2a817e60;
LS_0x5d2d2a81b330_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a816f80, L_0x5d2d2a815e80, L_0x5d2d2a814ff0, L_0x5d2d2a814100;
LS_0x5d2d2a81b330_0_8 .concat8 [ 1 0 0 0], L_0x5d2d2a813320;
L_0x5d2d2a81b330 .concat8 [ 4 4 1 0], LS_0x5d2d2a81b330_0_0, LS_0x5d2d2a81b330_0_4, LS_0x5d2d2a81b330_0_8;
L_0x5d2d2a81b170 .part L_0x5d2d2a81b330, 8, 1;
S_0x5d2d2a470960 .scope generate, "rcpa2Loop[0]" "rcpa2Loop[0]" 4 16, 4 16 0, S_0x5d2d2a4705f0;
 .timescale -9 -12;
P_0x5d2d2a470b60 .param/l "i" 0 4 16, +C4<00>;
S_0x5d2d2a470c40 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a470960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a474920_0 .net "Y", 0 0, L_0x5d2d2a81a2c0;  1 drivers
v0x5d2d2a4749c0_0 .net "a", 0 0, L_0x5d2d2a81a8a0;  1 drivers
v0x5d2d2a474a80_0 .net "b", 0 0, L_0x5d2d2a81aa50;  1 drivers
v0x5d2d2a474b50_0 .net "cIn", 0 0, L_0x5d2d2a819a80;  1 drivers
v0x5d2d2a474c20_0 .net "cOut", 0 0, L_0x5d2d2a81a760;  1 drivers
v0x5d2d2a474cc0_0 .net "fIn", 0 0, L_0x5d2d2a81ae10;  1 drivers
v0x5d2d2a474db0_0 .net "fOut", 0 0, L_0x5d2d2a819d00;  1 drivers
v0x5d2d2a474e50_0 .net "notCIn", 0 0, L_0x5d2d2a819e00;  1 drivers
v0x5d2d2a474ef0_0 .net "notCOut", 0 0, L_0x5d2d2a81a6d0;  1 drivers
v0x5d2d2a475020_0 .net "notFIn", 0 0, L_0x5d2d2a81a350;  1 drivers
v0x5d2d2a475110_0 .net "notFOut", 0 0, L_0x5d2d2a819c90;  1 drivers
v0x5d2d2a475200_0 .net "s", 0 0, L_0x5d2d2a81a520;  1 drivers
S_0x5d2d2a470ed0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a470c40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a4721c0_0 .net "a", 0 0, L_0x5d2d2a81a8a0;  alias, 1 drivers
v0x5d2d2a472290_0 .net "b", 0 0, L_0x5d2d2a81aa50;  alias, 1 drivers
v0x5d2d2a472360_0 .net "c", 0 0, L_0x5d2d2a819e00;  alias, 1 drivers
v0x5d2d2a472460_0 .net "node1", 0 0, L_0x5d2d2a819fd0;  1 drivers
v0x5d2d2a472550_0 .net "node2", 0 0, L_0x5d2d2a81a060;  1 drivers
v0x5d2d2a472690_0 .net "out", 0 0, L_0x5d2d2a81a2c0;  alias, 1 drivers
S_0x5d2d2a471170 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a470ed0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a81a1a0 .functor AND 1, L_0x5d2d2a81a060, L_0x5d2d2a819e00, C4<1>, C4<1>;
L_0x5d2d2a81a2c0 .functor NOT 1, L_0x5d2d2a81a1a0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4713e0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a81a1a0;  1 drivers
v0x5d2d2a4714e0_0 .net "a", 0 0, L_0x5d2d2a81a060;  alias, 1 drivers
v0x5d2d2a4715a0_0 .net "b", 0 0, L_0x5d2d2a819e00;  alias, 1 drivers
v0x5d2d2a471670_0 .net "out", 0 0, L_0x5d2d2a81a2c0;  alias, 1 drivers
S_0x5d2d2a4717b0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a470ed0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a819f40 .functor OR 1, L_0x5d2d2a81a8a0, L_0x5d2d2a81aa50, C4<0>, C4<0>;
L_0x5d2d2a819fd0 .functor NOT 1, L_0x5d2d2a819f40, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4719e0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a819f40;  1 drivers
v0x5d2d2a471ae0_0 .net "a", 0 0, L_0x5d2d2a81a8a0;  alias, 1 drivers
v0x5d2d2a471ba0_0 .net "b", 0 0, L_0x5d2d2a81aa50;  alias, 1 drivers
v0x5d2d2a471c70_0 .net "out", 0 0, L_0x5d2d2a819fd0;  alias, 1 drivers
S_0x5d2d2a471db0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a470ed0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a81a060 .functor NOT 1, L_0x5d2d2a819fd0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a472000_0 .net "a", 0 0, L_0x5d2d2a819fd0;  alias, 1 drivers
v0x5d2d2a4720d0_0 .net "out", 0 0, L_0x5d2d2a81a060;  alias, 1 drivers
S_0x5d2d2a472730 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a470c40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a819900 .functor AND 1, L_0x5d2d2a81a8a0, L_0x5d2d2a81aa50, C4<1>, C4<1>;
L_0x5d2d2a819c90 .functor NOT 1, L_0x5d2d2a819900, C4<0>, C4<0>, C4<0>;
v0x5d2d2a472960_0 .net *"_ivl_0", 0 0, L_0x5d2d2a819900;  1 drivers
v0x5d2d2a472a60_0 .net "a", 0 0, L_0x5d2d2a81a8a0;  alias, 1 drivers
v0x5d2d2a472b70_0 .net "b", 0 0, L_0x5d2d2a81aa50;  alias, 1 drivers
v0x5d2d2a472c60_0 .net "out", 0 0, L_0x5d2d2a819c90;  alias, 1 drivers
S_0x5d2d2a472d60 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a470c40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a81a400 .functor AND 1, L_0x5d2d2a81a350, L_0x5d2d2a81a2c0, C4<1>, C4<1>;
L_0x5d2d2a81a520 .functor NOT 1, L_0x5d2d2a81a400, C4<0>, C4<0>, C4<0>;
v0x5d2d2a472f90_0 .net *"_ivl_0", 0 0, L_0x5d2d2a81a400;  1 drivers
v0x5d2d2a473070_0 .net "a", 0 0, L_0x5d2d2a81a350;  alias, 1 drivers
v0x5d2d2a473130_0 .net "b", 0 0, L_0x5d2d2a81a2c0;  alias, 1 drivers
v0x5d2d2a473220_0 .net "out", 0 0, L_0x5d2d2a81a520;  alias, 1 drivers
S_0x5d2d2a473340 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a470c40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a81a5b0 .functor AND 1, L_0x5d2d2a81ae10, L_0x5d2d2a81a2c0, C4<1>, C4<1>;
L_0x5d2d2a81a6d0 .functor NOT 1, L_0x5d2d2a81a5b0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a473570_0 .net *"_ivl_0", 0 0, L_0x5d2d2a81a5b0;  1 drivers
v0x5d2d2a473670_0 .net "a", 0 0, L_0x5d2d2a81ae10;  alias, 1 drivers
v0x5d2d2a473730_0 .net "b", 0 0, L_0x5d2d2a81a2c0;  alias, 1 drivers
v0x5d2d2a4737d0_0 .net "out", 0 0, L_0x5d2d2a81a6d0;  alias, 1 drivers
S_0x5d2d2a4738f0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a470c40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a819d00 .functor NOT 1, L_0x5d2d2a819c90, C4<0>, C4<0>, C4<0>;
v0x5d2d2a473b60_0 .net "a", 0 0, L_0x5d2d2a819c90;  alias, 1 drivers
v0x5d2d2a473c20_0 .net "out", 0 0, L_0x5d2d2a819d00;  alias, 1 drivers
S_0x5d2d2a473d20 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a470c40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a819e00 .functor NOT 1, L_0x5d2d2a819a80, C4<0>, C4<0>, C4<0>;
v0x5d2d2a473f40_0 .net "a", 0 0, L_0x5d2d2a819a80;  alias, 1 drivers
v0x5d2d2a474020_0 .net "out", 0 0, L_0x5d2d2a819e00;  alias, 1 drivers
S_0x5d2d2a474170 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a470c40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a81a350 .functor NOT 1, L_0x5d2d2a81ae10, C4<0>, C4<0>, C4<0>;
v0x5d2d2a474390_0 .net "a", 0 0, L_0x5d2d2a81ae10;  alias, 1 drivers
v0x5d2d2a474450_0 .net "out", 0 0, L_0x5d2d2a81a350;  alias, 1 drivers
S_0x5d2d2a474510 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a470c40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a81a760 .functor NOT 1, L_0x5d2d2a81a6d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a474730_0 .net "a", 0 0, L_0x5d2d2a81a6d0;  alias, 1 drivers
v0x5d2d2a474820_0 .net "out", 0 0, L_0x5d2d2a81a760;  alias, 1 drivers
S_0x5d2d2a475300 .scope generate, "rcpa2Loop[1]" "rcpa2Loop[1]" 4 16, 4 16 0, S_0x5d2d2a4705f0;
 .timescale -9 -12;
P_0x5d2d2a475520 .param/l "i" 0 4 16, +C4<01>;
S_0x5d2d2a4755e0 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a475300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a479260_0 .net "Y", 0 0, L_0x5d2d2a8191e0;  1 drivers
v0x5d2d2a479390_0 .net "a", 0 0, L_0x5d2d2a8197c0;  1 drivers
v0x5d2d2a479450_0 .net "b", 0 0, L_0x5d2d2a819860;  1 drivers
v0x5d2d2a479520_0 .net "cIn", 0 0, L_0x5d2d2a818a00;  1 drivers
v0x5d2d2a4795f0_0 .net "cOut", 0 0, L_0x5d2d2a819680;  1 drivers
v0x5d2d2a479690_0 .net "fIn", 0 0, L_0x5d2d2a8199e0;  1 drivers
v0x5d2d2a479780_0 .net "fOut", 0 0, L_0x5d2d2a818c60;  1 drivers
v0x5d2d2a479820_0 .net "notCIn", 0 0, L_0x5d2d2a818d60;  1 drivers
v0x5d2d2a4798c0_0 .net "notCOut", 0 0, L_0x5d2d2a8195f0;  1 drivers
v0x5d2d2a4799f0_0 .net "notFIn", 0 0, L_0x5d2d2a819270;  1 drivers
v0x5d2d2a479ae0_0 .net "notFOut", 0 0, L_0x5d2d2a818bf0;  1 drivers
v0x5d2d2a479bd0_0 .net "s", 0 0, L_0x5d2d2a819440;  1 drivers
S_0x5d2d2a475870 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a4755e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a476b00_0 .net "a", 0 0, L_0x5d2d2a8197c0;  alias, 1 drivers
v0x5d2d2a476bd0_0 .net "b", 0 0, L_0x5d2d2a819860;  alias, 1 drivers
v0x5d2d2a476ca0_0 .net "c", 0 0, L_0x5d2d2a818d60;  alias, 1 drivers
v0x5d2d2a476da0_0 .net "node1", 0 0, L_0x5d2d2a818ef0;  1 drivers
v0x5d2d2a476e90_0 .net "node2", 0 0, L_0x5d2d2a818f80;  1 drivers
v0x5d2d2a476fd0_0 .net "out", 0 0, L_0x5d2d2a8191e0;  alias, 1 drivers
S_0x5d2d2a475ae0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a475870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8190c0 .functor AND 1, L_0x5d2d2a818f80, L_0x5d2d2a818d60, C4<1>, C4<1>;
L_0x5d2d2a8191e0 .functor NOT 1, L_0x5d2d2a8190c0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a475d50_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8190c0;  1 drivers
v0x5d2d2a475e50_0 .net "a", 0 0, L_0x5d2d2a818f80;  alias, 1 drivers
v0x5d2d2a475f10_0 .net "b", 0 0, L_0x5d2d2a818d60;  alias, 1 drivers
v0x5d2d2a475fb0_0 .net "out", 0 0, L_0x5d2d2a8191e0;  alias, 1 drivers
S_0x5d2d2a4760f0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a475870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a818e60 .functor OR 1, L_0x5d2d2a8197c0, L_0x5d2d2a819860, C4<0>, C4<0>;
L_0x5d2d2a818ef0 .functor NOT 1, L_0x5d2d2a818e60, C4<0>, C4<0>, C4<0>;
v0x5d2d2a476320_0 .net *"_ivl_0", 0 0, L_0x5d2d2a818e60;  1 drivers
v0x5d2d2a476420_0 .net "a", 0 0, L_0x5d2d2a8197c0;  alias, 1 drivers
v0x5d2d2a4764e0_0 .net "b", 0 0, L_0x5d2d2a819860;  alias, 1 drivers
v0x5d2d2a4765b0_0 .net "out", 0 0, L_0x5d2d2a818ef0;  alias, 1 drivers
S_0x5d2d2a4766f0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a475870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a818f80 .functor NOT 1, L_0x5d2d2a818ef0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a476940_0 .net "a", 0 0, L_0x5d2d2a818ef0;  alias, 1 drivers
v0x5d2d2a476a10_0 .net "out", 0 0, L_0x5d2d2a818f80;  alias, 1 drivers
S_0x5d2d2a477070 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a4755e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8188a0 .functor AND 1, L_0x5d2d2a8197c0, L_0x5d2d2a819860, C4<1>, C4<1>;
L_0x5d2d2a818bf0 .functor NOT 1, L_0x5d2d2a8188a0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4772a0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8188a0;  1 drivers
v0x5d2d2a4773a0_0 .net "a", 0 0, L_0x5d2d2a8197c0;  alias, 1 drivers
v0x5d2d2a4774b0_0 .net "b", 0 0, L_0x5d2d2a819860;  alias, 1 drivers
v0x5d2d2a4775a0_0 .net "out", 0 0, L_0x5d2d2a818bf0;  alias, 1 drivers
S_0x5d2d2a4776a0 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a4755e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a819320 .functor AND 1, L_0x5d2d2a819270, L_0x5d2d2a8191e0, C4<1>, C4<1>;
L_0x5d2d2a819440 .functor NOT 1, L_0x5d2d2a819320, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4778d0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a819320;  1 drivers
v0x5d2d2a4779b0_0 .net "a", 0 0, L_0x5d2d2a819270;  alias, 1 drivers
v0x5d2d2a477a70_0 .net "b", 0 0, L_0x5d2d2a8191e0;  alias, 1 drivers
v0x5d2d2a477b60_0 .net "out", 0 0, L_0x5d2d2a819440;  alias, 1 drivers
S_0x5d2d2a477c80 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a4755e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8194d0 .functor AND 1, L_0x5d2d2a8199e0, L_0x5d2d2a8191e0, C4<1>, C4<1>;
L_0x5d2d2a8195f0 .functor NOT 1, L_0x5d2d2a8194d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a477eb0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8194d0;  1 drivers
v0x5d2d2a477fb0_0 .net "a", 0 0, L_0x5d2d2a8199e0;  alias, 1 drivers
v0x5d2d2a478070_0 .net "b", 0 0, L_0x5d2d2a8191e0;  alias, 1 drivers
v0x5d2d2a478110_0 .net "out", 0 0, L_0x5d2d2a8195f0;  alias, 1 drivers
S_0x5d2d2a478230 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a4755e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a818c60 .functor NOT 1, L_0x5d2d2a818bf0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4784a0_0 .net "a", 0 0, L_0x5d2d2a818bf0;  alias, 1 drivers
v0x5d2d2a478560_0 .net "out", 0 0, L_0x5d2d2a818c60;  alias, 1 drivers
S_0x5d2d2a478660 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a4755e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a818d60 .functor NOT 1, L_0x5d2d2a818a00, C4<0>, C4<0>, C4<0>;
v0x5d2d2a478880_0 .net "a", 0 0, L_0x5d2d2a818a00;  alias, 1 drivers
v0x5d2d2a478960_0 .net "out", 0 0, L_0x5d2d2a818d60;  alias, 1 drivers
S_0x5d2d2a478ab0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a4755e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a819270 .functor NOT 1, L_0x5d2d2a8199e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a478cd0_0 .net "a", 0 0, L_0x5d2d2a8199e0;  alias, 1 drivers
v0x5d2d2a478d90_0 .net "out", 0 0, L_0x5d2d2a819270;  alias, 1 drivers
S_0x5d2d2a478e50 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a4755e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a819680 .functor NOT 1, L_0x5d2d2a8195f0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a479070_0 .net "a", 0 0, L_0x5d2d2a8195f0;  alias, 1 drivers
v0x5d2d2a479160_0 .net "out", 0 0, L_0x5d2d2a819680;  alias, 1 drivers
S_0x5d2d2a479cd0 .scope generate, "rcpa2Loop[2]" "rcpa2Loop[2]" 4 16, 4 16 0, S_0x5d2d2a4705f0;
 .timescale -9 -12;
P_0x5d2d2a479ed0 .param/l "i" 0 4 16, +C4<010>;
S_0x5d2d2a479f90 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a479cd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a47dc40_0 .net "Y", 0 0, L_0x5d2d2a818340;  1 drivers
v0x5d2d2a47dd70_0 .net "a", 0 0, L_0x5d2d2a817a60;  1 drivers
v0x5d2d2a47de30_0 .net "b", 0 0, L_0x5d2d2a818800;  1 drivers
v0x5d2d2a47df00_0 .net "cIn", 0 0, L_0x5d2d2a817c40;  1 drivers
v0x5d2d2a47dfd0_0 .net "cOut", 0 0, L_0x5d2d2a818700;  1 drivers
v0x5d2d2a47e070_0 .net "fIn", 0 0, L_0x5d2d2a818960;  1 drivers
v0x5d2d2a47e160_0 .net "fOut", 0 0, L_0x5d2d2a817e60;  1 drivers
v0x5d2d2a47e200_0 .net "notCIn", 0 0, L_0x5d2d2a817f60;  1 drivers
v0x5d2d2a47e2a0_0 .net "notCOut", 0 0, L_0x5d2d2a818690;  1 drivers
v0x5d2d2a47e3d0_0 .net "notFIn", 0 0, L_0x5d2d2a8183b0;  1 drivers
v0x5d2d2a47e4c0_0 .net "notFOut", 0 0, L_0x5d2d2a817df0;  1 drivers
v0x5d2d2a47e5b0_0 .net "s", 0 0, L_0x5d2d2a818520;  1 drivers
S_0x5d2d2a47a220 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a479f90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a47b4e0_0 .net "a", 0 0, L_0x5d2d2a817a60;  alias, 1 drivers
v0x5d2d2a47b5b0_0 .net "b", 0 0, L_0x5d2d2a818800;  alias, 1 drivers
v0x5d2d2a47b680_0 .net "c", 0 0, L_0x5d2d2a817f60;  alias, 1 drivers
v0x5d2d2a47b780_0 .net "node1", 0 0, L_0x5d2d2a8180d0;  1 drivers
v0x5d2d2a47b870_0 .net "node2", 0 0, L_0x5d2d2a818140;  1 drivers
v0x5d2d2a47b9b0_0 .net "out", 0 0, L_0x5d2d2a818340;  alias, 1 drivers
S_0x5d2d2a47a490 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a47a220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a818240 .functor AND 1, L_0x5d2d2a818140, L_0x5d2d2a817f60, C4<1>, C4<1>;
L_0x5d2d2a818340 .functor NOT 1, L_0x5d2d2a818240, C4<0>, C4<0>, C4<0>;
v0x5d2d2a47a700_0 .net *"_ivl_0", 0 0, L_0x5d2d2a818240;  1 drivers
v0x5d2d2a47a800_0 .net "a", 0 0, L_0x5d2d2a818140;  alias, 1 drivers
v0x5d2d2a47a8c0_0 .net "b", 0 0, L_0x5d2d2a817f60;  alias, 1 drivers
v0x5d2d2a47a990_0 .net "out", 0 0, L_0x5d2d2a818340;  alias, 1 drivers
S_0x5d2d2a47aad0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a47a220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a818060 .functor OR 1, L_0x5d2d2a817a60, L_0x5d2d2a818800, C4<0>, C4<0>;
L_0x5d2d2a8180d0 .functor NOT 1, L_0x5d2d2a818060, C4<0>, C4<0>, C4<0>;
v0x5d2d2a47ad00_0 .net *"_ivl_0", 0 0, L_0x5d2d2a818060;  1 drivers
v0x5d2d2a47ae00_0 .net "a", 0 0, L_0x5d2d2a817a60;  alias, 1 drivers
v0x5d2d2a47aec0_0 .net "b", 0 0, L_0x5d2d2a818800;  alias, 1 drivers
v0x5d2d2a47af90_0 .net "out", 0 0, L_0x5d2d2a8180d0;  alias, 1 drivers
S_0x5d2d2a47b0d0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a47a220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a818140 .functor NOT 1, L_0x5d2d2a8180d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a47b320_0 .net "a", 0 0, L_0x5d2d2a8180d0;  alias, 1 drivers
v0x5d2d2a47b3f0_0 .net "out", 0 0, L_0x5d2d2a818140;  alias, 1 drivers
S_0x5d2d2a47ba50 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a479f90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a817cf0 .functor AND 1, L_0x5d2d2a817a60, L_0x5d2d2a818800, C4<1>, C4<1>;
L_0x5d2d2a817df0 .functor NOT 1, L_0x5d2d2a817cf0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a47bc80_0 .net *"_ivl_0", 0 0, L_0x5d2d2a817cf0;  1 drivers
v0x5d2d2a47bd80_0 .net "a", 0 0, L_0x5d2d2a817a60;  alias, 1 drivers
v0x5d2d2a47be90_0 .net "b", 0 0, L_0x5d2d2a818800;  alias, 1 drivers
v0x5d2d2a47bf80_0 .net "out", 0 0, L_0x5d2d2a817df0;  alias, 1 drivers
S_0x5d2d2a47c080 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a479f90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a818420 .functor AND 1, L_0x5d2d2a8183b0, L_0x5d2d2a818340, C4<1>, C4<1>;
L_0x5d2d2a818520 .functor NOT 1, L_0x5d2d2a818420, C4<0>, C4<0>, C4<0>;
v0x5d2d2a47c2b0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a818420;  1 drivers
v0x5d2d2a47c390_0 .net "a", 0 0, L_0x5d2d2a8183b0;  alias, 1 drivers
v0x5d2d2a47c450_0 .net "b", 0 0, L_0x5d2d2a818340;  alias, 1 drivers
v0x5d2d2a47c540_0 .net "out", 0 0, L_0x5d2d2a818520;  alias, 1 drivers
S_0x5d2d2a47c660 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a479f90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a818590 .functor AND 1, L_0x5d2d2a818960, L_0x5d2d2a818340, C4<1>, C4<1>;
L_0x5d2d2a818690 .functor NOT 1, L_0x5d2d2a818590, C4<0>, C4<0>, C4<0>;
v0x5d2d2a47c890_0 .net *"_ivl_0", 0 0, L_0x5d2d2a818590;  1 drivers
v0x5d2d2a47c990_0 .net "a", 0 0, L_0x5d2d2a818960;  alias, 1 drivers
v0x5d2d2a47ca50_0 .net "b", 0 0, L_0x5d2d2a818340;  alias, 1 drivers
v0x5d2d2a47caf0_0 .net "out", 0 0, L_0x5d2d2a818690;  alias, 1 drivers
S_0x5d2d2a47cc10 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a479f90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a817e60 .functor NOT 1, L_0x5d2d2a817df0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a47ce80_0 .net "a", 0 0, L_0x5d2d2a817df0;  alias, 1 drivers
v0x5d2d2a47cf40_0 .net "out", 0 0, L_0x5d2d2a817e60;  alias, 1 drivers
S_0x5d2d2a47d040 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a479f90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a817f60 .functor NOT 1, L_0x5d2d2a817c40, C4<0>, C4<0>, C4<0>;
v0x5d2d2a47d260_0 .net "a", 0 0, L_0x5d2d2a817c40;  alias, 1 drivers
v0x5d2d2a47d340_0 .net "out", 0 0, L_0x5d2d2a817f60;  alias, 1 drivers
S_0x5d2d2a47d490 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a479f90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8183b0 .functor NOT 1, L_0x5d2d2a818960, C4<0>, C4<0>, C4<0>;
v0x5d2d2a47d6b0_0 .net "a", 0 0, L_0x5d2d2a818960;  alias, 1 drivers
v0x5d2d2a47d770_0 .net "out", 0 0, L_0x5d2d2a8183b0;  alias, 1 drivers
S_0x5d2d2a47d830 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a479f90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a818700 .functor NOT 1, L_0x5d2d2a818690, C4<0>, C4<0>, C4<0>;
v0x5d2d2a47da50_0 .net "a", 0 0, L_0x5d2d2a818690;  alias, 1 drivers
v0x5d2d2a47db40_0 .net "out", 0 0, L_0x5d2d2a818700;  alias, 1 drivers
S_0x5d2d2a47e6b0 .scope generate, "rcpa2Loop[3]" "rcpa2Loop[3]" 4 16, 4 16 0, S_0x5d2d2a4705f0;
 .timescale -9 -12;
P_0x5d2d2a47e8b0 .param/l "i" 0 4 16, +C4<011>;
S_0x5d2d2a47e990 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a47e6b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a482610_0 .net "Y", 0 0, L_0x5d2d2a817460;  1 drivers
v0x5d2d2a482740_0 .net "a", 0 0, L_0x5d2d2a817920;  1 drivers
v0x5d2d2a482800_0 .net "b", 0 0, L_0x5d2d2a8179c0;  1 drivers
v0x5d2d2a4828d0_0 .net "cIn", 0 0, L_0x5d2d2a817b00;  1 drivers
v0x5d2d2a4829a0_0 .net "cOut", 0 0, L_0x5d2d2a817820;  1 drivers
v0x5d2d2a482a40_0 .net "fIn", 0 0, L_0x5d2d2a817ba0;  1 drivers
v0x5d2d2a482b30_0 .net "fOut", 0 0, L_0x5d2d2a816f80;  1 drivers
v0x5d2d2a482bd0_0 .net "notCIn", 0 0, L_0x5d2d2a817080;  1 drivers
v0x5d2d2a482c70_0 .net "notCOut", 0 0, L_0x5d2d2a8177b0;  1 drivers
v0x5d2d2a482da0_0 .net "notFIn", 0 0, L_0x5d2d2a8174d0;  1 drivers
v0x5d2d2a482e90_0 .net "notFOut", 0 0, L_0x5d2d2a816f10;  1 drivers
v0x5d2d2a482f80_0 .net "s", 0 0, L_0x5d2d2a817640;  1 drivers
S_0x5d2d2a47ec20 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a47e990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a47feb0_0 .net "a", 0 0, L_0x5d2d2a817920;  alias, 1 drivers
v0x5d2d2a47ff80_0 .net "b", 0 0, L_0x5d2d2a8179c0;  alias, 1 drivers
v0x5d2d2a480050_0 .net "c", 0 0, L_0x5d2d2a817080;  alias, 1 drivers
v0x5d2d2a480150_0 .net "node1", 0 0, L_0x5d2d2a8171f0;  1 drivers
v0x5d2d2a480240_0 .net "node2", 0 0, L_0x5d2d2a817260;  1 drivers
v0x5d2d2a480380_0 .net "out", 0 0, L_0x5d2d2a817460;  alias, 1 drivers
S_0x5d2d2a47ee90 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a47ec20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a817360 .functor AND 1, L_0x5d2d2a817260, L_0x5d2d2a817080, C4<1>, C4<1>;
L_0x5d2d2a817460 .functor NOT 1, L_0x5d2d2a817360, C4<0>, C4<0>, C4<0>;
v0x5d2d2a47f100_0 .net *"_ivl_0", 0 0, L_0x5d2d2a817360;  1 drivers
v0x5d2d2a47f200_0 .net "a", 0 0, L_0x5d2d2a817260;  alias, 1 drivers
v0x5d2d2a47f2c0_0 .net "b", 0 0, L_0x5d2d2a817080;  alias, 1 drivers
v0x5d2d2a47f360_0 .net "out", 0 0, L_0x5d2d2a817460;  alias, 1 drivers
S_0x5d2d2a47f4a0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a47ec20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a817180 .functor OR 1, L_0x5d2d2a817920, L_0x5d2d2a8179c0, C4<0>, C4<0>;
L_0x5d2d2a8171f0 .functor NOT 1, L_0x5d2d2a817180, C4<0>, C4<0>, C4<0>;
v0x5d2d2a47f6d0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a817180;  1 drivers
v0x5d2d2a47f7d0_0 .net "a", 0 0, L_0x5d2d2a817920;  alias, 1 drivers
v0x5d2d2a47f890_0 .net "b", 0 0, L_0x5d2d2a8179c0;  alias, 1 drivers
v0x5d2d2a47f960_0 .net "out", 0 0, L_0x5d2d2a8171f0;  alias, 1 drivers
S_0x5d2d2a47faa0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a47ec20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a817260 .functor NOT 1, L_0x5d2d2a8171f0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a47fcf0_0 .net "a", 0 0, L_0x5d2d2a8171f0;  alias, 1 drivers
v0x5d2d2a47fdc0_0 .net "out", 0 0, L_0x5d2d2a817260;  alias, 1 drivers
S_0x5d2d2a480420 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a47e990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a815c10 .functor AND 1, L_0x5d2d2a817920, L_0x5d2d2a8179c0, C4<1>, C4<1>;
L_0x5d2d2a816f10 .functor NOT 1, L_0x5d2d2a815c10, C4<0>, C4<0>, C4<0>;
v0x5d2d2a480650_0 .net *"_ivl_0", 0 0, L_0x5d2d2a815c10;  1 drivers
v0x5d2d2a480750_0 .net "a", 0 0, L_0x5d2d2a817920;  alias, 1 drivers
v0x5d2d2a480860_0 .net "b", 0 0, L_0x5d2d2a8179c0;  alias, 1 drivers
v0x5d2d2a480950_0 .net "out", 0 0, L_0x5d2d2a816f10;  alias, 1 drivers
S_0x5d2d2a480a50 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a47e990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a817540 .functor AND 1, L_0x5d2d2a8174d0, L_0x5d2d2a817460, C4<1>, C4<1>;
L_0x5d2d2a817640 .functor NOT 1, L_0x5d2d2a817540, C4<0>, C4<0>, C4<0>;
v0x5d2d2a480c80_0 .net *"_ivl_0", 0 0, L_0x5d2d2a817540;  1 drivers
v0x5d2d2a480d60_0 .net "a", 0 0, L_0x5d2d2a8174d0;  alias, 1 drivers
v0x5d2d2a480e20_0 .net "b", 0 0, L_0x5d2d2a817460;  alias, 1 drivers
v0x5d2d2a480f10_0 .net "out", 0 0, L_0x5d2d2a817640;  alias, 1 drivers
S_0x5d2d2a481030 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a47e990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8176b0 .functor AND 1, L_0x5d2d2a817ba0, L_0x5d2d2a817460, C4<1>, C4<1>;
L_0x5d2d2a8177b0 .functor NOT 1, L_0x5d2d2a8176b0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a481260_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8176b0;  1 drivers
v0x5d2d2a481360_0 .net "a", 0 0, L_0x5d2d2a817ba0;  alias, 1 drivers
v0x5d2d2a481420_0 .net "b", 0 0, L_0x5d2d2a817460;  alias, 1 drivers
v0x5d2d2a4814c0_0 .net "out", 0 0, L_0x5d2d2a8177b0;  alias, 1 drivers
S_0x5d2d2a4815e0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a47e990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a816f80 .functor NOT 1, L_0x5d2d2a816f10, C4<0>, C4<0>, C4<0>;
v0x5d2d2a481850_0 .net "a", 0 0, L_0x5d2d2a816f10;  alias, 1 drivers
v0x5d2d2a481910_0 .net "out", 0 0, L_0x5d2d2a816f80;  alias, 1 drivers
S_0x5d2d2a481a10 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a47e990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a817080 .functor NOT 1, L_0x5d2d2a817b00, C4<0>, C4<0>, C4<0>;
v0x5d2d2a481c30_0 .net "a", 0 0, L_0x5d2d2a817b00;  alias, 1 drivers
v0x5d2d2a481d10_0 .net "out", 0 0, L_0x5d2d2a817080;  alias, 1 drivers
S_0x5d2d2a481e60 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a47e990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8174d0 .functor NOT 1, L_0x5d2d2a817ba0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a482080_0 .net "a", 0 0, L_0x5d2d2a817ba0;  alias, 1 drivers
v0x5d2d2a482140_0 .net "out", 0 0, L_0x5d2d2a8174d0;  alias, 1 drivers
S_0x5d2d2a482200 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a47e990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a817820 .functor NOT 1, L_0x5d2d2a8177b0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a482420_0 .net "a", 0 0, L_0x5d2d2a8177b0;  alias, 1 drivers
v0x5d2d2a482510_0 .net "out", 0 0, L_0x5d2d2a817820;  alias, 1 drivers
S_0x5d2d2a483080 .scope generate, "rcpa2Loop[4]" "rcpa2Loop[4]" 4 16, 4 16 0, S_0x5d2d2a4705f0;
 .timescale -9 -12;
P_0x5d2d2a4832d0 .param/l "i" 0 4 16, +C4<0100>;
S_0x5d2d2a4833b0 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a483080;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a487000_0 .net "Y", 0 0, L_0x5d2d2a816360;  1 drivers
v0x5d2d2a487130_0 .net "a", 0 0, L_0x5d2d2a816820;  1 drivers
v0x5d2d2a4871f0_0 .net "b", 0 0, L_0x5d2d2a816950;  1 drivers
v0x5d2d2a4872c0_0 .net "cIn", 0 0, L_0x5d2d2a816b00;  1 drivers
v0x5d2d2a487390_0 .net "cOut", 0 0, L_0x5d2d2a816720;  1 drivers
v0x5d2d2a487430_0 .net "fIn", 0 0, L_0x5d2d2a816c30;  1 drivers
v0x5d2d2a487520_0 .net "fOut", 0 0, L_0x5d2d2a815e80;  1 drivers
v0x5d2d2a4875c0_0 .net "notCIn", 0 0, L_0x5d2d2a815f80;  1 drivers
v0x5d2d2a487660_0 .net "notCOut", 0 0, L_0x5d2d2a8166b0;  1 drivers
v0x5d2d2a487790_0 .net "notFIn", 0 0, L_0x5d2d2a8163d0;  1 drivers
v0x5d2d2a487880_0 .net "notFOut", 0 0, L_0x5d2d2a815e10;  1 drivers
v0x5d2d2a487970_0 .net "s", 0 0, L_0x5d2d2a816540;  1 drivers
S_0x5d2d2a483640 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a4833b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a4848a0_0 .net "a", 0 0, L_0x5d2d2a816820;  alias, 1 drivers
v0x5d2d2a484970_0 .net "b", 0 0, L_0x5d2d2a816950;  alias, 1 drivers
v0x5d2d2a484a40_0 .net "c", 0 0, L_0x5d2d2a815f80;  alias, 1 drivers
v0x5d2d2a484b40_0 .net "node1", 0 0, L_0x5d2d2a8160f0;  1 drivers
v0x5d2d2a484c30_0 .net "node2", 0 0, L_0x5d2d2a816160;  1 drivers
v0x5d2d2a484d70_0 .net "out", 0 0, L_0x5d2d2a816360;  alias, 1 drivers
S_0x5d2d2a4838b0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a483640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a816260 .functor AND 1, L_0x5d2d2a816160, L_0x5d2d2a815f80, C4<1>, C4<1>;
L_0x5d2d2a816360 .functor NOT 1, L_0x5d2d2a816260, C4<0>, C4<0>, C4<0>;
v0x5d2d2a483b20_0 .net *"_ivl_0", 0 0, L_0x5d2d2a816260;  1 drivers
v0x5d2d2a483c20_0 .net "a", 0 0, L_0x5d2d2a816160;  alias, 1 drivers
v0x5d2d2a483ce0_0 .net "b", 0 0, L_0x5d2d2a815f80;  alias, 1 drivers
v0x5d2d2a483d80_0 .net "out", 0 0, L_0x5d2d2a816360;  alias, 1 drivers
S_0x5d2d2a483ec0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a483640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a816080 .functor OR 1, L_0x5d2d2a816820, L_0x5d2d2a816950, C4<0>, C4<0>;
L_0x5d2d2a8160f0 .functor NOT 1, L_0x5d2d2a816080, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4840f0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a816080;  1 drivers
v0x5d2d2a4841f0_0 .net "a", 0 0, L_0x5d2d2a816820;  alias, 1 drivers
v0x5d2d2a4842b0_0 .net "b", 0 0, L_0x5d2d2a816950;  alias, 1 drivers
v0x5d2d2a484350_0 .net "out", 0 0, L_0x5d2d2a8160f0;  alias, 1 drivers
S_0x5d2d2a484490 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a483640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a816160 .functor NOT 1, L_0x5d2d2a8160f0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4846e0_0 .net "a", 0 0, L_0x5d2d2a8160f0;  alias, 1 drivers
v0x5d2d2a4847b0_0 .net "out", 0 0, L_0x5d2d2a816160;  alias, 1 drivers
S_0x5d2d2a484e10 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a4833b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a815c80 .functor AND 1, L_0x5d2d2a816820, L_0x5d2d2a816950, C4<1>, C4<1>;
L_0x5d2d2a815e10 .functor NOT 1, L_0x5d2d2a815c80, C4<0>, C4<0>, C4<0>;
v0x5d2d2a485040_0 .net *"_ivl_0", 0 0, L_0x5d2d2a815c80;  1 drivers
v0x5d2d2a485140_0 .net "a", 0 0, L_0x5d2d2a816820;  alias, 1 drivers
v0x5d2d2a485250_0 .net "b", 0 0, L_0x5d2d2a816950;  alias, 1 drivers
v0x5d2d2a485340_0 .net "out", 0 0, L_0x5d2d2a815e10;  alias, 1 drivers
S_0x5d2d2a485440 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a4833b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a816440 .functor AND 1, L_0x5d2d2a8163d0, L_0x5d2d2a816360, C4<1>, C4<1>;
L_0x5d2d2a816540 .functor NOT 1, L_0x5d2d2a816440, C4<0>, C4<0>, C4<0>;
v0x5d2d2a485670_0 .net *"_ivl_0", 0 0, L_0x5d2d2a816440;  1 drivers
v0x5d2d2a485750_0 .net "a", 0 0, L_0x5d2d2a8163d0;  alias, 1 drivers
v0x5d2d2a485810_0 .net "b", 0 0, L_0x5d2d2a816360;  alias, 1 drivers
v0x5d2d2a485900_0 .net "out", 0 0, L_0x5d2d2a816540;  alias, 1 drivers
S_0x5d2d2a485a20 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a4833b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8165b0 .functor AND 1, L_0x5d2d2a816c30, L_0x5d2d2a816360, C4<1>, C4<1>;
L_0x5d2d2a8166b0 .functor NOT 1, L_0x5d2d2a8165b0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a485c50_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8165b0;  1 drivers
v0x5d2d2a485d50_0 .net "a", 0 0, L_0x5d2d2a816c30;  alias, 1 drivers
v0x5d2d2a485e10_0 .net "b", 0 0, L_0x5d2d2a816360;  alias, 1 drivers
v0x5d2d2a485eb0_0 .net "out", 0 0, L_0x5d2d2a8166b0;  alias, 1 drivers
S_0x5d2d2a485fd0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a4833b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a815e80 .functor NOT 1, L_0x5d2d2a815e10, C4<0>, C4<0>, C4<0>;
v0x5d2d2a486240_0 .net "a", 0 0, L_0x5d2d2a815e10;  alias, 1 drivers
v0x5d2d2a486300_0 .net "out", 0 0, L_0x5d2d2a815e80;  alias, 1 drivers
S_0x5d2d2a486400 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a4833b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a815f80 .functor NOT 1, L_0x5d2d2a816b00, C4<0>, C4<0>, C4<0>;
v0x5d2d2a486620_0 .net "a", 0 0, L_0x5d2d2a816b00;  alias, 1 drivers
v0x5d2d2a486700_0 .net "out", 0 0, L_0x5d2d2a815f80;  alias, 1 drivers
S_0x5d2d2a486850 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a4833b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8163d0 .functor NOT 1, L_0x5d2d2a816c30, C4<0>, C4<0>, C4<0>;
v0x5d2d2a486a70_0 .net "a", 0 0, L_0x5d2d2a816c30;  alias, 1 drivers
v0x5d2d2a486b30_0 .net "out", 0 0, L_0x5d2d2a8163d0;  alias, 1 drivers
S_0x5d2d2a486bf0 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a4833b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a816720 .functor NOT 1, L_0x5d2d2a8166b0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a486e10_0 .net "a", 0 0, L_0x5d2d2a8166b0;  alias, 1 drivers
v0x5d2d2a486f00_0 .net "out", 0 0, L_0x5d2d2a816720;  alias, 1 drivers
S_0x5d2d2a487a70 .scope generate, "rcpa2Loop[5]" "rcpa2Loop[5]" 4 16, 4 16 0, S_0x5d2d2a4705f0;
 .timescale -9 -12;
P_0x5d2d2a487c70 .param/l "i" 0 4 16, +C4<0101>;
S_0x5d2d2a487d50 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a487a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a48b9d0_0 .net "Y", 0 0, L_0x5d2d2a8154d0;  1 drivers
v0x5d2d2a48bb00_0 .net "a", 0 0, L_0x5d2d2a815990;  1 drivers
v0x5d2d2a48bbc0_0 .net "b", 0 0, L_0x5d2d2a815a30;  1 drivers
v0x5d2d2a48bc90_0 .net "cIn", 0 0, L_0x5d2d2a815ad0;  1 drivers
v0x5d2d2a48bd60_0 .net "cOut", 0 0, L_0x5d2d2a815890;  1 drivers
v0x5d2d2a48be00_0 .net "fIn", 0 0, L_0x5d2d2a815b70;  1 drivers
v0x5d2d2a48bef0_0 .net "fOut", 0 0, L_0x5d2d2a814ff0;  1 drivers
v0x5d2d2a48bf90_0 .net "notCIn", 0 0, L_0x5d2d2a8150f0;  1 drivers
v0x5d2d2a48c030_0 .net "notCOut", 0 0, L_0x5d2d2a815820;  1 drivers
v0x5d2d2a48c160_0 .net "notFIn", 0 0, L_0x5d2d2a815540;  1 drivers
v0x5d2d2a48c250_0 .net "notFOut", 0 0, L_0x5d2d2a7f4550;  1 drivers
v0x5d2d2a48c340_0 .net "s", 0 0, L_0x5d2d2a8156b0;  1 drivers
S_0x5d2d2a487fe0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a487d50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a489270_0 .net "a", 0 0, L_0x5d2d2a815990;  alias, 1 drivers
v0x5d2d2a489340_0 .net "b", 0 0, L_0x5d2d2a815a30;  alias, 1 drivers
v0x5d2d2a489410_0 .net "c", 0 0, L_0x5d2d2a8150f0;  alias, 1 drivers
v0x5d2d2a489510_0 .net "node1", 0 0, L_0x5d2d2a815260;  1 drivers
v0x5d2d2a489600_0 .net "node2", 0 0, L_0x5d2d2a8152d0;  1 drivers
v0x5d2d2a489740_0 .net "out", 0 0, L_0x5d2d2a8154d0;  alias, 1 drivers
S_0x5d2d2a488250 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a487fe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8153d0 .functor AND 1, L_0x5d2d2a8152d0, L_0x5d2d2a8150f0, C4<1>, C4<1>;
L_0x5d2d2a8154d0 .functor NOT 1, L_0x5d2d2a8153d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4884c0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8153d0;  1 drivers
v0x5d2d2a4885c0_0 .net "a", 0 0, L_0x5d2d2a8152d0;  alias, 1 drivers
v0x5d2d2a488680_0 .net "b", 0 0, L_0x5d2d2a8150f0;  alias, 1 drivers
v0x5d2d2a488720_0 .net "out", 0 0, L_0x5d2d2a8154d0;  alias, 1 drivers
S_0x5d2d2a488860 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a487fe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8151f0 .functor OR 1, L_0x5d2d2a815990, L_0x5d2d2a815a30, C4<0>, C4<0>;
L_0x5d2d2a815260 .functor NOT 1, L_0x5d2d2a8151f0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a488a90_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8151f0;  1 drivers
v0x5d2d2a488b90_0 .net "a", 0 0, L_0x5d2d2a815990;  alias, 1 drivers
v0x5d2d2a488c50_0 .net "b", 0 0, L_0x5d2d2a815a30;  alias, 1 drivers
v0x5d2d2a488d20_0 .net "out", 0 0, L_0x5d2d2a815260;  alias, 1 drivers
S_0x5d2d2a488e60 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a487fe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8152d0 .functor NOT 1, L_0x5d2d2a815260, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4890b0_0 .net "a", 0 0, L_0x5d2d2a815260;  alias, 1 drivers
v0x5d2d2a489180_0 .net "out", 0 0, L_0x5d2d2a8152d0;  alias, 1 drivers
S_0x5d2d2a4897e0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a487d50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a814e60 .functor AND 1, L_0x5d2d2a815990, L_0x5d2d2a815a30, C4<1>, C4<1>;
L_0x5d2d2a7f4550 .functor NOT 1, L_0x5d2d2a814e60, C4<0>, C4<0>, C4<0>;
v0x5d2d2a489a10_0 .net *"_ivl_0", 0 0, L_0x5d2d2a814e60;  1 drivers
v0x5d2d2a489b10_0 .net "a", 0 0, L_0x5d2d2a815990;  alias, 1 drivers
v0x5d2d2a489c20_0 .net "b", 0 0, L_0x5d2d2a815a30;  alias, 1 drivers
v0x5d2d2a489d10_0 .net "out", 0 0, L_0x5d2d2a7f4550;  alias, 1 drivers
S_0x5d2d2a489e10 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a487d50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8155b0 .functor AND 1, L_0x5d2d2a815540, L_0x5d2d2a8154d0, C4<1>, C4<1>;
L_0x5d2d2a8156b0 .functor NOT 1, L_0x5d2d2a8155b0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a48a040_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8155b0;  1 drivers
v0x5d2d2a48a120_0 .net "a", 0 0, L_0x5d2d2a815540;  alias, 1 drivers
v0x5d2d2a48a1e0_0 .net "b", 0 0, L_0x5d2d2a8154d0;  alias, 1 drivers
v0x5d2d2a48a2d0_0 .net "out", 0 0, L_0x5d2d2a8156b0;  alias, 1 drivers
S_0x5d2d2a48a3f0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a487d50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a815720 .functor AND 1, L_0x5d2d2a815b70, L_0x5d2d2a8154d0, C4<1>, C4<1>;
L_0x5d2d2a815820 .functor NOT 1, L_0x5d2d2a815720, C4<0>, C4<0>, C4<0>;
v0x5d2d2a48a620_0 .net *"_ivl_0", 0 0, L_0x5d2d2a815720;  1 drivers
v0x5d2d2a48a720_0 .net "a", 0 0, L_0x5d2d2a815b70;  alias, 1 drivers
v0x5d2d2a48a7e0_0 .net "b", 0 0, L_0x5d2d2a8154d0;  alias, 1 drivers
v0x5d2d2a48a880_0 .net "out", 0 0, L_0x5d2d2a815820;  alias, 1 drivers
S_0x5d2d2a48a9a0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a487d50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a814ff0 .functor NOT 1, L_0x5d2d2a7f4550, C4<0>, C4<0>, C4<0>;
v0x5d2d2a48ac10_0 .net "a", 0 0, L_0x5d2d2a7f4550;  alias, 1 drivers
v0x5d2d2a48acd0_0 .net "out", 0 0, L_0x5d2d2a814ff0;  alias, 1 drivers
S_0x5d2d2a48add0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a487d50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8150f0 .functor NOT 1, L_0x5d2d2a815ad0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a48aff0_0 .net "a", 0 0, L_0x5d2d2a815ad0;  alias, 1 drivers
v0x5d2d2a48b0d0_0 .net "out", 0 0, L_0x5d2d2a8150f0;  alias, 1 drivers
S_0x5d2d2a48b220 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a487d50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a815540 .functor NOT 1, L_0x5d2d2a815b70, C4<0>, C4<0>, C4<0>;
v0x5d2d2a48b440_0 .net "a", 0 0, L_0x5d2d2a815b70;  alias, 1 drivers
v0x5d2d2a48b500_0 .net "out", 0 0, L_0x5d2d2a815540;  alias, 1 drivers
S_0x5d2d2a48b5c0 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a487d50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a815890 .functor NOT 1, L_0x5d2d2a815820, C4<0>, C4<0>, C4<0>;
v0x5d2d2a48b7e0_0 .net "a", 0 0, L_0x5d2d2a815820;  alias, 1 drivers
v0x5d2d2a48b8d0_0 .net "out", 0 0, L_0x5d2d2a815890;  alias, 1 drivers
S_0x5d2d2a48c440 .scope generate, "rcpa2Loop[6]" "rcpa2Loop[6]" 4 16, 4 16 0, S_0x5d2d2a4705f0;
 .timescale -9 -12;
P_0x5d2d2a48c640 .param/l "i" 0 4 16, +C4<0110>;
S_0x5d2d2a48c720 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a48c440;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a4903a0_0 .net "Y", 0 0, L_0x5d2d2a8145e0;  1 drivers
v0x5d2d2a4904d0_0 .net "a", 0 0, L_0x5d2d2a814aa0;  1 drivers
v0x5d2d2a490590_0 .net "b", 0 0, L_0x5d2d2a814b40;  1 drivers
v0x5d2d2a490660_0 .net "cIn", 0 0, L_0x5d2d2a814c30;  1 drivers
v0x5d2d2a490730_0 .net "cOut", 0 0, L_0x5d2d2a8149a0;  1 drivers
v0x5d2d2a4907d0_0 .net "fIn", 0 0, L_0x5d2d2a814d20;  1 drivers
v0x5d2d2a4908c0_0 .net "fOut", 0 0, L_0x5d2d2a814100;  1 drivers
v0x5d2d2a490960_0 .net "notCIn", 0 0, L_0x5d2d2a814200;  1 drivers
v0x5d2d2a490a00_0 .net "notCOut", 0 0, L_0x5d2d2a814930;  1 drivers
v0x5d2d2a490b30_0 .net "notFIn", 0 0, L_0x5d2d2a814650;  1 drivers
v0x5d2d2a490c20_0 .net "notFOut", 0 0, L_0x5d2d2a814090;  1 drivers
v0x5d2d2a490d10_0 .net "s", 0 0, L_0x5d2d2a8147c0;  1 drivers
S_0x5d2d2a48c9b0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a48c720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a48dc40_0 .net "a", 0 0, L_0x5d2d2a814aa0;  alias, 1 drivers
v0x5d2d2a48dd10_0 .net "b", 0 0, L_0x5d2d2a814b40;  alias, 1 drivers
v0x5d2d2a48dde0_0 .net "c", 0 0, L_0x5d2d2a814200;  alias, 1 drivers
v0x5d2d2a48dee0_0 .net "node1", 0 0, L_0x5d2d2a814370;  1 drivers
v0x5d2d2a48dfd0_0 .net "node2", 0 0, L_0x5d2d2a8143e0;  1 drivers
v0x5d2d2a48e110_0 .net "out", 0 0, L_0x5d2d2a8145e0;  alias, 1 drivers
S_0x5d2d2a48cc20 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a48c9b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8144e0 .functor AND 1, L_0x5d2d2a8143e0, L_0x5d2d2a814200, C4<1>, C4<1>;
L_0x5d2d2a8145e0 .functor NOT 1, L_0x5d2d2a8144e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a48ce90_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8144e0;  1 drivers
v0x5d2d2a48cf90_0 .net "a", 0 0, L_0x5d2d2a8143e0;  alias, 1 drivers
v0x5d2d2a48d050_0 .net "b", 0 0, L_0x5d2d2a814200;  alias, 1 drivers
v0x5d2d2a48d0f0_0 .net "out", 0 0, L_0x5d2d2a8145e0;  alias, 1 drivers
S_0x5d2d2a48d230 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a48c9b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a814300 .functor OR 1, L_0x5d2d2a814aa0, L_0x5d2d2a814b40, C4<0>, C4<0>;
L_0x5d2d2a814370 .functor NOT 1, L_0x5d2d2a814300, C4<0>, C4<0>, C4<0>;
v0x5d2d2a48d460_0 .net *"_ivl_0", 0 0, L_0x5d2d2a814300;  1 drivers
v0x5d2d2a48d560_0 .net "a", 0 0, L_0x5d2d2a814aa0;  alias, 1 drivers
v0x5d2d2a48d620_0 .net "b", 0 0, L_0x5d2d2a814b40;  alias, 1 drivers
v0x5d2d2a48d6f0_0 .net "out", 0 0, L_0x5d2d2a814370;  alias, 1 drivers
S_0x5d2d2a48d830 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a48c9b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8143e0 .functor NOT 1, L_0x5d2d2a814370, C4<0>, C4<0>, C4<0>;
v0x5d2d2a48da80_0 .net "a", 0 0, L_0x5d2d2a814370;  alias, 1 drivers
v0x5d2d2a48db50_0 .net "out", 0 0, L_0x5d2d2a8143e0;  alias, 1 drivers
S_0x5d2d2a48e1b0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a48c720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a813f00 .functor AND 1, L_0x5d2d2a814aa0, L_0x5d2d2a814b40, C4<1>, C4<1>;
L_0x5d2d2a814090 .functor NOT 1, L_0x5d2d2a813f00, C4<0>, C4<0>, C4<0>;
v0x5d2d2a48e3e0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a813f00;  1 drivers
v0x5d2d2a48e4e0_0 .net "a", 0 0, L_0x5d2d2a814aa0;  alias, 1 drivers
v0x5d2d2a48e5f0_0 .net "b", 0 0, L_0x5d2d2a814b40;  alias, 1 drivers
v0x5d2d2a48e6e0_0 .net "out", 0 0, L_0x5d2d2a814090;  alias, 1 drivers
S_0x5d2d2a48e7e0 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a48c720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8146c0 .functor AND 1, L_0x5d2d2a814650, L_0x5d2d2a8145e0, C4<1>, C4<1>;
L_0x5d2d2a8147c0 .functor NOT 1, L_0x5d2d2a8146c0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a48ea10_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8146c0;  1 drivers
v0x5d2d2a48eaf0_0 .net "a", 0 0, L_0x5d2d2a814650;  alias, 1 drivers
v0x5d2d2a48ebb0_0 .net "b", 0 0, L_0x5d2d2a8145e0;  alias, 1 drivers
v0x5d2d2a48eca0_0 .net "out", 0 0, L_0x5d2d2a8147c0;  alias, 1 drivers
S_0x5d2d2a48edc0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a48c720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a814830 .functor AND 1, L_0x5d2d2a814d20, L_0x5d2d2a8145e0, C4<1>, C4<1>;
L_0x5d2d2a814930 .functor NOT 1, L_0x5d2d2a814830, C4<0>, C4<0>, C4<0>;
v0x5d2d2a48eff0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a814830;  1 drivers
v0x5d2d2a48f0f0_0 .net "a", 0 0, L_0x5d2d2a814d20;  alias, 1 drivers
v0x5d2d2a48f1b0_0 .net "b", 0 0, L_0x5d2d2a8145e0;  alias, 1 drivers
v0x5d2d2a48f250_0 .net "out", 0 0, L_0x5d2d2a814930;  alias, 1 drivers
S_0x5d2d2a48f370 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a48c720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a814100 .functor NOT 1, L_0x5d2d2a814090, C4<0>, C4<0>, C4<0>;
v0x5d2d2a48f5e0_0 .net "a", 0 0, L_0x5d2d2a814090;  alias, 1 drivers
v0x5d2d2a48f6a0_0 .net "out", 0 0, L_0x5d2d2a814100;  alias, 1 drivers
S_0x5d2d2a48f7a0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a48c720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a814200 .functor NOT 1, L_0x5d2d2a814c30, C4<0>, C4<0>, C4<0>;
v0x5d2d2a48f9c0_0 .net "a", 0 0, L_0x5d2d2a814c30;  alias, 1 drivers
v0x5d2d2a48faa0_0 .net "out", 0 0, L_0x5d2d2a814200;  alias, 1 drivers
S_0x5d2d2a48fbf0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a48c720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a814650 .functor NOT 1, L_0x5d2d2a814d20, C4<0>, C4<0>, C4<0>;
v0x5d2d2a48fe10_0 .net "a", 0 0, L_0x5d2d2a814d20;  alias, 1 drivers
v0x5d2d2a48fed0_0 .net "out", 0 0, L_0x5d2d2a814650;  alias, 1 drivers
S_0x5d2d2a48ff90 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a48c720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8149a0 .functor NOT 1, L_0x5d2d2a814930, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4901b0_0 .net "a", 0 0, L_0x5d2d2a814930;  alias, 1 drivers
v0x5d2d2a4902a0_0 .net "out", 0 0, L_0x5d2d2a8149a0;  alias, 1 drivers
S_0x5d2d2a490e10 .scope generate, "rcpa2Loop[7]" "rcpa2Loop[7]" 4 16, 4 16 0, S_0x5d2d2a4705f0;
 .timescale -9 -12;
P_0x5d2d2a491010 .param/l "i" 0 4 16, +C4<0111>;
S_0x5d2d2a4910f0 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a490e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a494d70_0 .net "Y", 0 0, L_0x5d2d2a813770;  1 drivers
v0x5d2d2a494ea0_0 .net "a", 0 0, L_0x5d2d2a813c80;  1 drivers
v0x5d2d2a494f60_0 .net "b", 0 0, L_0x5d2d2a813d20;  1 drivers
v0x5d2d2a495030_0 .net "cIn", 0 0, L_0x5d2d2a813dc0;  1 drivers
v0x5d2d2a495100_0 .net "cOut", 0 0, L_0x5d2d2a813b30;  1 drivers
v0x5d2d2a4951a0_0 .net "fIn", 0 0, L_0x5d2d2a813e60;  1 drivers
v0x5d2d2a495290_0 .net "fOut", 0 0, L_0x5d2d2a813320;  1 drivers
v0x5d2d2a495330_0 .net "notCIn", 0 0, L_0x5d2d2a813390;  1 drivers
v0x5d2d2a4953d0_0 .net "notCOut", 0 0, L_0x5d2d2a813ac0;  1 drivers
v0x5d2d2a495500_0 .net "notFIn", 0 0, L_0x5d2d2a8137e0;  1 drivers
v0x5d2d2a4955f0_0 .net "notFOut", 0 0, L_0x5d2d2a8132b0;  1 drivers
v0x5d2d2a4956e0_0 .net "s", 0 0, L_0x5d2d2a813950;  1 drivers
S_0x5d2d2a491380 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a4910f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a492610_0 .net "a", 0 0, L_0x5d2d2a813c80;  alias, 1 drivers
v0x5d2d2a4926e0_0 .net "b", 0 0, L_0x5d2d2a813d20;  alias, 1 drivers
v0x5d2d2a4927b0_0 .net "c", 0 0, L_0x5d2d2a813390;  alias, 1 drivers
v0x5d2d2a4928b0_0 .net "node1", 0 0, L_0x5d2d2a813500;  1 drivers
v0x5d2d2a4929a0_0 .net "node2", 0 0, L_0x5d2d2a813570;  1 drivers
v0x5d2d2a492ae0_0 .net "out", 0 0, L_0x5d2d2a813770;  alias, 1 drivers
S_0x5d2d2a4915f0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a491380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a813670 .functor AND 1, L_0x5d2d2a813570, L_0x5d2d2a813390, C4<1>, C4<1>;
L_0x5d2d2a813770 .functor NOT 1, L_0x5d2d2a813670, C4<0>, C4<0>, C4<0>;
v0x5d2d2a491860_0 .net *"_ivl_0", 0 0, L_0x5d2d2a813670;  1 drivers
v0x5d2d2a491960_0 .net "a", 0 0, L_0x5d2d2a813570;  alias, 1 drivers
v0x5d2d2a491a20_0 .net "b", 0 0, L_0x5d2d2a813390;  alias, 1 drivers
v0x5d2d2a491ac0_0 .net "out", 0 0, L_0x5d2d2a813770;  alias, 1 drivers
S_0x5d2d2a491c00 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a491380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a813490 .functor OR 1, L_0x5d2d2a813c80, L_0x5d2d2a813d20, C4<0>, C4<0>;
L_0x5d2d2a813500 .functor NOT 1, L_0x5d2d2a813490, C4<0>, C4<0>, C4<0>;
v0x5d2d2a491e30_0 .net *"_ivl_0", 0 0, L_0x5d2d2a813490;  1 drivers
v0x5d2d2a491f30_0 .net "a", 0 0, L_0x5d2d2a813c80;  alias, 1 drivers
v0x5d2d2a491ff0_0 .net "b", 0 0, L_0x5d2d2a813d20;  alias, 1 drivers
v0x5d2d2a4920c0_0 .net "out", 0 0, L_0x5d2d2a813500;  alias, 1 drivers
S_0x5d2d2a492200 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a491380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a813570 .functor NOT 1, L_0x5d2d2a813500, C4<0>, C4<0>, C4<0>;
v0x5d2d2a492450_0 .net "a", 0 0, L_0x5d2d2a813500;  alias, 1 drivers
v0x5d2d2a492520_0 .net "out", 0 0, L_0x5d2d2a813570;  alias, 1 drivers
S_0x5d2d2a492b80 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a4910f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a813240 .functor AND 1, L_0x5d2d2a813c80, L_0x5d2d2a813d20, C4<1>, C4<1>;
L_0x5d2d2a8132b0 .functor NOT 1, L_0x5d2d2a813240, C4<0>, C4<0>, C4<0>;
v0x5d2d2a492db0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a813240;  1 drivers
v0x5d2d2a492eb0_0 .net "a", 0 0, L_0x5d2d2a813c80;  alias, 1 drivers
v0x5d2d2a492fc0_0 .net "b", 0 0, L_0x5d2d2a813d20;  alias, 1 drivers
v0x5d2d2a4930b0_0 .net "out", 0 0, L_0x5d2d2a8132b0;  alias, 1 drivers
S_0x5d2d2a4931b0 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a4910f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a813850 .functor AND 1, L_0x5d2d2a8137e0, L_0x5d2d2a813770, C4<1>, C4<1>;
L_0x5d2d2a813950 .functor NOT 1, L_0x5d2d2a813850, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4933e0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a813850;  1 drivers
v0x5d2d2a4934c0_0 .net "a", 0 0, L_0x5d2d2a8137e0;  alias, 1 drivers
v0x5d2d2a493580_0 .net "b", 0 0, L_0x5d2d2a813770;  alias, 1 drivers
v0x5d2d2a493670_0 .net "out", 0 0, L_0x5d2d2a813950;  alias, 1 drivers
S_0x5d2d2a493790 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a4910f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8139c0 .functor AND 1, L_0x5d2d2a813e60, L_0x5d2d2a813770, C4<1>, C4<1>;
L_0x5d2d2a813ac0 .functor NOT 1, L_0x5d2d2a8139c0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4939c0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8139c0;  1 drivers
v0x5d2d2a493ac0_0 .net "a", 0 0, L_0x5d2d2a813e60;  alias, 1 drivers
v0x5d2d2a493b80_0 .net "b", 0 0, L_0x5d2d2a813770;  alias, 1 drivers
v0x5d2d2a493c20_0 .net "out", 0 0, L_0x5d2d2a813ac0;  alias, 1 drivers
S_0x5d2d2a493d40 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a4910f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a813320 .functor NOT 1, L_0x5d2d2a8132b0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a493fb0_0 .net "a", 0 0, L_0x5d2d2a8132b0;  alias, 1 drivers
v0x5d2d2a494070_0 .net "out", 0 0, L_0x5d2d2a813320;  alias, 1 drivers
S_0x5d2d2a494170 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a4910f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a813390 .functor NOT 1, L_0x5d2d2a813dc0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a494390_0 .net "a", 0 0, L_0x5d2d2a813dc0;  alias, 1 drivers
v0x5d2d2a494470_0 .net "out", 0 0, L_0x5d2d2a813390;  alias, 1 drivers
S_0x5d2d2a4945c0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a4910f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8137e0 .functor NOT 1, L_0x5d2d2a813e60, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4947e0_0 .net "a", 0 0, L_0x5d2d2a813e60;  alias, 1 drivers
v0x5d2d2a4948a0_0 .net "out", 0 0, L_0x5d2d2a8137e0;  alias, 1 drivers
S_0x5d2d2a494960 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a4910f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a813b30 .functor NOT 1, L_0x5d2d2a813ac0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a494b80_0 .net "a", 0 0, L_0x5d2d2a813ac0;  alias, 1 drivers
v0x5d2d2a494c70_0 .net "out", 0 0, L_0x5d2d2a813b30;  alias, 1 drivers
S_0x5d2d2a495f90 .scope module, "nBitRippleCarryAdderInst" "nBitRippleCarryAdder" 3 23, 8 3 0, S_0x5d2d2a46ff50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 8 "A";
    .port_info 3 /INPUT 8 "B";
    .port_info 4 /INPUT 1 "cin";
P_0x5d2d2a496170 .param/l "N" 0 8 3, +C4<00000000000000000000000000001000>;
L_0x5d2d2a81dc90 .functor BUFZ 8, L_0x5d2d2a81d4d0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5d2d2a49c4a0_0 .net "A", 7 0, L_0x5d2d2a81dfc0;  1 drivers
v0x5d2d2a49c5a0_0 .net "B", 7 0, L_0x5d2d2a81e0b0;  1 drivers
v0x5d2d2a49c680_0 .net "carryMiddle", 7 0, L_0x5d2d2a81cce0;  1 drivers
v0x5d2d2a49c740_0 .net "cin", 0 0, L_0x5d2d2a81b170;  alias, 1 drivers
v0x5d2d2a49c830_0 .net "cout", 0 0, L_0x5d2d2a81dd50;  alias, 1 drivers
v0x5d2d2a49c940_0 .net "sum", 7 0, L_0x5d2d2a81dc90;  1 drivers
v0x5d2d2a49ca20_0 .net "sum11", 7 0, L_0x5d2d2a81d4d0;  1 drivers
L_0x5d2d2a81b6b0 .part L_0x5d2d2a81dfc0, 0, 1;
L_0x5d2d2a81b750 .part L_0x5d2d2a81e0b0, 0, 1;
L_0x5d2d2a81b8d0 .part L_0x5d2d2a81dfc0, 1, 1;
L_0x5d2d2a81b9c0 .part L_0x5d2d2a81e0b0, 1, 1;
L_0x5d2d2a81bab0 .part L_0x5d2d2a81cce0, 0, 1;
L_0x5d2d2a81bd20 .part L_0x5d2d2a81dfc0, 2, 1;
L_0x5d2d2a81be00 .part L_0x5d2d2a81e0b0, 2, 1;
L_0x5d2d2a81bea0 .part L_0x5d2d2a81cce0, 1, 1;
L_0x5d2d2a81c1b0 .part L_0x5d2d2a81dfc0, 3, 1;
L_0x5d2d2a81c250 .part L_0x5d2d2a81e0b0, 3, 1;
L_0x5d2d2a81c2f0 .part L_0x5d2d2a81cce0, 2, 1;
L_0x5d2d2a81c470 .part L_0x5d2d2a81dfc0, 4, 1;
L_0x5d2d2a81c580 .part L_0x5d2d2a81e0b0, 4, 1;
L_0x5d2d2a81c620 .part L_0x5d2d2a81cce0, 3, 1;
L_0x5d2d2a81c7d0 .part L_0x5d2d2a81dfc0, 5, 1;
L_0x5d2d2a81c870 .part L_0x5d2d2a81e0b0, 5, 1;
L_0x5d2d2a81c9a0 .part L_0x5d2d2a81cce0, 4, 1;
L_0x5d2d2a81cc40 .part L_0x5d2d2a81dfc0, 6, 1;
L_0x5d2d2a81cd80 .part L_0x5d2d2a81e0b0, 6, 1;
L_0x5d2d2a81ce20 .part L_0x5d2d2a81cce0, 5, 1;
LS_0x5d2d2a81cce0_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a81b640, L_0x5d2d2a81b860, L_0x5d2d2a81bbc0, L_0x5d2d2a81c050;
LS_0x5d2d2a81cce0_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a81c400, L_0x5d2d2a81c6c0, L_0x5d2d2a81cab0, L_0x5d2d2a81d040;
L_0x5d2d2a81cce0 .concat8 [ 4 4 0 0], LS_0x5d2d2a81cce0_0_0, LS_0x5d2d2a81cce0_0_4;
LS_0x5d2d2a81d4d0_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a81b210, L_0x5d2d2a81b7f0, L_0x5d2d2a81bb50, L_0x5d2d2a81bfe0;
LS_0x5d2d2a81d4d0_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a81c390, L_0x5d2d2a81c510, L_0x5d2d2a81ca40, L_0x5d2d2a81cf70;
L_0x5d2d2a81d4d0 .concat8 [ 4 4 0 0], LS_0x5d2d2a81d4d0_0_0, LS_0x5d2d2a81d4d0_0_4;
L_0x5d2d2a81cec0 .part L_0x5d2d2a81dfc0, 7, 1;
L_0x5d2d2a81d900 .part L_0x5d2d2a81e0b0, 7, 1;
L_0x5d2d2a81d840 .part L_0x5d2d2a81cce0, 6, 1;
L_0x5d2d2a81dd50 .part L_0x5d2d2a81cce0, 7, 1;
S_0x5d2d2a496350 .scope generate, "genAdder[0]" "genAdder[0]" 8 9, 8 9 0, S_0x5d2d2a495f90;
 .timescale -9 -12;
P_0x5d2d2a496550 .param/l "i" 0 8 9, +C4<00>;
S_0x5d2d2a496630 .scope generate, "genblk2" "genblk2" 8 10, 8 10 0, S_0x5d2d2a496350;
 .timescale -9 -12;
S_0x5d2d2a496810 .scope module, "f" "FA" 8 11, 9 33 0, S_0x5d2d2a496630;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a81b210 .udp UDP_sumOut, L_0x5d2d2a81b6b0, L_0x5d2d2a81b750, L_0x5d2d2a81b170;
L_0x5d2d2a81b640 .udp UDP_carryOut, L_0x5d2d2a81b6b0, L_0x5d2d2a81b750, L_0x5d2d2a81b170;
v0x5d2d2a496ac0_0 .net "A", 0 0, L_0x5d2d2a81b6b0;  1 drivers
v0x5d2d2a496ba0_0 .net "B", 0 0, L_0x5d2d2a81b750;  1 drivers
v0x5d2d2a496c60_0 .net "Cin", 0 0, L_0x5d2d2a81b170;  alias, 1 drivers
v0x5d2d2a496d60_0 .net "Cout", 0 0, L_0x5d2d2a81b640;  1 drivers
v0x5d2d2a496e00_0 .net "sum", 0 0, L_0x5d2d2a81b210;  1 drivers
S_0x5d2d2a496f90 .scope generate, "genAdder[1]" "genAdder[1]" 8 9, 8 9 0, S_0x5d2d2a495f90;
 .timescale -9 -12;
P_0x5d2d2a4971b0 .param/l "i" 0 8 9, +C4<01>;
S_0x5d2d2a497270 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a496f90;
 .timescale -9 -12;
S_0x5d2d2a497450 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a497270;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a81b7f0 .udp UDP_sumOut, L_0x5d2d2a81b8d0, L_0x5d2d2a81b9c0, L_0x5d2d2a81bab0;
L_0x5d2d2a81b860 .udp UDP_carryOut, L_0x5d2d2a81b8d0, L_0x5d2d2a81b9c0, L_0x5d2d2a81bab0;
v0x5d2d2a4976d0_0 .net "A", 0 0, L_0x5d2d2a81b8d0;  1 drivers
v0x5d2d2a4977b0_0 .net "B", 0 0, L_0x5d2d2a81b9c0;  1 drivers
v0x5d2d2a497870_0 .net "Cin", 0 0, L_0x5d2d2a81bab0;  1 drivers
v0x5d2d2a497940_0 .net "Cout", 0 0, L_0x5d2d2a81b860;  1 drivers
v0x5d2d2a497a00_0 .net "sum", 0 0, L_0x5d2d2a81b7f0;  1 drivers
S_0x5d2d2a497bb0 .scope generate, "genAdder[2]" "genAdder[2]" 8 9, 8 9 0, S_0x5d2d2a495f90;
 .timescale -9 -12;
P_0x5d2d2a497db0 .param/l "i" 0 8 9, +C4<010>;
S_0x5d2d2a497e70 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a497bb0;
 .timescale -9 -12;
S_0x5d2d2a498050 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a497e70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a81bb50 .udp UDP_sumOut, L_0x5d2d2a81bd20, L_0x5d2d2a81be00, L_0x5d2d2a81bea0;
L_0x5d2d2a81bbc0 .udp UDP_carryOut, L_0x5d2d2a81bd20, L_0x5d2d2a81be00, L_0x5d2d2a81bea0;
v0x5d2d2a498300_0 .net "A", 0 0, L_0x5d2d2a81bd20;  1 drivers
v0x5d2d2a4983e0_0 .net "B", 0 0, L_0x5d2d2a81be00;  1 drivers
v0x5d2d2a4984a0_0 .net "Cin", 0 0, L_0x5d2d2a81bea0;  1 drivers
v0x5d2d2a498570_0 .net "Cout", 0 0, L_0x5d2d2a81bbc0;  1 drivers
v0x5d2d2a498630_0 .net "sum", 0 0, L_0x5d2d2a81bb50;  1 drivers
S_0x5d2d2a4987e0 .scope generate, "genAdder[3]" "genAdder[3]" 8 9, 8 9 0, S_0x5d2d2a495f90;
 .timescale -9 -12;
P_0x5d2d2a4989e0 .param/l "i" 0 8 9, +C4<011>;
S_0x5d2d2a498ac0 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a4987e0;
 .timescale -9 -12;
S_0x5d2d2a498ca0 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a498ac0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a81bfe0 .udp UDP_sumOut, L_0x5d2d2a81c1b0, L_0x5d2d2a81c250, L_0x5d2d2a81c2f0;
L_0x5d2d2a81c050 .udp UDP_carryOut, L_0x5d2d2a81c1b0, L_0x5d2d2a81c250, L_0x5d2d2a81c2f0;
v0x5d2d2a498f20_0 .net "A", 0 0, L_0x5d2d2a81c1b0;  1 drivers
v0x5d2d2a499000_0 .net "B", 0 0, L_0x5d2d2a81c250;  1 drivers
v0x5d2d2a4990c0_0 .net "Cin", 0 0, L_0x5d2d2a81c2f0;  1 drivers
v0x5d2d2a499190_0 .net "Cout", 0 0, L_0x5d2d2a81c050;  1 drivers
v0x5d2d2a499250_0 .net "sum", 0 0, L_0x5d2d2a81bfe0;  1 drivers
S_0x5d2d2a499400 .scope generate, "genAdder[4]" "genAdder[4]" 8 9, 8 9 0, S_0x5d2d2a495f90;
 .timescale -9 -12;
P_0x5d2d2a499650 .param/l "i" 0 8 9, +C4<0100>;
S_0x5d2d2a499730 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a499400;
 .timescale -9 -12;
S_0x5d2d2a499910 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a499730;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a81c390 .udp UDP_sumOut, L_0x5d2d2a81c470, L_0x5d2d2a81c580, L_0x5d2d2a81c620;
L_0x5d2d2a81c400 .udp UDP_carryOut, L_0x5d2d2a81c470, L_0x5d2d2a81c580, L_0x5d2d2a81c620;
v0x5d2d2a499b90_0 .net "A", 0 0, L_0x5d2d2a81c470;  1 drivers
v0x5d2d2a499c70_0 .net "B", 0 0, L_0x5d2d2a81c580;  1 drivers
v0x5d2d2a499d30_0 .net "Cin", 0 0, L_0x5d2d2a81c620;  1 drivers
v0x5d2d2a499dd0_0 .net "Cout", 0 0, L_0x5d2d2a81c400;  1 drivers
v0x5d2d2a499e90_0 .net "sum", 0 0, L_0x5d2d2a81c390;  1 drivers
S_0x5d2d2a49a040 .scope generate, "genAdder[5]" "genAdder[5]" 8 9, 8 9 0, S_0x5d2d2a495f90;
 .timescale -9 -12;
P_0x5d2d2a49a240 .param/l "i" 0 8 9, +C4<0101>;
S_0x5d2d2a49a320 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a49a040;
 .timescale -9 -12;
S_0x5d2d2a49a500 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a49a320;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a81c510 .udp UDP_sumOut, L_0x5d2d2a81c7d0, L_0x5d2d2a81c870, L_0x5d2d2a81c9a0;
L_0x5d2d2a81c6c0 .udp UDP_carryOut, L_0x5d2d2a81c7d0, L_0x5d2d2a81c870, L_0x5d2d2a81c9a0;
v0x5d2d2a49a780_0 .net "A", 0 0, L_0x5d2d2a81c7d0;  1 drivers
v0x5d2d2a49a860_0 .net "B", 0 0, L_0x5d2d2a81c870;  1 drivers
v0x5d2d2a49a920_0 .net "Cin", 0 0, L_0x5d2d2a81c9a0;  1 drivers
v0x5d2d2a49a9f0_0 .net "Cout", 0 0, L_0x5d2d2a81c6c0;  1 drivers
v0x5d2d2a49aab0_0 .net "sum", 0 0, L_0x5d2d2a81c510;  1 drivers
S_0x5d2d2a49ac60 .scope generate, "genAdder[6]" "genAdder[6]" 8 9, 8 9 0, S_0x5d2d2a495f90;
 .timescale -9 -12;
P_0x5d2d2a49ae60 .param/l "i" 0 8 9, +C4<0110>;
S_0x5d2d2a49af40 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a49ac60;
 .timescale -9 -12;
S_0x5d2d2a49b120 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a49af40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a81ca40 .udp UDP_sumOut, L_0x5d2d2a81cc40, L_0x5d2d2a81cd80, L_0x5d2d2a81ce20;
L_0x5d2d2a81cab0 .udp UDP_carryOut, L_0x5d2d2a81cc40, L_0x5d2d2a81cd80, L_0x5d2d2a81ce20;
v0x5d2d2a49b3a0_0 .net "A", 0 0, L_0x5d2d2a81cc40;  1 drivers
v0x5d2d2a49b480_0 .net "B", 0 0, L_0x5d2d2a81cd80;  1 drivers
v0x5d2d2a49b540_0 .net "Cin", 0 0, L_0x5d2d2a81ce20;  1 drivers
v0x5d2d2a49b610_0 .net "Cout", 0 0, L_0x5d2d2a81cab0;  1 drivers
v0x5d2d2a49b6d0_0 .net "sum", 0 0, L_0x5d2d2a81ca40;  1 drivers
S_0x5d2d2a49b880 .scope generate, "genAdder[7]" "genAdder[7]" 8 9, 8 9 0, S_0x5d2d2a495f90;
 .timescale -9 -12;
P_0x5d2d2a49ba80 .param/l "i" 0 8 9, +C4<0111>;
S_0x5d2d2a49bb60 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a49b880;
 .timescale -9 -12;
S_0x5d2d2a49bd40 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a49bb60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a81cf70 .udp UDP_sumOut, L_0x5d2d2a81cec0, L_0x5d2d2a81d900, L_0x5d2d2a81d840;
L_0x5d2d2a81d040 .udp UDP_carryOut, L_0x5d2d2a81cec0, L_0x5d2d2a81d900, L_0x5d2d2a81d840;
v0x5d2d2a49bfc0_0 .net "A", 0 0, L_0x5d2d2a81cec0;  1 drivers
v0x5d2d2a49c0a0_0 .net "B", 0 0, L_0x5d2d2a81d900;  1 drivers
v0x5d2d2a49c160_0 .net "Cin", 0 0, L_0x5d2d2a81d840;  1 drivers
v0x5d2d2a49c230_0 .net "Cout", 0 0, L_0x5d2d2a81d040;  1 drivers
v0x5d2d2a49c2f0_0 .net "sum", 0 0, L_0x5d2d2a81cf70;  1 drivers
S_0x5d2d2a49d110 .scope module, "HybridAdderLayer2_6" "HybridAdder" 2 145, 3 1 0, S_0x5d2d2a3c7af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /OUTPUT 16 "sum";
    .port_info 3 /OUTPUT 1 "cout";
P_0x5d2d2a49d400 .param/l "N1" 0 3 1, +C4<00000000000000000000000000001000>;
P_0x5d2d2a49d440 .param/l "N2" 0 3 1, +C4<00000000000000000000000000001000>;
P_0x5d2d2a49d480 .param/l "addOrSub" 0 3 1, +C4<00000000000000000000000000000001>;
v0x5d2d2a4c9fc0_0 .net "A", 15 0, L_0x5d2d2a82a470;  1 drivers
v0x5d2d2a4ca0c0_0 .net "B", 15 0, L_0x5d2d2a82a970;  1 drivers
v0x5d2d2a4ca1a0_0 .net "cout", 0 0, L_0x5d2d2a829d90;  1 drivers
v0x5d2d2a4ca240_0 .net "fn", 0 0, L_0x5d2d2a827280;  1 drivers
v0x5d2d2a4ca2e0_0 .net "selectedB", 15 0, L_0x5d2d2a81e9b0;  1 drivers
v0x5d2d2a4ca3d0_0 .net "sum", 15 0, L_0x5d2d2a829af0;  alias, 1 drivers
L_0x5d2d2a827610 .part L_0x5d2d2a82a470, 0, 8;
L_0x5d2d2a8276b0 .part L_0x5d2d2a81e9b0, 0, 8;
L_0x5d2d2a829af0 .concat8 [ 8 8 0 0], L_0x5d2d2a826d10, L_0x5d2d2a829cd0;
L_0x5d2d2a82a000 .part L_0x5d2d2a82a470, 8, 8;
L_0x5d2d2a82a0f0 .part L_0x5d2d2a81e9b0, 8, 8;
S_0x5d2d2a49d6c0 .scope generate, "genblk2" "genblk2" 3 10, 3 10 0, S_0x5d2d2a49d110;
 .timescale -9 -12;
L_0x5d2d2a81e940 .functor NOT 16, L_0x5d2d2a82a970, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5d2d2a49d8c0_0 .net *"_ivl_0", 15 0, L_0x5d2d2a81e940;  1 drivers
L_0x7347fc2c2570 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5d2d2a49d9c0_0 .net/2u *"_ivl_2", 15 0, L_0x7347fc2c2570;  1 drivers
L_0x5d2d2a81e9b0 .arith/sum 16, L_0x5d2d2a81e940, L_0x7347fc2c2570;
S_0x5d2d2a49daa0 .scope module, "nBitRcpa2Inst" "nBitRcpa2" 3 17, 4 1 0, S_0x5d2d2a49d110;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /OUTPUT 8 "sum";
    .port_info 3 /OUTPUT 1 "fn";
P_0x5d2d2a49dca0 .param/l "N" 0 4 1, +C4<00000000000000000000000000001000>;
v0x5d2d2a4c2c00_0 .net "A", 7 0, L_0x5d2d2a827610;  1 drivers
v0x5d2d2a4c2d00_0 .net "B", 7 0, L_0x5d2d2a8276b0;  1 drivers
v0x5d2d2a4c2de0_0 .net "F", 8 0, L_0x5d2d2a827440;  1 drivers
v0x5d2d2a4c2ea0_0 .net *"_ivl_85", 0 0, L_0x5d2d2a8273a0;  1 drivers
L_0x7347fc2c25b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4c2f80_0 .net/2u *"_ivl_89", 0 0, L_0x7347fc2c25b8;  1 drivers
v0x5d2d2a4c30b0_0 .net "carry", 8 0, L_0x5d2d2a8271e0;  1 drivers
v0x5d2d2a4c3190_0 .net "fn", 0 0, L_0x5d2d2a827280;  alias, 1 drivers
v0x5d2d2a4c3250_0 .net "sum", 7 0, L_0x5d2d2a826d10;  1 drivers
L_0x5d2d2a81f4a0 .part L_0x5d2d2a827610, 7, 1;
L_0x5d2d2a81f540 .part L_0x5d2d2a8276b0, 7, 1;
L_0x5d2d2a81f5e0 .part L_0x5d2d2a8271e0, 8, 1;
L_0x5d2d2a81f680 .part L_0x5d2d2a827440, 7, 1;
L_0x5d2d2a8202c0 .part L_0x5d2d2a827610, 6, 1;
L_0x5d2d2a820360 .part L_0x5d2d2a8276b0, 6, 1;
L_0x5d2d2a820450 .part L_0x5d2d2a8271e0, 7, 1;
L_0x5d2d2a820540 .part L_0x5d2d2a827440, 6, 1;
L_0x5d2d2a8213d0 .part L_0x5d2d2a827610, 5, 1;
L_0x5d2d2a821470 .part L_0x5d2d2a8276b0, 5, 1;
L_0x5d2d2a821570 .part L_0x5d2d2a8271e0, 6, 1;
L_0x5d2d2a821610 .part L_0x5d2d2a827440, 5, 1;
L_0x5d2d2a822540 .part L_0x5d2d2a827610, 4, 1;
L_0x5d2d2a822670 .part L_0x5d2d2a8276b0, 4, 1;
L_0x5d2d2a8227a0 .part L_0x5d2d2a8271e0, 5, 1;
L_0x5d2d2a8228d0 .part L_0x5d2d2a827440, 4, 1;
L_0x5d2d2a823840 .part L_0x5d2d2a827610, 3, 1;
L_0x5d2d2a8238e0 .part L_0x5d2d2a8276b0, 3, 1;
L_0x5d2d2a823a20 .part L_0x5d2d2a8271e0, 4, 1;
L_0x5d2d2a823ac0 .part L_0x5d2d2a827440, 3, 1;
L_0x5d2d2a823980 .part L_0x5d2d2a827610, 2, 1;
L_0x5d2d2a8249a0 .part L_0x5d2d2a8276b0, 2, 1;
L_0x5d2d2a823b60 .part L_0x5d2d2a8271e0, 3, 1;
L_0x5d2d2a824b00 .part L_0x5d2d2a827440, 2, 1;
L_0x5d2d2a8259e0 .part L_0x5d2d2a827610, 1, 1;
L_0x5d2d2a825a80 .part L_0x5d2d2a8276b0, 1, 1;
L_0x5d2d2a824ba0 .part L_0x5d2d2a8271e0, 2, 1;
L_0x5d2d2a825c00 .part L_0x5d2d2a827440, 1, 1;
L_0x5d2d2a826ac0 .part L_0x5d2d2a827610, 0, 1;
L_0x5d2d2a826b60 .part L_0x5d2d2a8276b0, 0, 1;
L_0x5d2d2a825ca0 .part L_0x5d2d2a8271e0, 1, 1;
L_0x5d2d2a826f20 .part L_0x5d2d2a827440, 0, 1;
LS_0x5d2d2a826d10_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a826740, L_0x5d2d2a825660, L_0x5d2d2a824620, L_0x5d2d2a8234c0;
LS_0x5d2d2a826d10_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a8221c0, L_0x5d2d2a821000, L_0x5d2d2a81ffe0, L_0x5d2d2a81f170;
L_0x5d2d2a826d10 .concat8 [ 4 4 0 0], LS_0x5d2d2a826d10_0_0, LS_0x5d2d2a826d10_0_4;
LS_0x5d2d2a8271e0_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a826980, L_0x5d2d2a8258a0, L_0x5d2d2a824860, L_0x5d2d2a823700;
LS_0x5d2d2a8271e0_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a822400, L_0x5d2d2a821240, L_0x5d2d2a8201c0, L_0x5d2d2a81f350;
LS_0x5d2d2a8271e0_0_8 .concat8 [ 1 0 0 0], L_0x5d2d2a8273a0;
L_0x5d2d2a8271e0 .concat8 [ 4 4 1 0], LS_0x5d2d2a8271e0_0_0, LS_0x5d2d2a8271e0_0_4, LS_0x5d2d2a8271e0_0_8;
L_0x5d2d2a8273a0 .part L_0x5d2d2a827440, 8, 1;
LS_0x5d2d2a827440_0_0 .concat8 [ 1 1 1 1], L_0x7347fc2c25b8, L_0x5d2d2a825f20, L_0x5d2d2a824e00, L_0x5d2d2a823dc0;
LS_0x5d2d2a827440_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a822c60, L_0x5d2d2a821960, L_0x5d2d2a820880, L_0x5d2d2a81f920;
LS_0x5d2d2a827440_0_8 .concat8 [ 1 0 0 0], L_0x5d2d2a81ebd0;
L_0x5d2d2a827440 .concat8 [ 4 4 1 0], LS_0x5d2d2a827440_0_0, LS_0x5d2d2a827440_0_4, LS_0x5d2d2a827440_0_8;
L_0x5d2d2a827280 .part L_0x5d2d2a827440, 8, 1;
S_0x5d2d2a49de10 .scope generate, "rcpa2Loop[0]" "rcpa2Loop[0]" 4 16, 4 16 0, S_0x5d2d2a49daa0;
 .timescale -9 -12;
P_0x5d2d2a49e010 .param/l "i" 0 4 16, +C4<00>;
S_0x5d2d2a49e0f0 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a49de10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a4a1dd0_0 .net "Y", 0 0, L_0x5d2d2a8264e0;  1 drivers
v0x5d2d2a4a1e70_0 .net "a", 0 0, L_0x5d2d2a826ac0;  1 drivers
v0x5d2d2a4a1f30_0 .net "b", 0 0, L_0x5d2d2a826b60;  1 drivers
v0x5d2d2a4a2000_0 .net "cIn", 0 0, L_0x5d2d2a825ca0;  1 drivers
v0x5d2d2a4a20d0_0 .net "cOut", 0 0, L_0x5d2d2a826980;  1 drivers
v0x5d2d2a4a2170_0 .net "fIn", 0 0, L_0x5d2d2a826f20;  1 drivers
v0x5d2d2a4a2260_0 .net "fOut", 0 0, L_0x5d2d2a825f20;  1 drivers
v0x5d2d2a4a2300_0 .net "notCIn", 0 0, L_0x5d2d2a826020;  1 drivers
v0x5d2d2a4a23a0_0 .net "notCOut", 0 0, L_0x5d2d2a8268f0;  1 drivers
v0x5d2d2a4a2440_0 .net "notFIn", 0 0, L_0x5d2d2a826570;  1 drivers
v0x5d2d2a4a2530_0 .net "notFOut", 0 0, L_0x5d2d2a825eb0;  1 drivers
v0x5d2d2a4a2620_0 .net "s", 0 0, L_0x5d2d2a826740;  1 drivers
S_0x5d2d2a49e380 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a49e0f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a49f670_0 .net "a", 0 0, L_0x5d2d2a826ac0;  alias, 1 drivers
v0x5d2d2a49f740_0 .net "b", 0 0, L_0x5d2d2a826b60;  alias, 1 drivers
v0x5d2d2a49f810_0 .net "c", 0 0, L_0x5d2d2a826020;  alias, 1 drivers
v0x5d2d2a49f910_0 .net "node1", 0 0, L_0x5d2d2a8261f0;  1 drivers
v0x5d2d2a49fa00_0 .net "node2", 0 0, L_0x5d2d2a826280;  1 drivers
v0x5d2d2a49fb40_0 .net "out", 0 0, L_0x5d2d2a8264e0;  alias, 1 drivers
S_0x5d2d2a49e620 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a49e380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8263c0 .functor AND 1, L_0x5d2d2a826280, L_0x5d2d2a826020, C4<1>, C4<1>;
L_0x5d2d2a8264e0 .functor NOT 1, L_0x5d2d2a8263c0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a49e890_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8263c0;  1 drivers
v0x5d2d2a49e990_0 .net "a", 0 0, L_0x5d2d2a826280;  alias, 1 drivers
v0x5d2d2a49ea50_0 .net "b", 0 0, L_0x5d2d2a826020;  alias, 1 drivers
v0x5d2d2a49eb20_0 .net "out", 0 0, L_0x5d2d2a8264e0;  alias, 1 drivers
S_0x5d2d2a49ec60 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a49e380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a826160 .functor OR 1, L_0x5d2d2a826ac0, L_0x5d2d2a826b60, C4<0>, C4<0>;
L_0x5d2d2a8261f0 .functor NOT 1, L_0x5d2d2a826160, C4<0>, C4<0>, C4<0>;
v0x5d2d2a49ee90_0 .net *"_ivl_0", 0 0, L_0x5d2d2a826160;  1 drivers
v0x5d2d2a49ef90_0 .net "a", 0 0, L_0x5d2d2a826ac0;  alias, 1 drivers
v0x5d2d2a49f050_0 .net "b", 0 0, L_0x5d2d2a826b60;  alias, 1 drivers
v0x5d2d2a49f120_0 .net "out", 0 0, L_0x5d2d2a8261f0;  alias, 1 drivers
S_0x5d2d2a49f260 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a49e380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a826280 .functor NOT 1, L_0x5d2d2a8261f0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a49f4b0_0 .net "a", 0 0, L_0x5d2d2a8261f0;  alias, 1 drivers
v0x5d2d2a49f580_0 .net "out", 0 0, L_0x5d2d2a826280;  alias, 1 drivers
S_0x5d2d2a49fbe0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a49e0f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a825b20 .functor AND 1, L_0x5d2d2a826ac0, L_0x5d2d2a826b60, C4<1>, C4<1>;
L_0x5d2d2a825eb0 .functor NOT 1, L_0x5d2d2a825b20, C4<0>, C4<0>, C4<0>;
v0x5d2d2a49fe10_0 .net *"_ivl_0", 0 0, L_0x5d2d2a825b20;  1 drivers
v0x5d2d2a49ff10_0 .net "a", 0 0, L_0x5d2d2a826ac0;  alias, 1 drivers
v0x5d2d2a4a0020_0 .net "b", 0 0, L_0x5d2d2a826b60;  alias, 1 drivers
v0x5d2d2a4a0110_0 .net "out", 0 0, L_0x5d2d2a825eb0;  alias, 1 drivers
S_0x5d2d2a4a0210 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a49e0f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a826620 .functor AND 1, L_0x5d2d2a826570, L_0x5d2d2a8264e0, C4<1>, C4<1>;
L_0x5d2d2a826740 .functor NOT 1, L_0x5d2d2a826620, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4a0440_0 .net *"_ivl_0", 0 0, L_0x5d2d2a826620;  1 drivers
v0x5d2d2a4a0520_0 .net "a", 0 0, L_0x5d2d2a826570;  alias, 1 drivers
v0x5d2d2a4a05e0_0 .net "b", 0 0, L_0x5d2d2a8264e0;  alias, 1 drivers
v0x5d2d2a4a06d0_0 .net "out", 0 0, L_0x5d2d2a826740;  alias, 1 drivers
S_0x5d2d2a4a07f0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a49e0f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8267d0 .functor AND 1, L_0x5d2d2a826f20, L_0x5d2d2a8264e0, C4<1>, C4<1>;
L_0x5d2d2a8268f0 .functor NOT 1, L_0x5d2d2a8267d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4a0a20_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8267d0;  1 drivers
v0x5d2d2a4a0b20_0 .net "a", 0 0, L_0x5d2d2a826f20;  alias, 1 drivers
v0x5d2d2a4a0be0_0 .net "b", 0 0, L_0x5d2d2a8264e0;  alias, 1 drivers
v0x5d2d2a4a0c80_0 .net "out", 0 0, L_0x5d2d2a8268f0;  alias, 1 drivers
S_0x5d2d2a4a0da0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a49e0f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a825f20 .functor NOT 1, L_0x5d2d2a825eb0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4a1010_0 .net "a", 0 0, L_0x5d2d2a825eb0;  alias, 1 drivers
v0x5d2d2a4a10d0_0 .net "out", 0 0, L_0x5d2d2a825f20;  alias, 1 drivers
S_0x5d2d2a4a11d0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a49e0f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a826020 .functor NOT 1, L_0x5d2d2a825ca0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4a13f0_0 .net "a", 0 0, L_0x5d2d2a825ca0;  alias, 1 drivers
v0x5d2d2a4a14d0_0 .net "out", 0 0, L_0x5d2d2a826020;  alias, 1 drivers
S_0x5d2d2a4a1620 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a49e0f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a826570 .functor NOT 1, L_0x5d2d2a826f20, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4a1840_0 .net "a", 0 0, L_0x5d2d2a826f20;  alias, 1 drivers
v0x5d2d2a4a1900_0 .net "out", 0 0, L_0x5d2d2a826570;  alias, 1 drivers
S_0x5d2d2a4a19c0 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a49e0f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a826980 .functor NOT 1, L_0x5d2d2a8268f0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4a1be0_0 .net "a", 0 0, L_0x5d2d2a8268f0;  alias, 1 drivers
v0x5d2d2a4a1cd0_0 .net "out", 0 0, L_0x5d2d2a826980;  alias, 1 drivers
S_0x5d2d2a4a2720 .scope generate, "rcpa2Loop[1]" "rcpa2Loop[1]" 4 16, 4 16 0, S_0x5d2d2a49daa0;
 .timescale -9 -12;
P_0x5d2d2a4a2940 .param/l "i" 0 4 16, +C4<01>;
S_0x5d2d2a4a2a00 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a4a2720;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a4a6680_0 .net "Y", 0 0, L_0x5d2d2a825400;  1 drivers
v0x5d2d2a4a67b0_0 .net "a", 0 0, L_0x5d2d2a8259e0;  1 drivers
v0x5d2d2a4a6870_0 .net "b", 0 0, L_0x5d2d2a825a80;  1 drivers
v0x5d2d2a4a6940_0 .net "cIn", 0 0, L_0x5d2d2a824ba0;  1 drivers
v0x5d2d2a4a6a10_0 .net "cOut", 0 0, L_0x5d2d2a8258a0;  1 drivers
v0x5d2d2a4a6ab0_0 .net "fIn", 0 0, L_0x5d2d2a825c00;  1 drivers
v0x5d2d2a4a6ba0_0 .net "fOut", 0 0, L_0x5d2d2a824e00;  1 drivers
v0x5d2d2a4a6c40_0 .net "notCIn", 0 0, L_0x5d2d2a824f40;  1 drivers
v0x5d2d2a4a6ce0_0 .net "notCOut", 0 0, L_0x5d2d2a825810;  1 drivers
v0x5d2d2a4a6e10_0 .net "notFIn", 0 0, L_0x5d2d2a825490;  1 drivers
v0x5d2d2a4a6f00_0 .net "notFOut", 0 0, L_0x5d2d2a824d90;  1 drivers
v0x5d2d2a4a6ff0_0 .net "s", 0 0, L_0x5d2d2a825660;  1 drivers
S_0x5d2d2a4a2c90 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a4a2a00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a4a3f20_0 .net "a", 0 0, L_0x5d2d2a8259e0;  alias, 1 drivers
v0x5d2d2a4a3ff0_0 .net "b", 0 0, L_0x5d2d2a825a80;  alias, 1 drivers
v0x5d2d2a4a40c0_0 .net "c", 0 0, L_0x5d2d2a824f40;  alias, 1 drivers
v0x5d2d2a4a41c0_0 .net "node1", 0 0, L_0x5d2d2a825110;  1 drivers
v0x5d2d2a4a42b0_0 .net "node2", 0 0, L_0x5d2d2a8251a0;  1 drivers
v0x5d2d2a4a43f0_0 .net "out", 0 0, L_0x5d2d2a825400;  alias, 1 drivers
S_0x5d2d2a4a2f00 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a4a2c90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8252e0 .functor AND 1, L_0x5d2d2a8251a0, L_0x5d2d2a824f40, C4<1>, C4<1>;
L_0x5d2d2a825400 .functor NOT 1, L_0x5d2d2a8252e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4a3170_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8252e0;  1 drivers
v0x5d2d2a4a3270_0 .net "a", 0 0, L_0x5d2d2a8251a0;  alias, 1 drivers
v0x5d2d2a4a3330_0 .net "b", 0 0, L_0x5d2d2a824f40;  alias, 1 drivers
v0x5d2d2a4a33d0_0 .net "out", 0 0, L_0x5d2d2a825400;  alias, 1 drivers
S_0x5d2d2a4a3510 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a4a2c90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a825080 .functor OR 1, L_0x5d2d2a8259e0, L_0x5d2d2a825a80, C4<0>, C4<0>;
L_0x5d2d2a825110 .functor NOT 1, L_0x5d2d2a825080, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4a3740_0 .net *"_ivl_0", 0 0, L_0x5d2d2a825080;  1 drivers
v0x5d2d2a4a3840_0 .net "a", 0 0, L_0x5d2d2a8259e0;  alias, 1 drivers
v0x5d2d2a4a3900_0 .net "b", 0 0, L_0x5d2d2a825a80;  alias, 1 drivers
v0x5d2d2a4a39d0_0 .net "out", 0 0, L_0x5d2d2a825110;  alias, 1 drivers
S_0x5d2d2a4a3b10 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a4a2c90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8251a0 .functor NOT 1, L_0x5d2d2a825110, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4a3d60_0 .net "a", 0 0, L_0x5d2d2a825110;  alias, 1 drivers
v0x5d2d2a4a3e30_0 .net "out", 0 0, L_0x5d2d2a8251a0;  alias, 1 drivers
S_0x5d2d2a4a4490 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a4a2a00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a824a40 .functor AND 1, L_0x5d2d2a8259e0, L_0x5d2d2a825a80, C4<1>, C4<1>;
L_0x5d2d2a824d90 .functor NOT 1, L_0x5d2d2a824a40, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4a46c0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a824a40;  1 drivers
v0x5d2d2a4a47c0_0 .net "a", 0 0, L_0x5d2d2a8259e0;  alias, 1 drivers
v0x5d2d2a4a48d0_0 .net "b", 0 0, L_0x5d2d2a825a80;  alias, 1 drivers
v0x5d2d2a4a49c0_0 .net "out", 0 0, L_0x5d2d2a824d90;  alias, 1 drivers
S_0x5d2d2a4a4ac0 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a4a2a00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a825540 .functor AND 1, L_0x5d2d2a825490, L_0x5d2d2a825400, C4<1>, C4<1>;
L_0x5d2d2a825660 .functor NOT 1, L_0x5d2d2a825540, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4a4cf0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a825540;  1 drivers
v0x5d2d2a4a4dd0_0 .net "a", 0 0, L_0x5d2d2a825490;  alias, 1 drivers
v0x5d2d2a4a4e90_0 .net "b", 0 0, L_0x5d2d2a825400;  alias, 1 drivers
v0x5d2d2a4a4f80_0 .net "out", 0 0, L_0x5d2d2a825660;  alias, 1 drivers
S_0x5d2d2a4a50a0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a4a2a00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8256f0 .functor AND 1, L_0x5d2d2a825c00, L_0x5d2d2a825400, C4<1>, C4<1>;
L_0x5d2d2a825810 .functor NOT 1, L_0x5d2d2a8256f0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4a52d0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8256f0;  1 drivers
v0x5d2d2a4a53d0_0 .net "a", 0 0, L_0x5d2d2a825c00;  alias, 1 drivers
v0x5d2d2a4a5490_0 .net "b", 0 0, L_0x5d2d2a825400;  alias, 1 drivers
v0x5d2d2a4a5530_0 .net "out", 0 0, L_0x5d2d2a825810;  alias, 1 drivers
S_0x5d2d2a4a5650 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a4a2a00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a824e00 .functor NOT 1, L_0x5d2d2a824d90, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4a58c0_0 .net "a", 0 0, L_0x5d2d2a824d90;  alias, 1 drivers
v0x5d2d2a4a5980_0 .net "out", 0 0, L_0x5d2d2a824e00;  alias, 1 drivers
S_0x5d2d2a4a5a80 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a4a2a00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a824f40 .functor NOT 1, L_0x5d2d2a824ba0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4a5ca0_0 .net "a", 0 0, L_0x5d2d2a824ba0;  alias, 1 drivers
v0x5d2d2a4a5d80_0 .net "out", 0 0, L_0x5d2d2a824f40;  alias, 1 drivers
S_0x5d2d2a4a5ed0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a4a2a00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a825490 .functor NOT 1, L_0x5d2d2a825c00, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4a60f0_0 .net "a", 0 0, L_0x5d2d2a825c00;  alias, 1 drivers
v0x5d2d2a4a61b0_0 .net "out", 0 0, L_0x5d2d2a825490;  alias, 1 drivers
S_0x5d2d2a4a6270 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a4a2a00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8258a0 .functor NOT 1, L_0x5d2d2a825810, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4a6490_0 .net "a", 0 0, L_0x5d2d2a825810;  alias, 1 drivers
v0x5d2d2a4a6580_0 .net "out", 0 0, L_0x5d2d2a8258a0;  alias, 1 drivers
S_0x5d2d2a4a70f0 .scope generate, "rcpa2Loop[2]" "rcpa2Loop[2]" 4 16, 4 16 0, S_0x5d2d2a49daa0;
 .timescale -9 -12;
P_0x5d2d2a4a72f0 .param/l "i" 0 4 16, +C4<010>;
S_0x5d2d2a4a73b0 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a4a70f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a4ab060_0 .net "Y", 0 0, L_0x5d2d2a8243c0;  1 drivers
v0x5d2d2a4ab190_0 .net "a", 0 0, L_0x5d2d2a823980;  1 drivers
v0x5d2d2a4ab250_0 .net "b", 0 0, L_0x5d2d2a8249a0;  1 drivers
v0x5d2d2a4ab320_0 .net "cIn", 0 0, L_0x5d2d2a823b60;  1 drivers
v0x5d2d2a4ab3f0_0 .net "cOut", 0 0, L_0x5d2d2a824860;  1 drivers
v0x5d2d2a4ab490_0 .net "fIn", 0 0, L_0x5d2d2a824b00;  1 drivers
v0x5d2d2a4ab580_0 .net "fOut", 0 0, L_0x5d2d2a823dc0;  1 drivers
v0x5d2d2a4ab620_0 .net "notCIn", 0 0, L_0x5d2d2a823f00;  1 drivers
v0x5d2d2a4ab6c0_0 .net "notCOut", 0 0, L_0x5d2d2a8247d0;  1 drivers
v0x5d2d2a4ab7f0_0 .net "notFIn", 0 0, L_0x5d2d2a824450;  1 drivers
v0x5d2d2a4ab8e0_0 .net "notFOut", 0 0, L_0x5d2d2a823d30;  1 drivers
v0x5d2d2a4ab9d0_0 .net "s", 0 0, L_0x5d2d2a824620;  1 drivers
S_0x5d2d2a4a7640 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a4a73b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a4a8900_0 .net "a", 0 0, L_0x5d2d2a823980;  alias, 1 drivers
v0x5d2d2a4a89d0_0 .net "b", 0 0, L_0x5d2d2a8249a0;  alias, 1 drivers
v0x5d2d2a4a8aa0_0 .net "c", 0 0, L_0x5d2d2a823f00;  alias, 1 drivers
v0x5d2d2a4a8ba0_0 .net "node1", 0 0, L_0x5d2d2a8240d0;  1 drivers
v0x5d2d2a4a8c90_0 .net "node2", 0 0, L_0x5d2d2a824160;  1 drivers
v0x5d2d2a4a8dd0_0 .net "out", 0 0, L_0x5d2d2a8243c0;  alias, 1 drivers
S_0x5d2d2a4a78b0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a4a7640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8242a0 .functor AND 1, L_0x5d2d2a824160, L_0x5d2d2a823f00, C4<1>, C4<1>;
L_0x5d2d2a8243c0 .functor NOT 1, L_0x5d2d2a8242a0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4a7b20_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8242a0;  1 drivers
v0x5d2d2a4a7c20_0 .net "a", 0 0, L_0x5d2d2a824160;  alias, 1 drivers
v0x5d2d2a4a7ce0_0 .net "b", 0 0, L_0x5d2d2a823f00;  alias, 1 drivers
v0x5d2d2a4a7db0_0 .net "out", 0 0, L_0x5d2d2a8243c0;  alias, 1 drivers
S_0x5d2d2a4a7ef0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a4a7640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a824040 .functor OR 1, L_0x5d2d2a823980, L_0x5d2d2a8249a0, C4<0>, C4<0>;
L_0x5d2d2a8240d0 .functor NOT 1, L_0x5d2d2a824040, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4a8120_0 .net *"_ivl_0", 0 0, L_0x5d2d2a824040;  1 drivers
v0x5d2d2a4a8220_0 .net "a", 0 0, L_0x5d2d2a823980;  alias, 1 drivers
v0x5d2d2a4a82e0_0 .net "b", 0 0, L_0x5d2d2a8249a0;  alias, 1 drivers
v0x5d2d2a4a83b0_0 .net "out", 0 0, L_0x5d2d2a8240d0;  alias, 1 drivers
S_0x5d2d2a4a84f0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a4a7640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a824160 .functor NOT 1, L_0x5d2d2a8240d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4a8740_0 .net "a", 0 0, L_0x5d2d2a8240d0;  alias, 1 drivers
v0x5d2d2a4a8810_0 .net "out", 0 0, L_0x5d2d2a824160;  alias, 1 drivers
S_0x5d2d2a4a8e70 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a4a73b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a823c10 .functor AND 1, L_0x5d2d2a823980, L_0x5d2d2a8249a0, C4<1>, C4<1>;
L_0x5d2d2a823d30 .functor NOT 1, L_0x5d2d2a823c10, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4a90a0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a823c10;  1 drivers
v0x5d2d2a4a91a0_0 .net "a", 0 0, L_0x5d2d2a823980;  alias, 1 drivers
v0x5d2d2a4a92b0_0 .net "b", 0 0, L_0x5d2d2a8249a0;  alias, 1 drivers
v0x5d2d2a4a93a0_0 .net "out", 0 0, L_0x5d2d2a823d30;  alias, 1 drivers
S_0x5d2d2a4a94a0 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a4a73b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a824500 .functor AND 1, L_0x5d2d2a824450, L_0x5d2d2a8243c0, C4<1>, C4<1>;
L_0x5d2d2a824620 .functor NOT 1, L_0x5d2d2a824500, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4a96d0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a824500;  1 drivers
v0x5d2d2a4a97b0_0 .net "a", 0 0, L_0x5d2d2a824450;  alias, 1 drivers
v0x5d2d2a4a9870_0 .net "b", 0 0, L_0x5d2d2a8243c0;  alias, 1 drivers
v0x5d2d2a4a9960_0 .net "out", 0 0, L_0x5d2d2a824620;  alias, 1 drivers
S_0x5d2d2a4a9a80 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a4a73b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8246b0 .functor AND 1, L_0x5d2d2a824b00, L_0x5d2d2a8243c0, C4<1>, C4<1>;
L_0x5d2d2a8247d0 .functor NOT 1, L_0x5d2d2a8246b0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4a9cb0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8246b0;  1 drivers
v0x5d2d2a4a9db0_0 .net "a", 0 0, L_0x5d2d2a824b00;  alias, 1 drivers
v0x5d2d2a4a9e70_0 .net "b", 0 0, L_0x5d2d2a8243c0;  alias, 1 drivers
v0x5d2d2a4a9f10_0 .net "out", 0 0, L_0x5d2d2a8247d0;  alias, 1 drivers
S_0x5d2d2a4aa030 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a4a73b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a823dc0 .functor NOT 1, L_0x5d2d2a823d30, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4aa2a0_0 .net "a", 0 0, L_0x5d2d2a823d30;  alias, 1 drivers
v0x5d2d2a4aa360_0 .net "out", 0 0, L_0x5d2d2a823dc0;  alias, 1 drivers
S_0x5d2d2a4aa460 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a4a73b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a823f00 .functor NOT 1, L_0x5d2d2a823b60, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4aa680_0 .net "a", 0 0, L_0x5d2d2a823b60;  alias, 1 drivers
v0x5d2d2a4aa760_0 .net "out", 0 0, L_0x5d2d2a823f00;  alias, 1 drivers
S_0x5d2d2a4aa8b0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a4a73b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a824450 .functor NOT 1, L_0x5d2d2a824b00, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4aaad0_0 .net "a", 0 0, L_0x5d2d2a824b00;  alias, 1 drivers
v0x5d2d2a4aab90_0 .net "out", 0 0, L_0x5d2d2a824450;  alias, 1 drivers
S_0x5d2d2a4aac50 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a4a73b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a824860 .functor NOT 1, L_0x5d2d2a8247d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4aae70_0 .net "a", 0 0, L_0x5d2d2a8247d0;  alias, 1 drivers
v0x5d2d2a4aaf60_0 .net "out", 0 0, L_0x5d2d2a824860;  alias, 1 drivers
S_0x5d2d2a4abad0 .scope generate, "rcpa2Loop[3]" "rcpa2Loop[3]" 4 16, 4 16 0, S_0x5d2d2a49daa0;
 .timescale -9 -12;
P_0x5d2d2a4abcd0 .param/l "i" 0 4 16, +C4<011>;
S_0x5d2d2a4abdb0 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a4abad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a4afa30_0 .net "Y", 0 0, L_0x5d2d2a823260;  1 drivers
v0x5d2d2a4afb60_0 .net "a", 0 0, L_0x5d2d2a823840;  1 drivers
v0x5d2d2a4afc20_0 .net "b", 0 0, L_0x5d2d2a8238e0;  1 drivers
v0x5d2d2a4afcf0_0 .net "cIn", 0 0, L_0x5d2d2a823a20;  1 drivers
v0x5d2d2a4afdc0_0 .net "cOut", 0 0, L_0x5d2d2a823700;  1 drivers
v0x5d2d2a4afe60_0 .net "fIn", 0 0, L_0x5d2d2a823ac0;  1 drivers
v0x5d2d2a4aff50_0 .net "fOut", 0 0, L_0x5d2d2a822c60;  1 drivers
v0x5d2d2a4afff0_0 .net "notCIn", 0 0, L_0x5d2d2a822da0;  1 drivers
v0x5d2d2a4b0090_0 .net "notCOut", 0 0, L_0x5d2d2a823670;  1 drivers
v0x5d2d2a4b01c0_0 .net "notFIn", 0 0, L_0x5d2d2a8232f0;  1 drivers
v0x5d2d2a4b02b0_0 .net "notFOut", 0 0, L_0x5d2d2a822bd0;  1 drivers
v0x5d2d2a4b03a0_0 .net "s", 0 0, L_0x5d2d2a8234c0;  1 drivers
S_0x5d2d2a4ac040 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a4abdb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a4ad2d0_0 .net "a", 0 0, L_0x5d2d2a823840;  alias, 1 drivers
v0x5d2d2a4ad3a0_0 .net "b", 0 0, L_0x5d2d2a8238e0;  alias, 1 drivers
v0x5d2d2a4ad470_0 .net "c", 0 0, L_0x5d2d2a822da0;  alias, 1 drivers
v0x5d2d2a4ad570_0 .net "node1", 0 0, L_0x5d2d2a822f70;  1 drivers
v0x5d2d2a4ad660_0 .net "node2", 0 0, L_0x5d2d2a823000;  1 drivers
v0x5d2d2a4ad7a0_0 .net "out", 0 0, L_0x5d2d2a823260;  alias, 1 drivers
S_0x5d2d2a4ac2b0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a4ac040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a823140 .functor AND 1, L_0x5d2d2a823000, L_0x5d2d2a822da0, C4<1>, C4<1>;
L_0x5d2d2a823260 .functor NOT 1, L_0x5d2d2a823140, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4ac520_0 .net *"_ivl_0", 0 0, L_0x5d2d2a823140;  1 drivers
v0x5d2d2a4ac620_0 .net "a", 0 0, L_0x5d2d2a823000;  alias, 1 drivers
v0x5d2d2a4ac6e0_0 .net "b", 0 0, L_0x5d2d2a822da0;  alias, 1 drivers
v0x5d2d2a4ac780_0 .net "out", 0 0, L_0x5d2d2a823260;  alias, 1 drivers
S_0x5d2d2a4ac8c0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a4ac040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a822ee0 .functor OR 1, L_0x5d2d2a823840, L_0x5d2d2a8238e0, C4<0>, C4<0>;
L_0x5d2d2a822f70 .functor NOT 1, L_0x5d2d2a822ee0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4acaf0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a822ee0;  1 drivers
v0x5d2d2a4acbf0_0 .net "a", 0 0, L_0x5d2d2a823840;  alias, 1 drivers
v0x5d2d2a4accb0_0 .net "b", 0 0, L_0x5d2d2a8238e0;  alias, 1 drivers
v0x5d2d2a4acd80_0 .net "out", 0 0, L_0x5d2d2a822f70;  alias, 1 drivers
S_0x5d2d2a4acec0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a4ac040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a823000 .functor NOT 1, L_0x5d2d2a822f70, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4ad110_0 .net "a", 0 0, L_0x5d2d2a822f70;  alias, 1 drivers
v0x5d2d2a4ad1e0_0 .net "out", 0 0, L_0x5d2d2a823000;  alias, 1 drivers
S_0x5d2d2a4ad840 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a4abdb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8216b0 .functor AND 1, L_0x5d2d2a823840, L_0x5d2d2a8238e0, C4<1>, C4<1>;
L_0x5d2d2a822bd0 .functor NOT 1, L_0x5d2d2a8216b0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4ada70_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8216b0;  1 drivers
v0x5d2d2a4adb70_0 .net "a", 0 0, L_0x5d2d2a823840;  alias, 1 drivers
v0x5d2d2a4adc80_0 .net "b", 0 0, L_0x5d2d2a8238e0;  alias, 1 drivers
v0x5d2d2a4add70_0 .net "out", 0 0, L_0x5d2d2a822bd0;  alias, 1 drivers
S_0x5d2d2a4ade70 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a4abdb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8233a0 .functor AND 1, L_0x5d2d2a8232f0, L_0x5d2d2a823260, C4<1>, C4<1>;
L_0x5d2d2a8234c0 .functor NOT 1, L_0x5d2d2a8233a0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4ae0a0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8233a0;  1 drivers
v0x5d2d2a4ae180_0 .net "a", 0 0, L_0x5d2d2a8232f0;  alias, 1 drivers
v0x5d2d2a4ae240_0 .net "b", 0 0, L_0x5d2d2a823260;  alias, 1 drivers
v0x5d2d2a4ae330_0 .net "out", 0 0, L_0x5d2d2a8234c0;  alias, 1 drivers
S_0x5d2d2a4ae450 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a4abdb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a823550 .functor AND 1, L_0x5d2d2a823ac0, L_0x5d2d2a823260, C4<1>, C4<1>;
L_0x5d2d2a823670 .functor NOT 1, L_0x5d2d2a823550, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4ae680_0 .net *"_ivl_0", 0 0, L_0x5d2d2a823550;  1 drivers
v0x5d2d2a4ae780_0 .net "a", 0 0, L_0x5d2d2a823ac0;  alias, 1 drivers
v0x5d2d2a4ae840_0 .net "b", 0 0, L_0x5d2d2a823260;  alias, 1 drivers
v0x5d2d2a4ae8e0_0 .net "out", 0 0, L_0x5d2d2a823670;  alias, 1 drivers
S_0x5d2d2a4aea00 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a4abdb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a822c60 .functor NOT 1, L_0x5d2d2a822bd0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4aec70_0 .net "a", 0 0, L_0x5d2d2a822bd0;  alias, 1 drivers
v0x5d2d2a4aed30_0 .net "out", 0 0, L_0x5d2d2a822c60;  alias, 1 drivers
S_0x5d2d2a4aee30 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a4abdb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a822da0 .functor NOT 1, L_0x5d2d2a823a20, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4af050_0 .net "a", 0 0, L_0x5d2d2a823a20;  alias, 1 drivers
v0x5d2d2a4af130_0 .net "out", 0 0, L_0x5d2d2a822da0;  alias, 1 drivers
S_0x5d2d2a4af280 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a4abdb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8232f0 .functor NOT 1, L_0x5d2d2a823ac0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4af4a0_0 .net "a", 0 0, L_0x5d2d2a823ac0;  alias, 1 drivers
v0x5d2d2a4af560_0 .net "out", 0 0, L_0x5d2d2a8232f0;  alias, 1 drivers
S_0x5d2d2a4af620 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a4abdb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a823700 .functor NOT 1, L_0x5d2d2a823670, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4af840_0 .net "a", 0 0, L_0x5d2d2a823670;  alias, 1 drivers
v0x5d2d2a4af930_0 .net "out", 0 0, L_0x5d2d2a823700;  alias, 1 drivers
S_0x5d2d2a4b04a0 .scope generate, "rcpa2Loop[4]" "rcpa2Loop[4]" 4 16, 4 16 0, S_0x5d2d2a49daa0;
 .timescale -9 -12;
P_0x5d2d2a4b06f0 .param/l "i" 0 4 16, +C4<0100>;
S_0x5d2d2a4b07d0 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a4b04a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a4b4420_0 .net "Y", 0 0, L_0x5d2d2a821f60;  1 drivers
v0x5d2d2a4b4550_0 .net "a", 0 0, L_0x5d2d2a822540;  1 drivers
v0x5d2d2a4b4610_0 .net "b", 0 0, L_0x5d2d2a822670;  1 drivers
v0x5d2d2a4b46e0_0 .net "cIn", 0 0, L_0x5d2d2a8227a0;  1 drivers
v0x5d2d2a4b47b0_0 .net "cOut", 0 0, L_0x5d2d2a822400;  1 drivers
v0x5d2d2a4b4850_0 .net "fIn", 0 0, L_0x5d2d2a8228d0;  1 drivers
v0x5d2d2a4b4940_0 .net "fOut", 0 0, L_0x5d2d2a821960;  1 drivers
v0x5d2d2a4b49e0_0 .net "notCIn", 0 0, L_0x5d2d2a821aa0;  1 drivers
v0x5d2d2a4b4a80_0 .net "notCOut", 0 0, L_0x5d2d2a822370;  1 drivers
v0x5d2d2a4b4bb0_0 .net "notFIn", 0 0, L_0x5d2d2a821ff0;  1 drivers
v0x5d2d2a4b4ca0_0 .net "notFOut", 0 0, L_0x5d2d2a8218d0;  1 drivers
v0x5d2d2a4b4d90_0 .net "s", 0 0, L_0x5d2d2a8221c0;  1 drivers
S_0x5d2d2a4b0a60 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a4b07d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a4b1cc0_0 .net "a", 0 0, L_0x5d2d2a822540;  alias, 1 drivers
v0x5d2d2a4b1d90_0 .net "b", 0 0, L_0x5d2d2a822670;  alias, 1 drivers
v0x5d2d2a4b1e60_0 .net "c", 0 0, L_0x5d2d2a821aa0;  alias, 1 drivers
v0x5d2d2a4b1f60_0 .net "node1", 0 0, L_0x5d2d2a821c70;  1 drivers
v0x5d2d2a4b2050_0 .net "node2", 0 0, L_0x5d2d2a821d00;  1 drivers
v0x5d2d2a4b2190_0 .net "out", 0 0, L_0x5d2d2a821f60;  alias, 1 drivers
S_0x5d2d2a4b0cd0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a4b0a60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a821e40 .functor AND 1, L_0x5d2d2a821d00, L_0x5d2d2a821aa0, C4<1>, C4<1>;
L_0x5d2d2a821f60 .functor NOT 1, L_0x5d2d2a821e40, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4b0f40_0 .net *"_ivl_0", 0 0, L_0x5d2d2a821e40;  1 drivers
v0x5d2d2a4b1040_0 .net "a", 0 0, L_0x5d2d2a821d00;  alias, 1 drivers
v0x5d2d2a4b1100_0 .net "b", 0 0, L_0x5d2d2a821aa0;  alias, 1 drivers
v0x5d2d2a4b11a0_0 .net "out", 0 0, L_0x5d2d2a821f60;  alias, 1 drivers
S_0x5d2d2a4b12e0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a4b0a60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a821be0 .functor OR 1, L_0x5d2d2a822540, L_0x5d2d2a822670, C4<0>, C4<0>;
L_0x5d2d2a821c70 .functor NOT 1, L_0x5d2d2a821be0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4b1510_0 .net *"_ivl_0", 0 0, L_0x5d2d2a821be0;  1 drivers
v0x5d2d2a4b1610_0 .net "a", 0 0, L_0x5d2d2a822540;  alias, 1 drivers
v0x5d2d2a4b16d0_0 .net "b", 0 0, L_0x5d2d2a822670;  alias, 1 drivers
v0x5d2d2a4b1770_0 .net "out", 0 0, L_0x5d2d2a821c70;  alias, 1 drivers
S_0x5d2d2a4b18b0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a4b0a60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a821d00 .functor NOT 1, L_0x5d2d2a821c70, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4b1b00_0 .net "a", 0 0, L_0x5d2d2a821c70;  alias, 1 drivers
v0x5d2d2a4b1bd0_0 .net "out", 0 0, L_0x5d2d2a821d00;  alias, 1 drivers
S_0x5d2d2a4b2230 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a4b07d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a821720 .functor AND 1, L_0x5d2d2a822540, L_0x5d2d2a822670, C4<1>, C4<1>;
L_0x5d2d2a8218d0 .functor NOT 1, L_0x5d2d2a821720, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4b2460_0 .net *"_ivl_0", 0 0, L_0x5d2d2a821720;  1 drivers
v0x5d2d2a4b2560_0 .net "a", 0 0, L_0x5d2d2a822540;  alias, 1 drivers
v0x5d2d2a4b2670_0 .net "b", 0 0, L_0x5d2d2a822670;  alias, 1 drivers
v0x5d2d2a4b2760_0 .net "out", 0 0, L_0x5d2d2a8218d0;  alias, 1 drivers
S_0x5d2d2a4b2860 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a4b07d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8220a0 .functor AND 1, L_0x5d2d2a821ff0, L_0x5d2d2a821f60, C4<1>, C4<1>;
L_0x5d2d2a8221c0 .functor NOT 1, L_0x5d2d2a8220a0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4b2a90_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8220a0;  1 drivers
v0x5d2d2a4b2b70_0 .net "a", 0 0, L_0x5d2d2a821ff0;  alias, 1 drivers
v0x5d2d2a4b2c30_0 .net "b", 0 0, L_0x5d2d2a821f60;  alias, 1 drivers
v0x5d2d2a4b2d20_0 .net "out", 0 0, L_0x5d2d2a8221c0;  alias, 1 drivers
S_0x5d2d2a4b2e40 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a4b07d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a822250 .functor AND 1, L_0x5d2d2a8228d0, L_0x5d2d2a821f60, C4<1>, C4<1>;
L_0x5d2d2a822370 .functor NOT 1, L_0x5d2d2a822250, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4b3070_0 .net *"_ivl_0", 0 0, L_0x5d2d2a822250;  1 drivers
v0x5d2d2a4b3170_0 .net "a", 0 0, L_0x5d2d2a8228d0;  alias, 1 drivers
v0x5d2d2a4b3230_0 .net "b", 0 0, L_0x5d2d2a821f60;  alias, 1 drivers
v0x5d2d2a4b32d0_0 .net "out", 0 0, L_0x5d2d2a822370;  alias, 1 drivers
S_0x5d2d2a4b33f0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a4b07d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a821960 .functor NOT 1, L_0x5d2d2a8218d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4b3660_0 .net "a", 0 0, L_0x5d2d2a8218d0;  alias, 1 drivers
v0x5d2d2a4b3720_0 .net "out", 0 0, L_0x5d2d2a821960;  alias, 1 drivers
S_0x5d2d2a4b3820 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a4b07d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a821aa0 .functor NOT 1, L_0x5d2d2a8227a0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4b3a40_0 .net "a", 0 0, L_0x5d2d2a8227a0;  alias, 1 drivers
v0x5d2d2a4b3b20_0 .net "out", 0 0, L_0x5d2d2a821aa0;  alias, 1 drivers
S_0x5d2d2a4b3c70 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a4b07d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a821ff0 .functor NOT 1, L_0x5d2d2a8228d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4b3e90_0 .net "a", 0 0, L_0x5d2d2a8228d0;  alias, 1 drivers
v0x5d2d2a4b3f50_0 .net "out", 0 0, L_0x5d2d2a821ff0;  alias, 1 drivers
S_0x5d2d2a4b4010 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a4b07d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a822400 .functor NOT 1, L_0x5d2d2a822370, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4b4230_0 .net "a", 0 0, L_0x5d2d2a822370;  alias, 1 drivers
v0x5d2d2a4b4320_0 .net "out", 0 0, L_0x5d2d2a822400;  alias, 1 drivers
S_0x5d2d2a4b4e90 .scope generate, "rcpa2Loop[5]" "rcpa2Loop[5]" 4 16, 4 16 0, S_0x5d2d2a49daa0;
 .timescale -9 -12;
P_0x5d2d2a4b5090 .param/l "i" 0 4 16, +C4<0101>;
S_0x5d2d2a4b5170 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a4b4e90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a4b8df0_0 .net "Y", 0 0, L_0x5d2d2a820da0;  1 drivers
v0x5d2d2a4b8f20_0 .net "a", 0 0, L_0x5d2d2a8213d0;  1 drivers
v0x5d2d2a4b8fe0_0 .net "b", 0 0, L_0x5d2d2a821470;  1 drivers
v0x5d2d2a4b90b0_0 .net "cIn", 0 0, L_0x5d2d2a821570;  1 drivers
v0x5d2d2a4b9180_0 .net "cOut", 0 0, L_0x5d2d2a821240;  1 drivers
v0x5d2d2a4b9220_0 .net "fIn", 0 0, L_0x5d2d2a821610;  1 drivers
v0x5d2d2a4b9310_0 .net "fOut", 0 0, L_0x5d2d2a820880;  1 drivers
v0x5d2d2a4b93b0_0 .net "notCIn", 0 0, L_0x5d2d2a820980;  1 drivers
v0x5d2d2a4b9450_0 .net "notCOut", 0 0, L_0x5d2d2a8211b0;  1 drivers
v0x5d2d2a4b9580_0 .net "notFIn", 0 0, L_0x5d2d2a820e30;  1 drivers
v0x5d2d2a4b9670_0 .net "notFOut", 0 0, L_0x5d2d2a820810;  1 drivers
v0x5d2d2a4b9760_0 .net "s", 0 0, L_0x5d2d2a821000;  1 drivers
S_0x5d2d2a4b5400 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a4b5170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a4b6690_0 .net "a", 0 0, L_0x5d2d2a8213d0;  alias, 1 drivers
v0x5d2d2a4b6760_0 .net "b", 0 0, L_0x5d2d2a821470;  alias, 1 drivers
v0x5d2d2a4b6830_0 .net "c", 0 0, L_0x5d2d2a820980;  alias, 1 drivers
v0x5d2d2a4b6930_0 .net "node1", 0 0, L_0x5d2d2a820af0;  1 drivers
v0x5d2d2a4b6a20_0 .net "node2", 0 0, L_0x5d2d2a820b60;  1 drivers
v0x5d2d2a4b6b60_0 .net "out", 0 0, L_0x5d2d2a820da0;  alias, 1 drivers
S_0x5d2d2a4b5670 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a4b5400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a820c80 .functor AND 1, L_0x5d2d2a820b60, L_0x5d2d2a820980, C4<1>, C4<1>;
L_0x5d2d2a820da0 .functor NOT 1, L_0x5d2d2a820c80, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4b58e0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a820c80;  1 drivers
v0x5d2d2a4b59e0_0 .net "a", 0 0, L_0x5d2d2a820b60;  alias, 1 drivers
v0x5d2d2a4b5aa0_0 .net "b", 0 0, L_0x5d2d2a820980;  alias, 1 drivers
v0x5d2d2a4b5b40_0 .net "out", 0 0, L_0x5d2d2a820da0;  alias, 1 drivers
S_0x5d2d2a4b5c80 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a4b5400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a820a80 .functor OR 1, L_0x5d2d2a8213d0, L_0x5d2d2a821470, C4<0>, C4<0>;
L_0x5d2d2a820af0 .functor NOT 1, L_0x5d2d2a820a80, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4b5eb0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a820a80;  1 drivers
v0x5d2d2a4b5fb0_0 .net "a", 0 0, L_0x5d2d2a8213d0;  alias, 1 drivers
v0x5d2d2a4b6070_0 .net "b", 0 0, L_0x5d2d2a821470;  alias, 1 drivers
v0x5d2d2a4b6140_0 .net "out", 0 0, L_0x5d2d2a820af0;  alias, 1 drivers
S_0x5d2d2a4b6280 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a4b5400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a820b60 .functor NOT 1, L_0x5d2d2a820af0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4b64d0_0 .net "a", 0 0, L_0x5d2d2a820af0;  alias, 1 drivers
v0x5d2d2a4b65a0_0 .net "out", 0 0, L_0x5d2d2a820b60;  alias, 1 drivers
S_0x5d2d2a4b6c00 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a4b5170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a820680 .functor AND 1, L_0x5d2d2a8213d0, L_0x5d2d2a821470, C4<1>, C4<1>;
L_0x5d2d2a820810 .functor NOT 1, L_0x5d2d2a820680, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4b6e30_0 .net *"_ivl_0", 0 0, L_0x5d2d2a820680;  1 drivers
v0x5d2d2a4b6f30_0 .net "a", 0 0, L_0x5d2d2a8213d0;  alias, 1 drivers
v0x5d2d2a4b7040_0 .net "b", 0 0, L_0x5d2d2a821470;  alias, 1 drivers
v0x5d2d2a4b7130_0 .net "out", 0 0, L_0x5d2d2a820810;  alias, 1 drivers
S_0x5d2d2a4b7230 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a4b5170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a820ee0 .functor AND 1, L_0x5d2d2a820e30, L_0x5d2d2a820da0, C4<1>, C4<1>;
L_0x5d2d2a821000 .functor NOT 1, L_0x5d2d2a820ee0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4b7460_0 .net *"_ivl_0", 0 0, L_0x5d2d2a820ee0;  1 drivers
v0x5d2d2a4b7540_0 .net "a", 0 0, L_0x5d2d2a820e30;  alias, 1 drivers
v0x5d2d2a4b7600_0 .net "b", 0 0, L_0x5d2d2a820da0;  alias, 1 drivers
v0x5d2d2a4b76f0_0 .net "out", 0 0, L_0x5d2d2a821000;  alias, 1 drivers
S_0x5d2d2a4b7810 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a4b5170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a821090 .functor AND 1, L_0x5d2d2a821610, L_0x5d2d2a820da0, C4<1>, C4<1>;
L_0x5d2d2a8211b0 .functor NOT 1, L_0x5d2d2a821090, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4b7a40_0 .net *"_ivl_0", 0 0, L_0x5d2d2a821090;  1 drivers
v0x5d2d2a4b7b40_0 .net "a", 0 0, L_0x5d2d2a821610;  alias, 1 drivers
v0x5d2d2a4b7c00_0 .net "b", 0 0, L_0x5d2d2a820da0;  alias, 1 drivers
v0x5d2d2a4b7ca0_0 .net "out", 0 0, L_0x5d2d2a8211b0;  alias, 1 drivers
S_0x5d2d2a4b7dc0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a4b5170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a820880 .functor NOT 1, L_0x5d2d2a820810, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4b8030_0 .net "a", 0 0, L_0x5d2d2a820810;  alias, 1 drivers
v0x5d2d2a4b80f0_0 .net "out", 0 0, L_0x5d2d2a820880;  alias, 1 drivers
S_0x5d2d2a4b81f0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a4b5170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a820980 .functor NOT 1, L_0x5d2d2a821570, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4b8410_0 .net "a", 0 0, L_0x5d2d2a821570;  alias, 1 drivers
v0x5d2d2a4b84f0_0 .net "out", 0 0, L_0x5d2d2a820980;  alias, 1 drivers
S_0x5d2d2a4b8640 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a4b5170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a820e30 .functor NOT 1, L_0x5d2d2a821610, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4b8860_0 .net "a", 0 0, L_0x5d2d2a821610;  alias, 1 drivers
v0x5d2d2a4b8920_0 .net "out", 0 0, L_0x5d2d2a820e30;  alias, 1 drivers
S_0x5d2d2a4b89e0 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a4b5170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a821240 .functor NOT 1, L_0x5d2d2a8211b0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4b8c00_0 .net "a", 0 0, L_0x5d2d2a8211b0;  alias, 1 drivers
v0x5d2d2a4b8cf0_0 .net "out", 0 0, L_0x5d2d2a821240;  alias, 1 drivers
S_0x5d2d2a4b9860 .scope generate, "rcpa2Loop[6]" "rcpa2Loop[6]" 4 16, 4 16 0, S_0x5d2d2a49daa0;
 .timescale -9 -12;
P_0x5d2d2a4b9a60 .param/l "i" 0 4 16, +C4<0110>;
S_0x5d2d2a4b9b40 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a4b9860;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a4bd7c0_0 .net "Y", 0 0, L_0x5d2d2a81fe00;  1 drivers
v0x5d2d2a4bd8f0_0 .net "a", 0 0, L_0x5d2d2a8202c0;  1 drivers
v0x5d2d2a4bd9b0_0 .net "b", 0 0, L_0x5d2d2a820360;  1 drivers
v0x5d2d2a4bda80_0 .net "cIn", 0 0, L_0x5d2d2a820450;  1 drivers
v0x5d2d2a4bdb50_0 .net "cOut", 0 0, L_0x5d2d2a8201c0;  1 drivers
v0x5d2d2a4bdbf0_0 .net "fIn", 0 0, L_0x5d2d2a820540;  1 drivers
v0x5d2d2a4bdce0_0 .net "fOut", 0 0, L_0x5d2d2a81f920;  1 drivers
v0x5d2d2a4bdd80_0 .net "notCIn", 0 0, L_0x5d2d2a81fa20;  1 drivers
v0x5d2d2a4bde20_0 .net "notCOut", 0 0, L_0x5d2d2a820150;  1 drivers
v0x5d2d2a4bdf50_0 .net "notFIn", 0 0, L_0x5d2d2a81fe70;  1 drivers
v0x5d2d2a4be040_0 .net "notFOut", 0 0, L_0x5d2d2a81f8b0;  1 drivers
v0x5d2d2a4be130_0 .net "s", 0 0, L_0x5d2d2a81ffe0;  1 drivers
S_0x5d2d2a4b9dd0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a4b9b40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a4bb060_0 .net "a", 0 0, L_0x5d2d2a8202c0;  alias, 1 drivers
v0x5d2d2a4bb130_0 .net "b", 0 0, L_0x5d2d2a820360;  alias, 1 drivers
v0x5d2d2a4bb200_0 .net "c", 0 0, L_0x5d2d2a81fa20;  alias, 1 drivers
v0x5d2d2a4bb300_0 .net "node1", 0 0, L_0x5d2d2a81fb90;  1 drivers
v0x5d2d2a4bb3f0_0 .net "node2", 0 0, L_0x5d2d2a81fc00;  1 drivers
v0x5d2d2a4bb530_0 .net "out", 0 0, L_0x5d2d2a81fe00;  alias, 1 drivers
S_0x5d2d2a4ba040 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a4b9dd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a81fd00 .functor AND 1, L_0x5d2d2a81fc00, L_0x5d2d2a81fa20, C4<1>, C4<1>;
L_0x5d2d2a81fe00 .functor NOT 1, L_0x5d2d2a81fd00, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4ba2b0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a81fd00;  1 drivers
v0x5d2d2a4ba3b0_0 .net "a", 0 0, L_0x5d2d2a81fc00;  alias, 1 drivers
v0x5d2d2a4ba470_0 .net "b", 0 0, L_0x5d2d2a81fa20;  alias, 1 drivers
v0x5d2d2a4ba510_0 .net "out", 0 0, L_0x5d2d2a81fe00;  alias, 1 drivers
S_0x5d2d2a4ba650 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a4b9dd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a81fb20 .functor OR 1, L_0x5d2d2a8202c0, L_0x5d2d2a820360, C4<0>, C4<0>;
L_0x5d2d2a81fb90 .functor NOT 1, L_0x5d2d2a81fb20, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4ba880_0 .net *"_ivl_0", 0 0, L_0x5d2d2a81fb20;  1 drivers
v0x5d2d2a4ba980_0 .net "a", 0 0, L_0x5d2d2a8202c0;  alias, 1 drivers
v0x5d2d2a4baa40_0 .net "b", 0 0, L_0x5d2d2a820360;  alias, 1 drivers
v0x5d2d2a4bab10_0 .net "out", 0 0, L_0x5d2d2a81fb90;  alias, 1 drivers
S_0x5d2d2a4bac50 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a4b9dd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a81fc00 .functor NOT 1, L_0x5d2d2a81fb90, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4baea0_0 .net "a", 0 0, L_0x5d2d2a81fb90;  alias, 1 drivers
v0x5d2d2a4baf70_0 .net "out", 0 0, L_0x5d2d2a81fc00;  alias, 1 drivers
S_0x5d2d2a4bb5d0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a4b9b40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a81f720 .functor AND 1, L_0x5d2d2a8202c0, L_0x5d2d2a820360, C4<1>, C4<1>;
L_0x5d2d2a81f8b0 .functor NOT 1, L_0x5d2d2a81f720, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4bb800_0 .net *"_ivl_0", 0 0, L_0x5d2d2a81f720;  1 drivers
v0x5d2d2a4bb900_0 .net "a", 0 0, L_0x5d2d2a8202c0;  alias, 1 drivers
v0x5d2d2a4bba10_0 .net "b", 0 0, L_0x5d2d2a820360;  alias, 1 drivers
v0x5d2d2a4bbb00_0 .net "out", 0 0, L_0x5d2d2a81f8b0;  alias, 1 drivers
S_0x5d2d2a4bbc00 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a4b9b40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a81fee0 .functor AND 1, L_0x5d2d2a81fe70, L_0x5d2d2a81fe00, C4<1>, C4<1>;
L_0x5d2d2a81ffe0 .functor NOT 1, L_0x5d2d2a81fee0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4bbe30_0 .net *"_ivl_0", 0 0, L_0x5d2d2a81fee0;  1 drivers
v0x5d2d2a4bbf10_0 .net "a", 0 0, L_0x5d2d2a81fe70;  alias, 1 drivers
v0x5d2d2a4bbfd0_0 .net "b", 0 0, L_0x5d2d2a81fe00;  alias, 1 drivers
v0x5d2d2a4bc0c0_0 .net "out", 0 0, L_0x5d2d2a81ffe0;  alias, 1 drivers
S_0x5d2d2a4bc1e0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a4b9b40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a820050 .functor AND 1, L_0x5d2d2a820540, L_0x5d2d2a81fe00, C4<1>, C4<1>;
L_0x5d2d2a820150 .functor NOT 1, L_0x5d2d2a820050, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4bc410_0 .net *"_ivl_0", 0 0, L_0x5d2d2a820050;  1 drivers
v0x5d2d2a4bc510_0 .net "a", 0 0, L_0x5d2d2a820540;  alias, 1 drivers
v0x5d2d2a4bc5d0_0 .net "b", 0 0, L_0x5d2d2a81fe00;  alias, 1 drivers
v0x5d2d2a4bc670_0 .net "out", 0 0, L_0x5d2d2a820150;  alias, 1 drivers
S_0x5d2d2a4bc790 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a4b9b40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a81f920 .functor NOT 1, L_0x5d2d2a81f8b0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4bca00_0 .net "a", 0 0, L_0x5d2d2a81f8b0;  alias, 1 drivers
v0x5d2d2a4bcac0_0 .net "out", 0 0, L_0x5d2d2a81f920;  alias, 1 drivers
S_0x5d2d2a4bcbc0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a4b9b40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a81fa20 .functor NOT 1, L_0x5d2d2a820450, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4bcde0_0 .net "a", 0 0, L_0x5d2d2a820450;  alias, 1 drivers
v0x5d2d2a4bcec0_0 .net "out", 0 0, L_0x5d2d2a81fa20;  alias, 1 drivers
S_0x5d2d2a4bd010 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a4b9b40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a81fe70 .functor NOT 1, L_0x5d2d2a820540, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4bd230_0 .net "a", 0 0, L_0x5d2d2a820540;  alias, 1 drivers
v0x5d2d2a4bd2f0_0 .net "out", 0 0, L_0x5d2d2a81fe70;  alias, 1 drivers
S_0x5d2d2a4bd3b0 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a4b9b40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8201c0 .functor NOT 1, L_0x5d2d2a820150, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4bd5d0_0 .net "a", 0 0, L_0x5d2d2a820150;  alias, 1 drivers
v0x5d2d2a4bd6c0_0 .net "out", 0 0, L_0x5d2d2a8201c0;  alias, 1 drivers
S_0x5d2d2a4be230 .scope generate, "rcpa2Loop[7]" "rcpa2Loop[7]" 4 16, 4 16 0, S_0x5d2d2a49daa0;
 .timescale -9 -12;
P_0x5d2d2a4be430 .param/l "i" 0 4 16, +C4<0111>;
S_0x5d2d2a4be510 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a4be230;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a4c2190_0 .net "Y", 0 0, L_0x5d2d2a81ef90;  1 drivers
v0x5d2d2a4c22c0_0 .net "a", 0 0, L_0x5d2d2a81f4a0;  1 drivers
v0x5d2d2a4c2380_0 .net "b", 0 0, L_0x5d2d2a81f540;  1 drivers
v0x5d2d2a4c2450_0 .net "cIn", 0 0, L_0x5d2d2a81f5e0;  1 drivers
v0x5d2d2a4c2520_0 .net "cOut", 0 0, L_0x5d2d2a81f350;  1 drivers
v0x5d2d2a4c25c0_0 .net "fIn", 0 0, L_0x5d2d2a81f680;  1 drivers
v0x5d2d2a4c26b0_0 .net "fOut", 0 0, L_0x5d2d2a81ebd0;  1 drivers
v0x5d2d2a4c2750_0 .net "notCIn", 0 0, L_0x5d2d2a81ec40;  1 drivers
v0x5d2d2a4c27f0_0 .net "notCOut", 0 0, L_0x5d2d2a81f2e0;  1 drivers
v0x5d2d2a4c2920_0 .net "notFIn", 0 0, L_0x5d2d2a81f000;  1 drivers
v0x5d2d2a4c2a10_0 .net "notFOut", 0 0, L_0x5d2d2a81eb60;  1 drivers
v0x5d2d2a4c2b00_0 .net "s", 0 0, L_0x5d2d2a81f170;  1 drivers
S_0x5d2d2a4be7a0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a4be510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a4bfa30_0 .net "a", 0 0, L_0x5d2d2a81f4a0;  alias, 1 drivers
v0x5d2d2a4bfb00_0 .net "b", 0 0, L_0x5d2d2a81f540;  alias, 1 drivers
v0x5d2d2a4bfbd0_0 .net "c", 0 0, L_0x5d2d2a81ec40;  alias, 1 drivers
v0x5d2d2a4bfcd0_0 .net "node1", 0 0, L_0x5d2d2a81ed20;  1 drivers
v0x5d2d2a4bfdc0_0 .net "node2", 0 0, L_0x5d2d2a81ed90;  1 drivers
v0x5d2d2a4bff00_0 .net "out", 0 0, L_0x5d2d2a81ef90;  alias, 1 drivers
S_0x5d2d2a4bea10 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a4be7a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a81ee90 .functor AND 1, L_0x5d2d2a81ed90, L_0x5d2d2a81ec40, C4<1>, C4<1>;
L_0x5d2d2a81ef90 .functor NOT 1, L_0x5d2d2a81ee90, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4bec80_0 .net *"_ivl_0", 0 0, L_0x5d2d2a81ee90;  1 drivers
v0x5d2d2a4bed80_0 .net "a", 0 0, L_0x5d2d2a81ed90;  alias, 1 drivers
v0x5d2d2a4bee40_0 .net "b", 0 0, L_0x5d2d2a81ec40;  alias, 1 drivers
v0x5d2d2a4beee0_0 .net "out", 0 0, L_0x5d2d2a81ef90;  alias, 1 drivers
S_0x5d2d2a4bf020 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a4be7a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a81ecb0 .functor OR 1, L_0x5d2d2a81f4a0, L_0x5d2d2a81f540, C4<0>, C4<0>;
L_0x5d2d2a81ed20 .functor NOT 1, L_0x5d2d2a81ecb0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4bf250_0 .net *"_ivl_0", 0 0, L_0x5d2d2a81ecb0;  1 drivers
v0x5d2d2a4bf350_0 .net "a", 0 0, L_0x5d2d2a81f4a0;  alias, 1 drivers
v0x5d2d2a4bf410_0 .net "b", 0 0, L_0x5d2d2a81f540;  alias, 1 drivers
v0x5d2d2a4bf4e0_0 .net "out", 0 0, L_0x5d2d2a81ed20;  alias, 1 drivers
S_0x5d2d2a4bf620 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a4be7a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a81ed90 .functor NOT 1, L_0x5d2d2a81ed20, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4bf870_0 .net "a", 0 0, L_0x5d2d2a81ed20;  alias, 1 drivers
v0x5d2d2a4bf940_0 .net "out", 0 0, L_0x5d2d2a81ed90;  alias, 1 drivers
S_0x5d2d2a4bffa0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a4be510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a81ea50 .functor AND 1, L_0x5d2d2a81f4a0, L_0x5d2d2a81f540, C4<1>, C4<1>;
L_0x5d2d2a81eb60 .functor NOT 1, L_0x5d2d2a81ea50, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4c01d0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a81ea50;  1 drivers
v0x5d2d2a4c02d0_0 .net "a", 0 0, L_0x5d2d2a81f4a0;  alias, 1 drivers
v0x5d2d2a4c03e0_0 .net "b", 0 0, L_0x5d2d2a81f540;  alias, 1 drivers
v0x5d2d2a4c04d0_0 .net "out", 0 0, L_0x5d2d2a81eb60;  alias, 1 drivers
S_0x5d2d2a4c05d0 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a4be510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a81f070 .functor AND 1, L_0x5d2d2a81f000, L_0x5d2d2a81ef90, C4<1>, C4<1>;
L_0x5d2d2a81f170 .functor NOT 1, L_0x5d2d2a81f070, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4c0800_0 .net *"_ivl_0", 0 0, L_0x5d2d2a81f070;  1 drivers
v0x5d2d2a4c08e0_0 .net "a", 0 0, L_0x5d2d2a81f000;  alias, 1 drivers
v0x5d2d2a4c09a0_0 .net "b", 0 0, L_0x5d2d2a81ef90;  alias, 1 drivers
v0x5d2d2a4c0a90_0 .net "out", 0 0, L_0x5d2d2a81f170;  alias, 1 drivers
S_0x5d2d2a4c0bb0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a4be510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a81f1e0 .functor AND 1, L_0x5d2d2a81f680, L_0x5d2d2a81ef90, C4<1>, C4<1>;
L_0x5d2d2a81f2e0 .functor NOT 1, L_0x5d2d2a81f1e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4c0de0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a81f1e0;  1 drivers
v0x5d2d2a4c0ee0_0 .net "a", 0 0, L_0x5d2d2a81f680;  alias, 1 drivers
v0x5d2d2a4c0fa0_0 .net "b", 0 0, L_0x5d2d2a81ef90;  alias, 1 drivers
v0x5d2d2a4c1040_0 .net "out", 0 0, L_0x5d2d2a81f2e0;  alias, 1 drivers
S_0x5d2d2a4c1160 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a4be510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a81ebd0 .functor NOT 1, L_0x5d2d2a81eb60, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4c13d0_0 .net "a", 0 0, L_0x5d2d2a81eb60;  alias, 1 drivers
v0x5d2d2a4c1490_0 .net "out", 0 0, L_0x5d2d2a81ebd0;  alias, 1 drivers
S_0x5d2d2a4c1590 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a4be510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a81ec40 .functor NOT 1, L_0x5d2d2a81f5e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4c17b0_0 .net "a", 0 0, L_0x5d2d2a81f5e0;  alias, 1 drivers
v0x5d2d2a4c1890_0 .net "out", 0 0, L_0x5d2d2a81ec40;  alias, 1 drivers
S_0x5d2d2a4c19e0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a4be510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a81f000 .functor NOT 1, L_0x5d2d2a81f680, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4c1c00_0 .net "a", 0 0, L_0x5d2d2a81f680;  alias, 1 drivers
v0x5d2d2a4c1cc0_0 .net "out", 0 0, L_0x5d2d2a81f000;  alias, 1 drivers
S_0x5d2d2a4c1d80 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a4be510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a81f350 .functor NOT 1, L_0x5d2d2a81f2e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4c1fa0_0 .net "a", 0 0, L_0x5d2d2a81f2e0;  alias, 1 drivers
v0x5d2d2a4c2090_0 .net "out", 0 0, L_0x5d2d2a81f350;  alias, 1 drivers
S_0x5d2d2a4c33b0 .scope module, "nBitRippleCarryAdderInst" "nBitRippleCarryAdder" 3 23, 8 3 0, S_0x5d2d2a49d110;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 8 "A";
    .port_info 3 /INPUT 8 "B";
    .port_info 4 /INPUT 1 "cin";
P_0x5d2d2a4c3590 .param/l "N" 0 8 3, +C4<00000000000000000000000000001000>;
L_0x5d2d2a829cd0 .functor BUFZ 8, L_0x5d2d2a829510, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5d2d2a4c98c0_0 .net "A", 7 0, L_0x5d2d2a82a000;  1 drivers
v0x5d2d2a4c99c0_0 .net "B", 7 0, L_0x5d2d2a82a0f0;  1 drivers
v0x5d2d2a4c9aa0_0 .net "carryMiddle", 7 0, L_0x5d2d2a828de0;  1 drivers
v0x5d2d2a4c9b60_0 .net "cin", 0 0, L_0x5d2d2a827280;  alias, 1 drivers
v0x5d2d2a4c9c50_0 .net "cout", 0 0, L_0x5d2d2a829d90;  alias, 1 drivers
v0x5d2d2a4c9d60_0 .net "sum", 7 0, L_0x5d2d2a829cd0;  1 drivers
v0x5d2d2a4c9e40_0 .net "sum11", 7 0, L_0x5d2d2a829510;  1 drivers
L_0x5d2d2a8277c0 .part L_0x5d2d2a82a000, 0, 1;
L_0x5d2d2a827860 .part L_0x5d2d2a82a0f0, 0, 1;
L_0x5d2d2a8279e0 .part L_0x5d2d2a82a000, 1, 1;
L_0x5d2d2a827ad0 .part L_0x5d2d2a82a0f0, 1, 1;
L_0x5d2d2a827bc0 .part L_0x5d2d2a828de0, 0, 1;
L_0x5d2d2a827e30 .part L_0x5d2d2a82a000, 2, 1;
L_0x5d2d2a827ed0 .part L_0x5d2d2a82a0f0, 2, 1;
L_0x5d2d2a827f70 .part L_0x5d2d2a828de0, 1, 1;
L_0x5d2d2a828280 .part L_0x5d2d2a82a000, 3, 1;
L_0x5d2d2a828320 .part L_0x5d2d2a82a0f0, 3, 1;
L_0x5d2d2a828420 .part L_0x5d2d2a828de0, 2, 1;
L_0x5d2d2a8285a0 .part L_0x5d2d2a82a000, 4, 1;
L_0x5d2d2a8286b0 .part L_0x5d2d2a82a0f0, 4, 1;
L_0x5d2d2a828750 .part L_0x5d2d2a828de0, 3, 1;
L_0x5d2d2a828900 .part L_0x5d2d2a82a000, 5, 1;
L_0x5d2d2a8289a0 .part L_0x5d2d2a82a0f0, 5, 1;
L_0x5d2d2a828ad0 .part L_0x5d2d2a828de0, 4, 1;
L_0x5d2d2a828d40 .part L_0x5d2d2a82a000, 6, 1;
L_0x5d2d2a828e80 .part L_0x5d2d2a82a0f0, 6, 1;
L_0x5d2d2a828f20 .part L_0x5d2d2a828de0, 5, 1;
LS_0x5d2d2a828de0_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a827750, L_0x5d2d2a827970, L_0x5d2d2a827cd0, L_0x5d2d2a828120;
LS_0x5d2d2a828de0_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a828530, L_0x5d2d2a8287f0, L_0x5d2d2a828be0, L_0x5d2d2a8290e0;
L_0x5d2d2a828de0 .concat8 [ 4 4 0 0], LS_0x5d2d2a828de0_0_0, LS_0x5d2d2a828de0_0_4;
LS_0x5d2d2a829510_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a827320, L_0x5d2d2a827900, L_0x5d2d2a827c60, L_0x5d2d2a8280b0;
LS_0x5d2d2a829510_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a8284c0, L_0x5d2d2a828640, L_0x5d2d2a828b70, L_0x5d2d2a829070;
L_0x5d2d2a829510 .concat8 [ 4 4 0 0], LS_0x5d2d2a829510_0_0, LS_0x5d2d2a829510_0_4;
L_0x5d2d2a828fc0 .part L_0x5d2d2a82a000, 7, 1;
L_0x5d2d2a829940 .part L_0x5d2d2a82a0f0, 7, 1;
L_0x5d2d2a829880 .part L_0x5d2d2a828de0, 6, 1;
L_0x5d2d2a829d90 .part L_0x5d2d2a828de0, 7, 1;
S_0x5d2d2a4c3770 .scope generate, "genAdder[0]" "genAdder[0]" 8 9, 8 9 0, S_0x5d2d2a4c33b0;
 .timescale -9 -12;
P_0x5d2d2a4c3970 .param/l "i" 0 8 9, +C4<00>;
S_0x5d2d2a4c3a50 .scope generate, "genblk2" "genblk2" 8 10, 8 10 0, S_0x5d2d2a4c3770;
 .timescale -9 -12;
S_0x5d2d2a4c3c30 .scope module, "f" "FA" 8 11, 9 33 0, S_0x5d2d2a4c3a50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a827320 .udp UDP_sumOut, L_0x5d2d2a8277c0, L_0x5d2d2a827860, L_0x5d2d2a827280;
L_0x5d2d2a827750 .udp UDP_carryOut, L_0x5d2d2a8277c0, L_0x5d2d2a827860, L_0x5d2d2a827280;
v0x5d2d2a4c3ee0_0 .net "A", 0 0, L_0x5d2d2a8277c0;  1 drivers
v0x5d2d2a4c3fc0_0 .net "B", 0 0, L_0x5d2d2a827860;  1 drivers
v0x5d2d2a4c4080_0 .net "Cin", 0 0, L_0x5d2d2a827280;  alias, 1 drivers
v0x5d2d2a4c4180_0 .net "Cout", 0 0, L_0x5d2d2a827750;  1 drivers
v0x5d2d2a4c4220_0 .net "sum", 0 0, L_0x5d2d2a827320;  1 drivers
S_0x5d2d2a4c43b0 .scope generate, "genAdder[1]" "genAdder[1]" 8 9, 8 9 0, S_0x5d2d2a4c33b0;
 .timescale -9 -12;
P_0x5d2d2a4c45d0 .param/l "i" 0 8 9, +C4<01>;
S_0x5d2d2a4c4690 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a4c43b0;
 .timescale -9 -12;
S_0x5d2d2a4c4870 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a4c4690;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a827900 .udp UDP_sumOut, L_0x5d2d2a8279e0, L_0x5d2d2a827ad0, L_0x5d2d2a827bc0;
L_0x5d2d2a827970 .udp UDP_carryOut, L_0x5d2d2a8279e0, L_0x5d2d2a827ad0, L_0x5d2d2a827bc0;
v0x5d2d2a4c4af0_0 .net "A", 0 0, L_0x5d2d2a8279e0;  1 drivers
v0x5d2d2a4c4bd0_0 .net "B", 0 0, L_0x5d2d2a827ad0;  1 drivers
v0x5d2d2a4c4c90_0 .net "Cin", 0 0, L_0x5d2d2a827bc0;  1 drivers
v0x5d2d2a4c4d60_0 .net "Cout", 0 0, L_0x5d2d2a827970;  1 drivers
v0x5d2d2a4c4e20_0 .net "sum", 0 0, L_0x5d2d2a827900;  1 drivers
S_0x5d2d2a4c4fd0 .scope generate, "genAdder[2]" "genAdder[2]" 8 9, 8 9 0, S_0x5d2d2a4c33b0;
 .timescale -9 -12;
P_0x5d2d2a4c51d0 .param/l "i" 0 8 9, +C4<010>;
S_0x5d2d2a4c5290 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a4c4fd0;
 .timescale -9 -12;
S_0x5d2d2a4c5470 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a4c5290;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a827c60 .udp UDP_sumOut, L_0x5d2d2a827e30, L_0x5d2d2a827ed0, L_0x5d2d2a827f70;
L_0x5d2d2a827cd0 .udp UDP_carryOut, L_0x5d2d2a827e30, L_0x5d2d2a827ed0, L_0x5d2d2a827f70;
v0x5d2d2a4c5720_0 .net "A", 0 0, L_0x5d2d2a827e30;  1 drivers
v0x5d2d2a4c5800_0 .net "B", 0 0, L_0x5d2d2a827ed0;  1 drivers
v0x5d2d2a4c58c0_0 .net "Cin", 0 0, L_0x5d2d2a827f70;  1 drivers
v0x5d2d2a4c5990_0 .net "Cout", 0 0, L_0x5d2d2a827cd0;  1 drivers
v0x5d2d2a4c5a50_0 .net "sum", 0 0, L_0x5d2d2a827c60;  1 drivers
S_0x5d2d2a4c5c00 .scope generate, "genAdder[3]" "genAdder[3]" 8 9, 8 9 0, S_0x5d2d2a4c33b0;
 .timescale -9 -12;
P_0x5d2d2a4c5e00 .param/l "i" 0 8 9, +C4<011>;
S_0x5d2d2a4c5ee0 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a4c5c00;
 .timescale -9 -12;
S_0x5d2d2a4c60c0 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a4c5ee0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a8280b0 .udp UDP_sumOut, L_0x5d2d2a828280, L_0x5d2d2a828320, L_0x5d2d2a828420;
L_0x5d2d2a828120 .udp UDP_carryOut, L_0x5d2d2a828280, L_0x5d2d2a828320, L_0x5d2d2a828420;
v0x5d2d2a4c6340_0 .net "A", 0 0, L_0x5d2d2a828280;  1 drivers
v0x5d2d2a4c6420_0 .net "B", 0 0, L_0x5d2d2a828320;  1 drivers
v0x5d2d2a4c64e0_0 .net "Cin", 0 0, L_0x5d2d2a828420;  1 drivers
v0x5d2d2a4c65b0_0 .net "Cout", 0 0, L_0x5d2d2a828120;  1 drivers
v0x5d2d2a4c6670_0 .net "sum", 0 0, L_0x5d2d2a8280b0;  1 drivers
S_0x5d2d2a4c6820 .scope generate, "genAdder[4]" "genAdder[4]" 8 9, 8 9 0, S_0x5d2d2a4c33b0;
 .timescale -9 -12;
P_0x5d2d2a4c6a70 .param/l "i" 0 8 9, +C4<0100>;
S_0x5d2d2a4c6b50 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a4c6820;
 .timescale -9 -12;
S_0x5d2d2a4c6d30 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a4c6b50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a8284c0 .udp UDP_sumOut, L_0x5d2d2a8285a0, L_0x5d2d2a8286b0, L_0x5d2d2a828750;
L_0x5d2d2a828530 .udp UDP_carryOut, L_0x5d2d2a8285a0, L_0x5d2d2a8286b0, L_0x5d2d2a828750;
v0x5d2d2a4c6fb0_0 .net "A", 0 0, L_0x5d2d2a8285a0;  1 drivers
v0x5d2d2a4c7090_0 .net "B", 0 0, L_0x5d2d2a8286b0;  1 drivers
v0x5d2d2a4c7150_0 .net "Cin", 0 0, L_0x5d2d2a828750;  1 drivers
v0x5d2d2a4c71f0_0 .net "Cout", 0 0, L_0x5d2d2a828530;  1 drivers
v0x5d2d2a4c72b0_0 .net "sum", 0 0, L_0x5d2d2a8284c0;  1 drivers
S_0x5d2d2a4c7460 .scope generate, "genAdder[5]" "genAdder[5]" 8 9, 8 9 0, S_0x5d2d2a4c33b0;
 .timescale -9 -12;
P_0x5d2d2a4c7660 .param/l "i" 0 8 9, +C4<0101>;
S_0x5d2d2a4c7740 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a4c7460;
 .timescale -9 -12;
S_0x5d2d2a4c7920 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a4c7740;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a828640 .udp UDP_sumOut, L_0x5d2d2a828900, L_0x5d2d2a8289a0, L_0x5d2d2a828ad0;
L_0x5d2d2a8287f0 .udp UDP_carryOut, L_0x5d2d2a828900, L_0x5d2d2a8289a0, L_0x5d2d2a828ad0;
v0x5d2d2a4c7ba0_0 .net "A", 0 0, L_0x5d2d2a828900;  1 drivers
v0x5d2d2a4c7c80_0 .net "B", 0 0, L_0x5d2d2a8289a0;  1 drivers
v0x5d2d2a4c7d40_0 .net "Cin", 0 0, L_0x5d2d2a828ad0;  1 drivers
v0x5d2d2a4c7e10_0 .net "Cout", 0 0, L_0x5d2d2a8287f0;  1 drivers
v0x5d2d2a4c7ed0_0 .net "sum", 0 0, L_0x5d2d2a828640;  1 drivers
S_0x5d2d2a4c8080 .scope generate, "genAdder[6]" "genAdder[6]" 8 9, 8 9 0, S_0x5d2d2a4c33b0;
 .timescale -9 -12;
P_0x5d2d2a4c8280 .param/l "i" 0 8 9, +C4<0110>;
S_0x5d2d2a4c8360 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a4c8080;
 .timescale -9 -12;
S_0x5d2d2a4c8540 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a4c8360;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a828b70 .udp UDP_sumOut, L_0x5d2d2a828d40, L_0x5d2d2a828e80, L_0x5d2d2a828f20;
L_0x5d2d2a828be0 .udp UDP_carryOut, L_0x5d2d2a828d40, L_0x5d2d2a828e80, L_0x5d2d2a828f20;
v0x5d2d2a4c87c0_0 .net "A", 0 0, L_0x5d2d2a828d40;  1 drivers
v0x5d2d2a4c88a0_0 .net "B", 0 0, L_0x5d2d2a828e80;  1 drivers
v0x5d2d2a4c8960_0 .net "Cin", 0 0, L_0x5d2d2a828f20;  1 drivers
v0x5d2d2a4c8a30_0 .net "Cout", 0 0, L_0x5d2d2a828be0;  1 drivers
v0x5d2d2a4c8af0_0 .net "sum", 0 0, L_0x5d2d2a828b70;  1 drivers
S_0x5d2d2a4c8ca0 .scope generate, "genAdder[7]" "genAdder[7]" 8 9, 8 9 0, S_0x5d2d2a4c33b0;
 .timescale -9 -12;
P_0x5d2d2a4c8ea0 .param/l "i" 0 8 9, +C4<0111>;
S_0x5d2d2a4c8f80 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a4c8ca0;
 .timescale -9 -12;
S_0x5d2d2a4c9160 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a4c8f80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a829070 .udp UDP_sumOut, L_0x5d2d2a828fc0, L_0x5d2d2a829940, L_0x5d2d2a829880;
L_0x5d2d2a8290e0 .udp UDP_carryOut, L_0x5d2d2a828fc0, L_0x5d2d2a829940, L_0x5d2d2a829880;
v0x5d2d2a4c93e0_0 .net "A", 0 0, L_0x5d2d2a828fc0;  1 drivers
v0x5d2d2a4c94c0_0 .net "B", 0 0, L_0x5d2d2a829940;  1 drivers
v0x5d2d2a4c9580_0 .net "Cin", 0 0, L_0x5d2d2a829880;  1 drivers
v0x5d2d2a4c9650_0 .net "Cout", 0 0, L_0x5d2d2a8290e0;  1 drivers
v0x5d2d2a4c9710_0 .net "sum", 0 0, L_0x5d2d2a829070;  1 drivers
S_0x5d2d2a4ca530 .scope module, "HybridAdderLayer2_7" "HybridAdder" 2 152, 3 1 0, S_0x5d2d2a3c7af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /OUTPUT 16 "sum";
    .port_info 3 /OUTPUT 1 "cout";
P_0x5d2d2a4ca710 .param/l "N1" 0 3 1, +C4<00000000000000000000000000001000>;
P_0x5d2d2a4ca750 .param/l "N2" 0 3 1, +C4<00000000000000000000000000001000>;
P_0x5d2d2a4ca790 .param/l "addOrSub" 0 3 1, +C4<00000000000000000000000000000000>;
v0x5d2d2a4f7180_0 .net "A", 15 0, L_0x5d2d2a8366a0;  1 drivers
v0x5d2d2a4f7280_0 .net "B", 15 0, L_0x5d2d2a836c50;  1 drivers
v0x5d2d2a4f7360_0 .net "cout", 0 0, L_0x5d2d2a835fe0;  1 drivers
v0x5d2d2a4f7400_0 .net "fn", 0 0, L_0x5d2d2a8334d0;  1 drivers
v0x5d2d2a4f74a0_0 .net "selectedB", 15 0, L_0x5d2d2a82aa60;  1 drivers
v0x5d2d2a4f7590_0 .net "sum", 15 0, L_0x5d2d2a835d40;  alias, 1 drivers
L_0x5d2d2a833860 .part L_0x5d2d2a8366a0, 0, 8;
L_0x5d2d2a833900 .part L_0x5d2d2a82aa60, 0, 8;
L_0x5d2d2a835d40 .concat8 [ 8 8 0 0], L_0x5d2d2a832f60, L_0x5d2d2a835f20;
L_0x5d2d2a836200 .part L_0x5d2d2a8366a0, 8, 8;
L_0x5d2d2a8362f0 .part L_0x5d2d2a82aa60, 8, 8;
S_0x5d2d2a4ca9d0 .scope generate, "genblk1" "genblk1" 3 10, 3 10 0, S_0x5d2d2a4ca530;
 .timescale -9 -12;
L_0x5d2d2a82aa60 .functor BUFZ 16, L_0x5d2d2a836c50, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x5d2d2a4cabd0 .scope module, "nBitRcpa2Inst" "nBitRcpa2" 3 17, 4 1 0, S_0x5d2d2a4ca530;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /OUTPUT 8 "sum";
    .port_info 3 /OUTPUT 1 "fn";
P_0x5d2d2a4cadd0 .param/l "N" 0 4 1, +C4<00000000000000000000000000001000>;
v0x5d2d2a4efdc0_0 .net "A", 7 0, L_0x5d2d2a833860;  1 drivers
v0x5d2d2a4efec0_0 .net "B", 7 0, L_0x5d2d2a833900;  1 drivers
v0x5d2d2a4effa0_0 .net "F", 8 0, L_0x5d2d2a833690;  1 drivers
v0x5d2d2a4f0060_0 .net *"_ivl_85", 0 0, L_0x5d2d2a8335f0;  1 drivers
L_0x7347fc2c2600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4f0140_0 .net/2u *"_ivl_89", 0 0, L_0x7347fc2c2600;  1 drivers
v0x5d2d2a4f0270_0 .net "carry", 8 0, L_0x5d2d2a833430;  1 drivers
v0x5d2d2a4f0350_0 .net "fn", 0 0, L_0x5d2d2a8334d0;  alias, 1 drivers
v0x5d2d2a4f0410_0 .net "sum", 7 0, L_0x5d2d2a832f60;  1 drivers
L_0x5d2d2a82b5a0 .part L_0x5d2d2a833860, 7, 1;
L_0x5d2d2a82b640 .part L_0x5d2d2a833900, 7, 1;
L_0x5d2d2a82b6e0 .part L_0x5d2d2a833430, 8, 1;
L_0x5d2d2a82b780 .part L_0x5d2d2a833690, 7, 1;
L_0x5d2d2a82c3c0 .part L_0x5d2d2a833860, 6, 1;
L_0x5d2d2a82c460 .part L_0x5d2d2a833900, 6, 1;
L_0x5d2d2a82c550 .part L_0x5d2d2a833430, 7, 1;
L_0x5d2d2a82c640 .part L_0x5d2d2a833690, 6, 1;
L_0x5d2d2a82d510 .part L_0x5d2d2a833860, 5, 1;
L_0x5d2d2a82d5b0 .part L_0x5d2d2a833900, 5, 1;
L_0x5d2d2a82d6b0 .part L_0x5d2d2a833430, 6, 1;
L_0x5d2d2a82d750 .part L_0x5d2d2a833690, 5, 1;
L_0x5d2d2a82e680 .part L_0x5d2d2a833860, 4, 1;
L_0x5d2d2a82e7b0 .part L_0x5d2d2a833900, 4, 1;
L_0x5d2d2a82e8e0 .part L_0x5d2d2a833430, 5, 1;
L_0x5d2d2a82ea10 .part L_0x5d2d2a833690, 4, 1;
L_0x5d2d2a82f980 .part L_0x5d2d2a833860, 3, 1;
L_0x5d2d2a82fa20 .part L_0x5d2d2a833900, 3, 1;
L_0x5d2d2a82fb60 .part L_0x5d2d2a833430, 4, 1;
L_0x5d2d2a82fc00 .part L_0x5d2d2a833690, 3, 1;
L_0x5d2d2a82fac0 .part L_0x5d2d2a833860, 2, 1;
L_0x5d2d2a830ae0 .part L_0x5d2d2a833900, 2, 1;
L_0x5d2d2a82fca0 .part L_0x5d2d2a833430, 3, 1;
L_0x5d2d2a830c40 .part L_0x5d2d2a833690, 2, 1;
L_0x5d2d2a831b20 .part L_0x5d2d2a833860, 1, 1;
L_0x5d2d2a831bc0 .part L_0x5d2d2a833900, 1, 1;
L_0x5d2d2a830ce0 .part L_0x5d2d2a833430, 2, 1;
L_0x5d2d2a831d40 .part L_0x5d2d2a833690, 1, 1;
L_0x5d2d2a832c00 .part L_0x5d2d2a833860, 0, 1;
L_0x5d2d2a832db0 .part L_0x5d2d2a833900, 0, 1;
L_0x5d2d2a831de0 .part L_0x5d2d2a833430, 1, 1;
L_0x5d2d2a833170 .part L_0x5d2d2a833690, 0, 1;
LS_0x5d2d2a832f60_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a832880, L_0x5d2d2a8317a0, L_0x5d2d2a830760, L_0x5d2d2a82f600;
LS_0x5d2d2a832f60_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a82e300, L_0x5d2d2a82d140, L_0x5d2d2a82c0e0, L_0x5d2d2a82b270;
L_0x5d2d2a832f60 .concat8 [ 4 4 0 0], LS_0x5d2d2a832f60_0_0, LS_0x5d2d2a832f60_0_4;
LS_0x5d2d2a833430_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a832ac0, L_0x5d2d2a8319e0, L_0x5d2d2a8309a0, L_0x5d2d2a82f840;
LS_0x5d2d2a833430_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a82e540, L_0x5d2d2a82d380, L_0x5d2d2a82c2c0, L_0x5d2d2a82b450;
LS_0x5d2d2a833430_0_8 .concat8 [ 1 0 0 0], L_0x5d2d2a8335f0;
L_0x5d2d2a833430 .concat8 [ 4 4 1 0], LS_0x5d2d2a833430_0_0, LS_0x5d2d2a833430_0_4, LS_0x5d2d2a833430_0_8;
L_0x5d2d2a8335f0 .part L_0x5d2d2a833690, 8, 1;
LS_0x5d2d2a833690_0_0 .concat8 [ 1 1 1 1], L_0x7347fc2c2600, L_0x5d2d2a832060, L_0x5d2d2a830f40, L_0x5d2d2a82ff00;
LS_0x5d2d2a833690_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a82eda0, L_0x5d2d2a82daa0, L_0x5d2d2a82c980, L_0x5d2d2a82ba20;
LS_0x5d2d2a833690_0_8 .concat8 [ 1 0 0 0], L_0x5d2d2a82abb0;
L_0x5d2d2a833690 .concat8 [ 4 4 1 0], LS_0x5d2d2a833690_0_0, LS_0x5d2d2a833690_0_4, LS_0x5d2d2a833690_0_8;
L_0x5d2d2a8334d0 .part L_0x5d2d2a833690, 8, 1;
S_0x5d2d2a4caf40 .scope generate, "rcpa2Loop[0]" "rcpa2Loop[0]" 4 16, 4 16 0, S_0x5d2d2a4cabd0;
 .timescale -9 -12;
P_0x5d2d2a4cb140 .param/l "i" 0 4 16, +C4<00>;
S_0x5d2d2a4cb220 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a4caf40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a4cef00_0 .net "Y", 0 0, L_0x5d2d2a832620;  1 drivers
v0x5d2d2a4cefa0_0 .net "a", 0 0, L_0x5d2d2a832c00;  1 drivers
v0x5d2d2a4cf060_0 .net "b", 0 0, L_0x5d2d2a832db0;  1 drivers
v0x5d2d2a4cf130_0 .net "cIn", 0 0, L_0x5d2d2a831de0;  1 drivers
v0x5d2d2a4cf200_0 .net "cOut", 0 0, L_0x5d2d2a832ac0;  1 drivers
v0x5d2d2a4cf2a0_0 .net "fIn", 0 0, L_0x5d2d2a833170;  1 drivers
v0x5d2d2a4cf390_0 .net "fOut", 0 0, L_0x5d2d2a832060;  1 drivers
v0x5d2d2a4cf430_0 .net "notCIn", 0 0, L_0x5d2d2a832160;  1 drivers
v0x5d2d2a4cf4d0_0 .net "notCOut", 0 0, L_0x5d2d2a832a30;  1 drivers
v0x5d2d2a4cf600_0 .net "notFIn", 0 0, L_0x5d2d2a8326b0;  1 drivers
v0x5d2d2a4cf6f0_0 .net "notFOut", 0 0, L_0x5d2d2a831ff0;  1 drivers
v0x5d2d2a4cf7e0_0 .net "s", 0 0, L_0x5d2d2a832880;  1 drivers
S_0x5d2d2a4cb4b0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a4cb220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a4cc7a0_0 .net "a", 0 0, L_0x5d2d2a832c00;  alias, 1 drivers
v0x5d2d2a4cc870_0 .net "b", 0 0, L_0x5d2d2a832db0;  alias, 1 drivers
v0x5d2d2a4cc940_0 .net "c", 0 0, L_0x5d2d2a832160;  alias, 1 drivers
v0x5d2d2a4cca40_0 .net "node1", 0 0, L_0x5d2d2a832330;  1 drivers
v0x5d2d2a4ccb30_0 .net "node2", 0 0, L_0x5d2d2a8323c0;  1 drivers
v0x5d2d2a4ccc70_0 .net "out", 0 0, L_0x5d2d2a832620;  alias, 1 drivers
S_0x5d2d2a4cb750 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a4cb4b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a832500 .functor AND 1, L_0x5d2d2a8323c0, L_0x5d2d2a832160, C4<1>, C4<1>;
L_0x5d2d2a832620 .functor NOT 1, L_0x5d2d2a832500, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4cb9c0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a832500;  1 drivers
v0x5d2d2a4cbac0_0 .net "a", 0 0, L_0x5d2d2a8323c0;  alias, 1 drivers
v0x5d2d2a4cbb80_0 .net "b", 0 0, L_0x5d2d2a832160;  alias, 1 drivers
v0x5d2d2a4cbc50_0 .net "out", 0 0, L_0x5d2d2a832620;  alias, 1 drivers
S_0x5d2d2a4cbd90 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a4cb4b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8322a0 .functor OR 1, L_0x5d2d2a832c00, L_0x5d2d2a832db0, C4<0>, C4<0>;
L_0x5d2d2a832330 .functor NOT 1, L_0x5d2d2a8322a0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4cbfc0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8322a0;  1 drivers
v0x5d2d2a4cc0c0_0 .net "a", 0 0, L_0x5d2d2a832c00;  alias, 1 drivers
v0x5d2d2a4cc180_0 .net "b", 0 0, L_0x5d2d2a832db0;  alias, 1 drivers
v0x5d2d2a4cc250_0 .net "out", 0 0, L_0x5d2d2a832330;  alias, 1 drivers
S_0x5d2d2a4cc390 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a4cb4b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8323c0 .functor NOT 1, L_0x5d2d2a832330, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4cc5e0_0 .net "a", 0 0, L_0x5d2d2a832330;  alias, 1 drivers
v0x5d2d2a4cc6b0_0 .net "out", 0 0, L_0x5d2d2a8323c0;  alias, 1 drivers
S_0x5d2d2a4ccd10 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a4cb220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a831c60 .functor AND 1, L_0x5d2d2a832c00, L_0x5d2d2a832db0, C4<1>, C4<1>;
L_0x5d2d2a831ff0 .functor NOT 1, L_0x5d2d2a831c60, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4ccf40_0 .net *"_ivl_0", 0 0, L_0x5d2d2a831c60;  1 drivers
v0x5d2d2a4cd040_0 .net "a", 0 0, L_0x5d2d2a832c00;  alias, 1 drivers
v0x5d2d2a4cd150_0 .net "b", 0 0, L_0x5d2d2a832db0;  alias, 1 drivers
v0x5d2d2a4cd240_0 .net "out", 0 0, L_0x5d2d2a831ff0;  alias, 1 drivers
S_0x5d2d2a4cd340 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a4cb220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a832760 .functor AND 1, L_0x5d2d2a8326b0, L_0x5d2d2a832620, C4<1>, C4<1>;
L_0x5d2d2a832880 .functor NOT 1, L_0x5d2d2a832760, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4cd570_0 .net *"_ivl_0", 0 0, L_0x5d2d2a832760;  1 drivers
v0x5d2d2a4cd650_0 .net "a", 0 0, L_0x5d2d2a8326b0;  alias, 1 drivers
v0x5d2d2a4cd710_0 .net "b", 0 0, L_0x5d2d2a832620;  alias, 1 drivers
v0x5d2d2a4cd800_0 .net "out", 0 0, L_0x5d2d2a832880;  alias, 1 drivers
S_0x5d2d2a4cd920 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a4cb220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a832910 .functor AND 1, L_0x5d2d2a833170, L_0x5d2d2a832620, C4<1>, C4<1>;
L_0x5d2d2a832a30 .functor NOT 1, L_0x5d2d2a832910, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4cdb50_0 .net *"_ivl_0", 0 0, L_0x5d2d2a832910;  1 drivers
v0x5d2d2a4cdc50_0 .net "a", 0 0, L_0x5d2d2a833170;  alias, 1 drivers
v0x5d2d2a4cdd10_0 .net "b", 0 0, L_0x5d2d2a832620;  alias, 1 drivers
v0x5d2d2a4cddb0_0 .net "out", 0 0, L_0x5d2d2a832a30;  alias, 1 drivers
S_0x5d2d2a4cded0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a4cb220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a832060 .functor NOT 1, L_0x5d2d2a831ff0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4ce140_0 .net "a", 0 0, L_0x5d2d2a831ff0;  alias, 1 drivers
v0x5d2d2a4ce200_0 .net "out", 0 0, L_0x5d2d2a832060;  alias, 1 drivers
S_0x5d2d2a4ce300 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a4cb220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a832160 .functor NOT 1, L_0x5d2d2a831de0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4ce520_0 .net "a", 0 0, L_0x5d2d2a831de0;  alias, 1 drivers
v0x5d2d2a4ce600_0 .net "out", 0 0, L_0x5d2d2a832160;  alias, 1 drivers
S_0x5d2d2a4ce750 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a4cb220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8326b0 .functor NOT 1, L_0x5d2d2a833170, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4ce970_0 .net "a", 0 0, L_0x5d2d2a833170;  alias, 1 drivers
v0x5d2d2a4cea30_0 .net "out", 0 0, L_0x5d2d2a8326b0;  alias, 1 drivers
S_0x5d2d2a4ceaf0 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a4cb220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a832ac0 .functor NOT 1, L_0x5d2d2a832a30, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4ced10_0 .net "a", 0 0, L_0x5d2d2a832a30;  alias, 1 drivers
v0x5d2d2a4cee00_0 .net "out", 0 0, L_0x5d2d2a832ac0;  alias, 1 drivers
S_0x5d2d2a4cf8e0 .scope generate, "rcpa2Loop[1]" "rcpa2Loop[1]" 4 16, 4 16 0, S_0x5d2d2a4cabd0;
 .timescale -9 -12;
P_0x5d2d2a4cfb00 .param/l "i" 0 4 16, +C4<01>;
S_0x5d2d2a4cfbc0 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a4cf8e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a4d3840_0 .net "Y", 0 0, L_0x5d2d2a831540;  1 drivers
v0x5d2d2a4d3970_0 .net "a", 0 0, L_0x5d2d2a831b20;  1 drivers
v0x5d2d2a4d3a30_0 .net "b", 0 0, L_0x5d2d2a831bc0;  1 drivers
v0x5d2d2a4d3b00_0 .net "cIn", 0 0, L_0x5d2d2a830ce0;  1 drivers
v0x5d2d2a4d3bd0_0 .net "cOut", 0 0, L_0x5d2d2a8319e0;  1 drivers
v0x5d2d2a4d3c70_0 .net "fIn", 0 0, L_0x5d2d2a831d40;  1 drivers
v0x5d2d2a4d3d60_0 .net "fOut", 0 0, L_0x5d2d2a830f40;  1 drivers
v0x5d2d2a4d3e00_0 .net "notCIn", 0 0, L_0x5d2d2a831080;  1 drivers
v0x5d2d2a4d3ea0_0 .net "notCOut", 0 0, L_0x5d2d2a831950;  1 drivers
v0x5d2d2a4d3fd0_0 .net "notFIn", 0 0, L_0x5d2d2a8315d0;  1 drivers
v0x5d2d2a4d40c0_0 .net "notFOut", 0 0, L_0x5d2d2a830ed0;  1 drivers
v0x5d2d2a4d41b0_0 .net "s", 0 0, L_0x5d2d2a8317a0;  1 drivers
S_0x5d2d2a4cfe50 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a4cfbc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a4d10e0_0 .net "a", 0 0, L_0x5d2d2a831b20;  alias, 1 drivers
v0x5d2d2a4d11b0_0 .net "b", 0 0, L_0x5d2d2a831bc0;  alias, 1 drivers
v0x5d2d2a4d1280_0 .net "c", 0 0, L_0x5d2d2a831080;  alias, 1 drivers
v0x5d2d2a4d1380_0 .net "node1", 0 0, L_0x5d2d2a831250;  1 drivers
v0x5d2d2a4d1470_0 .net "node2", 0 0, L_0x5d2d2a8312e0;  1 drivers
v0x5d2d2a4d15b0_0 .net "out", 0 0, L_0x5d2d2a831540;  alias, 1 drivers
S_0x5d2d2a4d00c0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a4cfe50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a831420 .functor AND 1, L_0x5d2d2a8312e0, L_0x5d2d2a831080, C4<1>, C4<1>;
L_0x5d2d2a831540 .functor NOT 1, L_0x5d2d2a831420, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4d0330_0 .net *"_ivl_0", 0 0, L_0x5d2d2a831420;  1 drivers
v0x5d2d2a4d0430_0 .net "a", 0 0, L_0x5d2d2a8312e0;  alias, 1 drivers
v0x5d2d2a4d04f0_0 .net "b", 0 0, L_0x5d2d2a831080;  alias, 1 drivers
v0x5d2d2a4d0590_0 .net "out", 0 0, L_0x5d2d2a831540;  alias, 1 drivers
S_0x5d2d2a4d06d0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a4cfe50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8311c0 .functor OR 1, L_0x5d2d2a831b20, L_0x5d2d2a831bc0, C4<0>, C4<0>;
L_0x5d2d2a831250 .functor NOT 1, L_0x5d2d2a8311c0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4d0900_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8311c0;  1 drivers
v0x5d2d2a4d0a00_0 .net "a", 0 0, L_0x5d2d2a831b20;  alias, 1 drivers
v0x5d2d2a4d0ac0_0 .net "b", 0 0, L_0x5d2d2a831bc0;  alias, 1 drivers
v0x5d2d2a4d0b90_0 .net "out", 0 0, L_0x5d2d2a831250;  alias, 1 drivers
S_0x5d2d2a4d0cd0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a4cfe50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8312e0 .functor NOT 1, L_0x5d2d2a831250, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4d0f20_0 .net "a", 0 0, L_0x5d2d2a831250;  alias, 1 drivers
v0x5d2d2a4d0ff0_0 .net "out", 0 0, L_0x5d2d2a8312e0;  alias, 1 drivers
S_0x5d2d2a4d1650 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a4cfbc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a830b80 .functor AND 1, L_0x5d2d2a831b20, L_0x5d2d2a831bc0, C4<1>, C4<1>;
L_0x5d2d2a830ed0 .functor NOT 1, L_0x5d2d2a830b80, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4d1880_0 .net *"_ivl_0", 0 0, L_0x5d2d2a830b80;  1 drivers
v0x5d2d2a4d1980_0 .net "a", 0 0, L_0x5d2d2a831b20;  alias, 1 drivers
v0x5d2d2a4d1a90_0 .net "b", 0 0, L_0x5d2d2a831bc0;  alias, 1 drivers
v0x5d2d2a4d1b80_0 .net "out", 0 0, L_0x5d2d2a830ed0;  alias, 1 drivers
S_0x5d2d2a4d1c80 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a4cfbc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a831680 .functor AND 1, L_0x5d2d2a8315d0, L_0x5d2d2a831540, C4<1>, C4<1>;
L_0x5d2d2a8317a0 .functor NOT 1, L_0x5d2d2a831680, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4d1eb0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a831680;  1 drivers
v0x5d2d2a4d1f90_0 .net "a", 0 0, L_0x5d2d2a8315d0;  alias, 1 drivers
v0x5d2d2a4d2050_0 .net "b", 0 0, L_0x5d2d2a831540;  alias, 1 drivers
v0x5d2d2a4d2140_0 .net "out", 0 0, L_0x5d2d2a8317a0;  alias, 1 drivers
S_0x5d2d2a4d2260 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a4cfbc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a831830 .functor AND 1, L_0x5d2d2a831d40, L_0x5d2d2a831540, C4<1>, C4<1>;
L_0x5d2d2a831950 .functor NOT 1, L_0x5d2d2a831830, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4d2490_0 .net *"_ivl_0", 0 0, L_0x5d2d2a831830;  1 drivers
v0x5d2d2a4d2590_0 .net "a", 0 0, L_0x5d2d2a831d40;  alias, 1 drivers
v0x5d2d2a4d2650_0 .net "b", 0 0, L_0x5d2d2a831540;  alias, 1 drivers
v0x5d2d2a4d26f0_0 .net "out", 0 0, L_0x5d2d2a831950;  alias, 1 drivers
S_0x5d2d2a4d2810 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a4cfbc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a830f40 .functor NOT 1, L_0x5d2d2a830ed0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4d2a80_0 .net "a", 0 0, L_0x5d2d2a830ed0;  alias, 1 drivers
v0x5d2d2a4d2b40_0 .net "out", 0 0, L_0x5d2d2a830f40;  alias, 1 drivers
S_0x5d2d2a4d2c40 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a4cfbc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a831080 .functor NOT 1, L_0x5d2d2a830ce0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4d2e60_0 .net "a", 0 0, L_0x5d2d2a830ce0;  alias, 1 drivers
v0x5d2d2a4d2f40_0 .net "out", 0 0, L_0x5d2d2a831080;  alias, 1 drivers
S_0x5d2d2a4d3090 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a4cfbc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8315d0 .functor NOT 1, L_0x5d2d2a831d40, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4d32b0_0 .net "a", 0 0, L_0x5d2d2a831d40;  alias, 1 drivers
v0x5d2d2a4d3370_0 .net "out", 0 0, L_0x5d2d2a8315d0;  alias, 1 drivers
S_0x5d2d2a4d3430 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a4cfbc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8319e0 .functor NOT 1, L_0x5d2d2a831950, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4d3650_0 .net "a", 0 0, L_0x5d2d2a831950;  alias, 1 drivers
v0x5d2d2a4d3740_0 .net "out", 0 0, L_0x5d2d2a8319e0;  alias, 1 drivers
S_0x5d2d2a4d42b0 .scope generate, "rcpa2Loop[2]" "rcpa2Loop[2]" 4 16, 4 16 0, S_0x5d2d2a4cabd0;
 .timescale -9 -12;
P_0x5d2d2a4d44b0 .param/l "i" 0 4 16, +C4<010>;
S_0x5d2d2a4d4570 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a4d42b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a4d8220_0 .net "Y", 0 0, L_0x5d2d2a830500;  1 drivers
v0x5d2d2a4d8350_0 .net "a", 0 0, L_0x5d2d2a82fac0;  1 drivers
v0x5d2d2a4d8410_0 .net "b", 0 0, L_0x5d2d2a830ae0;  1 drivers
v0x5d2d2a4d84e0_0 .net "cIn", 0 0, L_0x5d2d2a82fca0;  1 drivers
v0x5d2d2a4d85b0_0 .net "cOut", 0 0, L_0x5d2d2a8309a0;  1 drivers
v0x5d2d2a4d8650_0 .net "fIn", 0 0, L_0x5d2d2a830c40;  1 drivers
v0x5d2d2a4d8740_0 .net "fOut", 0 0, L_0x5d2d2a82ff00;  1 drivers
v0x5d2d2a4d87e0_0 .net "notCIn", 0 0, L_0x5d2d2a830040;  1 drivers
v0x5d2d2a4d8880_0 .net "notCOut", 0 0, L_0x5d2d2a830910;  1 drivers
v0x5d2d2a4d89b0_0 .net "notFIn", 0 0, L_0x5d2d2a830590;  1 drivers
v0x5d2d2a4d8aa0_0 .net "notFOut", 0 0, L_0x5d2d2a82fe70;  1 drivers
v0x5d2d2a4d8b90_0 .net "s", 0 0, L_0x5d2d2a830760;  1 drivers
S_0x5d2d2a4d4800 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a4d4570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a4d5ac0_0 .net "a", 0 0, L_0x5d2d2a82fac0;  alias, 1 drivers
v0x5d2d2a4d5b90_0 .net "b", 0 0, L_0x5d2d2a830ae0;  alias, 1 drivers
v0x5d2d2a4d5c60_0 .net "c", 0 0, L_0x5d2d2a830040;  alias, 1 drivers
v0x5d2d2a4d5d60_0 .net "node1", 0 0, L_0x5d2d2a830210;  1 drivers
v0x5d2d2a4d5e50_0 .net "node2", 0 0, L_0x5d2d2a8302a0;  1 drivers
v0x5d2d2a4d5f90_0 .net "out", 0 0, L_0x5d2d2a830500;  alias, 1 drivers
S_0x5d2d2a4d4a70 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a4d4800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8303e0 .functor AND 1, L_0x5d2d2a8302a0, L_0x5d2d2a830040, C4<1>, C4<1>;
L_0x5d2d2a830500 .functor NOT 1, L_0x5d2d2a8303e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4d4ce0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8303e0;  1 drivers
v0x5d2d2a4d4de0_0 .net "a", 0 0, L_0x5d2d2a8302a0;  alias, 1 drivers
v0x5d2d2a4d4ea0_0 .net "b", 0 0, L_0x5d2d2a830040;  alias, 1 drivers
v0x5d2d2a4d4f70_0 .net "out", 0 0, L_0x5d2d2a830500;  alias, 1 drivers
S_0x5d2d2a4d50b0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a4d4800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a830180 .functor OR 1, L_0x5d2d2a82fac0, L_0x5d2d2a830ae0, C4<0>, C4<0>;
L_0x5d2d2a830210 .functor NOT 1, L_0x5d2d2a830180, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4d52e0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a830180;  1 drivers
v0x5d2d2a4d53e0_0 .net "a", 0 0, L_0x5d2d2a82fac0;  alias, 1 drivers
v0x5d2d2a4d54a0_0 .net "b", 0 0, L_0x5d2d2a830ae0;  alias, 1 drivers
v0x5d2d2a4d5570_0 .net "out", 0 0, L_0x5d2d2a830210;  alias, 1 drivers
S_0x5d2d2a4d56b0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a4d4800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8302a0 .functor NOT 1, L_0x5d2d2a830210, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4d5900_0 .net "a", 0 0, L_0x5d2d2a830210;  alias, 1 drivers
v0x5d2d2a4d59d0_0 .net "out", 0 0, L_0x5d2d2a8302a0;  alias, 1 drivers
S_0x5d2d2a4d6030 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a4d4570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a82fd50 .functor AND 1, L_0x5d2d2a82fac0, L_0x5d2d2a830ae0, C4<1>, C4<1>;
L_0x5d2d2a82fe70 .functor NOT 1, L_0x5d2d2a82fd50, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4d6260_0 .net *"_ivl_0", 0 0, L_0x5d2d2a82fd50;  1 drivers
v0x5d2d2a4d6360_0 .net "a", 0 0, L_0x5d2d2a82fac0;  alias, 1 drivers
v0x5d2d2a4d6470_0 .net "b", 0 0, L_0x5d2d2a830ae0;  alias, 1 drivers
v0x5d2d2a4d6560_0 .net "out", 0 0, L_0x5d2d2a82fe70;  alias, 1 drivers
S_0x5d2d2a4d6660 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a4d4570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a830640 .functor AND 1, L_0x5d2d2a830590, L_0x5d2d2a830500, C4<1>, C4<1>;
L_0x5d2d2a830760 .functor NOT 1, L_0x5d2d2a830640, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4d6890_0 .net *"_ivl_0", 0 0, L_0x5d2d2a830640;  1 drivers
v0x5d2d2a4d6970_0 .net "a", 0 0, L_0x5d2d2a830590;  alias, 1 drivers
v0x5d2d2a4d6a30_0 .net "b", 0 0, L_0x5d2d2a830500;  alias, 1 drivers
v0x5d2d2a4d6b20_0 .net "out", 0 0, L_0x5d2d2a830760;  alias, 1 drivers
S_0x5d2d2a4d6c40 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a4d4570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8307f0 .functor AND 1, L_0x5d2d2a830c40, L_0x5d2d2a830500, C4<1>, C4<1>;
L_0x5d2d2a830910 .functor NOT 1, L_0x5d2d2a8307f0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4d6e70_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8307f0;  1 drivers
v0x5d2d2a4d6f70_0 .net "a", 0 0, L_0x5d2d2a830c40;  alias, 1 drivers
v0x5d2d2a4d7030_0 .net "b", 0 0, L_0x5d2d2a830500;  alias, 1 drivers
v0x5d2d2a4d70d0_0 .net "out", 0 0, L_0x5d2d2a830910;  alias, 1 drivers
S_0x5d2d2a4d71f0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a4d4570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a82ff00 .functor NOT 1, L_0x5d2d2a82fe70, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4d7460_0 .net "a", 0 0, L_0x5d2d2a82fe70;  alias, 1 drivers
v0x5d2d2a4d7520_0 .net "out", 0 0, L_0x5d2d2a82ff00;  alias, 1 drivers
S_0x5d2d2a4d7620 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a4d4570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a830040 .functor NOT 1, L_0x5d2d2a82fca0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4d7840_0 .net "a", 0 0, L_0x5d2d2a82fca0;  alias, 1 drivers
v0x5d2d2a4d7920_0 .net "out", 0 0, L_0x5d2d2a830040;  alias, 1 drivers
S_0x5d2d2a4d7a70 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a4d4570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a830590 .functor NOT 1, L_0x5d2d2a830c40, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4d7c90_0 .net "a", 0 0, L_0x5d2d2a830c40;  alias, 1 drivers
v0x5d2d2a4d7d50_0 .net "out", 0 0, L_0x5d2d2a830590;  alias, 1 drivers
S_0x5d2d2a4d7e10 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a4d4570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8309a0 .functor NOT 1, L_0x5d2d2a830910, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4d8030_0 .net "a", 0 0, L_0x5d2d2a830910;  alias, 1 drivers
v0x5d2d2a4d8120_0 .net "out", 0 0, L_0x5d2d2a8309a0;  alias, 1 drivers
S_0x5d2d2a4d8c90 .scope generate, "rcpa2Loop[3]" "rcpa2Loop[3]" 4 16, 4 16 0, S_0x5d2d2a4cabd0;
 .timescale -9 -12;
P_0x5d2d2a4d8e90 .param/l "i" 0 4 16, +C4<011>;
S_0x5d2d2a4d8f70 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a4d8c90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a4dcbf0_0 .net "Y", 0 0, L_0x5d2d2a82f3a0;  1 drivers
v0x5d2d2a4dcd20_0 .net "a", 0 0, L_0x5d2d2a82f980;  1 drivers
v0x5d2d2a4dcde0_0 .net "b", 0 0, L_0x5d2d2a82fa20;  1 drivers
v0x5d2d2a4dceb0_0 .net "cIn", 0 0, L_0x5d2d2a82fb60;  1 drivers
v0x5d2d2a4dcf80_0 .net "cOut", 0 0, L_0x5d2d2a82f840;  1 drivers
v0x5d2d2a4dd020_0 .net "fIn", 0 0, L_0x5d2d2a82fc00;  1 drivers
v0x5d2d2a4dd110_0 .net "fOut", 0 0, L_0x5d2d2a82eda0;  1 drivers
v0x5d2d2a4dd1b0_0 .net "notCIn", 0 0, L_0x5d2d2a82eee0;  1 drivers
v0x5d2d2a4dd250_0 .net "notCOut", 0 0, L_0x5d2d2a82f7b0;  1 drivers
v0x5d2d2a4dd380_0 .net "notFIn", 0 0, L_0x5d2d2a82f430;  1 drivers
v0x5d2d2a4dd470_0 .net "notFOut", 0 0, L_0x5d2d2a82ed10;  1 drivers
v0x5d2d2a4dd560_0 .net "s", 0 0, L_0x5d2d2a82f600;  1 drivers
S_0x5d2d2a4d9200 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a4d8f70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a4da490_0 .net "a", 0 0, L_0x5d2d2a82f980;  alias, 1 drivers
v0x5d2d2a4da560_0 .net "b", 0 0, L_0x5d2d2a82fa20;  alias, 1 drivers
v0x5d2d2a4da630_0 .net "c", 0 0, L_0x5d2d2a82eee0;  alias, 1 drivers
v0x5d2d2a4da730_0 .net "node1", 0 0, L_0x5d2d2a82f0b0;  1 drivers
v0x5d2d2a4da820_0 .net "node2", 0 0, L_0x5d2d2a82f140;  1 drivers
v0x5d2d2a4da960_0 .net "out", 0 0, L_0x5d2d2a82f3a0;  alias, 1 drivers
S_0x5d2d2a4d9470 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a4d9200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a82f280 .functor AND 1, L_0x5d2d2a82f140, L_0x5d2d2a82eee0, C4<1>, C4<1>;
L_0x5d2d2a82f3a0 .functor NOT 1, L_0x5d2d2a82f280, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4d96e0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a82f280;  1 drivers
v0x5d2d2a4d97e0_0 .net "a", 0 0, L_0x5d2d2a82f140;  alias, 1 drivers
v0x5d2d2a4d98a0_0 .net "b", 0 0, L_0x5d2d2a82eee0;  alias, 1 drivers
v0x5d2d2a4d9940_0 .net "out", 0 0, L_0x5d2d2a82f3a0;  alias, 1 drivers
S_0x5d2d2a4d9a80 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a4d9200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a82f020 .functor OR 1, L_0x5d2d2a82f980, L_0x5d2d2a82fa20, C4<0>, C4<0>;
L_0x5d2d2a82f0b0 .functor NOT 1, L_0x5d2d2a82f020, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4d9cb0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a82f020;  1 drivers
v0x5d2d2a4d9db0_0 .net "a", 0 0, L_0x5d2d2a82f980;  alias, 1 drivers
v0x5d2d2a4d9e70_0 .net "b", 0 0, L_0x5d2d2a82fa20;  alias, 1 drivers
v0x5d2d2a4d9f40_0 .net "out", 0 0, L_0x5d2d2a82f0b0;  alias, 1 drivers
S_0x5d2d2a4da080 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a4d9200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a82f140 .functor NOT 1, L_0x5d2d2a82f0b0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4da2d0_0 .net "a", 0 0, L_0x5d2d2a82f0b0;  alias, 1 drivers
v0x5d2d2a4da3a0_0 .net "out", 0 0, L_0x5d2d2a82f140;  alias, 1 drivers
S_0x5d2d2a4daa00 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a4d8f70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a82d7f0 .functor AND 1, L_0x5d2d2a82f980, L_0x5d2d2a82fa20, C4<1>, C4<1>;
L_0x5d2d2a82ed10 .functor NOT 1, L_0x5d2d2a82d7f0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4dac30_0 .net *"_ivl_0", 0 0, L_0x5d2d2a82d7f0;  1 drivers
v0x5d2d2a4dad30_0 .net "a", 0 0, L_0x5d2d2a82f980;  alias, 1 drivers
v0x5d2d2a4dae40_0 .net "b", 0 0, L_0x5d2d2a82fa20;  alias, 1 drivers
v0x5d2d2a4daf30_0 .net "out", 0 0, L_0x5d2d2a82ed10;  alias, 1 drivers
S_0x5d2d2a4db030 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a4d8f70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a82f4e0 .functor AND 1, L_0x5d2d2a82f430, L_0x5d2d2a82f3a0, C4<1>, C4<1>;
L_0x5d2d2a82f600 .functor NOT 1, L_0x5d2d2a82f4e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4db260_0 .net *"_ivl_0", 0 0, L_0x5d2d2a82f4e0;  1 drivers
v0x5d2d2a4db340_0 .net "a", 0 0, L_0x5d2d2a82f430;  alias, 1 drivers
v0x5d2d2a4db400_0 .net "b", 0 0, L_0x5d2d2a82f3a0;  alias, 1 drivers
v0x5d2d2a4db4f0_0 .net "out", 0 0, L_0x5d2d2a82f600;  alias, 1 drivers
S_0x5d2d2a4db610 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a4d8f70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a82f690 .functor AND 1, L_0x5d2d2a82fc00, L_0x5d2d2a82f3a0, C4<1>, C4<1>;
L_0x5d2d2a82f7b0 .functor NOT 1, L_0x5d2d2a82f690, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4db840_0 .net *"_ivl_0", 0 0, L_0x5d2d2a82f690;  1 drivers
v0x5d2d2a4db940_0 .net "a", 0 0, L_0x5d2d2a82fc00;  alias, 1 drivers
v0x5d2d2a4dba00_0 .net "b", 0 0, L_0x5d2d2a82f3a0;  alias, 1 drivers
v0x5d2d2a4dbaa0_0 .net "out", 0 0, L_0x5d2d2a82f7b0;  alias, 1 drivers
S_0x5d2d2a4dbbc0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a4d8f70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a82eda0 .functor NOT 1, L_0x5d2d2a82ed10, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4dbe30_0 .net "a", 0 0, L_0x5d2d2a82ed10;  alias, 1 drivers
v0x5d2d2a4dbef0_0 .net "out", 0 0, L_0x5d2d2a82eda0;  alias, 1 drivers
S_0x5d2d2a4dbff0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a4d8f70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a82eee0 .functor NOT 1, L_0x5d2d2a82fb60, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4dc210_0 .net "a", 0 0, L_0x5d2d2a82fb60;  alias, 1 drivers
v0x5d2d2a4dc2f0_0 .net "out", 0 0, L_0x5d2d2a82eee0;  alias, 1 drivers
S_0x5d2d2a4dc440 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a4d8f70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a82f430 .functor NOT 1, L_0x5d2d2a82fc00, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4dc660_0 .net "a", 0 0, L_0x5d2d2a82fc00;  alias, 1 drivers
v0x5d2d2a4dc720_0 .net "out", 0 0, L_0x5d2d2a82f430;  alias, 1 drivers
S_0x5d2d2a4dc7e0 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a4d8f70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a82f840 .functor NOT 1, L_0x5d2d2a82f7b0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4dca00_0 .net "a", 0 0, L_0x5d2d2a82f7b0;  alias, 1 drivers
v0x5d2d2a4dcaf0_0 .net "out", 0 0, L_0x5d2d2a82f840;  alias, 1 drivers
S_0x5d2d2a4dd660 .scope generate, "rcpa2Loop[4]" "rcpa2Loop[4]" 4 16, 4 16 0, S_0x5d2d2a4cabd0;
 .timescale -9 -12;
P_0x5d2d2a4dd8b0 .param/l "i" 0 4 16, +C4<0100>;
S_0x5d2d2a4dd990 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a4dd660;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a4e15e0_0 .net "Y", 0 0, L_0x5d2d2a82e0a0;  1 drivers
v0x5d2d2a4e1710_0 .net "a", 0 0, L_0x5d2d2a82e680;  1 drivers
v0x5d2d2a4e17d0_0 .net "b", 0 0, L_0x5d2d2a82e7b0;  1 drivers
v0x5d2d2a4e18a0_0 .net "cIn", 0 0, L_0x5d2d2a82e8e0;  1 drivers
v0x5d2d2a4e1970_0 .net "cOut", 0 0, L_0x5d2d2a82e540;  1 drivers
v0x5d2d2a4e1a10_0 .net "fIn", 0 0, L_0x5d2d2a82ea10;  1 drivers
v0x5d2d2a4e1b00_0 .net "fOut", 0 0, L_0x5d2d2a82daa0;  1 drivers
v0x5d2d2a4e1ba0_0 .net "notCIn", 0 0, L_0x5d2d2a82dbe0;  1 drivers
v0x5d2d2a4e1c40_0 .net "notCOut", 0 0, L_0x5d2d2a82e4b0;  1 drivers
v0x5d2d2a4e1d70_0 .net "notFIn", 0 0, L_0x5d2d2a82e130;  1 drivers
v0x5d2d2a4e1e60_0 .net "notFOut", 0 0, L_0x5d2d2a82da10;  1 drivers
v0x5d2d2a4e1f50_0 .net "s", 0 0, L_0x5d2d2a82e300;  1 drivers
S_0x5d2d2a4ddc20 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a4dd990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a4dee80_0 .net "a", 0 0, L_0x5d2d2a82e680;  alias, 1 drivers
v0x5d2d2a4def50_0 .net "b", 0 0, L_0x5d2d2a82e7b0;  alias, 1 drivers
v0x5d2d2a4df020_0 .net "c", 0 0, L_0x5d2d2a82dbe0;  alias, 1 drivers
v0x5d2d2a4df120_0 .net "node1", 0 0, L_0x5d2d2a82ddb0;  1 drivers
v0x5d2d2a4df210_0 .net "node2", 0 0, L_0x5d2d2a82de40;  1 drivers
v0x5d2d2a4df350_0 .net "out", 0 0, L_0x5d2d2a82e0a0;  alias, 1 drivers
S_0x5d2d2a4dde90 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a4ddc20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a82df80 .functor AND 1, L_0x5d2d2a82de40, L_0x5d2d2a82dbe0, C4<1>, C4<1>;
L_0x5d2d2a82e0a0 .functor NOT 1, L_0x5d2d2a82df80, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4de100_0 .net *"_ivl_0", 0 0, L_0x5d2d2a82df80;  1 drivers
v0x5d2d2a4de200_0 .net "a", 0 0, L_0x5d2d2a82de40;  alias, 1 drivers
v0x5d2d2a4de2c0_0 .net "b", 0 0, L_0x5d2d2a82dbe0;  alias, 1 drivers
v0x5d2d2a4de360_0 .net "out", 0 0, L_0x5d2d2a82e0a0;  alias, 1 drivers
S_0x5d2d2a4de4a0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a4ddc20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a82dd20 .functor OR 1, L_0x5d2d2a82e680, L_0x5d2d2a82e7b0, C4<0>, C4<0>;
L_0x5d2d2a82ddb0 .functor NOT 1, L_0x5d2d2a82dd20, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4de6d0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a82dd20;  1 drivers
v0x5d2d2a4de7d0_0 .net "a", 0 0, L_0x5d2d2a82e680;  alias, 1 drivers
v0x5d2d2a4de890_0 .net "b", 0 0, L_0x5d2d2a82e7b0;  alias, 1 drivers
v0x5d2d2a4de930_0 .net "out", 0 0, L_0x5d2d2a82ddb0;  alias, 1 drivers
S_0x5d2d2a4dea70 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a4ddc20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a82de40 .functor NOT 1, L_0x5d2d2a82ddb0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4decc0_0 .net "a", 0 0, L_0x5d2d2a82ddb0;  alias, 1 drivers
v0x5d2d2a4ded90_0 .net "out", 0 0, L_0x5d2d2a82de40;  alias, 1 drivers
S_0x5d2d2a4df3f0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a4dd990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a82d860 .functor AND 1, L_0x5d2d2a82e680, L_0x5d2d2a82e7b0, C4<1>, C4<1>;
L_0x5d2d2a82da10 .functor NOT 1, L_0x5d2d2a82d860, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4df620_0 .net *"_ivl_0", 0 0, L_0x5d2d2a82d860;  1 drivers
v0x5d2d2a4df720_0 .net "a", 0 0, L_0x5d2d2a82e680;  alias, 1 drivers
v0x5d2d2a4df830_0 .net "b", 0 0, L_0x5d2d2a82e7b0;  alias, 1 drivers
v0x5d2d2a4df920_0 .net "out", 0 0, L_0x5d2d2a82da10;  alias, 1 drivers
S_0x5d2d2a4dfa20 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a4dd990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a82e1e0 .functor AND 1, L_0x5d2d2a82e130, L_0x5d2d2a82e0a0, C4<1>, C4<1>;
L_0x5d2d2a82e300 .functor NOT 1, L_0x5d2d2a82e1e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4dfc50_0 .net *"_ivl_0", 0 0, L_0x5d2d2a82e1e0;  1 drivers
v0x5d2d2a4dfd30_0 .net "a", 0 0, L_0x5d2d2a82e130;  alias, 1 drivers
v0x5d2d2a4dfdf0_0 .net "b", 0 0, L_0x5d2d2a82e0a0;  alias, 1 drivers
v0x5d2d2a4dfee0_0 .net "out", 0 0, L_0x5d2d2a82e300;  alias, 1 drivers
S_0x5d2d2a4e0000 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a4dd990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a82e390 .functor AND 1, L_0x5d2d2a82ea10, L_0x5d2d2a82e0a0, C4<1>, C4<1>;
L_0x5d2d2a82e4b0 .functor NOT 1, L_0x5d2d2a82e390, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4e0230_0 .net *"_ivl_0", 0 0, L_0x5d2d2a82e390;  1 drivers
v0x5d2d2a4e0330_0 .net "a", 0 0, L_0x5d2d2a82ea10;  alias, 1 drivers
v0x5d2d2a4e03f0_0 .net "b", 0 0, L_0x5d2d2a82e0a0;  alias, 1 drivers
v0x5d2d2a4e0490_0 .net "out", 0 0, L_0x5d2d2a82e4b0;  alias, 1 drivers
S_0x5d2d2a4e05b0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a4dd990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a82daa0 .functor NOT 1, L_0x5d2d2a82da10, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4e0820_0 .net "a", 0 0, L_0x5d2d2a82da10;  alias, 1 drivers
v0x5d2d2a4e08e0_0 .net "out", 0 0, L_0x5d2d2a82daa0;  alias, 1 drivers
S_0x5d2d2a4e09e0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a4dd990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a82dbe0 .functor NOT 1, L_0x5d2d2a82e8e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4e0c00_0 .net "a", 0 0, L_0x5d2d2a82e8e0;  alias, 1 drivers
v0x5d2d2a4e0ce0_0 .net "out", 0 0, L_0x5d2d2a82dbe0;  alias, 1 drivers
S_0x5d2d2a4e0e30 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a4dd990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a82e130 .functor NOT 1, L_0x5d2d2a82ea10, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4e1050_0 .net "a", 0 0, L_0x5d2d2a82ea10;  alias, 1 drivers
v0x5d2d2a4e1110_0 .net "out", 0 0, L_0x5d2d2a82e130;  alias, 1 drivers
S_0x5d2d2a4e11d0 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a4dd990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a82e540 .functor NOT 1, L_0x5d2d2a82e4b0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4e13f0_0 .net "a", 0 0, L_0x5d2d2a82e4b0;  alias, 1 drivers
v0x5d2d2a4e14e0_0 .net "out", 0 0, L_0x5d2d2a82e540;  alias, 1 drivers
S_0x5d2d2a4e2050 .scope generate, "rcpa2Loop[5]" "rcpa2Loop[5]" 4 16, 4 16 0, S_0x5d2d2a4cabd0;
 .timescale -9 -12;
P_0x5d2d2a4e2250 .param/l "i" 0 4 16, +C4<0101>;
S_0x5d2d2a4e2330 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a4e2050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a4e5fb0_0 .net "Y", 0 0, L_0x5d2d2a82cee0;  1 drivers
v0x5d2d2a4e60e0_0 .net "a", 0 0, L_0x5d2d2a82d510;  1 drivers
v0x5d2d2a4e61a0_0 .net "b", 0 0, L_0x5d2d2a82d5b0;  1 drivers
v0x5d2d2a4e6270_0 .net "cIn", 0 0, L_0x5d2d2a82d6b0;  1 drivers
v0x5d2d2a4e6340_0 .net "cOut", 0 0, L_0x5d2d2a82d380;  1 drivers
v0x5d2d2a4e63e0_0 .net "fIn", 0 0, L_0x5d2d2a82d750;  1 drivers
v0x5d2d2a4e64d0_0 .net "fOut", 0 0, L_0x5d2d2a82c980;  1 drivers
v0x5d2d2a4e6570_0 .net "notCIn", 0 0, L_0x5d2d2a82ca80;  1 drivers
v0x5d2d2a4e6610_0 .net "notCOut", 0 0, L_0x5d2d2a82d2f0;  1 drivers
v0x5d2d2a4e6740_0 .net "notFIn", 0 0, L_0x5d2d2a82cf70;  1 drivers
v0x5d2d2a4e6830_0 .net "notFOut", 0 0, L_0x5d2d2a82c910;  1 drivers
v0x5d2d2a4e6920_0 .net "s", 0 0, L_0x5d2d2a82d140;  1 drivers
S_0x5d2d2a4e25c0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a4e2330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a4e3850_0 .net "a", 0 0, L_0x5d2d2a82d510;  alias, 1 drivers
v0x5d2d2a4e3920_0 .net "b", 0 0, L_0x5d2d2a82d5b0;  alias, 1 drivers
v0x5d2d2a4e39f0_0 .net "c", 0 0, L_0x5d2d2a82ca80;  alias, 1 drivers
v0x5d2d2a4e3af0_0 .net "node1", 0 0, L_0x5d2d2a82cbf0;  1 drivers
v0x5d2d2a4e3be0_0 .net "node2", 0 0, L_0x5d2d2a82cc80;  1 drivers
v0x5d2d2a4e3d20_0 .net "out", 0 0, L_0x5d2d2a82cee0;  alias, 1 drivers
S_0x5d2d2a4e2830 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a4e25c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a82cdc0 .functor AND 1, L_0x5d2d2a82cc80, L_0x5d2d2a82ca80, C4<1>, C4<1>;
L_0x5d2d2a82cee0 .functor NOT 1, L_0x5d2d2a82cdc0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4e2aa0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a82cdc0;  1 drivers
v0x5d2d2a4e2ba0_0 .net "a", 0 0, L_0x5d2d2a82cc80;  alias, 1 drivers
v0x5d2d2a4e2c60_0 .net "b", 0 0, L_0x5d2d2a82ca80;  alias, 1 drivers
v0x5d2d2a4e2d00_0 .net "out", 0 0, L_0x5d2d2a82cee0;  alias, 1 drivers
S_0x5d2d2a4e2e40 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a4e25c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a82cb80 .functor OR 1, L_0x5d2d2a82d510, L_0x5d2d2a82d5b0, C4<0>, C4<0>;
L_0x5d2d2a82cbf0 .functor NOT 1, L_0x5d2d2a82cb80, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4e3070_0 .net *"_ivl_0", 0 0, L_0x5d2d2a82cb80;  1 drivers
v0x5d2d2a4e3170_0 .net "a", 0 0, L_0x5d2d2a82d510;  alias, 1 drivers
v0x5d2d2a4e3230_0 .net "b", 0 0, L_0x5d2d2a82d5b0;  alias, 1 drivers
v0x5d2d2a4e3300_0 .net "out", 0 0, L_0x5d2d2a82cbf0;  alias, 1 drivers
S_0x5d2d2a4e3440 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a4e25c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a82cc80 .functor NOT 1, L_0x5d2d2a82cbf0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4e3690_0 .net "a", 0 0, L_0x5d2d2a82cbf0;  alias, 1 drivers
v0x5d2d2a4e3760_0 .net "out", 0 0, L_0x5d2d2a82cc80;  alias, 1 drivers
S_0x5d2d2a4e3dc0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a4e2330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a82c780 .functor AND 1, L_0x5d2d2a82d510, L_0x5d2d2a82d5b0, C4<1>, C4<1>;
L_0x5d2d2a82c910 .functor NOT 1, L_0x5d2d2a82c780, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4e3ff0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a82c780;  1 drivers
v0x5d2d2a4e40f0_0 .net "a", 0 0, L_0x5d2d2a82d510;  alias, 1 drivers
v0x5d2d2a4e4200_0 .net "b", 0 0, L_0x5d2d2a82d5b0;  alias, 1 drivers
v0x5d2d2a4e42f0_0 .net "out", 0 0, L_0x5d2d2a82c910;  alias, 1 drivers
S_0x5d2d2a4e43f0 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a4e2330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a82d020 .functor AND 1, L_0x5d2d2a82cf70, L_0x5d2d2a82cee0, C4<1>, C4<1>;
L_0x5d2d2a82d140 .functor NOT 1, L_0x5d2d2a82d020, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4e4620_0 .net *"_ivl_0", 0 0, L_0x5d2d2a82d020;  1 drivers
v0x5d2d2a4e4700_0 .net "a", 0 0, L_0x5d2d2a82cf70;  alias, 1 drivers
v0x5d2d2a4e47c0_0 .net "b", 0 0, L_0x5d2d2a82cee0;  alias, 1 drivers
v0x5d2d2a4e48b0_0 .net "out", 0 0, L_0x5d2d2a82d140;  alias, 1 drivers
S_0x5d2d2a4e49d0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a4e2330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a82d1d0 .functor AND 1, L_0x5d2d2a82d750, L_0x5d2d2a82cee0, C4<1>, C4<1>;
L_0x5d2d2a82d2f0 .functor NOT 1, L_0x5d2d2a82d1d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4e4c00_0 .net *"_ivl_0", 0 0, L_0x5d2d2a82d1d0;  1 drivers
v0x5d2d2a4e4d00_0 .net "a", 0 0, L_0x5d2d2a82d750;  alias, 1 drivers
v0x5d2d2a4e4dc0_0 .net "b", 0 0, L_0x5d2d2a82cee0;  alias, 1 drivers
v0x5d2d2a4e4e60_0 .net "out", 0 0, L_0x5d2d2a82d2f0;  alias, 1 drivers
S_0x5d2d2a4e4f80 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a4e2330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a82c980 .functor NOT 1, L_0x5d2d2a82c910, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4e51f0_0 .net "a", 0 0, L_0x5d2d2a82c910;  alias, 1 drivers
v0x5d2d2a4e52b0_0 .net "out", 0 0, L_0x5d2d2a82c980;  alias, 1 drivers
S_0x5d2d2a4e53b0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a4e2330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a82ca80 .functor NOT 1, L_0x5d2d2a82d6b0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4e55d0_0 .net "a", 0 0, L_0x5d2d2a82d6b0;  alias, 1 drivers
v0x5d2d2a4e56b0_0 .net "out", 0 0, L_0x5d2d2a82ca80;  alias, 1 drivers
S_0x5d2d2a4e5800 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a4e2330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a82cf70 .functor NOT 1, L_0x5d2d2a82d750, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4e5a20_0 .net "a", 0 0, L_0x5d2d2a82d750;  alias, 1 drivers
v0x5d2d2a4e5ae0_0 .net "out", 0 0, L_0x5d2d2a82cf70;  alias, 1 drivers
S_0x5d2d2a4e5ba0 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a4e2330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a82d380 .functor NOT 1, L_0x5d2d2a82d2f0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4e5dc0_0 .net "a", 0 0, L_0x5d2d2a82d2f0;  alias, 1 drivers
v0x5d2d2a4e5eb0_0 .net "out", 0 0, L_0x5d2d2a82d380;  alias, 1 drivers
S_0x5d2d2a4e6a20 .scope generate, "rcpa2Loop[6]" "rcpa2Loop[6]" 4 16, 4 16 0, S_0x5d2d2a4cabd0;
 .timescale -9 -12;
P_0x5d2d2a4e6c20 .param/l "i" 0 4 16, +C4<0110>;
S_0x5d2d2a4e6d00 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a4e6a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a4ea980_0 .net "Y", 0 0, L_0x5d2d2a82bf00;  1 drivers
v0x5d2d2a4eaab0_0 .net "a", 0 0, L_0x5d2d2a82c3c0;  1 drivers
v0x5d2d2a4eab70_0 .net "b", 0 0, L_0x5d2d2a82c460;  1 drivers
v0x5d2d2a4eac40_0 .net "cIn", 0 0, L_0x5d2d2a82c550;  1 drivers
v0x5d2d2a4ead10_0 .net "cOut", 0 0, L_0x5d2d2a82c2c0;  1 drivers
v0x5d2d2a4eadb0_0 .net "fIn", 0 0, L_0x5d2d2a82c640;  1 drivers
v0x5d2d2a4eaea0_0 .net "fOut", 0 0, L_0x5d2d2a82ba20;  1 drivers
v0x5d2d2a4eaf40_0 .net "notCIn", 0 0, L_0x5d2d2a82bb20;  1 drivers
v0x5d2d2a4eafe0_0 .net "notCOut", 0 0, L_0x5d2d2a82c250;  1 drivers
v0x5d2d2a4eb110_0 .net "notFIn", 0 0, L_0x5d2d2a82bf70;  1 drivers
v0x5d2d2a4eb200_0 .net "notFOut", 0 0, L_0x5d2d2a82b9b0;  1 drivers
v0x5d2d2a4eb2f0_0 .net "s", 0 0, L_0x5d2d2a82c0e0;  1 drivers
S_0x5d2d2a4e6f90 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a4e6d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a4e8220_0 .net "a", 0 0, L_0x5d2d2a82c3c0;  alias, 1 drivers
v0x5d2d2a4e82f0_0 .net "b", 0 0, L_0x5d2d2a82c460;  alias, 1 drivers
v0x5d2d2a4e83c0_0 .net "c", 0 0, L_0x5d2d2a82bb20;  alias, 1 drivers
v0x5d2d2a4e84c0_0 .net "node1", 0 0, L_0x5d2d2a82bc90;  1 drivers
v0x5d2d2a4e85b0_0 .net "node2", 0 0, L_0x5d2d2a82bd00;  1 drivers
v0x5d2d2a4e86f0_0 .net "out", 0 0, L_0x5d2d2a82bf00;  alias, 1 drivers
S_0x5d2d2a4e7200 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a4e6f90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a82be00 .functor AND 1, L_0x5d2d2a82bd00, L_0x5d2d2a82bb20, C4<1>, C4<1>;
L_0x5d2d2a82bf00 .functor NOT 1, L_0x5d2d2a82be00, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4e7470_0 .net *"_ivl_0", 0 0, L_0x5d2d2a82be00;  1 drivers
v0x5d2d2a4e7570_0 .net "a", 0 0, L_0x5d2d2a82bd00;  alias, 1 drivers
v0x5d2d2a4e7630_0 .net "b", 0 0, L_0x5d2d2a82bb20;  alias, 1 drivers
v0x5d2d2a4e76d0_0 .net "out", 0 0, L_0x5d2d2a82bf00;  alias, 1 drivers
S_0x5d2d2a4e7810 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a4e6f90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a82bc20 .functor OR 1, L_0x5d2d2a82c3c0, L_0x5d2d2a82c460, C4<0>, C4<0>;
L_0x5d2d2a82bc90 .functor NOT 1, L_0x5d2d2a82bc20, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4e7a40_0 .net *"_ivl_0", 0 0, L_0x5d2d2a82bc20;  1 drivers
v0x5d2d2a4e7b40_0 .net "a", 0 0, L_0x5d2d2a82c3c0;  alias, 1 drivers
v0x5d2d2a4e7c00_0 .net "b", 0 0, L_0x5d2d2a82c460;  alias, 1 drivers
v0x5d2d2a4e7cd0_0 .net "out", 0 0, L_0x5d2d2a82bc90;  alias, 1 drivers
S_0x5d2d2a4e7e10 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a4e6f90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a82bd00 .functor NOT 1, L_0x5d2d2a82bc90, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4e8060_0 .net "a", 0 0, L_0x5d2d2a82bc90;  alias, 1 drivers
v0x5d2d2a4e8130_0 .net "out", 0 0, L_0x5d2d2a82bd00;  alias, 1 drivers
S_0x5d2d2a4e8790 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a4e6d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a82b820 .functor AND 1, L_0x5d2d2a82c3c0, L_0x5d2d2a82c460, C4<1>, C4<1>;
L_0x5d2d2a82b9b0 .functor NOT 1, L_0x5d2d2a82b820, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4e89c0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a82b820;  1 drivers
v0x5d2d2a4e8ac0_0 .net "a", 0 0, L_0x5d2d2a82c3c0;  alias, 1 drivers
v0x5d2d2a4e8bd0_0 .net "b", 0 0, L_0x5d2d2a82c460;  alias, 1 drivers
v0x5d2d2a4e8cc0_0 .net "out", 0 0, L_0x5d2d2a82b9b0;  alias, 1 drivers
S_0x5d2d2a4e8dc0 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a4e6d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a82bfe0 .functor AND 1, L_0x5d2d2a82bf70, L_0x5d2d2a82bf00, C4<1>, C4<1>;
L_0x5d2d2a82c0e0 .functor NOT 1, L_0x5d2d2a82bfe0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4e8ff0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a82bfe0;  1 drivers
v0x5d2d2a4e90d0_0 .net "a", 0 0, L_0x5d2d2a82bf70;  alias, 1 drivers
v0x5d2d2a4e9190_0 .net "b", 0 0, L_0x5d2d2a82bf00;  alias, 1 drivers
v0x5d2d2a4e9280_0 .net "out", 0 0, L_0x5d2d2a82c0e0;  alias, 1 drivers
S_0x5d2d2a4e93a0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a4e6d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a82c150 .functor AND 1, L_0x5d2d2a82c640, L_0x5d2d2a82bf00, C4<1>, C4<1>;
L_0x5d2d2a82c250 .functor NOT 1, L_0x5d2d2a82c150, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4e95d0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a82c150;  1 drivers
v0x5d2d2a4e96d0_0 .net "a", 0 0, L_0x5d2d2a82c640;  alias, 1 drivers
v0x5d2d2a4e9790_0 .net "b", 0 0, L_0x5d2d2a82bf00;  alias, 1 drivers
v0x5d2d2a4e9830_0 .net "out", 0 0, L_0x5d2d2a82c250;  alias, 1 drivers
S_0x5d2d2a4e9950 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a4e6d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a82ba20 .functor NOT 1, L_0x5d2d2a82b9b0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4e9bc0_0 .net "a", 0 0, L_0x5d2d2a82b9b0;  alias, 1 drivers
v0x5d2d2a4e9c80_0 .net "out", 0 0, L_0x5d2d2a82ba20;  alias, 1 drivers
S_0x5d2d2a4e9d80 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a4e6d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a82bb20 .functor NOT 1, L_0x5d2d2a82c550, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4e9fa0_0 .net "a", 0 0, L_0x5d2d2a82c550;  alias, 1 drivers
v0x5d2d2a4ea080_0 .net "out", 0 0, L_0x5d2d2a82bb20;  alias, 1 drivers
S_0x5d2d2a4ea1d0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a4e6d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a82bf70 .functor NOT 1, L_0x5d2d2a82c640, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4ea3f0_0 .net "a", 0 0, L_0x5d2d2a82c640;  alias, 1 drivers
v0x5d2d2a4ea4b0_0 .net "out", 0 0, L_0x5d2d2a82bf70;  alias, 1 drivers
S_0x5d2d2a4ea570 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a4e6d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a82c2c0 .functor NOT 1, L_0x5d2d2a82c250, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4ea790_0 .net "a", 0 0, L_0x5d2d2a82c250;  alias, 1 drivers
v0x5d2d2a4ea880_0 .net "out", 0 0, L_0x5d2d2a82c2c0;  alias, 1 drivers
S_0x5d2d2a4eb3f0 .scope generate, "rcpa2Loop[7]" "rcpa2Loop[7]" 4 16, 4 16 0, S_0x5d2d2a4cabd0;
 .timescale -9 -12;
P_0x5d2d2a4eb5f0 .param/l "i" 0 4 16, +C4<0111>;
S_0x5d2d2a4eb6d0 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a4eb3f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a4ef350_0 .net "Y", 0 0, L_0x5d2d2a82b090;  1 drivers
v0x5d2d2a4ef480_0 .net "a", 0 0, L_0x5d2d2a82b5a0;  1 drivers
v0x5d2d2a4ef540_0 .net "b", 0 0, L_0x5d2d2a82b640;  1 drivers
v0x5d2d2a4ef610_0 .net "cIn", 0 0, L_0x5d2d2a82b6e0;  1 drivers
v0x5d2d2a4ef6e0_0 .net "cOut", 0 0, L_0x5d2d2a82b450;  1 drivers
v0x5d2d2a4ef780_0 .net "fIn", 0 0, L_0x5d2d2a82b780;  1 drivers
v0x5d2d2a4ef870_0 .net "fOut", 0 0, L_0x5d2d2a82abb0;  1 drivers
v0x5d2d2a4ef910_0 .net "notCIn", 0 0, L_0x5d2d2a82acb0;  1 drivers
v0x5d2d2a4ef9b0_0 .net "notCOut", 0 0, L_0x5d2d2a82b3e0;  1 drivers
v0x5d2d2a4efae0_0 .net "notFIn", 0 0, L_0x5d2d2a82b100;  1 drivers
v0x5d2d2a4efbd0_0 .net "notFOut", 0 0, L_0x5d2d2a82ab40;  1 drivers
v0x5d2d2a4efcc0_0 .net "s", 0 0, L_0x5d2d2a82b270;  1 drivers
S_0x5d2d2a4eb960 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a4eb6d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a4ecbf0_0 .net "a", 0 0, L_0x5d2d2a82b5a0;  alias, 1 drivers
v0x5d2d2a4eccc0_0 .net "b", 0 0, L_0x5d2d2a82b640;  alias, 1 drivers
v0x5d2d2a4ecd90_0 .net "c", 0 0, L_0x5d2d2a82acb0;  alias, 1 drivers
v0x5d2d2a4ece90_0 .net "node1", 0 0, L_0x5d2d2a82ae20;  1 drivers
v0x5d2d2a4ecf80_0 .net "node2", 0 0, L_0x5d2d2a82ae90;  1 drivers
v0x5d2d2a4ed0c0_0 .net "out", 0 0, L_0x5d2d2a82b090;  alias, 1 drivers
S_0x5d2d2a4ebbd0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a4eb960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a82af90 .functor AND 1, L_0x5d2d2a82ae90, L_0x5d2d2a82acb0, C4<1>, C4<1>;
L_0x5d2d2a82b090 .functor NOT 1, L_0x5d2d2a82af90, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4ebe40_0 .net *"_ivl_0", 0 0, L_0x5d2d2a82af90;  1 drivers
v0x5d2d2a4ebf40_0 .net "a", 0 0, L_0x5d2d2a82ae90;  alias, 1 drivers
v0x5d2d2a4ec000_0 .net "b", 0 0, L_0x5d2d2a82acb0;  alias, 1 drivers
v0x5d2d2a4ec0a0_0 .net "out", 0 0, L_0x5d2d2a82b090;  alias, 1 drivers
S_0x5d2d2a4ec1e0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a4eb960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a82adb0 .functor OR 1, L_0x5d2d2a82b5a0, L_0x5d2d2a82b640, C4<0>, C4<0>;
L_0x5d2d2a82ae20 .functor NOT 1, L_0x5d2d2a82adb0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4ec410_0 .net *"_ivl_0", 0 0, L_0x5d2d2a82adb0;  1 drivers
v0x5d2d2a4ec510_0 .net "a", 0 0, L_0x5d2d2a82b5a0;  alias, 1 drivers
v0x5d2d2a4ec5d0_0 .net "b", 0 0, L_0x5d2d2a82b640;  alias, 1 drivers
v0x5d2d2a4ec6a0_0 .net "out", 0 0, L_0x5d2d2a82ae20;  alias, 1 drivers
S_0x5d2d2a4ec7e0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a4eb960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a82ae90 .functor NOT 1, L_0x5d2d2a82ae20, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4eca30_0 .net "a", 0 0, L_0x5d2d2a82ae20;  alias, 1 drivers
v0x5d2d2a4ecb00_0 .net "out", 0 0, L_0x5d2d2a82ae90;  alias, 1 drivers
S_0x5d2d2a4ed160 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a4eb6d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a82aad0 .functor AND 1, L_0x5d2d2a82b5a0, L_0x5d2d2a82b640, C4<1>, C4<1>;
L_0x5d2d2a82ab40 .functor NOT 1, L_0x5d2d2a82aad0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4ed390_0 .net *"_ivl_0", 0 0, L_0x5d2d2a82aad0;  1 drivers
v0x5d2d2a4ed490_0 .net "a", 0 0, L_0x5d2d2a82b5a0;  alias, 1 drivers
v0x5d2d2a4ed5a0_0 .net "b", 0 0, L_0x5d2d2a82b640;  alias, 1 drivers
v0x5d2d2a4ed690_0 .net "out", 0 0, L_0x5d2d2a82ab40;  alias, 1 drivers
S_0x5d2d2a4ed790 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a4eb6d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a82b170 .functor AND 1, L_0x5d2d2a82b100, L_0x5d2d2a82b090, C4<1>, C4<1>;
L_0x5d2d2a82b270 .functor NOT 1, L_0x5d2d2a82b170, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4ed9c0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a82b170;  1 drivers
v0x5d2d2a4edaa0_0 .net "a", 0 0, L_0x5d2d2a82b100;  alias, 1 drivers
v0x5d2d2a4edb60_0 .net "b", 0 0, L_0x5d2d2a82b090;  alias, 1 drivers
v0x5d2d2a4edc50_0 .net "out", 0 0, L_0x5d2d2a82b270;  alias, 1 drivers
S_0x5d2d2a4edd70 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a4eb6d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a82b2e0 .functor AND 1, L_0x5d2d2a82b780, L_0x5d2d2a82b090, C4<1>, C4<1>;
L_0x5d2d2a82b3e0 .functor NOT 1, L_0x5d2d2a82b2e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4edfa0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a82b2e0;  1 drivers
v0x5d2d2a4ee0a0_0 .net "a", 0 0, L_0x5d2d2a82b780;  alias, 1 drivers
v0x5d2d2a4ee160_0 .net "b", 0 0, L_0x5d2d2a82b090;  alias, 1 drivers
v0x5d2d2a4ee200_0 .net "out", 0 0, L_0x5d2d2a82b3e0;  alias, 1 drivers
S_0x5d2d2a4ee320 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a4eb6d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a82abb0 .functor NOT 1, L_0x5d2d2a82ab40, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4ee590_0 .net "a", 0 0, L_0x5d2d2a82ab40;  alias, 1 drivers
v0x5d2d2a4ee650_0 .net "out", 0 0, L_0x5d2d2a82abb0;  alias, 1 drivers
S_0x5d2d2a4ee750 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a4eb6d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a82acb0 .functor NOT 1, L_0x5d2d2a82b6e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4ee970_0 .net "a", 0 0, L_0x5d2d2a82b6e0;  alias, 1 drivers
v0x5d2d2a4eea50_0 .net "out", 0 0, L_0x5d2d2a82acb0;  alias, 1 drivers
S_0x5d2d2a4eeba0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a4eb6d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a82b100 .functor NOT 1, L_0x5d2d2a82b780, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4eedc0_0 .net "a", 0 0, L_0x5d2d2a82b780;  alias, 1 drivers
v0x5d2d2a4eee80_0 .net "out", 0 0, L_0x5d2d2a82b100;  alias, 1 drivers
S_0x5d2d2a4eef40 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a4eb6d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a82b450 .functor NOT 1, L_0x5d2d2a82b3e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4ef160_0 .net "a", 0 0, L_0x5d2d2a82b3e0;  alias, 1 drivers
v0x5d2d2a4ef250_0 .net "out", 0 0, L_0x5d2d2a82b450;  alias, 1 drivers
S_0x5d2d2a4f0570 .scope module, "nBitRippleCarryAdderInst" "nBitRippleCarryAdder" 3 23, 8 3 0, S_0x5d2d2a4ca530;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 8 "A";
    .port_info 3 /INPUT 8 "B";
    .port_info 4 /INPUT 1 "cin";
P_0x5d2d2a4f0750 .param/l "N" 0 8 3, +C4<00000000000000000000000000001000>;
L_0x5d2d2a835f20 .functor BUFZ 8, L_0x5d2d2a835760, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5d2d2a4f6a80_0 .net "A", 7 0, L_0x5d2d2a836200;  1 drivers
v0x5d2d2a4f6b80_0 .net "B", 7 0, L_0x5d2d2a8362f0;  1 drivers
v0x5d2d2a4f6c60_0 .net "carryMiddle", 7 0, L_0x5d2d2a835030;  1 drivers
v0x5d2d2a4f6d20_0 .net "cin", 0 0, L_0x5d2d2a8334d0;  alias, 1 drivers
v0x5d2d2a4f6e10_0 .net "cout", 0 0, L_0x5d2d2a835fe0;  alias, 1 drivers
v0x5d2d2a4f6f20_0 .net "sum", 7 0, L_0x5d2d2a835f20;  1 drivers
v0x5d2d2a4f7000_0 .net "sum11", 7 0, L_0x5d2d2a835760;  1 drivers
L_0x5d2d2a833a10 .part L_0x5d2d2a836200, 0, 1;
L_0x5d2d2a833ab0 .part L_0x5d2d2a8362f0, 0, 1;
L_0x5d2d2a833c30 .part L_0x5d2d2a836200, 1, 1;
L_0x5d2d2a833d20 .part L_0x5d2d2a8362f0, 1, 1;
L_0x5d2d2a833e10 .part L_0x5d2d2a835030, 0, 1;
L_0x5d2d2a834080 .part L_0x5d2d2a836200, 2, 1;
L_0x5d2d2a834120 .part L_0x5d2d2a8362f0, 2, 1;
L_0x5d2d2a8341c0 .part L_0x5d2d2a835030, 1, 1;
L_0x5d2d2a8344d0 .part L_0x5d2d2a836200, 3, 1;
L_0x5d2d2a834570 .part L_0x5d2d2a8362f0, 3, 1;
L_0x5d2d2a834670 .part L_0x5d2d2a835030, 2, 1;
L_0x5d2d2a8347f0 .part L_0x5d2d2a836200, 4, 1;
L_0x5d2d2a834900 .part L_0x5d2d2a8362f0, 4, 1;
L_0x5d2d2a8349a0 .part L_0x5d2d2a835030, 3, 1;
L_0x5d2d2a834b50 .part L_0x5d2d2a836200, 5, 1;
L_0x5d2d2a834bf0 .part L_0x5d2d2a8362f0, 5, 1;
L_0x5d2d2a834d20 .part L_0x5d2d2a835030, 4, 1;
L_0x5d2d2a834f90 .part L_0x5d2d2a836200, 6, 1;
L_0x5d2d2a8350d0 .part L_0x5d2d2a8362f0, 6, 1;
L_0x5d2d2a835170 .part L_0x5d2d2a835030, 5, 1;
LS_0x5d2d2a835030_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a8339a0, L_0x5d2d2a833bc0, L_0x5d2d2a833f20, L_0x5d2d2a834370;
LS_0x5d2d2a835030_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a834780, L_0x5d2d2a834a40, L_0x5d2d2a834e30, L_0x5d2d2a835330;
L_0x5d2d2a835030 .concat8 [ 4 4 0 0], LS_0x5d2d2a835030_0_0, LS_0x5d2d2a835030_0_4;
LS_0x5d2d2a835760_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a833570, L_0x5d2d2a833b50, L_0x5d2d2a833eb0, L_0x5d2d2a834300;
LS_0x5d2d2a835760_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a834710, L_0x5d2d2a834890, L_0x5d2d2a834dc0, L_0x5d2d2a8352c0;
L_0x5d2d2a835760 .concat8 [ 4 4 0 0], LS_0x5d2d2a835760_0_0, LS_0x5d2d2a835760_0_4;
L_0x5d2d2a835210 .part L_0x5d2d2a836200, 7, 1;
L_0x5d2d2a835b90 .part L_0x5d2d2a8362f0, 7, 1;
L_0x5d2d2a835ad0 .part L_0x5d2d2a835030, 6, 1;
L_0x5d2d2a835fe0 .part L_0x5d2d2a835030, 7, 1;
S_0x5d2d2a4f0930 .scope generate, "genAdder[0]" "genAdder[0]" 8 9, 8 9 0, S_0x5d2d2a4f0570;
 .timescale -9 -12;
P_0x5d2d2a4f0b30 .param/l "i" 0 8 9, +C4<00>;
S_0x5d2d2a4f0c10 .scope generate, "genblk2" "genblk2" 8 10, 8 10 0, S_0x5d2d2a4f0930;
 .timescale -9 -12;
S_0x5d2d2a4f0df0 .scope module, "f" "FA" 8 11, 9 33 0, S_0x5d2d2a4f0c10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a833570 .udp UDP_sumOut, L_0x5d2d2a833a10, L_0x5d2d2a833ab0, L_0x5d2d2a8334d0;
L_0x5d2d2a8339a0 .udp UDP_carryOut, L_0x5d2d2a833a10, L_0x5d2d2a833ab0, L_0x5d2d2a8334d0;
v0x5d2d2a4f10a0_0 .net "A", 0 0, L_0x5d2d2a833a10;  1 drivers
v0x5d2d2a4f1180_0 .net "B", 0 0, L_0x5d2d2a833ab0;  1 drivers
v0x5d2d2a4f1240_0 .net "Cin", 0 0, L_0x5d2d2a8334d0;  alias, 1 drivers
v0x5d2d2a4f1340_0 .net "Cout", 0 0, L_0x5d2d2a8339a0;  1 drivers
v0x5d2d2a4f13e0_0 .net "sum", 0 0, L_0x5d2d2a833570;  1 drivers
S_0x5d2d2a4f1570 .scope generate, "genAdder[1]" "genAdder[1]" 8 9, 8 9 0, S_0x5d2d2a4f0570;
 .timescale -9 -12;
P_0x5d2d2a4f1790 .param/l "i" 0 8 9, +C4<01>;
S_0x5d2d2a4f1850 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a4f1570;
 .timescale -9 -12;
S_0x5d2d2a4f1a30 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a4f1850;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a833b50 .udp UDP_sumOut, L_0x5d2d2a833c30, L_0x5d2d2a833d20, L_0x5d2d2a833e10;
L_0x5d2d2a833bc0 .udp UDP_carryOut, L_0x5d2d2a833c30, L_0x5d2d2a833d20, L_0x5d2d2a833e10;
v0x5d2d2a4f1cb0_0 .net "A", 0 0, L_0x5d2d2a833c30;  1 drivers
v0x5d2d2a4f1d90_0 .net "B", 0 0, L_0x5d2d2a833d20;  1 drivers
v0x5d2d2a4f1e50_0 .net "Cin", 0 0, L_0x5d2d2a833e10;  1 drivers
v0x5d2d2a4f1f20_0 .net "Cout", 0 0, L_0x5d2d2a833bc0;  1 drivers
v0x5d2d2a4f1fe0_0 .net "sum", 0 0, L_0x5d2d2a833b50;  1 drivers
S_0x5d2d2a4f2190 .scope generate, "genAdder[2]" "genAdder[2]" 8 9, 8 9 0, S_0x5d2d2a4f0570;
 .timescale -9 -12;
P_0x5d2d2a4f2390 .param/l "i" 0 8 9, +C4<010>;
S_0x5d2d2a4f2450 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a4f2190;
 .timescale -9 -12;
S_0x5d2d2a4f2630 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a4f2450;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a833eb0 .udp UDP_sumOut, L_0x5d2d2a834080, L_0x5d2d2a834120, L_0x5d2d2a8341c0;
L_0x5d2d2a833f20 .udp UDP_carryOut, L_0x5d2d2a834080, L_0x5d2d2a834120, L_0x5d2d2a8341c0;
v0x5d2d2a4f28e0_0 .net "A", 0 0, L_0x5d2d2a834080;  1 drivers
v0x5d2d2a4f29c0_0 .net "B", 0 0, L_0x5d2d2a834120;  1 drivers
v0x5d2d2a4f2a80_0 .net "Cin", 0 0, L_0x5d2d2a8341c0;  1 drivers
v0x5d2d2a4f2b50_0 .net "Cout", 0 0, L_0x5d2d2a833f20;  1 drivers
v0x5d2d2a4f2c10_0 .net "sum", 0 0, L_0x5d2d2a833eb0;  1 drivers
S_0x5d2d2a4f2dc0 .scope generate, "genAdder[3]" "genAdder[3]" 8 9, 8 9 0, S_0x5d2d2a4f0570;
 .timescale -9 -12;
P_0x5d2d2a4f2fc0 .param/l "i" 0 8 9, +C4<011>;
S_0x5d2d2a4f30a0 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a4f2dc0;
 .timescale -9 -12;
S_0x5d2d2a4f3280 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a4f30a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a834300 .udp UDP_sumOut, L_0x5d2d2a8344d0, L_0x5d2d2a834570, L_0x5d2d2a834670;
L_0x5d2d2a834370 .udp UDP_carryOut, L_0x5d2d2a8344d0, L_0x5d2d2a834570, L_0x5d2d2a834670;
v0x5d2d2a4f3500_0 .net "A", 0 0, L_0x5d2d2a8344d0;  1 drivers
v0x5d2d2a4f35e0_0 .net "B", 0 0, L_0x5d2d2a834570;  1 drivers
v0x5d2d2a4f36a0_0 .net "Cin", 0 0, L_0x5d2d2a834670;  1 drivers
v0x5d2d2a4f3770_0 .net "Cout", 0 0, L_0x5d2d2a834370;  1 drivers
v0x5d2d2a4f3830_0 .net "sum", 0 0, L_0x5d2d2a834300;  1 drivers
S_0x5d2d2a4f39e0 .scope generate, "genAdder[4]" "genAdder[4]" 8 9, 8 9 0, S_0x5d2d2a4f0570;
 .timescale -9 -12;
P_0x5d2d2a4f3c30 .param/l "i" 0 8 9, +C4<0100>;
S_0x5d2d2a4f3d10 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a4f39e0;
 .timescale -9 -12;
S_0x5d2d2a4f3ef0 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a4f3d10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a834710 .udp UDP_sumOut, L_0x5d2d2a8347f0, L_0x5d2d2a834900, L_0x5d2d2a8349a0;
L_0x5d2d2a834780 .udp UDP_carryOut, L_0x5d2d2a8347f0, L_0x5d2d2a834900, L_0x5d2d2a8349a0;
v0x5d2d2a4f4170_0 .net "A", 0 0, L_0x5d2d2a8347f0;  1 drivers
v0x5d2d2a4f4250_0 .net "B", 0 0, L_0x5d2d2a834900;  1 drivers
v0x5d2d2a4f4310_0 .net "Cin", 0 0, L_0x5d2d2a8349a0;  1 drivers
v0x5d2d2a4f43b0_0 .net "Cout", 0 0, L_0x5d2d2a834780;  1 drivers
v0x5d2d2a4f4470_0 .net "sum", 0 0, L_0x5d2d2a834710;  1 drivers
S_0x5d2d2a4f4620 .scope generate, "genAdder[5]" "genAdder[5]" 8 9, 8 9 0, S_0x5d2d2a4f0570;
 .timescale -9 -12;
P_0x5d2d2a4f4820 .param/l "i" 0 8 9, +C4<0101>;
S_0x5d2d2a4f4900 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a4f4620;
 .timescale -9 -12;
S_0x5d2d2a4f4ae0 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a4f4900;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a834890 .udp UDP_sumOut, L_0x5d2d2a834b50, L_0x5d2d2a834bf0, L_0x5d2d2a834d20;
L_0x5d2d2a834a40 .udp UDP_carryOut, L_0x5d2d2a834b50, L_0x5d2d2a834bf0, L_0x5d2d2a834d20;
v0x5d2d2a4f4d60_0 .net "A", 0 0, L_0x5d2d2a834b50;  1 drivers
v0x5d2d2a4f4e40_0 .net "B", 0 0, L_0x5d2d2a834bf0;  1 drivers
v0x5d2d2a4f4f00_0 .net "Cin", 0 0, L_0x5d2d2a834d20;  1 drivers
v0x5d2d2a4f4fd0_0 .net "Cout", 0 0, L_0x5d2d2a834a40;  1 drivers
v0x5d2d2a4f5090_0 .net "sum", 0 0, L_0x5d2d2a834890;  1 drivers
S_0x5d2d2a4f5240 .scope generate, "genAdder[6]" "genAdder[6]" 8 9, 8 9 0, S_0x5d2d2a4f0570;
 .timescale -9 -12;
P_0x5d2d2a4f5440 .param/l "i" 0 8 9, +C4<0110>;
S_0x5d2d2a4f5520 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a4f5240;
 .timescale -9 -12;
S_0x5d2d2a4f5700 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a4f5520;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a834dc0 .udp UDP_sumOut, L_0x5d2d2a834f90, L_0x5d2d2a8350d0, L_0x5d2d2a835170;
L_0x5d2d2a834e30 .udp UDP_carryOut, L_0x5d2d2a834f90, L_0x5d2d2a8350d0, L_0x5d2d2a835170;
v0x5d2d2a4f5980_0 .net "A", 0 0, L_0x5d2d2a834f90;  1 drivers
v0x5d2d2a4f5a60_0 .net "B", 0 0, L_0x5d2d2a8350d0;  1 drivers
v0x5d2d2a4f5b20_0 .net "Cin", 0 0, L_0x5d2d2a835170;  1 drivers
v0x5d2d2a4f5bf0_0 .net "Cout", 0 0, L_0x5d2d2a834e30;  1 drivers
v0x5d2d2a4f5cb0_0 .net "sum", 0 0, L_0x5d2d2a834dc0;  1 drivers
S_0x5d2d2a4f5e60 .scope generate, "genAdder[7]" "genAdder[7]" 8 9, 8 9 0, S_0x5d2d2a4f0570;
 .timescale -9 -12;
P_0x5d2d2a4f6060 .param/l "i" 0 8 9, +C4<0111>;
S_0x5d2d2a4f6140 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a4f5e60;
 .timescale -9 -12;
S_0x5d2d2a4f6320 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a4f6140;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a8352c0 .udp UDP_sumOut, L_0x5d2d2a835210, L_0x5d2d2a835b90, L_0x5d2d2a835ad0;
L_0x5d2d2a835330 .udp UDP_carryOut, L_0x5d2d2a835210, L_0x5d2d2a835b90, L_0x5d2d2a835ad0;
v0x5d2d2a4f65a0_0 .net "A", 0 0, L_0x5d2d2a835210;  1 drivers
v0x5d2d2a4f6680_0 .net "B", 0 0, L_0x5d2d2a835b90;  1 drivers
v0x5d2d2a4f6740_0 .net "Cin", 0 0, L_0x5d2d2a835ad0;  1 drivers
v0x5d2d2a4f6810_0 .net "Cout", 0 0, L_0x5d2d2a835330;  1 drivers
v0x5d2d2a4f68d0_0 .net "sum", 0 0, L_0x5d2d2a8352c0;  1 drivers
S_0x5d2d2a4f76f0 .scope module, "HybridAdderLayer2_8" "HybridAdder" 2 159, 3 1 0, S_0x5d2d2a3c7af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /OUTPUT 16 "sum";
    .port_info 3 /OUTPUT 1 "cout";
P_0x5d2d2a4f78d0 .param/l "N1" 0 3 1, +C4<00000000000000000000000000001000>;
P_0x5d2d2a4f7910 .param/l "N2" 0 3 1, +C4<00000000000000000000000000001000>;
P_0x5d2d2a4f7950 .param/l "addOrSub" 0 3 1, +C4<00000000000000000000000000000001>;
v0x5d2d2a524520_0 .net "A", 15 0, L_0x5d2d2a842660;  1 drivers
v0x5d2d2a524620_0 .net "B", 15 0, L_0x5d2d2a842c20;  1 drivers
v0x5d2d2a524700_0 .net "cout", 0 0, L_0x5d2d2a841e10;  1 drivers
v0x5d2d2a5247a0_0 .net "fn", 0 0, L_0x5d2d2a83f300;  1 drivers
v0x5d2d2a524840_0 .net "selectedB", 15 0, L_0x5d2d2a836e00;  1 drivers
v0x5d2d2a524930_0 .net "sum", 15 0, L_0x5d2d2a841b70;  alias, 1 drivers
L_0x5d2d2a83f690 .part L_0x5d2d2a842660, 0, 8;
L_0x5d2d2a83f730 .part L_0x5d2d2a836e00, 0, 8;
L_0x5d2d2a841b70 .concat8 [ 8 8 0 0], L_0x5d2d2a83ed90, L_0x5d2d2a841d50;
L_0x5d2d2a842080 .part L_0x5d2d2a842660, 8, 8;
L_0x5d2d2a842170 .part L_0x5d2d2a836e00, 8, 8;
S_0x5d2d2a4f7b90 .scope generate, "genblk2" "genblk2" 3 10, 3 10 0, S_0x5d2d2a4f76f0;
 .timescale -9 -12;
L_0x5d2d2a836d90 .functor NOT 16, L_0x5d2d2a842c20, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5d2d2a4f7d90_0 .net *"_ivl_0", 15 0, L_0x5d2d2a836d90;  1 drivers
L_0x7347fc2c2648 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4f7e90_0 .net/2u *"_ivl_2", 15 0, L_0x7347fc2c2648;  1 drivers
L_0x5d2d2a836e00 .arith/sum 16, L_0x5d2d2a836d90, L_0x7347fc2c2648;
S_0x5d2d2a4f7f70 .scope module, "nBitRcpa2Inst" "nBitRcpa2" 3 17, 4 1 0, S_0x5d2d2a4f76f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /OUTPUT 8 "sum";
    .port_info 3 /OUTPUT 1 "fn";
P_0x5d2d2a4f8170 .param/l "N" 0 4 1, +C4<00000000000000000000000000001000>;
v0x5d2d2a51d160_0 .net "A", 7 0, L_0x5d2d2a83f690;  1 drivers
v0x5d2d2a51d260_0 .net "B", 7 0, L_0x5d2d2a83f730;  1 drivers
v0x5d2d2a51d340_0 .net "F", 8 0, L_0x5d2d2a83f4c0;  1 drivers
v0x5d2d2a51d400_0 .net *"_ivl_85", 0 0, L_0x5d2d2a83f420;  1 drivers
L_0x7347fc2c2690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d2d2a51d4e0_0 .net/2u *"_ivl_89", 0 0, L_0x7347fc2c2690;  1 drivers
v0x5d2d2a51d610_0 .net "carry", 8 0, L_0x5d2d2a83f260;  1 drivers
v0x5d2d2a51d6f0_0 .net "fn", 0 0, L_0x5d2d2a83f300;  alias, 1 drivers
v0x5d2d2a51d7b0_0 .net "sum", 7 0, L_0x5d2d2a83ed90;  1 drivers
L_0x5d2d2a8378f0 .part L_0x5d2d2a83f690, 7, 1;
L_0x5d2d2a837990 .part L_0x5d2d2a83f730, 7, 1;
L_0x5d2d2a837a30 .part L_0x5d2d2a83f260, 8, 1;
L_0x5d2d2a837ad0 .part L_0x5d2d2a83f4c0, 7, 1;
L_0x5d2d2a838710 .part L_0x5d2d2a83f690, 6, 1;
L_0x5d2d2a8387b0 .part L_0x5d2d2a83f730, 6, 1;
L_0x5d2d2a8388a0 .part L_0x5d2d2a83f260, 7, 1;
L_0x5d2d2a838990 .part L_0x5d2d2a83f4c0, 6, 1;
L_0x5d2d2a8396c0 .part L_0x5d2d2a83f690, 5, 1;
L_0x5d2d2a839760 .part L_0x5d2d2a83f730, 5, 1;
L_0x5d2d2a839860 .part L_0x5d2d2a83f260, 6, 1;
L_0x5d2d2a839900 .part L_0x5d2d2a83f4c0, 5, 1;
L_0x5d2d2a83a5b0 .part L_0x5d2d2a83f690, 4, 1;
L_0x5d2d2a83a6e0 .part L_0x5d2d2a83f730, 4, 1;
L_0x5d2d2a83a890 .part L_0x5d2d2a83f260, 5, 1;
L_0x5d2d2a83a9c0 .part L_0x5d2d2a83f4c0, 4, 1;
L_0x5d2d2a83b7b0 .part L_0x5d2d2a83f690, 3, 1;
L_0x5d2d2a83b850 .part L_0x5d2d2a83f730, 3, 1;
L_0x5d2d2a83b990 .part L_0x5d2d2a83f260, 4, 1;
L_0x5d2d2a83ba30 .part L_0x5d2d2a83f4c0, 3, 1;
L_0x5d2d2a83b8f0 .part L_0x5d2d2a83f690, 2, 1;
L_0x5d2d2a83c910 .part L_0x5d2d2a83f730, 2, 1;
L_0x5d2d2a83bad0 .part L_0x5d2d2a83f260, 3, 1;
L_0x5d2d2a83ca70 .part L_0x5d2d2a83f4c0, 2, 1;
L_0x5d2d2a83d950 .part L_0x5d2d2a83f690, 1, 1;
L_0x5d2d2a83d9f0 .part L_0x5d2d2a83f730, 1, 1;
L_0x5d2d2a83cb10 .part L_0x5d2d2a83f260, 2, 1;
L_0x5d2d2a83db70 .part L_0x5d2d2a83f4c0, 1, 1;
L_0x5d2d2a83ea30 .part L_0x5d2d2a83f690, 0, 1;
L_0x5d2d2a83ebe0 .part L_0x5d2d2a83f730, 0, 1;
L_0x5d2d2a83dc10 .part L_0x5d2d2a83f260, 1, 1;
L_0x5d2d2a83efa0 .part L_0x5d2d2a83f4c0, 0, 1;
LS_0x5d2d2a83ed90_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a83e6b0, L_0x5d2d2a83d5d0, L_0x5d2d2a83c590, L_0x5d2d2a83b430;
LS_0x5d2d2a83ed90_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a83a2d0, L_0x5d2d2a839390, L_0x5d2d2a838430, L_0x5d2d2a8375c0;
L_0x5d2d2a83ed90 .concat8 [ 4 4 0 0], LS_0x5d2d2a83ed90_0_0, LS_0x5d2d2a83ed90_0_4;
LS_0x5d2d2a83f260_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a83e8f0, L_0x5d2d2a83d810, L_0x5d2d2a83c7d0, L_0x5d2d2a83b670;
LS_0x5d2d2a83f260_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a83a4b0, L_0x5d2d2a839570, L_0x5d2d2a838610, L_0x5d2d2a8377a0;
LS_0x5d2d2a83f260_0_8 .concat8 [ 1 0 0 0], L_0x5d2d2a83f420;
L_0x5d2d2a83f260 .concat8 [ 4 4 1 0], LS_0x5d2d2a83f260_0_0, LS_0x5d2d2a83f260_0_4, LS_0x5d2d2a83f260_0_8;
L_0x5d2d2a83f420 .part L_0x5d2d2a83f4c0, 8, 1;
LS_0x5d2d2a83f4c0_0_0 .concat8 [ 1 1 1 1], L_0x7347fc2c2690, L_0x5d2d2a83de90, L_0x5d2d2a83cd70, L_0x5d2d2a83bd30;
LS_0x5d2d2a83f4c0_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a83ad10, L_0x5d2d2a839c10, L_0x5d2d2a838cd0, L_0x5d2d2a837d70;
LS_0x5d2d2a83f4c0_0_8 .concat8 [ 1 0 0 0], L_0x5d2d2a837020;
L_0x5d2d2a83f4c0 .concat8 [ 4 4 1 0], LS_0x5d2d2a83f4c0_0_0, LS_0x5d2d2a83f4c0_0_4, LS_0x5d2d2a83f4c0_0_8;
L_0x5d2d2a83f300 .part L_0x5d2d2a83f4c0, 8, 1;
S_0x5d2d2a4f82e0 .scope generate, "rcpa2Loop[0]" "rcpa2Loop[0]" 4 16, 4 16 0, S_0x5d2d2a4f7f70;
 .timescale -9 -12;
P_0x5d2d2a4f84e0 .param/l "i" 0 4 16, +C4<00>;
S_0x5d2d2a4f85c0 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a4f82e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a4fc2a0_0 .net "Y", 0 0, L_0x5d2d2a83e450;  1 drivers
v0x5d2d2a4fc340_0 .net "a", 0 0, L_0x5d2d2a83ea30;  1 drivers
v0x5d2d2a4fc400_0 .net "b", 0 0, L_0x5d2d2a83ebe0;  1 drivers
v0x5d2d2a4fc4d0_0 .net "cIn", 0 0, L_0x5d2d2a83dc10;  1 drivers
v0x5d2d2a4fc5a0_0 .net "cOut", 0 0, L_0x5d2d2a83e8f0;  1 drivers
v0x5d2d2a4fc640_0 .net "fIn", 0 0, L_0x5d2d2a83efa0;  1 drivers
v0x5d2d2a4fc730_0 .net "fOut", 0 0, L_0x5d2d2a83de90;  1 drivers
v0x5d2d2a4fc7d0_0 .net "notCIn", 0 0, L_0x5d2d2a83df90;  1 drivers
v0x5d2d2a4fc870_0 .net "notCOut", 0 0, L_0x5d2d2a83e860;  1 drivers
v0x5d2d2a4fc9a0_0 .net "notFIn", 0 0, L_0x5d2d2a83e4e0;  1 drivers
v0x5d2d2a4fca90_0 .net "notFOut", 0 0, L_0x5d2d2a83de20;  1 drivers
v0x5d2d2a4fcb80_0 .net "s", 0 0, L_0x5d2d2a83e6b0;  1 drivers
S_0x5d2d2a4f8850 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a4f85c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a4f9b40_0 .net "a", 0 0, L_0x5d2d2a83ea30;  alias, 1 drivers
v0x5d2d2a4f9c10_0 .net "b", 0 0, L_0x5d2d2a83ebe0;  alias, 1 drivers
v0x5d2d2a4f9ce0_0 .net "c", 0 0, L_0x5d2d2a83df90;  alias, 1 drivers
v0x5d2d2a4f9de0_0 .net "node1", 0 0, L_0x5d2d2a83e160;  1 drivers
v0x5d2d2a4f9ed0_0 .net "node2", 0 0, L_0x5d2d2a83e1f0;  1 drivers
v0x5d2d2a4fa010_0 .net "out", 0 0, L_0x5d2d2a83e450;  alias, 1 drivers
S_0x5d2d2a4f8af0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a4f8850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a83e330 .functor AND 1, L_0x5d2d2a83e1f0, L_0x5d2d2a83df90, C4<1>, C4<1>;
L_0x5d2d2a83e450 .functor NOT 1, L_0x5d2d2a83e330, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4f8d60_0 .net *"_ivl_0", 0 0, L_0x5d2d2a83e330;  1 drivers
v0x5d2d2a4f8e60_0 .net "a", 0 0, L_0x5d2d2a83e1f0;  alias, 1 drivers
v0x5d2d2a4f8f20_0 .net "b", 0 0, L_0x5d2d2a83df90;  alias, 1 drivers
v0x5d2d2a4f8ff0_0 .net "out", 0 0, L_0x5d2d2a83e450;  alias, 1 drivers
S_0x5d2d2a4f9130 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a4f8850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a83e0d0 .functor OR 1, L_0x5d2d2a83ea30, L_0x5d2d2a83ebe0, C4<0>, C4<0>;
L_0x5d2d2a83e160 .functor NOT 1, L_0x5d2d2a83e0d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4f9360_0 .net *"_ivl_0", 0 0, L_0x5d2d2a83e0d0;  1 drivers
v0x5d2d2a4f9460_0 .net "a", 0 0, L_0x5d2d2a83ea30;  alias, 1 drivers
v0x5d2d2a4f9520_0 .net "b", 0 0, L_0x5d2d2a83ebe0;  alias, 1 drivers
v0x5d2d2a4f95f0_0 .net "out", 0 0, L_0x5d2d2a83e160;  alias, 1 drivers
S_0x5d2d2a4f9730 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a4f8850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a83e1f0 .functor NOT 1, L_0x5d2d2a83e160, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4f9980_0 .net "a", 0 0, L_0x5d2d2a83e160;  alias, 1 drivers
v0x5d2d2a4f9a50_0 .net "out", 0 0, L_0x5d2d2a83e1f0;  alias, 1 drivers
S_0x5d2d2a4fa0b0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a4f85c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a83da90 .functor AND 1, L_0x5d2d2a83ea30, L_0x5d2d2a83ebe0, C4<1>, C4<1>;
L_0x5d2d2a83de20 .functor NOT 1, L_0x5d2d2a83da90, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4fa2e0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a83da90;  1 drivers
v0x5d2d2a4fa3e0_0 .net "a", 0 0, L_0x5d2d2a83ea30;  alias, 1 drivers
v0x5d2d2a4fa4f0_0 .net "b", 0 0, L_0x5d2d2a83ebe0;  alias, 1 drivers
v0x5d2d2a4fa5e0_0 .net "out", 0 0, L_0x5d2d2a83de20;  alias, 1 drivers
S_0x5d2d2a4fa6e0 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a4f85c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a83e590 .functor AND 1, L_0x5d2d2a83e4e0, L_0x5d2d2a83e450, C4<1>, C4<1>;
L_0x5d2d2a83e6b0 .functor NOT 1, L_0x5d2d2a83e590, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4fa910_0 .net *"_ivl_0", 0 0, L_0x5d2d2a83e590;  1 drivers
v0x5d2d2a4fa9f0_0 .net "a", 0 0, L_0x5d2d2a83e4e0;  alias, 1 drivers
v0x5d2d2a4faab0_0 .net "b", 0 0, L_0x5d2d2a83e450;  alias, 1 drivers
v0x5d2d2a4faba0_0 .net "out", 0 0, L_0x5d2d2a83e6b0;  alias, 1 drivers
S_0x5d2d2a4facc0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a4f85c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a83e740 .functor AND 1, L_0x5d2d2a83efa0, L_0x5d2d2a83e450, C4<1>, C4<1>;
L_0x5d2d2a83e860 .functor NOT 1, L_0x5d2d2a83e740, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4faef0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a83e740;  1 drivers
v0x5d2d2a4faff0_0 .net "a", 0 0, L_0x5d2d2a83efa0;  alias, 1 drivers
v0x5d2d2a4fb0b0_0 .net "b", 0 0, L_0x5d2d2a83e450;  alias, 1 drivers
v0x5d2d2a4fb150_0 .net "out", 0 0, L_0x5d2d2a83e860;  alias, 1 drivers
S_0x5d2d2a4fb270 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a4f85c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a83de90 .functor NOT 1, L_0x5d2d2a83de20, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4fb4e0_0 .net "a", 0 0, L_0x5d2d2a83de20;  alias, 1 drivers
v0x5d2d2a4fb5a0_0 .net "out", 0 0, L_0x5d2d2a83de90;  alias, 1 drivers
S_0x5d2d2a4fb6a0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a4f85c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a83df90 .functor NOT 1, L_0x5d2d2a83dc10, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4fb8c0_0 .net "a", 0 0, L_0x5d2d2a83dc10;  alias, 1 drivers
v0x5d2d2a4fb9a0_0 .net "out", 0 0, L_0x5d2d2a83df90;  alias, 1 drivers
S_0x5d2d2a4fbaf0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a4f85c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a83e4e0 .functor NOT 1, L_0x5d2d2a83efa0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4fbd10_0 .net "a", 0 0, L_0x5d2d2a83efa0;  alias, 1 drivers
v0x5d2d2a4fbdd0_0 .net "out", 0 0, L_0x5d2d2a83e4e0;  alias, 1 drivers
S_0x5d2d2a4fbe90 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a4f85c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a83e8f0 .functor NOT 1, L_0x5d2d2a83e860, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4fc0b0_0 .net "a", 0 0, L_0x5d2d2a83e860;  alias, 1 drivers
v0x5d2d2a4fc1a0_0 .net "out", 0 0, L_0x5d2d2a83e8f0;  alias, 1 drivers
S_0x5d2d2a4fcc80 .scope generate, "rcpa2Loop[1]" "rcpa2Loop[1]" 4 16, 4 16 0, S_0x5d2d2a4f7f70;
 .timescale -9 -12;
P_0x5d2d2a4fcea0 .param/l "i" 0 4 16, +C4<01>;
S_0x5d2d2a4fcf60 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a4fcc80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a500be0_0 .net "Y", 0 0, L_0x5d2d2a83d370;  1 drivers
v0x5d2d2a500d10_0 .net "a", 0 0, L_0x5d2d2a83d950;  1 drivers
v0x5d2d2a500dd0_0 .net "b", 0 0, L_0x5d2d2a83d9f0;  1 drivers
v0x5d2d2a500ea0_0 .net "cIn", 0 0, L_0x5d2d2a83cb10;  1 drivers
v0x5d2d2a500f70_0 .net "cOut", 0 0, L_0x5d2d2a83d810;  1 drivers
v0x5d2d2a501010_0 .net "fIn", 0 0, L_0x5d2d2a83db70;  1 drivers
v0x5d2d2a501100_0 .net "fOut", 0 0, L_0x5d2d2a83cd70;  1 drivers
v0x5d2d2a5011a0_0 .net "notCIn", 0 0, L_0x5d2d2a83ceb0;  1 drivers
v0x5d2d2a501240_0 .net "notCOut", 0 0, L_0x5d2d2a83d780;  1 drivers
v0x5d2d2a501370_0 .net "notFIn", 0 0, L_0x5d2d2a83d400;  1 drivers
v0x5d2d2a501460_0 .net "notFOut", 0 0, L_0x5d2d2a83cd00;  1 drivers
v0x5d2d2a501550_0 .net "s", 0 0, L_0x5d2d2a83d5d0;  1 drivers
S_0x5d2d2a4fd1f0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a4fcf60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a4fe480_0 .net "a", 0 0, L_0x5d2d2a83d950;  alias, 1 drivers
v0x5d2d2a4fe550_0 .net "b", 0 0, L_0x5d2d2a83d9f0;  alias, 1 drivers
v0x5d2d2a4fe620_0 .net "c", 0 0, L_0x5d2d2a83ceb0;  alias, 1 drivers
v0x5d2d2a4fe720_0 .net "node1", 0 0, L_0x5d2d2a83d080;  1 drivers
v0x5d2d2a4fe810_0 .net "node2", 0 0, L_0x5d2d2a83d110;  1 drivers
v0x5d2d2a4fe950_0 .net "out", 0 0, L_0x5d2d2a83d370;  alias, 1 drivers
S_0x5d2d2a4fd460 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a4fd1f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a83d250 .functor AND 1, L_0x5d2d2a83d110, L_0x5d2d2a83ceb0, C4<1>, C4<1>;
L_0x5d2d2a83d370 .functor NOT 1, L_0x5d2d2a83d250, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4fd6d0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a83d250;  1 drivers
v0x5d2d2a4fd7d0_0 .net "a", 0 0, L_0x5d2d2a83d110;  alias, 1 drivers
v0x5d2d2a4fd890_0 .net "b", 0 0, L_0x5d2d2a83ceb0;  alias, 1 drivers
v0x5d2d2a4fd930_0 .net "out", 0 0, L_0x5d2d2a83d370;  alias, 1 drivers
S_0x5d2d2a4fda70 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a4fd1f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a83cff0 .functor OR 1, L_0x5d2d2a83d950, L_0x5d2d2a83d9f0, C4<0>, C4<0>;
L_0x5d2d2a83d080 .functor NOT 1, L_0x5d2d2a83cff0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4fdca0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a83cff0;  1 drivers
v0x5d2d2a4fdda0_0 .net "a", 0 0, L_0x5d2d2a83d950;  alias, 1 drivers
v0x5d2d2a4fde60_0 .net "b", 0 0, L_0x5d2d2a83d9f0;  alias, 1 drivers
v0x5d2d2a4fdf30_0 .net "out", 0 0, L_0x5d2d2a83d080;  alias, 1 drivers
S_0x5d2d2a4fe070 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a4fd1f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a83d110 .functor NOT 1, L_0x5d2d2a83d080, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4fe2c0_0 .net "a", 0 0, L_0x5d2d2a83d080;  alias, 1 drivers
v0x5d2d2a4fe390_0 .net "out", 0 0, L_0x5d2d2a83d110;  alias, 1 drivers
S_0x5d2d2a4fe9f0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a4fcf60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a83c9b0 .functor AND 1, L_0x5d2d2a83d950, L_0x5d2d2a83d9f0, C4<1>, C4<1>;
L_0x5d2d2a83cd00 .functor NOT 1, L_0x5d2d2a83c9b0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4fec20_0 .net *"_ivl_0", 0 0, L_0x5d2d2a83c9b0;  1 drivers
v0x5d2d2a4fed20_0 .net "a", 0 0, L_0x5d2d2a83d950;  alias, 1 drivers
v0x5d2d2a4fee30_0 .net "b", 0 0, L_0x5d2d2a83d9f0;  alias, 1 drivers
v0x5d2d2a4fef20_0 .net "out", 0 0, L_0x5d2d2a83cd00;  alias, 1 drivers
S_0x5d2d2a4ff020 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a4fcf60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a83d4b0 .functor AND 1, L_0x5d2d2a83d400, L_0x5d2d2a83d370, C4<1>, C4<1>;
L_0x5d2d2a83d5d0 .functor NOT 1, L_0x5d2d2a83d4b0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4ff250_0 .net *"_ivl_0", 0 0, L_0x5d2d2a83d4b0;  1 drivers
v0x5d2d2a4ff330_0 .net "a", 0 0, L_0x5d2d2a83d400;  alias, 1 drivers
v0x5d2d2a4ff3f0_0 .net "b", 0 0, L_0x5d2d2a83d370;  alias, 1 drivers
v0x5d2d2a4ff4e0_0 .net "out", 0 0, L_0x5d2d2a83d5d0;  alias, 1 drivers
S_0x5d2d2a4ff600 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a4fcf60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a83d660 .functor AND 1, L_0x5d2d2a83db70, L_0x5d2d2a83d370, C4<1>, C4<1>;
L_0x5d2d2a83d780 .functor NOT 1, L_0x5d2d2a83d660, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4ff830_0 .net *"_ivl_0", 0 0, L_0x5d2d2a83d660;  1 drivers
v0x5d2d2a4ff930_0 .net "a", 0 0, L_0x5d2d2a83db70;  alias, 1 drivers
v0x5d2d2a4ff9f0_0 .net "b", 0 0, L_0x5d2d2a83d370;  alias, 1 drivers
v0x5d2d2a4ffa90_0 .net "out", 0 0, L_0x5d2d2a83d780;  alias, 1 drivers
S_0x5d2d2a4ffbb0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a4fcf60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a83cd70 .functor NOT 1, L_0x5d2d2a83cd00, C4<0>, C4<0>, C4<0>;
v0x5d2d2a4ffe20_0 .net "a", 0 0, L_0x5d2d2a83cd00;  alias, 1 drivers
v0x5d2d2a4ffee0_0 .net "out", 0 0, L_0x5d2d2a83cd70;  alias, 1 drivers
S_0x5d2d2a4fffe0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a4fcf60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a83ceb0 .functor NOT 1, L_0x5d2d2a83cb10, C4<0>, C4<0>, C4<0>;
v0x5d2d2a500200_0 .net "a", 0 0, L_0x5d2d2a83cb10;  alias, 1 drivers
v0x5d2d2a5002e0_0 .net "out", 0 0, L_0x5d2d2a83ceb0;  alias, 1 drivers
S_0x5d2d2a500430 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a4fcf60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a83d400 .functor NOT 1, L_0x5d2d2a83db70, C4<0>, C4<0>, C4<0>;
v0x5d2d2a500650_0 .net "a", 0 0, L_0x5d2d2a83db70;  alias, 1 drivers
v0x5d2d2a500710_0 .net "out", 0 0, L_0x5d2d2a83d400;  alias, 1 drivers
S_0x5d2d2a5007d0 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a4fcf60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a83d810 .functor NOT 1, L_0x5d2d2a83d780, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5009f0_0 .net "a", 0 0, L_0x5d2d2a83d780;  alias, 1 drivers
v0x5d2d2a500ae0_0 .net "out", 0 0, L_0x5d2d2a83d810;  alias, 1 drivers
S_0x5d2d2a501650 .scope generate, "rcpa2Loop[2]" "rcpa2Loop[2]" 4 16, 4 16 0, S_0x5d2d2a4f7f70;
 .timescale -9 -12;
P_0x5d2d2a501850 .param/l "i" 0 4 16, +C4<010>;
S_0x5d2d2a501910 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a501650;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a5055c0_0 .net "Y", 0 0, L_0x5d2d2a83c330;  1 drivers
v0x5d2d2a5056f0_0 .net "a", 0 0, L_0x5d2d2a83b8f0;  1 drivers
v0x5d2d2a5057b0_0 .net "b", 0 0, L_0x5d2d2a83c910;  1 drivers
v0x5d2d2a505880_0 .net "cIn", 0 0, L_0x5d2d2a83bad0;  1 drivers
v0x5d2d2a505950_0 .net "cOut", 0 0, L_0x5d2d2a83c7d0;  1 drivers
v0x5d2d2a5059f0_0 .net "fIn", 0 0, L_0x5d2d2a83ca70;  1 drivers
v0x5d2d2a505ae0_0 .net "fOut", 0 0, L_0x5d2d2a83bd30;  1 drivers
v0x5d2d2a505b80_0 .net "notCIn", 0 0, L_0x5d2d2a83be70;  1 drivers
v0x5d2d2a505c20_0 .net "notCOut", 0 0, L_0x5d2d2a83c740;  1 drivers
v0x5d2d2a505d50_0 .net "notFIn", 0 0, L_0x5d2d2a83c3c0;  1 drivers
v0x5d2d2a505e40_0 .net "notFOut", 0 0, L_0x5d2d2a83bca0;  1 drivers
v0x5d2d2a505f30_0 .net "s", 0 0, L_0x5d2d2a83c590;  1 drivers
S_0x5d2d2a501ba0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a501910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a502e60_0 .net "a", 0 0, L_0x5d2d2a83b8f0;  alias, 1 drivers
v0x5d2d2a502f30_0 .net "b", 0 0, L_0x5d2d2a83c910;  alias, 1 drivers
v0x5d2d2a503000_0 .net "c", 0 0, L_0x5d2d2a83be70;  alias, 1 drivers
v0x5d2d2a503100_0 .net "node1", 0 0, L_0x5d2d2a83c040;  1 drivers
v0x5d2d2a5031f0_0 .net "node2", 0 0, L_0x5d2d2a83c0d0;  1 drivers
v0x5d2d2a503330_0 .net "out", 0 0, L_0x5d2d2a83c330;  alias, 1 drivers
S_0x5d2d2a501e10 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a501ba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a83c210 .functor AND 1, L_0x5d2d2a83c0d0, L_0x5d2d2a83be70, C4<1>, C4<1>;
L_0x5d2d2a83c330 .functor NOT 1, L_0x5d2d2a83c210, C4<0>, C4<0>, C4<0>;
v0x5d2d2a502080_0 .net *"_ivl_0", 0 0, L_0x5d2d2a83c210;  1 drivers
v0x5d2d2a502180_0 .net "a", 0 0, L_0x5d2d2a83c0d0;  alias, 1 drivers
v0x5d2d2a502240_0 .net "b", 0 0, L_0x5d2d2a83be70;  alias, 1 drivers
v0x5d2d2a502310_0 .net "out", 0 0, L_0x5d2d2a83c330;  alias, 1 drivers
S_0x5d2d2a502450 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a501ba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a83bfb0 .functor OR 1, L_0x5d2d2a83b8f0, L_0x5d2d2a83c910, C4<0>, C4<0>;
L_0x5d2d2a83c040 .functor NOT 1, L_0x5d2d2a83bfb0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a502680_0 .net *"_ivl_0", 0 0, L_0x5d2d2a83bfb0;  1 drivers
v0x5d2d2a502780_0 .net "a", 0 0, L_0x5d2d2a83b8f0;  alias, 1 drivers
v0x5d2d2a502840_0 .net "b", 0 0, L_0x5d2d2a83c910;  alias, 1 drivers
v0x5d2d2a502910_0 .net "out", 0 0, L_0x5d2d2a83c040;  alias, 1 drivers
S_0x5d2d2a502a50 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a501ba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a83c0d0 .functor NOT 1, L_0x5d2d2a83c040, C4<0>, C4<0>, C4<0>;
v0x5d2d2a502ca0_0 .net "a", 0 0, L_0x5d2d2a83c040;  alias, 1 drivers
v0x5d2d2a502d70_0 .net "out", 0 0, L_0x5d2d2a83c0d0;  alias, 1 drivers
S_0x5d2d2a5033d0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a501910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a83bb80 .functor AND 1, L_0x5d2d2a83b8f0, L_0x5d2d2a83c910, C4<1>, C4<1>;
L_0x5d2d2a83bca0 .functor NOT 1, L_0x5d2d2a83bb80, C4<0>, C4<0>, C4<0>;
v0x5d2d2a503600_0 .net *"_ivl_0", 0 0, L_0x5d2d2a83bb80;  1 drivers
v0x5d2d2a503700_0 .net "a", 0 0, L_0x5d2d2a83b8f0;  alias, 1 drivers
v0x5d2d2a503810_0 .net "b", 0 0, L_0x5d2d2a83c910;  alias, 1 drivers
v0x5d2d2a503900_0 .net "out", 0 0, L_0x5d2d2a83bca0;  alias, 1 drivers
S_0x5d2d2a503a00 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a501910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a83c470 .functor AND 1, L_0x5d2d2a83c3c0, L_0x5d2d2a83c330, C4<1>, C4<1>;
L_0x5d2d2a83c590 .functor NOT 1, L_0x5d2d2a83c470, C4<0>, C4<0>, C4<0>;
v0x5d2d2a503c30_0 .net *"_ivl_0", 0 0, L_0x5d2d2a83c470;  1 drivers
v0x5d2d2a503d10_0 .net "a", 0 0, L_0x5d2d2a83c3c0;  alias, 1 drivers
v0x5d2d2a503dd0_0 .net "b", 0 0, L_0x5d2d2a83c330;  alias, 1 drivers
v0x5d2d2a503ec0_0 .net "out", 0 0, L_0x5d2d2a83c590;  alias, 1 drivers
S_0x5d2d2a503fe0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a501910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a83c620 .functor AND 1, L_0x5d2d2a83ca70, L_0x5d2d2a83c330, C4<1>, C4<1>;
L_0x5d2d2a83c740 .functor NOT 1, L_0x5d2d2a83c620, C4<0>, C4<0>, C4<0>;
v0x5d2d2a504210_0 .net *"_ivl_0", 0 0, L_0x5d2d2a83c620;  1 drivers
v0x5d2d2a504310_0 .net "a", 0 0, L_0x5d2d2a83ca70;  alias, 1 drivers
v0x5d2d2a5043d0_0 .net "b", 0 0, L_0x5d2d2a83c330;  alias, 1 drivers
v0x5d2d2a504470_0 .net "out", 0 0, L_0x5d2d2a83c740;  alias, 1 drivers
S_0x5d2d2a504590 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a501910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a83bd30 .functor NOT 1, L_0x5d2d2a83bca0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a504800_0 .net "a", 0 0, L_0x5d2d2a83bca0;  alias, 1 drivers
v0x5d2d2a5048c0_0 .net "out", 0 0, L_0x5d2d2a83bd30;  alias, 1 drivers
S_0x5d2d2a5049c0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a501910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a83be70 .functor NOT 1, L_0x5d2d2a83bad0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a504be0_0 .net "a", 0 0, L_0x5d2d2a83bad0;  alias, 1 drivers
v0x5d2d2a504cc0_0 .net "out", 0 0, L_0x5d2d2a83be70;  alias, 1 drivers
S_0x5d2d2a504e10 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a501910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a83c3c0 .functor NOT 1, L_0x5d2d2a83ca70, C4<0>, C4<0>, C4<0>;
v0x5d2d2a505030_0 .net "a", 0 0, L_0x5d2d2a83ca70;  alias, 1 drivers
v0x5d2d2a5050f0_0 .net "out", 0 0, L_0x5d2d2a83c3c0;  alias, 1 drivers
S_0x5d2d2a5051b0 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a501910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a83c7d0 .functor NOT 1, L_0x5d2d2a83c740, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5053d0_0 .net "a", 0 0, L_0x5d2d2a83c740;  alias, 1 drivers
v0x5d2d2a5054c0_0 .net "out", 0 0, L_0x5d2d2a83c7d0;  alias, 1 drivers
S_0x5d2d2a506030 .scope generate, "rcpa2Loop[3]" "rcpa2Loop[3]" 4 16, 4 16 0, S_0x5d2d2a4f7f70;
 .timescale -9 -12;
P_0x5d2d2a506230 .param/l "i" 0 4 16, +C4<011>;
S_0x5d2d2a506310 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a506030;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a509f90_0 .net "Y", 0 0, L_0x5d2d2a83b1f0;  1 drivers
v0x5d2d2a50a0c0_0 .net "a", 0 0, L_0x5d2d2a83b7b0;  1 drivers
v0x5d2d2a50a180_0 .net "b", 0 0, L_0x5d2d2a83b850;  1 drivers
v0x5d2d2a50a250_0 .net "cIn", 0 0, L_0x5d2d2a83b990;  1 drivers
v0x5d2d2a50a320_0 .net "cOut", 0 0, L_0x5d2d2a83b670;  1 drivers
v0x5d2d2a50a3c0_0 .net "fIn", 0 0, L_0x5d2d2a83ba30;  1 drivers
v0x5d2d2a50a4b0_0 .net "fOut", 0 0, L_0x5d2d2a83ad10;  1 drivers
v0x5d2d2a50a550_0 .net "notCIn", 0 0, L_0x5d2d2a83ae10;  1 drivers
v0x5d2d2a50a5f0_0 .net "notCOut", 0 0, L_0x5d2d2a83b5e0;  1 drivers
v0x5d2d2a50a720_0 .net "notFIn", 0 0, L_0x5d2d2a83b260;  1 drivers
v0x5d2d2a50a810_0 .net "notFOut", 0 0, L_0x5d2d2a83aca0;  1 drivers
v0x5d2d2a50a900_0 .net "s", 0 0, L_0x5d2d2a83b430;  1 drivers
S_0x5d2d2a5065a0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a506310;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a507830_0 .net "a", 0 0, L_0x5d2d2a83b7b0;  alias, 1 drivers
v0x5d2d2a507900_0 .net "b", 0 0, L_0x5d2d2a83b850;  alias, 1 drivers
v0x5d2d2a5079d0_0 .net "c", 0 0, L_0x5d2d2a83ae10;  alias, 1 drivers
v0x5d2d2a507ad0_0 .net "node1", 0 0, L_0x5d2d2a83af80;  1 drivers
v0x5d2d2a507bc0_0 .net "node2", 0 0, L_0x5d2d2a83aff0;  1 drivers
v0x5d2d2a507d00_0 .net "out", 0 0, L_0x5d2d2a83b1f0;  alias, 1 drivers
S_0x5d2d2a506810 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a5065a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a83b0f0 .functor AND 1, L_0x5d2d2a83aff0, L_0x5d2d2a83ae10, C4<1>, C4<1>;
L_0x5d2d2a83b1f0 .functor NOT 1, L_0x5d2d2a83b0f0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a506a80_0 .net *"_ivl_0", 0 0, L_0x5d2d2a83b0f0;  1 drivers
v0x5d2d2a506b80_0 .net "a", 0 0, L_0x5d2d2a83aff0;  alias, 1 drivers
v0x5d2d2a506c40_0 .net "b", 0 0, L_0x5d2d2a83ae10;  alias, 1 drivers
v0x5d2d2a506ce0_0 .net "out", 0 0, L_0x5d2d2a83b1f0;  alias, 1 drivers
S_0x5d2d2a506e20 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a5065a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a83af10 .functor OR 1, L_0x5d2d2a83b7b0, L_0x5d2d2a83b850, C4<0>, C4<0>;
L_0x5d2d2a83af80 .functor NOT 1, L_0x5d2d2a83af10, C4<0>, C4<0>, C4<0>;
v0x5d2d2a507050_0 .net *"_ivl_0", 0 0, L_0x5d2d2a83af10;  1 drivers
v0x5d2d2a507150_0 .net "a", 0 0, L_0x5d2d2a83b7b0;  alias, 1 drivers
v0x5d2d2a507210_0 .net "b", 0 0, L_0x5d2d2a83b850;  alias, 1 drivers
v0x5d2d2a5072e0_0 .net "out", 0 0, L_0x5d2d2a83af80;  alias, 1 drivers
S_0x5d2d2a507420 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a5065a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a83aff0 .functor NOT 1, L_0x5d2d2a83af80, C4<0>, C4<0>, C4<0>;
v0x5d2d2a507670_0 .net "a", 0 0, L_0x5d2d2a83af80;  alias, 1 drivers
v0x5d2d2a507740_0 .net "out", 0 0, L_0x5d2d2a83aff0;  alias, 1 drivers
S_0x5d2d2a507da0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a506310;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8399a0 .functor AND 1, L_0x5d2d2a83b7b0, L_0x5d2d2a83b850, C4<1>, C4<1>;
L_0x5d2d2a83aca0 .functor NOT 1, L_0x5d2d2a8399a0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a507fd0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8399a0;  1 drivers
v0x5d2d2a5080d0_0 .net "a", 0 0, L_0x5d2d2a83b7b0;  alias, 1 drivers
v0x5d2d2a5081e0_0 .net "b", 0 0, L_0x5d2d2a83b850;  alias, 1 drivers
v0x5d2d2a5082d0_0 .net "out", 0 0, L_0x5d2d2a83aca0;  alias, 1 drivers
S_0x5d2d2a5083d0 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a506310;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a83b310 .functor AND 1, L_0x5d2d2a83b260, L_0x5d2d2a83b1f0, C4<1>, C4<1>;
L_0x5d2d2a83b430 .functor NOT 1, L_0x5d2d2a83b310, C4<0>, C4<0>, C4<0>;
v0x5d2d2a508600_0 .net *"_ivl_0", 0 0, L_0x5d2d2a83b310;  1 drivers
v0x5d2d2a5086e0_0 .net "a", 0 0, L_0x5d2d2a83b260;  alias, 1 drivers
v0x5d2d2a5087a0_0 .net "b", 0 0, L_0x5d2d2a83b1f0;  alias, 1 drivers
v0x5d2d2a508890_0 .net "out", 0 0, L_0x5d2d2a83b430;  alias, 1 drivers
S_0x5d2d2a5089b0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a506310;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a83b4c0 .functor AND 1, L_0x5d2d2a83ba30, L_0x5d2d2a83b1f0, C4<1>, C4<1>;
L_0x5d2d2a83b5e0 .functor NOT 1, L_0x5d2d2a83b4c0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a508be0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a83b4c0;  1 drivers
v0x5d2d2a508ce0_0 .net "a", 0 0, L_0x5d2d2a83ba30;  alias, 1 drivers
v0x5d2d2a508da0_0 .net "b", 0 0, L_0x5d2d2a83b1f0;  alias, 1 drivers
v0x5d2d2a508e40_0 .net "out", 0 0, L_0x5d2d2a83b5e0;  alias, 1 drivers
S_0x5d2d2a508f60 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a506310;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a83ad10 .functor NOT 1, L_0x5d2d2a83aca0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5091d0_0 .net "a", 0 0, L_0x5d2d2a83aca0;  alias, 1 drivers
v0x5d2d2a509290_0 .net "out", 0 0, L_0x5d2d2a83ad10;  alias, 1 drivers
S_0x5d2d2a509390 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a506310;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a83ae10 .functor NOT 1, L_0x5d2d2a83b990, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5095b0_0 .net "a", 0 0, L_0x5d2d2a83b990;  alias, 1 drivers
v0x5d2d2a509690_0 .net "out", 0 0, L_0x5d2d2a83ae10;  alias, 1 drivers
S_0x5d2d2a5097e0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a506310;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a83b260 .functor NOT 1, L_0x5d2d2a83ba30, C4<0>, C4<0>, C4<0>;
v0x5d2d2a509a00_0 .net "a", 0 0, L_0x5d2d2a83ba30;  alias, 1 drivers
v0x5d2d2a509ac0_0 .net "out", 0 0, L_0x5d2d2a83b260;  alias, 1 drivers
S_0x5d2d2a509b80 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a506310;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a83b670 .functor NOT 1, L_0x5d2d2a83b5e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a509da0_0 .net "a", 0 0, L_0x5d2d2a83b5e0;  alias, 1 drivers
v0x5d2d2a509e90_0 .net "out", 0 0, L_0x5d2d2a83b670;  alias, 1 drivers
S_0x5d2d2a50aa00 .scope generate, "rcpa2Loop[4]" "rcpa2Loop[4]" 4 16, 4 16 0, S_0x5d2d2a4f7f70;
 .timescale -9 -12;
P_0x5d2d2a50ac50 .param/l "i" 0 4 16, +C4<0100>;
S_0x5d2d2a50ad30 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a50aa00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a50e980_0 .net "Y", 0 0, L_0x5d2d2a83a0f0;  1 drivers
v0x5d2d2a50eab0_0 .net "a", 0 0, L_0x5d2d2a83a5b0;  1 drivers
v0x5d2d2a50eb70_0 .net "b", 0 0, L_0x5d2d2a83a6e0;  1 drivers
v0x5d2d2a50ec40_0 .net "cIn", 0 0, L_0x5d2d2a83a890;  1 drivers
v0x5d2d2a50ed10_0 .net "cOut", 0 0, L_0x5d2d2a83a4b0;  1 drivers
v0x5d2d2a50edb0_0 .net "fIn", 0 0, L_0x5d2d2a83a9c0;  1 drivers
v0x5d2d2a50eea0_0 .net "fOut", 0 0, L_0x5d2d2a839c10;  1 drivers
v0x5d2d2a50ef40_0 .net "notCIn", 0 0, L_0x5d2d2a839d10;  1 drivers
v0x5d2d2a50efe0_0 .net "notCOut", 0 0, L_0x5d2d2a83a440;  1 drivers
v0x5d2d2a50f110_0 .net "notFIn", 0 0, L_0x5d2d2a83a160;  1 drivers
v0x5d2d2a50f200_0 .net "notFOut", 0 0, L_0x5d2d2a839ba0;  1 drivers
v0x5d2d2a50f2f0_0 .net "s", 0 0, L_0x5d2d2a83a2d0;  1 drivers
S_0x5d2d2a50afc0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a50ad30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a50c220_0 .net "a", 0 0, L_0x5d2d2a83a5b0;  alias, 1 drivers
v0x5d2d2a50c2f0_0 .net "b", 0 0, L_0x5d2d2a83a6e0;  alias, 1 drivers
v0x5d2d2a50c3c0_0 .net "c", 0 0, L_0x5d2d2a839d10;  alias, 1 drivers
v0x5d2d2a50c4c0_0 .net "node1", 0 0, L_0x5d2d2a839e80;  1 drivers
v0x5d2d2a50c5b0_0 .net "node2", 0 0, L_0x5d2d2a839ef0;  1 drivers
v0x5d2d2a50c6f0_0 .net "out", 0 0, L_0x5d2d2a83a0f0;  alias, 1 drivers
S_0x5d2d2a50b230 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a50afc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a839ff0 .functor AND 1, L_0x5d2d2a839ef0, L_0x5d2d2a839d10, C4<1>, C4<1>;
L_0x5d2d2a83a0f0 .functor NOT 1, L_0x5d2d2a839ff0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a50b4a0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a839ff0;  1 drivers
v0x5d2d2a50b5a0_0 .net "a", 0 0, L_0x5d2d2a839ef0;  alias, 1 drivers
v0x5d2d2a50b660_0 .net "b", 0 0, L_0x5d2d2a839d10;  alias, 1 drivers
v0x5d2d2a50b700_0 .net "out", 0 0, L_0x5d2d2a83a0f0;  alias, 1 drivers
S_0x5d2d2a50b840 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a50afc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a839e10 .functor OR 1, L_0x5d2d2a83a5b0, L_0x5d2d2a83a6e0, C4<0>, C4<0>;
L_0x5d2d2a839e80 .functor NOT 1, L_0x5d2d2a839e10, C4<0>, C4<0>, C4<0>;
v0x5d2d2a50ba70_0 .net *"_ivl_0", 0 0, L_0x5d2d2a839e10;  1 drivers
v0x5d2d2a50bb70_0 .net "a", 0 0, L_0x5d2d2a83a5b0;  alias, 1 drivers
v0x5d2d2a50bc30_0 .net "b", 0 0, L_0x5d2d2a83a6e0;  alias, 1 drivers
v0x5d2d2a50bcd0_0 .net "out", 0 0, L_0x5d2d2a839e80;  alias, 1 drivers
S_0x5d2d2a50be10 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a50afc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a839ef0 .functor NOT 1, L_0x5d2d2a839e80, C4<0>, C4<0>, C4<0>;
v0x5d2d2a50c060_0 .net "a", 0 0, L_0x5d2d2a839e80;  alias, 1 drivers
v0x5d2d2a50c130_0 .net "out", 0 0, L_0x5d2d2a839ef0;  alias, 1 drivers
S_0x5d2d2a50c790 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a50ad30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a839a10 .functor AND 1, L_0x5d2d2a83a5b0, L_0x5d2d2a83a6e0, C4<1>, C4<1>;
L_0x5d2d2a839ba0 .functor NOT 1, L_0x5d2d2a839a10, C4<0>, C4<0>, C4<0>;
v0x5d2d2a50c9c0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a839a10;  1 drivers
v0x5d2d2a50cac0_0 .net "a", 0 0, L_0x5d2d2a83a5b0;  alias, 1 drivers
v0x5d2d2a50cbd0_0 .net "b", 0 0, L_0x5d2d2a83a6e0;  alias, 1 drivers
v0x5d2d2a50ccc0_0 .net "out", 0 0, L_0x5d2d2a839ba0;  alias, 1 drivers
S_0x5d2d2a50cdc0 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a50ad30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a83a1d0 .functor AND 1, L_0x5d2d2a83a160, L_0x5d2d2a83a0f0, C4<1>, C4<1>;
L_0x5d2d2a83a2d0 .functor NOT 1, L_0x5d2d2a83a1d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a50cff0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a83a1d0;  1 drivers
v0x5d2d2a50d0d0_0 .net "a", 0 0, L_0x5d2d2a83a160;  alias, 1 drivers
v0x5d2d2a50d190_0 .net "b", 0 0, L_0x5d2d2a83a0f0;  alias, 1 drivers
v0x5d2d2a50d280_0 .net "out", 0 0, L_0x5d2d2a83a2d0;  alias, 1 drivers
S_0x5d2d2a50d3a0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a50ad30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a83a340 .functor AND 1, L_0x5d2d2a83a9c0, L_0x5d2d2a83a0f0, C4<1>, C4<1>;
L_0x5d2d2a83a440 .functor NOT 1, L_0x5d2d2a83a340, C4<0>, C4<0>, C4<0>;
v0x5d2d2a50d5d0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a83a340;  1 drivers
v0x5d2d2a50d6d0_0 .net "a", 0 0, L_0x5d2d2a83a9c0;  alias, 1 drivers
v0x5d2d2a50d790_0 .net "b", 0 0, L_0x5d2d2a83a0f0;  alias, 1 drivers
v0x5d2d2a50d830_0 .net "out", 0 0, L_0x5d2d2a83a440;  alias, 1 drivers
S_0x5d2d2a50d950 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a50ad30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a839c10 .functor NOT 1, L_0x5d2d2a839ba0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a50dbc0_0 .net "a", 0 0, L_0x5d2d2a839ba0;  alias, 1 drivers
v0x5d2d2a50dc80_0 .net "out", 0 0, L_0x5d2d2a839c10;  alias, 1 drivers
S_0x5d2d2a50dd80 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a50ad30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a839d10 .functor NOT 1, L_0x5d2d2a83a890, C4<0>, C4<0>, C4<0>;
v0x5d2d2a50dfa0_0 .net "a", 0 0, L_0x5d2d2a83a890;  alias, 1 drivers
v0x5d2d2a50e080_0 .net "out", 0 0, L_0x5d2d2a839d10;  alias, 1 drivers
S_0x5d2d2a50e1d0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a50ad30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a83a160 .functor NOT 1, L_0x5d2d2a83a9c0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a50e3f0_0 .net "a", 0 0, L_0x5d2d2a83a9c0;  alias, 1 drivers
v0x5d2d2a50e4b0_0 .net "out", 0 0, L_0x5d2d2a83a160;  alias, 1 drivers
S_0x5d2d2a50e570 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a50ad30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a83a4b0 .functor NOT 1, L_0x5d2d2a83a440, C4<0>, C4<0>, C4<0>;
v0x5d2d2a50e790_0 .net "a", 0 0, L_0x5d2d2a83a440;  alias, 1 drivers
v0x5d2d2a50e880_0 .net "out", 0 0, L_0x5d2d2a83a4b0;  alias, 1 drivers
S_0x5d2d2a50f3f0 .scope generate, "rcpa2Loop[5]" "rcpa2Loop[5]" 4 16, 4 16 0, S_0x5d2d2a4f7f70;
 .timescale -9 -12;
P_0x5d2d2a50f5f0 .param/l "i" 0 4 16, +C4<0101>;
S_0x5d2d2a50f6d0 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a50f3f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a513350_0 .net "Y", 0 0, L_0x5d2d2a8391b0;  1 drivers
v0x5d2d2a513480_0 .net "a", 0 0, L_0x5d2d2a8396c0;  1 drivers
v0x5d2d2a513540_0 .net "b", 0 0, L_0x5d2d2a839760;  1 drivers
v0x5d2d2a513610_0 .net "cIn", 0 0, L_0x5d2d2a839860;  1 drivers
v0x5d2d2a5136e0_0 .net "cOut", 0 0, L_0x5d2d2a839570;  1 drivers
v0x5d2d2a513780_0 .net "fIn", 0 0, L_0x5d2d2a839900;  1 drivers
v0x5d2d2a513870_0 .net "fOut", 0 0, L_0x5d2d2a838cd0;  1 drivers
v0x5d2d2a513910_0 .net "notCIn", 0 0, L_0x5d2d2a838dd0;  1 drivers
v0x5d2d2a5139b0_0 .net "notCOut", 0 0, L_0x5d2d2a839500;  1 drivers
v0x5d2d2a513ae0_0 .net "notFIn", 0 0, L_0x5d2d2a839220;  1 drivers
v0x5d2d2a513bd0_0 .net "notFOut", 0 0, L_0x5d2d2a838c60;  1 drivers
v0x5d2d2a513cc0_0 .net "s", 0 0, L_0x5d2d2a839390;  1 drivers
S_0x5d2d2a50f960 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a50f6d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a510bf0_0 .net "a", 0 0, L_0x5d2d2a8396c0;  alias, 1 drivers
v0x5d2d2a510cc0_0 .net "b", 0 0, L_0x5d2d2a839760;  alias, 1 drivers
v0x5d2d2a510d90_0 .net "c", 0 0, L_0x5d2d2a838dd0;  alias, 1 drivers
v0x5d2d2a510e90_0 .net "node1", 0 0, L_0x5d2d2a838f40;  1 drivers
v0x5d2d2a510f80_0 .net "node2", 0 0, L_0x5d2d2a838fb0;  1 drivers
v0x5d2d2a5110c0_0 .net "out", 0 0, L_0x5d2d2a8391b0;  alias, 1 drivers
S_0x5d2d2a50fbd0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a50f960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8390b0 .functor AND 1, L_0x5d2d2a838fb0, L_0x5d2d2a838dd0, C4<1>, C4<1>;
L_0x5d2d2a8391b0 .functor NOT 1, L_0x5d2d2a8390b0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a50fe40_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8390b0;  1 drivers
v0x5d2d2a50ff40_0 .net "a", 0 0, L_0x5d2d2a838fb0;  alias, 1 drivers
v0x5d2d2a510000_0 .net "b", 0 0, L_0x5d2d2a838dd0;  alias, 1 drivers
v0x5d2d2a5100a0_0 .net "out", 0 0, L_0x5d2d2a8391b0;  alias, 1 drivers
S_0x5d2d2a5101e0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a50f960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a838ed0 .functor OR 1, L_0x5d2d2a8396c0, L_0x5d2d2a839760, C4<0>, C4<0>;
L_0x5d2d2a838f40 .functor NOT 1, L_0x5d2d2a838ed0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a510410_0 .net *"_ivl_0", 0 0, L_0x5d2d2a838ed0;  1 drivers
v0x5d2d2a510510_0 .net "a", 0 0, L_0x5d2d2a8396c0;  alias, 1 drivers
v0x5d2d2a5105d0_0 .net "b", 0 0, L_0x5d2d2a839760;  alias, 1 drivers
v0x5d2d2a5106a0_0 .net "out", 0 0, L_0x5d2d2a838f40;  alias, 1 drivers
S_0x5d2d2a5107e0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a50f960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a838fb0 .functor NOT 1, L_0x5d2d2a838f40, C4<0>, C4<0>, C4<0>;
v0x5d2d2a510a30_0 .net "a", 0 0, L_0x5d2d2a838f40;  alias, 1 drivers
v0x5d2d2a510b00_0 .net "out", 0 0, L_0x5d2d2a838fb0;  alias, 1 drivers
S_0x5d2d2a511160 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a50f6d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a838ad0 .functor AND 1, L_0x5d2d2a8396c0, L_0x5d2d2a839760, C4<1>, C4<1>;
L_0x5d2d2a838c60 .functor NOT 1, L_0x5d2d2a838ad0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a511390_0 .net *"_ivl_0", 0 0, L_0x5d2d2a838ad0;  1 drivers
v0x5d2d2a511490_0 .net "a", 0 0, L_0x5d2d2a8396c0;  alias, 1 drivers
v0x5d2d2a5115a0_0 .net "b", 0 0, L_0x5d2d2a839760;  alias, 1 drivers
v0x5d2d2a511690_0 .net "out", 0 0, L_0x5d2d2a838c60;  alias, 1 drivers
S_0x5d2d2a511790 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a50f6d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a839290 .functor AND 1, L_0x5d2d2a839220, L_0x5d2d2a8391b0, C4<1>, C4<1>;
L_0x5d2d2a839390 .functor NOT 1, L_0x5d2d2a839290, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5119c0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a839290;  1 drivers
v0x5d2d2a511aa0_0 .net "a", 0 0, L_0x5d2d2a839220;  alias, 1 drivers
v0x5d2d2a511b60_0 .net "b", 0 0, L_0x5d2d2a8391b0;  alias, 1 drivers
v0x5d2d2a511c50_0 .net "out", 0 0, L_0x5d2d2a839390;  alias, 1 drivers
S_0x5d2d2a511d70 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a50f6d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a839400 .functor AND 1, L_0x5d2d2a839900, L_0x5d2d2a8391b0, C4<1>, C4<1>;
L_0x5d2d2a839500 .functor NOT 1, L_0x5d2d2a839400, C4<0>, C4<0>, C4<0>;
v0x5d2d2a511fa0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a839400;  1 drivers
v0x5d2d2a5120a0_0 .net "a", 0 0, L_0x5d2d2a839900;  alias, 1 drivers
v0x5d2d2a512160_0 .net "b", 0 0, L_0x5d2d2a8391b0;  alias, 1 drivers
v0x5d2d2a512200_0 .net "out", 0 0, L_0x5d2d2a839500;  alias, 1 drivers
S_0x5d2d2a512320 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a50f6d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a838cd0 .functor NOT 1, L_0x5d2d2a838c60, C4<0>, C4<0>, C4<0>;
v0x5d2d2a512590_0 .net "a", 0 0, L_0x5d2d2a838c60;  alias, 1 drivers
v0x5d2d2a512650_0 .net "out", 0 0, L_0x5d2d2a838cd0;  alias, 1 drivers
S_0x5d2d2a512750 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a50f6d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a838dd0 .functor NOT 1, L_0x5d2d2a839860, C4<0>, C4<0>, C4<0>;
v0x5d2d2a512970_0 .net "a", 0 0, L_0x5d2d2a839860;  alias, 1 drivers
v0x5d2d2a512a50_0 .net "out", 0 0, L_0x5d2d2a838dd0;  alias, 1 drivers
S_0x5d2d2a512ba0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a50f6d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a839220 .functor NOT 1, L_0x5d2d2a839900, C4<0>, C4<0>, C4<0>;
v0x5d2d2a512dc0_0 .net "a", 0 0, L_0x5d2d2a839900;  alias, 1 drivers
v0x5d2d2a512e80_0 .net "out", 0 0, L_0x5d2d2a839220;  alias, 1 drivers
S_0x5d2d2a512f40 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a50f6d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a839570 .functor NOT 1, L_0x5d2d2a839500, C4<0>, C4<0>, C4<0>;
v0x5d2d2a513160_0 .net "a", 0 0, L_0x5d2d2a839500;  alias, 1 drivers
v0x5d2d2a513250_0 .net "out", 0 0, L_0x5d2d2a839570;  alias, 1 drivers
S_0x5d2d2a513dc0 .scope generate, "rcpa2Loop[6]" "rcpa2Loop[6]" 4 16, 4 16 0, S_0x5d2d2a4f7f70;
 .timescale -9 -12;
P_0x5d2d2a513fc0 .param/l "i" 0 4 16, +C4<0110>;
S_0x5d2d2a5140a0 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a513dc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a517d20_0 .net "Y", 0 0, L_0x5d2d2a838250;  1 drivers
v0x5d2d2a517e50_0 .net "a", 0 0, L_0x5d2d2a838710;  1 drivers
v0x5d2d2a517f10_0 .net "b", 0 0, L_0x5d2d2a8387b0;  1 drivers
v0x5d2d2a517fe0_0 .net "cIn", 0 0, L_0x5d2d2a8388a0;  1 drivers
v0x5d2d2a5180b0_0 .net "cOut", 0 0, L_0x5d2d2a838610;  1 drivers
v0x5d2d2a518150_0 .net "fIn", 0 0, L_0x5d2d2a838990;  1 drivers
v0x5d2d2a518240_0 .net "fOut", 0 0, L_0x5d2d2a837d70;  1 drivers
v0x5d2d2a5182e0_0 .net "notCIn", 0 0, L_0x5d2d2a837e70;  1 drivers
v0x5d2d2a518380_0 .net "notCOut", 0 0, L_0x5d2d2a8385a0;  1 drivers
v0x5d2d2a5184b0_0 .net "notFIn", 0 0, L_0x5d2d2a8382c0;  1 drivers
v0x5d2d2a5185a0_0 .net "notFOut", 0 0, L_0x5d2d2a837d00;  1 drivers
v0x5d2d2a518690_0 .net "s", 0 0, L_0x5d2d2a838430;  1 drivers
S_0x5d2d2a514330 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a5140a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a5155c0_0 .net "a", 0 0, L_0x5d2d2a838710;  alias, 1 drivers
v0x5d2d2a515690_0 .net "b", 0 0, L_0x5d2d2a8387b0;  alias, 1 drivers
v0x5d2d2a515760_0 .net "c", 0 0, L_0x5d2d2a837e70;  alias, 1 drivers
v0x5d2d2a515860_0 .net "node1", 0 0, L_0x5d2d2a837fe0;  1 drivers
v0x5d2d2a515950_0 .net "node2", 0 0, L_0x5d2d2a838050;  1 drivers
v0x5d2d2a515a90_0 .net "out", 0 0, L_0x5d2d2a838250;  alias, 1 drivers
S_0x5d2d2a5145a0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a514330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a838150 .functor AND 1, L_0x5d2d2a838050, L_0x5d2d2a837e70, C4<1>, C4<1>;
L_0x5d2d2a838250 .functor NOT 1, L_0x5d2d2a838150, C4<0>, C4<0>, C4<0>;
v0x5d2d2a514810_0 .net *"_ivl_0", 0 0, L_0x5d2d2a838150;  1 drivers
v0x5d2d2a514910_0 .net "a", 0 0, L_0x5d2d2a838050;  alias, 1 drivers
v0x5d2d2a5149d0_0 .net "b", 0 0, L_0x5d2d2a837e70;  alias, 1 drivers
v0x5d2d2a514a70_0 .net "out", 0 0, L_0x5d2d2a838250;  alias, 1 drivers
S_0x5d2d2a514bb0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a514330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a837f70 .functor OR 1, L_0x5d2d2a838710, L_0x5d2d2a8387b0, C4<0>, C4<0>;
L_0x5d2d2a837fe0 .functor NOT 1, L_0x5d2d2a837f70, C4<0>, C4<0>, C4<0>;
v0x5d2d2a514de0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a837f70;  1 drivers
v0x5d2d2a514ee0_0 .net "a", 0 0, L_0x5d2d2a838710;  alias, 1 drivers
v0x5d2d2a514fa0_0 .net "b", 0 0, L_0x5d2d2a8387b0;  alias, 1 drivers
v0x5d2d2a515070_0 .net "out", 0 0, L_0x5d2d2a837fe0;  alias, 1 drivers
S_0x5d2d2a5151b0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a514330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a838050 .functor NOT 1, L_0x5d2d2a837fe0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a515400_0 .net "a", 0 0, L_0x5d2d2a837fe0;  alias, 1 drivers
v0x5d2d2a5154d0_0 .net "out", 0 0, L_0x5d2d2a838050;  alias, 1 drivers
S_0x5d2d2a515b30 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a5140a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a837b70 .functor AND 1, L_0x5d2d2a838710, L_0x5d2d2a8387b0, C4<1>, C4<1>;
L_0x5d2d2a837d00 .functor NOT 1, L_0x5d2d2a837b70, C4<0>, C4<0>, C4<0>;
v0x5d2d2a515d60_0 .net *"_ivl_0", 0 0, L_0x5d2d2a837b70;  1 drivers
v0x5d2d2a515e60_0 .net "a", 0 0, L_0x5d2d2a838710;  alias, 1 drivers
v0x5d2d2a515f70_0 .net "b", 0 0, L_0x5d2d2a8387b0;  alias, 1 drivers
v0x5d2d2a516060_0 .net "out", 0 0, L_0x5d2d2a837d00;  alias, 1 drivers
S_0x5d2d2a516160 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a5140a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a838330 .functor AND 1, L_0x5d2d2a8382c0, L_0x5d2d2a838250, C4<1>, C4<1>;
L_0x5d2d2a838430 .functor NOT 1, L_0x5d2d2a838330, C4<0>, C4<0>, C4<0>;
v0x5d2d2a516390_0 .net *"_ivl_0", 0 0, L_0x5d2d2a838330;  1 drivers
v0x5d2d2a516470_0 .net "a", 0 0, L_0x5d2d2a8382c0;  alias, 1 drivers
v0x5d2d2a516530_0 .net "b", 0 0, L_0x5d2d2a838250;  alias, 1 drivers
v0x5d2d2a516620_0 .net "out", 0 0, L_0x5d2d2a838430;  alias, 1 drivers
S_0x5d2d2a516740 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a5140a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8384a0 .functor AND 1, L_0x5d2d2a838990, L_0x5d2d2a838250, C4<1>, C4<1>;
L_0x5d2d2a8385a0 .functor NOT 1, L_0x5d2d2a8384a0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a516970_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8384a0;  1 drivers
v0x5d2d2a516a70_0 .net "a", 0 0, L_0x5d2d2a838990;  alias, 1 drivers
v0x5d2d2a516b30_0 .net "b", 0 0, L_0x5d2d2a838250;  alias, 1 drivers
v0x5d2d2a516bd0_0 .net "out", 0 0, L_0x5d2d2a8385a0;  alias, 1 drivers
S_0x5d2d2a516cf0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a5140a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a837d70 .functor NOT 1, L_0x5d2d2a837d00, C4<0>, C4<0>, C4<0>;
v0x5d2d2a516f60_0 .net "a", 0 0, L_0x5d2d2a837d00;  alias, 1 drivers
v0x5d2d2a517020_0 .net "out", 0 0, L_0x5d2d2a837d70;  alias, 1 drivers
S_0x5d2d2a517120 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a5140a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a837e70 .functor NOT 1, L_0x5d2d2a8388a0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a517340_0 .net "a", 0 0, L_0x5d2d2a8388a0;  alias, 1 drivers
v0x5d2d2a517420_0 .net "out", 0 0, L_0x5d2d2a837e70;  alias, 1 drivers
S_0x5d2d2a517570 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a5140a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8382c0 .functor NOT 1, L_0x5d2d2a838990, C4<0>, C4<0>, C4<0>;
v0x5d2d2a517790_0 .net "a", 0 0, L_0x5d2d2a838990;  alias, 1 drivers
v0x5d2d2a517850_0 .net "out", 0 0, L_0x5d2d2a8382c0;  alias, 1 drivers
S_0x5d2d2a517910 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a5140a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a838610 .functor NOT 1, L_0x5d2d2a8385a0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a517b30_0 .net "a", 0 0, L_0x5d2d2a8385a0;  alias, 1 drivers
v0x5d2d2a517c20_0 .net "out", 0 0, L_0x5d2d2a838610;  alias, 1 drivers
S_0x5d2d2a518790 .scope generate, "rcpa2Loop[7]" "rcpa2Loop[7]" 4 16, 4 16 0, S_0x5d2d2a4f7f70;
 .timescale -9 -12;
P_0x5d2d2a518990 .param/l "i" 0 4 16, +C4<0111>;
S_0x5d2d2a518a70 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a518790;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a51c6f0_0 .net "Y", 0 0, L_0x5d2d2a8373e0;  1 drivers
v0x5d2d2a51c820_0 .net "a", 0 0, L_0x5d2d2a8378f0;  1 drivers
v0x5d2d2a51c8e0_0 .net "b", 0 0, L_0x5d2d2a837990;  1 drivers
v0x5d2d2a51c9b0_0 .net "cIn", 0 0, L_0x5d2d2a837a30;  1 drivers
v0x5d2d2a51ca80_0 .net "cOut", 0 0, L_0x5d2d2a8377a0;  1 drivers
v0x5d2d2a51cb20_0 .net "fIn", 0 0, L_0x5d2d2a837ad0;  1 drivers
v0x5d2d2a51cc10_0 .net "fOut", 0 0, L_0x5d2d2a837020;  1 drivers
v0x5d2d2a51ccb0_0 .net "notCIn", 0 0, L_0x5d2d2a837090;  1 drivers
v0x5d2d2a51cd50_0 .net "notCOut", 0 0, L_0x5d2d2a837730;  1 drivers
v0x5d2d2a51ce80_0 .net "notFIn", 0 0, L_0x5d2d2a837450;  1 drivers
v0x5d2d2a51cf70_0 .net "notFOut", 0 0, L_0x5d2d2a836fb0;  1 drivers
v0x5d2d2a51d060_0 .net "s", 0 0, L_0x5d2d2a8375c0;  1 drivers
S_0x5d2d2a518d00 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a518a70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a519f90_0 .net "a", 0 0, L_0x5d2d2a8378f0;  alias, 1 drivers
v0x5d2d2a51a060_0 .net "b", 0 0, L_0x5d2d2a837990;  alias, 1 drivers
v0x5d2d2a51a130_0 .net "c", 0 0, L_0x5d2d2a837090;  alias, 1 drivers
v0x5d2d2a51a230_0 .net "node1", 0 0, L_0x5d2d2a837170;  1 drivers
v0x5d2d2a51a320_0 .net "node2", 0 0, L_0x5d2d2a8371e0;  1 drivers
v0x5d2d2a51a460_0 .net "out", 0 0, L_0x5d2d2a8373e0;  alias, 1 drivers
S_0x5d2d2a518f70 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a518d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8372e0 .functor AND 1, L_0x5d2d2a8371e0, L_0x5d2d2a837090, C4<1>, C4<1>;
L_0x5d2d2a8373e0 .functor NOT 1, L_0x5d2d2a8372e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5191e0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8372e0;  1 drivers
v0x5d2d2a5192e0_0 .net "a", 0 0, L_0x5d2d2a8371e0;  alias, 1 drivers
v0x5d2d2a5193a0_0 .net "b", 0 0, L_0x5d2d2a837090;  alias, 1 drivers
v0x5d2d2a519440_0 .net "out", 0 0, L_0x5d2d2a8373e0;  alias, 1 drivers
S_0x5d2d2a519580 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a518d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a837100 .functor OR 1, L_0x5d2d2a8378f0, L_0x5d2d2a837990, C4<0>, C4<0>;
L_0x5d2d2a837170 .functor NOT 1, L_0x5d2d2a837100, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5197b0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a837100;  1 drivers
v0x5d2d2a5198b0_0 .net "a", 0 0, L_0x5d2d2a8378f0;  alias, 1 drivers
v0x5d2d2a519970_0 .net "b", 0 0, L_0x5d2d2a837990;  alias, 1 drivers
v0x5d2d2a519a40_0 .net "out", 0 0, L_0x5d2d2a837170;  alias, 1 drivers
S_0x5d2d2a519b80 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a518d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8371e0 .functor NOT 1, L_0x5d2d2a837170, C4<0>, C4<0>, C4<0>;
v0x5d2d2a519dd0_0 .net "a", 0 0, L_0x5d2d2a837170;  alias, 1 drivers
v0x5d2d2a519ea0_0 .net "out", 0 0, L_0x5d2d2a8371e0;  alias, 1 drivers
S_0x5d2d2a51a500 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a518a70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a836ea0 .functor AND 1, L_0x5d2d2a8378f0, L_0x5d2d2a837990, C4<1>, C4<1>;
L_0x5d2d2a836fb0 .functor NOT 1, L_0x5d2d2a836ea0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a51a730_0 .net *"_ivl_0", 0 0, L_0x5d2d2a836ea0;  1 drivers
v0x5d2d2a51a830_0 .net "a", 0 0, L_0x5d2d2a8378f0;  alias, 1 drivers
v0x5d2d2a51a940_0 .net "b", 0 0, L_0x5d2d2a837990;  alias, 1 drivers
v0x5d2d2a51aa30_0 .net "out", 0 0, L_0x5d2d2a836fb0;  alias, 1 drivers
S_0x5d2d2a51ab30 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a518a70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8374c0 .functor AND 1, L_0x5d2d2a837450, L_0x5d2d2a8373e0, C4<1>, C4<1>;
L_0x5d2d2a8375c0 .functor NOT 1, L_0x5d2d2a8374c0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a51ad60_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8374c0;  1 drivers
v0x5d2d2a51ae40_0 .net "a", 0 0, L_0x5d2d2a837450;  alias, 1 drivers
v0x5d2d2a51af00_0 .net "b", 0 0, L_0x5d2d2a8373e0;  alias, 1 drivers
v0x5d2d2a51aff0_0 .net "out", 0 0, L_0x5d2d2a8375c0;  alias, 1 drivers
S_0x5d2d2a51b110 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a518a70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a837630 .functor AND 1, L_0x5d2d2a837ad0, L_0x5d2d2a8373e0, C4<1>, C4<1>;
L_0x5d2d2a837730 .functor NOT 1, L_0x5d2d2a837630, C4<0>, C4<0>, C4<0>;
v0x5d2d2a51b340_0 .net *"_ivl_0", 0 0, L_0x5d2d2a837630;  1 drivers
v0x5d2d2a51b440_0 .net "a", 0 0, L_0x5d2d2a837ad0;  alias, 1 drivers
v0x5d2d2a51b500_0 .net "b", 0 0, L_0x5d2d2a8373e0;  alias, 1 drivers
v0x5d2d2a51b5a0_0 .net "out", 0 0, L_0x5d2d2a837730;  alias, 1 drivers
S_0x5d2d2a51b6c0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a518a70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a837020 .functor NOT 1, L_0x5d2d2a836fb0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a51b930_0 .net "a", 0 0, L_0x5d2d2a836fb0;  alias, 1 drivers
v0x5d2d2a51b9f0_0 .net "out", 0 0, L_0x5d2d2a837020;  alias, 1 drivers
S_0x5d2d2a51baf0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a518a70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a837090 .functor NOT 1, L_0x5d2d2a837a30, C4<0>, C4<0>, C4<0>;
v0x5d2d2a51bd10_0 .net "a", 0 0, L_0x5d2d2a837a30;  alias, 1 drivers
v0x5d2d2a51bdf0_0 .net "out", 0 0, L_0x5d2d2a837090;  alias, 1 drivers
S_0x5d2d2a51bf40 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a518a70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a837450 .functor NOT 1, L_0x5d2d2a837ad0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a51c160_0 .net "a", 0 0, L_0x5d2d2a837ad0;  alias, 1 drivers
v0x5d2d2a51c220_0 .net "out", 0 0, L_0x5d2d2a837450;  alias, 1 drivers
S_0x5d2d2a51c2e0 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a518a70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8377a0 .functor NOT 1, L_0x5d2d2a837730, C4<0>, C4<0>, C4<0>;
v0x5d2d2a51c500_0 .net "a", 0 0, L_0x5d2d2a837730;  alias, 1 drivers
v0x5d2d2a51c5f0_0 .net "out", 0 0, L_0x5d2d2a8377a0;  alias, 1 drivers
S_0x5d2d2a51d910 .scope module, "nBitRippleCarryAdderInst" "nBitRippleCarryAdder" 3 23, 8 3 0, S_0x5d2d2a4f76f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 8 "A";
    .port_info 3 /INPUT 8 "B";
    .port_info 4 /INPUT 1 "cin";
P_0x5d2d2a51daf0 .param/l "N" 0 8 3, +C4<00000000000000000000000000001000>;
L_0x5d2d2a841d50 .functor BUFZ 8, L_0x5d2d2a841590, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5d2d2a523e20_0 .net "A", 7 0, L_0x5d2d2a842080;  1 drivers
v0x5d2d2a523f20_0 .net "B", 7 0, L_0x5d2d2a842170;  1 drivers
v0x5d2d2a524000_0 .net "carryMiddle", 7 0, L_0x5d2d2a840e60;  1 drivers
v0x5d2d2a5240c0_0 .net "cin", 0 0, L_0x5d2d2a83f300;  alias, 1 drivers
v0x5d2d2a5241b0_0 .net "cout", 0 0, L_0x5d2d2a841e10;  alias, 1 drivers
v0x5d2d2a5242c0_0 .net "sum", 7 0, L_0x5d2d2a841d50;  1 drivers
v0x5d2d2a5243a0_0 .net "sum11", 7 0, L_0x5d2d2a841590;  1 drivers
L_0x5d2d2a83f840 .part L_0x5d2d2a842080, 0, 1;
L_0x5d2d2a83f8e0 .part L_0x5d2d2a842170, 0, 1;
L_0x5d2d2a83fa60 .part L_0x5d2d2a842080, 1, 1;
L_0x5d2d2a83fb50 .part L_0x5d2d2a842170, 1, 1;
L_0x5d2d2a83fc40 .part L_0x5d2d2a840e60, 0, 1;
L_0x5d2d2a83feb0 .part L_0x5d2d2a842080, 2, 1;
L_0x5d2d2a83ff50 .part L_0x5d2d2a842170, 2, 1;
L_0x5d2d2a83fff0 .part L_0x5d2d2a840e60, 1, 1;
L_0x5d2d2a840300 .part L_0x5d2d2a842080, 3, 1;
L_0x5d2d2a8403a0 .part L_0x5d2d2a842170, 3, 1;
L_0x5d2d2a8404a0 .part L_0x5d2d2a840e60, 2, 1;
L_0x5d2d2a840620 .part L_0x5d2d2a842080, 4, 1;
L_0x5d2d2a840730 .part L_0x5d2d2a842170, 4, 1;
L_0x5d2d2a8407d0 .part L_0x5d2d2a840e60, 3, 1;
L_0x5d2d2a840980 .part L_0x5d2d2a842080, 5, 1;
L_0x5d2d2a840a20 .part L_0x5d2d2a842170, 5, 1;
L_0x5d2d2a840b50 .part L_0x5d2d2a840e60, 4, 1;
L_0x5d2d2a840dc0 .part L_0x5d2d2a842080, 6, 1;
L_0x5d2d2a840f00 .part L_0x5d2d2a842170, 6, 1;
L_0x5d2d2a840fa0 .part L_0x5d2d2a840e60, 5, 1;
LS_0x5d2d2a840e60_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a83f7d0, L_0x5d2d2a83f9f0, L_0x5d2d2a83fd50, L_0x5d2d2a8401a0;
LS_0x5d2d2a840e60_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a8405b0, L_0x5d2d2a840870, L_0x5d2d2a840c60, L_0x5d2d2a841160;
L_0x5d2d2a840e60 .concat8 [ 4 4 0 0], LS_0x5d2d2a840e60_0_0, LS_0x5d2d2a840e60_0_4;
LS_0x5d2d2a841590_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a83f3a0, L_0x5d2d2a83f980, L_0x5d2d2a83fce0, L_0x5d2d2a840130;
LS_0x5d2d2a841590_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a840540, L_0x5d2d2a8406c0, L_0x5d2d2a840bf0, L_0x5d2d2a8410f0;
L_0x5d2d2a841590 .concat8 [ 4 4 0 0], LS_0x5d2d2a841590_0_0, LS_0x5d2d2a841590_0_4;
L_0x5d2d2a841040 .part L_0x5d2d2a842080, 7, 1;
L_0x5d2d2a8419c0 .part L_0x5d2d2a842170, 7, 1;
L_0x5d2d2a841900 .part L_0x5d2d2a840e60, 6, 1;
L_0x5d2d2a841e10 .part L_0x5d2d2a840e60, 7, 1;
S_0x5d2d2a51dcd0 .scope generate, "genAdder[0]" "genAdder[0]" 8 9, 8 9 0, S_0x5d2d2a51d910;
 .timescale -9 -12;
P_0x5d2d2a51ded0 .param/l "i" 0 8 9, +C4<00>;
S_0x5d2d2a51dfb0 .scope generate, "genblk2" "genblk2" 8 10, 8 10 0, S_0x5d2d2a51dcd0;
 .timescale -9 -12;
S_0x5d2d2a51e190 .scope module, "f" "FA" 8 11, 9 33 0, S_0x5d2d2a51dfb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a83f3a0 .udp UDP_sumOut, L_0x5d2d2a83f840, L_0x5d2d2a83f8e0, L_0x5d2d2a83f300;
L_0x5d2d2a83f7d0 .udp UDP_carryOut, L_0x5d2d2a83f840, L_0x5d2d2a83f8e0, L_0x5d2d2a83f300;
v0x5d2d2a51e440_0 .net "A", 0 0, L_0x5d2d2a83f840;  1 drivers
v0x5d2d2a51e520_0 .net "B", 0 0, L_0x5d2d2a83f8e0;  1 drivers
v0x5d2d2a51e5e0_0 .net "Cin", 0 0, L_0x5d2d2a83f300;  alias, 1 drivers
v0x5d2d2a51e6e0_0 .net "Cout", 0 0, L_0x5d2d2a83f7d0;  1 drivers
v0x5d2d2a51e780_0 .net "sum", 0 0, L_0x5d2d2a83f3a0;  1 drivers
S_0x5d2d2a51e910 .scope generate, "genAdder[1]" "genAdder[1]" 8 9, 8 9 0, S_0x5d2d2a51d910;
 .timescale -9 -12;
P_0x5d2d2a51eb30 .param/l "i" 0 8 9, +C4<01>;
S_0x5d2d2a51ebf0 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a51e910;
 .timescale -9 -12;
S_0x5d2d2a51edd0 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a51ebf0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a83f980 .udp UDP_sumOut, L_0x5d2d2a83fa60, L_0x5d2d2a83fb50, L_0x5d2d2a83fc40;
L_0x5d2d2a83f9f0 .udp UDP_carryOut, L_0x5d2d2a83fa60, L_0x5d2d2a83fb50, L_0x5d2d2a83fc40;
v0x5d2d2a51f050_0 .net "A", 0 0, L_0x5d2d2a83fa60;  1 drivers
v0x5d2d2a51f130_0 .net "B", 0 0, L_0x5d2d2a83fb50;  1 drivers
v0x5d2d2a51f1f0_0 .net "Cin", 0 0, L_0x5d2d2a83fc40;  1 drivers
v0x5d2d2a51f2c0_0 .net "Cout", 0 0, L_0x5d2d2a83f9f0;  1 drivers
v0x5d2d2a51f380_0 .net "sum", 0 0, L_0x5d2d2a83f980;  1 drivers
S_0x5d2d2a51f530 .scope generate, "genAdder[2]" "genAdder[2]" 8 9, 8 9 0, S_0x5d2d2a51d910;
 .timescale -9 -12;
P_0x5d2d2a51f730 .param/l "i" 0 8 9, +C4<010>;
S_0x5d2d2a51f7f0 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a51f530;
 .timescale -9 -12;
S_0x5d2d2a51f9d0 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a51f7f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a83fce0 .udp UDP_sumOut, L_0x5d2d2a83feb0, L_0x5d2d2a83ff50, L_0x5d2d2a83fff0;
L_0x5d2d2a83fd50 .udp UDP_carryOut, L_0x5d2d2a83feb0, L_0x5d2d2a83ff50, L_0x5d2d2a83fff0;
v0x5d2d2a51fc80_0 .net "A", 0 0, L_0x5d2d2a83feb0;  1 drivers
v0x5d2d2a51fd60_0 .net "B", 0 0, L_0x5d2d2a83ff50;  1 drivers
v0x5d2d2a51fe20_0 .net "Cin", 0 0, L_0x5d2d2a83fff0;  1 drivers
v0x5d2d2a51fef0_0 .net "Cout", 0 0, L_0x5d2d2a83fd50;  1 drivers
v0x5d2d2a51ffb0_0 .net "sum", 0 0, L_0x5d2d2a83fce0;  1 drivers
S_0x5d2d2a520160 .scope generate, "genAdder[3]" "genAdder[3]" 8 9, 8 9 0, S_0x5d2d2a51d910;
 .timescale -9 -12;
P_0x5d2d2a520360 .param/l "i" 0 8 9, +C4<011>;
S_0x5d2d2a520440 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a520160;
 .timescale -9 -12;
S_0x5d2d2a520620 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a520440;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a840130 .udp UDP_sumOut, L_0x5d2d2a840300, L_0x5d2d2a8403a0, L_0x5d2d2a8404a0;
L_0x5d2d2a8401a0 .udp UDP_carryOut, L_0x5d2d2a840300, L_0x5d2d2a8403a0, L_0x5d2d2a8404a0;
v0x5d2d2a5208a0_0 .net "A", 0 0, L_0x5d2d2a840300;  1 drivers
v0x5d2d2a520980_0 .net "B", 0 0, L_0x5d2d2a8403a0;  1 drivers
v0x5d2d2a520a40_0 .net "Cin", 0 0, L_0x5d2d2a8404a0;  1 drivers
v0x5d2d2a520b10_0 .net "Cout", 0 0, L_0x5d2d2a8401a0;  1 drivers
v0x5d2d2a520bd0_0 .net "sum", 0 0, L_0x5d2d2a840130;  1 drivers
S_0x5d2d2a520d80 .scope generate, "genAdder[4]" "genAdder[4]" 8 9, 8 9 0, S_0x5d2d2a51d910;
 .timescale -9 -12;
P_0x5d2d2a520fd0 .param/l "i" 0 8 9, +C4<0100>;
S_0x5d2d2a5210b0 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a520d80;
 .timescale -9 -12;
S_0x5d2d2a521290 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a5210b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a840540 .udp UDP_sumOut, L_0x5d2d2a840620, L_0x5d2d2a840730, L_0x5d2d2a8407d0;
L_0x5d2d2a8405b0 .udp UDP_carryOut, L_0x5d2d2a840620, L_0x5d2d2a840730, L_0x5d2d2a8407d0;
v0x5d2d2a521510_0 .net "A", 0 0, L_0x5d2d2a840620;  1 drivers
v0x5d2d2a5215f0_0 .net "B", 0 0, L_0x5d2d2a840730;  1 drivers
v0x5d2d2a5216b0_0 .net "Cin", 0 0, L_0x5d2d2a8407d0;  1 drivers
v0x5d2d2a521750_0 .net "Cout", 0 0, L_0x5d2d2a8405b0;  1 drivers
v0x5d2d2a521810_0 .net "sum", 0 0, L_0x5d2d2a840540;  1 drivers
S_0x5d2d2a5219c0 .scope generate, "genAdder[5]" "genAdder[5]" 8 9, 8 9 0, S_0x5d2d2a51d910;
 .timescale -9 -12;
P_0x5d2d2a521bc0 .param/l "i" 0 8 9, +C4<0101>;
S_0x5d2d2a521ca0 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a5219c0;
 .timescale -9 -12;
S_0x5d2d2a521e80 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a521ca0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a8406c0 .udp UDP_sumOut, L_0x5d2d2a840980, L_0x5d2d2a840a20, L_0x5d2d2a840b50;
L_0x5d2d2a840870 .udp UDP_carryOut, L_0x5d2d2a840980, L_0x5d2d2a840a20, L_0x5d2d2a840b50;
v0x5d2d2a522100_0 .net "A", 0 0, L_0x5d2d2a840980;  1 drivers
v0x5d2d2a5221e0_0 .net "B", 0 0, L_0x5d2d2a840a20;  1 drivers
v0x5d2d2a5222a0_0 .net "Cin", 0 0, L_0x5d2d2a840b50;  1 drivers
v0x5d2d2a522370_0 .net "Cout", 0 0, L_0x5d2d2a840870;  1 drivers
v0x5d2d2a522430_0 .net "sum", 0 0, L_0x5d2d2a8406c0;  1 drivers
S_0x5d2d2a5225e0 .scope generate, "genAdder[6]" "genAdder[6]" 8 9, 8 9 0, S_0x5d2d2a51d910;
 .timescale -9 -12;
P_0x5d2d2a5227e0 .param/l "i" 0 8 9, +C4<0110>;
S_0x5d2d2a5228c0 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a5225e0;
 .timescale -9 -12;
S_0x5d2d2a522aa0 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a5228c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a840bf0 .udp UDP_sumOut, L_0x5d2d2a840dc0, L_0x5d2d2a840f00, L_0x5d2d2a840fa0;
L_0x5d2d2a840c60 .udp UDP_carryOut, L_0x5d2d2a840dc0, L_0x5d2d2a840f00, L_0x5d2d2a840fa0;
v0x5d2d2a522d20_0 .net "A", 0 0, L_0x5d2d2a840dc0;  1 drivers
v0x5d2d2a522e00_0 .net "B", 0 0, L_0x5d2d2a840f00;  1 drivers
v0x5d2d2a522ec0_0 .net "Cin", 0 0, L_0x5d2d2a840fa0;  1 drivers
v0x5d2d2a522f90_0 .net "Cout", 0 0, L_0x5d2d2a840c60;  1 drivers
v0x5d2d2a523050_0 .net "sum", 0 0, L_0x5d2d2a840bf0;  1 drivers
S_0x5d2d2a523200 .scope generate, "genAdder[7]" "genAdder[7]" 8 9, 8 9 0, S_0x5d2d2a51d910;
 .timescale -9 -12;
P_0x5d2d2a523400 .param/l "i" 0 8 9, +C4<0111>;
S_0x5d2d2a5234e0 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a523200;
 .timescale -9 -12;
S_0x5d2d2a5236c0 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a5234e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a8410f0 .udp UDP_sumOut, L_0x5d2d2a841040, L_0x5d2d2a8419c0, L_0x5d2d2a841900;
L_0x5d2d2a841160 .udp UDP_carryOut, L_0x5d2d2a841040, L_0x5d2d2a8419c0, L_0x5d2d2a841900;
v0x5d2d2a523940_0 .net "A", 0 0, L_0x5d2d2a841040;  1 drivers
v0x5d2d2a523a20_0 .net "B", 0 0, L_0x5d2d2a8419c0;  1 drivers
v0x5d2d2a523ae0_0 .net "Cin", 0 0, L_0x5d2d2a841900;  1 drivers
v0x5d2d2a523bb0_0 .net "Cout", 0 0, L_0x5d2d2a841160;  1 drivers
v0x5d2d2a523c70_0 .net "sum", 0 0, L_0x5d2d2a8410f0;  1 drivers
S_0x5d2d2a524a90 .scope module, "HybridAdderLayer2_9" "HybridAdder" 2 166, 3 1 0, S_0x5d2d2a3c7af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /OUTPUT 16 "sum";
    .port_info 3 /OUTPUT 1 "cout";
P_0x5d2d2a524c70 .param/l "N1" 0 3 1, +C4<00000000000000000000000000001000>;
P_0x5d2d2a524cb0 .param/l "N2" 0 3 1, +C4<00000000000000000000000000001000>;
P_0x5d2d2a524cf0 .param/l "addOrSub" 0 3 1, +C4<00000000000000000000000000000000>;
v0x5d2d2a5516e0_0 .net "A", 15 0, L_0x5d2d2a780e30;  alias, 1 drivers
v0x5d2d2a551810_0 .net "B", 15 0, L_0x5d2d2a7aa7b0;  alias, 1 drivers
v0x5d2d2a551920_0 .net "cout", 0 0, L_0x5d2d2a84e210;  1 drivers
v0x5d2d2a5519c0_0 .net "fn", 0 0, L_0x5d2d2a84b760;  1 drivers
v0x5d2d2a551a60_0 .net "selectedB", 15 0, L_0x5d2d2a842d60;  1 drivers
v0x5d2d2a551b50_0 .net "sum", 15 0, L_0x5d2d2a84df70;  alias, 1 drivers
L_0x5d2d2a84baf0 .part L_0x5d2d2a780e30, 0, 8;
L_0x5d2d2a84bb90 .part L_0x5d2d2a842d60, 0, 8;
L_0x5d2d2a84df70 .concat8 [ 8 8 0 0], L_0x5d2d2a84b1f0, L_0x5d2d2a84e150;
L_0x5d2d2a84e430 .part L_0x5d2d2a780e30, 8, 8;
L_0x5d2d2a84e4d0 .part L_0x5d2d2a842d60, 8, 8;
S_0x5d2d2a524f30 .scope generate, "genblk1" "genblk1" 3 10, 3 10 0, S_0x5d2d2a524a90;
 .timescale -9 -12;
L_0x5d2d2a842d60 .functor BUFZ 16, L_0x5d2d2a7aa7b0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x5d2d2a525130 .scope module, "nBitRcpa2Inst" "nBitRcpa2" 3 17, 4 1 0, S_0x5d2d2a524a90;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /OUTPUT 8 "sum";
    .port_info 3 /OUTPUT 1 "fn";
P_0x5d2d2a525330 .param/l "N" 0 4 1, +C4<00000000000000000000000000001000>;
v0x5d2d2a54a320_0 .net "A", 7 0, L_0x5d2d2a84baf0;  1 drivers
v0x5d2d2a54a420_0 .net "B", 7 0, L_0x5d2d2a84bb90;  1 drivers
v0x5d2d2a54a500_0 .net "F", 8 0, L_0x5d2d2a84b920;  1 drivers
v0x5d2d2a54a5c0_0 .net *"_ivl_85", 0 0, L_0x5d2d2a84b880;  1 drivers
L_0x7347fc2c26d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d2d2a54a6a0_0 .net/2u *"_ivl_89", 0 0, L_0x7347fc2c26d8;  1 drivers
v0x5d2d2a54a7d0_0 .net "carry", 8 0, L_0x5d2d2a84b6c0;  1 drivers
v0x5d2d2a54a8b0_0 .net "fn", 0 0, L_0x5d2d2a84b760;  alias, 1 drivers
v0x5d2d2a54a970_0 .net "sum", 7 0, L_0x5d2d2a84b1f0;  1 drivers
L_0x5d2d2a843810 .part L_0x5d2d2a84baf0, 7, 1;
L_0x5d2d2a8438b0 .part L_0x5d2d2a84bb90, 7, 1;
L_0x5d2d2a843950 .part L_0x5d2d2a84b6c0, 8, 1;
L_0x5d2d2a8439f0 .part L_0x5d2d2a84b920, 7, 1;
L_0x5d2d2a844630 .part L_0x5d2d2a84baf0, 6, 1;
L_0x5d2d2a8446d0 .part L_0x5d2d2a84bb90, 6, 1;
L_0x5d2d2a8447c0 .part L_0x5d2d2a84b6c0, 7, 1;
L_0x5d2d2a8448b0 .part L_0x5d2d2a84b920, 6, 1;
L_0x5d2d2a8457a0 .part L_0x5d2d2a84baf0, 5, 1;
L_0x5d2d2a845840 .part L_0x5d2d2a84bb90, 5, 1;
L_0x5d2d2a845940 .part L_0x5d2d2a84b6c0, 6, 1;
L_0x5d2d2a8459e0 .part L_0x5d2d2a84b920, 5, 1;
L_0x5d2d2a846910 .part L_0x5d2d2a84baf0, 4, 1;
L_0x5d2d2a846a40 .part L_0x5d2d2a84bb90, 4, 1;
L_0x5d2d2a846b70 .part L_0x5d2d2a84b6c0, 5, 1;
L_0x5d2d2a846ca0 .part L_0x5d2d2a84b920, 4, 1;
L_0x5d2d2a847c10 .part L_0x5d2d2a84baf0, 3, 1;
L_0x5d2d2a847cb0 .part L_0x5d2d2a84bb90, 3, 1;
L_0x5d2d2a847df0 .part L_0x5d2d2a84b6c0, 4, 1;
L_0x5d2d2a847e90 .part L_0x5d2d2a84b920, 3, 1;
L_0x5d2d2a847d50 .part L_0x5d2d2a84baf0, 2, 1;
L_0x5d2d2a848d70 .part L_0x5d2d2a84bb90, 2, 1;
L_0x5d2d2a847f30 .part L_0x5d2d2a84b6c0, 3, 1;
L_0x5d2d2a848ed0 .part L_0x5d2d2a84b920, 2, 1;
L_0x5d2d2a849db0 .part L_0x5d2d2a84baf0, 1, 1;
L_0x5d2d2a849e50 .part L_0x5d2d2a84bb90, 1, 1;
L_0x5d2d2a848f70 .part L_0x5d2d2a84b6c0, 2, 1;
L_0x5d2d2a849fd0 .part L_0x5d2d2a84b920, 1, 1;
L_0x5d2d2a84ae90 .part L_0x5d2d2a84baf0, 0, 1;
L_0x5d2d2a84b040 .part L_0x5d2d2a84bb90, 0, 1;
L_0x5d2d2a84a070 .part L_0x5d2d2a84b6c0, 1, 1;
L_0x5d2d2a84b400 .part L_0x5d2d2a84b920, 0, 1;
LS_0x5d2d2a84b1f0_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a84ab10, L_0x5d2d2a849a30, L_0x5d2d2a8489f0, L_0x5d2d2a847890;
LS_0x5d2d2a84b1f0_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a846590, L_0x5d2d2a8453d0, L_0x5d2d2a844350, L_0x5d2d2a8434e0;
L_0x5d2d2a84b1f0 .concat8 [ 4 4 0 0], LS_0x5d2d2a84b1f0_0_0, LS_0x5d2d2a84b1f0_0_4;
LS_0x5d2d2a84b6c0_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a84ad50, L_0x5d2d2a849c70, L_0x5d2d2a848c30, L_0x5d2d2a847ad0;
LS_0x5d2d2a84b6c0_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a8467d0, L_0x5d2d2a845610, L_0x5d2d2a844530, L_0x5d2d2a8436c0;
LS_0x5d2d2a84b6c0_0_8 .concat8 [ 1 0 0 0], L_0x5d2d2a84b880;
L_0x5d2d2a84b6c0 .concat8 [ 4 4 1 0], LS_0x5d2d2a84b6c0_0_0, LS_0x5d2d2a84b6c0_0_4, LS_0x5d2d2a84b6c0_0_8;
L_0x5d2d2a84b880 .part L_0x5d2d2a84b920, 8, 1;
LS_0x5d2d2a84b920_0_0 .concat8 [ 1 1 1 1], L_0x7347fc2c26d8, L_0x5d2d2a84a2f0, L_0x5d2d2a8491d0, L_0x5d2d2a848190;
LS_0x5d2d2a84b920_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a847030, L_0x5d2d2a845d30, L_0x5d2d2a844bf0, L_0x5d2d2a843c90;
LS_0x5d2d2a84b920_0_8 .concat8 [ 1 0 0 0], L_0x5d2d2a842eb0;
L_0x5d2d2a84b920 .concat8 [ 4 4 1 0], LS_0x5d2d2a84b920_0_0, LS_0x5d2d2a84b920_0_4, LS_0x5d2d2a84b920_0_8;
L_0x5d2d2a84b760 .part L_0x5d2d2a84b920, 8, 1;
S_0x5d2d2a5254a0 .scope generate, "rcpa2Loop[0]" "rcpa2Loop[0]" 4 16, 4 16 0, S_0x5d2d2a525130;
 .timescale -9 -12;
P_0x5d2d2a5256a0 .param/l "i" 0 4 16, +C4<00>;
S_0x5d2d2a525780 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a5254a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a529460_0 .net "Y", 0 0, L_0x5d2d2a84a8b0;  1 drivers
v0x5d2d2a529500_0 .net "a", 0 0, L_0x5d2d2a84ae90;  1 drivers
v0x5d2d2a5295c0_0 .net "b", 0 0, L_0x5d2d2a84b040;  1 drivers
v0x5d2d2a529690_0 .net "cIn", 0 0, L_0x5d2d2a84a070;  1 drivers
v0x5d2d2a529760_0 .net "cOut", 0 0, L_0x5d2d2a84ad50;  1 drivers
v0x5d2d2a529800_0 .net "fIn", 0 0, L_0x5d2d2a84b400;  1 drivers
v0x5d2d2a5298f0_0 .net "fOut", 0 0, L_0x5d2d2a84a2f0;  1 drivers
v0x5d2d2a529990_0 .net "notCIn", 0 0, L_0x5d2d2a84a3f0;  1 drivers
v0x5d2d2a529a30_0 .net "notCOut", 0 0, L_0x5d2d2a84acc0;  1 drivers
v0x5d2d2a529b60_0 .net "notFIn", 0 0, L_0x5d2d2a84a940;  1 drivers
v0x5d2d2a529c50_0 .net "notFOut", 0 0, L_0x5d2d2a84a280;  1 drivers
v0x5d2d2a529d40_0 .net "s", 0 0, L_0x5d2d2a84ab10;  1 drivers
S_0x5d2d2a525a10 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a525780;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a526d00_0 .net "a", 0 0, L_0x5d2d2a84ae90;  alias, 1 drivers
v0x5d2d2a526dd0_0 .net "b", 0 0, L_0x5d2d2a84b040;  alias, 1 drivers
v0x5d2d2a526ea0_0 .net "c", 0 0, L_0x5d2d2a84a3f0;  alias, 1 drivers
v0x5d2d2a526fa0_0 .net "node1", 0 0, L_0x5d2d2a84a5c0;  1 drivers
v0x5d2d2a527090_0 .net "node2", 0 0, L_0x5d2d2a84a650;  1 drivers
v0x5d2d2a5271d0_0 .net "out", 0 0, L_0x5d2d2a84a8b0;  alias, 1 drivers
S_0x5d2d2a525cb0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a525a10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a84a790 .functor AND 1, L_0x5d2d2a84a650, L_0x5d2d2a84a3f0, C4<1>, C4<1>;
L_0x5d2d2a84a8b0 .functor NOT 1, L_0x5d2d2a84a790, C4<0>, C4<0>, C4<0>;
v0x5d2d2a525f20_0 .net *"_ivl_0", 0 0, L_0x5d2d2a84a790;  1 drivers
v0x5d2d2a526020_0 .net "a", 0 0, L_0x5d2d2a84a650;  alias, 1 drivers
v0x5d2d2a5260e0_0 .net "b", 0 0, L_0x5d2d2a84a3f0;  alias, 1 drivers
v0x5d2d2a5261b0_0 .net "out", 0 0, L_0x5d2d2a84a8b0;  alias, 1 drivers
S_0x5d2d2a5262f0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a525a10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a84a530 .functor OR 1, L_0x5d2d2a84ae90, L_0x5d2d2a84b040, C4<0>, C4<0>;
L_0x5d2d2a84a5c0 .functor NOT 1, L_0x5d2d2a84a530, C4<0>, C4<0>, C4<0>;
v0x5d2d2a526520_0 .net *"_ivl_0", 0 0, L_0x5d2d2a84a530;  1 drivers
v0x5d2d2a526620_0 .net "a", 0 0, L_0x5d2d2a84ae90;  alias, 1 drivers
v0x5d2d2a5266e0_0 .net "b", 0 0, L_0x5d2d2a84b040;  alias, 1 drivers
v0x5d2d2a5267b0_0 .net "out", 0 0, L_0x5d2d2a84a5c0;  alias, 1 drivers
S_0x5d2d2a5268f0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a525a10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a84a650 .functor NOT 1, L_0x5d2d2a84a5c0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a526b40_0 .net "a", 0 0, L_0x5d2d2a84a5c0;  alias, 1 drivers
v0x5d2d2a526c10_0 .net "out", 0 0, L_0x5d2d2a84a650;  alias, 1 drivers
S_0x5d2d2a527270 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a525780;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a849ef0 .functor AND 1, L_0x5d2d2a84ae90, L_0x5d2d2a84b040, C4<1>, C4<1>;
L_0x5d2d2a84a280 .functor NOT 1, L_0x5d2d2a849ef0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5274a0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a849ef0;  1 drivers
v0x5d2d2a5275a0_0 .net "a", 0 0, L_0x5d2d2a84ae90;  alias, 1 drivers
v0x5d2d2a5276b0_0 .net "b", 0 0, L_0x5d2d2a84b040;  alias, 1 drivers
v0x5d2d2a5277a0_0 .net "out", 0 0, L_0x5d2d2a84a280;  alias, 1 drivers
S_0x5d2d2a5278a0 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a525780;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a84a9f0 .functor AND 1, L_0x5d2d2a84a940, L_0x5d2d2a84a8b0, C4<1>, C4<1>;
L_0x5d2d2a84ab10 .functor NOT 1, L_0x5d2d2a84a9f0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a527ad0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a84a9f0;  1 drivers
v0x5d2d2a527bb0_0 .net "a", 0 0, L_0x5d2d2a84a940;  alias, 1 drivers
v0x5d2d2a527c70_0 .net "b", 0 0, L_0x5d2d2a84a8b0;  alias, 1 drivers
v0x5d2d2a527d60_0 .net "out", 0 0, L_0x5d2d2a84ab10;  alias, 1 drivers
S_0x5d2d2a527e80 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a525780;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a84aba0 .functor AND 1, L_0x5d2d2a84b400, L_0x5d2d2a84a8b0, C4<1>, C4<1>;
L_0x5d2d2a84acc0 .functor NOT 1, L_0x5d2d2a84aba0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5280b0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a84aba0;  1 drivers
v0x5d2d2a5281b0_0 .net "a", 0 0, L_0x5d2d2a84b400;  alias, 1 drivers
v0x5d2d2a528270_0 .net "b", 0 0, L_0x5d2d2a84a8b0;  alias, 1 drivers
v0x5d2d2a528310_0 .net "out", 0 0, L_0x5d2d2a84acc0;  alias, 1 drivers
S_0x5d2d2a528430 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a525780;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a84a2f0 .functor NOT 1, L_0x5d2d2a84a280, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5286a0_0 .net "a", 0 0, L_0x5d2d2a84a280;  alias, 1 drivers
v0x5d2d2a528760_0 .net "out", 0 0, L_0x5d2d2a84a2f0;  alias, 1 drivers
S_0x5d2d2a528860 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a525780;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a84a3f0 .functor NOT 1, L_0x5d2d2a84a070, C4<0>, C4<0>, C4<0>;
v0x5d2d2a528a80_0 .net "a", 0 0, L_0x5d2d2a84a070;  alias, 1 drivers
v0x5d2d2a528b60_0 .net "out", 0 0, L_0x5d2d2a84a3f0;  alias, 1 drivers
S_0x5d2d2a528cb0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a525780;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a84a940 .functor NOT 1, L_0x5d2d2a84b400, C4<0>, C4<0>, C4<0>;
v0x5d2d2a528ed0_0 .net "a", 0 0, L_0x5d2d2a84b400;  alias, 1 drivers
v0x5d2d2a528f90_0 .net "out", 0 0, L_0x5d2d2a84a940;  alias, 1 drivers
S_0x5d2d2a529050 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a525780;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a84ad50 .functor NOT 1, L_0x5d2d2a84acc0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a529270_0 .net "a", 0 0, L_0x5d2d2a84acc0;  alias, 1 drivers
v0x5d2d2a529360_0 .net "out", 0 0, L_0x5d2d2a84ad50;  alias, 1 drivers
S_0x5d2d2a529e40 .scope generate, "rcpa2Loop[1]" "rcpa2Loop[1]" 4 16, 4 16 0, S_0x5d2d2a525130;
 .timescale -9 -12;
P_0x5d2d2a52a060 .param/l "i" 0 4 16, +C4<01>;
S_0x5d2d2a52a120 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a529e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a52dda0_0 .net "Y", 0 0, L_0x5d2d2a8497d0;  1 drivers
v0x5d2d2a52ded0_0 .net "a", 0 0, L_0x5d2d2a849db0;  1 drivers
v0x5d2d2a52df90_0 .net "b", 0 0, L_0x5d2d2a849e50;  1 drivers
v0x5d2d2a52e060_0 .net "cIn", 0 0, L_0x5d2d2a848f70;  1 drivers
v0x5d2d2a52e130_0 .net "cOut", 0 0, L_0x5d2d2a849c70;  1 drivers
v0x5d2d2a52e1d0_0 .net "fIn", 0 0, L_0x5d2d2a849fd0;  1 drivers
v0x5d2d2a52e2c0_0 .net "fOut", 0 0, L_0x5d2d2a8491d0;  1 drivers
v0x5d2d2a52e360_0 .net "notCIn", 0 0, L_0x5d2d2a849310;  1 drivers
v0x5d2d2a52e400_0 .net "notCOut", 0 0, L_0x5d2d2a849be0;  1 drivers
v0x5d2d2a52e530_0 .net "notFIn", 0 0, L_0x5d2d2a849860;  1 drivers
v0x5d2d2a52e620_0 .net "notFOut", 0 0, L_0x5d2d2a849160;  1 drivers
v0x5d2d2a52e710_0 .net "s", 0 0, L_0x5d2d2a849a30;  1 drivers
S_0x5d2d2a52a3b0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a52a120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a52b640_0 .net "a", 0 0, L_0x5d2d2a849db0;  alias, 1 drivers
v0x5d2d2a52b710_0 .net "b", 0 0, L_0x5d2d2a849e50;  alias, 1 drivers
v0x5d2d2a52b7e0_0 .net "c", 0 0, L_0x5d2d2a849310;  alias, 1 drivers
v0x5d2d2a52b8e0_0 .net "node1", 0 0, L_0x5d2d2a8494e0;  1 drivers
v0x5d2d2a52b9d0_0 .net "node2", 0 0, L_0x5d2d2a849570;  1 drivers
v0x5d2d2a52bb10_0 .net "out", 0 0, L_0x5d2d2a8497d0;  alias, 1 drivers
S_0x5d2d2a52a620 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a52a3b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8496b0 .functor AND 1, L_0x5d2d2a849570, L_0x5d2d2a849310, C4<1>, C4<1>;
L_0x5d2d2a8497d0 .functor NOT 1, L_0x5d2d2a8496b0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a52a890_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8496b0;  1 drivers
v0x5d2d2a52a990_0 .net "a", 0 0, L_0x5d2d2a849570;  alias, 1 drivers
v0x5d2d2a52aa50_0 .net "b", 0 0, L_0x5d2d2a849310;  alias, 1 drivers
v0x5d2d2a52aaf0_0 .net "out", 0 0, L_0x5d2d2a8497d0;  alias, 1 drivers
S_0x5d2d2a52ac30 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a52a3b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a849450 .functor OR 1, L_0x5d2d2a849db0, L_0x5d2d2a849e50, C4<0>, C4<0>;
L_0x5d2d2a8494e0 .functor NOT 1, L_0x5d2d2a849450, C4<0>, C4<0>, C4<0>;
v0x5d2d2a52ae60_0 .net *"_ivl_0", 0 0, L_0x5d2d2a849450;  1 drivers
v0x5d2d2a52af60_0 .net "a", 0 0, L_0x5d2d2a849db0;  alias, 1 drivers
v0x5d2d2a52b020_0 .net "b", 0 0, L_0x5d2d2a849e50;  alias, 1 drivers
v0x5d2d2a52b0f0_0 .net "out", 0 0, L_0x5d2d2a8494e0;  alias, 1 drivers
S_0x5d2d2a52b230 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a52a3b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a849570 .functor NOT 1, L_0x5d2d2a8494e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a52b480_0 .net "a", 0 0, L_0x5d2d2a8494e0;  alias, 1 drivers
v0x5d2d2a52b550_0 .net "out", 0 0, L_0x5d2d2a849570;  alias, 1 drivers
S_0x5d2d2a52bbb0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a52a120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a848e10 .functor AND 1, L_0x5d2d2a849db0, L_0x5d2d2a849e50, C4<1>, C4<1>;
L_0x5d2d2a849160 .functor NOT 1, L_0x5d2d2a848e10, C4<0>, C4<0>, C4<0>;
v0x5d2d2a52bde0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a848e10;  1 drivers
v0x5d2d2a52bee0_0 .net "a", 0 0, L_0x5d2d2a849db0;  alias, 1 drivers
v0x5d2d2a52bff0_0 .net "b", 0 0, L_0x5d2d2a849e50;  alias, 1 drivers
v0x5d2d2a52c0e0_0 .net "out", 0 0, L_0x5d2d2a849160;  alias, 1 drivers
S_0x5d2d2a52c1e0 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a52a120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a849910 .functor AND 1, L_0x5d2d2a849860, L_0x5d2d2a8497d0, C4<1>, C4<1>;
L_0x5d2d2a849a30 .functor NOT 1, L_0x5d2d2a849910, C4<0>, C4<0>, C4<0>;
v0x5d2d2a52c410_0 .net *"_ivl_0", 0 0, L_0x5d2d2a849910;  1 drivers
v0x5d2d2a52c4f0_0 .net "a", 0 0, L_0x5d2d2a849860;  alias, 1 drivers
v0x5d2d2a52c5b0_0 .net "b", 0 0, L_0x5d2d2a8497d0;  alias, 1 drivers
v0x5d2d2a52c6a0_0 .net "out", 0 0, L_0x5d2d2a849a30;  alias, 1 drivers
S_0x5d2d2a52c7c0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a52a120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a849ac0 .functor AND 1, L_0x5d2d2a849fd0, L_0x5d2d2a8497d0, C4<1>, C4<1>;
L_0x5d2d2a849be0 .functor NOT 1, L_0x5d2d2a849ac0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a52c9f0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a849ac0;  1 drivers
v0x5d2d2a52caf0_0 .net "a", 0 0, L_0x5d2d2a849fd0;  alias, 1 drivers
v0x5d2d2a52cbb0_0 .net "b", 0 0, L_0x5d2d2a8497d0;  alias, 1 drivers
v0x5d2d2a52cc50_0 .net "out", 0 0, L_0x5d2d2a849be0;  alias, 1 drivers
S_0x5d2d2a52cd70 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a52a120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8491d0 .functor NOT 1, L_0x5d2d2a849160, C4<0>, C4<0>, C4<0>;
v0x5d2d2a52cfe0_0 .net "a", 0 0, L_0x5d2d2a849160;  alias, 1 drivers
v0x5d2d2a52d0a0_0 .net "out", 0 0, L_0x5d2d2a8491d0;  alias, 1 drivers
S_0x5d2d2a52d1a0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a52a120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a849310 .functor NOT 1, L_0x5d2d2a848f70, C4<0>, C4<0>, C4<0>;
v0x5d2d2a52d3c0_0 .net "a", 0 0, L_0x5d2d2a848f70;  alias, 1 drivers
v0x5d2d2a52d4a0_0 .net "out", 0 0, L_0x5d2d2a849310;  alias, 1 drivers
S_0x5d2d2a52d5f0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a52a120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a849860 .functor NOT 1, L_0x5d2d2a849fd0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a52d810_0 .net "a", 0 0, L_0x5d2d2a849fd0;  alias, 1 drivers
v0x5d2d2a52d8d0_0 .net "out", 0 0, L_0x5d2d2a849860;  alias, 1 drivers
S_0x5d2d2a52d990 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a52a120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a849c70 .functor NOT 1, L_0x5d2d2a849be0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a52dbb0_0 .net "a", 0 0, L_0x5d2d2a849be0;  alias, 1 drivers
v0x5d2d2a52dca0_0 .net "out", 0 0, L_0x5d2d2a849c70;  alias, 1 drivers
S_0x5d2d2a52e810 .scope generate, "rcpa2Loop[2]" "rcpa2Loop[2]" 4 16, 4 16 0, S_0x5d2d2a525130;
 .timescale -9 -12;
P_0x5d2d2a52ea10 .param/l "i" 0 4 16, +C4<010>;
S_0x5d2d2a52ead0 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a52e810;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a532780_0 .net "Y", 0 0, L_0x5d2d2a848790;  1 drivers
v0x5d2d2a5328b0_0 .net "a", 0 0, L_0x5d2d2a847d50;  1 drivers
v0x5d2d2a532970_0 .net "b", 0 0, L_0x5d2d2a848d70;  1 drivers
v0x5d2d2a532a40_0 .net "cIn", 0 0, L_0x5d2d2a847f30;  1 drivers
v0x5d2d2a532b10_0 .net "cOut", 0 0, L_0x5d2d2a848c30;  1 drivers
v0x5d2d2a532bb0_0 .net "fIn", 0 0, L_0x5d2d2a848ed0;  1 drivers
v0x5d2d2a532ca0_0 .net "fOut", 0 0, L_0x5d2d2a848190;  1 drivers
v0x5d2d2a532d40_0 .net "notCIn", 0 0, L_0x5d2d2a8482d0;  1 drivers
v0x5d2d2a532de0_0 .net "notCOut", 0 0, L_0x5d2d2a848ba0;  1 drivers
v0x5d2d2a532f10_0 .net "notFIn", 0 0, L_0x5d2d2a848820;  1 drivers
v0x5d2d2a533000_0 .net "notFOut", 0 0, L_0x5d2d2a848100;  1 drivers
v0x5d2d2a5330f0_0 .net "s", 0 0, L_0x5d2d2a8489f0;  1 drivers
S_0x5d2d2a52ed60 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a52ead0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a530020_0 .net "a", 0 0, L_0x5d2d2a847d50;  alias, 1 drivers
v0x5d2d2a5300f0_0 .net "b", 0 0, L_0x5d2d2a848d70;  alias, 1 drivers
v0x5d2d2a5301c0_0 .net "c", 0 0, L_0x5d2d2a8482d0;  alias, 1 drivers
v0x5d2d2a5302c0_0 .net "node1", 0 0, L_0x5d2d2a8484a0;  1 drivers
v0x5d2d2a5303b0_0 .net "node2", 0 0, L_0x5d2d2a848530;  1 drivers
v0x5d2d2a5304f0_0 .net "out", 0 0, L_0x5d2d2a848790;  alias, 1 drivers
S_0x5d2d2a52efd0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a52ed60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a848670 .functor AND 1, L_0x5d2d2a848530, L_0x5d2d2a8482d0, C4<1>, C4<1>;
L_0x5d2d2a848790 .functor NOT 1, L_0x5d2d2a848670, C4<0>, C4<0>, C4<0>;
v0x5d2d2a52f240_0 .net *"_ivl_0", 0 0, L_0x5d2d2a848670;  1 drivers
v0x5d2d2a52f340_0 .net "a", 0 0, L_0x5d2d2a848530;  alias, 1 drivers
v0x5d2d2a52f400_0 .net "b", 0 0, L_0x5d2d2a8482d0;  alias, 1 drivers
v0x5d2d2a52f4d0_0 .net "out", 0 0, L_0x5d2d2a848790;  alias, 1 drivers
S_0x5d2d2a52f610 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a52ed60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a848410 .functor OR 1, L_0x5d2d2a847d50, L_0x5d2d2a848d70, C4<0>, C4<0>;
L_0x5d2d2a8484a0 .functor NOT 1, L_0x5d2d2a848410, C4<0>, C4<0>, C4<0>;
v0x5d2d2a52f840_0 .net *"_ivl_0", 0 0, L_0x5d2d2a848410;  1 drivers
v0x5d2d2a52f940_0 .net "a", 0 0, L_0x5d2d2a847d50;  alias, 1 drivers
v0x5d2d2a52fa00_0 .net "b", 0 0, L_0x5d2d2a848d70;  alias, 1 drivers
v0x5d2d2a52fad0_0 .net "out", 0 0, L_0x5d2d2a8484a0;  alias, 1 drivers
S_0x5d2d2a52fc10 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a52ed60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a848530 .functor NOT 1, L_0x5d2d2a8484a0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a52fe60_0 .net "a", 0 0, L_0x5d2d2a8484a0;  alias, 1 drivers
v0x5d2d2a52ff30_0 .net "out", 0 0, L_0x5d2d2a848530;  alias, 1 drivers
S_0x5d2d2a530590 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a52ead0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a847fe0 .functor AND 1, L_0x5d2d2a847d50, L_0x5d2d2a848d70, C4<1>, C4<1>;
L_0x5d2d2a848100 .functor NOT 1, L_0x5d2d2a847fe0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5307c0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a847fe0;  1 drivers
v0x5d2d2a5308c0_0 .net "a", 0 0, L_0x5d2d2a847d50;  alias, 1 drivers
v0x5d2d2a5309d0_0 .net "b", 0 0, L_0x5d2d2a848d70;  alias, 1 drivers
v0x5d2d2a530ac0_0 .net "out", 0 0, L_0x5d2d2a848100;  alias, 1 drivers
S_0x5d2d2a530bc0 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a52ead0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8488d0 .functor AND 1, L_0x5d2d2a848820, L_0x5d2d2a848790, C4<1>, C4<1>;
L_0x5d2d2a8489f0 .functor NOT 1, L_0x5d2d2a8488d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a530df0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8488d0;  1 drivers
v0x5d2d2a530ed0_0 .net "a", 0 0, L_0x5d2d2a848820;  alias, 1 drivers
v0x5d2d2a530f90_0 .net "b", 0 0, L_0x5d2d2a848790;  alias, 1 drivers
v0x5d2d2a531080_0 .net "out", 0 0, L_0x5d2d2a8489f0;  alias, 1 drivers
S_0x5d2d2a5311a0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a52ead0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a848a80 .functor AND 1, L_0x5d2d2a848ed0, L_0x5d2d2a848790, C4<1>, C4<1>;
L_0x5d2d2a848ba0 .functor NOT 1, L_0x5d2d2a848a80, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5313d0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a848a80;  1 drivers
v0x5d2d2a5314d0_0 .net "a", 0 0, L_0x5d2d2a848ed0;  alias, 1 drivers
v0x5d2d2a531590_0 .net "b", 0 0, L_0x5d2d2a848790;  alias, 1 drivers
v0x5d2d2a531630_0 .net "out", 0 0, L_0x5d2d2a848ba0;  alias, 1 drivers
S_0x5d2d2a531750 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a52ead0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a848190 .functor NOT 1, L_0x5d2d2a848100, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5319c0_0 .net "a", 0 0, L_0x5d2d2a848100;  alias, 1 drivers
v0x5d2d2a531a80_0 .net "out", 0 0, L_0x5d2d2a848190;  alias, 1 drivers
S_0x5d2d2a531b80 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a52ead0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8482d0 .functor NOT 1, L_0x5d2d2a847f30, C4<0>, C4<0>, C4<0>;
v0x5d2d2a531da0_0 .net "a", 0 0, L_0x5d2d2a847f30;  alias, 1 drivers
v0x5d2d2a531e80_0 .net "out", 0 0, L_0x5d2d2a8482d0;  alias, 1 drivers
S_0x5d2d2a531fd0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a52ead0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a848820 .functor NOT 1, L_0x5d2d2a848ed0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5321f0_0 .net "a", 0 0, L_0x5d2d2a848ed0;  alias, 1 drivers
v0x5d2d2a5322b0_0 .net "out", 0 0, L_0x5d2d2a848820;  alias, 1 drivers
S_0x5d2d2a532370 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a52ead0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a848c30 .functor NOT 1, L_0x5d2d2a848ba0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a532590_0 .net "a", 0 0, L_0x5d2d2a848ba0;  alias, 1 drivers
v0x5d2d2a532680_0 .net "out", 0 0, L_0x5d2d2a848c30;  alias, 1 drivers
S_0x5d2d2a5331f0 .scope generate, "rcpa2Loop[3]" "rcpa2Loop[3]" 4 16, 4 16 0, S_0x5d2d2a525130;
 .timescale -9 -12;
P_0x5d2d2a5333f0 .param/l "i" 0 4 16, +C4<011>;
S_0x5d2d2a5334d0 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a5331f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a537150_0 .net "Y", 0 0, L_0x5d2d2a847630;  1 drivers
v0x5d2d2a537280_0 .net "a", 0 0, L_0x5d2d2a847c10;  1 drivers
v0x5d2d2a537340_0 .net "b", 0 0, L_0x5d2d2a847cb0;  1 drivers
v0x5d2d2a537410_0 .net "cIn", 0 0, L_0x5d2d2a847df0;  1 drivers
v0x5d2d2a5374e0_0 .net "cOut", 0 0, L_0x5d2d2a847ad0;  1 drivers
v0x5d2d2a537580_0 .net "fIn", 0 0, L_0x5d2d2a847e90;  1 drivers
v0x5d2d2a537670_0 .net "fOut", 0 0, L_0x5d2d2a847030;  1 drivers
v0x5d2d2a537710_0 .net "notCIn", 0 0, L_0x5d2d2a847170;  1 drivers
v0x5d2d2a5377b0_0 .net "notCOut", 0 0, L_0x5d2d2a847a40;  1 drivers
v0x5d2d2a5378e0_0 .net "notFIn", 0 0, L_0x5d2d2a8476c0;  1 drivers
v0x5d2d2a5379d0_0 .net "notFOut", 0 0, L_0x5d2d2a846fa0;  1 drivers
v0x5d2d2a537ac0_0 .net "s", 0 0, L_0x5d2d2a847890;  1 drivers
S_0x5d2d2a533760 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a5334d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a5349f0_0 .net "a", 0 0, L_0x5d2d2a847c10;  alias, 1 drivers
v0x5d2d2a534ac0_0 .net "b", 0 0, L_0x5d2d2a847cb0;  alias, 1 drivers
v0x5d2d2a534b90_0 .net "c", 0 0, L_0x5d2d2a847170;  alias, 1 drivers
v0x5d2d2a534c90_0 .net "node1", 0 0, L_0x5d2d2a847340;  1 drivers
v0x5d2d2a534d80_0 .net "node2", 0 0, L_0x5d2d2a8473d0;  1 drivers
v0x5d2d2a534ec0_0 .net "out", 0 0, L_0x5d2d2a847630;  alias, 1 drivers
S_0x5d2d2a5339d0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a533760;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a847510 .functor AND 1, L_0x5d2d2a8473d0, L_0x5d2d2a847170, C4<1>, C4<1>;
L_0x5d2d2a847630 .functor NOT 1, L_0x5d2d2a847510, C4<0>, C4<0>, C4<0>;
v0x5d2d2a533c40_0 .net *"_ivl_0", 0 0, L_0x5d2d2a847510;  1 drivers
v0x5d2d2a533d40_0 .net "a", 0 0, L_0x5d2d2a8473d0;  alias, 1 drivers
v0x5d2d2a533e00_0 .net "b", 0 0, L_0x5d2d2a847170;  alias, 1 drivers
v0x5d2d2a533ea0_0 .net "out", 0 0, L_0x5d2d2a847630;  alias, 1 drivers
S_0x5d2d2a533fe0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a533760;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8472b0 .functor OR 1, L_0x5d2d2a847c10, L_0x5d2d2a847cb0, C4<0>, C4<0>;
L_0x5d2d2a847340 .functor NOT 1, L_0x5d2d2a8472b0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a534210_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8472b0;  1 drivers
v0x5d2d2a534310_0 .net "a", 0 0, L_0x5d2d2a847c10;  alias, 1 drivers
v0x5d2d2a5343d0_0 .net "b", 0 0, L_0x5d2d2a847cb0;  alias, 1 drivers
v0x5d2d2a5344a0_0 .net "out", 0 0, L_0x5d2d2a847340;  alias, 1 drivers
S_0x5d2d2a5345e0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a533760;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8473d0 .functor NOT 1, L_0x5d2d2a847340, C4<0>, C4<0>, C4<0>;
v0x5d2d2a534830_0 .net "a", 0 0, L_0x5d2d2a847340;  alias, 1 drivers
v0x5d2d2a534900_0 .net "out", 0 0, L_0x5d2d2a8473d0;  alias, 1 drivers
S_0x5d2d2a534f60 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a5334d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a845a80 .functor AND 1, L_0x5d2d2a847c10, L_0x5d2d2a847cb0, C4<1>, C4<1>;
L_0x5d2d2a846fa0 .functor NOT 1, L_0x5d2d2a845a80, C4<0>, C4<0>, C4<0>;
v0x5d2d2a535190_0 .net *"_ivl_0", 0 0, L_0x5d2d2a845a80;  1 drivers
v0x5d2d2a535290_0 .net "a", 0 0, L_0x5d2d2a847c10;  alias, 1 drivers
v0x5d2d2a5353a0_0 .net "b", 0 0, L_0x5d2d2a847cb0;  alias, 1 drivers
v0x5d2d2a535490_0 .net "out", 0 0, L_0x5d2d2a846fa0;  alias, 1 drivers
S_0x5d2d2a535590 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a5334d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a847770 .functor AND 1, L_0x5d2d2a8476c0, L_0x5d2d2a847630, C4<1>, C4<1>;
L_0x5d2d2a847890 .functor NOT 1, L_0x5d2d2a847770, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5357c0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a847770;  1 drivers
v0x5d2d2a5358a0_0 .net "a", 0 0, L_0x5d2d2a8476c0;  alias, 1 drivers
v0x5d2d2a535960_0 .net "b", 0 0, L_0x5d2d2a847630;  alias, 1 drivers
v0x5d2d2a535a50_0 .net "out", 0 0, L_0x5d2d2a847890;  alias, 1 drivers
S_0x5d2d2a535b70 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a5334d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a847920 .functor AND 1, L_0x5d2d2a847e90, L_0x5d2d2a847630, C4<1>, C4<1>;
L_0x5d2d2a847a40 .functor NOT 1, L_0x5d2d2a847920, C4<0>, C4<0>, C4<0>;
v0x5d2d2a535da0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a847920;  1 drivers
v0x5d2d2a535ea0_0 .net "a", 0 0, L_0x5d2d2a847e90;  alias, 1 drivers
v0x5d2d2a535f60_0 .net "b", 0 0, L_0x5d2d2a847630;  alias, 1 drivers
v0x5d2d2a536000_0 .net "out", 0 0, L_0x5d2d2a847a40;  alias, 1 drivers
S_0x5d2d2a536120 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a5334d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a847030 .functor NOT 1, L_0x5d2d2a846fa0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a536390_0 .net "a", 0 0, L_0x5d2d2a846fa0;  alias, 1 drivers
v0x5d2d2a536450_0 .net "out", 0 0, L_0x5d2d2a847030;  alias, 1 drivers
S_0x5d2d2a536550 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a5334d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a847170 .functor NOT 1, L_0x5d2d2a847df0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a536770_0 .net "a", 0 0, L_0x5d2d2a847df0;  alias, 1 drivers
v0x5d2d2a536850_0 .net "out", 0 0, L_0x5d2d2a847170;  alias, 1 drivers
S_0x5d2d2a5369a0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a5334d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8476c0 .functor NOT 1, L_0x5d2d2a847e90, C4<0>, C4<0>, C4<0>;
v0x5d2d2a536bc0_0 .net "a", 0 0, L_0x5d2d2a847e90;  alias, 1 drivers
v0x5d2d2a536c80_0 .net "out", 0 0, L_0x5d2d2a8476c0;  alias, 1 drivers
S_0x5d2d2a536d40 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a5334d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a847ad0 .functor NOT 1, L_0x5d2d2a847a40, C4<0>, C4<0>, C4<0>;
v0x5d2d2a536f60_0 .net "a", 0 0, L_0x5d2d2a847a40;  alias, 1 drivers
v0x5d2d2a537050_0 .net "out", 0 0, L_0x5d2d2a847ad0;  alias, 1 drivers
S_0x5d2d2a537bc0 .scope generate, "rcpa2Loop[4]" "rcpa2Loop[4]" 4 16, 4 16 0, S_0x5d2d2a525130;
 .timescale -9 -12;
P_0x5d2d2a537e10 .param/l "i" 0 4 16, +C4<0100>;
S_0x5d2d2a537ef0 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a537bc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a53bb40_0 .net "Y", 0 0, L_0x5d2d2a846330;  1 drivers
v0x5d2d2a53bc70_0 .net "a", 0 0, L_0x5d2d2a846910;  1 drivers
v0x5d2d2a53bd30_0 .net "b", 0 0, L_0x5d2d2a846a40;  1 drivers
v0x5d2d2a53be00_0 .net "cIn", 0 0, L_0x5d2d2a846b70;  1 drivers
v0x5d2d2a53bed0_0 .net "cOut", 0 0, L_0x5d2d2a8467d0;  1 drivers
v0x5d2d2a53bf70_0 .net "fIn", 0 0, L_0x5d2d2a846ca0;  1 drivers
v0x5d2d2a53c060_0 .net "fOut", 0 0, L_0x5d2d2a845d30;  1 drivers
v0x5d2d2a53c100_0 .net "notCIn", 0 0, L_0x5d2d2a845e70;  1 drivers
v0x5d2d2a53c1a0_0 .net "notCOut", 0 0, L_0x5d2d2a846740;  1 drivers
v0x5d2d2a53c2d0_0 .net "notFIn", 0 0, L_0x5d2d2a8463c0;  1 drivers
v0x5d2d2a53c3c0_0 .net "notFOut", 0 0, L_0x5d2d2a845ca0;  1 drivers
v0x5d2d2a53c4b0_0 .net "s", 0 0, L_0x5d2d2a846590;  1 drivers
S_0x5d2d2a538180 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a537ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a5393e0_0 .net "a", 0 0, L_0x5d2d2a846910;  alias, 1 drivers
v0x5d2d2a5394b0_0 .net "b", 0 0, L_0x5d2d2a846a40;  alias, 1 drivers
v0x5d2d2a539580_0 .net "c", 0 0, L_0x5d2d2a845e70;  alias, 1 drivers
v0x5d2d2a539680_0 .net "node1", 0 0, L_0x5d2d2a846040;  1 drivers
v0x5d2d2a539770_0 .net "node2", 0 0, L_0x5d2d2a8460d0;  1 drivers
v0x5d2d2a5398b0_0 .net "out", 0 0, L_0x5d2d2a846330;  alias, 1 drivers
S_0x5d2d2a5383f0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a538180;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a846210 .functor AND 1, L_0x5d2d2a8460d0, L_0x5d2d2a845e70, C4<1>, C4<1>;
L_0x5d2d2a846330 .functor NOT 1, L_0x5d2d2a846210, C4<0>, C4<0>, C4<0>;
v0x5d2d2a538660_0 .net *"_ivl_0", 0 0, L_0x5d2d2a846210;  1 drivers
v0x5d2d2a538760_0 .net "a", 0 0, L_0x5d2d2a8460d0;  alias, 1 drivers
v0x5d2d2a538820_0 .net "b", 0 0, L_0x5d2d2a845e70;  alias, 1 drivers
v0x5d2d2a5388c0_0 .net "out", 0 0, L_0x5d2d2a846330;  alias, 1 drivers
S_0x5d2d2a538a00 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a538180;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a845fb0 .functor OR 1, L_0x5d2d2a846910, L_0x5d2d2a846a40, C4<0>, C4<0>;
L_0x5d2d2a846040 .functor NOT 1, L_0x5d2d2a845fb0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a538c30_0 .net *"_ivl_0", 0 0, L_0x5d2d2a845fb0;  1 drivers
v0x5d2d2a538d30_0 .net "a", 0 0, L_0x5d2d2a846910;  alias, 1 drivers
v0x5d2d2a538df0_0 .net "b", 0 0, L_0x5d2d2a846a40;  alias, 1 drivers
v0x5d2d2a538e90_0 .net "out", 0 0, L_0x5d2d2a846040;  alias, 1 drivers
S_0x5d2d2a538fd0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a538180;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8460d0 .functor NOT 1, L_0x5d2d2a846040, C4<0>, C4<0>, C4<0>;
v0x5d2d2a539220_0 .net "a", 0 0, L_0x5d2d2a846040;  alias, 1 drivers
v0x5d2d2a5392f0_0 .net "out", 0 0, L_0x5d2d2a8460d0;  alias, 1 drivers
S_0x5d2d2a539950 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a537ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a845af0 .functor AND 1, L_0x5d2d2a846910, L_0x5d2d2a846a40, C4<1>, C4<1>;
L_0x5d2d2a845ca0 .functor NOT 1, L_0x5d2d2a845af0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a539b80_0 .net *"_ivl_0", 0 0, L_0x5d2d2a845af0;  1 drivers
v0x5d2d2a539c80_0 .net "a", 0 0, L_0x5d2d2a846910;  alias, 1 drivers
v0x5d2d2a539d90_0 .net "b", 0 0, L_0x5d2d2a846a40;  alias, 1 drivers
v0x5d2d2a539e80_0 .net "out", 0 0, L_0x5d2d2a845ca0;  alias, 1 drivers
S_0x5d2d2a539f80 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a537ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a846470 .functor AND 1, L_0x5d2d2a8463c0, L_0x5d2d2a846330, C4<1>, C4<1>;
L_0x5d2d2a846590 .functor NOT 1, L_0x5d2d2a846470, C4<0>, C4<0>, C4<0>;
v0x5d2d2a53a1b0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a846470;  1 drivers
v0x5d2d2a53a290_0 .net "a", 0 0, L_0x5d2d2a8463c0;  alias, 1 drivers
v0x5d2d2a53a350_0 .net "b", 0 0, L_0x5d2d2a846330;  alias, 1 drivers
v0x5d2d2a53a440_0 .net "out", 0 0, L_0x5d2d2a846590;  alias, 1 drivers
S_0x5d2d2a53a560 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a537ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a846620 .functor AND 1, L_0x5d2d2a846ca0, L_0x5d2d2a846330, C4<1>, C4<1>;
L_0x5d2d2a846740 .functor NOT 1, L_0x5d2d2a846620, C4<0>, C4<0>, C4<0>;
v0x5d2d2a53a790_0 .net *"_ivl_0", 0 0, L_0x5d2d2a846620;  1 drivers
v0x5d2d2a53a890_0 .net "a", 0 0, L_0x5d2d2a846ca0;  alias, 1 drivers
v0x5d2d2a53a950_0 .net "b", 0 0, L_0x5d2d2a846330;  alias, 1 drivers
v0x5d2d2a53a9f0_0 .net "out", 0 0, L_0x5d2d2a846740;  alias, 1 drivers
S_0x5d2d2a53ab10 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a537ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a845d30 .functor NOT 1, L_0x5d2d2a845ca0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a53ad80_0 .net "a", 0 0, L_0x5d2d2a845ca0;  alias, 1 drivers
v0x5d2d2a53ae40_0 .net "out", 0 0, L_0x5d2d2a845d30;  alias, 1 drivers
S_0x5d2d2a53af40 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a537ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a845e70 .functor NOT 1, L_0x5d2d2a846b70, C4<0>, C4<0>, C4<0>;
v0x5d2d2a53b160_0 .net "a", 0 0, L_0x5d2d2a846b70;  alias, 1 drivers
v0x5d2d2a53b240_0 .net "out", 0 0, L_0x5d2d2a845e70;  alias, 1 drivers
S_0x5d2d2a53b390 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a537ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8463c0 .functor NOT 1, L_0x5d2d2a846ca0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a53b5b0_0 .net "a", 0 0, L_0x5d2d2a846ca0;  alias, 1 drivers
v0x5d2d2a53b670_0 .net "out", 0 0, L_0x5d2d2a8463c0;  alias, 1 drivers
S_0x5d2d2a53b730 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a537ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8467d0 .functor NOT 1, L_0x5d2d2a846740, C4<0>, C4<0>, C4<0>;
v0x5d2d2a53b950_0 .net "a", 0 0, L_0x5d2d2a846740;  alias, 1 drivers
v0x5d2d2a53ba40_0 .net "out", 0 0, L_0x5d2d2a8467d0;  alias, 1 drivers
S_0x5d2d2a53c5b0 .scope generate, "rcpa2Loop[5]" "rcpa2Loop[5]" 4 16, 4 16 0, S_0x5d2d2a525130;
 .timescale -9 -12;
P_0x5d2d2a53c7b0 .param/l "i" 0 4 16, +C4<0101>;
S_0x5d2d2a53c890 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a53c5b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a540510_0 .net "Y", 0 0, L_0x5d2d2a845170;  1 drivers
v0x5d2d2a540640_0 .net "a", 0 0, L_0x5d2d2a8457a0;  1 drivers
v0x5d2d2a540700_0 .net "b", 0 0, L_0x5d2d2a845840;  1 drivers
v0x5d2d2a5407d0_0 .net "cIn", 0 0, L_0x5d2d2a845940;  1 drivers
v0x5d2d2a5408a0_0 .net "cOut", 0 0, L_0x5d2d2a845610;  1 drivers
v0x5d2d2a540940_0 .net "fIn", 0 0, L_0x5d2d2a8459e0;  1 drivers
v0x5d2d2a540a30_0 .net "fOut", 0 0, L_0x5d2d2a844bf0;  1 drivers
v0x5d2d2a540ad0_0 .net "notCIn", 0 0, L_0x5d2d2a844cf0;  1 drivers
v0x5d2d2a540b70_0 .net "notCOut", 0 0, L_0x5d2d2a845580;  1 drivers
v0x5d2d2a540ca0_0 .net "notFIn", 0 0, L_0x5d2d2a845200;  1 drivers
v0x5d2d2a540d90_0 .net "notFOut", 0 0, L_0x5d2d2a844b80;  1 drivers
v0x5d2d2a540e80_0 .net "s", 0 0, L_0x5d2d2a8453d0;  1 drivers
S_0x5d2d2a53cb20 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a53c890;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a53ddb0_0 .net "a", 0 0, L_0x5d2d2a8457a0;  alias, 1 drivers
v0x5d2d2a53de80_0 .net "b", 0 0, L_0x5d2d2a845840;  alias, 1 drivers
v0x5d2d2a53df50_0 .net "c", 0 0, L_0x5d2d2a844cf0;  alias, 1 drivers
v0x5d2d2a53e050_0 .net "node1", 0 0, L_0x5d2d2a844e80;  1 drivers
v0x5d2d2a53e140_0 .net "node2", 0 0, L_0x5d2d2a844f10;  1 drivers
v0x5d2d2a53e280_0 .net "out", 0 0, L_0x5d2d2a845170;  alias, 1 drivers
S_0x5d2d2a53cd90 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a53cb20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a845050 .functor AND 1, L_0x5d2d2a844f10, L_0x5d2d2a844cf0, C4<1>, C4<1>;
L_0x5d2d2a845170 .functor NOT 1, L_0x5d2d2a845050, C4<0>, C4<0>, C4<0>;
v0x5d2d2a53d000_0 .net *"_ivl_0", 0 0, L_0x5d2d2a845050;  1 drivers
v0x5d2d2a53d100_0 .net "a", 0 0, L_0x5d2d2a844f10;  alias, 1 drivers
v0x5d2d2a53d1c0_0 .net "b", 0 0, L_0x5d2d2a844cf0;  alias, 1 drivers
v0x5d2d2a53d260_0 .net "out", 0 0, L_0x5d2d2a845170;  alias, 1 drivers
S_0x5d2d2a53d3a0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a53cb20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a844df0 .functor OR 1, L_0x5d2d2a8457a0, L_0x5d2d2a845840, C4<0>, C4<0>;
L_0x5d2d2a844e80 .functor NOT 1, L_0x5d2d2a844df0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a53d5d0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a844df0;  1 drivers
v0x5d2d2a53d6d0_0 .net "a", 0 0, L_0x5d2d2a8457a0;  alias, 1 drivers
v0x5d2d2a53d790_0 .net "b", 0 0, L_0x5d2d2a845840;  alias, 1 drivers
v0x5d2d2a53d860_0 .net "out", 0 0, L_0x5d2d2a844e80;  alias, 1 drivers
S_0x5d2d2a53d9a0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a53cb20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a844f10 .functor NOT 1, L_0x5d2d2a844e80, C4<0>, C4<0>, C4<0>;
v0x5d2d2a53dbf0_0 .net "a", 0 0, L_0x5d2d2a844e80;  alias, 1 drivers
v0x5d2d2a53dcc0_0 .net "out", 0 0, L_0x5d2d2a844f10;  alias, 1 drivers
S_0x5d2d2a53e320 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a53c890;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8449f0 .functor AND 1, L_0x5d2d2a8457a0, L_0x5d2d2a845840, C4<1>, C4<1>;
L_0x5d2d2a844b80 .functor NOT 1, L_0x5d2d2a8449f0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a53e550_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8449f0;  1 drivers
v0x5d2d2a53e650_0 .net "a", 0 0, L_0x5d2d2a8457a0;  alias, 1 drivers
v0x5d2d2a53e760_0 .net "b", 0 0, L_0x5d2d2a845840;  alias, 1 drivers
v0x5d2d2a53e850_0 .net "out", 0 0, L_0x5d2d2a844b80;  alias, 1 drivers
S_0x5d2d2a53e950 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a53c890;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8452b0 .functor AND 1, L_0x5d2d2a845200, L_0x5d2d2a845170, C4<1>, C4<1>;
L_0x5d2d2a8453d0 .functor NOT 1, L_0x5d2d2a8452b0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a53eb80_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8452b0;  1 drivers
v0x5d2d2a53ec60_0 .net "a", 0 0, L_0x5d2d2a845200;  alias, 1 drivers
v0x5d2d2a53ed20_0 .net "b", 0 0, L_0x5d2d2a845170;  alias, 1 drivers
v0x5d2d2a53ee10_0 .net "out", 0 0, L_0x5d2d2a8453d0;  alias, 1 drivers
S_0x5d2d2a53ef30 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a53c890;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a845460 .functor AND 1, L_0x5d2d2a8459e0, L_0x5d2d2a845170, C4<1>, C4<1>;
L_0x5d2d2a845580 .functor NOT 1, L_0x5d2d2a845460, C4<0>, C4<0>, C4<0>;
v0x5d2d2a53f160_0 .net *"_ivl_0", 0 0, L_0x5d2d2a845460;  1 drivers
v0x5d2d2a53f260_0 .net "a", 0 0, L_0x5d2d2a8459e0;  alias, 1 drivers
v0x5d2d2a53f320_0 .net "b", 0 0, L_0x5d2d2a845170;  alias, 1 drivers
v0x5d2d2a53f3c0_0 .net "out", 0 0, L_0x5d2d2a845580;  alias, 1 drivers
S_0x5d2d2a53f4e0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a53c890;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a844bf0 .functor NOT 1, L_0x5d2d2a844b80, C4<0>, C4<0>, C4<0>;
v0x5d2d2a53f750_0 .net "a", 0 0, L_0x5d2d2a844b80;  alias, 1 drivers
v0x5d2d2a53f810_0 .net "out", 0 0, L_0x5d2d2a844bf0;  alias, 1 drivers
S_0x5d2d2a53f910 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a53c890;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a844cf0 .functor NOT 1, L_0x5d2d2a845940, C4<0>, C4<0>, C4<0>;
v0x5d2d2a53fb30_0 .net "a", 0 0, L_0x5d2d2a845940;  alias, 1 drivers
v0x5d2d2a53fc10_0 .net "out", 0 0, L_0x5d2d2a844cf0;  alias, 1 drivers
S_0x5d2d2a53fd60 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a53c890;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a845200 .functor NOT 1, L_0x5d2d2a8459e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a53ff80_0 .net "a", 0 0, L_0x5d2d2a8459e0;  alias, 1 drivers
v0x5d2d2a540040_0 .net "out", 0 0, L_0x5d2d2a845200;  alias, 1 drivers
S_0x5d2d2a540100 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a53c890;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a845610 .functor NOT 1, L_0x5d2d2a845580, C4<0>, C4<0>, C4<0>;
v0x5d2d2a540320_0 .net "a", 0 0, L_0x5d2d2a845580;  alias, 1 drivers
v0x5d2d2a540410_0 .net "out", 0 0, L_0x5d2d2a845610;  alias, 1 drivers
S_0x5d2d2a540f80 .scope generate, "rcpa2Loop[6]" "rcpa2Loop[6]" 4 16, 4 16 0, S_0x5d2d2a525130;
 .timescale -9 -12;
P_0x5d2d2a541180 .param/l "i" 0 4 16, +C4<0110>;
S_0x5d2d2a541260 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a540f80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a544ee0_0 .net "Y", 0 0, L_0x5d2d2a844170;  1 drivers
v0x5d2d2a545010_0 .net "a", 0 0, L_0x5d2d2a844630;  1 drivers
v0x5d2d2a5450d0_0 .net "b", 0 0, L_0x5d2d2a8446d0;  1 drivers
v0x5d2d2a5451a0_0 .net "cIn", 0 0, L_0x5d2d2a8447c0;  1 drivers
v0x5d2d2a545270_0 .net "cOut", 0 0, L_0x5d2d2a844530;  1 drivers
v0x5d2d2a545310_0 .net "fIn", 0 0, L_0x5d2d2a8448b0;  1 drivers
v0x5d2d2a545400_0 .net "fOut", 0 0, L_0x5d2d2a843c90;  1 drivers
v0x5d2d2a5454a0_0 .net "notCIn", 0 0, L_0x5d2d2a843d90;  1 drivers
v0x5d2d2a545540_0 .net "notCOut", 0 0, L_0x5d2d2a8444c0;  1 drivers
v0x5d2d2a545670_0 .net "notFIn", 0 0, L_0x5d2d2a8441e0;  1 drivers
v0x5d2d2a545760_0 .net "notFOut", 0 0, L_0x5d2d2a843c20;  1 drivers
v0x5d2d2a545850_0 .net "s", 0 0, L_0x5d2d2a844350;  1 drivers
S_0x5d2d2a5414f0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a541260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a542780_0 .net "a", 0 0, L_0x5d2d2a844630;  alias, 1 drivers
v0x5d2d2a542850_0 .net "b", 0 0, L_0x5d2d2a8446d0;  alias, 1 drivers
v0x5d2d2a542920_0 .net "c", 0 0, L_0x5d2d2a843d90;  alias, 1 drivers
v0x5d2d2a542a20_0 .net "node1", 0 0, L_0x5d2d2a843f00;  1 drivers
v0x5d2d2a542b10_0 .net "node2", 0 0, L_0x5d2d2a843f70;  1 drivers
v0x5d2d2a542c50_0 .net "out", 0 0, L_0x5d2d2a844170;  alias, 1 drivers
S_0x5d2d2a541760 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a5414f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a844070 .functor AND 1, L_0x5d2d2a843f70, L_0x5d2d2a843d90, C4<1>, C4<1>;
L_0x5d2d2a844170 .functor NOT 1, L_0x5d2d2a844070, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5419d0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a844070;  1 drivers
v0x5d2d2a541ad0_0 .net "a", 0 0, L_0x5d2d2a843f70;  alias, 1 drivers
v0x5d2d2a541b90_0 .net "b", 0 0, L_0x5d2d2a843d90;  alias, 1 drivers
v0x5d2d2a541c30_0 .net "out", 0 0, L_0x5d2d2a844170;  alias, 1 drivers
S_0x5d2d2a541d70 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a5414f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a843e90 .functor OR 1, L_0x5d2d2a844630, L_0x5d2d2a8446d0, C4<0>, C4<0>;
L_0x5d2d2a843f00 .functor NOT 1, L_0x5d2d2a843e90, C4<0>, C4<0>, C4<0>;
v0x5d2d2a541fa0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a843e90;  1 drivers
v0x5d2d2a5420a0_0 .net "a", 0 0, L_0x5d2d2a844630;  alias, 1 drivers
v0x5d2d2a542160_0 .net "b", 0 0, L_0x5d2d2a8446d0;  alias, 1 drivers
v0x5d2d2a542230_0 .net "out", 0 0, L_0x5d2d2a843f00;  alias, 1 drivers
S_0x5d2d2a542370 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a5414f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a843f70 .functor NOT 1, L_0x5d2d2a843f00, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5425c0_0 .net "a", 0 0, L_0x5d2d2a843f00;  alias, 1 drivers
v0x5d2d2a542690_0 .net "out", 0 0, L_0x5d2d2a843f70;  alias, 1 drivers
S_0x5d2d2a542cf0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a541260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a843a90 .functor AND 1, L_0x5d2d2a844630, L_0x5d2d2a8446d0, C4<1>, C4<1>;
L_0x5d2d2a843c20 .functor NOT 1, L_0x5d2d2a843a90, C4<0>, C4<0>, C4<0>;
v0x5d2d2a542f20_0 .net *"_ivl_0", 0 0, L_0x5d2d2a843a90;  1 drivers
v0x5d2d2a543020_0 .net "a", 0 0, L_0x5d2d2a844630;  alias, 1 drivers
v0x5d2d2a543130_0 .net "b", 0 0, L_0x5d2d2a8446d0;  alias, 1 drivers
v0x5d2d2a543220_0 .net "out", 0 0, L_0x5d2d2a843c20;  alias, 1 drivers
S_0x5d2d2a543320 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a541260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a844250 .functor AND 1, L_0x5d2d2a8441e0, L_0x5d2d2a844170, C4<1>, C4<1>;
L_0x5d2d2a844350 .functor NOT 1, L_0x5d2d2a844250, C4<0>, C4<0>, C4<0>;
v0x5d2d2a543550_0 .net *"_ivl_0", 0 0, L_0x5d2d2a844250;  1 drivers
v0x5d2d2a543630_0 .net "a", 0 0, L_0x5d2d2a8441e0;  alias, 1 drivers
v0x5d2d2a5436f0_0 .net "b", 0 0, L_0x5d2d2a844170;  alias, 1 drivers
v0x5d2d2a5437e0_0 .net "out", 0 0, L_0x5d2d2a844350;  alias, 1 drivers
S_0x5d2d2a543900 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a541260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8443c0 .functor AND 1, L_0x5d2d2a8448b0, L_0x5d2d2a844170, C4<1>, C4<1>;
L_0x5d2d2a8444c0 .functor NOT 1, L_0x5d2d2a8443c0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a543b30_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8443c0;  1 drivers
v0x5d2d2a543c30_0 .net "a", 0 0, L_0x5d2d2a8448b0;  alias, 1 drivers
v0x5d2d2a543cf0_0 .net "b", 0 0, L_0x5d2d2a844170;  alias, 1 drivers
v0x5d2d2a543d90_0 .net "out", 0 0, L_0x5d2d2a8444c0;  alias, 1 drivers
S_0x5d2d2a543eb0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a541260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a843c90 .functor NOT 1, L_0x5d2d2a843c20, C4<0>, C4<0>, C4<0>;
v0x5d2d2a544120_0 .net "a", 0 0, L_0x5d2d2a843c20;  alias, 1 drivers
v0x5d2d2a5441e0_0 .net "out", 0 0, L_0x5d2d2a843c90;  alias, 1 drivers
S_0x5d2d2a5442e0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a541260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a843d90 .functor NOT 1, L_0x5d2d2a8447c0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a544500_0 .net "a", 0 0, L_0x5d2d2a8447c0;  alias, 1 drivers
v0x5d2d2a5445e0_0 .net "out", 0 0, L_0x5d2d2a843d90;  alias, 1 drivers
S_0x5d2d2a544730 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a541260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8441e0 .functor NOT 1, L_0x5d2d2a8448b0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a544950_0 .net "a", 0 0, L_0x5d2d2a8448b0;  alias, 1 drivers
v0x5d2d2a544a10_0 .net "out", 0 0, L_0x5d2d2a8441e0;  alias, 1 drivers
S_0x5d2d2a544ad0 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a541260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a844530 .functor NOT 1, L_0x5d2d2a8444c0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a544cf0_0 .net "a", 0 0, L_0x5d2d2a8444c0;  alias, 1 drivers
v0x5d2d2a544de0_0 .net "out", 0 0, L_0x5d2d2a844530;  alias, 1 drivers
S_0x5d2d2a545950 .scope generate, "rcpa2Loop[7]" "rcpa2Loop[7]" 4 16, 4 16 0, S_0x5d2d2a525130;
 .timescale -9 -12;
P_0x5d2d2a545b50 .param/l "i" 0 4 16, +C4<0111>;
S_0x5d2d2a545c30 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a545950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a5498b0_0 .net "Y", 0 0, L_0x5d2d2a843300;  1 drivers
v0x5d2d2a5499e0_0 .net "a", 0 0, L_0x5d2d2a843810;  1 drivers
v0x5d2d2a549aa0_0 .net "b", 0 0, L_0x5d2d2a8438b0;  1 drivers
v0x5d2d2a549b70_0 .net "cIn", 0 0, L_0x5d2d2a843950;  1 drivers
v0x5d2d2a549c40_0 .net "cOut", 0 0, L_0x5d2d2a8436c0;  1 drivers
v0x5d2d2a549ce0_0 .net "fIn", 0 0, L_0x5d2d2a8439f0;  1 drivers
v0x5d2d2a549dd0_0 .net "fOut", 0 0, L_0x5d2d2a842eb0;  1 drivers
v0x5d2d2a549e70_0 .net "notCIn", 0 0, L_0x5d2d2a842f20;  1 drivers
v0x5d2d2a549f10_0 .net "notCOut", 0 0, L_0x5d2d2a843650;  1 drivers
v0x5d2d2a54a040_0 .net "notFIn", 0 0, L_0x5d2d2a843370;  1 drivers
v0x5d2d2a54a130_0 .net "notFOut", 0 0, L_0x5d2d2a842e40;  1 drivers
v0x5d2d2a54a220_0 .net "s", 0 0, L_0x5d2d2a8434e0;  1 drivers
S_0x5d2d2a545ec0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a545c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a547150_0 .net "a", 0 0, L_0x5d2d2a843810;  alias, 1 drivers
v0x5d2d2a547220_0 .net "b", 0 0, L_0x5d2d2a8438b0;  alias, 1 drivers
v0x5d2d2a5472f0_0 .net "c", 0 0, L_0x5d2d2a842f20;  alias, 1 drivers
v0x5d2d2a5473f0_0 .net "node1", 0 0, L_0x5d2d2a843090;  1 drivers
v0x5d2d2a5474e0_0 .net "node2", 0 0, L_0x5d2d2a843100;  1 drivers
v0x5d2d2a547620_0 .net "out", 0 0, L_0x5d2d2a843300;  alias, 1 drivers
S_0x5d2d2a546130 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a545ec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a843200 .functor AND 1, L_0x5d2d2a843100, L_0x5d2d2a842f20, C4<1>, C4<1>;
L_0x5d2d2a843300 .functor NOT 1, L_0x5d2d2a843200, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5463a0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a843200;  1 drivers
v0x5d2d2a5464a0_0 .net "a", 0 0, L_0x5d2d2a843100;  alias, 1 drivers
v0x5d2d2a546560_0 .net "b", 0 0, L_0x5d2d2a842f20;  alias, 1 drivers
v0x5d2d2a546600_0 .net "out", 0 0, L_0x5d2d2a843300;  alias, 1 drivers
S_0x5d2d2a546740 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a545ec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a843020 .functor OR 1, L_0x5d2d2a843810, L_0x5d2d2a8438b0, C4<0>, C4<0>;
L_0x5d2d2a843090 .functor NOT 1, L_0x5d2d2a843020, C4<0>, C4<0>, C4<0>;
v0x5d2d2a546970_0 .net *"_ivl_0", 0 0, L_0x5d2d2a843020;  1 drivers
v0x5d2d2a546a70_0 .net "a", 0 0, L_0x5d2d2a843810;  alias, 1 drivers
v0x5d2d2a546b30_0 .net "b", 0 0, L_0x5d2d2a8438b0;  alias, 1 drivers
v0x5d2d2a546c00_0 .net "out", 0 0, L_0x5d2d2a843090;  alias, 1 drivers
S_0x5d2d2a546d40 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a545ec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a843100 .functor NOT 1, L_0x5d2d2a843090, C4<0>, C4<0>, C4<0>;
v0x5d2d2a546f90_0 .net "a", 0 0, L_0x5d2d2a843090;  alias, 1 drivers
v0x5d2d2a547060_0 .net "out", 0 0, L_0x5d2d2a843100;  alias, 1 drivers
S_0x5d2d2a5476c0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a545c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a842dd0 .functor AND 1, L_0x5d2d2a843810, L_0x5d2d2a8438b0, C4<1>, C4<1>;
L_0x5d2d2a842e40 .functor NOT 1, L_0x5d2d2a842dd0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5478f0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a842dd0;  1 drivers
v0x5d2d2a5479f0_0 .net "a", 0 0, L_0x5d2d2a843810;  alias, 1 drivers
v0x5d2d2a547b00_0 .net "b", 0 0, L_0x5d2d2a8438b0;  alias, 1 drivers
v0x5d2d2a547bf0_0 .net "out", 0 0, L_0x5d2d2a842e40;  alias, 1 drivers
S_0x5d2d2a547cf0 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a545c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8433e0 .functor AND 1, L_0x5d2d2a843370, L_0x5d2d2a843300, C4<1>, C4<1>;
L_0x5d2d2a8434e0 .functor NOT 1, L_0x5d2d2a8433e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a547f20_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8433e0;  1 drivers
v0x5d2d2a548000_0 .net "a", 0 0, L_0x5d2d2a843370;  alias, 1 drivers
v0x5d2d2a5480c0_0 .net "b", 0 0, L_0x5d2d2a843300;  alias, 1 drivers
v0x5d2d2a5481b0_0 .net "out", 0 0, L_0x5d2d2a8434e0;  alias, 1 drivers
S_0x5d2d2a5482d0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a545c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a843550 .functor AND 1, L_0x5d2d2a8439f0, L_0x5d2d2a843300, C4<1>, C4<1>;
L_0x5d2d2a843650 .functor NOT 1, L_0x5d2d2a843550, C4<0>, C4<0>, C4<0>;
v0x5d2d2a548500_0 .net *"_ivl_0", 0 0, L_0x5d2d2a843550;  1 drivers
v0x5d2d2a548600_0 .net "a", 0 0, L_0x5d2d2a8439f0;  alias, 1 drivers
v0x5d2d2a5486c0_0 .net "b", 0 0, L_0x5d2d2a843300;  alias, 1 drivers
v0x5d2d2a548760_0 .net "out", 0 0, L_0x5d2d2a843650;  alias, 1 drivers
S_0x5d2d2a548880 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a545c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a842eb0 .functor NOT 1, L_0x5d2d2a842e40, C4<0>, C4<0>, C4<0>;
v0x5d2d2a548af0_0 .net "a", 0 0, L_0x5d2d2a842e40;  alias, 1 drivers
v0x5d2d2a548bb0_0 .net "out", 0 0, L_0x5d2d2a842eb0;  alias, 1 drivers
S_0x5d2d2a548cb0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a545c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a842f20 .functor NOT 1, L_0x5d2d2a843950, C4<0>, C4<0>, C4<0>;
v0x5d2d2a548ed0_0 .net "a", 0 0, L_0x5d2d2a843950;  alias, 1 drivers
v0x5d2d2a548fb0_0 .net "out", 0 0, L_0x5d2d2a842f20;  alias, 1 drivers
S_0x5d2d2a549100 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a545c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a843370 .functor NOT 1, L_0x5d2d2a8439f0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a549320_0 .net "a", 0 0, L_0x5d2d2a8439f0;  alias, 1 drivers
v0x5d2d2a5493e0_0 .net "out", 0 0, L_0x5d2d2a843370;  alias, 1 drivers
S_0x5d2d2a5494a0 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a545c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8436c0 .functor NOT 1, L_0x5d2d2a843650, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5496c0_0 .net "a", 0 0, L_0x5d2d2a843650;  alias, 1 drivers
v0x5d2d2a5497b0_0 .net "out", 0 0, L_0x5d2d2a8436c0;  alias, 1 drivers
S_0x5d2d2a54aad0 .scope module, "nBitRippleCarryAdderInst" "nBitRippleCarryAdder" 3 23, 8 3 0, S_0x5d2d2a524a90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 8 "A";
    .port_info 3 /INPUT 8 "B";
    .port_info 4 /INPUT 1 "cin";
P_0x5d2d2a54acb0 .param/l "N" 0 8 3, +C4<00000000000000000000000000001000>;
L_0x5d2d2a84e150 .functor BUFZ 8, L_0x5d2d2a84d990, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5d2d2a550fe0_0 .net "A", 7 0, L_0x5d2d2a84e430;  1 drivers
v0x5d2d2a5510e0_0 .net "B", 7 0, L_0x5d2d2a84e4d0;  1 drivers
v0x5d2d2a5511c0_0 .net "carryMiddle", 7 0, L_0x5d2d2a84d260;  1 drivers
v0x5d2d2a551280_0 .net "cin", 0 0, L_0x5d2d2a84b760;  alias, 1 drivers
v0x5d2d2a551370_0 .net "cout", 0 0, L_0x5d2d2a84e210;  alias, 1 drivers
v0x5d2d2a551480_0 .net "sum", 7 0, L_0x5d2d2a84e150;  1 drivers
v0x5d2d2a551560_0 .net "sum11", 7 0, L_0x5d2d2a84d990;  1 drivers
L_0x5d2d2a84bca0 .part L_0x5d2d2a84e430, 0, 1;
L_0x5d2d2a84bd40 .part L_0x5d2d2a84e4d0, 0, 1;
L_0x5d2d2a84bec0 .part L_0x5d2d2a84e430, 1, 1;
L_0x5d2d2a84bfb0 .part L_0x5d2d2a84e4d0, 1, 1;
L_0x5d2d2a84c0a0 .part L_0x5d2d2a84d260, 0, 1;
L_0x5d2d2a84c310 .part L_0x5d2d2a84e430, 2, 1;
L_0x5d2d2a84c3b0 .part L_0x5d2d2a84e4d0, 2, 1;
L_0x5d2d2a84c450 .part L_0x5d2d2a84d260, 1, 1;
L_0x5d2d2a84c760 .part L_0x5d2d2a84e430, 3, 1;
L_0x5d2d2a84c800 .part L_0x5d2d2a84e4d0, 3, 1;
L_0x5d2d2a84c8a0 .part L_0x5d2d2a84d260, 2, 1;
L_0x5d2d2a84ca20 .part L_0x5d2d2a84e430, 4, 1;
L_0x5d2d2a84cb30 .part L_0x5d2d2a84e4d0, 4, 1;
L_0x5d2d2a84cbd0 .part L_0x5d2d2a84d260, 3, 1;
L_0x5d2d2a84cd80 .part L_0x5d2d2a84e430, 5, 1;
L_0x5d2d2a84ce20 .part L_0x5d2d2a84e4d0, 5, 1;
L_0x5d2d2a84cf50 .part L_0x5d2d2a84d260, 4, 1;
L_0x5d2d2a84d1c0 .part L_0x5d2d2a84e430, 6, 1;
L_0x5d2d2a84d300 .part L_0x5d2d2a84e4d0, 6, 1;
L_0x5d2d2a84d3a0 .part L_0x5d2d2a84d260, 5, 1;
LS_0x5d2d2a84d260_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a84bc30, L_0x5d2d2a84be50, L_0x5d2d2a84c1b0, L_0x5d2d2a84c600;
LS_0x5d2d2a84d260_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a84c9b0, L_0x5d2d2a84cc70, L_0x5d2d2a84d060, L_0x5d2d2a84d560;
L_0x5d2d2a84d260 .concat8 [ 4 4 0 0], LS_0x5d2d2a84d260_0_0, LS_0x5d2d2a84d260_0_4;
LS_0x5d2d2a84d990_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a84b800, L_0x5d2d2a84bde0, L_0x5d2d2a84c140, L_0x5d2d2a84c590;
LS_0x5d2d2a84d990_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a84c940, L_0x5d2d2a84cac0, L_0x5d2d2a84cff0, L_0x5d2d2a84d4f0;
L_0x5d2d2a84d990 .concat8 [ 4 4 0 0], LS_0x5d2d2a84d990_0_0, LS_0x5d2d2a84d990_0_4;
L_0x5d2d2a84d440 .part L_0x5d2d2a84e430, 7, 1;
L_0x5d2d2a84ddc0 .part L_0x5d2d2a84e4d0, 7, 1;
L_0x5d2d2a84dd00 .part L_0x5d2d2a84d260, 6, 1;
L_0x5d2d2a84e210 .part L_0x5d2d2a84d260, 7, 1;
S_0x5d2d2a54ae90 .scope generate, "genAdder[0]" "genAdder[0]" 8 9, 8 9 0, S_0x5d2d2a54aad0;
 .timescale -9 -12;
P_0x5d2d2a54b090 .param/l "i" 0 8 9, +C4<00>;
S_0x5d2d2a54b170 .scope generate, "genblk2" "genblk2" 8 10, 8 10 0, S_0x5d2d2a54ae90;
 .timescale -9 -12;
S_0x5d2d2a54b350 .scope module, "f" "FA" 8 11, 9 33 0, S_0x5d2d2a54b170;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a84b800 .udp UDP_sumOut, L_0x5d2d2a84bca0, L_0x5d2d2a84bd40, L_0x5d2d2a84b760;
L_0x5d2d2a84bc30 .udp UDP_carryOut, L_0x5d2d2a84bca0, L_0x5d2d2a84bd40, L_0x5d2d2a84b760;
v0x5d2d2a54b600_0 .net "A", 0 0, L_0x5d2d2a84bca0;  1 drivers
v0x5d2d2a54b6e0_0 .net "B", 0 0, L_0x5d2d2a84bd40;  1 drivers
v0x5d2d2a54b7a0_0 .net "Cin", 0 0, L_0x5d2d2a84b760;  alias, 1 drivers
v0x5d2d2a54b8a0_0 .net "Cout", 0 0, L_0x5d2d2a84bc30;  1 drivers
v0x5d2d2a54b940_0 .net "sum", 0 0, L_0x5d2d2a84b800;  1 drivers
S_0x5d2d2a54bad0 .scope generate, "genAdder[1]" "genAdder[1]" 8 9, 8 9 0, S_0x5d2d2a54aad0;
 .timescale -9 -12;
P_0x5d2d2a54bcf0 .param/l "i" 0 8 9, +C4<01>;
S_0x5d2d2a54bdb0 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a54bad0;
 .timescale -9 -12;
S_0x5d2d2a54bf90 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a54bdb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a84bde0 .udp UDP_sumOut, L_0x5d2d2a84bec0, L_0x5d2d2a84bfb0, L_0x5d2d2a84c0a0;
L_0x5d2d2a84be50 .udp UDP_carryOut, L_0x5d2d2a84bec0, L_0x5d2d2a84bfb0, L_0x5d2d2a84c0a0;
v0x5d2d2a54c210_0 .net "A", 0 0, L_0x5d2d2a84bec0;  1 drivers
v0x5d2d2a54c2f0_0 .net "B", 0 0, L_0x5d2d2a84bfb0;  1 drivers
v0x5d2d2a54c3b0_0 .net "Cin", 0 0, L_0x5d2d2a84c0a0;  1 drivers
v0x5d2d2a54c480_0 .net "Cout", 0 0, L_0x5d2d2a84be50;  1 drivers
v0x5d2d2a54c540_0 .net "sum", 0 0, L_0x5d2d2a84bde0;  1 drivers
S_0x5d2d2a54c6f0 .scope generate, "genAdder[2]" "genAdder[2]" 8 9, 8 9 0, S_0x5d2d2a54aad0;
 .timescale -9 -12;
P_0x5d2d2a54c8f0 .param/l "i" 0 8 9, +C4<010>;
S_0x5d2d2a54c9b0 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a54c6f0;
 .timescale -9 -12;
S_0x5d2d2a54cb90 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a54c9b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a84c140 .udp UDP_sumOut, L_0x5d2d2a84c310, L_0x5d2d2a84c3b0, L_0x5d2d2a84c450;
L_0x5d2d2a84c1b0 .udp UDP_carryOut, L_0x5d2d2a84c310, L_0x5d2d2a84c3b0, L_0x5d2d2a84c450;
v0x5d2d2a54ce40_0 .net "A", 0 0, L_0x5d2d2a84c310;  1 drivers
v0x5d2d2a54cf20_0 .net "B", 0 0, L_0x5d2d2a84c3b0;  1 drivers
v0x5d2d2a54cfe0_0 .net "Cin", 0 0, L_0x5d2d2a84c450;  1 drivers
v0x5d2d2a54d0b0_0 .net "Cout", 0 0, L_0x5d2d2a84c1b0;  1 drivers
v0x5d2d2a54d170_0 .net "sum", 0 0, L_0x5d2d2a84c140;  1 drivers
S_0x5d2d2a54d320 .scope generate, "genAdder[3]" "genAdder[3]" 8 9, 8 9 0, S_0x5d2d2a54aad0;
 .timescale -9 -12;
P_0x5d2d2a54d520 .param/l "i" 0 8 9, +C4<011>;
S_0x5d2d2a54d600 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a54d320;
 .timescale -9 -12;
S_0x5d2d2a54d7e0 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a54d600;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a84c590 .udp UDP_sumOut, L_0x5d2d2a84c760, L_0x5d2d2a84c800, L_0x5d2d2a84c8a0;
L_0x5d2d2a84c600 .udp UDP_carryOut, L_0x5d2d2a84c760, L_0x5d2d2a84c800, L_0x5d2d2a84c8a0;
v0x5d2d2a54da60_0 .net "A", 0 0, L_0x5d2d2a84c760;  1 drivers
v0x5d2d2a54db40_0 .net "B", 0 0, L_0x5d2d2a84c800;  1 drivers
v0x5d2d2a54dc00_0 .net "Cin", 0 0, L_0x5d2d2a84c8a0;  1 drivers
v0x5d2d2a54dcd0_0 .net "Cout", 0 0, L_0x5d2d2a84c600;  1 drivers
v0x5d2d2a54dd90_0 .net "sum", 0 0, L_0x5d2d2a84c590;  1 drivers
S_0x5d2d2a54df40 .scope generate, "genAdder[4]" "genAdder[4]" 8 9, 8 9 0, S_0x5d2d2a54aad0;
 .timescale -9 -12;
P_0x5d2d2a54e190 .param/l "i" 0 8 9, +C4<0100>;
S_0x5d2d2a54e270 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a54df40;
 .timescale -9 -12;
S_0x5d2d2a54e450 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a54e270;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a84c940 .udp UDP_sumOut, L_0x5d2d2a84ca20, L_0x5d2d2a84cb30, L_0x5d2d2a84cbd0;
L_0x5d2d2a84c9b0 .udp UDP_carryOut, L_0x5d2d2a84ca20, L_0x5d2d2a84cb30, L_0x5d2d2a84cbd0;
v0x5d2d2a54e6d0_0 .net "A", 0 0, L_0x5d2d2a84ca20;  1 drivers
v0x5d2d2a54e7b0_0 .net "B", 0 0, L_0x5d2d2a84cb30;  1 drivers
v0x5d2d2a54e870_0 .net "Cin", 0 0, L_0x5d2d2a84cbd0;  1 drivers
v0x5d2d2a54e910_0 .net "Cout", 0 0, L_0x5d2d2a84c9b0;  1 drivers
v0x5d2d2a54e9d0_0 .net "sum", 0 0, L_0x5d2d2a84c940;  1 drivers
S_0x5d2d2a54eb80 .scope generate, "genAdder[5]" "genAdder[5]" 8 9, 8 9 0, S_0x5d2d2a54aad0;
 .timescale -9 -12;
P_0x5d2d2a54ed80 .param/l "i" 0 8 9, +C4<0101>;
S_0x5d2d2a54ee60 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a54eb80;
 .timescale -9 -12;
S_0x5d2d2a54f040 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a54ee60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a84cac0 .udp UDP_sumOut, L_0x5d2d2a84cd80, L_0x5d2d2a84ce20, L_0x5d2d2a84cf50;
L_0x5d2d2a84cc70 .udp UDP_carryOut, L_0x5d2d2a84cd80, L_0x5d2d2a84ce20, L_0x5d2d2a84cf50;
v0x5d2d2a54f2c0_0 .net "A", 0 0, L_0x5d2d2a84cd80;  1 drivers
v0x5d2d2a54f3a0_0 .net "B", 0 0, L_0x5d2d2a84ce20;  1 drivers
v0x5d2d2a54f460_0 .net "Cin", 0 0, L_0x5d2d2a84cf50;  1 drivers
v0x5d2d2a54f530_0 .net "Cout", 0 0, L_0x5d2d2a84cc70;  1 drivers
v0x5d2d2a54f5f0_0 .net "sum", 0 0, L_0x5d2d2a84cac0;  1 drivers
S_0x5d2d2a54f7a0 .scope generate, "genAdder[6]" "genAdder[6]" 8 9, 8 9 0, S_0x5d2d2a54aad0;
 .timescale -9 -12;
P_0x5d2d2a54f9a0 .param/l "i" 0 8 9, +C4<0110>;
S_0x5d2d2a54fa80 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a54f7a0;
 .timescale -9 -12;
S_0x5d2d2a54fc60 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a54fa80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a84cff0 .udp UDP_sumOut, L_0x5d2d2a84d1c0, L_0x5d2d2a84d300, L_0x5d2d2a84d3a0;
L_0x5d2d2a84d060 .udp UDP_carryOut, L_0x5d2d2a84d1c0, L_0x5d2d2a84d300, L_0x5d2d2a84d3a0;
v0x5d2d2a54fee0_0 .net "A", 0 0, L_0x5d2d2a84d1c0;  1 drivers
v0x5d2d2a54ffc0_0 .net "B", 0 0, L_0x5d2d2a84d300;  1 drivers
v0x5d2d2a550080_0 .net "Cin", 0 0, L_0x5d2d2a84d3a0;  1 drivers
v0x5d2d2a550150_0 .net "Cout", 0 0, L_0x5d2d2a84d060;  1 drivers
v0x5d2d2a550210_0 .net "sum", 0 0, L_0x5d2d2a84cff0;  1 drivers
S_0x5d2d2a5503c0 .scope generate, "genAdder[7]" "genAdder[7]" 8 9, 8 9 0, S_0x5d2d2a54aad0;
 .timescale -9 -12;
P_0x5d2d2a5505c0 .param/l "i" 0 8 9, +C4<0111>;
S_0x5d2d2a5506a0 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a5503c0;
 .timescale -9 -12;
S_0x5d2d2a550880 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a5506a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a84d4f0 .udp UDP_sumOut, L_0x5d2d2a84d440, L_0x5d2d2a84ddc0, L_0x5d2d2a84dd00;
L_0x5d2d2a84d560 .udp UDP_carryOut, L_0x5d2d2a84d440, L_0x5d2d2a84ddc0, L_0x5d2d2a84dd00;
v0x5d2d2a550b00_0 .net "A", 0 0, L_0x5d2d2a84d440;  1 drivers
v0x5d2d2a550be0_0 .net "B", 0 0, L_0x5d2d2a84ddc0;  1 drivers
v0x5d2d2a550ca0_0 .net "Cin", 0 0, L_0x5d2d2a84dd00;  1 drivers
v0x5d2d2a550d70_0 .net "Cout", 0 0, L_0x5d2d2a84d560;  1 drivers
v0x5d2d2a550e30_0 .net "sum", 0 0, L_0x5d2d2a84d4f0;  1 drivers
S_0x5d2d2a551cb0 .scope module, "HybridAdderLayer3_1" "HybridAdder" 2 197, 3 1 0, S_0x5d2d2a3c7af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /OUTPUT 16 "sum";
    .port_info 3 /OUTPUT 1 "cout";
P_0x5d2d2a551e90 .param/l "N1" 0 3 1, +C4<00000000000000000000000000001000>;
P_0x5d2d2a551ed0 .param/l "N2" 0 3 1, +C4<00000000000000000000000000001000>;
P_0x5d2d2a551f10 .param/l "addOrSub" 0 3 1, +C4<00000000000000000000000000000000>;
v0x5d2d2a57e8a0_0 .net "A", 15 0, L_0x5d2d2a7efae0;  alias, 1 drivers
v0x5d2d2a57e980_0 .net "B", 15 0, L_0x5d2d2a8064f0;  alias, 1 drivers
v0x5d2d2a57ea20_0 .net "cout", 0 0, L_0x5d2d2a87c680;  1 drivers
v0x5d2d2a57eb20_0 .net "fn", 0 0, L_0x5d2d2a87a060;  1 drivers
v0x5d2d2a57ebc0_0 .net "selectedB", 15 0, L_0x5d2d2a871a40;  1 drivers
v0x5d2d2a57ecb0_0 .net "sum", 15 0, L_0x5d2d2a87c3e0;  alias, 1 drivers
L_0x5d2d2a87a3f0 .part L_0x5d2d2a7efae0, 0, 8;
L_0x5d2d2a87a490 .part L_0x5d2d2a871a40, 0, 8;
L_0x5d2d2a87c3e0 .concat8 [ 8 8 0 0], L_0x5d2d2a879af0, L_0x5d2d2a87c5c0;
L_0x5d2d2a87c940 .part L_0x5d2d2a7efae0, 8, 8;
L_0x5d2d2a87c9e0 .part L_0x5d2d2a871a40, 8, 8;
S_0x5d2d2a5520f0 .scope generate, "genblk1" "genblk1" 3 10, 3 10 0, S_0x5d2d2a551cb0;
 .timescale -9 -12;
L_0x5d2d2a871a40 .functor BUFZ 16, L_0x5d2d2a8064f0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x5d2d2a5522f0 .scope module, "nBitRcpa2Inst" "nBitRcpa2" 3 17, 4 1 0, S_0x5d2d2a551cb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /OUTPUT 8 "sum";
    .port_info 3 /OUTPUT 1 "fn";
P_0x5d2d2a5524f0 .param/l "N" 0 4 1, +C4<00000000000000000000000000001000>;
v0x5d2d2a5774e0_0 .net "A", 7 0, L_0x5d2d2a87a3f0;  1 drivers
v0x5d2d2a5775e0_0 .net "B", 7 0, L_0x5d2d2a87a490;  1 drivers
v0x5d2d2a5776c0_0 .net "F", 8 0, L_0x5d2d2a87a220;  1 drivers
v0x5d2d2a577780_0 .net *"_ivl_85", 0 0, L_0x5d2d2a87a180;  1 drivers
L_0x7347fc2c2888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d2d2a577860_0 .net/2u *"_ivl_89", 0 0, L_0x7347fc2c2888;  1 drivers
v0x5d2d2a577990_0 .net "carry", 8 0, L_0x5d2d2a879fc0;  1 drivers
v0x5d2d2a577a70_0 .net "fn", 0 0, L_0x5d2d2a87a060;  alias, 1 drivers
v0x5d2d2a577b30_0 .net "sum", 7 0, L_0x5d2d2a879af0;  1 drivers
L_0x5d2d2a8724a0 .part L_0x5d2d2a87a3f0, 7, 1;
L_0x5d2d2a872540 .part L_0x5d2d2a87a490, 7, 1;
L_0x5d2d2a8725e0 .part L_0x5d2d2a879fc0, 8, 1;
L_0x5d2d2a872680 .part L_0x5d2d2a87a220, 7, 1;
L_0x5d2d2a873360 .part L_0x5d2d2a87a3f0, 6, 1;
L_0x5d2d2a873400 .part L_0x5d2d2a87a490, 6, 1;
L_0x5d2d2a8734f0 .part L_0x5d2d2a879fc0, 7, 1;
L_0x5d2d2a8735e0 .part L_0x5d2d2a87a220, 6, 1;
L_0x5d2d2a874590 .part L_0x5d2d2a87a3f0, 5, 1;
L_0x5d2d2a874630 .part L_0x5d2d2a87a490, 5, 1;
L_0x5d2d2a8746d0 .part L_0x5d2d2a879fc0, 6, 1;
L_0x5d2d2a874770 .part L_0x5d2d2a87a220, 5, 1;
L_0x5d2d2a8756a0 .part L_0x5d2d2a87a3f0, 4, 1;
L_0x5d2d2a8757d0 .part L_0x5d2d2a87a490, 4, 1;
L_0x5d2d2a875900 .part L_0x5d2d2a879fc0, 5, 1;
L_0x5d2d2a875a30 .part L_0x5d2d2a87a220, 4, 1;
L_0x5d2d2a8769a0 .part L_0x5d2d2a87a3f0, 3, 1;
L_0x5d2d2a876a40 .part L_0x5d2d2a87a490, 3, 1;
L_0x5d2d2a876b80 .part L_0x5d2d2a879fc0, 4, 1;
L_0x5d2d2a876c20 .part L_0x5d2d2a87a220, 3, 1;
L_0x5d2d2a876ae0 .part L_0x5d2d2a87a3f0, 2, 1;
L_0x5d2d2a877b00 .part L_0x5d2d2a87a490, 2, 1;
L_0x5d2d2a876cc0 .part L_0x5d2d2a879fc0, 3, 1;
L_0x5d2d2a877c60 .part L_0x5d2d2a87a220, 2, 1;
L_0x5d2d2a8788b0 .part L_0x5d2d2a87a3f0, 1, 1;
L_0x5d2d2a878950 .part L_0x5d2d2a87a490, 1, 1;
L_0x5d2d2a877d00 .part L_0x5d2d2a879fc0, 2, 1;
L_0x5d2d2a878ad0 .part L_0x5d2d2a87a220, 1, 1;
L_0x5d2d2a879790 .part L_0x5d2d2a87a3f0, 0, 1;
L_0x5d2d2a879940 .part L_0x5d2d2a87a490, 0, 1;
L_0x5d2d2a878b70 .part L_0x5d2d2a879fc0, 1, 1;
L_0x5d2d2a879d00 .part L_0x5d2d2a87a220, 0, 1;
LS_0x5d2d2a879af0_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a8794b0, L_0x5d2d2a8785d0, L_0x5d2d2a877780, L_0x5d2d2a876620;
LS_0x5d2d2a879af0_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a875320, L_0x5d2d2a8741c0, L_0x5d2d2a872fe0, L_0x5d2d2a8721c0;
L_0x5d2d2a879af0 .concat8 [ 4 4 0 0], LS_0x5d2d2a879af0_0_0, LS_0x5d2d2a879af0_0_4;
LS_0x5d2d2a879fc0_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a879690, L_0x5d2d2a8787b0, L_0x5d2d2a8779c0, L_0x5d2d2a876860;
LS_0x5d2d2a879fc0_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a875560, L_0x5d2d2a874400, L_0x5d2d2a873220, L_0x5d2d2a8723a0;
LS_0x5d2d2a879fc0_0_8 .concat8 [ 1 0 0 0], L_0x5d2d2a87a180;
L_0x5d2d2a879fc0 .concat8 [ 4 4 1 0], LS_0x5d2d2a879fc0_0_0, LS_0x5d2d2a879fc0_0_4, LS_0x5d2d2a879fc0_0_8;
L_0x5d2d2a87a180 .part L_0x5d2d2a87a220, 8, 1;
LS_0x5d2d2a87a220_0_0 .concat8 [ 1 1 1 1], L_0x7347fc2c2888, L_0x5d2d2a878df0, L_0x5d2d2a877f60, L_0x5d2d2a876f20;
LS_0x5d2d2a87a220_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a875dc0, L_0x5d2d2a874ac0, L_0x5d2d2a873960, L_0x5d2d2a872920;
LS_0x5d2d2a87a220_0_8 .concat8 [ 1 0 0 0], L_0x5d2d2a871b90;
L_0x5d2d2a87a220 .concat8 [ 4 4 1 0], LS_0x5d2d2a87a220_0_0, LS_0x5d2d2a87a220_0_4, LS_0x5d2d2a87a220_0_8;
L_0x5d2d2a87a060 .part L_0x5d2d2a87a220, 8, 1;
S_0x5d2d2a552660 .scope generate, "rcpa2Loop[0]" "rcpa2Loop[0]" 4 16, 4 16 0, S_0x5d2d2a5522f0;
 .timescale -9 -12;
P_0x5d2d2a552860 .param/l "i" 0 4 16, +C4<00>;
S_0x5d2d2a552940 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a552660;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a556620_0 .net "Y", 0 0, L_0x5d2d2a8792d0;  1 drivers
v0x5d2d2a5566c0_0 .net "a", 0 0, L_0x5d2d2a879790;  1 drivers
v0x5d2d2a556780_0 .net "b", 0 0, L_0x5d2d2a879940;  1 drivers
v0x5d2d2a556850_0 .net "cIn", 0 0, L_0x5d2d2a878b70;  1 drivers
v0x5d2d2a556920_0 .net "cOut", 0 0, L_0x5d2d2a879690;  1 drivers
v0x5d2d2a5569c0_0 .net "fIn", 0 0, L_0x5d2d2a879d00;  1 drivers
v0x5d2d2a556ab0_0 .net "fOut", 0 0, L_0x5d2d2a878df0;  1 drivers
v0x5d2d2a556b50_0 .net "notCIn", 0 0, L_0x5d2d2a878ef0;  1 drivers
v0x5d2d2a556bf0_0 .net "notCOut", 0 0, L_0x5d2d2a879620;  1 drivers
v0x5d2d2a556d20_0 .net "notFIn", 0 0, L_0x5d2d2a879340;  1 drivers
v0x5d2d2a556e10_0 .net "notFOut", 0 0, L_0x5d2d2a878d80;  1 drivers
v0x5d2d2a556f00_0 .net "s", 0 0, L_0x5d2d2a8794b0;  1 drivers
S_0x5d2d2a552bd0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a552940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a553ec0_0 .net "a", 0 0, L_0x5d2d2a879790;  alias, 1 drivers
v0x5d2d2a553f90_0 .net "b", 0 0, L_0x5d2d2a879940;  alias, 1 drivers
v0x5d2d2a554060_0 .net "c", 0 0, L_0x5d2d2a878ef0;  alias, 1 drivers
v0x5d2d2a554160_0 .net "node1", 0 0, L_0x5d2d2a879060;  1 drivers
v0x5d2d2a554250_0 .net "node2", 0 0, L_0x5d2d2a8790d0;  1 drivers
v0x5d2d2a554390_0 .net "out", 0 0, L_0x5d2d2a8792d0;  alias, 1 drivers
S_0x5d2d2a552e70 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a552bd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8791d0 .functor AND 1, L_0x5d2d2a8790d0, L_0x5d2d2a878ef0, C4<1>, C4<1>;
L_0x5d2d2a8792d0 .functor NOT 1, L_0x5d2d2a8791d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5530e0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8791d0;  1 drivers
v0x5d2d2a5531e0_0 .net "a", 0 0, L_0x5d2d2a8790d0;  alias, 1 drivers
v0x5d2d2a5532a0_0 .net "b", 0 0, L_0x5d2d2a878ef0;  alias, 1 drivers
v0x5d2d2a553370_0 .net "out", 0 0, L_0x5d2d2a8792d0;  alias, 1 drivers
S_0x5d2d2a5534b0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a552bd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a878ff0 .functor OR 1, L_0x5d2d2a879790, L_0x5d2d2a879940, C4<0>, C4<0>;
L_0x5d2d2a879060 .functor NOT 1, L_0x5d2d2a878ff0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5536e0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a878ff0;  1 drivers
v0x5d2d2a5537e0_0 .net "a", 0 0, L_0x5d2d2a879790;  alias, 1 drivers
v0x5d2d2a5538a0_0 .net "b", 0 0, L_0x5d2d2a879940;  alias, 1 drivers
v0x5d2d2a553970_0 .net "out", 0 0, L_0x5d2d2a879060;  alias, 1 drivers
S_0x5d2d2a553ab0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a552bd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8790d0 .functor NOT 1, L_0x5d2d2a879060, C4<0>, C4<0>, C4<0>;
v0x5d2d2a553d00_0 .net "a", 0 0, L_0x5d2d2a879060;  alias, 1 drivers
v0x5d2d2a553dd0_0 .net "out", 0 0, L_0x5d2d2a8790d0;  alias, 1 drivers
S_0x5d2d2a554430 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a552940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8789f0 .functor AND 1, L_0x5d2d2a879790, L_0x5d2d2a879940, C4<1>, C4<1>;
L_0x5d2d2a878d80 .functor NOT 1, L_0x5d2d2a8789f0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a554660_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8789f0;  1 drivers
v0x5d2d2a554760_0 .net "a", 0 0, L_0x5d2d2a879790;  alias, 1 drivers
v0x5d2d2a554870_0 .net "b", 0 0, L_0x5d2d2a879940;  alias, 1 drivers
v0x5d2d2a554960_0 .net "out", 0 0, L_0x5d2d2a878d80;  alias, 1 drivers
S_0x5d2d2a554a60 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a552940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8793b0 .functor AND 1, L_0x5d2d2a879340, L_0x5d2d2a8792d0, C4<1>, C4<1>;
L_0x5d2d2a8794b0 .functor NOT 1, L_0x5d2d2a8793b0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a554c90_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8793b0;  1 drivers
v0x5d2d2a554d70_0 .net "a", 0 0, L_0x5d2d2a879340;  alias, 1 drivers
v0x5d2d2a554e30_0 .net "b", 0 0, L_0x5d2d2a8792d0;  alias, 1 drivers
v0x5d2d2a554f20_0 .net "out", 0 0, L_0x5d2d2a8794b0;  alias, 1 drivers
S_0x5d2d2a555040 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a552940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a879520 .functor AND 1, L_0x5d2d2a879d00, L_0x5d2d2a8792d0, C4<1>, C4<1>;
L_0x5d2d2a879620 .functor NOT 1, L_0x5d2d2a879520, C4<0>, C4<0>, C4<0>;
v0x5d2d2a555270_0 .net *"_ivl_0", 0 0, L_0x5d2d2a879520;  1 drivers
v0x5d2d2a555370_0 .net "a", 0 0, L_0x5d2d2a879d00;  alias, 1 drivers
v0x5d2d2a555430_0 .net "b", 0 0, L_0x5d2d2a8792d0;  alias, 1 drivers
v0x5d2d2a5554d0_0 .net "out", 0 0, L_0x5d2d2a879620;  alias, 1 drivers
S_0x5d2d2a5555f0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a552940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a878df0 .functor NOT 1, L_0x5d2d2a878d80, C4<0>, C4<0>, C4<0>;
v0x5d2d2a555860_0 .net "a", 0 0, L_0x5d2d2a878d80;  alias, 1 drivers
v0x5d2d2a555920_0 .net "out", 0 0, L_0x5d2d2a878df0;  alias, 1 drivers
S_0x5d2d2a555a20 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a552940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a878ef0 .functor NOT 1, L_0x5d2d2a878b70, C4<0>, C4<0>, C4<0>;
v0x5d2d2a555c40_0 .net "a", 0 0, L_0x5d2d2a878b70;  alias, 1 drivers
v0x5d2d2a555d20_0 .net "out", 0 0, L_0x5d2d2a878ef0;  alias, 1 drivers
S_0x5d2d2a555e70 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a552940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a879340 .functor NOT 1, L_0x5d2d2a879d00, C4<0>, C4<0>, C4<0>;
v0x5d2d2a556090_0 .net "a", 0 0, L_0x5d2d2a879d00;  alias, 1 drivers
v0x5d2d2a556150_0 .net "out", 0 0, L_0x5d2d2a879340;  alias, 1 drivers
S_0x5d2d2a556210 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a552940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a879690 .functor NOT 1, L_0x5d2d2a879620, C4<0>, C4<0>, C4<0>;
v0x5d2d2a556430_0 .net "a", 0 0, L_0x5d2d2a879620;  alias, 1 drivers
v0x5d2d2a556520_0 .net "out", 0 0, L_0x5d2d2a879690;  alias, 1 drivers
S_0x5d2d2a557000 .scope generate, "rcpa2Loop[1]" "rcpa2Loop[1]" 4 16, 4 16 0, S_0x5d2d2a5522f0;
 .timescale -9 -12;
P_0x5d2d2a557220 .param/l "i" 0 4 16, +C4<01>;
S_0x5d2d2a5572e0 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a557000;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a55af60_0 .net "Y", 0 0, L_0x5d2d2a8783f0;  1 drivers
v0x5d2d2a55b090_0 .net "a", 0 0, L_0x5d2d2a8788b0;  1 drivers
v0x5d2d2a55b150_0 .net "b", 0 0, L_0x5d2d2a878950;  1 drivers
v0x5d2d2a55b220_0 .net "cIn", 0 0, L_0x5d2d2a877d00;  1 drivers
v0x5d2d2a55b2f0_0 .net "cOut", 0 0, L_0x5d2d2a8787b0;  1 drivers
v0x5d2d2a55b390_0 .net "fIn", 0 0, L_0x5d2d2a878ad0;  1 drivers
v0x5d2d2a55b480_0 .net "fOut", 0 0, L_0x5d2d2a877f60;  1 drivers
v0x5d2d2a55b520_0 .net "notCIn", 0 0, L_0x5d2d2a858710;  1 drivers
v0x5d2d2a55b5c0_0 .net "notCOut", 0 0, L_0x5d2d2a878740;  1 drivers
v0x5d2d2a55b6f0_0 .net "notFIn", 0 0, L_0x5d2d2a878460;  1 drivers
v0x5d2d2a55b7e0_0 .net "notFOut", 0 0, L_0x5d2d2a877ef0;  1 drivers
v0x5d2d2a55b8d0_0 .net "s", 0 0, L_0x5d2d2a8785d0;  1 drivers
S_0x5d2d2a557570 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a5572e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a558800_0 .net "a", 0 0, L_0x5d2d2a8788b0;  alias, 1 drivers
v0x5d2d2a5588d0_0 .net "b", 0 0, L_0x5d2d2a878950;  alias, 1 drivers
v0x5d2d2a5589a0_0 .net "c", 0 0, L_0x5d2d2a858710;  alias, 1 drivers
v0x5d2d2a558aa0_0 .net "node1", 0 0, L_0x5d2d2a878180;  1 drivers
v0x5d2d2a558b90_0 .net "node2", 0 0, L_0x5d2d2a8781f0;  1 drivers
v0x5d2d2a558cd0_0 .net "out", 0 0, L_0x5d2d2a8783f0;  alias, 1 drivers
S_0x5d2d2a5577e0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a557570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8782f0 .functor AND 1, L_0x5d2d2a8781f0, L_0x5d2d2a858710, C4<1>, C4<1>;
L_0x5d2d2a8783f0 .functor NOT 1, L_0x5d2d2a8782f0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a557a50_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8782f0;  1 drivers
v0x5d2d2a557b50_0 .net "a", 0 0, L_0x5d2d2a8781f0;  alias, 1 drivers
v0x5d2d2a557c10_0 .net "b", 0 0, L_0x5d2d2a858710;  alias, 1 drivers
v0x5d2d2a557cb0_0 .net "out", 0 0, L_0x5d2d2a8783f0;  alias, 1 drivers
S_0x5d2d2a557df0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a557570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a878110 .functor OR 1, L_0x5d2d2a8788b0, L_0x5d2d2a878950, C4<0>, C4<0>;
L_0x5d2d2a878180 .functor NOT 1, L_0x5d2d2a878110, C4<0>, C4<0>, C4<0>;
v0x5d2d2a558020_0 .net *"_ivl_0", 0 0, L_0x5d2d2a878110;  1 drivers
v0x5d2d2a558120_0 .net "a", 0 0, L_0x5d2d2a8788b0;  alias, 1 drivers
v0x5d2d2a5581e0_0 .net "b", 0 0, L_0x5d2d2a878950;  alias, 1 drivers
v0x5d2d2a5582b0_0 .net "out", 0 0, L_0x5d2d2a878180;  alias, 1 drivers
S_0x5d2d2a5583f0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a557570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8781f0 .functor NOT 1, L_0x5d2d2a878180, C4<0>, C4<0>, C4<0>;
v0x5d2d2a558640_0 .net "a", 0 0, L_0x5d2d2a878180;  alias, 1 drivers
v0x5d2d2a558710_0 .net "out", 0 0, L_0x5d2d2a8781f0;  alias, 1 drivers
S_0x5d2d2a558d70 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a5572e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a877ba0 .functor AND 1, L_0x5d2d2a8788b0, L_0x5d2d2a878950, C4<1>, C4<1>;
L_0x5d2d2a877ef0 .functor NOT 1, L_0x5d2d2a877ba0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a558fa0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a877ba0;  1 drivers
v0x5d2d2a5590a0_0 .net "a", 0 0, L_0x5d2d2a8788b0;  alias, 1 drivers
v0x5d2d2a5591b0_0 .net "b", 0 0, L_0x5d2d2a878950;  alias, 1 drivers
v0x5d2d2a5592a0_0 .net "out", 0 0, L_0x5d2d2a877ef0;  alias, 1 drivers
S_0x5d2d2a5593a0 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a5572e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8784d0 .functor AND 1, L_0x5d2d2a878460, L_0x5d2d2a8783f0, C4<1>, C4<1>;
L_0x5d2d2a8785d0 .functor NOT 1, L_0x5d2d2a8784d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5595d0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8784d0;  1 drivers
v0x5d2d2a5596b0_0 .net "a", 0 0, L_0x5d2d2a878460;  alias, 1 drivers
v0x5d2d2a559770_0 .net "b", 0 0, L_0x5d2d2a8783f0;  alias, 1 drivers
v0x5d2d2a559860_0 .net "out", 0 0, L_0x5d2d2a8785d0;  alias, 1 drivers
S_0x5d2d2a559980 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a5572e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a878640 .functor AND 1, L_0x5d2d2a878ad0, L_0x5d2d2a8783f0, C4<1>, C4<1>;
L_0x5d2d2a878740 .functor NOT 1, L_0x5d2d2a878640, C4<0>, C4<0>, C4<0>;
v0x5d2d2a559bb0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a878640;  1 drivers
v0x5d2d2a559cb0_0 .net "a", 0 0, L_0x5d2d2a878ad0;  alias, 1 drivers
v0x5d2d2a559d70_0 .net "b", 0 0, L_0x5d2d2a8783f0;  alias, 1 drivers
v0x5d2d2a559e10_0 .net "out", 0 0, L_0x5d2d2a878740;  alias, 1 drivers
S_0x5d2d2a559f30 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a5572e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a877f60 .functor NOT 1, L_0x5d2d2a877ef0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a55a1a0_0 .net "a", 0 0, L_0x5d2d2a877ef0;  alias, 1 drivers
v0x5d2d2a55a260_0 .net "out", 0 0, L_0x5d2d2a877f60;  alias, 1 drivers
S_0x5d2d2a55a360 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a5572e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a858710 .functor NOT 1, L_0x5d2d2a877d00, C4<0>, C4<0>, C4<0>;
v0x5d2d2a55a580_0 .net "a", 0 0, L_0x5d2d2a877d00;  alias, 1 drivers
v0x5d2d2a55a660_0 .net "out", 0 0, L_0x5d2d2a858710;  alias, 1 drivers
S_0x5d2d2a55a7b0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a5572e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a878460 .functor NOT 1, L_0x5d2d2a878ad0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a55a9d0_0 .net "a", 0 0, L_0x5d2d2a878ad0;  alias, 1 drivers
v0x5d2d2a55aa90_0 .net "out", 0 0, L_0x5d2d2a878460;  alias, 1 drivers
S_0x5d2d2a55ab50 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a5572e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8787b0 .functor NOT 1, L_0x5d2d2a878740, C4<0>, C4<0>, C4<0>;
v0x5d2d2a55ad70_0 .net "a", 0 0, L_0x5d2d2a878740;  alias, 1 drivers
v0x5d2d2a55ae60_0 .net "out", 0 0, L_0x5d2d2a8787b0;  alias, 1 drivers
S_0x5d2d2a55b9d0 .scope generate, "rcpa2Loop[2]" "rcpa2Loop[2]" 4 16, 4 16 0, S_0x5d2d2a5522f0;
 .timescale -9 -12;
P_0x5d2d2a55bbd0 .param/l "i" 0 4 16, +C4<010>;
S_0x5d2d2a55bc90 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a55b9d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a55f940_0 .net "Y", 0 0, L_0x5d2d2a877520;  1 drivers
v0x5d2d2a55fa70_0 .net "a", 0 0, L_0x5d2d2a876ae0;  1 drivers
v0x5d2d2a55fb30_0 .net "b", 0 0, L_0x5d2d2a877b00;  1 drivers
v0x5d2d2a55fc00_0 .net "cIn", 0 0, L_0x5d2d2a876cc0;  1 drivers
v0x5d2d2a55fcd0_0 .net "cOut", 0 0, L_0x5d2d2a8779c0;  1 drivers
v0x5d2d2a55fd70_0 .net "fIn", 0 0, L_0x5d2d2a877c60;  1 drivers
v0x5d2d2a55fe60_0 .net "fOut", 0 0, L_0x5d2d2a876f20;  1 drivers
v0x5d2d2a55ff00_0 .net "notCIn", 0 0, L_0x5d2d2a877060;  1 drivers
v0x5d2d2a55ffa0_0 .net "notCOut", 0 0, L_0x5d2d2a877930;  1 drivers
v0x5d2d2a5600d0_0 .net "notFIn", 0 0, L_0x5d2d2a8775b0;  1 drivers
v0x5d2d2a5601c0_0 .net "notFOut", 0 0, L_0x5d2d2a876e90;  1 drivers
v0x5d2d2a5602b0_0 .net "s", 0 0, L_0x5d2d2a877780;  1 drivers
S_0x5d2d2a55bf20 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a55bc90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a55d1e0_0 .net "a", 0 0, L_0x5d2d2a876ae0;  alias, 1 drivers
v0x5d2d2a55d2b0_0 .net "b", 0 0, L_0x5d2d2a877b00;  alias, 1 drivers
v0x5d2d2a55d380_0 .net "c", 0 0, L_0x5d2d2a877060;  alias, 1 drivers
v0x5d2d2a55d480_0 .net "node1", 0 0, L_0x5d2d2a877230;  1 drivers
v0x5d2d2a55d570_0 .net "node2", 0 0, L_0x5d2d2a8772c0;  1 drivers
v0x5d2d2a55d6b0_0 .net "out", 0 0, L_0x5d2d2a877520;  alias, 1 drivers
S_0x5d2d2a55c190 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a55bf20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a877400 .functor AND 1, L_0x5d2d2a8772c0, L_0x5d2d2a877060, C4<1>, C4<1>;
L_0x5d2d2a877520 .functor NOT 1, L_0x5d2d2a877400, C4<0>, C4<0>, C4<0>;
v0x5d2d2a55c400_0 .net *"_ivl_0", 0 0, L_0x5d2d2a877400;  1 drivers
v0x5d2d2a55c500_0 .net "a", 0 0, L_0x5d2d2a8772c0;  alias, 1 drivers
v0x5d2d2a55c5c0_0 .net "b", 0 0, L_0x5d2d2a877060;  alias, 1 drivers
v0x5d2d2a55c690_0 .net "out", 0 0, L_0x5d2d2a877520;  alias, 1 drivers
S_0x5d2d2a55c7d0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a55bf20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8771a0 .functor OR 1, L_0x5d2d2a876ae0, L_0x5d2d2a877b00, C4<0>, C4<0>;
L_0x5d2d2a877230 .functor NOT 1, L_0x5d2d2a8771a0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a55ca00_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8771a0;  1 drivers
v0x5d2d2a55cb00_0 .net "a", 0 0, L_0x5d2d2a876ae0;  alias, 1 drivers
v0x5d2d2a55cbc0_0 .net "b", 0 0, L_0x5d2d2a877b00;  alias, 1 drivers
v0x5d2d2a55cc90_0 .net "out", 0 0, L_0x5d2d2a877230;  alias, 1 drivers
S_0x5d2d2a55cdd0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a55bf20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8772c0 .functor NOT 1, L_0x5d2d2a877230, C4<0>, C4<0>, C4<0>;
v0x5d2d2a55d020_0 .net "a", 0 0, L_0x5d2d2a877230;  alias, 1 drivers
v0x5d2d2a55d0f0_0 .net "out", 0 0, L_0x5d2d2a8772c0;  alias, 1 drivers
S_0x5d2d2a55d750 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a55bc90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a876d70 .functor AND 1, L_0x5d2d2a876ae0, L_0x5d2d2a877b00, C4<1>, C4<1>;
L_0x5d2d2a876e90 .functor NOT 1, L_0x5d2d2a876d70, C4<0>, C4<0>, C4<0>;
v0x5d2d2a55d980_0 .net *"_ivl_0", 0 0, L_0x5d2d2a876d70;  1 drivers
v0x5d2d2a55da80_0 .net "a", 0 0, L_0x5d2d2a876ae0;  alias, 1 drivers
v0x5d2d2a55db90_0 .net "b", 0 0, L_0x5d2d2a877b00;  alias, 1 drivers
v0x5d2d2a55dc80_0 .net "out", 0 0, L_0x5d2d2a876e90;  alias, 1 drivers
S_0x5d2d2a55dd80 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a55bc90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a877660 .functor AND 1, L_0x5d2d2a8775b0, L_0x5d2d2a877520, C4<1>, C4<1>;
L_0x5d2d2a877780 .functor NOT 1, L_0x5d2d2a877660, C4<0>, C4<0>, C4<0>;
v0x5d2d2a55dfb0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a877660;  1 drivers
v0x5d2d2a55e090_0 .net "a", 0 0, L_0x5d2d2a8775b0;  alias, 1 drivers
v0x5d2d2a55e150_0 .net "b", 0 0, L_0x5d2d2a877520;  alias, 1 drivers
v0x5d2d2a55e240_0 .net "out", 0 0, L_0x5d2d2a877780;  alias, 1 drivers
S_0x5d2d2a55e360 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a55bc90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a877810 .functor AND 1, L_0x5d2d2a877c60, L_0x5d2d2a877520, C4<1>, C4<1>;
L_0x5d2d2a877930 .functor NOT 1, L_0x5d2d2a877810, C4<0>, C4<0>, C4<0>;
v0x5d2d2a55e590_0 .net *"_ivl_0", 0 0, L_0x5d2d2a877810;  1 drivers
v0x5d2d2a55e690_0 .net "a", 0 0, L_0x5d2d2a877c60;  alias, 1 drivers
v0x5d2d2a55e750_0 .net "b", 0 0, L_0x5d2d2a877520;  alias, 1 drivers
v0x5d2d2a55e7f0_0 .net "out", 0 0, L_0x5d2d2a877930;  alias, 1 drivers
S_0x5d2d2a55e910 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a55bc90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a876f20 .functor NOT 1, L_0x5d2d2a876e90, C4<0>, C4<0>, C4<0>;
v0x5d2d2a55eb80_0 .net "a", 0 0, L_0x5d2d2a876e90;  alias, 1 drivers
v0x5d2d2a55ec40_0 .net "out", 0 0, L_0x5d2d2a876f20;  alias, 1 drivers
S_0x5d2d2a55ed40 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a55bc90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a877060 .functor NOT 1, L_0x5d2d2a876cc0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a55ef60_0 .net "a", 0 0, L_0x5d2d2a876cc0;  alias, 1 drivers
v0x5d2d2a55f040_0 .net "out", 0 0, L_0x5d2d2a877060;  alias, 1 drivers
S_0x5d2d2a55f190 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a55bc90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8775b0 .functor NOT 1, L_0x5d2d2a877c60, C4<0>, C4<0>, C4<0>;
v0x5d2d2a55f3b0_0 .net "a", 0 0, L_0x5d2d2a877c60;  alias, 1 drivers
v0x5d2d2a55f470_0 .net "out", 0 0, L_0x5d2d2a8775b0;  alias, 1 drivers
S_0x5d2d2a55f530 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a55bc90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8779c0 .functor NOT 1, L_0x5d2d2a877930, C4<0>, C4<0>, C4<0>;
v0x5d2d2a55f750_0 .net "a", 0 0, L_0x5d2d2a877930;  alias, 1 drivers
v0x5d2d2a55f840_0 .net "out", 0 0, L_0x5d2d2a8779c0;  alias, 1 drivers
S_0x5d2d2a5603b0 .scope generate, "rcpa2Loop[3]" "rcpa2Loop[3]" 4 16, 4 16 0, S_0x5d2d2a5522f0;
 .timescale -9 -12;
P_0x5d2d2a5605b0 .param/l "i" 0 4 16, +C4<011>;
S_0x5d2d2a560690 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a5603b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a564310_0 .net "Y", 0 0, L_0x5d2d2a8763c0;  1 drivers
v0x5d2d2a564440_0 .net "a", 0 0, L_0x5d2d2a8769a0;  1 drivers
v0x5d2d2a564500_0 .net "b", 0 0, L_0x5d2d2a876a40;  1 drivers
v0x5d2d2a5645d0_0 .net "cIn", 0 0, L_0x5d2d2a876b80;  1 drivers
v0x5d2d2a5646a0_0 .net "cOut", 0 0, L_0x5d2d2a876860;  1 drivers
v0x5d2d2a564740_0 .net "fIn", 0 0, L_0x5d2d2a876c20;  1 drivers
v0x5d2d2a564830_0 .net "fOut", 0 0, L_0x5d2d2a875dc0;  1 drivers
v0x5d2d2a5648d0_0 .net "notCIn", 0 0, L_0x5d2d2a875f00;  1 drivers
v0x5d2d2a564970_0 .net "notCOut", 0 0, L_0x5d2d2a8767d0;  1 drivers
v0x5d2d2a564aa0_0 .net "notFIn", 0 0, L_0x5d2d2a876450;  1 drivers
v0x5d2d2a564b90_0 .net "notFOut", 0 0, L_0x5d2d2a875d30;  1 drivers
v0x5d2d2a564c80_0 .net "s", 0 0, L_0x5d2d2a876620;  1 drivers
S_0x5d2d2a560920 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a560690;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a561bb0_0 .net "a", 0 0, L_0x5d2d2a8769a0;  alias, 1 drivers
v0x5d2d2a561c80_0 .net "b", 0 0, L_0x5d2d2a876a40;  alias, 1 drivers
v0x5d2d2a561d50_0 .net "c", 0 0, L_0x5d2d2a875f00;  alias, 1 drivers
v0x5d2d2a561e50_0 .net "node1", 0 0, L_0x5d2d2a8760d0;  1 drivers
v0x5d2d2a561f40_0 .net "node2", 0 0, L_0x5d2d2a876160;  1 drivers
v0x5d2d2a562080_0 .net "out", 0 0, L_0x5d2d2a8763c0;  alias, 1 drivers
S_0x5d2d2a560b90 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a560920;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8762a0 .functor AND 1, L_0x5d2d2a876160, L_0x5d2d2a875f00, C4<1>, C4<1>;
L_0x5d2d2a8763c0 .functor NOT 1, L_0x5d2d2a8762a0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a560e00_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8762a0;  1 drivers
v0x5d2d2a560f00_0 .net "a", 0 0, L_0x5d2d2a876160;  alias, 1 drivers
v0x5d2d2a560fc0_0 .net "b", 0 0, L_0x5d2d2a875f00;  alias, 1 drivers
v0x5d2d2a561060_0 .net "out", 0 0, L_0x5d2d2a8763c0;  alias, 1 drivers
S_0x5d2d2a5611a0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a560920;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a876040 .functor OR 1, L_0x5d2d2a8769a0, L_0x5d2d2a876a40, C4<0>, C4<0>;
L_0x5d2d2a8760d0 .functor NOT 1, L_0x5d2d2a876040, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5613d0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a876040;  1 drivers
v0x5d2d2a5614d0_0 .net "a", 0 0, L_0x5d2d2a8769a0;  alias, 1 drivers
v0x5d2d2a561590_0 .net "b", 0 0, L_0x5d2d2a876a40;  alias, 1 drivers
v0x5d2d2a561660_0 .net "out", 0 0, L_0x5d2d2a8760d0;  alias, 1 drivers
S_0x5d2d2a5617a0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a560920;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a876160 .functor NOT 1, L_0x5d2d2a8760d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5619f0_0 .net "a", 0 0, L_0x5d2d2a8760d0;  alias, 1 drivers
v0x5d2d2a561ac0_0 .net "out", 0 0, L_0x5d2d2a876160;  alias, 1 drivers
S_0x5d2d2a562120 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a560690;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a874810 .functor AND 1, L_0x5d2d2a8769a0, L_0x5d2d2a876a40, C4<1>, C4<1>;
L_0x5d2d2a875d30 .functor NOT 1, L_0x5d2d2a874810, C4<0>, C4<0>, C4<0>;
v0x5d2d2a562350_0 .net *"_ivl_0", 0 0, L_0x5d2d2a874810;  1 drivers
v0x5d2d2a562450_0 .net "a", 0 0, L_0x5d2d2a8769a0;  alias, 1 drivers
v0x5d2d2a562560_0 .net "b", 0 0, L_0x5d2d2a876a40;  alias, 1 drivers
v0x5d2d2a562650_0 .net "out", 0 0, L_0x5d2d2a875d30;  alias, 1 drivers
S_0x5d2d2a562750 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a560690;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a876500 .functor AND 1, L_0x5d2d2a876450, L_0x5d2d2a8763c0, C4<1>, C4<1>;
L_0x5d2d2a876620 .functor NOT 1, L_0x5d2d2a876500, C4<0>, C4<0>, C4<0>;
v0x5d2d2a562980_0 .net *"_ivl_0", 0 0, L_0x5d2d2a876500;  1 drivers
v0x5d2d2a562a60_0 .net "a", 0 0, L_0x5d2d2a876450;  alias, 1 drivers
v0x5d2d2a562b20_0 .net "b", 0 0, L_0x5d2d2a8763c0;  alias, 1 drivers
v0x5d2d2a562c10_0 .net "out", 0 0, L_0x5d2d2a876620;  alias, 1 drivers
S_0x5d2d2a562d30 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a560690;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8766b0 .functor AND 1, L_0x5d2d2a876c20, L_0x5d2d2a8763c0, C4<1>, C4<1>;
L_0x5d2d2a8767d0 .functor NOT 1, L_0x5d2d2a8766b0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a562f60_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8766b0;  1 drivers
v0x5d2d2a563060_0 .net "a", 0 0, L_0x5d2d2a876c20;  alias, 1 drivers
v0x5d2d2a563120_0 .net "b", 0 0, L_0x5d2d2a8763c0;  alias, 1 drivers
v0x5d2d2a5631c0_0 .net "out", 0 0, L_0x5d2d2a8767d0;  alias, 1 drivers
S_0x5d2d2a5632e0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a560690;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a875dc0 .functor NOT 1, L_0x5d2d2a875d30, C4<0>, C4<0>, C4<0>;
v0x5d2d2a563550_0 .net "a", 0 0, L_0x5d2d2a875d30;  alias, 1 drivers
v0x5d2d2a563610_0 .net "out", 0 0, L_0x5d2d2a875dc0;  alias, 1 drivers
S_0x5d2d2a563710 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a560690;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a875f00 .functor NOT 1, L_0x5d2d2a876b80, C4<0>, C4<0>, C4<0>;
v0x5d2d2a563930_0 .net "a", 0 0, L_0x5d2d2a876b80;  alias, 1 drivers
v0x5d2d2a563a10_0 .net "out", 0 0, L_0x5d2d2a875f00;  alias, 1 drivers
S_0x5d2d2a563b60 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a560690;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a876450 .functor NOT 1, L_0x5d2d2a876c20, C4<0>, C4<0>, C4<0>;
v0x5d2d2a563d80_0 .net "a", 0 0, L_0x5d2d2a876c20;  alias, 1 drivers
v0x5d2d2a563e40_0 .net "out", 0 0, L_0x5d2d2a876450;  alias, 1 drivers
S_0x5d2d2a563f00 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a560690;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a876860 .functor NOT 1, L_0x5d2d2a8767d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a564120_0 .net "a", 0 0, L_0x5d2d2a8767d0;  alias, 1 drivers
v0x5d2d2a564210_0 .net "out", 0 0, L_0x5d2d2a876860;  alias, 1 drivers
S_0x5d2d2a564d80 .scope generate, "rcpa2Loop[4]" "rcpa2Loop[4]" 4 16, 4 16 0, S_0x5d2d2a5522f0;
 .timescale -9 -12;
P_0x5d2d2a564fd0 .param/l "i" 0 4 16, +C4<0100>;
S_0x5d2d2a5650b0 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a564d80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a568d00_0 .net "Y", 0 0, L_0x5d2d2a8750c0;  1 drivers
v0x5d2d2a568e30_0 .net "a", 0 0, L_0x5d2d2a8756a0;  1 drivers
v0x5d2d2a568ef0_0 .net "b", 0 0, L_0x5d2d2a8757d0;  1 drivers
v0x5d2d2a568fc0_0 .net "cIn", 0 0, L_0x5d2d2a875900;  1 drivers
v0x5d2d2a569090_0 .net "cOut", 0 0, L_0x5d2d2a875560;  1 drivers
v0x5d2d2a569130_0 .net "fIn", 0 0, L_0x5d2d2a875a30;  1 drivers
v0x5d2d2a569220_0 .net "fOut", 0 0, L_0x5d2d2a874ac0;  1 drivers
v0x5d2d2a5692c0_0 .net "notCIn", 0 0, L_0x5d2d2a874c00;  1 drivers
v0x5d2d2a569360_0 .net "notCOut", 0 0, L_0x5d2d2a8754d0;  1 drivers
v0x5d2d2a569490_0 .net "notFIn", 0 0, L_0x5d2d2a875150;  1 drivers
v0x5d2d2a569580_0 .net "notFOut", 0 0, L_0x5d2d2a874a30;  1 drivers
v0x5d2d2a569670_0 .net "s", 0 0, L_0x5d2d2a875320;  1 drivers
S_0x5d2d2a565340 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a5650b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a5665a0_0 .net "a", 0 0, L_0x5d2d2a8756a0;  alias, 1 drivers
v0x5d2d2a566670_0 .net "b", 0 0, L_0x5d2d2a8757d0;  alias, 1 drivers
v0x5d2d2a566740_0 .net "c", 0 0, L_0x5d2d2a874c00;  alias, 1 drivers
v0x5d2d2a566840_0 .net "node1", 0 0, L_0x5d2d2a874dd0;  1 drivers
v0x5d2d2a566930_0 .net "node2", 0 0, L_0x5d2d2a874e60;  1 drivers
v0x5d2d2a566a70_0 .net "out", 0 0, L_0x5d2d2a8750c0;  alias, 1 drivers
S_0x5d2d2a5655b0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a565340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a874fa0 .functor AND 1, L_0x5d2d2a874e60, L_0x5d2d2a874c00, C4<1>, C4<1>;
L_0x5d2d2a8750c0 .functor NOT 1, L_0x5d2d2a874fa0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a565820_0 .net *"_ivl_0", 0 0, L_0x5d2d2a874fa0;  1 drivers
v0x5d2d2a565920_0 .net "a", 0 0, L_0x5d2d2a874e60;  alias, 1 drivers
v0x5d2d2a5659e0_0 .net "b", 0 0, L_0x5d2d2a874c00;  alias, 1 drivers
v0x5d2d2a565a80_0 .net "out", 0 0, L_0x5d2d2a8750c0;  alias, 1 drivers
S_0x5d2d2a565bc0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a565340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a874d40 .functor OR 1, L_0x5d2d2a8756a0, L_0x5d2d2a8757d0, C4<0>, C4<0>;
L_0x5d2d2a874dd0 .functor NOT 1, L_0x5d2d2a874d40, C4<0>, C4<0>, C4<0>;
v0x5d2d2a565df0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a874d40;  1 drivers
v0x5d2d2a565ef0_0 .net "a", 0 0, L_0x5d2d2a8756a0;  alias, 1 drivers
v0x5d2d2a565fb0_0 .net "b", 0 0, L_0x5d2d2a8757d0;  alias, 1 drivers
v0x5d2d2a566050_0 .net "out", 0 0, L_0x5d2d2a874dd0;  alias, 1 drivers
S_0x5d2d2a566190 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a565340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a874e60 .functor NOT 1, L_0x5d2d2a874dd0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5663e0_0 .net "a", 0 0, L_0x5d2d2a874dd0;  alias, 1 drivers
v0x5d2d2a5664b0_0 .net "out", 0 0, L_0x5d2d2a874e60;  alias, 1 drivers
S_0x5d2d2a566b10 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a5650b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a874880 .functor AND 1, L_0x5d2d2a8756a0, L_0x5d2d2a8757d0, C4<1>, C4<1>;
L_0x5d2d2a874a30 .functor NOT 1, L_0x5d2d2a874880, C4<0>, C4<0>, C4<0>;
v0x5d2d2a566d40_0 .net *"_ivl_0", 0 0, L_0x5d2d2a874880;  1 drivers
v0x5d2d2a566e40_0 .net "a", 0 0, L_0x5d2d2a8756a0;  alias, 1 drivers
v0x5d2d2a566f50_0 .net "b", 0 0, L_0x5d2d2a8757d0;  alias, 1 drivers
v0x5d2d2a567040_0 .net "out", 0 0, L_0x5d2d2a874a30;  alias, 1 drivers
S_0x5d2d2a567140 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a5650b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a875200 .functor AND 1, L_0x5d2d2a875150, L_0x5d2d2a8750c0, C4<1>, C4<1>;
L_0x5d2d2a875320 .functor NOT 1, L_0x5d2d2a875200, C4<0>, C4<0>, C4<0>;
v0x5d2d2a567370_0 .net *"_ivl_0", 0 0, L_0x5d2d2a875200;  1 drivers
v0x5d2d2a567450_0 .net "a", 0 0, L_0x5d2d2a875150;  alias, 1 drivers
v0x5d2d2a567510_0 .net "b", 0 0, L_0x5d2d2a8750c0;  alias, 1 drivers
v0x5d2d2a567600_0 .net "out", 0 0, L_0x5d2d2a875320;  alias, 1 drivers
S_0x5d2d2a567720 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a5650b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8753b0 .functor AND 1, L_0x5d2d2a875a30, L_0x5d2d2a8750c0, C4<1>, C4<1>;
L_0x5d2d2a8754d0 .functor NOT 1, L_0x5d2d2a8753b0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a567950_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8753b0;  1 drivers
v0x5d2d2a567a50_0 .net "a", 0 0, L_0x5d2d2a875a30;  alias, 1 drivers
v0x5d2d2a567b10_0 .net "b", 0 0, L_0x5d2d2a8750c0;  alias, 1 drivers
v0x5d2d2a567bb0_0 .net "out", 0 0, L_0x5d2d2a8754d0;  alias, 1 drivers
S_0x5d2d2a567cd0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a5650b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a874ac0 .functor NOT 1, L_0x5d2d2a874a30, C4<0>, C4<0>, C4<0>;
v0x5d2d2a567f40_0 .net "a", 0 0, L_0x5d2d2a874a30;  alias, 1 drivers
v0x5d2d2a568000_0 .net "out", 0 0, L_0x5d2d2a874ac0;  alias, 1 drivers
S_0x5d2d2a568100 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a5650b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a874c00 .functor NOT 1, L_0x5d2d2a875900, C4<0>, C4<0>, C4<0>;
v0x5d2d2a568320_0 .net "a", 0 0, L_0x5d2d2a875900;  alias, 1 drivers
v0x5d2d2a568400_0 .net "out", 0 0, L_0x5d2d2a874c00;  alias, 1 drivers
S_0x5d2d2a568550 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a5650b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a875150 .functor NOT 1, L_0x5d2d2a875a30, C4<0>, C4<0>, C4<0>;
v0x5d2d2a568770_0 .net "a", 0 0, L_0x5d2d2a875a30;  alias, 1 drivers
v0x5d2d2a568830_0 .net "out", 0 0, L_0x5d2d2a875150;  alias, 1 drivers
S_0x5d2d2a5688f0 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a5650b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a875560 .functor NOT 1, L_0x5d2d2a8754d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a568b10_0 .net "a", 0 0, L_0x5d2d2a8754d0;  alias, 1 drivers
v0x5d2d2a568c00_0 .net "out", 0 0, L_0x5d2d2a875560;  alias, 1 drivers
S_0x5d2d2a569770 .scope generate, "rcpa2Loop[5]" "rcpa2Loop[5]" 4 16, 4 16 0, S_0x5d2d2a5522f0;
 .timescale -9 -12;
P_0x5d2d2a569970 .param/l "i" 0 4 16, +C4<0101>;
S_0x5d2d2a569a50 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a569770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a56d6d0_0 .net "Y", 0 0, L_0x5d2d2a873f60;  1 drivers
v0x5d2d2a56d800_0 .net "a", 0 0, L_0x5d2d2a874590;  1 drivers
v0x5d2d2a56d8c0_0 .net "b", 0 0, L_0x5d2d2a874630;  1 drivers
v0x5d2d2a56d990_0 .net "cIn", 0 0, L_0x5d2d2a8746d0;  1 drivers
v0x5d2d2a56da60_0 .net "cOut", 0 0, L_0x5d2d2a874400;  1 drivers
v0x5d2d2a56db00_0 .net "fIn", 0 0, L_0x5d2d2a874770;  1 drivers
v0x5d2d2a56dbf0_0 .net "fOut", 0 0, L_0x5d2d2a873960;  1 drivers
v0x5d2d2a56dc90_0 .net "notCIn", 0 0, L_0x5d2d2a873aa0;  1 drivers
v0x5d2d2a56dd30_0 .net "notCOut", 0 0, L_0x5d2d2a874370;  1 drivers
v0x5d2d2a56de60_0 .net "notFIn", 0 0, L_0x5d2d2a873ff0;  1 drivers
v0x5d2d2a56df50_0 .net "notFOut", 0 0, L_0x5d2d2a8738d0;  1 drivers
v0x5d2d2a56e040_0 .net "s", 0 0, L_0x5d2d2a8741c0;  1 drivers
S_0x5d2d2a569ce0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a569a50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a56af70_0 .net "a", 0 0, L_0x5d2d2a874590;  alias, 1 drivers
v0x5d2d2a56b040_0 .net "b", 0 0, L_0x5d2d2a874630;  alias, 1 drivers
v0x5d2d2a56b110_0 .net "c", 0 0, L_0x5d2d2a873aa0;  alias, 1 drivers
v0x5d2d2a56b210_0 .net "node1", 0 0, L_0x5d2d2a873c70;  1 drivers
v0x5d2d2a56b300_0 .net "node2", 0 0, L_0x5d2d2a873d00;  1 drivers
v0x5d2d2a56b440_0 .net "out", 0 0, L_0x5d2d2a873f60;  alias, 1 drivers
S_0x5d2d2a569f50 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a569ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a873e40 .functor AND 1, L_0x5d2d2a873d00, L_0x5d2d2a873aa0, C4<1>, C4<1>;
L_0x5d2d2a873f60 .functor NOT 1, L_0x5d2d2a873e40, C4<0>, C4<0>, C4<0>;
v0x5d2d2a56a1c0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a873e40;  1 drivers
v0x5d2d2a56a2c0_0 .net "a", 0 0, L_0x5d2d2a873d00;  alias, 1 drivers
v0x5d2d2a56a380_0 .net "b", 0 0, L_0x5d2d2a873aa0;  alias, 1 drivers
v0x5d2d2a56a420_0 .net "out", 0 0, L_0x5d2d2a873f60;  alias, 1 drivers
S_0x5d2d2a56a560 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a569ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a873be0 .functor OR 1, L_0x5d2d2a874590, L_0x5d2d2a874630, C4<0>, C4<0>;
L_0x5d2d2a873c70 .functor NOT 1, L_0x5d2d2a873be0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a56a790_0 .net *"_ivl_0", 0 0, L_0x5d2d2a873be0;  1 drivers
v0x5d2d2a56a890_0 .net "a", 0 0, L_0x5d2d2a874590;  alias, 1 drivers
v0x5d2d2a56a950_0 .net "b", 0 0, L_0x5d2d2a874630;  alias, 1 drivers
v0x5d2d2a56aa20_0 .net "out", 0 0, L_0x5d2d2a873c70;  alias, 1 drivers
S_0x5d2d2a56ab60 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a569ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a873d00 .functor NOT 1, L_0x5d2d2a873c70, C4<0>, C4<0>, C4<0>;
v0x5d2d2a56adb0_0 .net "a", 0 0, L_0x5d2d2a873c70;  alias, 1 drivers
v0x5d2d2a56ae80_0 .net "out", 0 0, L_0x5d2d2a873d00;  alias, 1 drivers
S_0x5d2d2a56b4e0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a569a50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a873720 .functor AND 1, L_0x5d2d2a874590, L_0x5d2d2a874630, C4<1>, C4<1>;
L_0x5d2d2a8738d0 .functor NOT 1, L_0x5d2d2a873720, C4<0>, C4<0>, C4<0>;
v0x5d2d2a56b710_0 .net *"_ivl_0", 0 0, L_0x5d2d2a873720;  1 drivers
v0x5d2d2a56b810_0 .net "a", 0 0, L_0x5d2d2a874590;  alias, 1 drivers
v0x5d2d2a56b920_0 .net "b", 0 0, L_0x5d2d2a874630;  alias, 1 drivers
v0x5d2d2a56ba10_0 .net "out", 0 0, L_0x5d2d2a8738d0;  alias, 1 drivers
S_0x5d2d2a56bb10 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a569a50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8740a0 .functor AND 1, L_0x5d2d2a873ff0, L_0x5d2d2a873f60, C4<1>, C4<1>;
L_0x5d2d2a8741c0 .functor NOT 1, L_0x5d2d2a8740a0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a56bd40_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8740a0;  1 drivers
v0x5d2d2a56be20_0 .net "a", 0 0, L_0x5d2d2a873ff0;  alias, 1 drivers
v0x5d2d2a56bee0_0 .net "b", 0 0, L_0x5d2d2a873f60;  alias, 1 drivers
v0x5d2d2a56bfd0_0 .net "out", 0 0, L_0x5d2d2a8741c0;  alias, 1 drivers
S_0x5d2d2a56c0f0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a569a50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a874250 .functor AND 1, L_0x5d2d2a874770, L_0x5d2d2a873f60, C4<1>, C4<1>;
L_0x5d2d2a874370 .functor NOT 1, L_0x5d2d2a874250, C4<0>, C4<0>, C4<0>;
v0x5d2d2a56c320_0 .net *"_ivl_0", 0 0, L_0x5d2d2a874250;  1 drivers
v0x5d2d2a56c420_0 .net "a", 0 0, L_0x5d2d2a874770;  alias, 1 drivers
v0x5d2d2a56c4e0_0 .net "b", 0 0, L_0x5d2d2a873f60;  alias, 1 drivers
v0x5d2d2a56c580_0 .net "out", 0 0, L_0x5d2d2a874370;  alias, 1 drivers
S_0x5d2d2a56c6a0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a569a50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a873960 .functor NOT 1, L_0x5d2d2a8738d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a56c910_0 .net "a", 0 0, L_0x5d2d2a8738d0;  alias, 1 drivers
v0x5d2d2a56c9d0_0 .net "out", 0 0, L_0x5d2d2a873960;  alias, 1 drivers
S_0x5d2d2a56cad0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a569a50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a873aa0 .functor NOT 1, L_0x5d2d2a8746d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a56ccf0_0 .net "a", 0 0, L_0x5d2d2a8746d0;  alias, 1 drivers
v0x5d2d2a56cdd0_0 .net "out", 0 0, L_0x5d2d2a873aa0;  alias, 1 drivers
S_0x5d2d2a56cf20 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a569a50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a873ff0 .functor NOT 1, L_0x5d2d2a874770, C4<0>, C4<0>, C4<0>;
v0x5d2d2a56d140_0 .net "a", 0 0, L_0x5d2d2a874770;  alias, 1 drivers
v0x5d2d2a56d200_0 .net "out", 0 0, L_0x5d2d2a873ff0;  alias, 1 drivers
S_0x5d2d2a56d2c0 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a569a50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a874400 .functor NOT 1, L_0x5d2d2a874370, C4<0>, C4<0>, C4<0>;
v0x5d2d2a56d4e0_0 .net "a", 0 0, L_0x5d2d2a874370;  alias, 1 drivers
v0x5d2d2a56d5d0_0 .net "out", 0 0, L_0x5d2d2a874400;  alias, 1 drivers
S_0x5d2d2a56e140 .scope generate, "rcpa2Loop[6]" "rcpa2Loop[6]" 4 16, 4 16 0, S_0x5d2d2a5522f0;
 .timescale -9 -12;
P_0x5d2d2a56e340 .param/l "i" 0 4 16, +C4<0110>;
S_0x5d2d2a56e420 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a56e140;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a5720a0_0 .net "Y", 0 0, L_0x5d2d2a872e00;  1 drivers
v0x5d2d2a5721d0_0 .net "a", 0 0, L_0x5d2d2a873360;  1 drivers
v0x5d2d2a572290_0 .net "b", 0 0, L_0x5d2d2a873400;  1 drivers
v0x5d2d2a572360_0 .net "cIn", 0 0, L_0x5d2d2a8734f0;  1 drivers
v0x5d2d2a572430_0 .net "cOut", 0 0, L_0x5d2d2a873220;  1 drivers
v0x5d2d2a5724d0_0 .net "fIn", 0 0, L_0x5d2d2a8735e0;  1 drivers
v0x5d2d2a5725c0_0 .net "fOut", 0 0, L_0x5d2d2a872920;  1 drivers
v0x5d2d2a572660_0 .net "notCIn", 0 0, L_0x5d2d2a872a20;  1 drivers
v0x5d2d2a572700_0 .net "notCOut", 0 0, L_0x5d2d2a873190;  1 drivers
v0x5d2d2a572830_0 .net "notFIn", 0 0, L_0x5d2d2a872e70;  1 drivers
v0x5d2d2a572920_0 .net "notFOut", 0 0, L_0x5d2d2a8728b0;  1 drivers
v0x5d2d2a572a10_0 .net "s", 0 0, L_0x5d2d2a872fe0;  1 drivers
S_0x5d2d2a56e6b0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a56e420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a56f940_0 .net "a", 0 0, L_0x5d2d2a873360;  alias, 1 drivers
v0x5d2d2a56fa10_0 .net "b", 0 0, L_0x5d2d2a873400;  alias, 1 drivers
v0x5d2d2a56fae0_0 .net "c", 0 0, L_0x5d2d2a872a20;  alias, 1 drivers
v0x5d2d2a56fbe0_0 .net "node1", 0 0, L_0x5d2d2a872b90;  1 drivers
v0x5d2d2a56fcd0_0 .net "node2", 0 0, L_0x5d2d2a872c00;  1 drivers
v0x5d2d2a56fe10_0 .net "out", 0 0, L_0x5d2d2a872e00;  alias, 1 drivers
S_0x5d2d2a56e920 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a56e6b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a872d00 .functor AND 1, L_0x5d2d2a872c00, L_0x5d2d2a872a20, C4<1>, C4<1>;
L_0x5d2d2a872e00 .functor NOT 1, L_0x5d2d2a872d00, C4<0>, C4<0>, C4<0>;
v0x5d2d2a56eb90_0 .net *"_ivl_0", 0 0, L_0x5d2d2a872d00;  1 drivers
v0x5d2d2a56ec90_0 .net "a", 0 0, L_0x5d2d2a872c00;  alias, 1 drivers
v0x5d2d2a56ed50_0 .net "b", 0 0, L_0x5d2d2a872a20;  alias, 1 drivers
v0x5d2d2a56edf0_0 .net "out", 0 0, L_0x5d2d2a872e00;  alias, 1 drivers
S_0x5d2d2a56ef30 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a56e6b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a872b20 .functor OR 1, L_0x5d2d2a873360, L_0x5d2d2a873400, C4<0>, C4<0>;
L_0x5d2d2a872b90 .functor NOT 1, L_0x5d2d2a872b20, C4<0>, C4<0>, C4<0>;
v0x5d2d2a56f160_0 .net *"_ivl_0", 0 0, L_0x5d2d2a872b20;  1 drivers
v0x5d2d2a56f260_0 .net "a", 0 0, L_0x5d2d2a873360;  alias, 1 drivers
v0x5d2d2a56f320_0 .net "b", 0 0, L_0x5d2d2a873400;  alias, 1 drivers
v0x5d2d2a56f3f0_0 .net "out", 0 0, L_0x5d2d2a872b90;  alias, 1 drivers
S_0x5d2d2a56f530 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a56e6b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a872c00 .functor NOT 1, L_0x5d2d2a872b90, C4<0>, C4<0>, C4<0>;
v0x5d2d2a56f780_0 .net "a", 0 0, L_0x5d2d2a872b90;  alias, 1 drivers
v0x5d2d2a56f850_0 .net "out", 0 0, L_0x5d2d2a872c00;  alias, 1 drivers
S_0x5d2d2a56feb0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a56e420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a872720 .functor AND 1, L_0x5d2d2a873360, L_0x5d2d2a873400, C4<1>, C4<1>;
L_0x5d2d2a8728b0 .functor NOT 1, L_0x5d2d2a872720, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5700e0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a872720;  1 drivers
v0x5d2d2a5701e0_0 .net "a", 0 0, L_0x5d2d2a873360;  alias, 1 drivers
v0x5d2d2a5702f0_0 .net "b", 0 0, L_0x5d2d2a873400;  alias, 1 drivers
v0x5d2d2a5703e0_0 .net "out", 0 0, L_0x5d2d2a8728b0;  alias, 1 drivers
S_0x5d2d2a5704e0 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a56e420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a872ee0 .functor AND 1, L_0x5d2d2a872e70, L_0x5d2d2a872e00, C4<1>, C4<1>;
L_0x5d2d2a872fe0 .functor NOT 1, L_0x5d2d2a872ee0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a570710_0 .net *"_ivl_0", 0 0, L_0x5d2d2a872ee0;  1 drivers
v0x5d2d2a5707f0_0 .net "a", 0 0, L_0x5d2d2a872e70;  alias, 1 drivers
v0x5d2d2a5708b0_0 .net "b", 0 0, L_0x5d2d2a872e00;  alias, 1 drivers
v0x5d2d2a5709a0_0 .net "out", 0 0, L_0x5d2d2a872fe0;  alias, 1 drivers
S_0x5d2d2a570ac0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a56e420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a873070 .functor AND 1, L_0x5d2d2a8735e0, L_0x5d2d2a872e00, C4<1>, C4<1>;
L_0x5d2d2a873190 .functor NOT 1, L_0x5d2d2a873070, C4<0>, C4<0>, C4<0>;
v0x5d2d2a570cf0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a873070;  1 drivers
v0x5d2d2a570df0_0 .net "a", 0 0, L_0x5d2d2a8735e0;  alias, 1 drivers
v0x5d2d2a570eb0_0 .net "b", 0 0, L_0x5d2d2a872e00;  alias, 1 drivers
v0x5d2d2a570f50_0 .net "out", 0 0, L_0x5d2d2a873190;  alias, 1 drivers
S_0x5d2d2a571070 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a56e420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a872920 .functor NOT 1, L_0x5d2d2a8728b0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5712e0_0 .net "a", 0 0, L_0x5d2d2a8728b0;  alias, 1 drivers
v0x5d2d2a5713a0_0 .net "out", 0 0, L_0x5d2d2a872920;  alias, 1 drivers
S_0x5d2d2a5714a0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a56e420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a872a20 .functor NOT 1, L_0x5d2d2a8734f0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5716c0_0 .net "a", 0 0, L_0x5d2d2a8734f0;  alias, 1 drivers
v0x5d2d2a5717a0_0 .net "out", 0 0, L_0x5d2d2a872a20;  alias, 1 drivers
S_0x5d2d2a5718f0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a56e420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a872e70 .functor NOT 1, L_0x5d2d2a8735e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a571b10_0 .net "a", 0 0, L_0x5d2d2a8735e0;  alias, 1 drivers
v0x5d2d2a571bd0_0 .net "out", 0 0, L_0x5d2d2a872e70;  alias, 1 drivers
S_0x5d2d2a571c90 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a56e420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a873220 .functor NOT 1, L_0x5d2d2a873190, C4<0>, C4<0>, C4<0>;
v0x5d2d2a571eb0_0 .net "a", 0 0, L_0x5d2d2a873190;  alias, 1 drivers
v0x5d2d2a571fa0_0 .net "out", 0 0, L_0x5d2d2a873220;  alias, 1 drivers
S_0x5d2d2a572b10 .scope generate, "rcpa2Loop[7]" "rcpa2Loop[7]" 4 16, 4 16 0, S_0x5d2d2a5522f0;
 .timescale -9 -12;
P_0x5d2d2a572d10 .param/l "i" 0 4 16, +C4<0111>;
S_0x5d2d2a572df0 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a572b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a576a70_0 .net "Y", 0 0, L_0x5d2d2a871fe0;  1 drivers
v0x5d2d2a576ba0_0 .net "a", 0 0, L_0x5d2d2a8724a0;  1 drivers
v0x5d2d2a576c60_0 .net "b", 0 0, L_0x5d2d2a872540;  1 drivers
v0x5d2d2a576d30_0 .net "cIn", 0 0, L_0x5d2d2a8725e0;  1 drivers
v0x5d2d2a576e00_0 .net "cOut", 0 0, L_0x5d2d2a8723a0;  1 drivers
v0x5d2d2a576ea0_0 .net "fIn", 0 0, L_0x5d2d2a872680;  1 drivers
v0x5d2d2a576f90_0 .net "fOut", 0 0, L_0x5d2d2a871b90;  1 drivers
v0x5d2d2a577030_0 .net "notCIn", 0 0, L_0x5d2d2a871c00;  1 drivers
v0x5d2d2a5770d0_0 .net "notCOut", 0 0, L_0x5d2d2a872330;  1 drivers
v0x5d2d2a577200_0 .net "notFIn", 0 0, L_0x5d2d2a872050;  1 drivers
v0x5d2d2a5772f0_0 .net "notFOut", 0 0, L_0x5d2d2a871b20;  1 drivers
v0x5d2d2a5773e0_0 .net "s", 0 0, L_0x5d2d2a8721c0;  1 drivers
S_0x5d2d2a573080 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a572df0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a574310_0 .net "a", 0 0, L_0x5d2d2a8724a0;  alias, 1 drivers
v0x5d2d2a5743e0_0 .net "b", 0 0, L_0x5d2d2a872540;  alias, 1 drivers
v0x5d2d2a5744b0_0 .net "c", 0 0, L_0x5d2d2a871c00;  alias, 1 drivers
v0x5d2d2a5745b0_0 .net "node1", 0 0, L_0x5d2d2a871d70;  1 drivers
v0x5d2d2a5746a0_0 .net "node2", 0 0, L_0x5d2d2a871de0;  1 drivers
v0x5d2d2a5747e0_0 .net "out", 0 0, L_0x5d2d2a871fe0;  alias, 1 drivers
S_0x5d2d2a5732f0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a573080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a871ee0 .functor AND 1, L_0x5d2d2a871de0, L_0x5d2d2a871c00, C4<1>, C4<1>;
L_0x5d2d2a871fe0 .functor NOT 1, L_0x5d2d2a871ee0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a573560_0 .net *"_ivl_0", 0 0, L_0x5d2d2a871ee0;  1 drivers
v0x5d2d2a573660_0 .net "a", 0 0, L_0x5d2d2a871de0;  alias, 1 drivers
v0x5d2d2a573720_0 .net "b", 0 0, L_0x5d2d2a871c00;  alias, 1 drivers
v0x5d2d2a5737c0_0 .net "out", 0 0, L_0x5d2d2a871fe0;  alias, 1 drivers
S_0x5d2d2a573900 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a573080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a871d00 .functor OR 1, L_0x5d2d2a8724a0, L_0x5d2d2a872540, C4<0>, C4<0>;
L_0x5d2d2a871d70 .functor NOT 1, L_0x5d2d2a871d00, C4<0>, C4<0>, C4<0>;
v0x5d2d2a573b30_0 .net *"_ivl_0", 0 0, L_0x5d2d2a871d00;  1 drivers
v0x5d2d2a573c30_0 .net "a", 0 0, L_0x5d2d2a8724a0;  alias, 1 drivers
v0x5d2d2a573cf0_0 .net "b", 0 0, L_0x5d2d2a872540;  alias, 1 drivers
v0x5d2d2a573dc0_0 .net "out", 0 0, L_0x5d2d2a871d70;  alias, 1 drivers
S_0x5d2d2a573f00 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a573080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a871de0 .functor NOT 1, L_0x5d2d2a871d70, C4<0>, C4<0>, C4<0>;
v0x5d2d2a574150_0 .net "a", 0 0, L_0x5d2d2a871d70;  alias, 1 drivers
v0x5d2d2a574220_0 .net "out", 0 0, L_0x5d2d2a871de0;  alias, 1 drivers
S_0x5d2d2a574880 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a572df0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a871ab0 .functor AND 1, L_0x5d2d2a8724a0, L_0x5d2d2a872540, C4<1>, C4<1>;
L_0x5d2d2a871b20 .functor NOT 1, L_0x5d2d2a871ab0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a574ab0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a871ab0;  1 drivers
v0x5d2d2a574bb0_0 .net "a", 0 0, L_0x5d2d2a8724a0;  alias, 1 drivers
v0x5d2d2a574cc0_0 .net "b", 0 0, L_0x5d2d2a872540;  alias, 1 drivers
v0x5d2d2a574db0_0 .net "out", 0 0, L_0x5d2d2a871b20;  alias, 1 drivers
S_0x5d2d2a574eb0 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a572df0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8720c0 .functor AND 1, L_0x5d2d2a872050, L_0x5d2d2a871fe0, C4<1>, C4<1>;
L_0x5d2d2a8721c0 .functor NOT 1, L_0x5d2d2a8720c0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5750e0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8720c0;  1 drivers
v0x5d2d2a5751c0_0 .net "a", 0 0, L_0x5d2d2a872050;  alias, 1 drivers
v0x5d2d2a575280_0 .net "b", 0 0, L_0x5d2d2a871fe0;  alias, 1 drivers
v0x5d2d2a575370_0 .net "out", 0 0, L_0x5d2d2a8721c0;  alias, 1 drivers
S_0x5d2d2a575490 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a572df0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a872230 .functor AND 1, L_0x5d2d2a872680, L_0x5d2d2a871fe0, C4<1>, C4<1>;
L_0x5d2d2a872330 .functor NOT 1, L_0x5d2d2a872230, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5756c0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a872230;  1 drivers
v0x5d2d2a5757c0_0 .net "a", 0 0, L_0x5d2d2a872680;  alias, 1 drivers
v0x5d2d2a575880_0 .net "b", 0 0, L_0x5d2d2a871fe0;  alias, 1 drivers
v0x5d2d2a575920_0 .net "out", 0 0, L_0x5d2d2a872330;  alias, 1 drivers
S_0x5d2d2a575a40 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a572df0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a871b90 .functor NOT 1, L_0x5d2d2a871b20, C4<0>, C4<0>, C4<0>;
v0x5d2d2a575cb0_0 .net "a", 0 0, L_0x5d2d2a871b20;  alias, 1 drivers
v0x5d2d2a575d70_0 .net "out", 0 0, L_0x5d2d2a871b90;  alias, 1 drivers
S_0x5d2d2a575e70 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a572df0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a871c00 .functor NOT 1, L_0x5d2d2a8725e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a576090_0 .net "a", 0 0, L_0x5d2d2a8725e0;  alias, 1 drivers
v0x5d2d2a576170_0 .net "out", 0 0, L_0x5d2d2a871c00;  alias, 1 drivers
S_0x5d2d2a5762c0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a572df0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a872050 .functor NOT 1, L_0x5d2d2a872680, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5764e0_0 .net "a", 0 0, L_0x5d2d2a872680;  alias, 1 drivers
v0x5d2d2a5765a0_0 .net "out", 0 0, L_0x5d2d2a872050;  alias, 1 drivers
S_0x5d2d2a576660 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a572df0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8723a0 .functor NOT 1, L_0x5d2d2a872330, C4<0>, C4<0>, C4<0>;
v0x5d2d2a576880_0 .net "a", 0 0, L_0x5d2d2a872330;  alias, 1 drivers
v0x5d2d2a576970_0 .net "out", 0 0, L_0x5d2d2a8723a0;  alias, 1 drivers
S_0x5d2d2a577c90 .scope module, "nBitRippleCarryAdderInst" "nBitRippleCarryAdder" 3 23, 8 3 0, S_0x5d2d2a551cb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 8 "A";
    .port_info 3 /INPUT 8 "B";
    .port_info 4 /INPUT 1 "cin";
P_0x5d2d2a577e70 .param/l "N" 0 8 3, +C4<00000000000000000000000000001000>;
L_0x5d2d2a87c5c0 .functor BUFZ 8, L_0x5d2d2a87be00, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5d2d2a57e1a0_0 .net "A", 7 0, L_0x5d2d2a87c940;  1 drivers
v0x5d2d2a57e2a0_0 .net "B", 7 0, L_0x5d2d2a87c9e0;  1 drivers
v0x5d2d2a57e380_0 .net "carryMiddle", 7 0, L_0x5d2d2a87b7c0;  1 drivers
v0x5d2d2a57e440_0 .net "cin", 0 0, L_0x5d2d2a87a060;  alias, 1 drivers
v0x5d2d2a57e530_0 .net "cout", 0 0, L_0x5d2d2a87c680;  alias, 1 drivers
v0x5d2d2a57e640_0 .net "sum", 7 0, L_0x5d2d2a87c5c0;  1 drivers
v0x5d2d2a57e720_0 .net "sum11", 7 0, L_0x5d2d2a87be00;  1 drivers
L_0x5d2d2a87a5a0 .part L_0x5d2d2a87c940, 0, 1;
L_0x5d2d2a87a640 .part L_0x5d2d2a87c9e0, 0, 1;
L_0x5d2d2a87a7c0 .part L_0x5d2d2a87c940, 1, 1;
L_0x5d2d2a87a860 .part L_0x5d2d2a87c9e0, 1, 1;
L_0x5d2d2a87a900 .part L_0x5d2d2a87b7c0, 0, 1;
L_0x5d2d2a87aa80 .part L_0x5d2d2a87c940, 2, 1;
L_0x5d2d2a87ab20 .part L_0x5d2d2a87c9e0, 2, 1;
L_0x5d2d2a87abc0 .part L_0x5d2d2a87b7c0, 1, 1;
L_0x5d2d2a87ad40 .part L_0x5d2d2a87c940, 3, 1;
L_0x5d2d2a87ade0 .part L_0x5d2d2a87c9e0, 3, 1;
L_0x5d2d2a87ae80 .part L_0x5d2d2a87b7c0, 2, 1;
L_0x5d2d2a87b000 .part L_0x5d2d2a87c940, 4, 1;
L_0x5d2d2a87b110 .part L_0x5d2d2a87c9e0, 4, 1;
L_0x5d2d2a87b1b0 .part L_0x5d2d2a87b7c0, 3, 1;
L_0x5d2d2a87b3d0 .part L_0x5d2d2a87c940, 5, 1;
L_0x5d2d2a87b470 .part L_0x5d2d2a87c9e0, 5, 1;
L_0x5d2d2a87b5a0 .part L_0x5d2d2a87b7c0, 4, 1;
L_0x5d2d2a87b720 .part L_0x5d2d2a87c940, 6, 1;
L_0x5d2d2a87b860 .part L_0x5d2d2a87c9e0, 6, 1;
L_0x5d2d2a87b900 .part L_0x5d2d2a87b7c0, 5, 1;
LS_0x5d2d2a87b7c0_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a87a530, L_0x5d2d2a87a750, L_0x5d2d2a87aa10, L_0x5d2d2a87acd0;
LS_0x5d2d2a87b7c0_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a87af90, L_0x5d2d2a87b360, L_0x5d2d2a87b6b0, L_0x5d2d2a87bac0;
L_0x5d2d2a87b7c0 .concat8 [ 4 4 0 0], LS_0x5d2d2a87b7c0_0_0, LS_0x5d2d2a87b7c0_0_4;
LS_0x5d2d2a87be00_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a87a100, L_0x5d2d2a87a6e0, L_0x5d2d2a87a9a0, L_0x5d2d2a87ac60;
LS_0x5d2d2a87be00_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a87af20, L_0x5d2d2a87b0a0, L_0x5d2d2a87b640, L_0x5d2d2a87ba50;
L_0x5d2d2a87be00 .concat8 [ 4 4 0 0], LS_0x5d2d2a87be00_0_0, LS_0x5d2d2a87be00_0_4;
L_0x5d2d2a87b9a0 .part L_0x5d2d2a87c940, 7, 1;
L_0x5d2d2a87c230 .part L_0x5d2d2a87c9e0, 7, 1;
L_0x5d2d2a87c170 .part L_0x5d2d2a87b7c0, 6, 1;
L_0x5d2d2a87c680 .part L_0x5d2d2a87b7c0, 7, 1;
S_0x5d2d2a578050 .scope generate, "genAdder[0]" "genAdder[0]" 8 9, 8 9 0, S_0x5d2d2a577c90;
 .timescale -9 -12;
P_0x5d2d2a578250 .param/l "i" 0 8 9, +C4<00>;
S_0x5d2d2a578330 .scope generate, "genblk2" "genblk2" 8 10, 8 10 0, S_0x5d2d2a578050;
 .timescale -9 -12;
S_0x5d2d2a578510 .scope module, "f" "FA" 8 11, 9 33 0, S_0x5d2d2a578330;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a87a100 .udp UDP_sumOut, L_0x5d2d2a87a5a0, L_0x5d2d2a87a640, L_0x5d2d2a87a060;
L_0x5d2d2a87a530 .udp UDP_carryOut, L_0x5d2d2a87a5a0, L_0x5d2d2a87a640, L_0x5d2d2a87a060;
v0x5d2d2a5787c0_0 .net "A", 0 0, L_0x5d2d2a87a5a0;  1 drivers
v0x5d2d2a5788a0_0 .net "B", 0 0, L_0x5d2d2a87a640;  1 drivers
v0x5d2d2a578960_0 .net "Cin", 0 0, L_0x5d2d2a87a060;  alias, 1 drivers
v0x5d2d2a578a60_0 .net "Cout", 0 0, L_0x5d2d2a87a530;  1 drivers
v0x5d2d2a578b00_0 .net "sum", 0 0, L_0x5d2d2a87a100;  1 drivers
S_0x5d2d2a578c90 .scope generate, "genAdder[1]" "genAdder[1]" 8 9, 8 9 0, S_0x5d2d2a577c90;
 .timescale -9 -12;
P_0x5d2d2a578eb0 .param/l "i" 0 8 9, +C4<01>;
S_0x5d2d2a578f70 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a578c90;
 .timescale -9 -12;
S_0x5d2d2a579150 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a578f70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a87a6e0 .udp UDP_sumOut, L_0x5d2d2a87a7c0, L_0x5d2d2a87a860, L_0x5d2d2a87a900;
L_0x5d2d2a87a750 .udp UDP_carryOut, L_0x5d2d2a87a7c0, L_0x5d2d2a87a860, L_0x5d2d2a87a900;
v0x5d2d2a5793d0_0 .net "A", 0 0, L_0x5d2d2a87a7c0;  1 drivers
v0x5d2d2a5794b0_0 .net "B", 0 0, L_0x5d2d2a87a860;  1 drivers
v0x5d2d2a579570_0 .net "Cin", 0 0, L_0x5d2d2a87a900;  1 drivers
v0x5d2d2a579640_0 .net "Cout", 0 0, L_0x5d2d2a87a750;  1 drivers
v0x5d2d2a579700_0 .net "sum", 0 0, L_0x5d2d2a87a6e0;  1 drivers
S_0x5d2d2a5798b0 .scope generate, "genAdder[2]" "genAdder[2]" 8 9, 8 9 0, S_0x5d2d2a577c90;
 .timescale -9 -12;
P_0x5d2d2a579ab0 .param/l "i" 0 8 9, +C4<010>;
S_0x5d2d2a579b70 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a5798b0;
 .timescale -9 -12;
S_0x5d2d2a579d50 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a579b70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a87a9a0 .udp UDP_sumOut, L_0x5d2d2a87aa80, L_0x5d2d2a87ab20, L_0x5d2d2a87abc0;
L_0x5d2d2a87aa10 .udp UDP_carryOut, L_0x5d2d2a87aa80, L_0x5d2d2a87ab20, L_0x5d2d2a87abc0;
v0x5d2d2a57a000_0 .net "A", 0 0, L_0x5d2d2a87aa80;  1 drivers
v0x5d2d2a57a0e0_0 .net "B", 0 0, L_0x5d2d2a87ab20;  1 drivers
v0x5d2d2a57a1a0_0 .net "Cin", 0 0, L_0x5d2d2a87abc0;  1 drivers
v0x5d2d2a57a270_0 .net "Cout", 0 0, L_0x5d2d2a87aa10;  1 drivers
v0x5d2d2a57a330_0 .net "sum", 0 0, L_0x5d2d2a87a9a0;  1 drivers
S_0x5d2d2a57a4e0 .scope generate, "genAdder[3]" "genAdder[3]" 8 9, 8 9 0, S_0x5d2d2a577c90;
 .timescale -9 -12;
P_0x5d2d2a57a6e0 .param/l "i" 0 8 9, +C4<011>;
S_0x5d2d2a57a7c0 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a57a4e0;
 .timescale -9 -12;
S_0x5d2d2a57a9a0 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a57a7c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a87ac60 .udp UDP_sumOut, L_0x5d2d2a87ad40, L_0x5d2d2a87ade0, L_0x5d2d2a87ae80;
L_0x5d2d2a87acd0 .udp UDP_carryOut, L_0x5d2d2a87ad40, L_0x5d2d2a87ade0, L_0x5d2d2a87ae80;
v0x5d2d2a57ac20_0 .net "A", 0 0, L_0x5d2d2a87ad40;  1 drivers
v0x5d2d2a57ad00_0 .net "B", 0 0, L_0x5d2d2a87ade0;  1 drivers
v0x5d2d2a57adc0_0 .net "Cin", 0 0, L_0x5d2d2a87ae80;  1 drivers
v0x5d2d2a57ae90_0 .net "Cout", 0 0, L_0x5d2d2a87acd0;  1 drivers
v0x5d2d2a57af50_0 .net "sum", 0 0, L_0x5d2d2a87ac60;  1 drivers
S_0x5d2d2a57b100 .scope generate, "genAdder[4]" "genAdder[4]" 8 9, 8 9 0, S_0x5d2d2a577c90;
 .timescale -9 -12;
P_0x5d2d2a57b350 .param/l "i" 0 8 9, +C4<0100>;
S_0x5d2d2a57b430 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a57b100;
 .timescale -9 -12;
S_0x5d2d2a57b610 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a57b430;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a87af20 .udp UDP_sumOut, L_0x5d2d2a87b000, L_0x5d2d2a87b110, L_0x5d2d2a87b1b0;
L_0x5d2d2a87af90 .udp UDP_carryOut, L_0x5d2d2a87b000, L_0x5d2d2a87b110, L_0x5d2d2a87b1b0;
v0x5d2d2a57b890_0 .net "A", 0 0, L_0x5d2d2a87b000;  1 drivers
v0x5d2d2a57b970_0 .net "B", 0 0, L_0x5d2d2a87b110;  1 drivers
v0x5d2d2a57ba30_0 .net "Cin", 0 0, L_0x5d2d2a87b1b0;  1 drivers
v0x5d2d2a57bad0_0 .net "Cout", 0 0, L_0x5d2d2a87af90;  1 drivers
v0x5d2d2a57bb90_0 .net "sum", 0 0, L_0x5d2d2a87af20;  1 drivers
S_0x5d2d2a57bd40 .scope generate, "genAdder[5]" "genAdder[5]" 8 9, 8 9 0, S_0x5d2d2a577c90;
 .timescale -9 -12;
P_0x5d2d2a57bf40 .param/l "i" 0 8 9, +C4<0101>;
S_0x5d2d2a57c020 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a57bd40;
 .timescale -9 -12;
S_0x5d2d2a57c200 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a57c020;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a87b0a0 .udp UDP_sumOut, L_0x5d2d2a87b3d0, L_0x5d2d2a87b470, L_0x5d2d2a87b5a0;
L_0x5d2d2a87b360 .udp UDP_carryOut, L_0x5d2d2a87b3d0, L_0x5d2d2a87b470, L_0x5d2d2a87b5a0;
v0x5d2d2a57c480_0 .net "A", 0 0, L_0x5d2d2a87b3d0;  1 drivers
v0x5d2d2a57c560_0 .net "B", 0 0, L_0x5d2d2a87b470;  1 drivers
v0x5d2d2a57c620_0 .net "Cin", 0 0, L_0x5d2d2a87b5a0;  1 drivers
v0x5d2d2a57c6f0_0 .net "Cout", 0 0, L_0x5d2d2a87b360;  1 drivers
v0x5d2d2a57c7b0_0 .net "sum", 0 0, L_0x5d2d2a87b0a0;  1 drivers
S_0x5d2d2a57c960 .scope generate, "genAdder[6]" "genAdder[6]" 8 9, 8 9 0, S_0x5d2d2a577c90;
 .timescale -9 -12;
P_0x5d2d2a57cb60 .param/l "i" 0 8 9, +C4<0110>;
S_0x5d2d2a57cc40 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a57c960;
 .timescale -9 -12;
S_0x5d2d2a57ce20 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a57cc40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a87b640 .udp UDP_sumOut, L_0x5d2d2a87b720, L_0x5d2d2a87b860, L_0x5d2d2a87b900;
L_0x5d2d2a87b6b0 .udp UDP_carryOut, L_0x5d2d2a87b720, L_0x5d2d2a87b860, L_0x5d2d2a87b900;
v0x5d2d2a57d0a0_0 .net "A", 0 0, L_0x5d2d2a87b720;  1 drivers
v0x5d2d2a57d180_0 .net "B", 0 0, L_0x5d2d2a87b860;  1 drivers
v0x5d2d2a57d240_0 .net "Cin", 0 0, L_0x5d2d2a87b900;  1 drivers
v0x5d2d2a57d310_0 .net "Cout", 0 0, L_0x5d2d2a87b6b0;  1 drivers
v0x5d2d2a57d3d0_0 .net "sum", 0 0, L_0x5d2d2a87b640;  1 drivers
S_0x5d2d2a57d580 .scope generate, "genAdder[7]" "genAdder[7]" 8 9, 8 9 0, S_0x5d2d2a577c90;
 .timescale -9 -12;
P_0x5d2d2a57d780 .param/l "i" 0 8 9, +C4<0111>;
S_0x5d2d2a57d860 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a57d580;
 .timescale -9 -12;
S_0x5d2d2a57da40 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a57d860;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a87ba50 .udp UDP_sumOut, L_0x5d2d2a87b9a0, L_0x5d2d2a87c230, L_0x5d2d2a87c170;
L_0x5d2d2a87bac0 .udp UDP_carryOut, L_0x5d2d2a87b9a0, L_0x5d2d2a87c230, L_0x5d2d2a87c170;
v0x5d2d2a57dcc0_0 .net "A", 0 0, L_0x5d2d2a87b9a0;  1 drivers
v0x5d2d2a57dda0_0 .net "B", 0 0, L_0x5d2d2a87c230;  1 drivers
v0x5d2d2a57de60_0 .net "Cin", 0 0, L_0x5d2d2a87c170;  1 drivers
v0x5d2d2a57df30_0 .net "Cout", 0 0, L_0x5d2d2a87bac0;  1 drivers
v0x5d2d2a57dff0_0 .net "sum", 0 0, L_0x5d2d2a87ba50;  1 drivers
S_0x5d2d2a57edf0 .scope module, "HybridAdderLayer3_2" "HybridAdder" 2 204, 3 1 0, S_0x5d2d2a3c7af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /OUTPUT 16 "sum";
    .port_info 3 /OUTPUT 1 "cout";
P_0x5d2d2a57efd0 .param/l "N1" 0 3 1, +C4<00000000000000000000000000001000>;
P_0x5d2d2a57f010 .param/l "N2" 0 3 1, +C4<00000000000000000000000000001000>;
P_0x5d2d2a57f050 .param/l "addOrSub" 0 3 1, +C4<00000000000000000000000000000001>;
v0x5d2d2a5abc20_0 .net "A", 15 0, L_0x5d2d2a7fa550;  alias, 1 drivers
v0x5d2d2a5abd00_0 .net "B", 15 0, L_0x5d2d2a812420;  alias, 1 drivers
v0x5d2d2a5abda0_0 .net "cout", 0 0, L_0x5d2d2a8878a0;  1 drivers
v0x5d2d2a5abea0_0 .net "fn", 0 0, L_0x5d2d2a884e70;  1 drivers
v0x5d2d2a5abf40_0 .net "selectedB", 15 0, L_0x5d2d2a87caf0;  1 drivers
v0x5d2d2a5ac030_0 .net "sum", 15 0, L_0x5d2d2a887600;  alias, 1 drivers
L_0x5d2d2a885200 .part L_0x5d2d2a7fa550, 0, 8;
L_0x5d2d2a8852a0 .part L_0x5d2d2a87caf0, 0, 8;
L_0x5d2d2a887600 .concat8 [ 8 8 0 0], L_0x5d2d2a884900, L_0x5d2d2a8877e0;
L_0x5d2d2a887b60 .part L_0x5d2d2a7fa550, 8, 8;
L_0x5d2d2a887c00 .part L_0x5d2d2a87caf0, 8, 8;
S_0x5d2d2a57f290 .scope generate, "genblk2" "genblk2" 3 10, 3 10 0, S_0x5d2d2a57edf0;
 .timescale -9 -12;
L_0x5d2d2a87ca80 .functor NOT 16, L_0x5d2d2a812420, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5d2d2a57f490_0 .net *"_ivl_0", 15 0, L_0x5d2d2a87ca80;  1 drivers
L_0x7347fc2c28d0 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5d2d2a57f590_0 .net/2u *"_ivl_2", 15 0, L_0x7347fc2c28d0;  1 drivers
L_0x5d2d2a87caf0 .arith/sum 16, L_0x5d2d2a87ca80, L_0x7347fc2c28d0;
S_0x5d2d2a57f670 .scope module, "nBitRcpa2Inst" "nBitRcpa2" 3 17, 4 1 0, S_0x5d2d2a57edf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /OUTPUT 8 "sum";
    .port_info 3 /OUTPUT 1 "fn";
P_0x5d2d2a57f870 .param/l "N" 0 4 1, +C4<00000000000000000000000000001000>;
v0x5d2d2a5a4860_0 .net "A", 7 0, L_0x5d2d2a885200;  1 drivers
v0x5d2d2a5a4960_0 .net "B", 7 0, L_0x5d2d2a8852a0;  1 drivers
v0x5d2d2a5a4a40_0 .net "F", 8 0, L_0x5d2d2a885030;  1 drivers
v0x5d2d2a5a4b00_0 .net *"_ivl_85", 0 0, L_0x5d2d2a884f90;  1 drivers
L_0x7347fc2c2918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5a4be0_0 .net/2u *"_ivl_89", 0 0, L_0x7347fc2c2918;  1 drivers
v0x5d2d2a5a4d10_0 .net "carry", 8 0, L_0x5d2d2a884dd0;  1 drivers
v0x5d2d2a5a4df0_0 .net "fn", 0 0, L_0x5d2d2a884e70;  alias, 1 drivers
v0x5d2d2a5a4eb0_0 .net "sum", 7 0, L_0x5d2d2a884900;  1 drivers
L_0x5d2d2a87d620 .part L_0x5d2d2a885200, 7, 1;
L_0x5d2d2a87d6c0 .part L_0x5d2d2a8852a0, 7, 1;
L_0x5d2d2a87d760 .part L_0x5d2d2a884dd0, 8, 1;
L_0x5d2d2a87d800 .part L_0x5d2d2a885030, 7, 1;
L_0x5d2d2a87e440 .part L_0x5d2d2a885200, 6, 1;
L_0x5d2d2a87e4e0 .part L_0x5d2d2a8852a0, 6, 1;
L_0x5d2d2a87e5d0 .part L_0x5d2d2a884dd0, 7, 1;
L_0x5d2d2a87e6c0 .part L_0x5d2d2a885030, 6, 1;
L_0x5d2d2a87f3f0 .part L_0x5d2d2a885200, 5, 1;
L_0x5d2d2a87f490 .part L_0x5d2d2a8852a0, 5, 1;
L_0x5d2d2a87f530 .part L_0x5d2d2a884dd0, 6, 1;
L_0x5d2d2a87f5d0 .part L_0x5d2d2a885030, 5, 1;
L_0x5d2d2a880280 .part L_0x5d2d2a885200, 4, 1;
L_0x5d2d2a8803b0 .part L_0x5d2d2a8852a0, 4, 1;
L_0x5d2d2a8804e0 .part L_0x5d2d2a884dd0, 5, 1;
L_0x5d2d2a880610 .part L_0x5d2d2a885030, 4, 1;
L_0x5d2d2a881320 .part L_0x5d2d2a885200, 3, 1;
L_0x5d2d2a8813c0 .part L_0x5d2d2a8852a0, 3, 1;
L_0x5d2d2a881500 .part L_0x5d2d2a884dd0, 4, 1;
L_0x5d2d2a8815a0 .part L_0x5d2d2a885030, 3, 1;
L_0x5d2d2a881460 .part L_0x5d2d2a885200, 2, 1;
L_0x5d2d2a882480 .part L_0x5d2d2a8852a0, 2, 1;
L_0x5d2d2a881640 .part L_0x5d2d2a884dd0, 3, 1;
L_0x5d2d2a8825e0 .part L_0x5d2d2a885030, 2, 1;
L_0x5d2d2a8834c0 .part L_0x5d2d2a885200, 1, 1;
L_0x5d2d2a883560 .part L_0x5d2d2a8852a0, 1, 1;
L_0x5d2d2a882680 .part L_0x5d2d2a884dd0, 2, 1;
L_0x5d2d2a8836e0 .part L_0x5d2d2a885030, 1, 1;
L_0x5d2d2a8845a0 .part L_0x5d2d2a885200, 0, 1;
L_0x5d2d2a884750 .part L_0x5d2d2a8852a0, 0, 1;
L_0x5d2d2a883780 .part L_0x5d2d2a884dd0, 1, 1;
L_0x5d2d2a884b10 .part L_0x5d2d2a885030, 0, 1;
LS_0x5d2d2a884900_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a884220, L_0x5d2d2a883140, L_0x5d2d2a882100, L_0x5d2d2a881020;
LS_0x5d2d2a884900_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a87ffa0, L_0x5d2d2a87f0c0, L_0x5d2d2a87e160, L_0x5d2d2a87d2f0;
L_0x5d2d2a884900 .concat8 [ 4 4 0 0], LS_0x5d2d2a884900_0_0, LS_0x5d2d2a884900_0_4;
LS_0x5d2d2a884dd0_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a884460, L_0x5d2d2a883380, L_0x5d2d2a882340, L_0x5d2d2a881200;
LS_0x5d2d2a884dd0_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a880180, L_0x5d2d2a87f2a0, L_0x5d2d2a87e340, L_0x5d2d2a87d4d0;
LS_0x5d2d2a884dd0_0_8 .concat8 [ 1 0 0 0], L_0x5d2d2a884f90;
L_0x5d2d2a884dd0 .concat8 [ 4 4 1 0], LS_0x5d2d2a884dd0_0_0, LS_0x5d2d2a884dd0_0_4, LS_0x5d2d2a884dd0_0_8;
L_0x5d2d2a884f90 .part L_0x5d2d2a885030, 8, 1;
LS_0x5d2d2a885030_0_0 .concat8 [ 1 1 1 1], L_0x7347fc2c2918, L_0x5d2d2a883a00, L_0x5d2d2a8828e0, L_0x5d2d2a8818a0;
LS_0x5d2d2a885030_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a880960, L_0x5d2d2a87f8e0, L_0x5d2d2a87ea00, L_0x5d2d2a87daa0;
LS_0x5d2d2a885030_0_8 .concat8 [ 1 0 0 0], L_0x5d2d2a87ccc0;
L_0x5d2d2a885030 .concat8 [ 4 4 1 0], LS_0x5d2d2a885030_0_0, LS_0x5d2d2a885030_0_4, LS_0x5d2d2a885030_0_8;
L_0x5d2d2a884e70 .part L_0x5d2d2a885030, 8, 1;
S_0x5d2d2a57f9e0 .scope generate, "rcpa2Loop[0]" "rcpa2Loop[0]" 4 16, 4 16 0, S_0x5d2d2a57f670;
 .timescale -9 -12;
P_0x5d2d2a57fbe0 .param/l "i" 0 4 16, +C4<00>;
S_0x5d2d2a57fcc0 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a57f9e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a5839a0_0 .net "Y", 0 0, L_0x5d2d2a883fc0;  1 drivers
v0x5d2d2a583a40_0 .net "a", 0 0, L_0x5d2d2a8845a0;  1 drivers
v0x5d2d2a583b00_0 .net "b", 0 0, L_0x5d2d2a884750;  1 drivers
v0x5d2d2a583bd0_0 .net "cIn", 0 0, L_0x5d2d2a883780;  1 drivers
v0x5d2d2a583ca0_0 .net "cOut", 0 0, L_0x5d2d2a884460;  1 drivers
v0x5d2d2a583d40_0 .net "fIn", 0 0, L_0x5d2d2a884b10;  1 drivers
v0x5d2d2a583e30_0 .net "fOut", 0 0, L_0x5d2d2a883a00;  1 drivers
v0x5d2d2a583ed0_0 .net "notCIn", 0 0, L_0x5d2d2a883b00;  1 drivers
v0x5d2d2a583f70_0 .net "notCOut", 0 0, L_0x5d2d2a8843d0;  1 drivers
v0x5d2d2a5840a0_0 .net "notFIn", 0 0, L_0x5d2d2a884050;  1 drivers
v0x5d2d2a584190_0 .net "notFOut", 0 0, L_0x5d2d2a883990;  1 drivers
v0x5d2d2a584280_0 .net "s", 0 0, L_0x5d2d2a884220;  1 drivers
S_0x5d2d2a57ff50 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a57fcc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a581240_0 .net "a", 0 0, L_0x5d2d2a8845a0;  alias, 1 drivers
v0x5d2d2a581310_0 .net "b", 0 0, L_0x5d2d2a884750;  alias, 1 drivers
v0x5d2d2a5813e0_0 .net "c", 0 0, L_0x5d2d2a883b00;  alias, 1 drivers
v0x5d2d2a5814e0_0 .net "node1", 0 0, L_0x5d2d2a883cd0;  1 drivers
v0x5d2d2a5815d0_0 .net "node2", 0 0, L_0x5d2d2a883d60;  1 drivers
v0x5d2d2a581710_0 .net "out", 0 0, L_0x5d2d2a883fc0;  alias, 1 drivers
S_0x5d2d2a5801f0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a57ff50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a883ea0 .functor AND 1, L_0x5d2d2a883d60, L_0x5d2d2a883b00, C4<1>, C4<1>;
L_0x5d2d2a883fc0 .functor NOT 1, L_0x5d2d2a883ea0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a580460_0 .net *"_ivl_0", 0 0, L_0x5d2d2a883ea0;  1 drivers
v0x5d2d2a580560_0 .net "a", 0 0, L_0x5d2d2a883d60;  alias, 1 drivers
v0x5d2d2a580620_0 .net "b", 0 0, L_0x5d2d2a883b00;  alias, 1 drivers
v0x5d2d2a5806f0_0 .net "out", 0 0, L_0x5d2d2a883fc0;  alias, 1 drivers
S_0x5d2d2a580830 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a57ff50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a883c40 .functor OR 1, L_0x5d2d2a8845a0, L_0x5d2d2a884750, C4<0>, C4<0>;
L_0x5d2d2a883cd0 .functor NOT 1, L_0x5d2d2a883c40, C4<0>, C4<0>, C4<0>;
v0x5d2d2a580a60_0 .net *"_ivl_0", 0 0, L_0x5d2d2a883c40;  1 drivers
v0x5d2d2a580b60_0 .net "a", 0 0, L_0x5d2d2a8845a0;  alias, 1 drivers
v0x5d2d2a580c20_0 .net "b", 0 0, L_0x5d2d2a884750;  alias, 1 drivers
v0x5d2d2a580cf0_0 .net "out", 0 0, L_0x5d2d2a883cd0;  alias, 1 drivers
S_0x5d2d2a580e30 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a57ff50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a883d60 .functor NOT 1, L_0x5d2d2a883cd0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a581080_0 .net "a", 0 0, L_0x5d2d2a883cd0;  alias, 1 drivers
v0x5d2d2a581150_0 .net "out", 0 0, L_0x5d2d2a883d60;  alias, 1 drivers
S_0x5d2d2a5817b0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a57fcc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a883600 .functor AND 1, L_0x5d2d2a8845a0, L_0x5d2d2a884750, C4<1>, C4<1>;
L_0x5d2d2a883990 .functor NOT 1, L_0x5d2d2a883600, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5819e0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a883600;  1 drivers
v0x5d2d2a581ae0_0 .net "a", 0 0, L_0x5d2d2a8845a0;  alias, 1 drivers
v0x5d2d2a581bf0_0 .net "b", 0 0, L_0x5d2d2a884750;  alias, 1 drivers
v0x5d2d2a581ce0_0 .net "out", 0 0, L_0x5d2d2a883990;  alias, 1 drivers
S_0x5d2d2a581de0 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a57fcc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a884100 .functor AND 1, L_0x5d2d2a884050, L_0x5d2d2a883fc0, C4<1>, C4<1>;
L_0x5d2d2a884220 .functor NOT 1, L_0x5d2d2a884100, C4<0>, C4<0>, C4<0>;
v0x5d2d2a582010_0 .net *"_ivl_0", 0 0, L_0x5d2d2a884100;  1 drivers
v0x5d2d2a5820f0_0 .net "a", 0 0, L_0x5d2d2a884050;  alias, 1 drivers
v0x5d2d2a5821b0_0 .net "b", 0 0, L_0x5d2d2a883fc0;  alias, 1 drivers
v0x5d2d2a5822a0_0 .net "out", 0 0, L_0x5d2d2a884220;  alias, 1 drivers
S_0x5d2d2a5823c0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a57fcc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8842b0 .functor AND 1, L_0x5d2d2a884b10, L_0x5d2d2a883fc0, C4<1>, C4<1>;
L_0x5d2d2a8843d0 .functor NOT 1, L_0x5d2d2a8842b0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5825f0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8842b0;  1 drivers
v0x5d2d2a5826f0_0 .net "a", 0 0, L_0x5d2d2a884b10;  alias, 1 drivers
v0x5d2d2a5827b0_0 .net "b", 0 0, L_0x5d2d2a883fc0;  alias, 1 drivers
v0x5d2d2a582850_0 .net "out", 0 0, L_0x5d2d2a8843d0;  alias, 1 drivers
S_0x5d2d2a582970 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a57fcc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a883a00 .functor NOT 1, L_0x5d2d2a883990, C4<0>, C4<0>, C4<0>;
v0x5d2d2a582be0_0 .net "a", 0 0, L_0x5d2d2a883990;  alias, 1 drivers
v0x5d2d2a582ca0_0 .net "out", 0 0, L_0x5d2d2a883a00;  alias, 1 drivers
S_0x5d2d2a582da0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a57fcc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a883b00 .functor NOT 1, L_0x5d2d2a883780, C4<0>, C4<0>, C4<0>;
v0x5d2d2a582fc0_0 .net "a", 0 0, L_0x5d2d2a883780;  alias, 1 drivers
v0x5d2d2a5830a0_0 .net "out", 0 0, L_0x5d2d2a883b00;  alias, 1 drivers
S_0x5d2d2a5831f0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a57fcc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a884050 .functor NOT 1, L_0x5d2d2a884b10, C4<0>, C4<0>, C4<0>;
v0x5d2d2a583410_0 .net "a", 0 0, L_0x5d2d2a884b10;  alias, 1 drivers
v0x5d2d2a5834d0_0 .net "out", 0 0, L_0x5d2d2a884050;  alias, 1 drivers
S_0x5d2d2a583590 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a57fcc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a884460 .functor NOT 1, L_0x5d2d2a8843d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5837b0_0 .net "a", 0 0, L_0x5d2d2a8843d0;  alias, 1 drivers
v0x5d2d2a5838a0_0 .net "out", 0 0, L_0x5d2d2a884460;  alias, 1 drivers
S_0x5d2d2a584380 .scope generate, "rcpa2Loop[1]" "rcpa2Loop[1]" 4 16, 4 16 0, S_0x5d2d2a57f670;
 .timescale -9 -12;
P_0x5d2d2a5845a0 .param/l "i" 0 4 16, +C4<01>;
S_0x5d2d2a584660 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a584380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a5882e0_0 .net "Y", 0 0, L_0x5d2d2a882ee0;  1 drivers
v0x5d2d2a588410_0 .net "a", 0 0, L_0x5d2d2a8834c0;  1 drivers
v0x5d2d2a5884d0_0 .net "b", 0 0, L_0x5d2d2a883560;  1 drivers
v0x5d2d2a5885a0_0 .net "cIn", 0 0, L_0x5d2d2a882680;  1 drivers
v0x5d2d2a588670_0 .net "cOut", 0 0, L_0x5d2d2a883380;  1 drivers
v0x5d2d2a588710_0 .net "fIn", 0 0, L_0x5d2d2a8836e0;  1 drivers
v0x5d2d2a588800_0 .net "fOut", 0 0, L_0x5d2d2a8828e0;  1 drivers
v0x5d2d2a5888a0_0 .net "notCIn", 0 0, L_0x5d2d2a882a20;  1 drivers
v0x5d2d2a588940_0 .net "notCOut", 0 0, L_0x5d2d2a8832f0;  1 drivers
v0x5d2d2a588a70_0 .net "notFIn", 0 0, L_0x5d2d2a882f70;  1 drivers
v0x5d2d2a588b60_0 .net "notFOut", 0 0, L_0x5d2d2a882870;  1 drivers
v0x5d2d2a588c50_0 .net "s", 0 0, L_0x5d2d2a883140;  1 drivers
S_0x5d2d2a5848f0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a584660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a585b80_0 .net "a", 0 0, L_0x5d2d2a8834c0;  alias, 1 drivers
v0x5d2d2a585c50_0 .net "b", 0 0, L_0x5d2d2a883560;  alias, 1 drivers
v0x5d2d2a585d20_0 .net "c", 0 0, L_0x5d2d2a882a20;  alias, 1 drivers
v0x5d2d2a585e20_0 .net "node1", 0 0, L_0x5d2d2a882bf0;  1 drivers
v0x5d2d2a585f10_0 .net "node2", 0 0, L_0x5d2d2a882c80;  1 drivers
v0x5d2d2a586050_0 .net "out", 0 0, L_0x5d2d2a882ee0;  alias, 1 drivers
S_0x5d2d2a584b60 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a5848f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a882dc0 .functor AND 1, L_0x5d2d2a882c80, L_0x5d2d2a882a20, C4<1>, C4<1>;
L_0x5d2d2a882ee0 .functor NOT 1, L_0x5d2d2a882dc0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a584dd0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a882dc0;  1 drivers
v0x5d2d2a584ed0_0 .net "a", 0 0, L_0x5d2d2a882c80;  alias, 1 drivers
v0x5d2d2a584f90_0 .net "b", 0 0, L_0x5d2d2a882a20;  alias, 1 drivers
v0x5d2d2a585030_0 .net "out", 0 0, L_0x5d2d2a882ee0;  alias, 1 drivers
S_0x5d2d2a585170 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a5848f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a882b60 .functor OR 1, L_0x5d2d2a8834c0, L_0x5d2d2a883560, C4<0>, C4<0>;
L_0x5d2d2a882bf0 .functor NOT 1, L_0x5d2d2a882b60, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5853a0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a882b60;  1 drivers
v0x5d2d2a5854a0_0 .net "a", 0 0, L_0x5d2d2a8834c0;  alias, 1 drivers
v0x5d2d2a585560_0 .net "b", 0 0, L_0x5d2d2a883560;  alias, 1 drivers
v0x5d2d2a585630_0 .net "out", 0 0, L_0x5d2d2a882bf0;  alias, 1 drivers
S_0x5d2d2a585770 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a5848f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a882c80 .functor NOT 1, L_0x5d2d2a882bf0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5859c0_0 .net "a", 0 0, L_0x5d2d2a882bf0;  alias, 1 drivers
v0x5d2d2a585a90_0 .net "out", 0 0, L_0x5d2d2a882c80;  alias, 1 drivers
S_0x5d2d2a5860f0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a584660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a882520 .functor AND 1, L_0x5d2d2a8834c0, L_0x5d2d2a883560, C4<1>, C4<1>;
L_0x5d2d2a882870 .functor NOT 1, L_0x5d2d2a882520, C4<0>, C4<0>, C4<0>;
v0x5d2d2a586320_0 .net *"_ivl_0", 0 0, L_0x5d2d2a882520;  1 drivers
v0x5d2d2a586420_0 .net "a", 0 0, L_0x5d2d2a8834c0;  alias, 1 drivers
v0x5d2d2a586530_0 .net "b", 0 0, L_0x5d2d2a883560;  alias, 1 drivers
v0x5d2d2a586620_0 .net "out", 0 0, L_0x5d2d2a882870;  alias, 1 drivers
S_0x5d2d2a586720 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a584660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a883020 .functor AND 1, L_0x5d2d2a882f70, L_0x5d2d2a882ee0, C4<1>, C4<1>;
L_0x5d2d2a883140 .functor NOT 1, L_0x5d2d2a883020, C4<0>, C4<0>, C4<0>;
v0x5d2d2a586950_0 .net *"_ivl_0", 0 0, L_0x5d2d2a883020;  1 drivers
v0x5d2d2a586a30_0 .net "a", 0 0, L_0x5d2d2a882f70;  alias, 1 drivers
v0x5d2d2a586af0_0 .net "b", 0 0, L_0x5d2d2a882ee0;  alias, 1 drivers
v0x5d2d2a586be0_0 .net "out", 0 0, L_0x5d2d2a883140;  alias, 1 drivers
S_0x5d2d2a586d00 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a584660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8831d0 .functor AND 1, L_0x5d2d2a8836e0, L_0x5d2d2a882ee0, C4<1>, C4<1>;
L_0x5d2d2a8832f0 .functor NOT 1, L_0x5d2d2a8831d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a586f30_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8831d0;  1 drivers
v0x5d2d2a587030_0 .net "a", 0 0, L_0x5d2d2a8836e0;  alias, 1 drivers
v0x5d2d2a5870f0_0 .net "b", 0 0, L_0x5d2d2a882ee0;  alias, 1 drivers
v0x5d2d2a587190_0 .net "out", 0 0, L_0x5d2d2a8832f0;  alias, 1 drivers
S_0x5d2d2a5872b0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a584660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8828e0 .functor NOT 1, L_0x5d2d2a882870, C4<0>, C4<0>, C4<0>;
v0x5d2d2a587520_0 .net "a", 0 0, L_0x5d2d2a882870;  alias, 1 drivers
v0x5d2d2a5875e0_0 .net "out", 0 0, L_0x5d2d2a8828e0;  alias, 1 drivers
S_0x5d2d2a5876e0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a584660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a882a20 .functor NOT 1, L_0x5d2d2a882680, C4<0>, C4<0>, C4<0>;
v0x5d2d2a587900_0 .net "a", 0 0, L_0x5d2d2a882680;  alias, 1 drivers
v0x5d2d2a5879e0_0 .net "out", 0 0, L_0x5d2d2a882a20;  alias, 1 drivers
S_0x5d2d2a587b30 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a584660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a882f70 .functor NOT 1, L_0x5d2d2a8836e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a587d50_0 .net "a", 0 0, L_0x5d2d2a8836e0;  alias, 1 drivers
v0x5d2d2a587e10_0 .net "out", 0 0, L_0x5d2d2a882f70;  alias, 1 drivers
S_0x5d2d2a587ed0 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a584660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a883380 .functor NOT 1, L_0x5d2d2a8832f0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5880f0_0 .net "a", 0 0, L_0x5d2d2a8832f0;  alias, 1 drivers
v0x5d2d2a5881e0_0 .net "out", 0 0, L_0x5d2d2a883380;  alias, 1 drivers
S_0x5d2d2a588d50 .scope generate, "rcpa2Loop[2]" "rcpa2Loop[2]" 4 16, 4 16 0, S_0x5d2d2a57f670;
 .timescale -9 -12;
P_0x5d2d2a588f50 .param/l "i" 0 4 16, +C4<010>;
S_0x5d2d2a589010 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a588d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a58ccc0_0 .net "Y", 0 0, L_0x5d2d2a881ea0;  1 drivers
v0x5d2d2a58cdf0_0 .net "a", 0 0, L_0x5d2d2a881460;  1 drivers
v0x5d2d2a58ceb0_0 .net "b", 0 0, L_0x5d2d2a882480;  1 drivers
v0x5d2d2a58cf80_0 .net "cIn", 0 0, L_0x5d2d2a881640;  1 drivers
v0x5d2d2a58d050_0 .net "cOut", 0 0, L_0x5d2d2a882340;  1 drivers
v0x5d2d2a58d0f0_0 .net "fIn", 0 0, L_0x5d2d2a8825e0;  1 drivers
v0x5d2d2a58d1e0_0 .net "fOut", 0 0, L_0x5d2d2a8818a0;  1 drivers
v0x5d2d2a58d280_0 .net "notCIn", 0 0, L_0x5d2d2a8819e0;  1 drivers
v0x5d2d2a58d320_0 .net "notCOut", 0 0, L_0x5d2d2a8822b0;  1 drivers
v0x5d2d2a58d450_0 .net "notFIn", 0 0, L_0x5d2d2a881f30;  1 drivers
v0x5d2d2a58d540_0 .net "notFOut", 0 0, L_0x5d2d2a881810;  1 drivers
v0x5d2d2a58d630_0 .net "s", 0 0, L_0x5d2d2a882100;  1 drivers
S_0x5d2d2a5892a0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a589010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a58a560_0 .net "a", 0 0, L_0x5d2d2a881460;  alias, 1 drivers
v0x5d2d2a58a630_0 .net "b", 0 0, L_0x5d2d2a882480;  alias, 1 drivers
v0x5d2d2a58a700_0 .net "c", 0 0, L_0x5d2d2a8819e0;  alias, 1 drivers
v0x5d2d2a58a800_0 .net "node1", 0 0, L_0x5d2d2a881bb0;  1 drivers
v0x5d2d2a58a8f0_0 .net "node2", 0 0, L_0x5d2d2a881c40;  1 drivers
v0x5d2d2a58aa30_0 .net "out", 0 0, L_0x5d2d2a881ea0;  alias, 1 drivers
S_0x5d2d2a589510 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a5892a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a881d80 .functor AND 1, L_0x5d2d2a881c40, L_0x5d2d2a8819e0, C4<1>, C4<1>;
L_0x5d2d2a881ea0 .functor NOT 1, L_0x5d2d2a881d80, C4<0>, C4<0>, C4<0>;
v0x5d2d2a589780_0 .net *"_ivl_0", 0 0, L_0x5d2d2a881d80;  1 drivers
v0x5d2d2a589880_0 .net "a", 0 0, L_0x5d2d2a881c40;  alias, 1 drivers
v0x5d2d2a589940_0 .net "b", 0 0, L_0x5d2d2a8819e0;  alias, 1 drivers
v0x5d2d2a589a10_0 .net "out", 0 0, L_0x5d2d2a881ea0;  alias, 1 drivers
S_0x5d2d2a589b50 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a5892a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a881b20 .functor OR 1, L_0x5d2d2a881460, L_0x5d2d2a882480, C4<0>, C4<0>;
L_0x5d2d2a881bb0 .functor NOT 1, L_0x5d2d2a881b20, C4<0>, C4<0>, C4<0>;
v0x5d2d2a589d80_0 .net *"_ivl_0", 0 0, L_0x5d2d2a881b20;  1 drivers
v0x5d2d2a589e80_0 .net "a", 0 0, L_0x5d2d2a881460;  alias, 1 drivers
v0x5d2d2a589f40_0 .net "b", 0 0, L_0x5d2d2a882480;  alias, 1 drivers
v0x5d2d2a58a010_0 .net "out", 0 0, L_0x5d2d2a881bb0;  alias, 1 drivers
S_0x5d2d2a58a150 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a5892a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a881c40 .functor NOT 1, L_0x5d2d2a881bb0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a58a3a0_0 .net "a", 0 0, L_0x5d2d2a881bb0;  alias, 1 drivers
v0x5d2d2a58a470_0 .net "out", 0 0, L_0x5d2d2a881c40;  alias, 1 drivers
S_0x5d2d2a58aad0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a589010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8816f0 .functor AND 1, L_0x5d2d2a881460, L_0x5d2d2a882480, C4<1>, C4<1>;
L_0x5d2d2a881810 .functor NOT 1, L_0x5d2d2a8816f0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a58ad00_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8816f0;  1 drivers
v0x5d2d2a58ae00_0 .net "a", 0 0, L_0x5d2d2a881460;  alias, 1 drivers
v0x5d2d2a58af10_0 .net "b", 0 0, L_0x5d2d2a882480;  alias, 1 drivers
v0x5d2d2a58b000_0 .net "out", 0 0, L_0x5d2d2a881810;  alias, 1 drivers
S_0x5d2d2a58b100 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a589010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a881fe0 .functor AND 1, L_0x5d2d2a881f30, L_0x5d2d2a881ea0, C4<1>, C4<1>;
L_0x5d2d2a882100 .functor NOT 1, L_0x5d2d2a881fe0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a58b330_0 .net *"_ivl_0", 0 0, L_0x5d2d2a881fe0;  1 drivers
v0x5d2d2a58b410_0 .net "a", 0 0, L_0x5d2d2a881f30;  alias, 1 drivers
v0x5d2d2a58b4d0_0 .net "b", 0 0, L_0x5d2d2a881ea0;  alias, 1 drivers
v0x5d2d2a58b5c0_0 .net "out", 0 0, L_0x5d2d2a882100;  alias, 1 drivers
S_0x5d2d2a58b6e0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a589010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a882190 .functor AND 1, L_0x5d2d2a8825e0, L_0x5d2d2a881ea0, C4<1>, C4<1>;
L_0x5d2d2a8822b0 .functor NOT 1, L_0x5d2d2a882190, C4<0>, C4<0>, C4<0>;
v0x5d2d2a58b910_0 .net *"_ivl_0", 0 0, L_0x5d2d2a882190;  1 drivers
v0x5d2d2a58ba10_0 .net "a", 0 0, L_0x5d2d2a8825e0;  alias, 1 drivers
v0x5d2d2a58bad0_0 .net "b", 0 0, L_0x5d2d2a881ea0;  alias, 1 drivers
v0x5d2d2a58bb70_0 .net "out", 0 0, L_0x5d2d2a8822b0;  alias, 1 drivers
S_0x5d2d2a58bc90 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a589010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8818a0 .functor NOT 1, L_0x5d2d2a881810, C4<0>, C4<0>, C4<0>;
v0x5d2d2a58bf00_0 .net "a", 0 0, L_0x5d2d2a881810;  alias, 1 drivers
v0x5d2d2a58bfc0_0 .net "out", 0 0, L_0x5d2d2a8818a0;  alias, 1 drivers
S_0x5d2d2a58c0c0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a589010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8819e0 .functor NOT 1, L_0x5d2d2a881640, C4<0>, C4<0>, C4<0>;
v0x5d2d2a58c2e0_0 .net "a", 0 0, L_0x5d2d2a881640;  alias, 1 drivers
v0x5d2d2a58c3c0_0 .net "out", 0 0, L_0x5d2d2a8819e0;  alias, 1 drivers
S_0x5d2d2a58c510 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a589010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a881f30 .functor NOT 1, L_0x5d2d2a8825e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a58c730_0 .net "a", 0 0, L_0x5d2d2a8825e0;  alias, 1 drivers
v0x5d2d2a58c7f0_0 .net "out", 0 0, L_0x5d2d2a881f30;  alias, 1 drivers
S_0x5d2d2a58c8b0 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a589010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a882340 .functor NOT 1, L_0x5d2d2a8822b0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a58cad0_0 .net "a", 0 0, L_0x5d2d2a8822b0;  alias, 1 drivers
v0x5d2d2a58cbc0_0 .net "out", 0 0, L_0x5d2d2a882340;  alias, 1 drivers
S_0x5d2d2a58d730 .scope generate, "rcpa2Loop[3]" "rcpa2Loop[3]" 4 16, 4 16 0, S_0x5d2d2a57f670;
 .timescale -9 -12;
P_0x5d2d2a58d930 .param/l "i" 0 4 16, +C4<011>;
S_0x5d2d2a58da10 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a58d730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a591690_0 .net "Y", 0 0, L_0x5d2d2a880e40;  1 drivers
v0x5d2d2a5917c0_0 .net "a", 0 0, L_0x5d2d2a881320;  1 drivers
v0x5d2d2a591880_0 .net "b", 0 0, L_0x5d2d2a8813c0;  1 drivers
v0x5d2d2a591950_0 .net "cIn", 0 0, L_0x5d2d2a881500;  1 drivers
v0x5d2d2a591a20_0 .net "cOut", 0 0, L_0x5d2d2a881200;  1 drivers
v0x5d2d2a591ac0_0 .net "fIn", 0 0, L_0x5d2d2a8815a0;  1 drivers
v0x5d2d2a591bb0_0 .net "fOut", 0 0, L_0x5d2d2a880960;  1 drivers
v0x5d2d2a591c50_0 .net "notCIn", 0 0, L_0x5d2d2a880a60;  1 drivers
v0x5d2d2a591cf0_0 .net "notCOut", 0 0, L_0x5d2d2a881190;  1 drivers
v0x5d2d2a591e20_0 .net "notFIn", 0 0, L_0x5d2d2a880eb0;  1 drivers
v0x5d2d2a591f10_0 .net "notFOut", 0 0, L_0x5d2d2a8808f0;  1 drivers
v0x5d2d2a592000_0 .net "s", 0 0, L_0x5d2d2a881020;  1 drivers
S_0x5d2d2a58dca0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a58da10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a58ef30_0 .net "a", 0 0, L_0x5d2d2a881320;  alias, 1 drivers
v0x5d2d2a58f000_0 .net "b", 0 0, L_0x5d2d2a8813c0;  alias, 1 drivers
v0x5d2d2a58f0d0_0 .net "c", 0 0, L_0x5d2d2a880a60;  alias, 1 drivers
v0x5d2d2a58f1d0_0 .net "node1", 0 0, L_0x5d2d2a880bd0;  1 drivers
v0x5d2d2a58f2c0_0 .net "node2", 0 0, L_0x5d2d2a880c40;  1 drivers
v0x5d2d2a58f400_0 .net "out", 0 0, L_0x5d2d2a880e40;  alias, 1 drivers
S_0x5d2d2a58df10 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a58dca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a880d40 .functor AND 1, L_0x5d2d2a880c40, L_0x5d2d2a880a60, C4<1>, C4<1>;
L_0x5d2d2a880e40 .functor NOT 1, L_0x5d2d2a880d40, C4<0>, C4<0>, C4<0>;
v0x5d2d2a58e180_0 .net *"_ivl_0", 0 0, L_0x5d2d2a880d40;  1 drivers
v0x5d2d2a58e280_0 .net "a", 0 0, L_0x5d2d2a880c40;  alias, 1 drivers
v0x5d2d2a58e340_0 .net "b", 0 0, L_0x5d2d2a880a60;  alias, 1 drivers
v0x5d2d2a58e3e0_0 .net "out", 0 0, L_0x5d2d2a880e40;  alias, 1 drivers
S_0x5d2d2a58e520 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a58dca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a880b60 .functor OR 1, L_0x5d2d2a881320, L_0x5d2d2a8813c0, C4<0>, C4<0>;
L_0x5d2d2a880bd0 .functor NOT 1, L_0x5d2d2a880b60, C4<0>, C4<0>, C4<0>;
v0x5d2d2a58e750_0 .net *"_ivl_0", 0 0, L_0x5d2d2a880b60;  1 drivers
v0x5d2d2a58e850_0 .net "a", 0 0, L_0x5d2d2a881320;  alias, 1 drivers
v0x5d2d2a58e910_0 .net "b", 0 0, L_0x5d2d2a8813c0;  alias, 1 drivers
v0x5d2d2a58e9e0_0 .net "out", 0 0, L_0x5d2d2a880bd0;  alias, 1 drivers
S_0x5d2d2a58eb20 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a58dca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a880c40 .functor NOT 1, L_0x5d2d2a880bd0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a58ed70_0 .net "a", 0 0, L_0x5d2d2a880bd0;  alias, 1 drivers
v0x5d2d2a58ee40_0 .net "out", 0 0, L_0x5d2d2a880c40;  alias, 1 drivers
S_0x5d2d2a58f4a0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a58da10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a87f670 .functor AND 1, L_0x5d2d2a881320, L_0x5d2d2a8813c0, C4<1>, C4<1>;
L_0x5d2d2a8808f0 .functor NOT 1, L_0x5d2d2a87f670, C4<0>, C4<0>, C4<0>;
v0x5d2d2a58f6d0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a87f670;  1 drivers
v0x5d2d2a58f7d0_0 .net "a", 0 0, L_0x5d2d2a881320;  alias, 1 drivers
v0x5d2d2a58f8e0_0 .net "b", 0 0, L_0x5d2d2a8813c0;  alias, 1 drivers
v0x5d2d2a58f9d0_0 .net "out", 0 0, L_0x5d2d2a8808f0;  alias, 1 drivers
S_0x5d2d2a58fad0 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a58da10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a880f20 .functor AND 1, L_0x5d2d2a880eb0, L_0x5d2d2a880e40, C4<1>, C4<1>;
L_0x5d2d2a881020 .functor NOT 1, L_0x5d2d2a880f20, C4<0>, C4<0>, C4<0>;
v0x5d2d2a58fd00_0 .net *"_ivl_0", 0 0, L_0x5d2d2a880f20;  1 drivers
v0x5d2d2a58fde0_0 .net "a", 0 0, L_0x5d2d2a880eb0;  alias, 1 drivers
v0x5d2d2a58fea0_0 .net "b", 0 0, L_0x5d2d2a880e40;  alias, 1 drivers
v0x5d2d2a58ff90_0 .net "out", 0 0, L_0x5d2d2a881020;  alias, 1 drivers
S_0x5d2d2a5900b0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a58da10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a881090 .functor AND 1, L_0x5d2d2a8815a0, L_0x5d2d2a880e40, C4<1>, C4<1>;
L_0x5d2d2a881190 .functor NOT 1, L_0x5d2d2a881090, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5902e0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a881090;  1 drivers
v0x5d2d2a5903e0_0 .net "a", 0 0, L_0x5d2d2a8815a0;  alias, 1 drivers
v0x5d2d2a5904a0_0 .net "b", 0 0, L_0x5d2d2a880e40;  alias, 1 drivers
v0x5d2d2a590540_0 .net "out", 0 0, L_0x5d2d2a881190;  alias, 1 drivers
S_0x5d2d2a590660 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a58da10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a880960 .functor NOT 1, L_0x5d2d2a8808f0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5908d0_0 .net "a", 0 0, L_0x5d2d2a8808f0;  alias, 1 drivers
v0x5d2d2a590990_0 .net "out", 0 0, L_0x5d2d2a880960;  alias, 1 drivers
S_0x5d2d2a590a90 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a58da10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a880a60 .functor NOT 1, L_0x5d2d2a881500, C4<0>, C4<0>, C4<0>;
v0x5d2d2a590cb0_0 .net "a", 0 0, L_0x5d2d2a881500;  alias, 1 drivers
v0x5d2d2a590d90_0 .net "out", 0 0, L_0x5d2d2a880a60;  alias, 1 drivers
S_0x5d2d2a590ee0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a58da10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a880eb0 .functor NOT 1, L_0x5d2d2a8815a0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a591100_0 .net "a", 0 0, L_0x5d2d2a8815a0;  alias, 1 drivers
v0x5d2d2a5911c0_0 .net "out", 0 0, L_0x5d2d2a880eb0;  alias, 1 drivers
S_0x5d2d2a591280 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a58da10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a881200 .functor NOT 1, L_0x5d2d2a881190, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5914a0_0 .net "a", 0 0, L_0x5d2d2a881190;  alias, 1 drivers
v0x5d2d2a591590_0 .net "out", 0 0, L_0x5d2d2a881200;  alias, 1 drivers
S_0x5d2d2a592100 .scope generate, "rcpa2Loop[4]" "rcpa2Loop[4]" 4 16, 4 16 0, S_0x5d2d2a57f670;
 .timescale -9 -12;
P_0x5d2d2a592350 .param/l "i" 0 4 16, +C4<0100>;
S_0x5d2d2a592430 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a592100;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a596080_0 .net "Y", 0 0, L_0x5d2d2a87fdc0;  1 drivers
v0x5d2d2a5961b0_0 .net "a", 0 0, L_0x5d2d2a880280;  1 drivers
v0x5d2d2a596270_0 .net "b", 0 0, L_0x5d2d2a8803b0;  1 drivers
v0x5d2d2a596340_0 .net "cIn", 0 0, L_0x5d2d2a8804e0;  1 drivers
v0x5d2d2a596410_0 .net "cOut", 0 0, L_0x5d2d2a880180;  1 drivers
v0x5d2d2a5964b0_0 .net "fIn", 0 0, L_0x5d2d2a880610;  1 drivers
v0x5d2d2a5965a0_0 .net "fOut", 0 0, L_0x5d2d2a87f8e0;  1 drivers
v0x5d2d2a596640_0 .net "notCIn", 0 0, L_0x5d2d2a87f9e0;  1 drivers
v0x5d2d2a5966e0_0 .net "notCOut", 0 0, L_0x5d2d2a880110;  1 drivers
v0x5d2d2a596810_0 .net "notFIn", 0 0, L_0x5d2d2a87fe30;  1 drivers
v0x5d2d2a596900_0 .net "notFOut", 0 0, L_0x5d2d2a87f870;  1 drivers
v0x5d2d2a5969f0_0 .net "s", 0 0, L_0x5d2d2a87ffa0;  1 drivers
S_0x5d2d2a5926c0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a592430;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a593920_0 .net "a", 0 0, L_0x5d2d2a880280;  alias, 1 drivers
v0x5d2d2a5939f0_0 .net "b", 0 0, L_0x5d2d2a8803b0;  alias, 1 drivers
v0x5d2d2a593ac0_0 .net "c", 0 0, L_0x5d2d2a87f9e0;  alias, 1 drivers
v0x5d2d2a593bc0_0 .net "node1", 0 0, L_0x5d2d2a87fb50;  1 drivers
v0x5d2d2a593cb0_0 .net "node2", 0 0, L_0x5d2d2a87fbc0;  1 drivers
v0x5d2d2a593df0_0 .net "out", 0 0, L_0x5d2d2a87fdc0;  alias, 1 drivers
S_0x5d2d2a592930 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a5926c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a87fcc0 .functor AND 1, L_0x5d2d2a87fbc0, L_0x5d2d2a87f9e0, C4<1>, C4<1>;
L_0x5d2d2a87fdc0 .functor NOT 1, L_0x5d2d2a87fcc0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a592ba0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a87fcc0;  1 drivers
v0x5d2d2a592ca0_0 .net "a", 0 0, L_0x5d2d2a87fbc0;  alias, 1 drivers
v0x5d2d2a592d60_0 .net "b", 0 0, L_0x5d2d2a87f9e0;  alias, 1 drivers
v0x5d2d2a592e00_0 .net "out", 0 0, L_0x5d2d2a87fdc0;  alias, 1 drivers
S_0x5d2d2a592f40 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a5926c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a87fae0 .functor OR 1, L_0x5d2d2a880280, L_0x5d2d2a8803b0, C4<0>, C4<0>;
L_0x5d2d2a87fb50 .functor NOT 1, L_0x5d2d2a87fae0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a593170_0 .net *"_ivl_0", 0 0, L_0x5d2d2a87fae0;  1 drivers
v0x5d2d2a593270_0 .net "a", 0 0, L_0x5d2d2a880280;  alias, 1 drivers
v0x5d2d2a593330_0 .net "b", 0 0, L_0x5d2d2a8803b0;  alias, 1 drivers
v0x5d2d2a5933d0_0 .net "out", 0 0, L_0x5d2d2a87fb50;  alias, 1 drivers
S_0x5d2d2a593510 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a5926c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a87fbc0 .functor NOT 1, L_0x5d2d2a87fb50, C4<0>, C4<0>, C4<0>;
v0x5d2d2a593760_0 .net "a", 0 0, L_0x5d2d2a87fb50;  alias, 1 drivers
v0x5d2d2a593830_0 .net "out", 0 0, L_0x5d2d2a87fbc0;  alias, 1 drivers
S_0x5d2d2a593e90 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a592430;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a87f6e0 .functor AND 1, L_0x5d2d2a880280, L_0x5d2d2a8803b0, C4<1>, C4<1>;
L_0x5d2d2a87f870 .functor NOT 1, L_0x5d2d2a87f6e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5940c0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a87f6e0;  1 drivers
v0x5d2d2a5941c0_0 .net "a", 0 0, L_0x5d2d2a880280;  alias, 1 drivers
v0x5d2d2a5942d0_0 .net "b", 0 0, L_0x5d2d2a8803b0;  alias, 1 drivers
v0x5d2d2a5943c0_0 .net "out", 0 0, L_0x5d2d2a87f870;  alias, 1 drivers
S_0x5d2d2a5944c0 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a592430;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a87fea0 .functor AND 1, L_0x5d2d2a87fe30, L_0x5d2d2a87fdc0, C4<1>, C4<1>;
L_0x5d2d2a87ffa0 .functor NOT 1, L_0x5d2d2a87fea0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5946f0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a87fea0;  1 drivers
v0x5d2d2a5947d0_0 .net "a", 0 0, L_0x5d2d2a87fe30;  alias, 1 drivers
v0x5d2d2a594890_0 .net "b", 0 0, L_0x5d2d2a87fdc0;  alias, 1 drivers
v0x5d2d2a594980_0 .net "out", 0 0, L_0x5d2d2a87ffa0;  alias, 1 drivers
S_0x5d2d2a594aa0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a592430;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a880010 .functor AND 1, L_0x5d2d2a880610, L_0x5d2d2a87fdc0, C4<1>, C4<1>;
L_0x5d2d2a880110 .functor NOT 1, L_0x5d2d2a880010, C4<0>, C4<0>, C4<0>;
v0x5d2d2a594cd0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a880010;  1 drivers
v0x5d2d2a594dd0_0 .net "a", 0 0, L_0x5d2d2a880610;  alias, 1 drivers
v0x5d2d2a594e90_0 .net "b", 0 0, L_0x5d2d2a87fdc0;  alias, 1 drivers
v0x5d2d2a594f30_0 .net "out", 0 0, L_0x5d2d2a880110;  alias, 1 drivers
S_0x5d2d2a595050 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a592430;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a87f8e0 .functor NOT 1, L_0x5d2d2a87f870, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5952c0_0 .net "a", 0 0, L_0x5d2d2a87f870;  alias, 1 drivers
v0x5d2d2a595380_0 .net "out", 0 0, L_0x5d2d2a87f8e0;  alias, 1 drivers
S_0x5d2d2a595480 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a592430;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a87f9e0 .functor NOT 1, L_0x5d2d2a8804e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5956a0_0 .net "a", 0 0, L_0x5d2d2a8804e0;  alias, 1 drivers
v0x5d2d2a595780_0 .net "out", 0 0, L_0x5d2d2a87f9e0;  alias, 1 drivers
S_0x5d2d2a5958d0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a592430;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a87fe30 .functor NOT 1, L_0x5d2d2a880610, C4<0>, C4<0>, C4<0>;
v0x5d2d2a595af0_0 .net "a", 0 0, L_0x5d2d2a880610;  alias, 1 drivers
v0x5d2d2a595bb0_0 .net "out", 0 0, L_0x5d2d2a87fe30;  alias, 1 drivers
S_0x5d2d2a595c70 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a592430;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a880180 .functor NOT 1, L_0x5d2d2a880110, C4<0>, C4<0>, C4<0>;
v0x5d2d2a595e90_0 .net "a", 0 0, L_0x5d2d2a880110;  alias, 1 drivers
v0x5d2d2a595f80_0 .net "out", 0 0, L_0x5d2d2a880180;  alias, 1 drivers
S_0x5d2d2a596af0 .scope generate, "rcpa2Loop[5]" "rcpa2Loop[5]" 4 16, 4 16 0, S_0x5d2d2a57f670;
 .timescale -9 -12;
P_0x5d2d2a596cf0 .param/l "i" 0 4 16, +C4<0101>;
S_0x5d2d2a596dd0 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a596af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a59aa50_0 .net "Y", 0 0, L_0x5d2d2a87eee0;  1 drivers
v0x5d2d2a59ab80_0 .net "a", 0 0, L_0x5d2d2a87f3f0;  1 drivers
v0x5d2d2a59ac40_0 .net "b", 0 0, L_0x5d2d2a87f490;  1 drivers
v0x5d2d2a59ad10_0 .net "cIn", 0 0, L_0x5d2d2a87f530;  1 drivers
v0x5d2d2a59ade0_0 .net "cOut", 0 0, L_0x5d2d2a87f2a0;  1 drivers
v0x5d2d2a59ae80_0 .net "fIn", 0 0, L_0x5d2d2a87f5d0;  1 drivers
v0x5d2d2a59af70_0 .net "fOut", 0 0, L_0x5d2d2a87ea00;  1 drivers
v0x5d2d2a59b010_0 .net "notCIn", 0 0, L_0x5d2d2a87eb00;  1 drivers
v0x5d2d2a59b0b0_0 .net "notCOut", 0 0, L_0x5d2d2a87f230;  1 drivers
v0x5d2d2a59b1e0_0 .net "notFIn", 0 0, L_0x5d2d2a87ef50;  1 drivers
v0x5d2d2a59b2d0_0 .net "notFOut", 0 0, L_0x5d2d2a87e990;  1 drivers
v0x5d2d2a59b3c0_0 .net "s", 0 0, L_0x5d2d2a87f0c0;  1 drivers
S_0x5d2d2a597060 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a596dd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a5982f0_0 .net "a", 0 0, L_0x5d2d2a87f3f0;  alias, 1 drivers
v0x5d2d2a5983c0_0 .net "b", 0 0, L_0x5d2d2a87f490;  alias, 1 drivers
v0x5d2d2a598490_0 .net "c", 0 0, L_0x5d2d2a87eb00;  alias, 1 drivers
v0x5d2d2a598590_0 .net "node1", 0 0, L_0x5d2d2a87ec70;  1 drivers
v0x5d2d2a598680_0 .net "node2", 0 0, L_0x5d2d2a87ece0;  1 drivers
v0x5d2d2a5987c0_0 .net "out", 0 0, L_0x5d2d2a87eee0;  alias, 1 drivers
S_0x5d2d2a5972d0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a597060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a87ede0 .functor AND 1, L_0x5d2d2a87ece0, L_0x5d2d2a87eb00, C4<1>, C4<1>;
L_0x5d2d2a87eee0 .functor NOT 1, L_0x5d2d2a87ede0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a597540_0 .net *"_ivl_0", 0 0, L_0x5d2d2a87ede0;  1 drivers
v0x5d2d2a597640_0 .net "a", 0 0, L_0x5d2d2a87ece0;  alias, 1 drivers
v0x5d2d2a597700_0 .net "b", 0 0, L_0x5d2d2a87eb00;  alias, 1 drivers
v0x5d2d2a5977a0_0 .net "out", 0 0, L_0x5d2d2a87eee0;  alias, 1 drivers
S_0x5d2d2a5978e0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a597060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a87ec00 .functor OR 1, L_0x5d2d2a87f3f0, L_0x5d2d2a87f490, C4<0>, C4<0>;
L_0x5d2d2a87ec70 .functor NOT 1, L_0x5d2d2a87ec00, C4<0>, C4<0>, C4<0>;
v0x5d2d2a597b10_0 .net *"_ivl_0", 0 0, L_0x5d2d2a87ec00;  1 drivers
v0x5d2d2a597c10_0 .net "a", 0 0, L_0x5d2d2a87f3f0;  alias, 1 drivers
v0x5d2d2a597cd0_0 .net "b", 0 0, L_0x5d2d2a87f490;  alias, 1 drivers
v0x5d2d2a597da0_0 .net "out", 0 0, L_0x5d2d2a87ec70;  alias, 1 drivers
S_0x5d2d2a597ee0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a597060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a87ece0 .functor NOT 1, L_0x5d2d2a87ec70, C4<0>, C4<0>, C4<0>;
v0x5d2d2a598130_0 .net "a", 0 0, L_0x5d2d2a87ec70;  alias, 1 drivers
v0x5d2d2a598200_0 .net "out", 0 0, L_0x5d2d2a87ece0;  alias, 1 drivers
S_0x5d2d2a598860 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a596dd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a87e800 .functor AND 1, L_0x5d2d2a87f3f0, L_0x5d2d2a87f490, C4<1>, C4<1>;
L_0x5d2d2a87e990 .functor NOT 1, L_0x5d2d2a87e800, C4<0>, C4<0>, C4<0>;
v0x5d2d2a598a90_0 .net *"_ivl_0", 0 0, L_0x5d2d2a87e800;  1 drivers
v0x5d2d2a598b90_0 .net "a", 0 0, L_0x5d2d2a87f3f0;  alias, 1 drivers
v0x5d2d2a598ca0_0 .net "b", 0 0, L_0x5d2d2a87f490;  alias, 1 drivers
v0x5d2d2a598d90_0 .net "out", 0 0, L_0x5d2d2a87e990;  alias, 1 drivers
S_0x5d2d2a598e90 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a596dd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a87efc0 .functor AND 1, L_0x5d2d2a87ef50, L_0x5d2d2a87eee0, C4<1>, C4<1>;
L_0x5d2d2a87f0c0 .functor NOT 1, L_0x5d2d2a87efc0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5990c0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a87efc0;  1 drivers
v0x5d2d2a5991a0_0 .net "a", 0 0, L_0x5d2d2a87ef50;  alias, 1 drivers
v0x5d2d2a599260_0 .net "b", 0 0, L_0x5d2d2a87eee0;  alias, 1 drivers
v0x5d2d2a599350_0 .net "out", 0 0, L_0x5d2d2a87f0c0;  alias, 1 drivers
S_0x5d2d2a599470 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a596dd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a87f130 .functor AND 1, L_0x5d2d2a87f5d0, L_0x5d2d2a87eee0, C4<1>, C4<1>;
L_0x5d2d2a87f230 .functor NOT 1, L_0x5d2d2a87f130, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5996a0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a87f130;  1 drivers
v0x5d2d2a5997a0_0 .net "a", 0 0, L_0x5d2d2a87f5d0;  alias, 1 drivers
v0x5d2d2a599860_0 .net "b", 0 0, L_0x5d2d2a87eee0;  alias, 1 drivers
v0x5d2d2a599900_0 .net "out", 0 0, L_0x5d2d2a87f230;  alias, 1 drivers
S_0x5d2d2a599a20 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a596dd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a87ea00 .functor NOT 1, L_0x5d2d2a87e990, C4<0>, C4<0>, C4<0>;
v0x5d2d2a599c90_0 .net "a", 0 0, L_0x5d2d2a87e990;  alias, 1 drivers
v0x5d2d2a599d50_0 .net "out", 0 0, L_0x5d2d2a87ea00;  alias, 1 drivers
S_0x5d2d2a599e50 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a596dd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a87eb00 .functor NOT 1, L_0x5d2d2a87f530, C4<0>, C4<0>, C4<0>;
v0x5d2d2a59a070_0 .net "a", 0 0, L_0x5d2d2a87f530;  alias, 1 drivers
v0x5d2d2a59a150_0 .net "out", 0 0, L_0x5d2d2a87eb00;  alias, 1 drivers
S_0x5d2d2a59a2a0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a596dd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a87ef50 .functor NOT 1, L_0x5d2d2a87f5d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a59a4c0_0 .net "a", 0 0, L_0x5d2d2a87f5d0;  alias, 1 drivers
v0x5d2d2a59a580_0 .net "out", 0 0, L_0x5d2d2a87ef50;  alias, 1 drivers
S_0x5d2d2a59a640 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a596dd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a87f2a0 .functor NOT 1, L_0x5d2d2a87f230, C4<0>, C4<0>, C4<0>;
v0x5d2d2a59a860_0 .net "a", 0 0, L_0x5d2d2a87f230;  alias, 1 drivers
v0x5d2d2a59a950_0 .net "out", 0 0, L_0x5d2d2a87f2a0;  alias, 1 drivers
S_0x5d2d2a59b4c0 .scope generate, "rcpa2Loop[6]" "rcpa2Loop[6]" 4 16, 4 16 0, S_0x5d2d2a57f670;
 .timescale -9 -12;
P_0x5d2d2a59b6c0 .param/l "i" 0 4 16, +C4<0110>;
S_0x5d2d2a59b7a0 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a59b4c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a59f420_0 .net "Y", 0 0, L_0x5d2d2a87df80;  1 drivers
v0x5d2d2a59f550_0 .net "a", 0 0, L_0x5d2d2a87e440;  1 drivers
v0x5d2d2a59f610_0 .net "b", 0 0, L_0x5d2d2a87e4e0;  1 drivers
v0x5d2d2a59f6e0_0 .net "cIn", 0 0, L_0x5d2d2a87e5d0;  1 drivers
v0x5d2d2a59f7b0_0 .net "cOut", 0 0, L_0x5d2d2a87e340;  1 drivers
v0x5d2d2a59f850_0 .net "fIn", 0 0, L_0x5d2d2a87e6c0;  1 drivers
v0x5d2d2a59f940_0 .net "fOut", 0 0, L_0x5d2d2a87daa0;  1 drivers
v0x5d2d2a59f9e0_0 .net "notCIn", 0 0, L_0x5d2d2a87dba0;  1 drivers
v0x5d2d2a59fa80_0 .net "notCOut", 0 0, L_0x5d2d2a87e2d0;  1 drivers
v0x5d2d2a59fbb0_0 .net "notFIn", 0 0, L_0x5d2d2a87dff0;  1 drivers
v0x5d2d2a59fca0_0 .net "notFOut", 0 0, L_0x5d2d2a87da30;  1 drivers
v0x5d2d2a59fd90_0 .net "s", 0 0, L_0x5d2d2a87e160;  1 drivers
S_0x5d2d2a59ba30 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a59b7a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a59ccc0_0 .net "a", 0 0, L_0x5d2d2a87e440;  alias, 1 drivers
v0x5d2d2a59cd90_0 .net "b", 0 0, L_0x5d2d2a87e4e0;  alias, 1 drivers
v0x5d2d2a59ce60_0 .net "c", 0 0, L_0x5d2d2a87dba0;  alias, 1 drivers
v0x5d2d2a59cf60_0 .net "node1", 0 0, L_0x5d2d2a87dd10;  1 drivers
v0x5d2d2a59d050_0 .net "node2", 0 0, L_0x5d2d2a87dd80;  1 drivers
v0x5d2d2a59d190_0 .net "out", 0 0, L_0x5d2d2a87df80;  alias, 1 drivers
S_0x5d2d2a59bca0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a59ba30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a87de80 .functor AND 1, L_0x5d2d2a87dd80, L_0x5d2d2a87dba0, C4<1>, C4<1>;
L_0x5d2d2a87df80 .functor NOT 1, L_0x5d2d2a87de80, C4<0>, C4<0>, C4<0>;
v0x5d2d2a59bf10_0 .net *"_ivl_0", 0 0, L_0x5d2d2a87de80;  1 drivers
v0x5d2d2a59c010_0 .net "a", 0 0, L_0x5d2d2a87dd80;  alias, 1 drivers
v0x5d2d2a59c0d0_0 .net "b", 0 0, L_0x5d2d2a87dba0;  alias, 1 drivers
v0x5d2d2a59c170_0 .net "out", 0 0, L_0x5d2d2a87df80;  alias, 1 drivers
S_0x5d2d2a59c2b0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a59ba30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a87dca0 .functor OR 1, L_0x5d2d2a87e440, L_0x5d2d2a87e4e0, C4<0>, C4<0>;
L_0x5d2d2a87dd10 .functor NOT 1, L_0x5d2d2a87dca0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a59c4e0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a87dca0;  1 drivers
v0x5d2d2a59c5e0_0 .net "a", 0 0, L_0x5d2d2a87e440;  alias, 1 drivers
v0x5d2d2a59c6a0_0 .net "b", 0 0, L_0x5d2d2a87e4e0;  alias, 1 drivers
v0x5d2d2a59c770_0 .net "out", 0 0, L_0x5d2d2a87dd10;  alias, 1 drivers
S_0x5d2d2a59c8b0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a59ba30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a87dd80 .functor NOT 1, L_0x5d2d2a87dd10, C4<0>, C4<0>, C4<0>;
v0x5d2d2a59cb00_0 .net "a", 0 0, L_0x5d2d2a87dd10;  alias, 1 drivers
v0x5d2d2a59cbd0_0 .net "out", 0 0, L_0x5d2d2a87dd80;  alias, 1 drivers
S_0x5d2d2a59d230 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a59b7a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a87d8a0 .functor AND 1, L_0x5d2d2a87e440, L_0x5d2d2a87e4e0, C4<1>, C4<1>;
L_0x5d2d2a87da30 .functor NOT 1, L_0x5d2d2a87d8a0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a59d460_0 .net *"_ivl_0", 0 0, L_0x5d2d2a87d8a0;  1 drivers
v0x5d2d2a59d560_0 .net "a", 0 0, L_0x5d2d2a87e440;  alias, 1 drivers
v0x5d2d2a59d670_0 .net "b", 0 0, L_0x5d2d2a87e4e0;  alias, 1 drivers
v0x5d2d2a59d760_0 .net "out", 0 0, L_0x5d2d2a87da30;  alias, 1 drivers
S_0x5d2d2a59d860 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a59b7a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a87e060 .functor AND 1, L_0x5d2d2a87dff0, L_0x5d2d2a87df80, C4<1>, C4<1>;
L_0x5d2d2a87e160 .functor NOT 1, L_0x5d2d2a87e060, C4<0>, C4<0>, C4<0>;
v0x5d2d2a59da90_0 .net *"_ivl_0", 0 0, L_0x5d2d2a87e060;  1 drivers
v0x5d2d2a59db70_0 .net "a", 0 0, L_0x5d2d2a87dff0;  alias, 1 drivers
v0x5d2d2a59dc30_0 .net "b", 0 0, L_0x5d2d2a87df80;  alias, 1 drivers
v0x5d2d2a59dd20_0 .net "out", 0 0, L_0x5d2d2a87e160;  alias, 1 drivers
S_0x5d2d2a59de40 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a59b7a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a87e1d0 .functor AND 1, L_0x5d2d2a87e6c0, L_0x5d2d2a87df80, C4<1>, C4<1>;
L_0x5d2d2a87e2d0 .functor NOT 1, L_0x5d2d2a87e1d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a59e070_0 .net *"_ivl_0", 0 0, L_0x5d2d2a87e1d0;  1 drivers
v0x5d2d2a59e170_0 .net "a", 0 0, L_0x5d2d2a87e6c0;  alias, 1 drivers
v0x5d2d2a59e230_0 .net "b", 0 0, L_0x5d2d2a87df80;  alias, 1 drivers
v0x5d2d2a59e2d0_0 .net "out", 0 0, L_0x5d2d2a87e2d0;  alias, 1 drivers
S_0x5d2d2a59e3f0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a59b7a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a87daa0 .functor NOT 1, L_0x5d2d2a87da30, C4<0>, C4<0>, C4<0>;
v0x5d2d2a59e660_0 .net "a", 0 0, L_0x5d2d2a87da30;  alias, 1 drivers
v0x5d2d2a59e720_0 .net "out", 0 0, L_0x5d2d2a87daa0;  alias, 1 drivers
S_0x5d2d2a59e820 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a59b7a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a87dba0 .functor NOT 1, L_0x5d2d2a87e5d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a59ea40_0 .net "a", 0 0, L_0x5d2d2a87e5d0;  alias, 1 drivers
v0x5d2d2a59eb20_0 .net "out", 0 0, L_0x5d2d2a87dba0;  alias, 1 drivers
S_0x5d2d2a59ec70 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a59b7a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a87dff0 .functor NOT 1, L_0x5d2d2a87e6c0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a59ee90_0 .net "a", 0 0, L_0x5d2d2a87e6c0;  alias, 1 drivers
v0x5d2d2a59ef50_0 .net "out", 0 0, L_0x5d2d2a87dff0;  alias, 1 drivers
S_0x5d2d2a59f010 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a59b7a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a87e340 .functor NOT 1, L_0x5d2d2a87e2d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a59f230_0 .net "a", 0 0, L_0x5d2d2a87e2d0;  alias, 1 drivers
v0x5d2d2a59f320_0 .net "out", 0 0, L_0x5d2d2a87e340;  alias, 1 drivers
S_0x5d2d2a59fe90 .scope generate, "rcpa2Loop[7]" "rcpa2Loop[7]" 4 16, 4 16 0, S_0x5d2d2a57f670;
 .timescale -9 -12;
P_0x5d2d2a5a0090 .param/l "i" 0 4 16, +C4<0111>;
S_0x5d2d2a5a0170 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a59fe90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a5a3df0_0 .net "Y", 0 0, L_0x5d2d2a87d110;  1 drivers
v0x5d2d2a5a3f20_0 .net "a", 0 0, L_0x5d2d2a87d620;  1 drivers
v0x5d2d2a5a3fe0_0 .net "b", 0 0, L_0x5d2d2a87d6c0;  1 drivers
v0x5d2d2a5a40b0_0 .net "cIn", 0 0, L_0x5d2d2a87d760;  1 drivers
v0x5d2d2a5a4180_0 .net "cOut", 0 0, L_0x5d2d2a87d4d0;  1 drivers
v0x5d2d2a5a4220_0 .net "fIn", 0 0, L_0x5d2d2a87d800;  1 drivers
v0x5d2d2a5a4310_0 .net "fOut", 0 0, L_0x5d2d2a87ccc0;  1 drivers
v0x5d2d2a5a43b0_0 .net "notCIn", 0 0, L_0x5d2d2a87cd30;  1 drivers
v0x5d2d2a5a4450_0 .net "notCOut", 0 0, L_0x5d2d2a87d460;  1 drivers
v0x5d2d2a5a4580_0 .net "notFIn", 0 0, L_0x5d2d2a87d180;  1 drivers
v0x5d2d2a5a4670_0 .net "notFOut", 0 0, L_0x5d2d2a87cc50;  1 drivers
v0x5d2d2a5a4760_0 .net "s", 0 0, L_0x5d2d2a87d2f0;  1 drivers
S_0x5d2d2a5a0400 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a5a0170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a5a1690_0 .net "a", 0 0, L_0x5d2d2a87d620;  alias, 1 drivers
v0x5d2d2a5a1760_0 .net "b", 0 0, L_0x5d2d2a87d6c0;  alias, 1 drivers
v0x5d2d2a5a1830_0 .net "c", 0 0, L_0x5d2d2a87cd30;  alias, 1 drivers
v0x5d2d2a5a1930_0 .net "node1", 0 0, L_0x5d2d2a87cea0;  1 drivers
v0x5d2d2a5a1a20_0 .net "node2", 0 0, L_0x5d2d2a87cf10;  1 drivers
v0x5d2d2a5a1b60_0 .net "out", 0 0, L_0x5d2d2a87d110;  alias, 1 drivers
S_0x5d2d2a5a0670 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a5a0400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a87d010 .functor AND 1, L_0x5d2d2a87cf10, L_0x5d2d2a87cd30, C4<1>, C4<1>;
L_0x5d2d2a87d110 .functor NOT 1, L_0x5d2d2a87d010, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5a08e0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a87d010;  1 drivers
v0x5d2d2a5a09e0_0 .net "a", 0 0, L_0x5d2d2a87cf10;  alias, 1 drivers
v0x5d2d2a5a0aa0_0 .net "b", 0 0, L_0x5d2d2a87cd30;  alias, 1 drivers
v0x5d2d2a5a0b40_0 .net "out", 0 0, L_0x5d2d2a87d110;  alias, 1 drivers
S_0x5d2d2a5a0c80 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a5a0400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a87ce30 .functor OR 1, L_0x5d2d2a87d620, L_0x5d2d2a87d6c0, C4<0>, C4<0>;
L_0x5d2d2a87cea0 .functor NOT 1, L_0x5d2d2a87ce30, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5a0eb0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a87ce30;  1 drivers
v0x5d2d2a5a0fb0_0 .net "a", 0 0, L_0x5d2d2a87d620;  alias, 1 drivers
v0x5d2d2a5a1070_0 .net "b", 0 0, L_0x5d2d2a87d6c0;  alias, 1 drivers
v0x5d2d2a5a1140_0 .net "out", 0 0, L_0x5d2d2a87cea0;  alias, 1 drivers
S_0x5d2d2a5a1280 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a5a0400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a87cf10 .functor NOT 1, L_0x5d2d2a87cea0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5a14d0_0 .net "a", 0 0, L_0x5d2d2a87cea0;  alias, 1 drivers
v0x5d2d2a5a15a0_0 .net "out", 0 0, L_0x5d2d2a87cf10;  alias, 1 drivers
S_0x5d2d2a5a1c00 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a5a0170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a87cb90 .functor AND 1, L_0x5d2d2a87d620, L_0x5d2d2a87d6c0, C4<1>, C4<1>;
L_0x5d2d2a87cc50 .functor NOT 1, L_0x5d2d2a87cb90, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5a1e30_0 .net *"_ivl_0", 0 0, L_0x5d2d2a87cb90;  1 drivers
v0x5d2d2a5a1f30_0 .net "a", 0 0, L_0x5d2d2a87d620;  alias, 1 drivers
v0x5d2d2a5a2040_0 .net "b", 0 0, L_0x5d2d2a87d6c0;  alias, 1 drivers
v0x5d2d2a5a2130_0 .net "out", 0 0, L_0x5d2d2a87cc50;  alias, 1 drivers
S_0x5d2d2a5a2230 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a5a0170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a87d1f0 .functor AND 1, L_0x5d2d2a87d180, L_0x5d2d2a87d110, C4<1>, C4<1>;
L_0x5d2d2a87d2f0 .functor NOT 1, L_0x5d2d2a87d1f0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5a2460_0 .net *"_ivl_0", 0 0, L_0x5d2d2a87d1f0;  1 drivers
v0x5d2d2a5a2540_0 .net "a", 0 0, L_0x5d2d2a87d180;  alias, 1 drivers
v0x5d2d2a5a2600_0 .net "b", 0 0, L_0x5d2d2a87d110;  alias, 1 drivers
v0x5d2d2a5a26f0_0 .net "out", 0 0, L_0x5d2d2a87d2f0;  alias, 1 drivers
S_0x5d2d2a5a2810 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a5a0170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a87d360 .functor AND 1, L_0x5d2d2a87d800, L_0x5d2d2a87d110, C4<1>, C4<1>;
L_0x5d2d2a87d460 .functor NOT 1, L_0x5d2d2a87d360, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5a2a40_0 .net *"_ivl_0", 0 0, L_0x5d2d2a87d360;  1 drivers
v0x5d2d2a5a2b40_0 .net "a", 0 0, L_0x5d2d2a87d800;  alias, 1 drivers
v0x5d2d2a5a2c00_0 .net "b", 0 0, L_0x5d2d2a87d110;  alias, 1 drivers
v0x5d2d2a5a2ca0_0 .net "out", 0 0, L_0x5d2d2a87d460;  alias, 1 drivers
S_0x5d2d2a5a2dc0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a5a0170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a87ccc0 .functor NOT 1, L_0x5d2d2a87cc50, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5a3030_0 .net "a", 0 0, L_0x5d2d2a87cc50;  alias, 1 drivers
v0x5d2d2a5a30f0_0 .net "out", 0 0, L_0x5d2d2a87ccc0;  alias, 1 drivers
S_0x5d2d2a5a31f0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a5a0170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a87cd30 .functor NOT 1, L_0x5d2d2a87d760, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5a3410_0 .net "a", 0 0, L_0x5d2d2a87d760;  alias, 1 drivers
v0x5d2d2a5a34f0_0 .net "out", 0 0, L_0x5d2d2a87cd30;  alias, 1 drivers
S_0x5d2d2a5a3640 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a5a0170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a87d180 .functor NOT 1, L_0x5d2d2a87d800, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5a3860_0 .net "a", 0 0, L_0x5d2d2a87d800;  alias, 1 drivers
v0x5d2d2a5a3920_0 .net "out", 0 0, L_0x5d2d2a87d180;  alias, 1 drivers
S_0x5d2d2a5a39e0 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a5a0170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a87d4d0 .functor NOT 1, L_0x5d2d2a87d460, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5a3c00_0 .net "a", 0 0, L_0x5d2d2a87d460;  alias, 1 drivers
v0x5d2d2a5a3cf0_0 .net "out", 0 0, L_0x5d2d2a87d4d0;  alias, 1 drivers
S_0x5d2d2a5a5010 .scope module, "nBitRippleCarryAdderInst" "nBitRippleCarryAdder" 3 23, 8 3 0, S_0x5d2d2a57edf0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 8 "A";
    .port_info 3 /INPUT 8 "B";
    .port_info 4 /INPUT 1 "cin";
P_0x5d2d2a5a51f0 .param/l "N" 0 8 3, +C4<00000000000000000000000000001000>;
L_0x5d2d2a8877e0 .functor BUFZ 8, L_0x5d2d2a887130, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5d2d2a5ab520_0 .net "A", 7 0, L_0x5d2d2a887b60;  1 drivers
v0x5d2d2a5ab620_0 .net "B", 7 0, L_0x5d2d2a887c00;  1 drivers
v0x5d2d2a5ab700_0 .net "carryMiddle", 7 0, L_0x5d2d2a886a00;  1 drivers
v0x5d2d2a5ab7c0_0 .net "cin", 0 0, L_0x5d2d2a884e70;  alias, 1 drivers
v0x5d2d2a5ab8b0_0 .net "cout", 0 0, L_0x5d2d2a8878a0;  alias, 1 drivers
v0x5d2d2a5ab9c0_0 .net "sum", 7 0, L_0x5d2d2a8877e0;  1 drivers
v0x5d2d2a5abaa0_0 .net "sum11", 7 0, L_0x5d2d2a887130;  1 drivers
L_0x5d2d2a8853b0 .part L_0x5d2d2a887b60, 0, 1;
L_0x5d2d2a885450 .part L_0x5d2d2a887c00, 0, 1;
L_0x5d2d2a8855d0 .part L_0x5d2d2a887b60, 1, 1;
L_0x5d2d2a885670 .part L_0x5d2d2a887c00, 1, 1;
L_0x5d2d2a885760 .part L_0x5d2d2a886a00, 0, 1;
L_0x5d2d2a8859d0 .part L_0x5d2d2a887b60, 2, 1;
L_0x5d2d2a885a70 .part L_0x5d2d2a887c00, 2, 1;
L_0x5d2d2a885b10 .part L_0x5d2d2a886a00, 1, 1;
L_0x5d2d2a885e20 .part L_0x5d2d2a887b60, 3, 1;
L_0x5d2d2a885ec0 .part L_0x5d2d2a887c00, 3, 1;
L_0x5d2d2a885f60 .part L_0x5d2d2a886a00, 2, 1;
L_0x5d2d2a886130 .part L_0x5d2d2a887b60, 4, 1;
L_0x5d2d2a886240 .part L_0x5d2d2a887c00, 4, 1;
L_0x5d2d2a8862e0 .part L_0x5d2d2a886a00, 3, 1;
L_0x5d2d2a886520 .part L_0x5d2d2a887b60, 5, 1;
L_0x5d2d2a8865c0 .part L_0x5d2d2a887c00, 5, 1;
L_0x5d2d2a8866f0 .part L_0x5d2d2a886a00, 4, 1;
L_0x5d2d2a886960 .part L_0x5d2d2a887b60, 6, 1;
L_0x5d2d2a886aa0 .part L_0x5d2d2a887c00, 6, 1;
L_0x5d2d2a886b40 .part L_0x5d2d2a886a00, 5, 1;
LS_0x5d2d2a886a00_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a885340, L_0x5d2d2a885560, L_0x5d2d2a885870, L_0x5d2d2a885cc0;
LS_0x5d2d2a886a00_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a886070, L_0x5d2d2a886410, L_0x5d2d2a886800, L_0x5d2d2a886d00;
L_0x5d2d2a886a00 .concat8 [ 4 4 0 0], LS_0x5d2d2a886a00_0_0, LS_0x5d2d2a886a00_0_4;
LS_0x5d2d2a887130_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a884f10, L_0x5d2d2a8854f0, L_0x5d2d2a885800, L_0x5d2d2a885c50;
LS_0x5d2d2a887130_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a886000, L_0x5d2d2a8861d0, L_0x5d2d2a886790, L_0x5d2d2a886c90;
L_0x5d2d2a887130 .concat8 [ 4 4 0 0], LS_0x5d2d2a887130_0_0, LS_0x5d2d2a887130_0_4;
L_0x5d2d2a886be0 .part L_0x5d2d2a887b60, 7, 1;
L_0x5d2d2a887560 .part L_0x5d2d2a887c00, 7, 1;
L_0x5d2d2a8874a0 .part L_0x5d2d2a886a00, 6, 1;
L_0x5d2d2a8878a0 .part L_0x5d2d2a886a00, 7, 1;
S_0x5d2d2a5a53d0 .scope generate, "genAdder[0]" "genAdder[0]" 8 9, 8 9 0, S_0x5d2d2a5a5010;
 .timescale -9 -12;
P_0x5d2d2a5a55d0 .param/l "i" 0 8 9, +C4<00>;
S_0x5d2d2a5a56b0 .scope generate, "genblk2" "genblk2" 8 10, 8 10 0, S_0x5d2d2a5a53d0;
 .timescale -9 -12;
S_0x5d2d2a5a5890 .scope module, "f" "FA" 8 11, 9 33 0, S_0x5d2d2a5a56b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a884f10 .udp UDP_sumOut, L_0x5d2d2a8853b0, L_0x5d2d2a885450, L_0x5d2d2a884e70;
L_0x5d2d2a885340 .udp UDP_carryOut, L_0x5d2d2a8853b0, L_0x5d2d2a885450, L_0x5d2d2a884e70;
v0x5d2d2a5a5b40_0 .net "A", 0 0, L_0x5d2d2a8853b0;  1 drivers
v0x5d2d2a5a5c20_0 .net "B", 0 0, L_0x5d2d2a885450;  1 drivers
v0x5d2d2a5a5ce0_0 .net "Cin", 0 0, L_0x5d2d2a884e70;  alias, 1 drivers
v0x5d2d2a5a5de0_0 .net "Cout", 0 0, L_0x5d2d2a885340;  1 drivers
v0x5d2d2a5a5e80_0 .net "sum", 0 0, L_0x5d2d2a884f10;  1 drivers
S_0x5d2d2a5a6010 .scope generate, "genAdder[1]" "genAdder[1]" 8 9, 8 9 0, S_0x5d2d2a5a5010;
 .timescale -9 -12;
P_0x5d2d2a5a6230 .param/l "i" 0 8 9, +C4<01>;
S_0x5d2d2a5a62f0 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a5a6010;
 .timescale -9 -12;
S_0x5d2d2a5a64d0 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a5a62f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a8854f0 .udp UDP_sumOut, L_0x5d2d2a8855d0, L_0x5d2d2a885670, L_0x5d2d2a885760;
L_0x5d2d2a885560 .udp UDP_carryOut, L_0x5d2d2a8855d0, L_0x5d2d2a885670, L_0x5d2d2a885760;
v0x5d2d2a5a6750_0 .net "A", 0 0, L_0x5d2d2a8855d0;  1 drivers
v0x5d2d2a5a6830_0 .net "B", 0 0, L_0x5d2d2a885670;  1 drivers
v0x5d2d2a5a68f0_0 .net "Cin", 0 0, L_0x5d2d2a885760;  1 drivers
v0x5d2d2a5a69c0_0 .net "Cout", 0 0, L_0x5d2d2a885560;  1 drivers
v0x5d2d2a5a6a80_0 .net "sum", 0 0, L_0x5d2d2a8854f0;  1 drivers
S_0x5d2d2a5a6c30 .scope generate, "genAdder[2]" "genAdder[2]" 8 9, 8 9 0, S_0x5d2d2a5a5010;
 .timescale -9 -12;
P_0x5d2d2a5a6e30 .param/l "i" 0 8 9, +C4<010>;
S_0x5d2d2a5a6ef0 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a5a6c30;
 .timescale -9 -12;
S_0x5d2d2a5a70d0 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a5a6ef0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a885800 .udp UDP_sumOut, L_0x5d2d2a8859d0, L_0x5d2d2a885a70, L_0x5d2d2a885b10;
L_0x5d2d2a885870 .udp UDP_carryOut, L_0x5d2d2a8859d0, L_0x5d2d2a885a70, L_0x5d2d2a885b10;
v0x5d2d2a5a7380_0 .net "A", 0 0, L_0x5d2d2a8859d0;  1 drivers
v0x5d2d2a5a7460_0 .net "B", 0 0, L_0x5d2d2a885a70;  1 drivers
v0x5d2d2a5a7520_0 .net "Cin", 0 0, L_0x5d2d2a885b10;  1 drivers
v0x5d2d2a5a75f0_0 .net "Cout", 0 0, L_0x5d2d2a885870;  1 drivers
v0x5d2d2a5a76b0_0 .net "sum", 0 0, L_0x5d2d2a885800;  1 drivers
S_0x5d2d2a5a7860 .scope generate, "genAdder[3]" "genAdder[3]" 8 9, 8 9 0, S_0x5d2d2a5a5010;
 .timescale -9 -12;
P_0x5d2d2a5a7a60 .param/l "i" 0 8 9, +C4<011>;
S_0x5d2d2a5a7b40 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a5a7860;
 .timescale -9 -12;
S_0x5d2d2a5a7d20 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a5a7b40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a885c50 .udp UDP_sumOut, L_0x5d2d2a885e20, L_0x5d2d2a885ec0, L_0x5d2d2a885f60;
L_0x5d2d2a885cc0 .udp UDP_carryOut, L_0x5d2d2a885e20, L_0x5d2d2a885ec0, L_0x5d2d2a885f60;
v0x5d2d2a5a7fa0_0 .net "A", 0 0, L_0x5d2d2a885e20;  1 drivers
v0x5d2d2a5a8080_0 .net "B", 0 0, L_0x5d2d2a885ec0;  1 drivers
v0x5d2d2a5a8140_0 .net "Cin", 0 0, L_0x5d2d2a885f60;  1 drivers
v0x5d2d2a5a8210_0 .net "Cout", 0 0, L_0x5d2d2a885cc0;  1 drivers
v0x5d2d2a5a82d0_0 .net "sum", 0 0, L_0x5d2d2a885c50;  1 drivers
S_0x5d2d2a5a8480 .scope generate, "genAdder[4]" "genAdder[4]" 8 9, 8 9 0, S_0x5d2d2a5a5010;
 .timescale -9 -12;
P_0x5d2d2a5a86d0 .param/l "i" 0 8 9, +C4<0100>;
S_0x5d2d2a5a87b0 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a5a8480;
 .timescale -9 -12;
S_0x5d2d2a5a8990 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a5a87b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a886000 .udp UDP_sumOut, L_0x5d2d2a886130, L_0x5d2d2a886240, L_0x5d2d2a8862e0;
L_0x5d2d2a886070 .udp UDP_carryOut, L_0x5d2d2a886130, L_0x5d2d2a886240, L_0x5d2d2a8862e0;
v0x5d2d2a5a8c10_0 .net "A", 0 0, L_0x5d2d2a886130;  1 drivers
v0x5d2d2a5a8cf0_0 .net "B", 0 0, L_0x5d2d2a886240;  1 drivers
v0x5d2d2a5a8db0_0 .net "Cin", 0 0, L_0x5d2d2a8862e0;  1 drivers
v0x5d2d2a5a8e50_0 .net "Cout", 0 0, L_0x5d2d2a886070;  1 drivers
v0x5d2d2a5a8f10_0 .net "sum", 0 0, L_0x5d2d2a886000;  1 drivers
S_0x5d2d2a5a90c0 .scope generate, "genAdder[5]" "genAdder[5]" 8 9, 8 9 0, S_0x5d2d2a5a5010;
 .timescale -9 -12;
P_0x5d2d2a5a92c0 .param/l "i" 0 8 9, +C4<0101>;
S_0x5d2d2a5a93a0 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a5a90c0;
 .timescale -9 -12;
S_0x5d2d2a5a9580 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a5a93a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a8861d0 .udp UDP_sumOut, L_0x5d2d2a886520, L_0x5d2d2a8865c0, L_0x5d2d2a8866f0;
L_0x5d2d2a886410 .udp UDP_carryOut, L_0x5d2d2a886520, L_0x5d2d2a8865c0, L_0x5d2d2a8866f0;
v0x5d2d2a5a9800_0 .net "A", 0 0, L_0x5d2d2a886520;  1 drivers
v0x5d2d2a5a98e0_0 .net "B", 0 0, L_0x5d2d2a8865c0;  1 drivers
v0x5d2d2a5a99a0_0 .net "Cin", 0 0, L_0x5d2d2a8866f0;  1 drivers
v0x5d2d2a5a9a70_0 .net "Cout", 0 0, L_0x5d2d2a886410;  1 drivers
v0x5d2d2a5a9b30_0 .net "sum", 0 0, L_0x5d2d2a8861d0;  1 drivers
S_0x5d2d2a5a9ce0 .scope generate, "genAdder[6]" "genAdder[6]" 8 9, 8 9 0, S_0x5d2d2a5a5010;
 .timescale -9 -12;
P_0x5d2d2a5a9ee0 .param/l "i" 0 8 9, +C4<0110>;
S_0x5d2d2a5a9fc0 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a5a9ce0;
 .timescale -9 -12;
S_0x5d2d2a5aa1a0 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a5a9fc0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a886790 .udp UDP_sumOut, L_0x5d2d2a886960, L_0x5d2d2a886aa0, L_0x5d2d2a886b40;
L_0x5d2d2a886800 .udp UDP_carryOut, L_0x5d2d2a886960, L_0x5d2d2a886aa0, L_0x5d2d2a886b40;
v0x5d2d2a5aa420_0 .net "A", 0 0, L_0x5d2d2a886960;  1 drivers
v0x5d2d2a5aa500_0 .net "B", 0 0, L_0x5d2d2a886aa0;  1 drivers
v0x5d2d2a5aa5c0_0 .net "Cin", 0 0, L_0x5d2d2a886b40;  1 drivers
v0x5d2d2a5aa690_0 .net "Cout", 0 0, L_0x5d2d2a886800;  1 drivers
v0x5d2d2a5aa750_0 .net "sum", 0 0, L_0x5d2d2a886790;  1 drivers
S_0x5d2d2a5aa900 .scope generate, "genAdder[7]" "genAdder[7]" 8 9, 8 9 0, S_0x5d2d2a5a5010;
 .timescale -9 -12;
P_0x5d2d2a5aab00 .param/l "i" 0 8 9, +C4<0111>;
S_0x5d2d2a5aabe0 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a5aa900;
 .timescale -9 -12;
S_0x5d2d2a5aadc0 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a5aabe0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a886c90 .udp UDP_sumOut, L_0x5d2d2a886be0, L_0x5d2d2a887560, L_0x5d2d2a8874a0;
L_0x5d2d2a886d00 .udp UDP_carryOut, L_0x5d2d2a886be0, L_0x5d2d2a887560, L_0x5d2d2a8874a0;
v0x5d2d2a5ab040_0 .net "A", 0 0, L_0x5d2d2a886be0;  1 drivers
v0x5d2d2a5ab120_0 .net "B", 0 0, L_0x5d2d2a887560;  1 drivers
v0x5d2d2a5ab1e0_0 .net "Cin", 0 0, L_0x5d2d2a8874a0;  1 drivers
v0x5d2d2a5ab2b0_0 .net "Cout", 0 0, L_0x5d2d2a886d00;  1 drivers
v0x5d2d2a5ab370_0 .net "sum", 0 0, L_0x5d2d2a886c90;  1 drivers
S_0x5d2d2a5ac170 .scope module, "HybridAdderLayer3_3" "HybridAdder" 2 212, 3 1 0, S_0x5d2d2a3c7af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /OUTPUT 16 "sum";
    .port_info 3 /OUTPUT 1 "cout";
P_0x5d2d2a5ac350 .param/l "N1" 0 3 1, +C4<00000000000000000000000000001000>;
P_0x5d2d2a5ac390 .param/l "N2" 0 3 1, +C4<00000000000000000000000000001000>;
P_0x5d2d2a5ac3d0 .param/l "addOrSub" 0 3 1, +C4<00000000000000000000000000000001>;
v0x5d2d2a5f8fa0_0 .net "A", 15 0, L_0x5d2d2a81dab0;  alias, 1 drivers
v0x5d2d2a5f9080_0 .net "B", 15 0, L_0x5d2d2a841b70;  alias, 1 drivers
v0x5d2d2a5f9120_0 .net "cout", 0 0, L_0x5d2d2a893350;  1 drivers
v0x5d2d2a5f9220_0 .net "fn", 0 0, L_0x5d2d2a890810;  1 drivers
v0x5d2d2a5f92c0_0 .net "selectedB", 15 0, L_0x5d2d2a887d10;  1 drivers
v0x5d2d2a5f93b0_0 .net "sum", 15 0, L_0x5d2d2a8930b0;  alias, 1 drivers
L_0x5d2d2a890ba0 .part L_0x5d2d2a81dab0, 0, 8;
L_0x5d2d2a890c40 .part L_0x5d2d2a887d10, 0, 8;
L_0x5d2d2a8930b0 .concat8 [ 8 8 0 0], L_0x5d2d2a8902a0, L_0x5d2d2a893290;
L_0x5d2d2a893610 .part L_0x5d2d2a81dab0, 8, 8;
L_0x5d2d2a8936b0 .part L_0x5d2d2a887d10, 8, 8;
S_0x5d2d2a5ac610 .scope generate, "genblk2" "genblk2" 3 10, 3 10 0, S_0x5d2d2a5ac170;
 .timescale -9 -12;
L_0x5d2d2a887ca0 .functor NOT 16, L_0x5d2d2a841b70, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5d2d2a5ac810_0 .net *"_ivl_0", 15 0, L_0x5d2d2a887ca0;  1 drivers
L_0x7347fc2c2960 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5ac910_0 .net/2u *"_ivl_2", 15 0, L_0x7347fc2c2960;  1 drivers
L_0x5d2d2a887d10 .arith/sum 16, L_0x5d2d2a887ca0, L_0x7347fc2c2960;
S_0x5d2d2a5ac9f0 .scope module, "nBitRcpa2Inst" "nBitRcpa2" 3 17, 4 1 0, S_0x5d2d2a5ac170;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /OUTPUT 8 "sum";
    .port_info 3 /OUTPUT 1 "fn";
P_0x5d2d2a5acbf0 .param/l "N" 0 4 1, +C4<00000000000000000000000000001000>;
v0x5d2d2a5f1be0_0 .net "A", 7 0, L_0x5d2d2a890ba0;  1 drivers
v0x5d2d2a5f1ce0_0 .net "B", 7 0, L_0x5d2d2a890c40;  1 drivers
v0x5d2d2a5f1dc0_0 .net "F", 8 0, L_0x5d2d2a8909d0;  1 drivers
v0x5d2d2a5f1e80_0 .net *"_ivl_85", 0 0, L_0x5d2d2a890930;  1 drivers
L_0x7347fc2c29a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5f1f60_0 .net/2u *"_ivl_89", 0 0, L_0x7347fc2c29a8;  1 drivers
v0x5d2d2a5f2090_0 .net "carry", 8 0, L_0x5d2d2a890770;  1 drivers
v0x5d2d2a5f2170_0 .net "fn", 0 0, L_0x5d2d2a890810;  alias, 1 drivers
v0x5d2d2a5f2230_0 .net "sum", 7 0, L_0x5d2d2a8902a0;  1 drivers
L_0x5d2d2a888840 .part L_0x5d2d2a890ba0, 7, 1;
L_0x5d2d2a8888e0 .part L_0x5d2d2a890c40, 7, 1;
L_0x5d2d2a888980 .part L_0x5d2d2a890770, 8, 1;
L_0x5d2d2a888a20 .part L_0x5d2d2a8909d0, 7, 1;
L_0x5d2d2a889660 .part L_0x5d2d2a890ba0, 6, 1;
L_0x5d2d2a889700 .part L_0x5d2d2a890c40, 6, 1;
L_0x5d2d2a8897f0 .part L_0x5d2d2a890770, 7, 1;
L_0x5d2d2a8898e0 .part L_0x5d2d2a8909d0, 6, 1;
L_0x5d2d2a88a850 .part L_0x5d2d2a890ba0, 5, 1;
L_0x5d2d2a88a8f0 .part L_0x5d2d2a890c40, 5, 1;
L_0x5d2d2a88a9f0 .part L_0x5d2d2a890770, 6, 1;
L_0x5d2d2a88aa90 .part L_0x5d2d2a8909d0, 5, 1;
L_0x5d2d2a88b9c0 .part L_0x5d2d2a890ba0, 4, 1;
L_0x5d2d2a88baf0 .part L_0x5d2d2a890c40, 4, 1;
L_0x5d2d2a88bc20 .part L_0x5d2d2a890770, 5, 1;
L_0x5d2d2a88bd50 .part L_0x5d2d2a8909d0, 4, 1;
L_0x5d2d2a88ccc0 .part L_0x5d2d2a890ba0, 3, 1;
L_0x5d2d2a88cd60 .part L_0x5d2d2a890c40, 3, 1;
L_0x5d2d2a88cea0 .part L_0x5d2d2a890770, 4, 1;
L_0x5d2d2a88cf40 .part L_0x5d2d2a8909d0, 3, 1;
L_0x5d2d2a88ce00 .part L_0x5d2d2a890ba0, 2, 1;
L_0x5d2d2a88de20 .part L_0x5d2d2a890c40, 2, 1;
L_0x5d2d2a88cfe0 .part L_0x5d2d2a890770, 3, 1;
L_0x5d2d2a88df80 .part L_0x5d2d2a8909d0, 2, 1;
L_0x5d2d2a88ee60 .part L_0x5d2d2a890ba0, 1, 1;
L_0x5d2d2a88ef00 .part L_0x5d2d2a890c40, 1, 1;
L_0x5d2d2a88e020 .part L_0x5d2d2a890770, 2, 1;
L_0x5d2d2a88f080 .part L_0x5d2d2a8909d0, 1, 1;
L_0x5d2d2a88ff40 .part L_0x5d2d2a890ba0, 0, 1;
L_0x5d2d2a8900f0 .part L_0x5d2d2a890c40, 0, 1;
L_0x5d2d2a88f120 .part L_0x5d2d2a890770, 1, 1;
L_0x5d2d2a8904b0 .part L_0x5d2d2a8909d0, 0, 1;
LS_0x5d2d2a8902a0_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a88fbc0, L_0x5d2d2a88eae0, L_0x5d2d2a88daa0, L_0x5d2d2a88c940;
LS_0x5d2d2a8902a0_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a88b640, L_0x5d2d2a88a480, L_0x5d2d2a889380, L_0x5d2d2a888510;
L_0x5d2d2a8902a0 .concat8 [ 4 4 0 0], LS_0x5d2d2a8902a0_0_0, LS_0x5d2d2a8902a0_0_4;
LS_0x5d2d2a890770_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a88fe00, L_0x5d2d2a88ed20, L_0x5d2d2a88dce0, L_0x5d2d2a88cb80;
LS_0x5d2d2a890770_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a88b880, L_0x5d2d2a88a6c0, L_0x5d2d2a889560, L_0x5d2d2a8886f0;
LS_0x5d2d2a890770_0_8 .concat8 [ 1 0 0 0], L_0x5d2d2a890930;
L_0x5d2d2a890770 .concat8 [ 4 4 1 0], LS_0x5d2d2a890770_0_0, LS_0x5d2d2a890770_0_4, LS_0x5d2d2a890770_0_8;
L_0x5d2d2a890930 .part L_0x5d2d2a8909d0, 8, 1;
LS_0x5d2d2a8909d0_0_0 .concat8 [ 1 1 1 1], L_0x7347fc2c29a8, L_0x5d2d2a88f3a0, L_0x5d2d2a88e280, L_0x5d2d2a88d240;
LS_0x5d2d2a8909d0_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a88c0e0, L_0x5d2d2a88ade0, L_0x5d2d2a889c20, L_0x5d2d2a888cc0;
LS_0x5d2d2a8909d0_0_8 .concat8 [ 1 0 0 0], L_0x5d2d2a887ee0;
L_0x5d2d2a8909d0 .concat8 [ 4 4 1 0], LS_0x5d2d2a8909d0_0_0, LS_0x5d2d2a8909d0_0_4, LS_0x5d2d2a8909d0_0_8;
L_0x5d2d2a890810 .part L_0x5d2d2a8909d0, 8, 1;
S_0x5d2d2a5acd60 .scope generate, "rcpa2Loop[0]" "rcpa2Loop[0]" 4 16, 4 16 0, S_0x5d2d2a5ac9f0;
 .timescale -9 -12;
P_0x5d2d2a5acf60 .param/l "i" 0 4 16, +C4<00>;
S_0x5d2d2a5ad040 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a5acd60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a5b0d20_0 .net "Y", 0 0, L_0x5d2d2a88f960;  1 drivers
v0x5d2d2a5b0dc0_0 .net "a", 0 0, L_0x5d2d2a88ff40;  1 drivers
v0x5d2d2a5b0e80_0 .net "b", 0 0, L_0x5d2d2a8900f0;  1 drivers
v0x5d2d2a5b0f50_0 .net "cIn", 0 0, L_0x5d2d2a88f120;  1 drivers
v0x5d2d2a5b1020_0 .net "cOut", 0 0, L_0x5d2d2a88fe00;  1 drivers
v0x5d2d2a5b10c0_0 .net "fIn", 0 0, L_0x5d2d2a8904b0;  1 drivers
v0x5d2d2a5b11b0_0 .net "fOut", 0 0, L_0x5d2d2a88f3a0;  1 drivers
v0x5d2d2a5b1250_0 .net "notCIn", 0 0, L_0x5d2d2a88f4a0;  1 drivers
v0x5d2d2a5b12f0_0 .net "notCOut", 0 0, L_0x5d2d2a88fd70;  1 drivers
v0x5d2d2a5b1420_0 .net "notFIn", 0 0, L_0x5d2d2a88f9f0;  1 drivers
v0x5d2d2a5b1510_0 .net "notFOut", 0 0, L_0x5d2d2a88f330;  1 drivers
v0x5d2d2a5b1600_0 .net "s", 0 0, L_0x5d2d2a88fbc0;  1 drivers
S_0x5d2d2a5ad2d0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a5ad040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a5ae5c0_0 .net "a", 0 0, L_0x5d2d2a88ff40;  alias, 1 drivers
v0x5d2d2a5ae690_0 .net "b", 0 0, L_0x5d2d2a8900f0;  alias, 1 drivers
v0x5d2d2a5ae760_0 .net "c", 0 0, L_0x5d2d2a88f4a0;  alias, 1 drivers
v0x5d2d2a5ae860_0 .net "node1", 0 0, L_0x5d2d2a88f670;  1 drivers
v0x5d2d2a5ae950_0 .net "node2", 0 0, L_0x5d2d2a88f700;  1 drivers
v0x5d2d2a5aea90_0 .net "out", 0 0, L_0x5d2d2a88f960;  alias, 1 drivers
S_0x5d2d2a5ad570 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a5ad2d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a88f840 .functor AND 1, L_0x5d2d2a88f700, L_0x5d2d2a88f4a0, C4<1>, C4<1>;
L_0x5d2d2a88f960 .functor NOT 1, L_0x5d2d2a88f840, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5ad7e0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a88f840;  1 drivers
v0x5d2d2a5ad8e0_0 .net "a", 0 0, L_0x5d2d2a88f700;  alias, 1 drivers
v0x5d2d2a5ad9a0_0 .net "b", 0 0, L_0x5d2d2a88f4a0;  alias, 1 drivers
v0x5d2d2a5ada70_0 .net "out", 0 0, L_0x5d2d2a88f960;  alias, 1 drivers
S_0x5d2d2a5adbb0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a5ad2d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a88f5e0 .functor OR 1, L_0x5d2d2a88ff40, L_0x5d2d2a8900f0, C4<0>, C4<0>;
L_0x5d2d2a88f670 .functor NOT 1, L_0x5d2d2a88f5e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5adde0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a88f5e0;  1 drivers
v0x5d2d2a5adee0_0 .net "a", 0 0, L_0x5d2d2a88ff40;  alias, 1 drivers
v0x5d2d2a5adfa0_0 .net "b", 0 0, L_0x5d2d2a8900f0;  alias, 1 drivers
v0x5d2d2a5ae070_0 .net "out", 0 0, L_0x5d2d2a88f670;  alias, 1 drivers
S_0x5d2d2a5ae1b0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a5ad2d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a88f700 .functor NOT 1, L_0x5d2d2a88f670, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5ae400_0 .net "a", 0 0, L_0x5d2d2a88f670;  alias, 1 drivers
v0x5d2d2a5ae4d0_0 .net "out", 0 0, L_0x5d2d2a88f700;  alias, 1 drivers
S_0x5d2d2a5aeb30 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a5ad040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a88efa0 .functor AND 1, L_0x5d2d2a88ff40, L_0x5d2d2a8900f0, C4<1>, C4<1>;
L_0x5d2d2a88f330 .functor NOT 1, L_0x5d2d2a88efa0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5aed60_0 .net *"_ivl_0", 0 0, L_0x5d2d2a88efa0;  1 drivers
v0x5d2d2a5aee60_0 .net "a", 0 0, L_0x5d2d2a88ff40;  alias, 1 drivers
v0x5d2d2a5aef70_0 .net "b", 0 0, L_0x5d2d2a8900f0;  alias, 1 drivers
v0x5d2d2a5af060_0 .net "out", 0 0, L_0x5d2d2a88f330;  alias, 1 drivers
S_0x5d2d2a5af160 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a5ad040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a88faa0 .functor AND 1, L_0x5d2d2a88f9f0, L_0x5d2d2a88f960, C4<1>, C4<1>;
L_0x5d2d2a88fbc0 .functor NOT 1, L_0x5d2d2a88faa0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5af390_0 .net *"_ivl_0", 0 0, L_0x5d2d2a88faa0;  1 drivers
v0x5d2d2a5af470_0 .net "a", 0 0, L_0x5d2d2a88f9f0;  alias, 1 drivers
v0x5d2d2a5af530_0 .net "b", 0 0, L_0x5d2d2a88f960;  alias, 1 drivers
v0x5d2d2a5af620_0 .net "out", 0 0, L_0x5d2d2a88fbc0;  alias, 1 drivers
S_0x5d2d2a5af740 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a5ad040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a88fc50 .functor AND 1, L_0x5d2d2a8904b0, L_0x5d2d2a88f960, C4<1>, C4<1>;
L_0x5d2d2a88fd70 .functor NOT 1, L_0x5d2d2a88fc50, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5af970_0 .net *"_ivl_0", 0 0, L_0x5d2d2a88fc50;  1 drivers
v0x5d2d2a5afa70_0 .net "a", 0 0, L_0x5d2d2a8904b0;  alias, 1 drivers
v0x5d2d2a5afb30_0 .net "b", 0 0, L_0x5d2d2a88f960;  alias, 1 drivers
v0x5d2d2a5afbd0_0 .net "out", 0 0, L_0x5d2d2a88fd70;  alias, 1 drivers
S_0x5d2d2a5afcf0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a5ad040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a88f3a0 .functor NOT 1, L_0x5d2d2a88f330, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5aff60_0 .net "a", 0 0, L_0x5d2d2a88f330;  alias, 1 drivers
v0x5d2d2a5b0020_0 .net "out", 0 0, L_0x5d2d2a88f3a0;  alias, 1 drivers
S_0x5d2d2a5b0120 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a5ad040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a88f4a0 .functor NOT 1, L_0x5d2d2a88f120, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5b0340_0 .net "a", 0 0, L_0x5d2d2a88f120;  alias, 1 drivers
v0x5d2d2a5b0420_0 .net "out", 0 0, L_0x5d2d2a88f4a0;  alias, 1 drivers
S_0x5d2d2a5b0570 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a5ad040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a88f9f0 .functor NOT 1, L_0x5d2d2a8904b0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5b0790_0 .net "a", 0 0, L_0x5d2d2a8904b0;  alias, 1 drivers
v0x5d2d2a5b0850_0 .net "out", 0 0, L_0x5d2d2a88f9f0;  alias, 1 drivers
S_0x5d2d2a5b0910 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a5ad040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a88fe00 .functor NOT 1, L_0x5d2d2a88fd70, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5b0b30_0 .net "a", 0 0, L_0x5d2d2a88fd70;  alias, 1 drivers
v0x5d2d2a5b0c20_0 .net "out", 0 0, L_0x5d2d2a88fe00;  alias, 1 drivers
S_0x5d2d2a5b1700 .scope generate, "rcpa2Loop[1]" "rcpa2Loop[1]" 4 16, 4 16 0, S_0x5d2d2a5ac9f0;
 .timescale -9 -12;
P_0x5d2d2a5b1920 .param/l "i" 0 4 16, +C4<01>;
S_0x5d2d2a5b19e0 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a5b1700;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a5b5660_0 .net "Y", 0 0, L_0x5d2d2a88e880;  1 drivers
v0x5d2d2a5b5790_0 .net "a", 0 0, L_0x5d2d2a88ee60;  1 drivers
v0x5d2d2a5b5850_0 .net "b", 0 0, L_0x5d2d2a88ef00;  1 drivers
v0x5d2d2a5b5920_0 .net "cIn", 0 0, L_0x5d2d2a88e020;  1 drivers
v0x5d2d2a5b59f0_0 .net "cOut", 0 0, L_0x5d2d2a88ed20;  1 drivers
v0x5d2d2a5b5a90_0 .net "fIn", 0 0, L_0x5d2d2a88f080;  1 drivers
v0x5d2d2a5b5b80_0 .net "fOut", 0 0, L_0x5d2d2a88e280;  1 drivers
v0x5d2d2a5b5c20_0 .net "notCIn", 0 0, L_0x5d2d2a88e3c0;  1 drivers
v0x5d2d2a5b5cc0_0 .net "notCOut", 0 0, L_0x5d2d2a88ec90;  1 drivers
v0x5d2d2a5b5df0_0 .net "notFIn", 0 0, L_0x5d2d2a88e910;  1 drivers
v0x5d2d2a5b5ee0_0 .net "notFOut", 0 0, L_0x5d2d2a88e210;  1 drivers
v0x5d2d2a5b5fd0_0 .net "s", 0 0, L_0x5d2d2a88eae0;  1 drivers
S_0x5d2d2a5b1c70 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a5b19e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a5b2f00_0 .net "a", 0 0, L_0x5d2d2a88ee60;  alias, 1 drivers
v0x5d2d2a5b2fd0_0 .net "b", 0 0, L_0x5d2d2a88ef00;  alias, 1 drivers
v0x5d2d2a5b30a0_0 .net "c", 0 0, L_0x5d2d2a88e3c0;  alias, 1 drivers
v0x5d2d2a5b31a0_0 .net "node1", 0 0, L_0x5d2d2a88e590;  1 drivers
v0x5d2d2a5b3290_0 .net "node2", 0 0, L_0x5d2d2a88e620;  1 drivers
v0x5d2d2a5b33d0_0 .net "out", 0 0, L_0x5d2d2a88e880;  alias, 1 drivers
S_0x5d2d2a5b1ee0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a5b1c70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a88e760 .functor AND 1, L_0x5d2d2a88e620, L_0x5d2d2a88e3c0, C4<1>, C4<1>;
L_0x5d2d2a88e880 .functor NOT 1, L_0x5d2d2a88e760, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5b2150_0 .net *"_ivl_0", 0 0, L_0x5d2d2a88e760;  1 drivers
v0x5d2d2a5b2250_0 .net "a", 0 0, L_0x5d2d2a88e620;  alias, 1 drivers
v0x5d2d2a5b2310_0 .net "b", 0 0, L_0x5d2d2a88e3c0;  alias, 1 drivers
v0x5d2d2a5b23b0_0 .net "out", 0 0, L_0x5d2d2a88e880;  alias, 1 drivers
S_0x5d2d2a5b24f0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a5b1c70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a88e500 .functor OR 1, L_0x5d2d2a88ee60, L_0x5d2d2a88ef00, C4<0>, C4<0>;
L_0x5d2d2a88e590 .functor NOT 1, L_0x5d2d2a88e500, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5b2720_0 .net *"_ivl_0", 0 0, L_0x5d2d2a88e500;  1 drivers
v0x5d2d2a5b2820_0 .net "a", 0 0, L_0x5d2d2a88ee60;  alias, 1 drivers
v0x5d2d2a5b28e0_0 .net "b", 0 0, L_0x5d2d2a88ef00;  alias, 1 drivers
v0x5d2d2a5b29b0_0 .net "out", 0 0, L_0x5d2d2a88e590;  alias, 1 drivers
S_0x5d2d2a5b2af0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a5b1c70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a88e620 .functor NOT 1, L_0x5d2d2a88e590, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5b2d40_0 .net "a", 0 0, L_0x5d2d2a88e590;  alias, 1 drivers
v0x5d2d2a5b2e10_0 .net "out", 0 0, L_0x5d2d2a88e620;  alias, 1 drivers
S_0x5d2d2a5b3470 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a5b19e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a88dec0 .functor AND 1, L_0x5d2d2a88ee60, L_0x5d2d2a88ef00, C4<1>, C4<1>;
L_0x5d2d2a88e210 .functor NOT 1, L_0x5d2d2a88dec0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5b36a0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a88dec0;  1 drivers
v0x5d2d2a5b37a0_0 .net "a", 0 0, L_0x5d2d2a88ee60;  alias, 1 drivers
v0x5d2d2a5b38b0_0 .net "b", 0 0, L_0x5d2d2a88ef00;  alias, 1 drivers
v0x5d2d2a5b39a0_0 .net "out", 0 0, L_0x5d2d2a88e210;  alias, 1 drivers
S_0x5d2d2a5b3aa0 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a5b19e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a88e9c0 .functor AND 1, L_0x5d2d2a88e910, L_0x5d2d2a88e880, C4<1>, C4<1>;
L_0x5d2d2a88eae0 .functor NOT 1, L_0x5d2d2a88e9c0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5b3cd0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a88e9c0;  1 drivers
v0x5d2d2a5b3db0_0 .net "a", 0 0, L_0x5d2d2a88e910;  alias, 1 drivers
v0x5d2d2a5b3e70_0 .net "b", 0 0, L_0x5d2d2a88e880;  alias, 1 drivers
v0x5d2d2a5b3f60_0 .net "out", 0 0, L_0x5d2d2a88eae0;  alias, 1 drivers
S_0x5d2d2a5b4080 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a5b19e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a88eb70 .functor AND 1, L_0x5d2d2a88f080, L_0x5d2d2a88e880, C4<1>, C4<1>;
L_0x5d2d2a88ec90 .functor NOT 1, L_0x5d2d2a88eb70, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5b42b0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a88eb70;  1 drivers
v0x5d2d2a5b43b0_0 .net "a", 0 0, L_0x5d2d2a88f080;  alias, 1 drivers
v0x5d2d2a5b4470_0 .net "b", 0 0, L_0x5d2d2a88e880;  alias, 1 drivers
v0x5d2d2a5b4510_0 .net "out", 0 0, L_0x5d2d2a88ec90;  alias, 1 drivers
S_0x5d2d2a5b4630 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a5b19e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a88e280 .functor NOT 1, L_0x5d2d2a88e210, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5b48a0_0 .net "a", 0 0, L_0x5d2d2a88e210;  alias, 1 drivers
v0x5d2d2a5b4960_0 .net "out", 0 0, L_0x5d2d2a88e280;  alias, 1 drivers
S_0x5d2d2a5b4a60 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a5b19e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a88e3c0 .functor NOT 1, L_0x5d2d2a88e020, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5b4c80_0 .net "a", 0 0, L_0x5d2d2a88e020;  alias, 1 drivers
v0x5d2d2a5b4d60_0 .net "out", 0 0, L_0x5d2d2a88e3c0;  alias, 1 drivers
S_0x5d2d2a5b4eb0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a5b19e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a88e910 .functor NOT 1, L_0x5d2d2a88f080, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5b50d0_0 .net "a", 0 0, L_0x5d2d2a88f080;  alias, 1 drivers
v0x5d2d2a5b5190_0 .net "out", 0 0, L_0x5d2d2a88e910;  alias, 1 drivers
S_0x5d2d2a5b5250 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a5b19e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a88ed20 .functor NOT 1, L_0x5d2d2a88ec90, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5b5470_0 .net "a", 0 0, L_0x5d2d2a88ec90;  alias, 1 drivers
v0x5d2d2a5b5560_0 .net "out", 0 0, L_0x5d2d2a88ed20;  alias, 1 drivers
S_0x5d2d2a5b60d0 .scope generate, "rcpa2Loop[2]" "rcpa2Loop[2]" 4 16, 4 16 0, S_0x5d2d2a5ac9f0;
 .timescale -9 -12;
P_0x5d2d2a5b62d0 .param/l "i" 0 4 16, +C4<010>;
S_0x5d2d2a5b6390 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a5b60d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a5ba040_0 .net "Y", 0 0, L_0x5d2d2a88d840;  1 drivers
v0x5d2d2a5ba170_0 .net "a", 0 0, L_0x5d2d2a88ce00;  1 drivers
v0x5d2d2a5ba230_0 .net "b", 0 0, L_0x5d2d2a88de20;  1 drivers
v0x5d2d2a5ba300_0 .net "cIn", 0 0, L_0x5d2d2a88cfe0;  1 drivers
v0x5d2d2a5ba3d0_0 .net "cOut", 0 0, L_0x5d2d2a88dce0;  1 drivers
v0x5d2d2a5ba470_0 .net "fIn", 0 0, L_0x5d2d2a88df80;  1 drivers
v0x5d2d2a5ba560_0 .net "fOut", 0 0, L_0x5d2d2a88d240;  1 drivers
v0x5d2d2a5ba600_0 .net "notCIn", 0 0, L_0x5d2d2a88d380;  1 drivers
v0x5d2d2a5ba6a0_0 .net "notCOut", 0 0, L_0x5d2d2a88dc50;  1 drivers
v0x5d2d2a5ba7d0_0 .net "notFIn", 0 0, L_0x5d2d2a88d8d0;  1 drivers
v0x5d2d2a5ba8c0_0 .net "notFOut", 0 0, L_0x5d2d2a88d1b0;  1 drivers
v0x5d2d2a5ba9b0_0 .net "s", 0 0, L_0x5d2d2a88daa0;  1 drivers
S_0x5d2d2a5b6620 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a5b6390;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a5b78e0_0 .net "a", 0 0, L_0x5d2d2a88ce00;  alias, 1 drivers
v0x5d2d2a5b79b0_0 .net "b", 0 0, L_0x5d2d2a88de20;  alias, 1 drivers
v0x5d2d2a5b7a80_0 .net "c", 0 0, L_0x5d2d2a88d380;  alias, 1 drivers
v0x5d2d2a5b7b80_0 .net "node1", 0 0, L_0x5d2d2a88d550;  1 drivers
v0x5d2d2a5b7c70_0 .net "node2", 0 0, L_0x5d2d2a88d5e0;  1 drivers
v0x5d2d2a5b7db0_0 .net "out", 0 0, L_0x5d2d2a88d840;  alias, 1 drivers
S_0x5d2d2a5b6890 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a5b6620;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a88d720 .functor AND 1, L_0x5d2d2a88d5e0, L_0x5d2d2a88d380, C4<1>, C4<1>;
L_0x5d2d2a88d840 .functor NOT 1, L_0x5d2d2a88d720, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5b6b00_0 .net *"_ivl_0", 0 0, L_0x5d2d2a88d720;  1 drivers
v0x5d2d2a5b6c00_0 .net "a", 0 0, L_0x5d2d2a88d5e0;  alias, 1 drivers
v0x5d2d2a5b6cc0_0 .net "b", 0 0, L_0x5d2d2a88d380;  alias, 1 drivers
v0x5d2d2a5b6d90_0 .net "out", 0 0, L_0x5d2d2a88d840;  alias, 1 drivers
S_0x5d2d2a5b6ed0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a5b6620;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a88d4c0 .functor OR 1, L_0x5d2d2a88ce00, L_0x5d2d2a88de20, C4<0>, C4<0>;
L_0x5d2d2a88d550 .functor NOT 1, L_0x5d2d2a88d4c0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5b7100_0 .net *"_ivl_0", 0 0, L_0x5d2d2a88d4c0;  1 drivers
v0x5d2d2a5b7200_0 .net "a", 0 0, L_0x5d2d2a88ce00;  alias, 1 drivers
v0x5d2d2a5b72c0_0 .net "b", 0 0, L_0x5d2d2a88de20;  alias, 1 drivers
v0x5d2d2a5b7390_0 .net "out", 0 0, L_0x5d2d2a88d550;  alias, 1 drivers
S_0x5d2d2a5b74d0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a5b6620;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a88d5e0 .functor NOT 1, L_0x5d2d2a88d550, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5b7720_0 .net "a", 0 0, L_0x5d2d2a88d550;  alias, 1 drivers
v0x5d2d2a5b77f0_0 .net "out", 0 0, L_0x5d2d2a88d5e0;  alias, 1 drivers
S_0x5d2d2a5b7e50 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a5b6390;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a88d090 .functor AND 1, L_0x5d2d2a88ce00, L_0x5d2d2a88de20, C4<1>, C4<1>;
L_0x5d2d2a88d1b0 .functor NOT 1, L_0x5d2d2a88d090, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5b8080_0 .net *"_ivl_0", 0 0, L_0x5d2d2a88d090;  1 drivers
v0x5d2d2a5b8180_0 .net "a", 0 0, L_0x5d2d2a88ce00;  alias, 1 drivers
v0x5d2d2a5b8290_0 .net "b", 0 0, L_0x5d2d2a88de20;  alias, 1 drivers
v0x5d2d2a5b8380_0 .net "out", 0 0, L_0x5d2d2a88d1b0;  alias, 1 drivers
S_0x5d2d2a5b8480 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a5b6390;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a88d980 .functor AND 1, L_0x5d2d2a88d8d0, L_0x5d2d2a88d840, C4<1>, C4<1>;
L_0x5d2d2a88daa0 .functor NOT 1, L_0x5d2d2a88d980, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5b86b0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a88d980;  1 drivers
v0x5d2d2a5b8790_0 .net "a", 0 0, L_0x5d2d2a88d8d0;  alias, 1 drivers
v0x5d2d2a5b8850_0 .net "b", 0 0, L_0x5d2d2a88d840;  alias, 1 drivers
v0x5d2d2a5b8940_0 .net "out", 0 0, L_0x5d2d2a88daa0;  alias, 1 drivers
S_0x5d2d2a5b8a60 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a5b6390;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a88db30 .functor AND 1, L_0x5d2d2a88df80, L_0x5d2d2a88d840, C4<1>, C4<1>;
L_0x5d2d2a88dc50 .functor NOT 1, L_0x5d2d2a88db30, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5b8c90_0 .net *"_ivl_0", 0 0, L_0x5d2d2a88db30;  1 drivers
v0x5d2d2a5b8d90_0 .net "a", 0 0, L_0x5d2d2a88df80;  alias, 1 drivers
v0x5d2d2a5b8e50_0 .net "b", 0 0, L_0x5d2d2a88d840;  alias, 1 drivers
v0x5d2d2a5b8ef0_0 .net "out", 0 0, L_0x5d2d2a88dc50;  alias, 1 drivers
S_0x5d2d2a5b9010 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a5b6390;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a88d240 .functor NOT 1, L_0x5d2d2a88d1b0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5b9280_0 .net "a", 0 0, L_0x5d2d2a88d1b0;  alias, 1 drivers
v0x5d2d2a5b9340_0 .net "out", 0 0, L_0x5d2d2a88d240;  alias, 1 drivers
S_0x5d2d2a5b9440 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a5b6390;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a88d380 .functor NOT 1, L_0x5d2d2a88cfe0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5b9660_0 .net "a", 0 0, L_0x5d2d2a88cfe0;  alias, 1 drivers
v0x5d2d2a5b9740_0 .net "out", 0 0, L_0x5d2d2a88d380;  alias, 1 drivers
S_0x5d2d2a5b9890 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a5b6390;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a88d8d0 .functor NOT 1, L_0x5d2d2a88df80, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5b9ab0_0 .net "a", 0 0, L_0x5d2d2a88df80;  alias, 1 drivers
v0x5d2d2a5b9b70_0 .net "out", 0 0, L_0x5d2d2a88d8d0;  alias, 1 drivers
S_0x5d2d2a5b9c30 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a5b6390;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a88dce0 .functor NOT 1, L_0x5d2d2a88dc50, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5b9e50_0 .net "a", 0 0, L_0x5d2d2a88dc50;  alias, 1 drivers
v0x5d2d2a5b9f40_0 .net "out", 0 0, L_0x5d2d2a88dce0;  alias, 1 drivers
S_0x5d2d2a5baab0 .scope generate, "rcpa2Loop[3]" "rcpa2Loop[3]" 4 16, 4 16 0, S_0x5d2d2a5ac9f0;
 .timescale -9 -12;
P_0x5d2d2a5bacb0 .param/l "i" 0 4 16, +C4<011>;
S_0x5d2d2a5bad90 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a5baab0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a5dea10_0 .net "Y", 0 0, L_0x5d2d2a88c6e0;  1 drivers
v0x5d2d2a5deb40_0 .net "a", 0 0, L_0x5d2d2a88ccc0;  1 drivers
v0x5d2d2a5dec00_0 .net "b", 0 0, L_0x5d2d2a88cd60;  1 drivers
v0x5d2d2a5decd0_0 .net "cIn", 0 0, L_0x5d2d2a88cea0;  1 drivers
v0x5d2d2a5deda0_0 .net "cOut", 0 0, L_0x5d2d2a88cb80;  1 drivers
v0x5d2d2a5dee40_0 .net "fIn", 0 0, L_0x5d2d2a88cf40;  1 drivers
v0x5d2d2a5def30_0 .net "fOut", 0 0, L_0x5d2d2a88c0e0;  1 drivers
v0x5d2d2a5defd0_0 .net "notCIn", 0 0, L_0x5d2d2a88c220;  1 drivers
v0x5d2d2a5df070_0 .net "notCOut", 0 0, L_0x5d2d2a88caf0;  1 drivers
v0x5d2d2a5df1a0_0 .net "notFIn", 0 0, L_0x5d2d2a88c770;  1 drivers
v0x5d2d2a5df290_0 .net "notFOut", 0 0, L_0x5d2d2a88c050;  1 drivers
v0x5d2d2a5df380_0 .net "s", 0 0, L_0x5d2d2a88c940;  1 drivers
S_0x5d2d2a5bb020 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a5bad90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a5bc2b0_0 .net "a", 0 0, L_0x5d2d2a88ccc0;  alias, 1 drivers
v0x5d2d2a5bc380_0 .net "b", 0 0, L_0x5d2d2a88cd60;  alias, 1 drivers
v0x5d2d2a5bc450_0 .net "c", 0 0, L_0x5d2d2a88c220;  alias, 1 drivers
v0x5d2d2a5bc550_0 .net "node1", 0 0, L_0x5d2d2a88c3f0;  1 drivers
v0x5d2d2a5bc640_0 .net "node2", 0 0, L_0x5d2d2a88c480;  1 drivers
v0x5d2d2a5bc780_0 .net "out", 0 0, L_0x5d2d2a88c6e0;  alias, 1 drivers
S_0x5d2d2a5bb290 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a5bb020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a88c5c0 .functor AND 1, L_0x5d2d2a88c480, L_0x5d2d2a88c220, C4<1>, C4<1>;
L_0x5d2d2a88c6e0 .functor NOT 1, L_0x5d2d2a88c5c0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5bb500_0 .net *"_ivl_0", 0 0, L_0x5d2d2a88c5c0;  1 drivers
v0x5d2d2a5bb600_0 .net "a", 0 0, L_0x5d2d2a88c480;  alias, 1 drivers
v0x5d2d2a5bb6c0_0 .net "b", 0 0, L_0x5d2d2a88c220;  alias, 1 drivers
v0x5d2d2a5bb760_0 .net "out", 0 0, L_0x5d2d2a88c6e0;  alias, 1 drivers
S_0x5d2d2a5bb8a0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a5bb020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a88c360 .functor OR 1, L_0x5d2d2a88ccc0, L_0x5d2d2a88cd60, C4<0>, C4<0>;
L_0x5d2d2a88c3f0 .functor NOT 1, L_0x5d2d2a88c360, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5bbad0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a88c360;  1 drivers
v0x5d2d2a5bbbd0_0 .net "a", 0 0, L_0x5d2d2a88ccc0;  alias, 1 drivers
v0x5d2d2a5bbc90_0 .net "b", 0 0, L_0x5d2d2a88cd60;  alias, 1 drivers
v0x5d2d2a5bbd60_0 .net "out", 0 0, L_0x5d2d2a88c3f0;  alias, 1 drivers
S_0x5d2d2a5bbea0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a5bb020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a88c480 .functor NOT 1, L_0x5d2d2a88c3f0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5bc0f0_0 .net "a", 0 0, L_0x5d2d2a88c3f0;  alias, 1 drivers
v0x5d2d2a5bc1c0_0 .net "out", 0 0, L_0x5d2d2a88c480;  alias, 1 drivers
S_0x5d2d2a5dc800 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a5bad90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a88ab30 .functor AND 1, L_0x5d2d2a88ccc0, L_0x5d2d2a88cd60, C4<1>, C4<1>;
L_0x5d2d2a88c050 .functor NOT 1, L_0x5d2d2a88ab30, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5dca50_0 .net *"_ivl_0", 0 0, L_0x5d2d2a88ab30;  1 drivers
v0x5d2d2a5dcb50_0 .net "a", 0 0, L_0x5d2d2a88ccc0;  alias, 1 drivers
v0x5d2d2a5dcc60_0 .net "b", 0 0, L_0x5d2d2a88cd60;  alias, 1 drivers
v0x5d2d2a5dcd50_0 .net "out", 0 0, L_0x5d2d2a88c050;  alias, 1 drivers
S_0x5d2d2a5dce50 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a5bad90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a88c820 .functor AND 1, L_0x5d2d2a88c770, L_0x5d2d2a88c6e0, C4<1>, C4<1>;
L_0x5d2d2a88c940 .functor NOT 1, L_0x5d2d2a88c820, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5dd080_0 .net *"_ivl_0", 0 0, L_0x5d2d2a88c820;  1 drivers
v0x5d2d2a5dd160_0 .net "a", 0 0, L_0x5d2d2a88c770;  alias, 1 drivers
v0x5d2d2a5dd220_0 .net "b", 0 0, L_0x5d2d2a88c6e0;  alias, 1 drivers
v0x5d2d2a5dd310_0 .net "out", 0 0, L_0x5d2d2a88c940;  alias, 1 drivers
S_0x5d2d2a5dd430 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a5bad90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a88c9d0 .functor AND 1, L_0x5d2d2a88cf40, L_0x5d2d2a88c6e0, C4<1>, C4<1>;
L_0x5d2d2a88caf0 .functor NOT 1, L_0x5d2d2a88c9d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5dd660_0 .net *"_ivl_0", 0 0, L_0x5d2d2a88c9d0;  1 drivers
v0x5d2d2a5dd760_0 .net "a", 0 0, L_0x5d2d2a88cf40;  alias, 1 drivers
v0x5d2d2a5dd820_0 .net "b", 0 0, L_0x5d2d2a88c6e0;  alias, 1 drivers
v0x5d2d2a5dd8c0_0 .net "out", 0 0, L_0x5d2d2a88caf0;  alias, 1 drivers
S_0x5d2d2a5dd9e0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a5bad90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a88c0e0 .functor NOT 1, L_0x5d2d2a88c050, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5ddc50_0 .net "a", 0 0, L_0x5d2d2a88c050;  alias, 1 drivers
v0x5d2d2a5ddd10_0 .net "out", 0 0, L_0x5d2d2a88c0e0;  alias, 1 drivers
S_0x5d2d2a5dde10 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a5bad90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a88c220 .functor NOT 1, L_0x5d2d2a88cea0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5de030_0 .net "a", 0 0, L_0x5d2d2a88cea0;  alias, 1 drivers
v0x5d2d2a5de110_0 .net "out", 0 0, L_0x5d2d2a88c220;  alias, 1 drivers
S_0x5d2d2a5de260 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a5bad90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a88c770 .functor NOT 1, L_0x5d2d2a88cf40, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5de480_0 .net "a", 0 0, L_0x5d2d2a88cf40;  alias, 1 drivers
v0x5d2d2a5de540_0 .net "out", 0 0, L_0x5d2d2a88c770;  alias, 1 drivers
S_0x5d2d2a5de600 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a5bad90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a88cb80 .functor NOT 1, L_0x5d2d2a88caf0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5de820_0 .net "a", 0 0, L_0x5d2d2a88caf0;  alias, 1 drivers
v0x5d2d2a5de910_0 .net "out", 0 0, L_0x5d2d2a88cb80;  alias, 1 drivers
S_0x5d2d2a5df480 .scope generate, "rcpa2Loop[4]" "rcpa2Loop[4]" 4 16, 4 16 0, S_0x5d2d2a5ac9f0;
 .timescale -9 -12;
P_0x5d2d2a5df6d0 .param/l "i" 0 4 16, +C4<0100>;
S_0x5d2d2a5df7b0 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a5df480;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a5e3400_0 .net "Y", 0 0, L_0x5d2d2a88b3e0;  1 drivers
v0x5d2d2a5e3530_0 .net "a", 0 0, L_0x5d2d2a88b9c0;  1 drivers
v0x5d2d2a5e35f0_0 .net "b", 0 0, L_0x5d2d2a88baf0;  1 drivers
v0x5d2d2a5e36c0_0 .net "cIn", 0 0, L_0x5d2d2a88bc20;  1 drivers
v0x5d2d2a5e3790_0 .net "cOut", 0 0, L_0x5d2d2a88b880;  1 drivers
v0x5d2d2a5e3830_0 .net "fIn", 0 0, L_0x5d2d2a88bd50;  1 drivers
v0x5d2d2a5e3920_0 .net "fOut", 0 0, L_0x5d2d2a88ade0;  1 drivers
v0x5d2d2a5e39c0_0 .net "notCIn", 0 0, L_0x5d2d2a88af20;  1 drivers
v0x5d2d2a5e3a60_0 .net "notCOut", 0 0, L_0x5d2d2a88b7f0;  1 drivers
v0x5d2d2a5e3b90_0 .net "notFIn", 0 0, L_0x5d2d2a88b470;  1 drivers
v0x5d2d2a5e3c80_0 .net "notFOut", 0 0, L_0x5d2d2a88ad50;  1 drivers
v0x5d2d2a5e3d70_0 .net "s", 0 0, L_0x5d2d2a88b640;  1 drivers
S_0x5d2d2a5dfa40 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a5df7b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a5e0ca0_0 .net "a", 0 0, L_0x5d2d2a88b9c0;  alias, 1 drivers
v0x5d2d2a5e0d70_0 .net "b", 0 0, L_0x5d2d2a88baf0;  alias, 1 drivers
v0x5d2d2a5e0e40_0 .net "c", 0 0, L_0x5d2d2a88af20;  alias, 1 drivers
v0x5d2d2a5e0f40_0 .net "node1", 0 0, L_0x5d2d2a88b0f0;  1 drivers
v0x5d2d2a5e1030_0 .net "node2", 0 0, L_0x5d2d2a88b180;  1 drivers
v0x5d2d2a5e1170_0 .net "out", 0 0, L_0x5d2d2a88b3e0;  alias, 1 drivers
S_0x5d2d2a5dfcb0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a5dfa40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a88b2c0 .functor AND 1, L_0x5d2d2a88b180, L_0x5d2d2a88af20, C4<1>, C4<1>;
L_0x5d2d2a88b3e0 .functor NOT 1, L_0x5d2d2a88b2c0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5dff20_0 .net *"_ivl_0", 0 0, L_0x5d2d2a88b2c0;  1 drivers
v0x5d2d2a5e0020_0 .net "a", 0 0, L_0x5d2d2a88b180;  alias, 1 drivers
v0x5d2d2a5e00e0_0 .net "b", 0 0, L_0x5d2d2a88af20;  alias, 1 drivers
v0x5d2d2a5e0180_0 .net "out", 0 0, L_0x5d2d2a88b3e0;  alias, 1 drivers
S_0x5d2d2a5e02c0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a5dfa40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a88b060 .functor OR 1, L_0x5d2d2a88b9c0, L_0x5d2d2a88baf0, C4<0>, C4<0>;
L_0x5d2d2a88b0f0 .functor NOT 1, L_0x5d2d2a88b060, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5e04f0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a88b060;  1 drivers
v0x5d2d2a5e05f0_0 .net "a", 0 0, L_0x5d2d2a88b9c0;  alias, 1 drivers
v0x5d2d2a5e06b0_0 .net "b", 0 0, L_0x5d2d2a88baf0;  alias, 1 drivers
v0x5d2d2a5e0750_0 .net "out", 0 0, L_0x5d2d2a88b0f0;  alias, 1 drivers
S_0x5d2d2a5e0890 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a5dfa40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a88b180 .functor NOT 1, L_0x5d2d2a88b0f0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5e0ae0_0 .net "a", 0 0, L_0x5d2d2a88b0f0;  alias, 1 drivers
v0x5d2d2a5e0bb0_0 .net "out", 0 0, L_0x5d2d2a88b180;  alias, 1 drivers
S_0x5d2d2a5e1210 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a5df7b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a88aba0 .functor AND 1, L_0x5d2d2a88b9c0, L_0x5d2d2a88baf0, C4<1>, C4<1>;
L_0x5d2d2a88ad50 .functor NOT 1, L_0x5d2d2a88aba0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5e1440_0 .net *"_ivl_0", 0 0, L_0x5d2d2a88aba0;  1 drivers
v0x5d2d2a5e1540_0 .net "a", 0 0, L_0x5d2d2a88b9c0;  alias, 1 drivers
v0x5d2d2a5e1650_0 .net "b", 0 0, L_0x5d2d2a88baf0;  alias, 1 drivers
v0x5d2d2a5e1740_0 .net "out", 0 0, L_0x5d2d2a88ad50;  alias, 1 drivers
S_0x5d2d2a5e1840 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a5df7b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a88b520 .functor AND 1, L_0x5d2d2a88b470, L_0x5d2d2a88b3e0, C4<1>, C4<1>;
L_0x5d2d2a88b640 .functor NOT 1, L_0x5d2d2a88b520, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5e1a70_0 .net *"_ivl_0", 0 0, L_0x5d2d2a88b520;  1 drivers
v0x5d2d2a5e1b50_0 .net "a", 0 0, L_0x5d2d2a88b470;  alias, 1 drivers
v0x5d2d2a5e1c10_0 .net "b", 0 0, L_0x5d2d2a88b3e0;  alias, 1 drivers
v0x5d2d2a5e1d00_0 .net "out", 0 0, L_0x5d2d2a88b640;  alias, 1 drivers
S_0x5d2d2a5e1e20 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a5df7b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a88b6d0 .functor AND 1, L_0x5d2d2a88bd50, L_0x5d2d2a88b3e0, C4<1>, C4<1>;
L_0x5d2d2a88b7f0 .functor NOT 1, L_0x5d2d2a88b6d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5e2050_0 .net *"_ivl_0", 0 0, L_0x5d2d2a88b6d0;  1 drivers
v0x5d2d2a5e2150_0 .net "a", 0 0, L_0x5d2d2a88bd50;  alias, 1 drivers
v0x5d2d2a5e2210_0 .net "b", 0 0, L_0x5d2d2a88b3e0;  alias, 1 drivers
v0x5d2d2a5e22b0_0 .net "out", 0 0, L_0x5d2d2a88b7f0;  alias, 1 drivers
S_0x5d2d2a5e23d0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a5df7b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a88ade0 .functor NOT 1, L_0x5d2d2a88ad50, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5e2640_0 .net "a", 0 0, L_0x5d2d2a88ad50;  alias, 1 drivers
v0x5d2d2a5e2700_0 .net "out", 0 0, L_0x5d2d2a88ade0;  alias, 1 drivers
S_0x5d2d2a5e2800 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a5df7b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a88af20 .functor NOT 1, L_0x5d2d2a88bc20, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5e2a20_0 .net "a", 0 0, L_0x5d2d2a88bc20;  alias, 1 drivers
v0x5d2d2a5e2b00_0 .net "out", 0 0, L_0x5d2d2a88af20;  alias, 1 drivers
S_0x5d2d2a5e2c50 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a5df7b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a88b470 .functor NOT 1, L_0x5d2d2a88bd50, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5e2e70_0 .net "a", 0 0, L_0x5d2d2a88bd50;  alias, 1 drivers
v0x5d2d2a5e2f30_0 .net "out", 0 0, L_0x5d2d2a88b470;  alias, 1 drivers
S_0x5d2d2a5e2ff0 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a5df7b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a88b880 .functor NOT 1, L_0x5d2d2a88b7f0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5e3210_0 .net "a", 0 0, L_0x5d2d2a88b7f0;  alias, 1 drivers
v0x5d2d2a5e3300_0 .net "out", 0 0, L_0x5d2d2a88b880;  alias, 1 drivers
S_0x5d2d2a5e3e70 .scope generate, "rcpa2Loop[5]" "rcpa2Loop[5]" 4 16, 4 16 0, S_0x5d2d2a5ac9f0;
 .timescale -9 -12;
P_0x5d2d2a5e4070 .param/l "i" 0 4 16, +C4<0101>;
S_0x5d2d2a5e4150 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a5e3e70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a5e7dd0_0 .net "Y", 0 0, L_0x5d2d2a88a220;  1 drivers
v0x5d2d2a5e7f00_0 .net "a", 0 0, L_0x5d2d2a88a850;  1 drivers
v0x5d2d2a5e7fc0_0 .net "b", 0 0, L_0x5d2d2a88a8f0;  1 drivers
v0x5d2d2a5e8090_0 .net "cIn", 0 0, L_0x5d2d2a88a9f0;  1 drivers
v0x5d2d2a5e8160_0 .net "cOut", 0 0, L_0x5d2d2a88a6c0;  1 drivers
v0x5d2d2a5e8200_0 .net "fIn", 0 0, L_0x5d2d2a88aa90;  1 drivers
v0x5d2d2a5e82f0_0 .net "fOut", 0 0, L_0x5d2d2a889c20;  1 drivers
v0x5d2d2a5e8390_0 .net "notCIn", 0 0, L_0x5d2d2a889d60;  1 drivers
v0x5d2d2a5e8430_0 .net "notCOut", 0 0, L_0x5d2d2a88a630;  1 drivers
v0x5d2d2a5e8560_0 .net "notFIn", 0 0, L_0x5d2d2a88a2b0;  1 drivers
v0x5d2d2a5e8650_0 .net "notFOut", 0 0, L_0x5d2d2a889bb0;  1 drivers
v0x5d2d2a5e8740_0 .net "s", 0 0, L_0x5d2d2a88a480;  1 drivers
S_0x5d2d2a5e43e0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a5e4150;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a5e5670_0 .net "a", 0 0, L_0x5d2d2a88a850;  alias, 1 drivers
v0x5d2d2a5e5740_0 .net "b", 0 0, L_0x5d2d2a88a8f0;  alias, 1 drivers
v0x5d2d2a5e5810_0 .net "c", 0 0, L_0x5d2d2a889d60;  alias, 1 drivers
v0x5d2d2a5e5910_0 .net "node1", 0 0, L_0x5d2d2a889f30;  1 drivers
v0x5d2d2a5e5a00_0 .net "node2", 0 0, L_0x5d2d2a889fc0;  1 drivers
v0x5d2d2a5e5b40_0 .net "out", 0 0, L_0x5d2d2a88a220;  alias, 1 drivers
S_0x5d2d2a5e4650 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a5e43e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a88a100 .functor AND 1, L_0x5d2d2a889fc0, L_0x5d2d2a889d60, C4<1>, C4<1>;
L_0x5d2d2a88a220 .functor NOT 1, L_0x5d2d2a88a100, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5e48c0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a88a100;  1 drivers
v0x5d2d2a5e49c0_0 .net "a", 0 0, L_0x5d2d2a889fc0;  alias, 1 drivers
v0x5d2d2a5e4a80_0 .net "b", 0 0, L_0x5d2d2a889d60;  alias, 1 drivers
v0x5d2d2a5e4b20_0 .net "out", 0 0, L_0x5d2d2a88a220;  alias, 1 drivers
S_0x5d2d2a5e4c60 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a5e43e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a889ea0 .functor OR 1, L_0x5d2d2a88a850, L_0x5d2d2a88a8f0, C4<0>, C4<0>;
L_0x5d2d2a889f30 .functor NOT 1, L_0x5d2d2a889ea0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5e4e90_0 .net *"_ivl_0", 0 0, L_0x5d2d2a889ea0;  1 drivers
v0x5d2d2a5e4f90_0 .net "a", 0 0, L_0x5d2d2a88a850;  alias, 1 drivers
v0x5d2d2a5e5050_0 .net "b", 0 0, L_0x5d2d2a88a8f0;  alias, 1 drivers
v0x5d2d2a5e5120_0 .net "out", 0 0, L_0x5d2d2a889f30;  alias, 1 drivers
S_0x5d2d2a5e5260 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a5e43e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a889fc0 .functor NOT 1, L_0x5d2d2a889f30, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5e54b0_0 .net "a", 0 0, L_0x5d2d2a889f30;  alias, 1 drivers
v0x5d2d2a5e5580_0 .net "out", 0 0, L_0x5d2d2a889fc0;  alias, 1 drivers
S_0x5d2d2a5e5be0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a5e4150;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a889a20 .functor AND 1, L_0x5d2d2a88a850, L_0x5d2d2a88a8f0, C4<1>, C4<1>;
L_0x5d2d2a889bb0 .functor NOT 1, L_0x5d2d2a889a20, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5e5e10_0 .net *"_ivl_0", 0 0, L_0x5d2d2a889a20;  1 drivers
v0x5d2d2a5e5f10_0 .net "a", 0 0, L_0x5d2d2a88a850;  alias, 1 drivers
v0x5d2d2a5e6020_0 .net "b", 0 0, L_0x5d2d2a88a8f0;  alias, 1 drivers
v0x5d2d2a5e6110_0 .net "out", 0 0, L_0x5d2d2a889bb0;  alias, 1 drivers
S_0x5d2d2a5e6210 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a5e4150;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a88a360 .functor AND 1, L_0x5d2d2a88a2b0, L_0x5d2d2a88a220, C4<1>, C4<1>;
L_0x5d2d2a88a480 .functor NOT 1, L_0x5d2d2a88a360, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5e6440_0 .net *"_ivl_0", 0 0, L_0x5d2d2a88a360;  1 drivers
v0x5d2d2a5e6520_0 .net "a", 0 0, L_0x5d2d2a88a2b0;  alias, 1 drivers
v0x5d2d2a5e65e0_0 .net "b", 0 0, L_0x5d2d2a88a220;  alias, 1 drivers
v0x5d2d2a5e66d0_0 .net "out", 0 0, L_0x5d2d2a88a480;  alias, 1 drivers
S_0x5d2d2a5e67f0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a5e4150;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a88a510 .functor AND 1, L_0x5d2d2a88aa90, L_0x5d2d2a88a220, C4<1>, C4<1>;
L_0x5d2d2a88a630 .functor NOT 1, L_0x5d2d2a88a510, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5e6a20_0 .net *"_ivl_0", 0 0, L_0x5d2d2a88a510;  1 drivers
v0x5d2d2a5e6b20_0 .net "a", 0 0, L_0x5d2d2a88aa90;  alias, 1 drivers
v0x5d2d2a5e6be0_0 .net "b", 0 0, L_0x5d2d2a88a220;  alias, 1 drivers
v0x5d2d2a5e6c80_0 .net "out", 0 0, L_0x5d2d2a88a630;  alias, 1 drivers
S_0x5d2d2a5e6da0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a5e4150;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a889c20 .functor NOT 1, L_0x5d2d2a889bb0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5e7010_0 .net "a", 0 0, L_0x5d2d2a889bb0;  alias, 1 drivers
v0x5d2d2a5e70d0_0 .net "out", 0 0, L_0x5d2d2a889c20;  alias, 1 drivers
S_0x5d2d2a5e71d0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a5e4150;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a889d60 .functor NOT 1, L_0x5d2d2a88a9f0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5e73f0_0 .net "a", 0 0, L_0x5d2d2a88a9f0;  alias, 1 drivers
v0x5d2d2a5e74d0_0 .net "out", 0 0, L_0x5d2d2a889d60;  alias, 1 drivers
S_0x5d2d2a5e7620 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a5e4150;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a88a2b0 .functor NOT 1, L_0x5d2d2a88aa90, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5e7840_0 .net "a", 0 0, L_0x5d2d2a88aa90;  alias, 1 drivers
v0x5d2d2a5e7900_0 .net "out", 0 0, L_0x5d2d2a88a2b0;  alias, 1 drivers
S_0x5d2d2a5e79c0 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a5e4150;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a88a6c0 .functor NOT 1, L_0x5d2d2a88a630, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5e7be0_0 .net "a", 0 0, L_0x5d2d2a88a630;  alias, 1 drivers
v0x5d2d2a5e7cd0_0 .net "out", 0 0, L_0x5d2d2a88a6c0;  alias, 1 drivers
S_0x5d2d2a5e8840 .scope generate, "rcpa2Loop[6]" "rcpa2Loop[6]" 4 16, 4 16 0, S_0x5d2d2a5ac9f0;
 .timescale -9 -12;
P_0x5d2d2a5e8a40 .param/l "i" 0 4 16, +C4<0110>;
S_0x5d2d2a5e8b20 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a5e8840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a5ec7a0_0 .net "Y", 0 0, L_0x5d2d2a8891a0;  1 drivers
v0x5d2d2a5ec8d0_0 .net "a", 0 0, L_0x5d2d2a889660;  1 drivers
v0x5d2d2a5ec990_0 .net "b", 0 0, L_0x5d2d2a889700;  1 drivers
v0x5d2d2a5eca60_0 .net "cIn", 0 0, L_0x5d2d2a8897f0;  1 drivers
v0x5d2d2a5ecb30_0 .net "cOut", 0 0, L_0x5d2d2a889560;  1 drivers
v0x5d2d2a5ecbd0_0 .net "fIn", 0 0, L_0x5d2d2a8898e0;  1 drivers
v0x5d2d2a5eccc0_0 .net "fOut", 0 0, L_0x5d2d2a888cc0;  1 drivers
v0x5d2d2a5ecd60_0 .net "notCIn", 0 0, L_0x5d2d2a888dc0;  1 drivers
v0x5d2d2a5ece00_0 .net "notCOut", 0 0, L_0x5d2d2a8894f0;  1 drivers
v0x5d2d2a5ecf30_0 .net "notFIn", 0 0, L_0x5d2d2a889210;  1 drivers
v0x5d2d2a5ed020_0 .net "notFOut", 0 0, L_0x5d2d2a888c50;  1 drivers
v0x5d2d2a5ed110_0 .net "s", 0 0, L_0x5d2d2a889380;  1 drivers
S_0x5d2d2a5e8db0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a5e8b20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a5ea040_0 .net "a", 0 0, L_0x5d2d2a889660;  alias, 1 drivers
v0x5d2d2a5ea110_0 .net "b", 0 0, L_0x5d2d2a889700;  alias, 1 drivers
v0x5d2d2a5ea1e0_0 .net "c", 0 0, L_0x5d2d2a888dc0;  alias, 1 drivers
v0x5d2d2a5ea2e0_0 .net "node1", 0 0, L_0x5d2d2a888f30;  1 drivers
v0x5d2d2a5ea3d0_0 .net "node2", 0 0, L_0x5d2d2a888fa0;  1 drivers
v0x5d2d2a5ea510_0 .net "out", 0 0, L_0x5d2d2a8891a0;  alias, 1 drivers
S_0x5d2d2a5e9020 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a5e8db0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8890a0 .functor AND 1, L_0x5d2d2a888fa0, L_0x5d2d2a888dc0, C4<1>, C4<1>;
L_0x5d2d2a8891a0 .functor NOT 1, L_0x5d2d2a8890a0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5e9290_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8890a0;  1 drivers
v0x5d2d2a5e9390_0 .net "a", 0 0, L_0x5d2d2a888fa0;  alias, 1 drivers
v0x5d2d2a5e9450_0 .net "b", 0 0, L_0x5d2d2a888dc0;  alias, 1 drivers
v0x5d2d2a5e94f0_0 .net "out", 0 0, L_0x5d2d2a8891a0;  alias, 1 drivers
S_0x5d2d2a5e9630 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a5e8db0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a888ec0 .functor OR 1, L_0x5d2d2a889660, L_0x5d2d2a889700, C4<0>, C4<0>;
L_0x5d2d2a888f30 .functor NOT 1, L_0x5d2d2a888ec0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5e9860_0 .net *"_ivl_0", 0 0, L_0x5d2d2a888ec0;  1 drivers
v0x5d2d2a5e9960_0 .net "a", 0 0, L_0x5d2d2a889660;  alias, 1 drivers
v0x5d2d2a5e9a20_0 .net "b", 0 0, L_0x5d2d2a889700;  alias, 1 drivers
v0x5d2d2a5e9af0_0 .net "out", 0 0, L_0x5d2d2a888f30;  alias, 1 drivers
S_0x5d2d2a5e9c30 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a5e8db0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a888fa0 .functor NOT 1, L_0x5d2d2a888f30, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5e9e80_0 .net "a", 0 0, L_0x5d2d2a888f30;  alias, 1 drivers
v0x5d2d2a5e9f50_0 .net "out", 0 0, L_0x5d2d2a888fa0;  alias, 1 drivers
S_0x5d2d2a5ea5b0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a5e8b20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a888ac0 .functor AND 1, L_0x5d2d2a889660, L_0x5d2d2a889700, C4<1>, C4<1>;
L_0x5d2d2a888c50 .functor NOT 1, L_0x5d2d2a888ac0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5ea7e0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a888ac0;  1 drivers
v0x5d2d2a5ea8e0_0 .net "a", 0 0, L_0x5d2d2a889660;  alias, 1 drivers
v0x5d2d2a5ea9f0_0 .net "b", 0 0, L_0x5d2d2a889700;  alias, 1 drivers
v0x5d2d2a5eaae0_0 .net "out", 0 0, L_0x5d2d2a888c50;  alias, 1 drivers
S_0x5d2d2a5eabe0 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a5e8b20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a889280 .functor AND 1, L_0x5d2d2a889210, L_0x5d2d2a8891a0, C4<1>, C4<1>;
L_0x5d2d2a889380 .functor NOT 1, L_0x5d2d2a889280, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5eae10_0 .net *"_ivl_0", 0 0, L_0x5d2d2a889280;  1 drivers
v0x5d2d2a5eaef0_0 .net "a", 0 0, L_0x5d2d2a889210;  alias, 1 drivers
v0x5d2d2a5eafb0_0 .net "b", 0 0, L_0x5d2d2a8891a0;  alias, 1 drivers
v0x5d2d2a5eb0a0_0 .net "out", 0 0, L_0x5d2d2a889380;  alias, 1 drivers
S_0x5d2d2a5eb1c0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a5e8b20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8893f0 .functor AND 1, L_0x5d2d2a8898e0, L_0x5d2d2a8891a0, C4<1>, C4<1>;
L_0x5d2d2a8894f0 .functor NOT 1, L_0x5d2d2a8893f0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5eb3f0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8893f0;  1 drivers
v0x5d2d2a5eb4f0_0 .net "a", 0 0, L_0x5d2d2a8898e0;  alias, 1 drivers
v0x5d2d2a5eb5b0_0 .net "b", 0 0, L_0x5d2d2a8891a0;  alias, 1 drivers
v0x5d2d2a5eb650_0 .net "out", 0 0, L_0x5d2d2a8894f0;  alias, 1 drivers
S_0x5d2d2a5eb770 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a5e8b20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a888cc0 .functor NOT 1, L_0x5d2d2a888c50, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5eb9e0_0 .net "a", 0 0, L_0x5d2d2a888c50;  alias, 1 drivers
v0x5d2d2a5ebaa0_0 .net "out", 0 0, L_0x5d2d2a888cc0;  alias, 1 drivers
S_0x5d2d2a5ebba0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a5e8b20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a888dc0 .functor NOT 1, L_0x5d2d2a8897f0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5ebdc0_0 .net "a", 0 0, L_0x5d2d2a8897f0;  alias, 1 drivers
v0x5d2d2a5ebea0_0 .net "out", 0 0, L_0x5d2d2a888dc0;  alias, 1 drivers
S_0x5d2d2a5ebff0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a5e8b20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a889210 .functor NOT 1, L_0x5d2d2a8898e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5ec210_0 .net "a", 0 0, L_0x5d2d2a8898e0;  alias, 1 drivers
v0x5d2d2a5ec2d0_0 .net "out", 0 0, L_0x5d2d2a889210;  alias, 1 drivers
S_0x5d2d2a5ec390 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a5e8b20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a889560 .functor NOT 1, L_0x5d2d2a8894f0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5ec5b0_0 .net "a", 0 0, L_0x5d2d2a8894f0;  alias, 1 drivers
v0x5d2d2a5ec6a0_0 .net "out", 0 0, L_0x5d2d2a889560;  alias, 1 drivers
S_0x5d2d2a5ed210 .scope generate, "rcpa2Loop[7]" "rcpa2Loop[7]" 4 16, 4 16 0, S_0x5d2d2a5ac9f0;
 .timescale -9 -12;
P_0x5d2d2a5ed410 .param/l "i" 0 4 16, +C4<0111>;
S_0x5d2d2a5ed4f0 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a5ed210;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a5f1170_0 .net "Y", 0 0, L_0x5d2d2a888330;  1 drivers
v0x5d2d2a5f12a0_0 .net "a", 0 0, L_0x5d2d2a888840;  1 drivers
v0x5d2d2a5f1360_0 .net "b", 0 0, L_0x5d2d2a8888e0;  1 drivers
v0x5d2d2a5f1430_0 .net "cIn", 0 0, L_0x5d2d2a888980;  1 drivers
v0x5d2d2a5f1500_0 .net "cOut", 0 0, L_0x5d2d2a8886f0;  1 drivers
v0x5d2d2a5f15a0_0 .net "fIn", 0 0, L_0x5d2d2a888a20;  1 drivers
v0x5d2d2a5f1690_0 .net "fOut", 0 0, L_0x5d2d2a887ee0;  1 drivers
v0x5d2d2a5f1730_0 .net "notCIn", 0 0, L_0x5d2d2a887f50;  1 drivers
v0x5d2d2a5f17d0_0 .net "notCOut", 0 0, L_0x5d2d2a888680;  1 drivers
v0x5d2d2a5f1900_0 .net "notFIn", 0 0, L_0x5d2d2a8883a0;  1 drivers
v0x5d2d2a5f19f0_0 .net "notFOut", 0 0, L_0x5d2d2a887e70;  1 drivers
v0x5d2d2a5f1ae0_0 .net "s", 0 0, L_0x5d2d2a888510;  1 drivers
S_0x5d2d2a5ed780 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a5ed4f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a5eea10_0 .net "a", 0 0, L_0x5d2d2a888840;  alias, 1 drivers
v0x5d2d2a5eeae0_0 .net "b", 0 0, L_0x5d2d2a8888e0;  alias, 1 drivers
v0x5d2d2a5eebb0_0 .net "c", 0 0, L_0x5d2d2a887f50;  alias, 1 drivers
v0x5d2d2a5eecb0_0 .net "node1", 0 0, L_0x5d2d2a8880c0;  1 drivers
v0x5d2d2a5eeda0_0 .net "node2", 0 0, L_0x5d2d2a888130;  1 drivers
v0x5d2d2a5eeee0_0 .net "out", 0 0, L_0x5d2d2a888330;  alias, 1 drivers
S_0x5d2d2a5ed9f0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a5ed780;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a888230 .functor AND 1, L_0x5d2d2a888130, L_0x5d2d2a887f50, C4<1>, C4<1>;
L_0x5d2d2a888330 .functor NOT 1, L_0x5d2d2a888230, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5edc60_0 .net *"_ivl_0", 0 0, L_0x5d2d2a888230;  1 drivers
v0x5d2d2a5edd60_0 .net "a", 0 0, L_0x5d2d2a888130;  alias, 1 drivers
v0x5d2d2a5ede20_0 .net "b", 0 0, L_0x5d2d2a887f50;  alias, 1 drivers
v0x5d2d2a5edec0_0 .net "out", 0 0, L_0x5d2d2a888330;  alias, 1 drivers
S_0x5d2d2a5ee000 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a5ed780;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a888050 .functor OR 1, L_0x5d2d2a888840, L_0x5d2d2a8888e0, C4<0>, C4<0>;
L_0x5d2d2a8880c0 .functor NOT 1, L_0x5d2d2a888050, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5ee230_0 .net *"_ivl_0", 0 0, L_0x5d2d2a888050;  1 drivers
v0x5d2d2a5ee330_0 .net "a", 0 0, L_0x5d2d2a888840;  alias, 1 drivers
v0x5d2d2a5ee3f0_0 .net "b", 0 0, L_0x5d2d2a8888e0;  alias, 1 drivers
v0x5d2d2a5ee4c0_0 .net "out", 0 0, L_0x5d2d2a8880c0;  alias, 1 drivers
S_0x5d2d2a5ee600 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a5ed780;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a888130 .functor NOT 1, L_0x5d2d2a8880c0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5ee850_0 .net "a", 0 0, L_0x5d2d2a8880c0;  alias, 1 drivers
v0x5d2d2a5ee920_0 .net "out", 0 0, L_0x5d2d2a888130;  alias, 1 drivers
S_0x5d2d2a5eef80 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a5ed4f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a887db0 .functor AND 1, L_0x5d2d2a888840, L_0x5d2d2a8888e0, C4<1>, C4<1>;
L_0x5d2d2a887e70 .functor NOT 1, L_0x5d2d2a887db0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5ef1b0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a887db0;  1 drivers
v0x5d2d2a5ef2b0_0 .net "a", 0 0, L_0x5d2d2a888840;  alias, 1 drivers
v0x5d2d2a5ef3c0_0 .net "b", 0 0, L_0x5d2d2a8888e0;  alias, 1 drivers
v0x5d2d2a5ef4b0_0 .net "out", 0 0, L_0x5d2d2a887e70;  alias, 1 drivers
S_0x5d2d2a5ef5b0 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a5ed4f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a888410 .functor AND 1, L_0x5d2d2a8883a0, L_0x5d2d2a888330, C4<1>, C4<1>;
L_0x5d2d2a888510 .functor NOT 1, L_0x5d2d2a888410, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5ef7e0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a888410;  1 drivers
v0x5d2d2a5ef8c0_0 .net "a", 0 0, L_0x5d2d2a8883a0;  alias, 1 drivers
v0x5d2d2a5ef980_0 .net "b", 0 0, L_0x5d2d2a888330;  alias, 1 drivers
v0x5d2d2a5efa70_0 .net "out", 0 0, L_0x5d2d2a888510;  alias, 1 drivers
S_0x5d2d2a5efb90 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a5ed4f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a888580 .functor AND 1, L_0x5d2d2a888a20, L_0x5d2d2a888330, C4<1>, C4<1>;
L_0x5d2d2a888680 .functor NOT 1, L_0x5d2d2a888580, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5efdc0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a888580;  1 drivers
v0x5d2d2a5efec0_0 .net "a", 0 0, L_0x5d2d2a888a20;  alias, 1 drivers
v0x5d2d2a5eff80_0 .net "b", 0 0, L_0x5d2d2a888330;  alias, 1 drivers
v0x5d2d2a5f0020_0 .net "out", 0 0, L_0x5d2d2a888680;  alias, 1 drivers
S_0x5d2d2a5f0140 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a5ed4f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a887ee0 .functor NOT 1, L_0x5d2d2a887e70, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5f03b0_0 .net "a", 0 0, L_0x5d2d2a887e70;  alias, 1 drivers
v0x5d2d2a5f0470_0 .net "out", 0 0, L_0x5d2d2a887ee0;  alias, 1 drivers
S_0x5d2d2a5f0570 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a5ed4f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a887f50 .functor NOT 1, L_0x5d2d2a888980, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5f0790_0 .net "a", 0 0, L_0x5d2d2a888980;  alias, 1 drivers
v0x5d2d2a5f0870_0 .net "out", 0 0, L_0x5d2d2a887f50;  alias, 1 drivers
S_0x5d2d2a5f09c0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a5ed4f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8883a0 .functor NOT 1, L_0x5d2d2a888a20, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5f0be0_0 .net "a", 0 0, L_0x5d2d2a888a20;  alias, 1 drivers
v0x5d2d2a5f0ca0_0 .net "out", 0 0, L_0x5d2d2a8883a0;  alias, 1 drivers
S_0x5d2d2a5f0d60 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a5ed4f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8886f0 .functor NOT 1, L_0x5d2d2a888680, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5f0f80_0 .net "a", 0 0, L_0x5d2d2a888680;  alias, 1 drivers
v0x5d2d2a5f1070_0 .net "out", 0 0, L_0x5d2d2a8886f0;  alias, 1 drivers
S_0x5d2d2a5f2390 .scope module, "nBitRippleCarryAdderInst" "nBitRippleCarryAdder" 3 23, 8 3 0, S_0x5d2d2a5ac170;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 8 "A";
    .port_info 3 /INPUT 8 "B";
    .port_info 4 /INPUT 1 "cin";
P_0x5d2d2a5f2570 .param/l "N" 0 8 3, +C4<00000000000000000000000000001000>;
L_0x5d2d2a893290 .functor BUFZ 8, L_0x5d2d2a892ad0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5d2d2a5f88a0_0 .net "A", 7 0, L_0x5d2d2a893610;  1 drivers
v0x5d2d2a5f89a0_0 .net "B", 7 0, L_0x5d2d2a8936b0;  1 drivers
v0x5d2d2a5f8a80_0 .net "carryMiddle", 7 0, L_0x5d2d2a8923a0;  1 drivers
v0x5d2d2a5f8b40_0 .net "cin", 0 0, L_0x5d2d2a890810;  alias, 1 drivers
v0x5d2d2a5f8c30_0 .net "cout", 0 0, L_0x5d2d2a893350;  alias, 1 drivers
v0x5d2d2a5f8d40_0 .net "sum", 7 0, L_0x5d2d2a893290;  1 drivers
v0x5d2d2a5f8e20_0 .net "sum11", 7 0, L_0x5d2d2a892ad0;  1 drivers
L_0x5d2d2a890d50 .part L_0x5d2d2a893610, 0, 1;
L_0x5d2d2a890df0 .part L_0x5d2d2a8936b0, 0, 1;
L_0x5d2d2a890f70 .part L_0x5d2d2a893610, 1, 1;
L_0x5d2d2a891010 .part L_0x5d2d2a8936b0, 1, 1;
L_0x5d2d2a891100 .part L_0x5d2d2a8923a0, 0, 1;
L_0x5d2d2a891370 .part L_0x5d2d2a893610, 2, 1;
L_0x5d2d2a891410 .part L_0x5d2d2a8936b0, 2, 1;
L_0x5d2d2a8914b0 .part L_0x5d2d2a8923a0, 1, 1;
L_0x5d2d2a8917c0 .part L_0x5d2d2a893610, 3, 1;
L_0x5d2d2a891860 .part L_0x5d2d2a8936b0, 3, 1;
L_0x5d2d2a891900 .part L_0x5d2d2a8923a0, 2, 1;
L_0x5d2d2a891ad0 .part L_0x5d2d2a893610, 4, 1;
L_0x5d2d2a891be0 .part L_0x5d2d2a8936b0, 4, 1;
L_0x5d2d2a891c80 .part L_0x5d2d2a8923a0, 3, 1;
L_0x5d2d2a891ec0 .part L_0x5d2d2a893610, 5, 1;
L_0x5d2d2a891f60 .part L_0x5d2d2a8936b0, 5, 1;
L_0x5d2d2a892090 .part L_0x5d2d2a8923a0, 4, 1;
L_0x5d2d2a892300 .part L_0x5d2d2a893610, 6, 1;
L_0x5d2d2a892440 .part L_0x5d2d2a8936b0, 6, 1;
L_0x5d2d2a8924e0 .part L_0x5d2d2a8923a0, 5, 1;
LS_0x5d2d2a8923a0_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a890ce0, L_0x5d2d2a890f00, L_0x5d2d2a891210, L_0x5d2d2a891660;
LS_0x5d2d2a8923a0_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a891a10, L_0x5d2d2a891db0, L_0x5d2d2a8921a0, L_0x5d2d2a8926a0;
L_0x5d2d2a8923a0 .concat8 [ 4 4 0 0], LS_0x5d2d2a8923a0_0_0, LS_0x5d2d2a8923a0_0_4;
LS_0x5d2d2a892ad0_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a8908b0, L_0x5d2d2a890e90, L_0x5d2d2a8911a0, L_0x5d2d2a8915f0;
LS_0x5d2d2a892ad0_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a8919a0, L_0x5d2d2a891b70, L_0x5d2d2a892130, L_0x5d2d2a892630;
L_0x5d2d2a892ad0 .concat8 [ 4 4 0 0], LS_0x5d2d2a892ad0_0_0, LS_0x5d2d2a892ad0_0_4;
L_0x5d2d2a892580 .part L_0x5d2d2a893610, 7, 1;
L_0x5d2d2a892f00 .part L_0x5d2d2a8936b0, 7, 1;
L_0x5d2d2a892e40 .part L_0x5d2d2a8923a0, 6, 1;
L_0x5d2d2a893350 .part L_0x5d2d2a8923a0, 7, 1;
S_0x5d2d2a5f2750 .scope generate, "genAdder[0]" "genAdder[0]" 8 9, 8 9 0, S_0x5d2d2a5f2390;
 .timescale -9 -12;
P_0x5d2d2a5f2950 .param/l "i" 0 8 9, +C4<00>;
S_0x5d2d2a5f2a30 .scope generate, "genblk2" "genblk2" 8 10, 8 10 0, S_0x5d2d2a5f2750;
 .timescale -9 -12;
S_0x5d2d2a5f2c10 .scope module, "f" "FA" 8 11, 9 33 0, S_0x5d2d2a5f2a30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a8908b0 .udp UDP_sumOut, L_0x5d2d2a890d50, L_0x5d2d2a890df0, L_0x5d2d2a890810;
L_0x5d2d2a890ce0 .udp UDP_carryOut, L_0x5d2d2a890d50, L_0x5d2d2a890df0, L_0x5d2d2a890810;
v0x5d2d2a5f2ec0_0 .net "A", 0 0, L_0x5d2d2a890d50;  1 drivers
v0x5d2d2a5f2fa0_0 .net "B", 0 0, L_0x5d2d2a890df0;  1 drivers
v0x5d2d2a5f3060_0 .net "Cin", 0 0, L_0x5d2d2a890810;  alias, 1 drivers
v0x5d2d2a5f3160_0 .net "Cout", 0 0, L_0x5d2d2a890ce0;  1 drivers
v0x5d2d2a5f3200_0 .net "sum", 0 0, L_0x5d2d2a8908b0;  1 drivers
S_0x5d2d2a5f3390 .scope generate, "genAdder[1]" "genAdder[1]" 8 9, 8 9 0, S_0x5d2d2a5f2390;
 .timescale -9 -12;
P_0x5d2d2a5f35b0 .param/l "i" 0 8 9, +C4<01>;
S_0x5d2d2a5f3670 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a5f3390;
 .timescale -9 -12;
S_0x5d2d2a5f3850 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a5f3670;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a890e90 .udp UDP_sumOut, L_0x5d2d2a890f70, L_0x5d2d2a891010, L_0x5d2d2a891100;
L_0x5d2d2a890f00 .udp UDP_carryOut, L_0x5d2d2a890f70, L_0x5d2d2a891010, L_0x5d2d2a891100;
v0x5d2d2a5f3ad0_0 .net "A", 0 0, L_0x5d2d2a890f70;  1 drivers
v0x5d2d2a5f3bb0_0 .net "B", 0 0, L_0x5d2d2a891010;  1 drivers
v0x5d2d2a5f3c70_0 .net "Cin", 0 0, L_0x5d2d2a891100;  1 drivers
v0x5d2d2a5f3d40_0 .net "Cout", 0 0, L_0x5d2d2a890f00;  1 drivers
v0x5d2d2a5f3e00_0 .net "sum", 0 0, L_0x5d2d2a890e90;  1 drivers
S_0x5d2d2a5f3fb0 .scope generate, "genAdder[2]" "genAdder[2]" 8 9, 8 9 0, S_0x5d2d2a5f2390;
 .timescale -9 -12;
P_0x5d2d2a5f41b0 .param/l "i" 0 8 9, +C4<010>;
S_0x5d2d2a5f4270 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a5f3fb0;
 .timescale -9 -12;
S_0x5d2d2a5f4450 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a5f4270;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a8911a0 .udp UDP_sumOut, L_0x5d2d2a891370, L_0x5d2d2a891410, L_0x5d2d2a8914b0;
L_0x5d2d2a891210 .udp UDP_carryOut, L_0x5d2d2a891370, L_0x5d2d2a891410, L_0x5d2d2a8914b0;
v0x5d2d2a5f4700_0 .net "A", 0 0, L_0x5d2d2a891370;  1 drivers
v0x5d2d2a5f47e0_0 .net "B", 0 0, L_0x5d2d2a891410;  1 drivers
v0x5d2d2a5f48a0_0 .net "Cin", 0 0, L_0x5d2d2a8914b0;  1 drivers
v0x5d2d2a5f4970_0 .net "Cout", 0 0, L_0x5d2d2a891210;  1 drivers
v0x5d2d2a5f4a30_0 .net "sum", 0 0, L_0x5d2d2a8911a0;  1 drivers
S_0x5d2d2a5f4be0 .scope generate, "genAdder[3]" "genAdder[3]" 8 9, 8 9 0, S_0x5d2d2a5f2390;
 .timescale -9 -12;
P_0x5d2d2a5f4de0 .param/l "i" 0 8 9, +C4<011>;
S_0x5d2d2a5f4ec0 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a5f4be0;
 .timescale -9 -12;
S_0x5d2d2a5f50a0 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a5f4ec0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a8915f0 .udp UDP_sumOut, L_0x5d2d2a8917c0, L_0x5d2d2a891860, L_0x5d2d2a891900;
L_0x5d2d2a891660 .udp UDP_carryOut, L_0x5d2d2a8917c0, L_0x5d2d2a891860, L_0x5d2d2a891900;
v0x5d2d2a5f5320_0 .net "A", 0 0, L_0x5d2d2a8917c0;  1 drivers
v0x5d2d2a5f5400_0 .net "B", 0 0, L_0x5d2d2a891860;  1 drivers
v0x5d2d2a5f54c0_0 .net "Cin", 0 0, L_0x5d2d2a891900;  1 drivers
v0x5d2d2a5f5590_0 .net "Cout", 0 0, L_0x5d2d2a891660;  1 drivers
v0x5d2d2a5f5650_0 .net "sum", 0 0, L_0x5d2d2a8915f0;  1 drivers
S_0x5d2d2a5f5800 .scope generate, "genAdder[4]" "genAdder[4]" 8 9, 8 9 0, S_0x5d2d2a5f2390;
 .timescale -9 -12;
P_0x5d2d2a5f5a50 .param/l "i" 0 8 9, +C4<0100>;
S_0x5d2d2a5f5b30 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a5f5800;
 .timescale -9 -12;
S_0x5d2d2a5f5d10 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a5f5b30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a8919a0 .udp UDP_sumOut, L_0x5d2d2a891ad0, L_0x5d2d2a891be0, L_0x5d2d2a891c80;
L_0x5d2d2a891a10 .udp UDP_carryOut, L_0x5d2d2a891ad0, L_0x5d2d2a891be0, L_0x5d2d2a891c80;
v0x5d2d2a5f5f90_0 .net "A", 0 0, L_0x5d2d2a891ad0;  1 drivers
v0x5d2d2a5f6070_0 .net "B", 0 0, L_0x5d2d2a891be0;  1 drivers
v0x5d2d2a5f6130_0 .net "Cin", 0 0, L_0x5d2d2a891c80;  1 drivers
v0x5d2d2a5f61d0_0 .net "Cout", 0 0, L_0x5d2d2a891a10;  1 drivers
v0x5d2d2a5f6290_0 .net "sum", 0 0, L_0x5d2d2a8919a0;  1 drivers
S_0x5d2d2a5f6440 .scope generate, "genAdder[5]" "genAdder[5]" 8 9, 8 9 0, S_0x5d2d2a5f2390;
 .timescale -9 -12;
P_0x5d2d2a5f6640 .param/l "i" 0 8 9, +C4<0101>;
S_0x5d2d2a5f6720 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a5f6440;
 .timescale -9 -12;
S_0x5d2d2a5f6900 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a5f6720;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a891b70 .udp UDP_sumOut, L_0x5d2d2a891ec0, L_0x5d2d2a891f60, L_0x5d2d2a892090;
L_0x5d2d2a891db0 .udp UDP_carryOut, L_0x5d2d2a891ec0, L_0x5d2d2a891f60, L_0x5d2d2a892090;
v0x5d2d2a5f6b80_0 .net "A", 0 0, L_0x5d2d2a891ec0;  1 drivers
v0x5d2d2a5f6c60_0 .net "B", 0 0, L_0x5d2d2a891f60;  1 drivers
v0x5d2d2a5f6d20_0 .net "Cin", 0 0, L_0x5d2d2a892090;  1 drivers
v0x5d2d2a5f6df0_0 .net "Cout", 0 0, L_0x5d2d2a891db0;  1 drivers
v0x5d2d2a5f6eb0_0 .net "sum", 0 0, L_0x5d2d2a891b70;  1 drivers
S_0x5d2d2a5f7060 .scope generate, "genAdder[6]" "genAdder[6]" 8 9, 8 9 0, S_0x5d2d2a5f2390;
 .timescale -9 -12;
P_0x5d2d2a5f7260 .param/l "i" 0 8 9, +C4<0110>;
S_0x5d2d2a5f7340 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a5f7060;
 .timescale -9 -12;
S_0x5d2d2a5f7520 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a5f7340;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a892130 .udp UDP_sumOut, L_0x5d2d2a892300, L_0x5d2d2a892440, L_0x5d2d2a8924e0;
L_0x5d2d2a8921a0 .udp UDP_carryOut, L_0x5d2d2a892300, L_0x5d2d2a892440, L_0x5d2d2a8924e0;
v0x5d2d2a5f77a0_0 .net "A", 0 0, L_0x5d2d2a892300;  1 drivers
v0x5d2d2a5f7880_0 .net "B", 0 0, L_0x5d2d2a892440;  1 drivers
v0x5d2d2a5f7940_0 .net "Cin", 0 0, L_0x5d2d2a8924e0;  1 drivers
v0x5d2d2a5f7a10_0 .net "Cout", 0 0, L_0x5d2d2a8921a0;  1 drivers
v0x5d2d2a5f7ad0_0 .net "sum", 0 0, L_0x5d2d2a892130;  1 drivers
S_0x5d2d2a5f7c80 .scope generate, "genAdder[7]" "genAdder[7]" 8 9, 8 9 0, S_0x5d2d2a5f2390;
 .timescale -9 -12;
P_0x5d2d2a5f7e80 .param/l "i" 0 8 9, +C4<0111>;
S_0x5d2d2a5f7f60 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a5f7c80;
 .timescale -9 -12;
S_0x5d2d2a5f8140 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a5f7f60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a892630 .udp UDP_sumOut, L_0x5d2d2a892580, L_0x5d2d2a892f00, L_0x5d2d2a892e40;
L_0x5d2d2a8926a0 .udp UDP_carryOut, L_0x5d2d2a892580, L_0x5d2d2a892f00, L_0x5d2d2a892e40;
v0x5d2d2a5f83c0_0 .net "A", 0 0, L_0x5d2d2a892580;  1 drivers
v0x5d2d2a5f84a0_0 .net "B", 0 0, L_0x5d2d2a892f00;  1 drivers
v0x5d2d2a5f8560_0 .net "Cin", 0 0, L_0x5d2d2a892e40;  1 drivers
v0x5d2d2a5f8630_0 .net "Cout", 0 0, L_0x5d2d2a8926a0;  1 drivers
v0x5d2d2a5f86f0_0 .net "sum", 0 0, L_0x5d2d2a892630;  1 drivers
S_0x5d2d2a5f94f0 .scope module, "HybridAdderLayer3_4" "HybridAdder" 2 220, 3 1 0, S_0x5d2d2a3c7af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /OUTPUT 16 "sum";
    .port_info 3 /OUTPUT 1 "cout";
P_0x5d2d2a5f96d0 .param/l "N1" 0 3 1, +C4<00000000000000000000000000001000>;
P_0x5d2d2a5f9710 .param/l "N2" 0 3 1, +C4<00000000000000000000000000001000>;
P_0x5d2d2a5f9750 .param/l "addOrSub" 0 3 1, +C4<00000000000000000000000000000001>;
v0x5d2d2a626320_0 .net "A", 15 0, L_0x5d2d2a829af0;  alias, 1 drivers
v0x5d2d2a626400_0 .net "B", 15 0, L_0x5d2d2a835d40;  alias, 1 drivers
v0x5d2d2a6264a0_0 .net "cout", 0 0, L_0x5d2d2a89e7d0;  1 drivers
v0x5d2d2a6265a0_0 .net "fn", 0 0, L_0x5d2d2a89bc50;  1 drivers
v0x5d2d2a626640_0 .net "selectedB", 15 0, L_0x5d2d2a8937c0;  1 drivers
v0x5d2d2a626730_0 .net "sum", 15 0, L_0x5d2d2a89e530;  alias, 1 drivers
L_0x5d2d2a89bfe0 .part L_0x5d2d2a829af0, 0, 8;
L_0x5d2d2a89c080 .part L_0x5d2d2a8937c0, 0, 8;
L_0x5d2d2a89e530 .concat8 [ 8 8 0 0], L_0x5d2d2a89b6e0, L_0x5d2d2a89e710;
L_0x5d2d2a89ea90 .part L_0x5d2d2a829af0, 8, 8;
L_0x5d2d2a89eb30 .part L_0x5d2d2a8937c0, 8, 8;
S_0x5d2d2a5f9990 .scope generate, "genblk2" "genblk2" 3 10, 3 10 0, S_0x5d2d2a5f94f0;
 .timescale -9 -12;
L_0x5d2d2a893750 .functor NOT 16, L_0x5d2d2a835d40, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5d2d2a5f9b90_0 .net *"_ivl_0", 15 0, L_0x5d2d2a893750;  1 drivers
L_0x7347fc2c29f0 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5f9c90_0 .net/2u *"_ivl_2", 15 0, L_0x7347fc2c29f0;  1 drivers
L_0x5d2d2a8937c0 .arith/sum 16, L_0x5d2d2a893750, L_0x7347fc2c29f0;
S_0x5d2d2a5f9d70 .scope module, "nBitRcpa2Inst" "nBitRcpa2" 3 17, 4 1 0, S_0x5d2d2a5f94f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /OUTPUT 8 "sum";
    .port_info 3 /OUTPUT 1 "fn";
P_0x5d2d2a5f9f70 .param/l "N" 0 4 1, +C4<00000000000000000000000000001000>;
v0x5d2d2a61ef60_0 .net "A", 7 0, L_0x5d2d2a89bfe0;  1 drivers
v0x5d2d2a61f060_0 .net "B", 7 0, L_0x5d2d2a89c080;  1 drivers
v0x5d2d2a61f140_0 .net "F", 8 0, L_0x5d2d2a89be10;  1 drivers
v0x5d2d2a61f200_0 .net *"_ivl_85", 0 0, L_0x5d2d2a89bd70;  1 drivers
L_0x7347fc2c2a38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d2d2a61f2e0_0 .net/2u *"_ivl_89", 0 0, L_0x7347fc2c2a38;  1 drivers
v0x5d2d2a61f410_0 .net "carry", 8 0, L_0x5d2d2a89bbb0;  1 drivers
v0x5d2d2a61f4f0_0 .net "fn", 0 0, L_0x5d2d2a89bc50;  alias, 1 drivers
v0x5d2d2a61f5b0_0 .net "sum", 7 0, L_0x5d2d2a89b6e0;  1 drivers
L_0x5d2d2a8942f0 .part L_0x5d2d2a89bfe0, 7, 1;
L_0x5d2d2a894390 .part L_0x5d2d2a89c080, 7, 1;
L_0x5d2d2a894430 .part L_0x5d2d2a89bbb0, 8, 1;
L_0x5d2d2a8944d0 .part L_0x5d2d2a89be10, 7, 1;
L_0x5d2d2a895110 .part L_0x5d2d2a89bfe0, 6, 1;
L_0x5d2d2a8951b0 .part L_0x5d2d2a89c080, 6, 1;
L_0x5d2d2a8952a0 .part L_0x5d2d2a89bbb0, 7, 1;
L_0x5d2d2a895390 .part L_0x5d2d2a89be10, 6, 1;
L_0x5d2d2a896300 .part L_0x5d2d2a89bfe0, 5, 1;
L_0x5d2d2a8963a0 .part L_0x5d2d2a89c080, 5, 1;
L_0x5d2d2a8964a0 .part L_0x5d2d2a89bbb0, 6, 1;
L_0x5d2d2a896540 .part L_0x5d2d2a89be10, 5, 1;
L_0x5d2d2a897470 .part L_0x5d2d2a89bfe0, 4, 1;
L_0x5d2d2a8975a0 .part L_0x5d2d2a89c080, 4, 1;
L_0x5d2d2a8976d0 .part L_0x5d2d2a89bbb0, 5, 1;
L_0x5d2d2a897800 .part L_0x5d2d2a89be10, 4, 1;
L_0x5d2d2a898770 .part L_0x5d2d2a89bfe0, 3, 1;
L_0x5d2d2a898810 .part L_0x5d2d2a89c080, 3, 1;
L_0x5d2d2a898950 .part L_0x5d2d2a89bbb0, 4, 1;
L_0x5d2d2a8989f0 .part L_0x5d2d2a89be10, 3, 1;
L_0x5d2d2a8988b0 .part L_0x5d2d2a89bfe0, 2, 1;
L_0x5d2d2a8996a0 .part L_0x5d2d2a89c080, 2, 1;
L_0x5d2d2a898a90 .part L_0x5d2d2a89bbb0, 3, 1;
L_0x5d2d2a899800 .part L_0x5d2d2a89be10, 2, 1;
L_0x5d2d2a89a4a0 .part L_0x5d2d2a89bfe0, 1, 1;
L_0x5d2d2a89a540 .part L_0x5d2d2a89c080, 1, 1;
L_0x5d2d2a8998a0 .part L_0x5d2d2a89bbb0, 2, 1;
L_0x5d2d2a89a6c0 .part L_0x5d2d2a89be10, 1, 1;
L_0x5d2d2a89b380 .part L_0x5d2d2a89bfe0, 0, 1;
L_0x5d2d2a89b530 .part L_0x5d2d2a89c080, 0, 1;
L_0x5d2d2a89a760 .part L_0x5d2d2a89bbb0, 1, 1;
L_0x5d2d2a89b8f0 .part L_0x5d2d2a89be10, 0, 1;
LS_0x5d2d2a89b6e0_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a89b0a0, L_0x5d2d2a89a1c0, L_0x5d2d2a8993c0, L_0x5d2d2a8983f0;
LS_0x5d2d2a89b6e0_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a8970f0, L_0x5d2d2a895f30, L_0x5d2d2a894e30, L_0x5d2d2a893fc0;
L_0x5d2d2a89b6e0 .concat8 [ 4 4 0 0], LS_0x5d2d2a89b6e0_0_0, LS_0x5d2d2a89b6e0_0_4;
LS_0x5d2d2a89bbb0_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a89b280, L_0x5d2d2a89a3a0, L_0x5d2d2a8995a0, L_0x5d2d2a898630;
LS_0x5d2d2a89bbb0_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a897330, L_0x5d2d2a896170, L_0x5d2d2a895010, L_0x5d2d2a8941a0;
LS_0x5d2d2a89bbb0_0_8 .concat8 [ 1 0 0 0], L_0x5d2d2a89bd70;
L_0x5d2d2a89bbb0 .concat8 [ 4 4 1 0], LS_0x5d2d2a89bbb0_0_0, LS_0x5d2d2a89bbb0_0_4, LS_0x5d2d2a89bbb0_0_8;
L_0x5d2d2a89bd70 .part L_0x5d2d2a89be10, 8, 1;
LS_0x5d2d2a89be10_0_0 .concat8 [ 1 1 1 1], L_0x7347fc2c2a38, L_0x5d2d2a89a9e0, L_0x5d2d2a899b00, L_0x5d2d2a898cf0;
LS_0x5d2d2a89be10_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a897b90, L_0x5d2d2a896890, L_0x5d2d2a8956d0, L_0x5d2d2a894770;
LS_0x5d2d2a89be10_0_8 .concat8 [ 1 0 0 0], L_0x5d2d2a893990;
L_0x5d2d2a89be10 .concat8 [ 4 4 1 0], LS_0x5d2d2a89be10_0_0, LS_0x5d2d2a89be10_0_4, LS_0x5d2d2a89be10_0_8;
L_0x5d2d2a89bc50 .part L_0x5d2d2a89be10, 8, 1;
S_0x5d2d2a5fa0e0 .scope generate, "rcpa2Loop[0]" "rcpa2Loop[0]" 4 16, 4 16 0, S_0x5d2d2a5f9d70;
 .timescale -9 -12;
P_0x5d2d2a5fa2e0 .param/l "i" 0 4 16, +C4<00>;
S_0x5d2d2a5fa3c0 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a5fa0e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a5fe0a0_0 .net "Y", 0 0, L_0x5d2d2a89aec0;  1 drivers
v0x5d2d2a5fe140_0 .net "a", 0 0, L_0x5d2d2a89b380;  1 drivers
v0x5d2d2a5fe200_0 .net "b", 0 0, L_0x5d2d2a89b530;  1 drivers
v0x5d2d2a5fe2d0_0 .net "cIn", 0 0, L_0x5d2d2a89a760;  1 drivers
v0x5d2d2a5fe3a0_0 .net "cOut", 0 0, L_0x5d2d2a89b280;  1 drivers
v0x5d2d2a5fe440_0 .net "fIn", 0 0, L_0x5d2d2a89b8f0;  1 drivers
v0x5d2d2a5fe530_0 .net "fOut", 0 0, L_0x5d2d2a89a9e0;  1 drivers
v0x5d2d2a5fe5d0_0 .net "notCIn", 0 0, L_0x5d2d2a89aae0;  1 drivers
v0x5d2d2a5fe670_0 .net "notCOut", 0 0, L_0x5d2d2a89b210;  1 drivers
v0x5d2d2a5fe7a0_0 .net "notFIn", 0 0, L_0x5d2d2a89af30;  1 drivers
v0x5d2d2a5fe890_0 .net "notFOut", 0 0, L_0x5d2d2a89a970;  1 drivers
v0x5d2d2a5fe980_0 .net "s", 0 0, L_0x5d2d2a89b0a0;  1 drivers
S_0x5d2d2a5fa650 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a5fa3c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a5fb940_0 .net "a", 0 0, L_0x5d2d2a89b380;  alias, 1 drivers
v0x5d2d2a5fba10_0 .net "b", 0 0, L_0x5d2d2a89b530;  alias, 1 drivers
v0x5d2d2a5fbae0_0 .net "c", 0 0, L_0x5d2d2a89aae0;  alias, 1 drivers
v0x5d2d2a5fbbe0_0 .net "node1", 0 0, L_0x5d2d2a89ac50;  1 drivers
v0x5d2d2a5fbcd0_0 .net "node2", 0 0, L_0x5d2d2a89acc0;  1 drivers
v0x5d2d2a5fbe10_0 .net "out", 0 0, L_0x5d2d2a89aec0;  alias, 1 drivers
S_0x5d2d2a5fa8f0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a5fa650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a89adc0 .functor AND 1, L_0x5d2d2a89acc0, L_0x5d2d2a89aae0, C4<1>, C4<1>;
L_0x5d2d2a89aec0 .functor NOT 1, L_0x5d2d2a89adc0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5fab60_0 .net *"_ivl_0", 0 0, L_0x5d2d2a89adc0;  1 drivers
v0x5d2d2a5fac60_0 .net "a", 0 0, L_0x5d2d2a89acc0;  alias, 1 drivers
v0x5d2d2a5fad20_0 .net "b", 0 0, L_0x5d2d2a89aae0;  alias, 1 drivers
v0x5d2d2a5fadf0_0 .net "out", 0 0, L_0x5d2d2a89aec0;  alias, 1 drivers
S_0x5d2d2a5faf30 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a5fa650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a89abe0 .functor OR 1, L_0x5d2d2a89b380, L_0x5d2d2a89b530, C4<0>, C4<0>;
L_0x5d2d2a89ac50 .functor NOT 1, L_0x5d2d2a89abe0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5fb160_0 .net *"_ivl_0", 0 0, L_0x5d2d2a89abe0;  1 drivers
v0x5d2d2a5fb260_0 .net "a", 0 0, L_0x5d2d2a89b380;  alias, 1 drivers
v0x5d2d2a5fb320_0 .net "b", 0 0, L_0x5d2d2a89b530;  alias, 1 drivers
v0x5d2d2a5fb3f0_0 .net "out", 0 0, L_0x5d2d2a89ac50;  alias, 1 drivers
S_0x5d2d2a5fb530 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a5fa650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a89acc0 .functor NOT 1, L_0x5d2d2a89ac50, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5fb780_0 .net "a", 0 0, L_0x5d2d2a89ac50;  alias, 1 drivers
v0x5d2d2a5fb850_0 .net "out", 0 0, L_0x5d2d2a89acc0;  alias, 1 drivers
S_0x5d2d2a5fbeb0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a5fa3c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a89a5e0 .functor AND 1, L_0x5d2d2a89b380, L_0x5d2d2a89b530, C4<1>, C4<1>;
L_0x5d2d2a89a970 .functor NOT 1, L_0x5d2d2a89a5e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5fc0e0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a89a5e0;  1 drivers
v0x5d2d2a5fc1e0_0 .net "a", 0 0, L_0x5d2d2a89b380;  alias, 1 drivers
v0x5d2d2a5fc2f0_0 .net "b", 0 0, L_0x5d2d2a89b530;  alias, 1 drivers
v0x5d2d2a5fc3e0_0 .net "out", 0 0, L_0x5d2d2a89a970;  alias, 1 drivers
S_0x5d2d2a5fc4e0 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a5fa3c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a89afa0 .functor AND 1, L_0x5d2d2a89af30, L_0x5d2d2a89aec0, C4<1>, C4<1>;
L_0x5d2d2a89b0a0 .functor NOT 1, L_0x5d2d2a89afa0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5fc710_0 .net *"_ivl_0", 0 0, L_0x5d2d2a89afa0;  1 drivers
v0x5d2d2a5fc7f0_0 .net "a", 0 0, L_0x5d2d2a89af30;  alias, 1 drivers
v0x5d2d2a5fc8b0_0 .net "b", 0 0, L_0x5d2d2a89aec0;  alias, 1 drivers
v0x5d2d2a5fc9a0_0 .net "out", 0 0, L_0x5d2d2a89b0a0;  alias, 1 drivers
S_0x5d2d2a5fcac0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a5fa3c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a89b110 .functor AND 1, L_0x5d2d2a89b8f0, L_0x5d2d2a89aec0, C4<1>, C4<1>;
L_0x5d2d2a89b210 .functor NOT 1, L_0x5d2d2a89b110, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5fccf0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a89b110;  1 drivers
v0x5d2d2a5fcdf0_0 .net "a", 0 0, L_0x5d2d2a89b8f0;  alias, 1 drivers
v0x5d2d2a5fceb0_0 .net "b", 0 0, L_0x5d2d2a89aec0;  alias, 1 drivers
v0x5d2d2a5fcf50_0 .net "out", 0 0, L_0x5d2d2a89b210;  alias, 1 drivers
S_0x5d2d2a5fd070 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a5fa3c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a89a9e0 .functor NOT 1, L_0x5d2d2a89a970, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5fd2e0_0 .net "a", 0 0, L_0x5d2d2a89a970;  alias, 1 drivers
v0x5d2d2a5fd3a0_0 .net "out", 0 0, L_0x5d2d2a89a9e0;  alias, 1 drivers
S_0x5d2d2a5fd4a0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a5fa3c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a89aae0 .functor NOT 1, L_0x5d2d2a89a760, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5fd6c0_0 .net "a", 0 0, L_0x5d2d2a89a760;  alias, 1 drivers
v0x5d2d2a5fd7a0_0 .net "out", 0 0, L_0x5d2d2a89aae0;  alias, 1 drivers
S_0x5d2d2a5fd8f0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a5fa3c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a89af30 .functor NOT 1, L_0x5d2d2a89b8f0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5fdb10_0 .net "a", 0 0, L_0x5d2d2a89b8f0;  alias, 1 drivers
v0x5d2d2a5fdbd0_0 .net "out", 0 0, L_0x5d2d2a89af30;  alias, 1 drivers
S_0x5d2d2a5fdc90 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a5fa3c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a89b280 .functor NOT 1, L_0x5d2d2a89b210, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5fdeb0_0 .net "a", 0 0, L_0x5d2d2a89b210;  alias, 1 drivers
v0x5d2d2a5fdfa0_0 .net "out", 0 0, L_0x5d2d2a89b280;  alias, 1 drivers
S_0x5d2d2a5fea80 .scope generate, "rcpa2Loop[1]" "rcpa2Loop[1]" 4 16, 4 16 0, S_0x5d2d2a5f9d70;
 .timescale -9 -12;
P_0x5d2d2a5feca0 .param/l "i" 0 4 16, +C4<01>;
S_0x5d2d2a5fed60 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a5fea80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a6029e0_0 .net "Y", 0 0, L_0x5d2d2a899fe0;  1 drivers
v0x5d2d2a602b10_0 .net "a", 0 0, L_0x5d2d2a89a4a0;  1 drivers
v0x5d2d2a602bd0_0 .net "b", 0 0, L_0x5d2d2a89a540;  1 drivers
v0x5d2d2a602ca0_0 .net "cIn", 0 0, L_0x5d2d2a8998a0;  1 drivers
v0x5d2d2a602d70_0 .net "cOut", 0 0, L_0x5d2d2a89a3a0;  1 drivers
v0x5d2d2a602e10_0 .net "fIn", 0 0, L_0x5d2d2a89a6c0;  1 drivers
v0x5d2d2a602f00_0 .net "fOut", 0 0, L_0x5d2d2a899b00;  1 drivers
v0x5d2d2a602fa0_0 .net "notCIn", 0 0, L_0x5d2d2a899c00;  1 drivers
v0x5d2d2a603040_0 .net "notCOut", 0 0, L_0x5d2d2a89a330;  1 drivers
v0x5d2d2a603170_0 .net "notFIn", 0 0, L_0x5d2d2a89a050;  1 drivers
v0x5d2d2a603260_0 .net "notFOut", 0 0, L_0x5d2d2a899a90;  1 drivers
v0x5d2d2a603350_0 .net "s", 0 0, L_0x5d2d2a89a1c0;  1 drivers
S_0x5d2d2a5feff0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a5fed60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a600280_0 .net "a", 0 0, L_0x5d2d2a89a4a0;  alias, 1 drivers
v0x5d2d2a600350_0 .net "b", 0 0, L_0x5d2d2a89a540;  alias, 1 drivers
v0x5d2d2a600420_0 .net "c", 0 0, L_0x5d2d2a899c00;  alias, 1 drivers
v0x5d2d2a600520_0 .net "node1", 0 0, L_0x5d2d2a899d70;  1 drivers
v0x5d2d2a600610_0 .net "node2", 0 0, L_0x5d2d2a899de0;  1 drivers
v0x5d2d2a600750_0 .net "out", 0 0, L_0x5d2d2a899fe0;  alias, 1 drivers
S_0x5d2d2a5ff260 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a5feff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a899ee0 .functor AND 1, L_0x5d2d2a899de0, L_0x5d2d2a899c00, C4<1>, C4<1>;
L_0x5d2d2a899fe0 .functor NOT 1, L_0x5d2d2a899ee0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5ff4d0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a899ee0;  1 drivers
v0x5d2d2a5ff5d0_0 .net "a", 0 0, L_0x5d2d2a899de0;  alias, 1 drivers
v0x5d2d2a5ff690_0 .net "b", 0 0, L_0x5d2d2a899c00;  alias, 1 drivers
v0x5d2d2a5ff730_0 .net "out", 0 0, L_0x5d2d2a899fe0;  alias, 1 drivers
S_0x5d2d2a5ff870 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a5feff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a899d00 .functor OR 1, L_0x5d2d2a89a4a0, L_0x5d2d2a89a540, C4<0>, C4<0>;
L_0x5d2d2a899d70 .functor NOT 1, L_0x5d2d2a899d00, C4<0>, C4<0>, C4<0>;
v0x5d2d2a5ffaa0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a899d00;  1 drivers
v0x5d2d2a5ffba0_0 .net "a", 0 0, L_0x5d2d2a89a4a0;  alias, 1 drivers
v0x5d2d2a5ffc60_0 .net "b", 0 0, L_0x5d2d2a89a540;  alias, 1 drivers
v0x5d2d2a5ffd30_0 .net "out", 0 0, L_0x5d2d2a899d70;  alias, 1 drivers
S_0x5d2d2a5ffe70 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a5feff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a899de0 .functor NOT 1, L_0x5d2d2a899d70, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6000c0_0 .net "a", 0 0, L_0x5d2d2a899d70;  alias, 1 drivers
v0x5d2d2a600190_0 .net "out", 0 0, L_0x5d2d2a899de0;  alias, 1 drivers
S_0x5d2d2a6007f0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a5fed60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a899740 .functor AND 1, L_0x5d2d2a89a4a0, L_0x5d2d2a89a540, C4<1>, C4<1>;
L_0x5d2d2a899a90 .functor NOT 1, L_0x5d2d2a899740, C4<0>, C4<0>, C4<0>;
v0x5d2d2a600a20_0 .net *"_ivl_0", 0 0, L_0x5d2d2a899740;  1 drivers
v0x5d2d2a600b20_0 .net "a", 0 0, L_0x5d2d2a89a4a0;  alias, 1 drivers
v0x5d2d2a600c30_0 .net "b", 0 0, L_0x5d2d2a89a540;  alias, 1 drivers
v0x5d2d2a600d20_0 .net "out", 0 0, L_0x5d2d2a899a90;  alias, 1 drivers
S_0x5d2d2a600e20 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a5fed60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a89a0c0 .functor AND 1, L_0x5d2d2a89a050, L_0x5d2d2a899fe0, C4<1>, C4<1>;
L_0x5d2d2a89a1c0 .functor NOT 1, L_0x5d2d2a89a0c0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a601050_0 .net *"_ivl_0", 0 0, L_0x5d2d2a89a0c0;  1 drivers
v0x5d2d2a601130_0 .net "a", 0 0, L_0x5d2d2a89a050;  alias, 1 drivers
v0x5d2d2a6011f0_0 .net "b", 0 0, L_0x5d2d2a899fe0;  alias, 1 drivers
v0x5d2d2a6012e0_0 .net "out", 0 0, L_0x5d2d2a89a1c0;  alias, 1 drivers
S_0x5d2d2a601400 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a5fed60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a89a230 .functor AND 1, L_0x5d2d2a89a6c0, L_0x5d2d2a899fe0, C4<1>, C4<1>;
L_0x5d2d2a89a330 .functor NOT 1, L_0x5d2d2a89a230, C4<0>, C4<0>, C4<0>;
v0x5d2d2a601630_0 .net *"_ivl_0", 0 0, L_0x5d2d2a89a230;  1 drivers
v0x5d2d2a601730_0 .net "a", 0 0, L_0x5d2d2a89a6c0;  alias, 1 drivers
v0x5d2d2a6017f0_0 .net "b", 0 0, L_0x5d2d2a899fe0;  alias, 1 drivers
v0x5d2d2a601890_0 .net "out", 0 0, L_0x5d2d2a89a330;  alias, 1 drivers
S_0x5d2d2a6019b0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a5fed60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a899b00 .functor NOT 1, L_0x5d2d2a899a90, C4<0>, C4<0>, C4<0>;
v0x5d2d2a601c20_0 .net "a", 0 0, L_0x5d2d2a899a90;  alias, 1 drivers
v0x5d2d2a601ce0_0 .net "out", 0 0, L_0x5d2d2a899b00;  alias, 1 drivers
S_0x5d2d2a601de0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a5fed60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a899c00 .functor NOT 1, L_0x5d2d2a8998a0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a602000_0 .net "a", 0 0, L_0x5d2d2a8998a0;  alias, 1 drivers
v0x5d2d2a6020e0_0 .net "out", 0 0, L_0x5d2d2a899c00;  alias, 1 drivers
S_0x5d2d2a602230 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a5fed60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a89a050 .functor NOT 1, L_0x5d2d2a89a6c0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a602450_0 .net "a", 0 0, L_0x5d2d2a89a6c0;  alias, 1 drivers
v0x5d2d2a602510_0 .net "out", 0 0, L_0x5d2d2a89a050;  alias, 1 drivers
S_0x5d2d2a6025d0 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a5fed60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a89a3a0 .functor NOT 1, L_0x5d2d2a89a330, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6027f0_0 .net "a", 0 0, L_0x5d2d2a89a330;  alias, 1 drivers
v0x5d2d2a6028e0_0 .net "out", 0 0, L_0x5d2d2a89a3a0;  alias, 1 drivers
S_0x5d2d2a603450 .scope generate, "rcpa2Loop[2]" "rcpa2Loop[2]" 4 16, 4 16 0, S_0x5d2d2a5f9d70;
 .timescale -9 -12;
P_0x5d2d2a603650 .param/l "i" 0 4 16, +C4<010>;
S_0x5d2d2a603710 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a603450;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a6073c0_0 .net "Y", 0 0, L_0x5d2d2a8991e0;  1 drivers
v0x5d2d2a6074f0_0 .net "a", 0 0, L_0x5d2d2a8988b0;  1 drivers
v0x5d2d2a6075b0_0 .net "b", 0 0, L_0x5d2d2a8996a0;  1 drivers
v0x5d2d2a607680_0 .net "cIn", 0 0, L_0x5d2d2a898a90;  1 drivers
v0x5d2d2a607750_0 .net "cOut", 0 0, L_0x5d2d2a8995a0;  1 drivers
v0x5d2d2a6077f0_0 .net "fIn", 0 0, L_0x5d2d2a899800;  1 drivers
v0x5d2d2a6078e0_0 .net "fOut", 0 0, L_0x5d2d2a898cf0;  1 drivers
v0x5d2d2a607980_0 .net "notCIn", 0 0, L_0x5d2d2a898e30;  1 drivers
v0x5d2d2a607a20_0 .net "notCOut", 0 0, L_0x5d2d2a899530;  1 drivers
v0x5d2d2a607b50_0 .net "notFIn", 0 0, L_0x5d2d2a899250;  1 drivers
v0x5d2d2a607c40_0 .net "notFOut", 0 0, L_0x5d2d2a898c60;  1 drivers
v0x5d2d2a607d30_0 .net "s", 0 0, L_0x5d2d2a8993c0;  1 drivers
S_0x5d2d2a6039a0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a603710;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a604c60_0 .net "a", 0 0, L_0x5d2d2a8988b0;  alias, 1 drivers
v0x5d2d2a604d30_0 .net "b", 0 0, L_0x5d2d2a8996a0;  alias, 1 drivers
v0x5d2d2a604e00_0 .net "c", 0 0, L_0x5d2d2a898e30;  alias, 1 drivers
v0x5d2d2a604f00_0 .net "node1", 0 0, L_0x5d2d2a87b2e0;  1 drivers
v0x5d2d2a604ff0_0 .net "node2", 0 0, L_0x5d2d2a898fe0;  1 drivers
v0x5d2d2a605130_0 .net "out", 0 0, L_0x5d2d2a8991e0;  alias, 1 drivers
S_0x5d2d2a603c10 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a6039a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8990e0 .functor AND 1, L_0x5d2d2a898fe0, L_0x5d2d2a898e30, C4<1>, C4<1>;
L_0x5d2d2a8991e0 .functor NOT 1, L_0x5d2d2a8990e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a603e80_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8990e0;  1 drivers
v0x5d2d2a603f80_0 .net "a", 0 0, L_0x5d2d2a898fe0;  alias, 1 drivers
v0x5d2d2a604040_0 .net "b", 0 0, L_0x5d2d2a898e30;  alias, 1 drivers
v0x5d2d2a604110_0 .net "out", 0 0, L_0x5d2d2a8991e0;  alias, 1 drivers
S_0x5d2d2a604250 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a6039a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a898f70 .functor OR 1, L_0x5d2d2a8988b0, L_0x5d2d2a8996a0, C4<0>, C4<0>;
L_0x5d2d2a87b2e0 .functor NOT 1, L_0x5d2d2a898f70, C4<0>, C4<0>, C4<0>;
v0x5d2d2a604480_0 .net *"_ivl_0", 0 0, L_0x5d2d2a898f70;  1 drivers
v0x5d2d2a604580_0 .net "a", 0 0, L_0x5d2d2a8988b0;  alias, 1 drivers
v0x5d2d2a604640_0 .net "b", 0 0, L_0x5d2d2a8996a0;  alias, 1 drivers
v0x5d2d2a604710_0 .net "out", 0 0, L_0x5d2d2a87b2e0;  alias, 1 drivers
S_0x5d2d2a604850 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a6039a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a898fe0 .functor NOT 1, L_0x5d2d2a87b2e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a604aa0_0 .net "a", 0 0, L_0x5d2d2a87b2e0;  alias, 1 drivers
v0x5d2d2a604b70_0 .net "out", 0 0, L_0x5d2d2a898fe0;  alias, 1 drivers
S_0x5d2d2a6051d0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a603710;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a898b40 .functor AND 1, L_0x5d2d2a8988b0, L_0x5d2d2a8996a0, C4<1>, C4<1>;
L_0x5d2d2a898c60 .functor NOT 1, L_0x5d2d2a898b40, C4<0>, C4<0>, C4<0>;
v0x5d2d2a605400_0 .net *"_ivl_0", 0 0, L_0x5d2d2a898b40;  1 drivers
v0x5d2d2a605500_0 .net "a", 0 0, L_0x5d2d2a8988b0;  alias, 1 drivers
v0x5d2d2a605610_0 .net "b", 0 0, L_0x5d2d2a8996a0;  alias, 1 drivers
v0x5d2d2a605700_0 .net "out", 0 0, L_0x5d2d2a898c60;  alias, 1 drivers
S_0x5d2d2a605800 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a603710;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8992c0 .functor AND 1, L_0x5d2d2a899250, L_0x5d2d2a8991e0, C4<1>, C4<1>;
L_0x5d2d2a8993c0 .functor NOT 1, L_0x5d2d2a8992c0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a605a30_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8992c0;  1 drivers
v0x5d2d2a605b10_0 .net "a", 0 0, L_0x5d2d2a899250;  alias, 1 drivers
v0x5d2d2a605bd0_0 .net "b", 0 0, L_0x5d2d2a8991e0;  alias, 1 drivers
v0x5d2d2a605cc0_0 .net "out", 0 0, L_0x5d2d2a8993c0;  alias, 1 drivers
S_0x5d2d2a605de0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a603710;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a899430 .functor AND 1, L_0x5d2d2a899800, L_0x5d2d2a8991e0, C4<1>, C4<1>;
L_0x5d2d2a899530 .functor NOT 1, L_0x5d2d2a899430, C4<0>, C4<0>, C4<0>;
v0x5d2d2a606010_0 .net *"_ivl_0", 0 0, L_0x5d2d2a899430;  1 drivers
v0x5d2d2a606110_0 .net "a", 0 0, L_0x5d2d2a899800;  alias, 1 drivers
v0x5d2d2a6061d0_0 .net "b", 0 0, L_0x5d2d2a8991e0;  alias, 1 drivers
v0x5d2d2a606270_0 .net "out", 0 0, L_0x5d2d2a899530;  alias, 1 drivers
S_0x5d2d2a606390 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a603710;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a898cf0 .functor NOT 1, L_0x5d2d2a898c60, C4<0>, C4<0>, C4<0>;
v0x5d2d2a606600_0 .net "a", 0 0, L_0x5d2d2a898c60;  alias, 1 drivers
v0x5d2d2a6066c0_0 .net "out", 0 0, L_0x5d2d2a898cf0;  alias, 1 drivers
S_0x5d2d2a6067c0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a603710;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a898e30 .functor NOT 1, L_0x5d2d2a898a90, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6069e0_0 .net "a", 0 0, L_0x5d2d2a898a90;  alias, 1 drivers
v0x5d2d2a606ac0_0 .net "out", 0 0, L_0x5d2d2a898e30;  alias, 1 drivers
S_0x5d2d2a606c10 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a603710;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a899250 .functor NOT 1, L_0x5d2d2a899800, C4<0>, C4<0>, C4<0>;
v0x5d2d2a606e30_0 .net "a", 0 0, L_0x5d2d2a899800;  alias, 1 drivers
v0x5d2d2a606ef0_0 .net "out", 0 0, L_0x5d2d2a899250;  alias, 1 drivers
S_0x5d2d2a606fb0 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a603710;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8995a0 .functor NOT 1, L_0x5d2d2a899530, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6071d0_0 .net "a", 0 0, L_0x5d2d2a899530;  alias, 1 drivers
v0x5d2d2a6072c0_0 .net "out", 0 0, L_0x5d2d2a8995a0;  alias, 1 drivers
S_0x5d2d2a607e30 .scope generate, "rcpa2Loop[3]" "rcpa2Loop[3]" 4 16, 4 16 0, S_0x5d2d2a5f9d70;
 .timescale -9 -12;
P_0x5d2d2a608030 .param/l "i" 0 4 16, +C4<011>;
S_0x5d2d2a608110 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a607e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a60bd90_0 .net "Y", 0 0, L_0x5d2d2a898190;  1 drivers
v0x5d2d2a60bec0_0 .net "a", 0 0, L_0x5d2d2a898770;  1 drivers
v0x5d2d2a60bf80_0 .net "b", 0 0, L_0x5d2d2a898810;  1 drivers
v0x5d2d2a60c050_0 .net "cIn", 0 0, L_0x5d2d2a898950;  1 drivers
v0x5d2d2a60c120_0 .net "cOut", 0 0, L_0x5d2d2a898630;  1 drivers
v0x5d2d2a60c1c0_0 .net "fIn", 0 0, L_0x5d2d2a8989f0;  1 drivers
v0x5d2d2a60c2b0_0 .net "fOut", 0 0, L_0x5d2d2a897b90;  1 drivers
v0x5d2d2a60c350_0 .net "notCIn", 0 0, L_0x5d2d2a897cd0;  1 drivers
v0x5d2d2a60c3f0_0 .net "notCOut", 0 0, L_0x5d2d2a8985a0;  1 drivers
v0x5d2d2a60c520_0 .net "notFIn", 0 0, L_0x5d2d2a898220;  1 drivers
v0x5d2d2a60c610_0 .net "notFOut", 0 0, L_0x5d2d2a897b00;  1 drivers
v0x5d2d2a60c700_0 .net "s", 0 0, L_0x5d2d2a8983f0;  1 drivers
S_0x5d2d2a6083a0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a608110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a609630_0 .net "a", 0 0, L_0x5d2d2a898770;  alias, 1 drivers
v0x5d2d2a609700_0 .net "b", 0 0, L_0x5d2d2a898810;  alias, 1 drivers
v0x5d2d2a6097d0_0 .net "c", 0 0, L_0x5d2d2a897cd0;  alias, 1 drivers
v0x5d2d2a6098d0_0 .net "node1", 0 0, L_0x5d2d2a897ea0;  1 drivers
v0x5d2d2a6099c0_0 .net "node2", 0 0, L_0x5d2d2a897f30;  1 drivers
v0x5d2d2a609b00_0 .net "out", 0 0, L_0x5d2d2a898190;  alias, 1 drivers
S_0x5d2d2a608610 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a6083a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a898070 .functor AND 1, L_0x5d2d2a897f30, L_0x5d2d2a897cd0, C4<1>, C4<1>;
L_0x5d2d2a898190 .functor NOT 1, L_0x5d2d2a898070, C4<0>, C4<0>, C4<0>;
v0x5d2d2a608880_0 .net *"_ivl_0", 0 0, L_0x5d2d2a898070;  1 drivers
v0x5d2d2a608980_0 .net "a", 0 0, L_0x5d2d2a897f30;  alias, 1 drivers
v0x5d2d2a608a40_0 .net "b", 0 0, L_0x5d2d2a897cd0;  alias, 1 drivers
v0x5d2d2a608ae0_0 .net "out", 0 0, L_0x5d2d2a898190;  alias, 1 drivers
S_0x5d2d2a608c20 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a6083a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a897e10 .functor OR 1, L_0x5d2d2a898770, L_0x5d2d2a898810, C4<0>, C4<0>;
L_0x5d2d2a897ea0 .functor NOT 1, L_0x5d2d2a897e10, C4<0>, C4<0>, C4<0>;
v0x5d2d2a608e50_0 .net *"_ivl_0", 0 0, L_0x5d2d2a897e10;  1 drivers
v0x5d2d2a608f50_0 .net "a", 0 0, L_0x5d2d2a898770;  alias, 1 drivers
v0x5d2d2a609010_0 .net "b", 0 0, L_0x5d2d2a898810;  alias, 1 drivers
v0x5d2d2a6090e0_0 .net "out", 0 0, L_0x5d2d2a897ea0;  alias, 1 drivers
S_0x5d2d2a609220 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a6083a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a897f30 .functor NOT 1, L_0x5d2d2a897ea0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a609470_0 .net "a", 0 0, L_0x5d2d2a897ea0;  alias, 1 drivers
v0x5d2d2a609540_0 .net "out", 0 0, L_0x5d2d2a897f30;  alias, 1 drivers
S_0x5d2d2a609ba0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a608110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8965e0 .functor AND 1, L_0x5d2d2a898770, L_0x5d2d2a898810, C4<1>, C4<1>;
L_0x5d2d2a897b00 .functor NOT 1, L_0x5d2d2a8965e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a609dd0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8965e0;  1 drivers
v0x5d2d2a609ed0_0 .net "a", 0 0, L_0x5d2d2a898770;  alias, 1 drivers
v0x5d2d2a609fe0_0 .net "b", 0 0, L_0x5d2d2a898810;  alias, 1 drivers
v0x5d2d2a60a0d0_0 .net "out", 0 0, L_0x5d2d2a897b00;  alias, 1 drivers
S_0x5d2d2a60a1d0 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a608110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8982d0 .functor AND 1, L_0x5d2d2a898220, L_0x5d2d2a898190, C4<1>, C4<1>;
L_0x5d2d2a8983f0 .functor NOT 1, L_0x5d2d2a8982d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a60a400_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8982d0;  1 drivers
v0x5d2d2a60a4e0_0 .net "a", 0 0, L_0x5d2d2a898220;  alias, 1 drivers
v0x5d2d2a60a5a0_0 .net "b", 0 0, L_0x5d2d2a898190;  alias, 1 drivers
v0x5d2d2a60a690_0 .net "out", 0 0, L_0x5d2d2a8983f0;  alias, 1 drivers
S_0x5d2d2a60a7b0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a608110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a898480 .functor AND 1, L_0x5d2d2a8989f0, L_0x5d2d2a898190, C4<1>, C4<1>;
L_0x5d2d2a8985a0 .functor NOT 1, L_0x5d2d2a898480, C4<0>, C4<0>, C4<0>;
v0x5d2d2a60a9e0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a898480;  1 drivers
v0x5d2d2a60aae0_0 .net "a", 0 0, L_0x5d2d2a8989f0;  alias, 1 drivers
v0x5d2d2a60aba0_0 .net "b", 0 0, L_0x5d2d2a898190;  alias, 1 drivers
v0x5d2d2a60ac40_0 .net "out", 0 0, L_0x5d2d2a8985a0;  alias, 1 drivers
S_0x5d2d2a60ad60 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a608110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a897b90 .functor NOT 1, L_0x5d2d2a897b00, C4<0>, C4<0>, C4<0>;
v0x5d2d2a60afd0_0 .net "a", 0 0, L_0x5d2d2a897b00;  alias, 1 drivers
v0x5d2d2a60b090_0 .net "out", 0 0, L_0x5d2d2a897b90;  alias, 1 drivers
S_0x5d2d2a60b190 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a608110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a897cd0 .functor NOT 1, L_0x5d2d2a898950, C4<0>, C4<0>, C4<0>;
v0x5d2d2a60b3b0_0 .net "a", 0 0, L_0x5d2d2a898950;  alias, 1 drivers
v0x5d2d2a60b490_0 .net "out", 0 0, L_0x5d2d2a897cd0;  alias, 1 drivers
S_0x5d2d2a60b5e0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a608110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a898220 .functor NOT 1, L_0x5d2d2a8989f0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a60b800_0 .net "a", 0 0, L_0x5d2d2a8989f0;  alias, 1 drivers
v0x5d2d2a60b8c0_0 .net "out", 0 0, L_0x5d2d2a898220;  alias, 1 drivers
S_0x5d2d2a60b980 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a608110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a898630 .functor NOT 1, L_0x5d2d2a8985a0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a60bba0_0 .net "a", 0 0, L_0x5d2d2a8985a0;  alias, 1 drivers
v0x5d2d2a60bc90_0 .net "out", 0 0, L_0x5d2d2a898630;  alias, 1 drivers
S_0x5d2d2a60c800 .scope generate, "rcpa2Loop[4]" "rcpa2Loop[4]" 4 16, 4 16 0, S_0x5d2d2a5f9d70;
 .timescale -9 -12;
P_0x5d2d2a60ca50 .param/l "i" 0 4 16, +C4<0100>;
S_0x5d2d2a60cb30 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a60c800;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a610780_0 .net "Y", 0 0, L_0x5d2d2a896e90;  1 drivers
v0x5d2d2a6108b0_0 .net "a", 0 0, L_0x5d2d2a897470;  1 drivers
v0x5d2d2a610970_0 .net "b", 0 0, L_0x5d2d2a8975a0;  1 drivers
v0x5d2d2a610a40_0 .net "cIn", 0 0, L_0x5d2d2a8976d0;  1 drivers
v0x5d2d2a610b10_0 .net "cOut", 0 0, L_0x5d2d2a897330;  1 drivers
v0x5d2d2a610bb0_0 .net "fIn", 0 0, L_0x5d2d2a897800;  1 drivers
v0x5d2d2a610ca0_0 .net "fOut", 0 0, L_0x5d2d2a896890;  1 drivers
v0x5d2d2a610d40_0 .net "notCIn", 0 0, L_0x5d2d2a8969d0;  1 drivers
v0x5d2d2a610de0_0 .net "notCOut", 0 0, L_0x5d2d2a8972a0;  1 drivers
v0x5d2d2a610f10_0 .net "notFIn", 0 0, L_0x5d2d2a896f20;  1 drivers
v0x5d2d2a611000_0 .net "notFOut", 0 0, L_0x5d2d2a896800;  1 drivers
v0x5d2d2a6110f0_0 .net "s", 0 0, L_0x5d2d2a8970f0;  1 drivers
S_0x5d2d2a60cdc0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a60cb30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a60e020_0 .net "a", 0 0, L_0x5d2d2a897470;  alias, 1 drivers
v0x5d2d2a60e0f0_0 .net "b", 0 0, L_0x5d2d2a8975a0;  alias, 1 drivers
v0x5d2d2a60e1c0_0 .net "c", 0 0, L_0x5d2d2a8969d0;  alias, 1 drivers
v0x5d2d2a60e2c0_0 .net "node1", 0 0, L_0x5d2d2a896ba0;  1 drivers
v0x5d2d2a60e3b0_0 .net "node2", 0 0, L_0x5d2d2a896c30;  1 drivers
v0x5d2d2a60e4f0_0 .net "out", 0 0, L_0x5d2d2a896e90;  alias, 1 drivers
S_0x5d2d2a60d030 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a60cdc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a896d70 .functor AND 1, L_0x5d2d2a896c30, L_0x5d2d2a8969d0, C4<1>, C4<1>;
L_0x5d2d2a896e90 .functor NOT 1, L_0x5d2d2a896d70, C4<0>, C4<0>, C4<0>;
v0x5d2d2a60d2a0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a896d70;  1 drivers
v0x5d2d2a60d3a0_0 .net "a", 0 0, L_0x5d2d2a896c30;  alias, 1 drivers
v0x5d2d2a60d460_0 .net "b", 0 0, L_0x5d2d2a8969d0;  alias, 1 drivers
v0x5d2d2a60d500_0 .net "out", 0 0, L_0x5d2d2a896e90;  alias, 1 drivers
S_0x5d2d2a60d640 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a60cdc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a896b10 .functor OR 1, L_0x5d2d2a897470, L_0x5d2d2a8975a0, C4<0>, C4<0>;
L_0x5d2d2a896ba0 .functor NOT 1, L_0x5d2d2a896b10, C4<0>, C4<0>, C4<0>;
v0x5d2d2a60d870_0 .net *"_ivl_0", 0 0, L_0x5d2d2a896b10;  1 drivers
v0x5d2d2a60d970_0 .net "a", 0 0, L_0x5d2d2a897470;  alias, 1 drivers
v0x5d2d2a60da30_0 .net "b", 0 0, L_0x5d2d2a8975a0;  alias, 1 drivers
v0x5d2d2a60dad0_0 .net "out", 0 0, L_0x5d2d2a896ba0;  alias, 1 drivers
S_0x5d2d2a60dc10 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a60cdc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a896c30 .functor NOT 1, L_0x5d2d2a896ba0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a60de60_0 .net "a", 0 0, L_0x5d2d2a896ba0;  alias, 1 drivers
v0x5d2d2a60df30_0 .net "out", 0 0, L_0x5d2d2a896c30;  alias, 1 drivers
S_0x5d2d2a60e590 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a60cb30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a896650 .functor AND 1, L_0x5d2d2a897470, L_0x5d2d2a8975a0, C4<1>, C4<1>;
L_0x5d2d2a896800 .functor NOT 1, L_0x5d2d2a896650, C4<0>, C4<0>, C4<0>;
v0x5d2d2a60e7c0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a896650;  1 drivers
v0x5d2d2a60e8c0_0 .net "a", 0 0, L_0x5d2d2a897470;  alias, 1 drivers
v0x5d2d2a60e9d0_0 .net "b", 0 0, L_0x5d2d2a8975a0;  alias, 1 drivers
v0x5d2d2a60eac0_0 .net "out", 0 0, L_0x5d2d2a896800;  alias, 1 drivers
S_0x5d2d2a60ebc0 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a60cb30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a896fd0 .functor AND 1, L_0x5d2d2a896f20, L_0x5d2d2a896e90, C4<1>, C4<1>;
L_0x5d2d2a8970f0 .functor NOT 1, L_0x5d2d2a896fd0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a60edf0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a896fd0;  1 drivers
v0x5d2d2a60eed0_0 .net "a", 0 0, L_0x5d2d2a896f20;  alias, 1 drivers
v0x5d2d2a60ef90_0 .net "b", 0 0, L_0x5d2d2a896e90;  alias, 1 drivers
v0x5d2d2a60f080_0 .net "out", 0 0, L_0x5d2d2a8970f0;  alias, 1 drivers
S_0x5d2d2a60f1a0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a60cb30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a897180 .functor AND 1, L_0x5d2d2a897800, L_0x5d2d2a896e90, C4<1>, C4<1>;
L_0x5d2d2a8972a0 .functor NOT 1, L_0x5d2d2a897180, C4<0>, C4<0>, C4<0>;
v0x5d2d2a60f3d0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a897180;  1 drivers
v0x5d2d2a60f4d0_0 .net "a", 0 0, L_0x5d2d2a897800;  alias, 1 drivers
v0x5d2d2a60f590_0 .net "b", 0 0, L_0x5d2d2a896e90;  alias, 1 drivers
v0x5d2d2a60f630_0 .net "out", 0 0, L_0x5d2d2a8972a0;  alias, 1 drivers
S_0x5d2d2a60f750 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a60cb30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a896890 .functor NOT 1, L_0x5d2d2a896800, C4<0>, C4<0>, C4<0>;
v0x5d2d2a60f9c0_0 .net "a", 0 0, L_0x5d2d2a896800;  alias, 1 drivers
v0x5d2d2a60fa80_0 .net "out", 0 0, L_0x5d2d2a896890;  alias, 1 drivers
S_0x5d2d2a60fb80 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a60cb30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8969d0 .functor NOT 1, L_0x5d2d2a8976d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a60fda0_0 .net "a", 0 0, L_0x5d2d2a8976d0;  alias, 1 drivers
v0x5d2d2a60fe80_0 .net "out", 0 0, L_0x5d2d2a8969d0;  alias, 1 drivers
S_0x5d2d2a60ffd0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a60cb30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a896f20 .functor NOT 1, L_0x5d2d2a897800, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6101f0_0 .net "a", 0 0, L_0x5d2d2a897800;  alias, 1 drivers
v0x5d2d2a6102b0_0 .net "out", 0 0, L_0x5d2d2a896f20;  alias, 1 drivers
S_0x5d2d2a610370 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a60cb30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a897330 .functor NOT 1, L_0x5d2d2a8972a0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a610590_0 .net "a", 0 0, L_0x5d2d2a8972a0;  alias, 1 drivers
v0x5d2d2a610680_0 .net "out", 0 0, L_0x5d2d2a897330;  alias, 1 drivers
S_0x5d2d2a6111f0 .scope generate, "rcpa2Loop[5]" "rcpa2Loop[5]" 4 16, 4 16 0, S_0x5d2d2a5f9d70;
 .timescale -9 -12;
P_0x5d2d2a6113f0 .param/l "i" 0 4 16, +C4<0101>;
S_0x5d2d2a6114d0 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a6111f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a615150_0 .net "Y", 0 0, L_0x5d2d2a895cd0;  1 drivers
v0x5d2d2a615280_0 .net "a", 0 0, L_0x5d2d2a896300;  1 drivers
v0x5d2d2a615340_0 .net "b", 0 0, L_0x5d2d2a8963a0;  1 drivers
v0x5d2d2a615410_0 .net "cIn", 0 0, L_0x5d2d2a8964a0;  1 drivers
v0x5d2d2a6154e0_0 .net "cOut", 0 0, L_0x5d2d2a896170;  1 drivers
v0x5d2d2a615580_0 .net "fIn", 0 0, L_0x5d2d2a896540;  1 drivers
v0x5d2d2a615670_0 .net "fOut", 0 0, L_0x5d2d2a8956d0;  1 drivers
v0x5d2d2a615710_0 .net "notCIn", 0 0, L_0x5d2d2a895810;  1 drivers
v0x5d2d2a6157b0_0 .net "notCOut", 0 0, L_0x5d2d2a8960e0;  1 drivers
v0x5d2d2a6158e0_0 .net "notFIn", 0 0, L_0x5d2d2a895d60;  1 drivers
v0x5d2d2a6159d0_0 .net "notFOut", 0 0, L_0x5d2d2a895660;  1 drivers
v0x5d2d2a615ac0_0 .net "s", 0 0, L_0x5d2d2a895f30;  1 drivers
S_0x5d2d2a611760 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a6114d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a6129f0_0 .net "a", 0 0, L_0x5d2d2a896300;  alias, 1 drivers
v0x5d2d2a612ac0_0 .net "b", 0 0, L_0x5d2d2a8963a0;  alias, 1 drivers
v0x5d2d2a612b90_0 .net "c", 0 0, L_0x5d2d2a895810;  alias, 1 drivers
v0x5d2d2a612c90_0 .net "node1", 0 0, L_0x5d2d2a8959e0;  1 drivers
v0x5d2d2a612d80_0 .net "node2", 0 0, L_0x5d2d2a895a70;  1 drivers
v0x5d2d2a612ec0_0 .net "out", 0 0, L_0x5d2d2a895cd0;  alias, 1 drivers
S_0x5d2d2a6119d0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a611760;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a895bb0 .functor AND 1, L_0x5d2d2a895a70, L_0x5d2d2a895810, C4<1>, C4<1>;
L_0x5d2d2a895cd0 .functor NOT 1, L_0x5d2d2a895bb0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a611c40_0 .net *"_ivl_0", 0 0, L_0x5d2d2a895bb0;  1 drivers
v0x5d2d2a611d40_0 .net "a", 0 0, L_0x5d2d2a895a70;  alias, 1 drivers
v0x5d2d2a611e00_0 .net "b", 0 0, L_0x5d2d2a895810;  alias, 1 drivers
v0x5d2d2a611ea0_0 .net "out", 0 0, L_0x5d2d2a895cd0;  alias, 1 drivers
S_0x5d2d2a611fe0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a611760;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a895950 .functor OR 1, L_0x5d2d2a896300, L_0x5d2d2a8963a0, C4<0>, C4<0>;
L_0x5d2d2a8959e0 .functor NOT 1, L_0x5d2d2a895950, C4<0>, C4<0>, C4<0>;
v0x5d2d2a612210_0 .net *"_ivl_0", 0 0, L_0x5d2d2a895950;  1 drivers
v0x5d2d2a612310_0 .net "a", 0 0, L_0x5d2d2a896300;  alias, 1 drivers
v0x5d2d2a6123d0_0 .net "b", 0 0, L_0x5d2d2a8963a0;  alias, 1 drivers
v0x5d2d2a6124a0_0 .net "out", 0 0, L_0x5d2d2a8959e0;  alias, 1 drivers
S_0x5d2d2a6125e0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a611760;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a895a70 .functor NOT 1, L_0x5d2d2a8959e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a612830_0 .net "a", 0 0, L_0x5d2d2a8959e0;  alias, 1 drivers
v0x5d2d2a612900_0 .net "out", 0 0, L_0x5d2d2a895a70;  alias, 1 drivers
S_0x5d2d2a612f60 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a6114d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8954d0 .functor AND 1, L_0x5d2d2a896300, L_0x5d2d2a8963a0, C4<1>, C4<1>;
L_0x5d2d2a895660 .functor NOT 1, L_0x5d2d2a8954d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a613190_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8954d0;  1 drivers
v0x5d2d2a613290_0 .net "a", 0 0, L_0x5d2d2a896300;  alias, 1 drivers
v0x5d2d2a6133a0_0 .net "b", 0 0, L_0x5d2d2a8963a0;  alias, 1 drivers
v0x5d2d2a613490_0 .net "out", 0 0, L_0x5d2d2a895660;  alias, 1 drivers
S_0x5d2d2a613590 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a6114d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a895e10 .functor AND 1, L_0x5d2d2a895d60, L_0x5d2d2a895cd0, C4<1>, C4<1>;
L_0x5d2d2a895f30 .functor NOT 1, L_0x5d2d2a895e10, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6137c0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a895e10;  1 drivers
v0x5d2d2a6138a0_0 .net "a", 0 0, L_0x5d2d2a895d60;  alias, 1 drivers
v0x5d2d2a613960_0 .net "b", 0 0, L_0x5d2d2a895cd0;  alias, 1 drivers
v0x5d2d2a613a50_0 .net "out", 0 0, L_0x5d2d2a895f30;  alias, 1 drivers
S_0x5d2d2a613b70 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a6114d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a895fc0 .functor AND 1, L_0x5d2d2a896540, L_0x5d2d2a895cd0, C4<1>, C4<1>;
L_0x5d2d2a8960e0 .functor NOT 1, L_0x5d2d2a895fc0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a613da0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a895fc0;  1 drivers
v0x5d2d2a613ea0_0 .net "a", 0 0, L_0x5d2d2a896540;  alias, 1 drivers
v0x5d2d2a613f60_0 .net "b", 0 0, L_0x5d2d2a895cd0;  alias, 1 drivers
v0x5d2d2a614000_0 .net "out", 0 0, L_0x5d2d2a8960e0;  alias, 1 drivers
S_0x5d2d2a614120 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a6114d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8956d0 .functor NOT 1, L_0x5d2d2a895660, C4<0>, C4<0>, C4<0>;
v0x5d2d2a614390_0 .net "a", 0 0, L_0x5d2d2a895660;  alias, 1 drivers
v0x5d2d2a614450_0 .net "out", 0 0, L_0x5d2d2a8956d0;  alias, 1 drivers
S_0x5d2d2a614550 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a6114d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a895810 .functor NOT 1, L_0x5d2d2a8964a0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a614770_0 .net "a", 0 0, L_0x5d2d2a8964a0;  alias, 1 drivers
v0x5d2d2a614850_0 .net "out", 0 0, L_0x5d2d2a895810;  alias, 1 drivers
S_0x5d2d2a6149a0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a6114d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a895d60 .functor NOT 1, L_0x5d2d2a896540, C4<0>, C4<0>, C4<0>;
v0x5d2d2a614bc0_0 .net "a", 0 0, L_0x5d2d2a896540;  alias, 1 drivers
v0x5d2d2a614c80_0 .net "out", 0 0, L_0x5d2d2a895d60;  alias, 1 drivers
S_0x5d2d2a614d40 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a6114d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a896170 .functor NOT 1, L_0x5d2d2a8960e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a614f60_0 .net "a", 0 0, L_0x5d2d2a8960e0;  alias, 1 drivers
v0x5d2d2a615050_0 .net "out", 0 0, L_0x5d2d2a896170;  alias, 1 drivers
S_0x5d2d2a615bc0 .scope generate, "rcpa2Loop[6]" "rcpa2Loop[6]" 4 16, 4 16 0, S_0x5d2d2a5f9d70;
 .timescale -9 -12;
P_0x5d2d2a615dc0 .param/l "i" 0 4 16, +C4<0110>;
S_0x5d2d2a615ea0 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a615bc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a619b20_0 .net "Y", 0 0, L_0x5d2d2a894c50;  1 drivers
v0x5d2d2a619c50_0 .net "a", 0 0, L_0x5d2d2a895110;  1 drivers
v0x5d2d2a619d10_0 .net "b", 0 0, L_0x5d2d2a8951b0;  1 drivers
v0x5d2d2a619de0_0 .net "cIn", 0 0, L_0x5d2d2a8952a0;  1 drivers
v0x5d2d2a619eb0_0 .net "cOut", 0 0, L_0x5d2d2a895010;  1 drivers
v0x5d2d2a619f50_0 .net "fIn", 0 0, L_0x5d2d2a895390;  1 drivers
v0x5d2d2a61a040_0 .net "fOut", 0 0, L_0x5d2d2a894770;  1 drivers
v0x5d2d2a61a0e0_0 .net "notCIn", 0 0, L_0x5d2d2a894870;  1 drivers
v0x5d2d2a61a180_0 .net "notCOut", 0 0, L_0x5d2d2a894fa0;  1 drivers
v0x5d2d2a61a2b0_0 .net "notFIn", 0 0, L_0x5d2d2a894cc0;  1 drivers
v0x5d2d2a61a3a0_0 .net "notFOut", 0 0, L_0x5d2d2a894700;  1 drivers
v0x5d2d2a61a490_0 .net "s", 0 0, L_0x5d2d2a894e30;  1 drivers
S_0x5d2d2a616130 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a615ea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a6173c0_0 .net "a", 0 0, L_0x5d2d2a895110;  alias, 1 drivers
v0x5d2d2a617490_0 .net "b", 0 0, L_0x5d2d2a8951b0;  alias, 1 drivers
v0x5d2d2a617560_0 .net "c", 0 0, L_0x5d2d2a894870;  alias, 1 drivers
v0x5d2d2a617660_0 .net "node1", 0 0, L_0x5d2d2a8949e0;  1 drivers
v0x5d2d2a617750_0 .net "node2", 0 0, L_0x5d2d2a894a50;  1 drivers
v0x5d2d2a617890_0 .net "out", 0 0, L_0x5d2d2a894c50;  alias, 1 drivers
S_0x5d2d2a6163a0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a616130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a894b50 .functor AND 1, L_0x5d2d2a894a50, L_0x5d2d2a894870, C4<1>, C4<1>;
L_0x5d2d2a894c50 .functor NOT 1, L_0x5d2d2a894b50, C4<0>, C4<0>, C4<0>;
v0x5d2d2a616610_0 .net *"_ivl_0", 0 0, L_0x5d2d2a894b50;  1 drivers
v0x5d2d2a616710_0 .net "a", 0 0, L_0x5d2d2a894a50;  alias, 1 drivers
v0x5d2d2a6167d0_0 .net "b", 0 0, L_0x5d2d2a894870;  alias, 1 drivers
v0x5d2d2a616870_0 .net "out", 0 0, L_0x5d2d2a894c50;  alias, 1 drivers
S_0x5d2d2a6169b0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a616130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a894970 .functor OR 1, L_0x5d2d2a895110, L_0x5d2d2a8951b0, C4<0>, C4<0>;
L_0x5d2d2a8949e0 .functor NOT 1, L_0x5d2d2a894970, C4<0>, C4<0>, C4<0>;
v0x5d2d2a616be0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a894970;  1 drivers
v0x5d2d2a616ce0_0 .net "a", 0 0, L_0x5d2d2a895110;  alias, 1 drivers
v0x5d2d2a616da0_0 .net "b", 0 0, L_0x5d2d2a8951b0;  alias, 1 drivers
v0x5d2d2a616e70_0 .net "out", 0 0, L_0x5d2d2a8949e0;  alias, 1 drivers
S_0x5d2d2a616fb0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a616130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a894a50 .functor NOT 1, L_0x5d2d2a8949e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a617200_0 .net "a", 0 0, L_0x5d2d2a8949e0;  alias, 1 drivers
v0x5d2d2a6172d0_0 .net "out", 0 0, L_0x5d2d2a894a50;  alias, 1 drivers
S_0x5d2d2a617930 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a615ea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a894570 .functor AND 1, L_0x5d2d2a895110, L_0x5d2d2a8951b0, C4<1>, C4<1>;
L_0x5d2d2a894700 .functor NOT 1, L_0x5d2d2a894570, C4<0>, C4<0>, C4<0>;
v0x5d2d2a617b60_0 .net *"_ivl_0", 0 0, L_0x5d2d2a894570;  1 drivers
v0x5d2d2a617c60_0 .net "a", 0 0, L_0x5d2d2a895110;  alias, 1 drivers
v0x5d2d2a617d70_0 .net "b", 0 0, L_0x5d2d2a8951b0;  alias, 1 drivers
v0x5d2d2a617e60_0 .net "out", 0 0, L_0x5d2d2a894700;  alias, 1 drivers
S_0x5d2d2a617f60 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a615ea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a894d30 .functor AND 1, L_0x5d2d2a894cc0, L_0x5d2d2a894c50, C4<1>, C4<1>;
L_0x5d2d2a894e30 .functor NOT 1, L_0x5d2d2a894d30, C4<0>, C4<0>, C4<0>;
v0x5d2d2a618190_0 .net *"_ivl_0", 0 0, L_0x5d2d2a894d30;  1 drivers
v0x5d2d2a618270_0 .net "a", 0 0, L_0x5d2d2a894cc0;  alias, 1 drivers
v0x5d2d2a618330_0 .net "b", 0 0, L_0x5d2d2a894c50;  alias, 1 drivers
v0x5d2d2a618420_0 .net "out", 0 0, L_0x5d2d2a894e30;  alias, 1 drivers
S_0x5d2d2a618540 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a615ea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a894ea0 .functor AND 1, L_0x5d2d2a895390, L_0x5d2d2a894c50, C4<1>, C4<1>;
L_0x5d2d2a894fa0 .functor NOT 1, L_0x5d2d2a894ea0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a618770_0 .net *"_ivl_0", 0 0, L_0x5d2d2a894ea0;  1 drivers
v0x5d2d2a618870_0 .net "a", 0 0, L_0x5d2d2a895390;  alias, 1 drivers
v0x5d2d2a618930_0 .net "b", 0 0, L_0x5d2d2a894c50;  alias, 1 drivers
v0x5d2d2a6189d0_0 .net "out", 0 0, L_0x5d2d2a894fa0;  alias, 1 drivers
S_0x5d2d2a618af0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a615ea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a894770 .functor NOT 1, L_0x5d2d2a894700, C4<0>, C4<0>, C4<0>;
v0x5d2d2a618d60_0 .net "a", 0 0, L_0x5d2d2a894700;  alias, 1 drivers
v0x5d2d2a618e20_0 .net "out", 0 0, L_0x5d2d2a894770;  alias, 1 drivers
S_0x5d2d2a618f20 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a615ea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a894870 .functor NOT 1, L_0x5d2d2a8952a0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a619140_0 .net "a", 0 0, L_0x5d2d2a8952a0;  alias, 1 drivers
v0x5d2d2a619220_0 .net "out", 0 0, L_0x5d2d2a894870;  alias, 1 drivers
S_0x5d2d2a619370 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a615ea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a894cc0 .functor NOT 1, L_0x5d2d2a895390, C4<0>, C4<0>, C4<0>;
v0x5d2d2a619590_0 .net "a", 0 0, L_0x5d2d2a895390;  alias, 1 drivers
v0x5d2d2a619650_0 .net "out", 0 0, L_0x5d2d2a894cc0;  alias, 1 drivers
S_0x5d2d2a619710 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a615ea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a895010 .functor NOT 1, L_0x5d2d2a894fa0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a619930_0 .net "a", 0 0, L_0x5d2d2a894fa0;  alias, 1 drivers
v0x5d2d2a619a20_0 .net "out", 0 0, L_0x5d2d2a895010;  alias, 1 drivers
S_0x5d2d2a61a590 .scope generate, "rcpa2Loop[7]" "rcpa2Loop[7]" 4 16, 4 16 0, S_0x5d2d2a5f9d70;
 .timescale -9 -12;
P_0x5d2d2a61a790 .param/l "i" 0 4 16, +C4<0111>;
S_0x5d2d2a61a870 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a61a590;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a61e4f0_0 .net "Y", 0 0, L_0x5d2d2a893de0;  1 drivers
v0x5d2d2a61e620_0 .net "a", 0 0, L_0x5d2d2a8942f0;  1 drivers
v0x5d2d2a61e6e0_0 .net "b", 0 0, L_0x5d2d2a894390;  1 drivers
v0x5d2d2a61e7b0_0 .net "cIn", 0 0, L_0x5d2d2a894430;  1 drivers
v0x5d2d2a61e880_0 .net "cOut", 0 0, L_0x5d2d2a8941a0;  1 drivers
v0x5d2d2a61e920_0 .net "fIn", 0 0, L_0x5d2d2a8944d0;  1 drivers
v0x5d2d2a61ea10_0 .net "fOut", 0 0, L_0x5d2d2a893990;  1 drivers
v0x5d2d2a61eab0_0 .net "notCIn", 0 0, L_0x5d2d2a893a00;  1 drivers
v0x5d2d2a61eb50_0 .net "notCOut", 0 0, L_0x5d2d2a894130;  1 drivers
v0x5d2d2a61ec80_0 .net "notFIn", 0 0, L_0x5d2d2a893e50;  1 drivers
v0x5d2d2a61ed70_0 .net "notFOut", 0 0, L_0x5d2d2a893920;  1 drivers
v0x5d2d2a61ee60_0 .net "s", 0 0, L_0x5d2d2a893fc0;  1 drivers
S_0x5d2d2a61ab00 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a61a870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a61bd90_0 .net "a", 0 0, L_0x5d2d2a8942f0;  alias, 1 drivers
v0x5d2d2a61be60_0 .net "b", 0 0, L_0x5d2d2a894390;  alias, 1 drivers
v0x5d2d2a61bf30_0 .net "c", 0 0, L_0x5d2d2a893a00;  alias, 1 drivers
v0x5d2d2a61c030_0 .net "node1", 0 0, L_0x5d2d2a893b70;  1 drivers
v0x5d2d2a61c120_0 .net "node2", 0 0, L_0x5d2d2a893be0;  1 drivers
v0x5d2d2a61c260_0 .net "out", 0 0, L_0x5d2d2a893de0;  alias, 1 drivers
S_0x5d2d2a61ad70 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a61ab00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a893ce0 .functor AND 1, L_0x5d2d2a893be0, L_0x5d2d2a893a00, C4<1>, C4<1>;
L_0x5d2d2a893de0 .functor NOT 1, L_0x5d2d2a893ce0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a61afe0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a893ce0;  1 drivers
v0x5d2d2a61b0e0_0 .net "a", 0 0, L_0x5d2d2a893be0;  alias, 1 drivers
v0x5d2d2a61b1a0_0 .net "b", 0 0, L_0x5d2d2a893a00;  alias, 1 drivers
v0x5d2d2a61b240_0 .net "out", 0 0, L_0x5d2d2a893de0;  alias, 1 drivers
S_0x5d2d2a61b380 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a61ab00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a893b00 .functor OR 1, L_0x5d2d2a8942f0, L_0x5d2d2a894390, C4<0>, C4<0>;
L_0x5d2d2a893b70 .functor NOT 1, L_0x5d2d2a893b00, C4<0>, C4<0>, C4<0>;
v0x5d2d2a61b5b0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a893b00;  1 drivers
v0x5d2d2a61b6b0_0 .net "a", 0 0, L_0x5d2d2a8942f0;  alias, 1 drivers
v0x5d2d2a61b770_0 .net "b", 0 0, L_0x5d2d2a894390;  alias, 1 drivers
v0x5d2d2a61b840_0 .net "out", 0 0, L_0x5d2d2a893b70;  alias, 1 drivers
S_0x5d2d2a61b980 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a61ab00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a893be0 .functor NOT 1, L_0x5d2d2a893b70, C4<0>, C4<0>, C4<0>;
v0x5d2d2a61bbd0_0 .net "a", 0 0, L_0x5d2d2a893b70;  alias, 1 drivers
v0x5d2d2a61bca0_0 .net "out", 0 0, L_0x5d2d2a893be0;  alias, 1 drivers
S_0x5d2d2a61c300 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a61a870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a893860 .functor AND 1, L_0x5d2d2a8942f0, L_0x5d2d2a894390, C4<1>, C4<1>;
L_0x5d2d2a893920 .functor NOT 1, L_0x5d2d2a893860, C4<0>, C4<0>, C4<0>;
v0x5d2d2a61c530_0 .net *"_ivl_0", 0 0, L_0x5d2d2a893860;  1 drivers
v0x5d2d2a61c630_0 .net "a", 0 0, L_0x5d2d2a8942f0;  alias, 1 drivers
v0x5d2d2a61c740_0 .net "b", 0 0, L_0x5d2d2a894390;  alias, 1 drivers
v0x5d2d2a61c830_0 .net "out", 0 0, L_0x5d2d2a893920;  alias, 1 drivers
S_0x5d2d2a61c930 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a61a870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a893ec0 .functor AND 1, L_0x5d2d2a893e50, L_0x5d2d2a893de0, C4<1>, C4<1>;
L_0x5d2d2a893fc0 .functor NOT 1, L_0x5d2d2a893ec0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a61cb60_0 .net *"_ivl_0", 0 0, L_0x5d2d2a893ec0;  1 drivers
v0x5d2d2a61cc40_0 .net "a", 0 0, L_0x5d2d2a893e50;  alias, 1 drivers
v0x5d2d2a61cd00_0 .net "b", 0 0, L_0x5d2d2a893de0;  alias, 1 drivers
v0x5d2d2a61cdf0_0 .net "out", 0 0, L_0x5d2d2a893fc0;  alias, 1 drivers
S_0x5d2d2a61cf10 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a61a870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a894030 .functor AND 1, L_0x5d2d2a8944d0, L_0x5d2d2a893de0, C4<1>, C4<1>;
L_0x5d2d2a894130 .functor NOT 1, L_0x5d2d2a894030, C4<0>, C4<0>, C4<0>;
v0x5d2d2a61d140_0 .net *"_ivl_0", 0 0, L_0x5d2d2a894030;  1 drivers
v0x5d2d2a61d240_0 .net "a", 0 0, L_0x5d2d2a8944d0;  alias, 1 drivers
v0x5d2d2a61d300_0 .net "b", 0 0, L_0x5d2d2a893de0;  alias, 1 drivers
v0x5d2d2a61d3a0_0 .net "out", 0 0, L_0x5d2d2a894130;  alias, 1 drivers
S_0x5d2d2a61d4c0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a61a870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a893990 .functor NOT 1, L_0x5d2d2a893920, C4<0>, C4<0>, C4<0>;
v0x5d2d2a61d730_0 .net "a", 0 0, L_0x5d2d2a893920;  alias, 1 drivers
v0x5d2d2a61d7f0_0 .net "out", 0 0, L_0x5d2d2a893990;  alias, 1 drivers
S_0x5d2d2a61d8f0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a61a870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a893a00 .functor NOT 1, L_0x5d2d2a894430, C4<0>, C4<0>, C4<0>;
v0x5d2d2a61db10_0 .net "a", 0 0, L_0x5d2d2a894430;  alias, 1 drivers
v0x5d2d2a61dbf0_0 .net "out", 0 0, L_0x5d2d2a893a00;  alias, 1 drivers
S_0x5d2d2a61dd40 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a61a870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a893e50 .functor NOT 1, L_0x5d2d2a8944d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a61df60_0 .net "a", 0 0, L_0x5d2d2a8944d0;  alias, 1 drivers
v0x5d2d2a61e020_0 .net "out", 0 0, L_0x5d2d2a893e50;  alias, 1 drivers
S_0x5d2d2a61e0e0 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a61a870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8941a0 .functor NOT 1, L_0x5d2d2a894130, C4<0>, C4<0>, C4<0>;
v0x5d2d2a61e300_0 .net "a", 0 0, L_0x5d2d2a894130;  alias, 1 drivers
v0x5d2d2a61e3f0_0 .net "out", 0 0, L_0x5d2d2a8941a0;  alias, 1 drivers
S_0x5d2d2a61f710 .scope module, "nBitRippleCarryAdderInst" "nBitRippleCarryAdder" 3 23, 8 3 0, S_0x5d2d2a5f94f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 8 "A";
    .port_info 3 /INPUT 8 "B";
    .port_info 4 /INPUT 1 "cin";
P_0x5d2d2a61f8f0 .param/l "N" 0 8 3, +C4<00000000000000000000000000001000>;
L_0x5d2d2a89e710 .functor BUFZ 8, L_0x5d2d2a89df50, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5d2d2a625c20_0 .net "A", 7 0, L_0x5d2d2a89ea90;  1 drivers
v0x5d2d2a625d20_0 .net "B", 7 0, L_0x5d2d2a89eb30;  1 drivers
v0x5d2d2a625e00_0 .net "carryMiddle", 7 0, L_0x5d2d2a89d820;  1 drivers
v0x5d2d2a625ec0_0 .net "cin", 0 0, L_0x5d2d2a89bc50;  alias, 1 drivers
v0x5d2d2a625fb0_0 .net "cout", 0 0, L_0x5d2d2a89e7d0;  alias, 1 drivers
v0x5d2d2a6260c0_0 .net "sum", 7 0, L_0x5d2d2a89e710;  1 drivers
v0x5d2d2a6261a0_0 .net "sum11", 7 0, L_0x5d2d2a89df50;  1 drivers
L_0x5d2d2a89c190 .part L_0x5d2d2a89ea90, 0, 1;
L_0x5d2d2a89c230 .part L_0x5d2d2a89eb30, 0, 1;
L_0x5d2d2a89c3b0 .part L_0x5d2d2a89ea90, 1, 1;
L_0x5d2d2a89c450 .part L_0x5d2d2a89eb30, 1, 1;
L_0x5d2d2a89c4f0 .part L_0x5d2d2a89d820, 0, 1;
L_0x5d2d2a89c710 .part L_0x5d2d2a89ea90, 2, 1;
L_0x5d2d2a89c7b0 .part L_0x5d2d2a89eb30, 2, 1;
L_0x5d2d2a89c850 .part L_0x5d2d2a89d820, 1, 1;
L_0x5d2d2a89cb60 .part L_0x5d2d2a89ea90, 3, 1;
L_0x5d2d2a89cc00 .part L_0x5d2d2a89eb30, 3, 1;
L_0x5d2d2a89cd00 .part L_0x5d2d2a89d820, 2, 1;
L_0x5d2d2a89ced0 .part L_0x5d2d2a89ea90, 4, 1;
L_0x5d2d2a89cfe0 .part L_0x5d2d2a89eb30, 4, 1;
L_0x5d2d2a89d080 .part L_0x5d2d2a89d820, 3, 1;
L_0x5d2d2a89d340 .part L_0x5d2d2a89ea90, 5, 1;
L_0x5d2d2a89d3e0 .part L_0x5d2d2a89eb30, 5, 1;
L_0x5d2d2a89d510 .part L_0x5d2d2a89d820, 4, 1;
L_0x5d2d2a89d780 .part L_0x5d2d2a89ea90, 6, 1;
L_0x5d2d2a89d8c0 .part L_0x5d2d2a89eb30, 6, 1;
L_0x5d2d2a89d960 .part L_0x5d2d2a89d820, 5, 1;
LS_0x5d2d2a89d820_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a89c120, L_0x5d2d2a89c340, L_0x5d2d2a89c600, L_0x5d2d2a89ca00;
LS_0x5d2d2a89d820_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a89ce10, L_0x5d2d2a89d230, L_0x5d2d2a89d620, L_0x5d2d2a89db20;
L_0x5d2d2a89d820 .concat8 [ 4 4 0 0], LS_0x5d2d2a89d820_0_0, LS_0x5d2d2a89d820_0_4;
LS_0x5d2d2a89df50_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a89bcf0, L_0x5d2d2a89c2d0, L_0x5d2d2a89c590, L_0x5d2d2a89c990;
LS_0x5d2d2a89df50_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a89cda0, L_0x5d2d2a89cf70, L_0x5d2d2a89d5b0, L_0x5d2d2a89dab0;
L_0x5d2d2a89df50 .concat8 [ 4 4 0 0], LS_0x5d2d2a89df50_0_0, LS_0x5d2d2a89df50_0_4;
L_0x5d2d2a89da00 .part L_0x5d2d2a89ea90, 7, 1;
L_0x5d2d2a89e380 .part L_0x5d2d2a89eb30, 7, 1;
L_0x5d2d2a89e2c0 .part L_0x5d2d2a89d820, 6, 1;
L_0x5d2d2a89e7d0 .part L_0x5d2d2a89d820, 7, 1;
S_0x5d2d2a61fad0 .scope generate, "genAdder[0]" "genAdder[0]" 8 9, 8 9 0, S_0x5d2d2a61f710;
 .timescale -9 -12;
P_0x5d2d2a61fcd0 .param/l "i" 0 8 9, +C4<00>;
S_0x5d2d2a61fdb0 .scope generate, "genblk2" "genblk2" 8 10, 8 10 0, S_0x5d2d2a61fad0;
 .timescale -9 -12;
S_0x5d2d2a61ff90 .scope module, "f" "FA" 8 11, 9 33 0, S_0x5d2d2a61fdb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a89bcf0 .udp UDP_sumOut, L_0x5d2d2a89c190, L_0x5d2d2a89c230, L_0x5d2d2a89bc50;
L_0x5d2d2a89c120 .udp UDP_carryOut, L_0x5d2d2a89c190, L_0x5d2d2a89c230, L_0x5d2d2a89bc50;
v0x5d2d2a620240_0 .net "A", 0 0, L_0x5d2d2a89c190;  1 drivers
v0x5d2d2a620320_0 .net "B", 0 0, L_0x5d2d2a89c230;  1 drivers
v0x5d2d2a6203e0_0 .net "Cin", 0 0, L_0x5d2d2a89bc50;  alias, 1 drivers
v0x5d2d2a6204e0_0 .net "Cout", 0 0, L_0x5d2d2a89c120;  1 drivers
v0x5d2d2a620580_0 .net "sum", 0 0, L_0x5d2d2a89bcf0;  1 drivers
S_0x5d2d2a620710 .scope generate, "genAdder[1]" "genAdder[1]" 8 9, 8 9 0, S_0x5d2d2a61f710;
 .timescale -9 -12;
P_0x5d2d2a620930 .param/l "i" 0 8 9, +C4<01>;
S_0x5d2d2a6209f0 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a620710;
 .timescale -9 -12;
S_0x5d2d2a620bd0 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a6209f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a89c2d0 .udp UDP_sumOut, L_0x5d2d2a89c3b0, L_0x5d2d2a89c450, L_0x5d2d2a89c4f0;
L_0x5d2d2a89c340 .udp UDP_carryOut, L_0x5d2d2a89c3b0, L_0x5d2d2a89c450, L_0x5d2d2a89c4f0;
v0x5d2d2a620e50_0 .net "A", 0 0, L_0x5d2d2a89c3b0;  1 drivers
v0x5d2d2a620f30_0 .net "B", 0 0, L_0x5d2d2a89c450;  1 drivers
v0x5d2d2a620ff0_0 .net "Cin", 0 0, L_0x5d2d2a89c4f0;  1 drivers
v0x5d2d2a6210c0_0 .net "Cout", 0 0, L_0x5d2d2a89c340;  1 drivers
v0x5d2d2a621180_0 .net "sum", 0 0, L_0x5d2d2a89c2d0;  1 drivers
S_0x5d2d2a621330 .scope generate, "genAdder[2]" "genAdder[2]" 8 9, 8 9 0, S_0x5d2d2a61f710;
 .timescale -9 -12;
P_0x5d2d2a621530 .param/l "i" 0 8 9, +C4<010>;
S_0x5d2d2a6215f0 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a621330;
 .timescale -9 -12;
S_0x5d2d2a6217d0 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a6215f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a89c590 .udp UDP_sumOut, L_0x5d2d2a89c710, L_0x5d2d2a89c7b0, L_0x5d2d2a89c850;
L_0x5d2d2a89c600 .udp UDP_carryOut, L_0x5d2d2a89c710, L_0x5d2d2a89c7b0, L_0x5d2d2a89c850;
v0x5d2d2a621a80_0 .net "A", 0 0, L_0x5d2d2a89c710;  1 drivers
v0x5d2d2a621b60_0 .net "B", 0 0, L_0x5d2d2a89c7b0;  1 drivers
v0x5d2d2a621c20_0 .net "Cin", 0 0, L_0x5d2d2a89c850;  1 drivers
v0x5d2d2a621cf0_0 .net "Cout", 0 0, L_0x5d2d2a89c600;  1 drivers
v0x5d2d2a621db0_0 .net "sum", 0 0, L_0x5d2d2a89c590;  1 drivers
S_0x5d2d2a621f60 .scope generate, "genAdder[3]" "genAdder[3]" 8 9, 8 9 0, S_0x5d2d2a61f710;
 .timescale -9 -12;
P_0x5d2d2a622160 .param/l "i" 0 8 9, +C4<011>;
S_0x5d2d2a622240 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a621f60;
 .timescale -9 -12;
S_0x5d2d2a622420 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a622240;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a89c990 .udp UDP_sumOut, L_0x5d2d2a89cb60, L_0x5d2d2a89cc00, L_0x5d2d2a89cd00;
L_0x5d2d2a89ca00 .udp UDP_carryOut, L_0x5d2d2a89cb60, L_0x5d2d2a89cc00, L_0x5d2d2a89cd00;
v0x5d2d2a6226a0_0 .net "A", 0 0, L_0x5d2d2a89cb60;  1 drivers
v0x5d2d2a622780_0 .net "B", 0 0, L_0x5d2d2a89cc00;  1 drivers
v0x5d2d2a622840_0 .net "Cin", 0 0, L_0x5d2d2a89cd00;  1 drivers
v0x5d2d2a622910_0 .net "Cout", 0 0, L_0x5d2d2a89ca00;  1 drivers
v0x5d2d2a6229d0_0 .net "sum", 0 0, L_0x5d2d2a89c990;  1 drivers
S_0x5d2d2a622b80 .scope generate, "genAdder[4]" "genAdder[4]" 8 9, 8 9 0, S_0x5d2d2a61f710;
 .timescale -9 -12;
P_0x5d2d2a622dd0 .param/l "i" 0 8 9, +C4<0100>;
S_0x5d2d2a622eb0 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a622b80;
 .timescale -9 -12;
S_0x5d2d2a623090 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a622eb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a89cda0 .udp UDP_sumOut, L_0x5d2d2a89ced0, L_0x5d2d2a89cfe0, L_0x5d2d2a89d080;
L_0x5d2d2a89ce10 .udp UDP_carryOut, L_0x5d2d2a89ced0, L_0x5d2d2a89cfe0, L_0x5d2d2a89d080;
v0x5d2d2a623310_0 .net "A", 0 0, L_0x5d2d2a89ced0;  1 drivers
v0x5d2d2a6233f0_0 .net "B", 0 0, L_0x5d2d2a89cfe0;  1 drivers
v0x5d2d2a6234b0_0 .net "Cin", 0 0, L_0x5d2d2a89d080;  1 drivers
v0x5d2d2a623550_0 .net "Cout", 0 0, L_0x5d2d2a89ce10;  1 drivers
v0x5d2d2a623610_0 .net "sum", 0 0, L_0x5d2d2a89cda0;  1 drivers
S_0x5d2d2a6237c0 .scope generate, "genAdder[5]" "genAdder[5]" 8 9, 8 9 0, S_0x5d2d2a61f710;
 .timescale -9 -12;
P_0x5d2d2a6239c0 .param/l "i" 0 8 9, +C4<0101>;
S_0x5d2d2a623aa0 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a6237c0;
 .timescale -9 -12;
S_0x5d2d2a623c80 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a623aa0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a89cf70 .udp UDP_sumOut, L_0x5d2d2a89d340, L_0x5d2d2a89d3e0, L_0x5d2d2a89d510;
L_0x5d2d2a89d230 .udp UDP_carryOut, L_0x5d2d2a89d340, L_0x5d2d2a89d3e0, L_0x5d2d2a89d510;
v0x5d2d2a623f00_0 .net "A", 0 0, L_0x5d2d2a89d340;  1 drivers
v0x5d2d2a623fe0_0 .net "B", 0 0, L_0x5d2d2a89d3e0;  1 drivers
v0x5d2d2a6240a0_0 .net "Cin", 0 0, L_0x5d2d2a89d510;  1 drivers
v0x5d2d2a624170_0 .net "Cout", 0 0, L_0x5d2d2a89d230;  1 drivers
v0x5d2d2a624230_0 .net "sum", 0 0, L_0x5d2d2a89cf70;  1 drivers
S_0x5d2d2a6243e0 .scope generate, "genAdder[6]" "genAdder[6]" 8 9, 8 9 0, S_0x5d2d2a61f710;
 .timescale -9 -12;
P_0x5d2d2a6245e0 .param/l "i" 0 8 9, +C4<0110>;
S_0x5d2d2a6246c0 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a6243e0;
 .timescale -9 -12;
S_0x5d2d2a6248a0 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a6246c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a89d5b0 .udp UDP_sumOut, L_0x5d2d2a89d780, L_0x5d2d2a89d8c0, L_0x5d2d2a89d960;
L_0x5d2d2a89d620 .udp UDP_carryOut, L_0x5d2d2a89d780, L_0x5d2d2a89d8c0, L_0x5d2d2a89d960;
v0x5d2d2a624b20_0 .net "A", 0 0, L_0x5d2d2a89d780;  1 drivers
v0x5d2d2a624c00_0 .net "B", 0 0, L_0x5d2d2a89d8c0;  1 drivers
v0x5d2d2a624cc0_0 .net "Cin", 0 0, L_0x5d2d2a89d960;  1 drivers
v0x5d2d2a624d90_0 .net "Cout", 0 0, L_0x5d2d2a89d620;  1 drivers
v0x5d2d2a624e50_0 .net "sum", 0 0, L_0x5d2d2a89d5b0;  1 drivers
S_0x5d2d2a625000 .scope generate, "genAdder[7]" "genAdder[7]" 8 9, 8 9 0, S_0x5d2d2a61f710;
 .timescale -9 -12;
P_0x5d2d2a625200 .param/l "i" 0 8 9, +C4<0111>;
S_0x5d2d2a6252e0 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a625000;
 .timescale -9 -12;
S_0x5d2d2a6254c0 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a6252e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a89dab0 .udp UDP_sumOut, L_0x5d2d2a89da00, L_0x5d2d2a89e380, L_0x5d2d2a89e2c0;
L_0x5d2d2a89db20 .udp UDP_carryOut, L_0x5d2d2a89da00, L_0x5d2d2a89e380, L_0x5d2d2a89e2c0;
v0x5d2d2a625740_0 .net "A", 0 0, L_0x5d2d2a89da00;  1 drivers
v0x5d2d2a625820_0 .net "B", 0 0, L_0x5d2d2a89e380;  1 drivers
v0x5d2d2a6258e0_0 .net "Cin", 0 0, L_0x5d2d2a89e2c0;  1 drivers
v0x5d2d2a6259b0_0 .net "Cout", 0 0, L_0x5d2d2a89db20;  1 drivers
v0x5d2d2a625a70_0 .net "sum", 0 0, L_0x5d2d2a89dab0;  1 drivers
S_0x5d2d2a626870 .scope module, "HybridAdderLayer3_5" "HybridAdder" 2 228, 3 1 0, S_0x5d2d2a3c7af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /OUTPUT 16 "sum";
    .port_info 3 /OUTPUT 1 "cout";
P_0x5d2d2a626a50 .param/l "N1" 0 3 1, +C4<00000000000000000000000000001000>;
P_0x5d2d2a626a90 .param/l "N2" 0 3 1, +C4<00000000000000000000000000001000>;
P_0x5d2d2a626ad0 .param/l "addOrSub" 0 3 1, +C4<00000000000000000000000000000000>;
v0x5d2d2a6534c0_0 .net "A", 15 0, L_0x5d2d2a8aa830;  1 drivers
v0x5d2d2a6535c0_0 .net "B", 15 0, L_0x5d2d2a8aaea0;  1 drivers
v0x5d2d2a6536a0_0 .net "cout", 0 0, L_0x5d2d2a8aa070;  1 drivers
v0x5d2d2a653740_0 .net "fn", 0 0, L_0x5d2d2a8a75c0;  1 drivers
v0x5d2d2a6537e0_0 .net "selectedB", 15 0, L_0x5d2d2a89ebd0;  1 drivers
v0x5d2d2a6538d0_0 .net "sum", 15 0, L_0x5d2d2a8a9dd0;  alias, 1 drivers
L_0x5d2d2a8a7950 .part L_0x5d2d2a8aa830, 0, 8;
L_0x5d2d2a8a79f0 .part L_0x5d2d2a89ebd0, 0, 8;
L_0x5d2d2a8a9dd0 .concat8 [ 8 8 0 0], L_0x5d2d2a8a7050, L_0x5d2d2a8a9fb0;
L_0x5d2d2a8aa330 .part L_0x5d2d2a8aa830, 8, 8;
L_0x5d2d2a8aa420 .part L_0x5d2d2a89ebd0, 8, 8;
S_0x5d2d2a626d10 .scope generate, "genblk1" "genblk1" 3 10, 3 10 0, S_0x5d2d2a626870;
 .timescale -9 -12;
L_0x5d2d2a89ebd0 .functor BUFZ 16, L_0x5d2d2a8aaea0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x5d2d2a626f10 .scope module, "nBitRcpa2Inst" "nBitRcpa2" 3 17, 4 1 0, S_0x5d2d2a626870;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /OUTPUT 8 "sum";
    .port_info 3 /OUTPUT 1 "fn";
P_0x5d2d2a627110 .param/l "N" 0 4 1, +C4<00000000000000000000000000001000>;
v0x5d2d2a64c100_0 .net "A", 7 0, L_0x5d2d2a8a7950;  1 drivers
v0x5d2d2a64c200_0 .net "B", 7 0, L_0x5d2d2a8a79f0;  1 drivers
v0x5d2d2a64c2e0_0 .net "F", 8 0, L_0x5d2d2a8a7780;  1 drivers
v0x5d2d2a64c3a0_0 .net *"_ivl_85", 0 0, L_0x5d2d2a8a76e0;  1 drivers
L_0x7347fc2c2a80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d2d2a64c480_0 .net/2u *"_ivl_89", 0 0, L_0x7347fc2c2a80;  1 drivers
v0x5d2d2a64c5b0_0 .net "carry", 8 0, L_0x5d2d2a8a7520;  1 drivers
v0x5d2d2a64c690_0 .net "fn", 0 0, L_0x5d2d2a8a75c0;  alias, 1 drivers
v0x5d2d2a64c750_0 .net "sum", 7 0, L_0x5d2d2a8a7050;  1 drivers
L_0x5d2d2a89f5f0 .part L_0x5d2d2a8a7950, 7, 1;
L_0x5d2d2a89f690 .part L_0x5d2d2a8a79f0, 7, 1;
L_0x5d2d2a89f730 .part L_0x5d2d2a8a7520, 8, 1;
L_0x5d2d2a89f7d0 .part L_0x5d2d2a8a7780, 7, 1;
L_0x5d2d2a8a0410 .part L_0x5d2d2a8a7950, 6, 1;
L_0x5d2d2a8a04b0 .part L_0x5d2d2a8a79f0, 6, 1;
L_0x5d2d2a8a05a0 .part L_0x5d2d2a8a7520, 7, 1;
L_0x5d2d2a8a0690 .part L_0x5d2d2a8a7780, 6, 1;
L_0x5d2d2a8a1600 .part L_0x5d2d2a8a7950, 5, 1;
L_0x5d2d2a8a16a0 .part L_0x5d2d2a8a79f0, 5, 1;
L_0x5d2d2a8a17a0 .part L_0x5d2d2a8a7520, 6, 1;
L_0x5d2d2a8a1840 .part L_0x5d2d2a8a7780, 5, 1;
L_0x5d2d2a8a2770 .part L_0x5d2d2a8a7950, 4, 1;
L_0x5d2d2a8a28a0 .part L_0x5d2d2a8a79f0, 4, 1;
L_0x5d2d2a8a29d0 .part L_0x5d2d2a8a7520, 5, 1;
L_0x5d2d2a8a2b00 .part L_0x5d2d2a8a7780, 4, 1;
L_0x5d2d2a8a3a70 .part L_0x5d2d2a8a7950, 3, 1;
L_0x5d2d2a8a3b10 .part L_0x5d2d2a8a79f0, 3, 1;
L_0x5d2d2a8a3c50 .part L_0x5d2d2a8a7520, 4, 1;
L_0x5d2d2a8a3cf0 .part L_0x5d2d2a8a7780, 3, 1;
L_0x5d2d2a8a3bb0 .part L_0x5d2d2a8a7950, 2, 1;
L_0x5d2d2a8a4bd0 .part L_0x5d2d2a8a79f0, 2, 1;
L_0x5d2d2a8a3d90 .part L_0x5d2d2a8a7520, 3, 1;
L_0x5d2d2a8a4d30 .part L_0x5d2d2a8a7780, 2, 1;
L_0x5d2d2a8a5c10 .part L_0x5d2d2a8a7950, 1, 1;
L_0x5d2d2a8a5cb0 .part L_0x5d2d2a8a79f0, 1, 1;
L_0x5d2d2a8a4dd0 .part L_0x5d2d2a8a7520, 2, 1;
L_0x5d2d2a8a5e30 .part L_0x5d2d2a8a7780, 1, 1;
L_0x5d2d2a8a6cf0 .part L_0x5d2d2a8a7950, 0, 1;
L_0x5d2d2a8a6ea0 .part L_0x5d2d2a8a79f0, 0, 1;
L_0x5d2d2a8a5ed0 .part L_0x5d2d2a8a7520, 1, 1;
L_0x5d2d2a8a7260 .part L_0x5d2d2a8a7780, 0, 1;
LS_0x5d2d2a8a7050_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a8a6970, L_0x5d2d2a8a5890, L_0x5d2d2a8a4850, L_0x5d2d2a8a36f0;
LS_0x5d2d2a8a7050_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a8a23f0, L_0x5d2d2a8a1230, L_0x5d2d2a8a0130, L_0x5d2d2a89f2c0;
L_0x5d2d2a8a7050 .concat8 [ 4 4 0 0], LS_0x5d2d2a8a7050_0_0, LS_0x5d2d2a8a7050_0_4;
LS_0x5d2d2a8a7520_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a8a6bb0, L_0x5d2d2a8a5ad0, L_0x5d2d2a8a4a90, L_0x5d2d2a8a3930;
LS_0x5d2d2a8a7520_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a8a2630, L_0x5d2d2a8a1470, L_0x5d2d2a8a0310, L_0x5d2d2a89f4a0;
LS_0x5d2d2a8a7520_0_8 .concat8 [ 1 0 0 0], L_0x5d2d2a8a76e0;
L_0x5d2d2a8a7520 .concat8 [ 4 4 1 0], LS_0x5d2d2a8a7520_0_0, LS_0x5d2d2a8a7520_0_4, LS_0x5d2d2a8a7520_0_8;
L_0x5d2d2a8a76e0 .part L_0x5d2d2a8a7780, 8, 1;
LS_0x5d2d2a8a7780_0_0 .concat8 [ 1 1 1 1], L_0x7347fc2c2a80, L_0x5d2d2a8a6150, L_0x5d2d2a8a5030, L_0x5d2d2a8a3ff0;
LS_0x5d2d2a8a7780_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a8a2e90, L_0x5d2d2a8a1b90, L_0x5d2d2a8a09d0, L_0x5d2d2a89fa70;
LS_0x5d2d2a8a7780_0_8 .concat8 [ 1 0 0 0], L_0x5d2d2a89ed20;
L_0x5d2d2a8a7780 .concat8 [ 4 4 1 0], LS_0x5d2d2a8a7780_0_0, LS_0x5d2d2a8a7780_0_4, LS_0x5d2d2a8a7780_0_8;
L_0x5d2d2a8a75c0 .part L_0x5d2d2a8a7780, 8, 1;
S_0x5d2d2a627280 .scope generate, "rcpa2Loop[0]" "rcpa2Loop[0]" 4 16, 4 16 0, S_0x5d2d2a626f10;
 .timescale -9 -12;
P_0x5d2d2a627480 .param/l "i" 0 4 16, +C4<00>;
S_0x5d2d2a627560 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a627280;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a62b240_0 .net "Y", 0 0, L_0x5d2d2a8a6710;  1 drivers
v0x5d2d2a62b2e0_0 .net "a", 0 0, L_0x5d2d2a8a6cf0;  1 drivers
v0x5d2d2a62b3a0_0 .net "b", 0 0, L_0x5d2d2a8a6ea0;  1 drivers
v0x5d2d2a62b470_0 .net "cIn", 0 0, L_0x5d2d2a8a5ed0;  1 drivers
v0x5d2d2a62b540_0 .net "cOut", 0 0, L_0x5d2d2a8a6bb0;  1 drivers
v0x5d2d2a62b5e0_0 .net "fIn", 0 0, L_0x5d2d2a8a7260;  1 drivers
v0x5d2d2a62b6d0_0 .net "fOut", 0 0, L_0x5d2d2a8a6150;  1 drivers
v0x5d2d2a62b770_0 .net "notCIn", 0 0, L_0x5d2d2a8a6250;  1 drivers
v0x5d2d2a62b810_0 .net "notCOut", 0 0, L_0x5d2d2a8a6b20;  1 drivers
v0x5d2d2a62b940_0 .net "notFIn", 0 0, L_0x5d2d2a8a67a0;  1 drivers
v0x5d2d2a62ba30_0 .net "notFOut", 0 0, L_0x5d2d2a8a60e0;  1 drivers
v0x5d2d2a62bb20_0 .net "s", 0 0, L_0x5d2d2a8a6970;  1 drivers
S_0x5d2d2a6277f0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a627560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a628ae0_0 .net "a", 0 0, L_0x5d2d2a8a6cf0;  alias, 1 drivers
v0x5d2d2a628bb0_0 .net "b", 0 0, L_0x5d2d2a8a6ea0;  alias, 1 drivers
v0x5d2d2a628c80_0 .net "c", 0 0, L_0x5d2d2a8a6250;  alias, 1 drivers
v0x5d2d2a628d80_0 .net "node1", 0 0, L_0x5d2d2a8a6420;  1 drivers
v0x5d2d2a628e70_0 .net "node2", 0 0, L_0x5d2d2a8a64b0;  1 drivers
v0x5d2d2a628fb0_0 .net "out", 0 0, L_0x5d2d2a8a6710;  alias, 1 drivers
S_0x5d2d2a627a90 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a6277f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8a65f0 .functor AND 1, L_0x5d2d2a8a64b0, L_0x5d2d2a8a6250, C4<1>, C4<1>;
L_0x5d2d2a8a6710 .functor NOT 1, L_0x5d2d2a8a65f0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a627d00_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8a65f0;  1 drivers
v0x5d2d2a627e00_0 .net "a", 0 0, L_0x5d2d2a8a64b0;  alias, 1 drivers
v0x5d2d2a627ec0_0 .net "b", 0 0, L_0x5d2d2a8a6250;  alias, 1 drivers
v0x5d2d2a627f90_0 .net "out", 0 0, L_0x5d2d2a8a6710;  alias, 1 drivers
S_0x5d2d2a6280d0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a6277f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8a6390 .functor OR 1, L_0x5d2d2a8a6cf0, L_0x5d2d2a8a6ea0, C4<0>, C4<0>;
L_0x5d2d2a8a6420 .functor NOT 1, L_0x5d2d2a8a6390, C4<0>, C4<0>, C4<0>;
v0x5d2d2a628300_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8a6390;  1 drivers
v0x5d2d2a628400_0 .net "a", 0 0, L_0x5d2d2a8a6cf0;  alias, 1 drivers
v0x5d2d2a6284c0_0 .net "b", 0 0, L_0x5d2d2a8a6ea0;  alias, 1 drivers
v0x5d2d2a628590_0 .net "out", 0 0, L_0x5d2d2a8a6420;  alias, 1 drivers
S_0x5d2d2a6286d0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a6277f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8a64b0 .functor NOT 1, L_0x5d2d2a8a6420, C4<0>, C4<0>, C4<0>;
v0x5d2d2a628920_0 .net "a", 0 0, L_0x5d2d2a8a6420;  alias, 1 drivers
v0x5d2d2a6289f0_0 .net "out", 0 0, L_0x5d2d2a8a64b0;  alias, 1 drivers
S_0x5d2d2a629050 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a627560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8a5d50 .functor AND 1, L_0x5d2d2a8a6cf0, L_0x5d2d2a8a6ea0, C4<1>, C4<1>;
L_0x5d2d2a8a60e0 .functor NOT 1, L_0x5d2d2a8a5d50, C4<0>, C4<0>, C4<0>;
v0x5d2d2a629280_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8a5d50;  1 drivers
v0x5d2d2a629380_0 .net "a", 0 0, L_0x5d2d2a8a6cf0;  alias, 1 drivers
v0x5d2d2a629490_0 .net "b", 0 0, L_0x5d2d2a8a6ea0;  alias, 1 drivers
v0x5d2d2a629580_0 .net "out", 0 0, L_0x5d2d2a8a60e0;  alias, 1 drivers
S_0x5d2d2a629680 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a627560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8a6850 .functor AND 1, L_0x5d2d2a8a67a0, L_0x5d2d2a8a6710, C4<1>, C4<1>;
L_0x5d2d2a8a6970 .functor NOT 1, L_0x5d2d2a8a6850, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6298b0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8a6850;  1 drivers
v0x5d2d2a629990_0 .net "a", 0 0, L_0x5d2d2a8a67a0;  alias, 1 drivers
v0x5d2d2a629a50_0 .net "b", 0 0, L_0x5d2d2a8a6710;  alias, 1 drivers
v0x5d2d2a629b40_0 .net "out", 0 0, L_0x5d2d2a8a6970;  alias, 1 drivers
S_0x5d2d2a629c60 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a627560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8a6a00 .functor AND 1, L_0x5d2d2a8a7260, L_0x5d2d2a8a6710, C4<1>, C4<1>;
L_0x5d2d2a8a6b20 .functor NOT 1, L_0x5d2d2a8a6a00, C4<0>, C4<0>, C4<0>;
v0x5d2d2a629e90_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8a6a00;  1 drivers
v0x5d2d2a629f90_0 .net "a", 0 0, L_0x5d2d2a8a7260;  alias, 1 drivers
v0x5d2d2a62a050_0 .net "b", 0 0, L_0x5d2d2a8a6710;  alias, 1 drivers
v0x5d2d2a62a0f0_0 .net "out", 0 0, L_0x5d2d2a8a6b20;  alias, 1 drivers
S_0x5d2d2a62a210 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a627560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8a6150 .functor NOT 1, L_0x5d2d2a8a60e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a62a480_0 .net "a", 0 0, L_0x5d2d2a8a60e0;  alias, 1 drivers
v0x5d2d2a62a540_0 .net "out", 0 0, L_0x5d2d2a8a6150;  alias, 1 drivers
S_0x5d2d2a62a640 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a627560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8a6250 .functor NOT 1, L_0x5d2d2a8a5ed0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a62a860_0 .net "a", 0 0, L_0x5d2d2a8a5ed0;  alias, 1 drivers
v0x5d2d2a62a940_0 .net "out", 0 0, L_0x5d2d2a8a6250;  alias, 1 drivers
S_0x5d2d2a62aa90 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a627560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8a67a0 .functor NOT 1, L_0x5d2d2a8a7260, C4<0>, C4<0>, C4<0>;
v0x5d2d2a62acb0_0 .net "a", 0 0, L_0x5d2d2a8a7260;  alias, 1 drivers
v0x5d2d2a62ad70_0 .net "out", 0 0, L_0x5d2d2a8a67a0;  alias, 1 drivers
S_0x5d2d2a62ae30 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a627560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8a6bb0 .functor NOT 1, L_0x5d2d2a8a6b20, C4<0>, C4<0>, C4<0>;
v0x5d2d2a62b050_0 .net "a", 0 0, L_0x5d2d2a8a6b20;  alias, 1 drivers
v0x5d2d2a62b140_0 .net "out", 0 0, L_0x5d2d2a8a6bb0;  alias, 1 drivers
S_0x5d2d2a62bc20 .scope generate, "rcpa2Loop[1]" "rcpa2Loop[1]" 4 16, 4 16 0, S_0x5d2d2a626f10;
 .timescale -9 -12;
P_0x5d2d2a62be40 .param/l "i" 0 4 16, +C4<01>;
S_0x5d2d2a62bf00 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a62bc20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a62fb80_0 .net "Y", 0 0, L_0x5d2d2a8a5630;  1 drivers
v0x5d2d2a62fcb0_0 .net "a", 0 0, L_0x5d2d2a8a5c10;  1 drivers
v0x5d2d2a62fd70_0 .net "b", 0 0, L_0x5d2d2a8a5cb0;  1 drivers
v0x5d2d2a62fe40_0 .net "cIn", 0 0, L_0x5d2d2a8a4dd0;  1 drivers
v0x5d2d2a62ff10_0 .net "cOut", 0 0, L_0x5d2d2a8a5ad0;  1 drivers
v0x5d2d2a62ffb0_0 .net "fIn", 0 0, L_0x5d2d2a8a5e30;  1 drivers
v0x5d2d2a6300a0_0 .net "fOut", 0 0, L_0x5d2d2a8a5030;  1 drivers
v0x5d2d2a630140_0 .net "notCIn", 0 0, L_0x5d2d2a8a5170;  1 drivers
v0x5d2d2a6301e0_0 .net "notCOut", 0 0, L_0x5d2d2a8a5a40;  1 drivers
v0x5d2d2a630310_0 .net "notFIn", 0 0, L_0x5d2d2a8a56c0;  1 drivers
v0x5d2d2a630400_0 .net "notFOut", 0 0, L_0x5d2d2a8a4fc0;  1 drivers
v0x5d2d2a6304f0_0 .net "s", 0 0, L_0x5d2d2a8a5890;  1 drivers
S_0x5d2d2a62c190 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a62bf00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a62d420_0 .net "a", 0 0, L_0x5d2d2a8a5c10;  alias, 1 drivers
v0x5d2d2a62d4f0_0 .net "b", 0 0, L_0x5d2d2a8a5cb0;  alias, 1 drivers
v0x5d2d2a62d5c0_0 .net "c", 0 0, L_0x5d2d2a8a5170;  alias, 1 drivers
v0x5d2d2a62d6c0_0 .net "node1", 0 0, L_0x5d2d2a8a5340;  1 drivers
v0x5d2d2a62d7b0_0 .net "node2", 0 0, L_0x5d2d2a8a53d0;  1 drivers
v0x5d2d2a62d8f0_0 .net "out", 0 0, L_0x5d2d2a8a5630;  alias, 1 drivers
S_0x5d2d2a62c400 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a62c190;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8a5510 .functor AND 1, L_0x5d2d2a8a53d0, L_0x5d2d2a8a5170, C4<1>, C4<1>;
L_0x5d2d2a8a5630 .functor NOT 1, L_0x5d2d2a8a5510, C4<0>, C4<0>, C4<0>;
v0x5d2d2a62c670_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8a5510;  1 drivers
v0x5d2d2a62c770_0 .net "a", 0 0, L_0x5d2d2a8a53d0;  alias, 1 drivers
v0x5d2d2a62c830_0 .net "b", 0 0, L_0x5d2d2a8a5170;  alias, 1 drivers
v0x5d2d2a62c8d0_0 .net "out", 0 0, L_0x5d2d2a8a5630;  alias, 1 drivers
S_0x5d2d2a62ca10 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a62c190;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8a52b0 .functor OR 1, L_0x5d2d2a8a5c10, L_0x5d2d2a8a5cb0, C4<0>, C4<0>;
L_0x5d2d2a8a5340 .functor NOT 1, L_0x5d2d2a8a52b0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a62cc40_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8a52b0;  1 drivers
v0x5d2d2a62cd40_0 .net "a", 0 0, L_0x5d2d2a8a5c10;  alias, 1 drivers
v0x5d2d2a62ce00_0 .net "b", 0 0, L_0x5d2d2a8a5cb0;  alias, 1 drivers
v0x5d2d2a62ced0_0 .net "out", 0 0, L_0x5d2d2a8a5340;  alias, 1 drivers
S_0x5d2d2a62d010 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a62c190;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8a53d0 .functor NOT 1, L_0x5d2d2a8a5340, C4<0>, C4<0>, C4<0>;
v0x5d2d2a62d260_0 .net "a", 0 0, L_0x5d2d2a8a5340;  alias, 1 drivers
v0x5d2d2a62d330_0 .net "out", 0 0, L_0x5d2d2a8a53d0;  alias, 1 drivers
S_0x5d2d2a62d990 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a62bf00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8a4c70 .functor AND 1, L_0x5d2d2a8a5c10, L_0x5d2d2a8a5cb0, C4<1>, C4<1>;
L_0x5d2d2a8a4fc0 .functor NOT 1, L_0x5d2d2a8a4c70, C4<0>, C4<0>, C4<0>;
v0x5d2d2a62dbc0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8a4c70;  1 drivers
v0x5d2d2a62dcc0_0 .net "a", 0 0, L_0x5d2d2a8a5c10;  alias, 1 drivers
v0x5d2d2a62ddd0_0 .net "b", 0 0, L_0x5d2d2a8a5cb0;  alias, 1 drivers
v0x5d2d2a62dec0_0 .net "out", 0 0, L_0x5d2d2a8a4fc0;  alias, 1 drivers
S_0x5d2d2a62dfc0 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a62bf00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8a5770 .functor AND 1, L_0x5d2d2a8a56c0, L_0x5d2d2a8a5630, C4<1>, C4<1>;
L_0x5d2d2a8a5890 .functor NOT 1, L_0x5d2d2a8a5770, C4<0>, C4<0>, C4<0>;
v0x5d2d2a62e1f0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8a5770;  1 drivers
v0x5d2d2a62e2d0_0 .net "a", 0 0, L_0x5d2d2a8a56c0;  alias, 1 drivers
v0x5d2d2a62e390_0 .net "b", 0 0, L_0x5d2d2a8a5630;  alias, 1 drivers
v0x5d2d2a62e480_0 .net "out", 0 0, L_0x5d2d2a8a5890;  alias, 1 drivers
S_0x5d2d2a62e5a0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a62bf00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8a5920 .functor AND 1, L_0x5d2d2a8a5e30, L_0x5d2d2a8a5630, C4<1>, C4<1>;
L_0x5d2d2a8a5a40 .functor NOT 1, L_0x5d2d2a8a5920, C4<0>, C4<0>, C4<0>;
v0x5d2d2a62e7d0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8a5920;  1 drivers
v0x5d2d2a62e8d0_0 .net "a", 0 0, L_0x5d2d2a8a5e30;  alias, 1 drivers
v0x5d2d2a62e990_0 .net "b", 0 0, L_0x5d2d2a8a5630;  alias, 1 drivers
v0x5d2d2a62ea30_0 .net "out", 0 0, L_0x5d2d2a8a5a40;  alias, 1 drivers
S_0x5d2d2a62eb50 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a62bf00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8a5030 .functor NOT 1, L_0x5d2d2a8a4fc0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a62edc0_0 .net "a", 0 0, L_0x5d2d2a8a4fc0;  alias, 1 drivers
v0x5d2d2a62ee80_0 .net "out", 0 0, L_0x5d2d2a8a5030;  alias, 1 drivers
S_0x5d2d2a62ef80 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a62bf00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8a5170 .functor NOT 1, L_0x5d2d2a8a4dd0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a62f1a0_0 .net "a", 0 0, L_0x5d2d2a8a4dd0;  alias, 1 drivers
v0x5d2d2a62f280_0 .net "out", 0 0, L_0x5d2d2a8a5170;  alias, 1 drivers
S_0x5d2d2a62f3d0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a62bf00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8a56c0 .functor NOT 1, L_0x5d2d2a8a5e30, C4<0>, C4<0>, C4<0>;
v0x5d2d2a62f5f0_0 .net "a", 0 0, L_0x5d2d2a8a5e30;  alias, 1 drivers
v0x5d2d2a62f6b0_0 .net "out", 0 0, L_0x5d2d2a8a56c0;  alias, 1 drivers
S_0x5d2d2a62f770 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a62bf00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8a5ad0 .functor NOT 1, L_0x5d2d2a8a5a40, C4<0>, C4<0>, C4<0>;
v0x5d2d2a62f990_0 .net "a", 0 0, L_0x5d2d2a8a5a40;  alias, 1 drivers
v0x5d2d2a62fa80_0 .net "out", 0 0, L_0x5d2d2a8a5ad0;  alias, 1 drivers
S_0x5d2d2a6305f0 .scope generate, "rcpa2Loop[2]" "rcpa2Loop[2]" 4 16, 4 16 0, S_0x5d2d2a626f10;
 .timescale -9 -12;
P_0x5d2d2a6307f0 .param/l "i" 0 4 16, +C4<010>;
S_0x5d2d2a6308b0 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a6305f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a634560_0 .net "Y", 0 0, L_0x5d2d2a8a45f0;  1 drivers
v0x5d2d2a634690_0 .net "a", 0 0, L_0x5d2d2a8a3bb0;  1 drivers
v0x5d2d2a634750_0 .net "b", 0 0, L_0x5d2d2a8a4bd0;  1 drivers
v0x5d2d2a634820_0 .net "cIn", 0 0, L_0x5d2d2a8a3d90;  1 drivers
v0x5d2d2a6348f0_0 .net "cOut", 0 0, L_0x5d2d2a8a4a90;  1 drivers
v0x5d2d2a634990_0 .net "fIn", 0 0, L_0x5d2d2a8a4d30;  1 drivers
v0x5d2d2a634a80_0 .net "fOut", 0 0, L_0x5d2d2a8a3ff0;  1 drivers
v0x5d2d2a634b20_0 .net "notCIn", 0 0, L_0x5d2d2a8a4130;  1 drivers
v0x5d2d2a634bc0_0 .net "notCOut", 0 0, L_0x5d2d2a8a4a00;  1 drivers
v0x5d2d2a634cf0_0 .net "notFIn", 0 0, L_0x5d2d2a8a4680;  1 drivers
v0x5d2d2a634de0_0 .net "notFOut", 0 0, L_0x5d2d2a8a3f60;  1 drivers
v0x5d2d2a634ed0_0 .net "s", 0 0, L_0x5d2d2a8a4850;  1 drivers
S_0x5d2d2a630b40 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a6308b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a631e00_0 .net "a", 0 0, L_0x5d2d2a8a3bb0;  alias, 1 drivers
v0x5d2d2a631ed0_0 .net "b", 0 0, L_0x5d2d2a8a4bd0;  alias, 1 drivers
v0x5d2d2a631fa0_0 .net "c", 0 0, L_0x5d2d2a8a4130;  alias, 1 drivers
v0x5d2d2a6320a0_0 .net "node1", 0 0, L_0x5d2d2a8a4300;  1 drivers
v0x5d2d2a632190_0 .net "node2", 0 0, L_0x5d2d2a8a4390;  1 drivers
v0x5d2d2a6322d0_0 .net "out", 0 0, L_0x5d2d2a8a45f0;  alias, 1 drivers
S_0x5d2d2a630db0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a630b40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8a44d0 .functor AND 1, L_0x5d2d2a8a4390, L_0x5d2d2a8a4130, C4<1>, C4<1>;
L_0x5d2d2a8a45f0 .functor NOT 1, L_0x5d2d2a8a44d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a631020_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8a44d0;  1 drivers
v0x5d2d2a631120_0 .net "a", 0 0, L_0x5d2d2a8a4390;  alias, 1 drivers
v0x5d2d2a6311e0_0 .net "b", 0 0, L_0x5d2d2a8a4130;  alias, 1 drivers
v0x5d2d2a6312b0_0 .net "out", 0 0, L_0x5d2d2a8a45f0;  alias, 1 drivers
S_0x5d2d2a6313f0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a630b40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8a4270 .functor OR 1, L_0x5d2d2a8a3bb0, L_0x5d2d2a8a4bd0, C4<0>, C4<0>;
L_0x5d2d2a8a4300 .functor NOT 1, L_0x5d2d2a8a4270, C4<0>, C4<0>, C4<0>;
v0x5d2d2a631620_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8a4270;  1 drivers
v0x5d2d2a631720_0 .net "a", 0 0, L_0x5d2d2a8a3bb0;  alias, 1 drivers
v0x5d2d2a6317e0_0 .net "b", 0 0, L_0x5d2d2a8a4bd0;  alias, 1 drivers
v0x5d2d2a6318b0_0 .net "out", 0 0, L_0x5d2d2a8a4300;  alias, 1 drivers
S_0x5d2d2a6319f0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a630b40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8a4390 .functor NOT 1, L_0x5d2d2a8a4300, C4<0>, C4<0>, C4<0>;
v0x5d2d2a631c40_0 .net "a", 0 0, L_0x5d2d2a8a4300;  alias, 1 drivers
v0x5d2d2a631d10_0 .net "out", 0 0, L_0x5d2d2a8a4390;  alias, 1 drivers
S_0x5d2d2a632370 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a6308b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8a3e40 .functor AND 1, L_0x5d2d2a8a3bb0, L_0x5d2d2a8a4bd0, C4<1>, C4<1>;
L_0x5d2d2a8a3f60 .functor NOT 1, L_0x5d2d2a8a3e40, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6325a0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8a3e40;  1 drivers
v0x5d2d2a6326a0_0 .net "a", 0 0, L_0x5d2d2a8a3bb0;  alias, 1 drivers
v0x5d2d2a6327b0_0 .net "b", 0 0, L_0x5d2d2a8a4bd0;  alias, 1 drivers
v0x5d2d2a6328a0_0 .net "out", 0 0, L_0x5d2d2a8a3f60;  alias, 1 drivers
S_0x5d2d2a6329a0 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a6308b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8a4730 .functor AND 1, L_0x5d2d2a8a4680, L_0x5d2d2a8a45f0, C4<1>, C4<1>;
L_0x5d2d2a8a4850 .functor NOT 1, L_0x5d2d2a8a4730, C4<0>, C4<0>, C4<0>;
v0x5d2d2a632bd0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8a4730;  1 drivers
v0x5d2d2a632cb0_0 .net "a", 0 0, L_0x5d2d2a8a4680;  alias, 1 drivers
v0x5d2d2a632d70_0 .net "b", 0 0, L_0x5d2d2a8a45f0;  alias, 1 drivers
v0x5d2d2a632e60_0 .net "out", 0 0, L_0x5d2d2a8a4850;  alias, 1 drivers
S_0x5d2d2a632f80 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a6308b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8a48e0 .functor AND 1, L_0x5d2d2a8a4d30, L_0x5d2d2a8a45f0, C4<1>, C4<1>;
L_0x5d2d2a8a4a00 .functor NOT 1, L_0x5d2d2a8a48e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6331b0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8a48e0;  1 drivers
v0x5d2d2a6332b0_0 .net "a", 0 0, L_0x5d2d2a8a4d30;  alias, 1 drivers
v0x5d2d2a633370_0 .net "b", 0 0, L_0x5d2d2a8a45f0;  alias, 1 drivers
v0x5d2d2a633410_0 .net "out", 0 0, L_0x5d2d2a8a4a00;  alias, 1 drivers
S_0x5d2d2a633530 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a6308b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8a3ff0 .functor NOT 1, L_0x5d2d2a8a3f60, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6337a0_0 .net "a", 0 0, L_0x5d2d2a8a3f60;  alias, 1 drivers
v0x5d2d2a633860_0 .net "out", 0 0, L_0x5d2d2a8a3ff0;  alias, 1 drivers
S_0x5d2d2a633960 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a6308b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8a4130 .functor NOT 1, L_0x5d2d2a8a3d90, C4<0>, C4<0>, C4<0>;
v0x5d2d2a633b80_0 .net "a", 0 0, L_0x5d2d2a8a3d90;  alias, 1 drivers
v0x5d2d2a633c60_0 .net "out", 0 0, L_0x5d2d2a8a4130;  alias, 1 drivers
S_0x5d2d2a633db0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a6308b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8a4680 .functor NOT 1, L_0x5d2d2a8a4d30, C4<0>, C4<0>, C4<0>;
v0x5d2d2a633fd0_0 .net "a", 0 0, L_0x5d2d2a8a4d30;  alias, 1 drivers
v0x5d2d2a634090_0 .net "out", 0 0, L_0x5d2d2a8a4680;  alias, 1 drivers
S_0x5d2d2a634150 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a6308b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8a4a90 .functor NOT 1, L_0x5d2d2a8a4a00, C4<0>, C4<0>, C4<0>;
v0x5d2d2a634370_0 .net "a", 0 0, L_0x5d2d2a8a4a00;  alias, 1 drivers
v0x5d2d2a634460_0 .net "out", 0 0, L_0x5d2d2a8a4a90;  alias, 1 drivers
S_0x5d2d2a634fd0 .scope generate, "rcpa2Loop[3]" "rcpa2Loop[3]" 4 16, 4 16 0, S_0x5d2d2a626f10;
 .timescale -9 -12;
P_0x5d2d2a6351d0 .param/l "i" 0 4 16, +C4<011>;
S_0x5d2d2a6352b0 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a634fd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a638f30_0 .net "Y", 0 0, L_0x5d2d2a8a3490;  1 drivers
v0x5d2d2a639060_0 .net "a", 0 0, L_0x5d2d2a8a3a70;  1 drivers
v0x5d2d2a639120_0 .net "b", 0 0, L_0x5d2d2a8a3b10;  1 drivers
v0x5d2d2a6391f0_0 .net "cIn", 0 0, L_0x5d2d2a8a3c50;  1 drivers
v0x5d2d2a6392c0_0 .net "cOut", 0 0, L_0x5d2d2a8a3930;  1 drivers
v0x5d2d2a639360_0 .net "fIn", 0 0, L_0x5d2d2a8a3cf0;  1 drivers
v0x5d2d2a639450_0 .net "fOut", 0 0, L_0x5d2d2a8a2e90;  1 drivers
v0x5d2d2a6394f0_0 .net "notCIn", 0 0, L_0x5d2d2a8a2fd0;  1 drivers
v0x5d2d2a639590_0 .net "notCOut", 0 0, L_0x5d2d2a8a38a0;  1 drivers
v0x5d2d2a6396c0_0 .net "notFIn", 0 0, L_0x5d2d2a8a3520;  1 drivers
v0x5d2d2a6397b0_0 .net "notFOut", 0 0, L_0x5d2d2a8a2e00;  1 drivers
v0x5d2d2a6398a0_0 .net "s", 0 0, L_0x5d2d2a8a36f0;  1 drivers
S_0x5d2d2a635540 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a6352b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a6367d0_0 .net "a", 0 0, L_0x5d2d2a8a3a70;  alias, 1 drivers
v0x5d2d2a6368a0_0 .net "b", 0 0, L_0x5d2d2a8a3b10;  alias, 1 drivers
v0x5d2d2a636970_0 .net "c", 0 0, L_0x5d2d2a8a2fd0;  alias, 1 drivers
v0x5d2d2a636a70_0 .net "node1", 0 0, L_0x5d2d2a8a31a0;  1 drivers
v0x5d2d2a636b60_0 .net "node2", 0 0, L_0x5d2d2a8a3230;  1 drivers
v0x5d2d2a636ca0_0 .net "out", 0 0, L_0x5d2d2a8a3490;  alias, 1 drivers
S_0x5d2d2a6357b0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a635540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8a3370 .functor AND 1, L_0x5d2d2a8a3230, L_0x5d2d2a8a2fd0, C4<1>, C4<1>;
L_0x5d2d2a8a3490 .functor NOT 1, L_0x5d2d2a8a3370, C4<0>, C4<0>, C4<0>;
v0x5d2d2a635a20_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8a3370;  1 drivers
v0x5d2d2a635b20_0 .net "a", 0 0, L_0x5d2d2a8a3230;  alias, 1 drivers
v0x5d2d2a635be0_0 .net "b", 0 0, L_0x5d2d2a8a2fd0;  alias, 1 drivers
v0x5d2d2a635c80_0 .net "out", 0 0, L_0x5d2d2a8a3490;  alias, 1 drivers
S_0x5d2d2a635dc0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a635540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8a3110 .functor OR 1, L_0x5d2d2a8a3a70, L_0x5d2d2a8a3b10, C4<0>, C4<0>;
L_0x5d2d2a8a31a0 .functor NOT 1, L_0x5d2d2a8a3110, C4<0>, C4<0>, C4<0>;
v0x5d2d2a635ff0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8a3110;  1 drivers
v0x5d2d2a6360f0_0 .net "a", 0 0, L_0x5d2d2a8a3a70;  alias, 1 drivers
v0x5d2d2a6361b0_0 .net "b", 0 0, L_0x5d2d2a8a3b10;  alias, 1 drivers
v0x5d2d2a636280_0 .net "out", 0 0, L_0x5d2d2a8a31a0;  alias, 1 drivers
S_0x5d2d2a6363c0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a635540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8a3230 .functor NOT 1, L_0x5d2d2a8a31a0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a636610_0 .net "a", 0 0, L_0x5d2d2a8a31a0;  alias, 1 drivers
v0x5d2d2a6366e0_0 .net "out", 0 0, L_0x5d2d2a8a3230;  alias, 1 drivers
S_0x5d2d2a636d40 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a6352b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8a18e0 .functor AND 1, L_0x5d2d2a8a3a70, L_0x5d2d2a8a3b10, C4<1>, C4<1>;
L_0x5d2d2a8a2e00 .functor NOT 1, L_0x5d2d2a8a18e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a636f70_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8a18e0;  1 drivers
v0x5d2d2a637070_0 .net "a", 0 0, L_0x5d2d2a8a3a70;  alias, 1 drivers
v0x5d2d2a637180_0 .net "b", 0 0, L_0x5d2d2a8a3b10;  alias, 1 drivers
v0x5d2d2a637270_0 .net "out", 0 0, L_0x5d2d2a8a2e00;  alias, 1 drivers
S_0x5d2d2a637370 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a6352b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8a35d0 .functor AND 1, L_0x5d2d2a8a3520, L_0x5d2d2a8a3490, C4<1>, C4<1>;
L_0x5d2d2a8a36f0 .functor NOT 1, L_0x5d2d2a8a35d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6375a0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8a35d0;  1 drivers
v0x5d2d2a637680_0 .net "a", 0 0, L_0x5d2d2a8a3520;  alias, 1 drivers
v0x5d2d2a637740_0 .net "b", 0 0, L_0x5d2d2a8a3490;  alias, 1 drivers
v0x5d2d2a637830_0 .net "out", 0 0, L_0x5d2d2a8a36f0;  alias, 1 drivers
S_0x5d2d2a637950 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a6352b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8a3780 .functor AND 1, L_0x5d2d2a8a3cf0, L_0x5d2d2a8a3490, C4<1>, C4<1>;
L_0x5d2d2a8a38a0 .functor NOT 1, L_0x5d2d2a8a3780, C4<0>, C4<0>, C4<0>;
v0x5d2d2a637b80_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8a3780;  1 drivers
v0x5d2d2a637c80_0 .net "a", 0 0, L_0x5d2d2a8a3cf0;  alias, 1 drivers
v0x5d2d2a637d40_0 .net "b", 0 0, L_0x5d2d2a8a3490;  alias, 1 drivers
v0x5d2d2a637de0_0 .net "out", 0 0, L_0x5d2d2a8a38a0;  alias, 1 drivers
S_0x5d2d2a637f00 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a6352b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8a2e90 .functor NOT 1, L_0x5d2d2a8a2e00, C4<0>, C4<0>, C4<0>;
v0x5d2d2a638170_0 .net "a", 0 0, L_0x5d2d2a8a2e00;  alias, 1 drivers
v0x5d2d2a638230_0 .net "out", 0 0, L_0x5d2d2a8a2e90;  alias, 1 drivers
S_0x5d2d2a638330 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a6352b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8a2fd0 .functor NOT 1, L_0x5d2d2a8a3c50, C4<0>, C4<0>, C4<0>;
v0x5d2d2a638550_0 .net "a", 0 0, L_0x5d2d2a8a3c50;  alias, 1 drivers
v0x5d2d2a638630_0 .net "out", 0 0, L_0x5d2d2a8a2fd0;  alias, 1 drivers
S_0x5d2d2a638780 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a6352b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8a3520 .functor NOT 1, L_0x5d2d2a8a3cf0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6389a0_0 .net "a", 0 0, L_0x5d2d2a8a3cf0;  alias, 1 drivers
v0x5d2d2a638a60_0 .net "out", 0 0, L_0x5d2d2a8a3520;  alias, 1 drivers
S_0x5d2d2a638b20 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a6352b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8a3930 .functor NOT 1, L_0x5d2d2a8a38a0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a638d40_0 .net "a", 0 0, L_0x5d2d2a8a38a0;  alias, 1 drivers
v0x5d2d2a638e30_0 .net "out", 0 0, L_0x5d2d2a8a3930;  alias, 1 drivers
S_0x5d2d2a6399a0 .scope generate, "rcpa2Loop[4]" "rcpa2Loop[4]" 4 16, 4 16 0, S_0x5d2d2a626f10;
 .timescale -9 -12;
P_0x5d2d2a639bf0 .param/l "i" 0 4 16, +C4<0100>;
S_0x5d2d2a639cd0 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a6399a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a63d920_0 .net "Y", 0 0, L_0x5d2d2a8a2190;  1 drivers
v0x5d2d2a63da50_0 .net "a", 0 0, L_0x5d2d2a8a2770;  1 drivers
v0x5d2d2a63db10_0 .net "b", 0 0, L_0x5d2d2a8a28a0;  1 drivers
v0x5d2d2a63dbe0_0 .net "cIn", 0 0, L_0x5d2d2a8a29d0;  1 drivers
v0x5d2d2a63dcb0_0 .net "cOut", 0 0, L_0x5d2d2a8a2630;  1 drivers
v0x5d2d2a63dd50_0 .net "fIn", 0 0, L_0x5d2d2a8a2b00;  1 drivers
v0x5d2d2a63de40_0 .net "fOut", 0 0, L_0x5d2d2a8a1b90;  1 drivers
v0x5d2d2a63dee0_0 .net "notCIn", 0 0, L_0x5d2d2a8a1cd0;  1 drivers
v0x5d2d2a63df80_0 .net "notCOut", 0 0, L_0x5d2d2a8a25a0;  1 drivers
v0x5d2d2a63e0b0_0 .net "notFIn", 0 0, L_0x5d2d2a8a2220;  1 drivers
v0x5d2d2a63e1a0_0 .net "notFOut", 0 0, L_0x5d2d2a8a1b00;  1 drivers
v0x5d2d2a63e290_0 .net "s", 0 0, L_0x5d2d2a8a23f0;  1 drivers
S_0x5d2d2a639f60 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a639cd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a63b1c0_0 .net "a", 0 0, L_0x5d2d2a8a2770;  alias, 1 drivers
v0x5d2d2a63b290_0 .net "b", 0 0, L_0x5d2d2a8a28a0;  alias, 1 drivers
v0x5d2d2a63b360_0 .net "c", 0 0, L_0x5d2d2a8a1cd0;  alias, 1 drivers
v0x5d2d2a63b460_0 .net "node1", 0 0, L_0x5d2d2a8a1ea0;  1 drivers
v0x5d2d2a63b550_0 .net "node2", 0 0, L_0x5d2d2a8a1f30;  1 drivers
v0x5d2d2a63b690_0 .net "out", 0 0, L_0x5d2d2a8a2190;  alias, 1 drivers
S_0x5d2d2a63a1d0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a639f60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8a2070 .functor AND 1, L_0x5d2d2a8a1f30, L_0x5d2d2a8a1cd0, C4<1>, C4<1>;
L_0x5d2d2a8a2190 .functor NOT 1, L_0x5d2d2a8a2070, C4<0>, C4<0>, C4<0>;
v0x5d2d2a63a440_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8a2070;  1 drivers
v0x5d2d2a63a540_0 .net "a", 0 0, L_0x5d2d2a8a1f30;  alias, 1 drivers
v0x5d2d2a63a600_0 .net "b", 0 0, L_0x5d2d2a8a1cd0;  alias, 1 drivers
v0x5d2d2a63a6a0_0 .net "out", 0 0, L_0x5d2d2a8a2190;  alias, 1 drivers
S_0x5d2d2a63a7e0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a639f60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8a1e10 .functor OR 1, L_0x5d2d2a8a2770, L_0x5d2d2a8a28a0, C4<0>, C4<0>;
L_0x5d2d2a8a1ea0 .functor NOT 1, L_0x5d2d2a8a1e10, C4<0>, C4<0>, C4<0>;
v0x5d2d2a63aa10_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8a1e10;  1 drivers
v0x5d2d2a63ab10_0 .net "a", 0 0, L_0x5d2d2a8a2770;  alias, 1 drivers
v0x5d2d2a63abd0_0 .net "b", 0 0, L_0x5d2d2a8a28a0;  alias, 1 drivers
v0x5d2d2a63ac70_0 .net "out", 0 0, L_0x5d2d2a8a1ea0;  alias, 1 drivers
S_0x5d2d2a63adb0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a639f60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8a1f30 .functor NOT 1, L_0x5d2d2a8a1ea0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a63b000_0 .net "a", 0 0, L_0x5d2d2a8a1ea0;  alias, 1 drivers
v0x5d2d2a63b0d0_0 .net "out", 0 0, L_0x5d2d2a8a1f30;  alias, 1 drivers
S_0x5d2d2a63b730 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a639cd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8a1950 .functor AND 1, L_0x5d2d2a8a2770, L_0x5d2d2a8a28a0, C4<1>, C4<1>;
L_0x5d2d2a8a1b00 .functor NOT 1, L_0x5d2d2a8a1950, C4<0>, C4<0>, C4<0>;
v0x5d2d2a63b960_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8a1950;  1 drivers
v0x5d2d2a63ba60_0 .net "a", 0 0, L_0x5d2d2a8a2770;  alias, 1 drivers
v0x5d2d2a63bb70_0 .net "b", 0 0, L_0x5d2d2a8a28a0;  alias, 1 drivers
v0x5d2d2a63bc60_0 .net "out", 0 0, L_0x5d2d2a8a1b00;  alias, 1 drivers
S_0x5d2d2a63bd60 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a639cd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8a22d0 .functor AND 1, L_0x5d2d2a8a2220, L_0x5d2d2a8a2190, C4<1>, C4<1>;
L_0x5d2d2a8a23f0 .functor NOT 1, L_0x5d2d2a8a22d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a63bf90_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8a22d0;  1 drivers
v0x5d2d2a63c070_0 .net "a", 0 0, L_0x5d2d2a8a2220;  alias, 1 drivers
v0x5d2d2a63c130_0 .net "b", 0 0, L_0x5d2d2a8a2190;  alias, 1 drivers
v0x5d2d2a63c220_0 .net "out", 0 0, L_0x5d2d2a8a23f0;  alias, 1 drivers
S_0x5d2d2a63c340 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a639cd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8a2480 .functor AND 1, L_0x5d2d2a8a2b00, L_0x5d2d2a8a2190, C4<1>, C4<1>;
L_0x5d2d2a8a25a0 .functor NOT 1, L_0x5d2d2a8a2480, C4<0>, C4<0>, C4<0>;
v0x5d2d2a63c570_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8a2480;  1 drivers
v0x5d2d2a63c670_0 .net "a", 0 0, L_0x5d2d2a8a2b00;  alias, 1 drivers
v0x5d2d2a63c730_0 .net "b", 0 0, L_0x5d2d2a8a2190;  alias, 1 drivers
v0x5d2d2a63c7d0_0 .net "out", 0 0, L_0x5d2d2a8a25a0;  alias, 1 drivers
S_0x5d2d2a63c8f0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a639cd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8a1b90 .functor NOT 1, L_0x5d2d2a8a1b00, C4<0>, C4<0>, C4<0>;
v0x5d2d2a63cb60_0 .net "a", 0 0, L_0x5d2d2a8a1b00;  alias, 1 drivers
v0x5d2d2a63cc20_0 .net "out", 0 0, L_0x5d2d2a8a1b90;  alias, 1 drivers
S_0x5d2d2a63cd20 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a639cd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8a1cd0 .functor NOT 1, L_0x5d2d2a8a29d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a63cf40_0 .net "a", 0 0, L_0x5d2d2a8a29d0;  alias, 1 drivers
v0x5d2d2a63d020_0 .net "out", 0 0, L_0x5d2d2a8a1cd0;  alias, 1 drivers
S_0x5d2d2a63d170 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a639cd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8a2220 .functor NOT 1, L_0x5d2d2a8a2b00, C4<0>, C4<0>, C4<0>;
v0x5d2d2a63d390_0 .net "a", 0 0, L_0x5d2d2a8a2b00;  alias, 1 drivers
v0x5d2d2a63d450_0 .net "out", 0 0, L_0x5d2d2a8a2220;  alias, 1 drivers
S_0x5d2d2a63d510 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a639cd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8a2630 .functor NOT 1, L_0x5d2d2a8a25a0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a63d730_0 .net "a", 0 0, L_0x5d2d2a8a25a0;  alias, 1 drivers
v0x5d2d2a63d820_0 .net "out", 0 0, L_0x5d2d2a8a2630;  alias, 1 drivers
S_0x5d2d2a63e390 .scope generate, "rcpa2Loop[5]" "rcpa2Loop[5]" 4 16, 4 16 0, S_0x5d2d2a626f10;
 .timescale -9 -12;
P_0x5d2d2a63e590 .param/l "i" 0 4 16, +C4<0101>;
S_0x5d2d2a63e670 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a63e390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a6422f0_0 .net "Y", 0 0, L_0x5d2d2a8a0fd0;  1 drivers
v0x5d2d2a642420_0 .net "a", 0 0, L_0x5d2d2a8a1600;  1 drivers
v0x5d2d2a6424e0_0 .net "b", 0 0, L_0x5d2d2a8a16a0;  1 drivers
v0x5d2d2a6425b0_0 .net "cIn", 0 0, L_0x5d2d2a8a17a0;  1 drivers
v0x5d2d2a642680_0 .net "cOut", 0 0, L_0x5d2d2a8a1470;  1 drivers
v0x5d2d2a642720_0 .net "fIn", 0 0, L_0x5d2d2a8a1840;  1 drivers
v0x5d2d2a642810_0 .net "fOut", 0 0, L_0x5d2d2a8a09d0;  1 drivers
v0x5d2d2a6428b0_0 .net "notCIn", 0 0, L_0x5d2d2a8a0b10;  1 drivers
v0x5d2d2a642950_0 .net "notCOut", 0 0, L_0x5d2d2a8a13e0;  1 drivers
v0x5d2d2a642a80_0 .net "notFIn", 0 0, L_0x5d2d2a8a1060;  1 drivers
v0x5d2d2a642b70_0 .net "notFOut", 0 0, L_0x5d2d2a8a0960;  1 drivers
v0x5d2d2a642c60_0 .net "s", 0 0, L_0x5d2d2a8a1230;  1 drivers
S_0x5d2d2a63e900 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a63e670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a63fb90_0 .net "a", 0 0, L_0x5d2d2a8a1600;  alias, 1 drivers
v0x5d2d2a63fc60_0 .net "b", 0 0, L_0x5d2d2a8a16a0;  alias, 1 drivers
v0x5d2d2a63fd30_0 .net "c", 0 0, L_0x5d2d2a8a0b10;  alias, 1 drivers
v0x5d2d2a63fe30_0 .net "node1", 0 0, L_0x5d2d2a8a0ce0;  1 drivers
v0x5d2d2a63ff20_0 .net "node2", 0 0, L_0x5d2d2a8a0d70;  1 drivers
v0x5d2d2a640060_0 .net "out", 0 0, L_0x5d2d2a8a0fd0;  alias, 1 drivers
S_0x5d2d2a63eb70 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a63e900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8a0eb0 .functor AND 1, L_0x5d2d2a8a0d70, L_0x5d2d2a8a0b10, C4<1>, C4<1>;
L_0x5d2d2a8a0fd0 .functor NOT 1, L_0x5d2d2a8a0eb0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a63ede0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8a0eb0;  1 drivers
v0x5d2d2a63eee0_0 .net "a", 0 0, L_0x5d2d2a8a0d70;  alias, 1 drivers
v0x5d2d2a63efa0_0 .net "b", 0 0, L_0x5d2d2a8a0b10;  alias, 1 drivers
v0x5d2d2a63f040_0 .net "out", 0 0, L_0x5d2d2a8a0fd0;  alias, 1 drivers
S_0x5d2d2a63f180 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a63e900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8a0c50 .functor OR 1, L_0x5d2d2a8a1600, L_0x5d2d2a8a16a0, C4<0>, C4<0>;
L_0x5d2d2a8a0ce0 .functor NOT 1, L_0x5d2d2a8a0c50, C4<0>, C4<0>, C4<0>;
v0x5d2d2a63f3b0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8a0c50;  1 drivers
v0x5d2d2a63f4b0_0 .net "a", 0 0, L_0x5d2d2a8a1600;  alias, 1 drivers
v0x5d2d2a63f570_0 .net "b", 0 0, L_0x5d2d2a8a16a0;  alias, 1 drivers
v0x5d2d2a63f640_0 .net "out", 0 0, L_0x5d2d2a8a0ce0;  alias, 1 drivers
S_0x5d2d2a63f780 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a63e900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8a0d70 .functor NOT 1, L_0x5d2d2a8a0ce0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a63f9d0_0 .net "a", 0 0, L_0x5d2d2a8a0ce0;  alias, 1 drivers
v0x5d2d2a63faa0_0 .net "out", 0 0, L_0x5d2d2a8a0d70;  alias, 1 drivers
S_0x5d2d2a640100 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a63e670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8a07d0 .functor AND 1, L_0x5d2d2a8a1600, L_0x5d2d2a8a16a0, C4<1>, C4<1>;
L_0x5d2d2a8a0960 .functor NOT 1, L_0x5d2d2a8a07d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a640330_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8a07d0;  1 drivers
v0x5d2d2a640430_0 .net "a", 0 0, L_0x5d2d2a8a1600;  alias, 1 drivers
v0x5d2d2a640540_0 .net "b", 0 0, L_0x5d2d2a8a16a0;  alias, 1 drivers
v0x5d2d2a640630_0 .net "out", 0 0, L_0x5d2d2a8a0960;  alias, 1 drivers
S_0x5d2d2a640730 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a63e670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8a1110 .functor AND 1, L_0x5d2d2a8a1060, L_0x5d2d2a8a0fd0, C4<1>, C4<1>;
L_0x5d2d2a8a1230 .functor NOT 1, L_0x5d2d2a8a1110, C4<0>, C4<0>, C4<0>;
v0x5d2d2a640960_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8a1110;  1 drivers
v0x5d2d2a640a40_0 .net "a", 0 0, L_0x5d2d2a8a1060;  alias, 1 drivers
v0x5d2d2a640b00_0 .net "b", 0 0, L_0x5d2d2a8a0fd0;  alias, 1 drivers
v0x5d2d2a640bf0_0 .net "out", 0 0, L_0x5d2d2a8a1230;  alias, 1 drivers
S_0x5d2d2a640d10 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a63e670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8a12c0 .functor AND 1, L_0x5d2d2a8a1840, L_0x5d2d2a8a0fd0, C4<1>, C4<1>;
L_0x5d2d2a8a13e0 .functor NOT 1, L_0x5d2d2a8a12c0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a640f40_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8a12c0;  1 drivers
v0x5d2d2a641040_0 .net "a", 0 0, L_0x5d2d2a8a1840;  alias, 1 drivers
v0x5d2d2a641100_0 .net "b", 0 0, L_0x5d2d2a8a0fd0;  alias, 1 drivers
v0x5d2d2a6411a0_0 .net "out", 0 0, L_0x5d2d2a8a13e0;  alias, 1 drivers
S_0x5d2d2a6412c0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a63e670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8a09d0 .functor NOT 1, L_0x5d2d2a8a0960, C4<0>, C4<0>, C4<0>;
v0x5d2d2a641530_0 .net "a", 0 0, L_0x5d2d2a8a0960;  alias, 1 drivers
v0x5d2d2a6415f0_0 .net "out", 0 0, L_0x5d2d2a8a09d0;  alias, 1 drivers
S_0x5d2d2a6416f0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a63e670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8a0b10 .functor NOT 1, L_0x5d2d2a8a17a0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a641910_0 .net "a", 0 0, L_0x5d2d2a8a17a0;  alias, 1 drivers
v0x5d2d2a6419f0_0 .net "out", 0 0, L_0x5d2d2a8a0b10;  alias, 1 drivers
S_0x5d2d2a641b40 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a63e670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8a1060 .functor NOT 1, L_0x5d2d2a8a1840, C4<0>, C4<0>, C4<0>;
v0x5d2d2a641d60_0 .net "a", 0 0, L_0x5d2d2a8a1840;  alias, 1 drivers
v0x5d2d2a641e20_0 .net "out", 0 0, L_0x5d2d2a8a1060;  alias, 1 drivers
S_0x5d2d2a641ee0 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a63e670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8a1470 .functor NOT 1, L_0x5d2d2a8a13e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a642100_0 .net "a", 0 0, L_0x5d2d2a8a13e0;  alias, 1 drivers
v0x5d2d2a6421f0_0 .net "out", 0 0, L_0x5d2d2a8a1470;  alias, 1 drivers
S_0x5d2d2a642d60 .scope generate, "rcpa2Loop[6]" "rcpa2Loop[6]" 4 16, 4 16 0, S_0x5d2d2a626f10;
 .timescale -9 -12;
P_0x5d2d2a642f60 .param/l "i" 0 4 16, +C4<0110>;
S_0x5d2d2a643040 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a642d60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a646cc0_0 .net "Y", 0 0, L_0x5d2d2a89ff50;  1 drivers
v0x5d2d2a646df0_0 .net "a", 0 0, L_0x5d2d2a8a0410;  1 drivers
v0x5d2d2a646eb0_0 .net "b", 0 0, L_0x5d2d2a8a04b0;  1 drivers
v0x5d2d2a646f80_0 .net "cIn", 0 0, L_0x5d2d2a8a05a0;  1 drivers
v0x5d2d2a647050_0 .net "cOut", 0 0, L_0x5d2d2a8a0310;  1 drivers
v0x5d2d2a6470f0_0 .net "fIn", 0 0, L_0x5d2d2a8a0690;  1 drivers
v0x5d2d2a6471e0_0 .net "fOut", 0 0, L_0x5d2d2a89fa70;  1 drivers
v0x5d2d2a647280_0 .net "notCIn", 0 0, L_0x5d2d2a89fb70;  1 drivers
v0x5d2d2a647320_0 .net "notCOut", 0 0, L_0x5d2d2a8a02a0;  1 drivers
v0x5d2d2a647450_0 .net "notFIn", 0 0, L_0x5d2d2a89ffc0;  1 drivers
v0x5d2d2a647540_0 .net "notFOut", 0 0, L_0x5d2d2a89fa00;  1 drivers
v0x5d2d2a647630_0 .net "s", 0 0, L_0x5d2d2a8a0130;  1 drivers
S_0x5d2d2a6432d0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a643040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a644560_0 .net "a", 0 0, L_0x5d2d2a8a0410;  alias, 1 drivers
v0x5d2d2a644630_0 .net "b", 0 0, L_0x5d2d2a8a04b0;  alias, 1 drivers
v0x5d2d2a644700_0 .net "c", 0 0, L_0x5d2d2a89fb70;  alias, 1 drivers
v0x5d2d2a644800_0 .net "node1", 0 0, L_0x5d2d2a89fce0;  1 drivers
v0x5d2d2a6448f0_0 .net "node2", 0 0, L_0x5d2d2a89fd50;  1 drivers
v0x5d2d2a644a30_0 .net "out", 0 0, L_0x5d2d2a89ff50;  alias, 1 drivers
S_0x5d2d2a643540 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a6432d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a89fe50 .functor AND 1, L_0x5d2d2a89fd50, L_0x5d2d2a89fb70, C4<1>, C4<1>;
L_0x5d2d2a89ff50 .functor NOT 1, L_0x5d2d2a89fe50, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6437b0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a89fe50;  1 drivers
v0x5d2d2a6438b0_0 .net "a", 0 0, L_0x5d2d2a89fd50;  alias, 1 drivers
v0x5d2d2a643970_0 .net "b", 0 0, L_0x5d2d2a89fb70;  alias, 1 drivers
v0x5d2d2a643a10_0 .net "out", 0 0, L_0x5d2d2a89ff50;  alias, 1 drivers
S_0x5d2d2a643b50 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a6432d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a89fc70 .functor OR 1, L_0x5d2d2a8a0410, L_0x5d2d2a8a04b0, C4<0>, C4<0>;
L_0x5d2d2a89fce0 .functor NOT 1, L_0x5d2d2a89fc70, C4<0>, C4<0>, C4<0>;
v0x5d2d2a643d80_0 .net *"_ivl_0", 0 0, L_0x5d2d2a89fc70;  1 drivers
v0x5d2d2a643e80_0 .net "a", 0 0, L_0x5d2d2a8a0410;  alias, 1 drivers
v0x5d2d2a643f40_0 .net "b", 0 0, L_0x5d2d2a8a04b0;  alias, 1 drivers
v0x5d2d2a644010_0 .net "out", 0 0, L_0x5d2d2a89fce0;  alias, 1 drivers
S_0x5d2d2a644150 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a6432d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a89fd50 .functor NOT 1, L_0x5d2d2a89fce0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6443a0_0 .net "a", 0 0, L_0x5d2d2a89fce0;  alias, 1 drivers
v0x5d2d2a644470_0 .net "out", 0 0, L_0x5d2d2a89fd50;  alias, 1 drivers
S_0x5d2d2a644ad0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a643040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a89f870 .functor AND 1, L_0x5d2d2a8a0410, L_0x5d2d2a8a04b0, C4<1>, C4<1>;
L_0x5d2d2a89fa00 .functor NOT 1, L_0x5d2d2a89f870, C4<0>, C4<0>, C4<0>;
v0x5d2d2a644d00_0 .net *"_ivl_0", 0 0, L_0x5d2d2a89f870;  1 drivers
v0x5d2d2a644e00_0 .net "a", 0 0, L_0x5d2d2a8a0410;  alias, 1 drivers
v0x5d2d2a644f10_0 .net "b", 0 0, L_0x5d2d2a8a04b0;  alias, 1 drivers
v0x5d2d2a645000_0 .net "out", 0 0, L_0x5d2d2a89fa00;  alias, 1 drivers
S_0x5d2d2a645100 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a643040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8a0030 .functor AND 1, L_0x5d2d2a89ffc0, L_0x5d2d2a89ff50, C4<1>, C4<1>;
L_0x5d2d2a8a0130 .functor NOT 1, L_0x5d2d2a8a0030, C4<0>, C4<0>, C4<0>;
v0x5d2d2a645330_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8a0030;  1 drivers
v0x5d2d2a645410_0 .net "a", 0 0, L_0x5d2d2a89ffc0;  alias, 1 drivers
v0x5d2d2a6454d0_0 .net "b", 0 0, L_0x5d2d2a89ff50;  alias, 1 drivers
v0x5d2d2a6455c0_0 .net "out", 0 0, L_0x5d2d2a8a0130;  alias, 1 drivers
S_0x5d2d2a6456e0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a643040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8a01a0 .functor AND 1, L_0x5d2d2a8a0690, L_0x5d2d2a89ff50, C4<1>, C4<1>;
L_0x5d2d2a8a02a0 .functor NOT 1, L_0x5d2d2a8a01a0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a645910_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8a01a0;  1 drivers
v0x5d2d2a645a10_0 .net "a", 0 0, L_0x5d2d2a8a0690;  alias, 1 drivers
v0x5d2d2a645ad0_0 .net "b", 0 0, L_0x5d2d2a89ff50;  alias, 1 drivers
v0x5d2d2a645b70_0 .net "out", 0 0, L_0x5d2d2a8a02a0;  alias, 1 drivers
S_0x5d2d2a645c90 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a643040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a89fa70 .functor NOT 1, L_0x5d2d2a89fa00, C4<0>, C4<0>, C4<0>;
v0x5d2d2a645f00_0 .net "a", 0 0, L_0x5d2d2a89fa00;  alias, 1 drivers
v0x5d2d2a645fc0_0 .net "out", 0 0, L_0x5d2d2a89fa70;  alias, 1 drivers
S_0x5d2d2a6460c0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a643040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a89fb70 .functor NOT 1, L_0x5d2d2a8a05a0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6462e0_0 .net "a", 0 0, L_0x5d2d2a8a05a0;  alias, 1 drivers
v0x5d2d2a6463c0_0 .net "out", 0 0, L_0x5d2d2a89fb70;  alias, 1 drivers
S_0x5d2d2a646510 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a643040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a89ffc0 .functor NOT 1, L_0x5d2d2a8a0690, C4<0>, C4<0>, C4<0>;
v0x5d2d2a646730_0 .net "a", 0 0, L_0x5d2d2a8a0690;  alias, 1 drivers
v0x5d2d2a6467f0_0 .net "out", 0 0, L_0x5d2d2a89ffc0;  alias, 1 drivers
S_0x5d2d2a6468b0 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a643040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8a0310 .functor NOT 1, L_0x5d2d2a8a02a0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a646ad0_0 .net "a", 0 0, L_0x5d2d2a8a02a0;  alias, 1 drivers
v0x5d2d2a646bc0_0 .net "out", 0 0, L_0x5d2d2a8a0310;  alias, 1 drivers
S_0x5d2d2a647730 .scope generate, "rcpa2Loop[7]" "rcpa2Loop[7]" 4 16, 4 16 0, S_0x5d2d2a626f10;
 .timescale -9 -12;
P_0x5d2d2a647930 .param/l "i" 0 4 16, +C4<0111>;
S_0x5d2d2a647a10 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a647730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a64b690_0 .net "Y", 0 0, L_0x5d2d2a89f0e0;  1 drivers
v0x5d2d2a64b7c0_0 .net "a", 0 0, L_0x5d2d2a89f5f0;  1 drivers
v0x5d2d2a64b880_0 .net "b", 0 0, L_0x5d2d2a89f690;  1 drivers
v0x5d2d2a64b950_0 .net "cIn", 0 0, L_0x5d2d2a89f730;  1 drivers
v0x5d2d2a64ba20_0 .net "cOut", 0 0, L_0x5d2d2a89f4a0;  1 drivers
v0x5d2d2a64bac0_0 .net "fIn", 0 0, L_0x5d2d2a89f7d0;  1 drivers
v0x5d2d2a64bbb0_0 .net "fOut", 0 0, L_0x5d2d2a89ed20;  1 drivers
v0x5d2d2a64bc50_0 .net "notCIn", 0 0, L_0x5d2d2a89ed90;  1 drivers
v0x5d2d2a64bcf0_0 .net "notCOut", 0 0, L_0x5d2d2a89f430;  1 drivers
v0x5d2d2a64be20_0 .net "notFIn", 0 0, L_0x5d2d2a89f150;  1 drivers
v0x5d2d2a64bf10_0 .net "notFOut", 0 0, L_0x5d2d2a89ecb0;  1 drivers
v0x5d2d2a64c000_0 .net "s", 0 0, L_0x5d2d2a89f2c0;  1 drivers
S_0x5d2d2a647ca0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a647a10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a648f30_0 .net "a", 0 0, L_0x5d2d2a89f5f0;  alias, 1 drivers
v0x5d2d2a649000_0 .net "b", 0 0, L_0x5d2d2a89f690;  alias, 1 drivers
v0x5d2d2a6490d0_0 .net "c", 0 0, L_0x5d2d2a89ed90;  alias, 1 drivers
v0x5d2d2a6491d0_0 .net "node1", 0 0, L_0x5d2d2a89ee70;  1 drivers
v0x5d2d2a6492c0_0 .net "node2", 0 0, L_0x5d2d2a89eee0;  1 drivers
v0x5d2d2a649400_0 .net "out", 0 0, L_0x5d2d2a89f0e0;  alias, 1 drivers
S_0x5d2d2a647f10 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a647ca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a89efe0 .functor AND 1, L_0x5d2d2a89eee0, L_0x5d2d2a89ed90, C4<1>, C4<1>;
L_0x5d2d2a89f0e0 .functor NOT 1, L_0x5d2d2a89efe0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a648180_0 .net *"_ivl_0", 0 0, L_0x5d2d2a89efe0;  1 drivers
v0x5d2d2a648280_0 .net "a", 0 0, L_0x5d2d2a89eee0;  alias, 1 drivers
v0x5d2d2a648340_0 .net "b", 0 0, L_0x5d2d2a89ed90;  alias, 1 drivers
v0x5d2d2a6483e0_0 .net "out", 0 0, L_0x5d2d2a89f0e0;  alias, 1 drivers
S_0x5d2d2a648520 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a647ca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a89ee00 .functor OR 1, L_0x5d2d2a89f5f0, L_0x5d2d2a89f690, C4<0>, C4<0>;
L_0x5d2d2a89ee70 .functor NOT 1, L_0x5d2d2a89ee00, C4<0>, C4<0>, C4<0>;
v0x5d2d2a648750_0 .net *"_ivl_0", 0 0, L_0x5d2d2a89ee00;  1 drivers
v0x5d2d2a648850_0 .net "a", 0 0, L_0x5d2d2a89f5f0;  alias, 1 drivers
v0x5d2d2a648910_0 .net "b", 0 0, L_0x5d2d2a89f690;  alias, 1 drivers
v0x5d2d2a6489e0_0 .net "out", 0 0, L_0x5d2d2a89ee70;  alias, 1 drivers
S_0x5d2d2a648b20 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a647ca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a89eee0 .functor NOT 1, L_0x5d2d2a89ee70, C4<0>, C4<0>, C4<0>;
v0x5d2d2a648d70_0 .net "a", 0 0, L_0x5d2d2a89ee70;  alias, 1 drivers
v0x5d2d2a648e40_0 .net "out", 0 0, L_0x5d2d2a89eee0;  alias, 1 drivers
S_0x5d2d2a6494a0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a647a10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a89ec40 .functor AND 1, L_0x5d2d2a89f5f0, L_0x5d2d2a89f690, C4<1>, C4<1>;
L_0x5d2d2a89ecb0 .functor NOT 1, L_0x5d2d2a89ec40, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6496d0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a89ec40;  1 drivers
v0x5d2d2a6497d0_0 .net "a", 0 0, L_0x5d2d2a89f5f0;  alias, 1 drivers
v0x5d2d2a6498e0_0 .net "b", 0 0, L_0x5d2d2a89f690;  alias, 1 drivers
v0x5d2d2a6499d0_0 .net "out", 0 0, L_0x5d2d2a89ecb0;  alias, 1 drivers
S_0x5d2d2a649ad0 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a647a10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a89f1c0 .functor AND 1, L_0x5d2d2a89f150, L_0x5d2d2a89f0e0, C4<1>, C4<1>;
L_0x5d2d2a89f2c0 .functor NOT 1, L_0x5d2d2a89f1c0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a649d00_0 .net *"_ivl_0", 0 0, L_0x5d2d2a89f1c0;  1 drivers
v0x5d2d2a649de0_0 .net "a", 0 0, L_0x5d2d2a89f150;  alias, 1 drivers
v0x5d2d2a649ea0_0 .net "b", 0 0, L_0x5d2d2a89f0e0;  alias, 1 drivers
v0x5d2d2a649f90_0 .net "out", 0 0, L_0x5d2d2a89f2c0;  alias, 1 drivers
S_0x5d2d2a64a0b0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a647a10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a89f330 .functor AND 1, L_0x5d2d2a89f7d0, L_0x5d2d2a89f0e0, C4<1>, C4<1>;
L_0x5d2d2a89f430 .functor NOT 1, L_0x5d2d2a89f330, C4<0>, C4<0>, C4<0>;
v0x5d2d2a64a2e0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a89f330;  1 drivers
v0x5d2d2a64a3e0_0 .net "a", 0 0, L_0x5d2d2a89f7d0;  alias, 1 drivers
v0x5d2d2a64a4a0_0 .net "b", 0 0, L_0x5d2d2a89f0e0;  alias, 1 drivers
v0x5d2d2a64a540_0 .net "out", 0 0, L_0x5d2d2a89f430;  alias, 1 drivers
S_0x5d2d2a64a660 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a647a10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a89ed20 .functor NOT 1, L_0x5d2d2a89ecb0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a64a8d0_0 .net "a", 0 0, L_0x5d2d2a89ecb0;  alias, 1 drivers
v0x5d2d2a64a990_0 .net "out", 0 0, L_0x5d2d2a89ed20;  alias, 1 drivers
S_0x5d2d2a64aa90 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a647a10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a89ed90 .functor NOT 1, L_0x5d2d2a89f730, C4<0>, C4<0>, C4<0>;
v0x5d2d2a64acb0_0 .net "a", 0 0, L_0x5d2d2a89f730;  alias, 1 drivers
v0x5d2d2a64ad90_0 .net "out", 0 0, L_0x5d2d2a89ed90;  alias, 1 drivers
S_0x5d2d2a64aee0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a647a10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a89f150 .functor NOT 1, L_0x5d2d2a89f7d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a64b100_0 .net "a", 0 0, L_0x5d2d2a89f7d0;  alias, 1 drivers
v0x5d2d2a64b1c0_0 .net "out", 0 0, L_0x5d2d2a89f150;  alias, 1 drivers
S_0x5d2d2a64b280 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a647a10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a89f4a0 .functor NOT 1, L_0x5d2d2a89f430, C4<0>, C4<0>, C4<0>;
v0x5d2d2a64b4a0_0 .net "a", 0 0, L_0x5d2d2a89f430;  alias, 1 drivers
v0x5d2d2a64b590_0 .net "out", 0 0, L_0x5d2d2a89f4a0;  alias, 1 drivers
S_0x5d2d2a64c8b0 .scope module, "nBitRippleCarryAdderInst" "nBitRippleCarryAdder" 3 23, 8 3 0, S_0x5d2d2a626870;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 8 "A";
    .port_info 3 /INPUT 8 "B";
    .port_info 4 /INPUT 1 "cin";
P_0x5d2d2a64ca90 .param/l "N" 0 8 3, +C4<00000000000000000000000000001000>;
L_0x5d2d2a8a9fb0 .functor BUFZ 8, L_0x5d2d2a8a97f0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5d2d2a652dc0_0 .net "A", 7 0, L_0x5d2d2a8aa330;  1 drivers
v0x5d2d2a652ec0_0 .net "B", 7 0, L_0x5d2d2a8aa420;  1 drivers
v0x5d2d2a652fa0_0 .net "carryMiddle", 7 0, L_0x5d2d2a8a90c0;  1 drivers
v0x5d2d2a653060_0 .net "cin", 0 0, L_0x5d2d2a8a75c0;  alias, 1 drivers
v0x5d2d2a653150_0 .net "cout", 0 0, L_0x5d2d2a8aa070;  alias, 1 drivers
v0x5d2d2a653260_0 .net "sum", 7 0, L_0x5d2d2a8a9fb0;  1 drivers
v0x5d2d2a653340_0 .net "sum11", 7 0, L_0x5d2d2a8a97f0;  1 drivers
L_0x5d2d2a8a7b00 .part L_0x5d2d2a8aa330, 0, 1;
L_0x5d2d2a8a7ba0 .part L_0x5d2d2a8aa420, 0, 1;
L_0x5d2d2a8a7d20 .part L_0x5d2d2a8aa330, 1, 1;
L_0x5d2d2a8a7e10 .part L_0x5d2d2a8aa420, 1, 1;
L_0x5d2d2a8a7f00 .part L_0x5d2d2a8a90c0, 0, 1;
L_0x5d2d2a8a8170 .part L_0x5d2d2a8aa330, 2, 1;
L_0x5d2d2a8a8210 .part L_0x5d2d2a8aa420, 2, 1;
L_0x5d2d2a8a82b0 .part L_0x5d2d2a8a90c0, 1, 1;
L_0x5d2d2a8a85c0 .part L_0x5d2d2a8aa330, 3, 1;
L_0x5d2d2a8a8660 .part L_0x5d2d2a8aa420, 3, 1;
L_0x5d2d2a8a8700 .part L_0x5d2d2a8a90c0, 2, 1;
L_0x5d2d2a8a8880 .part L_0x5d2d2a8aa330, 4, 1;
L_0x5d2d2a8a8990 .part L_0x5d2d2a8aa420, 4, 1;
L_0x5d2d2a8a8a30 .part L_0x5d2d2a8a90c0, 3, 1;
L_0x5d2d2a8a8be0 .part L_0x5d2d2a8aa330, 5, 1;
L_0x5d2d2a8a8c80 .part L_0x5d2d2a8aa420, 5, 1;
L_0x5d2d2a8a8db0 .part L_0x5d2d2a8a90c0, 4, 1;
L_0x5d2d2a8a9020 .part L_0x5d2d2a8aa330, 6, 1;
L_0x5d2d2a8a9160 .part L_0x5d2d2a8aa420, 6, 1;
L_0x5d2d2a8a9200 .part L_0x5d2d2a8a90c0, 5, 1;
LS_0x5d2d2a8a90c0_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a8a7a90, L_0x5d2d2a8a7cb0, L_0x5d2d2a8a8010, L_0x5d2d2a8a8460;
LS_0x5d2d2a8a90c0_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a8a8810, L_0x5d2d2a8a8ad0, L_0x5d2d2a8a8ec0, L_0x5d2d2a8a93c0;
L_0x5d2d2a8a90c0 .concat8 [ 4 4 0 0], LS_0x5d2d2a8a90c0_0_0, LS_0x5d2d2a8a90c0_0_4;
LS_0x5d2d2a8a97f0_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a8a7660, L_0x5d2d2a8a7c40, L_0x5d2d2a8a7fa0, L_0x5d2d2a8a83f0;
LS_0x5d2d2a8a97f0_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a8a87a0, L_0x5d2d2a8a8920, L_0x5d2d2a8a8e50, L_0x5d2d2a8a9350;
L_0x5d2d2a8a97f0 .concat8 [ 4 4 0 0], LS_0x5d2d2a8a97f0_0_0, LS_0x5d2d2a8a97f0_0_4;
L_0x5d2d2a8a92a0 .part L_0x5d2d2a8aa330, 7, 1;
L_0x5d2d2a8a9c20 .part L_0x5d2d2a8aa420, 7, 1;
L_0x5d2d2a8a9b60 .part L_0x5d2d2a8a90c0, 6, 1;
L_0x5d2d2a8aa070 .part L_0x5d2d2a8a90c0, 7, 1;
S_0x5d2d2a64cc70 .scope generate, "genAdder[0]" "genAdder[0]" 8 9, 8 9 0, S_0x5d2d2a64c8b0;
 .timescale -9 -12;
P_0x5d2d2a64ce70 .param/l "i" 0 8 9, +C4<00>;
S_0x5d2d2a64cf50 .scope generate, "genblk2" "genblk2" 8 10, 8 10 0, S_0x5d2d2a64cc70;
 .timescale -9 -12;
S_0x5d2d2a64d130 .scope module, "f" "FA" 8 11, 9 33 0, S_0x5d2d2a64cf50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a8a7660 .udp UDP_sumOut, L_0x5d2d2a8a7b00, L_0x5d2d2a8a7ba0, L_0x5d2d2a8a75c0;
L_0x5d2d2a8a7a90 .udp UDP_carryOut, L_0x5d2d2a8a7b00, L_0x5d2d2a8a7ba0, L_0x5d2d2a8a75c0;
v0x5d2d2a64d3e0_0 .net "A", 0 0, L_0x5d2d2a8a7b00;  1 drivers
v0x5d2d2a64d4c0_0 .net "B", 0 0, L_0x5d2d2a8a7ba0;  1 drivers
v0x5d2d2a64d580_0 .net "Cin", 0 0, L_0x5d2d2a8a75c0;  alias, 1 drivers
v0x5d2d2a64d680_0 .net "Cout", 0 0, L_0x5d2d2a8a7a90;  1 drivers
v0x5d2d2a64d720_0 .net "sum", 0 0, L_0x5d2d2a8a7660;  1 drivers
S_0x5d2d2a64d8b0 .scope generate, "genAdder[1]" "genAdder[1]" 8 9, 8 9 0, S_0x5d2d2a64c8b0;
 .timescale -9 -12;
P_0x5d2d2a64dad0 .param/l "i" 0 8 9, +C4<01>;
S_0x5d2d2a64db90 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a64d8b0;
 .timescale -9 -12;
S_0x5d2d2a64dd70 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a64db90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a8a7c40 .udp UDP_sumOut, L_0x5d2d2a8a7d20, L_0x5d2d2a8a7e10, L_0x5d2d2a8a7f00;
L_0x5d2d2a8a7cb0 .udp UDP_carryOut, L_0x5d2d2a8a7d20, L_0x5d2d2a8a7e10, L_0x5d2d2a8a7f00;
v0x5d2d2a64dff0_0 .net "A", 0 0, L_0x5d2d2a8a7d20;  1 drivers
v0x5d2d2a64e0d0_0 .net "B", 0 0, L_0x5d2d2a8a7e10;  1 drivers
v0x5d2d2a64e190_0 .net "Cin", 0 0, L_0x5d2d2a8a7f00;  1 drivers
v0x5d2d2a64e260_0 .net "Cout", 0 0, L_0x5d2d2a8a7cb0;  1 drivers
v0x5d2d2a64e320_0 .net "sum", 0 0, L_0x5d2d2a8a7c40;  1 drivers
S_0x5d2d2a64e4d0 .scope generate, "genAdder[2]" "genAdder[2]" 8 9, 8 9 0, S_0x5d2d2a64c8b0;
 .timescale -9 -12;
P_0x5d2d2a64e6d0 .param/l "i" 0 8 9, +C4<010>;
S_0x5d2d2a64e790 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a64e4d0;
 .timescale -9 -12;
S_0x5d2d2a64e970 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a64e790;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a8a7fa0 .udp UDP_sumOut, L_0x5d2d2a8a8170, L_0x5d2d2a8a8210, L_0x5d2d2a8a82b0;
L_0x5d2d2a8a8010 .udp UDP_carryOut, L_0x5d2d2a8a8170, L_0x5d2d2a8a8210, L_0x5d2d2a8a82b0;
v0x5d2d2a64ec20_0 .net "A", 0 0, L_0x5d2d2a8a8170;  1 drivers
v0x5d2d2a64ed00_0 .net "B", 0 0, L_0x5d2d2a8a8210;  1 drivers
v0x5d2d2a64edc0_0 .net "Cin", 0 0, L_0x5d2d2a8a82b0;  1 drivers
v0x5d2d2a64ee90_0 .net "Cout", 0 0, L_0x5d2d2a8a8010;  1 drivers
v0x5d2d2a64ef50_0 .net "sum", 0 0, L_0x5d2d2a8a7fa0;  1 drivers
S_0x5d2d2a64f100 .scope generate, "genAdder[3]" "genAdder[3]" 8 9, 8 9 0, S_0x5d2d2a64c8b0;
 .timescale -9 -12;
P_0x5d2d2a64f300 .param/l "i" 0 8 9, +C4<011>;
S_0x5d2d2a64f3e0 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a64f100;
 .timescale -9 -12;
S_0x5d2d2a64f5c0 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a64f3e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a8a83f0 .udp UDP_sumOut, L_0x5d2d2a8a85c0, L_0x5d2d2a8a8660, L_0x5d2d2a8a8700;
L_0x5d2d2a8a8460 .udp UDP_carryOut, L_0x5d2d2a8a85c0, L_0x5d2d2a8a8660, L_0x5d2d2a8a8700;
v0x5d2d2a64f840_0 .net "A", 0 0, L_0x5d2d2a8a85c0;  1 drivers
v0x5d2d2a64f920_0 .net "B", 0 0, L_0x5d2d2a8a8660;  1 drivers
v0x5d2d2a64f9e0_0 .net "Cin", 0 0, L_0x5d2d2a8a8700;  1 drivers
v0x5d2d2a64fab0_0 .net "Cout", 0 0, L_0x5d2d2a8a8460;  1 drivers
v0x5d2d2a64fb70_0 .net "sum", 0 0, L_0x5d2d2a8a83f0;  1 drivers
S_0x5d2d2a64fd20 .scope generate, "genAdder[4]" "genAdder[4]" 8 9, 8 9 0, S_0x5d2d2a64c8b0;
 .timescale -9 -12;
P_0x5d2d2a64ff70 .param/l "i" 0 8 9, +C4<0100>;
S_0x5d2d2a650050 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a64fd20;
 .timescale -9 -12;
S_0x5d2d2a650230 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a650050;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a8a87a0 .udp UDP_sumOut, L_0x5d2d2a8a8880, L_0x5d2d2a8a8990, L_0x5d2d2a8a8a30;
L_0x5d2d2a8a8810 .udp UDP_carryOut, L_0x5d2d2a8a8880, L_0x5d2d2a8a8990, L_0x5d2d2a8a8a30;
v0x5d2d2a6504b0_0 .net "A", 0 0, L_0x5d2d2a8a8880;  1 drivers
v0x5d2d2a650590_0 .net "B", 0 0, L_0x5d2d2a8a8990;  1 drivers
v0x5d2d2a650650_0 .net "Cin", 0 0, L_0x5d2d2a8a8a30;  1 drivers
v0x5d2d2a6506f0_0 .net "Cout", 0 0, L_0x5d2d2a8a8810;  1 drivers
v0x5d2d2a6507b0_0 .net "sum", 0 0, L_0x5d2d2a8a87a0;  1 drivers
S_0x5d2d2a650960 .scope generate, "genAdder[5]" "genAdder[5]" 8 9, 8 9 0, S_0x5d2d2a64c8b0;
 .timescale -9 -12;
P_0x5d2d2a650b60 .param/l "i" 0 8 9, +C4<0101>;
S_0x5d2d2a650c40 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a650960;
 .timescale -9 -12;
S_0x5d2d2a650e20 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a650c40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a8a8920 .udp UDP_sumOut, L_0x5d2d2a8a8be0, L_0x5d2d2a8a8c80, L_0x5d2d2a8a8db0;
L_0x5d2d2a8a8ad0 .udp UDP_carryOut, L_0x5d2d2a8a8be0, L_0x5d2d2a8a8c80, L_0x5d2d2a8a8db0;
v0x5d2d2a6510a0_0 .net "A", 0 0, L_0x5d2d2a8a8be0;  1 drivers
v0x5d2d2a651180_0 .net "B", 0 0, L_0x5d2d2a8a8c80;  1 drivers
v0x5d2d2a651240_0 .net "Cin", 0 0, L_0x5d2d2a8a8db0;  1 drivers
v0x5d2d2a651310_0 .net "Cout", 0 0, L_0x5d2d2a8a8ad0;  1 drivers
v0x5d2d2a6513d0_0 .net "sum", 0 0, L_0x5d2d2a8a8920;  1 drivers
S_0x5d2d2a651580 .scope generate, "genAdder[6]" "genAdder[6]" 8 9, 8 9 0, S_0x5d2d2a64c8b0;
 .timescale -9 -12;
P_0x5d2d2a651780 .param/l "i" 0 8 9, +C4<0110>;
S_0x5d2d2a651860 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a651580;
 .timescale -9 -12;
S_0x5d2d2a651a40 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a651860;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a8a8e50 .udp UDP_sumOut, L_0x5d2d2a8a9020, L_0x5d2d2a8a9160, L_0x5d2d2a8a9200;
L_0x5d2d2a8a8ec0 .udp UDP_carryOut, L_0x5d2d2a8a9020, L_0x5d2d2a8a9160, L_0x5d2d2a8a9200;
v0x5d2d2a651cc0_0 .net "A", 0 0, L_0x5d2d2a8a9020;  1 drivers
v0x5d2d2a651da0_0 .net "B", 0 0, L_0x5d2d2a8a9160;  1 drivers
v0x5d2d2a651e60_0 .net "Cin", 0 0, L_0x5d2d2a8a9200;  1 drivers
v0x5d2d2a651f30_0 .net "Cout", 0 0, L_0x5d2d2a8a8ec0;  1 drivers
v0x5d2d2a651ff0_0 .net "sum", 0 0, L_0x5d2d2a8a8e50;  1 drivers
S_0x5d2d2a6521a0 .scope generate, "genAdder[7]" "genAdder[7]" 8 9, 8 9 0, S_0x5d2d2a64c8b0;
 .timescale -9 -12;
P_0x5d2d2a6523a0 .param/l "i" 0 8 9, +C4<0111>;
S_0x5d2d2a652480 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a6521a0;
 .timescale -9 -12;
S_0x5d2d2a652660 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a652480;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a8a9350 .udp UDP_sumOut, L_0x5d2d2a8a92a0, L_0x5d2d2a8a9c20, L_0x5d2d2a8a9b60;
L_0x5d2d2a8a93c0 .udp UDP_carryOut, L_0x5d2d2a8a92a0, L_0x5d2d2a8a9c20, L_0x5d2d2a8a9b60;
v0x5d2d2a6528e0_0 .net "A", 0 0, L_0x5d2d2a8a92a0;  1 drivers
v0x5d2d2a6529c0_0 .net "B", 0 0, L_0x5d2d2a8a9c20;  1 drivers
v0x5d2d2a652a80_0 .net "Cin", 0 0, L_0x5d2d2a8a9b60;  1 drivers
v0x5d2d2a652b50_0 .net "Cout", 0 0, L_0x5d2d2a8a93c0;  1 drivers
v0x5d2d2a652c10_0 .net "sum", 0 0, L_0x5d2d2a8a9350;  1 drivers
S_0x5d2d2a653a30 .scope module, "HybridAdderLayer3_6" "HybridAdder" 2 235, 3 1 0, S_0x5d2d2a3c7af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /OUTPUT 16 "sum";
    .port_info 3 /OUTPUT 1 "cout";
P_0x5d2d2a653c10 .param/l "N1" 0 3 1, +C4<00000000000000000000000000001000>;
P_0x5d2d2a653c50 .param/l "N2" 0 3 1, +C4<00000000000000000000000000001000>;
P_0x5d2d2a653c90 .param/l "addOrSub" 0 3 1, +C4<00000000000000000000000000000001>;
v0x5d2d2a680860_0 .net "A", 15 0, L_0x5d2d2a8b6d10;  1 drivers
v0x5d2d2a680960_0 .net "B", 15 0, L_0x5d2d2a8b73e0;  1 drivers
v0x5d2d2a680a40_0 .net "cout", 0 0, L_0x5d2d2a8b6520;  1 drivers
v0x5d2d2a680ae0_0 .net "fn", 0 0, L_0x5d2d2a8b3a10;  1 drivers
v0x5d2d2a680b80_0 .net "selectedB", 15 0, L_0x5d2d2a8ab050;  1 drivers
v0x5d2d2a680c70_0 .net "sum", 15 0, L_0x5d2d2a8b6280;  alias, 1 drivers
L_0x5d2d2a8b3da0 .part L_0x5d2d2a8b6d10, 0, 8;
L_0x5d2d2a8b3e40 .part L_0x5d2d2a8ab050, 0, 8;
L_0x5d2d2a8b6280 .concat8 [ 8 8 0 0], L_0x5d2d2a8b34a0, L_0x5d2d2a8b6460;
L_0x5d2d2a8b67e0 .part L_0x5d2d2a8b6d10, 8, 8;
L_0x5d2d2a8b68d0 .part L_0x5d2d2a8ab050, 8, 8;
S_0x5d2d2a653ed0 .scope generate, "genblk2" "genblk2" 3 10, 3 10 0, S_0x5d2d2a653a30;
 .timescale -9 -12;
L_0x5d2d2a8aafe0 .functor NOT 16, L_0x5d2d2a8b73e0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5d2d2a6540d0_0 .net *"_ivl_0", 15 0, L_0x5d2d2a8aafe0;  1 drivers
L_0x7347fc2c2ac8 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6541d0_0 .net/2u *"_ivl_2", 15 0, L_0x7347fc2c2ac8;  1 drivers
L_0x5d2d2a8ab050 .arith/sum 16, L_0x5d2d2a8aafe0, L_0x7347fc2c2ac8;
S_0x5d2d2a6542b0 .scope module, "nBitRcpa2Inst" "nBitRcpa2" 3 17, 4 1 0, S_0x5d2d2a653a30;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /OUTPUT 8 "sum";
    .port_info 3 /OUTPUT 1 "fn";
P_0x5d2d2a6544b0 .param/l "N" 0 4 1, +C4<00000000000000000000000000001000>;
v0x5d2d2a6794a0_0 .net "A", 7 0, L_0x5d2d2a8b3da0;  1 drivers
v0x5d2d2a6795a0_0 .net "B", 7 0, L_0x5d2d2a8b3e40;  1 drivers
v0x5d2d2a679680_0 .net "F", 8 0, L_0x5d2d2a8b3bd0;  1 drivers
v0x5d2d2a679740_0 .net *"_ivl_85", 0 0, L_0x5d2d2a8b3b30;  1 drivers
L_0x7347fc2c2b10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d2d2a679820_0 .net/2u *"_ivl_89", 0 0, L_0x7347fc2c2b10;  1 drivers
v0x5d2d2a679950_0 .net "carry", 8 0, L_0x5d2d2a8b3970;  1 drivers
v0x5d2d2a679a30_0 .net "fn", 0 0, L_0x5d2d2a8b3a10;  alias, 1 drivers
v0x5d2d2a679af0_0 .net "sum", 7 0, L_0x5d2d2a8b34a0;  1 drivers
L_0x5d2d2a8abb40 .part L_0x5d2d2a8b3da0, 7, 1;
L_0x5d2d2a8abbe0 .part L_0x5d2d2a8b3e40, 7, 1;
L_0x5d2d2a8abc80 .part L_0x5d2d2a8b3970, 8, 1;
L_0x5d2d2a8abd20 .part L_0x5d2d2a8b3bd0, 7, 1;
L_0x5d2d2a8ac960 .part L_0x5d2d2a8b3da0, 6, 1;
L_0x5d2d2a8aca00 .part L_0x5d2d2a8b3e40, 6, 1;
L_0x5d2d2a8acaf0 .part L_0x5d2d2a8b3970, 7, 1;
L_0x5d2d2a8acbe0 .part L_0x5d2d2a8b3bd0, 6, 1;
L_0x5d2d2a8ada50 .part L_0x5d2d2a8b3da0, 5, 1;
L_0x5d2d2a8adaf0 .part L_0x5d2d2a8b3e40, 5, 1;
L_0x5d2d2a8adbf0 .part L_0x5d2d2a8b3970, 6, 1;
L_0x5d2d2a8adc90 .part L_0x5d2d2a8b3bd0, 5, 1;
L_0x5d2d2a8aebc0 .part L_0x5d2d2a8b3da0, 4, 1;
L_0x5d2d2a8aecf0 .part L_0x5d2d2a8b3e40, 4, 1;
L_0x5d2d2a8aee20 .part L_0x5d2d2a8b3970, 5, 1;
L_0x5d2d2a8aef50 .part L_0x5d2d2a8b3bd0, 4, 1;
L_0x5d2d2a8afec0 .part L_0x5d2d2a8b3da0, 3, 1;
L_0x5d2d2a8aff60 .part L_0x5d2d2a8b3e40, 3, 1;
L_0x5d2d2a8b00a0 .part L_0x5d2d2a8b3970, 4, 1;
L_0x5d2d2a8b0140 .part L_0x5d2d2a8b3bd0, 3, 1;
L_0x5d2d2a8b0000 .part L_0x5d2d2a8b3da0, 2, 1;
L_0x5d2d2a8b1020 .part L_0x5d2d2a8b3e40, 2, 1;
L_0x5d2d2a8b01e0 .part L_0x5d2d2a8b3970, 3, 1;
L_0x5d2d2a8b1180 .part L_0x5d2d2a8b3bd0, 2, 1;
L_0x5d2d2a8b2060 .part L_0x5d2d2a8b3da0, 1, 1;
L_0x5d2d2a8b2100 .part L_0x5d2d2a8b3e40, 1, 1;
L_0x5d2d2a8b1220 .part L_0x5d2d2a8b3970, 2, 1;
L_0x5d2d2a8b2280 .part L_0x5d2d2a8b3bd0, 1, 1;
L_0x5d2d2a8b3140 .part L_0x5d2d2a8b3da0, 0, 1;
L_0x5d2d2a8b32f0 .part L_0x5d2d2a8b3e40, 0, 1;
L_0x5d2d2a8b2320 .part L_0x5d2d2a8b3970, 1, 1;
L_0x5d2d2a8b36b0 .part L_0x5d2d2a8b3bd0, 0, 1;
LS_0x5d2d2a8b34a0_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a8b2dc0, L_0x5d2d2a8b1ce0, L_0x5d2d2a8b0ca0, L_0x5d2d2a8afb40;
LS_0x5d2d2a8b34a0_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a8ae840, L_0x5d2d2a8ad680, L_0x5d2d2a8ac680, L_0x5d2d2a8ab810;
L_0x5d2d2a8b34a0 .concat8 [ 4 4 0 0], LS_0x5d2d2a8b34a0_0_0, LS_0x5d2d2a8b34a0_0_4;
LS_0x5d2d2a8b3970_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a8b3000, L_0x5d2d2a8b1f20, L_0x5d2d2a8b0ee0, L_0x5d2d2a8afd80;
LS_0x5d2d2a8b3970_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a8aea80, L_0x5d2d2a8ad8c0, L_0x5d2d2a8ac860, L_0x5d2d2a8ab9f0;
LS_0x5d2d2a8b3970_0_8 .concat8 [ 1 0 0 0], L_0x5d2d2a8b3b30;
L_0x5d2d2a8b3970 .concat8 [ 4 4 1 0], LS_0x5d2d2a8b3970_0_0, LS_0x5d2d2a8b3970_0_4, LS_0x5d2d2a8b3970_0_8;
L_0x5d2d2a8b3b30 .part L_0x5d2d2a8b3bd0, 8, 1;
LS_0x5d2d2a8b3bd0_0_0 .concat8 [ 1 1 1 1], L_0x7347fc2c2b10, L_0x5d2d2a8b25a0, L_0x5d2d2a8b1480, L_0x5d2d2a8b0440;
LS_0x5d2d2a8b3bd0_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a8af2e0, L_0x5d2d2a8adfe0, L_0x5d2d2a8acf20, L_0x5d2d2a8abfc0;
LS_0x5d2d2a8b3bd0_0_8 .concat8 [ 1 0 0 0], L_0x5d2d2a8ab270;
L_0x5d2d2a8b3bd0 .concat8 [ 4 4 1 0], LS_0x5d2d2a8b3bd0_0_0, LS_0x5d2d2a8b3bd0_0_4, LS_0x5d2d2a8b3bd0_0_8;
L_0x5d2d2a8b3a10 .part L_0x5d2d2a8b3bd0, 8, 1;
S_0x5d2d2a654620 .scope generate, "rcpa2Loop[0]" "rcpa2Loop[0]" 4 16, 4 16 0, S_0x5d2d2a6542b0;
 .timescale -9 -12;
P_0x5d2d2a654820 .param/l "i" 0 4 16, +C4<00>;
S_0x5d2d2a654900 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a654620;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a6585e0_0 .net "Y", 0 0, L_0x5d2d2a8b2b60;  1 drivers
v0x5d2d2a658680_0 .net "a", 0 0, L_0x5d2d2a8b3140;  1 drivers
v0x5d2d2a658740_0 .net "b", 0 0, L_0x5d2d2a8b32f0;  1 drivers
v0x5d2d2a658810_0 .net "cIn", 0 0, L_0x5d2d2a8b2320;  1 drivers
v0x5d2d2a6588e0_0 .net "cOut", 0 0, L_0x5d2d2a8b3000;  1 drivers
v0x5d2d2a658980_0 .net "fIn", 0 0, L_0x5d2d2a8b36b0;  1 drivers
v0x5d2d2a658a70_0 .net "fOut", 0 0, L_0x5d2d2a8b25a0;  1 drivers
v0x5d2d2a658b10_0 .net "notCIn", 0 0, L_0x5d2d2a8b26a0;  1 drivers
v0x5d2d2a658bb0_0 .net "notCOut", 0 0, L_0x5d2d2a8b2f70;  1 drivers
v0x5d2d2a658ce0_0 .net "notFIn", 0 0, L_0x5d2d2a8b2bf0;  1 drivers
v0x5d2d2a658dd0_0 .net "notFOut", 0 0, L_0x5d2d2a8b2530;  1 drivers
v0x5d2d2a658ec0_0 .net "s", 0 0, L_0x5d2d2a8b2dc0;  1 drivers
S_0x5d2d2a654b90 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a654900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a655e80_0 .net "a", 0 0, L_0x5d2d2a8b3140;  alias, 1 drivers
v0x5d2d2a655f50_0 .net "b", 0 0, L_0x5d2d2a8b32f0;  alias, 1 drivers
v0x5d2d2a656020_0 .net "c", 0 0, L_0x5d2d2a8b26a0;  alias, 1 drivers
v0x5d2d2a656120_0 .net "node1", 0 0, L_0x5d2d2a8b2870;  1 drivers
v0x5d2d2a656210_0 .net "node2", 0 0, L_0x5d2d2a8b2900;  1 drivers
v0x5d2d2a656350_0 .net "out", 0 0, L_0x5d2d2a8b2b60;  alias, 1 drivers
S_0x5d2d2a654e30 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a654b90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8b2a40 .functor AND 1, L_0x5d2d2a8b2900, L_0x5d2d2a8b26a0, C4<1>, C4<1>;
L_0x5d2d2a8b2b60 .functor NOT 1, L_0x5d2d2a8b2a40, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6550a0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8b2a40;  1 drivers
v0x5d2d2a6551a0_0 .net "a", 0 0, L_0x5d2d2a8b2900;  alias, 1 drivers
v0x5d2d2a655260_0 .net "b", 0 0, L_0x5d2d2a8b26a0;  alias, 1 drivers
v0x5d2d2a655330_0 .net "out", 0 0, L_0x5d2d2a8b2b60;  alias, 1 drivers
S_0x5d2d2a655470 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a654b90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8b27e0 .functor OR 1, L_0x5d2d2a8b3140, L_0x5d2d2a8b32f0, C4<0>, C4<0>;
L_0x5d2d2a8b2870 .functor NOT 1, L_0x5d2d2a8b27e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6556a0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8b27e0;  1 drivers
v0x5d2d2a6557a0_0 .net "a", 0 0, L_0x5d2d2a8b3140;  alias, 1 drivers
v0x5d2d2a655860_0 .net "b", 0 0, L_0x5d2d2a8b32f0;  alias, 1 drivers
v0x5d2d2a655930_0 .net "out", 0 0, L_0x5d2d2a8b2870;  alias, 1 drivers
S_0x5d2d2a655a70 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a654b90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8b2900 .functor NOT 1, L_0x5d2d2a8b2870, C4<0>, C4<0>, C4<0>;
v0x5d2d2a655cc0_0 .net "a", 0 0, L_0x5d2d2a8b2870;  alias, 1 drivers
v0x5d2d2a655d90_0 .net "out", 0 0, L_0x5d2d2a8b2900;  alias, 1 drivers
S_0x5d2d2a6563f0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a654900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8b21a0 .functor AND 1, L_0x5d2d2a8b3140, L_0x5d2d2a8b32f0, C4<1>, C4<1>;
L_0x5d2d2a8b2530 .functor NOT 1, L_0x5d2d2a8b21a0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a656620_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8b21a0;  1 drivers
v0x5d2d2a656720_0 .net "a", 0 0, L_0x5d2d2a8b3140;  alias, 1 drivers
v0x5d2d2a656830_0 .net "b", 0 0, L_0x5d2d2a8b32f0;  alias, 1 drivers
v0x5d2d2a656920_0 .net "out", 0 0, L_0x5d2d2a8b2530;  alias, 1 drivers
S_0x5d2d2a656a20 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a654900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8b2ca0 .functor AND 1, L_0x5d2d2a8b2bf0, L_0x5d2d2a8b2b60, C4<1>, C4<1>;
L_0x5d2d2a8b2dc0 .functor NOT 1, L_0x5d2d2a8b2ca0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a656c50_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8b2ca0;  1 drivers
v0x5d2d2a656d30_0 .net "a", 0 0, L_0x5d2d2a8b2bf0;  alias, 1 drivers
v0x5d2d2a656df0_0 .net "b", 0 0, L_0x5d2d2a8b2b60;  alias, 1 drivers
v0x5d2d2a656ee0_0 .net "out", 0 0, L_0x5d2d2a8b2dc0;  alias, 1 drivers
S_0x5d2d2a657000 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a654900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8b2e50 .functor AND 1, L_0x5d2d2a8b36b0, L_0x5d2d2a8b2b60, C4<1>, C4<1>;
L_0x5d2d2a8b2f70 .functor NOT 1, L_0x5d2d2a8b2e50, C4<0>, C4<0>, C4<0>;
v0x5d2d2a657230_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8b2e50;  1 drivers
v0x5d2d2a657330_0 .net "a", 0 0, L_0x5d2d2a8b36b0;  alias, 1 drivers
v0x5d2d2a6573f0_0 .net "b", 0 0, L_0x5d2d2a8b2b60;  alias, 1 drivers
v0x5d2d2a657490_0 .net "out", 0 0, L_0x5d2d2a8b2f70;  alias, 1 drivers
S_0x5d2d2a6575b0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a654900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8b25a0 .functor NOT 1, L_0x5d2d2a8b2530, C4<0>, C4<0>, C4<0>;
v0x5d2d2a657820_0 .net "a", 0 0, L_0x5d2d2a8b2530;  alias, 1 drivers
v0x5d2d2a6578e0_0 .net "out", 0 0, L_0x5d2d2a8b25a0;  alias, 1 drivers
S_0x5d2d2a6579e0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a654900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8b26a0 .functor NOT 1, L_0x5d2d2a8b2320, C4<0>, C4<0>, C4<0>;
v0x5d2d2a657c00_0 .net "a", 0 0, L_0x5d2d2a8b2320;  alias, 1 drivers
v0x5d2d2a657ce0_0 .net "out", 0 0, L_0x5d2d2a8b26a0;  alias, 1 drivers
S_0x5d2d2a657e30 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a654900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8b2bf0 .functor NOT 1, L_0x5d2d2a8b36b0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a658050_0 .net "a", 0 0, L_0x5d2d2a8b36b0;  alias, 1 drivers
v0x5d2d2a658110_0 .net "out", 0 0, L_0x5d2d2a8b2bf0;  alias, 1 drivers
S_0x5d2d2a6581d0 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a654900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8b3000 .functor NOT 1, L_0x5d2d2a8b2f70, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6583f0_0 .net "a", 0 0, L_0x5d2d2a8b2f70;  alias, 1 drivers
v0x5d2d2a6584e0_0 .net "out", 0 0, L_0x5d2d2a8b3000;  alias, 1 drivers
S_0x5d2d2a658fc0 .scope generate, "rcpa2Loop[1]" "rcpa2Loop[1]" 4 16, 4 16 0, S_0x5d2d2a6542b0;
 .timescale -9 -12;
P_0x5d2d2a6591e0 .param/l "i" 0 4 16, +C4<01>;
S_0x5d2d2a6592a0 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a658fc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a65cf20_0 .net "Y", 0 0, L_0x5d2d2a8b1a80;  1 drivers
v0x5d2d2a65d050_0 .net "a", 0 0, L_0x5d2d2a8b2060;  1 drivers
v0x5d2d2a65d110_0 .net "b", 0 0, L_0x5d2d2a8b2100;  1 drivers
v0x5d2d2a65d1e0_0 .net "cIn", 0 0, L_0x5d2d2a8b1220;  1 drivers
v0x5d2d2a65d2b0_0 .net "cOut", 0 0, L_0x5d2d2a8b1f20;  1 drivers
v0x5d2d2a65d350_0 .net "fIn", 0 0, L_0x5d2d2a8b2280;  1 drivers
v0x5d2d2a65d440_0 .net "fOut", 0 0, L_0x5d2d2a8b1480;  1 drivers
v0x5d2d2a65d4e0_0 .net "notCIn", 0 0, L_0x5d2d2a8b15c0;  1 drivers
v0x5d2d2a65d580_0 .net "notCOut", 0 0, L_0x5d2d2a8b1e90;  1 drivers
v0x5d2d2a65d6b0_0 .net "notFIn", 0 0, L_0x5d2d2a8b1b10;  1 drivers
v0x5d2d2a65d7a0_0 .net "notFOut", 0 0, L_0x5d2d2a8b1410;  1 drivers
v0x5d2d2a65d890_0 .net "s", 0 0, L_0x5d2d2a8b1ce0;  1 drivers
S_0x5d2d2a659530 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a6592a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a65a7c0_0 .net "a", 0 0, L_0x5d2d2a8b2060;  alias, 1 drivers
v0x5d2d2a65a890_0 .net "b", 0 0, L_0x5d2d2a8b2100;  alias, 1 drivers
v0x5d2d2a65a960_0 .net "c", 0 0, L_0x5d2d2a8b15c0;  alias, 1 drivers
v0x5d2d2a65aa60_0 .net "node1", 0 0, L_0x5d2d2a8b1790;  1 drivers
v0x5d2d2a65ab50_0 .net "node2", 0 0, L_0x5d2d2a8b1820;  1 drivers
v0x5d2d2a65ac90_0 .net "out", 0 0, L_0x5d2d2a8b1a80;  alias, 1 drivers
S_0x5d2d2a6597a0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a659530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8b1960 .functor AND 1, L_0x5d2d2a8b1820, L_0x5d2d2a8b15c0, C4<1>, C4<1>;
L_0x5d2d2a8b1a80 .functor NOT 1, L_0x5d2d2a8b1960, C4<0>, C4<0>, C4<0>;
v0x5d2d2a659a10_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8b1960;  1 drivers
v0x5d2d2a659b10_0 .net "a", 0 0, L_0x5d2d2a8b1820;  alias, 1 drivers
v0x5d2d2a659bd0_0 .net "b", 0 0, L_0x5d2d2a8b15c0;  alias, 1 drivers
v0x5d2d2a659c70_0 .net "out", 0 0, L_0x5d2d2a8b1a80;  alias, 1 drivers
S_0x5d2d2a659db0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a659530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8b1700 .functor OR 1, L_0x5d2d2a8b2060, L_0x5d2d2a8b2100, C4<0>, C4<0>;
L_0x5d2d2a8b1790 .functor NOT 1, L_0x5d2d2a8b1700, C4<0>, C4<0>, C4<0>;
v0x5d2d2a659fe0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8b1700;  1 drivers
v0x5d2d2a65a0e0_0 .net "a", 0 0, L_0x5d2d2a8b2060;  alias, 1 drivers
v0x5d2d2a65a1a0_0 .net "b", 0 0, L_0x5d2d2a8b2100;  alias, 1 drivers
v0x5d2d2a65a270_0 .net "out", 0 0, L_0x5d2d2a8b1790;  alias, 1 drivers
S_0x5d2d2a65a3b0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a659530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8b1820 .functor NOT 1, L_0x5d2d2a8b1790, C4<0>, C4<0>, C4<0>;
v0x5d2d2a65a600_0 .net "a", 0 0, L_0x5d2d2a8b1790;  alias, 1 drivers
v0x5d2d2a65a6d0_0 .net "out", 0 0, L_0x5d2d2a8b1820;  alias, 1 drivers
S_0x5d2d2a65ad30 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a6592a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8b10c0 .functor AND 1, L_0x5d2d2a8b2060, L_0x5d2d2a8b2100, C4<1>, C4<1>;
L_0x5d2d2a8b1410 .functor NOT 1, L_0x5d2d2a8b10c0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a65af60_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8b10c0;  1 drivers
v0x5d2d2a65b060_0 .net "a", 0 0, L_0x5d2d2a8b2060;  alias, 1 drivers
v0x5d2d2a65b170_0 .net "b", 0 0, L_0x5d2d2a8b2100;  alias, 1 drivers
v0x5d2d2a65b260_0 .net "out", 0 0, L_0x5d2d2a8b1410;  alias, 1 drivers
S_0x5d2d2a65b360 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a6592a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8b1bc0 .functor AND 1, L_0x5d2d2a8b1b10, L_0x5d2d2a8b1a80, C4<1>, C4<1>;
L_0x5d2d2a8b1ce0 .functor NOT 1, L_0x5d2d2a8b1bc0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a65b590_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8b1bc0;  1 drivers
v0x5d2d2a65b670_0 .net "a", 0 0, L_0x5d2d2a8b1b10;  alias, 1 drivers
v0x5d2d2a65b730_0 .net "b", 0 0, L_0x5d2d2a8b1a80;  alias, 1 drivers
v0x5d2d2a65b820_0 .net "out", 0 0, L_0x5d2d2a8b1ce0;  alias, 1 drivers
S_0x5d2d2a65b940 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a6592a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8b1d70 .functor AND 1, L_0x5d2d2a8b2280, L_0x5d2d2a8b1a80, C4<1>, C4<1>;
L_0x5d2d2a8b1e90 .functor NOT 1, L_0x5d2d2a8b1d70, C4<0>, C4<0>, C4<0>;
v0x5d2d2a65bb70_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8b1d70;  1 drivers
v0x5d2d2a65bc70_0 .net "a", 0 0, L_0x5d2d2a8b2280;  alias, 1 drivers
v0x5d2d2a65bd30_0 .net "b", 0 0, L_0x5d2d2a8b1a80;  alias, 1 drivers
v0x5d2d2a65bdd0_0 .net "out", 0 0, L_0x5d2d2a8b1e90;  alias, 1 drivers
S_0x5d2d2a65bef0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a6592a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8b1480 .functor NOT 1, L_0x5d2d2a8b1410, C4<0>, C4<0>, C4<0>;
v0x5d2d2a65c160_0 .net "a", 0 0, L_0x5d2d2a8b1410;  alias, 1 drivers
v0x5d2d2a65c220_0 .net "out", 0 0, L_0x5d2d2a8b1480;  alias, 1 drivers
S_0x5d2d2a65c320 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a6592a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8b15c0 .functor NOT 1, L_0x5d2d2a8b1220, C4<0>, C4<0>, C4<0>;
v0x5d2d2a65c540_0 .net "a", 0 0, L_0x5d2d2a8b1220;  alias, 1 drivers
v0x5d2d2a65c620_0 .net "out", 0 0, L_0x5d2d2a8b15c0;  alias, 1 drivers
S_0x5d2d2a65c770 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a6592a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8b1b10 .functor NOT 1, L_0x5d2d2a8b2280, C4<0>, C4<0>, C4<0>;
v0x5d2d2a65c990_0 .net "a", 0 0, L_0x5d2d2a8b2280;  alias, 1 drivers
v0x5d2d2a65ca50_0 .net "out", 0 0, L_0x5d2d2a8b1b10;  alias, 1 drivers
S_0x5d2d2a65cb10 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a6592a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8b1f20 .functor NOT 1, L_0x5d2d2a8b1e90, C4<0>, C4<0>, C4<0>;
v0x5d2d2a65cd30_0 .net "a", 0 0, L_0x5d2d2a8b1e90;  alias, 1 drivers
v0x5d2d2a65ce20_0 .net "out", 0 0, L_0x5d2d2a8b1f20;  alias, 1 drivers
S_0x5d2d2a65d990 .scope generate, "rcpa2Loop[2]" "rcpa2Loop[2]" 4 16, 4 16 0, S_0x5d2d2a6542b0;
 .timescale -9 -12;
P_0x5d2d2a65db90 .param/l "i" 0 4 16, +C4<010>;
S_0x5d2d2a65dc50 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a65d990;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a661900_0 .net "Y", 0 0, L_0x5d2d2a8b0a40;  1 drivers
v0x5d2d2a661a30_0 .net "a", 0 0, L_0x5d2d2a8b0000;  1 drivers
v0x5d2d2a661af0_0 .net "b", 0 0, L_0x5d2d2a8b1020;  1 drivers
v0x5d2d2a661bc0_0 .net "cIn", 0 0, L_0x5d2d2a8b01e0;  1 drivers
v0x5d2d2a661c90_0 .net "cOut", 0 0, L_0x5d2d2a8b0ee0;  1 drivers
v0x5d2d2a661d30_0 .net "fIn", 0 0, L_0x5d2d2a8b1180;  1 drivers
v0x5d2d2a661e20_0 .net "fOut", 0 0, L_0x5d2d2a8b0440;  1 drivers
v0x5d2d2a661ec0_0 .net "notCIn", 0 0, L_0x5d2d2a8b0580;  1 drivers
v0x5d2d2a661f60_0 .net "notCOut", 0 0, L_0x5d2d2a8b0e50;  1 drivers
v0x5d2d2a662090_0 .net "notFIn", 0 0, L_0x5d2d2a8b0ad0;  1 drivers
v0x5d2d2a662180_0 .net "notFOut", 0 0, L_0x5d2d2a8b03b0;  1 drivers
v0x5d2d2a662270_0 .net "s", 0 0, L_0x5d2d2a8b0ca0;  1 drivers
S_0x5d2d2a65dee0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a65dc50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a65f1a0_0 .net "a", 0 0, L_0x5d2d2a8b0000;  alias, 1 drivers
v0x5d2d2a65f270_0 .net "b", 0 0, L_0x5d2d2a8b1020;  alias, 1 drivers
v0x5d2d2a65f340_0 .net "c", 0 0, L_0x5d2d2a8b0580;  alias, 1 drivers
v0x5d2d2a65f440_0 .net "node1", 0 0, L_0x5d2d2a8b0750;  1 drivers
v0x5d2d2a65f530_0 .net "node2", 0 0, L_0x5d2d2a8b07e0;  1 drivers
v0x5d2d2a65f670_0 .net "out", 0 0, L_0x5d2d2a8b0a40;  alias, 1 drivers
S_0x5d2d2a65e150 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a65dee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8b0920 .functor AND 1, L_0x5d2d2a8b07e0, L_0x5d2d2a8b0580, C4<1>, C4<1>;
L_0x5d2d2a8b0a40 .functor NOT 1, L_0x5d2d2a8b0920, C4<0>, C4<0>, C4<0>;
v0x5d2d2a65e3c0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8b0920;  1 drivers
v0x5d2d2a65e4c0_0 .net "a", 0 0, L_0x5d2d2a8b07e0;  alias, 1 drivers
v0x5d2d2a65e580_0 .net "b", 0 0, L_0x5d2d2a8b0580;  alias, 1 drivers
v0x5d2d2a65e650_0 .net "out", 0 0, L_0x5d2d2a8b0a40;  alias, 1 drivers
S_0x5d2d2a65e790 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a65dee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8b06c0 .functor OR 1, L_0x5d2d2a8b0000, L_0x5d2d2a8b1020, C4<0>, C4<0>;
L_0x5d2d2a8b0750 .functor NOT 1, L_0x5d2d2a8b06c0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a65e9c0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8b06c0;  1 drivers
v0x5d2d2a65eac0_0 .net "a", 0 0, L_0x5d2d2a8b0000;  alias, 1 drivers
v0x5d2d2a65eb80_0 .net "b", 0 0, L_0x5d2d2a8b1020;  alias, 1 drivers
v0x5d2d2a65ec50_0 .net "out", 0 0, L_0x5d2d2a8b0750;  alias, 1 drivers
S_0x5d2d2a65ed90 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a65dee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8b07e0 .functor NOT 1, L_0x5d2d2a8b0750, C4<0>, C4<0>, C4<0>;
v0x5d2d2a65efe0_0 .net "a", 0 0, L_0x5d2d2a8b0750;  alias, 1 drivers
v0x5d2d2a65f0b0_0 .net "out", 0 0, L_0x5d2d2a8b07e0;  alias, 1 drivers
S_0x5d2d2a65f710 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a65dc50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8b0290 .functor AND 1, L_0x5d2d2a8b0000, L_0x5d2d2a8b1020, C4<1>, C4<1>;
L_0x5d2d2a8b03b0 .functor NOT 1, L_0x5d2d2a8b0290, C4<0>, C4<0>, C4<0>;
v0x5d2d2a65f940_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8b0290;  1 drivers
v0x5d2d2a65fa40_0 .net "a", 0 0, L_0x5d2d2a8b0000;  alias, 1 drivers
v0x5d2d2a65fb50_0 .net "b", 0 0, L_0x5d2d2a8b1020;  alias, 1 drivers
v0x5d2d2a65fc40_0 .net "out", 0 0, L_0x5d2d2a8b03b0;  alias, 1 drivers
S_0x5d2d2a65fd40 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a65dc50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8b0b80 .functor AND 1, L_0x5d2d2a8b0ad0, L_0x5d2d2a8b0a40, C4<1>, C4<1>;
L_0x5d2d2a8b0ca0 .functor NOT 1, L_0x5d2d2a8b0b80, C4<0>, C4<0>, C4<0>;
v0x5d2d2a65ff70_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8b0b80;  1 drivers
v0x5d2d2a660050_0 .net "a", 0 0, L_0x5d2d2a8b0ad0;  alias, 1 drivers
v0x5d2d2a660110_0 .net "b", 0 0, L_0x5d2d2a8b0a40;  alias, 1 drivers
v0x5d2d2a660200_0 .net "out", 0 0, L_0x5d2d2a8b0ca0;  alias, 1 drivers
S_0x5d2d2a660320 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a65dc50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8b0d30 .functor AND 1, L_0x5d2d2a8b1180, L_0x5d2d2a8b0a40, C4<1>, C4<1>;
L_0x5d2d2a8b0e50 .functor NOT 1, L_0x5d2d2a8b0d30, C4<0>, C4<0>, C4<0>;
v0x5d2d2a660550_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8b0d30;  1 drivers
v0x5d2d2a660650_0 .net "a", 0 0, L_0x5d2d2a8b1180;  alias, 1 drivers
v0x5d2d2a660710_0 .net "b", 0 0, L_0x5d2d2a8b0a40;  alias, 1 drivers
v0x5d2d2a6607b0_0 .net "out", 0 0, L_0x5d2d2a8b0e50;  alias, 1 drivers
S_0x5d2d2a6608d0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a65dc50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8b0440 .functor NOT 1, L_0x5d2d2a8b03b0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a660b40_0 .net "a", 0 0, L_0x5d2d2a8b03b0;  alias, 1 drivers
v0x5d2d2a660c00_0 .net "out", 0 0, L_0x5d2d2a8b0440;  alias, 1 drivers
S_0x5d2d2a660d00 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a65dc50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8b0580 .functor NOT 1, L_0x5d2d2a8b01e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a660f20_0 .net "a", 0 0, L_0x5d2d2a8b01e0;  alias, 1 drivers
v0x5d2d2a661000_0 .net "out", 0 0, L_0x5d2d2a8b0580;  alias, 1 drivers
S_0x5d2d2a661150 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a65dc50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8b0ad0 .functor NOT 1, L_0x5d2d2a8b1180, C4<0>, C4<0>, C4<0>;
v0x5d2d2a661370_0 .net "a", 0 0, L_0x5d2d2a8b1180;  alias, 1 drivers
v0x5d2d2a661430_0 .net "out", 0 0, L_0x5d2d2a8b0ad0;  alias, 1 drivers
S_0x5d2d2a6614f0 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a65dc50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8b0ee0 .functor NOT 1, L_0x5d2d2a8b0e50, C4<0>, C4<0>, C4<0>;
v0x5d2d2a661710_0 .net "a", 0 0, L_0x5d2d2a8b0e50;  alias, 1 drivers
v0x5d2d2a661800_0 .net "out", 0 0, L_0x5d2d2a8b0ee0;  alias, 1 drivers
S_0x5d2d2a662370 .scope generate, "rcpa2Loop[3]" "rcpa2Loop[3]" 4 16, 4 16 0, S_0x5d2d2a6542b0;
 .timescale -9 -12;
P_0x5d2d2a662570 .param/l "i" 0 4 16, +C4<011>;
S_0x5d2d2a662650 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a662370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a6662d0_0 .net "Y", 0 0, L_0x5d2d2a8af8e0;  1 drivers
v0x5d2d2a666400_0 .net "a", 0 0, L_0x5d2d2a8afec0;  1 drivers
v0x5d2d2a6664c0_0 .net "b", 0 0, L_0x5d2d2a8aff60;  1 drivers
v0x5d2d2a666590_0 .net "cIn", 0 0, L_0x5d2d2a8b00a0;  1 drivers
v0x5d2d2a666660_0 .net "cOut", 0 0, L_0x5d2d2a8afd80;  1 drivers
v0x5d2d2a666700_0 .net "fIn", 0 0, L_0x5d2d2a8b0140;  1 drivers
v0x5d2d2a6667f0_0 .net "fOut", 0 0, L_0x5d2d2a8af2e0;  1 drivers
v0x5d2d2a666890_0 .net "notCIn", 0 0, L_0x5d2d2a8af420;  1 drivers
v0x5d2d2a666930_0 .net "notCOut", 0 0, L_0x5d2d2a8afcf0;  1 drivers
v0x5d2d2a666a60_0 .net "notFIn", 0 0, L_0x5d2d2a8af970;  1 drivers
v0x5d2d2a666b50_0 .net "notFOut", 0 0, L_0x5d2d2a8af250;  1 drivers
v0x5d2d2a666c40_0 .net "s", 0 0, L_0x5d2d2a8afb40;  1 drivers
S_0x5d2d2a6628e0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a662650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a663b70_0 .net "a", 0 0, L_0x5d2d2a8afec0;  alias, 1 drivers
v0x5d2d2a663c40_0 .net "b", 0 0, L_0x5d2d2a8aff60;  alias, 1 drivers
v0x5d2d2a663d10_0 .net "c", 0 0, L_0x5d2d2a8af420;  alias, 1 drivers
v0x5d2d2a663e10_0 .net "node1", 0 0, L_0x5d2d2a8af5f0;  1 drivers
v0x5d2d2a663f00_0 .net "node2", 0 0, L_0x5d2d2a8af680;  1 drivers
v0x5d2d2a664040_0 .net "out", 0 0, L_0x5d2d2a8af8e0;  alias, 1 drivers
S_0x5d2d2a662b50 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a6628e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8af7c0 .functor AND 1, L_0x5d2d2a8af680, L_0x5d2d2a8af420, C4<1>, C4<1>;
L_0x5d2d2a8af8e0 .functor NOT 1, L_0x5d2d2a8af7c0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a662dc0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8af7c0;  1 drivers
v0x5d2d2a662ec0_0 .net "a", 0 0, L_0x5d2d2a8af680;  alias, 1 drivers
v0x5d2d2a662f80_0 .net "b", 0 0, L_0x5d2d2a8af420;  alias, 1 drivers
v0x5d2d2a663020_0 .net "out", 0 0, L_0x5d2d2a8af8e0;  alias, 1 drivers
S_0x5d2d2a663160 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a6628e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8af560 .functor OR 1, L_0x5d2d2a8afec0, L_0x5d2d2a8aff60, C4<0>, C4<0>;
L_0x5d2d2a8af5f0 .functor NOT 1, L_0x5d2d2a8af560, C4<0>, C4<0>, C4<0>;
v0x5d2d2a663390_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8af560;  1 drivers
v0x5d2d2a663490_0 .net "a", 0 0, L_0x5d2d2a8afec0;  alias, 1 drivers
v0x5d2d2a663550_0 .net "b", 0 0, L_0x5d2d2a8aff60;  alias, 1 drivers
v0x5d2d2a663620_0 .net "out", 0 0, L_0x5d2d2a8af5f0;  alias, 1 drivers
S_0x5d2d2a663760 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a6628e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8af680 .functor NOT 1, L_0x5d2d2a8af5f0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6639b0_0 .net "a", 0 0, L_0x5d2d2a8af5f0;  alias, 1 drivers
v0x5d2d2a663a80_0 .net "out", 0 0, L_0x5d2d2a8af680;  alias, 1 drivers
S_0x5d2d2a6640e0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a662650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8add30 .functor AND 1, L_0x5d2d2a8afec0, L_0x5d2d2a8aff60, C4<1>, C4<1>;
L_0x5d2d2a8af250 .functor NOT 1, L_0x5d2d2a8add30, C4<0>, C4<0>, C4<0>;
v0x5d2d2a664310_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8add30;  1 drivers
v0x5d2d2a664410_0 .net "a", 0 0, L_0x5d2d2a8afec0;  alias, 1 drivers
v0x5d2d2a664520_0 .net "b", 0 0, L_0x5d2d2a8aff60;  alias, 1 drivers
v0x5d2d2a664610_0 .net "out", 0 0, L_0x5d2d2a8af250;  alias, 1 drivers
S_0x5d2d2a664710 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a662650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8afa20 .functor AND 1, L_0x5d2d2a8af970, L_0x5d2d2a8af8e0, C4<1>, C4<1>;
L_0x5d2d2a8afb40 .functor NOT 1, L_0x5d2d2a8afa20, C4<0>, C4<0>, C4<0>;
v0x5d2d2a664940_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8afa20;  1 drivers
v0x5d2d2a664a20_0 .net "a", 0 0, L_0x5d2d2a8af970;  alias, 1 drivers
v0x5d2d2a664ae0_0 .net "b", 0 0, L_0x5d2d2a8af8e0;  alias, 1 drivers
v0x5d2d2a664bd0_0 .net "out", 0 0, L_0x5d2d2a8afb40;  alias, 1 drivers
S_0x5d2d2a664cf0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a662650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8afbd0 .functor AND 1, L_0x5d2d2a8b0140, L_0x5d2d2a8af8e0, C4<1>, C4<1>;
L_0x5d2d2a8afcf0 .functor NOT 1, L_0x5d2d2a8afbd0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a664f20_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8afbd0;  1 drivers
v0x5d2d2a665020_0 .net "a", 0 0, L_0x5d2d2a8b0140;  alias, 1 drivers
v0x5d2d2a6650e0_0 .net "b", 0 0, L_0x5d2d2a8af8e0;  alias, 1 drivers
v0x5d2d2a665180_0 .net "out", 0 0, L_0x5d2d2a8afcf0;  alias, 1 drivers
S_0x5d2d2a6652a0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a662650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8af2e0 .functor NOT 1, L_0x5d2d2a8af250, C4<0>, C4<0>, C4<0>;
v0x5d2d2a665510_0 .net "a", 0 0, L_0x5d2d2a8af250;  alias, 1 drivers
v0x5d2d2a6655d0_0 .net "out", 0 0, L_0x5d2d2a8af2e0;  alias, 1 drivers
S_0x5d2d2a6656d0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a662650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8af420 .functor NOT 1, L_0x5d2d2a8b00a0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6658f0_0 .net "a", 0 0, L_0x5d2d2a8b00a0;  alias, 1 drivers
v0x5d2d2a6659d0_0 .net "out", 0 0, L_0x5d2d2a8af420;  alias, 1 drivers
S_0x5d2d2a665b20 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a662650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8af970 .functor NOT 1, L_0x5d2d2a8b0140, C4<0>, C4<0>, C4<0>;
v0x5d2d2a665d40_0 .net "a", 0 0, L_0x5d2d2a8b0140;  alias, 1 drivers
v0x5d2d2a665e00_0 .net "out", 0 0, L_0x5d2d2a8af970;  alias, 1 drivers
S_0x5d2d2a665ec0 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a662650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8afd80 .functor NOT 1, L_0x5d2d2a8afcf0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6660e0_0 .net "a", 0 0, L_0x5d2d2a8afcf0;  alias, 1 drivers
v0x5d2d2a6661d0_0 .net "out", 0 0, L_0x5d2d2a8afd80;  alias, 1 drivers
S_0x5d2d2a666d40 .scope generate, "rcpa2Loop[4]" "rcpa2Loop[4]" 4 16, 4 16 0, S_0x5d2d2a6542b0;
 .timescale -9 -12;
P_0x5d2d2a666f90 .param/l "i" 0 4 16, +C4<0100>;
S_0x5d2d2a667070 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a666d40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a66acc0_0 .net "Y", 0 0, L_0x5d2d2a8ae5e0;  1 drivers
v0x5d2d2a66adf0_0 .net "a", 0 0, L_0x5d2d2a8aebc0;  1 drivers
v0x5d2d2a66aeb0_0 .net "b", 0 0, L_0x5d2d2a8aecf0;  1 drivers
v0x5d2d2a66af80_0 .net "cIn", 0 0, L_0x5d2d2a8aee20;  1 drivers
v0x5d2d2a66b050_0 .net "cOut", 0 0, L_0x5d2d2a8aea80;  1 drivers
v0x5d2d2a66b0f0_0 .net "fIn", 0 0, L_0x5d2d2a8aef50;  1 drivers
v0x5d2d2a66b1e0_0 .net "fOut", 0 0, L_0x5d2d2a8adfe0;  1 drivers
v0x5d2d2a66b280_0 .net "notCIn", 0 0, L_0x5d2d2a8ae120;  1 drivers
v0x5d2d2a66b320_0 .net "notCOut", 0 0, L_0x5d2d2a8ae9f0;  1 drivers
v0x5d2d2a66b450_0 .net "notFIn", 0 0, L_0x5d2d2a8ae670;  1 drivers
v0x5d2d2a66b540_0 .net "notFOut", 0 0, L_0x5d2d2a8adf50;  1 drivers
v0x5d2d2a66b630_0 .net "s", 0 0, L_0x5d2d2a8ae840;  1 drivers
S_0x5d2d2a667300 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a667070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a668560_0 .net "a", 0 0, L_0x5d2d2a8aebc0;  alias, 1 drivers
v0x5d2d2a668630_0 .net "b", 0 0, L_0x5d2d2a8aecf0;  alias, 1 drivers
v0x5d2d2a668700_0 .net "c", 0 0, L_0x5d2d2a8ae120;  alias, 1 drivers
v0x5d2d2a668800_0 .net "node1", 0 0, L_0x5d2d2a8ae2f0;  1 drivers
v0x5d2d2a6688f0_0 .net "node2", 0 0, L_0x5d2d2a8ae380;  1 drivers
v0x5d2d2a668a30_0 .net "out", 0 0, L_0x5d2d2a8ae5e0;  alias, 1 drivers
S_0x5d2d2a667570 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a667300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8ae4c0 .functor AND 1, L_0x5d2d2a8ae380, L_0x5d2d2a8ae120, C4<1>, C4<1>;
L_0x5d2d2a8ae5e0 .functor NOT 1, L_0x5d2d2a8ae4c0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6677e0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8ae4c0;  1 drivers
v0x5d2d2a6678e0_0 .net "a", 0 0, L_0x5d2d2a8ae380;  alias, 1 drivers
v0x5d2d2a6679a0_0 .net "b", 0 0, L_0x5d2d2a8ae120;  alias, 1 drivers
v0x5d2d2a667a40_0 .net "out", 0 0, L_0x5d2d2a8ae5e0;  alias, 1 drivers
S_0x5d2d2a667b80 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a667300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8ae260 .functor OR 1, L_0x5d2d2a8aebc0, L_0x5d2d2a8aecf0, C4<0>, C4<0>;
L_0x5d2d2a8ae2f0 .functor NOT 1, L_0x5d2d2a8ae260, C4<0>, C4<0>, C4<0>;
v0x5d2d2a667db0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8ae260;  1 drivers
v0x5d2d2a667eb0_0 .net "a", 0 0, L_0x5d2d2a8aebc0;  alias, 1 drivers
v0x5d2d2a667f70_0 .net "b", 0 0, L_0x5d2d2a8aecf0;  alias, 1 drivers
v0x5d2d2a668010_0 .net "out", 0 0, L_0x5d2d2a8ae2f0;  alias, 1 drivers
S_0x5d2d2a668150 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a667300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8ae380 .functor NOT 1, L_0x5d2d2a8ae2f0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6683a0_0 .net "a", 0 0, L_0x5d2d2a8ae2f0;  alias, 1 drivers
v0x5d2d2a668470_0 .net "out", 0 0, L_0x5d2d2a8ae380;  alias, 1 drivers
S_0x5d2d2a668ad0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a667070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8adda0 .functor AND 1, L_0x5d2d2a8aebc0, L_0x5d2d2a8aecf0, C4<1>, C4<1>;
L_0x5d2d2a8adf50 .functor NOT 1, L_0x5d2d2a8adda0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a668d00_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8adda0;  1 drivers
v0x5d2d2a668e00_0 .net "a", 0 0, L_0x5d2d2a8aebc0;  alias, 1 drivers
v0x5d2d2a668f10_0 .net "b", 0 0, L_0x5d2d2a8aecf0;  alias, 1 drivers
v0x5d2d2a669000_0 .net "out", 0 0, L_0x5d2d2a8adf50;  alias, 1 drivers
S_0x5d2d2a669100 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a667070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8ae720 .functor AND 1, L_0x5d2d2a8ae670, L_0x5d2d2a8ae5e0, C4<1>, C4<1>;
L_0x5d2d2a8ae840 .functor NOT 1, L_0x5d2d2a8ae720, C4<0>, C4<0>, C4<0>;
v0x5d2d2a669330_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8ae720;  1 drivers
v0x5d2d2a669410_0 .net "a", 0 0, L_0x5d2d2a8ae670;  alias, 1 drivers
v0x5d2d2a6694d0_0 .net "b", 0 0, L_0x5d2d2a8ae5e0;  alias, 1 drivers
v0x5d2d2a6695c0_0 .net "out", 0 0, L_0x5d2d2a8ae840;  alias, 1 drivers
S_0x5d2d2a6696e0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a667070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8ae8d0 .functor AND 1, L_0x5d2d2a8aef50, L_0x5d2d2a8ae5e0, C4<1>, C4<1>;
L_0x5d2d2a8ae9f0 .functor NOT 1, L_0x5d2d2a8ae8d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a669910_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8ae8d0;  1 drivers
v0x5d2d2a669a10_0 .net "a", 0 0, L_0x5d2d2a8aef50;  alias, 1 drivers
v0x5d2d2a669ad0_0 .net "b", 0 0, L_0x5d2d2a8ae5e0;  alias, 1 drivers
v0x5d2d2a669b70_0 .net "out", 0 0, L_0x5d2d2a8ae9f0;  alias, 1 drivers
S_0x5d2d2a669c90 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a667070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8adfe0 .functor NOT 1, L_0x5d2d2a8adf50, C4<0>, C4<0>, C4<0>;
v0x5d2d2a669f00_0 .net "a", 0 0, L_0x5d2d2a8adf50;  alias, 1 drivers
v0x5d2d2a669fc0_0 .net "out", 0 0, L_0x5d2d2a8adfe0;  alias, 1 drivers
S_0x5d2d2a66a0c0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a667070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8ae120 .functor NOT 1, L_0x5d2d2a8aee20, C4<0>, C4<0>, C4<0>;
v0x5d2d2a66a2e0_0 .net "a", 0 0, L_0x5d2d2a8aee20;  alias, 1 drivers
v0x5d2d2a66a3c0_0 .net "out", 0 0, L_0x5d2d2a8ae120;  alias, 1 drivers
S_0x5d2d2a66a510 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a667070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8ae670 .functor NOT 1, L_0x5d2d2a8aef50, C4<0>, C4<0>, C4<0>;
v0x5d2d2a66a730_0 .net "a", 0 0, L_0x5d2d2a8aef50;  alias, 1 drivers
v0x5d2d2a66a7f0_0 .net "out", 0 0, L_0x5d2d2a8ae670;  alias, 1 drivers
S_0x5d2d2a66a8b0 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a667070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8aea80 .functor NOT 1, L_0x5d2d2a8ae9f0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a66aad0_0 .net "a", 0 0, L_0x5d2d2a8ae9f0;  alias, 1 drivers
v0x5d2d2a66abc0_0 .net "out", 0 0, L_0x5d2d2a8aea80;  alias, 1 drivers
S_0x5d2d2a66b730 .scope generate, "rcpa2Loop[5]" "rcpa2Loop[5]" 4 16, 4 16 0, S_0x5d2d2a6542b0;
 .timescale -9 -12;
P_0x5d2d2a66b930 .param/l "i" 0 4 16, +C4<0101>;
S_0x5d2d2a66ba10 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a66b730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a66f690_0 .net "Y", 0 0, L_0x5d2d2a8ad420;  1 drivers
v0x5d2d2a66f7c0_0 .net "a", 0 0, L_0x5d2d2a8ada50;  1 drivers
v0x5d2d2a66f880_0 .net "b", 0 0, L_0x5d2d2a8adaf0;  1 drivers
v0x5d2d2a66f950_0 .net "cIn", 0 0, L_0x5d2d2a8adbf0;  1 drivers
v0x5d2d2a66fa20_0 .net "cOut", 0 0, L_0x5d2d2a8ad8c0;  1 drivers
v0x5d2d2a66fac0_0 .net "fIn", 0 0, L_0x5d2d2a8adc90;  1 drivers
v0x5d2d2a66fbb0_0 .net "fOut", 0 0, L_0x5d2d2a8acf20;  1 drivers
v0x5d2d2a66fc50_0 .net "notCIn", 0 0, L_0x5d2d2a8ad020;  1 drivers
v0x5d2d2a66fcf0_0 .net "notCOut", 0 0, L_0x5d2d2a8ad830;  1 drivers
v0x5d2d2a66fe20_0 .net "notFIn", 0 0, L_0x5d2d2a8ad4b0;  1 drivers
v0x5d2d2a66ff10_0 .net "notFOut", 0 0, L_0x5d2d2a8aceb0;  1 drivers
v0x5d2d2a670000_0 .net "s", 0 0, L_0x5d2d2a8ad680;  1 drivers
S_0x5d2d2a66bca0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a66ba10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a66cf30_0 .net "a", 0 0, L_0x5d2d2a8ada50;  alias, 1 drivers
v0x5d2d2a66d000_0 .net "b", 0 0, L_0x5d2d2a8adaf0;  alias, 1 drivers
v0x5d2d2a66d0d0_0 .net "c", 0 0, L_0x5d2d2a8ad020;  alias, 1 drivers
v0x5d2d2a66d1d0_0 .net "node1", 0 0, L_0x5d2d2a8ad190;  1 drivers
v0x5d2d2a66d2c0_0 .net "node2", 0 0, L_0x5d2d2a8ad200;  1 drivers
v0x5d2d2a66d400_0 .net "out", 0 0, L_0x5d2d2a8ad420;  alias, 1 drivers
S_0x5d2d2a66bf10 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a66bca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8ad300 .functor AND 1, L_0x5d2d2a8ad200, L_0x5d2d2a8ad020, C4<1>, C4<1>;
L_0x5d2d2a8ad420 .functor NOT 1, L_0x5d2d2a8ad300, C4<0>, C4<0>, C4<0>;
v0x5d2d2a66c180_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8ad300;  1 drivers
v0x5d2d2a66c280_0 .net "a", 0 0, L_0x5d2d2a8ad200;  alias, 1 drivers
v0x5d2d2a66c340_0 .net "b", 0 0, L_0x5d2d2a8ad020;  alias, 1 drivers
v0x5d2d2a66c3e0_0 .net "out", 0 0, L_0x5d2d2a8ad420;  alias, 1 drivers
S_0x5d2d2a66c520 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a66bca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8ad120 .functor OR 1, L_0x5d2d2a8ada50, L_0x5d2d2a8adaf0, C4<0>, C4<0>;
L_0x5d2d2a8ad190 .functor NOT 1, L_0x5d2d2a8ad120, C4<0>, C4<0>, C4<0>;
v0x5d2d2a66c750_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8ad120;  1 drivers
v0x5d2d2a66c850_0 .net "a", 0 0, L_0x5d2d2a8ada50;  alias, 1 drivers
v0x5d2d2a66c910_0 .net "b", 0 0, L_0x5d2d2a8adaf0;  alias, 1 drivers
v0x5d2d2a66c9e0_0 .net "out", 0 0, L_0x5d2d2a8ad190;  alias, 1 drivers
S_0x5d2d2a66cb20 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a66bca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8ad200 .functor NOT 1, L_0x5d2d2a8ad190, C4<0>, C4<0>, C4<0>;
v0x5d2d2a66cd70_0 .net "a", 0 0, L_0x5d2d2a8ad190;  alias, 1 drivers
v0x5d2d2a66ce40_0 .net "out", 0 0, L_0x5d2d2a8ad200;  alias, 1 drivers
S_0x5d2d2a66d4a0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a66ba10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8acd20 .functor AND 1, L_0x5d2d2a8ada50, L_0x5d2d2a8adaf0, C4<1>, C4<1>;
L_0x5d2d2a8aceb0 .functor NOT 1, L_0x5d2d2a8acd20, C4<0>, C4<0>, C4<0>;
v0x5d2d2a66d6d0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8acd20;  1 drivers
v0x5d2d2a66d7d0_0 .net "a", 0 0, L_0x5d2d2a8ada50;  alias, 1 drivers
v0x5d2d2a66d8e0_0 .net "b", 0 0, L_0x5d2d2a8adaf0;  alias, 1 drivers
v0x5d2d2a66d9d0_0 .net "out", 0 0, L_0x5d2d2a8aceb0;  alias, 1 drivers
S_0x5d2d2a66dad0 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a66ba10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8ad560 .functor AND 1, L_0x5d2d2a8ad4b0, L_0x5d2d2a8ad420, C4<1>, C4<1>;
L_0x5d2d2a8ad680 .functor NOT 1, L_0x5d2d2a8ad560, C4<0>, C4<0>, C4<0>;
v0x5d2d2a66dd00_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8ad560;  1 drivers
v0x5d2d2a66dde0_0 .net "a", 0 0, L_0x5d2d2a8ad4b0;  alias, 1 drivers
v0x5d2d2a66dea0_0 .net "b", 0 0, L_0x5d2d2a8ad420;  alias, 1 drivers
v0x5d2d2a66df90_0 .net "out", 0 0, L_0x5d2d2a8ad680;  alias, 1 drivers
S_0x5d2d2a66e0b0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a66ba10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8ad710 .functor AND 1, L_0x5d2d2a8adc90, L_0x5d2d2a8ad420, C4<1>, C4<1>;
L_0x5d2d2a8ad830 .functor NOT 1, L_0x5d2d2a8ad710, C4<0>, C4<0>, C4<0>;
v0x5d2d2a66e2e0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8ad710;  1 drivers
v0x5d2d2a66e3e0_0 .net "a", 0 0, L_0x5d2d2a8adc90;  alias, 1 drivers
v0x5d2d2a66e4a0_0 .net "b", 0 0, L_0x5d2d2a8ad420;  alias, 1 drivers
v0x5d2d2a66e540_0 .net "out", 0 0, L_0x5d2d2a8ad830;  alias, 1 drivers
S_0x5d2d2a66e660 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a66ba10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8acf20 .functor NOT 1, L_0x5d2d2a8aceb0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a66e8d0_0 .net "a", 0 0, L_0x5d2d2a8aceb0;  alias, 1 drivers
v0x5d2d2a66e990_0 .net "out", 0 0, L_0x5d2d2a8acf20;  alias, 1 drivers
S_0x5d2d2a66ea90 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a66ba10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8ad020 .functor NOT 1, L_0x5d2d2a8adbf0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a66ecb0_0 .net "a", 0 0, L_0x5d2d2a8adbf0;  alias, 1 drivers
v0x5d2d2a66ed90_0 .net "out", 0 0, L_0x5d2d2a8ad020;  alias, 1 drivers
S_0x5d2d2a66eee0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a66ba10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8ad4b0 .functor NOT 1, L_0x5d2d2a8adc90, C4<0>, C4<0>, C4<0>;
v0x5d2d2a66f100_0 .net "a", 0 0, L_0x5d2d2a8adc90;  alias, 1 drivers
v0x5d2d2a66f1c0_0 .net "out", 0 0, L_0x5d2d2a8ad4b0;  alias, 1 drivers
S_0x5d2d2a66f280 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a66ba10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8ad8c0 .functor NOT 1, L_0x5d2d2a8ad830, C4<0>, C4<0>, C4<0>;
v0x5d2d2a66f4a0_0 .net "a", 0 0, L_0x5d2d2a8ad830;  alias, 1 drivers
v0x5d2d2a66f590_0 .net "out", 0 0, L_0x5d2d2a8ad8c0;  alias, 1 drivers
S_0x5d2d2a670100 .scope generate, "rcpa2Loop[6]" "rcpa2Loop[6]" 4 16, 4 16 0, S_0x5d2d2a6542b0;
 .timescale -9 -12;
P_0x5d2d2a670300 .param/l "i" 0 4 16, +C4<0110>;
S_0x5d2d2a6703e0 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a670100;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a674060_0 .net "Y", 0 0, L_0x5d2d2a8ac4a0;  1 drivers
v0x5d2d2a674190_0 .net "a", 0 0, L_0x5d2d2a8ac960;  1 drivers
v0x5d2d2a674250_0 .net "b", 0 0, L_0x5d2d2a8aca00;  1 drivers
v0x5d2d2a674320_0 .net "cIn", 0 0, L_0x5d2d2a8acaf0;  1 drivers
v0x5d2d2a6743f0_0 .net "cOut", 0 0, L_0x5d2d2a8ac860;  1 drivers
v0x5d2d2a674490_0 .net "fIn", 0 0, L_0x5d2d2a8acbe0;  1 drivers
v0x5d2d2a674580_0 .net "fOut", 0 0, L_0x5d2d2a8abfc0;  1 drivers
v0x5d2d2a674620_0 .net "notCIn", 0 0, L_0x5d2d2a8ac0c0;  1 drivers
v0x5d2d2a6746c0_0 .net "notCOut", 0 0, L_0x5d2d2a8ac7f0;  1 drivers
v0x5d2d2a6747f0_0 .net "notFIn", 0 0, L_0x5d2d2a8ac510;  1 drivers
v0x5d2d2a6748e0_0 .net "notFOut", 0 0, L_0x5d2d2a8abf50;  1 drivers
v0x5d2d2a6749d0_0 .net "s", 0 0, L_0x5d2d2a8ac680;  1 drivers
S_0x5d2d2a670670 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a6703e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a671900_0 .net "a", 0 0, L_0x5d2d2a8ac960;  alias, 1 drivers
v0x5d2d2a6719d0_0 .net "b", 0 0, L_0x5d2d2a8aca00;  alias, 1 drivers
v0x5d2d2a671aa0_0 .net "c", 0 0, L_0x5d2d2a8ac0c0;  alias, 1 drivers
v0x5d2d2a671ba0_0 .net "node1", 0 0, L_0x5d2d2a8ac230;  1 drivers
v0x5d2d2a671c90_0 .net "node2", 0 0, L_0x5d2d2a8ac2a0;  1 drivers
v0x5d2d2a671dd0_0 .net "out", 0 0, L_0x5d2d2a8ac4a0;  alias, 1 drivers
S_0x5d2d2a6708e0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a670670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8ac3a0 .functor AND 1, L_0x5d2d2a8ac2a0, L_0x5d2d2a8ac0c0, C4<1>, C4<1>;
L_0x5d2d2a8ac4a0 .functor NOT 1, L_0x5d2d2a8ac3a0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a670b50_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8ac3a0;  1 drivers
v0x5d2d2a670c50_0 .net "a", 0 0, L_0x5d2d2a8ac2a0;  alias, 1 drivers
v0x5d2d2a670d10_0 .net "b", 0 0, L_0x5d2d2a8ac0c0;  alias, 1 drivers
v0x5d2d2a670db0_0 .net "out", 0 0, L_0x5d2d2a8ac4a0;  alias, 1 drivers
S_0x5d2d2a670ef0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a670670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8ac1c0 .functor OR 1, L_0x5d2d2a8ac960, L_0x5d2d2a8aca00, C4<0>, C4<0>;
L_0x5d2d2a8ac230 .functor NOT 1, L_0x5d2d2a8ac1c0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a671120_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8ac1c0;  1 drivers
v0x5d2d2a671220_0 .net "a", 0 0, L_0x5d2d2a8ac960;  alias, 1 drivers
v0x5d2d2a6712e0_0 .net "b", 0 0, L_0x5d2d2a8aca00;  alias, 1 drivers
v0x5d2d2a6713b0_0 .net "out", 0 0, L_0x5d2d2a8ac230;  alias, 1 drivers
S_0x5d2d2a6714f0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a670670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8ac2a0 .functor NOT 1, L_0x5d2d2a8ac230, C4<0>, C4<0>, C4<0>;
v0x5d2d2a671740_0 .net "a", 0 0, L_0x5d2d2a8ac230;  alias, 1 drivers
v0x5d2d2a671810_0 .net "out", 0 0, L_0x5d2d2a8ac2a0;  alias, 1 drivers
S_0x5d2d2a671e70 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a6703e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8abdc0 .functor AND 1, L_0x5d2d2a8ac960, L_0x5d2d2a8aca00, C4<1>, C4<1>;
L_0x5d2d2a8abf50 .functor NOT 1, L_0x5d2d2a8abdc0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6720a0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8abdc0;  1 drivers
v0x5d2d2a6721a0_0 .net "a", 0 0, L_0x5d2d2a8ac960;  alias, 1 drivers
v0x5d2d2a6722b0_0 .net "b", 0 0, L_0x5d2d2a8aca00;  alias, 1 drivers
v0x5d2d2a6723a0_0 .net "out", 0 0, L_0x5d2d2a8abf50;  alias, 1 drivers
S_0x5d2d2a6724a0 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a6703e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8ac580 .functor AND 1, L_0x5d2d2a8ac510, L_0x5d2d2a8ac4a0, C4<1>, C4<1>;
L_0x5d2d2a8ac680 .functor NOT 1, L_0x5d2d2a8ac580, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6726d0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8ac580;  1 drivers
v0x5d2d2a6727b0_0 .net "a", 0 0, L_0x5d2d2a8ac510;  alias, 1 drivers
v0x5d2d2a672870_0 .net "b", 0 0, L_0x5d2d2a8ac4a0;  alias, 1 drivers
v0x5d2d2a672960_0 .net "out", 0 0, L_0x5d2d2a8ac680;  alias, 1 drivers
S_0x5d2d2a672a80 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a6703e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8ac6f0 .functor AND 1, L_0x5d2d2a8acbe0, L_0x5d2d2a8ac4a0, C4<1>, C4<1>;
L_0x5d2d2a8ac7f0 .functor NOT 1, L_0x5d2d2a8ac6f0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a672cb0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8ac6f0;  1 drivers
v0x5d2d2a672db0_0 .net "a", 0 0, L_0x5d2d2a8acbe0;  alias, 1 drivers
v0x5d2d2a672e70_0 .net "b", 0 0, L_0x5d2d2a8ac4a0;  alias, 1 drivers
v0x5d2d2a672f10_0 .net "out", 0 0, L_0x5d2d2a8ac7f0;  alias, 1 drivers
S_0x5d2d2a673030 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a6703e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8abfc0 .functor NOT 1, L_0x5d2d2a8abf50, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6732a0_0 .net "a", 0 0, L_0x5d2d2a8abf50;  alias, 1 drivers
v0x5d2d2a673360_0 .net "out", 0 0, L_0x5d2d2a8abfc0;  alias, 1 drivers
S_0x5d2d2a673460 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a6703e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8ac0c0 .functor NOT 1, L_0x5d2d2a8acaf0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a673680_0 .net "a", 0 0, L_0x5d2d2a8acaf0;  alias, 1 drivers
v0x5d2d2a673760_0 .net "out", 0 0, L_0x5d2d2a8ac0c0;  alias, 1 drivers
S_0x5d2d2a6738b0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a6703e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8ac510 .functor NOT 1, L_0x5d2d2a8acbe0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a673ad0_0 .net "a", 0 0, L_0x5d2d2a8acbe0;  alias, 1 drivers
v0x5d2d2a673b90_0 .net "out", 0 0, L_0x5d2d2a8ac510;  alias, 1 drivers
S_0x5d2d2a673c50 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a6703e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8ac860 .functor NOT 1, L_0x5d2d2a8ac7f0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a673e70_0 .net "a", 0 0, L_0x5d2d2a8ac7f0;  alias, 1 drivers
v0x5d2d2a673f60_0 .net "out", 0 0, L_0x5d2d2a8ac860;  alias, 1 drivers
S_0x5d2d2a674ad0 .scope generate, "rcpa2Loop[7]" "rcpa2Loop[7]" 4 16, 4 16 0, S_0x5d2d2a6542b0;
 .timescale -9 -12;
P_0x5d2d2a674cd0 .param/l "i" 0 4 16, +C4<0111>;
S_0x5d2d2a674db0 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a674ad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a678a30_0 .net "Y", 0 0, L_0x5d2d2a8ab630;  1 drivers
v0x5d2d2a678b60_0 .net "a", 0 0, L_0x5d2d2a8abb40;  1 drivers
v0x5d2d2a678c20_0 .net "b", 0 0, L_0x5d2d2a8abbe0;  1 drivers
v0x5d2d2a678cf0_0 .net "cIn", 0 0, L_0x5d2d2a8abc80;  1 drivers
v0x5d2d2a678dc0_0 .net "cOut", 0 0, L_0x5d2d2a8ab9f0;  1 drivers
v0x5d2d2a678e60_0 .net "fIn", 0 0, L_0x5d2d2a8abd20;  1 drivers
v0x5d2d2a678f50_0 .net "fOut", 0 0, L_0x5d2d2a8ab270;  1 drivers
v0x5d2d2a678ff0_0 .net "notCIn", 0 0, L_0x5d2d2a8ab2e0;  1 drivers
v0x5d2d2a679090_0 .net "notCOut", 0 0, L_0x5d2d2a8ab980;  1 drivers
v0x5d2d2a6791c0_0 .net "notFIn", 0 0, L_0x5d2d2a8ab6a0;  1 drivers
v0x5d2d2a6792b0_0 .net "notFOut", 0 0, L_0x5d2d2a8ab200;  1 drivers
v0x5d2d2a6793a0_0 .net "s", 0 0, L_0x5d2d2a8ab810;  1 drivers
S_0x5d2d2a675040 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a674db0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a6762d0_0 .net "a", 0 0, L_0x5d2d2a8abb40;  alias, 1 drivers
v0x5d2d2a6763a0_0 .net "b", 0 0, L_0x5d2d2a8abbe0;  alias, 1 drivers
v0x5d2d2a676470_0 .net "c", 0 0, L_0x5d2d2a8ab2e0;  alias, 1 drivers
v0x5d2d2a676570_0 .net "node1", 0 0, L_0x5d2d2a8ab3c0;  1 drivers
v0x5d2d2a676660_0 .net "node2", 0 0, L_0x5d2d2a8ab430;  1 drivers
v0x5d2d2a6767a0_0 .net "out", 0 0, L_0x5d2d2a8ab630;  alias, 1 drivers
S_0x5d2d2a6752b0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a675040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8ab530 .functor AND 1, L_0x5d2d2a8ab430, L_0x5d2d2a8ab2e0, C4<1>, C4<1>;
L_0x5d2d2a8ab630 .functor NOT 1, L_0x5d2d2a8ab530, C4<0>, C4<0>, C4<0>;
v0x5d2d2a675520_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8ab530;  1 drivers
v0x5d2d2a675620_0 .net "a", 0 0, L_0x5d2d2a8ab430;  alias, 1 drivers
v0x5d2d2a6756e0_0 .net "b", 0 0, L_0x5d2d2a8ab2e0;  alias, 1 drivers
v0x5d2d2a675780_0 .net "out", 0 0, L_0x5d2d2a8ab630;  alias, 1 drivers
S_0x5d2d2a6758c0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a675040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8ab350 .functor OR 1, L_0x5d2d2a8abb40, L_0x5d2d2a8abbe0, C4<0>, C4<0>;
L_0x5d2d2a8ab3c0 .functor NOT 1, L_0x5d2d2a8ab350, C4<0>, C4<0>, C4<0>;
v0x5d2d2a675af0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8ab350;  1 drivers
v0x5d2d2a675bf0_0 .net "a", 0 0, L_0x5d2d2a8abb40;  alias, 1 drivers
v0x5d2d2a675cb0_0 .net "b", 0 0, L_0x5d2d2a8abbe0;  alias, 1 drivers
v0x5d2d2a675d80_0 .net "out", 0 0, L_0x5d2d2a8ab3c0;  alias, 1 drivers
S_0x5d2d2a675ec0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a675040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8ab430 .functor NOT 1, L_0x5d2d2a8ab3c0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a676110_0 .net "a", 0 0, L_0x5d2d2a8ab3c0;  alias, 1 drivers
v0x5d2d2a6761e0_0 .net "out", 0 0, L_0x5d2d2a8ab430;  alias, 1 drivers
S_0x5d2d2a676840 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a674db0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8ab0f0 .functor AND 1, L_0x5d2d2a8abb40, L_0x5d2d2a8abbe0, C4<1>, C4<1>;
L_0x5d2d2a8ab200 .functor NOT 1, L_0x5d2d2a8ab0f0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a676a70_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8ab0f0;  1 drivers
v0x5d2d2a676b70_0 .net "a", 0 0, L_0x5d2d2a8abb40;  alias, 1 drivers
v0x5d2d2a676c80_0 .net "b", 0 0, L_0x5d2d2a8abbe0;  alias, 1 drivers
v0x5d2d2a676d70_0 .net "out", 0 0, L_0x5d2d2a8ab200;  alias, 1 drivers
S_0x5d2d2a676e70 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a674db0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8ab710 .functor AND 1, L_0x5d2d2a8ab6a0, L_0x5d2d2a8ab630, C4<1>, C4<1>;
L_0x5d2d2a8ab810 .functor NOT 1, L_0x5d2d2a8ab710, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6770a0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8ab710;  1 drivers
v0x5d2d2a677180_0 .net "a", 0 0, L_0x5d2d2a8ab6a0;  alias, 1 drivers
v0x5d2d2a677240_0 .net "b", 0 0, L_0x5d2d2a8ab630;  alias, 1 drivers
v0x5d2d2a677330_0 .net "out", 0 0, L_0x5d2d2a8ab810;  alias, 1 drivers
S_0x5d2d2a677450 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a674db0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8ab880 .functor AND 1, L_0x5d2d2a8abd20, L_0x5d2d2a8ab630, C4<1>, C4<1>;
L_0x5d2d2a8ab980 .functor NOT 1, L_0x5d2d2a8ab880, C4<0>, C4<0>, C4<0>;
v0x5d2d2a677680_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8ab880;  1 drivers
v0x5d2d2a677780_0 .net "a", 0 0, L_0x5d2d2a8abd20;  alias, 1 drivers
v0x5d2d2a677840_0 .net "b", 0 0, L_0x5d2d2a8ab630;  alias, 1 drivers
v0x5d2d2a6778e0_0 .net "out", 0 0, L_0x5d2d2a8ab980;  alias, 1 drivers
S_0x5d2d2a677a00 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a674db0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8ab270 .functor NOT 1, L_0x5d2d2a8ab200, C4<0>, C4<0>, C4<0>;
v0x5d2d2a677c70_0 .net "a", 0 0, L_0x5d2d2a8ab200;  alias, 1 drivers
v0x5d2d2a677d30_0 .net "out", 0 0, L_0x5d2d2a8ab270;  alias, 1 drivers
S_0x5d2d2a677e30 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a674db0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8ab2e0 .functor NOT 1, L_0x5d2d2a8abc80, C4<0>, C4<0>, C4<0>;
v0x5d2d2a678050_0 .net "a", 0 0, L_0x5d2d2a8abc80;  alias, 1 drivers
v0x5d2d2a678130_0 .net "out", 0 0, L_0x5d2d2a8ab2e0;  alias, 1 drivers
S_0x5d2d2a678280 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a674db0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8ab6a0 .functor NOT 1, L_0x5d2d2a8abd20, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6784a0_0 .net "a", 0 0, L_0x5d2d2a8abd20;  alias, 1 drivers
v0x5d2d2a678560_0 .net "out", 0 0, L_0x5d2d2a8ab6a0;  alias, 1 drivers
S_0x5d2d2a678620 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a674db0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8ab9f0 .functor NOT 1, L_0x5d2d2a8ab980, C4<0>, C4<0>, C4<0>;
v0x5d2d2a678840_0 .net "a", 0 0, L_0x5d2d2a8ab980;  alias, 1 drivers
v0x5d2d2a678930_0 .net "out", 0 0, L_0x5d2d2a8ab9f0;  alias, 1 drivers
S_0x5d2d2a679c50 .scope module, "nBitRippleCarryAdderInst" "nBitRippleCarryAdder" 3 23, 8 3 0, S_0x5d2d2a653a30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 8 "A";
    .port_info 3 /INPUT 8 "B";
    .port_info 4 /INPUT 1 "cin";
P_0x5d2d2a679e30 .param/l "N" 0 8 3, +C4<00000000000000000000000000001000>;
L_0x5d2d2a8b6460 .functor BUFZ 8, L_0x5d2d2a8b5ca0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5d2d2a680160_0 .net "A", 7 0, L_0x5d2d2a8b67e0;  1 drivers
v0x5d2d2a680260_0 .net "B", 7 0, L_0x5d2d2a8b68d0;  1 drivers
v0x5d2d2a680340_0 .net "carryMiddle", 7 0, L_0x5d2d2a8b5570;  1 drivers
v0x5d2d2a680400_0 .net "cin", 0 0, L_0x5d2d2a8b3a10;  alias, 1 drivers
v0x5d2d2a6804f0_0 .net "cout", 0 0, L_0x5d2d2a8b6520;  alias, 1 drivers
v0x5d2d2a680600_0 .net "sum", 7 0, L_0x5d2d2a8b6460;  1 drivers
v0x5d2d2a6806e0_0 .net "sum11", 7 0, L_0x5d2d2a8b5ca0;  1 drivers
L_0x5d2d2a8b3f50 .part L_0x5d2d2a8b67e0, 0, 1;
L_0x5d2d2a8b3ff0 .part L_0x5d2d2a8b68d0, 0, 1;
L_0x5d2d2a8b4170 .part L_0x5d2d2a8b67e0, 1, 1;
L_0x5d2d2a8b4260 .part L_0x5d2d2a8b68d0, 1, 1;
L_0x5d2d2a8b4350 .part L_0x5d2d2a8b5570, 0, 1;
L_0x5d2d2a8b45c0 .part L_0x5d2d2a8b67e0, 2, 1;
L_0x5d2d2a8b4660 .part L_0x5d2d2a8b68d0, 2, 1;
L_0x5d2d2a8b4700 .part L_0x5d2d2a8b5570, 1, 1;
L_0x5d2d2a8b4a10 .part L_0x5d2d2a8b67e0, 3, 1;
L_0x5d2d2a8b4ab0 .part L_0x5d2d2a8b68d0, 3, 1;
L_0x5d2d2a8b4bb0 .part L_0x5d2d2a8b5570, 2, 1;
L_0x5d2d2a8b4d30 .part L_0x5d2d2a8b67e0, 4, 1;
L_0x5d2d2a8b4e40 .part L_0x5d2d2a8b68d0, 4, 1;
L_0x5d2d2a8b4ee0 .part L_0x5d2d2a8b5570, 3, 1;
L_0x5d2d2a8b5090 .part L_0x5d2d2a8b67e0, 5, 1;
L_0x5d2d2a8b5130 .part L_0x5d2d2a8b68d0, 5, 1;
L_0x5d2d2a8b5260 .part L_0x5d2d2a8b5570, 4, 1;
L_0x5d2d2a8b54d0 .part L_0x5d2d2a8b67e0, 6, 1;
L_0x5d2d2a8b5610 .part L_0x5d2d2a8b68d0, 6, 1;
L_0x5d2d2a8b56b0 .part L_0x5d2d2a8b5570, 5, 1;
LS_0x5d2d2a8b5570_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a8b3ee0, L_0x5d2d2a8b4100, L_0x5d2d2a8b4460, L_0x5d2d2a8b48b0;
LS_0x5d2d2a8b5570_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a8b4cc0, L_0x5d2d2a8b4f80, L_0x5d2d2a8b5370, L_0x5d2d2a8b5870;
L_0x5d2d2a8b5570 .concat8 [ 4 4 0 0], LS_0x5d2d2a8b5570_0_0, LS_0x5d2d2a8b5570_0_4;
LS_0x5d2d2a8b5ca0_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a8b3ab0, L_0x5d2d2a8b4090, L_0x5d2d2a8b43f0, L_0x5d2d2a8b4840;
LS_0x5d2d2a8b5ca0_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a8b4c50, L_0x5d2d2a8b4dd0, L_0x5d2d2a8b5300, L_0x5d2d2a8b5800;
L_0x5d2d2a8b5ca0 .concat8 [ 4 4 0 0], LS_0x5d2d2a8b5ca0_0_0, LS_0x5d2d2a8b5ca0_0_4;
L_0x5d2d2a8b5750 .part L_0x5d2d2a8b67e0, 7, 1;
L_0x5d2d2a8b60d0 .part L_0x5d2d2a8b68d0, 7, 1;
L_0x5d2d2a8b6010 .part L_0x5d2d2a8b5570, 6, 1;
L_0x5d2d2a8b6520 .part L_0x5d2d2a8b5570, 7, 1;
S_0x5d2d2a67a010 .scope generate, "genAdder[0]" "genAdder[0]" 8 9, 8 9 0, S_0x5d2d2a679c50;
 .timescale -9 -12;
P_0x5d2d2a67a210 .param/l "i" 0 8 9, +C4<00>;
S_0x5d2d2a67a2f0 .scope generate, "genblk2" "genblk2" 8 10, 8 10 0, S_0x5d2d2a67a010;
 .timescale -9 -12;
S_0x5d2d2a67a4d0 .scope module, "f" "FA" 8 11, 9 33 0, S_0x5d2d2a67a2f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a8b3ab0 .udp UDP_sumOut, L_0x5d2d2a8b3f50, L_0x5d2d2a8b3ff0, L_0x5d2d2a8b3a10;
L_0x5d2d2a8b3ee0 .udp UDP_carryOut, L_0x5d2d2a8b3f50, L_0x5d2d2a8b3ff0, L_0x5d2d2a8b3a10;
v0x5d2d2a67a780_0 .net "A", 0 0, L_0x5d2d2a8b3f50;  1 drivers
v0x5d2d2a67a860_0 .net "B", 0 0, L_0x5d2d2a8b3ff0;  1 drivers
v0x5d2d2a67a920_0 .net "Cin", 0 0, L_0x5d2d2a8b3a10;  alias, 1 drivers
v0x5d2d2a67aa20_0 .net "Cout", 0 0, L_0x5d2d2a8b3ee0;  1 drivers
v0x5d2d2a67aac0_0 .net "sum", 0 0, L_0x5d2d2a8b3ab0;  1 drivers
S_0x5d2d2a67ac50 .scope generate, "genAdder[1]" "genAdder[1]" 8 9, 8 9 0, S_0x5d2d2a679c50;
 .timescale -9 -12;
P_0x5d2d2a67ae70 .param/l "i" 0 8 9, +C4<01>;
S_0x5d2d2a67af30 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a67ac50;
 .timescale -9 -12;
S_0x5d2d2a67b110 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a67af30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a8b4090 .udp UDP_sumOut, L_0x5d2d2a8b4170, L_0x5d2d2a8b4260, L_0x5d2d2a8b4350;
L_0x5d2d2a8b4100 .udp UDP_carryOut, L_0x5d2d2a8b4170, L_0x5d2d2a8b4260, L_0x5d2d2a8b4350;
v0x5d2d2a67b390_0 .net "A", 0 0, L_0x5d2d2a8b4170;  1 drivers
v0x5d2d2a67b470_0 .net "B", 0 0, L_0x5d2d2a8b4260;  1 drivers
v0x5d2d2a67b530_0 .net "Cin", 0 0, L_0x5d2d2a8b4350;  1 drivers
v0x5d2d2a67b600_0 .net "Cout", 0 0, L_0x5d2d2a8b4100;  1 drivers
v0x5d2d2a67b6c0_0 .net "sum", 0 0, L_0x5d2d2a8b4090;  1 drivers
S_0x5d2d2a67b870 .scope generate, "genAdder[2]" "genAdder[2]" 8 9, 8 9 0, S_0x5d2d2a679c50;
 .timescale -9 -12;
P_0x5d2d2a67ba70 .param/l "i" 0 8 9, +C4<010>;
S_0x5d2d2a67bb30 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a67b870;
 .timescale -9 -12;
S_0x5d2d2a67bd10 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a67bb30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a8b43f0 .udp UDP_sumOut, L_0x5d2d2a8b45c0, L_0x5d2d2a8b4660, L_0x5d2d2a8b4700;
L_0x5d2d2a8b4460 .udp UDP_carryOut, L_0x5d2d2a8b45c0, L_0x5d2d2a8b4660, L_0x5d2d2a8b4700;
v0x5d2d2a67bfc0_0 .net "A", 0 0, L_0x5d2d2a8b45c0;  1 drivers
v0x5d2d2a67c0a0_0 .net "B", 0 0, L_0x5d2d2a8b4660;  1 drivers
v0x5d2d2a67c160_0 .net "Cin", 0 0, L_0x5d2d2a8b4700;  1 drivers
v0x5d2d2a67c230_0 .net "Cout", 0 0, L_0x5d2d2a8b4460;  1 drivers
v0x5d2d2a67c2f0_0 .net "sum", 0 0, L_0x5d2d2a8b43f0;  1 drivers
S_0x5d2d2a67c4a0 .scope generate, "genAdder[3]" "genAdder[3]" 8 9, 8 9 0, S_0x5d2d2a679c50;
 .timescale -9 -12;
P_0x5d2d2a67c6a0 .param/l "i" 0 8 9, +C4<011>;
S_0x5d2d2a67c780 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a67c4a0;
 .timescale -9 -12;
S_0x5d2d2a67c960 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a67c780;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a8b4840 .udp UDP_sumOut, L_0x5d2d2a8b4a10, L_0x5d2d2a8b4ab0, L_0x5d2d2a8b4bb0;
L_0x5d2d2a8b48b0 .udp UDP_carryOut, L_0x5d2d2a8b4a10, L_0x5d2d2a8b4ab0, L_0x5d2d2a8b4bb0;
v0x5d2d2a67cbe0_0 .net "A", 0 0, L_0x5d2d2a8b4a10;  1 drivers
v0x5d2d2a67ccc0_0 .net "B", 0 0, L_0x5d2d2a8b4ab0;  1 drivers
v0x5d2d2a67cd80_0 .net "Cin", 0 0, L_0x5d2d2a8b4bb0;  1 drivers
v0x5d2d2a67ce50_0 .net "Cout", 0 0, L_0x5d2d2a8b48b0;  1 drivers
v0x5d2d2a67cf10_0 .net "sum", 0 0, L_0x5d2d2a8b4840;  1 drivers
S_0x5d2d2a67d0c0 .scope generate, "genAdder[4]" "genAdder[4]" 8 9, 8 9 0, S_0x5d2d2a679c50;
 .timescale -9 -12;
P_0x5d2d2a67d310 .param/l "i" 0 8 9, +C4<0100>;
S_0x5d2d2a67d3f0 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a67d0c0;
 .timescale -9 -12;
S_0x5d2d2a67d5d0 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a67d3f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a8b4c50 .udp UDP_sumOut, L_0x5d2d2a8b4d30, L_0x5d2d2a8b4e40, L_0x5d2d2a8b4ee0;
L_0x5d2d2a8b4cc0 .udp UDP_carryOut, L_0x5d2d2a8b4d30, L_0x5d2d2a8b4e40, L_0x5d2d2a8b4ee0;
v0x5d2d2a67d850_0 .net "A", 0 0, L_0x5d2d2a8b4d30;  1 drivers
v0x5d2d2a67d930_0 .net "B", 0 0, L_0x5d2d2a8b4e40;  1 drivers
v0x5d2d2a67d9f0_0 .net "Cin", 0 0, L_0x5d2d2a8b4ee0;  1 drivers
v0x5d2d2a67da90_0 .net "Cout", 0 0, L_0x5d2d2a8b4cc0;  1 drivers
v0x5d2d2a67db50_0 .net "sum", 0 0, L_0x5d2d2a8b4c50;  1 drivers
S_0x5d2d2a67dd00 .scope generate, "genAdder[5]" "genAdder[5]" 8 9, 8 9 0, S_0x5d2d2a679c50;
 .timescale -9 -12;
P_0x5d2d2a67df00 .param/l "i" 0 8 9, +C4<0101>;
S_0x5d2d2a67dfe0 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a67dd00;
 .timescale -9 -12;
S_0x5d2d2a67e1c0 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a67dfe0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a8b4dd0 .udp UDP_sumOut, L_0x5d2d2a8b5090, L_0x5d2d2a8b5130, L_0x5d2d2a8b5260;
L_0x5d2d2a8b4f80 .udp UDP_carryOut, L_0x5d2d2a8b5090, L_0x5d2d2a8b5130, L_0x5d2d2a8b5260;
v0x5d2d2a67e440_0 .net "A", 0 0, L_0x5d2d2a8b5090;  1 drivers
v0x5d2d2a67e520_0 .net "B", 0 0, L_0x5d2d2a8b5130;  1 drivers
v0x5d2d2a67e5e0_0 .net "Cin", 0 0, L_0x5d2d2a8b5260;  1 drivers
v0x5d2d2a67e6b0_0 .net "Cout", 0 0, L_0x5d2d2a8b4f80;  1 drivers
v0x5d2d2a67e770_0 .net "sum", 0 0, L_0x5d2d2a8b4dd0;  1 drivers
S_0x5d2d2a67e920 .scope generate, "genAdder[6]" "genAdder[6]" 8 9, 8 9 0, S_0x5d2d2a679c50;
 .timescale -9 -12;
P_0x5d2d2a67eb20 .param/l "i" 0 8 9, +C4<0110>;
S_0x5d2d2a67ec00 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a67e920;
 .timescale -9 -12;
S_0x5d2d2a67ede0 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a67ec00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a8b5300 .udp UDP_sumOut, L_0x5d2d2a8b54d0, L_0x5d2d2a8b5610, L_0x5d2d2a8b56b0;
L_0x5d2d2a8b5370 .udp UDP_carryOut, L_0x5d2d2a8b54d0, L_0x5d2d2a8b5610, L_0x5d2d2a8b56b0;
v0x5d2d2a67f060_0 .net "A", 0 0, L_0x5d2d2a8b54d0;  1 drivers
v0x5d2d2a67f140_0 .net "B", 0 0, L_0x5d2d2a8b5610;  1 drivers
v0x5d2d2a67f200_0 .net "Cin", 0 0, L_0x5d2d2a8b56b0;  1 drivers
v0x5d2d2a67f2d0_0 .net "Cout", 0 0, L_0x5d2d2a8b5370;  1 drivers
v0x5d2d2a67f390_0 .net "sum", 0 0, L_0x5d2d2a8b5300;  1 drivers
S_0x5d2d2a67f540 .scope generate, "genAdder[7]" "genAdder[7]" 8 9, 8 9 0, S_0x5d2d2a679c50;
 .timescale -9 -12;
P_0x5d2d2a67f740 .param/l "i" 0 8 9, +C4<0111>;
S_0x5d2d2a67f820 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a67f540;
 .timescale -9 -12;
S_0x5d2d2a67fa00 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a67f820;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a8b5800 .udp UDP_sumOut, L_0x5d2d2a8b5750, L_0x5d2d2a8b60d0, L_0x5d2d2a8b6010;
L_0x5d2d2a8b5870 .udp UDP_carryOut, L_0x5d2d2a8b5750, L_0x5d2d2a8b60d0, L_0x5d2d2a8b6010;
v0x5d2d2a67fc80_0 .net "A", 0 0, L_0x5d2d2a8b5750;  1 drivers
v0x5d2d2a67fd60_0 .net "B", 0 0, L_0x5d2d2a8b60d0;  1 drivers
v0x5d2d2a67fe20_0 .net "Cin", 0 0, L_0x5d2d2a8b6010;  1 drivers
v0x5d2d2a67fef0_0 .net "Cout", 0 0, L_0x5d2d2a8b5870;  1 drivers
v0x5d2d2a67ffb0_0 .net "sum", 0 0, L_0x5d2d2a8b5800;  1 drivers
S_0x5d2d2a680dd0 .scope module, "HybridAdderLayer3_7" "HybridAdder" 2 242, 3 1 0, S_0x5d2d2a3c7af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /OUTPUT 16 "sum";
    .port_info 3 /OUTPUT 1 "cout";
P_0x5d2d2a680fb0 .param/l "N1" 0 3 1, +C4<00000000000000000000000000001000>;
P_0x5d2d2a680ff0 .param/l "N2" 0 3 1, +C4<00000000000000000000000000001000>;
P_0x5d2d2a681030 .param/l "addOrSub" 0 3 1, +C4<00000000000000000000000000000000>;
v0x5d2d2a6ada20_0 .net "A", 15 0, L_0x5d2d2a84df70;  alias, 1 drivers
v0x5d2d2a6adb00_0 .net "B", 15 0, L_0x5d2d2a8654c0;  alias, 1 drivers
v0x5d2d2a6adba0_0 .net "cout", 0 0, L_0x5d2d2a8c23c0;  1 drivers
v0x5d2d2a6adca0_0 .net "fn", 0 0, L_0x5d2d2a8bf6f0;  1 drivers
v0x5d2d2a6add40_0 .net "selectedB", 15 0, L_0x5d2d2a8b7520;  1 drivers
v0x5d2d2a6ade30_0 .net "sum", 15 0, L_0x5d2d2a8c2120;  alias, 1 drivers
L_0x5d2d2a8bfa80 .part L_0x5d2d2a84df70, 0, 8;
L_0x5d2d2a8bfb20 .part L_0x5d2d2a8b7520, 0, 8;
L_0x5d2d2a8c2120 .concat8 [ 8 8 0 0], L_0x5d2d2a8bf180, L_0x5d2d2a8c2300;
L_0x5d2d2a8c2630 .part L_0x5d2d2a84df70, 8, 8;
L_0x5d2d2a8c26d0 .part L_0x5d2d2a8b7520, 8, 8;
S_0x5d2d2a681270 .scope generate, "genblk1" "genblk1" 3 10, 3 10 0, S_0x5d2d2a680dd0;
 .timescale -9 -12;
L_0x5d2d2a8b7520 .functor BUFZ 16, L_0x5d2d2a8654c0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x5d2d2a681470 .scope module, "nBitRcpa2Inst" "nBitRcpa2" 3 17, 4 1 0, S_0x5d2d2a680dd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /OUTPUT 8 "sum";
    .port_info 3 /OUTPUT 1 "fn";
P_0x5d2d2a681670 .param/l "N" 0 4 1, +C4<00000000000000000000000000001000>;
v0x5d2d2a6a6660_0 .net "A", 7 0, L_0x5d2d2a8bfa80;  1 drivers
v0x5d2d2a6a6760_0 .net "B", 7 0, L_0x5d2d2a8bfb20;  1 drivers
v0x5d2d2a6a6840_0 .net "F", 8 0, L_0x5d2d2a8bf8b0;  1 drivers
v0x5d2d2a6a6900_0 .net *"_ivl_85", 0 0, L_0x5d2d2a8bf810;  1 drivers
L_0x7347fc2c2b58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6a69e0_0 .net/2u *"_ivl_89", 0 0, L_0x7347fc2c2b58;  1 drivers
v0x5d2d2a6a6b10_0 .net "carry", 8 0, L_0x5d2d2a8bf650;  1 drivers
v0x5d2d2a6a6bf0_0 .net "fn", 0 0, L_0x5d2d2a8bf6f0;  alias, 1 drivers
v0x5d2d2a6a6cb0_0 .net "sum", 7 0, L_0x5d2d2a8bf180;  1 drivers
L_0x5d2d2a8b8060 .part L_0x5d2d2a8bfa80, 7, 1;
L_0x5d2d2a8b8100 .part L_0x5d2d2a8bfb20, 7, 1;
L_0x5d2d2a8b81a0 .part L_0x5d2d2a8bf650, 8, 1;
L_0x5d2d2a8b8240 .part L_0x5d2d2a8bf8b0, 7, 1;
L_0x5d2d2a8b8e80 .part L_0x5d2d2a8bfa80, 6, 1;
L_0x5d2d2a8b8f20 .part L_0x5d2d2a8bfb20, 6, 1;
L_0x5d2d2a8b9010 .part L_0x5d2d2a8bf650, 7, 1;
L_0x5d2d2a8b9100 .part L_0x5d2d2a8bf8b0, 6, 1;
L_0x5d2d2a8b9ff0 .part L_0x5d2d2a8bfa80, 5, 1;
L_0x5d2d2a8ba090 .part L_0x5d2d2a8bfb20, 5, 1;
L_0x5d2d2a8ba130 .part L_0x5d2d2a8bf650, 6, 1;
L_0x5d2d2a8ba1d0 .part L_0x5d2d2a8bf8b0, 5, 1;
L_0x5d2d2a8bae10 .part L_0x5d2d2a8bfa80, 4, 1;
L_0x5d2d2a8baf40 .part L_0x5d2d2a8bfb20, 4, 1;
L_0x5d2d2a8bb070 .part L_0x5d2d2a8bf650, 5, 1;
L_0x5d2d2a8bb1a0 .part L_0x5d2d2a8bf8b0, 4, 1;
L_0x5d2d2a8bbf00 .part L_0x5d2d2a8bfa80, 3, 1;
L_0x5d2d2a8bbfa0 .part L_0x5d2d2a8bfb20, 3, 1;
L_0x5d2d2a8bc0e0 .part L_0x5d2d2a8bf650, 4, 1;
L_0x5d2d2a8bc180 .part L_0x5d2d2a8bf8b0, 3, 1;
L_0x5d2d2a8bc040 .part L_0x5d2d2a8bfa80, 2, 1;
L_0x5d2d2a8bcde0 .part L_0x5d2d2a8bfb20, 2, 1;
L_0x5d2d2a8bc220 .part L_0x5d2d2a8bf650, 3, 1;
L_0x5d2d2a8bcf40 .part L_0x5d2d2a8bf8b0, 2, 1;
L_0x5d2d2a8bdd40 .part L_0x5d2d2a8bfa80, 1, 1;
L_0x5d2d2a8bdde0 .part L_0x5d2d2a8bfb20, 1, 1;
L_0x5d2d2a8bcfe0 .part L_0x5d2d2a8bf650, 2, 1;
L_0x5d2d2a8bdf60 .part L_0x5d2d2a8bf8b0, 1, 1;
L_0x5d2d2a8bee20 .part L_0x5d2d2a8bfa80, 0, 1;
L_0x5d2d2a8befd0 .part L_0x5d2d2a8bfb20, 0, 1;
L_0x5d2d2a8be000 .part L_0x5d2d2a8bf650, 1, 1;
L_0x5d2d2a8bf390 .part L_0x5d2d2a8bf8b0, 0, 1;
LS_0x5d2d2a8bf180_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a8beaa0, L_0x5d2d2a8bd9c0, L_0x5d2d2a8bcb00, L_0x5d2d2a8bbc20;
LS_0x5d2d2a8bf180_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a8bab30, L_0x5d2d2a8b9c20, L_0x5d2d2a8b8ba0, L_0x5d2d2a8b7d30;
L_0x5d2d2a8bf180 .concat8 [ 4 4 0 0], LS_0x5d2d2a8bf180_0_0, LS_0x5d2d2a8bf180_0_4;
LS_0x5d2d2a8bf650_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a8bece0, L_0x5d2d2a8bdc00, L_0x5d2d2a8bcce0, L_0x5d2d2a8bbe00;
LS_0x5d2d2a8bf650_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a8bad10, L_0x5d2d2a8b9e60, L_0x5d2d2a8b8d80, L_0x5d2d2a8b7f10;
LS_0x5d2d2a8bf650_0_8 .concat8 [ 1 0 0 0], L_0x5d2d2a8bf810;
L_0x5d2d2a8bf650 .concat8 [ 4 4 1 0], LS_0x5d2d2a8bf650_0_0, LS_0x5d2d2a8bf650_0_4, LS_0x5d2d2a8bf650_0_8;
L_0x5d2d2a8bf810 .part L_0x5d2d2a8bf8b0, 8, 1;
LS_0x5d2d2a8bf8b0_0_0 .concat8 [ 1 1 1 1], L_0x7347fc2c2b58, L_0x5d2d2a8be280, L_0x5d2d2a8bd240, L_0x5d2d2a8bc440;
LS_0x5d2d2a8bf8b0_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a8bb560, L_0x5d2d2a8ba470, L_0x5d2d2a8b9440, L_0x5d2d2a8b84e0;
LS_0x5d2d2a8bf8b0_0_8 .concat8 [ 1 0 0 0], L_0x5d2d2a8b7670;
L_0x5d2d2a8bf8b0 .concat8 [ 4 4 1 0], LS_0x5d2d2a8bf8b0_0_0, LS_0x5d2d2a8bf8b0_0_4, LS_0x5d2d2a8bf8b0_0_8;
L_0x5d2d2a8bf6f0 .part L_0x5d2d2a8bf8b0, 8, 1;
S_0x5d2d2a6817e0 .scope generate, "rcpa2Loop[0]" "rcpa2Loop[0]" 4 16, 4 16 0, S_0x5d2d2a681470;
 .timescale -9 -12;
P_0x5d2d2a6819e0 .param/l "i" 0 4 16, +C4<00>;
S_0x5d2d2a681ac0 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a6817e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a6857a0_0 .net "Y", 0 0, L_0x5d2d2a8be840;  1 drivers
v0x5d2d2a685840_0 .net "a", 0 0, L_0x5d2d2a8bee20;  1 drivers
v0x5d2d2a685900_0 .net "b", 0 0, L_0x5d2d2a8befd0;  1 drivers
v0x5d2d2a6859d0_0 .net "cIn", 0 0, L_0x5d2d2a8be000;  1 drivers
v0x5d2d2a685aa0_0 .net "cOut", 0 0, L_0x5d2d2a8bece0;  1 drivers
v0x5d2d2a685b40_0 .net "fIn", 0 0, L_0x5d2d2a8bf390;  1 drivers
v0x5d2d2a685c30_0 .net "fOut", 0 0, L_0x5d2d2a8be280;  1 drivers
v0x5d2d2a685cd0_0 .net "notCIn", 0 0, L_0x5d2d2a8be380;  1 drivers
v0x5d2d2a685d70_0 .net "notCOut", 0 0, L_0x5d2d2a8bec50;  1 drivers
v0x5d2d2a685ea0_0 .net "notFIn", 0 0, L_0x5d2d2a8be8d0;  1 drivers
v0x5d2d2a685f90_0 .net "notFOut", 0 0, L_0x5d2d2a8be210;  1 drivers
v0x5d2d2a686080_0 .net "s", 0 0, L_0x5d2d2a8beaa0;  1 drivers
S_0x5d2d2a681d50 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a681ac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a683040_0 .net "a", 0 0, L_0x5d2d2a8bee20;  alias, 1 drivers
v0x5d2d2a683110_0 .net "b", 0 0, L_0x5d2d2a8befd0;  alias, 1 drivers
v0x5d2d2a6831e0_0 .net "c", 0 0, L_0x5d2d2a8be380;  alias, 1 drivers
v0x5d2d2a6832e0_0 .net "node1", 0 0, L_0x5d2d2a8be550;  1 drivers
v0x5d2d2a6833d0_0 .net "node2", 0 0, L_0x5d2d2a8be5e0;  1 drivers
v0x5d2d2a683510_0 .net "out", 0 0, L_0x5d2d2a8be840;  alias, 1 drivers
S_0x5d2d2a681ff0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a681d50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8be720 .functor AND 1, L_0x5d2d2a8be5e0, L_0x5d2d2a8be380, C4<1>, C4<1>;
L_0x5d2d2a8be840 .functor NOT 1, L_0x5d2d2a8be720, C4<0>, C4<0>, C4<0>;
v0x5d2d2a682260_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8be720;  1 drivers
v0x5d2d2a682360_0 .net "a", 0 0, L_0x5d2d2a8be5e0;  alias, 1 drivers
v0x5d2d2a682420_0 .net "b", 0 0, L_0x5d2d2a8be380;  alias, 1 drivers
v0x5d2d2a6824f0_0 .net "out", 0 0, L_0x5d2d2a8be840;  alias, 1 drivers
S_0x5d2d2a682630 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a681d50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8be4c0 .functor OR 1, L_0x5d2d2a8bee20, L_0x5d2d2a8befd0, C4<0>, C4<0>;
L_0x5d2d2a8be550 .functor NOT 1, L_0x5d2d2a8be4c0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a682860_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8be4c0;  1 drivers
v0x5d2d2a682960_0 .net "a", 0 0, L_0x5d2d2a8bee20;  alias, 1 drivers
v0x5d2d2a682a20_0 .net "b", 0 0, L_0x5d2d2a8befd0;  alias, 1 drivers
v0x5d2d2a682af0_0 .net "out", 0 0, L_0x5d2d2a8be550;  alias, 1 drivers
S_0x5d2d2a682c30 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a681d50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8be5e0 .functor NOT 1, L_0x5d2d2a8be550, C4<0>, C4<0>, C4<0>;
v0x5d2d2a682e80_0 .net "a", 0 0, L_0x5d2d2a8be550;  alias, 1 drivers
v0x5d2d2a682f50_0 .net "out", 0 0, L_0x5d2d2a8be5e0;  alias, 1 drivers
S_0x5d2d2a6835b0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a681ac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8bde80 .functor AND 1, L_0x5d2d2a8bee20, L_0x5d2d2a8befd0, C4<1>, C4<1>;
L_0x5d2d2a8be210 .functor NOT 1, L_0x5d2d2a8bde80, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6837e0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8bde80;  1 drivers
v0x5d2d2a6838e0_0 .net "a", 0 0, L_0x5d2d2a8bee20;  alias, 1 drivers
v0x5d2d2a6839f0_0 .net "b", 0 0, L_0x5d2d2a8befd0;  alias, 1 drivers
v0x5d2d2a683ae0_0 .net "out", 0 0, L_0x5d2d2a8be210;  alias, 1 drivers
S_0x5d2d2a683be0 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a681ac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8be980 .functor AND 1, L_0x5d2d2a8be8d0, L_0x5d2d2a8be840, C4<1>, C4<1>;
L_0x5d2d2a8beaa0 .functor NOT 1, L_0x5d2d2a8be980, C4<0>, C4<0>, C4<0>;
v0x5d2d2a683e10_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8be980;  1 drivers
v0x5d2d2a683ef0_0 .net "a", 0 0, L_0x5d2d2a8be8d0;  alias, 1 drivers
v0x5d2d2a683fb0_0 .net "b", 0 0, L_0x5d2d2a8be840;  alias, 1 drivers
v0x5d2d2a6840a0_0 .net "out", 0 0, L_0x5d2d2a8beaa0;  alias, 1 drivers
S_0x5d2d2a6841c0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a681ac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8beb30 .functor AND 1, L_0x5d2d2a8bf390, L_0x5d2d2a8be840, C4<1>, C4<1>;
L_0x5d2d2a8bec50 .functor NOT 1, L_0x5d2d2a8beb30, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6843f0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8beb30;  1 drivers
v0x5d2d2a6844f0_0 .net "a", 0 0, L_0x5d2d2a8bf390;  alias, 1 drivers
v0x5d2d2a6845b0_0 .net "b", 0 0, L_0x5d2d2a8be840;  alias, 1 drivers
v0x5d2d2a684650_0 .net "out", 0 0, L_0x5d2d2a8bec50;  alias, 1 drivers
S_0x5d2d2a684770 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a681ac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8be280 .functor NOT 1, L_0x5d2d2a8be210, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6849e0_0 .net "a", 0 0, L_0x5d2d2a8be210;  alias, 1 drivers
v0x5d2d2a684aa0_0 .net "out", 0 0, L_0x5d2d2a8be280;  alias, 1 drivers
S_0x5d2d2a684ba0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a681ac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8be380 .functor NOT 1, L_0x5d2d2a8be000, C4<0>, C4<0>, C4<0>;
v0x5d2d2a684dc0_0 .net "a", 0 0, L_0x5d2d2a8be000;  alias, 1 drivers
v0x5d2d2a684ea0_0 .net "out", 0 0, L_0x5d2d2a8be380;  alias, 1 drivers
S_0x5d2d2a684ff0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a681ac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8be8d0 .functor NOT 1, L_0x5d2d2a8bf390, C4<0>, C4<0>, C4<0>;
v0x5d2d2a685210_0 .net "a", 0 0, L_0x5d2d2a8bf390;  alias, 1 drivers
v0x5d2d2a6852d0_0 .net "out", 0 0, L_0x5d2d2a8be8d0;  alias, 1 drivers
S_0x5d2d2a685390 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a681ac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8bece0 .functor NOT 1, L_0x5d2d2a8bec50, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6855b0_0 .net "a", 0 0, L_0x5d2d2a8bec50;  alias, 1 drivers
v0x5d2d2a6856a0_0 .net "out", 0 0, L_0x5d2d2a8bece0;  alias, 1 drivers
S_0x5d2d2a686180 .scope generate, "rcpa2Loop[1]" "rcpa2Loop[1]" 4 16, 4 16 0, S_0x5d2d2a681470;
 .timescale -9 -12;
P_0x5d2d2a6863a0 .param/l "i" 0 4 16, +C4<01>;
S_0x5d2d2a686460 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a686180;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a68a0e0_0 .net "Y", 0 0, L_0x5d2d2a8bd760;  1 drivers
v0x5d2d2a68a210_0 .net "a", 0 0, L_0x5d2d2a8bdd40;  1 drivers
v0x5d2d2a68a2d0_0 .net "b", 0 0, L_0x5d2d2a8bdde0;  1 drivers
v0x5d2d2a68a3a0_0 .net "cIn", 0 0, L_0x5d2d2a8bcfe0;  1 drivers
v0x5d2d2a68a470_0 .net "cOut", 0 0, L_0x5d2d2a8bdc00;  1 drivers
v0x5d2d2a68a510_0 .net "fIn", 0 0, L_0x5d2d2a8bdf60;  1 drivers
v0x5d2d2a68a600_0 .net "fOut", 0 0, L_0x5d2d2a8bd240;  1 drivers
v0x5d2d2a68a6a0_0 .net "notCIn", 0 0, L_0x5d2d2a8bd340;  1 drivers
v0x5d2d2a68a740_0 .net "notCOut", 0 0, L_0x5d2d2a8bdb70;  1 drivers
v0x5d2d2a68a870_0 .net "notFIn", 0 0, L_0x5d2d2a8bd7f0;  1 drivers
v0x5d2d2a68a960_0 .net "notFOut", 0 0, L_0x5d2d2a8bd1d0;  1 drivers
v0x5d2d2a68aa50_0 .net "s", 0 0, L_0x5d2d2a8bd9c0;  1 drivers
S_0x5d2d2a6866f0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a686460;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a687980_0 .net "a", 0 0, L_0x5d2d2a8bdd40;  alias, 1 drivers
v0x5d2d2a687a50_0 .net "b", 0 0, L_0x5d2d2a8bdde0;  alias, 1 drivers
v0x5d2d2a687b20_0 .net "c", 0 0, L_0x5d2d2a8bd340;  alias, 1 drivers
v0x5d2d2a687c20_0 .net "node1", 0 0, L_0x5d2d2a8bd4b0;  1 drivers
v0x5d2d2a687d10_0 .net "node2", 0 0, L_0x5d2d2a8bd520;  1 drivers
v0x5d2d2a687e50_0 .net "out", 0 0, L_0x5d2d2a8bd760;  alias, 1 drivers
S_0x5d2d2a686960 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a6866f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8bd640 .functor AND 1, L_0x5d2d2a8bd520, L_0x5d2d2a8bd340, C4<1>, C4<1>;
L_0x5d2d2a8bd760 .functor NOT 1, L_0x5d2d2a8bd640, C4<0>, C4<0>, C4<0>;
v0x5d2d2a686bd0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8bd640;  1 drivers
v0x5d2d2a686cd0_0 .net "a", 0 0, L_0x5d2d2a8bd520;  alias, 1 drivers
v0x5d2d2a686d90_0 .net "b", 0 0, L_0x5d2d2a8bd340;  alias, 1 drivers
v0x5d2d2a686e30_0 .net "out", 0 0, L_0x5d2d2a8bd760;  alias, 1 drivers
S_0x5d2d2a686f70 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a6866f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8bd440 .functor OR 1, L_0x5d2d2a8bdd40, L_0x5d2d2a8bdde0, C4<0>, C4<0>;
L_0x5d2d2a8bd4b0 .functor NOT 1, L_0x5d2d2a8bd440, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6871a0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8bd440;  1 drivers
v0x5d2d2a6872a0_0 .net "a", 0 0, L_0x5d2d2a8bdd40;  alias, 1 drivers
v0x5d2d2a687360_0 .net "b", 0 0, L_0x5d2d2a8bdde0;  alias, 1 drivers
v0x5d2d2a687430_0 .net "out", 0 0, L_0x5d2d2a8bd4b0;  alias, 1 drivers
S_0x5d2d2a687570 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a6866f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8bd520 .functor NOT 1, L_0x5d2d2a8bd4b0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6877c0_0 .net "a", 0 0, L_0x5d2d2a8bd4b0;  alias, 1 drivers
v0x5d2d2a687890_0 .net "out", 0 0, L_0x5d2d2a8bd520;  alias, 1 drivers
S_0x5d2d2a687ef0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a686460;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8bce80 .functor AND 1, L_0x5d2d2a8bdd40, L_0x5d2d2a8bdde0, C4<1>, C4<1>;
L_0x5d2d2a8bd1d0 .functor NOT 1, L_0x5d2d2a8bce80, C4<0>, C4<0>, C4<0>;
v0x5d2d2a688120_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8bce80;  1 drivers
v0x5d2d2a688220_0 .net "a", 0 0, L_0x5d2d2a8bdd40;  alias, 1 drivers
v0x5d2d2a688330_0 .net "b", 0 0, L_0x5d2d2a8bdde0;  alias, 1 drivers
v0x5d2d2a688420_0 .net "out", 0 0, L_0x5d2d2a8bd1d0;  alias, 1 drivers
S_0x5d2d2a688520 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a686460;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8bd8a0 .functor AND 1, L_0x5d2d2a8bd7f0, L_0x5d2d2a8bd760, C4<1>, C4<1>;
L_0x5d2d2a8bd9c0 .functor NOT 1, L_0x5d2d2a8bd8a0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a688750_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8bd8a0;  1 drivers
v0x5d2d2a688830_0 .net "a", 0 0, L_0x5d2d2a8bd7f0;  alias, 1 drivers
v0x5d2d2a6888f0_0 .net "b", 0 0, L_0x5d2d2a8bd760;  alias, 1 drivers
v0x5d2d2a6889e0_0 .net "out", 0 0, L_0x5d2d2a8bd9c0;  alias, 1 drivers
S_0x5d2d2a688b00 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a686460;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8bda50 .functor AND 1, L_0x5d2d2a8bdf60, L_0x5d2d2a8bd760, C4<1>, C4<1>;
L_0x5d2d2a8bdb70 .functor NOT 1, L_0x5d2d2a8bda50, C4<0>, C4<0>, C4<0>;
v0x5d2d2a688d30_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8bda50;  1 drivers
v0x5d2d2a688e30_0 .net "a", 0 0, L_0x5d2d2a8bdf60;  alias, 1 drivers
v0x5d2d2a688ef0_0 .net "b", 0 0, L_0x5d2d2a8bd760;  alias, 1 drivers
v0x5d2d2a688f90_0 .net "out", 0 0, L_0x5d2d2a8bdb70;  alias, 1 drivers
S_0x5d2d2a6890b0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a686460;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8bd240 .functor NOT 1, L_0x5d2d2a8bd1d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a689320_0 .net "a", 0 0, L_0x5d2d2a8bd1d0;  alias, 1 drivers
v0x5d2d2a6893e0_0 .net "out", 0 0, L_0x5d2d2a8bd240;  alias, 1 drivers
S_0x5d2d2a6894e0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a686460;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8bd340 .functor NOT 1, L_0x5d2d2a8bcfe0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a689700_0 .net "a", 0 0, L_0x5d2d2a8bcfe0;  alias, 1 drivers
v0x5d2d2a6897e0_0 .net "out", 0 0, L_0x5d2d2a8bd340;  alias, 1 drivers
S_0x5d2d2a689930 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a686460;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8bd7f0 .functor NOT 1, L_0x5d2d2a8bdf60, C4<0>, C4<0>, C4<0>;
v0x5d2d2a689b50_0 .net "a", 0 0, L_0x5d2d2a8bdf60;  alias, 1 drivers
v0x5d2d2a689c10_0 .net "out", 0 0, L_0x5d2d2a8bd7f0;  alias, 1 drivers
S_0x5d2d2a689cd0 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a686460;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8bdc00 .functor NOT 1, L_0x5d2d2a8bdb70, C4<0>, C4<0>, C4<0>;
v0x5d2d2a689ef0_0 .net "a", 0 0, L_0x5d2d2a8bdb70;  alias, 1 drivers
v0x5d2d2a689fe0_0 .net "out", 0 0, L_0x5d2d2a8bdc00;  alias, 1 drivers
S_0x5d2d2a68ab50 .scope generate, "rcpa2Loop[2]" "rcpa2Loop[2]" 4 16, 4 16 0, S_0x5d2d2a681470;
 .timescale -9 -12;
P_0x5d2d2a68ad50 .param/l "i" 0 4 16, +C4<010>;
S_0x5d2d2a68ae10 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a68ab50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a68eac0_0 .net "Y", 0 0, L_0x5d2d2a8bc920;  1 drivers
v0x5d2d2a68ebf0_0 .net "a", 0 0, L_0x5d2d2a8bc040;  1 drivers
v0x5d2d2a68ecb0_0 .net "b", 0 0, L_0x5d2d2a8bcde0;  1 drivers
v0x5d2d2a68ed80_0 .net "cIn", 0 0, L_0x5d2d2a8bc220;  1 drivers
v0x5d2d2a68ee50_0 .net "cOut", 0 0, L_0x5d2d2a8bcce0;  1 drivers
v0x5d2d2a68eef0_0 .net "fIn", 0 0, L_0x5d2d2a8bcf40;  1 drivers
v0x5d2d2a68efe0_0 .net "fOut", 0 0, L_0x5d2d2a8bc440;  1 drivers
v0x5d2d2a68f080_0 .net "notCIn", 0 0, L_0x5d2d2a8bc540;  1 drivers
v0x5d2d2a68f120_0 .net "notCOut", 0 0, L_0x5d2d2a8bcc70;  1 drivers
v0x5d2d2a68f250_0 .net "notFIn", 0 0, L_0x5d2d2a8bc990;  1 drivers
v0x5d2d2a68f340_0 .net "notFOut", 0 0, L_0x5d2d2a8bc3d0;  1 drivers
v0x5d2d2a68f430_0 .net "s", 0 0, L_0x5d2d2a8bcb00;  1 drivers
S_0x5d2d2a68b0a0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a68ae10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a68c360_0 .net "a", 0 0, L_0x5d2d2a8bc040;  alias, 1 drivers
v0x5d2d2a68c430_0 .net "b", 0 0, L_0x5d2d2a8bcde0;  alias, 1 drivers
v0x5d2d2a68c500_0 .net "c", 0 0, L_0x5d2d2a8bc540;  alias, 1 drivers
v0x5d2d2a68c600_0 .net "node1", 0 0, L_0x5d2d2a8bc6b0;  1 drivers
v0x5d2d2a68c6f0_0 .net "node2", 0 0, L_0x5d2d2a8bc720;  1 drivers
v0x5d2d2a68c830_0 .net "out", 0 0, L_0x5d2d2a8bc920;  alias, 1 drivers
S_0x5d2d2a68b310 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a68b0a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8bc820 .functor AND 1, L_0x5d2d2a8bc720, L_0x5d2d2a8bc540, C4<1>, C4<1>;
L_0x5d2d2a8bc920 .functor NOT 1, L_0x5d2d2a8bc820, C4<0>, C4<0>, C4<0>;
v0x5d2d2a68b580_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8bc820;  1 drivers
v0x5d2d2a68b680_0 .net "a", 0 0, L_0x5d2d2a8bc720;  alias, 1 drivers
v0x5d2d2a68b740_0 .net "b", 0 0, L_0x5d2d2a8bc540;  alias, 1 drivers
v0x5d2d2a68b810_0 .net "out", 0 0, L_0x5d2d2a8bc920;  alias, 1 drivers
S_0x5d2d2a68b950 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a68b0a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8bc640 .functor OR 1, L_0x5d2d2a8bc040, L_0x5d2d2a8bcde0, C4<0>, C4<0>;
L_0x5d2d2a8bc6b0 .functor NOT 1, L_0x5d2d2a8bc640, C4<0>, C4<0>, C4<0>;
v0x5d2d2a68bb80_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8bc640;  1 drivers
v0x5d2d2a68bc80_0 .net "a", 0 0, L_0x5d2d2a8bc040;  alias, 1 drivers
v0x5d2d2a68bd40_0 .net "b", 0 0, L_0x5d2d2a8bcde0;  alias, 1 drivers
v0x5d2d2a68be10_0 .net "out", 0 0, L_0x5d2d2a8bc6b0;  alias, 1 drivers
S_0x5d2d2a68bf50 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a68b0a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8bc720 .functor NOT 1, L_0x5d2d2a8bc6b0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a68c1a0_0 .net "a", 0 0, L_0x5d2d2a8bc6b0;  alias, 1 drivers
v0x5d2d2a68c270_0 .net "out", 0 0, L_0x5d2d2a8bc720;  alias, 1 drivers
S_0x5d2d2a68c8d0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a68ae10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8bc2d0 .functor AND 1, L_0x5d2d2a8bc040, L_0x5d2d2a8bcde0, C4<1>, C4<1>;
L_0x5d2d2a8bc3d0 .functor NOT 1, L_0x5d2d2a8bc2d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a68cb00_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8bc2d0;  1 drivers
v0x5d2d2a68cc00_0 .net "a", 0 0, L_0x5d2d2a8bc040;  alias, 1 drivers
v0x5d2d2a68cd10_0 .net "b", 0 0, L_0x5d2d2a8bcde0;  alias, 1 drivers
v0x5d2d2a68ce00_0 .net "out", 0 0, L_0x5d2d2a8bc3d0;  alias, 1 drivers
S_0x5d2d2a68cf00 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a68ae10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8bca00 .functor AND 1, L_0x5d2d2a8bc990, L_0x5d2d2a8bc920, C4<1>, C4<1>;
L_0x5d2d2a8bcb00 .functor NOT 1, L_0x5d2d2a8bca00, C4<0>, C4<0>, C4<0>;
v0x5d2d2a68d130_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8bca00;  1 drivers
v0x5d2d2a68d210_0 .net "a", 0 0, L_0x5d2d2a8bc990;  alias, 1 drivers
v0x5d2d2a68d2d0_0 .net "b", 0 0, L_0x5d2d2a8bc920;  alias, 1 drivers
v0x5d2d2a68d3c0_0 .net "out", 0 0, L_0x5d2d2a8bcb00;  alias, 1 drivers
S_0x5d2d2a68d4e0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a68ae10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8bcb70 .functor AND 1, L_0x5d2d2a8bcf40, L_0x5d2d2a8bc920, C4<1>, C4<1>;
L_0x5d2d2a8bcc70 .functor NOT 1, L_0x5d2d2a8bcb70, C4<0>, C4<0>, C4<0>;
v0x5d2d2a68d710_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8bcb70;  1 drivers
v0x5d2d2a68d810_0 .net "a", 0 0, L_0x5d2d2a8bcf40;  alias, 1 drivers
v0x5d2d2a68d8d0_0 .net "b", 0 0, L_0x5d2d2a8bc920;  alias, 1 drivers
v0x5d2d2a68d970_0 .net "out", 0 0, L_0x5d2d2a8bcc70;  alias, 1 drivers
S_0x5d2d2a68da90 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a68ae10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8bc440 .functor NOT 1, L_0x5d2d2a8bc3d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a68dd00_0 .net "a", 0 0, L_0x5d2d2a8bc3d0;  alias, 1 drivers
v0x5d2d2a68ddc0_0 .net "out", 0 0, L_0x5d2d2a8bc440;  alias, 1 drivers
S_0x5d2d2a68dec0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a68ae10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8bc540 .functor NOT 1, L_0x5d2d2a8bc220, C4<0>, C4<0>, C4<0>;
v0x5d2d2a68e0e0_0 .net "a", 0 0, L_0x5d2d2a8bc220;  alias, 1 drivers
v0x5d2d2a68e1c0_0 .net "out", 0 0, L_0x5d2d2a8bc540;  alias, 1 drivers
S_0x5d2d2a68e310 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a68ae10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8bc990 .functor NOT 1, L_0x5d2d2a8bcf40, C4<0>, C4<0>, C4<0>;
v0x5d2d2a68e530_0 .net "a", 0 0, L_0x5d2d2a8bcf40;  alias, 1 drivers
v0x5d2d2a68e5f0_0 .net "out", 0 0, L_0x5d2d2a8bc990;  alias, 1 drivers
S_0x5d2d2a68e6b0 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a68ae10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8bcce0 .functor NOT 1, L_0x5d2d2a8bcc70, C4<0>, C4<0>, C4<0>;
v0x5d2d2a68e8d0_0 .net "a", 0 0, L_0x5d2d2a8bcc70;  alias, 1 drivers
v0x5d2d2a68e9c0_0 .net "out", 0 0, L_0x5d2d2a8bcce0;  alias, 1 drivers
S_0x5d2d2a68f530 .scope generate, "rcpa2Loop[3]" "rcpa2Loop[3]" 4 16, 4 16 0, S_0x5d2d2a681470;
 .timescale -9 -12;
P_0x5d2d2a68f730 .param/l "i" 0 4 16, +C4<011>;
S_0x5d2d2a68f810 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a68f530;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a693490_0 .net "Y", 0 0, L_0x5d2d2a8bba40;  1 drivers
v0x5d2d2a6935c0_0 .net "a", 0 0, L_0x5d2d2a8bbf00;  1 drivers
v0x5d2d2a693680_0 .net "b", 0 0, L_0x5d2d2a8bbfa0;  1 drivers
v0x5d2d2a693750_0 .net "cIn", 0 0, L_0x5d2d2a8bc0e0;  1 drivers
v0x5d2d2a693820_0 .net "cOut", 0 0, L_0x5d2d2a8bbe00;  1 drivers
v0x5d2d2a6938c0_0 .net "fIn", 0 0, L_0x5d2d2a8bc180;  1 drivers
v0x5d2d2a6939b0_0 .net "fOut", 0 0, L_0x5d2d2a8bb560;  1 drivers
v0x5d2d2a693a50_0 .net "notCIn", 0 0, L_0x5d2d2a8bb660;  1 drivers
v0x5d2d2a693af0_0 .net "notCOut", 0 0, L_0x5d2d2a8bbd90;  1 drivers
v0x5d2d2a693c20_0 .net "notFIn", 0 0, L_0x5d2d2a8bbab0;  1 drivers
v0x5d2d2a693d10_0 .net "notFOut", 0 0, L_0x5d2d2a8bb4f0;  1 drivers
v0x5d2d2a693e00_0 .net "s", 0 0, L_0x5d2d2a8bbc20;  1 drivers
S_0x5d2d2a68faa0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a68f810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a690d30_0 .net "a", 0 0, L_0x5d2d2a8bbf00;  alias, 1 drivers
v0x5d2d2a690e00_0 .net "b", 0 0, L_0x5d2d2a8bbfa0;  alias, 1 drivers
v0x5d2d2a690ed0_0 .net "c", 0 0, L_0x5d2d2a8bb660;  alias, 1 drivers
v0x5d2d2a690fd0_0 .net "node1", 0 0, L_0x5d2d2a8bb7d0;  1 drivers
v0x5d2d2a6910c0_0 .net "node2", 0 0, L_0x5d2d2a8bb840;  1 drivers
v0x5d2d2a691200_0 .net "out", 0 0, L_0x5d2d2a8bba40;  alias, 1 drivers
S_0x5d2d2a68fd10 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a68faa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8bb940 .functor AND 1, L_0x5d2d2a8bb840, L_0x5d2d2a8bb660, C4<1>, C4<1>;
L_0x5d2d2a8bba40 .functor NOT 1, L_0x5d2d2a8bb940, C4<0>, C4<0>, C4<0>;
v0x5d2d2a68ff80_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8bb940;  1 drivers
v0x5d2d2a690080_0 .net "a", 0 0, L_0x5d2d2a8bb840;  alias, 1 drivers
v0x5d2d2a690140_0 .net "b", 0 0, L_0x5d2d2a8bb660;  alias, 1 drivers
v0x5d2d2a6901e0_0 .net "out", 0 0, L_0x5d2d2a8bba40;  alias, 1 drivers
S_0x5d2d2a690320 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a68faa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8bb760 .functor OR 1, L_0x5d2d2a8bbf00, L_0x5d2d2a8bbfa0, C4<0>, C4<0>;
L_0x5d2d2a8bb7d0 .functor NOT 1, L_0x5d2d2a8bb760, C4<0>, C4<0>, C4<0>;
v0x5d2d2a690550_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8bb760;  1 drivers
v0x5d2d2a690650_0 .net "a", 0 0, L_0x5d2d2a8bbf00;  alias, 1 drivers
v0x5d2d2a690710_0 .net "b", 0 0, L_0x5d2d2a8bbfa0;  alias, 1 drivers
v0x5d2d2a6907e0_0 .net "out", 0 0, L_0x5d2d2a8bb7d0;  alias, 1 drivers
S_0x5d2d2a690920 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a68faa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8bb840 .functor NOT 1, L_0x5d2d2a8bb7d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a690b70_0 .net "a", 0 0, L_0x5d2d2a8bb7d0;  alias, 1 drivers
v0x5d2d2a690c40_0 .net "out", 0 0, L_0x5d2d2a8bb840;  alias, 1 drivers
S_0x5d2d2a6912a0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a68f810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8bb360 .functor AND 1, L_0x5d2d2a8bbf00, L_0x5d2d2a8bbfa0, C4<1>, C4<1>;
L_0x5d2d2a8bb4f0 .functor NOT 1, L_0x5d2d2a8bb360, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6914d0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8bb360;  1 drivers
v0x5d2d2a6915d0_0 .net "a", 0 0, L_0x5d2d2a8bbf00;  alias, 1 drivers
v0x5d2d2a6916e0_0 .net "b", 0 0, L_0x5d2d2a8bbfa0;  alias, 1 drivers
v0x5d2d2a6917d0_0 .net "out", 0 0, L_0x5d2d2a8bb4f0;  alias, 1 drivers
S_0x5d2d2a6918d0 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a68f810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8bbb20 .functor AND 1, L_0x5d2d2a8bbab0, L_0x5d2d2a8bba40, C4<1>, C4<1>;
L_0x5d2d2a8bbc20 .functor NOT 1, L_0x5d2d2a8bbb20, C4<0>, C4<0>, C4<0>;
v0x5d2d2a691b00_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8bbb20;  1 drivers
v0x5d2d2a691be0_0 .net "a", 0 0, L_0x5d2d2a8bbab0;  alias, 1 drivers
v0x5d2d2a691ca0_0 .net "b", 0 0, L_0x5d2d2a8bba40;  alias, 1 drivers
v0x5d2d2a691d90_0 .net "out", 0 0, L_0x5d2d2a8bbc20;  alias, 1 drivers
S_0x5d2d2a691eb0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a68f810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8bbc90 .functor AND 1, L_0x5d2d2a8bc180, L_0x5d2d2a8bba40, C4<1>, C4<1>;
L_0x5d2d2a8bbd90 .functor NOT 1, L_0x5d2d2a8bbc90, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6920e0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8bbc90;  1 drivers
v0x5d2d2a6921e0_0 .net "a", 0 0, L_0x5d2d2a8bc180;  alias, 1 drivers
v0x5d2d2a6922a0_0 .net "b", 0 0, L_0x5d2d2a8bba40;  alias, 1 drivers
v0x5d2d2a692340_0 .net "out", 0 0, L_0x5d2d2a8bbd90;  alias, 1 drivers
S_0x5d2d2a692460 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a68f810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8bb560 .functor NOT 1, L_0x5d2d2a8bb4f0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6926d0_0 .net "a", 0 0, L_0x5d2d2a8bb4f0;  alias, 1 drivers
v0x5d2d2a692790_0 .net "out", 0 0, L_0x5d2d2a8bb560;  alias, 1 drivers
S_0x5d2d2a692890 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a68f810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8bb660 .functor NOT 1, L_0x5d2d2a8bc0e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a692ab0_0 .net "a", 0 0, L_0x5d2d2a8bc0e0;  alias, 1 drivers
v0x5d2d2a692b90_0 .net "out", 0 0, L_0x5d2d2a8bb660;  alias, 1 drivers
S_0x5d2d2a692ce0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a68f810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8bbab0 .functor NOT 1, L_0x5d2d2a8bc180, C4<0>, C4<0>, C4<0>;
v0x5d2d2a692f00_0 .net "a", 0 0, L_0x5d2d2a8bc180;  alias, 1 drivers
v0x5d2d2a692fc0_0 .net "out", 0 0, L_0x5d2d2a8bbab0;  alias, 1 drivers
S_0x5d2d2a693080 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a68f810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8bbe00 .functor NOT 1, L_0x5d2d2a8bbd90, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6932a0_0 .net "a", 0 0, L_0x5d2d2a8bbd90;  alias, 1 drivers
v0x5d2d2a693390_0 .net "out", 0 0, L_0x5d2d2a8bbe00;  alias, 1 drivers
S_0x5d2d2a693f00 .scope generate, "rcpa2Loop[4]" "rcpa2Loop[4]" 4 16, 4 16 0, S_0x5d2d2a681470;
 .timescale -9 -12;
P_0x5d2d2a694150 .param/l "i" 0 4 16, +C4<0100>;
S_0x5d2d2a694230 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a693f00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a697e80_0 .net "Y", 0 0, L_0x5d2d2a8ba950;  1 drivers
v0x5d2d2a697fb0_0 .net "a", 0 0, L_0x5d2d2a8bae10;  1 drivers
v0x5d2d2a698070_0 .net "b", 0 0, L_0x5d2d2a8baf40;  1 drivers
v0x5d2d2a698140_0 .net "cIn", 0 0, L_0x5d2d2a8bb070;  1 drivers
v0x5d2d2a698210_0 .net "cOut", 0 0, L_0x5d2d2a8bad10;  1 drivers
v0x5d2d2a6982b0_0 .net "fIn", 0 0, L_0x5d2d2a8bb1a0;  1 drivers
v0x5d2d2a6983a0_0 .net "fOut", 0 0, L_0x5d2d2a8ba470;  1 drivers
v0x5d2d2a698440_0 .net "notCIn", 0 0, L_0x5d2d2a8ba570;  1 drivers
v0x5d2d2a6984e0_0 .net "notCOut", 0 0, L_0x5d2d2a8baca0;  1 drivers
v0x5d2d2a698610_0 .net "notFIn", 0 0, L_0x5d2d2a8ba9c0;  1 drivers
v0x5d2d2a698700_0 .net "notFOut", 0 0, L_0x5d2d2a8ba400;  1 drivers
v0x5d2d2a6987f0_0 .net "s", 0 0, L_0x5d2d2a8bab30;  1 drivers
S_0x5d2d2a6944c0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a694230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a695720_0 .net "a", 0 0, L_0x5d2d2a8bae10;  alias, 1 drivers
v0x5d2d2a6957f0_0 .net "b", 0 0, L_0x5d2d2a8baf40;  alias, 1 drivers
v0x5d2d2a6958c0_0 .net "c", 0 0, L_0x5d2d2a8ba570;  alias, 1 drivers
v0x5d2d2a6959c0_0 .net "node1", 0 0, L_0x5d2d2a8ba6e0;  1 drivers
v0x5d2d2a695ab0_0 .net "node2", 0 0, L_0x5d2d2a8ba750;  1 drivers
v0x5d2d2a695bf0_0 .net "out", 0 0, L_0x5d2d2a8ba950;  alias, 1 drivers
S_0x5d2d2a694730 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a6944c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8ba850 .functor AND 1, L_0x5d2d2a8ba750, L_0x5d2d2a8ba570, C4<1>, C4<1>;
L_0x5d2d2a8ba950 .functor NOT 1, L_0x5d2d2a8ba850, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6949a0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8ba850;  1 drivers
v0x5d2d2a694aa0_0 .net "a", 0 0, L_0x5d2d2a8ba750;  alias, 1 drivers
v0x5d2d2a694b60_0 .net "b", 0 0, L_0x5d2d2a8ba570;  alias, 1 drivers
v0x5d2d2a694c00_0 .net "out", 0 0, L_0x5d2d2a8ba950;  alias, 1 drivers
S_0x5d2d2a694d40 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a6944c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8ba670 .functor OR 1, L_0x5d2d2a8bae10, L_0x5d2d2a8baf40, C4<0>, C4<0>;
L_0x5d2d2a8ba6e0 .functor NOT 1, L_0x5d2d2a8ba670, C4<0>, C4<0>, C4<0>;
v0x5d2d2a694f70_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8ba670;  1 drivers
v0x5d2d2a695070_0 .net "a", 0 0, L_0x5d2d2a8bae10;  alias, 1 drivers
v0x5d2d2a695130_0 .net "b", 0 0, L_0x5d2d2a8baf40;  alias, 1 drivers
v0x5d2d2a6951d0_0 .net "out", 0 0, L_0x5d2d2a8ba6e0;  alias, 1 drivers
S_0x5d2d2a695310 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a6944c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8ba750 .functor NOT 1, L_0x5d2d2a8ba6e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a695560_0 .net "a", 0 0, L_0x5d2d2a8ba6e0;  alias, 1 drivers
v0x5d2d2a695630_0 .net "out", 0 0, L_0x5d2d2a8ba750;  alias, 1 drivers
S_0x5d2d2a695c90 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a694230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8ba270 .functor AND 1, L_0x5d2d2a8bae10, L_0x5d2d2a8baf40, C4<1>, C4<1>;
L_0x5d2d2a8ba400 .functor NOT 1, L_0x5d2d2a8ba270, C4<0>, C4<0>, C4<0>;
v0x5d2d2a695ec0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8ba270;  1 drivers
v0x5d2d2a695fc0_0 .net "a", 0 0, L_0x5d2d2a8bae10;  alias, 1 drivers
v0x5d2d2a6960d0_0 .net "b", 0 0, L_0x5d2d2a8baf40;  alias, 1 drivers
v0x5d2d2a6961c0_0 .net "out", 0 0, L_0x5d2d2a8ba400;  alias, 1 drivers
S_0x5d2d2a6962c0 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a694230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8baa30 .functor AND 1, L_0x5d2d2a8ba9c0, L_0x5d2d2a8ba950, C4<1>, C4<1>;
L_0x5d2d2a8bab30 .functor NOT 1, L_0x5d2d2a8baa30, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6964f0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8baa30;  1 drivers
v0x5d2d2a6965d0_0 .net "a", 0 0, L_0x5d2d2a8ba9c0;  alias, 1 drivers
v0x5d2d2a696690_0 .net "b", 0 0, L_0x5d2d2a8ba950;  alias, 1 drivers
v0x5d2d2a696780_0 .net "out", 0 0, L_0x5d2d2a8bab30;  alias, 1 drivers
S_0x5d2d2a6968a0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a694230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8baba0 .functor AND 1, L_0x5d2d2a8bb1a0, L_0x5d2d2a8ba950, C4<1>, C4<1>;
L_0x5d2d2a8baca0 .functor NOT 1, L_0x5d2d2a8baba0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a696ad0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8baba0;  1 drivers
v0x5d2d2a696bd0_0 .net "a", 0 0, L_0x5d2d2a8bb1a0;  alias, 1 drivers
v0x5d2d2a696c90_0 .net "b", 0 0, L_0x5d2d2a8ba950;  alias, 1 drivers
v0x5d2d2a696d30_0 .net "out", 0 0, L_0x5d2d2a8baca0;  alias, 1 drivers
S_0x5d2d2a696e50 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a694230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8ba470 .functor NOT 1, L_0x5d2d2a8ba400, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6970c0_0 .net "a", 0 0, L_0x5d2d2a8ba400;  alias, 1 drivers
v0x5d2d2a697180_0 .net "out", 0 0, L_0x5d2d2a8ba470;  alias, 1 drivers
S_0x5d2d2a697280 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a694230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8ba570 .functor NOT 1, L_0x5d2d2a8bb070, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6974a0_0 .net "a", 0 0, L_0x5d2d2a8bb070;  alias, 1 drivers
v0x5d2d2a697580_0 .net "out", 0 0, L_0x5d2d2a8ba570;  alias, 1 drivers
S_0x5d2d2a6976d0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a694230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8ba9c0 .functor NOT 1, L_0x5d2d2a8bb1a0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6978f0_0 .net "a", 0 0, L_0x5d2d2a8bb1a0;  alias, 1 drivers
v0x5d2d2a6979b0_0 .net "out", 0 0, L_0x5d2d2a8ba9c0;  alias, 1 drivers
S_0x5d2d2a697a70 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a694230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8bad10 .functor NOT 1, L_0x5d2d2a8baca0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a697c90_0 .net "a", 0 0, L_0x5d2d2a8baca0;  alias, 1 drivers
v0x5d2d2a697d80_0 .net "out", 0 0, L_0x5d2d2a8bad10;  alias, 1 drivers
S_0x5d2d2a6988f0 .scope generate, "rcpa2Loop[5]" "rcpa2Loop[5]" 4 16, 4 16 0, S_0x5d2d2a681470;
 .timescale -9 -12;
P_0x5d2d2a698af0 .param/l "i" 0 4 16, +C4<0101>;
S_0x5d2d2a698bd0 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a6988f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a69c850_0 .net "Y", 0 0, L_0x5d2d2a8b99c0;  1 drivers
v0x5d2d2a69c980_0 .net "a", 0 0, L_0x5d2d2a8b9ff0;  1 drivers
v0x5d2d2a69ca40_0 .net "b", 0 0, L_0x5d2d2a8ba090;  1 drivers
v0x5d2d2a69cb10_0 .net "cIn", 0 0, L_0x5d2d2a8ba130;  1 drivers
v0x5d2d2a69cbe0_0 .net "cOut", 0 0, L_0x5d2d2a8b9e60;  1 drivers
v0x5d2d2a69cc80_0 .net "fIn", 0 0, L_0x5d2d2a8ba1d0;  1 drivers
v0x5d2d2a69cd70_0 .net "fOut", 0 0, L_0x5d2d2a8b9440;  1 drivers
v0x5d2d2a69ce10_0 .net "notCIn", 0 0, L_0x5d2d2a8b9540;  1 drivers
v0x5d2d2a69ceb0_0 .net "notCOut", 0 0, L_0x5d2d2a8b9dd0;  1 drivers
v0x5d2d2a69cfe0_0 .net "notFIn", 0 0, L_0x5d2d2a8b9a50;  1 drivers
v0x5d2d2a69d0d0_0 .net "notFOut", 0 0, L_0x5d2d2a8b93d0;  1 drivers
v0x5d2d2a69d1c0_0 .net "s", 0 0, L_0x5d2d2a8b9c20;  1 drivers
S_0x5d2d2a698e60 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a698bd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a69a0f0_0 .net "a", 0 0, L_0x5d2d2a8b9ff0;  alias, 1 drivers
v0x5d2d2a69a1c0_0 .net "b", 0 0, L_0x5d2d2a8ba090;  alias, 1 drivers
v0x5d2d2a69a290_0 .net "c", 0 0, L_0x5d2d2a8b9540;  alias, 1 drivers
v0x5d2d2a69a390_0 .net "node1", 0 0, L_0x5d2d2a8b96d0;  1 drivers
v0x5d2d2a69a480_0 .net "node2", 0 0, L_0x5d2d2a8b9760;  1 drivers
v0x5d2d2a69a5c0_0 .net "out", 0 0, L_0x5d2d2a8b99c0;  alias, 1 drivers
S_0x5d2d2a6990d0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a698e60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8b98a0 .functor AND 1, L_0x5d2d2a8b9760, L_0x5d2d2a8b9540, C4<1>, C4<1>;
L_0x5d2d2a8b99c0 .functor NOT 1, L_0x5d2d2a8b98a0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a699340_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8b98a0;  1 drivers
v0x5d2d2a699440_0 .net "a", 0 0, L_0x5d2d2a8b9760;  alias, 1 drivers
v0x5d2d2a699500_0 .net "b", 0 0, L_0x5d2d2a8b9540;  alias, 1 drivers
v0x5d2d2a6995a0_0 .net "out", 0 0, L_0x5d2d2a8b99c0;  alias, 1 drivers
S_0x5d2d2a6996e0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a698e60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8b9640 .functor OR 1, L_0x5d2d2a8b9ff0, L_0x5d2d2a8ba090, C4<0>, C4<0>;
L_0x5d2d2a8b96d0 .functor NOT 1, L_0x5d2d2a8b9640, C4<0>, C4<0>, C4<0>;
v0x5d2d2a699910_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8b9640;  1 drivers
v0x5d2d2a699a10_0 .net "a", 0 0, L_0x5d2d2a8b9ff0;  alias, 1 drivers
v0x5d2d2a699ad0_0 .net "b", 0 0, L_0x5d2d2a8ba090;  alias, 1 drivers
v0x5d2d2a699ba0_0 .net "out", 0 0, L_0x5d2d2a8b96d0;  alias, 1 drivers
S_0x5d2d2a699ce0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a698e60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8b9760 .functor NOT 1, L_0x5d2d2a8b96d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a699f30_0 .net "a", 0 0, L_0x5d2d2a8b96d0;  alias, 1 drivers
v0x5d2d2a69a000_0 .net "out", 0 0, L_0x5d2d2a8b9760;  alias, 1 drivers
S_0x5d2d2a69a660 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a698bd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8b9240 .functor AND 1, L_0x5d2d2a8b9ff0, L_0x5d2d2a8ba090, C4<1>, C4<1>;
L_0x5d2d2a8b93d0 .functor NOT 1, L_0x5d2d2a8b9240, C4<0>, C4<0>, C4<0>;
v0x5d2d2a69a890_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8b9240;  1 drivers
v0x5d2d2a69a990_0 .net "a", 0 0, L_0x5d2d2a8b9ff0;  alias, 1 drivers
v0x5d2d2a69aaa0_0 .net "b", 0 0, L_0x5d2d2a8ba090;  alias, 1 drivers
v0x5d2d2a69ab90_0 .net "out", 0 0, L_0x5d2d2a8b93d0;  alias, 1 drivers
S_0x5d2d2a69ac90 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a698bd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8b9b00 .functor AND 1, L_0x5d2d2a8b9a50, L_0x5d2d2a8b99c0, C4<1>, C4<1>;
L_0x5d2d2a8b9c20 .functor NOT 1, L_0x5d2d2a8b9b00, C4<0>, C4<0>, C4<0>;
v0x5d2d2a69aec0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8b9b00;  1 drivers
v0x5d2d2a69afa0_0 .net "a", 0 0, L_0x5d2d2a8b9a50;  alias, 1 drivers
v0x5d2d2a69b060_0 .net "b", 0 0, L_0x5d2d2a8b99c0;  alias, 1 drivers
v0x5d2d2a69b150_0 .net "out", 0 0, L_0x5d2d2a8b9c20;  alias, 1 drivers
S_0x5d2d2a69b270 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a698bd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8b9cb0 .functor AND 1, L_0x5d2d2a8ba1d0, L_0x5d2d2a8b99c0, C4<1>, C4<1>;
L_0x5d2d2a8b9dd0 .functor NOT 1, L_0x5d2d2a8b9cb0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a69b4a0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8b9cb0;  1 drivers
v0x5d2d2a69b5a0_0 .net "a", 0 0, L_0x5d2d2a8ba1d0;  alias, 1 drivers
v0x5d2d2a69b660_0 .net "b", 0 0, L_0x5d2d2a8b99c0;  alias, 1 drivers
v0x5d2d2a69b700_0 .net "out", 0 0, L_0x5d2d2a8b9dd0;  alias, 1 drivers
S_0x5d2d2a69b820 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a698bd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8b9440 .functor NOT 1, L_0x5d2d2a8b93d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a69ba90_0 .net "a", 0 0, L_0x5d2d2a8b93d0;  alias, 1 drivers
v0x5d2d2a69bb50_0 .net "out", 0 0, L_0x5d2d2a8b9440;  alias, 1 drivers
S_0x5d2d2a69bc50 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a698bd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8b9540 .functor NOT 1, L_0x5d2d2a8ba130, C4<0>, C4<0>, C4<0>;
v0x5d2d2a69be70_0 .net "a", 0 0, L_0x5d2d2a8ba130;  alias, 1 drivers
v0x5d2d2a69bf50_0 .net "out", 0 0, L_0x5d2d2a8b9540;  alias, 1 drivers
S_0x5d2d2a69c0a0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a698bd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8b9a50 .functor NOT 1, L_0x5d2d2a8ba1d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a69c2c0_0 .net "a", 0 0, L_0x5d2d2a8ba1d0;  alias, 1 drivers
v0x5d2d2a69c380_0 .net "out", 0 0, L_0x5d2d2a8b9a50;  alias, 1 drivers
S_0x5d2d2a69c440 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a698bd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8b9e60 .functor NOT 1, L_0x5d2d2a8b9dd0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a69c660_0 .net "a", 0 0, L_0x5d2d2a8b9dd0;  alias, 1 drivers
v0x5d2d2a69c750_0 .net "out", 0 0, L_0x5d2d2a8b9e60;  alias, 1 drivers
S_0x5d2d2a69d2c0 .scope generate, "rcpa2Loop[6]" "rcpa2Loop[6]" 4 16, 4 16 0, S_0x5d2d2a681470;
 .timescale -9 -12;
P_0x5d2d2a69d4c0 .param/l "i" 0 4 16, +C4<0110>;
S_0x5d2d2a69d5a0 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a69d2c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a6a1220_0 .net "Y", 0 0, L_0x5d2d2a8b89c0;  1 drivers
v0x5d2d2a6a1350_0 .net "a", 0 0, L_0x5d2d2a8b8e80;  1 drivers
v0x5d2d2a6a1410_0 .net "b", 0 0, L_0x5d2d2a8b8f20;  1 drivers
v0x5d2d2a6a14e0_0 .net "cIn", 0 0, L_0x5d2d2a8b9010;  1 drivers
v0x5d2d2a6a15b0_0 .net "cOut", 0 0, L_0x5d2d2a8b8d80;  1 drivers
v0x5d2d2a6a1650_0 .net "fIn", 0 0, L_0x5d2d2a8b9100;  1 drivers
v0x5d2d2a6a1740_0 .net "fOut", 0 0, L_0x5d2d2a8b84e0;  1 drivers
v0x5d2d2a6a17e0_0 .net "notCIn", 0 0, L_0x5d2d2a8b85e0;  1 drivers
v0x5d2d2a6a1880_0 .net "notCOut", 0 0, L_0x5d2d2a8b8d10;  1 drivers
v0x5d2d2a6a19b0_0 .net "notFIn", 0 0, L_0x5d2d2a8b8a30;  1 drivers
v0x5d2d2a6a1aa0_0 .net "notFOut", 0 0, L_0x5d2d2a8b8470;  1 drivers
v0x5d2d2a6a1b90_0 .net "s", 0 0, L_0x5d2d2a8b8ba0;  1 drivers
S_0x5d2d2a69d830 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a69d5a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a69eac0_0 .net "a", 0 0, L_0x5d2d2a8b8e80;  alias, 1 drivers
v0x5d2d2a69eb90_0 .net "b", 0 0, L_0x5d2d2a8b8f20;  alias, 1 drivers
v0x5d2d2a69ec60_0 .net "c", 0 0, L_0x5d2d2a8b85e0;  alias, 1 drivers
v0x5d2d2a69ed60_0 .net "node1", 0 0, L_0x5d2d2a8b8750;  1 drivers
v0x5d2d2a69ee50_0 .net "node2", 0 0, L_0x5d2d2a8b87c0;  1 drivers
v0x5d2d2a69ef90_0 .net "out", 0 0, L_0x5d2d2a8b89c0;  alias, 1 drivers
S_0x5d2d2a69daa0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a69d830;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8b88c0 .functor AND 1, L_0x5d2d2a8b87c0, L_0x5d2d2a8b85e0, C4<1>, C4<1>;
L_0x5d2d2a8b89c0 .functor NOT 1, L_0x5d2d2a8b88c0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a69dd10_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8b88c0;  1 drivers
v0x5d2d2a69de10_0 .net "a", 0 0, L_0x5d2d2a8b87c0;  alias, 1 drivers
v0x5d2d2a69ded0_0 .net "b", 0 0, L_0x5d2d2a8b85e0;  alias, 1 drivers
v0x5d2d2a69df70_0 .net "out", 0 0, L_0x5d2d2a8b89c0;  alias, 1 drivers
S_0x5d2d2a69e0b0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a69d830;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8b86e0 .functor OR 1, L_0x5d2d2a8b8e80, L_0x5d2d2a8b8f20, C4<0>, C4<0>;
L_0x5d2d2a8b8750 .functor NOT 1, L_0x5d2d2a8b86e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a69e2e0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8b86e0;  1 drivers
v0x5d2d2a69e3e0_0 .net "a", 0 0, L_0x5d2d2a8b8e80;  alias, 1 drivers
v0x5d2d2a69e4a0_0 .net "b", 0 0, L_0x5d2d2a8b8f20;  alias, 1 drivers
v0x5d2d2a69e570_0 .net "out", 0 0, L_0x5d2d2a8b8750;  alias, 1 drivers
S_0x5d2d2a69e6b0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a69d830;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8b87c0 .functor NOT 1, L_0x5d2d2a8b8750, C4<0>, C4<0>, C4<0>;
v0x5d2d2a69e900_0 .net "a", 0 0, L_0x5d2d2a8b8750;  alias, 1 drivers
v0x5d2d2a69e9d0_0 .net "out", 0 0, L_0x5d2d2a8b87c0;  alias, 1 drivers
S_0x5d2d2a69f030 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a69d5a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8b82e0 .functor AND 1, L_0x5d2d2a8b8e80, L_0x5d2d2a8b8f20, C4<1>, C4<1>;
L_0x5d2d2a8b8470 .functor NOT 1, L_0x5d2d2a8b82e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a69f260_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8b82e0;  1 drivers
v0x5d2d2a69f360_0 .net "a", 0 0, L_0x5d2d2a8b8e80;  alias, 1 drivers
v0x5d2d2a69f470_0 .net "b", 0 0, L_0x5d2d2a8b8f20;  alias, 1 drivers
v0x5d2d2a69f560_0 .net "out", 0 0, L_0x5d2d2a8b8470;  alias, 1 drivers
S_0x5d2d2a69f660 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a69d5a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8b8aa0 .functor AND 1, L_0x5d2d2a8b8a30, L_0x5d2d2a8b89c0, C4<1>, C4<1>;
L_0x5d2d2a8b8ba0 .functor NOT 1, L_0x5d2d2a8b8aa0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a69f890_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8b8aa0;  1 drivers
v0x5d2d2a69f970_0 .net "a", 0 0, L_0x5d2d2a8b8a30;  alias, 1 drivers
v0x5d2d2a69fa30_0 .net "b", 0 0, L_0x5d2d2a8b89c0;  alias, 1 drivers
v0x5d2d2a69fb20_0 .net "out", 0 0, L_0x5d2d2a8b8ba0;  alias, 1 drivers
S_0x5d2d2a69fc40 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a69d5a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8b8c10 .functor AND 1, L_0x5d2d2a8b9100, L_0x5d2d2a8b89c0, C4<1>, C4<1>;
L_0x5d2d2a8b8d10 .functor NOT 1, L_0x5d2d2a8b8c10, C4<0>, C4<0>, C4<0>;
v0x5d2d2a69fe70_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8b8c10;  1 drivers
v0x5d2d2a69ff70_0 .net "a", 0 0, L_0x5d2d2a8b9100;  alias, 1 drivers
v0x5d2d2a6a0030_0 .net "b", 0 0, L_0x5d2d2a8b89c0;  alias, 1 drivers
v0x5d2d2a6a00d0_0 .net "out", 0 0, L_0x5d2d2a8b8d10;  alias, 1 drivers
S_0x5d2d2a6a01f0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a69d5a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8b84e0 .functor NOT 1, L_0x5d2d2a8b8470, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6a0460_0 .net "a", 0 0, L_0x5d2d2a8b8470;  alias, 1 drivers
v0x5d2d2a6a0520_0 .net "out", 0 0, L_0x5d2d2a8b84e0;  alias, 1 drivers
S_0x5d2d2a6a0620 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a69d5a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8b85e0 .functor NOT 1, L_0x5d2d2a8b9010, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6a0840_0 .net "a", 0 0, L_0x5d2d2a8b9010;  alias, 1 drivers
v0x5d2d2a6a0920_0 .net "out", 0 0, L_0x5d2d2a8b85e0;  alias, 1 drivers
S_0x5d2d2a6a0a70 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a69d5a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8b8a30 .functor NOT 1, L_0x5d2d2a8b9100, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6a0c90_0 .net "a", 0 0, L_0x5d2d2a8b9100;  alias, 1 drivers
v0x5d2d2a6a0d50_0 .net "out", 0 0, L_0x5d2d2a8b8a30;  alias, 1 drivers
S_0x5d2d2a6a0e10 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a69d5a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8b8d80 .functor NOT 1, L_0x5d2d2a8b8d10, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6a1030_0 .net "a", 0 0, L_0x5d2d2a8b8d10;  alias, 1 drivers
v0x5d2d2a6a1120_0 .net "out", 0 0, L_0x5d2d2a8b8d80;  alias, 1 drivers
S_0x5d2d2a6a1c90 .scope generate, "rcpa2Loop[7]" "rcpa2Loop[7]" 4 16, 4 16 0, S_0x5d2d2a681470;
 .timescale -9 -12;
P_0x5d2d2a6a1e90 .param/l "i" 0 4 16, +C4<0111>;
S_0x5d2d2a6a1f70 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a6a1c90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a6a5bf0_0 .net "Y", 0 0, L_0x5d2d2a8b7b50;  1 drivers
v0x5d2d2a6a5d20_0 .net "a", 0 0, L_0x5d2d2a8b8060;  1 drivers
v0x5d2d2a6a5de0_0 .net "b", 0 0, L_0x5d2d2a8b8100;  1 drivers
v0x5d2d2a6a5eb0_0 .net "cIn", 0 0, L_0x5d2d2a8b81a0;  1 drivers
v0x5d2d2a6a5f80_0 .net "cOut", 0 0, L_0x5d2d2a8b7f10;  1 drivers
v0x5d2d2a6a6020_0 .net "fIn", 0 0, L_0x5d2d2a8b8240;  1 drivers
v0x5d2d2a6a6110_0 .net "fOut", 0 0, L_0x5d2d2a8b7670;  1 drivers
v0x5d2d2a6a61b0_0 .net "notCIn", 0 0, L_0x5d2d2a8b7770;  1 drivers
v0x5d2d2a6a6250_0 .net "notCOut", 0 0, L_0x5d2d2a8b7ea0;  1 drivers
v0x5d2d2a6a6380_0 .net "notFIn", 0 0, L_0x5d2d2a8b7bc0;  1 drivers
v0x5d2d2a6a6470_0 .net "notFOut", 0 0, L_0x5d2d2a8b7600;  1 drivers
v0x5d2d2a6a6560_0 .net "s", 0 0, L_0x5d2d2a8b7d30;  1 drivers
S_0x5d2d2a6a2200 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a6a1f70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a6a3490_0 .net "a", 0 0, L_0x5d2d2a8b8060;  alias, 1 drivers
v0x5d2d2a6a3560_0 .net "b", 0 0, L_0x5d2d2a8b8100;  alias, 1 drivers
v0x5d2d2a6a3630_0 .net "c", 0 0, L_0x5d2d2a8b7770;  alias, 1 drivers
v0x5d2d2a6a3730_0 .net "node1", 0 0, L_0x5d2d2a8b78e0;  1 drivers
v0x5d2d2a6a3820_0 .net "node2", 0 0, L_0x5d2d2a8b7950;  1 drivers
v0x5d2d2a6a3960_0 .net "out", 0 0, L_0x5d2d2a8b7b50;  alias, 1 drivers
S_0x5d2d2a6a2470 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a6a2200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8b7a50 .functor AND 1, L_0x5d2d2a8b7950, L_0x5d2d2a8b7770, C4<1>, C4<1>;
L_0x5d2d2a8b7b50 .functor NOT 1, L_0x5d2d2a8b7a50, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6a26e0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8b7a50;  1 drivers
v0x5d2d2a6a27e0_0 .net "a", 0 0, L_0x5d2d2a8b7950;  alias, 1 drivers
v0x5d2d2a6a28a0_0 .net "b", 0 0, L_0x5d2d2a8b7770;  alias, 1 drivers
v0x5d2d2a6a2940_0 .net "out", 0 0, L_0x5d2d2a8b7b50;  alias, 1 drivers
S_0x5d2d2a6a2a80 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a6a2200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8b7870 .functor OR 1, L_0x5d2d2a8b8060, L_0x5d2d2a8b8100, C4<0>, C4<0>;
L_0x5d2d2a8b78e0 .functor NOT 1, L_0x5d2d2a8b7870, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6a2cb0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8b7870;  1 drivers
v0x5d2d2a6a2db0_0 .net "a", 0 0, L_0x5d2d2a8b8060;  alias, 1 drivers
v0x5d2d2a6a2e70_0 .net "b", 0 0, L_0x5d2d2a8b8100;  alias, 1 drivers
v0x5d2d2a6a2f40_0 .net "out", 0 0, L_0x5d2d2a8b78e0;  alias, 1 drivers
S_0x5d2d2a6a3080 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a6a2200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8b7950 .functor NOT 1, L_0x5d2d2a8b78e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6a32d0_0 .net "a", 0 0, L_0x5d2d2a8b78e0;  alias, 1 drivers
v0x5d2d2a6a33a0_0 .net "out", 0 0, L_0x5d2d2a8b7950;  alias, 1 drivers
S_0x5d2d2a6a3a00 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a6a1f70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8b7590 .functor AND 1, L_0x5d2d2a8b8060, L_0x5d2d2a8b8100, C4<1>, C4<1>;
L_0x5d2d2a8b7600 .functor NOT 1, L_0x5d2d2a8b7590, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6a3c30_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8b7590;  1 drivers
v0x5d2d2a6a3d30_0 .net "a", 0 0, L_0x5d2d2a8b8060;  alias, 1 drivers
v0x5d2d2a6a3e40_0 .net "b", 0 0, L_0x5d2d2a8b8100;  alias, 1 drivers
v0x5d2d2a6a3f30_0 .net "out", 0 0, L_0x5d2d2a8b7600;  alias, 1 drivers
S_0x5d2d2a6a4030 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a6a1f70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8b7c30 .functor AND 1, L_0x5d2d2a8b7bc0, L_0x5d2d2a8b7b50, C4<1>, C4<1>;
L_0x5d2d2a8b7d30 .functor NOT 1, L_0x5d2d2a8b7c30, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6a4260_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8b7c30;  1 drivers
v0x5d2d2a6a4340_0 .net "a", 0 0, L_0x5d2d2a8b7bc0;  alias, 1 drivers
v0x5d2d2a6a4400_0 .net "b", 0 0, L_0x5d2d2a8b7b50;  alias, 1 drivers
v0x5d2d2a6a44f0_0 .net "out", 0 0, L_0x5d2d2a8b7d30;  alias, 1 drivers
S_0x5d2d2a6a4610 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a6a1f70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8b7da0 .functor AND 1, L_0x5d2d2a8b8240, L_0x5d2d2a8b7b50, C4<1>, C4<1>;
L_0x5d2d2a8b7ea0 .functor NOT 1, L_0x5d2d2a8b7da0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6a4840_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8b7da0;  1 drivers
v0x5d2d2a6a4940_0 .net "a", 0 0, L_0x5d2d2a8b8240;  alias, 1 drivers
v0x5d2d2a6a4a00_0 .net "b", 0 0, L_0x5d2d2a8b7b50;  alias, 1 drivers
v0x5d2d2a6a4aa0_0 .net "out", 0 0, L_0x5d2d2a8b7ea0;  alias, 1 drivers
S_0x5d2d2a6a4bc0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a6a1f70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8b7670 .functor NOT 1, L_0x5d2d2a8b7600, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6a4e30_0 .net "a", 0 0, L_0x5d2d2a8b7600;  alias, 1 drivers
v0x5d2d2a6a4ef0_0 .net "out", 0 0, L_0x5d2d2a8b7670;  alias, 1 drivers
S_0x5d2d2a6a4ff0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a6a1f70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8b7770 .functor NOT 1, L_0x5d2d2a8b81a0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6a5210_0 .net "a", 0 0, L_0x5d2d2a8b81a0;  alias, 1 drivers
v0x5d2d2a6a52f0_0 .net "out", 0 0, L_0x5d2d2a8b7770;  alias, 1 drivers
S_0x5d2d2a6a5440 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a6a1f70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8b7bc0 .functor NOT 1, L_0x5d2d2a8b8240, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6a5660_0 .net "a", 0 0, L_0x5d2d2a8b8240;  alias, 1 drivers
v0x5d2d2a6a5720_0 .net "out", 0 0, L_0x5d2d2a8b7bc0;  alias, 1 drivers
S_0x5d2d2a6a57e0 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a6a1f70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8b7f10 .functor NOT 1, L_0x5d2d2a8b7ea0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6a5a00_0 .net "a", 0 0, L_0x5d2d2a8b7ea0;  alias, 1 drivers
v0x5d2d2a6a5af0_0 .net "out", 0 0, L_0x5d2d2a8b7f10;  alias, 1 drivers
S_0x5d2d2a6a6e10 .scope module, "nBitRippleCarryAdderInst" "nBitRippleCarryAdder" 3 23, 8 3 0, S_0x5d2d2a680dd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 8 "A";
    .port_info 3 /INPUT 8 "B";
    .port_info 4 /INPUT 1 "cin";
P_0x5d2d2a6a6ff0 .param/l "N" 0 8 3, +C4<00000000000000000000000000001000>;
L_0x5d2d2a8c2300 .functor BUFZ 8, L_0x5d2d2a8c1b40, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5d2d2a6ad320_0 .net "A", 7 0, L_0x5d2d2a8c2630;  1 drivers
v0x5d2d2a6ad420_0 .net "B", 7 0, L_0x5d2d2a8c26d0;  1 drivers
v0x5d2d2a6ad500_0 .net "carryMiddle", 7 0, L_0x5d2d2a8c1350;  1 drivers
v0x5d2d2a6ad5c0_0 .net "cin", 0 0, L_0x5d2d2a8bf6f0;  alias, 1 drivers
v0x5d2d2a6ad6b0_0 .net "cout", 0 0, L_0x5d2d2a8c23c0;  alias, 1 drivers
v0x5d2d2a6ad7c0_0 .net "sum", 7 0, L_0x5d2d2a8c2300;  1 drivers
v0x5d2d2a6ad8a0_0 .net "sum11", 7 0, L_0x5d2d2a8c1b40;  1 drivers
L_0x5d2d2a8bfc30 .part L_0x5d2d2a8c2630, 0, 1;
L_0x5d2d2a8bfcd0 .part L_0x5d2d2a8c26d0, 0, 1;
L_0x5d2d2a8bfe50 .part L_0x5d2d2a8c2630, 1, 1;
L_0x5d2d2a8bff40 .part L_0x5d2d2a8c26d0, 1, 1;
L_0x5d2d2a8c0030 .part L_0x5d2d2a8c1350, 0, 1;
L_0x5d2d2a8c02a0 .part L_0x5d2d2a8c2630, 2, 1;
L_0x5d2d2a8c0380 .part L_0x5d2d2a8c26d0, 2, 1;
L_0x5d2d2a8c0420 .part L_0x5d2d2a8c1350, 1, 1;
L_0x5d2d2a8c0730 .part L_0x5d2d2a8c2630, 3, 1;
L_0x5d2d2a8c07d0 .part L_0x5d2d2a8c26d0, 3, 1;
L_0x5d2d2a8c08d0 .part L_0x5d2d2a8c1350, 2, 1;
L_0x5d2d2a8c0a50 .part L_0x5d2d2a8c2630, 4, 1;
L_0x5d2d2a8c0b60 .part L_0x5d2d2a8c26d0, 4, 1;
L_0x5d2d2a8c0c00 .part L_0x5d2d2a8c1350, 3, 1;
L_0x5d2d2a8c0db0 .part L_0x5d2d2a8c2630, 5, 1;
L_0x5d2d2a8c0e50 .part L_0x5d2d2a8c26d0, 5, 1;
L_0x5d2d2a8c0f80 .part L_0x5d2d2a8c1350, 4, 1;
L_0x5d2d2a8c12b0 .part L_0x5d2d2a8c2630, 6, 1;
L_0x5d2d2a8c13f0 .part L_0x5d2d2a8c26d0, 6, 1;
L_0x5d2d2a8c1490 .part L_0x5d2d2a8c1350, 5, 1;
LS_0x5d2d2a8c1350_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a8bfbc0, L_0x5d2d2a8bfde0, L_0x5d2d2a8c0140, L_0x5d2d2a8c05d0;
LS_0x5d2d2a8c1350_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a8c09e0, L_0x5d2d2a8c0ca0, L_0x5d2d2a8c10f0, L_0x5d2d2a8c16b0;
L_0x5d2d2a8c1350 .concat8 [ 4 4 0 0], LS_0x5d2d2a8c1350_0_0, LS_0x5d2d2a8c1350_0_4;
LS_0x5d2d2a8c1b40_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a8bf790, L_0x5d2d2a8bfd70, L_0x5d2d2a8c00d0, L_0x5d2d2a8c0560;
LS_0x5d2d2a8c1b40_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a8c0970, L_0x5d2d2a8c0af0, L_0x5d2d2a8c1020, L_0x5d2d2a8c15e0;
L_0x5d2d2a8c1b40 .concat8 [ 4 4 0 0], LS_0x5d2d2a8c1b40_0_0, LS_0x5d2d2a8c1b40_0_4;
L_0x5d2d2a8c1530 .part L_0x5d2d2a8c2630, 7, 1;
L_0x5d2d2a8c1f70 .part L_0x5d2d2a8c26d0, 7, 1;
L_0x5d2d2a8c1eb0 .part L_0x5d2d2a8c1350, 6, 1;
L_0x5d2d2a8c23c0 .part L_0x5d2d2a8c1350, 7, 1;
S_0x5d2d2a6a71d0 .scope generate, "genAdder[0]" "genAdder[0]" 8 9, 8 9 0, S_0x5d2d2a6a6e10;
 .timescale -9 -12;
P_0x5d2d2a6a73d0 .param/l "i" 0 8 9, +C4<00>;
S_0x5d2d2a6a74b0 .scope generate, "genblk2" "genblk2" 8 10, 8 10 0, S_0x5d2d2a6a71d0;
 .timescale -9 -12;
S_0x5d2d2a6a7690 .scope module, "f" "FA" 8 11, 9 33 0, S_0x5d2d2a6a74b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a8bf790 .udp UDP_sumOut, L_0x5d2d2a8bfc30, L_0x5d2d2a8bfcd0, L_0x5d2d2a8bf6f0;
L_0x5d2d2a8bfbc0 .udp UDP_carryOut, L_0x5d2d2a8bfc30, L_0x5d2d2a8bfcd0, L_0x5d2d2a8bf6f0;
v0x5d2d2a6a7940_0 .net "A", 0 0, L_0x5d2d2a8bfc30;  1 drivers
v0x5d2d2a6a7a20_0 .net "B", 0 0, L_0x5d2d2a8bfcd0;  1 drivers
v0x5d2d2a6a7ae0_0 .net "Cin", 0 0, L_0x5d2d2a8bf6f0;  alias, 1 drivers
v0x5d2d2a6a7be0_0 .net "Cout", 0 0, L_0x5d2d2a8bfbc0;  1 drivers
v0x5d2d2a6a7c80_0 .net "sum", 0 0, L_0x5d2d2a8bf790;  1 drivers
S_0x5d2d2a6a7e10 .scope generate, "genAdder[1]" "genAdder[1]" 8 9, 8 9 0, S_0x5d2d2a6a6e10;
 .timescale -9 -12;
P_0x5d2d2a6a8030 .param/l "i" 0 8 9, +C4<01>;
S_0x5d2d2a6a80f0 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a6a7e10;
 .timescale -9 -12;
S_0x5d2d2a6a82d0 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a6a80f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a8bfd70 .udp UDP_sumOut, L_0x5d2d2a8bfe50, L_0x5d2d2a8bff40, L_0x5d2d2a8c0030;
L_0x5d2d2a8bfde0 .udp UDP_carryOut, L_0x5d2d2a8bfe50, L_0x5d2d2a8bff40, L_0x5d2d2a8c0030;
v0x5d2d2a6a8550_0 .net "A", 0 0, L_0x5d2d2a8bfe50;  1 drivers
v0x5d2d2a6a8630_0 .net "B", 0 0, L_0x5d2d2a8bff40;  1 drivers
v0x5d2d2a6a86f0_0 .net "Cin", 0 0, L_0x5d2d2a8c0030;  1 drivers
v0x5d2d2a6a87c0_0 .net "Cout", 0 0, L_0x5d2d2a8bfde0;  1 drivers
v0x5d2d2a6a8880_0 .net "sum", 0 0, L_0x5d2d2a8bfd70;  1 drivers
S_0x5d2d2a6a8a30 .scope generate, "genAdder[2]" "genAdder[2]" 8 9, 8 9 0, S_0x5d2d2a6a6e10;
 .timescale -9 -12;
P_0x5d2d2a6a8c30 .param/l "i" 0 8 9, +C4<010>;
S_0x5d2d2a6a8cf0 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a6a8a30;
 .timescale -9 -12;
S_0x5d2d2a6a8ed0 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a6a8cf0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a8c00d0 .udp UDP_sumOut, L_0x5d2d2a8c02a0, L_0x5d2d2a8c0380, L_0x5d2d2a8c0420;
L_0x5d2d2a8c0140 .udp UDP_carryOut, L_0x5d2d2a8c02a0, L_0x5d2d2a8c0380, L_0x5d2d2a8c0420;
v0x5d2d2a6a9180_0 .net "A", 0 0, L_0x5d2d2a8c02a0;  1 drivers
v0x5d2d2a6a9260_0 .net "B", 0 0, L_0x5d2d2a8c0380;  1 drivers
v0x5d2d2a6a9320_0 .net "Cin", 0 0, L_0x5d2d2a8c0420;  1 drivers
v0x5d2d2a6a93f0_0 .net "Cout", 0 0, L_0x5d2d2a8c0140;  1 drivers
v0x5d2d2a6a94b0_0 .net "sum", 0 0, L_0x5d2d2a8c00d0;  1 drivers
S_0x5d2d2a6a9660 .scope generate, "genAdder[3]" "genAdder[3]" 8 9, 8 9 0, S_0x5d2d2a6a6e10;
 .timescale -9 -12;
P_0x5d2d2a6a9860 .param/l "i" 0 8 9, +C4<011>;
S_0x5d2d2a6a9940 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a6a9660;
 .timescale -9 -12;
S_0x5d2d2a6a9b20 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a6a9940;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a8c0560 .udp UDP_sumOut, L_0x5d2d2a8c0730, L_0x5d2d2a8c07d0, L_0x5d2d2a8c08d0;
L_0x5d2d2a8c05d0 .udp UDP_carryOut, L_0x5d2d2a8c0730, L_0x5d2d2a8c07d0, L_0x5d2d2a8c08d0;
v0x5d2d2a6a9da0_0 .net "A", 0 0, L_0x5d2d2a8c0730;  1 drivers
v0x5d2d2a6a9e80_0 .net "B", 0 0, L_0x5d2d2a8c07d0;  1 drivers
v0x5d2d2a6a9f40_0 .net "Cin", 0 0, L_0x5d2d2a8c08d0;  1 drivers
v0x5d2d2a6aa010_0 .net "Cout", 0 0, L_0x5d2d2a8c05d0;  1 drivers
v0x5d2d2a6aa0d0_0 .net "sum", 0 0, L_0x5d2d2a8c0560;  1 drivers
S_0x5d2d2a6aa280 .scope generate, "genAdder[4]" "genAdder[4]" 8 9, 8 9 0, S_0x5d2d2a6a6e10;
 .timescale -9 -12;
P_0x5d2d2a6aa4d0 .param/l "i" 0 8 9, +C4<0100>;
S_0x5d2d2a6aa5b0 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a6aa280;
 .timescale -9 -12;
S_0x5d2d2a6aa790 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a6aa5b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a8c0970 .udp UDP_sumOut, L_0x5d2d2a8c0a50, L_0x5d2d2a8c0b60, L_0x5d2d2a8c0c00;
L_0x5d2d2a8c09e0 .udp UDP_carryOut, L_0x5d2d2a8c0a50, L_0x5d2d2a8c0b60, L_0x5d2d2a8c0c00;
v0x5d2d2a6aaa10_0 .net "A", 0 0, L_0x5d2d2a8c0a50;  1 drivers
v0x5d2d2a6aaaf0_0 .net "B", 0 0, L_0x5d2d2a8c0b60;  1 drivers
v0x5d2d2a6aabb0_0 .net "Cin", 0 0, L_0x5d2d2a8c0c00;  1 drivers
v0x5d2d2a6aac50_0 .net "Cout", 0 0, L_0x5d2d2a8c09e0;  1 drivers
v0x5d2d2a6aad10_0 .net "sum", 0 0, L_0x5d2d2a8c0970;  1 drivers
S_0x5d2d2a6aaec0 .scope generate, "genAdder[5]" "genAdder[5]" 8 9, 8 9 0, S_0x5d2d2a6a6e10;
 .timescale -9 -12;
P_0x5d2d2a6ab0c0 .param/l "i" 0 8 9, +C4<0101>;
S_0x5d2d2a6ab1a0 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a6aaec0;
 .timescale -9 -12;
S_0x5d2d2a6ab380 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a6ab1a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a8c0af0 .udp UDP_sumOut, L_0x5d2d2a8c0db0, L_0x5d2d2a8c0e50, L_0x5d2d2a8c0f80;
L_0x5d2d2a8c0ca0 .udp UDP_carryOut, L_0x5d2d2a8c0db0, L_0x5d2d2a8c0e50, L_0x5d2d2a8c0f80;
v0x5d2d2a6ab600_0 .net "A", 0 0, L_0x5d2d2a8c0db0;  1 drivers
v0x5d2d2a6ab6e0_0 .net "B", 0 0, L_0x5d2d2a8c0e50;  1 drivers
v0x5d2d2a6ab7a0_0 .net "Cin", 0 0, L_0x5d2d2a8c0f80;  1 drivers
v0x5d2d2a6ab870_0 .net "Cout", 0 0, L_0x5d2d2a8c0ca0;  1 drivers
v0x5d2d2a6ab930_0 .net "sum", 0 0, L_0x5d2d2a8c0af0;  1 drivers
S_0x5d2d2a6abae0 .scope generate, "genAdder[6]" "genAdder[6]" 8 9, 8 9 0, S_0x5d2d2a6a6e10;
 .timescale -9 -12;
P_0x5d2d2a6abce0 .param/l "i" 0 8 9, +C4<0110>;
S_0x5d2d2a6abdc0 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a6abae0;
 .timescale -9 -12;
S_0x5d2d2a6abfa0 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a6abdc0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a8c1020 .udp UDP_sumOut, L_0x5d2d2a8c12b0, L_0x5d2d2a8c13f0, L_0x5d2d2a8c1490;
L_0x5d2d2a8c10f0 .udp UDP_carryOut, L_0x5d2d2a8c12b0, L_0x5d2d2a8c13f0, L_0x5d2d2a8c1490;
v0x5d2d2a6ac220_0 .net "A", 0 0, L_0x5d2d2a8c12b0;  1 drivers
v0x5d2d2a6ac300_0 .net "B", 0 0, L_0x5d2d2a8c13f0;  1 drivers
v0x5d2d2a6ac3c0_0 .net "Cin", 0 0, L_0x5d2d2a8c1490;  1 drivers
v0x5d2d2a6ac490_0 .net "Cout", 0 0, L_0x5d2d2a8c10f0;  1 drivers
v0x5d2d2a6ac550_0 .net "sum", 0 0, L_0x5d2d2a8c1020;  1 drivers
S_0x5d2d2a6ac700 .scope generate, "genAdder[7]" "genAdder[7]" 8 9, 8 9 0, S_0x5d2d2a6a6e10;
 .timescale -9 -12;
P_0x5d2d2a6ac900 .param/l "i" 0 8 9, +C4<0111>;
S_0x5d2d2a6ac9e0 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a6ac700;
 .timescale -9 -12;
S_0x5d2d2a6acbc0 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a6ac9e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a8c15e0 .udp UDP_sumOut, L_0x5d2d2a8c1530, L_0x5d2d2a8c1f70, L_0x5d2d2a8c1eb0;
L_0x5d2d2a8c16b0 .udp UDP_carryOut, L_0x5d2d2a8c1530, L_0x5d2d2a8c1f70, L_0x5d2d2a8c1eb0;
v0x5d2d2a6ace40_0 .net "A", 0 0, L_0x5d2d2a8c1530;  1 drivers
v0x5d2d2a6acf20_0 .net "B", 0 0, L_0x5d2d2a8c1f70;  1 drivers
v0x5d2d2a6acfe0_0 .net "Cin", 0 0, L_0x5d2d2a8c1eb0;  1 drivers
v0x5d2d2a6ad0b0_0 .net "Cout", 0 0, L_0x5d2d2a8c16b0;  1 drivers
v0x5d2d2a6ad170_0 .net "sum", 0 0, L_0x5d2d2a8c15e0;  1 drivers
S_0x5d2d2a6adf70 .scope module, "HybridAdderLayer3_8" "HybridAdder" 2 250, 3 1 0, S_0x5d2d2a3c7af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /OUTPUT 16 "sum";
    .port_info 3 /OUTPUT 1 "cout";
P_0x5d2d2a6ae150 .param/l "N1" 0 3 1, +C4<00000000000000000000000000001000>;
P_0x5d2d2a6ae190 .param/l "N2" 0 3 1, +C4<00000000000000000000000000001000>;
P_0x5d2d2a6ae1d0 .param/l "addOrSub" 0 3 1, +C4<00000000000000000000000000000001>;
v0x5d2d2a6dada0_0 .net "A", 15 0, L_0x5d2d2a84df70;  alias, 1 drivers
v0x5d2d2a6daed0_0 .net "B", 15 0, L_0x5d2d2a8654c0;  alias, 1 drivers
v0x5d2d2a6dafe0_0 .net "cout", 0 0, L_0x5d2d2a8cddb0;  1 drivers
v0x5d2d2a6db080_0 .net "fn", 0 0, L_0x5d2d2a8cb2a0;  1 drivers
v0x5d2d2a6db120_0 .net "selectedB", 15 0, L_0x5d2d2a8c27e0;  1 drivers
v0x5d2d2a6db210_0 .net "sum", 15 0, L_0x5d2d2a8cdb10;  alias, 1 drivers
L_0x5d2d2a8cb630 .part L_0x5d2d2a84df70, 0, 8;
L_0x5d2d2a8cb6d0 .part L_0x5d2d2a8c27e0, 0, 8;
L_0x5d2d2a8cdb10 .concat8 [ 8 8 0 0], L_0x5d2d2a8cad30, L_0x5d2d2a8cdcf0;
L_0x5d2d2a8ce020 .part L_0x5d2d2a84df70, 8, 8;
L_0x5d2d2a8ce1d0 .part L_0x5d2d2a8c27e0, 8, 8;
S_0x5d2d2a6ae410 .scope generate, "genblk2" "genblk2" 3 10, 3 10 0, S_0x5d2d2a6adf70;
 .timescale -9 -12;
L_0x5d2d2a8c2770 .functor NOT 16, L_0x5d2d2a8654c0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5d2d2a6ae610_0 .net *"_ivl_0", 15 0, L_0x5d2d2a8c2770;  1 drivers
L_0x7347fc2c2ba0 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6ae710_0 .net/2u *"_ivl_2", 15 0, L_0x7347fc2c2ba0;  1 drivers
L_0x5d2d2a8c27e0 .arith/sum 16, L_0x5d2d2a8c2770, L_0x7347fc2c2ba0;
S_0x5d2d2a6ae7f0 .scope module, "nBitRcpa2Inst" "nBitRcpa2" 3 17, 4 1 0, S_0x5d2d2a6adf70;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /OUTPUT 8 "sum";
    .port_info 3 /OUTPUT 1 "fn";
P_0x5d2d2a6ae9f0 .param/l "N" 0 4 1, +C4<00000000000000000000000000001000>;
v0x5d2d2a6d39e0_0 .net "A", 7 0, L_0x5d2d2a8cb630;  1 drivers
v0x5d2d2a6d3ae0_0 .net "B", 7 0, L_0x5d2d2a8cb6d0;  1 drivers
v0x5d2d2a6d3bc0_0 .net "F", 8 0, L_0x5d2d2a8cb460;  1 drivers
v0x5d2d2a6d3c80_0 .net *"_ivl_85", 0 0, L_0x5d2d2a8cb3c0;  1 drivers
L_0x7347fc2c2be8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6d3d60_0 .net/2u *"_ivl_89", 0 0, L_0x7347fc2c2be8;  1 drivers
v0x5d2d2a6d3e90_0 .net "carry", 8 0, L_0x5d2d2a8cb200;  1 drivers
v0x5d2d2a6d3f70_0 .net "fn", 0 0, L_0x5d2d2a8cb2a0;  alias, 1 drivers
v0x5d2d2a6d4030_0 .net "sum", 7 0, L_0x5d2d2a8cad30;  1 drivers
L_0x5d2d2a8c32d0 .part L_0x5d2d2a8cb630, 7, 1;
L_0x5d2d2a8c3370 .part L_0x5d2d2a8cb6d0, 7, 1;
L_0x5d2d2a8c3410 .part L_0x5d2d2a8cb200, 8, 1;
L_0x5d2d2a8c34b0 .part L_0x5d2d2a8cb460, 7, 1;
L_0x5d2d2a8c40f0 .part L_0x5d2d2a8cb630, 6, 1;
L_0x5d2d2a8c4190 .part L_0x5d2d2a8cb6d0, 6, 1;
L_0x5d2d2a8c4280 .part L_0x5d2d2a8cb200, 7, 1;
L_0x5d2d2a8c4370 .part L_0x5d2d2a8cb460, 6, 1;
L_0x5d2d2a8c52e0 .part L_0x5d2d2a8cb630, 5, 1;
L_0x5d2d2a8c5380 .part L_0x5d2d2a8cb6d0, 5, 1;
L_0x5d2d2a8c5480 .part L_0x5d2d2a8cb200, 6, 1;
L_0x5d2d2a8c5520 .part L_0x5d2d2a8cb460, 5, 1;
L_0x5d2d2a8c6450 .part L_0x5d2d2a8cb630, 4, 1;
L_0x5d2d2a8c6580 .part L_0x5d2d2a8cb6d0, 4, 1;
L_0x5d2d2a8c66b0 .part L_0x5d2d2a8cb200, 5, 1;
L_0x5d2d2a8c67e0 .part L_0x5d2d2a8cb460, 4, 1;
L_0x5d2d2a8c7750 .part L_0x5d2d2a8cb630, 3, 1;
L_0x5d2d2a8c77f0 .part L_0x5d2d2a8cb6d0, 3, 1;
L_0x5d2d2a8c7930 .part L_0x5d2d2a8cb200, 4, 1;
L_0x5d2d2a8c79d0 .part L_0x5d2d2a8cb460, 3, 1;
L_0x5d2d2a8c7890 .part L_0x5d2d2a8cb630, 2, 1;
L_0x5d2d2a8c88b0 .part L_0x5d2d2a8cb6d0, 2, 1;
L_0x5d2d2a8c7a70 .part L_0x5d2d2a8cb200, 3, 1;
L_0x5d2d2a8c8a10 .part L_0x5d2d2a8cb460, 2, 1;
L_0x5d2d2a8c98f0 .part L_0x5d2d2a8cb630, 1, 1;
L_0x5d2d2a8c9990 .part L_0x5d2d2a8cb6d0, 1, 1;
L_0x5d2d2a8c8ab0 .part L_0x5d2d2a8cb200, 2, 1;
L_0x5d2d2a8c9b10 .part L_0x5d2d2a8cb460, 1, 1;
L_0x5d2d2a8ca9d0 .part L_0x5d2d2a8cb630, 0, 1;
L_0x5d2d2a8cab80 .part L_0x5d2d2a8cb6d0, 0, 1;
L_0x5d2d2a8c9bb0 .part L_0x5d2d2a8cb200, 1, 1;
L_0x5d2d2a8caf40 .part L_0x5d2d2a8cb460, 0, 1;
LS_0x5d2d2a8cad30_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a8ca650, L_0x5d2d2a8c9570, L_0x5d2d2a8c8530, L_0x5d2d2a8c73d0;
LS_0x5d2d2a8cad30_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a8c60d0, L_0x5d2d2a8c4f10, L_0x5d2d2a8c3e10, L_0x5d2d2a8c2fa0;
L_0x5d2d2a8cad30 .concat8 [ 4 4 0 0], LS_0x5d2d2a8cad30_0_0, LS_0x5d2d2a8cad30_0_4;
LS_0x5d2d2a8cb200_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a8ca890, L_0x5d2d2a8c97b0, L_0x5d2d2a8c8770, L_0x5d2d2a8c7610;
LS_0x5d2d2a8cb200_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a8c6310, L_0x5d2d2a8c5150, L_0x5d2d2a8c3ff0, L_0x5d2d2a8c3180;
LS_0x5d2d2a8cb200_0_8 .concat8 [ 1 0 0 0], L_0x5d2d2a8cb3c0;
L_0x5d2d2a8cb200 .concat8 [ 4 4 1 0], LS_0x5d2d2a8cb200_0_0, LS_0x5d2d2a8cb200_0_4, LS_0x5d2d2a8cb200_0_8;
L_0x5d2d2a8cb3c0 .part L_0x5d2d2a8cb460, 8, 1;
LS_0x5d2d2a8cb460_0_0 .concat8 [ 1 1 1 1], L_0x7347fc2c2be8, L_0x5d2d2a8c9e30, L_0x5d2d2a8c8d10, L_0x5d2d2a8c7cd0;
LS_0x5d2d2a8cb460_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a8c6b70, L_0x5d2d2a8c5870, L_0x5d2d2a8c46b0, L_0x5d2d2a8c3750;
LS_0x5d2d2a8cb460_0_8 .concat8 [ 1 0 0 0], L_0x5d2d2a8c2a00;
L_0x5d2d2a8cb460 .concat8 [ 4 4 1 0], LS_0x5d2d2a8cb460_0_0, LS_0x5d2d2a8cb460_0_4, LS_0x5d2d2a8cb460_0_8;
L_0x5d2d2a8cb2a0 .part L_0x5d2d2a8cb460, 8, 1;
S_0x5d2d2a6aeb60 .scope generate, "rcpa2Loop[0]" "rcpa2Loop[0]" 4 16, 4 16 0, S_0x5d2d2a6ae7f0;
 .timescale -9 -12;
P_0x5d2d2a6aed60 .param/l "i" 0 4 16, +C4<00>;
S_0x5d2d2a6aee40 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a6aeb60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a6b2b20_0 .net "Y", 0 0, L_0x5d2d2a8ca3f0;  1 drivers
v0x5d2d2a6b2bc0_0 .net "a", 0 0, L_0x5d2d2a8ca9d0;  1 drivers
v0x5d2d2a6b2c80_0 .net "b", 0 0, L_0x5d2d2a8cab80;  1 drivers
v0x5d2d2a6b2d50_0 .net "cIn", 0 0, L_0x5d2d2a8c9bb0;  1 drivers
v0x5d2d2a6b2e20_0 .net "cOut", 0 0, L_0x5d2d2a8ca890;  1 drivers
v0x5d2d2a6b2ec0_0 .net "fIn", 0 0, L_0x5d2d2a8caf40;  1 drivers
v0x5d2d2a6b2fb0_0 .net "fOut", 0 0, L_0x5d2d2a8c9e30;  1 drivers
v0x5d2d2a6b3050_0 .net "notCIn", 0 0, L_0x5d2d2a8c9f30;  1 drivers
v0x5d2d2a6b30f0_0 .net "notCOut", 0 0, L_0x5d2d2a8ca800;  1 drivers
v0x5d2d2a6b3220_0 .net "notFIn", 0 0, L_0x5d2d2a8ca480;  1 drivers
v0x5d2d2a6b3310_0 .net "notFOut", 0 0, L_0x5d2d2a8c9dc0;  1 drivers
v0x5d2d2a6b3400_0 .net "s", 0 0, L_0x5d2d2a8ca650;  1 drivers
S_0x5d2d2a6af0d0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a6aee40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a6b03c0_0 .net "a", 0 0, L_0x5d2d2a8ca9d0;  alias, 1 drivers
v0x5d2d2a6b0490_0 .net "b", 0 0, L_0x5d2d2a8cab80;  alias, 1 drivers
v0x5d2d2a6b0560_0 .net "c", 0 0, L_0x5d2d2a8c9f30;  alias, 1 drivers
v0x5d2d2a6b0660_0 .net "node1", 0 0, L_0x5d2d2a8ca100;  1 drivers
v0x5d2d2a6b0750_0 .net "node2", 0 0, L_0x5d2d2a8ca190;  1 drivers
v0x5d2d2a6b0890_0 .net "out", 0 0, L_0x5d2d2a8ca3f0;  alias, 1 drivers
S_0x5d2d2a6af370 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a6af0d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8ca2d0 .functor AND 1, L_0x5d2d2a8ca190, L_0x5d2d2a8c9f30, C4<1>, C4<1>;
L_0x5d2d2a8ca3f0 .functor NOT 1, L_0x5d2d2a8ca2d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6af5e0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8ca2d0;  1 drivers
v0x5d2d2a6af6e0_0 .net "a", 0 0, L_0x5d2d2a8ca190;  alias, 1 drivers
v0x5d2d2a6af7a0_0 .net "b", 0 0, L_0x5d2d2a8c9f30;  alias, 1 drivers
v0x5d2d2a6af870_0 .net "out", 0 0, L_0x5d2d2a8ca3f0;  alias, 1 drivers
S_0x5d2d2a6af9b0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a6af0d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8ca070 .functor OR 1, L_0x5d2d2a8ca9d0, L_0x5d2d2a8cab80, C4<0>, C4<0>;
L_0x5d2d2a8ca100 .functor NOT 1, L_0x5d2d2a8ca070, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6afbe0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8ca070;  1 drivers
v0x5d2d2a6afce0_0 .net "a", 0 0, L_0x5d2d2a8ca9d0;  alias, 1 drivers
v0x5d2d2a6afda0_0 .net "b", 0 0, L_0x5d2d2a8cab80;  alias, 1 drivers
v0x5d2d2a6afe70_0 .net "out", 0 0, L_0x5d2d2a8ca100;  alias, 1 drivers
S_0x5d2d2a6affb0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a6af0d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8ca190 .functor NOT 1, L_0x5d2d2a8ca100, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6b0200_0 .net "a", 0 0, L_0x5d2d2a8ca100;  alias, 1 drivers
v0x5d2d2a6b02d0_0 .net "out", 0 0, L_0x5d2d2a8ca190;  alias, 1 drivers
S_0x5d2d2a6b0930 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a6aee40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8c9a30 .functor AND 1, L_0x5d2d2a8ca9d0, L_0x5d2d2a8cab80, C4<1>, C4<1>;
L_0x5d2d2a8c9dc0 .functor NOT 1, L_0x5d2d2a8c9a30, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6b0b60_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8c9a30;  1 drivers
v0x5d2d2a6b0c60_0 .net "a", 0 0, L_0x5d2d2a8ca9d0;  alias, 1 drivers
v0x5d2d2a6b0d70_0 .net "b", 0 0, L_0x5d2d2a8cab80;  alias, 1 drivers
v0x5d2d2a6b0e60_0 .net "out", 0 0, L_0x5d2d2a8c9dc0;  alias, 1 drivers
S_0x5d2d2a6b0f60 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a6aee40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8ca530 .functor AND 1, L_0x5d2d2a8ca480, L_0x5d2d2a8ca3f0, C4<1>, C4<1>;
L_0x5d2d2a8ca650 .functor NOT 1, L_0x5d2d2a8ca530, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6b1190_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8ca530;  1 drivers
v0x5d2d2a6b1270_0 .net "a", 0 0, L_0x5d2d2a8ca480;  alias, 1 drivers
v0x5d2d2a6b1330_0 .net "b", 0 0, L_0x5d2d2a8ca3f0;  alias, 1 drivers
v0x5d2d2a6b1420_0 .net "out", 0 0, L_0x5d2d2a8ca650;  alias, 1 drivers
S_0x5d2d2a6b1540 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a6aee40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8ca6e0 .functor AND 1, L_0x5d2d2a8caf40, L_0x5d2d2a8ca3f0, C4<1>, C4<1>;
L_0x5d2d2a8ca800 .functor NOT 1, L_0x5d2d2a8ca6e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6b1770_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8ca6e0;  1 drivers
v0x5d2d2a6b1870_0 .net "a", 0 0, L_0x5d2d2a8caf40;  alias, 1 drivers
v0x5d2d2a6b1930_0 .net "b", 0 0, L_0x5d2d2a8ca3f0;  alias, 1 drivers
v0x5d2d2a6b19d0_0 .net "out", 0 0, L_0x5d2d2a8ca800;  alias, 1 drivers
S_0x5d2d2a6b1af0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a6aee40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8c9e30 .functor NOT 1, L_0x5d2d2a8c9dc0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6b1d60_0 .net "a", 0 0, L_0x5d2d2a8c9dc0;  alias, 1 drivers
v0x5d2d2a6b1e20_0 .net "out", 0 0, L_0x5d2d2a8c9e30;  alias, 1 drivers
S_0x5d2d2a6b1f20 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a6aee40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8c9f30 .functor NOT 1, L_0x5d2d2a8c9bb0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6b2140_0 .net "a", 0 0, L_0x5d2d2a8c9bb0;  alias, 1 drivers
v0x5d2d2a6b2220_0 .net "out", 0 0, L_0x5d2d2a8c9f30;  alias, 1 drivers
S_0x5d2d2a6b2370 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a6aee40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8ca480 .functor NOT 1, L_0x5d2d2a8caf40, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6b2590_0 .net "a", 0 0, L_0x5d2d2a8caf40;  alias, 1 drivers
v0x5d2d2a6b2650_0 .net "out", 0 0, L_0x5d2d2a8ca480;  alias, 1 drivers
S_0x5d2d2a6b2710 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a6aee40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8ca890 .functor NOT 1, L_0x5d2d2a8ca800, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6b2930_0 .net "a", 0 0, L_0x5d2d2a8ca800;  alias, 1 drivers
v0x5d2d2a6b2a20_0 .net "out", 0 0, L_0x5d2d2a8ca890;  alias, 1 drivers
S_0x5d2d2a6b3500 .scope generate, "rcpa2Loop[1]" "rcpa2Loop[1]" 4 16, 4 16 0, S_0x5d2d2a6ae7f0;
 .timescale -9 -12;
P_0x5d2d2a6b3720 .param/l "i" 0 4 16, +C4<01>;
S_0x5d2d2a6b37e0 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a6b3500;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a6b7460_0 .net "Y", 0 0, L_0x5d2d2a8c9310;  1 drivers
v0x5d2d2a6b7590_0 .net "a", 0 0, L_0x5d2d2a8c98f0;  1 drivers
v0x5d2d2a6b7650_0 .net "b", 0 0, L_0x5d2d2a8c9990;  1 drivers
v0x5d2d2a6b7720_0 .net "cIn", 0 0, L_0x5d2d2a8c8ab0;  1 drivers
v0x5d2d2a6b77f0_0 .net "cOut", 0 0, L_0x5d2d2a8c97b0;  1 drivers
v0x5d2d2a6b7890_0 .net "fIn", 0 0, L_0x5d2d2a8c9b10;  1 drivers
v0x5d2d2a6b7980_0 .net "fOut", 0 0, L_0x5d2d2a8c8d10;  1 drivers
v0x5d2d2a6b7a20_0 .net "notCIn", 0 0, L_0x5d2d2a8c8e50;  1 drivers
v0x5d2d2a6b7ac0_0 .net "notCOut", 0 0, L_0x5d2d2a8c9720;  1 drivers
v0x5d2d2a6b7bf0_0 .net "notFIn", 0 0, L_0x5d2d2a8c93a0;  1 drivers
v0x5d2d2a6b7ce0_0 .net "notFOut", 0 0, L_0x5d2d2a8c8ca0;  1 drivers
v0x5d2d2a6b7dd0_0 .net "s", 0 0, L_0x5d2d2a8c9570;  1 drivers
S_0x5d2d2a6b3a70 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a6b37e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a6b4d00_0 .net "a", 0 0, L_0x5d2d2a8c98f0;  alias, 1 drivers
v0x5d2d2a6b4dd0_0 .net "b", 0 0, L_0x5d2d2a8c9990;  alias, 1 drivers
v0x5d2d2a6b4ea0_0 .net "c", 0 0, L_0x5d2d2a8c8e50;  alias, 1 drivers
v0x5d2d2a6b4fa0_0 .net "node1", 0 0, L_0x5d2d2a8c9020;  1 drivers
v0x5d2d2a6b5090_0 .net "node2", 0 0, L_0x5d2d2a8c90b0;  1 drivers
v0x5d2d2a6b51d0_0 .net "out", 0 0, L_0x5d2d2a8c9310;  alias, 1 drivers
S_0x5d2d2a6b3ce0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a6b3a70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8c91f0 .functor AND 1, L_0x5d2d2a8c90b0, L_0x5d2d2a8c8e50, C4<1>, C4<1>;
L_0x5d2d2a8c9310 .functor NOT 1, L_0x5d2d2a8c91f0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6b3f50_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8c91f0;  1 drivers
v0x5d2d2a6b4050_0 .net "a", 0 0, L_0x5d2d2a8c90b0;  alias, 1 drivers
v0x5d2d2a6b4110_0 .net "b", 0 0, L_0x5d2d2a8c8e50;  alias, 1 drivers
v0x5d2d2a6b41b0_0 .net "out", 0 0, L_0x5d2d2a8c9310;  alias, 1 drivers
S_0x5d2d2a6b42f0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a6b3a70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8c8f90 .functor OR 1, L_0x5d2d2a8c98f0, L_0x5d2d2a8c9990, C4<0>, C4<0>;
L_0x5d2d2a8c9020 .functor NOT 1, L_0x5d2d2a8c8f90, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6b4520_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8c8f90;  1 drivers
v0x5d2d2a6b4620_0 .net "a", 0 0, L_0x5d2d2a8c98f0;  alias, 1 drivers
v0x5d2d2a6b46e0_0 .net "b", 0 0, L_0x5d2d2a8c9990;  alias, 1 drivers
v0x5d2d2a6b47b0_0 .net "out", 0 0, L_0x5d2d2a8c9020;  alias, 1 drivers
S_0x5d2d2a6b48f0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a6b3a70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8c90b0 .functor NOT 1, L_0x5d2d2a8c9020, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6b4b40_0 .net "a", 0 0, L_0x5d2d2a8c9020;  alias, 1 drivers
v0x5d2d2a6b4c10_0 .net "out", 0 0, L_0x5d2d2a8c90b0;  alias, 1 drivers
S_0x5d2d2a6b5270 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a6b37e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8c8950 .functor AND 1, L_0x5d2d2a8c98f0, L_0x5d2d2a8c9990, C4<1>, C4<1>;
L_0x5d2d2a8c8ca0 .functor NOT 1, L_0x5d2d2a8c8950, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6b54a0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8c8950;  1 drivers
v0x5d2d2a6b55a0_0 .net "a", 0 0, L_0x5d2d2a8c98f0;  alias, 1 drivers
v0x5d2d2a6b56b0_0 .net "b", 0 0, L_0x5d2d2a8c9990;  alias, 1 drivers
v0x5d2d2a6b57a0_0 .net "out", 0 0, L_0x5d2d2a8c8ca0;  alias, 1 drivers
S_0x5d2d2a6b58a0 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a6b37e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8c9450 .functor AND 1, L_0x5d2d2a8c93a0, L_0x5d2d2a8c9310, C4<1>, C4<1>;
L_0x5d2d2a8c9570 .functor NOT 1, L_0x5d2d2a8c9450, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6b5ad0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8c9450;  1 drivers
v0x5d2d2a6b5bb0_0 .net "a", 0 0, L_0x5d2d2a8c93a0;  alias, 1 drivers
v0x5d2d2a6b5c70_0 .net "b", 0 0, L_0x5d2d2a8c9310;  alias, 1 drivers
v0x5d2d2a6b5d60_0 .net "out", 0 0, L_0x5d2d2a8c9570;  alias, 1 drivers
S_0x5d2d2a6b5e80 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a6b37e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8c9600 .functor AND 1, L_0x5d2d2a8c9b10, L_0x5d2d2a8c9310, C4<1>, C4<1>;
L_0x5d2d2a8c9720 .functor NOT 1, L_0x5d2d2a8c9600, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6b60b0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8c9600;  1 drivers
v0x5d2d2a6b61b0_0 .net "a", 0 0, L_0x5d2d2a8c9b10;  alias, 1 drivers
v0x5d2d2a6b6270_0 .net "b", 0 0, L_0x5d2d2a8c9310;  alias, 1 drivers
v0x5d2d2a6b6310_0 .net "out", 0 0, L_0x5d2d2a8c9720;  alias, 1 drivers
S_0x5d2d2a6b6430 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a6b37e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8c8d10 .functor NOT 1, L_0x5d2d2a8c8ca0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6b66a0_0 .net "a", 0 0, L_0x5d2d2a8c8ca0;  alias, 1 drivers
v0x5d2d2a6b6760_0 .net "out", 0 0, L_0x5d2d2a8c8d10;  alias, 1 drivers
S_0x5d2d2a6b6860 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a6b37e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8c8e50 .functor NOT 1, L_0x5d2d2a8c8ab0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6b6a80_0 .net "a", 0 0, L_0x5d2d2a8c8ab0;  alias, 1 drivers
v0x5d2d2a6b6b60_0 .net "out", 0 0, L_0x5d2d2a8c8e50;  alias, 1 drivers
S_0x5d2d2a6b6cb0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a6b37e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8c93a0 .functor NOT 1, L_0x5d2d2a8c9b10, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6b6ed0_0 .net "a", 0 0, L_0x5d2d2a8c9b10;  alias, 1 drivers
v0x5d2d2a6b6f90_0 .net "out", 0 0, L_0x5d2d2a8c93a0;  alias, 1 drivers
S_0x5d2d2a6b7050 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a6b37e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8c97b0 .functor NOT 1, L_0x5d2d2a8c9720, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6b7270_0 .net "a", 0 0, L_0x5d2d2a8c9720;  alias, 1 drivers
v0x5d2d2a6b7360_0 .net "out", 0 0, L_0x5d2d2a8c97b0;  alias, 1 drivers
S_0x5d2d2a6b7ed0 .scope generate, "rcpa2Loop[2]" "rcpa2Loop[2]" 4 16, 4 16 0, S_0x5d2d2a6ae7f0;
 .timescale -9 -12;
P_0x5d2d2a6b80d0 .param/l "i" 0 4 16, +C4<010>;
S_0x5d2d2a6b8190 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a6b7ed0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a6bbe40_0 .net "Y", 0 0, L_0x5d2d2a8c82d0;  1 drivers
v0x5d2d2a6bbf70_0 .net "a", 0 0, L_0x5d2d2a8c7890;  1 drivers
v0x5d2d2a6bc030_0 .net "b", 0 0, L_0x5d2d2a8c88b0;  1 drivers
v0x5d2d2a6bc100_0 .net "cIn", 0 0, L_0x5d2d2a8c7a70;  1 drivers
v0x5d2d2a6bc1d0_0 .net "cOut", 0 0, L_0x5d2d2a8c8770;  1 drivers
v0x5d2d2a6bc270_0 .net "fIn", 0 0, L_0x5d2d2a8c8a10;  1 drivers
v0x5d2d2a6bc360_0 .net "fOut", 0 0, L_0x5d2d2a8c7cd0;  1 drivers
v0x5d2d2a6bc400_0 .net "notCIn", 0 0, L_0x5d2d2a8c7e10;  1 drivers
v0x5d2d2a6bc4a0_0 .net "notCOut", 0 0, L_0x5d2d2a8c86e0;  1 drivers
v0x5d2d2a6bc5d0_0 .net "notFIn", 0 0, L_0x5d2d2a8c8360;  1 drivers
v0x5d2d2a6bc6c0_0 .net "notFOut", 0 0, L_0x5d2d2a8c7c40;  1 drivers
v0x5d2d2a6bc7b0_0 .net "s", 0 0, L_0x5d2d2a8c8530;  1 drivers
S_0x5d2d2a6b8420 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a6b8190;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a6b96e0_0 .net "a", 0 0, L_0x5d2d2a8c7890;  alias, 1 drivers
v0x5d2d2a6b97b0_0 .net "b", 0 0, L_0x5d2d2a8c88b0;  alias, 1 drivers
v0x5d2d2a6b9880_0 .net "c", 0 0, L_0x5d2d2a8c7e10;  alias, 1 drivers
v0x5d2d2a6b9980_0 .net "node1", 0 0, L_0x5d2d2a8c7fe0;  1 drivers
v0x5d2d2a6b9a70_0 .net "node2", 0 0, L_0x5d2d2a8c8070;  1 drivers
v0x5d2d2a6b9bb0_0 .net "out", 0 0, L_0x5d2d2a8c82d0;  alias, 1 drivers
S_0x5d2d2a6b8690 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a6b8420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8c81b0 .functor AND 1, L_0x5d2d2a8c8070, L_0x5d2d2a8c7e10, C4<1>, C4<1>;
L_0x5d2d2a8c82d0 .functor NOT 1, L_0x5d2d2a8c81b0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6b8900_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8c81b0;  1 drivers
v0x5d2d2a6b8a00_0 .net "a", 0 0, L_0x5d2d2a8c8070;  alias, 1 drivers
v0x5d2d2a6b8ac0_0 .net "b", 0 0, L_0x5d2d2a8c7e10;  alias, 1 drivers
v0x5d2d2a6b8b90_0 .net "out", 0 0, L_0x5d2d2a8c82d0;  alias, 1 drivers
S_0x5d2d2a6b8cd0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a6b8420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8c7f50 .functor OR 1, L_0x5d2d2a8c7890, L_0x5d2d2a8c88b0, C4<0>, C4<0>;
L_0x5d2d2a8c7fe0 .functor NOT 1, L_0x5d2d2a8c7f50, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6b8f00_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8c7f50;  1 drivers
v0x5d2d2a6b9000_0 .net "a", 0 0, L_0x5d2d2a8c7890;  alias, 1 drivers
v0x5d2d2a6b90c0_0 .net "b", 0 0, L_0x5d2d2a8c88b0;  alias, 1 drivers
v0x5d2d2a6b9190_0 .net "out", 0 0, L_0x5d2d2a8c7fe0;  alias, 1 drivers
S_0x5d2d2a6b92d0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a6b8420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8c8070 .functor NOT 1, L_0x5d2d2a8c7fe0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6b9520_0 .net "a", 0 0, L_0x5d2d2a8c7fe0;  alias, 1 drivers
v0x5d2d2a6b95f0_0 .net "out", 0 0, L_0x5d2d2a8c8070;  alias, 1 drivers
S_0x5d2d2a6b9c50 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a6b8190;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8c7b20 .functor AND 1, L_0x5d2d2a8c7890, L_0x5d2d2a8c88b0, C4<1>, C4<1>;
L_0x5d2d2a8c7c40 .functor NOT 1, L_0x5d2d2a8c7b20, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6b9e80_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8c7b20;  1 drivers
v0x5d2d2a6b9f80_0 .net "a", 0 0, L_0x5d2d2a8c7890;  alias, 1 drivers
v0x5d2d2a6ba090_0 .net "b", 0 0, L_0x5d2d2a8c88b0;  alias, 1 drivers
v0x5d2d2a6ba180_0 .net "out", 0 0, L_0x5d2d2a8c7c40;  alias, 1 drivers
S_0x5d2d2a6ba280 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a6b8190;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8c8410 .functor AND 1, L_0x5d2d2a8c8360, L_0x5d2d2a8c82d0, C4<1>, C4<1>;
L_0x5d2d2a8c8530 .functor NOT 1, L_0x5d2d2a8c8410, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6ba4b0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8c8410;  1 drivers
v0x5d2d2a6ba590_0 .net "a", 0 0, L_0x5d2d2a8c8360;  alias, 1 drivers
v0x5d2d2a6ba650_0 .net "b", 0 0, L_0x5d2d2a8c82d0;  alias, 1 drivers
v0x5d2d2a6ba740_0 .net "out", 0 0, L_0x5d2d2a8c8530;  alias, 1 drivers
S_0x5d2d2a6ba860 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a6b8190;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8c85c0 .functor AND 1, L_0x5d2d2a8c8a10, L_0x5d2d2a8c82d0, C4<1>, C4<1>;
L_0x5d2d2a8c86e0 .functor NOT 1, L_0x5d2d2a8c85c0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6baa90_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8c85c0;  1 drivers
v0x5d2d2a6bab90_0 .net "a", 0 0, L_0x5d2d2a8c8a10;  alias, 1 drivers
v0x5d2d2a6bac50_0 .net "b", 0 0, L_0x5d2d2a8c82d0;  alias, 1 drivers
v0x5d2d2a6bacf0_0 .net "out", 0 0, L_0x5d2d2a8c86e0;  alias, 1 drivers
S_0x5d2d2a6bae10 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a6b8190;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8c7cd0 .functor NOT 1, L_0x5d2d2a8c7c40, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6bb080_0 .net "a", 0 0, L_0x5d2d2a8c7c40;  alias, 1 drivers
v0x5d2d2a6bb140_0 .net "out", 0 0, L_0x5d2d2a8c7cd0;  alias, 1 drivers
S_0x5d2d2a6bb240 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a6b8190;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8c7e10 .functor NOT 1, L_0x5d2d2a8c7a70, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6bb460_0 .net "a", 0 0, L_0x5d2d2a8c7a70;  alias, 1 drivers
v0x5d2d2a6bb540_0 .net "out", 0 0, L_0x5d2d2a8c7e10;  alias, 1 drivers
S_0x5d2d2a6bb690 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a6b8190;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8c8360 .functor NOT 1, L_0x5d2d2a8c8a10, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6bb8b0_0 .net "a", 0 0, L_0x5d2d2a8c8a10;  alias, 1 drivers
v0x5d2d2a6bb970_0 .net "out", 0 0, L_0x5d2d2a8c8360;  alias, 1 drivers
S_0x5d2d2a6bba30 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a6b8190;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8c8770 .functor NOT 1, L_0x5d2d2a8c86e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6bbc50_0 .net "a", 0 0, L_0x5d2d2a8c86e0;  alias, 1 drivers
v0x5d2d2a6bbd40_0 .net "out", 0 0, L_0x5d2d2a8c8770;  alias, 1 drivers
S_0x5d2d2a6bc8b0 .scope generate, "rcpa2Loop[3]" "rcpa2Loop[3]" 4 16, 4 16 0, S_0x5d2d2a6ae7f0;
 .timescale -9 -12;
P_0x5d2d2a6bcab0 .param/l "i" 0 4 16, +C4<011>;
S_0x5d2d2a6bcb90 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a6bc8b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a6c0810_0 .net "Y", 0 0, L_0x5d2d2a8c7170;  1 drivers
v0x5d2d2a6c0940_0 .net "a", 0 0, L_0x5d2d2a8c7750;  1 drivers
v0x5d2d2a6c0a00_0 .net "b", 0 0, L_0x5d2d2a8c77f0;  1 drivers
v0x5d2d2a6c0ad0_0 .net "cIn", 0 0, L_0x5d2d2a8c7930;  1 drivers
v0x5d2d2a6c0ba0_0 .net "cOut", 0 0, L_0x5d2d2a8c7610;  1 drivers
v0x5d2d2a6c0c40_0 .net "fIn", 0 0, L_0x5d2d2a8c79d0;  1 drivers
v0x5d2d2a6c0d30_0 .net "fOut", 0 0, L_0x5d2d2a8c6b70;  1 drivers
v0x5d2d2a6c0dd0_0 .net "notCIn", 0 0, L_0x5d2d2a8c6cb0;  1 drivers
v0x5d2d2a6c0e70_0 .net "notCOut", 0 0, L_0x5d2d2a8c7580;  1 drivers
v0x5d2d2a6c0fa0_0 .net "notFIn", 0 0, L_0x5d2d2a8c7200;  1 drivers
v0x5d2d2a6c1090_0 .net "notFOut", 0 0, L_0x5d2d2a8c6ae0;  1 drivers
v0x5d2d2a6c1180_0 .net "s", 0 0, L_0x5d2d2a8c73d0;  1 drivers
S_0x5d2d2a6bce20 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a6bcb90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a6be0b0_0 .net "a", 0 0, L_0x5d2d2a8c7750;  alias, 1 drivers
v0x5d2d2a6be180_0 .net "b", 0 0, L_0x5d2d2a8c77f0;  alias, 1 drivers
v0x5d2d2a6be250_0 .net "c", 0 0, L_0x5d2d2a8c6cb0;  alias, 1 drivers
v0x5d2d2a6be350_0 .net "node1", 0 0, L_0x5d2d2a8c6e80;  1 drivers
v0x5d2d2a6be440_0 .net "node2", 0 0, L_0x5d2d2a8c6f10;  1 drivers
v0x5d2d2a6be580_0 .net "out", 0 0, L_0x5d2d2a8c7170;  alias, 1 drivers
S_0x5d2d2a6bd090 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a6bce20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8c7050 .functor AND 1, L_0x5d2d2a8c6f10, L_0x5d2d2a8c6cb0, C4<1>, C4<1>;
L_0x5d2d2a8c7170 .functor NOT 1, L_0x5d2d2a8c7050, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6bd300_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8c7050;  1 drivers
v0x5d2d2a6bd400_0 .net "a", 0 0, L_0x5d2d2a8c6f10;  alias, 1 drivers
v0x5d2d2a6bd4c0_0 .net "b", 0 0, L_0x5d2d2a8c6cb0;  alias, 1 drivers
v0x5d2d2a6bd560_0 .net "out", 0 0, L_0x5d2d2a8c7170;  alias, 1 drivers
S_0x5d2d2a6bd6a0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a6bce20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8c6df0 .functor OR 1, L_0x5d2d2a8c7750, L_0x5d2d2a8c77f0, C4<0>, C4<0>;
L_0x5d2d2a8c6e80 .functor NOT 1, L_0x5d2d2a8c6df0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6bd8d0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8c6df0;  1 drivers
v0x5d2d2a6bd9d0_0 .net "a", 0 0, L_0x5d2d2a8c7750;  alias, 1 drivers
v0x5d2d2a6bda90_0 .net "b", 0 0, L_0x5d2d2a8c77f0;  alias, 1 drivers
v0x5d2d2a6bdb60_0 .net "out", 0 0, L_0x5d2d2a8c6e80;  alias, 1 drivers
S_0x5d2d2a6bdca0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a6bce20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8c6f10 .functor NOT 1, L_0x5d2d2a8c6e80, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6bdef0_0 .net "a", 0 0, L_0x5d2d2a8c6e80;  alias, 1 drivers
v0x5d2d2a6bdfc0_0 .net "out", 0 0, L_0x5d2d2a8c6f10;  alias, 1 drivers
S_0x5d2d2a6be620 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a6bcb90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8c55c0 .functor AND 1, L_0x5d2d2a8c7750, L_0x5d2d2a8c77f0, C4<1>, C4<1>;
L_0x5d2d2a8c6ae0 .functor NOT 1, L_0x5d2d2a8c55c0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6be850_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8c55c0;  1 drivers
v0x5d2d2a6be950_0 .net "a", 0 0, L_0x5d2d2a8c7750;  alias, 1 drivers
v0x5d2d2a6bea60_0 .net "b", 0 0, L_0x5d2d2a8c77f0;  alias, 1 drivers
v0x5d2d2a6beb50_0 .net "out", 0 0, L_0x5d2d2a8c6ae0;  alias, 1 drivers
S_0x5d2d2a6bec50 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a6bcb90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8c72b0 .functor AND 1, L_0x5d2d2a8c7200, L_0x5d2d2a8c7170, C4<1>, C4<1>;
L_0x5d2d2a8c73d0 .functor NOT 1, L_0x5d2d2a8c72b0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6bee80_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8c72b0;  1 drivers
v0x5d2d2a6bef60_0 .net "a", 0 0, L_0x5d2d2a8c7200;  alias, 1 drivers
v0x5d2d2a6bf020_0 .net "b", 0 0, L_0x5d2d2a8c7170;  alias, 1 drivers
v0x5d2d2a6bf110_0 .net "out", 0 0, L_0x5d2d2a8c73d0;  alias, 1 drivers
S_0x5d2d2a6bf230 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a6bcb90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8c7460 .functor AND 1, L_0x5d2d2a8c79d0, L_0x5d2d2a8c7170, C4<1>, C4<1>;
L_0x5d2d2a8c7580 .functor NOT 1, L_0x5d2d2a8c7460, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6bf460_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8c7460;  1 drivers
v0x5d2d2a6bf560_0 .net "a", 0 0, L_0x5d2d2a8c79d0;  alias, 1 drivers
v0x5d2d2a6bf620_0 .net "b", 0 0, L_0x5d2d2a8c7170;  alias, 1 drivers
v0x5d2d2a6bf6c0_0 .net "out", 0 0, L_0x5d2d2a8c7580;  alias, 1 drivers
S_0x5d2d2a6bf7e0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a6bcb90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8c6b70 .functor NOT 1, L_0x5d2d2a8c6ae0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6bfa50_0 .net "a", 0 0, L_0x5d2d2a8c6ae0;  alias, 1 drivers
v0x5d2d2a6bfb10_0 .net "out", 0 0, L_0x5d2d2a8c6b70;  alias, 1 drivers
S_0x5d2d2a6bfc10 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a6bcb90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8c6cb0 .functor NOT 1, L_0x5d2d2a8c7930, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6bfe30_0 .net "a", 0 0, L_0x5d2d2a8c7930;  alias, 1 drivers
v0x5d2d2a6bff10_0 .net "out", 0 0, L_0x5d2d2a8c6cb0;  alias, 1 drivers
S_0x5d2d2a6c0060 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a6bcb90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8c7200 .functor NOT 1, L_0x5d2d2a8c79d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6c0280_0 .net "a", 0 0, L_0x5d2d2a8c79d0;  alias, 1 drivers
v0x5d2d2a6c0340_0 .net "out", 0 0, L_0x5d2d2a8c7200;  alias, 1 drivers
S_0x5d2d2a6c0400 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a6bcb90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8c7610 .functor NOT 1, L_0x5d2d2a8c7580, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6c0620_0 .net "a", 0 0, L_0x5d2d2a8c7580;  alias, 1 drivers
v0x5d2d2a6c0710_0 .net "out", 0 0, L_0x5d2d2a8c7610;  alias, 1 drivers
S_0x5d2d2a6c1280 .scope generate, "rcpa2Loop[4]" "rcpa2Loop[4]" 4 16, 4 16 0, S_0x5d2d2a6ae7f0;
 .timescale -9 -12;
P_0x5d2d2a6c14d0 .param/l "i" 0 4 16, +C4<0100>;
S_0x5d2d2a6c15b0 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a6c1280;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a6c5200_0 .net "Y", 0 0, L_0x5d2d2a8c5e70;  1 drivers
v0x5d2d2a6c5330_0 .net "a", 0 0, L_0x5d2d2a8c6450;  1 drivers
v0x5d2d2a6c53f0_0 .net "b", 0 0, L_0x5d2d2a8c6580;  1 drivers
v0x5d2d2a6c54c0_0 .net "cIn", 0 0, L_0x5d2d2a8c66b0;  1 drivers
v0x5d2d2a6c5590_0 .net "cOut", 0 0, L_0x5d2d2a8c6310;  1 drivers
v0x5d2d2a6c5630_0 .net "fIn", 0 0, L_0x5d2d2a8c67e0;  1 drivers
v0x5d2d2a6c5720_0 .net "fOut", 0 0, L_0x5d2d2a8c5870;  1 drivers
v0x5d2d2a6c57c0_0 .net "notCIn", 0 0, L_0x5d2d2a8c59b0;  1 drivers
v0x5d2d2a6c5860_0 .net "notCOut", 0 0, L_0x5d2d2a8c6280;  1 drivers
v0x5d2d2a6c5990_0 .net "notFIn", 0 0, L_0x5d2d2a8c5f00;  1 drivers
v0x5d2d2a6c5a80_0 .net "notFOut", 0 0, L_0x5d2d2a8c57e0;  1 drivers
v0x5d2d2a6c5b70_0 .net "s", 0 0, L_0x5d2d2a8c60d0;  1 drivers
S_0x5d2d2a6c1840 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a6c15b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a6c2aa0_0 .net "a", 0 0, L_0x5d2d2a8c6450;  alias, 1 drivers
v0x5d2d2a6c2b70_0 .net "b", 0 0, L_0x5d2d2a8c6580;  alias, 1 drivers
v0x5d2d2a6c2c40_0 .net "c", 0 0, L_0x5d2d2a8c59b0;  alias, 1 drivers
v0x5d2d2a6c2d40_0 .net "node1", 0 0, L_0x5d2d2a8c5b80;  1 drivers
v0x5d2d2a6c2e30_0 .net "node2", 0 0, L_0x5d2d2a8c5c10;  1 drivers
v0x5d2d2a6c2f70_0 .net "out", 0 0, L_0x5d2d2a8c5e70;  alias, 1 drivers
S_0x5d2d2a6c1ab0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a6c1840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8c5d50 .functor AND 1, L_0x5d2d2a8c5c10, L_0x5d2d2a8c59b0, C4<1>, C4<1>;
L_0x5d2d2a8c5e70 .functor NOT 1, L_0x5d2d2a8c5d50, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6c1d20_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8c5d50;  1 drivers
v0x5d2d2a6c1e20_0 .net "a", 0 0, L_0x5d2d2a8c5c10;  alias, 1 drivers
v0x5d2d2a6c1ee0_0 .net "b", 0 0, L_0x5d2d2a8c59b0;  alias, 1 drivers
v0x5d2d2a6c1f80_0 .net "out", 0 0, L_0x5d2d2a8c5e70;  alias, 1 drivers
S_0x5d2d2a6c20c0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a6c1840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8c5af0 .functor OR 1, L_0x5d2d2a8c6450, L_0x5d2d2a8c6580, C4<0>, C4<0>;
L_0x5d2d2a8c5b80 .functor NOT 1, L_0x5d2d2a8c5af0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6c22f0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8c5af0;  1 drivers
v0x5d2d2a6c23f0_0 .net "a", 0 0, L_0x5d2d2a8c6450;  alias, 1 drivers
v0x5d2d2a6c24b0_0 .net "b", 0 0, L_0x5d2d2a8c6580;  alias, 1 drivers
v0x5d2d2a6c2550_0 .net "out", 0 0, L_0x5d2d2a8c5b80;  alias, 1 drivers
S_0x5d2d2a6c2690 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a6c1840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8c5c10 .functor NOT 1, L_0x5d2d2a8c5b80, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6c28e0_0 .net "a", 0 0, L_0x5d2d2a8c5b80;  alias, 1 drivers
v0x5d2d2a6c29b0_0 .net "out", 0 0, L_0x5d2d2a8c5c10;  alias, 1 drivers
S_0x5d2d2a6c3010 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a6c15b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8c5630 .functor AND 1, L_0x5d2d2a8c6450, L_0x5d2d2a8c6580, C4<1>, C4<1>;
L_0x5d2d2a8c57e0 .functor NOT 1, L_0x5d2d2a8c5630, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6c3240_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8c5630;  1 drivers
v0x5d2d2a6c3340_0 .net "a", 0 0, L_0x5d2d2a8c6450;  alias, 1 drivers
v0x5d2d2a6c3450_0 .net "b", 0 0, L_0x5d2d2a8c6580;  alias, 1 drivers
v0x5d2d2a6c3540_0 .net "out", 0 0, L_0x5d2d2a8c57e0;  alias, 1 drivers
S_0x5d2d2a6c3640 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a6c15b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8c5fb0 .functor AND 1, L_0x5d2d2a8c5f00, L_0x5d2d2a8c5e70, C4<1>, C4<1>;
L_0x5d2d2a8c60d0 .functor NOT 1, L_0x5d2d2a8c5fb0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6c3870_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8c5fb0;  1 drivers
v0x5d2d2a6c3950_0 .net "a", 0 0, L_0x5d2d2a8c5f00;  alias, 1 drivers
v0x5d2d2a6c3a10_0 .net "b", 0 0, L_0x5d2d2a8c5e70;  alias, 1 drivers
v0x5d2d2a6c3b00_0 .net "out", 0 0, L_0x5d2d2a8c60d0;  alias, 1 drivers
S_0x5d2d2a6c3c20 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a6c15b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8c6160 .functor AND 1, L_0x5d2d2a8c67e0, L_0x5d2d2a8c5e70, C4<1>, C4<1>;
L_0x5d2d2a8c6280 .functor NOT 1, L_0x5d2d2a8c6160, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6c3e50_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8c6160;  1 drivers
v0x5d2d2a6c3f50_0 .net "a", 0 0, L_0x5d2d2a8c67e0;  alias, 1 drivers
v0x5d2d2a6c4010_0 .net "b", 0 0, L_0x5d2d2a8c5e70;  alias, 1 drivers
v0x5d2d2a6c40b0_0 .net "out", 0 0, L_0x5d2d2a8c6280;  alias, 1 drivers
S_0x5d2d2a6c41d0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a6c15b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8c5870 .functor NOT 1, L_0x5d2d2a8c57e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6c4440_0 .net "a", 0 0, L_0x5d2d2a8c57e0;  alias, 1 drivers
v0x5d2d2a6c4500_0 .net "out", 0 0, L_0x5d2d2a8c5870;  alias, 1 drivers
S_0x5d2d2a6c4600 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a6c15b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8c59b0 .functor NOT 1, L_0x5d2d2a8c66b0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6c4820_0 .net "a", 0 0, L_0x5d2d2a8c66b0;  alias, 1 drivers
v0x5d2d2a6c4900_0 .net "out", 0 0, L_0x5d2d2a8c59b0;  alias, 1 drivers
S_0x5d2d2a6c4a50 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a6c15b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8c5f00 .functor NOT 1, L_0x5d2d2a8c67e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6c4c70_0 .net "a", 0 0, L_0x5d2d2a8c67e0;  alias, 1 drivers
v0x5d2d2a6c4d30_0 .net "out", 0 0, L_0x5d2d2a8c5f00;  alias, 1 drivers
S_0x5d2d2a6c4df0 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a6c15b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8c6310 .functor NOT 1, L_0x5d2d2a8c6280, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6c5010_0 .net "a", 0 0, L_0x5d2d2a8c6280;  alias, 1 drivers
v0x5d2d2a6c5100_0 .net "out", 0 0, L_0x5d2d2a8c6310;  alias, 1 drivers
S_0x5d2d2a6c5c70 .scope generate, "rcpa2Loop[5]" "rcpa2Loop[5]" 4 16, 4 16 0, S_0x5d2d2a6ae7f0;
 .timescale -9 -12;
P_0x5d2d2a6c5e70 .param/l "i" 0 4 16, +C4<0101>;
S_0x5d2d2a6c5f50 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a6c5c70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a6c9bd0_0 .net "Y", 0 0, L_0x5d2d2a8c4cb0;  1 drivers
v0x5d2d2a6c9d00_0 .net "a", 0 0, L_0x5d2d2a8c52e0;  1 drivers
v0x5d2d2a6c9dc0_0 .net "b", 0 0, L_0x5d2d2a8c5380;  1 drivers
v0x5d2d2a6c9e90_0 .net "cIn", 0 0, L_0x5d2d2a8c5480;  1 drivers
v0x5d2d2a6c9f60_0 .net "cOut", 0 0, L_0x5d2d2a8c5150;  1 drivers
v0x5d2d2a6ca000_0 .net "fIn", 0 0, L_0x5d2d2a8c5520;  1 drivers
v0x5d2d2a6ca0f0_0 .net "fOut", 0 0, L_0x5d2d2a8c46b0;  1 drivers
v0x5d2d2a6ca190_0 .net "notCIn", 0 0, L_0x5d2d2a8c47f0;  1 drivers
v0x5d2d2a6ca230_0 .net "notCOut", 0 0, L_0x5d2d2a8c50c0;  1 drivers
v0x5d2d2a6ca360_0 .net "notFIn", 0 0, L_0x5d2d2a8c4d40;  1 drivers
v0x5d2d2a6ca450_0 .net "notFOut", 0 0, L_0x5d2d2a8c4640;  1 drivers
v0x5d2d2a6ca540_0 .net "s", 0 0, L_0x5d2d2a8c4f10;  1 drivers
S_0x5d2d2a6c61e0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a6c5f50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a6c7470_0 .net "a", 0 0, L_0x5d2d2a8c52e0;  alias, 1 drivers
v0x5d2d2a6c7540_0 .net "b", 0 0, L_0x5d2d2a8c5380;  alias, 1 drivers
v0x5d2d2a6c7610_0 .net "c", 0 0, L_0x5d2d2a8c47f0;  alias, 1 drivers
v0x5d2d2a6c7710_0 .net "node1", 0 0, L_0x5d2d2a8c49c0;  1 drivers
v0x5d2d2a6c7800_0 .net "node2", 0 0, L_0x5d2d2a8c4a50;  1 drivers
v0x5d2d2a6c7940_0 .net "out", 0 0, L_0x5d2d2a8c4cb0;  alias, 1 drivers
S_0x5d2d2a6c6450 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a6c61e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8c4b90 .functor AND 1, L_0x5d2d2a8c4a50, L_0x5d2d2a8c47f0, C4<1>, C4<1>;
L_0x5d2d2a8c4cb0 .functor NOT 1, L_0x5d2d2a8c4b90, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6c66c0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8c4b90;  1 drivers
v0x5d2d2a6c67c0_0 .net "a", 0 0, L_0x5d2d2a8c4a50;  alias, 1 drivers
v0x5d2d2a6c6880_0 .net "b", 0 0, L_0x5d2d2a8c47f0;  alias, 1 drivers
v0x5d2d2a6c6920_0 .net "out", 0 0, L_0x5d2d2a8c4cb0;  alias, 1 drivers
S_0x5d2d2a6c6a60 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a6c61e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8c4930 .functor OR 1, L_0x5d2d2a8c52e0, L_0x5d2d2a8c5380, C4<0>, C4<0>;
L_0x5d2d2a8c49c0 .functor NOT 1, L_0x5d2d2a8c4930, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6c6c90_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8c4930;  1 drivers
v0x5d2d2a6c6d90_0 .net "a", 0 0, L_0x5d2d2a8c52e0;  alias, 1 drivers
v0x5d2d2a6c6e50_0 .net "b", 0 0, L_0x5d2d2a8c5380;  alias, 1 drivers
v0x5d2d2a6c6f20_0 .net "out", 0 0, L_0x5d2d2a8c49c0;  alias, 1 drivers
S_0x5d2d2a6c7060 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a6c61e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8c4a50 .functor NOT 1, L_0x5d2d2a8c49c0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6c72b0_0 .net "a", 0 0, L_0x5d2d2a8c49c0;  alias, 1 drivers
v0x5d2d2a6c7380_0 .net "out", 0 0, L_0x5d2d2a8c4a50;  alias, 1 drivers
S_0x5d2d2a6c79e0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a6c5f50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8c44b0 .functor AND 1, L_0x5d2d2a8c52e0, L_0x5d2d2a8c5380, C4<1>, C4<1>;
L_0x5d2d2a8c4640 .functor NOT 1, L_0x5d2d2a8c44b0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6c7c10_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8c44b0;  1 drivers
v0x5d2d2a6c7d10_0 .net "a", 0 0, L_0x5d2d2a8c52e0;  alias, 1 drivers
v0x5d2d2a6c7e20_0 .net "b", 0 0, L_0x5d2d2a8c5380;  alias, 1 drivers
v0x5d2d2a6c7f10_0 .net "out", 0 0, L_0x5d2d2a8c4640;  alias, 1 drivers
S_0x5d2d2a6c8010 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a6c5f50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8c4df0 .functor AND 1, L_0x5d2d2a8c4d40, L_0x5d2d2a8c4cb0, C4<1>, C4<1>;
L_0x5d2d2a8c4f10 .functor NOT 1, L_0x5d2d2a8c4df0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6c8240_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8c4df0;  1 drivers
v0x5d2d2a6c8320_0 .net "a", 0 0, L_0x5d2d2a8c4d40;  alias, 1 drivers
v0x5d2d2a6c83e0_0 .net "b", 0 0, L_0x5d2d2a8c4cb0;  alias, 1 drivers
v0x5d2d2a6c84d0_0 .net "out", 0 0, L_0x5d2d2a8c4f10;  alias, 1 drivers
S_0x5d2d2a6c85f0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a6c5f50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8c4fa0 .functor AND 1, L_0x5d2d2a8c5520, L_0x5d2d2a8c4cb0, C4<1>, C4<1>;
L_0x5d2d2a8c50c0 .functor NOT 1, L_0x5d2d2a8c4fa0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6c8820_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8c4fa0;  1 drivers
v0x5d2d2a6c8920_0 .net "a", 0 0, L_0x5d2d2a8c5520;  alias, 1 drivers
v0x5d2d2a6c89e0_0 .net "b", 0 0, L_0x5d2d2a8c4cb0;  alias, 1 drivers
v0x5d2d2a6c8a80_0 .net "out", 0 0, L_0x5d2d2a8c50c0;  alias, 1 drivers
S_0x5d2d2a6c8ba0 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a6c5f50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8c46b0 .functor NOT 1, L_0x5d2d2a8c4640, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6c8e10_0 .net "a", 0 0, L_0x5d2d2a8c4640;  alias, 1 drivers
v0x5d2d2a6c8ed0_0 .net "out", 0 0, L_0x5d2d2a8c46b0;  alias, 1 drivers
S_0x5d2d2a6c8fd0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a6c5f50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8c47f0 .functor NOT 1, L_0x5d2d2a8c5480, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6c91f0_0 .net "a", 0 0, L_0x5d2d2a8c5480;  alias, 1 drivers
v0x5d2d2a6c92d0_0 .net "out", 0 0, L_0x5d2d2a8c47f0;  alias, 1 drivers
S_0x5d2d2a6c9420 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a6c5f50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8c4d40 .functor NOT 1, L_0x5d2d2a8c5520, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6c9640_0 .net "a", 0 0, L_0x5d2d2a8c5520;  alias, 1 drivers
v0x5d2d2a6c9700_0 .net "out", 0 0, L_0x5d2d2a8c4d40;  alias, 1 drivers
S_0x5d2d2a6c97c0 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a6c5f50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8c5150 .functor NOT 1, L_0x5d2d2a8c50c0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6c99e0_0 .net "a", 0 0, L_0x5d2d2a8c50c0;  alias, 1 drivers
v0x5d2d2a6c9ad0_0 .net "out", 0 0, L_0x5d2d2a8c5150;  alias, 1 drivers
S_0x5d2d2a6ca640 .scope generate, "rcpa2Loop[6]" "rcpa2Loop[6]" 4 16, 4 16 0, S_0x5d2d2a6ae7f0;
 .timescale -9 -12;
P_0x5d2d2a6ca840 .param/l "i" 0 4 16, +C4<0110>;
S_0x5d2d2a6ca920 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a6ca640;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a6ce5a0_0 .net "Y", 0 0, L_0x5d2d2a8c3c30;  1 drivers
v0x5d2d2a6ce6d0_0 .net "a", 0 0, L_0x5d2d2a8c40f0;  1 drivers
v0x5d2d2a6ce790_0 .net "b", 0 0, L_0x5d2d2a8c4190;  1 drivers
v0x5d2d2a6ce860_0 .net "cIn", 0 0, L_0x5d2d2a8c4280;  1 drivers
v0x5d2d2a6ce930_0 .net "cOut", 0 0, L_0x5d2d2a8c3ff0;  1 drivers
v0x5d2d2a6ce9d0_0 .net "fIn", 0 0, L_0x5d2d2a8c4370;  1 drivers
v0x5d2d2a6ceac0_0 .net "fOut", 0 0, L_0x5d2d2a8c3750;  1 drivers
v0x5d2d2a6ceb60_0 .net "notCIn", 0 0, L_0x5d2d2a8c3850;  1 drivers
v0x5d2d2a6cec00_0 .net "notCOut", 0 0, L_0x5d2d2a8c3f80;  1 drivers
v0x5d2d2a6ced30_0 .net "notFIn", 0 0, L_0x5d2d2a8c3ca0;  1 drivers
v0x5d2d2a6cee20_0 .net "notFOut", 0 0, L_0x5d2d2a8c36e0;  1 drivers
v0x5d2d2a6cef10_0 .net "s", 0 0, L_0x5d2d2a8c3e10;  1 drivers
S_0x5d2d2a6cabb0 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a6ca920;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a6cbe40_0 .net "a", 0 0, L_0x5d2d2a8c40f0;  alias, 1 drivers
v0x5d2d2a6cbf10_0 .net "b", 0 0, L_0x5d2d2a8c4190;  alias, 1 drivers
v0x5d2d2a6cbfe0_0 .net "c", 0 0, L_0x5d2d2a8c3850;  alias, 1 drivers
v0x5d2d2a6cc0e0_0 .net "node1", 0 0, L_0x5d2d2a8c39c0;  1 drivers
v0x5d2d2a6cc1d0_0 .net "node2", 0 0, L_0x5d2d2a8c3a30;  1 drivers
v0x5d2d2a6cc310_0 .net "out", 0 0, L_0x5d2d2a8c3c30;  alias, 1 drivers
S_0x5d2d2a6cae20 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a6cabb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8c3b30 .functor AND 1, L_0x5d2d2a8c3a30, L_0x5d2d2a8c3850, C4<1>, C4<1>;
L_0x5d2d2a8c3c30 .functor NOT 1, L_0x5d2d2a8c3b30, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6cb090_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8c3b30;  1 drivers
v0x5d2d2a6cb190_0 .net "a", 0 0, L_0x5d2d2a8c3a30;  alias, 1 drivers
v0x5d2d2a6cb250_0 .net "b", 0 0, L_0x5d2d2a8c3850;  alias, 1 drivers
v0x5d2d2a6cb2f0_0 .net "out", 0 0, L_0x5d2d2a8c3c30;  alias, 1 drivers
S_0x5d2d2a6cb430 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a6cabb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8c3950 .functor OR 1, L_0x5d2d2a8c40f0, L_0x5d2d2a8c4190, C4<0>, C4<0>;
L_0x5d2d2a8c39c0 .functor NOT 1, L_0x5d2d2a8c3950, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6cb660_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8c3950;  1 drivers
v0x5d2d2a6cb760_0 .net "a", 0 0, L_0x5d2d2a8c40f0;  alias, 1 drivers
v0x5d2d2a6cb820_0 .net "b", 0 0, L_0x5d2d2a8c4190;  alias, 1 drivers
v0x5d2d2a6cb8f0_0 .net "out", 0 0, L_0x5d2d2a8c39c0;  alias, 1 drivers
S_0x5d2d2a6cba30 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a6cabb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8c3a30 .functor NOT 1, L_0x5d2d2a8c39c0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6cbc80_0 .net "a", 0 0, L_0x5d2d2a8c39c0;  alias, 1 drivers
v0x5d2d2a6cbd50_0 .net "out", 0 0, L_0x5d2d2a8c3a30;  alias, 1 drivers
S_0x5d2d2a6cc3b0 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a6ca920;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8c3550 .functor AND 1, L_0x5d2d2a8c40f0, L_0x5d2d2a8c4190, C4<1>, C4<1>;
L_0x5d2d2a8c36e0 .functor NOT 1, L_0x5d2d2a8c3550, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6cc5e0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8c3550;  1 drivers
v0x5d2d2a6cc6e0_0 .net "a", 0 0, L_0x5d2d2a8c40f0;  alias, 1 drivers
v0x5d2d2a6cc7f0_0 .net "b", 0 0, L_0x5d2d2a8c4190;  alias, 1 drivers
v0x5d2d2a6cc8e0_0 .net "out", 0 0, L_0x5d2d2a8c36e0;  alias, 1 drivers
S_0x5d2d2a6cc9e0 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a6ca920;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8c3d10 .functor AND 1, L_0x5d2d2a8c3ca0, L_0x5d2d2a8c3c30, C4<1>, C4<1>;
L_0x5d2d2a8c3e10 .functor NOT 1, L_0x5d2d2a8c3d10, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6ccc10_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8c3d10;  1 drivers
v0x5d2d2a6cccf0_0 .net "a", 0 0, L_0x5d2d2a8c3ca0;  alias, 1 drivers
v0x5d2d2a6ccdb0_0 .net "b", 0 0, L_0x5d2d2a8c3c30;  alias, 1 drivers
v0x5d2d2a6ccea0_0 .net "out", 0 0, L_0x5d2d2a8c3e10;  alias, 1 drivers
S_0x5d2d2a6ccfc0 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a6ca920;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8c3e80 .functor AND 1, L_0x5d2d2a8c4370, L_0x5d2d2a8c3c30, C4<1>, C4<1>;
L_0x5d2d2a8c3f80 .functor NOT 1, L_0x5d2d2a8c3e80, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6cd1f0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8c3e80;  1 drivers
v0x5d2d2a6cd2f0_0 .net "a", 0 0, L_0x5d2d2a8c4370;  alias, 1 drivers
v0x5d2d2a6cd3b0_0 .net "b", 0 0, L_0x5d2d2a8c3c30;  alias, 1 drivers
v0x5d2d2a6cd450_0 .net "out", 0 0, L_0x5d2d2a8c3f80;  alias, 1 drivers
S_0x5d2d2a6cd570 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a6ca920;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8c3750 .functor NOT 1, L_0x5d2d2a8c36e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6cd7e0_0 .net "a", 0 0, L_0x5d2d2a8c36e0;  alias, 1 drivers
v0x5d2d2a6cd8a0_0 .net "out", 0 0, L_0x5d2d2a8c3750;  alias, 1 drivers
S_0x5d2d2a6cd9a0 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a6ca920;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8c3850 .functor NOT 1, L_0x5d2d2a8c4280, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6cdbc0_0 .net "a", 0 0, L_0x5d2d2a8c4280;  alias, 1 drivers
v0x5d2d2a6cdca0_0 .net "out", 0 0, L_0x5d2d2a8c3850;  alias, 1 drivers
S_0x5d2d2a6cddf0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a6ca920;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8c3ca0 .functor NOT 1, L_0x5d2d2a8c4370, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6ce010_0 .net "a", 0 0, L_0x5d2d2a8c4370;  alias, 1 drivers
v0x5d2d2a6ce0d0_0 .net "out", 0 0, L_0x5d2d2a8c3ca0;  alias, 1 drivers
S_0x5d2d2a6ce190 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a6ca920;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8c3ff0 .functor NOT 1, L_0x5d2d2a8c3f80, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6ce3b0_0 .net "a", 0 0, L_0x5d2d2a8c3f80;  alias, 1 drivers
v0x5d2d2a6ce4a0_0 .net "out", 0 0, L_0x5d2d2a8c3ff0;  alias, 1 drivers
S_0x5d2d2a6cf010 .scope generate, "rcpa2Loop[7]" "rcpa2Loop[7]" 4 16, 4 16 0, S_0x5d2d2a6ae7f0;
 .timescale -9 -12;
P_0x5d2d2a6cf210 .param/l "i" 0 4 16, +C4<0111>;
S_0x5d2d2a6cf2f0 .scope module, "rcpfa2_inst" "rcpfa2_block" 4 17, 5 1 0, S_0x5d2d2a6cf010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a6d2f70_0 .net "Y", 0 0, L_0x5d2d2a8c2dc0;  1 drivers
v0x5d2d2a6d30a0_0 .net "a", 0 0, L_0x5d2d2a8c32d0;  1 drivers
v0x5d2d2a6d3160_0 .net "b", 0 0, L_0x5d2d2a8c3370;  1 drivers
v0x5d2d2a6d3230_0 .net "cIn", 0 0, L_0x5d2d2a8c3410;  1 drivers
v0x5d2d2a6d3300_0 .net "cOut", 0 0, L_0x5d2d2a8c3180;  1 drivers
v0x5d2d2a6d33a0_0 .net "fIn", 0 0, L_0x5d2d2a8c34b0;  1 drivers
v0x5d2d2a6d3490_0 .net "fOut", 0 0, L_0x5d2d2a8c2a00;  1 drivers
v0x5d2d2a6d3530_0 .net "notCIn", 0 0, L_0x5d2d2a8c2a70;  1 drivers
v0x5d2d2a6d35d0_0 .net "notCOut", 0 0, L_0x5d2d2a8c3110;  1 drivers
v0x5d2d2a6d3700_0 .net "notFIn", 0 0, L_0x5d2d2a8c2e30;  1 drivers
v0x5d2d2a6d37f0_0 .net "notFOut", 0 0, L_0x5d2d2a8c2990;  1 drivers
v0x5d2d2a6d38e0_0 .net "s", 0 0, L_0x5d2d2a8c2fa0;  1 drivers
S_0x5d2d2a6cf580 .scope module, "OA1" "orAndBlock" 5 22, 6 1 0, S_0x5d2d2a6cf2f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a6d0810_0 .net "a", 0 0, L_0x5d2d2a8c32d0;  alias, 1 drivers
v0x5d2d2a6d08e0_0 .net "b", 0 0, L_0x5d2d2a8c3370;  alias, 1 drivers
v0x5d2d2a6d09b0_0 .net "c", 0 0, L_0x5d2d2a8c2a70;  alias, 1 drivers
v0x5d2d2a6d0ab0_0 .net "node1", 0 0, L_0x5d2d2a8c2b50;  1 drivers
v0x5d2d2a6d0ba0_0 .net "node2", 0 0, L_0x5d2d2a8c2bc0;  1 drivers
v0x5d2d2a6d0ce0_0 .net "out", 0 0, L_0x5d2d2a8c2dc0;  alias, 1 drivers
S_0x5d2d2a6cf7f0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a6cf580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8c2cc0 .functor AND 1, L_0x5d2d2a8c2bc0, L_0x5d2d2a8c2a70, C4<1>, C4<1>;
L_0x5d2d2a8c2dc0 .functor NOT 1, L_0x5d2d2a8c2cc0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6cfa60_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8c2cc0;  1 drivers
v0x5d2d2a6cfb60_0 .net "a", 0 0, L_0x5d2d2a8c2bc0;  alias, 1 drivers
v0x5d2d2a6cfc20_0 .net "b", 0 0, L_0x5d2d2a8c2a70;  alias, 1 drivers
v0x5d2d2a6cfcc0_0 .net "out", 0 0, L_0x5d2d2a8c2dc0;  alias, 1 drivers
S_0x5d2d2a6cfe00 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a6cf580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8c2ae0 .functor OR 1, L_0x5d2d2a8c32d0, L_0x5d2d2a8c3370, C4<0>, C4<0>;
L_0x5d2d2a8c2b50 .functor NOT 1, L_0x5d2d2a8c2ae0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6d0030_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8c2ae0;  1 drivers
v0x5d2d2a6d0130_0 .net "a", 0 0, L_0x5d2d2a8c32d0;  alias, 1 drivers
v0x5d2d2a6d01f0_0 .net "b", 0 0, L_0x5d2d2a8c3370;  alias, 1 drivers
v0x5d2d2a6d02c0_0 .net "out", 0 0, L_0x5d2d2a8c2b50;  alias, 1 drivers
S_0x5d2d2a6d0400 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a6cf580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8c2bc0 .functor NOT 1, L_0x5d2d2a8c2b50, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6d0650_0 .net "a", 0 0, L_0x5d2d2a8c2b50;  alias, 1 drivers
v0x5d2d2a6d0720_0 .net "out", 0 0, L_0x5d2d2a8c2bc0;  alias, 1 drivers
S_0x5d2d2a6d0d80 .scope module, "nand1" "nand_gate" 5 18, 7 7 0, S_0x5d2d2a6cf2f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8c2880 .functor AND 1, L_0x5d2d2a8c32d0, L_0x5d2d2a8c3370, C4<1>, C4<1>;
L_0x5d2d2a8c2990 .functor NOT 1, L_0x5d2d2a8c2880, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6d0fb0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8c2880;  1 drivers
v0x5d2d2a6d10b0_0 .net "a", 0 0, L_0x5d2d2a8c32d0;  alias, 1 drivers
v0x5d2d2a6d11c0_0 .net "b", 0 0, L_0x5d2d2a8c3370;  alias, 1 drivers
v0x5d2d2a6d12b0_0 .net "out", 0 0, L_0x5d2d2a8c2990;  alias, 1 drivers
S_0x5d2d2a6d13b0 .scope module, "nand2" "nand_gate" 5 24, 7 7 0, S_0x5d2d2a6cf2f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8c2ea0 .functor AND 1, L_0x5d2d2a8c2e30, L_0x5d2d2a8c2dc0, C4<1>, C4<1>;
L_0x5d2d2a8c2fa0 .functor NOT 1, L_0x5d2d2a8c2ea0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6d15e0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8c2ea0;  1 drivers
v0x5d2d2a6d16c0_0 .net "a", 0 0, L_0x5d2d2a8c2e30;  alias, 1 drivers
v0x5d2d2a6d1780_0 .net "b", 0 0, L_0x5d2d2a8c2dc0;  alias, 1 drivers
v0x5d2d2a6d1870_0 .net "out", 0 0, L_0x5d2d2a8c2fa0;  alias, 1 drivers
S_0x5d2d2a6d1990 .scope module, "nand3" "nand_gate" 5 25, 7 7 0, S_0x5d2d2a6cf2f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8c3010 .functor AND 1, L_0x5d2d2a8c34b0, L_0x5d2d2a8c2dc0, C4<1>, C4<1>;
L_0x5d2d2a8c3110 .functor NOT 1, L_0x5d2d2a8c3010, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6d1bc0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8c3010;  1 drivers
v0x5d2d2a6d1cc0_0 .net "a", 0 0, L_0x5d2d2a8c34b0;  alias, 1 drivers
v0x5d2d2a6d1d80_0 .net "b", 0 0, L_0x5d2d2a8c2dc0;  alias, 1 drivers
v0x5d2d2a6d1e20_0 .net "out", 0 0, L_0x5d2d2a8c3110;  alias, 1 drivers
S_0x5d2d2a6d1f40 .scope module, "not1" "not_gate" 5 19, 7 1 0, S_0x5d2d2a6cf2f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8c2a00 .functor NOT 1, L_0x5d2d2a8c2990, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6d21b0_0 .net "a", 0 0, L_0x5d2d2a8c2990;  alias, 1 drivers
v0x5d2d2a6d2270_0 .net "out", 0 0, L_0x5d2d2a8c2a00;  alias, 1 drivers
S_0x5d2d2a6d2370 .scope module, "not2" "not_gate" 5 21, 7 1 0, S_0x5d2d2a6cf2f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8c2a70 .functor NOT 1, L_0x5d2d2a8c3410, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6d2590_0 .net "a", 0 0, L_0x5d2d2a8c3410;  alias, 1 drivers
v0x5d2d2a6d2670_0 .net "out", 0 0, L_0x5d2d2a8c2a70;  alias, 1 drivers
S_0x5d2d2a6d27c0 .scope module, "not3" "not_gate" 5 23, 7 1 0, S_0x5d2d2a6cf2f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8c2e30 .functor NOT 1, L_0x5d2d2a8c34b0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6d29e0_0 .net "a", 0 0, L_0x5d2d2a8c34b0;  alias, 1 drivers
v0x5d2d2a6d2aa0_0 .net "out", 0 0, L_0x5d2d2a8c2e30;  alias, 1 drivers
S_0x5d2d2a6d2b60 .scope module, "not4" "not_gate" 5 26, 7 1 0, S_0x5d2d2a6cf2f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8c3180 .functor NOT 1, L_0x5d2d2a8c3110, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6d2d80_0 .net "a", 0 0, L_0x5d2d2a8c3110;  alias, 1 drivers
v0x5d2d2a6d2e70_0 .net "out", 0 0, L_0x5d2d2a8c3180;  alias, 1 drivers
S_0x5d2d2a6d4190 .scope module, "nBitRippleCarryAdderInst" "nBitRippleCarryAdder" 3 23, 8 3 0, S_0x5d2d2a6adf70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "sum";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 8 "A";
    .port_info 3 /INPUT 8 "B";
    .port_info 4 /INPUT 1 "cin";
P_0x5d2d2a6d4370 .param/l "N" 0 8 3, +C4<00000000000000000000000000001000>;
L_0x5d2d2a8cdcf0 .functor BUFZ 8, L_0x5d2d2a8cd530, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5d2d2a6da6a0_0 .net "A", 7 0, L_0x5d2d2a8ce020;  1 drivers
v0x5d2d2a6da7a0_0 .net "B", 7 0, L_0x5d2d2a8ce1d0;  1 drivers
v0x5d2d2a6da880_0 .net "carryMiddle", 7 0, L_0x5d2d2a8cce00;  1 drivers
v0x5d2d2a6da940_0 .net "cin", 0 0, L_0x5d2d2a8cb2a0;  alias, 1 drivers
v0x5d2d2a6daa30_0 .net "cout", 0 0, L_0x5d2d2a8cddb0;  alias, 1 drivers
v0x5d2d2a6dab40_0 .net "sum", 7 0, L_0x5d2d2a8cdcf0;  1 drivers
v0x5d2d2a6dac20_0 .net "sum11", 7 0, L_0x5d2d2a8cd530;  1 drivers
L_0x5d2d2a8cb7e0 .part L_0x5d2d2a8ce020, 0, 1;
L_0x5d2d2a8cb880 .part L_0x5d2d2a8ce1d0, 0, 1;
L_0x5d2d2a8cba00 .part L_0x5d2d2a8ce020, 1, 1;
L_0x5d2d2a8cbaf0 .part L_0x5d2d2a8ce1d0, 1, 1;
L_0x5d2d2a8cbbe0 .part L_0x5d2d2a8cce00, 0, 1;
L_0x5d2d2a8cbe50 .part L_0x5d2d2a8ce020, 2, 1;
L_0x5d2d2a8cbef0 .part L_0x5d2d2a8ce1d0, 2, 1;
L_0x5d2d2a8cbf90 .part L_0x5d2d2a8cce00, 1, 1;
L_0x5d2d2a8cc2a0 .part L_0x5d2d2a8ce020, 3, 1;
L_0x5d2d2a8cc340 .part L_0x5d2d2a8ce1d0, 3, 1;
L_0x5d2d2a8cc440 .part L_0x5d2d2a8cce00, 2, 1;
L_0x5d2d2a8cc5c0 .part L_0x5d2d2a8ce020, 4, 1;
L_0x5d2d2a8cc6d0 .part L_0x5d2d2a8ce1d0, 4, 1;
L_0x5d2d2a8cc770 .part L_0x5d2d2a8cce00, 3, 1;
L_0x5d2d2a8cc920 .part L_0x5d2d2a8ce020, 5, 1;
L_0x5d2d2a8cc9c0 .part L_0x5d2d2a8ce1d0, 5, 1;
L_0x5d2d2a8ccaf0 .part L_0x5d2d2a8cce00, 4, 1;
L_0x5d2d2a8ccd60 .part L_0x5d2d2a8ce020, 6, 1;
L_0x5d2d2a8ccea0 .part L_0x5d2d2a8ce1d0, 6, 1;
L_0x5d2d2a8ccf40 .part L_0x5d2d2a8cce00, 5, 1;
LS_0x5d2d2a8cce00_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a8cb770, L_0x5d2d2a8cb990, L_0x5d2d2a8cbcf0, L_0x5d2d2a8cc140;
LS_0x5d2d2a8cce00_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a8cc550, L_0x5d2d2a8cc810, L_0x5d2d2a8ccc00, L_0x5d2d2a8cd100;
L_0x5d2d2a8cce00 .concat8 [ 4 4 0 0], LS_0x5d2d2a8cce00_0_0, LS_0x5d2d2a8cce00_0_4;
LS_0x5d2d2a8cd530_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a8cb340, L_0x5d2d2a8cb920, L_0x5d2d2a8cbc80, L_0x5d2d2a8cc0d0;
LS_0x5d2d2a8cd530_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a8cc4e0, L_0x5d2d2a8cc660, L_0x5d2d2a8ccb90, L_0x5d2d2a8cd090;
L_0x5d2d2a8cd530 .concat8 [ 4 4 0 0], LS_0x5d2d2a8cd530_0_0, LS_0x5d2d2a8cd530_0_4;
L_0x5d2d2a8ccfe0 .part L_0x5d2d2a8ce020, 7, 1;
L_0x5d2d2a8cd960 .part L_0x5d2d2a8ce1d0, 7, 1;
L_0x5d2d2a8cd8a0 .part L_0x5d2d2a8cce00, 6, 1;
L_0x5d2d2a8cddb0 .part L_0x5d2d2a8cce00, 7, 1;
S_0x5d2d2a6d4550 .scope generate, "genAdder[0]" "genAdder[0]" 8 9, 8 9 0, S_0x5d2d2a6d4190;
 .timescale -9 -12;
P_0x5d2d2a6d4750 .param/l "i" 0 8 9, +C4<00>;
S_0x5d2d2a6d4830 .scope generate, "genblk2" "genblk2" 8 10, 8 10 0, S_0x5d2d2a6d4550;
 .timescale -9 -12;
S_0x5d2d2a6d4a10 .scope module, "f" "FA" 8 11, 9 33 0, S_0x5d2d2a6d4830;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a8cb340 .udp UDP_sumOut, L_0x5d2d2a8cb7e0, L_0x5d2d2a8cb880, L_0x5d2d2a8cb2a0;
L_0x5d2d2a8cb770 .udp UDP_carryOut, L_0x5d2d2a8cb7e0, L_0x5d2d2a8cb880, L_0x5d2d2a8cb2a0;
v0x5d2d2a6d4cc0_0 .net "A", 0 0, L_0x5d2d2a8cb7e0;  1 drivers
v0x5d2d2a6d4da0_0 .net "B", 0 0, L_0x5d2d2a8cb880;  1 drivers
v0x5d2d2a6d4e60_0 .net "Cin", 0 0, L_0x5d2d2a8cb2a0;  alias, 1 drivers
v0x5d2d2a6d4f60_0 .net "Cout", 0 0, L_0x5d2d2a8cb770;  1 drivers
v0x5d2d2a6d5000_0 .net "sum", 0 0, L_0x5d2d2a8cb340;  1 drivers
S_0x5d2d2a6d5190 .scope generate, "genAdder[1]" "genAdder[1]" 8 9, 8 9 0, S_0x5d2d2a6d4190;
 .timescale -9 -12;
P_0x5d2d2a6d53b0 .param/l "i" 0 8 9, +C4<01>;
S_0x5d2d2a6d5470 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a6d5190;
 .timescale -9 -12;
S_0x5d2d2a6d5650 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a6d5470;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a8cb920 .udp UDP_sumOut, L_0x5d2d2a8cba00, L_0x5d2d2a8cbaf0, L_0x5d2d2a8cbbe0;
L_0x5d2d2a8cb990 .udp UDP_carryOut, L_0x5d2d2a8cba00, L_0x5d2d2a8cbaf0, L_0x5d2d2a8cbbe0;
v0x5d2d2a6d58d0_0 .net "A", 0 0, L_0x5d2d2a8cba00;  1 drivers
v0x5d2d2a6d59b0_0 .net "B", 0 0, L_0x5d2d2a8cbaf0;  1 drivers
v0x5d2d2a6d5a70_0 .net "Cin", 0 0, L_0x5d2d2a8cbbe0;  1 drivers
v0x5d2d2a6d5b40_0 .net "Cout", 0 0, L_0x5d2d2a8cb990;  1 drivers
v0x5d2d2a6d5c00_0 .net "sum", 0 0, L_0x5d2d2a8cb920;  1 drivers
S_0x5d2d2a6d5db0 .scope generate, "genAdder[2]" "genAdder[2]" 8 9, 8 9 0, S_0x5d2d2a6d4190;
 .timescale -9 -12;
P_0x5d2d2a6d5fb0 .param/l "i" 0 8 9, +C4<010>;
S_0x5d2d2a6d6070 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a6d5db0;
 .timescale -9 -12;
S_0x5d2d2a6d6250 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a6d6070;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a8cbc80 .udp UDP_sumOut, L_0x5d2d2a8cbe50, L_0x5d2d2a8cbef0, L_0x5d2d2a8cbf90;
L_0x5d2d2a8cbcf0 .udp UDP_carryOut, L_0x5d2d2a8cbe50, L_0x5d2d2a8cbef0, L_0x5d2d2a8cbf90;
v0x5d2d2a6d6500_0 .net "A", 0 0, L_0x5d2d2a8cbe50;  1 drivers
v0x5d2d2a6d65e0_0 .net "B", 0 0, L_0x5d2d2a8cbef0;  1 drivers
v0x5d2d2a6d66a0_0 .net "Cin", 0 0, L_0x5d2d2a8cbf90;  1 drivers
v0x5d2d2a6d6770_0 .net "Cout", 0 0, L_0x5d2d2a8cbcf0;  1 drivers
v0x5d2d2a6d6830_0 .net "sum", 0 0, L_0x5d2d2a8cbc80;  1 drivers
S_0x5d2d2a6d69e0 .scope generate, "genAdder[3]" "genAdder[3]" 8 9, 8 9 0, S_0x5d2d2a6d4190;
 .timescale -9 -12;
P_0x5d2d2a6d6be0 .param/l "i" 0 8 9, +C4<011>;
S_0x5d2d2a6d6cc0 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a6d69e0;
 .timescale -9 -12;
S_0x5d2d2a6d6ea0 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a6d6cc0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a8cc0d0 .udp UDP_sumOut, L_0x5d2d2a8cc2a0, L_0x5d2d2a8cc340, L_0x5d2d2a8cc440;
L_0x5d2d2a8cc140 .udp UDP_carryOut, L_0x5d2d2a8cc2a0, L_0x5d2d2a8cc340, L_0x5d2d2a8cc440;
v0x5d2d2a6d7120_0 .net "A", 0 0, L_0x5d2d2a8cc2a0;  1 drivers
v0x5d2d2a6d7200_0 .net "B", 0 0, L_0x5d2d2a8cc340;  1 drivers
v0x5d2d2a6d72c0_0 .net "Cin", 0 0, L_0x5d2d2a8cc440;  1 drivers
v0x5d2d2a6d7390_0 .net "Cout", 0 0, L_0x5d2d2a8cc140;  1 drivers
v0x5d2d2a6d7450_0 .net "sum", 0 0, L_0x5d2d2a8cc0d0;  1 drivers
S_0x5d2d2a6d7600 .scope generate, "genAdder[4]" "genAdder[4]" 8 9, 8 9 0, S_0x5d2d2a6d4190;
 .timescale -9 -12;
P_0x5d2d2a6d7850 .param/l "i" 0 8 9, +C4<0100>;
S_0x5d2d2a6d7930 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a6d7600;
 .timescale -9 -12;
S_0x5d2d2a6d7b10 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a6d7930;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a8cc4e0 .udp UDP_sumOut, L_0x5d2d2a8cc5c0, L_0x5d2d2a8cc6d0, L_0x5d2d2a8cc770;
L_0x5d2d2a8cc550 .udp UDP_carryOut, L_0x5d2d2a8cc5c0, L_0x5d2d2a8cc6d0, L_0x5d2d2a8cc770;
v0x5d2d2a6d7d90_0 .net "A", 0 0, L_0x5d2d2a8cc5c0;  1 drivers
v0x5d2d2a6d7e70_0 .net "B", 0 0, L_0x5d2d2a8cc6d0;  1 drivers
v0x5d2d2a6d7f30_0 .net "Cin", 0 0, L_0x5d2d2a8cc770;  1 drivers
v0x5d2d2a6d7fd0_0 .net "Cout", 0 0, L_0x5d2d2a8cc550;  1 drivers
v0x5d2d2a6d8090_0 .net "sum", 0 0, L_0x5d2d2a8cc4e0;  1 drivers
S_0x5d2d2a6d8240 .scope generate, "genAdder[5]" "genAdder[5]" 8 9, 8 9 0, S_0x5d2d2a6d4190;
 .timescale -9 -12;
P_0x5d2d2a6d8440 .param/l "i" 0 8 9, +C4<0101>;
S_0x5d2d2a6d8520 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a6d8240;
 .timescale -9 -12;
S_0x5d2d2a6d8700 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a6d8520;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a8cc660 .udp UDP_sumOut, L_0x5d2d2a8cc920, L_0x5d2d2a8cc9c0, L_0x5d2d2a8ccaf0;
L_0x5d2d2a8cc810 .udp UDP_carryOut, L_0x5d2d2a8cc920, L_0x5d2d2a8cc9c0, L_0x5d2d2a8ccaf0;
v0x5d2d2a6d8980_0 .net "A", 0 0, L_0x5d2d2a8cc920;  1 drivers
v0x5d2d2a6d8a60_0 .net "B", 0 0, L_0x5d2d2a8cc9c0;  1 drivers
v0x5d2d2a6d8b20_0 .net "Cin", 0 0, L_0x5d2d2a8ccaf0;  1 drivers
v0x5d2d2a6d8bf0_0 .net "Cout", 0 0, L_0x5d2d2a8cc810;  1 drivers
v0x5d2d2a6d8cb0_0 .net "sum", 0 0, L_0x5d2d2a8cc660;  1 drivers
S_0x5d2d2a6d8e60 .scope generate, "genAdder[6]" "genAdder[6]" 8 9, 8 9 0, S_0x5d2d2a6d4190;
 .timescale -9 -12;
P_0x5d2d2a6d9060 .param/l "i" 0 8 9, +C4<0110>;
S_0x5d2d2a6d9140 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a6d8e60;
 .timescale -9 -12;
S_0x5d2d2a6d9320 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a6d9140;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a8ccb90 .udp UDP_sumOut, L_0x5d2d2a8ccd60, L_0x5d2d2a8ccea0, L_0x5d2d2a8ccf40;
L_0x5d2d2a8ccc00 .udp UDP_carryOut, L_0x5d2d2a8ccd60, L_0x5d2d2a8ccea0, L_0x5d2d2a8ccf40;
v0x5d2d2a6d95a0_0 .net "A", 0 0, L_0x5d2d2a8ccd60;  1 drivers
v0x5d2d2a6d9680_0 .net "B", 0 0, L_0x5d2d2a8ccea0;  1 drivers
v0x5d2d2a6d9740_0 .net "Cin", 0 0, L_0x5d2d2a8ccf40;  1 drivers
v0x5d2d2a6d9810_0 .net "Cout", 0 0, L_0x5d2d2a8ccc00;  1 drivers
v0x5d2d2a6d98d0_0 .net "sum", 0 0, L_0x5d2d2a8ccb90;  1 drivers
S_0x5d2d2a6d9a80 .scope generate, "genAdder[7]" "genAdder[7]" 8 9, 8 9 0, S_0x5d2d2a6d4190;
 .timescale -9 -12;
P_0x5d2d2a6d9c80 .param/l "i" 0 8 9, +C4<0111>;
S_0x5d2d2a6d9d60 .scope generate, "genblk3" "genblk3" 8 10, 8 10 0, S_0x5d2d2a6d9a80;
 .timescale -9 -12;
S_0x5d2d2a6d9f40 .scope module, "f" "FA" 8 13, 9 33 0, S_0x5d2d2a6d9d60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x5d2d2a8cd090 .udp UDP_sumOut, L_0x5d2d2a8ccfe0, L_0x5d2d2a8cd960, L_0x5d2d2a8cd8a0;
L_0x5d2d2a8cd100 .udp UDP_carryOut, L_0x5d2d2a8ccfe0, L_0x5d2d2a8cd960, L_0x5d2d2a8cd8a0;
v0x5d2d2a6da1c0_0 .net "A", 0 0, L_0x5d2d2a8ccfe0;  1 drivers
v0x5d2d2a6da2a0_0 .net "B", 0 0, L_0x5d2d2a8cd960;  1 drivers
v0x5d2d2a6da360_0 .net "Cin", 0 0, L_0x5d2d2a8cd8a0;  1 drivers
v0x5d2d2a6da430_0 .net "Cout", 0 0, L_0x5d2d2a8cd100;  1 drivers
v0x5d2d2a6da4f0_0 .net "sum", 0 0, L_0x5d2d2a8cd090;  1 drivers
S_0x5d2d2a38da00 .scope module, "nBitRcpa1" "nBitRcpa1" 10 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /OUTPUT 8 "sum";
    .port_info 3 /OUTPUT 1 "fn";
P_0x5d2d2a374880 .param/l "N" 0 10 1, +C4<00000000000000000000000000001000>;
o0x7347fc369af8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5d2d2a71e270_0 .net "A", 7 0, o0x7347fc369af8;  0 drivers
o0x7347fc369b28 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5d2d2a71e370_0 .net "B", 7 0, o0x7347fc369b28;  0 drivers
v0x5d2d2a71e450_0 .net "F", 8 0, L_0x5d2d2a8db5c0;  1 drivers
v0x5d2d2a71e510_0 .net *"_ivl_85", 0 0, L_0x5d2d2a8db520;  1 drivers
L_0x7347fc2c2c30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d2d2a71e5f0_0 .net/2u *"_ivl_89", 0 0, L_0x7347fc2c2c30;  1 drivers
v0x5d2d2a71e6d0_0 .net "carry", 8 0, L_0x5d2d2a8db360;  1 drivers
v0x5d2d2a71e7b0_0 .net "fn", 0 0, L_0x5d2d2a8db400;  1 drivers
v0x5d2d2a71e870_0 .net "sum", 7 0, L_0x5d2d2a8dace0;  1 drivers
L_0x5d2d2a8cf5a0 .part o0x7347fc369af8, 7, 1;
L_0x5d2d2a8cf750 .part o0x7347fc369b28, 7, 1;
L_0x5d2d2a8cf7f0 .part L_0x5d2d2a8db360, 8, 1;
L_0x5d2d2a8cf890 .part L_0x5d2d2a8db5c0, 7, 1;
L_0x5d2d2a8d0d50 .part o0x7347fc369af8, 6, 1;
L_0x5d2d2a8d0f00 .part o0x7347fc369b28, 6, 1;
L_0x5d2d2a8d0fa0 .part L_0x5d2d2a8db360, 7, 1;
L_0x5d2d2a8d1040 .part L_0x5d2d2a8db5c0, 6, 1;
L_0x5d2d2a8d2750 .part o0x7347fc369af8, 5, 1;
L_0x5d2d2a8d2900 .part o0x7347fc369b28, 5, 1;
L_0x5d2d2a8d2a00 .part L_0x5d2d2a8db360, 6, 1;
L_0x5d2d2a8d2aa0 .part L_0x5d2d2a8db5c0, 5, 1;
L_0x5d2d2a8d4130 .part o0x7347fc369af8, 4, 1;
L_0x5d2d2a8d42e0 .part o0x7347fc369b28, 4, 1;
L_0x5d2d2a8d4410 .part L_0x5d2d2a8db360, 5, 1;
L_0x5d2d2a8d4540 .part L_0x5d2d2a8db5c0, 4, 1;
L_0x5d2d2a8d5ca0 .part o0x7347fc369af8, 3, 1;
L_0x5d2d2a8d5e50 .part o0x7347fc369b28, 3, 1;
L_0x5d2d2a8d5f90 .part L_0x5d2d2a8db360, 4, 1;
L_0x5d2d2a8d6030 .part L_0x5d2d2a8db5c0, 3, 1;
L_0x5d2d2a8d5ef0 .part o0x7347fc369af8, 2, 1;
L_0x5d2d2a8d7780 .part o0x7347fc369b28, 2, 1;
L_0x5d2d2a8d60d0 .part L_0x5d2d2a8db360, 3, 1;
L_0x5d2d2a8d78e0 .part L_0x5d2d2a8db5c0, 2, 1;
L_0x5d2d2a8d8f20 .part o0x7347fc369af8, 1, 1;
L_0x5d2d2a8d90d0 .part o0x7347fc369b28, 1, 1;
L_0x5d2d2a8d7980 .part L_0x5d2d2a8db360, 2, 1;
L_0x5d2d2a8d9250 .part L_0x5d2d2a8db5c0, 1, 1;
L_0x5d2d2a8da870 .part o0x7347fc369af8, 0, 1;
L_0x5d2d2a8dab30 .part o0x7347fc369b28, 0, 1;
L_0x5d2d2a8d92f0 .part L_0x5d2d2a8db360, 1, 1;
L_0x5d2d2a8daef0 .part L_0x5d2d2a8db5c0, 0, 1;
LS_0x5d2d2a8dace0_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a8da320, L_0x5d2d2a8d89d0, L_0x5d2d2a8d7120, L_0x5d2d2a8d5750;
LS_0x5d2d2a8dace0_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a8d3be0, L_0x5d2d2a8d2200, L_0x5d2d2a8d0800, L_0x5d2d2a8cf170;
L_0x5d2d2a8dace0 .concat8 [ 4 4 0 0], LS_0x5d2d2a8dace0_0_0, LS_0x5d2d2a8dace0_0_4;
LS_0x5d2d2a8db360_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a8da7c0, L_0x5d2d2a8d8e70, L_0x5d2d2a8d75c0, L_0x5d2d2a8d5bf0;
LS_0x5d2d2a8db360_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a8d4080, L_0x5d2d2a8d26a0, L_0x5d2d2a8d0ca0, L_0x5d2d2a8cf530;
LS_0x5d2d2a8db360_0_8 .concat8 [ 1 0 0 0], L_0x5d2d2a8db520;
L_0x5d2d2a8db360 .concat8 [ 4 4 1 0], LS_0x5d2d2a8db360_0_0, LS_0x5d2d2a8db360_0_4, LS_0x5d2d2a8db360_0_8;
L_0x5d2d2a8db520 .part L_0x5d2d2a8db5c0, 8, 1;
LS_0x5d2d2a8db5c0_0_0 .concat8 [ 1 1 1 1], L_0x7347fc2c2c30, L_0x5d2d2a8d9170, L_0x5d2d2a8d7820, L_0x5d2d2a8d6180;
LS_0x5d2d2a8db5c0_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a8d2b40, L_0x5d2d2a8d2bb0, L_0x5d2d2a8d1130, L_0x5d2d2a8cf930;
LS_0x5d2d2a8db5c0_0_8 .concat8 [ 1 0 0 0], L_0x5d2d2a8ce5a0;
L_0x5d2d2a8db5c0 .concat8 [ 4 4 1 0], LS_0x5d2d2a8db5c0_0_0, LS_0x5d2d2a8db5c0_0_4, LS_0x5d2d2a8db5c0_0_8;
L_0x5d2d2a8db400 .part L_0x5d2d2a8db5c0, 8, 1;
S_0x5d2d2a6e0a60 .scope generate, "rcpa1Loop[0]" "rcpa1Loop[0]" 10 16, 10 16 0, S_0x5d2d2a38da00;
 .timescale -9 -12;
P_0x5d2d2a6e0c80 .param/l "i" 0 10 16, +C4<00>;
S_0x5d2d2a6e0d60 .scope module, "rcpfa1_inst" "rcpfa1_block" 10 17, 11 1 0, S_0x5d2d2a6e0a60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
L_0x5d2d2a8d9170 .functor BUFZ 1, L_0x5d2d2a8da870, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6e7a50_0 .net "X", 0 0, L_0x5d2d2a8d9720;  1 drivers
v0x5d2d2a6e7af0_0 .net "Y", 0 0, L_0x5d2d2a8d9c40;  1 drivers
v0x5d2d2a6e7bb0_0 .net "a", 0 0, L_0x5d2d2a8da870;  1 drivers
v0x5d2d2a6e7ce0_0 .net "b", 0 0, L_0x5d2d2a8dab30;  1 drivers
v0x5d2d2a6e7e10_0 .net "cIn", 0 0, L_0x5d2d2a8d92f0;  1 drivers
v0x5d2d2a6e7eb0_0 .net "cOut", 0 0, L_0x5d2d2a8da7c0;  1 drivers
v0x5d2d2a6e7f50_0 .net "fIn", 0 0, L_0x5d2d2a8daef0;  1 drivers
v0x5d2d2a6e7ff0_0 .net "fOut", 0 0, L_0x5d2d2a8d9170;  1 drivers
v0x5d2d2a6e8090_0 .net "notCIn", 0 0, L_0x5d2d2a8d93e0;  1 drivers
v0x5d2d2a6e81c0_0 .net "notCOut", 0 0, L_0x5d2d2a8da6a0;  1 drivers
v0x5d2d2a6e8260_0 .net "notFIn", 0 0, L_0x5d2d2a8d9cd0;  1 drivers
v0x5d2d2a6e8300_0 .net "s", 0 0, L_0x5d2d2a8da320;  1 drivers
S_0x5d2d2a6e0ff0 .scope module, "AO1" "andOrBlock" 11 19, 12 1 0, S_0x5d2d2a6e0d60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a6e2180_0 .net "a", 0 0, L_0x5d2d2a8da870;  alias, 1 drivers
v0x5d2d2a6e2220_0 .net "b", 0 0, L_0x5d2d2a8dab30;  alias, 1 drivers
v0x5d2d2a6e22c0_0 .net "c", 0 0, L_0x5d2d2a8d93e0;  alias, 1 drivers
v0x5d2d2a6e2390_0 .net "node1", 0 0, L_0x5d2d2a8d94c0;  1 drivers
v0x5d2d2a6e2480_0 .net "node2", 0 0, L_0x5d2d2a8d9550;  1 drivers
v0x5d2d2a6e25c0_0 .net "out", 0 0, L_0x5d2d2a8d9720;  alias, 1 drivers
S_0x5d2d2a6e1260 .scope module, "nand1" "nand_gate" 12 8, 7 7 0, S_0x5d2d2a6e0ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8d9450 .functor AND 1, L_0x5d2d2a8da870, L_0x5d2d2a8dab30, C4<1>, C4<1>;
L_0x5d2d2a8d94c0 .functor NOT 1, L_0x5d2d2a8d9450, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6e14d0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8d9450;  1 drivers
v0x5d2d2a6e15d0_0 .net "a", 0 0, L_0x5d2d2a8da870;  alias, 1 drivers
v0x5d2d2a6e1690_0 .net "b", 0 0, L_0x5d2d2a8dab30;  alias, 1 drivers
v0x5d2d2a6e1730_0 .net "out", 0 0, L_0x5d2d2a8d94c0;  alias, 1 drivers
S_0x5d2d2a6e1870 .scope module, "nor1" "nor_gate" 12 10, 7 13 0, S_0x5d2d2a6e0ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8d9600 .functor OR 1, L_0x5d2d2a8d9550, L_0x5d2d2a8d93e0, C4<0>, C4<0>;
L_0x5d2d2a8d9720 .functor NOT 1, L_0x5d2d2a8d9600, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6e1aa0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8d9600;  1 drivers
v0x5d2d2a6e1ba0_0 .net "a", 0 0, L_0x5d2d2a8d9550;  alias, 1 drivers
v0x5d2d2a6e1c60_0 .net "b", 0 0, L_0x5d2d2a8d93e0;  alias, 1 drivers
v0x5d2d2a6e1d00_0 .net "out", 0 0, L_0x5d2d2a8d9720;  alias, 1 drivers
S_0x5d2d2a6e1e40 .scope module, "not1" "not_gate" 12 9, 7 1 0, S_0x5d2d2a6e0ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8d9550 .functor NOT 1, L_0x5d2d2a8d94c0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6e2020_0 .net "a", 0 0, L_0x5d2d2a8d94c0;  alias, 1 drivers
v0x5d2d2a6e20c0_0 .net "out", 0 0, L_0x5d2d2a8d9550;  alias, 1 drivers
S_0x5d2d2a6e2660 .scope module, "AO2" "andOrBlock" 11 23, 12 1 0, S_0x5d2d2a6e0d60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a6e38b0_0 .net "a", 0 0, L_0x5d2d2a8daef0;  alias, 1 drivers
v0x5d2d2a6e3980_0 .net "b", 0 0, L_0x5d2d2a8d9c40;  alias, 1 drivers
v0x5d2d2a6e3a50_0 .net "c", 0 0, L_0x5d2d2a8d9720;  alias, 1 drivers
v0x5d2d2a6e3b20_0 .net "node1", 0 0, L_0x5d2d2a8da440;  1 drivers
v0x5d2d2a6e3c10_0 .net "node2", 0 0, L_0x5d2d2a8da4d0;  1 drivers
v0x5d2d2a6e3d50_0 .net "out", 0 0, L_0x5d2d2a8da6a0;  alias, 1 drivers
S_0x5d2d2a6e28b0 .scope module, "nand1" "nand_gate" 12 8, 7 7 0, S_0x5d2d2a6e2660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8da3b0 .functor AND 1, L_0x5d2d2a8daef0, L_0x5d2d2a8d9c40, C4<1>, C4<1>;
L_0x5d2d2a8da440 .functor NOT 1, L_0x5d2d2a8da3b0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6e2b00_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8da3b0;  1 drivers
v0x5d2d2a6e2c00_0 .net "a", 0 0, L_0x5d2d2a8daef0;  alias, 1 drivers
v0x5d2d2a6e2cc0_0 .net "b", 0 0, L_0x5d2d2a8d9c40;  alias, 1 drivers
v0x5d2d2a6e2d60_0 .net "out", 0 0, L_0x5d2d2a8da440;  alias, 1 drivers
S_0x5d2d2a6e2ea0 .scope module, "nor1" "nor_gate" 12 10, 7 13 0, S_0x5d2d2a6e2660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8da580 .functor OR 1, L_0x5d2d2a8da4d0, L_0x5d2d2a8d9720, C4<0>, C4<0>;
L_0x5d2d2a8da6a0 .functor NOT 1, L_0x5d2d2a8da580, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6e30d0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8da580;  1 drivers
v0x5d2d2a6e31d0_0 .net "a", 0 0, L_0x5d2d2a8da4d0;  alias, 1 drivers
v0x5d2d2a6e3290_0 .net "b", 0 0, L_0x5d2d2a8d9720;  alias, 1 drivers
v0x5d2d2a6e33b0_0 .net "out", 0 0, L_0x5d2d2a8da6a0;  alias, 1 drivers
S_0x5d2d2a6e34d0 .scope module, "not1" "not_gate" 12 9, 7 1 0, S_0x5d2d2a6e2660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8da4d0 .functor NOT 1, L_0x5d2d2a8da440, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6e36f0_0 .net "a", 0 0, L_0x5d2d2a8da440;  alias, 1 drivers
v0x5d2d2a6e37c0_0 .net "out", 0 0, L_0x5d2d2a8da4d0;  alias, 1 drivers
S_0x5d2d2a6e3df0 .scope module, "OA1" "orAndBlock" 11 20, 6 1 0, S_0x5d2d2a6e0d60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a6e5070_0 .net "a", 0 0, L_0x5d2d2a8da870;  alias, 1 drivers
v0x5d2d2a6e5110_0 .net "b", 0 0, L_0x5d2d2a8dab30;  alias, 1 drivers
v0x5d2d2a6e51d0_0 .net "c", 0 0, L_0x5d2d2a8d93e0;  alias, 1 drivers
v0x5d2d2a6e52a0_0 .net "node1", 0 0, L_0x5d2d2a8d9840;  1 drivers
v0x5d2d2a6e5390_0 .net "node2", 0 0, L_0x5d2d2a8d98d0;  1 drivers
v0x5d2d2a6e54d0_0 .net "out", 0 0, L_0x5d2d2a8d9c40;  alias, 1 drivers
S_0x5d2d2a6e4040 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a6e3df0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8d9a10 .functor AND 1, L_0x5d2d2a8d98d0, L_0x5d2d2a8d93e0, C4<1>, C4<1>;
L_0x5d2d2a8d9c40 .functor NOT 1, L_0x5d2d2a8d9a10, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6e4290_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8d9a10;  1 drivers
v0x5d2d2a6e4390_0 .net "a", 0 0, L_0x5d2d2a8d98d0;  alias, 1 drivers
v0x5d2d2a6e4450_0 .net "b", 0 0, L_0x5d2d2a8d93e0;  alias, 1 drivers
v0x5d2d2a6e4570_0 .net "out", 0 0, L_0x5d2d2a8d9c40;  alias, 1 drivers
S_0x5d2d2a6e46c0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a6e3df0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8d97b0 .functor OR 1, L_0x5d2d2a8da870, L_0x5d2d2a8dab30, C4<0>, C4<0>;
L_0x5d2d2a8d9840 .functor NOT 1, L_0x5d2d2a8d97b0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6e48f0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8d97b0;  1 drivers
v0x5d2d2a6e49f0_0 .net "a", 0 0, L_0x5d2d2a8da870;  alias, 1 drivers
v0x5d2d2a6e4b00_0 .net "b", 0 0, L_0x5d2d2a8dab30;  alias, 1 drivers
v0x5d2d2a6e4bf0_0 .net "out", 0 0, L_0x5d2d2a8d9840;  alias, 1 drivers
S_0x5d2d2a6e4cf0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a6e3df0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8d98d0 .functor NOT 1, L_0x5d2d2a8d9840, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6e4f10_0 .net "a", 0 0, L_0x5d2d2a8d9840;  alias, 1 drivers
v0x5d2d2a6e4fb0_0 .net "out", 0 0, L_0x5d2d2a8d98d0;  alias, 1 drivers
S_0x5d2d2a6e55b0 .scope module, "OA2" "orAndBlock" 11 22, 6 1 0, S_0x5d2d2a6e0d60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a6e67a0_0 .net "a", 0 0, L_0x5d2d2a8d9cd0;  alias, 1 drivers
v0x5d2d2a6e6870_0 .net "b", 0 0, L_0x5d2d2a8d9720;  alias, 1 drivers
v0x5d2d2a6e6910_0 .net "c", 0 0, L_0x5d2d2a8d9c40;  alias, 1 drivers
v0x5d2d2a6e69e0_0 .net "node1", 0 0, L_0x5d2d2a8d9fb0;  1 drivers
v0x5d2d2a6e6ad0_0 .net "node2", 0 0, L_0x5d2d2a8da040;  1 drivers
v0x5d2d2a6e6c10_0 .net "out", 0 0, L_0x5d2d2a8da320;  alias, 1 drivers
S_0x5d2d2a6e5800 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a6e55b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8da0f0 .functor AND 1, L_0x5d2d2a8da040, L_0x5d2d2a8d9c40, C4<1>, C4<1>;
L_0x5d2d2a8da320 .functor NOT 1, L_0x5d2d2a8da0f0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6e5a70_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8da0f0;  1 drivers
v0x5d2d2a6e5b70_0 .net "a", 0 0, L_0x5d2d2a8da040;  alias, 1 drivers
v0x5d2d2a6e5c30_0 .net "b", 0 0, L_0x5d2d2a8d9c40;  alias, 1 drivers
v0x5d2d2a6e5cd0_0 .net "out", 0 0, L_0x5d2d2a8da320;  alias, 1 drivers
S_0x5d2d2a6e5df0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a6e55b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8d9e10 .functor OR 1, L_0x5d2d2a8d9cd0, L_0x5d2d2a8d9720, C4<0>, C4<0>;
L_0x5d2d2a8d9fb0 .functor NOT 1, L_0x5d2d2a8d9e10, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6e5fd0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8d9e10;  1 drivers
v0x5d2d2a6e60d0_0 .net "a", 0 0, L_0x5d2d2a8d9cd0;  alias, 1 drivers
v0x5d2d2a6e6190_0 .net "b", 0 0, L_0x5d2d2a8d9720;  alias, 1 drivers
v0x5d2d2a6e62c0_0 .net "out", 0 0, L_0x5d2d2a8d9fb0;  alias, 1 drivers
S_0x5d2d2a6e63e0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a6e55b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8da040 .functor NOT 1, L_0x5d2d2a8d9fb0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6e65e0_0 .net "a", 0 0, L_0x5d2d2a8d9fb0;  alias, 1 drivers
v0x5d2d2a6e66b0_0 .net "out", 0 0, L_0x5d2d2a8da040;  alias, 1 drivers
S_0x5d2d2a6e6cd0 .scope module, "not1" "not_gate" 11 18, 7 1 0, S_0x5d2d2a6e0d60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8d93e0 .functor NOT 1, L_0x5d2d2a8d92f0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6e6f60_0 .net "a", 0 0, L_0x5d2d2a8d92f0;  alias, 1 drivers
v0x5d2d2a6e7040_0 .net "out", 0 0, L_0x5d2d2a8d93e0;  alias, 1 drivers
S_0x5d2d2a6e71d0 .scope module, "not2" "not_gate" 11 21, 7 1 0, S_0x5d2d2a6e0d60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8d9cd0 .functor NOT 1, L_0x5d2d2a8daef0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6e73a0_0 .net "a", 0 0, L_0x5d2d2a8daef0;  alias, 1 drivers
v0x5d2d2a6e74b0_0 .net "out", 0 0, L_0x5d2d2a8d9cd0;  alias, 1 drivers
S_0x5d2d2a6e7600 .scope module, "not3" "not_gate" 11 24, 7 1 0, S_0x5d2d2a6e0d60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8da7c0 .functor NOT 1, L_0x5d2d2a8da6a0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6e7820_0 .net "a", 0 0, L_0x5d2d2a8da6a0;  alias, 1 drivers
v0x5d2d2a6e7930_0 .net "out", 0 0, L_0x5d2d2a8da7c0;  alias, 1 drivers
S_0x5d2d2a6e8460 .scope generate, "rcpa1Loop[1]" "rcpa1Loop[1]" 10 16, 10 16 0, S_0x5d2d2a38da00;
 .timescale -9 -12;
P_0x5d2d2a6e8630 .param/l "i" 0 10 16, +C4<01>;
S_0x5d2d2a6e86f0 .scope module, "rcpfa1_inst" "rcpfa1_block" 10 17, 11 1 0, S_0x5d2d2a6e8460;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
L_0x5d2d2a8d7820 .functor BUFZ 1, L_0x5d2d2a8d8f20, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6ef570_0 .net "X", 0 0, L_0x5d2d2a8d7dd0;  1 drivers
v0x5d2d2a6ef610_0 .net "Y", 0 0, L_0x5d2d2a8d82f0;  1 drivers
v0x5d2d2a6ef6d0_0 .net "a", 0 0, L_0x5d2d2a8d8f20;  1 drivers
v0x5d2d2a6ef800_0 .net "b", 0 0, L_0x5d2d2a8d90d0;  1 drivers
v0x5d2d2a6ef930_0 .net "cIn", 0 0, L_0x5d2d2a8d7980;  1 drivers
v0x5d2d2a6ef9d0_0 .net "cOut", 0 0, L_0x5d2d2a8d8e70;  1 drivers
v0x5d2d2a6efa70_0 .net "fIn", 0 0, L_0x5d2d2a8d9250;  1 drivers
v0x5d2d2a6efb10_0 .net "fOut", 0 0, L_0x5d2d2a8d7820;  1 drivers
v0x5d2d2a6efbb0_0 .net "notCIn", 0 0, L_0x5d2d2a8d7a50;  1 drivers
v0x5d2d2a6efce0_0 .net "notCOut", 0 0, L_0x5d2d2a8d8d50;  1 drivers
v0x5d2d2a6efd80_0 .net "notFIn", 0 0, L_0x5d2d2a8d8380;  1 drivers
v0x5d2d2a6efe20_0 .net "s", 0 0, L_0x5d2d2a8d89d0;  1 drivers
S_0x5d2d2a6e8980 .scope module, "AO1" "andOrBlock" 11 19, 12 1 0, S_0x5d2d2a6e86f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a6e9b80_0 .net "a", 0 0, L_0x5d2d2a8d8f20;  alias, 1 drivers
v0x5d2d2a6e9c50_0 .net "b", 0 0, L_0x5d2d2a8d90d0;  alias, 1 drivers
v0x5d2d2a6e9d20_0 .net "c", 0 0, L_0x5d2d2a8d7a50;  alias, 1 drivers
v0x5d2d2a6e9e20_0 .net "node1", 0 0, L_0x5d2d2a8d7b70;  1 drivers
v0x5d2d2a6e9f10_0 .net "node2", 0 0, L_0x5d2d2a8d7c00;  1 drivers
v0x5d2d2a6ea050_0 .net "out", 0 0, L_0x5d2d2a8d7dd0;  alias, 1 drivers
S_0x5d2d2a6e8bf0 .scope module, "nand1" "nand_gate" 12 8, 7 7 0, S_0x5d2d2a6e8980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8d7ae0 .functor AND 1, L_0x5d2d2a8d8f20, L_0x5d2d2a8d90d0, C4<1>, C4<1>;
L_0x5d2d2a8d7b70 .functor NOT 1, L_0x5d2d2a8d7ae0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6e8e60_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8d7ae0;  1 drivers
v0x5d2d2a6e8f60_0 .net "a", 0 0, L_0x5d2d2a8d8f20;  alias, 1 drivers
v0x5d2d2a6e9020_0 .net "b", 0 0, L_0x5d2d2a8d90d0;  alias, 1 drivers
v0x5d2d2a6e90c0_0 .net "out", 0 0, L_0x5d2d2a8d7b70;  alias, 1 drivers
S_0x5d2d2a6e9200 .scope module, "nor1" "nor_gate" 12 10, 7 13 0, S_0x5d2d2a6e8980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8d7cb0 .functor OR 1, L_0x5d2d2a8d7c00, L_0x5d2d2a8d7a50, C4<0>, C4<0>;
L_0x5d2d2a8d7dd0 .functor NOT 1, L_0x5d2d2a8d7cb0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6e9430_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8d7cb0;  1 drivers
v0x5d2d2a6e9530_0 .net "a", 0 0, L_0x5d2d2a8d7c00;  alias, 1 drivers
v0x5d2d2a6e95f0_0 .net "b", 0 0, L_0x5d2d2a8d7a50;  alias, 1 drivers
v0x5d2d2a6e9690_0 .net "out", 0 0, L_0x5d2d2a8d7dd0;  alias, 1 drivers
S_0x5d2d2a6e97d0 .scope module, "not1" "not_gate" 12 9, 7 1 0, S_0x5d2d2a6e8980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8d7c00 .functor NOT 1, L_0x5d2d2a8d7b70, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6e99f0_0 .net "a", 0 0, L_0x5d2d2a8d7b70;  alias, 1 drivers
v0x5d2d2a6e9a90_0 .net "out", 0 0, L_0x5d2d2a8d7c00;  alias, 1 drivers
S_0x5d2d2a6ea0f0 .scope module, "AO2" "andOrBlock" 11 23, 12 1 0, S_0x5d2d2a6e86f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a6eb340_0 .net "a", 0 0, L_0x5d2d2a8d9250;  alias, 1 drivers
v0x5d2d2a6eb410_0 .net "b", 0 0, L_0x5d2d2a8d82f0;  alias, 1 drivers
v0x5d2d2a6eb4e0_0 .net "c", 0 0, L_0x5d2d2a8d7dd0;  alias, 1 drivers
v0x5d2d2a6eb5b0_0 .net "node1", 0 0, L_0x5d2d2a8d8af0;  1 drivers
v0x5d2d2a6eb6a0_0 .net "node2", 0 0, L_0x5d2d2a8d8b80;  1 drivers
v0x5d2d2a6eb7e0_0 .net "out", 0 0, L_0x5d2d2a8d8d50;  alias, 1 drivers
S_0x5d2d2a6ea340 .scope module, "nand1" "nand_gate" 12 8, 7 7 0, S_0x5d2d2a6ea0f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8d8a60 .functor AND 1, L_0x5d2d2a8d9250, L_0x5d2d2a8d82f0, C4<1>, C4<1>;
L_0x5d2d2a8d8af0 .functor NOT 1, L_0x5d2d2a8d8a60, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6ea590_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8d8a60;  1 drivers
v0x5d2d2a6ea690_0 .net "a", 0 0, L_0x5d2d2a8d9250;  alias, 1 drivers
v0x5d2d2a6ea750_0 .net "b", 0 0, L_0x5d2d2a8d82f0;  alias, 1 drivers
v0x5d2d2a6ea7f0_0 .net "out", 0 0, L_0x5d2d2a8d8af0;  alias, 1 drivers
S_0x5d2d2a6ea930 .scope module, "nor1" "nor_gate" 12 10, 7 13 0, S_0x5d2d2a6ea0f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8d8c30 .functor OR 1, L_0x5d2d2a8d8b80, L_0x5d2d2a8d7dd0, C4<0>, C4<0>;
L_0x5d2d2a8d8d50 .functor NOT 1, L_0x5d2d2a8d8c30, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6eab60_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8d8c30;  1 drivers
v0x5d2d2a6eac60_0 .net "a", 0 0, L_0x5d2d2a8d8b80;  alias, 1 drivers
v0x5d2d2a6ead20_0 .net "b", 0 0, L_0x5d2d2a8d7dd0;  alias, 1 drivers
v0x5d2d2a6eae40_0 .net "out", 0 0, L_0x5d2d2a8d8d50;  alias, 1 drivers
S_0x5d2d2a6eaf60 .scope module, "not1" "not_gate" 12 9, 7 1 0, S_0x5d2d2a6ea0f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8d8b80 .functor NOT 1, L_0x5d2d2a8d8af0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6eb180_0 .net "a", 0 0, L_0x5d2d2a8d8af0;  alias, 1 drivers
v0x5d2d2a6eb250_0 .net "out", 0 0, L_0x5d2d2a8d8b80;  alias, 1 drivers
S_0x5d2d2a6eb880 .scope module, "OA1" "orAndBlock" 11 20, 6 1 0, S_0x5d2d2a6e86f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a6ecb00_0 .net "a", 0 0, L_0x5d2d2a8d8f20;  alias, 1 drivers
v0x5d2d2a6ecba0_0 .net "b", 0 0, L_0x5d2d2a8d90d0;  alias, 1 drivers
v0x5d2d2a6ecc60_0 .net "c", 0 0, L_0x5d2d2a8d7a50;  alias, 1 drivers
v0x5d2d2a6ecd30_0 .net "node1", 0 0, L_0x5d2d2a8d7ef0;  1 drivers
v0x5d2d2a6ece20_0 .net "node2", 0 0, L_0x5d2d2a8d7f80;  1 drivers
v0x5d2d2a6ecf60_0 .net "out", 0 0, L_0x5d2d2a8d82f0;  alias, 1 drivers
S_0x5d2d2a6ebad0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a6eb880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8d80c0 .functor AND 1, L_0x5d2d2a8d7f80, L_0x5d2d2a8d7a50, C4<1>, C4<1>;
L_0x5d2d2a8d82f0 .functor NOT 1, L_0x5d2d2a8d80c0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6ebd20_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8d80c0;  1 drivers
v0x5d2d2a6ebe20_0 .net "a", 0 0, L_0x5d2d2a8d7f80;  alias, 1 drivers
v0x5d2d2a6ebee0_0 .net "b", 0 0, L_0x5d2d2a8d7a50;  alias, 1 drivers
v0x5d2d2a6ec000_0 .net "out", 0 0, L_0x5d2d2a8d82f0;  alias, 1 drivers
S_0x5d2d2a6ec150 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a6eb880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8d7e60 .functor OR 1, L_0x5d2d2a8d8f20, L_0x5d2d2a8d90d0, C4<0>, C4<0>;
L_0x5d2d2a8d7ef0 .functor NOT 1, L_0x5d2d2a8d7e60, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6ec380_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8d7e60;  1 drivers
v0x5d2d2a6ec480_0 .net "a", 0 0, L_0x5d2d2a8d8f20;  alias, 1 drivers
v0x5d2d2a6ec590_0 .net "b", 0 0, L_0x5d2d2a8d90d0;  alias, 1 drivers
v0x5d2d2a6ec680_0 .net "out", 0 0, L_0x5d2d2a8d7ef0;  alias, 1 drivers
S_0x5d2d2a6ec780 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a6eb880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8d7f80 .functor NOT 1, L_0x5d2d2a8d7ef0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6ec9a0_0 .net "a", 0 0, L_0x5d2d2a8d7ef0;  alias, 1 drivers
v0x5d2d2a6eca40_0 .net "out", 0 0, L_0x5d2d2a8d7f80;  alias, 1 drivers
S_0x5d2d2a6ed040 .scope module, "OA2" "orAndBlock" 11 22, 6 1 0, S_0x5d2d2a6e86f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a6ee2c0_0 .net "a", 0 0, L_0x5d2d2a8d8380;  alias, 1 drivers
v0x5d2d2a6ee390_0 .net "b", 0 0, L_0x5d2d2a8d7dd0;  alias, 1 drivers
v0x5d2d2a6ee430_0 .net "c", 0 0, L_0x5d2d2a8d82f0;  alias, 1 drivers
v0x5d2d2a6ee500_0 .net "node1", 0 0, L_0x5d2d2a8d8660;  1 drivers
v0x5d2d2a6ee5f0_0 .net "node2", 0 0, L_0x5d2d2a8d86f0;  1 drivers
v0x5d2d2a6ee730_0 .net "out", 0 0, L_0x5d2d2a8d89d0;  alias, 1 drivers
S_0x5d2d2a6ed290 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a6ed040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8d87a0 .functor AND 1, L_0x5d2d2a8d86f0, L_0x5d2d2a8d82f0, C4<1>, C4<1>;
L_0x5d2d2a8d89d0 .functor NOT 1, L_0x5d2d2a8d87a0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6ed500_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8d87a0;  1 drivers
v0x5d2d2a6ed600_0 .net "a", 0 0, L_0x5d2d2a8d86f0;  alias, 1 drivers
v0x5d2d2a6ed6c0_0 .net "b", 0 0, L_0x5d2d2a8d82f0;  alias, 1 drivers
v0x5d2d2a6ed7f0_0 .net "out", 0 0, L_0x5d2d2a8d89d0;  alias, 1 drivers
S_0x5d2d2a6ed910 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a6ed040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8d84c0 .functor OR 1, L_0x5d2d2a8d8380, L_0x5d2d2a8d7dd0, C4<0>, C4<0>;
L_0x5d2d2a8d8660 .functor NOT 1, L_0x5d2d2a8d84c0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6edaf0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8d84c0;  1 drivers
v0x5d2d2a6edbf0_0 .net "a", 0 0, L_0x5d2d2a8d8380;  alias, 1 drivers
v0x5d2d2a6edcb0_0 .net "b", 0 0, L_0x5d2d2a8d7dd0;  alias, 1 drivers
v0x5d2d2a6edde0_0 .net "out", 0 0, L_0x5d2d2a8d8660;  alias, 1 drivers
S_0x5d2d2a6edf00 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a6ed040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8d86f0 .functor NOT 1, L_0x5d2d2a8d8660, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6ee100_0 .net "a", 0 0, L_0x5d2d2a8d8660;  alias, 1 drivers
v0x5d2d2a6ee1d0_0 .net "out", 0 0, L_0x5d2d2a8d86f0;  alias, 1 drivers
S_0x5d2d2a6ee7f0 .scope module, "not1" "not_gate" 11 18, 7 1 0, S_0x5d2d2a6e86f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8d7a50 .functor NOT 1, L_0x5d2d2a8d7980, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6eea80_0 .net "a", 0 0, L_0x5d2d2a8d7980;  alias, 1 drivers
v0x5d2d2a6eeb60_0 .net "out", 0 0, L_0x5d2d2a8d7a50;  alias, 1 drivers
S_0x5d2d2a6eecf0 .scope module, "not2" "not_gate" 11 21, 7 1 0, S_0x5d2d2a6e86f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8d8380 .functor NOT 1, L_0x5d2d2a8d9250, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6eeec0_0 .net "a", 0 0, L_0x5d2d2a8d9250;  alias, 1 drivers
v0x5d2d2a6eefd0_0 .net "out", 0 0, L_0x5d2d2a8d8380;  alias, 1 drivers
S_0x5d2d2a6ef120 .scope module, "not3" "not_gate" 11 24, 7 1 0, S_0x5d2d2a6e86f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8d8e70 .functor NOT 1, L_0x5d2d2a8d8d50, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6ef340_0 .net "a", 0 0, L_0x5d2d2a8d8d50;  alias, 1 drivers
v0x5d2d2a6ef450_0 .net "out", 0 0, L_0x5d2d2a8d8e70;  alias, 1 drivers
S_0x5d2d2a6eff80 .scope generate, "rcpa1Loop[2]" "rcpa1Loop[2]" 10 16, 10 16 0, S_0x5d2d2a38da00;
 .timescale -9 -12;
P_0x5d2d2a6f0130 .param/l "i" 0 10 16, +C4<010>;
S_0x5d2d2a6f01f0 .scope module, "rcpfa1_inst" "rcpfa1_block" 10 17, 11 1 0, S_0x5d2d2a6eff80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
L_0x5d2d2a8d6180 .functor BUFZ 1, L_0x5d2d2a8d5ef0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6f70a0_0 .net "X", 0 0, L_0x5d2d2a8d6520;  1 drivers
v0x5d2d2a6f7140_0 .net "Y", 0 0, L_0x5d2d2a8d6a40;  1 drivers
v0x5d2d2a6f7200_0 .net "a", 0 0, L_0x5d2d2a8d5ef0;  1 drivers
v0x5d2d2a6f7330_0 .net "b", 0 0, L_0x5d2d2a8d7780;  1 drivers
v0x5d2d2a6f7460_0 .net "cIn", 0 0, L_0x5d2d2a8d60d0;  1 drivers
v0x5d2d2a6f7500_0 .net "cOut", 0 0, L_0x5d2d2a8d75c0;  1 drivers
v0x5d2d2a6f75a0_0 .net "fIn", 0 0, L_0x5d2d2a8d78e0;  1 drivers
v0x5d2d2a6f7640_0 .net "fOut", 0 0, L_0x5d2d2a8d6180;  1 drivers
v0x5d2d2a6f76e0_0 .net "notCIn", 0 0, L_0x5d2d2a8d6210;  1 drivers
v0x5d2d2a6f7810_0 .net "notCOut", 0 0, L_0x5d2d2a8d74a0;  1 drivers
v0x5d2d2a6f78b0_0 .net "notFIn", 0 0, L_0x5d2d2a8d6ad0;  1 drivers
v0x5d2d2a6f7950_0 .net "s", 0 0, L_0x5d2d2a8d7120;  1 drivers
S_0x5d2d2a6f0480 .scope module, "AO1" "andOrBlock" 11 19, 12 1 0, S_0x5d2d2a6f01f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a6f16b0_0 .net "a", 0 0, L_0x5d2d2a8d5ef0;  alias, 1 drivers
v0x5d2d2a6f1780_0 .net "b", 0 0, L_0x5d2d2a8d7780;  alias, 1 drivers
v0x5d2d2a6f1850_0 .net "c", 0 0, L_0x5d2d2a8d6210;  alias, 1 drivers
v0x5d2d2a6f1950_0 .net "node1", 0 0, L_0x5d2d2a8d6350;  1 drivers
v0x5d2d2a6f1a40_0 .net "node2", 0 0, L_0x5d2d2a8d63e0;  1 drivers
v0x5d2d2a6f1b80_0 .net "out", 0 0, L_0x5d2d2a8d6520;  alias, 1 drivers
S_0x5d2d2a6f06f0 .scope module, "nand1" "nand_gate" 12 8, 7 7 0, S_0x5d2d2a6f0480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8d62c0 .functor AND 1, L_0x5d2d2a8d5ef0, L_0x5d2d2a8d7780, C4<1>, C4<1>;
L_0x5d2d2a8d6350 .functor NOT 1, L_0x5d2d2a8d62c0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6f0960_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8d62c0;  1 drivers
v0x5d2d2a6f0a60_0 .net "a", 0 0, L_0x5d2d2a8d5ef0;  alias, 1 drivers
v0x5d2d2a6f0b20_0 .net "b", 0 0, L_0x5d2d2a8d7780;  alias, 1 drivers
v0x5d2d2a6f0bc0_0 .net "out", 0 0, L_0x5d2d2a8d6350;  alias, 1 drivers
S_0x5d2d2a6f0d00 .scope module, "nor1" "nor_gate" 12 10, 7 13 0, S_0x5d2d2a6f0480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8d6490 .functor OR 1, L_0x5d2d2a8d63e0, L_0x5d2d2a8d6210, C4<0>, C4<0>;
L_0x5d2d2a8d6520 .functor NOT 1, L_0x5d2d2a8d6490, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6f0f30_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8d6490;  1 drivers
v0x5d2d2a6f1030_0 .net "a", 0 0, L_0x5d2d2a8d63e0;  alias, 1 drivers
v0x5d2d2a6f10f0_0 .net "b", 0 0, L_0x5d2d2a8d6210;  alias, 1 drivers
v0x5d2d2a6f1190_0 .net "out", 0 0, L_0x5d2d2a8d6520;  alias, 1 drivers
S_0x5d2d2a6f12d0 .scope module, "not1" "not_gate" 12 9, 7 1 0, S_0x5d2d2a6f0480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8d63e0 .functor NOT 1, L_0x5d2d2a8d6350, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6f14f0_0 .net "a", 0 0, L_0x5d2d2a8d6350;  alias, 1 drivers
v0x5d2d2a6f15c0_0 .net "out", 0 0, L_0x5d2d2a8d63e0;  alias, 1 drivers
S_0x5d2d2a6f1c20 .scope module, "AO2" "andOrBlock" 11 23, 12 1 0, S_0x5d2d2a6f01f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a6f2e70_0 .net "a", 0 0, L_0x5d2d2a8d78e0;  alias, 1 drivers
v0x5d2d2a6f2f40_0 .net "b", 0 0, L_0x5d2d2a8d6a40;  alias, 1 drivers
v0x5d2d2a6f3010_0 .net "c", 0 0, L_0x5d2d2a8d6520;  alias, 1 drivers
v0x5d2d2a6f30e0_0 .net "node1", 0 0, L_0x5d2d2a8d7240;  1 drivers
v0x5d2d2a6f31d0_0 .net "node2", 0 0, L_0x5d2d2a8d72d0;  1 drivers
v0x5d2d2a6f3310_0 .net "out", 0 0, L_0x5d2d2a8d74a0;  alias, 1 drivers
S_0x5d2d2a6f1e70 .scope module, "nand1" "nand_gate" 12 8, 7 7 0, S_0x5d2d2a6f1c20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8d71b0 .functor AND 1, L_0x5d2d2a8d78e0, L_0x5d2d2a8d6a40, C4<1>, C4<1>;
L_0x5d2d2a8d7240 .functor NOT 1, L_0x5d2d2a8d71b0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6f20c0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8d71b0;  1 drivers
v0x5d2d2a6f21c0_0 .net "a", 0 0, L_0x5d2d2a8d78e0;  alias, 1 drivers
v0x5d2d2a6f2280_0 .net "b", 0 0, L_0x5d2d2a8d6a40;  alias, 1 drivers
v0x5d2d2a6f2320_0 .net "out", 0 0, L_0x5d2d2a8d7240;  alias, 1 drivers
S_0x5d2d2a6f2460 .scope module, "nor1" "nor_gate" 12 10, 7 13 0, S_0x5d2d2a6f1c20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8d7380 .functor OR 1, L_0x5d2d2a8d72d0, L_0x5d2d2a8d6520, C4<0>, C4<0>;
L_0x5d2d2a8d74a0 .functor NOT 1, L_0x5d2d2a8d7380, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6f2690_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8d7380;  1 drivers
v0x5d2d2a6f2790_0 .net "a", 0 0, L_0x5d2d2a8d72d0;  alias, 1 drivers
v0x5d2d2a6f2850_0 .net "b", 0 0, L_0x5d2d2a8d6520;  alias, 1 drivers
v0x5d2d2a6f2970_0 .net "out", 0 0, L_0x5d2d2a8d74a0;  alias, 1 drivers
S_0x5d2d2a6f2a90 .scope module, "not1" "not_gate" 12 9, 7 1 0, S_0x5d2d2a6f1c20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8d72d0 .functor NOT 1, L_0x5d2d2a8d7240, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6f2cb0_0 .net "a", 0 0, L_0x5d2d2a8d7240;  alias, 1 drivers
v0x5d2d2a6f2d80_0 .net "out", 0 0, L_0x5d2d2a8d72d0;  alias, 1 drivers
S_0x5d2d2a6f33b0 .scope module, "OA1" "orAndBlock" 11 20, 6 1 0, S_0x5d2d2a6f01f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a6f4630_0 .net "a", 0 0, L_0x5d2d2a8d5ef0;  alias, 1 drivers
v0x5d2d2a6f46d0_0 .net "b", 0 0, L_0x5d2d2a8d7780;  alias, 1 drivers
v0x5d2d2a6f4790_0 .net "c", 0 0, L_0x5d2d2a8d6210;  alias, 1 drivers
v0x5d2d2a6f4860_0 .net "node1", 0 0, L_0x5d2d2a8d6640;  1 drivers
v0x5d2d2a6f4950_0 .net "node2", 0 0, L_0x5d2d2a8d66d0;  1 drivers
v0x5d2d2a6f4a90_0 .net "out", 0 0, L_0x5d2d2a8d6a40;  alias, 1 drivers
S_0x5d2d2a6f3600 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a6f33b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8d6810 .functor AND 1, L_0x5d2d2a8d66d0, L_0x5d2d2a8d6210, C4<1>, C4<1>;
L_0x5d2d2a8d6a40 .functor NOT 1, L_0x5d2d2a8d6810, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6f3850_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8d6810;  1 drivers
v0x5d2d2a6f3950_0 .net "a", 0 0, L_0x5d2d2a8d66d0;  alias, 1 drivers
v0x5d2d2a6f3a10_0 .net "b", 0 0, L_0x5d2d2a8d6210;  alias, 1 drivers
v0x5d2d2a6f3b30_0 .net "out", 0 0, L_0x5d2d2a8d6a40;  alias, 1 drivers
S_0x5d2d2a6f3c80 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a6f33b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8d65b0 .functor OR 1, L_0x5d2d2a8d5ef0, L_0x5d2d2a8d7780, C4<0>, C4<0>;
L_0x5d2d2a8d6640 .functor NOT 1, L_0x5d2d2a8d65b0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6f3eb0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8d65b0;  1 drivers
v0x5d2d2a6f3fb0_0 .net "a", 0 0, L_0x5d2d2a8d5ef0;  alias, 1 drivers
v0x5d2d2a6f40c0_0 .net "b", 0 0, L_0x5d2d2a8d7780;  alias, 1 drivers
v0x5d2d2a6f41b0_0 .net "out", 0 0, L_0x5d2d2a8d6640;  alias, 1 drivers
S_0x5d2d2a6f42b0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a6f33b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8d66d0 .functor NOT 1, L_0x5d2d2a8d6640, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6f44d0_0 .net "a", 0 0, L_0x5d2d2a8d6640;  alias, 1 drivers
v0x5d2d2a6f4570_0 .net "out", 0 0, L_0x5d2d2a8d66d0;  alias, 1 drivers
S_0x5d2d2a6f4b70 .scope module, "OA2" "orAndBlock" 11 22, 6 1 0, S_0x5d2d2a6f01f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a6f5df0_0 .net "a", 0 0, L_0x5d2d2a8d6ad0;  alias, 1 drivers
v0x5d2d2a6f5ec0_0 .net "b", 0 0, L_0x5d2d2a8d6520;  alias, 1 drivers
v0x5d2d2a6f5f60_0 .net "c", 0 0, L_0x5d2d2a8d6a40;  alias, 1 drivers
v0x5d2d2a6f6030_0 .net "node1", 0 0, L_0x5d2d2a8d6db0;  1 drivers
v0x5d2d2a6f6120_0 .net "node2", 0 0, L_0x5d2d2a8d6e40;  1 drivers
v0x5d2d2a6f6260_0 .net "out", 0 0, L_0x5d2d2a8d7120;  alias, 1 drivers
S_0x5d2d2a6f4dc0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a6f4b70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8d6ef0 .functor AND 1, L_0x5d2d2a8d6e40, L_0x5d2d2a8d6a40, C4<1>, C4<1>;
L_0x5d2d2a8d7120 .functor NOT 1, L_0x5d2d2a8d6ef0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6f5030_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8d6ef0;  1 drivers
v0x5d2d2a6f5130_0 .net "a", 0 0, L_0x5d2d2a8d6e40;  alias, 1 drivers
v0x5d2d2a6f51f0_0 .net "b", 0 0, L_0x5d2d2a8d6a40;  alias, 1 drivers
v0x5d2d2a6f5320_0 .net "out", 0 0, L_0x5d2d2a8d7120;  alias, 1 drivers
S_0x5d2d2a6f5440 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a6f4b70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8d6c10 .functor OR 1, L_0x5d2d2a8d6ad0, L_0x5d2d2a8d6520, C4<0>, C4<0>;
L_0x5d2d2a8d6db0 .functor NOT 1, L_0x5d2d2a8d6c10, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6f5620_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8d6c10;  1 drivers
v0x5d2d2a6f5720_0 .net "a", 0 0, L_0x5d2d2a8d6ad0;  alias, 1 drivers
v0x5d2d2a6f57e0_0 .net "b", 0 0, L_0x5d2d2a8d6520;  alias, 1 drivers
v0x5d2d2a6f5910_0 .net "out", 0 0, L_0x5d2d2a8d6db0;  alias, 1 drivers
S_0x5d2d2a6f5a30 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a6f4b70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8d6e40 .functor NOT 1, L_0x5d2d2a8d6db0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6f5c30_0 .net "a", 0 0, L_0x5d2d2a8d6db0;  alias, 1 drivers
v0x5d2d2a6f5d00_0 .net "out", 0 0, L_0x5d2d2a8d6e40;  alias, 1 drivers
S_0x5d2d2a6f6320 .scope module, "not1" "not_gate" 11 18, 7 1 0, S_0x5d2d2a6f01f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8d6210 .functor NOT 1, L_0x5d2d2a8d60d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6f65b0_0 .net "a", 0 0, L_0x5d2d2a8d60d0;  alias, 1 drivers
v0x5d2d2a6f6690_0 .net "out", 0 0, L_0x5d2d2a8d6210;  alias, 1 drivers
S_0x5d2d2a6f6820 .scope module, "not2" "not_gate" 11 21, 7 1 0, S_0x5d2d2a6f01f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8d6ad0 .functor NOT 1, L_0x5d2d2a8d78e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6f69f0_0 .net "a", 0 0, L_0x5d2d2a8d78e0;  alias, 1 drivers
v0x5d2d2a6f6b00_0 .net "out", 0 0, L_0x5d2d2a8d6ad0;  alias, 1 drivers
S_0x5d2d2a6f6c50 .scope module, "not3" "not_gate" 11 24, 7 1 0, S_0x5d2d2a6f01f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8d75c0 .functor NOT 1, L_0x5d2d2a8d74a0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6f6e70_0 .net "a", 0 0, L_0x5d2d2a8d74a0;  alias, 1 drivers
v0x5d2d2a6f6f80_0 .net "out", 0 0, L_0x5d2d2a8d75c0;  alias, 1 drivers
S_0x5d2d2a6f7ab0 .scope generate, "rcpa1Loop[3]" "rcpa1Loop[3]" 10 16, 10 16 0, S_0x5d2d2a38da00;
 .timescale -9 -12;
P_0x5d2d2a6f7c60 .param/l "i" 0 10 16, +C4<011>;
S_0x5d2d2a6f7d40 .scope module, "rcpfa1_inst" "rcpfa1_block" 10 17, 11 1 0, S_0x5d2d2a6f7ab0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
L_0x5d2d2a8d2b40 .functor BUFZ 1, L_0x5d2d2a8d5ca0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6febc0_0 .net "X", 0 0, L_0x5d2d2a8d4b50;  1 drivers
v0x5d2d2a6fec60_0 .net "Y", 0 0, L_0x5d2d2a8d5070;  1 drivers
v0x5d2d2a6fed20_0 .net "a", 0 0, L_0x5d2d2a8d5ca0;  1 drivers
v0x5d2d2a6fee50_0 .net "b", 0 0, L_0x5d2d2a8d5e50;  1 drivers
v0x5d2d2a6fef80_0 .net "cIn", 0 0, L_0x5d2d2a8d5f90;  1 drivers
v0x5d2d2a6ff020_0 .net "cOut", 0 0, L_0x5d2d2a8d5bf0;  1 drivers
v0x5d2d2a6ff0c0_0 .net "fIn", 0 0, L_0x5d2d2a8d6030;  1 drivers
v0x5d2d2a6ff160_0 .net "fOut", 0 0, L_0x5d2d2a8d2b40;  1 drivers
v0x5d2d2a6ff200_0 .net "notCIn", 0 0, L_0x5d2d2a8d4720;  1 drivers
v0x5d2d2a6ff330_0 .net "notCOut", 0 0, L_0x5d2d2a8d5ad0;  1 drivers
v0x5d2d2a6ff3d0_0 .net "notFIn", 0 0, L_0x5d2d2a8d5100;  1 drivers
v0x5d2d2a6ff470_0 .net "s", 0 0, L_0x5d2d2a8d5750;  1 drivers
S_0x5d2d2a6f7fd0 .scope module, "AO1" "andOrBlock" 11 19, 12 1 0, S_0x5d2d2a6f7d40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a6f91d0_0 .net "a", 0 0, L_0x5d2d2a8d5ca0;  alias, 1 drivers
v0x5d2d2a6f92a0_0 .net "b", 0 0, L_0x5d2d2a8d5e50;  alias, 1 drivers
v0x5d2d2a6f9370_0 .net "c", 0 0, L_0x5d2d2a8d4720;  alias, 1 drivers
v0x5d2d2a6f9470_0 .net "node1", 0 0, L_0x5d2d2a8d4860;  1 drivers
v0x5d2d2a6f9560_0 .net "node2", 0 0, L_0x5d2d2a8d48f0;  1 drivers
v0x5d2d2a6f96a0_0 .net "out", 0 0, L_0x5d2d2a8d4b50;  alias, 1 drivers
S_0x5d2d2a6f8240 .scope module, "nand1" "nand_gate" 12 8, 7 7 0, S_0x5d2d2a6f7fd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8d47d0 .functor AND 1, L_0x5d2d2a8d5ca0, L_0x5d2d2a8d5e50, C4<1>, C4<1>;
L_0x5d2d2a8d4860 .functor NOT 1, L_0x5d2d2a8d47d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6f84b0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8d47d0;  1 drivers
v0x5d2d2a6f85b0_0 .net "a", 0 0, L_0x5d2d2a8d5ca0;  alias, 1 drivers
v0x5d2d2a6f8670_0 .net "b", 0 0, L_0x5d2d2a8d5e50;  alias, 1 drivers
v0x5d2d2a6f8710_0 .net "out", 0 0, L_0x5d2d2a8d4860;  alias, 1 drivers
S_0x5d2d2a6f8850 .scope module, "nor1" "nor_gate" 12 10, 7 13 0, S_0x5d2d2a6f7fd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8d4a30 .functor OR 1, L_0x5d2d2a8d48f0, L_0x5d2d2a8d4720, C4<0>, C4<0>;
L_0x5d2d2a8d4b50 .functor NOT 1, L_0x5d2d2a8d4a30, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6f8a80_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8d4a30;  1 drivers
v0x5d2d2a6f8b80_0 .net "a", 0 0, L_0x5d2d2a8d48f0;  alias, 1 drivers
v0x5d2d2a6f8c40_0 .net "b", 0 0, L_0x5d2d2a8d4720;  alias, 1 drivers
v0x5d2d2a6f8ce0_0 .net "out", 0 0, L_0x5d2d2a8d4b50;  alias, 1 drivers
S_0x5d2d2a6f8e20 .scope module, "not1" "not_gate" 12 9, 7 1 0, S_0x5d2d2a6f7fd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8d48f0 .functor NOT 1, L_0x5d2d2a8d4860, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6f9040_0 .net "a", 0 0, L_0x5d2d2a8d4860;  alias, 1 drivers
v0x5d2d2a6f90e0_0 .net "out", 0 0, L_0x5d2d2a8d48f0;  alias, 1 drivers
S_0x5d2d2a6f9740 .scope module, "AO2" "andOrBlock" 11 23, 12 1 0, S_0x5d2d2a6f7d40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a6fa990_0 .net "a", 0 0, L_0x5d2d2a8d6030;  alias, 1 drivers
v0x5d2d2a6faa60_0 .net "b", 0 0, L_0x5d2d2a8d5070;  alias, 1 drivers
v0x5d2d2a6fab30_0 .net "c", 0 0, L_0x5d2d2a8d4b50;  alias, 1 drivers
v0x5d2d2a6fac00_0 .net "node1", 0 0, L_0x5d2d2a8d5870;  1 drivers
v0x5d2d2a6facf0_0 .net "node2", 0 0, L_0x5d2d2a8d5900;  1 drivers
v0x5d2d2a6fae30_0 .net "out", 0 0, L_0x5d2d2a8d5ad0;  alias, 1 drivers
S_0x5d2d2a6f9990 .scope module, "nand1" "nand_gate" 12 8, 7 7 0, S_0x5d2d2a6f9740;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8d57e0 .functor AND 1, L_0x5d2d2a8d6030, L_0x5d2d2a8d5070, C4<1>, C4<1>;
L_0x5d2d2a8d5870 .functor NOT 1, L_0x5d2d2a8d57e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6f9be0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8d57e0;  1 drivers
v0x5d2d2a6f9ce0_0 .net "a", 0 0, L_0x5d2d2a8d6030;  alias, 1 drivers
v0x5d2d2a6f9da0_0 .net "b", 0 0, L_0x5d2d2a8d5070;  alias, 1 drivers
v0x5d2d2a6f9e40_0 .net "out", 0 0, L_0x5d2d2a8d5870;  alias, 1 drivers
S_0x5d2d2a6f9f80 .scope module, "nor1" "nor_gate" 12 10, 7 13 0, S_0x5d2d2a6f9740;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8d59b0 .functor OR 1, L_0x5d2d2a8d5900, L_0x5d2d2a8d4b50, C4<0>, C4<0>;
L_0x5d2d2a8d5ad0 .functor NOT 1, L_0x5d2d2a8d59b0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6fa1b0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8d59b0;  1 drivers
v0x5d2d2a6fa2b0_0 .net "a", 0 0, L_0x5d2d2a8d5900;  alias, 1 drivers
v0x5d2d2a6fa370_0 .net "b", 0 0, L_0x5d2d2a8d4b50;  alias, 1 drivers
v0x5d2d2a6fa490_0 .net "out", 0 0, L_0x5d2d2a8d5ad0;  alias, 1 drivers
S_0x5d2d2a6fa5b0 .scope module, "not1" "not_gate" 12 9, 7 1 0, S_0x5d2d2a6f9740;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8d5900 .functor NOT 1, L_0x5d2d2a8d5870, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6fa7d0_0 .net "a", 0 0, L_0x5d2d2a8d5870;  alias, 1 drivers
v0x5d2d2a6fa8a0_0 .net "out", 0 0, L_0x5d2d2a8d5900;  alias, 1 drivers
S_0x5d2d2a6faed0 .scope module, "OA1" "orAndBlock" 11 20, 6 1 0, S_0x5d2d2a6f7d40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a6fc150_0 .net "a", 0 0, L_0x5d2d2a8d5ca0;  alias, 1 drivers
v0x5d2d2a6fc1f0_0 .net "b", 0 0, L_0x5d2d2a8d5e50;  alias, 1 drivers
v0x5d2d2a6fc2b0_0 .net "c", 0 0, L_0x5d2d2a8d4720;  alias, 1 drivers
v0x5d2d2a6fc380_0 .net "node1", 0 0, L_0x5d2d2a8d4c70;  1 drivers
v0x5d2d2a6fc470_0 .net "node2", 0 0, L_0x5d2d2a8d4d00;  1 drivers
v0x5d2d2a6fc5b0_0 .net "out", 0 0, L_0x5d2d2a8d5070;  alias, 1 drivers
S_0x5d2d2a6fb120 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a6faed0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8d4e40 .functor AND 1, L_0x5d2d2a8d4d00, L_0x5d2d2a8d4720, C4<1>, C4<1>;
L_0x5d2d2a8d5070 .functor NOT 1, L_0x5d2d2a8d4e40, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6fb370_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8d4e40;  1 drivers
v0x5d2d2a6fb470_0 .net "a", 0 0, L_0x5d2d2a8d4d00;  alias, 1 drivers
v0x5d2d2a6fb530_0 .net "b", 0 0, L_0x5d2d2a8d4720;  alias, 1 drivers
v0x5d2d2a6fb650_0 .net "out", 0 0, L_0x5d2d2a8d5070;  alias, 1 drivers
S_0x5d2d2a6fb7a0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a6faed0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8d4be0 .functor OR 1, L_0x5d2d2a8d5ca0, L_0x5d2d2a8d5e50, C4<0>, C4<0>;
L_0x5d2d2a8d4c70 .functor NOT 1, L_0x5d2d2a8d4be0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6fb9d0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8d4be0;  1 drivers
v0x5d2d2a6fbad0_0 .net "a", 0 0, L_0x5d2d2a8d5ca0;  alias, 1 drivers
v0x5d2d2a6fbbe0_0 .net "b", 0 0, L_0x5d2d2a8d5e50;  alias, 1 drivers
v0x5d2d2a6fbcd0_0 .net "out", 0 0, L_0x5d2d2a8d4c70;  alias, 1 drivers
S_0x5d2d2a6fbdd0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a6faed0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8d4d00 .functor NOT 1, L_0x5d2d2a8d4c70, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6fbff0_0 .net "a", 0 0, L_0x5d2d2a8d4c70;  alias, 1 drivers
v0x5d2d2a6fc090_0 .net "out", 0 0, L_0x5d2d2a8d4d00;  alias, 1 drivers
S_0x5d2d2a6fc690 .scope module, "OA2" "orAndBlock" 11 22, 6 1 0, S_0x5d2d2a6f7d40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a6fd910_0 .net "a", 0 0, L_0x5d2d2a8d5100;  alias, 1 drivers
v0x5d2d2a6fd9e0_0 .net "b", 0 0, L_0x5d2d2a8d4b50;  alias, 1 drivers
v0x5d2d2a6fda80_0 .net "c", 0 0, L_0x5d2d2a8d5070;  alias, 1 drivers
v0x5d2d2a6fdb50_0 .net "node1", 0 0, L_0x5d2d2a8d53e0;  1 drivers
v0x5d2d2a6fdc40_0 .net "node2", 0 0, L_0x5d2d2a8d5470;  1 drivers
v0x5d2d2a6fdd80_0 .net "out", 0 0, L_0x5d2d2a8d5750;  alias, 1 drivers
S_0x5d2d2a6fc8e0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a6fc690;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8d5520 .functor AND 1, L_0x5d2d2a8d5470, L_0x5d2d2a8d5070, C4<1>, C4<1>;
L_0x5d2d2a8d5750 .functor NOT 1, L_0x5d2d2a8d5520, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6fcb50_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8d5520;  1 drivers
v0x5d2d2a6fcc50_0 .net "a", 0 0, L_0x5d2d2a8d5470;  alias, 1 drivers
v0x5d2d2a6fcd10_0 .net "b", 0 0, L_0x5d2d2a8d5070;  alias, 1 drivers
v0x5d2d2a6fce40_0 .net "out", 0 0, L_0x5d2d2a8d5750;  alias, 1 drivers
S_0x5d2d2a6fcf60 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a6fc690;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8d5240 .functor OR 1, L_0x5d2d2a8d5100, L_0x5d2d2a8d4b50, C4<0>, C4<0>;
L_0x5d2d2a8d53e0 .functor NOT 1, L_0x5d2d2a8d5240, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6fd140_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8d5240;  1 drivers
v0x5d2d2a6fd240_0 .net "a", 0 0, L_0x5d2d2a8d5100;  alias, 1 drivers
v0x5d2d2a6fd300_0 .net "b", 0 0, L_0x5d2d2a8d4b50;  alias, 1 drivers
v0x5d2d2a6fd430_0 .net "out", 0 0, L_0x5d2d2a8d53e0;  alias, 1 drivers
S_0x5d2d2a6fd550 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a6fc690;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8d5470 .functor NOT 1, L_0x5d2d2a8d53e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6fd750_0 .net "a", 0 0, L_0x5d2d2a8d53e0;  alias, 1 drivers
v0x5d2d2a6fd820_0 .net "out", 0 0, L_0x5d2d2a8d5470;  alias, 1 drivers
S_0x5d2d2a6fde40 .scope module, "not1" "not_gate" 11 18, 7 1 0, S_0x5d2d2a6f7d40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8d4720 .functor NOT 1, L_0x5d2d2a8d5f90, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6fe0d0_0 .net "a", 0 0, L_0x5d2d2a8d5f90;  alias, 1 drivers
v0x5d2d2a6fe1b0_0 .net "out", 0 0, L_0x5d2d2a8d4720;  alias, 1 drivers
S_0x5d2d2a6fe340 .scope module, "not2" "not_gate" 11 21, 7 1 0, S_0x5d2d2a6f7d40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8d5100 .functor NOT 1, L_0x5d2d2a8d6030, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6fe510_0 .net "a", 0 0, L_0x5d2d2a8d6030;  alias, 1 drivers
v0x5d2d2a6fe620_0 .net "out", 0 0, L_0x5d2d2a8d5100;  alias, 1 drivers
S_0x5d2d2a6fe770 .scope module, "not3" "not_gate" 11 24, 7 1 0, S_0x5d2d2a6f7d40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8d5bf0 .functor NOT 1, L_0x5d2d2a8d5ad0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a6fe990_0 .net "a", 0 0, L_0x5d2d2a8d5ad0;  alias, 1 drivers
v0x5d2d2a6feaa0_0 .net "out", 0 0, L_0x5d2d2a8d5bf0;  alias, 1 drivers
S_0x5d2d2a6ff5d0 .scope generate, "rcpa1Loop[4]" "rcpa1Loop[4]" 10 16, 10 16 0, S_0x5d2d2a38da00;
 .timescale -9 -12;
P_0x5d2d2a6ff7d0 .param/l "i" 0 10 16, +C4<0100>;
S_0x5d2d2a6ff8b0 .scope module, "rcpfa1_inst" "rcpfa1_block" 10 17, 11 1 0, S_0x5d2d2a6ff5d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
L_0x5d2d2a8d2bb0 .functor BUFZ 1, L_0x5d2d2a8d4130, C4<0>, C4<0>, C4<0>;
v0x5d2d2a706700_0 .net "X", 0 0, L_0x5d2d2a8d2fe0;  1 drivers
v0x5d2d2a7067a0_0 .net "Y", 0 0, L_0x5d2d2a8d3500;  1 drivers
v0x5d2d2a706860_0 .net "a", 0 0, L_0x5d2d2a8d4130;  1 drivers
v0x5d2d2a706990_0 .net "b", 0 0, L_0x5d2d2a8d42e0;  1 drivers
v0x5d2d2a706ac0_0 .net "cIn", 0 0, L_0x5d2d2a8d4410;  1 drivers
v0x5d2d2a706b60_0 .net "cOut", 0 0, L_0x5d2d2a8d4080;  1 drivers
v0x5d2d2a706c00_0 .net "fIn", 0 0, L_0x5d2d2a8d4540;  1 drivers
v0x5d2d2a706ca0_0 .net "fOut", 0 0, L_0x5d2d2a8d2bb0;  1 drivers
v0x5d2d2a706d40_0 .net "notCIn", 0 0, L_0x5d2d2a8d2c40;  1 drivers
v0x5d2d2a706e70_0 .net "notCOut", 0 0, L_0x5d2d2a8d3f60;  1 drivers
v0x5d2d2a706f10_0 .net "notFIn", 0 0, L_0x5d2d2a8d3590;  1 drivers
v0x5d2d2a706fb0_0 .net "s", 0 0, L_0x5d2d2a8d3be0;  1 drivers
S_0x5d2d2a6ffb40 .scope module, "AO1" "andOrBlock" 11 19, 12 1 0, S_0x5d2d2a6ff8b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a700d10_0 .net "a", 0 0, L_0x5d2d2a8d4130;  alias, 1 drivers
v0x5d2d2a700de0_0 .net "b", 0 0, L_0x5d2d2a8d42e0;  alias, 1 drivers
v0x5d2d2a700eb0_0 .net "c", 0 0, L_0x5d2d2a8d2c40;  alias, 1 drivers
v0x5d2d2a700fb0_0 .net "node1", 0 0, L_0x5d2d2a8d2d80;  1 drivers
v0x5d2d2a7010a0_0 .net "node2", 0 0, L_0x5d2d2a8d2e10;  1 drivers
v0x5d2d2a7011e0_0 .net "out", 0 0, L_0x5d2d2a8d2fe0;  alias, 1 drivers
S_0x5d2d2a6ffdb0 .scope module, "nand1" "nand_gate" 12 8, 7 7 0, S_0x5d2d2a6ffb40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8d2cf0 .functor AND 1, L_0x5d2d2a8d4130, L_0x5d2d2a8d42e0, C4<1>, C4<1>;
L_0x5d2d2a8d2d80 .functor NOT 1, L_0x5d2d2a8d2cf0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a700020_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8d2cf0;  1 drivers
v0x5d2d2a700120_0 .net "a", 0 0, L_0x5d2d2a8d4130;  alias, 1 drivers
v0x5d2d2a7001e0_0 .net "b", 0 0, L_0x5d2d2a8d42e0;  alias, 1 drivers
v0x5d2d2a700280_0 .net "out", 0 0, L_0x5d2d2a8d2d80;  alias, 1 drivers
S_0x5d2d2a7003c0 .scope module, "nor1" "nor_gate" 12 10, 7 13 0, S_0x5d2d2a6ffb40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8d2ec0 .functor OR 1, L_0x5d2d2a8d2e10, L_0x5d2d2a8d2c40, C4<0>, C4<0>;
L_0x5d2d2a8d2fe0 .functor NOT 1, L_0x5d2d2a8d2ec0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a7005f0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8d2ec0;  1 drivers
v0x5d2d2a7006f0_0 .net "a", 0 0, L_0x5d2d2a8d2e10;  alias, 1 drivers
v0x5d2d2a7007b0_0 .net "b", 0 0, L_0x5d2d2a8d2c40;  alias, 1 drivers
v0x5d2d2a700850_0 .net "out", 0 0, L_0x5d2d2a8d2fe0;  alias, 1 drivers
S_0x5d2d2a700990 .scope module, "not1" "not_gate" 12 9, 7 1 0, S_0x5d2d2a6ffb40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8d2e10 .functor NOT 1, L_0x5d2d2a8d2d80, C4<0>, C4<0>, C4<0>;
v0x5d2d2a700bb0_0 .net "a", 0 0, L_0x5d2d2a8d2d80;  alias, 1 drivers
v0x5d2d2a700c50_0 .net "out", 0 0, L_0x5d2d2a8d2e10;  alias, 1 drivers
S_0x5d2d2a701280 .scope module, "AO2" "andOrBlock" 11 23, 12 1 0, S_0x5d2d2a6ff8b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a7024d0_0 .net "a", 0 0, L_0x5d2d2a8d4540;  alias, 1 drivers
v0x5d2d2a7025a0_0 .net "b", 0 0, L_0x5d2d2a8d3500;  alias, 1 drivers
v0x5d2d2a702670_0 .net "c", 0 0, L_0x5d2d2a8d2fe0;  alias, 1 drivers
v0x5d2d2a702740_0 .net "node1", 0 0, L_0x5d2d2a8d3d00;  1 drivers
v0x5d2d2a702830_0 .net "node2", 0 0, L_0x5d2d2a8d3d90;  1 drivers
v0x5d2d2a702970_0 .net "out", 0 0, L_0x5d2d2a8d3f60;  alias, 1 drivers
S_0x5d2d2a7014d0 .scope module, "nand1" "nand_gate" 12 8, 7 7 0, S_0x5d2d2a701280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8d3c70 .functor AND 1, L_0x5d2d2a8d4540, L_0x5d2d2a8d3500, C4<1>, C4<1>;
L_0x5d2d2a8d3d00 .functor NOT 1, L_0x5d2d2a8d3c70, C4<0>, C4<0>, C4<0>;
v0x5d2d2a701720_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8d3c70;  1 drivers
v0x5d2d2a701820_0 .net "a", 0 0, L_0x5d2d2a8d4540;  alias, 1 drivers
v0x5d2d2a7018e0_0 .net "b", 0 0, L_0x5d2d2a8d3500;  alias, 1 drivers
v0x5d2d2a701980_0 .net "out", 0 0, L_0x5d2d2a8d3d00;  alias, 1 drivers
S_0x5d2d2a701ac0 .scope module, "nor1" "nor_gate" 12 10, 7 13 0, S_0x5d2d2a701280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8d3e40 .functor OR 1, L_0x5d2d2a8d3d90, L_0x5d2d2a8d2fe0, C4<0>, C4<0>;
L_0x5d2d2a8d3f60 .functor NOT 1, L_0x5d2d2a8d3e40, C4<0>, C4<0>, C4<0>;
v0x5d2d2a701cf0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8d3e40;  1 drivers
v0x5d2d2a701df0_0 .net "a", 0 0, L_0x5d2d2a8d3d90;  alias, 1 drivers
v0x5d2d2a701eb0_0 .net "b", 0 0, L_0x5d2d2a8d2fe0;  alias, 1 drivers
v0x5d2d2a701fd0_0 .net "out", 0 0, L_0x5d2d2a8d3f60;  alias, 1 drivers
S_0x5d2d2a7020f0 .scope module, "not1" "not_gate" 12 9, 7 1 0, S_0x5d2d2a701280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8d3d90 .functor NOT 1, L_0x5d2d2a8d3d00, C4<0>, C4<0>, C4<0>;
v0x5d2d2a702310_0 .net "a", 0 0, L_0x5d2d2a8d3d00;  alias, 1 drivers
v0x5d2d2a7023e0_0 .net "out", 0 0, L_0x5d2d2a8d3d90;  alias, 1 drivers
S_0x5d2d2a702a10 .scope module, "OA1" "orAndBlock" 11 20, 6 1 0, S_0x5d2d2a6ff8b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a703c90_0 .net "a", 0 0, L_0x5d2d2a8d4130;  alias, 1 drivers
v0x5d2d2a703d30_0 .net "b", 0 0, L_0x5d2d2a8d42e0;  alias, 1 drivers
v0x5d2d2a703df0_0 .net "c", 0 0, L_0x5d2d2a8d2c40;  alias, 1 drivers
v0x5d2d2a703ec0_0 .net "node1", 0 0, L_0x5d2d2a8d3100;  1 drivers
v0x5d2d2a703fb0_0 .net "node2", 0 0, L_0x5d2d2a8d3190;  1 drivers
v0x5d2d2a7040f0_0 .net "out", 0 0, L_0x5d2d2a8d3500;  alias, 1 drivers
S_0x5d2d2a702c60 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a702a10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8d32d0 .functor AND 1, L_0x5d2d2a8d3190, L_0x5d2d2a8d2c40, C4<1>, C4<1>;
L_0x5d2d2a8d3500 .functor NOT 1, L_0x5d2d2a8d32d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a702eb0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8d32d0;  1 drivers
v0x5d2d2a702fb0_0 .net "a", 0 0, L_0x5d2d2a8d3190;  alias, 1 drivers
v0x5d2d2a703070_0 .net "b", 0 0, L_0x5d2d2a8d2c40;  alias, 1 drivers
v0x5d2d2a703190_0 .net "out", 0 0, L_0x5d2d2a8d3500;  alias, 1 drivers
S_0x5d2d2a7032e0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a702a10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8d3070 .functor OR 1, L_0x5d2d2a8d4130, L_0x5d2d2a8d42e0, C4<0>, C4<0>;
L_0x5d2d2a8d3100 .functor NOT 1, L_0x5d2d2a8d3070, C4<0>, C4<0>, C4<0>;
v0x5d2d2a703510_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8d3070;  1 drivers
v0x5d2d2a703610_0 .net "a", 0 0, L_0x5d2d2a8d4130;  alias, 1 drivers
v0x5d2d2a703720_0 .net "b", 0 0, L_0x5d2d2a8d42e0;  alias, 1 drivers
v0x5d2d2a703810_0 .net "out", 0 0, L_0x5d2d2a8d3100;  alias, 1 drivers
S_0x5d2d2a703910 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a702a10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8d3190 .functor NOT 1, L_0x5d2d2a8d3100, C4<0>, C4<0>, C4<0>;
v0x5d2d2a703b30_0 .net "a", 0 0, L_0x5d2d2a8d3100;  alias, 1 drivers
v0x5d2d2a703bd0_0 .net "out", 0 0, L_0x5d2d2a8d3190;  alias, 1 drivers
S_0x5d2d2a7041d0 .scope module, "OA2" "orAndBlock" 11 22, 6 1 0, S_0x5d2d2a6ff8b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a705450_0 .net "a", 0 0, L_0x5d2d2a8d3590;  alias, 1 drivers
v0x5d2d2a705520_0 .net "b", 0 0, L_0x5d2d2a8d2fe0;  alias, 1 drivers
v0x5d2d2a7055c0_0 .net "c", 0 0, L_0x5d2d2a8d3500;  alias, 1 drivers
v0x5d2d2a705690_0 .net "node1", 0 0, L_0x5d2d2a8d3870;  1 drivers
v0x5d2d2a705780_0 .net "node2", 0 0, L_0x5d2d2a8d3900;  1 drivers
v0x5d2d2a7058c0_0 .net "out", 0 0, L_0x5d2d2a8d3be0;  alias, 1 drivers
S_0x5d2d2a704420 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a7041d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8d39b0 .functor AND 1, L_0x5d2d2a8d3900, L_0x5d2d2a8d3500, C4<1>, C4<1>;
L_0x5d2d2a8d3be0 .functor NOT 1, L_0x5d2d2a8d39b0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a704690_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8d39b0;  1 drivers
v0x5d2d2a704790_0 .net "a", 0 0, L_0x5d2d2a8d3900;  alias, 1 drivers
v0x5d2d2a704850_0 .net "b", 0 0, L_0x5d2d2a8d3500;  alias, 1 drivers
v0x5d2d2a704980_0 .net "out", 0 0, L_0x5d2d2a8d3be0;  alias, 1 drivers
S_0x5d2d2a704aa0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a7041d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8d36d0 .functor OR 1, L_0x5d2d2a8d3590, L_0x5d2d2a8d2fe0, C4<0>, C4<0>;
L_0x5d2d2a8d3870 .functor NOT 1, L_0x5d2d2a8d36d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a704c80_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8d36d0;  1 drivers
v0x5d2d2a704d80_0 .net "a", 0 0, L_0x5d2d2a8d3590;  alias, 1 drivers
v0x5d2d2a704e40_0 .net "b", 0 0, L_0x5d2d2a8d2fe0;  alias, 1 drivers
v0x5d2d2a704f70_0 .net "out", 0 0, L_0x5d2d2a8d3870;  alias, 1 drivers
S_0x5d2d2a705090 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a7041d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8d3900 .functor NOT 1, L_0x5d2d2a8d3870, C4<0>, C4<0>, C4<0>;
v0x5d2d2a705290_0 .net "a", 0 0, L_0x5d2d2a8d3870;  alias, 1 drivers
v0x5d2d2a705360_0 .net "out", 0 0, L_0x5d2d2a8d3900;  alias, 1 drivers
S_0x5d2d2a705980 .scope module, "not1" "not_gate" 11 18, 7 1 0, S_0x5d2d2a6ff8b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8d2c40 .functor NOT 1, L_0x5d2d2a8d4410, C4<0>, C4<0>, C4<0>;
v0x5d2d2a705c10_0 .net "a", 0 0, L_0x5d2d2a8d4410;  alias, 1 drivers
v0x5d2d2a705cf0_0 .net "out", 0 0, L_0x5d2d2a8d2c40;  alias, 1 drivers
S_0x5d2d2a705e80 .scope module, "not2" "not_gate" 11 21, 7 1 0, S_0x5d2d2a6ff8b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8d3590 .functor NOT 1, L_0x5d2d2a8d4540, C4<0>, C4<0>, C4<0>;
v0x5d2d2a706050_0 .net "a", 0 0, L_0x5d2d2a8d4540;  alias, 1 drivers
v0x5d2d2a706160_0 .net "out", 0 0, L_0x5d2d2a8d3590;  alias, 1 drivers
S_0x5d2d2a7062b0 .scope module, "not3" "not_gate" 11 24, 7 1 0, S_0x5d2d2a6ff8b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8d4080 .functor NOT 1, L_0x5d2d2a8d3f60, C4<0>, C4<0>, C4<0>;
v0x5d2d2a7064d0_0 .net "a", 0 0, L_0x5d2d2a8d3f60;  alias, 1 drivers
v0x5d2d2a7065e0_0 .net "out", 0 0, L_0x5d2d2a8d4080;  alias, 1 drivers
S_0x5d2d2a707110 .scope generate, "rcpa1Loop[5]" "rcpa1Loop[5]" 10 16, 10 16 0, S_0x5d2d2a38da00;
 .timescale -9 -12;
P_0x5d2d2a7072c0 .param/l "i" 0 10 16, +C4<0101>;
S_0x5d2d2a7073a0 .scope module, "rcpfa1_inst" "rcpfa1_block" 10 17, 11 1 0, S_0x5d2d2a707110;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
L_0x5d2d2a8d1130 .functor BUFZ 1, L_0x5d2d2a8d2750, C4<0>, C4<0>, C4<0>;
v0x5d2d2a70e220_0 .net "X", 0 0, L_0x5d2d2a8d1600;  1 drivers
v0x5d2d2a70e2c0_0 .net "Y", 0 0, L_0x5d2d2a8d1b20;  1 drivers
v0x5d2d2a70e380_0 .net "a", 0 0, L_0x5d2d2a8d2750;  1 drivers
v0x5d2d2a70e4b0_0 .net "b", 0 0, L_0x5d2d2a8d2900;  1 drivers
v0x5d2d2a70e5e0_0 .net "cIn", 0 0, L_0x5d2d2a8d2a00;  1 drivers
v0x5d2d2a70e680_0 .net "cOut", 0 0, L_0x5d2d2a8d26a0;  1 drivers
v0x5d2d2a70e720_0 .net "fIn", 0 0, L_0x5d2d2a8d2aa0;  1 drivers
v0x5d2d2a70e7c0_0 .net "fOut", 0 0, L_0x5d2d2a8d1130;  1 drivers
v0x5d2d2a70e860_0 .net "notCIn", 0 0, L_0x5d2d2a8d11c0;  1 drivers
v0x5d2d2a70e990_0 .net "notCOut", 0 0, L_0x5d2d2a8d2580;  1 drivers
v0x5d2d2a70ea30_0 .net "notFIn", 0 0, L_0x5d2d2a8d1bb0;  1 drivers
v0x5d2d2a70ead0_0 .net "s", 0 0, L_0x5d2d2a8d2200;  1 drivers
S_0x5d2d2a707630 .scope module, "AO1" "andOrBlock" 11 19, 12 1 0, S_0x5d2d2a7073a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a708830_0 .net "a", 0 0, L_0x5d2d2a8d2750;  alias, 1 drivers
v0x5d2d2a708900_0 .net "b", 0 0, L_0x5d2d2a8d2900;  alias, 1 drivers
v0x5d2d2a7089d0_0 .net "c", 0 0, L_0x5d2d2a8d11c0;  alias, 1 drivers
v0x5d2d2a708ad0_0 .net "node1", 0 0, L_0x5d2d2a8d1350;  1 drivers
v0x5d2d2a708bc0_0 .net "node2", 0 0, L_0x5d2d2a8d1430;  1 drivers
v0x5d2d2a708d00_0 .net "out", 0 0, L_0x5d2d2a8d1600;  alias, 1 drivers
S_0x5d2d2a7078a0 .scope module, "nand1" "nand_gate" 12 8, 7 7 0, S_0x5d2d2a707630;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8d12c0 .functor AND 1, L_0x5d2d2a8d2750, L_0x5d2d2a8d2900, C4<1>, C4<1>;
L_0x5d2d2a8d1350 .functor NOT 1, L_0x5d2d2a8d12c0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a707b10_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8d12c0;  1 drivers
v0x5d2d2a707c10_0 .net "a", 0 0, L_0x5d2d2a8d2750;  alias, 1 drivers
v0x5d2d2a707cd0_0 .net "b", 0 0, L_0x5d2d2a8d2900;  alias, 1 drivers
v0x5d2d2a707d70_0 .net "out", 0 0, L_0x5d2d2a8d1350;  alias, 1 drivers
S_0x5d2d2a707eb0 .scope module, "nor1" "nor_gate" 12 10, 7 13 0, S_0x5d2d2a707630;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8d14e0 .functor OR 1, L_0x5d2d2a8d1430, L_0x5d2d2a8d11c0, C4<0>, C4<0>;
L_0x5d2d2a8d1600 .functor NOT 1, L_0x5d2d2a8d14e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a7080e0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8d14e0;  1 drivers
v0x5d2d2a7081e0_0 .net "a", 0 0, L_0x5d2d2a8d1430;  alias, 1 drivers
v0x5d2d2a7082a0_0 .net "b", 0 0, L_0x5d2d2a8d11c0;  alias, 1 drivers
v0x5d2d2a708340_0 .net "out", 0 0, L_0x5d2d2a8d1600;  alias, 1 drivers
S_0x5d2d2a708480 .scope module, "not1" "not_gate" 12 9, 7 1 0, S_0x5d2d2a707630;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8d1430 .functor NOT 1, L_0x5d2d2a8d1350, C4<0>, C4<0>, C4<0>;
v0x5d2d2a7086a0_0 .net "a", 0 0, L_0x5d2d2a8d1350;  alias, 1 drivers
v0x5d2d2a708740_0 .net "out", 0 0, L_0x5d2d2a8d1430;  alias, 1 drivers
S_0x5d2d2a708da0 .scope module, "AO2" "andOrBlock" 11 23, 12 1 0, S_0x5d2d2a7073a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a709ff0_0 .net "a", 0 0, L_0x5d2d2a8d2aa0;  alias, 1 drivers
v0x5d2d2a70a0c0_0 .net "b", 0 0, L_0x5d2d2a8d1b20;  alias, 1 drivers
v0x5d2d2a70a190_0 .net "c", 0 0, L_0x5d2d2a8d1600;  alias, 1 drivers
v0x5d2d2a70a260_0 .net "node1", 0 0, L_0x5d2d2a8d2320;  1 drivers
v0x5d2d2a70a350_0 .net "node2", 0 0, L_0x5d2d2a8d23b0;  1 drivers
v0x5d2d2a70a490_0 .net "out", 0 0, L_0x5d2d2a8d2580;  alias, 1 drivers
S_0x5d2d2a708ff0 .scope module, "nand1" "nand_gate" 12 8, 7 7 0, S_0x5d2d2a708da0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8d2290 .functor AND 1, L_0x5d2d2a8d2aa0, L_0x5d2d2a8d1b20, C4<1>, C4<1>;
L_0x5d2d2a8d2320 .functor NOT 1, L_0x5d2d2a8d2290, C4<0>, C4<0>, C4<0>;
v0x5d2d2a709240_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8d2290;  1 drivers
v0x5d2d2a709340_0 .net "a", 0 0, L_0x5d2d2a8d2aa0;  alias, 1 drivers
v0x5d2d2a709400_0 .net "b", 0 0, L_0x5d2d2a8d1b20;  alias, 1 drivers
v0x5d2d2a7094a0_0 .net "out", 0 0, L_0x5d2d2a8d2320;  alias, 1 drivers
S_0x5d2d2a7095e0 .scope module, "nor1" "nor_gate" 12 10, 7 13 0, S_0x5d2d2a708da0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8d2460 .functor OR 1, L_0x5d2d2a8d23b0, L_0x5d2d2a8d1600, C4<0>, C4<0>;
L_0x5d2d2a8d2580 .functor NOT 1, L_0x5d2d2a8d2460, C4<0>, C4<0>, C4<0>;
v0x5d2d2a709810_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8d2460;  1 drivers
v0x5d2d2a709910_0 .net "a", 0 0, L_0x5d2d2a8d23b0;  alias, 1 drivers
v0x5d2d2a7099d0_0 .net "b", 0 0, L_0x5d2d2a8d1600;  alias, 1 drivers
v0x5d2d2a709af0_0 .net "out", 0 0, L_0x5d2d2a8d2580;  alias, 1 drivers
S_0x5d2d2a709c10 .scope module, "not1" "not_gate" 12 9, 7 1 0, S_0x5d2d2a708da0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8d23b0 .functor NOT 1, L_0x5d2d2a8d2320, C4<0>, C4<0>, C4<0>;
v0x5d2d2a709e30_0 .net "a", 0 0, L_0x5d2d2a8d2320;  alias, 1 drivers
v0x5d2d2a709f00_0 .net "out", 0 0, L_0x5d2d2a8d23b0;  alias, 1 drivers
S_0x5d2d2a70a530 .scope module, "OA1" "orAndBlock" 11 20, 6 1 0, S_0x5d2d2a7073a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a70b7b0_0 .net "a", 0 0, L_0x5d2d2a8d2750;  alias, 1 drivers
v0x5d2d2a70b850_0 .net "b", 0 0, L_0x5d2d2a8d2900;  alias, 1 drivers
v0x5d2d2a70b910_0 .net "c", 0 0, L_0x5d2d2a8d11c0;  alias, 1 drivers
v0x5d2d2a70b9e0_0 .net "node1", 0 0, L_0x5d2d2a8d1720;  1 drivers
v0x5d2d2a70bad0_0 .net "node2", 0 0, L_0x5d2d2a8d17b0;  1 drivers
v0x5d2d2a70bc10_0 .net "out", 0 0, L_0x5d2d2a8d1b20;  alias, 1 drivers
S_0x5d2d2a70a780 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a70a530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8d18f0 .functor AND 1, L_0x5d2d2a8d17b0, L_0x5d2d2a8d11c0, C4<1>, C4<1>;
L_0x5d2d2a8d1b20 .functor NOT 1, L_0x5d2d2a8d18f0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a70a9d0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8d18f0;  1 drivers
v0x5d2d2a70aad0_0 .net "a", 0 0, L_0x5d2d2a8d17b0;  alias, 1 drivers
v0x5d2d2a70ab90_0 .net "b", 0 0, L_0x5d2d2a8d11c0;  alias, 1 drivers
v0x5d2d2a70acb0_0 .net "out", 0 0, L_0x5d2d2a8d1b20;  alias, 1 drivers
S_0x5d2d2a70ae00 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a70a530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8d1690 .functor OR 1, L_0x5d2d2a8d2750, L_0x5d2d2a8d2900, C4<0>, C4<0>;
L_0x5d2d2a8d1720 .functor NOT 1, L_0x5d2d2a8d1690, C4<0>, C4<0>, C4<0>;
v0x5d2d2a70b030_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8d1690;  1 drivers
v0x5d2d2a70b130_0 .net "a", 0 0, L_0x5d2d2a8d2750;  alias, 1 drivers
v0x5d2d2a70b240_0 .net "b", 0 0, L_0x5d2d2a8d2900;  alias, 1 drivers
v0x5d2d2a70b330_0 .net "out", 0 0, L_0x5d2d2a8d1720;  alias, 1 drivers
S_0x5d2d2a70b430 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a70a530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8d17b0 .functor NOT 1, L_0x5d2d2a8d1720, C4<0>, C4<0>, C4<0>;
v0x5d2d2a70b650_0 .net "a", 0 0, L_0x5d2d2a8d1720;  alias, 1 drivers
v0x5d2d2a70b6f0_0 .net "out", 0 0, L_0x5d2d2a8d17b0;  alias, 1 drivers
S_0x5d2d2a70bcf0 .scope module, "OA2" "orAndBlock" 11 22, 6 1 0, S_0x5d2d2a7073a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a70cf70_0 .net "a", 0 0, L_0x5d2d2a8d1bb0;  alias, 1 drivers
v0x5d2d2a70d040_0 .net "b", 0 0, L_0x5d2d2a8d1600;  alias, 1 drivers
v0x5d2d2a70d0e0_0 .net "c", 0 0, L_0x5d2d2a8d1b20;  alias, 1 drivers
v0x5d2d2a70d1b0_0 .net "node1", 0 0, L_0x5d2d2a8d1e90;  1 drivers
v0x5d2d2a70d2a0_0 .net "node2", 0 0, L_0x5d2d2a8d1f20;  1 drivers
v0x5d2d2a70d3e0_0 .net "out", 0 0, L_0x5d2d2a8d2200;  alias, 1 drivers
S_0x5d2d2a70bf40 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a70bcf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8d1fd0 .functor AND 1, L_0x5d2d2a8d1f20, L_0x5d2d2a8d1b20, C4<1>, C4<1>;
L_0x5d2d2a8d2200 .functor NOT 1, L_0x5d2d2a8d1fd0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a70c1b0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8d1fd0;  1 drivers
v0x5d2d2a70c2b0_0 .net "a", 0 0, L_0x5d2d2a8d1f20;  alias, 1 drivers
v0x5d2d2a70c370_0 .net "b", 0 0, L_0x5d2d2a8d1b20;  alias, 1 drivers
v0x5d2d2a70c4a0_0 .net "out", 0 0, L_0x5d2d2a8d2200;  alias, 1 drivers
S_0x5d2d2a70c5c0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a70bcf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8d1cf0 .functor OR 1, L_0x5d2d2a8d1bb0, L_0x5d2d2a8d1600, C4<0>, C4<0>;
L_0x5d2d2a8d1e90 .functor NOT 1, L_0x5d2d2a8d1cf0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a70c7a0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8d1cf0;  1 drivers
v0x5d2d2a70c8a0_0 .net "a", 0 0, L_0x5d2d2a8d1bb0;  alias, 1 drivers
v0x5d2d2a70c960_0 .net "b", 0 0, L_0x5d2d2a8d1600;  alias, 1 drivers
v0x5d2d2a70ca90_0 .net "out", 0 0, L_0x5d2d2a8d1e90;  alias, 1 drivers
S_0x5d2d2a70cbb0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a70bcf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8d1f20 .functor NOT 1, L_0x5d2d2a8d1e90, C4<0>, C4<0>, C4<0>;
v0x5d2d2a70cdb0_0 .net "a", 0 0, L_0x5d2d2a8d1e90;  alias, 1 drivers
v0x5d2d2a70ce80_0 .net "out", 0 0, L_0x5d2d2a8d1f20;  alias, 1 drivers
S_0x5d2d2a70d4a0 .scope module, "not1" "not_gate" 11 18, 7 1 0, S_0x5d2d2a7073a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8d11c0 .functor NOT 1, L_0x5d2d2a8d2a00, C4<0>, C4<0>, C4<0>;
v0x5d2d2a70d730_0 .net "a", 0 0, L_0x5d2d2a8d2a00;  alias, 1 drivers
v0x5d2d2a70d810_0 .net "out", 0 0, L_0x5d2d2a8d11c0;  alias, 1 drivers
S_0x5d2d2a70d9a0 .scope module, "not2" "not_gate" 11 21, 7 1 0, S_0x5d2d2a7073a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8d1bb0 .functor NOT 1, L_0x5d2d2a8d2aa0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a70db70_0 .net "a", 0 0, L_0x5d2d2a8d2aa0;  alias, 1 drivers
v0x5d2d2a70dc80_0 .net "out", 0 0, L_0x5d2d2a8d1bb0;  alias, 1 drivers
S_0x5d2d2a70ddd0 .scope module, "not3" "not_gate" 11 24, 7 1 0, S_0x5d2d2a7073a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8d26a0 .functor NOT 1, L_0x5d2d2a8d2580, C4<0>, C4<0>, C4<0>;
v0x5d2d2a70dff0_0 .net "a", 0 0, L_0x5d2d2a8d2580;  alias, 1 drivers
v0x5d2d2a70e100_0 .net "out", 0 0, L_0x5d2d2a8d26a0;  alias, 1 drivers
S_0x5d2d2a70ec30 .scope generate, "rcpa1Loop[6]" "rcpa1Loop[6]" 10 16, 10 16 0, S_0x5d2d2a38da00;
 .timescale -9 -12;
P_0x5d2d2a70ede0 .param/l "i" 0 10 16, +C4<0110>;
S_0x5d2d2a70eec0 .scope module, "rcpfa1_inst" "rcpfa1_block" 10 17, 11 1 0, S_0x5d2d2a70ec30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
L_0x5d2d2a8cf930 .functor BUFZ 1, L_0x5d2d2a8d0d50, C4<0>, C4<0>, C4<0>;
v0x5d2d2a715d40_0 .net "X", 0 0, L_0x5d2d2a8cfc60;  1 drivers
v0x5d2d2a715de0_0 .net "Y", 0 0, L_0x5d2d2a8d0120;  1 drivers
v0x5d2d2a715ea0_0 .net "a", 0 0, L_0x5d2d2a8d0d50;  1 drivers
v0x5d2d2a715fd0_0 .net "b", 0 0, L_0x5d2d2a8d0f00;  1 drivers
v0x5d2d2a716100_0 .net "cIn", 0 0, L_0x5d2d2a8d0fa0;  1 drivers
v0x5d2d2a7161a0_0 .net "cOut", 0 0, L_0x5d2d2a8d0ca0;  1 drivers
v0x5d2d2a716240_0 .net "fIn", 0 0, L_0x5d2d2a8d1040;  1 drivers
v0x5d2d2a7162e0_0 .net "fOut", 0 0, L_0x5d2d2a8cf930;  1 drivers
v0x5d2d2a716380_0 .net "notCIn", 0 0, L_0x5d2d2a8cf9a0;  1 drivers
v0x5d2d2a7164b0_0 .net "notCOut", 0 0, L_0x5d2d2a8d0b80;  1 drivers
v0x5d2d2a716550_0 .net "notFIn", 0 0, L_0x5d2d2a8d01b0;  1 drivers
v0x5d2d2a7165f0_0 .net "s", 0 0, L_0x5d2d2a8d0800;  1 drivers
S_0x5d2d2a70f150 .scope module, "AO1" "andOrBlock" 11 19, 12 1 0, S_0x5d2d2a70eec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a710350_0 .net "a", 0 0, L_0x5d2d2a8d0d50;  alias, 1 drivers
v0x5d2d2a710420_0 .net "b", 0 0, L_0x5d2d2a8d0f00;  alias, 1 drivers
v0x5d2d2a7104f0_0 .net "c", 0 0, L_0x5d2d2a8cf9a0;  alias, 1 drivers
v0x5d2d2a7105f0_0 .net "node1", 0 0, L_0x5d2d2a8cfa80;  1 drivers
v0x5d2d2a7106e0_0 .net "node2", 0 0, L_0x5d2d2a8cfaf0;  1 drivers
v0x5d2d2a710820_0 .net "out", 0 0, L_0x5d2d2a8cfc60;  alias, 1 drivers
S_0x5d2d2a70f3c0 .scope module, "nand1" "nand_gate" 12 8, 7 7 0, S_0x5d2d2a70f150;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8cfa10 .functor AND 1, L_0x5d2d2a8d0d50, L_0x5d2d2a8d0f00, C4<1>, C4<1>;
L_0x5d2d2a8cfa80 .functor NOT 1, L_0x5d2d2a8cfa10, C4<0>, C4<0>, C4<0>;
v0x5d2d2a70f630_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8cfa10;  1 drivers
v0x5d2d2a70f730_0 .net "a", 0 0, L_0x5d2d2a8d0d50;  alias, 1 drivers
v0x5d2d2a70f7f0_0 .net "b", 0 0, L_0x5d2d2a8d0f00;  alias, 1 drivers
v0x5d2d2a70f890_0 .net "out", 0 0, L_0x5d2d2a8cfa80;  alias, 1 drivers
S_0x5d2d2a70f9d0 .scope module, "nor1" "nor_gate" 12 10, 7 13 0, S_0x5d2d2a70f150;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8cfb60 .functor OR 1, L_0x5d2d2a8cfaf0, L_0x5d2d2a8cf9a0, C4<0>, C4<0>;
L_0x5d2d2a8cfc60 .functor NOT 1, L_0x5d2d2a8cfb60, C4<0>, C4<0>, C4<0>;
v0x5d2d2a70fc00_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8cfb60;  1 drivers
v0x5d2d2a70fd00_0 .net "a", 0 0, L_0x5d2d2a8cfaf0;  alias, 1 drivers
v0x5d2d2a70fdc0_0 .net "b", 0 0, L_0x5d2d2a8cf9a0;  alias, 1 drivers
v0x5d2d2a70fe60_0 .net "out", 0 0, L_0x5d2d2a8cfc60;  alias, 1 drivers
S_0x5d2d2a70ffa0 .scope module, "not1" "not_gate" 12 9, 7 1 0, S_0x5d2d2a70f150;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8cfaf0 .functor NOT 1, L_0x5d2d2a8cfa80, C4<0>, C4<0>, C4<0>;
v0x5d2d2a7101c0_0 .net "a", 0 0, L_0x5d2d2a8cfa80;  alias, 1 drivers
v0x5d2d2a710260_0 .net "out", 0 0, L_0x5d2d2a8cfaf0;  alias, 1 drivers
S_0x5d2d2a7108c0 .scope module, "AO2" "andOrBlock" 11 23, 12 1 0, S_0x5d2d2a70eec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a711b10_0 .net "a", 0 0, L_0x5d2d2a8d1040;  alias, 1 drivers
v0x5d2d2a711be0_0 .net "b", 0 0, L_0x5d2d2a8d0120;  alias, 1 drivers
v0x5d2d2a711cb0_0 .net "c", 0 0, L_0x5d2d2a8cfc60;  alias, 1 drivers
v0x5d2d2a711d80_0 .net "node1", 0 0, L_0x5d2d2a8d0920;  1 drivers
v0x5d2d2a711e70_0 .net "node2", 0 0, L_0x5d2d2a8d09b0;  1 drivers
v0x5d2d2a711fb0_0 .net "out", 0 0, L_0x5d2d2a8d0b80;  alias, 1 drivers
S_0x5d2d2a710b10 .scope module, "nand1" "nand_gate" 12 8, 7 7 0, S_0x5d2d2a7108c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8d0890 .functor AND 1, L_0x5d2d2a8d1040, L_0x5d2d2a8d0120, C4<1>, C4<1>;
L_0x5d2d2a8d0920 .functor NOT 1, L_0x5d2d2a8d0890, C4<0>, C4<0>, C4<0>;
v0x5d2d2a710d60_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8d0890;  1 drivers
v0x5d2d2a710e60_0 .net "a", 0 0, L_0x5d2d2a8d1040;  alias, 1 drivers
v0x5d2d2a710f20_0 .net "b", 0 0, L_0x5d2d2a8d0120;  alias, 1 drivers
v0x5d2d2a710fc0_0 .net "out", 0 0, L_0x5d2d2a8d0920;  alias, 1 drivers
S_0x5d2d2a711100 .scope module, "nor1" "nor_gate" 12 10, 7 13 0, S_0x5d2d2a7108c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8d0a60 .functor OR 1, L_0x5d2d2a8d09b0, L_0x5d2d2a8cfc60, C4<0>, C4<0>;
L_0x5d2d2a8d0b80 .functor NOT 1, L_0x5d2d2a8d0a60, C4<0>, C4<0>, C4<0>;
v0x5d2d2a711330_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8d0a60;  1 drivers
v0x5d2d2a711430_0 .net "a", 0 0, L_0x5d2d2a8d09b0;  alias, 1 drivers
v0x5d2d2a7114f0_0 .net "b", 0 0, L_0x5d2d2a8cfc60;  alias, 1 drivers
v0x5d2d2a711610_0 .net "out", 0 0, L_0x5d2d2a8d0b80;  alias, 1 drivers
S_0x5d2d2a711730 .scope module, "not1" "not_gate" 12 9, 7 1 0, S_0x5d2d2a7108c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8d09b0 .functor NOT 1, L_0x5d2d2a8d0920, C4<0>, C4<0>, C4<0>;
v0x5d2d2a711950_0 .net "a", 0 0, L_0x5d2d2a8d0920;  alias, 1 drivers
v0x5d2d2a711a20_0 .net "out", 0 0, L_0x5d2d2a8d09b0;  alias, 1 drivers
S_0x5d2d2a712050 .scope module, "OA1" "orAndBlock" 11 20, 6 1 0, S_0x5d2d2a70eec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a7132d0_0 .net "a", 0 0, L_0x5d2d2a8d0d50;  alias, 1 drivers
v0x5d2d2a713370_0 .net "b", 0 0, L_0x5d2d2a8d0f00;  alias, 1 drivers
v0x5d2d2a713430_0 .net "c", 0 0, L_0x5d2d2a8cf9a0;  alias, 1 drivers
v0x5d2d2a713500_0 .net "node1", 0 0, L_0x5d2d2a8cfd40;  1 drivers
v0x5d2d2a7135f0_0 .net "node2", 0 0, L_0x5d2d2a8cfdb0;  1 drivers
v0x5d2d2a713730_0 .net "out", 0 0, L_0x5d2d2a8d0120;  alias, 1 drivers
S_0x5d2d2a7122a0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a712050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8cfef0 .functor AND 1, L_0x5d2d2a8cfdb0, L_0x5d2d2a8cf9a0, C4<1>, C4<1>;
L_0x5d2d2a8d0120 .functor NOT 1, L_0x5d2d2a8cfef0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a7124f0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8cfef0;  1 drivers
v0x5d2d2a7125f0_0 .net "a", 0 0, L_0x5d2d2a8cfdb0;  alias, 1 drivers
v0x5d2d2a7126b0_0 .net "b", 0 0, L_0x5d2d2a8cf9a0;  alias, 1 drivers
v0x5d2d2a7127d0_0 .net "out", 0 0, L_0x5d2d2a8d0120;  alias, 1 drivers
S_0x5d2d2a712920 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a712050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8cfcd0 .functor OR 1, L_0x5d2d2a8d0d50, L_0x5d2d2a8d0f00, C4<0>, C4<0>;
L_0x5d2d2a8cfd40 .functor NOT 1, L_0x5d2d2a8cfcd0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a712b50_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8cfcd0;  1 drivers
v0x5d2d2a712c50_0 .net "a", 0 0, L_0x5d2d2a8d0d50;  alias, 1 drivers
v0x5d2d2a712d60_0 .net "b", 0 0, L_0x5d2d2a8d0f00;  alias, 1 drivers
v0x5d2d2a712e50_0 .net "out", 0 0, L_0x5d2d2a8cfd40;  alias, 1 drivers
S_0x5d2d2a712f50 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a712050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8cfdb0 .functor NOT 1, L_0x5d2d2a8cfd40, C4<0>, C4<0>, C4<0>;
v0x5d2d2a713170_0 .net "a", 0 0, L_0x5d2d2a8cfd40;  alias, 1 drivers
v0x5d2d2a713210_0 .net "out", 0 0, L_0x5d2d2a8cfdb0;  alias, 1 drivers
S_0x5d2d2a713810 .scope module, "OA2" "orAndBlock" 11 22, 6 1 0, S_0x5d2d2a70eec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a714a90_0 .net "a", 0 0, L_0x5d2d2a8d01b0;  alias, 1 drivers
v0x5d2d2a714b60_0 .net "b", 0 0, L_0x5d2d2a8cfc60;  alias, 1 drivers
v0x5d2d2a714c00_0 .net "c", 0 0, L_0x5d2d2a8d0120;  alias, 1 drivers
v0x5d2d2a714cd0_0 .net "node1", 0 0, L_0x5d2d2a8d0490;  1 drivers
v0x5d2d2a714dc0_0 .net "node2", 0 0, L_0x5d2d2a8d0520;  1 drivers
v0x5d2d2a714f00_0 .net "out", 0 0, L_0x5d2d2a8d0800;  alias, 1 drivers
S_0x5d2d2a713a60 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a713810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8d05d0 .functor AND 1, L_0x5d2d2a8d0520, L_0x5d2d2a8d0120, C4<1>, C4<1>;
L_0x5d2d2a8d0800 .functor NOT 1, L_0x5d2d2a8d05d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a713cd0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8d05d0;  1 drivers
v0x5d2d2a713dd0_0 .net "a", 0 0, L_0x5d2d2a8d0520;  alias, 1 drivers
v0x5d2d2a713e90_0 .net "b", 0 0, L_0x5d2d2a8d0120;  alias, 1 drivers
v0x5d2d2a713fc0_0 .net "out", 0 0, L_0x5d2d2a8d0800;  alias, 1 drivers
S_0x5d2d2a7140e0 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a713810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8d02f0 .functor OR 1, L_0x5d2d2a8d01b0, L_0x5d2d2a8cfc60, C4<0>, C4<0>;
L_0x5d2d2a8d0490 .functor NOT 1, L_0x5d2d2a8d02f0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a7142c0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8d02f0;  1 drivers
v0x5d2d2a7143c0_0 .net "a", 0 0, L_0x5d2d2a8d01b0;  alias, 1 drivers
v0x5d2d2a714480_0 .net "b", 0 0, L_0x5d2d2a8cfc60;  alias, 1 drivers
v0x5d2d2a7145b0_0 .net "out", 0 0, L_0x5d2d2a8d0490;  alias, 1 drivers
S_0x5d2d2a7146d0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a713810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8d0520 .functor NOT 1, L_0x5d2d2a8d0490, C4<0>, C4<0>, C4<0>;
v0x5d2d2a7148d0_0 .net "a", 0 0, L_0x5d2d2a8d0490;  alias, 1 drivers
v0x5d2d2a7149a0_0 .net "out", 0 0, L_0x5d2d2a8d0520;  alias, 1 drivers
S_0x5d2d2a714fc0 .scope module, "not1" "not_gate" 11 18, 7 1 0, S_0x5d2d2a70eec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8cf9a0 .functor NOT 1, L_0x5d2d2a8d0fa0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a715250_0 .net "a", 0 0, L_0x5d2d2a8d0fa0;  alias, 1 drivers
v0x5d2d2a715330_0 .net "out", 0 0, L_0x5d2d2a8cf9a0;  alias, 1 drivers
S_0x5d2d2a7154c0 .scope module, "not2" "not_gate" 11 21, 7 1 0, S_0x5d2d2a70eec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8d01b0 .functor NOT 1, L_0x5d2d2a8d1040, C4<0>, C4<0>, C4<0>;
v0x5d2d2a715690_0 .net "a", 0 0, L_0x5d2d2a8d1040;  alias, 1 drivers
v0x5d2d2a7157a0_0 .net "out", 0 0, L_0x5d2d2a8d01b0;  alias, 1 drivers
S_0x5d2d2a7158f0 .scope module, "not3" "not_gate" 11 24, 7 1 0, S_0x5d2d2a70eec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8d0ca0 .functor NOT 1, L_0x5d2d2a8d0b80, C4<0>, C4<0>, C4<0>;
v0x5d2d2a715b10_0 .net "a", 0 0, L_0x5d2d2a8d0b80;  alias, 1 drivers
v0x5d2d2a715c20_0 .net "out", 0 0, L_0x5d2d2a8d0ca0;  alias, 1 drivers
S_0x5d2d2a716750 .scope generate, "rcpa1Loop[7]" "rcpa1Loop[7]" 10 16, 10 16 0, S_0x5d2d2a38da00;
 .timescale -9 -12;
P_0x5d2d2a716900 .param/l "i" 0 10 16, +C4<0111>;
S_0x5d2d2a7169e0 .scope module, "rcpfa1_inst" "rcpfa1_block" 10 17, 11 1 0, S_0x5d2d2a716750;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
L_0x5d2d2a8ce5a0 .functor BUFZ 1, L_0x5d2d2a8cf5a0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a71d860_0 .net "X", 0 0, L_0x5d2d2a8ce8e0;  1 drivers
v0x5d2d2a71d900_0 .net "Y", 0 0, L_0x5d2d2a8cec20;  1 drivers
v0x5d2d2a71d9c0_0 .net "a", 0 0, L_0x5d2d2a8cf5a0;  1 drivers
v0x5d2d2a71daf0_0 .net "b", 0 0, L_0x5d2d2a8cf750;  1 drivers
v0x5d2d2a71dc20_0 .net "cIn", 0 0, L_0x5d2d2a8cf7f0;  1 drivers
v0x5d2d2a71dcc0_0 .net "cOut", 0 0, L_0x5d2d2a8cf530;  1 drivers
v0x5d2d2a71dd60_0 .net "fIn", 0 0, L_0x5d2d2a8cf890;  1 drivers
v0x5d2d2a71de00_0 .net "fOut", 0 0, L_0x5d2d2a8ce5a0;  1 drivers
v0x5d2d2a71dea0_0 .net "notCIn", 0 0, L_0x5d2d2a8ce610;  1 drivers
v0x5d2d2a71dfd0_0 .net "notCOut", 0 0, L_0x5d2d2a8cf430;  1 drivers
v0x5d2d2a71e070_0 .net "notFIn", 0 0, L_0x5d2d2a8cec90;  1 drivers
v0x5d2d2a71e110_0 .net "s", 0 0, L_0x5d2d2a8cf170;  1 drivers
S_0x5d2d2a716c70 .scope module, "AO1" "andOrBlock" 11 19, 12 1 0, S_0x5d2d2a7169e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a717e70_0 .net "a", 0 0, L_0x5d2d2a8cf5a0;  alias, 1 drivers
v0x5d2d2a717f40_0 .net "b", 0 0, L_0x5d2d2a8cf750;  alias, 1 drivers
v0x5d2d2a718010_0 .net "c", 0 0, L_0x5d2d2a8ce610;  alias, 1 drivers
v0x5d2d2a718110_0 .net "node1", 0 0, L_0x5d2d2a8ce740;  1 drivers
v0x5d2d2a718200_0 .net "node2", 0 0, L_0x5d2d2a8ce800;  1 drivers
v0x5d2d2a718340_0 .net "out", 0 0, L_0x5d2d2a8ce8e0;  alias, 1 drivers
S_0x5d2d2a716ee0 .scope module, "nand1" "nand_gate" 12 8, 7 7 0, S_0x5d2d2a716c70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8ce6d0 .functor AND 1, L_0x5d2d2a8cf5a0, L_0x5d2d2a8cf750, C4<1>, C4<1>;
L_0x5d2d2a8ce740 .functor NOT 1, L_0x5d2d2a8ce6d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a717150_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8ce6d0;  1 drivers
v0x5d2d2a717250_0 .net "a", 0 0, L_0x5d2d2a8cf5a0;  alias, 1 drivers
v0x5d2d2a717310_0 .net "b", 0 0, L_0x5d2d2a8cf750;  alias, 1 drivers
v0x5d2d2a7173b0_0 .net "out", 0 0, L_0x5d2d2a8ce740;  alias, 1 drivers
S_0x5d2d2a7174f0 .scope module, "nor1" "nor_gate" 12 10, 7 13 0, S_0x5d2d2a716c70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8ce870 .functor OR 1, L_0x5d2d2a8ce800, L_0x5d2d2a8ce610, C4<0>, C4<0>;
L_0x5d2d2a8ce8e0 .functor NOT 1, L_0x5d2d2a8ce870, C4<0>, C4<0>, C4<0>;
v0x5d2d2a717720_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8ce870;  1 drivers
v0x5d2d2a717820_0 .net "a", 0 0, L_0x5d2d2a8ce800;  alias, 1 drivers
v0x5d2d2a7178e0_0 .net "b", 0 0, L_0x5d2d2a8ce610;  alias, 1 drivers
v0x5d2d2a717980_0 .net "out", 0 0, L_0x5d2d2a8ce8e0;  alias, 1 drivers
S_0x5d2d2a717ac0 .scope module, "not1" "not_gate" 12 9, 7 1 0, S_0x5d2d2a716c70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8ce800 .functor NOT 1, L_0x5d2d2a8ce740, C4<0>, C4<0>, C4<0>;
v0x5d2d2a717ce0_0 .net "a", 0 0, L_0x5d2d2a8ce740;  alias, 1 drivers
v0x5d2d2a717d80_0 .net "out", 0 0, L_0x5d2d2a8ce800;  alias, 1 drivers
S_0x5d2d2a7183e0 .scope module, "AO2" "andOrBlock" 11 23, 12 1 0, S_0x5d2d2a7169e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a719630_0 .net "a", 0 0, L_0x5d2d2a8cf890;  alias, 1 drivers
v0x5d2d2a719700_0 .net "b", 0 0, L_0x5d2d2a8cec20;  alias, 1 drivers
v0x5d2d2a7197d0_0 .net "c", 0 0, L_0x5d2d2a8ce8e0;  alias, 1 drivers
v0x5d2d2a7198a0_0 .net "node1", 0 0, L_0x5d2d2a8cf250;  1 drivers
v0x5d2d2a719990_0 .net "node2", 0 0, L_0x5d2d2a8cf2c0;  1 drivers
v0x5d2d2a719ad0_0 .net "out", 0 0, L_0x5d2d2a8cf430;  alias, 1 drivers
S_0x5d2d2a718630 .scope module, "nand1" "nand_gate" 12 8, 7 7 0, S_0x5d2d2a7183e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8cf1e0 .functor AND 1, L_0x5d2d2a8cf890, L_0x5d2d2a8cec20, C4<1>, C4<1>;
L_0x5d2d2a8cf250 .functor NOT 1, L_0x5d2d2a8cf1e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a718880_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8cf1e0;  1 drivers
v0x5d2d2a718980_0 .net "a", 0 0, L_0x5d2d2a8cf890;  alias, 1 drivers
v0x5d2d2a718a40_0 .net "b", 0 0, L_0x5d2d2a8cec20;  alias, 1 drivers
v0x5d2d2a718ae0_0 .net "out", 0 0, L_0x5d2d2a8cf250;  alias, 1 drivers
S_0x5d2d2a718c20 .scope module, "nor1" "nor_gate" 12 10, 7 13 0, S_0x5d2d2a7183e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8cf330 .functor OR 1, L_0x5d2d2a8cf2c0, L_0x5d2d2a8ce8e0, C4<0>, C4<0>;
L_0x5d2d2a8cf430 .functor NOT 1, L_0x5d2d2a8cf330, C4<0>, C4<0>, C4<0>;
v0x5d2d2a718e50_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8cf330;  1 drivers
v0x5d2d2a718f50_0 .net "a", 0 0, L_0x5d2d2a8cf2c0;  alias, 1 drivers
v0x5d2d2a719010_0 .net "b", 0 0, L_0x5d2d2a8ce8e0;  alias, 1 drivers
v0x5d2d2a719130_0 .net "out", 0 0, L_0x5d2d2a8cf430;  alias, 1 drivers
S_0x5d2d2a719250 .scope module, "not1" "not_gate" 12 9, 7 1 0, S_0x5d2d2a7183e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8cf2c0 .functor NOT 1, L_0x5d2d2a8cf250, C4<0>, C4<0>, C4<0>;
v0x5d2d2a719470_0 .net "a", 0 0, L_0x5d2d2a8cf250;  alias, 1 drivers
v0x5d2d2a719540_0 .net "out", 0 0, L_0x5d2d2a8cf2c0;  alias, 1 drivers
S_0x5d2d2a719b70 .scope module, "OA1" "orAndBlock" 11 20, 6 1 0, S_0x5d2d2a7169e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a71adf0_0 .net "a", 0 0, L_0x5d2d2a8cf5a0;  alias, 1 drivers
v0x5d2d2a71ae90_0 .net "b", 0 0, L_0x5d2d2a8cf750;  alias, 1 drivers
v0x5d2d2a71af50_0 .net "c", 0 0, L_0x5d2d2a8ce610;  alias, 1 drivers
v0x5d2d2a71b020_0 .net "node1", 0 0, L_0x5d2d2a8ce9c0;  1 drivers
v0x5d2d2a71b110_0 .net "node2", 0 0, L_0x5d2d2a8cea30;  1 drivers
v0x5d2d2a71b250_0 .net "out", 0 0, L_0x5d2d2a8cec20;  alias, 1 drivers
S_0x5d2d2a719dc0 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a719b70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8ceaa0 .functor AND 1, L_0x5d2d2a8cea30, L_0x5d2d2a8ce610, C4<1>, C4<1>;
L_0x5d2d2a8cec20 .functor NOT 1, L_0x5d2d2a8ceaa0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a71a010_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8ceaa0;  1 drivers
v0x5d2d2a71a110_0 .net "a", 0 0, L_0x5d2d2a8cea30;  alias, 1 drivers
v0x5d2d2a71a1d0_0 .net "b", 0 0, L_0x5d2d2a8ce610;  alias, 1 drivers
v0x5d2d2a71a2f0_0 .net "out", 0 0, L_0x5d2d2a8cec20;  alias, 1 drivers
S_0x5d2d2a71a440 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a719b70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8ce950 .functor OR 1, L_0x5d2d2a8cf5a0, L_0x5d2d2a8cf750, C4<0>, C4<0>;
L_0x5d2d2a8ce9c0 .functor NOT 1, L_0x5d2d2a8ce950, C4<0>, C4<0>, C4<0>;
v0x5d2d2a71a670_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8ce950;  1 drivers
v0x5d2d2a71a770_0 .net "a", 0 0, L_0x5d2d2a8cf5a0;  alias, 1 drivers
v0x5d2d2a71a880_0 .net "b", 0 0, L_0x5d2d2a8cf750;  alias, 1 drivers
v0x5d2d2a71a970_0 .net "out", 0 0, L_0x5d2d2a8ce9c0;  alias, 1 drivers
S_0x5d2d2a71aa70 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a719b70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8cea30 .functor NOT 1, L_0x5d2d2a8ce9c0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a71ac90_0 .net "a", 0 0, L_0x5d2d2a8ce9c0;  alias, 1 drivers
v0x5d2d2a71ad30_0 .net "out", 0 0, L_0x5d2d2a8cea30;  alias, 1 drivers
S_0x5d2d2a71b330 .scope module, "OA2" "orAndBlock" 11 22, 6 1 0, S_0x5d2d2a7169e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a71c5b0_0 .net "a", 0 0, L_0x5d2d2a8cec90;  alias, 1 drivers
v0x5d2d2a71c680_0 .net "b", 0 0, L_0x5d2d2a8ce8e0;  alias, 1 drivers
v0x5d2d2a71c720_0 .net "c", 0 0, L_0x5d2d2a8cec20;  alias, 1 drivers
v0x5d2d2a71c7f0_0 .net "node1", 0 0, L_0x5d2d2a8cee80;  1 drivers
v0x5d2d2a71c8e0_0 .net "node2", 0 0, L_0x5d2d2a8ceef0;  1 drivers
v0x5d2d2a71ca20_0 .net "out", 0 0, L_0x5d2d2a8cf170;  alias, 1 drivers
S_0x5d2d2a71b580 .scope module, "nand1" "nand_gate" 6 10, 7 7 0, S_0x5d2d2a71b330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8cef60 .functor AND 1, L_0x5d2d2a8ceef0, L_0x5d2d2a8cec20, C4<1>, C4<1>;
L_0x5d2d2a8cf170 .functor NOT 1, L_0x5d2d2a8cef60, C4<0>, C4<0>, C4<0>;
v0x5d2d2a71b7f0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8cef60;  1 drivers
v0x5d2d2a71b8f0_0 .net "a", 0 0, L_0x5d2d2a8ceef0;  alias, 1 drivers
v0x5d2d2a71b9b0_0 .net "b", 0 0, L_0x5d2d2a8cec20;  alias, 1 drivers
v0x5d2d2a71bae0_0 .net "out", 0 0, L_0x5d2d2a8cf170;  alias, 1 drivers
S_0x5d2d2a71bc00 .scope module, "nor1" "nor_gate" 6 8, 7 13 0, S_0x5d2d2a71b330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8ced00 .functor OR 1, L_0x5d2d2a8cec90, L_0x5d2d2a8ce8e0, C4<0>, C4<0>;
L_0x5d2d2a8cee80 .functor NOT 1, L_0x5d2d2a8ced00, C4<0>, C4<0>, C4<0>;
v0x5d2d2a71bde0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8ced00;  1 drivers
v0x5d2d2a71bee0_0 .net "a", 0 0, L_0x5d2d2a8cec90;  alias, 1 drivers
v0x5d2d2a71bfa0_0 .net "b", 0 0, L_0x5d2d2a8ce8e0;  alias, 1 drivers
v0x5d2d2a71c0d0_0 .net "out", 0 0, L_0x5d2d2a8cee80;  alias, 1 drivers
S_0x5d2d2a71c1f0 .scope module, "not1" "not_gate" 6 9, 7 1 0, S_0x5d2d2a71b330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8ceef0 .functor NOT 1, L_0x5d2d2a8cee80, C4<0>, C4<0>, C4<0>;
v0x5d2d2a71c3f0_0 .net "a", 0 0, L_0x5d2d2a8cee80;  alias, 1 drivers
v0x5d2d2a71c4c0_0 .net "out", 0 0, L_0x5d2d2a8ceef0;  alias, 1 drivers
S_0x5d2d2a71cae0 .scope module, "not1" "not_gate" 11 18, 7 1 0, S_0x5d2d2a7169e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8ce610 .functor NOT 1, L_0x5d2d2a8cf7f0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a71cd70_0 .net "a", 0 0, L_0x5d2d2a8cf7f0;  alias, 1 drivers
v0x5d2d2a71ce50_0 .net "out", 0 0, L_0x5d2d2a8ce610;  alias, 1 drivers
S_0x5d2d2a71cfe0 .scope module, "not2" "not_gate" 11 21, 7 1 0, S_0x5d2d2a7169e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8cec90 .functor NOT 1, L_0x5d2d2a8cf890, C4<0>, C4<0>, C4<0>;
v0x5d2d2a71d1b0_0 .net "a", 0 0, L_0x5d2d2a8cf890;  alias, 1 drivers
v0x5d2d2a71d2c0_0 .net "out", 0 0, L_0x5d2d2a8cec90;  alias, 1 drivers
S_0x5d2d2a71d410 .scope module, "not3" "not_gate" 11 24, 7 1 0, S_0x5d2d2a7169e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8cf530 .functor NOT 1, L_0x5d2d2a8cf430, C4<0>, C4<0>, C4<0>;
v0x5d2d2a71d630_0 .net "a", 0 0, L_0x5d2d2a8cf430;  alias, 1 drivers
v0x5d2d2a71d740_0 .net "out", 0 0, L_0x5d2d2a8cf530;  alias, 1 drivers
S_0x5d2d2a3e8910 .scope module, "nBitRcpa3" "nBitRcpa3" 13 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /OUTPUT 8 "sum";
    .port_info 3 /OUTPUT 1 "fn";
P_0x5d2d2a33c8f0 .param/l "N" 0 13 1, +C4<00000000000000000000000000001000>;
o0x7347fc30dfb8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5d2d2a763810_0 .net "A", 7 0, o0x7347fc30dfb8;  0 drivers
o0x7347fc30dfe8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5d2d2a763910_0 .net "B", 7 0, o0x7347fc30dfe8;  0 drivers
v0x5d2d2a7639f0_0 .net "F", 8 0, L_0x5d2d2a8e4100;  1 drivers
v0x5d2d2a763ab0_0 .net *"_ivl_85", 0 0, L_0x5d2d2a8e4060;  1 drivers
L_0x7347fc2c2c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d2d2a763b90_0 .net/2u *"_ivl_89", 0 0, L_0x7347fc2c2c78;  1 drivers
v0x5d2d2a763cc0_0 .net "carry", 8 0, L_0x5d2d2a8e3ea0;  1 drivers
v0x5d2d2a763da0_0 .net "fn", 0 0, L_0x5d2d2a8e3f40;  1 drivers
v0x5d2d2a763e60_0 .net "sum", 7 0, L_0x5d2d2a8e39d0;  1 drivers
L_0x5d2d2a8dc250 .part o0x7347fc30dfb8, 7, 1;
L_0x5d2d2a8dc2f0 .part o0x7347fc30dfe8, 7, 1;
L_0x5d2d2a8dc390 .part L_0x5d2d2a8e3ea0, 8, 1;
L_0x5d2d2a8dc430 .part L_0x5d2d2a8e4100, 7, 1;
L_0x5d2d2a8dd070 .part o0x7347fc30dfb8, 6, 1;
L_0x5d2d2a8dd110 .part o0x7347fc30dfe8, 6, 1;
L_0x5d2d2a8dd1b0 .part L_0x5d2d2a8e3ea0, 7, 1;
L_0x5d2d2a8dd250 .part L_0x5d2d2a8e4100, 6, 1;
L_0x5d2d2a8de010 .part o0x7347fc30dfb8, 5, 1;
L_0x5d2d2a8de0b0 .part o0x7347fc30dfe8, 5, 1;
L_0x5d2d2a8de1b0 .part L_0x5d2d2a8e3ea0, 6, 1;
L_0x5d2d2a8de250 .part L_0x5d2d2a8e4100, 5, 1;
L_0x5d2d2a8df180 .part o0x7347fc30dfb8, 4, 1;
L_0x5d2d2a8df2b0 .part o0x7347fc30dfe8, 4, 1;
L_0x5d2d2a8df460 .part L_0x5d2d2a8e3ea0, 5, 1;
L_0x5d2d2a8df590 .part L_0x5d2d2a8e4100, 4, 1;
L_0x5d2d2a8e0500 .part o0x7347fc30dfb8, 3, 1;
L_0x5d2d2a8e05a0 .part o0x7347fc30dfe8, 3, 1;
L_0x5d2d2a8e06e0 .part L_0x5d2d2a8e3ea0, 4, 1;
L_0x5d2d2a8e0780 .part L_0x5d2d2a8e4100, 3, 1;
L_0x5d2d2a8e0640 .part o0x7347fc30dfb8, 2, 1;
L_0x5d2d2a8e1660 .part o0x7347fc30dfe8, 2, 1;
L_0x5d2d2a8e0820 .part L_0x5d2d2a8e3ea0, 3, 1;
L_0x5d2d2a8e17c0 .part L_0x5d2d2a8e4100, 2, 1;
L_0x5d2d2a8e26a0 .part o0x7347fc30dfb8, 1, 1;
L_0x5d2d2a8e2740 .part o0x7347fc30dfe8, 1, 1;
L_0x5d2d2a8e1860 .part L_0x5d2d2a8e3ea0, 2, 1;
L_0x5d2d2a8e28c0 .part L_0x5d2d2a8e4100, 1, 1;
L_0x5d2d2a8e3780 .part o0x7347fc30dfb8, 0, 1;
L_0x5d2d2a8e3820 .part o0x7347fc30dfe8, 0, 1;
L_0x5d2d2a8e2960 .part L_0x5d2d2a8e3ea0, 1, 1;
L_0x5d2d2a8e3be0 .part L_0x5d2d2a8e4100, 0, 1;
LS_0x5d2d2a8e39d0_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a8e3400, L_0x5d2d2a8e2320, L_0x5d2d2a8e12e0, L_0x5d2d2a8e0180;
LS_0x5d2d2a8e39d0_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a8dee00, L_0x5d2d2a8ddc90, L_0x5d2d2a8dcd90, L_0x5d2d2a8dbf70;
L_0x5d2d2a8e39d0 .concat8 [ 4 4 0 0], LS_0x5d2d2a8e39d0_0_0, LS_0x5d2d2a8e39d0_0_4;
LS_0x5d2d2a8e3ea0_0_0 .concat8 [ 1 1 1 1], L_0x5d2d2a8e3640, L_0x5d2d2a8e2560, L_0x5d2d2a8e1520, L_0x5d2d2a8e03c0;
LS_0x5d2d2a8e3ea0_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a8df040, L_0x5d2d2a8dded0, L_0x5d2d2a8dcf70, L_0x5d2d2a8dc150;
LS_0x5d2d2a8e3ea0_0_8 .concat8 [ 1 0 0 0], L_0x5d2d2a8e4060;
L_0x5d2d2a8e3ea0 .concat8 [ 4 4 1 0], LS_0x5d2d2a8e3ea0_0_0, LS_0x5d2d2a8e3ea0_0_4, LS_0x5d2d2a8e3ea0_0_8;
L_0x5d2d2a8e4060 .part L_0x5d2d2a8e4100, 8, 1;
LS_0x5d2d2a8e4100_0_0 .concat8 [ 1 1 1 1], L_0x7347fc2c2c78, L_0x5d2d2a8e2be0, L_0x5d2d2a8e1ac0, L_0x5d2d2a8e0a80;
LS_0x5d2d2a8e4100_0_4 .concat8 [ 1 1 1 1], L_0x5d2d2a8df920, L_0x5d2d2a8de5a0, L_0x5d2d2a8dd4f0, L_0x5d2d2a8dc6d0;
LS_0x5d2d2a8e4100_0_8 .concat8 [ 1 0 0 0], L_0x5d2d2a8db8b0;
L_0x5d2d2a8e4100 .concat8 [ 4 4 1 0], LS_0x5d2d2a8e4100_0_0, LS_0x5d2d2a8e4100_0_4, LS_0x5d2d2a8e4100_0_8;
L_0x5d2d2a8e3f40 .part L_0x5d2d2a8e4100, 8, 1;
S_0x5d2d2a71e9d0 .scope generate, "rcpa3Loop[0]" "rcpa3Loop[0]" 13 16, 13 16 0, S_0x5d2d2a3e8910;
 .timescale -9 -12;
P_0x5d2d2a71ebf0 .param/l "i" 0 13 16, +C4<00>;
S_0x5d2d2a71ecd0 .scope module, "rcpfa3_inst" "rcpfa3_block" 13 17, 14 1 0, S_0x5d2d2a71e9d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a7228c0_0 .net "X", 0 0, L_0x5d2d2a8e31a0;  1 drivers
v0x5d2d2a7229f0_0 .net "a", 0 0, L_0x5d2d2a8e3780;  1 drivers
v0x5d2d2a722ab0_0 .net "b", 0 0, L_0x5d2d2a8e3820;  1 drivers
v0x5d2d2a722b80_0 .net "cIn", 0 0, L_0x5d2d2a8e2960;  1 drivers
v0x5d2d2a722c50_0 .net "cOut", 0 0, L_0x5d2d2a8e3640;  1 drivers
v0x5d2d2a722cf0_0 .net "fIn", 0 0, L_0x5d2d2a8e3be0;  1 drivers
v0x5d2d2a722de0_0 .net "fOut", 0 0, L_0x5d2d2a8e2be0;  1 drivers
v0x5d2d2a722e80_0 .net "notCIn", 0 0, L_0x5d2d2a8e2ce0;  1 drivers
v0x5d2d2a722f20_0 .net "notCOut", 0 0, L_0x5d2d2a8e35b0;  1 drivers
v0x5d2d2a723050_0 .net "notFIn", 0 0, L_0x5d2d2a8e3230;  1 drivers
v0x5d2d2a723140_0 .net "notFOut", 0 0, L_0x5d2d2a8e2b70;  1 drivers
v0x5d2d2a723230_0 .net "s", 0 0, L_0x5d2d2a8e3400;  1 drivers
S_0x5d2d2a71ef60 .scope module, "AO1" "andOrBlock" 14 22, 12 1 0, S_0x5d2d2a71ecd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a720160_0 .net "a", 0 0, L_0x5d2d2a8e3780;  alias, 1 drivers
v0x5d2d2a720230_0 .net "b", 0 0, L_0x5d2d2a8e3820;  alias, 1 drivers
v0x5d2d2a720300_0 .net "c", 0 0, L_0x5d2d2a8e2ce0;  alias, 1 drivers
v0x5d2d2a720400_0 .net "node1", 0 0, L_0x5d2d2a8e2eb0;  1 drivers
v0x5d2d2a7204f0_0 .net "node2", 0 0, L_0x5d2d2a8e2f40;  1 drivers
v0x5d2d2a720630_0 .net "out", 0 0, L_0x5d2d2a8e31a0;  alias, 1 drivers
S_0x5d2d2a71f1d0 .scope module, "nand1" "nand_gate" 12 8, 7 7 0, S_0x5d2d2a71ef60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8e2e20 .functor AND 1, L_0x5d2d2a8e3780, L_0x5d2d2a8e3820, C4<1>, C4<1>;
L_0x5d2d2a8e2eb0 .functor NOT 1, L_0x5d2d2a8e2e20, C4<0>, C4<0>, C4<0>;
v0x5d2d2a71f440_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8e2e20;  1 drivers
v0x5d2d2a71f540_0 .net "a", 0 0, L_0x5d2d2a8e3780;  alias, 1 drivers
v0x5d2d2a71f600_0 .net "b", 0 0, L_0x5d2d2a8e3820;  alias, 1 drivers
v0x5d2d2a71f6a0_0 .net "out", 0 0, L_0x5d2d2a8e2eb0;  alias, 1 drivers
S_0x5d2d2a71f7e0 .scope module, "nor1" "nor_gate" 12 10, 7 13 0, S_0x5d2d2a71ef60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8e3080 .functor OR 1, L_0x5d2d2a8e2f40, L_0x5d2d2a8e2ce0, C4<0>, C4<0>;
L_0x5d2d2a8e31a0 .functor NOT 1, L_0x5d2d2a8e3080, C4<0>, C4<0>, C4<0>;
v0x5d2d2a71fa10_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8e3080;  1 drivers
v0x5d2d2a71fb10_0 .net "a", 0 0, L_0x5d2d2a8e2f40;  alias, 1 drivers
v0x5d2d2a71fbd0_0 .net "b", 0 0, L_0x5d2d2a8e2ce0;  alias, 1 drivers
v0x5d2d2a71fc70_0 .net "out", 0 0, L_0x5d2d2a8e31a0;  alias, 1 drivers
S_0x5d2d2a71fdb0 .scope module, "not1" "not_gate" 12 9, 7 1 0, S_0x5d2d2a71ef60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8e2f40 .functor NOT 1, L_0x5d2d2a8e2eb0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a71ffd0_0 .net "a", 0 0, L_0x5d2d2a8e2eb0;  alias, 1 drivers
v0x5d2d2a720070_0 .net "out", 0 0, L_0x5d2d2a8e2f40;  alias, 1 drivers
S_0x5d2d2a7206d0 .scope module, "nand1" "nand_gate" 14 18, 7 7 0, S_0x5d2d2a71ecd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8e27e0 .functor AND 1, L_0x5d2d2a8e3780, L_0x5d2d2a8e3820, C4<1>, C4<1>;
L_0x5d2d2a8e2b70 .functor NOT 1, L_0x5d2d2a8e27e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a720900_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8e27e0;  1 drivers
v0x5d2d2a720a00_0 .net "a", 0 0, L_0x5d2d2a8e3780;  alias, 1 drivers
v0x5d2d2a720b10_0 .net "b", 0 0, L_0x5d2d2a8e3820;  alias, 1 drivers
v0x5d2d2a720c00_0 .net "out", 0 0, L_0x5d2d2a8e2b70;  alias, 1 drivers
S_0x5d2d2a720d00 .scope module, "nor2" "nor_gate" 14 24, 7 13 0, S_0x5d2d2a71ecd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8e32e0 .functor OR 1, L_0x5d2d2a8e3230, L_0x5d2d2a8e31a0, C4<0>, C4<0>;
L_0x5d2d2a8e3400 .functor NOT 1, L_0x5d2d2a8e32e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a720f30_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8e32e0;  1 drivers
v0x5d2d2a721010_0 .net "a", 0 0, L_0x5d2d2a8e3230;  alias, 1 drivers
v0x5d2d2a7210d0_0 .net "b", 0 0, L_0x5d2d2a8e31a0;  alias, 1 drivers
v0x5d2d2a7211c0_0 .net "out", 0 0, L_0x5d2d2a8e3400;  alias, 1 drivers
S_0x5d2d2a7212e0 .scope module, "nor3" "nor_gate" 14 25, 7 13 0, S_0x5d2d2a71ecd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8e3490 .functor OR 1, L_0x5d2d2a8e3be0, L_0x5d2d2a8e31a0, C4<0>, C4<0>;
L_0x5d2d2a8e35b0 .functor NOT 1, L_0x5d2d2a8e3490, C4<0>, C4<0>, C4<0>;
v0x5d2d2a721510_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8e3490;  1 drivers
v0x5d2d2a721610_0 .net "a", 0 0, L_0x5d2d2a8e3be0;  alias, 1 drivers
v0x5d2d2a7216d0_0 .net "b", 0 0, L_0x5d2d2a8e31a0;  alias, 1 drivers
v0x5d2d2a721770_0 .net "out", 0 0, L_0x5d2d2a8e35b0;  alias, 1 drivers
S_0x5d2d2a721890 .scope module, "not1" "not_gate" 14 19, 7 1 0, S_0x5d2d2a71ecd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8e2be0 .functor NOT 1, L_0x5d2d2a8e2b70, C4<0>, C4<0>, C4<0>;
v0x5d2d2a721b00_0 .net "a", 0 0, L_0x5d2d2a8e2b70;  alias, 1 drivers
v0x5d2d2a721bc0_0 .net "out", 0 0, L_0x5d2d2a8e2be0;  alias, 1 drivers
S_0x5d2d2a721cc0 .scope module, "not2" "not_gate" 14 21, 7 1 0, S_0x5d2d2a71ecd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8e2ce0 .functor NOT 1, L_0x5d2d2a8e2960, C4<0>, C4<0>, C4<0>;
v0x5d2d2a721ee0_0 .net "a", 0 0, L_0x5d2d2a8e2960;  alias, 1 drivers
v0x5d2d2a721fc0_0 .net "out", 0 0, L_0x5d2d2a8e2ce0;  alias, 1 drivers
S_0x5d2d2a722110 .scope module, "not3" "not_gate" 14 23, 7 1 0, S_0x5d2d2a71ecd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8e3230 .functor NOT 1, L_0x5d2d2a8e3be0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a722330_0 .net "a", 0 0, L_0x5d2d2a8e3be0;  alias, 1 drivers
v0x5d2d2a7223f0_0 .net "out", 0 0, L_0x5d2d2a8e3230;  alias, 1 drivers
S_0x5d2d2a7224b0 .scope module, "not4" "not_gate" 14 26, 7 1 0, S_0x5d2d2a71ecd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8e3640 .functor NOT 1, L_0x5d2d2a8e35b0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a7226d0_0 .net "a", 0 0, L_0x5d2d2a8e35b0;  alias, 1 drivers
v0x5d2d2a7227c0_0 .net "out", 0 0, L_0x5d2d2a8e3640;  alias, 1 drivers
S_0x5d2d2a723330 .scope generate, "rcpa3Loop[1]" "rcpa3Loop[1]" 13 16, 13 16 0, S_0x5d2d2a3e8910;
 .timescale -9 -12;
P_0x5d2d2a723550 .param/l "i" 0 13 16, +C4<01>;
S_0x5d2d2a723610 .scope module, "rcpfa3_inst" "rcpfa3_block" 13 17, 14 1 0, S_0x5d2d2a723330;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a727290_0 .net "X", 0 0, L_0x5d2d2a8e20c0;  1 drivers
v0x5d2d2a7273c0_0 .net "a", 0 0, L_0x5d2d2a8e26a0;  1 drivers
v0x5d2d2a727480_0 .net "b", 0 0, L_0x5d2d2a8e2740;  1 drivers
v0x5d2d2a727550_0 .net "cIn", 0 0, L_0x5d2d2a8e1860;  1 drivers
v0x5d2d2a727620_0 .net "cOut", 0 0, L_0x5d2d2a8e2560;  1 drivers
v0x5d2d2a7276c0_0 .net "fIn", 0 0, L_0x5d2d2a8e28c0;  1 drivers
v0x5d2d2a7277b0_0 .net "fOut", 0 0, L_0x5d2d2a8e1ac0;  1 drivers
v0x5d2d2a727850_0 .net "notCIn", 0 0, L_0x5d2d2a8e1c00;  1 drivers
v0x5d2d2a7278f0_0 .net "notCOut", 0 0, L_0x5d2d2a8e24d0;  1 drivers
v0x5d2d2a727a20_0 .net "notFIn", 0 0, L_0x5d2d2a8e2150;  1 drivers
v0x5d2d2a727b10_0 .net "notFOut", 0 0, L_0x5d2d2a8e1a50;  1 drivers
v0x5d2d2a727c00_0 .net "s", 0 0, L_0x5d2d2a8e2320;  1 drivers
S_0x5d2d2a7238a0 .scope module, "AO1" "andOrBlock" 14 22, 12 1 0, S_0x5d2d2a723610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a724b30_0 .net "a", 0 0, L_0x5d2d2a8e26a0;  alias, 1 drivers
v0x5d2d2a724c00_0 .net "b", 0 0, L_0x5d2d2a8e2740;  alias, 1 drivers
v0x5d2d2a724cd0_0 .net "c", 0 0, L_0x5d2d2a8e1c00;  alias, 1 drivers
v0x5d2d2a724dd0_0 .net "node1", 0 0, L_0x5d2d2a8e1dd0;  1 drivers
v0x5d2d2a724ec0_0 .net "node2", 0 0, L_0x5d2d2a8e1e60;  1 drivers
v0x5d2d2a725000_0 .net "out", 0 0, L_0x5d2d2a8e20c0;  alias, 1 drivers
S_0x5d2d2a723b10 .scope module, "nand1" "nand_gate" 12 8, 7 7 0, S_0x5d2d2a7238a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8e1d40 .functor AND 1, L_0x5d2d2a8e26a0, L_0x5d2d2a8e2740, C4<1>, C4<1>;
L_0x5d2d2a8e1dd0 .functor NOT 1, L_0x5d2d2a8e1d40, C4<0>, C4<0>, C4<0>;
v0x5d2d2a723d80_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8e1d40;  1 drivers
v0x5d2d2a723e80_0 .net "a", 0 0, L_0x5d2d2a8e26a0;  alias, 1 drivers
v0x5d2d2a723f40_0 .net "b", 0 0, L_0x5d2d2a8e2740;  alias, 1 drivers
v0x5d2d2a723fe0_0 .net "out", 0 0, L_0x5d2d2a8e1dd0;  alias, 1 drivers
S_0x5d2d2a724120 .scope module, "nor1" "nor_gate" 12 10, 7 13 0, S_0x5d2d2a7238a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8e1fa0 .functor OR 1, L_0x5d2d2a8e1e60, L_0x5d2d2a8e1c00, C4<0>, C4<0>;
L_0x5d2d2a8e20c0 .functor NOT 1, L_0x5d2d2a8e1fa0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a724350_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8e1fa0;  1 drivers
v0x5d2d2a724450_0 .net "a", 0 0, L_0x5d2d2a8e1e60;  alias, 1 drivers
v0x5d2d2a724510_0 .net "b", 0 0, L_0x5d2d2a8e1c00;  alias, 1 drivers
v0x5d2d2a7245e0_0 .net "out", 0 0, L_0x5d2d2a8e20c0;  alias, 1 drivers
S_0x5d2d2a724720 .scope module, "not1" "not_gate" 12 9, 7 1 0, S_0x5d2d2a7238a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8e1e60 .functor NOT 1, L_0x5d2d2a8e1dd0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a724970_0 .net "a", 0 0, L_0x5d2d2a8e1dd0;  alias, 1 drivers
v0x5d2d2a724a40_0 .net "out", 0 0, L_0x5d2d2a8e1e60;  alias, 1 drivers
S_0x5d2d2a7250a0 .scope module, "nand1" "nand_gate" 14 18, 7 7 0, S_0x5d2d2a723610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8e1700 .functor AND 1, L_0x5d2d2a8e26a0, L_0x5d2d2a8e2740, C4<1>, C4<1>;
L_0x5d2d2a8e1a50 .functor NOT 1, L_0x5d2d2a8e1700, C4<0>, C4<0>, C4<0>;
v0x5d2d2a7252d0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8e1700;  1 drivers
v0x5d2d2a7253d0_0 .net "a", 0 0, L_0x5d2d2a8e26a0;  alias, 1 drivers
v0x5d2d2a7254e0_0 .net "b", 0 0, L_0x5d2d2a8e2740;  alias, 1 drivers
v0x5d2d2a7255d0_0 .net "out", 0 0, L_0x5d2d2a8e1a50;  alias, 1 drivers
S_0x5d2d2a7256d0 .scope module, "nor2" "nor_gate" 14 24, 7 13 0, S_0x5d2d2a723610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8e2200 .functor OR 1, L_0x5d2d2a8e2150, L_0x5d2d2a8e20c0, C4<0>, C4<0>;
L_0x5d2d2a8e2320 .functor NOT 1, L_0x5d2d2a8e2200, C4<0>, C4<0>, C4<0>;
v0x5d2d2a725900_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8e2200;  1 drivers
v0x5d2d2a7259e0_0 .net "a", 0 0, L_0x5d2d2a8e2150;  alias, 1 drivers
v0x5d2d2a725aa0_0 .net "b", 0 0, L_0x5d2d2a8e20c0;  alias, 1 drivers
v0x5d2d2a725b90_0 .net "out", 0 0, L_0x5d2d2a8e2320;  alias, 1 drivers
S_0x5d2d2a725cb0 .scope module, "nor3" "nor_gate" 14 25, 7 13 0, S_0x5d2d2a723610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8e23b0 .functor OR 1, L_0x5d2d2a8e28c0, L_0x5d2d2a8e20c0, C4<0>, C4<0>;
L_0x5d2d2a8e24d0 .functor NOT 1, L_0x5d2d2a8e23b0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a725ee0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8e23b0;  1 drivers
v0x5d2d2a725fe0_0 .net "a", 0 0, L_0x5d2d2a8e28c0;  alias, 1 drivers
v0x5d2d2a7260a0_0 .net "b", 0 0, L_0x5d2d2a8e20c0;  alias, 1 drivers
v0x5d2d2a726140_0 .net "out", 0 0, L_0x5d2d2a8e24d0;  alias, 1 drivers
S_0x5d2d2a726260 .scope module, "not1" "not_gate" 14 19, 7 1 0, S_0x5d2d2a723610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8e1ac0 .functor NOT 1, L_0x5d2d2a8e1a50, C4<0>, C4<0>, C4<0>;
v0x5d2d2a7264d0_0 .net "a", 0 0, L_0x5d2d2a8e1a50;  alias, 1 drivers
v0x5d2d2a726590_0 .net "out", 0 0, L_0x5d2d2a8e1ac0;  alias, 1 drivers
S_0x5d2d2a726690 .scope module, "not2" "not_gate" 14 21, 7 1 0, S_0x5d2d2a723610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8e1c00 .functor NOT 1, L_0x5d2d2a8e1860, C4<0>, C4<0>, C4<0>;
v0x5d2d2a7268b0_0 .net "a", 0 0, L_0x5d2d2a8e1860;  alias, 1 drivers
v0x5d2d2a726990_0 .net "out", 0 0, L_0x5d2d2a8e1c00;  alias, 1 drivers
S_0x5d2d2a726ae0 .scope module, "not3" "not_gate" 14 23, 7 1 0, S_0x5d2d2a723610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8e2150 .functor NOT 1, L_0x5d2d2a8e28c0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a726d00_0 .net "a", 0 0, L_0x5d2d2a8e28c0;  alias, 1 drivers
v0x5d2d2a726dc0_0 .net "out", 0 0, L_0x5d2d2a8e2150;  alias, 1 drivers
S_0x5d2d2a726e80 .scope module, "not4" "not_gate" 14 26, 7 1 0, S_0x5d2d2a723610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8e2560 .functor NOT 1, L_0x5d2d2a8e24d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a7270a0_0 .net "a", 0 0, L_0x5d2d2a8e24d0;  alias, 1 drivers
v0x5d2d2a727190_0 .net "out", 0 0, L_0x5d2d2a8e2560;  alias, 1 drivers
S_0x5d2d2a727d00 .scope generate, "rcpa3Loop[2]" "rcpa3Loop[2]" 13 16, 13 16 0, S_0x5d2d2a3e8910;
 .timescale -9 -12;
P_0x5d2d2a727f00 .param/l "i" 0 13 16, +C4<010>;
S_0x5d2d2a727fc0 .scope module, "rcpfa3_inst" "rcpfa3_block" 13 17, 14 1 0, S_0x5d2d2a727d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a72bc70_0 .net "X", 0 0, L_0x5d2d2a8e1080;  1 drivers
v0x5d2d2a72bda0_0 .net "a", 0 0, L_0x5d2d2a8e0640;  1 drivers
v0x5d2d2a72be60_0 .net "b", 0 0, L_0x5d2d2a8e1660;  1 drivers
v0x5d2d2a72bf30_0 .net "cIn", 0 0, L_0x5d2d2a8e0820;  1 drivers
v0x5d2d2a72c000_0 .net "cOut", 0 0, L_0x5d2d2a8e1520;  1 drivers
v0x5d2d2a72c0a0_0 .net "fIn", 0 0, L_0x5d2d2a8e17c0;  1 drivers
v0x5d2d2a72c190_0 .net "fOut", 0 0, L_0x5d2d2a8e0a80;  1 drivers
v0x5d2d2a72c230_0 .net "notCIn", 0 0, L_0x5d2d2a8e0bc0;  1 drivers
v0x5d2d2a72c2d0_0 .net "notCOut", 0 0, L_0x5d2d2a8e1490;  1 drivers
v0x5d2d2a72c400_0 .net "notFIn", 0 0, L_0x5d2d2a8e1110;  1 drivers
v0x5d2d2a72c4f0_0 .net "notFOut", 0 0, L_0x5d2d2a8e09f0;  1 drivers
v0x5d2d2a72c5e0_0 .net "s", 0 0, L_0x5d2d2a8e12e0;  1 drivers
S_0x5d2d2a728250 .scope module, "AO1" "andOrBlock" 14 22, 12 1 0, S_0x5d2d2a727fc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a729510_0 .net "a", 0 0, L_0x5d2d2a8e0640;  alias, 1 drivers
v0x5d2d2a7295e0_0 .net "b", 0 0, L_0x5d2d2a8e1660;  alias, 1 drivers
v0x5d2d2a7296b0_0 .net "c", 0 0, L_0x5d2d2a8e0bc0;  alias, 1 drivers
v0x5d2d2a7297b0_0 .net "node1", 0 0, L_0x5d2d2a8e0d90;  1 drivers
v0x5d2d2a7298a0_0 .net "node2", 0 0, L_0x5d2d2a8e0e20;  1 drivers
v0x5d2d2a7299e0_0 .net "out", 0 0, L_0x5d2d2a8e1080;  alias, 1 drivers
S_0x5d2d2a7284c0 .scope module, "nand1" "nand_gate" 12 8, 7 7 0, S_0x5d2d2a728250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8e0d00 .functor AND 1, L_0x5d2d2a8e0640, L_0x5d2d2a8e1660, C4<1>, C4<1>;
L_0x5d2d2a8e0d90 .functor NOT 1, L_0x5d2d2a8e0d00, C4<0>, C4<0>, C4<0>;
v0x5d2d2a728730_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8e0d00;  1 drivers
v0x5d2d2a728830_0 .net "a", 0 0, L_0x5d2d2a8e0640;  alias, 1 drivers
v0x5d2d2a7288f0_0 .net "b", 0 0, L_0x5d2d2a8e1660;  alias, 1 drivers
v0x5d2d2a7289c0_0 .net "out", 0 0, L_0x5d2d2a8e0d90;  alias, 1 drivers
S_0x5d2d2a728b00 .scope module, "nor1" "nor_gate" 12 10, 7 13 0, S_0x5d2d2a728250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8e0f60 .functor OR 1, L_0x5d2d2a8e0e20, L_0x5d2d2a8e0bc0, C4<0>, C4<0>;
L_0x5d2d2a8e1080 .functor NOT 1, L_0x5d2d2a8e0f60, C4<0>, C4<0>, C4<0>;
v0x5d2d2a728d30_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8e0f60;  1 drivers
v0x5d2d2a728e30_0 .net "a", 0 0, L_0x5d2d2a8e0e20;  alias, 1 drivers
v0x5d2d2a728ef0_0 .net "b", 0 0, L_0x5d2d2a8e0bc0;  alias, 1 drivers
v0x5d2d2a728fc0_0 .net "out", 0 0, L_0x5d2d2a8e1080;  alias, 1 drivers
S_0x5d2d2a729100 .scope module, "not1" "not_gate" 12 9, 7 1 0, S_0x5d2d2a728250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8e0e20 .functor NOT 1, L_0x5d2d2a8e0d90, C4<0>, C4<0>, C4<0>;
v0x5d2d2a729350_0 .net "a", 0 0, L_0x5d2d2a8e0d90;  alias, 1 drivers
v0x5d2d2a729420_0 .net "out", 0 0, L_0x5d2d2a8e0e20;  alias, 1 drivers
S_0x5d2d2a729a80 .scope module, "nand1" "nand_gate" 14 18, 7 7 0, S_0x5d2d2a727fc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8e08d0 .functor AND 1, L_0x5d2d2a8e0640, L_0x5d2d2a8e1660, C4<1>, C4<1>;
L_0x5d2d2a8e09f0 .functor NOT 1, L_0x5d2d2a8e08d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a729cb0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8e08d0;  1 drivers
v0x5d2d2a729db0_0 .net "a", 0 0, L_0x5d2d2a8e0640;  alias, 1 drivers
v0x5d2d2a729ec0_0 .net "b", 0 0, L_0x5d2d2a8e1660;  alias, 1 drivers
v0x5d2d2a729fb0_0 .net "out", 0 0, L_0x5d2d2a8e09f0;  alias, 1 drivers
S_0x5d2d2a72a0b0 .scope module, "nor2" "nor_gate" 14 24, 7 13 0, S_0x5d2d2a727fc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8e11c0 .functor OR 1, L_0x5d2d2a8e1110, L_0x5d2d2a8e1080, C4<0>, C4<0>;
L_0x5d2d2a8e12e0 .functor NOT 1, L_0x5d2d2a8e11c0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a72a2e0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8e11c0;  1 drivers
v0x5d2d2a72a3c0_0 .net "a", 0 0, L_0x5d2d2a8e1110;  alias, 1 drivers
v0x5d2d2a72a480_0 .net "b", 0 0, L_0x5d2d2a8e1080;  alias, 1 drivers
v0x5d2d2a72a570_0 .net "out", 0 0, L_0x5d2d2a8e12e0;  alias, 1 drivers
S_0x5d2d2a72a690 .scope module, "nor3" "nor_gate" 14 25, 7 13 0, S_0x5d2d2a727fc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8e1370 .functor OR 1, L_0x5d2d2a8e17c0, L_0x5d2d2a8e1080, C4<0>, C4<0>;
L_0x5d2d2a8e1490 .functor NOT 1, L_0x5d2d2a8e1370, C4<0>, C4<0>, C4<0>;
v0x5d2d2a72a8c0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8e1370;  1 drivers
v0x5d2d2a72a9c0_0 .net "a", 0 0, L_0x5d2d2a8e17c0;  alias, 1 drivers
v0x5d2d2a72aa80_0 .net "b", 0 0, L_0x5d2d2a8e1080;  alias, 1 drivers
v0x5d2d2a72ab20_0 .net "out", 0 0, L_0x5d2d2a8e1490;  alias, 1 drivers
S_0x5d2d2a72ac40 .scope module, "not1" "not_gate" 14 19, 7 1 0, S_0x5d2d2a727fc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8e0a80 .functor NOT 1, L_0x5d2d2a8e09f0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a72aeb0_0 .net "a", 0 0, L_0x5d2d2a8e09f0;  alias, 1 drivers
v0x5d2d2a72af70_0 .net "out", 0 0, L_0x5d2d2a8e0a80;  alias, 1 drivers
S_0x5d2d2a72b070 .scope module, "not2" "not_gate" 14 21, 7 1 0, S_0x5d2d2a727fc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8e0bc0 .functor NOT 1, L_0x5d2d2a8e0820, C4<0>, C4<0>, C4<0>;
v0x5d2d2a72b290_0 .net "a", 0 0, L_0x5d2d2a8e0820;  alias, 1 drivers
v0x5d2d2a72b370_0 .net "out", 0 0, L_0x5d2d2a8e0bc0;  alias, 1 drivers
S_0x5d2d2a72b4c0 .scope module, "not3" "not_gate" 14 23, 7 1 0, S_0x5d2d2a727fc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8e1110 .functor NOT 1, L_0x5d2d2a8e17c0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a72b6e0_0 .net "a", 0 0, L_0x5d2d2a8e17c0;  alias, 1 drivers
v0x5d2d2a72b7a0_0 .net "out", 0 0, L_0x5d2d2a8e1110;  alias, 1 drivers
S_0x5d2d2a72b860 .scope module, "not4" "not_gate" 14 26, 7 1 0, S_0x5d2d2a727fc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8e1520 .functor NOT 1, L_0x5d2d2a8e1490, C4<0>, C4<0>, C4<0>;
v0x5d2d2a72ba80_0 .net "a", 0 0, L_0x5d2d2a8e1490;  alias, 1 drivers
v0x5d2d2a72bb70_0 .net "out", 0 0, L_0x5d2d2a8e1520;  alias, 1 drivers
S_0x5d2d2a72c6e0 .scope generate, "rcpa3Loop[3]" "rcpa3Loop[3]" 13 16, 13 16 0, S_0x5d2d2a3e8910;
 .timescale -9 -12;
P_0x5d2d2a72c8e0 .param/l "i" 0 13 16, +C4<011>;
S_0x5d2d2a72c9c0 .scope module, "rcpfa3_inst" "rcpfa3_block" 13 17, 14 1 0, S_0x5d2d2a72c6e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a750640_0 .net "X", 0 0, L_0x5d2d2a8dff20;  1 drivers
v0x5d2d2a750770_0 .net "a", 0 0, L_0x5d2d2a8e0500;  1 drivers
v0x5d2d2a750830_0 .net "b", 0 0, L_0x5d2d2a8e05a0;  1 drivers
v0x5d2d2a750900_0 .net "cIn", 0 0, L_0x5d2d2a8e06e0;  1 drivers
v0x5d2d2a7509d0_0 .net "cOut", 0 0, L_0x5d2d2a8e03c0;  1 drivers
v0x5d2d2a750a70_0 .net "fIn", 0 0, L_0x5d2d2a8e0780;  1 drivers
v0x5d2d2a750b60_0 .net "fOut", 0 0, L_0x5d2d2a8df920;  1 drivers
v0x5d2d2a750c00_0 .net "notCIn", 0 0, L_0x5d2d2a8dfa60;  1 drivers
v0x5d2d2a750ca0_0 .net "notCOut", 0 0, L_0x5d2d2a8e0330;  1 drivers
v0x5d2d2a750dd0_0 .net "notFIn", 0 0, L_0x5d2d2a8dffb0;  1 drivers
v0x5d2d2a750ec0_0 .net "notFOut", 0 0, L_0x5d2d2a8df890;  1 drivers
v0x5d2d2a750fb0_0 .net "s", 0 0, L_0x5d2d2a8e0180;  1 drivers
S_0x5d2d2a72cc50 .scope module, "AO1" "andOrBlock" 14 22, 12 1 0, S_0x5d2d2a72c9c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a72dee0_0 .net "a", 0 0, L_0x5d2d2a8e0500;  alias, 1 drivers
v0x5d2d2a72dfb0_0 .net "b", 0 0, L_0x5d2d2a8e05a0;  alias, 1 drivers
v0x5d2d2a72e080_0 .net "c", 0 0, L_0x5d2d2a8dfa60;  alias, 1 drivers
v0x5d2d2a72e180_0 .net "node1", 0 0, L_0x5d2d2a8dfc30;  1 drivers
v0x5d2d2a72e270_0 .net "node2", 0 0, L_0x5d2d2a8dfcc0;  1 drivers
v0x5d2d2a72e3b0_0 .net "out", 0 0, L_0x5d2d2a8dff20;  alias, 1 drivers
S_0x5d2d2a72cec0 .scope module, "nand1" "nand_gate" 12 8, 7 7 0, S_0x5d2d2a72cc50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8dfba0 .functor AND 1, L_0x5d2d2a8e0500, L_0x5d2d2a8e05a0, C4<1>, C4<1>;
L_0x5d2d2a8dfc30 .functor NOT 1, L_0x5d2d2a8dfba0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a72d130_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8dfba0;  1 drivers
v0x5d2d2a72d230_0 .net "a", 0 0, L_0x5d2d2a8e0500;  alias, 1 drivers
v0x5d2d2a72d2f0_0 .net "b", 0 0, L_0x5d2d2a8e05a0;  alias, 1 drivers
v0x5d2d2a72d390_0 .net "out", 0 0, L_0x5d2d2a8dfc30;  alias, 1 drivers
S_0x5d2d2a72d4d0 .scope module, "nor1" "nor_gate" 12 10, 7 13 0, S_0x5d2d2a72cc50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8dfe00 .functor OR 1, L_0x5d2d2a8dfcc0, L_0x5d2d2a8dfa60, C4<0>, C4<0>;
L_0x5d2d2a8dff20 .functor NOT 1, L_0x5d2d2a8dfe00, C4<0>, C4<0>, C4<0>;
v0x5d2d2a72d700_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8dfe00;  1 drivers
v0x5d2d2a72d800_0 .net "a", 0 0, L_0x5d2d2a8dfcc0;  alias, 1 drivers
v0x5d2d2a72d8c0_0 .net "b", 0 0, L_0x5d2d2a8dfa60;  alias, 1 drivers
v0x5d2d2a72d990_0 .net "out", 0 0, L_0x5d2d2a8dff20;  alias, 1 drivers
S_0x5d2d2a72dad0 .scope module, "not1" "not_gate" 12 9, 7 1 0, S_0x5d2d2a72cc50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8dfcc0 .functor NOT 1, L_0x5d2d2a8dfc30, C4<0>, C4<0>, C4<0>;
v0x5d2d2a72dd20_0 .net "a", 0 0, L_0x5d2d2a8dfc30;  alias, 1 drivers
v0x5d2d2a72ddf0_0 .net "out", 0 0, L_0x5d2d2a8dfcc0;  alias, 1 drivers
S_0x5d2d2a72e450 .scope module, "nand1" "nand_gate" 14 18, 7 7 0, S_0x5d2d2a72c9c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8de2f0 .functor AND 1, L_0x5d2d2a8e0500, L_0x5d2d2a8e05a0, C4<1>, C4<1>;
L_0x5d2d2a8df890 .functor NOT 1, L_0x5d2d2a8de2f0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a72e680_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8de2f0;  1 drivers
v0x5d2d2a72e780_0 .net "a", 0 0, L_0x5d2d2a8e0500;  alias, 1 drivers
v0x5d2d2a72e890_0 .net "b", 0 0, L_0x5d2d2a8e05a0;  alias, 1 drivers
v0x5d2d2a72e980_0 .net "out", 0 0, L_0x5d2d2a8df890;  alias, 1 drivers
S_0x5d2d2a74ea80 .scope module, "nor2" "nor_gate" 14 24, 7 13 0, S_0x5d2d2a72c9c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8e0060 .functor OR 1, L_0x5d2d2a8dffb0, L_0x5d2d2a8dff20, C4<0>, C4<0>;
L_0x5d2d2a8e0180 .functor NOT 1, L_0x5d2d2a8e0060, C4<0>, C4<0>, C4<0>;
v0x5d2d2a74ecb0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8e0060;  1 drivers
v0x5d2d2a74ed90_0 .net "a", 0 0, L_0x5d2d2a8dffb0;  alias, 1 drivers
v0x5d2d2a74ee50_0 .net "b", 0 0, L_0x5d2d2a8dff20;  alias, 1 drivers
v0x5d2d2a74ef40_0 .net "out", 0 0, L_0x5d2d2a8e0180;  alias, 1 drivers
S_0x5d2d2a74f060 .scope module, "nor3" "nor_gate" 14 25, 7 13 0, S_0x5d2d2a72c9c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8e0210 .functor OR 1, L_0x5d2d2a8e0780, L_0x5d2d2a8dff20, C4<0>, C4<0>;
L_0x5d2d2a8e0330 .functor NOT 1, L_0x5d2d2a8e0210, C4<0>, C4<0>, C4<0>;
v0x5d2d2a74f290_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8e0210;  1 drivers
v0x5d2d2a74f390_0 .net "a", 0 0, L_0x5d2d2a8e0780;  alias, 1 drivers
v0x5d2d2a74f450_0 .net "b", 0 0, L_0x5d2d2a8dff20;  alias, 1 drivers
v0x5d2d2a74f4f0_0 .net "out", 0 0, L_0x5d2d2a8e0330;  alias, 1 drivers
S_0x5d2d2a74f610 .scope module, "not1" "not_gate" 14 19, 7 1 0, S_0x5d2d2a72c9c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8df920 .functor NOT 1, L_0x5d2d2a8df890, C4<0>, C4<0>, C4<0>;
v0x5d2d2a74f880_0 .net "a", 0 0, L_0x5d2d2a8df890;  alias, 1 drivers
v0x5d2d2a74f940_0 .net "out", 0 0, L_0x5d2d2a8df920;  alias, 1 drivers
S_0x5d2d2a74fa40 .scope module, "not2" "not_gate" 14 21, 7 1 0, S_0x5d2d2a72c9c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8dfa60 .functor NOT 1, L_0x5d2d2a8e06e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a74fc60_0 .net "a", 0 0, L_0x5d2d2a8e06e0;  alias, 1 drivers
v0x5d2d2a74fd40_0 .net "out", 0 0, L_0x5d2d2a8dfa60;  alias, 1 drivers
S_0x5d2d2a74fe90 .scope module, "not3" "not_gate" 14 23, 7 1 0, S_0x5d2d2a72c9c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8dffb0 .functor NOT 1, L_0x5d2d2a8e0780, C4<0>, C4<0>, C4<0>;
v0x5d2d2a7500b0_0 .net "a", 0 0, L_0x5d2d2a8e0780;  alias, 1 drivers
v0x5d2d2a750170_0 .net "out", 0 0, L_0x5d2d2a8dffb0;  alias, 1 drivers
S_0x5d2d2a750230 .scope module, "not4" "not_gate" 14 26, 7 1 0, S_0x5d2d2a72c9c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8e03c0 .functor NOT 1, L_0x5d2d2a8e0330, C4<0>, C4<0>, C4<0>;
v0x5d2d2a750450_0 .net "a", 0 0, L_0x5d2d2a8e0330;  alias, 1 drivers
v0x5d2d2a750540_0 .net "out", 0 0, L_0x5d2d2a8e03c0;  alias, 1 drivers
S_0x5d2d2a7510b0 .scope generate, "rcpa3Loop[4]" "rcpa3Loop[4]" 13 16, 13 16 0, S_0x5d2d2a3e8910;
 .timescale -9 -12;
P_0x5d2d2a751300 .param/l "i" 0 13 16, +C4<0100>;
S_0x5d2d2a7513e0 .scope module, "rcpfa3_inst" "rcpfa3_block" 13 17, 14 1 0, S_0x5d2d2a7510b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a755030_0 .net "X", 0 0, L_0x5d2d2a8deba0;  1 drivers
v0x5d2d2a755160_0 .net "a", 0 0, L_0x5d2d2a8df180;  1 drivers
v0x5d2d2a755220_0 .net "b", 0 0, L_0x5d2d2a8df2b0;  1 drivers
v0x5d2d2a7552f0_0 .net "cIn", 0 0, L_0x5d2d2a8df460;  1 drivers
v0x5d2d2a7553c0_0 .net "cOut", 0 0, L_0x5d2d2a8df040;  1 drivers
v0x5d2d2a755460_0 .net "fIn", 0 0, L_0x5d2d2a8df590;  1 drivers
v0x5d2d2a755550_0 .net "fOut", 0 0, L_0x5d2d2a8de5a0;  1 drivers
v0x5d2d2a7555f0_0 .net "notCIn", 0 0, L_0x5d2d2a8de6e0;  1 drivers
v0x5d2d2a755690_0 .net "notCOut", 0 0, L_0x5d2d2a8defb0;  1 drivers
v0x5d2d2a7557c0_0 .net "notFIn", 0 0, L_0x5d2d2a8dec30;  1 drivers
v0x5d2d2a7558b0_0 .net "notFOut", 0 0, L_0x5d2d2a8de510;  1 drivers
v0x5d2d2a7559a0_0 .net "s", 0 0, L_0x5d2d2a8dee00;  1 drivers
S_0x5d2d2a751670 .scope module, "AO1" "andOrBlock" 14 22, 12 1 0, S_0x5d2d2a7513e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a7528d0_0 .net "a", 0 0, L_0x5d2d2a8df180;  alias, 1 drivers
v0x5d2d2a7529a0_0 .net "b", 0 0, L_0x5d2d2a8df2b0;  alias, 1 drivers
v0x5d2d2a752a70_0 .net "c", 0 0, L_0x5d2d2a8de6e0;  alias, 1 drivers
v0x5d2d2a752b70_0 .net "node1", 0 0, L_0x5d2d2a8de8b0;  1 drivers
v0x5d2d2a752c60_0 .net "node2", 0 0, L_0x5d2d2a8de940;  1 drivers
v0x5d2d2a752da0_0 .net "out", 0 0, L_0x5d2d2a8deba0;  alias, 1 drivers
S_0x5d2d2a7518e0 .scope module, "nand1" "nand_gate" 12 8, 7 7 0, S_0x5d2d2a751670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8de820 .functor AND 1, L_0x5d2d2a8df180, L_0x5d2d2a8df2b0, C4<1>, C4<1>;
L_0x5d2d2a8de8b0 .functor NOT 1, L_0x5d2d2a8de820, C4<0>, C4<0>, C4<0>;
v0x5d2d2a751b50_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8de820;  1 drivers
v0x5d2d2a751c50_0 .net "a", 0 0, L_0x5d2d2a8df180;  alias, 1 drivers
v0x5d2d2a751d10_0 .net "b", 0 0, L_0x5d2d2a8df2b0;  alias, 1 drivers
v0x5d2d2a751db0_0 .net "out", 0 0, L_0x5d2d2a8de8b0;  alias, 1 drivers
S_0x5d2d2a751ef0 .scope module, "nor1" "nor_gate" 12 10, 7 13 0, S_0x5d2d2a751670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8dea80 .functor OR 1, L_0x5d2d2a8de940, L_0x5d2d2a8de6e0, C4<0>, C4<0>;
L_0x5d2d2a8deba0 .functor NOT 1, L_0x5d2d2a8dea80, C4<0>, C4<0>, C4<0>;
v0x5d2d2a752120_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8dea80;  1 drivers
v0x5d2d2a752220_0 .net "a", 0 0, L_0x5d2d2a8de940;  alias, 1 drivers
v0x5d2d2a7522e0_0 .net "b", 0 0, L_0x5d2d2a8de6e0;  alias, 1 drivers
v0x5d2d2a752380_0 .net "out", 0 0, L_0x5d2d2a8deba0;  alias, 1 drivers
S_0x5d2d2a7524c0 .scope module, "not1" "not_gate" 12 9, 7 1 0, S_0x5d2d2a751670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8de940 .functor NOT 1, L_0x5d2d2a8de8b0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a752710_0 .net "a", 0 0, L_0x5d2d2a8de8b0;  alias, 1 drivers
v0x5d2d2a7527e0_0 .net "out", 0 0, L_0x5d2d2a8de940;  alias, 1 drivers
S_0x5d2d2a752e40 .scope module, "nand1" "nand_gate" 14 18, 7 7 0, S_0x5d2d2a7513e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8de360 .functor AND 1, L_0x5d2d2a8df180, L_0x5d2d2a8df2b0, C4<1>, C4<1>;
L_0x5d2d2a8de510 .functor NOT 1, L_0x5d2d2a8de360, C4<0>, C4<0>, C4<0>;
v0x5d2d2a753070_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8de360;  1 drivers
v0x5d2d2a753170_0 .net "a", 0 0, L_0x5d2d2a8df180;  alias, 1 drivers
v0x5d2d2a753280_0 .net "b", 0 0, L_0x5d2d2a8df2b0;  alias, 1 drivers
v0x5d2d2a753370_0 .net "out", 0 0, L_0x5d2d2a8de510;  alias, 1 drivers
S_0x5d2d2a753470 .scope module, "nor2" "nor_gate" 14 24, 7 13 0, S_0x5d2d2a7513e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8dece0 .functor OR 1, L_0x5d2d2a8dec30, L_0x5d2d2a8deba0, C4<0>, C4<0>;
L_0x5d2d2a8dee00 .functor NOT 1, L_0x5d2d2a8dece0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a7536a0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8dece0;  1 drivers
v0x5d2d2a753780_0 .net "a", 0 0, L_0x5d2d2a8dec30;  alias, 1 drivers
v0x5d2d2a753840_0 .net "b", 0 0, L_0x5d2d2a8deba0;  alias, 1 drivers
v0x5d2d2a753930_0 .net "out", 0 0, L_0x5d2d2a8dee00;  alias, 1 drivers
S_0x5d2d2a753a50 .scope module, "nor3" "nor_gate" 14 25, 7 13 0, S_0x5d2d2a7513e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8dee90 .functor OR 1, L_0x5d2d2a8df590, L_0x5d2d2a8deba0, C4<0>, C4<0>;
L_0x5d2d2a8defb0 .functor NOT 1, L_0x5d2d2a8dee90, C4<0>, C4<0>, C4<0>;
v0x5d2d2a753c80_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8dee90;  1 drivers
v0x5d2d2a753d80_0 .net "a", 0 0, L_0x5d2d2a8df590;  alias, 1 drivers
v0x5d2d2a753e40_0 .net "b", 0 0, L_0x5d2d2a8deba0;  alias, 1 drivers
v0x5d2d2a753ee0_0 .net "out", 0 0, L_0x5d2d2a8defb0;  alias, 1 drivers
S_0x5d2d2a754000 .scope module, "not1" "not_gate" 14 19, 7 1 0, S_0x5d2d2a7513e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8de5a0 .functor NOT 1, L_0x5d2d2a8de510, C4<0>, C4<0>, C4<0>;
v0x5d2d2a754270_0 .net "a", 0 0, L_0x5d2d2a8de510;  alias, 1 drivers
v0x5d2d2a754330_0 .net "out", 0 0, L_0x5d2d2a8de5a0;  alias, 1 drivers
S_0x5d2d2a754430 .scope module, "not2" "not_gate" 14 21, 7 1 0, S_0x5d2d2a7513e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8de6e0 .functor NOT 1, L_0x5d2d2a8df460, C4<0>, C4<0>, C4<0>;
v0x5d2d2a754650_0 .net "a", 0 0, L_0x5d2d2a8df460;  alias, 1 drivers
v0x5d2d2a754730_0 .net "out", 0 0, L_0x5d2d2a8de6e0;  alias, 1 drivers
S_0x5d2d2a754880 .scope module, "not3" "not_gate" 14 23, 7 1 0, S_0x5d2d2a7513e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8dec30 .functor NOT 1, L_0x5d2d2a8df590, C4<0>, C4<0>, C4<0>;
v0x5d2d2a754aa0_0 .net "a", 0 0, L_0x5d2d2a8df590;  alias, 1 drivers
v0x5d2d2a754b60_0 .net "out", 0 0, L_0x5d2d2a8dec30;  alias, 1 drivers
S_0x5d2d2a754c20 .scope module, "not4" "not_gate" 14 26, 7 1 0, S_0x5d2d2a7513e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8df040 .functor NOT 1, L_0x5d2d2a8defb0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a754e40_0 .net "a", 0 0, L_0x5d2d2a8defb0;  alias, 1 drivers
v0x5d2d2a754f30_0 .net "out", 0 0, L_0x5d2d2a8df040;  alias, 1 drivers
S_0x5d2d2a755aa0 .scope generate, "rcpa3Loop[5]" "rcpa3Loop[5]" 13 16, 13 16 0, S_0x5d2d2a3e8910;
 .timescale -9 -12;
P_0x5d2d2a755ca0 .param/l "i" 0 13 16, +C4<0101>;
S_0x5d2d2a755d80 .scope module, "rcpfa3_inst" "rcpfa3_block" 13 17, 14 1 0, S_0x5d2d2a755aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a759a00_0 .net "X", 0 0, L_0x5d2d2a8dda30;  1 drivers
v0x5d2d2a759b30_0 .net "a", 0 0, L_0x5d2d2a8de010;  1 drivers
v0x5d2d2a759bf0_0 .net "b", 0 0, L_0x5d2d2a8de0b0;  1 drivers
v0x5d2d2a759cc0_0 .net "cIn", 0 0, L_0x5d2d2a8de1b0;  1 drivers
v0x5d2d2a759d90_0 .net "cOut", 0 0, L_0x5d2d2a8dded0;  1 drivers
v0x5d2d2a759e30_0 .net "fIn", 0 0, L_0x5d2d2a8de250;  1 drivers
v0x5d2d2a759f20_0 .net "fOut", 0 0, L_0x5d2d2a8dd4f0;  1 drivers
v0x5d2d2a759fc0_0 .net "notCIn", 0 0, L_0x5d2d2a8dd5f0;  1 drivers
v0x5d2d2a75a060_0 .net "notCOut", 0 0, L_0x5d2d2a8dde40;  1 drivers
v0x5d2d2a75a190_0 .net "notFIn", 0 0, L_0x5d2d2a8ddac0;  1 drivers
v0x5d2d2a75a280_0 .net "notFOut", 0 0, L_0x5d2d2a8dd480;  1 drivers
v0x5d2d2a75a370_0 .net "s", 0 0, L_0x5d2d2a8ddc90;  1 drivers
S_0x5d2d2a756010 .scope module, "AO1" "andOrBlock" 14 22, 12 1 0, S_0x5d2d2a755d80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a7572a0_0 .net "a", 0 0, L_0x5d2d2a8de010;  alias, 1 drivers
v0x5d2d2a757370_0 .net "b", 0 0, L_0x5d2d2a8de0b0;  alias, 1 drivers
v0x5d2d2a757440_0 .net "c", 0 0, L_0x5d2d2a8dd5f0;  alias, 1 drivers
v0x5d2d2a757540_0 .net "node1", 0 0, L_0x5d2d2a8dd760;  1 drivers
v0x5d2d2a757630_0 .net "node2", 0 0, L_0x5d2d2a8dd7d0;  1 drivers
v0x5d2d2a757770_0 .net "out", 0 0, L_0x5d2d2a8dda30;  alias, 1 drivers
S_0x5d2d2a756280 .scope module, "nand1" "nand_gate" 12 8, 7 7 0, S_0x5d2d2a756010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8dd6f0 .functor AND 1, L_0x5d2d2a8de010, L_0x5d2d2a8de0b0, C4<1>, C4<1>;
L_0x5d2d2a8dd760 .functor NOT 1, L_0x5d2d2a8dd6f0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a7564f0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8dd6f0;  1 drivers
v0x5d2d2a7565f0_0 .net "a", 0 0, L_0x5d2d2a8de010;  alias, 1 drivers
v0x5d2d2a7566b0_0 .net "b", 0 0, L_0x5d2d2a8de0b0;  alias, 1 drivers
v0x5d2d2a756750_0 .net "out", 0 0, L_0x5d2d2a8dd760;  alias, 1 drivers
S_0x5d2d2a756890 .scope module, "nor1" "nor_gate" 12 10, 7 13 0, S_0x5d2d2a756010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8dd910 .functor OR 1, L_0x5d2d2a8dd7d0, L_0x5d2d2a8dd5f0, C4<0>, C4<0>;
L_0x5d2d2a8dda30 .functor NOT 1, L_0x5d2d2a8dd910, C4<0>, C4<0>, C4<0>;
v0x5d2d2a756ac0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8dd910;  1 drivers
v0x5d2d2a756bc0_0 .net "a", 0 0, L_0x5d2d2a8dd7d0;  alias, 1 drivers
v0x5d2d2a756c80_0 .net "b", 0 0, L_0x5d2d2a8dd5f0;  alias, 1 drivers
v0x5d2d2a756d50_0 .net "out", 0 0, L_0x5d2d2a8dda30;  alias, 1 drivers
S_0x5d2d2a756e90 .scope module, "not1" "not_gate" 12 9, 7 1 0, S_0x5d2d2a756010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8dd7d0 .functor NOT 1, L_0x5d2d2a8dd760, C4<0>, C4<0>, C4<0>;
v0x5d2d2a7570e0_0 .net "a", 0 0, L_0x5d2d2a8dd760;  alias, 1 drivers
v0x5d2d2a7571b0_0 .net "out", 0 0, L_0x5d2d2a8dd7d0;  alias, 1 drivers
S_0x5d2d2a757810 .scope module, "nand1" "nand_gate" 14 18, 7 7 0, S_0x5d2d2a755d80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8dd2f0 .functor AND 1, L_0x5d2d2a8de010, L_0x5d2d2a8de0b0, C4<1>, C4<1>;
L_0x5d2d2a8dd480 .functor NOT 1, L_0x5d2d2a8dd2f0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a757a40_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8dd2f0;  1 drivers
v0x5d2d2a757b40_0 .net "a", 0 0, L_0x5d2d2a8de010;  alias, 1 drivers
v0x5d2d2a757c50_0 .net "b", 0 0, L_0x5d2d2a8de0b0;  alias, 1 drivers
v0x5d2d2a757d40_0 .net "out", 0 0, L_0x5d2d2a8dd480;  alias, 1 drivers
S_0x5d2d2a757e40 .scope module, "nor2" "nor_gate" 14 24, 7 13 0, S_0x5d2d2a755d80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8ddb70 .functor OR 1, L_0x5d2d2a8ddac0, L_0x5d2d2a8dda30, C4<0>, C4<0>;
L_0x5d2d2a8ddc90 .functor NOT 1, L_0x5d2d2a8ddb70, C4<0>, C4<0>, C4<0>;
v0x5d2d2a758070_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8ddb70;  1 drivers
v0x5d2d2a758150_0 .net "a", 0 0, L_0x5d2d2a8ddac0;  alias, 1 drivers
v0x5d2d2a758210_0 .net "b", 0 0, L_0x5d2d2a8dda30;  alias, 1 drivers
v0x5d2d2a758300_0 .net "out", 0 0, L_0x5d2d2a8ddc90;  alias, 1 drivers
S_0x5d2d2a758420 .scope module, "nor3" "nor_gate" 14 25, 7 13 0, S_0x5d2d2a755d80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8ddd20 .functor OR 1, L_0x5d2d2a8de250, L_0x5d2d2a8dda30, C4<0>, C4<0>;
L_0x5d2d2a8dde40 .functor NOT 1, L_0x5d2d2a8ddd20, C4<0>, C4<0>, C4<0>;
v0x5d2d2a758650_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8ddd20;  1 drivers
v0x5d2d2a758750_0 .net "a", 0 0, L_0x5d2d2a8de250;  alias, 1 drivers
v0x5d2d2a758810_0 .net "b", 0 0, L_0x5d2d2a8dda30;  alias, 1 drivers
v0x5d2d2a7588b0_0 .net "out", 0 0, L_0x5d2d2a8dde40;  alias, 1 drivers
S_0x5d2d2a7589d0 .scope module, "not1" "not_gate" 14 19, 7 1 0, S_0x5d2d2a755d80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8dd4f0 .functor NOT 1, L_0x5d2d2a8dd480, C4<0>, C4<0>, C4<0>;
v0x5d2d2a758c40_0 .net "a", 0 0, L_0x5d2d2a8dd480;  alias, 1 drivers
v0x5d2d2a758d00_0 .net "out", 0 0, L_0x5d2d2a8dd4f0;  alias, 1 drivers
S_0x5d2d2a758e00 .scope module, "not2" "not_gate" 14 21, 7 1 0, S_0x5d2d2a755d80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8dd5f0 .functor NOT 1, L_0x5d2d2a8de1b0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a759020_0 .net "a", 0 0, L_0x5d2d2a8de1b0;  alias, 1 drivers
v0x5d2d2a759100_0 .net "out", 0 0, L_0x5d2d2a8dd5f0;  alias, 1 drivers
S_0x5d2d2a759250 .scope module, "not3" "not_gate" 14 23, 7 1 0, S_0x5d2d2a755d80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8ddac0 .functor NOT 1, L_0x5d2d2a8de250, C4<0>, C4<0>, C4<0>;
v0x5d2d2a759470_0 .net "a", 0 0, L_0x5d2d2a8de250;  alias, 1 drivers
v0x5d2d2a759530_0 .net "out", 0 0, L_0x5d2d2a8ddac0;  alias, 1 drivers
S_0x5d2d2a7595f0 .scope module, "not4" "not_gate" 14 26, 7 1 0, S_0x5d2d2a755d80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8dded0 .functor NOT 1, L_0x5d2d2a8dde40, C4<0>, C4<0>, C4<0>;
v0x5d2d2a759810_0 .net "a", 0 0, L_0x5d2d2a8dde40;  alias, 1 drivers
v0x5d2d2a759900_0 .net "out", 0 0, L_0x5d2d2a8dded0;  alias, 1 drivers
S_0x5d2d2a75a470 .scope generate, "rcpa3Loop[6]" "rcpa3Loop[6]" 13 16, 13 16 0, S_0x5d2d2a3e8910;
 .timescale -9 -12;
P_0x5d2d2a75a670 .param/l "i" 0 13 16, +C4<0110>;
S_0x5d2d2a75a750 .scope module, "rcpfa3_inst" "rcpfa3_block" 13 17, 14 1 0, S_0x5d2d2a75a470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a75e3d0_0 .net "X", 0 0, L_0x5d2d2a8dcbb0;  1 drivers
v0x5d2d2a75e500_0 .net "a", 0 0, L_0x5d2d2a8dd070;  1 drivers
v0x5d2d2a75e5c0_0 .net "b", 0 0, L_0x5d2d2a8dd110;  1 drivers
v0x5d2d2a75e690_0 .net "cIn", 0 0, L_0x5d2d2a8dd1b0;  1 drivers
v0x5d2d2a75e760_0 .net "cOut", 0 0, L_0x5d2d2a8dcf70;  1 drivers
v0x5d2d2a75e800_0 .net "fIn", 0 0, L_0x5d2d2a8dd250;  1 drivers
v0x5d2d2a75e8f0_0 .net "fOut", 0 0, L_0x5d2d2a8dc6d0;  1 drivers
v0x5d2d2a75e990_0 .net "notCIn", 0 0, L_0x5d2d2a8dc7d0;  1 drivers
v0x5d2d2a75ea30_0 .net "notCOut", 0 0, L_0x5d2d2a8dcf00;  1 drivers
v0x5d2d2a75eb60_0 .net "notFIn", 0 0, L_0x5d2d2a8dcc20;  1 drivers
v0x5d2d2a75ec50_0 .net "notFOut", 0 0, L_0x5d2d2a8dc660;  1 drivers
v0x5d2d2a75ed40_0 .net "s", 0 0, L_0x5d2d2a8dcd90;  1 drivers
S_0x5d2d2a75a9e0 .scope module, "AO1" "andOrBlock" 14 22, 12 1 0, S_0x5d2d2a75a750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a75bc70_0 .net "a", 0 0, L_0x5d2d2a8dd070;  alias, 1 drivers
v0x5d2d2a75bd40_0 .net "b", 0 0, L_0x5d2d2a8dd110;  alias, 1 drivers
v0x5d2d2a75be10_0 .net "c", 0 0, L_0x5d2d2a8dc7d0;  alias, 1 drivers
v0x5d2d2a75bf10_0 .net "node1", 0 0, L_0x5d2d2a8dc940;  1 drivers
v0x5d2d2a75c000_0 .net "node2", 0 0, L_0x5d2d2a8dc9b0;  1 drivers
v0x5d2d2a75c140_0 .net "out", 0 0, L_0x5d2d2a8dcbb0;  alias, 1 drivers
S_0x5d2d2a75ac50 .scope module, "nand1" "nand_gate" 12 8, 7 7 0, S_0x5d2d2a75a9e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8dc8d0 .functor AND 1, L_0x5d2d2a8dd070, L_0x5d2d2a8dd110, C4<1>, C4<1>;
L_0x5d2d2a8dc940 .functor NOT 1, L_0x5d2d2a8dc8d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a75aec0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8dc8d0;  1 drivers
v0x5d2d2a75afc0_0 .net "a", 0 0, L_0x5d2d2a8dd070;  alias, 1 drivers
v0x5d2d2a75b080_0 .net "b", 0 0, L_0x5d2d2a8dd110;  alias, 1 drivers
v0x5d2d2a75b120_0 .net "out", 0 0, L_0x5d2d2a8dc940;  alias, 1 drivers
S_0x5d2d2a75b260 .scope module, "nor1" "nor_gate" 12 10, 7 13 0, S_0x5d2d2a75a9e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8dcab0 .functor OR 1, L_0x5d2d2a8dc9b0, L_0x5d2d2a8dc7d0, C4<0>, C4<0>;
L_0x5d2d2a8dcbb0 .functor NOT 1, L_0x5d2d2a8dcab0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a75b490_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8dcab0;  1 drivers
v0x5d2d2a75b590_0 .net "a", 0 0, L_0x5d2d2a8dc9b0;  alias, 1 drivers
v0x5d2d2a75b650_0 .net "b", 0 0, L_0x5d2d2a8dc7d0;  alias, 1 drivers
v0x5d2d2a75b720_0 .net "out", 0 0, L_0x5d2d2a8dcbb0;  alias, 1 drivers
S_0x5d2d2a75b860 .scope module, "not1" "not_gate" 12 9, 7 1 0, S_0x5d2d2a75a9e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8dc9b0 .functor NOT 1, L_0x5d2d2a8dc940, C4<0>, C4<0>, C4<0>;
v0x5d2d2a75bab0_0 .net "a", 0 0, L_0x5d2d2a8dc940;  alias, 1 drivers
v0x5d2d2a75bb80_0 .net "out", 0 0, L_0x5d2d2a8dc9b0;  alias, 1 drivers
S_0x5d2d2a75c1e0 .scope module, "nand1" "nand_gate" 14 18, 7 7 0, S_0x5d2d2a75a750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8dc4d0 .functor AND 1, L_0x5d2d2a8dd070, L_0x5d2d2a8dd110, C4<1>, C4<1>;
L_0x5d2d2a8dc660 .functor NOT 1, L_0x5d2d2a8dc4d0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a75c410_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8dc4d0;  1 drivers
v0x5d2d2a75c510_0 .net "a", 0 0, L_0x5d2d2a8dd070;  alias, 1 drivers
v0x5d2d2a75c620_0 .net "b", 0 0, L_0x5d2d2a8dd110;  alias, 1 drivers
v0x5d2d2a75c710_0 .net "out", 0 0, L_0x5d2d2a8dc660;  alias, 1 drivers
S_0x5d2d2a75c810 .scope module, "nor2" "nor_gate" 14 24, 7 13 0, S_0x5d2d2a75a750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8dcc90 .functor OR 1, L_0x5d2d2a8dcc20, L_0x5d2d2a8dcbb0, C4<0>, C4<0>;
L_0x5d2d2a8dcd90 .functor NOT 1, L_0x5d2d2a8dcc90, C4<0>, C4<0>, C4<0>;
v0x5d2d2a75ca40_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8dcc90;  1 drivers
v0x5d2d2a75cb20_0 .net "a", 0 0, L_0x5d2d2a8dcc20;  alias, 1 drivers
v0x5d2d2a75cbe0_0 .net "b", 0 0, L_0x5d2d2a8dcbb0;  alias, 1 drivers
v0x5d2d2a75ccd0_0 .net "out", 0 0, L_0x5d2d2a8dcd90;  alias, 1 drivers
S_0x5d2d2a75cdf0 .scope module, "nor3" "nor_gate" 14 25, 7 13 0, S_0x5d2d2a75a750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8dce00 .functor OR 1, L_0x5d2d2a8dd250, L_0x5d2d2a8dcbb0, C4<0>, C4<0>;
L_0x5d2d2a8dcf00 .functor NOT 1, L_0x5d2d2a8dce00, C4<0>, C4<0>, C4<0>;
v0x5d2d2a75d020_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8dce00;  1 drivers
v0x5d2d2a75d120_0 .net "a", 0 0, L_0x5d2d2a8dd250;  alias, 1 drivers
v0x5d2d2a75d1e0_0 .net "b", 0 0, L_0x5d2d2a8dcbb0;  alias, 1 drivers
v0x5d2d2a75d280_0 .net "out", 0 0, L_0x5d2d2a8dcf00;  alias, 1 drivers
S_0x5d2d2a75d3a0 .scope module, "not1" "not_gate" 14 19, 7 1 0, S_0x5d2d2a75a750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8dc6d0 .functor NOT 1, L_0x5d2d2a8dc660, C4<0>, C4<0>, C4<0>;
v0x5d2d2a75d610_0 .net "a", 0 0, L_0x5d2d2a8dc660;  alias, 1 drivers
v0x5d2d2a75d6d0_0 .net "out", 0 0, L_0x5d2d2a8dc6d0;  alias, 1 drivers
S_0x5d2d2a75d7d0 .scope module, "not2" "not_gate" 14 21, 7 1 0, S_0x5d2d2a75a750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8dc7d0 .functor NOT 1, L_0x5d2d2a8dd1b0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a75d9f0_0 .net "a", 0 0, L_0x5d2d2a8dd1b0;  alias, 1 drivers
v0x5d2d2a75dad0_0 .net "out", 0 0, L_0x5d2d2a8dc7d0;  alias, 1 drivers
S_0x5d2d2a75dc20 .scope module, "not3" "not_gate" 14 23, 7 1 0, S_0x5d2d2a75a750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8dcc20 .functor NOT 1, L_0x5d2d2a8dd250, C4<0>, C4<0>, C4<0>;
v0x5d2d2a75de40_0 .net "a", 0 0, L_0x5d2d2a8dd250;  alias, 1 drivers
v0x5d2d2a75df00_0 .net "out", 0 0, L_0x5d2d2a8dcc20;  alias, 1 drivers
S_0x5d2d2a75dfc0 .scope module, "not4" "not_gate" 14 26, 7 1 0, S_0x5d2d2a75a750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8dcf70 .functor NOT 1, L_0x5d2d2a8dcf00, C4<0>, C4<0>, C4<0>;
v0x5d2d2a75e1e0_0 .net "a", 0 0, L_0x5d2d2a8dcf00;  alias, 1 drivers
v0x5d2d2a75e2d0_0 .net "out", 0 0, L_0x5d2d2a8dcf70;  alias, 1 drivers
S_0x5d2d2a75ee40 .scope generate, "rcpa3Loop[7]" "rcpa3Loop[7]" 13 16, 13 16 0, S_0x5d2d2a3e8910;
 .timescale -9 -12;
P_0x5d2d2a75f040 .param/l "i" 0 13 16, +C4<0111>;
S_0x5d2d2a75f120 .scope module, "rcpfa3_inst" "rcpfa3_block" 13 17, 14 1 0, S_0x5d2d2a75ee40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cIn";
    .port_info 3 /INPUT 1 "fIn";
    .port_info 4 /OUTPUT 1 "fOut";
    .port_info 5 /OUTPUT 1 "s";
    .port_info 6 /OUTPUT 1 "cOut";
v0x5d2d2a762da0_0 .net "X", 0 0, L_0x5d2d2a8dbd90;  1 drivers
v0x5d2d2a762ed0_0 .net "a", 0 0, L_0x5d2d2a8dc250;  1 drivers
v0x5d2d2a762f90_0 .net "b", 0 0, L_0x5d2d2a8dc2f0;  1 drivers
v0x5d2d2a763060_0 .net "cIn", 0 0, L_0x5d2d2a8dc390;  1 drivers
v0x5d2d2a763130_0 .net "cOut", 0 0, L_0x5d2d2a8dc150;  1 drivers
v0x5d2d2a7631d0_0 .net "fIn", 0 0, L_0x5d2d2a8dc430;  1 drivers
v0x5d2d2a7632c0_0 .net "fOut", 0 0, L_0x5d2d2a8db8b0;  1 drivers
v0x5d2d2a763360_0 .net "notCIn", 0 0, L_0x5d2d2a8db9b0;  1 drivers
v0x5d2d2a763400_0 .net "notCOut", 0 0, L_0x5d2d2a8dc0e0;  1 drivers
v0x5d2d2a763530_0 .net "notFIn", 0 0, L_0x5d2d2a8dbe00;  1 drivers
v0x5d2d2a763620_0 .net "notFOut", 0 0, L_0x5d2d2a8db4a0;  1 drivers
v0x5d2d2a763710_0 .net "s", 0 0, L_0x5d2d2a8dbf70;  1 drivers
S_0x5d2d2a75f3b0 .scope module, "AO1" "andOrBlock" 14 22, 12 1 0, S_0x5d2d2a75f120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
v0x5d2d2a760640_0 .net "a", 0 0, L_0x5d2d2a8dc250;  alias, 1 drivers
v0x5d2d2a760710_0 .net "b", 0 0, L_0x5d2d2a8dc2f0;  alias, 1 drivers
v0x5d2d2a7607e0_0 .net "c", 0 0, L_0x5d2d2a8db9b0;  alias, 1 drivers
v0x5d2d2a7608e0_0 .net "node1", 0 0, L_0x5d2d2a8dbb20;  1 drivers
v0x5d2d2a7609d0_0 .net "node2", 0 0, L_0x5d2d2a8dbb90;  1 drivers
v0x5d2d2a760b10_0 .net "out", 0 0, L_0x5d2d2a8dbd90;  alias, 1 drivers
S_0x5d2d2a75f620 .scope module, "nand1" "nand_gate" 12 8, 7 7 0, S_0x5d2d2a75f3b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8dbab0 .functor AND 1, L_0x5d2d2a8dc250, L_0x5d2d2a8dc2f0, C4<1>, C4<1>;
L_0x5d2d2a8dbb20 .functor NOT 1, L_0x5d2d2a8dbab0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a75f890_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8dbab0;  1 drivers
v0x5d2d2a75f990_0 .net "a", 0 0, L_0x5d2d2a8dc250;  alias, 1 drivers
v0x5d2d2a75fa50_0 .net "b", 0 0, L_0x5d2d2a8dc2f0;  alias, 1 drivers
v0x5d2d2a75faf0_0 .net "out", 0 0, L_0x5d2d2a8dbb20;  alias, 1 drivers
S_0x5d2d2a75fc30 .scope module, "nor1" "nor_gate" 12 10, 7 13 0, S_0x5d2d2a75f3b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8dbc90 .functor OR 1, L_0x5d2d2a8dbb90, L_0x5d2d2a8db9b0, C4<0>, C4<0>;
L_0x5d2d2a8dbd90 .functor NOT 1, L_0x5d2d2a8dbc90, C4<0>, C4<0>, C4<0>;
v0x5d2d2a75fe60_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8dbc90;  1 drivers
v0x5d2d2a75ff60_0 .net "a", 0 0, L_0x5d2d2a8dbb90;  alias, 1 drivers
v0x5d2d2a760020_0 .net "b", 0 0, L_0x5d2d2a8db9b0;  alias, 1 drivers
v0x5d2d2a7600f0_0 .net "out", 0 0, L_0x5d2d2a8dbd90;  alias, 1 drivers
S_0x5d2d2a760230 .scope module, "not1" "not_gate" 12 9, 7 1 0, S_0x5d2d2a75f3b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8dbb90 .functor NOT 1, L_0x5d2d2a8dbb20, C4<0>, C4<0>, C4<0>;
v0x5d2d2a760480_0 .net "a", 0 0, L_0x5d2d2a8dbb20;  alias, 1 drivers
v0x5d2d2a760550_0 .net "out", 0 0, L_0x5d2d2a8dbb90;  alias, 1 drivers
S_0x5d2d2a760bb0 .scope module, "nand1" "nand_gate" 14 18, 7 7 0, S_0x5d2d2a75f120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a89d1b0 .functor AND 1, L_0x5d2d2a8dc250, L_0x5d2d2a8dc2f0, C4<1>, C4<1>;
L_0x5d2d2a8db4a0 .functor NOT 1, L_0x5d2d2a89d1b0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a760de0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a89d1b0;  1 drivers
v0x5d2d2a760ee0_0 .net "a", 0 0, L_0x5d2d2a8dc250;  alias, 1 drivers
v0x5d2d2a760ff0_0 .net "b", 0 0, L_0x5d2d2a8dc2f0;  alias, 1 drivers
v0x5d2d2a7610e0_0 .net "out", 0 0, L_0x5d2d2a8db4a0;  alias, 1 drivers
S_0x5d2d2a7611e0 .scope module, "nor2" "nor_gate" 14 24, 7 13 0, S_0x5d2d2a75f120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8dbe70 .functor OR 1, L_0x5d2d2a8dbe00, L_0x5d2d2a8dbd90, C4<0>, C4<0>;
L_0x5d2d2a8dbf70 .functor NOT 1, L_0x5d2d2a8dbe70, C4<0>, C4<0>, C4<0>;
v0x5d2d2a761410_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8dbe70;  1 drivers
v0x5d2d2a7614f0_0 .net "a", 0 0, L_0x5d2d2a8dbe00;  alias, 1 drivers
v0x5d2d2a7615b0_0 .net "b", 0 0, L_0x5d2d2a8dbd90;  alias, 1 drivers
v0x5d2d2a7616a0_0 .net "out", 0 0, L_0x5d2d2a8dbf70;  alias, 1 drivers
S_0x5d2d2a7617c0 .scope module, "nor3" "nor_gate" 14 25, 7 13 0, S_0x5d2d2a75f120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5d2d2a8dbfe0 .functor OR 1, L_0x5d2d2a8dc430, L_0x5d2d2a8dbd90, C4<0>, C4<0>;
L_0x5d2d2a8dc0e0 .functor NOT 1, L_0x5d2d2a8dbfe0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a7619f0_0 .net *"_ivl_0", 0 0, L_0x5d2d2a8dbfe0;  1 drivers
v0x5d2d2a761af0_0 .net "a", 0 0, L_0x5d2d2a8dc430;  alias, 1 drivers
v0x5d2d2a761bb0_0 .net "b", 0 0, L_0x5d2d2a8dbd90;  alias, 1 drivers
v0x5d2d2a761c50_0 .net "out", 0 0, L_0x5d2d2a8dc0e0;  alias, 1 drivers
S_0x5d2d2a761d70 .scope module, "not1" "not_gate" 14 19, 7 1 0, S_0x5d2d2a75f120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8db8b0 .functor NOT 1, L_0x5d2d2a8db4a0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a761fe0_0 .net "a", 0 0, L_0x5d2d2a8db4a0;  alias, 1 drivers
v0x5d2d2a7620a0_0 .net "out", 0 0, L_0x5d2d2a8db8b0;  alias, 1 drivers
S_0x5d2d2a7621a0 .scope module, "not2" "not_gate" 14 21, 7 1 0, S_0x5d2d2a75f120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8db9b0 .functor NOT 1, L_0x5d2d2a8dc390, C4<0>, C4<0>, C4<0>;
v0x5d2d2a7623c0_0 .net "a", 0 0, L_0x5d2d2a8dc390;  alias, 1 drivers
v0x5d2d2a7624a0_0 .net "out", 0 0, L_0x5d2d2a8db9b0;  alias, 1 drivers
S_0x5d2d2a7625f0 .scope module, "not3" "not_gate" 14 23, 7 1 0, S_0x5d2d2a75f120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8dbe00 .functor NOT 1, L_0x5d2d2a8dc430, C4<0>, C4<0>, C4<0>;
v0x5d2d2a762810_0 .net "a", 0 0, L_0x5d2d2a8dc430;  alias, 1 drivers
v0x5d2d2a7628d0_0 .net "out", 0 0, L_0x5d2d2a8dbe00;  alias, 1 drivers
S_0x5d2d2a762990 .scope module, "not4" "not_gate" 14 26, 7 1 0, S_0x5d2d2a75f120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
L_0x5d2d2a8dc150 .functor NOT 1, L_0x5d2d2a8dc0e0, C4<0>, C4<0>, C4<0>;
v0x5d2d2a762bb0_0 .net "a", 0 0, L_0x5d2d2a8dc0e0;  alias, 1 drivers
v0x5d2d2a762ca0_0 .net "out", 0 0, L_0x5d2d2a8dc150;  alias, 1 drivers
    .scope S_0x5d2d2a3c7af0;
T_0 ;
    %pushi/real 1519086982, 4064; load=0.353690
    %pushi/real 3868155, 4042; load=0.353690
    %add/wr;
    %store/real v0x5d2d2a6de270_0;
    %pushi/real 2106251961, 4064; load=0.490400
    %pushi/real 4019821, 4042; load=0.490400
    %add/wr;
    %store/real v0x5d2d2a6de330_0;
    %pushi/real 1984188991, 4064; load=0.461980
    %pushi/real 1703223, 4042; load=0.461980
    %add/wr;
    %store/real v0x5d2d2a6de3f0_0;
    %pushi/real 1785933301, 4064; load=0.415820
    %pushi/real 95295, 4042; load=0.415820
    %add/wr;
    %store/real v0x5d2d2a6de4b0_0;
    %pushi/real 1519086982, 4064; load=0.353690
    %pushi/real 3868155, 4042; load=0.353690
    %add/wr;
    %store/real v0x5d2d2a6de570_0;
    %pushi/real 1193957958, 4064; load=0.277990
    %pushi/real 2579665, 4042; load=0.277990
    %add/wr;
    %store/real v0x5d2d2a6de630_0;
    %pushi/real 1646003266, 4063; load=0.191620
    %pushi/real 2177012, 4041; load=0.191620
    %add/wr;
    %store/real v0x5d2d2a6de6f0_0;
    %pushi/real 1681737394, 4062; load=0.0978900
    %pushi/real 1768990, 4040; load=0.0978900
    %add/wr;
    %store/real v0x5d2d2a6de7b0_0;
    %end;
    .thread T_0;
    .scope S_0x5d2d2a3c7af0;
T_1 ;
    %wait E_0x5d2d29395160;
    %load/vec4 v0x5d2d2a6df260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5d2d2a6de190_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x5d2d2a6df580, 4, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5d2d2a6df4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x5d2d2a6defe0_0;
    %load/vec4 v0x5d2d2a6de190_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x5d2d2a6df580, 4, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "src/dct1d.v";
    "src/HybridAdder.v";
    "src/nBitRcpa2.v";
    "src/rcpfa2.v";
    "src/orAnd.v";
    "src/gates.v";
    "src/nbitrca.v";
    "src/FA.v";
    "src/nBitRcpa1.v";
    "src/rcpfa1.v";
    "src/andOr.v";
    "src/nBitRcpa3.v";
    "src/rcpfa3.v";
