# Wed Jan 20 14:13:28 2021


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-2I5LM3P

Implementation : impl1
Synopsys Lattice Technology Mapper, Version map202003lat, Build 172R, Built Nov  2 2020 09:31:45, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 129MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 129MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 167MB peak: 167MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 171MB peak: 171MB)

@N: MO231 :"d:\semestre 2-2020\dsd\practicas\proyecto final aldair jrene\clk_div_pacman.vhd":23:4:23:5|Found counter in view:work.pfinal(top) instance cto4.Qaux[20:0] 
@N: MO231 :"d:\semestre 2-2020\dsd\practicas\proyecto final aldair jrene\clk_div_lcd.vhd":17:3:17:4|Found counter in view:work.pfinal(top) instance cto2.Qaux[24:0] 

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 172MB peak: 172MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 172MB peak: 172MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 173MB peak: 173MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 173MB peak: 173MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 173MB peak: 173MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 173MB peak: 173MB)

@N: FX214 :"d:\semestre 2-2020\dsd\practicas\proyecto final aldair jrene\lcd.vhd":13:6:13:7|Generating ROM cto3.outDD_1[9:0] (in view: work.pfinal(top)).

Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 173MB peak: 173MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 175MB peak: 175MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		   475.60ns		  33 /        46

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 175MB peak: 175MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 175MB peak: 175MB)


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 140MB peak: 175MB)

Writing Analyst data base D:\Semestre 2-2020\DSD\Practicas\Proyecto Final Aldair JRene\impl1\synwork\Practica_Final_Aldair_Rene_impl1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 176MB peak: 176MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: D:\Semestre 2-2020\DSD\Practicas\Proyecto Final Aldair JRene\impl1\Practica_Final_Aldair_Rene_impl1.edi
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 181MB peak: 181MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 180MB peak: 181MB)

@W: MT420 |Found inferred clock osc00|osc_int0_inferred_clock with period 480.77ns. Please declare a user-defined clock on net cto1.osc_aux.


##### START OF TIMING REPORT #####[
# Timing report written on Wed Jan 20 14:13:32 2021
#


Top view:               pfinal
Requested Frequency:    2.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 475.027

                                  Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                    Frequency     Frequency     Period        Period        Slack       Type         Group              
--------------------------------------------------------------------------------------------------------------------------------------
osc00|osc_int0_inferred_clock     2.1 MHz       174.2 MHz     480.769       5.742         475.027     inferred     Inferred_clkgroup_0
======================================================================================================================================





Clock Relationships
*******************

Clocks                                                        |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                       Ending                         |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------
osc00|osc_int0_inferred_clock  osc00|osc_int0_inferred_clock  |  480.769     475.028  |  No paths    -      |  No paths    -      |  No paths    -    
======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: osc00|osc_int0_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                 Starting                                                          Arrival            
Instance         Reference                         Type        Pin     Net         Time        Slack  
                 Clock                                                                                
------------------------------------------------------------------------------------------------------
cto2.Qaux[0]     osc00|osc_int0_inferred_clock     FD1S3DX     Q       Qaux[0]     0.972       475.027
cto2.Qaux[1]     osc00|osc_int0_inferred_clock     FD1S3DX     Q       Qaux[1]     0.972       475.170
cto2.Qaux[2]     osc00|osc_int0_inferred_clock     FD1S3DX     Q       Qaux[2]     0.972       475.170
cto4.Qaux[0]     osc00|osc_int0_inferred_clock     FD1S3DX     Q       Qaux[0]     0.972       475.313
cto2.Qaux[3]     osc00|osc_int0_inferred_clock     FD1S3DX     Q       Qaux[3]     0.972       475.313
cto2.Qaux[4]     osc00|osc_int0_inferred_clock     FD1S3DX     Q       Qaux[4]     0.972       475.313
cto4.Qaux[1]     osc00|osc_int0_inferred_clock     FD1S3DX     Q       Qaux[1]     0.972       475.456
cto4.Qaux[2]     osc00|osc_int0_inferred_clock     FD1S3DX     Q       Qaux[2]     0.972       475.456
cto2.Qaux[5]     osc00|osc_int0_inferred_clock     FD1S3DX     Q       Qaux[5]     0.972       475.456
cto2.Qaux[6]     osc00|osc_int0_inferred_clock     FD1S3DX     Q       Qaux[6]     0.972       475.456
======================================================================================================


Ending Points with Worst Slack
******************************

                  Starting                                                             Required            
Instance          Reference                         Type        Pin     Net            Time         Slack  
                  Clock                                                                                    
-----------------------------------------------------------------------------------------------------------
cto2.Qaux[23]     osc00|osc_int0_inferred_clock     FD1S3DX     D       Qaux_s[23]     480.664      475.027
cto2.Qaux[24]     osc00|osc_int0_inferred_clock     FD1S3DX     D       Qaux_s[24]     480.664      475.027
cto2.Qaux[21]     osc00|osc_int0_inferred_clock     FD1S3DX     D       Qaux_s[21]     480.664      475.170
cto2.Qaux[22]     osc00|osc_int0_inferred_clock     FD1S3DX     D       Qaux_s[22]     480.664      475.170
cto2.Qaux[19]     osc00|osc_int0_inferred_clock     FD1S3DX     D       Qaux_s[19]     480.664      475.313
cto4.Qaux[19]     osc00|osc_int0_inferred_clock     FD1S3DX     D       Qaux_s[19]     480.664      475.313
cto2.Qaux[20]     osc00|osc_int0_inferred_clock     FD1S3DX     D       Qaux_s[20]     480.664      475.313
cto4.Qaux[20]     osc00|osc_int0_inferred_clock     FD1S3DX     D       Qaux_s[20]     480.664      475.313
cto2.Qaux[17]     osc00|osc_int0_inferred_clock     FD1S3DX     D       Qaux_s[17]     480.664      475.456
cto4.Qaux[17]     osc00|osc_int0_inferred_clock     FD1S3DX     D       Qaux_s[17]     480.664      475.456
===========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      480.769
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         480.664

    - Propagation time:                      5.636
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     475.027

    Number of logic level(s):                13
    Starting point:                          cto2.Qaux[0] / Q
    Ending point:                            cto2.Qaux[24] / D
    The start point is clocked by            osc00|osc_int0_inferred_clock [rising] (rise=0.000 fall=240.385 period=480.769) on pin CK
    The end   point is clocked by            osc00|osc_int0_inferred_clock [rising] (rise=0.000 fall=240.385 period=480.769) on pin CK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                    Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
cto2.Qaux[0]            FD1S3DX     Q        Out     0.972     0.972 r     -         
Qaux[0]                 Net         -        -       -         -           1         
cto2.Qaux_cry_0[0]      CCU2D       A1       In      0.000     0.972 r     -         
cto2.Qaux_cry_0[0]      CCU2D       COUT     Out     1.544     2.516 r     -         
Qaux_cry[0]             Net         -        -       -         -           1         
cto2.Qaux_cry_0[1]      CCU2D       CIN      In      0.000     2.516 r     -         
cto2.Qaux_cry_0[1]      CCU2D       COUT     Out     0.143     2.659 r     -         
Qaux_cry[2]             Net         -        -       -         -           1         
cto2.Qaux_cry_0[3]      CCU2D       CIN      In      0.000     2.659 r     -         
cto2.Qaux_cry_0[3]      CCU2D       COUT     Out     0.143     2.802 r     -         
Qaux_cry[4]             Net         -        -       -         -           1         
cto2.Qaux_cry_0[5]      CCU2D       CIN      In      0.000     2.802 r     -         
cto2.Qaux_cry_0[5]      CCU2D       COUT     Out     0.143     2.945 r     -         
Qaux_cry[6]             Net         -        -       -         -           1         
cto2.Qaux_cry_0[7]      CCU2D       CIN      In      0.000     2.945 r     -         
cto2.Qaux_cry_0[7]      CCU2D       COUT     Out     0.143     3.087 r     -         
Qaux_cry[8]             Net         -        -       -         -           1         
cto2.Qaux_cry_0[9]      CCU2D       CIN      In      0.000     3.087 r     -         
cto2.Qaux_cry_0[9]      CCU2D       COUT     Out     0.143     3.230 r     -         
Qaux_cry[10]            Net         -        -       -         -           1         
cto2.Qaux_cry_0[11]     CCU2D       CIN      In      0.000     3.230 r     -         
cto2.Qaux_cry_0[11]     CCU2D       COUT     Out     0.143     3.373 r     -         
Qaux_cry[12]            Net         -        -       -         -           1         
cto2.Qaux_cry_0[13]     CCU2D       CIN      In      0.000     3.373 r     -         
cto2.Qaux_cry_0[13]     CCU2D       COUT     Out     0.143     3.516 r     -         
Qaux_cry[14]            Net         -        -       -         -           1         
cto2.Qaux_cry_0[15]     CCU2D       CIN      In      0.000     3.516 r     -         
cto2.Qaux_cry_0[15]     CCU2D       COUT     Out     0.143     3.659 r     -         
Qaux_cry[16]            Net         -        -       -         -           1         
cto2.Qaux_cry_0[17]     CCU2D       CIN      In      0.000     3.659 r     -         
cto2.Qaux_cry_0[17]     CCU2D       COUT     Out     0.143     3.801 r     -         
Qaux_cry[18]            Net         -        -       -         -           1         
cto2.Qaux_cry_0[19]     CCU2D       CIN      In      0.000     3.801 r     -         
cto2.Qaux_cry_0[19]     CCU2D       COUT     Out     0.143     3.944 r     -         
Qaux_cry[20]            Net         -        -       -         -           1         
cto2.Qaux_cry_0[21]     CCU2D       CIN      In      0.000     3.944 r     -         
cto2.Qaux_cry_0[21]     CCU2D       COUT     Out     0.143     4.087 r     -         
Qaux_cry[22]            Net         -        -       -         -           1         
cto2.Qaux_cry_0[23]     CCU2D       CIN      In      0.000     4.087 r     -         
cto2.Qaux_cry_0[23]     CCU2D       S1       Out     1.549     5.636 r     -         
Qaux_s[24]              Net         -        -       -         -           1         
cto2.Qaux[24]           FD1S3DX     D        In      0.000     5.636 r     -         
=====================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 181MB peak: 181MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 181MB peak: 181MB)

---------------------------------------
Resource Usage Report
Part: lcmxo2_7000he-4

Register bits: 46 of 6864 (1%)
PIC Latch:       0
I/O cells:       28


Details:
CCU2D:          24
FD1S3DX:        46
GSR:            1
IB:             2
OB:             18
OBZ:            8
ORCALUT4:       33
OSCH:           1
PUR:            1
ROM128X1A:      10
VHI:            3
VLO:            6
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 64MB peak: 181MB)

Process took 0h:00m:04s realtime, 0h:00m:03s cputime
# Wed Jan 20 14:13:32 2021

###########################################################]
