timestamp 1663073688
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use adc_array_wafflecap_8_Dummy_25um2 adc_array_wafflecap_8_Dummy_25um2_0 1 0 0 0 1 0
use adc_array_circuit_150n_Dummy adc_array_circuit_150n_0 1 0 -140 0 1 -442
port "ctop" 9 184 934 244 934 m4
port "VSS" 7 0 136 0 192 m1
port "vcom" 6 0 220 0 248 m1
port "sample" 5 0 374 0 402 m1
port "col_n" 4 0 430 0 458 m1
port "colon_n" 3 0 512 0 540 m1
port "sample_n" 2 0 740 0 770 m1
port "vdd" 1 0 798 0 854 m1
port "row_n" 8 854 0 888 0 li
node "ctop" 0 29.3744 184 934 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1200 160 0 0 0 0
node "m1_902_136#" 0 44.2135 902 136 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5712 316 0 0 0 0 0 0 0 0 0 0
node "VSS" 0 42.2717 0 136 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5264 300 0 0 0 0 0 0 0 0 0 0
node "m1_902_220#" 0 13.8459 902 220 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2856 260 0 0 0 0 0 0 0 0 0 0
node "vcom" 0 13.5229 0 220 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2632 244 0 0 0 0 0 0 0 0 0 0
node "m1_902_374#" 0 14.4913 902 374 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2856 260 0 0 0 0 0 0 0 0 0 0
node "sample" 0 14.1177 0 374 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2632 244 0 0 0 0 0 0 0 0 0 0
node "m1_902_430#" 0 12.8441 902 430 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2856 260 0 0 0 0 0 0 0 0 0 0
node "col_n" 0 12.5997 0 430 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2632 244 0 0 0 0 0 0 0 0 0 0
node "m1_902_512#" 0 13.2829 902 512 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2856 260 0 0 0 0 0 0 0 0 0 0
node "colon_n" 0 12.9645 0 512 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2632 244 0 0 0 0 0 0 0 0 0 0
node "m1_902_740#" 0 13.7807 902 740 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3060 264 0 0 0 0 0 0 0 0 0 0
node "sample_n" 0 13.4749 0 740 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2820 248 0 0 0 0 0 0 0 0 0 0
node "m1_902_798#" 0 39.5274 902 798 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5712 316 0 0 0 0 0 0 0 0 0 0
node "vdd" 0 37.874 0 798 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5264 300 0 0 0 0 0 0 0 0 0 0
node "row_n" 48 58.3234 854 0 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4352 324 0 0 0 0 0 0 0 0 0 0 0 0
node "li_114_0#" 48 58.3234 114 0 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4352 324 0 0 0 0 0 0 0 0 0 0 0 0
node "li_854_886#" 44 54.6736 854 886 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4012 304 0 0 0 0 0 0 0 0 0 0 0 0
node "li_114_886#" 44 54.6736 114 886 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4012 304 0 0 0 0 0 0 0 0 0 0 0 0
node "w_902_506#" 3483 114.444 902 506 nw 0 0 0 0 38148 952 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_0_506#" 3780 105.468 0 506 nw 0 0 0 0 35156 936 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "vcom" "VSS" 53.0256
cap "vcom" "m1_902_220#" 1.4359
cap "li_114_886#" "li_854_886#" 4.09946
cap "m1_902_136#" "w_902_506#" 0.183049
cap "w_902_506#" "m1_902_430#" 0.389753
cap "m1_902_512#" "w_902_506#" 3.16982
cap "w_902_506#" "vdd" 0.538899
cap "row_n" "li_854_886#" 1.10305
cap "vcom" "sample" 23.5
cap "sample_n" "w_902_506#" 0.288696
cap "m1_902_512#" "m1_902_430#" 43.1538
cap "li_114_886#" "ctop" 0.170446
cap "m1_902_220#" "m1_902_374#" 25.5
cap "m1_902_740#" "w_902_506#" 2.95277
cap "m1_902_374#" "sample" 1.4359
cap "m1_902_512#" "w_0_506#" 0.249425
cap "sample_n" "vdd" 53.0256
cap "m1_902_798#" "w_902_506#" 4.37029
cap "m1_902_512#" "m1_902_740#" 17.952
cap "w_0_506#" "vdd" 4.02752
cap "col_n" "m1_902_430#" 1.4359
cap "sample_n" "w_0_506#" 2.72118
cap "sample_n" "m1_902_740#" 1.53846
cap "m1_902_740#" "w_0_506#" 0.267241
cap "w_902_506#" "colon_n" 0.26945
cap "m1_902_220#" "w_902_506#" 0.844673
cap "m1_902_798#" "vdd" 2.87179
cap "col_n" "w_0_506#" 0.359184
cap "VSS" "m1_902_136#" 2.87179
cap "m1_902_798#" "w_0_506#" 0.49885
cap "m1_902_512#" "colon_n" 1.4359
cap "m1_902_220#" "m1_902_136#" 57.5385
cap "m1_902_740#" "m1_902_798#" 57.5385
cap "li_854_886#" "ctop" 0.139089
cap "VSS" "w_0_506#" 0.168692
cap "sample_n" "colon_n" 16.544
cap "w_0_506#" "colon_n" 2.92121
cap "li_114_886#" "li_114_0#" 1.10305
cap "m1_902_374#" "w_902_506#" 0.199249
cap "row_n" "li_114_0#" 4.44687
cap "col_n" "colon_n" 39.7692
cap "vcom" "w_0_506#" 0.778424
cap "sample" "w_0_506#" 0.183621
cap "m1_902_374#" "m1_902_430#" 57.5385
cap "col_n" "sample" 53.0256
cap "adc_array_circuit_150n_0/VDD" "adc_array_circuit_150n_0/sample_n" 6.97697
cap "adc_array_circuit_150n_0/vint1" "adc_array_circuit_150n_0/VDD" 0.44559
cap "adc_array_circuit_150n_0/row_n" "adc_array_wafflecap_8_Dummy_25um2_0/symmetry_metal" 0.294762
cap "adc_array_wafflecap_8_Dummy_25um2_0/m2_32_32#" "adc_array_circuit_150n_0/vdrv" 196.28
cap "adc_array_wafflecap_8_Dummy_25um2_0/symmetry_metal" "adc_array_circuit_150n_0/sample" 0.256302
cap "adc_array_wafflecap_8_Dummy_25um2_0/m3_164_164#" "adc_array_circuit_150n_0/row_n" 29.2166
cap "adc_array_circuit_150n_0/vcom" "adc_array_circuit_150n_0/colon_n" 0.799192
cap "adc_array_wafflecap_8_Dummy_25um2_0/m2_32_32#" "adc_array_circuit_150n_0/colon_n" 137.234
cap "adc_array_wafflecap_8_Dummy_25um2_0/m3_164_164#" "adc_array_circuit_150n_0/sample" 21.2306
cap "adc_array_circuit_150n_0/VSS" "adc_array_wafflecap_8_Dummy_25um2_0/m2_32_32#" 274.87
cap "adc_array_circuit_150n_0/vcom" "adc_array_circuit_150n_0/VSS" 2.5112
cap "adc_array_circuit_150n_0/VDD" "adc_array_wafflecap_8_Dummy_25um2_0/symmetry_metal" 1.42142
cap "adc_array_circuit_150n_0/vdrv" "adc_array_circuit_150n_0/col_n" 0.0400199
cap "adc_array_circuit_150n_0/colon_n" "adc_array_circuit_150n_0/col_n" 0.57273
cap "adc_array_wafflecap_8_Dummy_25um2_0/m3_164_164#" "adc_array_circuit_150n_0/VDD" 113.409
cap "adc_array_circuit_150n_0/row_n" "adc_array_circuit_150n_0/sample" 0.679403
cap "adc_array_circuit_150n_0/sample_n" "adc_array_circuit_150n_0/colon_n" 0.260441
cap "adc_array_circuit_150n_0/VDD" "adc_array_circuit_150n_0/row_n" 10.8253
cap "adc_array_circuit_150n_0/VDD" "adc_array_circuit_150n_0/sample" 0.926722
cap "adc_array_circuit_150n_0/vcom" "adc_array_wafflecap_8_Dummy_25um2_0/m2_32_32#" 217.991
cap "adc_array_wafflecap_8_Dummy_25um2_0/m2_32_32#" "adc_array_circuit_150n_0/col_n" 141.315
cap "adc_array_circuit_150n_0/vcom" "adc_array_circuit_150n_0/col_n" 0.598581
cap "adc_array_circuit_150n_0/vdrv" "adc_array_wafflecap_8_Dummy_25um2_0/symmetry_metal" 1.0268
cap "adc_array_circuit_150n_0/colon_n" "adc_array_wafflecap_8_Dummy_25um2_0/symmetry_metal" 14.2513
cap "adc_array_wafflecap_8_Dummy_25um2_0/m3_164_164#" "adc_array_circuit_150n_0/vdrv" 33.3988
cap "adc_array_wafflecap_8_Dummy_25um2_0/m3_164_164#" "adc_array_circuit_150n_0/colon_n" 23.3842
cap "adc_array_circuit_150n_0/vcom" "adc_array_circuit_150n_0/sample_n" 0.918364
cap "adc_array_wafflecap_8_Dummy_25um2_0/m2_32_32#" "adc_array_circuit_150n_0/sample_n" 177.608
cap "adc_array_circuit_150n_0/VSS" "adc_array_wafflecap_8_Dummy_25um2_0/symmetry_metal" 0.383153
cap "adc_array_circuit_150n_0/vint1" "adc_array_wafflecap_8_Dummy_25um2_0/m2_32_32#" 10.0598
cap "adc_array_circuit_150n_0/colon_n" "adc_array_circuit_150n_0/row_n" 0.826982
cap "adc_array_circuit_150n_0/sample_n" "adc_array_circuit_150n_0/col_n" 0.387111
cap "adc_array_wafflecap_8_Dummy_25um2_0/m3_164_164#" "adc_array_circuit_150n_0/VSS" 42.4996
cap "adc_array_circuit_150n_0/vint2" "adc_array_wafflecap_8_Dummy_25um2_0/m2_32_32#" 60.628
cap "adc_array_circuit_150n_0/vdrv" "adc_array_circuit_150n_0/sample" 0.0671898
cap "adc_array_circuit_150n_0/VSS" "adc_array_circuit_150n_0/row_n" 2.68233
cap "adc_array_circuit_150n_0/colon_n" "adc_array_circuit_150n_0/sample" 0.0750233
cap "adc_array_circuit_150n_0/VDD" "adc_array_circuit_150n_0/colon_n" 0.850973
cap "adc_array_circuit_150n_0/vdrv" "adc_array_circuit_150n_0/VDD" 4.84776
cap "adc_array_wafflecap_8_Dummy_25um2_0/m2_32_32#" "adc_array_wafflecap_8_Dummy_25um2_0/symmetry_metal" 0.0857509
cap "adc_array_circuit_150n_0/vcom" "adc_array_wafflecap_8_Dummy_25um2_0/symmetry_metal" 0.376383
cap "adc_array_circuit_150n_0/vint1" "adc_array_circuit_150n_0/sample_n" 0.0690607
cap "adc_array_wafflecap_8_Dummy_25um2_0/m3_164_164#" "adc_array_wafflecap_8_Dummy_25um2_0/m2_32_32#" 15.8618
cap "adc_array_circuit_150n_0/VSS" "adc_array_circuit_150n_0/VDD" -1.38778e-15
cap "adc_array_wafflecap_8_Dummy_25um2_0/m3_164_164#" "adc_array_circuit_150n_0/vcom" 32.4917
cap "adc_array_circuit_150n_0/col_n" "adc_array_wafflecap_8_Dummy_25um2_0/symmetry_metal" 0.757335
cap "adc_array_wafflecap_8_Dummy_25um2_0/m3_164_164#" "adc_array_circuit_150n_0/col_n" 23.5456
cap "adc_array_circuit_150n_0/vcom" "adc_array_circuit_150n_0/row_n" 0.945555
cap "adc_array_wafflecap_8_Dummy_25um2_0/m2_32_32#" "adc_array_circuit_150n_0/row_n" 109.154
cap "adc_array_circuit_150n_0/sample_n" "adc_array_wafflecap_8_Dummy_25um2_0/symmetry_metal" 0.421664
cap "adc_array_circuit_150n_0/vcom" "adc_array_circuit_150n_0/sample" 0.626912
cap "adc_array_wafflecap_8_Dummy_25um2_0/m2_32_32#" "adc_array_circuit_150n_0/sample" 144.844
cap "adc_array_circuit_150n_0/row_n" "adc_array_circuit_150n_0/col_n" 0.663201
cap "adc_array_wafflecap_8_Dummy_25um2_0/m2_32_32#" "adc_array_circuit_150n_0/VDD" 369.244
cap "adc_array_circuit_150n_0/col_n" "adc_array_circuit_150n_0/sample" 0.325376
cap "adc_array_wafflecap_8_Dummy_25um2_0/m3_164_164#" "adc_array_circuit_150n_0/sample_n" 23.3011
cap "adc_array_circuit_150n_0/vcom" "adc_array_circuit_150n_0/VDD" 9.89209
cap "adc_array_wafflecap_8_Dummy_25um2_0/m3_164_164#" "adc_array_circuit_150n_0/vint1" 6.1327
cap "adc_array_circuit_150n_0/vdrv" "adc_array_circuit_150n_0/colon_n" 0.102771
cap "adc_array_circuit_150n_0/sample_n" "adc_array_circuit_150n_0/row_n" 0.829268
cap "adc_array_circuit_150n_0/VDD" "adc_array_circuit_150n_0/col_n" 2.75679
cap "adc_array_circuit_150n_0/sample_n" "adc_array_circuit_150n_0/sample" 0.217448
cap "adc_array_wafflecap_8_Dummy_25um2_0/m3_164_164#" "adc_array_circuit_150n_0/vint2" 7.49978
merge "adc_array_circuit_150n_0/VSS" "adc_array_wafflecap_8_Dummy_25um2_0/VSUBS" -40.6718 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -224 0 0 0 0 0 0 0 0 0 0
merge "adc_array_wafflecap_8_Dummy_25um2_0/VSUBS" "VSUBS"
merge "VSUBS" "m1_902_136#"
merge "m1_902_136#" "VSS"
merge "adc_array_circuit_150n_0/col_n" "m1_902_430#" -22.0981 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -112 0 0 0 0 0 0 0 0 0 0
merge "m1_902_430#" "col_n"
merge "adc_array_circuit_150n_0/vcom" "m1_902_220#" -50.525 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -136 0 -112 0 0 0 0 0 0 0 0 0 0
merge "m1_902_220#" "vcom"
merge "vcom" "li_114_0#"
merge "li_114_0#" "li_114_886#"
merge "adc_array_circuit_150n_0/VDD" "m1_902_798#" -40.394 0 0 0 0 0 -1496 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -224 0 0 0 0 0 0 0 0 0 0
merge "m1_902_798#" "vdd"
merge "vdd" "w_902_506#"
merge "w_902_506#" "w_0_506#"
merge "adc_array_circuit_150n_0/cbot" "adc_array_wafflecap_8_Dummy_25um2_0/m2_32_32#" -525.477 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -9216 -416 0 0 0 0 0 0 0 0
merge "adc_array_circuit_150n_0/sample_n" "m1_902_740#" -27.1898 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -120 0 0 0 0 0 0 0 0 0 0
merge "m1_902_740#" "sample_n"
merge "adc_array_circuit_150n_0/sample" "m1_902_374#" -21.727 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -112 0 0 0 0 0 0 0 0 0 0
merge "m1_902_374#" "sample"
merge "adc_array_circuit_150n_0/colon_n" "m1_902_512#" -20.6771 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -112 0 0 0 0 0 0 0 0 0 0
merge "m1_902_512#" "colon_n"
merge "adc_array_circuit_150n_0/row_n" "row_n" -31.7781 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -136 0 0 0 0 0 0 0 0 0 0 0 0
merge "row_n" "li_854_886#"
merge "adc_array_wafflecap_8_Dummy_25um2_0/m3_164_164#" "ctop" -314.086 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1200 -160 0 0 0 0
