read_verilog ../../common/memory.v
proc
memory
write_smv result.out
