Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat May 31 00:30:50 2025
| Host         : fpgalab214 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    29 |
|    Minimum number of control sets                        |    29 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    90 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    29 |
| >= 0 to < 4        |     9 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    11 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              67 |           29 |
| No           | No                    | Yes                    |               1 |            1 |
| No           | Yes                   | No                     |             107 |           30 |
| Yes          | No                    | No                     |               9 |            6 |
| Yes          | No                    | Yes                    |              16 |            4 |
| Yes          | Yes                   | No                     |             174 |           44 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+-----------------------------------+-----------------------------------+------------------+----------------+
|      Clock Signal      |           Enable Signal           |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+------------------------+-----------------------------------+-----------------------------------+------------------+----------------+
|  clk_i_IBUF_BUFG       |                                   | rst_i_IBUF                        |                1 |              1 |
|  clk_i_IBUF_BUFG       | btndb1c/res                       |                                   |                1 |              1 |
|  clk_i_IBUF_BUFG       | btndb2c/res                       |                                   |                1 |              1 |
|  clk_i_IBUF_BUFG       | btndb3c/res                       |                                   |                1 |              1 |
|  clk_i_IBUF_BUFG       | btndb4c/res                       |                                   |                1 |              1 |
|  clk_i_IBUF_BUFG       | mode_swc/res                      |                                   |                1 |              1 |
|  clk_o_BUFG            |                                   |                                   |                2 |              2 |
|  clk_i_IBUF_BUFG       | processor/flag_enable             | processor/I1                      |                1 |              2 |
|  displayc/clk_divc/CLK |                                   |                                   |                1 |              2 |
|  clk_i_IBUF_BUFG       | processor/E[0]                    |                                   |                1 |              4 |
|  clk_i_IBUF_BUFG       | processor/write_strobe_flop_1[0]  | rst_i_IBUF                        |                1 |              4 |
|  clk_i_IBUF_BUFG       | processor/write_strobe_flop_1[1]  | rst_i_IBUF                        |                1 |              4 |
|  clk_i_IBUF_BUFG       | processor/write_strobe_flop_1[2]  | rst_i_IBUF                        |                1 |              4 |
|  clk_i_IBUF_BUFG       | processor/write_strobe_flop_1[3]  | rst_i_IBUF                        |                1 |              4 |
|  clk_i_IBUF_BUFG       |                                   | processor/I1                      |                3 |              6 |
|  clk_i_IBUF_BUFG       |                                   | program_rom/instruction[7]        |                3 |              8 |
|  clk_i_IBUF_BUFG       | processor/spm_enable              |                                   |                2 |              8 |
|  clk_i_IBUF_BUFG       | processor/t_state_0               | processor/I1                      |                3 |             12 |
|  clk_i_IBUF_BUFG       | processor/register_enable         |                                   |                2 |             16 |
|  clk_i_IBUF_BUFG       | processor/t_state_0               |                                   |                2 |             16 |
|  clk_o_BUFG            |                                   | blink_clk_divc/clk_o              |                8 |             31 |
|  clk_i_IBUF_BUFG       |                                   | khz_clk_divc/clk_o_0              |                8 |             31 |
|  clk_i_IBUF_BUFG       |                                   | displayc/clk_divc/clk_o           |                8 |             31 |
|  clk_i_IBUF_BUFG       | btndb1c/accumulator[0]_i_2__0_n_0 | btndb1c/accumulator[0]_i_1__0_n_0 |                8 |             32 |
|  clk_i_IBUF_BUFG       | btndb2c/accumulator[0]_i_2__1_n_0 | btndb2c/accumulator[0]_i_1__1_n_0 |                8 |             32 |
|  clk_i_IBUF_BUFG       | btndb3c/accumulator[0]_i_2__2_n_0 | btndb3c/accumulator[0]_i_1__2_n_0 |                8 |             32 |
|  clk_i_IBUF_BUFG       | btndb4c/accumulator[0]_i_1__3_n_0 | mode_swc/clear                    |                8 |             32 |
|  clk_i_IBUF_BUFG       | mode_swc/sel                      | mode_swc/clear                    |                8 |             32 |
|  clk_i_IBUF_BUFG       |                                   |                                   |               26 |             63 |
+------------------------+-----------------------------------+-----------------------------------+------------------+----------------+


