{"top":"global.resnet",
"namespaces":{
  "global":{
    "modules":{
      "_U0_pt__U1":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U101_pt__U102":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U10_pt__U11":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U110_pt__U111":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U112_pt__U113":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U114_pt__U115":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U130_pt__U131":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U133_pt__U134":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U135_pt__U136":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U148_pt__U149":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U151_pt__U152":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U154_pt__U155":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U165_pt__U166":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U168_pt__U169":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U177_pt__U178":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U180_pt__U181":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U187_pt__U188":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U190_pt__U191":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U195_pt__U196":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U198_pt__U199":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U201_pt__U202":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U211_pt__U212":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U214_pt__U215":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U217_pt__U218":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U221_pt__U222":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U224_pt__U225":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U239_pt__U240":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U241_pt__U242":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U243_pt__U244":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U246_pt__U247":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U249_pt__U250":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U253_pt__U254":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U257_pt__U258":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U262_pt__U263":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U267_pt__U268":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U26_pt__U27":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U273_pt__U274":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U279_pt__U280":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U286_pt__U287":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U293_pt__U294":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U29_pt__U30":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U2_pt__U3":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U301_pt__U302":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U309_pt__U310":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U325_pt__U326":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U32_pt__U33":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U341_pt__U342":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U345_pt__U346":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U347_pt__U348":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U361_pt__U362":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U364_pt__U365":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U367_pt__U368":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U36_pt__U37":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U379_pt__U380":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U382_pt__U383":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U392_pt__U393":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U395_pt__U396":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U403_pt__U404":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U406_pt__U407":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U40_pt__U41":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U412_pt__U413":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U414_pt__U415":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U417_pt__U418":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U420_pt__U421":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U424_pt__U425":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U428_pt__U429":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U433_pt__U434":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U438_pt__U439":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U444_pt__U445":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U450_pt__U451":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U457_pt__U458":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U45_pt__U46":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U464_pt__U465":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U472_pt__U473":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U480_pt__U481":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U489_pt__U490":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U498_pt__U499":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U4_pt__U5":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U50_pt__U51":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U515_pt__U516":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U518_pt__U519":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U520_pt__U521":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U534_pt__U535":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U537_pt__U538":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U540_pt__U541":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U552_pt__U553":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U555_pt__U556":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U565_pt__U566":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U568_pt__U569":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U56_pt__U57":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U576_pt__U577":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U579_pt__U580":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U585_pt__U586":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U588_pt__U589":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U592_pt__U593":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U595_pt__U596":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U611_pt__U612":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U613_pt__U614":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U62_pt__U63":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U69_pt__U70":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U6_pt__U7":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U76_pt__U77":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U84_pt__U85":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U8_pt__U9":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U92_pt__U93":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "aff__U1001":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1013":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1014":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1015":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1016":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1017":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1002":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1004":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U1006":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U1008":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U1010":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1012":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0006"]}
          },
          "mul_d0__U1003":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1005":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1007":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1009":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1011":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1003.out","add_all__U1013.in0"],
          ["mul_d1__U1005.out","add_all__U1013.in1"],
          ["add_all__U1014.in0","add_all__U1013.out"],
          ["mul_d2__U1007.out","add_all__U1014.in1"],
          ["add_all__U1015.in0","add_all__U1014.out"],
          ["mul_d3__U1009.out","add_all__U1015.in1"],
          ["add_all__U1016.in0","add_all__U1015.out"],
          ["mul_d4__U1011.out","add_all__U1016.in1"],
          ["add_all__U1017.in0","add_all__U1016.out"],
          ["const_term_U1012.out","add_all__U1017.in1"],
          ["self.out","add_all__U1017.out"],
          ["mul_d0__U1003.in0","coeff_0_U1002.out"],
          ["mul_d1__U1005.in0","coeff_1_U1004.out"],
          ["mul_d2__U1007.in0","coeff_2_U1006.out"],
          ["mul_d3__U1009.in0","coeff_3_U1008.out"],
          ["mul_d4__U1011.in0","coeff_4_U1010.out"],
          ["self.d.0","mul_d0__U1003.in1"],
          ["self.d.1","mul_d1__U1005.in1"],
          ["self.d.2","mul_d2__U1007.in1"],
          ["self.d.3","mul_d3__U1009.in1"],
          ["self.d.4","mul_d4__U1011.in1"]
        ]
      },
      "aff__U1023":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1033":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1034":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1035":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1036":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1024":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1026":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U1028":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_3_U1030":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1032":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1025":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1027":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1029":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1031":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1025.out","add_all__U1033.in0"],
          ["mul_d1__U1027.out","add_all__U1033.in1"],
          ["add_all__U1034.in0","add_all__U1033.out"],
          ["mul_d2__U1029.out","add_all__U1034.in1"],
          ["add_all__U1035.in0","add_all__U1034.out"],
          ["mul_d3__U1031.out","add_all__U1035.in1"],
          ["add_all__U1036.in0","add_all__U1035.out"],
          ["const_term_U1032.out","add_all__U1036.in1"],
          ["self.out","add_all__U1036.out"],
          ["mul_d0__U1025.in0","coeff_0_U1024.out"],
          ["mul_d1__U1027.in0","coeff_1_U1026.out"],
          ["mul_d2__U1029.in0","coeff_2_U1028.out"],
          ["mul_d3__U1031.in0","coeff_3_U1030.out"],
          ["self.d.0","mul_d0__U1025.in1"],
          ["self.d.1","mul_d1__U1027.in1"],
          ["self.d.2","mul_d2__U1029.in1"],
          ["self.d.3","mul_d3__U1031.in1"]
        ]
      },
      "aff__U1038":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1048":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1049":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1050":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1051":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1039":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1041":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U1043":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U1045":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U1047":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1040":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1042":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1044":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1046":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1040.out","add_all__U1048.in0"],
          ["mul_d1__U1042.out","add_all__U1048.in1"],
          ["add_all__U1049.in0","add_all__U1048.out"],
          ["mul_d2__U1044.out","add_all__U1049.in1"],
          ["add_all__U1050.in0","add_all__U1049.out"],
          ["mul_d3__U1046.out","add_all__U1050.in1"],
          ["add_all__U1051.in0","add_all__U1050.out"],
          ["const_term_U1047.out","add_all__U1051.in1"],
          ["self.out","add_all__U1051.out"],
          ["mul_d0__U1040.in0","coeff_0_U1039.out"],
          ["mul_d1__U1042.in0","coeff_1_U1041.out"],
          ["mul_d2__U1044.in0","coeff_2_U1043.out"],
          ["mul_d3__U1046.in0","coeff_3_U1045.out"],
          ["self.d.0","mul_d0__U1040.in1"],
          ["self.d.1","mul_d1__U1042.in1"],
          ["self.d.2","mul_d2__U1044.in1"],
          ["self.d.3","mul_d3__U1046.in1"]
        ]
      },
      "aff__U1057":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1069":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1070":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1071":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1072":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1073":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1058":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1060":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U1062":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_3_U1064":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U1066":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "const_term_U1068":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1059":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1061":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1063":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1065":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1067":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1059.out","add_all__U1069.in0"],
          ["mul_d1__U1061.out","add_all__U1069.in1"],
          ["add_all__U1070.in0","add_all__U1069.out"],
          ["mul_d2__U1063.out","add_all__U1070.in1"],
          ["add_all__U1071.in0","add_all__U1070.out"],
          ["mul_d3__U1065.out","add_all__U1071.in1"],
          ["add_all__U1072.in0","add_all__U1071.out"],
          ["mul_d4__U1067.out","add_all__U1072.in1"],
          ["add_all__U1073.in0","add_all__U1072.out"],
          ["const_term_U1068.out","add_all__U1073.in1"],
          ["self.out","add_all__U1073.out"],
          ["mul_d0__U1059.in0","coeff_0_U1058.out"],
          ["mul_d1__U1061.in0","coeff_1_U1060.out"],
          ["mul_d2__U1063.in0","coeff_2_U1062.out"],
          ["mul_d3__U1065.in0","coeff_3_U1064.out"],
          ["mul_d4__U1067.in0","coeff_4_U1066.out"],
          ["self.d.0","mul_d0__U1059.in1"],
          ["self.d.1","mul_d1__U1061.in1"],
          ["self.d.2","mul_d2__U1063.in1"],
          ["self.d.3","mul_d3__U1065.in1"],
          ["self.d.4","mul_d4__U1067.in1"]
        ]
      },
      "aff__U1075":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1087":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1088":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1089":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1090":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1091":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1076":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1078":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U1080":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U1082":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U1084":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1086":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "mul_d0__U1077":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1079":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1081":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1083":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1085":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1077.out","add_all__U1087.in0"],
          ["mul_d1__U1079.out","add_all__U1087.in1"],
          ["add_all__U1088.in0","add_all__U1087.out"],
          ["mul_d2__U1081.out","add_all__U1088.in1"],
          ["add_all__U1089.in0","add_all__U1088.out"],
          ["mul_d3__U1083.out","add_all__U1089.in1"],
          ["add_all__U1090.in0","add_all__U1089.out"],
          ["mul_d4__U1085.out","add_all__U1090.in1"],
          ["add_all__U1091.in0","add_all__U1090.out"],
          ["const_term_U1086.out","add_all__U1091.in1"],
          ["self.out","add_all__U1091.out"],
          ["mul_d0__U1077.in0","coeff_0_U1076.out"],
          ["mul_d1__U1079.in0","coeff_1_U1078.out"],
          ["mul_d2__U1081.in0","coeff_2_U1080.out"],
          ["mul_d3__U1083.in0","coeff_3_U1082.out"],
          ["mul_d4__U1085.in0","coeff_4_U1084.out"],
          ["self.d.0","mul_d0__U1077.in1"],
          ["self.d.1","mul_d1__U1079.in1"],
          ["self.d.2","mul_d2__U1081.in1"],
          ["self.d.3","mul_d3__U1083.in1"],
          ["self.d.4","mul_d4__U1085.in1"]
        ]
      },
      "aff__U1109":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1121":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1122":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1123":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1124":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1125":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1110":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1112":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U1114":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U1116":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U1118":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1120":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1111":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1113":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1115":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1117":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1119":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1111.out","add_all__U1121.in0"],
          ["mul_d1__U1113.out","add_all__U1121.in1"],
          ["add_all__U1122.in0","add_all__U1121.out"],
          ["mul_d2__U1115.out","add_all__U1122.in1"],
          ["add_all__U1123.in0","add_all__U1122.out"],
          ["mul_d3__U1117.out","add_all__U1123.in1"],
          ["add_all__U1124.in0","add_all__U1123.out"],
          ["mul_d4__U1119.out","add_all__U1124.in1"],
          ["add_all__U1125.in0","add_all__U1124.out"],
          ["const_term_U1120.out","add_all__U1125.in1"],
          ["self.out","add_all__U1125.out"],
          ["mul_d0__U1111.in0","coeff_0_U1110.out"],
          ["mul_d1__U1113.in0","coeff_1_U1112.out"],
          ["mul_d2__U1115.in0","coeff_2_U1114.out"],
          ["mul_d3__U1117.in0","coeff_3_U1116.out"],
          ["mul_d4__U1119.in0","coeff_4_U1118.out"],
          ["self.d.0","mul_d0__U1111.in1"],
          ["self.d.1","mul_d1__U1113.in1"],
          ["self.d.2","mul_d2__U1115.in1"],
          ["self.d.3","mul_d3__U1117.in1"],
          ["self.d.4","mul_d4__U1119.in1"]
        ]
      },
      "aff__U112":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U124":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U125":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U126":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U127":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U128":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U113":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U115":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U117":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U119":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U121":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "const_term_U123":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U114":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U116":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U118":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U120":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U122":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U114.out","add_all__U124.in0"],
          ["mul_d1__U116.out","add_all__U124.in1"],
          ["add_all__U125.in0","add_all__U124.out"],
          ["mul_d2__U118.out","add_all__U125.in1"],
          ["add_all__U126.in0","add_all__U125.out"],
          ["mul_d3__U120.out","add_all__U126.in1"],
          ["add_all__U127.in0","add_all__U126.out"],
          ["mul_d4__U122.out","add_all__U127.in1"],
          ["add_all__U128.in0","add_all__U127.out"],
          ["const_term_U123.out","add_all__U128.in1"],
          ["self.out","add_all__U128.out"],
          ["mul_d0__U114.in0","coeff_0_U113.out"],
          ["mul_d1__U116.in0","coeff_1_U115.out"],
          ["mul_d2__U118.in0","coeff_2_U117.out"],
          ["mul_d3__U120.in0","coeff_3_U119.out"],
          ["mul_d4__U122.in0","coeff_4_U121.out"],
          ["self.d.0","mul_d0__U114.in1"],
          ["self.d.1","mul_d1__U116.in1"],
          ["self.d.2","mul_d2__U118.in1"],
          ["self.d.3","mul_d3__U120.in1"],
          ["self.d.4","mul_d4__U122.in1"]
        ]
      },
      "aff__U1127":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1139":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1140":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1141":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1142":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1143":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1128":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1130":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U1132":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U1134":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U1136":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "const_term_U1138":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1129":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1131":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1133":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1135":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1137":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1129.out","add_all__U1139.in0"],
          ["mul_d1__U1131.out","add_all__U1139.in1"],
          ["add_all__U1140.in0","add_all__U1139.out"],
          ["mul_d2__U1133.out","add_all__U1140.in1"],
          ["add_all__U1141.in0","add_all__U1140.out"],
          ["mul_d3__U1135.out","add_all__U1141.in1"],
          ["add_all__U1142.in0","add_all__U1141.out"],
          ["mul_d4__U1137.out","add_all__U1142.in1"],
          ["add_all__U1143.in0","add_all__U1142.out"],
          ["const_term_U1138.out","add_all__U1143.in1"],
          ["self.out","add_all__U1143.out"],
          ["mul_d0__U1129.in0","coeff_0_U1128.out"],
          ["mul_d1__U1131.in0","coeff_1_U1130.out"],
          ["mul_d2__U1133.in0","coeff_2_U1132.out"],
          ["mul_d3__U1135.in0","coeff_3_U1134.out"],
          ["mul_d4__U1137.in0","coeff_4_U1136.out"],
          ["self.d.0","mul_d0__U1129.in1"],
          ["self.d.1","mul_d1__U1131.in1"],
          ["self.d.2","mul_d2__U1133.in1"],
          ["self.d.3","mul_d3__U1135.in1"],
          ["self.d.4","mul_d4__U1137.in1"]
        ]
      },
      "aff__U1149":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1161":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1162":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1163":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1164":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1165":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1150":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1152":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U1154":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U1156":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U1158":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1160":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1151":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1153":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1155":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1157":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1159":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1151.out","add_all__U1161.in0"],
          ["mul_d1__U1153.out","add_all__U1161.in1"],
          ["add_all__U1162.in0","add_all__U1161.out"],
          ["mul_d2__U1155.out","add_all__U1162.in1"],
          ["add_all__U1163.in0","add_all__U1162.out"],
          ["mul_d3__U1157.out","add_all__U1163.in1"],
          ["add_all__U1164.in0","add_all__U1163.out"],
          ["mul_d4__U1159.out","add_all__U1164.in1"],
          ["add_all__U1165.in0","add_all__U1164.out"],
          ["const_term_U1160.out","add_all__U1165.in1"],
          ["self.out","add_all__U1165.out"],
          ["mul_d0__U1151.in0","coeff_0_U1150.out"],
          ["mul_d1__U1153.in0","coeff_1_U1152.out"],
          ["mul_d2__U1155.in0","coeff_2_U1154.out"],
          ["mul_d3__U1157.in0","coeff_3_U1156.out"],
          ["mul_d4__U1159.in0","coeff_4_U1158.out"],
          ["self.d.0","mul_d0__U1151.in1"],
          ["self.d.1","mul_d1__U1153.in1"],
          ["self.d.2","mul_d2__U1155.in1"],
          ["self.d.3","mul_d3__U1157.in1"],
          ["self.d.4","mul_d4__U1159.in1"]
        ]
      },
      "aff__U1167":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1179":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1180":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1181":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1182":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1183":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1168":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1170":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U1172":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U1174":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U1176":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1178":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1169":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1171":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1173":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1175":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1177":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1169.out","add_all__U1179.in0"],
          ["mul_d1__U1171.out","add_all__U1179.in1"],
          ["add_all__U1180.in0","add_all__U1179.out"],
          ["mul_d2__U1173.out","add_all__U1180.in1"],
          ["add_all__U1181.in0","add_all__U1180.out"],
          ["mul_d3__U1175.out","add_all__U1181.in1"],
          ["add_all__U1182.in0","add_all__U1181.out"],
          ["mul_d4__U1177.out","add_all__U1182.in1"],
          ["add_all__U1183.in0","add_all__U1182.out"],
          ["const_term_U1178.out","add_all__U1183.in1"],
          ["self.out","add_all__U1183.out"],
          ["mul_d0__U1169.in0","coeff_0_U1168.out"],
          ["mul_d1__U1171.in0","coeff_1_U1170.out"],
          ["mul_d2__U1173.in0","coeff_2_U1172.out"],
          ["mul_d3__U1175.in0","coeff_3_U1174.out"],
          ["mul_d4__U1177.in0","coeff_4_U1176.out"],
          ["self.d.0","mul_d0__U1169.in1"],
          ["self.d.1","mul_d1__U1171.in1"],
          ["self.d.2","mul_d2__U1173.in1"],
          ["self.d.3","mul_d3__U1175.in1"],
          ["self.d.4","mul_d4__U1177.in1"]
        ]
      },
      "aff__U1189":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1201":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1202":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1203":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1204":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1205":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1190":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1192":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U1194":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U1196":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U1198":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1200":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1191":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1193":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1195":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1197":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1199":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1191.out","add_all__U1201.in0"],
          ["mul_d1__U1193.out","add_all__U1201.in1"],
          ["add_all__U1202.in0","add_all__U1201.out"],
          ["mul_d2__U1195.out","add_all__U1202.in1"],
          ["add_all__U1203.in0","add_all__U1202.out"],
          ["mul_d3__U1197.out","add_all__U1203.in1"],
          ["add_all__U1204.in0","add_all__U1203.out"],
          ["mul_d4__U1199.out","add_all__U1204.in1"],
          ["add_all__U1205.in0","add_all__U1204.out"],
          ["const_term_U1200.out","add_all__U1205.in1"],
          ["self.out","add_all__U1205.out"],
          ["mul_d0__U1191.in0","coeff_0_U1190.out"],
          ["mul_d1__U1193.in0","coeff_1_U1192.out"],
          ["mul_d2__U1195.in0","coeff_2_U1194.out"],
          ["mul_d3__U1197.in0","coeff_3_U1196.out"],
          ["mul_d4__U1199.in0","coeff_4_U1198.out"],
          ["self.d.0","mul_d0__U1191.in1"],
          ["self.d.1","mul_d1__U1193.in1"],
          ["self.d.2","mul_d2__U1195.in1"],
          ["self.d.3","mul_d3__U1197.in1"],
          ["self.d.4","mul_d4__U1199.in1"]
        ]
      },
      "aff__U1207":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1219":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1220":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1221":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1222":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1223":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1208":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1210":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U1212":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U1214":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U1216":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "const_term_U1218":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1209":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1211":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1213":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1215":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1217":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1209.out","add_all__U1219.in0"],
          ["mul_d1__U1211.out","add_all__U1219.in1"],
          ["add_all__U1220.in0","add_all__U1219.out"],
          ["mul_d2__U1213.out","add_all__U1220.in1"],
          ["add_all__U1221.in0","add_all__U1220.out"],
          ["mul_d3__U1215.out","add_all__U1221.in1"],
          ["add_all__U1222.in0","add_all__U1221.out"],
          ["mul_d4__U1217.out","add_all__U1222.in1"],
          ["add_all__U1223.in0","add_all__U1222.out"],
          ["const_term_U1218.out","add_all__U1223.in1"],
          ["self.out","add_all__U1223.out"],
          ["mul_d0__U1209.in0","coeff_0_U1208.out"],
          ["mul_d1__U1211.in0","coeff_1_U1210.out"],
          ["mul_d2__U1213.in0","coeff_2_U1212.out"],
          ["mul_d3__U1215.in0","coeff_3_U1214.out"],
          ["mul_d4__U1217.in0","coeff_4_U1216.out"],
          ["self.d.0","mul_d0__U1209.in1"],
          ["self.d.1","mul_d1__U1211.in1"],
          ["self.d.2","mul_d2__U1213.in1"],
          ["self.d.3","mul_d3__U1215.in1"],
          ["self.d.4","mul_d4__U1217.in1"]
        ]
      },
      "aff__U1229":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1241":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1242":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1243":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1244":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1245":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1230":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1232":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U1234":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U1236":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U1238":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1240":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1231":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1233":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1235":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1237":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1239":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1231.out","add_all__U1241.in0"],
          ["mul_d1__U1233.out","add_all__U1241.in1"],
          ["add_all__U1242.in0","add_all__U1241.out"],
          ["mul_d2__U1235.out","add_all__U1242.in1"],
          ["add_all__U1243.in0","add_all__U1242.out"],
          ["mul_d3__U1237.out","add_all__U1243.in1"],
          ["add_all__U1244.in0","add_all__U1243.out"],
          ["mul_d4__U1239.out","add_all__U1244.in1"],
          ["add_all__U1245.in0","add_all__U1244.out"],
          ["const_term_U1240.out","add_all__U1245.in1"],
          ["self.out","add_all__U1245.out"],
          ["mul_d0__U1231.in0","coeff_0_U1230.out"],
          ["mul_d1__U1233.in0","coeff_1_U1232.out"],
          ["mul_d2__U1235.in0","coeff_2_U1234.out"],
          ["mul_d3__U1237.in0","coeff_3_U1236.out"],
          ["mul_d4__U1239.in0","coeff_4_U1238.out"],
          ["self.d.0","mul_d0__U1231.in1"],
          ["self.d.1","mul_d1__U1233.in1"],
          ["self.d.2","mul_d2__U1235.in1"],
          ["self.d.3","mul_d3__U1237.in1"],
          ["self.d.4","mul_d4__U1239.in1"]
        ]
      },
      "aff__U1247":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1259":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1260":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1261":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1262":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1263":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1248":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1250":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U1252":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U1254":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U1256":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1258":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "mul_d0__U1249":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1251":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1253":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1255":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1257":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1249.out","add_all__U1259.in0"],
          ["mul_d1__U1251.out","add_all__U1259.in1"],
          ["add_all__U1260.in0","add_all__U1259.out"],
          ["mul_d2__U1253.out","add_all__U1260.in1"],
          ["add_all__U1261.in0","add_all__U1260.out"],
          ["mul_d3__U1255.out","add_all__U1261.in1"],
          ["add_all__U1262.in0","add_all__U1261.out"],
          ["mul_d4__U1257.out","add_all__U1262.in1"],
          ["add_all__U1263.in0","add_all__U1262.out"],
          ["const_term_U1258.out","add_all__U1263.in1"],
          ["self.out","add_all__U1263.out"],
          ["mul_d0__U1249.in0","coeff_0_U1248.out"],
          ["mul_d1__U1251.in0","coeff_1_U1250.out"],
          ["mul_d2__U1253.in0","coeff_2_U1252.out"],
          ["mul_d3__U1255.in0","coeff_3_U1254.out"],
          ["mul_d4__U1257.in0","coeff_4_U1256.out"],
          ["self.d.0","mul_d0__U1249.in1"],
          ["self.d.1","mul_d1__U1251.in1"],
          ["self.d.2","mul_d2__U1253.in1"],
          ["self.d.3","mul_d3__U1255.in1"],
          ["self.d.4","mul_d4__U1257.in1"]
        ]
      },
      "aff__U1269":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1281":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1282":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1283":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1284":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1285":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1270":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1272":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U1274":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U1276":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U1278":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1280":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1271":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1273":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1275":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1277":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1279":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1271.out","add_all__U1281.in0"],
          ["mul_d1__U1273.out","add_all__U1281.in1"],
          ["add_all__U1282.in0","add_all__U1281.out"],
          ["mul_d2__U1275.out","add_all__U1282.in1"],
          ["add_all__U1283.in0","add_all__U1282.out"],
          ["mul_d3__U1277.out","add_all__U1283.in1"],
          ["add_all__U1284.in0","add_all__U1283.out"],
          ["mul_d4__U1279.out","add_all__U1284.in1"],
          ["add_all__U1285.in0","add_all__U1284.out"],
          ["const_term_U1280.out","add_all__U1285.in1"],
          ["self.out","add_all__U1285.out"],
          ["mul_d0__U1271.in0","coeff_0_U1270.out"],
          ["mul_d1__U1273.in0","coeff_1_U1272.out"],
          ["mul_d2__U1275.in0","coeff_2_U1274.out"],
          ["mul_d3__U1277.in0","coeff_3_U1276.out"],
          ["mul_d4__U1279.in0","coeff_4_U1278.out"],
          ["self.d.0","mul_d0__U1271.in1"],
          ["self.d.1","mul_d1__U1273.in1"],
          ["self.d.2","mul_d2__U1275.in1"],
          ["self.d.3","mul_d3__U1277.in1"],
          ["self.d.4","mul_d4__U1279.in1"]
        ]
      },
      "aff__U1287":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1299":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1300":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1301":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1302":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1303":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1288":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1290":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U1292":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U1294":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U1296":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "const_term_U1298":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1289":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1291":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1293":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1295":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1297":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1289.out","add_all__U1299.in0"],
          ["mul_d1__U1291.out","add_all__U1299.in1"],
          ["add_all__U1300.in0","add_all__U1299.out"],
          ["mul_d2__U1293.out","add_all__U1300.in1"],
          ["add_all__U1301.in0","add_all__U1300.out"],
          ["mul_d3__U1295.out","add_all__U1301.in1"],
          ["add_all__U1302.in0","add_all__U1301.out"],
          ["mul_d4__U1297.out","add_all__U1302.in1"],
          ["add_all__U1303.in0","add_all__U1302.out"],
          ["const_term_U1298.out","add_all__U1303.in1"],
          ["self.out","add_all__U1303.out"],
          ["mul_d0__U1289.in0","coeff_0_U1288.out"],
          ["mul_d1__U1291.in0","coeff_1_U1290.out"],
          ["mul_d2__U1293.in0","coeff_2_U1292.out"],
          ["mul_d3__U1295.in0","coeff_3_U1294.out"],
          ["mul_d4__U1297.in0","coeff_4_U1296.out"],
          ["self.d.0","mul_d0__U1289.in1"],
          ["self.d.1","mul_d1__U1291.in1"],
          ["self.d.2","mul_d2__U1293.in1"],
          ["self.d.3","mul_d3__U1295.in1"],
          ["self.d.4","mul_d4__U1297.in1"]
        ]
      },
      "aff__U130":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U142":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U143":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U144":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U145":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U146":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U131":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U133":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U135":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U137":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U139":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U141":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U132":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U134":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U136":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U138":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U140":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U132.out","add_all__U142.in0"],
          ["mul_d1__U134.out","add_all__U142.in1"],
          ["add_all__U143.in0","add_all__U142.out"],
          ["mul_d2__U136.out","add_all__U143.in1"],
          ["add_all__U144.in0","add_all__U143.out"],
          ["mul_d3__U138.out","add_all__U144.in1"],
          ["add_all__U145.in0","add_all__U144.out"],
          ["mul_d4__U140.out","add_all__U145.in1"],
          ["add_all__U146.in0","add_all__U145.out"],
          ["const_term_U141.out","add_all__U146.in1"],
          ["self.out","add_all__U146.out"],
          ["mul_d0__U132.in0","coeff_0_U131.out"],
          ["mul_d1__U134.in0","coeff_1_U133.out"],
          ["mul_d2__U136.in0","coeff_2_U135.out"],
          ["mul_d3__U138.in0","coeff_3_U137.out"],
          ["mul_d4__U140.in0","coeff_4_U139.out"],
          ["self.d.0","mul_d0__U132.in1"],
          ["self.d.1","mul_d1__U134.in1"],
          ["self.d.2","mul_d2__U136.in1"],
          ["self.d.3","mul_d3__U138.in1"],
          ["self.d.4","mul_d4__U140.in1"]
        ]
      },
      "aff__U1309":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1321":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1322":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1323":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1324":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1325":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1310":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1312":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U1314":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U1316":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U1318":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1320":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1311":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1313":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1315":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1317":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1319":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1311.out","add_all__U1321.in0"],
          ["mul_d1__U1313.out","add_all__U1321.in1"],
          ["add_all__U1322.in0","add_all__U1321.out"],
          ["mul_d2__U1315.out","add_all__U1322.in1"],
          ["add_all__U1323.in0","add_all__U1322.out"],
          ["mul_d3__U1317.out","add_all__U1323.in1"],
          ["add_all__U1324.in0","add_all__U1323.out"],
          ["mul_d4__U1319.out","add_all__U1324.in1"],
          ["add_all__U1325.in0","add_all__U1324.out"],
          ["const_term_U1320.out","add_all__U1325.in1"],
          ["self.out","add_all__U1325.out"],
          ["mul_d0__U1311.in0","coeff_0_U1310.out"],
          ["mul_d1__U1313.in0","coeff_1_U1312.out"],
          ["mul_d2__U1315.in0","coeff_2_U1314.out"],
          ["mul_d3__U1317.in0","coeff_3_U1316.out"],
          ["mul_d4__U1319.in0","coeff_4_U1318.out"],
          ["self.d.0","mul_d0__U1311.in1"],
          ["self.d.1","mul_d1__U1313.in1"],
          ["self.d.2","mul_d2__U1315.in1"],
          ["self.d.3","mul_d3__U1317.in1"],
          ["self.d.4","mul_d4__U1319.in1"]
        ]
      },
      "aff__U1327":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1339":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1340":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1341":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1342":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1343":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1328":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1330":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U1332":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U1334":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U1336":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1338":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_d0__U1329":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1331":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1333":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1335":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1337":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1329.out","add_all__U1339.in0"],
          ["mul_d1__U1331.out","add_all__U1339.in1"],
          ["add_all__U1340.in0","add_all__U1339.out"],
          ["mul_d2__U1333.out","add_all__U1340.in1"],
          ["add_all__U1341.in0","add_all__U1340.out"],
          ["mul_d3__U1335.out","add_all__U1341.in1"],
          ["add_all__U1342.in0","add_all__U1341.out"],
          ["mul_d4__U1337.out","add_all__U1342.in1"],
          ["add_all__U1343.in0","add_all__U1342.out"],
          ["const_term_U1338.out","add_all__U1343.in1"],
          ["self.out","add_all__U1343.out"],
          ["mul_d0__U1329.in0","coeff_0_U1328.out"],
          ["mul_d1__U1331.in0","coeff_1_U1330.out"],
          ["mul_d2__U1333.in0","coeff_2_U1332.out"],
          ["mul_d3__U1335.in0","coeff_3_U1334.out"],
          ["mul_d4__U1337.in0","coeff_4_U1336.out"],
          ["self.d.0","mul_d0__U1329.in1"],
          ["self.d.1","mul_d1__U1331.in1"],
          ["self.d.2","mul_d2__U1333.in1"],
          ["self.d.3","mul_d3__U1335.in1"],
          ["self.d.4","mul_d4__U1337.in1"]
        ]
      },
      "aff__U1349":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1361":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1362":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1363":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1364":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1365":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1350":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1352":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U1354":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U1356":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U1358":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1360":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1351":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1353":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1355":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1357":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1359":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1351.out","add_all__U1361.in0"],
          ["mul_d1__U1353.out","add_all__U1361.in1"],
          ["add_all__U1362.in0","add_all__U1361.out"],
          ["mul_d2__U1355.out","add_all__U1362.in1"],
          ["add_all__U1363.in0","add_all__U1362.out"],
          ["mul_d3__U1357.out","add_all__U1363.in1"],
          ["add_all__U1364.in0","add_all__U1363.out"],
          ["mul_d4__U1359.out","add_all__U1364.in1"],
          ["add_all__U1365.in0","add_all__U1364.out"],
          ["const_term_U1360.out","add_all__U1365.in1"],
          ["self.out","add_all__U1365.out"],
          ["mul_d0__U1351.in0","coeff_0_U1350.out"],
          ["mul_d1__U1353.in0","coeff_1_U1352.out"],
          ["mul_d2__U1355.in0","coeff_2_U1354.out"],
          ["mul_d3__U1357.in0","coeff_3_U1356.out"],
          ["mul_d4__U1359.in0","coeff_4_U1358.out"],
          ["self.d.0","mul_d0__U1351.in1"],
          ["self.d.1","mul_d1__U1353.in1"],
          ["self.d.2","mul_d2__U1355.in1"],
          ["self.d.3","mul_d3__U1357.in1"],
          ["self.d.4","mul_d4__U1359.in1"]
        ]
      },
      "aff__U1367":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1379":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1380":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1381":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1382":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1383":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1368":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1370":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U1372":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U1374":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U1376":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "const_term_U1378":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1369":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1371":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1373":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1375":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1377":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1369.out","add_all__U1379.in0"],
          ["mul_d1__U1371.out","add_all__U1379.in1"],
          ["add_all__U1380.in0","add_all__U1379.out"],
          ["mul_d2__U1373.out","add_all__U1380.in1"],
          ["add_all__U1381.in0","add_all__U1380.out"],
          ["mul_d3__U1375.out","add_all__U1381.in1"],
          ["add_all__U1382.in0","add_all__U1381.out"],
          ["mul_d4__U1377.out","add_all__U1382.in1"],
          ["add_all__U1383.in0","add_all__U1382.out"],
          ["const_term_U1378.out","add_all__U1383.in1"],
          ["self.out","add_all__U1383.out"],
          ["mul_d0__U1369.in0","coeff_0_U1368.out"],
          ["mul_d1__U1371.in0","coeff_1_U1370.out"],
          ["mul_d2__U1373.in0","coeff_2_U1372.out"],
          ["mul_d3__U1375.in0","coeff_3_U1374.out"],
          ["mul_d4__U1377.in0","coeff_4_U1376.out"],
          ["self.d.0","mul_d0__U1369.in1"],
          ["self.d.1","mul_d1__U1371.in1"],
          ["self.d.2","mul_d2__U1373.in1"],
          ["self.d.3","mul_d3__U1375.in1"],
          ["self.d.4","mul_d4__U1377.in1"]
        ]
      },
      "aff__U1389":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1401":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1402":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1403":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1404":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1405":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1390":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1392":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U1394":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U1396":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U1398":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1400":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1391":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1393":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1395":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1397":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1399":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1391.out","add_all__U1401.in0"],
          ["mul_d1__U1393.out","add_all__U1401.in1"],
          ["add_all__U1402.in0","add_all__U1401.out"],
          ["mul_d2__U1395.out","add_all__U1402.in1"],
          ["add_all__U1403.in0","add_all__U1402.out"],
          ["mul_d3__U1397.out","add_all__U1403.in1"],
          ["add_all__U1404.in0","add_all__U1403.out"],
          ["mul_d4__U1399.out","add_all__U1404.in1"],
          ["add_all__U1405.in0","add_all__U1404.out"],
          ["const_term_U1400.out","add_all__U1405.in1"],
          ["self.out","add_all__U1405.out"],
          ["mul_d0__U1391.in0","coeff_0_U1390.out"],
          ["mul_d1__U1393.in0","coeff_1_U1392.out"],
          ["mul_d2__U1395.in0","coeff_2_U1394.out"],
          ["mul_d3__U1397.in0","coeff_3_U1396.out"],
          ["mul_d4__U1399.in0","coeff_4_U1398.out"],
          ["self.d.0","mul_d0__U1391.in1"],
          ["self.d.1","mul_d1__U1393.in1"],
          ["self.d.2","mul_d2__U1395.in1"],
          ["self.d.3","mul_d3__U1397.in1"],
          ["self.d.4","mul_d4__U1399.in1"]
        ]
      },
      "aff__U1407":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1419":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1420":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1421":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1422":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1423":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1408":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1410":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U1412":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U1414":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U1416":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1418":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "mul_d0__U1409":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1411":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1413":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1415":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1417":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1409.out","add_all__U1419.in0"],
          ["mul_d1__U1411.out","add_all__U1419.in1"],
          ["add_all__U1420.in0","add_all__U1419.out"],
          ["mul_d2__U1413.out","add_all__U1420.in1"],
          ["add_all__U1421.in0","add_all__U1420.out"],
          ["mul_d3__U1415.out","add_all__U1421.in1"],
          ["add_all__U1422.in0","add_all__U1421.out"],
          ["mul_d4__U1417.out","add_all__U1422.in1"],
          ["add_all__U1423.in0","add_all__U1422.out"],
          ["const_term_U1418.out","add_all__U1423.in1"],
          ["self.out","add_all__U1423.out"],
          ["mul_d0__U1409.in0","coeff_0_U1408.out"],
          ["mul_d1__U1411.in0","coeff_1_U1410.out"],
          ["mul_d2__U1413.in0","coeff_2_U1412.out"],
          ["mul_d3__U1415.in0","coeff_3_U1414.out"],
          ["mul_d4__U1417.in0","coeff_4_U1416.out"],
          ["self.d.0","mul_d0__U1409.in1"],
          ["self.d.1","mul_d1__U1411.in1"],
          ["self.d.2","mul_d2__U1413.in1"],
          ["self.d.3","mul_d3__U1415.in1"],
          ["self.d.4","mul_d4__U1417.in1"]
        ]
      },
      "aff__U1429":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1441":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1442":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1443":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1444":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1445":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1430":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1432":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U1434":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U1436":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U1438":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1440":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1431":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1433":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1435":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1437":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1439":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1431.out","add_all__U1441.in0"],
          ["mul_d1__U1433.out","add_all__U1441.in1"],
          ["add_all__U1442.in0","add_all__U1441.out"],
          ["mul_d2__U1435.out","add_all__U1442.in1"],
          ["add_all__U1443.in0","add_all__U1442.out"],
          ["mul_d3__U1437.out","add_all__U1443.in1"],
          ["add_all__U1444.in0","add_all__U1443.out"],
          ["mul_d4__U1439.out","add_all__U1444.in1"],
          ["add_all__U1445.in0","add_all__U1444.out"],
          ["const_term_U1440.out","add_all__U1445.in1"],
          ["self.out","add_all__U1445.out"],
          ["mul_d0__U1431.in0","coeff_0_U1430.out"],
          ["mul_d1__U1433.in0","coeff_1_U1432.out"],
          ["mul_d2__U1435.in0","coeff_2_U1434.out"],
          ["mul_d3__U1437.in0","coeff_3_U1436.out"],
          ["mul_d4__U1439.in0","coeff_4_U1438.out"],
          ["self.d.0","mul_d0__U1431.in1"],
          ["self.d.1","mul_d1__U1433.in1"],
          ["self.d.2","mul_d2__U1435.in1"],
          ["self.d.3","mul_d3__U1437.in1"],
          ["self.d.4","mul_d4__U1439.in1"]
        ]
      },
      "aff__U1447":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1459":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1460":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1461":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1462":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1463":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1448":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1450":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U1452":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U1454":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U1456":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "const_term_U1458":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1449":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1451":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1453":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1455":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1457":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1449.out","add_all__U1459.in0"],
          ["mul_d1__U1451.out","add_all__U1459.in1"],
          ["add_all__U1460.in0","add_all__U1459.out"],
          ["mul_d2__U1453.out","add_all__U1460.in1"],
          ["add_all__U1461.in0","add_all__U1460.out"],
          ["mul_d3__U1455.out","add_all__U1461.in1"],
          ["add_all__U1462.in0","add_all__U1461.out"],
          ["mul_d4__U1457.out","add_all__U1462.in1"],
          ["add_all__U1463.in0","add_all__U1462.out"],
          ["const_term_U1458.out","add_all__U1463.in1"],
          ["self.out","add_all__U1463.out"],
          ["mul_d0__U1449.in0","coeff_0_U1448.out"],
          ["mul_d1__U1451.in0","coeff_1_U1450.out"],
          ["mul_d2__U1453.in0","coeff_2_U1452.out"],
          ["mul_d3__U1455.in0","coeff_3_U1454.out"],
          ["mul_d4__U1457.in0","coeff_4_U1456.out"],
          ["self.d.0","mul_d0__U1449.in1"],
          ["self.d.1","mul_d1__U1451.in1"],
          ["self.d.2","mul_d2__U1453.in1"],
          ["self.d.3","mul_d3__U1455.in1"],
          ["self.d.4","mul_d4__U1457.in1"]
        ]
      },
      "aff__U1469":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1481":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1482":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1483":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1484":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1485":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1470":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1472":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U1474":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U1476":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U1478":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1480":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1471":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1473":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1475":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1477":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1479":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1471.out","add_all__U1481.in0"],
          ["mul_d1__U1473.out","add_all__U1481.in1"],
          ["add_all__U1482.in0","add_all__U1481.out"],
          ["mul_d2__U1475.out","add_all__U1482.in1"],
          ["add_all__U1483.in0","add_all__U1482.out"],
          ["mul_d3__U1477.out","add_all__U1483.in1"],
          ["add_all__U1484.in0","add_all__U1483.out"],
          ["mul_d4__U1479.out","add_all__U1484.in1"],
          ["add_all__U1485.in0","add_all__U1484.out"],
          ["const_term_U1480.out","add_all__U1485.in1"],
          ["self.out","add_all__U1485.out"],
          ["mul_d0__U1471.in0","coeff_0_U1470.out"],
          ["mul_d1__U1473.in0","coeff_1_U1472.out"],
          ["mul_d2__U1475.in0","coeff_2_U1474.out"],
          ["mul_d3__U1477.in0","coeff_3_U1476.out"],
          ["mul_d4__U1479.in0","coeff_4_U1478.out"],
          ["self.d.0","mul_d0__U1471.in1"],
          ["self.d.1","mul_d1__U1473.in1"],
          ["self.d.2","mul_d2__U1475.in1"],
          ["self.d.3","mul_d3__U1477.in1"],
          ["self.d.4","mul_d4__U1479.in1"]
        ]
      },
      "aff__U1487":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1499":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1500":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1501":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1502":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1503":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1488":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1490":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U1492":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U1494":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U1496":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1498":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0004"]}
          },
          "mul_d0__U1489":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1491":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1493":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1495":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1497":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1489.out","add_all__U1499.in0"],
          ["mul_d1__U1491.out","add_all__U1499.in1"],
          ["add_all__U1500.in0","add_all__U1499.out"],
          ["mul_d2__U1493.out","add_all__U1500.in1"],
          ["add_all__U1501.in0","add_all__U1500.out"],
          ["mul_d3__U1495.out","add_all__U1501.in1"],
          ["add_all__U1502.in0","add_all__U1501.out"],
          ["mul_d4__U1497.out","add_all__U1502.in1"],
          ["add_all__U1503.in0","add_all__U1502.out"],
          ["const_term_U1498.out","add_all__U1503.in1"],
          ["self.out","add_all__U1503.out"],
          ["mul_d0__U1489.in0","coeff_0_U1488.out"],
          ["mul_d1__U1491.in0","coeff_1_U1490.out"],
          ["mul_d2__U1493.in0","coeff_2_U1492.out"],
          ["mul_d3__U1495.in0","coeff_3_U1494.out"],
          ["mul_d4__U1497.in0","coeff_4_U1496.out"],
          ["self.d.0","mul_d0__U1489.in1"],
          ["self.d.1","mul_d1__U1491.in1"],
          ["self.d.2","mul_d2__U1493.in1"],
          ["self.d.3","mul_d3__U1495.in1"],
          ["self.d.4","mul_d4__U1497.in1"]
        ]
      },
      "aff__U1509":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1521":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1522":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1523":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1524":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1525":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1510":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1512":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U1514":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U1516":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U1518":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1520":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1511":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1513":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1515":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1517":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1519":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1511.out","add_all__U1521.in0"],
          ["mul_d1__U1513.out","add_all__U1521.in1"],
          ["add_all__U1522.in0","add_all__U1521.out"],
          ["mul_d2__U1515.out","add_all__U1522.in1"],
          ["add_all__U1523.in0","add_all__U1522.out"],
          ["mul_d3__U1517.out","add_all__U1523.in1"],
          ["add_all__U1524.in0","add_all__U1523.out"],
          ["mul_d4__U1519.out","add_all__U1524.in1"],
          ["add_all__U1525.in0","add_all__U1524.out"],
          ["const_term_U1520.out","add_all__U1525.in1"],
          ["self.out","add_all__U1525.out"],
          ["mul_d0__U1511.in0","coeff_0_U1510.out"],
          ["mul_d1__U1513.in0","coeff_1_U1512.out"],
          ["mul_d2__U1515.in0","coeff_2_U1514.out"],
          ["mul_d3__U1517.in0","coeff_3_U1516.out"],
          ["mul_d4__U1519.in0","coeff_4_U1518.out"],
          ["self.d.0","mul_d0__U1511.in1"],
          ["self.d.1","mul_d1__U1513.in1"],
          ["self.d.2","mul_d2__U1515.in1"],
          ["self.d.3","mul_d3__U1517.in1"],
          ["self.d.4","mul_d4__U1519.in1"]
        ]
      },
      "aff__U152":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U162":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U163":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U164":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U165":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U153":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U155":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U157":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U159":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "const_term_U161":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U154":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U156":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U158":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U160":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U154.out","add_all__U162.in0"],
          ["mul_d1__U156.out","add_all__U162.in1"],
          ["add_all__U163.in0","add_all__U162.out"],
          ["mul_d2__U158.out","add_all__U163.in1"],
          ["add_all__U164.in0","add_all__U163.out"],
          ["mul_d3__U160.out","add_all__U164.in1"],
          ["add_all__U165.in0","add_all__U164.out"],
          ["const_term_U161.out","add_all__U165.in1"],
          ["self.out","add_all__U165.out"],
          ["mul_d0__U154.in0","coeff_0_U153.out"],
          ["mul_d1__U156.in0","coeff_1_U155.out"],
          ["mul_d2__U158.in0","coeff_2_U157.out"],
          ["mul_d3__U160.in0","coeff_3_U159.out"],
          ["self.d.0","mul_d0__U154.in1"],
          ["self.d.1","mul_d1__U156.in1"],
          ["self.d.2","mul_d2__U158.in1"],
          ["self.d.3","mul_d3__U160.in1"]
        ]
      },
      "aff__U1527":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1539":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1540":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1541":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1542":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1543":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1528":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1530":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U1532":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U1534":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U1536":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "const_term_U1538":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1529":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1531":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1533":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1535":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1537":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1529.out","add_all__U1539.in0"],
          ["mul_d1__U1531.out","add_all__U1539.in1"],
          ["add_all__U1540.in0","add_all__U1539.out"],
          ["mul_d2__U1533.out","add_all__U1540.in1"],
          ["add_all__U1541.in0","add_all__U1540.out"],
          ["mul_d3__U1535.out","add_all__U1541.in1"],
          ["add_all__U1542.in0","add_all__U1541.out"],
          ["mul_d4__U1537.out","add_all__U1542.in1"],
          ["add_all__U1543.in0","add_all__U1542.out"],
          ["const_term_U1538.out","add_all__U1543.in1"],
          ["self.out","add_all__U1543.out"],
          ["mul_d0__U1529.in0","coeff_0_U1528.out"],
          ["mul_d1__U1531.in0","coeff_1_U1530.out"],
          ["mul_d2__U1533.in0","coeff_2_U1532.out"],
          ["mul_d3__U1535.in0","coeff_3_U1534.out"],
          ["mul_d4__U1537.in0","coeff_4_U1536.out"],
          ["self.d.0","mul_d0__U1529.in1"],
          ["self.d.1","mul_d1__U1531.in1"],
          ["self.d.2","mul_d2__U1533.in1"],
          ["self.d.3","mul_d3__U1535.in1"],
          ["self.d.4","mul_d4__U1537.in1"]
        ]
      },
      "aff__U1549":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1561":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1562":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1563":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1564":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1565":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1550":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1552":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U1554":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U1556":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U1558":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1560":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1551":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1553":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1555":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1557":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1559":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1551.out","add_all__U1561.in0"],
          ["mul_d1__U1553.out","add_all__U1561.in1"],
          ["add_all__U1562.in0","add_all__U1561.out"],
          ["mul_d2__U1555.out","add_all__U1562.in1"],
          ["add_all__U1563.in0","add_all__U1562.out"],
          ["mul_d3__U1557.out","add_all__U1563.in1"],
          ["add_all__U1564.in0","add_all__U1563.out"],
          ["mul_d4__U1559.out","add_all__U1564.in1"],
          ["add_all__U1565.in0","add_all__U1564.out"],
          ["const_term_U1560.out","add_all__U1565.in1"],
          ["self.out","add_all__U1565.out"],
          ["mul_d0__U1551.in0","coeff_0_U1550.out"],
          ["mul_d1__U1553.in0","coeff_1_U1552.out"],
          ["mul_d2__U1555.in0","coeff_2_U1554.out"],
          ["mul_d3__U1557.in0","coeff_3_U1556.out"],
          ["mul_d4__U1559.in0","coeff_4_U1558.out"],
          ["self.d.0","mul_d0__U1551.in1"],
          ["self.d.1","mul_d1__U1553.in1"],
          ["self.d.2","mul_d2__U1555.in1"],
          ["self.d.3","mul_d3__U1557.in1"],
          ["self.d.4","mul_d4__U1559.in1"]
        ]
      },
      "aff__U1567":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1579":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1580":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1581":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1582":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1583":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1568":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1570":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U1572":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U1574":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U1576":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1578":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0005"]}
          },
          "mul_d0__U1569":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1571":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1573":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1575":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1577":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1569.out","add_all__U1579.in0"],
          ["mul_d1__U1571.out","add_all__U1579.in1"],
          ["add_all__U1580.in0","add_all__U1579.out"],
          ["mul_d2__U1573.out","add_all__U1580.in1"],
          ["add_all__U1581.in0","add_all__U1580.out"],
          ["mul_d3__U1575.out","add_all__U1581.in1"],
          ["add_all__U1582.in0","add_all__U1581.out"],
          ["mul_d4__U1577.out","add_all__U1582.in1"],
          ["add_all__U1583.in0","add_all__U1582.out"],
          ["const_term_U1578.out","add_all__U1583.in1"],
          ["self.out","add_all__U1583.out"],
          ["mul_d0__U1569.in0","coeff_0_U1568.out"],
          ["mul_d1__U1571.in0","coeff_1_U1570.out"],
          ["mul_d2__U1573.in0","coeff_2_U1572.out"],
          ["mul_d3__U1575.in0","coeff_3_U1574.out"],
          ["mul_d4__U1577.in0","coeff_4_U1576.out"],
          ["self.d.0","mul_d0__U1569.in1"],
          ["self.d.1","mul_d1__U1571.in1"],
          ["self.d.2","mul_d2__U1573.in1"],
          ["self.d.3","mul_d3__U1575.in1"],
          ["self.d.4","mul_d4__U1577.in1"]
        ]
      },
      "aff__U1589":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1601":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1602":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1603":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1604":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1605":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1590":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1592":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U1594":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U1596":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U1598":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1600":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1591":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1593":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1595":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1597":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1599":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1591.out","add_all__U1601.in0"],
          ["mul_d1__U1593.out","add_all__U1601.in1"],
          ["add_all__U1602.in0","add_all__U1601.out"],
          ["mul_d2__U1595.out","add_all__U1602.in1"],
          ["add_all__U1603.in0","add_all__U1602.out"],
          ["mul_d3__U1597.out","add_all__U1603.in1"],
          ["add_all__U1604.in0","add_all__U1603.out"],
          ["mul_d4__U1599.out","add_all__U1604.in1"],
          ["add_all__U1605.in0","add_all__U1604.out"],
          ["const_term_U1600.out","add_all__U1605.in1"],
          ["self.out","add_all__U1605.out"],
          ["mul_d0__U1591.in0","coeff_0_U1590.out"],
          ["mul_d1__U1593.in0","coeff_1_U1592.out"],
          ["mul_d2__U1595.in0","coeff_2_U1594.out"],
          ["mul_d3__U1597.in0","coeff_3_U1596.out"],
          ["mul_d4__U1599.in0","coeff_4_U1598.out"],
          ["self.d.0","mul_d0__U1591.in1"],
          ["self.d.1","mul_d1__U1593.in1"],
          ["self.d.2","mul_d2__U1595.in1"],
          ["self.d.3","mul_d3__U1597.in1"],
          ["self.d.4","mul_d4__U1599.in1"]
        ]
      },
      "aff__U1607":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1619":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1620":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1621":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1622":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1623":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1608":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1610":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U1612":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U1614":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U1616":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "const_term_U1618":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1609":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1611":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1613":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1615":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1617":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1609.out","add_all__U1619.in0"],
          ["mul_d1__U1611.out","add_all__U1619.in1"],
          ["add_all__U1620.in0","add_all__U1619.out"],
          ["mul_d2__U1613.out","add_all__U1620.in1"],
          ["add_all__U1621.in0","add_all__U1620.out"],
          ["mul_d3__U1615.out","add_all__U1621.in1"],
          ["add_all__U1622.in0","add_all__U1621.out"],
          ["mul_d4__U1617.out","add_all__U1622.in1"],
          ["add_all__U1623.in0","add_all__U1622.out"],
          ["const_term_U1618.out","add_all__U1623.in1"],
          ["self.out","add_all__U1623.out"],
          ["mul_d0__U1609.in0","coeff_0_U1608.out"],
          ["mul_d1__U1611.in0","coeff_1_U1610.out"],
          ["mul_d2__U1613.in0","coeff_2_U1612.out"],
          ["mul_d3__U1615.in0","coeff_3_U1614.out"],
          ["mul_d4__U1617.in0","coeff_4_U1616.out"],
          ["self.d.0","mul_d0__U1609.in1"],
          ["self.d.1","mul_d1__U1611.in1"],
          ["self.d.2","mul_d2__U1613.in1"],
          ["self.d.3","mul_d3__U1615.in1"],
          ["self.d.4","mul_d4__U1617.in1"]
        ]
      },
      "aff__U1629":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1641":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1642":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1643":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1644":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1645":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1630":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1632":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U1634":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U1636":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U1638":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1640":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1631":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1633":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1635":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1637":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1639":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1631.out","add_all__U1641.in0"],
          ["mul_d1__U1633.out","add_all__U1641.in1"],
          ["add_all__U1642.in0","add_all__U1641.out"],
          ["mul_d2__U1635.out","add_all__U1642.in1"],
          ["add_all__U1643.in0","add_all__U1642.out"],
          ["mul_d3__U1637.out","add_all__U1643.in1"],
          ["add_all__U1644.in0","add_all__U1643.out"],
          ["mul_d4__U1639.out","add_all__U1644.in1"],
          ["add_all__U1645.in0","add_all__U1644.out"],
          ["const_term_U1640.out","add_all__U1645.in1"],
          ["self.out","add_all__U1645.out"],
          ["mul_d0__U1631.in0","coeff_0_U1630.out"],
          ["mul_d1__U1633.in0","coeff_1_U1632.out"],
          ["mul_d2__U1635.in0","coeff_2_U1634.out"],
          ["mul_d3__U1637.in0","coeff_3_U1636.out"],
          ["mul_d4__U1639.in0","coeff_4_U1638.out"],
          ["self.d.0","mul_d0__U1631.in1"],
          ["self.d.1","mul_d1__U1633.in1"],
          ["self.d.2","mul_d2__U1635.in1"],
          ["self.d.3","mul_d3__U1637.in1"],
          ["self.d.4","mul_d4__U1639.in1"]
        ]
      },
      "aff__U1647":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1659":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1660":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1661":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1662":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1663":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1648":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1650":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U1652":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U1654":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U1656":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1658":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0006"]}
          },
          "mul_d0__U1649":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1651":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1653":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1655":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1657":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1649.out","add_all__U1659.in0"],
          ["mul_d1__U1651.out","add_all__U1659.in1"],
          ["add_all__U1660.in0","add_all__U1659.out"],
          ["mul_d2__U1653.out","add_all__U1660.in1"],
          ["add_all__U1661.in0","add_all__U1660.out"],
          ["mul_d3__U1655.out","add_all__U1661.in1"],
          ["add_all__U1662.in0","add_all__U1661.out"],
          ["mul_d4__U1657.out","add_all__U1662.in1"],
          ["add_all__U1663.in0","add_all__U1662.out"],
          ["const_term_U1658.out","add_all__U1663.in1"],
          ["self.out","add_all__U1663.out"],
          ["mul_d0__U1649.in0","coeff_0_U1648.out"],
          ["mul_d1__U1651.in0","coeff_1_U1650.out"],
          ["mul_d2__U1653.in0","coeff_2_U1652.out"],
          ["mul_d3__U1655.in0","coeff_3_U1654.out"],
          ["mul_d4__U1657.in0","coeff_4_U1656.out"],
          ["self.d.0","mul_d0__U1649.in1"],
          ["self.d.1","mul_d1__U1651.in1"],
          ["self.d.2","mul_d2__U1653.in1"],
          ["self.d.3","mul_d3__U1655.in1"],
          ["self.d.4","mul_d4__U1657.in1"]
        ]
      },
      "aff__U1669":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1681":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1682":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1683":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1684":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1685":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1670":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1672":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U1674":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U1676":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U1678":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1680":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1671":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1673":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1675":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1677":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1679":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1671.out","add_all__U1681.in0"],
          ["mul_d1__U1673.out","add_all__U1681.in1"],
          ["add_all__U1682.in0","add_all__U1681.out"],
          ["mul_d2__U1675.out","add_all__U1682.in1"],
          ["add_all__U1683.in0","add_all__U1682.out"],
          ["mul_d3__U1677.out","add_all__U1683.in1"],
          ["add_all__U1684.in0","add_all__U1683.out"],
          ["mul_d4__U1679.out","add_all__U1684.in1"],
          ["add_all__U1685.in0","add_all__U1684.out"],
          ["const_term_U1680.out","add_all__U1685.in1"],
          ["self.out","add_all__U1685.out"],
          ["mul_d0__U1671.in0","coeff_0_U1670.out"],
          ["mul_d1__U1673.in0","coeff_1_U1672.out"],
          ["mul_d2__U1675.in0","coeff_2_U1674.out"],
          ["mul_d3__U1677.in0","coeff_3_U1676.out"],
          ["mul_d4__U1679.in0","coeff_4_U1678.out"],
          ["self.d.0","mul_d0__U1671.in1"],
          ["self.d.1","mul_d1__U1673.in1"],
          ["self.d.2","mul_d2__U1675.in1"],
          ["self.d.3","mul_d3__U1677.in1"],
          ["self.d.4","mul_d4__U1679.in1"]
        ]
      },
      "aff__U167":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U177":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U178":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U179":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U180":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U168":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U170":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U172":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U174":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U176":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U169":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U171":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U173":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U175":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U169.out","add_all__U177.in0"],
          ["mul_d1__U171.out","add_all__U177.in1"],
          ["add_all__U178.in0","add_all__U177.out"],
          ["mul_d2__U173.out","add_all__U178.in1"],
          ["add_all__U179.in0","add_all__U178.out"],
          ["mul_d3__U175.out","add_all__U179.in1"],
          ["add_all__U180.in0","add_all__U179.out"],
          ["const_term_U176.out","add_all__U180.in1"],
          ["self.out","add_all__U180.out"],
          ["mul_d0__U169.in0","coeff_0_U168.out"],
          ["mul_d1__U171.in0","coeff_1_U170.out"],
          ["mul_d2__U173.in0","coeff_2_U172.out"],
          ["mul_d3__U175.in0","coeff_3_U174.out"],
          ["self.d.0","mul_d0__U169.in1"],
          ["self.d.1","mul_d1__U171.in1"],
          ["self.d.2","mul_d2__U173.in1"],
          ["self.d.3","mul_d3__U175.in1"]
        ]
      },
      "aff__U1687":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1699":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1700":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1701":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1702":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1703":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1688":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1690":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U1692":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U1694":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U1696":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "const_term_U1698":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1689":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1691":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1693":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1695":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1697":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1689.out","add_all__U1699.in0"],
          ["mul_d1__U1691.out","add_all__U1699.in1"],
          ["add_all__U1700.in0","add_all__U1699.out"],
          ["mul_d2__U1693.out","add_all__U1700.in1"],
          ["add_all__U1701.in0","add_all__U1700.out"],
          ["mul_d3__U1695.out","add_all__U1701.in1"],
          ["add_all__U1702.in0","add_all__U1701.out"],
          ["mul_d4__U1697.out","add_all__U1702.in1"],
          ["add_all__U1703.in0","add_all__U1702.out"],
          ["const_term_U1698.out","add_all__U1703.in1"],
          ["self.out","add_all__U1703.out"],
          ["mul_d0__U1689.in0","coeff_0_U1688.out"],
          ["mul_d1__U1691.in0","coeff_1_U1690.out"],
          ["mul_d2__U1693.in0","coeff_2_U1692.out"],
          ["mul_d3__U1695.in0","coeff_3_U1694.out"],
          ["mul_d4__U1697.in0","coeff_4_U1696.out"],
          ["self.d.0","mul_d0__U1689.in1"],
          ["self.d.1","mul_d1__U1691.in1"],
          ["self.d.2","mul_d2__U1693.in1"],
          ["self.d.3","mul_d3__U1695.in1"],
          ["self.d.4","mul_d4__U1697.in1"]
        ]
      },
      "aff__U1709":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1721":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1722":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1723":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1724":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1725":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1710":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1712":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U1714":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U1716":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U1718":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1720":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1711":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1713":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1715":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1717":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1719":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1711.out","add_all__U1721.in0"],
          ["mul_d1__U1713.out","add_all__U1721.in1"],
          ["add_all__U1722.in0","add_all__U1721.out"],
          ["mul_d2__U1715.out","add_all__U1722.in1"],
          ["add_all__U1723.in0","add_all__U1722.out"],
          ["mul_d3__U1717.out","add_all__U1723.in1"],
          ["add_all__U1724.in0","add_all__U1723.out"],
          ["mul_d4__U1719.out","add_all__U1724.in1"],
          ["add_all__U1725.in0","add_all__U1724.out"],
          ["const_term_U1720.out","add_all__U1725.in1"],
          ["self.out","add_all__U1725.out"],
          ["mul_d0__U1711.in0","coeff_0_U1710.out"],
          ["mul_d1__U1713.in0","coeff_1_U1712.out"],
          ["mul_d2__U1715.in0","coeff_2_U1714.out"],
          ["mul_d3__U1717.in0","coeff_3_U1716.out"],
          ["mul_d4__U1719.in0","coeff_4_U1718.out"],
          ["self.d.0","mul_d0__U1711.in1"],
          ["self.d.1","mul_d1__U1713.in1"],
          ["self.d.2","mul_d2__U1715.in1"],
          ["self.d.3","mul_d3__U1717.in1"],
          ["self.d.4","mul_d4__U1719.in1"]
        ]
      },
      "aff__U1727":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1739":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1740":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1741":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1742":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1743":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1728":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1730":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U1732":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U1734":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U1736":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1738":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "mul_d0__U1729":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1731":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1733":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1735":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1737":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1729.out","add_all__U1739.in0"],
          ["mul_d1__U1731.out","add_all__U1739.in1"],
          ["add_all__U1740.in0","add_all__U1739.out"],
          ["mul_d2__U1733.out","add_all__U1740.in1"],
          ["add_all__U1741.in0","add_all__U1740.out"],
          ["mul_d3__U1735.out","add_all__U1741.in1"],
          ["add_all__U1742.in0","add_all__U1741.out"],
          ["mul_d4__U1737.out","add_all__U1742.in1"],
          ["add_all__U1743.in0","add_all__U1742.out"],
          ["const_term_U1738.out","add_all__U1743.in1"],
          ["self.out","add_all__U1743.out"],
          ["mul_d0__U1729.in0","coeff_0_U1728.out"],
          ["mul_d1__U1731.in0","coeff_1_U1730.out"],
          ["mul_d2__U1733.in0","coeff_2_U1732.out"],
          ["mul_d3__U1735.in0","coeff_3_U1734.out"],
          ["mul_d4__U1737.in0","coeff_4_U1736.out"],
          ["self.d.0","mul_d0__U1729.in1"],
          ["self.d.1","mul_d1__U1731.in1"],
          ["self.d.2","mul_d2__U1733.in1"],
          ["self.d.3","mul_d3__U1735.in1"],
          ["self.d.4","mul_d4__U1737.in1"]
        ]
      },
      "aff__U1749":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1761":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1762":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1763":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1764":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1765":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1750":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1752":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U1754":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U1756":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U1758":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1760":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1751":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1753":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1755":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1757":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1759":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1751.out","add_all__U1761.in0"],
          ["mul_d1__U1753.out","add_all__U1761.in1"],
          ["add_all__U1762.in0","add_all__U1761.out"],
          ["mul_d2__U1755.out","add_all__U1762.in1"],
          ["add_all__U1763.in0","add_all__U1762.out"],
          ["mul_d3__U1757.out","add_all__U1763.in1"],
          ["add_all__U1764.in0","add_all__U1763.out"],
          ["mul_d4__U1759.out","add_all__U1764.in1"],
          ["add_all__U1765.in0","add_all__U1764.out"],
          ["const_term_U1760.out","add_all__U1765.in1"],
          ["self.out","add_all__U1765.out"],
          ["mul_d0__U1751.in0","coeff_0_U1750.out"],
          ["mul_d1__U1753.in0","coeff_1_U1752.out"],
          ["mul_d2__U1755.in0","coeff_2_U1754.out"],
          ["mul_d3__U1757.in0","coeff_3_U1756.out"],
          ["mul_d4__U1759.in0","coeff_4_U1758.out"],
          ["self.d.0","mul_d0__U1751.in1"],
          ["self.d.1","mul_d1__U1753.in1"],
          ["self.d.2","mul_d2__U1755.in1"],
          ["self.d.3","mul_d3__U1757.in1"],
          ["self.d.4","mul_d4__U1759.in1"]
        ]
      },
      "aff__U1767":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1779":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1780":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1781":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1782":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1783":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1768":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1770":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U1772":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U1774":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U1776":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "const_term_U1778":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1769":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1771":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1773":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1775":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1777":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1769.out","add_all__U1779.in0"],
          ["mul_d1__U1771.out","add_all__U1779.in1"],
          ["add_all__U1780.in0","add_all__U1779.out"],
          ["mul_d2__U1773.out","add_all__U1780.in1"],
          ["add_all__U1781.in0","add_all__U1780.out"],
          ["mul_d3__U1775.out","add_all__U1781.in1"],
          ["add_all__U1782.in0","add_all__U1781.out"],
          ["mul_d4__U1777.out","add_all__U1782.in1"],
          ["add_all__U1783.in0","add_all__U1782.out"],
          ["const_term_U1778.out","add_all__U1783.in1"],
          ["self.out","add_all__U1783.out"],
          ["mul_d0__U1769.in0","coeff_0_U1768.out"],
          ["mul_d1__U1771.in0","coeff_1_U1770.out"],
          ["mul_d2__U1773.in0","coeff_2_U1772.out"],
          ["mul_d3__U1775.in0","coeff_3_U1774.out"],
          ["mul_d4__U1777.in0","coeff_4_U1776.out"],
          ["self.d.0","mul_d0__U1769.in1"],
          ["self.d.1","mul_d1__U1771.in1"],
          ["self.d.2","mul_d2__U1773.in1"],
          ["self.d.3","mul_d3__U1775.in1"],
          ["self.d.4","mul_d4__U1777.in1"]
        ]
      },
      "aff__U1789":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1801":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1802":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1803":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1804":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1805":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1790":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1792":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U1794":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U1796":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U1798":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1800":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1791":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1793":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1795":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1797":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1799":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1791.out","add_all__U1801.in0"],
          ["mul_d1__U1793.out","add_all__U1801.in1"],
          ["add_all__U1802.in0","add_all__U1801.out"],
          ["mul_d2__U1795.out","add_all__U1802.in1"],
          ["add_all__U1803.in0","add_all__U1802.out"],
          ["mul_d3__U1797.out","add_all__U1803.in1"],
          ["add_all__U1804.in0","add_all__U1803.out"],
          ["mul_d4__U1799.out","add_all__U1804.in1"],
          ["add_all__U1805.in0","add_all__U1804.out"],
          ["const_term_U1800.out","add_all__U1805.in1"],
          ["self.out","add_all__U1805.out"],
          ["mul_d0__U1791.in0","coeff_0_U1790.out"],
          ["mul_d1__U1793.in0","coeff_1_U1792.out"],
          ["mul_d2__U1795.in0","coeff_2_U1794.out"],
          ["mul_d3__U1797.in0","coeff_3_U1796.out"],
          ["mul_d4__U1799.in0","coeff_4_U1798.out"],
          ["self.d.0","mul_d0__U1791.in1"],
          ["self.d.1","mul_d1__U1793.in1"],
          ["self.d.2","mul_d2__U1795.in1"],
          ["self.d.3","mul_d3__U1797.in1"],
          ["self.d.4","mul_d4__U1799.in1"]
        ]
      },
      "aff__U1807":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1819":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1820":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1821":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1822":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1823":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1808":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1810":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U1812":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U1814":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U1816":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1818":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0008"]}
          },
          "mul_d0__U1809":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1811":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1813":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1815":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1817":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1809.out","add_all__U1819.in0"],
          ["mul_d1__U1811.out","add_all__U1819.in1"],
          ["add_all__U1820.in0","add_all__U1819.out"],
          ["mul_d2__U1813.out","add_all__U1820.in1"],
          ["add_all__U1821.in0","add_all__U1820.out"],
          ["mul_d3__U1815.out","add_all__U1821.in1"],
          ["add_all__U1822.in0","add_all__U1821.out"],
          ["mul_d4__U1817.out","add_all__U1822.in1"],
          ["add_all__U1823.in0","add_all__U1822.out"],
          ["const_term_U1818.out","add_all__U1823.in1"],
          ["self.out","add_all__U1823.out"],
          ["mul_d0__U1809.in0","coeff_0_U1808.out"],
          ["mul_d1__U1811.in0","coeff_1_U1810.out"],
          ["mul_d2__U1813.in0","coeff_2_U1812.out"],
          ["mul_d3__U1815.in0","coeff_3_U1814.out"],
          ["mul_d4__U1817.in0","coeff_4_U1816.out"],
          ["self.d.0","mul_d0__U1809.in1"],
          ["self.d.1","mul_d1__U1811.in1"],
          ["self.d.2","mul_d2__U1813.in1"],
          ["self.d.3","mul_d3__U1815.in1"],
          ["self.d.4","mul_d4__U1817.in1"]
        ]
      },
      "aff__U1829":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1841":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1842":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1843":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1844":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1845":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1830":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1832":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U1834":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U1836":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U1838":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1840":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1831":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1833":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1835":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1837":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1839":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1831.out","add_all__U1841.in0"],
          ["mul_d1__U1833.out","add_all__U1841.in1"],
          ["add_all__U1842.in0","add_all__U1841.out"],
          ["mul_d2__U1835.out","add_all__U1842.in1"],
          ["add_all__U1843.in0","add_all__U1842.out"],
          ["mul_d3__U1837.out","add_all__U1843.in1"],
          ["add_all__U1844.in0","add_all__U1843.out"],
          ["mul_d4__U1839.out","add_all__U1844.in1"],
          ["add_all__U1845.in0","add_all__U1844.out"],
          ["const_term_U1840.out","add_all__U1845.in1"],
          ["self.out","add_all__U1845.out"],
          ["mul_d0__U1831.in0","coeff_0_U1830.out"],
          ["mul_d1__U1833.in0","coeff_1_U1832.out"],
          ["mul_d2__U1835.in0","coeff_2_U1834.out"],
          ["mul_d3__U1837.in0","coeff_3_U1836.out"],
          ["mul_d4__U1839.in0","coeff_4_U1838.out"],
          ["self.d.0","mul_d0__U1831.in1"],
          ["self.d.1","mul_d1__U1833.in1"],
          ["self.d.2","mul_d2__U1835.in1"],
          ["self.d.3","mul_d3__U1837.in1"],
          ["self.d.4","mul_d4__U1839.in1"]
        ]
      },
      "aff__U1847":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1859":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1860":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1861":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1862":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1863":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1848":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1850":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U1852":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U1854":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U1856":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "const_term_U1858":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1849":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1851":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1853":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1855":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1857":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1849.out","add_all__U1859.in0"],
          ["mul_d1__U1851.out","add_all__U1859.in1"],
          ["add_all__U1860.in0","add_all__U1859.out"],
          ["mul_d2__U1853.out","add_all__U1860.in1"],
          ["add_all__U1861.in0","add_all__U1860.out"],
          ["mul_d3__U1855.out","add_all__U1861.in1"],
          ["add_all__U1862.in0","add_all__U1861.out"],
          ["mul_d4__U1857.out","add_all__U1862.in1"],
          ["add_all__U1863.in0","add_all__U1862.out"],
          ["const_term_U1858.out","add_all__U1863.in1"],
          ["self.out","add_all__U1863.out"],
          ["mul_d0__U1849.in0","coeff_0_U1848.out"],
          ["mul_d1__U1851.in0","coeff_1_U1850.out"],
          ["mul_d2__U1853.in0","coeff_2_U1852.out"],
          ["mul_d3__U1855.in0","coeff_3_U1854.out"],
          ["mul_d4__U1857.in0","coeff_4_U1856.out"],
          ["self.d.0","mul_d0__U1849.in1"],
          ["self.d.1","mul_d1__U1851.in1"],
          ["self.d.2","mul_d2__U1853.in1"],
          ["self.d.3","mul_d3__U1855.in1"],
          ["self.d.4","mul_d4__U1857.in1"]
        ]
      },
      "aff__U186":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U194":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U195":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U196":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U187":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U189":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U191":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "const_term_U193":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U188":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U190":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U192":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U188.out","add_all__U194.in0"],
          ["mul_d1__U190.out","add_all__U194.in1"],
          ["add_all__U195.in0","add_all__U194.out"],
          ["mul_d2__U192.out","add_all__U195.in1"],
          ["add_all__U196.in0","add_all__U195.out"],
          ["const_term_U193.out","add_all__U196.in1"],
          ["self.out","add_all__U196.out"],
          ["mul_d0__U188.in0","coeff_0_U187.out"],
          ["mul_d1__U190.in0","coeff_1_U189.out"],
          ["mul_d2__U192.in0","coeff_2_U191.out"],
          ["self.d.0","mul_d0__U188.in1"],
          ["self.d.1","mul_d1__U190.in1"],
          ["self.d.2","mul_d2__U192.in1"]
        ]
      },
      "aff__U1869":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1881":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1882":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1883":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1884":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1885":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1870":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1872":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U1874":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U1876":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U1878":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1880":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1871":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1873":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1875":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1877":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1879":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1871.out","add_all__U1881.in0"],
          ["mul_d1__U1873.out","add_all__U1881.in1"],
          ["add_all__U1882.in0","add_all__U1881.out"],
          ["mul_d2__U1875.out","add_all__U1882.in1"],
          ["add_all__U1883.in0","add_all__U1882.out"],
          ["mul_d3__U1877.out","add_all__U1883.in1"],
          ["add_all__U1884.in0","add_all__U1883.out"],
          ["mul_d4__U1879.out","add_all__U1884.in1"],
          ["add_all__U1885.in0","add_all__U1884.out"],
          ["const_term_U1880.out","add_all__U1885.in1"],
          ["self.out","add_all__U1885.out"],
          ["mul_d0__U1871.in0","coeff_0_U1870.out"],
          ["mul_d1__U1873.in0","coeff_1_U1872.out"],
          ["mul_d2__U1875.in0","coeff_2_U1874.out"],
          ["mul_d3__U1877.in0","coeff_3_U1876.out"],
          ["mul_d4__U1879.in0","coeff_4_U1878.out"],
          ["self.d.0","mul_d0__U1871.in1"],
          ["self.d.1","mul_d1__U1873.in1"],
          ["self.d.2","mul_d2__U1875.in1"],
          ["self.d.3","mul_d3__U1877.in1"],
          ["self.d.4","mul_d4__U1879.in1"]
        ]
      },
      "aff__U1887":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1899":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1900":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1901":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1902":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1903":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1888":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1890":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U1892":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U1894":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U1896":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1898":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0009"]}
          },
          "mul_d0__U1889":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1891":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1893":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1895":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1897":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1889.out","add_all__U1899.in0"],
          ["mul_d1__U1891.out","add_all__U1899.in1"],
          ["add_all__U1900.in0","add_all__U1899.out"],
          ["mul_d2__U1893.out","add_all__U1900.in1"],
          ["add_all__U1901.in0","add_all__U1900.out"],
          ["mul_d3__U1895.out","add_all__U1901.in1"],
          ["add_all__U1902.in0","add_all__U1901.out"],
          ["mul_d4__U1897.out","add_all__U1902.in1"],
          ["add_all__U1903.in0","add_all__U1902.out"],
          ["const_term_U1898.out","add_all__U1903.in1"],
          ["self.out","add_all__U1903.out"],
          ["mul_d0__U1889.in0","coeff_0_U1888.out"],
          ["mul_d1__U1891.in0","coeff_1_U1890.out"],
          ["mul_d2__U1893.in0","coeff_2_U1892.out"],
          ["mul_d3__U1895.in0","coeff_3_U1894.out"],
          ["mul_d4__U1897.in0","coeff_4_U1896.out"],
          ["self.d.0","mul_d0__U1889.in1"],
          ["self.d.1","mul_d1__U1891.in1"],
          ["self.d.2","mul_d2__U1893.in1"],
          ["self.d.3","mul_d3__U1895.in1"],
          ["self.d.4","mul_d4__U1897.in1"]
        ]
      },
      "aff__U1909":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1921":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1922":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1923":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1924":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1925":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1910":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1912":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U1914":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U1916":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U1918":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1920":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1911":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1913":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1915":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1917":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1919":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1911.out","add_all__U1921.in0"],
          ["mul_d1__U1913.out","add_all__U1921.in1"],
          ["add_all__U1922.in0","add_all__U1921.out"],
          ["mul_d2__U1915.out","add_all__U1922.in1"],
          ["add_all__U1923.in0","add_all__U1922.out"],
          ["mul_d3__U1917.out","add_all__U1923.in1"],
          ["add_all__U1924.in0","add_all__U1923.out"],
          ["mul_d4__U1919.out","add_all__U1924.in1"],
          ["add_all__U1925.in0","add_all__U1924.out"],
          ["const_term_U1920.out","add_all__U1925.in1"],
          ["self.out","add_all__U1925.out"],
          ["mul_d0__U1911.in0","coeff_0_U1910.out"],
          ["mul_d1__U1913.in0","coeff_1_U1912.out"],
          ["mul_d2__U1915.in0","coeff_2_U1914.out"],
          ["mul_d3__U1917.in0","coeff_3_U1916.out"],
          ["mul_d4__U1919.in0","coeff_4_U1918.out"],
          ["self.d.0","mul_d0__U1911.in1"],
          ["self.d.1","mul_d1__U1913.in1"],
          ["self.d.2","mul_d2__U1915.in1"],
          ["self.d.3","mul_d3__U1917.in1"],
          ["self.d.4","mul_d4__U1919.in1"]
        ]
      },
      "aff__U1927":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1939":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1940":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1941":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1942":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1943":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1928":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1930":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U1932":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U1934":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U1936":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "const_term_U1938":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1929":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1931":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1933":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1935":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1937":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1929.out","add_all__U1939.in0"],
          ["mul_d1__U1931.out","add_all__U1939.in1"],
          ["add_all__U1940.in0","add_all__U1939.out"],
          ["mul_d2__U1933.out","add_all__U1940.in1"],
          ["add_all__U1941.in0","add_all__U1940.out"],
          ["mul_d3__U1935.out","add_all__U1941.in1"],
          ["add_all__U1942.in0","add_all__U1941.out"],
          ["mul_d4__U1937.out","add_all__U1942.in1"],
          ["add_all__U1943.in0","add_all__U1942.out"],
          ["const_term_U1938.out","add_all__U1943.in1"],
          ["self.out","add_all__U1943.out"],
          ["mul_d0__U1929.in0","coeff_0_U1928.out"],
          ["mul_d1__U1931.in0","coeff_1_U1930.out"],
          ["mul_d2__U1933.in0","coeff_2_U1932.out"],
          ["mul_d3__U1935.in0","coeff_3_U1934.out"],
          ["mul_d4__U1937.in0","coeff_4_U1936.out"],
          ["self.d.0","mul_d0__U1929.in1"],
          ["self.d.1","mul_d1__U1931.in1"],
          ["self.d.2","mul_d2__U1933.in1"],
          ["self.d.3","mul_d3__U1935.in1"],
          ["self.d.4","mul_d4__U1937.in1"]
        ]
      },
      "aff__U1949":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1961":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1962":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1963":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1964":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1965":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1950":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1952":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U1954":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U1956":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U1958":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1960":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1951":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1953":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1955":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1957":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1959":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1951.out","add_all__U1961.in0"],
          ["mul_d1__U1953.out","add_all__U1961.in1"],
          ["add_all__U1962.in0","add_all__U1961.out"],
          ["mul_d2__U1955.out","add_all__U1962.in1"],
          ["add_all__U1963.in0","add_all__U1962.out"],
          ["mul_d3__U1957.out","add_all__U1963.in1"],
          ["add_all__U1964.in0","add_all__U1963.out"],
          ["mul_d4__U1959.out","add_all__U1964.in1"],
          ["add_all__U1965.in0","add_all__U1964.out"],
          ["const_term_U1960.out","add_all__U1965.in1"],
          ["self.out","add_all__U1965.out"],
          ["mul_d0__U1951.in0","coeff_0_U1950.out"],
          ["mul_d1__U1953.in0","coeff_1_U1952.out"],
          ["mul_d2__U1955.in0","coeff_2_U1954.out"],
          ["mul_d3__U1957.in0","coeff_3_U1956.out"],
          ["mul_d4__U1959.in0","coeff_4_U1958.out"],
          ["self.d.0","mul_d0__U1951.in1"],
          ["self.d.1","mul_d1__U1953.in1"],
          ["self.d.2","mul_d2__U1955.in1"],
          ["self.d.3","mul_d3__U1957.in1"],
          ["self.d.4","mul_d4__U1959.in1"]
        ]
      },
      "aff__U1967":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1979":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1980":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1981":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1982":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1983":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1968":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1970":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U1972":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U1974":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U1976":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1978":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000a"]}
          },
          "mul_d0__U1969":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1971":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1973":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1975":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1977":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1969.out","add_all__U1979.in0"],
          ["mul_d1__U1971.out","add_all__U1979.in1"],
          ["add_all__U1980.in0","add_all__U1979.out"],
          ["mul_d2__U1973.out","add_all__U1980.in1"],
          ["add_all__U1981.in0","add_all__U1980.out"],
          ["mul_d3__U1975.out","add_all__U1981.in1"],
          ["add_all__U1982.in0","add_all__U1981.out"],
          ["mul_d4__U1977.out","add_all__U1982.in1"],
          ["add_all__U1983.in0","add_all__U1982.out"],
          ["const_term_U1978.out","add_all__U1983.in1"],
          ["self.out","add_all__U1983.out"],
          ["mul_d0__U1969.in0","coeff_0_U1968.out"],
          ["mul_d1__U1971.in0","coeff_1_U1970.out"],
          ["mul_d2__U1973.in0","coeff_2_U1972.out"],
          ["mul_d3__U1975.in0","coeff_3_U1974.out"],
          ["mul_d4__U1977.in0","coeff_4_U1976.out"],
          ["self.d.0","mul_d0__U1969.in1"],
          ["self.d.1","mul_d1__U1971.in1"],
          ["self.d.2","mul_d2__U1973.in1"],
          ["self.d.3","mul_d3__U1975.in1"],
          ["self.d.4","mul_d4__U1977.in1"]
        ]
      },
      "aff__U198":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U206":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U207":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U208":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U199":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U201":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U203":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U205":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "mul_d0__U200":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U202":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U204":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U200.out","add_all__U206.in0"],
          ["mul_d1__U202.out","add_all__U206.in1"],
          ["add_all__U207.in0","add_all__U206.out"],
          ["mul_d2__U204.out","add_all__U207.in1"],
          ["add_all__U208.in0","add_all__U207.out"],
          ["const_term_U205.out","add_all__U208.in1"],
          ["self.out","add_all__U208.out"],
          ["mul_d0__U200.in0","coeff_0_U199.out"],
          ["mul_d1__U202.in0","coeff_1_U201.out"],
          ["mul_d2__U204.in0","coeff_2_U203.out"],
          ["self.d.0","mul_d0__U200.in1"],
          ["self.d.1","mul_d1__U202.in1"],
          ["self.d.2","mul_d2__U204.in1"]
        ]
      },
      "aff__U1989":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2001":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2002":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2003":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2004":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2005":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1990":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1992":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U1994":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U1996":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U1998":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2000":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1991":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1993":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1995":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1997":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1999":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1991.out","add_all__U2001.in0"],
          ["mul_d1__U1993.out","add_all__U2001.in1"],
          ["add_all__U2002.in0","add_all__U2001.out"],
          ["mul_d2__U1995.out","add_all__U2002.in1"],
          ["add_all__U2003.in0","add_all__U2002.out"],
          ["mul_d3__U1997.out","add_all__U2003.in1"],
          ["add_all__U2004.in0","add_all__U2003.out"],
          ["mul_d4__U1999.out","add_all__U2004.in1"],
          ["add_all__U2005.in0","add_all__U2004.out"],
          ["const_term_U2000.out","add_all__U2005.in1"],
          ["self.out","add_all__U2005.out"],
          ["mul_d0__U1991.in0","coeff_0_U1990.out"],
          ["mul_d1__U1993.in0","coeff_1_U1992.out"],
          ["mul_d2__U1995.in0","coeff_2_U1994.out"],
          ["mul_d3__U1997.in0","coeff_3_U1996.out"],
          ["mul_d4__U1999.in0","coeff_4_U1998.out"],
          ["self.d.0","mul_d0__U1991.in1"],
          ["self.d.1","mul_d1__U1993.in1"],
          ["self.d.2","mul_d2__U1995.in1"],
          ["self.d.3","mul_d3__U1997.in1"],
          ["self.d.4","mul_d4__U1999.in1"]
        ]
      },
      "aff__U2007":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2019":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2020":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2021":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2022":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2023":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2008":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2010":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U2012":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U2014":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U2016":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "const_term_U2018":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2009":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2011":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2013":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2015":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2017":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2009.out","add_all__U2019.in0"],
          ["mul_d1__U2011.out","add_all__U2019.in1"],
          ["add_all__U2020.in0","add_all__U2019.out"],
          ["mul_d2__U2013.out","add_all__U2020.in1"],
          ["add_all__U2021.in0","add_all__U2020.out"],
          ["mul_d3__U2015.out","add_all__U2021.in1"],
          ["add_all__U2022.in0","add_all__U2021.out"],
          ["mul_d4__U2017.out","add_all__U2022.in1"],
          ["add_all__U2023.in0","add_all__U2022.out"],
          ["const_term_U2018.out","add_all__U2023.in1"],
          ["self.out","add_all__U2023.out"],
          ["mul_d0__U2009.in0","coeff_0_U2008.out"],
          ["mul_d1__U2011.in0","coeff_1_U2010.out"],
          ["mul_d2__U2013.in0","coeff_2_U2012.out"],
          ["mul_d3__U2015.in0","coeff_3_U2014.out"],
          ["mul_d4__U2017.in0","coeff_4_U2016.out"],
          ["self.d.0","mul_d0__U2009.in1"],
          ["self.d.1","mul_d1__U2011.in1"],
          ["self.d.2","mul_d2__U2013.in1"],
          ["self.d.3","mul_d3__U2015.in1"],
          ["self.d.4","mul_d4__U2017.in1"]
        ]
      },
      "aff__U2029":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2041":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2042":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2043":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2044":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2045":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2030":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2032":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U2034":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U2036":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2038":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2040":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2031":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2033":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2035":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2037":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2039":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2031.out","add_all__U2041.in0"],
          ["mul_d1__U2033.out","add_all__U2041.in1"],
          ["add_all__U2042.in0","add_all__U2041.out"],
          ["mul_d2__U2035.out","add_all__U2042.in1"],
          ["add_all__U2043.in0","add_all__U2042.out"],
          ["mul_d3__U2037.out","add_all__U2043.in1"],
          ["add_all__U2044.in0","add_all__U2043.out"],
          ["mul_d4__U2039.out","add_all__U2044.in1"],
          ["add_all__U2045.in0","add_all__U2044.out"],
          ["const_term_U2040.out","add_all__U2045.in1"],
          ["self.out","add_all__U2045.out"],
          ["mul_d0__U2031.in0","coeff_0_U2030.out"],
          ["mul_d1__U2033.in0","coeff_1_U2032.out"],
          ["mul_d2__U2035.in0","coeff_2_U2034.out"],
          ["mul_d3__U2037.in0","coeff_3_U2036.out"],
          ["mul_d4__U2039.in0","coeff_4_U2038.out"],
          ["self.d.0","mul_d0__U2031.in1"],
          ["self.d.1","mul_d1__U2033.in1"],
          ["self.d.2","mul_d2__U2035.in1"],
          ["self.d.3","mul_d3__U2037.in1"],
          ["self.d.4","mul_d4__U2039.in1"]
        ]
      },
      "aff__U2047":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2059":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2060":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2061":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2062":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2063":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2048":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2050":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U2052":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U2054":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2056":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2058":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000b"]}
          },
          "mul_d0__U2049":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2051":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2053":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2055":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2057":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2049.out","add_all__U2059.in0"],
          ["mul_d1__U2051.out","add_all__U2059.in1"],
          ["add_all__U2060.in0","add_all__U2059.out"],
          ["mul_d2__U2053.out","add_all__U2060.in1"],
          ["add_all__U2061.in0","add_all__U2060.out"],
          ["mul_d3__U2055.out","add_all__U2061.in1"],
          ["add_all__U2062.in0","add_all__U2061.out"],
          ["mul_d4__U2057.out","add_all__U2062.in1"],
          ["add_all__U2063.in0","add_all__U2062.out"],
          ["const_term_U2058.out","add_all__U2063.in1"],
          ["self.out","add_all__U2063.out"],
          ["mul_d0__U2049.in0","coeff_0_U2048.out"],
          ["mul_d1__U2051.in0","coeff_1_U2050.out"],
          ["mul_d2__U2053.in0","coeff_2_U2052.out"],
          ["mul_d3__U2055.in0","coeff_3_U2054.out"],
          ["mul_d4__U2057.in0","coeff_4_U2056.out"],
          ["self.d.0","mul_d0__U2049.in1"],
          ["self.d.1","mul_d1__U2051.in1"],
          ["self.d.2","mul_d2__U2053.in1"],
          ["self.d.3","mul_d3__U2055.in1"],
          ["self.d.4","mul_d4__U2057.in1"]
        ]
      },
      "aff__U2069":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2081":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2082":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2083":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2084":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2085":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2070":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2072":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U2074":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U2076":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2078":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2080":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2071":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2073":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2075":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2077":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2079":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2071.out","add_all__U2081.in0"],
          ["mul_d1__U2073.out","add_all__U2081.in1"],
          ["add_all__U2082.in0","add_all__U2081.out"],
          ["mul_d2__U2075.out","add_all__U2082.in1"],
          ["add_all__U2083.in0","add_all__U2082.out"],
          ["mul_d3__U2077.out","add_all__U2083.in1"],
          ["add_all__U2084.in0","add_all__U2083.out"],
          ["mul_d4__U2079.out","add_all__U2084.in1"],
          ["add_all__U2085.in0","add_all__U2084.out"],
          ["const_term_U2080.out","add_all__U2085.in1"],
          ["self.out","add_all__U2085.out"],
          ["mul_d0__U2071.in0","coeff_0_U2070.out"],
          ["mul_d1__U2073.in0","coeff_1_U2072.out"],
          ["mul_d2__U2075.in0","coeff_2_U2074.out"],
          ["mul_d3__U2077.in0","coeff_3_U2076.out"],
          ["mul_d4__U2079.in0","coeff_4_U2078.out"],
          ["self.d.0","mul_d0__U2071.in1"],
          ["self.d.1","mul_d1__U2073.in1"],
          ["self.d.2","mul_d2__U2075.in1"],
          ["self.d.3","mul_d3__U2077.in1"],
          ["self.d.4","mul_d4__U2079.in1"]
        ]
      },
      "aff__U2087":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2099":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2100":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2101":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2102":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2103":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2088":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2090":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U2092":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U2094":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U2096":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "const_term_U2098":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2089":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2091":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2093":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2095":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2097":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2089.out","add_all__U2099.in0"],
          ["mul_d1__U2091.out","add_all__U2099.in1"],
          ["add_all__U2100.in0","add_all__U2099.out"],
          ["mul_d2__U2093.out","add_all__U2100.in1"],
          ["add_all__U2101.in0","add_all__U2100.out"],
          ["mul_d3__U2095.out","add_all__U2101.in1"],
          ["add_all__U2102.in0","add_all__U2101.out"],
          ["mul_d4__U2097.out","add_all__U2102.in1"],
          ["add_all__U2103.in0","add_all__U2102.out"],
          ["const_term_U2098.out","add_all__U2103.in1"],
          ["self.out","add_all__U2103.out"],
          ["mul_d0__U2089.in0","coeff_0_U2088.out"],
          ["mul_d1__U2091.in0","coeff_1_U2090.out"],
          ["mul_d2__U2093.in0","coeff_2_U2092.out"],
          ["mul_d3__U2095.in0","coeff_3_U2094.out"],
          ["mul_d4__U2097.in0","coeff_4_U2096.out"],
          ["self.d.0","mul_d0__U2089.in1"],
          ["self.d.1","mul_d1__U2091.in1"],
          ["self.d.2","mul_d2__U2093.in1"],
          ["self.d.3","mul_d3__U2095.in1"],
          ["self.d.4","mul_d4__U2097.in1"]
        ]
      },
      "aff__U2109":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2121":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2122":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2123":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2124":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2125":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2110":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2112":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U2114":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U2116":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2118":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2120":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2111":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2113":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2115":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2117":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2119":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2111.out","add_all__U2121.in0"],
          ["mul_d1__U2113.out","add_all__U2121.in1"],
          ["add_all__U2122.in0","add_all__U2121.out"],
          ["mul_d2__U2115.out","add_all__U2122.in1"],
          ["add_all__U2123.in0","add_all__U2122.out"],
          ["mul_d3__U2117.out","add_all__U2123.in1"],
          ["add_all__U2124.in0","add_all__U2123.out"],
          ["mul_d4__U2119.out","add_all__U2124.in1"],
          ["add_all__U2125.in0","add_all__U2124.out"],
          ["const_term_U2120.out","add_all__U2125.in1"],
          ["self.out","add_all__U2125.out"],
          ["mul_d0__U2111.in0","coeff_0_U2110.out"],
          ["mul_d1__U2113.in0","coeff_1_U2112.out"],
          ["mul_d2__U2115.in0","coeff_2_U2114.out"],
          ["mul_d3__U2117.in0","coeff_3_U2116.out"],
          ["mul_d4__U2119.in0","coeff_4_U2118.out"],
          ["self.d.0","mul_d0__U2111.in1"],
          ["self.d.1","mul_d1__U2113.in1"],
          ["self.d.2","mul_d2__U2115.in1"],
          ["self.d.3","mul_d3__U2117.in1"],
          ["self.d.4","mul_d4__U2119.in1"]
        ]
      },
      "aff__U2127":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2139":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2140":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2141":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2142":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2143":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2128":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2130":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U2132":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U2134":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2136":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2138":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000c"]}
          },
          "mul_d0__U2129":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2131":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2133":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2135":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2137":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2129.out","add_all__U2139.in0"],
          ["mul_d1__U2131.out","add_all__U2139.in1"],
          ["add_all__U2140.in0","add_all__U2139.out"],
          ["mul_d2__U2133.out","add_all__U2140.in1"],
          ["add_all__U2141.in0","add_all__U2140.out"],
          ["mul_d3__U2135.out","add_all__U2141.in1"],
          ["add_all__U2142.in0","add_all__U2141.out"],
          ["mul_d4__U2137.out","add_all__U2142.in1"],
          ["add_all__U2143.in0","add_all__U2142.out"],
          ["const_term_U2138.out","add_all__U2143.in1"],
          ["self.out","add_all__U2143.out"],
          ["mul_d0__U2129.in0","coeff_0_U2128.out"],
          ["mul_d1__U2131.in0","coeff_1_U2130.out"],
          ["mul_d2__U2133.in0","coeff_2_U2132.out"],
          ["mul_d3__U2135.in0","coeff_3_U2134.out"],
          ["mul_d4__U2137.in0","coeff_4_U2136.out"],
          ["self.d.0","mul_d0__U2129.in1"],
          ["self.d.1","mul_d1__U2131.in1"],
          ["self.d.2","mul_d2__U2133.in1"],
          ["self.d.3","mul_d3__U2135.in1"],
          ["self.d.4","mul_d4__U2137.in1"]
        ]
      },
      "aff__U213":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U225":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U226":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U227":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U228":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U229":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U214":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U216":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U218":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U220":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U222":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "const_term_U224":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U215":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U217":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U219":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U221":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U223":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U215.out","add_all__U225.in0"],
          ["mul_d1__U217.out","add_all__U225.in1"],
          ["add_all__U226.in0","add_all__U225.out"],
          ["mul_d2__U219.out","add_all__U226.in1"],
          ["add_all__U227.in0","add_all__U226.out"],
          ["mul_d3__U221.out","add_all__U227.in1"],
          ["add_all__U228.in0","add_all__U227.out"],
          ["mul_d4__U223.out","add_all__U228.in1"],
          ["add_all__U229.in0","add_all__U228.out"],
          ["const_term_U224.out","add_all__U229.in1"],
          ["self.out","add_all__U229.out"],
          ["mul_d0__U215.in0","coeff_0_U214.out"],
          ["mul_d1__U217.in0","coeff_1_U216.out"],
          ["mul_d2__U219.in0","coeff_2_U218.out"],
          ["mul_d3__U221.in0","coeff_3_U220.out"],
          ["mul_d4__U223.in0","coeff_4_U222.out"],
          ["self.d.0","mul_d0__U215.in1"],
          ["self.d.1","mul_d1__U217.in1"],
          ["self.d.2","mul_d2__U219.in1"],
          ["self.d.3","mul_d3__U221.in1"],
          ["self.d.4","mul_d4__U223.in1"]
        ]
      },
      "aff__U2149":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2161":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2162":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2163":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2164":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2165":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2150":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2152":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U2154":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U2156":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2158":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2160":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2151":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2153":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2155":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2157":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2159":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2151.out","add_all__U2161.in0"],
          ["mul_d1__U2153.out","add_all__U2161.in1"],
          ["add_all__U2162.in0","add_all__U2161.out"],
          ["mul_d2__U2155.out","add_all__U2162.in1"],
          ["add_all__U2163.in0","add_all__U2162.out"],
          ["mul_d3__U2157.out","add_all__U2163.in1"],
          ["add_all__U2164.in0","add_all__U2163.out"],
          ["mul_d4__U2159.out","add_all__U2164.in1"],
          ["add_all__U2165.in0","add_all__U2164.out"],
          ["const_term_U2160.out","add_all__U2165.in1"],
          ["self.out","add_all__U2165.out"],
          ["mul_d0__U2151.in0","coeff_0_U2150.out"],
          ["mul_d1__U2153.in0","coeff_1_U2152.out"],
          ["mul_d2__U2155.in0","coeff_2_U2154.out"],
          ["mul_d3__U2157.in0","coeff_3_U2156.out"],
          ["mul_d4__U2159.in0","coeff_4_U2158.out"],
          ["self.d.0","mul_d0__U2151.in1"],
          ["self.d.1","mul_d1__U2153.in1"],
          ["self.d.2","mul_d2__U2155.in1"],
          ["self.d.3","mul_d3__U2157.in1"],
          ["self.d.4","mul_d4__U2159.in1"]
        ]
      },
      "aff__U2167":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2179":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2180":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2181":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2182":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2183":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2168":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2170":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U2172":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U2174":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U2176":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "const_term_U2178":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2169":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2171":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2173":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2175":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2177":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2169.out","add_all__U2179.in0"],
          ["mul_d1__U2171.out","add_all__U2179.in1"],
          ["add_all__U2180.in0","add_all__U2179.out"],
          ["mul_d2__U2173.out","add_all__U2180.in1"],
          ["add_all__U2181.in0","add_all__U2180.out"],
          ["mul_d3__U2175.out","add_all__U2181.in1"],
          ["add_all__U2182.in0","add_all__U2181.out"],
          ["mul_d4__U2177.out","add_all__U2182.in1"],
          ["add_all__U2183.in0","add_all__U2182.out"],
          ["const_term_U2178.out","add_all__U2183.in1"],
          ["self.out","add_all__U2183.out"],
          ["mul_d0__U2169.in0","coeff_0_U2168.out"],
          ["mul_d1__U2171.in0","coeff_1_U2170.out"],
          ["mul_d2__U2173.in0","coeff_2_U2172.out"],
          ["mul_d3__U2175.in0","coeff_3_U2174.out"],
          ["mul_d4__U2177.in0","coeff_4_U2176.out"],
          ["self.d.0","mul_d0__U2169.in1"],
          ["self.d.1","mul_d1__U2171.in1"],
          ["self.d.2","mul_d2__U2173.in1"],
          ["self.d.3","mul_d3__U2175.in1"],
          ["self.d.4","mul_d4__U2177.in1"]
        ]
      },
      "aff__U2189":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2201":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2202":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2203":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2204":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2205":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2190":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2192":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U2194":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U2196":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2198":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2200":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2191":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2193":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2195":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2197":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2199":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2191.out","add_all__U2201.in0"],
          ["mul_d1__U2193.out","add_all__U2201.in1"],
          ["add_all__U2202.in0","add_all__U2201.out"],
          ["mul_d2__U2195.out","add_all__U2202.in1"],
          ["add_all__U2203.in0","add_all__U2202.out"],
          ["mul_d3__U2197.out","add_all__U2203.in1"],
          ["add_all__U2204.in0","add_all__U2203.out"],
          ["mul_d4__U2199.out","add_all__U2204.in1"],
          ["add_all__U2205.in0","add_all__U2204.out"],
          ["const_term_U2200.out","add_all__U2205.in1"],
          ["self.out","add_all__U2205.out"],
          ["mul_d0__U2191.in0","coeff_0_U2190.out"],
          ["mul_d1__U2193.in0","coeff_1_U2192.out"],
          ["mul_d2__U2195.in0","coeff_2_U2194.out"],
          ["mul_d3__U2197.in0","coeff_3_U2196.out"],
          ["mul_d4__U2199.in0","coeff_4_U2198.out"],
          ["self.d.0","mul_d0__U2191.in1"],
          ["self.d.1","mul_d1__U2193.in1"],
          ["self.d.2","mul_d2__U2195.in1"],
          ["self.d.3","mul_d3__U2197.in1"],
          ["self.d.4","mul_d4__U2199.in1"]
        ]
      },
      "aff__U2207":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2219":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2220":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2221":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2222":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2223":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2208":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2210":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U2212":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U2214":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2216":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2218":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000d"]}
          },
          "mul_d0__U2209":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2211":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2213":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2215":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2217":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2209.out","add_all__U2219.in0"],
          ["mul_d1__U2211.out","add_all__U2219.in1"],
          ["add_all__U2220.in0","add_all__U2219.out"],
          ["mul_d2__U2213.out","add_all__U2220.in1"],
          ["add_all__U2221.in0","add_all__U2220.out"],
          ["mul_d3__U2215.out","add_all__U2221.in1"],
          ["add_all__U2222.in0","add_all__U2221.out"],
          ["mul_d4__U2217.out","add_all__U2222.in1"],
          ["add_all__U2223.in0","add_all__U2222.out"],
          ["const_term_U2218.out","add_all__U2223.in1"],
          ["self.out","add_all__U2223.out"],
          ["mul_d0__U2209.in0","coeff_0_U2208.out"],
          ["mul_d1__U2211.in0","coeff_1_U2210.out"],
          ["mul_d2__U2213.in0","coeff_2_U2212.out"],
          ["mul_d3__U2215.in0","coeff_3_U2214.out"],
          ["mul_d4__U2217.in0","coeff_4_U2216.out"],
          ["self.d.0","mul_d0__U2209.in1"],
          ["self.d.1","mul_d1__U2211.in1"],
          ["self.d.2","mul_d2__U2213.in1"],
          ["self.d.3","mul_d3__U2215.in1"],
          ["self.d.4","mul_d4__U2217.in1"]
        ]
      },
      "aff__U2229":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2241":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2242":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2243":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2244":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2245":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2230":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2232":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U2234":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U2236":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2238":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2240":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2231":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2233":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2235":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2237":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2239":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2231.out","add_all__U2241.in0"],
          ["mul_d1__U2233.out","add_all__U2241.in1"],
          ["add_all__U2242.in0","add_all__U2241.out"],
          ["mul_d2__U2235.out","add_all__U2242.in1"],
          ["add_all__U2243.in0","add_all__U2242.out"],
          ["mul_d3__U2237.out","add_all__U2243.in1"],
          ["add_all__U2244.in0","add_all__U2243.out"],
          ["mul_d4__U2239.out","add_all__U2244.in1"],
          ["add_all__U2245.in0","add_all__U2244.out"],
          ["const_term_U2240.out","add_all__U2245.in1"],
          ["self.out","add_all__U2245.out"],
          ["mul_d0__U2231.in0","coeff_0_U2230.out"],
          ["mul_d1__U2233.in0","coeff_1_U2232.out"],
          ["mul_d2__U2235.in0","coeff_2_U2234.out"],
          ["mul_d3__U2237.in0","coeff_3_U2236.out"],
          ["mul_d4__U2239.in0","coeff_4_U2238.out"],
          ["self.d.0","mul_d0__U2231.in1"],
          ["self.d.1","mul_d1__U2233.in1"],
          ["self.d.2","mul_d2__U2235.in1"],
          ["self.d.3","mul_d3__U2237.in1"],
          ["self.d.4","mul_d4__U2239.in1"]
        ]
      },
      "aff__U2247":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2259":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2260":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2261":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2262":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2263":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2248":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2250":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U2252":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U2254":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U2256":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "const_term_U2258":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2249":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2251":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2253":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2255":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2257":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2249.out","add_all__U2259.in0"],
          ["mul_d1__U2251.out","add_all__U2259.in1"],
          ["add_all__U2260.in0","add_all__U2259.out"],
          ["mul_d2__U2253.out","add_all__U2260.in1"],
          ["add_all__U2261.in0","add_all__U2260.out"],
          ["mul_d3__U2255.out","add_all__U2261.in1"],
          ["add_all__U2262.in0","add_all__U2261.out"],
          ["mul_d4__U2257.out","add_all__U2262.in1"],
          ["add_all__U2263.in0","add_all__U2262.out"],
          ["const_term_U2258.out","add_all__U2263.in1"],
          ["self.out","add_all__U2263.out"],
          ["mul_d0__U2249.in0","coeff_0_U2248.out"],
          ["mul_d1__U2251.in0","coeff_1_U2250.out"],
          ["mul_d2__U2253.in0","coeff_2_U2252.out"],
          ["mul_d3__U2255.in0","coeff_3_U2254.out"],
          ["mul_d4__U2257.in0","coeff_4_U2256.out"],
          ["self.d.0","mul_d0__U2249.in1"],
          ["self.d.1","mul_d1__U2251.in1"],
          ["self.d.2","mul_d2__U2253.in1"],
          ["self.d.3","mul_d3__U2255.in1"],
          ["self.d.4","mul_d4__U2257.in1"]
        ]
      },
      "aff__U2269":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2281":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2282":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2283":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2284":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2285":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2270":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2272":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U2274":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U2276":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2278":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2280":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2271":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2273":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2275":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2277":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2279":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2271.out","add_all__U2281.in0"],
          ["mul_d1__U2273.out","add_all__U2281.in1"],
          ["add_all__U2282.in0","add_all__U2281.out"],
          ["mul_d2__U2275.out","add_all__U2282.in1"],
          ["add_all__U2283.in0","add_all__U2282.out"],
          ["mul_d3__U2277.out","add_all__U2283.in1"],
          ["add_all__U2284.in0","add_all__U2283.out"],
          ["mul_d4__U2279.out","add_all__U2284.in1"],
          ["add_all__U2285.in0","add_all__U2284.out"],
          ["const_term_U2280.out","add_all__U2285.in1"],
          ["self.out","add_all__U2285.out"],
          ["mul_d0__U2271.in0","coeff_0_U2270.out"],
          ["mul_d1__U2273.in0","coeff_1_U2272.out"],
          ["mul_d2__U2275.in0","coeff_2_U2274.out"],
          ["mul_d3__U2277.in0","coeff_3_U2276.out"],
          ["mul_d4__U2279.in0","coeff_4_U2278.out"],
          ["self.d.0","mul_d0__U2271.in1"],
          ["self.d.1","mul_d1__U2273.in1"],
          ["self.d.2","mul_d2__U2275.in1"],
          ["self.d.3","mul_d3__U2277.in1"],
          ["self.d.4","mul_d4__U2279.in1"]
        ]
      },
      "aff__U2287":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2299":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2300":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2301":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2302":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2303":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2288":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2290":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U2292":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U2294":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2296":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2298":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000e"]}
          },
          "mul_d0__U2289":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2291":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2293":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2295":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2297":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2289.out","add_all__U2299.in0"],
          ["mul_d1__U2291.out","add_all__U2299.in1"],
          ["add_all__U2300.in0","add_all__U2299.out"],
          ["mul_d2__U2293.out","add_all__U2300.in1"],
          ["add_all__U2301.in0","add_all__U2300.out"],
          ["mul_d3__U2295.out","add_all__U2301.in1"],
          ["add_all__U2302.in0","add_all__U2301.out"],
          ["mul_d4__U2297.out","add_all__U2302.in1"],
          ["add_all__U2303.in0","add_all__U2302.out"],
          ["const_term_U2298.out","add_all__U2303.in1"],
          ["self.out","add_all__U2303.out"],
          ["mul_d0__U2289.in0","coeff_0_U2288.out"],
          ["mul_d1__U2291.in0","coeff_1_U2290.out"],
          ["mul_d2__U2293.in0","coeff_2_U2292.out"],
          ["mul_d3__U2295.in0","coeff_3_U2294.out"],
          ["mul_d4__U2297.in0","coeff_4_U2296.out"],
          ["self.d.0","mul_d0__U2289.in1"],
          ["self.d.1","mul_d1__U2291.in1"],
          ["self.d.2","mul_d2__U2293.in1"],
          ["self.d.3","mul_d3__U2295.in1"],
          ["self.d.4","mul_d4__U2297.in1"]
        ]
      },
      "aff__U2309":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2321":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2322":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2323":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2324":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2325":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2310":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2312":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U2314":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U2316":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2318":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2320":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2311":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2313":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2315":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2317":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2319":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2311.out","add_all__U2321.in0"],
          ["mul_d1__U2313.out","add_all__U2321.in1"],
          ["add_all__U2322.in0","add_all__U2321.out"],
          ["mul_d2__U2315.out","add_all__U2322.in1"],
          ["add_all__U2323.in0","add_all__U2322.out"],
          ["mul_d3__U2317.out","add_all__U2323.in1"],
          ["add_all__U2324.in0","add_all__U2323.out"],
          ["mul_d4__U2319.out","add_all__U2324.in1"],
          ["add_all__U2325.in0","add_all__U2324.out"],
          ["const_term_U2320.out","add_all__U2325.in1"],
          ["self.out","add_all__U2325.out"],
          ["mul_d0__U2311.in0","coeff_0_U2310.out"],
          ["mul_d1__U2313.in0","coeff_1_U2312.out"],
          ["mul_d2__U2315.in0","coeff_2_U2314.out"],
          ["mul_d3__U2317.in0","coeff_3_U2316.out"],
          ["mul_d4__U2319.in0","coeff_4_U2318.out"],
          ["self.d.0","mul_d0__U2311.in1"],
          ["self.d.1","mul_d1__U2313.in1"],
          ["self.d.2","mul_d2__U2315.in1"],
          ["self.d.3","mul_d3__U2317.in1"],
          ["self.d.4","mul_d4__U2319.in1"]
        ]
      },
      "aff__U231":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U243":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U244":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U245":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U246":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U247":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U232":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U234":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U236":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U238":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U240":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U242":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "mul_d0__U233":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U235":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U237":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U239":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U241":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U233.out","add_all__U243.in0"],
          ["mul_d1__U235.out","add_all__U243.in1"],
          ["add_all__U244.in0","add_all__U243.out"],
          ["mul_d2__U237.out","add_all__U244.in1"],
          ["add_all__U245.in0","add_all__U244.out"],
          ["mul_d3__U239.out","add_all__U245.in1"],
          ["add_all__U246.in0","add_all__U245.out"],
          ["mul_d4__U241.out","add_all__U246.in1"],
          ["add_all__U247.in0","add_all__U246.out"],
          ["const_term_U242.out","add_all__U247.in1"],
          ["self.out","add_all__U247.out"],
          ["mul_d0__U233.in0","coeff_0_U232.out"],
          ["mul_d1__U235.in0","coeff_1_U234.out"],
          ["mul_d2__U237.in0","coeff_2_U236.out"],
          ["mul_d3__U239.in0","coeff_3_U238.out"],
          ["mul_d4__U241.in0","coeff_4_U240.out"],
          ["self.d.0","mul_d0__U233.in1"],
          ["self.d.1","mul_d1__U235.in1"],
          ["self.d.2","mul_d2__U237.in1"],
          ["self.d.3","mul_d3__U239.in1"],
          ["self.d.4","mul_d4__U241.in1"]
        ]
      },
      "aff__U2327":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2339":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2340":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2341":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2342":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2343":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2328":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2330":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U2332":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U2334":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U2336":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "const_term_U2338":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2329":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2331":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2333":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2335":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2337":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2329.out","add_all__U2339.in0"],
          ["mul_d1__U2331.out","add_all__U2339.in1"],
          ["add_all__U2340.in0","add_all__U2339.out"],
          ["mul_d2__U2333.out","add_all__U2340.in1"],
          ["add_all__U2341.in0","add_all__U2340.out"],
          ["mul_d3__U2335.out","add_all__U2341.in1"],
          ["add_all__U2342.in0","add_all__U2341.out"],
          ["mul_d4__U2337.out","add_all__U2342.in1"],
          ["add_all__U2343.in0","add_all__U2342.out"],
          ["const_term_U2338.out","add_all__U2343.in1"],
          ["self.out","add_all__U2343.out"],
          ["mul_d0__U2329.in0","coeff_0_U2328.out"],
          ["mul_d1__U2331.in0","coeff_1_U2330.out"],
          ["mul_d2__U2333.in0","coeff_2_U2332.out"],
          ["mul_d3__U2335.in0","coeff_3_U2334.out"],
          ["mul_d4__U2337.in0","coeff_4_U2336.out"],
          ["self.d.0","mul_d0__U2329.in1"],
          ["self.d.1","mul_d1__U2331.in1"],
          ["self.d.2","mul_d2__U2333.in1"],
          ["self.d.3","mul_d3__U2335.in1"],
          ["self.d.4","mul_d4__U2337.in1"]
        ]
      },
      "aff__U2349":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2361":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2362":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2363":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2364":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2365":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2350":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2352":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U2354":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U2356":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2358":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2360":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2351":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2353":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2355":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2357":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2359":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2351.out","add_all__U2361.in0"],
          ["mul_d1__U2353.out","add_all__U2361.in1"],
          ["add_all__U2362.in0","add_all__U2361.out"],
          ["mul_d2__U2355.out","add_all__U2362.in1"],
          ["add_all__U2363.in0","add_all__U2362.out"],
          ["mul_d3__U2357.out","add_all__U2363.in1"],
          ["add_all__U2364.in0","add_all__U2363.out"],
          ["mul_d4__U2359.out","add_all__U2364.in1"],
          ["add_all__U2365.in0","add_all__U2364.out"],
          ["const_term_U2360.out","add_all__U2365.in1"],
          ["self.out","add_all__U2365.out"],
          ["mul_d0__U2351.in0","coeff_0_U2350.out"],
          ["mul_d1__U2353.in0","coeff_1_U2352.out"],
          ["mul_d2__U2355.in0","coeff_2_U2354.out"],
          ["mul_d3__U2357.in0","coeff_3_U2356.out"],
          ["mul_d4__U2359.in0","coeff_4_U2358.out"],
          ["self.d.0","mul_d0__U2351.in1"],
          ["self.d.1","mul_d1__U2353.in1"],
          ["self.d.2","mul_d2__U2355.in1"],
          ["self.d.3","mul_d3__U2357.in1"],
          ["self.d.4","mul_d4__U2359.in1"]
        ]
      },
      "aff__U2367":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2379":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2380":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2381":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2382":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2383":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2368":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2370":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U2372":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U2374":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2376":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2378":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000f"]}
          },
          "mul_d0__U2369":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2371":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2373":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2375":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2377":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2369.out","add_all__U2379.in0"],
          ["mul_d1__U2371.out","add_all__U2379.in1"],
          ["add_all__U2380.in0","add_all__U2379.out"],
          ["mul_d2__U2373.out","add_all__U2380.in1"],
          ["add_all__U2381.in0","add_all__U2380.out"],
          ["mul_d3__U2375.out","add_all__U2381.in1"],
          ["add_all__U2382.in0","add_all__U2381.out"],
          ["mul_d4__U2377.out","add_all__U2382.in1"],
          ["add_all__U2383.in0","add_all__U2382.out"],
          ["const_term_U2378.out","add_all__U2383.in1"],
          ["self.out","add_all__U2383.out"],
          ["mul_d0__U2369.in0","coeff_0_U2368.out"],
          ["mul_d1__U2371.in0","coeff_1_U2370.out"],
          ["mul_d2__U2373.in0","coeff_2_U2372.out"],
          ["mul_d3__U2375.in0","coeff_3_U2374.out"],
          ["mul_d4__U2377.in0","coeff_4_U2376.out"],
          ["self.d.0","mul_d0__U2369.in1"],
          ["self.d.1","mul_d1__U2371.in1"],
          ["self.d.2","mul_d2__U2373.in1"],
          ["self.d.3","mul_d3__U2375.in1"],
          ["self.d.4","mul_d4__U2377.in1"]
        ]
      },
      "aff__U2389":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2401":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2402":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2403":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2404":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2405":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2390":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2392":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U2394":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U2396":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2398":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2400":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2391":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2393":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2395":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2397":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2399":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2391.out","add_all__U2401.in0"],
          ["mul_d1__U2393.out","add_all__U2401.in1"],
          ["add_all__U2402.in0","add_all__U2401.out"],
          ["mul_d2__U2395.out","add_all__U2402.in1"],
          ["add_all__U2403.in0","add_all__U2402.out"],
          ["mul_d3__U2397.out","add_all__U2403.in1"],
          ["add_all__U2404.in0","add_all__U2403.out"],
          ["mul_d4__U2399.out","add_all__U2404.in1"],
          ["add_all__U2405.in0","add_all__U2404.out"],
          ["const_term_U2400.out","add_all__U2405.in1"],
          ["self.out","add_all__U2405.out"],
          ["mul_d0__U2391.in0","coeff_0_U2390.out"],
          ["mul_d1__U2393.in0","coeff_1_U2392.out"],
          ["mul_d2__U2395.in0","coeff_2_U2394.out"],
          ["mul_d3__U2397.in0","coeff_3_U2396.out"],
          ["mul_d4__U2399.in0","coeff_4_U2398.out"],
          ["self.d.0","mul_d0__U2391.in1"],
          ["self.d.1","mul_d1__U2393.in1"],
          ["self.d.2","mul_d2__U2395.in1"],
          ["self.d.3","mul_d3__U2397.in1"],
          ["self.d.4","mul_d4__U2399.in1"]
        ]
      },
      "aff__U2407":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2419":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2420":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2421":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2422":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2423":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2408":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2410":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U2412":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U2414":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U2416":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "const_term_U2418":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2409":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2411":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2413":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2415":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2417":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2409.out","add_all__U2419.in0"],
          ["mul_d1__U2411.out","add_all__U2419.in1"],
          ["add_all__U2420.in0","add_all__U2419.out"],
          ["mul_d2__U2413.out","add_all__U2420.in1"],
          ["add_all__U2421.in0","add_all__U2420.out"],
          ["mul_d3__U2415.out","add_all__U2421.in1"],
          ["add_all__U2422.in0","add_all__U2421.out"],
          ["mul_d4__U2417.out","add_all__U2422.in1"],
          ["add_all__U2423.in0","add_all__U2422.out"],
          ["const_term_U2418.out","add_all__U2423.in1"],
          ["self.out","add_all__U2423.out"],
          ["mul_d0__U2409.in0","coeff_0_U2408.out"],
          ["mul_d1__U2411.in0","coeff_1_U2410.out"],
          ["mul_d2__U2413.in0","coeff_2_U2412.out"],
          ["mul_d3__U2415.in0","coeff_3_U2414.out"],
          ["mul_d4__U2417.in0","coeff_4_U2416.out"],
          ["self.d.0","mul_d0__U2409.in1"],
          ["self.d.1","mul_d1__U2411.in1"],
          ["self.d.2","mul_d2__U2413.in1"],
          ["self.d.3","mul_d3__U2415.in1"],
          ["self.d.4","mul_d4__U2417.in1"]
        ]
      },
      "aff__U2429":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2441":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2442":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2443":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2444":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2445":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2430":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2432":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U2434":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U2436":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2438":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2440":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2431":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2433":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2435":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2437":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2439":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2431.out","add_all__U2441.in0"],
          ["mul_d1__U2433.out","add_all__U2441.in1"],
          ["add_all__U2442.in0","add_all__U2441.out"],
          ["mul_d2__U2435.out","add_all__U2442.in1"],
          ["add_all__U2443.in0","add_all__U2442.out"],
          ["mul_d3__U2437.out","add_all__U2443.in1"],
          ["add_all__U2444.in0","add_all__U2443.out"],
          ["mul_d4__U2439.out","add_all__U2444.in1"],
          ["add_all__U2445.in0","add_all__U2444.out"],
          ["const_term_U2440.out","add_all__U2445.in1"],
          ["self.out","add_all__U2445.out"],
          ["mul_d0__U2431.in0","coeff_0_U2430.out"],
          ["mul_d1__U2433.in0","coeff_1_U2432.out"],
          ["mul_d2__U2435.in0","coeff_2_U2434.out"],
          ["mul_d3__U2437.in0","coeff_3_U2436.out"],
          ["mul_d4__U2439.in0","coeff_4_U2438.out"],
          ["self.d.0","mul_d0__U2431.in1"],
          ["self.d.1","mul_d1__U2433.in1"],
          ["self.d.2","mul_d2__U2435.in1"],
          ["self.d.3","mul_d3__U2437.in1"],
          ["self.d.4","mul_d4__U2439.in1"]
        ]
      },
      "aff__U2447":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2459":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2460":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2461":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2462":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2463":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2448":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2450":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U2452":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U2454":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2456":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2458":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0010"]}
          },
          "mul_d0__U2449":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2451":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2453":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2455":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2457":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2449.out","add_all__U2459.in0"],
          ["mul_d1__U2451.out","add_all__U2459.in1"],
          ["add_all__U2460.in0","add_all__U2459.out"],
          ["mul_d2__U2453.out","add_all__U2460.in1"],
          ["add_all__U2461.in0","add_all__U2460.out"],
          ["mul_d3__U2455.out","add_all__U2461.in1"],
          ["add_all__U2462.in0","add_all__U2461.out"],
          ["mul_d4__U2457.out","add_all__U2462.in1"],
          ["add_all__U2463.in0","add_all__U2462.out"],
          ["const_term_U2458.out","add_all__U2463.in1"],
          ["self.out","add_all__U2463.out"],
          ["mul_d0__U2449.in0","coeff_0_U2448.out"],
          ["mul_d1__U2451.in0","coeff_1_U2450.out"],
          ["mul_d2__U2453.in0","coeff_2_U2452.out"],
          ["mul_d3__U2455.in0","coeff_3_U2454.out"],
          ["mul_d4__U2457.in0","coeff_4_U2456.out"],
          ["self.d.0","mul_d0__U2449.in1"],
          ["self.d.1","mul_d1__U2451.in1"],
          ["self.d.2","mul_d2__U2453.in1"],
          ["self.d.3","mul_d3__U2455.in1"],
          ["self.d.4","mul_d4__U2457.in1"]
        ]
      },
      "aff__U2469":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2481":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2482":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2483":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2484":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2485":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2470":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2472":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U2474":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U2476":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2478":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2480":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2471":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2473":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2475":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2477":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2479":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2471.out","add_all__U2481.in0"],
          ["mul_d1__U2473.out","add_all__U2481.in1"],
          ["add_all__U2482.in0","add_all__U2481.out"],
          ["mul_d2__U2475.out","add_all__U2482.in1"],
          ["add_all__U2483.in0","add_all__U2482.out"],
          ["mul_d3__U2477.out","add_all__U2483.in1"],
          ["add_all__U2484.in0","add_all__U2483.out"],
          ["mul_d4__U2479.out","add_all__U2484.in1"],
          ["add_all__U2485.in0","add_all__U2484.out"],
          ["const_term_U2480.out","add_all__U2485.in1"],
          ["self.out","add_all__U2485.out"],
          ["mul_d0__U2471.in0","coeff_0_U2470.out"],
          ["mul_d1__U2473.in0","coeff_1_U2472.out"],
          ["mul_d2__U2475.in0","coeff_2_U2474.out"],
          ["mul_d3__U2477.in0","coeff_3_U2476.out"],
          ["mul_d4__U2479.in0","coeff_4_U2478.out"],
          ["self.d.0","mul_d0__U2471.in1"],
          ["self.d.1","mul_d1__U2473.in1"],
          ["self.d.2","mul_d2__U2475.in1"],
          ["self.d.3","mul_d3__U2477.in1"],
          ["self.d.4","mul_d4__U2479.in1"]
        ]
      },
      "aff__U2487":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2499":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2500":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2501":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2502":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2503":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2488":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2490":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U2492":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U2494":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U2496":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "const_term_U2498":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2489":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2491":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2493":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2495":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2497":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2489.out","add_all__U2499.in0"],
          ["mul_d1__U2491.out","add_all__U2499.in1"],
          ["add_all__U2500.in0","add_all__U2499.out"],
          ["mul_d2__U2493.out","add_all__U2500.in1"],
          ["add_all__U2501.in0","add_all__U2500.out"],
          ["mul_d3__U2495.out","add_all__U2501.in1"],
          ["add_all__U2502.in0","add_all__U2501.out"],
          ["mul_d4__U2497.out","add_all__U2502.in1"],
          ["add_all__U2503.in0","add_all__U2502.out"],
          ["const_term_U2498.out","add_all__U2503.in1"],
          ["self.out","add_all__U2503.out"],
          ["mul_d0__U2489.in0","coeff_0_U2488.out"],
          ["mul_d1__U2491.in0","coeff_1_U2490.out"],
          ["mul_d2__U2493.in0","coeff_2_U2492.out"],
          ["mul_d3__U2495.in0","coeff_3_U2494.out"],
          ["mul_d4__U2497.in0","coeff_4_U2496.out"],
          ["self.d.0","mul_d0__U2489.in1"],
          ["self.d.1","mul_d1__U2491.in1"],
          ["self.d.2","mul_d2__U2493.in1"],
          ["self.d.3","mul_d3__U2495.in1"],
          ["self.d.4","mul_d4__U2497.in1"]
        ]
      },
      "aff__U2509":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2521":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2522":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2523":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2524":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2525":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2510":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2512":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U2514":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U2516":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2518":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2520":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2511":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2513":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2515":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2517":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2519":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2511.out","add_all__U2521.in0"],
          ["mul_d1__U2513.out","add_all__U2521.in1"],
          ["add_all__U2522.in0","add_all__U2521.out"],
          ["mul_d2__U2515.out","add_all__U2522.in1"],
          ["add_all__U2523.in0","add_all__U2522.out"],
          ["mul_d3__U2517.out","add_all__U2523.in1"],
          ["add_all__U2524.in0","add_all__U2523.out"],
          ["mul_d4__U2519.out","add_all__U2524.in1"],
          ["add_all__U2525.in0","add_all__U2524.out"],
          ["const_term_U2520.out","add_all__U2525.in1"],
          ["self.out","add_all__U2525.out"],
          ["mul_d0__U2511.in0","coeff_0_U2510.out"],
          ["mul_d1__U2513.in0","coeff_1_U2512.out"],
          ["mul_d2__U2515.in0","coeff_2_U2514.out"],
          ["mul_d3__U2517.in0","coeff_3_U2516.out"],
          ["mul_d4__U2519.in0","coeff_4_U2518.out"],
          ["self.d.0","mul_d0__U2511.in1"],
          ["self.d.1","mul_d1__U2513.in1"],
          ["self.d.2","mul_d2__U2515.in1"],
          ["self.d.3","mul_d3__U2517.in1"],
          ["self.d.4","mul_d4__U2519.in1"]
        ]
      },
      "aff__U252":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U264":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U265":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U266":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U267":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U268":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U253":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U255":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U257":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U259":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U261":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "const_term_U263":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U254":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U256":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U258":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U260":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U262":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U254.out","add_all__U264.in0"],
          ["mul_d1__U256.out","add_all__U264.in1"],
          ["add_all__U265.in0","add_all__U264.out"],
          ["mul_d2__U258.out","add_all__U265.in1"],
          ["add_all__U266.in0","add_all__U265.out"],
          ["mul_d3__U260.out","add_all__U266.in1"],
          ["add_all__U267.in0","add_all__U266.out"],
          ["mul_d4__U262.out","add_all__U267.in1"],
          ["add_all__U268.in0","add_all__U267.out"],
          ["const_term_U263.out","add_all__U268.in1"],
          ["self.out","add_all__U268.out"],
          ["mul_d0__U254.in0","coeff_0_U253.out"],
          ["mul_d1__U256.in0","coeff_1_U255.out"],
          ["mul_d2__U258.in0","coeff_2_U257.out"],
          ["mul_d3__U260.in0","coeff_3_U259.out"],
          ["mul_d4__U262.in0","coeff_4_U261.out"],
          ["self.d.0","mul_d0__U254.in1"],
          ["self.d.1","mul_d1__U256.in1"],
          ["self.d.2","mul_d2__U258.in1"],
          ["self.d.3","mul_d3__U260.in1"],
          ["self.d.4","mul_d4__U262.in1"]
        ]
      },
      "aff__U2527":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2539":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2540":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2541":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2542":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2543":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2528":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2530":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U2532":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U2534":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2536":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2538":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0011"]}
          },
          "mul_d0__U2529":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2531":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2533":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2535":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2537":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2529.out","add_all__U2539.in0"],
          ["mul_d1__U2531.out","add_all__U2539.in1"],
          ["add_all__U2540.in0","add_all__U2539.out"],
          ["mul_d2__U2533.out","add_all__U2540.in1"],
          ["add_all__U2541.in0","add_all__U2540.out"],
          ["mul_d3__U2535.out","add_all__U2541.in1"],
          ["add_all__U2542.in0","add_all__U2541.out"],
          ["mul_d4__U2537.out","add_all__U2542.in1"],
          ["add_all__U2543.in0","add_all__U2542.out"],
          ["const_term_U2538.out","add_all__U2543.in1"],
          ["self.out","add_all__U2543.out"],
          ["mul_d0__U2529.in0","coeff_0_U2528.out"],
          ["mul_d1__U2531.in0","coeff_1_U2530.out"],
          ["mul_d2__U2533.in0","coeff_2_U2532.out"],
          ["mul_d3__U2535.in0","coeff_3_U2534.out"],
          ["mul_d4__U2537.in0","coeff_4_U2536.out"],
          ["self.d.0","mul_d0__U2529.in1"],
          ["self.d.1","mul_d1__U2531.in1"],
          ["self.d.2","mul_d2__U2533.in1"],
          ["self.d.3","mul_d3__U2535.in1"],
          ["self.d.4","mul_d4__U2537.in1"]
        ]
      },
      "aff__U2549":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2561":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2562":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2563":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2564":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2565":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2550":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2552":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U2554":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U2556":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2558":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2560":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2551":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2553":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2555":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2557":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2559":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2551.out","add_all__U2561.in0"],
          ["mul_d1__U2553.out","add_all__U2561.in1"],
          ["add_all__U2562.in0","add_all__U2561.out"],
          ["mul_d2__U2555.out","add_all__U2562.in1"],
          ["add_all__U2563.in0","add_all__U2562.out"],
          ["mul_d3__U2557.out","add_all__U2563.in1"],
          ["add_all__U2564.in0","add_all__U2563.out"],
          ["mul_d4__U2559.out","add_all__U2564.in1"],
          ["add_all__U2565.in0","add_all__U2564.out"],
          ["const_term_U2560.out","add_all__U2565.in1"],
          ["self.out","add_all__U2565.out"],
          ["mul_d0__U2551.in0","coeff_0_U2550.out"],
          ["mul_d1__U2553.in0","coeff_1_U2552.out"],
          ["mul_d2__U2555.in0","coeff_2_U2554.out"],
          ["mul_d3__U2557.in0","coeff_3_U2556.out"],
          ["mul_d4__U2559.in0","coeff_4_U2558.out"],
          ["self.d.0","mul_d0__U2551.in1"],
          ["self.d.1","mul_d1__U2553.in1"],
          ["self.d.2","mul_d2__U2555.in1"],
          ["self.d.3","mul_d3__U2557.in1"],
          ["self.d.4","mul_d4__U2559.in1"]
        ]
      },
      "aff__U2567":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2579":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2580":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2581":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2582":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2583":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2568":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2570":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U2572":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U2574":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U2576":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "const_term_U2578":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2569":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2571":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2573":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2575":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2577":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2569.out","add_all__U2579.in0"],
          ["mul_d1__U2571.out","add_all__U2579.in1"],
          ["add_all__U2580.in0","add_all__U2579.out"],
          ["mul_d2__U2573.out","add_all__U2580.in1"],
          ["add_all__U2581.in0","add_all__U2580.out"],
          ["mul_d3__U2575.out","add_all__U2581.in1"],
          ["add_all__U2582.in0","add_all__U2581.out"],
          ["mul_d4__U2577.out","add_all__U2582.in1"],
          ["add_all__U2583.in0","add_all__U2582.out"],
          ["const_term_U2578.out","add_all__U2583.in1"],
          ["self.out","add_all__U2583.out"],
          ["mul_d0__U2569.in0","coeff_0_U2568.out"],
          ["mul_d1__U2571.in0","coeff_1_U2570.out"],
          ["mul_d2__U2573.in0","coeff_2_U2572.out"],
          ["mul_d3__U2575.in0","coeff_3_U2574.out"],
          ["mul_d4__U2577.in0","coeff_4_U2576.out"],
          ["self.d.0","mul_d0__U2569.in1"],
          ["self.d.1","mul_d1__U2571.in1"],
          ["self.d.2","mul_d2__U2573.in1"],
          ["self.d.3","mul_d3__U2575.in1"],
          ["self.d.4","mul_d4__U2577.in1"]
        ]
      },
      "aff__U2589":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2601":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2602":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2603":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2604":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2605":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2590":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2592":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U2594":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U2596":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2598":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2600":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2591":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2593":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2595":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2597":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2599":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2591.out","add_all__U2601.in0"],
          ["mul_d1__U2593.out","add_all__U2601.in1"],
          ["add_all__U2602.in0","add_all__U2601.out"],
          ["mul_d2__U2595.out","add_all__U2602.in1"],
          ["add_all__U2603.in0","add_all__U2602.out"],
          ["mul_d3__U2597.out","add_all__U2603.in1"],
          ["add_all__U2604.in0","add_all__U2603.out"],
          ["mul_d4__U2599.out","add_all__U2604.in1"],
          ["add_all__U2605.in0","add_all__U2604.out"],
          ["const_term_U2600.out","add_all__U2605.in1"],
          ["self.out","add_all__U2605.out"],
          ["mul_d0__U2591.in0","coeff_0_U2590.out"],
          ["mul_d1__U2593.in0","coeff_1_U2592.out"],
          ["mul_d2__U2595.in0","coeff_2_U2594.out"],
          ["mul_d3__U2597.in0","coeff_3_U2596.out"],
          ["mul_d4__U2599.in0","coeff_4_U2598.out"],
          ["self.d.0","mul_d0__U2591.in1"],
          ["self.d.1","mul_d1__U2593.in1"],
          ["self.d.2","mul_d2__U2595.in1"],
          ["self.d.3","mul_d3__U2597.in1"],
          ["self.d.4","mul_d4__U2599.in1"]
        ]
      },
      "aff__U2607":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2619":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2620":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2621":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2622":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2623":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2608":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2610":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U2612":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U2614":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2616":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2618":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0012"]}
          },
          "mul_d0__U2609":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2611":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2613":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2615":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2617":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2609.out","add_all__U2619.in0"],
          ["mul_d1__U2611.out","add_all__U2619.in1"],
          ["add_all__U2620.in0","add_all__U2619.out"],
          ["mul_d2__U2613.out","add_all__U2620.in1"],
          ["add_all__U2621.in0","add_all__U2620.out"],
          ["mul_d3__U2615.out","add_all__U2621.in1"],
          ["add_all__U2622.in0","add_all__U2621.out"],
          ["mul_d4__U2617.out","add_all__U2622.in1"],
          ["add_all__U2623.in0","add_all__U2622.out"],
          ["const_term_U2618.out","add_all__U2623.in1"],
          ["self.out","add_all__U2623.out"],
          ["mul_d0__U2609.in0","coeff_0_U2608.out"],
          ["mul_d1__U2611.in0","coeff_1_U2610.out"],
          ["mul_d2__U2613.in0","coeff_2_U2612.out"],
          ["mul_d3__U2615.in0","coeff_3_U2614.out"],
          ["mul_d4__U2617.in0","coeff_4_U2616.out"],
          ["self.d.0","mul_d0__U2609.in1"],
          ["self.d.1","mul_d1__U2611.in1"],
          ["self.d.2","mul_d2__U2613.in1"],
          ["self.d.3","mul_d3__U2615.in1"],
          ["self.d.4","mul_d4__U2617.in1"]
        ]
      },
      "aff__U2629":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2641":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2642":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2643":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2644":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2645":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2630":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2632":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U2634":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U2636":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2638":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2640":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2631":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2633":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2635":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2637":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2639":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2631.out","add_all__U2641.in0"],
          ["mul_d1__U2633.out","add_all__U2641.in1"],
          ["add_all__U2642.in0","add_all__U2641.out"],
          ["mul_d2__U2635.out","add_all__U2642.in1"],
          ["add_all__U2643.in0","add_all__U2642.out"],
          ["mul_d3__U2637.out","add_all__U2643.in1"],
          ["add_all__U2644.in0","add_all__U2643.out"],
          ["mul_d4__U2639.out","add_all__U2644.in1"],
          ["add_all__U2645.in0","add_all__U2644.out"],
          ["const_term_U2640.out","add_all__U2645.in1"],
          ["self.out","add_all__U2645.out"],
          ["mul_d0__U2631.in0","coeff_0_U2630.out"],
          ["mul_d1__U2633.in0","coeff_1_U2632.out"],
          ["mul_d2__U2635.in0","coeff_2_U2634.out"],
          ["mul_d3__U2637.in0","coeff_3_U2636.out"],
          ["mul_d4__U2639.in0","coeff_4_U2638.out"],
          ["self.d.0","mul_d0__U2631.in1"],
          ["self.d.1","mul_d1__U2633.in1"],
          ["self.d.2","mul_d2__U2635.in1"],
          ["self.d.3","mul_d3__U2637.in1"],
          ["self.d.4","mul_d4__U2639.in1"]
        ]
      },
      "aff__U2647":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2659":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2660":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2661":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2662":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2663":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2648":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2650":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U2652":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U2654":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U2656":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "const_term_U2658":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2649":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2651":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2653":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2655":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2657":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2649.out","add_all__U2659.in0"],
          ["mul_d1__U2651.out","add_all__U2659.in1"],
          ["add_all__U2660.in0","add_all__U2659.out"],
          ["mul_d2__U2653.out","add_all__U2660.in1"],
          ["add_all__U2661.in0","add_all__U2660.out"],
          ["mul_d3__U2655.out","add_all__U2661.in1"],
          ["add_all__U2662.in0","add_all__U2661.out"],
          ["mul_d4__U2657.out","add_all__U2662.in1"],
          ["add_all__U2663.in0","add_all__U2662.out"],
          ["const_term_U2658.out","add_all__U2663.in1"],
          ["self.out","add_all__U2663.out"],
          ["mul_d0__U2649.in0","coeff_0_U2648.out"],
          ["mul_d1__U2651.in0","coeff_1_U2650.out"],
          ["mul_d2__U2653.in0","coeff_2_U2652.out"],
          ["mul_d3__U2655.in0","coeff_3_U2654.out"],
          ["mul_d4__U2657.in0","coeff_4_U2656.out"],
          ["self.d.0","mul_d0__U2649.in1"],
          ["self.d.1","mul_d1__U2651.in1"],
          ["self.d.2","mul_d2__U2653.in1"],
          ["self.d.3","mul_d3__U2655.in1"],
          ["self.d.4","mul_d4__U2657.in1"]
        ]
      },
      "aff__U2669":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2681":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2682":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2683":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2684":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2685":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2670":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2672":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U2674":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U2676":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2678":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2680":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2671":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2673":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2675":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2677":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2679":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2671.out","add_all__U2681.in0"],
          ["mul_d1__U2673.out","add_all__U2681.in1"],
          ["add_all__U2682.in0","add_all__U2681.out"],
          ["mul_d2__U2675.out","add_all__U2682.in1"],
          ["add_all__U2683.in0","add_all__U2682.out"],
          ["mul_d3__U2677.out","add_all__U2683.in1"],
          ["add_all__U2684.in0","add_all__U2683.out"],
          ["mul_d4__U2679.out","add_all__U2684.in1"],
          ["add_all__U2685.in0","add_all__U2684.out"],
          ["const_term_U2680.out","add_all__U2685.in1"],
          ["self.out","add_all__U2685.out"],
          ["mul_d0__U2671.in0","coeff_0_U2670.out"],
          ["mul_d1__U2673.in0","coeff_1_U2672.out"],
          ["mul_d2__U2675.in0","coeff_2_U2674.out"],
          ["mul_d3__U2677.in0","coeff_3_U2676.out"],
          ["mul_d4__U2679.in0","coeff_4_U2678.out"],
          ["self.d.0","mul_d0__U2671.in1"],
          ["self.d.1","mul_d1__U2673.in1"],
          ["self.d.2","mul_d2__U2675.in1"],
          ["self.d.3","mul_d3__U2677.in1"],
          ["self.d.4","mul_d4__U2679.in1"]
        ]
      },
      "aff__U2687":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2699":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2700":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2701":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2702":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2703":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2688":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2690":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U2692":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U2694":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2696":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2698":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0013"]}
          },
          "mul_d0__U2689":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2691":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2693":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2695":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2697":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2689.out","add_all__U2699.in0"],
          ["mul_d1__U2691.out","add_all__U2699.in1"],
          ["add_all__U2700.in0","add_all__U2699.out"],
          ["mul_d2__U2693.out","add_all__U2700.in1"],
          ["add_all__U2701.in0","add_all__U2700.out"],
          ["mul_d3__U2695.out","add_all__U2701.in1"],
          ["add_all__U2702.in0","add_all__U2701.out"],
          ["mul_d4__U2697.out","add_all__U2702.in1"],
          ["add_all__U2703.in0","add_all__U2702.out"],
          ["const_term_U2698.out","add_all__U2703.in1"],
          ["self.out","add_all__U2703.out"],
          ["mul_d0__U2689.in0","coeff_0_U2688.out"],
          ["mul_d1__U2691.in0","coeff_1_U2690.out"],
          ["mul_d2__U2693.in0","coeff_2_U2692.out"],
          ["mul_d3__U2695.in0","coeff_3_U2694.out"],
          ["mul_d4__U2697.in0","coeff_4_U2696.out"],
          ["self.d.0","mul_d0__U2689.in1"],
          ["self.d.1","mul_d1__U2691.in1"],
          ["self.d.2","mul_d2__U2693.in1"],
          ["self.d.3","mul_d3__U2695.in1"],
          ["self.d.4","mul_d4__U2697.in1"]
        ]
      },
      "aff__U270":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U282":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U283":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U284":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U285":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U286":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U271":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U273":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U275":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U277":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U279":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U281":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "mul_d0__U272":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U274":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U276":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U278":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U280":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U272.out","add_all__U282.in0"],
          ["mul_d1__U274.out","add_all__U282.in1"],
          ["add_all__U283.in0","add_all__U282.out"],
          ["mul_d2__U276.out","add_all__U283.in1"],
          ["add_all__U284.in0","add_all__U283.out"],
          ["mul_d3__U278.out","add_all__U284.in1"],
          ["add_all__U285.in0","add_all__U284.out"],
          ["mul_d4__U280.out","add_all__U285.in1"],
          ["add_all__U286.in0","add_all__U285.out"],
          ["const_term_U281.out","add_all__U286.in1"],
          ["self.out","add_all__U286.out"],
          ["mul_d0__U272.in0","coeff_0_U271.out"],
          ["mul_d1__U274.in0","coeff_1_U273.out"],
          ["mul_d2__U276.in0","coeff_2_U275.out"],
          ["mul_d3__U278.in0","coeff_3_U277.out"],
          ["mul_d4__U280.in0","coeff_4_U279.out"],
          ["self.d.0","mul_d0__U272.in1"],
          ["self.d.1","mul_d1__U274.in1"],
          ["self.d.2","mul_d2__U276.in1"],
          ["self.d.3","mul_d3__U278.in1"],
          ["self.d.4","mul_d4__U280.in1"]
        ]
      },
      "aff__U2709":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2721":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2722":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2723":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2724":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2725":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2710":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2712":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U2714":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U2716":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2718":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2720":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2711":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2713":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2715":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2717":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2719":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2711.out","add_all__U2721.in0"],
          ["mul_d1__U2713.out","add_all__U2721.in1"],
          ["add_all__U2722.in0","add_all__U2721.out"],
          ["mul_d2__U2715.out","add_all__U2722.in1"],
          ["add_all__U2723.in0","add_all__U2722.out"],
          ["mul_d3__U2717.out","add_all__U2723.in1"],
          ["add_all__U2724.in0","add_all__U2723.out"],
          ["mul_d4__U2719.out","add_all__U2724.in1"],
          ["add_all__U2725.in0","add_all__U2724.out"],
          ["const_term_U2720.out","add_all__U2725.in1"],
          ["self.out","add_all__U2725.out"],
          ["mul_d0__U2711.in0","coeff_0_U2710.out"],
          ["mul_d1__U2713.in0","coeff_1_U2712.out"],
          ["mul_d2__U2715.in0","coeff_2_U2714.out"],
          ["mul_d3__U2717.in0","coeff_3_U2716.out"],
          ["mul_d4__U2719.in0","coeff_4_U2718.out"],
          ["self.d.0","mul_d0__U2711.in1"],
          ["self.d.1","mul_d1__U2713.in1"],
          ["self.d.2","mul_d2__U2715.in1"],
          ["self.d.3","mul_d3__U2717.in1"],
          ["self.d.4","mul_d4__U2719.in1"]
        ]
      },
      "aff__U2727":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2739":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2740":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2741":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2742":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2743":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2728":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2730":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U2732":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U2734":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U2736":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "const_term_U2738":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2729":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2731":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2733":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2735":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2737":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2729.out","add_all__U2739.in0"],
          ["mul_d1__U2731.out","add_all__U2739.in1"],
          ["add_all__U2740.in0","add_all__U2739.out"],
          ["mul_d2__U2733.out","add_all__U2740.in1"],
          ["add_all__U2741.in0","add_all__U2740.out"],
          ["mul_d3__U2735.out","add_all__U2741.in1"],
          ["add_all__U2742.in0","add_all__U2741.out"],
          ["mul_d4__U2737.out","add_all__U2742.in1"],
          ["add_all__U2743.in0","add_all__U2742.out"],
          ["const_term_U2738.out","add_all__U2743.in1"],
          ["self.out","add_all__U2743.out"],
          ["mul_d0__U2729.in0","coeff_0_U2728.out"],
          ["mul_d1__U2731.in0","coeff_1_U2730.out"],
          ["mul_d2__U2733.in0","coeff_2_U2732.out"],
          ["mul_d3__U2735.in0","coeff_3_U2734.out"],
          ["mul_d4__U2737.in0","coeff_4_U2736.out"],
          ["self.d.0","mul_d0__U2729.in1"],
          ["self.d.1","mul_d1__U2731.in1"],
          ["self.d.2","mul_d2__U2733.in1"],
          ["self.d.3","mul_d3__U2735.in1"],
          ["self.d.4","mul_d4__U2737.in1"]
        ]
      },
      "aff__U2749":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2761":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2762":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2763":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2764":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2765":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2750":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2752":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U2754":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U2756":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2758":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2760":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2751":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2753":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2755":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2757":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2759":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2751.out","add_all__U2761.in0"],
          ["mul_d1__U2753.out","add_all__U2761.in1"],
          ["add_all__U2762.in0","add_all__U2761.out"],
          ["mul_d2__U2755.out","add_all__U2762.in1"],
          ["add_all__U2763.in0","add_all__U2762.out"],
          ["mul_d3__U2757.out","add_all__U2763.in1"],
          ["add_all__U2764.in0","add_all__U2763.out"],
          ["mul_d4__U2759.out","add_all__U2764.in1"],
          ["add_all__U2765.in0","add_all__U2764.out"],
          ["const_term_U2760.out","add_all__U2765.in1"],
          ["self.out","add_all__U2765.out"],
          ["mul_d0__U2751.in0","coeff_0_U2750.out"],
          ["mul_d1__U2753.in0","coeff_1_U2752.out"],
          ["mul_d2__U2755.in0","coeff_2_U2754.out"],
          ["mul_d3__U2757.in0","coeff_3_U2756.out"],
          ["mul_d4__U2759.in0","coeff_4_U2758.out"],
          ["self.d.0","mul_d0__U2751.in1"],
          ["self.d.1","mul_d1__U2753.in1"],
          ["self.d.2","mul_d2__U2755.in1"],
          ["self.d.3","mul_d3__U2757.in1"],
          ["self.d.4","mul_d4__U2759.in1"]
        ]
      },
      "aff__U2767":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2779":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2780":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2781":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2782":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2783":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2768":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2770":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U2772":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U2774":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2776":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2778":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0014"]}
          },
          "mul_d0__U2769":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2771":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2773":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2775":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2777":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2769.out","add_all__U2779.in0"],
          ["mul_d1__U2771.out","add_all__U2779.in1"],
          ["add_all__U2780.in0","add_all__U2779.out"],
          ["mul_d2__U2773.out","add_all__U2780.in1"],
          ["add_all__U2781.in0","add_all__U2780.out"],
          ["mul_d3__U2775.out","add_all__U2781.in1"],
          ["add_all__U2782.in0","add_all__U2781.out"],
          ["mul_d4__U2777.out","add_all__U2782.in1"],
          ["add_all__U2783.in0","add_all__U2782.out"],
          ["const_term_U2778.out","add_all__U2783.in1"],
          ["self.out","add_all__U2783.out"],
          ["mul_d0__U2769.in0","coeff_0_U2768.out"],
          ["mul_d1__U2771.in0","coeff_1_U2770.out"],
          ["mul_d2__U2773.in0","coeff_2_U2772.out"],
          ["mul_d3__U2775.in0","coeff_3_U2774.out"],
          ["mul_d4__U2777.in0","coeff_4_U2776.out"],
          ["self.d.0","mul_d0__U2769.in1"],
          ["self.d.1","mul_d1__U2771.in1"],
          ["self.d.2","mul_d2__U2773.in1"],
          ["self.d.3","mul_d3__U2775.in1"],
          ["self.d.4","mul_d4__U2777.in1"]
        ]
      },
      "aff__U2789":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2801":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2802":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2803":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2804":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2805":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2790":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2792":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U2794":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U2796":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2798":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2800":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2791":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2793":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2795":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2797":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2799":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2791.out","add_all__U2801.in0"],
          ["mul_d1__U2793.out","add_all__U2801.in1"],
          ["add_all__U2802.in0","add_all__U2801.out"],
          ["mul_d2__U2795.out","add_all__U2802.in1"],
          ["add_all__U2803.in0","add_all__U2802.out"],
          ["mul_d3__U2797.out","add_all__U2803.in1"],
          ["add_all__U2804.in0","add_all__U2803.out"],
          ["mul_d4__U2799.out","add_all__U2804.in1"],
          ["add_all__U2805.in0","add_all__U2804.out"],
          ["const_term_U2800.out","add_all__U2805.in1"],
          ["self.out","add_all__U2805.out"],
          ["mul_d0__U2791.in0","coeff_0_U2790.out"],
          ["mul_d1__U2793.in0","coeff_1_U2792.out"],
          ["mul_d2__U2795.in0","coeff_2_U2794.out"],
          ["mul_d3__U2797.in0","coeff_3_U2796.out"],
          ["mul_d4__U2799.in0","coeff_4_U2798.out"],
          ["self.d.0","mul_d0__U2791.in1"],
          ["self.d.1","mul_d1__U2793.in1"],
          ["self.d.2","mul_d2__U2795.in1"],
          ["self.d.3","mul_d3__U2797.in1"],
          ["self.d.4","mul_d4__U2799.in1"]
        ]
      },
      "aff__U2807":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2819":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2820":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2821":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2822":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2823":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2808":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2810":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U2812":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U2814":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U2816":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "const_term_U2818":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2809":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2811":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2813":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2815":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2817":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2809.out","add_all__U2819.in0"],
          ["mul_d1__U2811.out","add_all__U2819.in1"],
          ["add_all__U2820.in0","add_all__U2819.out"],
          ["mul_d2__U2813.out","add_all__U2820.in1"],
          ["add_all__U2821.in0","add_all__U2820.out"],
          ["mul_d3__U2815.out","add_all__U2821.in1"],
          ["add_all__U2822.in0","add_all__U2821.out"],
          ["mul_d4__U2817.out","add_all__U2822.in1"],
          ["add_all__U2823.in0","add_all__U2822.out"],
          ["const_term_U2818.out","add_all__U2823.in1"],
          ["self.out","add_all__U2823.out"],
          ["mul_d0__U2809.in0","coeff_0_U2808.out"],
          ["mul_d1__U2811.in0","coeff_1_U2810.out"],
          ["mul_d2__U2813.in0","coeff_2_U2812.out"],
          ["mul_d3__U2815.in0","coeff_3_U2814.out"],
          ["mul_d4__U2817.in0","coeff_4_U2816.out"],
          ["self.d.0","mul_d0__U2809.in1"],
          ["self.d.1","mul_d1__U2811.in1"],
          ["self.d.2","mul_d2__U2813.in1"],
          ["self.d.3","mul_d3__U2815.in1"],
          ["self.d.4","mul_d4__U2817.in1"]
        ]
      },
      "aff__U2829":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2841":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2842":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2843":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2844":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2845":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2830":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2832":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U2834":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U2836":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2838":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2840":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2831":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2833":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2835":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2837":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2839":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2831.out","add_all__U2841.in0"],
          ["mul_d1__U2833.out","add_all__U2841.in1"],
          ["add_all__U2842.in0","add_all__U2841.out"],
          ["mul_d2__U2835.out","add_all__U2842.in1"],
          ["add_all__U2843.in0","add_all__U2842.out"],
          ["mul_d3__U2837.out","add_all__U2843.in1"],
          ["add_all__U2844.in0","add_all__U2843.out"],
          ["mul_d4__U2839.out","add_all__U2844.in1"],
          ["add_all__U2845.in0","add_all__U2844.out"],
          ["const_term_U2840.out","add_all__U2845.in1"],
          ["self.out","add_all__U2845.out"],
          ["mul_d0__U2831.in0","coeff_0_U2830.out"],
          ["mul_d1__U2833.in0","coeff_1_U2832.out"],
          ["mul_d2__U2835.in0","coeff_2_U2834.out"],
          ["mul_d3__U2837.in0","coeff_3_U2836.out"],
          ["mul_d4__U2839.in0","coeff_4_U2838.out"],
          ["self.d.0","mul_d0__U2831.in1"],
          ["self.d.1","mul_d1__U2833.in1"],
          ["self.d.2","mul_d2__U2835.in1"],
          ["self.d.3","mul_d3__U2837.in1"],
          ["self.d.4","mul_d4__U2839.in1"]
        ]
      },
      "aff__U2847":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2859":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2860":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2861":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2862":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2863":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2848":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2850":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U2852":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U2854":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2856":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2858":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0015"]}
          },
          "mul_d0__U2849":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2851":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2853":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2855":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2857":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2849.out","add_all__U2859.in0"],
          ["mul_d1__U2851.out","add_all__U2859.in1"],
          ["add_all__U2860.in0","add_all__U2859.out"],
          ["mul_d2__U2853.out","add_all__U2860.in1"],
          ["add_all__U2861.in0","add_all__U2860.out"],
          ["mul_d3__U2855.out","add_all__U2861.in1"],
          ["add_all__U2862.in0","add_all__U2861.out"],
          ["mul_d4__U2857.out","add_all__U2862.in1"],
          ["add_all__U2863.in0","add_all__U2862.out"],
          ["const_term_U2858.out","add_all__U2863.in1"],
          ["self.out","add_all__U2863.out"],
          ["mul_d0__U2849.in0","coeff_0_U2848.out"],
          ["mul_d1__U2851.in0","coeff_1_U2850.out"],
          ["mul_d2__U2853.in0","coeff_2_U2852.out"],
          ["mul_d3__U2855.in0","coeff_3_U2854.out"],
          ["mul_d4__U2857.in0","coeff_4_U2856.out"],
          ["self.d.0","mul_d0__U2849.in1"],
          ["self.d.1","mul_d1__U2851.in1"],
          ["self.d.2","mul_d2__U2853.in1"],
          ["self.d.3","mul_d3__U2855.in1"],
          ["self.d.4","mul_d4__U2857.in1"]
        ]
      },
      "aff__U2869":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2881":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2882":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2883":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2884":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2885":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2870":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2872":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U2874":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U2876":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2878":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2880":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2871":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2873":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2875":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2877":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2879":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2871.out","add_all__U2881.in0"],
          ["mul_d1__U2873.out","add_all__U2881.in1"],
          ["add_all__U2882.in0","add_all__U2881.out"],
          ["mul_d2__U2875.out","add_all__U2882.in1"],
          ["add_all__U2883.in0","add_all__U2882.out"],
          ["mul_d3__U2877.out","add_all__U2883.in1"],
          ["add_all__U2884.in0","add_all__U2883.out"],
          ["mul_d4__U2879.out","add_all__U2884.in1"],
          ["add_all__U2885.in0","add_all__U2884.out"],
          ["const_term_U2880.out","add_all__U2885.in1"],
          ["self.out","add_all__U2885.out"],
          ["mul_d0__U2871.in0","coeff_0_U2870.out"],
          ["mul_d1__U2873.in0","coeff_1_U2872.out"],
          ["mul_d2__U2875.in0","coeff_2_U2874.out"],
          ["mul_d3__U2877.in0","coeff_3_U2876.out"],
          ["mul_d4__U2879.in0","coeff_4_U2878.out"],
          ["self.d.0","mul_d0__U2871.in1"],
          ["self.d.1","mul_d1__U2873.in1"],
          ["self.d.2","mul_d2__U2875.in1"],
          ["self.d.3","mul_d3__U2877.in1"],
          ["self.d.4","mul_d4__U2879.in1"]
        ]
      },
      "aff__U2887":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2899":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2900":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2901":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2902":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2903":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2888":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2890":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U2892":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U2894":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U2896":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "const_term_U2898":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2889":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2891":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2893":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2895":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2897":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2889.out","add_all__U2899.in0"],
          ["mul_d1__U2891.out","add_all__U2899.in1"],
          ["add_all__U2900.in0","add_all__U2899.out"],
          ["mul_d2__U2893.out","add_all__U2900.in1"],
          ["add_all__U2901.in0","add_all__U2900.out"],
          ["mul_d3__U2895.out","add_all__U2901.in1"],
          ["add_all__U2902.in0","add_all__U2901.out"],
          ["mul_d4__U2897.out","add_all__U2902.in1"],
          ["add_all__U2903.in0","add_all__U2902.out"],
          ["const_term_U2898.out","add_all__U2903.in1"],
          ["self.out","add_all__U2903.out"],
          ["mul_d0__U2889.in0","coeff_0_U2888.out"],
          ["mul_d1__U2891.in0","coeff_1_U2890.out"],
          ["mul_d2__U2893.in0","coeff_2_U2892.out"],
          ["mul_d3__U2895.in0","coeff_3_U2894.out"],
          ["mul_d4__U2897.in0","coeff_4_U2896.out"],
          ["self.d.0","mul_d0__U2889.in1"],
          ["self.d.1","mul_d1__U2891.in1"],
          ["self.d.2","mul_d2__U2893.in1"],
          ["self.d.3","mul_d3__U2895.in1"],
          ["self.d.4","mul_d4__U2897.in1"]
        ]
      },
      "aff__U2909":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2921":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2922":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2923":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2924":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2925":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2910":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2912":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U2914":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U2916":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2918":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2920":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2911":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2913":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2915":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2917":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2919":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2911.out","add_all__U2921.in0"],
          ["mul_d1__U2913.out","add_all__U2921.in1"],
          ["add_all__U2922.in0","add_all__U2921.out"],
          ["mul_d2__U2915.out","add_all__U2922.in1"],
          ["add_all__U2923.in0","add_all__U2922.out"],
          ["mul_d3__U2917.out","add_all__U2923.in1"],
          ["add_all__U2924.in0","add_all__U2923.out"],
          ["mul_d4__U2919.out","add_all__U2924.in1"],
          ["add_all__U2925.in0","add_all__U2924.out"],
          ["const_term_U2920.out","add_all__U2925.in1"],
          ["self.out","add_all__U2925.out"],
          ["mul_d0__U2911.in0","coeff_0_U2910.out"],
          ["mul_d1__U2913.in0","coeff_1_U2912.out"],
          ["mul_d2__U2915.in0","coeff_2_U2914.out"],
          ["mul_d3__U2917.in0","coeff_3_U2916.out"],
          ["mul_d4__U2919.in0","coeff_4_U2918.out"],
          ["self.d.0","mul_d0__U2911.in1"],
          ["self.d.1","mul_d1__U2913.in1"],
          ["self.d.2","mul_d2__U2915.in1"],
          ["self.d.3","mul_d3__U2917.in1"],
          ["self.d.4","mul_d4__U2919.in1"]
        ]
      },
      "aff__U292":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U302":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U303":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U304":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U305":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U293":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U295":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U297":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U299":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "const_term_U301":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U294":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U296":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U298":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U300":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U294.out","add_all__U302.in0"],
          ["mul_d1__U296.out","add_all__U302.in1"],
          ["add_all__U303.in0","add_all__U302.out"],
          ["mul_d2__U298.out","add_all__U303.in1"],
          ["add_all__U304.in0","add_all__U303.out"],
          ["mul_d3__U300.out","add_all__U304.in1"],
          ["add_all__U305.in0","add_all__U304.out"],
          ["const_term_U301.out","add_all__U305.in1"],
          ["self.out","add_all__U305.out"],
          ["mul_d0__U294.in0","coeff_0_U293.out"],
          ["mul_d1__U296.in0","coeff_1_U295.out"],
          ["mul_d2__U298.in0","coeff_2_U297.out"],
          ["mul_d3__U300.in0","coeff_3_U299.out"],
          ["self.d.0","mul_d0__U294.in1"],
          ["self.d.1","mul_d1__U296.in1"],
          ["self.d.2","mul_d2__U298.in1"],
          ["self.d.3","mul_d3__U300.in1"]
        ]
      },
      "aff__U2927":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2939":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2940":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2941":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2942":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2943":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2928":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2930":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U2932":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U2934":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2936":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2938":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0016"]}
          },
          "mul_d0__U2929":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2931":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2933":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2935":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2937":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2929.out","add_all__U2939.in0"],
          ["mul_d1__U2931.out","add_all__U2939.in1"],
          ["add_all__U2940.in0","add_all__U2939.out"],
          ["mul_d2__U2933.out","add_all__U2940.in1"],
          ["add_all__U2941.in0","add_all__U2940.out"],
          ["mul_d3__U2935.out","add_all__U2941.in1"],
          ["add_all__U2942.in0","add_all__U2941.out"],
          ["mul_d4__U2937.out","add_all__U2942.in1"],
          ["add_all__U2943.in0","add_all__U2942.out"],
          ["const_term_U2938.out","add_all__U2943.in1"],
          ["self.out","add_all__U2943.out"],
          ["mul_d0__U2929.in0","coeff_0_U2928.out"],
          ["mul_d1__U2931.in0","coeff_1_U2930.out"],
          ["mul_d2__U2933.in0","coeff_2_U2932.out"],
          ["mul_d3__U2935.in0","coeff_3_U2934.out"],
          ["mul_d4__U2937.in0","coeff_4_U2936.out"],
          ["self.d.0","mul_d0__U2929.in1"],
          ["self.d.1","mul_d1__U2931.in1"],
          ["self.d.2","mul_d2__U2933.in1"],
          ["self.d.3","mul_d3__U2935.in1"],
          ["self.d.4","mul_d4__U2937.in1"]
        ]
      },
      "aff__U2949":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2961":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2962":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2963":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2964":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2965":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2950":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2952":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U2954":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U2956":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2958":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U2960":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2951":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2953":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2955":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2957":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2959":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2951.out","add_all__U2961.in0"],
          ["mul_d1__U2953.out","add_all__U2961.in1"],
          ["add_all__U2962.in0","add_all__U2961.out"],
          ["mul_d2__U2955.out","add_all__U2962.in1"],
          ["add_all__U2963.in0","add_all__U2962.out"],
          ["mul_d3__U2957.out","add_all__U2963.in1"],
          ["add_all__U2964.in0","add_all__U2963.out"],
          ["mul_d4__U2959.out","add_all__U2964.in1"],
          ["add_all__U2965.in0","add_all__U2964.out"],
          ["const_term_U2960.out","add_all__U2965.in1"],
          ["self.out","add_all__U2965.out"],
          ["mul_d0__U2951.in0","coeff_0_U2950.out"],
          ["mul_d1__U2953.in0","coeff_1_U2952.out"],
          ["mul_d2__U2955.in0","coeff_2_U2954.out"],
          ["mul_d3__U2957.in0","coeff_3_U2956.out"],
          ["mul_d4__U2959.in0","coeff_4_U2958.out"],
          ["self.d.0","mul_d0__U2951.in1"],
          ["self.d.1","mul_d1__U2953.in1"],
          ["self.d.2","mul_d2__U2955.in1"],
          ["self.d.3","mul_d3__U2957.in1"],
          ["self.d.4","mul_d4__U2959.in1"]
        ]
      },
      "aff__U2967":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U2979":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2980":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2981":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2982":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U2983":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2968":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2970":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U2972":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U2974":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U2976":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "const_term_U2978":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2969":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2971":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2973":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2975":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2977":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2969.out","add_all__U2979.in0"],
          ["mul_d1__U2971.out","add_all__U2979.in1"],
          ["add_all__U2980.in0","add_all__U2979.out"],
          ["mul_d2__U2973.out","add_all__U2980.in1"],
          ["add_all__U2981.in0","add_all__U2980.out"],
          ["mul_d3__U2975.out","add_all__U2981.in1"],
          ["add_all__U2982.in0","add_all__U2981.out"],
          ["mul_d4__U2977.out","add_all__U2982.in1"],
          ["add_all__U2983.in0","add_all__U2982.out"],
          ["const_term_U2978.out","add_all__U2983.in1"],
          ["self.out","add_all__U2983.out"],
          ["mul_d0__U2969.in0","coeff_0_U2968.out"],
          ["mul_d1__U2971.in0","coeff_1_U2970.out"],
          ["mul_d2__U2973.in0","coeff_2_U2972.out"],
          ["mul_d3__U2975.in0","coeff_3_U2974.out"],
          ["mul_d4__U2977.in0","coeff_4_U2976.out"],
          ["self.d.0","mul_d0__U2969.in1"],
          ["self.d.1","mul_d1__U2971.in1"],
          ["self.d.2","mul_d2__U2973.in1"],
          ["self.d.3","mul_d3__U2975.in1"],
          ["self.d.4","mul_d4__U2977.in1"]
        ]
      },
      "aff__U2989":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U3001":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3002":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3003":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3004":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3005":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2990":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U2992":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U2994":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U2996":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U2998":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3000":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2991":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U2993":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U2995":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U2997":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U2999":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2991.out","add_all__U3001.in0"],
          ["mul_d1__U2993.out","add_all__U3001.in1"],
          ["add_all__U3002.in0","add_all__U3001.out"],
          ["mul_d2__U2995.out","add_all__U3002.in1"],
          ["add_all__U3003.in0","add_all__U3002.out"],
          ["mul_d3__U2997.out","add_all__U3003.in1"],
          ["add_all__U3004.in0","add_all__U3003.out"],
          ["mul_d4__U2999.out","add_all__U3004.in1"],
          ["add_all__U3005.in0","add_all__U3004.out"],
          ["const_term_U3000.out","add_all__U3005.in1"],
          ["self.out","add_all__U3005.out"],
          ["mul_d0__U2991.in0","coeff_0_U2990.out"],
          ["mul_d1__U2993.in0","coeff_1_U2992.out"],
          ["mul_d2__U2995.in0","coeff_2_U2994.out"],
          ["mul_d3__U2997.in0","coeff_3_U2996.out"],
          ["mul_d4__U2999.in0","coeff_4_U2998.out"],
          ["self.d.0","mul_d0__U2991.in1"],
          ["self.d.1","mul_d1__U2993.in1"],
          ["self.d.2","mul_d2__U2995.in1"],
          ["self.d.3","mul_d3__U2997.in1"],
          ["self.d.4","mul_d4__U2999.in1"]
        ]
      },
      "aff__U3007":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U3019":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3020":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3021":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3022":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U3023":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U3008":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U3010":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U3012":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U3014":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U3016":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U3018":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0017"]}
          },
          "mul_d0__U3009":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3011":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U3013":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U3015":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U3017":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U3009.out","add_all__U3019.in0"],
          ["mul_d1__U3011.out","add_all__U3019.in1"],
          ["add_all__U3020.in0","add_all__U3019.out"],
          ["mul_d2__U3013.out","add_all__U3020.in1"],
          ["add_all__U3021.in0","add_all__U3020.out"],
          ["mul_d3__U3015.out","add_all__U3021.in1"],
          ["add_all__U3022.in0","add_all__U3021.out"],
          ["mul_d4__U3017.out","add_all__U3022.in1"],
          ["add_all__U3023.in0","add_all__U3022.out"],
          ["const_term_U3018.out","add_all__U3023.in1"],
          ["self.out","add_all__U3023.out"],
          ["mul_d0__U3009.in0","coeff_0_U3008.out"],
          ["mul_d1__U3011.in0","coeff_1_U3010.out"],
          ["mul_d2__U3013.in0","coeff_2_U3012.out"],
          ["mul_d3__U3015.in0","coeff_3_U3014.out"],
          ["mul_d4__U3017.in0","coeff_4_U3016.out"],
          ["self.d.0","mul_d0__U3009.in1"],
          ["self.d.1","mul_d1__U3011.in1"],
          ["self.d.2","mul_d2__U3013.in1"],
          ["self.d.3","mul_d3__U3015.in1"],
          ["self.d.4","mul_d4__U3017.in1"]
        ]
      },
      "aff__U307":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U317":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U318":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U319":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U320":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U308":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U310":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U312":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U314":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U316":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U309":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U311":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U313":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U315":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U309.out","add_all__U317.in0"],
          ["mul_d1__U311.out","add_all__U317.in1"],
          ["add_all__U318.in0","add_all__U317.out"],
          ["mul_d2__U313.out","add_all__U318.in1"],
          ["add_all__U319.in0","add_all__U318.out"],
          ["mul_d3__U315.out","add_all__U319.in1"],
          ["add_all__U320.in0","add_all__U319.out"],
          ["const_term_U316.out","add_all__U320.in1"],
          ["self.out","add_all__U320.out"],
          ["mul_d0__U309.in0","coeff_0_U308.out"],
          ["mul_d1__U311.in0","coeff_1_U310.out"],
          ["mul_d2__U313.in0","coeff_2_U312.out"],
          ["mul_d3__U315.in0","coeff_3_U314.out"],
          ["self.d.0","mul_d0__U309.in1"],
          ["self.d.1","mul_d1__U311.in1"],
          ["self.d.2","mul_d2__U313.in1"],
          ["self.d.3","mul_d3__U315.in1"]
        ]
      },
      "aff__U326":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U334":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U335":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U336":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U327":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U329":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U331":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "const_term_U333":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U328":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U330":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U332":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U328.out","add_all__U334.in0"],
          ["mul_d1__U330.out","add_all__U334.in1"],
          ["add_all__U335.in0","add_all__U334.out"],
          ["mul_d2__U332.out","add_all__U335.in1"],
          ["add_all__U336.in0","add_all__U335.out"],
          ["const_term_U333.out","add_all__U336.in1"],
          ["self.out","add_all__U336.out"],
          ["mul_d0__U328.in0","coeff_0_U327.out"],
          ["mul_d1__U330.in0","coeff_1_U329.out"],
          ["mul_d2__U332.in0","coeff_2_U331.out"],
          ["self.d.0","mul_d0__U328.in1"],
          ["self.d.1","mul_d1__U330.in1"],
          ["self.d.2","mul_d2__U332.in1"]
        ]
      },
      "aff__U338":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U346":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U347":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U348":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U339":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U341":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U343":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U345":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_d0__U340":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U342":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U344":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U340.out","add_all__U346.in0"],
          ["mul_d1__U342.out","add_all__U346.in1"],
          ["add_all__U347.in0","add_all__U346.out"],
          ["mul_d2__U344.out","add_all__U347.in1"],
          ["add_all__U348.in0","add_all__U347.out"],
          ["const_term_U345.out","add_all__U348.in1"],
          ["self.out","add_all__U348.out"],
          ["mul_d0__U340.in0","coeff_0_U339.out"],
          ["mul_d1__U342.in0","coeff_1_U341.out"],
          ["mul_d2__U344.in0","coeff_2_U343.out"],
          ["self.d.0","mul_d0__U340.in1"],
          ["self.d.1","mul_d1__U342.in1"],
          ["self.d.2","mul_d2__U344.in1"]
        ]
      },
      "aff__U353":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U365":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U366":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U367":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U368":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U369":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U354":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U356":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U358":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U360":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U362":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "const_term_U364":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U355":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U357":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U359":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U361":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U363":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U355.out","add_all__U365.in0"],
          ["mul_d1__U357.out","add_all__U365.in1"],
          ["add_all__U366.in0","add_all__U365.out"],
          ["mul_d2__U359.out","add_all__U366.in1"],
          ["add_all__U367.in0","add_all__U366.out"],
          ["mul_d3__U361.out","add_all__U367.in1"],
          ["add_all__U368.in0","add_all__U367.out"],
          ["mul_d4__U363.out","add_all__U368.in1"],
          ["add_all__U369.in0","add_all__U368.out"],
          ["const_term_U364.out","add_all__U369.in1"],
          ["self.out","add_all__U369.out"],
          ["mul_d0__U355.in0","coeff_0_U354.out"],
          ["mul_d1__U357.in0","coeff_1_U356.out"],
          ["mul_d2__U359.in0","coeff_2_U358.out"],
          ["mul_d3__U361.in0","coeff_3_U360.out"],
          ["mul_d4__U363.in0","coeff_4_U362.out"],
          ["self.d.0","mul_d0__U355.in1"],
          ["self.d.1","mul_d1__U357.in1"],
          ["self.d.2","mul_d2__U359.in1"],
          ["self.d.3","mul_d3__U361.in1"],
          ["self.d.4","mul_d4__U363.in1"]
        ]
      },
      "aff__U371":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U383":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U384":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U385":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U386":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U387":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U372":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U374":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U376":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U378":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U380":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U382":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_d0__U373":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U375":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U377":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U379":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U381":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U373.out","add_all__U383.in0"],
          ["mul_d1__U375.out","add_all__U383.in1"],
          ["add_all__U384.in0","add_all__U383.out"],
          ["mul_d2__U377.out","add_all__U384.in1"],
          ["add_all__U385.in0","add_all__U384.out"],
          ["mul_d3__U379.out","add_all__U385.in1"],
          ["add_all__U386.in0","add_all__U385.out"],
          ["mul_d4__U381.out","add_all__U386.in1"],
          ["add_all__U387.in0","add_all__U386.out"],
          ["const_term_U382.out","add_all__U387.in1"],
          ["self.out","add_all__U387.out"],
          ["mul_d0__U373.in0","coeff_0_U372.out"],
          ["mul_d1__U375.in0","coeff_1_U374.out"],
          ["mul_d2__U377.in0","coeff_2_U376.out"],
          ["mul_d3__U379.in0","coeff_3_U378.out"],
          ["mul_d4__U381.in0","coeff_4_U380.out"],
          ["self.d.0","mul_d0__U373.in1"],
          ["self.d.1","mul_d1__U375.in1"],
          ["self.d.2","mul_d2__U377.in1"],
          ["self.d.3","mul_d3__U379.in1"],
          ["self.d.4","mul_d4__U381.in1"]
        ]
      },
      "aff__U392":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U404":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U405":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U406":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U407":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U408":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U393":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U395":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U397":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U399":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U401":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "const_term_U403":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U394":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U396":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U398":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U400":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U402":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U394.out","add_all__U404.in0"],
          ["mul_d1__U396.out","add_all__U404.in1"],
          ["add_all__U405.in0","add_all__U404.out"],
          ["mul_d2__U398.out","add_all__U405.in1"],
          ["add_all__U406.in0","add_all__U405.out"],
          ["mul_d3__U400.out","add_all__U406.in1"],
          ["add_all__U407.in0","add_all__U406.out"],
          ["mul_d4__U402.out","add_all__U407.in1"],
          ["add_all__U408.in0","add_all__U407.out"],
          ["const_term_U403.out","add_all__U408.in1"],
          ["self.out","add_all__U408.out"],
          ["mul_d0__U394.in0","coeff_0_U393.out"],
          ["mul_d1__U396.in0","coeff_1_U395.out"],
          ["mul_d2__U398.in0","coeff_2_U397.out"],
          ["mul_d3__U400.in0","coeff_3_U399.out"],
          ["mul_d4__U402.in0","coeff_4_U401.out"],
          ["self.d.0","mul_d0__U394.in1"],
          ["self.d.1","mul_d1__U396.in1"],
          ["self.d.2","mul_d2__U398.in1"],
          ["self.d.3","mul_d3__U400.in1"],
          ["self.d.4","mul_d4__U402.in1"]
        ]
      },
      "aff__U410":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U422":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U423":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U424":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U425":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U426":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U411":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U413":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U415":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U417":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U419":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U421":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_d0__U412":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U414":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U416":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U418":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U420":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U412.out","add_all__U422.in0"],
          ["mul_d1__U414.out","add_all__U422.in1"],
          ["add_all__U423.in0","add_all__U422.out"],
          ["mul_d2__U416.out","add_all__U423.in1"],
          ["add_all__U424.in0","add_all__U423.out"],
          ["mul_d3__U418.out","add_all__U424.in1"],
          ["add_all__U425.in0","add_all__U424.out"],
          ["mul_d4__U420.out","add_all__U425.in1"],
          ["add_all__U426.in0","add_all__U425.out"],
          ["const_term_U421.out","add_all__U426.in1"],
          ["self.out","add_all__U426.out"],
          ["mul_d0__U412.in0","coeff_0_U411.out"],
          ["mul_d1__U414.in0","coeff_1_U413.out"],
          ["mul_d2__U416.in0","coeff_2_U415.out"],
          ["mul_d3__U418.in0","coeff_3_U417.out"],
          ["mul_d4__U420.in0","coeff_4_U419.out"],
          ["self.d.0","mul_d0__U412.in1"],
          ["self.d.1","mul_d1__U414.in1"],
          ["self.d.2","mul_d2__U416.in1"],
          ["self.d.3","mul_d3__U418.in1"],
          ["self.d.4","mul_d4__U420.in1"]
        ]
      },
      "aff__U432":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U442":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U443":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U444":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U445":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U433":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U435":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U437":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U439":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "const_term_U441":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U434":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U436":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U438":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U440":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U434.out","add_all__U442.in0"],
          ["mul_d1__U436.out","add_all__U442.in1"],
          ["add_all__U443.in0","add_all__U442.out"],
          ["mul_d2__U438.out","add_all__U443.in1"],
          ["add_all__U444.in0","add_all__U443.out"],
          ["mul_d3__U440.out","add_all__U444.in1"],
          ["add_all__U445.in0","add_all__U444.out"],
          ["const_term_U441.out","add_all__U445.in1"],
          ["self.out","add_all__U445.out"],
          ["mul_d0__U434.in0","coeff_0_U433.out"],
          ["mul_d1__U436.in0","coeff_1_U435.out"],
          ["mul_d2__U438.in0","coeff_2_U437.out"],
          ["mul_d3__U440.in0","coeff_3_U439.out"],
          ["self.d.0","mul_d0__U434.in1"],
          ["self.d.1","mul_d1__U436.in1"],
          ["self.d.2","mul_d2__U438.in1"],
          ["self.d.3","mul_d3__U440.in1"]
        ]
      },
      "aff__U447":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U457":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U458":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U459":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U460":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U448":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U450":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U452":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U454":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U456":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U449":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U451":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U453":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U455":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U449.out","add_all__U457.in0"],
          ["mul_d1__U451.out","add_all__U457.in1"],
          ["add_all__U458.in0","add_all__U457.out"],
          ["mul_d2__U453.out","add_all__U458.in1"],
          ["add_all__U459.in0","add_all__U458.out"],
          ["mul_d3__U455.out","add_all__U459.in1"],
          ["add_all__U460.in0","add_all__U459.out"],
          ["const_term_U456.out","add_all__U460.in1"],
          ["self.out","add_all__U460.out"],
          ["mul_d0__U449.in0","coeff_0_U448.out"],
          ["mul_d1__U451.in0","coeff_1_U450.out"],
          ["mul_d2__U453.in0","coeff_2_U452.out"],
          ["mul_d3__U455.in0","coeff_3_U454.out"],
          ["self.d.0","mul_d0__U449.in1"],
          ["self.d.1","mul_d1__U451.in1"],
          ["self.d.2","mul_d2__U453.in1"],
          ["self.d.3","mul_d3__U455.in1"]
        ]
      },
      "aff__U46":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U58":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U59":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U60":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U61":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U62":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U47":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U49":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U51":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U53":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U55":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "const_term_U57":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U48":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U50":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U52":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U54":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U56":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U48.out","add_all__U58.in0"],
          ["mul_d1__U50.out","add_all__U58.in1"],
          ["add_all__U59.in0","add_all__U58.out"],
          ["mul_d2__U52.out","add_all__U59.in1"],
          ["add_all__U60.in0","add_all__U59.out"],
          ["mul_d3__U54.out","add_all__U60.in1"],
          ["add_all__U61.in0","add_all__U60.out"],
          ["mul_d4__U56.out","add_all__U61.in1"],
          ["add_all__U62.in0","add_all__U61.out"],
          ["const_term_U57.out","add_all__U62.in1"],
          ["self.out","add_all__U62.out"],
          ["mul_d0__U48.in0","coeff_0_U47.out"],
          ["mul_d1__U50.in0","coeff_1_U49.out"],
          ["mul_d2__U52.in0","coeff_2_U51.out"],
          ["mul_d3__U54.in0","coeff_3_U53.out"],
          ["mul_d4__U56.in0","coeff_4_U55.out"],
          ["self.d.0","mul_d0__U48.in1"],
          ["self.d.1","mul_d1__U50.in1"],
          ["self.d.2","mul_d2__U52.in1"],
          ["self.d.3","mul_d3__U54.in1"],
          ["self.d.4","mul_d4__U56.in1"]
        ]
      },
      "aff__U505":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U515":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U516":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U517":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U518":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U506":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U508":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U510":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_3_U512":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U514":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U507":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U509":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U511":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U513":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U507.out","add_all__U515.in0"],
          ["mul_d1__U509.out","add_all__U515.in1"],
          ["add_all__U516.in0","add_all__U515.out"],
          ["mul_d2__U511.out","add_all__U516.in1"],
          ["add_all__U517.in0","add_all__U516.out"],
          ["mul_d3__U513.out","add_all__U517.in1"],
          ["add_all__U518.in0","add_all__U517.out"],
          ["const_term_U514.out","add_all__U518.in1"],
          ["self.out","add_all__U518.out"],
          ["mul_d0__U507.in0","coeff_0_U506.out"],
          ["mul_d1__U509.in0","coeff_1_U508.out"],
          ["mul_d2__U511.in0","coeff_2_U510.out"],
          ["mul_d3__U513.in0","coeff_3_U512.out"],
          ["self.d.0","mul_d0__U507.in1"],
          ["self.d.1","mul_d1__U509.in1"],
          ["self.d.2","mul_d2__U511.in1"],
          ["self.d.3","mul_d3__U513.in1"]
        ]
      },
      "aff__U520":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U530":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U531":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U532":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U533":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U521":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U523":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U525":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U527":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U529":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U522":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U524":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U526":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U528":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U522.out","add_all__U530.in0"],
          ["mul_d1__U524.out","add_all__U530.in1"],
          ["add_all__U531.in0","add_all__U530.out"],
          ["mul_d2__U526.out","add_all__U531.in1"],
          ["add_all__U532.in0","add_all__U531.out"],
          ["mul_d3__U528.out","add_all__U532.in1"],
          ["add_all__U533.in0","add_all__U532.out"],
          ["const_term_U529.out","add_all__U533.in1"],
          ["self.out","add_all__U533.out"],
          ["mul_d0__U522.in0","coeff_0_U521.out"],
          ["mul_d1__U524.in0","coeff_1_U523.out"],
          ["mul_d2__U526.in0","coeff_2_U525.out"],
          ["mul_d3__U528.in0","coeff_3_U527.out"],
          ["self.d.0","mul_d0__U522.in1"],
          ["self.d.1","mul_d1__U524.in1"],
          ["self.d.2","mul_d2__U526.in1"],
          ["self.d.3","mul_d3__U528.in1"]
        ]
      },
      "aff__U539":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U551":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U552":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U553":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U554":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U555":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U540":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U542":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U544":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_3_U546":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U548":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "const_term_U550":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U541":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U543":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U545":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U547":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U549":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U541.out","add_all__U551.in0"],
          ["mul_d1__U543.out","add_all__U551.in1"],
          ["add_all__U552.in0","add_all__U551.out"],
          ["mul_d2__U545.out","add_all__U552.in1"],
          ["add_all__U553.in0","add_all__U552.out"],
          ["mul_d3__U547.out","add_all__U553.in1"],
          ["add_all__U554.in0","add_all__U553.out"],
          ["mul_d4__U549.out","add_all__U554.in1"],
          ["add_all__U555.in0","add_all__U554.out"],
          ["const_term_U550.out","add_all__U555.in1"],
          ["self.out","add_all__U555.out"],
          ["mul_d0__U541.in0","coeff_0_U540.out"],
          ["mul_d1__U543.in0","coeff_1_U542.out"],
          ["mul_d2__U545.in0","coeff_2_U544.out"],
          ["mul_d3__U547.in0","coeff_3_U546.out"],
          ["mul_d4__U549.in0","coeff_4_U548.out"],
          ["self.d.0","mul_d0__U541.in1"],
          ["self.d.1","mul_d1__U543.in1"],
          ["self.d.2","mul_d2__U545.in1"],
          ["self.d.3","mul_d3__U547.in1"],
          ["self.d.4","mul_d4__U549.in1"]
        ]
      },
      "aff__U557":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U569":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U570":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U571":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U572":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U573":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U558":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U560":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U562":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U564":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U566":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U568":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U559":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U561":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U563":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U565":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U567":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U559.out","add_all__U569.in0"],
          ["mul_d1__U561.out","add_all__U569.in1"],
          ["add_all__U570.in0","add_all__U569.out"],
          ["mul_d2__U563.out","add_all__U570.in1"],
          ["add_all__U571.in0","add_all__U570.out"],
          ["mul_d3__U565.out","add_all__U571.in1"],
          ["add_all__U572.in0","add_all__U571.out"],
          ["mul_d4__U567.out","add_all__U572.in1"],
          ["add_all__U573.in0","add_all__U572.out"],
          ["const_term_U568.out","add_all__U573.in1"],
          ["self.out","add_all__U573.out"],
          ["mul_d0__U559.in0","coeff_0_U558.out"],
          ["mul_d1__U561.in0","coeff_1_U560.out"],
          ["mul_d2__U563.in0","coeff_2_U562.out"],
          ["mul_d3__U565.in0","coeff_3_U564.out"],
          ["mul_d4__U567.in0","coeff_4_U566.out"],
          ["self.d.0","mul_d0__U559.in1"],
          ["self.d.1","mul_d1__U561.in1"],
          ["self.d.2","mul_d2__U563.in1"],
          ["self.d.3","mul_d3__U565.in1"],
          ["self.d.4","mul_d4__U567.in1"]
        ]
      },
      "aff__U579":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U589":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U590":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U591":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U592":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U580":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U582":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U584":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_3_U586":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U588":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U581":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U583":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U585":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U587":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U581.out","add_all__U589.in0"],
          ["mul_d1__U583.out","add_all__U589.in1"],
          ["add_all__U590.in0","add_all__U589.out"],
          ["mul_d2__U585.out","add_all__U590.in1"],
          ["add_all__U591.in0","add_all__U590.out"],
          ["mul_d3__U587.out","add_all__U591.in1"],
          ["add_all__U592.in0","add_all__U591.out"],
          ["const_term_U588.out","add_all__U592.in1"],
          ["self.out","add_all__U592.out"],
          ["mul_d0__U581.in0","coeff_0_U580.out"],
          ["mul_d1__U583.in0","coeff_1_U582.out"],
          ["mul_d2__U585.in0","coeff_2_U584.out"],
          ["mul_d3__U587.in0","coeff_3_U586.out"],
          ["self.d.0","mul_d0__U581.in1"],
          ["self.d.1","mul_d1__U583.in1"],
          ["self.d.2","mul_d2__U585.in1"],
          ["self.d.3","mul_d3__U587.in1"]
        ]
      },
      "aff__U594":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U604":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U605":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U606":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U607":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U595":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U597":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U599":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U601":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U603":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U596":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U598":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U600":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U602":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U596.out","add_all__U604.in0"],
          ["mul_d1__U598.out","add_all__U604.in1"],
          ["add_all__U605.in0","add_all__U604.out"],
          ["mul_d2__U600.out","add_all__U605.in1"],
          ["add_all__U606.in0","add_all__U605.out"],
          ["mul_d3__U602.out","add_all__U606.in1"],
          ["add_all__U607.in0","add_all__U606.out"],
          ["const_term_U603.out","add_all__U607.in1"],
          ["self.out","add_all__U607.out"],
          ["mul_d0__U596.in0","coeff_0_U595.out"],
          ["mul_d1__U598.in0","coeff_1_U597.out"],
          ["mul_d2__U600.in0","coeff_2_U599.out"],
          ["mul_d3__U602.in0","coeff_3_U601.out"],
          ["self.d.0","mul_d0__U596.in1"],
          ["self.d.1","mul_d1__U598.in1"],
          ["self.d.2","mul_d2__U600.in1"],
          ["self.d.3","mul_d3__U602.in1"]
        ]
      },
      "aff__U613":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U625":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U626":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U627":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U628":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U629":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U614":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U616":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U618":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_3_U620":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U622":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "const_term_U624":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U615":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U617":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U619":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U621":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U623":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U615.out","add_all__U625.in0"],
          ["mul_d1__U617.out","add_all__U625.in1"],
          ["add_all__U626.in0","add_all__U625.out"],
          ["mul_d2__U619.out","add_all__U626.in1"],
          ["add_all__U627.in0","add_all__U626.out"],
          ["mul_d3__U621.out","add_all__U627.in1"],
          ["add_all__U628.in0","add_all__U627.out"],
          ["mul_d4__U623.out","add_all__U628.in1"],
          ["add_all__U629.in0","add_all__U628.out"],
          ["const_term_U624.out","add_all__U629.in1"],
          ["self.out","add_all__U629.out"],
          ["mul_d0__U615.in0","coeff_0_U614.out"],
          ["mul_d1__U617.in0","coeff_1_U616.out"],
          ["mul_d2__U619.in0","coeff_2_U618.out"],
          ["mul_d3__U621.in0","coeff_3_U620.out"],
          ["mul_d4__U623.in0","coeff_4_U622.out"],
          ["self.d.0","mul_d0__U615.in1"],
          ["self.d.1","mul_d1__U617.in1"],
          ["self.d.2","mul_d2__U619.in1"],
          ["self.d.3","mul_d3__U621.in1"],
          ["self.d.4","mul_d4__U623.in1"]
        ]
      },
      "aff__U631":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U643":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U644":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U645":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U646":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U647":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U632":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U634":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U636":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U638":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U640":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U642":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "mul_d0__U633":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U635":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U637":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U639":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U641":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U633.out","add_all__U643.in0"],
          ["mul_d1__U635.out","add_all__U643.in1"],
          ["add_all__U644.in0","add_all__U643.out"],
          ["mul_d2__U637.out","add_all__U644.in1"],
          ["add_all__U645.in0","add_all__U644.out"],
          ["mul_d3__U639.out","add_all__U645.in1"],
          ["add_all__U646.in0","add_all__U645.out"],
          ["mul_d4__U641.out","add_all__U646.in1"],
          ["add_all__U647.in0","add_all__U646.out"],
          ["const_term_U642.out","add_all__U647.in1"],
          ["self.out","add_all__U647.out"],
          ["mul_d0__U633.in0","coeff_0_U632.out"],
          ["mul_d1__U635.in0","coeff_1_U634.out"],
          ["mul_d2__U637.in0","coeff_2_U636.out"],
          ["mul_d3__U639.in0","coeff_3_U638.out"],
          ["mul_d4__U641.in0","coeff_4_U640.out"],
          ["self.d.0","mul_d0__U633.in1"],
          ["self.d.1","mul_d1__U635.in1"],
          ["self.d.2","mul_d2__U637.in1"],
          ["self.d.3","mul_d3__U639.in1"],
          ["self.d.4","mul_d4__U641.in1"]
        ]
      },
      "aff__U64":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U76":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U77":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U78":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U79":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U80":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U65":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U67":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U69":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U71":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U73":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U75":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U66":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U68":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U70":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U72":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U74":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U66.out","add_all__U76.in0"],
          ["mul_d1__U68.out","add_all__U76.in1"],
          ["add_all__U77.in0","add_all__U76.out"],
          ["mul_d2__U70.out","add_all__U77.in1"],
          ["add_all__U78.in0","add_all__U77.out"],
          ["mul_d3__U72.out","add_all__U78.in1"],
          ["add_all__U79.in0","add_all__U78.out"],
          ["mul_d4__U74.out","add_all__U79.in1"],
          ["add_all__U80.in0","add_all__U79.out"],
          ["const_term_U75.out","add_all__U80.in1"],
          ["self.out","add_all__U80.out"],
          ["mul_d0__U66.in0","coeff_0_U65.out"],
          ["mul_d1__U68.in0","coeff_1_U67.out"],
          ["mul_d2__U70.in0","coeff_2_U69.out"],
          ["mul_d3__U72.in0","coeff_3_U71.out"],
          ["mul_d4__U74.in0","coeff_4_U73.out"],
          ["self.d.0","mul_d0__U66.in1"],
          ["self.d.1","mul_d1__U68.in1"],
          ["self.d.2","mul_d2__U70.in1"],
          ["self.d.3","mul_d3__U72.in1"],
          ["self.d.4","mul_d4__U74.in1"]
        ]
      },
      "aff__U653":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U663":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U664":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U665":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U666":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U654":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U656":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U658":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_3_U660":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U662":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U655":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U657":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U659":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U661":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U655.out","add_all__U663.in0"],
          ["mul_d1__U657.out","add_all__U663.in1"],
          ["add_all__U664.in0","add_all__U663.out"],
          ["mul_d2__U659.out","add_all__U664.in1"],
          ["add_all__U665.in0","add_all__U664.out"],
          ["mul_d3__U661.out","add_all__U665.in1"],
          ["add_all__U666.in0","add_all__U665.out"],
          ["const_term_U662.out","add_all__U666.in1"],
          ["self.out","add_all__U666.out"],
          ["mul_d0__U655.in0","coeff_0_U654.out"],
          ["mul_d1__U657.in0","coeff_1_U656.out"],
          ["mul_d2__U659.in0","coeff_2_U658.out"],
          ["mul_d3__U661.in0","coeff_3_U660.out"],
          ["self.d.0","mul_d0__U655.in1"],
          ["self.d.1","mul_d1__U657.in1"],
          ["self.d.2","mul_d2__U659.in1"],
          ["self.d.3","mul_d3__U661.in1"]
        ]
      },
      "aff__U668":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U678":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U679":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U680":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U681":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U669":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U671":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U673":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U675":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U677":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U670":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U672":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U674":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U676":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U670.out","add_all__U678.in0"],
          ["mul_d1__U672.out","add_all__U678.in1"],
          ["add_all__U679.in0","add_all__U678.out"],
          ["mul_d2__U674.out","add_all__U679.in1"],
          ["add_all__U680.in0","add_all__U679.out"],
          ["mul_d3__U676.out","add_all__U680.in1"],
          ["add_all__U681.in0","add_all__U680.out"],
          ["const_term_U677.out","add_all__U681.in1"],
          ["self.out","add_all__U681.out"],
          ["mul_d0__U670.in0","coeff_0_U669.out"],
          ["mul_d1__U672.in0","coeff_1_U671.out"],
          ["mul_d2__U674.in0","coeff_2_U673.out"],
          ["mul_d3__U676.in0","coeff_3_U675.out"],
          ["self.d.0","mul_d0__U670.in1"],
          ["self.d.1","mul_d1__U672.in1"],
          ["self.d.2","mul_d2__U674.in1"],
          ["self.d.3","mul_d3__U676.in1"]
        ]
      },
      "aff__U687":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U699":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U700":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U701":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U702":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U703":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U688":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U690":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U692":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_3_U694":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U696":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "const_term_U698":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U689":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U691":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U693":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U695":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U697":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U689.out","add_all__U699.in0"],
          ["mul_d1__U691.out","add_all__U699.in1"],
          ["add_all__U700.in0","add_all__U699.out"],
          ["mul_d2__U693.out","add_all__U700.in1"],
          ["add_all__U701.in0","add_all__U700.out"],
          ["mul_d3__U695.out","add_all__U701.in1"],
          ["add_all__U702.in0","add_all__U701.out"],
          ["mul_d4__U697.out","add_all__U702.in1"],
          ["add_all__U703.in0","add_all__U702.out"],
          ["const_term_U698.out","add_all__U703.in1"],
          ["self.out","add_all__U703.out"],
          ["mul_d0__U689.in0","coeff_0_U688.out"],
          ["mul_d1__U691.in0","coeff_1_U690.out"],
          ["mul_d2__U693.in0","coeff_2_U692.out"],
          ["mul_d3__U695.in0","coeff_3_U694.out"],
          ["mul_d4__U697.in0","coeff_4_U696.out"],
          ["self.d.0","mul_d0__U689.in1"],
          ["self.d.1","mul_d1__U691.in1"],
          ["self.d.2","mul_d2__U693.in1"],
          ["self.d.3","mul_d3__U695.in1"],
          ["self.d.4","mul_d4__U697.in1"]
        ]
      },
      "aff__U705":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U717":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U718":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U719":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U720":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U721":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U706":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U708":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U710":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U712":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U714":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U716":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_d0__U707":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U709":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U711":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U713":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U715":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U707.out","add_all__U717.in0"],
          ["mul_d1__U709.out","add_all__U717.in1"],
          ["add_all__U718.in0","add_all__U717.out"],
          ["mul_d2__U711.out","add_all__U718.in1"],
          ["add_all__U719.in0","add_all__U718.out"],
          ["mul_d3__U713.out","add_all__U719.in1"],
          ["add_all__U720.in0","add_all__U719.out"],
          ["mul_d4__U715.out","add_all__U720.in1"],
          ["add_all__U721.in0","add_all__U720.out"],
          ["const_term_U716.out","add_all__U721.in1"],
          ["self.out","add_all__U721.out"],
          ["mul_d0__U707.in0","coeff_0_U706.out"],
          ["mul_d1__U709.in0","coeff_1_U708.out"],
          ["mul_d2__U711.in0","coeff_2_U710.out"],
          ["mul_d3__U713.in0","coeff_3_U712.out"],
          ["mul_d4__U715.in0","coeff_4_U714.out"],
          ["self.d.0","mul_d0__U707.in1"],
          ["self.d.1","mul_d1__U709.in1"],
          ["self.d.2","mul_d2__U711.in1"],
          ["self.d.3","mul_d3__U713.in1"],
          ["self.d.4","mul_d4__U715.in1"]
        ]
      },
      "aff__U727":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U737":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U738":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U739":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U740":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U728":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U730":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U732":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_3_U734":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U736":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U729":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U731":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U733":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U735":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U729.out","add_all__U737.in0"],
          ["mul_d1__U731.out","add_all__U737.in1"],
          ["add_all__U738.in0","add_all__U737.out"],
          ["mul_d2__U733.out","add_all__U738.in1"],
          ["add_all__U739.in0","add_all__U738.out"],
          ["mul_d3__U735.out","add_all__U739.in1"],
          ["add_all__U740.in0","add_all__U739.out"],
          ["const_term_U736.out","add_all__U740.in1"],
          ["self.out","add_all__U740.out"],
          ["mul_d0__U729.in0","coeff_0_U728.out"],
          ["mul_d1__U731.in0","coeff_1_U730.out"],
          ["mul_d2__U733.in0","coeff_2_U732.out"],
          ["mul_d3__U735.in0","coeff_3_U734.out"],
          ["self.d.0","mul_d0__U729.in1"],
          ["self.d.1","mul_d1__U731.in1"],
          ["self.d.2","mul_d2__U733.in1"],
          ["self.d.3","mul_d3__U735.in1"]
        ]
      },
      "aff__U742":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U752":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U753":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U754":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U755":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U743":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U745":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U747":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U749":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U751":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U744":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U746":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U748":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U750":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U744.out","add_all__U752.in0"],
          ["mul_d1__U746.out","add_all__U752.in1"],
          ["add_all__U753.in0","add_all__U752.out"],
          ["mul_d2__U748.out","add_all__U753.in1"],
          ["add_all__U754.in0","add_all__U753.out"],
          ["mul_d3__U750.out","add_all__U754.in1"],
          ["add_all__U755.in0","add_all__U754.out"],
          ["const_term_U751.out","add_all__U755.in1"],
          ["self.out","add_all__U755.out"],
          ["mul_d0__U744.in0","coeff_0_U743.out"],
          ["mul_d1__U746.in0","coeff_1_U745.out"],
          ["mul_d2__U748.in0","coeff_2_U747.out"],
          ["mul_d3__U750.in0","coeff_3_U749.out"],
          ["self.d.0","mul_d0__U744.in1"],
          ["self.d.1","mul_d1__U746.in1"],
          ["self.d.2","mul_d2__U748.in1"],
          ["self.d.3","mul_d3__U750.in1"]
        ]
      },
      "aff__U761":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U773":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U774":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U775":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U776":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U777":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U762":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U764":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U766":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_3_U768":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U770":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "const_term_U772":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U763":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U765":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U767":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U769":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U771":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U763.out","add_all__U773.in0"],
          ["mul_d1__U765.out","add_all__U773.in1"],
          ["add_all__U774.in0","add_all__U773.out"],
          ["mul_d2__U767.out","add_all__U774.in1"],
          ["add_all__U775.in0","add_all__U774.out"],
          ["mul_d3__U769.out","add_all__U775.in1"],
          ["add_all__U776.in0","add_all__U775.out"],
          ["mul_d4__U771.out","add_all__U776.in1"],
          ["add_all__U777.in0","add_all__U776.out"],
          ["const_term_U772.out","add_all__U777.in1"],
          ["self.out","add_all__U777.out"],
          ["mul_d0__U763.in0","coeff_0_U762.out"],
          ["mul_d1__U765.in0","coeff_1_U764.out"],
          ["mul_d2__U767.in0","coeff_2_U766.out"],
          ["mul_d3__U769.in0","coeff_3_U768.out"],
          ["mul_d4__U771.in0","coeff_4_U770.out"],
          ["self.d.0","mul_d0__U763.in1"],
          ["self.d.1","mul_d1__U765.in1"],
          ["self.d.2","mul_d2__U767.in1"],
          ["self.d.3","mul_d3__U769.in1"],
          ["self.d.4","mul_d4__U771.in1"]
        ]
      },
      "aff__U779":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U791":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U792":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U793":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U794":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U795":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U780":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U782":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U784":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U786":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U788":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U790":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "mul_d0__U781":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U783":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U785":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U787":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U789":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U781.out","add_all__U791.in0"],
          ["mul_d1__U783.out","add_all__U791.in1"],
          ["add_all__U792.in0","add_all__U791.out"],
          ["mul_d2__U785.out","add_all__U792.in1"],
          ["add_all__U793.in0","add_all__U792.out"],
          ["mul_d3__U787.out","add_all__U793.in1"],
          ["add_all__U794.in0","add_all__U793.out"],
          ["mul_d4__U789.out","add_all__U794.in1"],
          ["add_all__U795.in0","add_all__U794.out"],
          ["const_term_U790.out","add_all__U795.in1"],
          ["self.out","add_all__U795.out"],
          ["mul_d0__U781.in0","coeff_0_U780.out"],
          ["mul_d1__U783.in0","coeff_1_U782.out"],
          ["mul_d2__U785.in0","coeff_2_U784.out"],
          ["mul_d3__U787.in0","coeff_3_U786.out"],
          ["mul_d4__U789.in0","coeff_4_U788.out"],
          ["self.d.0","mul_d0__U781.in1"],
          ["self.d.1","mul_d1__U783.in1"],
          ["self.d.2","mul_d2__U785.in1"],
          ["self.d.3","mul_d3__U787.in1"],
          ["self.d.4","mul_d4__U789.in1"]
        ]
      },
      "aff__U801":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U811":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U812":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U813":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U814":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U802":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U804":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U806":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_3_U808":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U810":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U803":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U805":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U807":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U809":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U803.out","add_all__U811.in0"],
          ["mul_d1__U805.out","add_all__U811.in1"],
          ["add_all__U812.in0","add_all__U811.out"],
          ["mul_d2__U807.out","add_all__U812.in1"],
          ["add_all__U813.in0","add_all__U812.out"],
          ["mul_d3__U809.out","add_all__U813.in1"],
          ["add_all__U814.in0","add_all__U813.out"],
          ["const_term_U810.out","add_all__U814.in1"],
          ["self.out","add_all__U814.out"],
          ["mul_d0__U803.in0","coeff_0_U802.out"],
          ["mul_d1__U805.in0","coeff_1_U804.out"],
          ["mul_d2__U807.in0","coeff_2_U806.out"],
          ["mul_d3__U809.in0","coeff_3_U808.out"],
          ["self.d.0","mul_d0__U803.in1"],
          ["self.d.1","mul_d1__U805.in1"],
          ["self.d.2","mul_d2__U807.in1"],
          ["self.d.3","mul_d3__U809.in1"]
        ]
      },
      "aff__U816":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U826":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U827":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U828":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U829":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U817":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U819":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U821":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U823":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U825":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U818":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U820":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U822":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U824":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U818.out","add_all__U826.in0"],
          ["mul_d1__U820.out","add_all__U826.in1"],
          ["add_all__U827.in0","add_all__U826.out"],
          ["mul_d2__U822.out","add_all__U827.in1"],
          ["add_all__U828.in0","add_all__U827.out"],
          ["mul_d3__U824.out","add_all__U828.in1"],
          ["add_all__U829.in0","add_all__U828.out"],
          ["const_term_U825.out","add_all__U829.in1"],
          ["self.out","add_all__U829.out"],
          ["mul_d0__U818.in0","coeff_0_U817.out"],
          ["mul_d1__U820.in0","coeff_1_U819.out"],
          ["mul_d2__U822.in0","coeff_2_U821.out"],
          ["mul_d3__U824.in0","coeff_3_U823.out"],
          ["self.d.0","mul_d0__U818.in1"],
          ["self.d.1","mul_d1__U820.in1"],
          ["self.d.2","mul_d2__U822.in1"],
          ["self.d.3","mul_d3__U824.in1"]
        ]
      },
      "aff__U835":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U847":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U848":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U849":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U850":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U851":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U836":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U838":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U840":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_3_U842":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U844":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "const_term_U846":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U837":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U839":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U841":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U843":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U845":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U837.out","add_all__U847.in0"],
          ["mul_d1__U839.out","add_all__U847.in1"],
          ["add_all__U848.in0","add_all__U847.out"],
          ["mul_d2__U841.out","add_all__U848.in1"],
          ["add_all__U849.in0","add_all__U848.out"],
          ["mul_d3__U843.out","add_all__U849.in1"],
          ["add_all__U850.in0","add_all__U849.out"],
          ["mul_d4__U845.out","add_all__U850.in1"],
          ["add_all__U851.in0","add_all__U850.out"],
          ["const_term_U846.out","add_all__U851.in1"],
          ["self.out","add_all__U851.out"],
          ["mul_d0__U837.in0","coeff_0_U836.out"],
          ["mul_d1__U839.in0","coeff_1_U838.out"],
          ["mul_d2__U841.in0","coeff_2_U840.out"],
          ["mul_d3__U843.in0","coeff_3_U842.out"],
          ["mul_d4__U845.in0","coeff_4_U844.out"],
          ["self.d.0","mul_d0__U837.in1"],
          ["self.d.1","mul_d1__U839.in1"],
          ["self.d.2","mul_d2__U841.in1"],
          ["self.d.3","mul_d3__U843.in1"],
          ["self.d.4","mul_d4__U845.in1"]
        ]
      },
      "aff__U85":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U93":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U94":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U95":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U86":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U88":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U90":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "const_term_U92":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U87":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U89":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U91":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U87.out","add_all__U93.in0"],
          ["mul_d1__U89.out","add_all__U93.in1"],
          ["add_all__U94.in0","add_all__U93.out"],
          ["mul_d2__U91.out","add_all__U94.in1"],
          ["add_all__U95.in0","add_all__U94.out"],
          ["const_term_U92.out","add_all__U95.in1"],
          ["self.out","add_all__U95.out"],
          ["mul_d0__U87.in0","coeff_0_U86.out"],
          ["mul_d1__U89.in0","coeff_1_U88.out"],
          ["mul_d2__U91.in0","coeff_2_U90.out"],
          ["self.d.0","mul_d0__U87.in1"],
          ["self.d.1","mul_d1__U89.in1"],
          ["self.d.2","mul_d2__U91.in1"]
        ]
      },
      "aff__U853":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U865":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U866":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U867":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U868":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U869":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U854":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U856":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U858":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U860":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U862":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U864":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0004"]}
          },
          "mul_d0__U855":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U857":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U859":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U861":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U863":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U855.out","add_all__U865.in0"],
          ["mul_d1__U857.out","add_all__U865.in1"],
          ["add_all__U866.in0","add_all__U865.out"],
          ["mul_d2__U859.out","add_all__U866.in1"],
          ["add_all__U867.in0","add_all__U866.out"],
          ["mul_d3__U861.out","add_all__U867.in1"],
          ["add_all__U868.in0","add_all__U867.out"],
          ["mul_d4__U863.out","add_all__U868.in1"],
          ["add_all__U869.in0","add_all__U868.out"],
          ["const_term_U864.out","add_all__U869.in1"],
          ["self.out","add_all__U869.out"],
          ["mul_d0__U855.in0","coeff_0_U854.out"],
          ["mul_d1__U857.in0","coeff_1_U856.out"],
          ["mul_d2__U859.in0","coeff_2_U858.out"],
          ["mul_d3__U861.in0","coeff_3_U860.out"],
          ["mul_d4__U863.in0","coeff_4_U862.out"],
          ["self.d.0","mul_d0__U855.in1"],
          ["self.d.1","mul_d1__U857.in1"],
          ["self.d.2","mul_d2__U859.in1"],
          ["self.d.3","mul_d3__U861.in1"],
          ["self.d.4","mul_d4__U863.in1"]
        ]
      },
      "aff__U875":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U885":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U886":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U887":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U888":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U876":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U878":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U880":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_3_U882":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U884":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U877":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U879":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U881":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U883":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U877.out","add_all__U885.in0"],
          ["mul_d1__U879.out","add_all__U885.in1"],
          ["add_all__U886.in0","add_all__U885.out"],
          ["mul_d2__U881.out","add_all__U886.in1"],
          ["add_all__U887.in0","add_all__U886.out"],
          ["mul_d3__U883.out","add_all__U887.in1"],
          ["add_all__U888.in0","add_all__U887.out"],
          ["const_term_U884.out","add_all__U888.in1"],
          ["self.out","add_all__U888.out"],
          ["mul_d0__U877.in0","coeff_0_U876.out"],
          ["mul_d1__U879.in0","coeff_1_U878.out"],
          ["mul_d2__U881.in0","coeff_2_U880.out"],
          ["mul_d3__U883.in0","coeff_3_U882.out"],
          ["self.d.0","mul_d0__U877.in1"],
          ["self.d.1","mul_d1__U879.in1"],
          ["self.d.2","mul_d2__U881.in1"],
          ["self.d.3","mul_d3__U883.in1"]
        ]
      },
      "aff__U890":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U900":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U901":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U902":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U903":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U891":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U893":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U895":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U897":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U899":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U892":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U894":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U896":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U898":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U892.out","add_all__U900.in0"],
          ["mul_d1__U894.out","add_all__U900.in1"],
          ["add_all__U901.in0","add_all__U900.out"],
          ["mul_d2__U896.out","add_all__U901.in1"],
          ["add_all__U902.in0","add_all__U901.out"],
          ["mul_d3__U898.out","add_all__U902.in1"],
          ["add_all__U903.in0","add_all__U902.out"],
          ["const_term_U899.out","add_all__U903.in1"],
          ["self.out","add_all__U903.out"],
          ["mul_d0__U892.in0","coeff_0_U891.out"],
          ["mul_d1__U894.in0","coeff_1_U893.out"],
          ["mul_d2__U896.in0","coeff_2_U895.out"],
          ["mul_d3__U898.in0","coeff_3_U897.out"],
          ["self.d.0","mul_d0__U892.in1"],
          ["self.d.1","mul_d1__U894.in1"],
          ["self.d.2","mul_d2__U896.in1"],
          ["self.d.3","mul_d3__U898.in1"]
        ]
      },
      "aff__U909":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U921":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U922":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U923":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U924":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U925":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U910":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U912":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U914":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_3_U916":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U918":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "const_term_U920":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U911":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U913":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U915":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U917":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U919":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U911.out","add_all__U921.in0"],
          ["mul_d1__U913.out","add_all__U921.in1"],
          ["add_all__U922.in0","add_all__U921.out"],
          ["mul_d2__U915.out","add_all__U922.in1"],
          ["add_all__U923.in0","add_all__U922.out"],
          ["mul_d3__U917.out","add_all__U923.in1"],
          ["add_all__U924.in0","add_all__U923.out"],
          ["mul_d4__U919.out","add_all__U924.in1"],
          ["add_all__U925.in0","add_all__U924.out"],
          ["const_term_U920.out","add_all__U925.in1"],
          ["self.out","add_all__U925.out"],
          ["mul_d0__U911.in0","coeff_0_U910.out"],
          ["mul_d1__U913.in0","coeff_1_U912.out"],
          ["mul_d2__U915.in0","coeff_2_U914.out"],
          ["mul_d3__U917.in0","coeff_3_U916.out"],
          ["mul_d4__U919.in0","coeff_4_U918.out"],
          ["self.d.0","mul_d0__U911.in1"],
          ["self.d.1","mul_d1__U913.in1"],
          ["self.d.2","mul_d2__U915.in1"],
          ["self.d.3","mul_d3__U917.in1"],
          ["self.d.4","mul_d4__U919.in1"]
        ]
      },
      "aff__U927":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U939":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U940":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U941":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U942":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U943":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U928":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U930":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U932":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U934":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U936":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U938":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0005"]}
          },
          "mul_d0__U929":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U931":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U933":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U935":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U937":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U929.out","add_all__U939.in0"],
          ["mul_d1__U931.out","add_all__U939.in1"],
          ["add_all__U940.in0","add_all__U939.out"],
          ["mul_d2__U933.out","add_all__U940.in1"],
          ["add_all__U941.in0","add_all__U940.out"],
          ["mul_d3__U935.out","add_all__U941.in1"],
          ["add_all__U942.in0","add_all__U941.out"],
          ["mul_d4__U937.out","add_all__U942.in1"],
          ["add_all__U943.in0","add_all__U942.out"],
          ["const_term_U938.out","add_all__U943.in1"],
          ["self.out","add_all__U943.out"],
          ["mul_d0__U929.in0","coeff_0_U928.out"],
          ["mul_d1__U931.in0","coeff_1_U930.out"],
          ["mul_d2__U933.in0","coeff_2_U932.out"],
          ["mul_d3__U935.in0","coeff_3_U934.out"],
          ["mul_d4__U937.in0","coeff_4_U936.out"],
          ["self.d.0","mul_d0__U929.in1"],
          ["self.d.1","mul_d1__U931.in1"],
          ["self.d.2","mul_d2__U933.in1"],
          ["self.d.3","mul_d3__U935.in1"],
          ["self.d.4","mul_d4__U937.in1"]
        ]
      },
      "aff__U949":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U959":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U960":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U961":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U962":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U950":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U952":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U954":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_3_U956":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U958":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U951":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U953":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U955":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U957":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U951.out","add_all__U959.in0"],
          ["mul_d1__U953.out","add_all__U959.in1"],
          ["add_all__U960.in0","add_all__U959.out"],
          ["mul_d2__U955.out","add_all__U960.in1"],
          ["add_all__U961.in0","add_all__U960.out"],
          ["mul_d3__U957.out","add_all__U961.in1"],
          ["add_all__U962.in0","add_all__U961.out"],
          ["const_term_U958.out","add_all__U962.in1"],
          ["self.out","add_all__U962.out"],
          ["mul_d0__U951.in0","coeff_0_U950.out"],
          ["mul_d1__U953.in0","coeff_1_U952.out"],
          ["mul_d2__U955.in0","coeff_2_U954.out"],
          ["mul_d3__U957.in0","coeff_3_U956.out"],
          ["self.d.0","mul_d0__U951.in1"],
          ["self.d.1","mul_d1__U953.in1"],
          ["self.d.2","mul_d2__U955.in1"],
          ["self.d.3","mul_d3__U957.in1"]
        ]
      },
      "aff__U964":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U974":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U975":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U976":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U977":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U965":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U967":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U969":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U971":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U973":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U966":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U968":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U970":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U972":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U966.out","add_all__U974.in0"],
          ["mul_d1__U968.out","add_all__U974.in1"],
          ["add_all__U975.in0","add_all__U974.out"],
          ["mul_d2__U970.out","add_all__U975.in1"],
          ["add_all__U976.in0","add_all__U975.out"],
          ["mul_d3__U972.out","add_all__U976.in1"],
          ["add_all__U977.in0","add_all__U976.out"],
          ["const_term_U973.out","add_all__U977.in1"],
          ["self.out","add_all__U977.out"],
          ["mul_d0__U966.in0","coeff_0_U965.out"],
          ["mul_d1__U968.in0","coeff_1_U967.out"],
          ["mul_d2__U970.in0","coeff_2_U969.out"],
          ["mul_d3__U972.in0","coeff_3_U971.out"],
          ["self.d.0","mul_d0__U966.in1"],
          ["self.d.1","mul_d1__U968.in1"],
          ["self.d.2","mul_d2__U970.in1"],
          ["self.d.3","mul_d3__U972.in1"]
        ]
      },
      "aff__U97":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U105":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U106":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U107":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U98":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U100":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U102":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U104":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U99":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U101":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U103":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U99.out","add_all__U105.in0"],
          ["mul_d1__U101.out","add_all__U105.in1"],
          ["add_all__U106.in0","add_all__U105.out"],
          ["mul_d2__U103.out","add_all__U106.in1"],
          ["add_all__U107.in0","add_all__U106.out"],
          ["const_term_U104.out","add_all__U107.in1"],
          ["self.out","add_all__U107.out"],
          ["mul_d0__U99.in0","coeff_0_U98.out"],
          ["mul_d1__U101.in0","coeff_1_U100.out"],
          ["mul_d2__U103.in0","coeff_2_U102.out"],
          ["self.d.0","mul_d0__U99.in1"],
          ["self.d.1","mul_d1__U101.in1"],
          ["self.d.2","mul_d2__U103.in1"]
        ]
      },
      "aff__U983":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U995":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U996":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U997":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U998":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U999":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U984":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U986":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U988":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_3_U990":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U992":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "const_term_U994":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U985":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U987":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U989":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U991":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U993":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U985.out","add_all__U995.in0"],
          ["mul_d1__U987.out","add_all__U995.in1"],
          ["add_all__U996.in0","add_all__U995.out"],
          ["mul_d2__U989.out","add_all__U996.in1"],
          ["add_all__U997.in0","add_all__U996.out"],
          ["mul_d3__U991.out","add_all__U997.in1"],
          ["add_all__U998.in0","add_all__U997.out"],
          ["mul_d4__U993.out","add_all__U998.in1"],
          ["add_all__U999.in0","add_all__U998.out"],
          ["const_term_U994.out","add_all__U999.in1"],
          ["self.out","add_all__U999.out"],
          ["mul_d0__U985.in0","coeff_0_U984.out"],
          ["mul_d1__U987.in0","coeff_1_U986.out"],
          ["mul_d2__U989.in0","coeff_2_U988.out"],
          ["mul_d3__U991.in0","coeff_3_U990.out"],
          ["mul_d4__U993.in0","coeff_4_U992.out"],
          ["self.d.0","mul_d0__U985.in1"],
          ["self.d.1","mul_d1__U987.in1"],
          ["self.d.2","mul_d2__U989.in1"],
          ["self.d.3","mul_d3__U991.in1"],
          ["self.d.4","mul_d4__U993.in1"]
        ]
      },
      "affine_controller__U0":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",4,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U1022":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",4,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U1056":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U1104":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U1105":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U1106":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U1107":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U1108":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U111":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U1148":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U1188":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U1228":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U1268":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U1308":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U1348":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U1388":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U14":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",4,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U1428":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U1468":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U1508":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U151":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",4,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U1548":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U1588":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U1628":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U1668":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U1708":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U1748":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U1788":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U1828":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U185":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U1868":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U1908":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U1948":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U1988":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U2028":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U2068":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U2108":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U212":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U2148":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U2188":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U2228":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U2268":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U2308":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U2348":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U2388":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U2428":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U2468":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U2508":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U251":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U2548":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U2588":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U2628":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U2668":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U2708":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U2748":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U2788":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U2828":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U2868":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U2908":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U291":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",4,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U2948":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U2988":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U325":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U35":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U352":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U36":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U37":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U38":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U39":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U391":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U40":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U41":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U42":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U43":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U431":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",4,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U44":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",4,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U45":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U502":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U503":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",4,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U504":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",4,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U538":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U578":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",4,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U612":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U652":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",4,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U686":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U7":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U726":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",4,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U760":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U800":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",4,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U834":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U84":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U874":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",4,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U908":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U948":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",4,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U982":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "array_delay_U21":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",4,["Array",16,"BitIn"]]],
          ["out",["Array",4,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U22":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U23":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U24":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U25":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U22.clk"],
          ["self.in.0","_U22.in"],
          ["self.out.0","_U22.out"],
          ["self.clk","_U23.clk"],
          ["self.in.1","_U23.in"],
          ["self.out.1","_U23.out"],
          ["self.clk","_U24.clk"],
          ["self.in.2","_U24.in"],
          ["self.out.2","_U24.out"],
          ["self.clk","_U25.clk"],
          ["self.in.3","_U25.in"],
          ["self.out.3","_U25.out"]
        ]
      },
      "array_delay_U30":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",4,["Array",16,"BitIn"]]],
          ["out",["Array",4,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U31":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U32":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U33":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U34":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U31.clk"],
          ["self.in.0","_U31.in"],
          ["self.out.0","_U31.out"],
          ["self.clk","_U32.clk"],
          ["self.in.1","_U32.in"],
          ["self.out.1","_U32.out"],
          ["self.clk","_U33.clk"],
          ["self.in.2","_U33.in"],
          ["self.out.2","_U33.out"],
          ["self.clk","_U34.clk"],
          ["self.in.3","_U34.in"],
          ["self.out.3","_U34.out"]
        ]
      },
      "conv_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_conv_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_3_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_3_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_4_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_4_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_5_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_5_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U110":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U148":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U150":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U182":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U184":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U211":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U250":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U288":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U290":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U322":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U324":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U351":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "_U390":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "_U428":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U430":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "_U462":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U464":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "_U465":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U466":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U467":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U83":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "bank_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","conv_stencil_0"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_0_conv_stencil_op_hcompute_conv_stencil_3_42_ctrl":{
            "modref":"global.affine_controller__U45",
            "metadata":{"config":{"coeff_0":0,"coeff_1":2436,"coeff_2":812,"coeff_3":29,"coeff_4":1,"const":8010,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":28,"extent_4":28}}
          },
          "bank_0_conv_stencil_op_hcompute_conv_stencil_3_43_ctrl":{
            "modref":"global.affine_controller__U111",
            "metadata":{"config":{"coeff_0":0,"coeff_1":2436,"coeff_2":812,"coeff_3":29,"coeff_4":1,"const":8009,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":28,"extent_4":28}}
          },
          "bank_0_conv_stencil_op_hcompute_conv_stencil_62_ctrl":{
            "modref":"global.affine_controller__U84",
            "metadata":{"config":{"coeff_0":0,"coeff_1":28,"coeff_2":1,"const":2,"extent_0":1,"extent_1":28,"extent_2":28}}
          },
          "bank_0_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl":{
            "modref":"global.affine_controller__U151",
            "metadata":{"config":{"coeff_0":0,"coeff_1":784,"coeff_2":28,"coeff_3":1,"const":16017,"extent_0":1,"extent_1":3,"extent_2":28,"extent_3":28}}
          },
          "bank_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","conv_stencil_1"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_1_conv_stencil_op_hcompute_conv_stencil_1_61_ctrl":{
            "modref":"global.affine_controller__U185",
            "metadata":{"config":{"coeff_0":0,"coeff_1":28,"coeff_2":1,"const":2,"extent_0":1,"extent_1":28,"extent_2":28}}
          },
          "bank_1_conv_stencil_op_hcompute_conv_stencil_4_24_ctrl":{
            "modref":"global.affine_controller__U212",
            "metadata":{"config":{"coeff_0":0,"coeff_1":2436,"coeff_2":812,"coeff_3":29,"coeff_4":1,"const":8010,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":28,"extent_4":28}}
          },
          "bank_1_conv_stencil_op_hcompute_conv_stencil_4_25_ctrl":{
            "modref":"global.affine_controller__U251",
            "metadata":{"config":{"coeff_0":0,"coeff_1":2436,"coeff_2":812,"coeff_3":29,"coeff_4":1,"const":8009,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":28,"extent_4":28}}
          },
          "bank_1_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl":{
            "modref":"global.affine_controller__U291",
            "metadata":{"config":{"coeff_0":0,"coeff_1":784,"coeff_2":28,"coeff_3":1,"const":16017,"extent_0":1,"extent_1":3,"extent_2":28,"extent_3":28}}
          },
          "bank_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","conv_stencil_2"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_2_conv_stencil_op_hcompute_conv_stencil_2_60_ctrl":{
            "modref":"global.affine_controller__U325",
            "metadata":{"config":{"coeff_0":0,"coeff_1":28,"coeff_2":1,"const":2,"extent_0":1,"extent_1":28,"extent_2":28}}
          },
          "bank_2_conv_stencil_op_hcompute_conv_stencil_5_6_ctrl":{
            "modref":"global.affine_controller__U352",
            "metadata":{"config":{"coeff_0":0,"coeff_1":2436,"coeff_2":812,"coeff_3":29,"coeff_4":1,"const":8010,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":28,"extent_4":28}}
          },
          "bank_2_conv_stencil_op_hcompute_conv_stencil_5_7_ctrl":{
            "modref":"global.affine_controller__U391",
            "metadata":{"config":{"coeff_0":0,"coeff_1":2436,"coeff_2":812,"coeff_3":29,"coeff_4":1,"const":8009,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":28,"extent_4":28}}
          },
          "bank_2_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl":{
            "modref":"global.affine_controller__U431",
            "metadata":{"config":{"coeff_0":0,"coeff_1":784,"coeff_2":28,"coeff_3":1,"const":16017,"extent_0":1,"extent_1":3,"extent_2":28,"extent_3":28}}
          },
          "bank_selector_conv_stencil_op_hcompute_conv_stencil_1_61_U209":{
            "modref":"global.aff__U198"
          },
          "bank_selector_conv_stencil_op_hcompute_conv_stencil_2_60_U349":{
            "modref":"global.aff__U338"
          },
          "bank_selector_conv_stencil_op_hcompute_conv_stencil_3_42_U81":{
            "modref":"global.aff__U64"
          },
          "bank_selector_conv_stencil_op_hcompute_conv_stencil_3_43_U147":{
            "modref":"global.aff__U130"
          },
          "bank_selector_conv_stencil_op_hcompute_conv_stencil_4_24_U248":{
            "modref":"global.aff__U231"
          },
          "bank_selector_conv_stencil_op_hcompute_conv_stencil_4_25_U287":{
            "modref":"global.aff__U270"
          },
          "bank_selector_conv_stencil_op_hcompute_conv_stencil_5_6_U388":{
            "modref":"global.aff__U371"
          },
          "bank_selector_conv_stencil_op_hcompute_conv_stencil_5_7_U427":{
            "modref":"global.aff__U410"
          },
          "bank_selector_conv_stencil_op_hcompute_conv_stencil_62_U108":{
            "modref":"global.aff__U97"
          },
          "bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U181":{
            "modref":"global.aff__U167"
          },
          "bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U321":{
            "modref":"global.aff__U307"
          },
          "bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U461":{
            "modref":"global.aff__U447"
          },
          "chain_mux_U468":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "chain_mux_U469":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_conv_stencil_3_43_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_conv_stencil_4_25_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_conv_stencil_5_7_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_hw_output_stencil_1_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U109":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U149":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U183":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U210":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U249":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U289":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U323":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U350":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U389":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U429":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U463":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U82":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_61_U197":{
            "modref":"global.aff__U186"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_2_60_U337":{
            "modref":"global.aff__U326"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_42_U63":{
            "modref":"global.aff__U46"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_43_U129":{
            "modref":"global.aff__U112"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_24_U230":{
            "modref":"global.aff__U213"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_25_U269":{
            "modref":"global.aff__U252"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_6_U370":{
            "modref":"global.aff__U353"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_7_U409":{
            "modref":"global.aff__U392"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_62_U96":{
            "modref":"global.aff__U85"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U166":{
            "modref":"global.aff__U152"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U306":{
            "modref":"global.aff__U292"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U446":{
            "modref":"global.aff__U432"
          },
          "one_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_conv_stencil_1_write_ctrl":{
            "modref":"global.affine_controller__U35",
            "metadata":{"config":{"coeff_0":0,"coeff_1":28,"coeff_2":1,"const":2,"extent_0":1,"extent_1":28,"extent_2":28}}
          },
          "op_hcompute_conv_stencil_2_write_ctrl":{
            "modref":"global.affine_controller__U36",
            "metadata":{"config":{"coeff_0":0,"coeff_1":28,"coeff_2":1,"const":2,"extent_0":1,"extent_1":28,"extent_2":28}}
          },
          "op_hcompute_conv_stencil_3_read_ctrl":{
            "modref":"global.affine_controller__U37",
            "metadata":{"config":{"coeff_0":0,"coeff_1":2436,"coeff_2":812,"coeff_3":29,"coeff_4":1,"const":8009,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":28,"extent_4":28}}
          },
          "op_hcompute_conv_stencil_3_write_ctrl":{
            "modref":"global.affine_controller__U38",
            "metadata":{"config":{"coeff_0":0,"coeff_1":2436,"coeff_2":812,"coeff_3":29,"coeff_4":1,"const":8010,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":28,"extent_4":28}}
          },
          "op_hcompute_conv_stencil_4_read_ctrl":{
            "modref":"global.affine_controller__U39",
            "metadata":{"config":{"coeff_0":0,"coeff_1":2436,"coeff_2":812,"coeff_3":29,"coeff_4":1,"const":8009,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":28,"extent_4":28}}
          },
          "op_hcompute_conv_stencil_4_write_ctrl":{
            "modref":"global.affine_controller__U40",
            "metadata":{"config":{"coeff_0":0,"coeff_1":2436,"coeff_2":812,"coeff_3":29,"coeff_4":1,"const":8010,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":28,"extent_4":28}}
          },
          "op_hcompute_conv_stencil_5_read_ctrl":{
            "modref":"global.affine_controller__U41",
            "metadata":{"config":{"coeff_0":0,"coeff_1":2436,"coeff_2":812,"coeff_3":29,"coeff_4":1,"const":8009,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":28,"extent_4":28}}
          },
          "op_hcompute_conv_stencil_5_write_ctrl":{
            "modref":"global.affine_controller__U42",
            "metadata":{"config":{"coeff_0":0,"coeff_1":2436,"coeff_2":812,"coeff_3":29,"coeff_4":1,"const":8010,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":28,"extent_4":28}}
          },
          "op_hcompute_conv_stencil_write_ctrl":{
            "modref":"global.affine_controller__U43",
            "metadata":{"config":{"coeff_0":0,"coeff_1":28,"coeff_2":1,"const":2,"extent_0":1,"extent_1":28,"extent_2":28}}
          },
          "op_hcompute_hw_output_stencil_read_ctrl":{
            "modref":"global.affine_controller__U44",
            "metadata":{"config":{"coeff_0":0,"coeff_1":784,"coeff_2":28,"coeff_3":1,"const":16017,"extent_0":1,"extent_1":3,"extent_2":28,"extent_3":28}}
          },
          "zero_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          }
        },
        "connections":[
          ["eq_const_U109.in1","_U110.out"],
          ["self.clk","_U148.clk"],
          ["bank_selector_conv_stencil_op_hcompute_conv_stencil_3_43_U147.out","_U148.in"],
          ["eq_const_U149.in0","_U148.out"],
          ["eq_const_U149.in1","_U150.out"],
          ["self.clk","_U182.clk"],
          ["bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U181.out","_U182.in"],
          ["eq_const_U183.in0","_U182.out"],
          ["eq_const_U183.in1","_U184.out"],
          ["eq_const_U210.in1","_U211.out"],
          ["eq_const_U249.in1","_U250.out"],
          ["self.clk","_U288.clk"],
          ["bank_selector_conv_stencil_op_hcompute_conv_stencil_4_25_U287.out","_U288.in"],
          ["eq_const_U289.in0","_U288.out"],
          ["eq_const_U289.in1","_U290.out"],
          ["self.clk","_U322.clk"],
          ["bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U321.out","_U322.in"],
          ["eq_const_U323.in0","_U322.out"],
          ["eq_const_U323.in1","_U324.out"],
          ["eq_const_U350.in1","_U351.out"],
          ["eq_const_U389.in1","_U390.out"],
          ["self.clk","_U428.clk"],
          ["bank_selector_conv_stencil_op_hcompute_conv_stencil_5_7_U427.out","_U428.in"],
          ["eq_const_U429.in0","_U428.out"],
          ["eq_const_U429.in1","_U430.out"],
          ["self.clk","_U462.clk"],
          ["bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U461.out","_U462.in"],
          ["eq_const_U463.in0","_U462.out"],
          ["eq_const_U463.in1","_U464.out"],
          ["bank_0.chain_data_in","_U465.out"],
          ["bank_1.chain_data_in","_U466.out"],
          ["bank_2.chain_data_in","_U467.out"],
          ["eq_const_U82.in1","_U83.out"],
          ["zero_cst.out","bank_0.chain_chain_en"],
          ["self.clk","bank_0.clk"],
          ["one_cst.out","bank_0.clk_en"],
          ["self.op_hcompute_conv_stencil_3_write.0","bank_0.data_in_0"],
          ["self.op_hcompute_conv_stencil_write.0","bank_0.data_in_1"],
          ["conv_stencil_op_hcompute_conv_stencil_3_43_net.in","bank_0.data_out_0"],
          ["chain_mux_U469.in1","bank_0.data_out_1"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_43_U129.out","bank_0.read_addr_0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U166.out","bank_0.read_addr_1"],
          ["op_hcompute_conv_stencil_3_read_ctrl.valid","bank_0.ren_0"],
          ["op_hcompute_hw_output_stencil_read_ctrl.valid","bank_0.ren_1"],
          ["self.rst_n","bank_0.rst_n"],
          ["op_hcompute_conv_stencil_3_write_ctrl.valid","bank_0.wen_0"],
          ["op_hcompute_conv_stencil_write_ctrl.valid","bank_0.wen_1"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_42_U63.out","bank_0.write_addr_0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_62_U96.out","bank_0.write_addr_1"],
          ["self.clk","bank_0_conv_stencil_op_hcompute_conv_stencil_3_42_ctrl.clk"],
          ["self.flush","bank_0_conv_stencil_op_hcompute_conv_stencil_3_42_ctrl.flush"],
          ["self.rst_n","bank_0_conv_stencil_op_hcompute_conv_stencil_3_42_ctrl.rst_n"],
          ["self.clk","bank_0_conv_stencil_op_hcompute_conv_stencil_3_43_ctrl.clk"],
          ["self.flush","bank_0_conv_stencil_op_hcompute_conv_stencil_3_43_ctrl.flush"],
          ["self.rst_n","bank_0_conv_stencil_op_hcompute_conv_stencil_3_43_ctrl.rst_n"],
          ["self.clk","bank_0_conv_stencil_op_hcompute_conv_stencil_62_ctrl.clk"],
          ["self.flush","bank_0_conv_stencil_op_hcompute_conv_stencil_62_ctrl.flush"],
          ["self.rst_n","bank_0_conv_stencil_op_hcompute_conv_stencil_62_ctrl.rst_n"],
          ["self.clk","bank_0_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl.clk"],
          ["self.flush","bank_0_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl.flush"],
          ["self.rst_n","bank_0_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl.rst_n"],
          ["zero_cst.out","bank_1.chain_chain_en"],
          ["self.clk","bank_1.clk"],
          ["one_cst.out","bank_1.clk_en"],
          ["self.op_hcompute_conv_stencil_1_write.0","bank_1.data_in_0"],
          ["self.op_hcompute_conv_stencil_4_write.0","bank_1.data_in_1"],
          ["conv_stencil_op_hcompute_conv_stencil_4_25_net.in","bank_1.data_out_0"],
          ["chain_mux_U468.in0","bank_1.data_out_1"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_25_U269.out","bank_1.read_addr_0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U306.out","bank_1.read_addr_1"],
          ["op_hcompute_conv_stencil_4_read_ctrl.valid","bank_1.ren_0"],
          ["op_hcompute_hw_output_stencil_read_ctrl.valid","bank_1.ren_1"],
          ["self.rst_n","bank_1.rst_n"],
          ["op_hcompute_conv_stencil_1_write_ctrl.valid","bank_1.wen_0"],
          ["op_hcompute_conv_stencil_4_write_ctrl.valid","bank_1.wen_1"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_61_U197.out","bank_1.write_addr_0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_24_U230.out","bank_1.write_addr_1"],
          ["self.clk","bank_1_conv_stencil_op_hcompute_conv_stencil_1_61_ctrl.clk"],
          ["self.flush","bank_1_conv_stencil_op_hcompute_conv_stencil_1_61_ctrl.flush"],
          ["self.rst_n","bank_1_conv_stencil_op_hcompute_conv_stencil_1_61_ctrl.rst_n"],
          ["self.clk","bank_1_conv_stencil_op_hcompute_conv_stencil_4_24_ctrl.clk"],
          ["self.flush","bank_1_conv_stencil_op_hcompute_conv_stencil_4_24_ctrl.flush"],
          ["self.rst_n","bank_1_conv_stencil_op_hcompute_conv_stencil_4_24_ctrl.rst_n"],
          ["self.clk","bank_1_conv_stencil_op_hcompute_conv_stencil_4_25_ctrl.clk"],
          ["self.flush","bank_1_conv_stencil_op_hcompute_conv_stencil_4_25_ctrl.flush"],
          ["self.rst_n","bank_1_conv_stencil_op_hcompute_conv_stencil_4_25_ctrl.rst_n"],
          ["self.clk","bank_1_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl.clk"],
          ["self.flush","bank_1_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl.flush"],
          ["self.rst_n","bank_1_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl.rst_n"],
          ["zero_cst.out","bank_2.chain_chain_en"],
          ["self.clk","bank_2.clk"],
          ["one_cst.out","bank_2.clk_en"],
          ["self.op_hcompute_conv_stencil_2_write.0","bank_2.data_in_0"],
          ["self.op_hcompute_conv_stencil_5_write.0","bank_2.data_in_1"],
          ["conv_stencil_op_hcompute_conv_stencil_5_7_net.in","bank_2.data_out_0"],
          ["chain_mux_U468.in1","bank_2.data_out_1"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_7_U409.out","bank_2.read_addr_0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U446.out","bank_2.read_addr_1"],
          ["op_hcompute_conv_stencil_5_read_ctrl.valid","bank_2.ren_0"],
          ["op_hcompute_hw_output_stencil_read_ctrl.valid","bank_2.ren_1"],
          ["self.rst_n","bank_2.rst_n"],
          ["op_hcompute_conv_stencil_2_write_ctrl.valid","bank_2.wen_0"],
          ["op_hcompute_conv_stencil_5_write_ctrl.valid","bank_2.wen_1"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_2_60_U337.out","bank_2.write_addr_0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_6_U370.out","bank_2.write_addr_1"],
          ["self.clk","bank_2_conv_stencil_op_hcompute_conv_stencil_2_60_ctrl.clk"],
          ["self.flush","bank_2_conv_stencil_op_hcompute_conv_stencil_2_60_ctrl.flush"],
          ["self.rst_n","bank_2_conv_stencil_op_hcompute_conv_stencil_2_60_ctrl.rst_n"],
          ["self.clk","bank_2_conv_stencil_op_hcompute_conv_stencil_5_6_ctrl.clk"],
          ["self.flush","bank_2_conv_stencil_op_hcompute_conv_stencil_5_6_ctrl.flush"],
          ["self.rst_n","bank_2_conv_stencil_op_hcompute_conv_stencil_5_6_ctrl.rst_n"],
          ["self.clk","bank_2_conv_stencil_op_hcompute_conv_stencil_5_7_ctrl.clk"],
          ["self.flush","bank_2_conv_stencil_op_hcompute_conv_stencil_5_7_ctrl.flush"],
          ["self.rst_n","bank_2_conv_stencil_op_hcompute_conv_stencil_5_7_ctrl.rst_n"],
          ["self.clk","bank_2_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl.clk"],
          ["self.flush","bank_2_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl.flush"],
          ["self.rst_n","bank_2_conv_stencil_op_hcompute_hw_output_stencil_1_ctrl.rst_n"],
          ["op_hcompute_conv_stencil_1_write_ctrl.d","bank_selector_conv_stencil_op_hcompute_conv_stencil_1_61_U209.d"],
          ["eq_const_U210.in0","bank_selector_conv_stencil_op_hcompute_conv_stencil_1_61_U209.out"],
          ["op_hcompute_conv_stencil_2_write_ctrl.d","bank_selector_conv_stencil_op_hcompute_conv_stencil_2_60_U349.d"],
          ["eq_const_U350.in0","bank_selector_conv_stencil_op_hcompute_conv_stencil_2_60_U349.out"],
          ["op_hcompute_conv_stencil_3_write_ctrl.d","bank_selector_conv_stencil_op_hcompute_conv_stencil_3_42_U81.d"],
          ["eq_const_U82.in0","bank_selector_conv_stencil_op_hcompute_conv_stencil_3_42_U81.out"],
          ["op_hcompute_conv_stencil_3_read_ctrl.d","bank_selector_conv_stencil_op_hcompute_conv_stencil_3_43_U147.d"],
          ["op_hcompute_conv_stencil_4_write_ctrl.d","bank_selector_conv_stencil_op_hcompute_conv_stencil_4_24_U248.d"],
          ["eq_const_U249.in0","bank_selector_conv_stencil_op_hcompute_conv_stencil_4_24_U248.out"],
          ["op_hcompute_conv_stencil_4_read_ctrl.d","bank_selector_conv_stencil_op_hcompute_conv_stencil_4_25_U287.d"],
          ["op_hcompute_conv_stencil_5_write_ctrl.d","bank_selector_conv_stencil_op_hcompute_conv_stencil_5_6_U388.d"],
          ["eq_const_U389.in0","bank_selector_conv_stencil_op_hcompute_conv_stencil_5_6_U388.out"],
          ["op_hcompute_conv_stencil_5_read_ctrl.d","bank_selector_conv_stencil_op_hcompute_conv_stencil_5_7_U427.d"],
          ["op_hcompute_conv_stencil_write_ctrl.d","bank_selector_conv_stencil_op_hcompute_conv_stencil_62_U108.d"],
          ["eq_const_U109.in0","bank_selector_conv_stencil_op_hcompute_conv_stencil_62_U108.out"],
          ["op_hcompute_hw_output_stencil_read_ctrl.d","bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U181.d"],
          ["op_hcompute_hw_output_stencil_read_ctrl.d","bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U321.d"],
          ["op_hcompute_hw_output_stencil_read_ctrl.d","bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U461.d"],
          ["chain_mux_U469.in0","chain_mux_U468.out"],
          ["eq_const_U463.out","chain_mux_U468.sel"],
          ["conv_stencil_op_hcompute_hw_output_stencil_1_net.in","chain_mux_U469.out"],
          ["eq_const_U183.out","chain_mux_U469.sel"],
          ["self.op_hcompute_conv_stencil_3_read.0","conv_stencil_op_hcompute_conv_stencil_3_43_net.out"],
          ["self.op_hcompute_conv_stencil_4_read.0","conv_stencil_op_hcompute_conv_stencil_4_25_net.out"],
          ["self.op_hcompute_conv_stencil_5_read.0","conv_stencil_op_hcompute_conv_stencil_5_7_net.out"],
          ["self.op_hcompute_hw_output_stencil_read.0","conv_stencil_op_hcompute_hw_output_stencil_1_net.out"],
          ["op_hcompute_conv_stencil_1_write_ctrl.d","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_61_U197.d"],
          ["op_hcompute_conv_stencil_2_write_ctrl.d","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_2_60_U337.d"],
          ["op_hcompute_conv_stencil_3_write_ctrl.d","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_42_U63.d"],
          ["op_hcompute_conv_stencil_3_read_ctrl.d","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_43_U129.d"],
          ["op_hcompute_conv_stencil_4_write_ctrl.d","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_24_U230.d"],
          ["op_hcompute_conv_stencil_4_read_ctrl.d","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_25_U269.d"],
          ["op_hcompute_conv_stencil_5_write_ctrl.d","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_6_U370.d"],
          ["op_hcompute_conv_stencil_5_read_ctrl.d","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_7_U409.d"],
          ["op_hcompute_conv_stencil_write_ctrl.d","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_62_U96.d"],
          ["op_hcompute_hw_output_stencil_read_ctrl.d","inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U166.d"],
          ["op_hcompute_hw_output_stencil_read_ctrl.d","inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U306.d"],
          ["op_hcompute_hw_output_stencil_read_ctrl.d","inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U446.d"],
          ["self.clk","op_hcompute_conv_stencil_1_write_ctrl.clk"],
          ["self.flush","op_hcompute_conv_stencil_1_write_ctrl.flush"],
          ["self.rst_n","op_hcompute_conv_stencil_1_write_ctrl.rst_n"],
          ["self.clk","op_hcompute_conv_stencil_2_write_ctrl.clk"],
          ["self.flush","op_hcompute_conv_stencil_2_write_ctrl.flush"],
          ["self.rst_n","op_hcompute_conv_stencil_2_write_ctrl.rst_n"],
          ["self.clk","op_hcompute_conv_stencil_3_read_ctrl.clk"],
          ["self.flush","op_hcompute_conv_stencil_3_read_ctrl.flush"],
          ["self.rst_n","op_hcompute_conv_stencil_3_read_ctrl.rst_n"],
          ["self.clk","op_hcompute_conv_stencil_3_write_ctrl.clk"],
          ["self.flush","op_hcompute_conv_stencil_3_write_ctrl.flush"],
          ["self.rst_n","op_hcompute_conv_stencil_3_write_ctrl.rst_n"],
          ["self.clk","op_hcompute_conv_stencil_4_read_ctrl.clk"],
          ["self.flush","op_hcompute_conv_stencil_4_read_ctrl.flush"],
          ["self.rst_n","op_hcompute_conv_stencil_4_read_ctrl.rst_n"],
          ["self.clk","op_hcompute_conv_stencil_4_write_ctrl.clk"],
          ["self.flush","op_hcompute_conv_stencil_4_write_ctrl.flush"],
          ["self.rst_n","op_hcompute_conv_stencil_4_write_ctrl.rst_n"],
          ["self.clk","op_hcompute_conv_stencil_5_read_ctrl.clk"],
          ["self.flush","op_hcompute_conv_stencil_5_read_ctrl.flush"],
          ["self.rst_n","op_hcompute_conv_stencil_5_read_ctrl.rst_n"],
          ["self.clk","op_hcompute_conv_stencil_5_write_ctrl.clk"],
          ["self.flush","op_hcompute_conv_stencil_5_write_ctrl.flush"],
          ["self.rst_n","op_hcompute_conv_stencil_5_write_ctrl.rst_n"],
          ["self.clk","op_hcompute_conv_stencil_write_ctrl.clk"],
          ["self.flush","op_hcompute_conv_stencil_write_ctrl.flush"],
          ["self.rst_n","op_hcompute_conv_stencil_write_ctrl.rst_n"],
          ["self.clk","op_hcompute_hw_output_stencil_read_ctrl.clk"],
          ["self.flush","op_hcompute_hw_output_stencil_read_ctrl.flush"],
          ["self.rst_n","op_hcompute_hw_output_stencil_read_ctrl.rst_n"]
        ]
      },
      "cu_op_hcompute_conv_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_write.0","inner_compute.out_conv_stencil"]
        ]
      },
      "cu_op_hcompute_conv_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil_1"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_1_write.0","inner_compute.out_conv_stencil"]
        ]
      },
      "cu_op_hcompute_conv_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil_2"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_2_write.0","inner_compute.out_conv_stencil"]
        ]
      },
      "cu_op_hcompute_conv_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read",["Array",8,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read",["Array",8,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_conv_stencil_3_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil_3"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_3_read.0","inner_compute.in0_conv_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.0","inner_compute.in1_hw_input_global_wrapper_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.1","inner_compute.in1_hw_input_global_wrapper_stencil.1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.2","inner_compute.in1_hw_input_global_wrapper_stencil.2"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.3","inner_compute.in1_hw_input_global_wrapper_stencil.3"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.4","inner_compute.in1_hw_input_global_wrapper_stencil.4"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.5","inner_compute.in1_hw_input_global_wrapper_stencil.5"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.6","inner_compute.in1_hw_input_global_wrapper_stencil.6"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.7","inner_compute.in1_hw_input_global_wrapper_stencil.7"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.0","inner_compute.in2_hw_kernel_global_wrapper_stencil.0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.1","inner_compute.in2_hw_kernel_global_wrapper_stencil.1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.2","inner_compute.in2_hw_kernel_global_wrapper_stencil.2"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.3","inner_compute.in2_hw_kernel_global_wrapper_stencil.3"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.4","inner_compute.in2_hw_kernel_global_wrapper_stencil.4"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.5","inner_compute.in2_hw_kernel_global_wrapper_stencil.5"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.6","inner_compute.in2_hw_kernel_global_wrapper_stencil.6"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.7","inner_compute.in2_hw_kernel_global_wrapper_stencil.7"],
          ["self.conv_stencil_op_hcompute_conv_stencil_3_write.0","inner_compute.out_conv_stencil"]
        ]
      },
      "cu_op_hcompute_conv_stencil_4":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_4_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read",["Array",8,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read",["Array",8,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_conv_stencil_4_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil_4"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_4_read.0","inner_compute.in0_conv_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.0","inner_compute.in1_hw_input_global_wrapper_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.1","inner_compute.in1_hw_input_global_wrapper_stencil.1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.2","inner_compute.in1_hw_input_global_wrapper_stencil.2"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.3","inner_compute.in1_hw_input_global_wrapper_stencil.3"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.4","inner_compute.in1_hw_input_global_wrapper_stencil.4"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.5","inner_compute.in1_hw_input_global_wrapper_stencil.5"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.6","inner_compute.in1_hw_input_global_wrapper_stencil.6"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.7","inner_compute.in1_hw_input_global_wrapper_stencil.7"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.0","inner_compute.in2_hw_kernel_global_wrapper_stencil.0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.1","inner_compute.in2_hw_kernel_global_wrapper_stencil.1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.2","inner_compute.in2_hw_kernel_global_wrapper_stencil.2"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.3","inner_compute.in2_hw_kernel_global_wrapper_stencil.3"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.4","inner_compute.in2_hw_kernel_global_wrapper_stencil.4"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.5","inner_compute.in2_hw_kernel_global_wrapper_stencil.5"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.6","inner_compute.in2_hw_kernel_global_wrapper_stencil.6"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.7","inner_compute.in2_hw_kernel_global_wrapper_stencil.7"],
          ["self.conv_stencil_op_hcompute_conv_stencil_4_write.0","inner_compute.out_conv_stencil"]
        ]
      },
      "cu_op_hcompute_conv_stencil_5":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_5_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read",["Array",8,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read",["Array",8,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_conv_stencil_5_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil_5"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_5_read.0","inner_compute.in0_conv_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.0","inner_compute.in1_hw_input_global_wrapper_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.1","inner_compute.in1_hw_input_global_wrapper_stencil.1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.2","inner_compute.in1_hw_input_global_wrapper_stencil.2"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.3","inner_compute.in1_hw_input_global_wrapper_stencil.3"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.4","inner_compute.in1_hw_input_global_wrapper_stencil.4"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.5","inner_compute.in1_hw_input_global_wrapper_stencil.5"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.6","inner_compute.in1_hw_input_global_wrapper_stencil.6"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.7","inner_compute.in1_hw_input_global_wrapper_stencil.7"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.0","inner_compute.in2_hw_kernel_global_wrapper_stencil.0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.1","inner_compute.in2_hw_kernel_global_wrapper_stencil.1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.2","inner_compute.in2_hw_kernel_global_wrapper_stencil.2"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.3","inner_compute.in2_hw_kernel_global_wrapper_stencil.3"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.4","inner_compute.in2_hw_kernel_global_wrapper_stencil.4"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.5","inner_compute.in2_hw_kernel_global_wrapper_stencil.5"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.6","inner_compute.in2_hw_kernel_global_wrapper_stencil.6"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.7","inner_compute.in2_hw_kernel_global_wrapper_stencil.7"],
          ["self.conv_stencil_op_hcompute_conv_stencil_5_write.0","inner_compute.out_conv_stencil"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_input_global_wrapper_stencil"
          }
        },
        "connections":[
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read.0","inner_compute.in0_hw_input_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write.0","inner_compute.out_hw_input_global_wrapper_stencil"]
        ]
      },
      "cu_op_hcompute_hw_kernel_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_kernel_global_wrapper_stencil"
          }
        },
        "connections":[
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read.0","inner_compute.in0_hw_kernel_stencil.0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write.0","inner_compute.out_hw_kernel_global_wrapper_stencil"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_output_stencil"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_hw_output_stencil_read.0","inner_compute.in0_conv_stencil.0"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write.0","inner_compute.out_hw_output_stencil"]
        ]
      },
      "hcompute_conv_stencil":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__667":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv_stencil","const_p0__667.out"]
        ]
      },
      "hcompute_conv_stencil_1":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__670":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv_stencil","const_p0__670.out"]
        ]
      },
      "hcompute_conv_stencil_1_pipelined":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "_U6":{
            "modref":"global._U6_pt__U7"
          },
          "const_p0__670":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["const_p0__670.out","_U6.in"],
          ["self.out_conv_stencil","_U6.out"]
        ]
      },
      "hcompute_conv_stencil_2":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__673":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv_stencil","const_p0__673.out"]
        ]
      },
      "hcompute_conv_stencil_2_pipelined":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "_U8":{
            "modref":"global._U8_pt__U9"
          },
          "const_p0__673":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["const_p0__673.out","_U8.in"],
          ["self.out_conv_stencil","_U8.out"]
        ]
      },
      "hcompute_conv_stencil_3":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_691_705_706":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_692_703_704":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_693_702_703":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_694_701_702":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_695_700_701":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_696_699_700":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_697_698_699":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv_stencil_1_704_705":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_691":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_692":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_693":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_694":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_695":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_696":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_697":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_698":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_691.out","add_691_705_706.in0"],
          ["add_conv_stencil_1_704_705.out","add_691_705_706.in1"],
          ["self.out_conv_stencil","add_691_705_706.out"],
          ["mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_692.out","add_692_703_704.in0"],
          ["add_693_702_703.out","add_692_703_704.in1"],
          ["add_conv_stencil_1_704_705.in1","add_692_703_704.out"],
          ["mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_693.out","add_693_702_703.in0"],
          ["add_694_701_702.out","add_693_702_703.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_694.out","add_694_701_702.in0"],
          ["add_695_700_701.out","add_694_701_702.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_695.out","add_695_700_701.in0"],
          ["add_696_699_700.out","add_695_700_701.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_696.out","add_696_699_700.in0"],
          ["add_697_698_699.out","add_696_699_700.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_697.out","add_697_698_699.in0"],
          ["mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_698.out","add_697_698_699.in1"],
          ["self.in0_conv_stencil.0","add_conv_stencil_1_704_705.in0"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_691.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_691.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_692.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_692.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_693.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_693.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_694.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_694.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_695.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_695.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_696.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_696.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_697.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_697.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_698.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_698.in1"]
        ]
      },
      "hcompute_conv_stencil_3_pipelined":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "_U10":{
            "modref":"global._U10_pt__U11"
          },
          "_U100":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U101":{
            "modref":"global._U101_pt__U102"
          },
          "_U103":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U104":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U105":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U106":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U107":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U108":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U109":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U110":{
            "modref":"global._U110_pt__U111"
          },
          "_U112":{
            "modref":"global._U112_pt__U113"
          },
          "_U114":{
            "modref":"global._U114_pt__U115"
          },
          "_U116":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U117":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U118":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U119":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U12":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U120":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U121":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U122":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U123":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U124":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U125":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U126":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U127":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U128":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U129":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U13":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U130":{
            "modref":"global._U130_pt__U131"
          },
          "_U132":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U133":{
            "modref":"global._U133_pt__U134"
          },
          "_U135":{
            "modref":"global._U135_pt__U136"
          },
          "_U137":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U138":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U139":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U14":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U140":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U141":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U142":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U143":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U144":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U145":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U146":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U147":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U148":{
            "modref":"global._U148_pt__U149"
          },
          "_U15":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U150":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U151":{
            "modref":"global._U151_pt__U152"
          },
          "_U153":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U154":{
            "modref":"global._U154_pt__U155"
          },
          "_U156":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U157":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U158":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U159":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U16":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U160":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U161":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U162":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U163":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U164":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U165":{
            "modref":"global._U165_pt__U166"
          },
          "_U167":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U168":{
            "modref":"global._U168_pt__U169"
          },
          "_U17":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U170":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U171":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U172":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U173":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U174":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U175":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U176":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U177":{
            "modref":"global._U177_pt__U178"
          },
          "_U179":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U18":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U180":{
            "modref":"global._U180_pt__U181"
          },
          "_U182":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U183":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U184":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U185":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U186":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U187":{
            "modref":"global._U187_pt__U188"
          },
          "_U189":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U19":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U190":{
            "modref":"global._U190_pt__U191"
          },
          "_U192":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U193":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U194":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U195":{
            "modref":"global._U195_pt__U196"
          },
          "_U197":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U198":{
            "modref":"global._U198_pt__U199"
          },
          "_U20":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U200":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U201":{
            "modref":"global._U201_pt__U202"
          },
          "_U203":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U204":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U205":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U206":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U207":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U208":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U209":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U21":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U210":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U22":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U23":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U24":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U25":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U26":{
            "modref":"global._U26_pt__U27"
          },
          "_U28":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U29":{
            "modref":"global._U29_pt__U30"
          },
          "_U31":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U32":{
            "modref":"global._U32_pt__U33"
          },
          "_U34":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U35":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U36":{
            "modref":"global._U36_pt__U37"
          },
          "_U38":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U39":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U40":{
            "modref":"global._U40_pt__U41"
          },
          "_U42":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U43":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U44":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U45":{
            "modref":"global._U45_pt__U46"
          },
          "_U47":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U48":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U49":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U50":{
            "modref":"global._U50_pt__U51"
          },
          "_U52":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U53":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U54":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U55":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U56":{
            "modref":"global._U56_pt__U57"
          },
          "_U58":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U59":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U60":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U61":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U62":{
            "modref":"global._U62_pt__U63"
          },
          "_U64":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U65":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U66":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U67":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U68":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U69":{
            "modref":"global._U69_pt__U70"
          },
          "_U71":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U72":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U73":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U74":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U75":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U76":{
            "modref":"global._U76_pt__U77"
          },
          "_U78":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U79":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U80":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U81":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U82":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U83":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U84":{
            "modref":"global._U84_pt__U85"
          },
          "_U86":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U87":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U88":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U89":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U90":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U91":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U92":{
            "modref":"global._U92_pt__U93"
          },
          "_U94":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U95":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U96":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U97":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U98":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U99":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "add_691_705_706":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_692_703_704":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_693_702_703":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_694_701_702":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_695_700_701":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_696_699_700":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_697_698_699":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv_stencil_1_704_705":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_691":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_692":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_693":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_694":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_695":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_696":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_697":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_698":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["_U25.out","_U10.in"],
          ["add_conv_stencil_1_704_705.in0","_U10.out"],
          ["self.clk","_U100.clk"],
          ["_U99.out","_U100.in"],
          ["_U92.in","_U100.out"],
          ["_U109.out","_U101.in"],
          ["mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_697.in1","_U101.out"],
          ["self.clk","_U103.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.6","_U103.in"],
          ["_U104.in","_U103.out"],
          ["self.clk","_U104.clk"],
          ["_U105.in","_U104.out"],
          ["self.clk","_U105.clk"],
          ["_U106.in","_U105.out"],
          ["self.clk","_U106.clk"],
          ["_U107.in","_U106.out"],
          ["self.clk","_U107.clk"],
          ["_U108.in","_U107.out"],
          ["self.clk","_U108.clk"],
          ["_U109.in","_U108.out"],
          ["self.clk","_U109.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.7","_U110.in"],
          ["mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_698.in0","_U110.out"],
          ["self.in1_hw_input_global_wrapper_stencil.7","_U112.in"],
          ["mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_698.in1","_U112.out"],
          ["_U129.out","_U114.in"],
          ["add_691_705_706.in0","_U114.out"],
          ["self.clk","_U116.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_691.out","_U116.in"],
          ["_U117.in","_U116.out"],
          ["self.clk","_U117.clk"],
          ["_U118.in","_U117.out"],
          ["self.clk","_U118.clk"],
          ["_U119.in","_U118.out"],
          ["self.clk","_U119.clk"],
          ["_U120.in","_U119.out"],
          ["self.clk","_U12.clk"],
          ["self.in0_conv_stencil.0","_U12.in"],
          ["_U13.in","_U12.out"],
          ["self.clk","_U120.clk"],
          ["_U121.in","_U120.out"],
          ["self.clk","_U121.clk"],
          ["_U122.in","_U121.out"],
          ["self.clk","_U122.clk"],
          ["_U123.in","_U122.out"],
          ["self.clk","_U123.clk"],
          ["_U124.in","_U123.out"],
          ["self.clk","_U124.clk"],
          ["_U125.in","_U124.out"],
          ["self.clk","_U125.clk"],
          ["_U126.in","_U125.out"],
          ["self.clk","_U126.clk"],
          ["_U127.in","_U126.out"],
          ["self.clk","_U127.clk"],
          ["_U128.in","_U127.out"],
          ["self.clk","_U128.clk"],
          ["_U129.in","_U128.out"],
          ["self.clk","_U129.clk"],
          ["self.clk","_U13.clk"],
          ["_U14.in","_U13.out"],
          ["_U132.out","_U130.in"],
          ["add_691_705_706.in1","_U130.out"],
          ["self.clk","_U132.clk"],
          ["add_conv_stencil_1_704_705.out","_U132.in"],
          ["add_691_705_706.out","_U133.in"],
          ["self.out_conv_stencil","_U133.out"],
          ["_U147.out","_U135.in"],
          ["add_692_703_704.in0","_U135.out"],
          ["self.clk","_U137.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_692.out","_U137.in"],
          ["_U138.in","_U137.out"],
          ["self.clk","_U138.clk"],
          ["_U139.in","_U138.out"],
          ["self.clk","_U139.clk"],
          ["_U140.in","_U139.out"],
          ["self.clk","_U14.clk"],
          ["_U15.in","_U14.out"],
          ["self.clk","_U140.clk"],
          ["_U141.in","_U140.out"],
          ["self.clk","_U141.clk"],
          ["_U142.in","_U141.out"],
          ["self.clk","_U142.clk"],
          ["_U143.in","_U142.out"],
          ["self.clk","_U143.clk"],
          ["_U144.in","_U143.out"],
          ["self.clk","_U144.clk"],
          ["_U145.in","_U144.out"],
          ["self.clk","_U145.clk"],
          ["_U146.in","_U145.out"],
          ["self.clk","_U146.clk"],
          ["_U147.in","_U146.out"],
          ["self.clk","_U147.clk"],
          ["_U150.out","_U148.in"],
          ["add_692_703_704.in1","_U148.out"],
          ["self.clk","_U15.clk"],
          ["_U16.in","_U15.out"],
          ["self.clk","_U150.clk"],
          ["add_693_702_703.out","_U150.in"],
          ["_U153.out","_U151.in"],
          ["add_conv_stencil_1_704_705.in1","_U151.out"],
          ["self.clk","_U153.clk"],
          ["add_692_703_704.out","_U153.in"],
          ["_U164.out","_U154.in"],
          ["add_693_702_703.in0","_U154.out"],
          ["self.clk","_U156.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_693.out","_U156.in"],
          ["_U157.in","_U156.out"],
          ["self.clk","_U157.clk"],
          ["_U158.in","_U157.out"],
          ["self.clk","_U158.clk"],
          ["_U159.in","_U158.out"],
          ["self.clk","_U159.clk"],
          ["_U160.in","_U159.out"],
          ["self.clk","_U16.clk"],
          ["_U17.in","_U16.out"],
          ["self.clk","_U160.clk"],
          ["_U161.in","_U160.out"],
          ["self.clk","_U161.clk"],
          ["_U162.in","_U161.out"],
          ["self.clk","_U162.clk"],
          ["_U163.in","_U162.out"],
          ["self.clk","_U163.clk"],
          ["_U164.in","_U163.out"],
          ["self.clk","_U164.clk"],
          ["_U167.out","_U165.in"],
          ["add_693_702_703.in1","_U165.out"],
          ["self.clk","_U167.clk"],
          ["add_694_701_702.out","_U167.in"],
          ["_U176.out","_U168.in"],
          ["add_694_701_702.in0","_U168.out"],
          ["self.clk","_U17.clk"],
          ["_U18.in","_U17.out"],
          ["self.clk","_U170.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_694.out","_U170.in"],
          ["_U171.in","_U170.out"],
          ["self.clk","_U171.clk"],
          ["_U172.in","_U171.out"],
          ["self.clk","_U172.clk"],
          ["_U173.in","_U172.out"],
          ["self.clk","_U173.clk"],
          ["_U174.in","_U173.out"],
          ["self.clk","_U174.clk"],
          ["_U175.in","_U174.out"],
          ["self.clk","_U175.clk"],
          ["_U176.in","_U175.out"],
          ["self.clk","_U176.clk"],
          ["_U179.out","_U177.in"],
          ["add_694_701_702.in1","_U177.out"],
          ["self.clk","_U179.clk"],
          ["add_695_700_701.out","_U179.in"],
          ["self.clk","_U18.clk"],
          ["_U19.in","_U18.out"],
          ["_U186.out","_U180.in"],
          ["add_695_700_701.in0","_U180.out"],
          ["self.clk","_U182.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_695.out","_U182.in"],
          ["_U183.in","_U182.out"],
          ["self.clk","_U183.clk"],
          ["_U184.in","_U183.out"],
          ["self.clk","_U184.clk"],
          ["_U185.in","_U184.out"],
          ["self.clk","_U185.clk"],
          ["_U186.in","_U185.out"],
          ["self.clk","_U186.clk"],
          ["_U189.out","_U187.in"],
          ["add_695_700_701.in1","_U187.out"],
          ["self.clk","_U189.clk"],
          ["add_696_699_700.out","_U189.in"],
          ["self.clk","_U19.clk"],
          ["_U20.in","_U19.out"],
          ["_U194.out","_U190.in"],
          ["add_696_699_700.in0","_U190.out"],
          ["self.clk","_U192.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_696.out","_U192.in"],
          ["_U193.in","_U192.out"],
          ["self.clk","_U193.clk"],
          ["_U194.in","_U193.out"],
          ["self.clk","_U194.clk"],
          ["_U197.out","_U195.in"],
          ["add_696_699_700.in1","_U195.out"],
          ["self.clk","_U197.clk"],
          ["add_697_698_699.out","_U197.in"],
          ["_U200.out","_U198.in"],
          ["add_697_698_699.in0","_U198.out"],
          ["self.clk","_U20.clk"],
          ["_U21.in","_U20.out"],
          ["self.clk","_U200.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_697.out","_U200.in"],
          ["_U210.out","_U201.in"],
          ["add_697_698_699.in1","_U201.out"],
          ["self.clk","_U203.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_698.out","_U203.in"],
          ["_U204.in","_U203.out"],
          ["self.clk","_U204.clk"],
          ["_U205.in","_U204.out"],
          ["self.clk","_U205.clk"],
          ["_U206.in","_U205.out"],
          ["self.clk","_U206.clk"],
          ["_U207.in","_U206.out"],
          ["self.clk","_U207.clk"],
          ["_U208.in","_U207.out"],
          ["self.clk","_U208.clk"],
          ["_U209.in","_U208.out"],
          ["self.clk","_U209.clk"],
          ["_U210.in","_U209.out"],
          ["self.clk","_U21.clk"],
          ["_U22.in","_U21.out"],
          ["self.clk","_U210.clk"],
          ["self.clk","_U22.clk"],
          ["_U23.in","_U22.out"],
          ["self.clk","_U23.clk"],
          ["_U24.in","_U23.out"],
          ["self.clk","_U24.clk"],
          ["_U25.in","_U24.out"],
          ["self.clk","_U25.clk"],
          ["_U28.out","_U26.in"],
          ["mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_691.in0","_U26.out"],
          ["self.clk","_U28.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","_U28.in"],
          ["_U31.out","_U29.in"],
          ["mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_691.in1","_U29.out"],
          ["self.clk","_U31.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.0","_U31.in"],
          ["_U35.out","_U32.in"],
          ["mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_692.in0","_U32.out"],
          ["self.clk","_U34.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","_U34.in"],
          ["_U35.in","_U34.out"],
          ["self.clk","_U35.clk"],
          ["_U39.out","_U36.in"],
          ["mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_692.in1","_U36.out"],
          ["self.clk","_U38.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.1","_U38.in"],
          ["_U39.in","_U38.out"],
          ["self.clk","_U39.clk"],
          ["_U44.out","_U40.in"],
          ["mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_693.in0","_U40.out"],
          ["self.clk","_U42.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","_U42.in"],
          ["_U43.in","_U42.out"],
          ["self.clk","_U43.clk"],
          ["_U44.in","_U43.out"],
          ["self.clk","_U44.clk"],
          ["_U49.out","_U45.in"],
          ["mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_693.in1","_U45.out"],
          ["self.clk","_U47.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.2","_U47.in"],
          ["_U48.in","_U47.out"],
          ["self.clk","_U48.clk"],
          ["_U49.in","_U48.out"],
          ["self.clk","_U49.clk"],
          ["_U55.out","_U50.in"],
          ["mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_694.in0","_U50.out"],
          ["self.clk","_U52.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","_U52.in"],
          ["_U53.in","_U52.out"],
          ["self.clk","_U53.clk"],
          ["_U54.in","_U53.out"],
          ["self.clk","_U54.clk"],
          ["_U55.in","_U54.out"],
          ["self.clk","_U55.clk"],
          ["_U61.out","_U56.in"],
          ["mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_694.in1","_U56.out"],
          ["self.clk","_U58.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.3","_U58.in"],
          ["_U59.in","_U58.out"],
          ["self.clk","_U59.clk"],
          ["_U60.in","_U59.out"],
          ["self.clk","_U60.clk"],
          ["_U61.in","_U60.out"],
          ["self.clk","_U61.clk"],
          ["_U68.out","_U62.in"],
          ["mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_695.in0","_U62.out"],
          ["self.clk","_U64.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.4","_U64.in"],
          ["_U65.in","_U64.out"],
          ["self.clk","_U65.clk"],
          ["_U66.in","_U65.out"],
          ["self.clk","_U66.clk"],
          ["_U67.in","_U66.out"],
          ["self.clk","_U67.clk"],
          ["_U68.in","_U67.out"],
          ["self.clk","_U68.clk"],
          ["_U75.out","_U69.in"],
          ["mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_695.in1","_U69.out"],
          ["self.clk","_U71.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.4","_U71.in"],
          ["_U72.in","_U71.out"],
          ["self.clk","_U72.clk"],
          ["_U73.in","_U72.out"],
          ["self.clk","_U73.clk"],
          ["_U74.in","_U73.out"],
          ["self.clk","_U74.clk"],
          ["_U75.in","_U74.out"],
          ["self.clk","_U75.clk"],
          ["_U83.out","_U76.in"],
          ["mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_696.in0","_U76.out"],
          ["self.clk","_U78.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.5","_U78.in"],
          ["_U79.in","_U78.out"],
          ["self.clk","_U79.clk"],
          ["_U80.in","_U79.out"],
          ["self.clk","_U80.clk"],
          ["_U81.in","_U80.out"],
          ["self.clk","_U81.clk"],
          ["_U82.in","_U81.out"],
          ["self.clk","_U82.clk"],
          ["_U83.in","_U82.out"],
          ["self.clk","_U83.clk"],
          ["_U91.out","_U84.in"],
          ["mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_696.in1","_U84.out"],
          ["self.clk","_U86.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.5","_U86.in"],
          ["_U87.in","_U86.out"],
          ["self.clk","_U87.clk"],
          ["_U88.in","_U87.out"],
          ["self.clk","_U88.clk"],
          ["_U89.in","_U88.out"],
          ["self.clk","_U89.clk"],
          ["_U90.in","_U89.out"],
          ["self.clk","_U90.clk"],
          ["_U91.in","_U90.out"],
          ["self.clk","_U91.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_697.in0","_U92.out"],
          ["self.clk","_U94.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.6","_U94.in"],
          ["_U95.in","_U94.out"],
          ["self.clk","_U95.clk"],
          ["_U96.in","_U95.out"],
          ["self.clk","_U96.clk"],
          ["_U97.in","_U96.out"],
          ["self.clk","_U97.clk"],
          ["_U98.in","_U97.out"],
          ["self.clk","_U98.clk"],
          ["_U99.in","_U98.out"],
          ["self.clk","_U99.clk"]
        ]
      },
      "hcompute_conv_stencil_4":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_758_772_773":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_759_770_771":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_760_769_770":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_761_768_769":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_762_767_768":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_763_766_767":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_764_765_766":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv_stencil_2_771_772":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_759":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_760":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_761":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_762":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_763":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_764":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_765":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_758":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_758.out","add_758_772_773.in0"],
          ["add_conv_stencil_2_771_772.out","add_758_772_773.in1"],
          ["self.out_conv_stencil","add_758_772_773.out"],
          ["mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_759.out","add_759_770_771.in0"],
          ["add_760_769_770.out","add_759_770_771.in1"],
          ["add_conv_stencil_2_771_772.in1","add_759_770_771.out"],
          ["mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_760.out","add_760_769_770.in0"],
          ["add_761_768_769.out","add_760_769_770.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_761.out","add_761_768_769.in0"],
          ["add_762_767_768.out","add_761_768_769.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_762.out","add_762_767_768.in0"],
          ["add_763_766_767.out","add_762_767_768.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_763.out","add_763_766_767.in0"],
          ["add_764_765_766.out","add_763_766_767.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_764.out","add_764_765_766.in0"],
          ["mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_765.out","add_764_765_766.in1"],
          ["self.in0_conv_stencil.0","add_conv_stencil_2_771_772.in0"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_759.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_759.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_760.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_760.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_761.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_761.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_762.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_762.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_763.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_763.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_764.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_764.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_765.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_765.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_758.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_758.in1"]
        ]
      },
      "hcompute_conv_stencil_4_pipelined":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "_U211":{
            "modref":"global._U211_pt__U212"
          },
          "_U213":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U214":{
            "modref":"global._U214_pt__U215"
          },
          "_U216":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U217":{
            "modref":"global._U217_pt__U218"
          },
          "_U219":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U220":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U221":{
            "modref":"global._U221_pt__U222"
          },
          "_U223":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U224":{
            "modref":"global._U224_pt__U225"
          },
          "_U226":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U227":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U228":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U229":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U230":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U231":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U232":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U233":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U234":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U235":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U236":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U237":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U238":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U239":{
            "modref":"global._U239_pt__U240"
          },
          "_U241":{
            "modref":"global._U241_pt__U242"
          },
          "_U243":{
            "modref":"global._U243_pt__U244"
          },
          "_U245":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U246":{
            "modref":"global._U246_pt__U247"
          },
          "_U248":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U249":{
            "modref":"global._U249_pt__U250"
          },
          "_U251":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U252":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U253":{
            "modref":"global._U253_pt__U254"
          },
          "_U255":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U256":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U257":{
            "modref":"global._U257_pt__U258"
          },
          "_U259":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U260":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U261":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U262":{
            "modref":"global._U262_pt__U263"
          },
          "_U264":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U265":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U266":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U267":{
            "modref":"global._U267_pt__U268"
          },
          "_U269":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U270":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U271":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U272":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U273":{
            "modref":"global._U273_pt__U274"
          },
          "_U275":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U276":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U277":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U278":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U279":{
            "modref":"global._U279_pt__U280"
          },
          "_U281":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U282":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U283":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U284":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U285":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U286":{
            "modref":"global._U286_pt__U287"
          },
          "_U288":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U289":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U290":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U291":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U292":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U293":{
            "modref":"global._U293_pt__U294"
          },
          "_U295":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U296":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U297":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U298":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U299":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U300":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U301":{
            "modref":"global._U301_pt__U302"
          },
          "_U303":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U304":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U305":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U306":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U307":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U308":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U309":{
            "modref":"global._U309_pt__U310"
          },
          "_U311":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U312":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U313":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U314":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U315":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U316":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U317":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U318":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U319":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U320":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U321":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U322":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U323":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U324":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U325":{
            "modref":"global._U325_pt__U326"
          },
          "_U327":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U328":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U329":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U330":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U331":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U332":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U333":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U334":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U335":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U336":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U337":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U338":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U339":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U340":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U341":{
            "modref":"global._U341_pt__U342"
          },
          "_U343":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U344":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U345":{
            "modref":"global._U345_pt__U346"
          },
          "_U347":{
            "modref":"global._U347_pt__U348"
          },
          "_U349":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U350":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U351":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U352":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U353":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U354":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U355":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U356":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U357":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U358":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U359":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U360":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U361":{
            "modref":"global._U361_pt__U362"
          },
          "_U363":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U364":{
            "modref":"global._U364_pt__U365"
          },
          "_U366":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U367":{
            "modref":"global._U367_pt__U368"
          },
          "_U369":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U370":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U371":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U372":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U373":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U374":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U375":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U376":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U377":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U378":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U379":{
            "modref":"global._U379_pt__U380"
          },
          "_U381":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U382":{
            "modref":"global._U382_pt__U383"
          },
          "_U384":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U385":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U386":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U387":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U388":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U389":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U390":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U391":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U392":{
            "modref":"global._U392_pt__U393"
          },
          "_U394":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U395":{
            "modref":"global._U395_pt__U396"
          },
          "_U397":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U398":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U399":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U400":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U401":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U402":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U403":{
            "modref":"global._U403_pt__U404"
          },
          "_U405":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U406":{
            "modref":"global._U406_pt__U407"
          },
          "_U408":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U409":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U410":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U411":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "add_758_772_773":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_759_770_771":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_760_769_770":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_761_768_769":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_762_767_768":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_763_766_767":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_764_765_766":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv_stencil_2_771_772":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_759":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_760":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_761":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_762":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_763":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_764":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_765":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_758":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["_U213.out","_U211.in"],
          ["add_758_772_773.in0","_U211.out"],
          ["self.clk","_U213.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_758.out","_U213.in"],
          ["_U216.out","_U214.in"],
          ["add_763_766_767.in1","_U214.out"],
          ["self.clk","_U216.clk"],
          ["add_764_765_766.out","_U216.in"],
          ["_U220.out","_U217.in"],
          ["add_764_765_766.in0","_U217.out"],
          ["self.clk","_U219.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_764.out","_U219.in"],
          ["_U220.in","_U219.out"],
          ["self.clk","_U220.clk"],
          ["_U223.out","_U221.in"],
          ["add_764_765_766.in1","_U221.out"],
          ["self.clk","_U223.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_765.out","_U223.in"],
          ["_U238.out","_U224.in"],
          ["add_conv_stencil_2_771_772.in0","_U224.out"],
          ["self.clk","_U226.clk"],
          ["self.in0_conv_stencil.0","_U226.in"],
          ["_U227.in","_U226.out"],
          ["self.clk","_U227.clk"],
          ["_U228.in","_U227.out"],
          ["self.clk","_U228.clk"],
          ["_U229.in","_U228.out"],
          ["self.clk","_U229.clk"],
          ["_U230.in","_U229.out"],
          ["self.clk","_U230.clk"],
          ["_U231.in","_U230.out"],
          ["self.clk","_U231.clk"],
          ["_U232.in","_U231.out"],
          ["self.clk","_U232.clk"],
          ["_U233.in","_U232.out"],
          ["self.clk","_U233.clk"],
          ["_U234.in","_U233.out"],
          ["self.clk","_U234.clk"],
          ["_U235.in","_U234.out"],
          ["self.clk","_U235.clk"],
          ["_U236.in","_U235.out"],
          ["self.clk","_U236.clk"],
          ["_U237.in","_U236.out"],
          ["self.clk","_U237.clk"],
          ["_U238.in","_U237.out"],
          ["self.clk","_U238.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","_U239.in"],
          ["mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_759.in0","_U239.out"],
          ["self.in1_hw_input_global_wrapper_stencil.0","_U241.in"],
          ["mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_759.in1","_U241.out"],
          ["_U245.out","_U243.in"],
          ["mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_760.in0","_U243.out"],
          ["self.clk","_U245.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","_U245.in"],
          ["_U248.out","_U246.in"],
          ["mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_760.in1","_U246.out"],
          ["self.clk","_U248.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.1","_U248.in"],
          ["_U252.out","_U249.in"],
          ["mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_761.in0","_U249.out"],
          ["self.clk","_U251.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","_U251.in"],
          ["_U252.in","_U251.out"],
          ["self.clk","_U252.clk"],
          ["_U256.out","_U253.in"],
          ["mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_761.in1","_U253.out"],
          ["self.clk","_U255.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.2","_U255.in"],
          ["_U256.in","_U255.out"],
          ["self.clk","_U256.clk"],
          ["_U261.out","_U257.in"],
          ["mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_762.in0","_U257.out"],
          ["self.clk","_U259.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","_U259.in"],
          ["_U260.in","_U259.out"],
          ["self.clk","_U260.clk"],
          ["_U261.in","_U260.out"],
          ["self.clk","_U261.clk"],
          ["_U266.out","_U262.in"],
          ["mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_762.in1","_U262.out"],
          ["self.clk","_U264.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.3","_U264.in"],
          ["_U265.in","_U264.out"],
          ["self.clk","_U265.clk"],
          ["_U266.in","_U265.out"],
          ["self.clk","_U266.clk"],
          ["_U272.out","_U267.in"],
          ["mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_763.in0","_U267.out"],
          ["self.clk","_U269.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.4","_U269.in"],
          ["_U270.in","_U269.out"],
          ["self.clk","_U270.clk"],
          ["_U271.in","_U270.out"],
          ["self.clk","_U271.clk"],
          ["_U272.in","_U271.out"],
          ["self.clk","_U272.clk"],
          ["_U278.out","_U273.in"],
          ["mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_763.in1","_U273.out"],
          ["self.clk","_U275.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.4","_U275.in"],
          ["_U276.in","_U275.out"],
          ["self.clk","_U276.clk"],
          ["_U277.in","_U276.out"],
          ["self.clk","_U277.clk"],
          ["_U278.in","_U277.out"],
          ["self.clk","_U278.clk"],
          ["_U285.out","_U279.in"],
          ["mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_764.in0","_U279.out"],
          ["self.clk","_U281.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.5","_U281.in"],
          ["_U282.in","_U281.out"],
          ["self.clk","_U282.clk"],
          ["_U283.in","_U282.out"],
          ["self.clk","_U283.clk"],
          ["_U284.in","_U283.out"],
          ["self.clk","_U284.clk"],
          ["_U285.in","_U284.out"],
          ["self.clk","_U285.clk"],
          ["_U292.out","_U286.in"],
          ["mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_764.in1","_U286.out"],
          ["self.clk","_U288.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.5","_U288.in"],
          ["_U289.in","_U288.out"],
          ["self.clk","_U289.clk"],
          ["_U290.in","_U289.out"],
          ["self.clk","_U290.clk"],
          ["_U291.in","_U290.out"],
          ["self.clk","_U291.clk"],
          ["_U292.in","_U291.out"],
          ["self.clk","_U292.clk"],
          ["_U300.out","_U293.in"],
          ["mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_765.in0","_U293.out"],
          ["self.clk","_U295.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.6","_U295.in"],
          ["_U296.in","_U295.out"],
          ["self.clk","_U296.clk"],
          ["_U297.in","_U296.out"],
          ["self.clk","_U297.clk"],
          ["_U298.in","_U297.out"],
          ["self.clk","_U298.clk"],
          ["_U299.in","_U298.out"],
          ["self.clk","_U299.clk"],
          ["_U300.in","_U299.out"],
          ["self.clk","_U300.clk"],
          ["_U308.out","_U301.in"],
          ["mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_765.in1","_U301.out"],
          ["self.clk","_U303.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.6","_U303.in"],
          ["_U304.in","_U303.out"],
          ["self.clk","_U304.clk"],
          ["_U305.in","_U304.out"],
          ["self.clk","_U305.clk"],
          ["_U306.in","_U305.out"],
          ["self.clk","_U306.clk"],
          ["_U307.in","_U306.out"],
          ["self.clk","_U307.clk"],
          ["_U308.in","_U307.out"],
          ["self.clk","_U308.clk"],
          ["_U324.out","_U309.in"],
          ["mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_758.in0","_U309.out"],
          ["self.clk","_U311.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.7","_U311.in"],
          ["_U312.in","_U311.out"],
          ["self.clk","_U312.clk"],
          ["_U313.in","_U312.out"],
          ["self.clk","_U313.clk"],
          ["_U314.in","_U313.out"],
          ["self.clk","_U314.clk"],
          ["_U315.in","_U314.out"],
          ["self.clk","_U315.clk"],
          ["_U316.in","_U315.out"],
          ["self.clk","_U316.clk"],
          ["_U317.in","_U316.out"],
          ["self.clk","_U317.clk"],
          ["_U318.in","_U317.out"],
          ["self.clk","_U318.clk"],
          ["_U319.in","_U318.out"],
          ["self.clk","_U319.clk"],
          ["_U320.in","_U319.out"],
          ["self.clk","_U320.clk"],
          ["_U321.in","_U320.out"],
          ["self.clk","_U321.clk"],
          ["_U322.in","_U321.out"],
          ["self.clk","_U322.clk"],
          ["_U323.in","_U322.out"],
          ["self.clk","_U323.clk"],
          ["_U324.in","_U323.out"],
          ["self.clk","_U324.clk"],
          ["_U340.out","_U325.in"],
          ["mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_758.in1","_U325.out"],
          ["self.clk","_U327.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.7","_U327.in"],
          ["_U328.in","_U327.out"],
          ["self.clk","_U328.clk"],
          ["_U329.in","_U328.out"],
          ["self.clk","_U329.clk"],
          ["_U330.in","_U329.out"],
          ["self.clk","_U330.clk"],
          ["_U331.in","_U330.out"],
          ["self.clk","_U331.clk"],
          ["_U332.in","_U331.out"],
          ["self.clk","_U332.clk"],
          ["_U333.in","_U332.out"],
          ["self.clk","_U333.clk"],
          ["_U334.in","_U333.out"],
          ["self.clk","_U334.clk"],
          ["_U335.in","_U334.out"],
          ["self.clk","_U335.clk"],
          ["_U336.in","_U335.out"],
          ["self.clk","_U336.clk"],
          ["_U337.in","_U336.out"],
          ["self.clk","_U337.clk"],
          ["_U338.in","_U337.out"],
          ["self.clk","_U338.clk"],
          ["_U339.in","_U338.out"],
          ["self.clk","_U339.clk"],
          ["_U340.in","_U339.out"],
          ["self.clk","_U340.clk"],
          ["_U344.out","_U341.in"],
          ["add_758_772_773.in1","_U341.out"],
          ["self.clk","_U343.clk"],
          ["add_conv_stencil_2_771_772.out","_U343.in"],
          ["_U344.in","_U343.out"],
          ["self.clk","_U344.clk"],
          ["add_758_772_773.out","_U345.in"],
          ["self.out_conv_stencil","_U345.out"],
          ["_U360.out","_U347.in"],
          ["add_759_770_771.in0","_U347.out"],
          ["self.clk","_U349.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_759.out","_U349.in"],
          ["_U350.in","_U349.out"],
          ["self.clk","_U350.clk"],
          ["_U351.in","_U350.out"],
          ["self.clk","_U351.clk"],
          ["_U352.in","_U351.out"],
          ["self.clk","_U352.clk"],
          ["_U353.in","_U352.out"],
          ["self.clk","_U353.clk"],
          ["_U354.in","_U353.out"],
          ["self.clk","_U354.clk"],
          ["_U355.in","_U354.out"],
          ["self.clk","_U355.clk"],
          ["_U356.in","_U355.out"],
          ["self.clk","_U356.clk"],
          ["_U357.in","_U356.out"],
          ["self.clk","_U357.clk"],
          ["_U358.in","_U357.out"],
          ["self.clk","_U358.clk"],
          ["_U359.in","_U358.out"],
          ["self.clk","_U359.clk"],
          ["_U360.in","_U359.out"],
          ["self.clk","_U360.clk"],
          ["_U363.out","_U361.in"],
          ["add_759_770_771.in1","_U361.out"],
          ["self.clk","_U363.clk"],
          ["add_760_769_770.out","_U363.in"],
          ["_U366.out","_U364.in"],
          ["add_conv_stencil_2_771_772.in1","_U364.out"],
          ["self.clk","_U366.clk"],
          ["add_759_770_771.out","_U366.in"],
          ["_U378.out","_U367.in"],
          ["add_760_769_770.in0","_U367.out"],
          ["self.clk","_U369.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_760.out","_U369.in"],
          ["_U370.in","_U369.out"],
          ["self.clk","_U370.clk"],
          ["_U371.in","_U370.out"],
          ["self.clk","_U371.clk"],
          ["_U372.in","_U371.out"],
          ["self.clk","_U372.clk"],
          ["_U373.in","_U372.out"],
          ["self.clk","_U373.clk"],
          ["_U374.in","_U373.out"],
          ["self.clk","_U374.clk"],
          ["_U375.in","_U374.out"],
          ["self.clk","_U375.clk"],
          ["_U376.in","_U375.out"],
          ["self.clk","_U376.clk"],
          ["_U377.in","_U376.out"],
          ["self.clk","_U377.clk"],
          ["_U378.in","_U377.out"],
          ["self.clk","_U378.clk"],
          ["_U381.out","_U379.in"],
          ["add_760_769_770.in1","_U379.out"],
          ["self.clk","_U381.clk"],
          ["add_761_768_769.out","_U381.in"],
          ["_U391.out","_U382.in"],
          ["add_761_768_769.in0","_U382.out"],
          ["self.clk","_U384.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_761.out","_U384.in"],
          ["_U385.in","_U384.out"],
          ["self.clk","_U385.clk"],
          ["_U386.in","_U385.out"],
          ["self.clk","_U386.clk"],
          ["_U387.in","_U386.out"],
          ["self.clk","_U387.clk"],
          ["_U388.in","_U387.out"],
          ["self.clk","_U388.clk"],
          ["_U389.in","_U388.out"],
          ["self.clk","_U389.clk"],
          ["_U390.in","_U389.out"],
          ["self.clk","_U390.clk"],
          ["_U391.in","_U390.out"],
          ["self.clk","_U391.clk"],
          ["_U394.out","_U392.in"],
          ["add_761_768_769.in1","_U392.out"],
          ["self.clk","_U394.clk"],
          ["add_762_767_768.out","_U394.in"],
          ["_U402.out","_U395.in"],
          ["add_762_767_768.in0","_U395.out"],
          ["self.clk","_U397.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_762.out","_U397.in"],
          ["_U398.in","_U397.out"],
          ["self.clk","_U398.clk"],
          ["_U399.in","_U398.out"],
          ["self.clk","_U399.clk"],
          ["_U400.in","_U399.out"],
          ["self.clk","_U400.clk"],
          ["_U401.in","_U400.out"],
          ["self.clk","_U401.clk"],
          ["_U402.in","_U401.out"],
          ["self.clk","_U402.clk"],
          ["_U405.out","_U403.in"],
          ["add_762_767_768.in1","_U403.out"],
          ["self.clk","_U405.clk"],
          ["add_763_766_767.out","_U405.in"],
          ["_U411.out","_U406.in"],
          ["add_763_766_767.in0","_U406.out"],
          ["self.clk","_U408.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_763.out","_U408.in"],
          ["_U409.in","_U408.out"],
          ["self.clk","_U409.clk"],
          ["_U410.in","_U409.out"],
          ["self.clk","_U410.clk"],
          ["_U411.in","_U410.out"],
          ["self.clk","_U411.clk"]
        ]
      },
      "hcompute_conv_stencil_5":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_825_839_840":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_826_837_838":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_827_836_837":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_828_835_836":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_829_834_835":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_830_833_834":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_831_832_833":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv_stencil_3_838_839":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_825":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_826":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_827":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_828":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_829":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_830":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_831":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_832":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_825.out","add_825_839_840.in0"],
          ["add_conv_stencil_3_838_839.out","add_825_839_840.in1"],
          ["self.out_conv_stencil","add_825_839_840.out"],
          ["mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_826.out","add_826_837_838.in0"],
          ["add_827_836_837.out","add_826_837_838.in1"],
          ["add_conv_stencil_3_838_839.in1","add_826_837_838.out"],
          ["mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_827.out","add_827_836_837.in0"],
          ["add_828_835_836.out","add_827_836_837.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_828.out","add_828_835_836.in0"],
          ["add_829_834_835.out","add_828_835_836.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_829.out","add_829_834_835.in0"],
          ["add_830_833_834.out","add_829_834_835.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_830.out","add_830_833_834.in0"],
          ["add_831_832_833.out","add_830_833_834.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_831.out","add_831_832_833.in0"],
          ["mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_832.out","add_831_832_833.in1"],
          ["self.in0_conv_stencil.0","add_conv_stencil_3_838_839.in0"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_825.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_825.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_826.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_826.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_827.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_827.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_828.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_828.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_829.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_829.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_830.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_830.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_831.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_831.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_832.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_832.in1"]
        ]
      },
      "hcompute_conv_stencil_5_pipelined":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "_U412":{
            "modref":"global._U412_pt__U413"
          },
          "_U414":{
            "modref":"global._U414_pt__U415"
          },
          "_U416":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U417":{
            "modref":"global._U417_pt__U418"
          },
          "_U419":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U420":{
            "modref":"global._U420_pt__U421"
          },
          "_U422":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U423":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U424":{
            "modref":"global._U424_pt__U425"
          },
          "_U426":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U427":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U428":{
            "modref":"global._U428_pt__U429"
          },
          "_U430":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U431":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U432":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U433":{
            "modref":"global._U433_pt__U434"
          },
          "_U435":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U436":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U437":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U438":{
            "modref":"global._U438_pt__U439"
          },
          "_U440":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U441":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U442":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U443":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U444":{
            "modref":"global._U444_pt__U445"
          },
          "_U446":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U447":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U448":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U449":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U450":{
            "modref":"global._U450_pt__U451"
          },
          "_U452":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U453":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U454":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U455":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U456":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U457":{
            "modref":"global._U457_pt__U458"
          },
          "_U459":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U460":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U461":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U462":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U463":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U464":{
            "modref":"global._U464_pt__U465"
          },
          "_U466":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U467":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U468":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U469":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U470":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U471":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U472":{
            "modref":"global._U472_pt__U473"
          },
          "_U474":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U475":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U476":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U477":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U478":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U479":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U480":{
            "modref":"global._U480_pt__U481"
          },
          "_U482":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U483":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U484":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U485":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U486":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U487":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U488":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U489":{
            "modref":"global._U489_pt__U490"
          },
          "_U491":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U492":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U493":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U494":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U495":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U496":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U497":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U498":{
            "modref":"global._U498_pt__U499"
          },
          "_U500":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U501":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U502":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U503":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U504":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U505":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U506":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U507":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U508":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U509":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U510":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U511":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U512":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U513":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U514":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U515":{
            "modref":"global._U515_pt__U516"
          },
          "_U517":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U518":{
            "modref":"global._U518_pt__U519"
          },
          "_U520":{
            "modref":"global._U520_pt__U521"
          },
          "_U522":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U523":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U524":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U525":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U526":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U527":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U528":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U529":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U530":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U531":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U532":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U533":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U534":{
            "modref":"global._U534_pt__U535"
          },
          "_U536":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U537":{
            "modref":"global._U537_pt__U538"
          },
          "_U539":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U540":{
            "modref":"global._U540_pt__U541"
          },
          "_U542":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U543":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U544":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U545":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U546":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U547":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U548":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U549":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U550":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U551":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U552":{
            "modref":"global._U552_pt__U553"
          },
          "_U554":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U555":{
            "modref":"global._U555_pt__U556"
          },
          "_U557":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U558":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U559":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U560":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U561":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U562":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U563":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U564":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U565":{
            "modref":"global._U565_pt__U566"
          },
          "_U567":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U568":{
            "modref":"global._U568_pt__U569"
          },
          "_U570":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U571":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U572":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U573":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U574":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U575":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U576":{
            "modref":"global._U576_pt__U577"
          },
          "_U578":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U579":{
            "modref":"global._U579_pt__U580"
          },
          "_U581":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U582":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U583":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U584":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U585":{
            "modref":"global._U585_pt__U586"
          },
          "_U587":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U588":{
            "modref":"global._U588_pt__U589"
          },
          "_U590":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U591":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U592":{
            "modref":"global._U592_pt__U593"
          },
          "_U594":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U595":{
            "modref":"global._U595_pt__U596"
          },
          "_U597":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U598":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U599":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U600":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U601":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U602":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U603":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U604":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U605":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U606":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U607":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U608":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U609":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U610":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U611":{
            "modref":"global._U611_pt__U612"
          },
          "add_825_839_840":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_826_837_838":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_827_836_837":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_828_835_836":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_829_834_835":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_830_833_834":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_831_832_833":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv_stencil_3_838_839":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_825":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_826":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_827":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_828":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_829":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_830":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_831":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_832":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.in1_hw_input_global_wrapper_stencil.0","_U412.in"],
          ["mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_825.in1","_U412.out"],
          ["_U416.out","_U414.in"],
          ["mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_826.in0","_U414.out"],
          ["self.clk","_U416.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","_U416.in"],
          ["_U419.out","_U417.in"],
          ["mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_826.in1","_U417.out"],
          ["self.clk","_U419.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.1","_U419.in"],
          ["_U423.out","_U420.in"],
          ["mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_827.in0","_U420.out"],
          ["self.clk","_U422.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","_U422.in"],
          ["_U423.in","_U422.out"],
          ["self.clk","_U423.clk"],
          ["_U427.out","_U424.in"],
          ["mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_827.in1","_U424.out"],
          ["self.clk","_U426.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.2","_U426.in"],
          ["_U427.in","_U426.out"],
          ["self.clk","_U427.clk"],
          ["_U432.out","_U428.in"],
          ["mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_828.in0","_U428.out"],
          ["self.clk","_U430.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","_U430.in"],
          ["_U431.in","_U430.out"],
          ["self.clk","_U431.clk"],
          ["_U432.in","_U431.out"],
          ["self.clk","_U432.clk"],
          ["_U437.out","_U433.in"],
          ["mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_828.in1","_U433.out"],
          ["self.clk","_U435.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.3","_U435.in"],
          ["_U436.in","_U435.out"],
          ["self.clk","_U436.clk"],
          ["_U437.in","_U436.out"],
          ["self.clk","_U437.clk"],
          ["_U443.out","_U438.in"],
          ["mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_829.in0","_U438.out"],
          ["self.clk","_U440.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.4","_U440.in"],
          ["_U441.in","_U440.out"],
          ["self.clk","_U441.clk"],
          ["_U442.in","_U441.out"],
          ["self.clk","_U442.clk"],
          ["_U443.in","_U442.out"],
          ["self.clk","_U443.clk"],
          ["_U449.out","_U444.in"],
          ["mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_829.in1","_U444.out"],
          ["self.clk","_U446.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.4","_U446.in"],
          ["_U447.in","_U446.out"],
          ["self.clk","_U447.clk"],
          ["_U448.in","_U447.out"],
          ["self.clk","_U448.clk"],
          ["_U449.in","_U448.out"],
          ["self.clk","_U449.clk"],
          ["_U456.out","_U450.in"],
          ["mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_830.in0","_U450.out"],
          ["self.clk","_U452.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.5","_U452.in"],
          ["_U453.in","_U452.out"],
          ["self.clk","_U453.clk"],
          ["_U454.in","_U453.out"],
          ["self.clk","_U454.clk"],
          ["_U455.in","_U454.out"],
          ["self.clk","_U455.clk"],
          ["_U456.in","_U455.out"],
          ["self.clk","_U456.clk"],
          ["_U463.out","_U457.in"],
          ["mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_830.in1","_U457.out"],
          ["self.clk","_U459.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.5","_U459.in"],
          ["_U460.in","_U459.out"],
          ["self.clk","_U460.clk"],
          ["_U461.in","_U460.out"],
          ["self.clk","_U461.clk"],
          ["_U462.in","_U461.out"],
          ["self.clk","_U462.clk"],
          ["_U463.in","_U462.out"],
          ["self.clk","_U463.clk"],
          ["_U471.out","_U464.in"],
          ["mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_831.in0","_U464.out"],
          ["self.clk","_U466.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.6","_U466.in"],
          ["_U467.in","_U466.out"],
          ["self.clk","_U467.clk"],
          ["_U468.in","_U467.out"],
          ["self.clk","_U468.clk"],
          ["_U469.in","_U468.out"],
          ["self.clk","_U469.clk"],
          ["_U470.in","_U469.out"],
          ["self.clk","_U470.clk"],
          ["_U471.in","_U470.out"],
          ["self.clk","_U471.clk"],
          ["_U479.out","_U472.in"],
          ["mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_831.in1","_U472.out"],
          ["self.clk","_U474.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.6","_U474.in"],
          ["_U475.in","_U474.out"],
          ["self.clk","_U475.clk"],
          ["_U476.in","_U475.out"],
          ["self.clk","_U476.clk"],
          ["_U477.in","_U476.out"],
          ["self.clk","_U477.clk"],
          ["_U478.in","_U477.out"],
          ["self.clk","_U478.clk"],
          ["_U479.in","_U478.out"],
          ["self.clk","_U479.clk"],
          ["_U488.out","_U480.in"],
          ["mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_832.in0","_U480.out"],
          ["self.clk","_U482.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.7","_U482.in"],
          ["_U483.in","_U482.out"],
          ["self.clk","_U483.clk"],
          ["_U484.in","_U483.out"],
          ["self.clk","_U484.clk"],
          ["_U485.in","_U484.out"],
          ["self.clk","_U485.clk"],
          ["_U486.in","_U485.out"],
          ["self.clk","_U486.clk"],
          ["_U487.in","_U486.out"],
          ["self.clk","_U487.clk"],
          ["_U488.in","_U487.out"],
          ["self.clk","_U488.clk"],
          ["_U497.out","_U489.in"],
          ["mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_832.in1","_U489.out"],
          ["self.clk","_U491.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.7","_U491.in"],
          ["_U492.in","_U491.out"],
          ["self.clk","_U492.clk"],
          ["_U493.in","_U492.out"],
          ["self.clk","_U493.clk"],
          ["_U494.in","_U493.out"],
          ["self.clk","_U494.clk"],
          ["_U495.in","_U494.out"],
          ["self.clk","_U495.clk"],
          ["_U496.in","_U495.out"],
          ["self.clk","_U496.clk"],
          ["_U497.in","_U496.out"],
          ["self.clk","_U497.clk"],
          ["_U514.out","_U498.in"],
          ["add_825_839_840.in0","_U498.out"],
          ["self.clk","_U500.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_825.out","_U500.in"],
          ["_U501.in","_U500.out"],
          ["self.clk","_U501.clk"],
          ["_U502.in","_U501.out"],
          ["self.clk","_U502.clk"],
          ["_U503.in","_U502.out"],
          ["self.clk","_U503.clk"],
          ["_U504.in","_U503.out"],
          ["self.clk","_U504.clk"],
          ["_U505.in","_U504.out"],
          ["self.clk","_U505.clk"],
          ["_U506.in","_U505.out"],
          ["self.clk","_U506.clk"],
          ["_U507.in","_U506.out"],
          ["self.clk","_U507.clk"],
          ["_U508.in","_U507.out"],
          ["self.clk","_U508.clk"],
          ["_U509.in","_U508.out"],
          ["self.clk","_U509.clk"],
          ["_U510.in","_U509.out"],
          ["self.clk","_U510.clk"],
          ["_U511.in","_U510.out"],
          ["self.clk","_U511.clk"],
          ["_U512.in","_U511.out"],
          ["self.clk","_U512.clk"],
          ["_U513.in","_U512.out"],
          ["self.clk","_U513.clk"],
          ["_U514.in","_U513.out"],
          ["self.clk","_U514.clk"],
          ["_U517.out","_U515.in"],
          ["add_825_839_840.in1","_U515.out"],
          ["self.clk","_U517.clk"],
          ["add_conv_stencil_3_838_839.out","_U517.in"],
          ["add_825_839_840.out","_U518.in"],
          ["self.out_conv_stencil","_U518.out"],
          ["_U533.out","_U520.in"],
          ["add_826_837_838.in0","_U520.out"],
          ["self.clk","_U522.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_826.out","_U522.in"],
          ["_U523.in","_U522.out"],
          ["self.clk","_U523.clk"],
          ["_U524.in","_U523.out"],
          ["self.clk","_U524.clk"],
          ["_U525.in","_U524.out"],
          ["self.clk","_U525.clk"],
          ["_U526.in","_U525.out"],
          ["self.clk","_U526.clk"],
          ["_U527.in","_U526.out"],
          ["self.clk","_U527.clk"],
          ["_U528.in","_U527.out"],
          ["self.clk","_U528.clk"],
          ["_U529.in","_U528.out"],
          ["self.clk","_U529.clk"],
          ["_U530.in","_U529.out"],
          ["self.clk","_U530.clk"],
          ["_U531.in","_U530.out"],
          ["self.clk","_U531.clk"],
          ["_U532.in","_U531.out"],
          ["self.clk","_U532.clk"],
          ["_U533.in","_U532.out"],
          ["self.clk","_U533.clk"],
          ["_U536.out","_U534.in"],
          ["add_826_837_838.in1","_U534.out"],
          ["self.clk","_U536.clk"],
          ["add_827_836_837.out","_U536.in"],
          ["_U539.out","_U537.in"],
          ["add_conv_stencil_3_838_839.in1","_U537.out"],
          ["self.clk","_U539.clk"],
          ["add_826_837_838.out","_U539.in"],
          ["_U551.out","_U540.in"],
          ["add_827_836_837.in0","_U540.out"],
          ["self.clk","_U542.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_827.out","_U542.in"],
          ["_U543.in","_U542.out"],
          ["self.clk","_U543.clk"],
          ["_U544.in","_U543.out"],
          ["self.clk","_U544.clk"],
          ["_U545.in","_U544.out"],
          ["self.clk","_U545.clk"],
          ["_U546.in","_U545.out"],
          ["self.clk","_U546.clk"],
          ["_U547.in","_U546.out"],
          ["self.clk","_U547.clk"],
          ["_U548.in","_U547.out"],
          ["self.clk","_U548.clk"],
          ["_U549.in","_U548.out"],
          ["self.clk","_U549.clk"],
          ["_U550.in","_U549.out"],
          ["self.clk","_U550.clk"],
          ["_U551.in","_U550.out"],
          ["self.clk","_U551.clk"],
          ["_U554.out","_U552.in"],
          ["add_827_836_837.in1","_U552.out"],
          ["self.clk","_U554.clk"],
          ["add_828_835_836.out","_U554.in"],
          ["_U564.out","_U555.in"],
          ["add_828_835_836.in0","_U555.out"],
          ["self.clk","_U557.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_828.out","_U557.in"],
          ["_U558.in","_U557.out"],
          ["self.clk","_U558.clk"],
          ["_U559.in","_U558.out"],
          ["self.clk","_U559.clk"],
          ["_U560.in","_U559.out"],
          ["self.clk","_U560.clk"],
          ["_U561.in","_U560.out"],
          ["self.clk","_U561.clk"],
          ["_U562.in","_U561.out"],
          ["self.clk","_U562.clk"],
          ["_U563.in","_U562.out"],
          ["self.clk","_U563.clk"],
          ["_U564.in","_U563.out"],
          ["self.clk","_U564.clk"],
          ["_U567.out","_U565.in"],
          ["add_828_835_836.in1","_U565.out"],
          ["self.clk","_U567.clk"],
          ["add_829_834_835.out","_U567.in"],
          ["_U575.out","_U568.in"],
          ["add_829_834_835.in0","_U568.out"],
          ["self.clk","_U570.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_829.out","_U570.in"],
          ["_U571.in","_U570.out"],
          ["self.clk","_U571.clk"],
          ["_U572.in","_U571.out"],
          ["self.clk","_U572.clk"],
          ["_U573.in","_U572.out"],
          ["self.clk","_U573.clk"],
          ["_U574.in","_U573.out"],
          ["self.clk","_U574.clk"],
          ["_U575.in","_U574.out"],
          ["self.clk","_U575.clk"],
          ["_U578.out","_U576.in"],
          ["add_829_834_835.in1","_U576.out"],
          ["self.clk","_U578.clk"],
          ["add_830_833_834.out","_U578.in"],
          ["_U584.out","_U579.in"],
          ["add_830_833_834.in0","_U579.out"],
          ["self.clk","_U581.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_830.out","_U581.in"],
          ["_U582.in","_U581.out"],
          ["self.clk","_U582.clk"],
          ["_U583.in","_U582.out"],
          ["self.clk","_U583.clk"],
          ["_U584.in","_U583.out"],
          ["self.clk","_U584.clk"],
          ["_U587.out","_U585.in"],
          ["add_830_833_834.in1","_U585.out"],
          ["self.clk","_U587.clk"],
          ["add_831_832_833.out","_U587.in"],
          ["_U591.out","_U588.in"],
          ["add_831_832_833.in0","_U588.out"],
          ["self.clk","_U590.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_831.out","_U590.in"],
          ["_U591.in","_U590.out"],
          ["self.clk","_U591.clk"],
          ["_U594.out","_U592.in"],
          ["add_831_832_833.in1","_U592.out"],
          ["self.clk","_U594.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_832.out","_U594.in"],
          ["_U610.out","_U595.in"],
          ["add_conv_stencil_3_838_839.in0","_U595.out"],
          ["self.clk","_U597.clk"],
          ["self.in0_conv_stencil.0","_U597.in"],
          ["_U598.in","_U597.out"],
          ["self.clk","_U598.clk"],
          ["_U599.in","_U598.out"],
          ["self.clk","_U599.clk"],
          ["_U600.in","_U599.out"],
          ["self.clk","_U600.clk"],
          ["_U601.in","_U600.out"],
          ["self.clk","_U601.clk"],
          ["_U602.in","_U601.out"],
          ["self.clk","_U602.clk"],
          ["_U603.in","_U602.out"],
          ["self.clk","_U603.clk"],
          ["_U604.in","_U603.out"],
          ["self.clk","_U604.clk"],
          ["_U605.in","_U604.out"],
          ["self.clk","_U605.clk"],
          ["_U606.in","_U605.out"],
          ["self.clk","_U606.clk"],
          ["_U607.in","_U606.out"],
          ["self.clk","_U607.clk"],
          ["_U608.in","_U607.out"],
          ["self.clk","_U608.clk"],
          ["_U609.in","_U608.out"],
          ["self.clk","_U609.clk"],
          ["_U610.in","_U609.out"],
          ["self.clk","_U610.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","_U611.in"],
          ["mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_825.in0","_U611.out"]
        ]
      },
      "hcompute_conv_stencil_pipelined":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "_U4":{
            "modref":"global._U4_pt__U5"
          },
          "const_p0__667":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["const_p0__667.out","_U4.in"],
          ["self.out_conv_stencil","_U4.out"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil_pipelined":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U0":{
            "modref":"global._U0_pt__U1"
          }
        },
        "connections":[
          ["self.in0_hw_input_stencil.0","_U0.in"],
          ["self.out_hw_input_global_wrapper_stencil","_U0.out"]
        ]
      },
      "hcompute_hw_kernel_global_wrapper_stencil":{
        "type":["Record",[
          ["out_hw_kernel_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_kernel_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_kernel_global_wrapper_stencil","self.in0_hw_kernel_stencil.0"]
        ]
      },
      "hcompute_hw_kernel_global_wrapper_stencil_pipelined":{
        "type":["Record",[
          ["out_hw_kernel_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_kernel_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U2":{
            "modref":"global._U2_pt__U3"
          }
        },
        "connections":[
          ["self.in0_hw_kernel_stencil.0","_U2.in"],
          ["self.out_hw_kernel_global_wrapper_stencil","_U2.out"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_conv_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil_pipelined":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U613":{
            "modref":"global._U613_pt__U614"
          }
        },
        "connections":[
          ["self.in0_conv_stencil.0","_U613.in"],
          ["self.out_hw_output_stencil","_U613.out"]
        ]
      },
      "hw_input_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_conv_stencil_3_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_4_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_5_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1019":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U1021":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0006"]}
          },
          "_U1054":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "_U1093":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U1095":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "_U1096":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1097":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1098":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1099":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1100":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1101":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1102":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1103":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U536":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U575":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U577":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U610":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U649":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U651":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U684":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "_U723":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U725":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "_U758":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U797":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U799":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U832":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0004"]}
          },
          "_U871":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U873":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0004"]}
          },
          "_U906":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0005"]}
          },
          "_U945":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U947":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0005"]}
          },
          "_U980":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0006"]}
          },
          "and_all__U1055":{
            "modref":"corebit.and"
          },
          "and_all__U537":{
            "modref":"corebit.and"
          },
          "and_all__U611":{
            "modref":"corebit.and"
          },
          "and_all__U685":{
            "modref":"corebit.and"
          },
          "and_all__U759":{
            "modref":"corebit.and"
          },
          "and_all__U833":{
            "modref":"corebit.and"
          },
          "and_all__U907":{
            "modref":"corebit.and"
          },
          "and_all__U981":{
            "modref":"corebit.and"
          },
          "bank_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_0"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_0_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_ctrl":{
            "modref":"global.affine_controller__U538",
            "metadata":{"config":{"coeff_0":0,"coeff_1":2436,"coeff_2":812,"coeff_3":29,"coeff_4":1,"const":8009,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":28,"extent_4":28}}
          },
          "bank_0_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl":{
            "modref":"global.affine_controller__U504",
            "metadata":{"config":{"coeff_0":0,"coeff_1":240,"coeff_2":8,"coeff_3":1,"const":1,"extent_0":1,"extent_1":30,"extent_2":30,"extent_3":8}}
          },
          "bank_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_1"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_1_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_ctrl":{
            "modref":"global.affine_controller__U612",
            "metadata":{"config":{"coeff_0":0,"coeff_1":2436,"coeff_2":812,"coeff_3":29,"coeff_4":1,"const":8009,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":28,"extent_4":28}}
          },
          "bank_1_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl":{
            "modref":"global.affine_controller__U578",
            "metadata":{"config":{"coeff_0":0,"coeff_1":240,"coeff_2":8,"coeff_3":1,"const":1,"extent_0":1,"extent_1":30,"extent_2":30,"extent_3":8}}
          },
          "bank_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_2"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_2_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_ctrl":{
            "modref":"global.affine_controller__U686",
            "metadata":{"config":{"coeff_0":0,"coeff_1":2436,"coeff_2":812,"coeff_3":29,"coeff_4":1,"const":8009,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":28,"extent_4":28}}
          },
          "bank_2_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl":{
            "modref":"global.affine_controller__U652",
            "metadata":{"config":{"coeff_0":0,"coeff_1":240,"coeff_2":8,"coeff_3":1,"const":1,"extent_0":1,"extent_1":30,"extent_2":30,"extent_3":8}}
          },
          "bank_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_3"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_ctrl":{
            "modref":"global.affine_controller__U760",
            "metadata":{"config":{"coeff_0":0,"coeff_1":2436,"coeff_2":812,"coeff_3":29,"coeff_4":1,"const":8009,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":28,"extent_4":28}}
          },
          "bank_3_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl":{
            "modref":"global.affine_controller__U726",
            "metadata":{"config":{"coeff_0":0,"coeff_1":240,"coeff_2":8,"coeff_3":1,"const":1,"extent_0":1,"extent_1":30,"extent_2":30,"extent_3":8}}
          },
          "bank_4":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_4"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_ctrl":{
            "modref":"global.affine_controller__U834",
            "metadata":{"config":{"coeff_0":0,"coeff_1":2436,"coeff_2":812,"coeff_3":29,"coeff_4":1,"const":8009,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":28,"extent_4":28}}
          },
          "bank_4_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl":{
            "modref":"global.affine_controller__U800",
            "metadata":{"config":{"coeff_0":0,"coeff_1":240,"coeff_2":8,"coeff_3":1,"const":1,"extent_0":1,"extent_1":30,"extent_2":30,"extent_3":8}}
          },
          "bank_5":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_5"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_ctrl":{
            "modref":"global.affine_controller__U908",
            "metadata":{"config":{"coeff_0":0,"coeff_1":2436,"coeff_2":812,"coeff_3":29,"coeff_4":1,"const":8009,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":28,"extent_4":28}}
          },
          "bank_5_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl":{
            "modref":"global.affine_controller__U874",
            "metadata":{"config":{"coeff_0":0,"coeff_1":240,"coeff_2":8,"coeff_3":1,"const":1,"extent_0":1,"extent_1":30,"extent_2":30,"extent_3":8}}
          },
          "bank_6":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_6"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_6_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_ctrl":{
            "modref":"global.affine_controller__U982",
            "metadata":{"config":{"coeff_0":0,"coeff_1":2436,"coeff_2":812,"coeff_3":29,"coeff_4":1,"const":8009,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":28,"extent_4":28}}
          },
          "bank_6_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl":{
            "modref":"global.affine_controller__U948",
            "metadata":{"config":{"coeff_0":0,"coeff_1":240,"coeff_2":8,"coeff_3":1,"const":1,"extent_0":1,"extent_1":30,"extent_2":30,"extent_3":8}}
          },
          "bank_7":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_7"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_7_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_ctrl":{
            "modref":"global.affine_controller__U1056",
            "metadata":{"config":{"coeff_0":0,"coeff_1":2436,"coeff_2":812,"coeff_3":29,"coeff_4":1,"const":8009,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":28,"extent_4":28}}
          },
          "bank_7_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl":{
            "modref":"global.affine_controller__U1022",
            "metadata":{"config":{"coeff_0":0,"coeff_1":240,"coeff_2":8,"coeff_3":1,"const":1,"extent_0":1,"extent_1":30,"extent_2":30,"extent_3":8}}
          },
          "bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U574":{
            "modref":"global.aff__U557"
          },
          "bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U648":{
            "modref":"global.aff__U631"
          },
          "bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U722":{
            "modref":"global.aff__U705"
          },
          "bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U796":{
            "modref":"global.aff__U779"
          },
          "bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U870":{
            "modref":"global.aff__U853"
          },
          "bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U944":{
            "modref":"global.aff__U927"
          },
          "bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U1092":{
            "modref":"global.aff__U1075"
          },
          "bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U1018":{
            "modref":"global.aff__U1001"
          },
          "bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U1052":{
            "modref":"global.aff__U1038"
          },
          "bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U534":{
            "modref":"global.aff__U520"
          },
          "bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U608":{
            "modref":"global.aff__U594"
          },
          "bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U682":{
            "modref":"global.aff__U668"
          },
          "bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U756":{
            "modref":"global.aff__U742"
          },
          "bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U830":{
            "modref":"global.aff__U816"
          },
          "bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U904":{
            "modref":"global.aff__U890"
          },
          "bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U978":{
            "modref":"global.aff__U964"
          },
          "eq_const_U1020":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1053":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1094":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U535":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U576":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U609":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U650":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U683":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U724":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U757":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U798":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U831":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U872":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U905":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U946":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U979":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U556":{
            "modref":"global.aff__U539"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U630":{
            "modref":"global.aff__U613"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U704":{
            "modref":"global.aff__U687"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U778":{
            "modref":"global.aff__U761"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U852":{
            "modref":"global.aff__U835"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U926":{
            "modref":"global.aff__U909"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U1074":{
            "modref":"global.aff__U1057"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U1000":{
            "modref":"global.aff__U983"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U1037":{
            "modref":"global.aff__U1023"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U519":{
            "modref":"global.aff__U505"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U593":{
            "modref":"global.aff__U579"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U667":{
            "modref":"global.aff__U653"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U741":{
            "modref":"global.aff__U727"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U815":{
            "modref":"global.aff__U801"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U889":{
            "modref":"global.aff__U875"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U963":{
            "modref":"global.aff__U949"
          },
          "one_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_conv_stencil_3_read_ctrl":{
            "modref":"global.affine_controller__U502",
            "metadata":{"config":{"coeff_0":0,"coeff_1":2436,"coeff_2":812,"coeff_3":29,"coeff_4":1,"const":8009,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":28,"extent_4":28}}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_write_ctrl":{
            "modref":"global.affine_controller__U503",
            "metadata":{"config":{"coeff_0":0,"coeff_1":240,"coeff_2":8,"coeff_3":1,"const":1,"extent_0":1,"extent_1":30,"extent_2":30,"extent_3":8}}
          },
          "sr_end_U470":{
            "modref":"global.sr_end_U470_pt__U471"
          },
          "sr_end_U472":{
            "modref":"global.sr_end_U472_pt__U473"
          },
          "sr_end_U474":{
            "modref":"global.sr_end_U474_pt__U475"
          },
          "sr_end_U476":{
            "modref":"global.sr_end_U476_pt__U477"
          },
          "sr_end_U478":{
            "modref":"global.sr_end_U478_pt__U479"
          },
          "sr_end_U480":{
            "modref":"global.sr_end_U480_pt__U481"
          },
          "sr_end_U482":{
            "modref":"global.sr_end_U482_pt__U483"
          },
          "sr_end_U484":{
            "modref":"global.sr_end_U484_pt__U485"
          },
          "sr_end_U486":{
            "modref":"global.sr_end_U486_pt__U487"
          },
          "sr_end_U488":{
            "modref":"global.sr_end_U488_pt__U489"
          },
          "sr_end_U490":{
            "modref":"global.sr_end_U490_pt__U491"
          },
          "sr_end_U492":{
            "modref":"global.sr_end_U492_pt__U493"
          },
          "sr_end_U494":{
            "modref":"global.sr_end_U494_pt__U495"
          },
          "sr_end_U496":{
            "modref":"global.sr_end_U496_pt__U497"
          },
          "sr_end_U498":{
            "modref":"global.sr_end_U498_pt__U499"
          },
          "sr_end_U500":{
            "modref":"global.sr_end_U500_pt__U501"
          },
          "zero_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          }
        },
        "connections":[
          ["self.clk","_U1019.clk"],
          ["bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U1018.out","_U1019.in"],
          ["eq_const_U1020.in0","_U1019.out"],
          ["eq_const_U1020.in1","_U1021.out"],
          ["eq_const_U1053.in1","_U1054.out"],
          ["self.clk","_U1093.clk"],
          ["bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U1092.out","_U1093.in"],
          ["eq_const_U1094.in0","_U1093.out"],
          ["eq_const_U1094.in1","_U1095.out"],
          ["bank_0.chain_data_in","_U1096.out"],
          ["bank_1.chain_data_in","_U1097.out"],
          ["bank_2.chain_data_in","_U1098.out"],
          ["bank_3.chain_data_in","_U1099.out"],
          ["bank_4.chain_data_in","_U1100.out"],
          ["bank_5.chain_data_in","_U1101.out"],
          ["bank_6.chain_data_in","_U1102.out"],
          ["bank_7.chain_data_in","_U1103.out"],
          ["eq_const_U535.in1","_U536.out"],
          ["self.clk","_U575.clk"],
          ["bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U574.out","_U575.in"],
          ["eq_const_U576.in0","_U575.out"],
          ["eq_const_U576.in1","_U577.out"],
          ["eq_const_U609.in1","_U610.out"],
          ["self.clk","_U649.clk"],
          ["bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U648.out","_U649.in"],
          ["eq_const_U650.in0","_U649.out"],
          ["eq_const_U650.in1","_U651.out"],
          ["eq_const_U683.in1","_U684.out"],
          ["self.clk","_U723.clk"],
          ["bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U722.out","_U723.in"],
          ["eq_const_U724.in0","_U723.out"],
          ["eq_const_U724.in1","_U725.out"],
          ["eq_const_U757.in1","_U758.out"],
          ["self.clk","_U797.clk"],
          ["bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U796.out","_U797.in"],
          ["eq_const_U798.in0","_U797.out"],
          ["eq_const_U798.in1","_U799.out"],
          ["eq_const_U831.in1","_U832.out"],
          ["self.clk","_U871.clk"],
          ["bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U870.out","_U871.in"],
          ["eq_const_U872.in0","_U871.out"],
          ["eq_const_U872.in1","_U873.out"],
          ["eq_const_U905.in1","_U906.out"],
          ["self.clk","_U945.clk"],
          ["bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U944.out","_U945.in"],
          ["eq_const_U946.in0","_U945.out"],
          ["eq_const_U946.in1","_U947.out"],
          ["eq_const_U979.in1","_U980.out"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_ctrl.valid","and_all__U1055.in0"],
          ["eq_const_U1053.out","and_all__U1055.in1"],
          ["bank_7.wen_0","and_all__U1055.out"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_ctrl.valid","and_all__U537.in0"],
          ["eq_const_U535.out","and_all__U537.in1"],
          ["bank_0.wen_0","and_all__U537.out"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_ctrl.valid","and_all__U611.in0"],
          ["eq_const_U609.out","and_all__U611.in1"],
          ["bank_1.wen_0","and_all__U611.out"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_ctrl.valid","and_all__U685.in0"],
          ["eq_const_U683.out","and_all__U685.in1"],
          ["bank_2.wen_0","and_all__U685.out"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_ctrl.valid","and_all__U759.in0"],
          ["eq_const_U757.out","and_all__U759.in1"],
          ["bank_3.wen_0","and_all__U759.out"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_ctrl.valid","and_all__U833.in0"],
          ["eq_const_U831.out","and_all__U833.in1"],
          ["bank_4.wen_0","and_all__U833.out"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_ctrl.valid","and_all__U907.in0"],
          ["eq_const_U905.out","and_all__U907.in1"],
          ["bank_5.wen_0","and_all__U907.out"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_ctrl.valid","and_all__U981.in0"],
          ["eq_const_U979.out","and_all__U981.in1"],
          ["bank_6.wen_0","and_all__U981.out"],
          ["zero_cst.out","bank_0.chain_chain_en"],
          ["self.clk","bank_0.clk"],
          ["one_cst.out","bank_0.clk_en"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","bank_0.data_in_0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_net.in","bank_0.data_out_0"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U556.out","bank_0.read_addr_0"],
          ["op_hcompute_conv_stencil_3_read_ctrl.valid","bank_0.ren_0"],
          ["self.rst_n","bank_0.rst_n"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U519.out","bank_0.write_addr_0"],
          ["self.clk","bank_0_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_ctrl.clk"],
          ["self.flush","bank_0_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_ctrl.flush"],
          ["self.rst_n","bank_0_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_ctrl.rst_n"],
          ["self.clk","bank_0_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl.clk"],
          ["self.flush","bank_0_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl.flush"],
          ["self.rst_n","bank_0_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl.rst_n"],
          ["zero_cst.out","bank_1.chain_chain_en"],
          ["self.clk","bank_1.clk"],
          ["one_cst.out","bank_1.clk_en"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","bank_1.data_in_0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_net.in","bank_1.data_out_0"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U630.out","bank_1.read_addr_0"],
          ["op_hcompute_conv_stencil_3_read_ctrl.valid","bank_1.ren_0"],
          ["self.rst_n","bank_1.rst_n"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U593.out","bank_1.write_addr_0"],
          ["self.clk","bank_1_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_ctrl.clk"],
          ["self.flush","bank_1_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_ctrl.flush"],
          ["self.rst_n","bank_1_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_ctrl.rst_n"],
          ["self.clk","bank_1_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl.clk"],
          ["self.flush","bank_1_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl.flush"],
          ["self.rst_n","bank_1_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl.rst_n"],
          ["zero_cst.out","bank_2.chain_chain_en"],
          ["self.clk","bank_2.clk"],
          ["one_cst.out","bank_2.clk_en"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","bank_2.data_in_0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_net.in","bank_2.data_out_0"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U704.out","bank_2.read_addr_0"],
          ["op_hcompute_conv_stencil_3_read_ctrl.valid","bank_2.ren_0"],
          ["self.rst_n","bank_2.rst_n"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U667.out","bank_2.write_addr_0"],
          ["self.clk","bank_2_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_ctrl.clk"],
          ["self.flush","bank_2_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_ctrl.flush"],
          ["self.rst_n","bank_2_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_ctrl.rst_n"],
          ["self.clk","bank_2_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl.clk"],
          ["self.flush","bank_2_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl.flush"],
          ["self.rst_n","bank_2_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl.rst_n"],
          ["zero_cst.out","bank_3.chain_chain_en"],
          ["self.clk","bank_3.clk"],
          ["one_cst.out","bank_3.clk_en"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","bank_3.data_in_0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_net.in","bank_3.data_out_0"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U778.out","bank_3.read_addr_0"],
          ["op_hcompute_conv_stencil_3_read_ctrl.valid","bank_3.ren_0"],
          ["self.rst_n","bank_3.rst_n"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U741.out","bank_3.write_addr_0"],
          ["self.clk","bank_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_ctrl.clk"],
          ["self.flush","bank_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_ctrl.flush"],
          ["self.rst_n","bank_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_ctrl.rst_n"],
          ["self.clk","bank_3_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl.clk"],
          ["self.flush","bank_3_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl.flush"],
          ["self.rst_n","bank_3_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl.rst_n"],
          ["zero_cst.out","bank_4.chain_chain_en"],
          ["self.clk","bank_4.clk"],
          ["one_cst.out","bank_4.clk_en"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","bank_4.data_in_0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_net.in","bank_4.data_out_0"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U852.out","bank_4.read_addr_0"],
          ["op_hcompute_conv_stencil_3_read_ctrl.valid","bank_4.ren_0"],
          ["self.rst_n","bank_4.rst_n"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U815.out","bank_4.write_addr_0"],
          ["self.clk","bank_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_ctrl.clk"],
          ["self.flush","bank_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_ctrl.flush"],
          ["self.rst_n","bank_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_ctrl.rst_n"],
          ["self.clk","bank_4_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl.clk"],
          ["self.flush","bank_4_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl.flush"],
          ["self.rst_n","bank_4_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl.rst_n"],
          ["zero_cst.out","bank_5.chain_chain_en"],
          ["self.clk","bank_5.clk"],
          ["one_cst.out","bank_5.clk_en"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","bank_5.data_in_0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_net.in","bank_5.data_out_0"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U926.out","bank_5.read_addr_0"],
          ["op_hcompute_conv_stencil_3_read_ctrl.valid","bank_5.ren_0"],
          ["self.rst_n","bank_5.rst_n"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U889.out","bank_5.write_addr_0"],
          ["self.clk","bank_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_ctrl.clk"],
          ["self.flush","bank_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_ctrl.flush"],
          ["self.rst_n","bank_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_ctrl.rst_n"],
          ["self.clk","bank_5_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl.clk"],
          ["self.flush","bank_5_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl.flush"],
          ["self.rst_n","bank_5_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl.rst_n"],
          ["zero_cst.out","bank_6.chain_chain_en"],
          ["self.clk","bank_6.clk"],
          ["one_cst.out","bank_6.clk_en"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","bank_6.data_in_0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_net.in","bank_6.data_out_0"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U1000.out","bank_6.read_addr_0"],
          ["op_hcompute_conv_stencil_3_read_ctrl.valid","bank_6.ren_0"],
          ["self.rst_n","bank_6.rst_n"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U963.out","bank_6.write_addr_0"],
          ["self.clk","bank_6_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_ctrl.clk"],
          ["self.flush","bank_6_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_ctrl.flush"],
          ["self.rst_n","bank_6_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_ctrl.rst_n"],
          ["self.clk","bank_6_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl.clk"],
          ["self.flush","bank_6_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl.flush"],
          ["self.rst_n","bank_6_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl.rst_n"],
          ["zero_cst.out","bank_7.chain_chain_en"],
          ["self.clk","bank_7.clk"],
          ["one_cst.out","bank_7.clk_en"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","bank_7.data_in_0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_net.in","bank_7.data_out_0"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U1074.out","bank_7.read_addr_0"],
          ["op_hcompute_conv_stencil_3_read_ctrl.valid","bank_7.ren_0"],
          ["self.rst_n","bank_7.rst_n"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U1037.out","bank_7.write_addr_0"],
          ["self.clk","bank_7_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_ctrl.clk"],
          ["self.flush","bank_7_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_ctrl.flush"],
          ["self.rst_n","bank_7_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_ctrl.rst_n"],
          ["self.clk","bank_7_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl.clk"],
          ["self.flush","bank_7_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl.flush"],
          ["self.rst_n","bank_7_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_ctrl.rst_n"],
          ["op_hcompute_conv_stencil_3_read_ctrl.d","bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U574.d"],
          ["op_hcompute_conv_stencil_3_read_ctrl.d","bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U648.d"],
          ["op_hcompute_conv_stencil_3_read_ctrl.d","bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U722.d"],
          ["op_hcompute_conv_stencil_3_read_ctrl.d","bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U796.d"],
          ["op_hcompute_conv_stencil_3_read_ctrl.d","bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U870.d"],
          ["op_hcompute_conv_stencil_3_read_ctrl.d","bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U944.d"],
          ["op_hcompute_conv_stencil_3_read_ctrl.d","bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U1092.d"],
          ["op_hcompute_conv_stencil_3_read_ctrl.d","bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U1018.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_ctrl.d","bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U1052.d"],
          ["eq_const_U1053.in0","bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U1052.out"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_ctrl.d","bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U534.d"],
          ["eq_const_U535.in0","bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U534.out"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_ctrl.d","bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U608.d"],
          ["eq_const_U609.in0","bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U608.out"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_ctrl.d","bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U682.d"],
          ["eq_const_U683.in0","bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U682.out"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_ctrl.d","bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U756.d"],
          ["eq_const_U757.in0","bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U756.out"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_ctrl.d","bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U830.d"],
          ["eq_const_U831.in0","bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U830.out"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_ctrl.d","bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U904.d"],
          ["eq_const_U905.in0","bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U904.out"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_ctrl.d","bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U978.d"],
          ["eq_const_U979.in0","bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U978.out"],
          ["self.op_hcompute_conv_stencil_3_read.0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_net.out"],
          ["sr_end_U470.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_net.out"],
          ["sr_end_U472.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_net.out"],
          ["self.op_hcompute_conv_stencil_3_read.1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_net.out"],
          ["sr_end_U474.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_net.out"],
          ["sr_end_U476.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_net.out"],
          ["self.op_hcompute_conv_stencil_3_read.2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_net.out"],
          ["sr_end_U478.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_net.out"],
          ["sr_end_U480.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_net.out"],
          ["self.op_hcompute_conv_stencil_3_read.3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_net.out"],
          ["sr_end_U482.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_net.out"],
          ["sr_end_U484.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_net.out"],
          ["self.op_hcompute_conv_stencil_3_read.4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_net.out"],
          ["sr_end_U486.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_net.out"],
          ["sr_end_U488.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_net.out"],
          ["self.op_hcompute_conv_stencil_3_read.5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_net.out"],
          ["sr_end_U490.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_net.out"],
          ["sr_end_U492.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_net.out"],
          ["self.op_hcompute_conv_stencil_3_read.6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_net.out"],
          ["sr_end_U494.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_net.out"],
          ["sr_end_U496.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_net.out"],
          ["self.op_hcompute_conv_stencil_3_read.7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_net.out"],
          ["sr_end_U498.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_net.out"],
          ["sr_end_U500.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_net.out"],
          ["sr_end_U474.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_net.in"],
          ["self.op_hcompute_conv_stencil_4_read.0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_net.out"],
          ["sr_end_U478.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_net.in"],
          ["self.op_hcompute_conv_stencil_4_read.1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_net.out"],
          ["sr_end_U482.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_net.in"],
          ["self.op_hcompute_conv_stencil_4_read.2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_net.out"],
          ["sr_end_U486.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_net.in"],
          ["self.op_hcompute_conv_stencil_4_read.3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_net.out"],
          ["sr_end_U490.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30_net.in"],
          ["self.op_hcompute_conv_stencil_4_read.4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30_net.out"],
          ["sr_end_U494.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31_net.in"],
          ["self.op_hcompute_conv_stencil_4_read.5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31_net.out"],
          ["sr_end_U498.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32_net.in"],
          ["self.op_hcompute_conv_stencil_4_read.6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32_net.out"],
          ["sr_end_U470.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33_net.in"],
          ["self.op_hcompute_conv_stencil_4_read.7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33_net.out"],
          ["sr_end_U480.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10_net.in"],
          ["self.op_hcompute_conv_stencil_5_read.2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10_net.out"],
          ["sr_end_U484.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11_net.in"],
          ["self.op_hcompute_conv_stencil_5_read.3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11_net.out"],
          ["sr_end_U488.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12_net.in"],
          ["self.op_hcompute_conv_stencil_5_read.4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12_net.out"],
          ["sr_end_U492.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13_net.in"],
          ["self.op_hcompute_conv_stencil_5_read.5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13_net.out"],
          ["sr_end_U496.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14_net.in"],
          ["self.op_hcompute_conv_stencil_5_read.6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14_net.out"],
          ["sr_end_U500.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15_net.in"],
          ["self.op_hcompute_conv_stencil_5_read.7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15_net.out"],
          ["sr_end_U472.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8_net.in"],
          ["self.op_hcompute_conv_stencil_5_read.0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8_net.out"],
          ["sr_end_U476.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9_net.in"],
          ["self.op_hcompute_conv_stencil_5_read.1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9_net.out"],
          ["op_hcompute_conv_stencil_3_read_ctrl.d","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U556.d"],
          ["op_hcompute_conv_stencil_3_read_ctrl.d","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U630.d"],
          ["op_hcompute_conv_stencil_3_read_ctrl.d","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U704.d"],
          ["op_hcompute_conv_stencil_3_read_ctrl.d","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U778.d"],
          ["op_hcompute_conv_stencil_3_read_ctrl.d","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U852.d"],
          ["op_hcompute_conv_stencil_3_read_ctrl.d","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U926.d"],
          ["op_hcompute_conv_stencil_3_read_ctrl.d","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U1074.d"],
          ["op_hcompute_conv_stencil_3_read_ctrl.d","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U1000.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_ctrl.d","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U1037.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_ctrl.d","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U519.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_ctrl.d","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U593.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_ctrl.d","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U667.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_ctrl.d","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U741.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_ctrl.d","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U815.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_ctrl.d","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U889.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_ctrl.d","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U963.d"],
          ["self.clk","op_hcompute_conv_stencil_3_read_ctrl.clk"],
          ["self.flush","op_hcompute_conv_stencil_3_read_ctrl.flush"],
          ["self.rst_n","op_hcompute_conv_stencil_3_read_ctrl.rst_n"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil_write_ctrl.clk"],
          ["self.flush","op_hcompute_hw_input_global_wrapper_stencil_write_ctrl.flush"],
          ["self.rst_n","op_hcompute_hw_input_global_wrapper_stencil_write_ctrl.rst_n"]
        ]
      },
      "hw_kernel_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_conv_stencil_3_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_4_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_5_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1146":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1185":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U1187":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U1226":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U1265":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U1267":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U1306":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "_U1345":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U1347":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "_U1386":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U1425":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U1427":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U1466":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0004"]}
          },
          "_U1505":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U1507":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0004"]}
          },
          "_U1546":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0005"]}
          },
          "_U1585":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U1587":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0005"]}
          },
          "_U1626":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0006"]}
          },
          "_U1665":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U1667":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0006"]}
          },
          "_U1706":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "_U1745":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U1747":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "_U1786":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0008"]}
          },
          "_U1825":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U1827":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0008"]}
          },
          "_U1866":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0009"]}
          },
          "_U1905":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U1907":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0009"]}
          },
          "_U1946":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000a"]}
          },
          "_U1985":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U1987":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000a"]}
          },
          "_U2026":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000b"]}
          },
          "_U2065":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U2067":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000b"]}
          },
          "_U2106":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000c"]}
          },
          "_U2145":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U2147":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000c"]}
          },
          "_U2186":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000d"]}
          },
          "_U2225":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U2227":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000d"]}
          },
          "_U2266":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000e"]}
          },
          "_U2305":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U2307":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000e"]}
          },
          "_U2346":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000f"]}
          },
          "_U2385":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U2387":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000f"]}
          },
          "_U2426":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0010"]}
          },
          "_U2465":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U2467":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0010"]}
          },
          "_U2506":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0011"]}
          },
          "_U2545":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U2547":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0011"]}
          },
          "_U2586":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0012"]}
          },
          "_U2625":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U2627":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0012"]}
          },
          "_U2666":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0013"]}
          },
          "_U2705":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U2707":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0013"]}
          },
          "_U2746":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0014"]}
          },
          "_U2785":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U2787":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0014"]}
          },
          "_U2826":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0015"]}
          },
          "_U2865":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U2867":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0015"]}
          },
          "_U2906":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0016"]}
          },
          "_U2945":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U2947":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0016"]}
          },
          "_U2986":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0017"]}
          },
          "_U3025":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U3027":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0017"]}
          },
          "_U3028":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3029":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3030":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3031":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3032":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3033":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3034":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3035":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3036":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3037":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3038":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3039":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3040":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3041":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3042":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3043":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3044":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3045":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3046":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3047":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3048":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3049":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3050":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U3051":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "and_all__U1147":{
            "modref":"corebit.and"
          },
          "and_all__U1227":{
            "modref":"corebit.and"
          },
          "and_all__U1307":{
            "modref":"corebit.and"
          },
          "and_all__U1387":{
            "modref":"corebit.and"
          },
          "and_all__U1467":{
            "modref":"corebit.and"
          },
          "and_all__U1547":{
            "modref":"corebit.and"
          },
          "and_all__U1627":{
            "modref":"corebit.and"
          },
          "and_all__U1707":{
            "modref":"corebit.and"
          },
          "and_all__U1787":{
            "modref":"corebit.and"
          },
          "and_all__U1867":{
            "modref":"corebit.and"
          },
          "and_all__U1947":{
            "modref":"corebit.and"
          },
          "and_all__U2027":{
            "modref":"corebit.and"
          },
          "and_all__U2107":{
            "modref":"corebit.and"
          },
          "and_all__U2187":{
            "modref":"corebit.and"
          },
          "and_all__U2267":{
            "modref":"corebit.and"
          },
          "and_all__U2347":{
            "modref":"corebit.and"
          },
          "and_all__U2427":{
            "modref":"corebit.and"
          },
          "and_all__U2507":{
            "modref":"corebit.and"
          },
          "and_all__U2587":{
            "modref":"corebit.and"
          },
          "and_all__U2667":{
            "modref":"corebit.and"
          },
          "and_all__U2747":{
            "modref":"corebit.and"
          },
          "and_all__U2827":{
            "modref":"corebit.and"
          },
          "and_all__U2907":{
            "modref":"corebit.and"
          },
          "and_all__U2987":{
            "modref":"corebit.and"
          },
          "bank_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_0"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_ctrl":{
            "modref":"global.affine_controller__U1148",
            "metadata":{"config":{"coeff_0":0,"coeff_1":2436,"coeff_2":812,"coeff_3":29,"coeff_4":1,"const":8009,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":28,"extent_4":28}}
          },
          "bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl":{
            "modref":"global.affine_controller__U1108",
            "metadata":{"config":{"coeff_0":0,"coeff_1":72,"coeff_2":24,"coeff_3":8,"coeff_4":1,"const":2,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":3,"extent_4":8}}
          },
          "bank_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_1"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_10":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_10"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_ctrl":{
            "modref":"global.affine_controller__U1948",
            "metadata":{"config":{"coeff_0":0,"coeff_1":2436,"coeff_2":812,"coeff_3":29,"coeff_4":1,"const":8009,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":28,"extent_4":28}}
          },
          "bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl":{
            "modref":"global.affine_controller__U1908",
            "metadata":{"config":{"coeff_0":0,"coeff_1":72,"coeff_2":24,"coeff_3":8,"coeff_4":1,"const":2,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":3,"extent_4":8}}
          },
          "bank_11":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_11"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_ctrl":{
            "modref":"global.affine_controller__U2028",
            "metadata":{"config":{"coeff_0":0,"coeff_1":2436,"coeff_2":812,"coeff_3":29,"coeff_4":1,"const":8009,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":28,"extent_4":28}}
          },
          "bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl":{
            "modref":"global.affine_controller__U1988",
            "metadata":{"config":{"coeff_0":0,"coeff_1":72,"coeff_2":24,"coeff_3":8,"coeff_4":1,"const":2,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":3,"extent_4":8}}
          },
          "bank_12":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_12"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_ctrl":{
            "modref":"global.affine_controller__U2108",
            "metadata":{"config":{"coeff_0":0,"coeff_1":2436,"coeff_2":812,"coeff_3":29,"coeff_4":1,"const":8009,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":28,"extent_4":28}}
          },
          "bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl":{
            "modref":"global.affine_controller__U2068",
            "metadata":{"config":{"coeff_0":0,"coeff_1":72,"coeff_2":24,"coeff_3":8,"coeff_4":1,"const":2,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":3,"extent_4":8}}
          },
          "bank_13":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_13"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_ctrl":{
            "modref":"global.affine_controller__U2188",
            "metadata":{"config":{"coeff_0":0,"coeff_1":2436,"coeff_2":812,"coeff_3":29,"coeff_4":1,"const":8009,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":28,"extent_4":28}}
          },
          "bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl":{
            "modref":"global.affine_controller__U2148",
            "metadata":{"config":{"coeff_0":0,"coeff_1":72,"coeff_2":24,"coeff_3":8,"coeff_4":1,"const":2,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":3,"extent_4":8}}
          },
          "bank_14":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_14"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_ctrl":{
            "modref":"global.affine_controller__U2268",
            "metadata":{"config":{"coeff_0":0,"coeff_1":2436,"coeff_2":812,"coeff_3":29,"coeff_4":1,"const":8009,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":28,"extent_4":28}}
          },
          "bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl":{
            "modref":"global.affine_controller__U2228",
            "metadata":{"config":{"coeff_0":0,"coeff_1":72,"coeff_2":24,"coeff_3":8,"coeff_4":1,"const":2,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":3,"extent_4":8}}
          },
          "bank_15":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_15"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_ctrl":{
            "modref":"global.affine_controller__U2348",
            "metadata":{"config":{"coeff_0":0,"coeff_1":2436,"coeff_2":812,"coeff_3":29,"coeff_4":1,"const":8009,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":28,"extent_4":28}}
          },
          "bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl":{
            "modref":"global.affine_controller__U2308",
            "metadata":{"config":{"coeff_0":0,"coeff_1":72,"coeff_2":24,"coeff_3":8,"coeff_4":1,"const":2,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":3,"extent_4":8}}
          },
          "bank_16":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_16"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_ctrl":{
            "modref":"global.affine_controller__U2428",
            "metadata":{"config":{"coeff_0":0,"coeff_1":2436,"coeff_2":812,"coeff_3":29,"coeff_4":1,"const":8009,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":28,"extent_4":28}}
          },
          "bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl":{
            "modref":"global.affine_controller__U2388",
            "metadata":{"config":{"coeff_0":0,"coeff_1":72,"coeff_2":24,"coeff_3":8,"coeff_4":1,"const":2,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":3,"extent_4":8}}
          },
          "bank_17":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_17"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_ctrl":{
            "modref":"global.affine_controller__U2508",
            "metadata":{"config":{"coeff_0":0,"coeff_1":2436,"coeff_2":812,"coeff_3":29,"coeff_4":1,"const":8009,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":28,"extent_4":28}}
          },
          "bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl":{
            "modref":"global.affine_controller__U2468",
            "metadata":{"config":{"coeff_0":0,"coeff_1":72,"coeff_2":24,"coeff_3":8,"coeff_4":1,"const":2,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":3,"extent_4":8}}
          },
          "bank_18":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_18"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_ctrl":{
            "modref":"global.affine_controller__U2588",
            "metadata":{"config":{"coeff_0":0,"coeff_1":2436,"coeff_2":812,"coeff_3":29,"coeff_4":1,"const":8009,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":28,"extent_4":28}}
          },
          "bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl":{
            "modref":"global.affine_controller__U2548",
            "metadata":{"config":{"coeff_0":0,"coeff_1":72,"coeff_2":24,"coeff_3":8,"coeff_4":1,"const":2,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":3,"extent_4":8}}
          },
          "bank_19":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_19"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_ctrl":{
            "modref":"global.affine_controller__U2668",
            "metadata":{"config":{"coeff_0":0,"coeff_1":2436,"coeff_2":812,"coeff_3":29,"coeff_4":1,"const":8009,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":28,"extent_4":28}}
          },
          "bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl":{
            "modref":"global.affine_controller__U2628",
            "metadata":{"config":{"coeff_0":0,"coeff_1":72,"coeff_2":24,"coeff_3":8,"coeff_4":1,"const":2,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":3,"extent_4":8}}
          },
          "bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_ctrl":{
            "modref":"global.affine_controller__U1228",
            "metadata":{"config":{"coeff_0":0,"coeff_1":2436,"coeff_2":812,"coeff_3":29,"coeff_4":1,"const":8009,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":28,"extent_4":28}}
          },
          "bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl":{
            "modref":"global.affine_controller__U1188",
            "metadata":{"config":{"coeff_0":0,"coeff_1":72,"coeff_2":24,"coeff_3":8,"coeff_4":1,"const":2,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":3,"extent_4":8}}
          },
          "bank_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_2"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_20":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_20"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_ctrl":{
            "modref":"global.affine_controller__U2748",
            "metadata":{"config":{"coeff_0":0,"coeff_1":2436,"coeff_2":812,"coeff_3":29,"coeff_4":1,"const":8009,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":28,"extent_4":28}}
          },
          "bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl":{
            "modref":"global.affine_controller__U2708",
            "metadata":{"config":{"coeff_0":0,"coeff_1":72,"coeff_2":24,"coeff_3":8,"coeff_4":1,"const":2,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":3,"extent_4":8}}
          },
          "bank_21":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_21"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_ctrl":{
            "modref":"global.affine_controller__U2828",
            "metadata":{"config":{"coeff_0":0,"coeff_1":2436,"coeff_2":812,"coeff_3":29,"coeff_4":1,"const":8009,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":28,"extent_4":28}}
          },
          "bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl":{
            "modref":"global.affine_controller__U2788",
            "metadata":{"config":{"coeff_0":0,"coeff_1":72,"coeff_2":24,"coeff_3":8,"coeff_4":1,"const":2,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":3,"extent_4":8}}
          },
          "bank_22":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_22"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_ctrl":{
            "modref":"global.affine_controller__U2908",
            "metadata":{"config":{"coeff_0":0,"coeff_1":2436,"coeff_2":812,"coeff_3":29,"coeff_4":1,"const":8009,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":28,"extent_4":28}}
          },
          "bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl":{
            "modref":"global.affine_controller__U2868",
            "metadata":{"config":{"coeff_0":0,"coeff_1":72,"coeff_2":24,"coeff_3":8,"coeff_4":1,"const":2,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":3,"extent_4":8}}
          },
          "bank_23":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_23"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_ctrl":{
            "modref":"global.affine_controller__U2988",
            "metadata":{"config":{"coeff_0":0,"coeff_1":2436,"coeff_2":812,"coeff_3":29,"coeff_4":1,"const":8009,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":28,"extent_4":28}}
          },
          "bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl":{
            "modref":"global.affine_controller__U2948",
            "metadata":{"config":{"coeff_0":0,"coeff_1":72,"coeff_2":24,"coeff_3":8,"coeff_4":1,"const":2,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":3,"extent_4":8}}
          },
          "bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_ctrl":{
            "modref":"global.affine_controller__U1308",
            "metadata":{"config":{"coeff_0":0,"coeff_1":2436,"coeff_2":812,"coeff_3":29,"coeff_4":1,"const":8009,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":28,"extent_4":28}}
          },
          "bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl":{
            "modref":"global.affine_controller__U1268",
            "metadata":{"config":{"coeff_0":0,"coeff_1":72,"coeff_2":24,"coeff_3":8,"coeff_4":1,"const":2,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":3,"extent_4":8}}
          },
          "bank_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_3"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_ctrl":{
            "modref":"global.affine_controller__U1388",
            "metadata":{"config":{"coeff_0":0,"coeff_1":2436,"coeff_2":812,"coeff_3":29,"coeff_4":1,"const":8009,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":28,"extent_4":28}}
          },
          "bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl":{
            "modref":"global.affine_controller__U1348",
            "metadata":{"config":{"coeff_0":0,"coeff_1":72,"coeff_2":24,"coeff_3":8,"coeff_4":1,"const":2,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":3,"extent_4":8}}
          },
          "bank_4":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_4"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_ctrl":{
            "modref":"global.affine_controller__U1468",
            "metadata":{"config":{"coeff_0":0,"coeff_1":2436,"coeff_2":812,"coeff_3":29,"coeff_4":1,"const":8009,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":28,"extent_4":28}}
          },
          "bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl":{
            "modref":"global.affine_controller__U1428",
            "metadata":{"config":{"coeff_0":0,"coeff_1":72,"coeff_2":24,"coeff_3":8,"coeff_4":1,"const":2,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":3,"extent_4":8}}
          },
          "bank_5":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_5"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_ctrl":{
            "modref":"global.affine_controller__U1548",
            "metadata":{"config":{"coeff_0":0,"coeff_1":2436,"coeff_2":812,"coeff_3":29,"coeff_4":1,"const":8009,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":28,"extent_4":28}}
          },
          "bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl":{
            "modref":"global.affine_controller__U1508",
            "metadata":{"config":{"coeff_0":0,"coeff_1":72,"coeff_2":24,"coeff_3":8,"coeff_4":1,"const":2,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":3,"extent_4":8}}
          },
          "bank_6":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_6"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_ctrl":{
            "modref":"global.affine_controller__U1628",
            "metadata":{"config":{"coeff_0":0,"coeff_1":2436,"coeff_2":812,"coeff_3":29,"coeff_4":1,"const":8009,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":28,"extent_4":28}}
          },
          "bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl":{
            "modref":"global.affine_controller__U1588",
            "metadata":{"config":{"coeff_0":0,"coeff_1":72,"coeff_2":24,"coeff_3":8,"coeff_4":1,"const":2,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":3,"extent_4":8}}
          },
          "bank_7":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_7"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_ctrl":{
            "modref":"global.affine_controller__U1708",
            "metadata":{"config":{"coeff_0":0,"coeff_1":2436,"coeff_2":812,"coeff_3":29,"coeff_4":1,"const":8009,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":28,"extent_4":28}}
          },
          "bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl":{
            "modref":"global.affine_controller__U1668",
            "metadata":{"config":{"coeff_0":0,"coeff_1":72,"coeff_2":24,"coeff_3":8,"coeff_4":1,"const":2,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":3,"extent_4":8}}
          },
          "bank_8":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_8"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_ctrl":{
            "modref":"global.affine_controller__U1788",
            "metadata":{"config":{"coeff_0":0,"coeff_1":2436,"coeff_2":812,"coeff_3":29,"coeff_4":1,"const":8009,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":28,"extent_4":28}}
          },
          "bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl":{
            "modref":"global.affine_controller__U1748",
            "metadata":{"config":{"coeff_0":0,"coeff_1":72,"coeff_2":24,"coeff_3":8,"coeff_4":1,"const":2,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":3,"extent_4":8}}
          },
          "bank_9":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_9"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_ctrl":{
            "modref":"global.affine_controller__U1868",
            "metadata":{"config":{"coeff_0":0,"coeff_1":2436,"coeff_2":812,"coeff_3":29,"coeff_4":1,"const":8009,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":28,"extent_4":28}}
          },
          "bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl":{
            "modref":"global.affine_controller__U1828",
            "metadata":{"config":{"coeff_0":0,"coeff_1":72,"coeff_2":24,"coeff_3":8,"coeff_4":1,"const":2,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":3,"extent_4":8}}
          },
          "bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U1184":{
            "modref":"global.aff__U1167"
          },
          "bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U1424":{
            "modref":"global.aff__U1407"
          },
          "bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U1664":{
            "modref":"global.aff__U1647"
          },
          "bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U1904":{
            "modref":"global.aff__U1887"
          },
          "bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U2144":{
            "modref":"global.aff__U2127"
          },
          "bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U2384":{
            "modref":"global.aff__U2367"
          },
          "bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U2864":{
            "modref":"global.aff__U2847"
          },
          "bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U2624":{
            "modref":"global.aff__U2607"
          },
          "bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U1504":{
            "modref":"global.aff__U1487"
          },
          "bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U1744":{
            "modref":"global.aff__U1727"
          },
          "bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U1984":{
            "modref":"global.aff__U1967"
          },
          "bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U2224":{
            "modref":"global.aff__U2207"
          },
          "bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U2464":{
            "modref":"global.aff__U2447"
          },
          "bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U2944":{
            "modref":"global.aff__U2927"
          },
          "bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U2704":{
            "modref":"global.aff__U2687"
          },
          "bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U1264":{
            "modref":"global.aff__U1247"
          },
          "bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U1344":{
            "modref":"global.aff__U1327"
          },
          "bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1584":{
            "modref":"global.aff__U1567"
          },
          "bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1824":{
            "modref":"global.aff__U1807"
          },
          "bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U2064":{
            "modref":"global.aff__U2047"
          },
          "bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U2304":{
            "modref":"global.aff__U2287"
          },
          "bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U2544":{
            "modref":"global.aff__U2527"
          },
          "bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U3024":{
            "modref":"global.aff__U3007"
          },
          "bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U2784":{
            "modref":"global.aff__U2767"
          },
          "bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1144":{
            "modref":"global.aff__U1127"
          },
          "bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1224":{
            "modref":"global.aff__U1207"
          },
          "bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1304":{
            "modref":"global.aff__U1287"
          },
          "bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1384":{
            "modref":"global.aff__U1367"
          },
          "bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1464":{
            "modref":"global.aff__U1447"
          },
          "bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1544":{
            "modref":"global.aff__U1527"
          },
          "bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1624":{
            "modref":"global.aff__U1607"
          },
          "bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1704":{
            "modref":"global.aff__U1687"
          },
          "bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1784":{
            "modref":"global.aff__U1767"
          },
          "bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1864":{
            "modref":"global.aff__U1847"
          },
          "bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1944":{
            "modref":"global.aff__U1927"
          },
          "bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2024":{
            "modref":"global.aff__U2007"
          },
          "bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2104":{
            "modref":"global.aff__U2087"
          },
          "bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2184":{
            "modref":"global.aff__U2167"
          },
          "bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2264":{
            "modref":"global.aff__U2247"
          },
          "bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2344":{
            "modref":"global.aff__U2327"
          },
          "bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2424":{
            "modref":"global.aff__U2407"
          },
          "bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2504":{
            "modref":"global.aff__U2487"
          },
          "bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2584":{
            "modref":"global.aff__U2567"
          },
          "bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2664":{
            "modref":"global.aff__U2647"
          },
          "bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2744":{
            "modref":"global.aff__U2727"
          },
          "bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2824":{
            "modref":"global.aff__U2807"
          },
          "bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2904":{
            "modref":"global.aff__U2887"
          },
          "bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2984":{
            "modref":"global.aff__U2967"
          },
          "eq_const_U1145":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1186":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1225":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1266":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1305":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1346":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1385":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1426":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1465":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1506":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1545":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1586":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1625":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1666":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1705":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1746":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1785":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1826":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1865":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1906":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1945":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U1986":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U2025":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U2066":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U2105":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U2146":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U2185":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U2226":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U2265":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U2306":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U2345":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U2386":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U2425":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U2466":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U2505":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U2546":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U2585":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U2626":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U2665":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U2706":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U2745":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U2786":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U2825":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U2866":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U2905":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U2946":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U2985":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U3026":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U1166":{
            "modref":"global.aff__U1149"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U1406":{
            "modref":"global.aff__U1389"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U1646":{
            "modref":"global.aff__U1629"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U1886":{
            "modref":"global.aff__U1869"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U2126":{
            "modref":"global.aff__U2109"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U2366":{
            "modref":"global.aff__U2349"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U2846":{
            "modref":"global.aff__U2829"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U2606":{
            "modref":"global.aff__U2589"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U1486":{
            "modref":"global.aff__U1469"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U1726":{
            "modref":"global.aff__U1709"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U1966":{
            "modref":"global.aff__U1949"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U2206":{
            "modref":"global.aff__U2189"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U2446":{
            "modref":"global.aff__U2429"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U2926":{
            "modref":"global.aff__U2909"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U2686":{
            "modref":"global.aff__U2669"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U1246":{
            "modref":"global.aff__U1229"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U1326":{
            "modref":"global.aff__U1309"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1566":{
            "modref":"global.aff__U1549"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1806":{
            "modref":"global.aff__U1789"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U2046":{
            "modref":"global.aff__U2029"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U2286":{
            "modref":"global.aff__U2269"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U2526":{
            "modref":"global.aff__U2509"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U3006":{
            "modref":"global.aff__U2989"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U2766":{
            "modref":"global.aff__U2749"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1126":{
            "modref":"global.aff__U1109"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1206":{
            "modref":"global.aff__U1189"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1286":{
            "modref":"global.aff__U1269"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1366":{
            "modref":"global.aff__U1349"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1446":{
            "modref":"global.aff__U1429"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1526":{
            "modref":"global.aff__U1509"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1606":{
            "modref":"global.aff__U1589"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1686":{
            "modref":"global.aff__U1669"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1766":{
            "modref":"global.aff__U1749"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1846":{
            "modref":"global.aff__U1829"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1926":{
            "modref":"global.aff__U1909"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2006":{
            "modref":"global.aff__U1989"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2086":{
            "modref":"global.aff__U2069"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2166":{
            "modref":"global.aff__U2149"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2246":{
            "modref":"global.aff__U2229"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2326":{
            "modref":"global.aff__U2309"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2406":{
            "modref":"global.aff__U2389"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2486":{
            "modref":"global.aff__U2469"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2566":{
            "modref":"global.aff__U2549"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2646":{
            "modref":"global.aff__U2629"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2726":{
            "modref":"global.aff__U2709"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2806":{
            "modref":"global.aff__U2789"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2886":{
            "modref":"global.aff__U2869"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2966":{
            "modref":"global.aff__U2949"
          },
          "one_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_conv_stencil_3_read_ctrl":{
            "modref":"global.affine_controller__U1104",
            "metadata":{"config":{"coeff_0":0,"coeff_1":2436,"coeff_2":812,"coeff_3":29,"coeff_4":1,"const":8009,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":28,"extent_4":28}}
          },
          "op_hcompute_conv_stencil_4_read_ctrl":{
            "modref":"global.affine_controller__U1105",
            "metadata":{"config":{"coeff_0":0,"coeff_1":2436,"coeff_2":812,"coeff_3":29,"coeff_4":1,"const":8009,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":28,"extent_4":28}}
          },
          "op_hcompute_conv_stencil_5_read_ctrl":{
            "modref":"global.affine_controller__U1106",
            "metadata":{"config":{"coeff_0":0,"coeff_1":2436,"coeff_2":812,"coeff_3":29,"coeff_4":1,"const":8009,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":28,"extent_4":28}}
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl":{
            "modref":"global.affine_controller__U1107",
            "metadata":{"config":{"coeff_0":0,"coeff_1":72,"coeff_2":24,"coeff_3":8,"coeff_4":1,"const":2,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":3,"extent_4":8}}
          },
          "zero_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          }
        },
        "connections":[
          ["eq_const_U1145.in1","_U1146.out"],
          ["self.clk","_U1185.clk"],
          ["bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U1184.out","_U1185.in"],
          ["eq_const_U1186.in0","_U1185.out"],
          ["eq_const_U1186.in1","_U1187.out"],
          ["eq_const_U1225.in1","_U1226.out"],
          ["self.clk","_U1265.clk"],
          ["bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U1264.out","_U1265.in"],
          ["eq_const_U1266.in0","_U1265.out"],
          ["eq_const_U1266.in1","_U1267.out"],
          ["eq_const_U1305.in1","_U1306.out"],
          ["self.clk","_U1345.clk"],
          ["bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U1344.out","_U1345.in"],
          ["eq_const_U1346.in0","_U1345.out"],
          ["eq_const_U1346.in1","_U1347.out"],
          ["eq_const_U1385.in1","_U1386.out"],
          ["self.clk","_U1425.clk"],
          ["bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U1424.out","_U1425.in"],
          ["eq_const_U1426.in0","_U1425.out"],
          ["eq_const_U1426.in1","_U1427.out"],
          ["eq_const_U1465.in1","_U1466.out"],
          ["self.clk","_U1505.clk"],
          ["bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U1504.out","_U1505.in"],
          ["eq_const_U1506.in0","_U1505.out"],
          ["eq_const_U1506.in1","_U1507.out"],
          ["eq_const_U1545.in1","_U1546.out"],
          ["self.clk","_U1585.clk"],
          ["bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1584.out","_U1585.in"],
          ["eq_const_U1586.in0","_U1585.out"],
          ["eq_const_U1586.in1","_U1587.out"],
          ["eq_const_U1625.in1","_U1626.out"],
          ["self.clk","_U1665.clk"],
          ["bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U1664.out","_U1665.in"],
          ["eq_const_U1666.in0","_U1665.out"],
          ["eq_const_U1666.in1","_U1667.out"],
          ["eq_const_U1705.in1","_U1706.out"],
          ["self.clk","_U1745.clk"],
          ["bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U1744.out","_U1745.in"],
          ["eq_const_U1746.in0","_U1745.out"],
          ["eq_const_U1746.in1","_U1747.out"],
          ["eq_const_U1785.in1","_U1786.out"],
          ["self.clk","_U1825.clk"],
          ["bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1824.out","_U1825.in"],
          ["eq_const_U1826.in0","_U1825.out"],
          ["eq_const_U1826.in1","_U1827.out"],
          ["eq_const_U1865.in1","_U1866.out"],
          ["self.clk","_U1905.clk"],
          ["bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U1904.out","_U1905.in"],
          ["eq_const_U1906.in0","_U1905.out"],
          ["eq_const_U1906.in1","_U1907.out"],
          ["eq_const_U1945.in1","_U1946.out"],
          ["self.clk","_U1985.clk"],
          ["bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U1984.out","_U1985.in"],
          ["eq_const_U1986.in0","_U1985.out"],
          ["eq_const_U1986.in1","_U1987.out"],
          ["eq_const_U2025.in1","_U2026.out"],
          ["self.clk","_U2065.clk"],
          ["bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U2064.out","_U2065.in"],
          ["eq_const_U2066.in0","_U2065.out"],
          ["eq_const_U2066.in1","_U2067.out"],
          ["eq_const_U2105.in1","_U2106.out"],
          ["self.clk","_U2145.clk"],
          ["bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U2144.out","_U2145.in"],
          ["eq_const_U2146.in0","_U2145.out"],
          ["eq_const_U2146.in1","_U2147.out"],
          ["eq_const_U2185.in1","_U2186.out"],
          ["self.clk","_U2225.clk"],
          ["bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U2224.out","_U2225.in"],
          ["eq_const_U2226.in0","_U2225.out"],
          ["eq_const_U2226.in1","_U2227.out"],
          ["eq_const_U2265.in1","_U2266.out"],
          ["self.clk","_U2305.clk"],
          ["bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U2304.out","_U2305.in"],
          ["eq_const_U2306.in0","_U2305.out"],
          ["eq_const_U2306.in1","_U2307.out"],
          ["eq_const_U2345.in1","_U2346.out"],
          ["self.clk","_U2385.clk"],
          ["bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U2384.out","_U2385.in"],
          ["eq_const_U2386.in0","_U2385.out"],
          ["eq_const_U2386.in1","_U2387.out"],
          ["eq_const_U2425.in1","_U2426.out"],
          ["self.clk","_U2465.clk"],
          ["bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U2464.out","_U2465.in"],
          ["eq_const_U2466.in0","_U2465.out"],
          ["eq_const_U2466.in1","_U2467.out"],
          ["eq_const_U2505.in1","_U2506.out"],
          ["self.clk","_U2545.clk"],
          ["bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U2544.out","_U2545.in"],
          ["eq_const_U2546.in0","_U2545.out"],
          ["eq_const_U2546.in1","_U2547.out"],
          ["eq_const_U2585.in1","_U2586.out"],
          ["self.clk","_U2625.clk"],
          ["bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U2624.out","_U2625.in"],
          ["eq_const_U2626.in0","_U2625.out"],
          ["eq_const_U2626.in1","_U2627.out"],
          ["eq_const_U2665.in1","_U2666.out"],
          ["self.clk","_U2705.clk"],
          ["bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U2704.out","_U2705.in"],
          ["eq_const_U2706.in0","_U2705.out"],
          ["eq_const_U2706.in1","_U2707.out"],
          ["eq_const_U2745.in1","_U2746.out"],
          ["self.clk","_U2785.clk"],
          ["bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U2784.out","_U2785.in"],
          ["eq_const_U2786.in0","_U2785.out"],
          ["eq_const_U2786.in1","_U2787.out"],
          ["eq_const_U2825.in1","_U2826.out"],
          ["self.clk","_U2865.clk"],
          ["bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U2864.out","_U2865.in"],
          ["eq_const_U2866.in0","_U2865.out"],
          ["eq_const_U2866.in1","_U2867.out"],
          ["eq_const_U2905.in1","_U2906.out"],
          ["self.clk","_U2945.clk"],
          ["bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U2944.out","_U2945.in"],
          ["eq_const_U2946.in0","_U2945.out"],
          ["eq_const_U2946.in1","_U2947.out"],
          ["eq_const_U2985.in1","_U2986.out"],
          ["self.clk","_U3025.clk"],
          ["bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U3024.out","_U3025.in"],
          ["eq_const_U3026.in0","_U3025.out"],
          ["eq_const_U3026.in1","_U3027.out"],
          ["bank_0.chain_data_in","_U3028.out"],
          ["bank_1.chain_data_in","_U3029.out"],
          ["bank_2.chain_data_in","_U3030.out"],
          ["bank_3.chain_data_in","_U3031.out"],
          ["bank_4.chain_data_in","_U3032.out"],
          ["bank_5.chain_data_in","_U3033.out"],
          ["bank_6.chain_data_in","_U3034.out"],
          ["bank_7.chain_data_in","_U3035.out"],
          ["bank_8.chain_data_in","_U3036.out"],
          ["bank_9.chain_data_in","_U3037.out"],
          ["bank_10.chain_data_in","_U3038.out"],
          ["bank_11.chain_data_in","_U3039.out"],
          ["bank_12.chain_data_in","_U3040.out"],
          ["bank_13.chain_data_in","_U3041.out"],
          ["bank_14.chain_data_in","_U3042.out"],
          ["bank_15.chain_data_in","_U3043.out"],
          ["bank_16.chain_data_in","_U3044.out"],
          ["bank_17.chain_data_in","_U3045.out"],
          ["bank_18.chain_data_in","_U3046.out"],
          ["bank_19.chain_data_in","_U3047.out"],
          ["bank_20.chain_data_in","_U3048.out"],
          ["bank_21.chain_data_in","_U3049.out"],
          ["bank_22.chain_data_in","_U3050.out"],
          ["bank_23.chain_data_in","_U3051.out"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.valid","and_all__U1147.in0"],
          ["eq_const_U1145.out","and_all__U1147.in1"],
          ["bank_0.wen_0","and_all__U1147.out"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.valid","and_all__U1227.in0"],
          ["eq_const_U1225.out","and_all__U1227.in1"],
          ["bank_1.wen_0","and_all__U1227.out"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.valid","and_all__U1307.in0"],
          ["eq_const_U1305.out","and_all__U1307.in1"],
          ["bank_2.wen_0","and_all__U1307.out"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.valid","and_all__U1387.in0"],
          ["eq_const_U1385.out","and_all__U1387.in1"],
          ["bank_3.wen_0","and_all__U1387.out"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.valid","and_all__U1467.in0"],
          ["eq_const_U1465.out","and_all__U1467.in1"],
          ["bank_4.wen_0","and_all__U1467.out"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.valid","and_all__U1547.in0"],
          ["eq_const_U1545.out","and_all__U1547.in1"],
          ["bank_5.wen_0","and_all__U1547.out"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.valid","and_all__U1627.in0"],
          ["eq_const_U1625.out","and_all__U1627.in1"],
          ["bank_6.wen_0","and_all__U1627.out"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.valid","and_all__U1707.in0"],
          ["eq_const_U1705.out","and_all__U1707.in1"],
          ["bank_7.wen_0","and_all__U1707.out"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.valid","and_all__U1787.in0"],
          ["eq_const_U1785.out","and_all__U1787.in1"],
          ["bank_8.wen_0","and_all__U1787.out"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.valid","and_all__U1867.in0"],
          ["eq_const_U1865.out","and_all__U1867.in1"],
          ["bank_9.wen_0","and_all__U1867.out"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.valid","and_all__U1947.in0"],
          ["eq_const_U1945.out","and_all__U1947.in1"],
          ["bank_10.wen_0","and_all__U1947.out"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.valid","and_all__U2027.in0"],
          ["eq_const_U2025.out","and_all__U2027.in1"],
          ["bank_11.wen_0","and_all__U2027.out"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.valid","and_all__U2107.in0"],
          ["eq_const_U2105.out","and_all__U2107.in1"],
          ["bank_12.wen_0","and_all__U2107.out"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.valid","and_all__U2187.in0"],
          ["eq_const_U2185.out","and_all__U2187.in1"],
          ["bank_13.wen_0","and_all__U2187.out"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.valid","and_all__U2267.in0"],
          ["eq_const_U2265.out","and_all__U2267.in1"],
          ["bank_14.wen_0","and_all__U2267.out"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.valid","and_all__U2347.in0"],
          ["eq_const_U2345.out","and_all__U2347.in1"],
          ["bank_15.wen_0","and_all__U2347.out"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.valid","and_all__U2427.in0"],
          ["eq_const_U2425.out","and_all__U2427.in1"],
          ["bank_16.wen_0","and_all__U2427.out"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.valid","and_all__U2507.in0"],
          ["eq_const_U2505.out","and_all__U2507.in1"],
          ["bank_17.wen_0","and_all__U2507.out"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.valid","and_all__U2587.in0"],
          ["eq_const_U2585.out","and_all__U2587.in1"],
          ["bank_18.wen_0","and_all__U2587.out"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.valid","and_all__U2667.in0"],
          ["eq_const_U2665.out","and_all__U2667.in1"],
          ["bank_19.wen_0","and_all__U2667.out"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.valid","and_all__U2747.in0"],
          ["eq_const_U2745.out","and_all__U2747.in1"],
          ["bank_20.wen_0","and_all__U2747.out"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.valid","and_all__U2827.in0"],
          ["eq_const_U2825.out","and_all__U2827.in1"],
          ["bank_21.wen_0","and_all__U2827.out"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.valid","and_all__U2907.in0"],
          ["eq_const_U2905.out","and_all__U2907.in1"],
          ["bank_22.wen_0","and_all__U2907.out"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.valid","and_all__U2987.in0"],
          ["eq_const_U2985.out","and_all__U2987.in1"],
          ["bank_23.wen_0","and_all__U2987.out"],
          ["zero_cst.out","bank_0.chain_chain_en"],
          ["self.clk","bank_0.clk"],
          ["one_cst.out","bank_0.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_0.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_net.in","bank_0.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U1166.out","bank_0.read_addr_0"],
          ["op_hcompute_conv_stencil_3_read_ctrl.valid","bank_0.ren_0"],
          ["self.rst_n","bank_0.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1126.out","bank_0.write_addr_0"],
          ["self.clk","bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_ctrl.clk"],
          ["self.flush","bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_ctrl.flush"],
          ["self.rst_n","bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_ctrl.rst_n"],
          ["self.clk","bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl.clk"],
          ["self.flush","bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl.flush"],
          ["self.rst_n","bank_0_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl.rst_n"],
          ["zero_cst.out","bank_1.chain_chain_en"],
          ["self.clk","bank_1.clk"],
          ["one_cst.out","bank_1.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_1.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_net.in","bank_1.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U1246.out","bank_1.read_addr_0"],
          ["op_hcompute_conv_stencil_4_read_ctrl.valid","bank_1.ren_0"],
          ["self.rst_n","bank_1.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1206.out","bank_1.write_addr_0"],
          ["zero_cst.out","bank_10.chain_chain_en"],
          ["self.clk","bank_10.clk"],
          ["one_cst.out","bank_10.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_10.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_net.in","bank_10.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U1966.out","bank_10.read_addr_0"],
          ["op_hcompute_conv_stencil_4_read_ctrl.valid","bank_10.ren_0"],
          ["self.rst_n","bank_10.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1926.out","bank_10.write_addr_0"],
          ["self.clk","bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_ctrl.clk"],
          ["self.flush","bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_ctrl.flush"],
          ["self.rst_n","bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_ctrl.rst_n"],
          ["self.clk","bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl.clk"],
          ["self.flush","bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl.flush"],
          ["self.rst_n","bank_10_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl.rst_n"],
          ["zero_cst.out","bank_11.chain_chain_en"],
          ["self.clk","bank_11.clk"],
          ["one_cst.out","bank_11.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_11.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_net.in","bank_11.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U2046.out","bank_11.read_addr_0"],
          ["op_hcompute_conv_stencil_5_read_ctrl.valid","bank_11.ren_0"],
          ["self.rst_n","bank_11.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2006.out","bank_11.write_addr_0"],
          ["self.clk","bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_ctrl.clk"],
          ["self.flush","bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_ctrl.flush"],
          ["self.rst_n","bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_ctrl.rst_n"],
          ["self.clk","bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl.clk"],
          ["self.flush","bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl.flush"],
          ["self.rst_n","bank_11_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl.rst_n"],
          ["zero_cst.out","bank_12.chain_chain_en"],
          ["self.clk","bank_12.clk"],
          ["one_cst.out","bank_12.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_12.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_net.in","bank_12.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U2126.out","bank_12.read_addr_0"],
          ["op_hcompute_conv_stencil_3_read_ctrl.valid","bank_12.ren_0"],
          ["self.rst_n","bank_12.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2086.out","bank_12.write_addr_0"],
          ["self.clk","bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_ctrl.clk"],
          ["self.flush","bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_ctrl.flush"],
          ["self.rst_n","bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_ctrl.rst_n"],
          ["self.clk","bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl.clk"],
          ["self.flush","bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl.flush"],
          ["self.rst_n","bank_12_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl.rst_n"],
          ["zero_cst.out","bank_13.chain_chain_en"],
          ["self.clk","bank_13.clk"],
          ["one_cst.out","bank_13.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_13.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_net.in","bank_13.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U2206.out","bank_13.read_addr_0"],
          ["op_hcompute_conv_stencil_4_read_ctrl.valid","bank_13.ren_0"],
          ["self.rst_n","bank_13.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2166.out","bank_13.write_addr_0"],
          ["self.clk","bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_ctrl.clk"],
          ["self.flush","bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_ctrl.flush"],
          ["self.rst_n","bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_ctrl.rst_n"],
          ["self.clk","bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl.clk"],
          ["self.flush","bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl.flush"],
          ["self.rst_n","bank_13_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl.rst_n"],
          ["zero_cst.out","bank_14.chain_chain_en"],
          ["self.clk","bank_14.clk"],
          ["one_cst.out","bank_14.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_14.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_net.in","bank_14.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U2286.out","bank_14.read_addr_0"],
          ["op_hcompute_conv_stencil_5_read_ctrl.valid","bank_14.ren_0"],
          ["self.rst_n","bank_14.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2246.out","bank_14.write_addr_0"],
          ["self.clk","bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_ctrl.clk"],
          ["self.flush","bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_ctrl.flush"],
          ["self.rst_n","bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_ctrl.rst_n"],
          ["self.clk","bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl.clk"],
          ["self.flush","bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl.flush"],
          ["self.rst_n","bank_14_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl.rst_n"],
          ["zero_cst.out","bank_15.chain_chain_en"],
          ["self.clk","bank_15.clk"],
          ["one_cst.out","bank_15.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_15.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_net.in","bank_15.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U2366.out","bank_15.read_addr_0"],
          ["op_hcompute_conv_stencil_3_read_ctrl.valid","bank_15.ren_0"],
          ["self.rst_n","bank_15.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2326.out","bank_15.write_addr_0"],
          ["self.clk","bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_ctrl.clk"],
          ["self.flush","bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_ctrl.flush"],
          ["self.rst_n","bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_ctrl.rst_n"],
          ["self.clk","bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl.clk"],
          ["self.flush","bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl.flush"],
          ["self.rst_n","bank_15_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl.rst_n"],
          ["zero_cst.out","bank_16.chain_chain_en"],
          ["self.clk","bank_16.clk"],
          ["one_cst.out","bank_16.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_16.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_net.in","bank_16.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U2446.out","bank_16.read_addr_0"],
          ["op_hcompute_conv_stencil_4_read_ctrl.valid","bank_16.ren_0"],
          ["self.rst_n","bank_16.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2406.out","bank_16.write_addr_0"],
          ["self.clk","bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_ctrl.clk"],
          ["self.flush","bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_ctrl.flush"],
          ["self.rst_n","bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_ctrl.rst_n"],
          ["self.clk","bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl.clk"],
          ["self.flush","bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl.flush"],
          ["self.rst_n","bank_16_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl.rst_n"],
          ["zero_cst.out","bank_17.chain_chain_en"],
          ["self.clk","bank_17.clk"],
          ["one_cst.out","bank_17.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_17.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_net.in","bank_17.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U2526.out","bank_17.read_addr_0"],
          ["op_hcompute_conv_stencil_5_read_ctrl.valid","bank_17.ren_0"],
          ["self.rst_n","bank_17.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2486.out","bank_17.write_addr_0"],
          ["self.clk","bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_ctrl.clk"],
          ["self.flush","bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_ctrl.flush"],
          ["self.rst_n","bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_ctrl.rst_n"],
          ["self.clk","bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl.clk"],
          ["self.flush","bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl.flush"],
          ["self.rst_n","bank_17_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl.rst_n"],
          ["zero_cst.out","bank_18.chain_chain_en"],
          ["self.clk","bank_18.clk"],
          ["one_cst.out","bank_18.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_18.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_net.in","bank_18.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U2606.out","bank_18.read_addr_0"],
          ["op_hcompute_conv_stencil_3_read_ctrl.valid","bank_18.ren_0"],
          ["self.rst_n","bank_18.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2566.out","bank_18.write_addr_0"],
          ["self.clk","bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_ctrl.clk"],
          ["self.flush","bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_ctrl.flush"],
          ["self.rst_n","bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_ctrl.rst_n"],
          ["self.clk","bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl.clk"],
          ["self.flush","bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl.flush"],
          ["self.rst_n","bank_18_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl.rst_n"],
          ["zero_cst.out","bank_19.chain_chain_en"],
          ["self.clk","bank_19.clk"],
          ["one_cst.out","bank_19.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_19.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_net.in","bank_19.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U2686.out","bank_19.read_addr_0"],
          ["op_hcompute_conv_stencil_4_read_ctrl.valid","bank_19.ren_0"],
          ["self.rst_n","bank_19.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2646.out","bank_19.write_addr_0"],
          ["self.clk","bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_ctrl.clk"],
          ["self.flush","bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_ctrl.flush"],
          ["self.rst_n","bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_ctrl.rst_n"],
          ["self.clk","bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl.clk"],
          ["self.flush","bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl.flush"],
          ["self.rst_n","bank_19_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl.rst_n"],
          ["self.clk","bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_ctrl.clk"],
          ["self.flush","bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_ctrl.flush"],
          ["self.rst_n","bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_ctrl.rst_n"],
          ["self.clk","bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl.clk"],
          ["self.flush","bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl.flush"],
          ["self.rst_n","bank_1_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl.rst_n"],
          ["zero_cst.out","bank_2.chain_chain_en"],
          ["self.clk","bank_2.clk"],
          ["one_cst.out","bank_2.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_2.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_net.in","bank_2.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U1326.out","bank_2.read_addr_0"],
          ["op_hcompute_conv_stencil_5_read_ctrl.valid","bank_2.ren_0"],
          ["self.rst_n","bank_2.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1286.out","bank_2.write_addr_0"],
          ["zero_cst.out","bank_20.chain_chain_en"],
          ["self.clk","bank_20.clk"],
          ["one_cst.out","bank_20.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_20.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_net.in","bank_20.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U2766.out","bank_20.read_addr_0"],
          ["op_hcompute_conv_stencil_5_read_ctrl.valid","bank_20.ren_0"],
          ["self.rst_n","bank_20.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2726.out","bank_20.write_addr_0"],
          ["self.clk","bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_ctrl.clk"],
          ["self.flush","bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_ctrl.flush"],
          ["self.rst_n","bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_ctrl.rst_n"],
          ["self.clk","bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl.clk"],
          ["self.flush","bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl.flush"],
          ["self.rst_n","bank_20_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl.rst_n"],
          ["zero_cst.out","bank_21.chain_chain_en"],
          ["self.clk","bank_21.clk"],
          ["one_cst.out","bank_21.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_21.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_net.in","bank_21.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U2846.out","bank_21.read_addr_0"],
          ["op_hcompute_conv_stencil_3_read_ctrl.valid","bank_21.ren_0"],
          ["self.rst_n","bank_21.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2806.out","bank_21.write_addr_0"],
          ["self.clk","bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_ctrl.clk"],
          ["self.flush","bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_ctrl.flush"],
          ["self.rst_n","bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_ctrl.rst_n"],
          ["self.clk","bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl.clk"],
          ["self.flush","bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl.flush"],
          ["self.rst_n","bank_21_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl.rst_n"],
          ["zero_cst.out","bank_22.chain_chain_en"],
          ["self.clk","bank_22.clk"],
          ["one_cst.out","bank_22.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_22.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_net.in","bank_22.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U2926.out","bank_22.read_addr_0"],
          ["op_hcompute_conv_stencil_4_read_ctrl.valid","bank_22.ren_0"],
          ["self.rst_n","bank_22.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2886.out","bank_22.write_addr_0"],
          ["self.clk","bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_ctrl.clk"],
          ["self.flush","bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_ctrl.flush"],
          ["self.rst_n","bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_ctrl.rst_n"],
          ["self.clk","bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl.clk"],
          ["self.flush","bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl.flush"],
          ["self.rst_n","bank_22_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl.rst_n"],
          ["zero_cst.out","bank_23.chain_chain_en"],
          ["self.clk","bank_23.clk"],
          ["one_cst.out","bank_23.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_23.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_net.in","bank_23.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U3006.out","bank_23.read_addr_0"],
          ["op_hcompute_conv_stencil_5_read_ctrl.valid","bank_23.ren_0"],
          ["self.rst_n","bank_23.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2966.out","bank_23.write_addr_0"],
          ["self.clk","bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_ctrl.clk"],
          ["self.flush","bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_ctrl.flush"],
          ["self.rst_n","bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_ctrl.rst_n"],
          ["self.clk","bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl.clk"],
          ["self.flush","bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl.flush"],
          ["self.rst_n","bank_23_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl.rst_n"],
          ["self.clk","bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_ctrl.clk"],
          ["self.flush","bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_ctrl.flush"],
          ["self.rst_n","bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_ctrl.rst_n"],
          ["self.clk","bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl.clk"],
          ["self.flush","bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl.flush"],
          ["self.rst_n","bank_2_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl.rst_n"],
          ["zero_cst.out","bank_3.chain_chain_en"],
          ["self.clk","bank_3.clk"],
          ["one_cst.out","bank_3.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_3.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_net.in","bank_3.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U1406.out","bank_3.read_addr_0"],
          ["op_hcompute_conv_stencil_3_read_ctrl.valid","bank_3.ren_0"],
          ["self.rst_n","bank_3.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1366.out","bank_3.write_addr_0"],
          ["self.clk","bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_ctrl.clk"],
          ["self.flush","bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_ctrl.flush"],
          ["self.rst_n","bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_ctrl.rst_n"],
          ["self.clk","bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl.clk"],
          ["self.flush","bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl.flush"],
          ["self.rst_n","bank_3_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl.rst_n"],
          ["zero_cst.out","bank_4.chain_chain_en"],
          ["self.clk","bank_4.clk"],
          ["one_cst.out","bank_4.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_4.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_net.in","bank_4.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U1486.out","bank_4.read_addr_0"],
          ["op_hcompute_conv_stencil_4_read_ctrl.valid","bank_4.ren_0"],
          ["self.rst_n","bank_4.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1446.out","bank_4.write_addr_0"],
          ["self.clk","bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_ctrl.clk"],
          ["self.flush","bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_ctrl.flush"],
          ["self.rst_n","bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_ctrl.rst_n"],
          ["self.clk","bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl.clk"],
          ["self.flush","bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl.flush"],
          ["self.rst_n","bank_4_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl.rst_n"],
          ["zero_cst.out","bank_5.chain_chain_en"],
          ["self.clk","bank_5.clk"],
          ["one_cst.out","bank_5.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_5.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_net.in","bank_5.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1566.out","bank_5.read_addr_0"],
          ["op_hcompute_conv_stencil_5_read_ctrl.valid","bank_5.ren_0"],
          ["self.rst_n","bank_5.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1526.out","bank_5.write_addr_0"],
          ["self.clk","bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_ctrl.clk"],
          ["self.flush","bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_ctrl.flush"],
          ["self.rst_n","bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_ctrl.rst_n"],
          ["self.clk","bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl.clk"],
          ["self.flush","bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl.flush"],
          ["self.rst_n","bank_5_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl.rst_n"],
          ["zero_cst.out","bank_6.chain_chain_en"],
          ["self.clk","bank_6.clk"],
          ["one_cst.out","bank_6.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_6.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_net.in","bank_6.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U1646.out","bank_6.read_addr_0"],
          ["op_hcompute_conv_stencil_3_read_ctrl.valid","bank_6.ren_0"],
          ["self.rst_n","bank_6.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1606.out","bank_6.write_addr_0"],
          ["self.clk","bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_ctrl.clk"],
          ["self.flush","bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_ctrl.flush"],
          ["self.rst_n","bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_ctrl.rst_n"],
          ["self.clk","bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl.clk"],
          ["self.flush","bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl.flush"],
          ["self.rst_n","bank_6_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl.rst_n"],
          ["zero_cst.out","bank_7.chain_chain_en"],
          ["self.clk","bank_7.clk"],
          ["one_cst.out","bank_7.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_7.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_net.in","bank_7.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U1726.out","bank_7.read_addr_0"],
          ["op_hcompute_conv_stencil_4_read_ctrl.valid","bank_7.ren_0"],
          ["self.rst_n","bank_7.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1686.out","bank_7.write_addr_0"],
          ["self.clk","bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_ctrl.clk"],
          ["self.flush","bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_ctrl.flush"],
          ["self.rst_n","bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_ctrl.rst_n"],
          ["self.clk","bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl.clk"],
          ["self.flush","bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl.flush"],
          ["self.rst_n","bank_7_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl.rst_n"],
          ["zero_cst.out","bank_8.chain_chain_en"],
          ["self.clk","bank_8.clk"],
          ["one_cst.out","bank_8.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_8.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_net.in","bank_8.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1806.out","bank_8.read_addr_0"],
          ["op_hcompute_conv_stencil_5_read_ctrl.valid","bank_8.ren_0"],
          ["self.rst_n","bank_8.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1766.out","bank_8.write_addr_0"],
          ["self.clk","bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_ctrl.clk"],
          ["self.flush","bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_ctrl.flush"],
          ["self.rst_n","bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_ctrl.rst_n"],
          ["self.clk","bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl.clk"],
          ["self.flush","bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl.flush"],
          ["self.rst_n","bank_8_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl.rst_n"],
          ["zero_cst.out","bank_9.chain_chain_en"],
          ["self.clk","bank_9.clk"],
          ["one_cst.out","bank_9.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_9.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_net.in","bank_9.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U1886.out","bank_9.read_addr_0"],
          ["op_hcompute_conv_stencil_3_read_ctrl.valid","bank_9.ren_0"],
          ["self.rst_n","bank_9.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1846.out","bank_9.write_addr_0"],
          ["self.clk","bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_ctrl.clk"],
          ["self.flush","bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_ctrl.flush"],
          ["self.rst_n","bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_ctrl.rst_n"],
          ["self.clk","bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl.clk"],
          ["self.flush","bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl.flush"],
          ["self.rst_n","bank_9_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_ctrl.rst_n"],
          ["op_hcompute_conv_stencil_3_read_ctrl.d","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U1184.d"],
          ["op_hcompute_conv_stencil_3_read_ctrl.d","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U1424.d"],
          ["op_hcompute_conv_stencil_3_read_ctrl.d","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U1664.d"],
          ["op_hcompute_conv_stencil_3_read_ctrl.d","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U1904.d"],
          ["op_hcompute_conv_stencil_3_read_ctrl.d","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U2144.d"],
          ["op_hcompute_conv_stencil_3_read_ctrl.d","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U2384.d"],
          ["op_hcompute_conv_stencil_3_read_ctrl.d","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U2864.d"],
          ["op_hcompute_conv_stencil_3_read_ctrl.d","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U2624.d"],
          ["op_hcompute_conv_stencil_4_read_ctrl.d","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U1504.d"],
          ["op_hcompute_conv_stencil_4_read_ctrl.d","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U1744.d"],
          ["op_hcompute_conv_stencil_4_read_ctrl.d","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U1984.d"],
          ["op_hcompute_conv_stencil_4_read_ctrl.d","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U2224.d"],
          ["op_hcompute_conv_stencil_4_read_ctrl.d","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U2464.d"],
          ["op_hcompute_conv_stencil_4_read_ctrl.d","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U2944.d"],
          ["op_hcompute_conv_stencil_4_read_ctrl.d","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U2704.d"],
          ["op_hcompute_conv_stencil_4_read_ctrl.d","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U1264.d"],
          ["op_hcompute_conv_stencil_5_read_ctrl.d","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U1344.d"],
          ["op_hcompute_conv_stencil_5_read_ctrl.d","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1584.d"],
          ["op_hcompute_conv_stencil_5_read_ctrl.d","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1824.d"],
          ["op_hcompute_conv_stencil_5_read_ctrl.d","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U2064.d"],
          ["op_hcompute_conv_stencil_5_read_ctrl.d","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U2304.d"],
          ["op_hcompute_conv_stencil_5_read_ctrl.d","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U2544.d"],
          ["op_hcompute_conv_stencil_5_read_ctrl.d","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U3024.d"],
          ["op_hcompute_conv_stencil_5_read_ctrl.d","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U2784.d"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.d","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1144.d"],
          ["eq_const_U1145.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1144.out"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.d","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1224.d"],
          ["eq_const_U1225.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1224.out"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.d","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1304.d"],
          ["eq_const_U1305.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1304.out"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.d","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1384.d"],
          ["eq_const_U1385.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1384.out"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.d","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1464.d"],
          ["eq_const_U1465.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1464.out"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.d","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1544.d"],
          ["eq_const_U1545.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1544.out"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.d","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1624.d"],
          ["eq_const_U1625.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1624.out"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.d","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1704.d"],
          ["eq_const_U1705.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1704.out"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.d","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1784.d"],
          ["eq_const_U1785.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1784.out"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.d","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1864.d"],
          ["eq_const_U1865.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1864.out"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.d","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1944.d"],
          ["eq_const_U1945.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1944.out"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.d","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2024.d"],
          ["eq_const_U2025.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2024.out"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.d","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2104.d"],
          ["eq_const_U2105.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2104.out"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.d","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2184.d"],
          ["eq_const_U2185.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2184.out"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.d","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2264.d"],
          ["eq_const_U2265.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2264.out"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.d","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2344.d"],
          ["eq_const_U2345.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2344.out"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.d","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2424.d"],
          ["eq_const_U2425.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2424.out"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.d","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2504.d"],
          ["eq_const_U2505.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2504.out"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.d","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2584.d"],
          ["eq_const_U2585.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2584.out"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.d","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2664.d"],
          ["eq_const_U2665.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2664.out"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.d","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2744.d"],
          ["eq_const_U2745.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2744.out"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.d","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2824.d"],
          ["eq_const_U2825.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2824.out"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.d","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2904.d"],
          ["eq_const_U2905.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2904.out"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.d","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2984.d"],
          ["eq_const_U2985.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2984.out"],
          ["self.op_hcompute_conv_stencil_3_read.0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_net.out"],
          ["self.op_hcompute_conv_stencil_3_read.1","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_net.out"],
          ["self.op_hcompute_conv_stencil_3_read.2","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_net.out"],
          ["self.op_hcompute_conv_stencil_3_read.3","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_net.out"],
          ["self.op_hcompute_conv_stencil_3_read.4","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_net.out"],
          ["self.op_hcompute_conv_stencil_3_read.5","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_net.out"],
          ["self.op_hcompute_conv_stencil_3_read.6","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_net.out"],
          ["self.op_hcompute_conv_stencil_3_read.7","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_net.out"],
          ["self.op_hcompute_conv_stencil_4_read.0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_net.out"],
          ["self.op_hcompute_conv_stencil_4_read.1","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_net.out"],
          ["self.op_hcompute_conv_stencil_4_read.2","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_net.out"],
          ["self.op_hcompute_conv_stencil_4_read.3","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_net.out"],
          ["self.op_hcompute_conv_stencil_4_read.4","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_net.out"],
          ["self.op_hcompute_conv_stencil_4_read.5","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_net.out"],
          ["self.op_hcompute_conv_stencil_4_read.6","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_net.out"],
          ["self.op_hcompute_conv_stencil_4_read.7","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_net.out"],
          ["self.op_hcompute_conv_stencil_5_read.0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_net.out"],
          ["self.op_hcompute_conv_stencil_5_read.1","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_net.out"],
          ["self.op_hcompute_conv_stencil_5_read.2","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_net.out"],
          ["self.op_hcompute_conv_stencil_5_read.3","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_net.out"],
          ["self.op_hcompute_conv_stencil_5_read.4","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_net.out"],
          ["self.op_hcompute_conv_stencil_5_read.5","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_net.out"],
          ["self.op_hcompute_conv_stencil_5_read.6","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_net.out"],
          ["self.op_hcompute_conv_stencil_5_read.7","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_net.out"],
          ["op_hcompute_conv_stencil_3_read_ctrl.d","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U1166.d"],
          ["op_hcompute_conv_stencil_3_read_ctrl.d","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U1406.d"],
          ["op_hcompute_conv_stencil_3_read_ctrl.d","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U1646.d"],
          ["op_hcompute_conv_stencil_3_read_ctrl.d","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U1886.d"],
          ["op_hcompute_conv_stencil_3_read_ctrl.d","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U2126.d"],
          ["op_hcompute_conv_stencil_3_read_ctrl.d","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U2366.d"],
          ["op_hcompute_conv_stencil_3_read_ctrl.d","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U2846.d"],
          ["op_hcompute_conv_stencil_3_read_ctrl.d","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U2606.d"],
          ["op_hcompute_conv_stencil_4_read_ctrl.d","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U1486.d"],
          ["op_hcompute_conv_stencil_4_read_ctrl.d","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U1726.d"],
          ["op_hcompute_conv_stencil_4_read_ctrl.d","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U1966.d"],
          ["op_hcompute_conv_stencil_4_read_ctrl.d","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U2206.d"],
          ["op_hcompute_conv_stencil_4_read_ctrl.d","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U2446.d"],
          ["op_hcompute_conv_stencil_4_read_ctrl.d","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U2926.d"],
          ["op_hcompute_conv_stencil_4_read_ctrl.d","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U2686.d"],
          ["op_hcompute_conv_stencil_4_read_ctrl.d","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U1246.d"],
          ["op_hcompute_conv_stencil_5_read_ctrl.d","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U1326.d"],
          ["op_hcompute_conv_stencil_5_read_ctrl.d","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1566.d"],
          ["op_hcompute_conv_stencil_5_read_ctrl.d","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1806.d"],
          ["op_hcompute_conv_stencil_5_read_ctrl.d","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U2046.d"],
          ["op_hcompute_conv_stencil_5_read_ctrl.d","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U2286.d"],
          ["op_hcompute_conv_stencil_5_read_ctrl.d","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U2526.d"],
          ["op_hcompute_conv_stencil_5_read_ctrl.d","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U3006.d"],
          ["op_hcompute_conv_stencil_5_read_ctrl.d","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U2766.d"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.d","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1126.d"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.d","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1206.d"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.d","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1286.d"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.d","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1366.d"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.d","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1446.d"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.d","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1526.d"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.d","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1606.d"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.d","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1686.d"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.d","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1766.d"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.d","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1846.d"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.d","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1926.d"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.d","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2006.d"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.d","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2086.d"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.d","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2166.d"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.d","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2246.d"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.d","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2326.d"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.d","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2406.d"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.d","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2486.d"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.d","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2566.d"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.d","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2646.d"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.d","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2726.d"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.d","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2806.d"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.d","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2886.d"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.d","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2966.d"],
          ["self.clk","op_hcompute_conv_stencil_3_read_ctrl.clk"],
          ["self.flush","op_hcompute_conv_stencil_3_read_ctrl.flush"],
          ["self.rst_n","op_hcompute_conv_stencil_3_read_ctrl.rst_n"],
          ["self.clk","op_hcompute_conv_stencil_4_read_ctrl.clk"],
          ["self.flush","op_hcompute_conv_stencil_4_read_ctrl.flush"],
          ["self.rst_n","op_hcompute_conv_stencil_4_read_ctrl.rst_n"],
          ["self.clk","op_hcompute_conv_stencil_5_read_ctrl.clk"],
          ["self.flush","op_hcompute_conv_stencil_5_read_ctrl.flush"],
          ["self.rst_n","op_hcompute_conv_stencil_5_read_ctrl.rst_n"],
          ["self.clk","op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.clk"],
          ["self.flush","op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.flush"],
          ["self.rst_n","op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.rst_n"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_pt__U4":{
        "type":["Record",[
          ["in",["Array",4,["Array",16,"BitIn"]]],
          ["out",["Array",4,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U3":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_pt__U2":{
        "type":["Record",[
          ["in",["Array",4,["Array",16,"BitIn"]]],
          ["out",["Array",4,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U1":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_pt__U6":{
        "type":["Record",[
          ["in",["Array",4,["Array",16,"BitIn"]]],
          ["out",["Array",4,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U5":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_pt__U11":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_pt__U10":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_pt__U9":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_read_start_pt__U8":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_pt__U13":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_write_start_pt__U12":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_control_vars_pt__U19":{
        "type":["Record",[
          ["in",["Array",4,["Array",16,"BitIn"]]],
          ["out",["Array",4,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_pt__U17":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_control_vars_pt__U16":{
        "type":["Record",[
          ["in",["Array",4,["Array",16,"BitIn"]]],
          ["out",["Array",4,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_pt__U15":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_control_vars_pt__U28":{
        "type":["Record",[
          ["in",["Array",4,["Array",16,"BitIn"]]],
          ["out",["Array",4,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_pt__U26":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "resnet":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en","Bit"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_en","Bit"],
          ["hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","Bit"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "arr__U20":{
            "modref":"global.array_delay_U21"
          },
          "arr__U29":{
            "modref":"global.array_delay_U30"
          },
          "conv_stencil":{
            "modref":"global.conv_stencil_ub"
          },
          "delay_reg__U18":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U27":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "hw_input_global_wrapper_stencil":{
            "modref":"global.hw_input_global_wrapper_stencil_ub"
          },
          "hw_kernel_global_wrapper_stencil":{
            "modref":"global.hw_kernel_global_wrapper_stencil_ub"
          },
          "op_hcompute_conv_stencil":{
            "modref":"global.cu_op_hcompute_conv_stencil"
          },
          "op_hcompute_conv_stencil_1":{
            "modref":"global.cu_op_hcompute_conv_stencil_1"
          },
          "op_hcompute_conv_stencil_2":{
            "modref":"global.cu_op_hcompute_conv_stencil_2"
          },
          "op_hcompute_conv_stencil_3":{
            "modref":"global.cu_op_hcompute_conv_stencil_3"
          },
          "op_hcompute_conv_stencil_4":{
            "modref":"global.cu_op_hcompute_conv_stencil_4"
          },
          "op_hcompute_conv_stencil_5":{
            "modref":"global.cu_op_hcompute_conv_stencil_5"
          },
          "op_hcompute_hw_input_global_wrapper_stencil":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U3"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_pt__U4"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller":{
            "modref":"global.affine_controller__U0",
            "metadata":{"config":{"coeff_0":0,"coeff_1":240,"coeff_2":8,"coeff_3":1,"const":1,"extent_0":1,"extent_1":30,"extent_2":30,"extent_3":8}}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U1"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_pt__U2"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U5"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_pt__U6"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil":{
            "modref":"global.cu_op_hcompute_hw_kernel_global_wrapper_stencil"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_pt__U10"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_pt__U11"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_port_controller":{
            "modref":"global.affine_controller__U7",
            "metadata":{"config":{"coeff_0":0,"coeff_1":72,"coeff_2":24,"coeff_3":8,"coeff_4":1,"const":2,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":3,"extent_4":8}}
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_read_start":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_read_start_pt__U8"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_pt__U9"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_write_start":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_write_start_pt__U12"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_pt__U13"
          },
          "op_hcompute_hw_output_stencil":{
            "modref":"global.cu_op_hcompute_hw_output_stencil"
          },
          "op_hcompute_hw_output_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_exe_start_pt__U17"
          },
          "op_hcompute_hw_output_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_exe_start_control_vars_pt__U19"
          },
          "op_hcompute_hw_output_stencil_port_controller":{
            "modref":"global.affine_controller__U14",
            "metadata":{"config":{"coeff_0":0,"coeff_1":784,"coeff_2":28,"coeff_3":1,"const":16017,"extent_0":1,"extent_1":3,"extent_2":28,"extent_3":28}}
          },
          "op_hcompute_hw_output_stencil_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_read_start_pt__U15"
          },
          "op_hcompute_hw_output_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_read_start_control_vars_pt__U16"
          },
          "op_hcompute_hw_output_stencil_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_write_start_pt__U26"
          },
          "op_hcompute_hw_output_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_write_start_control_vars_pt__U28"
          }
        },
        "connections":[
          ["self.clk","arr__U20.clk"],
          ["op_hcompute_hw_output_stencil_port_controller.d","arr__U20.in"],
          ["op_hcompute_hw_output_stencil_exe_start_control_vars.in","arr__U20.out"],
          ["self.clk","arr__U29.clk"],
          ["op_hcompute_hw_output_stencil_port_controller.d","arr__U29.in"],
          ["op_hcompute_hw_output_stencil_write_start_control_vars.in","arr__U29.out"],
          ["self.clk","conv_stencil.clk"],
          ["self.flush","conv_stencil.flush"],
          ["op_hcompute_conv_stencil_1.conv_stencil_op_hcompute_conv_stencil_1_write","conv_stencil.op_hcompute_conv_stencil_1_write"],
          ["op_hcompute_conv_stencil_2.conv_stencil_op_hcompute_conv_stencil_2_write","conv_stencil.op_hcompute_conv_stencil_2_write"],
          ["op_hcompute_conv_stencil_3.conv_stencil_op_hcompute_conv_stencil_3_read","conv_stencil.op_hcompute_conv_stencil_3_read"],
          ["op_hcompute_conv_stencil_3.conv_stencil_op_hcompute_conv_stencil_3_write","conv_stencil.op_hcompute_conv_stencil_3_write"],
          ["op_hcompute_conv_stencil_4.conv_stencil_op_hcompute_conv_stencil_4_read","conv_stencil.op_hcompute_conv_stencil_4_read"],
          ["op_hcompute_conv_stencil_4.conv_stencil_op_hcompute_conv_stencil_4_write","conv_stencil.op_hcompute_conv_stencil_4_write"],
          ["op_hcompute_conv_stencil_5.conv_stencil_op_hcompute_conv_stencil_5_read","conv_stencil.op_hcompute_conv_stencil_5_read"],
          ["op_hcompute_conv_stencil_5.conv_stencil_op_hcompute_conv_stencil_5_write","conv_stencil.op_hcompute_conv_stencil_5_write"],
          ["op_hcompute_conv_stencil.conv_stencil_op_hcompute_conv_stencil_write","conv_stencil.op_hcompute_conv_stencil_write"],
          ["op_hcompute_hw_output_stencil.conv_stencil_op_hcompute_hw_output_stencil_read","conv_stencil.op_hcompute_hw_output_stencil_read"],
          ["self.rst_n","conv_stencil.rst_n"],
          ["self.clk","delay_reg__U18.clk"],
          ["op_hcompute_hw_output_stencil_port_controller.valid","delay_reg__U18.in"],
          ["op_hcompute_hw_output_stencil_exe_start.in","delay_reg__U18.out"],
          ["self.clk","delay_reg__U27.clk"],
          ["op_hcompute_hw_output_stencil_port_controller.valid","delay_reg__U27.in"],
          ["op_hcompute_hw_output_stencil_write_start.in","delay_reg__U27.out"],
          ["self.clk","hw_input_global_wrapper_stencil.clk"],
          ["self.flush","hw_input_global_wrapper_stencil.flush"],
          ["op_hcompute_conv_stencil_3.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_3_read"],
          ["op_hcompute_conv_stencil_4.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_4_read"],
          ["op_hcompute_conv_stencil_5.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_5_read"],
          ["op_hcompute_hw_input_global_wrapper_stencil.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write"],
          ["self.rst_n","hw_input_global_wrapper_stencil.rst_n"],
          ["self.clk","hw_kernel_global_wrapper_stencil.clk"],
          ["self.flush","hw_kernel_global_wrapper_stencil.flush"],
          ["op_hcompute_conv_stencil_3.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_3_read"],
          ["op_hcompute_conv_stencil_4.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_4_read"],
          ["op_hcompute_conv_stencil_5.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_5_read"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil.hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write","hw_kernel_global_wrapper_stencil.op_hcompute_hw_kernel_global_wrapper_stencil_write"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil.rst_n"],
          ["self.clk","op_hcompute_conv_stencil.clk"],
          ["self.clk","op_hcompute_conv_stencil_1.clk"],
          ["self.clk","op_hcompute_conv_stencil_2.clk"],
          ["self.clk","op_hcompute_conv_stencil_3.clk"],
          ["self.clk","op_hcompute_conv_stencil_4.clk"],
          ["self.clk","op_hcompute_conv_stencil_5.clk"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil.clk"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read","op_hcompute_hw_input_global_wrapper_stencil.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller.valid","op_hcompute_hw_input_global_wrapper_stencil_exe_start.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller.d","op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil_port_controller.clk"],
          ["op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.d"],
          ["self.flush","op_hcompute_hw_input_global_wrapper_stencil_port_controller.flush"],
          ["self.rst_n","op_hcompute_hw_input_global_wrapper_stencil_port_controller.rst_n"],
          ["op_hcompute_hw_input_global_wrapper_stencil_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.valid"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en","op_hcompute_hw_input_global_wrapper_stencil_read_start.out"],
          ["self.clk","op_hcompute_hw_kernel_global_wrapper_stencil.clk"],
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read","op_hcompute_hw_kernel_global_wrapper_stencil.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.valid","op_hcompute_hw_kernel_global_wrapper_stencil_exe_start.in"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.d","op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.clk"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars.in","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.d"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars.in","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.d"],
          ["self.flush","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.flush"],
          ["self.rst_n","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.rst_n"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_read_start.in","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.valid"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_start.in","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.valid"],
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_en","op_hcompute_hw_kernel_global_wrapper_stencil_read_start.out"],
          ["self.clk","op_hcompute_hw_output_stencil.clk"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write","op_hcompute_hw_output_stencil.hw_output_stencil_op_hcompute_hw_output_stencil_write"],
          ["self.clk","op_hcompute_hw_output_stencil_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_read_start_control_vars.in","op_hcompute_hw_output_stencil_port_controller.d"],
          ["self.flush","op_hcompute_hw_output_stencil_port_controller.flush"],
          ["self.rst_n","op_hcompute_hw_output_stencil_port_controller.rst_n"],
          ["op_hcompute_hw_output_stencil_read_start.in","op_hcompute_hw_output_stencil_port_controller.valid"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","op_hcompute_hw_output_stencil_write_start.out"]
        ]
      },
      "sr_end_U470_pt__U471":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U472_pt__U473":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U474_pt__U475":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U476_pt__U477":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U478_pt__U479":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U480_pt__U481":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U482_pt__U483":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U484_pt__U485":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U486_pt__U487":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U488_pt__U489":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U490_pt__U491":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U492_pt__U493":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U494_pt__U495":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U496_pt__U497":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U498_pt__U499":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U500_pt__U501":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      }
    },
    "generators":{
      "delay_tile":{
        "typegen":"global.delay_tile_TG",
        "genparams":{"delay":"Int"}
      },
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"}
      },
      "raw_quad_port_memtile":{
        "typegen":"global.raw_quad_port_memtile_TG",
        "genparams":{"depth":"Int"}
      },
      "tahoe":{
        "typegen":"global.tahoe_TG",
        "genparams":{"depth":"Int"}
      }
    },
    "typegens":{
      "delay_tile_TG":[{"delay":"Int"},"implicit"],
      "raw_dual_port_sram_TG":[{"depth":"Int"},"implicit"],
      "raw_quad_port_memtile_TG":[{"depth":"Int"},"implicit"],
      "tahoe_TG":[{"depth":"Int"},"implicit"]
    }
  }
}
}
