`timescale 1ns / 1ps
//Julia Rasmussen and Javier Vidal
module program_counter(
input logic clk, input logic rst, output logic [7:0]pc
    );
    always@(posedge clk, posedge rst)begin
        if(rst)begin
            pc = 0;
            end
        else begin
            pc = pc+1;
            end 
    end 
    
endmodule
