// ------------------------------------------------------------------------- 
// High Level Design Compiler for Intel(R) FPGAs Version 2022.1 (Release Build #96.2)
// 
// Legal Notice: Copyright 2021 Intel Corporation.  All rights reserved.
// Your use of  Intel Corporation's design tools,  logic functions and other
// software and  tools, and its AMPP partner logic functions, and any output
// files any  of the foregoing (including  device programming  or simulation
// files), and  any associated  documentation  or information  are expressly
// subject  to the terms and  conditions of the  Intel FPGA Software License
// Agreement, Intel MegaCore Function License Agreement, or other applicable
// license agreement,  including,  without limitation,  that your use is for
// the  sole  purpose of  programming  logic devices  manufactured by  Intel
// and  sold by Intel  or its authorized  distributors. Please refer  to the
// applicable agreement for further details.
// ---------------------------------------------------------------------------

// SystemVerilog created from i_sfc_logic_s_c0_in_zts6mmstv2s_c0_enter22_k0_zts6mmstv20
// Created for function/kernel k0_ZTS6MMstv2
// SystemVerilog created on Sat Apr 30 18:30:15 2022


(* altera_attribute = "-name AUTO_SHIFT_REGISTER_RECOGNITION OFF; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 10037; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 15400; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 12020; -name MESSAGE_DISABLE 12030; -name MESSAGE_DISABLE 12010; -name MESSAGE_DISABLE 12110; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 13410; -name MESSAGE_DISABLE 113007; -name MESSAGE_DISABLE 10958" *)
module k0_ZTS6MMstv2_i_sfc_logic_s_c0_in_zts6mm0000ter22_k0_zts6mmstv20 (
    output wire [0:0] out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going45_k0_zts6mmstv22_exiting_valid_out,
    output wire [0:0] out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going45_k0_zts6mmstv22_exiting_stall_out,
    input wire [0:0] in_pipeline_stall_in,
    output wire [0:0] out_pipeline_valid_out,
    input wire [63:0] in_arg0,
    input wire [63:0] in_arg13,
    input wire [63:0] in_arg9,
    input wire [63:0] in_intel_reserved_ffwd_0_0_0_tpl,
    input wire [63:0] in_intel_reserved_ffwd_0_0_1_tpl,
    input wire [63:0] in_intel_reserved_ffwd_10_0_0_tpl,
    input wire [63:0] in_intel_reserved_ffwd_10_0_1_tpl,
    input wire [63:0] in_intel_reserved_ffwd_11_0_0_tpl,
    input wire [63:0] in_intel_reserved_ffwd_11_0_1_tpl,
    input wire [63:0] in_intel_reserved_ffwd_1_0_0_tpl,
    input wire [63:0] in_intel_reserved_ffwd_1_0_1_tpl,
    input wire [63:0] in_intel_reserved_ffwd_2_0_0_tpl,
    input wire [63:0] in_intel_reserved_ffwd_2_0_1_tpl,
    input wire [63:0] in_intel_reserved_ffwd_6_0_0_tpl,
    input wire [63:0] in_intel_reserved_ffwd_6_0_1_tpl,
    input wire [63:0] in_intel_reserved_ffwd_7_0_0_tpl,
    input wire [63:0] in_intel_reserved_ffwd_7_0_1_tpl,
    input wire [63:0] in_intel_reserved_ffwd_8_0_0_tpl,
    input wire [63:0] in_intel_reserved_ffwd_8_0_1_tpl,
    input wire [63:0] in_intel_reserved_ffwd_9_0_0_tpl,
    input wire [63:0] in_intel_reserved_ffwd_9_0_1_tpl,
    output wire [0:0] out_c0_exi27_0_tpl,
    output wire [63:0] out_c0_exi27_1_tpl,
    output wire [63:0] out_c0_exi27_2_tpl,
    output wire [63:0] out_c0_exi27_3_tpl,
    output wire [63:0] out_c0_exi27_4_tpl,
    output wire [63:0] out_c0_exi27_5_tpl,
    output wire [63:0] out_c0_exi27_6_tpl,
    output wire [63:0] out_c0_exi27_7_tpl,
    output wire [63:0] out_c0_exi27_8_tpl,
    output wire [63:0] out_c0_exi27_9_tpl,
    output wire [63:0] out_c0_exi27_10_tpl,
    output wire [63:0] out_c0_exi27_11_tpl,
    output wire [63:0] out_c0_exi27_12_tpl,
    output wire [63:0] out_c0_exi27_13_tpl,
    output wire [63:0] out_c0_exi27_14_tpl,
    output wire [63:0] out_c0_exi27_15_tpl,
    output wire [63:0] out_c0_exi27_16_tpl,
    output wire [63:0] out_c0_exi27_17_tpl,
    output wire [63:0] out_c0_exi27_18_tpl,
    output wire [63:0] out_c0_exi27_19_tpl,
    output wire [63:0] out_c0_exi27_20_tpl,
    output wire [63:0] out_c0_exi27_21_tpl,
    output wire [63:0] out_c0_exi27_22_tpl,
    output wire [63:0] out_c0_exi27_23_tpl,
    output wire [63:0] out_c0_exi27_24_tpl,
    output wire [0:0] out_c0_exi27_25_tpl,
    output wire [0:0] out_c0_exi27_26_tpl,
    output wire [0:0] out_c0_exi27_27_tpl,
    output wire [0:0] out_o_valid,
    output wire [0:0] out_unnamed_k0_ZTS6MMstv227,
    input wire [0:0] in_c0_eni1_0_tpl,
    input wire [0:0] in_c0_eni1_1_tpl,
    input wire [0:0] in_i_valid,
    input wire clock,
    input wire resetn
    );

    wire [0:0] GND_q;
    wire [0:0] VCC_q;
    wire [20:0] c_i21_1131_q;
    wire [20:0] c_i21_639998129_q;
    wire [63:0] c_i64_0126_q;
    wire [63:0] c_i64_1127_q;
    wire [63:0] c_i64_2128_q;
    wire [63:0] c_i64_4132_q;
    wire [64:0] i_decomposed971_k0_zts6mmstv247_a;
    wire [64:0] i_decomposed971_k0_zts6mmstv247_b;
    logic [64:0] i_decomposed971_k0_zts6mmstv247_o;
    wire [64:0] i_decomposed971_k0_zts6mmstv247_q;
    wire [64:0] i_decomposed972_k0_zts6mmstv268_a;
    wire [64:0] i_decomposed972_k0_zts6mmstv268_b;
    logic [64:0] i_decomposed972_k0_zts6mmstv268_o;
    wire [64:0] i_decomposed972_k0_zts6mmstv268_q;
    wire [64:0] i_decomposed_k0_zts6mmstv226_a;
    wire [64:0] i_decomposed_k0_zts6mmstv226_b;
    logic [64:0] i_decomposed_k0_zts6mmstv226_o;
    wire [64:0] i_decomposed_k0_zts6mmstv226_q;
    wire [21:0] i_fpga_indvars_iv_next2_k0_zts6mmstv291_a;
    wire [21:0] i_fpga_indvars_iv_next2_k0_zts6mmstv291_b;
    logic [21:0] i_fpga_indvars_iv_next2_k0_zts6mmstv291_o;
    wire [21:0] i_fpga_indvars_iv_next2_k0_zts6mmstv291_q;
    wire [0:0] i_llvm_fpga_pipeline_keep_going45_k0_zts6mmstv22_out_exiting_stall_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going45_k0_zts6mmstv22_out_exiting_valid_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going45_k0_zts6mmstv22_out_not_exitcond_stall_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going45_k0_zts6mmstv22_out_pipeline_valid_out;
    wire [20:0] i_llvm_fpga_pop_i21_fpga_indvars_iv1_pop5_k0_zts6mmstv286_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i21_fpga_indvars_iv1_pop5_k0_zts6mmstv286_out_feedback_stall_out_5;
    wire [63:0] i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_feedback_stall_out_6;
    wire [0:0] i_llvm_fpga_push_i1_notexitcond46_k0_zts6mmstv290_out_feedback_out_4;
    wire [0:0] i_llvm_fpga_push_i1_notexitcond46_k0_zts6mmstv290_out_feedback_valid_out_4;
    wire [31:0] i_llvm_fpga_push_i21_fpga_indvars_iv1_push5_k0_zts6mmstv292_out_feedback_out_5;
    wire [0:0] i_llvm_fpga_push_i21_fpga_indvars_iv1_push5_k0_zts6mmstv292_out_feedback_valid_out_5;
    wire [63:0] i_llvm_fpga_push_i64_acl_080_i285_push6_k0_zts6mmstv294_out_feedback_out_6;
    wire [0:0] i_llvm_fpga_push_i64_acl_080_i285_push6_k0_zts6mmstv294_out_feedback_valid_out_6;
    wire [63:0] i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out;
    wire [63:0] i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer4_k0_zts6mmstv266_out_buffer_out;
    wire [63:0] i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer5_k0_zts6mmstv245_out_buffer_out;
    wire [63:0] i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer6_k0_zts6mmstv224_out_buffer_out;
    wire [63:0] i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer7_k0_zts6mmstv284_out_buffer_out;
    wire [63:0] i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out;
    wire [63:0] i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out;
    wire [63:0] i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer_k0_zts6mmstv285_out_buffer_out;
    wire [63:0] i_llvm_fpga_sync_buffer_p1024f32_arg13_sync_buffer27_k0_zts6mmstv255_out_buffer_out;
    wire [9:0] i_llvm_fpga_sync_buffer_p1024f32_arg13_sync_buffer27_k0_zts6mmstv255_vt_const_9_q;
    wire [63:0] i_llvm_fpga_sync_buffer_p1024f32_arg13_sync_buffer27_k0_zts6mmstv255_vt_join_q;
    wire [53:0] i_llvm_fpga_sync_buffer_p1024f32_arg13_sync_buffer27_k0_zts6mmstv255_vt_select_63_b;
    wire [63:0] i_llvm_fpga_sync_buffer_p1024f32_arg13_sync_buffer28_k0_zts6mmstv276_out_buffer_out;
    wire [63:0] i_llvm_fpga_sync_buffer_p1024f32_arg13_sync_buffer28_k0_zts6mmstv276_vt_join_q;
    wire [53:0] i_llvm_fpga_sync_buffer_p1024f32_arg13_sync_buffer28_k0_zts6mmstv276_vt_select_63_b;
    wire [63:0] i_llvm_fpga_sync_buffer_p1024f32_arg13_sync_buffer_k0_zts6mmstv234_out_buffer_out;
    wire [63:0] i_llvm_fpga_sync_buffer_p1024f32_arg13_sync_buffer_k0_zts6mmstv234_vt_join_q;
    wire [53:0] i_llvm_fpga_sync_buffer_p1024f32_arg13_sync_buffer_k0_zts6mmstv234_vt_select_63_b;
    wire [63:0] i_llvm_fpga_sync_buffer_p1024f32_arg9_sync_buffer23_k0_zts6mmstv261_out_buffer_out;
    wire [63:0] i_llvm_fpga_sync_buffer_p1024f32_arg9_sync_buffer23_k0_zts6mmstv261_vt_join_q;
    wire [53:0] i_llvm_fpga_sync_buffer_p1024f32_arg9_sync_buffer23_k0_zts6mmstv261_vt_select_63_b;
    wire [63:0] i_llvm_fpga_sync_buffer_p1024f32_arg9_sync_buffer24_k0_zts6mmstv282_out_buffer_out;
    wire [63:0] i_llvm_fpga_sync_buffer_p1024f32_arg9_sync_buffer24_k0_zts6mmstv282_vt_join_q;
    wire [53:0] i_llvm_fpga_sync_buffer_p1024f32_arg9_sync_buffer24_k0_zts6mmstv282_vt_select_63_b;
    wire [63:0] i_llvm_fpga_sync_buffer_p1024f32_arg9_sync_buffer_k0_zts6mmstv240_out_buffer_out;
    wire [63:0] i_llvm_fpga_sync_buffer_p1024f32_arg9_sync_buffer_k0_zts6mmstv240_vt_join_q;
    wire [53:0] i_llvm_fpga_sync_buffer_p1024f32_arg9_sync_buffer_k0_zts6mmstv240_vt_select_63_b;
    wire [0:0] i_notcmp43_k0_zts6mmstv289_q;
    wire [64:0] i_unnamed_k0_zts6mmstv227_a;
    wire [64:0] i_unnamed_k0_zts6mmstv227_b;
    logic [64:0] i_unnamed_k0_zts6mmstv227_o;
    wire [64:0] i_unnamed_k0_zts6mmstv227_q;
    wire [64:0] i_unnamed_k0_zts6mmstv229_a;
    wire [64:0] i_unnamed_k0_zts6mmstv229_b;
    logic [64:0] i_unnamed_k0_zts6mmstv229_o;
    wire [64:0] i_unnamed_k0_zts6mmstv229_q;
    wire [64:0] i_unnamed_k0_zts6mmstv230_a;
    wire [64:0] i_unnamed_k0_zts6mmstv230_b;
    logic [64:0] i_unnamed_k0_zts6mmstv230_o;
    wire [64:0] i_unnamed_k0_zts6mmstv230_q;
    wire [64:0] i_unnamed_k0_zts6mmstv232_a;
    wire [64:0] i_unnamed_k0_zts6mmstv232_b;
    logic [64:0] i_unnamed_k0_zts6mmstv232_o;
    wire [64:0] i_unnamed_k0_zts6mmstv232_q;
    wire [64:0] i_unnamed_k0_zts6mmstv233_a;
    wire [64:0] i_unnamed_k0_zts6mmstv233_b;
    logic [64:0] i_unnamed_k0_zts6mmstv233_o;
    wire [64:0] i_unnamed_k0_zts6mmstv233_q;
    wire [1:0] i_unnamed_k0_zts6mmstv235_vt_const_1_q;
    wire [63:0] i_unnamed_k0_zts6mmstv235_vt_join_q;
    wire [61:0] i_unnamed_k0_zts6mmstv235_vt_select_63_b;
    wire [64:0] i_unnamed_k0_zts6mmstv236_a;
    wire [64:0] i_unnamed_k0_zts6mmstv236_b;
    logic [64:0] i_unnamed_k0_zts6mmstv236_o;
    wire [64:0] i_unnamed_k0_zts6mmstv236_q;
    wire [64:0] i_unnamed_k0_zts6mmstv238_a;
    wire [64:0] i_unnamed_k0_zts6mmstv238_b;
    logic [64:0] i_unnamed_k0_zts6mmstv238_o;
    wire [64:0] i_unnamed_k0_zts6mmstv238_q;
    wire [64:0] i_unnamed_k0_zts6mmstv239_a;
    wire [64:0] i_unnamed_k0_zts6mmstv239_b;
    logic [64:0] i_unnamed_k0_zts6mmstv239_o;
    wire [64:0] i_unnamed_k0_zts6mmstv239_q;
    wire [63:0] i_unnamed_k0_zts6mmstv241_vt_join_q;
    wire [61:0] i_unnamed_k0_zts6mmstv241_vt_select_63_b;
    wire [63:0] i_unnamed_k0_zts6mmstv242_q;
    wire [63:0] i_unnamed_k0_zts6mmstv242_vt_join_q;
    wire [62:0] i_unnamed_k0_zts6mmstv242_vt_select_63_b;
    wire [64:0] i_unnamed_k0_zts6mmstv248_a;
    wire [64:0] i_unnamed_k0_zts6mmstv248_b;
    logic [64:0] i_unnamed_k0_zts6mmstv248_o;
    wire [64:0] i_unnamed_k0_zts6mmstv248_q;
    wire [64:0] i_unnamed_k0_zts6mmstv250_a;
    wire [64:0] i_unnamed_k0_zts6mmstv250_b;
    logic [64:0] i_unnamed_k0_zts6mmstv250_o;
    wire [64:0] i_unnamed_k0_zts6mmstv250_q;
    wire [64:0] i_unnamed_k0_zts6mmstv251_a;
    wire [64:0] i_unnamed_k0_zts6mmstv251_b;
    logic [64:0] i_unnamed_k0_zts6mmstv251_o;
    wire [64:0] i_unnamed_k0_zts6mmstv251_q;
    wire [64:0] i_unnamed_k0_zts6mmstv253_a;
    wire [64:0] i_unnamed_k0_zts6mmstv253_b;
    logic [64:0] i_unnamed_k0_zts6mmstv253_o;
    wire [64:0] i_unnamed_k0_zts6mmstv253_q;
    wire [64:0] i_unnamed_k0_zts6mmstv254_a;
    wire [64:0] i_unnamed_k0_zts6mmstv254_b;
    logic [64:0] i_unnamed_k0_zts6mmstv254_o;
    wire [64:0] i_unnamed_k0_zts6mmstv254_q;
    wire [63:0] i_unnamed_k0_zts6mmstv256_vt_join_q;
    wire [61:0] i_unnamed_k0_zts6mmstv256_vt_select_63_b;
    wire [64:0] i_unnamed_k0_zts6mmstv257_a;
    wire [64:0] i_unnamed_k0_zts6mmstv257_b;
    logic [64:0] i_unnamed_k0_zts6mmstv257_o;
    wire [64:0] i_unnamed_k0_zts6mmstv257_q;
    wire [64:0] i_unnamed_k0_zts6mmstv259_a;
    wire [64:0] i_unnamed_k0_zts6mmstv259_b;
    logic [64:0] i_unnamed_k0_zts6mmstv259_o;
    wire [64:0] i_unnamed_k0_zts6mmstv259_q;
    wire [64:0] i_unnamed_k0_zts6mmstv260_a;
    wire [64:0] i_unnamed_k0_zts6mmstv260_b;
    logic [64:0] i_unnamed_k0_zts6mmstv260_o;
    wire [64:0] i_unnamed_k0_zts6mmstv260_q;
    wire [63:0] i_unnamed_k0_zts6mmstv262_vt_join_q;
    wire [61:0] i_unnamed_k0_zts6mmstv262_vt_select_63_b;
    wire [63:0] i_unnamed_k0_zts6mmstv263_q;
    wire [63:0] i_unnamed_k0_zts6mmstv263_vt_join_q;
    wire [64:0] i_unnamed_k0_zts6mmstv269_a;
    wire [64:0] i_unnamed_k0_zts6mmstv269_b;
    logic [64:0] i_unnamed_k0_zts6mmstv269_o;
    wire [64:0] i_unnamed_k0_zts6mmstv269_q;
    wire [64:0] i_unnamed_k0_zts6mmstv271_a;
    wire [64:0] i_unnamed_k0_zts6mmstv271_b;
    logic [64:0] i_unnamed_k0_zts6mmstv271_o;
    wire [64:0] i_unnamed_k0_zts6mmstv271_q;
    wire [64:0] i_unnamed_k0_zts6mmstv272_a;
    wire [64:0] i_unnamed_k0_zts6mmstv272_b;
    logic [64:0] i_unnamed_k0_zts6mmstv272_o;
    wire [64:0] i_unnamed_k0_zts6mmstv272_q;
    wire [64:0] i_unnamed_k0_zts6mmstv274_a;
    wire [64:0] i_unnamed_k0_zts6mmstv274_b;
    logic [64:0] i_unnamed_k0_zts6mmstv274_o;
    wire [64:0] i_unnamed_k0_zts6mmstv274_q;
    wire [64:0] i_unnamed_k0_zts6mmstv275_a;
    wire [64:0] i_unnamed_k0_zts6mmstv275_b;
    logic [64:0] i_unnamed_k0_zts6mmstv275_o;
    wire [64:0] i_unnamed_k0_zts6mmstv275_q;
    wire [63:0] i_unnamed_k0_zts6mmstv277_vt_join_q;
    wire [61:0] i_unnamed_k0_zts6mmstv277_vt_select_63_b;
    wire [64:0] i_unnamed_k0_zts6mmstv278_a;
    wire [64:0] i_unnamed_k0_zts6mmstv278_b;
    logic [64:0] i_unnamed_k0_zts6mmstv278_o;
    wire [64:0] i_unnamed_k0_zts6mmstv278_q;
    wire [64:0] i_unnamed_k0_zts6mmstv280_a;
    wire [64:0] i_unnamed_k0_zts6mmstv280_b;
    logic [64:0] i_unnamed_k0_zts6mmstv280_o;
    wire [64:0] i_unnamed_k0_zts6mmstv280_q;
    wire [64:0] i_unnamed_k0_zts6mmstv281_a;
    wire [64:0] i_unnamed_k0_zts6mmstv281_b;
    logic [64:0] i_unnamed_k0_zts6mmstv281_o;
    wire [64:0] i_unnamed_k0_zts6mmstv281_q;
    wire [63:0] i_unnamed_k0_zts6mmstv283_vt_join_q;
    wire [61:0] i_unnamed_k0_zts6mmstv283_vt_select_63_b;
    wire [64:0] i_unnamed_k0_zts6mmstv293_a;
    wire [64:0] i_unnamed_k0_zts6mmstv293_b;
    logic [64:0] i_unnamed_k0_zts6mmstv293_o;
    wire [64:0] i_unnamed_k0_zts6mmstv293_q;
    wire [63:0] bgTrunc_i_decomposed971_k0_zts6mmstv247_sel_x_b;
    wire [63:0] bgTrunc_i_decomposed972_k0_zts6mmstv268_sel_x_b;
    wire [63:0] bgTrunc_i_decomposed_k0_zts6mmstv226_sel_x_b;
    wire [20:0] bgTrunc_i_fpga_indvars_iv_next2_k0_zts6mmstv291_sel_x_b;
    wire [127:0] bgTrunc_i_unnamed_k0_zts6mmstv225_sel_x_in;
    wire [63:0] bgTrunc_i_unnamed_k0_zts6mmstv225_sel_x_b;
    wire [63:0] bgTrunc_i_unnamed_k0_zts6mmstv227_sel_x_b;
    wire [127:0] bgTrunc_i_unnamed_k0_zts6mmstv228_sel_x_in;
    wire [63:0] bgTrunc_i_unnamed_k0_zts6mmstv228_sel_x_b;
    wire [63:0] bgTrunc_i_unnamed_k0_zts6mmstv229_sel_x_b;
    wire [63:0] bgTrunc_i_unnamed_k0_zts6mmstv230_sel_x_b;
    wire [127:0] bgTrunc_i_unnamed_k0_zts6mmstv231_sel_x_in;
    wire [63:0] bgTrunc_i_unnamed_k0_zts6mmstv231_sel_x_b;
    wire [63:0] bgTrunc_i_unnamed_k0_zts6mmstv232_sel_x_b;
    wire [63:0] bgTrunc_i_unnamed_k0_zts6mmstv233_sel_x_b;
    wire [63:0] bgTrunc_i_unnamed_k0_zts6mmstv236_sel_x_b;
    wire [127:0] bgTrunc_i_unnamed_k0_zts6mmstv237_sel_x_in;
    wire [63:0] bgTrunc_i_unnamed_k0_zts6mmstv237_sel_x_b;
    wire [63:0] bgTrunc_i_unnamed_k0_zts6mmstv238_sel_x_b;
    wire [63:0] bgTrunc_i_unnamed_k0_zts6mmstv239_sel_x_b;
    wire [127:0] bgTrunc_i_unnamed_k0_zts6mmstv246_sel_x_in;
    wire [63:0] bgTrunc_i_unnamed_k0_zts6mmstv246_sel_x_b;
    wire [63:0] bgTrunc_i_unnamed_k0_zts6mmstv248_sel_x_b;
    wire [127:0] bgTrunc_i_unnamed_k0_zts6mmstv249_sel_x_in;
    wire [63:0] bgTrunc_i_unnamed_k0_zts6mmstv249_sel_x_b;
    wire [63:0] bgTrunc_i_unnamed_k0_zts6mmstv250_sel_x_b;
    wire [63:0] bgTrunc_i_unnamed_k0_zts6mmstv251_sel_x_b;
    wire [127:0] bgTrunc_i_unnamed_k0_zts6mmstv252_sel_x_in;
    wire [63:0] bgTrunc_i_unnamed_k0_zts6mmstv252_sel_x_b;
    wire [63:0] bgTrunc_i_unnamed_k0_zts6mmstv253_sel_x_b;
    wire [63:0] bgTrunc_i_unnamed_k0_zts6mmstv254_sel_x_b;
    wire [63:0] bgTrunc_i_unnamed_k0_zts6mmstv257_sel_x_b;
    wire [127:0] bgTrunc_i_unnamed_k0_zts6mmstv258_sel_x_in;
    wire [63:0] bgTrunc_i_unnamed_k0_zts6mmstv258_sel_x_b;
    wire [63:0] bgTrunc_i_unnamed_k0_zts6mmstv259_sel_x_b;
    wire [63:0] bgTrunc_i_unnamed_k0_zts6mmstv260_sel_x_b;
    wire [127:0] bgTrunc_i_unnamed_k0_zts6mmstv267_sel_x_in;
    wire [63:0] bgTrunc_i_unnamed_k0_zts6mmstv267_sel_x_b;
    wire [63:0] bgTrunc_i_unnamed_k0_zts6mmstv269_sel_x_b;
    wire [127:0] bgTrunc_i_unnamed_k0_zts6mmstv270_sel_x_in;
    wire [63:0] bgTrunc_i_unnamed_k0_zts6mmstv270_sel_x_b;
    wire [63:0] bgTrunc_i_unnamed_k0_zts6mmstv271_sel_x_b;
    wire [63:0] bgTrunc_i_unnamed_k0_zts6mmstv272_sel_x_b;
    wire [127:0] bgTrunc_i_unnamed_k0_zts6mmstv273_sel_x_in;
    wire [63:0] bgTrunc_i_unnamed_k0_zts6mmstv273_sel_x_b;
    wire [63:0] bgTrunc_i_unnamed_k0_zts6mmstv274_sel_x_b;
    wire [63:0] bgTrunc_i_unnamed_k0_zts6mmstv275_sel_x_b;
    wire [63:0] bgTrunc_i_unnamed_k0_zts6mmstv278_sel_x_b;
    wire [127:0] bgTrunc_i_unnamed_k0_zts6mmstv279_sel_x_in;
    wire [63:0] bgTrunc_i_unnamed_k0_zts6mmstv279_sel_x_b;
    wire [63:0] bgTrunc_i_unnamed_k0_zts6mmstv280_sel_x_b;
    wire [63:0] bgTrunc_i_unnamed_k0_zts6mmstv281_sel_x_b;
    wire [63:0] bgTrunc_i_unnamed_k0_zts6mmstv293_sel_x_b;
    wire [63:0] i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x_out_dest_data_out_6_0_1_tpl;
    wire [63:0] i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x_out_dest_data_out_7_0_0_tpl;
    wire [63:0] i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer39_k0_zts6mmstv29_aunroll_x_out_dest_data_out_8_0_1_tpl;
    wire [63:0] i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x_out_dest_data_out_9_0_1_tpl;
    wire [63:0] i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x_out_dest_data_out_10_0_0_tpl;
    wire [63:0] i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer42_k0_zts6mmstv23_aunroll_x_out_dest_data_out_11_0_1_tpl;
    wire [63:0] i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg3_sync_buffer31_k0_zts6mmstv219_aunroll_x_out_dest_data_out_0_0_1_tpl;
    wire [63:0] i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer1432_k0_zts6mmstv217_aunroll_x_out_dest_data_out_1_0_0_tpl;
    wire [63:0] i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer33_k0_zts6mmstv215_aunroll_x_out_dest_data_out_2_0_1_tpl;
    wire [64:0] i_unnamed_k0_zts6mmstv20_add_x_a;
    wire [64:0] i_unnamed_k0_zts6mmstv20_add_x_b;
    logic [64:0] i_unnamed_k0_zts6mmstv20_add_x_o;
    wire [64:0] i_unnamed_k0_zts6mmstv20_add_x_q;
    wire [61:0] i_unnamed_k0_zts6mmstv20_narrow_x_b;
    wire [63:0] i_unnamed_k0_zts6mmstv20_shift_join_x_q;
    wire [63:0] i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x_b;
    wire [64:0] dupName_0_i_unnamed_k0_zts6mmstv20_add_x_a;
    wire [64:0] dupName_0_i_unnamed_k0_zts6mmstv20_add_x_b;
    logic [64:0] dupName_0_i_unnamed_k0_zts6mmstv20_add_x_o;
    wire [64:0] dupName_0_i_unnamed_k0_zts6mmstv20_add_x_q;
    wire [61:0] dupName_0_i_unnamed_k0_zts6mmstv20_narrow_x_b;
    wire [63:0] dupName_0_i_unnamed_k0_zts6mmstv20_shift_join_x_q;
    wire [63:0] dupName_0_i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x_b;
    wire [64:0] dupName_1_i_unnamed_k0_zts6mmstv20_add_x_a;
    wire [64:0] dupName_1_i_unnamed_k0_zts6mmstv20_add_x_b;
    logic [64:0] dupName_1_i_unnamed_k0_zts6mmstv20_add_x_o;
    wire [64:0] dupName_1_i_unnamed_k0_zts6mmstv20_add_x_q;
    wire [61:0] dupName_1_i_unnamed_k0_zts6mmstv20_narrow_x_b;
    wire [63:0] dupName_1_i_unnamed_k0_zts6mmstv20_shift_join_x_q;
    wire [63:0] dupName_1_i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x_b;
    wire [64:0] dupName_2_i_unnamed_k0_zts6mmstv20_add_x_a;
    wire [64:0] dupName_2_i_unnamed_k0_zts6mmstv20_add_x_b;
    logic [64:0] dupName_2_i_unnamed_k0_zts6mmstv20_add_x_o;
    wire [64:0] dupName_2_i_unnamed_k0_zts6mmstv20_add_x_q;
    wire [61:0] dupName_2_i_unnamed_k0_zts6mmstv20_narrow_x_b;
    wire [63:0] dupName_2_i_unnamed_k0_zts6mmstv20_shift_join_x_q;
    wire [63:0] dupName_2_i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x_b;
    wire [64:0] dupName_3_i_unnamed_k0_zts6mmstv20_add_x_a;
    wire [64:0] dupName_3_i_unnamed_k0_zts6mmstv20_add_x_b;
    logic [64:0] dupName_3_i_unnamed_k0_zts6mmstv20_add_x_o;
    wire [64:0] dupName_3_i_unnamed_k0_zts6mmstv20_add_x_q;
    wire [61:0] dupName_3_i_unnamed_k0_zts6mmstv20_narrow_x_b;
    wire [63:0] dupName_3_i_unnamed_k0_zts6mmstv20_shift_join_x_q;
    wire [63:0] dupName_3_i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x_b;
    wire [64:0] dupName_4_i_unnamed_k0_zts6mmstv20_add_x_a;
    wire [64:0] dupName_4_i_unnamed_k0_zts6mmstv20_add_x_b;
    logic [64:0] dupName_4_i_unnamed_k0_zts6mmstv20_add_x_o;
    wire [64:0] dupName_4_i_unnamed_k0_zts6mmstv20_add_x_q;
    wire [61:0] dupName_4_i_unnamed_k0_zts6mmstv20_narrow_x_b;
    wire [63:0] dupName_4_i_unnamed_k0_zts6mmstv20_shift_join_x_q;
    wire [63:0] dupName_4_i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x_b;
    wire [64:0] lshl1_uid301_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] dSubChunkLow63_uid302_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] dSubChunkLow63_uid302_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] nSubChunkLow63_uid303_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] nSubChunkLow63_uid303_i_unnamed_k0_zts6mmstv223_b;
    wire [1:0] r0Sub63_uid304_i_unnamed_k0_zts6mmstv223_a;
    wire [1:0] r0Sub63_uid304_i_unnamed_k0_zts6mmstv223_b;
    logic [1:0] r0Sub63_uid304_i_unnamed_k0_zts6mmstv223_o;
    wire [1:0] r0Sub63_uid304_i_unnamed_k0_zts6mmstv223_q;
    wire [62:0] topBitsDOR63_uid305_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid306_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond63_uid307_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond63_uid307_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign63_uid308_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl63_uid309_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl63_uid309_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] r0SubRangeLeft63_uid310_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] r0SubRangeLeft63_uid310_i_unnamed_k0_zts6mmstv223_b;
    wire [62:0] cstZ63_uid311_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst63_uid312_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r63_uid313_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r63_uid313_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q63_uid314_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q63_uid314_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid316_i_unnamed_k0_zts6mmstv223_q;
    wire [1:0] dSubChunkLow62_uid317_i_unnamed_k0_zts6mmstv223_in;
    wire [1:0] dSubChunkLow62_uid317_i_unnamed_k0_zts6mmstv223_b;
    wire [1:0] nSubChunkLow62_uid318_i_unnamed_k0_zts6mmstv223_in;
    wire [1:0] nSubChunkLow62_uid318_i_unnamed_k0_zts6mmstv223_b;
    wire [2:0] r0Sub62_uid319_i_unnamed_k0_zts6mmstv223_a;
    wire [2:0] r0Sub62_uid319_i_unnamed_k0_zts6mmstv223_b;
    logic [2:0] r0Sub62_uid319_i_unnamed_k0_zts6mmstv223_o;
    wire [2:0] r0Sub62_uid319_i_unnamed_k0_zts6mmstv223_q;
    wire [61:0] topBitsDOR62_uid320_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid321_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond62_uid322_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond62_uid322_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign62_uid323_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl62_uid324_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl62_uid324_i_unnamed_k0_zts6mmstv223_b;
    wire [1:0] r0SubRangeLeft62_uid325_i_unnamed_k0_zts6mmstv223_in;
    wire [1:0] r0SubRangeLeft62_uid325_i_unnamed_k0_zts6mmstv223_b;
    wire [61:0] cstZ62_uid326_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst62_uid327_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r62_uid328_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r62_uid328_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q62_uid329_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q62_uid329_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid331_i_unnamed_k0_zts6mmstv223_q;
    wire [2:0] dSubChunkLow61_uid332_i_unnamed_k0_zts6mmstv223_in;
    wire [2:0] dSubChunkLow61_uid332_i_unnamed_k0_zts6mmstv223_b;
    wire [2:0] nSubChunkLow61_uid333_i_unnamed_k0_zts6mmstv223_in;
    wire [2:0] nSubChunkLow61_uid333_i_unnamed_k0_zts6mmstv223_b;
    wire [3:0] r0Sub61_uid334_i_unnamed_k0_zts6mmstv223_a;
    wire [3:0] r0Sub61_uid334_i_unnamed_k0_zts6mmstv223_b;
    logic [3:0] r0Sub61_uid334_i_unnamed_k0_zts6mmstv223_o;
    wire [3:0] r0Sub61_uid334_i_unnamed_k0_zts6mmstv223_q;
    wire [60:0] topBitsDOR61_uid335_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid336_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond61_uid337_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond61_uid337_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign61_uid338_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl61_uid339_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl61_uid339_i_unnamed_k0_zts6mmstv223_b;
    wire [2:0] r0SubRangeLeft61_uid340_i_unnamed_k0_zts6mmstv223_in;
    wire [2:0] r0SubRangeLeft61_uid340_i_unnamed_k0_zts6mmstv223_b;
    wire [60:0] cstZ61_uid341_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst61_uid342_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r61_uid343_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r61_uid343_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q61_uid344_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q61_uid344_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid346_i_unnamed_k0_zts6mmstv223_q;
    wire [3:0] dSubChunkLow60_uid347_i_unnamed_k0_zts6mmstv223_in;
    wire [3:0] dSubChunkLow60_uid347_i_unnamed_k0_zts6mmstv223_b;
    wire [3:0] nSubChunkLow60_uid348_i_unnamed_k0_zts6mmstv223_in;
    wire [3:0] nSubChunkLow60_uid348_i_unnamed_k0_zts6mmstv223_b;
    wire [4:0] r0Sub60_uid349_i_unnamed_k0_zts6mmstv223_a;
    wire [4:0] r0Sub60_uid349_i_unnamed_k0_zts6mmstv223_b;
    logic [4:0] r0Sub60_uid349_i_unnamed_k0_zts6mmstv223_o;
    wire [4:0] r0Sub60_uid349_i_unnamed_k0_zts6mmstv223_q;
    wire [59:0] topBitsDOR60_uid350_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid351_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond60_uid352_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond60_uid352_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign60_uid353_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl60_uid354_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl60_uid354_i_unnamed_k0_zts6mmstv223_b;
    wire [3:0] r0SubRangeLeft60_uid355_i_unnamed_k0_zts6mmstv223_in;
    wire [3:0] r0SubRangeLeft60_uid355_i_unnamed_k0_zts6mmstv223_b;
    wire [59:0] cstZ60_uid356_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst60_uid357_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r60_uid358_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r60_uid358_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q60_uid359_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q60_uid359_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid361_i_unnamed_k0_zts6mmstv223_q;
    wire [4:0] dSubChunkLow59_uid362_i_unnamed_k0_zts6mmstv223_in;
    wire [4:0] dSubChunkLow59_uid362_i_unnamed_k0_zts6mmstv223_b;
    wire [4:0] nSubChunkLow59_uid363_i_unnamed_k0_zts6mmstv223_in;
    wire [4:0] nSubChunkLow59_uid363_i_unnamed_k0_zts6mmstv223_b;
    wire [5:0] r0Sub59_uid364_i_unnamed_k0_zts6mmstv223_a;
    wire [5:0] r0Sub59_uid364_i_unnamed_k0_zts6mmstv223_b;
    logic [5:0] r0Sub59_uid364_i_unnamed_k0_zts6mmstv223_o;
    wire [5:0] r0Sub59_uid364_i_unnamed_k0_zts6mmstv223_q;
    wire [58:0] topBitsDOR59_uid365_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid366_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond59_uid367_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond59_uid367_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign59_uid368_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl59_uid369_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl59_uid369_i_unnamed_k0_zts6mmstv223_b;
    wire [4:0] r0SubRangeLeft59_uid370_i_unnamed_k0_zts6mmstv223_in;
    wire [4:0] r0SubRangeLeft59_uid370_i_unnamed_k0_zts6mmstv223_b;
    wire [58:0] cstZ59_uid371_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst59_uid372_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r59_uid373_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r59_uid373_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q59_uid374_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q59_uid374_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid376_i_unnamed_k0_zts6mmstv223_q;
    wire [5:0] dSubChunkLow58_uid377_i_unnamed_k0_zts6mmstv223_in;
    wire [5:0] dSubChunkLow58_uid377_i_unnamed_k0_zts6mmstv223_b;
    wire [5:0] nSubChunkLow58_uid378_i_unnamed_k0_zts6mmstv223_in;
    wire [5:0] nSubChunkLow58_uid378_i_unnamed_k0_zts6mmstv223_b;
    wire [6:0] r0Sub58_uid379_i_unnamed_k0_zts6mmstv223_a;
    wire [6:0] r0Sub58_uid379_i_unnamed_k0_zts6mmstv223_b;
    logic [6:0] r0Sub58_uid379_i_unnamed_k0_zts6mmstv223_o;
    wire [6:0] r0Sub58_uid379_i_unnamed_k0_zts6mmstv223_q;
    wire [57:0] topBitsDOR58_uid380_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid381_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond58_uid382_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond58_uid382_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign58_uid383_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl58_uid384_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl58_uid384_i_unnamed_k0_zts6mmstv223_b;
    wire [5:0] r0SubRangeLeft58_uid385_i_unnamed_k0_zts6mmstv223_in;
    wire [5:0] r0SubRangeLeft58_uid385_i_unnamed_k0_zts6mmstv223_b;
    wire [57:0] cstZ58_uid386_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst58_uid387_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r58_uid388_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r58_uid388_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q58_uid389_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q58_uid389_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid391_i_unnamed_k0_zts6mmstv223_q;
    wire [6:0] dSubChunkLow57_uid392_i_unnamed_k0_zts6mmstv223_in;
    wire [6:0] dSubChunkLow57_uid392_i_unnamed_k0_zts6mmstv223_b;
    wire [6:0] nSubChunkLow57_uid393_i_unnamed_k0_zts6mmstv223_in;
    wire [6:0] nSubChunkLow57_uid393_i_unnamed_k0_zts6mmstv223_b;
    wire [7:0] r0Sub57_uid394_i_unnamed_k0_zts6mmstv223_a;
    wire [7:0] r0Sub57_uid394_i_unnamed_k0_zts6mmstv223_b;
    logic [7:0] r0Sub57_uid394_i_unnamed_k0_zts6mmstv223_o;
    wire [7:0] r0Sub57_uid394_i_unnamed_k0_zts6mmstv223_q;
    wire [56:0] topBitsDOR57_uid395_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid396_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond57_uid397_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond57_uid397_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign57_uid398_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl57_uid399_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl57_uid399_i_unnamed_k0_zts6mmstv223_b;
    wire [6:0] r0SubRangeLeft57_uid400_i_unnamed_k0_zts6mmstv223_in;
    wire [6:0] r0SubRangeLeft57_uid400_i_unnamed_k0_zts6mmstv223_b;
    wire [56:0] cstZ57_uid401_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst57_uid402_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r57_uid403_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r57_uid403_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q57_uid404_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q57_uid404_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid406_i_unnamed_k0_zts6mmstv223_q;
    wire [7:0] dSubChunkLow56_uid407_i_unnamed_k0_zts6mmstv223_in;
    wire [7:0] dSubChunkLow56_uid407_i_unnamed_k0_zts6mmstv223_b;
    wire [7:0] nSubChunkLow56_uid408_i_unnamed_k0_zts6mmstv223_in;
    wire [7:0] nSubChunkLow56_uid408_i_unnamed_k0_zts6mmstv223_b;
    wire [8:0] r0Sub56_uid409_i_unnamed_k0_zts6mmstv223_a;
    wire [8:0] r0Sub56_uid409_i_unnamed_k0_zts6mmstv223_b;
    logic [8:0] r0Sub56_uid409_i_unnamed_k0_zts6mmstv223_o;
    wire [8:0] r0Sub56_uid409_i_unnamed_k0_zts6mmstv223_q;
    wire [55:0] topBitsDOR56_uid410_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid411_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond56_uid412_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond56_uid412_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign56_uid413_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl56_uid414_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl56_uid414_i_unnamed_k0_zts6mmstv223_b;
    wire [7:0] r0SubRangeLeft56_uid415_i_unnamed_k0_zts6mmstv223_in;
    wire [7:0] r0SubRangeLeft56_uid415_i_unnamed_k0_zts6mmstv223_b;
    wire [55:0] cstZ56_uid416_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst56_uid417_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r56_uid418_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r56_uid418_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q56_uid419_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q56_uid419_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid421_i_unnamed_k0_zts6mmstv223_q;
    wire [8:0] dSubChunkLow55_uid422_i_unnamed_k0_zts6mmstv223_in;
    wire [8:0] dSubChunkLow55_uid422_i_unnamed_k0_zts6mmstv223_b;
    wire [8:0] nSubChunkLow55_uid423_i_unnamed_k0_zts6mmstv223_in;
    wire [8:0] nSubChunkLow55_uid423_i_unnamed_k0_zts6mmstv223_b;
    wire [9:0] r0Sub55_uid424_i_unnamed_k0_zts6mmstv223_a;
    wire [9:0] r0Sub55_uid424_i_unnamed_k0_zts6mmstv223_b;
    logic [9:0] r0Sub55_uid424_i_unnamed_k0_zts6mmstv223_o;
    wire [9:0] r0Sub55_uid424_i_unnamed_k0_zts6mmstv223_q;
    wire [54:0] topBitsDOR55_uid425_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid426_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond55_uid427_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond55_uid427_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign55_uid428_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl55_uid429_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl55_uid429_i_unnamed_k0_zts6mmstv223_b;
    wire [8:0] r0SubRangeLeft55_uid430_i_unnamed_k0_zts6mmstv223_in;
    wire [8:0] r0SubRangeLeft55_uid430_i_unnamed_k0_zts6mmstv223_b;
    wire [54:0] cstZ55_uid431_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst55_uid432_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r55_uid433_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r55_uid433_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q55_uid434_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q55_uid434_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid436_i_unnamed_k0_zts6mmstv223_q;
    wire [9:0] dSubChunkLow54_uid437_i_unnamed_k0_zts6mmstv223_in;
    wire [9:0] dSubChunkLow54_uid437_i_unnamed_k0_zts6mmstv223_b;
    wire [9:0] nSubChunkLow54_uid438_i_unnamed_k0_zts6mmstv223_in;
    wire [9:0] nSubChunkLow54_uid438_i_unnamed_k0_zts6mmstv223_b;
    wire [10:0] r0Sub54_uid439_i_unnamed_k0_zts6mmstv223_a;
    wire [10:0] r0Sub54_uid439_i_unnamed_k0_zts6mmstv223_b;
    logic [10:0] r0Sub54_uid439_i_unnamed_k0_zts6mmstv223_o;
    wire [10:0] r0Sub54_uid439_i_unnamed_k0_zts6mmstv223_q;
    wire [53:0] topBitsDOR54_uid440_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid441_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond54_uid442_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond54_uid442_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign54_uid443_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl54_uid444_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl54_uid444_i_unnamed_k0_zts6mmstv223_b;
    wire [9:0] r0SubRangeLeft54_uid445_i_unnamed_k0_zts6mmstv223_in;
    wire [9:0] r0SubRangeLeft54_uid445_i_unnamed_k0_zts6mmstv223_b;
    wire [53:0] cstZ54_uid446_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst54_uid447_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r54_uid448_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r54_uid448_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q54_uid449_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q54_uid449_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid451_i_unnamed_k0_zts6mmstv223_q;
    wire [10:0] dSubChunkLow53_uid452_i_unnamed_k0_zts6mmstv223_in;
    wire [10:0] dSubChunkLow53_uid452_i_unnamed_k0_zts6mmstv223_b;
    wire [10:0] nSubChunkLow53_uid453_i_unnamed_k0_zts6mmstv223_in;
    wire [10:0] nSubChunkLow53_uid453_i_unnamed_k0_zts6mmstv223_b;
    wire [11:0] r0Sub53_uid454_i_unnamed_k0_zts6mmstv223_a;
    wire [11:0] r0Sub53_uid454_i_unnamed_k0_zts6mmstv223_b;
    logic [11:0] r0Sub53_uid454_i_unnamed_k0_zts6mmstv223_o;
    wire [11:0] r0Sub53_uid454_i_unnamed_k0_zts6mmstv223_q;
    wire [52:0] topBitsDOR53_uid455_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid456_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond53_uid457_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond53_uid457_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign53_uid458_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl53_uid459_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl53_uid459_i_unnamed_k0_zts6mmstv223_b;
    wire [10:0] r0SubRangeLeft53_uid460_i_unnamed_k0_zts6mmstv223_in;
    wire [10:0] r0SubRangeLeft53_uid460_i_unnamed_k0_zts6mmstv223_b;
    wire [52:0] cstZ53_uid461_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst53_uid462_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r53_uid463_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r53_uid463_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q53_uid464_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q53_uid464_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid466_i_unnamed_k0_zts6mmstv223_q;
    wire [11:0] dSubChunkLow52_uid467_i_unnamed_k0_zts6mmstv223_in;
    wire [11:0] dSubChunkLow52_uid467_i_unnamed_k0_zts6mmstv223_b;
    wire [11:0] nSubChunkLow52_uid468_i_unnamed_k0_zts6mmstv223_in;
    wire [11:0] nSubChunkLow52_uid468_i_unnamed_k0_zts6mmstv223_b;
    wire [12:0] r0Sub52_uid469_i_unnamed_k0_zts6mmstv223_a;
    wire [12:0] r0Sub52_uid469_i_unnamed_k0_zts6mmstv223_b;
    logic [12:0] r0Sub52_uid469_i_unnamed_k0_zts6mmstv223_o;
    wire [12:0] r0Sub52_uid469_i_unnamed_k0_zts6mmstv223_q;
    wire [51:0] topBitsDOR52_uid470_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid471_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond52_uid472_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond52_uid472_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign52_uid473_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl52_uid474_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl52_uid474_i_unnamed_k0_zts6mmstv223_b;
    wire [11:0] r0SubRangeLeft52_uid475_i_unnamed_k0_zts6mmstv223_in;
    wire [11:0] r0SubRangeLeft52_uid475_i_unnamed_k0_zts6mmstv223_b;
    wire [51:0] cstZ52_uid476_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst52_uid477_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r52_uid478_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r52_uid478_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q52_uid479_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q52_uid479_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid481_i_unnamed_k0_zts6mmstv223_q;
    wire [12:0] dSubChunkLow51_uid482_i_unnamed_k0_zts6mmstv223_in;
    wire [12:0] dSubChunkLow51_uid482_i_unnamed_k0_zts6mmstv223_b;
    wire [12:0] nSubChunkLow51_uid483_i_unnamed_k0_zts6mmstv223_in;
    wire [12:0] nSubChunkLow51_uid483_i_unnamed_k0_zts6mmstv223_b;
    wire [13:0] r0Sub51_uid484_i_unnamed_k0_zts6mmstv223_a;
    wire [13:0] r0Sub51_uid484_i_unnamed_k0_zts6mmstv223_b;
    logic [13:0] r0Sub51_uid484_i_unnamed_k0_zts6mmstv223_o;
    wire [13:0] r0Sub51_uid484_i_unnamed_k0_zts6mmstv223_q;
    wire [50:0] topBitsDOR51_uid485_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid486_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond51_uid487_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond51_uid487_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign51_uid488_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl51_uid489_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl51_uid489_i_unnamed_k0_zts6mmstv223_b;
    wire [12:0] r0SubRangeLeft51_uid490_i_unnamed_k0_zts6mmstv223_in;
    wire [12:0] r0SubRangeLeft51_uid490_i_unnamed_k0_zts6mmstv223_b;
    wire [50:0] cstZ51_uid491_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst51_uid492_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r51_uid493_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r51_uid493_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q51_uid494_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q51_uid494_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid496_i_unnamed_k0_zts6mmstv223_q;
    wire [13:0] dSubChunkLow50_uid497_i_unnamed_k0_zts6mmstv223_in;
    wire [13:0] dSubChunkLow50_uid497_i_unnamed_k0_zts6mmstv223_b;
    wire [13:0] nSubChunkLow50_uid498_i_unnamed_k0_zts6mmstv223_in;
    wire [13:0] nSubChunkLow50_uid498_i_unnamed_k0_zts6mmstv223_b;
    wire [14:0] r0Sub50_uid499_i_unnamed_k0_zts6mmstv223_a;
    wire [14:0] r0Sub50_uid499_i_unnamed_k0_zts6mmstv223_b;
    logic [14:0] r0Sub50_uid499_i_unnamed_k0_zts6mmstv223_o;
    wire [14:0] r0Sub50_uid499_i_unnamed_k0_zts6mmstv223_q;
    wire [49:0] topBitsDOR50_uid500_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid501_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond50_uid502_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond50_uid502_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign50_uid503_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl50_uid504_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl50_uid504_i_unnamed_k0_zts6mmstv223_b;
    wire [13:0] r0SubRangeLeft50_uid505_i_unnamed_k0_zts6mmstv223_in;
    wire [13:0] r0SubRangeLeft50_uid505_i_unnamed_k0_zts6mmstv223_b;
    wire [49:0] cstZ50_uid506_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst50_uid507_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r50_uid508_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r50_uid508_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q50_uid509_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q50_uid509_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid511_i_unnamed_k0_zts6mmstv223_q;
    wire [14:0] dSubChunkLow49_uid512_i_unnamed_k0_zts6mmstv223_in;
    wire [14:0] dSubChunkLow49_uid512_i_unnamed_k0_zts6mmstv223_b;
    wire [14:0] nSubChunkLow49_uid513_i_unnamed_k0_zts6mmstv223_in;
    wire [14:0] nSubChunkLow49_uid513_i_unnamed_k0_zts6mmstv223_b;
    wire [15:0] r0Sub49_uid514_i_unnamed_k0_zts6mmstv223_a;
    wire [15:0] r0Sub49_uid514_i_unnamed_k0_zts6mmstv223_b;
    logic [15:0] r0Sub49_uid514_i_unnamed_k0_zts6mmstv223_o;
    wire [15:0] r0Sub49_uid514_i_unnamed_k0_zts6mmstv223_q;
    wire [48:0] topBitsDOR49_uid515_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid516_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond49_uid517_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond49_uid517_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign49_uid518_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl49_uid519_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl49_uid519_i_unnamed_k0_zts6mmstv223_b;
    wire [14:0] r0SubRangeLeft49_uid520_i_unnamed_k0_zts6mmstv223_in;
    wire [14:0] r0SubRangeLeft49_uid520_i_unnamed_k0_zts6mmstv223_b;
    wire [48:0] cstZ49_uid521_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst49_uid522_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r49_uid523_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r49_uid523_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q49_uid524_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q49_uid524_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid526_i_unnamed_k0_zts6mmstv223_q;
    wire [15:0] dSubChunkLow48_uid527_i_unnamed_k0_zts6mmstv223_in;
    wire [15:0] dSubChunkLow48_uid527_i_unnamed_k0_zts6mmstv223_b;
    wire [15:0] nSubChunkLow48_uid528_i_unnamed_k0_zts6mmstv223_in;
    wire [15:0] nSubChunkLow48_uid528_i_unnamed_k0_zts6mmstv223_b;
    wire [16:0] r0Sub48_uid529_i_unnamed_k0_zts6mmstv223_a;
    wire [16:0] r0Sub48_uid529_i_unnamed_k0_zts6mmstv223_b;
    logic [16:0] r0Sub48_uid529_i_unnamed_k0_zts6mmstv223_o;
    wire [16:0] r0Sub48_uid529_i_unnamed_k0_zts6mmstv223_q;
    wire [47:0] topBitsDOR48_uid530_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid531_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond48_uid532_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond48_uid532_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign48_uid533_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl48_uid534_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl48_uid534_i_unnamed_k0_zts6mmstv223_b;
    wire [15:0] r0SubRangeLeft48_uid535_i_unnamed_k0_zts6mmstv223_in;
    wire [15:0] r0SubRangeLeft48_uid535_i_unnamed_k0_zts6mmstv223_b;
    wire [47:0] cstZ48_uid536_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst48_uid537_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r48_uid538_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r48_uid538_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q48_uid539_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q48_uid539_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid541_i_unnamed_k0_zts6mmstv223_q;
    wire [16:0] dSubChunkLow47_uid542_i_unnamed_k0_zts6mmstv223_in;
    wire [16:0] dSubChunkLow47_uid542_i_unnamed_k0_zts6mmstv223_b;
    wire [16:0] nSubChunkLow47_uid543_i_unnamed_k0_zts6mmstv223_in;
    wire [16:0] nSubChunkLow47_uid543_i_unnamed_k0_zts6mmstv223_b;
    wire [17:0] r0Sub47_uid544_i_unnamed_k0_zts6mmstv223_a;
    wire [17:0] r0Sub47_uid544_i_unnamed_k0_zts6mmstv223_b;
    logic [17:0] r0Sub47_uid544_i_unnamed_k0_zts6mmstv223_o;
    wire [17:0] r0Sub47_uid544_i_unnamed_k0_zts6mmstv223_q;
    wire [46:0] topBitsDOR47_uid545_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid546_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond47_uid547_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond47_uid547_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign47_uid548_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl47_uid549_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl47_uid549_i_unnamed_k0_zts6mmstv223_b;
    wire [16:0] r0SubRangeLeft47_uid550_i_unnamed_k0_zts6mmstv223_in;
    wire [16:0] r0SubRangeLeft47_uid550_i_unnamed_k0_zts6mmstv223_b;
    wire [46:0] cstZ47_uid551_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst47_uid552_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r47_uid553_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r47_uid553_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q47_uid554_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q47_uid554_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid556_i_unnamed_k0_zts6mmstv223_q;
    wire [17:0] dSubChunkLow46_uid557_i_unnamed_k0_zts6mmstv223_in;
    wire [17:0] dSubChunkLow46_uid557_i_unnamed_k0_zts6mmstv223_b;
    wire [17:0] nSubChunkLow46_uid558_i_unnamed_k0_zts6mmstv223_in;
    wire [17:0] nSubChunkLow46_uid558_i_unnamed_k0_zts6mmstv223_b;
    wire [18:0] r0Sub46_uid559_i_unnamed_k0_zts6mmstv223_a;
    wire [18:0] r0Sub46_uid559_i_unnamed_k0_zts6mmstv223_b;
    logic [18:0] r0Sub46_uid559_i_unnamed_k0_zts6mmstv223_o;
    wire [18:0] r0Sub46_uid559_i_unnamed_k0_zts6mmstv223_q;
    wire [45:0] topBitsDOR46_uid560_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid561_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond46_uid562_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond46_uid562_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign46_uid563_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl46_uid564_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl46_uid564_i_unnamed_k0_zts6mmstv223_b;
    wire [17:0] r0SubRangeLeft46_uid565_i_unnamed_k0_zts6mmstv223_in;
    wire [17:0] r0SubRangeLeft46_uid565_i_unnamed_k0_zts6mmstv223_b;
    wire [45:0] cstZ46_uid566_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst46_uid567_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r46_uid568_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r46_uid568_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q46_uid569_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q46_uid569_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid571_i_unnamed_k0_zts6mmstv223_q;
    wire [18:0] dSubChunkLow45_uid572_i_unnamed_k0_zts6mmstv223_in;
    wire [18:0] dSubChunkLow45_uid572_i_unnamed_k0_zts6mmstv223_b;
    wire [18:0] nSubChunkLow45_uid573_i_unnamed_k0_zts6mmstv223_in;
    wire [18:0] nSubChunkLow45_uid573_i_unnamed_k0_zts6mmstv223_b;
    wire [19:0] r0Sub45_uid574_i_unnamed_k0_zts6mmstv223_a;
    wire [19:0] r0Sub45_uid574_i_unnamed_k0_zts6mmstv223_b;
    logic [19:0] r0Sub45_uid574_i_unnamed_k0_zts6mmstv223_o;
    wire [19:0] r0Sub45_uid574_i_unnamed_k0_zts6mmstv223_q;
    wire [44:0] topBitsDOR45_uid575_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid576_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond45_uid577_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond45_uid577_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign45_uid578_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl45_uid579_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl45_uid579_i_unnamed_k0_zts6mmstv223_b;
    wire [18:0] r0SubRangeLeft45_uid580_i_unnamed_k0_zts6mmstv223_in;
    wire [18:0] r0SubRangeLeft45_uid580_i_unnamed_k0_zts6mmstv223_b;
    wire [44:0] cstZ45_uid581_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst45_uid582_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r45_uid583_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r45_uid583_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q45_uid584_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q45_uid584_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid586_i_unnamed_k0_zts6mmstv223_q;
    wire [19:0] dSubChunkLow44_uid587_i_unnamed_k0_zts6mmstv223_in;
    wire [19:0] dSubChunkLow44_uid587_i_unnamed_k0_zts6mmstv223_b;
    wire [19:0] nSubChunkLow44_uid588_i_unnamed_k0_zts6mmstv223_in;
    wire [19:0] nSubChunkLow44_uid588_i_unnamed_k0_zts6mmstv223_b;
    wire [20:0] r0Sub44_uid589_i_unnamed_k0_zts6mmstv223_a;
    wire [20:0] r0Sub44_uid589_i_unnamed_k0_zts6mmstv223_b;
    logic [20:0] r0Sub44_uid589_i_unnamed_k0_zts6mmstv223_o;
    wire [20:0] r0Sub44_uid589_i_unnamed_k0_zts6mmstv223_q;
    wire [43:0] topBitsDOR44_uid590_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid591_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond44_uid592_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond44_uid592_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign44_uid593_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl44_uid594_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl44_uid594_i_unnamed_k0_zts6mmstv223_b;
    wire [19:0] r0SubRangeLeft44_uid595_i_unnamed_k0_zts6mmstv223_in;
    wire [19:0] r0SubRangeLeft44_uid595_i_unnamed_k0_zts6mmstv223_b;
    wire [43:0] cstZ44_uid596_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst44_uid597_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r44_uid598_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r44_uid598_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q44_uid599_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q44_uid599_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid601_i_unnamed_k0_zts6mmstv223_q;
    wire [20:0] dSubChunkLow43_uid602_i_unnamed_k0_zts6mmstv223_in;
    wire [20:0] dSubChunkLow43_uid602_i_unnamed_k0_zts6mmstv223_b;
    wire [20:0] nSubChunkLow43_uid603_i_unnamed_k0_zts6mmstv223_in;
    wire [20:0] nSubChunkLow43_uid603_i_unnamed_k0_zts6mmstv223_b;
    wire [21:0] r0Sub43_uid604_i_unnamed_k0_zts6mmstv223_a;
    wire [21:0] r0Sub43_uid604_i_unnamed_k0_zts6mmstv223_b;
    logic [21:0] r0Sub43_uid604_i_unnamed_k0_zts6mmstv223_o;
    wire [21:0] r0Sub43_uid604_i_unnamed_k0_zts6mmstv223_q;
    wire [42:0] topBitsDOR43_uid605_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid606_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond43_uid607_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond43_uid607_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign43_uid608_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl43_uid609_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl43_uid609_i_unnamed_k0_zts6mmstv223_b;
    wire [20:0] r0SubRangeLeft43_uid610_i_unnamed_k0_zts6mmstv223_in;
    wire [20:0] r0SubRangeLeft43_uid610_i_unnamed_k0_zts6mmstv223_b;
    wire [42:0] cstZ43_uid611_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst43_uid612_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r43_uid613_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r43_uid613_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q43_uid614_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q43_uid614_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid616_i_unnamed_k0_zts6mmstv223_q;
    wire [21:0] dSubChunkLow42_uid617_i_unnamed_k0_zts6mmstv223_in;
    wire [21:0] dSubChunkLow42_uid617_i_unnamed_k0_zts6mmstv223_b;
    wire [21:0] nSubChunkLow42_uid618_i_unnamed_k0_zts6mmstv223_in;
    wire [21:0] nSubChunkLow42_uid618_i_unnamed_k0_zts6mmstv223_b;
    wire [22:0] r0Sub42_uid619_i_unnamed_k0_zts6mmstv223_a;
    wire [22:0] r0Sub42_uid619_i_unnamed_k0_zts6mmstv223_b;
    logic [22:0] r0Sub42_uid619_i_unnamed_k0_zts6mmstv223_o;
    wire [22:0] r0Sub42_uid619_i_unnamed_k0_zts6mmstv223_q;
    wire [41:0] topBitsDOR42_uid620_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid621_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond42_uid622_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond42_uid622_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign42_uid623_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl42_uid624_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl42_uid624_i_unnamed_k0_zts6mmstv223_b;
    wire [21:0] r0SubRangeLeft42_uid625_i_unnamed_k0_zts6mmstv223_in;
    wire [21:0] r0SubRangeLeft42_uid625_i_unnamed_k0_zts6mmstv223_b;
    wire [41:0] cstZ42_uid626_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst42_uid627_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r42_uid628_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r42_uid628_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q42_uid629_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q42_uid629_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid631_i_unnamed_k0_zts6mmstv223_q;
    wire [22:0] dSubChunkLow41_uid632_i_unnamed_k0_zts6mmstv223_in;
    wire [22:0] dSubChunkLow41_uid632_i_unnamed_k0_zts6mmstv223_b;
    wire [22:0] nSubChunkLow41_uid633_i_unnamed_k0_zts6mmstv223_in;
    wire [22:0] nSubChunkLow41_uid633_i_unnamed_k0_zts6mmstv223_b;
    wire [23:0] r0Sub41_uid634_i_unnamed_k0_zts6mmstv223_a;
    wire [23:0] r0Sub41_uid634_i_unnamed_k0_zts6mmstv223_b;
    logic [23:0] r0Sub41_uid634_i_unnamed_k0_zts6mmstv223_o;
    wire [23:0] r0Sub41_uid634_i_unnamed_k0_zts6mmstv223_q;
    wire [40:0] topBitsDOR41_uid635_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid636_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond41_uid637_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond41_uid637_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign41_uid638_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl41_uid639_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl41_uid639_i_unnamed_k0_zts6mmstv223_b;
    wire [22:0] r0SubRangeLeft41_uid640_i_unnamed_k0_zts6mmstv223_in;
    wire [22:0] r0SubRangeLeft41_uid640_i_unnamed_k0_zts6mmstv223_b;
    wire [40:0] cstZ41_uid641_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst41_uid642_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r41_uid643_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r41_uid643_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q41_uid644_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q41_uid644_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid646_i_unnamed_k0_zts6mmstv223_q;
    wire [23:0] dSubChunkLow40_uid647_i_unnamed_k0_zts6mmstv223_in;
    wire [23:0] dSubChunkLow40_uid647_i_unnamed_k0_zts6mmstv223_b;
    wire [23:0] nSubChunkLow40_uid648_i_unnamed_k0_zts6mmstv223_in;
    wire [23:0] nSubChunkLow40_uid648_i_unnamed_k0_zts6mmstv223_b;
    wire [24:0] r0Sub40_uid649_i_unnamed_k0_zts6mmstv223_a;
    wire [24:0] r0Sub40_uid649_i_unnamed_k0_zts6mmstv223_b;
    logic [24:0] r0Sub40_uid649_i_unnamed_k0_zts6mmstv223_o;
    wire [24:0] r0Sub40_uid649_i_unnamed_k0_zts6mmstv223_q;
    wire [39:0] topBitsDOR40_uid650_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid651_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond40_uid652_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond40_uid652_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign40_uid653_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl40_uid654_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl40_uid654_i_unnamed_k0_zts6mmstv223_b;
    wire [23:0] r0SubRangeLeft40_uid655_i_unnamed_k0_zts6mmstv223_in;
    wire [23:0] r0SubRangeLeft40_uid655_i_unnamed_k0_zts6mmstv223_b;
    wire [39:0] cstZ40_uid656_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst40_uid657_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r40_uid658_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r40_uid658_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q40_uid659_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q40_uid659_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid661_i_unnamed_k0_zts6mmstv223_q;
    wire [24:0] dSubChunkLow39_uid662_i_unnamed_k0_zts6mmstv223_in;
    wire [24:0] dSubChunkLow39_uid662_i_unnamed_k0_zts6mmstv223_b;
    wire [24:0] nSubChunkLow39_uid663_i_unnamed_k0_zts6mmstv223_in;
    wire [24:0] nSubChunkLow39_uid663_i_unnamed_k0_zts6mmstv223_b;
    wire [25:0] r0Sub39_uid664_i_unnamed_k0_zts6mmstv223_a;
    wire [25:0] r0Sub39_uid664_i_unnamed_k0_zts6mmstv223_b;
    logic [25:0] r0Sub39_uid664_i_unnamed_k0_zts6mmstv223_o;
    wire [25:0] r0Sub39_uid664_i_unnamed_k0_zts6mmstv223_q;
    wire [38:0] topBitsDOR39_uid665_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid666_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond39_uid667_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond39_uid667_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign39_uid668_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl39_uid669_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl39_uid669_i_unnamed_k0_zts6mmstv223_b;
    wire [24:0] r0SubRangeLeft39_uid670_i_unnamed_k0_zts6mmstv223_in;
    wire [24:0] r0SubRangeLeft39_uid670_i_unnamed_k0_zts6mmstv223_b;
    wire [38:0] cstZ39_uid671_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst39_uid672_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r39_uid673_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r39_uid673_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q39_uid674_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q39_uid674_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid676_i_unnamed_k0_zts6mmstv223_q;
    wire [25:0] dSubChunkLow38_uid677_i_unnamed_k0_zts6mmstv223_in;
    wire [25:0] dSubChunkLow38_uid677_i_unnamed_k0_zts6mmstv223_b;
    wire [25:0] nSubChunkLow38_uid678_i_unnamed_k0_zts6mmstv223_in;
    wire [25:0] nSubChunkLow38_uid678_i_unnamed_k0_zts6mmstv223_b;
    wire [26:0] r0Sub38_uid679_i_unnamed_k0_zts6mmstv223_a;
    wire [26:0] r0Sub38_uid679_i_unnamed_k0_zts6mmstv223_b;
    logic [26:0] r0Sub38_uid679_i_unnamed_k0_zts6mmstv223_o;
    wire [26:0] r0Sub38_uid679_i_unnamed_k0_zts6mmstv223_q;
    wire [37:0] topBitsDOR38_uid680_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid681_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond38_uid682_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond38_uid682_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign38_uid683_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl38_uid684_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl38_uid684_i_unnamed_k0_zts6mmstv223_b;
    wire [25:0] r0SubRangeLeft38_uid685_i_unnamed_k0_zts6mmstv223_in;
    wire [25:0] r0SubRangeLeft38_uid685_i_unnamed_k0_zts6mmstv223_b;
    wire [37:0] cstZ38_uid686_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst38_uid687_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r38_uid688_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r38_uid688_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q38_uid689_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q38_uid689_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid691_i_unnamed_k0_zts6mmstv223_q;
    wire [26:0] dSubChunkLow37_uid692_i_unnamed_k0_zts6mmstv223_in;
    wire [26:0] dSubChunkLow37_uid692_i_unnamed_k0_zts6mmstv223_b;
    wire [26:0] nSubChunkLow37_uid693_i_unnamed_k0_zts6mmstv223_in;
    wire [26:0] nSubChunkLow37_uid693_i_unnamed_k0_zts6mmstv223_b;
    wire [27:0] r0Sub37_uid694_i_unnamed_k0_zts6mmstv223_a;
    wire [27:0] r0Sub37_uid694_i_unnamed_k0_zts6mmstv223_b;
    logic [27:0] r0Sub37_uid694_i_unnamed_k0_zts6mmstv223_o;
    wire [27:0] r0Sub37_uid694_i_unnamed_k0_zts6mmstv223_q;
    wire [36:0] topBitsDOR37_uid695_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid696_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond37_uid697_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond37_uid697_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign37_uid698_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl37_uid699_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl37_uid699_i_unnamed_k0_zts6mmstv223_b;
    wire [26:0] r0SubRangeLeft37_uid700_i_unnamed_k0_zts6mmstv223_in;
    wire [26:0] r0SubRangeLeft37_uid700_i_unnamed_k0_zts6mmstv223_b;
    wire [36:0] cstZ37_uid701_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst37_uid702_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r37_uid703_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r37_uid703_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q37_uid704_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q37_uid704_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid706_i_unnamed_k0_zts6mmstv223_q;
    wire [27:0] dSubChunkLow36_uid707_i_unnamed_k0_zts6mmstv223_in;
    wire [27:0] dSubChunkLow36_uid707_i_unnamed_k0_zts6mmstv223_b;
    wire [27:0] nSubChunkLow36_uid708_i_unnamed_k0_zts6mmstv223_in;
    wire [27:0] nSubChunkLow36_uid708_i_unnamed_k0_zts6mmstv223_b;
    wire [28:0] r0Sub36_uid709_i_unnamed_k0_zts6mmstv223_a;
    wire [28:0] r0Sub36_uid709_i_unnamed_k0_zts6mmstv223_b;
    logic [28:0] r0Sub36_uid709_i_unnamed_k0_zts6mmstv223_o;
    wire [28:0] r0Sub36_uid709_i_unnamed_k0_zts6mmstv223_q;
    wire [35:0] topBitsDOR36_uid710_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid711_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond36_uid712_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond36_uid712_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign36_uid713_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl36_uid714_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl36_uid714_i_unnamed_k0_zts6mmstv223_b;
    wire [27:0] r0SubRangeLeft36_uid715_i_unnamed_k0_zts6mmstv223_in;
    wire [27:0] r0SubRangeLeft36_uid715_i_unnamed_k0_zts6mmstv223_b;
    wire [35:0] cstZ36_uid716_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst36_uid717_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r36_uid718_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r36_uid718_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q36_uid719_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q36_uid719_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid721_i_unnamed_k0_zts6mmstv223_q;
    wire [28:0] dSubChunkLow35_uid722_i_unnamed_k0_zts6mmstv223_in;
    wire [28:0] dSubChunkLow35_uid722_i_unnamed_k0_zts6mmstv223_b;
    wire [28:0] nSubChunkLow35_uid723_i_unnamed_k0_zts6mmstv223_in;
    wire [28:0] nSubChunkLow35_uid723_i_unnamed_k0_zts6mmstv223_b;
    wire [29:0] r0Sub35_uid724_i_unnamed_k0_zts6mmstv223_a;
    wire [29:0] r0Sub35_uid724_i_unnamed_k0_zts6mmstv223_b;
    logic [29:0] r0Sub35_uid724_i_unnamed_k0_zts6mmstv223_o;
    wire [29:0] r0Sub35_uid724_i_unnamed_k0_zts6mmstv223_q;
    wire [34:0] topBitsDOR35_uid725_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid726_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond35_uid727_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond35_uid727_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign35_uid728_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl35_uid729_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl35_uid729_i_unnamed_k0_zts6mmstv223_b;
    wire [28:0] r0SubRangeLeft35_uid730_i_unnamed_k0_zts6mmstv223_in;
    wire [28:0] r0SubRangeLeft35_uid730_i_unnamed_k0_zts6mmstv223_b;
    wire [34:0] cstZ35_uid731_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst35_uid732_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r35_uid733_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r35_uid733_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q35_uid734_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q35_uid734_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid736_i_unnamed_k0_zts6mmstv223_q;
    wire [29:0] dSubChunkLow34_uid737_i_unnamed_k0_zts6mmstv223_in;
    wire [29:0] dSubChunkLow34_uid737_i_unnamed_k0_zts6mmstv223_b;
    wire [29:0] nSubChunkLow34_uid738_i_unnamed_k0_zts6mmstv223_in;
    wire [29:0] nSubChunkLow34_uid738_i_unnamed_k0_zts6mmstv223_b;
    wire [30:0] r0Sub34_uid739_i_unnamed_k0_zts6mmstv223_a;
    wire [30:0] r0Sub34_uid739_i_unnamed_k0_zts6mmstv223_b;
    logic [30:0] r0Sub34_uid739_i_unnamed_k0_zts6mmstv223_o;
    wire [30:0] r0Sub34_uid739_i_unnamed_k0_zts6mmstv223_q;
    wire [33:0] topBitsDOR34_uid740_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid741_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond34_uid742_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond34_uid742_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign34_uid743_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl34_uid744_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl34_uid744_i_unnamed_k0_zts6mmstv223_b;
    wire [29:0] r0SubRangeLeft34_uid745_i_unnamed_k0_zts6mmstv223_in;
    wire [29:0] r0SubRangeLeft34_uid745_i_unnamed_k0_zts6mmstv223_b;
    wire [33:0] cstZ34_uid746_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst34_uid747_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r34_uid748_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r34_uid748_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q34_uid749_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q34_uid749_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid751_i_unnamed_k0_zts6mmstv223_q;
    wire [30:0] dSubChunkLow33_uid752_i_unnamed_k0_zts6mmstv223_in;
    wire [30:0] dSubChunkLow33_uid752_i_unnamed_k0_zts6mmstv223_b;
    wire [30:0] nSubChunkLow33_uid753_i_unnamed_k0_zts6mmstv223_in;
    wire [30:0] nSubChunkLow33_uid753_i_unnamed_k0_zts6mmstv223_b;
    wire [31:0] r0Sub33_uid754_i_unnamed_k0_zts6mmstv223_a;
    wire [31:0] r0Sub33_uid754_i_unnamed_k0_zts6mmstv223_b;
    logic [31:0] r0Sub33_uid754_i_unnamed_k0_zts6mmstv223_o;
    wire [31:0] r0Sub33_uid754_i_unnamed_k0_zts6mmstv223_q;
    wire [32:0] topBitsDOR33_uid755_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid756_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond33_uid757_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond33_uid757_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign33_uid758_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl33_uid759_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl33_uid759_i_unnamed_k0_zts6mmstv223_b;
    wire [30:0] r0SubRangeLeft33_uid760_i_unnamed_k0_zts6mmstv223_in;
    wire [30:0] r0SubRangeLeft33_uid760_i_unnamed_k0_zts6mmstv223_b;
    wire [32:0] cstZ33_uid761_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst33_uid762_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r33_uid763_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r33_uid763_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q33_uid764_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q33_uid764_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid766_i_unnamed_k0_zts6mmstv223_q;
    wire [31:0] dSubChunkLow32_uid767_i_unnamed_k0_zts6mmstv223_in;
    wire [31:0] dSubChunkLow32_uid767_i_unnamed_k0_zts6mmstv223_b;
    wire [31:0] nSubChunkLow32_uid768_i_unnamed_k0_zts6mmstv223_in;
    wire [31:0] nSubChunkLow32_uid768_i_unnamed_k0_zts6mmstv223_b;
    wire [32:0] r0Sub32_uid769_i_unnamed_k0_zts6mmstv223_a;
    wire [32:0] r0Sub32_uid769_i_unnamed_k0_zts6mmstv223_b;
    logic [32:0] r0Sub32_uid769_i_unnamed_k0_zts6mmstv223_o;
    wire [32:0] r0Sub32_uid769_i_unnamed_k0_zts6mmstv223_q;
    wire [31:0] topBitsDOR32_uid770_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid771_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond32_uid772_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond32_uid772_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign32_uid773_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl32_uid774_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl32_uid774_i_unnamed_k0_zts6mmstv223_b;
    wire [31:0] r0SubRangeLeft32_uid775_i_unnamed_k0_zts6mmstv223_in;
    wire [31:0] r0SubRangeLeft32_uid775_i_unnamed_k0_zts6mmstv223_b;
    wire [31:0] cstZ32_uid776_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst32_uid777_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r32_uid778_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r32_uid778_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q32_uid779_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q32_uid779_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid781_i_unnamed_k0_zts6mmstv223_q;
    wire [32:0] dSubChunkLow31_uid782_i_unnamed_k0_zts6mmstv223_in;
    wire [32:0] dSubChunkLow31_uid782_i_unnamed_k0_zts6mmstv223_b;
    wire [32:0] nSubChunkLow31_uid783_i_unnamed_k0_zts6mmstv223_in;
    wire [32:0] nSubChunkLow31_uid783_i_unnamed_k0_zts6mmstv223_b;
    wire [33:0] r0Sub31_uid784_i_unnamed_k0_zts6mmstv223_a;
    wire [33:0] r0Sub31_uid784_i_unnamed_k0_zts6mmstv223_b;
    logic [33:0] r0Sub31_uid784_i_unnamed_k0_zts6mmstv223_o;
    wire [33:0] r0Sub31_uid784_i_unnamed_k0_zts6mmstv223_q;
    wire [30:0] topBitsDOR31_uid785_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid786_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond31_uid787_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond31_uid787_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign31_uid788_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl31_uid789_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl31_uid789_i_unnamed_k0_zts6mmstv223_b;
    wire [32:0] r0SubRangeLeft31_uid790_i_unnamed_k0_zts6mmstv223_in;
    wire [32:0] r0SubRangeLeft31_uid790_i_unnamed_k0_zts6mmstv223_b;
    wire [30:0] cstZ31_uid791_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst31_uid792_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r31_uid793_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r31_uid793_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q31_uid794_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q31_uid794_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid796_i_unnamed_k0_zts6mmstv223_q;
    wire [33:0] dSubChunkLow30_uid797_i_unnamed_k0_zts6mmstv223_in;
    wire [33:0] dSubChunkLow30_uid797_i_unnamed_k0_zts6mmstv223_b;
    wire [33:0] nSubChunkLow30_uid798_i_unnamed_k0_zts6mmstv223_in;
    wire [33:0] nSubChunkLow30_uid798_i_unnamed_k0_zts6mmstv223_b;
    wire [34:0] r0Sub30_uid799_i_unnamed_k0_zts6mmstv223_a;
    wire [34:0] r0Sub30_uid799_i_unnamed_k0_zts6mmstv223_b;
    logic [34:0] r0Sub30_uid799_i_unnamed_k0_zts6mmstv223_o;
    wire [34:0] r0Sub30_uid799_i_unnamed_k0_zts6mmstv223_q;
    wire [29:0] topBitsDOR30_uid800_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid801_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond30_uid802_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond30_uid802_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign30_uid803_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl30_uid804_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl30_uid804_i_unnamed_k0_zts6mmstv223_b;
    wire [33:0] r0SubRangeLeft30_uid805_i_unnamed_k0_zts6mmstv223_in;
    wire [33:0] r0SubRangeLeft30_uid805_i_unnamed_k0_zts6mmstv223_b;
    wire [29:0] cstZ30_uid806_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst30_uid807_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r30_uid808_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r30_uid808_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q30_uid809_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q30_uid809_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid811_i_unnamed_k0_zts6mmstv223_q;
    wire [34:0] dSubChunkLow29_uid812_i_unnamed_k0_zts6mmstv223_in;
    wire [34:0] dSubChunkLow29_uid812_i_unnamed_k0_zts6mmstv223_b;
    wire [34:0] nSubChunkLow29_uid813_i_unnamed_k0_zts6mmstv223_in;
    wire [34:0] nSubChunkLow29_uid813_i_unnamed_k0_zts6mmstv223_b;
    wire [35:0] r0Sub29_uid814_i_unnamed_k0_zts6mmstv223_a;
    wire [35:0] r0Sub29_uid814_i_unnamed_k0_zts6mmstv223_b;
    logic [35:0] r0Sub29_uid814_i_unnamed_k0_zts6mmstv223_o;
    wire [35:0] r0Sub29_uid814_i_unnamed_k0_zts6mmstv223_q;
    wire [28:0] topBitsDOR29_uid815_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid816_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond29_uid817_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond29_uid817_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign29_uid818_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl29_uid819_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl29_uid819_i_unnamed_k0_zts6mmstv223_b;
    wire [34:0] r0SubRangeLeft29_uid820_i_unnamed_k0_zts6mmstv223_in;
    wire [34:0] r0SubRangeLeft29_uid820_i_unnamed_k0_zts6mmstv223_b;
    wire [28:0] cstZ29_uid821_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst29_uid822_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r29_uid823_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r29_uid823_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q29_uid824_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q29_uid824_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid826_i_unnamed_k0_zts6mmstv223_q;
    wire [35:0] dSubChunkLow28_uid827_i_unnamed_k0_zts6mmstv223_in;
    wire [35:0] dSubChunkLow28_uid827_i_unnamed_k0_zts6mmstv223_b;
    wire [35:0] nSubChunkLow28_uid828_i_unnamed_k0_zts6mmstv223_in;
    wire [35:0] nSubChunkLow28_uid828_i_unnamed_k0_zts6mmstv223_b;
    wire [36:0] r0Sub28_uid829_i_unnamed_k0_zts6mmstv223_a;
    wire [36:0] r0Sub28_uid829_i_unnamed_k0_zts6mmstv223_b;
    logic [36:0] r0Sub28_uid829_i_unnamed_k0_zts6mmstv223_o;
    wire [36:0] r0Sub28_uid829_i_unnamed_k0_zts6mmstv223_q;
    wire [27:0] topBitsDOR28_uid830_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid831_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond28_uid832_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond28_uid832_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign28_uid833_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl28_uid834_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl28_uid834_i_unnamed_k0_zts6mmstv223_b;
    wire [35:0] r0SubRangeLeft28_uid835_i_unnamed_k0_zts6mmstv223_in;
    wire [35:0] r0SubRangeLeft28_uid835_i_unnamed_k0_zts6mmstv223_b;
    wire [27:0] cstZ28_uid836_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst28_uid837_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r28_uid838_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r28_uid838_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q28_uid839_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q28_uid839_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid841_i_unnamed_k0_zts6mmstv223_q;
    wire [36:0] dSubChunkLow27_uid842_i_unnamed_k0_zts6mmstv223_in;
    wire [36:0] dSubChunkLow27_uid842_i_unnamed_k0_zts6mmstv223_b;
    wire [36:0] nSubChunkLow27_uid843_i_unnamed_k0_zts6mmstv223_in;
    wire [36:0] nSubChunkLow27_uid843_i_unnamed_k0_zts6mmstv223_b;
    wire [37:0] r0Sub27_uid844_i_unnamed_k0_zts6mmstv223_a;
    wire [37:0] r0Sub27_uid844_i_unnamed_k0_zts6mmstv223_b;
    logic [37:0] r0Sub27_uid844_i_unnamed_k0_zts6mmstv223_o;
    wire [37:0] r0Sub27_uid844_i_unnamed_k0_zts6mmstv223_q;
    wire [26:0] topBitsDOR27_uid845_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid846_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond27_uid847_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond27_uid847_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign27_uid848_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl27_uid849_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl27_uid849_i_unnamed_k0_zts6mmstv223_b;
    wire [36:0] r0SubRangeLeft27_uid850_i_unnamed_k0_zts6mmstv223_in;
    wire [36:0] r0SubRangeLeft27_uid850_i_unnamed_k0_zts6mmstv223_b;
    wire [26:0] cstZ27_uid851_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst27_uid852_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r27_uid853_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r27_uid853_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q27_uid854_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q27_uid854_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid856_i_unnamed_k0_zts6mmstv223_q;
    wire [37:0] dSubChunkLow26_uid857_i_unnamed_k0_zts6mmstv223_in;
    wire [37:0] dSubChunkLow26_uid857_i_unnamed_k0_zts6mmstv223_b;
    wire [37:0] nSubChunkLow26_uid858_i_unnamed_k0_zts6mmstv223_in;
    wire [37:0] nSubChunkLow26_uid858_i_unnamed_k0_zts6mmstv223_b;
    wire [38:0] r0Sub26_uid859_i_unnamed_k0_zts6mmstv223_a;
    wire [38:0] r0Sub26_uid859_i_unnamed_k0_zts6mmstv223_b;
    logic [38:0] r0Sub26_uid859_i_unnamed_k0_zts6mmstv223_o;
    wire [38:0] r0Sub26_uid859_i_unnamed_k0_zts6mmstv223_q;
    wire [25:0] topBitsDOR26_uid860_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid861_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond26_uid862_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond26_uid862_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign26_uid863_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl26_uid864_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl26_uid864_i_unnamed_k0_zts6mmstv223_b;
    wire [37:0] r0SubRangeLeft26_uid865_i_unnamed_k0_zts6mmstv223_in;
    wire [37:0] r0SubRangeLeft26_uid865_i_unnamed_k0_zts6mmstv223_b;
    wire [25:0] cstZ26_uid866_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst26_uid867_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r26_uid868_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r26_uid868_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q26_uid869_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q26_uid869_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid871_i_unnamed_k0_zts6mmstv223_q;
    wire [38:0] dSubChunkLow25_uid872_i_unnamed_k0_zts6mmstv223_in;
    wire [38:0] dSubChunkLow25_uid872_i_unnamed_k0_zts6mmstv223_b;
    wire [38:0] nSubChunkLow25_uid873_i_unnamed_k0_zts6mmstv223_in;
    wire [38:0] nSubChunkLow25_uid873_i_unnamed_k0_zts6mmstv223_b;
    wire [39:0] r0Sub25_uid874_i_unnamed_k0_zts6mmstv223_a;
    wire [39:0] r0Sub25_uid874_i_unnamed_k0_zts6mmstv223_b;
    logic [39:0] r0Sub25_uid874_i_unnamed_k0_zts6mmstv223_o;
    wire [39:0] r0Sub25_uid874_i_unnamed_k0_zts6mmstv223_q;
    wire [24:0] topBitsDOR25_uid875_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid876_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond25_uid877_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond25_uid877_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign25_uid878_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl25_uid879_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl25_uid879_i_unnamed_k0_zts6mmstv223_b;
    wire [38:0] r0SubRangeLeft25_uid880_i_unnamed_k0_zts6mmstv223_in;
    wire [38:0] r0SubRangeLeft25_uid880_i_unnamed_k0_zts6mmstv223_b;
    wire [24:0] cstZ25_uid881_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst25_uid882_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r25_uid883_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r25_uid883_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q25_uid884_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q25_uid884_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid886_i_unnamed_k0_zts6mmstv223_q;
    wire [39:0] dSubChunkLow24_uid887_i_unnamed_k0_zts6mmstv223_in;
    wire [39:0] dSubChunkLow24_uid887_i_unnamed_k0_zts6mmstv223_b;
    wire [39:0] nSubChunkLow24_uid888_i_unnamed_k0_zts6mmstv223_in;
    wire [39:0] nSubChunkLow24_uid888_i_unnamed_k0_zts6mmstv223_b;
    wire [40:0] r0Sub24_uid889_i_unnamed_k0_zts6mmstv223_a;
    wire [40:0] r0Sub24_uid889_i_unnamed_k0_zts6mmstv223_b;
    logic [40:0] r0Sub24_uid889_i_unnamed_k0_zts6mmstv223_o;
    wire [40:0] r0Sub24_uid889_i_unnamed_k0_zts6mmstv223_q;
    wire [23:0] topBitsDOR24_uid890_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid891_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond24_uid892_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond24_uid892_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign24_uid893_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl24_uid894_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl24_uid894_i_unnamed_k0_zts6mmstv223_b;
    wire [39:0] r0SubRangeLeft24_uid895_i_unnamed_k0_zts6mmstv223_in;
    wire [39:0] r0SubRangeLeft24_uid895_i_unnamed_k0_zts6mmstv223_b;
    wire [23:0] cstZ24_uid896_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst24_uid897_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r24_uid898_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r24_uid898_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q24_uid899_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q24_uid899_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid901_i_unnamed_k0_zts6mmstv223_q;
    wire [40:0] dSubChunkLow23_uid902_i_unnamed_k0_zts6mmstv223_in;
    wire [40:0] dSubChunkLow23_uid902_i_unnamed_k0_zts6mmstv223_b;
    wire [40:0] nSubChunkLow23_uid903_i_unnamed_k0_zts6mmstv223_in;
    wire [40:0] nSubChunkLow23_uid903_i_unnamed_k0_zts6mmstv223_b;
    wire [41:0] r0Sub23_uid904_i_unnamed_k0_zts6mmstv223_a;
    wire [41:0] r0Sub23_uid904_i_unnamed_k0_zts6mmstv223_b;
    logic [41:0] r0Sub23_uid904_i_unnamed_k0_zts6mmstv223_o;
    wire [41:0] r0Sub23_uid904_i_unnamed_k0_zts6mmstv223_q;
    wire [22:0] topBitsDOR23_uid905_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid906_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond23_uid907_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond23_uid907_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign23_uid908_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl23_uid909_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl23_uid909_i_unnamed_k0_zts6mmstv223_b;
    wire [40:0] r0SubRangeLeft23_uid910_i_unnamed_k0_zts6mmstv223_in;
    wire [40:0] r0SubRangeLeft23_uid910_i_unnamed_k0_zts6mmstv223_b;
    wire [22:0] cstZ23_uid911_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst23_uid912_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r23_uid913_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r23_uid913_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q23_uid914_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q23_uid914_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid916_i_unnamed_k0_zts6mmstv223_q;
    wire [41:0] dSubChunkLow22_uid917_i_unnamed_k0_zts6mmstv223_in;
    wire [41:0] dSubChunkLow22_uid917_i_unnamed_k0_zts6mmstv223_b;
    wire [41:0] nSubChunkLow22_uid918_i_unnamed_k0_zts6mmstv223_in;
    wire [41:0] nSubChunkLow22_uid918_i_unnamed_k0_zts6mmstv223_b;
    wire [42:0] r0Sub22_uid919_i_unnamed_k0_zts6mmstv223_a;
    wire [42:0] r0Sub22_uid919_i_unnamed_k0_zts6mmstv223_b;
    logic [42:0] r0Sub22_uid919_i_unnamed_k0_zts6mmstv223_o;
    wire [42:0] r0Sub22_uid919_i_unnamed_k0_zts6mmstv223_q;
    wire [21:0] topBitsDOR22_uid920_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid921_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond22_uid922_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond22_uid922_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign22_uid923_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl22_uid924_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl22_uid924_i_unnamed_k0_zts6mmstv223_b;
    wire [41:0] r0SubRangeLeft22_uid925_i_unnamed_k0_zts6mmstv223_in;
    wire [41:0] r0SubRangeLeft22_uid925_i_unnamed_k0_zts6mmstv223_b;
    wire [21:0] cstZ22_uid926_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst22_uid927_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r22_uid928_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r22_uid928_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q22_uid929_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q22_uid929_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid931_i_unnamed_k0_zts6mmstv223_q;
    wire [42:0] dSubChunkLow21_uid932_i_unnamed_k0_zts6mmstv223_in;
    wire [42:0] dSubChunkLow21_uid932_i_unnamed_k0_zts6mmstv223_b;
    wire [42:0] nSubChunkLow21_uid933_i_unnamed_k0_zts6mmstv223_in;
    wire [42:0] nSubChunkLow21_uid933_i_unnamed_k0_zts6mmstv223_b;
    wire [43:0] r0Sub21_uid934_i_unnamed_k0_zts6mmstv223_a;
    wire [43:0] r0Sub21_uid934_i_unnamed_k0_zts6mmstv223_b;
    logic [43:0] r0Sub21_uid934_i_unnamed_k0_zts6mmstv223_o;
    wire [43:0] r0Sub21_uid934_i_unnamed_k0_zts6mmstv223_q;
    wire [20:0] topBitsDOR21_uid935_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid936_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond21_uid937_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond21_uid937_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign21_uid938_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl21_uid939_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl21_uid939_i_unnamed_k0_zts6mmstv223_b;
    wire [42:0] r0SubRangeLeft21_uid940_i_unnamed_k0_zts6mmstv223_in;
    wire [42:0] r0SubRangeLeft21_uid940_i_unnamed_k0_zts6mmstv223_b;
    wire [20:0] cstZ21_uid941_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst21_uid942_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r21_uid943_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r21_uid943_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q21_uid944_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q21_uid944_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid946_i_unnamed_k0_zts6mmstv223_q;
    wire [43:0] dSubChunkLow20_uid947_i_unnamed_k0_zts6mmstv223_in;
    wire [43:0] dSubChunkLow20_uid947_i_unnamed_k0_zts6mmstv223_b;
    wire [43:0] nSubChunkLow20_uid948_i_unnamed_k0_zts6mmstv223_in;
    wire [43:0] nSubChunkLow20_uid948_i_unnamed_k0_zts6mmstv223_b;
    wire [44:0] r0Sub20_uid949_i_unnamed_k0_zts6mmstv223_a;
    wire [44:0] r0Sub20_uid949_i_unnamed_k0_zts6mmstv223_b;
    logic [44:0] r0Sub20_uid949_i_unnamed_k0_zts6mmstv223_o;
    wire [44:0] r0Sub20_uid949_i_unnamed_k0_zts6mmstv223_q;
    wire [19:0] topBitsDOR20_uid950_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid951_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond20_uid952_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond20_uid952_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign20_uid953_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl20_uid954_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl20_uid954_i_unnamed_k0_zts6mmstv223_b;
    wire [43:0] r0SubRangeLeft20_uid955_i_unnamed_k0_zts6mmstv223_in;
    wire [43:0] r0SubRangeLeft20_uid955_i_unnamed_k0_zts6mmstv223_b;
    wire [19:0] cstZ20_uid956_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst20_uid957_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r20_uid958_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r20_uid958_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q20_uid959_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q20_uid959_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid961_i_unnamed_k0_zts6mmstv223_q;
    wire [44:0] dSubChunkLow19_uid962_i_unnamed_k0_zts6mmstv223_in;
    wire [44:0] dSubChunkLow19_uid962_i_unnamed_k0_zts6mmstv223_b;
    wire [44:0] nSubChunkLow19_uid963_i_unnamed_k0_zts6mmstv223_in;
    wire [44:0] nSubChunkLow19_uid963_i_unnamed_k0_zts6mmstv223_b;
    wire [45:0] r0Sub19_uid964_i_unnamed_k0_zts6mmstv223_a;
    wire [45:0] r0Sub19_uid964_i_unnamed_k0_zts6mmstv223_b;
    logic [45:0] r0Sub19_uid964_i_unnamed_k0_zts6mmstv223_o;
    wire [45:0] r0Sub19_uid964_i_unnamed_k0_zts6mmstv223_q;
    wire [18:0] topBitsDOR19_uid965_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid966_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond19_uid967_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond19_uid967_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign19_uid968_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl19_uid969_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl19_uid969_i_unnamed_k0_zts6mmstv223_b;
    wire [44:0] r0SubRangeLeft19_uid970_i_unnamed_k0_zts6mmstv223_in;
    wire [44:0] r0SubRangeLeft19_uid970_i_unnamed_k0_zts6mmstv223_b;
    wire [18:0] cstZ19_uid971_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst19_uid972_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r19_uid973_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r19_uid973_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q19_uid974_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q19_uid974_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid976_i_unnamed_k0_zts6mmstv223_q;
    wire [45:0] dSubChunkLow18_uid977_i_unnamed_k0_zts6mmstv223_in;
    wire [45:0] dSubChunkLow18_uid977_i_unnamed_k0_zts6mmstv223_b;
    wire [45:0] nSubChunkLow18_uid978_i_unnamed_k0_zts6mmstv223_in;
    wire [45:0] nSubChunkLow18_uid978_i_unnamed_k0_zts6mmstv223_b;
    wire [46:0] r0Sub18_uid979_i_unnamed_k0_zts6mmstv223_a;
    wire [46:0] r0Sub18_uid979_i_unnamed_k0_zts6mmstv223_b;
    logic [46:0] r0Sub18_uid979_i_unnamed_k0_zts6mmstv223_o;
    wire [46:0] r0Sub18_uid979_i_unnamed_k0_zts6mmstv223_q;
    wire [17:0] topBitsDOR18_uid980_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid981_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond18_uid982_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond18_uid982_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign18_uid983_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl18_uid984_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl18_uid984_i_unnamed_k0_zts6mmstv223_b;
    wire [45:0] r0SubRangeLeft18_uid985_i_unnamed_k0_zts6mmstv223_in;
    wire [45:0] r0SubRangeLeft18_uid985_i_unnamed_k0_zts6mmstv223_b;
    wire [17:0] cstZ18_uid986_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst18_uid987_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r18_uid988_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r18_uid988_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q18_uid989_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q18_uid989_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid991_i_unnamed_k0_zts6mmstv223_q;
    wire [46:0] dSubChunkLow17_uid992_i_unnamed_k0_zts6mmstv223_in;
    wire [46:0] dSubChunkLow17_uid992_i_unnamed_k0_zts6mmstv223_b;
    wire [46:0] nSubChunkLow17_uid993_i_unnamed_k0_zts6mmstv223_in;
    wire [46:0] nSubChunkLow17_uid993_i_unnamed_k0_zts6mmstv223_b;
    wire [47:0] r0Sub17_uid994_i_unnamed_k0_zts6mmstv223_a;
    wire [47:0] r0Sub17_uid994_i_unnamed_k0_zts6mmstv223_b;
    logic [47:0] r0Sub17_uid994_i_unnamed_k0_zts6mmstv223_o;
    wire [47:0] r0Sub17_uid994_i_unnamed_k0_zts6mmstv223_q;
    wire [16:0] topBitsDOR17_uid995_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid996_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond17_uid997_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond17_uid997_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign17_uid998_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl17_uid999_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl17_uid999_i_unnamed_k0_zts6mmstv223_b;
    wire [46:0] r0SubRangeLeft17_uid1000_i_unnamed_k0_zts6mmstv223_in;
    wire [46:0] r0SubRangeLeft17_uid1000_i_unnamed_k0_zts6mmstv223_b;
    wire [16:0] cstZ17_uid1001_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst17_uid1002_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r17_uid1003_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r17_uid1003_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q17_uid1004_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q17_uid1004_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid1006_i_unnamed_k0_zts6mmstv223_q;
    wire [47:0] dSubChunkLow16_uid1007_i_unnamed_k0_zts6mmstv223_in;
    wire [47:0] dSubChunkLow16_uid1007_i_unnamed_k0_zts6mmstv223_b;
    wire [47:0] nSubChunkLow16_uid1008_i_unnamed_k0_zts6mmstv223_in;
    wire [47:0] nSubChunkLow16_uid1008_i_unnamed_k0_zts6mmstv223_b;
    wire [48:0] r0Sub16_uid1009_i_unnamed_k0_zts6mmstv223_a;
    wire [48:0] r0Sub16_uid1009_i_unnamed_k0_zts6mmstv223_b;
    logic [48:0] r0Sub16_uid1009_i_unnamed_k0_zts6mmstv223_o;
    wire [48:0] r0Sub16_uid1009_i_unnamed_k0_zts6mmstv223_q;
    wire [15:0] topBitsDOR16_uid1010_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid1011_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond16_uid1012_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond16_uid1012_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign16_uid1013_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl16_uid1014_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl16_uid1014_i_unnamed_k0_zts6mmstv223_b;
    wire [47:0] r0SubRangeLeft16_uid1015_i_unnamed_k0_zts6mmstv223_in;
    wire [47:0] r0SubRangeLeft16_uid1015_i_unnamed_k0_zts6mmstv223_b;
    wire [15:0] cstZ16_uid1016_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst16_uid1017_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r16_uid1018_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r16_uid1018_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q16_uid1019_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q16_uid1019_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid1021_i_unnamed_k0_zts6mmstv223_q;
    wire [48:0] dSubChunkLow15_uid1022_i_unnamed_k0_zts6mmstv223_in;
    wire [48:0] dSubChunkLow15_uid1022_i_unnamed_k0_zts6mmstv223_b;
    wire [48:0] nSubChunkLow15_uid1023_i_unnamed_k0_zts6mmstv223_in;
    wire [48:0] nSubChunkLow15_uid1023_i_unnamed_k0_zts6mmstv223_b;
    wire [49:0] r0Sub15_uid1024_i_unnamed_k0_zts6mmstv223_a;
    wire [49:0] r0Sub15_uid1024_i_unnamed_k0_zts6mmstv223_b;
    logic [49:0] r0Sub15_uid1024_i_unnamed_k0_zts6mmstv223_o;
    wire [49:0] r0Sub15_uid1024_i_unnamed_k0_zts6mmstv223_q;
    wire [14:0] topBitsDOR15_uid1025_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid1026_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond15_uid1027_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond15_uid1027_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign15_uid1028_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl15_uid1029_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl15_uid1029_i_unnamed_k0_zts6mmstv223_b;
    wire [48:0] r0SubRangeLeft15_uid1030_i_unnamed_k0_zts6mmstv223_in;
    wire [48:0] r0SubRangeLeft15_uid1030_i_unnamed_k0_zts6mmstv223_b;
    wire [14:0] cstZ15_uid1031_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst15_uid1032_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r15_uid1033_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r15_uid1033_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q15_uid1034_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q15_uid1034_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid1036_i_unnamed_k0_zts6mmstv223_q;
    wire [49:0] dSubChunkLow14_uid1037_i_unnamed_k0_zts6mmstv223_in;
    wire [49:0] dSubChunkLow14_uid1037_i_unnamed_k0_zts6mmstv223_b;
    wire [49:0] nSubChunkLow14_uid1038_i_unnamed_k0_zts6mmstv223_in;
    wire [49:0] nSubChunkLow14_uid1038_i_unnamed_k0_zts6mmstv223_b;
    wire [50:0] r0Sub14_uid1039_i_unnamed_k0_zts6mmstv223_a;
    wire [50:0] r0Sub14_uid1039_i_unnamed_k0_zts6mmstv223_b;
    logic [50:0] r0Sub14_uid1039_i_unnamed_k0_zts6mmstv223_o;
    wire [50:0] r0Sub14_uid1039_i_unnamed_k0_zts6mmstv223_q;
    wire [13:0] topBitsDOR14_uid1040_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid1041_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond14_uid1042_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond14_uid1042_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign14_uid1043_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl14_uid1044_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl14_uid1044_i_unnamed_k0_zts6mmstv223_b;
    wire [49:0] r0SubRangeLeft14_uid1045_i_unnamed_k0_zts6mmstv223_in;
    wire [49:0] r0SubRangeLeft14_uid1045_i_unnamed_k0_zts6mmstv223_b;
    wire [13:0] cstZ14_uid1046_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst14_uid1047_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r14_uid1048_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r14_uid1048_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q14_uid1049_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q14_uid1049_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid1051_i_unnamed_k0_zts6mmstv223_q;
    wire [50:0] dSubChunkLow13_uid1052_i_unnamed_k0_zts6mmstv223_in;
    wire [50:0] dSubChunkLow13_uid1052_i_unnamed_k0_zts6mmstv223_b;
    wire [50:0] nSubChunkLow13_uid1053_i_unnamed_k0_zts6mmstv223_in;
    wire [50:0] nSubChunkLow13_uid1053_i_unnamed_k0_zts6mmstv223_b;
    wire [51:0] r0Sub13_uid1054_i_unnamed_k0_zts6mmstv223_a;
    wire [51:0] r0Sub13_uid1054_i_unnamed_k0_zts6mmstv223_b;
    logic [51:0] r0Sub13_uid1054_i_unnamed_k0_zts6mmstv223_o;
    wire [51:0] r0Sub13_uid1054_i_unnamed_k0_zts6mmstv223_q;
    wire [12:0] topBitsDOR13_uid1055_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid1056_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond13_uid1057_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond13_uid1057_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign13_uid1058_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl13_uid1059_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl13_uid1059_i_unnamed_k0_zts6mmstv223_b;
    wire [50:0] r0SubRangeLeft13_uid1060_i_unnamed_k0_zts6mmstv223_in;
    wire [50:0] r0SubRangeLeft13_uid1060_i_unnamed_k0_zts6mmstv223_b;
    wire [12:0] cstZ13_uid1061_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst13_uid1062_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r13_uid1063_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r13_uid1063_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q13_uid1064_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q13_uid1064_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid1066_i_unnamed_k0_zts6mmstv223_q;
    wire [51:0] dSubChunkLow12_uid1067_i_unnamed_k0_zts6mmstv223_in;
    wire [51:0] dSubChunkLow12_uid1067_i_unnamed_k0_zts6mmstv223_b;
    wire [51:0] nSubChunkLow12_uid1068_i_unnamed_k0_zts6mmstv223_in;
    wire [51:0] nSubChunkLow12_uid1068_i_unnamed_k0_zts6mmstv223_b;
    wire [52:0] r0Sub12_uid1069_i_unnamed_k0_zts6mmstv223_a;
    wire [52:0] r0Sub12_uid1069_i_unnamed_k0_zts6mmstv223_b;
    logic [52:0] r0Sub12_uid1069_i_unnamed_k0_zts6mmstv223_o;
    wire [52:0] r0Sub12_uid1069_i_unnamed_k0_zts6mmstv223_q;
    wire [11:0] topBitsDOR12_uid1070_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid1071_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond12_uid1072_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond12_uid1072_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign12_uid1073_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl12_uid1074_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl12_uid1074_i_unnamed_k0_zts6mmstv223_b;
    wire [51:0] r0SubRangeLeft12_uid1075_i_unnamed_k0_zts6mmstv223_in;
    wire [51:0] r0SubRangeLeft12_uid1075_i_unnamed_k0_zts6mmstv223_b;
    wire [11:0] cstZ12_uid1076_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst12_uid1077_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r12_uid1078_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r12_uid1078_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q12_uid1079_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q12_uid1079_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid1081_i_unnamed_k0_zts6mmstv223_q;
    wire [52:0] dSubChunkLow11_uid1082_i_unnamed_k0_zts6mmstv223_in;
    wire [52:0] dSubChunkLow11_uid1082_i_unnamed_k0_zts6mmstv223_b;
    wire [52:0] nSubChunkLow11_uid1083_i_unnamed_k0_zts6mmstv223_in;
    wire [52:0] nSubChunkLow11_uid1083_i_unnamed_k0_zts6mmstv223_b;
    wire [53:0] r0Sub11_uid1084_i_unnamed_k0_zts6mmstv223_a;
    wire [53:0] r0Sub11_uid1084_i_unnamed_k0_zts6mmstv223_b;
    logic [53:0] r0Sub11_uid1084_i_unnamed_k0_zts6mmstv223_o;
    wire [53:0] r0Sub11_uid1084_i_unnamed_k0_zts6mmstv223_q;
    wire [10:0] topBitsDOR11_uid1085_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid1086_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond11_uid1087_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond11_uid1087_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign11_uid1088_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl11_uid1089_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl11_uid1089_i_unnamed_k0_zts6mmstv223_b;
    wire [52:0] r0SubRangeLeft11_uid1090_i_unnamed_k0_zts6mmstv223_in;
    wire [52:0] r0SubRangeLeft11_uid1090_i_unnamed_k0_zts6mmstv223_b;
    wire [10:0] cstZ11_uid1091_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst11_uid1092_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r11_uid1093_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r11_uid1093_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q11_uid1094_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q11_uid1094_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid1096_i_unnamed_k0_zts6mmstv223_q;
    wire [53:0] dSubChunkLow10_uid1097_i_unnamed_k0_zts6mmstv223_in;
    wire [53:0] dSubChunkLow10_uid1097_i_unnamed_k0_zts6mmstv223_b;
    wire [53:0] nSubChunkLow10_uid1098_i_unnamed_k0_zts6mmstv223_in;
    wire [53:0] nSubChunkLow10_uid1098_i_unnamed_k0_zts6mmstv223_b;
    wire [54:0] r0Sub10_uid1099_i_unnamed_k0_zts6mmstv223_a;
    wire [54:0] r0Sub10_uid1099_i_unnamed_k0_zts6mmstv223_b;
    logic [54:0] r0Sub10_uid1099_i_unnamed_k0_zts6mmstv223_o;
    wire [54:0] r0Sub10_uid1099_i_unnamed_k0_zts6mmstv223_q;
    wire [9:0] topBitsDOR10_uid1100_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid1101_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond10_uid1102_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond10_uid1102_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign10_uid1103_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl10_uid1104_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl10_uid1104_i_unnamed_k0_zts6mmstv223_b;
    wire [53:0] r0SubRangeLeft10_uid1105_i_unnamed_k0_zts6mmstv223_in;
    wire [53:0] r0SubRangeLeft10_uid1105_i_unnamed_k0_zts6mmstv223_b;
    wire [63:0] rIteriMuxFirst10_uid1107_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r10_uid1108_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r10_uid1108_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q10_uid1109_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q10_uid1109_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid1111_i_unnamed_k0_zts6mmstv223_q;
    wire [54:0] dSubChunkLow9_uid1112_i_unnamed_k0_zts6mmstv223_in;
    wire [54:0] dSubChunkLow9_uid1112_i_unnamed_k0_zts6mmstv223_b;
    wire [54:0] nSubChunkLow9_uid1113_i_unnamed_k0_zts6mmstv223_in;
    wire [54:0] nSubChunkLow9_uid1113_i_unnamed_k0_zts6mmstv223_b;
    wire [55:0] r0Sub9_uid1114_i_unnamed_k0_zts6mmstv223_a;
    wire [55:0] r0Sub9_uid1114_i_unnamed_k0_zts6mmstv223_b;
    logic [55:0] r0Sub9_uid1114_i_unnamed_k0_zts6mmstv223_o;
    wire [55:0] r0Sub9_uid1114_i_unnamed_k0_zts6mmstv223_q;
    wire [8:0] topBitsDOR9_uid1115_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid1116_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond9_uid1117_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond9_uid1117_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign9_uid1118_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl9_uid1119_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl9_uid1119_i_unnamed_k0_zts6mmstv223_b;
    wire [54:0] r0SubRangeLeft9_uid1120_i_unnamed_k0_zts6mmstv223_in;
    wire [54:0] r0SubRangeLeft9_uid1120_i_unnamed_k0_zts6mmstv223_b;
    wire [8:0] cstZ9_uid1121_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst9_uid1122_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r9_uid1123_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r9_uid1123_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q9_uid1124_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q9_uid1124_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid1126_i_unnamed_k0_zts6mmstv223_q;
    wire [55:0] dSubChunkLow8_uid1127_i_unnamed_k0_zts6mmstv223_in;
    wire [55:0] dSubChunkLow8_uid1127_i_unnamed_k0_zts6mmstv223_b;
    wire [55:0] nSubChunkLow8_uid1128_i_unnamed_k0_zts6mmstv223_in;
    wire [55:0] nSubChunkLow8_uid1128_i_unnamed_k0_zts6mmstv223_b;
    wire [56:0] r0Sub8_uid1129_i_unnamed_k0_zts6mmstv223_a;
    wire [56:0] r0Sub8_uid1129_i_unnamed_k0_zts6mmstv223_b;
    logic [56:0] r0Sub8_uid1129_i_unnamed_k0_zts6mmstv223_o;
    wire [56:0] r0Sub8_uid1129_i_unnamed_k0_zts6mmstv223_q;
    wire [7:0] topBitsDOR8_uid1130_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid1131_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond8_uid1132_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond8_uid1132_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign8_uid1133_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl8_uid1134_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl8_uid1134_i_unnamed_k0_zts6mmstv223_b;
    wire [55:0] r0SubRangeLeft8_uid1135_i_unnamed_k0_zts6mmstv223_in;
    wire [55:0] r0SubRangeLeft8_uid1135_i_unnamed_k0_zts6mmstv223_b;
    wire [7:0] cstZ8_uid1136_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst8_uid1137_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r8_uid1138_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r8_uid1138_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q8_uid1139_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q8_uid1139_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid1141_i_unnamed_k0_zts6mmstv223_q;
    wire [56:0] dSubChunkLow7_uid1142_i_unnamed_k0_zts6mmstv223_in;
    wire [56:0] dSubChunkLow7_uid1142_i_unnamed_k0_zts6mmstv223_b;
    wire [56:0] nSubChunkLow7_uid1143_i_unnamed_k0_zts6mmstv223_in;
    wire [56:0] nSubChunkLow7_uid1143_i_unnamed_k0_zts6mmstv223_b;
    wire [57:0] r0Sub7_uid1144_i_unnamed_k0_zts6mmstv223_a;
    wire [57:0] r0Sub7_uid1144_i_unnamed_k0_zts6mmstv223_b;
    logic [57:0] r0Sub7_uid1144_i_unnamed_k0_zts6mmstv223_o;
    wire [57:0] r0Sub7_uid1144_i_unnamed_k0_zts6mmstv223_q;
    wire [6:0] topBitsDOR7_uid1145_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid1146_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond7_uid1147_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond7_uid1147_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign7_uid1148_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl7_uid1149_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl7_uid1149_i_unnamed_k0_zts6mmstv223_b;
    wire [56:0] r0SubRangeLeft7_uid1150_i_unnamed_k0_zts6mmstv223_in;
    wire [56:0] r0SubRangeLeft7_uid1150_i_unnamed_k0_zts6mmstv223_b;
    wire [6:0] cstZ7_uid1151_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst7_uid1152_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r7_uid1153_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r7_uid1153_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q7_uid1154_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q7_uid1154_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid1156_i_unnamed_k0_zts6mmstv223_q;
    wire [57:0] dSubChunkLow6_uid1157_i_unnamed_k0_zts6mmstv223_in;
    wire [57:0] dSubChunkLow6_uid1157_i_unnamed_k0_zts6mmstv223_b;
    wire [57:0] nSubChunkLow6_uid1158_i_unnamed_k0_zts6mmstv223_in;
    wire [57:0] nSubChunkLow6_uid1158_i_unnamed_k0_zts6mmstv223_b;
    wire [58:0] r0Sub6_uid1159_i_unnamed_k0_zts6mmstv223_a;
    wire [58:0] r0Sub6_uid1159_i_unnamed_k0_zts6mmstv223_b;
    logic [58:0] r0Sub6_uid1159_i_unnamed_k0_zts6mmstv223_o;
    wire [58:0] r0Sub6_uid1159_i_unnamed_k0_zts6mmstv223_q;
    wire [5:0] topBitsDOR6_uid1160_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid1161_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond6_uid1162_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond6_uid1162_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign6_uid1163_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl6_uid1164_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl6_uid1164_i_unnamed_k0_zts6mmstv223_b;
    wire [57:0] r0SubRangeLeft6_uid1165_i_unnamed_k0_zts6mmstv223_in;
    wire [57:0] r0SubRangeLeft6_uid1165_i_unnamed_k0_zts6mmstv223_b;
    wire [5:0] cstZ6_uid1166_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst6_uid1167_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r6_uid1168_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r6_uid1168_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q6_uid1169_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q6_uid1169_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid1171_i_unnamed_k0_zts6mmstv223_q;
    wire [58:0] dSubChunkLow5_uid1172_i_unnamed_k0_zts6mmstv223_in;
    wire [58:0] dSubChunkLow5_uid1172_i_unnamed_k0_zts6mmstv223_b;
    wire [58:0] nSubChunkLow5_uid1173_i_unnamed_k0_zts6mmstv223_in;
    wire [58:0] nSubChunkLow5_uid1173_i_unnamed_k0_zts6mmstv223_b;
    wire [59:0] r0Sub5_uid1174_i_unnamed_k0_zts6mmstv223_a;
    wire [59:0] r0Sub5_uid1174_i_unnamed_k0_zts6mmstv223_b;
    logic [59:0] r0Sub5_uid1174_i_unnamed_k0_zts6mmstv223_o;
    wire [59:0] r0Sub5_uid1174_i_unnamed_k0_zts6mmstv223_q;
    wire [4:0] topBitsDOR5_uid1175_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid1176_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond5_uid1177_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond5_uid1177_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign5_uid1178_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl5_uid1179_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl5_uid1179_i_unnamed_k0_zts6mmstv223_b;
    wire [58:0] r0SubRangeLeft5_uid1180_i_unnamed_k0_zts6mmstv223_in;
    wire [58:0] r0SubRangeLeft5_uid1180_i_unnamed_k0_zts6mmstv223_b;
    wire [4:0] cstZ5_uid1181_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst5_uid1182_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r5_uid1183_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r5_uid1183_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q5_uid1184_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q5_uid1184_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid1186_i_unnamed_k0_zts6mmstv223_q;
    wire [59:0] dSubChunkLow4_uid1187_i_unnamed_k0_zts6mmstv223_in;
    wire [59:0] dSubChunkLow4_uid1187_i_unnamed_k0_zts6mmstv223_b;
    wire [59:0] nSubChunkLow4_uid1188_i_unnamed_k0_zts6mmstv223_in;
    wire [59:0] nSubChunkLow4_uid1188_i_unnamed_k0_zts6mmstv223_b;
    wire [60:0] r0Sub4_uid1189_i_unnamed_k0_zts6mmstv223_a;
    wire [60:0] r0Sub4_uid1189_i_unnamed_k0_zts6mmstv223_b;
    logic [60:0] r0Sub4_uid1189_i_unnamed_k0_zts6mmstv223_o;
    wire [60:0] r0Sub4_uid1189_i_unnamed_k0_zts6mmstv223_q;
    wire [3:0] topBitsDOR4_uid1190_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid1191_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond4_uid1192_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond4_uid1192_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign4_uid1193_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl4_uid1194_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl4_uid1194_i_unnamed_k0_zts6mmstv223_b;
    wire [59:0] r0SubRangeLeft4_uid1195_i_unnamed_k0_zts6mmstv223_in;
    wire [59:0] r0SubRangeLeft4_uid1195_i_unnamed_k0_zts6mmstv223_b;
    wire [3:0] cstZ4_uid1196_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst4_uid1197_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r4_uid1198_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r4_uid1198_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q4_uid1199_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q4_uid1199_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid1201_i_unnamed_k0_zts6mmstv223_q;
    wire [60:0] dSubChunkLow3_uid1202_i_unnamed_k0_zts6mmstv223_in;
    wire [60:0] dSubChunkLow3_uid1202_i_unnamed_k0_zts6mmstv223_b;
    wire [60:0] nSubChunkLow3_uid1203_i_unnamed_k0_zts6mmstv223_in;
    wire [60:0] nSubChunkLow3_uid1203_i_unnamed_k0_zts6mmstv223_b;
    wire [61:0] r0Sub3_uid1204_i_unnamed_k0_zts6mmstv223_a;
    wire [61:0] r0Sub3_uid1204_i_unnamed_k0_zts6mmstv223_b;
    logic [61:0] r0Sub3_uid1204_i_unnamed_k0_zts6mmstv223_o;
    wire [61:0] r0Sub3_uid1204_i_unnamed_k0_zts6mmstv223_q;
    wire [2:0] topBitsDOR3_uid1205_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid1206_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond3_uid1207_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond3_uid1207_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign3_uid1208_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl3_uid1209_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl3_uid1209_i_unnamed_k0_zts6mmstv223_b;
    wire [60:0] r0SubRangeLeft3_uid1210_i_unnamed_k0_zts6mmstv223_in;
    wire [60:0] r0SubRangeLeft3_uid1210_i_unnamed_k0_zts6mmstv223_b;
    wire [2:0] cstZ3_uid1211_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] rIteriMuxFirst3_uid1212_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r3_uid1213_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r3_uid1213_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q3_uid1214_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q3_uid1214_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid1216_i_unnamed_k0_zts6mmstv223_q;
    wire [61:0] dSubChunkLow2_uid1217_i_unnamed_k0_zts6mmstv223_in;
    wire [61:0] dSubChunkLow2_uid1217_i_unnamed_k0_zts6mmstv223_b;
    wire [61:0] nSubChunkLow2_uid1218_i_unnamed_k0_zts6mmstv223_in;
    wire [61:0] nSubChunkLow2_uid1218_i_unnamed_k0_zts6mmstv223_b;
    wire [62:0] r0Sub2_uid1219_i_unnamed_k0_zts6mmstv223_a;
    wire [62:0] r0Sub2_uid1219_i_unnamed_k0_zts6mmstv223_b;
    logic [62:0] r0Sub2_uid1219_i_unnamed_k0_zts6mmstv223_o;
    wire [62:0] r0Sub2_uid1219_i_unnamed_k0_zts6mmstv223_q;
    wire [1:0] topBitsDOR2_uid1220_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid1221_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond2_uid1222_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond2_uid1222_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign2_uid1223_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl2_uid1224_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl2_uid1224_i_unnamed_k0_zts6mmstv223_b;
    wire [61:0] r0SubRangeLeft2_uid1225_i_unnamed_k0_zts6mmstv223_in;
    wire [61:0] r0SubRangeLeft2_uid1225_i_unnamed_k0_zts6mmstv223_b;
    wire [63:0] rIteriMuxFirst2_uid1227_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r2_uid1228_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r2_uid1228_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q2_uid1229_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q2_uid1229_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid1231_i_unnamed_k0_zts6mmstv223_q;
    wire [62:0] dSubChunkLow1_uid1232_i_unnamed_k0_zts6mmstv223_in;
    wire [62:0] dSubChunkLow1_uid1232_i_unnamed_k0_zts6mmstv223_b;
    wire [62:0] nSubChunkLow1_uid1233_i_unnamed_k0_zts6mmstv223_in;
    wire [62:0] nSubChunkLow1_uid1233_i_unnamed_k0_zts6mmstv223_b;
    wire [63:0] r0Sub1_uid1234_i_unnamed_k0_zts6mmstv223_a;
    wire [63:0] r0Sub1_uid1234_i_unnamed_k0_zts6mmstv223_b;
    logic [63:0] r0Sub1_uid1234_i_unnamed_k0_zts6mmstv223_o;
    wire [63:0] r0Sub1_uid1234_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] topBitsDOR1_uid1235_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] topBitsDOR_uid1236_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] cond1_uid1237_i_unnamed_k0_zts6mmstv223_in;
    wire [0:0] cond1_uid1237_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] opSign1_uid1238_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] lshl1_uid1239_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] lshl1_uid1239_i_unnamed_k0_zts6mmstv223_b;
    wire [62:0] r0SubRangeLeft1_uid1240_i_unnamed_k0_zts6mmstv223_in;
    wire [62:0] r0SubRangeLeft1_uid1240_i_unnamed_k0_zts6mmstv223_b;
    wire [63:0] rIteriMuxFirst1_uid1242_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] r1_uid1243_i_unnamed_k0_zts6mmstv223_s;
    reg [63:0] r1_uid1243_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] q1_uid1244_i_unnamed_k0_zts6mmstv223_qi;
    reg [0:0] q1_uid1244_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid1246_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] nSubChunkLow0_uid1248_i_unnamed_k0_zts6mmstv223_in;
    wire [63:0] nSubChunkLow0_uid1248_i_unnamed_k0_zts6mmstv223_b;
    wire [64:0] r0Sub0_uid1249_i_unnamed_k0_zts6mmstv223_a;
    wire [64:0] r0Sub0_uid1249_i_unnamed_k0_zts6mmstv223_b;
    logic [64:0] r0Sub0_uid1249_i_unnamed_k0_zts6mmstv223_o;
    wire [64:0] r0Sub0_uid1249_i_unnamed_k0_zts6mmstv223_q;
    wire [0:0] cond0_uid1250_i_unnamed_k0_zts6mmstv223_b;
    wire [0:0] q0_uid1254_i_unnamed_k0_zts6mmstv223_q;
    wire [63:0] resFinalIntDiv_uid1255_i_unnamed_k0_zts6mmstv223_q;
    wire [64:0] lshl1_uid1259_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] dSubChunkLow63_uid1260_i_unnamed_k0_zts6mmstv244_in;
    wire [0:0] dSubChunkLow63_uid1260_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] nSubChunkLow63_uid1261_i_unnamed_k0_zts6mmstv244_in;
    wire [0:0] nSubChunkLow63_uid1261_i_unnamed_k0_zts6mmstv244_b;
    wire [1:0] r0Sub63_uid1262_i_unnamed_k0_zts6mmstv244_a;
    wire [1:0] r0Sub63_uid1262_i_unnamed_k0_zts6mmstv244_b;
    logic [1:0] r0Sub63_uid1262_i_unnamed_k0_zts6mmstv244_o;
    wire [1:0] r0Sub63_uid1262_i_unnamed_k0_zts6mmstv244_q;
    wire [62:0] topBitsDOR63_uid1263_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] topBitsDOR_uid1264_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] cond63_uid1265_i_unnamed_k0_zts6mmstv244_in;
    wire [0:0] cond63_uid1265_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q;
    wire [63:0] lshl63_uid1267_i_unnamed_k0_zts6mmstv244_in;
    wire [63:0] lshl63_uid1267_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] r0SubRangeLeft63_uid1268_i_unnamed_k0_zts6mmstv244_in;
    wire [0:0] r0SubRangeLeft63_uid1268_i_unnamed_k0_zts6mmstv244_b;
    wire [63:0] rIteriMuxFirst63_uid1270_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] r63_uid1271_i_unnamed_k0_zts6mmstv244_s;
    reg [63:0] r63_uid1271_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] q63_uid1272_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] lshl1_uid1274_i_unnamed_k0_zts6mmstv244_q;
    wire [1:0] dSubChunkLow62_uid1275_i_unnamed_k0_zts6mmstv244_in;
    wire [1:0] dSubChunkLow62_uid1275_i_unnamed_k0_zts6mmstv244_b;
    wire [1:0] nSubChunkLow62_uid1276_i_unnamed_k0_zts6mmstv244_in;
    wire [1:0] nSubChunkLow62_uid1276_i_unnamed_k0_zts6mmstv244_b;
    wire [2:0] r0Sub62_uid1277_i_unnamed_k0_zts6mmstv244_a;
    wire [2:0] r0Sub62_uid1277_i_unnamed_k0_zts6mmstv244_b;
    logic [2:0] r0Sub62_uid1277_i_unnamed_k0_zts6mmstv244_o;
    wire [2:0] r0Sub62_uid1277_i_unnamed_k0_zts6mmstv244_q;
    wire [61:0] topBitsDOR62_uid1278_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] topBitsDOR_uid1279_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] cond62_uid1280_i_unnamed_k0_zts6mmstv244_in;
    wire [0:0] cond62_uid1280_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] opSign62_uid1281_i_unnamed_k0_zts6mmstv244_q;
    wire [63:0] lshl62_uid1282_i_unnamed_k0_zts6mmstv244_in;
    wire [63:0] lshl62_uid1282_i_unnamed_k0_zts6mmstv244_b;
    wire [1:0] r0SubRangeLeft62_uid1283_i_unnamed_k0_zts6mmstv244_in;
    wire [1:0] r0SubRangeLeft62_uid1283_i_unnamed_k0_zts6mmstv244_b;
    wire [63:0] rIteriMuxFirst62_uid1285_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] r62_uid1286_i_unnamed_k0_zts6mmstv244_s;
    reg [63:0] r62_uid1286_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] q62_uid1287_i_unnamed_k0_zts6mmstv244_qi;
    reg [0:0] q62_uid1287_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] lshl1_uid1289_i_unnamed_k0_zts6mmstv244_q;
    wire [2:0] dSubChunkLow61_uid1290_i_unnamed_k0_zts6mmstv244_in;
    wire [2:0] dSubChunkLow61_uid1290_i_unnamed_k0_zts6mmstv244_b;
    wire [2:0] nSubChunkLow61_uid1291_i_unnamed_k0_zts6mmstv244_in;
    wire [2:0] nSubChunkLow61_uid1291_i_unnamed_k0_zts6mmstv244_b;
    wire [3:0] r0Sub61_uid1292_i_unnamed_k0_zts6mmstv244_a;
    wire [3:0] r0Sub61_uid1292_i_unnamed_k0_zts6mmstv244_b;
    logic [3:0] r0Sub61_uid1292_i_unnamed_k0_zts6mmstv244_o;
    wire [3:0] r0Sub61_uid1292_i_unnamed_k0_zts6mmstv244_q;
    wire [60:0] topBitsDOR61_uid1293_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] topBitsDOR_uid1294_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] cond61_uid1295_i_unnamed_k0_zts6mmstv244_in;
    wire [0:0] cond61_uid1295_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] opSign61_uid1296_i_unnamed_k0_zts6mmstv244_q;
    wire [63:0] lshl61_uid1297_i_unnamed_k0_zts6mmstv244_in;
    wire [63:0] lshl61_uid1297_i_unnamed_k0_zts6mmstv244_b;
    wire [2:0] r0SubRangeLeft61_uid1298_i_unnamed_k0_zts6mmstv244_in;
    wire [2:0] r0SubRangeLeft61_uid1298_i_unnamed_k0_zts6mmstv244_b;
    wire [63:0] rIteriMuxFirst61_uid1300_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] r61_uid1301_i_unnamed_k0_zts6mmstv244_s;
    reg [63:0] r61_uid1301_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] q61_uid1302_i_unnamed_k0_zts6mmstv244_qi;
    reg [0:0] q61_uid1302_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] lshl1_uid1304_i_unnamed_k0_zts6mmstv244_q;
    wire [3:0] dSubChunkLow60_uid1305_i_unnamed_k0_zts6mmstv244_in;
    wire [3:0] dSubChunkLow60_uid1305_i_unnamed_k0_zts6mmstv244_b;
    wire [3:0] nSubChunkLow60_uid1306_i_unnamed_k0_zts6mmstv244_in;
    wire [3:0] nSubChunkLow60_uid1306_i_unnamed_k0_zts6mmstv244_b;
    wire [4:0] r0Sub60_uid1307_i_unnamed_k0_zts6mmstv244_a;
    wire [4:0] r0Sub60_uid1307_i_unnamed_k0_zts6mmstv244_b;
    logic [4:0] r0Sub60_uid1307_i_unnamed_k0_zts6mmstv244_o;
    wire [4:0] r0Sub60_uid1307_i_unnamed_k0_zts6mmstv244_q;
    wire [59:0] topBitsDOR60_uid1308_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] topBitsDOR_uid1309_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] cond60_uid1310_i_unnamed_k0_zts6mmstv244_in;
    wire [0:0] cond60_uid1310_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] opSign60_uid1311_i_unnamed_k0_zts6mmstv244_q;
    wire [63:0] lshl60_uid1312_i_unnamed_k0_zts6mmstv244_in;
    wire [63:0] lshl60_uid1312_i_unnamed_k0_zts6mmstv244_b;
    wire [3:0] r0SubRangeLeft60_uid1313_i_unnamed_k0_zts6mmstv244_in;
    wire [3:0] r0SubRangeLeft60_uid1313_i_unnamed_k0_zts6mmstv244_b;
    wire [63:0] rIteriMuxFirst60_uid1315_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] r60_uid1316_i_unnamed_k0_zts6mmstv244_s;
    reg [63:0] r60_uid1316_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] q60_uid1317_i_unnamed_k0_zts6mmstv244_qi;
    reg [0:0] q60_uid1317_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] lshl1_uid1319_i_unnamed_k0_zts6mmstv244_q;
    wire [4:0] dSubChunkLow59_uid1320_i_unnamed_k0_zts6mmstv244_in;
    wire [4:0] dSubChunkLow59_uid1320_i_unnamed_k0_zts6mmstv244_b;
    wire [4:0] nSubChunkLow59_uid1321_i_unnamed_k0_zts6mmstv244_in;
    wire [4:0] nSubChunkLow59_uid1321_i_unnamed_k0_zts6mmstv244_b;
    wire [5:0] r0Sub59_uid1322_i_unnamed_k0_zts6mmstv244_a;
    wire [5:0] r0Sub59_uid1322_i_unnamed_k0_zts6mmstv244_b;
    logic [5:0] r0Sub59_uid1322_i_unnamed_k0_zts6mmstv244_o;
    wire [5:0] r0Sub59_uid1322_i_unnamed_k0_zts6mmstv244_q;
    wire [58:0] topBitsDOR59_uid1323_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] topBitsDOR_uid1324_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] cond59_uid1325_i_unnamed_k0_zts6mmstv244_in;
    wire [0:0] cond59_uid1325_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] opSign59_uid1326_i_unnamed_k0_zts6mmstv244_q;
    wire [63:0] lshl59_uid1327_i_unnamed_k0_zts6mmstv244_in;
    wire [63:0] lshl59_uid1327_i_unnamed_k0_zts6mmstv244_b;
    wire [4:0] r0SubRangeLeft59_uid1328_i_unnamed_k0_zts6mmstv244_in;
    wire [4:0] r0SubRangeLeft59_uid1328_i_unnamed_k0_zts6mmstv244_b;
    wire [63:0] rIteriMuxFirst59_uid1330_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] r59_uid1331_i_unnamed_k0_zts6mmstv244_s;
    reg [63:0] r59_uid1331_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] q59_uid1332_i_unnamed_k0_zts6mmstv244_qi;
    reg [0:0] q59_uid1332_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] lshl1_uid1334_i_unnamed_k0_zts6mmstv244_q;
    wire [5:0] dSubChunkLow58_uid1335_i_unnamed_k0_zts6mmstv244_in;
    wire [5:0] dSubChunkLow58_uid1335_i_unnamed_k0_zts6mmstv244_b;
    wire [5:0] nSubChunkLow58_uid1336_i_unnamed_k0_zts6mmstv244_in;
    wire [5:0] nSubChunkLow58_uid1336_i_unnamed_k0_zts6mmstv244_b;
    wire [6:0] r0Sub58_uid1337_i_unnamed_k0_zts6mmstv244_a;
    wire [6:0] r0Sub58_uid1337_i_unnamed_k0_zts6mmstv244_b;
    logic [6:0] r0Sub58_uid1337_i_unnamed_k0_zts6mmstv244_o;
    wire [6:0] r0Sub58_uid1337_i_unnamed_k0_zts6mmstv244_q;
    wire [57:0] topBitsDOR58_uid1338_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] topBitsDOR_uid1339_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] cond58_uid1340_i_unnamed_k0_zts6mmstv244_in;
    wire [0:0] cond58_uid1340_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] opSign58_uid1341_i_unnamed_k0_zts6mmstv244_q;
    wire [63:0] lshl58_uid1342_i_unnamed_k0_zts6mmstv244_in;
    wire [63:0] lshl58_uid1342_i_unnamed_k0_zts6mmstv244_b;
    wire [5:0] r0SubRangeLeft58_uid1343_i_unnamed_k0_zts6mmstv244_in;
    wire [5:0] r0SubRangeLeft58_uid1343_i_unnamed_k0_zts6mmstv244_b;
    wire [63:0] rIteriMuxFirst58_uid1345_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] r58_uid1346_i_unnamed_k0_zts6mmstv244_s;
    reg [63:0] r58_uid1346_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] q58_uid1347_i_unnamed_k0_zts6mmstv244_qi;
    reg [0:0] q58_uid1347_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] lshl1_uid1349_i_unnamed_k0_zts6mmstv244_q;
    wire [6:0] dSubChunkLow57_uid1350_i_unnamed_k0_zts6mmstv244_in;
    wire [6:0] dSubChunkLow57_uid1350_i_unnamed_k0_zts6mmstv244_b;
    wire [6:0] nSubChunkLow57_uid1351_i_unnamed_k0_zts6mmstv244_in;
    wire [6:0] nSubChunkLow57_uid1351_i_unnamed_k0_zts6mmstv244_b;
    wire [7:0] r0Sub57_uid1352_i_unnamed_k0_zts6mmstv244_a;
    wire [7:0] r0Sub57_uid1352_i_unnamed_k0_zts6mmstv244_b;
    logic [7:0] r0Sub57_uid1352_i_unnamed_k0_zts6mmstv244_o;
    wire [7:0] r0Sub57_uid1352_i_unnamed_k0_zts6mmstv244_q;
    wire [56:0] topBitsDOR57_uid1353_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] topBitsDOR_uid1354_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] cond57_uid1355_i_unnamed_k0_zts6mmstv244_in;
    wire [0:0] cond57_uid1355_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] opSign57_uid1356_i_unnamed_k0_zts6mmstv244_q;
    wire [63:0] lshl57_uid1357_i_unnamed_k0_zts6mmstv244_in;
    wire [63:0] lshl57_uid1357_i_unnamed_k0_zts6mmstv244_b;
    wire [6:0] r0SubRangeLeft57_uid1358_i_unnamed_k0_zts6mmstv244_in;
    wire [6:0] r0SubRangeLeft57_uid1358_i_unnamed_k0_zts6mmstv244_b;
    wire [63:0] rIteriMuxFirst57_uid1360_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] r57_uid1361_i_unnamed_k0_zts6mmstv244_s;
    reg [63:0] r57_uid1361_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] q57_uid1362_i_unnamed_k0_zts6mmstv244_qi;
    reg [0:0] q57_uid1362_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] lshl1_uid1364_i_unnamed_k0_zts6mmstv244_q;
    wire [7:0] dSubChunkLow56_uid1365_i_unnamed_k0_zts6mmstv244_in;
    wire [7:0] dSubChunkLow56_uid1365_i_unnamed_k0_zts6mmstv244_b;
    wire [7:0] nSubChunkLow56_uid1366_i_unnamed_k0_zts6mmstv244_in;
    wire [7:0] nSubChunkLow56_uid1366_i_unnamed_k0_zts6mmstv244_b;
    wire [8:0] r0Sub56_uid1367_i_unnamed_k0_zts6mmstv244_a;
    wire [8:0] r0Sub56_uid1367_i_unnamed_k0_zts6mmstv244_b;
    logic [8:0] r0Sub56_uid1367_i_unnamed_k0_zts6mmstv244_o;
    wire [8:0] r0Sub56_uid1367_i_unnamed_k0_zts6mmstv244_q;
    wire [55:0] topBitsDOR56_uid1368_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] topBitsDOR_uid1369_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] cond56_uid1370_i_unnamed_k0_zts6mmstv244_in;
    wire [0:0] cond56_uid1370_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] opSign56_uid1371_i_unnamed_k0_zts6mmstv244_q;
    wire [63:0] lshl56_uid1372_i_unnamed_k0_zts6mmstv244_in;
    wire [63:0] lshl56_uid1372_i_unnamed_k0_zts6mmstv244_b;
    wire [7:0] r0SubRangeLeft56_uid1373_i_unnamed_k0_zts6mmstv244_in;
    wire [7:0] r0SubRangeLeft56_uid1373_i_unnamed_k0_zts6mmstv244_b;
    wire [63:0] rIteriMuxFirst56_uid1375_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] r56_uid1376_i_unnamed_k0_zts6mmstv244_s;
    reg [63:0] r56_uid1376_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] q56_uid1377_i_unnamed_k0_zts6mmstv244_qi;
    reg [0:0] q56_uid1377_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] lshl1_uid1379_i_unnamed_k0_zts6mmstv244_q;
    wire [8:0] dSubChunkLow55_uid1380_i_unnamed_k0_zts6mmstv244_in;
    wire [8:0] dSubChunkLow55_uid1380_i_unnamed_k0_zts6mmstv244_b;
    wire [8:0] nSubChunkLow55_uid1381_i_unnamed_k0_zts6mmstv244_in;
    wire [8:0] nSubChunkLow55_uid1381_i_unnamed_k0_zts6mmstv244_b;
    wire [9:0] r0Sub55_uid1382_i_unnamed_k0_zts6mmstv244_a;
    wire [9:0] r0Sub55_uid1382_i_unnamed_k0_zts6mmstv244_b;
    logic [9:0] r0Sub55_uid1382_i_unnamed_k0_zts6mmstv244_o;
    wire [9:0] r0Sub55_uid1382_i_unnamed_k0_zts6mmstv244_q;
    wire [54:0] topBitsDOR55_uid1383_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] topBitsDOR_uid1384_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] cond55_uid1385_i_unnamed_k0_zts6mmstv244_in;
    wire [0:0] cond55_uid1385_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] opSign55_uid1386_i_unnamed_k0_zts6mmstv244_q;
    wire [63:0] lshl55_uid1387_i_unnamed_k0_zts6mmstv244_in;
    wire [63:0] lshl55_uid1387_i_unnamed_k0_zts6mmstv244_b;
    wire [8:0] r0SubRangeLeft55_uid1388_i_unnamed_k0_zts6mmstv244_in;
    wire [8:0] r0SubRangeLeft55_uid1388_i_unnamed_k0_zts6mmstv244_b;
    wire [63:0] rIteriMuxFirst55_uid1390_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] r55_uid1391_i_unnamed_k0_zts6mmstv244_s;
    reg [63:0] r55_uid1391_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] q55_uid1392_i_unnamed_k0_zts6mmstv244_qi;
    reg [0:0] q55_uid1392_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] lshl1_uid1394_i_unnamed_k0_zts6mmstv244_q;
    wire [9:0] dSubChunkLow54_uid1395_i_unnamed_k0_zts6mmstv244_in;
    wire [9:0] dSubChunkLow54_uid1395_i_unnamed_k0_zts6mmstv244_b;
    wire [9:0] nSubChunkLow54_uid1396_i_unnamed_k0_zts6mmstv244_in;
    wire [9:0] nSubChunkLow54_uid1396_i_unnamed_k0_zts6mmstv244_b;
    wire [10:0] r0Sub54_uid1397_i_unnamed_k0_zts6mmstv244_a;
    wire [10:0] r0Sub54_uid1397_i_unnamed_k0_zts6mmstv244_b;
    logic [10:0] r0Sub54_uid1397_i_unnamed_k0_zts6mmstv244_o;
    wire [10:0] r0Sub54_uid1397_i_unnamed_k0_zts6mmstv244_q;
    wire [53:0] topBitsDOR54_uid1398_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] topBitsDOR_uid1399_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] cond54_uid1400_i_unnamed_k0_zts6mmstv244_in;
    wire [0:0] cond54_uid1400_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] opSign54_uid1401_i_unnamed_k0_zts6mmstv244_q;
    wire [63:0] lshl54_uid1402_i_unnamed_k0_zts6mmstv244_in;
    wire [63:0] lshl54_uid1402_i_unnamed_k0_zts6mmstv244_b;
    wire [9:0] r0SubRangeLeft54_uid1403_i_unnamed_k0_zts6mmstv244_in;
    wire [9:0] r0SubRangeLeft54_uid1403_i_unnamed_k0_zts6mmstv244_b;
    wire [63:0] rIteriMuxFirst54_uid1405_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] r54_uid1406_i_unnamed_k0_zts6mmstv244_s;
    reg [63:0] r54_uid1406_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] q54_uid1407_i_unnamed_k0_zts6mmstv244_qi;
    reg [0:0] q54_uid1407_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] lshl1_uid1409_i_unnamed_k0_zts6mmstv244_q;
    wire [10:0] dSubChunkLow53_uid1410_i_unnamed_k0_zts6mmstv244_in;
    wire [10:0] dSubChunkLow53_uid1410_i_unnamed_k0_zts6mmstv244_b;
    wire [10:0] nSubChunkLow53_uid1411_i_unnamed_k0_zts6mmstv244_in;
    wire [10:0] nSubChunkLow53_uid1411_i_unnamed_k0_zts6mmstv244_b;
    wire [11:0] r0Sub53_uid1412_i_unnamed_k0_zts6mmstv244_a;
    wire [11:0] r0Sub53_uid1412_i_unnamed_k0_zts6mmstv244_b;
    logic [11:0] r0Sub53_uid1412_i_unnamed_k0_zts6mmstv244_o;
    wire [11:0] r0Sub53_uid1412_i_unnamed_k0_zts6mmstv244_q;
    wire [52:0] topBitsDOR53_uid1413_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] topBitsDOR_uid1414_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] cond53_uid1415_i_unnamed_k0_zts6mmstv244_in;
    wire [0:0] cond53_uid1415_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] opSign53_uid1416_i_unnamed_k0_zts6mmstv244_q;
    wire [63:0] lshl53_uid1417_i_unnamed_k0_zts6mmstv244_in;
    wire [63:0] lshl53_uid1417_i_unnamed_k0_zts6mmstv244_b;
    wire [10:0] r0SubRangeLeft53_uid1418_i_unnamed_k0_zts6mmstv244_in;
    wire [10:0] r0SubRangeLeft53_uid1418_i_unnamed_k0_zts6mmstv244_b;
    wire [63:0] rIteriMuxFirst53_uid1420_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] r53_uid1421_i_unnamed_k0_zts6mmstv244_s;
    reg [63:0] r53_uid1421_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] q53_uid1422_i_unnamed_k0_zts6mmstv244_qi;
    reg [0:0] q53_uid1422_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] lshl1_uid1424_i_unnamed_k0_zts6mmstv244_q;
    wire [11:0] dSubChunkLow52_uid1425_i_unnamed_k0_zts6mmstv244_in;
    wire [11:0] dSubChunkLow52_uid1425_i_unnamed_k0_zts6mmstv244_b;
    wire [11:0] nSubChunkLow52_uid1426_i_unnamed_k0_zts6mmstv244_in;
    wire [11:0] nSubChunkLow52_uid1426_i_unnamed_k0_zts6mmstv244_b;
    wire [12:0] r0Sub52_uid1427_i_unnamed_k0_zts6mmstv244_a;
    wire [12:0] r0Sub52_uid1427_i_unnamed_k0_zts6mmstv244_b;
    logic [12:0] r0Sub52_uid1427_i_unnamed_k0_zts6mmstv244_o;
    wire [12:0] r0Sub52_uid1427_i_unnamed_k0_zts6mmstv244_q;
    wire [51:0] topBitsDOR52_uid1428_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] topBitsDOR_uid1429_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] cond52_uid1430_i_unnamed_k0_zts6mmstv244_in;
    wire [0:0] cond52_uid1430_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] opSign52_uid1431_i_unnamed_k0_zts6mmstv244_q;
    wire [63:0] lshl52_uid1432_i_unnamed_k0_zts6mmstv244_in;
    wire [63:0] lshl52_uid1432_i_unnamed_k0_zts6mmstv244_b;
    wire [11:0] r0SubRangeLeft52_uid1433_i_unnamed_k0_zts6mmstv244_in;
    wire [11:0] r0SubRangeLeft52_uid1433_i_unnamed_k0_zts6mmstv244_b;
    wire [63:0] rIteriMuxFirst52_uid1435_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] r52_uid1436_i_unnamed_k0_zts6mmstv244_s;
    reg [63:0] r52_uid1436_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] q52_uid1437_i_unnamed_k0_zts6mmstv244_qi;
    reg [0:0] q52_uid1437_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] lshl1_uid1439_i_unnamed_k0_zts6mmstv244_q;
    wire [12:0] dSubChunkLow51_uid1440_i_unnamed_k0_zts6mmstv244_in;
    wire [12:0] dSubChunkLow51_uid1440_i_unnamed_k0_zts6mmstv244_b;
    wire [12:0] nSubChunkLow51_uid1441_i_unnamed_k0_zts6mmstv244_in;
    wire [12:0] nSubChunkLow51_uid1441_i_unnamed_k0_zts6mmstv244_b;
    wire [13:0] r0Sub51_uid1442_i_unnamed_k0_zts6mmstv244_a;
    wire [13:0] r0Sub51_uid1442_i_unnamed_k0_zts6mmstv244_b;
    logic [13:0] r0Sub51_uid1442_i_unnamed_k0_zts6mmstv244_o;
    wire [13:0] r0Sub51_uid1442_i_unnamed_k0_zts6mmstv244_q;
    wire [50:0] topBitsDOR51_uid1443_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] topBitsDOR_uid1444_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] cond51_uid1445_i_unnamed_k0_zts6mmstv244_in;
    wire [0:0] cond51_uid1445_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] opSign51_uid1446_i_unnamed_k0_zts6mmstv244_q;
    wire [63:0] lshl51_uid1447_i_unnamed_k0_zts6mmstv244_in;
    wire [63:0] lshl51_uid1447_i_unnamed_k0_zts6mmstv244_b;
    wire [12:0] r0SubRangeLeft51_uid1448_i_unnamed_k0_zts6mmstv244_in;
    wire [12:0] r0SubRangeLeft51_uid1448_i_unnamed_k0_zts6mmstv244_b;
    wire [63:0] rIteriMuxFirst51_uid1450_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] r51_uid1451_i_unnamed_k0_zts6mmstv244_s;
    reg [63:0] r51_uid1451_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] q51_uid1452_i_unnamed_k0_zts6mmstv244_qi;
    reg [0:0] q51_uid1452_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] lshl1_uid1454_i_unnamed_k0_zts6mmstv244_q;
    wire [13:0] dSubChunkLow50_uid1455_i_unnamed_k0_zts6mmstv244_in;
    wire [13:0] dSubChunkLow50_uid1455_i_unnamed_k0_zts6mmstv244_b;
    wire [13:0] nSubChunkLow50_uid1456_i_unnamed_k0_zts6mmstv244_in;
    wire [13:0] nSubChunkLow50_uid1456_i_unnamed_k0_zts6mmstv244_b;
    wire [14:0] r0Sub50_uid1457_i_unnamed_k0_zts6mmstv244_a;
    wire [14:0] r0Sub50_uid1457_i_unnamed_k0_zts6mmstv244_b;
    logic [14:0] r0Sub50_uid1457_i_unnamed_k0_zts6mmstv244_o;
    wire [14:0] r0Sub50_uid1457_i_unnamed_k0_zts6mmstv244_q;
    wire [49:0] topBitsDOR50_uid1458_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] topBitsDOR_uid1459_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] cond50_uid1460_i_unnamed_k0_zts6mmstv244_in;
    wire [0:0] cond50_uid1460_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] opSign50_uid1461_i_unnamed_k0_zts6mmstv244_q;
    wire [63:0] lshl50_uid1462_i_unnamed_k0_zts6mmstv244_in;
    wire [63:0] lshl50_uid1462_i_unnamed_k0_zts6mmstv244_b;
    wire [13:0] r0SubRangeLeft50_uid1463_i_unnamed_k0_zts6mmstv244_in;
    wire [13:0] r0SubRangeLeft50_uid1463_i_unnamed_k0_zts6mmstv244_b;
    wire [63:0] rIteriMuxFirst50_uid1465_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] r50_uid1466_i_unnamed_k0_zts6mmstv244_s;
    reg [63:0] r50_uid1466_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] q50_uid1467_i_unnamed_k0_zts6mmstv244_qi;
    reg [0:0] q50_uid1467_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] lshl1_uid1469_i_unnamed_k0_zts6mmstv244_q;
    wire [14:0] dSubChunkLow49_uid1470_i_unnamed_k0_zts6mmstv244_in;
    wire [14:0] dSubChunkLow49_uid1470_i_unnamed_k0_zts6mmstv244_b;
    wire [14:0] nSubChunkLow49_uid1471_i_unnamed_k0_zts6mmstv244_in;
    wire [14:0] nSubChunkLow49_uid1471_i_unnamed_k0_zts6mmstv244_b;
    wire [15:0] r0Sub49_uid1472_i_unnamed_k0_zts6mmstv244_a;
    wire [15:0] r0Sub49_uid1472_i_unnamed_k0_zts6mmstv244_b;
    logic [15:0] r0Sub49_uid1472_i_unnamed_k0_zts6mmstv244_o;
    wire [15:0] r0Sub49_uid1472_i_unnamed_k0_zts6mmstv244_q;
    wire [48:0] topBitsDOR49_uid1473_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] topBitsDOR_uid1474_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] cond49_uid1475_i_unnamed_k0_zts6mmstv244_in;
    wire [0:0] cond49_uid1475_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] opSign49_uid1476_i_unnamed_k0_zts6mmstv244_q;
    wire [63:0] lshl49_uid1477_i_unnamed_k0_zts6mmstv244_in;
    wire [63:0] lshl49_uid1477_i_unnamed_k0_zts6mmstv244_b;
    wire [14:0] r0SubRangeLeft49_uid1478_i_unnamed_k0_zts6mmstv244_in;
    wire [14:0] r0SubRangeLeft49_uid1478_i_unnamed_k0_zts6mmstv244_b;
    wire [63:0] rIteriMuxFirst49_uid1480_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] r49_uid1481_i_unnamed_k0_zts6mmstv244_s;
    reg [63:0] r49_uid1481_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] q49_uid1482_i_unnamed_k0_zts6mmstv244_qi;
    reg [0:0] q49_uid1482_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] lshl1_uid1484_i_unnamed_k0_zts6mmstv244_q;
    wire [15:0] dSubChunkLow48_uid1485_i_unnamed_k0_zts6mmstv244_in;
    wire [15:0] dSubChunkLow48_uid1485_i_unnamed_k0_zts6mmstv244_b;
    wire [15:0] nSubChunkLow48_uid1486_i_unnamed_k0_zts6mmstv244_in;
    wire [15:0] nSubChunkLow48_uid1486_i_unnamed_k0_zts6mmstv244_b;
    wire [16:0] r0Sub48_uid1487_i_unnamed_k0_zts6mmstv244_a;
    wire [16:0] r0Sub48_uid1487_i_unnamed_k0_zts6mmstv244_b;
    logic [16:0] r0Sub48_uid1487_i_unnamed_k0_zts6mmstv244_o;
    wire [16:0] r0Sub48_uid1487_i_unnamed_k0_zts6mmstv244_q;
    wire [47:0] topBitsDOR48_uid1488_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] topBitsDOR_uid1489_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] cond48_uid1490_i_unnamed_k0_zts6mmstv244_in;
    wire [0:0] cond48_uid1490_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] opSign48_uid1491_i_unnamed_k0_zts6mmstv244_q;
    wire [63:0] lshl48_uid1492_i_unnamed_k0_zts6mmstv244_in;
    wire [63:0] lshl48_uid1492_i_unnamed_k0_zts6mmstv244_b;
    wire [15:0] r0SubRangeLeft48_uid1493_i_unnamed_k0_zts6mmstv244_in;
    wire [15:0] r0SubRangeLeft48_uid1493_i_unnamed_k0_zts6mmstv244_b;
    wire [63:0] rIteriMuxFirst48_uid1495_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] r48_uid1496_i_unnamed_k0_zts6mmstv244_s;
    reg [63:0] r48_uid1496_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] q48_uid1497_i_unnamed_k0_zts6mmstv244_qi;
    reg [0:0] q48_uid1497_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] lshl1_uid1499_i_unnamed_k0_zts6mmstv244_q;
    wire [16:0] dSubChunkLow47_uid1500_i_unnamed_k0_zts6mmstv244_in;
    wire [16:0] dSubChunkLow47_uid1500_i_unnamed_k0_zts6mmstv244_b;
    wire [16:0] nSubChunkLow47_uid1501_i_unnamed_k0_zts6mmstv244_in;
    wire [16:0] nSubChunkLow47_uid1501_i_unnamed_k0_zts6mmstv244_b;
    wire [17:0] r0Sub47_uid1502_i_unnamed_k0_zts6mmstv244_a;
    wire [17:0] r0Sub47_uid1502_i_unnamed_k0_zts6mmstv244_b;
    logic [17:0] r0Sub47_uid1502_i_unnamed_k0_zts6mmstv244_o;
    wire [17:0] r0Sub47_uid1502_i_unnamed_k0_zts6mmstv244_q;
    wire [46:0] topBitsDOR47_uid1503_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] topBitsDOR_uid1504_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] cond47_uid1505_i_unnamed_k0_zts6mmstv244_in;
    wire [0:0] cond47_uid1505_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] opSign47_uid1506_i_unnamed_k0_zts6mmstv244_q;
    wire [63:0] lshl47_uid1507_i_unnamed_k0_zts6mmstv244_in;
    wire [63:0] lshl47_uid1507_i_unnamed_k0_zts6mmstv244_b;
    wire [16:0] r0SubRangeLeft47_uid1508_i_unnamed_k0_zts6mmstv244_in;
    wire [16:0] r0SubRangeLeft47_uid1508_i_unnamed_k0_zts6mmstv244_b;
    wire [63:0] rIteriMuxFirst47_uid1510_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] r47_uid1511_i_unnamed_k0_zts6mmstv244_s;
    reg [63:0] r47_uid1511_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] q47_uid1512_i_unnamed_k0_zts6mmstv244_qi;
    reg [0:0] q47_uid1512_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] lshl1_uid1514_i_unnamed_k0_zts6mmstv244_q;
    wire [17:0] dSubChunkLow46_uid1515_i_unnamed_k0_zts6mmstv244_in;
    wire [17:0] dSubChunkLow46_uid1515_i_unnamed_k0_zts6mmstv244_b;
    wire [17:0] nSubChunkLow46_uid1516_i_unnamed_k0_zts6mmstv244_in;
    wire [17:0] nSubChunkLow46_uid1516_i_unnamed_k0_zts6mmstv244_b;
    wire [18:0] r0Sub46_uid1517_i_unnamed_k0_zts6mmstv244_a;
    wire [18:0] r0Sub46_uid1517_i_unnamed_k0_zts6mmstv244_b;
    logic [18:0] r0Sub46_uid1517_i_unnamed_k0_zts6mmstv244_o;
    wire [18:0] r0Sub46_uid1517_i_unnamed_k0_zts6mmstv244_q;
    wire [45:0] topBitsDOR46_uid1518_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] topBitsDOR_uid1519_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] cond46_uid1520_i_unnamed_k0_zts6mmstv244_in;
    wire [0:0] cond46_uid1520_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] opSign46_uid1521_i_unnamed_k0_zts6mmstv244_q;
    wire [63:0] lshl46_uid1522_i_unnamed_k0_zts6mmstv244_in;
    wire [63:0] lshl46_uid1522_i_unnamed_k0_zts6mmstv244_b;
    wire [17:0] r0SubRangeLeft46_uid1523_i_unnamed_k0_zts6mmstv244_in;
    wire [17:0] r0SubRangeLeft46_uid1523_i_unnamed_k0_zts6mmstv244_b;
    wire [63:0] rIteriMuxFirst46_uid1525_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] r46_uid1526_i_unnamed_k0_zts6mmstv244_s;
    reg [63:0] r46_uid1526_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] q46_uid1527_i_unnamed_k0_zts6mmstv244_qi;
    reg [0:0] q46_uid1527_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] lshl1_uid1529_i_unnamed_k0_zts6mmstv244_q;
    wire [18:0] dSubChunkLow45_uid1530_i_unnamed_k0_zts6mmstv244_in;
    wire [18:0] dSubChunkLow45_uid1530_i_unnamed_k0_zts6mmstv244_b;
    wire [18:0] nSubChunkLow45_uid1531_i_unnamed_k0_zts6mmstv244_in;
    wire [18:0] nSubChunkLow45_uid1531_i_unnamed_k0_zts6mmstv244_b;
    wire [19:0] r0Sub45_uid1532_i_unnamed_k0_zts6mmstv244_a;
    wire [19:0] r0Sub45_uid1532_i_unnamed_k0_zts6mmstv244_b;
    logic [19:0] r0Sub45_uid1532_i_unnamed_k0_zts6mmstv244_o;
    wire [19:0] r0Sub45_uid1532_i_unnamed_k0_zts6mmstv244_q;
    wire [44:0] topBitsDOR45_uid1533_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] topBitsDOR_uid1534_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] cond45_uid1535_i_unnamed_k0_zts6mmstv244_in;
    wire [0:0] cond45_uid1535_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] opSign45_uid1536_i_unnamed_k0_zts6mmstv244_q;
    wire [63:0] lshl45_uid1537_i_unnamed_k0_zts6mmstv244_in;
    wire [63:0] lshl45_uid1537_i_unnamed_k0_zts6mmstv244_b;
    wire [18:0] r0SubRangeLeft45_uid1538_i_unnamed_k0_zts6mmstv244_in;
    wire [18:0] r0SubRangeLeft45_uid1538_i_unnamed_k0_zts6mmstv244_b;
    wire [63:0] rIteriMuxFirst45_uid1540_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] r45_uid1541_i_unnamed_k0_zts6mmstv244_s;
    reg [63:0] r45_uid1541_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] q45_uid1542_i_unnamed_k0_zts6mmstv244_qi;
    reg [0:0] q45_uid1542_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] lshl1_uid1544_i_unnamed_k0_zts6mmstv244_q;
    wire [19:0] dSubChunkLow44_uid1545_i_unnamed_k0_zts6mmstv244_in;
    wire [19:0] dSubChunkLow44_uid1545_i_unnamed_k0_zts6mmstv244_b;
    wire [19:0] nSubChunkLow44_uid1546_i_unnamed_k0_zts6mmstv244_in;
    wire [19:0] nSubChunkLow44_uid1546_i_unnamed_k0_zts6mmstv244_b;
    wire [20:0] r0Sub44_uid1547_i_unnamed_k0_zts6mmstv244_a;
    wire [20:0] r0Sub44_uid1547_i_unnamed_k0_zts6mmstv244_b;
    logic [20:0] r0Sub44_uid1547_i_unnamed_k0_zts6mmstv244_o;
    wire [20:0] r0Sub44_uid1547_i_unnamed_k0_zts6mmstv244_q;
    wire [43:0] topBitsDOR44_uid1548_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] topBitsDOR_uid1549_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] cond44_uid1550_i_unnamed_k0_zts6mmstv244_in;
    wire [0:0] cond44_uid1550_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] opSign44_uid1551_i_unnamed_k0_zts6mmstv244_q;
    wire [63:0] lshl44_uid1552_i_unnamed_k0_zts6mmstv244_in;
    wire [63:0] lshl44_uid1552_i_unnamed_k0_zts6mmstv244_b;
    wire [19:0] r0SubRangeLeft44_uid1553_i_unnamed_k0_zts6mmstv244_in;
    wire [19:0] r0SubRangeLeft44_uid1553_i_unnamed_k0_zts6mmstv244_b;
    wire [63:0] rIteriMuxFirst44_uid1555_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] r44_uid1556_i_unnamed_k0_zts6mmstv244_s;
    reg [63:0] r44_uid1556_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] q44_uid1557_i_unnamed_k0_zts6mmstv244_qi;
    reg [0:0] q44_uid1557_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] lshl1_uid1559_i_unnamed_k0_zts6mmstv244_q;
    wire [20:0] dSubChunkLow43_uid1560_i_unnamed_k0_zts6mmstv244_in;
    wire [20:0] dSubChunkLow43_uid1560_i_unnamed_k0_zts6mmstv244_b;
    wire [20:0] nSubChunkLow43_uid1561_i_unnamed_k0_zts6mmstv244_in;
    wire [20:0] nSubChunkLow43_uid1561_i_unnamed_k0_zts6mmstv244_b;
    wire [21:0] r0Sub43_uid1562_i_unnamed_k0_zts6mmstv244_a;
    wire [21:0] r0Sub43_uid1562_i_unnamed_k0_zts6mmstv244_b;
    logic [21:0] r0Sub43_uid1562_i_unnamed_k0_zts6mmstv244_o;
    wire [21:0] r0Sub43_uid1562_i_unnamed_k0_zts6mmstv244_q;
    wire [42:0] topBitsDOR43_uid1563_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] topBitsDOR_uid1564_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] cond43_uid1565_i_unnamed_k0_zts6mmstv244_in;
    wire [0:0] cond43_uid1565_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] opSign43_uid1566_i_unnamed_k0_zts6mmstv244_q;
    wire [63:0] lshl43_uid1567_i_unnamed_k0_zts6mmstv244_in;
    wire [63:0] lshl43_uid1567_i_unnamed_k0_zts6mmstv244_b;
    wire [20:0] r0SubRangeLeft43_uid1568_i_unnamed_k0_zts6mmstv244_in;
    wire [20:0] r0SubRangeLeft43_uid1568_i_unnamed_k0_zts6mmstv244_b;
    wire [63:0] rIteriMuxFirst43_uid1570_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] r43_uid1571_i_unnamed_k0_zts6mmstv244_s;
    reg [63:0] r43_uid1571_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] q43_uid1572_i_unnamed_k0_zts6mmstv244_qi;
    reg [0:0] q43_uid1572_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] lshl1_uid1574_i_unnamed_k0_zts6mmstv244_q;
    wire [21:0] dSubChunkLow42_uid1575_i_unnamed_k0_zts6mmstv244_in;
    wire [21:0] dSubChunkLow42_uid1575_i_unnamed_k0_zts6mmstv244_b;
    wire [21:0] nSubChunkLow42_uid1576_i_unnamed_k0_zts6mmstv244_in;
    wire [21:0] nSubChunkLow42_uid1576_i_unnamed_k0_zts6mmstv244_b;
    wire [22:0] r0Sub42_uid1577_i_unnamed_k0_zts6mmstv244_a;
    wire [22:0] r0Sub42_uid1577_i_unnamed_k0_zts6mmstv244_b;
    logic [22:0] r0Sub42_uid1577_i_unnamed_k0_zts6mmstv244_o;
    wire [22:0] r0Sub42_uid1577_i_unnamed_k0_zts6mmstv244_q;
    wire [41:0] topBitsDOR42_uid1578_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] topBitsDOR_uid1579_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] cond42_uid1580_i_unnamed_k0_zts6mmstv244_in;
    wire [0:0] cond42_uid1580_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] opSign42_uid1581_i_unnamed_k0_zts6mmstv244_q;
    wire [63:0] lshl42_uid1582_i_unnamed_k0_zts6mmstv244_in;
    wire [63:0] lshl42_uid1582_i_unnamed_k0_zts6mmstv244_b;
    wire [21:0] r0SubRangeLeft42_uid1583_i_unnamed_k0_zts6mmstv244_in;
    wire [21:0] r0SubRangeLeft42_uid1583_i_unnamed_k0_zts6mmstv244_b;
    wire [63:0] rIteriMuxFirst42_uid1585_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] r42_uid1586_i_unnamed_k0_zts6mmstv244_s;
    reg [63:0] r42_uid1586_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] q42_uid1587_i_unnamed_k0_zts6mmstv244_qi;
    reg [0:0] q42_uid1587_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] lshl1_uid1589_i_unnamed_k0_zts6mmstv244_q;
    wire [22:0] dSubChunkLow41_uid1590_i_unnamed_k0_zts6mmstv244_in;
    wire [22:0] dSubChunkLow41_uid1590_i_unnamed_k0_zts6mmstv244_b;
    wire [22:0] nSubChunkLow41_uid1591_i_unnamed_k0_zts6mmstv244_in;
    wire [22:0] nSubChunkLow41_uid1591_i_unnamed_k0_zts6mmstv244_b;
    wire [23:0] r0Sub41_uid1592_i_unnamed_k0_zts6mmstv244_a;
    wire [23:0] r0Sub41_uid1592_i_unnamed_k0_zts6mmstv244_b;
    logic [23:0] r0Sub41_uid1592_i_unnamed_k0_zts6mmstv244_o;
    wire [23:0] r0Sub41_uid1592_i_unnamed_k0_zts6mmstv244_q;
    wire [40:0] topBitsDOR41_uid1593_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] topBitsDOR_uid1594_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] cond41_uid1595_i_unnamed_k0_zts6mmstv244_in;
    wire [0:0] cond41_uid1595_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] opSign41_uid1596_i_unnamed_k0_zts6mmstv244_q;
    wire [63:0] lshl41_uid1597_i_unnamed_k0_zts6mmstv244_in;
    wire [63:0] lshl41_uid1597_i_unnamed_k0_zts6mmstv244_b;
    wire [22:0] r0SubRangeLeft41_uid1598_i_unnamed_k0_zts6mmstv244_in;
    wire [22:0] r0SubRangeLeft41_uid1598_i_unnamed_k0_zts6mmstv244_b;
    wire [63:0] rIteriMuxFirst41_uid1600_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] r41_uid1601_i_unnamed_k0_zts6mmstv244_s;
    reg [63:0] r41_uid1601_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] q41_uid1602_i_unnamed_k0_zts6mmstv244_qi;
    reg [0:0] q41_uid1602_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] lshl1_uid1604_i_unnamed_k0_zts6mmstv244_q;
    wire [23:0] dSubChunkLow40_uid1605_i_unnamed_k0_zts6mmstv244_in;
    wire [23:0] dSubChunkLow40_uid1605_i_unnamed_k0_zts6mmstv244_b;
    wire [23:0] nSubChunkLow40_uid1606_i_unnamed_k0_zts6mmstv244_in;
    wire [23:0] nSubChunkLow40_uid1606_i_unnamed_k0_zts6mmstv244_b;
    wire [24:0] r0Sub40_uid1607_i_unnamed_k0_zts6mmstv244_a;
    wire [24:0] r0Sub40_uid1607_i_unnamed_k0_zts6mmstv244_b;
    logic [24:0] r0Sub40_uid1607_i_unnamed_k0_zts6mmstv244_o;
    wire [24:0] r0Sub40_uid1607_i_unnamed_k0_zts6mmstv244_q;
    wire [39:0] topBitsDOR40_uid1608_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] topBitsDOR_uid1609_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] cond40_uid1610_i_unnamed_k0_zts6mmstv244_in;
    wire [0:0] cond40_uid1610_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] opSign40_uid1611_i_unnamed_k0_zts6mmstv244_q;
    wire [63:0] lshl40_uid1612_i_unnamed_k0_zts6mmstv244_in;
    wire [63:0] lshl40_uid1612_i_unnamed_k0_zts6mmstv244_b;
    wire [23:0] r0SubRangeLeft40_uid1613_i_unnamed_k0_zts6mmstv244_in;
    wire [23:0] r0SubRangeLeft40_uid1613_i_unnamed_k0_zts6mmstv244_b;
    wire [63:0] rIteriMuxFirst40_uid1615_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] r40_uid1616_i_unnamed_k0_zts6mmstv244_s;
    reg [63:0] r40_uid1616_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] q40_uid1617_i_unnamed_k0_zts6mmstv244_qi;
    reg [0:0] q40_uid1617_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] lshl1_uid1619_i_unnamed_k0_zts6mmstv244_q;
    wire [24:0] dSubChunkLow39_uid1620_i_unnamed_k0_zts6mmstv244_in;
    wire [24:0] dSubChunkLow39_uid1620_i_unnamed_k0_zts6mmstv244_b;
    wire [24:0] nSubChunkLow39_uid1621_i_unnamed_k0_zts6mmstv244_in;
    wire [24:0] nSubChunkLow39_uid1621_i_unnamed_k0_zts6mmstv244_b;
    wire [25:0] r0Sub39_uid1622_i_unnamed_k0_zts6mmstv244_a;
    wire [25:0] r0Sub39_uid1622_i_unnamed_k0_zts6mmstv244_b;
    logic [25:0] r0Sub39_uid1622_i_unnamed_k0_zts6mmstv244_o;
    wire [25:0] r0Sub39_uid1622_i_unnamed_k0_zts6mmstv244_q;
    wire [38:0] topBitsDOR39_uid1623_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] topBitsDOR_uid1624_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] cond39_uid1625_i_unnamed_k0_zts6mmstv244_in;
    wire [0:0] cond39_uid1625_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] opSign39_uid1626_i_unnamed_k0_zts6mmstv244_q;
    wire [63:0] lshl39_uid1627_i_unnamed_k0_zts6mmstv244_in;
    wire [63:0] lshl39_uid1627_i_unnamed_k0_zts6mmstv244_b;
    wire [24:0] r0SubRangeLeft39_uid1628_i_unnamed_k0_zts6mmstv244_in;
    wire [24:0] r0SubRangeLeft39_uid1628_i_unnamed_k0_zts6mmstv244_b;
    wire [63:0] rIteriMuxFirst39_uid1630_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] r39_uid1631_i_unnamed_k0_zts6mmstv244_s;
    reg [63:0] r39_uid1631_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] q39_uid1632_i_unnamed_k0_zts6mmstv244_qi;
    reg [0:0] q39_uid1632_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] lshl1_uid1634_i_unnamed_k0_zts6mmstv244_q;
    wire [25:0] dSubChunkLow38_uid1635_i_unnamed_k0_zts6mmstv244_in;
    wire [25:0] dSubChunkLow38_uid1635_i_unnamed_k0_zts6mmstv244_b;
    wire [25:0] nSubChunkLow38_uid1636_i_unnamed_k0_zts6mmstv244_in;
    wire [25:0] nSubChunkLow38_uid1636_i_unnamed_k0_zts6mmstv244_b;
    wire [26:0] r0Sub38_uid1637_i_unnamed_k0_zts6mmstv244_a;
    wire [26:0] r0Sub38_uid1637_i_unnamed_k0_zts6mmstv244_b;
    logic [26:0] r0Sub38_uid1637_i_unnamed_k0_zts6mmstv244_o;
    wire [26:0] r0Sub38_uid1637_i_unnamed_k0_zts6mmstv244_q;
    wire [37:0] topBitsDOR38_uid1638_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] topBitsDOR_uid1639_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] cond38_uid1640_i_unnamed_k0_zts6mmstv244_in;
    wire [0:0] cond38_uid1640_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] opSign38_uid1641_i_unnamed_k0_zts6mmstv244_q;
    wire [63:0] lshl38_uid1642_i_unnamed_k0_zts6mmstv244_in;
    wire [63:0] lshl38_uid1642_i_unnamed_k0_zts6mmstv244_b;
    wire [25:0] r0SubRangeLeft38_uid1643_i_unnamed_k0_zts6mmstv244_in;
    wire [25:0] r0SubRangeLeft38_uid1643_i_unnamed_k0_zts6mmstv244_b;
    wire [63:0] rIteriMuxFirst38_uid1645_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] r38_uid1646_i_unnamed_k0_zts6mmstv244_s;
    reg [63:0] r38_uid1646_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] q38_uid1647_i_unnamed_k0_zts6mmstv244_qi;
    reg [0:0] q38_uid1647_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] lshl1_uid1649_i_unnamed_k0_zts6mmstv244_q;
    wire [26:0] dSubChunkLow37_uid1650_i_unnamed_k0_zts6mmstv244_in;
    wire [26:0] dSubChunkLow37_uid1650_i_unnamed_k0_zts6mmstv244_b;
    wire [26:0] nSubChunkLow37_uid1651_i_unnamed_k0_zts6mmstv244_in;
    wire [26:0] nSubChunkLow37_uid1651_i_unnamed_k0_zts6mmstv244_b;
    wire [27:0] r0Sub37_uid1652_i_unnamed_k0_zts6mmstv244_a;
    wire [27:0] r0Sub37_uid1652_i_unnamed_k0_zts6mmstv244_b;
    logic [27:0] r0Sub37_uid1652_i_unnamed_k0_zts6mmstv244_o;
    wire [27:0] r0Sub37_uid1652_i_unnamed_k0_zts6mmstv244_q;
    wire [36:0] topBitsDOR37_uid1653_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] topBitsDOR_uid1654_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] cond37_uid1655_i_unnamed_k0_zts6mmstv244_in;
    wire [0:0] cond37_uid1655_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] opSign37_uid1656_i_unnamed_k0_zts6mmstv244_q;
    wire [63:0] lshl37_uid1657_i_unnamed_k0_zts6mmstv244_in;
    wire [63:0] lshl37_uid1657_i_unnamed_k0_zts6mmstv244_b;
    wire [26:0] r0SubRangeLeft37_uid1658_i_unnamed_k0_zts6mmstv244_in;
    wire [26:0] r0SubRangeLeft37_uid1658_i_unnamed_k0_zts6mmstv244_b;
    wire [63:0] rIteriMuxFirst37_uid1660_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] r37_uid1661_i_unnamed_k0_zts6mmstv244_s;
    reg [63:0] r37_uid1661_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] q37_uid1662_i_unnamed_k0_zts6mmstv244_qi;
    reg [0:0] q37_uid1662_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] lshl1_uid1664_i_unnamed_k0_zts6mmstv244_q;
    wire [27:0] dSubChunkLow36_uid1665_i_unnamed_k0_zts6mmstv244_in;
    wire [27:0] dSubChunkLow36_uid1665_i_unnamed_k0_zts6mmstv244_b;
    wire [27:0] nSubChunkLow36_uid1666_i_unnamed_k0_zts6mmstv244_in;
    wire [27:0] nSubChunkLow36_uid1666_i_unnamed_k0_zts6mmstv244_b;
    wire [28:0] r0Sub36_uid1667_i_unnamed_k0_zts6mmstv244_a;
    wire [28:0] r0Sub36_uid1667_i_unnamed_k0_zts6mmstv244_b;
    logic [28:0] r0Sub36_uid1667_i_unnamed_k0_zts6mmstv244_o;
    wire [28:0] r0Sub36_uid1667_i_unnamed_k0_zts6mmstv244_q;
    wire [35:0] topBitsDOR36_uid1668_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] topBitsDOR_uid1669_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] cond36_uid1670_i_unnamed_k0_zts6mmstv244_in;
    wire [0:0] cond36_uid1670_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] opSign36_uid1671_i_unnamed_k0_zts6mmstv244_q;
    wire [63:0] lshl36_uid1672_i_unnamed_k0_zts6mmstv244_in;
    wire [63:0] lshl36_uid1672_i_unnamed_k0_zts6mmstv244_b;
    wire [27:0] r0SubRangeLeft36_uid1673_i_unnamed_k0_zts6mmstv244_in;
    wire [27:0] r0SubRangeLeft36_uid1673_i_unnamed_k0_zts6mmstv244_b;
    wire [63:0] rIteriMuxFirst36_uid1675_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] r36_uid1676_i_unnamed_k0_zts6mmstv244_s;
    reg [63:0] r36_uid1676_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] q36_uid1677_i_unnamed_k0_zts6mmstv244_qi;
    reg [0:0] q36_uid1677_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] lshl1_uid1679_i_unnamed_k0_zts6mmstv244_q;
    wire [28:0] dSubChunkLow35_uid1680_i_unnamed_k0_zts6mmstv244_in;
    wire [28:0] dSubChunkLow35_uid1680_i_unnamed_k0_zts6mmstv244_b;
    wire [28:0] nSubChunkLow35_uid1681_i_unnamed_k0_zts6mmstv244_in;
    wire [28:0] nSubChunkLow35_uid1681_i_unnamed_k0_zts6mmstv244_b;
    wire [29:0] r0Sub35_uid1682_i_unnamed_k0_zts6mmstv244_a;
    wire [29:0] r0Sub35_uid1682_i_unnamed_k0_zts6mmstv244_b;
    logic [29:0] r0Sub35_uid1682_i_unnamed_k0_zts6mmstv244_o;
    wire [29:0] r0Sub35_uid1682_i_unnamed_k0_zts6mmstv244_q;
    wire [34:0] topBitsDOR35_uid1683_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] topBitsDOR_uid1684_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] cond35_uid1685_i_unnamed_k0_zts6mmstv244_in;
    wire [0:0] cond35_uid1685_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] opSign35_uid1686_i_unnamed_k0_zts6mmstv244_q;
    wire [63:0] lshl35_uid1687_i_unnamed_k0_zts6mmstv244_in;
    wire [63:0] lshl35_uid1687_i_unnamed_k0_zts6mmstv244_b;
    wire [28:0] r0SubRangeLeft35_uid1688_i_unnamed_k0_zts6mmstv244_in;
    wire [28:0] r0SubRangeLeft35_uid1688_i_unnamed_k0_zts6mmstv244_b;
    wire [63:0] rIteriMuxFirst35_uid1690_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] r35_uid1691_i_unnamed_k0_zts6mmstv244_s;
    reg [63:0] r35_uid1691_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] q35_uid1692_i_unnamed_k0_zts6mmstv244_qi;
    reg [0:0] q35_uid1692_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] lshl1_uid1694_i_unnamed_k0_zts6mmstv244_q;
    wire [29:0] dSubChunkLow34_uid1695_i_unnamed_k0_zts6mmstv244_in;
    wire [29:0] dSubChunkLow34_uid1695_i_unnamed_k0_zts6mmstv244_b;
    wire [29:0] nSubChunkLow34_uid1696_i_unnamed_k0_zts6mmstv244_in;
    wire [29:0] nSubChunkLow34_uid1696_i_unnamed_k0_zts6mmstv244_b;
    wire [30:0] r0Sub34_uid1697_i_unnamed_k0_zts6mmstv244_a;
    wire [30:0] r0Sub34_uid1697_i_unnamed_k0_zts6mmstv244_b;
    logic [30:0] r0Sub34_uid1697_i_unnamed_k0_zts6mmstv244_o;
    wire [30:0] r0Sub34_uid1697_i_unnamed_k0_zts6mmstv244_q;
    wire [33:0] topBitsDOR34_uid1698_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] topBitsDOR_uid1699_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] cond34_uid1700_i_unnamed_k0_zts6mmstv244_in;
    wire [0:0] cond34_uid1700_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] opSign34_uid1701_i_unnamed_k0_zts6mmstv244_q;
    wire [63:0] lshl34_uid1702_i_unnamed_k0_zts6mmstv244_in;
    wire [63:0] lshl34_uid1702_i_unnamed_k0_zts6mmstv244_b;
    wire [29:0] r0SubRangeLeft34_uid1703_i_unnamed_k0_zts6mmstv244_in;
    wire [29:0] r0SubRangeLeft34_uid1703_i_unnamed_k0_zts6mmstv244_b;
    wire [63:0] rIteriMuxFirst34_uid1705_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] r34_uid1706_i_unnamed_k0_zts6mmstv244_s;
    reg [63:0] r34_uid1706_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] q34_uid1707_i_unnamed_k0_zts6mmstv244_qi;
    reg [0:0] q34_uid1707_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] lshl1_uid1709_i_unnamed_k0_zts6mmstv244_q;
    wire [30:0] dSubChunkLow33_uid1710_i_unnamed_k0_zts6mmstv244_in;
    wire [30:0] dSubChunkLow33_uid1710_i_unnamed_k0_zts6mmstv244_b;
    wire [30:0] nSubChunkLow33_uid1711_i_unnamed_k0_zts6mmstv244_in;
    wire [30:0] nSubChunkLow33_uid1711_i_unnamed_k0_zts6mmstv244_b;
    wire [31:0] r0Sub33_uid1712_i_unnamed_k0_zts6mmstv244_a;
    wire [31:0] r0Sub33_uid1712_i_unnamed_k0_zts6mmstv244_b;
    logic [31:0] r0Sub33_uid1712_i_unnamed_k0_zts6mmstv244_o;
    wire [31:0] r0Sub33_uid1712_i_unnamed_k0_zts6mmstv244_q;
    wire [32:0] topBitsDOR33_uid1713_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] topBitsDOR_uid1714_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] cond33_uid1715_i_unnamed_k0_zts6mmstv244_in;
    wire [0:0] cond33_uid1715_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] opSign33_uid1716_i_unnamed_k0_zts6mmstv244_q;
    wire [63:0] lshl33_uid1717_i_unnamed_k0_zts6mmstv244_in;
    wire [63:0] lshl33_uid1717_i_unnamed_k0_zts6mmstv244_b;
    wire [30:0] r0SubRangeLeft33_uid1718_i_unnamed_k0_zts6mmstv244_in;
    wire [30:0] r0SubRangeLeft33_uid1718_i_unnamed_k0_zts6mmstv244_b;
    wire [63:0] rIteriMuxFirst33_uid1720_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] r33_uid1721_i_unnamed_k0_zts6mmstv244_s;
    reg [63:0] r33_uid1721_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] q33_uid1722_i_unnamed_k0_zts6mmstv244_qi;
    reg [0:0] q33_uid1722_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] lshl1_uid1724_i_unnamed_k0_zts6mmstv244_q;
    wire [31:0] dSubChunkLow32_uid1725_i_unnamed_k0_zts6mmstv244_in;
    wire [31:0] dSubChunkLow32_uid1725_i_unnamed_k0_zts6mmstv244_b;
    wire [31:0] nSubChunkLow32_uid1726_i_unnamed_k0_zts6mmstv244_in;
    wire [31:0] nSubChunkLow32_uid1726_i_unnamed_k0_zts6mmstv244_b;
    wire [32:0] r0Sub32_uid1727_i_unnamed_k0_zts6mmstv244_a;
    wire [32:0] r0Sub32_uid1727_i_unnamed_k0_zts6mmstv244_b;
    logic [32:0] r0Sub32_uid1727_i_unnamed_k0_zts6mmstv244_o;
    wire [32:0] r0Sub32_uid1727_i_unnamed_k0_zts6mmstv244_q;
    wire [31:0] topBitsDOR32_uid1728_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] topBitsDOR_uid1729_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] cond32_uid1730_i_unnamed_k0_zts6mmstv244_in;
    wire [0:0] cond32_uid1730_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] opSign32_uid1731_i_unnamed_k0_zts6mmstv244_q;
    wire [63:0] lshl32_uid1732_i_unnamed_k0_zts6mmstv244_in;
    wire [63:0] lshl32_uid1732_i_unnamed_k0_zts6mmstv244_b;
    wire [31:0] r0SubRangeLeft32_uid1733_i_unnamed_k0_zts6mmstv244_in;
    wire [31:0] r0SubRangeLeft32_uid1733_i_unnamed_k0_zts6mmstv244_b;
    wire [63:0] rIteriMuxFirst32_uid1735_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] r32_uid1736_i_unnamed_k0_zts6mmstv244_s;
    reg [63:0] r32_uid1736_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] q32_uid1737_i_unnamed_k0_zts6mmstv244_qi;
    reg [0:0] q32_uid1737_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] lshl1_uid1739_i_unnamed_k0_zts6mmstv244_q;
    wire [32:0] dSubChunkLow31_uid1740_i_unnamed_k0_zts6mmstv244_in;
    wire [32:0] dSubChunkLow31_uid1740_i_unnamed_k0_zts6mmstv244_b;
    wire [32:0] nSubChunkLow31_uid1741_i_unnamed_k0_zts6mmstv244_in;
    wire [32:0] nSubChunkLow31_uid1741_i_unnamed_k0_zts6mmstv244_b;
    wire [33:0] r0Sub31_uid1742_i_unnamed_k0_zts6mmstv244_a;
    wire [33:0] r0Sub31_uid1742_i_unnamed_k0_zts6mmstv244_b;
    logic [33:0] r0Sub31_uid1742_i_unnamed_k0_zts6mmstv244_o;
    wire [33:0] r0Sub31_uid1742_i_unnamed_k0_zts6mmstv244_q;
    wire [30:0] topBitsDOR31_uid1743_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] topBitsDOR_uid1744_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] cond31_uid1745_i_unnamed_k0_zts6mmstv244_in;
    wire [0:0] cond31_uid1745_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] opSign31_uid1746_i_unnamed_k0_zts6mmstv244_q;
    wire [63:0] lshl31_uid1747_i_unnamed_k0_zts6mmstv244_in;
    wire [63:0] lshl31_uid1747_i_unnamed_k0_zts6mmstv244_b;
    wire [32:0] r0SubRangeLeft31_uid1748_i_unnamed_k0_zts6mmstv244_in;
    wire [32:0] r0SubRangeLeft31_uid1748_i_unnamed_k0_zts6mmstv244_b;
    wire [63:0] rIteriMuxFirst31_uid1750_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] r31_uid1751_i_unnamed_k0_zts6mmstv244_s;
    reg [63:0] r31_uid1751_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] q31_uid1752_i_unnamed_k0_zts6mmstv244_qi;
    reg [0:0] q31_uid1752_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] lshl1_uid1754_i_unnamed_k0_zts6mmstv244_q;
    wire [33:0] dSubChunkLow30_uid1755_i_unnamed_k0_zts6mmstv244_in;
    wire [33:0] dSubChunkLow30_uid1755_i_unnamed_k0_zts6mmstv244_b;
    wire [33:0] nSubChunkLow30_uid1756_i_unnamed_k0_zts6mmstv244_in;
    wire [33:0] nSubChunkLow30_uid1756_i_unnamed_k0_zts6mmstv244_b;
    wire [34:0] r0Sub30_uid1757_i_unnamed_k0_zts6mmstv244_a;
    wire [34:0] r0Sub30_uid1757_i_unnamed_k0_zts6mmstv244_b;
    logic [34:0] r0Sub30_uid1757_i_unnamed_k0_zts6mmstv244_o;
    wire [34:0] r0Sub30_uid1757_i_unnamed_k0_zts6mmstv244_q;
    wire [29:0] topBitsDOR30_uid1758_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] topBitsDOR_uid1759_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] cond30_uid1760_i_unnamed_k0_zts6mmstv244_in;
    wire [0:0] cond30_uid1760_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] opSign30_uid1761_i_unnamed_k0_zts6mmstv244_q;
    wire [63:0] lshl30_uid1762_i_unnamed_k0_zts6mmstv244_in;
    wire [63:0] lshl30_uid1762_i_unnamed_k0_zts6mmstv244_b;
    wire [33:0] r0SubRangeLeft30_uid1763_i_unnamed_k0_zts6mmstv244_in;
    wire [33:0] r0SubRangeLeft30_uid1763_i_unnamed_k0_zts6mmstv244_b;
    wire [63:0] rIteriMuxFirst30_uid1765_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] r30_uid1766_i_unnamed_k0_zts6mmstv244_s;
    reg [63:0] r30_uid1766_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] q30_uid1767_i_unnamed_k0_zts6mmstv244_qi;
    reg [0:0] q30_uid1767_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] lshl1_uid1769_i_unnamed_k0_zts6mmstv244_q;
    wire [34:0] dSubChunkLow29_uid1770_i_unnamed_k0_zts6mmstv244_in;
    wire [34:0] dSubChunkLow29_uid1770_i_unnamed_k0_zts6mmstv244_b;
    wire [34:0] nSubChunkLow29_uid1771_i_unnamed_k0_zts6mmstv244_in;
    wire [34:0] nSubChunkLow29_uid1771_i_unnamed_k0_zts6mmstv244_b;
    wire [35:0] r0Sub29_uid1772_i_unnamed_k0_zts6mmstv244_a;
    wire [35:0] r0Sub29_uid1772_i_unnamed_k0_zts6mmstv244_b;
    logic [35:0] r0Sub29_uid1772_i_unnamed_k0_zts6mmstv244_o;
    wire [35:0] r0Sub29_uid1772_i_unnamed_k0_zts6mmstv244_q;
    wire [28:0] topBitsDOR29_uid1773_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] topBitsDOR_uid1774_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] cond29_uid1775_i_unnamed_k0_zts6mmstv244_in;
    wire [0:0] cond29_uid1775_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] opSign29_uid1776_i_unnamed_k0_zts6mmstv244_q;
    wire [63:0] lshl29_uid1777_i_unnamed_k0_zts6mmstv244_in;
    wire [63:0] lshl29_uid1777_i_unnamed_k0_zts6mmstv244_b;
    wire [34:0] r0SubRangeLeft29_uid1778_i_unnamed_k0_zts6mmstv244_in;
    wire [34:0] r0SubRangeLeft29_uid1778_i_unnamed_k0_zts6mmstv244_b;
    wire [63:0] rIteriMuxFirst29_uid1780_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] r29_uid1781_i_unnamed_k0_zts6mmstv244_s;
    reg [63:0] r29_uid1781_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] q29_uid1782_i_unnamed_k0_zts6mmstv244_qi;
    reg [0:0] q29_uid1782_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] lshl1_uid1784_i_unnamed_k0_zts6mmstv244_q;
    wire [35:0] dSubChunkLow28_uid1785_i_unnamed_k0_zts6mmstv244_in;
    wire [35:0] dSubChunkLow28_uid1785_i_unnamed_k0_zts6mmstv244_b;
    wire [35:0] nSubChunkLow28_uid1786_i_unnamed_k0_zts6mmstv244_in;
    wire [35:0] nSubChunkLow28_uid1786_i_unnamed_k0_zts6mmstv244_b;
    wire [36:0] r0Sub28_uid1787_i_unnamed_k0_zts6mmstv244_a;
    wire [36:0] r0Sub28_uid1787_i_unnamed_k0_zts6mmstv244_b;
    logic [36:0] r0Sub28_uid1787_i_unnamed_k0_zts6mmstv244_o;
    wire [36:0] r0Sub28_uid1787_i_unnamed_k0_zts6mmstv244_q;
    wire [27:0] topBitsDOR28_uid1788_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] topBitsDOR_uid1789_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] cond28_uid1790_i_unnamed_k0_zts6mmstv244_in;
    wire [0:0] cond28_uid1790_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] opSign28_uid1791_i_unnamed_k0_zts6mmstv244_q;
    wire [63:0] lshl28_uid1792_i_unnamed_k0_zts6mmstv244_in;
    wire [63:0] lshl28_uid1792_i_unnamed_k0_zts6mmstv244_b;
    wire [35:0] r0SubRangeLeft28_uid1793_i_unnamed_k0_zts6mmstv244_in;
    wire [35:0] r0SubRangeLeft28_uid1793_i_unnamed_k0_zts6mmstv244_b;
    wire [63:0] rIteriMuxFirst28_uid1795_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] r28_uid1796_i_unnamed_k0_zts6mmstv244_s;
    reg [63:0] r28_uid1796_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] q28_uid1797_i_unnamed_k0_zts6mmstv244_qi;
    reg [0:0] q28_uid1797_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] lshl1_uid1799_i_unnamed_k0_zts6mmstv244_q;
    wire [36:0] dSubChunkLow27_uid1800_i_unnamed_k0_zts6mmstv244_in;
    wire [36:0] dSubChunkLow27_uid1800_i_unnamed_k0_zts6mmstv244_b;
    wire [36:0] nSubChunkLow27_uid1801_i_unnamed_k0_zts6mmstv244_in;
    wire [36:0] nSubChunkLow27_uid1801_i_unnamed_k0_zts6mmstv244_b;
    wire [37:0] r0Sub27_uid1802_i_unnamed_k0_zts6mmstv244_a;
    wire [37:0] r0Sub27_uid1802_i_unnamed_k0_zts6mmstv244_b;
    logic [37:0] r0Sub27_uid1802_i_unnamed_k0_zts6mmstv244_o;
    wire [37:0] r0Sub27_uid1802_i_unnamed_k0_zts6mmstv244_q;
    wire [26:0] topBitsDOR27_uid1803_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] topBitsDOR_uid1804_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] cond27_uid1805_i_unnamed_k0_zts6mmstv244_in;
    wire [0:0] cond27_uid1805_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] opSign27_uid1806_i_unnamed_k0_zts6mmstv244_q;
    wire [63:0] lshl27_uid1807_i_unnamed_k0_zts6mmstv244_in;
    wire [63:0] lshl27_uid1807_i_unnamed_k0_zts6mmstv244_b;
    wire [36:0] r0SubRangeLeft27_uid1808_i_unnamed_k0_zts6mmstv244_in;
    wire [36:0] r0SubRangeLeft27_uid1808_i_unnamed_k0_zts6mmstv244_b;
    wire [63:0] rIteriMuxFirst27_uid1810_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] r27_uid1811_i_unnamed_k0_zts6mmstv244_s;
    reg [63:0] r27_uid1811_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] q27_uid1812_i_unnamed_k0_zts6mmstv244_qi;
    reg [0:0] q27_uid1812_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] lshl1_uid1814_i_unnamed_k0_zts6mmstv244_q;
    wire [37:0] dSubChunkLow26_uid1815_i_unnamed_k0_zts6mmstv244_in;
    wire [37:0] dSubChunkLow26_uid1815_i_unnamed_k0_zts6mmstv244_b;
    wire [37:0] nSubChunkLow26_uid1816_i_unnamed_k0_zts6mmstv244_in;
    wire [37:0] nSubChunkLow26_uid1816_i_unnamed_k0_zts6mmstv244_b;
    wire [38:0] r0Sub26_uid1817_i_unnamed_k0_zts6mmstv244_a;
    wire [38:0] r0Sub26_uid1817_i_unnamed_k0_zts6mmstv244_b;
    logic [38:0] r0Sub26_uid1817_i_unnamed_k0_zts6mmstv244_o;
    wire [38:0] r0Sub26_uid1817_i_unnamed_k0_zts6mmstv244_q;
    wire [25:0] topBitsDOR26_uid1818_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] topBitsDOR_uid1819_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] cond26_uid1820_i_unnamed_k0_zts6mmstv244_in;
    wire [0:0] cond26_uid1820_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] opSign26_uid1821_i_unnamed_k0_zts6mmstv244_q;
    wire [63:0] lshl26_uid1822_i_unnamed_k0_zts6mmstv244_in;
    wire [63:0] lshl26_uid1822_i_unnamed_k0_zts6mmstv244_b;
    wire [37:0] r0SubRangeLeft26_uid1823_i_unnamed_k0_zts6mmstv244_in;
    wire [37:0] r0SubRangeLeft26_uid1823_i_unnamed_k0_zts6mmstv244_b;
    wire [63:0] rIteriMuxFirst26_uid1825_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] r26_uid1826_i_unnamed_k0_zts6mmstv244_s;
    reg [63:0] r26_uid1826_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] q26_uid1827_i_unnamed_k0_zts6mmstv244_qi;
    reg [0:0] q26_uid1827_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] lshl1_uid1829_i_unnamed_k0_zts6mmstv244_q;
    wire [38:0] dSubChunkLow25_uid1830_i_unnamed_k0_zts6mmstv244_in;
    wire [38:0] dSubChunkLow25_uid1830_i_unnamed_k0_zts6mmstv244_b;
    wire [38:0] nSubChunkLow25_uid1831_i_unnamed_k0_zts6mmstv244_in;
    wire [38:0] nSubChunkLow25_uid1831_i_unnamed_k0_zts6mmstv244_b;
    wire [39:0] r0Sub25_uid1832_i_unnamed_k0_zts6mmstv244_a;
    wire [39:0] r0Sub25_uid1832_i_unnamed_k0_zts6mmstv244_b;
    logic [39:0] r0Sub25_uid1832_i_unnamed_k0_zts6mmstv244_o;
    wire [39:0] r0Sub25_uid1832_i_unnamed_k0_zts6mmstv244_q;
    wire [24:0] topBitsDOR25_uid1833_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] topBitsDOR_uid1834_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] cond25_uid1835_i_unnamed_k0_zts6mmstv244_in;
    wire [0:0] cond25_uid1835_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] opSign25_uid1836_i_unnamed_k0_zts6mmstv244_q;
    wire [63:0] lshl25_uid1837_i_unnamed_k0_zts6mmstv244_in;
    wire [63:0] lshl25_uid1837_i_unnamed_k0_zts6mmstv244_b;
    wire [38:0] r0SubRangeLeft25_uid1838_i_unnamed_k0_zts6mmstv244_in;
    wire [38:0] r0SubRangeLeft25_uid1838_i_unnamed_k0_zts6mmstv244_b;
    wire [63:0] rIteriMuxFirst25_uid1840_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] r25_uid1841_i_unnamed_k0_zts6mmstv244_s;
    reg [63:0] r25_uid1841_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] q25_uid1842_i_unnamed_k0_zts6mmstv244_qi;
    reg [0:0] q25_uid1842_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] lshl1_uid1844_i_unnamed_k0_zts6mmstv244_q;
    wire [39:0] dSubChunkLow24_uid1845_i_unnamed_k0_zts6mmstv244_in;
    wire [39:0] dSubChunkLow24_uid1845_i_unnamed_k0_zts6mmstv244_b;
    wire [39:0] nSubChunkLow24_uid1846_i_unnamed_k0_zts6mmstv244_in;
    wire [39:0] nSubChunkLow24_uid1846_i_unnamed_k0_zts6mmstv244_b;
    wire [40:0] r0Sub24_uid1847_i_unnamed_k0_zts6mmstv244_a;
    wire [40:0] r0Sub24_uid1847_i_unnamed_k0_zts6mmstv244_b;
    logic [40:0] r0Sub24_uid1847_i_unnamed_k0_zts6mmstv244_o;
    wire [40:0] r0Sub24_uid1847_i_unnamed_k0_zts6mmstv244_q;
    wire [23:0] topBitsDOR24_uid1848_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] topBitsDOR_uid1849_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] cond24_uid1850_i_unnamed_k0_zts6mmstv244_in;
    wire [0:0] cond24_uid1850_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] opSign24_uid1851_i_unnamed_k0_zts6mmstv244_q;
    wire [63:0] lshl24_uid1852_i_unnamed_k0_zts6mmstv244_in;
    wire [63:0] lshl24_uid1852_i_unnamed_k0_zts6mmstv244_b;
    wire [39:0] r0SubRangeLeft24_uid1853_i_unnamed_k0_zts6mmstv244_in;
    wire [39:0] r0SubRangeLeft24_uid1853_i_unnamed_k0_zts6mmstv244_b;
    wire [63:0] rIteriMuxFirst24_uid1855_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] r24_uid1856_i_unnamed_k0_zts6mmstv244_s;
    reg [63:0] r24_uid1856_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] q24_uid1857_i_unnamed_k0_zts6mmstv244_qi;
    reg [0:0] q24_uid1857_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] lshl1_uid1859_i_unnamed_k0_zts6mmstv244_q;
    wire [40:0] dSubChunkLow23_uid1860_i_unnamed_k0_zts6mmstv244_in;
    wire [40:0] dSubChunkLow23_uid1860_i_unnamed_k0_zts6mmstv244_b;
    wire [40:0] nSubChunkLow23_uid1861_i_unnamed_k0_zts6mmstv244_in;
    wire [40:0] nSubChunkLow23_uid1861_i_unnamed_k0_zts6mmstv244_b;
    wire [41:0] r0Sub23_uid1862_i_unnamed_k0_zts6mmstv244_a;
    wire [41:0] r0Sub23_uid1862_i_unnamed_k0_zts6mmstv244_b;
    logic [41:0] r0Sub23_uid1862_i_unnamed_k0_zts6mmstv244_o;
    wire [41:0] r0Sub23_uid1862_i_unnamed_k0_zts6mmstv244_q;
    wire [22:0] topBitsDOR23_uid1863_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] topBitsDOR_uid1864_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] cond23_uid1865_i_unnamed_k0_zts6mmstv244_in;
    wire [0:0] cond23_uid1865_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] opSign23_uid1866_i_unnamed_k0_zts6mmstv244_q;
    wire [63:0] lshl23_uid1867_i_unnamed_k0_zts6mmstv244_in;
    wire [63:0] lshl23_uid1867_i_unnamed_k0_zts6mmstv244_b;
    wire [40:0] r0SubRangeLeft23_uid1868_i_unnamed_k0_zts6mmstv244_in;
    wire [40:0] r0SubRangeLeft23_uid1868_i_unnamed_k0_zts6mmstv244_b;
    wire [63:0] rIteriMuxFirst23_uid1870_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] r23_uid1871_i_unnamed_k0_zts6mmstv244_s;
    reg [63:0] r23_uid1871_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] q23_uid1872_i_unnamed_k0_zts6mmstv244_qi;
    reg [0:0] q23_uid1872_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] lshl1_uid1874_i_unnamed_k0_zts6mmstv244_q;
    wire [41:0] dSubChunkLow22_uid1875_i_unnamed_k0_zts6mmstv244_in;
    wire [41:0] dSubChunkLow22_uid1875_i_unnamed_k0_zts6mmstv244_b;
    wire [41:0] nSubChunkLow22_uid1876_i_unnamed_k0_zts6mmstv244_in;
    wire [41:0] nSubChunkLow22_uid1876_i_unnamed_k0_zts6mmstv244_b;
    wire [42:0] r0Sub22_uid1877_i_unnamed_k0_zts6mmstv244_a;
    wire [42:0] r0Sub22_uid1877_i_unnamed_k0_zts6mmstv244_b;
    logic [42:0] r0Sub22_uid1877_i_unnamed_k0_zts6mmstv244_o;
    wire [42:0] r0Sub22_uid1877_i_unnamed_k0_zts6mmstv244_q;
    wire [21:0] topBitsDOR22_uid1878_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] topBitsDOR_uid1879_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] cond22_uid1880_i_unnamed_k0_zts6mmstv244_in;
    wire [0:0] cond22_uid1880_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] opSign22_uid1881_i_unnamed_k0_zts6mmstv244_q;
    wire [63:0] lshl22_uid1882_i_unnamed_k0_zts6mmstv244_in;
    wire [63:0] lshl22_uid1882_i_unnamed_k0_zts6mmstv244_b;
    wire [41:0] r0SubRangeLeft22_uid1883_i_unnamed_k0_zts6mmstv244_in;
    wire [41:0] r0SubRangeLeft22_uid1883_i_unnamed_k0_zts6mmstv244_b;
    wire [63:0] rIteriMuxFirst22_uid1885_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] r22_uid1886_i_unnamed_k0_zts6mmstv244_s;
    reg [63:0] r22_uid1886_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] q22_uid1887_i_unnamed_k0_zts6mmstv244_qi;
    reg [0:0] q22_uid1887_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] lshl1_uid1889_i_unnamed_k0_zts6mmstv244_q;
    wire [42:0] dSubChunkLow21_uid1890_i_unnamed_k0_zts6mmstv244_in;
    wire [42:0] dSubChunkLow21_uid1890_i_unnamed_k0_zts6mmstv244_b;
    wire [42:0] nSubChunkLow21_uid1891_i_unnamed_k0_zts6mmstv244_in;
    wire [42:0] nSubChunkLow21_uid1891_i_unnamed_k0_zts6mmstv244_b;
    wire [43:0] r0Sub21_uid1892_i_unnamed_k0_zts6mmstv244_a;
    wire [43:0] r0Sub21_uid1892_i_unnamed_k0_zts6mmstv244_b;
    logic [43:0] r0Sub21_uid1892_i_unnamed_k0_zts6mmstv244_o;
    wire [43:0] r0Sub21_uid1892_i_unnamed_k0_zts6mmstv244_q;
    wire [20:0] topBitsDOR21_uid1893_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] topBitsDOR_uid1894_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] cond21_uid1895_i_unnamed_k0_zts6mmstv244_in;
    wire [0:0] cond21_uid1895_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] opSign21_uid1896_i_unnamed_k0_zts6mmstv244_q;
    wire [63:0] lshl21_uid1897_i_unnamed_k0_zts6mmstv244_in;
    wire [63:0] lshl21_uid1897_i_unnamed_k0_zts6mmstv244_b;
    wire [42:0] r0SubRangeLeft21_uid1898_i_unnamed_k0_zts6mmstv244_in;
    wire [42:0] r0SubRangeLeft21_uid1898_i_unnamed_k0_zts6mmstv244_b;
    wire [63:0] rIteriMuxFirst21_uid1900_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] r21_uid1901_i_unnamed_k0_zts6mmstv244_s;
    reg [63:0] r21_uid1901_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] q21_uid1902_i_unnamed_k0_zts6mmstv244_qi;
    reg [0:0] q21_uid1902_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] lshl1_uid1904_i_unnamed_k0_zts6mmstv244_q;
    wire [43:0] dSubChunkLow20_uid1905_i_unnamed_k0_zts6mmstv244_in;
    wire [43:0] dSubChunkLow20_uid1905_i_unnamed_k0_zts6mmstv244_b;
    wire [43:0] nSubChunkLow20_uid1906_i_unnamed_k0_zts6mmstv244_in;
    wire [43:0] nSubChunkLow20_uid1906_i_unnamed_k0_zts6mmstv244_b;
    wire [44:0] r0Sub20_uid1907_i_unnamed_k0_zts6mmstv244_a;
    wire [44:0] r0Sub20_uid1907_i_unnamed_k0_zts6mmstv244_b;
    logic [44:0] r0Sub20_uid1907_i_unnamed_k0_zts6mmstv244_o;
    wire [44:0] r0Sub20_uid1907_i_unnamed_k0_zts6mmstv244_q;
    wire [19:0] topBitsDOR20_uid1908_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] topBitsDOR_uid1909_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] cond20_uid1910_i_unnamed_k0_zts6mmstv244_in;
    wire [0:0] cond20_uid1910_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] opSign20_uid1911_i_unnamed_k0_zts6mmstv244_q;
    wire [63:0] lshl20_uid1912_i_unnamed_k0_zts6mmstv244_in;
    wire [63:0] lshl20_uid1912_i_unnamed_k0_zts6mmstv244_b;
    wire [43:0] r0SubRangeLeft20_uid1913_i_unnamed_k0_zts6mmstv244_in;
    wire [43:0] r0SubRangeLeft20_uid1913_i_unnamed_k0_zts6mmstv244_b;
    wire [63:0] rIteriMuxFirst20_uid1915_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] r20_uid1916_i_unnamed_k0_zts6mmstv244_s;
    reg [63:0] r20_uid1916_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] q20_uid1917_i_unnamed_k0_zts6mmstv244_qi;
    reg [0:0] q20_uid1917_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] lshl1_uid1919_i_unnamed_k0_zts6mmstv244_q;
    wire [44:0] dSubChunkLow19_uid1920_i_unnamed_k0_zts6mmstv244_in;
    wire [44:0] dSubChunkLow19_uid1920_i_unnamed_k0_zts6mmstv244_b;
    wire [44:0] nSubChunkLow19_uid1921_i_unnamed_k0_zts6mmstv244_in;
    wire [44:0] nSubChunkLow19_uid1921_i_unnamed_k0_zts6mmstv244_b;
    wire [45:0] r0Sub19_uid1922_i_unnamed_k0_zts6mmstv244_a;
    wire [45:0] r0Sub19_uid1922_i_unnamed_k0_zts6mmstv244_b;
    logic [45:0] r0Sub19_uid1922_i_unnamed_k0_zts6mmstv244_o;
    wire [45:0] r0Sub19_uid1922_i_unnamed_k0_zts6mmstv244_q;
    wire [18:0] topBitsDOR19_uid1923_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] topBitsDOR_uid1924_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] cond19_uid1925_i_unnamed_k0_zts6mmstv244_in;
    wire [0:0] cond19_uid1925_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] opSign19_uid1926_i_unnamed_k0_zts6mmstv244_q;
    wire [63:0] lshl19_uid1927_i_unnamed_k0_zts6mmstv244_in;
    wire [63:0] lshl19_uid1927_i_unnamed_k0_zts6mmstv244_b;
    wire [44:0] r0SubRangeLeft19_uid1928_i_unnamed_k0_zts6mmstv244_in;
    wire [44:0] r0SubRangeLeft19_uid1928_i_unnamed_k0_zts6mmstv244_b;
    wire [63:0] rIteriMuxFirst19_uid1930_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] r19_uid1931_i_unnamed_k0_zts6mmstv244_s;
    reg [63:0] r19_uid1931_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] q19_uid1932_i_unnamed_k0_zts6mmstv244_qi;
    reg [0:0] q19_uid1932_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] lshl1_uid1934_i_unnamed_k0_zts6mmstv244_q;
    wire [45:0] dSubChunkLow18_uid1935_i_unnamed_k0_zts6mmstv244_in;
    wire [45:0] dSubChunkLow18_uid1935_i_unnamed_k0_zts6mmstv244_b;
    wire [45:0] nSubChunkLow18_uid1936_i_unnamed_k0_zts6mmstv244_in;
    wire [45:0] nSubChunkLow18_uid1936_i_unnamed_k0_zts6mmstv244_b;
    wire [46:0] r0Sub18_uid1937_i_unnamed_k0_zts6mmstv244_a;
    wire [46:0] r0Sub18_uid1937_i_unnamed_k0_zts6mmstv244_b;
    logic [46:0] r0Sub18_uid1937_i_unnamed_k0_zts6mmstv244_o;
    wire [46:0] r0Sub18_uid1937_i_unnamed_k0_zts6mmstv244_q;
    wire [17:0] topBitsDOR18_uid1938_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] topBitsDOR_uid1939_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] cond18_uid1940_i_unnamed_k0_zts6mmstv244_in;
    wire [0:0] cond18_uid1940_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] opSign18_uid1941_i_unnamed_k0_zts6mmstv244_q;
    wire [63:0] lshl18_uid1942_i_unnamed_k0_zts6mmstv244_in;
    wire [63:0] lshl18_uid1942_i_unnamed_k0_zts6mmstv244_b;
    wire [45:0] r0SubRangeLeft18_uid1943_i_unnamed_k0_zts6mmstv244_in;
    wire [45:0] r0SubRangeLeft18_uid1943_i_unnamed_k0_zts6mmstv244_b;
    wire [63:0] rIteriMuxFirst18_uid1945_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] r18_uid1946_i_unnamed_k0_zts6mmstv244_s;
    reg [63:0] r18_uid1946_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] q18_uid1947_i_unnamed_k0_zts6mmstv244_qi;
    reg [0:0] q18_uid1947_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] lshl1_uid1949_i_unnamed_k0_zts6mmstv244_q;
    wire [46:0] dSubChunkLow17_uid1950_i_unnamed_k0_zts6mmstv244_in;
    wire [46:0] dSubChunkLow17_uid1950_i_unnamed_k0_zts6mmstv244_b;
    wire [46:0] nSubChunkLow17_uid1951_i_unnamed_k0_zts6mmstv244_in;
    wire [46:0] nSubChunkLow17_uid1951_i_unnamed_k0_zts6mmstv244_b;
    wire [47:0] r0Sub17_uid1952_i_unnamed_k0_zts6mmstv244_a;
    wire [47:0] r0Sub17_uid1952_i_unnamed_k0_zts6mmstv244_b;
    logic [47:0] r0Sub17_uid1952_i_unnamed_k0_zts6mmstv244_o;
    wire [47:0] r0Sub17_uid1952_i_unnamed_k0_zts6mmstv244_q;
    wire [16:0] topBitsDOR17_uid1953_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] topBitsDOR_uid1954_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] cond17_uid1955_i_unnamed_k0_zts6mmstv244_in;
    wire [0:0] cond17_uid1955_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] opSign17_uid1956_i_unnamed_k0_zts6mmstv244_q;
    wire [63:0] lshl17_uid1957_i_unnamed_k0_zts6mmstv244_in;
    wire [63:0] lshl17_uid1957_i_unnamed_k0_zts6mmstv244_b;
    wire [46:0] r0SubRangeLeft17_uid1958_i_unnamed_k0_zts6mmstv244_in;
    wire [46:0] r0SubRangeLeft17_uid1958_i_unnamed_k0_zts6mmstv244_b;
    wire [63:0] rIteriMuxFirst17_uid1960_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] r17_uid1961_i_unnamed_k0_zts6mmstv244_s;
    reg [63:0] r17_uid1961_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] q17_uid1962_i_unnamed_k0_zts6mmstv244_qi;
    reg [0:0] q17_uid1962_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] lshl1_uid1964_i_unnamed_k0_zts6mmstv244_q;
    wire [47:0] dSubChunkLow16_uid1965_i_unnamed_k0_zts6mmstv244_in;
    wire [47:0] dSubChunkLow16_uid1965_i_unnamed_k0_zts6mmstv244_b;
    wire [47:0] nSubChunkLow16_uid1966_i_unnamed_k0_zts6mmstv244_in;
    wire [47:0] nSubChunkLow16_uid1966_i_unnamed_k0_zts6mmstv244_b;
    wire [48:0] r0Sub16_uid1967_i_unnamed_k0_zts6mmstv244_a;
    wire [48:0] r0Sub16_uid1967_i_unnamed_k0_zts6mmstv244_b;
    logic [48:0] r0Sub16_uid1967_i_unnamed_k0_zts6mmstv244_o;
    wire [48:0] r0Sub16_uid1967_i_unnamed_k0_zts6mmstv244_q;
    wire [15:0] topBitsDOR16_uid1968_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] topBitsDOR_uid1969_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] cond16_uid1970_i_unnamed_k0_zts6mmstv244_in;
    wire [0:0] cond16_uid1970_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] opSign16_uid1971_i_unnamed_k0_zts6mmstv244_q;
    wire [63:0] lshl16_uid1972_i_unnamed_k0_zts6mmstv244_in;
    wire [63:0] lshl16_uid1972_i_unnamed_k0_zts6mmstv244_b;
    wire [47:0] r0SubRangeLeft16_uid1973_i_unnamed_k0_zts6mmstv244_in;
    wire [47:0] r0SubRangeLeft16_uid1973_i_unnamed_k0_zts6mmstv244_b;
    wire [63:0] rIteriMuxFirst16_uid1975_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] r16_uid1976_i_unnamed_k0_zts6mmstv244_s;
    reg [63:0] r16_uid1976_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] q16_uid1977_i_unnamed_k0_zts6mmstv244_qi;
    reg [0:0] q16_uid1977_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] lshl1_uid1979_i_unnamed_k0_zts6mmstv244_q;
    wire [48:0] dSubChunkLow15_uid1980_i_unnamed_k0_zts6mmstv244_in;
    wire [48:0] dSubChunkLow15_uid1980_i_unnamed_k0_zts6mmstv244_b;
    wire [48:0] nSubChunkLow15_uid1981_i_unnamed_k0_zts6mmstv244_in;
    wire [48:0] nSubChunkLow15_uid1981_i_unnamed_k0_zts6mmstv244_b;
    wire [49:0] r0Sub15_uid1982_i_unnamed_k0_zts6mmstv244_a;
    wire [49:0] r0Sub15_uid1982_i_unnamed_k0_zts6mmstv244_b;
    logic [49:0] r0Sub15_uid1982_i_unnamed_k0_zts6mmstv244_o;
    wire [49:0] r0Sub15_uid1982_i_unnamed_k0_zts6mmstv244_q;
    wire [14:0] topBitsDOR15_uid1983_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] topBitsDOR_uid1984_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] cond15_uid1985_i_unnamed_k0_zts6mmstv244_in;
    wire [0:0] cond15_uid1985_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] opSign15_uid1986_i_unnamed_k0_zts6mmstv244_q;
    wire [63:0] lshl15_uid1987_i_unnamed_k0_zts6mmstv244_in;
    wire [63:0] lshl15_uid1987_i_unnamed_k0_zts6mmstv244_b;
    wire [48:0] r0SubRangeLeft15_uid1988_i_unnamed_k0_zts6mmstv244_in;
    wire [48:0] r0SubRangeLeft15_uid1988_i_unnamed_k0_zts6mmstv244_b;
    wire [63:0] rIteriMuxFirst15_uid1990_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] r15_uid1991_i_unnamed_k0_zts6mmstv244_s;
    reg [63:0] r15_uid1991_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] q15_uid1992_i_unnamed_k0_zts6mmstv244_qi;
    reg [0:0] q15_uid1992_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] lshl1_uid1994_i_unnamed_k0_zts6mmstv244_q;
    wire [49:0] dSubChunkLow14_uid1995_i_unnamed_k0_zts6mmstv244_in;
    wire [49:0] dSubChunkLow14_uid1995_i_unnamed_k0_zts6mmstv244_b;
    wire [49:0] nSubChunkLow14_uid1996_i_unnamed_k0_zts6mmstv244_in;
    wire [49:0] nSubChunkLow14_uid1996_i_unnamed_k0_zts6mmstv244_b;
    wire [50:0] r0Sub14_uid1997_i_unnamed_k0_zts6mmstv244_a;
    wire [50:0] r0Sub14_uid1997_i_unnamed_k0_zts6mmstv244_b;
    logic [50:0] r0Sub14_uid1997_i_unnamed_k0_zts6mmstv244_o;
    wire [50:0] r0Sub14_uid1997_i_unnamed_k0_zts6mmstv244_q;
    wire [13:0] topBitsDOR14_uid1998_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] topBitsDOR_uid1999_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] cond14_uid2000_i_unnamed_k0_zts6mmstv244_in;
    wire [0:0] cond14_uid2000_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] opSign14_uid2001_i_unnamed_k0_zts6mmstv244_q;
    wire [63:0] lshl14_uid2002_i_unnamed_k0_zts6mmstv244_in;
    wire [63:0] lshl14_uid2002_i_unnamed_k0_zts6mmstv244_b;
    wire [49:0] r0SubRangeLeft14_uid2003_i_unnamed_k0_zts6mmstv244_in;
    wire [49:0] r0SubRangeLeft14_uid2003_i_unnamed_k0_zts6mmstv244_b;
    wire [63:0] rIteriMuxFirst14_uid2005_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] r14_uid2006_i_unnamed_k0_zts6mmstv244_s;
    reg [63:0] r14_uid2006_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] q14_uid2007_i_unnamed_k0_zts6mmstv244_qi;
    reg [0:0] q14_uid2007_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] lshl1_uid2009_i_unnamed_k0_zts6mmstv244_q;
    wire [50:0] dSubChunkLow13_uid2010_i_unnamed_k0_zts6mmstv244_in;
    wire [50:0] dSubChunkLow13_uid2010_i_unnamed_k0_zts6mmstv244_b;
    wire [50:0] nSubChunkLow13_uid2011_i_unnamed_k0_zts6mmstv244_in;
    wire [50:0] nSubChunkLow13_uid2011_i_unnamed_k0_zts6mmstv244_b;
    wire [51:0] r0Sub13_uid2012_i_unnamed_k0_zts6mmstv244_a;
    wire [51:0] r0Sub13_uid2012_i_unnamed_k0_zts6mmstv244_b;
    logic [51:0] r0Sub13_uid2012_i_unnamed_k0_zts6mmstv244_o;
    wire [51:0] r0Sub13_uid2012_i_unnamed_k0_zts6mmstv244_q;
    wire [12:0] topBitsDOR13_uid2013_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] topBitsDOR_uid2014_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] cond13_uid2015_i_unnamed_k0_zts6mmstv244_in;
    wire [0:0] cond13_uid2015_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] opSign13_uid2016_i_unnamed_k0_zts6mmstv244_q;
    wire [63:0] lshl13_uid2017_i_unnamed_k0_zts6mmstv244_in;
    wire [63:0] lshl13_uid2017_i_unnamed_k0_zts6mmstv244_b;
    wire [50:0] r0SubRangeLeft13_uid2018_i_unnamed_k0_zts6mmstv244_in;
    wire [50:0] r0SubRangeLeft13_uid2018_i_unnamed_k0_zts6mmstv244_b;
    wire [63:0] rIteriMuxFirst13_uid2020_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] r13_uid2021_i_unnamed_k0_zts6mmstv244_s;
    reg [63:0] r13_uid2021_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] q13_uid2022_i_unnamed_k0_zts6mmstv244_qi;
    reg [0:0] q13_uid2022_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] lshl1_uid2024_i_unnamed_k0_zts6mmstv244_q;
    wire [51:0] dSubChunkLow12_uid2025_i_unnamed_k0_zts6mmstv244_in;
    wire [51:0] dSubChunkLow12_uid2025_i_unnamed_k0_zts6mmstv244_b;
    wire [51:0] nSubChunkLow12_uid2026_i_unnamed_k0_zts6mmstv244_in;
    wire [51:0] nSubChunkLow12_uid2026_i_unnamed_k0_zts6mmstv244_b;
    wire [52:0] r0Sub12_uid2027_i_unnamed_k0_zts6mmstv244_a;
    wire [52:0] r0Sub12_uid2027_i_unnamed_k0_zts6mmstv244_b;
    logic [52:0] r0Sub12_uid2027_i_unnamed_k0_zts6mmstv244_o;
    wire [52:0] r0Sub12_uid2027_i_unnamed_k0_zts6mmstv244_q;
    wire [11:0] topBitsDOR12_uid2028_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] topBitsDOR_uid2029_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] cond12_uid2030_i_unnamed_k0_zts6mmstv244_in;
    wire [0:0] cond12_uid2030_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] opSign12_uid2031_i_unnamed_k0_zts6mmstv244_q;
    wire [63:0] lshl12_uid2032_i_unnamed_k0_zts6mmstv244_in;
    wire [63:0] lshl12_uid2032_i_unnamed_k0_zts6mmstv244_b;
    wire [51:0] r0SubRangeLeft12_uid2033_i_unnamed_k0_zts6mmstv244_in;
    wire [51:0] r0SubRangeLeft12_uid2033_i_unnamed_k0_zts6mmstv244_b;
    wire [63:0] rIteriMuxFirst12_uid2035_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] r12_uid2036_i_unnamed_k0_zts6mmstv244_s;
    reg [63:0] r12_uid2036_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] q12_uid2037_i_unnamed_k0_zts6mmstv244_qi;
    reg [0:0] q12_uid2037_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] lshl1_uid2039_i_unnamed_k0_zts6mmstv244_q;
    wire [52:0] dSubChunkLow11_uid2040_i_unnamed_k0_zts6mmstv244_in;
    wire [52:0] dSubChunkLow11_uid2040_i_unnamed_k0_zts6mmstv244_b;
    wire [52:0] nSubChunkLow11_uid2041_i_unnamed_k0_zts6mmstv244_in;
    wire [52:0] nSubChunkLow11_uid2041_i_unnamed_k0_zts6mmstv244_b;
    wire [53:0] r0Sub11_uid2042_i_unnamed_k0_zts6mmstv244_a;
    wire [53:0] r0Sub11_uid2042_i_unnamed_k0_zts6mmstv244_b;
    logic [53:0] r0Sub11_uid2042_i_unnamed_k0_zts6mmstv244_o;
    wire [53:0] r0Sub11_uid2042_i_unnamed_k0_zts6mmstv244_q;
    wire [10:0] topBitsDOR11_uid2043_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] topBitsDOR_uid2044_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] cond11_uid2045_i_unnamed_k0_zts6mmstv244_in;
    wire [0:0] cond11_uid2045_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] opSign11_uid2046_i_unnamed_k0_zts6mmstv244_q;
    wire [63:0] lshl11_uid2047_i_unnamed_k0_zts6mmstv244_in;
    wire [63:0] lshl11_uid2047_i_unnamed_k0_zts6mmstv244_b;
    wire [52:0] r0SubRangeLeft11_uid2048_i_unnamed_k0_zts6mmstv244_in;
    wire [52:0] r0SubRangeLeft11_uid2048_i_unnamed_k0_zts6mmstv244_b;
    wire [63:0] rIteriMuxFirst11_uid2050_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] r11_uid2051_i_unnamed_k0_zts6mmstv244_s;
    reg [63:0] r11_uid2051_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] q11_uid2052_i_unnamed_k0_zts6mmstv244_qi;
    reg [0:0] q11_uid2052_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] lshl1_uid2054_i_unnamed_k0_zts6mmstv244_q;
    wire [53:0] dSubChunkLow10_uid2055_i_unnamed_k0_zts6mmstv244_in;
    wire [53:0] dSubChunkLow10_uid2055_i_unnamed_k0_zts6mmstv244_b;
    wire [53:0] nSubChunkLow10_uid2056_i_unnamed_k0_zts6mmstv244_in;
    wire [53:0] nSubChunkLow10_uid2056_i_unnamed_k0_zts6mmstv244_b;
    wire [54:0] r0Sub10_uid2057_i_unnamed_k0_zts6mmstv244_a;
    wire [54:0] r0Sub10_uid2057_i_unnamed_k0_zts6mmstv244_b;
    logic [54:0] r0Sub10_uid2057_i_unnamed_k0_zts6mmstv244_o;
    wire [54:0] r0Sub10_uid2057_i_unnamed_k0_zts6mmstv244_q;
    wire [9:0] topBitsDOR10_uid2058_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] topBitsDOR_uid2059_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] cond10_uid2060_i_unnamed_k0_zts6mmstv244_in;
    wire [0:0] cond10_uid2060_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] opSign10_uid2061_i_unnamed_k0_zts6mmstv244_q;
    wire [63:0] lshl10_uid2062_i_unnamed_k0_zts6mmstv244_in;
    wire [63:0] lshl10_uid2062_i_unnamed_k0_zts6mmstv244_b;
    wire [53:0] r0SubRangeLeft10_uid2063_i_unnamed_k0_zts6mmstv244_in;
    wire [53:0] r0SubRangeLeft10_uid2063_i_unnamed_k0_zts6mmstv244_b;
    wire [63:0] rIteriMuxFirst10_uid2065_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] r10_uid2066_i_unnamed_k0_zts6mmstv244_s;
    reg [63:0] r10_uid2066_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] q10_uid2067_i_unnamed_k0_zts6mmstv244_qi;
    reg [0:0] q10_uid2067_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] lshl1_uid2069_i_unnamed_k0_zts6mmstv244_q;
    wire [54:0] dSubChunkLow9_uid2070_i_unnamed_k0_zts6mmstv244_in;
    wire [54:0] dSubChunkLow9_uid2070_i_unnamed_k0_zts6mmstv244_b;
    wire [54:0] nSubChunkLow9_uid2071_i_unnamed_k0_zts6mmstv244_in;
    wire [54:0] nSubChunkLow9_uid2071_i_unnamed_k0_zts6mmstv244_b;
    wire [55:0] r0Sub9_uid2072_i_unnamed_k0_zts6mmstv244_a;
    wire [55:0] r0Sub9_uid2072_i_unnamed_k0_zts6mmstv244_b;
    logic [55:0] r0Sub9_uid2072_i_unnamed_k0_zts6mmstv244_o;
    wire [55:0] r0Sub9_uid2072_i_unnamed_k0_zts6mmstv244_q;
    wire [8:0] topBitsDOR9_uid2073_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] topBitsDOR_uid2074_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] cond9_uid2075_i_unnamed_k0_zts6mmstv244_in;
    wire [0:0] cond9_uid2075_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] opSign9_uid2076_i_unnamed_k0_zts6mmstv244_q;
    wire [63:0] lshl9_uid2077_i_unnamed_k0_zts6mmstv244_in;
    wire [63:0] lshl9_uid2077_i_unnamed_k0_zts6mmstv244_b;
    wire [54:0] r0SubRangeLeft9_uid2078_i_unnamed_k0_zts6mmstv244_in;
    wire [54:0] r0SubRangeLeft9_uid2078_i_unnamed_k0_zts6mmstv244_b;
    wire [63:0] rIteriMuxFirst9_uid2080_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] r9_uid2081_i_unnamed_k0_zts6mmstv244_s;
    reg [63:0] r9_uid2081_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] q9_uid2082_i_unnamed_k0_zts6mmstv244_qi;
    reg [0:0] q9_uid2082_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] lshl1_uid2084_i_unnamed_k0_zts6mmstv244_q;
    wire [55:0] dSubChunkLow8_uid2085_i_unnamed_k0_zts6mmstv244_in;
    wire [55:0] dSubChunkLow8_uid2085_i_unnamed_k0_zts6mmstv244_b;
    wire [55:0] nSubChunkLow8_uid2086_i_unnamed_k0_zts6mmstv244_in;
    wire [55:0] nSubChunkLow8_uid2086_i_unnamed_k0_zts6mmstv244_b;
    wire [56:0] r0Sub8_uid2087_i_unnamed_k0_zts6mmstv244_a;
    wire [56:0] r0Sub8_uid2087_i_unnamed_k0_zts6mmstv244_b;
    logic [56:0] r0Sub8_uid2087_i_unnamed_k0_zts6mmstv244_o;
    wire [56:0] r0Sub8_uid2087_i_unnamed_k0_zts6mmstv244_q;
    wire [7:0] topBitsDOR8_uid2088_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] topBitsDOR_uid2089_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] cond8_uid2090_i_unnamed_k0_zts6mmstv244_in;
    wire [0:0] cond8_uid2090_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] opSign8_uid2091_i_unnamed_k0_zts6mmstv244_q;
    wire [63:0] lshl8_uid2092_i_unnamed_k0_zts6mmstv244_in;
    wire [63:0] lshl8_uid2092_i_unnamed_k0_zts6mmstv244_b;
    wire [55:0] r0SubRangeLeft8_uid2093_i_unnamed_k0_zts6mmstv244_in;
    wire [55:0] r0SubRangeLeft8_uid2093_i_unnamed_k0_zts6mmstv244_b;
    wire [63:0] rIteriMuxFirst8_uid2095_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] r8_uid2096_i_unnamed_k0_zts6mmstv244_s;
    reg [63:0] r8_uid2096_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] q8_uid2097_i_unnamed_k0_zts6mmstv244_qi;
    reg [0:0] q8_uid2097_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] lshl1_uid2099_i_unnamed_k0_zts6mmstv244_q;
    wire [56:0] dSubChunkLow7_uid2100_i_unnamed_k0_zts6mmstv244_in;
    wire [56:0] dSubChunkLow7_uid2100_i_unnamed_k0_zts6mmstv244_b;
    wire [56:0] nSubChunkLow7_uid2101_i_unnamed_k0_zts6mmstv244_in;
    wire [56:0] nSubChunkLow7_uid2101_i_unnamed_k0_zts6mmstv244_b;
    wire [57:0] r0Sub7_uid2102_i_unnamed_k0_zts6mmstv244_a;
    wire [57:0] r0Sub7_uid2102_i_unnamed_k0_zts6mmstv244_b;
    logic [57:0] r0Sub7_uid2102_i_unnamed_k0_zts6mmstv244_o;
    wire [57:0] r0Sub7_uid2102_i_unnamed_k0_zts6mmstv244_q;
    wire [6:0] topBitsDOR7_uid2103_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] topBitsDOR_uid2104_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] cond7_uid2105_i_unnamed_k0_zts6mmstv244_in;
    wire [0:0] cond7_uid2105_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] opSign7_uid2106_i_unnamed_k0_zts6mmstv244_q;
    wire [63:0] lshl7_uid2107_i_unnamed_k0_zts6mmstv244_in;
    wire [63:0] lshl7_uid2107_i_unnamed_k0_zts6mmstv244_b;
    wire [56:0] r0SubRangeLeft7_uid2108_i_unnamed_k0_zts6mmstv244_in;
    wire [56:0] r0SubRangeLeft7_uid2108_i_unnamed_k0_zts6mmstv244_b;
    wire [63:0] rIteriMuxFirst7_uid2110_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] r7_uid2111_i_unnamed_k0_zts6mmstv244_s;
    reg [63:0] r7_uid2111_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] q7_uid2112_i_unnamed_k0_zts6mmstv244_qi;
    reg [0:0] q7_uid2112_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] lshl1_uid2114_i_unnamed_k0_zts6mmstv244_q;
    wire [57:0] dSubChunkLow6_uid2115_i_unnamed_k0_zts6mmstv244_in;
    wire [57:0] dSubChunkLow6_uid2115_i_unnamed_k0_zts6mmstv244_b;
    wire [57:0] nSubChunkLow6_uid2116_i_unnamed_k0_zts6mmstv244_in;
    wire [57:0] nSubChunkLow6_uid2116_i_unnamed_k0_zts6mmstv244_b;
    wire [58:0] r0Sub6_uid2117_i_unnamed_k0_zts6mmstv244_a;
    wire [58:0] r0Sub6_uid2117_i_unnamed_k0_zts6mmstv244_b;
    logic [58:0] r0Sub6_uid2117_i_unnamed_k0_zts6mmstv244_o;
    wire [58:0] r0Sub6_uid2117_i_unnamed_k0_zts6mmstv244_q;
    wire [5:0] topBitsDOR6_uid2118_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] topBitsDOR_uid2119_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] cond6_uid2120_i_unnamed_k0_zts6mmstv244_in;
    wire [0:0] cond6_uid2120_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] opSign6_uid2121_i_unnamed_k0_zts6mmstv244_q;
    wire [63:0] lshl6_uid2122_i_unnamed_k0_zts6mmstv244_in;
    wire [63:0] lshl6_uid2122_i_unnamed_k0_zts6mmstv244_b;
    wire [57:0] r0SubRangeLeft6_uid2123_i_unnamed_k0_zts6mmstv244_in;
    wire [57:0] r0SubRangeLeft6_uid2123_i_unnamed_k0_zts6mmstv244_b;
    wire [63:0] rIteriMuxFirst6_uid2125_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] r6_uid2126_i_unnamed_k0_zts6mmstv244_s;
    reg [63:0] r6_uid2126_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] q6_uid2127_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] lshl1_uid2129_i_unnamed_k0_zts6mmstv244_q;
    wire [58:0] dSubChunkLow5_uid2130_i_unnamed_k0_zts6mmstv244_in;
    wire [58:0] dSubChunkLow5_uid2130_i_unnamed_k0_zts6mmstv244_b;
    wire [58:0] nSubChunkLow5_uid2131_i_unnamed_k0_zts6mmstv244_in;
    wire [58:0] nSubChunkLow5_uid2131_i_unnamed_k0_zts6mmstv244_b;
    wire [59:0] r0Sub5_uid2132_i_unnamed_k0_zts6mmstv244_a;
    wire [59:0] r0Sub5_uid2132_i_unnamed_k0_zts6mmstv244_b;
    logic [59:0] r0Sub5_uid2132_i_unnamed_k0_zts6mmstv244_o;
    wire [59:0] r0Sub5_uid2132_i_unnamed_k0_zts6mmstv244_q;
    wire [4:0] topBitsDOR5_uid2133_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] topBitsDOR_uid2134_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] cond5_uid2135_i_unnamed_k0_zts6mmstv244_in;
    wire [0:0] cond5_uid2135_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] opSign5_uid2136_i_unnamed_k0_zts6mmstv244_q;
    wire [63:0] lshl5_uid2137_i_unnamed_k0_zts6mmstv244_in;
    wire [63:0] lshl5_uid2137_i_unnamed_k0_zts6mmstv244_b;
    wire [58:0] r0SubRangeLeft5_uid2138_i_unnamed_k0_zts6mmstv244_in;
    wire [58:0] r0SubRangeLeft5_uid2138_i_unnamed_k0_zts6mmstv244_b;
    wire [63:0] rIteriMuxFirst5_uid2140_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] r5_uid2141_i_unnamed_k0_zts6mmstv244_s;
    reg [63:0] r5_uid2141_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] q5_uid2142_i_unnamed_k0_zts6mmstv244_qi;
    reg [0:0] q5_uid2142_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] lshl1_uid2144_i_unnamed_k0_zts6mmstv244_q;
    wire [59:0] dSubChunkLow4_uid2145_i_unnamed_k0_zts6mmstv244_in;
    wire [59:0] dSubChunkLow4_uid2145_i_unnamed_k0_zts6mmstv244_b;
    wire [59:0] nSubChunkLow4_uid2146_i_unnamed_k0_zts6mmstv244_in;
    wire [59:0] nSubChunkLow4_uid2146_i_unnamed_k0_zts6mmstv244_b;
    wire [60:0] r0Sub4_uid2147_i_unnamed_k0_zts6mmstv244_a;
    wire [60:0] r0Sub4_uid2147_i_unnamed_k0_zts6mmstv244_b;
    logic [60:0] r0Sub4_uid2147_i_unnamed_k0_zts6mmstv244_o;
    wire [60:0] r0Sub4_uid2147_i_unnamed_k0_zts6mmstv244_q;
    wire [3:0] topBitsDOR4_uid2148_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] topBitsDOR_uid2149_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] cond4_uid2150_i_unnamed_k0_zts6mmstv244_in;
    wire [0:0] cond4_uid2150_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] opSign4_uid2151_i_unnamed_k0_zts6mmstv244_q;
    wire [63:0] lshl4_uid2152_i_unnamed_k0_zts6mmstv244_in;
    wire [63:0] lshl4_uid2152_i_unnamed_k0_zts6mmstv244_b;
    wire [59:0] r0SubRangeLeft4_uid2153_i_unnamed_k0_zts6mmstv244_in;
    wire [59:0] r0SubRangeLeft4_uid2153_i_unnamed_k0_zts6mmstv244_b;
    wire [63:0] rIteriMuxFirst4_uid2155_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] r4_uid2156_i_unnamed_k0_zts6mmstv244_s;
    reg [63:0] r4_uid2156_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] q4_uid2157_i_unnamed_k0_zts6mmstv244_qi;
    reg [0:0] q4_uid2157_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] lshl1_uid2159_i_unnamed_k0_zts6mmstv244_q;
    wire [60:0] dSubChunkLow3_uid2160_i_unnamed_k0_zts6mmstv244_in;
    wire [60:0] dSubChunkLow3_uid2160_i_unnamed_k0_zts6mmstv244_b;
    wire [60:0] nSubChunkLow3_uid2161_i_unnamed_k0_zts6mmstv244_in;
    wire [60:0] nSubChunkLow3_uid2161_i_unnamed_k0_zts6mmstv244_b;
    wire [61:0] r0Sub3_uid2162_i_unnamed_k0_zts6mmstv244_a;
    wire [61:0] r0Sub3_uid2162_i_unnamed_k0_zts6mmstv244_b;
    logic [61:0] r0Sub3_uid2162_i_unnamed_k0_zts6mmstv244_o;
    wire [61:0] r0Sub3_uid2162_i_unnamed_k0_zts6mmstv244_q;
    wire [2:0] topBitsDOR3_uid2163_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] topBitsDOR_uid2164_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] cond3_uid2165_i_unnamed_k0_zts6mmstv244_in;
    wire [0:0] cond3_uid2165_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] opSign3_uid2166_i_unnamed_k0_zts6mmstv244_q;
    wire [63:0] lshl3_uid2167_i_unnamed_k0_zts6mmstv244_in;
    wire [63:0] lshl3_uid2167_i_unnamed_k0_zts6mmstv244_b;
    wire [60:0] r0SubRangeLeft3_uid2168_i_unnamed_k0_zts6mmstv244_in;
    wire [60:0] r0SubRangeLeft3_uid2168_i_unnamed_k0_zts6mmstv244_b;
    wire [63:0] rIteriMuxFirst3_uid2170_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] r3_uid2171_i_unnamed_k0_zts6mmstv244_s;
    reg [63:0] r3_uid2171_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] q3_uid2172_i_unnamed_k0_zts6mmstv244_qi;
    reg [0:0] q3_uid2172_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] lshl1_uid2174_i_unnamed_k0_zts6mmstv244_q;
    wire [61:0] dSubChunkLow2_uid2175_i_unnamed_k0_zts6mmstv244_in;
    wire [61:0] dSubChunkLow2_uid2175_i_unnamed_k0_zts6mmstv244_b;
    wire [61:0] nSubChunkLow2_uid2176_i_unnamed_k0_zts6mmstv244_in;
    wire [61:0] nSubChunkLow2_uid2176_i_unnamed_k0_zts6mmstv244_b;
    wire [62:0] r0Sub2_uid2177_i_unnamed_k0_zts6mmstv244_a;
    wire [62:0] r0Sub2_uid2177_i_unnamed_k0_zts6mmstv244_b;
    logic [62:0] r0Sub2_uid2177_i_unnamed_k0_zts6mmstv244_o;
    wire [62:0] r0Sub2_uid2177_i_unnamed_k0_zts6mmstv244_q;
    wire [1:0] topBitsDOR2_uid2178_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] topBitsDOR_uid2179_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] cond2_uid2180_i_unnamed_k0_zts6mmstv244_in;
    wire [0:0] cond2_uid2180_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] opSign2_uid2181_i_unnamed_k0_zts6mmstv244_q;
    wire [63:0] lshl2_uid2182_i_unnamed_k0_zts6mmstv244_in;
    wire [63:0] lshl2_uid2182_i_unnamed_k0_zts6mmstv244_b;
    wire [61:0] r0SubRangeLeft2_uid2183_i_unnamed_k0_zts6mmstv244_in;
    wire [61:0] r0SubRangeLeft2_uid2183_i_unnamed_k0_zts6mmstv244_b;
    wire [63:0] rIteriMuxFirst2_uid2185_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] r2_uid2186_i_unnamed_k0_zts6mmstv244_s;
    reg [63:0] r2_uid2186_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] q2_uid2187_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] lshl1_uid2189_i_unnamed_k0_zts6mmstv244_q;
    wire [62:0] dSubChunkLow1_uid2190_i_unnamed_k0_zts6mmstv244_in;
    wire [62:0] dSubChunkLow1_uid2190_i_unnamed_k0_zts6mmstv244_b;
    wire [62:0] nSubChunkLow1_uid2191_i_unnamed_k0_zts6mmstv244_in;
    wire [62:0] nSubChunkLow1_uid2191_i_unnamed_k0_zts6mmstv244_b;
    wire [63:0] r0Sub1_uid2192_i_unnamed_k0_zts6mmstv244_a;
    wire [63:0] r0Sub1_uid2192_i_unnamed_k0_zts6mmstv244_b;
    logic [63:0] r0Sub1_uid2192_i_unnamed_k0_zts6mmstv244_o;
    wire [63:0] r0Sub1_uid2192_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] topBitsDOR1_uid2193_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] topBitsDOR_uid2194_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] cond1_uid2195_i_unnamed_k0_zts6mmstv244_in;
    wire [0:0] cond1_uid2195_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] opSign1_uid2196_i_unnamed_k0_zts6mmstv244_q;
    wire [63:0] lshl1_uid2197_i_unnamed_k0_zts6mmstv244_in;
    wire [63:0] lshl1_uid2197_i_unnamed_k0_zts6mmstv244_b;
    wire [62:0] r0SubRangeLeft1_uid2198_i_unnamed_k0_zts6mmstv244_in;
    wire [62:0] r0SubRangeLeft1_uid2198_i_unnamed_k0_zts6mmstv244_b;
    wire [63:0] rIteriMuxFirst1_uid2200_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] r1_uid2201_i_unnamed_k0_zts6mmstv244_s;
    reg [63:0] r1_uid2201_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] q1_uid2202_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] lshl1_uid2204_i_unnamed_k0_zts6mmstv244_q;
    wire [63:0] nSubChunkLow0_uid2206_i_unnamed_k0_zts6mmstv244_in;
    wire [63:0] nSubChunkLow0_uid2206_i_unnamed_k0_zts6mmstv244_b;
    wire [64:0] r0Sub0_uid2207_i_unnamed_k0_zts6mmstv244_a;
    wire [64:0] r0Sub0_uid2207_i_unnamed_k0_zts6mmstv244_b;
    logic [64:0] r0Sub0_uid2207_i_unnamed_k0_zts6mmstv244_o;
    wire [64:0] r0Sub0_uid2207_i_unnamed_k0_zts6mmstv244_q;
    wire [0:0] cond0_uid2208_i_unnamed_k0_zts6mmstv244_b;
    wire [0:0] q0_uid2212_i_unnamed_k0_zts6mmstv244_q;
    wire [63:0] resFinalIntDiv_uid2213_i_unnamed_k0_zts6mmstv244_q;
    wire [64:0] lshl1_uid2217_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] dSubChunkLow63_uid2218_i_unnamed_k0_zts6mmstv265_in;
    wire [0:0] dSubChunkLow63_uid2218_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] nSubChunkLow63_uid2219_i_unnamed_k0_zts6mmstv265_in;
    wire [0:0] nSubChunkLow63_uid2219_i_unnamed_k0_zts6mmstv265_b;
    wire [1:0] r0Sub63_uid2220_i_unnamed_k0_zts6mmstv265_a;
    wire [1:0] r0Sub63_uid2220_i_unnamed_k0_zts6mmstv265_b;
    logic [1:0] r0Sub63_uid2220_i_unnamed_k0_zts6mmstv265_o;
    wire [1:0] r0Sub63_uid2220_i_unnamed_k0_zts6mmstv265_q;
    wire [62:0] topBitsDOR63_uid2221_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] topBitsDOR_uid2222_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] cond63_uid2223_i_unnamed_k0_zts6mmstv265_in;
    wire [0:0] cond63_uid2223_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] opSign63_uid2224_i_unnamed_k0_zts6mmstv265_q;
    wire [63:0] lshl63_uid2225_i_unnamed_k0_zts6mmstv265_in;
    wire [63:0] lshl63_uid2225_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] r0SubRangeLeft63_uid2226_i_unnamed_k0_zts6mmstv265_in;
    wire [0:0] r0SubRangeLeft63_uid2226_i_unnamed_k0_zts6mmstv265_b;
    wire [63:0] rIteriMuxFirst63_uid2228_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] r63_uid2229_i_unnamed_k0_zts6mmstv265_s;
    reg [63:0] r63_uid2229_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] q63_uid2230_i_unnamed_k0_zts6mmstv265_qi;
    reg [0:0] q63_uid2230_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] lshl1_uid2232_i_unnamed_k0_zts6mmstv265_q;
    wire [1:0] dSubChunkLow62_uid2233_i_unnamed_k0_zts6mmstv265_in;
    wire [1:0] dSubChunkLow62_uid2233_i_unnamed_k0_zts6mmstv265_b;
    wire [1:0] nSubChunkLow62_uid2234_i_unnamed_k0_zts6mmstv265_in;
    wire [1:0] nSubChunkLow62_uid2234_i_unnamed_k0_zts6mmstv265_b;
    wire [2:0] r0Sub62_uid2235_i_unnamed_k0_zts6mmstv265_a;
    wire [2:0] r0Sub62_uid2235_i_unnamed_k0_zts6mmstv265_b;
    logic [2:0] r0Sub62_uid2235_i_unnamed_k0_zts6mmstv265_o;
    wire [2:0] r0Sub62_uid2235_i_unnamed_k0_zts6mmstv265_q;
    wire [61:0] topBitsDOR62_uid2236_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] topBitsDOR_uid2237_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] cond62_uid2238_i_unnamed_k0_zts6mmstv265_in;
    wire [0:0] cond62_uid2238_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] opSign62_uid2239_i_unnamed_k0_zts6mmstv265_q;
    wire [63:0] lshl62_uid2240_i_unnamed_k0_zts6mmstv265_in;
    wire [63:0] lshl62_uid2240_i_unnamed_k0_zts6mmstv265_b;
    wire [1:0] r0SubRangeLeft62_uid2241_i_unnamed_k0_zts6mmstv265_in;
    wire [1:0] r0SubRangeLeft62_uid2241_i_unnamed_k0_zts6mmstv265_b;
    wire [63:0] rIteriMuxFirst62_uid2243_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] r62_uid2244_i_unnamed_k0_zts6mmstv265_s;
    reg [63:0] r62_uid2244_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] q62_uid2245_i_unnamed_k0_zts6mmstv265_qi;
    reg [0:0] q62_uid2245_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] lshl1_uid2247_i_unnamed_k0_zts6mmstv265_q;
    wire [2:0] dSubChunkLow61_uid2248_i_unnamed_k0_zts6mmstv265_in;
    wire [2:0] dSubChunkLow61_uid2248_i_unnamed_k0_zts6mmstv265_b;
    wire [2:0] nSubChunkLow61_uid2249_i_unnamed_k0_zts6mmstv265_in;
    wire [2:0] nSubChunkLow61_uid2249_i_unnamed_k0_zts6mmstv265_b;
    wire [3:0] r0Sub61_uid2250_i_unnamed_k0_zts6mmstv265_a;
    wire [3:0] r0Sub61_uid2250_i_unnamed_k0_zts6mmstv265_b;
    logic [3:0] r0Sub61_uid2250_i_unnamed_k0_zts6mmstv265_o;
    wire [3:0] r0Sub61_uid2250_i_unnamed_k0_zts6mmstv265_q;
    wire [60:0] topBitsDOR61_uid2251_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] topBitsDOR_uid2252_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] cond61_uid2253_i_unnamed_k0_zts6mmstv265_in;
    wire [0:0] cond61_uid2253_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] opSign61_uid2254_i_unnamed_k0_zts6mmstv265_q;
    wire [63:0] lshl61_uid2255_i_unnamed_k0_zts6mmstv265_in;
    wire [63:0] lshl61_uid2255_i_unnamed_k0_zts6mmstv265_b;
    wire [2:0] r0SubRangeLeft61_uid2256_i_unnamed_k0_zts6mmstv265_in;
    wire [2:0] r0SubRangeLeft61_uid2256_i_unnamed_k0_zts6mmstv265_b;
    wire [63:0] rIteriMuxFirst61_uid2258_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] r61_uid2259_i_unnamed_k0_zts6mmstv265_s;
    reg [63:0] r61_uid2259_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] q61_uid2260_i_unnamed_k0_zts6mmstv265_qi;
    reg [0:0] q61_uid2260_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] lshl1_uid2262_i_unnamed_k0_zts6mmstv265_q;
    wire [3:0] dSubChunkLow60_uid2263_i_unnamed_k0_zts6mmstv265_in;
    wire [3:0] dSubChunkLow60_uid2263_i_unnamed_k0_zts6mmstv265_b;
    wire [3:0] nSubChunkLow60_uid2264_i_unnamed_k0_zts6mmstv265_in;
    wire [3:0] nSubChunkLow60_uid2264_i_unnamed_k0_zts6mmstv265_b;
    wire [4:0] r0Sub60_uid2265_i_unnamed_k0_zts6mmstv265_a;
    wire [4:0] r0Sub60_uid2265_i_unnamed_k0_zts6mmstv265_b;
    logic [4:0] r0Sub60_uid2265_i_unnamed_k0_zts6mmstv265_o;
    wire [4:0] r0Sub60_uid2265_i_unnamed_k0_zts6mmstv265_q;
    wire [59:0] topBitsDOR60_uid2266_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] topBitsDOR_uid2267_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] cond60_uid2268_i_unnamed_k0_zts6mmstv265_in;
    wire [0:0] cond60_uid2268_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] opSign60_uid2269_i_unnamed_k0_zts6mmstv265_q;
    wire [63:0] lshl60_uid2270_i_unnamed_k0_zts6mmstv265_in;
    wire [63:0] lshl60_uid2270_i_unnamed_k0_zts6mmstv265_b;
    wire [3:0] r0SubRangeLeft60_uid2271_i_unnamed_k0_zts6mmstv265_in;
    wire [3:0] r0SubRangeLeft60_uid2271_i_unnamed_k0_zts6mmstv265_b;
    wire [63:0] rIteriMuxFirst60_uid2273_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] r60_uid2274_i_unnamed_k0_zts6mmstv265_s;
    reg [63:0] r60_uid2274_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] q60_uid2275_i_unnamed_k0_zts6mmstv265_qi;
    reg [0:0] q60_uid2275_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] lshl1_uid2277_i_unnamed_k0_zts6mmstv265_q;
    wire [4:0] dSubChunkLow59_uid2278_i_unnamed_k0_zts6mmstv265_in;
    wire [4:0] dSubChunkLow59_uid2278_i_unnamed_k0_zts6mmstv265_b;
    wire [4:0] nSubChunkLow59_uid2279_i_unnamed_k0_zts6mmstv265_in;
    wire [4:0] nSubChunkLow59_uid2279_i_unnamed_k0_zts6mmstv265_b;
    wire [5:0] r0Sub59_uid2280_i_unnamed_k0_zts6mmstv265_a;
    wire [5:0] r0Sub59_uid2280_i_unnamed_k0_zts6mmstv265_b;
    logic [5:0] r0Sub59_uid2280_i_unnamed_k0_zts6mmstv265_o;
    wire [5:0] r0Sub59_uid2280_i_unnamed_k0_zts6mmstv265_q;
    wire [58:0] topBitsDOR59_uid2281_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] topBitsDOR_uid2282_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] cond59_uid2283_i_unnamed_k0_zts6mmstv265_in;
    wire [0:0] cond59_uid2283_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] opSign59_uid2284_i_unnamed_k0_zts6mmstv265_q;
    wire [63:0] lshl59_uid2285_i_unnamed_k0_zts6mmstv265_in;
    wire [63:0] lshl59_uid2285_i_unnamed_k0_zts6mmstv265_b;
    wire [4:0] r0SubRangeLeft59_uid2286_i_unnamed_k0_zts6mmstv265_in;
    wire [4:0] r0SubRangeLeft59_uid2286_i_unnamed_k0_zts6mmstv265_b;
    wire [63:0] rIteriMuxFirst59_uid2288_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] r59_uid2289_i_unnamed_k0_zts6mmstv265_s;
    reg [63:0] r59_uid2289_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] q59_uid2290_i_unnamed_k0_zts6mmstv265_qi;
    reg [0:0] q59_uid2290_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] lshl1_uid2292_i_unnamed_k0_zts6mmstv265_q;
    wire [5:0] dSubChunkLow58_uid2293_i_unnamed_k0_zts6mmstv265_in;
    wire [5:0] dSubChunkLow58_uid2293_i_unnamed_k0_zts6mmstv265_b;
    wire [5:0] nSubChunkLow58_uid2294_i_unnamed_k0_zts6mmstv265_in;
    wire [5:0] nSubChunkLow58_uid2294_i_unnamed_k0_zts6mmstv265_b;
    wire [6:0] r0Sub58_uid2295_i_unnamed_k0_zts6mmstv265_a;
    wire [6:0] r0Sub58_uid2295_i_unnamed_k0_zts6mmstv265_b;
    logic [6:0] r0Sub58_uid2295_i_unnamed_k0_zts6mmstv265_o;
    wire [6:0] r0Sub58_uid2295_i_unnamed_k0_zts6mmstv265_q;
    wire [57:0] topBitsDOR58_uid2296_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] topBitsDOR_uid2297_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] cond58_uid2298_i_unnamed_k0_zts6mmstv265_in;
    wire [0:0] cond58_uid2298_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] opSign58_uid2299_i_unnamed_k0_zts6mmstv265_q;
    wire [63:0] lshl58_uid2300_i_unnamed_k0_zts6mmstv265_in;
    wire [63:0] lshl58_uid2300_i_unnamed_k0_zts6mmstv265_b;
    wire [5:0] r0SubRangeLeft58_uid2301_i_unnamed_k0_zts6mmstv265_in;
    wire [5:0] r0SubRangeLeft58_uid2301_i_unnamed_k0_zts6mmstv265_b;
    wire [63:0] rIteriMuxFirst58_uid2303_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] r58_uid2304_i_unnamed_k0_zts6mmstv265_s;
    reg [63:0] r58_uid2304_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] q58_uid2305_i_unnamed_k0_zts6mmstv265_qi;
    reg [0:0] q58_uid2305_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] lshl1_uid2307_i_unnamed_k0_zts6mmstv265_q;
    wire [6:0] dSubChunkLow57_uid2308_i_unnamed_k0_zts6mmstv265_in;
    wire [6:0] dSubChunkLow57_uid2308_i_unnamed_k0_zts6mmstv265_b;
    wire [6:0] nSubChunkLow57_uid2309_i_unnamed_k0_zts6mmstv265_in;
    wire [6:0] nSubChunkLow57_uid2309_i_unnamed_k0_zts6mmstv265_b;
    wire [7:0] r0Sub57_uid2310_i_unnamed_k0_zts6mmstv265_a;
    wire [7:0] r0Sub57_uid2310_i_unnamed_k0_zts6mmstv265_b;
    logic [7:0] r0Sub57_uid2310_i_unnamed_k0_zts6mmstv265_o;
    wire [7:0] r0Sub57_uid2310_i_unnamed_k0_zts6mmstv265_q;
    wire [56:0] topBitsDOR57_uid2311_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] topBitsDOR_uid2312_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] cond57_uid2313_i_unnamed_k0_zts6mmstv265_in;
    wire [0:0] cond57_uid2313_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] opSign57_uid2314_i_unnamed_k0_zts6mmstv265_q;
    wire [63:0] lshl57_uid2315_i_unnamed_k0_zts6mmstv265_in;
    wire [63:0] lshl57_uid2315_i_unnamed_k0_zts6mmstv265_b;
    wire [6:0] r0SubRangeLeft57_uid2316_i_unnamed_k0_zts6mmstv265_in;
    wire [6:0] r0SubRangeLeft57_uid2316_i_unnamed_k0_zts6mmstv265_b;
    wire [63:0] rIteriMuxFirst57_uid2318_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] r57_uid2319_i_unnamed_k0_zts6mmstv265_s;
    reg [63:0] r57_uid2319_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] q57_uid2320_i_unnamed_k0_zts6mmstv265_qi;
    reg [0:0] q57_uid2320_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] lshl1_uid2322_i_unnamed_k0_zts6mmstv265_q;
    wire [7:0] dSubChunkLow56_uid2323_i_unnamed_k0_zts6mmstv265_in;
    wire [7:0] dSubChunkLow56_uid2323_i_unnamed_k0_zts6mmstv265_b;
    wire [7:0] nSubChunkLow56_uid2324_i_unnamed_k0_zts6mmstv265_in;
    wire [7:0] nSubChunkLow56_uid2324_i_unnamed_k0_zts6mmstv265_b;
    wire [8:0] r0Sub56_uid2325_i_unnamed_k0_zts6mmstv265_a;
    wire [8:0] r0Sub56_uid2325_i_unnamed_k0_zts6mmstv265_b;
    logic [8:0] r0Sub56_uid2325_i_unnamed_k0_zts6mmstv265_o;
    wire [8:0] r0Sub56_uid2325_i_unnamed_k0_zts6mmstv265_q;
    wire [55:0] topBitsDOR56_uid2326_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] topBitsDOR_uid2327_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] cond56_uid2328_i_unnamed_k0_zts6mmstv265_in;
    wire [0:0] cond56_uid2328_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] opSign56_uid2329_i_unnamed_k0_zts6mmstv265_q;
    wire [63:0] lshl56_uid2330_i_unnamed_k0_zts6mmstv265_in;
    wire [63:0] lshl56_uid2330_i_unnamed_k0_zts6mmstv265_b;
    wire [7:0] r0SubRangeLeft56_uid2331_i_unnamed_k0_zts6mmstv265_in;
    wire [7:0] r0SubRangeLeft56_uid2331_i_unnamed_k0_zts6mmstv265_b;
    wire [63:0] rIteriMuxFirst56_uid2333_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] r56_uid2334_i_unnamed_k0_zts6mmstv265_s;
    reg [63:0] r56_uid2334_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] q56_uid2335_i_unnamed_k0_zts6mmstv265_qi;
    reg [0:0] q56_uid2335_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] lshl1_uid2337_i_unnamed_k0_zts6mmstv265_q;
    wire [8:0] dSubChunkLow55_uid2338_i_unnamed_k0_zts6mmstv265_in;
    wire [8:0] dSubChunkLow55_uid2338_i_unnamed_k0_zts6mmstv265_b;
    wire [8:0] nSubChunkLow55_uid2339_i_unnamed_k0_zts6mmstv265_in;
    wire [8:0] nSubChunkLow55_uid2339_i_unnamed_k0_zts6mmstv265_b;
    wire [9:0] r0Sub55_uid2340_i_unnamed_k0_zts6mmstv265_a;
    wire [9:0] r0Sub55_uid2340_i_unnamed_k0_zts6mmstv265_b;
    logic [9:0] r0Sub55_uid2340_i_unnamed_k0_zts6mmstv265_o;
    wire [9:0] r0Sub55_uid2340_i_unnamed_k0_zts6mmstv265_q;
    wire [54:0] topBitsDOR55_uid2341_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] topBitsDOR_uid2342_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] cond55_uid2343_i_unnamed_k0_zts6mmstv265_in;
    wire [0:0] cond55_uid2343_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] opSign55_uid2344_i_unnamed_k0_zts6mmstv265_q;
    wire [63:0] lshl55_uid2345_i_unnamed_k0_zts6mmstv265_in;
    wire [63:0] lshl55_uid2345_i_unnamed_k0_zts6mmstv265_b;
    wire [8:0] r0SubRangeLeft55_uid2346_i_unnamed_k0_zts6mmstv265_in;
    wire [8:0] r0SubRangeLeft55_uid2346_i_unnamed_k0_zts6mmstv265_b;
    wire [63:0] rIteriMuxFirst55_uid2348_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] r55_uid2349_i_unnamed_k0_zts6mmstv265_s;
    reg [63:0] r55_uid2349_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] q55_uid2350_i_unnamed_k0_zts6mmstv265_qi;
    reg [0:0] q55_uid2350_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] lshl1_uid2352_i_unnamed_k0_zts6mmstv265_q;
    wire [9:0] dSubChunkLow54_uid2353_i_unnamed_k0_zts6mmstv265_in;
    wire [9:0] dSubChunkLow54_uid2353_i_unnamed_k0_zts6mmstv265_b;
    wire [9:0] nSubChunkLow54_uid2354_i_unnamed_k0_zts6mmstv265_in;
    wire [9:0] nSubChunkLow54_uid2354_i_unnamed_k0_zts6mmstv265_b;
    wire [10:0] r0Sub54_uid2355_i_unnamed_k0_zts6mmstv265_a;
    wire [10:0] r0Sub54_uid2355_i_unnamed_k0_zts6mmstv265_b;
    logic [10:0] r0Sub54_uid2355_i_unnamed_k0_zts6mmstv265_o;
    wire [10:0] r0Sub54_uid2355_i_unnamed_k0_zts6mmstv265_q;
    wire [53:0] topBitsDOR54_uid2356_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] topBitsDOR_uid2357_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] cond54_uid2358_i_unnamed_k0_zts6mmstv265_in;
    wire [0:0] cond54_uid2358_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] opSign54_uid2359_i_unnamed_k0_zts6mmstv265_q;
    wire [63:0] lshl54_uid2360_i_unnamed_k0_zts6mmstv265_in;
    wire [63:0] lshl54_uid2360_i_unnamed_k0_zts6mmstv265_b;
    wire [9:0] r0SubRangeLeft54_uid2361_i_unnamed_k0_zts6mmstv265_in;
    wire [9:0] r0SubRangeLeft54_uid2361_i_unnamed_k0_zts6mmstv265_b;
    wire [63:0] rIteriMuxFirst54_uid2363_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] r54_uid2364_i_unnamed_k0_zts6mmstv265_s;
    reg [63:0] r54_uid2364_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] q54_uid2365_i_unnamed_k0_zts6mmstv265_qi;
    reg [0:0] q54_uid2365_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] lshl1_uid2367_i_unnamed_k0_zts6mmstv265_q;
    wire [10:0] dSubChunkLow53_uid2368_i_unnamed_k0_zts6mmstv265_in;
    wire [10:0] dSubChunkLow53_uid2368_i_unnamed_k0_zts6mmstv265_b;
    wire [10:0] nSubChunkLow53_uid2369_i_unnamed_k0_zts6mmstv265_in;
    wire [10:0] nSubChunkLow53_uid2369_i_unnamed_k0_zts6mmstv265_b;
    wire [11:0] r0Sub53_uid2370_i_unnamed_k0_zts6mmstv265_a;
    wire [11:0] r0Sub53_uid2370_i_unnamed_k0_zts6mmstv265_b;
    logic [11:0] r0Sub53_uid2370_i_unnamed_k0_zts6mmstv265_o;
    wire [11:0] r0Sub53_uid2370_i_unnamed_k0_zts6mmstv265_q;
    wire [52:0] topBitsDOR53_uid2371_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] topBitsDOR_uid2372_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] cond53_uid2373_i_unnamed_k0_zts6mmstv265_in;
    wire [0:0] cond53_uid2373_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] opSign53_uid2374_i_unnamed_k0_zts6mmstv265_q;
    wire [63:0] lshl53_uid2375_i_unnamed_k0_zts6mmstv265_in;
    wire [63:0] lshl53_uid2375_i_unnamed_k0_zts6mmstv265_b;
    wire [10:0] r0SubRangeLeft53_uid2376_i_unnamed_k0_zts6mmstv265_in;
    wire [10:0] r0SubRangeLeft53_uid2376_i_unnamed_k0_zts6mmstv265_b;
    wire [63:0] rIteriMuxFirst53_uid2378_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] r53_uid2379_i_unnamed_k0_zts6mmstv265_s;
    reg [63:0] r53_uid2379_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] q53_uid2380_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] lshl1_uid2382_i_unnamed_k0_zts6mmstv265_q;
    wire [11:0] dSubChunkLow52_uid2383_i_unnamed_k0_zts6mmstv265_in;
    wire [11:0] dSubChunkLow52_uid2383_i_unnamed_k0_zts6mmstv265_b;
    wire [11:0] nSubChunkLow52_uid2384_i_unnamed_k0_zts6mmstv265_in;
    wire [11:0] nSubChunkLow52_uid2384_i_unnamed_k0_zts6mmstv265_b;
    wire [12:0] r0Sub52_uid2385_i_unnamed_k0_zts6mmstv265_a;
    wire [12:0] r0Sub52_uid2385_i_unnamed_k0_zts6mmstv265_b;
    logic [12:0] r0Sub52_uid2385_i_unnamed_k0_zts6mmstv265_o;
    wire [12:0] r0Sub52_uid2385_i_unnamed_k0_zts6mmstv265_q;
    wire [51:0] topBitsDOR52_uid2386_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] topBitsDOR_uid2387_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] cond52_uid2388_i_unnamed_k0_zts6mmstv265_in;
    wire [0:0] cond52_uid2388_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] opSign52_uid2389_i_unnamed_k0_zts6mmstv265_q;
    wire [63:0] lshl52_uid2390_i_unnamed_k0_zts6mmstv265_in;
    wire [63:0] lshl52_uid2390_i_unnamed_k0_zts6mmstv265_b;
    wire [11:0] r0SubRangeLeft52_uid2391_i_unnamed_k0_zts6mmstv265_in;
    wire [11:0] r0SubRangeLeft52_uid2391_i_unnamed_k0_zts6mmstv265_b;
    wire [63:0] rIteriMuxFirst52_uid2393_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] r52_uid2394_i_unnamed_k0_zts6mmstv265_s;
    reg [63:0] r52_uid2394_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] q52_uid2395_i_unnamed_k0_zts6mmstv265_qi;
    reg [0:0] q52_uid2395_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] lshl1_uid2397_i_unnamed_k0_zts6mmstv265_q;
    wire [12:0] dSubChunkLow51_uid2398_i_unnamed_k0_zts6mmstv265_in;
    wire [12:0] dSubChunkLow51_uid2398_i_unnamed_k0_zts6mmstv265_b;
    wire [12:0] nSubChunkLow51_uid2399_i_unnamed_k0_zts6mmstv265_in;
    wire [12:0] nSubChunkLow51_uid2399_i_unnamed_k0_zts6mmstv265_b;
    wire [13:0] r0Sub51_uid2400_i_unnamed_k0_zts6mmstv265_a;
    wire [13:0] r0Sub51_uid2400_i_unnamed_k0_zts6mmstv265_b;
    logic [13:0] r0Sub51_uid2400_i_unnamed_k0_zts6mmstv265_o;
    wire [13:0] r0Sub51_uid2400_i_unnamed_k0_zts6mmstv265_q;
    wire [50:0] topBitsDOR51_uid2401_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] topBitsDOR_uid2402_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] cond51_uid2403_i_unnamed_k0_zts6mmstv265_in;
    wire [0:0] cond51_uid2403_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] opSign51_uid2404_i_unnamed_k0_zts6mmstv265_q;
    wire [63:0] lshl51_uid2405_i_unnamed_k0_zts6mmstv265_in;
    wire [63:0] lshl51_uid2405_i_unnamed_k0_zts6mmstv265_b;
    wire [12:0] r0SubRangeLeft51_uid2406_i_unnamed_k0_zts6mmstv265_in;
    wire [12:0] r0SubRangeLeft51_uid2406_i_unnamed_k0_zts6mmstv265_b;
    wire [63:0] rIteriMuxFirst51_uid2408_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] r51_uid2409_i_unnamed_k0_zts6mmstv265_s;
    reg [63:0] r51_uid2409_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] q51_uid2410_i_unnamed_k0_zts6mmstv265_qi;
    reg [0:0] q51_uid2410_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] lshl1_uid2412_i_unnamed_k0_zts6mmstv265_q;
    wire [13:0] dSubChunkLow50_uid2413_i_unnamed_k0_zts6mmstv265_in;
    wire [13:0] dSubChunkLow50_uid2413_i_unnamed_k0_zts6mmstv265_b;
    wire [13:0] nSubChunkLow50_uid2414_i_unnamed_k0_zts6mmstv265_in;
    wire [13:0] nSubChunkLow50_uid2414_i_unnamed_k0_zts6mmstv265_b;
    wire [14:0] r0Sub50_uid2415_i_unnamed_k0_zts6mmstv265_a;
    wire [14:0] r0Sub50_uid2415_i_unnamed_k0_zts6mmstv265_b;
    logic [14:0] r0Sub50_uid2415_i_unnamed_k0_zts6mmstv265_o;
    wire [14:0] r0Sub50_uid2415_i_unnamed_k0_zts6mmstv265_q;
    wire [49:0] topBitsDOR50_uid2416_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] topBitsDOR_uid2417_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] cond50_uid2418_i_unnamed_k0_zts6mmstv265_in;
    wire [0:0] cond50_uid2418_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] opSign50_uid2419_i_unnamed_k0_zts6mmstv265_q;
    wire [63:0] lshl50_uid2420_i_unnamed_k0_zts6mmstv265_in;
    wire [63:0] lshl50_uid2420_i_unnamed_k0_zts6mmstv265_b;
    wire [13:0] r0SubRangeLeft50_uid2421_i_unnamed_k0_zts6mmstv265_in;
    wire [13:0] r0SubRangeLeft50_uid2421_i_unnamed_k0_zts6mmstv265_b;
    wire [63:0] rIteriMuxFirst50_uid2423_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] r50_uid2424_i_unnamed_k0_zts6mmstv265_s;
    reg [63:0] r50_uid2424_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] q50_uid2425_i_unnamed_k0_zts6mmstv265_qi;
    reg [0:0] q50_uid2425_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] lshl1_uid2427_i_unnamed_k0_zts6mmstv265_q;
    wire [14:0] dSubChunkLow49_uid2428_i_unnamed_k0_zts6mmstv265_in;
    wire [14:0] dSubChunkLow49_uid2428_i_unnamed_k0_zts6mmstv265_b;
    wire [14:0] nSubChunkLow49_uid2429_i_unnamed_k0_zts6mmstv265_in;
    wire [14:0] nSubChunkLow49_uid2429_i_unnamed_k0_zts6mmstv265_b;
    wire [15:0] r0Sub49_uid2430_i_unnamed_k0_zts6mmstv265_a;
    wire [15:0] r0Sub49_uid2430_i_unnamed_k0_zts6mmstv265_b;
    logic [15:0] r0Sub49_uid2430_i_unnamed_k0_zts6mmstv265_o;
    wire [15:0] r0Sub49_uid2430_i_unnamed_k0_zts6mmstv265_q;
    wire [48:0] topBitsDOR49_uid2431_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] topBitsDOR_uid2432_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] cond49_uid2433_i_unnamed_k0_zts6mmstv265_in;
    wire [0:0] cond49_uid2433_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] opSign49_uid2434_i_unnamed_k0_zts6mmstv265_q;
    wire [63:0] lshl49_uid2435_i_unnamed_k0_zts6mmstv265_in;
    wire [63:0] lshl49_uid2435_i_unnamed_k0_zts6mmstv265_b;
    wire [14:0] r0SubRangeLeft49_uid2436_i_unnamed_k0_zts6mmstv265_in;
    wire [14:0] r0SubRangeLeft49_uid2436_i_unnamed_k0_zts6mmstv265_b;
    wire [63:0] rIteriMuxFirst49_uid2438_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] r49_uid2439_i_unnamed_k0_zts6mmstv265_s;
    reg [63:0] r49_uid2439_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] q49_uid2440_i_unnamed_k0_zts6mmstv265_qi;
    reg [0:0] q49_uid2440_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] lshl1_uid2442_i_unnamed_k0_zts6mmstv265_q;
    wire [15:0] dSubChunkLow48_uid2443_i_unnamed_k0_zts6mmstv265_in;
    wire [15:0] dSubChunkLow48_uid2443_i_unnamed_k0_zts6mmstv265_b;
    wire [15:0] nSubChunkLow48_uid2444_i_unnamed_k0_zts6mmstv265_in;
    wire [15:0] nSubChunkLow48_uid2444_i_unnamed_k0_zts6mmstv265_b;
    wire [16:0] r0Sub48_uid2445_i_unnamed_k0_zts6mmstv265_a;
    wire [16:0] r0Sub48_uid2445_i_unnamed_k0_zts6mmstv265_b;
    logic [16:0] r0Sub48_uid2445_i_unnamed_k0_zts6mmstv265_o;
    wire [16:0] r0Sub48_uid2445_i_unnamed_k0_zts6mmstv265_q;
    wire [47:0] topBitsDOR48_uid2446_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] topBitsDOR_uid2447_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] cond48_uid2448_i_unnamed_k0_zts6mmstv265_in;
    wire [0:0] cond48_uid2448_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] opSign48_uid2449_i_unnamed_k0_zts6mmstv265_q;
    wire [63:0] lshl48_uid2450_i_unnamed_k0_zts6mmstv265_in;
    wire [63:0] lshl48_uid2450_i_unnamed_k0_zts6mmstv265_b;
    wire [15:0] r0SubRangeLeft48_uid2451_i_unnamed_k0_zts6mmstv265_in;
    wire [15:0] r0SubRangeLeft48_uid2451_i_unnamed_k0_zts6mmstv265_b;
    wire [63:0] rIteriMuxFirst48_uid2453_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] r48_uid2454_i_unnamed_k0_zts6mmstv265_s;
    reg [63:0] r48_uid2454_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] q48_uid2455_i_unnamed_k0_zts6mmstv265_qi;
    reg [0:0] q48_uid2455_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] lshl1_uid2457_i_unnamed_k0_zts6mmstv265_q;
    wire [16:0] dSubChunkLow47_uid2458_i_unnamed_k0_zts6mmstv265_in;
    wire [16:0] dSubChunkLow47_uid2458_i_unnamed_k0_zts6mmstv265_b;
    wire [16:0] nSubChunkLow47_uid2459_i_unnamed_k0_zts6mmstv265_in;
    wire [16:0] nSubChunkLow47_uid2459_i_unnamed_k0_zts6mmstv265_b;
    wire [17:0] r0Sub47_uid2460_i_unnamed_k0_zts6mmstv265_a;
    wire [17:0] r0Sub47_uid2460_i_unnamed_k0_zts6mmstv265_b;
    logic [17:0] r0Sub47_uid2460_i_unnamed_k0_zts6mmstv265_o;
    wire [17:0] r0Sub47_uid2460_i_unnamed_k0_zts6mmstv265_q;
    wire [46:0] topBitsDOR47_uid2461_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] topBitsDOR_uid2462_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] cond47_uid2463_i_unnamed_k0_zts6mmstv265_in;
    wire [0:0] cond47_uid2463_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] opSign47_uid2464_i_unnamed_k0_zts6mmstv265_q;
    wire [63:0] lshl47_uid2465_i_unnamed_k0_zts6mmstv265_in;
    wire [63:0] lshl47_uid2465_i_unnamed_k0_zts6mmstv265_b;
    wire [16:0] r0SubRangeLeft47_uid2466_i_unnamed_k0_zts6mmstv265_in;
    wire [16:0] r0SubRangeLeft47_uid2466_i_unnamed_k0_zts6mmstv265_b;
    wire [63:0] rIteriMuxFirst47_uid2468_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] r47_uid2469_i_unnamed_k0_zts6mmstv265_s;
    reg [63:0] r47_uid2469_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] q47_uid2470_i_unnamed_k0_zts6mmstv265_qi;
    reg [0:0] q47_uid2470_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] lshl1_uid2472_i_unnamed_k0_zts6mmstv265_q;
    wire [17:0] dSubChunkLow46_uid2473_i_unnamed_k0_zts6mmstv265_in;
    wire [17:0] dSubChunkLow46_uid2473_i_unnamed_k0_zts6mmstv265_b;
    wire [17:0] nSubChunkLow46_uid2474_i_unnamed_k0_zts6mmstv265_in;
    wire [17:0] nSubChunkLow46_uid2474_i_unnamed_k0_zts6mmstv265_b;
    wire [18:0] r0Sub46_uid2475_i_unnamed_k0_zts6mmstv265_a;
    wire [18:0] r0Sub46_uid2475_i_unnamed_k0_zts6mmstv265_b;
    logic [18:0] r0Sub46_uid2475_i_unnamed_k0_zts6mmstv265_o;
    wire [18:0] r0Sub46_uid2475_i_unnamed_k0_zts6mmstv265_q;
    wire [45:0] topBitsDOR46_uid2476_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] topBitsDOR_uid2477_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] cond46_uid2478_i_unnamed_k0_zts6mmstv265_in;
    wire [0:0] cond46_uid2478_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] opSign46_uid2479_i_unnamed_k0_zts6mmstv265_q;
    wire [63:0] lshl46_uid2480_i_unnamed_k0_zts6mmstv265_in;
    wire [63:0] lshl46_uid2480_i_unnamed_k0_zts6mmstv265_b;
    wire [17:0] r0SubRangeLeft46_uid2481_i_unnamed_k0_zts6mmstv265_in;
    wire [17:0] r0SubRangeLeft46_uid2481_i_unnamed_k0_zts6mmstv265_b;
    wire [63:0] rIteriMuxFirst46_uid2483_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] r46_uid2484_i_unnamed_k0_zts6mmstv265_s;
    reg [63:0] r46_uid2484_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] q46_uid2485_i_unnamed_k0_zts6mmstv265_qi;
    reg [0:0] q46_uid2485_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] lshl1_uid2487_i_unnamed_k0_zts6mmstv265_q;
    wire [18:0] dSubChunkLow45_uid2488_i_unnamed_k0_zts6mmstv265_in;
    wire [18:0] dSubChunkLow45_uid2488_i_unnamed_k0_zts6mmstv265_b;
    wire [18:0] nSubChunkLow45_uid2489_i_unnamed_k0_zts6mmstv265_in;
    wire [18:0] nSubChunkLow45_uid2489_i_unnamed_k0_zts6mmstv265_b;
    wire [19:0] r0Sub45_uid2490_i_unnamed_k0_zts6mmstv265_a;
    wire [19:0] r0Sub45_uid2490_i_unnamed_k0_zts6mmstv265_b;
    logic [19:0] r0Sub45_uid2490_i_unnamed_k0_zts6mmstv265_o;
    wire [19:0] r0Sub45_uid2490_i_unnamed_k0_zts6mmstv265_q;
    wire [44:0] topBitsDOR45_uid2491_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] topBitsDOR_uid2492_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] cond45_uid2493_i_unnamed_k0_zts6mmstv265_in;
    wire [0:0] cond45_uid2493_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] opSign45_uid2494_i_unnamed_k0_zts6mmstv265_q;
    wire [63:0] lshl45_uid2495_i_unnamed_k0_zts6mmstv265_in;
    wire [63:0] lshl45_uid2495_i_unnamed_k0_zts6mmstv265_b;
    wire [18:0] r0SubRangeLeft45_uid2496_i_unnamed_k0_zts6mmstv265_in;
    wire [18:0] r0SubRangeLeft45_uid2496_i_unnamed_k0_zts6mmstv265_b;
    wire [63:0] rIteriMuxFirst45_uid2498_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] r45_uid2499_i_unnamed_k0_zts6mmstv265_s;
    reg [63:0] r45_uid2499_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] q45_uid2500_i_unnamed_k0_zts6mmstv265_qi;
    reg [0:0] q45_uid2500_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] lshl1_uid2502_i_unnamed_k0_zts6mmstv265_q;
    wire [19:0] dSubChunkLow44_uid2503_i_unnamed_k0_zts6mmstv265_in;
    wire [19:0] dSubChunkLow44_uid2503_i_unnamed_k0_zts6mmstv265_b;
    wire [19:0] nSubChunkLow44_uid2504_i_unnamed_k0_zts6mmstv265_in;
    wire [19:0] nSubChunkLow44_uid2504_i_unnamed_k0_zts6mmstv265_b;
    wire [20:0] r0Sub44_uid2505_i_unnamed_k0_zts6mmstv265_a;
    wire [20:0] r0Sub44_uid2505_i_unnamed_k0_zts6mmstv265_b;
    logic [20:0] r0Sub44_uid2505_i_unnamed_k0_zts6mmstv265_o;
    wire [20:0] r0Sub44_uid2505_i_unnamed_k0_zts6mmstv265_q;
    wire [43:0] topBitsDOR44_uid2506_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] topBitsDOR_uid2507_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] cond44_uid2508_i_unnamed_k0_zts6mmstv265_in;
    wire [0:0] cond44_uid2508_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] opSign44_uid2509_i_unnamed_k0_zts6mmstv265_q;
    wire [63:0] lshl44_uid2510_i_unnamed_k0_zts6mmstv265_in;
    wire [63:0] lshl44_uid2510_i_unnamed_k0_zts6mmstv265_b;
    wire [19:0] r0SubRangeLeft44_uid2511_i_unnamed_k0_zts6mmstv265_in;
    wire [19:0] r0SubRangeLeft44_uid2511_i_unnamed_k0_zts6mmstv265_b;
    wire [63:0] rIteriMuxFirst44_uid2513_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] r44_uid2514_i_unnamed_k0_zts6mmstv265_s;
    reg [63:0] r44_uid2514_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] q44_uid2515_i_unnamed_k0_zts6mmstv265_qi;
    reg [0:0] q44_uid2515_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] lshl1_uid2517_i_unnamed_k0_zts6mmstv265_q;
    wire [20:0] dSubChunkLow43_uid2518_i_unnamed_k0_zts6mmstv265_in;
    wire [20:0] dSubChunkLow43_uid2518_i_unnamed_k0_zts6mmstv265_b;
    wire [20:0] nSubChunkLow43_uid2519_i_unnamed_k0_zts6mmstv265_in;
    wire [20:0] nSubChunkLow43_uid2519_i_unnamed_k0_zts6mmstv265_b;
    wire [21:0] r0Sub43_uid2520_i_unnamed_k0_zts6mmstv265_a;
    wire [21:0] r0Sub43_uid2520_i_unnamed_k0_zts6mmstv265_b;
    logic [21:0] r0Sub43_uid2520_i_unnamed_k0_zts6mmstv265_o;
    wire [21:0] r0Sub43_uid2520_i_unnamed_k0_zts6mmstv265_q;
    wire [42:0] topBitsDOR43_uid2521_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] topBitsDOR_uid2522_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] cond43_uid2523_i_unnamed_k0_zts6mmstv265_in;
    wire [0:0] cond43_uid2523_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] opSign43_uid2524_i_unnamed_k0_zts6mmstv265_q;
    wire [63:0] lshl43_uid2525_i_unnamed_k0_zts6mmstv265_in;
    wire [63:0] lshl43_uid2525_i_unnamed_k0_zts6mmstv265_b;
    wire [20:0] r0SubRangeLeft43_uid2526_i_unnamed_k0_zts6mmstv265_in;
    wire [20:0] r0SubRangeLeft43_uid2526_i_unnamed_k0_zts6mmstv265_b;
    wire [63:0] rIteriMuxFirst43_uid2528_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] r43_uid2529_i_unnamed_k0_zts6mmstv265_s;
    reg [63:0] r43_uid2529_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] q43_uid2530_i_unnamed_k0_zts6mmstv265_qi;
    reg [0:0] q43_uid2530_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] lshl1_uid2532_i_unnamed_k0_zts6mmstv265_q;
    wire [21:0] dSubChunkLow42_uid2533_i_unnamed_k0_zts6mmstv265_in;
    wire [21:0] dSubChunkLow42_uid2533_i_unnamed_k0_zts6mmstv265_b;
    wire [21:0] nSubChunkLow42_uid2534_i_unnamed_k0_zts6mmstv265_in;
    wire [21:0] nSubChunkLow42_uid2534_i_unnamed_k0_zts6mmstv265_b;
    wire [22:0] r0Sub42_uid2535_i_unnamed_k0_zts6mmstv265_a;
    wire [22:0] r0Sub42_uid2535_i_unnamed_k0_zts6mmstv265_b;
    logic [22:0] r0Sub42_uid2535_i_unnamed_k0_zts6mmstv265_o;
    wire [22:0] r0Sub42_uid2535_i_unnamed_k0_zts6mmstv265_q;
    wire [41:0] topBitsDOR42_uid2536_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] topBitsDOR_uid2537_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] cond42_uid2538_i_unnamed_k0_zts6mmstv265_in;
    wire [0:0] cond42_uid2538_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] opSign42_uid2539_i_unnamed_k0_zts6mmstv265_q;
    wire [63:0] lshl42_uid2540_i_unnamed_k0_zts6mmstv265_in;
    wire [63:0] lshl42_uid2540_i_unnamed_k0_zts6mmstv265_b;
    wire [21:0] r0SubRangeLeft42_uid2541_i_unnamed_k0_zts6mmstv265_in;
    wire [21:0] r0SubRangeLeft42_uid2541_i_unnamed_k0_zts6mmstv265_b;
    wire [63:0] rIteriMuxFirst42_uid2543_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] r42_uid2544_i_unnamed_k0_zts6mmstv265_s;
    reg [63:0] r42_uid2544_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] q42_uid2545_i_unnamed_k0_zts6mmstv265_qi;
    reg [0:0] q42_uid2545_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] lshl1_uid2547_i_unnamed_k0_zts6mmstv265_q;
    wire [22:0] dSubChunkLow41_uid2548_i_unnamed_k0_zts6mmstv265_in;
    wire [22:0] dSubChunkLow41_uid2548_i_unnamed_k0_zts6mmstv265_b;
    wire [22:0] nSubChunkLow41_uid2549_i_unnamed_k0_zts6mmstv265_in;
    wire [22:0] nSubChunkLow41_uid2549_i_unnamed_k0_zts6mmstv265_b;
    wire [23:0] r0Sub41_uid2550_i_unnamed_k0_zts6mmstv265_a;
    wire [23:0] r0Sub41_uid2550_i_unnamed_k0_zts6mmstv265_b;
    logic [23:0] r0Sub41_uid2550_i_unnamed_k0_zts6mmstv265_o;
    wire [23:0] r0Sub41_uid2550_i_unnamed_k0_zts6mmstv265_q;
    wire [40:0] topBitsDOR41_uid2551_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] topBitsDOR_uid2552_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] cond41_uid2553_i_unnamed_k0_zts6mmstv265_in;
    wire [0:0] cond41_uid2553_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] opSign41_uid2554_i_unnamed_k0_zts6mmstv265_q;
    wire [63:0] lshl41_uid2555_i_unnamed_k0_zts6mmstv265_in;
    wire [63:0] lshl41_uid2555_i_unnamed_k0_zts6mmstv265_b;
    wire [22:0] r0SubRangeLeft41_uid2556_i_unnamed_k0_zts6mmstv265_in;
    wire [22:0] r0SubRangeLeft41_uid2556_i_unnamed_k0_zts6mmstv265_b;
    wire [63:0] rIteriMuxFirst41_uid2558_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] r41_uid2559_i_unnamed_k0_zts6mmstv265_s;
    reg [63:0] r41_uid2559_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] q41_uid2560_i_unnamed_k0_zts6mmstv265_qi;
    reg [0:0] q41_uid2560_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] lshl1_uid2562_i_unnamed_k0_zts6mmstv265_q;
    wire [23:0] dSubChunkLow40_uid2563_i_unnamed_k0_zts6mmstv265_in;
    wire [23:0] dSubChunkLow40_uid2563_i_unnamed_k0_zts6mmstv265_b;
    wire [23:0] nSubChunkLow40_uid2564_i_unnamed_k0_zts6mmstv265_in;
    wire [23:0] nSubChunkLow40_uid2564_i_unnamed_k0_zts6mmstv265_b;
    wire [24:0] r0Sub40_uid2565_i_unnamed_k0_zts6mmstv265_a;
    wire [24:0] r0Sub40_uid2565_i_unnamed_k0_zts6mmstv265_b;
    logic [24:0] r0Sub40_uid2565_i_unnamed_k0_zts6mmstv265_o;
    wire [24:0] r0Sub40_uid2565_i_unnamed_k0_zts6mmstv265_q;
    wire [39:0] topBitsDOR40_uid2566_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] topBitsDOR_uid2567_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] cond40_uid2568_i_unnamed_k0_zts6mmstv265_in;
    wire [0:0] cond40_uid2568_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] opSign40_uid2569_i_unnamed_k0_zts6mmstv265_q;
    wire [63:0] lshl40_uid2570_i_unnamed_k0_zts6mmstv265_in;
    wire [63:0] lshl40_uid2570_i_unnamed_k0_zts6mmstv265_b;
    wire [23:0] r0SubRangeLeft40_uid2571_i_unnamed_k0_zts6mmstv265_in;
    wire [23:0] r0SubRangeLeft40_uid2571_i_unnamed_k0_zts6mmstv265_b;
    wire [63:0] rIteriMuxFirst40_uid2573_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] r40_uid2574_i_unnamed_k0_zts6mmstv265_s;
    reg [63:0] r40_uid2574_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] q40_uid2575_i_unnamed_k0_zts6mmstv265_qi;
    reg [0:0] q40_uid2575_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] lshl1_uid2577_i_unnamed_k0_zts6mmstv265_q;
    wire [24:0] dSubChunkLow39_uid2578_i_unnamed_k0_zts6mmstv265_in;
    wire [24:0] dSubChunkLow39_uid2578_i_unnamed_k0_zts6mmstv265_b;
    wire [24:0] nSubChunkLow39_uid2579_i_unnamed_k0_zts6mmstv265_in;
    wire [24:0] nSubChunkLow39_uid2579_i_unnamed_k0_zts6mmstv265_b;
    wire [25:0] r0Sub39_uid2580_i_unnamed_k0_zts6mmstv265_a;
    wire [25:0] r0Sub39_uid2580_i_unnamed_k0_zts6mmstv265_b;
    logic [25:0] r0Sub39_uid2580_i_unnamed_k0_zts6mmstv265_o;
    wire [25:0] r0Sub39_uid2580_i_unnamed_k0_zts6mmstv265_q;
    wire [38:0] topBitsDOR39_uid2581_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] topBitsDOR_uid2582_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] cond39_uid2583_i_unnamed_k0_zts6mmstv265_in;
    wire [0:0] cond39_uid2583_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] opSign39_uid2584_i_unnamed_k0_zts6mmstv265_q;
    wire [63:0] lshl39_uid2585_i_unnamed_k0_zts6mmstv265_in;
    wire [63:0] lshl39_uid2585_i_unnamed_k0_zts6mmstv265_b;
    wire [24:0] r0SubRangeLeft39_uid2586_i_unnamed_k0_zts6mmstv265_in;
    wire [24:0] r0SubRangeLeft39_uid2586_i_unnamed_k0_zts6mmstv265_b;
    wire [63:0] rIteriMuxFirst39_uid2588_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] r39_uid2589_i_unnamed_k0_zts6mmstv265_s;
    reg [63:0] r39_uid2589_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] q39_uid2590_i_unnamed_k0_zts6mmstv265_qi;
    reg [0:0] q39_uid2590_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] lshl1_uid2592_i_unnamed_k0_zts6mmstv265_q;
    wire [25:0] dSubChunkLow38_uid2593_i_unnamed_k0_zts6mmstv265_in;
    wire [25:0] dSubChunkLow38_uid2593_i_unnamed_k0_zts6mmstv265_b;
    wire [25:0] nSubChunkLow38_uid2594_i_unnamed_k0_zts6mmstv265_in;
    wire [25:0] nSubChunkLow38_uid2594_i_unnamed_k0_zts6mmstv265_b;
    wire [26:0] r0Sub38_uid2595_i_unnamed_k0_zts6mmstv265_a;
    wire [26:0] r0Sub38_uid2595_i_unnamed_k0_zts6mmstv265_b;
    logic [26:0] r0Sub38_uid2595_i_unnamed_k0_zts6mmstv265_o;
    wire [26:0] r0Sub38_uid2595_i_unnamed_k0_zts6mmstv265_q;
    wire [37:0] topBitsDOR38_uid2596_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] topBitsDOR_uid2597_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] cond38_uid2598_i_unnamed_k0_zts6mmstv265_in;
    wire [0:0] cond38_uid2598_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] opSign38_uid2599_i_unnamed_k0_zts6mmstv265_q;
    wire [63:0] lshl38_uid2600_i_unnamed_k0_zts6mmstv265_in;
    wire [63:0] lshl38_uid2600_i_unnamed_k0_zts6mmstv265_b;
    wire [25:0] r0SubRangeLeft38_uid2601_i_unnamed_k0_zts6mmstv265_in;
    wire [25:0] r0SubRangeLeft38_uid2601_i_unnamed_k0_zts6mmstv265_b;
    wire [63:0] rIteriMuxFirst38_uid2603_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] r38_uid2604_i_unnamed_k0_zts6mmstv265_s;
    reg [63:0] r38_uid2604_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] q38_uid2605_i_unnamed_k0_zts6mmstv265_qi;
    reg [0:0] q38_uid2605_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] lshl1_uid2607_i_unnamed_k0_zts6mmstv265_q;
    wire [26:0] dSubChunkLow37_uid2608_i_unnamed_k0_zts6mmstv265_in;
    wire [26:0] dSubChunkLow37_uid2608_i_unnamed_k0_zts6mmstv265_b;
    wire [26:0] nSubChunkLow37_uid2609_i_unnamed_k0_zts6mmstv265_in;
    wire [26:0] nSubChunkLow37_uid2609_i_unnamed_k0_zts6mmstv265_b;
    wire [27:0] r0Sub37_uid2610_i_unnamed_k0_zts6mmstv265_a;
    wire [27:0] r0Sub37_uid2610_i_unnamed_k0_zts6mmstv265_b;
    logic [27:0] r0Sub37_uid2610_i_unnamed_k0_zts6mmstv265_o;
    wire [27:0] r0Sub37_uid2610_i_unnamed_k0_zts6mmstv265_q;
    wire [36:0] topBitsDOR37_uid2611_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] topBitsDOR_uid2612_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] cond37_uid2613_i_unnamed_k0_zts6mmstv265_in;
    wire [0:0] cond37_uid2613_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] opSign37_uid2614_i_unnamed_k0_zts6mmstv265_q;
    wire [63:0] lshl37_uid2615_i_unnamed_k0_zts6mmstv265_in;
    wire [63:0] lshl37_uid2615_i_unnamed_k0_zts6mmstv265_b;
    wire [26:0] r0SubRangeLeft37_uid2616_i_unnamed_k0_zts6mmstv265_in;
    wire [26:0] r0SubRangeLeft37_uid2616_i_unnamed_k0_zts6mmstv265_b;
    wire [63:0] rIteriMuxFirst37_uid2618_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] r37_uid2619_i_unnamed_k0_zts6mmstv265_s;
    reg [63:0] r37_uid2619_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] q37_uid2620_i_unnamed_k0_zts6mmstv265_qi;
    reg [0:0] q37_uid2620_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] lshl1_uid2622_i_unnamed_k0_zts6mmstv265_q;
    wire [27:0] dSubChunkLow36_uid2623_i_unnamed_k0_zts6mmstv265_in;
    wire [27:0] dSubChunkLow36_uid2623_i_unnamed_k0_zts6mmstv265_b;
    wire [27:0] nSubChunkLow36_uid2624_i_unnamed_k0_zts6mmstv265_in;
    wire [27:0] nSubChunkLow36_uid2624_i_unnamed_k0_zts6mmstv265_b;
    wire [28:0] r0Sub36_uid2625_i_unnamed_k0_zts6mmstv265_a;
    wire [28:0] r0Sub36_uid2625_i_unnamed_k0_zts6mmstv265_b;
    logic [28:0] r0Sub36_uid2625_i_unnamed_k0_zts6mmstv265_o;
    wire [28:0] r0Sub36_uid2625_i_unnamed_k0_zts6mmstv265_q;
    wire [35:0] topBitsDOR36_uid2626_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] topBitsDOR_uid2627_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] cond36_uid2628_i_unnamed_k0_zts6mmstv265_in;
    wire [0:0] cond36_uid2628_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] opSign36_uid2629_i_unnamed_k0_zts6mmstv265_q;
    wire [63:0] lshl36_uid2630_i_unnamed_k0_zts6mmstv265_in;
    wire [63:0] lshl36_uid2630_i_unnamed_k0_zts6mmstv265_b;
    wire [27:0] r0SubRangeLeft36_uid2631_i_unnamed_k0_zts6mmstv265_in;
    wire [27:0] r0SubRangeLeft36_uid2631_i_unnamed_k0_zts6mmstv265_b;
    wire [63:0] rIteriMuxFirst36_uid2633_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] r36_uid2634_i_unnamed_k0_zts6mmstv265_s;
    reg [63:0] r36_uid2634_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] q36_uid2635_i_unnamed_k0_zts6mmstv265_qi;
    reg [0:0] q36_uid2635_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] lshl1_uid2637_i_unnamed_k0_zts6mmstv265_q;
    wire [28:0] dSubChunkLow35_uid2638_i_unnamed_k0_zts6mmstv265_in;
    wire [28:0] dSubChunkLow35_uid2638_i_unnamed_k0_zts6mmstv265_b;
    wire [28:0] nSubChunkLow35_uid2639_i_unnamed_k0_zts6mmstv265_in;
    wire [28:0] nSubChunkLow35_uid2639_i_unnamed_k0_zts6mmstv265_b;
    wire [29:0] r0Sub35_uid2640_i_unnamed_k0_zts6mmstv265_a;
    wire [29:0] r0Sub35_uid2640_i_unnamed_k0_zts6mmstv265_b;
    logic [29:0] r0Sub35_uid2640_i_unnamed_k0_zts6mmstv265_o;
    wire [29:0] r0Sub35_uid2640_i_unnamed_k0_zts6mmstv265_q;
    wire [34:0] topBitsDOR35_uid2641_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] topBitsDOR_uid2642_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] cond35_uid2643_i_unnamed_k0_zts6mmstv265_in;
    wire [0:0] cond35_uid2643_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] opSign35_uid2644_i_unnamed_k0_zts6mmstv265_q;
    wire [63:0] lshl35_uid2645_i_unnamed_k0_zts6mmstv265_in;
    wire [63:0] lshl35_uid2645_i_unnamed_k0_zts6mmstv265_b;
    wire [28:0] r0SubRangeLeft35_uid2646_i_unnamed_k0_zts6mmstv265_in;
    wire [28:0] r0SubRangeLeft35_uid2646_i_unnamed_k0_zts6mmstv265_b;
    wire [63:0] rIteriMuxFirst35_uid2648_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] r35_uid2649_i_unnamed_k0_zts6mmstv265_s;
    reg [63:0] r35_uid2649_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] q35_uid2650_i_unnamed_k0_zts6mmstv265_qi;
    reg [0:0] q35_uid2650_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] lshl1_uid2652_i_unnamed_k0_zts6mmstv265_q;
    wire [29:0] dSubChunkLow34_uid2653_i_unnamed_k0_zts6mmstv265_in;
    wire [29:0] dSubChunkLow34_uid2653_i_unnamed_k0_zts6mmstv265_b;
    wire [29:0] nSubChunkLow34_uid2654_i_unnamed_k0_zts6mmstv265_in;
    wire [29:0] nSubChunkLow34_uid2654_i_unnamed_k0_zts6mmstv265_b;
    wire [30:0] r0Sub34_uid2655_i_unnamed_k0_zts6mmstv265_a;
    wire [30:0] r0Sub34_uid2655_i_unnamed_k0_zts6mmstv265_b;
    logic [30:0] r0Sub34_uid2655_i_unnamed_k0_zts6mmstv265_o;
    wire [30:0] r0Sub34_uid2655_i_unnamed_k0_zts6mmstv265_q;
    wire [33:0] topBitsDOR34_uid2656_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] topBitsDOR_uid2657_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] cond34_uid2658_i_unnamed_k0_zts6mmstv265_in;
    wire [0:0] cond34_uid2658_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] opSign34_uid2659_i_unnamed_k0_zts6mmstv265_q;
    wire [63:0] lshl34_uid2660_i_unnamed_k0_zts6mmstv265_in;
    wire [63:0] lshl34_uid2660_i_unnamed_k0_zts6mmstv265_b;
    wire [29:0] r0SubRangeLeft34_uid2661_i_unnamed_k0_zts6mmstv265_in;
    wire [29:0] r0SubRangeLeft34_uid2661_i_unnamed_k0_zts6mmstv265_b;
    wire [63:0] rIteriMuxFirst34_uid2663_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] r34_uid2664_i_unnamed_k0_zts6mmstv265_s;
    reg [63:0] r34_uid2664_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] q34_uid2665_i_unnamed_k0_zts6mmstv265_qi;
    reg [0:0] q34_uid2665_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] lshl1_uid2667_i_unnamed_k0_zts6mmstv265_q;
    wire [30:0] dSubChunkLow33_uid2668_i_unnamed_k0_zts6mmstv265_in;
    wire [30:0] dSubChunkLow33_uid2668_i_unnamed_k0_zts6mmstv265_b;
    wire [30:0] nSubChunkLow33_uid2669_i_unnamed_k0_zts6mmstv265_in;
    wire [30:0] nSubChunkLow33_uid2669_i_unnamed_k0_zts6mmstv265_b;
    wire [31:0] r0Sub33_uid2670_i_unnamed_k0_zts6mmstv265_a;
    wire [31:0] r0Sub33_uid2670_i_unnamed_k0_zts6mmstv265_b;
    logic [31:0] r0Sub33_uid2670_i_unnamed_k0_zts6mmstv265_o;
    wire [31:0] r0Sub33_uid2670_i_unnamed_k0_zts6mmstv265_q;
    wire [32:0] topBitsDOR33_uid2671_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] topBitsDOR_uid2672_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] cond33_uid2673_i_unnamed_k0_zts6mmstv265_in;
    wire [0:0] cond33_uid2673_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] opSign33_uid2674_i_unnamed_k0_zts6mmstv265_q;
    wire [63:0] lshl33_uid2675_i_unnamed_k0_zts6mmstv265_in;
    wire [63:0] lshl33_uid2675_i_unnamed_k0_zts6mmstv265_b;
    wire [30:0] r0SubRangeLeft33_uid2676_i_unnamed_k0_zts6mmstv265_in;
    wire [30:0] r0SubRangeLeft33_uid2676_i_unnamed_k0_zts6mmstv265_b;
    wire [63:0] rIteriMuxFirst33_uid2678_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] r33_uid2679_i_unnamed_k0_zts6mmstv265_s;
    reg [63:0] r33_uid2679_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] q33_uid2680_i_unnamed_k0_zts6mmstv265_qi;
    reg [0:0] q33_uid2680_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] lshl1_uid2682_i_unnamed_k0_zts6mmstv265_q;
    wire [31:0] dSubChunkLow32_uid2683_i_unnamed_k0_zts6mmstv265_in;
    wire [31:0] dSubChunkLow32_uid2683_i_unnamed_k0_zts6mmstv265_b;
    wire [31:0] nSubChunkLow32_uid2684_i_unnamed_k0_zts6mmstv265_in;
    wire [31:0] nSubChunkLow32_uid2684_i_unnamed_k0_zts6mmstv265_b;
    wire [32:0] r0Sub32_uid2685_i_unnamed_k0_zts6mmstv265_a;
    wire [32:0] r0Sub32_uid2685_i_unnamed_k0_zts6mmstv265_b;
    logic [32:0] r0Sub32_uid2685_i_unnamed_k0_zts6mmstv265_o;
    wire [32:0] r0Sub32_uid2685_i_unnamed_k0_zts6mmstv265_q;
    wire [31:0] topBitsDOR32_uid2686_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] topBitsDOR_uid2687_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] cond32_uid2688_i_unnamed_k0_zts6mmstv265_in;
    wire [0:0] cond32_uid2688_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] opSign32_uid2689_i_unnamed_k0_zts6mmstv265_q;
    wire [63:0] lshl32_uid2690_i_unnamed_k0_zts6mmstv265_in;
    wire [63:0] lshl32_uid2690_i_unnamed_k0_zts6mmstv265_b;
    wire [31:0] r0SubRangeLeft32_uid2691_i_unnamed_k0_zts6mmstv265_in;
    wire [31:0] r0SubRangeLeft32_uid2691_i_unnamed_k0_zts6mmstv265_b;
    wire [63:0] rIteriMuxFirst32_uid2693_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] r32_uid2694_i_unnamed_k0_zts6mmstv265_s;
    reg [63:0] r32_uid2694_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] q32_uid2695_i_unnamed_k0_zts6mmstv265_qi;
    reg [0:0] q32_uid2695_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] lshl1_uid2697_i_unnamed_k0_zts6mmstv265_q;
    wire [32:0] dSubChunkLow31_uid2698_i_unnamed_k0_zts6mmstv265_in;
    wire [32:0] dSubChunkLow31_uid2698_i_unnamed_k0_zts6mmstv265_b;
    wire [32:0] nSubChunkLow31_uid2699_i_unnamed_k0_zts6mmstv265_in;
    wire [32:0] nSubChunkLow31_uid2699_i_unnamed_k0_zts6mmstv265_b;
    wire [33:0] r0Sub31_uid2700_i_unnamed_k0_zts6mmstv265_a;
    wire [33:0] r0Sub31_uid2700_i_unnamed_k0_zts6mmstv265_b;
    logic [33:0] r0Sub31_uid2700_i_unnamed_k0_zts6mmstv265_o;
    wire [33:0] r0Sub31_uid2700_i_unnamed_k0_zts6mmstv265_q;
    wire [30:0] topBitsDOR31_uid2701_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] topBitsDOR_uid2702_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] cond31_uid2703_i_unnamed_k0_zts6mmstv265_in;
    wire [0:0] cond31_uid2703_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] opSign31_uid2704_i_unnamed_k0_zts6mmstv265_q;
    wire [63:0] lshl31_uid2705_i_unnamed_k0_zts6mmstv265_in;
    wire [63:0] lshl31_uid2705_i_unnamed_k0_zts6mmstv265_b;
    wire [32:0] r0SubRangeLeft31_uid2706_i_unnamed_k0_zts6mmstv265_in;
    wire [32:0] r0SubRangeLeft31_uid2706_i_unnamed_k0_zts6mmstv265_b;
    wire [63:0] rIteriMuxFirst31_uid2708_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] r31_uid2709_i_unnamed_k0_zts6mmstv265_s;
    reg [63:0] r31_uid2709_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] q31_uid2710_i_unnamed_k0_zts6mmstv265_qi;
    reg [0:0] q31_uid2710_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] lshl1_uid2712_i_unnamed_k0_zts6mmstv265_q;
    wire [33:0] dSubChunkLow30_uid2713_i_unnamed_k0_zts6mmstv265_in;
    wire [33:0] dSubChunkLow30_uid2713_i_unnamed_k0_zts6mmstv265_b;
    wire [33:0] nSubChunkLow30_uid2714_i_unnamed_k0_zts6mmstv265_in;
    wire [33:0] nSubChunkLow30_uid2714_i_unnamed_k0_zts6mmstv265_b;
    wire [34:0] r0Sub30_uid2715_i_unnamed_k0_zts6mmstv265_a;
    wire [34:0] r0Sub30_uid2715_i_unnamed_k0_zts6mmstv265_b;
    logic [34:0] r0Sub30_uid2715_i_unnamed_k0_zts6mmstv265_o;
    wire [34:0] r0Sub30_uid2715_i_unnamed_k0_zts6mmstv265_q;
    wire [29:0] topBitsDOR30_uid2716_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] topBitsDOR_uid2717_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] cond30_uid2718_i_unnamed_k0_zts6mmstv265_in;
    wire [0:0] cond30_uid2718_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] opSign30_uid2719_i_unnamed_k0_zts6mmstv265_q;
    wire [63:0] lshl30_uid2720_i_unnamed_k0_zts6mmstv265_in;
    wire [63:0] lshl30_uid2720_i_unnamed_k0_zts6mmstv265_b;
    wire [33:0] r0SubRangeLeft30_uid2721_i_unnamed_k0_zts6mmstv265_in;
    wire [33:0] r0SubRangeLeft30_uid2721_i_unnamed_k0_zts6mmstv265_b;
    wire [63:0] rIteriMuxFirst30_uid2723_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] r30_uid2724_i_unnamed_k0_zts6mmstv265_s;
    reg [63:0] r30_uid2724_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] q30_uid2725_i_unnamed_k0_zts6mmstv265_qi;
    reg [0:0] q30_uid2725_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] lshl1_uid2727_i_unnamed_k0_zts6mmstv265_q;
    wire [34:0] dSubChunkLow29_uid2728_i_unnamed_k0_zts6mmstv265_in;
    wire [34:0] dSubChunkLow29_uid2728_i_unnamed_k0_zts6mmstv265_b;
    wire [34:0] nSubChunkLow29_uid2729_i_unnamed_k0_zts6mmstv265_in;
    wire [34:0] nSubChunkLow29_uid2729_i_unnamed_k0_zts6mmstv265_b;
    wire [35:0] r0Sub29_uid2730_i_unnamed_k0_zts6mmstv265_a;
    wire [35:0] r0Sub29_uid2730_i_unnamed_k0_zts6mmstv265_b;
    logic [35:0] r0Sub29_uid2730_i_unnamed_k0_zts6mmstv265_o;
    wire [35:0] r0Sub29_uid2730_i_unnamed_k0_zts6mmstv265_q;
    wire [28:0] topBitsDOR29_uid2731_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] topBitsDOR_uid2732_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] cond29_uid2733_i_unnamed_k0_zts6mmstv265_in;
    wire [0:0] cond29_uid2733_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] opSign29_uid2734_i_unnamed_k0_zts6mmstv265_q;
    wire [63:0] lshl29_uid2735_i_unnamed_k0_zts6mmstv265_in;
    wire [63:0] lshl29_uid2735_i_unnamed_k0_zts6mmstv265_b;
    wire [34:0] r0SubRangeLeft29_uid2736_i_unnamed_k0_zts6mmstv265_in;
    wire [34:0] r0SubRangeLeft29_uid2736_i_unnamed_k0_zts6mmstv265_b;
    wire [63:0] rIteriMuxFirst29_uid2738_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] r29_uid2739_i_unnamed_k0_zts6mmstv265_s;
    reg [63:0] r29_uid2739_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] q29_uid2740_i_unnamed_k0_zts6mmstv265_qi;
    reg [0:0] q29_uid2740_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] lshl1_uid2742_i_unnamed_k0_zts6mmstv265_q;
    wire [35:0] dSubChunkLow28_uid2743_i_unnamed_k0_zts6mmstv265_in;
    wire [35:0] dSubChunkLow28_uid2743_i_unnamed_k0_zts6mmstv265_b;
    wire [35:0] nSubChunkLow28_uid2744_i_unnamed_k0_zts6mmstv265_in;
    wire [35:0] nSubChunkLow28_uid2744_i_unnamed_k0_zts6mmstv265_b;
    wire [36:0] r0Sub28_uid2745_i_unnamed_k0_zts6mmstv265_a;
    wire [36:0] r0Sub28_uid2745_i_unnamed_k0_zts6mmstv265_b;
    logic [36:0] r0Sub28_uid2745_i_unnamed_k0_zts6mmstv265_o;
    wire [36:0] r0Sub28_uid2745_i_unnamed_k0_zts6mmstv265_q;
    wire [27:0] topBitsDOR28_uid2746_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] topBitsDOR_uid2747_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] cond28_uid2748_i_unnamed_k0_zts6mmstv265_in;
    wire [0:0] cond28_uid2748_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] opSign28_uid2749_i_unnamed_k0_zts6mmstv265_q;
    wire [63:0] lshl28_uid2750_i_unnamed_k0_zts6mmstv265_in;
    wire [63:0] lshl28_uid2750_i_unnamed_k0_zts6mmstv265_b;
    wire [35:0] r0SubRangeLeft28_uid2751_i_unnamed_k0_zts6mmstv265_in;
    wire [35:0] r0SubRangeLeft28_uid2751_i_unnamed_k0_zts6mmstv265_b;
    wire [63:0] rIteriMuxFirst28_uid2753_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] r28_uid2754_i_unnamed_k0_zts6mmstv265_s;
    reg [63:0] r28_uid2754_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] q28_uid2755_i_unnamed_k0_zts6mmstv265_qi;
    reg [0:0] q28_uid2755_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] lshl1_uid2757_i_unnamed_k0_zts6mmstv265_q;
    wire [36:0] dSubChunkLow27_uid2758_i_unnamed_k0_zts6mmstv265_in;
    wire [36:0] dSubChunkLow27_uid2758_i_unnamed_k0_zts6mmstv265_b;
    wire [36:0] nSubChunkLow27_uid2759_i_unnamed_k0_zts6mmstv265_in;
    wire [36:0] nSubChunkLow27_uid2759_i_unnamed_k0_zts6mmstv265_b;
    wire [37:0] r0Sub27_uid2760_i_unnamed_k0_zts6mmstv265_a;
    wire [37:0] r0Sub27_uid2760_i_unnamed_k0_zts6mmstv265_b;
    logic [37:0] r0Sub27_uid2760_i_unnamed_k0_zts6mmstv265_o;
    wire [37:0] r0Sub27_uid2760_i_unnamed_k0_zts6mmstv265_q;
    wire [26:0] topBitsDOR27_uid2761_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] topBitsDOR_uid2762_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] cond27_uid2763_i_unnamed_k0_zts6mmstv265_in;
    wire [0:0] cond27_uid2763_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] opSign27_uid2764_i_unnamed_k0_zts6mmstv265_q;
    wire [63:0] lshl27_uid2765_i_unnamed_k0_zts6mmstv265_in;
    wire [63:0] lshl27_uid2765_i_unnamed_k0_zts6mmstv265_b;
    wire [36:0] r0SubRangeLeft27_uid2766_i_unnamed_k0_zts6mmstv265_in;
    wire [36:0] r0SubRangeLeft27_uid2766_i_unnamed_k0_zts6mmstv265_b;
    wire [63:0] rIteriMuxFirst27_uid2768_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] r27_uid2769_i_unnamed_k0_zts6mmstv265_s;
    reg [63:0] r27_uid2769_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] q27_uid2770_i_unnamed_k0_zts6mmstv265_qi;
    reg [0:0] q27_uid2770_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] lshl1_uid2772_i_unnamed_k0_zts6mmstv265_q;
    wire [37:0] dSubChunkLow26_uid2773_i_unnamed_k0_zts6mmstv265_in;
    wire [37:0] dSubChunkLow26_uid2773_i_unnamed_k0_zts6mmstv265_b;
    wire [37:0] nSubChunkLow26_uid2774_i_unnamed_k0_zts6mmstv265_in;
    wire [37:0] nSubChunkLow26_uid2774_i_unnamed_k0_zts6mmstv265_b;
    wire [38:0] r0Sub26_uid2775_i_unnamed_k0_zts6mmstv265_a;
    wire [38:0] r0Sub26_uid2775_i_unnamed_k0_zts6mmstv265_b;
    logic [38:0] r0Sub26_uid2775_i_unnamed_k0_zts6mmstv265_o;
    wire [38:0] r0Sub26_uid2775_i_unnamed_k0_zts6mmstv265_q;
    wire [25:0] topBitsDOR26_uid2776_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] topBitsDOR_uid2777_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] cond26_uid2778_i_unnamed_k0_zts6mmstv265_in;
    wire [0:0] cond26_uid2778_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] opSign26_uid2779_i_unnamed_k0_zts6mmstv265_q;
    wire [63:0] lshl26_uid2780_i_unnamed_k0_zts6mmstv265_in;
    wire [63:0] lshl26_uid2780_i_unnamed_k0_zts6mmstv265_b;
    wire [37:0] r0SubRangeLeft26_uid2781_i_unnamed_k0_zts6mmstv265_in;
    wire [37:0] r0SubRangeLeft26_uid2781_i_unnamed_k0_zts6mmstv265_b;
    wire [63:0] rIteriMuxFirst26_uid2783_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] r26_uid2784_i_unnamed_k0_zts6mmstv265_s;
    reg [63:0] r26_uid2784_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] q26_uid2785_i_unnamed_k0_zts6mmstv265_qi;
    reg [0:0] q26_uid2785_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] lshl1_uid2787_i_unnamed_k0_zts6mmstv265_q;
    wire [38:0] dSubChunkLow25_uid2788_i_unnamed_k0_zts6mmstv265_in;
    wire [38:0] dSubChunkLow25_uid2788_i_unnamed_k0_zts6mmstv265_b;
    wire [38:0] nSubChunkLow25_uid2789_i_unnamed_k0_zts6mmstv265_in;
    wire [38:0] nSubChunkLow25_uid2789_i_unnamed_k0_zts6mmstv265_b;
    wire [39:0] r0Sub25_uid2790_i_unnamed_k0_zts6mmstv265_a;
    wire [39:0] r0Sub25_uid2790_i_unnamed_k0_zts6mmstv265_b;
    logic [39:0] r0Sub25_uid2790_i_unnamed_k0_zts6mmstv265_o;
    wire [39:0] r0Sub25_uid2790_i_unnamed_k0_zts6mmstv265_q;
    wire [24:0] topBitsDOR25_uid2791_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] topBitsDOR_uid2792_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] cond25_uid2793_i_unnamed_k0_zts6mmstv265_in;
    wire [0:0] cond25_uid2793_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] opSign25_uid2794_i_unnamed_k0_zts6mmstv265_q;
    wire [63:0] lshl25_uid2795_i_unnamed_k0_zts6mmstv265_in;
    wire [63:0] lshl25_uid2795_i_unnamed_k0_zts6mmstv265_b;
    wire [38:0] r0SubRangeLeft25_uid2796_i_unnamed_k0_zts6mmstv265_in;
    wire [38:0] r0SubRangeLeft25_uid2796_i_unnamed_k0_zts6mmstv265_b;
    wire [63:0] rIteriMuxFirst25_uid2798_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] r25_uid2799_i_unnamed_k0_zts6mmstv265_s;
    reg [63:0] r25_uid2799_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] q25_uid2800_i_unnamed_k0_zts6mmstv265_qi;
    reg [0:0] q25_uid2800_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] lshl1_uid2802_i_unnamed_k0_zts6mmstv265_q;
    wire [39:0] dSubChunkLow24_uid2803_i_unnamed_k0_zts6mmstv265_in;
    wire [39:0] dSubChunkLow24_uid2803_i_unnamed_k0_zts6mmstv265_b;
    wire [39:0] nSubChunkLow24_uid2804_i_unnamed_k0_zts6mmstv265_in;
    wire [39:0] nSubChunkLow24_uid2804_i_unnamed_k0_zts6mmstv265_b;
    wire [40:0] r0Sub24_uid2805_i_unnamed_k0_zts6mmstv265_a;
    wire [40:0] r0Sub24_uid2805_i_unnamed_k0_zts6mmstv265_b;
    logic [40:0] r0Sub24_uid2805_i_unnamed_k0_zts6mmstv265_o;
    wire [40:0] r0Sub24_uid2805_i_unnamed_k0_zts6mmstv265_q;
    wire [23:0] topBitsDOR24_uid2806_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] topBitsDOR_uid2807_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] cond24_uid2808_i_unnamed_k0_zts6mmstv265_in;
    wire [0:0] cond24_uid2808_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] opSign24_uid2809_i_unnamed_k0_zts6mmstv265_q;
    wire [63:0] lshl24_uid2810_i_unnamed_k0_zts6mmstv265_in;
    wire [63:0] lshl24_uid2810_i_unnamed_k0_zts6mmstv265_b;
    wire [39:0] r0SubRangeLeft24_uid2811_i_unnamed_k0_zts6mmstv265_in;
    wire [39:0] r0SubRangeLeft24_uid2811_i_unnamed_k0_zts6mmstv265_b;
    wire [63:0] rIteriMuxFirst24_uid2813_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] r24_uid2814_i_unnamed_k0_zts6mmstv265_s;
    reg [63:0] r24_uid2814_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] q24_uid2815_i_unnamed_k0_zts6mmstv265_qi;
    reg [0:0] q24_uid2815_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] lshl1_uid2817_i_unnamed_k0_zts6mmstv265_q;
    wire [40:0] dSubChunkLow23_uid2818_i_unnamed_k0_zts6mmstv265_in;
    wire [40:0] dSubChunkLow23_uid2818_i_unnamed_k0_zts6mmstv265_b;
    wire [40:0] nSubChunkLow23_uid2819_i_unnamed_k0_zts6mmstv265_in;
    wire [40:0] nSubChunkLow23_uid2819_i_unnamed_k0_zts6mmstv265_b;
    wire [41:0] r0Sub23_uid2820_i_unnamed_k0_zts6mmstv265_a;
    wire [41:0] r0Sub23_uid2820_i_unnamed_k0_zts6mmstv265_b;
    logic [41:0] r0Sub23_uid2820_i_unnamed_k0_zts6mmstv265_o;
    wire [41:0] r0Sub23_uid2820_i_unnamed_k0_zts6mmstv265_q;
    wire [22:0] topBitsDOR23_uid2821_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] topBitsDOR_uid2822_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] cond23_uid2823_i_unnamed_k0_zts6mmstv265_in;
    wire [0:0] cond23_uid2823_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] opSign23_uid2824_i_unnamed_k0_zts6mmstv265_q;
    wire [63:0] lshl23_uid2825_i_unnamed_k0_zts6mmstv265_in;
    wire [63:0] lshl23_uid2825_i_unnamed_k0_zts6mmstv265_b;
    wire [40:0] r0SubRangeLeft23_uid2826_i_unnamed_k0_zts6mmstv265_in;
    wire [40:0] r0SubRangeLeft23_uid2826_i_unnamed_k0_zts6mmstv265_b;
    wire [63:0] rIteriMuxFirst23_uid2828_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] r23_uid2829_i_unnamed_k0_zts6mmstv265_s;
    reg [63:0] r23_uid2829_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] q23_uid2830_i_unnamed_k0_zts6mmstv265_qi;
    reg [0:0] q23_uid2830_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] lshl1_uid2832_i_unnamed_k0_zts6mmstv265_q;
    wire [41:0] dSubChunkLow22_uid2833_i_unnamed_k0_zts6mmstv265_in;
    wire [41:0] dSubChunkLow22_uid2833_i_unnamed_k0_zts6mmstv265_b;
    wire [41:0] nSubChunkLow22_uid2834_i_unnamed_k0_zts6mmstv265_in;
    wire [41:0] nSubChunkLow22_uid2834_i_unnamed_k0_zts6mmstv265_b;
    wire [42:0] r0Sub22_uid2835_i_unnamed_k0_zts6mmstv265_a;
    wire [42:0] r0Sub22_uid2835_i_unnamed_k0_zts6mmstv265_b;
    logic [42:0] r0Sub22_uid2835_i_unnamed_k0_zts6mmstv265_o;
    wire [42:0] r0Sub22_uid2835_i_unnamed_k0_zts6mmstv265_q;
    wire [21:0] topBitsDOR22_uid2836_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] topBitsDOR_uid2837_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] cond22_uid2838_i_unnamed_k0_zts6mmstv265_in;
    wire [0:0] cond22_uid2838_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] opSign22_uid2839_i_unnamed_k0_zts6mmstv265_q;
    wire [63:0] lshl22_uid2840_i_unnamed_k0_zts6mmstv265_in;
    wire [63:0] lshl22_uid2840_i_unnamed_k0_zts6mmstv265_b;
    wire [41:0] r0SubRangeLeft22_uid2841_i_unnamed_k0_zts6mmstv265_in;
    wire [41:0] r0SubRangeLeft22_uid2841_i_unnamed_k0_zts6mmstv265_b;
    wire [63:0] rIteriMuxFirst22_uid2843_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] r22_uid2844_i_unnamed_k0_zts6mmstv265_s;
    reg [63:0] r22_uid2844_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] q22_uid2845_i_unnamed_k0_zts6mmstv265_qi;
    reg [0:0] q22_uid2845_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] lshl1_uid2847_i_unnamed_k0_zts6mmstv265_q;
    wire [42:0] dSubChunkLow21_uid2848_i_unnamed_k0_zts6mmstv265_in;
    wire [42:0] dSubChunkLow21_uid2848_i_unnamed_k0_zts6mmstv265_b;
    wire [42:0] nSubChunkLow21_uid2849_i_unnamed_k0_zts6mmstv265_in;
    wire [42:0] nSubChunkLow21_uid2849_i_unnamed_k0_zts6mmstv265_b;
    wire [43:0] r0Sub21_uid2850_i_unnamed_k0_zts6mmstv265_a;
    wire [43:0] r0Sub21_uid2850_i_unnamed_k0_zts6mmstv265_b;
    logic [43:0] r0Sub21_uid2850_i_unnamed_k0_zts6mmstv265_o;
    wire [43:0] r0Sub21_uid2850_i_unnamed_k0_zts6mmstv265_q;
    wire [20:0] topBitsDOR21_uid2851_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] topBitsDOR_uid2852_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] cond21_uid2853_i_unnamed_k0_zts6mmstv265_in;
    wire [0:0] cond21_uid2853_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] opSign21_uid2854_i_unnamed_k0_zts6mmstv265_q;
    wire [63:0] lshl21_uid2855_i_unnamed_k0_zts6mmstv265_in;
    wire [63:0] lshl21_uid2855_i_unnamed_k0_zts6mmstv265_b;
    wire [42:0] r0SubRangeLeft21_uid2856_i_unnamed_k0_zts6mmstv265_in;
    wire [42:0] r0SubRangeLeft21_uid2856_i_unnamed_k0_zts6mmstv265_b;
    wire [63:0] rIteriMuxFirst21_uid2858_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] r21_uid2859_i_unnamed_k0_zts6mmstv265_s;
    reg [63:0] r21_uid2859_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] q21_uid2860_i_unnamed_k0_zts6mmstv265_qi;
    reg [0:0] q21_uid2860_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] lshl1_uid2862_i_unnamed_k0_zts6mmstv265_q;
    wire [43:0] dSubChunkLow20_uid2863_i_unnamed_k0_zts6mmstv265_in;
    wire [43:0] dSubChunkLow20_uid2863_i_unnamed_k0_zts6mmstv265_b;
    wire [43:0] nSubChunkLow20_uid2864_i_unnamed_k0_zts6mmstv265_in;
    wire [43:0] nSubChunkLow20_uid2864_i_unnamed_k0_zts6mmstv265_b;
    wire [44:0] r0Sub20_uid2865_i_unnamed_k0_zts6mmstv265_a;
    wire [44:0] r0Sub20_uid2865_i_unnamed_k0_zts6mmstv265_b;
    logic [44:0] r0Sub20_uid2865_i_unnamed_k0_zts6mmstv265_o;
    wire [44:0] r0Sub20_uid2865_i_unnamed_k0_zts6mmstv265_q;
    wire [19:0] topBitsDOR20_uid2866_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] topBitsDOR_uid2867_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] cond20_uid2868_i_unnamed_k0_zts6mmstv265_in;
    wire [0:0] cond20_uid2868_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] opSign20_uid2869_i_unnamed_k0_zts6mmstv265_q;
    wire [63:0] lshl20_uid2870_i_unnamed_k0_zts6mmstv265_in;
    wire [63:0] lshl20_uid2870_i_unnamed_k0_zts6mmstv265_b;
    wire [43:0] r0SubRangeLeft20_uid2871_i_unnamed_k0_zts6mmstv265_in;
    wire [43:0] r0SubRangeLeft20_uid2871_i_unnamed_k0_zts6mmstv265_b;
    wire [63:0] rIteriMuxFirst20_uid2873_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] r20_uid2874_i_unnamed_k0_zts6mmstv265_s;
    reg [63:0] r20_uid2874_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] q20_uid2875_i_unnamed_k0_zts6mmstv265_qi;
    reg [0:0] q20_uid2875_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] lshl1_uid2877_i_unnamed_k0_zts6mmstv265_q;
    wire [44:0] dSubChunkLow19_uid2878_i_unnamed_k0_zts6mmstv265_in;
    wire [44:0] dSubChunkLow19_uid2878_i_unnamed_k0_zts6mmstv265_b;
    wire [44:0] nSubChunkLow19_uid2879_i_unnamed_k0_zts6mmstv265_in;
    wire [44:0] nSubChunkLow19_uid2879_i_unnamed_k0_zts6mmstv265_b;
    wire [45:0] r0Sub19_uid2880_i_unnamed_k0_zts6mmstv265_a;
    wire [45:0] r0Sub19_uid2880_i_unnamed_k0_zts6mmstv265_b;
    logic [45:0] r0Sub19_uid2880_i_unnamed_k0_zts6mmstv265_o;
    wire [45:0] r0Sub19_uid2880_i_unnamed_k0_zts6mmstv265_q;
    wire [18:0] topBitsDOR19_uid2881_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] topBitsDOR_uid2882_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] cond19_uid2883_i_unnamed_k0_zts6mmstv265_in;
    wire [0:0] cond19_uid2883_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] opSign19_uid2884_i_unnamed_k0_zts6mmstv265_q;
    wire [63:0] lshl19_uid2885_i_unnamed_k0_zts6mmstv265_in;
    wire [63:0] lshl19_uid2885_i_unnamed_k0_zts6mmstv265_b;
    wire [44:0] r0SubRangeLeft19_uid2886_i_unnamed_k0_zts6mmstv265_in;
    wire [44:0] r0SubRangeLeft19_uid2886_i_unnamed_k0_zts6mmstv265_b;
    wire [63:0] rIteriMuxFirst19_uid2888_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] r19_uid2889_i_unnamed_k0_zts6mmstv265_s;
    reg [63:0] r19_uid2889_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] q19_uid2890_i_unnamed_k0_zts6mmstv265_qi;
    reg [0:0] q19_uid2890_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] lshl1_uid2892_i_unnamed_k0_zts6mmstv265_q;
    wire [45:0] dSubChunkLow18_uid2893_i_unnamed_k0_zts6mmstv265_in;
    wire [45:0] dSubChunkLow18_uid2893_i_unnamed_k0_zts6mmstv265_b;
    wire [45:0] nSubChunkLow18_uid2894_i_unnamed_k0_zts6mmstv265_in;
    wire [45:0] nSubChunkLow18_uid2894_i_unnamed_k0_zts6mmstv265_b;
    wire [46:0] r0Sub18_uid2895_i_unnamed_k0_zts6mmstv265_a;
    wire [46:0] r0Sub18_uid2895_i_unnamed_k0_zts6mmstv265_b;
    logic [46:0] r0Sub18_uid2895_i_unnamed_k0_zts6mmstv265_o;
    wire [46:0] r0Sub18_uid2895_i_unnamed_k0_zts6mmstv265_q;
    wire [17:0] topBitsDOR18_uid2896_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] topBitsDOR_uid2897_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] cond18_uid2898_i_unnamed_k0_zts6mmstv265_in;
    wire [0:0] cond18_uid2898_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] opSign18_uid2899_i_unnamed_k0_zts6mmstv265_q;
    wire [63:0] lshl18_uid2900_i_unnamed_k0_zts6mmstv265_in;
    wire [63:0] lshl18_uid2900_i_unnamed_k0_zts6mmstv265_b;
    wire [45:0] r0SubRangeLeft18_uid2901_i_unnamed_k0_zts6mmstv265_in;
    wire [45:0] r0SubRangeLeft18_uid2901_i_unnamed_k0_zts6mmstv265_b;
    wire [63:0] rIteriMuxFirst18_uid2903_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] r18_uid2904_i_unnamed_k0_zts6mmstv265_s;
    reg [63:0] r18_uid2904_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] q18_uid2905_i_unnamed_k0_zts6mmstv265_qi;
    reg [0:0] q18_uid2905_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] lshl1_uid2907_i_unnamed_k0_zts6mmstv265_q;
    wire [46:0] dSubChunkLow17_uid2908_i_unnamed_k0_zts6mmstv265_in;
    wire [46:0] dSubChunkLow17_uid2908_i_unnamed_k0_zts6mmstv265_b;
    wire [46:0] nSubChunkLow17_uid2909_i_unnamed_k0_zts6mmstv265_in;
    wire [46:0] nSubChunkLow17_uid2909_i_unnamed_k0_zts6mmstv265_b;
    wire [47:0] r0Sub17_uid2910_i_unnamed_k0_zts6mmstv265_a;
    wire [47:0] r0Sub17_uid2910_i_unnamed_k0_zts6mmstv265_b;
    logic [47:0] r0Sub17_uid2910_i_unnamed_k0_zts6mmstv265_o;
    wire [47:0] r0Sub17_uid2910_i_unnamed_k0_zts6mmstv265_q;
    wire [16:0] topBitsDOR17_uid2911_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] topBitsDOR_uid2912_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] cond17_uid2913_i_unnamed_k0_zts6mmstv265_in;
    wire [0:0] cond17_uid2913_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] opSign17_uid2914_i_unnamed_k0_zts6mmstv265_q;
    wire [63:0] lshl17_uid2915_i_unnamed_k0_zts6mmstv265_in;
    wire [63:0] lshl17_uid2915_i_unnamed_k0_zts6mmstv265_b;
    wire [46:0] r0SubRangeLeft17_uid2916_i_unnamed_k0_zts6mmstv265_in;
    wire [46:0] r0SubRangeLeft17_uid2916_i_unnamed_k0_zts6mmstv265_b;
    wire [63:0] rIteriMuxFirst17_uid2918_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] r17_uid2919_i_unnamed_k0_zts6mmstv265_s;
    reg [63:0] r17_uid2919_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] q17_uid2920_i_unnamed_k0_zts6mmstv265_qi;
    reg [0:0] q17_uid2920_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] lshl1_uid2922_i_unnamed_k0_zts6mmstv265_q;
    wire [47:0] dSubChunkLow16_uid2923_i_unnamed_k0_zts6mmstv265_in;
    wire [47:0] dSubChunkLow16_uid2923_i_unnamed_k0_zts6mmstv265_b;
    wire [47:0] nSubChunkLow16_uid2924_i_unnamed_k0_zts6mmstv265_in;
    wire [47:0] nSubChunkLow16_uid2924_i_unnamed_k0_zts6mmstv265_b;
    wire [48:0] r0Sub16_uid2925_i_unnamed_k0_zts6mmstv265_a;
    wire [48:0] r0Sub16_uid2925_i_unnamed_k0_zts6mmstv265_b;
    logic [48:0] r0Sub16_uid2925_i_unnamed_k0_zts6mmstv265_o;
    wire [48:0] r0Sub16_uid2925_i_unnamed_k0_zts6mmstv265_q;
    wire [15:0] topBitsDOR16_uid2926_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] topBitsDOR_uid2927_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] cond16_uid2928_i_unnamed_k0_zts6mmstv265_in;
    wire [0:0] cond16_uid2928_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] opSign16_uid2929_i_unnamed_k0_zts6mmstv265_q;
    wire [63:0] lshl16_uid2930_i_unnamed_k0_zts6mmstv265_in;
    wire [63:0] lshl16_uid2930_i_unnamed_k0_zts6mmstv265_b;
    wire [47:0] r0SubRangeLeft16_uid2931_i_unnamed_k0_zts6mmstv265_in;
    wire [47:0] r0SubRangeLeft16_uid2931_i_unnamed_k0_zts6mmstv265_b;
    wire [63:0] rIteriMuxFirst16_uid2933_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] r16_uid2934_i_unnamed_k0_zts6mmstv265_s;
    reg [63:0] r16_uid2934_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] q16_uid2935_i_unnamed_k0_zts6mmstv265_qi;
    reg [0:0] q16_uid2935_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] lshl1_uid2937_i_unnamed_k0_zts6mmstv265_q;
    wire [48:0] dSubChunkLow15_uid2938_i_unnamed_k0_zts6mmstv265_in;
    wire [48:0] dSubChunkLow15_uid2938_i_unnamed_k0_zts6mmstv265_b;
    wire [48:0] nSubChunkLow15_uid2939_i_unnamed_k0_zts6mmstv265_in;
    wire [48:0] nSubChunkLow15_uid2939_i_unnamed_k0_zts6mmstv265_b;
    wire [49:0] r0Sub15_uid2940_i_unnamed_k0_zts6mmstv265_a;
    wire [49:0] r0Sub15_uid2940_i_unnamed_k0_zts6mmstv265_b;
    logic [49:0] r0Sub15_uid2940_i_unnamed_k0_zts6mmstv265_o;
    wire [49:0] r0Sub15_uid2940_i_unnamed_k0_zts6mmstv265_q;
    wire [14:0] topBitsDOR15_uid2941_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] topBitsDOR_uid2942_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] cond15_uid2943_i_unnamed_k0_zts6mmstv265_in;
    wire [0:0] cond15_uid2943_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] opSign15_uid2944_i_unnamed_k0_zts6mmstv265_q;
    wire [63:0] lshl15_uid2945_i_unnamed_k0_zts6mmstv265_in;
    wire [63:0] lshl15_uid2945_i_unnamed_k0_zts6mmstv265_b;
    wire [48:0] r0SubRangeLeft15_uid2946_i_unnamed_k0_zts6mmstv265_in;
    wire [48:0] r0SubRangeLeft15_uid2946_i_unnamed_k0_zts6mmstv265_b;
    wire [63:0] rIteriMuxFirst15_uid2948_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] r15_uid2949_i_unnamed_k0_zts6mmstv265_s;
    reg [63:0] r15_uid2949_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] q15_uid2950_i_unnamed_k0_zts6mmstv265_qi;
    reg [0:0] q15_uid2950_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] lshl1_uid2952_i_unnamed_k0_zts6mmstv265_q;
    wire [49:0] dSubChunkLow14_uid2953_i_unnamed_k0_zts6mmstv265_in;
    wire [49:0] dSubChunkLow14_uid2953_i_unnamed_k0_zts6mmstv265_b;
    wire [49:0] nSubChunkLow14_uid2954_i_unnamed_k0_zts6mmstv265_in;
    wire [49:0] nSubChunkLow14_uid2954_i_unnamed_k0_zts6mmstv265_b;
    wire [50:0] r0Sub14_uid2955_i_unnamed_k0_zts6mmstv265_a;
    wire [50:0] r0Sub14_uid2955_i_unnamed_k0_zts6mmstv265_b;
    logic [50:0] r0Sub14_uid2955_i_unnamed_k0_zts6mmstv265_o;
    wire [50:0] r0Sub14_uid2955_i_unnamed_k0_zts6mmstv265_q;
    wire [13:0] topBitsDOR14_uid2956_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] topBitsDOR_uid2957_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] cond14_uid2958_i_unnamed_k0_zts6mmstv265_in;
    wire [0:0] cond14_uid2958_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] opSign14_uid2959_i_unnamed_k0_zts6mmstv265_q;
    wire [63:0] lshl14_uid2960_i_unnamed_k0_zts6mmstv265_in;
    wire [63:0] lshl14_uid2960_i_unnamed_k0_zts6mmstv265_b;
    wire [49:0] r0SubRangeLeft14_uid2961_i_unnamed_k0_zts6mmstv265_in;
    wire [49:0] r0SubRangeLeft14_uid2961_i_unnamed_k0_zts6mmstv265_b;
    wire [63:0] rIteriMuxFirst14_uid2963_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] r14_uid2964_i_unnamed_k0_zts6mmstv265_s;
    reg [63:0] r14_uid2964_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] q14_uid2965_i_unnamed_k0_zts6mmstv265_qi;
    reg [0:0] q14_uid2965_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] lshl1_uid2967_i_unnamed_k0_zts6mmstv265_q;
    wire [50:0] dSubChunkLow13_uid2968_i_unnamed_k0_zts6mmstv265_in;
    wire [50:0] dSubChunkLow13_uid2968_i_unnamed_k0_zts6mmstv265_b;
    wire [50:0] nSubChunkLow13_uid2969_i_unnamed_k0_zts6mmstv265_in;
    wire [50:0] nSubChunkLow13_uid2969_i_unnamed_k0_zts6mmstv265_b;
    wire [51:0] r0Sub13_uid2970_i_unnamed_k0_zts6mmstv265_a;
    wire [51:0] r0Sub13_uid2970_i_unnamed_k0_zts6mmstv265_b;
    logic [51:0] r0Sub13_uid2970_i_unnamed_k0_zts6mmstv265_o;
    wire [51:0] r0Sub13_uid2970_i_unnamed_k0_zts6mmstv265_q;
    wire [12:0] topBitsDOR13_uid2971_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] topBitsDOR_uid2972_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] cond13_uid2973_i_unnamed_k0_zts6mmstv265_in;
    wire [0:0] cond13_uid2973_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] opSign13_uid2974_i_unnamed_k0_zts6mmstv265_q;
    wire [63:0] lshl13_uid2975_i_unnamed_k0_zts6mmstv265_in;
    wire [63:0] lshl13_uid2975_i_unnamed_k0_zts6mmstv265_b;
    wire [50:0] r0SubRangeLeft13_uid2976_i_unnamed_k0_zts6mmstv265_in;
    wire [50:0] r0SubRangeLeft13_uid2976_i_unnamed_k0_zts6mmstv265_b;
    wire [63:0] rIteriMuxFirst13_uid2978_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] r13_uid2979_i_unnamed_k0_zts6mmstv265_s;
    reg [63:0] r13_uid2979_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] q13_uid2980_i_unnamed_k0_zts6mmstv265_qi;
    reg [0:0] q13_uid2980_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] lshl1_uid2982_i_unnamed_k0_zts6mmstv265_q;
    wire [51:0] dSubChunkLow12_uid2983_i_unnamed_k0_zts6mmstv265_in;
    wire [51:0] dSubChunkLow12_uid2983_i_unnamed_k0_zts6mmstv265_b;
    wire [51:0] nSubChunkLow12_uid2984_i_unnamed_k0_zts6mmstv265_in;
    wire [51:0] nSubChunkLow12_uid2984_i_unnamed_k0_zts6mmstv265_b;
    wire [52:0] r0Sub12_uid2985_i_unnamed_k0_zts6mmstv265_a;
    wire [52:0] r0Sub12_uid2985_i_unnamed_k0_zts6mmstv265_b;
    logic [52:0] r0Sub12_uid2985_i_unnamed_k0_zts6mmstv265_o;
    wire [52:0] r0Sub12_uid2985_i_unnamed_k0_zts6mmstv265_q;
    wire [11:0] topBitsDOR12_uid2986_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] topBitsDOR_uid2987_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] cond12_uid2988_i_unnamed_k0_zts6mmstv265_in;
    wire [0:0] cond12_uid2988_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] opSign12_uid2989_i_unnamed_k0_zts6mmstv265_q;
    wire [63:0] lshl12_uid2990_i_unnamed_k0_zts6mmstv265_in;
    wire [63:0] lshl12_uid2990_i_unnamed_k0_zts6mmstv265_b;
    wire [51:0] r0SubRangeLeft12_uid2991_i_unnamed_k0_zts6mmstv265_in;
    wire [51:0] r0SubRangeLeft12_uid2991_i_unnamed_k0_zts6mmstv265_b;
    wire [63:0] rIteriMuxFirst12_uid2993_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] r12_uid2994_i_unnamed_k0_zts6mmstv265_s;
    reg [63:0] r12_uid2994_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] q12_uid2995_i_unnamed_k0_zts6mmstv265_qi;
    reg [0:0] q12_uid2995_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] lshl1_uid2997_i_unnamed_k0_zts6mmstv265_q;
    wire [52:0] dSubChunkLow11_uid2998_i_unnamed_k0_zts6mmstv265_in;
    wire [52:0] dSubChunkLow11_uid2998_i_unnamed_k0_zts6mmstv265_b;
    wire [52:0] nSubChunkLow11_uid2999_i_unnamed_k0_zts6mmstv265_in;
    wire [52:0] nSubChunkLow11_uid2999_i_unnamed_k0_zts6mmstv265_b;
    wire [53:0] r0Sub11_uid3000_i_unnamed_k0_zts6mmstv265_a;
    wire [53:0] r0Sub11_uid3000_i_unnamed_k0_zts6mmstv265_b;
    logic [53:0] r0Sub11_uid3000_i_unnamed_k0_zts6mmstv265_o;
    wire [53:0] r0Sub11_uid3000_i_unnamed_k0_zts6mmstv265_q;
    wire [10:0] topBitsDOR11_uid3001_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] topBitsDOR_uid3002_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] cond11_uid3003_i_unnamed_k0_zts6mmstv265_in;
    wire [0:0] cond11_uid3003_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] opSign11_uid3004_i_unnamed_k0_zts6mmstv265_q;
    wire [63:0] lshl11_uid3005_i_unnamed_k0_zts6mmstv265_in;
    wire [63:0] lshl11_uid3005_i_unnamed_k0_zts6mmstv265_b;
    wire [52:0] r0SubRangeLeft11_uid3006_i_unnamed_k0_zts6mmstv265_in;
    wire [52:0] r0SubRangeLeft11_uid3006_i_unnamed_k0_zts6mmstv265_b;
    wire [63:0] rIteriMuxFirst11_uid3008_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] r11_uid3009_i_unnamed_k0_zts6mmstv265_s;
    reg [63:0] r11_uid3009_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] q11_uid3010_i_unnamed_k0_zts6mmstv265_qi;
    reg [0:0] q11_uid3010_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] lshl1_uid3012_i_unnamed_k0_zts6mmstv265_q;
    wire [53:0] dSubChunkLow10_uid3013_i_unnamed_k0_zts6mmstv265_in;
    wire [53:0] dSubChunkLow10_uid3013_i_unnamed_k0_zts6mmstv265_b;
    wire [53:0] nSubChunkLow10_uid3014_i_unnamed_k0_zts6mmstv265_in;
    wire [53:0] nSubChunkLow10_uid3014_i_unnamed_k0_zts6mmstv265_b;
    wire [54:0] r0Sub10_uid3015_i_unnamed_k0_zts6mmstv265_a;
    wire [54:0] r0Sub10_uid3015_i_unnamed_k0_zts6mmstv265_b;
    logic [54:0] r0Sub10_uid3015_i_unnamed_k0_zts6mmstv265_o;
    wire [54:0] r0Sub10_uid3015_i_unnamed_k0_zts6mmstv265_q;
    wire [9:0] topBitsDOR10_uid3016_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] topBitsDOR_uid3017_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] cond10_uid3018_i_unnamed_k0_zts6mmstv265_in;
    wire [0:0] cond10_uid3018_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] opSign10_uid3019_i_unnamed_k0_zts6mmstv265_q;
    wire [63:0] lshl10_uid3020_i_unnamed_k0_zts6mmstv265_in;
    wire [63:0] lshl10_uid3020_i_unnamed_k0_zts6mmstv265_b;
    wire [53:0] r0SubRangeLeft10_uid3021_i_unnamed_k0_zts6mmstv265_in;
    wire [53:0] r0SubRangeLeft10_uid3021_i_unnamed_k0_zts6mmstv265_b;
    wire [63:0] rIteriMuxFirst10_uid3023_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] r10_uid3024_i_unnamed_k0_zts6mmstv265_s;
    reg [63:0] r10_uid3024_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] q10_uid3025_i_unnamed_k0_zts6mmstv265_qi;
    reg [0:0] q10_uid3025_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] lshl1_uid3027_i_unnamed_k0_zts6mmstv265_q;
    wire [54:0] dSubChunkLow9_uid3028_i_unnamed_k0_zts6mmstv265_in;
    wire [54:0] dSubChunkLow9_uid3028_i_unnamed_k0_zts6mmstv265_b;
    wire [54:0] nSubChunkLow9_uid3029_i_unnamed_k0_zts6mmstv265_in;
    wire [54:0] nSubChunkLow9_uid3029_i_unnamed_k0_zts6mmstv265_b;
    wire [55:0] r0Sub9_uid3030_i_unnamed_k0_zts6mmstv265_a;
    wire [55:0] r0Sub9_uid3030_i_unnamed_k0_zts6mmstv265_b;
    logic [55:0] r0Sub9_uid3030_i_unnamed_k0_zts6mmstv265_o;
    wire [55:0] r0Sub9_uid3030_i_unnamed_k0_zts6mmstv265_q;
    wire [8:0] topBitsDOR9_uid3031_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] topBitsDOR_uid3032_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] cond9_uid3033_i_unnamed_k0_zts6mmstv265_in;
    wire [0:0] cond9_uid3033_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] opSign9_uid3034_i_unnamed_k0_zts6mmstv265_q;
    wire [63:0] lshl9_uid3035_i_unnamed_k0_zts6mmstv265_in;
    wire [63:0] lshl9_uid3035_i_unnamed_k0_zts6mmstv265_b;
    wire [54:0] r0SubRangeLeft9_uid3036_i_unnamed_k0_zts6mmstv265_in;
    wire [54:0] r0SubRangeLeft9_uid3036_i_unnamed_k0_zts6mmstv265_b;
    wire [63:0] rIteriMuxFirst9_uid3038_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] r9_uid3039_i_unnamed_k0_zts6mmstv265_s;
    reg [63:0] r9_uid3039_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] q9_uid3040_i_unnamed_k0_zts6mmstv265_qi;
    reg [0:0] q9_uid3040_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] lshl1_uid3042_i_unnamed_k0_zts6mmstv265_q;
    wire [55:0] dSubChunkLow8_uid3043_i_unnamed_k0_zts6mmstv265_in;
    wire [55:0] dSubChunkLow8_uid3043_i_unnamed_k0_zts6mmstv265_b;
    wire [55:0] nSubChunkLow8_uid3044_i_unnamed_k0_zts6mmstv265_in;
    wire [55:0] nSubChunkLow8_uid3044_i_unnamed_k0_zts6mmstv265_b;
    wire [56:0] r0Sub8_uid3045_i_unnamed_k0_zts6mmstv265_a;
    wire [56:0] r0Sub8_uid3045_i_unnamed_k0_zts6mmstv265_b;
    logic [56:0] r0Sub8_uid3045_i_unnamed_k0_zts6mmstv265_o;
    wire [56:0] r0Sub8_uid3045_i_unnamed_k0_zts6mmstv265_q;
    wire [7:0] topBitsDOR8_uid3046_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] topBitsDOR_uid3047_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] cond8_uid3048_i_unnamed_k0_zts6mmstv265_in;
    wire [0:0] cond8_uid3048_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] opSign8_uid3049_i_unnamed_k0_zts6mmstv265_q;
    wire [63:0] lshl8_uid3050_i_unnamed_k0_zts6mmstv265_in;
    wire [63:0] lshl8_uid3050_i_unnamed_k0_zts6mmstv265_b;
    wire [55:0] r0SubRangeLeft8_uid3051_i_unnamed_k0_zts6mmstv265_in;
    wire [55:0] r0SubRangeLeft8_uid3051_i_unnamed_k0_zts6mmstv265_b;
    wire [63:0] rIteriMuxFirst8_uid3053_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] r8_uid3054_i_unnamed_k0_zts6mmstv265_s;
    reg [63:0] r8_uid3054_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] q8_uid3055_i_unnamed_k0_zts6mmstv265_qi;
    reg [0:0] q8_uid3055_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] lshl1_uid3057_i_unnamed_k0_zts6mmstv265_q;
    wire [56:0] dSubChunkLow7_uid3058_i_unnamed_k0_zts6mmstv265_in;
    wire [56:0] dSubChunkLow7_uid3058_i_unnamed_k0_zts6mmstv265_b;
    wire [56:0] nSubChunkLow7_uid3059_i_unnamed_k0_zts6mmstv265_in;
    wire [56:0] nSubChunkLow7_uid3059_i_unnamed_k0_zts6mmstv265_b;
    wire [57:0] r0Sub7_uid3060_i_unnamed_k0_zts6mmstv265_a;
    wire [57:0] r0Sub7_uid3060_i_unnamed_k0_zts6mmstv265_b;
    logic [57:0] r0Sub7_uid3060_i_unnamed_k0_zts6mmstv265_o;
    wire [57:0] r0Sub7_uid3060_i_unnamed_k0_zts6mmstv265_q;
    wire [6:0] topBitsDOR7_uid3061_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] topBitsDOR_uid3062_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] cond7_uid3063_i_unnamed_k0_zts6mmstv265_in;
    wire [0:0] cond7_uid3063_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] opSign7_uid3064_i_unnamed_k0_zts6mmstv265_q;
    wire [63:0] lshl7_uid3065_i_unnamed_k0_zts6mmstv265_in;
    wire [63:0] lshl7_uid3065_i_unnamed_k0_zts6mmstv265_b;
    wire [56:0] r0SubRangeLeft7_uid3066_i_unnamed_k0_zts6mmstv265_in;
    wire [56:0] r0SubRangeLeft7_uid3066_i_unnamed_k0_zts6mmstv265_b;
    wire [63:0] rIteriMuxFirst7_uid3068_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] r7_uid3069_i_unnamed_k0_zts6mmstv265_s;
    reg [63:0] r7_uid3069_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] q7_uid3070_i_unnamed_k0_zts6mmstv265_qi;
    reg [0:0] q7_uid3070_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] lshl1_uid3072_i_unnamed_k0_zts6mmstv265_q;
    wire [57:0] dSubChunkLow6_uid3073_i_unnamed_k0_zts6mmstv265_in;
    wire [57:0] dSubChunkLow6_uid3073_i_unnamed_k0_zts6mmstv265_b;
    wire [57:0] nSubChunkLow6_uid3074_i_unnamed_k0_zts6mmstv265_in;
    wire [57:0] nSubChunkLow6_uid3074_i_unnamed_k0_zts6mmstv265_b;
    wire [58:0] r0Sub6_uid3075_i_unnamed_k0_zts6mmstv265_a;
    wire [58:0] r0Sub6_uid3075_i_unnamed_k0_zts6mmstv265_b;
    logic [58:0] r0Sub6_uid3075_i_unnamed_k0_zts6mmstv265_o;
    wire [58:0] r0Sub6_uid3075_i_unnamed_k0_zts6mmstv265_q;
    wire [5:0] topBitsDOR6_uid3076_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] topBitsDOR_uid3077_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] cond6_uid3078_i_unnamed_k0_zts6mmstv265_in;
    wire [0:0] cond6_uid3078_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] opSign6_uid3079_i_unnamed_k0_zts6mmstv265_q;
    wire [63:0] lshl6_uid3080_i_unnamed_k0_zts6mmstv265_in;
    wire [63:0] lshl6_uid3080_i_unnamed_k0_zts6mmstv265_b;
    wire [57:0] r0SubRangeLeft6_uid3081_i_unnamed_k0_zts6mmstv265_in;
    wire [57:0] r0SubRangeLeft6_uid3081_i_unnamed_k0_zts6mmstv265_b;
    wire [63:0] rIteriMuxFirst6_uid3083_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] r6_uid3084_i_unnamed_k0_zts6mmstv265_s;
    reg [63:0] r6_uid3084_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] q6_uid3085_i_unnamed_k0_zts6mmstv265_qi;
    reg [0:0] q6_uid3085_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] lshl1_uid3087_i_unnamed_k0_zts6mmstv265_q;
    wire [58:0] dSubChunkLow5_uid3088_i_unnamed_k0_zts6mmstv265_in;
    wire [58:0] dSubChunkLow5_uid3088_i_unnamed_k0_zts6mmstv265_b;
    wire [58:0] nSubChunkLow5_uid3089_i_unnamed_k0_zts6mmstv265_in;
    wire [58:0] nSubChunkLow5_uid3089_i_unnamed_k0_zts6mmstv265_b;
    wire [59:0] r0Sub5_uid3090_i_unnamed_k0_zts6mmstv265_a;
    wire [59:0] r0Sub5_uid3090_i_unnamed_k0_zts6mmstv265_b;
    logic [59:0] r0Sub5_uid3090_i_unnamed_k0_zts6mmstv265_o;
    wire [59:0] r0Sub5_uid3090_i_unnamed_k0_zts6mmstv265_q;
    wire [4:0] topBitsDOR5_uid3091_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] topBitsDOR_uid3092_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] cond5_uid3093_i_unnamed_k0_zts6mmstv265_in;
    wire [0:0] cond5_uid3093_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] opSign5_uid3094_i_unnamed_k0_zts6mmstv265_q;
    wire [63:0] lshl5_uid3095_i_unnamed_k0_zts6mmstv265_in;
    wire [63:0] lshl5_uid3095_i_unnamed_k0_zts6mmstv265_b;
    wire [58:0] r0SubRangeLeft5_uid3096_i_unnamed_k0_zts6mmstv265_in;
    wire [58:0] r0SubRangeLeft5_uid3096_i_unnamed_k0_zts6mmstv265_b;
    wire [63:0] rIteriMuxFirst5_uid3098_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] r5_uid3099_i_unnamed_k0_zts6mmstv265_s;
    reg [63:0] r5_uid3099_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] q5_uid3100_i_unnamed_k0_zts6mmstv265_qi;
    reg [0:0] q5_uid3100_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] lshl1_uid3102_i_unnamed_k0_zts6mmstv265_q;
    wire [59:0] dSubChunkLow4_uid3103_i_unnamed_k0_zts6mmstv265_in;
    wire [59:0] dSubChunkLow4_uid3103_i_unnamed_k0_zts6mmstv265_b;
    wire [59:0] nSubChunkLow4_uid3104_i_unnamed_k0_zts6mmstv265_in;
    wire [59:0] nSubChunkLow4_uid3104_i_unnamed_k0_zts6mmstv265_b;
    wire [60:0] r0Sub4_uid3105_i_unnamed_k0_zts6mmstv265_a;
    wire [60:0] r0Sub4_uid3105_i_unnamed_k0_zts6mmstv265_b;
    logic [60:0] r0Sub4_uid3105_i_unnamed_k0_zts6mmstv265_o;
    wire [60:0] r0Sub4_uid3105_i_unnamed_k0_zts6mmstv265_q;
    wire [3:0] topBitsDOR4_uid3106_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] topBitsDOR_uid3107_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] cond4_uid3108_i_unnamed_k0_zts6mmstv265_in;
    wire [0:0] cond4_uid3108_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] opSign4_uid3109_i_unnamed_k0_zts6mmstv265_q;
    wire [63:0] lshl4_uid3110_i_unnamed_k0_zts6mmstv265_in;
    wire [63:0] lshl4_uid3110_i_unnamed_k0_zts6mmstv265_b;
    wire [59:0] r0SubRangeLeft4_uid3111_i_unnamed_k0_zts6mmstv265_in;
    wire [59:0] r0SubRangeLeft4_uid3111_i_unnamed_k0_zts6mmstv265_b;
    wire [63:0] rIteriMuxFirst4_uid3113_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] r4_uid3114_i_unnamed_k0_zts6mmstv265_s;
    reg [63:0] r4_uid3114_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] q4_uid3115_i_unnamed_k0_zts6mmstv265_qi;
    reg [0:0] q4_uid3115_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] lshl1_uid3117_i_unnamed_k0_zts6mmstv265_q;
    wire [60:0] dSubChunkLow3_uid3118_i_unnamed_k0_zts6mmstv265_in;
    wire [60:0] dSubChunkLow3_uid3118_i_unnamed_k0_zts6mmstv265_b;
    wire [60:0] nSubChunkLow3_uid3119_i_unnamed_k0_zts6mmstv265_in;
    wire [60:0] nSubChunkLow3_uid3119_i_unnamed_k0_zts6mmstv265_b;
    wire [61:0] r0Sub3_uid3120_i_unnamed_k0_zts6mmstv265_a;
    wire [61:0] r0Sub3_uid3120_i_unnamed_k0_zts6mmstv265_b;
    logic [61:0] r0Sub3_uid3120_i_unnamed_k0_zts6mmstv265_o;
    wire [61:0] r0Sub3_uid3120_i_unnamed_k0_zts6mmstv265_q;
    wire [2:0] topBitsDOR3_uid3121_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] topBitsDOR_uid3122_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] cond3_uid3123_i_unnamed_k0_zts6mmstv265_in;
    wire [0:0] cond3_uid3123_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] opSign3_uid3124_i_unnamed_k0_zts6mmstv265_q;
    wire [63:0] lshl3_uid3125_i_unnamed_k0_zts6mmstv265_in;
    wire [63:0] lshl3_uid3125_i_unnamed_k0_zts6mmstv265_b;
    wire [60:0] r0SubRangeLeft3_uid3126_i_unnamed_k0_zts6mmstv265_in;
    wire [60:0] r0SubRangeLeft3_uid3126_i_unnamed_k0_zts6mmstv265_b;
    wire [63:0] rIteriMuxFirst3_uid3128_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] r3_uid3129_i_unnamed_k0_zts6mmstv265_s;
    reg [63:0] r3_uid3129_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] q3_uid3130_i_unnamed_k0_zts6mmstv265_qi;
    reg [0:0] q3_uid3130_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] lshl1_uid3132_i_unnamed_k0_zts6mmstv265_q;
    wire [61:0] dSubChunkLow2_uid3133_i_unnamed_k0_zts6mmstv265_in;
    wire [61:0] dSubChunkLow2_uid3133_i_unnamed_k0_zts6mmstv265_b;
    wire [61:0] nSubChunkLow2_uid3134_i_unnamed_k0_zts6mmstv265_in;
    wire [61:0] nSubChunkLow2_uid3134_i_unnamed_k0_zts6mmstv265_b;
    wire [62:0] r0Sub2_uid3135_i_unnamed_k0_zts6mmstv265_a;
    wire [62:0] r0Sub2_uid3135_i_unnamed_k0_zts6mmstv265_b;
    logic [62:0] r0Sub2_uid3135_i_unnamed_k0_zts6mmstv265_o;
    wire [62:0] r0Sub2_uid3135_i_unnamed_k0_zts6mmstv265_q;
    wire [1:0] topBitsDOR2_uid3136_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] topBitsDOR_uid3137_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] cond2_uid3138_i_unnamed_k0_zts6mmstv265_in;
    wire [0:0] cond2_uid3138_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] opSign2_uid3139_i_unnamed_k0_zts6mmstv265_q;
    wire [63:0] lshl2_uid3140_i_unnamed_k0_zts6mmstv265_in;
    wire [63:0] lshl2_uid3140_i_unnamed_k0_zts6mmstv265_b;
    wire [61:0] r0SubRangeLeft2_uid3141_i_unnamed_k0_zts6mmstv265_in;
    wire [61:0] r0SubRangeLeft2_uid3141_i_unnamed_k0_zts6mmstv265_b;
    wire [63:0] rIteriMuxFirst2_uid3143_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] r2_uid3144_i_unnamed_k0_zts6mmstv265_s;
    reg [63:0] r2_uid3144_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] q2_uid3145_i_unnamed_k0_zts6mmstv265_qi;
    reg [0:0] q2_uid3145_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] lshl1_uid3147_i_unnamed_k0_zts6mmstv265_q;
    wire [62:0] dSubChunkLow1_uid3148_i_unnamed_k0_zts6mmstv265_in;
    wire [62:0] dSubChunkLow1_uid3148_i_unnamed_k0_zts6mmstv265_b;
    wire [62:0] nSubChunkLow1_uid3149_i_unnamed_k0_zts6mmstv265_in;
    wire [62:0] nSubChunkLow1_uid3149_i_unnamed_k0_zts6mmstv265_b;
    wire [63:0] r0Sub1_uid3150_i_unnamed_k0_zts6mmstv265_a;
    wire [63:0] r0Sub1_uid3150_i_unnamed_k0_zts6mmstv265_b;
    logic [63:0] r0Sub1_uid3150_i_unnamed_k0_zts6mmstv265_o;
    wire [63:0] r0Sub1_uid3150_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] topBitsDOR1_uid3151_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] topBitsDOR_uid3152_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] cond1_uid3153_i_unnamed_k0_zts6mmstv265_in;
    wire [0:0] cond1_uid3153_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] opSign1_uid3154_i_unnamed_k0_zts6mmstv265_q;
    wire [63:0] lshl1_uid3155_i_unnamed_k0_zts6mmstv265_in;
    wire [63:0] lshl1_uid3155_i_unnamed_k0_zts6mmstv265_b;
    wire [62:0] r0SubRangeLeft1_uid3156_i_unnamed_k0_zts6mmstv265_in;
    wire [62:0] r0SubRangeLeft1_uid3156_i_unnamed_k0_zts6mmstv265_b;
    wire [63:0] rIteriMuxFirst1_uid3158_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] r1_uid3159_i_unnamed_k0_zts6mmstv265_s;
    reg [63:0] r1_uid3159_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] q1_uid3160_i_unnamed_k0_zts6mmstv265_qi;
    reg [0:0] q1_uid3160_i_unnamed_k0_zts6mmstv265_q;
    wire [64:0] lshl1_uid3162_i_unnamed_k0_zts6mmstv265_q;
    wire [63:0] nSubChunkLow0_uid3164_i_unnamed_k0_zts6mmstv265_in;
    wire [63:0] nSubChunkLow0_uid3164_i_unnamed_k0_zts6mmstv265_b;
    wire [64:0] r0Sub0_uid3165_i_unnamed_k0_zts6mmstv265_a;
    wire [64:0] r0Sub0_uid3165_i_unnamed_k0_zts6mmstv265_b;
    logic [64:0] r0Sub0_uid3165_i_unnamed_k0_zts6mmstv265_o;
    wire [64:0] r0Sub0_uid3165_i_unnamed_k0_zts6mmstv265_q;
    wire [0:0] cond0_uid3166_i_unnamed_k0_zts6mmstv265_b;
    wire [0:0] q0_uid3170_i_unnamed_k0_zts6mmstv265_q;
    wire [63:0] resFinalIntDiv_uid3171_i_unnamed_k0_zts6mmstv265_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg0_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg1_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg2_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg3_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg4_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg5_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg6_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg7_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg8_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg9_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg10_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg11_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg12_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg13_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg14_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg15_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg16_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg17_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg18_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg19_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg20_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg21_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg22_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg23_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg24_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg25_q;
    wire [0:0] x0_uid2203_i_unnamed_k0_zts6mmstv244_b_const_q;
    wire [0:0] i_exitcond3_k0_zts6mmstv287_cmp_nsign_q;
    wire [45:0] i_unnamed_k0_zts6mmstv225_sums_align_0_q;
    wire [45:0] i_unnamed_k0_zts6mmstv225_sums_align_0_qint;
    wire [118:0] i_unnamed_k0_zts6mmstv225_sums_join_1_q;
    wire [54:0] i_unnamed_k0_zts6mmstv225_sums_align_2_q;
    wire [54:0] i_unnamed_k0_zts6mmstv225_sums_align_2_qint;
    wire [53:0] i_unnamed_k0_zts6mmstv225_sums_align_3_q;
    wire [53:0] i_unnamed_k0_zts6mmstv225_sums_align_3_qint;
    wire [108:0] i_unnamed_k0_zts6mmstv225_sums_join_4_q;
    wire [71:0] i_unnamed_k0_zts6mmstv225_sums_align_5_q;
    wire [71:0] i_unnamed_k0_zts6mmstv225_sums_align_5_qint;
    wire [27:0] i_unnamed_k0_zts6mmstv225_sums_align_6_q;
    wire [27:0] i_unnamed_k0_zts6mmstv225_sums_align_6_qint;
    wire [127:0] i_unnamed_k0_zts6mmstv225_sums_join_7_q;
    wire [91:0] i_unnamed_k0_zts6mmstv225_sums_align_8_q;
    wire [91:0] i_unnamed_k0_zts6mmstv225_sums_align_8_qint;
    wire [119:0] i_unnamed_k0_zts6mmstv225_sums_result_add_0_0_a;
    wire [119:0] i_unnamed_k0_zts6mmstv225_sums_result_add_0_0_b;
    logic [119:0] i_unnamed_k0_zts6mmstv225_sums_result_add_0_0_o;
    wire [119:0] i_unnamed_k0_zts6mmstv225_sums_result_add_0_0_q;
    wire [128:0] i_unnamed_k0_zts6mmstv225_sums_result_add_0_1_a;
    wire [128:0] i_unnamed_k0_zts6mmstv225_sums_result_add_0_1_b;
    logic [128:0] i_unnamed_k0_zts6mmstv225_sums_result_add_0_1_o;
    wire [128:0] i_unnamed_k0_zts6mmstv225_sums_result_add_0_1_q;
    wire [129:0] i_unnamed_k0_zts6mmstv225_sums_result_add_1_0_a;
    wire [129:0] i_unnamed_k0_zts6mmstv225_sums_result_add_1_0_b;
    logic [129:0] i_unnamed_k0_zts6mmstv225_sums_result_add_1_0_o;
    wire [129:0] i_unnamed_k0_zts6mmstv225_sums_result_add_1_0_q;
    wire [45:0] i_unnamed_k0_zts6mmstv228_sums_align_0_q;
    wire [45:0] i_unnamed_k0_zts6mmstv228_sums_align_0_qint;
    wire [118:0] i_unnamed_k0_zts6mmstv228_sums_join_1_q;
    wire [54:0] i_unnamed_k0_zts6mmstv228_sums_align_2_q;
    wire [54:0] i_unnamed_k0_zts6mmstv228_sums_align_2_qint;
    wire [53:0] i_unnamed_k0_zts6mmstv228_sums_align_3_q;
    wire [53:0] i_unnamed_k0_zts6mmstv228_sums_align_3_qint;
    wire [108:0] i_unnamed_k0_zts6mmstv228_sums_join_4_q;
    wire [71:0] i_unnamed_k0_zts6mmstv228_sums_align_5_q;
    wire [71:0] i_unnamed_k0_zts6mmstv228_sums_align_5_qint;
    wire [27:0] i_unnamed_k0_zts6mmstv228_sums_align_6_q;
    wire [27:0] i_unnamed_k0_zts6mmstv228_sums_align_6_qint;
    wire [127:0] i_unnamed_k0_zts6mmstv228_sums_join_7_q;
    wire [91:0] i_unnamed_k0_zts6mmstv228_sums_align_8_q;
    wire [91:0] i_unnamed_k0_zts6mmstv228_sums_align_8_qint;
    wire [119:0] i_unnamed_k0_zts6mmstv228_sums_result_add_0_0_a;
    wire [119:0] i_unnamed_k0_zts6mmstv228_sums_result_add_0_0_b;
    logic [119:0] i_unnamed_k0_zts6mmstv228_sums_result_add_0_0_o;
    wire [119:0] i_unnamed_k0_zts6mmstv228_sums_result_add_0_0_q;
    wire [128:0] i_unnamed_k0_zts6mmstv228_sums_result_add_0_1_a;
    wire [128:0] i_unnamed_k0_zts6mmstv228_sums_result_add_0_1_b;
    logic [128:0] i_unnamed_k0_zts6mmstv228_sums_result_add_0_1_o;
    wire [128:0] i_unnamed_k0_zts6mmstv228_sums_result_add_0_1_q;
    wire [129:0] i_unnamed_k0_zts6mmstv228_sums_result_add_1_0_a;
    wire [129:0] i_unnamed_k0_zts6mmstv228_sums_result_add_1_0_b;
    logic [129:0] i_unnamed_k0_zts6mmstv228_sums_result_add_1_0_o;
    wire [129:0] i_unnamed_k0_zts6mmstv228_sums_result_add_1_0_q;
    wire [45:0] i_unnamed_k0_zts6mmstv231_sums_align_0_q;
    wire [45:0] i_unnamed_k0_zts6mmstv231_sums_align_0_qint;
    wire [118:0] i_unnamed_k0_zts6mmstv231_sums_join_1_q;
    wire [54:0] i_unnamed_k0_zts6mmstv231_sums_align_2_q;
    wire [54:0] i_unnamed_k0_zts6mmstv231_sums_align_2_qint;
    wire [53:0] i_unnamed_k0_zts6mmstv231_sums_align_3_q;
    wire [53:0] i_unnamed_k0_zts6mmstv231_sums_align_3_qint;
    wire [108:0] i_unnamed_k0_zts6mmstv231_sums_join_4_q;
    wire [71:0] i_unnamed_k0_zts6mmstv231_sums_align_5_q;
    wire [71:0] i_unnamed_k0_zts6mmstv231_sums_align_5_qint;
    wire [27:0] i_unnamed_k0_zts6mmstv231_sums_align_6_q;
    wire [27:0] i_unnamed_k0_zts6mmstv231_sums_align_6_qint;
    wire [127:0] i_unnamed_k0_zts6mmstv231_sums_join_7_q;
    wire [91:0] i_unnamed_k0_zts6mmstv231_sums_align_8_q;
    wire [91:0] i_unnamed_k0_zts6mmstv231_sums_align_8_qint;
    wire [119:0] i_unnamed_k0_zts6mmstv231_sums_result_add_0_0_a;
    wire [119:0] i_unnamed_k0_zts6mmstv231_sums_result_add_0_0_b;
    logic [119:0] i_unnamed_k0_zts6mmstv231_sums_result_add_0_0_o;
    wire [119:0] i_unnamed_k0_zts6mmstv231_sums_result_add_0_0_q;
    wire [128:0] i_unnamed_k0_zts6mmstv231_sums_result_add_0_1_a;
    wire [128:0] i_unnamed_k0_zts6mmstv231_sums_result_add_0_1_b;
    logic [128:0] i_unnamed_k0_zts6mmstv231_sums_result_add_0_1_o;
    wire [128:0] i_unnamed_k0_zts6mmstv231_sums_result_add_0_1_q;
    wire [129:0] i_unnamed_k0_zts6mmstv231_sums_result_add_1_0_a;
    wire [129:0] i_unnamed_k0_zts6mmstv231_sums_result_add_1_0_b;
    logic [129:0] i_unnamed_k0_zts6mmstv231_sums_result_add_1_0_o;
    wire [129:0] i_unnamed_k0_zts6mmstv231_sums_result_add_1_0_q;
    wire [45:0] i_unnamed_k0_zts6mmstv237_sums_align_0_q;
    wire [45:0] i_unnamed_k0_zts6mmstv237_sums_align_0_qint;
    wire [118:0] i_unnamed_k0_zts6mmstv237_sums_join_1_q;
    wire [54:0] i_unnamed_k0_zts6mmstv237_sums_align_2_q;
    wire [54:0] i_unnamed_k0_zts6mmstv237_sums_align_2_qint;
    wire [53:0] i_unnamed_k0_zts6mmstv237_sums_align_3_q;
    wire [53:0] i_unnamed_k0_zts6mmstv237_sums_align_3_qint;
    wire [108:0] i_unnamed_k0_zts6mmstv237_sums_join_4_q;
    wire [71:0] i_unnamed_k0_zts6mmstv237_sums_align_5_q;
    wire [71:0] i_unnamed_k0_zts6mmstv237_sums_align_5_qint;
    wire [27:0] i_unnamed_k0_zts6mmstv237_sums_align_6_q;
    wire [27:0] i_unnamed_k0_zts6mmstv237_sums_align_6_qint;
    wire [127:0] i_unnamed_k0_zts6mmstv237_sums_join_7_q;
    wire [91:0] i_unnamed_k0_zts6mmstv237_sums_align_8_q;
    wire [91:0] i_unnamed_k0_zts6mmstv237_sums_align_8_qint;
    wire [119:0] i_unnamed_k0_zts6mmstv237_sums_result_add_0_0_a;
    wire [119:0] i_unnamed_k0_zts6mmstv237_sums_result_add_0_0_b;
    logic [119:0] i_unnamed_k0_zts6mmstv237_sums_result_add_0_0_o;
    wire [119:0] i_unnamed_k0_zts6mmstv237_sums_result_add_0_0_q;
    wire [128:0] i_unnamed_k0_zts6mmstv237_sums_result_add_0_1_a;
    wire [128:0] i_unnamed_k0_zts6mmstv237_sums_result_add_0_1_b;
    logic [128:0] i_unnamed_k0_zts6mmstv237_sums_result_add_0_1_o;
    wire [128:0] i_unnamed_k0_zts6mmstv237_sums_result_add_0_1_q;
    wire [129:0] i_unnamed_k0_zts6mmstv237_sums_result_add_1_0_a;
    wire [129:0] i_unnamed_k0_zts6mmstv237_sums_result_add_1_0_b;
    logic [129:0] i_unnamed_k0_zts6mmstv237_sums_result_add_1_0_o;
    wire [129:0] i_unnamed_k0_zts6mmstv237_sums_result_add_1_0_q;
    wire [45:0] i_unnamed_k0_zts6mmstv246_sums_align_0_q;
    wire [45:0] i_unnamed_k0_zts6mmstv246_sums_align_0_qint;
    wire [118:0] i_unnamed_k0_zts6mmstv246_sums_join_1_q;
    wire [54:0] i_unnamed_k0_zts6mmstv246_sums_align_2_q;
    wire [54:0] i_unnamed_k0_zts6mmstv246_sums_align_2_qint;
    wire [53:0] i_unnamed_k0_zts6mmstv246_sums_align_3_q;
    wire [53:0] i_unnamed_k0_zts6mmstv246_sums_align_3_qint;
    wire [108:0] i_unnamed_k0_zts6mmstv246_sums_join_4_q;
    wire [71:0] i_unnamed_k0_zts6mmstv246_sums_align_5_q;
    wire [71:0] i_unnamed_k0_zts6mmstv246_sums_align_5_qint;
    wire [27:0] i_unnamed_k0_zts6mmstv246_sums_align_6_q;
    wire [27:0] i_unnamed_k0_zts6mmstv246_sums_align_6_qint;
    wire [127:0] i_unnamed_k0_zts6mmstv246_sums_join_7_q;
    wire [91:0] i_unnamed_k0_zts6mmstv246_sums_align_8_q;
    wire [91:0] i_unnamed_k0_zts6mmstv246_sums_align_8_qint;
    wire [119:0] i_unnamed_k0_zts6mmstv246_sums_result_add_0_0_a;
    wire [119:0] i_unnamed_k0_zts6mmstv246_sums_result_add_0_0_b;
    logic [119:0] i_unnamed_k0_zts6mmstv246_sums_result_add_0_0_o;
    wire [119:0] i_unnamed_k0_zts6mmstv246_sums_result_add_0_0_q;
    wire [128:0] i_unnamed_k0_zts6mmstv246_sums_result_add_0_1_a;
    wire [128:0] i_unnamed_k0_zts6mmstv246_sums_result_add_0_1_b;
    logic [128:0] i_unnamed_k0_zts6mmstv246_sums_result_add_0_1_o;
    wire [128:0] i_unnamed_k0_zts6mmstv246_sums_result_add_0_1_q;
    wire [129:0] i_unnamed_k0_zts6mmstv246_sums_result_add_1_0_a;
    wire [129:0] i_unnamed_k0_zts6mmstv246_sums_result_add_1_0_b;
    logic [129:0] i_unnamed_k0_zts6mmstv246_sums_result_add_1_0_o;
    wire [129:0] i_unnamed_k0_zts6mmstv246_sums_result_add_1_0_q;
    wire [45:0] i_unnamed_k0_zts6mmstv249_sums_align_0_q;
    wire [45:0] i_unnamed_k0_zts6mmstv249_sums_align_0_qint;
    wire [118:0] i_unnamed_k0_zts6mmstv249_sums_join_1_q;
    wire [54:0] i_unnamed_k0_zts6mmstv249_sums_align_2_q;
    wire [54:0] i_unnamed_k0_zts6mmstv249_sums_align_2_qint;
    wire [53:0] i_unnamed_k0_zts6mmstv249_sums_align_3_q;
    wire [53:0] i_unnamed_k0_zts6mmstv249_sums_align_3_qint;
    wire [108:0] i_unnamed_k0_zts6mmstv249_sums_join_4_q;
    wire [71:0] i_unnamed_k0_zts6mmstv249_sums_align_5_q;
    wire [71:0] i_unnamed_k0_zts6mmstv249_sums_align_5_qint;
    wire [27:0] i_unnamed_k0_zts6mmstv249_sums_align_6_q;
    wire [27:0] i_unnamed_k0_zts6mmstv249_sums_align_6_qint;
    wire [127:0] i_unnamed_k0_zts6mmstv249_sums_join_7_q;
    wire [91:0] i_unnamed_k0_zts6mmstv249_sums_align_8_q;
    wire [91:0] i_unnamed_k0_zts6mmstv249_sums_align_8_qint;
    wire [119:0] i_unnamed_k0_zts6mmstv249_sums_result_add_0_0_a;
    wire [119:0] i_unnamed_k0_zts6mmstv249_sums_result_add_0_0_b;
    logic [119:0] i_unnamed_k0_zts6mmstv249_sums_result_add_0_0_o;
    wire [119:0] i_unnamed_k0_zts6mmstv249_sums_result_add_0_0_q;
    wire [128:0] i_unnamed_k0_zts6mmstv249_sums_result_add_0_1_a;
    wire [128:0] i_unnamed_k0_zts6mmstv249_sums_result_add_0_1_b;
    logic [128:0] i_unnamed_k0_zts6mmstv249_sums_result_add_0_1_o;
    wire [128:0] i_unnamed_k0_zts6mmstv249_sums_result_add_0_1_q;
    wire [129:0] i_unnamed_k0_zts6mmstv249_sums_result_add_1_0_a;
    wire [129:0] i_unnamed_k0_zts6mmstv249_sums_result_add_1_0_b;
    logic [129:0] i_unnamed_k0_zts6mmstv249_sums_result_add_1_0_o;
    wire [129:0] i_unnamed_k0_zts6mmstv249_sums_result_add_1_0_q;
    wire [45:0] i_unnamed_k0_zts6mmstv252_sums_align_0_q;
    wire [45:0] i_unnamed_k0_zts6mmstv252_sums_align_0_qint;
    wire [118:0] i_unnamed_k0_zts6mmstv252_sums_join_1_q;
    wire [54:0] i_unnamed_k0_zts6mmstv252_sums_align_2_q;
    wire [54:0] i_unnamed_k0_zts6mmstv252_sums_align_2_qint;
    wire [53:0] i_unnamed_k0_zts6mmstv252_sums_align_3_q;
    wire [53:0] i_unnamed_k0_zts6mmstv252_sums_align_3_qint;
    wire [108:0] i_unnamed_k0_zts6mmstv252_sums_join_4_q;
    wire [71:0] i_unnamed_k0_zts6mmstv252_sums_align_5_q;
    wire [71:0] i_unnamed_k0_zts6mmstv252_sums_align_5_qint;
    wire [27:0] i_unnamed_k0_zts6mmstv252_sums_align_6_q;
    wire [27:0] i_unnamed_k0_zts6mmstv252_sums_align_6_qint;
    wire [127:0] i_unnamed_k0_zts6mmstv252_sums_join_7_q;
    wire [91:0] i_unnamed_k0_zts6mmstv252_sums_align_8_q;
    wire [91:0] i_unnamed_k0_zts6mmstv252_sums_align_8_qint;
    wire [119:0] i_unnamed_k0_zts6mmstv252_sums_result_add_0_0_a;
    wire [119:0] i_unnamed_k0_zts6mmstv252_sums_result_add_0_0_b;
    logic [119:0] i_unnamed_k0_zts6mmstv252_sums_result_add_0_0_o;
    wire [119:0] i_unnamed_k0_zts6mmstv252_sums_result_add_0_0_q;
    wire [128:0] i_unnamed_k0_zts6mmstv252_sums_result_add_0_1_a;
    wire [128:0] i_unnamed_k0_zts6mmstv252_sums_result_add_0_1_b;
    logic [128:0] i_unnamed_k0_zts6mmstv252_sums_result_add_0_1_o;
    wire [128:0] i_unnamed_k0_zts6mmstv252_sums_result_add_0_1_q;
    wire [129:0] i_unnamed_k0_zts6mmstv252_sums_result_add_1_0_a;
    wire [129:0] i_unnamed_k0_zts6mmstv252_sums_result_add_1_0_b;
    logic [129:0] i_unnamed_k0_zts6mmstv252_sums_result_add_1_0_o;
    wire [129:0] i_unnamed_k0_zts6mmstv252_sums_result_add_1_0_q;
    wire [45:0] i_unnamed_k0_zts6mmstv258_sums_align_0_q;
    wire [45:0] i_unnamed_k0_zts6mmstv258_sums_align_0_qint;
    wire [118:0] i_unnamed_k0_zts6mmstv258_sums_join_1_q;
    wire [54:0] i_unnamed_k0_zts6mmstv258_sums_align_2_q;
    wire [54:0] i_unnamed_k0_zts6mmstv258_sums_align_2_qint;
    wire [53:0] i_unnamed_k0_zts6mmstv258_sums_align_3_q;
    wire [53:0] i_unnamed_k0_zts6mmstv258_sums_align_3_qint;
    wire [108:0] i_unnamed_k0_zts6mmstv258_sums_join_4_q;
    wire [71:0] i_unnamed_k0_zts6mmstv258_sums_align_5_q;
    wire [71:0] i_unnamed_k0_zts6mmstv258_sums_align_5_qint;
    wire [27:0] i_unnamed_k0_zts6mmstv258_sums_align_6_q;
    wire [27:0] i_unnamed_k0_zts6mmstv258_sums_align_6_qint;
    wire [127:0] i_unnamed_k0_zts6mmstv258_sums_join_7_q;
    wire [91:0] i_unnamed_k0_zts6mmstv258_sums_align_8_q;
    wire [91:0] i_unnamed_k0_zts6mmstv258_sums_align_8_qint;
    wire [119:0] i_unnamed_k0_zts6mmstv258_sums_result_add_0_0_a;
    wire [119:0] i_unnamed_k0_zts6mmstv258_sums_result_add_0_0_b;
    logic [119:0] i_unnamed_k0_zts6mmstv258_sums_result_add_0_0_o;
    wire [119:0] i_unnamed_k0_zts6mmstv258_sums_result_add_0_0_q;
    wire [128:0] i_unnamed_k0_zts6mmstv258_sums_result_add_0_1_a;
    wire [128:0] i_unnamed_k0_zts6mmstv258_sums_result_add_0_1_b;
    logic [128:0] i_unnamed_k0_zts6mmstv258_sums_result_add_0_1_o;
    wire [128:0] i_unnamed_k0_zts6mmstv258_sums_result_add_0_1_q;
    wire [129:0] i_unnamed_k0_zts6mmstv258_sums_result_add_1_0_a;
    wire [129:0] i_unnamed_k0_zts6mmstv258_sums_result_add_1_0_b;
    logic [129:0] i_unnamed_k0_zts6mmstv258_sums_result_add_1_0_o;
    wire [129:0] i_unnamed_k0_zts6mmstv258_sums_result_add_1_0_q;
    wire [45:0] i_unnamed_k0_zts6mmstv267_sums_align_0_q;
    wire [45:0] i_unnamed_k0_zts6mmstv267_sums_align_0_qint;
    wire [118:0] i_unnamed_k0_zts6mmstv267_sums_join_1_q;
    wire [54:0] i_unnamed_k0_zts6mmstv267_sums_align_2_q;
    wire [54:0] i_unnamed_k0_zts6mmstv267_sums_align_2_qint;
    wire [53:0] i_unnamed_k0_zts6mmstv267_sums_align_3_q;
    wire [53:0] i_unnamed_k0_zts6mmstv267_sums_align_3_qint;
    wire [108:0] i_unnamed_k0_zts6mmstv267_sums_join_4_q;
    wire [71:0] i_unnamed_k0_zts6mmstv267_sums_align_5_q;
    wire [71:0] i_unnamed_k0_zts6mmstv267_sums_align_5_qint;
    wire [27:0] i_unnamed_k0_zts6mmstv267_sums_align_6_q;
    wire [27:0] i_unnamed_k0_zts6mmstv267_sums_align_6_qint;
    wire [127:0] i_unnamed_k0_zts6mmstv267_sums_join_7_q;
    wire [91:0] i_unnamed_k0_zts6mmstv267_sums_align_8_q;
    wire [91:0] i_unnamed_k0_zts6mmstv267_sums_align_8_qint;
    wire [119:0] i_unnamed_k0_zts6mmstv267_sums_result_add_0_0_a;
    wire [119:0] i_unnamed_k0_zts6mmstv267_sums_result_add_0_0_b;
    logic [119:0] i_unnamed_k0_zts6mmstv267_sums_result_add_0_0_o;
    wire [119:0] i_unnamed_k0_zts6mmstv267_sums_result_add_0_0_q;
    wire [128:0] i_unnamed_k0_zts6mmstv267_sums_result_add_0_1_a;
    wire [128:0] i_unnamed_k0_zts6mmstv267_sums_result_add_0_1_b;
    logic [128:0] i_unnamed_k0_zts6mmstv267_sums_result_add_0_1_o;
    wire [128:0] i_unnamed_k0_zts6mmstv267_sums_result_add_0_1_q;
    wire [129:0] i_unnamed_k0_zts6mmstv267_sums_result_add_1_0_a;
    wire [129:0] i_unnamed_k0_zts6mmstv267_sums_result_add_1_0_b;
    logic [129:0] i_unnamed_k0_zts6mmstv267_sums_result_add_1_0_o;
    wire [129:0] i_unnamed_k0_zts6mmstv267_sums_result_add_1_0_q;
    wire [45:0] i_unnamed_k0_zts6mmstv270_sums_align_0_q;
    wire [45:0] i_unnamed_k0_zts6mmstv270_sums_align_0_qint;
    wire [118:0] i_unnamed_k0_zts6mmstv270_sums_join_1_q;
    wire [54:0] i_unnamed_k0_zts6mmstv270_sums_align_2_q;
    wire [54:0] i_unnamed_k0_zts6mmstv270_sums_align_2_qint;
    wire [53:0] i_unnamed_k0_zts6mmstv270_sums_align_3_q;
    wire [53:0] i_unnamed_k0_zts6mmstv270_sums_align_3_qint;
    wire [108:0] i_unnamed_k0_zts6mmstv270_sums_join_4_q;
    wire [71:0] i_unnamed_k0_zts6mmstv270_sums_align_5_q;
    wire [71:0] i_unnamed_k0_zts6mmstv270_sums_align_5_qint;
    wire [27:0] i_unnamed_k0_zts6mmstv270_sums_align_6_q;
    wire [27:0] i_unnamed_k0_zts6mmstv270_sums_align_6_qint;
    wire [127:0] i_unnamed_k0_zts6mmstv270_sums_join_7_q;
    wire [91:0] i_unnamed_k0_zts6mmstv270_sums_align_8_q;
    wire [91:0] i_unnamed_k0_zts6mmstv270_sums_align_8_qint;
    wire [119:0] i_unnamed_k0_zts6mmstv270_sums_result_add_0_0_a;
    wire [119:0] i_unnamed_k0_zts6mmstv270_sums_result_add_0_0_b;
    logic [119:0] i_unnamed_k0_zts6mmstv270_sums_result_add_0_0_o;
    wire [119:0] i_unnamed_k0_zts6mmstv270_sums_result_add_0_0_q;
    wire [128:0] i_unnamed_k0_zts6mmstv270_sums_result_add_0_1_a;
    wire [128:0] i_unnamed_k0_zts6mmstv270_sums_result_add_0_1_b;
    logic [128:0] i_unnamed_k0_zts6mmstv270_sums_result_add_0_1_o;
    wire [128:0] i_unnamed_k0_zts6mmstv270_sums_result_add_0_1_q;
    wire [129:0] i_unnamed_k0_zts6mmstv270_sums_result_add_1_0_a;
    wire [129:0] i_unnamed_k0_zts6mmstv270_sums_result_add_1_0_b;
    logic [129:0] i_unnamed_k0_zts6mmstv270_sums_result_add_1_0_o;
    wire [129:0] i_unnamed_k0_zts6mmstv270_sums_result_add_1_0_q;
    wire [45:0] i_unnamed_k0_zts6mmstv273_sums_align_0_q;
    wire [45:0] i_unnamed_k0_zts6mmstv273_sums_align_0_qint;
    wire [118:0] i_unnamed_k0_zts6mmstv273_sums_join_1_q;
    wire [54:0] i_unnamed_k0_zts6mmstv273_sums_align_2_q;
    wire [54:0] i_unnamed_k0_zts6mmstv273_sums_align_2_qint;
    wire [53:0] i_unnamed_k0_zts6mmstv273_sums_align_3_q;
    wire [53:0] i_unnamed_k0_zts6mmstv273_sums_align_3_qint;
    wire [108:0] i_unnamed_k0_zts6mmstv273_sums_join_4_q;
    wire [71:0] i_unnamed_k0_zts6mmstv273_sums_align_5_q;
    wire [71:0] i_unnamed_k0_zts6mmstv273_sums_align_5_qint;
    wire [27:0] i_unnamed_k0_zts6mmstv273_sums_align_6_q;
    wire [27:0] i_unnamed_k0_zts6mmstv273_sums_align_6_qint;
    wire [127:0] i_unnamed_k0_zts6mmstv273_sums_join_7_q;
    wire [91:0] i_unnamed_k0_zts6mmstv273_sums_align_8_q;
    wire [91:0] i_unnamed_k0_zts6mmstv273_sums_align_8_qint;
    wire [119:0] i_unnamed_k0_zts6mmstv273_sums_result_add_0_0_a;
    wire [119:0] i_unnamed_k0_zts6mmstv273_sums_result_add_0_0_b;
    logic [119:0] i_unnamed_k0_zts6mmstv273_sums_result_add_0_0_o;
    wire [119:0] i_unnamed_k0_zts6mmstv273_sums_result_add_0_0_q;
    wire [128:0] i_unnamed_k0_zts6mmstv273_sums_result_add_0_1_a;
    wire [128:0] i_unnamed_k0_zts6mmstv273_sums_result_add_0_1_b;
    logic [128:0] i_unnamed_k0_zts6mmstv273_sums_result_add_0_1_o;
    wire [128:0] i_unnamed_k0_zts6mmstv273_sums_result_add_0_1_q;
    wire [129:0] i_unnamed_k0_zts6mmstv273_sums_result_add_1_0_a;
    wire [129:0] i_unnamed_k0_zts6mmstv273_sums_result_add_1_0_b;
    logic [129:0] i_unnamed_k0_zts6mmstv273_sums_result_add_1_0_o;
    wire [129:0] i_unnamed_k0_zts6mmstv273_sums_result_add_1_0_q;
    wire [45:0] i_unnamed_k0_zts6mmstv279_sums_align_0_q;
    wire [45:0] i_unnamed_k0_zts6mmstv279_sums_align_0_qint;
    wire [118:0] i_unnamed_k0_zts6mmstv279_sums_join_1_q;
    wire [54:0] i_unnamed_k0_zts6mmstv279_sums_align_2_q;
    wire [54:0] i_unnamed_k0_zts6mmstv279_sums_align_2_qint;
    wire [53:0] i_unnamed_k0_zts6mmstv279_sums_align_3_q;
    wire [53:0] i_unnamed_k0_zts6mmstv279_sums_align_3_qint;
    wire [108:0] i_unnamed_k0_zts6mmstv279_sums_join_4_q;
    wire [71:0] i_unnamed_k0_zts6mmstv279_sums_align_5_q;
    wire [71:0] i_unnamed_k0_zts6mmstv279_sums_align_5_qint;
    wire [27:0] i_unnamed_k0_zts6mmstv279_sums_align_6_q;
    wire [27:0] i_unnamed_k0_zts6mmstv279_sums_align_6_qint;
    wire [127:0] i_unnamed_k0_zts6mmstv279_sums_join_7_q;
    wire [91:0] i_unnamed_k0_zts6mmstv279_sums_align_8_q;
    wire [91:0] i_unnamed_k0_zts6mmstv279_sums_align_8_qint;
    wire [119:0] i_unnamed_k0_zts6mmstv279_sums_result_add_0_0_a;
    wire [119:0] i_unnamed_k0_zts6mmstv279_sums_result_add_0_0_b;
    logic [119:0] i_unnamed_k0_zts6mmstv279_sums_result_add_0_0_o;
    wire [119:0] i_unnamed_k0_zts6mmstv279_sums_result_add_0_0_q;
    wire [128:0] i_unnamed_k0_zts6mmstv279_sums_result_add_0_1_a;
    wire [128:0] i_unnamed_k0_zts6mmstv279_sums_result_add_0_1_b;
    logic [128:0] i_unnamed_k0_zts6mmstv279_sums_result_add_0_1_o;
    wire [128:0] i_unnamed_k0_zts6mmstv279_sums_result_add_0_1_q;
    wire [129:0] i_unnamed_k0_zts6mmstv279_sums_result_add_1_0_a;
    wire [129:0] i_unnamed_k0_zts6mmstv279_sums_result_add_1_0_b;
    logic [129:0] i_unnamed_k0_zts6mmstv279_sums_result_add_1_0_o;
    wire [129:0] i_unnamed_k0_zts6mmstv279_sums_result_add_1_0_q;
    wire i_unnamed_k0_zts6mmstv225_im0_cma_reset;
    wire [9:0] i_unnamed_k0_zts6mmstv225_im0_cma_a0;
    wire [9:0] i_unnamed_k0_zts6mmstv225_im0_cma_c0;
    wire [19:0] i_unnamed_k0_zts6mmstv225_im0_cma_s0;
    wire [19:0] i_unnamed_k0_zts6mmstv225_im0_cma_qq;
    wire [19:0] i_unnamed_k0_zts6mmstv225_im0_cma_q;
    wire i_unnamed_k0_zts6mmstv225_im0_cma_ena0;
    wire i_unnamed_k0_zts6mmstv225_im0_cma_ena1;
    wire i_unnamed_k0_zts6mmstv225_im0_cma_ena2;
    wire i_unnamed_k0_zts6mmstv225_im13_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv225_im13_cma_a0;
    wire [9:0] i_unnamed_k0_zts6mmstv225_im13_cma_c0;
    wire [27:0] i_unnamed_k0_zts6mmstv225_im13_cma_s0;
    wire [27:0] i_unnamed_k0_zts6mmstv225_im13_cma_qq;
    wire [27:0] i_unnamed_k0_zts6mmstv225_im13_cma_q;
    wire i_unnamed_k0_zts6mmstv225_im13_cma_ena0;
    wire i_unnamed_k0_zts6mmstv225_im13_cma_ena1;
    wire i_unnamed_k0_zts6mmstv225_im13_cma_ena2;
    wire i_unnamed_k0_zts6mmstv225_im30_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv225_im30_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv225_im30_cma_c0;
    wire [35:0] i_unnamed_k0_zts6mmstv225_im30_cma_s0;
    wire [35:0] i_unnamed_k0_zts6mmstv225_im30_cma_qq;
    wire [35:0] i_unnamed_k0_zts6mmstv225_im30_cma_q;
    wire i_unnamed_k0_zts6mmstv225_im30_cma_ena0;
    wire i_unnamed_k0_zts6mmstv225_im30_cma_ena1;
    wire i_unnamed_k0_zts6mmstv225_im30_cma_ena2;
    wire i_unnamed_k0_zts6mmstv225_im38_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv225_im38_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv225_im38_cma_c0;
    wire [35:0] i_unnamed_k0_zts6mmstv225_im38_cma_s0;
    wire [35:0] i_unnamed_k0_zts6mmstv225_im38_cma_qq;
    wire [35:0] i_unnamed_k0_zts6mmstv225_im38_cma_q;
    wire i_unnamed_k0_zts6mmstv225_im38_cma_ena0;
    wire i_unnamed_k0_zts6mmstv225_im38_cma_ena1;
    wire i_unnamed_k0_zts6mmstv225_im38_cma_ena2;
    wire i_unnamed_k0_zts6mmstv228_im0_cma_reset;
    wire [9:0] i_unnamed_k0_zts6mmstv228_im0_cma_a0;
    wire [9:0] i_unnamed_k0_zts6mmstv228_im0_cma_c0;
    wire [19:0] i_unnamed_k0_zts6mmstv228_im0_cma_s0;
    wire [19:0] i_unnamed_k0_zts6mmstv228_im0_cma_qq;
    wire [19:0] i_unnamed_k0_zts6mmstv228_im0_cma_q;
    wire i_unnamed_k0_zts6mmstv228_im0_cma_ena0;
    wire i_unnamed_k0_zts6mmstv228_im0_cma_ena1;
    wire i_unnamed_k0_zts6mmstv228_im0_cma_ena2;
    wire i_unnamed_k0_zts6mmstv228_im13_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv228_im13_cma_a0;
    wire [9:0] i_unnamed_k0_zts6mmstv228_im13_cma_c0;
    wire [27:0] i_unnamed_k0_zts6mmstv228_im13_cma_s0;
    wire [27:0] i_unnamed_k0_zts6mmstv228_im13_cma_qq;
    wire [27:0] i_unnamed_k0_zts6mmstv228_im13_cma_q;
    wire i_unnamed_k0_zts6mmstv228_im13_cma_ena0;
    wire i_unnamed_k0_zts6mmstv228_im13_cma_ena1;
    wire i_unnamed_k0_zts6mmstv228_im13_cma_ena2;
    wire i_unnamed_k0_zts6mmstv228_im30_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv228_im30_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv228_im30_cma_c0;
    wire [35:0] i_unnamed_k0_zts6mmstv228_im30_cma_s0;
    wire [35:0] i_unnamed_k0_zts6mmstv228_im30_cma_qq;
    wire [35:0] i_unnamed_k0_zts6mmstv228_im30_cma_q;
    wire i_unnamed_k0_zts6mmstv228_im30_cma_ena0;
    wire i_unnamed_k0_zts6mmstv228_im30_cma_ena1;
    wire i_unnamed_k0_zts6mmstv228_im30_cma_ena2;
    wire i_unnamed_k0_zts6mmstv228_im38_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv228_im38_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv228_im38_cma_c0;
    wire [35:0] i_unnamed_k0_zts6mmstv228_im38_cma_s0;
    wire [35:0] i_unnamed_k0_zts6mmstv228_im38_cma_qq;
    wire [35:0] i_unnamed_k0_zts6mmstv228_im38_cma_q;
    wire i_unnamed_k0_zts6mmstv228_im38_cma_ena0;
    wire i_unnamed_k0_zts6mmstv228_im38_cma_ena1;
    wire i_unnamed_k0_zts6mmstv228_im38_cma_ena2;
    wire i_unnamed_k0_zts6mmstv231_im0_cma_reset;
    wire [9:0] i_unnamed_k0_zts6mmstv231_im0_cma_a0;
    wire [9:0] i_unnamed_k0_zts6mmstv231_im0_cma_c0;
    wire [19:0] i_unnamed_k0_zts6mmstv231_im0_cma_s0;
    wire [19:0] i_unnamed_k0_zts6mmstv231_im0_cma_qq;
    wire [19:0] i_unnamed_k0_zts6mmstv231_im0_cma_q;
    wire i_unnamed_k0_zts6mmstv231_im0_cma_ena0;
    wire i_unnamed_k0_zts6mmstv231_im0_cma_ena1;
    wire i_unnamed_k0_zts6mmstv231_im0_cma_ena2;
    wire i_unnamed_k0_zts6mmstv231_im13_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv231_im13_cma_a0;
    wire [9:0] i_unnamed_k0_zts6mmstv231_im13_cma_c0;
    wire [27:0] i_unnamed_k0_zts6mmstv231_im13_cma_s0;
    wire [27:0] i_unnamed_k0_zts6mmstv231_im13_cma_qq;
    wire [27:0] i_unnamed_k0_zts6mmstv231_im13_cma_q;
    wire i_unnamed_k0_zts6mmstv231_im13_cma_ena0;
    wire i_unnamed_k0_zts6mmstv231_im13_cma_ena1;
    wire i_unnamed_k0_zts6mmstv231_im13_cma_ena2;
    wire i_unnamed_k0_zts6mmstv231_im30_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv231_im30_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv231_im30_cma_c0;
    wire [35:0] i_unnamed_k0_zts6mmstv231_im30_cma_s0;
    wire [35:0] i_unnamed_k0_zts6mmstv231_im30_cma_qq;
    wire [35:0] i_unnamed_k0_zts6mmstv231_im30_cma_q;
    wire i_unnamed_k0_zts6mmstv231_im30_cma_ena0;
    wire i_unnamed_k0_zts6mmstv231_im30_cma_ena1;
    wire i_unnamed_k0_zts6mmstv231_im30_cma_ena2;
    wire i_unnamed_k0_zts6mmstv231_im38_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv231_im38_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv231_im38_cma_c0;
    wire [35:0] i_unnamed_k0_zts6mmstv231_im38_cma_s0;
    wire [35:0] i_unnamed_k0_zts6mmstv231_im38_cma_qq;
    wire [35:0] i_unnamed_k0_zts6mmstv231_im38_cma_q;
    wire i_unnamed_k0_zts6mmstv231_im38_cma_ena0;
    wire i_unnamed_k0_zts6mmstv231_im38_cma_ena1;
    wire i_unnamed_k0_zts6mmstv231_im38_cma_ena2;
    wire i_unnamed_k0_zts6mmstv237_im0_cma_reset;
    wire [9:0] i_unnamed_k0_zts6mmstv237_im0_cma_a0;
    wire [9:0] i_unnamed_k0_zts6mmstv237_im0_cma_c0;
    wire [19:0] i_unnamed_k0_zts6mmstv237_im0_cma_s0;
    wire [19:0] i_unnamed_k0_zts6mmstv237_im0_cma_qq;
    wire [19:0] i_unnamed_k0_zts6mmstv237_im0_cma_q;
    wire i_unnamed_k0_zts6mmstv237_im0_cma_ena0;
    wire i_unnamed_k0_zts6mmstv237_im0_cma_ena1;
    wire i_unnamed_k0_zts6mmstv237_im0_cma_ena2;
    wire i_unnamed_k0_zts6mmstv237_im13_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv237_im13_cma_a0;
    wire [9:0] i_unnamed_k0_zts6mmstv237_im13_cma_c0;
    wire [27:0] i_unnamed_k0_zts6mmstv237_im13_cma_s0;
    wire [27:0] i_unnamed_k0_zts6mmstv237_im13_cma_qq;
    wire [27:0] i_unnamed_k0_zts6mmstv237_im13_cma_q;
    wire i_unnamed_k0_zts6mmstv237_im13_cma_ena0;
    wire i_unnamed_k0_zts6mmstv237_im13_cma_ena1;
    wire i_unnamed_k0_zts6mmstv237_im13_cma_ena2;
    wire i_unnamed_k0_zts6mmstv237_im30_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv237_im30_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv237_im30_cma_c0;
    wire [35:0] i_unnamed_k0_zts6mmstv237_im30_cma_s0;
    wire [35:0] i_unnamed_k0_zts6mmstv237_im30_cma_qq;
    wire [35:0] i_unnamed_k0_zts6mmstv237_im30_cma_q;
    wire i_unnamed_k0_zts6mmstv237_im30_cma_ena0;
    wire i_unnamed_k0_zts6mmstv237_im30_cma_ena1;
    wire i_unnamed_k0_zts6mmstv237_im30_cma_ena2;
    wire i_unnamed_k0_zts6mmstv237_im38_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv237_im38_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv237_im38_cma_c0;
    wire [35:0] i_unnamed_k0_zts6mmstv237_im38_cma_s0;
    wire [35:0] i_unnamed_k0_zts6mmstv237_im38_cma_qq;
    wire [35:0] i_unnamed_k0_zts6mmstv237_im38_cma_q;
    wire i_unnamed_k0_zts6mmstv237_im38_cma_ena0;
    wire i_unnamed_k0_zts6mmstv237_im38_cma_ena1;
    wire i_unnamed_k0_zts6mmstv237_im38_cma_ena2;
    wire i_unnamed_k0_zts6mmstv246_im0_cma_reset;
    wire [9:0] i_unnamed_k0_zts6mmstv246_im0_cma_a0;
    wire [9:0] i_unnamed_k0_zts6mmstv246_im0_cma_c0;
    wire [19:0] i_unnamed_k0_zts6mmstv246_im0_cma_s0;
    wire [19:0] i_unnamed_k0_zts6mmstv246_im0_cma_qq;
    wire [19:0] i_unnamed_k0_zts6mmstv246_im0_cma_q;
    wire i_unnamed_k0_zts6mmstv246_im0_cma_ena0;
    wire i_unnamed_k0_zts6mmstv246_im0_cma_ena1;
    wire i_unnamed_k0_zts6mmstv246_im0_cma_ena2;
    wire i_unnamed_k0_zts6mmstv246_im13_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv246_im13_cma_a0;
    wire [9:0] i_unnamed_k0_zts6mmstv246_im13_cma_c0;
    wire [27:0] i_unnamed_k0_zts6mmstv246_im13_cma_s0;
    wire [27:0] i_unnamed_k0_zts6mmstv246_im13_cma_qq;
    wire [27:0] i_unnamed_k0_zts6mmstv246_im13_cma_q;
    wire i_unnamed_k0_zts6mmstv246_im13_cma_ena0;
    wire i_unnamed_k0_zts6mmstv246_im13_cma_ena1;
    wire i_unnamed_k0_zts6mmstv246_im13_cma_ena2;
    wire i_unnamed_k0_zts6mmstv246_im30_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv246_im30_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv246_im30_cma_c0;
    wire [35:0] i_unnamed_k0_zts6mmstv246_im30_cma_s0;
    wire [35:0] i_unnamed_k0_zts6mmstv246_im30_cma_qq;
    wire [35:0] i_unnamed_k0_zts6mmstv246_im30_cma_q;
    wire i_unnamed_k0_zts6mmstv246_im30_cma_ena0;
    wire i_unnamed_k0_zts6mmstv246_im30_cma_ena1;
    wire i_unnamed_k0_zts6mmstv246_im30_cma_ena2;
    wire i_unnamed_k0_zts6mmstv246_im38_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv246_im38_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv246_im38_cma_c0;
    wire [35:0] i_unnamed_k0_zts6mmstv246_im38_cma_s0;
    wire [35:0] i_unnamed_k0_zts6mmstv246_im38_cma_qq;
    wire [35:0] i_unnamed_k0_zts6mmstv246_im38_cma_q;
    wire i_unnamed_k0_zts6mmstv246_im38_cma_ena0;
    wire i_unnamed_k0_zts6mmstv246_im38_cma_ena1;
    wire i_unnamed_k0_zts6mmstv246_im38_cma_ena2;
    wire i_unnamed_k0_zts6mmstv249_im0_cma_reset;
    wire [9:0] i_unnamed_k0_zts6mmstv249_im0_cma_a0;
    wire [9:0] i_unnamed_k0_zts6mmstv249_im0_cma_c0;
    wire [19:0] i_unnamed_k0_zts6mmstv249_im0_cma_s0;
    wire [19:0] i_unnamed_k0_zts6mmstv249_im0_cma_qq;
    wire [19:0] i_unnamed_k0_zts6mmstv249_im0_cma_q;
    wire i_unnamed_k0_zts6mmstv249_im0_cma_ena0;
    wire i_unnamed_k0_zts6mmstv249_im0_cma_ena1;
    wire i_unnamed_k0_zts6mmstv249_im0_cma_ena2;
    wire i_unnamed_k0_zts6mmstv249_im13_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv249_im13_cma_a0;
    wire [9:0] i_unnamed_k0_zts6mmstv249_im13_cma_c0;
    wire [27:0] i_unnamed_k0_zts6mmstv249_im13_cma_s0;
    wire [27:0] i_unnamed_k0_zts6mmstv249_im13_cma_qq;
    wire [27:0] i_unnamed_k0_zts6mmstv249_im13_cma_q;
    wire i_unnamed_k0_zts6mmstv249_im13_cma_ena0;
    wire i_unnamed_k0_zts6mmstv249_im13_cma_ena1;
    wire i_unnamed_k0_zts6mmstv249_im13_cma_ena2;
    wire i_unnamed_k0_zts6mmstv249_im30_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv249_im30_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv249_im30_cma_c0;
    wire [35:0] i_unnamed_k0_zts6mmstv249_im30_cma_s0;
    wire [35:0] i_unnamed_k0_zts6mmstv249_im30_cma_qq;
    wire [35:0] i_unnamed_k0_zts6mmstv249_im30_cma_q;
    wire i_unnamed_k0_zts6mmstv249_im30_cma_ena0;
    wire i_unnamed_k0_zts6mmstv249_im30_cma_ena1;
    wire i_unnamed_k0_zts6mmstv249_im30_cma_ena2;
    wire i_unnamed_k0_zts6mmstv249_im38_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv249_im38_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv249_im38_cma_c0;
    wire [35:0] i_unnamed_k0_zts6mmstv249_im38_cma_s0;
    wire [35:0] i_unnamed_k0_zts6mmstv249_im38_cma_qq;
    wire [35:0] i_unnamed_k0_zts6mmstv249_im38_cma_q;
    wire i_unnamed_k0_zts6mmstv249_im38_cma_ena0;
    wire i_unnamed_k0_zts6mmstv249_im38_cma_ena1;
    wire i_unnamed_k0_zts6mmstv249_im38_cma_ena2;
    wire i_unnamed_k0_zts6mmstv252_im0_cma_reset;
    wire [9:0] i_unnamed_k0_zts6mmstv252_im0_cma_a0;
    wire [9:0] i_unnamed_k0_zts6mmstv252_im0_cma_c0;
    wire [19:0] i_unnamed_k0_zts6mmstv252_im0_cma_s0;
    wire [19:0] i_unnamed_k0_zts6mmstv252_im0_cma_qq;
    wire [19:0] i_unnamed_k0_zts6mmstv252_im0_cma_q;
    wire i_unnamed_k0_zts6mmstv252_im0_cma_ena0;
    wire i_unnamed_k0_zts6mmstv252_im0_cma_ena1;
    wire i_unnamed_k0_zts6mmstv252_im0_cma_ena2;
    wire i_unnamed_k0_zts6mmstv252_im13_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv252_im13_cma_a0;
    wire [9:0] i_unnamed_k0_zts6mmstv252_im13_cma_c0;
    wire [27:0] i_unnamed_k0_zts6mmstv252_im13_cma_s0;
    wire [27:0] i_unnamed_k0_zts6mmstv252_im13_cma_qq;
    wire [27:0] i_unnamed_k0_zts6mmstv252_im13_cma_q;
    wire i_unnamed_k0_zts6mmstv252_im13_cma_ena0;
    wire i_unnamed_k0_zts6mmstv252_im13_cma_ena1;
    wire i_unnamed_k0_zts6mmstv252_im13_cma_ena2;
    wire i_unnamed_k0_zts6mmstv252_im30_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv252_im30_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv252_im30_cma_c0;
    wire [35:0] i_unnamed_k0_zts6mmstv252_im30_cma_s0;
    wire [35:0] i_unnamed_k0_zts6mmstv252_im30_cma_qq;
    wire [35:0] i_unnamed_k0_zts6mmstv252_im30_cma_q;
    wire i_unnamed_k0_zts6mmstv252_im30_cma_ena0;
    wire i_unnamed_k0_zts6mmstv252_im30_cma_ena1;
    wire i_unnamed_k0_zts6mmstv252_im30_cma_ena2;
    wire i_unnamed_k0_zts6mmstv252_im38_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv252_im38_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv252_im38_cma_c0;
    wire [35:0] i_unnamed_k0_zts6mmstv252_im38_cma_s0;
    wire [35:0] i_unnamed_k0_zts6mmstv252_im38_cma_qq;
    wire [35:0] i_unnamed_k0_zts6mmstv252_im38_cma_q;
    wire i_unnamed_k0_zts6mmstv252_im38_cma_ena0;
    wire i_unnamed_k0_zts6mmstv252_im38_cma_ena1;
    wire i_unnamed_k0_zts6mmstv252_im38_cma_ena2;
    wire i_unnamed_k0_zts6mmstv258_im0_cma_reset;
    wire [9:0] i_unnamed_k0_zts6mmstv258_im0_cma_a0;
    wire [9:0] i_unnamed_k0_zts6mmstv258_im0_cma_c0;
    wire [19:0] i_unnamed_k0_zts6mmstv258_im0_cma_s0;
    wire [19:0] i_unnamed_k0_zts6mmstv258_im0_cma_qq;
    wire [19:0] i_unnamed_k0_zts6mmstv258_im0_cma_q;
    wire i_unnamed_k0_zts6mmstv258_im0_cma_ena0;
    wire i_unnamed_k0_zts6mmstv258_im0_cma_ena1;
    wire i_unnamed_k0_zts6mmstv258_im0_cma_ena2;
    wire i_unnamed_k0_zts6mmstv258_im13_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv258_im13_cma_a0;
    wire [9:0] i_unnamed_k0_zts6mmstv258_im13_cma_c0;
    wire [27:0] i_unnamed_k0_zts6mmstv258_im13_cma_s0;
    wire [27:0] i_unnamed_k0_zts6mmstv258_im13_cma_qq;
    wire [27:0] i_unnamed_k0_zts6mmstv258_im13_cma_q;
    wire i_unnamed_k0_zts6mmstv258_im13_cma_ena0;
    wire i_unnamed_k0_zts6mmstv258_im13_cma_ena1;
    wire i_unnamed_k0_zts6mmstv258_im13_cma_ena2;
    wire i_unnamed_k0_zts6mmstv258_im30_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv258_im30_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv258_im30_cma_c0;
    wire [35:0] i_unnamed_k0_zts6mmstv258_im30_cma_s0;
    wire [35:0] i_unnamed_k0_zts6mmstv258_im30_cma_qq;
    wire [35:0] i_unnamed_k0_zts6mmstv258_im30_cma_q;
    wire i_unnamed_k0_zts6mmstv258_im30_cma_ena0;
    wire i_unnamed_k0_zts6mmstv258_im30_cma_ena1;
    wire i_unnamed_k0_zts6mmstv258_im30_cma_ena2;
    wire i_unnamed_k0_zts6mmstv258_im38_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv258_im38_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv258_im38_cma_c0;
    wire [35:0] i_unnamed_k0_zts6mmstv258_im38_cma_s0;
    wire [35:0] i_unnamed_k0_zts6mmstv258_im38_cma_qq;
    wire [35:0] i_unnamed_k0_zts6mmstv258_im38_cma_q;
    wire i_unnamed_k0_zts6mmstv258_im38_cma_ena0;
    wire i_unnamed_k0_zts6mmstv258_im38_cma_ena1;
    wire i_unnamed_k0_zts6mmstv258_im38_cma_ena2;
    wire i_unnamed_k0_zts6mmstv267_im0_cma_reset;
    wire [9:0] i_unnamed_k0_zts6mmstv267_im0_cma_a0;
    wire [9:0] i_unnamed_k0_zts6mmstv267_im0_cma_c0;
    wire [19:0] i_unnamed_k0_zts6mmstv267_im0_cma_s0;
    wire [19:0] i_unnamed_k0_zts6mmstv267_im0_cma_qq;
    wire [19:0] i_unnamed_k0_zts6mmstv267_im0_cma_q;
    wire i_unnamed_k0_zts6mmstv267_im0_cma_ena0;
    wire i_unnamed_k0_zts6mmstv267_im0_cma_ena1;
    wire i_unnamed_k0_zts6mmstv267_im0_cma_ena2;
    wire i_unnamed_k0_zts6mmstv267_im13_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv267_im13_cma_a0;
    wire [9:0] i_unnamed_k0_zts6mmstv267_im13_cma_c0;
    wire [27:0] i_unnamed_k0_zts6mmstv267_im13_cma_s0;
    wire [27:0] i_unnamed_k0_zts6mmstv267_im13_cma_qq;
    wire [27:0] i_unnamed_k0_zts6mmstv267_im13_cma_q;
    wire i_unnamed_k0_zts6mmstv267_im13_cma_ena0;
    wire i_unnamed_k0_zts6mmstv267_im13_cma_ena1;
    wire i_unnamed_k0_zts6mmstv267_im13_cma_ena2;
    wire i_unnamed_k0_zts6mmstv267_im30_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv267_im30_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv267_im30_cma_c0;
    wire [35:0] i_unnamed_k0_zts6mmstv267_im30_cma_s0;
    wire [35:0] i_unnamed_k0_zts6mmstv267_im30_cma_qq;
    wire [35:0] i_unnamed_k0_zts6mmstv267_im30_cma_q;
    wire i_unnamed_k0_zts6mmstv267_im30_cma_ena0;
    wire i_unnamed_k0_zts6mmstv267_im30_cma_ena1;
    wire i_unnamed_k0_zts6mmstv267_im30_cma_ena2;
    wire i_unnamed_k0_zts6mmstv267_im38_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv267_im38_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv267_im38_cma_c0;
    wire [35:0] i_unnamed_k0_zts6mmstv267_im38_cma_s0;
    wire [35:0] i_unnamed_k0_zts6mmstv267_im38_cma_qq;
    wire [35:0] i_unnamed_k0_zts6mmstv267_im38_cma_q;
    wire i_unnamed_k0_zts6mmstv267_im38_cma_ena0;
    wire i_unnamed_k0_zts6mmstv267_im38_cma_ena1;
    wire i_unnamed_k0_zts6mmstv267_im38_cma_ena2;
    wire i_unnamed_k0_zts6mmstv270_im0_cma_reset;
    wire [9:0] i_unnamed_k0_zts6mmstv270_im0_cma_a0;
    wire [9:0] i_unnamed_k0_zts6mmstv270_im0_cma_c0;
    wire [19:0] i_unnamed_k0_zts6mmstv270_im0_cma_s0;
    wire [19:0] i_unnamed_k0_zts6mmstv270_im0_cma_qq;
    wire [19:0] i_unnamed_k0_zts6mmstv270_im0_cma_q;
    wire i_unnamed_k0_zts6mmstv270_im0_cma_ena0;
    wire i_unnamed_k0_zts6mmstv270_im0_cma_ena1;
    wire i_unnamed_k0_zts6mmstv270_im0_cma_ena2;
    wire i_unnamed_k0_zts6mmstv270_im13_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv270_im13_cma_a0;
    wire [9:0] i_unnamed_k0_zts6mmstv270_im13_cma_c0;
    wire [27:0] i_unnamed_k0_zts6mmstv270_im13_cma_s0;
    wire [27:0] i_unnamed_k0_zts6mmstv270_im13_cma_qq;
    wire [27:0] i_unnamed_k0_zts6mmstv270_im13_cma_q;
    wire i_unnamed_k0_zts6mmstv270_im13_cma_ena0;
    wire i_unnamed_k0_zts6mmstv270_im13_cma_ena1;
    wire i_unnamed_k0_zts6mmstv270_im13_cma_ena2;
    wire i_unnamed_k0_zts6mmstv270_im30_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv270_im30_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv270_im30_cma_c0;
    wire [35:0] i_unnamed_k0_zts6mmstv270_im30_cma_s0;
    wire [35:0] i_unnamed_k0_zts6mmstv270_im30_cma_qq;
    wire [35:0] i_unnamed_k0_zts6mmstv270_im30_cma_q;
    wire i_unnamed_k0_zts6mmstv270_im30_cma_ena0;
    wire i_unnamed_k0_zts6mmstv270_im30_cma_ena1;
    wire i_unnamed_k0_zts6mmstv270_im30_cma_ena2;
    wire i_unnamed_k0_zts6mmstv270_im38_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv270_im38_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv270_im38_cma_c0;
    wire [35:0] i_unnamed_k0_zts6mmstv270_im38_cma_s0;
    wire [35:0] i_unnamed_k0_zts6mmstv270_im38_cma_qq;
    wire [35:0] i_unnamed_k0_zts6mmstv270_im38_cma_q;
    wire i_unnamed_k0_zts6mmstv270_im38_cma_ena0;
    wire i_unnamed_k0_zts6mmstv270_im38_cma_ena1;
    wire i_unnamed_k0_zts6mmstv270_im38_cma_ena2;
    wire i_unnamed_k0_zts6mmstv273_im0_cma_reset;
    wire [9:0] i_unnamed_k0_zts6mmstv273_im0_cma_a0;
    wire [9:0] i_unnamed_k0_zts6mmstv273_im0_cma_c0;
    wire [19:0] i_unnamed_k0_zts6mmstv273_im0_cma_s0;
    wire [19:0] i_unnamed_k0_zts6mmstv273_im0_cma_qq;
    wire [19:0] i_unnamed_k0_zts6mmstv273_im0_cma_q;
    wire i_unnamed_k0_zts6mmstv273_im0_cma_ena0;
    wire i_unnamed_k0_zts6mmstv273_im0_cma_ena1;
    wire i_unnamed_k0_zts6mmstv273_im0_cma_ena2;
    wire i_unnamed_k0_zts6mmstv273_im13_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv273_im13_cma_a0;
    wire [9:0] i_unnamed_k0_zts6mmstv273_im13_cma_c0;
    wire [27:0] i_unnamed_k0_zts6mmstv273_im13_cma_s0;
    wire [27:0] i_unnamed_k0_zts6mmstv273_im13_cma_qq;
    wire [27:0] i_unnamed_k0_zts6mmstv273_im13_cma_q;
    wire i_unnamed_k0_zts6mmstv273_im13_cma_ena0;
    wire i_unnamed_k0_zts6mmstv273_im13_cma_ena1;
    wire i_unnamed_k0_zts6mmstv273_im13_cma_ena2;
    wire i_unnamed_k0_zts6mmstv273_im30_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv273_im30_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv273_im30_cma_c0;
    wire [35:0] i_unnamed_k0_zts6mmstv273_im30_cma_s0;
    wire [35:0] i_unnamed_k0_zts6mmstv273_im30_cma_qq;
    wire [35:0] i_unnamed_k0_zts6mmstv273_im30_cma_q;
    wire i_unnamed_k0_zts6mmstv273_im30_cma_ena0;
    wire i_unnamed_k0_zts6mmstv273_im30_cma_ena1;
    wire i_unnamed_k0_zts6mmstv273_im30_cma_ena2;
    wire i_unnamed_k0_zts6mmstv273_im38_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv273_im38_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv273_im38_cma_c0;
    wire [35:0] i_unnamed_k0_zts6mmstv273_im38_cma_s0;
    wire [35:0] i_unnamed_k0_zts6mmstv273_im38_cma_qq;
    wire [35:0] i_unnamed_k0_zts6mmstv273_im38_cma_q;
    wire i_unnamed_k0_zts6mmstv273_im38_cma_ena0;
    wire i_unnamed_k0_zts6mmstv273_im38_cma_ena1;
    wire i_unnamed_k0_zts6mmstv273_im38_cma_ena2;
    wire i_unnamed_k0_zts6mmstv279_im0_cma_reset;
    wire [9:0] i_unnamed_k0_zts6mmstv279_im0_cma_a0;
    wire [9:0] i_unnamed_k0_zts6mmstv279_im0_cma_c0;
    wire [19:0] i_unnamed_k0_zts6mmstv279_im0_cma_s0;
    wire [19:0] i_unnamed_k0_zts6mmstv279_im0_cma_qq;
    wire [19:0] i_unnamed_k0_zts6mmstv279_im0_cma_q;
    wire i_unnamed_k0_zts6mmstv279_im0_cma_ena0;
    wire i_unnamed_k0_zts6mmstv279_im0_cma_ena1;
    wire i_unnamed_k0_zts6mmstv279_im0_cma_ena2;
    wire i_unnamed_k0_zts6mmstv279_im13_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv279_im13_cma_a0;
    wire [9:0] i_unnamed_k0_zts6mmstv279_im13_cma_c0;
    wire [27:0] i_unnamed_k0_zts6mmstv279_im13_cma_s0;
    wire [27:0] i_unnamed_k0_zts6mmstv279_im13_cma_qq;
    wire [27:0] i_unnamed_k0_zts6mmstv279_im13_cma_q;
    wire i_unnamed_k0_zts6mmstv279_im13_cma_ena0;
    wire i_unnamed_k0_zts6mmstv279_im13_cma_ena1;
    wire i_unnamed_k0_zts6mmstv279_im13_cma_ena2;
    wire i_unnamed_k0_zts6mmstv279_im30_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv279_im30_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv279_im30_cma_c0;
    wire [35:0] i_unnamed_k0_zts6mmstv279_im30_cma_s0;
    wire [35:0] i_unnamed_k0_zts6mmstv279_im30_cma_qq;
    wire [35:0] i_unnamed_k0_zts6mmstv279_im30_cma_q;
    wire i_unnamed_k0_zts6mmstv279_im30_cma_ena0;
    wire i_unnamed_k0_zts6mmstv279_im30_cma_ena1;
    wire i_unnamed_k0_zts6mmstv279_im30_cma_ena2;
    wire i_unnamed_k0_zts6mmstv279_im38_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv279_im38_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv279_im38_cma_c0;
    wire [35:0] i_unnamed_k0_zts6mmstv279_im38_cma_s0;
    wire [35:0] i_unnamed_k0_zts6mmstv279_im38_cma_qq;
    wire [35:0] i_unnamed_k0_zts6mmstv279_im38_cma_q;
    wire i_unnamed_k0_zts6mmstv279_im38_cma_ena0;
    wire i_unnamed_k0_zts6mmstv279_im38_cma_ena1;
    wire i_unnamed_k0_zts6mmstv279_im38_cma_ena2;
    wire i_unnamed_k0_zts6mmstv225_ma3_cma_reset;
    wire [9:0] i_unnamed_k0_zts6mmstv225_ma3_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv225_ma3_cma_c0;
    wire [9:0] i_unnamed_k0_zts6mmstv225_ma3_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv225_ma3_cma_c1;
    wire [28:0] i_unnamed_k0_zts6mmstv225_ma3_cma_s0;
    wire [28:0] i_unnamed_k0_zts6mmstv225_ma3_cma_qq;
    wire [28:0] i_unnamed_k0_zts6mmstv225_ma3_cma_q;
    wire i_unnamed_k0_zts6mmstv225_ma3_cma_ena0;
    wire i_unnamed_k0_zts6mmstv225_ma3_cma_ena1;
    wire i_unnamed_k0_zts6mmstv225_ma3_cma_ena2;
    wire i_unnamed_k0_zts6mmstv225_ma8_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv225_ma8_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv225_ma8_cma_c0;
    wire [17:0] i_unnamed_k0_zts6mmstv225_ma8_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv225_ma8_cma_c1;
    wire [36:0] i_unnamed_k0_zts6mmstv225_ma8_cma_s0;
    wire [36:0] i_unnamed_k0_zts6mmstv225_ma8_cma_qq;
    wire [36:0] i_unnamed_k0_zts6mmstv225_ma8_cma_q;
    wire i_unnamed_k0_zts6mmstv225_ma8_cma_ena0;
    wire i_unnamed_k0_zts6mmstv225_ma8_cma_ena1;
    wire i_unnamed_k0_zts6mmstv225_ma8_cma_ena2;
    wire i_unnamed_k0_zts6mmstv225_ma16_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv225_ma16_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv225_ma16_cma_c0;
    wire [17:0] i_unnamed_k0_zts6mmstv225_ma16_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv225_ma16_cma_c1;
    wire [17:0] i_unnamed_k0_zts6mmstv225_ma16_cma_a2;
    wire [17:0] i_unnamed_k0_zts6mmstv225_ma16_cma_c2;
    wire [17:0] i_unnamed_k0_zts6mmstv225_ma16_cma_a3;
    wire [17:0] i_unnamed_k0_zts6mmstv225_ma16_cma_c3;
    wire [37:0] i_unnamed_k0_zts6mmstv225_ma16_cma_s0;
    wire [63:0] i_unnamed_k0_zts6mmstv225_ma16_cma_s2;
    wire [37:0] i_unnamed_k0_zts6mmstv225_ma16_cma_qq;
    wire [37:0] i_unnamed_k0_zts6mmstv225_ma16_cma_q;
    wire i_unnamed_k0_zts6mmstv225_ma16_cma_ena0;
    wire i_unnamed_k0_zts6mmstv225_ma16_cma_ena1;
    wire i_unnamed_k0_zts6mmstv225_ma16_cma_ena2;
    wire i_unnamed_k0_zts6mmstv225_ma25_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv225_ma25_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv225_ma25_cma_c0;
    wire [17:0] i_unnamed_k0_zts6mmstv225_ma25_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv225_ma25_cma_c1;
    wire [36:0] i_unnamed_k0_zts6mmstv225_ma25_cma_s0;
    wire [36:0] i_unnamed_k0_zts6mmstv225_ma25_cma_qq;
    wire [36:0] i_unnamed_k0_zts6mmstv225_ma25_cma_q;
    wire i_unnamed_k0_zts6mmstv225_ma25_cma_ena0;
    wire i_unnamed_k0_zts6mmstv225_ma25_cma_ena1;
    wire i_unnamed_k0_zts6mmstv225_ma25_cma_ena2;
    wire i_unnamed_k0_zts6mmstv225_ma33_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv225_ma33_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv225_ma33_cma_c0;
    wire [17:0] i_unnamed_k0_zts6mmstv225_ma33_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv225_ma33_cma_c1;
    wire [36:0] i_unnamed_k0_zts6mmstv225_ma33_cma_s0;
    wire [36:0] i_unnamed_k0_zts6mmstv225_ma33_cma_qq;
    wire [36:0] i_unnamed_k0_zts6mmstv225_ma33_cma_q;
    wire i_unnamed_k0_zts6mmstv225_ma33_cma_ena0;
    wire i_unnamed_k0_zts6mmstv225_ma33_cma_ena1;
    wire i_unnamed_k0_zts6mmstv225_ma33_cma_ena2;
    wire i_unnamed_k0_zts6mmstv228_ma3_cma_reset;
    wire [9:0] i_unnamed_k0_zts6mmstv228_ma3_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv228_ma3_cma_c0;
    wire [9:0] i_unnamed_k0_zts6mmstv228_ma3_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv228_ma3_cma_c1;
    wire [28:0] i_unnamed_k0_zts6mmstv228_ma3_cma_s0;
    wire [28:0] i_unnamed_k0_zts6mmstv228_ma3_cma_qq;
    wire [28:0] i_unnamed_k0_zts6mmstv228_ma3_cma_q;
    wire i_unnamed_k0_zts6mmstv228_ma3_cma_ena0;
    wire i_unnamed_k0_zts6mmstv228_ma3_cma_ena1;
    wire i_unnamed_k0_zts6mmstv228_ma3_cma_ena2;
    wire i_unnamed_k0_zts6mmstv228_ma8_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv228_ma8_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv228_ma8_cma_c0;
    wire [17:0] i_unnamed_k0_zts6mmstv228_ma8_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv228_ma8_cma_c1;
    wire [36:0] i_unnamed_k0_zts6mmstv228_ma8_cma_s0;
    wire [36:0] i_unnamed_k0_zts6mmstv228_ma8_cma_qq;
    wire [36:0] i_unnamed_k0_zts6mmstv228_ma8_cma_q;
    wire i_unnamed_k0_zts6mmstv228_ma8_cma_ena0;
    wire i_unnamed_k0_zts6mmstv228_ma8_cma_ena1;
    wire i_unnamed_k0_zts6mmstv228_ma8_cma_ena2;
    wire i_unnamed_k0_zts6mmstv228_ma16_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv228_ma16_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv228_ma16_cma_c0;
    wire [17:0] i_unnamed_k0_zts6mmstv228_ma16_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv228_ma16_cma_c1;
    wire [17:0] i_unnamed_k0_zts6mmstv228_ma16_cma_a2;
    wire [17:0] i_unnamed_k0_zts6mmstv228_ma16_cma_c2;
    wire [17:0] i_unnamed_k0_zts6mmstv228_ma16_cma_a3;
    wire [17:0] i_unnamed_k0_zts6mmstv228_ma16_cma_c3;
    wire [37:0] i_unnamed_k0_zts6mmstv228_ma16_cma_s0;
    wire [63:0] i_unnamed_k0_zts6mmstv228_ma16_cma_s2;
    wire [37:0] i_unnamed_k0_zts6mmstv228_ma16_cma_qq;
    wire [37:0] i_unnamed_k0_zts6mmstv228_ma16_cma_q;
    wire i_unnamed_k0_zts6mmstv228_ma16_cma_ena0;
    wire i_unnamed_k0_zts6mmstv228_ma16_cma_ena1;
    wire i_unnamed_k0_zts6mmstv228_ma16_cma_ena2;
    wire i_unnamed_k0_zts6mmstv228_ma25_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv228_ma25_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv228_ma25_cma_c0;
    wire [17:0] i_unnamed_k0_zts6mmstv228_ma25_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv228_ma25_cma_c1;
    wire [36:0] i_unnamed_k0_zts6mmstv228_ma25_cma_s0;
    wire [36:0] i_unnamed_k0_zts6mmstv228_ma25_cma_qq;
    wire [36:0] i_unnamed_k0_zts6mmstv228_ma25_cma_q;
    wire i_unnamed_k0_zts6mmstv228_ma25_cma_ena0;
    wire i_unnamed_k0_zts6mmstv228_ma25_cma_ena1;
    wire i_unnamed_k0_zts6mmstv228_ma25_cma_ena2;
    wire i_unnamed_k0_zts6mmstv228_ma33_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv228_ma33_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv228_ma33_cma_c0;
    wire [17:0] i_unnamed_k0_zts6mmstv228_ma33_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv228_ma33_cma_c1;
    wire [36:0] i_unnamed_k0_zts6mmstv228_ma33_cma_s0;
    wire [36:0] i_unnamed_k0_zts6mmstv228_ma33_cma_qq;
    wire [36:0] i_unnamed_k0_zts6mmstv228_ma33_cma_q;
    wire i_unnamed_k0_zts6mmstv228_ma33_cma_ena0;
    wire i_unnamed_k0_zts6mmstv228_ma33_cma_ena1;
    wire i_unnamed_k0_zts6mmstv228_ma33_cma_ena2;
    wire i_unnamed_k0_zts6mmstv231_ma3_cma_reset;
    wire [9:0] i_unnamed_k0_zts6mmstv231_ma3_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv231_ma3_cma_c0;
    wire [9:0] i_unnamed_k0_zts6mmstv231_ma3_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv231_ma3_cma_c1;
    wire [28:0] i_unnamed_k0_zts6mmstv231_ma3_cma_s0;
    wire [28:0] i_unnamed_k0_zts6mmstv231_ma3_cma_qq;
    wire [28:0] i_unnamed_k0_zts6mmstv231_ma3_cma_q;
    wire i_unnamed_k0_zts6mmstv231_ma3_cma_ena0;
    wire i_unnamed_k0_zts6mmstv231_ma3_cma_ena1;
    wire i_unnamed_k0_zts6mmstv231_ma3_cma_ena2;
    wire i_unnamed_k0_zts6mmstv231_ma8_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv231_ma8_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv231_ma8_cma_c0;
    wire [17:0] i_unnamed_k0_zts6mmstv231_ma8_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv231_ma8_cma_c1;
    wire [36:0] i_unnamed_k0_zts6mmstv231_ma8_cma_s0;
    wire [36:0] i_unnamed_k0_zts6mmstv231_ma8_cma_qq;
    wire [36:0] i_unnamed_k0_zts6mmstv231_ma8_cma_q;
    wire i_unnamed_k0_zts6mmstv231_ma8_cma_ena0;
    wire i_unnamed_k0_zts6mmstv231_ma8_cma_ena1;
    wire i_unnamed_k0_zts6mmstv231_ma8_cma_ena2;
    wire i_unnamed_k0_zts6mmstv231_ma16_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv231_ma16_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv231_ma16_cma_c0;
    wire [17:0] i_unnamed_k0_zts6mmstv231_ma16_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv231_ma16_cma_c1;
    wire [17:0] i_unnamed_k0_zts6mmstv231_ma16_cma_a2;
    wire [17:0] i_unnamed_k0_zts6mmstv231_ma16_cma_c2;
    wire [17:0] i_unnamed_k0_zts6mmstv231_ma16_cma_a3;
    wire [17:0] i_unnamed_k0_zts6mmstv231_ma16_cma_c3;
    wire [37:0] i_unnamed_k0_zts6mmstv231_ma16_cma_s0;
    wire [63:0] i_unnamed_k0_zts6mmstv231_ma16_cma_s2;
    wire [37:0] i_unnamed_k0_zts6mmstv231_ma16_cma_qq;
    wire [37:0] i_unnamed_k0_zts6mmstv231_ma16_cma_q;
    wire i_unnamed_k0_zts6mmstv231_ma16_cma_ena0;
    wire i_unnamed_k0_zts6mmstv231_ma16_cma_ena1;
    wire i_unnamed_k0_zts6mmstv231_ma16_cma_ena2;
    wire i_unnamed_k0_zts6mmstv231_ma25_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv231_ma25_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv231_ma25_cma_c0;
    wire [17:0] i_unnamed_k0_zts6mmstv231_ma25_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv231_ma25_cma_c1;
    wire [36:0] i_unnamed_k0_zts6mmstv231_ma25_cma_s0;
    wire [36:0] i_unnamed_k0_zts6mmstv231_ma25_cma_qq;
    wire [36:0] i_unnamed_k0_zts6mmstv231_ma25_cma_q;
    wire i_unnamed_k0_zts6mmstv231_ma25_cma_ena0;
    wire i_unnamed_k0_zts6mmstv231_ma25_cma_ena1;
    wire i_unnamed_k0_zts6mmstv231_ma25_cma_ena2;
    wire i_unnamed_k0_zts6mmstv231_ma33_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv231_ma33_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv231_ma33_cma_c0;
    wire [17:0] i_unnamed_k0_zts6mmstv231_ma33_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv231_ma33_cma_c1;
    wire [36:0] i_unnamed_k0_zts6mmstv231_ma33_cma_s0;
    wire [36:0] i_unnamed_k0_zts6mmstv231_ma33_cma_qq;
    wire [36:0] i_unnamed_k0_zts6mmstv231_ma33_cma_q;
    wire i_unnamed_k0_zts6mmstv231_ma33_cma_ena0;
    wire i_unnamed_k0_zts6mmstv231_ma33_cma_ena1;
    wire i_unnamed_k0_zts6mmstv231_ma33_cma_ena2;
    wire i_unnamed_k0_zts6mmstv237_ma3_cma_reset;
    wire [9:0] i_unnamed_k0_zts6mmstv237_ma3_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv237_ma3_cma_c0;
    wire [9:0] i_unnamed_k0_zts6mmstv237_ma3_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv237_ma3_cma_c1;
    wire [28:0] i_unnamed_k0_zts6mmstv237_ma3_cma_s0;
    wire [28:0] i_unnamed_k0_zts6mmstv237_ma3_cma_qq;
    wire [28:0] i_unnamed_k0_zts6mmstv237_ma3_cma_q;
    wire i_unnamed_k0_zts6mmstv237_ma3_cma_ena0;
    wire i_unnamed_k0_zts6mmstv237_ma3_cma_ena1;
    wire i_unnamed_k0_zts6mmstv237_ma3_cma_ena2;
    wire i_unnamed_k0_zts6mmstv237_ma8_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv237_ma8_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv237_ma8_cma_c0;
    wire [17:0] i_unnamed_k0_zts6mmstv237_ma8_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv237_ma8_cma_c1;
    wire [36:0] i_unnamed_k0_zts6mmstv237_ma8_cma_s0;
    wire [36:0] i_unnamed_k0_zts6mmstv237_ma8_cma_qq;
    wire [36:0] i_unnamed_k0_zts6mmstv237_ma8_cma_q;
    wire i_unnamed_k0_zts6mmstv237_ma8_cma_ena0;
    wire i_unnamed_k0_zts6mmstv237_ma8_cma_ena1;
    wire i_unnamed_k0_zts6mmstv237_ma8_cma_ena2;
    wire i_unnamed_k0_zts6mmstv237_ma16_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv237_ma16_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv237_ma16_cma_c0;
    wire [17:0] i_unnamed_k0_zts6mmstv237_ma16_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv237_ma16_cma_c1;
    wire [17:0] i_unnamed_k0_zts6mmstv237_ma16_cma_a2;
    wire [17:0] i_unnamed_k0_zts6mmstv237_ma16_cma_c2;
    wire [17:0] i_unnamed_k0_zts6mmstv237_ma16_cma_a3;
    wire [17:0] i_unnamed_k0_zts6mmstv237_ma16_cma_c3;
    wire [37:0] i_unnamed_k0_zts6mmstv237_ma16_cma_s0;
    wire [63:0] i_unnamed_k0_zts6mmstv237_ma16_cma_s2;
    wire [37:0] i_unnamed_k0_zts6mmstv237_ma16_cma_qq;
    wire [37:0] i_unnamed_k0_zts6mmstv237_ma16_cma_q;
    wire i_unnamed_k0_zts6mmstv237_ma16_cma_ena0;
    wire i_unnamed_k0_zts6mmstv237_ma16_cma_ena1;
    wire i_unnamed_k0_zts6mmstv237_ma16_cma_ena2;
    wire i_unnamed_k0_zts6mmstv237_ma25_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv237_ma25_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv237_ma25_cma_c0;
    wire [17:0] i_unnamed_k0_zts6mmstv237_ma25_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv237_ma25_cma_c1;
    wire [36:0] i_unnamed_k0_zts6mmstv237_ma25_cma_s0;
    wire [36:0] i_unnamed_k0_zts6mmstv237_ma25_cma_qq;
    wire [36:0] i_unnamed_k0_zts6mmstv237_ma25_cma_q;
    wire i_unnamed_k0_zts6mmstv237_ma25_cma_ena0;
    wire i_unnamed_k0_zts6mmstv237_ma25_cma_ena1;
    wire i_unnamed_k0_zts6mmstv237_ma25_cma_ena2;
    wire i_unnamed_k0_zts6mmstv237_ma33_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv237_ma33_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv237_ma33_cma_c0;
    wire [17:0] i_unnamed_k0_zts6mmstv237_ma33_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv237_ma33_cma_c1;
    wire [36:0] i_unnamed_k0_zts6mmstv237_ma33_cma_s0;
    wire [36:0] i_unnamed_k0_zts6mmstv237_ma33_cma_qq;
    wire [36:0] i_unnamed_k0_zts6mmstv237_ma33_cma_q;
    wire i_unnamed_k0_zts6mmstv237_ma33_cma_ena0;
    wire i_unnamed_k0_zts6mmstv237_ma33_cma_ena1;
    wire i_unnamed_k0_zts6mmstv237_ma33_cma_ena2;
    wire i_unnamed_k0_zts6mmstv246_ma3_cma_reset;
    wire [9:0] i_unnamed_k0_zts6mmstv246_ma3_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv246_ma3_cma_c0;
    wire [9:0] i_unnamed_k0_zts6mmstv246_ma3_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv246_ma3_cma_c1;
    wire [28:0] i_unnamed_k0_zts6mmstv246_ma3_cma_s0;
    wire [28:0] i_unnamed_k0_zts6mmstv246_ma3_cma_qq;
    wire [28:0] i_unnamed_k0_zts6mmstv246_ma3_cma_q;
    wire i_unnamed_k0_zts6mmstv246_ma3_cma_ena0;
    wire i_unnamed_k0_zts6mmstv246_ma3_cma_ena1;
    wire i_unnamed_k0_zts6mmstv246_ma3_cma_ena2;
    wire i_unnamed_k0_zts6mmstv246_ma8_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv246_ma8_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv246_ma8_cma_c0;
    wire [17:0] i_unnamed_k0_zts6mmstv246_ma8_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv246_ma8_cma_c1;
    wire [36:0] i_unnamed_k0_zts6mmstv246_ma8_cma_s0;
    wire [36:0] i_unnamed_k0_zts6mmstv246_ma8_cma_qq;
    wire [36:0] i_unnamed_k0_zts6mmstv246_ma8_cma_q;
    wire i_unnamed_k0_zts6mmstv246_ma8_cma_ena0;
    wire i_unnamed_k0_zts6mmstv246_ma8_cma_ena1;
    wire i_unnamed_k0_zts6mmstv246_ma8_cma_ena2;
    wire i_unnamed_k0_zts6mmstv246_ma16_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv246_ma16_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv246_ma16_cma_c0;
    wire [17:0] i_unnamed_k0_zts6mmstv246_ma16_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv246_ma16_cma_c1;
    wire [17:0] i_unnamed_k0_zts6mmstv246_ma16_cma_a2;
    wire [17:0] i_unnamed_k0_zts6mmstv246_ma16_cma_c2;
    wire [17:0] i_unnamed_k0_zts6mmstv246_ma16_cma_a3;
    wire [17:0] i_unnamed_k0_zts6mmstv246_ma16_cma_c3;
    wire [37:0] i_unnamed_k0_zts6mmstv246_ma16_cma_s0;
    wire [63:0] i_unnamed_k0_zts6mmstv246_ma16_cma_s2;
    wire [37:0] i_unnamed_k0_zts6mmstv246_ma16_cma_qq;
    wire [37:0] i_unnamed_k0_zts6mmstv246_ma16_cma_q;
    wire i_unnamed_k0_zts6mmstv246_ma16_cma_ena0;
    wire i_unnamed_k0_zts6mmstv246_ma16_cma_ena1;
    wire i_unnamed_k0_zts6mmstv246_ma16_cma_ena2;
    wire i_unnamed_k0_zts6mmstv246_ma25_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv246_ma25_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv246_ma25_cma_c0;
    wire [17:0] i_unnamed_k0_zts6mmstv246_ma25_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv246_ma25_cma_c1;
    wire [36:0] i_unnamed_k0_zts6mmstv246_ma25_cma_s0;
    wire [36:0] i_unnamed_k0_zts6mmstv246_ma25_cma_qq;
    wire [36:0] i_unnamed_k0_zts6mmstv246_ma25_cma_q;
    wire i_unnamed_k0_zts6mmstv246_ma25_cma_ena0;
    wire i_unnamed_k0_zts6mmstv246_ma25_cma_ena1;
    wire i_unnamed_k0_zts6mmstv246_ma25_cma_ena2;
    wire i_unnamed_k0_zts6mmstv246_ma33_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv246_ma33_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv246_ma33_cma_c0;
    wire [17:0] i_unnamed_k0_zts6mmstv246_ma33_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv246_ma33_cma_c1;
    wire [36:0] i_unnamed_k0_zts6mmstv246_ma33_cma_s0;
    wire [36:0] i_unnamed_k0_zts6mmstv246_ma33_cma_qq;
    wire [36:0] i_unnamed_k0_zts6mmstv246_ma33_cma_q;
    wire i_unnamed_k0_zts6mmstv246_ma33_cma_ena0;
    wire i_unnamed_k0_zts6mmstv246_ma33_cma_ena1;
    wire i_unnamed_k0_zts6mmstv246_ma33_cma_ena2;
    wire i_unnamed_k0_zts6mmstv249_ma3_cma_reset;
    wire [9:0] i_unnamed_k0_zts6mmstv249_ma3_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv249_ma3_cma_c0;
    wire [9:0] i_unnamed_k0_zts6mmstv249_ma3_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv249_ma3_cma_c1;
    wire [28:0] i_unnamed_k0_zts6mmstv249_ma3_cma_s0;
    wire [28:0] i_unnamed_k0_zts6mmstv249_ma3_cma_qq;
    wire [28:0] i_unnamed_k0_zts6mmstv249_ma3_cma_q;
    wire i_unnamed_k0_zts6mmstv249_ma3_cma_ena0;
    wire i_unnamed_k0_zts6mmstv249_ma3_cma_ena1;
    wire i_unnamed_k0_zts6mmstv249_ma3_cma_ena2;
    wire i_unnamed_k0_zts6mmstv249_ma8_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv249_ma8_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv249_ma8_cma_c0;
    wire [17:0] i_unnamed_k0_zts6mmstv249_ma8_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv249_ma8_cma_c1;
    wire [36:0] i_unnamed_k0_zts6mmstv249_ma8_cma_s0;
    wire [36:0] i_unnamed_k0_zts6mmstv249_ma8_cma_qq;
    wire [36:0] i_unnamed_k0_zts6mmstv249_ma8_cma_q;
    wire i_unnamed_k0_zts6mmstv249_ma8_cma_ena0;
    wire i_unnamed_k0_zts6mmstv249_ma8_cma_ena1;
    wire i_unnamed_k0_zts6mmstv249_ma8_cma_ena2;
    wire i_unnamed_k0_zts6mmstv249_ma16_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv249_ma16_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv249_ma16_cma_c0;
    wire [17:0] i_unnamed_k0_zts6mmstv249_ma16_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv249_ma16_cma_c1;
    wire [17:0] i_unnamed_k0_zts6mmstv249_ma16_cma_a2;
    wire [17:0] i_unnamed_k0_zts6mmstv249_ma16_cma_c2;
    wire [17:0] i_unnamed_k0_zts6mmstv249_ma16_cma_a3;
    wire [17:0] i_unnamed_k0_zts6mmstv249_ma16_cma_c3;
    wire [37:0] i_unnamed_k0_zts6mmstv249_ma16_cma_s0;
    wire [63:0] i_unnamed_k0_zts6mmstv249_ma16_cma_s2;
    wire [37:0] i_unnamed_k0_zts6mmstv249_ma16_cma_qq;
    wire [37:0] i_unnamed_k0_zts6mmstv249_ma16_cma_q;
    wire i_unnamed_k0_zts6mmstv249_ma16_cma_ena0;
    wire i_unnamed_k0_zts6mmstv249_ma16_cma_ena1;
    wire i_unnamed_k0_zts6mmstv249_ma16_cma_ena2;
    wire i_unnamed_k0_zts6mmstv249_ma25_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv249_ma25_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv249_ma25_cma_c0;
    wire [17:0] i_unnamed_k0_zts6mmstv249_ma25_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv249_ma25_cma_c1;
    wire [36:0] i_unnamed_k0_zts6mmstv249_ma25_cma_s0;
    wire [36:0] i_unnamed_k0_zts6mmstv249_ma25_cma_qq;
    wire [36:0] i_unnamed_k0_zts6mmstv249_ma25_cma_q;
    wire i_unnamed_k0_zts6mmstv249_ma25_cma_ena0;
    wire i_unnamed_k0_zts6mmstv249_ma25_cma_ena1;
    wire i_unnamed_k0_zts6mmstv249_ma25_cma_ena2;
    wire i_unnamed_k0_zts6mmstv249_ma33_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv249_ma33_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv249_ma33_cma_c0;
    wire [17:0] i_unnamed_k0_zts6mmstv249_ma33_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv249_ma33_cma_c1;
    wire [36:0] i_unnamed_k0_zts6mmstv249_ma33_cma_s0;
    wire [36:0] i_unnamed_k0_zts6mmstv249_ma33_cma_qq;
    wire [36:0] i_unnamed_k0_zts6mmstv249_ma33_cma_q;
    wire i_unnamed_k0_zts6mmstv249_ma33_cma_ena0;
    wire i_unnamed_k0_zts6mmstv249_ma33_cma_ena1;
    wire i_unnamed_k0_zts6mmstv249_ma33_cma_ena2;
    wire i_unnamed_k0_zts6mmstv252_ma3_cma_reset;
    wire [9:0] i_unnamed_k0_zts6mmstv252_ma3_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv252_ma3_cma_c0;
    wire [9:0] i_unnamed_k0_zts6mmstv252_ma3_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv252_ma3_cma_c1;
    wire [28:0] i_unnamed_k0_zts6mmstv252_ma3_cma_s0;
    wire [28:0] i_unnamed_k0_zts6mmstv252_ma3_cma_qq;
    wire [28:0] i_unnamed_k0_zts6mmstv252_ma3_cma_q;
    wire i_unnamed_k0_zts6mmstv252_ma3_cma_ena0;
    wire i_unnamed_k0_zts6mmstv252_ma3_cma_ena1;
    wire i_unnamed_k0_zts6mmstv252_ma3_cma_ena2;
    wire i_unnamed_k0_zts6mmstv252_ma8_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv252_ma8_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv252_ma8_cma_c0;
    wire [17:0] i_unnamed_k0_zts6mmstv252_ma8_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv252_ma8_cma_c1;
    wire [36:0] i_unnamed_k0_zts6mmstv252_ma8_cma_s0;
    wire [36:0] i_unnamed_k0_zts6mmstv252_ma8_cma_qq;
    wire [36:0] i_unnamed_k0_zts6mmstv252_ma8_cma_q;
    wire i_unnamed_k0_zts6mmstv252_ma8_cma_ena0;
    wire i_unnamed_k0_zts6mmstv252_ma8_cma_ena1;
    wire i_unnamed_k0_zts6mmstv252_ma8_cma_ena2;
    wire i_unnamed_k0_zts6mmstv252_ma16_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv252_ma16_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv252_ma16_cma_c0;
    wire [17:0] i_unnamed_k0_zts6mmstv252_ma16_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv252_ma16_cma_c1;
    wire [17:0] i_unnamed_k0_zts6mmstv252_ma16_cma_a2;
    wire [17:0] i_unnamed_k0_zts6mmstv252_ma16_cma_c2;
    wire [17:0] i_unnamed_k0_zts6mmstv252_ma16_cma_a3;
    wire [17:0] i_unnamed_k0_zts6mmstv252_ma16_cma_c3;
    wire [37:0] i_unnamed_k0_zts6mmstv252_ma16_cma_s0;
    wire [63:0] i_unnamed_k0_zts6mmstv252_ma16_cma_s2;
    wire [37:0] i_unnamed_k0_zts6mmstv252_ma16_cma_qq;
    wire [37:0] i_unnamed_k0_zts6mmstv252_ma16_cma_q;
    wire i_unnamed_k0_zts6mmstv252_ma16_cma_ena0;
    wire i_unnamed_k0_zts6mmstv252_ma16_cma_ena1;
    wire i_unnamed_k0_zts6mmstv252_ma16_cma_ena2;
    wire i_unnamed_k0_zts6mmstv252_ma25_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv252_ma25_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv252_ma25_cma_c0;
    wire [17:0] i_unnamed_k0_zts6mmstv252_ma25_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv252_ma25_cma_c1;
    wire [36:0] i_unnamed_k0_zts6mmstv252_ma25_cma_s0;
    wire [36:0] i_unnamed_k0_zts6mmstv252_ma25_cma_qq;
    wire [36:0] i_unnamed_k0_zts6mmstv252_ma25_cma_q;
    wire i_unnamed_k0_zts6mmstv252_ma25_cma_ena0;
    wire i_unnamed_k0_zts6mmstv252_ma25_cma_ena1;
    wire i_unnamed_k0_zts6mmstv252_ma25_cma_ena2;
    wire i_unnamed_k0_zts6mmstv252_ma33_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv252_ma33_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv252_ma33_cma_c0;
    wire [17:0] i_unnamed_k0_zts6mmstv252_ma33_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv252_ma33_cma_c1;
    wire [36:0] i_unnamed_k0_zts6mmstv252_ma33_cma_s0;
    wire [36:0] i_unnamed_k0_zts6mmstv252_ma33_cma_qq;
    wire [36:0] i_unnamed_k0_zts6mmstv252_ma33_cma_q;
    wire i_unnamed_k0_zts6mmstv252_ma33_cma_ena0;
    wire i_unnamed_k0_zts6mmstv252_ma33_cma_ena1;
    wire i_unnamed_k0_zts6mmstv252_ma33_cma_ena2;
    wire i_unnamed_k0_zts6mmstv258_ma3_cma_reset;
    wire [9:0] i_unnamed_k0_zts6mmstv258_ma3_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv258_ma3_cma_c0;
    wire [9:0] i_unnamed_k0_zts6mmstv258_ma3_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv258_ma3_cma_c1;
    wire [28:0] i_unnamed_k0_zts6mmstv258_ma3_cma_s0;
    wire [28:0] i_unnamed_k0_zts6mmstv258_ma3_cma_qq;
    wire [28:0] i_unnamed_k0_zts6mmstv258_ma3_cma_q;
    wire i_unnamed_k0_zts6mmstv258_ma3_cma_ena0;
    wire i_unnamed_k0_zts6mmstv258_ma3_cma_ena1;
    wire i_unnamed_k0_zts6mmstv258_ma3_cma_ena2;
    wire i_unnamed_k0_zts6mmstv258_ma8_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv258_ma8_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv258_ma8_cma_c0;
    wire [17:0] i_unnamed_k0_zts6mmstv258_ma8_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv258_ma8_cma_c1;
    wire [36:0] i_unnamed_k0_zts6mmstv258_ma8_cma_s0;
    wire [36:0] i_unnamed_k0_zts6mmstv258_ma8_cma_qq;
    wire [36:0] i_unnamed_k0_zts6mmstv258_ma8_cma_q;
    wire i_unnamed_k0_zts6mmstv258_ma8_cma_ena0;
    wire i_unnamed_k0_zts6mmstv258_ma8_cma_ena1;
    wire i_unnamed_k0_zts6mmstv258_ma8_cma_ena2;
    wire i_unnamed_k0_zts6mmstv258_ma16_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv258_ma16_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv258_ma16_cma_c0;
    wire [17:0] i_unnamed_k0_zts6mmstv258_ma16_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv258_ma16_cma_c1;
    wire [17:0] i_unnamed_k0_zts6mmstv258_ma16_cma_a2;
    wire [17:0] i_unnamed_k0_zts6mmstv258_ma16_cma_c2;
    wire [17:0] i_unnamed_k0_zts6mmstv258_ma16_cma_a3;
    wire [17:0] i_unnamed_k0_zts6mmstv258_ma16_cma_c3;
    wire [37:0] i_unnamed_k0_zts6mmstv258_ma16_cma_s0;
    wire [63:0] i_unnamed_k0_zts6mmstv258_ma16_cma_s2;
    wire [37:0] i_unnamed_k0_zts6mmstv258_ma16_cma_qq;
    wire [37:0] i_unnamed_k0_zts6mmstv258_ma16_cma_q;
    wire i_unnamed_k0_zts6mmstv258_ma16_cma_ena0;
    wire i_unnamed_k0_zts6mmstv258_ma16_cma_ena1;
    wire i_unnamed_k0_zts6mmstv258_ma16_cma_ena2;
    wire i_unnamed_k0_zts6mmstv258_ma25_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv258_ma25_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv258_ma25_cma_c0;
    wire [17:0] i_unnamed_k0_zts6mmstv258_ma25_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv258_ma25_cma_c1;
    wire [36:0] i_unnamed_k0_zts6mmstv258_ma25_cma_s0;
    wire [36:0] i_unnamed_k0_zts6mmstv258_ma25_cma_qq;
    wire [36:0] i_unnamed_k0_zts6mmstv258_ma25_cma_q;
    wire i_unnamed_k0_zts6mmstv258_ma25_cma_ena0;
    wire i_unnamed_k0_zts6mmstv258_ma25_cma_ena1;
    wire i_unnamed_k0_zts6mmstv258_ma25_cma_ena2;
    wire i_unnamed_k0_zts6mmstv258_ma33_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv258_ma33_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv258_ma33_cma_c0;
    wire [17:0] i_unnamed_k0_zts6mmstv258_ma33_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv258_ma33_cma_c1;
    wire [36:0] i_unnamed_k0_zts6mmstv258_ma33_cma_s0;
    wire [36:0] i_unnamed_k0_zts6mmstv258_ma33_cma_qq;
    wire [36:0] i_unnamed_k0_zts6mmstv258_ma33_cma_q;
    wire i_unnamed_k0_zts6mmstv258_ma33_cma_ena0;
    wire i_unnamed_k0_zts6mmstv258_ma33_cma_ena1;
    wire i_unnamed_k0_zts6mmstv258_ma33_cma_ena2;
    wire i_unnamed_k0_zts6mmstv267_ma3_cma_reset;
    wire [9:0] i_unnamed_k0_zts6mmstv267_ma3_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv267_ma3_cma_c0;
    wire [9:0] i_unnamed_k0_zts6mmstv267_ma3_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv267_ma3_cma_c1;
    wire [28:0] i_unnamed_k0_zts6mmstv267_ma3_cma_s0;
    wire [28:0] i_unnamed_k0_zts6mmstv267_ma3_cma_qq;
    wire [28:0] i_unnamed_k0_zts6mmstv267_ma3_cma_q;
    wire i_unnamed_k0_zts6mmstv267_ma3_cma_ena0;
    wire i_unnamed_k0_zts6mmstv267_ma3_cma_ena1;
    wire i_unnamed_k0_zts6mmstv267_ma3_cma_ena2;
    wire i_unnamed_k0_zts6mmstv267_ma8_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv267_ma8_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv267_ma8_cma_c0;
    wire [17:0] i_unnamed_k0_zts6mmstv267_ma8_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv267_ma8_cma_c1;
    wire [36:0] i_unnamed_k0_zts6mmstv267_ma8_cma_s0;
    wire [36:0] i_unnamed_k0_zts6mmstv267_ma8_cma_qq;
    wire [36:0] i_unnamed_k0_zts6mmstv267_ma8_cma_q;
    wire i_unnamed_k0_zts6mmstv267_ma8_cma_ena0;
    wire i_unnamed_k0_zts6mmstv267_ma8_cma_ena1;
    wire i_unnamed_k0_zts6mmstv267_ma8_cma_ena2;
    wire i_unnamed_k0_zts6mmstv267_ma16_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv267_ma16_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv267_ma16_cma_c0;
    wire [17:0] i_unnamed_k0_zts6mmstv267_ma16_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv267_ma16_cma_c1;
    wire [17:0] i_unnamed_k0_zts6mmstv267_ma16_cma_a2;
    wire [17:0] i_unnamed_k0_zts6mmstv267_ma16_cma_c2;
    wire [17:0] i_unnamed_k0_zts6mmstv267_ma16_cma_a3;
    wire [17:0] i_unnamed_k0_zts6mmstv267_ma16_cma_c3;
    wire [37:0] i_unnamed_k0_zts6mmstv267_ma16_cma_s0;
    wire [63:0] i_unnamed_k0_zts6mmstv267_ma16_cma_s2;
    wire [37:0] i_unnamed_k0_zts6mmstv267_ma16_cma_qq;
    wire [37:0] i_unnamed_k0_zts6mmstv267_ma16_cma_q;
    wire i_unnamed_k0_zts6mmstv267_ma16_cma_ena0;
    wire i_unnamed_k0_zts6mmstv267_ma16_cma_ena1;
    wire i_unnamed_k0_zts6mmstv267_ma16_cma_ena2;
    wire i_unnamed_k0_zts6mmstv267_ma25_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv267_ma25_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv267_ma25_cma_c0;
    wire [17:0] i_unnamed_k0_zts6mmstv267_ma25_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv267_ma25_cma_c1;
    wire [36:0] i_unnamed_k0_zts6mmstv267_ma25_cma_s0;
    wire [36:0] i_unnamed_k0_zts6mmstv267_ma25_cma_qq;
    wire [36:0] i_unnamed_k0_zts6mmstv267_ma25_cma_q;
    wire i_unnamed_k0_zts6mmstv267_ma25_cma_ena0;
    wire i_unnamed_k0_zts6mmstv267_ma25_cma_ena1;
    wire i_unnamed_k0_zts6mmstv267_ma25_cma_ena2;
    wire i_unnamed_k0_zts6mmstv267_ma33_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv267_ma33_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv267_ma33_cma_c0;
    wire [17:0] i_unnamed_k0_zts6mmstv267_ma33_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv267_ma33_cma_c1;
    wire [36:0] i_unnamed_k0_zts6mmstv267_ma33_cma_s0;
    wire [36:0] i_unnamed_k0_zts6mmstv267_ma33_cma_qq;
    wire [36:0] i_unnamed_k0_zts6mmstv267_ma33_cma_q;
    wire i_unnamed_k0_zts6mmstv267_ma33_cma_ena0;
    wire i_unnamed_k0_zts6mmstv267_ma33_cma_ena1;
    wire i_unnamed_k0_zts6mmstv267_ma33_cma_ena2;
    wire i_unnamed_k0_zts6mmstv270_ma3_cma_reset;
    wire [9:0] i_unnamed_k0_zts6mmstv270_ma3_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv270_ma3_cma_c0;
    wire [9:0] i_unnamed_k0_zts6mmstv270_ma3_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv270_ma3_cma_c1;
    wire [28:0] i_unnamed_k0_zts6mmstv270_ma3_cma_s0;
    wire [28:0] i_unnamed_k0_zts6mmstv270_ma3_cma_qq;
    wire [28:0] i_unnamed_k0_zts6mmstv270_ma3_cma_q;
    wire i_unnamed_k0_zts6mmstv270_ma3_cma_ena0;
    wire i_unnamed_k0_zts6mmstv270_ma3_cma_ena1;
    wire i_unnamed_k0_zts6mmstv270_ma3_cma_ena2;
    wire i_unnamed_k0_zts6mmstv270_ma8_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv270_ma8_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv270_ma8_cma_c0;
    wire [17:0] i_unnamed_k0_zts6mmstv270_ma8_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv270_ma8_cma_c1;
    wire [36:0] i_unnamed_k0_zts6mmstv270_ma8_cma_s0;
    wire [36:0] i_unnamed_k0_zts6mmstv270_ma8_cma_qq;
    wire [36:0] i_unnamed_k0_zts6mmstv270_ma8_cma_q;
    wire i_unnamed_k0_zts6mmstv270_ma8_cma_ena0;
    wire i_unnamed_k0_zts6mmstv270_ma8_cma_ena1;
    wire i_unnamed_k0_zts6mmstv270_ma8_cma_ena2;
    wire i_unnamed_k0_zts6mmstv270_ma16_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv270_ma16_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv270_ma16_cma_c0;
    wire [17:0] i_unnamed_k0_zts6mmstv270_ma16_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv270_ma16_cma_c1;
    wire [17:0] i_unnamed_k0_zts6mmstv270_ma16_cma_a2;
    wire [17:0] i_unnamed_k0_zts6mmstv270_ma16_cma_c2;
    wire [17:0] i_unnamed_k0_zts6mmstv270_ma16_cma_a3;
    wire [17:0] i_unnamed_k0_zts6mmstv270_ma16_cma_c3;
    wire [37:0] i_unnamed_k0_zts6mmstv270_ma16_cma_s0;
    wire [63:0] i_unnamed_k0_zts6mmstv270_ma16_cma_s2;
    wire [37:0] i_unnamed_k0_zts6mmstv270_ma16_cma_qq;
    wire [37:0] i_unnamed_k0_zts6mmstv270_ma16_cma_q;
    wire i_unnamed_k0_zts6mmstv270_ma16_cma_ena0;
    wire i_unnamed_k0_zts6mmstv270_ma16_cma_ena1;
    wire i_unnamed_k0_zts6mmstv270_ma16_cma_ena2;
    wire i_unnamed_k0_zts6mmstv270_ma25_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv270_ma25_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv270_ma25_cma_c0;
    wire [17:0] i_unnamed_k0_zts6mmstv270_ma25_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv270_ma25_cma_c1;
    wire [36:0] i_unnamed_k0_zts6mmstv270_ma25_cma_s0;
    wire [36:0] i_unnamed_k0_zts6mmstv270_ma25_cma_qq;
    wire [36:0] i_unnamed_k0_zts6mmstv270_ma25_cma_q;
    wire i_unnamed_k0_zts6mmstv270_ma25_cma_ena0;
    wire i_unnamed_k0_zts6mmstv270_ma25_cma_ena1;
    wire i_unnamed_k0_zts6mmstv270_ma25_cma_ena2;
    wire i_unnamed_k0_zts6mmstv270_ma33_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv270_ma33_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv270_ma33_cma_c0;
    wire [17:0] i_unnamed_k0_zts6mmstv270_ma33_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv270_ma33_cma_c1;
    wire [36:0] i_unnamed_k0_zts6mmstv270_ma33_cma_s0;
    wire [36:0] i_unnamed_k0_zts6mmstv270_ma33_cma_qq;
    wire [36:0] i_unnamed_k0_zts6mmstv270_ma33_cma_q;
    wire i_unnamed_k0_zts6mmstv270_ma33_cma_ena0;
    wire i_unnamed_k0_zts6mmstv270_ma33_cma_ena1;
    wire i_unnamed_k0_zts6mmstv270_ma33_cma_ena2;
    wire i_unnamed_k0_zts6mmstv273_ma3_cma_reset;
    wire [9:0] i_unnamed_k0_zts6mmstv273_ma3_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv273_ma3_cma_c0;
    wire [9:0] i_unnamed_k0_zts6mmstv273_ma3_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv273_ma3_cma_c1;
    wire [28:0] i_unnamed_k0_zts6mmstv273_ma3_cma_s0;
    wire [28:0] i_unnamed_k0_zts6mmstv273_ma3_cma_qq;
    wire [28:0] i_unnamed_k0_zts6mmstv273_ma3_cma_q;
    wire i_unnamed_k0_zts6mmstv273_ma3_cma_ena0;
    wire i_unnamed_k0_zts6mmstv273_ma3_cma_ena1;
    wire i_unnamed_k0_zts6mmstv273_ma3_cma_ena2;
    wire i_unnamed_k0_zts6mmstv273_ma8_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv273_ma8_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv273_ma8_cma_c0;
    wire [17:0] i_unnamed_k0_zts6mmstv273_ma8_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv273_ma8_cma_c1;
    wire [36:0] i_unnamed_k0_zts6mmstv273_ma8_cma_s0;
    wire [36:0] i_unnamed_k0_zts6mmstv273_ma8_cma_qq;
    wire [36:0] i_unnamed_k0_zts6mmstv273_ma8_cma_q;
    wire i_unnamed_k0_zts6mmstv273_ma8_cma_ena0;
    wire i_unnamed_k0_zts6mmstv273_ma8_cma_ena1;
    wire i_unnamed_k0_zts6mmstv273_ma8_cma_ena2;
    wire i_unnamed_k0_zts6mmstv273_ma16_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv273_ma16_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv273_ma16_cma_c0;
    wire [17:0] i_unnamed_k0_zts6mmstv273_ma16_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv273_ma16_cma_c1;
    wire [17:0] i_unnamed_k0_zts6mmstv273_ma16_cma_a2;
    wire [17:0] i_unnamed_k0_zts6mmstv273_ma16_cma_c2;
    wire [17:0] i_unnamed_k0_zts6mmstv273_ma16_cma_a3;
    wire [17:0] i_unnamed_k0_zts6mmstv273_ma16_cma_c3;
    wire [37:0] i_unnamed_k0_zts6mmstv273_ma16_cma_s0;
    wire [63:0] i_unnamed_k0_zts6mmstv273_ma16_cma_s2;
    wire [37:0] i_unnamed_k0_zts6mmstv273_ma16_cma_qq;
    wire [37:0] i_unnamed_k0_zts6mmstv273_ma16_cma_q;
    wire i_unnamed_k0_zts6mmstv273_ma16_cma_ena0;
    wire i_unnamed_k0_zts6mmstv273_ma16_cma_ena1;
    wire i_unnamed_k0_zts6mmstv273_ma16_cma_ena2;
    wire i_unnamed_k0_zts6mmstv273_ma25_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv273_ma25_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv273_ma25_cma_c0;
    wire [17:0] i_unnamed_k0_zts6mmstv273_ma25_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv273_ma25_cma_c1;
    wire [36:0] i_unnamed_k0_zts6mmstv273_ma25_cma_s0;
    wire [36:0] i_unnamed_k0_zts6mmstv273_ma25_cma_qq;
    wire [36:0] i_unnamed_k0_zts6mmstv273_ma25_cma_q;
    wire i_unnamed_k0_zts6mmstv273_ma25_cma_ena0;
    wire i_unnamed_k0_zts6mmstv273_ma25_cma_ena1;
    wire i_unnamed_k0_zts6mmstv273_ma25_cma_ena2;
    wire i_unnamed_k0_zts6mmstv273_ma33_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv273_ma33_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv273_ma33_cma_c0;
    wire [17:0] i_unnamed_k0_zts6mmstv273_ma33_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv273_ma33_cma_c1;
    wire [36:0] i_unnamed_k0_zts6mmstv273_ma33_cma_s0;
    wire [36:0] i_unnamed_k0_zts6mmstv273_ma33_cma_qq;
    wire [36:0] i_unnamed_k0_zts6mmstv273_ma33_cma_q;
    wire i_unnamed_k0_zts6mmstv273_ma33_cma_ena0;
    wire i_unnamed_k0_zts6mmstv273_ma33_cma_ena1;
    wire i_unnamed_k0_zts6mmstv273_ma33_cma_ena2;
    wire i_unnamed_k0_zts6mmstv279_ma3_cma_reset;
    wire [9:0] i_unnamed_k0_zts6mmstv279_ma3_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv279_ma3_cma_c0;
    wire [9:0] i_unnamed_k0_zts6mmstv279_ma3_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv279_ma3_cma_c1;
    wire [28:0] i_unnamed_k0_zts6mmstv279_ma3_cma_s0;
    wire [28:0] i_unnamed_k0_zts6mmstv279_ma3_cma_qq;
    wire [28:0] i_unnamed_k0_zts6mmstv279_ma3_cma_q;
    wire i_unnamed_k0_zts6mmstv279_ma3_cma_ena0;
    wire i_unnamed_k0_zts6mmstv279_ma3_cma_ena1;
    wire i_unnamed_k0_zts6mmstv279_ma3_cma_ena2;
    wire i_unnamed_k0_zts6mmstv279_ma8_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv279_ma8_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv279_ma8_cma_c0;
    wire [17:0] i_unnamed_k0_zts6mmstv279_ma8_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv279_ma8_cma_c1;
    wire [36:0] i_unnamed_k0_zts6mmstv279_ma8_cma_s0;
    wire [36:0] i_unnamed_k0_zts6mmstv279_ma8_cma_qq;
    wire [36:0] i_unnamed_k0_zts6mmstv279_ma8_cma_q;
    wire i_unnamed_k0_zts6mmstv279_ma8_cma_ena0;
    wire i_unnamed_k0_zts6mmstv279_ma8_cma_ena1;
    wire i_unnamed_k0_zts6mmstv279_ma8_cma_ena2;
    wire i_unnamed_k0_zts6mmstv279_ma16_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv279_ma16_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv279_ma16_cma_c0;
    wire [17:0] i_unnamed_k0_zts6mmstv279_ma16_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv279_ma16_cma_c1;
    wire [17:0] i_unnamed_k0_zts6mmstv279_ma16_cma_a2;
    wire [17:0] i_unnamed_k0_zts6mmstv279_ma16_cma_c2;
    wire [17:0] i_unnamed_k0_zts6mmstv279_ma16_cma_a3;
    wire [17:0] i_unnamed_k0_zts6mmstv279_ma16_cma_c3;
    wire [37:0] i_unnamed_k0_zts6mmstv279_ma16_cma_s0;
    wire [63:0] i_unnamed_k0_zts6mmstv279_ma16_cma_s2;
    wire [37:0] i_unnamed_k0_zts6mmstv279_ma16_cma_qq;
    wire [37:0] i_unnamed_k0_zts6mmstv279_ma16_cma_q;
    wire i_unnamed_k0_zts6mmstv279_ma16_cma_ena0;
    wire i_unnamed_k0_zts6mmstv279_ma16_cma_ena1;
    wire i_unnamed_k0_zts6mmstv279_ma16_cma_ena2;
    wire i_unnamed_k0_zts6mmstv279_ma25_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv279_ma25_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv279_ma25_cma_c0;
    wire [17:0] i_unnamed_k0_zts6mmstv279_ma25_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv279_ma25_cma_c1;
    wire [36:0] i_unnamed_k0_zts6mmstv279_ma25_cma_s0;
    wire [36:0] i_unnamed_k0_zts6mmstv279_ma25_cma_qq;
    wire [36:0] i_unnamed_k0_zts6mmstv279_ma25_cma_q;
    wire i_unnamed_k0_zts6mmstv279_ma25_cma_ena0;
    wire i_unnamed_k0_zts6mmstv279_ma25_cma_ena1;
    wire i_unnamed_k0_zts6mmstv279_ma25_cma_ena2;
    wire i_unnamed_k0_zts6mmstv279_ma33_cma_reset;
    wire [17:0] i_unnamed_k0_zts6mmstv279_ma33_cma_a0;
    wire [17:0] i_unnamed_k0_zts6mmstv279_ma33_cma_c0;
    wire [17:0] i_unnamed_k0_zts6mmstv279_ma33_cma_a1;
    wire [17:0] i_unnamed_k0_zts6mmstv279_ma33_cma_c1;
    wire [36:0] i_unnamed_k0_zts6mmstv279_ma33_cma_s0;
    wire [36:0] i_unnamed_k0_zts6mmstv279_ma33_cma_qq;
    wire [36:0] i_unnamed_k0_zts6mmstv279_ma33_cma_q;
    wire i_unnamed_k0_zts6mmstv279_ma33_cma_ena0;
    wire i_unnamed_k0_zts6mmstv279_ma33_cma_ena1;
    wire i_unnamed_k0_zts6mmstv279_ma33_cma_ena2;
    wire [0:0] x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_b;
    wire [0:0] x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_c;
    wire [0:0] x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_d;
    wire [0:0] x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_e;
    wire [0:0] x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_f;
    wire [0:0] x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_g;
    wire [0:0] x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_h;
    wire [0:0] x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_i;
    wire [0:0] x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_j;
    wire [0:0] x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_k;
    wire [0:0] x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_l;
    wire [0:0] x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_m;
    wire [0:0] x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_n;
    wire [0:0] x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o;
    wire [0:0] x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_p;
    wire [0:0] x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_q;
    wire [0:0] x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_r;
    wire [0:0] x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_s;
    wire [0:0] x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_t;
    wire [0:0] x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_u;
    wire [0:0] x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_v;
    wire [0:0] x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_w;
    wire [0:0] x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_x;
    wire [0:0] x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_y;
    wire [0:0] x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_z;
    wire [0:0] x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_aa;
    wire [0:0] x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_bb;
    wire [0:0] x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_cc;
    wire [0:0] x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_dd;
    wire [0:0] x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ee;
    wire [0:0] x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ff;
    wire [0:0] x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_gg;
    wire [0:0] x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh;
    wire [0:0] x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii;
    wire [0:0] x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_jj;
    wire [0:0] x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_kk;
    wire [0:0] x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ll;
    wire [0:0] x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_mm;
    wire [0:0] x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_nn;
    wire [0:0] x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_oo;
    wire [0:0] x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_pp;
    wire [0:0] x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_qq;
    wire [0:0] x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_rr;
    wire [0:0] x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ss;
    wire [0:0] x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_tt;
    wire [0:0] x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_uu;
    wire [0:0] x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_vv;
    wire [0:0] x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ww;
    wire [0:0] x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_xx;
    wire [0:0] x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_yy;
    wire [0:0] x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_zz;
    wire [0:0] x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_1;
    wire [0:0] x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_2;
    wire [0:0] x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_3;
    wire [0:0] x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_4;
    wire [0:0] x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_5;
    wire [0:0] x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_6;
    wire [0:0] x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_7;
    wire [0:0] x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_8;
    wire [0:0] x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_9;
    wire [0:0] x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0;
    wire [0:0] x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61;
    wire [0:0] x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62;
    wire [0:0] x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63;
    wire [9:0] i_unnamed_k0_zts6mmstv267_bs2_merged_bit_select_b;
    wire [17:0] i_unnamed_k0_zts6mmstv267_bs2_merged_bit_select_c;
    wire [17:0] i_unnamed_k0_zts6mmstv267_bs2_merged_bit_select_d;
    wire [17:0] i_unnamed_k0_zts6mmstv267_bs2_merged_bit_select_e;
    wire [9:0] i_unnamed_k0_zts6mmstv246_bs2_merged_bit_select_b;
    wire [17:0] i_unnamed_k0_zts6mmstv246_bs2_merged_bit_select_c;
    wire [17:0] i_unnamed_k0_zts6mmstv246_bs2_merged_bit_select_d;
    wire [17:0] i_unnamed_k0_zts6mmstv246_bs2_merged_bit_select_e;
    wire [9:0] i_unnamed_k0_zts6mmstv225_bs2_merged_bit_select_b;
    wire [17:0] i_unnamed_k0_zts6mmstv225_bs2_merged_bit_select_c;
    wire [17:0] i_unnamed_k0_zts6mmstv225_bs2_merged_bit_select_d;
    wire [17:0] i_unnamed_k0_zts6mmstv225_bs2_merged_bit_select_e;
    wire [0:0] x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_b;
    wire [0:0] x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_c;
    wire [0:0] x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_d;
    wire [0:0] x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_e;
    wire [0:0] x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_f;
    wire [0:0] x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_g;
    wire [0:0] x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_h;
    wire [0:0] x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_i;
    wire [0:0] x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_j;
    wire [0:0] x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_k;
    wire [0:0] x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_l;
    wire [0:0] x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_m;
    wire [0:0] x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_n;
    wire [0:0] x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o;
    wire [0:0] x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_p;
    wire [0:0] x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_q;
    wire [0:0] x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_r;
    wire [0:0] x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_s;
    wire [0:0] x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_t;
    wire [0:0] x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_u;
    wire [0:0] x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_v;
    wire [0:0] x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_w;
    wire [0:0] x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_x;
    wire [0:0] x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_y;
    wire [0:0] x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_z;
    wire [0:0] x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_aa;
    wire [0:0] x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_bb;
    wire [0:0] x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_cc;
    wire [0:0] x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_dd;
    wire [0:0] x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ee;
    wire [0:0] x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ff;
    wire [0:0] x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_gg;
    wire [0:0] x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh;
    wire [0:0] x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii;
    wire [0:0] x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_jj;
    wire [0:0] x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_kk;
    wire [0:0] x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ll;
    wire [0:0] x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_mm;
    wire [0:0] x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_nn;
    wire [0:0] x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_oo;
    wire [0:0] x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_pp;
    wire [0:0] x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_qq;
    wire [0:0] x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_rr;
    wire [0:0] x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ss;
    wire [0:0] x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_tt;
    wire [0:0] x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_uu;
    wire [0:0] x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_vv;
    wire [0:0] x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ww;
    wire [0:0] x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_xx;
    wire [0:0] x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_yy;
    wire [0:0] x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_zz;
    wire [0:0] x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_1;
    wire [0:0] x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_2;
    wire [0:0] x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_3;
    wire [0:0] x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_4;
    wire [0:0] x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_5;
    wire [0:0] x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_6;
    wire [0:0] x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_7;
    wire [0:0] x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_8;
    wire [0:0] x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_9;
    wire [0:0] x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0;
    wire [0:0] x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61;
    wire [0:0] x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62;
    wire [0:0] i_unnamed_k0_zts6mmstv263_vt_select_0_merged_bit_select_b;
    wire [61:0] i_unnamed_k0_zts6mmstv263_vt_select_0_merged_bit_select_c;
    wire [0:0] x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_b;
    wire [0:0] x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_c;
    wire [0:0] x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_d;
    wire [0:0] x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_e;
    wire [0:0] x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_f;
    wire [0:0] x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_g;
    wire [0:0] x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_h;
    wire [0:0] x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_i;
    wire [0:0] x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_j;
    wire [0:0] x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_k;
    wire [0:0] x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_l;
    wire [0:0] x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_m;
    wire [0:0] x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_n;
    wire [0:0] x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o;
    wire [0:0] x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_p;
    wire [0:0] x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_q;
    wire [0:0] x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_r;
    wire [0:0] x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_s;
    wire [0:0] x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_t;
    wire [0:0] x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_u;
    wire [0:0] x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_v;
    wire [0:0] x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_w;
    wire [0:0] x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_x;
    wire [0:0] x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_y;
    wire [0:0] x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_z;
    wire [0:0] x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_aa;
    wire [0:0] x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_bb;
    wire [0:0] x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_cc;
    wire [0:0] x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_dd;
    wire [0:0] x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ee;
    wire [0:0] x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ff;
    wire [0:0] x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_gg;
    wire [0:0] x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh;
    wire [0:0] x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii;
    wire [0:0] x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_jj;
    wire [0:0] x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_kk;
    wire [0:0] x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ll;
    wire [0:0] x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_mm;
    wire [0:0] x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_nn;
    wire [0:0] x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_oo;
    wire [0:0] x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_pp;
    wire [0:0] x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_qq;
    wire [0:0] x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_rr;
    wire [0:0] x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ss;
    wire [0:0] x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_tt;
    wire [0:0] x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_uu;
    wire [0:0] x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_vv;
    wire [0:0] x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ww;
    wire [0:0] x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_xx;
    wire [0:0] x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_yy;
    wire [0:0] x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_zz;
    wire [0:0] x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_1;
    wire [0:0] x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_2;
    wire [0:0] x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_3;
    wire [0:0] x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_4;
    wire [0:0] x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_5;
    wire [0:0] x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_6;
    wire [0:0] x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_7;
    wire [0:0] x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_8;
    wire [0:0] x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_9;
    wire [0:0] x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0;
    wire [0:0] x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61;
    wire [0:0] x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62;
    wire [9:0] i_unnamed_k0_zts6mmstv228_bs2_merged_bit_select_b;
    wire [17:0] i_unnamed_k0_zts6mmstv228_bs2_merged_bit_select_c;
    wire [17:0] i_unnamed_k0_zts6mmstv228_bs2_merged_bit_select_d;
    wire [17:0] i_unnamed_k0_zts6mmstv228_bs2_merged_bit_select_e;
    wire [9:0] i_unnamed_k0_zts6mmstv231_bs2_merged_bit_select_b;
    wire [17:0] i_unnamed_k0_zts6mmstv231_bs2_merged_bit_select_c;
    wire [17:0] i_unnamed_k0_zts6mmstv231_bs2_merged_bit_select_d;
    wire [17:0] i_unnamed_k0_zts6mmstv231_bs2_merged_bit_select_e;
    wire [9:0] i_unnamed_k0_zts6mmstv237_bs2_merged_bit_select_b;
    wire [17:0] i_unnamed_k0_zts6mmstv237_bs2_merged_bit_select_c;
    wire [17:0] i_unnamed_k0_zts6mmstv237_bs2_merged_bit_select_d;
    wire [17:0] i_unnamed_k0_zts6mmstv237_bs2_merged_bit_select_e;
    wire [9:0] i_unnamed_k0_zts6mmstv249_bs2_merged_bit_select_b;
    wire [17:0] i_unnamed_k0_zts6mmstv249_bs2_merged_bit_select_c;
    wire [17:0] i_unnamed_k0_zts6mmstv249_bs2_merged_bit_select_d;
    wire [17:0] i_unnamed_k0_zts6mmstv249_bs2_merged_bit_select_e;
    wire [9:0] i_unnamed_k0_zts6mmstv252_bs2_merged_bit_select_b;
    wire [17:0] i_unnamed_k0_zts6mmstv252_bs2_merged_bit_select_c;
    wire [17:0] i_unnamed_k0_zts6mmstv252_bs2_merged_bit_select_d;
    wire [17:0] i_unnamed_k0_zts6mmstv252_bs2_merged_bit_select_e;
    wire [9:0] i_unnamed_k0_zts6mmstv258_bs2_merged_bit_select_b;
    wire [17:0] i_unnamed_k0_zts6mmstv258_bs2_merged_bit_select_c;
    wire [17:0] i_unnamed_k0_zts6mmstv258_bs2_merged_bit_select_d;
    wire [17:0] i_unnamed_k0_zts6mmstv258_bs2_merged_bit_select_e;
    wire [9:0] i_unnamed_k0_zts6mmstv270_bs2_merged_bit_select_b;
    wire [17:0] i_unnamed_k0_zts6mmstv270_bs2_merged_bit_select_c;
    wire [17:0] i_unnamed_k0_zts6mmstv270_bs2_merged_bit_select_d;
    wire [17:0] i_unnamed_k0_zts6mmstv270_bs2_merged_bit_select_e;
    wire [9:0] i_unnamed_k0_zts6mmstv273_bs2_merged_bit_select_b;
    wire [17:0] i_unnamed_k0_zts6mmstv273_bs2_merged_bit_select_c;
    wire [17:0] i_unnamed_k0_zts6mmstv273_bs2_merged_bit_select_d;
    wire [17:0] i_unnamed_k0_zts6mmstv273_bs2_merged_bit_select_e;
    wire [9:0] i_unnamed_k0_zts6mmstv279_bs2_merged_bit_select_b;
    wire [17:0] i_unnamed_k0_zts6mmstv279_bs2_merged_bit_select_c;
    wire [17:0] i_unnamed_k0_zts6mmstv279_bs2_merged_bit_select_d;
    wire [17:0] i_unnamed_k0_zts6mmstv279_bs2_merged_bit_select_e;
    wire [9:0] i_unnamed_k0_zts6mmstv237_bs1_merged_bit_select_b;
    wire [17:0] i_unnamed_k0_zts6mmstv237_bs1_merged_bit_select_c;
    wire [17:0] i_unnamed_k0_zts6mmstv237_bs1_merged_bit_select_d;
    wire [17:0] i_unnamed_k0_zts6mmstv237_bs1_merged_bit_select_e;
    wire [9:0] i_unnamed_k0_zts6mmstv231_bs1_merged_bit_select_b;
    wire [17:0] i_unnamed_k0_zts6mmstv231_bs1_merged_bit_select_c;
    wire [17:0] i_unnamed_k0_zts6mmstv231_bs1_merged_bit_select_d;
    wire [17:0] i_unnamed_k0_zts6mmstv231_bs1_merged_bit_select_e;
    wire [9:0] i_unnamed_k0_zts6mmstv228_bs1_merged_bit_select_b;
    wire [17:0] i_unnamed_k0_zts6mmstv228_bs1_merged_bit_select_c;
    wire [17:0] i_unnamed_k0_zts6mmstv228_bs1_merged_bit_select_d;
    wire [17:0] i_unnamed_k0_zts6mmstv228_bs1_merged_bit_select_e;
    wire [9:0] i_unnamed_k0_zts6mmstv225_bs1_merged_bit_select_b;
    wire [17:0] i_unnamed_k0_zts6mmstv225_bs1_merged_bit_select_c;
    wire [17:0] i_unnamed_k0_zts6mmstv225_bs1_merged_bit_select_d;
    wire [17:0] i_unnamed_k0_zts6mmstv225_bs1_merged_bit_select_e;
    wire [9:0] i_unnamed_k0_zts6mmstv246_bs1_merged_bit_select_b;
    wire [17:0] i_unnamed_k0_zts6mmstv246_bs1_merged_bit_select_c;
    wire [17:0] i_unnamed_k0_zts6mmstv246_bs1_merged_bit_select_d;
    wire [17:0] i_unnamed_k0_zts6mmstv246_bs1_merged_bit_select_e;
    wire [9:0] i_unnamed_k0_zts6mmstv267_bs1_merged_bit_select_b;
    wire [17:0] i_unnamed_k0_zts6mmstv267_bs1_merged_bit_select_c;
    wire [17:0] i_unnamed_k0_zts6mmstv267_bs1_merged_bit_select_d;
    wire [17:0] i_unnamed_k0_zts6mmstv267_bs1_merged_bit_select_e;
    reg [0:0] redist0_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_c_1_q;
    reg [0:0] redist1_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_d_2_q;
    reg [0:0] redist1_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_d_2_delay_0;
    reg [0:0] redist2_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_e_3_q;
    reg [0:0] redist2_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_e_3_delay_0;
    reg [0:0] redist2_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_e_3_delay_1;
    reg [0:0] redist3_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_f_4_q;
    reg [0:0] redist3_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_f_4_delay_0;
    reg [0:0] redist3_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_f_4_delay_1;
    reg [0:0] redist3_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_f_4_delay_2;
    reg [0:0] redist4_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_g_5_q;
    reg [0:0] redist4_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_g_5_delay_0;
    reg [0:0] redist4_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_g_5_delay_1;
    reg [0:0] redist4_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_g_5_delay_2;
    reg [0:0] redist4_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_g_5_delay_3;
    reg [0:0] redist5_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_h_6_q;
    reg [0:0] redist6_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_i_7_q;
    reg [0:0] redist7_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_j_8_q;
    reg [0:0] redist8_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_k_9_q;
    reg [0:0] redist9_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_l_10_q;
    reg [0:0] redist10_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_m_11_q;
    reg [0:0] redist11_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_n_12_q;
    reg [0:0] redist12_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o_13_q;
    reg [0:0] redist13_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_p_14_q;
    reg [0:0] redist14_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_q_15_q;
    reg [0:0] redist15_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_r_16_q;
    reg [0:0] redist16_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_s_17_q;
    reg [0:0] redist17_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_t_18_q;
    reg [0:0] redist18_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_u_19_q;
    reg [0:0] redist19_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_v_20_q;
    reg [0:0] redist20_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_w_21_q;
    reg [0:0] redist21_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_x_22_q;
    reg [0:0] redist22_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_y_23_q;
    reg [0:0] redist23_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_z_24_q;
    reg [0:0] redist24_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_aa_25_q;
    reg [0:0] redist25_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_bb_26_q;
    reg [0:0] redist26_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_cc_27_q;
    reg [0:0] redist27_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_dd_28_q;
    reg [0:0] redist28_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ee_29_q;
    reg [0:0] redist29_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ff_30_q;
    reg [0:0] redist30_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_gg_31_q;
    reg [0:0] redist33_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_jj_34_q;
    reg [0:0] redist34_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_kk_35_q;
    reg [0:0] redist35_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ll_36_q;
    reg [0:0] redist36_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_mm_37_q;
    reg [0:0] redist37_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_nn_38_q;
    reg [0:0] redist38_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_oo_39_q;
    reg [0:0] redist39_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_pp_40_q;
    reg [0:0] redist40_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_qq_41_q;
    reg [0:0] redist41_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_rr_42_q;
    reg [0:0] redist42_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ss_43_q;
    reg [0:0] redist43_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_tt_44_q;
    reg [0:0] redist44_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_uu_45_q;
    reg [0:0] redist45_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_vv_46_q;
    reg [0:0] redist46_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ww_47_q;
    reg [0:0] redist47_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_xx_48_q;
    reg [0:0] redist48_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_yy_49_q;
    reg [0:0] redist49_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_zz_50_q;
    reg [0:0] redist50_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_1_51_q;
    reg [0:0] redist51_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_2_52_q;
    reg [0:0] redist52_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_3_53_q;
    reg [0:0] redist53_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_4_54_q;
    reg [0:0] redist54_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_5_55_q;
    reg [0:0] redist55_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_6_56_q;
    reg [0:0] redist56_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_7_57_q;
    reg [0:0] redist57_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_8_58_q;
    reg [0:0] redist58_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_9_59_q;
    reg [0:0] redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_q;
    reg [0:0] redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_q;
    reg [0:0] redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_q;
    reg [0:0] redist62_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_c_1_q;
    reg [0:0] redist63_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_d_2_q;
    reg [0:0] redist63_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_d_2_delay_0;
    reg [0:0] redist64_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_e_3_q;
    reg [0:0] redist64_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_e_3_delay_0;
    reg [0:0] redist64_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_e_3_delay_1;
    reg [0:0] redist65_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_f_4_q;
    reg [0:0] redist65_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_f_4_delay_0;
    reg [0:0] redist65_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_f_4_delay_1;
    reg [0:0] redist65_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_f_4_delay_2;
    reg [0:0] redist66_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_g_5_q;
    reg [0:0] redist66_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_g_5_delay_0;
    reg [0:0] redist66_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_g_5_delay_1;
    reg [0:0] redist66_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_g_5_delay_2;
    reg [0:0] redist66_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_g_5_delay_3;
    reg [0:0] redist67_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_h_6_q;
    reg [0:0] redist68_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_i_7_q;
    reg [0:0] redist69_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_j_8_q;
    reg [0:0] redist70_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_k_9_q;
    reg [0:0] redist71_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_l_10_q;
    reg [0:0] redist72_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_m_11_q;
    reg [0:0] redist73_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_n_12_q;
    reg [0:0] redist74_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o_13_q;
    reg [0:0] redist75_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_p_14_q;
    reg [0:0] redist76_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_q_15_q;
    reg [0:0] redist77_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_r_16_q;
    reg [0:0] redist78_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_s_17_q;
    reg [0:0] redist79_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_t_18_q;
    reg [0:0] redist80_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_u_19_q;
    reg [0:0] redist81_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_v_20_q;
    reg [0:0] redist82_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_w_21_q;
    reg [0:0] redist83_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_x_22_q;
    reg [0:0] redist84_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_y_23_q;
    reg [0:0] redist85_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_z_24_q;
    reg [0:0] redist86_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_aa_25_q;
    reg [0:0] redist87_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_bb_26_q;
    reg [0:0] redist88_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_cc_27_q;
    reg [0:0] redist89_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_dd_28_q;
    reg [0:0] redist90_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ee_29_q;
    reg [0:0] redist91_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ff_30_q;
    reg [0:0] redist92_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_gg_31_q;
    reg [0:0] redist95_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_jj_34_q;
    reg [0:0] redist96_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_kk_35_q;
    reg [0:0] redist97_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ll_36_q;
    reg [0:0] redist98_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_mm_37_q;
    reg [0:0] redist99_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_nn_38_q;
    reg [0:0] redist100_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_oo_39_q;
    reg [0:0] redist101_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_pp_40_q;
    reg [0:0] redist102_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_qq_41_q;
    reg [0:0] redist103_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_rr_42_q;
    reg [0:0] redist104_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ss_43_q;
    reg [0:0] redist105_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_tt_44_q;
    reg [0:0] redist106_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_uu_45_q;
    reg [0:0] redist107_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_vv_46_q;
    reg [0:0] redist108_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ww_47_q;
    reg [0:0] redist109_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_xx_48_q;
    reg [0:0] redist110_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_yy_49_q;
    reg [0:0] redist111_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_zz_50_q;
    reg [0:0] redist112_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_1_51_q;
    reg [0:0] redist113_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_2_52_q;
    reg [0:0] redist114_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_3_53_q;
    reg [0:0] redist115_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_4_54_q;
    reg [0:0] redist116_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_5_55_q;
    reg [0:0] redist117_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_6_56_q;
    reg [0:0] redist118_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_7_57_q;
    reg [0:0] redist119_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_8_58_q;
    reg [0:0] redist120_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_9_59_q;
    reg [0:0] redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_q;
    reg [0:0] redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_q;
    reg [0:0] redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_q;
    reg [0:0] redist124_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_c_1_q;
    reg [0:0] redist125_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_d_2_q;
    reg [0:0] redist125_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_d_2_delay_0;
    reg [0:0] redist126_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_e_3_q;
    reg [0:0] redist126_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_e_3_delay_0;
    reg [0:0] redist126_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_e_3_delay_1;
    reg [0:0] redist127_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_f_4_q;
    reg [0:0] redist127_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_f_4_delay_0;
    reg [0:0] redist127_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_f_4_delay_1;
    reg [0:0] redist127_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_f_4_delay_2;
    reg [0:0] redist128_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_g_5_q;
    reg [0:0] redist128_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_g_5_delay_0;
    reg [0:0] redist128_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_g_5_delay_1;
    reg [0:0] redist128_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_g_5_delay_2;
    reg [0:0] redist128_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_g_5_delay_3;
    reg [0:0] redist129_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_h_6_q;
    reg [0:0] redist130_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_i_7_q;
    reg [0:0] redist131_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_j_8_q;
    reg [0:0] redist132_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_k_9_q;
    reg [0:0] redist133_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_l_10_q;
    reg [0:0] redist134_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_m_11_q;
    reg [0:0] redist135_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_n_12_q;
    reg [0:0] redist136_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o_13_q;
    reg [0:0] redist137_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_p_14_q;
    reg [0:0] redist138_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_q_15_q;
    reg [0:0] redist139_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_r_16_q;
    reg [0:0] redist140_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_s_17_q;
    reg [0:0] redist141_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_t_18_q;
    reg [0:0] redist142_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_u_19_q;
    reg [0:0] redist143_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_v_20_q;
    reg [0:0] redist144_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_w_21_q;
    reg [0:0] redist145_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_x_22_q;
    reg [0:0] redist146_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_y_23_q;
    reg [0:0] redist147_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_z_24_q;
    reg [0:0] redist148_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_aa_25_q;
    reg [0:0] redist149_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_bb_26_q;
    reg [0:0] redist150_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_cc_27_q;
    reg [0:0] redist151_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_dd_28_q;
    reg [0:0] redist152_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ee_29_q;
    reg [0:0] redist153_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ff_30_q;
    reg [0:0] redist154_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_gg_31_q;
    reg [0:0] redist157_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_jj_34_q;
    reg [0:0] redist158_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_kk_35_q;
    reg [0:0] redist159_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ll_36_q;
    reg [0:0] redist160_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_mm_37_q;
    reg [0:0] redist161_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_nn_38_q;
    reg [0:0] redist162_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_oo_39_q;
    reg [0:0] redist163_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_pp_40_q;
    reg [0:0] redist164_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_qq_41_q;
    reg [0:0] redist165_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_rr_42_q;
    reg [0:0] redist166_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ss_43_q;
    reg [0:0] redist167_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_tt_44_q;
    reg [0:0] redist168_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_uu_45_q;
    reg [0:0] redist169_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_vv_46_q;
    reg [0:0] redist170_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ww_47_q;
    reg [0:0] redist171_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_xx_48_q;
    reg [0:0] redist172_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_yy_49_q;
    reg [0:0] redist173_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_zz_50_q;
    reg [0:0] redist174_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_1_51_q;
    reg [0:0] redist175_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_2_52_q;
    reg [0:0] redist176_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_3_53_q;
    reg [0:0] redist177_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_4_54_q;
    reg [0:0] redist178_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_5_55_q;
    reg [0:0] redist179_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_6_56_q;
    reg [0:0] redist180_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_7_57_q;
    reg [0:0] redist181_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_8_58_q;
    reg [0:0] redist182_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_9_59_q;
    reg [0:0] redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_q;
    reg [0:0] redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_q;
    reg [0:0] redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_q;
    reg [0:0] redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_q;
    reg [0:0] redist187_i_exitcond3_k0_zts6mmstv287_cmp_nsign_q_1_q;
    reg [0:0] redist188_i_exitcond3_k0_zts6mmstv287_cmp_nsign_q_71_q;
    reg [63:0] redist189_resFinalIntDiv_uid3171_i_unnamed_k0_zts6mmstv265_q_1_q;
    reg [63:0] redist190_resFinalIntDiv_uid3171_i_unnamed_k0_zts6mmstv265_q_2_q;
    reg [63:0] redist191_nSubChunkLow0_uid3164_i_unnamed_k0_zts6mmstv265_b_1_q;
    reg [0:0] redist192_q2_uid3145_i_unnamed_k0_zts6mmstv265_q_2_q;
    reg [0:0] redist193_q3_uid3130_i_unnamed_k0_zts6mmstv265_q_3_q;
    reg [0:0] redist193_q3_uid3130_i_unnamed_k0_zts6mmstv265_q_3_delay_0;
    reg [0:0] redist194_q4_uid3115_i_unnamed_k0_zts6mmstv265_q_4_q;
    reg [0:0] redist194_q4_uid3115_i_unnamed_k0_zts6mmstv265_q_4_delay_0;
    reg [0:0] redist194_q4_uid3115_i_unnamed_k0_zts6mmstv265_q_4_delay_1;
    reg [0:0] redist195_q5_uid3100_i_unnamed_k0_zts6mmstv265_q_5_q;
    reg [0:0] redist195_q5_uid3100_i_unnamed_k0_zts6mmstv265_q_5_delay_0;
    reg [0:0] redist195_q5_uid3100_i_unnamed_k0_zts6mmstv265_q_5_delay_1;
    reg [0:0] redist195_q5_uid3100_i_unnamed_k0_zts6mmstv265_q_5_delay_2;
    reg [0:0] redist196_q6_uid3085_i_unnamed_k0_zts6mmstv265_q_6_q;
    reg [0:0] redist196_q6_uid3085_i_unnamed_k0_zts6mmstv265_q_6_delay_0;
    reg [0:0] redist196_q6_uid3085_i_unnamed_k0_zts6mmstv265_q_6_delay_1;
    reg [0:0] redist196_q6_uid3085_i_unnamed_k0_zts6mmstv265_q_6_delay_2;
    reg [0:0] redist196_q6_uid3085_i_unnamed_k0_zts6mmstv265_q_6_delay_3;
    reg [0:0] redist197_q7_uid3070_i_unnamed_k0_zts6mmstv265_q_7_q;
    reg [0:0] redist198_q8_uid3055_i_unnamed_k0_zts6mmstv265_q_8_q;
    reg [0:0] redist199_q9_uid3040_i_unnamed_k0_zts6mmstv265_q_9_q;
    reg [0:0] redist200_q10_uid3025_i_unnamed_k0_zts6mmstv265_q_10_q;
    reg [0:0] redist201_q11_uid3010_i_unnamed_k0_zts6mmstv265_q_11_q;
    reg [0:0] redist202_q12_uid2995_i_unnamed_k0_zts6mmstv265_q_12_q;
    reg [0:0] redist203_q13_uid2980_i_unnamed_k0_zts6mmstv265_q_13_q;
    reg [0:0] redist204_q14_uid2965_i_unnamed_k0_zts6mmstv265_q_14_q;
    reg [0:0] redist205_q15_uid2950_i_unnamed_k0_zts6mmstv265_q_15_q;
    reg [0:0] redist206_q16_uid2935_i_unnamed_k0_zts6mmstv265_q_16_q;
    reg [0:0] redist207_q17_uid2920_i_unnamed_k0_zts6mmstv265_q_17_q;
    reg [0:0] redist208_q18_uid2905_i_unnamed_k0_zts6mmstv265_q_18_q;
    reg [0:0] redist209_q19_uid2890_i_unnamed_k0_zts6mmstv265_q_19_q;
    reg [0:0] redist210_q20_uid2875_i_unnamed_k0_zts6mmstv265_q_20_q;
    reg [0:0] redist211_q21_uid2860_i_unnamed_k0_zts6mmstv265_q_21_q;
    reg [0:0] redist212_q22_uid2845_i_unnamed_k0_zts6mmstv265_q_22_q;
    reg [0:0] redist213_q23_uid2830_i_unnamed_k0_zts6mmstv265_q_23_q;
    reg [0:0] redist214_q24_uid2815_i_unnamed_k0_zts6mmstv265_q_24_q;
    reg [0:0] redist215_q25_uid2800_i_unnamed_k0_zts6mmstv265_q_25_q;
    reg [0:0] redist216_q26_uid2785_i_unnamed_k0_zts6mmstv265_q_26_q;
    reg [0:0] redist217_q27_uid2770_i_unnamed_k0_zts6mmstv265_q_27_q;
    reg [0:0] redist218_q28_uid2755_i_unnamed_k0_zts6mmstv265_q_28_q;
    reg [0:0] redist219_q29_uid2740_i_unnamed_k0_zts6mmstv265_q_29_q;
    reg [0:0] redist220_q30_uid2725_i_unnamed_k0_zts6mmstv265_q_30_q;
    reg [0:0] redist221_q31_uid2710_i_unnamed_k0_zts6mmstv265_q_31_q;
    reg [0:0] redist225_q35_uid2650_i_unnamed_k0_zts6mmstv265_q_35_q;
    reg [0:0] redist226_q36_uid2635_i_unnamed_k0_zts6mmstv265_q_36_q;
    reg [0:0] redist227_q37_uid2620_i_unnamed_k0_zts6mmstv265_q_37_q;
    reg [0:0] redist228_q38_uid2605_i_unnamed_k0_zts6mmstv265_q_38_q;
    reg [0:0] redist229_q39_uid2590_i_unnamed_k0_zts6mmstv265_q_39_q;
    reg [0:0] redist230_q40_uid2575_i_unnamed_k0_zts6mmstv265_q_40_q;
    reg [0:0] redist231_q41_uid2560_i_unnamed_k0_zts6mmstv265_q_41_q;
    reg [0:0] redist232_q42_uid2545_i_unnamed_k0_zts6mmstv265_q_42_q;
    reg [0:0] redist233_q43_uid2530_i_unnamed_k0_zts6mmstv265_q_43_q;
    reg [0:0] redist234_q44_uid2515_i_unnamed_k0_zts6mmstv265_q_44_q;
    reg [0:0] redist235_q45_uid2500_i_unnamed_k0_zts6mmstv265_q_45_q;
    reg [0:0] redist236_q46_uid2485_i_unnamed_k0_zts6mmstv265_q_46_q;
    reg [0:0] redist237_q47_uid2470_i_unnamed_k0_zts6mmstv265_q_47_q;
    reg [0:0] redist238_q48_uid2455_i_unnamed_k0_zts6mmstv265_q_48_q;
    reg [0:0] redist239_q49_uid2440_i_unnamed_k0_zts6mmstv265_q_49_q;
    reg [0:0] redist240_q50_uid2425_i_unnamed_k0_zts6mmstv265_q_50_q;
    reg [0:0] redist241_q51_uid2410_i_unnamed_k0_zts6mmstv265_q_51_q;
    reg [0:0] redist242_q52_uid2395_i_unnamed_k0_zts6mmstv265_q_52_q;
    reg [0:0] redist243_opSign53_uid2374_i_unnamed_k0_zts6mmstv265_q_53_q;
    reg [0:0] redist244_q54_uid2365_i_unnamed_k0_zts6mmstv265_q_54_q;
    reg [0:0] redist245_q55_uid2350_i_unnamed_k0_zts6mmstv265_q_55_q;
    reg [0:0] redist246_q56_uid2335_i_unnamed_k0_zts6mmstv265_q_56_q;
    reg [0:0] redist247_q57_uid2320_i_unnamed_k0_zts6mmstv265_q_57_q;
    reg [0:0] redist248_q58_uid2305_i_unnamed_k0_zts6mmstv265_q_58_q;
    reg [0:0] redist249_q59_uid2290_i_unnamed_k0_zts6mmstv265_q_59_q;
    reg [0:0] redist250_q60_uid2275_i_unnamed_k0_zts6mmstv265_q_60_q;
    reg [0:0] redist251_q61_uid2260_i_unnamed_k0_zts6mmstv265_q_61_q;
    reg [0:0] redist252_q62_uid2245_i_unnamed_k0_zts6mmstv265_q_62_q;
    reg [0:0] redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_q;
    reg [63:0] redist254_resFinalIntDiv_uid2213_i_unnamed_k0_zts6mmstv244_q_1_q;
    reg [0:0] redist255_cond0_uid2208_i_unnamed_k0_zts6mmstv244_b_1_q;
    reg [0:0] redist256_opSign1_uid2196_i_unnamed_k0_zts6mmstv244_q_2_q;
    reg [0:0] redist256_opSign1_uid2196_i_unnamed_k0_zts6mmstv244_q_2_delay_0;
    reg [0:0] redist257_opSign2_uid2181_i_unnamed_k0_zts6mmstv244_q_3_q;
    reg [0:0] redist257_opSign2_uid2181_i_unnamed_k0_zts6mmstv244_q_3_delay_0;
    reg [0:0] redist257_opSign2_uid2181_i_unnamed_k0_zts6mmstv244_q_3_delay_1;
    reg [0:0] redist258_q3_uid2172_i_unnamed_k0_zts6mmstv244_q_4_q;
    reg [0:0] redist258_q3_uid2172_i_unnamed_k0_zts6mmstv244_q_4_delay_0;
    reg [0:0] redist258_q3_uid2172_i_unnamed_k0_zts6mmstv244_q_4_delay_1;
    reg [0:0] redist259_q4_uid2157_i_unnamed_k0_zts6mmstv244_q_5_q;
    reg [0:0] redist259_q4_uid2157_i_unnamed_k0_zts6mmstv244_q_5_delay_0;
    reg [0:0] redist259_q4_uid2157_i_unnamed_k0_zts6mmstv244_q_5_delay_1;
    reg [0:0] redist259_q4_uid2157_i_unnamed_k0_zts6mmstv244_q_5_delay_2;
    reg [0:0] redist260_q5_uid2142_i_unnamed_k0_zts6mmstv244_q_6_q;
    reg [0:0] redist260_q5_uid2142_i_unnamed_k0_zts6mmstv244_q_6_delay_0;
    reg [0:0] redist260_q5_uid2142_i_unnamed_k0_zts6mmstv244_q_6_delay_1;
    reg [0:0] redist260_q5_uid2142_i_unnamed_k0_zts6mmstv244_q_6_delay_2;
    reg [0:0] redist260_q5_uid2142_i_unnamed_k0_zts6mmstv244_q_6_delay_3;
    reg [0:0] redist261_opSign6_uid2121_i_unnamed_k0_zts6mmstv244_q_7_q;
    reg [0:0] redist262_q7_uid2112_i_unnamed_k0_zts6mmstv244_q_8_q;
    reg [0:0] redist263_q8_uid2097_i_unnamed_k0_zts6mmstv244_q_9_q;
    reg [0:0] redist264_q9_uid2082_i_unnamed_k0_zts6mmstv244_q_10_q;
    reg [0:0] redist265_q10_uid2067_i_unnamed_k0_zts6mmstv244_q_11_q;
    reg [0:0] redist266_q11_uid2052_i_unnamed_k0_zts6mmstv244_q_12_q;
    reg [0:0] redist267_q12_uid2037_i_unnamed_k0_zts6mmstv244_q_13_q;
    reg [0:0] redist268_q13_uid2022_i_unnamed_k0_zts6mmstv244_q_14_q;
    reg [0:0] redist269_q14_uid2007_i_unnamed_k0_zts6mmstv244_q_15_q;
    reg [0:0] redist270_q15_uid1992_i_unnamed_k0_zts6mmstv244_q_16_q;
    reg [0:0] redist271_q16_uid1977_i_unnamed_k0_zts6mmstv244_q_17_q;
    reg [0:0] redist272_q17_uid1962_i_unnamed_k0_zts6mmstv244_q_18_q;
    reg [0:0] redist273_q18_uid1947_i_unnamed_k0_zts6mmstv244_q_19_q;
    reg [0:0] redist274_q19_uid1932_i_unnamed_k0_zts6mmstv244_q_20_q;
    reg [0:0] redist275_q20_uid1917_i_unnamed_k0_zts6mmstv244_q_21_q;
    reg [0:0] redist276_q21_uid1902_i_unnamed_k0_zts6mmstv244_q_22_q;
    reg [0:0] redist277_q22_uid1887_i_unnamed_k0_zts6mmstv244_q_23_q;
    reg [0:0] redist278_q23_uid1872_i_unnamed_k0_zts6mmstv244_q_24_q;
    reg [0:0] redist279_q24_uid1857_i_unnamed_k0_zts6mmstv244_q_25_q;
    reg [0:0] redist280_q25_uid1842_i_unnamed_k0_zts6mmstv244_q_26_q;
    reg [0:0] redist281_q26_uid1827_i_unnamed_k0_zts6mmstv244_q_27_q;
    reg [0:0] redist282_q27_uid1812_i_unnamed_k0_zts6mmstv244_q_28_q;
    reg [0:0] redist283_q28_uid1797_i_unnamed_k0_zts6mmstv244_q_29_q;
    reg [0:0] redist284_q29_uid1782_i_unnamed_k0_zts6mmstv244_q_30_q;
    reg [0:0] redist285_q30_uid1767_i_unnamed_k0_zts6mmstv244_q_31_q;
    reg [0:0] redist286_q31_uid1752_i_unnamed_k0_zts6mmstv244_q_32_q;
    reg [0:0] redist289_q34_uid1707_i_unnamed_k0_zts6mmstv244_q_35_q;
    reg [0:0] redist290_q35_uid1692_i_unnamed_k0_zts6mmstv244_q_36_q;
    reg [0:0] redist291_q36_uid1677_i_unnamed_k0_zts6mmstv244_q_37_q;
    reg [0:0] redist292_q37_uid1662_i_unnamed_k0_zts6mmstv244_q_38_q;
    reg [0:0] redist293_q38_uid1647_i_unnamed_k0_zts6mmstv244_q_39_q;
    reg [0:0] redist294_q39_uid1632_i_unnamed_k0_zts6mmstv244_q_40_q;
    reg [0:0] redist295_q40_uid1617_i_unnamed_k0_zts6mmstv244_q_41_q;
    reg [0:0] redist296_q41_uid1602_i_unnamed_k0_zts6mmstv244_q_42_q;
    reg [0:0] redist297_q42_uid1587_i_unnamed_k0_zts6mmstv244_q_43_q;
    reg [0:0] redist298_q43_uid1572_i_unnamed_k0_zts6mmstv244_q_44_q;
    reg [0:0] redist299_q44_uid1557_i_unnamed_k0_zts6mmstv244_q_45_q;
    reg [0:0] redist300_q45_uid1542_i_unnamed_k0_zts6mmstv244_q_46_q;
    reg [0:0] redist301_q46_uid1527_i_unnamed_k0_zts6mmstv244_q_47_q;
    reg [0:0] redist302_q47_uid1512_i_unnamed_k0_zts6mmstv244_q_48_q;
    reg [0:0] redist303_q48_uid1497_i_unnamed_k0_zts6mmstv244_q_49_q;
    reg [0:0] redist304_q49_uid1482_i_unnamed_k0_zts6mmstv244_q_50_q;
    reg [0:0] redist305_q50_uid1467_i_unnamed_k0_zts6mmstv244_q_51_q;
    reg [0:0] redist306_q51_uid1452_i_unnamed_k0_zts6mmstv244_q_52_q;
    reg [0:0] redist307_q52_uid1437_i_unnamed_k0_zts6mmstv244_q_53_q;
    reg [0:0] redist308_q53_uid1422_i_unnamed_k0_zts6mmstv244_q_54_q;
    reg [0:0] redist309_q54_uid1407_i_unnamed_k0_zts6mmstv244_q_55_q;
    reg [0:0] redist310_q55_uid1392_i_unnamed_k0_zts6mmstv244_q_56_q;
    reg [0:0] redist311_q56_uid1377_i_unnamed_k0_zts6mmstv244_q_57_q;
    reg [0:0] redist312_q57_uid1362_i_unnamed_k0_zts6mmstv244_q_58_q;
    reg [0:0] redist313_q58_uid1347_i_unnamed_k0_zts6mmstv244_q_59_q;
    reg [0:0] redist314_q59_uid1332_i_unnamed_k0_zts6mmstv244_q_60_q;
    reg [0:0] redist315_q60_uid1317_i_unnamed_k0_zts6mmstv244_q_61_q;
    reg [0:0] redist316_q61_uid1302_i_unnamed_k0_zts6mmstv244_q_62_q;
    reg [0:0] redist317_q62_uid1287_i_unnamed_k0_zts6mmstv244_q_63_q;
    reg [0:0] redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_q;
    reg [63:0] redist319_resFinalIntDiv_uid1255_i_unnamed_k0_zts6mmstv223_q_1_q;
    reg [0:0] redist320_cond0_uid1250_i_unnamed_k0_zts6mmstv223_b_1_q;
    reg [63:0] redist321_nSubChunkLow0_uid1248_i_unnamed_k0_zts6mmstv223_b_1_q;
    reg [0:0] redist322_q1_uid1244_i_unnamed_k0_zts6mmstv223_q_2_q;
    reg [0:0] redist323_q2_uid1229_i_unnamed_k0_zts6mmstv223_q_3_q;
    reg [0:0] redist323_q2_uid1229_i_unnamed_k0_zts6mmstv223_q_3_delay_0;
    reg [0:0] redist324_q3_uid1214_i_unnamed_k0_zts6mmstv223_q_4_q;
    reg [0:0] redist324_q3_uid1214_i_unnamed_k0_zts6mmstv223_q_4_delay_0;
    reg [0:0] redist324_q3_uid1214_i_unnamed_k0_zts6mmstv223_q_4_delay_1;
    reg [0:0] redist325_q4_uid1199_i_unnamed_k0_zts6mmstv223_q_5_q;
    reg [0:0] redist325_q4_uid1199_i_unnamed_k0_zts6mmstv223_q_5_delay_0;
    reg [0:0] redist325_q4_uid1199_i_unnamed_k0_zts6mmstv223_q_5_delay_1;
    reg [0:0] redist325_q4_uid1199_i_unnamed_k0_zts6mmstv223_q_5_delay_2;
    reg [0:0] redist326_q5_uid1184_i_unnamed_k0_zts6mmstv223_q_6_q;
    reg [0:0] redist326_q5_uid1184_i_unnamed_k0_zts6mmstv223_q_6_delay_0;
    reg [0:0] redist326_q5_uid1184_i_unnamed_k0_zts6mmstv223_q_6_delay_1;
    reg [0:0] redist326_q5_uid1184_i_unnamed_k0_zts6mmstv223_q_6_delay_2;
    reg [0:0] redist326_q5_uid1184_i_unnamed_k0_zts6mmstv223_q_6_delay_3;
    reg [0:0] redist327_q6_uid1169_i_unnamed_k0_zts6mmstv223_q_7_q;
    reg [0:0] redist328_q7_uid1154_i_unnamed_k0_zts6mmstv223_q_8_q;
    reg [0:0] redist329_q8_uid1139_i_unnamed_k0_zts6mmstv223_q_9_q;
    reg [0:0] redist330_q9_uid1124_i_unnamed_k0_zts6mmstv223_q_10_q;
    reg [0:0] redist331_q10_uid1109_i_unnamed_k0_zts6mmstv223_q_11_q;
    reg [0:0] redist332_q11_uid1094_i_unnamed_k0_zts6mmstv223_q_12_q;
    reg [0:0] redist333_q12_uid1079_i_unnamed_k0_zts6mmstv223_q_13_q;
    reg [0:0] redist334_q13_uid1064_i_unnamed_k0_zts6mmstv223_q_14_q;
    reg [0:0] redist335_q14_uid1049_i_unnamed_k0_zts6mmstv223_q_15_q;
    reg [0:0] redist336_q15_uid1034_i_unnamed_k0_zts6mmstv223_q_16_q;
    reg [0:0] redist337_q16_uid1019_i_unnamed_k0_zts6mmstv223_q_17_q;
    reg [0:0] redist338_q17_uid1004_i_unnamed_k0_zts6mmstv223_q_18_q;
    reg [0:0] redist339_q18_uid989_i_unnamed_k0_zts6mmstv223_q_19_q;
    reg [0:0] redist340_q19_uid974_i_unnamed_k0_zts6mmstv223_q_20_q;
    reg [0:0] redist341_q20_uid959_i_unnamed_k0_zts6mmstv223_q_21_q;
    reg [0:0] redist342_q21_uid944_i_unnamed_k0_zts6mmstv223_q_22_q;
    reg [0:0] redist343_q22_uid929_i_unnamed_k0_zts6mmstv223_q_23_q;
    reg [0:0] redist344_q23_uid914_i_unnamed_k0_zts6mmstv223_q_24_q;
    reg [0:0] redist345_q24_uid899_i_unnamed_k0_zts6mmstv223_q_25_q;
    reg [0:0] redist346_q25_uid884_i_unnamed_k0_zts6mmstv223_q_26_q;
    reg [0:0] redist347_q26_uid869_i_unnamed_k0_zts6mmstv223_q_27_q;
    reg [0:0] redist348_q27_uid854_i_unnamed_k0_zts6mmstv223_q_28_q;
    reg [0:0] redist349_q28_uid839_i_unnamed_k0_zts6mmstv223_q_29_q;
    reg [0:0] redist350_q29_uid824_i_unnamed_k0_zts6mmstv223_q_30_q;
    reg [0:0] redist351_q30_uid809_i_unnamed_k0_zts6mmstv223_q_31_q;
    reg [0:0] redist352_q31_uid794_i_unnamed_k0_zts6mmstv223_q_32_q;
    reg [0:0] redist355_q34_uid749_i_unnamed_k0_zts6mmstv223_q_35_q;
    reg [0:0] redist356_q35_uid734_i_unnamed_k0_zts6mmstv223_q_36_q;
    reg [0:0] redist357_q36_uid719_i_unnamed_k0_zts6mmstv223_q_37_q;
    reg [0:0] redist358_q37_uid704_i_unnamed_k0_zts6mmstv223_q_38_q;
    reg [0:0] redist359_q38_uid689_i_unnamed_k0_zts6mmstv223_q_39_q;
    reg [0:0] redist360_q39_uid674_i_unnamed_k0_zts6mmstv223_q_40_q;
    reg [0:0] redist361_q40_uid659_i_unnamed_k0_zts6mmstv223_q_41_q;
    reg [0:0] redist362_q41_uid644_i_unnamed_k0_zts6mmstv223_q_42_q;
    reg [0:0] redist363_q42_uid629_i_unnamed_k0_zts6mmstv223_q_43_q;
    reg [0:0] redist364_q43_uid614_i_unnamed_k0_zts6mmstv223_q_44_q;
    reg [0:0] redist365_q44_uid599_i_unnamed_k0_zts6mmstv223_q_45_q;
    reg [0:0] redist366_q45_uid584_i_unnamed_k0_zts6mmstv223_q_46_q;
    reg [0:0] redist367_q46_uid569_i_unnamed_k0_zts6mmstv223_q_47_q;
    reg [0:0] redist368_q47_uid554_i_unnamed_k0_zts6mmstv223_q_48_q;
    reg [0:0] redist369_q48_uid539_i_unnamed_k0_zts6mmstv223_q_49_q;
    reg [0:0] redist370_q49_uid524_i_unnamed_k0_zts6mmstv223_q_50_q;
    reg [0:0] redist371_q50_uid509_i_unnamed_k0_zts6mmstv223_q_51_q;
    reg [0:0] redist372_q51_uid494_i_unnamed_k0_zts6mmstv223_q_52_q;
    reg [0:0] redist373_q52_uid479_i_unnamed_k0_zts6mmstv223_q_53_q;
    reg [0:0] redist374_q53_uid464_i_unnamed_k0_zts6mmstv223_q_54_q;
    reg [0:0] redist375_q54_uid449_i_unnamed_k0_zts6mmstv223_q_55_q;
    reg [0:0] redist376_q55_uid434_i_unnamed_k0_zts6mmstv223_q_56_q;
    reg [0:0] redist377_q56_uid419_i_unnamed_k0_zts6mmstv223_q_57_q;
    reg [0:0] redist378_q57_uid404_i_unnamed_k0_zts6mmstv223_q_58_q;
    reg [0:0] redist379_q58_uid389_i_unnamed_k0_zts6mmstv223_q_59_q;
    reg [0:0] redist380_q59_uid374_i_unnamed_k0_zts6mmstv223_q_60_q;
    reg [0:0] redist381_q60_uid359_i_unnamed_k0_zts6mmstv223_q_61_q;
    reg [0:0] redist382_q61_uid344_i_unnamed_k0_zts6mmstv223_q_62_q;
    reg [0:0] redist383_q62_uid329_i_unnamed_k0_zts6mmstv223_q_63_q;
    reg [0:0] redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_q;
    reg [61:0] redist385_dupName_4_i_unnamed_k0_zts6mmstv20_narrow_x_b_1_q;
    reg [61:0] redist386_dupName_3_i_unnamed_k0_zts6mmstv20_narrow_x_b_1_q;
    reg [61:0] redist387_dupName_2_i_unnamed_k0_zts6mmstv20_narrow_x_b_1_q;
    reg [61:0] redist388_dupName_1_i_unnamed_k0_zts6mmstv20_narrow_x_b_1_q;
    reg [61:0] redist389_dupName_0_i_unnamed_k0_zts6mmstv20_narrow_x_b_1_q;
    reg [0:0] redist390_sync_together154_aunroll_x_in_c0_eni1_1_tpl_1_q;
    reg [0:0] redist391_sync_together154_aunroll_x_in_c0_eni1_1_tpl_71_q;
    reg [0:0] redist392_sync_together154_aunroll_x_in_i_valid_63_q;
    reg [0:0] redist393_sync_together154_aunroll_x_in_i_valid_64_q;
    reg [0:0] redist394_sync_together154_aunroll_x_in_i_valid_65_q;
    reg [0:0] redist395_sync_together154_aunroll_x_in_i_valid_69_q;
    reg [0:0] redist395_sync_together154_aunroll_x_in_i_valid_69_delay_0;
    reg [0:0] redist395_sync_together154_aunroll_x_in_i_valid_69_delay_1;
    reg [0:0] redist395_sync_together154_aunroll_x_in_i_valid_69_delay_2;
    reg [0:0] redist396_sync_together154_aunroll_x_in_i_valid_70_q;
    reg [61:0] redist397_i_unnamed_k0_zts6mmstv20_narrow_x_b_1_q;
    reg [63:0] redist400_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer42_k0_zts6mmstv23_aunroll_x_out_dest_data_out_11_0_1_tpl_1_q;
    reg [63:0] redist403_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer39_k0_zts6mmstv29_aunroll_x_out_dest_data_out_8_0_1_tpl_1_q;
    reg [63:0] redist406_bgTrunc_i_unnamed_k0_zts6mmstv279_sel_x_b_1_q;
    reg [63:0] redist407_bgTrunc_i_unnamed_k0_zts6mmstv273_sel_x_b_1_q;
    reg [63:0] redist408_bgTrunc_i_unnamed_k0_zts6mmstv270_sel_x_b_1_q;
    reg [63:0] redist409_bgTrunc_i_unnamed_k0_zts6mmstv267_sel_x_b_1_q;
    reg [63:0] redist410_bgTrunc_i_unnamed_k0_zts6mmstv258_sel_x_b_1_q;
    reg [63:0] redist411_bgTrunc_i_unnamed_k0_zts6mmstv252_sel_x_b_1_q;
    reg [63:0] redist412_bgTrunc_i_unnamed_k0_zts6mmstv249_sel_x_b_1_q;
    reg [63:0] redist413_bgTrunc_i_unnamed_k0_zts6mmstv246_sel_x_b_1_q;
    reg [63:0] redist414_bgTrunc_i_unnamed_k0_zts6mmstv237_sel_x_b_1_q;
    reg [63:0] redist415_bgTrunc_i_unnamed_k0_zts6mmstv231_sel_x_b_1_q;
    reg [63:0] redist416_bgTrunc_i_unnamed_k0_zts6mmstv228_sel_x_b_1_q;
    reg [63:0] redist417_bgTrunc_i_unnamed_k0_zts6mmstv225_sel_x_b_1_q;
    reg [63:0] redist418_bgTrunc_i_decomposed_k0_zts6mmstv226_sel_x_b_1_q;
    reg [63:0] redist419_bgTrunc_i_decomposed972_k0_zts6mmstv268_sel_x_b_1_q;
    reg [63:0] redist420_bgTrunc_i_decomposed972_k0_zts6mmstv268_sel_x_b_2_q;
    reg [63:0] redist421_bgTrunc_i_decomposed971_k0_zts6mmstv247_sel_x_b_1_q;
    reg [63:0] redist424_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_1_q;
    reg [63:0] redist425_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_2_q;
    reg [63:0] redist426_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_3_q;
    reg [63:0] redist427_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_4_q;
    reg [63:0] redist428_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_5_q;
    reg [63:0] redist429_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_6_q;
    reg [63:0] redist430_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_7_q;
    reg [63:0] redist431_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_8_q;
    reg [63:0] redist432_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_9_q;
    reg [63:0] redist433_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_10_q;
    reg [63:0] redist434_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_11_q;
    reg [63:0] redist435_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_12_q;
    reg [63:0] redist436_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_13_q;
    reg [63:0] redist437_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_14_q;
    reg [63:0] redist438_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_15_q;
    reg [63:0] redist439_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_16_q;
    reg [63:0] redist440_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_17_q;
    reg [63:0] redist441_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_18_q;
    reg [63:0] redist442_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_19_q;
    reg [63:0] redist443_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_20_q;
    reg [63:0] redist444_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_21_q;
    reg [63:0] redist445_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_22_q;
    reg [63:0] redist446_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_23_q;
    reg [63:0] redist447_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_24_q;
    reg [63:0] redist448_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_25_q;
    reg [63:0] redist449_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_26_q;
    reg [63:0] redist450_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_27_q;
    reg [63:0] redist451_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_28_q;
    reg [63:0] redist452_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_29_q;
    reg [63:0] redist453_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_30_q;
    reg [63:0] redist454_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_31_q;
    reg [63:0] redist455_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_32_q;
    reg [63:0] redist456_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_33_q;
    reg [63:0] redist457_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_34_q;
    reg [63:0] redist458_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_35_q;
    reg [63:0] redist459_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_36_q;
    reg [63:0] redist460_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_37_q;
    reg [63:0] redist461_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_38_q;
    reg [63:0] redist462_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_39_q;
    reg [63:0] redist463_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_40_q;
    reg [63:0] redist464_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_41_q;
    reg [63:0] redist465_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_42_q;
    reg [63:0] redist466_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_43_q;
    reg [63:0] redist467_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_44_q;
    reg [63:0] redist468_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_45_q;
    reg [63:0] redist469_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_46_q;
    reg [63:0] redist470_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_47_q;
    reg [63:0] redist471_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_48_q;
    reg [63:0] redist472_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_49_q;
    reg [63:0] redist473_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_50_q;
    reg [63:0] redist474_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_51_q;
    reg [63:0] redist475_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_52_q;
    reg [63:0] redist476_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_53_q;
    reg [63:0] redist477_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_54_q;
    reg [63:0] redist478_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_55_q;
    reg [63:0] redist479_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_56_q;
    reg [63:0] redist480_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_57_q;
    reg [63:0] redist481_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_58_q;
    reg [63:0] redist482_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_59_q;
    reg [63:0] redist483_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_60_q;
    reg [63:0] redist484_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_61_q;
    reg [63:0] redist485_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_62_q;
    reg [63:0] redist486_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_63_q;
    reg [63:0] redist487_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_1_q;
    reg [63:0] redist488_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_2_q;
    reg [63:0] redist489_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_3_q;
    reg [63:0] redist490_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_4_q;
    reg [63:0] redist491_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_5_q;
    reg [63:0] redist492_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_6_q;
    reg [63:0] redist493_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_7_q;
    reg [63:0] redist494_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_8_q;
    reg [63:0] redist495_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_9_q;
    reg [63:0] redist496_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_10_q;
    reg [63:0] redist497_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_11_q;
    reg [63:0] redist498_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_12_q;
    reg [63:0] redist499_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_13_q;
    reg [63:0] redist500_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_14_q;
    reg [63:0] redist501_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_15_q;
    reg [63:0] redist502_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_16_q;
    reg [63:0] redist503_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_17_q;
    reg [63:0] redist504_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_18_q;
    reg [63:0] redist505_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_19_q;
    reg [63:0] redist506_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_20_q;
    reg [63:0] redist507_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_21_q;
    reg [63:0] redist508_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_22_q;
    reg [63:0] redist509_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_23_q;
    reg [63:0] redist510_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_24_q;
    reg [63:0] redist511_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_25_q;
    reg [63:0] redist512_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_26_q;
    reg [63:0] redist513_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_27_q;
    reg [63:0] redist514_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_28_q;
    reg [63:0] redist515_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_29_q;
    reg [63:0] redist516_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_30_q;
    reg [63:0] redist517_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_31_q;
    reg [63:0] redist518_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_32_q;
    reg [63:0] redist519_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_33_q;
    reg [63:0] redist520_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_34_q;
    reg [63:0] redist521_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_35_q;
    reg [63:0] redist522_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_36_q;
    reg [63:0] redist523_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_37_q;
    reg [63:0] redist524_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_38_q;
    reg [63:0] redist525_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_39_q;
    reg [63:0] redist526_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_40_q;
    reg [63:0] redist527_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_41_q;
    reg [63:0] redist528_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_42_q;
    reg [63:0] redist529_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_43_q;
    reg [63:0] redist530_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_44_q;
    reg [63:0] redist531_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_45_q;
    reg [63:0] redist532_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_46_q;
    reg [63:0] redist533_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_47_q;
    reg [63:0] redist534_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_48_q;
    reg [63:0] redist535_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_49_q;
    reg [63:0] redist536_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_50_q;
    reg [63:0] redist537_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_51_q;
    reg [63:0] redist538_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_52_q;
    reg [63:0] redist539_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_53_q;
    reg [63:0] redist540_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_54_q;
    reg [63:0] redist541_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_55_q;
    reg [63:0] redist542_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_56_q;
    reg [63:0] redist543_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_57_q;
    reg [63:0] redist544_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_58_q;
    reg [63:0] redist545_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_59_q;
    reg [63:0] redist546_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_60_q;
    reg [63:0] redist547_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_61_q;
    reg [63:0] redist548_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_62_q;
    reg [63:0] redist549_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_63_q;
    reg [63:0] redist550_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_1_q;
    reg [63:0] redist551_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_2_q;
    reg [63:0] redist552_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_3_q;
    reg [63:0] redist553_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_4_q;
    reg [63:0] redist554_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_5_q;
    reg [63:0] redist555_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_6_q;
    reg [63:0] redist556_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_7_q;
    reg [63:0] redist557_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_8_q;
    reg [63:0] redist558_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_9_q;
    reg [63:0] redist559_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_10_q;
    reg [63:0] redist560_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_11_q;
    reg [63:0] redist561_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_12_q;
    reg [63:0] redist562_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_13_q;
    reg [63:0] redist563_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_14_q;
    reg [63:0] redist564_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_15_q;
    reg [63:0] redist565_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_16_q;
    reg [63:0] redist566_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_17_q;
    reg [63:0] redist567_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_18_q;
    reg [63:0] redist568_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_19_q;
    reg [63:0] redist569_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_20_q;
    reg [63:0] redist570_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_21_q;
    reg [63:0] redist571_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_22_q;
    reg [63:0] redist572_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_23_q;
    reg [63:0] redist573_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_24_q;
    reg [63:0] redist574_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_25_q;
    reg [63:0] redist575_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_26_q;
    reg [63:0] redist576_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_27_q;
    reg [63:0] redist577_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_28_q;
    reg [63:0] redist578_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_29_q;
    reg [63:0] redist579_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_30_q;
    reg [63:0] redist580_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_31_q;
    reg [63:0] redist581_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_32_q;
    reg [63:0] redist582_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_33_q;
    reg [63:0] redist583_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_34_q;
    reg [63:0] redist584_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_35_q;
    reg [63:0] redist585_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_36_q;
    reg [63:0] redist586_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_37_q;
    reg [63:0] redist587_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_38_q;
    reg [63:0] redist588_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_39_q;
    reg [63:0] redist589_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_40_q;
    reg [63:0] redist590_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_41_q;
    reg [63:0] redist591_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_42_q;
    reg [63:0] redist592_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_43_q;
    reg [63:0] redist593_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_44_q;
    reg [63:0] redist594_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_45_q;
    reg [63:0] redist595_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_46_q;
    reg [63:0] redist596_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_47_q;
    reg [63:0] redist597_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_48_q;
    reg [63:0] redist598_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_49_q;
    reg [63:0] redist599_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_50_q;
    reg [63:0] redist600_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_51_q;
    reg [63:0] redist601_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_52_q;
    reg [63:0] redist602_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_53_q;
    reg [63:0] redist603_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_54_q;
    reg [63:0] redist604_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_55_q;
    reg [63:0] redist605_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_56_q;
    reg [63:0] redist606_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_57_q;
    reg [63:0] redist607_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_58_q;
    reg [63:0] redist608_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_59_q;
    reg [63:0] redist609_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_60_q;
    reg [63:0] redist610_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_61_q;
    reg [63:0] redist611_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_62_q;
    reg [63:0] redist612_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_63_q;
    reg [63:0] redist614_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_70_q;
    reg [0:0] redist30_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_gg_31_inputreg0_q;
    reg [0:0] redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_inputreg0_q;
    wire redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_mem_reset0;
    wire [0:0] redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_mem_ia;
    wire [4:0] redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_mem_aa;
    wire [4:0] redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_mem_ab;
    wire [0:0] redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_mem_iq;
    wire [0:0] redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_mem_q;
    wire [4:0] redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_rdcnt_q;
    (* preserve *) reg [4:0] redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_rdcnt_i;
    (* preserve *) reg redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_rdcnt_eq;
    reg [4:0] redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_wraddr_q;
    wire [5:0] redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_mem_last_q;
    wire [5:0] redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_cmp_b;
    wire [0:0] redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_cmp_q;
    (* dont_merge *) reg [0:0] redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_cmpReg_q;
    wire [0:0] redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_notEnable_q;
    wire [0:0] redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_nor_q;
    (* dont_merge *) reg [0:0] redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_sticky_ena_q;
    wire [0:0] redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_enaAnd_q;
    reg [0:0] redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_inputreg0_q;
    wire redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_mem_reset0;
    wire [0:0] redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_mem_ia;
    wire [4:0] redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_mem_aa;
    wire [4:0] redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_mem_ab;
    wire [0:0] redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_mem_iq;
    wire [0:0] redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_mem_q;
    wire [4:0] redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_rdcnt_q;
    (* preserve *) reg [4:0] redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_rdcnt_i;
    (* preserve *) reg redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_rdcnt_eq;
    reg [4:0] redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_wraddr_q;
    wire [5:0] redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_mem_last_q;
    wire [5:0] redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_cmp_b;
    wire [0:0] redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_cmp_q;
    (* dont_merge *) reg [0:0] redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_cmpReg_q;
    wire [0:0] redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_notEnable_q;
    wire [0:0] redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_nor_q;
    (* dont_merge *) reg [0:0] redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_sticky_ena_q;
    wire [0:0] redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_enaAnd_q;
    reg [0:0] redist92_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_gg_31_inputreg0_q;
    reg [0:0] redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_inputreg0_q;
    wire redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_mem_reset0;
    wire [0:0] redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_mem_ia;
    wire [4:0] redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_mem_aa;
    wire [4:0] redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_mem_ab;
    wire [0:0] redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_mem_iq;
    wire [0:0] redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_mem_q;
    wire [4:0] redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_rdcnt_q;
    (* preserve *) reg [4:0] redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_rdcnt_i;
    (* preserve *) reg redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_rdcnt_eq;
    reg [4:0] redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_wraddr_q;
    wire [5:0] redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_mem_last_q;
    wire [5:0] redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_cmp_b;
    wire [0:0] redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_cmp_q;
    (* dont_merge *) reg [0:0] redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_cmpReg_q;
    wire [0:0] redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_notEnable_q;
    wire [0:0] redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_nor_q;
    (* dont_merge *) reg [0:0] redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_sticky_ena_q;
    wire [0:0] redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_enaAnd_q;
    reg [0:0] redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_inputreg0_q;
    wire redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_mem_reset0;
    wire [0:0] redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_mem_ia;
    wire [4:0] redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_mem_aa;
    wire [4:0] redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_mem_ab;
    wire [0:0] redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_mem_iq;
    wire [0:0] redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_mem_q;
    wire [4:0] redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_rdcnt_q;
    (* preserve *) reg [4:0] redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_rdcnt_i;
    (* preserve *) reg redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_rdcnt_eq;
    reg [4:0] redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_wraddr_q;
    wire [5:0] redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_mem_last_q;
    wire [5:0] redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_cmp_b;
    wire [0:0] redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_cmp_q;
    (* dont_merge *) reg [0:0] redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_cmpReg_q;
    wire [0:0] redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_notEnable_q;
    wire [0:0] redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_nor_q;
    (* dont_merge *) reg [0:0] redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_sticky_ena_q;
    wire [0:0] redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_enaAnd_q;
    reg [0:0] redist154_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_gg_31_inputreg0_q;
    reg [0:0] redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_inputreg0_q;
    wire redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_mem_reset0;
    wire [0:0] redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_mem_ia;
    wire [4:0] redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_mem_aa;
    wire [4:0] redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_mem_ab;
    wire [0:0] redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_mem_iq;
    wire [0:0] redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_mem_q;
    wire [4:0] redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_rdcnt_q;
    (* preserve *) reg [4:0] redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_rdcnt_i;
    (* preserve *) reg redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_rdcnt_eq;
    reg [4:0] redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_wraddr_q;
    wire [5:0] redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_mem_last_q;
    wire [5:0] redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_cmp_b;
    wire [0:0] redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_cmp_q;
    (* dont_merge *) reg [0:0] redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_cmpReg_q;
    wire [0:0] redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_notEnable_q;
    wire [0:0] redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_nor_q;
    (* dont_merge *) reg [0:0] redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_sticky_ena_q;
    wire [0:0] redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_enaAnd_q;
    reg [0:0] redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_inputreg0_q;
    wire redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_mem_reset0;
    wire [0:0] redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_mem_ia;
    wire [4:0] redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_mem_aa;
    wire [4:0] redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_mem_ab;
    wire [0:0] redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_mem_iq;
    wire [0:0] redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_mem_q;
    wire [4:0] redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_rdcnt_q;
    (* preserve *) reg [4:0] redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_rdcnt_i;
    (* preserve *) reg redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_rdcnt_eq;
    reg [4:0] redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_wraddr_q;
    wire [5:0] redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_mem_last_q;
    wire [5:0] redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_cmp_b;
    wire [0:0] redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_cmp_q;
    (* dont_merge *) reg [0:0] redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_cmpReg_q;
    wire [0:0] redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_notEnable_q;
    wire [0:0] redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_nor_q;
    (* dont_merge *) reg [0:0] redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_sticky_ena_q;
    wire [0:0] redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_enaAnd_q;
    wire redist222_q32_uid2695_i_unnamed_k0_zts6mmstv265_q_32_mem_reset0;
    wire [0:0] redist222_q32_uid2695_i_unnamed_k0_zts6mmstv265_q_32_mem_ia;
    wire [4:0] redist222_q32_uid2695_i_unnamed_k0_zts6mmstv265_q_32_mem_aa;
    wire [4:0] redist222_q32_uid2695_i_unnamed_k0_zts6mmstv265_q_32_mem_ab;
    wire [0:0] redist222_q32_uid2695_i_unnamed_k0_zts6mmstv265_q_32_mem_iq;
    wire [0:0] redist222_q32_uid2695_i_unnamed_k0_zts6mmstv265_q_32_mem_q;
    wire [4:0] redist222_q32_uid2695_i_unnamed_k0_zts6mmstv265_q_32_rdcnt_q;
    (* preserve *) reg [4:0] redist222_q32_uid2695_i_unnamed_k0_zts6mmstv265_q_32_rdcnt_i;
    (* preserve *) reg redist222_q32_uid2695_i_unnamed_k0_zts6mmstv265_q_32_rdcnt_eq;
    reg [4:0] redist222_q32_uid2695_i_unnamed_k0_zts6mmstv265_q_32_wraddr_q;
    wire [5:0] redist222_q32_uid2695_i_unnamed_k0_zts6mmstv265_q_32_mem_last_q;
    wire [5:0] redist222_q32_uid2695_i_unnamed_k0_zts6mmstv265_q_32_cmp_b;
    wire [0:0] redist222_q32_uid2695_i_unnamed_k0_zts6mmstv265_q_32_cmp_q;
    (* dont_merge *) reg [0:0] redist222_q32_uid2695_i_unnamed_k0_zts6mmstv265_q_32_cmpReg_q;
    wire [0:0] redist222_q32_uid2695_i_unnamed_k0_zts6mmstv265_q_32_notEnable_q;
    wire [0:0] redist222_q32_uid2695_i_unnamed_k0_zts6mmstv265_q_32_nor_q;
    (* dont_merge *) reg [0:0] redist222_q32_uid2695_i_unnamed_k0_zts6mmstv265_q_32_sticky_ena_q;
    wire [0:0] redist222_q32_uid2695_i_unnamed_k0_zts6mmstv265_q_32_enaAnd_q;
    wire redist223_q33_uid2680_i_unnamed_k0_zts6mmstv265_q_33_mem_reset0;
    wire [0:0] redist223_q33_uid2680_i_unnamed_k0_zts6mmstv265_q_33_mem_ia;
    wire [4:0] redist223_q33_uid2680_i_unnamed_k0_zts6mmstv265_q_33_mem_aa;
    wire [4:0] redist223_q33_uid2680_i_unnamed_k0_zts6mmstv265_q_33_mem_ab;
    wire [0:0] redist223_q33_uid2680_i_unnamed_k0_zts6mmstv265_q_33_mem_iq;
    wire [0:0] redist223_q33_uid2680_i_unnamed_k0_zts6mmstv265_q_33_mem_q;
    wire [4:0] redist223_q33_uid2680_i_unnamed_k0_zts6mmstv265_q_33_rdcnt_q;
    (* preserve *) reg [4:0] redist223_q33_uid2680_i_unnamed_k0_zts6mmstv265_q_33_rdcnt_i;
    (* preserve *) reg redist223_q33_uid2680_i_unnamed_k0_zts6mmstv265_q_33_rdcnt_eq;
    reg [4:0] redist223_q33_uid2680_i_unnamed_k0_zts6mmstv265_q_33_wraddr_q;
    wire [5:0] redist223_q33_uid2680_i_unnamed_k0_zts6mmstv265_q_33_mem_last_q;
    wire [5:0] redist223_q33_uid2680_i_unnamed_k0_zts6mmstv265_q_33_cmp_b;
    wire [0:0] redist223_q33_uid2680_i_unnamed_k0_zts6mmstv265_q_33_cmp_q;
    (* dont_merge *) reg [0:0] redist223_q33_uid2680_i_unnamed_k0_zts6mmstv265_q_33_cmpReg_q;
    wire [0:0] redist223_q33_uid2680_i_unnamed_k0_zts6mmstv265_q_33_notEnable_q;
    wire [0:0] redist223_q33_uid2680_i_unnamed_k0_zts6mmstv265_q_33_nor_q;
    (* dont_merge *) reg [0:0] redist223_q33_uid2680_i_unnamed_k0_zts6mmstv265_q_33_sticky_ena_q;
    wire [0:0] redist223_q33_uid2680_i_unnamed_k0_zts6mmstv265_q_33_enaAnd_q;
    wire redist224_q34_uid2665_i_unnamed_k0_zts6mmstv265_q_34_mem_reset0;
    wire [0:0] redist224_q34_uid2665_i_unnamed_k0_zts6mmstv265_q_34_mem_ia;
    wire [4:0] redist224_q34_uid2665_i_unnamed_k0_zts6mmstv265_q_34_mem_aa;
    wire [4:0] redist224_q34_uid2665_i_unnamed_k0_zts6mmstv265_q_34_mem_ab;
    wire [0:0] redist224_q34_uid2665_i_unnamed_k0_zts6mmstv265_q_34_mem_iq;
    wire [0:0] redist224_q34_uid2665_i_unnamed_k0_zts6mmstv265_q_34_mem_q;
    wire [4:0] redist224_q34_uid2665_i_unnamed_k0_zts6mmstv265_q_34_rdcnt_q;
    (* preserve *) reg [4:0] redist224_q34_uid2665_i_unnamed_k0_zts6mmstv265_q_34_rdcnt_i;
    reg [4:0] redist224_q34_uid2665_i_unnamed_k0_zts6mmstv265_q_34_wraddr_q;
    wire [5:0] redist224_q34_uid2665_i_unnamed_k0_zts6mmstv265_q_34_mem_last_q;
    wire [5:0] redist224_q34_uid2665_i_unnamed_k0_zts6mmstv265_q_34_cmp_b;
    wire [0:0] redist224_q34_uid2665_i_unnamed_k0_zts6mmstv265_q_34_cmp_q;
    (* dont_merge *) reg [0:0] redist224_q34_uid2665_i_unnamed_k0_zts6mmstv265_q_34_cmpReg_q;
    wire [0:0] redist224_q34_uid2665_i_unnamed_k0_zts6mmstv265_q_34_notEnable_q;
    wire [0:0] redist224_q34_uid2665_i_unnamed_k0_zts6mmstv265_q_34_nor_q;
    (* dont_merge *) reg [0:0] redist224_q34_uid2665_i_unnamed_k0_zts6mmstv265_q_34_sticky_ena_q;
    wire [0:0] redist224_q34_uid2665_i_unnamed_k0_zts6mmstv265_q_34_enaAnd_q;
    reg [0:0] redist286_q31_uid1752_i_unnamed_k0_zts6mmstv244_q_32_outputreg0_q;
    reg [0:0] redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_outputreg0_q;
    wire redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_mem_reset0;
    wire [0:0] redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_mem_ia;
    wire [4:0] redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_mem_aa;
    wire [4:0] redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_mem_ab;
    wire [0:0] redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_mem_iq;
    wire [0:0] redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_mem_q;
    wire [4:0] redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_rdcnt_q;
    (* preserve *) reg [4:0] redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_rdcnt_i;
    (* preserve *) reg redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_rdcnt_eq;
    reg [4:0] redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_wraddr_q;
    wire [5:0] redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_mem_last_q;
    wire [5:0] redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_cmp_b;
    wire [0:0] redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_cmp_q;
    (* dont_merge *) reg [0:0] redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_cmpReg_q;
    wire [0:0] redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_notEnable_q;
    wire [0:0] redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_nor_q;
    (* dont_merge *) reg [0:0] redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_sticky_ena_q;
    wire [0:0] redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_enaAnd_q;
    reg [0:0] redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_outputreg0_q;
    wire redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_mem_reset0;
    wire [0:0] redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_mem_ia;
    wire [4:0] redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_mem_aa;
    wire [4:0] redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_mem_ab;
    wire [0:0] redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_mem_iq;
    wire [0:0] redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_mem_q;
    wire [4:0] redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_rdcnt_q;
    (* preserve *) reg [4:0] redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_rdcnt_i;
    (* preserve *) reg redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_rdcnt_eq;
    reg [4:0] redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_wraddr_q;
    wire [5:0] redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_mem_last_q;
    wire [5:0] redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_cmp_b;
    wire [0:0] redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_cmp_q;
    (* dont_merge *) reg [0:0] redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_cmpReg_q;
    wire [0:0] redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_notEnable_q;
    wire [0:0] redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_nor_q;
    (* dont_merge *) reg [0:0] redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_sticky_ena_q;
    wire [0:0] redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_enaAnd_q;
    reg [0:0] redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_outputreg0_q;
    reg [0:0] redist352_q31_uid794_i_unnamed_k0_zts6mmstv223_q_32_outputreg0_q;
    reg [0:0] redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_outputreg0_q;
    wire redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_mem_reset0;
    wire [0:0] redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_mem_ia;
    wire [4:0] redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_mem_aa;
    wire [4:0] redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_mem_ab;
    wire [0:0] redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_mem_iq;
    wire [0:0] redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_mem_q;
    wire [4:0] redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_rdcnt_q;
    (* preserve *) reg [4:0] redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_rdcnt_i;
    (* preserve *) reg redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_rdcnt_eq;
    reg [4:0] redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_wraddr_q;
    wire [5:0] redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_mem_last_q;
    wire [5:0] redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_cmp_b;
    wire [0:0] redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_cmp_q;
    (* dont_merge *) reg [0:0] redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_cmpReg_q;
    wire [0:0] redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_notEnable_q;
    wire [0:0] redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_nor_q;
    (* dont_merge *) reg [0:0] redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_sticky_ena_q;
    wire [0:0] redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_enaAnd_q;
    reg [0:0] redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_outputreg0_q;
    wire redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_mem_reset0;
    wire [0:0] redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_mem_ia;
    wire [4:0] redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_mem_aa;
    wire [4:0] redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_mem_ab;
    wire [0:0] redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_mem_iq;
    wire [0:0] redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_mem_q;
    wire [4:0] redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_rdcnt_q;
    (* preserve *) reg [4:0] redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_rdcnt_i;
    (* preserve *) reg redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_rdcnt_eq;
    reg [4:0] redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_wraddr_q;
    wire [5:0] redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_mem_last_q;
    wire [5:0] redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_cmp_b;
    wire [0:0] redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_cmp_q;
    (* dont_merge *) reg [0:0] redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_cmpReg_q;
    wire [0:0] redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_notEnable_q;
    wire [0:0] redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_nor_q;
    (* dont_merge *) reg [0:0] redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_sticky_ena_q;
    wire [0:0] redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_enaAnd_q;
    wire redist398_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer1432_k0_zts6mmstv217_aunroll_x_out_dest_data_out_1_0_0_tpl_5_mem_reset0;
    wire [63:0] redist398_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer1432_k0_zts6mmstv217_aunroll_x_out_dest_data_out_1_0_0_tpl_5_mem_ia;
    wire [1:0] redist398_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer1432_k0_zts6mmstv217_aunroll_x_out_dest_data_out_1_0_0_tpl_5_mem_aa;
    wire [1:0] redist398_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer1432_k0_zts6mmstv217_aunroll_x_out_dest_data_out_1_0_0_tpl_5_mem_ab;
    wire [63:0] redist398_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer1432_k0_zts6mmstv217_aunroll_x_out_dest_data_out_1_0_0_tpl_5_mem_iq;
    wire [63:0] redist398_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer1432_k0_zts6mmstv217_aunroll_x_out_dest_data_out_1_0_0_tpl_5_mem_q;
    wire [1:0] redist398_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer1432_k0_zts6mmstv217_aunroll_x_out_dest_data_out_1_0_0_tpl_5_rdcnt_q;
    (* preserve *) reg [1:0] redist398_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer1432_k0_zts6mmstv217_aunroll_x_out_dest_data_out_1_0_0_tpl_5_rdcnt_i;
    reg [1:0] redist398_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer1432_k0_zts6mmstv217_aunroll_x_out_dest_data_out_1_0_0_tpl_5_wraddr_q;
    wire [2:0] redist398_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer1432_k0_zts6mmstv217_aunroll_x_out_dest_data_out_1_0_0_tpl_5_mem_last_q;
    wire [2:0] redist398_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer1432_k0_zts6mmstv217_aunroll_x_out_dest_data_out_1_0_0_tpl_5_cmp_b;
    wire [0:0] redist398_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer1432_k0_zts6mmstv217_aunroll_x_out_dest_data_out_1_0_0_tpl_5_cmp_q;
    (* dont_merge *) reg [0:0] redist398_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer1432_k0_zts6mmstv217_aunroll_x_out_dest_data_out_1_0_0_tpl_5_cmpReg_q;
    wire [0:0] redist398_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer1432_k0_zts6mmstv217_aunroll_x_out_dest_data_out_1_0_0_tpl_5_notEnable_q;
    wire [0:0] redist398_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer1432_k0_zts6mmstv217_aunroll_x_out_dest_data_out_1_0_0_tpl_5_nor_q;
    (* dont_merge *) reg [0:0] redist398_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer1432_k0_zts6mmstv217_aunroll_x_out_dest_data_out_1_0_0_tpl_5_sticky_ena_q;
    wire [0:0] redist398_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer1432_k0_zts6mmstv217_aunroll_x_out_dest_data_out_1_0_0_tpl_5_enaAnd_q;
    wire redist399_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg3_sync_buffer31_k0_zts6mmstv219_aunroll_x_out_dest_data_out_0_0_1_tpl_5_mem_reset0;
    wire [63:0] redist399_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg3_sync_buffer31_k0_zts6mmstv219_aunroll_x_out_dest_data_out_0_0_1_tpl_5_mem_ia;
    wire [1:0] redist399_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg3_sync_buffer31_k0_zts6mmstv219_aunroll_x_out_dest_data_out_0_0_1_tpl_5_mem_aa;
    wire [1:0] redist399_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg3_sync_buffer31_k0_zts6mmstv219_aunroll_x_out_dest_data_out_0_0_1_tpl_5_mem_ab;
    wire [63:0] redist399_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg3_sync_buffer31_k0_zts6mmstv219_aunroll_x_out_dest_data_out_0_0_1_tpl_5_mem_iq;
    wire [63:0] redist399_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg3_sync_buffer31_k0_zts6mmstv219_aunroll_x_out_dest_data_out_0_0_1_tpl_5_mem_q;
    wire [1:0] redist399_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg3_sync_buffer31_k0_zts6mmstv219_aunroll_x_out_dest_data_out_0_0_1_tpl_5_rdcnt_q;
    (* preserve *) reg [1:0] redist399_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg3_sync_buffer31_k0_zts6mmstv219_aunroll_x_out_dest_data_out_0_0_1_tpl_5_rdcnt_i;
    reg [1:0] redist399_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg3_sync_buffer31_k0_zts6mmstv219_aunroll_x_out_dest_data_out_0_0_1_tpl_5_wraddr_q;
    wire [2:0] redist399_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg3_sync_buffer31_k0_zts6mmstv219_aunroll_x_out_dest_data_out_0_0_1_tpl_5_mem_last_q;
    wire [2:0] redist399_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg3_sync_buffer31_k0_zts6mmstv219_aunroll_x_out_dest_data_out_0_0_1_tpl_5_cmp_b;
    wire [0:0] redist399_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg3_sync_buffer31_k0_zts6mmstv219_aunroll_x_out_dest_data_out_0_0_1_tpl_5_cmp_q;
    (* dont_merge *) reg [0:0] redist399_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg3_sync_buffer31_k0_zts6mmstv219_aunroll_x_out_dest_data_out_0_0_1_tpl_5_cmpReg_q;
    wire [0:0] redist399_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg3_sync_buffer31_k0_zts6mmstv219_aunroll_x_out_dest_data_out_0_0_1_tpl_5_notEnable_q;
    wire [0:0] redist399_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg3_sync_buffer31_k0_zts6mmstv219_aunroll_x_out_dest_data_out_0_0_1_tpl_5_nor_q;
    (* dont_merge *) reg [0:0] redist399_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg3_sync_buffer31_k0_zts6mmstv219_aunroll_x_out_dest_data_out_0_0_1_tpl_5_sticky_ena_q;
    wire [0:0] redist399_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg3_sync_buffer31_k0_zts6mmstv219_aunroll_x_out_dest_data_out_0_0_1_tpl_5_enaAnd_q;
    wire redist401_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x_out_dest_data_out_10_0_0_tpl_6_mem_reset0;
    wire [63:0] redist401_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x_out_dest_data_out_10_0_0_tpl_6_mem_ia;
    wire [2:0] redist401_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x_out_dest_data_out_10_0_0_tpl_6_mem_aa;
    wire [2:0] redist401_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x_out_dest_data_out_10_0_0_tpl_6_mem_ab;
    wire [63:0] redist401_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x_out_dest_data_out_10_0_0_tpl_6_mem_iq;
    wire [63:0] redist401_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x_out_dest_data_out_10_0_0_tpl_6_mem_q;
    wire [2:0] redist401_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x_out_dest_data_out_10_0_0_tpl_6_rdcnt_q;
    (* preserve *) reg [2:0] redist401_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x_out_dest_data_out_10_0_0_tpl_6_rdcnt_i;
    (* preserve *) reg redist401_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x_out_dest_data_out_10_0_0_tpl_6_rdcnt_eq;
    reg [2:0] redist401_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x_out_dest_data_out_10_0_0_tpl_6_wraddr_q;
    wire [2:0] redist401_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x_out_dest_data_out_10_0_0_tpl_6_mem_last_q;
    wire [0:0] redist401_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x_out_dest_data_out_10_0_0_tpl_6_cmp_q;
    (* dont_merge *) reg [0:0] redist401_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x_out_dest_data_out_10_0_0_tpl_6_cmpReg_q;
    wire [0:0] redist401_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x_out_dest_data_out_10_0_0_tpl_6_notEnable_q;
    wire [0:0] redist401_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x_out_dest_data_out_10_0_0_tpl_6_nor_q;
    (* dont_merge *) reg [0:0] redist401_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x_out_dest_data_out_10_0_0_tpl_6_sticky_ena_q;
    wire [0:0] redist401_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x_out_dest_data_out_10_0_0_tpl_6_enaAnd_q;
    wire redist402_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x_out_dest_data_out_9_0_1_tpl_6_mem_reset0;
    wire [63:0] redist402_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x_out_dest_data_out_9_0_1_tpl_6_mem_ia;
    wire [2:0] redist402_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x_out_dest_data_out_9_0_1_tpl_6_mem_aa;
    wire [2:0] redist402_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x_out_dest_data_out_9_0_1_tpl_6_mem_ab;
    wire [63:0] redist402_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x_out_dest_data_out_9_0_1_tpl_6_mem_iq;
    wire [63:0] redist402_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x_out_dest_data_out_9_0_1_tpl_6_mem_q;
    wire [2:0] redist402_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x_out_dest_data_out_9_0_1_tpl_6_rdcnt_q;
    (* preserve *) reg [2:0] redist402_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x_out_dest_data_out_9_0_1_tpl_6_rdcnt_i;
    (* preserve *) reg redist402_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x_out_dest_data_out_9_0_1_tpl_6_rdcnt_eq;
    reg [2:0] redist402_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x_out_dest_data_out_9_0_1_tpl_6_wraddr_q;
    wire [2:0] redist402_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x_out_dest_data_out_9_0_1_tpl_6_mem_last_q;
    wire [0:0] redist402_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x_out_dest_data_out_9_0_1_tpl_6_cmp_q;
    (* dont_merge *) reg [0:0] redist402_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x_out_dest_data_out_9_0_1_tpl_6_cmpReg_q;
    wire [0:0] redist402_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x_out_dest_data_out_9_0_1_tpl_6_notEnable_q;
    wire [0:0] redist402_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x_out_dest_data_out_9_0_1_tpl_6_nor_q;
    (* dont_merge *) reg [0:0] redist402_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x_out_dest_data_out_9_0_1_tpl_6_sticky_ena_q;
    wire [0:0] redist402_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x_out_dest_data_out_9_0_1_tpl_6_enaAnd_q;
    wire redist404_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x_out_dest_data_out_7_0_0_tpl_6_mem_reset0;
    wire [63:0] redist404_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x_out_dest_data_out_7_0_0_tpl_6_mem_ia;
    wire [2:0] redist404_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x_out_dest_data_out_7_0_0_tpl_6_mem_aa;
    wire [2:0] redist404_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x_out_dest_data_out_7_0_0_tpl_6_mem_ab;
    wire [63:0] redist404_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x_out_dest_data_out_7_0_0_tpl_6_mem_iq;
    wire [63:0] redist404_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x_out_dest_data_out_7_0_0_tpl_6_mem_q;
    wire [2:0] redist404_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x_out_dest_data_out_7_0_0_tpl_6_rdcnt_q;
    (* preserve *) reg [2:0] redist404_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x_out_dest_data_out_7_0_0_tpl_6_rdcnt_i;
    (* preserve *) reg redist404_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x_out_dest_data_out_7_0_0_tpl_6_rdcnt_eq;
    reg [2:0] redist404_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x_out_dest_data_out_7_0_0_tpl_6_wraddr_q;
    wire [2:0] redist404_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x_out_dest_data_out_7_0_0_tpl_6_mem_last_q;
    wire [0:0] redist404_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x_out_dest_data_out_7_0_0_tpl_6_cmp_q;
    (* dont_merge *) reg [0:0] redist404_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x_out_dest_data_out_7_0_0_tpl_6_cmpReg_q;
    wire [0:0] redist404_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x_out_dest_data_out_7_0_0_tpl_6_notEnable_q;
    wire [0:0] redist404_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x_out_dest_data_out_7_0_0_tpl_6_nor_q;
    (* dont_merge *) reg [0:0] redist404_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x_out_dest_data_out_7_0_0_tpl_6_sticky_ena_q;
    wire [0:0] redist404_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x_out_dest_data_out_7_0_0_tpl_6_enaAnd_q;
    wire redist405_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x_out_dest_data_out_6_0_1_tpl_6_mem_reset0;
    wire [63:0] redist405_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x_out_dest_data_out_6_0_1_tpl_6_mem_ia;
    wire [2:0] redist405_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x_out_dest_data_out_6_0_1_tpl_6_mem_aa;
    wire [2:0] redist405_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x_out_dest_data_out_6_0_1_tpl_6_mem_ab;
    wire [63:0] redist405_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x_out_dest_data_out_6_0_1_tpl_6_mem_iq;
    wire [63:0] redist405_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x_out_dest_data_out_6_0_1_tpl_6_mem_q;
    wire [2:0] redist405_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x_out_dest_data_out_6_0_1_tpl_6_rdcnt_q;
    (* preserve *) reg [2:0] redist405_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x_out_dest_data_out_6_0_1_tpl_6_rdcnt_i;
    (* preserve *) reg redist405_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x_out_dest_data_out_6_0_1_tpl_6_rdcnt_eq;
    reg [2:0] redist405_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x_out_dest_data_out_6_0_1_tpl_6_wraddr_q;
    wire [2:0] redist405_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x_out_dest_data_out_6_0_1_tpl_6_mem_last_q;
    wire [0:0] redist405_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x_out_dest_data_out_6_0_1_tpl_6_cmp_q;
    (* dont_merge *) reg [0:0] redist405_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x_out_dest_data_out_6_0_1_tpl_6_cmpReg_q;
    wire [0:0] redist405_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x_out_dest_data_out_6_0_1_tpl_6_notEnable_q;
    wire [0:0] redist405_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x_out_dest_data_out_6_0_1_tpl_6_nor_q;
    (* dont_merge *) reg [0:0] redist405_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x_out_dest_data_out_6_0_1_tpl_6_sticky_ena_q;
    wire [0:0] redist405_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x_out_dest_data_out_6_0_1_tpl_6_enaAnd_q;
    reg [63:0] redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_inputreg0_q;
    wire redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_mem_reset0;
    wire [63:0] redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_mem_ia;
    wire [6:0] redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_mem_aa;
    wire [6:0] redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_mem_ab;
    wire [63:0] redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_mem_iq;
    wire [63:0] redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_mem_q;
    wire [6:0] redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_rdcnt_q;
    (* preserve *) reg [6:0] redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_rdcnt_i;
    (* preserve *) reg redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_rdcnt_eq;
    reg [6:0] redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_wraddr_q;
    wire [7:0] redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_mem_last_q;
    wire [7:0] redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_cmp_b;
    wire [0:0] redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_cmp_q;
    reg [0:0] redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_cmpReg_q;
    wire [0:0] redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_notEnable_q;
    wire [0:0] redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_nor_q;
    reg [0:0] redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_sticky_ena_q;
    wire [0:0] redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_enaAnd_q;
    reg [63:0] redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_inputreg0_q;
    reg [63:0] redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_outputreg0_q;
    wire redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_mem_reset0;
    wire [63:0] redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_mem_ia;
    wire [6:0] redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_mem_aa;
    wire [6:0] redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_mem_ab;
    wire [63:0] redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_mem_iq;
    wire [63:0] redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_mem_q;
    wire [6:0] redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_rdcnt_q;
    (* preserve *) reg [6:0] redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_rdcnt_i;
    (* preserve *) reg redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_rdcnt_eq;
    reg [6:0] redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_wraddr_q;
    wire [7:0] redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_mem_last_q;
    wire [7:0] redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_cmp_b;
    wire [0:0] redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_cmp_q;
    reg [0:0] redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_cmpReg_q;
    wire [0:0] redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_notEnable_q;
    wire [0:0] redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_nor_q;
    reg [0:0] redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_sticky_ena_q;
    wire [0:0] redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_enaAnd_q;
    reg [63:0] redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_inputreg0_q;
    reg [63:0] redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_outputreg0_q;
    wire redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_mem_reset0;
    wire [63:0] redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_mem_ia;
    wire [6:0] redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_mem_aa;
    wire [6:0] redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_mem_ab;
    wire [63:0] redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_mem_iq;
    wire [63:0] redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_mem_q;
    wire [6:0] redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_rdcnt_q;
    (* preserve *) reg [6:0] redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_rdcnt_i;
    (* preserve *) reg redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_rdcnt_eq;
    reg [6:0] redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_wraddr_q;
    wire [7:0] redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_mem_last_q;
    wire [7:0] redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_cmp_b;
    wire [0:0] redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_cmp_q;
    reg [0:0] redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_cmpReg_q;
    wire [0:0] redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_notEnable_q;
    wire [0:0] redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_nor_q;
    reg [0:0] redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_sticky_ena_q;
    wire [0:0] redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_enaAnd_q;
    reg [0:0] redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_inputreg0_q;
    wire redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_mem_reset0;
    wire [0:0] redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_mem_ia;
    wire [4:0] redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_mem_aa;
    wire [4:0] redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_mem_ab;
    wire [0:0] redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_mem_iq;
    wire [0:0] redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_mem_q;
    wire [4:0] redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_rdcnt_q;
    (* preserve *) reg [4:0] redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_rdcnt_i;
    (* preserve *) reg redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_rdcnt_eq;
    reg [4:0] redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_wraddr_q;
    wire [5:0] redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_mem_last_q;
    wire [5:0] redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_cmp_b;
    wire [0:0] redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_cmp_q;
    (* dont_merge *) reg [0:0] redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_cmpReg_q;
    wire [0:0] redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_notEnable_q;
    wire [0:0] redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_nor_q;
    (* dont_merge *) reg [0:0] redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_sticky_ena_q;
    wire [0:0] redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_enaAnd_q;
    reg [0:0] redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_inputreg0_q;
    wire redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_mem_reset0;
    wire [0:0] redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_mem_ia;
    wire [4:0] redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_mem_aa;
    wire [4:0] redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_mem_ab;
    wire [0:0] redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_mem_iq;
    wire [0:0] redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_mem_q;
    wire [4:0] redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_rdcnt_q;
    (* preserve *) reg [4:0] redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_rdcnt_i;
    (* preserve *) reg redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_rdcnt_eq;
    reg [4:0] redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_wraddr_q;
    wire [5:0] redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_mem_last_q;
    wire [5:0] redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_cmp_b;
    wire [0:0] redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_cmp_q;
    (* dont_merge *) reg [0:0] redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_cmpReg_q;
    wire [0:0] redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_notEnable_q;
    wire [0:0] redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_nor_q;
    (* dont_merge *) reg [0:0] redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_sticky_ena_q;
    wire [0:0] redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_enaAnd_q;
    reg [0:0] redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_inputreg0_q;
    wire redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_mem_reset0;
    wire [0:0] redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_mem_ia;
    wire [4:0] redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_mem_aa;
    wire [4:0] redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_mem_ab;
    wire [0:0] redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_mem_iq;
    wire [0:0] redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_mem_q;
    wire [4:0] redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_rdcnt_q;
    (* preserve *) reg [4:0] redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_rdcnt_i;
    (* preserve *) reg redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_rdcnt_eq;
    reg [4:0] redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_wraddr_q;
    wire [5:0] redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_mem_last_q;
    wire [5:0] redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_cmp_b;
    wire [0:0] redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_cmp_q;
    (* dont_merge *) reg [0:0] redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_cmpReg_q;
    wire [0:0] redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_notEnable_q;
    wire [0:0] redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_nor_q;
    (* dont_merge *) reg [0:0] redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_sticky_ena_q;
    wire [0:0] redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_enaAnd_q;
    reg [0:0] redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_inputreg0_q;
    wire redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_mem_reset0;
    wire [0:0] redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_mem_ia;
    wire [4:0] redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_mem_aa;
    wire [4:0] redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_mem_ab;
    wire [0:0] redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_mem_iq;
    wire [0:0] redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_mem_q;
    wire [4:0] redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_rdcnt_q;
    (* preserve *) reg [4:0] redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_rdcnt_i;
    (* preserve *) reg redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_rdcnt_eq;
    reg [4:0] redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_wraddr_q;
    wire [5:0] redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_mem_last_q;
    wire [5:0] redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_cmp_b;
    wire [0:0] redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_cmp_q;
    (* dont_merge *) reg [0:0] redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_cmpReg_q;
    wire [0:0] redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_notEnable_q;
    wire [0:0] redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_nor_q;
    (* dont_merge *) reg [0:0] redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_sticky_ena_q;
    wire [0:0] redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_enaAnd_q;
    reg [0:0] redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_inputreg0_q;
    wire redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_mem_reset0;
    wire [0:0] redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_mem_ia;
    wire [4:0] redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_mem_aa;
    wire [4:0] redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_mem_ab;
    wire [0:0] redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_mem_iq;
    wire [0:0] redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_mem_q;
    wire [4:0] redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_rdcnt_q;
    (* preserve *) reg [4:0] redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_rdcnt_i;
    (* preserve *) reg redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_rdcnt_eq;
    reg [4:0] redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_wraddr_q;
    wire [5:0] redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_mem_last_q;
    wire [5:0] redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_cmp_b;
    wire [0:0] redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_cmp_q;
    (* dont_merge *) reg [0:0] redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_cmpReg_q;
    wire [0:0] redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_notEnable_q;
    wire [0:0] redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_nor_q;
    (* dont_merge *) reg [0:0] redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_sticky_ena_q;
    wire [0:0] redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_enaAnd_q;
    reg [0:0] redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_inputreg0_q;
    wire redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_mem_reset0;
    wire [0:0] redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_mem_ia;
    wire [4:0] redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_mem_aa;
    wire [4:0] redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_mem_ab;
    wire [0:0] redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_mem_iq;
    wire [0:0] redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_mem_q;
    wire [4:0] redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_rdcnt_q;
    (* preserve *) reg [4:0] redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_rdcnt_i;
    (* preserve *) reg redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_rdcnt_eq;
    reg [4:0] redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_wraddr_q;
    wire [5:0] redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_mem_last_q;
    wire [5:0] redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_cmp_b;
    wire [0:0] redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_cmp_q;
    (* dont_merge *) reg [0:0] redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_cmpReg_q;
    wire [0:0] redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_notEnable_q;
    wire [0:0] redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_nor_q;
    (* dont_merge *) reg [0:0] redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_sticky_ena_q;
    wire [0:0] redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_enaAnd_q;
    reg [0:0] redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_inputreg0_q;
    wire redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_mem_reset0;
    wire [0:0] redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_mem_ia;
    wire [4:0] redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_mem_aa;
    wire [4:0] redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_mem_ab;
    wire [0:0] redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_mem_iq;
    wire [0:0] redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_mem_q;
    wire [4:0] redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_rdcnt_q;
    (* preserve *) reg [4:0] redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_rdcnt_i;
    (* preserve *) reg redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_rdcnt_eq;
    reg [4:0] redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_wraddr_q;
    wire [5:0] redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_mem_last_q;
    wire [5:0] redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_cmp_b;
    wire [0:0] redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_cmp_q;
    (* dont_merge *) reg [0:0] redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_cmpReg_q;
    wire [0:0] redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_notEnable_q;
    wire [0:0] redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_nor_q;
    (* dont_merge *) reg [0:0] redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_sticky_ena_q;
    wire [0:0] redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_enaAnd_q;
    reg [0:0] redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_inputreg0_q;
    wire redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_mem_reset0;
    wire [0:0] redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_mem_ia;
    wire [4:0] redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_mem_aa;
    wire [4:0] redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_mem_ab;
    wire [0:0] redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_mem_iq;
    wire [0:0] redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_mem_q;
    wire [4:0] redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_rdcnt_q;
    (* preserve *) reg [4:0] redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_rdcnt_i;
    (* preserve *) reg redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_rdcnt_eq;
    reg [4:0] redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_wraddr_q;
    wire [5:0] redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_mem_last_q;
    wire [5:0] redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_cmp_b;
    wire [0:0] redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_cmp_q;
    (* dont_merge *) reg [0:0] redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_cmpReg_q;
    wire [0:0] redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_notEnable_q;
    wire [0:0] redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_nor_q;
    (* dont_merge *) reg [0:0] redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_sticky_ena_q;
    wire [0:0] redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_enaAnd_q;
    reg [0:0] redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_inputreg0_q;
    wire redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_mem_reset0;
    wire [0:0] redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_mem_ia;
    wire [4:0] redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_mem_aa;
    wire [4:0] redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_mem_ab;
    wire [0:0] redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_mem_iq;
    wire [0:0] redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_mem_q;
    wire [4:0] redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_rdcnt_q;
    (* preserve *) reg [4:0] redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_rdcnt_i;
    (* preserve *) reg redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_rdcnt_eq;
    reg [4:0] redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_wraddr_q;
    wire [5:0] redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_mem_last_q;
    wire [5:0] redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_cmp_b;
    wire [0:0] redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_cmp_q;
    (* dont_merge *) reg [0:0] redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_cmpReg_q;
    wire [0:0] redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_notEnable_q;
    wire [0:0] redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_nor_q;
    (* dont_merge *) reg [0:0] redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_sticky_ena_q;
    wire [0:0] redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_enaAnd_q;
    reg [0:0] redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_inputreg0_q;
    wire redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_mem_reset0;
    wire [0:0] redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_mem_ia;
    wire [4:0] redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_mem_aa;
    wire [4:0] redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_mem_ab;
    wire [0:0] redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_mem_iq;
    wire [0:0] redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_mem_q;
    wire [4:0] redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_rdcnt_q;
    (* preserve *) reg [4:0] redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_rdcnt_i;
    (* preserve *) reg redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_rdcnt_eq;
    reg [4:0] redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_wraddr_q;
    wire [5:0] redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_mem_last_q;
    wire [5:0] redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_cmp_b;
    wire [0:0] redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_cmp_q;
    (* dont_merge *) reg [0:0] redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_cmpReg_q;
    wire [0:0] redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_notEnable_q;
    wire [0:0] redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_nor_q;
    (* dont_merge *) reg [0:0] redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_sticky_ena_q;
    wire [0:0] redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_enaAnd_q;
    wire redist251_q61_uid2260_i_unnamed_k0_zts6mmstv265_q_61_split_0_mem_reset0;
    wire [0:0] redist251_q61_uid2260_i_unnamed_k0_zts6mmstv265_q_61_split_0_mem_ia;
    wire [4:0] redist251_q61_uid2260_i_unnamed_k0_zts6mmstv265_q_61_split_0_mem_aa;
    wire [4:0] redist251_q61_uid2260_i_unnamed_k0_zts6mmstv265_q_61_split_0_mem_ab;
    wire [0:0] redist251_q61_uid2260_i_unnamed_k0_zts6mmstv265_q_61_split_0_mem_iq;
    wire [0:0] redist251_q61_uid2260_i_unnamed_k0_zts6mmstv265_q_61_split_0_mem_q;
    wire [4:0] redist251_q61_uid2260_i_unnamed_k0_zts6mmstv265_q_61_split_0_rdcnt_q;
    (* preserve *) reg [4:0] redist251_q61_uid2260_i_unnamed_k0_zts6mmstv265_q_61_split_0_rdcnt_i;
    reg [4:0] redist251_q61_uid2260_i_unnamed_k0_zts6mmstv265_q_61_split_0_wraddr_q;
    wire [5:0] redist251_q61_uid2260_i_unnamed_k0_zts6mmstv265_q_61_split_0_mem_last_q;
    wire [5:0] redist251_q61_uid2260_i_unnamed_k0_zts6mmstv265_q_61_split_0_cmp_b;
    wire [0:0] redist251_q61_uid2260_i_unnamed_k0_zts6mmstv265_q_61_split_0_cmp_q;
    (* dont_merge *) reg [0:0] redist251_q61_uid2260_i_unnamed_k0_zts6mmstv265_q_61_split_0_cmpReg_q;
    wire [0:0] redist251_q61_uid2260_i_unnamed_k0_zts6mmstv265_q_61_split_0_notEnable_q;
    wire [0:0] redist251_q61_uid2260_i_unnamed_k0_zts6mmstv265_q_61_split_0_nor_q;
    (* dont_merge *) reg [0:0] redist251_q61_uid2260_i_unnamed_k0_zts6mmstv265_q_61_split_0_sticky_ena_q;
    wire [0:0] redist251_q61_uid2260_i_unnamed_k0_zts6mmstv265_q_61_split_0_enaAnd_q;
    wire redist252_q62_uid2245_i_unnamed_k0_zts6mmstv265_q_62_split_0_mem_reset0;
    wire [0:0] redist252_q62_uid2245_i_unnamed_k0_zts6mmstv265_q_62_split_0_mem_ia;
    wire [4:0] redist252_q62_uid2245_i_unnamed_k0_zts6mmstv265_q_62_split_0_mem_aa;
    wire [4:0] redist252_q62_uid2245_i_unnamed_k0_zts6mmstv265_q_62_split_0_mem_ab;
    wire [0:0] redist252_q62_uid2245_i_unnamed_k0_zts6mmstv265_q_62_split_0_mem_iq;
    wire [0:0] redist252_q62_uid2245_i_unnamed_k0_zts6mmstv265_q_62_split_0_mem_q;
    wire [4:0] redist252_q62_uid2245_i_unnamed_k0_zts6mmstv265_q_62_split_0_rdcnt_q;
    (* preserve *) reg [4:0] redist252_q62_uid2245_i_unnamed_k0_zts6mmstv265_q_62_split_0_rdcnt_i;
    reg [4:0] redist252_q62_uid2245_i_unnamed_k0_zts6mmstv265_q_62_split_0_wraddr_q;
    wire [5:0] redist252_q62_uid2245_i_unnamed_k0_zts6mmstv265_q_62_split_0_mem_last_q;
    wire [5:0] redist252_q62_uid2245_i_unnamed_k0_zts6mmstv265_q_62_split_0_cmp_b;
    wire [0:0] redist252_q62_uid2245_i_unnamed_k0_zts6mmstv265_q_62_split_0_cmp_q;
    (* dont_merge *) reg [0:0] redist252_q62_uid2245_i_unnamed_k0_zts6mmstv265_q_62_split_0_cmpReg_q;
    wire [0:0] redist252_q62_uid2245_i_unnamed_k0_zts6mmstv265_q_62_split_0_notEnable_q;
    wire [0:0] redist252_q62_uid2245_i_unnamed_k0_zts6mmstv265_q_62_split_0_nor_q;
    (* dont_merge *) reg [0:0] redist252_q62_uid2245_i_unnamed_k0_zts6mmstv265_q_62_split_0_sticky_ena_q;
    wire [0:0] redist252_q62_uid2245_i_unnamed_k0_zts6mmstv265_q_62_split_0_enaAnd_q;
    reg [0:0] redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_inputreg0_q;
    wire redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_mem_reset0;
    wire [0:0] redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_mem_ia;
    wire [4:0] redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_mem_aa;
    wire [4:0] redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_mem_ab;
    wire [0:0] redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_mem_iq;
    wire [0:0] redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_mem_q;
    wire [4:0] redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_rdcnt_q;
    (* preserve *) reg [4:0] redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_rdcnt_i;
    (* preserve *) reg redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_rdcnt_eq;
    reg [4:0] redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_wraddr_q;
    wire [5:0] redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_mem_last_q;
    wire [5:0] redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_cmp_b;
    wire [0:0] redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_cmp_q;
    (* dont_merge *) reg [0:0] redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_cmpReg_q;
    wire [0:0] redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_notEnable_q;
    wire [0:0] redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_nor_q;
    (* dont_merge *) reg [0:0] redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_sticky_ena_q;
    wire [0:0] redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_enaAnd_q;
    wire redist315_q60_uid1317_i_unnamed_k0_zts6mmstv244_q_61_split_0_mem_reset0;
    wire [0:0] redist315_q60_uid1317_i_unnamed_k0_zts6mmstv244_q_61_split_0_mem_ia;
    wire [4:0] redist315_q60_uid1317_i_unnamed_k0_zts6mmstv244_q_61_split_0_mem_aa;
    wire [4:0] redist315_q60_uid1317_i_unnamed_k0_zts6mmstv244_q_61_split_0_mem_ab;
    wire [0:0] redist315_q60_uid1317_i_unnamed_k0_zts6mmstv244_q_61_split_0_mem_iq;
    wire [0:0] redist315_q60_uid1317_i_unnamed_k0_zts6mmstv244_q_61_split_0_mem_q;
    wire [4:0] redist315_q60_uid1317_i_unnamed_k0_zts6mmstv244_q_61_split_0_rdcnt_q;
    (* preserve *) reg [4:0] redist315_q60_uid1317_i_unnamed_k0_zts6mmstv244_q_61_split_0_rdcnt_i;
    reg [4:0] redist315_q60_uid1317_i_unnamed_k0_zts6mmstv244_q_61_split_0_wraddr_q;
    wire [5:0] redist315_q60_uid1317_i_unnamed_k0_zts6mmstv244_q_61_split_0_mem_last_q;
    wire [5:0] redist315_q60_uid1317_i_unnamed_k0_zts6mmstv244_q_61_split_0_cmp_b;
    wire [0:0] redist315_q60_uid1317_i_unnamed_k0_zts6mmstv244_q_61_split_0_cmp_q;
    (* dont_merge *) reg [0:0] redist315_q60_uid1317_i_unnamed_k0_zts6mmstv244_q_61_split_0_cmpReg_q;
    wire [0:0] redist315_q60_uid1317_i_unnamed_k0_zts6mmstv244_q_61_split_0_notEnable_q;
    wire [0:0] redist315_q60_uid1317_i_unnamed_k0_zts6mmstv244_q_61_split_0_nor_q;
    (* dont_merge *) reg [0:0] redist315_q60_uid1317_i_unnamed_k0_zts6mmstv244_q_61_split_0_sticky_ena_q;
    wire [0:0] redist315_q60_uid1317_i_unnamed_k0_zts6mmstv244_q_61_split_0_enaAnd_q;
    wire redist316_q61_uid1302_i_unnamed_k0_zts6mmstv244_q_62_split_0_mem_reset0;
    wire [0:0] redist316_q61_uid1302_i_unnamed_k0_zts6mmstv244_q_62_split_0_mem_ia;
    wire [4:0] redist316_q61_uid1302_i_unnamed_k0_zts6mmstv244_q_62_split_0_mem_aa;
    wire [4:0] redist316_q61_uid1302_i_unnamed_k0_zts6mmstv244_q_62_split_0_mem_ab;
    wire [0:0] redist316_q61_uid1302_i_unnamed_k0_zts6mmstv244_q_62_split_0_mem_iq;
    wire [0:0] redist316_q61_uid1302_i_unnamed_k0_zts6mmstv244_q_62_split_0_mem_q;
    wire [4:0] redist316_q61_uid1302_i_unnamed_k0_zts6mmstv244_q_62_split_0_rdcnt_q;
    (* preserve *) reg [4:0] redist316_q61_uid1302_i_unnamed_k0_zts6mmstv244_q_62_split_0_rdcnt_i;
    reg [4:0] redist316_q61_uid1302_i_unnamed_k0_zts6mmstv244_q_62_split_0_wraddr_q;
    wire [5:0] redist316_q61_uid1302_i_unnamed_k0_zts6mmstv244_q_62_split_0_mem_last_q;
    wire [5:0] redist316_q61_uid1302_i_unnamed_k0_zts6mmstv244_q_62_split_0_cmp_b;
    wire [0:0] redist316_q61_uid1302_i_unnamed_k0_zts6mmstv244_q_62_split_0_cmp_q;
    (* dont_merge *) reg [0:0] redist316_q61_uid1302_i_unnamed_k0_zts6mmstv244_q_62_split_0_cmpReg_q;
    wire [0:0] redist316_q61_uid1302_i_unnamed_k0_zts6mmstv244_q_62_split_0_notEnable_q;
    wire [0:0] redist316_q61_uid1302_i_unnamed_k0_zts6mmstv244_q_62_split_0_nor_q;
    (* dont_merge *) reg [0:0] redist316_q61_uid1302_i_unnamed_k0_zts6mmstv244_q_62_split_0_sticky_ena_q;
    wire [0:0] redist316_q61_uid1302_i_unnamed_k0_zts6mmstv244_q_62_split_0_enaAnd_q;
    wire redist317_q62_uid1287_i_unnamed_k0_zts6mmstv244_q_63_split_0_mem_reset0;
    wire [0:0] redist317_q62_uid1287_i_unnamed_k0_zts6mmstv244_q_63_split_0_mem_ia;
    wire [4:0] redist317_q62_uid1287_i_unnamed_k0_zts6mmstv244_q_63_split_0_mem_aa;
    wire [4:0] redist317_q62_uid1287_i_unnamed_k0_zts6mmstv244_q_63_split_0_mem_ab;
    wire [0:0] redist317_q62_uid1287_i_unnamed_k0_zts6mmstv244_q_63_split_0_mem_iq;
    wire [0:0] redist317_q62_uid1287_i_unnamed_k0_zts6mmstv244_q_63_split_0_mem_q;
    wire [4:0] redist317_q62_uid1287_i_unnamed_k0_zts6mmstv244_q_63_split_0_rdcnt_q;
    (* preserve *) reg [4:0] redist317_q62_uid1287_i_unnamed_k0_zts6mmstv244_q_63_split_0_rdcnt_i;
    reg [4:0] redist317_q62_uid1287_i_unnamed_k0_zts6mmstv244_q_63_split_0_wraddr_q;
    wire [5:0] redist317_q62_uid1287_i_unnamed_k0_zts6mmstv244_q_63_split_0_mem_last_q;
    wire [5:0] redist317_q62_uid1287_i_unnamed_k0_zts6mmstv244_q_63_split_0_cmp_b;
    wire [0:0] redist317_q62_uid1287_i_unnamed_k0_zts6mmstv244_q_63_split_0_cmp_q;
    (* dont_merge *) reg [0:0] redist317_q62_uid1287_i_unnamed_k0_zts6mmstv244_q_63_split_0_cmpReg_q;
    wire [0:0] redist317_q62_uid1287_i_unnamed_k0_zts6mmstv244_q_63_split_0_notEnable_q;
    wire [0:0] redist317_q62_uid1287_i_unnamed_k0_zts6mmstv244_q_63_split_0_nor_q;
    (* dont_merge *) reg [0:0] redist317_q62_uid1287_i_unnamed_k0_zts6mmstv244_q_63_split_0_sticky_ena_q;
    wire [0:0] redist317_q62_uid1287_i_unnamed_k0_zts6mmstv244_q_63_split_0_enaAnd_q;
    reg [0:0] redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_inputreg0_q;
    wire redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_mem_reset0;
    wire [0:0] redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_mem_ia;
    wire [4:0] redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_mem_aa;
    wire [4:0] redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_mem_ab;
    wire [0:0] redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_mem_iq;
    wire [0:0] redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_mem_q;
    wire [4:0] redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_rdcnt_q;
    (* preserve *) reg [4:0] redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_rdcnt_i;
    (* preserve *) reg redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_rdcnt_eq;
    reg [4:0] redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_wraddr_q;
    wire [5:0] redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_mem_last_q;
    wire [5:0] redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_cmp_b;
    wire [0:0] redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_cmp_q;
    (* dont_merge *) reg [0:0] redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_cmpReg_q;
    wire [0:0] redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_notEnable_q;
    wire [0:0] redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_nor_q;
    (* dont_merge *) reg [0:0] redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_sticky_ena_q;
    wire [0:0] redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_enaAnd_q;
    wire redist381_q60_uid359_i_unnamed_k0_zts6mmstv223_q_61_split_0_mem_reset0;
    wire [0:0] redist381_q60_uid359_i_unnamed_k0_zts6mmstv223_q_61_split_0_mem_ia;
    wire [4:0] redist381_q60_uid359_i_unnamed_k0_zts6mmstv223_q_61_split_0_mem_aa;
    wire [4:0] redist381_q60_uid359_i_unnamed_k0_zts6mmstv223_q_61_split_0_mem_ab;
    wire [0:0] redist381_q60_uid359_i_unnamed_k0_zts6mmstv223_q_61_split_0_mem_iq;
    wire [0:0] redist381_q60_uid359_i_unnamed_k0_zts6mmstv223_q_61_split_0_mem_q;
    wire [4:0] redist381_q60_uid359_i_unnamed_k0_zts6mmstv223_q_61_split_0_rdcnt_q;
    (* preserve *) reg [4:0] redist381_q60_uid359_i_unnamed_k0_zts6mmstv223_q_61_split_0_rdcnt_i;
    reg [4:0] redist381_q60_uid359_i_unnamed_k0_zts6mmstv223_q_61_split_0_wraddr_q;
    wire [5:0] redist381_q60_uid359_i_unnamed_k0_zts6mmstv223_q_61_split_0_mem_last_q;
    wire [5:0] redist381_q60_uid359_i_unnamed_k0_zts6mmstv223_q_61_split_0_cmp_b;
    wire [0:0] redist381_q60_uid359_i_unnamed_k0_zts6mmstv223_q_61_split_0_cmp_q;
    (* dont_merge *) reg [0:0] redist381_q60_uid359_i_unnamed_k0_zts6mmstv223_q_61_split_0_cmpReg_q;
    wire [0:0] redist381_q60_uid359_i_unnamed_k0_zts6mmstv223_q_61_split_0_notEnable_q;
    wire [0:0] redist381_q60_uid359_i_unnamed_k0_zts6mmstv223_q_61_split_0_nor_q;
    (* dont_merge *) reg [0:0] redist381_q60_uid359_i_unnamed_k0_zts6mmstv223_q_61_split_0_sticky_ena_q;
    wire [0:0] redist381_q60_uid359_i_unnamed_k0_zts6mmstv223_q_61_split_0_enaAnd_q;
    wire redist382_q61_uid344_i_unnamed_k0_zts6mmstv223_q_62_split_0_mem_reset0;
    wire [0:0] redist382_q61_uid344_i_unnamed_k0_zts6mmstv223_q_62_split_0_mem_ia;
    wire [4:0] redist382_q61_uid344_i_unnamed_k0_zts6mmstv223_q_62_split_0_mem_aa;
    wire [4:0] redist382_q61_uid344_i_unnamed_k0_zts6mmstv223_q_62_split_0_mem_ab;
    wire [0:0] redist382_q61_uid344_i_unnamed_k0_zts6mmstv223_q_62_split_0_mem_iq;
    wire [0:0] redist382_q61_uid344_i_unnamed_k0_zts6mmstv223_q_62_split_0_mem_q;
    wire [4:0] redist382_q61_uid344_i_unnamed_k0_zts6mmstv223_q_62_split_0_rdcnt_q;
    (* preserve *) reg [4:0] redist382_q61_uid344_i_unnamed_k0_zts6mmstv223_q_62_split_0_rdcnt_i;
    reg [4:0] redist382_q61_uid344_i_unnamed_k0_zts6mmstv223_q_62_split_0_wraddr_q;
    wire [5:0] redist382_q61_uid344_i_unnamed_k0_zts6mmstv223_q_62_split_0_mem_last_q;
    wire [5:0] redist382_q61_uid344_i_unnamed_k0_zts6mmstv223_q_62_split_0_cmp_b;
    wire [0:0] redist382_q61_uid344_i_unnamed_k0_zts6mmstv223_q_62_split_0_cmp_q;
    (* dont_merge *) reg [0:0] redist382_q61_uid344_i_unnamed_k0_zts6mmstv223_q_62_split_0_cmpReg_q;
    wire [0:0] redist382_q61_uid344_i_unnamed_k0_zts6mmstv223_q_62_split_0_notEnable_q;
    wire [0:0] redist382_q61_uid344_i_unnamed_k0_zts6mmstv223_q_62_split_0_nor_q;
    (* dont_merge *) reg [0:0] redist382_q61_uid344_i_unnamed_k0_zts6mmstv223_q_62_split_0_sticky_ena_q;
    wire [0:0] redist382_q61_uid344_i_unnamed_k0_zts6mmstv223_q_62_split_0_enaAnd_q;
    wire redist383_q62_uid329_i_unnamed_k0_zts6mmstv223_q_63_split_0_mem_reset0;
    wire [0:0] redist383_q62_uid329_i_unnamed_k0_zts6mmstv223_q_63_split_0_mem_ia;
    wire [4:0] redist383_q62_uid329_i_unnamed_k0_zts6mmstv223_q_63_split_0_mem_aa;
    wire [4:0] redist383_q62_uid329_i_unnamed_k0_zts6mmstv223_q_63_split_0_mem_ab;
    wire [0:0] redist383_q62_uid329_i_unnamed_k0_zts6mmstv223_q_63_split_0_mem_iq;
    wire [0:0] redist383_q62_uid329_i_unnamed_k0_zts6mmstv223_q_63_split_0_mem_q;
    wire [4:0] redist383_q62_uid329_i_unnamed_k0_zts6mmstv223_q_63_split_0_rdcnt_q;
    (* preserve *) reg [4:0] redist383_q62_uid329_i_unnamed_k0_zts6mmstv223_q_63_split_0_rdcnt_i;
    reg [4:0] redist383_q62_uid329_i_unnamed_k0_zts6mmstv223_q_63_split_0_wraddr_q;
    wire [5:0] redist383_q62_uid329_i_unnamed_k0_zts6mmstv223_q_63_split_0_mem_last_q;
    wire [5:0] redist383_q62_uid329_i_unnamed_k0_zts6mmstv223_q_63_split_0_cmp_b;
    wire [0:0] redist383_q62_uid329_i_unnamed_k0_zts6mmstv223_q_63_split_0_cmp_q;
    (* dont_merge *) reg [0:0] redist383_q62_uid329_i_unnamed_k0_zts6mmstv223_q_63_split_0_cmpReg_q;
    wire [0:0] redist383_q62_uid329_i_unnamed_k0_zts6mmstv223_q_63_split_0_notEnable_q;
    wire [0:0] redist383_q62_uid329_i_unnamed_k0_zts6mmstv223_q_63_split_0_nor_q;
    (* dont_merge *) reg [0:0] redist383_q62_uid329_i_unnamed_k0_zts6mmstv223_q_63_split_0_sticky_ena_q;
    wire [0:0] redist383_q62_uid329_i_unnamed_k0_zts6mmstv223_q_63_split_0_enaAnd_q;
    reg [0:0] redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_inputreg0_q;
    wire redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_mem_reset0;
    wire [0:0] redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_mem_ia;
    wire [4:0] redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_mem_aa;
    wire [4:0] redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_mem_ab;
    wire [0:0] redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_mem_iq;
    wire [0:0] redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_mem_q;
    wire [4:0] redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_rdcnt_q;
    (* preserve *) reg [4:0] redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_rdcnt_i;
    (* preserve *) reg redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_rdcnt_eq;
    reg [4:0] redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_wraddr_q;
    wire [5:0] redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_mem_last_q;
    wire [5:0] redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_cmp_b;
    wire [0:0] redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_cmp_q;
    (* dont_merge *) reg [0:0] redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_cmpReg_q;
    wire [0:0] redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_notEnable_q;
    wire [0:0] redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_nor_q;
    (* dont_merge *) reg [0:0] redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_sticky_ena_q;
    wire [0:0] redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_enaAnd_q;
    wire redist392_sync_together154_aunroll_x_in_i_valid_63_split_0_mem_reset0;
    wire [0:0] redist392_sync_together154_aunroll_x_in_i_valid_63_split_0_mem_ia;
    wire [4:0] redist392_sync_together154_aunroll_x_in_i_valid_63_split_0_mem_aa;
    wire [4:0] redist392_sync_together154_aunroll_x_in_i_valid_63_split_0_mem_ab;
    wire [0:0] redist392_sync_together154_aunroll_x_in_i_valid_63_split_0_mem_iq;
    wire [0:0] redist392_sync_together154_aunroll_x_in_i_valid_63_split_0_mem_q;
    wire [4:0] redist392_sync_together154_aunroll_x_in_i_valid_63_split_0_rdcnt_q;
    (* preserve *) reg [4:0] redist392_sync_together154_aunroll_x_in_i_valid_63_split_0_rdcnt_i;
    reg [4:0] redist392_sync_together154_aunroll_x_in_i_valid_63_split_0_wraddr_q;
    wire [5:0] redist392_sync_together154_aunroll_x_in_i_valid_63_split_0_mem_last_q;
    wire [5:0] redist392_sync_together154_aunroll_x_in_i_valid_63_split_0_cmp_b;
    wire [0:0] redist392_sync_together154_aunroll_x_in_i_valid_63_split_0_cmp_q;
    (* dont_merge *) reg [0:0] redist392_sync_together154_aunroll_x_in_i_valid_63_split_0_cmpReg_q;
    wire [0:0] redist392_sync_together154_aunroll_x_in_i_valid_63_split_0_notEnable_q;
    wire [0:0] redist392_sync_together154_aunroll_x_in_i_valid_63_split_0_nor_q;
    (* dont_merge *) reg [0:0] redist392_sync_together154_aunroll_x_in_i_valid_63_split_0_sticky_ena_q;
    wire [0:0] redist392_sync_together154_aunroll_x_in_i_valid_63_split_0_enaAnd_q;


    // c_i21_1131(CONSTANT,75)
    assign c_i21_1131_q = $unsigned(21'b111111111111111111111);

    // i_fpga_indvars_iv_next2_k0_zts6mmstv291(ADD,86)@1
    assign i_fpga_indvars_iv_next2_k0_zts6mmstv291_a = {1'b0, i_llvm_fpga_pop_i21_fpga_indvars_iv1_pop5_k0_zts6mmstv286_out_data_out};
    assign i_fpga_indvars_iv_next2_k0_zts6mmstv291_b = {1'b0, c_i21_1131_q};
    assign i_fpga_indvars_iv_next2_k0_zts6mmstv291_o = $unsigned(i_fpga_indvars_iv_next2_k0_zts6mmstv291_a) + $unsigned(i_fpga_indvars_iv_next2_k0_zts6mmstv291_b);
    assign i_fpga_indvars_iv_next2_k0_zts6mmstv291_q = i_fpga_indvars_iv_next2_k0_zts6mmstv291_o[21:0];

    // bgTrunc_i_fpga_indvars_iv_next2_k0_zts6mmstv291_sel_x(BITSELECT,203)@1
    assign bgTrunc_i_fpga_indvars_iv_next2_k0_zts6mmstv291_sel_x_b = i_fpga_indvars_iv_next2_k0_zts6mmstv291_q[20:0];

    // i_llvm_fpga_push_i21_fpga_indvars_iv1_push5_k0_zts6mmstv292(BLACKBOX,91)@1
    // out out_feedback_out_5@20000000
    // out out_feedback_valid_out_5@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_push_i21_fpga_0000push5_k0_zts6mmstv20 thei_llvm_fpga_push_i21_fpga_indvars_iv1_push5_k0_zts6mmstv292 (
        .in_data_in(bgTrunc_i_fpga_indvars_iv_next2_k0_zts6mmstv291_sel_x_b),
        .in_exitcond3(i_exitcond3_k0_zts6mmstv287_cmp_nsign_q),
        .in_feedback_stall_in_5(i_llvm_fpga_pop_i21_fpga_indvars_iv1_pop5_k0_zts6mmstv286_out_feedback_stall_out_5),
        .in_stall_in(GND_q),
        .in_valid_in(in_i_valid),
        .out_data_out(),
        .out_feedback_out_5(i_llvm_fpga_push_i21_fpga_indvars_iv1_push5_k0_zts6mmstv292_out_feedback_out_5),
        .out_feedback_valid_out_5(i_llvm_fpga_push_i21_fpga_indvars_iv1_push5_k0_zts6mmstv292_out_feedback_valid_out_5),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // c_i21_639998129(CONSTANT,76)
    assign c_i21_639998129_q = $unsigned(21'b010011100001111111110);

    // i_llvm_fpga_pop_i21_fpga_indvars_iv1_pop5_k0_zts6mmstv286(BLACKBOX,88)@1
    // out out_feedback_stall_out_5@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_pop_i21_fpga_i0000_pop5_k0_zts6mmstv20 thei_llvm_fpga_pop_i21_fpga_indvars_iv1_pop5_k0_zts6mmstv286 (
        .in_data_in(c_i21_639998129_q),
        .in_dir(in_c0_eni1_1_tpl),
        .in_feedback_in_5(i_llvm_fpga_push_i21_fpga_indvars_iv1_push5_k0_zts6mmstv292_out_feedback_out_5),
        .in_feedback_valid_in_5(i_llvm_fpga_push_i21_fpga_indvars_iv1_push5_k0_zts6mmstv292_out_feedback_valid_out_5),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(in_i_valid),
        .out_data_out(i_llvm_fpga_pop_i21_fpga_indvars_iv1_pop5_k0_zts6mmstv286_out_data_out),
        .out_feedback_stall_out_5(i_llvm_fpga_pop_i21_fpga_indvars_iv1_pop5_k0_zts6mmstv286_out_feedback_stall_out_5),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_exitcond3_k0_zts6mmstv287_cmp_nsign(LOGICAL,3242)@1
    assign i_exitcond3_k0_zts6mmstv287_cmp_nsign_q = $unsigned(~ (i_llvm_fpga_pop_i21_fpga_indvars_iv1_pop5_k0_zts6mmstv286_out_data_out[20:20]));

    // i_llvm_fpga_push_i1_notexitcond46_k0_zts6mmstv290(BLACKBOX,90)@1
    // out out_feedback_out_4@20000000
    // out out_feedback_valid_out_4@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_push_i1_notexitcond46_k0_zts6mmstv20 thei_llvm_fpga_push_i1_notexitcond46_k0_zts6mmstv290 (
        .in_data_in(i_exitcond3_k0_zts6mmstv287_cmp_nsign_q),
        .in_feedback_stall_in_4(i_llvm_fpga_pipeline_keep_going45_k0_zts6mmstv22_out_not_exitcond_stall_out),
        .in_stall_in(GND_q),
        .in_valid_in(in_i_valid),
        .out_data_out(),
        .out_feedback_out_4(i_llvm_fpga_push_i1_notexitcond46_k0_zts6mmstv290_out_feedback_out_4),
        .out_feedback_valid_out_4(i_llvm_fpga_push_i1_notexitcond46_k0_zts6mmstv290_out_feedback_valid_out_4),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // GND(CONSTANT,0)
    assign GND_q = $unsigned(1'b0);

    // VCC(CONSTANT,1)
    assign VCC_q = $unsigned(1'b1);

    // i_llvm_fpga_pipeline_keep_going45_k0_zts6mmstv22(BLACKBOX,87)@1
    // out out_exiting_stall_out@20000000
    // out out_exiting_valid_out@20000000
    // out out_initeration_stall_out@20000000
    // out out_not_exitcond_stall_out@20000000
    // out out_pipeline_valid_out@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_pipeline_keep_going45_k0_zts6mmstv20 thei_llvm_fpga_pipeline_keep_going45_k0_zts6mmstv22 (
        .in_data_in(VCC_q),
        .in_initeration_in(GND_q),
        .in_initeration_valid_in(GND_q),
        .in_not_exitcond_in(i_llvm_fpga_push_i1_notexitcond46_k0_zts6mmstv290_out_feedback_out_4),
        .in_not_exitcond_valid_in(i_llvm_fpga_push_i1_notexitcond46_k0_zts6mmstv290_out_feedback_valid_out_4),
        .in_pipeline_stall_in(in_pipeline_stall_in),
        .in_stall_in(GND_q),
        .in_valid_in(in_i_valid),
        .out_data_out(),
        .out_exiting_stall_out(i_llvm_fpga_pipeline_keep_going45_k0_zts6mmstv22_out_exiting_stall_out),
        .out_exiting_valid_out(i_llvm_fpga_pipeline_keep_going45_k0_zts6mmstv22_out_exiting_valid_out),
        .out_initeration_stall_out(),
        .out_not_exitcond_stall_out(i_llvm_fpga_pipeline_keep_going45_k0_zts6mmstv22_out_not_exitcond_stall_out),
        .out_pipeline_valid_out(i_llvm_fpga_pipeline_keep_going45_k0_zts6mmstv22_out_pipeline_valid_out),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // ext_sig_sync_out(GPOUT,81)
    assign out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going45_k0_zts6mmstv22_exiting_valid_out = i_llvm_fpga_pipeline_keep_going45_k0_zts6mmstv22_out_exiting_valid_out;
    assign out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going45_k0_zts6mmstv22_exiting_stall_out = i_llvm_fpga_pipeline_keep_going45_k0_zts6mmstv22_out_exiting_stall_out;

    // pipeline_valid_out_sync(GPOUT,195)
    assign out_pipeline_valid_out = i_llvm_fpga_pipeline_keep_going45_k0_zts6mmstv22_out_pipeline_valid_out;

    // redist392_sync_together154_aunroll_x_in_i_valid_63_split_0_notEnable(LOGICAL,5128)
    assign redist392_sync_together154_aunroll_x_in_i_valid_63_split_0_notEnable_q = $unsigned(~ (VCC_q));

    // redist392_sync_together154_aunroll_x_in_i_valid_63_split_0_nor(LOGICAL,5129)
    assign redist392_sync_together154_aunroll_x_in_i_valid_63_split_0_nor_q = ~ (redist392_sync_together154_aunroll_x_in_i_valid_63_split_0_notEnable_q | redist392_sync_together154_aunroll_x_in_i_valid_63_split_0_sticky_ena_q);

    // redist392_sync_together154_aunroll_x_in_i_valid_63_split_0_mem_last(CONSTANT,5125)
    assign redist392_sync_together154_aunroll_x_in_i_valid_63_split_0_mem_last_q = $unsigned(6'b011110);

    // redist392_sync_together154_aunroll_x_in_i_valid_63_split_0_cmp(LOGICAL,5126)
    assign redist392_sync_together154_aunroll_x_in_i_valid_63_split_0_cmp_b = {1'b0, redist392_sync_together154_aunroll_x_in_i_valid_63_split_0_rdcnt_q};
    assign redist392_sync_together154_aunroll_x_in_i_valid_63_split_0_cmp_q = $unsigned(redist392_sync_together154_aunroll_x_in_i_valid_63_split_0_mem_last_q == redist392_sync_together154_aunroll_x_in_i_valid_63_split_0_cmp_b ? 1'b1 : 1'b0);

    // redist392_sync_together154_aunroll_x_in_i_valid_63_split_0_cmpReg(REG,5127)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist392_sync_together154_aunroll_x_in_i_valid_63_split_0_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist392_sync_together154_aunroll_x_in_i_valid_63_split_0_cmpReg_q <= $unsigned(redist392_sync_together154_aunroll_x_in_i_valid_63_split_0_cmp_q);
        end
    end

    // redist392_sync_together154_aunroll_x_in_i_valid_63_split_0_sticky_ena(REG,5130)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist392_sync_together154_aunroll_x_in_i_valid_63_split_0_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist392_sync_together154_aunroll_x_in_i_valid_63_split_0_nor_q == 1'b1)
        begin
            redist392_sync_together154_aunroll_x_in_i_valid_63_split_0_sticky_ena_q <= $unsigned(redist392_sync_together154_aunroll_x_in_i_valid_63_split_0_cmpReg_q);
        end
    end

    // redist392_sync_together154_aunroll_x_in_i_valid_63_split_0_enaAnd(LOGICAL,5131)
    assign redist392_sync_together154_aunroll_x_in_i_valid_63_split_0_enaAnd_q = redist392_sync_together154_aunroll_x_in_i_valid_63_split_0_sticky_ena_q & VCC_q;

    // redist392_sync_together154_aunroll_x_in_i_valid_63_split_0_rdcnt(COUNTER,5123)
    // low=0, high=31, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist392_sync_together154_aunroll_x_in_i_valid_63_split_0_rdcnt_i <= 5'd0;
        end
        else
        begin
            redist392_sync_together154_aunroll_x_in_i_valid_63_split_0_rdcnt_i <= $unsigned(redist392_sync_together154_aunroll_x_in_i_valid_63_split_0_rdcnt_i) + $unsigned(5'd1);
        end
    end
    assign redist392_sync_together154_aunroll_x_in_i_valid_63_split_0_rdcnt_q = redist392_sync_together154_aunroll_x_in_i_valid_63_split_0_rdcnt_i[4:0];

    // redist392_sync_together154_aunroll_x_in_i_valid_63_split_0_wraddr(REG,5124)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist392_sync_together154_aunroll_x_in_i_valid_63_split_0_wraddr_q <= $unsigned(5'b11111);
        end
        else
        begin
            redist392_sync_together154_aunroll_x_in_i_valid_63_split_0_wraddr_q <= $unsigned(redist392_sync_together154_aunroll_x_in_i_valid_63_split_0_rdcnt_q);
        end
    end

    // redist392_sync_together154_aunroll_x_in_i_valid_63_split_0_mem(DUALMEM,5122)
    assign redist392_sync_together154_aunroll_x_in_i_valid_63_split_0_mem_ia = $unsigned(in_i_valid);
    assign redist392_sync_together154_aunroll_x_in_i_valid_63_split_0_mem_aa = redist392_sync_together154_aunroll_x_in_i_valid_63_split_0_wraddr_q;
    assign redist392_sync_together154_aunroll_x_in_i_valid_63_split_0_mem_ab = redist392_sync_together154_aunroll_x_in_i_valid_63_split_0_rdcnt_q;
    assign redist392_sync_together154_aunroll_x_in_i_valid_63_split_0_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist392_sync_together154_aunroll_x_in_i_valid_63_split_0_mem_dmem (
        .clocken1(redist392_sync_together154_aunroll_x_in_i_valid_63_split_0_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist392_sync_together154_aunroll_x_in_i_valid_63_split_0_mem_reset0),
        .clock1(clock),
        .address_a(redist392_sync_together154_aunroll_x_in_i_valid_63_split_0_mem_aa),
        .data_a(redist392_sync_together154_aunroll_x_in_i_valid_63_split_0_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist392_sync_together154_aunroll_x_in_i_valid_63_split_0_mem_ab),
        .q_b(redist392_sync_together154_aunroll_x_in_i_valid_63_split_0_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist392_sync_together154_aunroll_x_in_i_valid_63_split_0_mem_q = redist392_sync_together154_aunroll_x_in_i_valid_63_split_0_mem_iq[0:0];

    // redist392_sync_together154_aunroll_x_in_i_valid_63(DELAY,4413)
    dspba_delay_ver #( .width(1), .depth(30), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist392_sync_together154_aunroll_x_in_i_valid_63 ( .xin(redist392_sync_together154_aunroll_x_in_i_valid_63_split_0_mem_q), .xout(redist392_sync_together154_aunroll_x_in_i_valid_63_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist393_sync_together154_aunroll_x_in_i_valid_64(DELAY,4414)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist393_sync_together154_aunroll_x_in_i_valid_64_q <= '0;
        end
        else
        begin
            redist393_sync_together154_aunroll_x_in_i_valid_64_q <= $unsigned(redist392_sync_together154_aunroll_x_in_i_valid_63_q);
        end
    end

    // redist394_sync_together154_aunroll_x_in_i_valid_65(DELAY,4415)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist394_sync_together154_aunroll_x_in_i_valid_65_q <= '0;
        end
        else
        begin
            redist394_sync_together154_aunroll_x_in_i_valid_65_q <= $unsigned(redist393_sync_together154_aunroll_x_in_i_valid_64_q);
        end
    end

    // redist395_sync_together154_aunroll_x_in_i_valid_69(DELAY,4416)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist395_sync_together154_aunroll_x_in_i_valid_69_delay_0 <= '0;
            redist395_sync_together154_aunroll_x_in_i_valid_69_delay_1 <= '0;
            redist395_sync_together154_aunroll_x_in_i_valid_69_delay_2 <= '0;
            redist395_sync_together154_aunroll_x_in_i_valid_69_q <= '0;
        end
        else
        begin
            redist395_sync_together154_aunroll_x_in_i_valid_69_delay_0 <= $unsigned(redist394_sync_together154_aunroll_x_in_i_valid_65_q);
            redist395_sync_together154_aunroll_x_in_i_valid_69_delay_1 <= redist395_sync_together154_aunroll_x_in_i_valid_69_delay_0;
            redist395_sync_together154_aunroll_x_in_i_valid_69_delay_2 <= redist395_sync_together154_aunroll_x_in_i_valid_69_delay_1;
            redist395_sync_together154_aunroll_x_in_i_valid_69_q <= redist395_sync_together154_aunroll_x_in_i_valid_69_delay_2;
        end
    end

    // redist396_sync_together154_aunroll_x_in_i_valid_70(DELAY,4417)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist396_sync_together154_aunroll_x_in_i_valid_70_q <= '0;
        end
        else
        begin
            redist396_sync_together154_aunroll_x_in_i_valid_70_q <= $unsigned(redist395_sync_together154_aunroll_x_in_i_valid_69_q);
        end
    end

    // valid_fanout_reg0(REG,3172)@71 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg0_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg0_q <= $unsigned(redist396_sync_together154_aunroll_x_in_i_valid_70_q);
        end
    end

    // redist390_sync_together154_aunroll_x_in_c0_eni1_1_tpl_1(DELAY,4411)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist390_sync_together154_aunroll_x_in_c0_eni1_1_tpl_1_q <= '0;
        end
        else
        begin
            redist390_sync_together154_aunroll_x_in_c0_eni1_1_tpl_1_q <= $unsigned(in_c0_eni1_1_tpl);
        end
    end

    // redist391_sync_together154_aunroll_x_in_c0_eni1_1_tpl_71(DELAY,4412)
    dspba_delay_ver #( .width(1), .depth(70), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist391_sync_together154_aunroll_x_in_c0_eni1_1_tpl_71 ( .xin(redist390_sync_together154_aunroll_x_in_c0_eni1_1_tpl_1_q), .xout(redist391_sync_together154_aunroll_x_in_c0_eni1_1_tpl_71_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_notcmp43_k0_zts6mmstv289(LOGICAL,125)@72
    assign i_notcmp43_k0_zts6mmstv289_q = redist188_i_exitcond3_k0_zts6mmstv287_cmp_nsign_q_71_q ^ VCC_q;

    // redist187_i_exitcond3_k0_zts6mmstv287_cmp_nsign_q_1(DELAY,4208)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist187_i_exitcond3_k0_zts6mmstv287_cmp_nsign_q_1_q <= '0;
        end
        else
        begin
            redist187_i_exitcond3_k0_zts6mmstv287_cmp_nsign_q_1_q <= $unsigned(i_exitcond3_k0_zts6mmstv287_cmp_nsign_q);
        end
    end

    // redist188_i_exitcond3_k0_zts6mmstv287_cmp_nsign_q_71(DELAY,4209)
    dspba_delay_ver #( .width(1), .depth(70), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist188_i_exitcond3_k0_zts6mmstv287_cmp_nsign_q_71 ( .xin(redist187_i_exitcond3_k0_zts6mmstv287_cmp_nsign_q_1_q), .xout(redist188_i_exitcond3_k0_zts6mmstv287_cmp_nsign_q_71_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // valid_fanout_reg24(REG,3196)@71 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg24_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg24_q <= $unsigned(redist396_sync_together154_aunroll_x_in_i_valid_70_q);
        end
    end

    // i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer_k0_zts6mmstv285(BLACKBOX,100)@0
    // in in_i_dependence@72
    // in in_valid_in@72
    // out out_buffer_out@72
    // out out_valid_out@72
    k0_ZTS6MMstv2_i_llvm_fpga_sync_buffer_i60000uffer_k0_zts6mmstv20 thei_llvm_fpga_sync_buffer_i64_arg0_sync_buffer_k0_zts6mmstv285 (
        .in_buffer_in(in_arg0),
        .in_i_dependence(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg24_q),
        .out_buffer_out(i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer_k0_zts6mmstv285_out_buffer_out),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // valid_fanout_reg23(REG,3195)@71 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg23_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg23_q <= $unsigned(redist396_sync_together154_aunroll_x_in_i_valid_70_q);
        end
    end

    // i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer7_k0_zts6mmstv284(BLACKBOX,97)@0
    // in in_i_dependence@72
    // in in_valid_in@72
    // out out_buffer_out@72
    // out out_valid_out@72
    k0_ZTS6MMstv2_i_llvm_fpga_sync_buffer_i60000ffer7_k0_zts6mmstv20 thei_llvm_fpga_sync_buffer_i64_arg0_sync_buffer7_k0_zts6mmstv284 (
        .in_buffer_in(in_arg0),
        .in_i_dependence(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg23_q),
        .out_buffer_out(i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer7_k0_zts6mmstv284_out_buffer_out),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // valid_fanout_reg20(REG,3192)@64 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg20_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg20_q <= $unsigned(redist392_sync_together154_aunroll_x_in_i_valid_63_q);
        end
    end

    // i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer4_k0_zts6mmstv266(BLACKBOX,94)@0
    // in in_i_dependence@65
    // in in_valid_in@65
    // out out_buffer_out@65
    // out out_valid_out@65
    k0_ZTS6MMstv2_i_llvm_fpga_sync_buffer_i60000ffer4_k0_zts6mmstv20 thei_llvm_fpga_sync_buffer_i64_arg0_sync_buffer4_k0_zts6mmstv266 (
        .in_buffer_in(in_arg0),
        .in_i_dependence(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg20_q),
        .out_buffer_out(i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer4_k0_zts6mmstv266_out_buffer_out),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_unnamed_k0_zts6mmstv267_bs2_merged_bit_select(BITSELECT,4000)@65
    assign i_unnamed_k0_zts6mmstv267_bs2_merged_bit_select_b = i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer4_k0_zts6mmstv266_out_buffer_out[63:54];
    assign i_unnamed_k0_zts6mmstv267_bs2_merged_bit_select_c = i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer4_k0_zts6mmstv266_out_buffer_out[53:36];
    assign i_unnamed_k0_zts6mmstv267_bs2_merged_bit_select_d = i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer4_k0_zts6mmstv266_out_buffer_out[35:18];
    assign i_unnamed_k0_zts6mmstv267_bs2_merged_bit_select_e = i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer4_k0_zts6mmstv266_out_buffer_out[17:0];

    // redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_notEnable(LOGICAL,5036)
    assign redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_notEnable_q = $unsigned(~ (VCC_q));

    // redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_nor(LOGICAL,5037)
    assign redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_nor_q = ~ (redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_notEnable_q | redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_sticky_ena_q);

    // redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_mem_last(CONSTANT,5033)
    assign redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_mem_last_q = $unsigned(6'b011101);

    // redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_cmp(LOGICAL,5034)
    assign redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_cmp_b = {1'b0, redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_rdcnt_q};
    assign redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_cmp_q = $unsigned(redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_mem_last_q == redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_cmp_b ? 1'b1 : 1'b0);

    // redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_cmpReg(REG,5035)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_cmpReg_q <= $unsigned(redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_cmp_q);
        end
    end

    // redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_sticky_ena(REG,5038)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_nor_q == 1'b1)
        begin
            redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_sticky_ena_q <= $unsigned(redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_cmpReg_q);
        end
    end

    // redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_enaAnd(LOGICAL,5039)
    assign redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_enaAnd_q = redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_sticky_ena_q & VCC_q;

    // redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_rdcnt(COUNTER,5031)
    // low=0, high=30, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_rdcnt_i <= 5'd0;
            redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_rdcnt_i == 5'd29)
            begin
                redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_rdcnt_eq <= 1'b0;
            end
            if (redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_rdcnt_eq == 1'b1)
            begin
                redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_rdcnt_i <= $unsigned(redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_rdcnt_i) + $unsigned(5'd2);
            end
            else
            begin
                redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_rdcnt_i <= $unsigned(redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_rdcnt_q = redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_rdcnt_i[4:0];

    // valid_fanout_reg19(REG,3191)@1 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg19_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg19_q <= $unsigned(in_i_valid);
        end
    end

    // i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264(BLACKBOX,98)@0
    // in in_i_dependence@2
    // in in_valid_in@2
    // out out_buffer_out@2
    // out out_valid_out@2
    k0_ZTS6MMstv2_i_llvm_fpga_sync_buffer_i60000ffer8_k0_zts6mmstv20 thei_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264 (
        .in_buffer_in(in_arg0),
        .in_i_dependence(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg19_q),
        .out_buffer_out(i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // topBitsDOR63_uid2221_i_unnamed_k0_zts6mmstv265(BITSELECT,2220)@2
    assign topBitsDOR63_uid2221_i_unnamed_k0_zts6mmstv265_b = i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out[63:1];

    // topBitsDOR_uid2222_i_unnamed_k0_zts6mmstv265(LOGICAL,2221)@2
    assign topBitsDOR_uid2222_i_unnamed_k0_zts6mmstv265_q = $unsigned(topBitsDOR63_uid2221_i_unnamed_k0_zts6mmstv265_b != 63'b000000000000000000000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow63_uid2218_i_unnamed_k0_zts6mmstv265(BITSELECT,2217)@2
    assign dSubChunkLow63_uid2218_i_unnamed_k0_zts6mmstv265_in = i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out[0:0];
    assign dSubChunkLow63_uid2218_i_unnamed_k0_zts6mmstv265_b = dSubChunkLow63_uid2218_i_unnamed_k0_zts6mmstv265_in[0:0];

    // c_i64_0126(CONSTANT,77)
    assign c_i64_0126_q = $unsigned(64'b0000000000000000000000000000000000000000000000000000000000000000);

    // c_i64_2128(CONSTANT,79)
    assign c_i64_2128_q = $unsigned(64'b0000000000000000000000000000000000000000000000000000000000000010);

    // valid_fanout_reg11(REG,3183)@1 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg11_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg11_q <= $unsigned(in_i_valid);
        end
    end

    // valid_fanout_reg25(REG,3197)@1 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg25_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg25_q <= $unsigned(in_i_valid);
        end
    end

    // c_i64_4132(CONSTANT,80)
    assign c_i64_4132_q = $unsigned(64'b0000000000000000000000000000000000000000000000000000000000000100);

    // i_unnamed_k0_zts6mmstv293(ADD,192)@2
    assign i_unnamed_k0_zts6mmstv293_a = {1'b0, i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out};
    assign i_unnamed_k0_zts6mmstv293_b = {1'b0, c_i64_4132_q};
    assign i_unnamed_k0_zts6mmstv293_o = $unsigned(i_unnamed_k0_zts6mmstv293_a) + $unsigned(i_unnamed_k0_zts6mmstv293_b);
    assign i_unnamed_k0_zts6mmstv293_q = i_unnamed_k0_zts6mmstv293_o[64:0];

    // bgTrunc_i_unnamed_k0_zts6mmstv293_sel_x(BITSELECT,240)@2
    assign bgTrunc_i_unnamed_k0_zts6mmstv293_sel_x_b = i_unnamed_k0_zts6mmstv293_q[63:0];

    // i_llvm_fpga_push_i64_acl_080_i285_push6_k0_zts6mmstv294(BLACKBOX,92)@2
    // out out_feedback_out_6@20000000
    // out out_feedback_valid_out_6@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_push_i64_acl_00000push6_k0_zts6mmstv20 thei_llvm_fpga_push_i64_acl_080_i285_push6_k0_zts6mmstv294 (
        .in_data_in(bgTrunc_i_unnamed_k0_zts6mmstv293_sel_x_b),
        .in_exitcond3(redist187_i_exitcond3_k0_zts6mmstv287_cmp_nsign_q_1_q),
        .in_feedback_stall_in_6(i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_feedback_stall_out_6),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg25_q),
        .out_data_out(),
        .out_feedback_out_6(i_llvm_fpga_push_i64_acl_080_i285_push6_k0_zts6mmstv294_out_feedback_out_6),
        .out_feedback_valid_out_6(i_llvm_fpga_push_i64_acl_080_i285_push6_k0_zts6mmstv294_out_feedback_valid_out_6),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222(BLACKBOX,89)@2
    // out out_feedback_stall_out_6@20000000
    k0_ZTS6MMstv2_i_llvm_fpga_pop_i64_acl_080000_pop6_k0_zts6mmstv20 thei_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222 (
        .in_data_in(c_i64_0126_q),
        .in_dir(redist390_sync_together154_aunroll_x_in_c0_eni1_1_tpl_1_q),
        .in_feedback_in_6(i_llvm_fpga_push_i64_acl_080_i285_push6_k0_zts6mmstv294_out_feedback_out_6),
        .in_feedback_valid_in_6(i_llvm_fpga_push_i64_acl_080_i285_push6_k0_zts6mmstv294_out_feedback_valid_out_6),
        .in_predicate(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg11_q),
        .out_data_out(i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out),
        .out_feedback_stall_out_6(i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_feedback_stall_out_6),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_unnamed_k0_zts6mmstv263(LOGICAL,168)@2
    assign i_unnamed_k0_zts6mmstv263_q = i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out | c_i64_2128_q;

    // i_unnamed_k0_zts6mmstv263_vt_select_0_merged_bit_select(BITSELECT,4004)@2
    assign i_unnamed_k0_zts6mmstv263_vt_select_0_merged_bit_select_b = i_unnamed_k0_zts6mmstv263_q[0:0];
    assign i_unnamed_k0_zts6mmstv263_vt_select_0_merged_bit_select_c = i_unnamed_k0_zts6mmstv263_q[63:2];

    // i_unnamed_k0_zts6mmstv263_vt_join(BITJOIN,170)@2
    assign i_unnamed_k0_zts6mmstv263_vt_join_q = {i_unnamed_k0_zts6mmstv263_vt_select_0_merged_bit_select_c, VCC_q, i_unnamed_k0_zts6mmstv263_vt_select_0_merged_bit_select_b};

    // x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select(BITSELECT,4005)@2
    assign x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_b = $unsigned(i_unnamed_k0_zts6mmstv263_vt_join_q[63:63]);
    assign x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_c = $unsigned(i_unnamed_k0_zts6mmstv263_vt_join_q[62:62]);
    assign x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_d = $unsigned(i_unnamed_k0_zts6mmstv263_vt_join_q[61:61]);
    assign x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_e = $unsigned(i_unnamed_k0_zts6mmstv263_vt_join_q[60:60]);
    assign x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_f = $unsigned(i_unnamed_k0_zts6mmstv263_vt_join_q[59:59]);
    assign x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_g = $unsigned(i_unnamed_k0_zts6mmstv263_vt_join_q[58:58]);
    assign x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_h = $unsigned(i_unnamed_k0_zts6mmstv263_vt_join_q[57:57]);
    assign x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_i = $unsigned(i_unnamed_k0_zts6mmstv263_vt_join_q[56:56]);
    assign x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_j = $unsigned(i_unnamed_k0_zts6mmstv263_vt_join_q[55:55]);
    assign x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_k = $unsigned(i_unnamed_k0_zts6mmstv263_vt_join_q[54:54]);
    assign x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_l = $unsigned(i_unnamed_k0_zts6mmstv263_vt_join_q[53:53]);
    assign x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_m = $unsigned(i_unnamed_k0_zts6mmstv263_vt_join_q[52:52]);
    assign x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_n = $unsigned(i_unnamed_k0_zts6mmstv263_vt_join_q[51:51]);
    assign x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o = $unsigned(i_unnamed_k0_zts6mmstv263_vt_join_q[50:50]);
    assign x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_p = $unsigned(i_unnamed_k0_zts6mmstv263_vt_join_q[49:49]);
    assign x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_q = $unsigned(i_unnamed_k0_zts6mmstv263_vt_join_q[48:48]);
    assign x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_r = $unsigned(i_unnamed_k0_zts6mmstv263_vt_join_q[47:47]);
    assign x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_s = $unsigned(i_unnamed_k0_zts6mmstv263_vt_join_q[46:46]);
    assign x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_t = $unsigned(i_unnamed_k0_zts6mmstv263_vt_join_q[45:45]);
    assign x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_u = $unsigned(i_unnamed_k0_zts6mmstv263_vt_join_q[44:44]);
    assign x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_v = $unsigned(i_unnamed_k0_zts6mmstv263_vt_join_q[43:43]);
    assign x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_w = $unsigned(i_unnamed_k0_zts6mmstv263_vt_join_q[42:42]);
    assign x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_x = $unsigned(i_unnamed_k0_zts6mmstv263_vt_join_q[41:41]);
    assign x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_y = $unsigned(i_unnamed_k0_zts6mmstv263_vt_join_q[40:40]);
    assign x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_z = $unsigned(i_unnamed_k0_zts6mmstv263_vt_join_q[39:39]);
    assign x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_aa = $unsigned(i_unnamed_k0_zts6mmstv263_vt_join_q[38:38]);
    assign x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_bb = $unsigned(i_unnamed_k0_zts6mmstv263_vt_join_q[37:37]);
    assign x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_cc = $unsigned(i_unnamed_k0_zts6mmstv263_vt_join_q[36:36]);
    assign x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_dd = $unsigned(i_unnamed_k0_zts6mmstv263_vt_join_q[35:35]);
    assign x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ee = $unsigned(i_unnamed_k0_zts6mmstv263_vt_join_q[34:34]);
    assign x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ff = $unsigned(i_unnamed_k0_zts6mmstv263_vt_join_q[33:33]);
    assign x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_gg = $unsigned(i_unnamed_k0_zts6mmstv263_vt_join_q[32:32]);
    assign x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh = $unsigned(i_unnamed_k0_zts6mmstv263_vt_join_q[31:31]);
    assign x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii = $unsigned(i_unnamed_k0_zts6mmstv263_vt_join_q[30:30]);
    assign x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_jj = $unsigned(i_unnamed_k0_zts6mmstv263_vt_join_q[29:29]);
    assign x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_kk = $unsigned(i_unnamed_k0_zts6mmstv263_vt_join_q[28:28]);
    assign x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ll = $unsigned(i_unnamed_k0_zts6mmstv263_vt_join_q[27:27]);
    assign x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_mm = $unsigned(i_unnamed_k0_zts6mmstv263_vt_join_q[26:26]);
    assign x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_nn = $unsigned(i_unnamed_k0_zts6mmstv263_vt_join_q[25:25]);
    assign x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_oo = $unsigned(i_unnamed_k0_zts6mmstv263_vt_join_q[24:24]);
    assign x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_pp = $unsigned(i_unnamed_k0_zts6mmstv263_vt_join_q[23:23]);
    assign x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_qq = $unsigned(i_unnamed_k0_zts6mmstv263_vt_join_q[22:22]);
    assign x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_rr = $unsigned(i_unnamed_k0_zts6mmstv263_vt_join_q[21:21]);
    assign x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ss = $unsigned(i_unnamed_k0_zts6mmstv263_vt_join_q[20:20]);
    assign x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_tt = $unsigned(i_unnamed_k0_zts6mmstv263_vt_join_q[19:19]);
    assign x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_uu = $unsigned(i_unnamed_k0_zts6mmstv263_vt_join_q[18:18]);
    assign x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_vv = $unsigned(i_unnamed_k0_zts6mmstv263_vt_join_q[17:17]);
    assign x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ww = $unsigned(i_unnamed_k0_zts6mmstv263_vt_join_q[16:16]);
    assign x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_xx = $unsigned(i_unnamed_k0_zts6mmstv263_vt_join_q[15:15]);
    assign x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_yy = $unsigned(i_unnamed_k0_zts6mmstv263_vt_join_q[14:14]);
    assign x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_zz = $unsigned(i_unnamed_k0_zts6mmstv263_vt_join_q[13:13]);
    assign x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_1 = $unsigned(i_unnamed_k0_zts6mmstv263_vt_join_q[12:12]);
    assign x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_2 = $unsigned(i_unnamed_k0_zts6mmstv263_vt_join_q[11:11]);
    assign x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_3 = $unsigned(i_unnamed_k0_zts6mmstv263_vt_join_q[10:10]);
    assign x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_4 = $unsigned(i_unnamed_k0_zts6mmstv263_vt_join_q[9:9]);
    assign x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_5 = $unsigned(i_unnamed_k0_zts6mmstv263_vt_join_q[8:8]);
    assign x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_6 = $unsigned(i_unnamed_k0_zts6mmstv263_vt_join_q[7:7]);
    assign x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_7 = $unsigned(i_unnamed_k0_zts6mmstv263_vt_join_q[6:6]);
    assign x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_8 = $unsigned(i_unnamed_k0_zts6mmstv263_vt_join_q[5:5]);
    assign x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_9 = $unsigned(i_unnamed_k0_zts6mmstv263_vt_join_q[4:4]);
    assign x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0 = $unsigned(i_unnamed_k0_zts6mmstv263_vt_join_q[3:3]);
    assign x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61 = $unsigned(i_unnamed_k0_zts6mmstv263_vt_join_q[2:2]);
    assign x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62 = $unsigned(i_unnamed_k0_zts6mmstv263_vt_join_q[0:0]);

    // lshl1_uid2217_i_unnamed_k0_zts6mmstv265(BITJOIN,2216)@2
    assign lshl1_uid2217_i_unnamed_k0_zts6mmstv265_q = {c_i64_0126_q, x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_b};

    // nSubChunkLow63_uid2219_i_unnamed_k0_zts6mmstv265(BITSELECT,2218)@2
    assign nSubChunkLow63_uid2219_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2217_i_unnamed_k0_zts6mmstv265_q[0:0];
    assign nSubChunkLow63_uid2219_i_unnamed_k0_zts6mmstv265_b = nSubChunkLow63_uid2219_i_unnamed_k0_zts6mmstv265_in[0:0];

    // r0Sub63_uid2220_i_unnamed_k0_zts6mmstv265(SUB,2219)@2
    assign r0Sub63_uid2220_i_unnamed_k0_zts6mmstv265_a = {1'b0, nSubChunkLow63_uid2219_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub63_uid2220_i_unnamed_k0_zts6mmstv265_b = {1'b0, dSubChunkLow63_uid2218_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub63_uid2220_i_unnamed_k0_zts6mmstv265_o = $unsigned(r0Sub63_uid2220_i_unnamed_k0_zts6mmstv265_a) - $unsigned(r0Sub63_uid2220_i_unnamed_k0_zts6mmstv265_b);
    assign r0Sub63_uid2220_i_unnamed_k0_zts6mmstv265_q = r0Sub63_uid2220_i_unnamed_k0_zts6mmstv265_o[1:0];

    // cond63_uid2223_i_unnamed_k0_zts6mmstv265(BITSELECT,2222)@2
    assign cond63_uid2223_i_unnamed_k0_zts6mmstv265_in = $unsigned({{63{r0Sub63_uid2220_i_unnamed_k0_zts6mmstv265_q[1]}}, r0Sub63_uid2220_i_unnamed_k0_zts6mmstv265_q});
    assign cond63_uid2223_i_unnamed_k0_zts6mmstv265_b = $unsigned(cond63_uid2223_i_unnamed_k0_zts6mmstv265_in[64:64]);

    // opSign63_uid2224_i_unnamed_k0_zts6mmstv265(LOGICAL,2223)@2
    assign opSign63_uid2224_i_unnamed_k0_zts6mmstv265_q = cond63_uid2223_i_unnamed_k0_zts6mmstv265_b | topBitsDOR_uid2222_i_unnamed_k0_zts6mmstv265_q;

    // q63_uid2230_i_unnamed_k0_zts6mmstv265(LOGICAL,2229)@2 + 1
    assign q63_uid2230_i_unnamed_k0_zts6mmstv265_qi = ~ (opSign63_uid2224_i_unnamed_k0_zts6mmstv265_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q63_uid2230_i_unnamed_k0_zts6mmstv265_delay ( .xin(q63_uid2230_i_unnamed_k0_zts6mmstv265_qi), .xout(q63_uid2230_i_unnamed_k0_zts6mmstv265_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_inputreg0(DELAY,5029)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_inputreg0_q <= '0;
        end
        else
        begin
            redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_inputreg0_q <= $unsigned(q63_uid2230_i_unnamed_k0_zts6mmstv265_q);
        end
    end

    // redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_wraddr(REG,5032)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_wraddr_q <= $unsigned(5'b11110);
        end
        else
        begin
            redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_wraddr_q <= $unsigned(redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_rdcnt_q);
        end
    end

    // redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_mem(DUALMEM,5030)
    assign redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_mem_ia = $unsigned(redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_inputreg0_q);
    assign redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_mem_aa = redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_wraddr_q;
    assign redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_mem_ab = redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_rdcnt_q;
    assign redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(31),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(31),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_mem_dmem (
        .clocken1(redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_mem_reset0),
        .clock1(clock),
        .address_a(redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_mem_aa),
        .data_a(redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_mem_ab),
        .q_b(redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_mem_q = redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_mem_iq[0:0];

    // redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63(DELAY,4274)
    dspba_delay_ver #( .width(1), .depth(29), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63 ( .xin(redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_split_0_mem_q), .xout(redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist252_q62_uid2245_i_unnamed_k0_zts6mmstv265_q_62_split_0_notEnable(LOGICAL,5025)
    assign redist252_q62_uid2245_i_unnamed_k0_zts6mmstv265_q_62_split_0_notEnable_q = $unsigned(~ (VCC_q));

    // redist252_q62_uid2245_i_unnamed_k0_zts6mmstv265_q_62_split_0_nor(LOGICAL,5026)
    assign redist252_q62_uid2245_i_unnamed_k0_zts6mmstv265_q_62_split_0_nor_q = ~ (redist252_q62_uid2245_i_unnamed_k0_zts6mmstv265_q_62_split_0_notEnable_q | redist252_q62_uid2245_i_unnamed_k0_zts6mmstv265_q_62_split_0_sticky_ena_q);

    // redist252_q62_uid2245_i_unnamed_k0_zts6mmstv265_q_62_split_0_mem_last(CONSTANT,5022)
    assign redist252_q62_uid2245_i_unnamed_k0_zts6mmstv265_q_62_split_0_mem_last_q = $unsigned(6'b011110);

    // redist252_q62_uid2245_i_unnamed_k0_zts6mmstv265_q_62_split_0_cmp(LOGICAL,5023)
    assign redist252_q62_uid2245_i_unnamed_k0_zts6mmstv265_q_62_split_0_cmp_b = {1'b0, redist252_q62_uid2245_i_unnamed_k0_zts6mmstv265_q_62_split_0_rdcnt_q};
    assign redist252_q62_uid2245_i_unnamed_k0_zts6mmstv265_q_62_split_0_cmp_q = $unsigned(redist252_q62_uid2245_i_unnamed_k0_zts6mmstv265_q_62_split_0_mem_last_q == redist252_q62_uid2245_i_unnamed_k0_zts6mmstv265_q_62_split_0_cmp_b ? 1'b1 : 1'b0);

    // redist252_q62_uid2245_i_unnamed_k0_zts6mmstv265_q_62_split_0_cmpReg(REG,5024)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist252_q62_uid2245_i_unnamed_k0_zts6mmstv265_q_62_split_0_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist252_q62_uid2245_i_unnamed_k0_zts6mmstv265_q_62_split_0_cmpReg_q <= $unsigned(redist252_q62_uid2245_i_unnamed_k0_zts6mmstv265_q_62_split_0_cmp_q);
        end
    end

    // redist252_q62_uid2245_i_unnamed_k0_zts6mmstv265_q_62_split_0_sticky_ena(REG,5027)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist252_q62_uid2245_i_unnamed_k0_zts6mmstv265_q_62_split_0_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist252_q62_uid2245_i_unnamed_k0_zts6mmstv265_q_62_split_0_nor_q == 1'b1)
        begin
            redist252_q62_uid2245_i_unnamed_k0_zts6mmstv265_q_62_split_0_sticky_ena_q <= $unsigned(redist252_q62_uid2245_i_unnamed_k0_zts6mmstv265_q_62_split_0_cmpReg_q);
        end
    end

    // redist252_q62_uid2245_i_unnamed_k0_zts6mmstv265_q_62_split_0_enaAnd(LOGICAL,5028)
    assign redist252_q62_uid2245_i_unnamed_k0_zts6mmstv265_q_62_split_0_enaAnd_q = redist252_q62_uid2245_i_unnamed_k0_zts6mmstv265_q_62_split_0_sticky_ena_q & VCC_q;

    // redist252_q62_uid2245_i_unnamed_k0_zts6mmstv265_q_62_split_0_rdcnt(COUNTER,5020)
    // low=0, high=31, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist252_q62_uid2245_i_unnamed_k0_zts6mmstv265_q_62_split_0_rdcnt_i <= 5'd0;
        end
        else
        begin
            redist252_q62_uid2245_i_unnamed_k0_zts6mmstv265_q_62_split_0_rdcnt_i <= $unsigned(redist252_q62_uid2245_i_unnamed_k0_zts6mmstv265_q_62_split_0_rdcnt_i) + $unsigned(5'd1);
        end
    end
    assign redist252_q62_uid2245_i_unnamed_k0_zts6mmstv265_q_62_split_0_rdcnt_q = redist252_q62_uid2245_i_unnamed_k0_zts6mmstv265_q_62_split_0_rdcnt_i[4:0];

    // redist487_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_1(DELAY,4508)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist487_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_1_q <= '0;
        end
        else
        begin
            redist487_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_1_q <= $unsigned(i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out);
        end
    end

    // topBitsDOR62_uid2236_i_unnamed_k0_zts6mmstv265(BITSELECT,2235)@3
    assign topBitsDOR62_uid2236_i_unnamed_k0_zts6mmstv265_b = redist487_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_1_q[63:2];

    // topBitsDOR_uid2237_i_unnamed_k0_zts6mmstv265(LOGICAL,2236)@3
    assign topBitsDOR_uid2237_i_unnamed_k0_zts6mmstv265_q = $unsigned(topBitsDOR62_uid2236_i_unnamed_k0_zts6mmstv265_b != 62'b00000000000000000000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow62_uid2233_i_unnamed_k0_zts6mmstv265(BITSELECT,2232)@3
    assign dSubChunkLow62_uid2233_i_unnamed_k0_zts6mmstv265_in = redist487_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_1_q[1:0];
    assign dSubChunkLow62_uid2233_i_unnamed_k0_zts6mmstv265_b = dSubChunkLow62_uid2233_i_unnamed_k0_zts6mmstv265_in[1:0];

    // lshl63_uid2225_i_unnamed_k0_zts6mmstv265(BITSELECT,2224)@2
    assign lshl63_uid2225_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2217_i_unnamed_k0_zts6mmstv265_q[63:0];
    assign lshl63_uid2225_i_unnamed_k0_zts6mmstv265_b = lshl63_uid2225_i_unnamed_k0_zts6mmstv265_in[63:0];

    // cstZ63_uid311_i_unnamed_k0_zts6mmstv223(CONSTANT,310)
    assign cstZ63_uid311_i_unnamed_k0_zts6mmstv223_q = $unsigned(63'b000000000000000000000000000000000000000000000000000000000000000);

    // r0SubRangeLeft63_uid2226_i_unnamed_k0_zts6mmstv265(BITSELECT,2225)@2
    assign r0SubRangeLeft63_uid2226_i_unnamed_k0_zts6mmstv265_in = r0Sub63_uid2220_i_unnamed_k0_zts6mmstv265_q[0:0];
    assign r0SubRangeLeft63_uid2226_i_unnamed_k0_zts6mmstv265_b = r0SubRangeLeft63_uid2226_i_unnamed_k0_zts6mmstv265_in[0:0];

    // rIteriMuxFirst63_uid2228_i_unnamed_k0_zts6mmstv265(BITJOIN,2227)@2
    assign rIteriMuxFirst63_uid2228_i_unnamed_k0_zts6mmstv265_q = {cstZ63_uid311_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft63_uid2226_i_unnamed_k0_zts6mmstv265_b};

    // r63_uid2229_i_unnamed_k0_zts6mmstv265(MUX,2228)@2 + 1
    assign r63_uid2229_i_unnamed_k0_zts6mmstv265_s = opSign63_uid2224_i_unnamed_k0_zts6mmstv265_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r63_uid2229_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
        end
        else
        begin
            unique case (r63_uid2229_i_unnamed_k0_zts6mmstv265_s)
                1'b0 : r63_uid2229_i_unnamed_k0_zts6mmstv265_q <= rIteriMuxFirst63_uid2228_i_unnamed_k0_zts6mmstv265_q;
                1'b1 : r63_uid2229_i_unnamed_k0_zts6mmstv265_q <= lshl63_uid2225_i_unnamed_k0_zts6mmstv265_b;
                default : r63_uid2229_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
            endcase
        end
    end

    // redist0_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_c_1(DELAY,4021)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist0_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_c_1_q <= '0;
        end
        else
        begin
            redist0_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_c_1_q <= $unsigned(x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_c);
        end
    end

    // lshl1_uid2232_i_unnamed_k0_zts6mmstv265(BITJOIN,2231)@3
    assign lshl1_uid2232_i_unnamed_k0_zts6mmstv265_q = {r63_uid2229_i_unnamed_k0_zts6mmstv265_q, redist0_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_c_1_q};

    // nSubChunkLow62_uid2234_i_unnamed_k0_zts6mmstv265(BITSELECT,2233)@3
    assign nSubChunkLow62_uid2234_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2232_i_unnamed_k0_zts6mmstv265_q[1:0];
    assign nSubChunkLow62_uid2234_i_unnamed_k0_zts6mmstv265_b = nSubChunkLow62_uid2234_i_unnamed_k0_zts6mmstv265_in[1:0];

    // r0Sub62_uid2235_i_unnamed_k0_zts6mmstv265(SUB,2234)@3
    assign r0Sub62_uid2235_i_unnamed_k0_zts6mmstv265_a = {1'b0, nSubChunkLow62_uid2234_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub62_uid2235_i_unnamed_k0_zts6mmstv265_b = {1'b0, dSubChunkLow62_uid2233_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub62_uid2235_i_unnamed_k0_zts6mmstv265_o = $unsigned(r0Sub62_uid2235_i_unnamed_k0_zts6mmstv265_a) - $unsigned(r0Sub62_uid2235_i_unnamed_k0_zts6mmstv265_b);
    assign r0Sub62_uid2235_i_unnamed_k0_zts6mmstv265_q = r0Sub62_uid2235_i_unnamed_k0_zts6mmstv265_o[2:0];

    // cond62_uid2238_i_unnamed_k0_zts6mmstv265(BITSELECT,2237)@3
    assign cond62_uid2238_i_unnamed_k0_zts6mmstv265_in = $unsigned({{62{r0Sub62_uid2235_i_unnamed_k0_zts6mmstv265_q[2]}}, r0Sub62_uid2235_i_unnamed_k0_zts6mmstv265_q});
    assign cond62_uid2238_i_unnamed_k0_zts6mmstv265_b = $unsigned(cond62_uid2238_i_unnamed_k0_zts6mmstv265_in[64:64]);

    // opSign62_uid2239_i_unnamed_k0_zts6mmstv265(LOGICAL,2238)@3
    assign opSign62_uid2239_i_unnamed_k0_zts6mmstv265_q = cond62_uid2238_i_unnamed_k0_zts6mmstv265_b | topBitsDOR_uid2237_i_unnamed_k0_zts6mmstv265_q;

    // q62_uid2245_i_unnamed_k0_zts6mmstv265(LOGICAL,2244)@3 + 1
    assign q62_uid2245_i_unnamed_k0_zts6mmstv265_qi = ~ (opSign62_uid2239_i_unnamed_k0_zts6mmstv265_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q62_uid2245_i_unnamed_k0_zts6mmstv265_delay ( .xin(q62_uid2245_i_unnamed_k0_zts6mmstv265_qi), .xout(q62_uid2245_i_unnamed_k0_zts6mmstv265_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist252_q62_uid2245_i_unnamed_k0_zts6mmstv265_q_62_split_0_wraddr(REG,5021)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist252_q62_uid2245_i_unnamed_k0_zts6mmstv265_q_62_split_0_wraddr_q <= $unsigned(5'b11111);
        end
        else
        begin
            redist252_q62_uid2245_i_unnamed_k0_zts6mmstv265_q_62_split_0_wraddr_q <= $unsigned(redist252_q62_uid2245_i_unnamed_k0_zts6mmstv265_q_62_split_0_rdcnt_q);
        end
    end

    // redist252_q62_uid2245_i_unnamed_k0_zts6mmstv265_q_62_split_0_mem(DUALMEM,5019)
    assign redist252_q62_uid2245_i_unnamed_k0_zts6mmstv265_q_62_split_0_mem_ia = $unsigned(q62_uid2245_i_unnamed_k0_zts6mmstv265_q);
    assign redist252_q62_uid2245_i_unnamed_k0_zts6mmstv265_q_62_split_0_mem_aa = redist252_q62_uid2245_i_unnamed_k0_zts6mmstv265_q_62_split_0_wraddr_q;
    assign redist252_q62_uid2245_i_unnamed_k0_zts6mmstv265_q_62_split_0_mem_ab = redist252_q62_uid2245_i_unnamed_k0_zts6mmstv265_q_62_split_0_rdcnt_q;
    assign redist252_q62_uid2245_i_unnamed_k0_zts6mmstv265_q_62_split_0_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist252_q62_uid2245_i_unnamed_k0_zts6mmstv265_q_62_split_0_mem_dmem (
        .clocken1(redist252_q62_uid2245_i_unnamed_k0_zts6mmstv265_q_62_split_0_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist252_q62_uid2245_i_unnamed_k0_zts6mmstv265_q_62_split_0_mem_reset0),
        .clock1(clock),
        .address_a(redist252_q62_uid2245_i_unnamed_k0_zts6mmstv265_q_62_split_0_mem_aa),
        .data_a(redist252_q62_uid2245_i_unnamed_k0_zts6mmstv265_q_62_split_0_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist252_q62_uid2245_i_unnamed_k0_zts6mmstv265_q_62_split_0_mem_ab),
        .q_b(redist252_q62_uid2245_i_unnamed_k0_zts6mmstv265_q_62_split_0_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist252_q62_uid2245_i_unnamed_k0_zts6mmstv265_q_62_split_0_mem_q = redist252_q62_uid2245_i_unnamed_k0_zts6mmstv265_q_62_split_0_mem_iq[0:0];

    // redist252_q62_uid2245_i_unnamed_k0_zts6mmstv265_q_62(DELAY,4273)
    dspba_delay_ver #( .width(1), .depth(28), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist252_q62_uid2245_i_unnamed_k0_zts6mmstv265_q_62 ( .xin(redist252_q62_uid2245_i_unnamed_k0_zts6mmstv265_q_62_split_0_mem_q), .xout(redist252_q62_uid2245_i_unnamed_k0_zts6mmstv265_q_62_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist251_q61_uid2260_i_unnamed_k0_zts6mmstv265_q_61_split_0_notEnable(LOGICAL,5015)
    assign redist251_q61_uid2260_i_unnamed_k0_zts6mmstv265_q_61_split_0_notEnable_q = $unsigned(~ (VCC_q));

    // redist251_q61_uid2260_i_unnamed_k0_zts6mmstv265_q_61_split_0_nor(LOGICAL,5016)
    assign redist251_q61_uid2260_i_unnamed_k0_zts6mmstv265_q_61_split_0_nor_q = ~ (redist251_q61_uid2260_i_unnamed_k0_zts6mmstv265_q_61_split_0_notEnable_q | redist251_q61_uid2260_i_unnamed_k0_zts6mmstv265_q_61_split_0_sticky_ena_q);

    // redist251_q61_uid2260_i_unnamed_k0_zts6mmstv265_q_61_split_0_mem_last(CONSTANT,5012)
    assign redist251_q61_uid2260_i_unnamed_k0_zts6mmstv265_q_61_split_0_mem_last_q = $unsigned(6'b011110);

    // redist251_q61_uid2260_i_unnamed_k0_zts6mmstv265_q_61_split_0_cmp(LOGICAL,5013)
    assign redist251_q61_uid2260_i_unnamed_k0_zts6mmstv265_q_61_split_0_cmp_b = {1'b0, redist251_q61_uid2260_i_unnamed_k0_zts6mmstv265_q_61_split_0_rdcnt_q};
    assign redist251_q61_uid2260_i_unnamed_k0_zts6mmstv265_q_61_split_0_cmp_q = $unsigned(redist251_q61_uid2260_i_unnamed_k0_zts6mmstv265_q_61_split_0_mem_last_q == redist251_q61_uid2260_i_unnamed_k0_zts6mmstv265_q_61_split_0_cmp_b ? 1'b1 : 1'b0);

    // redist251_q61_uid2260_i_unnamed_k0_zts6mmstv265_q_61_split_0_cmpReg(REG,5014)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist251_q61_uid2260_i_unnamed_k0_zts6mmstv265_q_61_split_0_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist251_q61_uid2260_i_unnamed_k0_zts6mmstv265_q_61_split_0_cmpReg_q <= $unsigned(redist251_q61_uid2260_i_unnamed_k0_zts6mmstv265_q_61_split_0_cmp_q);
        end
    end

    // redist251_q61_uid2260_i_unnamed_k0_zts6mmstv265_q_61_split_0_sticky_ena(REG,5017)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist251_q61_uid2260_i_unnamed_k0_zts6mmstv265_q_61_split_0_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist251_q61_uid2260_i_unnamed_k0_zts6mmstv265_q_61_split_0_nor_q == 1'b1)
        begin
            redist251_q61_uid2260_i_unnamed_k0_zts6mmstv265_q_61_split_0_sticky_ena_q <= $unsigned(redist251_q61_uid2260_i_unnamed_k0_zts6mmstv265_q_61_split_0_cmpReg_q);
        end
    end

    // redist251_q61_uid2260_i_unnamed_k0_zts6mmstv265_q_61_split_0_enaAnd(LOGICAL,5018)
    assign redist251_q61_uid2260_i_unnamed_k0_zts6mmstv265_q_61_split_0_enaAnd_q = redist251_q61_uid2260_i_unnamed_k0_zts6mmstv265_q_61_split_0_sticky_ena_q & VCC_q;

    // redist251_q61_uid2260_i_unnamed_k0_zts6mmstv265_q_61_split_0_rdcnt(COUNTER,5010)
    // low=0, high=31, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist251_q61_uid2260_i_unnamed_k0_zts6mmstv265_q_61_split_0_rdcnt_i <= 5'd0;
        end
        else
        begin
            redist251_q61_uid2260_i_unnamed_k0_zts6mmstv265_q_61_split_0_rdcnt_i <= $unsigned(redist251_q61_uid2260_i_unnamed_k0_zts6mmstv265_q_61_split_0_rdcnt_i) + $unsigned(5'd1);
        end
    end
    assign redist251_q61_uid2260_i_unnamed_k0_zts6mmstv265_q_61_split_0_rdcnt_q = redist251_q61_uid2260_i_unnamed_k0_zts6mmstv265_q_61_split_0_rdcnt_i[4:0];

    // redist488_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_2(DELAY,4509)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist488_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_2_q <= '0;
        end
        else
        begin
            redist488_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_2_q <= $unsigned(redist487_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_1_q);
        end
    end

    // topBitsDOR61_uid2251_i_unnamed_k0_zts6mmstv265(BITSELECT,2250)@4
    assign topBitsDOR61_uid2251_i_unnamed_k0_zts6mmstv265_b = redist488_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_2_q[63:3];

    // topBitsDOR_uid2252_i_unnamed_k0_zts6mmstv265(LOGICAL,2251)@4
    assign topBitsDOR_uid2252_i_unnamed_k0_zts6mmstv265_q = $unsigned(topBitsDOR61_uid2251_i_unnamed_k0_zts6mmstv265_b != 61'b0000000000000000000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow61_uid2248_i_unnamed_k0_zts6mmstv265(BITSELECT,2247)@4
    assign dSubChunkLow61_uid2248_i_unnamed_k0_zts6mmstv265_in = redist488_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_2_q[2:0];
    assign dSubChunkLow61_uid2248_i_unnamed_k0_zts6mmstv265_b = dSubChunkLow61_uid2248_i_unnamed_k0_zts6mmstv265_in[2:0];

    // lshl62_uid2240_i_unnamed_k0_zts6mmstv265(BITSELECT,2239)@3
    assign lshl62_uid2240_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2232_i_unnamed_k0_zts6mmstv265_q[63:0];
    assign lshl62_uid2240_i_unnamed_k0_zts6mmstv265_b = lshl62_uid2240_i_unnamed_k0_zts6mmstv265_in[63:0];

    // cstZ62_uid326_i_unnamed_k0_zts6mmstv223(CONSTANT,325)
    assign cstZ62_uid326_i_unnamed_k0_zts6mmstv223_q = $unsigned(62'b00000000000000000000000000000000000000000000000000000000000000);

    // r0SubRangeLeft62_uid2241_i_unnamed_k0_zts6mmstv265(BITSELECT,2240)@3
    assign r0SubRangeLeft62_uid2241_i_unnamed_k0_zts6mmstv265_in = r0Sub62_uid2235_i_unnamed_k0_zts6mmstv265_q[1:0];
    assign r0SubRangeLeft62_uid2241_i_unnamed_k0_zts6mmstv265_b = r0SubRangeLeft62_uid2241_i_unnamed_k0_zts6mmstv265_in[1:0];

    // rIteriMuxFirst62_uid2243_i_unnamed_k0_zts6mmstv265(BITJOIN,2242)@3
    assign rIteriMuxFirst62_uid2243_i_unnamed_k0_zts6mmstv265_q = {cstZ62_uid326_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft62_uid2241_i_unnamed_k0_zts6mmstv265_b};

    // r62_uid2244_i_unnamed_k0_zts6mmstv265(MUX,2243)@3 + 1
    assign r62_uid2244_i_unnamed_k0_zts6mmstv265_s = opSign62_uid2239_i_unnamed_k0_zts6mmstv265_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r62_uid2244_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
        end
        else
        begin
            unique case (r62_uid2244_i_unnamed_k0_zts6mmstv265_s)
                1'b0 : r62_uid2244_i_unnamed_k0_zts6mmstv265_q <= rIteriMuxFirst62_uid2243_i_unnamed_k0_zts6mmstv265_q;
                1'b1 : r62_uid2244_i_unnamed_k0_zts6mmstv265_q <= lshl62_uid2240_i_unnamed_k0_zts6mmstv265_b;
                default : r62_uid2244_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
            endcase
        end
    end

    // redist1_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_d_2(DELAY,4022)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_d_2_delay_0 <= '0;
            redist1_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_d_2_q <= '0;
        end
        else
        begin
            redist1_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_d_2_delay_0 <= $unsigned(x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_d);
            redist1_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_d_2_q <= redist1_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_d_2_delay_0;
        end
    end

    // lshl1_uid2247_i_unnamed_k0_zts6mmstv265(BITJOIN,2246)@4
    assign lshl1_uid2247_i_unnamed_k0_zts6mmstv265_q = {r62_uid2244_i_unnamed_k0_zts6mmstv265_q, redist1_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_d_2_q};

    // nSubChunkLow61_uid2249_i_unnamed_k0_zts6mmstv265(BITSELECT,2248)@4
    assign nSubChunkLow61_uid2249_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2247_i_unnamed_k0_zts6mmstv265_q[2:0];
    assign nSubChunkLow61_uid2249_i_unnamed_k0_zts6mmstv265_b = nSubChunkLow61_uid2249_i_unnamed_k0_zts6mmstv265_in[2:0];

    // r0Sub61_uid2250_i_unnamed_k0_zts6mmstv265(SUB,2249)@4
    assign r0Sub61_uid2250_i_unnamed_k0_zts6mmstv265_a = {1'b0, nSubChunkLow61_uid2249_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub61_uid2250_i_unnamed_k0_zts6mmstv265_b = {1'b0, dSubChunkLow61_uid2248_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub61_uid2250_i_unnamed_k0_zts6mmstv265_o = $unsigned(r0Sub61_uid2250_i_unnamed_k0_zts6mmstv265_a) - $unsigned(r0Sub61_uid2250_i_unnamed_k0_zts6mmstv265_b);
    assign r0Sub61_uid2250_i_unnamed_k0_zts6mmstv265_q = r0Sub61_uid2250_i_unnamed_k0_zts6mmstv265_o[3:0];

    // cond61_uid2253_i_unnamed_k0_zts6mmstv265(BITSELECT,2252)@4
    assign cond61_uid2253_i_unnamed_k0_zts6mmstv265_in = $unsigned({{61{r0Sub61_uid2250_i_unnamed_k0_zts6mmstv265_q[3]}}, r0Sub61_uid2250_i_unnamed_k0_zts6mmstv265_q});
    assign cond61_uid2253_i_unnamed_k0_zts6mmstv265_b = $unsigned(cond61_uid2253_i_unnamed_k0_zts6mmstv265_in[64:64]);

    // opSign61_uid2254_i_unnamed_k0_zts6mmstv265(LOGICAL,2253)@4
    assign opSign61_uid2254_i_unnamed_k0_zts6mmstv265_q = cond61_uid2253_i_unnamed_k0_zts6mmstv265_b | topBitsDOR_uid2252_i_unnamed_k0_zts6mmstv265_q;

    // q61_uid2260_i_unnamed_k0_zts6mmstv265(LOGICAL,2259)@4 + 1
    assign q61_uid2260_i_unnamed_k0_zts6mmstv265_qi = ~ (opSign61_uid2254_i_unnamed_k0_zts6mmstv265_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q61_uid2260_i_unnamed_k0_zts6mmstv265_delay ( .xin(q61_uid2260_i_unnamed_k0_zts6mmstv265_qi), .xout(q61_uid2260_i_unnamed_k0_zts6mmstv265_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist251_q61_uid2260_i_unnamed_k0_zts6mmstv265_q_61_split_0_wraddr(REG,5011)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist251_q61_uid2260_i_unnamed_k0_zts6mmstv265_q_61_split_0_wraddr_q <= $unsigned(5'b11111);
        end
        else
        begin
            redist251_q61_uid2260_i_unnamed_k0_zts6mmstv265_q_61_split_0_wraddr_q <= $unsigned(redist251_q61_uid2260_i_unnamed_k0_zts6mmstv265_q_61_split_0_rdcnt_q);
        end
    end

    // redist251_q61_uid2260_i_unnamed_k0_zts6mmstv265_q_61_split_0_mem(DUALMEM,5009)
    assign redist251_q61_uid2260_i_unnamed_k0_zts6mmstv265_q_61_split_0_mem_ia = $unsigned(q61_uid2260_i_unnamed_k0_zts6mmstv265_q);
    assign redist251_q61_uid2260_i_unnamed_k0_zts6mmstv265_q_61_split_0_mem_aa = redist251_q61_uid2260_i_unnamed_k0_zts6mmstv265_q_61_split_0_wraddr_q;
    assign redist251_q61_uid2260_i_unnamed_k0_zts6mmstv265_q_61_split_0_mem_ab = redist251_q61_uid2260_i_unnamed_k0_zts6mmstv265_q_61_split_0_rdcnt_q;
    assign redist251_q61_uid2260_i_unnamed_k0_zts6mmstv265_q_61_split_0_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist251_q61_uid2260_i_unnamed_k0_zts6mmstv265_q_61_split_0_mem_dmem (
        .clocken1(redist251_q61_uid2260_i_unnamed_k0_zts6mmstv265_q_61_split_0_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist251_q61_uid2260_i_unnamed_k0_zts6mmstv265_q_61_split_0_mem_reset0),
        .clock1(clock),
        .address_a(redist251_q61_uid2260_i_unnamed_k0_zts6mmstv265_q_61_split_0_mem_aa),
        .data_a(redist251_q61_uid2260_i_unnamed_k0_zts6mmstv265_q_61_split_0_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist251_q61_uid2260_i_unnamed_k0_zts6mmstv265_q_61_split_0_mem_ab),
        .q_b(redist251_q61_uid2260_i_unnamed_k0_zts6mmstv265_q_61_split_0_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist251_q61_uid2260_i_unnamed_k0_zts6mmstv265_q_61_split_0_mem_q = redist251_q61_uid2260_i_unnamed_k0_zts6mmstv265_q_61_split_0_mem_iq[0:0];

    // redist251_q61_uid2260_i_unnamed_k0_zts6mmstv265_q_61(DELAY,4272)
    dspba_delay_ver #( .width(1), .depth(27), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist251_q61_uid2260_i_unnamed_k0_zts6mmstv265_q_61 ( .xin(redist251_q61_uid2260_i_unnamed_k0_zts6mmstv265_q_61_split_0_mem_q), .xout(redist251_q61_uid2260_i_unnamed_k0_zts6mmstv265_q_61_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist489_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_3(DELAY,4510)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist489_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_3_q <= '0;
        end
        else
        begin
            redist489_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_3_q <= $unsigned(redist488_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_2_q);
        end
    end

    // topBitsDOR60_uid2266_i_unnamed_k0_zts6mmstv265(BITSELECT,2265)@5
    assign topBitsDOR60_uid2266_i_unnamed_k0_zts6mmstv265_b = redist489_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_3_q[63:4];

    // topBitsDOR_uid2267_i_unnamed_k0_zts6mmstv265(LOGICAL,2266)@5
    assign topBitsDOR_uid2267_i_unnamed_k0_zts6mmstv265_q = $unsigned(topBitsDOR60_uid2266_i_unnamed_k0_zts6mmstv265_b != 60'b000000000000000000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow60_uid2263_i_unnamed_k0_zts6mmstv265(BITSELECT,2262)@5
    assign dSubChunkLow60_uid2263_i_unnamed_k0_zts6mmstv265_in = redist489_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_3_q[3:0];
    assign dSubChunkLow60_uid2263_i_unnamed_k0_zts6mmstv265_b = dSubChunkLow60_uid2263_i_unnamed_k0_zts6mmstv265_in[3:0];

    // lshl61_uid2255_i_unnamed_k0_zts6mmstv265(BITSELECT,2254)@4
    assign lshl61_uid2255_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2247_i_unnamed_k0_zts6mmstv265_q[63:0];
    assign lshl61_uid2255_i_unnamed_k0_zts6mmstv265_b = lshl61_uid2255_i_unnamed_k0_zts6mmstv265_in[63:0];

    // cstZ61_uid341_i_unnamed_k0_zts6mmstv223(CONSTANT,340)
    assign cstZ61_uid341_i_unnamed_k0_zts6mmstv223_q = $unsigned(61'b0000000000000000000000000000000000000000000000000000000000000);

    // r0SubRangeLeft61_uid2256_i_unnamed_k0_zts6mmstv265(BITSELECT,2255)@4
    assign r0SubRangeLeft61_uid2256_i_unnamed_k0_zts6mmstv265_in = r0Sub61_uid2250_i_unnamed_k0_zts6mmstv265_q[2:0];
    assign r0SubRangeLeft61_uid2256_i_unnamed_k0_zts6mmstv265_b = r0SubRangeLeft61_uid2256_i_unnamed_k0_zts6mmstv265_in[2:0];

    // rIteriMuxFirst61_uid2258_i_unnamed_k0_zts6mmstv265(BITJOIN,2257)@4
    assign rIteriMuxFirst61_uid2258_i_unnamed_k0_zts6mmstv265_q = {cstZ61_uid341_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft61_uid2256_i_unnamed_k0_zts6mmstv265_b};

    // r61_uid2259_i_unnamed_k0_zts6mmstv265(MUX,2258)@4 + 1
    assign r61_uid2259_i_unnamed_k0_zts6mmstv265_s = opSign61_uid2254_i_unnamed_k0_zts6mmstv265_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r61_uid2259_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
        end
        else
        begin
            unique case (r61_uid2259_i_unnamed_k0_zts6mmstv265_s)
                1'b0 : r61_uid2259_i_unnamed_k0_zts6mmstv265_q <= rIteriMuxFirst61_uid2258_i_unnamed_k0_zts6mmstv265_q;
                1'b1 : r61_uid2259_i_unnamed_k0_zts6mmstv265_q <= lshl61_uid2255_i_unnamed_k0_zts6mmstv265_b;
                default : r61_uid2259_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
            endcase
        end
    end

    // redist2_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_e_3(DELAY,4023)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist2_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_e_3_delay_0 <= '0;
            redist2_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_e_3_delay_1 <= '0;
            redist2_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_e_3_q <= '0;
        end
        else
        begin
            redist2_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_e_3_delay_0 <= $unsigned(x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_e);
            redist2_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_e_3_delay_1 <= redist2_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_e_3_delay_0;
            redist2_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_e_3_q <= redist2_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_e_3_delay_1;
        end
    end

    // lshl1_uid2262_i_unnamed_k0_zts6mmstv265(BITJOIN,2261)@5
    assign lshl1_uid2262_i_unnamed_k0_zts6mmstv265_q = {r61_uid2259_i_unnamed_k0_zts6mmstv265_q, redist2_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_e_3_q};

    // nSubChunkLow60_uid2264_i_unnamed_k0_zts6mmstv265(BITSELECT,2263)@5
    assign nSubChunkLow60_uid2264_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2262_i_unnamed_k0_zts6mmstv265_q[3:0];
    assign nSubChunkLow60_uid2264_i_unnamed_k0_zts6mmstv265_b = nSubChunkLow60_uid2264_i_unnamed_k0_zts6mmstv265_in[3:0];

    // r0Sub60_uid2265_i_unnamed_k0_zts6mmstv265(SUB,2264)@5
    assign r0Sub60_uid2265_i_unnamed_k0_zts6mmstv265_a = {1'b0, nSubChunkLow60_uid2264_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub60_uid2265_i_unnamed_k0_zts6mmstv265_b = {1'b0, dSubChunkLow60_uid2263_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub60_uid2265_i_unnamed_k0_zts6mmstv265_o = $unsigned(r0Sub60_uid2265_i_unnamed_k0_zts6mmstv265_a) - $unsigned(r0Sub60_uid2265_i_unnamed_k0_zts6mmstv265_b);
    assign r0Sub60_uid2265_i_unnamed_k0_zts6mmstv265_q = r0Sub60_uid2265_i_unnamed_k0_zts6mmstv265_o[4:0];

    // cond60_uid2268_i_unnamed_k0_zts6mmstv265(BITSELECT,2267)@5
    assign cond60_uid2268_i_unnamed_k0_zts6mmstv265_in = $unsigned({{60{r0Sub60_uid2265_i_unnamed_k0_zts6mmstv265_q[4]}}, r0Sub60_uid2265_i_unnamed_k0_zts6mmstv265_q});
    assign cond60_uid2268_i_unnamed_k0_zts6mmstv265_b = $unsigned(cond60_uid2268_i_unnamed_k0_zts6mmstv265_in[64:64]);

    // opSign60_uid2269_i_unnamed_k0_zts6mmstv265(LOGICAL,2268)@5
    assign opSign60_uid2269_i_unnamed_k0_zts6mmstv265_q = cond60_uid2268_i_unnamed_k0_zts6mmstv265_b | topBitsDOR_uid2267_i_unnamed_k0_zts6mmstv265_q;

    // q60_uid2275_i_unnamed_k0_zts6mmstv265(LOGICAL,2274)@5 + 1
    assign q60_uid2275_i_unnamed_k0_zts6mmstv265_qi = ~ (opSign60_uid2269_i_unnamed_k0_zts6mmstv265_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q60_uid2275_i_unnamed_k0_zts6mmstv265_delay ( .xin(q60_uid2275_i_unnamed_k0_zts6mmstv265_qi), .xout(q60_uid2275_i_unnamed_k0_zts6mmstv265_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist250_q60_uid2275_i_unnamed_k0_zts6mmstv265_q_60(DELAY,4271)
    dspba_delay_ver #( .width(1), .depth(59), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist250_q60_uid2275_i_unnamed_k0_zts6mmstv265_q_60 ( .xin(q60_uid2275_i_unnamed_k0_zts6mmstv265_q), .xout(redist250_q60_uid2275_i_unnamed_k0_zts6mmstv265_q_60_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist490_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_4(DELAY,4511)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist490_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_4_q <= '0;
        end
        else
        begin
            redist490_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_4_q <= $unsigned(redist489_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_3_q);
        end
    end

    // topBitsDOR59_uid2281_i_unnamed_k0_zts6mmstv265(BITSELECT,2280)@6
    assign topBitsDOR59_uid2281_i_unnamed_k0_zts6mmstv265_b = redist490_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_4_q[63:5];

    // topBitsDOR_uid2282_i_unnamed_k0_zts6mmstv265(LOGICAL,2281)@6
    assign topBitsDOR_uid2282_i_unnamed_k0_zts6mmstv265_q = $unsigned(topBitsDOR59_uid2281_i_unnamed_k0_zts6mmstv265_b != 59'b00000000000000000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow59_uid2278_i_unnamed_k0_zts6mmstv265(BITSELECT,2277)@6
    assign dSubChunkLow59_uid2278_i_unnamed_k0_zts6mmstv265_in = redist490_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_4_q[4:0];
    assign dSubChunkLow59_uid2278_i_unnamed_k0_zts6mmstv265_b = dSubChunkLow59_uid2278_i_unnamed_k0_zts6mmstv265_in[4:0];

    // lshl60_uid2270_i_unnamed_k0_zts6mmstv265(BITSELECT,2269)@5
    assign lshl60_uid2270_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2262_i_unnamed_k0_zts6mmstv265_q[63:0];
    assign lshl60_uid2270_i_unnamed_k0_zts6mmstv265_b = lshl60_uid2270_i_unnamed_k0_zts6mmstv265_in[63:0];

    // cstZ60_uid356_i_unnamed_k0_zts6mmstv223(CONSTANT,355)
    assign cstZ60_uid356_i_unnamed_k0_zts6mmstv223_q = $unsigned(60'b000000000000000000000000000000000000000000000000000000000000);

    // r0SubRangeLeft60_uid2271_i_unnamed_k0_zts6mmstv265(BITSELECT,2270)@5
    assign r0SubRangeLeft60_uid2271_i_unnamed_k0_zts6mmstv265_in = r0Sub60_uid2265_i_unnamed_k0_zts6mmstv265_q[3:0];
    assign r0SubRangeLeft60_uid2271_i_unnamed_k0_zts6mmstv265_b = r0SubRangeLeft60_uid2271_i_unnamed_k0_zts6mmstv265_in[3:0];

    // rIteriMuxFirst60_uid2273_i_unnamed_k0_zts6mmstv265(BITJOIN,2272)@5
    assign rIteriMuxFirst60_uid2273_i_unnamed_k0_zts6mmstv265_q = {cstZ60_uid356_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft60_uid2271_i_unnamed_k0_zts6mmstv265_b};

    // r60_uid2274_i_unnamed_k0_zts6mmstv265(MUX,2273)@5 + 1
    assign r60_uid2274_i_unnamed_k0_zts6mmstv265_s = opSign60_uid2269_i_unnamed_k0_zts6mmstv265_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r60_uid2274_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
        end
        else
        begin
            unique case (r60_uid2274_i_unnamed_k0_zts6mmstv265_s)
                1'b0 : r60_uid2274_i_unnamed_k0_zts6mmstv265_q <= rIteriMuxFirst60_uid2273_i_unnamed_k0_zts6mmstv265_q;
                1'b1 : r60_uid2274_i_unnamed_k0_zts6mmstv265_q <= lshl60_uid2270_i_unnamed_k0_zts6mmstv265_b;
                default : r60_uid2274_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
            endcase
        end
    end

    // redist3_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_f_4(DELAY,4024)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist3_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_f_4_delay_0 <= '0;
            redist3_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_f_4_delay_1 <= '0;
            redist3_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_f_4_delay_2 <= '0;
            redist3_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_f_4_q <= '0;
        end
        else
        begin
            redist3_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_f_4_delay_0 <= $unsigned(x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_f);
            redist3_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_f_4_delay_1 <= redist3_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_f_4_delay_0;
            redist3_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_f_4_delay_2 <= redist3_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_f_4_delay_1;
            redist3_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_f_4_q <= redist3_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_f_4_delay_2;
        end
    end

    // lshl1_uid2277_i_unnamed_k0_zts6mmstv265(BITJOIN,2276)@6
    assign lshl1_uid2277_i_unnamed_k0_zts6mmstv265_q = {r60_uid2274_i_unnamed_k0_zts6mmstv265_q, redist3_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_f_4_q};

    // nSubChunkLow59_uid2279_i_unnamed_k0_zts6mmstv265(BITSELECT,2278)@6
    assign nSubChunkLow59_uid2279_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2277_i_unnamed_k0_zts6mmstv265_q[4:0];
    assign nSubChunkLow59_uid2279_i_unnamed_k0_zts6mmstv265_b = nSubChunkLow59_uid2279_i_unnamed_k0_zts6mmstv265_in[4:0];

    // r0Sub59_uid2280_i_unnamed_k0_zts6mmstv265(SUB,2279)@6
    assign r0Sub59_uid2280_i_unnamed_k0_zts6mmstv265_a = {1'b0, nSubChunkLow59_uid2279_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub59_uid2280_i_unnamed_k0_zts6mmstv265_b = {1'b0, dSubChunkLow59_uid2278_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub59_uid2280_i_unnamed_k0_zts6mmstv265_o = $unsigned(r0Sub59_uid2280_i_unnamed_k0_zts6mmstv265_a) - $unsigned(r0Sub59_uid2280_i_unnamed_k0_zts6mmstv265_b);
    assign r0Sub59_uid2280_i_unnamed_k0_zts6mmstv265_q = r0Sub59_uid2280_i_unnamed_k0_zts6mmstv265_o[5:0];

    // cond59_uid2283_i_unnamed_k0_zts6mmstv265(BITSELECT,2282)@6
    assign cond59_uid2283_i_unnamed_k0_zts6mmstv265_in = $unsigned({{59{r0Sub59_uid2280_i_unnamed_k0_zts6mmstv265_q[5]}}, r0Sub59_uid2280_i_unnamed_k0_zts6mmstv265_q});
    assign cond59_uid2283_i_unnamed_k0_zts6mmstv265_b = $unsigned(cond59_uid2283_i_unnamed_k0_zts6mmstv265_in[64:64]);

    // opSign59_uid2284_i_unnamed_k0_zts6mmstv265(LOGICAL,2283)@6
    assign opSign59_uid2284_i_unnamed_k0_zts6mmstv265_q = cond59_uid2283_i_unnamed_k0_zts6mmstv265_b | topBitsDOR_uid2282_i_unnamed_k0_zts6mmstv265_q;

    // q59_uid2290_i_unnamed_k0_zts6mmstv265(LOGICAL,2289)@6 + 1
    assign q59_uid2290_i_unnamed_k0_zts6mmstv265_qi = ~ (opSign59_uid2284_i_unnamed_k0_zts6mmstv265_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q59_uid2290_i_unnamed_k0_zts6mmstv265_delay ( .xin(q59_uid2290_i_unnamed_k0_zts6mmstv265_qi), .xout(q59_uid2290_i_unnamed_k0_zts6mmstv265_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist249_q59_uid2290_i_unnamed_k0_zts6mmstv265_q_59(DELAY,4270)
    dspba_delay_ver #( .width(1), .depth(58), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist249_q59_uid2290_i_unnamed_k0_zts6mmstv265_q_59 ( .xin(q59_uid2290_i_unnamed_k0_zts6mmstv265_q), .xout(redist249_q59_uid2290_i_unnamed_k0_zts6mmstv265_q_59_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist491_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_5(DELAY,4512)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist491_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_5_q <= '0;
        end
        else
        begin
            redist491_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_5_q <= $unsigned(redist490_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_4_q);
        end
    end

    // topBitsDOR58_uid2296_i_unnamed_k0_zts6mmstv265(BITSELECT,2295)@7
    assign topBitsDOR58_uid2296_i_unnamed_k0_zts6mmstv265_b = redist491_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_5_q[63:6];

    // topBitsDOR_uid2297_i_unnamed_k0_zts6mmstv265(LOGICAL,2296)@7
    assign topBitsDOR_uid2297_i_unnamed_k0_zts6mmstv265_q = $unsigned(topBitsDOR58_uid2296_i_unnamed_k0_zts6mmstv265_b != 58'b0000000000000000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow58_uid2293_i_unnamed_k0_zts6mmstv265(BITSELECT,2292)@7
    assign dSubChunkLow58_uid2293_i_unnamed_k0_zts6mmstv265_in = redist491_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_5_q[5:0];
    assign dSubChunkLow58_uid2293_i_unnamed_k0_zts6mmstv265_b = dSubChunkLow58_uid2293_i_unnamed_k0_zts6mmstv265_in[5:0];

    // lshl59_uid2285_i_unnamed_k0_zts6mmstv265(BITSELECT,2284)@6
    assign lshl59_uid2285_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2277_i_unnamed_k0_zts6mmstv265_q[63:0];
    assign lshl59_uid2285_i_unnamed_k0_zts6mmstv265_b = lshl59_uid2285_i_unnamed_k0_zts6mmstv265_in[63:0];

    // cstZ59_uid371_i_unnamed_k0_zts6mmstv223(CONSTANT,370)
    assign cstZ59_uid371_i_unnamed_k0_zts6mmstv223_q = $unsigned(59'b00000000000000000000000000000000000000000000000000000000000);

    // r0SubRangeLeft59_uid2286_i_unnamed_k0_zts6mmstv265(BITSELECT,2285)@6
    assign r0SubRangeLeft59_uid2286_i_unnamed_k0_zts6mmstv265_in = r0Sub59_uid2280_i_unnamed_k0_zts6mmstv265_q[4:0];
    assign r0SubRangeLeft59_uid2286_i_unnamed_k0_zts6mmstv265_b = r0SubRangeLeft59_uid2286_i_unnamed_k0_zts6mmstv265_in[4:0];

    // rIteriMuxFirst59_uid2288_i_unnamed_k0_zts6mmstv265(BITJOIN,2287)@6
    assign rIteriMuxFirst59_uid2288_i_unnamed_k0_zts6mmstv265_q = {cstZ59_uid371_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft59_uid2286_i_unnamed_k0_zts6mmstv265_b};

    // r59_uid2289_i_unnamed_k0_zts6mmstv265(MUX,2288)@6 + 1
    assign r59_uid2289_i_unnamed_k0_zts6mmstv265_s = opSign59_uid2284_i_unnamed_k0_zts6mmstv265_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r59_uid2289_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
        end
        else
        begin
            unique case (r59_uid2289_i_unnamed_k0_zts6mmstv265_s)
                1'b0 : r59_uid2289_i_unnamed_k0_zts6mmstv265_q <= rIteriMuxFirst59_uid2288_i_unnamed_k0_zts6mmstv265_q;
                1'b1 : r59_uid2289_i_unnamed_k0_zts6mmstv265_q <= lshl59_uid2285_i_unnamed_k0_zts6mmstv265_b;
                default : r59_uid2289_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
            endcase
        end
    end

    // redist4_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_g_5(DELAY,4025)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist4_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_g_5_delay_0 <= '0;
            redist4_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_g_5_delay_1 <= '0;
            redist4_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_g_5_delay_2 <= '0;
            redist4_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_g_5_delay_3 <= '0;
            redist4_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_g_5_q <= '0;
        end
        else
        begin
            redist4_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_g_5_delay_0 <= $unsigned(x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_g);
            redist4_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_g_5_delay_1 <= redist4_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_g_5_delay_0;
            redist4_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_g_5_delay_2 <= redist4_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_g_5_delay_1;
            redist4_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_g_5_delay_3 <= redist4_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_g_5_delay_2;
            redist4_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_g_5_q <= redist4_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_g_5_delay_3;
        end
    end

    // lshl1_uid2292_i_unnamed_k0_zts6mmstv265(BITJOIN,2291)@7
    assign lshl1_uid2292_i_unnamed_k0_zts6mmstv265_q = {r59_uid2289_i_unnamed_k0_zts6mmstv265_q, redist4_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_g_5_q};

    // nSubChunkLow58_uid2294_i_unnamed_k0_zts6mmstv265(BITSELECT,2293)@7
    assign nSubChunkLow58_uid2294_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2292_i_unnamed_k0_zts6mmstv265_q[5:0];
    assign nSubChunkLow58_uid2294_i_unnamed_k0_zts6mmstv265_b = nSubChunkLow58_uid2294_i_unnamed_k0_zts6mmstv265_in[5:0];

    // r0Sub58_uid2295_i_unnamed_k0_zts6mmstv265(SUB,2294)@7
    assign r0Sub58_uid2295_i_unnamed_k0_zts6mmstv265_a = {1'b0, nSubChunkLow58_uid2294_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub58_uid2295_i_unnamed_k0_zts6mmstv265_b = {1'b0, dSubChunkLow58_uid2293_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub58_uid2295_i_unnamed_k0_zts6mmstv265_o = $unsigned(r0Sub58_uid2295_i_unnamed_k0_zts6mmstv265_a) - $unsigned(r0Sub58_uid2295_i_unnamed_k0_zts6mmstv265_b);
    assign r0Sub58_uid2295_i_unnamed_k0_zts6mmstv265_q = r0Sub58_uid2295_i_unnamed_k0_zts6mmstv265_o[6:0];

    // cond58_uid2298_i_unnamed_k0_zts6mmstv265(BITSELECT,2297)@7
    assign cond58_uid2298_i_unnamed_k0_zts6mmstv265_in = $unsigned({{58{r0Sub58_uid2295_i_unnamed_k0_zts6mmstv265_q[6]}}, r0Sub58_uid2295_i_unnamed_k0_zts6mmstv265_q});
    assign cond58_uid2298_i_unnamed_k0_zts6mmstv265_b = $unsigned(cond58_uid2298_i_unnamed_k0_zts6mmstv265_in[64:64]);

    // opSign58_uid2299_i_unnamed_k0_zts6mmstv265(LOGICAL,2298)@7
    assign opSign58_uid2299_i_unnamed_k0_zts6mmstv265_q = cond58_uid2298_i_unnamed_k0_zts6mmstv265_b | topBitsDOR_uid2297_i_unnamed_k0_zts6mmstv265_q;

    // q58_uid2305_i_unnamed_k0_zts6mmstv265(LOGICAL,2304)@7 + 1
    assign q58_uid2305_i_unnamed_k0_zts6mmstv265_qi = ~ (opSign58_uid2299_i_unnamed_k0_zts6mmstv265_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q58_uid2305_i_unnamed_k0_zts6mmstv265_delay ( .xin(q58_uid2305_i_unnamed_k0_zts6mmstv265_qi), .xout(q58_uid2305_i_unnamed_k0_zts6mmstv265_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist248_q58_uid2305_i_unnamed_k0_zts6mmstv265_q_58(DELAY,4269)
    dspba_delay_ver #( .width(1), .depth(57), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist248_q58_uid2305_i_unnamed_k0_zts6mmstv265_q_58 ( .xin(q58_uid2305_i_unnamed_k0_zts6mmstv265_q), .xout(redist248_q58_uid2305_i_unnamed_k0_zts6mmstv265_q_58_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist492_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_6(DELAY,4513)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist492_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_6_q <= '0;
        end
        else
        begin
            redist492_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_6_q <= $unsigned(redist491_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_5_q);
        end
    end

    // topBitsDOR57_uid2311_i_unnamed_k0_zts6mmstv265(BITSELECT,2310)@8
    assign topBitsDOR57_uid2311_i_unnamed_k0_zts6mmstv265_b = redist492_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_6_q[63:7];

    // topBitsDOR_uid2312_i_unnamed_k0_zts6mmstv265(LOGICAL,2311)@8
    assign topBitsDOR_uid2312_i_unnamed_k0_zts6mmstv265_q = $unsigned(topBitsDOR57_uid2311_i_unnamed_k0_zts6mmstv265_b != 57'b000000000000000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow57_uid2308_i_unnamed_k0_zts6mmstv265(BITSELECT,2307)@8
    assign dSubChunkLow57_uid2308_i_unnamed_k0_zts6mmstv265_in = redist492_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_6_q[6:0];
    assign dSubChunkLow57_uid2308_i_unnamed_k0_zts6mmstv265_b = dSubChunkLow57_uid2308_i_unnamed_k0_zts6mmstv265_in[6:0];

    // lshl58_uid2300_i_unnamed_k0_zts6mmstv265(BITSELECT,2299)@7
    assign lshl58_uid2300_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2292_i_unnamed_k0_zts6mmstv265_q[63:0];
    assign lshl58_uid2300_i_unnamed_k0_zts6mmstv265_b = lshl58_uid2300_i_unnamed_k0_zts6mmstv265_in[63:0];

    // cstZ58_uid386_i_unnamed_k0_zts6mmstv223(CONSTANT,385)
    assign cstZ58_uid386_i_unnamed_k0_zts6mmstv223_q = $unsigned(58'b0000000000000000000000000000000000000000000000000000000000);

    // r0SubRangeLeft58_uid2301_i_unnamed_k0_zts6mmstv265(BITSELECT,2300)@7
    assign r0SubRangeLeft58_uid2301_i_unnamed_k0_zts6mmstv265_in = r0Sub58_uid2295_i_unnamed_k0_zts6mmstv265_q[5:0];
    assign r0SubRangeLeft58_uid2301_i_unnamed_k0_zts6mmstv265_b = r0SubRangeLeft58_uid2301_i_unnamed_k0_zts6mmstv265_in[5:0];

    // rIteriMuxFirst58_uid2303_i_unnamed_k0_zts6mmstv265(BITJOIN,2302)@7
    assign rIteriMuxFirst58_uid2303_i_unnamed_k0_zts6mmstv265_q = {cstZ58_uid386_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft58_uid2301_i_unnamed_k0_zts6mmstv265_b};

    // r58_uid2304_i_unnamed_k0_zts6mmstv265(MUX,2303)@7 + 1
    assign r58_uid2304_i_unnamed_k0_zts6mmstv265_s = opSign58_uid2299_i_unnamed_k0_zts6mmstv265_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r58_uid2304_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
        end
        else
        begin
            unique case (r58_uid2304_i_unnamed_k0_zts6mmstv265_s)
                1'b0 : r58_uid2304_i_unnamed_k0_zts6mmstv265_q <= rIteriMuxFirst58_uid2303_i_unnamed_k0_zts6mmstv265_q;
                1'b1 : r58_uid2304_i_unnamed_k0_zts6mmstv265_q <= lshl58_uid2300_i_unnamed_k0_zts6mmstv265_b;
                default : r58_uid2304_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
            endcase
        end
    end

    // redist5_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_h_6(DELAY,4026)
    dspba_delay_ver #( .width(1), .depth(6), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist5_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_h_6 ( .xin(x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_h), .xout(redist5_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_h_6_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid2307_i_unnamed_k0_zts6mmstv265(BITJOIN,2306)@8
    assign lshl1_uid2307_i_unnamed_k0_zts6mmstv265_q = {r58_uid2304_i_unnamed_k0_zts6mmstv265_q, redist5_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_h_6_q};

    // nSubChunkLow57_uid2309_i_unnamed_k0_zts6mmstv265(BITSELECT,2308)@8
    assign nSubChunkLow57_uid2309_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2307_i_unnamed_k0_zts6mmstv265_q[6:0];
    assign nSubChunkLow57_uid2309_i_unnamed_k0_zts6mmstv265_b = nSubChunkLow57_uid2309_i_unnamed_k0_zts6mmstv265_in[6:0];

    // r0Sub57_uid2310_i_unnamed_k0_zts6mmstv265(SUB,2309)@8
    assign r0Sub57_uid2310_i_unnamed_k0_zts6mmstv265_a = {1'b0, nSubChunkLow57_uid2309_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub57_uid2310_i_unnamed_k0_zts6mmstv265_b = {1'b0, dSubChunkLow57_uid2308_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub57_uid2310_i_unnamed_k0_zts6mmstv265_o = $unsigned(r0Sub57_uid2310_i_unnamed_k0_zts6mmstv265_a) - $unsigned(r0Sub57_uid2310_i_unnamed_k0_zts6mmstv265_b);
    assign r0Sub57_uid2310_i_unnamed_k0_zts6mmstv265_q = r0Sub57_uid2310_i_unnamed_k0_zts6mmstv265_o[7:0];

    // cond57_uid2313_i_unnamed_k0_zts6mmstv265(BITSELECT,2312)@8
    assign cond57_uid2313_i_unnamed_k0_zts6mmstv265_in = $unsigned({{57{r0Sub57_uid2310_i_unnamed_k0_zts6mmstv265_q[7]}}, r0Sub57_uid2310_i_unnamed_k0_zts6mmstv265_q});
    assign cond57_uid2313_i_unnamed_k0_zts6mmstv265_b = $unsigned(cond57_uid2313_i_unnamed_k0_zts6mmstv265_in[64:64]);

    // opSign57_uid2314_i_unnamed_k0_zts6mmstv265(LOGICAL,2313)@8
    assign opSign57_uid2314_i_unnamed_k0_zts6mmstv265_q = cond57_uid2313_i_unnamed_k0_zts6mmstv265_b | topBitsDOR_uid2312_i_unnamed_k0_zts6mmstv265_q;

    // q57_uid2320_i_unnamed_k0_zts6mmstv265(LOGICAL,2319)@8 + 1
    assign q57_uid2320_i_unnamed_k0_zts6mmstv265_qi = ~ (opSign57_uid2314_i_unnamed_k0_zts6mmstv265_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q57_uid2320_i_unnamed_k0_zts6mmstv265_delay ( .xin(q57_uid2320_i_unnamed_k0_zts6mmstv265_qi), .xout(q57_uid2320_i_unnamed_k0_zts6mmstv265_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist247_q57_uid2320_i_unnamed_k0_zts6mmstv265_q_57(DELAY,4268)
    dspba_delay_ver #( .width(1), .depth(56), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist247_q57_uid2320_i_unnamed_k0_zts6mmstv265_q_57 ( .xin(q57_uid2320_i_unnamed_k0_zts6mmstv265_q), .xout(redist247_q57_uid2320_i_unnamed_k0_zts6mmstv265_q_57_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist493_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_7(DELAY,4514)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist493_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_7_q <= '0;
        end
        else
        begin
            redist493_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_7_q <= $unsigned(redist492_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_6_q);
        end
    end

    // topBitsDOR56_uid2326_i_unnamed_k0_zts6mmstv265(BITSELECT,2325)@9
    assign topBitsDOR56_uid2326_i_unnamed_k0_zts6mmstv265_b = redist493_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_7_q[63:8];

    // topBitsDOR_uid2327_i_unnamed_k0_zts6mmstv265(LOGICAL,2326)@9
    assign topBitsDOR_uid2327_i_unnamed_k0_zts6mmstv265_q = $unsigned(topBitsDOR56_uid2326_i_unnamed_k0_zts6mmstv265_b != 56'b00000000000000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow56_uid2323_i_unnamed_k0_zts6mmstv265(BITSELECT,2322)@9
    assign dSubChunkLow56_uid2323_i_unnamed_k0_zts6mmstv265_in = redist493_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_7_q[7:0];
    assign dSubChunkLow56_uid2323_i_unnamed_k0_zts6mmstv265_b = dSubChunkLow56_uid2323_i_unnamed_k0_zts6mmstv265_in[7:0];

    // lshl57_uid2315_i_unnamed_k0_zts6mmstv265(BITSELECT,2314)@8
    assign lshl57_uid2315_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2307_i_unnamed_k0_zts6mmstv265_q[63:0];
    assign lshl57_uid2315_i_unnamed_k0_zts6mmstv265_b = lshl57_uid2315_i_unnamed_k0_zts6mmstv265_in[63:0];

    // cstZ57_uid401_i_unnamed_k0_zts6mmstv223(CONSTANT,400)
    assign cstZ57_uid401_i_unnamed_k0_zts6mmstv223_q = $unsigned(57'b000000000000000000000000000000000000000000000000000000000);

    // r0SubRangeLeft57_uid2316_i_unnamed_k0_zts6mmstv265(BITSELECT,2315)@8
    assign r0SubRangeLeft57_uid2316_i_unnamed_k0_zts6mmstv265_in = r0Sub57_uid2310_i_unnamed_k0_zts6mmstv265_q[6:0];
    assign r0SubRangeLeft57_uid2316_i_unnamed_k0_zts6mmstv265_b = r0SubRangeLeft57_uid2316_i_unnamed_k0_zts6mmstv265_in[6:0];

    // rIteriMuxFirst57_uid2318_i_unnamed_k0_zts6mmstv265(BITJOIN,2317)@8
    assign rIteriMuxFirst57_uid2318_i_unnamed_k0_zts6mmstv265_q = {cstZ57_uid401_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft57_uid2316_i_unnamed_k0_zts6mmstv265_b};

    // r57_uid2319_i_unnamed_k0_zts6mmstv265(MUX,2318)@8 + 1
    assign r57_uid2319_i_unnamed_k0_zts6mmstv265_s = opSign57_uid2314_i_unnamed_k0_zts6mmstv265_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r57_uid2319_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
        end
        else
        begin
            unique case (r57_uid2319_i_unnamed_k0_zts6mmstv265_s)
                1'b0 : r57_uid2319_i_unnamed_k0_zts6mmstv265_q <= rIteriMuxFirst57_uid2318_i_unnamed_k0_zts6mmstv265_q;
                1'b1 : r57_uid2319_i_unnamed_k0_zts6mmstv265_q <= lshl57_uid2315_i_unnamed_k0_zts6mmstv265_b;
                default : r57_uid2319_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
            endcase
        end
    end

    // redist6_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_i_7(DELAY,4027)
    dspba_delay_ver #( .width(1), .depth(7), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist6_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_i_7 ( .xin(x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_i), .xout(redist6_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_i_7_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid2322_i_unnamed_k0_zts6mmstv265(BITJOIN,2321)@9
    assign lshl1_uid2322_i_unnamed_k0_zts6mmstv265_q = {r57_uid2319_i_unnamed_k0_zts6mmstv265_q, redist6_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_i_7_q};

    // nSubChunkLow56_uid2324_i_unnamed_k0_zts6mmstv265(BITSELECT,2323)@9
    assign nSubChunkLow56_uid2324_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2322_i_unnamed_k0_zts6mmstv265_q[7:0];
    assign nSubChunkLow56_uid2324_i_unnamed_k0_zts6mmstv265_b = nSubChunkLow56_uid2324_i_unnamed_k0_zts6mmstv265_in[7:0];

    // r0Sub56_uid2325_i_unnamed_k0_zts6mmstv265(SUB,2324)@9
    assign r0Sub56_uid2325_i_unnamed_k0_zts6mmstv265_a = {1'b0, nSubChunkLow56_uid2324_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub56_uid2325_i_unnamed_k0_zts6mmstv265_b = {1'b0, dSubChunkLow56_uid2323_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub56_uid2325_i_unnamed_k0_zts6mmstv265_o = $unsigned(r0Sub56_uid2325_i_unnamed_k0_zts6mmstv265_a) - $unsigned(r0Sub56_uid2325_i_unnamed_k0_zts6mmstv265_b);
    assign r0Sub56_uid2325_i_unnamed_k0_zts6mmstv265_q = r0Sub56_uid2325_i_unnamed_k0_zts6mmstv265_o[8:0];

    // cond56_uid2328_i_unnamed_k0_zts6mmstv265(BITSELECT,2327)@9
    assign cond56_uid2328_i_unnamed_k0_zts6mmstv265_in = $unsigned({{56{r0Sub56_uid2325_i_unnamed_k0_zts6mmstv265_q[8]}}, r0Sub56_uid2325_i_unnamed_k0_zts6mmstv265_q});
    assign cond56_uid2328_i_unnamed_k0_zts6mmstv265_b = $unsigned(cond56_uid2328_i_unnamed_k0_zts6mmstv265_in[64:64]);

    // opSign56_uid2329_i_unnamed_k0_zts6mmstv265(LOGICAL,2328)@9
    assign opSign56_uid2329_i_unnamed_k0_zts6mmstv265_q = cond56_uid2328_i_unnamed_k0_zts6mmstv265_b | topBitsDOR_uid2327_i_unnamed_k0_zts6mmstv265_q;

    // q56_uid2335_i_unnamed_k0_zts6mmstv265(LOGICAL,2334)@9 + 1
    assign q56_uid2335_i_unnamed_k0_zts6mmstv265_qi = ~ (opSign56_uid2329_i_unnamed_k0_zts6mmstv265_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q56_uid2335_i_unnamed_k0_zts6mmstv265_delay ( .xin(q56_uid2335_i_unnamed_k0_zts6mmstv265_qi), .xout(q56_uid2335_i_unnamed_k0_zts6mmstv265_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist246_q56_uid2335_i_unnamed_k0_zts6mmstv265_q_56(DELAY,4267)
    dspba_delay_ver #( .width(1), .depth(55), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist246_q56_uid2335_i_unnamed_k0_zts6mmstv265_q_56 ( .xin(q56_uid2335_i_unnamed_k0_zts6mmstv265_q), .xout(redist246_q56_uid2335_i_unnamed_k0_zts6mmstv265_q_56_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist494_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_8(DELAY,4515)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist494_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_8_q <= '0;
        end
        else
        begin
            redist494_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_8_q <= $unsigned(redist493_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_7_q);
        end
    end

    // topBitsDOR55_uid2341_i_unnamed_k0_zts6mmstv265(BITSELECT,2340)@10
    assign topBitsDOR55_uid2341_i_unnamed_k0_zts6mmstv265_b = redist494_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_8_q[63:9];

    // topBitsDOR_uid2342_i_unnamed_k0_zts6mmstv265(LOGICAL,2341)@10
    assign topBitsDOR_uid2342_i_unnamed_k0_zts6mmstv265_q = $unsigned(topBitsDOR55_uid2341_i_unnamed_k0_zts6mmstv265_b != 55'b0000000000000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow55_uid2338_i_unnamed_k0_zts6mmstv265(BITSELECT,2337)@10
    assign dSubChunkLow55_uid2338_i_unnamed_k0_zts6mmstv265_in = redist494_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_8_q[8:0];
    assign dSubChunkLow55_uid2338_i_unnamed_k0_zts6mmstv265_b = dSubChunkLow55_uid2338_i_unnamed_k0_zts6mmstv265_in[8:0];

    // lshl56_uid2330_i_unnamed_k0_zts6mmstv265(BITSELECT,2329)@9
    assign lshl56_uid2330_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2322_i_unnamed_k0_zts6mmstv265_q[63:0];
    assign lshl56_uid2330_i_unnamed_k0_zts6mmstv265_b = lshl56_uid2330_i_unnamed_k0_zts6mmstv265_in[63:0];

    // cstZ56_uid416_i_unnamed_k0_zts6mmstv223(CONSTANT,415)
    assign cstZ56_uid416_i_unnamed_k0_zts6mmstv223_q = $unsigned(56'b00000000000000000000000000000000000000000000000000000000);

    // r0SubRangeLeft56_uid2331_i_unnamed_k0_zts6mmstv265(BITSELECT,2330)@9
    assign r0SubRangeLeft56_uid2331_i_unnamed_k0_zts6mmstv265_in = r0Sub56_uid2325_i_unnamed_k0_zts6mmstv265_q[7:0];
    assign r0SubRangeLeft56_uid2331_i_unnamed_k0_zts6mmstv265_b = r0SubRangeLeft56_uid2331_i_unnamed_k0_zts6mmstv265_in[7:0];

    // rIteriMuxFirst56_uid2333_i_unnamed_k0_zts6mmstv265(BITJOIN,2332)@9
    assign rIteriMuxFirst56_uid2333_i_unnamed_k0_zts6mmstv265_q = {cstZ56_uid416_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft56_uid2331_i_unnamed_k0_zts6mmstv265_b};

    // r56_uid2334_i_unnamed_k0_zts6mmstv265(MUX,2333)@9 + 1
    assign r56_uid2334_i_unnamed_k0_zts6mmstv265_s = opSign56_uid2329_i_unnamed_k0_zts6mmstv265_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r56_uid2334_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
        end
        else
        begin
            unique case (r56_uid2334_i_unnamed_k0_zts6mmstv265_s)
                1'b0 : r56_uid2334_i_unnamed_k0_zts6mmstv265_q <= rIteriMuxFirst56_uid2333_i_unnamed_k0_zts6mmstv265_q;
                1'b1 : r56_uid2334_i_unnamed_k0_zts6mmstv265_q <= lshl56_uid2330_i_unnamed_k0_zts6mmstv265_b;
                default : r56_uid2334_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
            endcase
        end
    end

    // redist7_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_j_8(DELAY,4028)
    dspba_delay_ver #( .width(1), .depth(8), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist7_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_j_8 ( .xin(x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_j), .xout(redist7_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_j_8_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid2337_i_unnamed_k0_zts6mmstv265(BITJOIN,2336)@10
    assign lshl1_uid2337_i_unnamed_k0_zts6mmstv265_q = {r56_uid2334_i_unnamed_k0_zts6mmstv265_q, redist7_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_j_8_q};

    // nSubChunkLow55_uid2339_i_unnamed_k0_zts6mmstv265(BITSELECT,2338)@10
    assign nSubChunkLow55_uid2339_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2337_i_unnamed_k0_zts6mmstv265_q[8:0];
    assign nSubChunkLow55_uid2339_i_unnamed_k0_zts6mmstv265_b = nSubChunkLow55_uid2339_i_unnamed_k0_zts6mmstv265_in[8:0];

    // r0Sub55_uid2340_i_unnamed_k0_zts6mmstv265(SUB,2339)@10
    assign r0Sub55_uid2340_i_unnamed_k0_zts6mmstv265_a = {1'b0, nSubChunkLow55_uid2339_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub55_uid2340_i_unnamed_k0_zts6mmstv265_b = {1'b0, dSubChunkLow55_uid2338_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub55_uid2340_i_unnamed_k0_zts6mmstv265_o = $unsigned(r0Sub55_uid2340_i_unnamed_k0_zts6mmstv265_a) - $unsigned(r0Sub55_uid2340_i_unnamed_k0_zts6mmstv265_b);
    assign r0Sub55_uid2340_i_unnamed_k0_zts6mmstv265_q = r0Sub55_uid2340_i_unnamed_k0_zts6mmstv265_o[9:0];

    // cond55_uid2343_i_unnamed_k0_zts6mmstv265(BITSELECT,2342)@10
    assign cond55_uid2343_i_unnamed_k0_zts6mmstv265_in = $unsigned({{55{r0Sub55_uid2340_i_unnamed_k0_zts6mmstv265_q[9]}}, r0Sub55_uid2340_i_unnamed_k0_zts6mmstv265_q});
    assign cond55_uid2343_i_unnamed_k0_zts6mmstv265_b = $unsigned(cond55_uid2343_i_unnamed_k0_zts6mmstv265_in[64:64]);

    // opSign55_uid2344_i_unnamed_k0_zts6mmstv265(LOGICAL,2343)@10
    assign opSign55_uid2344_i_unnamed_k0_zts6mmstv265_q = cond55_uid2343_i_unnamed_k0_zts6mmstv265_b | topBitsDOR_uid2342_i_unnamed_k0_zts6mmstv265_q;

    // q55_uid2350_i_unnamed_k0_zts6mmstv265(LOGICAL,2349)@10 + 1
    assign q55_uid2350_i_unnamed_k0_zts6mmstv265_qi = ~ (opSign55_uid2344_i_unnamed_k0_zts6mmstv265_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q55_uid2350_i_unnamed_k0_zts6mmstv265_delay ( .xin(q55_uid2350_i_unnamed_k0_zts6mmstv265_qi), .xout(q55_uid2350_i_unnamed_k0_zts6mmstv265_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist245_q55_uid2350_i_unnamed_k0_zts6mmstv265_q_55(DELAY,4266)
    dspba_delay_ver #( .width(1), .depth(54), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist245_q55_uid2350_i_unnamed_k0_zts6mmstv265_q_55 ( .xin(q55_uid2350_i_unnamed_k0_zts6mmstv265_q), .xout(redist245_q55_uid2350_i_unnamed_k0_zts6mmstv265_q_55_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist495_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_9(DELAY,4516)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist495_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_9_q <= '0;
        end
        else
        begin
            redist495_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_9_q <= $unsigned(redist494_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_8_q);
        end
    end

    // topBitsDOR54_uid2356_i_unnamed_k0_zts6mmstv265(BITSELECT,2355)@11
    assign topBitsDOR54_uid2356_i_unnamed_k0_zts6mmstv265_b = redist495_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_9_q[63:10];

    // topBitsDOR_uid2357_i_unnamed_k0_zts6mmstv265(LOGICAL,2356)@11
    assign topBitsDOR_uid2357_i_unnamed_k0_zts6mmstv265_q = $unsigned(topBitsDOR54_uid2356_i_unnamed_k0_zts6mmstv265_b != 54'b000000000000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow54_uid2353_i_unnamed_k0_zts6mmstv265(BITSELECT,2352)@11
    assign dSubChunkLow54_uid2353_i_unnamed_k0_zts6mmstv265_in = redist495_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_9_q[9:0];
    assign dSubChunkLow54_uid2353_i_unnamed_k0_zts6mmstv265_b = dSubChunkLow54_uid2353_i_unnamed_k0_zts6mmstv265_in[9:0];

    // lshl55_uid2345_i_unnamed_k0_zts6mmstv265(BITSELECT,2344)@10
    assign lshl55_uid2345_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2337_i_unnamed_k0_zts6mmstv265_q[63:0];
    assign lshl55_uid2345_i_unnamed_k0_zts6mmstv265_b = lshl55_uid2345_i_unnamed_k0_zts6mmstv265_in[63:0];

    // cstZ55_uid431_i_unnamed_k0_zts6mmstv223(CONSTANT,430)
    assign cstZ55_uid431_i_unnamed_k0_zts6mmstv223_q = $unsigned(55'b0000000000000000000000000000000000000000000000000000000);

    // r0SubRangeLeft55_uid2346_i_unnamed_k0_zts6mmstv265(BITSELECT,2345)@10
    assign r0SubRangeLeft55_uid2346_i_unnamed_k0_zts6mmstv265_in = r0Sub55_uid2340_i_unnamed_k0_zts6mmstv265_q[8:0];
    assign r0SubRangeLeft55_uid2346_i_unnamed_k0_zts6mmstv265_b = r0SubRangeLeft55_uid2346_i_unnamed_k0_zts6mmstv265_in[8:0];

    // rIteriMuxFirst55_uid2348_i_unnamed_k0_zts6mmstv265(BITJOIN,2347)@10
    assign rIteriMuxFirst55_uid2348_i_unnamed_k0_zts6mmstv265_q = {cstZ55_uid431_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft55_uid2346_i_unnamed_k0_zts6mmstv265_b};

    // r55_uid2349_i_unnamed_k0_zts6mmstv265(MUX,2348)@10 + 1
    assign r55_uid2349_i_unnamed_k0_zts6mmstv265_s = opSign55_uid2344_i_unnamed_k0_zts6mmstv265_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r55_uid2349_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
        end
        else
        begin
            unique case (r55_uid2349_i_unnamed_k0_zts6mmstv265_s)
                1'b0 : r55_uid2349_i_unnamed_k0_zts6mmstv265_q <= rIteriMuxFirst55_uid2348_i_unnamed_k0_zts6mmstv265_q;
                1'b1 : r55_uid2349_i_unnamed_k0_zts6mmstv265_q <= lshl55_uid2345_i_unnamed_k0_zts6mmstv265_b;
                default : r55_uid2349_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
            endcase
        end
    end

    // redist8_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_k_9(DELAY,4029)
    dspba_delay_ver #( .width(1), .depth(9), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist8_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_k_9 ( .xin(x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_k), .xout(redist8_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_k_9_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid2352_i_unnamed_k0_zts6mmstv265(BITJOIN,2351)@11
    assign lshl1_uid2352_i_unnamed_k0_zts6mmstv265_q = {r55_uid2349_i_unnamed_k0_zts6mmstv265_q, redist8_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_k_9_q};

    // nSubChunkLow54_uid2354_i_unnamed_k0_zts6mmstv265(BITSELECT,2353)@11
    assign nSubChunkLow54_uid2354_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2352_i_unnamed_k0_zts6mmstv265_q[9:0];
    assign nSubChunkLow54_uid2354_i_unnamed_k0_zts6mmstv265_b = nSubChunkLow54_uid2354_i_unnamed_k0_zts6mmstv265_in[9:0];

    // r0Sub54_uid2355_i_unnamed_k0_zts6mmstv265(SUB,2354)@11
    assign r0Sub54_uid2355_i_unnamed_k0_zts6mmstv265_a = {1'b0, nSubChunkLow54_uid2354_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub54_uid2355_i_unnamed_k0_zts6mmstv265_b = {1'b0, dSubChunkLow54_uid2353_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub54_uid2355_i_unnamed_k0_zts6mmstv265_o = $unsigned(r0Sub54_uid2355_i_unnamed_k0_zts6mmstv265_a) - $unsigned(r0Sub54_uid2355_i_unnamed_k0_zts6mmstv265_b);
    assign r0Sub54_uid2355_i_unnamed_k0_zts6mmstv265_q = r0Sub54_uid2355_i_unnamed_k0_zts6mmstv265_o[10:0];

    // cond54_uid2358_i_unnamed_k0_zts6mmstv265(BITSELECT,2357)@11
    assign cond54_uid2358_i_unnamed_k0_zts6mmstv265_in = $unsigned({{54{r0Sub54_uid2355_i_unnamed_k0_zts6mmstv265_q[10]}}, r0Sub54_uid2355_i_unnamed_k0_zts6mmstv265_q});
    assign cond54_uid2358_i_unnamed_k0_zts6mmstv265_b = $unsigned(cond54_uid2358_i_unnamed_k0_zts6mmstv265_in[64:64]);

    // opSign54_uid2359_i_unnamed_k0_zts6mmstv265(LOGICAL,2358)@11
    assign opSign54_uid2359_i_unnamed_k0_zts6mmstv265_q = cond54_uid2358_i_unnamed_k0_zts6mmstv265_b | topBitsDOR_uid2357_i_unnamed_k0_zts6mmstv265_q;

    // q54_uid2365_i_unnamed_k0_zts6mmstv265(LOGICAL,2364)@11 + 1
    assign q54_uid2365_i_unnamed_k0_zts6mmstv265_qi = ~ (opSign54_uid2359_i_unnamed_k0_zts6mmstv265_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q54_uid2365_i_unnamed_k0_zts6mmstv265_delay ( .xin(q54_uid2365_i_unnamed_k0_zts6mmstv265_qi), .xout(q54_uid2365_i_unnamed_k0_zts6mmstv265_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist244_q54_uid2365_i_unnamed_k0_zts6mmstv265_q_54(DELAY,4265)
    dspba_delay_ver #( .width(1), .depth(53), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist244_q54_uid2365_i_unnamed_k0_zts6mmstv265_q_54 ( .xin(q54_uid2365_i_unnamed_k0_zts6mmstv265_q), .xout(redist244_q54_uid2365_i_unnamed_k0_zts6mmstv265_q_54_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist496_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_10(DELAY,4517)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist496_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_10_q <= '0;
        end
        else
        begin
            redist496_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_10_q <= $unsigned(redist495_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_9_q);
        end
    end

    // topBitsDOR53_uid2371_i_unnamed_k0_zts6mmstv265(BITSELECT,2370)@12
    assign topBitsDOR53_uid2371_i_unnamed_k0_zts6mmstv265_b = redist496_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_10_q[63:11];

    // topBitsDOR_uid2372_i_unnamed_k0_zts6mmstv265(LOGICAL,2371)@12
    assign topBitsDOR_uid2372_i_unnamed_k0_zts6mmstv265_q = $unsigned(topBitsDOR53_uid2371_i_unnamed_k0_zts6mmstv265_b != 53'b00000000000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow53_uid2368_i_unnamed_k0_zts6mmstv265(BITSELECT,2367)@12
    assign dSubChunkLow53_uid2368_i_unnamed_k0_zts6mmstv265_in = redist496_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_10_q[10:0];
    assign dSubChunkLow53_uid2368_i_unnamed_k0_zts6mmstv265_b = dSubChunkLow53_uid2368_i_unnamed_k0_zts6mmstv265_in[10:0];

    // lshl54_uid2360_i_unnamed_k0_zts6mmstv265(BITSELECT,2359)@11
    assign lshl54_uid2360_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2352_i_unnamed_k0_zts6mmstv265_q[63:0];
    assign lshl54_uid2360_i_unnamed_k0_zts6mmstv265_b = lshl54_uid2360_i_unnamed_k0_zts6mmstv265_in[63:0];

    // cstZ54_uid446_i_unnamed_k0_zts6mmstv223(CONSTANT,445)
    assign cstZ54_uid446_i_unnamed_k0_zts6mmstv223_q = $unsigned(54'b000000000000000000000000000000000000000000000000000000);

    // r0SubRangeLeft54_uid2361_i_unnamed_k0_zts6mmstv265(BITSELECT,2360)@11
    assign r0SubRangeLeft54_uid2361_i_unnamed_k0_zts6mmstv265_in = r0Sub54_uid2355_i_unnamed_k0_zts6mmstv265_q[9:0];
    assign r0SubRangeLeft54_uid2361_i_unnamed_k0_zts6mmstv265_b = r0SubRangeLeft54_uid2361_i_unnamed_k0_zts6mmstv265_in[9:0];

    // rIteriMuxFirst54_uid2363_i_unnamed_k0_zts6mmstv265(BITJOIN,2362)@11
    assign rIteriMuxFirst54_uid2363_i_unnamed_k0_zts6mmstv265_q = {cstZ54_uid446_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft54_uid2361_i_unnamed_k0_zts6mmstv265_b};

    // r54_uid2364_i_unnamed_k0_zts6mmstv265(MUX,2363)@11 + 1
    assign r54_uid2364_i_unnamed_k0_zts6mmstv265_s = opSign54_uid2359_i_unnamed_k0_zts6mmstv265_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r54_uid2364_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
        end
        else
        begin
            unique case (r54_uid2364_i_unnamed_k0_zts6mmstv265_s)
                1'b0 : r54_uid2364_i_unnamed_k0_zts6mmstv265_q <= rIteriMuxFirst54_uid2363_i_unnamed_k0_zts6mmstv265_q;
                1'b1 : r54_uid2364_i_unnamed_k0_zts6mmstv265_q <= lshl54_uid2360_i_unnamed_k0_zts6mmstv265_b;
                default : r54_uid2364_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
            endcase
        end
    end

    // redist9_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_l_10(DELAY,4030)
    dspba_delay_ver #( .width(1), .depth(10), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist9_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_l_10 ( .xin(x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_l), .xout(redist9_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_l_10_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid2367_i_unnamed_k0_zts6mmstv265(BITJOIN,2366)@12
    assign lshl1_uid2367_i_unnamed_k0_zts6mmstv265_q = {r54_uid2364_i_unnamed_k0_zts6mmstv265_q, redist9_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_l_10_q};

    // nSubChunkLow53_uid2369_i_unnamed_k0_zts6mmstv265(BITSELECT,2368)@12
    assign nSubChunkLow53_uid2369_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2367_i_unnamed_k0_zts6mmstv265_q[10:0];
    assign nSubChunkLow53_uid2369_i_unnamed_k0_zts6mmstv265_b = nSubChunkLow53_uid2369_i_unnamed_k0_zts6mmstv265_in[10:0];

    // r0Sub53_uid2370_i_unnamed_k0_zts6mmstv265(SUB,2369)@12
    assign r0Sub53_uid2370_i_unnamed_k0_zts6mmstv265_a = {1'b0, nSubChunkLow53_uid2369_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub53_uid2370_i_unnamed_k0_zts6mmstv265_b = {1'b0, dSubChunkLow53_uid2368_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub53_uid2370_i_unnamed_k0_zts6mmstv265_o = $unsigned(r0Sub53_uid2370_i_unnamed_k0_zts6mmstv265_a) - $unsigned(r0Sub53_uid2370_i_unnamed_k0_zts6mmstv265_b);
    assign r0Sub53_uid2370_i_unnamed_k0_zts6mmstv265_q = r0Sub53_uid2370_i_unnamed_k0_zts6mmstv265_o[11:0];

    // cond53_uid2373_i_unnamed_k0_zts6mmstv265(BITSELECT,2372)@12
    assign cond53_uid2373_i_unnamed_k0_zts6mmstv265_in = $unsigned({{53{r0Sub53_uid2370_i_unnamed_k0_zts6mmstv265_q[11]}}, r0Sub53_uid2370_i_unnamed_k0_zts6mmstv265_q});
    assign cond53_uid2373_i_unnamed_k0_zts6mmstv265_b = $unsigned(cond53_uid2373_i_unnamed_k0_zts6mmstv265_in[64:64]);

    // opSign53_uid2374_i_unnamed_k0_zts6mmstv265(LOGICAL,2373)@12
    assign opSign53_uid2374_i_unnamed_k0_zts6mmstv265_q = cond53_uid2373_i_unnamed_k0_zts6mmstv265_b | topBitsDOR_uid2372_i_unnamed_k0_zts6mmstv265_q;

    // redist243_opSign53_uid2374_i_unnamed_k0_zts6mmstv265_q_53(DELAY,4264)
    dspba_delay_ver #( .width(1), .depth(53), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist243_opSign53_uid2374_i_unnamed_k0_zts6mmstv265_q_53 ( .xin(opSign53_uid2374_i_unnamed_k0_zts6mmstv265_q), .xout(redist243_opSign53_uid2374_i_unnamed_k0_zts6mmstv265_q_53_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // q53_uid2380_i_unnamed_k0_zts6mmstv265(LOGICAL,2379)@65
    assign q53_uid2380_i_unnamed_k0_zts6mmstv265_q = ~ (redist243_opSign53_uid2374_i_unnamed_k0_zts6mmstv265_q_53_q);

    // redist497_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_11(DELAY,4518)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist497_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_11_q <= '0;
        end
        else
        begin
            redist497_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_11_q <= $unsigned(redist496_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_10_q);
        end
    end

    // topBitsDOR52_uid2386_i_unnamed_k0_zts6mmstv265(BITSELECT,2385)@13
    assign topBitsDOR52_uid2386_i_unnamed_k0_zts6mmstv265_b = redist497_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_11_q[63:12];

    // topBitsDOR_uid2387_i_unnamed_k0_zts6mmstv265(LOGICAL,2386)@13
    assign topBitsDOR_uid2387_i_unnamed_k0_zts6mmstv265_q = $unsigned(topBitsDOR52_uid2386_i_unnamed_k0_zts6mmstv265_b != 52'b0000000000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow52_uid2383_i_unnamed_k0_zts6mmstv265(BITSELECT,2382)@13
    assign dSubChunkLow52_uid2383_i_unnamed_k0_zts6mmstv265_in = redist497_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_11_q[11:0];
    assign dSubChunkLow52_uid2383_i_unnamed_k0_zts6mmstv265_b = dSubChunkLow52_uid2383_i_unnamed_k0_zts6mmstv265_in[11:0];

    // lshl53_uid2375_i_unnamed_k0_zts6mmstv265(BITSELECT,2374)@12
    assign lshl53_uid2375_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2367_i_unnamed_k0_zts6mmstv265_q[63:0];
    assign lshl53_uid2375_i_unnamed_k0_zts6mmstv265_b = lshl53_uid2375_i_unnamed_k0_zts6mmstv265_in[63:0];

    // cstZ53_uid461_i_unnamed_k0_zts6mmstv223(CONSTANT,460)
    assign cstZ53_uid461_i_unnamed_k0_zts6mmstv223_q = $unsigned(53'b00000000000000000000000000000000000000000000000000000);

    // r0SubRangeLeft53_uid2376_i_unnamed_k0_zts6mmstv265(BITSELECT,2375)@12
    assign r0SubRangeLeft53_uid2376_i_unnamed_k0_zts6mmstv265_in = r0Sub53_uid2370_i_unnamed_k0_zts6mmstv265_q[10:0];
    assign r0SubRangeLeft53_uid2376_i_unnamed_k0_zts6mmstv265_b = r0SubRangeLeft53_uid2376_i_unnamed_k0_zts6mmstv265_in[10:0];

    // rIteriMuxFirst53_uid2378_i_unnamed_k0_zts6mmstv265(BITJOIN,2377)@12
    assign rIteriMuxFirst53_uid2378_i_unnamed_k0_zts6mmstv265_q = {cstZ53_uid461_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft53_uid2376_i_unnamed_k0_zts6mmstv265_b};

    // r53_uid2379_i_unnamed_k0_zts6mmstv265(MUX,2378)@12 + 1
    assign r53_uid2379_i_unnamed_k0_zts6mmstv265_s = opSign53_uid2374_i_unnamed_k0_zts6mmstv265_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r53_uid2379_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
        end
        else
        begin
            unique case (r53_uid2379_i_unnamed_k0_zts6mmstv265_s)
                1'b0 : r53_uid2379_i_unnamed_k0_zts6mmstv265_q <= rIteriMuxFirst53_uid2378_i_unnamed_k0_zts6mmstv265_q;
                1'b1 : r53_uid2379_i_unnamed_k0_zts6mmstv265_q <= lshl53_uid2375_i_unnamed_k0_zts6mmstv265_b;
                default : r53_uid2379_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
            endcase
        end
    end

    // redist10_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_m_11(DELAY,4031)
    dspba_delay_ver #( .width(1), .depth(11), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist10_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_m_11 ( .xin(x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_m), .xout(redist10_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_m_11_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid2382_i_unnamed_k0_zts6mmstv265(BITJOIN,2381)@13
    assign lshl1_uid2382_i_unnamed_k0_zts6mmstv265_q = {r53_uid2379_i_unnamed_k0_zts6mmstv265_q, redist10_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_m_11_q};

    // nSubChunkLow52_uid2384_i_unnamed_k0_zts6mmstv265(BITSELECT,2383)@13
    assign nSubChunkLow52_uid2384_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2382_i_unnamed_k0_zts6mmstv265_q[11:0];
    assign nSubChunkLow52_uid2384_i_unnamed_k0_zts6mmstv265_b = nSubChunkLow52_uid2384_i_unnamed_k0_zts6mmstv265_in[11:0];

    // r0Sub52_uid2385_i_unnamed_k0_zts6mmstv265(SUB,2384)@13
    assign r0Sub52_uid2385_i_unnamed_k0_zts6mmstv265_a = {1'b0, nSubChunkLow52_uid2384_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub52_uid2385_i_unnamed_k0_zts6mmstv265_b = {1'b0, dSubChunkLow52_uid2383_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub52_uid2385_i_unnamed_k0_zts6mmstv265_o = $unsigned(r0Sub52_uid2385_i_unnamed_k0_zts6mmstv265_a) - $unsigned(r0Sub52_uid2385_i_unnamed_k0_zts6mmstv265_b);
    assign r0Sub52_uid2385_i_unnamed_k0_zts6mmstv265_q = r0Sub52_uid2385_i_unnamed_k0_zts6mmstv265_o[12:0];

    // cond52_uid2388_i_unnamed_k0_zts6mmstv265(BITSELECT,2387)@13
    assign cond52_uid2388_i_unnamed_k0_zts6mmstv265_in = $unsigned({{52{r0Sub52_uid2385_i_unnamed_k0_zts6mmstv265_q[12]}}, r0Sub52_uid2385_i_unnamed_k0_zts6mmstv265_q});
    assign cond52_uid2388_i_unnamed_k0_zts6mmstv265_b = $unsigned(cond52_uid2388_i_unnamed_k0_zts6mmstv265_in[64:64]);

    // opSign52_uid2389_i_unnamed_k0_zts6mmstv265(LOGICAL,2388)@13
    assign opSign52_uid2389_i_unnamed_k0_zts6mmstv265_q = cond52_uid2388_i_unnamed_k0_zts6mmstv265_b | topBitsDOR_uid2387_i_unnamed_k0_zts6mmstv265_q;

    // q52_uid2395_i_unnamed_k0_zts6mmstv265(LOGICAL,2394)@13 + 1
    assign q52_uid2395_i_unnamed_k0_zts6mmstv265_qi = ~ (opSign52_uid2389_i_unnamed_k0_zts6mmstv265_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q52_uid2395_i_unnamed_k0_zts6mmstv265_delay ( .xin(q52_uid2395_i_unnamed_k0_zts6mmstv265_qi), .xout(q52_uid2395_i_unnamed_k0_zts6mmstv265_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist242_q52_uid2395_i_unnamed_k0_zts6mmstv265_q_52(DELAY,4263)
    dspba_delay_ver #( .width(1), .depth(51), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist242_q52_uid2395_i_unnamed_k0_zts6mmstv265_q_52 ( .xin(q52_uid2395_i_unnamed_k0_zts6mmstv265_q), .xout(redist242_q52_uid2395_i_unnamed_k0_zts6mmstv265_q_52_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist498_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_12(DELAY,4519)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist498_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_12_q <= '0;
        end
        else
        begin
            redist498_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_12_q <= $unsigned(redist497_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_11_q);
        end
    end

    // topBitsDOR51_uid2401_i_unnamed_k0_zts6mmstv265(BITSELECT,2400)@14
    assign topBitsDOR51_uid2401_i_unnamed_k0_zts6mmstv265_b = redist498_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_12_q[63:13];

    // topBitsDOR_uid2402_i_unnamed_k0_zts6mmstv265(LOGICAL,2401)@14
    assign topBitsDOR_uid2402_i_unnamed_k0_zts6mmstv265_q = $unsigned(topBitsDOR51_uid2401_i_unnamed_k0_zts6mmstv265_b != 51'b000000000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow51_uid2398_i_unnamed_k0_zts6mmstv265(BITSELECT,2397)@14
    assign dSubChunkLow51_uid2398_i_unnamed_k0_zts6mmstv265_in = redist498_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_12_q[12:0];
    assign dSubChunkLow51_uid2398_i_unnamed_k0_zts6mmstv265_b = dSubChunkLow51_uid2398_i_unnamed_k0_zts6mmstv265_in[12:0];

    // lshl52_uid2390_i_unnamed_k0_zts6mmstv265(BITSELECT,2389)@13
    assign lshl52_uid2390_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2382_i_unnamed_k0_zts6mmstv265_q[63:0];
    assign lshl52_uid2390_i_unnamed_k0_zts6mmstv265_b = lshl52_uid2390_i_unnamed_k0_zts6mmstv265_in[63:0];

    // cstZ52_uid476_i_unnamed_k0_zts6mmstv223(CONSTANT,475)
    assign cstZ52_uid476_i_unnamed_k0_zts6mmstv223_q = $unsigned(52'b0000000000000000000000000000000000000000000000000000);

    // r0SubRangeLeft52_uid2391_i_unnamed_k0_zts6mmstv265(BITSELECT,2390)@13
    assign r0SubRangeLeft52_uid2391_i_unnamed_k0_zts6mmstv265_in = r0Sub52_uid2385_i_unnamed_k0_zts6mmstv265_q[11:0];
    assign r0SubRangeLeft52_uid2391_i_unnamed_k0_zts6mmstv265_b = r0SubRangeLeft52_uid2391_i_unnamed_k0_zts6mmstv265_in[11:0];

    // rIteriMuxFirst52_uid2393_i_unnamed_k0_zts6mmstv265(BITJOIN,2392)@13
    assign rIteriMuxFirst52_uid2393_i_unnamed_k0_zts6mmstv265_q = {cstZ52_uid476_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft52_uid2391_i_unnamed_k0_zts6mmstv265_b};

    // r52_uid2394_i_unnamed_k0_zts6mmstv265(MUX,2393)@13 + 1
    assign r52_uid2394_i_unnamed_k0_zts6mmstv265_s = opSign52_uid2389_i_unnamed_k0_zts6mmstv265_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r52_uid2394_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
        end
        else
        begin
            unique case (r52_uid2394_i_unnamed_k0_zts6mmstv265_s)
                1'b0 : r52_uid2394_i_unnamed_k0_zts6mmstv265_q <= rIteriMuxFirst52_uid2393_i_unnamed_k0_zts6mmstv265_q;
                1'b1 : r52_uid2394_i_unnamed_k0_zts6mmstv265_q <= lshl52_uid2390_i_unnamed_k0_zts6mmstv265_b;
                default : r52_uid2394_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
            endcase
        end
    end

    // redist11_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_n_12(DELAY,4032)
    dspba_delay_ver #( .width(1), .depth(12), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist11_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_n_12 ( .xin(x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_n), .xout(redist11_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_n_12_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid2397_i_unnamed_k0_zts6mmstv265(BITJOIN,2396)@14
    assign lshl1_uid2397_i_unnamed_k0_zts6mmstv265_q = {r52_uid2394_i_unnamed_k0_zts6mmstv265_q, redist11_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_n_12_q};

    // nSubChunkLow51_uid2399_i_unnamed_k0_zts6mmstv265(BITSELECT,2398)@14
    assign nSubChunkLow51_uid2399_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2397_i_unnamed_k0_zts6mmstv265_q[12:0];
    assign nSubChunkLow51_uid2399_i_unnamed_k0_zts6mmstv265_b = nSubChunkLow51_uid2399_i_unnamed_k0_zts6mmstv265_in[12:0];

    // r0Sub51_uid2400_i_unnamed_k0_zts6mmstv265(SUB,2399)@14
    assign r0Sub51_uid2400_i_unnamed_k0_zts6mmstv265_a = {1'b0, nSubChunkLow51_uid2399_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub51_uid2400_i_unnamed_k0_zts6mmstv265_b = {1'b0, dSubChunkLow51_uid2398_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub51_uid2400_i_unnamed_k0_zts6mmstv265_o = $unsigned(r0Sub51_uid2400_i_unnamed_k0_zts6mmstv265_a) - $unsigned(r0Sub51_uid2400_i_unnamed_k0_zts6mmstv265_b);
    assign r0Sub51_uid2400_i_unnamed_k0_zts6mmstv265_q = r0Sub51_uid2400_i_unnamed_k0_zts6mmstv265_o[13:0];

    // cond51_uid2403_i_unnamed_k0_zts6mmstv265(BITSELECT,2402)@14
    assign cond51_uid2403_i_unnamed_k0_zts6mmstv265_in = $unsigned({{51{r0Sub51_uid2400_i_unnamed_k0_zts6mmstv265_q[13]}}, r0Sub51_uid2400_i_unnamed_k0_zts6mmstv265_q});
    assign cond51_uid2403_i_unnamed_k0_zts6mmstv265_b = $unsigned(cond51_uid2403_i_unnamed_k0_zts6mmstv265_in[64:64]);

    // opSign51_uid2404_i_unnamed_k0_zts6mmstv265(LOGICAL,2403)@14
    assign opSign51_uid2404_i_unnamed_k0_zts6mmstv265_q = cond51_uid2403_i_unnamed_k0_zts6mmstv265_b | topBitsDOR_uid2402_i_unnamed_k0_zts6mmstv265_q;

    // q51_uid2410_i_unnamed_k0_zts6mmstv265(LOGICAL,2409)@14 + 1
    assign q51_uid2410_i_unnamed_k0_zts6mmstv265_qi = ~ (opSign51_uid2404_i_unnamed_k0_zts6mmstv265_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q51_uid2410_i_unnamed_k0_zts6mmstv265_delay ( .xin(q51_uid2410_i_unnamed_k0_zts6mmstv265_qi), .xout(q51_uid2410_i_unnamed_k0_zts6mmstv265_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist241_q51_uid2410_i_unnamed_k0_zts6mmstv265_q_51(DELAY,4262)
    dspba_delay_ver #( .width(1), .depth(50), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist241_q51_uid2410_i_unnamed_k0_zts6mmstv265_q_51 ( .xin(q51_uid2410_i_unnamed_k0_zts6mmstv265_q), .xout(redist241_q51_uid2410_i_unnamed_k0_zts6mmstv265_q_51_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist499_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_13(DELAY,4520)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist499_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_13_q <= '0;
        end
        else
        begin
            redist499_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_13_q <= $unsigned(redist498_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_12_q);
        end
    end

    // topBitsDOR50_uid2416_i_unnamed_k0_zts6mmstv265(BITSELECT,2415)@15
    assign topBitsDOR50_uid2416_i_unnamed_k0_zts6mmstv265_b = redist499_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_13_q[63:14];

    // topBitsDOR_uid2417_i_unnamed_k0_zts6mmstv265(LOGICAL,2416)@15
    assign topBitsDOR_uid2417_i_unnamed_k0_zts6mmstv265_q = $unsigned(topBitsDOR50_uid2416_i_unnamed_k0_zts6mmstv265_b != 50'b00000000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow50_uid2413_i_unnamed_k0_zts6mmstv265(BITSELECT,2412)@15
    assign dSubChunkLow50_uid2413_i_unnamed_k0_zts6mmstv265_in = redist499_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_13_q[13:0];
    assign dSubChunkLow50_uid2413_i_unnamed_k0_zts6mmstv265_b = dSubChunkLow50_uid2413_i_unnamed_k0_zts6mmstv265_in[13:0];

    // lshl51_uid2405_i_unnamed_k0_zts6mmstv265(BITSELECT,2404)@14
    assign lshl51_uid2405_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2397_i_unnamed_k0_zts6mmstv265_q[63:0];
    assign lshl51_uid2405_i_unnamed_k0_zts6mmstv265_b = lshl51_uid2405_i_unnamed_k0_zts6mmstv265_in[63:0];

    // cstZ51_uid491_i_unnamed_k0_zts6mmstv223(CONSTANT,490)
    assign cstZ51_uid491_i_unnamed_k0_zts6mmstv223_q = $unsigned(51'b000000000000000000000000000000000000000000000000000);

    // r0SubRangeLeft51_uid2406_i_unnamed_k0_zts6mmstv265(BITSELECT,2405)@14
    assign r0SubRangeLeft51_uid2406_i_unnamed_k0_zts6mmstv265_in = r0Sub51_uid2400_i_unnamed_k0_zts6mmstv265_q[12:0];
    assign r0SubRangeLeft51_uid2406_i_unnamed_k0_zts6mmstv265_b = r0SubRangeLeft51_uid2406_i_unnamed_k0_zts6mmstv265_in[12:0];

    // rIteriMuxFirst51_uid2408_i_unnamed_k0_zts6mmstv265(BITJOIN,2407)@14
    assign rIteriMuxFirst51_uid2408_i_unnamed_k0_zts6mmstv265_q = {cstZ51_uid491_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft51_uid2406_i_unnamed_k0_zts6mmstv265_b};

    // r51_uid2409_i_unnamed_k0_zts6mmstv265(MUX,2408)@14 + 1
    assign r51_uid2409_i_unnamed_k0_zts6mmstv265_s = opSign51_uid2404_i_unnamed_k0_zts6mmstv265_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r51_uid2409_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
        end
        else
        begin
            unique case (r51_uid2409_i_unnamed_k0_zts6mmstv265_s)
                1'b0 : r51_uid2409_i_unnamed_k0_zts6mmstv265_q <= rIteriMuxFirst51_uid2408_i_unnamed_k0_zts6mmstv265_q;
                1'b1 : r51_uid2409_i_unnamed_k0_zts6mmstv265_q <= lshl51_uid2405_i_unnamed_k0_zts6mmstv265_b;
                default : r51_uid2409_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
            endcase
        end
    end

    // redist12_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o_13(DELAY,4033)
    dspba_delay_ver #( .width(1), .depth(13), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist12_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o_13 ( .xin(x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o), .xout(redist12_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o_13_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid2412_i_unnamed_k0_zts6mmstv265(BITJOIN,2411)@15
    assign lshl1_uid2412_i_unnamed_k0_zts6mmstv265_q = {r51_uid2409_i_unnamed_k0_zts6mmstv265_q, redist12_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o_13_q};

    // nSubChunkLow50_uid2414_i_unnamed_k0_zts6mmstv265(BITSELECT,2413)@15
    assign nSubChunkLow50_uid2414_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2412_i_unnamed_k0_zts6mmstv265_q[13:0];
    assign nSubChunkLow50_uid2414_i_unnamed_k0_zts6mmstv265_b = nSubChunkLow50_uid2414_i_unnamed_k0_zts6mmstv265_in[13:0];

    // r0Sub50_uid2415_i_unnamed_k0_zts6mmstv265(SUB,2414)@15
    assign r0Sub50_uid2415_i_unnamed_k0_zts6mmstv265_a = {1'b0, nSubChunkLow50_uid2414_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub50_uid2415_i_unnamed_k0_zts6mmstv265_b = {1'b0, dSubChunkLow50_uid2413_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub50_uid2415_i_unnamed_k0_zts6mmstv265_o = $unsigned(r0Sub50_uid2415_i_unnamed_k0_zts6mmstv265_a) - $unsigned(r0Sub50_uid2415_i_unnamed_k0_zts6mmstv265_b);
    assign r0Sub50_uid2415_i_unnamed_k0_zts6mmstv265_q = r0Sub50_uid2415_i_unnamed_k0_zts6mmstv265_o[14:0];

    // cond50_uid2418_i_unnamed_k0_zts6mmstv265(BITSELECT,2417)@15
    assign cond50_uid2418_i_unnamed_k0_zts6mmstv265_in = $unsigned({{50{r0Sub50_uid2415_i_unnamed_k0_zts6mmstv265_q[14]}}, r0Sub50_uid2415_i_unnamed_k0_zts6mmstv265_q});
    assign cond50_uid2418_i_unnamed_k0_zts6mmstv265_b = $unsigned(cond50_uid2418_i_unnamed_k0_zts6mmstv265_in[64:64]);

    // opSign50_uid2419_i_unnamed_k0_zts6mmstv265(LOGICAL,2418)@15
    assign opSign50_uid2419_i_unnamed_k0_zts6mmstv265_q = cond50_uid2418_i_unnamed_k0_zts6mmstv265_b | topBitsDOR_uid2417_i_unnamed_k0_zts6mmstv265_q;

    // q50_uid2425_i_unnamed_k0_zts6mmstv265(LOGICAL,2424)@15 + 1
    assign q50_uid2425_i_unnamed_k0_zts6mmstv265_qi = ~ (opSign50_uid2419_i_unnamed_k0_zts6mmstv265_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q50_uid2425_i_unnamed_k0_zts6mmstv265_delay ( .xin(q50_uid2425_i_unnamed_k0_zts6mmstv265_qi), .xout(q50_uid2425_i_unnamed_k0_zts6mmstv265_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist240_q50_uid2425_i_unnamed_k0_zts6mmstv265_q_50(DELAY,4261)
    dspba_delay_ver #( .width(1), .depth(49), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist240_q50_uid2425_i_unnamed_k0_zts6mmstv265_q_50 ( .xin(q50_uid2425_i_unnamed_k0_zts6mmstv265_q), .xout(redist240_q50_uid2425_i_unnamed_k0_zts6mmstv265_q_50_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist500_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_14(DELAY,4521)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist500_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_14_q <= '0;
        end
        else
        begin
            redist500_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_14_q <= $unsigned(redist499_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_13_q);
        end
    end

    // topBitsDOR49_uid2431_i_unnamed_k0_zts6mmstv265(BITSELECT,2430)@16
    assign topBitsDOR49_uid2431_i_unnamed_k0_zts6mmstv265_b = redist500_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_14_q[63:15];

    // topBitsDOR_uid2432_i_unnamed_k0_zts6mmstv265(LOGICAL,2431)@16
    assign topBitsDOR_uid2432_i_unnamed_k0_zts6mmstv265_q = $unsigned(topBitsDOR49_uid2431_i_unnamed_k0_zts6mmstv265_b != 49'b0000000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow49_uid2428_i_unnamed_k0_zts6mmstv265(BITSELECT,2427)@16
    assign dSubChunkLow49_uid2428_i_unnamed_k0_zts6mmstv265_in = redist500_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_14_q[14:0];
    assign dSubChunkLow49_uid2428_i_unnamed_k0_zts6mmstv265_b = dSubChunkLow49_uid2428_i_unnamed_k0_zts6mmstv265_in[14:0];

    // lshl50_uid2420_i_unnamed_k0_zts6mmstv265(BITSELECT,2419)@15
    assign lshl50_uid2420_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2412_i_unnamed_k0_zts6mmstv265_q[63:0];
    assign lshl50_uid2420_i_unnamed_k0_zts6mmstv265_b = lshl50_uid2420_i_unnamed_k0_zts6mmstv265_in[63:0];

    // cstZ50_uid506_i_unnamed_k0_zts6mmstv223(CONSTANT,505)
    assign cstZ50_uid506_i_unnamed_k0_zts6mmstv223_q = $unsigned(50'b00000000000000000000000000000000000000000000000000);

    // r0SubRangeLeft50_uid2421_i_unnamed_k0_zts6mmstv265(BITSELECT,2420)@15
    assign r0SubRangeLeft50_uid2421_i_unnamed_k0_zts6mmstv265_in = r0Sub50_uid2415_i_unnamed_k0_zts6mmstv265_q[13:0];
    assign r0SubRangeLeft50_uid2421_i_unnamed_k0_zts6mmstv265_b = r0SubRangeLeft50_uid2421_i_unnamed_k0_zts6mmstv265_in[13:0];

    // rIteriMuxFirst50_uid2423_i_unnamed_k0_zts6mmstv265(BITJOIN,2422)@15
    assign rIteriMuxFirst50_uid2423_i_unnamed_k0_zts6mmstv265_q = {cstZ50_uid506_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft50_uid2421_i_unnamed_k0_zts6mmstv265_b};

    // r50_uid2424_i_unnamed_k0_zts6mmstv265(MUX,2423)@15 + 1
    assign r50_uid2424_i_unnamed_k0_zts6mmstv265_s = opSign50_uid2419_i_unnamed_k0_zts6mmstv265_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r50_uid2424_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
        end
        else
        begin
            unique case (r50_uid2424_i_unnamed_k0_zts6mmstv265_s)
                1'b0 : r50_uid2424_i_unnamed_k0_zts6mmstv265_q <= rIteriMuxFirst50_uid2423_i_unnamed_k0_zts6mmstv265_q;
                1'b1 : r50_uid2424_i_unnamed_k0_zts6mmstv265_q <= lshl50_uid2420_i_unnamed_k0_zts6mmstv265_b;
                default : r50_uid2424_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
            endcase
        end
    end

    // redist13_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_p_14(DELAY,4034)
    dspba_delay_ver #( .width(1), .depth(14), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist13_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_p_14 ( .xin(x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_p), .xout(redist13_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_p_14_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid2427_i_unnamed_k0_zts6mmstv265(BITJOIN,2426)@16
    assign lshl1_uid2427_i_unnamed_k0_zts6mmstv265_q = {r50_uid2424_i_unnamed_k0_zts6mmstv265_q, redist13_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_p_14_q};

    // nSubChunkLow49_uid2429_i_unnamed_k0_zts6mmstv265(BITSELECT,2428)@16
    assign nSubChunkLow49_uid2429_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2427_i_unnamed_k0_zts6mmstv265_q[14:0];
    assign nSubChunkLow49_uid2429_i_unnamed_k0_zts6mmstv265_b = nSubChunkLow49_uid2429_i_unnamed_k0_zts6mmstv265_in[14:0];

    // r0Sub49_uid2430_i_unnamed_k0_zts6mmstv265(SUB,2429)@16
    assign r0Sub49_uid2430_i_unnamed_k0_zts6mmstv265_a = {1'b0, nSubChunkLow49_uid2429_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub49_uid2430_i_unnamed_k0_zts6mmstv265_b = {1'b0, dSubChunkLow49_uid2428_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub49_uid2430_i_unnamed_k0_zts6mmstv265_o = $unsigned(r0Sub49_uid2430_i_unnamed_k0_zts6mmstv265_a) - $unsigned(r0Sub49_uid2430_i_unnamed_k0_zts6mmstv265_b);
    assign r0Sub49_uid2430_i_unnamed_k0_zts6mmstv265_q = r0Sub49_uid2430_i_unnamed_k0_zts6mmstv265_o[15:0];

    // cond49_uid2433_i_unnamed_k0_zts6mmstv265(BITSELECT,2432)@16
    assign cond49_uid2433_i_unnamed_k0_zts6mmstv265_in = $unsigned({{49{r0Sub49_uid2430_i_unnamed_k0_zts6mmstv265_q[15]}}, r0Sub49_uid2430_i_unnamed_k0_zts6mmstv265_q});
    assign cond49_uid2433_i_unnamed_k0_zts6mmstv265_b = $unsigned(cond49_uid2433_i_unnamed_k0_zts6mmstv265_in[64:64]);

    // opSign49_uid2434_i_unnamed_k0_zts6mmstv265(LOGICAL,2433)@16
    assign opSign49_uid2434_i_unnamed_k0_zts6mmstv265_q = cond49_uid2433_i_unnamed_k0_zts6mmstv265_b | topBitsDOR_uid2432_i_unnamed_k0_zts6mmstv265_q;

    // q49_uid2440_i_unnamed_k0_zts6mmstv265(LOGICAL,2439)@16 + 1
    assign q49_uid2440_i_unnamed_k0_zts6mmstv265_qi = ~ (opSign49_uid2434_i_unnamed_k0_zts6mmstv265_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q49_uid2440_i_unnamed_k0_zts6mmstv265_delay ( .xin(q49_uid2440_i_unnamed_k0_zts6mmstv265_qi), .xout(q49_uid2440_i_unnamed_k0_zts6mmstv265_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist239_q49_uid2440_i_unnamed_k0_zts6mmstv265_q_49(DELAY,4260)
    dspba_delay_ver #( .width(1), .depth(48), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist239_q49_uid2440_i_unnamed_k0_zts6mmstv265_q_49 ( .xin(q49_uid2440_i_unnamed_k0_zts6mmstv265_q), .xout(redist239_q49_uid2440_i_unnamed_k0_zts6mmstv265_q_49_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist501_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_15(DELAY,4522)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist501_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_15_q <= '0;
        end
        else
        begin
            redist501_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_15_q <= $unsigned(redist500_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_14_q);
        end
    end

    // topBitsDOR48_uid2446_i_unnamed_k0_zts6mmstv265(BITSELECT,2445)@17
    assign topBitsDOR48_uid2446_i_unnamed_k0_zts6mmstv265_b = redist501_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_15_q[63:16];

    // topBitsDOR_uid2447_i_unnamed_k0_zts6mmstv265(LOGICAL,2446)@17
    assign topBitsDOR_uid2447_i_unnamed_k0_zts6mmstv265_q = $unsigned(topBitsDOR48_uid2446_i_unnamed_k0_zts6mmstv265_b != 48'b000000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow48_uid2443_i_unnamed_k0_zts6mmstv265(BITSELECT,2442)@17
    assign dSubChunkLow48_uid2443_i_unnamed_k0_zts6mmstv265_in = redist501_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_15_q[15:0];
    assign dSubChunkLow48_uid2443_i_unnamed_k0_zts6mmstv265_b = dSubChunkLow48_uid2443_i_unnamed_k0_zts6mmstv265_in[15:0];

    // lshl49_uid2435_i_unnamed_k0_zts6mmstv265(BITSELECT,2434)@16
    assign lshl49_uid2435_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2427_i_unnamed_k0_zts6mmstv265_q[63:0];
    assign lshl49_uid2435_i_unnamed_k0_zts6mmstv265_b = lshl49_uid2435_i_unnamed_k0_zts6mmstv265_in[63:0];

    // cstZ49_uid521_i_unnamed_k0_zts6mmstv223(CONSTANT,520)
    assign cstZ49_uid521_i_unnamed_k0_zts6mmstv223_q = $unsigned(49'b0000000000000000000000000000000000000000000000000);

    // r0SubRangeLeft49_uid2436_i_unnamed_k0_zts6mmstv265(BITSELECT,2435)@16
    assign r0SubRangeLeft49_uid2436_i_unnamed_k0_zts6mmstv265_in = r0Sub49_uid2430_i_unnamed_k0_zts6mmstv265_q[14:0];
    assign r0SubRangeLeft49_uid2436_i_unnamed_k0_zts6mmstv265_b = r0SubRangeLeft49_uid2436_i_unnamed_k0_zts6mmstv265_in[14:0];

    // rIteriMuxFirst49_uid2438_i_unnamed_k0_zts6mmstv265(BITJOIN,2437)@16
    assign rIteriMuxFirst49_uid2438_i_unnamed_k0_zts6mmstv265_q = {cstZ49_uid521_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft49_uid2436_i_unnamed_k0_zts6mmstv265_b};

    // r49_uid2439_i_unnamed_k0_zts6mmstv265(MUX,2438)@16 + 1
    assign r49_uid2439_i_unnamed_k0_zts6mmstv265_s = opSign49_uid2434_i_unnamed_k0_zts6mmstv265_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r49_uid2439_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
        end
        else
        begin
            unique case (r49_uid2439_i_unnamed_k0_zts6mmstv265_s)
                1'b0 : r49_uid2439_i_unnamed_k0_zts6mmstv265_q <= rIteriMuxFirst49_uid2438_i_unnamed_k0_zts6mmstv265_q;
                1'b1 : r49_uid2439_i_unnamed_k0_zts6mmstv265_q <= lshl49_uid2435_i_unnamed_k0_zts6mmstv265_b;
                default : r49_uid2439_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
            endcase
        end
    end

    // redist14_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_q_15(DELAY,4035)
    dspba_delay_ver #( .width(1), .depth(15), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist14_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_q_15 ( .xin(x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_q), .xout(redist14_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_q_15_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid2442_i_unnamed_k0_zts6mmstv265(BITJOIN,2441)@17
    assign lshl1_uid2442_i_unnamed_k0_zts6mmstv265_q = {r49_uid2439_i_unnamed_k0_zts6mmstv265_q, redist14_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_q_15_q};

    // nSubChunkLow48_uid2444_i_unnamed_k0_zts6mmstv265(BITSELECT,2443)@17
    assign nSubChunkLow48_uid2444_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2442_i_unnamed_k0_zts6mmstv265_q[15:0];
    assign nSubChunkLow48_uid2444_i_unnamed_k0_zts6mmstv265_b = nSubChunkLow48_uid2444_i_unnamed_k0_zts6mmstv265_in[15:0];

    // r0Sub48_uid2445_i_unnamed_k0_zts6mmstv265(SUB,2444)@17
    assign r0Sub48_uid2445_i_unnamed_k0_zts6mmstv265_a = {1'b0, nSubChunkLow48_uid2444_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub48_uid2445_i_unnamed_k0_zts6mmstv265_b = {1'b0, dSubChunkLow48_uid2443_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub48_uid2445_i_unnamed_k0_zts6mmstv265_o = $unsigned(r0Sub48_uid2445_i_unnamed_k0_zts6mmstv265_a) - $unsigned(r0Sub48_uid2445_i_unnamed_k0_zts6mmstv265_b);
    assign r0Sub48_uid2445_i_unnamed_k0_zts6mmstv265_q = r0Sub48_uid2445_i_unnamed_k0_zts6mmstv265_o[16:0];

    // cond48_uid2448_i_unnamed_k0_zts6mmstv265(BITSELECT,2447)@17
    assign cond48_uid2448_i_unnamed_k0_zts6mmstv265_in = $unsigned({{48{r0Sub48_uid2445_i_unnamed_k0_zts6mmstv265_q[16]}}, r0Sub48_uid2445_i_unnamed_k0_zts6mmstv265_q});
    assign cond48_uid2448_i_unnamed_k0_zts6mmstv265_b = $unsigned(cond48_uid2448_i_unnamed_k0_zts6mmstv265_in[64:64]);

    // opSign48_uid2449_i_unnamed_k0_zts6mmstv265(LOGICAL,2448)@17
    assign opSign48_uid2449_i_unnamed_k0_zts6mmstv265_q = cond48_uid2448_i_unnamed_k0_zts6mmstv265_b | topBitsDOR_uid2447_i_unnamed_k0_zts6mmstv265_q;

    // q48_uid2455_i_unnamed_k0_zts6mmstv265(LOGICAL,2454)@17 + 1
    assign q48_uid2455_i_unnamed_k0_zts6mmstv265_qi = ~ (opSign48_uid2449_i_unnamed_k0_zts6mmstv265_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q48_uid2455_i_unnamed_k0_zts6mmstv265_delay ( .xin(q48_uid2455_i_unnamed_k0_zts6mmstv265_qi), .xout(q48_uid2455_i_unnamed_k0_zts6mmstv265_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist238_q48_uid2455_i_unnamed_k0_zts6mmstv265_q_48(DELAY,4259)
    dspba_delay_ver #( .width(1), .depth(47), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist238_q48_uid2455_i_unnamed_k0_zts6mmstv265_q_48 ( .xin(q48_uid2455_i_unnamed_k0_zts6mmstv265_q), .xout(redist238_q48_uid2455_i_unnamed_k0_zts6mmstv265_q_48_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist502_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_16(DELAY,4523)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist502_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_16_q <= '0;
        end
        else
        begin
            redist502_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_16_q <= $unsigned(redist501_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_15_q);
        end
    end

    // topBitsDOR47_uid2461_i_unnamed_k0_zts6mmstv265(BITSELECT,2460)@18
    assign topBitsDOR47_uid2461_i_unnamed_k0_zts6mmstv265_b = redist502_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_16_q[63:17];

    // topBitsDOR_uid2462_i_unnamed_k0_zts6mmstv265(LOGICAL,2461)@18
    assign topBitsDOR_uid2462_i_unnamed_k0_zts6mmstv265_q = $unsigned(topBitsDOR47_uid2461_i_unnamed_k0_zts6mmstv265_b != 47'b00000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow47_uid2458_i_unnamed_k0_zts6mmstv265(BITSELECT,2457)@18
    assign dSubChunkLow47_uid2458_i_unnamed_k0_zts6mmstv265_in = redist502_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_16_q[16:0];
    assign dSubChunkLow47_uid2458_i_unnamed_k0_zts6mmstv265_b = dSubChunkLow47_uid2458_i_unnamed_k0_zts6mmstv265_in[16:0];

    // lshl48_uid2450_i_unnamed_k0_zts6mmstv265(BITSELECT,2449)@17
    assign lshl48_uid2450_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2442_i_unnamed_k0_zts6mmstv265_q[63:0];
    assign lshl48_uid2450_i_unnamed_k0_zts6mmstv265_b = lshl48_uid2450_i_unnamed_k0_zts6mmstv265_in[63:0];

    // cstZ48_uid536_i_unnamed_k0_zts6mmstv223(CONSTANT,535)
    assign cstZ48_uid536_i_unnamed_k0_zts6mmstv223_q = $unsigned(48'b000000000000000000000000000000000000000000000000);

    // r0SubRangeLeft48_uid2451_i_unnamed_k0_zts6mmstv265(BITSELECT,2450)@17
    assign r0SubRangeLeft48_uid2451_i_unnamed_k0_zts6mmstv265_in = r0Sub48_uid2445_i_unnamed_k0_zts6mmstv265_q[15:0];
    assign r0SubRangeLeft48_uid2451_i_unnamed_k0_zts6mmstv265_b = r0SubRangeLeft48_uid2451_i_unnamed_k0_zts6mmstv265_in[15:0];

    // rIteriMuxFirst48_uid2453_i_unnamed_k0_zts6mmstv265(BITJOIN,2452)@17
    assign rIteriMuxFirst48_uid2453_i_unnamed_k0_zts6mmstv265_q = {cstZ48_uid536_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft48_uid2451_i_unnamed_k0_zts6mmstv265_b};

    // r48_uid2454_i_unnamed_k0_zts6mmstv265(MUX,2453)@17 + 1
    assign r48_uid2454_i_unnamed_k0_zts6mmstv265_s = opSign48_uid2449_i_unnamed_k0_zts6mmstv265_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r48_uid2454_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
        end
        else
        begin
            unique case (r48_uid2454_i_unnamed_k0_zts6mmstv265_s)
                1'b0 : r48_uid2454_i_unnamed_k0_zts6mmstv265_q <= rIteriMuxFirst48_uid2453_i_unnamed_k0_zts6mmstv265_q;
                1'b1 : r48_uid2454_i_unnamed_k0_zts6mmstv265_q <= lshl48_uid2450_i_unnamed_k0_zts6mmstv265_b;
                default : r48_uid2454_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
            endcase
        end
    end

    // redist15_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_r_16(DELAY,4036)
    dspba_delay_ver #( .width(1), .depth(16), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist15_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_r_16 ( .xin(x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_r), .xout(redist15_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_r_16_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid2457_i_unnamed_k0_zts6mmstv265(BITJOIN,2456)@18
    assign lshl1_uid2457_i_unnamed_k0_zts6mmstv265_q = {r48_uid2454_i_unnamed_k0_zts6mmstv265_q, redist15_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_r_16_q};

    // nSubChunkLow47_uid2459_i_unnamed_k0_zts6mmstv265(BITSELECT,2458)@18
    assign nSubChunkLow47_uid2459_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2457_i_unnamed_k0_zts6mmstv265_q[16:0];
    assign nSubChunkLow47_uid2459_i_unnamed_k0_zts6mmstv265_b = nSubChunkLow47_uid2459_i_unnamed_k0_zts6mmstv265_in[16:0];

    // r0Sub47_uid2460_i_unnamed_k0_zts6mmstv265(SUB,2459)@18
    assign r0Sub47_uid2460_i_unnamed_k0_zts6mmstv265_a = {1'b0, nSubChunkLow47_uid2459_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub47_uid2460_i_unnamed_k0_zts6mmstv265_b = {1'b0, dSubChunkLow47_uid2458_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub47_uid2460_i_unnamed_k0_zts6mmstv265_o = $unsigned(r0Sub47_uid2460_i_unnamed_k0_zts6mmstv265_a) - $unsigned(r0Sub47_uid2460_i_unnamed_k0_zts6mmstv265_b);
    assign r0Sub47_uid2460_i_unnamed_k0_zts6mmstv265_q = r0Sub47_uid2460_i_unnamed_k0_zts6mmstv265_o[17:0];

    // cond47_uid2463_i_unnamed_k0_zts6mmstv265(BITSELECT,2462)@18
    assign cond47_uid2463_i_unnamed_k0_zts6mmstv265_in = $unsigned({{47{r0Sub47_uid2460_i_unnamed_k0_zts6mmstv265_q[17]}}, r0Sub47_uid2460_i_unnamed_k0_zts6mmstv265_q});
    assign cond47_uid2463_i_unnamed_k0_zts6mmstv265_b = $unsigned(cond47_uid2463_i_unnamed_k0_zts6mmstv265_in[64:64]);

    // opSign47_uid2464_i_unnamed_k0_zts6mmstv265(LOGICAL,2463)@18
    assign opSign47_uid2464_i_unnamed_k0_zts6mmstv265_q = cond47_uid2463_i_unnamed_k0_zts6mmstv265_b | topBitsDOR_uid2462_i_unnamed_k0_zts6mmstv265_q;

    // q47_uid2470_i_unnamed_k0_zts6mmstv265(LOGICAL,2469)@18 + 1
    assign q47_uid2470_i_unnamed_k0_zts6mmstv265_qi = ~ (opSign47_uid2464_i_unnamed_k0_zts6mmstv265_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q47_uid2470_i_unnamed_k0_zts6mmstv265_delay ( .xin(q47_uid2470_i_unnamed_k0_zts6mmstv265_qi), .xout(q47_uid2470_i_unnamed_k0_zts6mmstv265_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist237_q47_uid2470_i_unnamed_k0_zts6mmstv265_q_47(DELAY,4258)
    dspba_delay_ver #( .width(1), .depth(46), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist237_q47_uid2470_i_unnamed_k0_zts6mmstv265_q_47 ( .xin(q47_uid2470_i_unnamed_k0_zts6mmstv265_q), .xout(redist237_q47_uid2470_i_unnamed_k0_zts6mmstv265_q_47_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist503_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_17(DELAY,4524)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist503_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_17_q <= '0;
        end
        else
        begin
            redist503_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_17_q <= $unsigned(redist502_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_16_q);
        end
    end

    // topBitsDOR46_uid2476_i_unnamed_k0_zts6mmstv265(BITSELECT,2475)@19
    assign topBitsDOR46_uid2476_i_unnamed_k0_zts6mmstv265_b = redist503_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_17_q[63:18];

    // topBitsDOR_uid2477_i_unnamed_k0_zts6mmstv265(LOGICAL,2476)@19
    assign topBitsDOR_uid2477_i_unnamed_k0_zts6mmstv265_q = $unsigned(topBitsDOR46_uid2476_i_unnamed_k0_zts6mmstv265_b != 46'b0000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow46_uid2473_i_unnamed_k0_zts6mmstv265(BITSELECT,2472)@19
    assign dSubChunkLow46_uid2473_i_unnamed_k0_zts6mmstv265_in = redist503_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_17_q[17:0];
    assign dSubChunkLow46_uid2473_i_unnamed_k0_zts6mmstv265_b = dSubChunkLow46_uid2473_i_unnamed_k0_zts6mmstv265_in[17:0];

    // lshl47_uid2465_i_unnamed_k0_zts6mmstv265(BITSELECT,2464)@18
    assign lshl47_uid2465_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2457_i_unnamed_k0_zts6mmstv265_q[63:0];
    assign lshl47_uid2465_i_unnamed_k0_zts6mmstv265_b = lshl47_uid2465_i_unnamed_k0_zts6mmstv265_in[63:0];

    // cstZ47_uid551_i_unnamed_k0_zts6mmstv223(CONSTANT,550)
    assign cstZ47_uid551_i_unnamed_k0_zts6mmstv223_q = $unsigned(47'b00000000000000000000000000000000000000000000000);

    // r0SubRangeLeft47_uid2466_i_unnamed_k0_zts6mmstv265(BITSELECT,2465)@18
    assign r0SubRangeLeft47_uid2466_i_unnamed_k0_zts6mmstv265_in = r0Sub47_uid2460_i_unnamed_k0_zts6mmstv265_q[16:0];
    assign r0SubRangeLeft47_uid2466_i_unnamed_k0_zts6mmstv265_b = r0SubRangeLeft47_uid2466_i_unnamed_k0_zts6mmstv265_in[16:0];

    // rIteriMuxFirst47_uid2468_i_unnamed_k0_zts6mmstv265(BITJOIN,2467)@18
    assign rIteriMuxFirst47_uid2468_i_unnamed_k0_zts6mmstv265_q = {cstZ47_uid551_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft47_uid2466_i_unnamed_k0_zts6mmstv265_b};

    // r47_uid2469_i_unnamed_k0_zts6mmstv265(MUX,2468)@18 + 1
    assign r47_uid2469_i_unnamed_k0_zts6mmstv265_s = opSign47_uid2464_i_unnamed_k0_zts6mmstv265_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r47_uid2469_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
        end
        else
        begin
            unique case (r47_uid2469_i_unnamed_k0_zts6mmstv265_s)
                1'b0 : r47_uid2469_i_unnamed_k0_zts6mmstv265_q <= rIteriMuxFirst47_uid2468_i_unnamed_k0_zts6mmstv265_q;
                1'b1 : r47_uid2469_i_unnamed_k0_zts6mmstv265_q <= lshl47_uid2465_i_unnamed_k0_zts6mmstv265_b;
                default : r47_uid2469_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
            endcase
        end
    end

    // redist16_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_s_17(DELAY,4037)
    dspba_delay_ver #( .width(1), .depth(17), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist16_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_s_17 ( .xin(x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_s), .xout(redist16_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_s_17_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid2472_i_unnamed_k0_zts6mmstv265(BITJOIN,2471)@19
    assign lshl1_uid2472_i_unnamed_k0_zts6mmstv265_q = {r47_uid2469_i_unnamed_k0_zts6mmstv265_q, redist16_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_s_17_q};

    // nSubChunkLow46_uid2474_i_unnamed_k0_zts6mmstv265(BITSELECT,2473)@19
    assign nSubChunkLow46_uid2474_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2472_i_unnamed_k0_zts6mmstv265_q[17:0];
    assign nSubChunkLow46_uid2474_i_unnamed_k0_zts6mmstv265_b = nSubChunkLow46_uid2474_i_unnamed_k0_zts6mmstv265_in[17:0];

    // r0Sub46_uid2475_i_unnamed_k0_zts6mmstv265(SUB,2474)@19
    assign r0Sub46_uid2475_i_unnamed_k0_zts6mmstv265_a = {1'b0, nSubChunkLow46_uid2474_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub46_uid2475_i_unnamed_k0_zts6mmstv265_b = {1'b0, dSubChunkLow46_uid2473_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub46_uid2475_i_unnamed_k0_zts6mmstv265_o = $unsigned(r0Sub46_uid2475_i_unnamed_k0_zts6mmstv265_a) - $unsigned(r0Sub46_uid2475_i_unnamed_k0_zts6mmstv265_b);
    assign r0Sub46_uid2475_i_unnamed_k0_zts6mmstv265_q = r0Sub46_uid2475_i_unnamed_k0_zts6mmstv265_o[18:0];

    // cond46_uid2478_i_unnamed_k0_zts6mmstv265(BITSELECT,2477)@19
    assign cond46_uid2478_i_unnamed_k0_zts6mmstv265_in = $unsigned({{46{r0Sub46_uid2475_i_unnamed_k0_zts6mmstv265_q[18]}}, r0Sub46_uid2475_i_unnamed_k0_zts6mmstv265_q});
    assign cond46_uid2478_i_unnamed_k0_zts6mmstv265_b = $unsigned(cond46_uid2478_i_unnamed_k0_zts6mmstv265_in[64:64]);

    // opSign46_uid2479_i_unnamed_k0_zts6mmstv265(LOGICAL,2478)@19
    assign opSign46_uid2479_i_unnamed_k0_zts6mmstv265_q = cond46_uid2478_i_unnamed_k0_zts6mmstv265_b | topBitsDOR_uid2477_i_unnamed_k0_zts6mmstv265_q;

    // q46_uid2485_i_unnamed_k0_zts6mmstv265(LOGICAL,2484)@19 + 1
    assign q46_uid2485_i_unnamed_k0_zts6mmstv265_qi = ~ (opSign46_uid2479_i_unnamed_k0_zts6mmstv265_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q46_uid2485_i_unnamed_k0_zts6mmstv265_delay ( .xin(q46_uid2485_i_unnamed_k0_zts6mmstv265_qi), .xout(q46_uid2485_i_unnamed_k0_zts6mmstv265_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist236_q46_uid2485_i_unnamed_k0_zts6mmstv265_q_46(DELAY,4257)
    dspba_delay_ver #( .width(1), .depth(45), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist236_q46_uid2485_i_unnamed_k0_zts6mmstv265_q_46 ( .xin(q46_uid2485_i_unnamed_k0_zts6mmstv265_q), .xout(redist236_q46_uid2485_i_unnamed_k0_zts6mmstv265_q_46_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist504_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_18(DELAY,4525)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist504_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_18_q <= '0;
        end
        else
        begin
            redist504_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_18_q <= $unsigned(redist503_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_17_q);
        end
    end

    // topBitsDOR45_uid2491_i_unnamed_k0_zts6mmstv265(BITSELECT,2490)@20
    assign topBitsDOR45_uid2491_i_unnamed_k0_zts6mmstv265_b = redist504_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_18_q[63:19];

    // topBitsDOR_uid2492_i_unnamed_k0_zts6mmstv265(LOGICAL,2491)@20
    assign topBitsDOR_uid2492_i_unnamed_k0_zts6mmstv265_q = $unsigned(topBitsDOR45_uid2491_i_unnamed_k0_zts6mmstv265_b != 45'b000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow45_uid2488_i_unnamed_k0_zts6mmstv265(BITSELECT,2487)@20
    assign dSubChunkLow45_uid2488_i_unnamed_k0_zts6mmstv265_in = redist504_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_18_q[18:0];
    assign dSubChunkLow45_uid2488_i_unnamed_k0_zts6mmstv265_b = dSubChunkLow45_uid2488_i_unnamed_k0_zts6mmstv265_in[18:0];

    // lshl46_uid2480_i_unnamed_k0_zts6mmstv265(BITSELECT,2479)@19
    assign lshl46_uid2480_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2472_i_unnamed_k0_zts6mmstv265_q[63:0];
    assign lshl46_uid2480_i_unnamed_k0_zts6mmstv265_b = lshl46_uid2480_i_unnamed_k0_zts6mmstv265_in[63:0];

    // cstZ46_uid566_i_unnamed_k0_zts6mmstv223(CONSTANT,565)
    assign cstZ46_uid566_i_unnamed_k0_zts6mmstv223_q = $unsigned(46'b0000000000000000000000000000000000000000000000);

    // r0SubRangeLeft46_uid2481_i_unnamed_k0_zts6mmstv265(BITSELECT,2480)@19
    assign r0SubRangeLeft46_uid2481_i_unnamed_k0_zts6mmstv265_in = r0Sub46_uid2475_i_unnamed_k0_zts6mmstv265_q[17:0];
    assign r0SubRangeLeft46_uid2481_i_unnamed_k0_zts6mmstv265_b = r0SubRangeLeft46_uid2481_i_unnamed_k0_zts6mmstv265_in[17:0];

    // rIteriMuxFirst46_uid2483_i_unnamed_k0_zts6mmstv265(BITJOIN,2482)@19
    assign rIteriMuxFirst46_uid2483_i_unnamed_k0_zts6mmstv265_q = {cstZ46_uid566_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft46_uid2481_i_unnamed_k0_zts6mmstv265_b};

    // r46_uid2484_i_unnamed_k0_zts6mmstv265(MUX,2483)@19 + 1
    assign r46_uid2484_i_unnamed_k0_zts6mmstv265_s = opSign46_uid2479_i_unnamed_k0_zts6mmstv265_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r46_uid2484_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
        end
        else
        begin
            unique case (r46_uid2484_i_unnamed_k0_zts6mmstv265_s)
                1'b0 : r46_uid2484_i_unnamed_k0_zts6mmstv265_q <= rIteriMuxFirst46_uid2483_i_unnamed_k0_zts6mmstv265_q;
                1'b1 : r46_uid2484_i_unnamed_k0_zts6mmstv265_q <= lshl46_uid2480_i_unnamed_k0_zts6mmstv265_b;
                default : r46_uid2484_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
            endcase
        end
    end

    // redist17_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_t_18(DELAY,4038)
    dspba_delay_ver #( .width(1), .depth(18), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist17_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_t_18 ( .xin(x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_t), .xout(redist17_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_t_18_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid2487_i_unnamed_k0_zts6mmstv265(BITJOIN,2486)@20
    assign lshl1_uid2487_i_unnamed_k0_zts6mmstv265_q = {r46_uid2484_i_unnamed_k0_zts6mmstv265_q, redist17_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_t_18_q};

    // nSubChunkLow45_uid2489_i_unnamed_k0_zts6mmstv265(BITSELECT,2488)@20
    assign nSubChunkLow45_uid2489_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2487_i_unnamed_k0_zts6mmstv265_q[18:0];
    assign nSubChunkLow45_uid2489_i_unnamed_k0_zts6mmstv265_b = nSubChunkLow45_uid2489_i_unnamed_k0_zts6mmstv265_in[18:0];

    // r0Sub45_uid2490_i_unnamed_k0_zts6mmstv265(SUB,2489)@20
    assign r0Sub45_uid2490_i_unnamed_k0_zts6mmstv265_a = {1'b0, nSubChunkLow45_uid2489_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub45_uid2490_i_unnamed_k0_zts6mmstv265_b = {1'b0, dSubChunkLow45_uid2488_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub45_uid2490_i_unnamed_k0_zts6mmstv265_o = $unsigned(r0Sub45_uid2490_i_unnamed_k0_zts6mmstv265_a) - $unsigned(r0Sub45_uid2490_i_unnamed_k0_zts6mmstv265_b);
    assign r0Sub45_uid2490_i_unnamed_k0_zts6mmstv265_q = r0Sub45_uid2490_i_unnamed_k0_zts6mmstv265_o[19:0];

    // cond45_uid2493_i_unnamed_k0_zts6mmstv265(BITSELECT,2492)@20
    assign cond45_uid2493_i_unnamed_k0_zts6mmstv265_in = $unsigned({{45{r0Sub45_uid2490_i_unnamed_k0_zts6mmstv265_q[19]}}, r0Sub45_uid2490_i_unnamed_k0_zts6mmstv265_q});
    assign cond45_uid2493_i_unnamed_k0_zts6mmstv265_b = $unsigned(cond45_uid2493_i_unnamed_k0_zts6mmstv265_in[64:64]);

    // opSign45_uid2494_i_unnamed_k0_zts6mmstv265(LOGICAL,2493)@20
    assign opSign45_uid2494_i_unnamed_k0_zts6mmstv265_q = cond45_uid2493_i_unnamed_k0_zts6mmstv265_b | topBitsDOR_uid2492_i_unnamed_k0_zts6mmstv265_q;

    // q45_uid2500_i_unnamed_k0_zts6mmstv265(LOGICAL,2499)@20 + 1
    assign q45_uid2500_i_unnamed_k0_zts6mmstv265_qi = ~ (opSign45_uid2494_i_unnamed_k0_zts6mmstv265_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q45_uid2500_i_unnamed_k0_zts6mmstv265_delay ( .xin(q45_uid2500_i_unnamed_k0_zts6mmstv265_qi), .xout(q45_uid2500_i_unnamed_k0_zts6mmstv265_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist235_q45_uid2500_i_unnamed_k0_zts6mmstv265_q_45(DELAY,4256)
    dspba_delay_ver #( .width(1), .depth(44), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist235_q45_uid2500_i_unnamed_k0_zts6mmstv265_q_45 ( .xin(q45_uid2500_i_unnamed_k0_zts6mmstv265_q), .xout(redist235_q45_uid2500_i_unnamed_k0_zts6mmstv265_q_45_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist505_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_19(DELAY,4526)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist505_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_19_q <= '0;
        end
        else
        begin
            redist505_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_19_q <= $unsigned(redist504_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_18_q);
        end
    end

    // topBitsDOR44_uid2506_i_unnamed_k0_zts6mmstv265(BITSELECT,2505)@21
    assign topBitsDOR44_uid2506_i_unnamed_k0_zts6mmstv265_b = redist505_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_19_q[63:20];

    // topBitsDOR_uid2507_i_unnamed_k0_zts6mmstv265(LOGICAL,2506)@21
    assign topBitsDOR_uid2507_i_unnamed_k0_zts6mmstv265_q = $unsigned(topBitsDOR44_uid2506_i_unnamed_k0_zts6mmstv265_b != 44'b00000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow44_uid2503_i_unnamed_k0_zts6mmstv265(BITSELECT,2502)@21
    assign dSubChunkLow44_uid2503_i_unnamed_k0_zts6mmstv265_in = redist505_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_19_q[19:0];
    assign dSubChunkLow44_uid2503_i_unnamed_k0_zts6mmstv265_b = dSubChunkLow44_uid2503_i_unnamed_k0_zts6mmstv265_in[19:0];

    // lshl45_uid2495_i_unnamed_k0_zts6mmstv265(BITSELECT,2494)@20
    assign lshl45_uid2495_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2487_i_unnamed_k0_zts6mmstv265_q[63:0];
    assign lshl45_uid2495_i_unnamed_k0_zts6mmstv265_b = lshl45_uid2495_i_unnamed_k0_zts6mmstv265_in[63:0];

    // cstZ45_uid581_i_unnamed_k0_zts6mmstv223(CONSTANT,580)
    assign cstZ45_uid581_i_unnamed_k0_zts6mmstv223_q = $unsigned(45'b000000000000000000000000000000000000000000000);

    // r0SubRangeLeft45_uid2496_i_unnamed_k0_zts6mmstv265(BITSELECT,2495)@20
    assign r0SubRangeLeft45_uid2496_i_unnamed_k0_zts6mmstv265_in = r0Sub45_uid2490_i_unnamed_k0_zts6mmstv265_q[18:0];
    assign r0SubRangeLeft45_uid2496_i_unnamed_k0_zts6mmstv265_b = r0SubRangeLeft45_uid2496_i_unnamed_k0_zts6mmstv265_in[18:0];

    // rIteriMuxFirst45_uid2498_i_unnamed_k0_zts6mmstv265(BITJOIN,2497)@20
    assign rIteriMuxFirst45_uid2498_i_unnamed_k0_zts6mmstv265_q = {cstZ45_uid581_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft45_uid2496_i_unnamed_k0_zts6mmstv265_b};

    // r45_uid2499_i_unnamed_k0_zts6mmstv265(MUX,2498)@20 + 1
    assign r45_uid2499_i_unnamed_k0_zts6mmstv265_s = opSign45_uid2494_i_unnamed_k0_zts6mmstv265_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r45_uid2499_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
        end
        else
        begin
            unique case (r45_uid2499_i_unnamed_k0_zts6mmstv265_s)
                1'b0 : r45_uid2499_i_unnamed_k0_zts6mmstv265_q <= rIteriMuxFirst45_uid2498_i_unnamed_k0_zts6mmstv265_q;
                1'b1 : r45_uid2499_i_unnamed_k0_zts6mmstv265_q <= lshl45_uid2495_i_unnamed_k0_zts6mmstv265_b;
                default : r45_uid2499_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
            endcase
        end
    end

    // redist18_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_u_19(DELAY,4039)
    dspba_delay_ver #( .width(1), .depth(19), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist18_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_u_19 ( .xin(x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_u), .xout(redist18_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_u_19_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid2502_i_unnamed_k0_zts6mmstv265(BITJOIN,2501)@21
    assign lshl1_uid2502_i_unnamed_k0_zts6mmstv265_q = {r45_uid2499_i_unnamed_k0_zts6mmstv265_q, redist18_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_u_19_q};

    // nSubChunkLow44_uid2504_i_unnamed_k0_zts6mmstv265(BITSELECT,2503)@21
    assign nSubChunkLow44_uid2504_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2502_i_unnamed_k0_zts6mmstv265_q[19:0];
    assign nSubChunkLow44_uid2504_i_unnamed_k0_zts6mmstv265_b = nSubChunkLow44_uid2504_i_unnamed_k0_zts6mmstv265_in[19:0];

    // r0Sub44_uid2505_i_unnamed_k0_zts6mmstv265(SUB,2504)@21
    assign r0Sub44_uid2505_i_unnamed_k0_zts6mmstv265_a = {1'b0, nSubChunkLow44_uid2504_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub44_uid2505_i_unnamed_k0_zts6mmstv265_b = {1'b0, dSubChunkLow44_uid2503_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub44_uid2505_i_unnamed_k0_zts6mmstv265_o = $unsigned(r0Sub44_uid2505_i_unnamed_k0_zts6mmstv265_a) - $unsigned(r0Sub44_uid2505_i_unnamed_k0_zts6mmstv265_b);
    assign r0Sub44_uid2505_i_unnamed_k0_zts6mmstv265_q = r0Sub44_uid2505_i_unnamed_k0_zts6mmstv265_o[20:0];

    // cond44_uid2508_i_unnamed_k0_zts6mmstv265(BITSELECT,2507)@21
    assign cond44_uid2508_i_unnamed_k0_zts6mmstv265_in = $unsigned({{44{r0Sub44_uid2505_i_unnamed_k0_zts6mmstv265_q[20]}}, r0Sub44_uid2505_i_unnamed_k0_zts6mmstv265_q});
    assign cond44_uid2508_i_unnamed_k0_zts6mmstv265_b = $unsigned(cond44_uid2508_i_unnamed_k0_zts6mmstv265_in[64:64]);

    // opSign44_uid2509_i_unnamed_k0_zts6mmstv265(LOGICAL,2508)@21
    assign opSign44_uid2509_i_unnamed_k0_zts6mmstv265_q = cond44_uid2508_i_unnamed_k0_zts6mmstv265_b | topBitsDOR_uid2507_i_unnamed_k0_zts6mmstv265_q;

    // q44_uid2515_i_unnamed_k0_zts6mmstv265(LOGICAL,2514)@21 + 1
    assign q44_uid2515_i_unnamed_k0_zts6mmstv265_qi = ~ (opSign44_uid2509_i_unnamed_k0_zts6mmstv265_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q44_uid2515_i_unnamed_k0_zts6mmstv265_delay ( .xin(q44_uid2515_i_unnamed_k0_zts6mmstv265_qi), .xout(q44_uid2515_i_unnamed_k0_zts6mmstv265_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist234_q44_uid2515_i_unnamed_k0_zts6mmstv265_q_44(DELAY,4255)
    dspba_delay_ver #( .width(1), .depth(43), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist234_q44_uid2515_i_unnamed_k0_zts6mmstv265_q_44 ( .xin(q44_uid2515_i_unnamed_k0_zts6mmstv265_q), .xout(redist234_q44_uid2515_i_unnamed_k0_zts6mmstv265_q_44_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist506_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_20(DELAY,4527)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist506_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_20_q <= '0;
        end
        else
        begin
            redist506_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_20_q <= $unsigned(redist505_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_19_q);
        end
    end

    // topBitsDOR43_uid2521_i_unnamed_k0_zts6mmstv265(BITSELECT,2520)@22
    assign topBitsDOR43_uid2521_i_unnamed_k0_zts6mmstv265_b = redist506_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_20_q[63:21];

    // topBitsDOR_uid2522_i_unnamed_k0_zts6mmstv265(LOGICAL,2521)@22
    assign topBitsDOR_uid2522_i_unnamed_k0_zts6mmstv265_q = $unsigned(topBitsDOR43_uid2521_i_unnamed_k0_zts6mmstv265_b != 43'b0000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow43_uid2518_i_unnamed_k0_zts6mmstv265(BITSELECT,2517)@22
    assign dSubChunkLow43_uid2518_i_unnamed_k0_zts6mmstv265_in = redist506_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_20_q[20:0];
    assign dSubChunkLow43_uid2518_i_unnamed_k0_zts6mmstv265_b = dSubChunkLow43_uid2518_i_unnamed_k0_zts6mmstv265_in[20:0];

    // lshl44_uid2510_i_unnamed_k0_zts6mmstv265(BITSELECT,2509)@21
    assign lshl44_uid2510_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2502_i_unnamed_k0_zts6mmstv265_q[63:0];
    assign lshl44_uid2510_i_unnamed_k0_zts6mmstv265_b = lshl44_uid2510_i_unnamed_k0_zts6mmstv265_in[63:0];

    // cstZ44_uid596_i_unnamed_k0_zts6mmstv223(CONSTANT,595)
    assign cstZ44_uid596_i_unnamed_k0_zts6mmstv223_q = $unsigned(44'b00000000000000000000000000000000000000000000);

    // r0SubRangeLeft44_uid2511_i_unnamed_k0_zts6mmstv265(BITSELECT,2510)@21
    assign r0SubRangeLeft44_uid2511_i_unnamed_k0_zts6mmstv265_in = r0Sub44_uid2505_i_unnamed_k0_zts6mmstv265_q[19:0];
    assign r0SubRangeLeft44_uid2511_i_unnamed_k0_zts6mmstv265_b = r0SubRangeLeft44_uid2511_i_unnamed_k0_zts6mmstv265_in[19:0];

    // rIteriMuxFirst44_uid2513_i_unnamed_k0_zts6mmstv265(BITJOIN,2512)@21
    assign rIteriMuxFirst44_uid2513_i_unnamed_k0_zts6mmstv265_q = {cstZ44_uid596_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft44_uid2511_i_unnamed_k0_zts6mmstv265_b};

    // r44_uid2514_i_unnamed_k0_zts6mmstv265(MUX,2513)@21 + 1
    assign r44_uid2514_i_unnamed_k0_zts6mmstv265_s = opSign44_uid2509_i_unnamed_k0_zts6mmstv265_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r44_uid2514_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
        end
        else
        begin
            unique case (r44_uid2514_i_unnamed_k0_zts6mmstv265_s)
                1'b0 : r44_uid2514_i_unnamed_k0_zts6mmstv265_q <= rIteriMuxFirst44_uid2513_i_unnamed_k0_zts6mmstv265_q;
                1'b1 : r44_uid2514_i_unnamed_k0_zts6mmstv265_q <= lshl44_uid2510_i_unnamed_k0_zts6mmstv265_b;
                default : r44_uid2514_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
            endcase
        end
    end

    // redist19_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_v_20(DELAY,4040)
    dspba_delay_ver #( .width(1), .depth(20), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist19_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_v_20 ( .xin(x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_v), .xout(redist19_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_v_20_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid2517_i_unnamed_k0_zts6mmstv265(BITJOIN,2516)@22
    assign lshl1_uid2517_i_unnamed_k0_zts6mmstv265_q = {r44_uid2514_i_unnamed_k0_zts6mmstv265_q, redist19_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_v_20_q};

    // nSubChunkLow43_uid2519_i_unnamed_k0_zts6mmstv265(BITSELECT,2518)@22
    assign nSubChunkLow43_uid2519_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2517_i_unnamed_k0_zts6mmstv265_q[20:0];
    assign nSubChunkLow43_uid2519_i_unnamed_k0_zts6mmstv265_b = nSubChunkLow43_uid2519_i_unnamed_k0_zts6mmstv265_in[20:0];

    // r0Sub43_uid2520_i_unnamed_k0_zts6mmstv265(SUB,2519)@22
    assign r0Sub43_uid2520_i_unnamed_k0_zts6mmstv265_a = {1'b0, nSubChunkLow43_uid2519_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub43_uid2520_i_unnamed_k0_zts6mmstv265_b = {1'b0, dSubChunkLow43_uid2518_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub43_uid2520_i_unnamed_k0_zts6mmstv265_o = $unsigned(r0Sub43_uid2520_i_unnamed_k0_zts6mmstv265_a) - $unsigned(r0Sub43_uid2520_i_unnamed_k0_zts6mmstv265_b);
    assign r0Sub43_uid2520_i_unnamed_k0_zts6mmstv265_q = r0Sub43_uid2520_i_unnamed_k0_zts6mmstv265_o[21:0];

    // cond43_uid2523_i_unnamed_k0_zts6mmstv265(BITSELECT,2522)@22
    assign cond43_uid2523_i_unnamed_k0_zts6mmstv265_in = $unsigned({{43{r0Sub43_uid2520_i_unnamed_k0_zts6mmstv265_q[21]}}, r0Sub43_uid2520_i_unnamed_k0_zts6mmstv265_q});
    assign cond43_uid2523_i_unnamed_k0_zts6mmstv265_b = $unsigned(cond43_uid2523_i_unnamed_k0_zts6mmstv265_in[64:64]);

    // opSign43_uid2524_i_unnamed_k0_zts6mmstv265(LOGICAL,2523)@22
    assign opSign43_uid2524_i_unnamed_k0_zts6mmstv265_q = cond43_uid2523_i_unnamed_k0_zts6mmstv265_b | topBitsDOR_uid2522_i_unnamed_k0_zts6mmstv265_q;

    // q43_uid2530_i_unnamed_k0_zts6mmstv265(LOGICAL,2529)@22 + 1
    assign q43_uid2530_i_unnamed_k0_zts6mmstv265_qi = ~ (opSign43_uid2524_i_unnamed_k0_zts6mmstv265_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q43_uid2530_i_unnamed_k0_zts6mmstv265_delay ( .xin(q43_uid2530_i_unnamed_k0_zts6mmstv265_qi), .xout(q43_uid2530_i_unnamed_k0_zts6mmstv265_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist233_q43_uid2530_i_unnamed_k0_zts6mmstv265_q_43(DELAY,4254)
    dspba_delay_ver #( .width(1), .depth(42), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist233_q43_uid2530_i_unnamed_k0_zts6mmstv265_q_43 ( .xin(q43_uid2530_i_unnamed_k0_zts6mmstv265_q), .xout(redist233_q43_uid2530_i_unnamed_k0_zts6mmstv265_q_43_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist507_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_21(DELAY,4528)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist507_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_21_q <= '0;
        end
        else
        begin
            redist507_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_21_q <= $unsigned(redist506_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_20_q);
        end
    end

    // topBitsDOR42_uid2536_i_unnamed_k0_zts6mmstv265(BITSELECT,2535)@23
    assign topBitsDOR42_uid2536_i_unnamed_k0_zts6mmstv265_b = redist507_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_21_q[63:22];

    // topBitsDOR_uid2537_i_unnamed_k0_zts6mmstv265(LOGICAL,2536)@23
    assign topBitsDOR_uid2537_i_unnamed_k0_zts6mmstv265_q = $unsigned(topBitsDOR42_uid2536_i_unnamed_k0_zts6mmstv265_b != 42'b000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow42_uid2533_i_unnamed_k0_zts6mmstv265(BITSELECT,2532)@23
    assign dSubChunkLow42_uid2533_i_unnamed_k0_zts6mmstv265_in = redist507_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_21_q[21:0];
    assign dSubChunkLow42_uid2533_i_unnamed_k0_zts6mmstv265_b = dSubChunkLow42_uid2533_i_unnamed_k0_zts6mmstv265_in[21:0];

    // lshl43_uid2525_i_unnamed_k0_zts6mmstv265(BITSELECT,2524)@22
    assign lshl43_uid2525_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2517_i_unnamed_k0_zts6mmstv265_q[63:0];
    assign lshl43_uid2525_i_unnamed_k0_zts6mmstv265_b = lshl43_uid2525_i_unnamed_k0_zts6mmstv265_in[63:0];

    // cstZ43_uid611_i_unnamed_k0_zts6mmstv223(CONSTANT,610)
    assign cstZ43_uid611_i_unnamed_k0_zts6mmstv223_q = $unsigned(43'b0000000000000000000000000000000000000000000);

    // r0SubRangeLeft43_uid2526_i_unnamed_k0_zts6mmstv265(BITSELECT,2525)@22
    assign r0SubRangeLeft43_uid2526_i_unnamed_k0_zts6mmstv265_in = r0Sub43_uid2520_i_unnamed_k0_zts6mmstv265_q[20:0];
    assign r0SubRangeLeft43_uid2526_i_unnamed_k0_zts6mmstv265_b = r0SubRangeLeft43_uid2526_i_unnamed_k0_zts6mmstv265_in[20:0];

    // rIteriMuxFirst43_uid2528_i_unnamed_k0_zts6mmstv265(BITJOIN,2527)@22
    assign rIteriMuxFirst43_uid2528_i_unnamed_k0_zts6mmstv265_q = {cstZ43_uid611_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft43_uid2526_i_unnamed_k0_zts6mmstv265_b};

    // r43_uid2529_i_unnamed_k0_zts6mmstv265(MUX,2528)@22 + 1
    assign r43_uid2529_i_unnamed_k0_zts6mmstv265_s = opSign43_uid2524_i_unnamed_k0_zts6mmstv265_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r43_uid2529_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
        end
        else
        begin
            unique case (r43_uid2529_i_unnamed_k0_zts6mmstv265_s)
                1'b0 : r43_uid2529_i_unnamed_k0_zts6mmstv265_q <= rIteriMuxFirst43_uid2528_i_unnamed_k0_zts6mmstv265_q;
                1'b1 : r43_uid2529_i_unnamed_k0_zts6mmstv265_q <= lshl43_uid2525_i_unnamed_k0_zts6mmstv265_b;
                default : r43_uid2529_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
            endcase
        end
    end

    // redist20_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_w_21(DELAY,4041)
    dspba_delay_ver #( .width(1), .depth(21), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist20_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_w_21 ( .xin(x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_w), .xout(redist20_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_w_21_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid2532_i_unnamed_k0_zts6mmstv265(BITJOIN,2531)@23
    assign lshl1_uid2532_i_unnamed_k0_zts6mmstv265_q = {r43_uid2529_i_unnamed_k0_zts6mmstv265_q, redist20_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_w_21_q};

    // nSubChunkLow42_uid2534_i_unnamed_k0_zts6mmstv265(BITSELECT,2533)@23
    assign nSubChunkLow42_uid2534_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2532_i_unnamed_k0_zts6mmstv265_q[21:0];
    assign nSubChunkLow42_uid2534_i_unnamed_k0_zts6mmstv265_b = nSubChunkLow42_uid2534_i_unnamed_k0_zts6mmstv265_in[21:0];

    // r0Sub42_uid2535_i_unnamed_k0_zts6mmstv265(SUB,2534)@23
    assign r0Sub42_uid2535_i_unnamed_k0_zts6mmstv265_a = {1'b0, nSubChunkLow42_uid2534_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub42_uid2535_i_unnamed_k0_zts6mmstv265_b = {1'b0, dSubChunkLow42_uid2533_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub42_uid2535_i_unnamed_k0_zts6mmstv265_o = $unsigned(r0Sub42_uid2535_i_unnamed_k0_zts6mmstv265_a) - $unsigned(r0Sub42_uid2535_i_unnamed_k0_zts6mmstv265_b);
    assign r0Sub42_uid2535_i_unnamed_k0_zts6mmstv265_q = r0Sub42_uid2535_i_unnamed_k0_zts6mmstv265_o[22:0];

    // cond42_uid2538_i_unnamed_k0_zts6mmstv265(BITSELECT,2537)@23
    assign cond42_uid2538_i_unnamed_k0_zts6mmstv265_in = $unsigned({{42{r0Sub42_uid2535_i_unnamed_k0_zts6mmstv265_q[22]}}, r0Sub42_uid2535_i_unnamed_k0_zts6mmstv265_q});
    assign cond42_uid2538_i_unnamed_k0_zts6mmstv265_b = $unsigned(cond42_uid2538_i_unnamed_k0_zts6mmstv265_in[64:64]);

    // opSign42_uid2539_i_unnamed_k0_zts6mmstv265(LOGICAL,2538)@23
    assign opSign42_uid2539_i_unnamed_k0_zts6mmstv265_q = cond42_uid2538_i_unnamed_k0_zts6mmstv265_b | topBitsDOR_uid2537_i_unnamed_k0_zts6mmstv265_q;

    // q42_uid2545_i_unnamed_k0_zts6mmstv265(LOGICAL,2544)@23 + 1
    assign q42_uid2545_i_unnamed_k0_zts6mmstv265_qi = ~ (opSign42_uid2539_i_unnamed_k0_zts6mmstv265_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q42_uid2545_i_unnamed_k0_zts6mmstv265_delay ( .xin(q42_uid2545_i_unnamed_k0_zts6mmstv265_qi), .xout(q42_uid2545_i_unnamed_k0_zts6mmstv265_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist232_q42_uid2545_i_unnamed_k0_zts6mmstv265_q_42(DELAY,4253)
    dspba_delay_ver #( .width(1), .depth(41), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist232_q42_uid2545_i_unnamed_k0_zts6mmstv265_q_42 ( .xin(q42_uid2545_i_unnamed_k0_zts6mmstv265_q), .xout(redist232_q42_uid2545_i_unnamed_k0_zts6mmstv265_q_42_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist508_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_22(DELAY,4529)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist508_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_22_q <= '0;
        end
        else
        begin
            redist508_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_22_q <= $unsigned(redist507_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_21_q);
        end
    end

    // topBitsDOR41_uid2551_i_unnamed_k0_zts6mmstv265(BITSELECT,2550)@24
    assign topBitsDOR41_uid2551_i_unnamed_k0_zts6mmstv265_b = redist508_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_22_q[63:23];

    // topBitsDOR_uid2552_i_unnamed_k0_zts6mmstv265(LOGICAL,2551)@24
    assign topBitsDOR_uid2552_i_unnamed_k0_zts6mmstv265_q = $unsigned(topBitsDOR41_uid2551_i_unnamed_k0_zts6mmstv265_b != 41'b00000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow41_uid2548_i_unnamed_k0_zts6mmstv265(BITSELECT,2547)@24
    assign dSubChunkLow41_uid2548_i_unnamed_k0_zts6mmstv265_in = redist508_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_22_q[22:0];
    assign dSubChunkLow41_uid2548_i_unnamed_k0_zts6mmstv265_b = dSubChunkLow41_uid2548_i_unnamed_k0_zts6mmstv265_in[22:0];

    // lshl42_uid2540_i_unnamed_k0_zts6mmstv265(BITSELECT,2539)@23
    assign lshl42_uid2540_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2532_i_unnamed_k0_zts6mmstv265_q[63:0];
    assign lshl42_uid2540_i_unnamed_k0_zts6mmstv265_b = lshl42_uid2540_i_unnamed_k0_zts6mmstv265_in[63:0];

    // cstZ42_uid626_i_unnamed_k0_zts6mmstv223(CONSTANT,625)
    assign cstZ42_uid626_i_unnamed_k0_zts6mmstv223_q = $unsigned(42'b000000000000000000000000000000000000000000);

    // r0SubRangeLeft42_uid2541_i_unnamed_k0_zts6mmstv265(BITSELECT,2540)@23
    assign r0SubRangeLeft42_uid2541_i_unnamed_k0_zts6mmstv265_in = r0Sub42_uid2535_i_unnamed_k0_zts6mmstv265_q[21:0];
    assign r0SubRangeLeft42_uid2541_i_unnamed_k0_zts6mmstv265_b = r0SubRangeLeft42_uid2541_i_unnamed_k0_zts6mmstv265_in[21:0];

    // rIteriMuxFirst42_uid2543_i_unnamed_k0_zts6mmstv265(BITJOIN,2542)@23
    assign rIteriMuxFirst42_uid2543_i_unnamed_k0_zts6mmstv265_q = {cstZ42_uid626_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft42_uid2541_i_unnamed_k0_zts6mmstv265_b};

    // r42_uid2544_i_unnamed_k0_zts6mmstv265(MUX,2543)@23 + 1
    assign r42_uid2544_i_unnamed_k0_zts6mmstv265_s = opSign42_uid2539_i_unnamed_k0_zts6mmstv265_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r42_uid2544_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
        end
        else
        begin
            unique case (r42_uid2544_i_unnamed_k0_zts6mmstv265_s)
                1'b0 : r42_uid2544_i_unnamed_k0_zts6mmstv265_q <= rIteriMuxFirst42_uid2543_i_unnamed_k0_zts6mmstv265_q;
                1'b1 : r42_uid2544_i_unnamed_k0_zts6mmstv265_q <= lshl42_uid2540_i_unnamed_k0_zts6mmstv265_b;
                default : r42_uid2544_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
            endcase
        end
    end

    // redist21_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_x_22(DELAY,4042)
    dspba_delay_ver #( .width(1), .depth(22), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist21_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_x_22 ( .xin(x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_x), .xout(redist21_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_x_22_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid2547_i_unnamed_k0_zts6mmstv265(BITJOIN,2546)@24
    assign lshl1_uid2547_i_unnamed_k0_zts6mmstv265_q = {r42_uid2544_i_unnamed_k0_zts6mmstv265_q, redist21_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_x_22_q};

    // nSubChunkLow41_uid2549_i_unnamed_k0_zts6mmstv265(BITSELECT,2548)@24
    assign nSubChunkLow41_uid2549_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2547_i_unnamed_k0_zts6mmstv265_q[22:0];
    assign nSubChunkLow41_uid2549_i_unnamed_k0_zts6mmstv265_b = nSubChunkLow41_uid2549_i_unnamed_k0_zts6mmstv265_in[22:0];

    // r0Sub41_uid2550_i_unnamed_k0_zts6mmstv265(SUB,2549)@24
    assign r0Sub41_uid2550_i_unnamed_k0_zts6mmstv265_a = {1'b0, nSubChunkLow41_uid2549_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub41_uid2550_i_unnamed_k0_zts6mmstv265_b = {1'b0, dSubChunkLow41_uid2548_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub41_uid2550_i_unnamed_k0_zts6mmstv265_o = $unsigned(r0Sub41_uid2550_i_unnamed_k0_zts6mmstv265_a) - $unsigned(r0Sub41_uid2550_i_unnamed_k0_zts6mmstv265_b);
    assign r0Sub41_uid2550_i_unnamed_k0_zts6mmstv265_q = r0Sub41_uid2550_i_unnamed_k0_zts6mmstv265_o[23:0];

    // cond41_uid2553_i_unnamed_k0_zts6mmstv265(BITSELECT,2552)@24
    assign cond41_uid2553_i_unnamed_k0_zts6mmstv265_in = $unsigned({{41{r0Sub41_uid2550_i_unnamed_k0_zts6mmstv265_q[23]}}, r0Sub41_uid2550_i_unnamed_k0_zts6mmstv265_q});
    assign cond41_uid2553_i_unnamed_k0_zts6mmstv265_b = $unsigned(cond41_uid2553_i_unnamed_k0_zts6mmstv265_in[64:64]);

    // opSign41_uid2554_i_unnamed_k0_zts6mmstv265(LOGICAL,2553)@24
    assign opSign41_uid2554_i_unnamed_k0_zts6mmstv265_q = cond41_uid2553_i_unnamed_k0_zts6mmstv265_b | topBitsDOR_uid2552_i_unnamed_k0_zts6mmstv265_q;

    // q41_uid2560_i_unnamed_k0_zts6mmstv265(LOGICAL,2559)@24 + 1
    assign q41_uid2560_i_unnamed_k0_zts6mmstv265_qi = ~ (opSign41_uid2554_i_unnamed_k0_zts6mmstv265_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q41_uid2560_i_unnamed_k0_zts6mmstv265_delay ( .xin(q41_uid2560_i_unnamed_k0_zts6mmstv265_qi), .xout(q41_uid2560_i_unnamed_k0_zts6mmstv265_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist231_q41_uid2560_i_unnamed_k0_zts6mmstv265_q_41(DELAY,4252)
    dspba_delay_ver #( .width(1), .depth(40), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist231_q41_uid2560_i_unnamed_k0_zts6mmstv265_q_41 ( .xin(q41_uid2560_i_unnamed_k0_zts6mmstv265_q), .xout(redist231_q41_uid2560_i_unnamed_k0_zts6mmstv265_q_41_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist509_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_23(DELAY,4530)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist509_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_23_q <= '0;
        end
        else
        begin
            redist509_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_23_q <= $unsigned(redist508_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_22_q);
        end
    end

    // topBitsDOR40_uid2566_i_unnamed_k0_zts6mmstv265(BITSELECT,2565)@25
    assign topBitsDOR40_uid2566_i_unnamed_k0_zts6mmstv265_b = redist509_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_23_q[63:24];

    // topBitsDOR_uid2567_i_unnamed_k0_zts6mmstv265(LOGICAL,2566)@25
    assign topBitsDOR_uid2567_i_unnamed_k0_zts6mmstv265_q = $unsigned(topBitsDOR40_uid2566_i_unnamed_k0_zts6mmstv265_b != 40'b0000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow40_uid2563_i_unnamed_k0_zts6mmstv265(BITSELECT,2562)@25
    assign dSubChunkLow40_uid2563_i_unnamed_k0_zts6mmstv265_in = redist509_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_23_q[23:0];
    assign dSubChunkLow40_uid2563_i_unnamed_k0_zts6mmstv265_b = dSubChunkLow40_uid2563_i_unnamed_k0_zts6mmstv265_in[23:0];

    // lshl41_uid2555_i_unnamed_k0_zts6mmstv265(BITSELECT,2554)@24
    assign lshl41_uid2555_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2547_i_unnamed_k0_zts6mmstv265_q[63:0];
    assign lshl41_uid2555_i_unnamed_k0_zts6mmstv265_b = lshl41_uid2555_i_unnamed_k0_zts6mmstv265_in[63:0];

    // cstZ41_uid641_i_unnamed_k0_zts6mmstv223(CONSTANT,640)
    assign cstZ41_uid641_i_unnamed_k0_zts6mmstv223_q = $unsigned(41'b00000000000000000000000000000000000000000);

    // r0SubRangeLeft41_uid2556_i_unnamed_k0_zts6mmstv265(BITSELECT,2555)@24
    assign r0SubRangeLeft41_uid2556_i_unnamed_k0_zts6mmstv265_in = r0Sub41_uid2550_i_unnamed_k0_zts6mmstv265_q[22:0];
    assign r0SubRangeLeft41_uid2556_i_unnamed_k0_zts6mmstv265_b = r0SubRangeLeft41_uid2556_i_unnamed_k0_zts6mmstv265_in[22:0];

    // rIteriMuxFirst41_uid2558_i_unnamed_k0_zts6mmstv265(BITJOIN,2557)@24
    assign rIteriMuxFirst41_uid2558_i_unnamed_k0_zts6mmstv265_q = {cstZ41_uid641_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft41_uid2556_i_unnamed_k0_zts6mmstv265_b};

    // r41_uid2559_i_unnamed_k0_zts6mmstv265(MUX,2558)@24 + 1
    assign r41_uid2559_i_unnamed_k0_zts6mmstv265_s = opSign41_uid2554_i_unnamed_k0_zts6mmstv265_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r41_uid2559_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
        end
        else
        begin
            unique case (r41_uid2559_i_unnamed_k0_zts6mmstv265_s)
                1'b0 : r41_uid2559_i_unnamed_k0_zts6mmstv265_q <= rIteriMuxFirst41_uid2558_i_unnamed_k0_zts6mmstv265_q;
                1'b1 : r41_uid2559_i_unnamed_k0_zts6mmstv265_q <= lshl41_uid2555_i_unnamed_k0_zts6mmstv265_b;
                default : r41_uid2559_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
            endcase
        end
    end

    // redist22_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_y_23(DELAY,4043)
    dspba_delay_ver #( .width(1), .depth(23), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist22_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_y_23 ( .xin(x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_y), .xout(redist22_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_y_23_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid2562_i_unnamed_k0_zts6mmstv265(BITJOIN,2561)@25
    assign lshl1_uid2562_i_unnamed_k0_zts6mmstv265_q = {r41_uid2559_i_unnamed_k0_zts6mmstv265_q, redist22_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_y_23_q};

    // nSubChunkLow40_uid2564_i_unnamed_k0_zts6mmstv265(BITSELECT,2563)@25
    assign nSubChunkLow40_uid2564_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2562_i_unnamed_k0_zts6mmstv265_q[23:0];
    assign nSubChunkLow40_uid2564_i_unnamed_k0_zts6mmstv265_b = nSubChunkLow40_uid2564_i_unnamed_k0_zts6mmstv265_in[23:0];

    // r0Sub40_uid2565_i_unnamed_k0_zts6mmstv265(SUB,2564)@25
    assign r0Sub40_uid2565_i_unnamed_k0_zts6mmstv265_a = {1'b0, nSubChunkLow40_uid2564_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub40_uid2565_i_unnamed_k0_zts6mmstv265_b = {1'b0, dSubChunkLow40_uid2563_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub40_uid2565_i_unnamed_k0_zts6mmstv265_o = $unsigned(r0Sub40_uid2565_i_unnamed_k0_zts6mmstv265_a) - $unsigned(r0Sub40_uid2565_i_unnamed_k0_zts6mmstv265_b);
    assign r0Sub40_uid2565_i_unnamed_k0_zts6mmstv265_q = r0Sub40_uid2565_i_unnamed_k0_zts6mmstv265_o[24:0];

    // cond40_uid2568_i_unnamed_k0_zts6mmstv265(BITSELECT,2567)@25
    assign cond40_uid2568_i_unnamed_k0_zts6mmstv265_in = $unsigned({{40{r0Sub40_uid2565_i_unnamed_k0_zts6mmstv265_q[24]}}, r0Sub40_uid2565_i_unnamed_k0_zts6mmstv265_q});
    assign cond40_uid2568_i_unnamed_k0_zts6mmstv265_b = $unsigned(cond40_uid2568_i_unnamed_k0_zts6mmstv265_in[64:64]);

    // opSign40_uid2569_i_unnamed_k0_zts6mmstv265(LOGICAL,2568)@25
    assign opSign40_uid2569_i_unnamed_k0_zts6mmstv265_q = cond40_uid2568_i_unnamed_k0_zts6mmstv265_b | topBitsDOR_uid2567_i_unnamed_k0_zts6mmstv265_q;

    // q40_uid2575_i_unnamed_k0_zts6mmstv265(LOGICAL,2574)@25 + 1
    assign q40_uid2575_i_unnamed_k0_zts6mmstv265_qi = ~ (opSign40_uid2569_i_unnamed_k0_zts6mmstv265_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q40_uid2575_i_unnamed_k0_zts6mmstv265_delay ( .xin(q40_uid2575_i_unnamed_k0_zts6mmstv265_qi), .xout(q40_uid2575_i_unnamed_k0_zts6mmstv265_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist230_q40_uid2575_i_unnamed_k0_zts6mmstv265_q_40(DELAY,4251)
    dspba_delay_ver #( .width(1), .depth(39), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist230_q40_uid2575_i_unnamed_k0_zts6mmstv265_q_40 ( .xin(q40_uid2575_i_unnamed_k0_zts6mmstv265_q), .xout(redist230_q40_uid2575_i_unnamed_k0_zts6mmstv265_q_40_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist510_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_24(DELAY,4531)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist510_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_24_q <= '0;
        end
        else
        begin
            redist510_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_24_q <= $unsigned(redist509_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_23_q);
        end
    end

    // topBitsDOR39_uid2581_i_unnamed_k0_zts6mmstv265(BITSELECT,2580)@26
    assign topBitsDOR39_uid2581_i_unnamed_k0_zts6mmstv265_b = redist510_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_24_q[63:25];

    // topBitsDOR_uid2582_i_unnamed_k0_zts6mmstv265(LOGICAL,2581)@26
    assign topBitsDOR_uid2582_i_unnamed_k0_zts6mmstv265_q = $unsigned(topBitsDOR39_uid2581_i_unnamed_k0_zts6mmstv265_b != 39'b000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow39_uid2578_i_unnamed_k0_zts6mmstv265(BITSELECT,2577)@26
    assign dSubChunkLow39_uid2578_i_unnamed_k0_zts6mmstv265_in = redist510_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_24_q[24:0];
    assign dSubChunkLow39_uid2578_i_unnamed_k0_zts6mmstv265_b = dSubChunkLow39_uid2578_i_unnamed_k0_zts6mmstv265_in[24:0];

    // lshl40_uid2570_i_unnamed_k0_zts6mmstv265(BITSELECT,2569)@25
    assign lshl40_uid2570_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2562_i_unnamed_k0_zts6mmstv265_q[63:0];
    assign lshl40_uid2570_i_unnamed_k0_zts6mmstv265_b = lshl40_uid2570_i_unnamed_k0_zts6mmstv265_in[63:0];

    // cstZ40_uid656_i_unnamed_k0_zts6mmstv223(CONSTANT,655)
    assign cstZ40_uid656_i_unnamed_k0_zts6mmstv223_q = $unsigned(40'b0000000000000000000000000000000000000000);

    // r0SubRangeLeft40_uid2571_i_unnamed_k0_zts6mmstv265(BITSELECT,2570)@25
    assign r0SubRangeLeft40_uid2571_i_unnamed_k0_zts6mmstv265_in = r0Sub40_uid2565_i_unnamed_k0_zts6mmstv265_q[23:0];
    assign r0SubRangeLeft40_uid2571_i_unnamed_k0_zts6mmstv265_b = r0SubRangeLeft40_uid2571_i_unnamed_k0_zts6mmstv265_in[23:0];

    // rIteriMuxFirst40_uid2573_i_unnamed_k0_zts6mmstv265(BITJOIN,2572)@25
    assign rIteriMuxFirst40_uid2573_i_unnamed_k0_zts6mmstv265_q = {cstZ40_uid656_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft40_uid2571_i_unnamed_k0_zts6mmstv265_b};

    // r40_uid2574_i_unnamed_k0_zts6mmstv265(MUX,2573)@25 + 1
    assign r40_uid2574_i_unnamed_k0_zts6mmstv265_s = opSign40_uid2569_i_unnamed_k0_zts6mmstv265_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r40_uid2574_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
        end
        else
        begin
            unique case (r40_uid2574_i_unnamed_k0_zts6mmstv265_s)
                1'b0 : r40_uid2574_i_unnamed_k0_zts6mmstv265_q <= rIteriMuxFirst40_uid2573_i_unnamed_k0_zts6mmstv265_q;
                1'b1 : r40_uid2574_i_unnamed_k0_zts6mmstv265_q <= lshl40_uid2570_i_unnamed_k0_zts6mmstv265_b;
                default : r40_uid2574_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
            endcase
        end
    end

    // redist23_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_z_24(DELAY,4044)
    dspba_delay_ver #( .width(1), .depth(24), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist23_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_z_24 ( .xin(x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_z), .xout(redist23_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_z_24_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid2577_i_unnamed_k0_zts6mmstv265(BITJOIN,2576)@26
    assign lshl1_uid2577_i_unnamed_k0_zts6mmstv265_q = {r40_uid2574_i_unnamed_k0_zts6mmstv265_q, redist23_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_z_24_q};

    // nSubChunkLow39_uid2579_i_unnamed_k0_zts6mmstv265(BITSELECT,2578)@26
    assign nSubChunkLow39_uid2579_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2577_i_unnamed_k0_zts6mmstv265_q[24:0];
    assign nSubChunkLow39_uid2579_i_unnamed_k0_zts6mmstv265_b = nSubChunkLow39_uid2579_i_unnamed_k0_zts6mmstv265_in[24:0];

    // r0Sub39_uid2580_i_unnamed_k0_zts6mmstv265(SUB,2579)@26
    assign r0Sub39_uid2580_i_unnamed_k0_zts6mmstv265_a = {1'b0, nSubChunkLow39_uid2579_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub39_uid2580_i_unnamed_k0_zts6mmstv265_b = {1'b0, dSubChunkLow39_uid2578_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub39_uid2580_i_unnamed_k0_zts6mmstv265_o = $unsigned(r0Sub39_uid2580_i_unnamed_k0_zts6mmstv265_a) - $unsigned(r0Sub39_uid2580_i_unnamed_k0_zts6mmstv265_b);
    assign r0Sub39_uid2580_i_unnamed_k0_zts6mmstv265_q = r0Sub39_uid2580_i_unnamed_k0_zts6mmstv265_o[25:0];

    // cond39_uid2583_i_unnamed_k0_zts6mmstv265(BITSELECT,2582)@26
    assign cond39_uid2583_i_unnamed_k0_zts6mmstv265_in = $unsigned({{39{r0Sub39_uid2580_i_unnamed_k0_zts6mmstv265_q[25]}}, r0Sub39_uid2580_i_unnamed_k0_zts6mmstv265_q});
    assign cond39_uid2583_i_unnamed_k0_zts6mmstv265_b = $unsigned(cond39_uid2583_i_unnamed_k0_zts6mmstv265_in[64:64]);

    // opSign39_uid2584_i_unnamed_k0_zts6mmstv265(LOGICAL,2583)@26
    assign opSign39_uid2584_i_unnamed_k0_zts6mmstv265_q = cond39_uid2583_i_unnamed_k0_zts6mmstv265_b | topBitsDOR_uid2582_i_unnamed_k0_zts6mmstv265_q;

    // q39_uid2590_i_unnamed_k0_zts6mmstv265(LOGICAL,2589)@26 + 1
    assign q39_uid2590_i_unnamed_k0_zts6mmstv265_qi = ~ (opSign39_uid2584_i_unnamed_k0_zts6mmstv265_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q39_uid2590_i_unnamed_k0_zts6mmstv265_delay ( .xin(q39_uid2590_i_unnamed_k0_zts6mmstv265_qi), .xout(q39_uid2590_i_unnamed_k0_zts6mmstv265_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist229_q39_uid2590_i_unnamed_k0_zts6mmstv265_q_39(DELAY,4250)
    dspba_delay_ver #( .width(1), .depth(38), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist229_q39_uid2590_i_unnamed_k0_zts6mmstv265_q_39 ( .xin(q39_uid2590_i_unnamed_k0_zts6mmstv265_q), .xout(redist229_q39_uid2590_i_unnamed_k0_zts6mmstv265_q_39_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist511_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_25(DELAY,4532)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist511_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_25_q <= '0;
        end
        else
        begin
            redist511_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_25_q <= $unsigned(redist510_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_24_q);
        end
    end

    // topBitsDOR38_uid2596_i_unnamed_k0_zts6mmstv265(BITSELECT,2595)@27
    assign topBitsDOR38_uid2596_i_unnamed_k0_zts6mmstv265_b = redist511_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_25_q[63:26];

    // topBitsDOR_uid2597_i_unnamed_k0_zts6mmstv265(LOGICAL,2596)@27
    assign topBitsDOR_uid2597_i_unnamed_k0_zts6mmstv265_q = $unsigned(topBitsDOR38_uid2596_i_unnamed_k0_zts6mmstv265_b != 38'b00000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow38_uid2593_i_unnamed_k0_zts6mmstv265(BITSELECT,2592)@27
    assign dSubChunkLow38_uid2593_i_unnamed_k0_zts6mmstv265_in = redist511_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_25_q[25:0];
    assign dSubChunkLow38_uid2593_i_unnamed_k0_zts6mmstv265_b = dSubChunkLow38_uid2593_i_unnamed_k0_zts6mmstv265_in[25:0];

    // lshl39_uid2585_i_unnamed_k0_zts6mmstv265(BITSELECT,2584)@26
    assign lshl39_uid2585_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2577_i_unnamed_k0_zts6mmstv265_q[63:0];
    assign lshl39_uid2585_i_unnamed_k0_zts6mmstv265_b = lshl39_uid2585_i_unnamed_k0_zts6mmstv265_in[63:0];

    // cstZ39_uid671_i_unnamed_k0_zts6mmstv223(CONSTANT,670)
    assign cstZ39_uid671_i_unnamed_k0_zts6mmstv223_q = $unsigned(39'b000000000000000000000000000000000000000);

    // r0SubRangeLeft39_uid2586_i_unnamed_k0_zts6mmstv265(BITSELECT,2585)@26
    assign r0SubRangeLeft39_uid2586_i_unnamed_k0_zts6mmstv265_in = r0Sub39_uid2580_i_unnamed_k0_zts6mmstv265_q[24:0];
    assign r0SubRangeLeft39_uid2586_i_unnamed_k0_zts6mmstv265_b = r0SubRangeLeft39_uid2586_i_unnamed_k0_zts6mmstv265_in[24:0];

    // rIteriMuxFirst39_uid2588_i_unnamed_k0_zts6mmstv265(BITJOIN,2587)@26
    assign rIteriMuxFirst39_uid2588_i_unnamed_k0_zts6mmstv265_q = {cstZ39_uid671_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft39_uid2586_i_unnamed_k0_zts6mmstv265_b};

    // r39_uid2589_i_unnamed_k0_zts6mmstv265(MUX,2588)@26 + 1
    assign r39_uid2589_i_unnamed_k0_zts6mmstv265_s = opSign39_uid2584_i_unnamed_k0_zts6mmstv265_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r39_uid2589_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
        end
        else
        begin
            unique case (r39_uid2589_i_unnamed_k0_zts6mmstv265_s)
                1'b0 : r39_uid2589_i_unnamed_k0_zts6mmstv265_q <= rIteriMuxFirst39_uid2588_i_unnamed_k0_zts6mmstv265_q;
                1'b1 : r39_uid2589_i_unnamed_k0_zts6mmstv265_q <= lshl39_uid2585_i_unnamed_k0_zts6mmstv265_b;
                default : r39_uid2589_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
            endcase
        end
    end

    // redist24_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_aa_25(DELAY,4045)
    dspba_delay_ver #( .width(1), .depth(25), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist24_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_aa_25 ( .xin(x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_aa), .xout(redist24_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_aa_25_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid2592_i_unnamed_k0_zts6mmstv265(BITJOIN,2591)@27
    assign lshl1_uid2592_i_unnamed_k0_zts6mmstv265_q = {r39_uid2589_i_unnamed_k0_zts6mmstv265_q, redist24_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_aa_25_q};

    // nSubChunkLow38_uid2594_i_unnamed_k0_zts6mmstv265(BITSELECT,2593)@27
    assign nSubChunkLow38_uid2594_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2592_i_unnamed_k0_zts6mmstv265_q[25:0];
    assign nSubChunkLow38_uid2594_i_unnamed_k0_zts6mmstv265_b = nSubChunkLow38_uid2594_i_unnamed_k0_zts6mmstv265_in[25:0];

    // r0Sub38_uid2595_i_unnamed_k0_zts6mmstv265(SUB,2594)@27
    assign r0Sub38_uid2595_i_unnamed_k0_zts6mmstv265_a = {1'b0, nSubChunkLow38_uid2594_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub38_uid2595_i_unnamed_k0_zts6mmstv265_b = {1'b0, dSubChunkLow38_uid2593_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub38_uid2595_i_unnamed_k0_zts6mmstv265_o = $unsigned(r0Sub38_uid2595_i_unnamed_k0_zts6mmstv265_a) - $unsigned(r0Sub38_uid2595_i_unnamed_k0_zts6mmstv265_b);
    assign r0Sub38_uid2595_i_unnamed_k0_zts6mmstv265_q = r0Sub38_uid2595_i_unnamed_k0_zts6mmstv265_o[26:0];

    // cond38_uid2598_i_unnamed_k0_zts6mmstv265(BITSELECT,2597)@27
    assign cond38_uid2598_i_unnamed_k0_zts6mmstv265_in = $unsigned({{38{r0Sub38_uid2595_i_unnamed_k0_zts6mmstv265_q[26]}}, r0Sub38_uid2595_i_unnamed_k0_zts6mmstv265_q});
    assign cond38_uid2598_i_unnamed_k0_zts6mmstv265_b = $unsigned(cond38_uid2598_i_unnamed_k0_zts6mmstv265_in[64:64]);

    // opSign38_uid2599_i_unnamed_k0_zts6mmstv265(LOGICAL,2598)@27
    assign opSign38_uid2599_i_unnamed_k0_zts6mmstv265_q = cond38_uid2598_i_unnamed_k0_zts6mmstv265_b | topBitsDOR_uid2597_i_unnamed_k0_zts6mmstv265_q;

    // q38_uid2605_i_unnamed_k0_zts6mmstv265(LOGICAL,2604)@27 + 1
    assign q38_uid2605_i_unnamed_k0_zts6mmstv265_qi = ~ (opSign38_uid2599_i_unnamed_k0_zts6mmstv265_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q38_uid2605_i_unnamed_k0_zts6mmstv265_delay ( .xin(q38_uid2605_i_unnamed_k0_zts6mmstv265_qi), .xout(q38_uid2605_i_unnamed_k0_zts6mmstv265_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist228_q38_uid2605_i_unnamed_k0_zts6mmstv265_q_38(DELAY,4249)
    dspba_delay_ver #( .width(1), .depth(37), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist228_q38_uid2605_i_unnamed_k0_zts6mmstv265_q_38 ( .xin(q38_uid2605_i_unnamed_k0_zts6mmstv265_q), .xout(redist228_q38_uid2605_i_unnamed_k0_zts6mmstv265_q_38_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist512_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_26(DELAY,4533)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist512_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_26_q <= '0;
        end
        else
        begin
            redist512_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_26_q <= $unsigned(redist511_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_25_q);
        end
    end

    // topBitsDOR37_uid2611_i_unnamed_k0_zts6mmstv265(BITSELECT,2610)@28
    assign topBitsDOR37_uid2611_i_unnamed_k0_zts6mmstv265_b = redist512_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_26_q[63:27];

    // topBitsDOR_uid2612_i_unnamed_k0_zts6mmstv265(LOGICAL,2611)@28
    assign topBitsDOR_uid2612_i_unnamed_k0_zts6mmstv265_q = $unsigned(topBitsDOR37_uid2611_i_unnamed_k0_zts6mmstv265_b != 37'b0000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow37_uid2608_i_unnamed_k0_zts6mmstv265(BITSELECT,2607)@28
    assign dSubChunkLow37_uid2608_i_unnamed_k0_zts6mmstv265_in = redist512_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_26_q[26:0];
    assign dSubChunkLow37_uid2608_i_unnamed_k0_zts6mmstv265_b = dSubChunkLow37_uid2608_i_unnamed_k0_zts6mmstv265_in[26:0];

    // lshl38_uid2600_i_unnamed_k0_zts6mmstv265(BITSELECT,2599)@27
    assign lshl38_uid2600_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2592_i_unnamed_k0_zts6mmstv265_q[63:0];
    assign lshl38_uid2600_i_unnamed_k0_zts6mmstv265_b = lshl38_uid2600_i_unnamed_k0_zts6mmstv265_in[63:0];

    // cstZ38_uid686_i_unnamed_k0_zts6mmstv223(CONSTANT,685)
    assign cstZ38_uid686_i_unnamed_k0_zts6mmstv223_q = $unsigned(38'b00000000000000000000000000000000000000);

    // r0SubRangeLeft38_uid2601_i_unnamed_k0_zts6mmstv265(BITSELECT,2600)@27
    assign r0SubRangeLeft38_uid2601_i_unnamed_k0_zts6mmstv265_in = r0Sub38_uid2595_i_unnamed_k0_zts6mmstv265_q[25:0];
    assign r0SubRangeLeft38_uid2601_i_unnamed_k0_zts6mmstv265_b = r0SubRangeLeft38_uid2601_i_unnamed_k0_zts6mmstv265_in[25:0];

    // rIteriMuxFirst38_uid2603_i_unnamed_k0_zts6mmstv265(BITJOIN,2602)@27
    assign rIteriMuxFirst38_uid2603_i_unnamed_k0_zts6mmstv265_q = {cstZ38_uid686_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft38_uid2601_i_unnamed_k0_zts6mmstv265_b};

    // r38_uid2604_i_unnamed_k0_zts6mmstv265(MUX,2603)@27 + 1
    assign r38_uid2604_i_unnamed_k0_zts6mmstv265_s = opSign38_uid2599_i_unnamed_k0_zts6mmstv265_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r38_uid2604_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
        end
        else
        begin
            unique case (r38_uid2604_i_unnamed_k0_zts6mmstv265_s)
                1'b0 : r38_uid2604_i_unnamed_k0_zts6mmstv265_q <= rIteriMuxFirst38_uid2603_i_unnamed_k0_zts6mmstv265_q;
                1'b1 : r38_uid2604_i_unnamed_k0_zts6mmstv265_q <= lshl38_uid2600_i_unnamed_k0_zts6mmstv265_b;
                default : r38_uid2604_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
            endcase
        end
    end

    // redist25_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_bb_26(DELAY,4046)
    dspba_delay_ver #( .width(1), .depth(26), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist25_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_bb_26 ( .xin(x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_bb), .xout(redist25_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_bb_26_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid2607_i_unnamed_k0_zts6mmstv265(BITJOIN,2606)@28
    assign lshl1_uid2607_i_unnamed_k0_zts6mmstv265_q = {r38_uid2604_i_unnamed_k0_zts6mmstv265_q, redist25_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_bb_26_q};

    // nSubChunkLow37_uid2609_i_unnamed_k0_zts6mmstv265(BITSELECT,2608)@28
    assign nSubChunkLow37_uid2609_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2607_i_unnamed_k0_zts6mmstv265_q[26:0];
    assign nSubChunkLow37_uid2609_i_unnamed_k0_zts6mmstv265_b = nSubChunkLow37_uid2609_i_unnamed_k0_zts6mmstv265_in[26:0];

    // r0Sub37_uid2610_i_unnamed_k0_zts6mmstv265(SUB,2609)@28
    assign r0Sub37_uid2610_i_unnamed_k0_zts6mmstv265_a = {1'b0, nSubChunkLow37_uid2609_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub37_uid2610_i_unnamed_k0_zts6mmstv265_b = {1'b0, dSubChunkLow37_uid2608_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub37_uid2610_i_unnamed_k0_zts6mmstv265_o = $unsigned(r0Sub37_uid2610_i_unnamed_k0_zts6mmstv265_a) - $unsigned(r0Sub37_uid2610_i_unnamed_k0_zts6mmstv265_b);
    assign r0Sub37_uid2610_i_unnamed_k0_zts6mmstv265_q = r0Sub37_uid2610_i_unnamed_k0_zts6mmstv265_o[27:0];

    // cond37_uid2613_i_unnamed_k0_zts6mmstv265(BITSELECT,2612)@28
    assign cond37_uid2613_i_unnamed_k0_zts6mmstv265_in = $unsigned({{37{r0Sub37_uid2610_i_unnamed_k0_zts6mmstv265_q[27]}}, r0Sub37_uid2610_i_unnamed_k0_zts6mmstv265_q});
    assign cond37_uid2613_i_unnamed_k0_zts6mmstv265_b = $unsigned(cond37_uid2613_i_unnamed_k0_zts6mmstv265_in[64:64]);

    // opSign37_uid2614_i_unnamed_k0_zts6mmstv265(LOGICAL,2613)@28
    assign opSign37_uid2614_i_unnamed_k0_zts6mmstv265_q = cond37_uid2613_i_unnamed_k0_zts6mmstv265_b | topBitsDOR_uid2612_i_unnamed_k0_zts6mmstv265_q;

    // q37_uid2620_i_unnamed_k0_zts6mmstv265(LOGICAL,2619)@28 + 1
    assign q37_uid2620_i_unnamed_k0_zts6mmstv265_qi = ~ (opSign37_uid2614_i_unnamed_k0_zts6mmstv265_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q37_uid2620_i_unnamed_k0_zts6mmstv265_delay ( .xin(q37_uid2620_i_unnamed_k0_zts6mmstv265_qi), .xout(q37_uid2620_i_unnamed_k0_zts6mmstv265_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist227_q37_uid2620_i_unnamed_k0_zts6mmstv265_q_37(DELAY,4248)
    dspba_delay_ver #( .width(1), .depth(36), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist227_q37_uid2620_i_unnamed_k0_zts6mmstv265_q_37 ( .xin(q37_uid2620_i_unnamed_k0_zts6mmstv265_q), .xout(redist227_q37_uid2620_i_unnamed_k0_zts6mmstv265_q_37_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist513_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_27(DELAY,4534)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist513_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_27_q <= '0;
        end
        else
        begin
            redist513_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_27_q <= $unsigned(redist512_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_26_q);
        end
    end

    // topBitsDOR36_uid2626_i_unnamed_k0_zts6mmstv265(BITSELECT,2625)@29
    assign topBitsDOR36_uid2626_i_unnamed_k0_zts6mmstv265_b = redist513_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_27_q[63:28];

    // topBitsDOR_uid2627_i_unnamed_k0_zts6mmstv265(LOGICAL,2626)@29
    assign topBitsDOR_uid2627_i_unnamed_k0_zts6mmstv265_q = $unsigned(topBitsDOR36_uid2626_i_unnamed_k0_zts6mmstv265_b != 36'b000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow36_uid2623_i_unnamed_k0_zts6mmstv265(BITSELECT,2622)@29
    assign dSubChunkLow36_uid2623_i_unnamed_k0_zts6mmstv265_in = redist513_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_27_q[27:0];
    assign dSubChunkLow36_uid2623_i_unnamed_k0_zts6mmstv265_b = dSubChunkLow36_uid2623_i_unnamed_k0_zts6mmstv265_in[27:0];

    // lshl37_uid2615_i_unnamed_k0_zts6mmstv265(BITSELECT,2614)@28
    assign lshl37_uid2615_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2607_i_unnamed_k0_zts6mmstv265_q[63:0];
    assign lshl37_uid2615_i_unnamed_k0_zts6mmstv265_b = lshl37_uid2615_i_unnamed_k0_zts6mmstv265_in[63:0];

    // cstZ37_uid701_i_unnamed_k0_zts6mmstv223(CONSTANT,700)
    assign cstZ37_uid701_i_unnamed_k0_zts6mmstv223_q = $unsigned(37'b0000000000000000000000000000000000000);

    // r0SubRangeLeft37_uid2616_i_unnamed_k0_zts6mmstv265(BITSELECT,2615)@28
    assign r0SubRangeLeft37_uid2616_i_unnamed_k0_zts6mmstv265_in = r0Sub37_uid2610_i_unnamed_k0_zts6mmstv265_q[26:0];
    assign r0SubRangeLeft37_uid2616_i_unnamed_k0_zts6mmstv265_b = r0SubRangeLeft37_uid2616_i_unnamed_k0_zts6mmstv265_in[26:0];

    // rIteriMuxFirst37_uid2618_i_unnamed_k0_zts6mmstv265(BITJOIN,2617)@28
    assign rIteriMuxFirst37_uid2618_i_unnamed_k0_zts6mmstv265_q = {cstZ37_uid701_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft37_uid2616_i_unnamed_k0_zts6mmstv265_b};

    // r37_uid2619_i_unnamed_k0_zts6mmstv265(MUX,2618)@28 + 1
    assign r37_uid2619_i_unnamed_k0_zts6mmstv265_s = opSign37_uid2614_i_unnamed_k0_zts6mmstv265_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r37_uid2619_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
        end
        else
        begin
            unique case (r37_uid2619_i_unnamed_k0_zts6mmstv265_s)
                1'b0 : r37_uid2619_i_unnamed_k0_zts6mmstv265_q <= rIteriMuxFirst37_uid2618_i_unnamed_k0_zts6mmstv265_q;
                1'b1 : r37_uid2619_i_unnamed_k0_zts6mmstv265_q <= lshl37_uid2615_i_unnamed_k0_zts6mmstv265_b;
                default : r37_uid2619_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
            endcase
        end
    end

    // redist26_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_cc_27(DELAY,4047)
    dspba_delay_ver #( .width(1), .depth(27), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist26_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_cc_27 ( .xin(x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_cc), .xout(redist26_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_cc_27_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid2622_i_unnamed_k0_zts6mmstv265(BITJOIN,2621)@29
    assign lshl1_uid2622_i_unnamed_k0_zts6mmstv265_q = {r37_uid2619_i_unnamed_k0_zts6mmstv265_q, redist26_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_cc_27_q};

    // nSubChunkLow36_uid2624_i_unnamed_k0_zts6mmstv265(BITSELECT,2623)@29
    assign nSubChunkLow36_uid2624_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2622_i_unnamed_k0_zts6mmstv265_q[27:0];
    assign nSubChunkLow36_uid2624_i_unnamed_k0_zts6mmstv265_b = nSubChunkLow36_uid2624_i_unnamed_k0_zts6mmstv265_in[27:0];

    // r0Sub36_uid2625_i_unnamed_k0_zts6mmstv265(SUB,2624)@29
    assign r0Sub36_uid2625_i_unnamed_k0_zts6mmstv265_a = {1'b0, nSubChunkLow36_uid2624_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub36_uid2625_i_unnamed_k0_zts6mmstv265_b = {1'b0, dSubChunkLow36_uid2623_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub36_uid2625_i_unnamed_k0_zts6mmstv265_o = $unsigned(r0Sub36_uid2625_i_unnamed_k0_zts6mmstv265_a) - $unsigned(r0Sub36_uid2625_i_unnamed_k0_zts6mmstv265_b);
    assign r0Sub36_uid2625_i_unnamed_k0_zts6mmstv265_q = r0Sub36_uid2625_i_unnamed_k0_zts6mmstv265_o[28:0];

    // cond36_uid2628_i_unnamed_k0_zts6mmstv265(BITSELECT,2627)@29
    assign cond36_uid2628_i_unnamed_k0_zts6mmstv265_in = $unsigned({{36{r0Sub36_uid2625_i_unnamed_k0_zts6mmstv265_q[28]}}, r0Sub36_uid2625_i_unnamed_k0_zts6mmstv265_q});
    assign cond36_uid2628_i_unnamed_k0_zts6mmstv265_b = $unsigned(cond36_uid2628_i_unnamed_k0_zts6mmstv265_in[64:64]);

    // opSign36_uid2629_i_unnamed_k0_zts6mmstv265(LOGICAL,2628)@29
    assign opSign36_uid2629_i_unnamed_k0_zts6mmstv265_q = cond36_uid2628_i_unnamed_k0_zts6mmstv265_b | topBitsDOR_uid2627_i_unnamed_k0_zts6mmstv265_q;

    // q36_uid2635_i_unnamed_k0_zts6mmstv265(LOGICAL,2634)@29 + 1
    assign q36_uid2635_i_unnamed_k0_zts6mmstv265_qi = ~ (opSign36_uid2629_i_unnamed_k0_zts6mmstv265_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q36_uid2635_i_unnamed_k0_zts6mmstv265_delay ( .xin(q36_uid2635_i_unnamed_k0_zts6mmstv265_qi), .xout(q36_uid2635_i_unnamed_k0_zts6mmstv265_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist226_q36_uid2635_i_unnamed_k0_zts6mmstv265_q_36(DELAY,4247)
    dspba_delay_ver #( .width(1), .depth(35), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist226_q36_uid2635_i_unnamed_k0_zts6mmstv265_q_36 ( .xin(q36_uid2635_i_unnamed_k0_zts6mmstv265_q), .xout(redist226_q36_uid2635_i_unnamed_k0_zts6mmstv265_q_36_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist514_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_28(DELAY,4535)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist514_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_28_q <= '0;
        end
        else
        begin
            redist514_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_28_q <= $unsigned(redist513_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_27_q);
        end
    end

    // topBitsDOR35_uid2641_i_unnamed_k0_zts6mmstv265(BITSELECT,2640)@30
    assign topBitsDOR35_uid2641_i_unnamed_k0_zts6mmstv265_b = redist514_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_28_q[63:29];

    // topBitsDOR_uid2642_i_unnamed_k0_zts6mmstv265(LOGICAL,2641)@30
    assign topBitsDOR_uid2642_i_unnamed_k0_zts6mmstv265_q = $unsigned(topBitsDOR35_uid2641_i_unnamed_k0_zts6mmstv265_b != 35'b00000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow35_uid2638_i_unnamed_k0_zts6mmstv265(BITSELECT,2637)@30
    assign dSubChunkLow35_uid2638_i_unnamed_k0_zts6mmstv265_in = redist514_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_28_q[28:0];
    assign dSubChunkLow35_uid2638_i_unnamed_k0_zts6mmstv265_b = dSubChunkLow35_uid2638_i_unnamed_k0_zts6mmstv265_in[28:0];

    // lshl36_uid2630_i_unnamed_k0_zts6mmstv265(BITSELECT,2629)@29
    assign lshl36_uid2630_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2622_i_unnamed_k0_zts6mmstv265_q[63:0];
    assign lshl36_uid2630_i_unnamed_k0_zts6mmstv265_b = lshl36_uid2630_i_unnamed_k0_zts6mmstv265_in[63:0];

    // cstZ36_uid716_i_unnamed_k0_zts6mmstv223(CONSTANT,715)
    assign cstZ36_uid716_i_unnamed_k0_zts6mmstv223_q = $unsigned(36'b000000000000000000000000000000000000);

    // r0SubRangeLeft36_uid2631_i_unnamed_k0_zts6mmstv265(BITSELECT,2630)@29
    assign r0SubRangeLeft36_uid2631_i_unnamed_k0_zts6mmstv265_in = r0Sub36_uid2625_i_unnamed_k0_zts6mmstv265_q[27:0];
    assign r0SubRangeLeft36_uid2631_i_unnamed_k0_zts6mmstv265_b = r0SubRangeLeft36_uid2631_i_unnamed_k0_zts6mmstv265_in[27:0];

    // rIteriMuxFirst36_uid2633_i_unnamed_k0_zts6mmstv265(BITJOIN,2632)@29
    assign rIteriMuxFirst36_uid2633_i_unnamed_k0_zts6mmstv265_q = {cstZ36_uid716_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft36_uid2631_i_unnamed_k0_zts6mmstv265_b};

    // r36_uid2634_i_unnamed_k0_zts6mmstv265(MUX,2633)@29 + 1
    assign r36_uid2634_i_unnamed_k0_zts6mmstv265_s = opSign36_uid2629_i_unnamed_k0_zts6mmstv265_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r36_uid2634_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
        end
        else
        begin
            unique case (r36_uid2634_i_unnamed_k0_zts6mmstv265_s)
                1'b0 : r36_uid2634_i_unnamed_k0_zts6mmstv265_q <= rIteriMuxFirst36_uid2633_i_unnamed_k0_zts6mmstv265_q;
                1'b1 : r36_uid2634_i_unnamed_k0_zts6mmstv265_q <= lshl36_uid2630_i_unnamed_k0_zts6mmstv265_b;
                default : r36_uid2634_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
            endcase
        end
    end

    // redist27_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_dd_28(DELAY,4048)
    dspba_delay_ver #( .width(1), .depth(28), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist27_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_dd_28 ( .xin(x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_dd), .xout(redist27_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_dd_28_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid2637_i_unnamed_k0_zts6mmstv265(BITJOIN,2636)@30
    assign lshl1_uid2637_i_unnamed_k0_zts6mmstv265_q = {r36_uid2634_i_unnamed_k0_zts6mmstv265_q, redist27_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_dd_28_q};

    // nSubChunkLow35_uid2639_i_unnamed_k0_zts6mmstv265(BITSELECT,2638)@30
    assign nSubChunkLow35_uid2639_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2637_i_unnamed_k0_zts6mmstv265_q[28:0];
    assign nSubChunkLow35_uid2639_i_unnamed_k0_zts6mmstv265_b = nSubChunkLow35_uid2639_i_unnamed_k0_zts6mmstv265_in[28:0];

    // r0Sub35_uid2640_i_unnamed_k0_zts6mmstv265(SUB,2639)@30
    assign r0Sub35_uid2640_i_unnamed_k0_zts6mmstv265_a = {1'b0, nSubChunkLow35_uid2639_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub35_uid2640_i_unnamed_k0_zts6mmstv265_b = {1'b0, dSubChunkLow35_uid2638_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub35_uid2640_i_unnamed_k0_zts6mmstv265_o = $unsigned(r0Sub35_uid2640_i_unnamed_k0_zts6mmstv265_a) - $unsigned(r0Sub35_uid2640_i_unnamed_k0_zts6mmstv265_b);
    assign r0Sub35_uid2640_i_unnamed_k0_zts6mmstv265_q = r0Sub35_uid2640_i_unnamed_k0_zts6mmstv265_o[29:0];

    // cond35_uid2643_i_unnamed_k0_zts6mmstv265(BITSELECT,2642)@30
    assign cond35_uid2643_i_unnamed_k0_zts6mmstv265_in = $unsigned({{35{r0Sub35_uid2640_i_unnamed_k0_zts6mmstv265_q[29]}}, r0Sub35_uid2640_i_unnamed_k0_zts6mmstv265_q});
    assign cond35_uid2643_i_unnamed_k0_zts6mmstv265_b = $unsigned(cond35_uid2643_i_unnamed_k0_zts6mmstv265_in[64:64]);

    // opSign35_uid2644_i_unnamed_k0_zts6mmstv265(LOGICAL,2643)@30
    assign opSign35_uid2644_i_unnamed_k0_zts6mmstv265_q = cond35_uid2643_i_unnamed_k0_zts6mmstv265_b | topBitsDOR_uid2642_i_unnamed_k0_zts6mmstv265_q;

    // q35_uid2650_i_unnamed_k0_zts6mmstv265(LOGICAL,2649)@30 + 1
    assign q35_uid2650_i_unnamed_k0_zts6mmstv265_qi = ~ (opSign35_uid2644_i_unnamed_k0_zts6mmstv265_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q35_uid2650_i_unnamed_k0_zts6mmstv265_delay ( .xin(q35_uid2650_i_unnamed_k0_zts6mmstv265_qi), .xout(q35_uid2650_i_unnamed_k0_zts6mmstv265_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist225_q35_uid2650_i_unnamed_k0_zts6mmstv265_q_35(DELAY,4246)
    dspba_delay_ver #( .width(1), .depth(34), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist225_q35_uid2650_i_unnamed_k0_zts6mmstv265_q_35 ( .xin(q35_uid2650_i_unnamed_k0_zts6mmstv265_q), .xout(redist225_q35_uid2650_i_unnamed_k0_zts6mmstv265_q_35_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist224_q34_uid2665_i_unnamed_k0_zts6mmstv265_q_34_notEnable(LOGICAL,4753)
    assign redist224_q34_uid2665_i_unnamed_k0_zts6mmstv265_q_34_notEnable_q = $unsigned(~ (VCC_q));

    // redist224_q34_uid2665_i_unnamed_k0_zts6mmstv265_q_34_nor(LOGICAL,4754)
    assign redist224_q34_uid2665_i_unnamed_k0_zts6mmstv265_q_34_nor_q = ~ (redist224_q34_uid2665_i_unnamed_k0_zts6mmstv265_q_34_notEnable_q | redist224_q34_uid2665_i_unnamed_k0_zts6mmstv265_q_34_sticky_ena_q);

    // redist224_q34_uid2665_i_unnamed_k0_zts6mmstv265_q_34_mem_last(CONSTANT,4750)
    assign redist224_q34_uid2665_i_unnamed_k0_zts6mmstv265_q_34_mem_last_q = $unsigned(6'b011110);

    // redist224_q34_uid2665_i_unnamed_k0_zts6mmstv265_q_34_cmp(LOGICAL,4751)
    assign redist224_q34_uid2665_i_unnamed_k0_zts6mmstv265_q_34_cmp_b = {1'b0, redist224_q34_uid2665_i_unnamed_k0_zts6mmstv265_q_34_rdcnt_q};
    assign redist224_q34_uid2665_i_unnamed_k0_zts6mmstv265_q_34_cmp_q = $unsigned(redist224_q34_uid2665_i_unnamed_k0_zts6mmstv265_q_34_mem_last_q == redist224_q34_uid2665_i_unnamed_k0_zts6mmstv265_q_34_cmp_b ? 1'b1 : 1'b0);

    // redist224_q34_uid2665_i_unnamed_k0_zts6mmstv265_q_34_cmpReg(REG,4752)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist224_q34_uid2665_i_unnamed_k0_zts6mmstv265_q_34_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist224_q34_uid2665_i_unnamed_k0_zts6mmstv265_q_34_cmpReg_q <= $unsigned(redist224_q34_uid2665_i_unnamed_k0_zts6mmstv265_q_34_cmp_q);
        end
    end

    // redist224_q34_uid2665_i_unnamed_k0_zts6mmstv265_q_34_sticky_ena(REG,4755)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist224_q34_uid2665_i_unnamed_k0_zts6mmstv265_q_34_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist224_q34_uid2665_i_unnamed_k0_zts6mmstv265_q_34_nor_q == 1'b1)
        begin
            redist224_q34_uid2665_i_unnamed_k0_zts6mmstv265_q_34_sticky_ena_q <= $unsigned(redist224_q34_uid2665_i_unnamed_k0_zts6mmstv265_q_34_cmpReg_q);
        end
    end

    // redist224_q34_uid2665_i_unnamed_k0_zts6mmstv265_q_34_enaAnd(LOGICAL,4756)
    assign redist224_q34_uid2665_i_unnamed_k0_zts6mmstv265_q_34_enaAnd_q = redist224_q34_uid2665_i_unnamed_k0_zts6mmstv265_q_34_sticky_ena_q & VCC_q;

    // redist224_q34_uid2665_i_unnamed_k0_zts6mmstv265_q_34_rdcnt(COUNTER,4748)
    // low=0, high=31, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist224_q34_uid2665_i_unnamed_k0_zts6mmstv265_q_34_rdcnt_i <= 5'd0;
        end
        else
        begin
            redist224_q34_uid2665_i_unnamed_k0_zts6mmstv265_q_34_rdcnt_i <= $unsigned(redist224_q34_uid2665_i_unnamed_k0_zts6mmstv265_q_34_rdcnt_i) + $unsigned(5'd1);
        end
    end
    assign redist224_q34_uid2665_i_unnamed_k0_zts6mmstv265_q_34_rdcnt_q = redist224_q34_uid2665_i_unnamed_k0_zts6mmstv265_q_34_rdcnt_i[4:0];

    // redist515_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_29(DELAY,4536)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist515_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_29_q <= '0;
        end
        else
        begin
            redist515_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_29_q <= $unsigned(redist514_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_28_q);
        end
    end

    // topBitsDOR34_uid2656_i_unnamed_k0_zts6mmstv265(BITSELECT,2655)@31
    assign topBitsDOR34_uid2656_i_unnamed_k0_zts6mmstv265_b = redist515_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_29_q[63:30];

    // topBitsDOR_uid2657_i_unnamed_k0_zts6mmstv265(LOGICAL,2656)@31
    assign topBitsDOR_uid2657_i_unnamed_k0_zts6mmstv265_q = $unsigned(topBitsDOR34_uid2656_i_unnamed_k0_zts6mmstv265_b != 34'b0000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow34_uid2653_i_unnamed_k0_zts6mmstv265(BITSELECT,2652)@31
    assign dSubChunkLow34_uid2653_i_unnamed_k0_zts6mmstv265_in = redist515_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_29_q[29:0];
    assign dSubChunkLow34_uid2653_i_unnamed_k0_zts6mmstv265_b = dSubChunkLow34_uid2653_i_unnamed_k0_zts6mmstv265_in[29:0];

    // lshl35_uid2645_i_unnamed_k0_zts6mmstv265(BITSELECT,2644)@30
    assign lshl35_uid2645_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2637_i_unnamed_k0_zts6mmstv265_q[63:0];
    assign lshl35_uid2645_i_unnamed_k0_zts6mmstv265_b = lshl35_uid2645_i_unnamed_k0_zts6mmstv265_in[63:0];

    // cstZ35_uid731_i_unnamed_k0_zts6mmstv223(CONSTANT,730)
    assign cstZ35_uid731_i_unnamed_k0_zts6mmstv223_q = $unsigned(35'b00000000000000000000000000000000000);

    // r0SubRangeLeft35_uid2646_i_unnamed_k0_zts6mmstv265(BITSELECT,2645)@30
    assign r0SubRangeLeft35_uid2646_i_unnamed_k0_zts6mmstv265_in = r0Sub35_uid2640_i_unnamed_k0_zts6mmstv265_q[28:0];
    assign r0SubRangeLeft35_uid2646_i_unnamed_k0_zts6mmstv265_b = r0SubRangeLeft35_uid2646_i_unnamed_k0_zts6mmstv265_in[28:0];

    // rIteriMuxFirst35_uid2648_i_unnamed_k0_zts6mmstv265(BITJOIN,2647)@30
    assign rIteriMuxFirst35_uid2648_i_unnamed_k0_zts6mmstv265_q = {cstZ35_uid731_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft35_uid2646_i_unnamed_k0_zts6mmstv265_b};

    // r35_uid2649_i_unnamed_k0_zts6mmstv265(MUX,2648)@30 + 1
    assign r35_uid2649_i_unnamed_k0_zts6mmstv265_s = opSign35_uid2644_i_unnamed_k0_zts6mmstv265_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r35_uid2649_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
        end
        else
        begin
            unique case (r35_uid2649_i_unnamed_k0_zts6mmstv265_s)
                1'b0 : r35_uid2649_i_unnamed_k0_zts6mmstv265_q <= rIteriMuxFirst35_uid2648_i_unnamed_k0_zts6mmstv265_q;
                1'b1 : r35_uid2649_i_unnamed_k0_zts6mmstv265_q <= lshl35_uid2645_i_unnamed_k0_zts6mmstv265_b;
                default : r35_uid2649_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
            endcase
        end
    end

    // redist28_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ee_29(DELAY,4049)
    dspba_delay_ver #( .width(1), .depth(29), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist28_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ee_29 ( .xin(x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ee), .xout(redist28_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ee_29_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid2652_i_unnamed_k0_zts6mmstv265(BITJOIN,2651)@31
    assign lshl1_uid2652_i_unnamed_k0_zts6mmstv265_q = {r35_uid2649_i_unnamed_k0_zts6mmstv265_q, redist28_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ee_29_q};

    // nSubChunkLow34_uid2654_i_unnamed_k0_zts6mmstv265(BITSELECT,2653)@31
    assign nSubChunkLow34_uid2654_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2652_i_unnamed_k0_zts6mmstv265_q[29:0];
    assign nSubChunkLow34_uid2654_i_unnamed_k0_zts6mmstv265_b = nSubChunkLow34_uid2654_i_unnamed_k0_zts6mmstv265_in[29:0];

    // r0Sub34_uid2655_i_unnamed_k0_zts6mmstv265(SUB,2654)@31
    assign r0Sub34_uid2655_i_unnamed_k0_zts6mmstv265_a = {1'b0, nSubChunkLow34_uid2654_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub34_uid2655_i_unnamed_k0_zts6mmstv265_b = {1'b0, dSubChunkLow34_uid2653_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub34_uid2655_i_unnamed_k0_zts6mmstv265_o = $unsigned(r0Sub34_uid2655_i_unnamed_k0_zts6mmstv265_a) - $unsigned(r0Sub34_uid2655_i_unnamed_k0_zts6mmstv265_b);
    assign r0Sub34_uid2655_i_unnamed_k0_zts6mmstv265_q = r0Sub34_uid2655_i_unnamed_k0_zts6mmstv265_o[30:0];

    // cond34_uid2658_i_unnamed_k0_zts6mmstv265(BITSELECT,2657)@31
    assign cond34_uid2658_i_unnamed_k0_zts6mmstv265_in = $unsigned({{34{r0Sub34_uid2655_i_unnamed_k0_zts6mmstv265_q[30]}}, r0Sub34_uid2655_i_unnamed_k0_zts6mmstv265_q});
    assign cond34_uid2658_i_unnamed_k0_zts6mmstv265_b = $unsigned(cond34_uid2658_i_unnamed_k0_zts6mmstv265_in[64:64]);

    // opSign34_uid2659_i_unnamed_k0_zts6mmstv265(LOGICAL,2658)@31
    assign opSign34_uid2659_i_unnamed_k0_zts6mmstv265_q = cond34_uid2658_i_unnamed_k0_zts6mmstv265_b | topBitsDOR_uid2657_i_unnamed_k0_zts6mmstv265_q;

    // q34_uid2665_i_unnamed_k0_zts6mmstv265(LOGICAL,2664)@31 + 1
    assign q34_uid2665_i_unnamed_k0_zts6mmstv265_qi = ~ (opSign34_uid2659_i_unnamed_k0_zts6mmstv265_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q34_uid2665_i_unnamed_k0_zts6mmstv265_delay ( .xin(q34_uid2665_i_unnamed_k0_zts6mmstv265_qi), .xout(q34_uid2665_i_unnamed_k0_zts6mmstv265_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist224_q34_uid2665_i_unnamed_k0_zts6mmstv265_q_34_wraddr(REG,4749)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist224_q34_uid2665_i_unnamed_k0_zts6mmstv265_q_34_wraddr_q <= $unsigned(5'b11111);
        end
        else
        begin
            redist224_q34_uid2665_i_unnamed_k0_zts6mmstv265_q_34_wraddr_q <= $unsigned(redist224_q34_uid2665_i_unnamed_k0_zts6mmstv265_q_34_rdcnt_q);
        end
    end

    // redist224_q34_uid2665_i_unnamed_k0_zts6mmstv265_q_34_mem(DUALMEM,4747)
    assign redist224_q34_uid2665_i_unnamed_k0_zts6mmstv265_q_34_mem_ia = $unsigned(q34_uid2665_i_unnamed_k0_zts6mmstv265_q);
    assign redist224_q34_uid2665_i_unnamed_k0_zts6mmstv265_q_34_mem_aa = redist224_q34_uid2665_i_unnamed_k0_zts6mmstv265_q_34_wraddr_q;
    assign redist224_q34_uid2665_i_unnamed_k0_zts6mmstv265_q_34_mem_ab = redist224_q34_uid2665_i_unnamed_k0_zts6mmstv265_q_34_rdcnt_q;
    assign redist224_q34_uid2665_i_unnamed_k0_zts6mmstv265_q_34_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist224_q34_uid2665_i_unnamed_k0_zts6mmstv265_q_34_mem_dmem (
        .clocken1(redist224_q34_uid2665_i_unnamed_k0_zts6mmstv265_q_34_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist224_q34_uid2665_i_unnamed_k0_zts6mmstv265_q_34_mem_reset0),
        .clock1(clock),
        .address_a(redist224_q34_uid2665_i_unnamed_k0_zts6mmstv265_q_34_mem_aa),
        .data_a(redist224_q34_uid2665_i_unnamed_k0_zts6mmstv265_q_34_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist224_q34_uid2665_i_unnamed_k0_zts6mmstv265_q_34_mem_ab),
        .q_b(redist224_q34_uid2665_i_unnamed_k0_zts6mmstv265_q_34_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist224_q34_uid2665_i_unnamed_k0_zts6mmstv265_q_34_mem_q = redist224_q34_uid2665_i_unnamed_k0_zts6mmstv265_q_34_mem_iq[0:0];

    // redist223_q33_uid2680_i_unnamed_k0_zts6mmstv265_q_33_notEnable(LOGICAL,4743)
    assign redist223_q33_uid2680_i_unnamed_k0_zts6mmstv265_q_33_notEnable_q = $unsigned(~ (VCC_q));

    // redist223_q33_uid2680_i_unnamed_k0_zts6mmstv265_q_33_nor(LOGICAL,4744)
    assign redist223_q33_uid2680_i_unnamed_k0_zts6mmstv265_q_33_nor_q = ~ (redist223_q33_uid2680_i_unnamed_k0_zts6mmstv265_q_33_notEnable_q | redist223_q33_uid2680_i_unnamed_k0_zts6mmstv265_q_33_sticky_ena_q);

    // redist223_q33_uid2680_i_unnamed_k0_zts6mmstv265_q_33_mem_last(CONSTANT,4740)
    assign redist223_q33_uid2680_i_unnamed_k0_zts6mmstv265_q_33_mem_last_q = $unsigned(6'b011101);

    // redist223_q33_uid2680_i_unnamed_k0_zts6mmstv265_q_33_cmp(LOGICAL,4741)
    assign redist223_q33_uid2680_i_unnamed_k0_zts6mmstv265_q_33_cmp_b = {1'b0, redist223_q33_uid2680_i_unnamed_k0_zts6mmstv265_q_33_rdcnt_q};
    assign redist223_q33_uid2680_i_unnamed_k0_zts6mmstv265_q_33_cmp_q = $unsigned(redist223_q33_uid2680_i_unnamed_k0_zts6mmstv265_q_33_mem_last_q == redist223_q33_uid2680_i_unnamed_k0_zts6mmstv265_q_33_cmp_b ? 1'b1 : 1'b0);

    // redist223_q33_uid2680_i_unnamed_k0_zts6mmstv265_q_33_cmpReg(REG,4742)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist223_q33_uid2680_i_unnamed_k0_zts6mmstv265_q_33_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist223_q33_uid2680_i_unnamed_k0_zts6mmstv265_q_33_cmpReg_q <= $unsigned(redist223_q33_uid2680_i_unnamed_k0_zts6mmstv265_q_33_cmp_q);
        end
    end

    // redist223_q33_uid2680_i_unnamed_k0_zts6mmstv265_q_33_sticky_ena(REG,4745)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist223_q33_uid2680_i_unnamed_k0_zts6mmstv265_q_33_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist223_q33_uid2680_i_unnamed_k0_zts6mmstv265_q_33_nor_q == 1'b1)
        begin
            redist223_q33_uid2680_i_unnamed_k0_zts6mmstv265_q_33_sticky_ena_q <= $unsigned(redist223_q33_uid2680_i_unnamed_k0_zts6mmstv265_q_33_cmpReg_q);
        end
    end

    // redist223_q33_uid2680_i_unnamed_k0_zts6mmstv265_q_33_enaAnd(LOGICAL,4746)
    assign redist223_q33_uid2680_i_unnamed_k0_zts6mmstv265_q_33_enaAnd_q = redist223_q33_uid2680_i_unnamed_k0_zts6mmstv265_q_33_sticky_ena_q & VCC_q;

    // redist223_q33_uid2680_i_unnamed_k0_zts6mmstv265_q_33_rdcnt(COUNTER,4738)
    // low=0, high=30, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist223_q33_uid2680_i_unnamed_k0_zts6mmstv265_q_33_rdcnt_i <= 5'd0;
            redist223_q33_uid2680_i_unnamed_k0_zts6mmstv265_q_33_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist223_q33_uid2680_i_unnamed_k0_zts6mmstv265_q_33_rdcnt_i == 5'd29)
            begin
                redist223_q33_uid2680_i_unnamed_k0_zts6mmstv265_q_33_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist223_q33_uid2680_i_unnamed_k0_zts6mmstv265_q_33_rdcnt_eq <= 1'b0;
            end
            if (redist223_q33_uid2680_i_unnamed_k0_zts6mmstv265_q_33_rdcnt_eq == 1'b1)
            begin
                redist223_q33_uid2680_i_unnamed_k0_zts6mmstv265_q_33_rdcnt_i <= $unsigned(redist223_q33_uid2680_i_unnamed_k0_zts6mmstv265_q_33_rdcnt_i) + $unsigned(5'd2);
            end
            else
            begin
                redist223_q33_uid2680_i_unnamed_k0_zts6mmstv265_q_33_rdcnt_i <= $unsigned(redist223_q33_uid2680_i_unnamed_k0_zts6mmstv265_q_33_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist223_q33_uid2680_i_unnamed_k0_zts6mmstv265_q_33_rdcnt_q = redist223_q33_uid2680_i_unnamed_k0_zts6mmstv265_q_33_rdcnt_i[4:0];

    // redist516_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_30(DELAY,4537)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist516_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_30_q <= '0;
        end
        else
        begin
            redist516_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_30_q <= $unsigned(redist515_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_29_q);
        end
    end

    // topBitsDOR33_uid2671_i_unnamed_k0_zts6mmstv265(BITSELECT,2670)@32
    assign topBitsDOR33_uid2671_i_unnamed_k0_zts6mmstv265_b = redist516_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_30_q[63:31];

    // topBitsDOR_uid2672_i_unnamed_k0_zts6mmstv265(LOGICAL,2671)@32
    assign topBitsDOR_uid2672_i_unnamed_k0_zts6mmstv265_q = $unsigned(topBitsDOR33_uid2671_i_unnamed_k0_zts6mmstv265_b != 33'b000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow33_uid2668_i_unnamed_k0_zts6mmstv265(BITSELECT,2667)@32
    assign dSubChunkLow33_uid2668_i_unnamed_k0_zts6mmstv265_in = redist516_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_30_q[30:0];
    assign dSubChunkLow33_uid2668_i_unnamed_k0_zts6mmstv265_b = dSubChunkLow33_uid2668_i_unnamed_k0_zts6mmstv265_in[30:0];

    // lshl34_uid2660_i_unnamed_k0_zts6mmstv265(BITSELECT,2659)@31
    assign lshl34_uid2660_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2652_i_unnamed_k0_zts6mmstv265_q[63:0];
    assign lshl34_uid2660_i_unnamed_k0_zts6mmstv265_b = lshl34_uid2660_i_unnamed_k0_zts6mmstv265_in[63:0];

    // cstZ34_uid746_i_unnamed_k0_zts6mmstv223(CONSTANT,745)
    assign cstZ34_uid746_i_unnamed_k0_zts6mmstv223_q = $unsigned(34'b0000000000000000000000000000000000);

    // r0SubRangeLeft34_uid2661_i_unnamed_k0_zts6mmstv265(BITSELECT,2660)@31
    assign r0SubRangeLeft34_uid2661_i_unnamed_k0_zts6mmstv265_in = r0Sub34_uid2655_i_unnamed_k0_zts6mmstv265_q[29:0];
    assign r0SubRangeLeft34_uid2661_i_unnamed_k0_zts6mmstv265_b = r0SubRangeLeft34_uid2661_i_unnamed_k0_zts6mmstv265_in[29:0];

    // rIteriMuxFirst34_uid2663_i_unnamed_k0_zts6mmstv265(BITJOIN,2662)@31
    assign rIteriMuxFirst34_uid2663_i_unnamed_k0_zts6mmstv265_q = {cstZ34_uid746_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft34_uid2661_i_unnamed_k0_zts6mmstv265_b};

    // r34_uid2664_i_unnamed_k0_zts6mmstv265(MUX,2663)@31 + 1
    assign r34_uid2664_i_unnamed_k0_zts6mmstv265_s = opSign34_uid2659_i_unnamed_k0_zts6mmstv265_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r34_uid2664_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
        end
        else
        begin
            unique case (r34_uid2664_i_unnamed_k0_zts6mmstv265_s)
                1'b0 : r34_uid2664_i_unnamed_k0_zts6mmstv265_q <= rIteriMuxFirst34_uid2663_i_unnamed_k0_zts6mmstv265_q;
                1'b1 : r34_uid2664_i_unnamed_k0_zts6mmstv265_q <= lshl34_uid2660_i_unnamed_k0_zts6mmstv265_b;
                default : r34_uid2664_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
            endcase
        end
    end

    // redist29_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ff_30(DELAY,4050)
    dspba_delay_ver #( .width(1), .depth(30), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist29_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ff_30 ( .xin(x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ff), .xout(redist29_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ff_30_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid2667_i_unnamed_k0_zts6mmstv265(BITJOIN,2666)@32
    assign lshl1_uid2667_i_unnamed_k0_zts6mmstv265_q = {r34_uid2664_i_unnamed_k0_zts6mmstv265_q, redist29_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ff_30_q};

    // nSubChunkLow33_uid2669_i_unnamed_k0_zts6mmstv265(BITSELECT,2668)@32
    assign nSubChunkLow33_uid2669_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2667_i_unnamed_k0_zts6mmstv265_q[30:0];
    assign nSubChunkLow33_uid2669_i_unnamed_k0_zts6mmstv265_b = nSubChunkLow33_uid2669_i_unnamed_k0_zts6mmstv265_in[30:0];

    // r0Sub33_uid2670_i_unnamed_k0_zts6mmstv265(SUB,2669)@32
    assign r0Sub33_uid2670_i_unnamed_k0_zts6mmstv265_a = {1'b0, nSubChunkLow33_uid2669_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub33_uid2670_i_unnamed_k0_zts6mmstv265_b = {1'b0, dSubChunkLow33_uid2668_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub33_uid2670_i_unnamed_k0_zts6mmstv265_o = $unsigned(r0Sub33_uid2670_i_unnamed_k0_zts6mmstv265_a) - $unsigned(r0Sub33_uid2670_i_unnamed_k0_zts6mmstv265_b);
    assign r0Sub33_uid2670_i_unnamed_k0_zts6mmstv265_q = r0Sub33_uid2670_i_unnamed_k0_zts6mmstv265_o[31:0];

    // cond33_uid2673_i_unnamed_k0_zts6mmstv265(BITSELECT,2672)@32
    assign cond33_uid2673_i_unnamed_k0_zts6mmstv265_in = $unsigned({{33{r0Sub33_uid2670_i_unnamed_k0_zts6mmstv265_q[31]}}, r0Sub33_uid2670_i_unnamed_k0_zts6mmstv265_q});
    assign cond33_uid2673_i_unnamed_k0_zts6mmstv265_b = $unsigned(cond33_uid2673_i_unnamed_k0_zts6mmstv265_in[64:64]);

    // opSign33_uid2674_i_unnamed_k0_zts6mmstv265(LOGICAL,2673)@32
    assign opSign33_uid2674_i_unnamed_k0_zts6mmstv265_q = cond33_uid2673_i_unnamed_k0_zts6mmstv265_b | topBitsDOR_uid2672_i_unnamed_k0_zts6mmstv265_q;

    // q33_uid2680_i_unnamed_k0_zts6mmstv265(LOGICAL,2679)@32 + 1
    assign q33_uid2680_i_unnamed_k0_zts6mmstv265_qi = ~ (opSign33_uid2674_i_unnamed_k0_zts6mmstv265_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q33_uid2680_i_unnamed_k0_zts6mmstv265_delay ( .xin(q33_uid2680_i_unnamed_k0_zts6mmstv265_qi), .xout(q33_uid2680_i_unnamed_k0_zts6mmstv265_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist223_q33_uid2680_i_unnamed_k0_zts6mmstv265_q_33_wraddr(REG,4739)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist223_q33_uid2680_i_unnamed_k0_zts6mmstv265_q_33_wraddr_q <= $unsigned(5'b11110);
        end
        else
        begin
            redist223_q33_uid2680_i_unnamed_k0_zts6mmstv265_q_33_wraddr_q <= $unsigned(redist223_q33_uid2680_i_unnamed_k0_zts6mmstv265_q_33_rdcnt_q);
        end
    end

    // redist223_q33_uid2680_i_unnamed_k0_zts6mmstv265_q_33_mem(DUALMEM,4737)
    assign redist223_q33_uid2680_i_unnamed_k0_zts6mmstv265_q_33_mem_ia = $unsigned(q33_uid2680_i_unnamed_k0_zts6mmstv265_q);
    assign redist223_q33_uid2680_i_unnamed_k0_zts6mmstv265_q_33_mem_aa = redist223_q33_uid2680_i_unnamed_k0_zts6mmstv265_q_33_wraddr_q;
    assign redist223_q33_uid2680_i_unnamed_k0_zts6mmstv265_q_33_mem_ab = redist223_q33_uid2680_i_unnamed_k0_zts6mmstv265_q_33_rdcnt_q;
    assign redist223_q33_uid2680_i_unnamed_k0_zts6mmstv265_q_33_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(31),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(31),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist223_q33_uid2680_i_unnamed_k0_zts6mmstv265_q_33_mem_dmem (
        .clocken1(redist223_q33_uid2680_i_unnamed_k0_zts6mmstv265_q_33_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist223_q33_uid2680_i_unnamed_k0_zts6mmstv265_q_33_mem_reset0),
        .clock1(clock),
        .address_a(redist223_q33_uid2680_i_unnamed_k0_zts6mmstv265_q_33_mem_aa),
        .data_a(redist223_q33_uid2680_i_unnamed_k0_zts6mmstv265_q_33_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist223_q33_uid2680_i_unnamed_k0_zts6mmstv265_q_33_mem_ab),
        .q_b(redist223_q33_uid2680_i_unnamed_k0_zts6mmstv265_q_33_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist223_q33_uid2680_i_unnamed_k0_zts6mmstv265_q_33_mem_q = redist223_q33_uid2680_i_unnamed_k0_zts6mmstv265_q_33_mem_iq[0:0];

    // redist222_q32_uid2695_i_unnamed_k0_zts6mmstv265_q_32_notEnable(LOGICAL,4733)
    assign redist222_q32_uid2695_i_unnamed_k0_zts6mmstv265_q_32_notEnable_q = $unsigned(~ (VCC_q));

    // redist222_q32_uid2695_i_unnamed_k0_zts6mmstv265_q_32_nor(LOGICAL,4734)
    assign redist222_q32_uid2695_i_unnamed_k0_zts6mmstv265_q_32_nor_q = ~ (redist222_q32_uid2695_i_unnamed_k0_zts6mmstv265_q_32_notEnable_q | redist222_q32_uid2695_i_unnamed_k0_zts6mmstv265_q_32_sticky_ena_q);

    // redist222_q32_uid2695_i_unnamed_k0_zts6mmstv265_q_32_mem_last(CONSTANT,4730)
    assign redist222_q32_uid2695_i_unnamed_k0_zts6mmstv265_q_32_mem_last_q = $unsigned(6'b011100);

    // redist222_q32_uid2695_i_unnamed_k0_zts6mmstv265_q_32_cmp(LOGICAL,4731)
    assign redist222_q32_uid2695_i_unnamed_k0_zts6mmstv265_q_32_cmp_b = {1'b0, redist222_q32_uid2695_i_unnamed_k0_zts6mmstv265_q_32_rdcnt_q};
    assign redist222_q32_uid2695_i_unnamed_k0_zts6mmstv265_q_32_cmp_q = $unsigned(redist222_q32_uid2695_i_unnamed_k0_zts6mmstv265_q_32_mem_last_q == redist222_q32_uid2695_i_unnamed_k0_zts6mmstv265_q_32_cmp_b ? 1'b1 : 1'b0);

    // redist222_q32_uid2695_i_unnamed_k0_zts6mmstv265_q_32_cmpReg(REG,4732)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist222_q32_uid2695_i_unnamed_k0_zts6mmstv265_q_32_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist222_q32_uid2695_i_unnamed_k0_zts6mmstv265_q_32_cmpReg_q <= $unsigned(redist222_q32_uid2695_i_unnamed_k0_zts6mmstv265_q_32_cmp_q);
        end
    end

    // redist222_q32_uid2695_i_unnamed_k0_zts6mmstv265_q_32_sticky_ena(REG,4735)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist222_q32_uid2695_i_unnamed_k0_zts6mmstv265_q_32_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist222_q32_uid2695_i_unnamed_k0_zts6mmstv265_q_32_nor_q == 1'b1)
        begin
            redist222_q32_uid2695_i_unnamed_k0_zts6mmstv265_q_32_sticky_ena_q <= $unsigned(redist222_q32_uid2695_i_unnamed_k0_zts6mmstv265_q_32_cmpReg_q);
        end
    end

    // redist222_q32_uid2695_i_unnamed_k0_zts6mmstv265_q_32_enaAnd(LOGICAL,4736)
    assign redist222_q32_uid2695_i_unnamed_k0_zts6mmstv265_q_32_enaAnd_q = redist222_q32_uid2695_i_unnamed_k0_zts6mmstv265_q_32_sticky_ena_q & VCC_q;

    // redist222_q32_uid2695_i_unnamed_k0_zts6mmstv265_q_32_rdcnt(COUNTER,4728)
    // low=0, high=29, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist222_q32_uid2695_i_unnamed_k0_zts6mmstv265_q_32_rdcnt_i <= 5'd0;
            redist222_q32_uid2695_i_unnamed_k0_zts6mmstv265_q_32_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist222_q32_uid2695_i_unnamed_k0_zts6mmstv265_q_32_rdcnt_i == 5'd28)
            begin
                redist222_q32_uid2695_i_unnamed_k0_zts6mmstv265_q_32_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist222_q32_uid2695_i_unnamed_k0_zts6mmstv265_q_32_rdcnt_eq <= 1'b0;
            end
            if (redist222_q32_uid2695_i_unnamed_k0_zts6mmstv265_q_32_rdcnt_eq == 1'b1)
            begin
                redist222_q32_uid2695_i_unnamed_k0_zts6mmstv265_q_32_rdcnt_i <= $unsigned(redist222_q32_uid2695_i_unnamed_k0_zts6mmstv265_q_32_rdcnt_i) + $unsigned(5'd3);
            end
            else
            begin
                redist222_q32_uid2695_i_unnamed_k0_zts6mmstv265_q_32_rdcnt_i <= $unsigned(redist222_q32_uid2695_i_unnamed_k0_zts6mmstv265_q_32_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist222_q32_uid2695_i_unnamed_k0_zts6mmstv265_q_32_rdcnt_q = redist222_q32_uid2695_i_unnamed_k0_zts6mmstv265_q_32_rdcnt_i[4:0];

    // redist517_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_31(DELAY,4538)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist517_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_31_q <= '0;
        end
        else
        begin
            redist517_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_31_q <= $unsigned(redist516_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_30_q);
        end
    end

    // topBitsDOR32_uid2686_i_unnamed_k0_zts6mmstv265(BITSELECT,2685)@33
    assign topBitsDOR32_uid2686_i_unnamed_k0_zts6mmstv265_b = redist517_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_31_q[63:32];

    // topBitsDOR_uid2687_i_unnamed_k0_zts6mmstv265(LOGICAL,2686)@33
    assign topBitsDOR_uid2687_i_unnamed_k0_zts6mmstv265_q = $unsigned(topBitsDOR32_uid2686_i_unnamed_k0_zts6mmstv265_b != 32'b00000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow32_uid2683_i_unnamed_k0_zts6mmstv265(BITSELECT,2682)@33
    assign dSubChunkLow32_uid2683_i_unnamed_k0_zts6mmstv265_in = redist517_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_31_q[31:0];
    assign dSubChunkLow32_uid2683_i_unnamed_k0_zts6mmstv265_b = dSubChunkLow32_uid2683_i_unnamed_k0_zts6mmstv265_in[31:0];

    // lshl33_uid2675_i_unnamed_k0_zts6mmstv265(BITSELECT,2674)@32
    assign lshl33_uid2675_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2667_i_unnamed_k0_zts6mmstv265_q[63:0];
    assign lshl33_uid2675_i_unnamed_k0_zts6mmstv265_b = lshl33_uid2675_i_unnamed_k0_zts6mmstv265_in[63:0];

    // cstZ33_uid761_i_unnamed_k0_zts6mmstv223(CONSTANT,760)
    assign cstZ33_uid761_i_unnamed_k0_zts6mmstv223_q = $unsigned(33'b000000000000000000000000000000000);

    // r0SubRangeLeft33_uid2676_i_unnamed_k0_zts6mmstv265(BITSELECT,2675)@32
    assign r0SubRangeLeft33_uid2676_i_unnamed_k0_zts6mmstv265_in = r0Sub33_uid2670_i_unnamed_k0_zts6mmstv265_q[30:0];
    assign r0SubRangeLeft33_uid2676_i_unnamed_k0_zts6mmstv265_b = r0SubRangeLeft33_uid2676_i_unnamed_k0_zts6mmstv265_in[30:0];

    // rIteriMuxFirst33_uid2678_i_unnamed_k0_zts6mmstv265(BITJOIN,2677)@32
    assign rIteriMuxFirst33_uid2678_i_unnamed_k0_zts6mmstv265_q = {cstZ33_uid761_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft33_uid2676_i_unnamed_k0_zts6mmstv265_b};

    // r33_uid2679_i_unnamed_k0_zts6mmstv265(MUX,2678)@32 + 1
    assign r33_uid2679_i_unnamed_k0_zts6mmstv265_s = opSign33_uid2674_i_unnamed_k0_zts6mmstv265_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r33_uid2679_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
        end
        else
        begin
            unique case (r33_uid2679_i_unnamed_k0_zts6mmstv265_s)
                1'b0 : r33_uid2679_i_unnamed_k0_zts6mmstv265_q <= rIteriMuxFirst33_uid2678_i_unnamed_k0_zts6mmstv265_q;
                1'b1 : r33_uid2679_i_unnamed_k0_zts6mmstv265_q <= lshl33_uid2675_i_unnamed_k0_zts6mmstv265_b;
                default : r33_uid2679_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
            endcase
        end
    end

    // redist30_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_gg_31_inputreg0(DELAY,4658)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist30_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_gg_31_inputreg0_q <= '0;
        end
        else
        begin
            redist30_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_gg_31_inputreg0_q <= $unsigned(x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_gg);
        end
    end

    // redist30_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_gg_31(DELAY,4051)
    dspba_delay_ver #( .width(1), .depth(30), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist30_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_gg_31 ( .xin(redist30_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_gg_31_inputreg0_q), .xout(redist30_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_gg_31_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid2682_i_unnamed_k0_zts6mmstv265(BITJOIN,2681)@33
    assign lshl1_uid2682_i_unnamed_k0_zts6mmstv265_q = {r33_uid2679_i_unnamed_k0_zts6mmstv265_q, redist30_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_gg_31_q};

    // nSubChunkLow32_uid2684_i_unnamed_k0_zts6mmstv265(BITSELECT,2683)@33
    assign nSubChunkLow32_uid2684_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2682_i_unnamed_k0_zts6mmstv265_q[31:0];
    assign nSubChunkLow32_uid2684_i_unnamed_k0_zts6mmstv265_b = nSubChunkLow32_uid2684_i_unnamed_k0_zts6mmstv265_in[31:0];

    // r0Sub32_uid2685_i_unnamed_k0_zts6mmstv265(SUB,2684)@33
    assign r0Sub32_uid2685_i_unnamed_k0_zts6mmstv265_a = {1'b0, nSubChunkLow32_uid2684_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub32_uid2685_i_unnamed_k0_zts6mmstv265_b = {1'b0, dSubChunkLow32_uid2683_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub32_uid2685_i_unnamed_k0_zts6mmstv265_o = $unsigned(r0Sub32_uid2685_i_unnamed_k0_zts6mmstv265_a) - $unsigned(r0Sub32_uid2685_i_unnamed_k0_zts6mmstv265_b);
    assign r0Sub32_uid2685_i_unnamed_k0_zts6mmstv265_q = r0Sub32_uid2685_i_unnamed_k0_zts6mmstv265_o[32:0];

    // cond32_uid2688_i_unnamed_k0_zts6mmstv265(BITSELECT,2687)@33
    assign cond32_uid2688_i_unnamed_k0_zts6mmstv265_in = $unsigned({{32{r0Sub32_uid2685_i_unnamed_k0_zts6mmstv265_q[32]}}, r0Sub32_uid2685_i_unnamed_k0_zts6mmstv265_q});
    assign cond32_uid2688_i_unnamed_k0_zts6mmstv265_b = $unsigned(cond32_uid2688_i_unnamed_k0_zts6mmstv265_in[64:64]);

    // opSign32_uid2689_i_unnamed_k0_zts6mmstv265(LOGICAL,2688)@33
    assign opSign32_uid2689_i_unnamed_k0_zts6mmstv265_q = cond32_uid2688_i_unnamed_k0_zts6mmstv265_b | topBitsDOR_uid2687_i_unnamed_k0_zts6mmstv265_q;

    // q32_uid2695_i_unnamed_k0_zts6mmstv265(LOGICAL,2694)@33 + 1
    assign q32_uid2695_i_unnamed_k0_zts6mmstv265_qi = ~ (opSign32_uid2689_i_unnamed_k0_zts6mmstv265_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q32_uid2695_i_unnamed_k0_zts6mmstv265_delay ( .xin(q32_uid2695_i_unnamed_k0_zts6mmstv265_qi), .xout(q32_uid2695_i_unnamed_k0_zts6mmstv265_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist222_q32_uid2695_i_unnamed_k0_zts6mmstv265_q_32_wraddr(REG,4729)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist222_q32_uid2695_i_unnamed_k0_zts6mmstv265_q_32_wraddr_q <= $unsigned(5'b11101);
        end
        else
        begin
            redist222_q32_uid2695_i_unnamed_k0_zts6mmstv265_q_32_wraddr_q <= $unsigned(redist222_q32_uid2695_i_unnamed_k0_zts6mmstv265_q_32_rdcnt_q);
        end
    end

    // redist222_q32_uid2695_i_unnamed_k0_zts6mmstv265_q_32_mem(DUALMEM,4727)
    assign redist222_q32_uid2695_i_unnamed_k0_zts6mmstv265_q_32_mem_ia = $unsigned(q32_uid2695_i_unnamed_k0_zts6mmstv265_q);
    assign redist222_q32_uid2695_i_unnamed_k0_zts6mmstv265_q_32_mem_aa = redist222_q32_uid2695_i_unnamed_k0_zts6mmstv265_q_32_wraddr_q;
    assign redist222_q32_uid2695_i_unnamed_k0_zts6mmstv265_q_32_mem_ab = redist222_q32_uid2695_i_unnamed_k0_zts6mmstv265_q_32_rdcnt_q;
    assign redist222_q32_uid2695_i_unnamed_k0_zts6mmstv265_q_32_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist222_q32_uid2695_i_unnamed_k0_zts6mmstv265_q_32_mem_dmem (
        .clocken1(redist222_q32_uid2695_i_unnamed_k0_zts6mmstv265_q_32_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist222_q32_uid2695_i_unnamed_k0_zts6mmstv265_q_32_mem_reset0),
        .clock1(clock),
        .address_a(redist222_q32_uid2695_i_unnamed_k0_zts6mmstv265_q_32_mem_aa),
        .data_a(redist222_q32_uid2695_i_unnamed_k0_zts6mmstv265_q_32_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist222_q32_uid2695_i_unnamed_k0_zts6mmstv265_q_32_mem_ab),
        .q_b(redist222_q32_uid2695_i_unnamed_k0_zts6mmstv265_q_32_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist222_q32_uid2695_i_unnamed_k0_zts6mmstv265_q_32_mem_q = redist222_q32_uid2695_i_unnamed_k0_zts6mmstv265_q_32_mem_iq[0:0];

    // redist518_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_32(DELAY,4539)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist518_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_32_q <= '0;
        end
        else
        begin
            redist518_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_32_q <= $unsigned(redist517_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_31_q);
        end
    end

    // topBitsDOR31_uid2701_i_unnamed_k0_zts6mmstv265(BITSELECT,2700)@34
    assign topBitsDOR31_uid2701_i_unnamed_k0_zts6mmstv265_b = redist518_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_32_q[63:33];

    // topBitsDOR_uid2702_i_unnamed_k0_zts6mmstv265(LOGICAL,2701)@34
    assign topBitsDOR_uid2702_i_unnamed_k0_zts6mmstv265_q = $unsigned(topBitsDOR31_uid2701_i_unnamed_k0_zts6mmstv265_b != 31'b0000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow31_uid2698_i_unnamed_k0_zts6mmstv265(BITSELECT,2697)@34
    assign dSubChunkLow31_uid2698_i_unnamed_k0_zts6mmstv265_in = redist518_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_32_q[32:0];
    assign dSubChunkLow31_uid2698_i_unnamed_k0_zts6mmstv265_b = dSubChunkLow31_uid2698_i_unnamed_k0_zts6mmstv265_in[32:0];

    // lshl32_uid2690_i_unnamed_k0_zts6mmstv265(BITSELECT,2689)@33
    assign lshl32_uid2690_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2682_i_unnamed_k0_zts6mmstv265_q[63:0];
    assign lshl32_uid2690_i_unnamed_k0_zts6mmstv265_b = lshl32_uid2690_i_unnamed_k0_zts6mmstv265_in[63:0];

    // cstZ32_uid776_i_unnamed_k0_zts6mmstv223(CONSTANT,775)
    assign cstZ32_uid776_i_unnamed_k0_zts6mmstv223_q = $unsigned(32'b00000000000000000000000000000000);

    // r0SubRangeLeft32_uid2691_i_unnamed_k0_zts6mmstv265(BITSELECT,2690)@33
    assign r0SubRangeLeft32_uid2691_i_unnamed_k0_zts6mmstv265_in = r0Sub32_uid2685_i_unnamed_k0_zts6mmstv265_q[31:0];
    assign r0SubRangeLeft32_uid2691_i_unnamed_k0_zts6mmstv265_b = r0SubRangeLeft32_uid2691_i_unnamed_k0_zts6mmstv265_in[31:0];

    // rIteriMuxFirst32_uid2693_i_unnamed_k0_zts6mmstv265(BITJOIN,2692)@33
    assign rIteriMuxFirst32_uid2693_i_unnamed_k0_zts6mmstv265_q = {cstZ32_uid776_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft32_uid2691_i_unnamed_k0_zts6mmstv265_b};

    // r32_uid2694_i_unnamed_k0_zts6mmstv265(MUX,2693)@33 + 1
    assign r32_uid2694_i_unnamed_k0_zts6mmstv265_s = opSign32_uid2689_i_unnamed_k0_zts6mmstv265_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r32_uid2694_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
        end
        else
        begin
            unique case (r32_uid2694_i_unnamed_k0_zts6mmstv265_s)
                1'b0 : r32_uid2694_i_unnamed_k0_zts6mmstv265_q <= rIteriMuxFirst32_uid2693_i_unnamed_k0_zts6mmstv265_q;
                1'b1 : r32_uid2694_i_unnamed_k0_zts6mmstv265_q <= lshl32_uid2690_i_unnamed_k0_zts6mmstv265_b;
                default : r32_uid2694_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
            endcase
        end
    end

    // redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_notEnable(LOGICAL,4666)
    assign redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_notEnable_q = $unsigned(~ (VCC_q));

    // redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_nor(LOGICAL,4667)
    assign redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_nor_q = ~ (redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_notEnable_q | redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_sticky_ena_q);

    // redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_mem_last(CONSTANT,4663)
    assign redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_mem_last_q = $unsigned(6'b011100);

    // redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_cmp(LOGICAL,4664)
    assign redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_cmp_b = {1'b0, redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_rdcnt_q};
    assign redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_cmp_q = $unsigned(redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_mem_last_q == redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_cmp_b ? 1'b1 : 1'b0);

    // redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_cmpReg(REG,4665)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_cmpReg_q <= $unsigned(redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_cmp_q);
        end
    end

    // redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_sticky_ena(REG,4668)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_nor_q == 1'b1)
        begin
            redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_sticky_ena_q <= $unsigned(redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_cmpReg_q);
        end
    end

    // redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_enaAnd(LOGICAL,4669)
    assign redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_enaAnd_q = redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_sticky_ena_q & VCC_q;

    // redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_rdcnt(COUNTER,4661)
    // low=0, high=29, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_rdcnt_i <= 5'd0;
            redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_rdcnt_i == 5'd28)
            begin
                redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_rdcnt_eq <= 1'b0;
            end
            if (redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_rdcnt_eq == 1'b1)
            begin
                redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_rdcnt_i <= $unsigned(redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_rdcnt_i) + $unsigned(5'd3);
            end
            else
            begin
                redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_rdcnt_i <= $unsigned(redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_rdcnt_q = redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_rdcnt_i[4:0];

    // redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_inputreg0(DELAY,4659)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_inputreg0_q <= '0;
        end
        else
        begin
            redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_inputreg0_q <= $unsigned(x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh);
        end
    end

    // redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_wraddr(REG,4662)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_wraddr_q <= $unsigned(5'b11101);
        end
        else
        begin
            redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_wraddr_q <= $unsigned(redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_rdcnt_q);
        end
    end

    // redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_mem(DUALMEM,4660)
    assign redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_mem_ia = $unsigned(redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_inputreg0_q);
    assign redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_mem_aa = redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_wraddr_q;
    assign redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_mem_ab = redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_rdcnt_q;
    assign redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_mem_dmem (
        .clocken1(redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_mem_reset0),
        .clock1(clock),
        .address_a(redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_mem_aa),
        .data_a(redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_mem_ab),
        .q_b(redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_mem_q = redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_mem_iq[0:0];

    // lshl1_uid2697_i_unnamed_k0_zts6mmstv265(BITJOIN,2696)@34
    assign lshl1_uid2697_i_unnamed_k0_zts6mmstv265_q = {r32_uid2694_i_unnamed_k0_zts6mmstv265_q, redist31_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_hh_32_mem_q};

    // nSubChunkLow31_uid2699_i_unnamed_k0_zts6mmstv265(BITSELECT,2698)@34
    assign nSubChunkLow31_uid2699_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2697_i_unnamed_k0_zts6mmstv265_q[32:0];
    assign nSubChunkLow31_uid2699_i_unnamed_k0_zts6mmstv265_b = nSubChunkLow31_uid2699_i_unnamed_k0_zts6mmstv265_in[32:0];

    // r0Sub31_uid2700_i_unnamed_k0_zts6mmstv265(SUB,2699)@34
    assign r0Sub31_uid2700_i_unnamed_k0_zts6mmstv265_a = {1'b0, nSubChunkLow31_uid2699_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub31_uid2700_i_unnamed_k0_zts6mmstv265_b = {1'b0, dSubChunkLow31_uid2698_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub31_uid2700_i_unnamed_k0_zts6mmstv265_o = $unsigned(r0Sub31_uid2700_i_unnamed_k0_zts6mmstv265_a) - $unsigned(r0Sub31_uid2700_i_unnamed_k0_zts6mmstv265_b);
    assign r0Sub31_uid2700_i_unnamed_k0_zts6mmstv265_q = r0Sub31_uid2700_i_unnamed_k0_zts6mmstv265_o[33:0];

    // cond31_uid2703_i_unnamed_k0_zts6mmstv265(BITSELECT,2702)@34
    assign cond31_uid2703_i_unnamed_k0_zts6mmstv265_in = $unsigned({{31{r0Sub31_uid2700_i_unnamed_k0_zts6mmstv265_q[33]}}, r0Sub31_uid2700_i_unnamed_k0_zts6mmstv265_q});
    assign cond31_uid2703_i_unnamed_k0_zts6mmstv265_b = $unsigned(cond31_uid2703_i_unnamed_k0_zts6mmstv265_in[64:64]);

    // opSign31_uid2704_i_unnamed_k0_zts6mmstv265(LOGICAL,2703)@34
    assign opSign31_uid2704_i_unnamed_k0_zts6mmstv265_q = cond31_uid2703_i_unnamed_k0_zts6mmstv265_b | topBitsDOR_uid2702_i_unnamed_k0_zts6mmstv265_q;

    // q31_uid2710_i_unnamed_k0_zts6mmstv265(LOGICAL,2709)@34 + 1
    assign q31_uid2710_i_unnamed_k0_zts6mmstv265_qi = ~ (opSign31_uid2704_i_unnamed_k0_zts6mmstv265_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q31_uid2710_i_unnamed_k0_zts6mmstv265_delay ( .xin(q31_uid2710_i_unnamed_k0_zts6mmstv265_qi), .xout(q31_uid2710_i_unnamed_k0_zts6mmstv265_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist221_q31_uid2710_i_unnamed_k0_zts6mmstv265_q_31(DELAY,4242)
    dspba_delay_ver #( .width(1), .depth(30), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist221_q31_uid2710_i_unnamed_k0_zts6mmstv265_q_31 ( .xin(q31_uid2710_i_unnamed_k0_zts6mmstv265_q), .xout(redist221_q31_uid2710_i_unnamed_k0_zts6mmstv265_q_31_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist519_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_33(DELAY,4540)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist519_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_33_q <= '0;
        end
        else
        begin
            redist519_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_33_q <= $unsigned(redist518_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_32_q);
        end
    end

    // topBitsDOR30_uid2716_i_unnamed_k0_zts6mmstv265(BITSELECT,2715)@35
    assign topBitsDOR30_uid2716_i_unnamed_k0_zts6mmstv265_b = redist519_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_33_q[63:34];

    // topBitsDOR_uid2717_i_unnamed_k0_zts6mmstv265(LOGICAL,2716)@35
    assign topBitsDOR_uid2717_i_unnamed_k0_zts6mmstv265_q = $unsigned(topBitsDOR30_uid2716_i_unnamed_k0_zts6mmstv265_b != 30'b000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow30_uid2713_i_unnamed_k0_zts6mmstv265(BITSELECT,2712)@35
    assign dSubChunkLow30_uid2713_i_unnamed_k0_zts6mmstv265_in = redist519_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_33_q[33:0];
    assign dSubChunkLow30_uid2713_i_unnamed_k0_zts6mmstv265_b = dSubChunkLow30_uid2713_i_unnamed_k0_zts6mmstv265_in[33:0];

    // lshl31_uid2705_i_unnamed_k0_zts6mmstv265(BITSELECT,2704)@34
    assign lshl31_uid2705_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2697_i_unnamed_k0_zts6mmstv265_q[63:0];
    assign lshl31_uid2705_i_unnamed_k0_zts6mmstv265_b = lshl31_uid2705_i_unnamed_k0_zts6mmstv265_in[63:0];

    // cstZ31_uid791_i_unnamed_k0_zts6mmstv223(CONSTANT,790)
    assign cstZ31_uid791_i_unnamed_k0_zts6mmstv223_q = $unsigned(31'b0000000000000000000000000000000);

    // r0SubRangeLeft31_uid2706_i_unnamed_k0_zts6mmstv265(BITSELECT,2705)@34
    assign r0SubRangeLeft31_uid2706_i_unnamed_k0_zts6mmstv265_in = r0Sub31_uid2700_i_unnamed_k0_zts6mmstv265_q[32:0];
    assign r0SubRangeLeft31_uid2706_i_unnamed_k0_zts6mmstv265_b = r0SubRangeLeft31_uid2706_i_unnamed_k0_zts6mmstv265_in[32:0];

    // rIteriMuxFirst31_uid2708_i_unnamed_k0_zts6mmstv265(BITJOIN,2707)@34
    assign rIteriMuxFirst31_uid2708_i_unnamed_k0_zts6mmstv265_q = {cstZ31_uid791_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft31_uid2706_i_unnamed_k0_zts6mmstv265_b};

    // r31_uid2709_i_unnamed_k0_zts6mmstv265(MUX,2708)@34 + 1
    assign r31_uid2709_i_unnamed_k0_zts6mmstv265_s = opSign31_uid2704_i_unnamed_k0_zts6mmstv265_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r31_uid2709_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
        end
        else
        begin
            unique case (r31_uid2709_i_unnamed_k0_zts6mmstv265_s)
                1'b0 : r31_uid2709_i_unnamed_k0_zts6mmstv265_q <= rIteriMuxFirst31_uid2708_i_unnamed_k0_zts6mmstv265_q;
                1'b1 : r31_uid2709_i_unnamed_k0_zts6mmstv265_q <= lshl31_uid2705_i_unnamed_k0_zts6mmstv265_b;
                default : r31_uid2709_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
            endcase
        end
    end

    // redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_notEnable(LOGICAL,4677)
    assign redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_notEnable_q = $unsigned(~ (VCC_q));

    // redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_nor(LOGICAL,4678)
    assign redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_nor_q = ~ (redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_notEnable_q | redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_sticky_ena_q);

    // redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_mem_last(CONSTANT,4674)
    assign redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_mem_last_q = $unsigned(6'b011101);

    // redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_cmp(LOGICAL,4675)
    assign redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_cmp_b = {1'b0, redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_rdcnt_q};
    assign redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_cmp_q = $unsigned(redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_mem_last_q == redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_cmp_b ? 1'b1 : 1'b0);

    // redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_cmpReg(REG,4676)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_cmpReg_q <= $unsigned(redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_cmp_q);
        end
    end

    // redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_sticky_ena(REG,4679)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_nor_q == 1'b1)
        begin
            redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_sticky_ena_q <= $unsigned(redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_cmpReg_q);
        end
    end

    // redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_enaAnd(LOGICAL,4680)
    assign redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_enaAnd_q = redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_sticky_ena_q & VCC_q;

    // redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_rdcnt(COUNTER,4672)
    // low=0, high=30, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_rdcnt_i <= 5'd0;
            redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_rdcnt_i == 5'd29)
            begin
                redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_rdcnt_eq <= 1'b0;
            end
            if (redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_rdcnt_eq == 1'b1)
            begin
                redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_rdcnt_i <= $unsigned(redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_rdcnt_i) + $unsigned(5'd2);
            end
            else
            begin
                redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_rdcnt_i <= $unsigned(redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_rdcnt_q = redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_rdcnt_i[4:0];

    // redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_inputreg0(DELAY,4670)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_inputreg0_q <= '0;
        end
        else
        begin
            redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_inputreg0_q <= $unsigned(x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii);
        end
    end

    // redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_wraddr(REG,4673)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_wraddr_q <= $unsigned(5'b11110);
        end
        else
        begin
            redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_wraddr_q <= $unsigned(redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_rdcnt_q);
        end
    end

    // redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_mem(DUALMEM,4671)
    assign redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_mem_ia = $unsigned(redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_inputreg0_q);
    assign redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_mem_aa = redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_wraddr_q;
    assign redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_mem_ab = redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_rdcnt_q;
    assign redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(31),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(31),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_mem_dmem (
        .clocken1(redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_mem_reset0),
        .clock1(clock),
        .address_a(redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_mem_aa),
        .data_a(redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_mem_ab),
        .q_b(redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_mem_q = redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_mem_iq[0:0];

    // lshl1_uid2712_i_unnamed_k0_zts6mmstv265(BITJOIN,2711)@35
    assign lshl1_uid2712_i_unnamed_k0_zts6mmstv265_q = {r31_uid2709_i_unnamed_k0_zts6mmstv265_q, redist32_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ii_33_mem_q};

    // nSubChunkLow30_uid2714_i_unnamed_k0_zts6mmstv265(BITSELECT,2713)@35
    assign nSubChunkLow30_uid2714_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2712_i_unnamed_k0_zts6mmstv265_q[33:0];
    assign nSubChunkLow30_uid2714_i_unnamed_k0_zts6mmstv265_b = nSubChunkLow30_uid2714_i_unnamed_k0_zts6mmstv265_in[33:0];

    // r0Sub30_uid2715_i_unnamed_k0_zts6mmstv265(SUB,2714)@35
    assign r0Sub30_uid2715_i_unnamed_k0_zts6mmstv265_a = {1'b0, nSubChunkLow30_uid2714_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub30_uid2715_i_unnamed_k0_zts6mmstv265_b = {1'b0, dSubChunkLow30_uid2713_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub30_uid2715_i_unnamed_k0_zts6mmstv265_o = $unsigned(r0Sub30_uid2715_i_unnamed_k0_zts6mmstv265_a) - $unsigned(r0Sub30_uid2715_i_unnamed_k0_zts6mmstv265_b);
    assign r0Sub30_uid2715_i_unnamed_k0_zts6mmstv265_q = r0Sub30_uid2715_i_unnamed_k0_zts6mmstv265_o[34:0];

    // cond30_uid2718_i_unnamed_k0_zts6mmstv265(BITSELECT,2717)@35
    assign cond30_uid2718_i_unnamed_k0_zts6mmstv265_in = $unsigned({{30{r0Sub30_uid2715_i_unnamed_k0_zts6mmstv265_q[34]}}, r0Sub30_uid2715_i_unnamed_k0_zts6mmstv265_q});
    assign cond30_uid2718_i_unnamed_k0_zts6mmstv265_b = $unsigned(cond30_uid2718_i_unnamed_k0_zts6mmstv265_in[64:64]);

    // opSign30_uid2719_i_unnamed_k0_zts6mmstv265(LOGICAL,2718)@35
    assign opSign30_uid2719_i_unnamed_k0_zts6mmstv265_q = cond30_uid2718_i_unnamed_k0_zts6mmstv265_b | topBitsDOR_uid2717_i_unnamed_k0_zts6mmstv265_q;

    // q30_uid2725_i_unnamed_k0_zts6mmstv265(LOGICAL,2724)@35 + 1
    assign q30_uid2725_i_unnamed_k0_zts6mmstv265_qi = ~ (opSign30_uid2719_i_unnamed_k0_zts6mmstv265_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q30_uid2725_i_unnamed_k0_zts6mmstv265_delay ( .xin(q30_uid2725_i_unnamed_k0_zts6mmstv265_qi), .xout(q30_uid2725_i_unnamed_k0_zts6mmstv265_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist220_q30_uid2725_i_unnamed_k0_zts6mmstv265_q_30(DELAY,4241)
    dspba_delay_ver #( .width(1), .depth(29), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist220_q30_uid2725_i_unnamed_k0_zts6mmstv265_q_30 ( .xin(q30_uid2725_i_unnamed_k0_zts6mmstv265_q), .xout(redist220_q30_uid2725_i_unnamed_k0_zts6mmstv265_q_30_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist520_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_34(DELAY,4541)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist520_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_34_q <= '0;
        end
        else
        begin
            redist520_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_34_q <= $unsigned(redist519_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_33_q);
        end
    end

    // topBitsDOR29_uid2731_i_unnamed_k0_zts6mmstv265(BITSELECT,2730)@36
    assign topBitsDOR29_uid2731_i_unnamed_k0_zts6mmstv265_b = redist520_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_34_q[63:35];

    // topBitsDOR_uid2732_i_unnamed_k0_zts6mmstv265(LOGICAL,2731)@36
    assign topBitsDOR_uid2732_i_unnamed_k0_zts6mmstv265_q = $unsigned(topBitsDOR29_uid2731_i_unnamed_k0_zts6mmstv265_b != 29'b00000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow29_uid2728_i_unnamed_k0_zts6mmstv265(BITSELECT,2727)@36
    assign dSubChunkLow29_uid2728_i_unnamed_k0_zts6mmstv265_in = redist520_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_34_q[34:0];
    assign dSubChunkLow29_uid2728_i_unnamed_k0_zts6mmstv265_b = dSubChunkLow29_uid2728_i_unnamed_k0_zts6mmstv265_in[34:0];

    // lshl30_uid2720_i_unnamed_k0_zts6mmstv265(BITSELECT,2719)@35
    assign lshl30_uid2720_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2712_i_unnamed_k0_zts6mmstv265_q[63:0];
    assign lshl30_uid2720_i_unnamed_k0_zts6mmstv265_b = lshl30_uid2720_i_unnamed_k0_zts6mmstv265_in[63:0];

    // cstZ30_uid806_i_unnamed_k0_zts6mmstv223(CONSTANT,805)
    assign cstZ30_uid806_i_unnamed_k0_zts6mmstv223_q = $unsigned(30'b000000000000000000000000000000);

    // r0SubRangeLeft30_uid2721_i_unnamed_k0_zts6mmstv265(BITSELECT,2720)@35
    assign r0SubRangeLeft30_uid2721_i_unnamed_k0_zts6mmstv265_in = r0Sub30_uid2715_i_unnamed_k0_zts6mmstv265_q[33:0];
    assign r0SubRangeLeft30_uid2721_i_unnamed_k0_zts6mmstv265_b = r0SubRangeLeft30_uid2721_i_unnamed_k0_zts6mmstv265_in[33:0];

    // rIteriMuxFirst30_uid2723_i_unnamed_k0_zts6mmstv265(BITJOIN,2722)@35
    assign rIteriMuxFirst30_uid2723_i_unnamed_k0_zts6mmstv265_q = {cstZ30_uid806_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft30_uid2721_i_unnamed_k0_zts6mmstv265_b};

    // r30_uid2724_i_unnamed_k0_zts6mmstv265(MUX,2723)@35 + 1
    assign r30_uid2724_i_unnamed_k0_zts6mmstv265_s = opSign30_uid2719_i_unnamed_k0_zts6mmstv265_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r30_uid2724_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
        end
        else
        begin
            unique case (r30_uid2724_i_unnamed_k0_zts6mmstv265_s)
                1'b0 : r30_uid2724_i_unnamed_k0_zts6mmstv265_q <= rIteriMuxFirst30_uid2723_i_unnamed_k0_zts6mmstv265_q;
                1'b1 : r30_uid2724_i_unnamed_k0_zts6mmstv265_q <= lshl30_uid2720_i_unnamed_k0_zts6mmstv265_b;
                default : r30_uid2724_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
            endcase
        end
    end

    // redist33_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_jj_34(DELAY,4054)
    dspba_delay_ver #( .width(1), .depth(34), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist33_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_jj_34 ( .xin(x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_jj), .xout(redist33_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_jj_34_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid2727_i_unnamed_k0_zts6mmstv265(BITJOIN,2726)@36
    assign lshl1_uid2727_i_unnamed_k0_zts6mmstv265_q = {r30_uid2724_i_unnamed_k0_zts6mmstv265_q, redist33_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_jj_34_q};

    // nSubChunkLow29_uid2729_i_unnamed_k0_zts6mmstv265(BITSELECT,2728)@36
    assign nSubChunkLow29_uid2729_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2727_i_unnamed_k0_zts6mmstv265_q[34:0];
    assign nSubChunkLow29_uid2729_i_unnamed_k0_zts6mmstv265_b = nSubChunkLow29_uid2729_i_unnamed_k0_zts6mmstv265_in[34:0];

    // r0Sub29_uid2730_i_unnamed_k0_zts6mmstv265(SUB,2729)@36
    assign r0Sub29_uid2730_i_unnamed_k0_zts6mmstv265_a = {1'b0, nSubChunkLow29_uid2729_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub29_uid2730_i_unnamed_k0_zts6mmstv265_b = {1'b0, dSubChunkLow29_uid2728_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub29_uid2730_i_unnamed_k0_zts6mmstv265_o = $unsigned(r0Sub29_uid2730_i_unnamed_k0_zts6mmstv265_a) - $unsigned(r0Sub29_uid2730_i_unnamed_k0_zts6mmstv265_b);
    assign r0Sub29_uid2730_i_unnamed_k0_zts6mmstv265_q = r0Sub29_uid2730_i_unnamed_k0_zts6mmstv265_o[35:0];

    // cond29_uid2733_i_unnamed_k0_zts6mmstv265(BITSELECT,2732)@36
    assign cond29_uid2733_i_unnamed_k0_zts6mmstv265_in = $unsigned({{29{r0Sub29_uid2730_i_unnamed_k0_zts6mmstv265_q[35]}}, r0Sub29_uid2730_i_unnamed_k0_zts6mmstv265_q});
    assign cond29_uid2733_i_unnamed_k0_zts6mmstv265_b = $unsigned(cond29_uid2733_i_unnamed_k0_zts6mmstv265_in[64:64]);

    // opSign29_uid2734_i_unnamed_k0_zts6mmstv265(LOGICAL,2733)@36
    assign opSign29_uid2734_i_unnamed_k0_zts6mmstv265_q = cond29_uid2733_i_unnamed_k0_zts6mmstv265_b | topBitsDOR_uid2732_i_unnamed_k0_zts6mmstv265_q;

    // q29_uid2740_i_unnamed_k0_zts6mmstv265(LOGICAL,2739)@36 + 1
    assign q29_uid2740_i_unnamed_k0_zts6mmstv265_qi = ~ (opSign29_uid2734_i_unnamed_k0_zts6mmstv265_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q29_uid2740_i_unnamed_k0_zts6mmstv265_delay ( .xin(q29_uid2740_i_unnamed_k0_zts6mmstv265_qi), .xout(q29_uid2740_i_unnamed_k0_zts6mmstv265_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist219_q29_uid2740_i_unnamed_k0_zts6mmstv265_q_29(DELAY,4240)
    dspba_delay_ver #( .width(1), .depth(28), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist219_q29_uid2740_i_unnamed_k0_zts6mmstv265_q_29 ( .xin(q29_uid2740_i_unnamed_k0_zts6mmstv265_q), .xout(redist219_q29_uid2740_i_unnamed_k0_zts6mmstv265_q_29_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist521_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_35(DELAY,4542)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist521_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_35_q <= '0;
        end
        else
        begin
            redist521_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_35_q <= $unsigned(redist520_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_34_q);
        end
    end

    // topBitsDOR28_uid2746_i_unnamed_k0_zts6mmstv265(BITSELECT,2745)@37
    assign topBitsDOR28_uid2746_i_unnamed_k0_zts6mmstv265_b = redist521_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_35_q[63:36];

    // topBitsDOR_uid2747_i_unnamed_k0_zts6mmstv265(LOGICAL,2746)@37
    assign topBitsDOR_uid2747_i_unnamed_k0_zts6mmstv265_q = $unsigned(topBitsDOR28_uid2746_i_unnamed_k0_zts6mmstv265_b != 28'b0000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow28_uid2743_i_unnamed_k0_zts6mmstv265(BITSELECT,2742)@37
    assign dSubChunkLow28_uid2743_i_unnamed_k0_zts6mmstv265_in = redist521_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_35_q[35:0];
    assign dSubChunkLow28_uid2743_i_unnamed_k0_zts6mmstv265_b = dSubChunkLow28_uid2743_i_unnamed_k0_zts6mmstv265_in[35:0];

    // lshl29_uid2735_i_unnamed_k0_zts6mmstv265(BITSELECT,2734)@36
    assign lshl29_uid2735_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2727_i_unnamed_k0_zts6mmstv265_q[63:0];
    assign lshl29_uid2735_i_unnamed_k0_zts6mmstv265_b = lshl29_uid2735_i_unnamed_k0_zts6mmstv265_in[63:0];

    // cstZ29_uid821_i_unnamed_k0_zts6mmstv223(CONSTANT,820)
    assign cstZ29_uid821_i_unnamed_k0_zts6mmstv223_q = $unsigned(29'b00000000000000000000000000000);

    // r0SubRangeLeft29_uid2736_i_unnamed_k0_zts6mmstv265(BITSELECT,2735)@36
    assign r0SubRangeLeft29_uid2736_i_unnamed_k0_zts6mmstv265_in = r0Sub29_uid2730_i_unnamed_k0_zts6mmstv265_q[34:0];
    assign r0SubRangeLeft29_uid2736_i_unnamed_k0_zts6mmstv265_b = r0SubRangeLeft29_uid2736_i_unnamed_k0_zts6mmstv265_in[34:0];

    // rIteriMuxFirst29_uid2738_i_unnamed_k0_zts6mmstv265(BITJOIN,2737)@36
    assign rIteriMuxFirst29_uid2738_i_unnamed_k0_zts6mmstv265_q = {cstZ29_uid821_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft29_uid2736_i_unnamed_k0_zts6mmstv265_b};

    // r29_uid2739_i_unnamed_k0_zts6mmstv265(MUX,2738)@36 + 1
    assign r29_uid2739_i_unnamed_k0_zts6mmstv265_s = opSign29_uid2734_i_unnamed_k0_zts6mmstv265_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r29_uid2739_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
        end
        else
        begin
            unique case (r29_uid2739_i_unnamed_k0_zts6mmstv265_s)
                1'b0 : r29_uid2739_i_unnamed_k0_zts6mmstv265_q <= rIteriMuxFirst29_uid2738_i_unnamed_k0_zts6mmstv265_q;
                1'b1 : r29_uid2739_i_unnamed_k0_zts6mmstv265_q <= lshl29_uid2735_i_unnamed_k0_zts6mmstv265_b;
                default : r29_uid2739_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
            endcase
        end
    end

    // redist34_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_kk_35(DELAY,4055)
    dspba_delay_ver #( .width(1), .depth(35), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist34_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_kk_35 ( .xin(x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_kk), .xout(redist34_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_kk_35_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid2742_i_unnamed_k0_zts6mmstv265(BITJOIN,2741)@37
    assign lshl1_uid2742_i_unnamed_k0_zts6mmstv265_q = {r29_uid2739_i_unnamed_k0_zts6mmstv265_q, redist34_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_kk_35_q};

    // nSubChunkLow28_uid2744_i_unnamed_k0_zts6mmstv265(BITSELECT,2743)@37
    assign nSubChunkLow28_uid2744_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2742_i_unnamed_k0_zts6mmstv265_q[35:0];
    assign nSubChunkLow28_uid2744_i_unnamed_k0_zts6mmstv265_b = nSubChunkLow28_uid2744_i_unnamed_k0_zts6mmstv265_in[35:0];

    // r0Sub28_uid2745_i_unnamed_k0_zts6mmstv265(SUB,2744)@37
    assign r0Sub28_uid2745_i_unnamed_k0_zts6mmstv265_a = {1'b0, nSubChunkLow28_uid2744_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub28_uid2745_i_unnamed_k0_zts6mmstv265_b = {1'b0, dSubChunkLow28_uid2743_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub28_uid2745_i_unnamed_k0_zts6mmstv265_o = $unsigned(r0Sub28_uid2745_i_unnamed_k0_zts6mmstv265_a) - $unsigned(r0Sub28_uid2745_i_unnamed_k0_zts6mmstv265_b);
    assign r0Sub28_uid2745_i_unnamed_k0_zts6mmstv265_q = r0Sub28_uid2745_i_unnamed_k0_zts6mmstv265_o[36:0];

    // cond28_uid2748_i_unnamed_k0_zts6mmstv265(BITSELECT,2747)@37
    assign cond28_uid2748_i_unnamed_k0_zts6mmstv265_in = $unsigned({{28{r0Sub28_uid2745_i_unnamed_k0_zts6mmstv265_q[36]}}, r0Sub28_uid2745_i_unnamed_k0_zts6mmstv265_q});
    assign cond28_uid2748_i_unnamed_k0_zts6mmstv265_b = $unsigned(cond28_uid2748_i_unnamed_k0_zts6mmstv265_in[64:64]);

    // opSign28_uid2749_i_unnamed_k0_zts6mmstv265(LOGICAL,2748)@37
    assign opSign28_uid2749_i_unnamed_k0_zts6mmstv265_q = cond28_uid2748_i_unnamed_k0_zts6mmstv265_b | topBitsDOR_uid2747_i_unnamed_k0_zts6mmstv265_q;

    // q28_uid2755_i_unnamed_k0_zts6mmstv265(LOGICAL,2754)@37 + 1
    assign q28_uid2755_i_unnamed_k0_zts6mmstv265_qi = ~ (opSign28_uid2749_i_unnamed_k0_zts6mmstv265_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q28_uid2755_i_unnamed_k0_zts6mmstv265_delay ( .xin(q28_uid2755_i_unnamed_k0_zts6mmstv265_qi), .xout(q28_uid2755_i_unnamed_k0_zts6mmstv265_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist218_q28_uid2755_i_unnamed_k0_zts6mmstv265_q_28(DELAY,4239)
    dspba_delay_ver #( .width(1), .depth(27), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist218_q28_uid2755_i_unnamed_k0_zts6mmstv265_q_28 ( .xin(q28_uid2755_i_unnamed_k0_zts6mmstv265_q), .xout(redist218_q28_uid2755_i_unnamed_k0_zts6mmstv265_q_28_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist522_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_36(DELAY,4543)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist522_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_36_q <= '0;
        end
        else
        begin
            redist522_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_36_q <= $unsigned(redist521_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_35_q);
        end
    end

    // topBitsDOR27_uid2761_i_unnamed_k0_zts6mmstv265(BITSELECT,2760)@38
    assign topBitsDOR27_uid2761_i_unnamed_k0_zts6mmstv265_b = redist522_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_36_q[63:37];

    // topBitsDOR_uid2762_i_unnamed_k0_zts6mmstv265(LOGICAL,2761)@38
    assign topBitsDOR_uid2762_i_unnamed_k0_zts6mmstv265_q = $unsigned(topBitsDOR27_uid2761_i_unnamed_k0_zts6mmstv265_b != 27'b000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow27_uid2758_i_unnamed_k0_zts6mmstv265(BITSELECT,2757)@38
    assign dSubChunkLow27_uid2758_i_unnamed_k0_zts6mmstv265_in = redist522_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_36_q[36:0];
    assign dSubChunkLow27_uid2758_i_unnamed_k0_zts6mmstv265_b = dSubChunkLow27_uid2758_i_unnamed_k0_zts6mmstv265_in[36:0];

    // lshl28_uid2750_i_unnamed_k0_zts6mmstv265(BITSELECT,2749)@37
    assign lshl28_uid2750_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2742_i_unnamed_k0_zts6mmstv265_q[63:0];
    assign lshl28_uid2750_i_unnamed_k0_zts6mmstv265_b = lshl28_uid2750_i_unnamed_k0_zts6mmstv265_in[63:0];

    // cstZ28_uid836_i_unnamed_k0_zts6mmstv223(CONSTANT,835)
    assign cstZ28_uid836_i_unnamed_k0_zts6mmstv223_q = $unsigned(28'b0000000000000000000000000000);

    // r0SubRangeLeft28_uid2751_i_unnamed_k0_zts6mmstv265(BITSELECT,2750)@37
    assign r0SubRangeLeft28_uid2751_i_unnamed_k0_zts6mmstv265_in = r0Sub28_uid2745_i_unnamed_k0_zts6mmstv265_q[35:0];
    assign r0SubRangeLeft28_uid2751_i_unnamed_k0_zts6mmstv265_b = r0SubRangeLeft28_uid2751_i_unnamed_k0_zts6mmstv265_in[35:0];

    // rIteriMuxFirst28_uid2753_i_unnamed_k0_zts6mmstv265(BITJOIN,2752)@37
    assign rIteriMuxFirst28_uid2753_i_unnamed_k0_zts6mmstv265_q = {cstZ28_uid836_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft28_uid2751_i_unnamed_k0_zts6mmstv265_b};

    // r28_uid2754_i_unnamed_k0_zts6mmstv265(MUX,2753)@37 + 1
    assign r28_uid2754_i_unnamed_k0_zts6mmstv265_s = opSign28_uid2749_i_unnamed_k0_zts6mmstv265_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r28_uid2754_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
        end
        else
        begin
            unique case (r28_uid2754_i_unnamed_k0_zts6mmstv265_s)
                1'b0 : r28_uid2754_i_unnamed_k0_zts6mmstv265_q <= rIteriMuxFirst28_uid2753_i_unnamed_k0_zts6mmstv265_q;
                1'b1 : r28_uid2754_i_unnamed_k0_zts6mmstv265_q <= lshl28_uid2750_i_unnamed_k0_zts6mmstv265_b;
                default : r28_uid2754_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
            endcase
        end
    end

    // redist35_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ll_36(DELAY,4056)
    dspba_delay_ver #( .width(1), .depth(36), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist35_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ll_36 ( .xin(x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ll), .xout(redist35_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ll_36_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid2757_i_unnamed_k0_zts6mmstv265(BITJOIN,2756)@38
    assign lshl1_uid2757_i_unnamed_k0_zts6mmstv265_q = {r28_uid2754_i_unnamed_k0_zts6mmstv265_q, redist35_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ll_36_q};

    // nSubChunkLow27_uid2759_i_unnamed_k0_zts6mmstv265(BITSELECT,2758)@38
    assign nSubChunkLow27_uid2759_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2757_i_unnamed_k0_zts6mmstv265_q[36:0];
    assign nSubChunkLow27_uid2759_i_unnamed_k0_zts6mmstv265_b = nSubChunkLow27_uid2759_i_unnamed_k0_zts6mmstv265_in[36:0];

    // r0Sub27_uid2760_i_unnamed_k0_zts6mmstv265(SUB,2759)@38
    assign r0Sub27_uid2760_i_unnamed_k0_zts6mmstv265_a = {1'b0, nSubChunkLow27_uid2759_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub27_uid2760_i_unnamed_k0_zts6mmstv265_b = {1'b0, dSubChunkLow27_uid2758_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub27_uid2760_i_unnamed_k0_zts6mmstv265_o = $unsigned(r0Sub27_uid2760_i_unnamed_k0_zts6mmstv265_a) - $unsigned(r0Sub27_uid2760_i_unnamed_k0_zts6mmstv265_b);
    assign r0Sub27_uid2760_i_unnamed_k0_zts6mmstv265_q = r0Sub27_uid2760_i_unnamed_k0_zts6mmstv265_o[37:0];

    // cond27_uid2763_i_unnamed_k0_zts6mmstv265(BITSELECT,2762)@38
    assign cond27_uid2763_i_unnamed_k0_zts6mmstv265_in = $unsigned({{27{r0Sub27_uid2760_i_unnamed_k0_zts6mmstv265_q[37]}}, r0Sub27_uid2760_i_unnamed_k0_zts6mmstv265_q});
    assign cond27_uid2763_i_unnamed_k0_zts6mmstv265_b = $unsigned(cond27_uid2763_i_unnamed_k0_zts6mmstv265_in[64:64]);

    // opSign27_uid2764_i_unnamed_k0_zts6mmstv265(LOGICAL,2763)@38
    assign opSign27_uid2764_i_unnamed_k0_zts6mmstv265_q = cond27_uid2763_i_unnamed_k0_zts6mmstv265_b | topBitsDOR_uid2762_i_unnamed_k0_zts6mmstv265_q;

    // q27_uid2770_i_unnamed_k0_zts6mmstv265(LOGICAL,2769)@38 + 1
    assign q27_uid2770_i_unnamed_k0_zts6mmstv265_qi = ~ (opSign27_uid2764_i_unnamed_k0_zts6mmstv265_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q27_uid2770_i_unnamed_k0_zts6mmstv265_delay ( .xin(q27_uid2770_i_unnamed_k0_zts6mmstv265_qi), .xout(q27_uid2770_i_unnamed_k0_zts6mmstv265_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist217_q27_uid2770_i_unnamed_k0_zts6mmstv265_q_27(DELAY,4238)
    dspba_delay_ver #( .width(1), .depth(26), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist217_q27_uid2770_i_unnamed_k0_zts6mmstv265_q_27 ( .xin(q27_uid2770_i_unnamed_k0_zts6mmstv265_q), .xout(redist217_q27_uid2770_i_unnamed_k0_zts6mmstv265_q_27_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist523_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_37(DELAY,4544)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist523_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_37_q <= '0;
        end
        else
        begin
            redist523_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_37_q <= $unsigned(redist522_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_36_q);
        end
    end

    // topBitsDOR26_uid2776_i_unnamed_k0_zts6mmstv265(BITSELECT,2775)@39
    assign topBitsDOR26_uid2776_i_unnamed_k0_zts6mmstv265_b = redist523_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_37_q[63:38];

    // topBitsDOR_uid2777_i_unnamed_k0_zts6mmstv265(LOGICAL,2776)@39
    assign topBitsDOR_uid2777_i_unnamed_k0_zts6mmstv265_q = $unsigned(topBitsDOR26_uid2776_i_unnamed_k0_zts6mmstv265_b != 26'b00000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow26_uid2773_i_unnamed_k0_zts6mmstv265(BITSELECT,2772)@39
    assign dSubChunkLow26_uid2773_i_unnamed_k0_zts6mmstv265_in = redist523_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_37_q[37:0];
    assign dSubChunkLow26_uid2773_i_unnamed_k0_zts6mmstv265_b = dSubChunkLow26_uid2773_i_unnamed_k0_zts6mmstv265_in[37:0];

    // lshl27_uid2765_i_unnamed_k0_zts6mmstv265(BITSELECT,2764)@38
    assign lshl27_uid2765_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2757_i_unnamed_k0_zts6mmstv265_q[63:0];
    assign lshl27_uid2765_i_unnamed_k0_zts6mmstv265_b = lshl27_uid2765_i_unnamed_k0_zts6mmstv265_in[63:0];

    // cstZ27_uid851_i_unnamed_k0_zts6mmstv223(CONSTANT,850)
    assign cstZ27_uid851_i_unnamed_k0_zts6mmstv223_q = $unsigned(27'b000000000000000000000000000);

    // r0SubRangeLeft27_uid2766_i_unnamed_k0_zts6mmstv265(BITSELECT,2765)@38
    assign r0SubRangeLeft27_uid2766_i_unnamed_k0_zts6mmstv265_in = r0Sub27_uid2760_i_unnamed_k0_zts6mmstv265_q[36:0];
    assign r0SubRangeLeft27_uid2766_i_unnamed_k0_zts6mmstv265_b = r0SubRangeLeft27_uid2766_i_unnamed_k0_zts6mmstv265_in[36:0];

    // rIteriMuxFirst27_uid2768_i_unnamed_k0_zts6mmstv265(BITJOIN,2767)@38
    assign rIteriMuxFirst27_uid2768_i_unnamed_k0_zts6mmstv265_q = {cstZ27_uid851_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft27_uid2766_i_unnamed_k0_zts6mmstv265_b};

    // r27_uid2769_i_unnamed_k0_zts6mmstv265(MUX,2768)@38 + 1
    assign r27_uid2769_i_unnamed_k0_zts6mmstv265_s = opSign27_uid2764_i_unnamed_k0_zts6mmstv265_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r27_uid2769_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
        end
        else
        begin
            unique case (r27_uid2769_i_unnamed_k0_zts6mmstv265_s)
                1'b0 : r27_uid2769_i_unnamed_k0_zts6mmstv265_q <= rIteriMuxFirst27_uid2768_i_unnamed_k0_zts6mmstv265_q;
                1'b1 : r27_uid2769_i_unnamed_k0_zts6mmstv265_q <= lshl27_uid2765_i_unnamed_k0_zts6mmstv265_b;
                default : r27_uid2769_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
            endcase
        end
    end

    // redist36_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_mm_37(DELAY,4057)
    dspba_delay_ver #( .width(1), .depth(37), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist36_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_mm_37 ( .xin(x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_mm), .xout(redist36_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_mm_37_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid2772_i_unnamed_k0_zts6mmstv265(BITJOIN,2771)@39
    assign lshl1_uid2772_i_unnamed_k0_zts6mmstv265_q = {r27_uid2769_i_unnamed_k0_zts6mmstv265_q, redist36_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_mm_37_q};

    // nSubChunkLow26_uid2774_i_unnamed_k0_zts6mmstv265(BITSELECT,2773)@39
    assign nSubChunkLow26_uid2774_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2772_i_unnamed_k0_zts6mmstv265_q[37:0];
    assign nSubChunkLow26_uid2774_i_unnamed_k0_zts6mmstv265_b = nSubChunkLow26_uid2774_i_unnamed_k0_zts6mmstv265_in[37:0];

    // r0Sub26_uid2775_i_unnamed_k0_zts6mmstv265(SUB,2774)@39
    assign r0Sub26_uid2775_i_unnamed_k0_zts6mmstv265_a = {1'b0, nSubChunkLow26_uid2774_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub26_uid2775_i_unnamed_k0_zts6mmstv265_b = {1'b0, dSubChunkLow26_uid2773_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub26_uid2775_i_unnamed_k0_zts6mmstv265_o = $unsigned(r0Sub26_uid2775_i_unnamed_k0_zts6mmstv265_a) - $unsigned(r0Sub26_uid2775_i_unnamed_k0_zts6mmstv265_b);
    assign r0Sub26_uid2775_i_unnamed_k0_zts6mmstv265_q = r0Sub26_uid2775_i_unnamed_k0_zts6mmstv265_o[38:0];

    // cond26_uid2778_i_unnamed_k0_zts6mmstv265(BITSELECT,2777)@39
    assign cond26_uid2778_i_unnamed_k0_zts6mmstv265_in = $unsigned({{26{r0Sub26_uid2775_i_unnamed_k0_zts6mmstv265_q[38]}}, r0Sub26_uid2775_i_unnamed_k0_zts6mmstv265_q});
    assign cond26_uid2778_i_unnamed_k0_zts6mmstv265_b = $unsigned(cond26_uid2778_i_unnamed_k0_zts6mmstv265_in[64:64]);

    // opSign26_uid2779_i_unnamed_k0_zts6mmstv265(LOGICAL,2778)@39
    assign opSign26_uid2779_i_unnamed_k0_zts6mmstv265_q = cond26_uid2778_i_unnamed_k0_zts6mmstv265_b | topBitsDOR_uid2777_i_unnamed_k0_zts6mmstv265_q;

    // q26_uid2785_i_unnamed_k0_zts6mmstv265(LOGICAL,2784)@39 + 1
    assign q26_uid2785_i_unnamed_k0_zts6mmstv265_qi = ~ (opSign26_uid2779_i_unnamed_k0_zts6mmstv265_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q26_uid2785_i_unnamed_k0_zts6mmstv265_delay ( .xin(q26_uid2785_i_unnamed_k0_zts6mmstv265_qi), .xout(q26_uid2785_i_unnamed_k0_zts6mmstv265_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist216_q26_uid2785_i_unnamed_k0_zts6mmstv265_q_26(DELAY,4237)
    dspba_delay_ver #( .width(1), .depth(25), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist216_q26_uid2785_i_unnamed_k0_zts6mmstv265_q_26 ( .xin(q26_uid2785_i_unnamed_k0_zts6mmstv265_q), .xout(redist216_q26_uid2785_i_unnamed_k0_zts6mmstv265_q_26_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist524_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_38(DELAY,4545)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist524_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_38_q <= '0;
        end
        else
        begin
            redist524_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_38_q <= $unsigned(redist523_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_37_q);
        end
    end

    // topBitsDOR25_uid2791_i_unnamed_k0_zts6mmstv265(BITSELECT,2790)@40
    assign topBitsDOR25_uid2791_i_unnamed_k0_zts6mmstv265_b = redist524_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_38_q[63:39];

    // topBitsDOR_uid2792_i_unnamed_k0_zts6mmstv265(LOGICAL,2791)@40
    assign topBitsDOR_uid2792_i_unnamed_k0_zts6mmstv265_q = $unsigned(topBitsDOR25_uid2791_i_unnamed_k0_zts6mmstv265_b != 25'b0000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow25_uid2788_i_unnamed_k0_zts6mmstv265(BITSELECT,2787)@40
    assign dSubChunkLow25_uid2788_i_unnamed_k0_zts6mmstv265_in = redist524_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_38_q[38:0];
    assign dSubChunkLow25_uid2788_i_unnamed_k0_zts6mmstv265_b = dSubChunkLow25_uid2788_i_unnamed_k0_zts6mmstv265_in[38:0];

    // lshl26_uid2780_i_unnamed_k0_zts6mmstv265(BITSELECT,2779)@39
    assign lshl26_uid2780_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2772_i_unnamed_k0_zts6mmstv265_q[63:0];
    assign lshl26_uid2780_i_unnamed_k0_zts6mmstv265_b = lshl26_uid2780_i_unnamed_k0_zts6mmstv265_in[63:0];

    // cstZ26_uid866_i_unnamed_k0_zts6mmstv223(CONSTANT,865)
    assign cstZ26_uid866_i_unnamed_k0_zts6mmstv223_q = $unsigned(26'b00000000000000000000000000);

    // r0SubRangeLeft26_uid2781_i_unnamed_k0_zts6mmstv265(BITSELECT,2780)@39
    assign r0SubRangeLeft26_uid2781_i_unnamed_k0_zts6mmstv265_in = r0Sub26_uid2775_i_unnamed_k0_zts6mmstv265_q[37:0];
    assign r0SubRangeLeft26_uid2781_i_unnamed_k0_zts6mmstv265_b = r0SubRangeLeft26_uid2781_i_unnamed_k0_zts6mmstv265_in[37:0];

    // rIteriMuxFirst26_uid2783_i_unnamed_k0_zts6mmstv265(BITJOIN,2782)@39
    assign rIteriMuxFirst26_uid2783_i_unnamed_k0_zts6mmstv265_q = {cstZ26_uid866_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft26_uid2781_i_unnamed_k0_zts6mmstv265_b};

    // r26_uid2784_i_unnamed_k0_zts6mmstv265(MUX,2783)@39 + 1
    assign r26_uid2784_i_unnamed_k0_zts6mmstv265_s = opSign26_uid2779_i_unnamed_k0_zts6mmstv265_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r26_uid2784_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
        end
        else
        begin
            unique case (r26_uid2784_i_unnamed_k0_zts6mmstv265_s)
                1'b0 : r26_uid2784_i_unnamed_k0_zts6mmstv265_q <= rIteriMuxFirst26_uid2783_i_unnamed_k0_zts6mmstv265_q;
                1'b1 : r26_uid2784_i_unnamed_k0_zts6mmstv265_q <= lshl26_uid2780_i_unnamed_k0_zts6mmstv265_b;
                default : r26_uid2784_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
            endcase
        end
    end

    // redist37_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_nn_38(DELAY,4058)
    dspba_delay_ver #( .width(1), .depth(38), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist37_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_nn_38 ( .xin(x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_nn), .xout(redist37_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_nn_38_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid2787_i_unnamed_k0_zts6mmstv265(BITJOIN,2786)@40
    assign lshl1_uid2787_i_unnamed_k0_zts6mmstv265_q = {r26_uid2784_i_unnamed_k0_zts6mmstv265_q, redist37_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_nn_38_q};

    // nSubChunkLow25_uid2789_i_unnamed_k0_zts6mmstv265(BITSELECT,2788)@40
    assign nSubChunkLow25_uid2789_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2787_i_unnamed_k0_zts6mmstv265_q[38:0];
    assign nSubChunkLow25_uid2789_i_unnamed_k0_zts6mmstv265_b = nSubChunkLow25_uid2789_i_unnamed_k0_zts6mmstv265_in[38:0];

    // r0Sub25_uid2790_i_unnamed_k0_zts6mmstv265(SUB,2789)@40
    assign r0Sub25_uid2790_i_unnamed_k0_zts6mmstv265_a = {1'b0, nSubChunkLow25_uid2789_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub25_uid2790_i_unnamed_k0_zts6mmstv265_b = {1'b0, dSubChunkLow25_uid2788_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub25_uid2790_i_unnamed_k0_zts6mmstv265_o = $unsigned(r0Sub25_uid2790_i_unnamed_k0_zts6mmstv265_a) - $unsigned(r0Sub25_uid2790_i_unnamed_k0_zts6mmstv265_b);
    assign r0Sub25_uid2790_i_unnamed_k0_zts6mmstv265_q = r0Sub25_uid2790_i_unnamed_k0_zts6mmstv265_o[39:0];

    // cond25_uid2793_i_unnamed_k0_zts6mmstv265(BITSELECT,2792)@40
    assign cond25_uid2793_i_unnamed_k0_zts6mmstv265_in = $unsigned({{25{r0Sub25_uid2790_i_unnamed_k0_zts6mmstv265_q[39]}}, r0Sub25_uid2790_i_unnamed_k0_zts6mmstv265_q});
    assign cond25_uid2793_i_unnamed_k0_zts6mmstv265_b = $unsigned(cond25_uid2793_i_unnamed_k0_zts6mmstv265_in[64:64]);

    // opSign25_uid2794_i_unnamed_k0_zts6mmstv265(LOGICAL,2793)@40
    assign opSign25_uid2794_i_unnamed_k0_zts6mmstv265_q = cond25_uid2793_i_unnamed_k0_zts6mmstv265_b | topBitsDOR_uid2792_i_unnamed_k0_zts6mmstv265_q;

    // q25_uid2800_i_unnamed_k0_zts6mmstv265(LOGICAL,2799)@40 + 1
    assign q25_uid2800_i_unnamed_k0_zts6mmstv265_qi = ~ (opSign25_uid2794_i_unnamed_k0_zts6mmstv265_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q25_uid2800_i_unnamed_k0_zts6mmstv265_delay ( .xin(q25_uid2800_i_unnamed_k0_zts6mmstv265_qi), .xout(q25_uid2800_i_unnamed_k0_zts6mmstv265_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist215_q25_uid2800_i_unnamed_k0_zts6mmstv265_q_25(DELAY,4236)
    dspba_delay_ver #( .width(1), .depth(24), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist215_q25_uid2800_i_unnamed_k0_zts6mmstv265_q_25 ( .xin(q25_uid2800_i_unnamed_k0_zts6mmstv265_q), .xout(redist215_q25_uid2800_i_unnamed_k0_zts6mmstv265_q_25_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist525_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_39(DELAY,4546)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist525_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_39_q <= '0;
        end
        else
        begin
            redist525_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_39_q <= $unsigned(redist524_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_38_q);
        end
    end

    // topBitsDOR24_uid2806_i_unnamed_k0_zts6mmstv265(BITSELECT,2805)@41
    assign topBitsDOR24_uid2806_i_unnamed_k0_zts6mmstv265_b = redist525_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_39_q[63:40];

    // topBitsDOR_uid2807_i_unnamed_k0_zts6mmstv265(LOGICAL,2806)@41
    assign topBitsDOR_uid2807_i_unnamed_k0_zts6mmstv265_q = $unsigned(topBitsDOR24_uid2806_i_unnamed_k0_zts6mmstv265_b != 24'b000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow24_uid2803_i_unnamed_k0_zts6mmstv265(BITSELECT,2802)@41
    assign dSubChunkLow24_uid2803_i_unnamed_k0_zts6mmstv265_in = redist525_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_39_q[39:0];
    assign dSubChunkLow24_uid2803_i_unnamed_k0_zts6mmstv265_b = dSubChunkLow24_uid2803_i_unnamed_k0_zts6mmstv265_in[39:0];

    // lshl25_uid2795_i_unnamed_k0_zts6mmstv265(BITSELECT,2794)@40
    assign lshl25_uid2795_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2787_i_unnamed_k0_zts6mmstv265_q[63:0];
    assign lshl25_uid2795_i_unnamed_k0_zts6mmstv265_b = lshl25_uid2795_i_unnamed_k0_zts6mmstv265_in[63:0];

    // cstZ25_uid881_i_unnamed_k0_zts6mmstv223(CONSTANT,880)
    assign cstZ25_uid881_i_unnamed_k0_zts6mmstv223_q = $unsigned(25'b0000000000000000000000000);

    // r0SubRangeLeft25_uid2796_i_unnamed_k0_zts6mmstv265(BITSELECT,2795)@40
    assign r0SubRangeLeft25_uid2796_i_unnamed_k0_zts6mmstv265_in = r0Sub25_uid2790_i_unnamed_k0_zts6mmstv265_q[38:0];
    assign r0SubRangeLeft25_uid2796_i_unnamed_k0_zts6mmstv265_b = r0SubRangeLeft25_uid2796_i_unnamed_k0_zts6mmstv265_in[38:0];

    // rIteriMuxFirst25_uid2798_i_unnamed_k0_zts6mmstv265(BITJOIN,2797)@40
    assign rIteriMuxFirst25_uid2798_i_unnamed_k0_zts6mmstv265_q = {cstZ25_uid881_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft25_uid2796_i_unnamed_k0_zts6mmstv265_b};

    // r25_uid2799_i_unnamed_k0_zts6mmstv265(MUX,2798)@40 + 1
    assign r25_uid2799_i_unnamed_k0_zts6mmstv265_s = opSign25_uid2794_i_unnamed_k0_zts6mmstv265_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r25_uid2799_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
        end
        else
        begin
            unique case (r25_uid2799_i_unnamed_k0_zts6mmstv265_s)
                1'b0 : r25_uid2799_i_unnamed_k0_zts6mmstv265_q <= rIteriMuxFirst25_uid2798_i_unnamed_k0_zts6mmstv265_q;
                1'b1 : r25_uid2799_i_unnamed_k0_zts6mmstv265_q <= lshl25_uid2795_i_unnamed_k0_zts6mmstv265_b;
                default : r25_uid2799_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
            endcase
        end
    end

    // redist38_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_oo_39(DELAY,4059)
    dspba_delay_ver #( .width(1), .depth(39), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist38_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_oo_39 ( .xin(x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_oo), .xout(redist38_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_oo_39_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid2802_i_unnamed_k0_zts6mmstv265(BITJOIN,2801)@41
    assign lshl1_uid2802_i_unnamed_k0_zts6mmstv265_q = {r25_uid2799_i_unnamed_k0_zts6mmstv265_q, redist38_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_oo_39_q};

    // nSubChunkLow24_uid2804_i_unnamed_k0_zts6mmstv265(BITSELECT,2803)@41
    assign nSubChunkLow24_uid2804_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2802_i_unnamed_k0_zts6mmstv265_q[39:0];
    assign nSubChunkLow24_uid2804_i_unnamed_k0_zts6mmstv265_b = nSubChunkLow24_uid2804_i_unnamed_k0_zts6mmstv265_in[39:0];

    // r0Sub24_uid2805_i_unnamed_k0_zts6mmstv265(SUB,2804)@41
    assign r0Sub24_uid2805_i_unnamed_k0_zts6mmstv265_a = {1'b0, nSubChunkLow24_uid2804_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub24_uid2805_i_unnamed_k0_zts6mmstv265_b = {1'b0, dSubChunkLow24_uid2803_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub24_uid2805_i_unnamed_k0_zts6mmstv265_o = $unsigned(r0Sub24_uid2805_i_unnamed_k0_zts6mmstv265_a) - $unsigned(r0Sub24_uid2805_i_unnamed_k0_zts6mmstv265_b);
    assign r0Sub24_uid2805_i_unnamed_k0_zts6mmstv265_q = r0Sub24_uid2805_i_unnamed_k0_zts6mmstv265_o[40:0];

    // cond24_uid2808_i_unnamed_k0_zts6mmstv265(BITSELECT,2807)@41
    assign cond24_uid2808_i_unnamed_k0_zts6mmstv265_in = $unsigned({{24{r0Sub24_uid2805_i_unnamed_k0_zts6mmstv265_q[40]}}, r0Sub24_uid2805_i_unnamed_k0_zts6mmstv265_q});
    assign cond24_uid2808_i_unnamed_k0_zts6mmstv265_b = $unsigned(cond24_uid2808_i_unnamed_k0_zts6mmstv265_in[64:64]);

    // opSign24_uid2809_i_unnamed_k0_zts6mmstv265(LOGICAL,2808)@41
    assign opSign24_uid2809_i_unnamed_k0_zts6mmstv265_q = cond24_uid2808_i_unnamed_k0_zts6mmstv265_b | topBitsDOR_uid2807_i_unnamed_k0_zts6mmstv265_q;

    // q24_uid2815_i_unnamed_k0_zts6mmstv265(LOGICAL,2814)@41 + 1
    assign q24_uid2815_i_unnamed_k0_zts6mmstv265_qi = ~ (opSign24_uid2809_i_unnamed_k0_zts6mmstv265_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q24_uid2815_i_unnamed_k0_zts6mmstv265_delay ( .xin(q24_uid2815_i_unnamed_k0_zts6mmstv265_qi), .xout(q24_uid2815_i_unnamed_k0_zts6mmstv265_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist214_q24_uid2815_i_unnamed_k0_zts6mmstv265_q_24(DELAY,4235)
    dspba_delay_ver #( .width(1), .depth(23), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist214_q24_uid2815_i_unnamed_k0_zts6mmstv265_q_24 ( .xin(q24_uid2815_i_unnamed_k0_zts6mmstv265_q), .xout(redist214_q24_uid2815_i_unnamed_k0_zts6mmstv265_q_24_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist526_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_40(DELAY,4547)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist526_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_40_q <= '0;
        end
        else
        begin
            redist526_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_40_q <= $unsigned(redist525_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_39_q);
        end
    end

    // topBitsDOR23_uid2821_i_unnamed_k0_zts6mmstv265(BITSELECT,2820)@42
    assign topBitsDOR23_uid2821_i_unnamed_k0_zts6mmstv265_b = redist526_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_40_q[63:41];

    // topBitsDOR_uid2822_i_unnamed_k0_zts6mmstv265(LOGICAL,2821)@42
    assign topBitsDOR_uid2822_i_unnamed_k0_zts6mmstv265_q = $unsigned(topBitsDOR23_uid2821_i_unnamed_k0_zts6mmstv265_b != 23'b00000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow23_uid2818_i_unnamed_k0_zts6mmstv265(BITSELECT,2817)@42
    assign dSubChunkLow23_uid2818_i_unnamed_k0_zts6mmstv265_in = redist526_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_40_q[40:0];
    assign dSubChunkLow23_uid2818_i_unnamed_k0_zts6mmstv265_b = dSubChunkLow23_uid2818_i_unnamed_k0_zts6mmstv265_in[40:0];

    // lshl24_uid2810_i_unnamed_k0_zts6mmstv265(BITSELECT,2809)@41
    assign lshl24_uid2810_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2802_i_unnamed_k0_zts6mmstv265_q[63:0];
    assign lshl24_uid2810_i_unnamed_k0_zts6mmstv265_b = lshl24_uid2810_i_unnamed_k0_zts6mmstv265_in[63:0];

    // cstZ24_uid896_i_unnamed_k0_zts6mmstv223(CONSTANT,895)
    assign cstZ24_uid896_i_unnamed_k0_zts6mmstv223_q = $unsigned(24'b000000000000000000000000);

    // r0SubRangeLeft24_uid2811_i_unnamed_k0_zts6mmstv265(BITSELECT,2810)@41
    assign r0SubRangeLeft24_uid2811_i_unnamed_k0_zts6mmstv265_in = r0Sub24_uid2805_i_unnamed_k0_zts6mmstv265_q[39:0];
    assign r0SubRangeLeft24_uid2811_i_unnamed_k0_zts6mmstv265_b = r0SubRangeLeft24_uid2811_i_unnamed_k0_zts6mmstv265_in[39:0];

    // rIteriMuxFirst24_uid2813_i_unnamed_k0_zts6mmstv265(BITJOIN,2812)@41
    assign rIteriMuxFirst24_uid2813_i_unnamed_k0_zts6mmstv265_q = {cstZ24_uid896_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft24_uid2811_i_unnamed_k0_zts6mmstv265_b};

    // r24_uid2814_i_unnamed_k0_zts6mmstv265(MUX,2813)@41 + 1
    assign r24_uid2814_i_unnamed_k0_zts6mmstv265_s = opSign24_uid2809_i_unnamed_k0_zts6mmstv265_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r24_uid2814_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
        end
        else
        begin
            unique case (r24_uid2814_i_unnamed_k0_zts6mmstv265_s)
                1'b0 : r24_uid2814_i_unnamed_k0_zts6mmstv265_q <= rIteriMuxFirst24_uid2813_i_unnamed_k0_zts6mmstv265_q;
                1'b1 : r24_uid2814_i_unnamed_k0_zts6mmstv265_q <= lshl24_uid2810_i_unnamed_k0_zts6mmstv265_b;
                default : r24_uid2814_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
            endcase
        end
    end

    // redist39_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_pp_40(DELAY,4060)
    dspba_delay_ver #( .width(1), .depth(40), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist39_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_pp_40 ( .xin(x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_pp), .xout(redist39_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_pp_40_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid2817_i_unnamed_k0_zts6mmstv265(BITJOIN,2816)@42
    assign lshl1_uid2817_i_unnamed_k0_zts6mmstv265_q = {r24_uid2814_i_unnamed_k0_zts6mmstv265_q, redist39_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_pp_40_q};

    // nSubChunkLow23_uid2819_i_unnamed_k0_zts6mmstv265(BITSELECT,2818)@42
    assign nSubChunkLow23_uid2819_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2817_i_unnamed_k0_zts6mmstv265_q[40:0];
    assign nSubChunkLow23_uid2819_i_unnamed_k0_zts6mmstv265_b = nSubChunkLow23_uid2819_i_unnamed_k0_zts6mmstv265_in[40:0];

    // r0Sub23_uid2820_i_unnamed_k0_zts6mmstv265(SUB,2819)@42
    assign r0Sub23_uid2820_i_unnamed_k0_zts6mmstv265_a = {1'b0, nSubChunkLow23_uid2819_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub23_uid2820_i_unnamed_k0_zts6mmstv265_b = {1'b0, dSubChunkLow23_uid2818_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub23_uid2820_i_unnamed_k0_zts6mmstv265_o = $unsigned(r0Sub23_uid2820_i_unnamed_k0_zts6mmstv265_a) - $unsigned(r0Sub23_uid2820_i_unnamed_k0_zts6mmstv265_b);
    assign r0Sub23_uid2820_i_unnamed_k0_zts6mmstv265_q = r0Sub23_uid2820_i_unnamed_k0_zts6mmstv265_o[41:0];

    // cond23_uid2823_i_unnamed_k0_zts6mmstv265(BITSELECT,2822)@42
    assign cond23_uid2823_i_unnamed_k0_zts6mmstv265_in = $unsigned({{23{r0Sub23_uid2820_i_unnamed_k0_zts6mmstv265_q[41]}}, r0Sub23_uid2820_i_unnamed_k0_zts6mmstv265_q});
    assign cond23_uid2823_i_unnamed_k0_zts6mmstv265_b = $unsigned(cond23_uid2823_i_unnamed_k0_zts6mmstv265_in[64:64]);

    // opSign23_uid2824_i_unnamed_k0_zts6mmstv265(LOGICAL,2823)@42
    assign opSign23_uid2824_i_unnamed_k0_zts6mmstv265_q = cond23_uid2823_i_unnamed_k0_zts6mmstv265_b | topBitsDOR_uid2822_i_unnamed_k0_zts6mmstv265_q;

    // q23_uid2830_i_unnamed_k0_zts6mmstv265(LOGICAL,2829)@42 + 1
    assign q23_uid2830_i_unnamed_k0_zts6mmstv265_qi = ~ (opSign23_uid2824_i_unnamed_k0_zts6mmstv265_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q23_uid2830_i_unnamed_k0_zts6mmstv265_delay ( .xin(q23_uid2830_i_unnamed_k0_zts6mmstv265_qi), .xout(q23_uid2830_i_unnamed_k0_zts6mmstv265_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist213_q23_uid2830_i_unnamed_k0_zts6mmstv265_q_23(DELAY,4234)
    dspba_delay_ver #( .width(1), .depth(22), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist213_q23_uid2830_i_unnamed_k0_zts6mmstv265_q_23 ( .xin(q23_uid2830_i_unnamed_k0_zts6mmstv265_q), .xout(redist213_q23_uid2830_i_unnamed_k0_zts6mmstv265_q_23_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist527_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_41(DELAY,4548)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist527_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_41_q <= '0;
        end
        else
        begin
            redist527_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_41_q <= $unsigned(redist526_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_40_q);
        end
    end

    // topBitsDOR22_uid2836_i_unnamed_k0_zts6mmstv265(BITSELECT,2835)@43
    assign topBitsDOR22_uid2836_i_unnamed_k0_zts6mmstv265_b = redist527_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_41_q[63:42];

    // topBitsDOR_uid2837_i_unnamed_k0_zts6mmstv265(LOGICAL,2836)@43
    assign topBitsDOR_uid2837_i_unnamed_k0_zts6mmstv265_q = $unsigned(topBitsDOR22_uid2836_i_unnamed_k0_zts6mmstv265_b != 22'b0000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow22_uid2833_i_unnamed_k0_zts6mmstv265(BITSELECT,2832)@43
    assign dSubChunkLow22_uid2833_i_unnamed_k0_zts6mmstv265_in = redist527_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_41_q[41:0];
    assign dSubChunkLow22_uid2833_i_unnamed_k0_zts6mmstv265_b = dSubChunkLow22_uid2833_i_unnamed_k0_zts6mmstv265_in[41:0];

    // lshl23_uid2825_i_unnamed_k0_zts6mmstv265(BITSELECT,2824)@42
    assign lshl23_uid2825_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2817_i_unnamed_k0_zts6mmstv265_q[63:0];
    assign lshl23_uid2825_i_unnamed_k0_zts6mmstv265_b = lshl23_uid2825_i_unnamed_k0_zts6mmstv265_in[63:0];

    // cstZ23_uid911_i_unnamed_k0_zts6mmstv223(CONSTANT,910)
    assign cstZ23_uid911_i_unnamed_k0_zts6mmstv223_q = $unsigned(23'b00000000000000000000000);

    // r0SubRangeLeft23_uid2826_i_unnamed_k0_zts6mmstv265(BITSELECT,2825)@42
    assign r0SubRangeLeft23_uid2826_i_unnamed_k0_zts6mmstv265_in = r0Sub23_uid2820_i_unnamed_k0_zts6mmstv265_q[40:0];
    assign r0SubRangeLeft23_uid2826_i_unnamed_k0_zts6mmstv265_b = r0SubRangeLeft23_uid2826_i_unnamed_k0_zts6mmstv265_in[40:0];

    // rIteriMuxFirst23_uid2828_i_unnamed_k0_zts6mmstv265(BITJOIN,2827)@42
    assign rIteriMuxFirst23_uid2828_i_unnamed_k0_zts6mmstv265_q = {cstZ23_uid911_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft23_uid2826_i_unnamed_k0_zts6mmstv265_b};

    // r23_uid2829_i_unnamed_k0_zts6mmstv265(MUX,2828)@42 + 1
    assign r23_uid2829_i_unnamed_k0_zts6mmstv265_s = opSign23_uid2824_i_unnamed_k0_zts6mmstv265_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r23_uid2829_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
        end
        else
        begin
            unique case (r23_uid2829_i_unnamed_k0_zts6mmstv265_s)
                1'b0 : r23_uid2829_i_unnamed_k0_zts6mmstv265_q <= rIteriMuxFirst23_uid2828_i_unnamed_k0_zts6mmstv265_q;
                1'b1 : r23_uid2829_i_unnamed_k0_zts6mmstv265_q <= lshl23_uid2825_i_unnamed_k0_zts6mmstv265_b;
                default : r23_uid2829_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
            endcase
        end
    end

    // redist40_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_qq_41(DELAY,4061)
    dspba_delay_ver #( .width(1), .depth(41), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist40_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_qq_41 ( .xin(x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_qq), .xout(redist40_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_qq_41_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid2832_i_unnamed_k0_zts6mmstv265(BITJOIN,2831)@43
    assign lshl1_uid2832_i_unnamed_k0_zts6mmstv265_q = {r23_uid2829_i_unnamed_k0_zts6mmstv265_q, redist40_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_qq_41_q};

    // nSubChunkLow22_uid2834_i_unnamed_k0_zts6mmstv265(BITSELECT,2833)@43
    assign nSubChunkLow22_uid2834_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2832_i_unnamed_k0_zts6mmstv265_q[41:0];
    assign nSubChunkLow22_uid2834_i_unnamed_k0_zts6mmstv265_b = nSubChunkLow22_uid2834_i_unnamed_k0_zts6mmstv265_in[41:0];

    // r0Sub22_uid2835_i_unnamed_k0_zts6mmstv265(SUB,2834)@43
    assign r0Sub22_uid2835_i_unnamed_k0_zts6mmstv265_a = {1'b0, nSubChunkLow22_uid2834_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub22_uid2835_i_unnamed_k0_zts6mmstv265_b = {1'b0, dSubChunkLow22_uid2833_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub22_uid2835_i_unnamed_k0_zts6mmstv265_o = $unsigned(r0Sub22_uid2835_i_unnamed_k0_zts6mmstv265_a) - $unsigned(r0Sub22_uid2835_i_unnamed_k0_zts6mmstv265_b);
    assign r0Sub22_uid2835_i_unnamed_k0_zts6mmstv265_q = r0Sub22_uid2835_i_unnamed_k0_zts6mmstv265_o[42:0];

    // cond22_uid2838_i_unnamed_k0_zts6mmstv265(BITSELECT,2837)@43
    assign cond22_uid2838_i_unnamed_k0_zts6mmstv265_in = $unsigned({{22{r0Sub22_uid2835_i_unnamed_k0_zts6mmstv265_q[42]}}, r0Sub22_uid2835_i_unnamed_k0_zts6mmstv265_q});
    assign cond22_uid2838_i_unnamed_k0_zts6mmstv265_b = $unsigned(cond22_uid2838_i_unnamed_k0_zts6mmstv265_in[64:64]);

    // opSign22_uid2839_i_unnamed_k0_zts6mmstv265(LOGICAL,2838)@43
    assign opSign22_uid2839_i_unnamed_k0_zts6mmstv265_q = cond22_uid2838_i_unnamed_k0_zts6mmstv265_b | topBitsDOR_uid2837_i_unnamed_k0_zts6mmstv265_q;

    // q22_uid2845_i_unnamed_k0_zts6mmstv265(LOGICAL,2844)@43 + 1
    assign q22_uid2845_i_unnamed_k0_zts6mmstv265_qi = ~ (opSign22_uid2839_i_unnamed_k0_zts6mmstv265_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q22_uid2845_i_unnamed_k0_zts6mmstv265_delay ( .xin(q22_uid2845_i_unnamed_k0_zts6mmstv265_qi), .xout(q22_uid2845_i_unnamed_k0_zts6mmstv265_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist212_q22_uid2845_i_unnamed_k0_zts6mmstv265_q_22(DELAY,4233)
    dspba_delay_ver #( .width(1), .depth(21), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist212_q22_uid2845_i_unnamed_k0_zts6mmstv265_q_22 ( .xin(q22_uid2845_i_unnamed_k0_zts6mmstv265_q), .xout(redist212_q22_uid2845_i_unnamed_k0_zts6mmstv265_q_22_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist528_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_42(DELAY,4549)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist528_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_42_q <= '0;
        end
        else
        begin
            redist528_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_42_q <= $unsigned(redist527_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_41_q);
        end
    end

    // topBitsDOR21_uid2851_i_unnamed_k0_zts6mmstv265(BITSELECT,2850)@44
    assign topBitsDOR21_uid2851_i_unnamed_k0_zts6mmstv265_b = redist528_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_42_q[63:43];

    // topBitsDOR_uid2852_i_unnamed_k0_zts6mmstv265(LOGICAL,2851)@44
    assign topBitsDOR_uid2852_i_unnamed_k0_zts6mmstv265_q = $unsigned(topBitsDOR21_uid2851_i_unnamed_k0_zts6mmstv265_b != 21'b000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow21_uid2848_i_unnamed_k0_zts6mmstv265(BITSELECT,2847)@44
    assign dSubChunkLow21_uid2848_i_unnamed_k0_zts6mmstv265_in = redist528_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_42_q[42:0];
    assign dSubChunkLow21_uid2848_i_unnamed_k0_zts6mmstv265_b = dSubChunkLow21_uid2848_i_unnamed_k0_zts6mmstv265_in[42:0];

    // lshl22_uid2840_i_unnamed_k0_zts6mmstv265(BITSELECT,2839)@43
    assign lshl22_uid2840_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2832_i_unnamed_k0_zts6mmstv265_q[63:0];
    assign lshl22_uid2840_i_unnamed_k0_zts6mmstv265_b = lshl22_uid2840_i_unnamed_k0_zts6mmstv265_in[63:0];

    // cstZ22_uid926_i_unnamed_k0_zts6mmstv223(CONSTANT,925)
    assign cstZ22_uid926_i_unnamed_k0_zts6mmstv223_q = $unsigned(22'b0000000000000000000000);

    // r0SubRangeLeft22_uid2841_i_unnamed_k0_zts6mmstv265(BITSELECT,2840)@43
    assign r0SubRangeLeft22_uid2841_i_unnamed_k0_zts6mmstv265_in = r0Sub22_uid2835_i_unnamed_k0_zts6mmstv265_q[41:0];
    assign r0SubRangeLeft22_uid2841_i_unnamed_k0_zts6mmstv265_b = r0SubRangeLeft22_uid2841_i_unnamed_k0_zts6mmstv265_in[41:0];

    // rIteriMuxFirst22_uid2843_i_unnamed_k0_zts6mmstv265(BITJOIN,2842)@43
    assign rIteriMuxFirst22_uid2843_i_unnamed_k0_zts6mmstv265_q = {cstZ22_uid926_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft22_uid2841_i_unnamed_k0_zts6mmstv265_b};

    // r22_uid2844_i_unnamed_k0_zts6mmstv265(MUX,2843)@43 + 1
    assign r22_uid2844_i_unnamed_k0_zts6mmstv265_s = opSign22_uid2839_i_unnamed_k0_zts6mmstv265_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r22_uid2844_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
        end
        else
        begin
            unique case (r22_uid2844_i_unnamed_k0_zts6mmstv265_s)
                1'b0 : r22_uid2844_i_unnamed_k0_zts6mmstv265_q <= rIteriMuxFirst22_uid2843_i_unnamed_k0_zts6mmstv265_q;
                1'b1 : r22_uid2844_i_unnamed_k0_zts6mmstv265_q <= lshl22_uid2840_i_unnamed_k0_zts6mmstv265_b;
                default : r22_uid2844_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
            endcase
        end
    end

    // redist41_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_rr_42(DELAY,4062)
    dspba_delay_ver #( .width(1), .depth(42), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist41_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_rr_42 ( .xin(x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_rr), .xout(redist41_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_rr_42_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid2847_i_unnamed_k0_zts6mmstv265(BITJOIN,2846)@44
    assign lshl1_uid2847_i_unnamed_k0_zts6mmstv265_q = {r22_uid2844_i_unnamed_k0_zts6mmstv265_q, redist41_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_rr_42_q};

    // nSubChunkLow21_uid2849_i_unnamed_k0_zts6mmstv265(BITSELECT,2848)@44
    assign nSubChunkLow21_uid2849_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2847_i_unnamed_k0_zts6mmstv265_q[42:0];
    assign nSubChunkLow21_uid2849_i_unnamed_k0_zts6mmstv265_b = nSubChunkLow21_uid2849_i_unnamed_k0_zts6mmstv265_in[42:0];

    // r0Sub21_uid2850_i_unnamed_k0_zts6mmstv265(SUB,2849)@44
    assign r0Sub21_uid2850_i_unnamed_k0_zts6mmstv265_a = {1'b0, nSubChunkLow21_uid2849_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub21_uid2850_i_unnamed_k0_zts6mmstv265_b = {1'b0, dSubChunkLow21_uid2848_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub21_uid2850_i_unnamed_k0_zts6mmstv265_o = $unsigned(r0Sub21_uid2850_i_unnamed_k0_zts6mmstv265_a) - $unsigned(r0Sub21_uid2850_i_unnamed_k0_zts6mmstv265_b);
    assign r0Sub21_uid2850_i_unnamed_k0_zts6mmstv265_q = r0Sub21_uid2850_i_unnamed_k0_zts6mmstv265_o[43:0];

    // cond21_uid2853_i_unnamed_k0_zts6mmstv265(BITSELECT,2852)@44
    assign cond21_uid2853_i_unnamed_k0_zts6mmstv265_in = $unsigned({{21{r0Sub21_uid2850_i_unnamed_k0_zts6mmstv265_q[43]}}, r0Sub21_uid2850_i_unnamed_k0_zts6mmstv265_q});
    assign cond21_uid2853_i_unnamed_k0_zts6mmstv265_b = $unsigned(cond21_uid2853_i_unnamed_k0_zts6mmstv265_in[64:64]);

    // opSign21_uid2854_i_unnamed_k0_zts6mmstv265(LOGICAL,2853)@44
    assign opSign21_uid2854_i_unnamed_k0_zts6mmstv265_q = cond21_uid2853_i_unnamed_k0_zts6mmstv265_b | topBitsDOR_uid2852_i_unnamed_k0_zts6mmstv265_q;

    // q21_uid2860_i_unnamed_k0_zts6mmstv265(LOGICAL,2859)@44 + 1
    assign q21_uid2860_i_unnamed_k0_zts6mmstv265_qi = ~ (opSign21_uid2854_i_unnamed_k0_zts6mmstv265_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q21_uid2860_i_unnamed_k0_zts6mmstv265_delay ( .xin(q21_uid2860_i_unnamed_k0_zts6mmstv265_qi), .xout(q21_uid2860_i_unnamed_k0_zts6mmstv265_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist211_q21_uid2860_i_unnamed_k0_zts6mmstv265_q_21(DELAY,4232)
    dspba_delay_ver #( .width(1), .depth(20), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist211_q21_uid2860_i_unnamed_k0_zts6mmstv265_q_21 ( .xin(q21_uid2860_i_unnamed_k0_zts6mmstv265_q), .xout(redist211_q21_uid2860_i_unnamed_k0_zts6mmstv265_q_21_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist529_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_43(DELAY,4550)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist529_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_43_q <= '0;
        end
        else
        begin
            redist529_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_43_q <= $unsigned(redist528_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_42_q);
        end
    end

    // topBitsDOR20_uid2866_i_unnamed_k0_zts6mmstv265(BITSELECT,2865)@45
    assign topBitsDOR20_uid2866_i_unnamed_k0_zts6mmstv265_b = redist529_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_43_q[63:44];

    // topBitsDOR_uid2867_i_unnamed_k0_zts6mmstv265(LOGICAL,2866)@45
    assign topBitsDOR_uid2867_i_unnamed_k0_zts6mmstv265_q = $unsigned(topBitsDOR20_uid2866_i_unnamed_k0_zts6mmstv265_b != 20'b00000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow20_uid2863_i_unnamed_k0_zts6mmstv265(BITSELECT,2862)@45
    assign dSubChunkLow20_uid2863_i_unnamed_k0_zts6mmstv265_in = redist529_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_43_q[43:0];
    assign dSubChunkLow20_uid2863_i_unnamed_k0_zts6mmstv265_b = dSubChunkLow20_uid2863_i_unnamed_k0_zts6mmstv265_in[43:0];

    // lshl21_uid2855_i_unnamed_k0_zts6mmstv265(BITSELECT,2854)@44
    assign lshl21_uid2855_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2847_i_unnamed_k0_zts6mmstv265_q[63:0];
    assign lshl21_uid2855_i_unnamed_k0_zts6mmstv265_b = lshl21_uid2855_i_unnamed_k0_zts6mmstv265_in[63:0];

    // cstZ21_uid941_i_unnamed_k0_zts6mmstv223(CONSTANT,940)
    assign cstZ21_uid941_i_unnamed_k0_zts6mmstv223_q = $unsigned(21'b000000000000000000000);

    // r0SubRangeLeft21_uid2856_i_unnamed_k0_zts6mmstv265(BITSELECT,2855)@44
    assign r0SubRangeLeft21_uid2856_i_unnamed_k0_zts6mmstv265_in = r0Sub21_uid2850_i_unnamed_k0_zts6mmstv265_q[42:0];
    assign r0SubRangeLeft21_uid2856_i_unnamed_k0_zts6mmstv265_b = r0SubRangeLeft21_uid2856_i_unnamed_k0_zts6mmstv265_in[42:0];

    // rIteriMuxFirst21_uid2858_i_unnamed_k0_zts6mmstv265(BITJOIN,2857)@44
    assign rIteriMuxFirst21_uid2858_i_unnamed_k0_zts6mmstv265_q = {cstZ21_uid941_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft21_uid2856_i_unnamed_k0_zts6mmstv265_b};

    // r21_uid2859_i_unnamed_k0_zts6mmstv265(MUX,2858)@44 + 1
    assign r21_uid2859_i_unnamed_k0_zts6mmstv265_s = opSign21_uid2854_i_unnamed_k0_zts6mmstv265_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r21_uid2859_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
        end
        else
        begin
            unique case (r21_uid2859_i_unnamed_k0_zts6mmstv265_s)
                1'b0 : r21_uid2859_i_unnamed_k0_zts6mmstv265_q <= rIteriMuxFirst21_uid2858_i_unnamed_k0_zts6mmstv265_q;
                1'b1 : r21_uid2859_i_unnamed_k0_zts6mmstv265_q <= lshl21_uid2855_i_unnamed_k0_zts6mmstv265_b;
                default : r21_uid2859_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
            endcase
        end
    end

    // redist42_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ss_43(DELAY,4063)
    dspba_delay_ver #( .width(1), .depth(43), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist42_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ss_43 ( .xin(x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ss), .xout(redist42_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ss_43_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid2862_i_unnamed_k0_zts6mmstv265(BITJOIN,2861)@45
    assign lshl1_uid2862_i_unnamed_k0_zts6mmstv265_q = {r21_uid2859_i_unnamed_k0_zts6mmstv265_q, redist42_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ss_43_q};

    // nSubChunkLow20_uid2864_i_unnamed_k0_zts6mmstv265(BITSELECT,2863)@45
    assign nSubChunkLow20_uid2864_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2862_i_unnamed_k0_zts6mmstv265_q[43:0];
    assign nSubChunkLow20_uid2864_i_unnamed_k0_zts6mmstv265_b = nSubChunkLow20_uid2864_i_unnamed_k0_zts6mmstv265_in[43:0];

    // r0Sub20_uid2865_i_unnamed_k0_zts6mmstv265(SUB,2864)@45
    assign r0Sub20_uid2865_i_unnamed_k0_zts6mmstv265_a = {1'b0, nSubChunkLow20_uid2864_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub20_uid2865_i_unnamed_k0_zts6mmstv265_b = {1'b0, dSubChunkLow20_uid2863_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub20_uid2865_i_unnamed_k0_zts6mmstv265_o = $unsigned(r0Sub20_uid2865_i_unnamed_k0_zts6mmstv265_a) - $unsigned(r0Sub20_uid2865_i_unnamed_k0_zts6mmstv265_b);
    assign r0Sub20_uid2865_i_unnamed_k0_zts6mmstv265_q = r0Sub20_uid2865_i_unnamed_k0_zts6mmstv265_o[44:0];

    // cond20_uid2868_i_unnamed_k0_zts6mmstv265(BITSELECT,2867)@45
    assign cond20_uid2868_i_unnamed_k0_zts6mmstv265_in = $unsigned({{20{r0Sub20_uid2865_i_unnamed_k0_zts6mmstv265_q[44]}}, r0Sub20_uid2865_i_unnamed_k0_zts6mmstv265_q});
    assign cond20_uid2868_i_unnamed_k0_zts6mmstv265_b = $unsigned(cond20_uid2868_i_unnamed_k0_zts6mmstv265_in[64:64]);

    // opSign20_uid2869_i_unnamed_k0_zts6mmstv265(LOGICAL,2868)@45
    assign opSign20_uid2869_i_unnamed_k0_zts6mmstv265_q = cond20_uid2868_i_unnamed_k0_zts6mmstv265_b | topBitsDOR_uid2867_i_unnamed_k0_zts6mmstv265_q;

    // q20_uid2875_i_unnamed_k0_zts6mmstv265(LOGICAL,2874)@45 + 1
    assign q20_uid2875_i_unnamed_k0_zts6mmstv265_qi = ~ (opSign20_uid2869_i_unnamed_k0_zts6mmstv265_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q20_uid2875_i_unnamed_k0_zts6mmstv265_delay ( .xin(q20_uid2875_i_unnamed_k0_zts6mmstv265_qi), .xout(q20_uid2875_i_unnamed_k0_zts6mmstv265_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist210_q20_uid2875_i_unnamed_k0_zts6mmstv265_q_20(DELAY,4231)
    dspba_delay_ver #( .width(1), .depth(19), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist210_q20_uid2875_i_unnamed_k0_zts6mmstv265_q_20 ( .xin(q20_uid2875_i_unnamed_k0_zts6mmstv265_q), .xout(redist210_q20_uid2875_i_unnamed_k0_zts6mmstv265_q_20_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist530_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_44(DELAY,4551)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist530_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_44_q <= '0;
        end
        else
        begin
            redist530_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_44_q <= $unsigned(redist529_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_43_q);
        end
    end

    // topBitsDOR19_uid2881_i_unnamed_k0_zts6mmstv265(BITSELECT,2880)@46
    assign topBitsDOR19_uid2881_i_unnamed_k0_zts6mmstv265_b = redist530_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_44_q[63:45];

    // topBitsDOR_uid2882_i_unnamed_k0_zts6mmstv265(LOGICAL,2881)@46
    assign topBitsDOR_uid2882_i_unnamed_k0_zts6mmstv265_q = $unsigned(topBitsDOR19_uid2881_i_unnamed_k0_zts6mmstv265_b != 19'b0000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow19_uid2878_i_unnamed_k0_zts6mmstv265(BITSELECT,2877)@46
    assign dSubChunkLow19_uid2878_i_unnamed_k0_zts6mmstv265_in = redist530_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_44_q[44:0];
    assign dSubChunkLow19_uid2878_i_unnamed_k0_zts6mmstv265_b = dSubChunkLow19_uid2878_i_unnamed_k0_zts6mmstv265_in[44:0];

    // lshl20_uid2870_i_unnamed_k0_zts6mmstv265(BITSELECT,2869)@45
    assign lshl20_uid2870_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2862_i_unnamed_k0_zts6mmstv265_q[63:0];
    assign lshl20_uid2870_i_unnamed_k0_zts6mmstv265_b = lshl20_uid2870_i_unnamed_k0_zts6mmstv265_in[63:0];

    // cstZ20_uid956_i_unnamed_k0_zts6mmstv223(CONSTANT,955)
    assign cstZ20_uid956_i_unnamed_k0_zts6mmstv223_q = $unsigned(20'b00000000000000000000);

    // r0SubRangeLeft20_uid2871_i_unnamed_k0_zts6mmstv265(BITSELECT,2870)@45
    assign r0SubRangeLeft20_uid2871_i_unnamed_k0_zts6mmstv265_in = r0Sub20_uid2865_i_unnamed_k0_zts6mmstv265_q[43:0];
    assign r0SubRangeLeft20_uid2871_i_unnamed_k0_zts6mmstv265_b = r0SubRangeLeft20_uid2871_i_unnamed_k0_zts6mmstv265_in[43:0];

    // rIteriMuxFirst20_uid2873_i_unnamed_k0_zts6mmstv265(BITJOIN,2872)@45
    assign rIteriMuxFirst20_uid2873_i_unnamed_k0_zts6mmstv265_q = {cstZ20_uid956_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft20_uid2871_i_unnamed_k0_zts6mmstv265_b};

    // r20_uid2874_i_unnamed_k0_zts6mmstv265(MUX,2873)@45 + 1
    assign r20_uid2874_i_unnamed_k0_zts6mmstv265_s = opSign20_uid2869_i_unnamed_k0_zts6mmstv265_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r20_uid2874_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
        end
        else
        begin
            unique case (r20_uid2874_i_unnamed_k0_zts6mmstv265_s)
                1'b0 : r20_uid2874_i_unnamed_k0_zts6mmstv265_q <= rIteriMuxFirst20_uid2873_i_unnamed_k0_zts6mmstv265_q;
                1'b1 : r20_uid2874_i_unnamed_k0_zts6mmstv265_q <= lshl20_uid2870_i_unnamed_k0_zts6mmstv265_b;
                default : r20_uid2874_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
            endcase
        end
    end

    // redist43_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_tt_44(DELAY,4064)
    dspba_delay_ver #( .width(1), .depth(44), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist43_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_tt_44 ( .xin(x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_tt), .xout(redist43_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_tt_44_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid2877_i_unnamed_k0_zts6mmstv265(BITJOIN,2876)@46
    assign lshl1_uid2877_i_unnamed_k0_zts6mmstv265_q = {r20_uid2874_i_unnamed_k0_zts6mmstv265_q, redist43_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_tt_44_q};

    // nSubChunkLow19_uid2879_i_unnamed_k0_zts6mmstv265(BITSELECT,2878)@46
    assign nSubChunkLow19_uid2879_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2877_i_unnamed_k0_zts6mmstv265_q[44:0];
    assign nSubChunkLow19_uid2879_i_unnamed_k0_zts6mmstv265_b = nSubChunkLow19_uid2879_i_unnamed_k0_zts6mmstv265_in[44:0];

    // r0Sub19_uid2880_i_unnamed_k0_zts6mmstv265(SUB,2879)@46
    assign r0Sub19_uid2880_i_unnamed_k0_zts6mmstv265_a = {1'b0, nSubChunkLow19_uid2879_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub19_uid2880_i_unnamed_k0_zts6mmstv265_b = {1'b0, dSubChunkLow19_uid2878_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub19_uid2880_i_unnamed_k0_zts6mmstv265_o = $unsigned(r0Sub19_uid2880_i_unnamed_k0_zts6mmstv265_a) - $unsigned(r0Sub19_uid2880_i_unnamed_k0_zts6mmstv265_b);
    assign r0Sub19_uid2880_i_unnamed_k0_zts6mmstv265_q = r0Sub19_uid2880_i_unnamed_k0_zts6mmstv265_o[45:0];

    // cond19_uid2883_i_unnamed_k0_zts6mmstv265(BITSELECT,2882)@46
    assign cond19_uid2883_i_unnamed_k0_zts6mmstv265_in = $unsigned({{19{r0Sub19_uid2880_i_unnamed_k0_zts6mmstv265_q[45]}}, r0Sub19_uid2880_i_unnamed_k0_zts6mmstv265_q});
    assign cond19_uid2883_i_unnamed_k0_zts6mmstv265_b = $unsigned(cond19_uid2883_i_unnamed_k0_zts6mmstv265_in[64:64]);

    // opSign19_uid2884_i_unnamed_k0_zts6mmstv265(LOGICAL,2883)@46
    assign opSign19_uid2884_i_unnamed_k0_zts6mmstv265_q = cond19_uid2883_i_unnamed_k0_zts6mmstv265_b | topBitsDOR_uid2882_i_unnamed_k0_zts6mmstv265_q;

    // q19_uid2890_i_unnamed_k0_zts6mmstv265(LOGICAL,2889)@46 + 1
    assign q19_uid2890_i_unnamed_k0_zts6mmstv265_qi = ~ (opSign19_uid2884_i_unnamed_k0_zts6mmstv265_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q19_uid2890_i_unnamed_k0_zts6mmstv265_delay ( .xin(q19_uid2890_i_unnamed_k0_zts6mmstv265_qi), .xout(q19_uid2890_i_unnamed_k0_zts6mmstv265_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist209_q19_uid2890_i_unnamed_k0_zts6mmstv265_q_19(DELAY,4230)
    dspba_delay_ver #( .width(1), .depth(18), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist209_q19_uid2890_i_unnamed_k0_zts6mmstv265_q_19 ( .xin(q19_uid2890_i_unnamed_k0_zts6mmstv265_q), .xout(redist209_q19_uid2890_i_unnamed_k0_zts6mmstv265_q_19_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist531_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_45(DELAY,4552)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist531_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_45_q <= '0;
        end
        else
        begin
            redist531_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_45_q <= $unsigned(redist530_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_44_q);
        end
    end

    // topBitsDOR18_uid2896_i_unnamed_k0_zts6mmstv265(BITSELECT,2895)@47
    assign topBitsDOR18_uid2896_i_unnamed_k0_zts6mmstv265_b = redist531_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_45_q[63:46];

    // topBitsDOR_uid2897_i_unnamed_k0_zts6mmstv265(LOGICAL,2896)@47
    assign topBitsDOR_uid2897_i_unnamed_k0_zts6mmstv265_q = $unsigned(topBitsDOR18_uid2896_i_unnamed_k0_zts6mmstv265_b != 18'b000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow18_uid2893_i_unnamed_k0_zts6mmstv265(BITSELECT,2892)@47
    assign dSubChunkLow18_uid2893_i_unnamed_k0_zts6mmstv265_in = redist531_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_45_q[45:0];
    assign dSubChunkLow18_uid2893_i_unnamed_k0_zts6mmstv265_b = dSubChunkLow18_uid2893_i_unnamed_k0_zts6mmstv265_in[45:0];

    // lshl19_uid2885_i_unnamed_k0_zts6mmstv265(BITSELECT,2884)@46
    assign lshl19_uid2885_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2877_i_unnamed_k0_zts6mmstv265_q[63:0];
    assign lshl19_uid2885_i_unnamed_k0_zts6mmstv265_b = lshl19_uid2885_i_unnamed_k0_zts6mmstv265_in[63:0];

    // cstZ19_uid971_i_unnamed_k0_zts6mmstv223(CONSTANT,970)
    assign cstZ19_uid971_i_unnamed_k0_zts6mmstv223_q = $unsigned(19'b0000000000000000000);

    // r0SubRangeLeft19_uid2886_i_unnamed_k0_zts6mmstv265(BITSELECT,2885)@46
    assign r0SubRangeLeft19_uid2886_i_unnamed_k0_zts6mmstv265_in = r0Sub19_uid2880_i_unnamed_k0_zts6mmstv265_q[44:0];
    assign r0SubRangeLeft19_uid2886_i_unnamed_k0_zts6mmstv265_b = r0SubRangeLeft19_uid2886_i_unnamed_k0_zts6mmstv265_in[44:0];

    // rIteriMuxFirst19_uid2888_i_unnamed_k0_zts6mmstv265(BITJOIN,2887)@46
    assign rIteriMuxFirst19_uid2888_i_unnamed_k0_zts6mmstv265_q = {cstZ19_uid971_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft19_uid2886_i_unnamed_k0_zts6mmstv265_b};

    // r19_uid2889_i_unnamed_k0_zts6mmstv265(MUX,2888)@46 + 1
    assign r19_uid2889_i_unnamed_k0_zts6mmstv265_s = opSign19_uid2884_i_unnamed_k0_zts6mmstv265_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r19_uid2889_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
        end
        else
        begin
            unique case (r19_uid2889_i_unnamed_k0_zts6mmstv265_s)
                1'b0 : r19_uid2889_i_unnamed_k0_zts6mmstv265_q <= rIteriMuxFirst19_uid2888_i_unnamed_k0_zts6mmstv265_q;
                1'b1 : r19_uid2889_i_unnamed_k0_zts6mmstv265_q <= lshl19_uid2885_i_unnamed_k0_zts6mmstv265_b;
                default : r19_uid2889_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
            endcase
        end
    end

    // redist44_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_uu_45(DELAY,4065)
    dspba_delay_ver #( .width(1), .depth(45), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist44_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_uu_45 ( .xin(x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_uu), .xout(redist44_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_uu_45_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid2892_i_unnamed_k0_zts6mmstv265(BITJOIN,2891)@47
    assign lshl1_uid2892_i_unnamed_k0_zts6mmstv265_q = {r19_uid2889_i_unnamed_k0_zts6mmstv265_q, redist44_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_uu_45_q};

    // nSubChunkLow18_uid2894_i_unnamed_k0_zts6mmstv265(BITSELECT,2893)@47
    assign nSubChunkLow18_uid2894_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2892_i_unnamed_k0_zts6mmstv265_q[45:0];
    assign nSubChunkLow18_uid2894_i_unnamed_k0_zts6mmstv265_b = nSubChunkLow18_uid2894_i_unnamed_k0_zts6mmstv265_in[45:0];

    // r0Sub18_uid2895_i_unnamed_k0_zts6mmstv265(SUB,2894)@47
    assign r0Sub18_uid2895_i_unnamed_k0_zts6mmstv265_a = {1'b0, nSubChunkLow18_uid2894_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub18_uid2895_i_unnamed_k0_zts6mmstv265_b = {1'b0, dSubChunkLow18_uid2893_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub18_uid2895_i_unnamed_k0_zts6mmstv265_o = $unsigned(r0Sub18_uid2895_i_unnamed_k0_zts6mmstv265_a) - $unsigned(r0Sub18_uid2895_i_unnamed_k0_zts6mmstv265_b);
    assign r0Sub18_uid2895_i_unnamed_k0_zts6mmstv265_q = r0Sub18_uid2895_i_unnamed_k0_zts6mmstv265_o[46:0];

    // cond18_uid2898_i_unnamed_k0_zts6mmstv265(BITSELECT,2897)@47
    assign cond18_uid2898_i_unnamed_k0_zts6mmstv265_in = $unsigned({{18{r0Sub18_uid2895_i_unnamed_k0_zts6mmstv265_q[46]}}, r0Sub18_uid2895_i_unnamed_k0_zts6mmstv265_q});
    assign cond18_uid2898_i_unnamed_k0_zts6mmstv265_b = $unsigned(cond18_uid2898_i_unnamed_k0_zts6mmstv265_in[64:64]);

    // opSign18_uid2899_i_unnamed_k0_zts6mmstv265(LOGICAL,2898)@47
    assign opSign18_uid2899_i_unnamed_k0_zts6mmstv265_q = cond18_uid2898_i_unnamed_k0_zts6mmstv265_b | topBitsDOR_uid2897_i_unnamed_k0_zts6mmstv265_q;

    // q18_uid2905_i_unnamed_k0_zts6mmstv265(LOGICAL,2904)@47 + 1
    assign q18_uid2905_i_unnamed_k0_zts6mmstv265_qi = ~ (opSign18_uid2899_i_unnamed_k0_zts6mmstv265_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q18_uid2905_i_unnamed_k0_zts6mmstv265_delay ( .xin(q18_uid2905_i_unnamed_k0_zts6mmstv265_qi), .xout(q18_uid2905_i_unnamed_k0_zts6mmstv265_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist208_q18_uid2905_i_unnamed_k0_zts6mmstv265_q_18(DELAY,4229)
    dspba_delay_ver #( .width(1), .depth(17), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist208_q18_uid2905_i_unnamed_k0_zts6mmstv265_q_18 ( .xin(q18_uid2905_i_unnamed_k0_zts6mmstv265_q), .xout(redist208_q18_uid2905_i_unnamed_k0_zts6mmstv265_q_18_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist532_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_46(DELAY,4553)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist532_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_46_q <= '0;
        end
        else
        begin
            redist532_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_46_q <= $unsigned(redist531_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_45_q);
        end
    end

    // topBitsDOR17_uid2911_i_unnamed_k0_zts6mmstv265(BITSELECT,2910)@48
    assign topBitsDOR17_uid2911_i_unnamed_k0_zts6mmstv265_b = redist532_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_46_q[63:47];

    // topBitsDOR_uid2912_i_unnamed_k0_zts6mmstv265(LOGICAL,2911)@48
    assign topBitsDOR_uid2912_i_unnamed_k0_zts6mmstv265_q = $unsigned(topBitsDOR17_uid2911_i_unnamed_k0_zts6mmstv265_b != 17'b00000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow17_uid2908_i_unnamed_k0_zts6mmstv265(BITSELECT,2907)@48
    assign dSubChunkLow17_uid2908_i_unnamed_k0_zts6mmstv265_in = redist532_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_46_q[46:0];
    assign dSubChunkLow17_uid2908_i_unnamed_k0_zts6mmstv265_b = dSubChunkLow17_uid2908_i_unnamed_k0_zts6mmstv265_in[46:0];

    // lshl18_uid2900_i_unnamed_k0_zts6mmstv265(BITSELECT,2899)@47
    assign lshl18_uid2900_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2892_i_unnamed_k0_zts6mmstv265_q[63:0];
    assign lshl18_uid2900_i_unnamed_k0_zts6mmstv265_b = lshl18_uid2900_i_unnamed_k0_zts6mmstv265_in[63:0];

    // cstZ18_uid986_i_unnamed_k0_zts6mmstv223(CONSTANT,985)
    assign cstZ18_uid986_i_unnamed_k0_zts6mmstv223_q = $unsigned(18'b000000000000000000);

    // r0SubRangeLeft18_uid2901_i_unnamed_k0_zts6mmstv265(BITSELECT,2900)@47
    assign r0SubRangeLeft18_uid2901_i_unnamed_k0_zts6mmstv265_in = r0Sub18_uid2895_i_unnamed_k0_zts6mmstv265_q[45:0];
    assign r0SubRangeLeft18_uid2901_i_unnamed_k0_zts6mmstv265_b = r0SubRangeLeft18_uid2901_i_unnamed_k0_zts6mmstv265_in[45:0];

    // rIteriMuxFirst18_uid2903_i_unnamed_k0_zts6mmstv265(BITJOIN,2902)@47
    assign rIteriMuxFirst18_uid2903_i_unnamed_k0_zts6mmstv265_q = {cstZ18_uid986_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft18_uid2901_i_unnamed_k0_zts6mmstv265_b};

    // r18_uid2904_i_unnamed_k0_zts6mmstv265(MUX,2903)@47 + 1
    assign r18_uid2904_i_unnamed_k0_zts6mmstv265_s = opSign18_uid2899_i_unnamed_k0_zts6mmstv265_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r18_uid2904_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
        end
        else
        begin
            unique case (r18_uid2904_i_unnamed_k0_zts6mmstv265_s)
                1'b0 : r18_uid2904_i_unnamed_k0_zts6mmstv265_q <= rIteriMuxFirst18_uid2903_i_unnamed_k0_zts6mmstv265_q;
                1'b1 : r18_uid2904_i_unnamed_k0_zts6mmstv265_q <= lshl18_uid2900_i_unnamed_k0_zts6mmstv265_b;
                default : r18_uid2904_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
            endcase
        end
    end

    // redist45_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_vv_46(DELAY,4066)
    dspba_delay_ver #( .width(1), .depth(46), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist45_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_vv_46 ( .xin(x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_vv), .xout(redist45_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_vv_46_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid2907_i_unnamed_k0_zts6mmstv265(BITJOIN,2906)@48
    assign lshl1_uid2907_i_unnamed_k0_zts6mmstv265_q = {r18_uid2904_i_unnamed_k0_zts6mmstv265_q, redist45_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_vv_46_q};

    // nSubChunkLow17_uid2909_i_unnamed_k0_zts6mmstv265(BITSELECT,2908)@48
    assign nSubChunkLow17_uid2909_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2907_i_unnamed_k0_zts6mmstv265_q[46:0];
    assign nSubChunkLow17_uid2909_i_unnamed_k0_zts6mmstv265_b = nSubChunkLow17_uid2909_i_unnamed_k0_zts6mmstv265_in[46:0];

    // r0Sub17_uid2910_i_unnamed_k0_zts6mmstv265(SUB,2909)@48
    assign r0Sub17_uid2910_i_unnamed_k0_zts6mmstv265_a = {1'b0, nSubChunkLow17_uid2909_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub17_uid2910_i_unnamed_k0_zts6mmstv265_b = {1'b0, dSubChunkLow17_uid2908_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub17_uid2910_i_unnamed_k0_zts6mmstv265_o = $unsigned(r0Sub17_uid2910_i_unnamed_k0_zts6mmstv265_a) - $unsigned(r0Sub17_uid2910_i_unnamed_k0_zts6mmstv265_b);
    assign r0Sub17_uid2910_i_unnamed_k0_zts6mmstv265_q = r0Sub17_uid2910_i_unnamed_k0_zts6mmstv265_o[47:0];

    // cond17_uid2913_i_unnamed_k0_zts6mmstv265(BITSELECT,2912)@48
    assign cond17_uid2913_i_unnamed_k0_zts6mmstv265_in = $unsigned({{17{r0Sub17_uid2910_i_unnamed_k0_zts6mmstv265_q[47]}}, r0Sub17_uid2910_i_unnamed_k0_zts6mmstv265_q});
    assign cond17_uid2913_i_unnamed_k0_zts6mmstv265_b = $unsigned(cond17_uid2913_i_unnamed_k0_zts6mmstv265_in[64:64]);

    // opSign17_uid2914_i_unnamed_k0_zts6mmstv265(LOGICAL,2913)@48
    assign opSign17_uid2914_i_unnamed_k0_zts6mmstv265_q = cond17_uid2913_i_unnamed_k0_zts6mmstv265_b | topBitsDOR_uid2912_i_unnamed_k0_zts6mmstv265_q;

    // q17_uid2920_i_unnamed_k0_zts6mmstv265(LOGICAL,2919)@48 + 1
    assign q17_uid2920_i_unnamed_k0_zts6mmstv265_qi = ~ (opSign17_uid2914_i_unnamed_k0_zts6mmstv265_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q17_uid2920_i_unnamed_k0_zts6mmstv265_delay ( .xin(q17_uid2920_i_unnamed_k0_zts6mmstv265_qi), .xout(q17_uid2920_i_unnamed_k0_zts6mmstv265_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist207_q17_uid2920_i_unnamed_k0_zts6mmstv265_q_17(DELAY,4228)
    dspba_delay_ver #( .width(1), .depth(16), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist207_q17_uid2920_i_unnamed_k0_zts6mmstv265_q_17 ( .xin(q17_uid2920_i_unnamed_k0_zts6mmstv265_q), .xout(redist207_q17_uid2920_i_unnamed_k0_zts6mmstv265_q_17_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist533_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_47(DELAY,4554)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist533_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_47_q <= '0;
        end
        else
        begin
            redist533_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_47_q <= $unsigned(redist532_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_46_q);
        end
    end

    // topBitsDOR16_uid2926_i_unnamed_k0_zts6mmstv265(BITSELECT,2925)@49
    assign topBitsDOR16_uid2926_i_unnamed_k0_zts6mmstv265_b = redist533_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_47_q[63:48];

    // topBitsDOR_uid2927_i_unnamed_k0_zts6mmstv265(LOGICAL,2926)@49
    assign topBitsDOR_uid2927_i_unnamed_k0_zts6mmstv265_q = $unsigned(topBitsDOR16_uid2926_i_unnamed_k0_zts6mmstv265_b != 16'b0000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow16_uid2923_i_unnamed_k0_zts6mmstv265(BITSELECT,2922)@49
    assign dSubChunkLow16_uid2923_i_unnamed_k0_zts6mmstv265_in = redist533_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_47_q[47:0];
    assign dSubChunkLow16_uid2923_i_unnamed_k0_zts6mmstv265_b = dSubChunkLow16_uid2923_i_unnamed_k0_zts6mmstv265_in[47:0];

    // lshl17_uid2915_i_unnamed_k0_zts6mmstv265(BITSELECT,2914)@48
    assign lshl17_uid2915_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2907_i_unnamed_k0_zts6mmstv265_q[63:0];
    assign lshl17_uid2915_i_unnamed_k0_zts6mmstv265_b = lshl17_uid2915_i_unnamed_k0_zts6mmstv265_in[63:0];

    // cstZ17_uid1001_i_unnamed_k0_zts6mmstv223(CONSTANT,1000)
    assign cstZ17_uid1001_i_unnamed_k0_zts6mmstv223_q = $unsigned(17'b00000000000000000);

    // r0SubRangeLeft17_uid2916_i_unnamed_k0_zts6mmstv265(BITSELECT,2915)@48
    assign r0SubRangeLeft17_uid2916_i_unnamed_k0_zts6mmstv265_in = r0Sub17_uid2910_i_unnamed_k0_zts6mmstv265_q[46:0];
    assign r0SubRangeLeft17_uid2916_i_unnamed_k0_zts6mmstv265_b = r0SubRangeLeft17_uid2916_i_unnamed_k0_zts6mmstv265_in[46:0];

    // rIteriMuxFirst17_uid2918_i_unnamed_k0_zts6mmstv265(BITJOIN,2917)@48
    assign rIteriMuxFirst17_uid2918_i_unnamed_k0_zts6mmstv265_q = {cstZ17_uid1001_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft17_uid2916_i_unnamed_k0_zts6mmstv265_b};

    // r17_uid2919_i_unnamed_k0_zts6mmstv265(MUX,2918)@48 + 1
    assign r17_uid2919_i_unnamed_k0_zts6mmstv265_s = opSign17_uid2914_i_unnamed_k0_zts6mmstv265_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r17_uid2919_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
        end
        else
        begin
            unique case (r17_uid2919_i_unnamed_k0_zts6mmstv265_s)
                1'b0 : r17_uid2919_i_unnamed_k0_zts6mmstv265_q <= rIteriMuxFirst17_uid2918_i_unnamed_k0_zts6mmstv265_q;
                1'b1 : r17_uid2919_i_unnamed_k0_zts6mmstv265_q <= lshl17_uid2915_i_unnamed_k0_zts6mmstv265_b;
                default : r17_uid2919_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
            endcase
        end
    end

    // redist46_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ww_47(DELAY,4067)
    dspba_delay_ver #( .width(1), .depth(47), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist46_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ww_47 ( .xin(x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ww), .xout(redist46_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ww_47_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid2922_i_unnamed_k0_zts6mmstv265(BITJOIN,2921)@49
    assign lshl1_uid2922_i_unnamed_k0_zts6mmstv265_q = {r17_uid2919_i_unnamed_k0_zts6mmstv265_q, redist46_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_ww_47_q};

    // nSubChunkLow16_uid2924_i_unnamed_k0_zts6mmstv265(BITSELECT,2923)@49
    assign nSubChunkLow16_uid2924_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2922_i_unnamed_k0_zts6mmstv265_q[47:0];
    assign nSubChunkLow16_uid2924_i_unnamed_k0_zts6mmstv265_b = nSubChunkLow16_uid2924_i_unnamed_k0_zts6mmstv265_in[47:0];

    // r0Sub16_uid2925_i_unnamed_k0_zts6mmstv265(SUB,2924)@49
    assign r0Sub16_uid2925_i_unnamed_k0_zts6mmstv265_a = {1'b0, nSubChunkLow16_uid2924_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub16_uid2925_i_unnamed_k0_zts6mmstv265_b = {1'b0, dSubChunkLow16_uid2923_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub16_uid2925_i_unnamed_k0_zts6mmstv265_o = $unsigned(r0Sub16_uid2925_i_unnamed_k0_zts6mmstv265_a) - $unsigned(r0Sub16_uid2925_i_unnamed_k0_zts6mmstv265_b);
    assign r0Sub16_uid2925_i_unnamed_k0_zts6mmstv265_q = r0Sub16_uid2925_i_unnamed_k0_zts6mmstv265_o[48:0];

    // cond16_uid2928_i_unnamed_k0_zts6mmstv265(BITSELECT,2927)@49
    assign cond16_uid2928_i_unnamed_k0_zts6mmstv265_in = $unsigned({{16{r0Sub16_uid2925_i_unnamed_k0_zts6mmstv265_q[48]}}, r0Sub16_uid2925_i_unnamed_k0_zts6mmstv265_q});
    assign cond16_uid2928_i_unnamed_k0_zts6mmstv265_b = $unsigned(cond16_uid2928_i_unnamed_k0_zts6mmstv265_in[64:64]);

    // opSign16_uid2929_i_unnamed_k0_zts6mmstv265(LOGICAL,2928)@49
    assign opSign16_uid2929_i_unnamed_k0_zts6mmstv265_q = cond16_uid2928_i_unnamed_k0_zts6mmstv265_b | topBitsDOR_uid2927_i_unnamed_k0_zts6mmstv265_q;

    // q16_uid2935_i_unnamed_k0_zts6mmstv265(LOGICAL,2934)@49 + 1
    assign q16_uid2935_i_unnamed_k0_zts6mmstv265_qi = ~ (opSign16_uid2929_i_unnamed_k0_zts6mmstv265_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q16_uid2935_i_unnamed_k0_zts6mmstv265_delay ( .xin(q16_uid2935_i_unnamed_k0_zts6mmstv265_qi), .xout(q16_uid2935_i_unnamed_k0_zts6mmstv265_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist206_q16_uid2935_i_unnamed_k0_zts6mmstv265_q_16(DELAY,4227)
    dspba_delay_ver #( .width(1), .depth(15), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist206_q16_uid2935_i_unnamed_k0_zts6mmstv265_q_16 ( .xin(q16_uid2935_i_unnamed_k0_zts6mmstv265_q), .xout(redist206_q16_uid2935_i_unnamed_k0_zts6mmstv265_q_16_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist534_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_48(DELAY,4555)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist534_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_48_q <= '0;
        end
        else
        begin
            redist534_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_48_q <= $unsigned(redist533_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_47_q);
        end
    end

    // topBitsDOR15_uid2941_i_unnamed_k0_zts6mmstv265(BITSELECT,2940)@50
    assign topBitsDOR15_uid2941_i_unnamed_k0_zts6mmstv265_b = redist534_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_48_q[63:49];

    // topBitsDOR_uid2942_i_unnamed_k0_zts6mmstv265(LOGICAL,2941)@50
    assign topBitsDOR_uid2942_i_unnamed_k0_zts6mmstv265_q = $unsigned(topBitsDOR15_uid2941_i_unnamed_k0_zts6mmstv265_b != 15'b000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow15_uid2938_i_unnamed_k0_zts6mmstv265(BITSELECT,2937)@50
    assign dSubChunkLow15_uid2938_i_unnamed_k0_zts6mmstv265_in = redist534_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_48_q[48:0];
    assign dSubChunkLow15_uid2938_i_unnamed_k0_zts6mmstv265_b = dSubChunkLow15_uid2938_i_unnamed_k0_zts6mmstv265_in[48:0];

    // lshl16_uid2930_i_unnamed_k0_zts6mmstv265(BITSELECT,2929)@49
    assign lshl16_uid2930_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2922_i_unnamed_k0_zts6mmstv265_q[63:0];
    assign lshl16_uid2930_i_unnamed_k0_zts6mmstv265_b = lshl16_uid2930_i_unnamed_k0_zts6mmstv265_in[63:0];

    // cstZ16_uid1016_i_unnamed_k0_zts6mmstv223(CONSTANT,1015)
    assign cstZ16_uid1016_i_unnamed_k0_zts6mmstv223_q = $unsigned(16'b0000000000000000);

    // r0SubRangeLeft16_uid2931_i_unnamed_k0_zts6mmstv265(BITSELECT,2930)@49
    assign r0SubRangeLeft16_uid2931_i_unnamed_k0_zts6mmstv265_in = r0Sub16_uid2925_i_unnamed_k0_zts6mmstv265_q[47:0];
    assign r0SubRangeLeft16_uid2931_i_unnamed_k0_zts6mmstv265_b = r0SubRangeLeft16_uid2931_i_unnamed_k0_zts6mmstv265_in[47:0];

    // rIteriMuxFirst16_uid2933_i_unnamed_k0_zts6mmstv265(BITJOIN,2932)@49
    assign rIteriMuxFirst16_uid2933_i_unnamed_k0_zts6mmstv265_q = {cstZ16_uid1016_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft16_uid2931_i_unnamed_k0_zts6mmstv265_b};

    // r16_uid2934_i_unnamed_k0_zts6mmstv265(MUX,2933)@49 + 1
    assign r16_uid2934_i_unnamed_k0_zts6mmstv265_s = opSign16_uid2929_i_unnamed_k0_zts6mmstv265_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r16_uid2934_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
        end
        else
        begin
            unique case (r16_uid2934_i_unnamed_k0_zts6mmstv265_s)
                1'b0 : r16_uid2934_i_unnamed_k0_zts6mmstv265_q <= rIteriMuxFirst16_uid2933_i_unnamed_k0_zts6mmstv265_q;
                1'b1 : r16_uid2934_i_unnamed_k0_zts6mmstv265_q <= lshl16_uid2930_i_unnamed_k0_zts6mmstv265_b;
                default : r16_uid2934_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
            endcase
        end
    end

    // redist47_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_xx_48(DELAY,4068)
    dspba_delay_ver #( .width(1), .depth(48), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist47_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_xx_48 ( .xin(x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_xx), .xout(redist47_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_xx_48_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid2937_i_unnamed_k0_zts6mmstv265(BITJOIN,2936)@50
    assign lshl1_uid2937_i_unnamed_k0_zts6mmstv265_q = {r16_uid2934_i_unnamed_k0_zts6mmstv265_q, redist47_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_xx_48_q};

    // nSubChunkLow15_uid2939_i_unnamed_k0_zts6mmstv265(BITSELECT,2938)@50
    assign nSubChunkLow15_uid2939_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2937_i_unnamed_k0_zts6mmstv265_q[48:0];
    assign nSubChunkLow15_uid2939_i_unnamed_k0_zts6mmstv265_b = nSubChunkLow15_uid2939_i_unnamed_k0_zts6mmstv265_in[48:0];

    // r0Sub15_uid2940_i_unnamed_k0_zts6mmstv265(SUB,2939)@50
    assign r0Sub15_uid2940_i_unnamed_k0_zts6mmstv265_a = {1'b0, nSubChunkLow15_uid2939_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub15_uid2940_i_unnamed_k0_zts6mmstv265_b = {1'b0, dSubChunkLow15_uid2938_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub15_uid2940_i_unnamed_k0_zts6mmstv265_o = $unsigned(r0Sub15_uid2940_i_unnamed_k0_zts6mmstv265_a) - $unsigned(r0Sub15_uid2940_i_unnamed_k0_zts6mmstv265_b);
    assign r0Sub15_uid2940_i_unnamed_k0_zts6mmstv265_q = r0Sub15_uid2940_i_unnamed_k0_zts6mmstv265_o[49:0];

    // cond15_uid2943_i_unnamed_k0_zts6mmstv265(BITSELECT,2942)@50
    assign cond15_uid2943_i_unnamed_k0_zts6mmstv265_in = $unsigned({{15{r0Sub15_uid2940_i_unnamed_k0_zts6mmstv265_q[49]}}, r0Sub15_uid2940_i_unnamed_k0_zts6mmstv265_q});
    assign cond15_uid2943_i_unnamed_k0_zts6mmstv265_b = $unsigned(cond15_uid2943_i_unnamed_k0_zts6mmstv265_in[64:64]);

    // opSign15_uid2944_i_unnamed_k0_zts6mmstv265(LOGICAL,2943)@50
    assign opSign15_uid2944_i_unnamed_k0_zts6mmstv265_q = cond15_uid2943_i_unnamed_k0_zts6mmstv265_b | topBitsDOR_uid2942_i_unnamed_k0_zts6mmstv265_q;

    // q15_uid2950_i_unnamed_k0_zts6mmstv265(LOGICAL,2949)@50 + 1
    assign q15_uid2950_i_unnamed_k0_zts6mmstv265_qi = ~ (opSign15_uid2944_i_unnamed_k0_zts6mmstv265_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q15_uid2950_i_unnamed_k0_zts6mmstv265_delay ( .xin(q15_uid2950_i_unnamed_k0_zts6mmstv265_qi), .xout(q15_uid2950_i_unnamed_k0_zts6mmstv265_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist205_q15_uid2950_i_unnamed_k0_zts6mmstv265_q_15(DELAY,4226)
    dspba_delay_ver #( .width(1), .depth(14), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist205_q15_uid2950_i_unnamed_k0_zts6mmstv265_q_15 ( .xin(q15_uid2950_i_unnamed_k0_zts6mmstv265_q), .xout(redist205_q15_uid2950_i_unnamed_k0_zts6mmstv265_q_15_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist535_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_49(DELAY,4556)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist535_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_49_q <= '0;
        end
        else
        begin
            redist535_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_49_q <= $unsigned(redist534_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_48_q);
        end
    end

    // topBitsDOR14_uid2956_i_unnamed_k0_zts6mmstv265(BITSELECT,2955)@51
    assign topBitsDOR14_uid2956_i_unnamed_k0_zts6mmstv265_b = redist535_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_49_q[63:50];

    // topBitsDOR_uid2957_i_unnamed_k0_zts6mmstv265(LOGICAL,2956)@51
    assign topBitsDOR_uid2957_i_unnamed_k0_zts6mmstv265_q = $unsigned(topBitsDOR14_uid2956_i_unnamed_k0_zts6mmstv265_b != 14'b00000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow14_uid2953_i_unnamed_k0_zts6mmstv265(BITSELECT,2952)@51
    assign dSubChunkLow14_uid2953_i_unnamed_k0_zts6mmstv265_in = redist535_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_49_q[49:0];
    assign dSubChunkLow14_uid2953_i_unnamed_k0_zts6mmstv265_b = dSubChunkLow14_uid2953_i_unnamed_k0_zts6mmstv265_in[49:0];

    // lshl15_uid2945_i_unnamed_k0_zts6mmstv265(BITSELECT,2944)@50
    assign lshl15_uid2945_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2937_i_unnamed_k0_zts6mmstv265_q[63:0];
    assign lshl15_uid2945_i_unnamed_k0_zts6mmstv265_b = lshl15_uid2945_i_unnamed_k0_zts6mmstv265_in[63:0];

    // cstZ15_uid1031_i_unnamed_k0_zts6mmstv223(CONSTANT,1030)
    assign cstZ15_uid1031_i_unnamed_k0_zts6mmstv223_q = $unsigned(15'b000000000000000);

    // r0SubRangeLeft15_uid2946_i_unnamed_k0_zts6mmstv265(BITSELECT,2945)@50
    assign r0SubRangeLeft15_uid2946_i_unnamed_k0_zts6mmstv265_in = r0Sub15_uid2940_i_unnamed_k0_zts6mmstv265_q[48:0];
    assign r0SubRangeLeft15_uid2946_i_unnamed_k0_zts6mmstv265_b = r0SubRangeLeft15_uid2946_i_unnamed_k0_zts6mmstv265_in[48:0];

    // rIteriMuxFirst15_uid2948_i_unnamed_k0_zts6mmstv265(BITJOIN,2947)@50
    assign rIteriMuxFirst15_uid2948_i_unnamed_k0_zts6mmstv265_q = {cstZ15_uid1031_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft15_uid2946_i_unnamed_k0_zts6mmstv265_b};

    // r15_uid2949_i_unnamed_k0_zts6mmstv265(MUX,2948)@50 + 1
    assign r15_uid2949_i_unnamed_k0_zts6mmstv265_s = opSign15_uid2944_i_unnamed_k0_zts6mmstv265_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r15_uid2949_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
        end
        else
        begin
            unique case (r15_uid2949_i_unnamed_k0_zts6mmstv265_s)
                1'b0 : r15_uid2949_i_unnamed_k0_zts6mmstv265_q <= rIteriMuxFirst15_uid2948_i_unnamed_k0_zts6mmstv265_q;
                1'b1 : r15_uid2949_i_unnamed_k0_zts6mmstv265_q <= lshl15_uid2945_i_unnamed_k0_zts6mmstv265_b;
                default : r15_uid2949_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
            endcase
        end
    end

    // redist48_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_yy_49(DELAY,4069)
    dspba_delay_ver #( .width(1), .depth(49), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist48_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_yy_49 ( .xin(x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_yy), .xout(redist48_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_yy_49_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid2952_i_unnamed_k0_zts6mmstv265(BITJOIN,2951)@51
    assign lshl1_uid2952_i_unnamed_k0_zts6mmstv265_q = {r15_uid2949_i_unnamed_k0_zts6mmstv265_q, redist48_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_yy_49_q};

    // nSubChunkLow14_uid2954_i_unnamed_k0_zts6mmstv265(BITSELECT,2953)@51
    assign nSubChunkLow14_uid2954_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2952_i_unnamed_k0_zts6mmstv265_q[49:0];
    assign nSubChunkLow14_uid2954_i_unnamed_k0_zts6mmstv265_b = nSubChunkLow14_uid2954_i_unnamed_k0_zts6mmstv265_in[49:0];

    // r0Sub14_uid2955_i_unnamed_k0_zts6mmstv265(SUB,2954)@51
    assign r0Sub14_uid2955_i_unnamed_k0_zts6mmstv265_a = {1'b0, nSubChunkLow14_uid2954_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub14_uid2955_i_unnamed_k0_zts6mmstv265_b = {1'b0, dSubChunkLow14_uid2953_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub14_uid2955_i_unnamed_k0_zts6mmstv265_o = $unsigned(r0Sub14_uid2955_i_unnamed_k0_zts6mmstv265_a) - $unsigned(r0Sub14_uid2955_i_unnamed_k0_zts6mmstv265_b);
    assign r0Sub14_uid2955_i_unnamed_k0_zts6mmstv265_q = r0Sub14_uid2955_i_unnamed_k0_zts6mmstv265_o[50:0];

    // cond14_uid2958_i_unnamed_k0_zts6mmstv265(BITSELECT,2957)@51
    assign cond14_uid2958_i_unnamed_k0_zts6mmstv265_in = $unsigned({{14{r0Sub14_uid2955_i_unnamed_k0_zts6mmstv265_q[50]}}, r0Sub14_uid2955_i_unnamed_k0_zts6mmstv265_q});
    assign cond14_uid2958_i_unnamed_k0_zts6mmstv265_b = $unsigned(cond14_uid2958_i_unnamed_k0_zts6mmstv265_in[64:64]);

    // opSign14_uid2959_i_unnamed_k0_zts6mmstv265(LOGICAL,2958)@51
    assign opSign14_uid2959_i_unnamed_k0_zts6mmstv265_q = cond14_uid2958_i_unnamed_k0_zts6mmstv265_b | topBitsDOR_uid2957_i_unnamed_k0_zts6mmstv265_q;

    // q14_uid2965_i_unnamed_k0_zts6mmstv265(LOGICAL,2964)@51 + 1
    assign q14_uid2965_i_unnamed_k0_zts6mmstv265_qi = ~ (opSign14_uid2959_i_unnamed_k0_zts6mmstv265_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q14_uid2965_i_unnamed_k0_zts6mmstv265_delay ( .xin(q14_uid2965_i_unnamed_k0_zts6mmstv265_qi), .xout(q14_uid2965_i_unnamed_k0_zts6mmstv265_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist204_q14_uid2965_i_unnamed_k0_zts6mmstv265_q_14(DELAY,4225)
    dspba_delay_ver #( .width(1), .depth(13), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist204_q14_uid2965_i_unnamed_k0_zts6mmstv265_q_14 ( .xin(q14_uid2965_i_unnamed_k0_zts6mmstv265_q), .xout(redist204_q14_uid2965_i_unnamed_k0_zts6mmstv265_q_14_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist536_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_50(DELAY,4557)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist536_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_50_q <= '0;
        end
        else
        begin
            redist536_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_50_q <= $unsigned(redist535_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_49_q);
        end
    end

    // topBitsDOR13_uid2971_i_unnamed_k0_zts6mmstv265(BITSELECT,2970)@52
    assign topBitsDOR13_uid2971_i_unnamed_k0_zts6mmstv265_b = redist536_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_50_q[63:51];

    // topBitsDOR_uid2972_i_unnamed_k0_zts6mmstv265(LOGICAL,2971)@52
    assign topBitsDOR_uid2972_i_unnamed_k0_zts6mmstv265_q = $unsigned(topBitsDOR13_uid2971_i_unnamed_k0_zts6mmstv265_b != 13'b0000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow13_uid2968_i_unnamed_k0_zts6mmstv265(BITSELECT,2967)@52
    assign dSubChunkLow13_uid2968_i_unnamed_k0_zts6mmstv265_in = redist536_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_50_q[50:0];
    assign dSubChunkLow13_uid2968_i_unnamed_k0_zts6mmstv265_b = dSubChunkLow13_uid2968_i_unnamed_k0_zts6mmstv265_in[50:0];

    // lshl14_uid2960_i_unnamed_k0_zts6mmstv265(BITSELECT,2959)@51
    assign lshl14_uid2960_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2952_i_unnamed_k0_zts6mmstv265_q[63:0];
    assign lshl14_uid2960_i_unnamed_k0_zts6mmstv265_b = lshl14_uid2960_i_unnamed_k0_zts6mmstv265_in[63:0];

    // cstZ14_uid1046_i_unnamed_k0_zts6mmstv223(CONSTANT,1045)
    assign cstZ14_uid1046_i_unnamed_k0_zts6mmstv223_q = $unsigned(14'b00000000000000);

    // r0SubRangeLeft14_uid2961_i_unnamed_k0_zts6mmstv265(BITSELECT,2960)@51
    assign r0SubRangeLeft14_uid2961_i_unnamed_k0_zts6mmstv265_in = r0Sub14_uid2955_i_unnamed_k0_zts6mmstv265_q[49:0];
    assign r0SubRangeLeft14_uid2961_i_unnamed_k0_zts6mmstv265_b = r0SubRangeLeft14_uid2961_i_unnamed_k0_zts6mmstv265_in[49:0];

    // rIteriMuxFirst14_uid2963_i_unnamed_k0_zts6mmstv265(BITJOIN,2962)@51
    assign rIteriMuxFirst14_uid2963_i_unnamed_k0_zts6mmstv265_q = {cstZ14_uid1046_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft14_uid2961_i_unnamed_k0_zts6mmstv265_b};

    // r14_uid2964_i_unnamed_k0_zts6mmstv265(MUX,2963)@51 + 1
    assign r14_uid2964_i_unnamed_k0_zts6mmstv265_s = opSign14_uid2959_i_unnamed_k0_zts6mmstv265_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r14_uid2964_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
        end
        else
        begin
            unique case (r14_uid2964_i_unnamed_k0_zts6mmstv265_s)
                1'b0 : r14_uid2964_i_unnamed_k0_zts6mmstv265_q <= rIteriMuxFirst14_uid2963_i_unnamed_k0_zts6mmstv265_q;
                1'b1 : r14_uid2964_i_unnamed_k0_zts6mmstv265_q <= lshl14_uid2960_i_unnamed_k0_zts6mmstv265_b;
                default : r14_uid2964_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
            endcase
        end
    end

    // redist49_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_zz_50(DELAY,4070)
    dspba_delay_ver #( .width(1), .depth(50), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist49_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_zz_50 ( .xin(x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_zz), .xout(redist49_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_zz_50_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid2967_i_unnamed_k0_zts6mmstv265(BITJOIN,2966)@52
    assign lshl1_uid2967_i_unnamed_k0_zts6mmstv265_q = {r14_uid2964_i_unnamed_k0_zts6mmstv265_q, redist49_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_zz_50_q};

    // nSubChunkLow13_uid2969_i_unnamed_k0_zts6mmstv265(BITSELECT,2968)@52
    assign nSubChunkLow13_uid2969_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2967_i_unnamed_k0_zts6mmstv265_q[50:0];
    assign nSubChunkLow13_uid2969_i_unnamed_k0_zts6mmstv265_b = nSubChunkLow13_uid2969_i_unnamed_k0_zts6mmstv265_in[50:0];

    // r0Sub13_uid2970_i_unnamed_k0_zts6mmstv265(SUB,2969)@52
    assign r0Sub13_uid2970_i_unnamed_k0_zts6mmstv265_a = {1'b0, nSubChunkLow13_uid2969_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub13_uid2970_i_unnamed_k0_zts6mmstv265_b = {1'b0, dSubChunkLow13_uid2968_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub13_uid2970_i_unnamed_k0_zts6mmstv265_o = $unsigned(r0Sub13_uid2970_i_unnamed_k0_zts6mmstv265_a) - $unsigned(r0Sub13_uid2970_i_unnamed_k0_zts6mmstv265_b);
    assign r0Sub13_uid2970_i_unnamed_k0_zts6mmstv265_q = r0Sub13_uid2970_i_unnamed_k0_zts6mmstv265_o[51:0];

    // cond13_uid2973_i_unnamed_k0_zts6mmstv265(BITSELECT,2972)@52
    assign cond13_uid2973_i_unnamed_k0_zts6mmstv265_in = $unsigned({{13{r0Sub13_uid2970_i_unnamed_k0_zts6mmstv265_q[51]}}, r0Sub13_uid2970_i_unnamed_k0_zts6mmstv265_q});
    assign cond13_uid2973_i_unnamed_k0_zts6mmstv265_b = $unsigned(cond13_uid2973_i_unnamed_k0_zts6mmstv265_in[64:64]);

    // opSign13_uid2974_i_unnamed_k0_zts6mmstv265(LOGICAL,2973)@52
    assign opSign13_uid2974_i_unnamed_k0_zts6mmstv265_q = cond13_uid2973_i_unnamed_k0_zts6mmstv265_b | topBitsDOR_uid2972_i_unnamed_k0_zts6mmstv265_q;

    // q13_uid2980_i_unnamed_k0_zts6mmstv265(LOGICAL,2979)@52 + 1
    assign q13_uid2980_i_unnamed_k0_zts6mmstv265_qi = ~ (opSign13_uid2974_i_unnamed_k0_zts6mmstv265_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q13_uid2980_i_unnamed_k0_zts6mmstv265_delay ( .xin(q13_uid2980_i_unnamed_k0_zts6mmstv265_qi), .xout(q13_uid2980_i_unnamed_k0_zts6mmstv265_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist203_q13_uid2980_i_unnamed_k0_zts6mmstv265_q_13(DELAY,4224)
    dspba_delay_ver #( .width(1), .depth(12), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist203_q13_uid2980_i_unnamed_k0_zts6mmstv265_q_13 ( .xin(q13_uid2980_i_unnamed_k0_zts6mmstv265_q), .xout(redist203_q13_uid2980_i_unnamed_k0_zts6mmstv265_q_13_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist537_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_51(DELAY,4558)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist537_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_51_q <= '0;
        end
        else
        begin
            redist537_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_51_q <= $unsigned(redist536_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_50_q);
        end
    end

    // topBitsDOR12_uid2986_i_unnamed_k0_zts6mmstv265(BITSELECT,2985)@53
    assign topBitsDOR12_uid2986_i_unnamed_k0_zts6mmstv265_b = redist537_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_51_q[63:52];

    // topBitsDOR_uid2987_i_unnamed_k0_zts6mmstv265(LOGICAL,2986)@53
    assign topBitsDOR_uid2987_i_unnamed_k0_zts6mmstv265_q = $unsigned(topBitsDOR12_uid2986_i_unnamed_k0_zts6mmstv265_b != 12'b000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow12_uid2983_i_unnamed_k0_zts6mmstv265(BITSELECT,2982)@53
    assign dSubChunkLow12_uid2983_i_unnamed_k0_zts6mmstv265_in = redist537_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_51_q[51:0];
    assign dSubChunkLow12_uid2983_i_unnamed_k0_zts6mmstv265_b = dSubChunkLow12_uid2983_i_unnamed_k0_zts6mmstv265_in[51:0];

    // lshl13_uid2975_i_unnamed_k0_zts6mmstv265(BITSELECT,2974)@52
    assign lshl13_uid2975_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2967_i_unnamed_k0_zts6mmstv265_q[63:0];
    assign lshl13_uid2975_i_unnamed_k0_zts6mmstv265_b = lshl13_uid2975_i_unnamed_k0_zts6mmstv265_in[63:0];

    // cstZ13_uid1061_i_unnamed_k0_zts6mmstv223(CONSTANT,1060)
    assign cstZ13_uid1061_i_unnamed_k0_zts6mmstv223_q = $unsigned(13'b0000000000000);

    // r0SubRangeLeft13_uid2976_i_unnamed_k0_zts6mmstv265(BITSELECT,2975)@52
    assign r0SubRangeLeft13_uid2976_i_unnamed_k0_zts6mmstv265_in = r0Sub13_uid2970_i_unnamed_k0_zts6mmstv265_q[50:0];
    assign r0SubRangeLeft13_uid2976_i_unnamed_k0_zts6mmstv265_b = r0SubRangeLeft13_uid2976_i_unnamed_k0_zts6mmstv265_in[50:0];

    // rIteriMuxFirst13_uid2978_i_unnamed_k0_zts6mmstv265(BITJOIN,2977)@52
    assign rIteriMuxFirst13_uid2978_i_unnamed_k0_zts6mmstv265_q = {cstZ13_uid1061_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft13_uid2976_i_unnamed_k0_zts6mmstv265_b};

    // r13_uid2979_i_unnamed_k0_zts6mmstv265(MUX,2978)@52 + 1
    assign r13_uid2979_i_unnamed_k0_zts6mmstv265_s = opSign13_uid2974_i_unnamed_k0_zts6mmstv265_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r13_uid2979_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
        end
        else
        begin
            unique case (r13_uid2979_i_unnamed_k0_zts6mmstv265_s)
                1'b0 : r13_uid2979_i_unnamed_k0_zts6mmstv265_q <= rIteriMuxFirst13_uid2978_i_unnamed_k0_zts6mmstv265_q;
                1'b1 : r13_uid2979_i_unnamed_k0_zts6mmstv265_q <= lshl13_uid2975_i_unnamed_k0_zts6mmstv265_b;
                default : r13_uid2979_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
            endcase
        end
    end

    // redist50_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_1_51(DELAY,4071)
    dspba_delay_ver #( .width(1), .depth(51), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist50_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_1_51 ( .xin(x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_1), .xout(redist50_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_1_51_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid2982_i_unnamed_k0_zts6mmstv265(BITJOIN,2981)@53
    assign lshl1_uid2982_i_unnamed_k0_zts6mmstv265_q = {r13_uid2979_i_unnamed_k0_zts6mmstv265_q, redist50_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_1_51_q};

    // nSubChunkLow12_uid2984_i_unnamed_k0_zts6mmstv265(BITSELECT,2983)@53
    assign nSubChunkLow12_uid2984_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2982_i_unnamed_k0_zts6mmstv265_q[51:0];
    assign nSubChunkLow12_uid2984_i_unnamed_k0_zts6mmstv265_b = nSubChunkLow12_uid2984_i_unnamed_k0_zts6mmstv265_in[51:0];

    // r0Sub12_uid2985_i_unnamed_k0_zts6mmstv265(SUB,2984)@53
    assign r0Sub12_uid2985_i_unnamed_k0_zts6mmstv265_a = {1'b0, nSubChunkLow12_uid2984_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub12_uid2985_i_unnamed_k0_zts6mmstv265_b = {1'b0, dSubChunkLow12_uid2983_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub12_uid2985_i_unnamed_k0_zts6mmstv265_o = $unsigned(r0Sub12_uid2985_i_unnamed_k0_zts6mmstv265_a) - $unsigned(r0Sub12_uid2985_i_unnamed_k0_zts6mmstv265_b);
    assign r0Sub12_uid2985_i_unnamed_k0_zts6mmstv265_q = r0Sub12_uid2985_i_unnamed_k0_zts6mmstv265_o[52:0];

    // cond12_uid2988_i_unnamed_k0_zts6mmstv265(BITSELECT,2987)@53
    assign cond12_uid2988_i_unnamed_k0_zts6mmstv265_in = $unsigned({{12{r0Sub12_uid2985_i_unnamed_k0_zts6mmstv265_q[52]}}, r0Sub12_uid2985_i_unnamed_k0_zts6mmstv265_q});
    assign cond12_uid2988_i_unnamed_k0_zts6mmstv265_b = $unsigned(cond12_uid2988_i_unnamed_k0_zts6mmstv265_in[64:64]);

    // opSign12_uid2989_i_unnamed_k0_zts6mmstv265(LOGICAL,2988)@53
    assign opSign12_uid2989_i_unnamed_k0_zts6mmstv265_q = cond12_uid2988_i_unnamed_k0_zts6mmstv265_b | topBitsDOR_uid2987_i_unnamed_k0_zts6mmstv265_q;

    // q12_uid2995_i_unnamed_k0_zts6mmstv265(LOGICAL,2994)@53 + 1
    assign q12_uid2995_i_unnamed_k0_zts6mmstv265_qi = ~ (opSign12_uid2989_i_unnamed_k0_zts6mmstv265_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q12_uid2995_i_unnamed_k0_zts6mmstv265_delay ( .xin(q12_uid2995_i_unnamed_k0_zts6mmstv265_qi), .xout(q12_uid2995_i_unnamed_k0_zts6mmstv265_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist202_q12_uid2995_i_unnamed_k0_zts6mmstv265_q_12(DELAY,4223)
    dspba_delay_ver #( .width(1), .depth(11), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist202_q12_uid2995_i_unnamed_k0_zts6mmstv265_q_12 ( .xin(q12_uid2995_i_unnamed_k0_zts6mmstv265_q), .xout(redist202_q12_uid2995_i_unnamed_k0_zts6mmstv265_q_12_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist538_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_52(DELAY,4559)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist538_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_52_q <= '0;
        end
        else
        begin
            redist538_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_52_q <= $unsigned(redist537_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_51_q);
        end
    end

    // topBitsDOR11_uid3001_i_unnamed_k0_zts6mmstv265(BITSELECT,3000)@54
    assign topBitsDOR11_uid3001_i_unnamed_k0_zts6mmstv265_b = redist538_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_52_q[63:53];

    // topBitsDOR_uid3002_i_unnamed_k0_zts6mmstv265(LOGICAL,3001)@54
    assign topBitsDOR_uid3002_i_unnamed_k0_zts6mmstv265_q = $unsigned(topBitsDOR11_uid3001_i_unnamed_k0_zts6mmstv265_b != 11'b00000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow11_uid2998_i_unnamed_k0_zts6mmstv265(BITSELECT,2997)@54
    assign dSubChunkLow11_uid2998_i_unnamed_k0_zts6mmstv265_in = redist538_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_52_q[52:0];
    assign dSubChunkLow11_uid2998_i_unnamed_k0_zts6mmstv265_b = dSubChunkLow11_uid2998_i_unnamed_k0_zts6mmstv265_in[52:0];

    // lshl12_uid2990_i_unnamed_k0_zts6mmstv265(BITSELECT,2989)@53
    assign lshl12_uid2990_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2982_i_unnamed_k0_zts6mmstv265_q[63:0];
    assign lshl12_uid2990_i_unnamed_k0_zts6mmstv265_b = lshl12_uid2990_i_unnamed_k0_zts6mmstv265_in[63:0];

    // cstZ12_uid1076_i_unnamed_k0_zts6mmstv223(CONSTANT,1075)
    assign cstZ12_uid1076_i_unnamed_k0_zts6mmstv223_q = $unsigned(12'b000000000000);

    // r0SubRangeLeft12_uid2991_i_unnamed_k0_zts6mmstv265(BITSELECT,2990)@53
    assign r0SubRangeLeft12_uid2991_i_unnamed_k0_zts6mmstv265_in = r0Sub12_uid2985_i_unnamed_k0_zts6mmstv265_q[51:0];
    assign r0SubRangeLeft12_uid2991_i_unnamed_k0_zts6mmstv265_b = r0SubRangeLeft12_uid2991_i_unnamed_k0_zts6mmstv265_in[51:0];

    // rIteriMuxFirst12_uid2993_i_unnamed_k0_zts6mmstv265(BITJOIN,2992)@53
    assign rIteriMuxFirst12_uid2993_i_unnamed_k0_zts6mmstv265_q = {cstZ12_uid1076_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft12_uid2991_i_unnamed_k0_zts6mmstv265_b};

    // r12_uid2994_i_unnamed_k0_zts6mmstv265(MUX,2993)@53 + 1
    assign r12_uid2994_i_unnamed_k0_zts6mmstv265_s = opSign12_uid2989_i_unnamed_k0_zts6mmstv265_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r12_uid2994_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
        end
        else
        begin
            unique case (r12_uid2994_i_unnamed_k0_zts6mmstv265_s)
                1'b0 : r12_uid2994_i_unnamed_k0_zts6mmstv265_q <= rIteriMuxFirst12_uid2993_i_unnamed_k0_zts6mmstv265_q;
                1'b1 : r12_uid2994_i_unnamed_k0_zts6mmstv265_q <= lshl12_uid2990_i_unnamed_k0_zts6mmstv265_b;
                default : r12_uid2994_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
            endcase
        end
    end

    // redist51_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_2_52(DELAY,4072)
    dspba_delay_ver #( .width(1), .depth(52), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist51_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_2_52 ( .xin(x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_2), .xout(redist51_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_2_52_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid2997_i_unnamed_k0_zts6mmstv265(BITJOIN,2996)@54
    assign lshl1_uid2997_i_unnamed_k0_zts6mmstv265_q = {r12_uid2994_i_unnamed_k0_zts6mmstv265_q, redist51_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_2_52_q};

    // nSubChunkLow11_uid2999_i_unnamed_k0_zts6mmstv265(BITSELECT,2998)@54
    assign nSubChunkLow11_uid2999_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2997_i_unnamed_k0_zts6mmstv265_q[52:0];
    assign nSubChunkLow11_uid2999_i_unnamed_k0_zts6mmstv265_b = nSubChunkLow11_uid2999_i_unnamed_k0_zts6mmstv265_in[52:0];

    // r0Sub11_uid3000_i_unnamed_k0_zts6mmstv265(SUB,2999)@54
    assign r0Sub11_uid3000_i_unnamed_k0_zts6mmstv265_a = {1'b0, nSubChunkLow11_uid2999_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub11_uid3000_i_unnamed_k0_zts6mmstv265_b = {1'b0, dSubChunkLow11_uid2998_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub11_uid3000_i_unnamed_k0_zts6mmstv265_o = $unsigned(r0Sub11_uid3000_i_unnamed_k0_zts6mmstv265_a) - $unsigned(r0Sub11_uid3000_i_unnamed_k0_zts6mmstv265_b);
    assign r0Sub11_uid3000_i_unnamed_k0_zts6mmstv265_q = r0Sub11_uid3000_i_unnamed_k0_zts6mmstv265_o[53:0];

    // cond11_uid3003_i_unnamed_k0_zts6mmstv265(BITSELECT,3002)@54
    assign cond11_uid3003_i_unnamed_k0_zts6mmstv265_in = $unsigned({{11{r0Sub11_uid3000_i_unnamed_k0_zts6mmstv265_q[53]}}, r0Sub11_uid3000_i_unnamed_k0_zts6mmstv265_q});
    assign cond11_uid3003_i_unnamed_k0_zts6mmstv265_b = $unsigned(cond11_uid3003_i_unnamed_k0_zts6mmstv265_in[64:64]);

    // opSign11_uid3004_i_unnamed_k0_zts6mmstv265(LOGICAL,3003)@54
    assign opSign11_uid3004_i_unnamed_k0_zts6mmstv265_q = cond11_uid3003_i_unnamed_k0_zts6mmstv265_b | topBitsDOR_uid3002_i_unnamed_k0_zts6mmstv265_q;

    // q11_uid3010_i_unnamed_k0_zts6mmstv265(LOGICAL,3009)@54 + 1
    assign q11_uid3010_i_unnamed_k0_zts6mmstv265_qi = ~ (opSign11_uid3004_i_unnamed_k0_zts6mmstv265_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q11_uid3010_i_unnamed_k0_zts6mmstv265_delay ( .xin(q11_uid3010_i_unnamed_k0_zts6mmstv265_qi), .xout(q11_uid3010_i_unnamed_k0_zts6mmstv265_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist201_q11_uid3010_i_unnamed_k0_zts6mmstv265_q_11(DELAY,4222)
    dspba_delay_ver #( .width(1), .depth(10), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist201_q11_uid3010_i_unnamed_k0_zts6mmstv265_q_11 ( .xin(q11_uid3010_i_unnamed_k0_zts6mmstv265_q), .xout(redist201_q11_uid3010_i_unnamed_k0_zts6mmstv265_q_11_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist539_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_53(DELAY,4560)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist539_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_53_q <= '0;
        end
        else
        begin
            redist539_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_53_q <= $unsigned(redist538_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_52_q);
        end
    end

    // topBitsDOR10_uid3016_i_unnamed_k0_zts6mmstv265(BITSELECT,3015)@55
    assign topBitsDOR10_uid3016_i_unnamed_k0_zts6mmstv265_b = redist539_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_53_q[63:54];

    // topBitsDOR_uid3017_i_unnamed_k0_zts6mmstv265(LOGICAL,3016)@55
    assign topBitsDOR_uid3017_i_unnamed_k0_zts6mmstv265_q = $unsigned(topBitsDOR10_uid3016_i_unnamed_k0_zts6mmstv265_b != 10'b0000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow10_uid3013_i_unnamed_k0_zts6mmstv265(BITSELECT,3012)@55
    assign dSubChunkLow10_uid3013_i_unnamed_k0_zts6mmstv265_in = redist539_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_53_q[53:0];
    assign dSubChunkLow10_uid3013_i_unnamed_k0_zts6mmstv265_b = dSubChunkLow10_uid3013_i_unnamed_k0_zts6mmstv265_in[53:0];

    // lshl11_uid3005_i_unnamed_k0_zts6mmstv265(BITSELECT,3004)@54
    assign lshl11_uid3005_i_unnamed_k0_zts6mmstv265_in = lshl1_uid2997_i_unnamed_k0_zts6mmstv265_q[63:0];
    assign lshl11_uid3005_i_unnamed_k0_zts6mmstv265_b = lshl11_uid3005_i_unnamed_k0_zts6mmstv265_in[63:0];

    // cstZ11_uid1091_i_unnamed_k0_zts6mmstv223(CONSTANT,1090)
    assign cstZ11_uid1091_i_unnamed_k0_zts6mmstv223_q = $unsigned(11'b00000000000);

    // r0SubRangeLeft11_uid3006_i_unnamed_k0_zts6mmstv265(BITSELECT,3005)@54
    assign r0SubRangeLeft11_uid3006_i_unnamed_k0_zts6mmstv265_in = r0Sub11_uid3000_i_unnamed_k0_zts6mmstv265_q[52:0];
    assign r0SubRangeLeft11_uid3006_i_unnamed_k0_zts6mmstv265_b = r0SubRangeLeft11_uid3006_i_unnamed_k0_zts6mmstv265_in[52:0];

    // rIteriMuxFirst11_uid3008_i_unnamed_k0_zts6mmstv265(BITJOIN,3007)@54
    assign rIteriMuxFirst11_uid3008_i_unnamed_k0_zts6mmstv265_q = {cstZ11_uid1091_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft11_uid3006_i_unnamed_k0_zts6mmstv265_b};

    // r11_uid3009_i_unnamed_k0_zts6mmstv265(MUX,3008)@54 + 1
    assign r11_uid3009_i_unnamed_k0_zts6mmstv265_s = opSign11_uid3004_i_unnamed_k0_zts6mmstv265_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r11_uid3009_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
        end
        else
        begin
            unique case (r11_uid3009_i_unnamed_k0_zts6mmstv265_s)
                1'b0 : r11_uid3009_i_unnamed_k0_zts6mmstv265_q <= rIteriMuxFirst11_uid3008_i_unnamed_k0_zts6mmstv265_q;
                1'b1 : r11_uid3009_i_unnamed_k0_zts6mmstv265_q <= lshl11_uid3005_i_unnamed_k0_zts6mmstv265_b;
                default : r11_uid3009_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
            endcase
        end
    end

    // redist52_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_3_53(DELAY,4073)
    dspba_delay_ver #( .width(1), .depth(53), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist52_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_3_53 ( .xin(x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_3), .xout(redist52_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_3_53_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid3012_i_unnamed_k0_zts6mmstv265(BITJOIN,3011)@55
    assign lshl1_uid3012_i_unnamed_k0_zts6mmstv265_q = {r11_uid3009_i_unnamed_k0_zts6mmstv265_q, redist52_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_3_53_q};

    // nSubChunkLow10_uid3014_i_unnamed_k0_zts6mmstv265(BITSELECT,3013)@55
    assign nSubChunkLow10_uid3014_i_unnamed_k0_zts6mmstv265_in = lshl1_uid3012_i_unnamed_k0_zts6mmstv265_q[53:0];
    assign nSubChunkLow10_uid3014_i_unnamed_k0_zts6mmstv265_b = nSubChunkLow10_uid3014_i_unnamed_k0_zts6mmstv265_in[53:0];

    // r0Sub10_uid3015_i_unnamed_k0_zts6mmstv265(SUB,3014)@55
    assign r0Sub10_uid3015_i_unnamed_k0_zts6mmstv265_a = {1'b0, nSubChunkLow10_uid3014_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub10_uid3015_i_unnamed_k0_zts6mmstv265_b = {1'b0, dSubChunkLow10_uid3013_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub10_uid3015_i_unnamed_k0_zts6mmstv265_o = $unsigned(r0Sub10_uid3015_i_unnamed_k0_zts6mmstv265_a) - $unsigned(r0Sub10_uid3015_i_unnamed_k0_zts6mmstv265_b);
    assign r0Sub10_uid3015_i_unnamed_k0_zts6mmstv265_q = r0Sub10_uid3015_i_unnamed_k0_zts6mmstv265_o[54:0];

    // cond10_uid3018_i_unnamed_k0_zts6mmstv265(BITSELECT,3017)@55
    assign cond10_uid3018_i_unnamed_k0_zts6mmstv265_in = $unsigned({{10{r0Sub10_uid3015_i_unnamed_k0_zts6mmstv265_q[54]}}, r0Sub10_uid3015_i_unnamed_k0_zts6mmstv265_q});
    assign cond10_uid3018_i_unnamed_k0_zts6mmstv265_b = $unsigned(cond10_uid3018_i_unnamed_k0_zts6mmstv265_in[64:64]);

    // opSign10_uid3019_i_unnamed_k0_zts6mmstv265(LOGICAL,3018)@55
    assign opSign10_uid3019_i_unnamed_k0_zts6mmstv265_q = cond10_uid3018_i_unnamed_k0_zts6mmstv265_b | topBitsDOR_uid3017_i_unnamed_k0_zts6mmstv265_q;

    // q10_uid3025_i_unnamed_k0_zts6mmstv265(LOGICAL,3024)@55 + 1
    assign q10_uid3025_i_unnamed_k0_zts6mmstv265_qi = ~ (opSign10_uid3019_i_unnamed_k0_zts6mmstv265_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q10_uid3025_i_unnamed_k0_zts6mmstv265_delay ( .xin(q10_uid3025_i_unnamed_k0_zts6mmstv265_qi), .xout(q10_uid3025_i_unnamed_k0_zts6mmstv265_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist200_q10_uid3025_i_unnamed_k0_zts6mmstv265_q_10(DELAY,4221)
    dspba_delay_ver #( .width(1), .depth(9), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist200_q10_uid3025_i_unnamed_k0_zts6mmstv265_q_10 ( .xin(q10_uid3025_i_unnamed_k0_zts6mmstv265_q), .xout(redist200_q10_uid3025_i_unnamed_k0_zts6mmstv265_q_10_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist540_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_54(DELAY,4561)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist540_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_54_q <= '0;
        end
        else
        begin
            redist540_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_54_q <= $unsigned(redist539_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_53_q);
        end
    end

    // topBitsDOR9_uid3031_i_unnamed_k0_zts6mmstv265(BITSELECT,3030)@56
    assign topBitsDOR9_uid3031_i_unnamed_k0_zts6mmstv265_b = redist540_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_54_q[63:55];

    // topBitsDOR_uid3032_i_unnamed_k0_zts6mmstv265(LOGICAL,3031)@56
    assign topBitsDOR_uid3032_i_unnamed_k0_zts6mmstv265_q = $unsigned(topBitsDOR9_uid3031_i_unnamed_k0_zts6mmstv265_b != 9'b000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow9_uid3028_i_unnamed_k0_zts6mmstv265(BITSELECT,3027)@56
    assign dSubChunkLow9_uid3028_i_unnamed_k0_zts6mmstv265_in = redist540_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_54_q[54:0];
    assign dSubChunkLow9_uid3028_i_unnamed_k0_zts6mmstv265_b = dSubChunkLow9_uid3028_i_unnamed_k0_zts6mmstv265_in[54:0];

    // lshl10_uid3020_i_unnamed_k0_zts6mmstv265(BITSELECT,3019)@55
    assign lshl10_uid3020_i_unnamed_k0_zts6mmstv265_in = lshl1_uid3012_i_unnamed_k0_zts6mmstv265_q[63:0];
    assign lshl10_uid3020_i_unnamed_k0_zts6mmstv265_b = lshl10_uid3020_i_unnamed_k0_zts6mmstv265_in[63:0];

    // i_llvm_fpga_sync_buffer_p1024f32_arg13_sync_buffer27_k0_zts6mmstv255_vt_const_9(CONSTANT,102)
    assign i_llvm_fpga_sync_buffer_p1024f32_arg13_sync_buffer27_k0_zts6mmstv255_vt_const_9_q = $unsigned(10'b0000000000);

    // r0SubRangeLeft10_uid3021_i_unnamed_k0_zts6mmstv265(BITSELECT,3020)@55
    assign r0SubRangeLeft10_uid3021_i_unnamed_k0_zts6mmstv265_in = r0Sub10_uid3015_i_unnamed_k0_zts6mmstv265_q[53:0];
    assign r0SubRangeLeft10_uid3021_i_unnamed_k0_zts6mmstv265_b = r0SubRangeLeft10_uid3021_i_unnamed_k0_zts6mmstv265_in[53:0];

    // rIteriMuxFirst10_uid3023_i_unnamed_k0_zts6mmstv265(BITJOIN,3022)@55
    assign rIteriMuxFirst10_uid3023_i_unnamed_k0_zts6mmstv265_q = {i_llvm_fpga_sync_buffer_p1024f32_arg13_sync_buffer27_k0_zts6mmstv255_vt_const_9_q, r0SubRangeLeft10_uid3021_i_unnamed_k0_zts6mmstv265_b};

    // r10_uid3024_i_unnamed_k0_zts6mmstv265(MUX,3023)@55 + 1
    assign r10_uid3024_i_unnamed_k0_zts6mmstv265_s = opSign10_uid3019_i_unnamed_k0_zts6mmstv265_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r10_uid3024_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
        end
        else
        begin
            unique case (r10_uid3024_i_unnamed_k0_zts6mmstv265_s)
                1'b0 : r10_uid3024_i_unnamed_k0_zts6mmstv265_q <= rIteriMuxFirst10_uid3023_i_unnamed_k0_zts6mmstv265_q;
                1'b1 : r10_uid3024_i_unnamed_k0_zts6mmstv265_q <= lshl10_uid3020_i_unnamed_k0_zts6mmstv265_b;
                default : r10_uid3024_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
            endcase
        end
    end

    // redist53_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_4_54(DELAY,4074)
    dspba_delay_ver #( .width(1), .depth(54), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist53_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_4_54 ( .xin(x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_4), .xout(redist53_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_4_54_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid3027_i_unnamed_k0_zts6mmstv265(BITJOIN,3026)@56
    assign lshl1_uid3027_i_unnamed_k0_zts6mmstv265_q = {r10_uid3024_i_unnamed_k0_zts6mmstv265_q, redist53_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_4_54_q};

    // nSubChunkLow9_uid3029_i_unnamed_k0_zts6mmstv265(BITSELECT,3028)@56
    assign nSubChunkLow9_uid3029_i_unnamed_k0_zts6mmstv265_in = lshl1_uid3027_i_unnamed_k0_zts6mmstv265_q[54:0];
    assign nSubChunkLow9_uid3029_i_unnamed_k0_zts6mmstv265_b = nSubChunkLow9_uid3029_i_unnamed_k0_zts6mmstv265_in[54:0];

    // r0Sub9_uid3030_i_unnamed_k0_zts6mmstv265(SUB,3029)@56
    assign r0Sub9_uid3030_i_unnamed_k0_zts6mmstv265_a = {1'b0, nSubChunkLow9_uid3029_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub9_uid3030_i_unnamed_k0_zts6mmstv265_b = {1'b0, dSubChunkLow9_uid3028_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub9_uid3030_i_unnamed_k0_zts6mmstv265_o = $unsigned(r0Sub9_uid3030_i_unnamed_k0_zts6mmstv265_a) - $unsigned(r0Sub9_uid3030_i_unnamed_k0_zts6mmstv265_b);
    assign r0Sub9_uid3030_i_unnamed_k0_zts6mmstv265_q = r0Sub9_uid3030_i_unnamed_k0_zts6mmstv265_o[55:0];

    // cond9_uid3033_i_unnamed_k0_zts6mmstv265(BITSELECT,3032)@56
    assign cond9_uid3033_i_unnamed_k0_zts6mmstv265_in = $unsigned({{9{r0Sub9_uid3030_i_unnamed_k0_zts6mmstv265_q[55]}}, r0Sub9_uid3030_i_unnamed_k0_zts6mmstv265_q});
    assign cond9_uid3033_i_unnamed_k0_zts6mmstv265_b = $unsigned(cond9_uid3033_i_unnamed_k0_zts6mmstv265_in[64:64]);

    // opSign9_uid3034_i_unnamed_k0_zts6mmstv265(LOGICAL,3033)@56
    assign opSign9_uid3034_i_unnamed_k0_zts6mmstv265_q = cond9_uid3033_i_unnamed_k0_zts6mmstv265_b | topBitsDOR_uid3032_i_unnamed_k0_zts6mmstv265_q;

    // q9_uid3040_i_unnamed_k0_zts6mmstv265(LOGICAL,3039)@56 + 1
    assign q9_uid3040_i_unnamed_k0_zts6mmstv265_qi = ~ (opSign9_uid3034_i_unnamed_k0_zts6mmstv265_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q9_uid3040_i_unnamed_k0_zts6mmstv265_delay ( .xin(q9_uid3040_i_unnamed_k0_zts6mmstv265_qi), .xout(q9_uid3040_i_unnamed_k0_zts6mmstv265_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist199_q9_uid3040_i_unnamed_k0_zts6mmstv265_q_9(DELAY,4220)
    dspba_delay_ver #( .width(1), .depth(8), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist199_q9_uid3040_i_unnamed_k0_zts6mmstv265_q_9 ( .xin(q9_uid3040_i_unnamed_k0_zts6mmstv265_q), .xout(redist199_q9_uid3040_i_unnamed_k0_zts6mmstv265_q_9_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist541_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_55(DELAY,4562)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist541_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_55_q <= '0;
        end
        else
        begin
            redist541_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_55_q <= $unsigned(redist540_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_54_q);
        end
    end

    // topBitsDOR8_uid3046_i_unnamed_k0_zts6mmstv265(BITSELECT,3045)@57
    assign topBitsDOR8_uid3046_i_unnamed_k0_zts6mmstv265_b = redist541_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_55_q[63:56];

    // topBitsDOR_uid3047_i_unnamed_k0_zts6mmstv265(LOGICAL,3046)@57
    assign topBitsDOR_uid3047_i_unnamed_k0_zts6mmstv265_q = $unsigned(topBitsDOR8_uid3046_i_unnamed_k0_zts6mmstv265_b != 8'b00000000 ? 1'b1 : 1'b0);

    // dSubChunkLow8_uid3043_i_unnamed_k0_zts6mmstv265(BITSELECT,3042)@57
    assign dSubChunkLow8_uid3043_i_unnamed_k0_zts6mmstv265_in = redist541_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_55_q[55:0];
    assign dSubChunkLow8_uid3043_i_unnamed_k0_zts6mmstv265_b = dSubChunkLow8_uid3043_i_unnamed_k0_zts6mmstv265_in[55:0];

    // lshl9_uid3035_i_unnamed_k0_zts6mmstv265(BITSELECT,3034)@56
    assign lshl9_uid3035_i_unnamed_k0_zts6mmstv265_in = lshl1_uid3027_i_unnamed_k0_zts6mmstv265_q[63:0];
    assign lshl9_uid3035_i_unnamed_k0_zts6mmstv265_b = lshl9_uid3035_i_unnamed_k0_zts6mmstv265_in[63:0];

    // cstZ9_uid1121_i_unnamed_k0_zts6mmstv223(CONSTANT,1120)
    assign cstZ9_uid1121_i_unnamed_k0_zts6mmstv223_q = $unsigned(9'b000000000);

    // r0SubRangeLeft9_uid3036_i_unnamed_k0_zts6mmstv265(BITSELECT,3035)@56
    assign r0SubRangeLeft9_uid3036_i_unnamed_k0_zts6mmstv265_in = r0Sub9_uid3030_i_unnamed_k0_zts6mmstv265_q[54:0];
    assign r0SubRangeLeft9_uid3036_i_unnamed_k0_zts6mmstv265_b = r0SubRangeLeft9_uid3036_i_unnamed_k0_zts6mmstv265_in[54:0];

    // rIteriMuxFirst9_uid3038_i_unnamed_k0_zts6mmstv265(BITJOIN,3037)@56
    assign rIteriMuxFirst9_uid3038_i_unnamed_k0_zts6mmstv265_q = {cstZ9_uid1121_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft9_uid3036_i_unnamed_k0_zts6mmstv265_b};

    // r9_uid3039_i_unnamed_k0_zts6mmstv265(MUX,3038)@56 + 1
    assign r9_uid3039_i_unnamed_k0_zts6mmstv265_s = opSign9_uid3034_i_unnamed_k0_zts6mmstv265_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r9_uid3039_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
        end
        else
        begin
            unique case (r9_uid3039_i_unnamed_k0_zts6mmstv265_s)
                1'b0 : r9_uid3039_i_unnamed_k0_zts6mmstv265_q <= rIteriMuxFirst9_uid3038_i_unnamed_k0_zts6mmstv265_q;
                1'b1 : r9_uid3039_i_unnamed_k0_zts6mmstv265_q <= lshl9_uid3035_i_unnamed_k0_zts6mmstv265_b;
                default : r9_uid3039_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
            endcase
        end
    end

    // redist54_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_5_55(DELAY,4075)
    dspba_delay_ver #( .width(1), .depth(55), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist54_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_5_55 ( .xin(x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_5), .xout(redist54_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_5_55_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid3042_i_unnamed_k0_zts6mmstv265(BITJOIN,3041)@57
    assign lshl1_uid3042_i_unnamed_k0_zts6mmstv265_q = {r9_uid3039_i_unnamed_k0_zts6mmstv265_q, redist54_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_5_55_q};

    // nSubChunkLow8_uid3044_i_unnamed_k0_zts6mmstv265(BITSELECT,3043)@57
    assign nSubChunkLow8_uid3044_i_unnamed_k0_zts6mmstv265_in = lshl1_uid3042_i_unnamed_k0_zts6mmstv265_q[55:0];
    assign nSubChunkLow8_uid3044_i_unnamed_k0_zts6mmstv265_b = nSubChunkLow8_uid3044_i_unnamed_k0_zts6mmstv265_in[55:0];

    // r0Sub8_uid3045_i_unnamed_k0_zts6mmstv265(SUB,3044)@57
    assign r0Sub8_uid3045_i_unnamed_k0_zts6mmstv265_a = {1'b0, nSubChunkLow8_uid3044_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub8_uid3045_i_unnamed_k0_zts6mmstv265_b = {1'b0, dSubChunkLow8_uid3043_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub8_uid3045_i_unnamed_k0_zts6mmstv265_o = $unsigned(r0Sub8_uid3045_i_unnamed_k0_zts6mmstv265_a) - $unsigned(r0Sub8_uid3045_i_unnamed_k0_zts6mmstv265_b);
    assign r0Sub8_uid3045_i_unnamed_k0_zts6mmstv265_q = r0Sub8_uid3045_i_unnamed_k0_zts6mmstv265_o[56:0];

    // cond8_uid3048_i_unnamed_k0_zts6mmstv265(BITSELECT,3047)@57
    assign cond8_uid3048_i_unnamed_k0_zts6mmstv265_in = $unsigned({{8{r0Sub8_uid3045_i_unnamed_k0_zts6mmstv265_q[56]}}, r0Sub8_uid3045_i_unnamed_k0_zts6mmstv265_q});
    assign cond8_uid3048_i_unnamed_k0_zts6mmstv265_b = $unsigned(cond8_uid3048_i_unnamed_k0_zts6mmstv265_in[64:64]);

    // opSign8_uid3049_i_unnamed_k0_zts6mmstv265(LOGICAL,3048)@57
    assign opSign8_uid3049_i_unnamed_k0_zts6mmstv265_q = cond8_uid3048_i_unnamed_k0_zts6mmstv265_b | topBitsDOR_uid3047_i_unnamed_k0_zts6mmstv265_q;

    // q8_uid3055_i_unnamed_k0_zts6mmstv265(LOGICAL,3054)@57 + 1
    assign q8_uid3055_i_unnamed_k0_zts6mmstv265_qi = ~ (opSign8_uid3049_i_unnamed_k0_zts6mmstv265_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q8_uid3055_i_unnamed_k0_zts6mmstv265_delay ( .xin(q8_uid3055_i_unnamed_k0_zts6mmstv265_qi), .xout(q8_uid3055_i_unnamed_k0_zts6mmstv265_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist198_q8_uid3055_i_unnamed_k0_zts6mmstv265_q_8(DELAY,4219)
    dspba_delay_ver #( .width(1), .depth(7), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist198_q8_uid3055_i_unnamed_k0_zts6mmstv265_q_8 ( .xin(q8_uid3055_i_unnamed_k0_zts6mmstv265_q), .xout(redist198_q8_uid3055_i_unnamed_k0_zts6mmstv265_q_8_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist542_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_56(DELAY,4563)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist542_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_56_q <= '0;
        end
        else
        begin
            redist542_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_56_q <= $unsigned(redist541_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_55_q);
        end
    end

    // topBitsDOR7_uid3061_i_unnamed_k0_zts6mmstv265(BITSELECT,3060)@58
    assign topBitsDOR7_uid3061_i_unnamed_k0_zts6mmstv265_b = redist542_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_56_q[63:57];

    // topBitsDOR_uid3062_i_unnamed_k0_zts6mmstv265(LOGICAL,3061)@58
    assign topBitsDOR_uid3062_i_unnamed_k0_zts6mmstv265_q = $unsigned(topBitsDOR7_uid3061_i_unnamed_k0_zts6mmstv265_b != 7'b0000000 ? 1'b1 : 1'b0);

    // dSubChunkLow7_uid3058_i_unnamed_k0_zts6mmstv265(BITSELECT,3057)@58
    assign dSubChunkLow7_uid3058_i_unnamed_k0_zts6mmstv265_in = redist542_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_56_q[56:0];
    assign dSubChunkLow7_uid3058_i_unnamed_k0_zts6mmstv265_b = dSubChunkLow7_uid3058_i_unnamed_k0_zts6mmstv265_in[56:0];

    // lshl8_uid3050_i_unnamed_k0_zts6mmstv265(BITSELECT,3049)@57
    assign lshl8_uid3050_i_unnamed_k0_zts6mmstv265_in = lshl1_uid3042_i_unnamed_k0_zts6mmstv265_q[63:0];
    assign lshl8_uid3050_i_unnamed_k0_zts6mmstv265_b = lshl8_uid3050_i_unnamed_k0_zts6mmstv265_in[63:0];

    // cstZ8_uid1136_i_unnamed_k0_zts6mmstv223(CONSTANT,1135)
    assign cstZ8_uid1136_i_unnamed_k0_zts6mmstv223_q = $unsigned(8'b00000000);

    // r0SubRangeLeft8_uid3051_i_unnamed_k0_zts6mmstv265(BITSELECT,3050)@57
    assign r0SubRangeLeft8_uid3051_i_unnamed_k0_zts6mmstv265_in = r0Sub8_uid3045_i_unnamed_k0_zts6mmstv265_q[55:0];
    assign r0SubRangeLeft8_uid3051_i_unnamed_k0_zts6mmstv265_b = r0SubRangeLeft8_uid3051_i_unnamed_k0_zts6mmstv265_in[55:0];

    // rIteriMuxFirst8_uid3053_i_unnamed_k0_zts6mmstv265(BITJOIN,3052)@57
    assign rIteriMuxFirst8_uid3053_i_unnamed_k0_zts6mmstv265_q = {cstZ8_uid1136_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft8_uid3051_i_unnamed_k0_zts6mmstv265_b};

    // r8_uid3054_i_unnamed_k0_zts6mmstv265(MUX,3053)@57 + 1
    assign r8_uid3054_i_unnamed_k0_zts6mmstv265_s = opSign8_uid3049_i_unnamed_k0_zts6mmstv265_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r8_uid3054_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
        end
        else
        begin
            unique case (r8_uid3054_i_unnamed_k0_zts6mmstv265_s)
                1'b0 : r8_uid3054_i_unnamed_k0_zts6mmstv265_q <= rIteriMuxFirst8_uid3053_i_unnamed_k0_zts6mmstv265_q;
                1'b1 : r8_uid3054_i_unnamed_k0_zts6mmstv265_q <= lshl8_uid3050_i_unnamed_k0_zts6mmstv265_b;
                default : r8_uid3054_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
            endcase
        end
    end

    // redist55_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_6_56(DELAY,4076)
    dspba_delay_ver #( .width(1), .depth(56), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist55_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_6_56 ( .xin(x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_6), .xout(redist55_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_6_56_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid3057_i_unnamed_k0_zts6mmstv265(BITJOIN,3056)@58
    assign lshl1_uid3057_i_unnamed_k0_zts6mmstv265_q = {r8_uid3054_i_unnamed_k0_zts6mmstv265_q, redist55_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_6_56_q};

    // nSubChunkLow7_uid3059_i_unnamed_k0_zts6mmstv265(BITSELECT,3058)@58
    assign nSubChunkLow7_uid3059_i_unnamed_k0_zts6mmstv265_in = lshl1_uid3057_i_unnamed_k0_zts6mmstv265_q[56:0];
    assign nSubChunkLow7_uid3059_i_unnamed_k0_zts6mmstv265_b = nSubChunkLow7_uid3059_i_unnamed_k0_zts6mmstv265_in[56:0];

    // r0Sub7_uid3060_i_unnamed_k0_zts6mmstv265(SUB,3059)@58
    assign r0Sub7_uid3060_i_unnamed_k0_zts6mmstv265_a = {1'b0, nSubChunkLow7_uid3059_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub7_uid3060_i_unnamed_k0_zts6mmstv265_b = {1'b0, dSubChunkLow7_uid3058_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub7_uid3060_i_unnamed_k0_zts6mmstv265_o = $unsigned(r0Sub7_uid3060_i_unnamed_k0_zts6mmstv265_a) - $unsigned(r0Sub7_uid3060_i_unnamed_k0_zts6mmstv265_b);
    assign r0Sub7_uid3060_i_unnamed_k0_zts6mmstv265_q = r0Sub7_uid3060_i_unnamed_k0_zts6mmstv265_o[57:0];

    // cond7_uid3063_i_unnamed_k0_zts6mmstv265(BITSELECT,3062)@58
    assign cond7_uid3063_i_unnamed_k0_zts6mmstv265_in = $unsigned({{7{r0Sub7_uid3060_i_unnamed_k0_zts6mmstv265_q[57]}}, r0Sub7_uid3060_i_unnamed_k0_zts6mmstv265_q});
    assign cond7_uid3063_i_unnamed_k0_zts6mmstv265_b = $unsigned(cond7_uid3063_i_unnamed_k0_zts6mmstv265_in[64:64]);

    // opSign7_uid3064_i_unnamed_k0_zts6mmstv265(LOGICAL,3063)@58
    assign opSign7_uid3064_i_unnamed_k0_zts6mmstv265_q = cond7_uid3063_i_unnamed_k0_zts6mmstv265_b | topBitsDOR_uid3062_i_unnamed_k0_zts6mmstv265_q;

    // q7_uid3070_i_unnamed_k0_zts6mmstv265(LOGICAL,3069)@58 + 1
    assign q7_uid3070_i_unnamed_k0_zts6mmstv265_qi = ~ (opSign7_uid3064_i_unnamed_k0_zts6mmstv265_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q7_uid3070_i_unnamed_k0_zts6mmstv265_delay ( .xin(q7_uid3070_i_unnamed_k0_zts6mmstv265_qi), .xout(q7_uid3070_i_unnamed_k0_zts6mmstv265_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist197_q7_uid3070_i_unnamed_k0_zts6mmstv265_q_7(DELAY,4218)
    dspba_delay_ver #( .width(1), .depth(6), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist197_q7_uid3070_i_unnamed_k0_zts6mmstv265_q_7 ( .xin(q7_uid3070_i_unnamed_k0_zts6mmstv265_q), .xout(redist197_q7_uid3070_i_unnamed_k0_zts6mmstv265_q_7_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist543_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_57(DELAY,4564)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist543_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_57_q <= '0;
        end
        else
        begin
            redist543_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_57_q <= $unsigned(redist542_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_56_q);
        end
    end

    // topBitsDOR6_uid3076_i_unnamed_k0_zts6mmstv265(BITSELECT,3075)@59
    assign topBitsDOR6_uid3076_i_unnamed_k0_zts6mmstv265_b = redist543_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_57_q[63:58];

    // topBitsDOR_uid3077_i_unnamed_k0_zts6mmstv265(LOGICAL,3076)@59
    assign topBitsDOR_uid3077_i_unnamed_k0_zts6mmstv265_q = $unsigned(topBitsDOR6_uid3076_i_unnamed_k0_zts6mmstv265_b != 6'b000000 ? 1'b1 : 1'b0);

    // dSubChunkLow6_uid3073_i_unnamed_k0_zts6mmstv265(BITSELECT,3072)@59
    assign dSubChunkLow6_uid3073_i_unnamed_k0_zts6mmstv265_in = redist543_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_57_q[57:0];
    assign dSubChunkLow6_uid3073_i_unnamed_k0_zts6mmstv265_b = dSubChunkLow6_uid3073_i_unnamed_k0_zts6mmstv265_in[57:0];

    // lshl7_uid3065_i_unnamed_k0_zts6mmstv265(BITSELECT,3064)@58
    assign lshl7_uid3065_i_unnamed_k0_zts6mmstv265_in = lshl1_uid3057_i_unnamed_k0_zts6mmstv265_q[63:0];
    assign lshl7_uid3065_i_unnamed_k0_zts6mmstv265_b = lshl7_uid3065_i_unnamed_k0_zts6mmstv265_in[63:0];

    // cstZ7_uid1151_i_unnamed_k0_zts6mmstv223(CONSTANT,1150)
    assign cstZ7_uid1151_i_unnamed_k0_zts6mmstv223_q = $unsigned(7'b0000000);

    // r0SubRangeLeft7_uid3066_i_unnamed_k0_zts6mmstv265(BITSELECT,3065)@58
    assign r0SubRangeLeft7_uid3066_i_unnamed_k0_zts6mmstv265_in = r0Sub7_uid3060_i_unnamed_k0_zts6mmstv265_q[56:0];
    assign r0SubRangeLeft7_uid3066_i_unnamed_k0_zts6mmstv265_b = r0SubRangeLeft7_uid3066_i_unnamed_k0_zts6mmstv265_in[56:0];

    // rIteriMuxFirst7_uid3068_i_unnamed_k0_zts6mmstv265(BITJOIN,3067)@58
    assign rIteriMuxFirst7_uid3068_i_unnamed_k0_zts6mmstv265_q = {cstZ7_uid1151_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft7_uid3066_i_unnamed_k0_zts6mmstv265_b};

    // r7_uid3069_i_unnamed_k0_zts6mmstv265(MUX,3068)@58 + 1
    assign r7_uid3069_i_unnamed_k0_zts6mmstv265_s = opSign7_uid3064_i_unnamed_k0_zts6mmstv265_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r7_uid3069_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
        end
        else
        begin
            unique case (r7_uid3069_i_unnamed_k0_zts6mmstv265_s)
                1'b0 : r7_uid3069_i_unnamed_k0_zts6mmstv265_q <= rIteriMuxFirst7_uid3068_i_unnamed_k0_zts6mmstv265_q;
                1'b1 : r7_uid3069_i_unnamed_k0_zts6mmstv265_q <= lshl7_uid3065_i_unnamed_k0_zts6mmstv265_b;
                default : r7_uid3069_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
            endcase
        end
    end

    // redist56_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_7_57(DELAY,4077)
    dspba_delay_ver #( .width(1), .depth(57), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist56_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_7_57 ( .xin(x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_7), .xout(redist56_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_7_57_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid3072_i_unnamed_k0_zts6mmstv265(BITJOIN,3071)@59
    assign lshl1_uid3072_i_unnamed_k0_zts6mmstv265_q = {r7_uid3069_i_unnamed_k0_zts6mmstv265_q, redist56_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_7_57_q};

    // nSubChunkLow6_uid3074_i_unnamed_k0_zts6mmstv265(BITSELECT,3073)@59
    assign nSubChunkLow6_uid3074_i_unnamed_k0_zts6mmstv265_in = lshl1_uid3072_i_unnamed_k0_zts6mmstv265_q[57:0];
    assign nSubChunkLow6_uid3074_i_unnamed_k0_zts6mmstv265_b = nSubChunkLow6_uid3074_i_unnamed_k0_zts6mmstv265_in[57:0];

    // r0Sub6_uid3075_i_unnamed_k0_zts6mmstv265(SUB,3074)@59
    assign r0Sub6_uid3075_i_unnamed_k0_zts6mmstv265_a = {1'b0, nSubChunkLow6_uid3074_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub6_uid3075_i_unnamed_k0_zts6mmstv265_b = {1'b0, dSubChunkLow6_uid3073_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub6_uid3075_i_unnamed_k0_zts6mmstv265_o = $unsigned(r0Sub6_uid3075_i_unnamed_k0_zts6mmstv265_a) - $unsigned(r0Sub6_uid3075_i_unnamed_k0_zts6mmstv265_b);
    assign r0Sub6_uid3075_i_unnamed_k0_zts6mmstv265_q = r0Sub6_uid3075_i_unnamed_k0_zts6mmstv265_o[58:0];

    // cond6_uid3078_i_unnamed_k0_zts6mmstv265(BITSELECT,3077)@59
    assign cond6_uid3078_i_unnamed_k0_zts6mmstv265_in = $unsigned({{6{r0Sub6_uid3075_i_unnamed_k0_zts6mmstv265_q[58]}}, r0Sub6_uid3075_i_unnamed_k0_zts6mmstv265_q});
    assign cond6_uid3078_i_unnamed_k0_zts6mmstv265_b = $unsigned(cond6_uid3078_i_unnamed_k0_zts6mmstv265_in[64:64]);

    // opSign6_uid3079_i_unnamed_k0_zts6mmstv265(LOGICAL,3078)@59
    assign opSign6_uid3079_i_unnamed_k0_zts6mmstv265_q = cond6_uid3078_i_unnamed_k0_zts6mmstv265_b | topBitsDOR_uid3077_i_unnamed_k0_zts6mmstv265_q;

    // q6_uid3085_i_unnamed_k0_zts6mmstv265(LOGICAL,3084)@59 + 1
    assign q6_uid3085_i_unnamed_k0_zts6mmstv265_qi = ~ (opSign6_uid3079_i_unnamed_k0_zts6mmstv265_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q6_uid3085_i_unnamed_k0_zts6mmstv265_delay ( .xin(q6_uid3085_i_unnamed_k0_zts6mmstv265_qi), .xout(q6_uid3085_i_unnamed_k0_zts6mmstv265_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist196_q6_uid3085_i_unnamed_k0_zts6mmstv265_q_6(DELAY,4217)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist196_q6_uid3085_i_unnamed_k0_zts6mmstv265_q_6_delay_0 <= '0;
            redist196_q6_uid3085_i_unnamed_k0_zts6mmstv265_q_6_delay_1 <= '0;
            redist196_q6_uid3085_i_unnamed_k0_zts6mmstv265_q_6_delay_2 <= '0;
            redist196_q6_uid3085_i_unnamed_k0_zts6mmstv265_q_6_delay_3 <= '0;
            redist196_q6_uid3085_i_unnamed_k0_zts6mmstv265_q_6_q <= '0;
        end
        else
        begin
            redist196_q6_uid3085_i_unnamed_k0_zts6mmstv265_q_6_delay_0 <= $unsigned(q6_uid3085_i_unnamed_k0_zts6mmstv265_q);
            redist196_q6_uid3085_i_unnamed_k0_zts6mmstv265_q_6_delay_1 <= redist196_q6_uid3085_i_unnamed_k0_zts6mmstv265_q_6_delay_0;
            redist196_q6_uid3085_i_unnamed_k0_zts6mmstv265_q_6_delay_2 <= redist196_q6_uid3085_i_unnamed_k0_zts6mmstv265_q_6_delay_1;
            redist196_q6_uid3085_i_unnamed_k0_zts6mmstv265_q_6_delay_3 <= redist196_q6_uid3085_i_unnamed_k0_zts6mmstv265_q_6_delay_2;
            redist196_q6_uid3085_i_unnamed_k0_zts6mmstv265_q_6_q <= redist196_q6_uid3085_i_unnamed_k0_zts6mmstv265_q_6_delay_3;
        end
    end

    // redist544_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_58(DELAY,4565)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist544_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_58_q <= '0;
        end
        else
        begin
            redist544_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_58_q <= $unsigned(redist543_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_57_q);
        end
    end

    // topBitsDOR5_uid3091_i_unnamed_k0_zts6mmstv265(BITSELECT,3090)@60
    assign topBitsDOR5_uid3091_i_unnamed_k0_zts6mmstv265_b = redist544_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_58_q[63:59];

    // topBitsDOR_uid3092_i_unnamed_k0_zts6mmstv265(LOGICAL,3091)@60
    assign topBitsDOR_uid3092_i_unnamed_k0_zts6mmstv265_q = $unsigned(topBitsDOR5_uid3091_i_unnamed_k0_zts6mmstv265_b != 5'b00000 ? 1'b1 : 1'b0);

    // dSubChunkLow5_uid3088_i_unnamed_k0_zts6mmstv265(BITSELECT,3087)@60
    assign dSubChunkLow5_uid3088_i_unnamed_k0_zts6mmstv265_in = redist544_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_58_q[58:0];
    assign dSubChunkLow5_uid3088_i_unnamed_k0_zts6mmstv265_b = dSubChunkLow5_uid3088_i_unnamed_k0_zts6mmstv265_in[58:0];

    // lshl6_uid3080_i_unnamed_k0_zts6mmstv265(BITSELECT,3079)@59
    assign lshl6_uid3080_i_unnamed_k0_zts6mmstv265_in = lshl1_uid3072_i_unnamed_k0_zts6mmstv265_q[63:0];
    assign lshl6_uid3080_i_unnamed_k0_zts6mmstv265_b = lshl6_uid3080_i_unnamed_k0_zts6mmstv265_in[63:0];

    // cstZ6_uid1166_i_unnamed_k0_zts6mmstv223(CONSTANT,1165)
    assign cstZ6_uid1166_i_unnamed_k0_zts6mmstv223_q = $unsigned(6'b000000);

    // r0SubRangeLeft6_uid3081_i_unnamed_k0_zts6mmstv265(BITSELECT,3080)@59
    assign r0SubRangeLeft6_uid3081_i_unnamed_k0_zts6mmstv265_in = r0Sub6_uid3075_i_unnamed_k0_zts6mmstv265_q[57:0];
    assign r0SubRangeLeft6_uid3081_i_unnamed_k0_zts6mmstv265_b = r0SubRangeLeft6_uid3081_i_unnamed_k0_zts6mmstv265_in[57:0];

    // rIteriMuxFirst6_uid3083_i_unnamed_k0_zts6mmstv265(BITJOIN,3082)@59
    assign rIteriMuxFirst6_uid3083_i_unnamed_k0_zts6mmstv265_q = {cstZ6_uid1166_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft6_uid3081_i_unnamed_k0_zts6mmstv265_b};

    // r6_uid3084_i_unnamed_k0_zts6mmstv265(MUX,3083)@59 + 1
    assign r6_uid3084_i_unnamed_k0_zts6mmstv265_s = opSign6_uid3079_i_unnamed_k0_zts6mmstv265_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r6_uid3084_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
        end
        else
        begin
            unique case (r6_uid3084_i_unnamed_k0_zts6mmstv265_s)
                1'b0 : r6_uid3084_i_unnamed_k0_zts6mmstv265_q <= rIteriMuxFirst6_uid3083_i_unnamed_k0_zts6mmstv265_q;
                1'b1 : r6_uid3084_i_unnamed_k0_zts6mmstv265_q <= lshl6_uid3080_i_unnamed_k0_zts6mmstv265_b;
                default : r6_uid3084_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
            endcase
        end
    end

    // redist57_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_8_58(DELAY,4078)
    dspba_delay_ver #( .width(1), .depth(58), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist57_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_8_58 ( .xin(x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_8), .xout(redist57_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_8_58_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid3087_i_unnamed_k0_zts6mmstv265(BITJOIN,3086)@60
    assign lshl1_uid3087_i_unnamed_k0_zts6mmstv265_q = {r6_uid3084_i_unnamed_k0_zts6mmstv265_q, redist57_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_8_58_q};

    // nSubChunkLow5_uid3089_i_unnamed_k0_zts6mmstv265(BITSELECT,3088)@60
    assign nSubChunkLow5_uid3089_i_unnamed_k0_zts6mmstv265_in = lshl1_uid3087_i_unnamed_k0_zts6mmstv265_q[58:0];
    assign nSubChunkLow5_uid3089_i_unnamed_k0_zts6mmstv265_b = nSubChunkLow5_uid3089_i_unnamed_k0_zts6mmstv265_in[58:0];

    // r0Sub5_uid3090_i_unnamed_k0_zts6mmstv265(SUB,3089)@60
    assign r0Sub5_uid3090_i_unnamed_k0_zts6mmstv265_a = {1'b0, nSubChunkLow5_uid3089_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub5_uid3090_i_unnamed_k0_zts6mmstv265_b = {1'b0, dSubChunkLow5_uid3088_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub5_uid3090_i_unnamed_k0_zts6mmstv265_o = $unsigned(r0Sub5_uid3090_i_unnamed_k0_zts6mmstv265_a) - $unsigned(r0Sub5_uid3090_i_unnamed_k0_zts6mmstv265_b);
    assign r0Sub5_uid3090_i_unnamed_k0_zts6mmstv265_q = r0Sub5_uid3090_i_unnamed_k0_zts6mmstv265_o[59:0];

    // cond5_uid3093_i_unnamed_k0_zts6mmstv265(BITSELECT,3092)@60
    assign cond5_uid3093_i_unnamed_k0_zts6mmstv265_in = $unsigned({{5{r0Sub5_uid3090_i_unnamed_k0_zts6mmstv265_q[59]}}, r0Sub5_uid3090_i_unnamed_k0_zts6mmstv265_q});
    assign cond5_uid3093_i_unnamed_k0_zts6mmstv265_b = $unsigned(cond5_uid3093_i_unnamed_k0_zts6mmstv265_in[64:64]);

    // opSign5_uid3094_i_unnamed_k0_zts6mmstv265(LOGICAL,3093)@60
    assign opSign5_uid3094_i_unnamed_k0_zts6mmstv265_q = cond5_uid3093_i_unnamed_k0_zts6mmstv265_b | topBitsDOR_uid3092_i_unnamed_k0_zts6mmstv265_q;

    // q5_uid3100_i_unnamed_k0_zts6mmstv265(LOGICAL,3099)@60 + 1
    assign q5_uid3100_i_unnamed_k0_zts6mmstv265_qi = ~ (opSign5_uid3094_i_unnamed_k0_zts6mmstv265_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q5_uid3100_i_unnamed_k0_zts6mmstv265_delay ( .xin(q5_uid3100_i_unnamed_k0_zts6mmstv265_qi), .xout(q5_uid3100_i_unnamed_k0_zts6mmstv265_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist195_q5_uid3100_i_unnamed_k0_zts6mmstv265_q_5(DELAY,4216)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist195_q5_uid3100_i_unnamed_k0_zts6mmstv265_q_5_delay_0 <= '0;
            redist195_q5_uid3100_i_unnamed_k0_zts6mmstv265_q_5_delay_1 <= '0;
            redist195_q5_uid3100_i_unnamed_k0_zts6mmstv265_q_5_delay_2 <= '0;
            redist195_q5_uid3100_i_unnamed_k0_zts6mmstv265_q_5_q <= '0;
        end
        else
        begin
            redist195_q5_uid3100_i_unnamed_k0_zts6mmstv265_q_5_delay_0 <= $unsigned(q5_uid3100_i_unnamed_k0_zts6mmstv265_q);
            redist195_q5_uid3100_i_unnamed_k0_zts6mmstv265_q_5_delay_1 <= redist195_q5_uid3100_i_unnamed_k0_zts6mmstv265_q_5_delay_0;
            redist195_q5_uid3100_i_unnamed_k0_zts6mmstv265_q_5_delay_2 <= redist195_q5_uid3100_i_unnamed_k0_zts6mmstv265_q_5_delay_1;
            redist195_q5_uid3100_i_unnamed_k0_zts6mmstv265_q_5_q <= redist195_q5_uid3100_i_unnamed_k0_zts6mmstv265_q_5_delay_2;
        end
    end

    // redist545_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_59(DELAY,4566)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist545_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_59_q <= '0;
        end
        else
        begin
            redist545_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_59_q <= $unsigned(redist544_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_58_q);
        end
    end

    // topBitsDOR4_uid3106_i_unnamed_k0_zts6mmstv265(BITSELECT,3105)@61
    assign topBitsDOR4_uid3106_i_unnamed_k0_zts6mmstv265_b = redist545_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_59_q[63:60];

    // topBitsDOR_uid3107_i_unnamed_k0_zts6mmstv265(LOGICAL,3106)@61
    assign topBitsDOR_uid3107_i_unnamed_k0_zts6mmstv265_q = $unsigned(topBitsDOR4_uid3106_i_unnamed_k0_zts6mmstv265_b != 4'b0000 ? 1'b1 : 1'b0);

    // dSubChunkLow4_uid3103_i_unnamed_k0_zts6mmstv265(BITSELECT,3102)@61
    assign dSubChunkLow4_uid3103_i_unnamed_k0_zts6mmstv265_in = redist545_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_59_q[59:0];
    assign dSubChunkLow4_uid3103_i_unnamed_k0_zts6mmstv265_b = dSubChunkLow4_uid3103_i_unnamed_k0_zts6mmstv265_in[59:0];

    // lshl5_uid3095_i_unnamed_k0_zts6mmstv265(BITSELECT,3094)@60
    assign lshl5_uid3095_i_unnamed_k0_zts6mmstv265_in = lshl1_uid3087_i_unnamed_k0_zts6mmstv265_q[63:0];
    assign lshl5_uid3095_i_unnamed_k0_zts6mmstv265_b = lshl5_uid3095_i_unnamed_k0_zts6mmstv265_in[63:0];

    // cstZ5_uid1181_i_unnamed_k0_zts6mmstv223(CONSTANT,1180)
    assign cstZ5_uid1181_i_unnamed_k0_zts6mmstv223_q = $unsigned(5'b00000);

    // r0SubRangeLeft5_uid3096_i_unnamed_k0_zts6mmstv265(BITSELECT,3095)@60
    assign r0SubRangeLeft5_uid3096_i_unnamed_k0_zts6mmstv265_in = r0Sub5_uid3090_i_unnamed_k0_zts6mmstv265_q[58:0];
    assign r0SubRangeLeft5_uid3096_i_unnamed_k0_zts6mmstv265_b = r0SubRangeLeft5_uid3096_i_unnamed_k0_zts6mmstv265_in[58:0];

    // rIteriMuxFirst5_uid3098_i_unnamed_k0_zts6mmstv265(BITJOIN,3097)@60
    assign rIteriMuxFirst5_uid3098_i_unnamed_k0_zts6mmstv265_q = {cstZ5_uid1181_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft5_uid3096_i_unnamed_k0_zts6mmstv265_b};

    // r5_uid3099_i_unnamed_k0_zts6mmstv265(MUX,3098)@60 + 1
    assign r5_uid3099_i_unnamed_k0_zts6mmstv265_s = opSign5_uid3094_i_unnamed_k0_zts6mmstv265_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r5_uid3099_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
        end
        else
        begin
            unique case (r5_uid3099_i_unnamed_k0_zts6mmstv265_s)
                1'b0 : r5_uid3099_i_unnamed_k0_zts6mmstv265_q <= rIteriMuxFirst5_uid3098_i_unnamed_k0_zts6mmstv265_q;
                1'b1 : r5_uid3099_i_unnamed_k0_zts6mmstv265_q <= lshl5_uid3095_i_unnamed_k0_zts6mmstv265_b;
                default : r5_uid3099_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
            endcase
        end
    end

    // redist58_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_9_59(DELAY,4079)
    dspba_delay_ver #( .width(1), .depth(59), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist58_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_9_59 ( .xin(x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_9), .xout(redist58_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_9_59_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid3102_i_unnamed_k0_zts6mmstv265(BITJOIN,3101)@61
    assign lshl1_uid3102_i_unnamed_k0_zts6mmstv265_q = {r5_uid3099_i_unnamed_k0_zts6mmstv265_q, redist58_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_9_59_q};

    // nSubChunkLow4_uid3104_i_unnamed_k0_zts6mmstv265(BITSELECT,3103)@61
    assign nSubChunkLow4_uid3104_i_unnamed_k0_zts6mmstv265_in = lshl1_uid3102_i_unnamed_k0_zts6mmstv265_q[59:0];
    assign nSubChunkLow4_uid3104_i_unnamed_k0_zts6mmstv265_b = nSubChunkLow4_uid3104_i_unnamed_k0_zts6mmstv265_in[59:0];

    // r0Sub4_uid3105_i_unnamed_k0_zts6mmstv265(SUB,3104)@61
    assign r0Sub4_uid3105_i_unnamed_k0_zts6mmstv265_a = {1'b0, nSubChunkLow4_uid3104_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub4_uid3105_i_unnamed_k0_zts6mmstv265_b = {1'b0, dSubChunkLow4_uid3103_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub4_uid3105_i_unnamed_k0_zts6mmstv265_o = $unsigned(r0Sub4_uid3105_i_unnamed_k0_zts6mmstv265_a) - $unsigned(r0Sub4_uid3105_i_unnamed_k0_zts6mmstv265_b);
    assign r0Sub4_uid3105_i_unnamed_k0_zts6mmstv265_q = r0Sub4_uid3105_i_unnamed_k0_zts6mmstv265_o[60:0];

    // cond4_uid3108_i_unnamed_k0_zts6mmstv265(BITSELECT,3107)@61
    assign cond4_uid3108_i_unnamed_k0_zts6mmstv265_in = $unsigned({{4{r0Sub4_uid3105_i_unnamed_k0_zts6mmstv265_q[60]}}, r0Sub4_uid3105_i_unnamed_k0_zts6mmstv265_q});
    assign cond4_uid3108_i_unnamed_k0_zts6mmstv265_b = $unsigned(cond4_uid3108_i_unnamed_k0_zts6mmstv265_in[64:64]);

    // opSign4_uid3109_i_unnamed_k0_zts6mmstv265(LOGICAL,3108)@61
    assign opSign4_uid3109_i_unnamed_k0_zts6mmstv265_q = cond4_uid3108_i_unnamed_k0_zts6mmstv265_b | topBitsDOR_uid3107_i_unnamed_k0_zts6mmstv265_q;

    // q4_uid3115_i_unnamed_k0_zts6mmstv265(LOGICAL,3114)@61 + 1
    assign q4_uid3115_i_unnamed_k0_zts6mmstv265_qi = ~ (opSign4_uid3109_i_unnamed_k0_zts6mmstv265_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q4_uid3115_i_unnamed_k0_zts6mmstv265_delay ( .xin(q4_uid3115_i_unnamed_k0_zts6mmstv265_qi), .xout(q4_uid3115_i_unnamed_k0_zts6mmstv265_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist194_q4_uid3115_i_unnamed_k0_zts6mmstv265_q_4(DELAY,4215)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist194_q4_uid3115_i_unnamed_k0_zts6mmstv265_q_4_delay_0 <= '0;
            redist194_q4_uid3115_i_unnamed_k0_zts6mmstv265_q_4_delay_1 <= '0;
            redist194_q4_uid3115_i_unnamed_k0_zts6mmstv265_q_4_q <= '0;
        end
        else
        begin
            redist194_q4_uid3115_i_unnamed_k0_zts6mmstv265_q_4_delay_0 <= $unsigned(q4_uid3115_i_unnamed_k0_zts6mmstv265_q);
            redist194_q4_uid3115_i_unnamed_k0_zts6mmstv265_q_4_delay_1 <= redist194_q4_uid3115_i_unnamed_k0_zts6mmstv265_q_4_delay_0;
            redist194_q4_uid3115_i_unnamed_k0_zts6mmstv265_q_4_q <= redist194_q4_uid3115_i_unnamed_k0_zts6mmstv265_q_4_delay_1;
        end
    end

    // redist546_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_60(DELAY,4567)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist546_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_60_q <= '0;
        end
        else
        begin
            redist546_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_60_q <= $unsigned(redist545_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_59_q);
        end
    end

    // topBitsDOR3_uid3121_i_unnamed_k0_zts6mmstv265(BITSELECT,3120)@62
    assign topBitsDOR3_uid3121_i_unnamed_k0_zts6mmstv265_b = redist546_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_60_q[63:61];

    // topBitsDOR_uid3122_i_unnamed_k0_zts6mmstv265(LOGICAL,3121)@62
    assign topBitsDOR_uid3122_i_unnamed_k0_zts6mmstv265_q = $unsigned(topBitsDOR3_uid3121_i_unnamed_k0_zts6mmstv265_b != 3'b000 ? 1'b1 : 1'b0);

    // dSubChunkLow3_uid3118_i_unnamed_k0_zts6mmstv265(BITSELECT,3117)@62
    assign dSubChunkLow3_uid3118_i_unnamed_k0_zts6mmstv265_in = redist546_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_60_q[60:0];
    assign dSubChunkLow3_uid3118_i_unnamed_k0_zts6mmstv265_b = dSubChunkLow3_uid3118_i_unnamed_k0_zts6mmstv265_in[60:0];

    // lshl4_uid3110_i_unnamed_k0_zts6mmstv265(BITSELECT,3109)@61
    assign lshl4_uid3110_i_unnamed_k0_zts6mmstv265_in = lshl1_uid3102_i_unnamed_k0_zts6mmstv265_q[63:0];
    assign lshl4_uid3110_i_unnamed_k0_zts6mmstv265_b = lshl4_uid3110_i_unnamed_k0_zts6mmstv265_in[63:0];

    // cstZ4_uid1196_i_unnamed_k0_zts6mmstv223(CONSTANT,1195)
    assign cstZ4_uid1196_i_unnamed_k0_zts6mmstv223_q = $unsigned(4'b0000);

    // r0SubRangeLeft4_uid3111_i_unnamed_k0_zts6mmstv265(BITSELECT,3110)@61
    assign r0SubRangeLeft4_uid3111_i_unnamed_k0_zts6mmstv265_in = r0Sub4_uid3105_i_unnamed_k0_zts6mmstv265_q[59:0];
    assign r0SubRangeLeft4_uid3111_i_unnamed_k0_zts6mmstv265_b = r0SubRangeLeft4_uid3111_i_unnamed_k0_zts6mmstv265_in[59:0];

    // rIteriMuxFirst4_uid3113_i_unnamed_k0_zts6mmstv265(BITJOIN,3112)@61
    assign rIteriMuxFirst4_uid3113_i_unnamed_k0_zts6mmstv265_q = {cstZ4_uid1196_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft4_uid3111_i_unnamed_k0_zts6mmstv265_b};

    // r4_uid3114_i_unnamed_k0_zts6mmstv265(MUX,3113)@61 + 1
    assign r4_uid3114_i_unnamed_k0_zts6mmstv265_s = opSign4_uid3109_i_unnamed_k0_zts6mmstv265_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r4_uid3114_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
        end
        else
        begin
            unique case (r4_uid3114_i_unnamed_k0_zts6mmstv265_s)
                1'b0 : r4_uid3114_i_unnamed_k0_zts6mmstv265_q <= rIteriMuxFirst4_uid3113_i_unnamed_k0_zts6mmstv265_q;
                1'b1 : r4_uid3114_i_unnamed_k0_zts6mmstv265_q <= lshl4_uid3110_i_unnamed_k0_zts6mmstv265_b;
                default : r4_uid3114_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
            endcase
        end
    end

    // redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_notEnable(LOGICAL,4906)
    assign redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_notEnable_q = $unsigned(~ (VCC_q));

    // redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_nor(LOGICAL,4907)
    assign redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_nor_q = ~ (redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_notEnable_q | redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_sticky_ena_q);

    // redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_mem_last(CONSTANT,4903)
    assign redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_mem_last_q = $unsigned(6'b011101);

    // redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_cmp(LOGICAL,4904)
    assign redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_cmp_b = {1'b0, redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_rdcnt_q};
    assign redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_cmp_q = $unsigned(redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_mem_last_q == redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_cmp_b ? 1'b1 : 1'b0);

    // redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_cmpReg(REG,4905)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_cmpReg_q <= $unsigned(redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_cmp_q);
        end
    end

    // redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_sticky_ena(REG,4908)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_nor_q == 1'b1)
        begin
            redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_sticky_ena_q <= $unsigned(redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_cmpReg_q);
        end
    end

    // redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_enaAnd(LOGICAL,4909)
    assign redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_enaAnd_q = redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_sticky_ena_q & VCC_q;

    // redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_rdcnt(COUNTER,4901)
    // low=0, high=30, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_rdcnt_i <= 5'd0;
            redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_rdcnt_i == 5'd29)
            begin
                redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_rdcnt_eq <= 1'b0;
            end
            if (redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_rdcnt_eq == 1'b1)
            begin
                redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_rdcnt_i <= $unsigned(redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_rdcnt_i) + $unsigned(5'd2);
            end
            else
            begin
                redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_rdcnt_i <= $unsigned(redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_rdcnt_q = redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_rdcnt_i[4:0];

    // redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_inputreg0(DELAY,4899)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_inputreg0_q <= '0;
        end
        else
        begin
            redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_inputreg0_q <= $unsigned(x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0);
        end
    end

    // redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_wraddr(REG,4902)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_wraddr_q <= $unsigned(5'b11110);
        end
        else
        begin
            redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_wraddr_q <= $unsigned(redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_rdcnt_q);
        end
    end

    // redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_mem(DUALMEM,4900)
    assign redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_mem_ia = $unsigned(redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_inputreg0_q);
    assign redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_mem_aa = redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_wraddr_q;
    assign redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_mem_ab = redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_rdcnt_q;
    assign redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(31),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(31),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_mem_dmem (
        .clocken1(redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_mem_reset0),
        .clock1(clock),
        .address_a(redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_mem_aa),
        .data_a(redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_mem_ab),
        .q_b(redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_mem_q = redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_mem_iq[0:0];

    // redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60(DELAY,4080)
    dspba_delay_ver #( .width(1), .depth(27), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60 ( .xin(redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_split_0_mem_q), .xout(redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid3117_i_unnamed_k0_zts6mmstv265(BITJOIN,3116)@62
    assign lshl1_uid3117_i_unnamed_k0_zts6mmstv265_q = {r4_uid3114_i_unnamed_k0_zts6mmstv265_q, redist59_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_0_60_q};

    // nSubChunkLow3_uid3119_i_unnamed_k0_zts6mmstv265(BITSELECT,3118)@62
    assign nSubChunkLow3_uid3119_i_unnamed_k0_zts6mmstv265_in = lshl1_uid3117_i_unnamed_k0_zts6mmstv265_q[60:0];
    assign nSubChunkLow3_uid3119_i_unnamed_k0_zts6mmstv265_b = nSubChunkLow3_uid3119_i_unnamed_k0_zts6mmstv265_in[60:0];

    // r0Sub3_uid3120_i_unnamed_k0_zts6mmstv265(SUB,3119)@62
    assign r0Sub3_uid3120_i_unnamed_k0_zts6mmstv265_a = {1'b0, nSubChunkLow3_uid3119_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub3_uid3120_i_unnamed_k0_zts6mmstv265_b = {1'b0, dSubChunkLow3_uid3118_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub3_uid3120_i_unnamed_k0_zts6mmstv265_o = $unsigned(r0Sub3_uid3120_i_unnamed_k0_zts6mmstv265_a) - $unsigned(r0Sub3_uid3120_i_unnamed_k0_zts6mmstv265_b);
    assign r0Sub3_uid3120_i_unnamed_k0_zts6mmstv265_q = r0Sub3_uid3120_i_unnamed_k0_zts6mmstv265_o[61:0];

    // cond3_uid3123_i_unnamed_k0_zts6mmstv265(BITSELECT,3122)@62
    assign cond3_uid3123_i_unnamed_k0_zts6mmstv265_in = $unsigned({{3{r0Sub3_uid3120_i_unnamed_k0_zts6mmstv265_q[61]}}, r0Sub3_uid3120_i_unnamed_k0_zts6mmstv265_q});
    assign cond3_uid3123_i_unnamed_k0_zts6mmstv265_b = $unsigned(cond3_uid3123_i_unnamed_k0_zts6mmstv265_in[64:64]);

    // opSign3_uid3124_i_unnamed_k0_zts6mmstv265(LOGICAL,3123)@62
    assign opSign3_uid3124_i_unnamed_k0_zts6mmstv265_q = cond3_uid3123_i_unnamed_k0_zts6mmstv265_b | topBitsDOR_uid3122_i_unnamed_k0_zts6mmstv265_q;

    // q3_uid3130_i_unnamed_k0_zts6mmstv265(LOGICAL,3129)@62 + 1
    assign q3_uid3130_i_unnamed_k0_zts6mmstv265_qi = ~ (opSign3_uid3124_i_unnamed_k0_zts6mmstv265_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q3_uid3130_i_unnamed_k0_zts6mmstv265_delay ( .xin(q3_uid3130_i_unnamed_k0_zts6mmstv265_qi), .xout(q3_uid3130_i_unnamed_k0_zts6mmstv265_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist193_q3_uid3130_i_unnamed_k0_zts6mmstv265_q_3(DELAY,4214)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist193_q3_uid3130_i_unnamed_k0_zts6mmstv265_q_3_delay_0 <= '0;
            redist193_q3_uid3130_i_unnamed_k0_zts6mmstv265_q_3_q <= '0;
        end
        else
        begin
            redist193_q3_uid3130_i_unnamed_k0_zts6mmstv265_q_3_delay_0 <= $unsigned(q3_uid3130_i_unnamed_k0_zts6mmstv265_q);
            redist193_q3_uid3130_i_unnamed_k0_zts6mmstv265_q_3_q <= redist193_q3_uid3130_i_unnamed_k0_zts6mmstv265_q_3_delay_0;
        end
    end

    // redist547_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_61(DELAY,4568)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist547_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_61_q <= '0;
        end
        else
        begin
            redist547_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_61_q <= $unsigned(redist546_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_60_q);
        end
    end

    // topBitsDOR2_uid3136_i_unnamed_k0_zts6mmstv265(BITSELECT,3135)@63
    assign topBitsDOR2_uid3136_i_unnamed_k0_zts6mmstv265_b = redist547_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_61_q[63:62];

    // topBitsDOR_uid3137_i_unnamed_k0_zts6mmstv265(LOGICAL,3136)@63
    assign topBitsDOR_uid3137_i_unnamed_k0_zts6mmstv265_q = $unsigned(topBitsDOR2_uid3136_i_unnamed_k0_zts6mmstv265_b != 2'b00 ? 1'b1 : 1'b0);

    // dSubChunkLow2_uid3133_i_unnamed_k0_zts6mmstv265(BITSELECT,3132)@63
    assign dSubChunkLow2_uid3133_i_unnamed_k0_zts6mmstv265_in = redist547_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_61_q[61:0];
    assign dSubChunkLow2_uid3133_i_unnamed_k0_zts6mmstv265_b = dSubChunkLow2_uid3133_i_unnamed_k0_zts6mmstv265_in[61:0];

    // lshl3_uid3125_i_unnamed_k0_zts6mmstv265(BITSELECT,3124)@62
    assign lshl3_uid3125_i_unnamed_k0_zts6mmstv265_in = lshl1_uid3117_i_unnamed_k0_zts6mmstv265_q[63:0];
    assign lshl3_uid3125_i_unnamed_k0_zts6mmstv265_b = lshl3_uid3125_i_unnamed_k0_zts6mmstv265_in[63:0];

    // cstZ3_uid1211_i_unnamed_k0_zts6mmstv223(CONSTANT,1210)
    assign cstZ3_uid1211_i_unnamed_k0_zts6mmstv223_q = $unsigned(3'b000);

    // r0SubRangeLeft3_uid3126_i_unnamed_k0_zts6mmstv265(BITSELECT,3125)@62
    assign r0SubRangeLeft3_uid3126_i_unnamed_k0_zts6mmstv265_in = r0Sub3_uid3120_i_unnamed_k0_zts6mmstv265_q[60:0];
    assign r0SubRangeLeft3_uid3126_i_unnamed_k0_zts6mmstv265_b = r0SubRangeLeft3_uid3126_i_unnamed_k0_zts6mmstv265_in[60:0];

    // rIteriMuxFirst3_uid3128_i_unnamed_k0_zts6mmstv265(BITJOIN,3127)@62
    assign rIteriMuxFirst3_uid3128_i_unnamed_k0_zts6mmstv265_q = {cstZ3_uid1211_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft3_uid3126_i_unnamed_k0_zts6mmstv265_b};

    // r3_uid3129_i_unnamed_k0_zts6mmstv265(MUX,3128)@62 + 1
    assign r3_uid3129_i_unnamed_k0_zts6mmstv265_s = opSign3_uid3124_i_unnamed_k0_zts6mmstv265_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r3_uid3129_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
        end
        else
        begin
            unique case (r3_uid3129_i_unnamed_k0_zts6mmstv265_s)
                1'b0 : r3_uid3129_i_unnamed_k0_zts6mmstv265_q <= rIteriMuxFirst3_uid3128_i_unnamed_k0_zts6mmstv265_q;
                1'b1 : r3_uid3129_i_unnamed_k0_zts6mmstv265_q <= lshl3_uid3125_i_unnamed_k0_zts6mmstv265_b;
                default : r3_uid3129_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
            endcase
        end
    end

    // redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_notEnable(LOGICAL,4917)
    assign redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_notEnable_q = $unsigned(~ (VCC_q));

    // redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_nor(LOGICAL,4918)
    assign redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_nor_q = ~ (redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_notEnable_q | redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_sticky_ena_q);

    // redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_mem_last(CONSTANT,4914)
    assign redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_mem_last_q = $unsigned(6'b011101);

    // redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_cmp(LOGICAL,4915)
    assign redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_cmp_b = {1'b0, redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_rdcnt_q};
    assign redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_cmp_q = $unsigned(redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_mem_last_q == redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_cmp_b ? 1'b1 : 1'b0);

    // redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_cmpReg(REG,4916)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_cmpReg_q <= $unsigned(redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_cmp_q);
        end
    end

    // redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_sticky_ena(REG,4919)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_nor_q == 1'b1)
        begin
            redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_sticky_ena_q <= $unsigned(redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_cmpReg_q);
        end
    end

    // redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_enaAnd(LOGICAL,4920)
    assign redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_enaAnd_q = redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_sticky_ena_q & VCC_q;

    // redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_rdcnt(COUNTER,4912)
    // low=0, high=30, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_rdcnt_i <= 5'd0;
            redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_rdcnt_i == 5'd29)
            begin
                redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_rdcnt_eq <= 1'b0;
            end
            if (redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_rdcnt_eq == 1'b1)
            begin
                redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_rdcnt_i <= $unsigned(redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_rdcnt_i) + $unsigned(5'd2);
            end
            else
            begin
                redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_rdcnt_i <= $unsigned(redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_rdcnt_q = redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_rdcnt_i[4:0];

    // redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_inputreg0(DELAY,4910)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_inputreg0_q <= '0;
        end
        else
        begin
            redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_inputreg0_q <= $unsigned(x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61);
        end
    end

    // redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_wraddr(REG,4913)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_wraddr_q <= $unsigned(5'b11110);
        end
        else
        begin
            redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_wraddr_q <= $unsigned(redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_rdcnt_q);
        end
    end

    // redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_mem(DUALMEM,4911)
    assign redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_mem_ia = $unsigned(redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_inputreg0_q);
    assign redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_mem_aa = redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_wraddr_q;
    assign redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_mem_ab = redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_rdcnt_q;
    assign redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(31),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(31),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_mem_dmem (
        .clocken1(redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_mem_reset0),
        .clock1(clock),
        .address_a(redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_mem_aa),
        .data_a(redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_mem_ab),
        .q_b(redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_mem_q = redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_mem_iq[0:0];

    // redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61(DELAY,4081)
    dspba_delay_ver #( .width(1), .depth(28), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61 ( .xin(redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_split_0_mem_q), .xout(redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid3132_i_unnamed_k0_zts6mmstv265(BITJOIN,3131)@63
    assign lshl1_uid3132_i_unnamed_k0_zts6mmstv265_q = {r3_uid3129_i_unnamed_k0_zts6mmstv265_q, redist60_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o61_61_q};

    // nSubChunkLow2_uid3134_i_unnamed_k0_zts6mmstv265(BITSELECT,3133)@63
    assign nSubChunkLow2_uid3134_i_unnamed_k0_zts6mmstv265_in = lshl1_uid3132_i_unnamed_k0_zts6mmstv265_q[61:0];
    assign nSubChunkLow2_uid3134_i_unnamed_k0_zts6mmstv265_b = nSubChunkLow2_uid3134_i_unnamed_k0_zts6mmstv265_in[61:0];

    // r0Sub2_uid3135_i_unnamed_k0_zts6mmstv265(SUB,3134)@63
    assign r0Sub2_uid3135_i_unnamed_k0_zts6mmstv265_a = {1'b0, nSubChunkLow2_uid3134_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub2_uid3135_i_unnamed_k0_zts6mmstv265_b = {1'b0, dSubChunkLow2_uid3133_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub2_uid3135_i_unnamed_k0_zts6mmstv265_o = $unsigned(r0Sub2_uid3135_i_unnamed_k0_zts6mmstv265_a) - $unsigned(r0Sub2_uid3135_i_unnamed_k0_zts6mmstv265_b);
    assign r0Sub2_uid3135_i_unnamed_k0_zts6mmstv265_q = r0Sub2_uid3135_i_unnamed_k0_zts6mmstv265_o[62:0];

    // cond2_uid3138_i_unnamed_k0_zts6mmstv265(BITSELECT,3137)@63
    assign cond2_uid3138_i_unnamed_k0_zts6mmstv265_in = $unsigned({{2{r0Sub2_uid3135_i_unnamed_k0_zts6mmstv265_q[62]}}, r0Sub2_uid3135_i_unnamed_k0_zts6mmstv265_q});
    assign cond2_uid3138_i_unnamed_k0_zts6mmstv265_b = $unsigned(cond2_uid3138_i_unnamed_k0_zts6mmstv265_in[64:64]);

    // opSign2_uid3139_i_unnamed_k0_zts6mmstv265(LOGICAL,3138)@63
    assign opSign2_uid3139_i_unnamed_k0_zts6mmstv265_q = cond2_uid3138_i_unnamed_k0_zts6mmstv265_b | topBitsDOR_uid3137_i_unnamed_k0_zts6mmstv265_q;

    // q2_uid3145_i_unnamed_k0_zts6mmstv265(LOGICAL,3144)@63 + 1
    assign q2_uid3145_i_unnamed_k0_zts6mmstv265_qi = ~ (opSign2_uid3139_i_unnamed_k0_zts6mmstv265_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q2_uid3145_i_unnamed_k0_zts6mmstv265_delay ( .xin(q2_uid3145_i_unnamed_k0_zts6mmstv265_qi), .xout(q2_uid3145_i_unnamed_k0_zts6mmstv265_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist192_q2_uid3145_i_unnamed_k0_zts6mmstv265_q_2(DELAY,4213)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist192_q2_uid3145_i_unnamed_k0_zts6mmstv265_q_2_q <= '0;
        end
        else
        begin
            redist192_q2_uid3145_i_unnamed_k0_zts6mmstv265_q_2_q <= $unsigned(q2_uid3145_i_unnamed_k0_zts6mmstv265_q);
        end
    end

    // redist548_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_62(DELAY,4569)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist548_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_62_q <= '0;
        end
        else
        begin
            redist548_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_62_q <= $unsigned(redist547_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_61_q);
        end
    end

    // topBitsDOR1_uid3151_i_unnamed_k0_zts6mmstv265(BITSELECT,3150)@64
    assign topBitsDOR1_uid3151_i_unnamed_k0_zts6mmstv265_b = redist548_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_62_q[63:63];

    // topBitsDOR_uid3152_i_unnamed_k0_zts6mmstv265(LOGICAL,3151)@64
    assign topBitsDOR_uid3152_i_unnamed_k0_zts6mmstv265_q = $unsigned(topBitsDOR1_uid3151_i_unnamed_k0_zts6mmstv265_b != 1'b0 ? 1'b1 : 1'b0);

    // dSubChunkLow1_uid3148_i_unnamed_k0_zts6mmstv265(BITSELECT,3147)@64
    assign dSubChunkLow1_uid3148_i_unnamed_k0_zts6mmstv265_in = redist548_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_62_q[62:0];
    assign dSubChunkLow1_uid3148_i_unnamed_k0_zts6mmstv265_b = dSubChunkLow1_uid3148_i_unnamed_k0_zts6mmstv265_in[62:0];

    // lshl2_uid3140_i_unnamed_k0_zts6mmstv265(BITSELECT,3139)@63
    assign lshl2_uid3140_i_unnamed_k0_zts6mmstv265_in = lshl1_uid3132_i_unnamed_k0_zts6mmstv265_q[63:0];
    assign lshl2_uid3140_i_unnamed_k0_zts6mmstv265_b = lshl2_uid3140_i_unnamed_k0_zts6mmstv265_in[63:0];

    // r0SubRangeLeft2_uid3141_i_unnamed_k0_zts6mmstv265(BITSELECT,3140)@63
    assign r0SubRangeLeft2_uid3141_i_unnamed_k0_zts6mmstv265_in = r0Sub2_uid3135_i_unnamed_k0_zts6mmstv265_q[61:0];
    assign r0SubRangeLeft2_uid3141_i_unnamed_k0_zts6mmstv265_b = r0SubRangeLeft2_uid3141_i_unnamed_k0_zts6mmstv265_in[61:0];

    // rIteriMuxFirst2_uid3143_i_unnamed_k0_zts6mmstv265(BITJOIN,3142)@63
    assign rIteriMuxFirst2_uid3143_i_unnamed_k0_zts6mmstv265_q = {i_unnamed_k0_zts6mmstv235_vt_const_1_q, r0SubRangeLeft2_uid3141_i_unnamed_k0_zts6mmstv265_b};

    // r2_uid3144_i_unnamed_k0_zts6mmstv265(MUX,3143)@63 + 1
    assign r2_uid3144_i_unnamed_k0_zts6mmstv265_s = opSign2_uid3139_i_unnamed_k0_zts6mmstv265_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r2_uid3144_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
        end
        else
        begin
            unique case (r2_uid3144_i_unnamed_k0_zts6mmstv265_s)
                1'b0 : r2_uid3144_i_unnamed_k0_zts6mmstv265_q <= rIteriMuxFirst2_uid3143_i_unnamed_k0_zts6mmstv265_q;
                1'b1 : r2_uid3144_i_unnamed_k0_zts6mmstv265_q <= lshl2_uid3140_i_unnamed_k0_zts6mmstv265_b;
                default : r2_uid3144_i_unnamed_k0_zts6mmstv265_q <= 64'b0;
            endcase
        end
    end

    // x0_uid2203_i_unnamed_k0_zts6mmstv244_b_const(CONSTANT,3198)
    assign x0_uid2203_i_unnamed_k0_zts6mmstv244_b_const_q = $unsigned(1'b1);

    // lshl1_uid3147_i_unnamed_k0_zts6mmstv265(BITJOIN,3146)@64
    assign lshl1_uid3147_i_unnamed_k0_zts6mmstv265_q = {r2_uid3144_i_unnamed_k0_zts6mmstv265_q, x0_uid2203_i_unnamed_k0_zts6mmstv244_b_const_q};

    // nSubChunkLow1_uid3149_i_unnamed_k0_zts6mmstv265(BITSELECT,3148)@64
    assign nSubChunkLow1_uid3149_i_unnamed_k0_zts6mmstv265_in = lshl1_uid3147_i_unnamed_k0_zts6mmstv265_q[62:0];
    assign nSubChunkLow1_uid3149_i_unnamed_k0_zts6mmstv265_b = nSubChunkLow1_uid3149_i_unnamed_k0_zts6mmstv265_in[62:0];

    // r0Sub1_uid3150_i_unnamed_k0_zts6mmstv265(SUB,3149)@64
    assign r0Sub1_uid3150_i_unnamed_k0_zts6mmstv265_a = {1'b0, nSubChunkLow1_uid3149_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub1_uid3150_i_unnamed_k0_zts6mmstv265_b = {1'b0, dSubChunkLow1_uid3148_i_unnamed_k0_zts6mmstv265_b};
    assign r0Sub1_uid3150_i_unnamed_k0_zts6mmstv265_o = $unsigned(r0Sub1_uid3150_i_unnamed_k0_zts6mmstv265_a) - $unsigned(r0Sub1_uid3150_i_unnamed_k0_zts6mmstv265_b);
    assign r0Sub1_uid3150_i_unnamed_k0_zts6mmstv265_q = r0Sub1_uid3150_i_unnamed_k0_zts6mmstv265_o[63:0];

    // cond1_uid3153_i_unnamed_k0_zts6mmstv265(BITSELECT,3152)@64
    assign cond1_uid3153_i_unnamed_k0_zts6mmstv265_in = $unsigned({{1{r0Sub1_uid3150_i_unnamed_k0_zts6mmstv265_q[63]}}, r0Sub1_uid3150_i_unnamed_k0_zts6mmstv265_q});
    assign cond1_uid3153_i_unnamed_k0_zts6mmstv265_b = $unsigned(cond1_uid3153_i_unnamed_k0_zts6mmstv265_in[64:64]);

    // opSign1_uid3154_i_unnamed_k0_zts6mmstv265(LOGICAL,3153)@64
    assign opSign1_uid3154_i_unnamed_k0_zts6mmstv265_q = cond1_uid3153_i_unnamed_k0_zts6mmstv265_b | topBitsDOR_uid3152_i_unnamed_k0_zts6mmstv265_q;

    // q1_uid3160_i_unnamed_k0_zts6mmstv265(LOGICAL,3159)@64 + 1
    assign q1_uid3160_i_unnamed_k0_zts6mmstv265_qi = ~ (opSign1_uid3154_i_unnamed_k0_zts6mmstv265_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q1_uid3160_i_unnamed_k0_zts6mmstv265_delay ( .xin(q1_uid3160_i_unnamed_k0_zts6mmstv265_qi), .xout(q1_uid3160_i_unnamed_k0_zts6mmstv265_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist549_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_63(DELAY,4570)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist549_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_63_q <= '0;
        end
        else
        begin
            redist549_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_63_q <= $unsigned(redist548_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_62_q);
        end
    end

    // lshl1_uid3155_i_unnamed_k0_zts6mmstv265(BITSELECT,3154)@64
    assign lshl1_uid3155_i_unnamed_k0_zts6mmstv265_in = lshl1_uid3147_i_unnamed_k0_zts6mmstv265_q[63:0];
    assign lshl1_uid3155_i_unnamed_k0_zts6mmstv265_b = lshl1_uid3155_i_unnamed_k0_zts6mmstv265_in[63:0];

    // r0SubRangeLeft1_uid3156_i_unnamed_k0_zts6mmstv265(BITSELECT,3155)@64
    assign r0SubRangeLeft1_uid3156_i_unnamed_k0_zts6mmstv265_in = r0Sub1_uid3150_i_unnamed_k0_zts6mmstv265_q[62:0];
    assign r0SubRangeLeft1_uid3156_i_unnamed_k0_zts6mmstv265_b = r0SubRangeLeft1_uid3156_i_unnamed_k0_zts6mmstv265_in[62:0];

    // rIteriMuxFirst1_uid3158_i_unnamed_k0_zts6mmstv265(BITJOIN,3157)@64
    assign rIteriMuxFirst1_uid3158_i_unnamed_k0_zts6mmstv265_q = {GND_q, r0SubRangeLeft1_uid3156_i_unnamed_k0_zts6mmstv265_b};

    // r1_uid3159_i_unnamed_k0_zts6mmstv265(MUX,3158)@64
    assign r1_uid3159_i_unnamed_k0_zts6mmstv265_s = opSign1_uid3154_i_unnamed_k0_zts6mmstv265_q;
    always @(r1_uid3159_i_unnamed_k0_zts6mmstv265_s or rIteriMuxFirst1_uid3158_i_unnamed_k0_zts6mmstv265_q or lshl1_uid3155_i_unnamed_k0_zts6mmstv265_b)
    begin
        unique case (r1_uid3159_i_unnamed_k0_zts6mmstv265_s)
            1'b0 : r1_uid3159_i_unnamed_k0_zts6mmstv265_q = rIteriMuxFirst1_uid3158_i_unnamed_k0_zts6mmstv265_q;
            1'b1 : r1_uid3159_i_unnamed_k0_zts6mmstv265_q = lshl1_uid3155_i_unnamed_k0_zts6mmstv265_b;
            default : r1_uid3159_i_unnamed_k0_zts6mmstv265_q = 64'b0;
        endcase
    end

    // redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_notEnable(LOGICAL,4928)
    assign redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_notEnable_q = $unsigned(~ (VCC_q));

    // redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_nor(LOGICAL,4929)
    assign redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_nor_q = ~ (redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_notEnable_q | redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_sticky_ena_q);

    // redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_mem_last(CONSTANT,4925)
    assign redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_mem_last_q = $unsigned(6'b011101);

    // redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_cmp(LOGICAL,4926)
    assign redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_cmp_b = {1'b0, redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_rdcnt_q};
    assign redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_cmp_q = $unsigned(redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_mem_last_q == redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_cmp_b ? 1'b1 : 1'b0);

    // redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_cmpReg(REG,4927)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_cmpReg_q <= $unsigned(redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_cmp_q);
        end
    end

    // redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_sticky_ena(REG,4930)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_nor_q == 1'b1)
        begin
            redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_sticky_ena_q <= $unsigned(redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_cmpReg_q);
        end
    end

    // redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_enaAnd(LOGICAL,4931)
    assign redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_enaAnd_q = redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_sticky_ena_q & VCC_q;

    // redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_rdcnt(COUNTER,4923)
    // low=0, high=30, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_rdcnt_i <= 5'd0;
            redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_rdcnt_i == 5'd29)
            begin
                redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_rdcnt_eq <= 1'b0;
            end
            if (redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_rdcnt_eq == 1'b1)
            begin
                redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_rdcnt_i <= $unsigned(redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_rdcnt_i) + $unsigned(5'd2);
            end
            else
            begin
                redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_rdcnt_i <= $unsigned(redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_rdcnt_q = redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_rdcnt_i[4:0];

    // redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_inputreg0(DELAY,4921)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_inputreg0_q <= '0;
        end
        else
        begin
            redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_inputreg0_q <= $unsigned(x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62);
        end
    end

    // redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_wraddr(REG,4924)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_wraddr_q <= $unsigned(5'b11110);
        end
        else
        begin
            redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_wraddr_q <= $unsigned(redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_rdcnt_q);
        end
    end

    // redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_mem(DUALMEM,4922)
    assign redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_mem_ia = $unsigned(redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_inputreg0_q);
    assign redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_mem_aa = redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_wraddr_q;
    assign redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_mem_ab = redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_rdcnt_q;
    assign redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(31),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(31),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_mem_dmem (
        .clocken1(redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_mem_reset0),
        .clock1(clock),
        .address_a(redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_mem_aa),
        .data_a(redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_mem_ab),
        .q_b(redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_mem_q = redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_mem_iq[0:0];

    // redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62(DELAY,4082)
    dspba_delay_ver #( .width(1), .depth(29), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62 ( .xin(redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_split_0_mem_q), .xout(redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid3162_i_unnamed_k0_zts6mmstv265(BITJOIN,3161)@64
    assign lshl1_uid3162_i_unnamed_k0_zts6mmstv265_q = {r1_uid3159_i_unnamed_k0_zts6mmstv265_q, redist61_x63_uid2216_i_unnamed_k0_zts6mmstv265_merged_bit_select_o62_62_q};

    // nSubChunkLow0_uid3164_i_unnamed_k0_zts6mmstv265(BITSELECT,3163)@64
    assign nSubChunkLow0_uid3164_i_unnamed_k0_zts6mmstv265_in = lshl1_uid3162_i_unnamed_k0_zts6mmstv265_q[63:0];
    assign nSubChunkLow0_uid3164_i_unnamed_k0_zts6mmstv265_b = nSubChunkLow0_uid3164_i_unnamed_k0_zts6mmstv265_in[63:0];

    // redist191_nSubChunkLow0_uid3164_i_unnamed_k0_zts6mmstv265_b_1(DELAY,4212)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist191_nSubChunkLow0_uid3164_i_unnamed_k0_zts6mmstv265_b_1_q <= '0;
        end
        else
        begin
            redist191_nSubChunkLow0_uid3164_i_unnamed_k0_zts6mmstv265_b_1_q <= $unsigned(nSubChunkLow0_uid3164_i_unnamed_k0_zts6mmstv265_b);
        end
    end

    // r0Sub0_uid3165_i_unnamed_k0_zts6mmstv265(SUB,3164)@65
    assign r0Sub0_uid3165_i_unnamed_k0_zts6mmstv265_a = {1'b0, redist191_nSubChunkLow0_uid3164_i_unnamed_k0_zts6mmstv265_b_1_q};
    assign r0Sub0_uid3165_i_unnamed_k0_zts6mmstv265_b = {1'b0, redist549_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer8_k0_zts6mmstv264_out_buffer_out_63_q};
    assign r0Sub0_uid3165_i_unnamed_k0_zts6mmstv265_o = $unsigned(r0Sub0_uid3165_i_unnamed_k0_zts6mmstv265_a) - $unsigned(r0Sub0_uid3165_i_unnamed_k0_zts6mmstv265_b);
    assign r0Sub0_uid3165_i_unnamed_k0_zts6mmstv265_q = r0Sub0_uid3165_i_unnamed_k0_zts6mmstv265_o[64:0];

    // cond0_uid3166_i_unnamed_k0_zts6mmstv265(BITSELECT,3165)@65
    assign cond0_uid3166_i_unnamed_k0_zts6mmstv265_b = $unsigned(r0Sub0_uid3165_i_unnamed_k0_zts6mmstv265_q[64:64]);

    // q0_uid3170_i_unnamed_k0_zts6mmstv265(LOGICAL,3169)@65
    assign q0_uid3170_i_unnamed_k0_zts6mmstv265_q = ~ (cond0_uid3166_i_unnamed_k0_zts6mmstv265_b);

    // resFinalIntDiv_uid3171_i_unnamed_k0_zts6mmstv265(BITJOIN,3170)@65
    assign resFinalIntDiv_uid3171_i_unnamed_k0_zts6mmstv265_q = {redist253_q63_uid2230_i_unnamed_k0_zts6mmstv265_q_63_q, redist252_q62_uid2245_i_unnamed_k0_zts6mmstv265_q_62_q, redist251_q61_uid2260_i_unnamed_k0_zts6mmstv265_q_61_q, redist250_q60_uid2275_i_unnamed_k0_zts6mmstv265_q_60_q, redist249_q59_uid2290_i_unnamed_k0_zts6mmstv265_q_59_q, redist248_q58_uid2305_i_unnamed_k0_zts6mmstv265_q_58_q, redist247_q57_uid2320_i_unnamed_k0_zts6mmstv265_q_57_q, redist246_q56_uid2335_i_unnamed_k0_zts6mmstv265_q_56_q, redist245_q55_uid2350_i_unnamed_k0_zts6mmstv265_q_55_q, redist244_q54_uid2365_i_unnamed_k0_zts6mmstv265_q_54_q, q53_uid2380_i_unnamed_k0_zts6mmstv265_q, redist242_q52_uid2395_i_unnamed_k0_zts6mmstv265_q_52_q, redist241_q51_uid2410_i_unnamed_k0_zts6mmstv265_q_51_q, redist240_q50_uid2425_i_unnamed_k0_zts6mmstv265_q_50_q, redist239_q49_uid2440_i_unnamed_k0_zts6mmstv265_q_49_q, redist238_q48_uid2455_i_unnamed_k0_zts6mmstv265_q_48_q, redist237_q47_uid2470_i_unnamed_k0_zts6mmstv265_q_47_q, redist236_q46_uid2485_i_unnamed_k0_zts6mmstv265_q_46_q, redist235_q45_uid2500_i_unnamed_k0_zts6mmstv265_q_45_q, redist234_q44_uid2515_i_unnamed_k0_zts6mmstv265_q_44_q, redist233_q43_uid2530_i_unnamed_k0_zts6mmstv265_q_43_q, redist232_q42_uid2545_i_unnamed_k0_zts6mmstv265_q_42_q, redist231_q41_uid2560_i_unnamed_k0_zts6mmstv265_q_41_q, redist230_q40_uid2575_i_unnamed_k0_zts6mmstv265_q_40_q, redist229_q39_uid2590_i_unnamed_k0_zts6mmstv265_q_39_q, redist228_q38_uid2605_i_unnamed_k0_zts6mmstv265_q_38_q, redist227_q37_uid2620_i_unnamed_k0_zts6mmstv265_q_37_q, redist226_q36_uid2635_i_unnamed_k0_zts6mmstv265_q_36_q, redist225_q35_uid2650_i_unnamed_k0_zts6mmstv265_q_35_q, redist224_q34_uid2665_i_unnamed_k0_zts6mmstv265_q_34_mem_q, redist223_q33_uid2680_i_unnamed_k0_zts6mmstv265_q_33_mem_q, redist222_q32_uid2695_i_unnamed_k0_zts6mmstv265_q_32_mem_q, redist221_q31_uid2710_i_unnamed_k0_zts6mmstv265_q_31_q, redist220_q30_uid2725_i_unnamed_k0_zts6mmstv265_q_30_q, redist219_q29_uid2740_i_unnamed_k0_zts6mmstv265_q_29_q, redist218_q28_uid2755_i_unnamed_k0_zts6mmstv265_q_28_q, redist217_q27_uid2770_i_unnamed_k0_zts6mmstv265_q_27_q, redist216_q26_uid2785_i_unnamed_k0_zts6mmstv265_q_26_q, redist215_q25_uid2800_i_unnamed_k0_zts6mmstv265_q_25_q, redist214_q24_uid2815_i_unnamed_k0_zts6mmstv265_q_24_q, redist213_q23_uid2830_i_unnamed_k0_zts6mmstv265_q_23_q, redist212_q22_uid2845_i_unnamed_k0_zts6mmstv265_q_22_q, redist211_q21_uid2860_i_unnamed_k0_zts6mmstv265_q_21_q, redist210_q20_uid2875_i_unnamed_k0_zts6mmstv265_q_20_q, redist209_q19_uid2890_i_unnamed_k0_zts6mmstv265_q_19_q, redist208_q18_uid2905_i_unnamed_k0_zts6mmstv265_q_18_q, redist207_q17_uid2920_i_unnamed_k0_zts6mmstv265_q_17_q, redist206_q16_uid2935_i_unnamed_k0_zts6mmstv265_q_16_q, redist205_q15_uid2950_i_unnamed_k0_zts6mmstv265_q_15_q, redist204_q14_uid2965_i_unnamed_k0_zts6mmstv265_q_14_q, redist203_q13_uid2980_i_unnamed_k0_zts6mmstv265_q_13_q, redist202_q12_uid2995_i_unnamed_k0_zts6mmstv265_q_12_q, redist201_q11_uid3010_i_unnamed_k0_zts6mmstv265_q_11_q, redist200_q10_uid3025_i_unnamed_k0_zts6mmstv265_q_10_q, redist199_q9_uid3040_i_unnamed_k0_zts6mmstv265_q_9_q, redist198_q8_uid3055_i_unnamed_k0_zts6mmstv265_q_8_q, redist197_q7_uid3070_i_unnamed_k0_zts6mmstv265_q_7_q, redist196_q6_uid3085_i_unnamed_k0_zts6mmstv265_q_6_q, redist195_q5_uid3100_i_unnamed_k0_zts6mmstv265_q_5_q, redist194_q4_uid3115_i_unnamed_k0_zts6mmstv265_q_4_q, redist193_q3_uid3130_i_unnamed_k0_zts6mmstv265_q_3_q, redist192_q2_uid3145_i_unnamed_k0_zts6mmstv265_q_2_q, q1_uid3160_i_unnamed_k0_zts6mmstv265_q, q0_uid3170_i_unnamed_k0_zts6mmstv265_q};

    // i_unnamed_k0_zts6mmstv267_bs1_merged_bit_select(BITSELECT,4020)@65
    assign i_unnamed_k0_zts6mmstv267_bs1_merged_bit_select_b = resFinalIntDiv_uid3171_i_unnamed_k0_zts6mmstv265_q[63:54];
    assign i_unnamed_k0_zts6mmstv267_bs1_merged_bit_select_c = resFinalIntDiv_uid3171_i_unnamed_k0_zts6mmstv265_q[53:36];
    assign i_unnamed_k0_zts6mmstv267_bs1_merged_bit_select_d = resFinalIntDiv_uid3171_i_unnamed_k0_zts6mmstv265_q[35:18];
    assign i_unnamed_k0_zts6mmstv267_bs1_merged_bit_select_e = resFinalIntDiv_uid3171_i_unnamed_k0_zts6mmstv265_q[17:0];

    // i_unnamed_k0_zts6mmstv267_ma16_cma(CHAINMULTADD,3981)@65 + 3
    assign i_unnamed_k0_zts6mmstv267_ma16_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv267_ma16_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv267_ma16_cma_ena1 = i_unnamed_k0_zts6mmstv267_ma16_cma_ena0;
    assign i_unnamed_k0_zts6mmstv267_ma16_cma_ena2 = i_unnamed_k0_zts6mmstv267_ma16_cma_ena0;

    assign i_unnamed_k0_zts6mmstv267_ma16_cma_a0 = {8'b00000000, i_unnamed_k0_zts6mmstv267_bs1_merged_bit_select_b[9:0]};
    assign i_unnamed_k0_zts6mmstv267_ma16_cma_c0 = i_unnamed_k0_zts6mmstv267_bs2_merged_bit_select_e;
    assign i_unnamed_k0_zts6mmstv267_ma16_cma_a1 = {8'b00000000, i_unnamed_k0_zts6mmstv267_bs2_merged_bit_select_b[9:0]};
    assign i_unnamed_k0_zts6mmstv267_ma16_cma_c1 = i_unnamed_k0_zts6mmstv267_bs1_merged_bit_select_e;
    assign i_unnamed_k0_zts6mmstv267_ma16_cma_a2 = i_unnamed_k0_zts6mmstv267_bs2_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv267_ma16_cma_c2 = i_unnamed_k0_zts6mmstv267_bs1_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv267_ma16_cma_a3 = i_unnamed_k0_zts6mmstv267_bs2_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv267_ma16_cma_c3 = i_unnamed_k0_zts6mmstv267_bs1_merged_bit_select_d;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("none")
    ) i_unnamed_k0_zts6mmstv267_ma16_cma_DSP1 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv267_ma16_cma_ena2, i_unnamed_k0_zts6mmstv267_ma16_cma_ena1, i_unnamed_k0_zts6mmstv267_ma16_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv267_ma16_cma_reset, i_unnamed_k0_zts6mmstv267_ma16_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv267_ma16_cma_a3),
        .by(i_unnamed_k0_zts6mmstv267_ma16_cma_a2),
        .ax(i_unnamed_k0_zts6mmstv267_ma16_cma_c3),
        .bx(i_unnamed_k0_zts6mmstv267_ma16_cma_c2),
        .chainout(i_unnamed_k0_zts6mmstv267_ma16_cma_s2),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .resulta(),
        .resultb(),
        .dftout()
    );
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("true"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(38)
    ) i_unnamed_k0_zts6mmstv267_ma16_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv267_ma16_cma_ena2, i_unnamed_k0_zts6mmstv267_ma16_cma_ena1, i_unnamed_k0_zts6mmstv267_ma16_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv267_ma16_cma_reset, i_unnamed_k0_zts6mmstv267_ma16_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv267_ma16_cma_a1),
        .by(i_unnamed_k0_zts6mmstv267_ma16_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv267_ma16_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv267_ma16_cma_c0),
        .chainin(i_unnamed_k0_zts6mmstv267_ma16_cma_s2),
        .resulta(i_unnamed_k0_zts6mmstv267_ma16_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(38), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv267_ma16_cma_delay ( .xin(i_unnamed_k0_zts6mmstv267_ma16_cma_s0), .xout(i_unnamed_k0_zts6mmstv267_ma16_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv267_ma16_cma_q = $unsigned(i_unnamed_k0_zts6mmstv267_ma16_cma_qq[37:0]);

    // i_unnamed_k0_zts6mmstv267_sums_align_8(BITSHIFT,3724)@68
    assign i_unnamed_k0_zts6mmstv267_sums_align_8_qint = { i_unnamed_k0_zts6mmstv267_ma16_cma_q, 54'b000000000000000000000000000000000000000000000000000000 };
    assign i_unnamed_k0_zts6mmstv267_sums_align_8_q = i_unnamed_k0_zts6mmstv267_sums_align_8_qint[91:0];

    // i_unnamed_k0_zts6mmstv267_im0_cma(CHAINMULTADD,3923)@65 + 3
    assign i_unnamed_k0_zts6mmstv267_im0_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv267_im0_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv267_im0_cma_ena1 = i_unnamed_k0_zts6mmstv267_im0_cma_ena0;
    assign i_unnamed_k0_zts6mmstv267_im0_cma_ena2 = i_unnamed_k0_zts6mmstv267_im0_cma_ena0;

    assign i_unnamed_k0_zts6mmstv267_im0_cma_a0 = i_unnamed_k0_zts6mmstv267_bs1_merged_bit_select_b;
    assign i_unnamed_k0_zts6mmstv267_im0_cma_c0 = i_unnamed_k0_zts6mmstv267_bs2_merged_bit_select_b;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(10),
        .ax_clock("0"),
        .ax_width(10),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(20)
    ) i_unnamed_k0_zts6mmstv267_im0_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv267_im0_cma_ena2, i_unnamed_k0_zts6mmstv267_im0_cma_ena1, i_unnamed_k0_zts6mmstv267_im0_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv267_im0_cma_reset, i_unnamed_k0_zts6mmstv267_im0_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv267_im0_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv267_im0_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv267_im0_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(20), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv267_im0_cma_delay ( .xin(i_unnamed_k0_zts6mmstv267_im0_cma_s0), .xout(i_unnamed_k0_zts6mmstv267_im0_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv267_im0_cma_q = $unsigned(i_unnamed_k0_zts6mmstv267_im0_cma_qq[19:0]);

    // i_unnamed_k0_zts6mmstv267_sums_align_6(BITSHIFT,3722)@68
    assign i_unnamed_k0_zts6mmstv267_sums_align_6_qint = { i_unnamed_k0_zts6mmstv267_im0_cma_q, 8'b00000000 };
    assign i_unnamed_k0_zts6mmstv267_sums_align_6_q = i_unnamed_k0_zts6mmstv267_sums_align_6_qint[27:0];

    // i_unnamed_k0_zts6mmstv267_im13_cma(CHAINMULTADD,3924)@65 + 3
    assign i_unnamed_k0_zts6mmstv267_im13_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv267_im13_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv267_im13_cma_ena1 = i_unnamed_k0_zts6mmstv267_im13_cma_ena0;
    assign i_unnamed_k0_zts6mmstv267_im13_cma_ena2 = i_unnamed_k0_zts6mmstv267_im13_cma_ena0;

    assign i_unnamed_k0_zts6mmstv267_im13_cma_a0 = i_unnamed_k0_zts6mmstv267_bs2_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv267_im13_cma_c0 = i_unnamed_k0_zts6mmstv267_bs1_merged_bit_select_b;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(10),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(28)
    ) i_unnamed_k0_zts6mmstv267_im13_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv267_im13_cma_ena2, i_unnamed_k0_zts6mmstv267_im13_cma_ena1, i_unnamed_k0_zts6mmstv267_im13_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv267_im13_cma_reset, i_unnamed_k0_zts6mmstv267_im13_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv267_im13_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv267_im13_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv267_im13_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(28), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv267_im13_cma_delay ( .xin(i_unnamed_k0_zts6mmstv267_im13_cma_s0), .xout(i_unnamed_k0_zts6mmstv267_im13_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv267_im13_cma_q = $unsigned(i_unnamed_k0_zts6mmstv267_im13_cma_qq[27:0]);

    // i_unnamed_k0_zts6mmstv267_im30_cma(CHAINMULTADD,3925)@65 + 3
    assign i_unnamed_k0_zts6mmstv267_im30_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv267_im30_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv267_im30_cma_ena1 = i_unnamed_k0_zts6mmstv267_im30_cma_ena0;
    assign i_unnamed_k0_zts6mmstv267_im30_cma_ena2 = i_unnamed_k0_zts6mmstv267_im30_cma_ena0;

    assign i_unnamed_k0_zts6mmstv267_im30_cma_a0 = i_unnamed_k0_zts6mmstv267_bs1_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv267_im30_cma_c0 = i_unnamed_k0_zts6mmstv267_bs2_merged_bit_select_e;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(18),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(36)
    ) i_unnamed_k0_zts6mmstv267_im30_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv267_im30_cma_ena2, i_unnamed_k0_zts6mmstv267_im30_cma_ena1, i_unnamed_k0_zts6mmstv267_im30_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv267_im30_cma_reset, i_unnamed_k0_zts6mmstv267_im30_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv267_im30_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv267_im30_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv267_im30_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(36), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv267_im30_cma_delay ( .xin(i_unnamed_k0_zts6mmstv267_im30_cma_s0), .xout(i_unnamed_k0_zts6mmstv267_im30_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv267_im30_cma_q = $unsigned(i_unnamed_k0_zts6mmstv267_im30_cma_qq[35:0]);

    // i_unnamed_k0_zts6mmstv267_sums_align_5(BITSHIFT,3721)@68
    assign i_unnamed_k0_zts6mmstv267_sums_align_5_qint = { i_unnamed_k0_zts6mmstv267_im30_cma_q, 36'b000000000000000000000000000000000000 };
    assign i_unnamed_k0_zts6mmstv267_sums_align_5_q = i_unnamed_k0_zts6mmstv267_sums_align_5_qint[71:0];

    // i_unnamed_k0_zts6mmstv267_sums_join_7(BITJOIN,3723)@68
    assign i_unnamed_k0_zts6mmstv267_sums_join_7_q = {i_unnamed_k0_zts6mmstv267_sums_align_6_q, i_unnamed_k0_zts6mmstv267_im13_cma_q, i_unnamed_k0_zts6mmstv267_sums_align_5_q};

    // i_unnamed_k0_zts6mmstv267_sums_result_add_0_1(ADD,3727)@68 + 1
    assign i_unnamed_k0_zts6mmstv267_sums_result_add_0_1_a = {1'b0, i_unnamed_k0_zts6mmstv267_sums_join_7_q};
    assign i_unnamed_k0_zts6mmstv267_sums_result_add_0_1_b = {37'b0000000000000000000000000000000000000, i_unnamed_k0_zts6mmstv267_sums_align_8_q};
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_unnamed_k0_zts6mmstv267_sums_result_add_0_1_o <= 129'b0;
        end
        else
        begin
            i_unnamed_k0_zts6mmstv267_sums_result_add_0_1_o <= $unsigned(i_unnamed_k0_zts6mmstv267_sums_result_add_0_1_a) + $unsigned(i_unnamed_k0_zts6mmstv267_sums_result_add_0_1_b);
        end
    end
    assign i_unnamed_k0_zts6mmstv267_sums_result_add_0_1_q = i_unnamed_k0_zts6mmstv267_sums_result_add_0_1_o[128:0];

    // i_unnamed_k0_zts6mmstv267_ma8_cma(CHAINMULTADD,3980)@65 + 3
    assign i_unnamed_k0_zts6mmstv267_ma8_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv267_ma8_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv267_ma8_cma_ena1 = i_unnamed_k0_zts6mmstv267_ma8_cma_ena0;
    assign i_unnamed_k0_zts6mmstv267_ma8_cma_ena2 = i_unnamed_k0_zts6mmstv267_ma8_cma_ena0;

    assign i_unnamed_k0_zts6mmstv267_ma8_cma_a0 = {8'b00000000, i_unnamed_k0_zts6mmstv267_bs2_merged_bit_select_b[9:0]};
    assign i_unnamed_k0_zts6mmstv267_ma8_cma_c0 = i_unnamed_k0_zts6mmstv267_bs1_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv267_ma8_cma_a1 = i_unnamed_k0_zts6mmstv267_bs2_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv267_ma8_cma_c1 = i_unnamed_k0_zts6mmstv267_bs1_merged_bit_select_c;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(37)
    ) i_unnamed_k0_zts6mmstv267_ma8_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv267_ma8_cma_ena2, i_unnamed_k0_zts6mmstv267_ma8_cma_ena1, i_unnamed_k0_zts6mmstv267_ma8_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv267_ma8_cma_reset, i_unnamed_k0_zts6mmstv267_ma8_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv267_ma8_cma_a1),
        .by(i_unnamed_k0_zts6mmstv267_ma8_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv267_ma8_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv267_ma8_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv267_ma8_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(37), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv267_ma8_cma_delay ( .xin(i_unnamed_k0_zts6mmstv267_ma8_cma_s0), .xout(i_unnamed_k0_zts6mmstv267_ma8_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv267_ma8_cma_q = $unsigned(i_unnamed_k0_zts6mmstv267_ma8_cma_qq[36:0]);

    // i_unnamed_k0_zts6mmstv267_sums_align_3(BITSHIFT,3719)@68
    assign i_unnamed_k0_zts6mmstv267_sums_align_3_qint = { i_unnamed_k0_zts6mmstv267_ma8_cma_q, 17'b00000000000000000 };
    assign i_unnamed_k0_zts6mmstv267_sums_align_3_q = i_unnamed_k0_zts6mmstv267_sums_align_3_qint[53:0];

    // i_unnamed_k0_zts6mmstv267_ma33_cma(CHAINMULTADD,3983)@65 + 3
    assign i_unnamed_k0_zts6mmstv267_ma33_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv267_ma33_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv267_ma33_cma_ena1 = i_unnamed_k0_zts6mmstv267_ma33_cma_ena0;
    assign i_unnamed_k0_zts6mmstv267_ma33_cma_ena2 = i_unnamed_k0_zts6mmstv267_ma33_cma_ena0;

    assign i_unnamed_k0_zts6mmstv267_ma33_cma_a0 = i_unnamed_k0_zts6mmstv267_bs2_merged_bit_select_e;
    assign i_unnamed_k0_zts6mmstv267_ma33_cma_c0 = i_unnamed_k0_zts6mmstv267_bs1_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv267_ma33_cma_a1 = i_unnamed_k0_zts6mmstv267_bs2_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv267_ma33_cma_c1 = i_unnamed_k0_zts6mmstv267_bs1_merged_bit_select_e;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(37)
    ) i_unnamed_k0_zts6mmstv267_ma33_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv267_ma33_cma_ena2, i_unnamed_k0_zts6mmstv267_ma33_cma_ena1, i_unnamed_k0_zts6mmstv267_ma33_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv267_ma33_cma_reset, i_unnamed_k0_zts6mmstv267_ma33_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv267_ma33_cma_a1),
        .by(i_unnamed_k0_zts6mmstv267_ma33_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv267_ma33_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv267_ma33_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv267_ma33_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(37), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv267_ma33_cma_delay ( .xin(i_unnamed_k0_zts6mmstv267_ma33_cma_s0), .xout(i_unnamed_k0_zts6mmstv267_ma33_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv267_ma33_cma_q = $unsigned(i_unnamed_k0_zts6mmstv267_ma33_cma_qq[36:0]);

    // i_unnamed_k0_zts6mmstv267_sums_align_2(BITSHIFT,3718)@68
    assign i_unnamed_k0_zts6mmstv267_sums_align_2_qint = { i_unnamed_k0_zts6mmstv267_ma33_cma_q, 18'b000000000000000000 };
    assign i_unnamed_k0_zts6mmstv267_sums_align_2_q = i_unnamed_k0_zts6mmstv267_sums_align_2_qint[54:0];

    // i_unnamed_k0_zts6mmstv267_sums_join_4(BITJOIN,3720)@68
    assign i_unnamed_k0_zts6mmstv267_sums_join_4_q = {i_unnamed_k0_zts6mmstv267_sums_align_3_q, i_unnamed_k0_zts6mmstv267_sums_align_2_q};

    // i_unnamed_k0_zts6mmstv267_ma3_cma(CHAINMULTADD,3979)@65 + 3
    assign i_unnamed_k0_zts6mmstv267_ma3_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv267_ma3_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv267_ma3_cma_ena1 = i_unnamed_k0_zts6mmstv267_ma3_cma_ena0;
    assign i_unnamed_k0_zts6mmstv267_ma3_cma_ena2 = i_unnamed_k0_zts6mmstv267_ma3_cma_ena0;

    assign i_unnamed_k0_zts6mmstv267_ma3_cma_a0 = i_unnamed_k0_zts6mmstv267_bs1_merged_bit_select_b;
    assign i_unnamed_k0_zts6mmstv267_ma3_cma_c0 = i_unnamed_k0_zts6mmstv267_bs2_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv267_ma3_cma_a1 = i_unnamed_k0_zts6mmstv267_bs2_merged_bit_select_b;
    assign i_unnamed_k0_zts6mmstv267_ma3_cma_c1 = i_unnamed_k0_zts6mmstv267_bs1_merged_bit_select_c;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(10),
        .by_clock("0"),
        .by_width(10),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(29)
    ) i_unnamed_k0_zts6mmstv267_ma3_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv267_ma3_cma_ena2, i_unnamed_k0_zts6mmstv267_ma3_cma_ena1, i_unnamed_k0_zts6mmstv267_ma3_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv267_ma3_cma_reset, i_unnamed_k0_zts6mmstv267_ma3_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv267_ma3_cma_a1),
        .by(i_unnamed_k0_zts6mmstv267_ma3_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv267_ma3_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv267_ma3_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv267_ma3_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(29), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv267_ma3_cma_delay ( .xin(i_unnamed_k0_zts6mmstv267_ma3_cma_s0), .xout(i_unnamed_k0_zts6mmstv267_ma3_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv267_ma3_cma_q = $unsigned(i_unnamed_k0_zts6mmstv267_ma3_cma_qq[28:0]);

    // i_unnamed_k0_zts6mmstv267_sums_align_0(BITSHIFT,3716)@68
    assign i_unnamed_k0_zts6mmstv267_sums_align_0_qint = { i_unnamed_k0_zts6mmstv267_ma3_cma_q, 17'b00000000000000000 };
    assign i_unnamed_k0_zts6mmstv267_sums_align_0_q = i_unnamed_k0_zts6mmstv267_sums_align_0_qint[45:0];

    // i_unnamed_k0_zts6mmstv267_ma25_cma(CHAINMULTADD,3982)@65 + 3
    assign i_unnamed_k0_zts6mmstv267_ma25_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv267_ma25_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv267_ma25_cma_ena1 = i_unnamed_k0_zts6mmstv267_ma25_cma_ena0;
    assign i_unnamed_k0_zts6mmstv267_ma25_cma_ena2 = i_unnamed_k0_zts6mmstv267_ma25_cma_ena0;

    assign i_unnamed_k0_zts6mmstv267_ma25_cma_a0 = i_unnamed_k0_zts6mmstv267_bs2_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv267_ma25_cma_c0 = i_unnamed_k0_zts6mmstv267_bs1_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv267_ma25_cma_a1 = i_unnamed_k0_zts6mmstv267_bs2_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv267_ma25_cma_c1 = i_unnamed_k0_zts6mmstv267_bs1_merged_bit_select_e;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(37)
    ) i_unnamed_k0_zts6mmstv267_ma25_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv267_ma25_cma_ena2, i_unnamed_k0_zts6mmstv267_ma25_cma_ena1, i_unnamed_k0_zts6mmstv267_ma25_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv267_ma25_cma_reset, i_unnamed_k0_zts6mmstv267_ma25_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv267_ma25_cma_a1),
        .by(i_unnamed_k0_zts6mmstv267_ma25_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv267_ma25_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv267_ma25_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv267_ma25_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(37), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv267_ma25_cma_delay ( .xin(i_unnamed_k0_zts6mmstv267_ma25_cma_s0), .xout(i_unnamed_k0_zts6mmstv267_ma25_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv267_ma25_cma_q = $unsigned(i_unnamed_k0_zts6mmstv267_ma25_cma_qq[36:0]);

    // i_unnamed_k0_zts6mmstv267_im38_cma(CHAINMULTADD,3926)@65 + 3
    assign i_unnamed_k0_zts6mmstv267_im38_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv267_im38_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv267_im38_cma_ena1 = i_unnamed_k0_zts6mmstv267_im38_cma_ena0;
    assign i_unnamed_k0_zts6mmstv267_im38_cma_ena2 = i_unnamed_k0_zts6mmstv267_im38_cma_ena0;

    assign i_unnamed_k0_zts6mmstv267_im38_cma_a0 = i_unnamed_k0_zts6mmstv267_bs1_merged_bit_select_e;
    assign i_unnamed_k0_zts6mmstv267_im38_cma_c0 = i_unnamed_k0_zts6mmstv267_bs2_merged_bit_select_e;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(18),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(36)
    ) i_unnamed_k0_zts6mmstv267_im38_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv267_im38_cma_ena2, i_unnamed_k0_zts6mmstv267_im38_cma_ena1, i_unnamed_k0_zts6mmstv267_im38_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv267_im38_cma_reset, i_unnamed_k0_zts6mmstv267_im38_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv267_im38_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv267_im38_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv267_im38_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(36), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv267_im38_cma_delay ( .xin(i_unnamed_k0_zts6mmstv267_im38_cma_s0), .xout(i_unnamed_k0_zts6mmstv267_im38_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv267_im38_cma_q = $unsigned(i_unnamed_k0_zts6mmstv267_im38_cma_qq[35:0]);

    // i_unnamed_k0_zts6mmstv267_sums_join_1(BITJOIN,3717)@68
    assign i_unnamed_k0_zts6mmstv267_sums_join_1_q = {i_unnamed_k0_zts6mmstv267_sums_align_0_q, i_unnamed_k0_zts6mmstv267_ma25_cma_q, i_unnamed_k0_zts6mmstv267_im38_cma_q};

    // i_unnamed_k0_zts6mmstv267_sums_result_add_0_0(ADD,3726)@68 + 1
    assign i_unnamed_k0_zts6mmstv267_sums_result_add_0_0_a = {1'b0, i_unnamed_k0_zts6mmstv267_sums_join_1_q};
    assign i_unnamed_k0_zts6mmstv267_sums_result_add_0_0_b = {11'b00000000000, i_unnamed_k0_zts6mmstv267_sums_join_4_q};
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_unnamed_k0_zts6mmstv267_sums_result_add_0_0_o <= 120'b0;
        end
        else
        begin
            i_unnamed_k0_zts6mmstv267_sums_result_add_0_0_o <= $unsigned(i_unnamed_k0_zts6mmstv267_sums_result_add_0_0_a) + $unsigned(i_unnamed_k0_zts6mmstv267_sums_result_add_0_0_b);
        end
    end
    assign i_unnamed_k0_zts6mmstv267_sums_result_add_0_0_q = i_unnamed_k0_zts6mmstv267_sums_result_add_0_0_o[119:0];

    // i_unnamed_k0_zts6mmstv267_sums_result_add_1_0(ADD,3728)@69
    assign i_unnamed_k0_zts6mmstv267_sums_result_add_1_0_a = {10'b0000000000, i_unnamed_k0_zts6mmstv267_sums_result_add_0_0_q};
    assign i_unnamed_k0_zts6mmstv267_sums_result_add_1_0_b = {1'b0, i_unnamed_k0_zts6mmstv267_sums_result_add_0_1_q};
    assign i_unnamed_k0_zts6mmstv267_sums_result_add_1_0_o = $unsigned(i_unnamed_k0_zts6mmstv267_sums_result_add_1_0_a) + $unsigned(i_unnamed_k0_zts6mmstv267_sums_result_add_1_0_b);
    assign i_unnamed_k0_zts6mmstv267_sums_result_add_1_0_q = i_unnamed_k0_zts6mmstv267_sums_result_add_1_0_o[129:0];

    // bgTrunc_i_unnamed_k0_zts6mmstv267_sel_x(BITSELECT,228)@69
    assign bgTrunc_i_unnamed_k0_zts6mmstv267_sel_x_in = i_unnamed_k0_zts6mmstv267_sums_result_add_1_0_q[127:0];
    assign bgTrunc_i_unnamed_k0_zts6mmstv267_sel_x_b = bgTrunc_i_unnamed_k0_zts6mmstv267_sel_x_in[63:0];

    // redist409_bgTrunc_i_unnamed_k0_zts6mmstv267_sel_x_b_1(DELAY,4430)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist409_bgTrunc_i_unnamed_k0_zts6mmstv267_sel_x_b_1_q <= '0;
        end
        else
        begin
            redist409_bgTrunc_i_unnamed_k0_zts6mmstv267_sel_x_b_1_q <= $unsigned(bgTrunc_i_unnamed_k0_zts6mmstv267_sel_x_b);
        end
    end

    // redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_notEnable(LOGICAL,4871)
    assign redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_notEnable_q = $unsigned(~ (VCC_q));

    // redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_nor(LOGICAL,4872)
    assign redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_nor_q = ~ (redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_notEnable_q | redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_sticky_ena_q);

    // redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_mem_last(CONSTANT,4868)
    assign redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_mem_last_q = $unsigned(8'b01000000);

    // redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_cmp(LOGICAL,4869)
    assign redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_cmp_b = {1'b0, redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_rdcnt_q};
    assign redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_cmp_q = $unsigned(redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_mem_last_q == redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_cmp_b ? 1'b1 : 1'b0);

    // redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_cmpReg(REG,4870)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_cmpReg_q <= $unsigned(redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_cmp_q);
        end
    end

    // redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_sticky_ena(REG,4873)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_nor_q == 1'b1)
        begin
            redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_sticky_ena_q <= $unsigned(redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_cmpReg_q);
        end
    end

    // redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_enaAnd(LOGICAL,4874)
    assign redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_enaAnd_q = redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_sticky_ena_q & VCC_q;

    // redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_rdcnt(COUNTER,4866)
    // low=0, high=65, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_rdcnt_i <= 7'd0;
            redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_rdcnt_i == 7'd64)
            begin
                redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_rdcnt_eq <= 1'b0;
            end
            if (redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_rdcnt_eq == 1'b1)
            begin
                redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_rdcnt_i <= $unsigned(redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_rdcnt_i) + $unsigned(7'd63);
            end
            else
            begin
                redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_rdcnt_i <= $unsigned(redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_rdcnt_i) + $unsigned(7'd1);
            end
        end
    end
    assign redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_rdcnt_q = redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_rdcnt_i[6:0];

    // redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_inputreg0(DELAY,4864)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_inputreg0_q <= '0;
        end
        else
        begin
            redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_inputreg0_q <= $unsigned(i_unnamed_k0_zts6mmstv263_vt_join_q);
        end
    end

    // redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_wraddr(REG,4867)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_wraddr_q <= $unsigned(7'b1000001);
        end
        else
        begin
            redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_wraddr_q <= $unsigned(redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_rdcnt_q);
        end
    end

    // redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_mem(DUALMEM,4865)
    assign redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_mem_ia = $unsigned(redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_inputreg0_q);
    assign redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_mem_aa = redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_wraddr_q;
    assign redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_mem_ab = redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_rdcnt_q;
    assign redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(7),
        .numwords_a(66),
        .width_b(64),
        .widthad_b(7),
        .numwords_b(66),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_mem_dmem (
        .clocken1(redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_mem_reset0),
        .clock1(clock),
        .address_a(redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_mem_aa),
        .data_a(redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_mem_ab),
        .q_b(redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_mem_q = redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_mem_iq[63:0];

    // i_decomposed972_k0_zts6mmstv268(SUB,83)@70
    assign i_decomposed972_k0_zts6mmstv268_a = {1'b0, redist422_i_unnamed_k0_zts6mmstv263_vt_join_q_68_mem_q};
    assign i_decomposed972_k0_zts6mmstv268_b = {1'b0, redist409_bgTrunc_i_unnamed_k0_zts6mmstv267_sel_x_b_1_q};
    assign i_decomposed972_k0_zts6mmstv268_o = $unsigned(i_decomposed972_k0_zts6mmstv268_a) - $unsigned(i_decomposed972_k0_zts6mmstv268_b);
    assign i_decomposed972_k0_zts6mmstv268_q = i_decomposed972_k0_zts6mmstv268_o[64:0];

    // bgTrunc_i_decomposed972_k0_zts6mmstv268_sel_x(BITSELECT,201)@70
    assign bgTrunc_i_decomposed972_k0_zts6mmstv268_sel_x_b = $unsigned(i_decomposed972_k0_zts6mmstv268_q[63:0]);

    // redist419_bgTrunc_i_decomposed972_k0_zts6mmstv268_sel_x_b_1(DELAY,4440)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist419_bgTrunc_i_decomposed972_k0_zts6mmstv268_sel_x_b_1_q <= '0;
        end
        else
        begin
            redist419_bgTrunc_i_decomposed972_k0_zts6mmstv268_sel_x_b_1_q <= $unsigned(bgTrunc_i_decomposed972_k0_zts6mmstv268_sel_x_b);
        end
    end

    // valid_fanout_reg4(REG,3176)@70 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg4_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg4_q <= $unsigned(redist395_sync_together154_aunroll_x_in_i_valid_69_q);
        end
    end

    // i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer39_k0_zts6mmstv29_aunroll_x(BLACKBOX,244)@71
    k0_ZTS6MMstv2_i_llvm_fpga_ffwd_dest_s_cl0000fer39_k0_zts6mmstv20 thei_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer39_k0_zts6mmstv29_aunroll_x (
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg4_q),
        .in_intel_reserved_ffwd_8_0_0_tpl(in_intel_reserved_ffwd_8_0_0_tpl),
        .in_intel_reserved_ffwd_8_0_1_tpl(in_intel_reserved_ffwd_8_0_1_tpl),
        .out_stall_out(),
        .out_valid_out(),
        .out_dest_data_out_8_0_0_tpl(),
        .out_dest_data_out_8_0_1_tpl(i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer39_k0_zts6mmstv29_aunroll_x_out_dest_data_out_8_0_1_tpl),
        .clock(clock),
        .resetn(resetn)
    );

    // redist189_resFinalIntDiv_uid3171_i_unnamed_k0_zts6mmstv265_q_1(DELAY,4210)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist189_resFinalIntDiv_uid3171_i_unnamed_k0_zts6mmstv265_q_1_q <= '0;
        end
        else
        begin
            redist189_resFinalIntDiv_uid3171_i_unnamed_k0_zts6mmstv265_q_1_q <= $unsigned(resFinalIntDiv_uid3171_i_unnamed_k0_zts6mmstv265_q);
        end
    end

    // valid_fanout_reg5(REG,3177)@65 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg5_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg5_q <= $unsigned(redist393_sync_together154_aunroll_x_in_i_valid_64_q);
        end
    end

    // i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x(BLACKBOX,243)@66
    k0_ZTS6MMstv2_i_llvm_fpga_ffwd_dest_s_cl0000r2638_k0_zts6mmstv20 thei_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x (
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg5_q),
        .in_intel_reserved_ffwd_7_0_0_tpl(in_intel_reserved_ffwd_7_0_0_tpl),
        .in_intel_reserved_ffwd_7_0_1_tpl(in_intel_reserved_ffwd_7_0_1_tpl),
        .out_stall_out(),
        .out_valid_out(),
        .out_dest_data_out_7_0_0_tpl(i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x_out_dest_data_out_7_0_0_tpl),
        .out_dest_data_out_7_0_1_tpl(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_unnamed_k0_zts6mmstv278(ADD,185)@66
    assign i_unnamed_k0_zts6mmstv278_a = {1'b0, i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x_out_dest_data_out_7_0_0_tpl};
    assign i_unnamed_k0_zts6mmstv278_b = {1'b0, redist189_resFinalIntDiv_uid3171_i_unnamed_k0_zts6mmstv265_q_1_q};
    assign i_unnamed_k0_zts6mmstv278_o = $unsigned(i_unnamed_k0_zts6mmstv278_a) + $unsigned(i_unnamed_k0_zts6mmstv278_b);
    assign i_unnamed_k0_zts6mmstv278_q = i_unnamed_k0_zts6mmstv278_o[64:0];

    // bgTrunc_i_unnamed_k0_zts6mmstv278_sel_x(BITSELECT,236)@66
    assign bgTrunc_i_unnamed_k0_zts6mmstv278_sel_x_b = i_unnamed_k0_zts6mmstv278_q[63:0];

    // i_unnamed_k0_zts6mmstv279_bs2_merged_bit_select(BITSELECT,4014)@66
    assign i_unnamed_k0_zts6mmstv279_bs2_merged_bit_select_b = bgTrunc_i_unnamed_k0_zts6mmstv278_sel_x_b[63:54];
    assign i_unnamed_k0_zts6mmstv279_bs2_merged_bit_select_c = bgTrunc_i_unnamed_k0_zts6mmstv278_sel_x_b[53:36];
    assign i_unnamed_k0_zts6mmstv279_bs2_merged_bit_select_d = bgTrunc_i_unnamed_k0_zts6mmstv278_sel_x_b[35:18];
    assign i_unnamed_k0_zts6mmstv279_bs2_merged_bit_select_e = bgTrunc_i_unnamed_k0_zts6mmstv278_sel_x_b[17:0];

    // valid_fanout_reg6(REG,3178)@65 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg6_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg6_q <= $unsigned(redist393_sync_together154_aunroll_x_in_i_valid_64_q);
        end
    end

    // i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x(BLACKBOX,242)@66
    k0_ZTS6MMstv2_i_llvm_fpga_ffwd_dest_s_cl0000fer37_k0_zts6mmstv20 thei_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x (
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg6_q),
        .in_intel_reserved_ffwd_6_0_0_tpl(in_intel_reserved_ffwd_6_0_0_tpl),
        .in_intel_reserved_ffwd_6_0_1_tpl(in_intel_reserved_ffwd_6_0_1_tpl),
        .out_stall_out(),
        .out_valid_out(),
        .out_dest_data_out_6_0_0_tpl(),
        .out_dest_data_out_6_0_1_tpl(i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x_out_dest_data_out_6_0_1_tpl),
        .clock(clock),
        .resetn(resetn)
    );

    // i_unnamed_k0_zts6mmstv237_bs1_merged_bit_select(BITSELECT,4015)@66
    assign i_unnamed_k0_zts6mmstv237_bs1_merged_bit_select_b = i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x_out_dest_data_out_6_0_1_tpl[63:54];
    assign i_unnamed_k0_zts6mmstv237_bs1_merged_bit_select_c = i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x_out_dest_data_out_6_0_1_tpl[53:36];
    assign i_unnamed_k0_zts6mmstv237_bs1_merged_bit_select_d = i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x_out_dest_data_out_6_0_1_tpl[35:18];
    assign i_unnamed_k0_zts6mmstv237_bs1_merged_bit_select_e = i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x_out_dest_data_out_6_0_1_tpl[17:0];

    // i_unnamed_k0_zts6mmstv279_ma16_cma(CHAINMULTADD,3996)@66 + 3
    assign i_unnamed_k0_zts6mmstv279_ma16_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv279_ma16_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv279_ma16_cma_ena1 = i_unnamed_k0_zts6mmstv279_ma16_cma_ena0;
    assign i_unnamed_k0_zts6mmstv279_ma16_cma_ena2 = i_unnamed_k0_zts6mmstv279_ma16_cma_ena0;

    assign i_unnamed_k0_zts6mmstv279_ma16_cma_a0 = {8'b00000000, i_unnamed_k0_zts6mmstv237_bs1_merged_bit_select_b[9:0]};
    assign i_unnamed_k0_zts6mmstv279_ma16_cma_c0 = i_unnamed_k0_zts6mmstv279_bs2_merged_bit_select_e;
    assign i_unnamed_k0_zts6mmstv279_ma16_cma_a1 = {8'b00000000, i_unnamed_k0_zts6mmstv279_bs2_merged_bit_select_b[9:0]};
    assign i_unnamed_k0_zts6mmstv279_ma16_cma_c1 = i_unnamed_k0_zts6mmstv237_bs1_merged_bit_select_e;
    assign i_unnamed_k0_zts6mmstv279_ma16_cma_a2 = i_unnamed_k0_zts6mmstv279_bs2_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv279_ma16_cma_c2 = i_unnamed_k0_zts6mmstv237_bs1_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv279_ma16_cma_a3 = i_unnamed_k0_zts6mmstv279_bs2_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv279_ma16_cma_c3 = i_unnamed_k0_zts6mmstv237_bs1_merged_bit_select_d;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("none")
    ) i_unnamed_k0_zts6mmstv279_ma16_cma_DSP1 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv279_ma16_cma_ena2, i_unnamed_k0_zts6mmstv279_ma16_cma_ena1, i_unnamed_k0_zts6mmstv279_ma16_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv279_ma16_cma_reset, i_unnamed_k0_zts6mmstv279_ma16_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv279_ma16_cma_a3),
        .by(i_unnamed_k0_zts6mmstv279_ma16_cma_a2),
        .ax(i_unnamed_k0_zts6mmstv279_ma16_cma_c3),
        .bx(i_unnamed_k0_zts6mmstv279_ma16_cma_c2),
        .chainout(i_unnamed_k0_zts6mmstv279_ma16_cma_s2),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .resulta(),
        .resultb(),
        .dftout()
    );
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("true"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(38)
    ) i_unnamed_k0_zts6mmstv279_ma16_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv279_ma16_cma_ena2, i_unnamed_k0_zts6mmstv279_ma16_cma_ena1, i_unnamed_k0_zts6mmstv279_ma16_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv279_ma16_cma_reset, i_unnamed_k0_zts6mmstv279_ma16_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv279_ma16_cma_a1),
        .by(i_unnamed_k0_zts6mmstv279_ma16_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv279_ma16_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv279_ma16_cma_c0),
        .chainin(i_unnamed_k0_zts6mmstv279_ma16_cma_s2),
        .resulta(i_unnamed_k0_zts6mmstv279_ma16_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(38), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv279_ma16_cma_delay ( .xin(i_unnamed_k0_zts6mmstv279_ma16_cma_s0), .xout(i_unnamed_k0_zts6mmstv279_ma16_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv279_ma16_cma_q = $unsigned(i_unnamed_k0_zts6mmstv279_ma16_cma_qq[37:0]);

    // i_unnamed_k0_zts6mmstv279_sums_align_8(BITSHIFT,3886)@69
    assign i_unnamed_k0_zts6mmstv279_sums_align_8_qint = { i_unnamed_k0_zts6mmstv279_ma16_cma_q, 54'b000000000000000000000000000000000000000000000000000000 };
    assign i_unnamed_k0_zts6mmstv279_sums_align_8_q = i_unnamed_k0_zts6mmstv279_sums_align_8_qint[91:0];

    // i_unnamed_k0_zts6mmstv279_im0_cma(CHAINMULTADD,3935)@66 + 3
    assign i_unnamed_k0_zts6mmstv279_im0_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv279_im0_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv279_im0_cma_ena1 = i_unnamed_k0_zts6mmstv279_im0_cma_ena0;
    assign i_unnamed_k0_zts6mmstv279_im0_cma_ena2 = i_unnamed_k0_zts6mmstv279_im0_cma_ena0;

    assign i_unnamed_k0_zts6mmstv279_im0_cma_a0 = i_unnamed_k0_zts6mmstv237_bs1_merged_bit_select_b;
    assign i_unnamed_k0_zts6mmstv279_im0_cma_c0 = i_unnamed_k0_zts6mmstv279_bs2_merged_bit_select_b;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(10),
        .ax_clock("0"),
        .ax_width(10),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(20)
    ) i_unnamed_k0_zts6mmstv279_im0_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv279_im0_cma_ena2, i_unnamed_k0_zts6mmstv279_im0_cma_ena1, i_unnamed_k0_zts6mmstv279_im0_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv279_im0_cma_reset, i_unnamed_k0_zts6mmstv279_im0_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv279_im0_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv279_im0_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv279_im0_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(20), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv279_im0_cma_delay ( .xin(i_unnamed_k0_zts6mmstv279_im0_cma_s0), .xout(i_unnamed_k0_zts6mmstv279_im0_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv279_im0_cma_q = $unsigned(i_unnamed_k0_zts6mmstv279_im0_cma_qq[19:0]);

    // i_unnamed_k0_zts6mmstv279_sums_align_6(BITSHIFT,3884)@69
    assign i_unnamed_k0_zts6mmstv279_sums_align_6_qint = { i_unnamed_k0_zts6mmstv279_im0_cma_q, 8'b00000000 };
    assign i_unnamed_k0_zts6mmstv279_sums_align_6_q = i_unnamed_k0_zts6mmstv279_sums_align_6_qint[27:0];

    // i_unnamed_k0_zts6mmstv279_im13_cma(CHAINMULTADD,3936)@66 + 3
    assign i_unnamed_k0_zts6mmstv279_im13_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv279_im13_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv279_im13_cma_ena1 = i_unnamed_k0_zts6mmstv279_im13_cma_ena0;
    assign i_unnamed_k0_zts6mmstv279_im13_cma_ena2 = i_unnamed_k0_zts6mmstv279_im13_cma_ena0;

    assign i_unnamed_k0_zts6mmstv279_im13_cma_a0 = i_unnamed_k0_zts6mmstv279_bs2_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv279_im13_cma_c0 = i_unnamed_k0_zts6mmstv237_bs1_merged_bit_select_b;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(10),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(28)
    ) i_unnamed_k0_zts6mmstv279_im13_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv279_im13_cma_ena2, i_unnamed_k0_zts6mmstv279_im13_cma_ena1, i_unnamed_k0_zts6mmstv279_im13_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv279_im13_cma_reset, i_unnamed_k0_zts6mmstv279_im13_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv279_im13_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv279_im13_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv279_im13_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(28), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv279_im13_cma_delay ( .xin(i_unnamed_k0_zts6mmstv279_im13_cma_s0), .xout(i_unnamed_k0_zts6mmstv279_im13_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv279_im13_cma_q = $unsigned(i_unnamed_k0_zts6mmstv279_im13_cma_qq[27:0]);

    // i_unnamed_k0_zts6mmstv279_im30_cma(CHAINMULTADD,3937)@66 + 3
    assign i_unnamed_k0_zts6mmstv279_im30_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv279_im30_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv279_im30_cma_ena1 = i_unnamed_k0_zts6mmstv279_im30_cma_ena0;
    assign i_unnamed_k0_zts6mmstv279_im30_cma_ena2 = i_unnamed_k0_zts6mmstv279_im30_cma_ena0;

    assign i_unnamed_k0_zts6mmstv279_im30_cma_a0 = i_unnamed_k0_zts6mmstv237_bs1_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv279_im30_cma_c0 = i_unnamed_k0_zts6mmstv279_bs2_merged_bit_select_e;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(18),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(36)
    ) i_unnamed_k0_zts6mmstv279_im30_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv279_im30_cma_ena2, i_unnamed_k0_zts6mmstv279_im30_cma_ena1, i_unnamed_k0_zts6mmstv279_im30_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv279_im30_cma_reset, i_unnamed_k0_zts6mmstv279_im30_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv279_im30_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv279_im30_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv279_im30_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(36), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv279_im30_cma_delay ( .xin(i_unnamed_k0_zts6mmstv279_im30_cma_s0), .xout(i_unnamed_k0_zts6mmstv279_im30_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv279_im30_cma_q = $unsigned(i_unnamed_k0_zts6mmstv279_im30_cma_qq[35:0]);

    // i_unnamed_k0_zts6mmstv279_sums_align_5(BITSHIFT,3883)@69
    assign i_unnamed_k0_zts6mmstv279_sums_align_5_qint = { i_unnamed_k0_zts6mmstv279_im30_cma_q, 36'b000000000000000000000000000000000000 };
    assign i_unnamed_k0_zts6mmstv279_sums_align_5_q = i_unnamed_k0_zts6mmstv279_sums_align_5_qint[71:0];

    // i_unnamed_k0_zts6mmstv279_sums_join_7(BITJOIN,3885)@69
    assign i_unnamed_k0_zts6mmstv279_sums_join_7_q = {i_unnamed_k0_zts6mmstv279_sums_align_6_q, i_unnamed_k0_zts6mmstv279_im13_cma_q, i_unnamed_k0_zts6mmstv279_sums_align_5_q};

    // i_unnamed_k0_zts6mmstv279_sums_result_add_0_1(ADD,3889)@69 + 1
    assign i_unnamed_k0_zts6mmstv279_sums_result_add_0_1_a = {1'b0, i_unnamed_k0_zts6mmstv279_sums_join_7_q};
    assign i_unnamed_k0_zts6mmstv279_sums_result_add_0_1_b = {37'b0000000000000000000000000000000000000, i_unnamed_k0_zts6mmstv279_sums_align_8_q};
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_unnamed_k0_zts6mmstv279_sums_result_add_0_1_o <= 129'b0;
        end
        else
        begin
            i_unnamed_k0_zts6mmstv279_sums_result_add_0_1_o <= $unsigned(i_unnamed_k0_zts6mmstv279_sums_result_add_0_1_a) + $unsigned(i_unnamed_k0_zts6mmstv279_sums_result_add_0_1_b);
        end
    end
    assign i_unnamed_k0_zts6mmstv279_sums_result_add_0_1_q = i_unnamed_k0_zts6mmstv279_sums_result_add_0_1_o[128:0];

    // i_unnamed_k0_zts6mmstv279_ma8_cma(CHAINMULTADD,3995)@66 + 3
    assign i_unnamed_k0_zts6mmstv279_ma8_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv279_ma8_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv279_ma8_cma_ena1 = i_unnamed_k0_zts6mmstv279_ma8_cma_ena0;
    assign i_unnamed_k0_zts6mmstv279_ma8_cma_ena2 = i_unnamed_k0_zts6mmstv279_ma8_cma_ena0;

    assign i_unnamed_k0_zts6mmstv279_ma8_cma_a0 = {8'b00000000, i_unnamed_k0_zts6mmstv279_bs2_merged_bit_select_b[9:0]};
    assign i_unnamed_k0_zts6mmstv279_ma8_cma_c0 = i_unnamed_k0_zts6mmstv237_bs1_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv279_ma8_cma_a1 = i_unnamed_k0_zts6mmstv279_bs2_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv279_ma8_cma_c1 = i_unnamed_k0_zts6mmstv237_bs1_merged_bit_select_c;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(37)
    ) i_unnamed_k0_zts6mmstv279_ma8_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv279_ma8_cma_ena2, i_unnamed_k0_zts6mmstv279_ma8_cma_ena1, i_unnamed_k0_zts6mmstv279_ma8_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv279_ma8_cma_reset, i_unnamed_k0_zts6mmstv279_ma8_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv279_ma8_cma_a1),
        .by(i_unnamed_k0_zts6mmstv279_ma8_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv279_ma8_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv279_ma8_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv279_ma8_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(37), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv279_ma8_cma_delay ( .xin(i_unnamed_k0_zts6mmstv279_ma8_cma_s0), .xout(i_unnamed_k0_zts6mmstv279_ma8_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv279_ma8_cma_q = $unsigned(i_unnamed_k0_zts6mmstv279_ma8_cma_qq[36:0]);

    // i_unnamed_k0_zts6mmstv279_sums_align_3(BITSHIFT,3881)@69
    assign i_unnamed_k0_zts6mmstv279_sums_align_3_qint = { i_unnamed_k0_zts6mmstv279_ma8_cma_q, 17'b00000000000000000 };
    assign i_unnamed_k0_zts6mmstv279_sums_align_3_q = i_unnamed_k0_zts6mmstv279_sums_align_3_qint[53:0];

    // i_unnamed_k0_zts6mmstv279_ma33_cma(CHAINMULTADD,3998)@66 + 3
    assign i_unnamed_k0_zts6mmstv279_ma33_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv279_ma33_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv279_ma33_cma_ena1 = i_unnamed_k0_zts6mmstv279_ma33_cma_ena0;
    assign i_unnamed_k0_zts6mmstv279_ma33_cma_ena2 = i_unnamed_k0_zts6mmstv279_ma33_cma_ena0;

    assign i_unnamed_k0_zts6mmstv279_ma33_cma_a0 = i_unnamed_k0_zts6mmstv279_bs2_merged_bit_select_e;
    assign i_unnamed_k0_zts6mmstv279_ma33_cma_c0 = i_unnamed_k0_zts6mmstv237_bs1_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv279_ma33_cma_a1 = i_unnamed_k0_zts6mmstv279_bs2_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv279_ma33_cma_c1 = i_unnamed_k0_zts6mmstv237_bs1_merged_bit_select_e;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(37)
    ) i_unnamed_k0_zts6mmstv279_ma33_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv279_ma33_cma_ena2, i_unnamed_k0_zts6mmstv279_ma33_cma_ena1, i_unnamed_k0_zts6mmstv279_ma33_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv279_ma33_cma_reset, i_unnamed_k0_zts6mmstv279_ma33_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv279_ma33_cma_a1),
        .by(i_unnamed_k0_zts6mmstv279_ma33_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv279_ma33_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv279_ma33_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv279_ma33_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(37), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv279_ma33_cma_delay ( .xin(i_unnamed_k0_zts6mmstv279_ma33_cma_s0), .xout(i_unnamed_k0_zts6mmstv279_ma33_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv279_ma33_cma_q = $unsigned(i_unnamed_k0_zts6mmstv279_ma33_cma_qq[36:0]);

    // i_unnamed_k0_zts6mmstv279_sums_align_2(BITSHIFT,3880)@69
    assign i_unnamed_k0_zts6mmstv279_sums_align_2_qint = { i_unnamed_k0_zts6mmstv279_ma33_cma_q, 18'b000000000000000000 };
    assign i_unnamed_k0_zts6mmstv279_sums_align_2_q = i_unnamed_k0_zts6mmstv279_sums_align_2_qint[54:0];

    // i_unnamed_k0_zts6mmstv279_sums_join_4(BITJOIN,3882)@69
    assign i_unnamed_k0_zts6mmstv279_sums_join_4_q = {i_unnamed_k0_zts6mmstv279_sums_align_3_q, i_unnamed_k0_zts6mmstv279_sums_align_2_q};

    // i_unnamed_k0_zts6mmstv279_ma3_cma(CHAINMULTADD,3994)@66 + 3
    assign i_unnamed_k0_zts6mmstv279_ma3_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv279_ma3_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv279_ma3_cma_ena1 = i_unnamed_k0_zts6mmstv279_ma3_cma_ena0;
    assign i_unnamed_k0_zts6mmstv279_ma3_cma_ena2 = i_unnamed_k0_zts6mmstv279_ma3_cma_ena0;

    assign i_unnamed_k0_zts6mmstv279_ma3_cma_a0 = i_unnamed_k0_zts6mmstv237_bs1_merged_bit_select_b;
    assign i_unnamed_k0_zts6mmstv279_ma3_cma_c0 = i_unnamed_k0_zts6mmstv279_bs2_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv279_ma3_cma_a1 = i_unnamed_k0_zts6mmstv279_bs2_merged_bit_select_b;
    assign i_unnamed_k0_zts6mmstv279_ma3_cma_c1 = i_unnamed_k0_zts6mmstv237_bs1_merged_bit_select_c;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(10),
        .by_clock("0"),
        .by_width(10),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(29)
    ) i_unnamed_k0_zts6mmstv279_ma3_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv279_ma3_cma_ena2, i_unnamed_k0_zts6mmstv279_ma3_cma_ena1, i_unnamed_k0_zts6mmstv279_ma3_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv279_ma3_cma_reset, i_unnamed_k0_zts6mmstv279_ma3_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv279_ma3_cma_a1),
        .by(i_unnamed_k0_zts6mmstv279_ma3_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv279_ma3_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv279_ma3_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv279_ma3_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(29), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv279_ma3_cma_delay ( .xin(i_unnamed_k0_zts6mmstv279_ma3_cma_s0), .xout(i_unnamed_k0_zts6mmstv279_ma3_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv279_ma3_cma_q = $unsigned(i_unnamed_k0_zts6mmstv279_ma3_cma_qq[28:0]);

    // i_unnamed_k0_zts6mmstv279_sums_align_0(BITSHIFT,3878)@69
    assign i_unnamed_k0_zts6mmstv279_sums_align_0_qint = { i_unnamed_k0_zts6mmstv279_ma3_cma_q, 17'b00000000000000000 };
    assign i_unnamed_k0_zts6mmstv279_sums_align_0_q = i_unnamed_k0_zts6mmstv279_sums_align_0_qint[45:0];

    // i_unnamed_k0_zts6mmstv279_ma25_cma(CHAINMULTADD,3997)@66 + 3
    assign i_unnamed_k0_zts6mmstv279_ma25_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv279_ma25_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv279_ma25_cma_ena1 = i_unnamed_k0_zts6mmstv279_ma25_cma_ena0;
    assign i_unnamed_k0_zts6mmstv279_ma25_cma_ena2 = i_unnamed_k0_zts6mmstv279_ma25_cma_ena0;

    assign i_unnamed_k0_zts6mmstv279_ma25_cma_a0 = i_unnamed_k0_zts6mmstv279_bs2_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv279_ma25_cma_c0 = i_unnamed_k0_zts6mmstv237_bs1_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv279_ma25_cma_a1 = i_unnamed_k0_zts6mmstv279_bs2_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv279_ma25_cma_c1 = i_unnamed_k0_zts6mmstv237_bs1_merged_bit_select_e;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(37)
    ) i_unnamed_k0_zts6mmstv279_ma25_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv279_ma25_cma_ena2, i_unnamed_k0_zts6mmstv279_ma25_cma_ena1, i_unnamed_k0_zts6mmstv279_ma25_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv279_ma25_cma_reset, i_unnamed_k0_zts6mmstv279_ma25_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv279_ma25_cma_a1),
        .by(i_unnamed_k0_zts6mmstv279_ma25_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv279_ma25_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv279_ma25_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv279_ma25_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(37), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv279_ma25_cma_delay ( .xin(i_unnamed_k0_zts6mmstv279_ma25_cma_s0), .xout(i_unnamed_k0_zts6mmstv279_ma25_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv279_ma25_cma_q = $unsigned(i_unnamed_k0_zts6mmstv279_ma25_cma_qq[36:0]);

    // i_unnamed_k0_zts6mmstv279_im38_cma(CHAINMULTADD,3938)@66 + 3
    assign i_unnamed_k0_zts6mmstv279_im38_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv279_im38_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv279_im38_cma_ena1 = i_unnamed_k0_zts6mmstv279_im38_cma_ena0;
    assign i_unnamed_k0_zts6mmstv279_im38_cma_ena2 = i_unnamed_k0_zts6mmstv279_im38_cma_ena0;

    assign i_unnamed_k0_zts6mmstv279_im38_cma_a0 = i_unnamed_k0_zts6mmstv237_bs1_merged_bit_select_e;
    assign i_unnamed_k0_zts6mmstv279_im38_cma_c0 = i_unnamed_k0_zts6mmstv279_bs2_merged_bit_select_e;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(18),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(36)
    ) i_unnamed_k0_zts6mmstv279_im38_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv279_im38_cma_ena2, i_unnamed_k0_zts6mmstv279_im38_cma_ena1, i_unnamed_k0_zts6mmstv279_im38_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv279_im38_cma_reset, i_unnamed_k0_zts6mmstv279_im38_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv279_im38_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv279_im38_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv279_im38_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(36), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv279_im38_cma_delay ( .xin(i_unnamed_k0_zts6mmstv279_im38_cma_s0), .xout(i_unnamed_k0_zts6mmstv279_im38_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv279_im38_cma_q = $unsigned(i_unnamed_k0_zts6mmstv279_im38_cma_qq[35:0]);

    // i_unnamed_k0_zts6mmstv279_sums_join_1(BITJOIN,3879)@69
    assign i_unnamed_k0_zts6mmstv279_sums_join_1_q = {i_unnamed_k0_zts6mmstv279_sums_align_0_q, i_unnamed_k0_zts6mmstv279_ma25_cma_q, i_unnamed_k0_zts6mmstv279_im38_cma_q};

    // i_unnamed_k0_zts6mmstv279_sums_result_add_0_0(ADD,3888)@69 + 1
    assign i_unnamed_k0_zts6mmstv279_sums_result_add_0_0_a = {1'b0, i_unnamed_k0_zts6mmstv279_sums_join_1_q};
    assign i_unnamed_k0_zts6mmstv279_sums_result_add_0_0_b = {11'b00000000000, i_unnamed_k0_zts6mmstv279_sums_join_4_q};
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_unnamed_k0_zts6mmstv279_sums_result_add_0_0_o <= 120'b0;
        end
        else
        begin
            i_unnamed_k0_zts6mmstv279_sums_result_add_0_0_o <= $unsigned(i_unnamed_k0_zts6mmstv279_sums_result_add_0_0_a) + $unsigned(i_unnamed_k0_zts6mmstv279_sums_result_add_0_0_b);
        end
    end
    assign i_unnamed_k0_zts6mmstv279_sums_result_add_0_0_q = i_unnamed_k0_zts6mmstv279_sums_result_add_0_0_o[119:0];

    // i_unnamed_k0_zts6mmstv279_sums_result_add_1_0(ADD,3890)@70
    assign i_unnamed_k0_zts6mmstv279_sums_result_add_1_0_a = {10'b0000000000, i_unnamed_k0_zts6mmstv279_sums_result_add_0_0_q};
    assign i_unnamed_k0_zts6mmstv279_sums_result_add_1_0_b = {1'b0, i_unnamed_k0_zts6mmstv279_sums_result_add_0_1_q};
    assign i_unnamed_k0_zts6mmstv279_sums_result_add_1_0_o = $unsigned(i_unnamed_k0_zts6mmstv279_sums_result_add_1_0_a) + $unsigned(i_unnamed_k0_zts6mmstv279_sums_result_add_1_0_b);
    assign i_unnamed_k0_zts6mmstv279_sums_result_add_1_0_q = i_unnamed_k0_zts6mmstv279_sums_result_add_1_0_o[129:0];

    // bgTrunc_i_unnamed_k0_zts6mmstv279_sel_x(BITSELECT,237)@70
    assign bgTrunc_i_unnamed_k0_zts6mmstv279_sel_x_in = i_unnamed_k0_zts6mmstv279_sums_result_add_1_0_q[127:0];
    assign bgTrunc_i_unnamed_k0_zts6mmstv279_sel_x_b = bgTrunc_i_unnamed_k0_zts6mmstv279_sel_x_in[63:0];

    // redist406_bgTrunc_i_unnamed_k0_zts6mmstv279_sel_x_b_1(DELAY,4427)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist406_bgTrunc_i_unnamed_k0_zts6mmstv279_sel_x_b_1_q <= '0;
        end
        else
        begin
            redist406_bgTrunc_i_unnamed_k0_zts6mmstv279_sel_x_b_1_q <= $unsigned(bgTrunc_i_unnamed_k0_zts6mmstv279_sel_x_b);
        end
    end

    // i_unnamed_k0_zts6mmstv280(ADD,187)@71
    assign i_unnamed_k0_zts6mmstv280_a = {1'b0, redist406_bgTrunc_i_unnamed_k0_zts6mmstv279_sel_x_b_1_q};
    assign i_unnamed_k0_zts6mmstv280_b = {1'b0, i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer39_k0_zts6mmstv29_aunroll_x_out_dest_data_out_8_0_1_tpl};
    assign i_unnamed_k0_zts6mmstv280_o = $unsigned(i_unnamed_k0_zts6mmstv280_a) + $unsigned(i_unnamed_k0_zts6mmstv280_b);
    assign i_unnamed_k0_zts6mmstv280_q = i_unnamed_k0_zts6mmstv280_o[64:0];

    // bgTrunc_i_unnamed_k0_zts6mmstv280_sel_x(BITSELECT,238)@71
    assign bgTrunc_i_unnamed_k0_zts6mmstv280_sel_x_b = i_unnamed_k0_zts6mmstv280_q[63:0];

    // i_unnamed_k0_zts6mmstv281(ADD,188)@71
    assign i_unnamed_k0_zts6mmstv281_a = {1'b0, bgTrunc_i_unnamed_k0_zts6mmstv280_sel_x_b};
    assign i_unnamed_k0_zts6mmstv281_b = {1'b0, redist419_bgTrunc_i_decomposed972_k0_zts6mmstv268_sel_x_b_1_q};
    assign i_unnamed_k0_zts6mmstv281_o = $unsigned(i_unnamed_k0_zts6mmstv281_a) + $unsigned(i_unnamed_k0_zts6mmstv281_b);
    assign i_unnamed_k0_zts6mmstv281_q = i_unnamed_k0_zts6mmstv281_o[64:0];

    // bgTrunc_i_unnamed_k0_zts6mmstv281_sel_x(BITSELECT,239)@71
    assign bgTrunc_i_unnamed_k0_zts6mmstv281_sel_x_b = i_unnamed_k0_zts6mmstv281_q[63:0];

    // dupName_4_i_unnamed_k0_zts6mmstv20_narrow_x(BITSELECT,294)@71
    assign dupName_4_i_unnamed_k0_zts6mmstv20_narrow_x_b = bgTrunc_i_unnamed_k0_zts6mmstv281_sel_x_b[61:0];

    // redist385_dupName_4_i_unnamed_k0_zts6mmstv20_narrow_x_b_1(DELAY,4406)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist385_dupName_4_i_unnamed_k0_zts6mmstv20_narrow_x_b_1_q <= '0;
        end
        else
        begin
            redist385_dupName_4_i_unnamed_k0_zts6mmstv20_narrow_x_b_1_q <= $unsigned(dupName_4_i_unnamed_k0_zts6mmstv20_narrow_x_b);
        end
    end

    // dupName_4_i_unnamed_k0_zts6mmstv20_shift_join_x(BITJOIN,295)@72
    assign dupName_4_i_unnamed_k0_zts6mmstv20_shift_join_x_q = {redist385_dupName_4_i_unnamed_k0_zts6mmstv20_narrow_x_b_1_q, i_unnamed_k0_zts6mmstv235_vt_const_1_q};

    // valid_fanout_reg22(REG,3194)@71 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg22_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg22_q <= $unsigned(redist396_sync_together154_aunroll_x_in_i_valid_70_q);
        end
    end

    // i_llvm_fpga_sync_buffer_p1024f32_arg9_sync_buffer24_k0_zts6mmstv282(BLACKBOX,117)@0
    // in in_i_dependence@72
    // in in_valid_in@72
    // out out_buffer_out@72
    // out out_valid_out@72
    k0_ZTS6MMstv2_i_llvm_fpga_sync_buffer_p10000fer24_k0_zts6mmstv20 thei_llvm_fpga_sync_buffer_p1024f32_arg9_sync_buffer24_k0_zts6mmstv282 (
        .in_buffer_in(in_arg9),
        .in_i_dependence(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg22_q),
        .out_buffer_out(i_llvm_fpga_sync_buffer_p1024f32_arg9_sync_buffer24_k0_zts6mmstv282_out_buffer_out),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_sync_buffer_p1024f32_arg9_sync_buffer24_k0_zts6mmstv282_vt_select_63(BITSELECT,120)@72
    assign i_llvm_fpga_sync_buffer_p1024f32_arg9_sync_buffer24_k0_zts6mmstv282_vt_select_63_b = i_llvm_fpga_sync_buffer_p1024f32_arg9_sync_buffer24_k0_zts6mmstv282_out_buffer_out[63:10];

    // i_llvm_fpga_sync_buffer_p1024f32_arg9_sync_buffer24_k0_zts6mmstv282_vt_join(BITJOIN,119)@72
    assign i_llvm_fpga_sync_buffer_p1024f32_arg9_sync_buffer24_k0_zts6mmstv282_vt_join_q = {i_llvm_fpga_sync_buffer_p1024f32_arg9_sync_buffer24_k0_zts6mmstv282_vt_select_63_b, i_llvm_fpga_sync_buffer_p1024f32_arg13_sync_buffer27_k0_zts6mmstv255_vt_const_9_q};

    // dupName_4_i_unnamed_k0_zts6mmstv20_add_x(ADD,292)@72
    assign dupName_4_i_unnamed_k0_zts6mmstv20_add_x_a = {1'b0, i_llvm_fpga_sync_buffer_p1024f32_arg9_sync_buffer24_k0_zts6mmstv282_vt_join_q};
    assign dupName_4_i_unnamed_k0_zts6mmstv20_add_x_b = {1'b0, dupName_4_i_unnamed_k0_zts6mmstv20_shift_join_x_q};
    assign dupName_4_i_unnamed_k0_zts6mmstv20_add_x_o = $unsigned(dupName_4_i_unnamed_k0_zts6mmstv20_add_x_a) + $unsigned(dupName_4_i_unnamed_k0_zts6mmstv20_add_x_b);
    assign dupName_4_i_unnamed_k0_zts6mmstv20_add_x_q = dupName_4_i_unnamed_k0_zts6mmstv20_add_x_o[64:0];

    // dupName_4_i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x(BITSELECT,297)@72
    assign dupName_4_i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x_b = dupName_4_i_unnamed_k0_zts6mmstv20_add_x_q[63:0];

    // i_unnamed_k0_zts6mmstv283_vt_select_63(BITSELECT,191)@72
    assign i_unnamed_k0_zts6mmstv283_vt_select_63_b = dupName_4_i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x_b[63:2];

    // i_unnamed_k0_zts6mmstv235_vt_const_1(CONSTANT,135)
    assign i_unnamed_k0_zts6mmstv235_vt_const_1_q = $unsigned(2'b00);

    // i_unnamed_k0_zts6mmstv283_vt_join(BITJOIN,190)@72
    assign i_unnamed_k0_zts6mmstv283_vt_join_q = {i_unnamed_k0_zts6mmstv283_vt_select_63_b, i_unnamed_k0_zts6mmstv235_vt_const_1_q};

    // valid_fanout_reg1(REG,3173)@70 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg1_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg1_q <= $unsigned(redist395_sync_together154_aunroll_x_in_i_valid_69_q);
        end
    end

    // i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer42_k0_zts6mmstv23_aunroll_x(BLACKBOX,247)@71
    k0_ZTS6MMstv2_i_llvm_fpga_ffwd_dest_s_cl0000fer42_k0_zts6mmstv20 thei_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer42_k0_zts6mmstv23_aunroll_x (
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg1_q),
        .in_intel_reserved_ffwd_11_0_0_tpl(in_intel_reserved_ffwd_11_0_0_tpl),
        .in_intel_reserved_ffwd_11_0_1_tpl(in_intel_reserved_ffwd_11_0_1_tpl),
        .out_stall_out(),
        .out_valid_out(),
        .out_dest_data_out_11_0_0_tpl(),
        .out_dest_data_out_11_0_1_tpl(i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer42_k0_zts6mmstv23_aunroll_x_out_dest_data_out_11_0_1_tpl),
        .clock(clock),
        .resetn(resetn)
    );

    // valid_fanout_reg2(REG,3174)@65 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg2_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg2_q <= $unsigned(redist393_sync_together154_aunroll_x_in_i_valid_64_q);
        end
    end

    // i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x(BLACKBOX,246)@66
    k0_ZTS6MMstv2_i_llvm_fpga_ffwd_dest_s_cl0000r3041_k0_zts6mmstv20 thei_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x (
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg2_q),
        .in_intel_reserved_ffwd_10_0_0_tpl(in_intel_reserved_ffwd_10_0_0_tpl),
        .in_intel_reserved_ffwd_10_0_1_tpl(in_intel_reserved_ffwd_10_0_1_tpl),
        .out_stall_out(),
        .out_valid_out(),
        .out_dest_data_out_10_0_0_tpl(i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x_out_dest_data_out_10_0_0_tpl),
        .out_dest_data_out_10_0_1_tpl(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_unnamed_k0_zts6mmstv272(ADD,178)@66
    assign i_unnamed_k0_zts6mmstv272_a = {1'b0, i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x_out_dest_data_out_10_0_0_tpl};
    assign i_unnamed_k0_zts6mmstv272_b = {1'b0, redist189_resFinalIntDiv_uid3171_i_unnamed_k0_zts6mmstv265_q_1_q};
    assign i_unnamed_k0_zts6mmstv272_o = $unsigned(i_unnamed_k0_zts6mmstv272_a) + $unsigned(i_unnamed_k0_zts6mmstv272_b);
    assign i_unnamed_k0_zts6mmstv272_q = i_unnamed_k0_zts6mmstv272_o[64:0];

    // bgTrunc_i_unnamed_k0_zts6mmstv272_sel_x(BITSELECT,232)@66
    assign bgTrunc_i_unnamed_k0_zts6mmstv272_sel_x_b = i_unnamed_k0_zts6mmstv272_q[63:0];

    // i_unnamed_k0_zts6mmstv273_bs2_merged_bit_select(BITSELECT,4013)@66
    assign i_unnamed_k0_zts6mmstv273_bs2_merged_bit_select_b = bgTrunc_i_unnamed_k0_zts6mmstv272_sel_x_b[63:54];
    assign i_unnamed_k0_zts6mmstv273_bs2_merged_bit_select_c = bgTrunc_i_unnamed_k0_zts6mmstv272_sel_x_b[53:36];
    assign i_unnamed_k0_zts6mmstv273_bs2_merged_bit_select_d = bgTrunc_i_unnamed_k0_zts6mmstv272_sel_x_b[35:18];
    assign i_unnamed_k0_zts6mmstv273_bs2_merged_bit_select_e = bgTrunc_i_unnamed_k0_zts6mmstv272_sel_x_b[17:0];

    // valid_fanout_reg3(REG,3175)@65 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg3_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg3_q <= $unsigned(redist393_sync_together154_aunroll_x_in_i_valid_64_q);
        end
    end

    // i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x(BLACKBOX,245)@66
    k0_ZTS6MMstv2_i_llvm_fpga_ffwd_dest_s_cl0000fer40_k0_zts6mmstv20 thei_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x (
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg3_q),
        .in_intel_reserved_ffwd_9_0_0_tpl(in_intel_reserved_ffwd_9_0_0_tpl),
        .in_intel_reserved_ffwd_9_0_1_tpl(in_intel_reserved_ffwd_9_0_1_tpl),
        .out_stall_out(),
        .out_valid_out(),
        .out_dest_data_out_9_0_0_tpl(),
        .out_dest_data_out_9_0_1_tpl(i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x_out_dest_data_out_9_0_1_tpl),
        .clock(clock),
        .resetn(resetn)
    );

    // i_unnamed_k0_zts6mmstv231_bs1_merged_bit_select(BITSELECT,4016)@66
    assign i_unnamed_k0_zts6mmstv231_bs1_merged_bit_select_b = i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x_out_dest_data_out_9_0_1_tpl[63:54];
    assign i_unnamed_k0_zts6mmstv231_bs1_merged_bit_select_c = i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x_out_dest_data_out_9_0_1_tpl[53:36];
    assign i_unnamed_k0_zts6mmstv231_bs1_merged_bit_select_d = i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x_out_dest_data_out_9_0_1_tpl[35:18];
    assign i_unnamed_k0_zts6mmstv231_bs1_merged_bit_select_e = i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x_out_dest_data_out_9_0_1_tpl[17:0];

    // i_unnamed_k0_zts6mmstv273_ma16_cma(CHAINMULTADD,3991)@66 + 3
    assign i_unnamed_k0_zts6mmstv273_ma16_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv273_ma16_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv273_ma16_cma_ena1 = i_unnamed_k0_zts6mmstv273_ma16_cma_ena0;
    assign i_unnamed_k0_zts6mmstv273_ma16_cma_ena2 = i_unnamed_k0_zts6mmstv273_ma16_cma_ena0;

    assign i_unnamed_k0_zts6mmstv273_ma16_cma_a0 = {8'b00000000, i_unnamed_k0_zts6mmstv231_bs1_merged_bit_select_b[9:0]};
    assign i_unnamed_k0_zts6mmstv273_ma16_cma_c0 = i_unnamed_k0_zts6mmstv273_bs2_merged_bit_select_e;
    assign i_unnamed_k0_zts6mmstv273_ma16_cma_a1 = {8'b00000000, i_unnamed_k0_zts6mmstv273_bs2_merged_bit_select_b[9:0]};
    assign i_unnamed_k0_zts6mmstv273_ma16_cma_c1 = i_unnamed_k0_zts6mmstv231_bs1_merged_bit_select_e;
    assign i_unnamed_k0_zts6mmstv273_ma16_cma_a2 = i_unnamed_k0_zts6mmstv273_bs2_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv273_ma16_cma_c2 = i_unnamed_k0_zts6mmstv231_bs1_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv273_ma16_cma_a3 = i_unnamed_k0_zts6mmstv273_bs2_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv273_ma16_cma_c3 = i_unnamed_k0_zts6mmstv231_bs1_merged_bit_select_d;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("none")
    ) i_unnamed_k0_zts6mmstv273_ma16_cma_DSP1 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv273_ma16_cma_ena2, i_unnamed_k0_zts6mmstv273_ma16_cma_ena1, i_unnamed_k0_zts6mmstv273_ma16_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv273_ma16_cma_reset, i_unnamed_k0_zts6mmstv273_ma16_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv273_ma16_cma_a3),
        .by(i_unnamed_k0_zts6mmstv273_ma16_cma_a2),
        .ax(i_unnamed_k0_zts6mmstv273_ma16_cma_c3),
        .bx(i_unnamed_k0_zts6mmstv273_ma16_cma_c2),
        .chainout(i_unnamed_k0_zts6mmstv273_ma16_cma_s2),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .resulta(),
        .resultb(),
        .dftout()
    );
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("true"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(38)
    ) i_unnamed_k0_zts6mmstv273_ma16_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv273_ma16_cma_ena2, i_unnamed_k0_zts6mmstv273_ma16_cma_ena1, i_unnamed_k0_zts6mmstv273_ma16_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv273_ma16_cma_reset, i_unnamed_k0_zts6mmstv273_ma16_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv273_ma16_cma_a1),
        .by(i_unnamed_k0_zts6mmstv273_ma16_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv273_ma16_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv273_ma16_cma_c0),
        .chainin(i_unnamed_k0_zts6mmstv273_ma16_cma_s2),
        .resulta(i_unnamed_k0_zts6mmstv273_ma16_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(38), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv273_ma16_cma_delay ( .xin(i_unnamed_k0_zts6mmstv273_ma16_cma_s0), .xout(i_unnamed_k0_zts6mmstv273_ma16_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv273_ma16_cma_q = $unsigned(i_unnamed_k0_zts6mmstv273_ma16_cma_qq[37:0]);

    // i_unnamed_k0_zts6mmstv273_sums_align_8(BITSHIFT,3832)@69
    assign i_unnamed_k0_zts6mmstv273_sums_align_8_qint = { i_unnamed_k0_zts6mmstv273_ma16_cma_q, 54'b000000000000000000000000000000000000000000000000000000 };
    assign i_unnamed_k0_zts6mmstv273_sums_align_8_q = i_unnamed_k0_zts6mmstv273_sums_align_8_qint[91:0];

    // i_unnamed_k0_zts6mmstv273_im0_cma(CHAINMULTADD,3931)@66 + 3
    assign i_unnamed_k0_zts6mmstv273_im0_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv273_im0_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv273_im0_cma_ena1 = i_unnamed_k0_zts6mmstv273_im0_cma_ena0;
    assign i_unnamed_k0_zts6mmstv273_im0_cma_ena2 = i_unnamed_k0_zts6mmstv273_im0_cma_ena0;

    assign i_unnamed_k0_zts6mmstv273_im0_cma_a0 = i_unnamed_k0_zts6mmstv231_bs1_merged_bit_select_b;
    assign i_unnamed_k0_zts6mmstv273_im0_cma_c0 = i_unnamed_k0_zts6mmstv273_bs2_merged_bit_select_b;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(10),
        .ax_clock("0"),
        .ax_width(10),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(20)
    ) i_unnamed_k0_zts6mmstv273_im0_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv273_im0_cma_ena2, i_unnamed_k0_zts6mmstv273_im0_cma_ena1, i_unnamed_k0_zts6mmstv273_im0_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv273_im0_cma_reset, i_unnamed_k0_zts6mmstv273_im0_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv273_im0_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv273_im0_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv273_im0_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(20), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv273_im0_cma_delay ( .xin(i_unnamed_k0_zts6mmstv273_im0_cma_s0), .xout(i_unnamed_k0_zts6mmstv273_im0_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv273_im0_cma_q = $unsigned(i_unnamed_k0_zts6mmstv273_im0_cma_qq[19:0]);

    // i_unnamed_k0_zts6mmstv273_sums_align_6(BITSHIFT,3830)@69
    assign i_unnamed_k0_zts6mmstv273_sums_align_6_qint = { i_unnamed_k0_zts6mmstv273_im0_cma_q, 8'b00000000 };
    assign i_unnamed_k0_zts6mmstv273_sums_align_6_q = i_unnamed_k0_zts6mmstv273_sums_align_6_qint[27:0];

    // i_unnamed_k0_zts6mmstv273_im13_cma(CHAINMULTADD,3932)@66 + 3
    assign i_unnamed_k0_zts6mmstv273_im13_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv273_im13_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv273_im13_cma_ena1 = i_unnamed_k0_zts6mmstv273_im13_cma_ena0;
    assign i_unnamed_k0_zts6mmstv273_im13_cma_ena2 = i_unnamed_k0_zts6mmstv273_im13_cma_ena0;

    assign i_unnamed_k0_zts6mmstv273_im13_cma_a0 = i_unnamed_k0_zts6mmstv273_bs2_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv273_im13_cma_c0 = i_unnamed_k0_zts6mmstv231_bs1_merged_bit_select_b;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(10),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(28)
    ) i_unnamed_k0_zts6mmstv273_im13_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv273_im13_cma_ena2, i_unnamed_k0_zts6mmstv273_im13_cma_ena1, i_unnamed_k0_zts6mmstv273_im13_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv273_im13_cma_reset, i_unnamed_k0_zts6mmstv273_im13_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv273_im13_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv273_im13_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv273_im13_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(28), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv273_im13_cma_delay ( .xin(i_unnamed_k0_zts6mmstv273_im13_cma_s0), .xout(i_unnamed_k0_zts6mmstv273_im13_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv273_im13_cma_q = $unsigned(i_unnamed_k0_zts6mmstv273_im13_cma_qq[27:0]);

    // i_unnamed_k0_zts6mmstv273_im30_cma(CHAINMULTADD,3933)@66 + 3
    assign i_unnamed_k0_zts6mmstv273_im30_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv273_im30_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv273_im30_cma_ena1 = i_unnamed_k0_zts6mmstv273_im30_cma_ena0;
    assign i_unnamed_k0_zts6mmstv273_im30_cma_ena2 = i_unnamed_k0_zts6mmstv273_im30_cma_ena0;

    assign i_unnamed_k0_zts6mmstv273_im30_cma_a0 = i_unnamed_k0_zts6mmstv231_bs1_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv273_im30_cma_c0 = i_unnamed_k0_zts6mmstv273_bs2_merged_bit_select_e;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(18),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(36)
    ) i_unnamed_k0_zts6mmstv273_im30_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv273_im30_cma_ena2, i_unnamed_k0_zts6mmstv273_im30_cma_ena1, i_unnamed_k0_zts6mmstv273_im30_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv273_im30_cma_reset, i_unnamed_k0_zts6mmstv273_im30_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv273_im30_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv273_im30_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv273_im30_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(36), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv273_im30_cma_delay ( .xin(i_unnamed_k0_zts6mmstv273_im30_cma_s0), .xout(i_unnamed_k0_zts6mmstv273_im30_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv273_im30_cma_q = $unsigned(i_unnamed_k0_zts6mmstv273_im30_cma_qq[35:0]);

    // i_unnamed_k0_zts6mmstv273_sums_align_5(BITSHIFT,3829)@69
    assign i_unnamed_k0_zts6mmstv273_sums_align_5_qint = { i_unnamed_k0_zts6mmstv273_im30_cma_q, 36'b000000000000000000000000000000000000 };
    assign i_unnamed_k0_zts6mmstv273_sums_align_5_q = i_unnamed_k0_zts6mmstv273_sums_align_5_qint[71:0];

    // i_unnamed_k0_zts6mmstv273_sums_join_7(BITJOIN,3831)@69
    assign i_unnamed_k0_zts6mmstv273_sums_join_7_q = {i_unnamed_k0_zts6mmstv273_sums_align_6_q, i_unnamed_k0_zts6mmstv273_im13_cma_q, i_unnamed_k0_zts6mmstv273_sums_align_5_q};

    // i_unnamed_k0_zts6mmstv273_sums_result_add_0_1(ADD,3835)@69 + 1
    assign i_unnamed_k0_zts6mmstv273_sums_result_add_0_1_a = {1'b0, i_unnamed_k0_zts6mmstv273_sums_join_7_q};
    assign i_unnamed_k0_zts6mmstv273_sums_result_add_0_1_b = {37'b0000000000000000000000000000000000000, i_unnamed_k0_zts6mmstv273_sums_align_8_q};
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_unnamed_k0_zts6mmstv273_sums_result_add_0_1_o <= 129'b0;
        end
        else
        begin
            i_unnamed_k0_zts6mmstv273_sums_result_add_0_1_o <= $unsigned(i_unnamed_k0_zts6mmstv273_sums_result_add_0_1_a) + $unsigned(i_unnamed_k0_zts6mmstv273_sums_result_add_0_1_b);
        end
    end
    assign i_unnamed_k0_zts6mmstv273_sums_result_add_0_1_q = i_unnamed_k0_zts6mmstv273_sums_result_add_0_1_o[128:0];

    // i_unnamed_k0_zts6mmstv273_ma8_cma(CHAINMULTADD,3990)@66 + 3
    assign i_unnamed_k0_zts6mmstv273_ma8_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv273_ma8_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv273_ma8_cma_ena1 = i_unnamed_k0_zts6mmstv273_ma8_cma_ena0;
    assign i_unnamed_k0_zts6mmstv273_ma8_cma_ena2 = i_unnamed_k0_zts6mmstv273_ma8_cma_ena0;

    assign i_unnamed_k0_zts6mmstv273_ma8_cma_a0 = {8'b00000000, i_unnamed_k0_zts6mmstv273_bs2_merged_bit_select_b[9:0]};
    assign i_unnamed_k0_zts6mmstv273_ma8_cma_c0 = i_unnamed_k0_zts6mmstv231_bs1_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv273_ma8_cma_a1 = i_unnamed_k0_zts6mmstv273_bs2_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv273_ma8_cma_c1 = i_unnamed_k0_zts6mmstv231_bs1_merged_bit_select_c;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(37)
    ) i_unnamed_k0_zts6mmstv273_ma8_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv273_ma8_cma_ena2, i_unnamed_k0_zts6mmstv273_ma8_cma_ena1, i_unnamed_k0_zts6mmstv273_ma8_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv273_ma8_cma_reset, i_unnamed_k0_zts6mmstv273_ma8_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv273_ma8_cma_a1),
        .by(i_unnamed_k0_zts6mmstv273_ma8_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv273_ma8_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv273_ma8_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv273_ma8_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(37), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv273_ma8_cma_delay ( .xin(i_unnamed_k0_zts6mmstv273_ma8_cma_s0), .xout(i_unnamed_k0_zts6mmstv273_ma8_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv273_ma8_cma_q = $unsigned(i_unnamed_k0_zts6mmstv273_ma8_cma_qq[36:0]);

    // i_unnamed_k0_zts6mmstv273_sums_align_3(BITSHIFT,3827)@69
    assign i_unnamed_k0_zts6mmstv273_sums_align_3_qint = { i_unnamed_k0_zts6mmstv273_ma8_cma_q, 17'b00000000000000000 };
    assign i_unnamed_k0_zts6mmstv273_sums_align_3_q = i_unnamed_k0_zts6mmstv273_sums_align_3_qint[53:0];

    // i_unnamed_k0_zts6mmstv273_ma33_cma(CHAINMULTADD,3993)@66 + 3
    assign i_unnamed_k0_zts6mmstv273_ma33_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv273_ma33_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv273_ma33_cma_ena1 = i_unnamed_k0_zts6mmstv273_ma33_cma_ena0;
    assign i_unnamed_k0_zts6mmstv273_ma33_cma_ena2 = i_unnamed_k0_zts6mmstv273_ma33_cma_ena0;

    assign i_unnamed_k0_zts6mmstv273_ma33_cma_a0 = i_unnamed_k0_zts6mmstv273_bs2_merged_bit_select_e;
    assign i_unnamed_k0_zts6mmstv273_ma33_cma_c0 = i_unnamed_k0_zts6mmstv231_bs1_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv273_ma33_cma_a1 = i_unnamed_k0_zts6mmstv273_bs2_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv273_ma33_cma_c1 = i_unnamed_k0_zts6mmstv231_bs1_merged_bit_select_e;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(37)
    ) i_unnamed_k0_zts6mmstv273_ma33_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv273_ma33_cma_ena2, i_unnamed_k0_zts6mmstv273_ma33_cma_ena1, i_unnamed_k0_zts6mmstv273_ma33_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv273_ma33_cma_reset, i_unnamed_k0_zts6mmstv273_ma33_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv273_ma33_cma_a1),
        .by(i_unnamed_k0_zts6mmstv273_ma33_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv273_ma33_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv273_ma33_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv273_ma33_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(37), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv273_ma33_cma_delay ( .xin(i_unnamed_k0_zts6mmstv273_ma33_cma_s0), .xout(i_unnamed_k0_zts6mmstv273_ma33_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv273_ma33_cma_q = $unsigned(i_unnamed_k0_zts6mmstv273_ma33_cma_qq[36:0]);

    // i_unnamed_k0_zts6mmstv273_sums_align_2(BITSHIFT,3826)@69
    assign i_unnamed_k0_zts6mmstv273_sums_align_2_qint = { i_unnamed_k0_zts6mmstv273_ma33_cma_q, 18'b000000000000000000 };
    assign i_unnamed_k0_zts6mmstv273_sums_align_2_q = i_unnamed_k0_zts6mmstv273_sums_align_2_qint[54:0];

    // i_unnamed_k0_zts6mmstv273_sums_join_4(BITJOIN,3828)@69
    assign i_unnamed_k0_zts6mmstv273_sums_join_4_q = {i_unnamed_k0_zts6mmstv273_sums_align_3_q, i_unnamed_k0_zts6mmstv273_sums_align_2_q};

    // i_unnamed_k0_zts6mmstv273_ma3_cma(CHAINMULTADD,3989)@66 + 3
    assign i_unnamed_k0_zts6mmstv273_ma3_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv273_ma3_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv273_ma3_cma_ena1 = i_unnamed_k0_zts6mmstv273_ma3_cma_ena0;
    assign i_unnamed_k0_zts6mmstv273_ma3_cma_ena2 = i_unnamed_k0_zts6mmstv273_ma3_cma_ena0;

    assign i_unnamed_k0_zts6mmstv273_ma3_cma_a0 = i_unnamed_k0_zts6mmstv231_bs1_merged_bit_select_b;
    assign i_unnamed_k0_zts6mmstv273_ma3_cma_c0 = i_unnamed_k0_zts6mmstv273_bs2_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv273_ma3_cma_a1 = i_unnamed_k0_zts6mmstv273_bs2_merged_bit_select_b;
    assign i_unnamed_k0_zts6mmstv273_ma3_cma_c1 = i_unnamed_k0_zts6mmstv231_bs1_merged_bit_select_c;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(10),
        .by_clock("0"),
        .by_width(10),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(29)
    ) i_unnamed_k0_zts6mmstv273_ma3_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv273_ma3_cma_ena2, i_unnamed_k0_zts6mmstv273_ma3_cma_ena1, i_unnamed_k0_zts6mmstv273_ma3_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv273_ma3_cma_reset, i_unnamed_k0_zts6mmstv273_ma3_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv273_ma3_cma_a1),
        .by(i_unnamed_k0_zts6mmstv273_ma3_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv273_ma3_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv273_ma3_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv273_ma3_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(29), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv273_ma3_cma_delay ( .xin(i_unnamed_k0_zts6mmstv273_ma3_cma_s0), .xout(i_unnamed_k0_zts6mmstv273_ma3_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv273_ma3_cma_q = $unsigned(i_unnamed_k0_zts6mmstv273_ma3_cma_qq[28:0]);

    // i_unnamed_k0_zts6mmstv273_sums_align_0(BITSHIFT,3824)@69
    assign i_unnamed_k0_zts6mmstv273_sums_align_0_qint = { i_unnamed_k0_zts6mmstv273_ma3_cma_q, 17'b00000000000000000 };
    assign i_unnamed_k0_zts6mmstv273_sums_align_0_q = i_unnamed_k0_zts6mmstv273_sums_align_0_qint[45:0];

    // i_unnamed_k0_zts6mmstv273_ma25_cma(CHAINMULTADD,3992)@66 + 3
    assign i_unnamed_k0_zts6mmstv273_ma25_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv273_ma25_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv273_ma25_cma_ena1 = i_unnamed_k0_zts6mmstv273_ma25_cma_ena0;
    assign i_unnamed_k0_zts6mmstv273_ma25_cma_ena2 = i_unnamed_k0_zts6mmstv273_ma25_cma_ena0;

    assign i_unnamed_k0_zts6mmstv273_ma25_cma_a0 = i_unnamed_k0_zts6mmstv273_bs2_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv273_ma25_cma_c0 = i_unnamed_k0_zts6mmstv231_bs1_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv273_ma25_cma_a1 = i_unnamed_k0_zts6mmstv273_bs2_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv273_ma25_cma_c1 = i_unnamed_k0_zts6mmstv231_bs1_merged_bit_select_e;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(37)
    ) i_unnamed_k0_zts6mmstv273_ma25_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv273_ma25_cma_ena2, i_unnamed_k0_zts6mmstv273_ma25_cma_ena1, i_unnamed_k0_zts6mmstv273_ma25_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv273_ma25_cma_reset, i_unnamed_k0_zts6mmstv273_ma25_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv273_ma25_cma_a1),
        .by(i_unnamed_k0_zts6mmstv273_ma25_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv273_ma25_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv273_ma25_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv273_ma25_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(37), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv273_ma25_cma_delay ( .xin(i_unnamed_k0_zts6mmstv273_ma25_cma_s0), .xout(i_unnamed_k0_zts6mmstv273_ma25_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv273_ma25_cma_q = $unsigned(i_unnamed_k0_zts6mmstv273_ma25_cma_qq[36:0]);

    // i_unnamed_k0_zts6mmstv273_im38_cma(CHAINMULTADD,3934)@66 + 3
    assign i_unnamed_k0_zts6mmstv273_im38_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv273_im38_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv273_im38_cma_ena1 = i_unnamed_k0_zts6mmstv273_im38_cma_ena0;
    assign i_unnamed_k0_zts6mmstv273_im38_cma_ena2 = i_unnamed_k0_zts6mmstv273_im38_cma_ena0;

    assign i_unnamed_k0_zts6mmstv273_im38_cma_a0 = i_unnamed_k0_zts6mmstv231_bs1_merged_bit_select_e;
    assign i_unnamed_k0_zts6mmstv273_im38_cma_c0 = i_unnamed_k0_zts6mmstv273_bs2_merged_bit_select_e;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(18),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(36)
    ) i_unnamed_k0_zts6mmstv273_im38_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv273_im38_cma_ena2, i_unnamed_k0_zts6mmstv273_im38_cma_ena1, i_unnamed_k0_zts6mmstv273_im38_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv273_im38_cma_reset, i_unnamed_k0_zts6mmstv273_im38_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv273_im38_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv273_im38_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv273_im38_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(36), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv273_im38_cma_delay ( .xin(i_unnamed_k0_zts6mmstv273_im38_cma_s0), .xout(i_unnamed_k0_zts6mmstv273_im38_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv273_im38_cma_q = $unsigned(i_unnamed_k0_zts6mmstv273_im38_cma_qq[35:0]);

    // i_unnamed_k0_zts6mmstv273_sums_join_1(BITJOIN,3825)@69
    assign i_unnamed_k0_zts6mmstv273_sums_join_1_q = {i_unnamed_k0_zts6mmstv273_sums_align_0_q, i_unnamed_k0_zts6mmstv273_ma25_cma_q, i_unnamed_k0_zts6mmstv273_im38_cma_q};

    // i_unnamed_k0_zts6mmstv273_sums_result_add_0_0(ADD,3834)@69 + 1
    assign i_unnamed_k0_zts6mmstv273_sums_result_add_0_0_a = {1'b0, i_unnamed_k0_zts6mmstv273_sums_join_1_q};
    assign i_unnamed_k0_zts6mmstv273_sums_result_add_0_0_b = {11'b00000000000, i_unnamed_k0_zts6mmstv273_sums_join_4_q};
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_unnamed_k0_zts6mmstv273_sums_result_add_0_0_o <= 120'b0;
        end
        else
        begin
            i_unnamed_k0_zts6mmstv273_sums_result_add_0_0_o <= $unsigned(i_unnamed_k0_zts6mmstv273_sums_result_add_0_0_a) + $unsigned(i_unnamed_k0_zts6mmstv273_sums_result_add_0_0_b);
        end
    end
    assign i_unnamed_k0_zts6mmstv273_sums_result_add_0_0_q = i_unnamed_k0_zts6mmstv273_sums_result_add_0_0_o[119:0];

    // i_unnamed_k0_zts6mmstv273_sums_result_add_1_0(ADD,3836)@70
    assign i_unnamed_k0_zts6mmstv273_sums_result_add_1_0_a = {10'b0000000000, i_unnamed_k0_zts6mmstv273_sums_result_add_0_0_q};
    assign i_unnamed_k0_zts6mmstv273_sums_result_add_1_0_b = {1'b0, i_unnamed_k0_zts6mmstv273_sums_result_add_0_1_q};
    assign i_unnamed_k0_zts6mmstv273_sums_result_add_1_0_o = $unsigned(i_unnamed_k0_zts6mmstv273_sums_result_add_1_0_a) + $unsigned(i_unnamed_k0_zts6mmstv273_sums_result_add_1_0_b);
    assign i_unnamed_k0_zts6mmstv273_sums_result_add_1_0_q = i_unnamed_k0_zts6mmstv273_sums_result_add_1_0_o[129:0];

    // bgTrunc_i_unnamed_k0_zts6mmstv273_sel_x(BITSELECT,233)@70
    assign bgTrunc_i_unnamed_k0_zts6mmstv273_sel_x_in = i_unnamed_k0_zts6mmstv273_sums_result_add_1_0_q[127:0];
    assign bgTrunc_i_unnamed_k0_zts6mmstv273_sel_x_b = bgTrunc_i_unnamed_k0_zts6mmstv273_sel_x_in[63:0];

    // redist407_bgTrunc_i_unnamed_k0_zts6mmstv273_sel_x_b_1(DELAY,4428)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist407_bgTrunc_i_unnamed_k0_zts6mmstv273_sel_x_b_1_q <= '0;
        end
        else
        begin
            redist407_bgTrunc_i_unnamed_k0_zts6mmstv273_sel_x_b_1_q <= $unsigned(bgTrunc_i_unnamed_k0_zts6mmstv273_sel_x_b);
        end
    end

    // i_unnamed_k0_zts6mmstv274(ADD,180)@71
    assign i_unnamed_k0_zts6mmstv274_a = {1'b0, redist407_bgTrunc_i_unnamed_k0_zts6mmstv273_sel_x_b_1_q};
    assign i_unnamed_k0_zts6mmstv274_b = {1'b0, i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer42_k0_zts6mmstv23_aunroll_x_out_dest_data_out_11_0_1_tpl};
    assign i_unnamed_k0_zts6mmstv274_o = $unsigned(i_unnamed_k0_zts6mmstv274_a) + $unsigned(i_unnamed_k0_zts6mmstv274_b);
    assign i_unnamed_k0_zts6mmstv274_q = i_unnamed_k0_zts6mmstv274_o[64:0];

    // bgTrunc_i_unnamed_k0_zts6mmstv274_sel_x(BITSELECT,234)@71
    assign bgTrunc_i_unnamed_k0_zts6mmstv274_sel_x_b = i_unnamed_k0_zts6mmstv274_q[63:0];

    // i_unnamed_k0_zts6mmstv275(ADD,181)@71
    assign i_unnamed_k0_zts6mmstv275_a = {1'b0, bgTrunc_i_unnamed_k0_zts6mmstv274_sel_x_b};
    assign i_unnamed_k0_zts6mmstv275_b = {1'b0, redist419_bgTrunc_i_decomposed972_k0_zts6mmstv268_sel_x_b_1_q};
    assign i_unnamed_k0_zts6mmstv275_o = $unsigned(i_unnamed_k0_zts6mmstv275_a) + $unsigned(i_unnamed_k0_zts6mmstv275_b);
    assign i_unnamed_k0_zts6mmstv275_q = i_unnamed_k0_zts6mmstv275_o[64:0];

    // bgTrunc_i_unnamed_k0_zts6mmstv275_sel_x(BITSELECT,235)@71
    assign bgTrunc_i_unnamed_k0_zts6mmstv275_sel_x_b = i_unnamed_k0_zts6mmstv275_q[63:0];

    // dupName_3_i_unnamed_k0_zts6mmstv20_narrow_x(BITSELECT,288)@71
    assign dupName_3_i_unnamed_k0_zts6mmstv20_narrow_x_b = bgTrunc_i_unnamed_k0_zts6mmstv275_sel_x_b[61:0];

    // redist386_dupName_3_i_unnamed_k0_zts6mmstv20_narrow_x_b_1(DELAY,4407)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist386_dupName_3_i_unnamed_k0_zts6mmstv20_narrow_x_b_1_q <= '0;
        end
        else
        begin
            redist386_dupName_3_i_unnamed_k0_zts6mmstv20_narrow_x_b_1_q <= $unsigned(dupName_3_i_unnamed_k0_zts6mmstv20_narrow_x_b);
        end
    end

    // dupName_3_i_unnamed_k0_zts6mmstv20_shift_join_x(BITJOIN,289)@72
    assign dupName_3_i_unnamed_k0_zts6mmstv20_shift_join_x_q = {redist386_dupName_3_i_unnamed_k0_zts6mmstv20_narrow_x_b_1_q, i_unnamed_k0_zts6mmstv235_vt_const_1_q};

    // valid_fanout_reg21(REG,3193)@71 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg21_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg21_q <= $unsigned(redist396_sync_together154_aunroll_x_in_i_valid_70_q);
        end
    end

    // i_llvm_fpga_sync_buffer_p1024f32_arg13_sync_buffer28_k0_zts6mmstv276(BLACKBOX,105)@0
    // in in_i_dependence@72
    // in in_valid_in@72
    // out out_buffer_out@72
    // out out_valid_out@72
    k0_ZTS6MMstv2_i_llvm_fpga_sync_buffer_p10000fer28_k0_zts6mmstv20 thei_llvm_fpga_sync_buffer_p1024f32_arg13_sync_buffer28_k0_zts6mmstv276 (
        .in_buffer_in(in_arg13),
        .in_i_dependence(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg21_q),
        .out_buffer_out(i_llvm_fpga_sync_buffer_p1024f32_arg13_sync_buffer28_k0_zts6mmstv276_out_buffer_out),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_sync_buffer_p1024f32_arg13_sync_buffer28_k0_zts6mmstv276_vt_select_63(BITSELECT,108)@72
    assign i_llvm_fpga_sync_buffer_p1024f32_arg13_sync_buffer28_k0_zts6mmstv276_vt_select_63_b = i_llvm_fpga_sync_buffer_p1024f32_arg13_sync_buffer28_k0_zts6mmstv276_out_buffer_out[63:10];

    // i_llvm_fpga_sync_buffer_p1024f32_arg13_sync_buffer28_k0_zts6mmstv276_vt_join(BITJOIN,107)@72
    assign i_llvm_fpga_sync_buffer_p1024f32_arg13_sync_buffer28_k0_zts6mmstv276_vt_join_q = {i_llvm_fpga_sync_buffer_p1024f32_arg13_sync_buffer28_k0_zts6mmstv276_vt_select_63_b, i_llvm_fpga_sync_buffer_p1024f32_arg13_sync_buffer27_k0_zts6mmstv255_vt_const_9_q};

    // dupName_3_i_unnamed_k0_zts6mmstv20_add_x(ADD,286)@72
    assign dupName_3_i_unnamed_k0_zts6mmstv20_add_x_a = {1'b0, i_llvm_fpga_sync_buffer_p1024f32_arg13_sync_buffer28_k0_zts6mmstv276_vt_join_q};
    assign dupName_3_i_unnamed_k0_zts6mmstv20_add_x_b = {1'b0, dupName_3_i_unnamed_k0_zts6mmstv20_shift_join_x_q};
    assign dupName_3_i_unnamed_k0_zts6mmstv20_add_x_o = $unsigned(dupName_3_i_unnamed_k0_zts6mmstv20_add_x_a) + $unsigned(dupName_3_i_unnamed_k0_zts6mmstv20_add_x_b);
    assign dupName_3_i_unnamed_k0_zts6mmstv20_add_x_q = dupName_3_i_unnamed_k0_zts6mmstv20_add_x_o[64:0];

    // dupName_3_i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x(BITSELECT,291)@72
    assign dupName_3_i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x_b = dupName_3_i_unnamed_k0_zts6mmstv20_add_x_q[63:0];

    // i_unnamed_k0_zts6mmstv277_vt_select_63(BITSELECT,184)@72
    assign i_unnamed_k0_zts6mmstv277_vt_select_63_b = dupName_3_i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x_b[63:2];

    // i_unnamed_k0_zts6mmstv277_vt_join(BITJOIN,183)@72
    assign i_unnamed_k0_zts6mmstv277_vt_join_q = {i_unnamed_k0_zts6mmstv277_vt_select_63_b, i_unnamed_k0_zts6mmstv235_vt_const_1_q};

    // redist190_resFinalIntDiv_uid3171_i_unnamed_k0_zts6mmstv265_q_2(DELAY,4211)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist190_resFinalIntDiv_uid3171_i_unnamed_k0_zts6mmstv265_q_2_q <= '0;
        end
        else
        begin
            redist190_resFinalIntDiv_uid3171_i_unnamed_k0_zts6mmstv265_q_2_q <= $unsigned(redist189_resFinalIntDiv_uid3171_i_unnamed_k0_zts6mmstv265_q_1_q);
        end
    end

    // valid_fanout_reg8(REG,3180)@66 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg8_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg8_q <= $unsigned(redist394_sync_together154_aunroll_x_in_i_valid_65_q);
        end
    end

    // i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer1432_k0_zts6mmstv217_aunroll_x(BLACKBOX,249)@67
    k0_ZTS6MMstv2_i_llvm_fpga_ffwd_dest_s_cl0000r1432_k0_zts6mmstv20 thei_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer1432_k0_zts6mmstv217_aunroll_x (
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg8_q),
        .in_intel_reserved_ffwd_1_0_0_tpl(in_intel_reserved_ffwd_1_0_0_tpl),
        .in_intel_reserved_ffwd_1_0_1_tpl(in_intel_reserved_ffwd_1_0_1_tpl),
        .out_stall_out(),
        .out_valid_out(),
        .out_dest_data_out_1_0_0_tpl(i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer1432_k0_zts6mmstv217_aunroll_x_out_dest_data_out_1_0_0_tpl),
        .out_dest_data_out_1_0_1_tpl(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_unnamed_k0_zts6mmstv269(ADD,175)@67
    assign i_unnamed_k0_zts6mmstv269_a = {1'b0, i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer1432_k0_zts6mmstv217_aunroll_x_out_dest_data_out_1_0_0_tpl};
    assign i_unnamed_k0_zts6mmstv269_b = {1'b0, redist190_resFinalIntDiv_uid3171_i_unnamed_k0_zts6mmstv265_q_2_q};
    assign i_unnamed_k0_zts6mmstv269_o = $unsigned(i_unnamed_k0_zts6mmstv269_a) + $unsigned(i_unnamed_k0_zts6mmstv269_b);
    assign i_unnamed_k0_zts6mmstv269_q = i_unnamed_k0_zts6mmstv269_o[64:0];

    // bgTrunc_i_unnamed_k0_zts6mmstv269_sel_x(BITSELECT,229)@67
    assign bgTrunc_i_unnamed_k0_zts6mmstv269_sel_x_b = i_unnamed_k0_zts6mmstv269_q[63:0];

    // i_unnamed_k0_zts6mmstv270_bs2_merged_bit_select(BITSELECT,4012)@67
    assign i_unnamed_k0_zts6mmstv270_bs2_merged_bit_select_b = bgTrunc_i_unnamed_k0_zts6mmstv269_sel_x_b[63:54];
    assign i_unnamed_k0_zts6mmstv270_bs2_merged_bit_select_c = bgTrunc_i_unnamed_k0_zts6mmstv269_sel_x_b[53:36];
    assign i_unnamed_k0_zts6mmstv270_bs2_merged_bit_select_d = bgTrunc_i_unnamed_k0_zts6mmstv269_sel_x_b[35:18];
    assign i_unnamed_k0_zts6mmstv270_bs2_merged_bit_select_e = bgTrunc_i_unnamed_k0_zts6mmstv269_sel_x_b[17:0];

    // valid_fanout_reg9(REG,3181)@66 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg9_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg9_q <= $unsigned(redist394_sync_together154_aunroll_x_in_i_valid_65_q);
        end
    end

    // i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg3_sync_buffer31_k0_zts6mmstv219_aunroll_x(BLACKBOX,248)@67
    k0_ZTS6MMstv2_i_llvm_fpga_ffwd_dest_s_cl0000fer31_k0_zts6mmstv20 thei_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg3_sync_buffer31_k0_zts6mmstv219_aunroll_x (
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg9_q),
        .in_intel_reserved_ffwd_0_0_0_tpl(in_intel_reserved_ffwd_0_0_0_tpl),
        .in_intel_reserved_ffwd_0_0_1_tpl(in_intel_reserved_ffwd_0_0_1_tpl),
        .out_stall_out(),
        .out_valid_out(),
        .out_dest_data_out_0_0_0_tpl(),
        .out_dest_data_out_0_0_1_tpl(i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg3_sync_buffer31_k0_zts6mmstv219_aunroll_x_out_dest_data_out_0_0_1_tpl),
        .clock(clock),
        .resetn(resetn)
    );

    // i_unnamed_k0_zts6mmstv228_bs1_merged_bit_select(BITSELECT,4017)@67
    assign i_unnamed_k0_zts6mmstv228_bs1_merged_bit_select_b = i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg3_sync_buffer31_k0_zts6mmstv219_aunroll_x_out_dest_data_out_0_0_1_tpl[63:54];
    assign i_unnamed_k0_zts6mmstv228_bs1_merged_bit_select_c = i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg3_sync_buffer31_k0_zts6mmstv219_aunroll_x_out_dest_data_out_0_0_1_tpl[53:36];
    assign i_unnamed_k0_zts6mmstv228_bs1_merged_bit_select_d = i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg3_sync_buffer31_k0_zts6mmstv219_aunroll_x_out_dest_data_out_0_0_1_tpl[35:18];
    assign i_unnamed_k0_zts6mmstv228_bs1_merged_bit_select_e = i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg3_sync_buffer31_k0_zts6mmstv219_aunroll_x_out_dest_data_out_0_0_1_tpl[17:0];

    // i_unnamed_k0_zts6mmstv270_ma16_cma(CHAINMULTADD,3986)@67 + 3
    assign i_unnamed_k0_zts6mmstv270_ma16_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv270_ma16_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv270_ma16_cma_ena1 = i_unnamed_k0_zts6mmstv270_ma16_cma_ena0;
    assign i_unnamed_k0_zts6mmstv270_ma16_cma_ena2 = i_unnamed_k0_zts6mmstv270_ma16_cma_ena0;

    assign i_unnamed_k0_zts6mmstv270_ma16_cma_a0 = {8'b00000000, i_unnamed_k0_zts6mmstv228_bs1_merged_bit_select_b[9:0]};
    assign i_unnamed_k0_zts6mmstv270_ma16_cma_c0 = i_unnamed_k0_zts6mmstv270_bs2_merged_bit_select_e;
    assign i_unnamed_k0_zts6mmstv270_ma16_cma_a1 = {8'b00000000, i_unnamed_k0_zts6mmstv270_bs2_merged_bit_select_b[9:0]};
    assign i_unnamed_k0_zts6mmstv270_ma16_cma_c1 = i_unnamed_k0_zts6mmstv228_bs1_merged_bit_select_e;
    assign i_unnamed_k0_zts6mmstv270_ma16_cma_a2 = i_unnamed_k0_zts6mmstv270_bs2_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv270_ma16_cma_c2 = i_unnamed_k0_zts6mmstv228_bs1_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv270_ma16_cma_a3 = i_unnamed_k0_zts6mmstv270_bs2_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv270_ma16_cma_c3 = i_unnamed_k0_zts6mmstv228_bs1_merged_bit_select_d;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("none")
    ) i_unnamed_k0_zts6mmstv270_ma16_cma_DSP1 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv270_ma16_cma_ena2, i_unnamed_k0_zts6mmstv270_ma16_cma_ena1, i_unnamed_k0_zts6mmstv270_ma16_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv270_ma16_cma_reset, i_unnamed_k0_zts6mmstv270_ma16_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv270_ma16_cma_a3),
        .by(i_unnamed_k0_zts6mmstv270_ma16_cma_a2),
        .ax(i_unnamed_k0_zts6mmstv270_ma16_cma_c3),
        .bx(i_unnamed_k0_zts6mmstv270_ma16_cma_c2),
        .chainout(i_unnamed_k0_zts6mmstv270_ma16_cma_s2),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .resulta(),
        .resultb(),
        .dftout()
    );
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("true"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(38)
    ) i_unnamed_k0_zts6mmstv270_ma16_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv270_ma16_cma_ena2, i_unnamed_k0_zts6mmstv270_ma16_cma_ena1, i_unnamed_k0_zts6mmstv270_ma16_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv270_ma16_cma_reset, i_unnamed_k0_zts6mmstv270_ma16_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv270_ma16_cma_a1),
        .by(i_unnamed_k0_zts6mmstv270_ma16_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv270_ma16_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv270_ma16_cma_c0),
        .chainin(i_unnamed_k0_zts6mmstv270_ma16_cma_s2),
        .resulta(i_unnamed_k0_zts6mmstv270_ma16_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(38), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv270_ma16_cma_delay ( .xin(i_unnamed_k0_zts6mmstv270_ma16_cma_s0), .xout(i_unnamed_k0_zts6mmstv270_ma16_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv270_ma16_cma_q = $unsigned(i_unnamed_k0_zts6mmstv270_ma16_cma_qq[37:0]);

    // i_unnamed_k0_zts6mmstv270_sums_align_8(BITSHIFT,3778)@70
    assign i_unnamed_k0_zts6mmstv270_sums_align_8_qint = { i_unnamed_k0_zts6mmstv270_ma16_cma_q, 54'b000000000000000000000000000000000000000000000000000000 };
    assign i_unnamed_k0_zts6mmstv270_sums_align_8_q = i_unnamed_k0_zts6mmstv270_sums_align_8_qint[91:0];

    // i_unnamed_k0_zts6mmstv270_im0_cma(CHAINMULTADD,3927)@67 + 3
    assign i_unnamed_k0_zts6mmstv270_im0_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv270_im0_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv270_im0_cma_ena1 = i_unnamed_k0_zts6mmstv270_im0_cma_ena0;
    assign i_unnamed_k0_zts6mmstv270_im0_cma_ena2 = i_unnamed_k0_zts6mmstv270_im0_cma_ena0;

    assign i_unnamed_k0_zts6mmstv270_im0_cma_a0 = i_unnamed_k0_zts6mmstv228_bs1_merged_bit_select_b;
    assign i_unnamed_k0_zts6mmstv270_im0_cma_c0 = i_unnamed_k0_zts6mmstv270_bs2_merged_bit_select_b;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(10),
        .ax_clock("0"),
        .ax_width(10),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(20)
    ) i_unnamed_k0_zts6mmstv270_im0_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv270_im0_cma_ena2, i_unnamed_k0_zts6mmstv270_im0_cma_ena1, i_unnamed_k0_zts6mmstv270_im0_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv270_im0_cma_reset, i_unnamed_k0_zts6mmstv270_im0_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv270_im0_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv270_im0_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv270_im0_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(20), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv270_im0_cma_delay ( .xin(i_unnamed_k0_zts6mmstv270_im0_cma_s0), .xout(i_unnamed_k0_zts6mmstv270_im0_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv270_im0_cma_q = $unsigned(i_unnamed_k0_zts6mmstv270_im0_cma_qq[19:0]);

    // i_unnamed_k0_zts6mmstv270_sums_align_6(BITSHIFT,3776)@70
    assign i_unnamed_k0_zts6mmstv270_sums_align_6_qint = { i_unnamed_k0_zts6mmstv270_im0_cma_q, 8'b00000000 };
    assign i_unnamed_k0_zts6mmstv270_sums_align_6_q = i_unnamed_k0_zts6mmstv270_sums_align_6_qint[27:0];

    // i_unnamed_k0_zts6mmstv270_im13_cma(CHAINMULTADD,3928)@67 + 3
    assign i_unnamed_k0_zts6mmstv270_im13_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv270_im13_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv270_im13_cma_ena1 = i_unnamed_k0_zts6mmstv270_im13_cma_ena0;
    assign i_unnamed_k0_zts6mmstv270_im13_cma_ena2 = i_unnamed_k0_zts6mmstv270_im13_cma_ena0;

    assign i_unnamed_k0_zts6mmstv270_im13_cma_a0 = i_unnamed_k0_zts6mmstv270_bs2_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv270_im13_cma_c0 = i_unnamed_k0_zts6mmstv228_bs1_merged_bit_select_b;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(10),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(28)
    ) i_unnamed_k0_zts6mmstv270_im13_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv270_im13_cma_ena2, i_unnamed_k0_zts6mmstv270_im13_cma_ena1, i_unnamed_k0_zts6mmstv270_im13_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv270_im13_cma_reset, i_unnamed_k0_zts6mmstv270_im13_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv270_im13_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv270_im13_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv270_im13_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(28), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv270_im13_cma_delay ( .xin(i_unnamed_k0_zts6mmstv270_im13_cma_s0), .xout(i_unnamed_k0_zts6mmstv270_im13_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv270_im13_cma_q = $unsigned(i_unnamed_k0_zts6mmstv270_im13_cma_qq[27:0]);

    // i_unnamed_k0_zts6mmstv270_im30_cma(CHAINMULTADD,3929)@67 + 3
    assign i_unnamed_k0_zts6mmstv270_im30_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv270_im30_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv270_im30_cma_ena1 = i_unnamed_k0_zts6mmstv270_im30_cma_ena0;
    assign i_unnamed_k0_zts6mmstv270_im30_cma_ena2 = i_unnamed_k0_zts6mmstv270_im30_cma_ena0;

    assign i_unnamed_k0_zts6mmstv270_im30_cma_a0 = i_unnamed_k0_zts6mmstv228_bs1_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv270_im30_cma_c0 = i_unnamed_k0_zts6mmstv270_bs2_merged_bit_select_e;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(18),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(36)
    ) i_unnamed_k0_zts6mmstv270_im30_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv270_im30_cma_ena2, i_unnamed_k0_zts6mmstv270_im30_cma_ena1, i_unnamed_k0_zts6mmstv270_im30_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv270_im30_cma_reset, i_unnamed_k0_zts6mmstv270_im30_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv270_im30_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv270_im30_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv270_im30_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(36), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv270_im30_cma_delay ( .xin(i_unnamed_k0_zts6mmstv270_im30_cma_s0), .xout(i_unnamed_k0_zts6mmstv270_im30_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv270_im30_cma_q = $unsigned(i_unnamed_k0_zts6mmstv270_im30_cma_qq[35:0]);

    // i_unnamed_k0_zts6mmstv270_sums_align_5(BITSHIFT,3775)@70
    assign i_unnamed_k0_zts6mmstv270_sums_align_5_qint = { i_unnamed_k0_zts6mmstv270_im30_cma_q, 36'b000000000000000000000000000000000000 };
    assign i_unnamed_k0_zts6mmstv270_sums_align_5_q = i_unnamed_k0_zts6mmstv270_sums_align_5_qint[71:0];

    // i_unnamed_k0_zts6mmstv270_sums_join_7(BITJOIN,3777)@70
    assign i_unnamed_k0_zts6mmstv270_sums_join_7_q = {i_unnamed_k0_zts6mmstv270_sums_align_6_q, i_unnamed_k0_zts6mmstv270_im13_cma_q, i_unnamed_k0_zts6mmstv270_sums_align_5_q};

    // i_unnamed_k0_zts6mmstv270_sums_result_add_0_1(ADD,3781)@70 + 1
    assign i_unnamed_k0_zts6mmstv270_sums_result_add_0_1_a = {1'b0, i_unnamed_k0_zts6mmstv270_sums_join_7_q};
    assign i_unnamed_k0_zts6mmstv270_sums_result_add_0_1_b = {37'b0000000000000000000000000000000000000, i_unnamed_k0_zts6mmstv270_sums_align_8_q};
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_unnamed_k0_zts6mmstv270_sums_result_add_0_1_o <= 129'b0;
        end
        else
        begin
            i_unnamed_k0_zts6mmstv270_sums_result_add_0_1_o <= $unsigned(i_unnamed_k0_zts6mmstv270_sums_result_add_0_1_a) + $unsigned(i_unnamed_k0_zts6mmstv270_sums_result_add_0_1_b);
        end
    end
    assign i_unnamed_k0_zts6mmstv270_sums_result_add_0_1_q = i_unnamed_k0_zts6mmstv270_sums_result_add_0_1_o[128:0];

    // i_unnamed_k0_zts6mmstv270_ma8_cma(CHAINMULTADD,3985)@67 + 3
    assign i_unnamed_k0_zts6mmstv270_ma8_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv270_ma8_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv270_ma8_cma_ena1 = i_unnamed_k0_zts6mmstv270_ma8_cma_ena0;
    assign i_unnamed_k0_zts6mmstv270_ma8_cma_ena2 = i_unnamed_k0_zts6mmstv270_ma8_cma_ena0;

    assign i_unnamed_k0_zts6mmstv270_ma8_cma_a0 = {8'b00000000, i_unnamed_k0_zts6mmstv270_bs2_merged_bit_select_b[9:0]};
    assign i_unnamed_k0_zts6mmstv270_ma8_cma_c0 = i_unnamed_k0_zts6mmstv228_bs1_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv270_ma8_cma_a1 = i_unnamed_k0_zts6mmstv270_bs2_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv270_ma8_cma_c1 = i_unnamed_k0_zts6mmstv228_bs1_merged_bit_select_c;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(37)
    ) i_unnamed_k0_zts6mmstv270_ma8_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv270_ma8_cma_ena2, i_unnamed_k0_zts6mmstv270_ma8_cma_ena1, i_unnamed_k0_zts6mmstv270_ma8_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv270_ma8_cma_reset, i_unnamed_k0_zts6mmstv270_ma8_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv270_ma8_cma_a1),
        .by(i_unnamed_k0_zts6mmstv270_ma8_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv270_ma8_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv270_ma8_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv270_ma8_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(37), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv270_ma8_cma_delay ( .xin(i_unnamed_k0_zts6mmstv270_ma8_cma_s0), .xout(i_unnamed_k0_zts6mmstv270_ma8_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv270_ma8_cma_q = $unsigned(i_unnamed_k0_zts6mmstv270_ma8_cma_qq[36:0]);

    // i_unnamed_k0_zts6mmstv270_sums_align_3(BITSHIFT,3773)@70
    assign i_unnamed_k0_zts6mmstv270_sums_align_3_qint = { i_unnamed_k0_zts6mmstv270_ma8_cma_q, 17'b00000000000000000 };
    assign i_unnamed_k0_zts6mmstv270_sums_align_3_q = i_unnamed_k0_zts6mmstv270_sums_align_3_qint[53:0];

    // i_unnamed_k0_zts6mmstv270_ma33_cma(CHAINMULTADD,3988)@67 + 3
    assign i_unnamed_k0_zts6mmstv270_ma33_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv270_ma33_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv270_ma33_cma_ena1 = i_unnamed_k0_zts6mmstv270_ma33_cma_ena0;
    assign i_unnamed_k0_zts6mmstv270_ma33_cma_ena2 = i_unnamed_k0_zts6mmstv270_ma33_cma_ena0;

    assign i_unnamed_k0_zts6mmstv270_ma33_cma_a0 = i_unnamed_k0_zts6mmstv270_bs2_merged_bit_select_e;
    assign i_unnamed_k0_zts6mmstv270_ma33_cma_c0 = i_unnamed_k0_zts6mmstv228_bs1_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv270_ma33_cma_a1 = i_unnamed_k0_zts6mmstv270_bs2_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv270_ma33_cma_c1 = i_unnamed_k0_zts6mmstv228_bs1_merged_bit_select_e;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(37)
    ) i_unnamed_k0_zts6mmstv270_ma33_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv270_ma33_cma_ena2, i_unnamed_k0_zts6mmstv270_ma33_cma_ena1, i_unnamed_k0_zts6mmstv270_ma33_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv270_ma33_cma_reset, i_unnamed_k0_zts6mmstv270_ma33_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv270_ma33_cma_a1),
        .by(i_unnamed_k0_zts6mmstv270_ma33_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv270_ma33_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv270_ma33_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv270_ma33_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(37), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv270_ma33_cma_delay ( .xin(i_unnamed_k0_zts6mmstv270_ma33_cma_s0), .xout(i_unnamed_k0_zts6mmstv270_ma33_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv270_ma33_cma_q = $unsigned(i_unnamed_k0_zts6mmstv270_ma33_cma_qq[36:0]);

    // i_unnamed_k0_zts6mmstv270_sums_align_2(BITSHIFT,3772)@70
    assign i_unnamed_k0_zts6mmstv270_sums_align_2_qint = { i_unnamed_k0_zts6mmstv270_ma33_cma_q, 18'b000000000000000000 };
    assign i_unnamed_k0_zts6mmstv270_sums_align_2_q = i_unnamed_k0_zts6mmstv270_sums_align_2_qint[54:0];

    // i_unnamed_k0_zts6mmstv270_sums_join_4(BITJOIN,3774)@70
    assign i_unnamed_k0_zts6mmstv270_sums_join_4_q = {i_unnamed_k0_zts6mmstv270_sums_align_3_q, i_unnamed_k0_zts6mmstv270_sums_align_2_q};

    // i_unnamed_k0_zts6mmstv270_ma3_cma(CHAINMULTADD,3984)@67 + 3
    assign i_unnamed_k0_zts6mmstv270_ma3_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv270_ma3_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv270_ma3_cma_ena1 = i_unnamed_k0_zts6mmstv270_ma3_cma_ena0;
    assign i_unnamed_k0_zts6mmstv270_ma3_cma_ena2 = i_unnamed_k0_zts6mmstv270_ma3_cma_ena0;

    assign i_unnamed_k0_zts6mmstv270_ma3_cma_a0 = i_unnamed_k0_zts6mmstv228_bs1_merged_bit_select_b;
    assign i_unnamed_k0_zts6mmstv270_ma3_cma_c0 = i_unnamed_k0_zts6mmstv270_bs2_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv270_ma3_cma_a1 = i_unnamed_k0_zts6mmstv270_bs2_merged_bit_select_b;
    assign i_unnamed_k0_zts6mmstv270_ma3_cma_c1 = i_unnamed_k0_zts6mmstv228_bs1_merged_bit_select_c;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(10),
        .by_clock("0"),
        .by_width(10),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(29)
    ) i_unnamed_k0_zts6mmstv270_ma3_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv270_ma3_cma_ena2, i_unnamed_k0_zts6mmstv270_ma3_cma_ena1, i_unnamed_k0_zts6mmstv270_ma3_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv270_ma3_cma_reset, i_unnamed_k0_zts6mmstv270_ma3_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv270_ma3_cma_a1),
        .by(i_unnamed_k0_zts6mmstv270_ma3_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv270_ma3_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv270_ma3_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv270_ma3_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(29), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv270_ma3_cma_delay ( .xin(i_unnamed_k0_zts6mmstv270_ma3_cma_s0), .xout(i_unnamed_k0_zts6mmstv270_ma3_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv270_ma3_cma_q = $unsigned(i_unnamed_k0_zts6mmstv270_ma3_cma_qq[28:0]);

    // i_unnamed_k0_zts6mmstv270_sums_align_0(BITSHIFT,3770)@70
    assign i_unnamed_k0_zts6mmstv270_sums_align_0_qint = { i_unnamed_k0_zts6mmstv270_ma3_cma_q, 17'b00000000000000000 };
    assign i_unnamed_k0_zts6mmstv270_sums_align_0_q = i_unnamed_k0_zts6mmstv270_sums_align_0_qint[45:0];

    // i_unnamed_k0_zts6mmstv270_ma25_cma(CHAINMULTADD,3987)@67 + 3
    assign i_unnamed_k0_zts6mmstv270_ma25_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv270_ma25_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv270_ma25_cma_ena1 = i_unnamed_k0_zts6mmstv270_ma25_cma_ena0;
    assign i_unnamed_k0_zts6mmstv270_ma25_cma_ena2 = i_unnamed_k0_zts6mmstv270_ma25_cma_ena0;

    assign i_unnamed_k0_zts6mmstv270_ma25_cma_a0 = i_unnamed_k0_zts6mmstv270_bs2_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv270_ma25_cma_c0 = i_unnamed_k0_zts6mmstv228_bs1_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv270_ma25_cma_a1 = i_unnamed_k0_zts6mmstv270_bs2_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv270_ma25_cma_c1 = i_unnamed_k0_zts6mmstv228_bs1_merged_bit_select_e;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(37)
    ) i_unnamed_k0_zts6mmstv270_ma25_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv270_ma25_cma_ena2, i_unnamed_k0_zts6mmstv270_ma25_cma_ena1, i_unnamed_k0_zts6mmstv270_ma25_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv270_ma25_cma_reset, i_unnamed_k0_zts6mmstv270_ma25_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv270_ma25_cma_a1),
        .by(i_unnamed_k0_zts6mmstv270_ma25_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv270_ma25_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv270_ma25_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv270_ma25_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(37), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv270_ma25_cma_delay ( .xin(i_unnamed_k0_zts6mmstv270_ma25_cma_s0), .xout(i_unnamed_k0_zts6mmstv270_ma25_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv270_ma25_cma_q = $unsigned(i_unnamed_k0_zts6mmstv270_ma25_cma_qq[36:0]);

    // i_unnamed_k0_zts6mmstv270_im38_cma(CHAINMULTADD,3930)@67 + 3
    assign i_unnamed_k0_zts6mmstv270_im38_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv270_im38_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv270_im38_cma_ena1 = i_unnamed_k0_zts6mmstv270_im38_cma_ena0;
    assign i_unnamed_k0_zts6mmstv270_im38_cma_ena2 = i_unnamed_k0_zts6mmstv270_im38_cma_ena0;

    assign i_unnamed_k0_zts6mmstv270_im38_cma_a0 = i_unnamed_k0_zts6mmstv228_bs1_merged_bit_select_e;
    assign i_unnamed_k0_zts6mmstv270_im38_cma_c0 = i_unnamed_k0_zts6mmstv270_bs2_merged_bit_select_e;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(18),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(36)
    ) i_unnamed_k0_zts6mmstv270_im38_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv270_im38_cma_ena2, i_unnamed_k0_zts6mmstv270_im38_cma_ena1, i_unnamed_k0_zts6mmstv270_im38_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv270_im38_cma_reset, i_unnamed_k0_zts6mmstv270_im38_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv270_im38_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv270_im38_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv270_im38_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(36), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv270_im38_cma_delay ( .xin(i_unnamed_k0_zts6mmstv270_im38_cma_s0), .xout(i_unnamed_k0_zts6mmstv270_im38_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv270_im38_cma_q = $unsigned(i_unnamed_k0_zts6mmstv270_im38_cma_qq[35:0]);

    // i_unnamed_k0_zts6mmstv270_sums_join_1(BITJOIN,3771)@70
    assign i_unnamed_k0_zts6mmstv270_sums_join_1_q = {i_unnamed_k0_zts6mmstv270_sums_align_0_q, i_unnamed_k0_zts6mmstv270_ma25_cma_q, i_unnamed_k0_zts6mmstv270_im38_cma_q};

    // i_unnamed_k0_zts6mmstv270_sums_result_add_0_0(ADD,3780)@70 + 1
    assign i_unnamed_k0_zts6mmstv270_sums_result_add_0_0_a = {1'b0, i_unnamed_k0_zts6mmstv270_sums_join_1_q};
    assign i_unnamed_k0_zts6mmstv270_sums_result_add_0_0_b = {11'b00000000000, i_unnamed_k0_zts6mmstv270_sums_join_4_q};
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_unnamed_k0_zts6mmstv270_sums_result_add_0_0_o <= 120'b0;
        end
        else
        begin
            i_unnamed_k0_zts6mmstv270_sums_result_add_0_0_o <= $unsigned(i_unnamed_k0_zts6mmstv270_sums_result_add_0_0_a) + $unsigned(i_unnamed_k0_zts6mmstv270_sums_result_add_0_0_b);
        end
    end
    assign i_unnamed_k0_zts6mmstv270_sums_result_add_0_0_q = i_unnamed_k0_zts6mmstv270_sums_result_add_0_0_o[119:0];

    // i_unnamed_k0_zts6mmstv270_sums_result_add_1_0(ADD,3782)@71
    assign i_unnamed_k0_zts6mmstv270_sums_result_add_1_0_a = {10'b0000000000, i_unnamed_k0_zts6mmstv270_sums_result_add_0_0_q};
    assign i_unnamed_k0_zts6mmstv270_sums_result_add_1_0_b = {1'b0, i_unnamed_k0_zts6mmstv270_sums_result_add_0_1_q};
    assign i_unnamed_k0_zts6mmstv270_sums_result_add_1_0_o = $unsigned(i_unnamed_k0_zts6mmstv270_sums_result_add_1_0_a) + $unsigned(i_unnamed_k0_zts6mmstv270_sums_result_add_1_0_b);
    assign i_unnamed_k0_zts6mmstv270_sums_result_add_1_0_q = i_unnamed_k0_zts6mmstv270_sums_result_add_1_0_o[129:0];

    // bgTrunc_i_unnamed_k0_zts6mmstv270_sel_x(BITSELECT,230)@71
    assign bgTrunc_i_unnamed_k0_zts6mmstv270_sel_x_in = i_unnamed_k0_zts6mmstv270_sums_result_add_1_0_q[127:0];
    assign bgTrunc_i_unnamed_k0_zts6mmstv270_sel_x_b = bgTrunc_i_unnamed_k0_zts6mmstv270_sel_x_in[63:0];

    // redist408_bgTrunc_i_unnamed_k0_zts6mmstv270_sel_x_b_1(DELAY,4429)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist408_bgTrunc_i_unnamed_k0_zts6mmstv270_sel_x_b_1_q <= '0;
        end
        else
        begin
            redist408_bgTrunc_i_unnamed_k0_zts6mmstv270_sel_x_b_1_q <= $unsigned(bgTrunc_i_unnamed_k0_zts6mmstv270_sel_x_b);
        end
    end

    // i_unnamed_k0_zts6mmstv271(ADD,177)@72
    assign i_unnamed_k0_zts6mmstv271_a = {1'b0, redist408_bgTrunc_i_unnamed_k0_zts6mmstv270_sel_x_b_1_q};
    assign i_unnamed_k0_zts6mmstv271_b = {1'b0, i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer33_k0_zts6mmstv215_aunroll_x_out_dest_data_out_2_0_1_tpl};
    assign i_unnamed_k0_zts6mmstv271_o = $unsigned(i_unnamed_k0_zts6mmstv271_a) + $unsigned(i_unnamed_k0_zts6mmstv271_b);
    assign i_unnamed_k0_zts6mmstv271_q = i_unnamed_k0_zts6mmstv271_o[64:0];

    // bgTrunc_i_unnamed_k0_zts6mmstv271_sel_x(BITSELECT,231)@72
    assign bgTrunc_i_unnamed_k0_zts6mmstv271_sel_x_b = i_unnamed_k0_zts6mmstv271_q[63:0];

    // redist420_bgTrunc_i_decomposed972_k0_zts6mmstv268_sel_x_b_2(DELAY,4441)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist420_bgTrunc_i_decomposed972_k0_zts6mmstv268_sel_x_b_2_q <= '0;
        end
        else
        begin
            redist420_bgTrunc_i_decomposed972_k0_zts6mmstv268_sel_x_b_2_q <= $unsigned(redist419_bgTrunc_i_decomposed972_k0_zts6mmstv268_sel_x_b_1_q);
        end
    end

    // valid_fanout_reg16(REG,3188)@65 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg16_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg16_q <= $unsigned(redist393_sync_together154_aunroll_x_in_i_valid_64_q);
        end
    end

    // i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer5_k0_zts6mmstv245(BLACKBOX,95)@0
    // in in_i_dependence@66
    // in in_valid_in@66
    // out out_buffer_out@66
    // out out_valid_out@66
    k0_ZTS6MMstv2_i_llvm_fpga_sync_buffer_i60000ffer5_k0_zts6mmstv20 thei_llvm_fpga_sync_buffer_i64_arg0_sync_buffer5_k0_zts6mmstv245 (
        .in_buffer_in(in_arg0),
        .in_i_dependence(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg16_q),
        .out_buffer_out(i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer5_k0_zts6mmstv245_out_buffer_out),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_unnamed_k0_zts6mmstv246_bs2_merged_bit_select(BITSELECT,4001)@66
    assign i_unnamed_k0_zts6mmstv246_bs2_merged_bit_select_b = i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer5_k0_zts6mmstv245_out_buffer_out[63:54];
    assign i_unnamed_k0_zts6mmstv246_bs2_merged_bit_select_c = i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer5_k0_zts6mmstv245_out_buffer_out[53:36];
    assign i_unnamed_k0_zts6mmstv246_bs2_merged_bit_select_d = i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer5_k0_zts6mmstv245_out_buffer_out[35:18];
    assign i_unnamed_k0_zts6mmstv246_bs2_merged_bit_select_e = i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer5_k0_zts6mmstv245_out_buffer_out[17:0];

    // redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_notEnable(LOGICAL,5077)
    assign redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_notEnable_q = $unsigned(~ (VCC_q));

    // redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_nor(LOGICAL,5078)
    assign redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_nor_q = ~ (redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_notEnable_q | redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_sticky_ena_q);

    // redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_mem_last(CONSTANT,5074)
    assign redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_mem_last_q = $unsigned(6'b011101);

    // redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_cmp(LOGICAL,5075)
    assign redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_cmp_b = {1'b0, redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_rdcnt_q};
    assign redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_cmp_q = $unsigned(redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_mem_last_q == redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_cmp_b ? 1'b1 : 1'b0);

    // redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_cmpReg(REG,5076)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_cmpReg_q <= $unsigned(redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_cmp_q);
        end
    end

    // redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_sticky_ena(REG,5079)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_nor_q == 1'b1)
        begin
            redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_sticky_ena_q <= $unsigned(redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_cmpReg_q);
        end
    end

    // redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_enaAnd(LOGICAL,5080)
    assign redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_enaAnd_q = redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_sticky_ena_q & VCC_q;

    // redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_rdcnt(COUNTER,5072)
    // low=0, high=30, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_rdcnt_i <= 5'd0;
            redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_rdcnt_i == 5'd29)
            begin
                redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_rdcnt_eq <= 1'b0;
            end
            if (redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_rdcnt_eq == 1'b1)
            begin
                redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_rdcnt_i <= $unsigned(redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_rdcnt_i) + $unsigned(5'd2);
            end
            else
            begin
                redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_rdcnt_i <= $unsigned(redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_rdcnt_q = redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_rdcnt_i[4:0];

    // valid_fanout_reg15(REG,3187)@1 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg15_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg15_q <= $unsigned(in_i_valid);
        end
    end

    // i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243(BLACKBOX,99)@0
    // in in_i_dependence@2
    // in in_valid_in@2
    // out out_buffer_out@2
    // out out_valid_out@2
    k0_ZTS6MMstv2_i_llvm_fpga_sync_buffer_i60000ffer9_k0_zts6mmstv20 thei_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243 (
        .in_buffer_in(in_arg0),
        .in_i_dependence(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg15_q),
        .out_buffer_out(i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // topBitsDOR63_uid1263_i_unnamed_k0_zts6mmstv244(BITSELECT,1262)@2
    assign topBitsDOR63_uid1263_i_unnamed_k0_zts6mmstv244_b = i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out[63:1];

    // topBitsDOR_uid1264_i_unnamed_k0_zts6mmstv244(LOGICAL,1263)@2
    assign topBitsDOR_uid1264_i_unnamed_k0_zts6mmstv244_q = $unsigned(topBitsDOR63_uid1263_i_unnamed_k0_zts6mmstv244_b != 63'b000000000000000000000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow63_uid1260_i_unnamed_k0_zts6mmstv244(BITSELECT,1259)@2
    assign dSubChunkLow63_uid1260_i_unnamed_k0_zts6mmstv244_in = i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out[0:0];
    assign dSubChunkLow63_uid1260_i_unnamed_k0_zts6mmstv244_b = dSubChunkLow63_uid1260_i_unnamed_k0_zts6mmstv244_in[0:0];

    // c_i64_1127(CONSTANT,78)
    assign c_i64_1127_q = $unsigned(64'b0000000000000000000000000000000000000000000000000000000000000001);

    // i_unnamed_k0_zts6mmstv242(LOGICAL,145)@2
    assign i_unnamed_k0_zts6mmstv242_q = i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out | c_i64_1127_q;

    // i_unnamed_k0_zts6mmstv242_vt_select_63(BITSELECT,148)@2
    assign i_unnamed_k0_zts6mmstv242_vt_select_63_b = i_unnamed_k0_zts6mmstv242_q[63:1];

    // i_unnamed_k0_zts6mmstv242_vt_join(BITJOIN,147)@2
    assign i_unnamed_k0_zts6mmstv242_vt_join_q = {i_unnamed_k0_zts6mmstv242_vt_select_63_b, VCC_q};

    // x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select(BITSELECT,4003)@2
    assign x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_b = $unsigned(i_unnamed_k0_zts6mmstv242_vt_join_q[63:63]);
    assign x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_c = $unsigned(i_unnamed_k0_zts6mmstv242_vt_join_q[62:62]);
    assign x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_d = $unsigned(i_unnamed_k0_zts6mmstv242_vt_join_q[61:61]);
    assign x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_e = $unsigned(i_unnamed_k0_zts6mmstv242_vt_join_q[60:60]);
    assign x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_f = $unsigned(i_unnamed_k0_zts6mmstv242_vt_join_q[59:59]);
    assign x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_g = $unsigned(i_unnamed_k0_zts6mmstv242_vt_join_q[58:58]);
    assign x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_h = $unsigned(i_unnamed_k0_zts6mmstv242_vt_join_q[57:57]);
    assign x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_i = $unsigned(i_unnamed_k0_zts6mmstv242_vt_join_q[56:56]);
    assign x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_j = $unsigned(i_unnamed_k0_zts6mmstv242_vt_join_q[55:55]);
    assign x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_k = $unsigned(i_unnamed_k0_zts6mmstv242_vt_join_q[54:54]);
    assign x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_l = $unsigned(i_unnamed_k0_zts6mmstv242_vt_join_q[53:53]);
    assign x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_m = $unsigned(i_unnamed_k0_zts6mmstv242_vt_join_q[52:52]);
    assign x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_n = $unsigned(i_unnamed_k0_zts6mmstv242_vt_join_q[51:51]);
    assign x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o = $unsigned(i_unnamed_k0_zts6mmstv242_vt_join_q[50:50]);
    assign x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_p = $unsigned(i_unnamed_k0_zts6mmstv242_vt_join_q[49:49]);
    assign x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_q = $unsigned(i_unnamed_k0_zts6mmstv242_vt_join_q[48:48]);
    assign x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_r = $unsigned(i_unnamed_k0_zts6mmstv242_vt_join_q[47:47]);
    assign x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_s = $unsigned(i_unnamed_k0_zts6mmstv242_vt_join_q[46:46]);
    assign x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_t = $unsigned(i_unnamed_k0_zts6mmstv242_vt_join_q[45:45]);
    assign x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_u = $unsigned(i_unnamed_k0_zts6mmstv242_vt_join_q[44:44]);
    assign x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_v = $unsigned(i_unnamed_k0_zts6mmstv242_vt_join_q[43:43]);
    assign x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_w = $unsigned(i_unnamed_k0_zts6mmstv242_vt_join_q[42:42]);
    assign x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_x = $unsigned(i_unnamed_k0_zts6mmstv242_vt_join_q[41:41]);
    assign x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_y = $unsigned(i_unnamed_k0_zts6mmstv242_vt_join_q[40:40]);
    assign x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_z = $unsigned(i_unnamed_k0_zts6mmstv242_vt_join_q[39:39]);
    assign x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_aa = $unsigned(i_unnamed_k0_zts6mmstv242_vt_join_q[38:38]);
    assign x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_bb = $unsigned(i_unnamed_k0_zts6mmstv242_vt_join_q[37:37]);
    assign x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_cc = $unsigned(i_unnamed_k0_zts6mmstv242_vt_join_q[36:36]);
    assign x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_dd = $unsigned(i_unnamed_k0_zts6mmstv242_vt_join_q[35:35]);
    assign x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ee = $unsigned(i_unnamed_k0_zts6mmstv242_vt_join_q[34:34]);
    assign x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ff = $unsigned(i_unnamed_k0_zts6mmstv242_vt_join_q[33:33]);
    assign x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_gg = $unsigned(i_unnamed_k0_zts6mmstv242_vt_join_q[32:32]);
    assign x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh = $unsigned(i_unnamed_k0_zts6mmstv242_vt_join_q[31:31]);
    assign x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii = $unsigned(i_unnamed_k0_zts6mmstv242_vt_join_q[30:30]);
    assign x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_jj = $unsigned(i_unnamed_k0_zts6mmstv242_vt_join_q[29:29]);
    assign x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_kk = $unsigned(i_unnamed_k0_zts6mmstv242_vt_join_q[28:28]);
    assign x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ll = $unsigned(i_unnamed_k0_zts6mmstv242_vt_join_q[27:27]);
    assign x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_mm = $unsigned(i_unnamed_k0_zts6mmstv242_vt_join_q[26:26]);
    assign x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_nn = $unsigned(i_unnamed_k0_zts6mmstv242_vt_join_q[25:25]);
    assign x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_oo = $unsigned(i_unnamed_k0_zts6mmstv242_vt_join_q[24:24]);
    assign x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_pp = $unsigned(i_unnamed_k0_zts6mmstv242_vt_join_q[23:23]);
    assign x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_qq = $unsigned(i_unnamed_k0_zts6mmstv242_vt_join_q[22:22]);
    assign x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_rr = $unsigned(i_unnamed_k0_zts6mmstv242_vt_join_q[21:21]);
    assign x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ss = $unsigned(i_unnamed_k0_zts6mmstv242_vt_join_q[20:20]);
    assign x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_tt = $unsigned(i_unnamed_k0_zts6mmstv242_vt_join_q[19:19]);
    assign x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_uu = $unsigned(i_unnamed_k0_zts6mmstv242_vt_join_q[18:18]);
    assign x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_vv = $unsigned(i_unnamed_k0_zts6mmstv242_vt_join_q[17:17]);
    assign x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ww = $unsigned(i_unnamed_k0_zts6mmstv242_vt_join_q[16:16]);
    assign x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_xx = $unsigned(i_unnamed_k0_zts6mmstv242_vt_join_q[15:15]);
    assign x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_yy = $unsigned(i_unnamed_k0_zts6mmstv242_vt_join_q[14:14]);
    assign x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_zz = $unsigned(i_unnamed_k0_zts6mmstv242_vt_join_q[13:13]);
    assign x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_1 = $unsigned(i_unnamed_k0_zts6mmstv242_vt_join_q[12:12]);
    assign x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_2 = $unsigned(i_unnamed_k0_zts6mmstv242_vt_join_q[11:11]);
    assign x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_3 = $unsigned(i_unnamed_k0_zts6mmstv242_vt_join_q[10:10]);
    assign x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_4 = $unsigned(i_unnamed_k0_zts6mmstv242_vt_join_q[9:9]);
    assign x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_5 = $unsigned(i_unnamed_k0_zts6mmstv242_vt_join_q[8:8]);
    assign x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_6 = $unsigned(i_unnamed_k0_zts6mmstv242_vt_join_q[7:7]);
    assign x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_7 = $unsigned(i_unnamed_k0_zts6mmstv242_vt_join_q[6:6]);
    assign x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_8 = $unsigned(i_unnamed_k0_zts6mmstv242_vt_join_q[5:5]);
    assign x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_9 = $unsigned(i_unnamed_k0_zts6mmstv242_vt_join_q[4:4]);
    assign x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0 = $unsigned(i_unnamed_k0_zts6mmstv242_vt_join_q[3:3]);
    assign x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61 = $unsigned(i_unnamed_k0_zts6mmstv242_vt_join_q[2:2]);
    assign x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62 = $unsigned(i_unnamed_k0_zts6mmstv242_vt_join_q[1:1]);

    // lshl1_uid1259_i_unnamed_k0_zts6mmstv244(BITJOIN,1258)@2
    assign lshl1_uid1259_i_unnamed_k0_zts6mmstv244_q = {c_i64_0126_q, x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_b};

    // nSubChunkLow63_uid1261_i_unnamed_k0_zts6mmstv244(BITSELECT,1260)@2
    assign nSubChunkLow63_uid1261_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1259_i_unnamed_k0_zts6mmstv244_q[0:0];
    assign nSubChunkLow63_uid1261_i_unnamed_k0_zts6mmstv244_b = nSubChunkLow63_uid1261_i_unnamed_k0_zts6mmstv244_in[0:0];

    // r0Sub63_uid1262_i_unnamed_k0_zts6mmstv244(SUB,1261)@2
    assign r0Sub63_uid1262_i_unnamed_k0_zts6mmstv244_a = {1'b0, nSubChunkLow63_uid1261_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub63_uid1262_i_unnamed_k0_zts6mmstv244_b = {1'b0, dSubChunkLow63_uid1260_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub63_uid1262_i_unnamed_k0_zts6mmstv244_o = $unsigned(r0Sub63_uid1262_i_unnamed_k0_zts6mmstv244_a) - $unsigned(r0Sub63_uid1262_i_unnamed_k0_zts6mmstv244_b);
    assign r0Sub63_uid1262_i_unnamed_k0_zts6mmstv244_q = r0Sub63_uid1262_i_unnamed_k0_zts6mmstv244_o[1:0];

    // cond63_uid1265_i_unnamed_k0_zts6mmstv244(BITSELECT,1264)@2
    assign cond63_uid1265_i_unnamed_k0_zts6mmstv244_in = $unsigned({{63{r0Sub63_uid1262_i_unnamed_k0_zts6mmstv244_q[1]}}, r0Sub63_uid1262_i_unnamed_k0_zts6mmstv244_q});
    assign cond63_uid1265_i_unnamed_k0_zts6mmstv244_b = $unsigned(cond63_uid1265_i_unnamed_k0_zts6mmstv244_in[64:64]);

    // opSign63_uid1266_i_unnamed_k0_zts6mmstv244(LOGICAL,1265)@2
    assign opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q = cond63_uid1265_i_unnamed_k0_zts6mmstv244_b | topBitsDOR_uid1264_i_unnamed_k0_zts6mmstv244_q;

    // redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_inputreg0(DELAY,5070)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_inputreg0_q <= '0;
        end
        else
        begin
            redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_inputreg0_q <= $unsigned(opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q);
        end
    end

    // redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_wraddr(REG,5073)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_wraddr_q <= $unsigned(5'b11110);
        end
        else
        begin
            redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_wraddr_q <= $unsigned(redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_rdcnt_q);
        end
    end

    // redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_mem(DUALMEM,5071)
    assign redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_mem_ia = $unsigned(redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_inputreg0_q);
    assign redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_mem_aa = redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_wraddr_q;
    assign redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_mem_ab = redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_rdcnt_q;
    assign redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(31),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(31),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_mem_dmem (
        .clocken1(redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_mem_reset0),
        .clock1(clock),
        .address_a(redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_mem_aa),
        .data_a(redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_mem_ab),
        .q_b(redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_mem_q = redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_mem_iq[0:0];

    // redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64(DELAY,4339)
    dspba_delay_ver #( .width(1), .depth(30), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64 ( .xin(redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_split_0_mem_q), .xout(redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_outputreg0(DELAY,4780)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_outputreg0_q <= '0;
        end
        else
        begin
            redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_outputreg0_q <= $unsigned(redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_q);
        end
    end

    // q63_uid1272_i_unnamed_k0_zts6mmstv244(LOGICAL,1271)@66
    assign q63_uid1272_i_unnamed_k0_zts6mmstv244_q = ~ (redist318_opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q_64_outputreg0_q);

    // redist317_q62_uid1287_i_unnamed_k0_zts6mmstv244_q_63_split_0_notEnable(LOGICAL,5066)
    assign redist317_q62_uid1287_i_unnamed_k0_zts6mmstv244_q_63_split_0_notEnable_q = $unsigned(~ (VCC_q));

    // redist317_q62_uid1287_i_unnamed_k0_zts6mmstv244_q_63_split_0_nor(LOGICAL,5067)
    assign redist317_q62_uid1287_i_unnamed_k0_zts6mmstv244_q_63_split_0_nor_q = ~ (redist317_q62_uid1287_i_unnamed_k0_zts6mmstv244_q_63_split_0_notEnable_q | redist317_q62_uid1287_i_unnamed_k0_zts6mmstv244_q_63_split_0_sticky_ena_q);

    // redist317_q62_uid1287_i_unnamed_k0_zts6mmstv244_q_63_split_0_mem_last(CONSTANT,5063)
    assign redist317_q62_uid1287_i_unnamed_k0_zts6mmstv244_q_63_split_0_mem_last_q = $unsigned(6'b011110);

    // redist317_q62_uid1287_i_unnamed_k0_zts6mmstv244_q_63_split_0_cmp(LOGICAL,5064)
    assign redist317_q62_uid1287_i_unnamed_k0_zts6mmstv244_q_63_split_0_cmp_b = {1'b0, redist317_q62_uid1287_i_unnamed_k0_zts6mmstv244_q_63_split_0_rdcnt_q};
    assign redist317_q62_uid1287_i_unnamed_k0_zts6mmstv244_q_63_split_0_cmp_q = $unsigned(redist317_q62_uid1287_i_unnamed_k0_zts6mmstv244_q_63_split_0_mem_last_q == redist317_q62_uid1287_i_unnamed_k0_zts6mmstv244_q_63_split_0_cmp_b ? 1'b1 : 1'b0);

    // redist317_q62_uid1287_i_unnamed_k0_zts6mmstv244_q_63_split_0_cmpReg(REG,5065)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist317_q62_uid1287_i_unnamed_k0_zts6mmstv244_q_63_split_0_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist317_q62_uid1287_i_unnamed_k0_zts6mmstv244_q_63_split_0_cmpReg_q <= $unsigned(redist317_q62_uid1287_i_unnamed_k0_zts6mmstv244_q_63_split_0_cmp_q);
        end
    end

    // redist317_q62_uid1287_i_unnamed_k0_zts6mmstv244_q_63_split_0_sticky_ena(REG,5068)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist317_q62_uid1287_i_unnamed_k0_zts6mmstv244_q_63_split_0_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist317_q62_uid1287_i_unnamed_k0_zts6mmstv244_q_63_split_0_nor_q == 1'b1)
        begin
            redist317_q62_uid1287_i_unnamed_k0_zts6mmstv244_q_63_split_0_sticky_ena_q <= $unsigned(redist317_q62_uid1287_i_unnamed_k0_zts6mmstv244_q_63_split_0_cmpReg_q);
        end
    end

    // redist317_q62_uid1287_i_unnamed_k0_zts6mmstv244_q_63_split_0_enaAnd(LOGICAL,5069)
    assign redist317_q62_uid1287_i_unnamed_k0_zts6mmstv244_q_63_split_0_enaAnd_q = redist317_q62_uid1287_i_unnamed_k0_zts6mmstv244_q_63_split_0_sticky_ena_q & VCC_q;

    // redist317_q62_uid1287_i_unnamed_k0_zts6mmstv244_q_63_split_0_rdcnt(COUNTER,5061)
    // low=0, high=31, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist317_q62_uid1287_i_unnamed_k0_zts6mmstv244_q_63_split_0_rdcnt_i <= 5'd0;
        end
        else
        begin
            redist317_q62_uid1287_i_unnamed_k0_zts6mmstv244_q_63_split_0_rdcnt_i <= $unsigned(redist317_q62_uid1287_i_unnamed_k0_zts6mmstv244_q_63_split_0_rdcnt_i) + $unsigned(5'd1);
        end
    end
    assign redist317_q62_uid1287_i_unnamed_k0_zts6mmstv244_q_63_split_0_rdcnt_q = redist317_q62_uid1287_i_unnamed_k0_zts6mmstv244_q_63_split_0_rdcnt_i[4:0];

    // redist424_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_1(DELAY,4445)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist424_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_1_q <= '0;
        end
        else
        begin
            redist424_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_1_q <= $unsigned(i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out);
        end
    end

    // topBitsDOR62_uid1278_i_unnamed_k0_zts6mmstv244(BITSELECT,1277)@3
    assign topBitsDOR62_uid1278_i_unnamed_k0_zts6mmstv244_b = redist424_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_1_q[63:2];

    // topBitsDOR_uid1279_i_unnamed_k0_zts6mmstv244(LOGICAL,1278)@3
    assign topBitsDOR_uid1279_i_unnamed_k0_zts6mmstv244_q = $unsigned(topBitsDOR62_uid1278_i_unnamed_k0_zts6mmstv244_b != 62'b00000000000000000000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow62_uid1275_i_unnamed_k0_zts6mmstv244(BITSELECT,1274)@3
    assign dSubChunkLow62_uid1275_i_unnamed_k0_zts6mmstv244_in = redist424_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_1_q[1:0];
    assign dSubChunkLow62_uid1275_i_unnamed_k0_zts6mmstv244_b = dSubChunkLow62_uid1275_i_unnamed_k0_zts6mmstv244_in[1:0];

    // lshl63_uid1267_i_unnamed_k0_zts6mmstv244(BITSELECT,1266)@2
    assign lshl63_uid1267_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1259_i_unnamed_k0_zts6mmstv244_q[63:0];
    assign lshl63_uid1267_i_unnamed_k0_zts6mmstv244_b = lshl63_uid1267_i_unnamed_k0_zts6mmstv244_in[63:0];

    // r0SubRangeLeft63_uid1268_i_unnamed_k0_zts6mmstv244(BITSELECT,1267)@2
    assign r0SubRangeLeft63_uid1268_i_unnamed_k0_zts6mmstv244_in = r0Sub63_uid1262_i_unnamed_k0_zts6mmstv244_q[0:0];
    assign r0SubRangeLeft63_uid1268_i_unnamed_k0_zts6mmstv244_b = r0SubRangeLeft63_uid1268_i_unnamed_k0_zts6mmstv244_in[0:0];

    // rIteriMuxFirst63_uid1270_i_unnamed_k0_zts6mmstv244(BITJOIN,1269)@2
    assign rIteriMuxFirst63_uid1270_i_unnamed_k0_zts6mmstv244_q = {cstZ63_uid311_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft63_uid1268_i_unnamed_k0_zts6mmstv244_b};

    // r63_uid1271_i_unnamed_k0_zts6mmstv244(MUX,1270)@2 + 1
    assign r63_uid1271_i_unnamed_k0_zts6mmstv244_s = opSign63_uid1266_i_unnamed_k0_zts6mmstv244_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r63_uid1271_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
        end
        else
        begin
            unique case (r63_uid1271_i_unnamed_k0_zts6mmstv244_s)
                1'b0 : r63_uid1271_i_unnamed_k0_zts6mmstv244_q <= rIteriMuxFirst63_uid1270_i_unnamed_k0_zts6mmstv244_q;
                1'b1 : r63_uid1271_i_unnamed_k0_zts6mmstv244_q <= lshl63_uid1267_i_unnamed_k0_zts6mmstv244_b;
                default : r63_uid1271_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
            endcase
        end
    end

    // redist62_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_c_1(DELAY,4083)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist62_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_c_1_q <= '0;
        end
        else
        begin
            redist62_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_c_1_q <= $unsigned(x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_c);
        end
    end

    // lshl1_uid1274_i_unnamed_k0_zts6mmstv244(BITJOIN,1273)@3
    assign lshl1_uid1274_i_unnamed_k0_zts6mmstv244_q = {r63_uid1271_i_unnamed_k0_zts6mmstv244_q, redist62_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_c_1_q};

    // nSubChunkLow62_uid1276_i_unnamed_k0_zts6mmstv244(BITSELECT,1275)@3
    assign nSubChunkLow62_uid1276_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1274_i_unnamed_k0_zts6mmstv244_q[1:0];
    assign nSubChunkLow62_uid1276_i_unnamed_k0_zts6mmstv244_b = nSubChunkLow62_uid1276_i_unnamed_k0_zts6mmstv244_in[1:0];

    // r0Sub62_uid1277_i_unnamed_k0_zts6mmstv244(SUB,1276)@3
    assign r0Sub62_uid1277_i_unnamed_k0_zts6mmstv244_a = {1'b0, nSubChunkLow62_uid1276_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub62_uid1277_i_unnamed_k0_zts6mmstv244_b = {1'b0, dSubChunkLow62_uid1275_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub62_uid1277_i_unnamed_k0_zts6mmstv244_o = $unsigned(r0Sub62_uid1277_i_unnamed_k0_zts6mmstv244_a) - $unsigned(r0Sub62_uid1277_i_unnamed_k0_zts6mmstv244_b);
    assign r0Sub62_uid1277_i_unnamed_k0_zts6mmstv244_q = r0Sub62_uid1277_i_unnamed_k0_zts6mmstv244_o[2:0];

    // cond62_uid1280_i_unnamed_k0_zts6mmstv244(BITSELECT,1279)@3
    assign cond62_uid1280_i_unnamed_k0_zts6mmstv244_in = $unsigned({{62{r0Sub62_uid1277_i_unnamed_k0_zts6mmstv244_q[2]}}, r0Sub62_uid1277_i_unnamed_k0_zts6mmstv244_q});
    assign cond62_uid1280_i_unnamed_k0_zts6mmstv244_b = $unsigned(cond62_uid1280_i_unnamed_k0_zts6mmstv244_in[64:64]);

    // opSign62_uid1281_i_unnamed_k0_zts6mmstv244(LOGICAL,1280)@3
    assign opSign62_uid1281_i_unnamed_k0_zts6mmstv244_q = cond62_uid1280_i_unnamed_k0_zts6mmstv244_b | topBitsDOR_uid1279_i_unnamed_k0_zts6mmstv244_q;

    // q62_uid1287_i_unnamed_k0_zts6mmstv244(LOGICAL,1286)@3 + 1
    assign q62_uid1287_i_unnamed_k0_zts6mmstv244_qi = ~ (opSign62_uid1281_i_unnamed_k0_zts6mmstv244_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q62_uid1287_i_unnamed_k0_zts6mmstv244_delay ( .xin(q62_uid1287_i_unnamed_k0_zts6mmstv244_qi), .xout(q62_uid1287_i_unnamed_k0_zts6mmstv244_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist317_q62_uid1287_i_unnamed_k0_zts6mmstv244_q_63_split_0_wraddr(REG,5062)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist317_q62_uid1287_i_unnamed_k0_zts6mmstv244_q_63_split_0_wraddr_q <= $unsigned(5'b11111);
        end
        else
        begin
            redist317_q62_uid1287_i_unnamed_k0_zts6mmstv244_q_63_split_0_wraddr_q <= $unsigned(redist317_q62_uid1287_i_unnamed_k0_zts6mmstv244_q_63_split_0_rdcnt_q);
        end
    end

    // redist317_q62_uid1287_i_unnamed_k0_zts6mmstv244_q_63_split_0_mem(DUALMEM,5060)
    assign redist317_q62_uid1287_i_unnamed_k0_zts6mmstv244_q_63_split_0_mem_ia = $unsigned(q62_uid1287_i_unnamed_k0_zts6mmstv244_q);
    assign redist317_q62_uid1287_i_unnamed_k0_zts6mmstv244_q_63_split_0_mem_aa = redist317_q62_uid1287_i_unnamed_k0_zts6mmstv244_q_63_split_0_wraddr_q;
    assign redist317_q62_uid1287_i_unnamed_k0_zts6mmstv244_q_63_split_0_mem_ab = redist317_q62_uid1287_i_unnamed_k0_zts6mmstv244_q_63_split_0_rdcnt_q;
    assign redist317_q62_uid1287_i_unnamed_k0_zts6mmstv244_q_63_split_0_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist317_q62_uid1287_i_unnamed_k0_zts6mmstv244_q_63_split_0_mem_dmem (
        .clocken1(redist317_q62_uid1287_i_unnamed_k0_zts6mmstv244_q_63_split_0_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist317_q62_uid1287_i_unnamed_k0_zts6mmstv244_q_63_split_0_mem_reset0),
        .clock1(clock),
        .address_a(redist317_q62_uid1287_i_unnamed_k0_zts6mmstv244_q_63_split_0_mem_aa),
        .data_a(redist317_q62_uid1287_i_unnamed_k0_zts6mmstv244_q_63_split_0_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist317_q62_uid1287_i_unnamed_k0_zts6mmstv244_q_63_split_0_mem_ab),
        .q_b(redist317_q62_uid1287_i_unnamed_k0_zts6mmstv244_q_63_split_0_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist317_q62_uid1287_i_unnamed_k0_zts6mmstv244_q_63_split_0_mem_q = redist317_q62_uid1287_i_unnamed_k0_zts6mmstv244_q_63_split_0_mem_iq[0:0];

    // redist317_q62_uid1287_i_unnamed_k0_zts6mmstv244_q_63(DELAY,4338)
    dspba_delay_ver #( .width(1), .depth(29), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist317_q62_uid1287_i_unnamed_k0_zts6mmstv244_q_63 ( .xin(redist317_q62_uid1287_i_unnamed_k0_zts6mmstv244_q_63_split_0_mem_q), .xout(redist317_q62_uid1287_i_unnamed_k0_zts6mmstv244_q_63_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist316_q61_uid1302_i_unnamed_k0_zts6mmstv244_q_62_split_0_notEnable(LOGICAL,5056)
    assign redist316_q61_uid1302_i_unnamed_k0_zts6mmstv244_q_62_split_0_notEnable_q = $unsigned(~ (VCC_q));

    // redist316_q61_uid1302_i_unnamed_k0_zts6mmstv244_q_62_split_0_nor(LOGICAL,5057)
    assign redist316_q61_uid1302_i_unnamed_k0_zts6mmstv244_q_62_split_0_nor_q = ~ (redist316_q61_uid1302_i_unnamed_k0_zts6mmstv244_q_62_split_0_notEnable_q | redist316_q61_uid1302_i_unnamed_k0_zts6mmstv244_q_62_split_0_sticky_ena_q);

    // redist316_q61_uid1302_i_unnamed_k0_zts6mmstv244_q_62_split_0_mem_last(CONSTANT,5053)
    assign redist316_q61_uid1302_i_unnamed_k0_zts6mmstv244_q_62_split_0_mem_last_q = $unsigned(6'b011110);

    // redist316_q61_uid1302_i_unnamed_k0_zts6mmstv244_q_62_split_0_cmp(LOGICAL,5054)
    assign redist316_q61_uid1302_i_unnamed_k0_zts6mmstv244_q_62_split_0_cmp_b = {1'b0, redist316_q61_uid1302_i_unnamed_k0_zts6mmstv244_q_62_split_0_rdcnt_q};
    assign redist316_q61_uid1302_i_unnamed_k0_zts6mmstv244_q_62_split_0_cmp_q = $unsigned(redist316_q61_uid1302_i_unnamed_k0_zts6mmstv244_q_62_split_0_mem_last_q == redist316_q61_uid1302_i_unnamed_k0_zts6mmstv244_q_62_split_0_cmp_b ? 1'b1 : 1'b0);

    // redist316_q61_uid1302_i_unnamed_k0_zts6mmstv244_q_62_split_0_cmpReg(REG,5055)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist316_q61_uid1302_i_unnamed_k0_zts6mmstv244_q_62_split_0_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist316_q61_uid1302_i_unnamed_k0_zts6mmstv244_q_62_split_0_cmpReg_q <= $unsigned(redist316_q61_uid1302_i_unnamed_k0_zts6mmstv244_q_62_split_0_cmp_q);
        end
    end

    // redist316_q61_uid1302_i_unnamed_k0_zts6mmstv244_q_62_split_0_sticky_ena(REG,5058)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist316_q61_uid1302_i_unnamed_k0_zts6mmstv244_q_62_split_0_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist316_q61_uid1302_i_unnamed_k0_zts6mmstv244_q_62_split_0_nor_q == 1'b1)
        begin
            redist316_q61_uid1302_i_unnamed_k0_zts6mmstv244_q_62_split_0_sticky_ena_q <= $unsigned(redist316_q61_uid1302_i_unnamed_k0_zts6mmstv244_q_62_split_0_cmpReg_q);
        end
    end

    // redist316_q61_uid1302_i_unnamed_k0_zts6mmstv244_q_62_split_0_enaAnd(LOGICAL,5059)
    assign redist316_q61_uid1302_i_unnamed_k0_zts6mmstv244_q_62_split_0_enaAnd_q = redist316_q61_uid1302_i_unnamed_k0_zts6mmstv244_q_62_split_0_sticky_ena_q & VCC_q;

    // redist316_q61_uid1302_i_unnamed_k0_zts6mmstv244_q_62_split_0_rdcnt(COUNTER,5051)
    // low=0, high=31, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist316_q61_uid1302_i_unnamed_k0_zts6mmstv244_q_62_split_0_rdcnt_i <= 5'd0;
        end
        else
        begin
            redist316_q61_uid1302_i_unnamed_k0_zts6mmstv244_q_62_split_0_rdcnt_i <= $unsigned(redist316_q61_uid1302_i_unnamed_k0_zts6mmstv244_q_62_split_0_rdcnt_i) + $unsigned(5'd1);
        end
    end
    assign redist316_q61_uid1302_i_unnamed_k0_zts6mmstv244_q_62_split_0_rdcnt_q = redist316_q61_uid1302_i_unnamed_k0_zts6mmstv244_q_62_split_0_rdcnt_i[4:0];

    // redist425_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_2(DELAY,4446)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist425_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_2_q <= '0;
        end
        else
        begin
            redist425_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_2_q <= $unsigned(redist424_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_1_q);
        end
    end

    // topBitsDOR61_uid1293_i_unnamed_k0_zts6mmstv244(BITSELECT,1292)@4
    assign topBitsDOR61_uid1293_i_unnamed_k0_zts6mmstv244_b = redist425_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_2_q[63:3];

    // topBitsDOR_uid1294_i_unnamed_k0_zts6mmstv244(LOGICAL,1293)@4
    assign topBitsDOR_uid1294_i_unnamed_k0_zts6mmstv244_q = $unsigned(topBitsDOR61_uid1293_i_unnamed_k0_zts6mmstv244_b != 61'b0000000000000000000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow61_uid1290_i_unnamed_k0_zts6mmstv244(BITSELECT,1289)@4
    assign dSubChunkLow61_uid1290_i_unnamed_k0_zts6mmstv244_in = redist425_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_2_q[2:0];
    assign dSubChunkLow61_uid1290_i_unnamed_k0_zts6mmstv244_b = dSubChunkLow61_uid1290_i_unnamed_k0_zts6mmstv244_in[2:0];

    // lshl62_uid1282_i_unnamed_k0_zts6mmstv244(BITSELECT,1281)@3
    assign lshl62_uid1282_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1274_i_unnamed_k0_zts6mmstv244_q[63:0];
    assign lshl62_uid1282_i_unnamed_k0_zts6mmstv244_b = lshl62_uid1282_i_unnamed_k0_zts6mmstv244_in[63:0];

    // r0SubRangeLeft62_uid1283_i_unnamed_k0_zts6mmstv244(BITSELECT,1282)@3
    assign r0SubRangeLeft62_uid1283_i_unnamed_k0_zts6mmstv244_in = r0Sub62_uid1277_i_unnamed_k0_zts6mmstv244_q[1:0];
    assign r0SubRangeLeft62_uid1283_i_unnamed_k0_zts6mmstv244_b = r0SubRangeLeft62_uid1283_i_unnamed_k0_zts6mmstv244_in[1:0];

    // rIteriMuxFirst62_uid1285_i_unnamed_k0_zts6mmstv244(BITJOIN,1284)@3
    assign rIteriMuxFirst62_uid1285_i_unnamed_k0_zts6mmstv244_q = {cstZ62_uid326_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft62_uid1283_i_unnamed_k0_zts6mmstv244_b};

    // r62_uid1286_i_unnamed_k0_zts6mmstv244(MUX,1285)@3 + 1
    assign r62_uid1286_i_unnamed_k0_zts6mmstv244_s = opSign62_uid1281_i_unnamed_k0_zts6mmstv244_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r62_uid1286_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
        end
        else
        begin
            unique case (r62_uid1286_i_unnamed_k0_zts6mmstv244_s)
                1'b0 : r62_uid1286_i_unnamed_k0_zts6mmstv244_q <= rIteriMuxFirst62_uid1285_i_unnamed_k0_zts6mmstv244_q;
                1'b1 : r62_uid1286_i_unnamed_k0_zts6mmstv244_q <= lshl62_uid1282_i_unnamed_k0_zts6mmstv244_b;
                default : r62_uid1286_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
            endcase
        end
    end

    // redist63_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_d_2(DELAY,4084)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist63_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_d_2_delay_0 <= '0;
            redist63_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_d_2_q <= '0;
        end
        else
        begin
            redist63_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_d_2_delay_0 <= $unsigned(x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_d);
            redist63_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_d_2_q <= redist63_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_d_2_delay_0;
        end
    end

    // lshl1_uid1289_i_unnamed_k0_zts6mmstv244(BITJOIN,1288)@4
    assign lshl1_uid1289_i_unnamed_k0_zts6mmstv244_q = {r62_uid1286_i_unnamed_k0_zts6mmstv244_q, redist63_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_d_2_q};

    // nSubChunkLow61_uid1291_i_unnamed_k0_zts6mmstv244(BITSELECT,1290)@4
    assign nSubChunkLow61_uid1291_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1289_i_unnamed_k0_zts6mmstv244_q[2:0];
    assign nSubChunkLow61_uid1291_i_unnamed_k0_zts6mmstv244_b = nSubChunkLow61_uid1291_i_unnamed_k0_zts6mmstv244_in[2:0];

    // r0Sub61_uid1292_i_unnamed_k0_zts6mmstv244(SUB,1291)@4
    assign r0Sub61_uid1292_i_unnamed_k0_zts6mmstv244_a = {1'b0, nSubChunkLow61_uid1291_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub61_uid1292_i_unnamed_k0_zts6mmstv244_b = {1'b0, dSubChunkLow61_uid1290_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub61_uid1292_i_unnamed_k0_zts6mmstv244_o = $unsigned(r0Sub61_uid1292_i_unnamed_k0_zts6mmstv244_a) - $unsigned(r0Sub61_uid1292_i_unnamed_k0_zts6mmstv244_b);
    assign r0Sub61_uid1292_i_unnamed_k0_zts6mmstv244_q = r0Sub61_uid1292_i_unnamed_k0_zts6mmstv244_o[3:0];

    // cond61_uid1295_i_unnamed_k0_zts6mmstv244(BITSELECT,1294)@4
    assign cond61_uid1295_i_unnamed_k0_zts6mmstv244_in = $unsigned({{61{r0Sub61_uid1292_i_unnamed_k0_zts6mmstv244_q[3]}}, r0Sub61_uid1292_i_unnamed_k0_zts6mmstv244_q});
    assign cond61_uid1295_i_unnamed_k0_zts6mmstv244_b = $unsigned(cond61_uid1295_i_unnamed_k0_zts6mmstv244_in[64:64]);

    // opSign61_uid1296_i_unnamed_k0_zts6mmstv244(LOGICAL,1295)@4
    assign opSign61_uid1296_i_unnamed_k0_zts6mmstv244_q = cond61_uid1295_i_unnamed_k0_zts6mmstv244_b | topBitsDOR_uid1294_i_unnamed_k0_zts6mmstv244_q;

    // q61_uid1302_i_unnamed_k0_zts6mmstv244(LOGICAL,1301)@4 + 1
    assign q61_uid1302_i_unnamed_k0_zts6mmstv244_qi = ~ (opSign61_uid1296_i_unnamed_k0_zts6mmstv244_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q61_uid1302_i_unnamed_k0_zts6mmstv244_delay ( .xin(q61_uid1302_i_unnamed_k0_zts6mmstv244_qi), .xout(q61_uid1302_i_unnamed_k0_zts6mmstv244_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist316_q61_uid1302_i_unnamed_k0_zts6mmstv244_q_62_split_0_wraddr(REG,5052)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist316_q61_uid1302_i_unnamed_k0_zts6mmstv244_q_62_split_0_wraddr_q <= $unsigned(5'b11111);
        end
        else
        begin
            redist316_q61_uid1302_i_unnamed_k0_zts6mmstv244_q_62_split_0_wraddr_q <= $unsigned(redist316_q61_uid1302_i_unnamed_k0_zts6mmstv244_q_62_split_0_rdcnt_q);
        end
    end

    // redist316_q61_uid1302_i_unnamed_k0_zts6mmstv244_q_62_split_0_mem(DUALMEM,5050)
    assign redist316_q61_uid1302_i_unnamed_k0_zts6mmstv244_q_62_split_0_mem_ia = $unsigned(q61_uid1302_i_unnamed_k0_zts6mmstv244_q);
    assign redist316_q61_uid1302_i_unnamed_k0_zts6mmstv244_q_62_split_0_mem_aa = redist316_q61_uid1302_i_unnamed_k0_zts6mmstv244_q_62_split_0_wraddr_q;
    assign redist316_q61_uid1302_i_unnamed_k0_zts6mmstv244_q_62_split_0_mem_ab = redist316_q61_uid1302_i_unnamed_k0_zts6mmstv244_q_62_split_0_rdcnt_q;
    assign redist316_q61_uid1302_i_unnamed_k0_zts6mmstv244_q_62_split_0_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist316_q61_uid1302_i_unnamed_k0_zts6mmstv244_q_62_split_0_mem_dmem (
        .clocken1(redist316_q61_uid1302_i_unnamed_k0_zts6mmstv244_q_62_split_0_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist316_q61_uid1302_i_unnamed_k0_zts6mmstv244_q_62_split_0_mem_reset0),
        .clock1(clock),
        .address_a(redist316_q61_uid1302_i_unnamed_k0_zts6mmstv244_q_62_split_0_mem_aa),
        .data_a(redist316_q61_uid1302_i_unnamed_k0_zts6mmstv244_q_62_split_0_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist316_q61_uid1302_i_unnamed_k0_zts6mmstv244_q_62_split_0_mem_ab),
        .q_b(redist316_q61_uid1302_i_unnamed_k0_zts6mmstv244_q_62_split_0_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist316_q61_uid1302_i_unnamed_k0_zts6mmstv244_q_62_split_0_mem_q = redist316_q61_uid1302_i_unnamed_k0_zts6mmstv244_q_62_split_0_mem_iq[0:0];

    // redist316_q61_uid1302_i_unnamed_k0_zts6mmstv244_q_62(DELAY,4337)
    dspba_delay_ver #( .width(1), .depth(28), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist316_q61_uid1302_i_unnamed_k0_zts6mmstv244_q_62 ( .xin(redist316_q61_uid1302_i_unnamed_k0_zts6mmstv244_q_62_split_0_mem_q), .xout(redist316_q61_uid1302_i_unnamed_k0_zts6mmstv244_q_62_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist315_q60_uid1317_i_unnamed_k0_zts6mmstv244_q_61_split_0_notEnable(LOGICAL,5046)
    assign redist315_q60_uid1317_i_unnamed_k0_zts6mmstv244_q_61_split_0_notEnable_q = $unsigned(~ (VCC_q));

    // redist315_q60_uid1317_i_unnamed_k0_zts6mmstv244_q_61_split_0_nor(LOGICAL,5047)
    assign redist315_q60_uid1317_i_unnamed_k0_zts6mmstv244_q_61_split_0_nor_q = ~ (redist315_q60_uid1317_i_unnamed_k0_zts6mmstv244_q_61_split_0_notEnable_q | redist315_q60_uid1317_i_unnamed_k0_zts6mmstv244_q_61_split_0_sticky_ena_q);

    // redist315_q60_uid1317_i_unnamed_k0_zts6mmstv244_q_61_split_0_mem_last(CONSTANT,5043)
    assign redist315_q60_uid1317_i_unnamed_k0_zts6mmstv244_q_61_split_0_mem_last_q = $unsigned(6'b011110);

    // redist315_q60_uid1317_i_unnamed_k0_zts6mmstv244_q_61_split_0_cmp(LOGICAL,5044)
    assign redist315_q60_uid1317_i_unnamed_k0_zts6mmstv244_q_61_split_0_cmp_b = {1'b0, redist315_q60_uid1317_i_unnamed_k0_zts6mmstv244_q_61_split_0_rdcnt_q};
    assign redist315_q60_uid1317_i_unnamed_k0_zts6mmstv244_q_61_split_0_cmp_q = $unsigned(redist315_q60_uid1317_i_unnamed_k0_zts6mmstv244_q_61_split_0_mem_last_q == redist315_q60_uid1317_i_unnamed_k0_zts6mmstv244_q_61_split_0_cmp_b ? 1'b1 : 1'b0);

    // redist315_q60_uid1317_i_unnamed_k0_zts6mmstv244_q_61_split_0_cmpReg(REG,5045)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist315_q60_uid1317_i_unnamed_k0_zts6mmstv244_q_61_split_0_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist315_q60_uid1317_i_unnamed_k0_zts6mmstv244_q_61_split_0_cmpReg_q <= $unsigned(redist315_q60_uid1317_i_unnamed_k0_zts6mmstv244_q_61_split_0_cmp_q);
        end
    end

    // redist315_q60_uid1317_i_unnamed_k0_zts6mmstv244_q_61_split_0_sticky_ena(REG,5048)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist315_q60_uid1317_i_unnamed_k0_zts6mmstv244_q_61_split_0_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist315_q60_uid1317_i_unnamed_k0_zts6mmstv244_q_61_split_0_nor_q == 1'b1)
        begin
            redist315_q60_uid1317_i_unnamed_k0_zts6mmstv244_q_61_split_0_sticky_ena_q <= $unsigned(redist315_q60_uid1317_i_unnamed_k0_zts6mmstv244_q_61_split_0_cmpReg_q);
        end
    end

    // redist315_q60_uid1317_i_unnamed_k0_zts6mmstv244_q_61_split_0_enaAnd(LOGICAL,5049)
    assign redist315_q60_uid1317_i_unnamed_k0_zts6mmstv244_q_61_split_0_enaAnd_q = redist315_q60_uid1317_i_unnamed_k0_zts6mmstv244_q_61_split_0_sticky_ena_q & VCC_q;

    // redist315_q60_uid1317_i_unnamed_k0_zts6mmstv244_q_61_split_0_rdcnt(COUNTER,5041)
    // low=0, high=31, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist315_q60_uid1317_i_unnamed_k0_zts6mmstv244_q_61_split_0_rdcnt_i <= 5'd0;
        end
        else
        begin
            redist315_q60_uid1317_i_unnamed_k0_zts6mmstv244_q_61_split_0_rdcnt_i <= $unsigned(redist315_q60_uid1317_i_unnamed_k0_zts6mmstv244_q_61_split_0_rdcnt_i) + $unsigned(5'd1);
        end
    end
    assign redist315_q60_uid1317_i_unnamed_k0_zts6mmstv244_q_61_split_0_rdcnt_q = redist315_q60_uid1317_i_unnamed_k0_zts6mmstv244_q_61_split_0_rdcnt_i[4:0];

    // redist426_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_3(DELAY,4447)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist426_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_3_q <= '0;
        end
        else
        begin
            redist426_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_3_q <= $unsigned(redist425_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_2_q);
        end
    end

    // topBitsDOR60_uid1308_i_unnamed_k0_zts6mmstv244(BITSELECT,1307)@5
    assign topBitsDOR60_uid1308_i_unnamed_k0_zts6mmstv244_b = redist426_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_3_q[63:4];

    // topBitsDOR_uid1309_i_unnamed_k0_zts6mmstv244(LOGICAL,1308)@5
    assign topBitsDOR_uid1309_i_unnamed_k0_zts6mmstv244_q = $unsigned(topBitsDOR60_uid1308_i_unnamed_k0_zts6mmstv244_b != 60'b000000000000000000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow60_uid1305_i_unnamed_k0_zts6mmstv244(BITSELECT,1304)@5
    assign dSubChunkLow60_uid1305_i_unnamed_k0_zts6mmstv244_in = redist426_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_3_q[3:0];
    assign dSubChunkLow60_uid1305_i_unnamed_k0_zts6mmstv244_b = dSubChunkLow60_uid1305_i_unnamed_k0_zts6mmstv244_in[3:0];

    // lshl61_uid1297_i_unnamed_k0_zts6mmstv244(BITSELECT,1296)@4
    assign lshl61_uid1297_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1289_i_unnamed_k0_zts6mmstv244_q[63:0];
    assign lshl61_uid1297_i_unnamed_k0_zts6mmstv244_b = lshl61_uid1297_i_unnamed_k0_zts6mmstv244_in[63:0];

    // r0SubRangeLeft61_uid1298_i_unnamed_k0_zts6mmstv244(BITSELECT,1297)@4
    assign r0SubRangeLeft61_uid1298_i_unnamed_k0_zts6mmstv244_in = r0Sub61_uid1292_i_unnamed_k0_zts6mmstv244_q[2:0];
    assign r0SubRangeLeft61_uid1298_i_unnamed_k0_zts6mmstv244_b = r0SubRangeLeft61_uid1298_i_unnamed_k0_zts6mmstv244_in[2:0];

    // rIteriMuxFirst61_uid1300_i_unnamed_k0_zts6mmstv244(BITJOIN,1299)@4
    assign rIteriMuxFirst61_uid1300_i_unnamed_k0_zts6mmstv244_q = {cstZ61_uid341_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft61_uid1298_i_unnamed_k0_zts6mmstv244_b};

    // r61_uid1301_i_unnamed_k0_zts6mmstv244(MUX,1300)@4 + 1
    assign r61_uid1301_i_unnamed_k0_zts6mmstv244_s = opSign61_uid1296_i_unnamed_k0_zts6mmstv244_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r61_uid1301_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
        end
        else
        begin
            unique case (r61_uid1301_i_unnamed_k0_zts6mmstv244_s)
                1'b0 : r61_uid1301_i_unnamed_k0_zts6mmstv244_q <= rIteriMuxFirst61_uid1300_i_unnamed_k0_zts6mmstv244_q;
                1'b1 : r61_uid1301_i_unnamed_k0_zts6mmstv244_q <= lshl61_uid1297_i_unnamed_k0_zts6mmstv244_b;
                default : r61_uid1301_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
            endcase
        end
    end

    // redist64_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_e_3(DELAY,4085)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist64_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_e_3_delay_0 <= '0;
            redist64_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_e_3_delay_1 <= '0;
            redist64_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_e_3_q <= '0;
        end
        else
        begin
            redist64_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_e_3_delay_0 <= $unsigned(x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_e);
            redist64_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_e_3_delay_1 <= redist64_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_e_3_delay_0;
            redist64_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_e_3_q <= redist64_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_e_3_delay_1;
        end
    end

    // lshl1_uid1304_i_unnamed_k0_zts6mmstv244(BITJOIN,1303)@5
    assign lshl1_uid1304_i_unnamed_k0_zts6mmstv244_q = {r61_uid1301_i_unnamed_k0_zts6mmstv244_q, redist64_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_e_3_q};

    // nSubChunkLow60_uid1306_i_unnamed_k0_zts6mmstv244(BITSELECT,1305)@5
    assign nSubChunkLow60_uid1306_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1304_i_unnamed_k0_zts6mmstv244_q[3:0];
    assign nSubChunkLow60_uid1306_i_unnamed_k0_zts6mmstv244_b = nSubChunkLow60_uid1306_i_unnamed_k0_zts6mmstv244_in[3:0];

    // r0Sub60_uid1307_i_unnamed_k0_zts6mmstv244(SUB,1306)@5
    assign r0Sub60_uid1307_i_unnamed_k0_zts6mmstv244_a = {1'b0, nSubChunkLow60_uid1306_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub60_uid1307_i_unnamed_k0_zts6mmstv244_b = {1'b0, dSubChunkLow60_uid1305_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub60_uid1307_i_unnamed_k0_zts6mmstv244_o = $unsigned(r0Sub60_uid1307_i_unnamed_k0_zts6mmstv244_a) - $unsigned(r0Sub60_uid1307_i_unnamed_k0_zts6mmstv244_b);
    assign r0Sub60_uid1307_i_unnamed_k0_zts6mmstv244_q = r0Sub60_uid1307_i_unnamed_k0_zts6mmstv244_o[4:0];

    // cond60_uid1310_i_unnamed_k0_zts6mmstv244(BITSELECT,1309)@5
    assign cond60_uid1310_i_unnamed_k0_zts6mmstv244_in = $unsigned({{60{r0Sub60_uid1307_i_unnamed_k0_zts6mmstv244_q[4]}}, r0Sub60_uid1307_i_unnamed_k0_zts6mmstv244_q});
    assign cond60_uid1310_i_unnamed_k0_zts6mmstv244_b = $unsigned(cond60_uid1310_i_unnamed_k0_zts6mmstv244_in[64:64]);

    // opSign60_uid1311_i_unnamed_k0_zts6mmstv244(LOGICAL,1310)@5
    assign opSign60_uid1311_i_unnamed_k0_zts6mmstv244_q = cond60_uid1310_i_unnamed_k0_zts6mmstv244_b | topBitsDOR_uid1309_i_unnamed_k0_zts6mmstv244_q;

    // q60_uid1317_i_unnamed_k0_zts6mmstv244(LOGICAL,1316)@5 + 1
    assign q60_uid1317_i_unnamed_k0_zts6mmstv244_qi = ~ (opSign60_uid1311_i_unnamed_k0_zts6mmstv244_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q60_uid1317_i_unnamed_k0_zts6mmstv244_delay ( .xin(q60_uid1317_i_unnamed_k0_zts6mmstv244_qi), .xout(q60_uid1317_i_unnamed_k0_zts6mmstv244_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist315_q60_uid1317_i_unnamed_k0_zts6mmstv244_q_61_split_0_wraddr(REG,5042)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist315_q60_uid1317_i_unnamed_k0_zts6mmstv244_q_61_split_0_wraddr_q <= $unsigned(5'b11111);
        end
        else
        begin
            redist315_q60_uid1317_i_unnamed_k0_zts6mmstv244_q_61_split_0_wraddr_q <= $unsigned(redist315_q60_uid1317_i_unnamed_k0_zts6mmstv244_q_61_split_0_rdcnt_q);
        end
    end

    // redist315_q60_uid1317_i_unnamed_k0_zts6mmstv244_q_61_split_0_mem(DUALMEM,5040)
    assign redist315_q60_uid1317_i_unnamed_k0_zts6mmstv244_q_61_split_0_mem_ia = $unsigned(q60_uid1317_i_unnamed_k0_zts6mmstv244_q);
    assign redist315_q60_uid1317_i_unnamed_k0_zts6mmstv244_q_61_split_0_mem_aa = redist315_q60_uid1317_i_unnamed_k0_zts6mmstv244_q_61_split_0_wraddr_q;
    assign redist315_q60_uid1317_i_unnamed_k0_zts6mmstv244_q_61_split_0_mem_ab = redist315_q60_uid1317_i_unnamed_k0_zts6mmstv244_q_61_split_0_rdcnt_q;
    assign redist315_q60_uid1317_i_unnamed_k0_zts6mmstv244_q_61_split_0_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist315_q60_uid1317_i_unnamed_k0_zts6mmstv244_q_61_split_0_mem_dmem (
        .clocken1(redist315_q60_uid1317_i_unnamed_k0_zts6mmstv244_q_61_split_0_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist315_q60_uid1317_i_unnamed_k0_zts6mmstv244_q_61_split_0_mem_reset0),
        .clock1(clock),
        .address_a(redist315_q60_uid1317_i_unnamed_k0_zts6mmstv244_q_61_split_0_mem_aa),
        .data_a(redist315_q60_uid1317_i_unnamed_k0_zts6mmstv244_q_61_split_0_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist315_q60_uid1317_i_unnamed_k0_zts6mmstv244_q_61_split_0_mem_ab),
        .q_b(redist315_q60_uid1317_i_unnamed_k0_zts6mmstv244_q_61_split_0_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist315_q60_uid1317_i_unnamed_k0_zts6mmstv244_q_61_split_0_mem_q = redist315_q60_uid1317_i_unnamed_k0_zts6mmstv244_q_61_split_0_mem_iq[0:0];

    // redist315_q60_uid1317_i_unnamed_k0_zts6mmstv244_q_61(DELAY,4336)
    dspba_delay_ver #( .width(1), .depth(27), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist315_q60_uid1317_i_unnamed_k0_zts6mmstv244_q_61 ( .xin(redist315_q60_uid1317_i_unnamed_k0_zts6mmstv244_q_61_split_0_mem_q), .xout(redist315_q60_uid1317_i_unnamed_k0_zts6mmstv244_q_61_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist427_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_4(DELAY,4448)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist427_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_4_q <= '0;
        end
        else
        begin
            redist427_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_4_q <= $unsigned(redist426_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_3_q);
        end
    end

    // topBitsDOR59_uid1323_i_unnamed_k0_zts6mmstv244(BITSELECT,1322)@6
    assign topBitsDOR59_uid1323_i_unnamed_k0_zts6mmstv244_b = redist427_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_4_q[63:5];

    // topBitsDOR_uid1324_i_unnamed_k0_zts6mmstv244(LOGICAL,1323)@6
    assign topBitsDOR_uid1324_i_unnamed_k0_zts6mmstv244_q = $unsigned(topBitsDOR59_uid1323_i_unnamed_k0_zts6mmstv244_b != 59'b00000000000000000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow59_uid1320_i_unnamed_k0_zts6mmstv244(BITSELECT,1319)@6
    assign dSubChunkLow59_uid1320_i_unnamed_k0_zts6mmstv244_in = redist427_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_4_q[4:0];
    assign dSubChunkLow59_uid1320_i_unnamed_k0_zts6mmstv244_b = dSubChunkLow59_uid1320_i_unnamed_k0_zts6mmstv244_in[4:0];

    // lshl60_uid1312_i_unnamed_k0_zts6mmstv244(BITSELECT,1311)@5
    assign lshl60_uid1312_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1304_i_unnamed_k0_zts6mmstv244_q[63:0];
    assign lshl60_uid1312_i_unnamed_k0_zts6mmstv244_b = lshl60_uid1312_i_unnamed_k0_zts6mmstv244_in[63:0];

    // r0SubRangeLeft60_uid1313_i_unnamed_k0_zts6mmstv244(BITSELECT,1312)@5
    assign r0SubRangeLeft60_uid1313_i_unnamed_k0_zts6mmstv244_in = r0Sub60_uid1307_i_unnamed_k0_zts6mmstv244_q[3:0];
    assign r0SubRangeLeft60_uid1313_i_unnamed_k0_zts6mmstv244_b = r0SubRangeLeft60_uid1313_i_unnamed_k0_zts6mmstv244_in[3:0];

    // rIteriMuxFirst60_uid1315_i_unnamed_k0_zts6mmstv244(BITJOIN,1314)@5
    assign rIteriMuxFirst60_uid1315_i_unnamed_k0_zts6mmstv244_q = {cstZ60_uid356_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft60_uid1313_i_unnamed_k0_zts6mmstv244_b};

    // r60_uid1316_i_unnamed_k0_zts6mmstv244(MUX,1315)@5 + 1
    assign r60_uid1316_i_unnamed_k0_zts6mmstv244_s = opSign60_uid1311_i_unnamed_k0_zts6mmstv244_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r60_uid1316_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
        end
        else
        begin
            unique case (r60_uid1316_i_unnamed_k0_zts6mmstv244_s)
                1'b0 : r60_uid1316_i_unnamed_k0_zts6mmstv244_q <= rIteriMuxFirst60_uid1315_i_unnamed_k0_zts6mmstv244_q;
                1'b1 : r60_uid1316_i_unnamed_k0_zts6mmstv244_q <= lshl60_uid1312_i_unnamed_k0_zts6mmstv244_b;
                default : r60_uid1316_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
            endcase
        end
    end

    // redist65_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_f_4(DELAY,4086)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist65_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_f_4_delay_0 <= '0;
            redist65_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_f_4_delay_1 <= '0;
            redist65_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_f_4_delay_2 <= '0;
            redist65_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_f_4_q <= '0;
        end
        else
        begin
            redist65_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_f_4_delay_0 <= $unsigned(x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_f);
            redist65_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_f_4_delay_1 <= redist65_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_f_4_delay_0;
            redist65_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_f_4_delay_2 <= redist65_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_f_4_delay_1;
            redist65_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_f_4_q <= redist65_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_f_4_delay_2;
        end
    end

    // lshl1_uid1319_i_unnamed_k0_zts6mmstv244(BITJOIN,1318)@6
    assign lshl1_uid1319_i_unnamed_k0_zts6mmstv244_q = {r60_uid1316_i_unnamed_k0_zts6mmstv244_q, redist65_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_f_4_q};

    // nSubChunkLow59_uid1321_i_unnamed_k0_zts6mmstv244(BITSELECT,1320)@6
    assign nSubChunkLow59_uid1321_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1319_i_unnamed_k0_zts6mmstv244_q[4:0];
    assign nSubChunkLow59_uid1321_i_unnamed_k0_zts6mmstv244_b = nSubChunkLow59_uid1321_i_unnamed_k0_zts6mmstv244_in[4:0];

    // r0Sub59_uid1322_i_unnamed_k0_zts6mmstv244(SUB,1321)@6
    assign r0Sub59_uid1322_i_unnamed_k0_zts6mmstv244_a = {1'b0, nSubChunkLow59_uid1321_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub59_uid1322_i_unnamed_k0_zts6mmstv244_b = {1'b0, dSubChunkLow59_uid1320_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub59_uid1322_i_unnamed_k0_zts6mmstv244_o = $unsigned(r0Sub59_uid1322_i_unnamed_k0_zts6mmstv244_a) - $unsigned(r0Sub59_uid1322_i_unnamed_k0_zts6mmstv244_b);
    assign r0Sub59_uid1322_i_unnamed_k0_zts6mmstv244_q = r0Sub59_uid1322_i_unnamed_k0_zts6mmstv244_o[5:0];

    // cond59_uid1325_i_unnamed_k0_zts6mmstv244(BITSELECT,1324)@6
    assign cond59_uid1325_i_unnamed_k0_zts6mmstv244_in = $unsigned({{59{r0Sub59_uid1322_i_unnamed_k0_zts6mmstv244_q[5]}}, r0Sub59_uid1322_i_unnamed_k0_zts6mmstv244_q});
    assign cond59_uid1325_i_unnamed_k0_zts6mmstv244_b = $unsigned(cond59_uid1325_i_unnamed_k0_zts6mmstv244_in[64:64]);

    // opSign59_uid1326_i_unnamed_k0_zts6mmstv244(LOGICAL,1325)@6
    assign opSign59_uid1326_i_unnamed_k0_zts6mmstv244_q = cond59_uid1325_i_unnamed_k0_zts6mmstv244_b | topBitsDOR_uid1324_i_unnamed_k0_zts6mmstv244_q;

    // q59_uid1332_i_unnamed_k0_zts6mmstv244(LOGICAL,1331)@6 + 1
    assign q59_uid1332_i_unnamed_k0_zts6mmstv244_qi = ~ (opSign59_uid1326_i_unnamed_k0_zts6mmstv244_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q59_uid1332_i_unnamed_k0_zts6mmstv244_delay ( .xin(q59_uid1332_i_unnamed_k0_zts6mmstv244_qi), .xout(q59_uid1332_i_unnamed_k0_zts6mmstv244_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist314_q59_uid1332_i_unnamed_k0_zts6mmstv244_q_60(DELAY,4335)
    dspba_delay_ver #( .width(1), .depth(59), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist314_q59_uid1332_i_unnamed_k0_zts6mmstv244_q_60 ( .xin(q59_uid1332_i_unnamed_k0_zts6mmstv244_q), .xout(redist314_q59_uid1332_i_unnamed_k0_zts6mmstv244_q_60_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist428_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_5(DELAY,4449)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist428_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_5_q <= '0;
        end
        else
        begin
            redist428_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_5_q <= $unsigned(redist427_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_4_q);
        end
    end

    // topBitsDOR58_uid1338_i_unnamed_k0_zts6mmstv244(BITSELECT,1337)@7
    assign topBitsDOR58_uid1338_i_unnamed_k0_zts6mmstv244_b = redist428_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_5_q[63:6];

    // topBitsDOR_uid1339_i_unnamed_k0_zts6mmstv244(LOGICAL,1338)@7
    assign topBitsDOR_uid1339_i_unnamed_k0_zts6mmstv244_q = $unsigned(topBitsDOR58_uid1338_i_unnamed_k0_zts6mmstv244_b != 58'b0000000000000000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow58_uid1335_i_unnamed_k0_zts6mmstv244(BITSELECT,1334)@7
    assign dSubChunkLow58_uid1335_i_unnamed_k0_zts6mmstv244_in = redist428_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_5_q[5:0];
    assign dSubChunkLow58_uid1335_i_unnamed_k0_zts6mmstv244_b = dSubChunkLow58_uid1335_i_unnamed_k0_zts6mmstv244_in[5:0];

    // lshl59_uid1327_i_unnamed_k0_zts6mmstv244(BITSELECT,1326)@6
    assign lshl59_uid1327_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1319_i_unnamed_k0_zts6mmstv244_q[63:0];
    assign lshl59_uid1327_i_unnamed_k0_zts6mmstv244_b = lshl59_uid1327_i_unnamed_k0_zts6mmstv244_in[63:0];

    // r0SubRangeLeft59_uid1328_i_unnamed_k0_zts6mmstv244(BITSELECT,1327)@6
    assign r0SubRangeLeft59_uid1328_i_unnamed_k0_zts6mmstv244_in = r0Sub59_uid1322_i_unnamed_k0_zts6mmstv244_q[4:0];
    assign r0SubRangeLeft59_uid1328_i_unnamed_k0_zts6mmstv244_b = r0SubRangeLeft59_uid1328_i_unnamed_k0_zts6mmstv244_in[4:0];

    // rIteriMuxFirst59_uid1330_i_unnamed_k0_zts6mmstv244(BITJOIN,1329)@6
    assign rIteriMuxFirst59_uid1330_i_unnamed_k0_zts6mmstv244_q = {cstZ59_uid371_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft59_uid1328_i_unnamed_k0_zts6mmstv244_b};

    // r59_uid1331_i_unnamed_k0_zts6mmstv244(MUX,1330)@6 + 1
    assign r59_uid1331_i_unnamed_k0_zts6mmstv244_s = opSign59_uid1326_i_unnamed_k0_zts6mmstv244_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r59_uid1331_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
        end
        else
        begin
            unique case (r59_uid1331_i_unnamed_k0_zts6mmstv244_s)
                1'b0 : r59_uid1331_i_unnamed_k0_zts6mmstv244_q <= rIteriMuxFirst59_uid1330_i_unnamed_k0_zts6mmstv244_q;
                1'b1 : r59_uid1331_i_unnamed_k0_zts6mmstv244_q <= lshl59_uid1327_i_unnamed_k0_zts6mmstv244_b;
                default : r59_uid1331_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
            endcase
        end
    end

    // redist66_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_g_5(DELAY,4087)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist66_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_g_5_delay_0 <= '0;
            redist66_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_g_5_delay_1 <= '0;
            redist66_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_g_5_delay_2 <= '0;
            redist66_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_g_5_delay_3 <= '0;
            redist66_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_g_5_q <= '0;
        end
        else
        begin
            redist66_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_g_5_delay_0 <= $unsigned(x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_g);
            redist66_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_g_5_delay_1 <= redist66_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_g_5_delay_0;
            redist66_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_g_5_delay_2 <= redist66_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_g_5_delay_1;
            redist66_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_g_5_delay_3 <= redist66_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_g_5_delay_2;
            redist66_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_g_5_q <= redist66_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_g_5_delay_3;
        end
    end

    // lshl1_uid1334_i_unnamed_k0_zts6mmstv244(BITJOIN,1333)@7
    assign lshl1_uid1334_i_unnamed_k0_zts6mmstv244_q = {r59_uid1331_i_unnamed_k0_zts6mmstv244_q, redist66_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_g_5_q};

    // nSubChunkLow58_uid1336_i_unnamed_k0_zts6mmstv244(BITSELECT,1335)@7
    assign nSubChunkLow58_uid1336_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1334_i_unnamed_k0_zts6mmstv244_q[5:0];
    assign nSubChunkLow58_uid1336_i_unnamed_k0_zts6mmstv244_b = nSubChunkLow58_uid1336_i_unnamed_k0_zts6mmstv244_in[5:0];

    // r0Sub58_uid1337_i_unnamed_k0_zts6mmstv244(SUB,1336)@7
    assign r0Sub58_uid1337_i_unnamed_k0_zts6mmstv244_a = {1'b0, nSubChunkLow58_uid1336_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub58_uid1337_i_unnamed_k0_zts6mmstv244_b = {1'b0, dSubChunkLow58_uid1335_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub58_uid1337_i_unnamed_k0_zts6mmstv244_o = $unsigned(r0Sub58_uid1337_i_unnamed_k0_zts6mmstv244_a) - $unsigned(r0Sub58_uid1337_i_unnamed_k0_zts6mmstv244_b);
    assign r0Sub58_uid1337_i_unnamed_k0_zts6mmstv244_q = r0Sub58_uid1337_i_unnamed_k0_zts6mmstv244_o[6:0];

    // cond58_uid1340_i_unnamed_k0_zts6mmstv244(BITSELECT,1339)@7
    assign cond58_uid1340_i_unnamed_k0_zts6mmstv244_in = $unsigned({{58{r0Sub58_uid1337_i_unnamed_k0_zts6mmstv244_q[6]}}, r0Sub58_uid1337_i_unnamed_k0_zts6mmstv244_q});
    assign cond58_uid1340_i_unnamed_k0_zts6mmstv244_b = $unsigned(cond58_uid1340_i_unnamed_k0_zts6mmstv244_in[64:64]);

    // opSign58_uid1341_i_unnamed_k0_zts6mmstv244(LOGICAL,1340)@7
    assign opSign58_uid1341_i_unnamed_k0_zts6mmstv244_q = cond58_uid1340_i_unnamed_k0_zts6mmstv244_b | topBitsDOR_uid1339_i_unnamed_k0_zts6mmstv244_q;

    // q58_uid1347_i_unnamed_k0_zts6mmstv244(LOGICAL,1346)@7 + 1
    assign q58_uid1347_i_unnamed_k0_zts6mmstv244_qi = ~ (opSign58_uid1341_i_unnamed_k0_zts6mmstv244_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q58_uid1347_i_unnamed_k0_zts6mmstv244_delay ( .xin(q58_uid1347_i_unnamed_k0_zts6mmstv244_qi), .xout(q58_uid1347_i_unnamed_k0_zts6mmstv244_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist313_q58_uid1347_i_unnamed_k0_zts6mmstv244_q_59(DELAY,4334)
    dspba_delay_ver #( .width(1), .depth(58), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist313_q58_uid1347_i_unnamed_k0_zts6mmstv244_q_59 ( .xin(q58_uid1347_i_unnamed_k0_zts6mmstv244_q), .xout(redist313_q58_uid1347_i_unnamed_k0_zts6mmstv244_q_59_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist429_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_6(DELAY,4450)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist429_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_6_q <= '0;
        end
        else
        begin
            redist429_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_6_q <= $unsigned(redist428_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_5_q);
        end
    end

    // topBitsDOR57_uid1353_i_unnamed_k0_zts6mmstv244(BITSELECT,1352)@8
    assign topBitsDOR57_uid1353_i_unnamed_k0_zts6mmstv244_b = redist429_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_6_q[63:7];

    // topBitsDOR_uid1354_i_unnamed_k0_zts6mmstv244(LOGICAL,1353)@8
    assign topBitsDOR_uid1354_i_unnamed_k0_zts6mmstv244_q = $unsigned(topBitsDOR57_uid1353_i_unnamed_k0_zts6mmstv244_b != 57'b000000000000000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow57_uid1350_i_unnamed_k0_zts6mmstv244(BITSELECT,1349)@8
    assign dSubChunkLow57_uid1350_i_unnamed_k0_zts6mmstv244_in = redist429_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_6_q[6:0];
    assign dSubChunkLow57_uid1350_i_unnamed_k0_zts6mmstv244_b = dSubChunkLow57_uid1350_i_unnamed_k0_zts6mmstv244_in[6:0];

    // lshl58_uid1342_i_unnamed_k0_zts6mmstv244(BITSELECT,1341)@7
    assign lshl58_uid1342_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1334_i_unnamed_k0_zts6mmstv244_q[63:0];
    assign lshl58_uid1342_i_unnamed_k0_zts6mmstv244_b = lshl58_uid1342_i_unnamed_k0_zts6mmstv244_in[63:0];

    // r0SubRangeLeft58_uid1343_i_unnamed_k0_zts6mmstv244(BITSELECT,1342)@7
    assign r0SubRangeLeft58_uid1343_i_unnamed_k0_zts6mmstv244_in = r0Sub58_uid1337_i_unnamed_k0_zts6mmstv244_q[5:0];
    assign r0SubRangeLeft58_uid1343_i_unnamed_k0_zts6mmstv244_b = r0SubRangeLeft58_uid1343_i_unnamed_k0_zts6mmstv244_in[5:0];

    // rIteriMuxFirst58_uid1345_i_unnamed_k0_zts6mmstv244(BITJOIN,1344)@7
    assign rIteriMuxFirst58_uid1345_i_unnamed_k0_zts6mmstv244_q = {cstZ58_uid386_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft58_uid1343_i_unnamed_k0_zts6mmstv244_b};

    // r58_uid1346_i_unnamed_k0_zts6mmstv244(MUX,1345)@7 + 1
    assign r58_uid1346_i_unnamed_k0_zts6mmstv244_s = opSign58_uid1341_i_unnamed_k0_zts6mmstv244_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r58_uid1346_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
        end
        else
        begin
            unique case (r58_uid1346_i_unnamed_k0_zts6mmstv244_s)
                1'b0 : r58_uid1346_i_unnamed_k0_zts6mmstv244_q <= rIteriMuxFirst58_uid1345_i_unnamed_k0_zts6mmstv244_q;
                1'b1 : r58_uid1346_i_unnamed_k0_zts6mmstv244_q <= lshl58_uid1342_i_unnamed_k0_zts6mmstv244_b;
                default : r58_uid1346_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
            endcase
        end
    end

    // redist67_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_h_6(DELAY,4088)
    dspba_delay_ver #( .width(1), .depth(6), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist67_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_h_6 ( .xin(x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_h), .xout(redist67_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_h_6_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1349_i_unnamed_k0_zts6mmstv244(BITJOIN,1348)@8
    assign lshl1_uid1349_i_unnamed_k0_zts6mmstv244_q = {r58_uid1346_i_unnamed_k0_zts6mmstv244_q, redist67_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_h_6_q};

    // nSubChunkLow57_uid1351_i_unnamed_k0_zts6mmstv244(BITSELECT,1350)@8
    assign nSubChunkLow57_uid1351_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1349_i_unnamed_k0_zts6mmstv244_q[6:0];
    assign nSubChunkLow57_uid1351_i_unnamed_k0_zts6mmstv244_b = nSubChunkLow57_uid1351_i_unnamed_k0_zts6mmstv244_in[6:0];

    // r0Sub57_uid1352_i_unnamed_k0_zts6mmstv244(SUB,1351)@8
    assign r0Sub57_uid1352_i_unnamed_k0_zts6mmstv244_a = {1'b0, nSubChunkLow57_uid1351_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub57_uid1352_i_unnamed_k0_zts6mmstv244_b = {1'b0, dSubChunkLow57_uid1350_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub57_uid1352_i_unnamed_k0_zts6mmstv244_o = $unsigned(r0Sub57_uid1352_i_unnamed_k0_zts6mmstv244_a) - $unsigned(r0Sub57_uid1352_i_unnamed_k0_zts6mmstv244_b);
    assign r0Sub57_uid1352_i_unnamed_k0_zts6mmstv244_q = r0Sub57_uid1352_i_unnamed_k0_zts6mmstv244_o[7:0];

    // cond57_uid1355_i_unnamed_k0_zts6mmstv244(BITSELECT,1354)@8
    assign cond57_uid1355_i_unnamed_k0_zts6mmstv244_in = $unsigned({{57{r0Sub57_uid1352_i_unnamed_k0_zts6mmstv244_q[7]}}, r0Sub57_uid1352_i_unnamed_k0_zts6mmstv244_q});
    assign cond57_uid1355_i_unnamed_k0_zts6mmstv244_b = $unsigned(cond57_uid1355_i_unnamed_k0_zts6mmstv244_in[64:64]);

    // opSign57_uid1356_i_unnamed_k0_zts6mmstv244(LOGICAL,1355)@8
    assign opSign57_uid1356_i_unnamed_k0_zts6mmstv244_q = cond57_uid1355_i_unnamed_k0_zts6mmstv244_b | topBitsDOR_uid1354_i_unnamed_k0_zts6mmstv244_q;

    // q57_uid1362_i_unnamed_k0_zts6mmstv244(LOGICAL,1361)@8 + 1
    assign q57_uid1362_i_unnamed_k0_zts6mmstv244_qi = ~ (opSign57_uid1356_i_unnamed_k0_zts6mmstv244_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q57_uid1362_i_unnamed_k0_zts6mmstv244_delay ( .xin(q57_uid1362_i_unnamed_k0_zts6mmstv244_qi), .xout(q57_uid1362_i_unnamed_k0_zts6mmstv244_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist312_q57_uid1362_i_unnamed_k0_zts6mmstv244_q_58(DELAY,4333)
    dspba_delay_ver #( .width(1), .depth(57), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist312_q57_uid1362_i_unnamed_k0_zts6mmstv244_q_58 ( .xin(q57_uid1362_i_unnamed_k0_zts6mmstv244_q), .xout(redist312_q57_uid1362_i_unnamed_k0_zts6mmstv244_q_58_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist430_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_7(DELAY,4451)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist430_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_7_q <= '0;
        end
        else
        begin
            redist430_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_7_q <= $unsigned(redist429_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_6_q);
        end
    end

    // topBitsDOR56_uid1368_i_unnamed_k0_zts6mmstv244(BITSELECT,1367)@9
    assign topBitsDOR56_uid1368_i_unnamed_k0_zts6mmstv244_b = redist430_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_7_q[63:8];

    // topBitsDOR_uid1369_i_unnamed_k0_zts6mmstv244(LOGICAL,1368)@9
    assign topBitsDOR_uid1369_i_unnamed_k0_zts6mmstv244_q = $unsigned(topBitsDOR56_uid1368_i_unnamed_k0_zts6mmstv244_b != 56'b00000000000000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow56_uid1365_i_unnamed_k0_zts6mmstv244(BITSELECT,1364)@9
    assign dSubChunkLow56_uid1365_i_unnamed_k0_zts6mmstv244_in = redist430_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_7_q[7:0];
    assign dSubChunkLow56_uid1365_i_unnamed_k0_zts6mmstv244_b = dSubChunkLow56_uid1365_i_unnamed_k0_zts6mmstv244_in[7:0];

    // lshl57_uid1357_i_unnamed_k0_zts6mmstv244(BITSELECT,1356)@8
    assign lshl57_uid1357_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1349_i_unnamed_k0_zts6mmstv244_q[63:0];
    assign lshl57_uid1357_i_unnamed_k0_zts6mmstv244_b = lshl57_uid1357_i_unnamed_k0_zts6mmstv244_in[63:0];

    // r0SubRangeLeft57_uid1358_i_unnamed_k0_zts6mmstv244(BITSELECT,1357)@8
    assign r0SubRangeLeft57_uid1358_i_unnamed_k0_zts6mmstv244_in = r0Sub57_uid1352_i_unnamed_k0_zts6mmstv244_q[6:0];
    assign r0SubRangeLeft57_uid1358_i_unnamed_k0_zts6mmstv244_b = r0SubRangeLeft57_uid1358_i_unnamed_k0_zts6mmstv244_in[6:0];

    // rIteriMuxFirst57_uid1360_i_unnamed_k0_zts6mmstv244(BITJOIN,1359)@8
    assign rIteriMuxFirst57_uid1360_i_unnamed_k0_zts6mmstv244_q = {cstZ57_uid401_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft57_uid1358_i_unnamed_k0_zts6mmstv244_b};

    // r57_uid1361_i_unnamed_k0_zts6mmstv244(MUX,1360)@8 + 1
    assign r57_uid1361_i_unnamed_k0_zts6mmstv244_s = opSign57_uid1356_i_unnamed_k0_zts6mmstv244_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r57_uid1361_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
        end
        else
        begin
            unique case (r57_uid1361_i_unnamed_k0_zts6mmstv244_s)
                1'b0 : r57_uid1361_i_unnamed_k0_zts6mmstv244_q <= rIteriMuxFirst57_uid1360_i_unnamed_k0_zts6mmstv244_q;
                1'b1 : r57_uid1361_i_unnamed_k0_zts6mmstv244_q <= lshl57_uid1357_i_unnamed_k0_zts6mmstv244_b;
                default : r57_uid1361_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
            endcase
        end
    end

    // redist68_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_i_7(DELAY,4089)
    dspba_delay_ver #( .width(1), .depth(7), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist68_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_i_7 ( .xin(x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_i), .xout(redist68_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_i_7_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1364_i_unnamed_k0_zts6mmstv244(BITJOIN,1363)@9
    assign lshl1_uid1364_i_unnamed_k0_zts6mmstv244_q = {r57_uid1361_i_unnamed_k0_zts6mmstv244_q, redist68_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_i_7_q};

    // nSubChunkLow56_uid1366_i_unnamed_k0_zts6mmstv244(BITSELECT,1365)@9
    assign nSubChunkLow56_uid1366_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1364_i_unnamed_k0_zts6mmstv244_q[7:0];
    assign nSubChunkLow56_uid1366_i_unnamed_k0_zts6mmstv244_b = nSubChunkLow56_uid1366_i_unnamed_k0_zts6mmstv244_in[7:0];

    // r0Sub56_uid1367_i_unnamed_k0_zts6mmstv244(SUB,1366)@9
    assign r0Sub56_uid1367_i_unnamed_k0_zts6mmstv244_a = {1'b0, nSubChunkLow56_uid1366_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub56_uid1367_i_unnamed_k0_zts6mmstv244_b = {1'b0, dSubChunkLow56_uid1365_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub56_uid1367_i_unnamed_k0_zts6mmstv244_o = $unsigned(r0Sub56_uid1367_i_unnamed_k0_zts6mmstv244_a) - $unsigned(r0Sub56_uid1367_i_unnamed_k0_zts6mmstv244_b);
    assign r0Sub56_uid1367_i_unnamed_k0_zts6mmstv244_q = r0Sub56_uid1367_i_unnamed_k0_zts6mmstv244_o[8:0];

    // cond56_uid1370_i_unnamed_k0_zts6mmstv244(BITSELECT,1369)@9
    assign cond56_uid1370_i_unnamed_k0_zts6mmstv244_in = $unsigned({{56{r0Sub56_uid1367_i_unnamed_k0_zts6mmstv244_q[8]}}, r0Sub56_uid1367_i_unnamed_k0_zts6mmstv244_q});
    assign cond56_uid1370_i_unnamed_k0_zts6mmstv244_b = $unsigned(cond56_uid1370_i_unnamed_k0_zts6mmstv244_in[64:64]);

    // opSign56_uid1371_i_unnamed_k0_zts6mmstv244(LOGICAL,1370)@9
    assign opSign56_uid1371_i_unnamed_k0_zts6mmstv244_q = cond56_uid1370_i_unnamed_k0_zts6mmstv244_b | topBitsDOR_uid1369_i_unnamed_k0_zts6mmstv244_q;

    // q56_uid1377_i_unnamed_k0_zts6mmstv244(LOGICAL,1376)@9 + 1
    assign q56_uid1377_i_unnamed_k0_zts6mmstv244_qi = ~ (opSign56_uid1371_i_unnamed_k0_zts6mmstv244_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q56_uid1377_i_unnamed_k0_zts6mmstv244_delay ( .xin(q56_uid1377_i_unnamed_k0_zts6mmstv244_qi), .xout(q56_uid1377_i_unnamed_k0_zts6mmstv244_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist311_q56_uid1377_i_unnamed_k0_zts6mmstv244_q_57(DELAY,4332)
    dspba_delay_ver #( .width(1), .depth(56), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist311_q56_uid1377_i_unnamed_k0_zts6mmstv244_q_57 ( .xin(q56_uid1377_i_unnamed_k0_zts6mmstv244_q), .xout(redist311_q56_uid1377_i_unnamed_k0_zts6mmstv244_q_57_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist431_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_8(DELAY,4452)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist431_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_8_q <= '0;
        end
        else
        begin
            redist431_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_8_q <= $unsigned(redist430_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_7_q);
        end
    end

    // topBitsDOR55_uid1383_i_unnamed_k0_zts6mmstv244(BITSELECT,1382)@10
    assign topBitsDOR55_uid1383_i_unnamed_k0_zts6mmstv244_b = redist431_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_8_q[63:9];

    // topBitsDOR_uid1384_i_unnamed_k0_zts6mmstv244(LOGICAL,1383)@10
    assign topBitsDOR_uid1384_i_unnamed_k0_zts6mmstv244_q = $unsigned(topBitsDOR55_uid1383_i_unnamed_k0_zts6mmstv244_b != 55'b0000000000000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow55_uid1380_i_unnamed_k0_zts6mmstv244(BITSELECT,1379)@10
    assign dSubChunkLow55_uid1380_i_unnamed_k0_zts6mmstv244_in = redist431_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_8_q[8:0];
    assign dSubChunkLow55_uid1380_i_unnamed_k0_zts6mmstv244_b = dSubChunkLow55_uid1380_i_unnamed_k0_zts6mmstv244_in[8:0];

    // lshl56_uid1372_i_unnamed_k0_zts6mmstv244(BITSELECT,1371)@9
    assign lshl56_uid1372_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1364_i_unnamed_k0_zts6mmstv244_q[63:0];
    assign lshl56_uid1372_i_unnamed_k0_zts6mmstv244_b = lshl56_uid1372_i_unnamed_k0_zts6mmstv244_in[63:0];

    // r0SubRangeLeft56_uid1373_i_unnamed_k0_zts6mmstv244(BITSELECT,1372)@9
    assign r0SubRangeLeft56_uid1373_i_unnamed_k0_zts6mmstv244_in = r0Sub56_uid1367_i_unnamed_k0_zts6mmstv244_q[7:0];
    assign r0SubRangeLeft56_uid1373_i_unnamed_k0_zts6mmstv244_b = r0SubRangeLeft56_uid1373_i_unnamed_k0_zts6mmstv244_in[7:0];

    // rIteriMuxFirst56_uid1375_i_unnamed_k0_zts6mmstv244(BITJOIN,1374)@9
    assign rIteriMuxFirst56_uid1375_i_unnamed_k0_zts6mmstv244_q = {cstZ56_uid416_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft56_uid1373_i_unnamed_k0_zts6mmstv244_b};

    // r56_uid1376_i_unnamed_k0_zts6mmstv244(MUX,1375)@9 + 1
    assign r56_uid1376_i_unnamed_k0_zts6mmstv244_s = opSign56_uid1371_i_unnamed_k0_zts6mmstv244_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r56_uid1376_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
        end
        else
        begin
            unique case (r56_uid1376_i_unnamed_k0_zts6mmstv244_s)
                1'b0 : r56_uid1376_i_unnamed_k0_zts6mmstv244_q <= rIteriMuxFirst56_uid1375_i_unnamed_k0_zts6mmstv244_q;
                1'b1 : r56_uid1376_i_unnamed_k0_zts6mmstv244_q <= lshl56_uid1372_i_unnamed_k0_zts6mmstv244_b;
                default : r56_uid1376_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
            endcase
        end
    end

    // redist69_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_j_8(DELAY,4090)
    dspba_delay_ver #( .width(1), .depth(8), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist69_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_j_8 ( .xin(x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_j), .xout(redist69_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_j_8_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1379_i_unnamed_k0_zts6mmstv244(BITJOIN,1378)@10
    assign lshl1_uid1379_i_unnamed_k0_zts6mmstv244_q = {r56_uid1376_i_unnamed_k0_zts6mmstv244_q, redist69_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_j_8_q};

    // nSubChunkLow55_uid1381_i_unnamed_k0_zts6mmstv244(BITSELECT,1380)@10
    assign nSubChunkLow55_uid1381_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1379_i_unnamed_k0_zts6mmstv244_q[8:0];
    assign nSubChunkLow55_uid1381_i_unnamed_k0_zts6mmstv244_b = nSubChunkLow55_uid1381_i_unnamed_k0_zts6mmstv244_in[8:0];

    // r0Sub55_uid1382_i_unnamed_k0_zts6mmstv244(SUB,1381)@10
    assign r0Sub55_uid1382_i_unnamed_k0_zts6mmstv244_a = {1'b0, nSubChunkLow55_uid1381_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub55_uid1382_i_unnamed_k0_zts6mmstv244_b = {1'b0, dSubChunkLow55_uid1380_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub55_uid1382_i_unnamed_k0_zts6mmstv244_o = $unsigned(r0Sub55_uid1382_i_unnamed_k0_zts6mmstv244_a) - $unsigned(r0Sub55_uid1382_i_unnamed_k0_zts6mmstv244_b);
    assign r0Sub55_uid1382_i_unnamed_k0_zts6mmstv244_q = r0Sub55_uid1382_i_unnamed_k0_zts6mmstv244_o[9:0];

    // cond55_uid1385_i_unnamed_k0_zts6mmstv244(BITSELECT,1384)@10
    assign cond55_uid1385_i_unnamed_k0_zts6mmstv244_in = $unsigned({{55{r0Sub55_uid1382_i_unnamed_k0_zts6mmstv244_q[9]}}, r0Sub55_uid1382_i_unnamed_k0_zts6mmstv244_q});
    assign cond55_uid1385_i_unnamed_k0_zts6mmstv244_b = $unsigned(cond55_uid1385_i_unnamed_k0_zts6mmstv244_in[64:64]);

    // opSign55_uid1386_i_unnamed_k0_zts6mmstv244(LOGICAL,1385)@10
    assign opSign55_uid1386_i_unnamed_k0_zts6mmstv244_q = cond55_uid1385_i_unnamed_k0_zts6mmstv244_b | topBitsDOR_uid1384_i_unnamed_k0_zts6mmstv244_q;

    // q55_uid1392_i_unnamed_k0_zts6mmstv244(LOGICAL,1391)@10 + 1
    assign q55_uid1392_i_unnamed_k0_zts6mmstv244_qi = ~ (opSign55_uid1386_i_unnamed_k0_zts6mmstv244_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q55_uid1392_i_unnamed_k0_zts6mmstv244_delay ( .xin(q55_uid1392_i_unnamed_k0_zts6mmstv244_qi), .xout(q55_uid1392_i_unnamed_k0_zts6mmstv244_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist310_q55_uid1392_i_unnamed_k0_zts6mmstv244_q_56(DELAY,4331)
    dspba_delay_ver #( .width(1), .depth(55), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist310_q55_uid1392_i_unnamed_k0_zts6mmstv244_q_56 ( .xin(q55_uid1392_i_unnamed_k0_zts6mmstv244_q), .xout(redist310_q55_uid1392_i_unnamed_k0_zts6mmstv244_q_56_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist432_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_9(DELAY,4453)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist432_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_9_q <= '0;
        end
        else
        begin
            redist432_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_9_q <= $unsigned(redist431_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_8_q);
        end
    end

    // topBitsDOR54_uid1398_i_unnamed_k0_zts6mmstv244(BITSELECT,1397)@11
    assign topBitsDOR54_uid1398_i_unnamed_k0_zts6mmstv244_b = redist432_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_9_q[63:10];

    // topBitsDOR_uid1399_i_unnamed_k0_zts6mmstv244(LOGICAL,1398)@11
    assign topBitsDOR_uid1399_i_unnamed_k0_zts6mmstv244_q = $unsigned(topBitsDOR54_uid1398_i_unnamed_k0_zts6mmstv244_b != 54'b000000000000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow54_uid1395_i_unnamed_k0_zts6mmstv244(BITSELECT,1394)@11
    assign dSubChunkLow54_uid1395_i_unnamed_k0_zts6mmstv244_in = redist432_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_9_q[9:0];
    assign dSubChunkLow54_uid1395_i_unnamed_k0_zts6mmstv244_b = dSubChunkLow54_uid1395_i_unnamed_k0_zts6mmstv244_in[9:0];

    // lshl55_uid1387_i_unnamed_k0_zts6mmstv244(BITSELECT,1386)@10
    assign lshl55_uid1387_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1379_i_unnamed_k0_zts6mmstv244_q[63:0];
    assign lshl55_uid1387_i_unnamed_k0_zts6mmstv244_b = lshl55_uid1387_i_unnamed_k0_zts6mmstv244_in[63:0];

    // r0SubRangeLeft55_uid1388_i_unnamed_k0_zts6mmstv244(BITSELECT,1387)@10
    assign r0SubRangeLeft55_uid1388_i_unnamed_k0_zts6mmstv244_in = r0Sub55_uid1382_i_unnamed_k0_zts6mmstv244_q[8:0];
    assign r0SubRangeLeft55_uid1388_i_unnamed_k0_zts6mmstv244_b = r0SubRangeLeft55_uid1388_i_unnamed_k0_zts6mmstv244_in[8:0];

    // rIteriMuxFirst55_uid1390_i_unnamed_k0_zts6mmstv244(BITJOIN,1389)@10
    assign rIteriMuxFirst55_uid1390_i_unnamed_k0_zts6mmstv244_q = {cstZ55_uid431_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft55_uid1388_i_unnamed_k0_zts6mmstv244_b};

    // r55_uid1391_i_unnamed_k0_zts6mmstv244(MUX,1390)@10 + 1
    assign r55_uid1391_i_unnamed_k0_zts6mmstv244_s = opSign55_uid1386_i_unnamed_k0_zts6mmstv244_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r55_uid1391_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
        end
        else
        begin
            unique case (r55_uid1391_i_unnamed_k0_zts6mmstv244_s)
                1'b0 : r55_uid1391_i_unnamed_k0_zts6mmstv244_q <= rIteriMuxFirst55_uid1390_i_unnamed_k0_zts6mmstv244_q;
                1'b1 : r55_uid1391_i_unnamed_k0_zts6mmstv244_q <= lshl55_uid1387_i_unnamed_k0_zts6mmstv244_b;
                default : r55_uid1391_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
            endcase
        end
    end

    // redist70_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_k_9(DELAY,4091)
    dspba_delay_ver #( .width(1), .depth(9), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist70_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_k_9 ( .xin(x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_k), .xout(redist70_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_k_9_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1394_i_unnamed_k0_zts6mmstv244(BITJOIN,1393)@11
    assign lshl1_uid1394_i_unnamed_k0_zts6mmstv244_q = {r55_uid1391_i_unnamed_k0_zts6mmstv244_q, redist70_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_k_9_q};

    // nSubChunkLow54_uid1396_i_unnamed_k0_zts6mmstv244(BITSELECT,1395)@11
    assign nSubChunkLow54_uid1396_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1394_i_unnamed_k0_zts6mmstv244_q[9:0];
    assign nSubChunkLow54_uid1396_i_unnamed_k0_zts6mmstv244_b = nSubChunkLow54_uid1396_i_unnamed_k0_zts6mmstv244_in[9:0];

    // r0Sub54_uid1397_i_unnamed_k0_zts6mmstv244(SUB,1396)@11
    assign r0Sub54_uid1397_i_unnamed_k0_zts6mmstv244_a = {1'b0, nSubChunkLow54_uid1396_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub54_uid1397_i_unnamed_k0_zts6mmstv244_b = {1'b0, dSubChunkLow54_uid1395_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub54_uid1397_i_unnamed_k0_zts6mmstv244_o = $unsigned(r0Sub54_uid1397_i_unnamed_k0_zts6mmstv244_a) - $unsigned(r0Sub54_uid1397_i_unnamed_k0_zts6mmstv244_b);
    assign r0Sub54_uid1397_i_unnamed_k0_zts6mmstv244_q = r0Sub54_uid1397_i_unnamed_k0_zts6mmstv244_o[10:0];

    // cond54_uid1400_i_unnamed_k0_zts6mmstv244(BITSELECT,1399)@11
    assign cond54_uid1400_i_unnamed_k0_zts6mmstv244_in = $unsigned({{54{r0Sub54_uid1397_i_unnamed_k0_zts6mmstv244_q[10]}}, r0Sub54_uid1397_i_unnamed_k0_zts6mmstv244_q});
    assign cond54_uid1400_i_unnamed_k0_zts6mmstv244_b = $unsigned(cond54_uid1400_i_unnamed_k0_zts6mmstv244_in[64:64]);

    // opSign54_uid1401_i_unnamed_k0_zts6mmstv244(LOGICAL,1400)@11
    assign opSign54_uid1401_i_unnamed_k0_zts6mmstv244_q = cond54_uid1400_i_unnamed_k0_zts6mmstv244_b | topBitsDOR_uid1399_i_unnamed_k0_zts6mmstv244_q;

    // q54_uid1407_i_unnamed_k0_zts6mmstv244(LOGICAL,1406)@11 + 1
    assign q54_uid1407_i_unnamed_k0_zts6mmstv244_qi = ~ (opSign54_uid1401_i_unnamed_k0_zts6mmstv244_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q54_uid1407_i_unnamed_k0_zts6mmstv244_delay ( .xin(q54_uid1407_i_unnamed_k0_zts6mmstv244_qi), .xout(q54_uid1407_i_unnamed_k0_zts6mmstv244_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist309_q54_uid1407_i_unnamed_k0_zts6mmstv244_q_55(DELAY,4330)
    dspba_delay_ver #( .width(1), .depth(54), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist309_q54_uid1407_i_unnamed_k0_zts6mmstv244_q_55 ( .xin(q54_uid1407_i_unnamed_k0_zts6mmstv244_q), .xout(redist309_q54_uid1407_i_unnamed_k0_zts6mmstv244_q_55_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist433_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_10(DELAY,4454)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist433_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_10_q <= '0;
        end
        else
        begin
            redist433_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_10_q <= $unsigned(redist432_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_9_q);
        end
    end

    // topBitsDOR53_uid1413_i_unnamed_k0_zts6mmstv244(BITSELECT,1412)@12
    assign topBitsDOR53_uid1413_i_unnamed_k0_zts6mmstv244_b = redist433_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_10_q[63:11];

    // topBitsDOR_uid1414_i_unnamed_k0_zts6mmstv244(LOGICAL,1413)@12
    assign topBitsDOR_uid1414_i_unnamed_k0_zts6mmstv244_q = $unsigned(topBitsDOR53_uid1413_i_unnamed_k0_zts6mmstv244_b != 53'b00000000000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow53_uid1410_i_unnamed_k0_zts6mmstv244(BITSELECT,1409)@12
    assign dSubChunkLow53_uid1410_i_unnamed_k0_zts6mmstv244_in = redist433_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_10_q[10:0];
    assign dSubChunkLow53_uid1410_i_unnamed_k0_zts6mmstv244_b = dSubChunkLow53_uid1410_i_unnamed_k0_zts6mmstv244_in[10:0];

    // lshl54_uid1402_i_unnamed_k0_zts6mmstv244(BITSELECT,1401)@11
    assign lshl54_uid1402_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1394_i_unnamed_k0_zts6mmstv244_q[63:0];
    assign lshl54_uid1402_i_unnamed_k0_zts6mmstv244_b = lshl54_uid1402_i_unnamed_k0_zts6mmstv244_in[63:0];

    // r0SubRangeLeft54_uid1403_i_unnamed_k0_zts6mmstv244(BITSELECT,1402)@11
    assign r0SubRangeLeft54_uid1403_i_unnamed_k0_zts6mmstv244_in = r0Sub54_uid1397_i_unnamed_k0_zts6mmstv244_q[9:0];
    assign r0SubRangeLeft54_uid1403_i_unnamed_k0_zts6mmstv244_b = r0SubRangeLeft54_uid1403_i_unnamed_k0_zts6mmstv244_in[9:0];

    // rIteriMuxFirst54_uid1405_i_unnamed_k0_zts6mmstv244(BITJOIN,1404)@11
    assign rIteriMuxFirst54_uid1405_i_unnamed_k0_zts6mmstv244_q = {cstZ54_uid446_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft54_uid1403_i_unnamed_k0_zts6mmstv244_b};

    // r54_uid1406_i_unnamed_k0_zts6mmstv244(MUX,1405)@11 + 1
    assign r54_uid1406_i_unnamed_k0_zts6mmstv244_s = opSign54_uid1401_i_unnamed_k0_zts6mmstv244_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r54_uid1406_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
        end
        else
        begin
            unique case (r54_uid1406_i_unnamed_k0_zts6mmstv244_s)
                1'b0 : r54_uid1406_i_unnamed_k0_zts6mmstv244_q <= rIteriMuxFirst54_uid1405_i_unnamed_k0_zts6mmstv244_q;
                1'b1 : r54_uid1406_i_unnamed_k0_zts6mmstv244_q <= lshl54_uid1402_i_unnamed_k0_zts6mmstv244_b;
                default : r54_uid1406_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
            endcase
        end
    end

    // redist71_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_l_10(DELAY,4092)
    dspba_delay_ver #( .width(1), .depth(10), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist71_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_l_10 ( .xin(x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_l), .xout(redist71_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_l_10_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1409_i_unnamed_k0_zts6mmstv244(BITJOIN,1408)@12
    assign lshl1_uid1409_i_unnamed_k0_zts6mmstv244_q = {r54_uid1406_i_unnamed_k0_zts6mmstv244_q, redist71_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_l_10_q};

    // nSubChunkLow53_uid1411_i_unnamed_k0_zts6mmstv244(BITSELECT,1410)@12
    assign nSubChunkLow53_uid1411_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1409_i_unnamed_k0_zts6mmstv244_q[10:0];
    assign nSubChunkLow53_uid1411_i_unnamed_k0_zts6mmstv244_b = nSubChunkLow53_uid1411_i_unnamed_k0_zts6mmstv244_in[10:0];

    // r0Sub53_uid1412_i_unnamed_k0_zts6mmstv244(SUB,1411)@12
    assign r0Sub53_uid1412_i_unnamed_k0_zts6mmstv244_a = {1'b0, nSubChunkLow53_uid1411_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub53_uid1412_i_unnamed_k0_zts6mmstv244_b = {1'b0, dSubChunkLow53_uid1410_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub53_uid1412_i_unnamed_k0_zts6mmstv244_o = $unsigned(r0Sub53_uid1412_i_unnamed_k0_zts6mmstv244_a) - $unsigned(r0Sub53_uid1412_i_unnamed_k0_zts6mmstv244_b);
    assign r0Sub53_uid1412_i_unnamed_k0_zts6mmstv244_q = r0Sub53_uid1412_i_unnamed_k0_zts6mmstv244_o[11:0];

    // cond53_uid1415_i_unnamed_k0_zts6mmstv244(BITSELECT,1414)@12
    assign cond53_uid1415_i_unnamed_k0_zts6mmstv244_in = $unsigned({{53{r0Sub53_uid1412_i_unnamed_k0_zts6mmstv244_q[11]}}, r0Sub53_uid1412_i_unnamed_k0_zts6mmstv244_q});
    assign cond53_uid1415_i_unnamed_k0_zts6mmstv244_b = $unsigned(cond53_uid1415_i_unnamed_k0_zts6mmstv244_in[64:64]);

    // opSign53_uid1416_i_unnamed_k0_zts6mmstv244(LOGICAL,1415)@12
    assign opSign53_uid1416_i_unnamed_k0_zts6mmstv244_q = cond53_uid1415_i_unnamed_k0_zts6mmstv244_b | topBitsDOR_uid1414_i_unnamed_k0_zts6mmstv244_q;

    // q53_uid1422_i_unnamed_k0_zts6mmstv244(LOGICAL,1421)@12 + 1
    assign q53_uid1422_i_unnamed_k0_zts6mmstv244_qi = ~ (opSign53_uid1416_i_unnamed_k0_zts6mmstv244_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q53_uid1422_i_unnamed_k0_zts6mmstv244_delay ( .xin(q53_uid1422_i_unnamed_k0_zts6mmstv244_qi), .xout(q53_uid1422_i_unnamed_k0_zts6mmstv244_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist308_q53_uid1422_i_unnamed_k0_zts6mmstv244_q_54(DELAY,4329)
    dspba_delay_ver #( .width(1), .depth(53), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist308_q53_uid1422_i_unnamed_k0_zts6mmstv244_q_54 ( .xin(q53_uid1422_i_unnamed_k0_zts6mmstv244_q), .xout(redist308_q53_uid1422_i_unnamed_k0_zts6mmstv244_q_54_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist434_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_11(DELAY,4455)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist434_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_11_q <= '0;
        end
        else
        begin
            redist434_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_11_q <= $unsigned(redist433_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_10_q);
        end
    end

    // topBitsDOR52_uid1428_i_unnamed_k0_zts6mmstv244(BITSELECT,1427)@13
    assign topBitsDOR52_uid1428_i_unnamed_k0_zts6mmstv244_b = redist434_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_11_q[63:12];

    // topBitsDOR_uid1429_i_unnamed_k0_zts6mmstv244(LOGICAL,1428)@13
    assign topBitsDOR_uid1429_i_unnamed_k0_zts6mmstv244_q = $unsigned(topBitsDOR52_uid1428_i_unnamed_k0_zts6mmstv244_b != 52'b0000000000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow52_uid1425_i_unnamed_k0_zts6mmstv244(BITSELECT,1424)@13
    assign dSubChunkLow52_uid1425_i_unnamed_k0_zts6mmstv244_in = redist434_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_11_q[11:0];
    assign dSubChunkLow52_uid1425_i_unnamed_k0_zts6mmstv244_b = dSubChunkLow52_uid1425_i_unnamed_k0_zts6mmstv244_in[11:0];

    // lshl53_uid1417_i_unnamed_k0_zts6mmstv244(BITSELECT,1416)@12
    assign lshl53_uid1417_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1409_i_unnamed_k0_zts6mmstv244_q[63:0];
    assign lshl53_uid1417_i_unnamed_k0_zts6mmstv244_b = lshl53_uid1417_i_unnamed_k0_zts6mmstv244_in[63:0];

    // r0SubRangeLeft53_uid1418_i_unnamed_k0_zts6mmstv244(BITSELECT,1417)@12
    assign r0SubRangeLeft53_uid1418_i_unnamed_k0_zts6mmstv244_in = r0Sub53_uid1412_i_unnamed_k0_zts6mmstv244_q[10:0];
    assign r0SubRangeLeft53_uid1418_i_unnamed_k0_zts6mmstv244_b = r0SubRangeLeft53_uid1418_i_unnamed_k0_zts6mmstv244_in[10:0];

    // rIteriMuxFirst53_uid1420_i_unnamed_k0_zts6mmstv244(BITJOIN,1419)@12
    assign rIteriMuxFirst53_uid1420_i_unnamed_k0_zts6mmstv244_q = {cstZ53_uid461_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft53_uid1418_i_unnamed_k0_zts6mmstv244_b};

    // r53_uid1421_i_unnamed_k0_zts6mmstv244(MUX,1420)@12 + 1
    assign r53_uid1421_i_unnamed_k0_zts6mmstv244_s = opSign53_uid1416_i_unnamed_k0_zts6mmstv244_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r53_uid1421_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
        end
        else
        begin
            unique case (r53_uid1421_i_unnamed_k0_zts6mmstv244_s)
                1'b0 : r53_uid1421_i_unnamed_k0_zts6mmstv244_q <= rIteriMuxFirst53_uid1420_i_unnamed_k0_zts6mmstv244_q;
                1'b1 : r53_uid1421_i_unnamed_k0_zts6mmstv244_q <= lshl53_uid1417_i_unnamed_k0_zts6mmstv244_b;
                default : r53_uid1421_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
            endcase
        end
    end

    // redist72_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_m_11(DELAY,4093)
    dspba_delay_ver #( .width(1), .depth(11), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist72_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_m_11 ( .xin(x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_m), .xout(redist72_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_m_11_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1424_i_unnamed_k0_zts6mmstv244(BITJOIN,1423)@13
    assign lshl1_uid1424_i_unnamed_k0_zts6mmstv244_q = {r53_uid1421_i_unnamed_k0_zts6mmstv244_q, redist72_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_m_11_q};

    // nSubChunkLow52_uid1426_i_unnamed_k0_zts6mmstv244(BITSELECT,1425)@13
    assign nSubChunkLow52_uid1426_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1424_i_unnamed_k0_zts6mmstv244_q[11:0];
    assign nSubChunkLow52_uid1426_i_unnamed_k0_zts6mmstv244_b = nSubChunkLow52_uid1426_i_unnamed_k0_zts6mmstv244_in[11:0];

    // r0Sub52_uid1427_i_unnamed_k0_zts6mmstv244(SUB,1426)@13
    assign r0Sub52_uid1427_i_unnamed_k0_zts6mmstv244_a = {1'b0, nSubChunkLow52_uid1426_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub52_uid1427_i_unnamed_k0_zts6mmstv244_b = {1'b0, dSubChunkLow52_uid1425_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub52_uid1427_i_unnamed_k0_zts6mmstv244_o = $unsigned(r0Sub52_uid1427_i_unnamed_k0_zts6mmstv244_a) - $unsigned(r0Sub52_uid1427_i_unnamed_k0_zts6mmstv244_b);
    assign r0Sub52_uid1427_i_unnamed_k0_zts6mmstv244_q = r0Sub52_uid1427_i_unnamed_k0_zts6mmstv244_o[12:0];

    // cond52_uid1430_i_unnamed_k0_zts6mmstv244(BITSELECT,1429)@13
    assign cond52_uid1430_i_unnamed_k0_zts6mmstv244_in = $unsigned({{52{r0Sub52_uid1427_i_unnamed_k0_zts6mmstv244_q[12]}}, r0Sub52_uid1427_i_unnamed_k0_zts6mmstv244_q});
    assign cond52_uid1430_i_unnamed_k0_zts6mmstv244_b = $unsigned(cond52_uid1430_i_unnamed_k0_zts6mmstv244_in[64:64]);

    // opSign52_uid1431_i_unnamed_k0_zts6mmstv244(LOGICAL,1430)@13
    assign opSign52_uid1431_i_unnamed_k0_zts6mmstv244_q = cond52_uid1430_i_unnamed_k0_zts6mmstv244_b | topBitsDOR_uid1429_i_unnamed_k0_zts6mmstv244_q;

    // q52_uid1437_i_unnamed_k0_zts6mmstv244(LOGICAL,1436)@13 + 1
    assign q52_uid1437_i_unnamed_k0_zts6mmstv244_qi = ~ (opSign52_uid1431_i_unnamed_k0_zts6mmstv244_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q52_uid1437_i_unnamed_k0_zts6mmstv244_delay ( .xin(q52_uid1437_i_unnamed_k0_zts6mmstv244_qi), .xout(q52_uid1437_i_unnamed_k0_zts6mmstv244_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist307_q52_uid1437_i_unnamed_k0_zts6mmstv244_q_53(DELAY,4328)
    dspba_delay_ver #( .width(1), .depth(52), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist307_q52_uid1437_i_unnamed_k0_zts6mmstv244_q_53 ( .xin(q52_uid1437_i_unnamed_k0_zts6mmstv244_q), .xout(redist307_q52_uid1437_i_unnamed_k0_zts6mmstv244_q_53_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist435_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_12(DELAY,4456)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist435_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_12_q <= '0;
        end
        else
        begin
            redist435_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_12_q <= $unsigned(redist434_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_11_q);
        end
    end

    // topBitsDOR51_uid1443_i_unnamed_k0_zts6mmstv244(BITSELECT,1442)@14
    assign topBitsDOR51_uid1443_i_unnamed_k0_zts6mmstv244_b = redist435_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_12_q[63:13];

    // topBitsDOR_uid1444_i_unnamed_k0_zts6mmstv244(LOGICAL,1443)@14
    assign topBitsDOR_uid1444_i_unnamed_k0_zts6mmstv244_q = $unsigned(topBitsDOR51_uid1443_i_unnamed_k0_zts6mmstv244_b != 51'b000000000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow51_uid1440_i_unnamed_k0_zts6mmstv244(BITSELECT,1439)@14
    assign dSubChunkLow51_uid1440_i_unnamed_k0_zts6mmstv244_in = redist435_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_12_q[12:0];
    assign dSubChunkLow51_uid1440_i_unnamed_k0_zts6mmstv244_b = dSubChunkLow51_uid1440_i_unnamed_k0_zts6mmstv244_in[12:0];

    // lshl52_uid1432_i_unnamed_k0_zts6mmstv244(BITSELECT,1431)@13
    assign lshl52_uid1432_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1424_i_unnamed_k0_zts6mmstv244_q[63:0];
    assign lshl52_uid1432_i_unnamed_k0_zts6mmstv244_b = lshl52_uid1432_i_unnamed_k0_zts6mmstv244_in[63:0];

    // r0SubRangeLeft52_uid1433_i_unnamed_k0_zts6mmstv244(BITSELECT,1432)@13
    assign r0SubRangeLeft52_uid1433_i_unnamed_k0_zts6mmstv244_in = r0Sub52_uid1427_i_unnamed_k0_zts6mmstv244_q[11:0];
    assign r0SubRangeLeft52_uid1433_i_unnamed_k0_zts6mmstv244_b = r0SubRangeLeft52_uid1433_i_unnamed_k0_zts6mmstv244_in[11:0];

    // rIteriMuxFirst52_uid1435_i_unnamed_k0_zts6mmstv244(BITJOIN,1434)@13
    assign rIteriMuxFirst52_uid1435_i_unnamed_k0_zts6mmstv244_q = {cstZ52_uid476_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft52_uid1433_i_unnamed_k0_zts6mmstv244_b};

    // r52_uid1436_i_unnamed_k0_zts6mmstv244(MUX,1435)@13 + 1
    assign r52_uid1436_i_unnamed_k0_zts6mmstv244_s = opSign52_uid1431_i_unnamed_k0_zts6mmstv244_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r52_uid1436_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
        end
        else
        begin
            unique case (r52_uid1436_i_unnamed_k0_zts6mmstv244_s)
                1'b0 : r52_uid1436_i_unnamed_k0_zts6mmstv244_q <= rIteriMuxFirst52_uid1435_i_unnamed_k0_zts6mmstv244_q;
                1'b1 : r52_uid1436_i_unnamed_k0_zts6mmstv244_q <= lshl52_uid1432_i_unnamed_k0_zts6mmstv244_b;
                default : r52_uid1436_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
            endcase
        end
    end

    // redist73_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_n_12(DELAY,4094)
    dspba_delay_ver #( .width(1), .depth(12), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist73_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_n_12 ( .xin(x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_n), .xout(redist73_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_n_12_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1439_i_unnamed_k0_zts6mmstv244(BITJOIN,1438)@14
    assign lshl1_uid1439_i_unnamed_k0_zts6mmstv244_q = {r52_uid1436_i_unnamed_k0_zts6mmstv244_q, redist73_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_n_12_q};

    // nSubChunkLow51_uid1441_i_unnamed_k0_zts6mmstv244(BITSELECT,1440)@14
    assign nSubChunkLow51_uid1441_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1439_i_unnamed_k0_zts6mmstv244_q[12:0];
    assign nSubChunkLow51_uid1441_i_unnamed_k0_zts6mmstv244_b = nSubChunkLow51_uid1441_i_unnamed_k0_zts6mmstv244_in[12:0];

    // r0Sub51_uid1442_i_unnamed_k0_zts6mmstv244(SUB,1441)@14
    assign r0Sub51_uid1442_i_unnamed_k0_zts6mmstv244_a = {1'b0, nSubChunkLow51_uid1441_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub51_uid1442_i_unnamed_k0_zts6mmstv244_b = {1'b0, dSubChunkLow51_uid1440_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub51_uid1442_i_unnamed_k0_zts6mmstv244_o = $unsigned(r0Sub51_uid1442_i_unnamed_k0_zts6mmstv244_a) - $unsigned(r0Sub51_uid1442_i_unnamed_k0_zts6mmstv244_b);
    assign r0Sub51_uid1442_i_unnamed_k0_zts6mmstv244_q = r0Sub51_uid1442_i_unnamed_k0_zts6mmstv244_o[13:0];

    // cond51_uid1445_i_unnamed_k0_zts6mmstv244(BITSELECT,1444)@14
    assign cond51_uid1445_i_unnamed_k0_zts6mmstv244_in = $unsigned({{51{r0Sub51_uid1442_i_unnamed_k0_zts6mmstv244_q[13]}}, r0Sub51_uid1442_i_unnamed_k0_zts6mmstv244_q});
    assign cond51_uid1445_i_unnamed_k0_zts6mmstv244_b = $unsigned(cond51_uid1445_i_unnamed_k0_zts6mmstv244_in[64:64]);

    // opSign51_uid1446_i_unnamed_k0_zts6mmstv244(LOGICAL,1445)@14
    assign opSign51_uid1446_i_unnamed_k0_zts6mmstv244_q = cond51_uid1445_i_unnamed_k0_zts6mmstv244_b | topBitsDOR_uid1444_i_unnamed_k0_zts6mmstv244_q;

    // q51_uid1452_i_unnamed_k0_zts6mmstv244(LOGICAL,1451)@14 + 1
    assign q51_uid1452_i_unnamed_k0_zts6mmstv244_qi = ~ (opSign51_uid1446_i_unnamed_k0_zts6mmstv244_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q51_uid1452_i_unnamed_k0_zts6mmstv244_delay ( .xin(q51_uid1452_i_unnamed_k0_zts6mmstv244_qi), .xout(q51_uid1452_i_unnamed_k0_zts6mmstv244_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist306_q51_uid1452_i_unnamed_k0_zts6mmstv244_q_52(DELAY,4327)
    dspba_delay_ver #( .width(1), .depth(51), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist306_q51_uid1452_i_unnamed_k0_zts6mmstv244_q_52 ( .xin(q51_uid1452_i_unnamed_k0_zts6mmstv244_q), .xout(redist306_q51_uid1452_i_unnamed_k0_zts6mmstv244_q_52_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist436_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_13(DELAY,4457)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist436_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_13_q <= '0;
        end
        else
        begin
            redist436_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_13_q <= $unsigned(redist435_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_12_q);
        end
    end

    // topBitsDOR50_uid1458_i_unnamed_k0_zts6mmstv244(BITSELECT,1457)@15
    assign topBitsDOR50_uid1458_i_unnamed_k0_zts6mmstv244_b = redist436_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_13_q[63:14];

    // topBitsDOR_uid1459_i_unnamed_k0_zts6mmstv244(LOGICAL,1458)@15
    assign topBitsDOR_uid1459_i_unnamed_k0_zts6mmstv244_q = $unsigned(topBitsDOR50_uid1458_i_unnamed_k0_zts6mmstv244_b != 50'b00000000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow50_uid1455_i_unnamed_k0_zts6mmstv244(BITSELECT,1454)@15
    assign dSubChunkLow50_uid1455_i_unnamed_k0_zts6mmstv244_in = redist436_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_13_q[13:0];
    assign dSubChunkLow50_uid1455_i_unnamed_k0_zts6mmstv244_b = dSubChunkLow50_uid1455_i_unnamed_k0_zts6mmstv244_in[13:0];

    // lshl51_uid1447_i_unnamed_k0_zts6mmstv244(BITSELECT,1446)@14
    assign lshl51_uid1447_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1439_i_unnamed_k0_zts6mmstv244_q[63:0];
    assign lshl51_uid1447_i_unnamed_k0_zts6mmstv244_b = lshl51_uid1447_i_unnamed_k0_zts6mmstv244_in[63:0];

    // r0SubRangeLeft51_uid1448_i_unnamed_k0_zts6mmstv244(BITSELECT,1447)@14
    assign r0SubRangeLeft51_uid1448_i_unnamed_k0_zts6mmstv244_in = r0Sub51_uid1442_i_unnamed_k0_zts6mmstv244_q[12:0];
    assign r0SubRangeLeft51_uid1448_i_unnamed_k0_zts6mmstv244_b = r0SubRangeLeft51_uid1448_i_unnamed_k0_zts6mmstv244_in[12:0];

    // rIteriMuxFirst51_uid1450_i_unnamed_k0_zts6mmstv244(BITJOIN,1449)@14
    assign rIteriMuxFirst51_uid1450_i_unnamed_k0_zts6mmstv244_q = {cstZ51_uid491_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft51_uid1448_i_unnamed_k0_zts6mmstv244_b};

    // r51_uid1451_i_unnamed_k0_zts6mmstv244(MUX,1450)@14 + 1
    assign r51_uid1451_i_unnamed_k0_zts6mmstv244_s = opSign51_uid1446_i_unnamed_k0_zts6mmstv244_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r51_uid1451_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
        end
        else
        begin
            unique case (r51_uid1451_i_unnamed_k0_zts6mmstv244_s)
                1'b0 : r51_uid1451_i_unnamed_k0_zts6mmstv244_q <= rIteriMuxFirst51_uid1450_i_unnamed_k0_zts6mmstv244_q;
                1'b1 : r51_uid1451_i_unnamed_k0_zts6mmstv244_q <= lshl51_uid1447_i_unnamed_k0_zts6mmstv244_b;
                default : r51_uid1451_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
            endcase
        end
    end

    // redist74_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o_13(DELAY,4095)
    dspba_delay_ver #( .width(1), .depth(13), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist74_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o_13 ( .xin(x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o), .xout(redist74_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o_13_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1454_i_unnamed_k0_zts6mmstv244(BITJOIN,1453)@15
    assign lshl1_uid1454_i_unnamed_k0_zts6mmstv244_q = {r51_uid1451_i_unnamed_k0_zts6mmstv244_q, redist74_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o_13_q};

    // nSubChunkLow50_uid1456_i_unnamed_k0_zts6mmstv244(BITSELECT,1455)@15
    assign nSubChunkLow50_uid1456_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1454_i_unnamed_k0_zts6mmstv244_q[13:0];
    assign nSubChunkLow50_uid1456_i_unnamed_k0_zts6mmstv244_b = nSubChunkLow50_uid1456_i_unnamed_k0_zts6mmstv244_in[13:0];

    // r0Sub50_uid1457_i_unnamed_k0_zts6mmstv244(SUB,1456)@15
    assign r0Sub50_uid1457_i_unnamed_k0_zts6mmstv244_a = {1'b0, nSubChunkLow50_uid1456_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub50_uid1457_i_unnamed_k0_zts6mmstv244_b = {1'b0, dSubChunkLow50_uid1455_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub50_uid1457_i_unnamed_k0_zts6mmstv244_o = $unsigned(r0Sub50_uid1457_i_unnamed_k0_zts6mmstv244_a) - $unsigned(r0Sub50_uid1457_i_unnamed_k0_zts6mmstv244_b);
    assign r0Sub50_uid1457_i_unnamed_k0_zts6mmstv244_q = r0Sub50_uid1457_i_unnamed_k0_zts6mmstv244_o[14:0];

    // cond50_uid1460_i_unnamed_k0_zts6mmstv244(BITSELECT,1459)@15
    assign cond50_uid1460_i_unnamed_k0_zts6mmstv244_in = $unsigned({{50{r0Sub50_uid1457_i_unnamed_k0_zts6mmstv244_q[14]}}, r0Sub50_uid1457_i_unnamed_k0_zts6mmstv244_q});
    assign cond50_uid1460_i_unnamed_k0_zts6mmstv244_b = $unsigned(cond50_uid1460_i_unnamed_k0_zts6mmstv244_in[64:64]);

    // opSign50_uid1461_i_unnamed_k0_zts6mmstv244(LOGICAL,1460)@15
    assign opSign50_uid1461_i_unnamed_k0_zts6mmstv244_q = cond50_uid1460_i_unnamed_k0_zts6mmstv244_b | topBitsDOR_uid1459_i_unnamed_k0_zts6mmstv244_q;

    // q50_uid1467_i_unnamed_k0_zts6mmstv244(LOGICAL,1466)@15 + 1
    assign q50_uid1467_i_unnamed_k0_zts6mmstv244_qi = ~ (opSign50_uid1461_i_unnamed_k0_zts6mmstv244_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q50_uid1467_i_unnamed_k0_zts6mmstv244_delay ( .xin(q50_uid1467_i_unnamed_k0_zts6mmstv244_qi), .xout(q50_uid1467_i_unnamed_k0_zts6mmstv244_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist305_q50_uid1467_i_unnamed_k0_zts6mmstv244_q_51(DELAY,4326)
    dspba_delay_ver #( .width(1), .depth(50), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist305_q50_uid1467_i_unnamed_k0_zts6mmstv244_q_51 ( .xin(q50_uid1467_i_unnamed_k0_zts6mmstv244_q), .xout(redist305_q50_uid1467_i_unnamed_k0_zts6mmstv244_q_51_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist437_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_14(DELAY,4458)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist437_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_14_q <= '0;
        end
        else
        begin
            redist437_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_14_q <= $unsigned(redist436_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_13_q);
        end
    end

    // topBitsDOR49_uid1473_i_unnamed_k0_zts6mmstv244(BITSELECT,1472)@16
    assign topBitsDOR49_uid1473_i_unnamed_k0_zts6mmstv244_b = redist437_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_14_q[63:15];

    // topBitsDOR_uid1474_i_unnamed_k0_zts6mmstv244(LOGICAL,1473)@16
    assign topBitsDOR_uid1474_i_unnamed_k0_zts6mmstv244_q = $unsigned(topBitsDOR49_uid1473_i_unnamed_k0_zts6mmstv244_b != 49'b0000000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow49_uid1470_i_unnamed_k0_zts6mmstv244(BITSELECT,1469)@16
    assign dSubChunkLow49_uid1470_i_unnamed_k0_zts6mmstv244_in = redist437_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_14_q[14:0];
    assign dSubChunkLow49_uid1470_i_unnamed_k0_zts6mmstv244_b = dSubChunkLow49_uid1470_i_unnamed_k0_zts6mmstv244_in[14:0];

    // lshl50_uid1462_i_unnamed_k0_zts6mmstv244(BITSELECT,1461)@15
    assign lshl50_uid1462_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1454_i_unnamed_k0_zts6mmstv244_q[63:0];
    assign lshl50_uid1462_i_unnamed_k0_zts6mmstv244_b = lshl50_uid1462_i_unnamed_k0_zts6mmstv244_in[63:0];

    // r0SubRangeLeft50_uid1463_i_unnamed_k0_zts6mmstv244(BITSELECT,1462)@15
    assign r0SubRangeLeft50_uid1463_i_unnamed_k0_zts6mmstv244_in = r0Sub50_uid1457_i_unnamed_k0_zts6mmstv244_q[13:0];
    assign r0SubRangeLeft50_uid1463_i_unnamed_k0_zts6mmstv244_b = r0SubRangeLeft50_uid1463_i_unnamed_k0_zts6mmstv244_in[13:0];

    // rIteriMuxFirst50_uid1465_i_unnamed_k0_zts6mmstv244(BITJOIN,1464)@15
    assign rIteriMuxFirst50_uid1465_i_unnamed_k0_zts6mmstv244_q = {cstZ50_uid506_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft50_uid1463_i_unnamed_k0_zts6mmstv244_b};

    // r50_uid1466_i_unnamed_k0_zts6mmstv244(MUX,1465)@15 + 1
    assign r50_uid1466_i_unnamed_k0_zts6mmstv244_s = opSign50_uid1461_i_unnamed_k0_zts6mmstv244_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r50_uid1466_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
        end
        else
        begin
            unique case (r50_uid1466_i_unnamed_k0_zts6mmstv244_s)
                1'b0 : r50_uid1466_i_unnamed_k0_zts6mmstv244_q <= rIteriMuxFirst50_uid1465_i_unnamed_k0_zts6mmstv244_q;
                1'b1 : r50_uid1466_i_unnamed_k0_zts6mmstv244_q <= lshl50_uid1462_i_unnamed_k0_zts6mmstv244_b;
                default : r50_uid1466_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
            endcase
        end
    end

    // redist75_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_p_14(DELAY,4096)
    dspba_delay_ver #( .width(1), .depth(14), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist75_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_p_14 ( .xin(x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_p), .xout(redist75_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_p_14_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1469_i_unnamed_k0_zts6mmstv244(BITJOIN,1468)@16
    assign lshl1_uid1469_i_unnamed_k0_zts6mmstv244_q = {r50_uid1466_i_unnamed_k0_zts6mmstv244_q, redist75_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_p_14_q};

    // nSubChunkLow49_uid1471_i_unnamed_k0_zts6mmstv244(BITSELECT,1470)@16
    assign nSubChunkLow49_uid1471_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1469_i_unnamed_k0_zts6mmstv244_q[14:0];
    assign nSubChunkLow49_uid1471_i_unnamed_k0_zts6mmstv244_b = nSubChunkLow49_uid1471_i_unnamed_k0_zts6mmstv244_in[14:0];

    // r0Sub49_uid1472_i_unnamed_k0_zts6mmstv244(SUB,1471)@16
    assign r0Sub49_uid1472_i_unnamed_k0_zts6mmstv244_a = {1'b0, nSubChunkLow49_uid1471_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub49_uid1472_i_unnamed_k0_zts6mmstv244_b = {1'b0, dSubChunkLow49_uid1470_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub49_uid1472_i_unnamed_k0_zts6mmstv244_o = $unsigned(r0Sub49_uid1472_i_unnamed_k0_zts6mmstv244_a) - $unsigned(r0Sub49_uid1472_i_unnamed_k0_zts6mmstv244_b);
    assign r0Sub49_uid1472_i_unnamed_k0_zts6mmstv244_q = r0Sub49_uid1472_i_unnamed_k0_zts6mmstv244_o[15:0];

    // cond49_uid1475_i_unnamed_k0_zts6mmstv244(BITSELECT,1474)@16
    assign cond49_uid1475_i_unnamed_k0_zts6mmstv244_in = $unsigned({{49{r0Sub49_uid1472_i_unnamed_k0_zts6mmstv244_q[15]}}, r0Sub49_uid1472_i_unnamed_k0_zts6mmstv244_q});
    assign cond49_uid1475_i_unnamed_k0_zts6mmstv244_b = $unsigned(cond49_uid1475_i_unnamed_k0_zts6mmstv244_in[64:64]);

    // opSign49_uid1476_i_unnamed_k0_zts6mmstv244(LOGICAL,1475)@16
    assign opSign49_uid1476_i_unnamed_k0_zts6mmstv244_q = cond49_uid1475_i_unnamed_k0_zts6mmstv244_b | topBitsDOR_uid1474_i_unnamed_k0_zts6mmstv244_q;

    // q49_uid1482_i_unnamed_k0_zts6mmstv244(LOGICAL,1481)@16 + 1
    assign q49_uid1482_i_unnamed_k0_zts6mmstv244_qi = ~ (opSign49_uid1476_i_unnamed_k0_zts6mmstv244_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q49_uid1482_i_unnamed_k0_zts6mmstv244_delay ( .xin(q49_uid1482_i_unnamed_k0_zts6mmstv244_qi), .xout(q49_uid1482_i_unnamed_k0_zts6mmstv244_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist304_q49_uid1482_i_unnamed_k0_zts6mmstv244_q_50(DELAY,4325)
    dspba_delay_ver #( .width(1), .depth(49), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist304_q49_uid1482_i_unnamed_k0_zts6mmstv244_q_50 ( .xin(q49_uid1482_i_unnamed_k0_zts6mmstv244_q), .xout(redist304_q49_uid1482_i_unnamed_k0_zts6mmstv244_q_50_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist438_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_15(DELAY,4459)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist438_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_15_q <= '0;
        end
        else
        begin
            redist438_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_15_q <= $unsigned(redist437_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_14_q);
        end
    end

    // topBitsDOR48_uid1488_i_unnamed_k0_zts6mmstv244(BITSELECT,1487)@17
    assign topBitsDOR48_uid1488_i_unnamed_k0_zts6mmstv244_b = redist438_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_15_q[63:16];

    // topBitsDOR_uid1489_i_unnamed_k0_zts6mmstv244(LOGICAL,1488)@17
    assign topBitsDOR_uid1489_i_unnamed_k0_zts6mmstv244_q = $unsigned(topBitsDOR48_uid1488_i_unnamed_k0_zts6mmstv244_b != 48'b000000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow48_uid1485_i_unnamed_k0_zts6mmstv244(BITSELECT,1484)@17
    assign dSubChunkLow48_uid1485_i_unnamed_k0_zts6mmstv244_in = redist438_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_15_q[15:0];
    assign dSubChunkLow48_uid1485_i_unnamed_k0_zts6mmstv244_b = dSubChunkLow48_uid1485_i_unnamed_k0_zts6mmstv244_in[15:0];

    // lshl49_uid1477_i_unnamed_k0_zts6mmstv244(BITSELECT,1476)@16
    assign lshl49_uid1477_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1469_i_unnamed_k0_zts6mmstv244_q[63:0];
    assign lshl49_uid1477_i_unnamed_k0_zts6mmstv244_b = lshl49_uid1477_i_unnamed_k0_zts6mmstv244_in[63:0];

    // r0SubRangeLeft49_uid1478_i_unnamed_k0_zts6mmstv244(BITSELECT,1477)@16
    assign r0SubRangeLeft49_uid1478_i_unnamed_k0_zts6mmstv244_in = r0Sub49_uid1472_i_unnamed_k0_zts6mmstv244_q[14:0];
    assign r0SubRangeLeft49_uid1478_i_unnamed_k0_zts6mmstv244_b = r0SubRangeLeft49_uid1478_i_unnamed_k0_zts6mmstv244_in[14:0];

    // rIteriMuxFirst49_uid1480_i_unnamed_k0_zts6mmstv244(BITJOIN,1479)@16
    assign rIteriMuxFirst49_uid1480_i_unnamed_k0_zts6mmstv244_q = {cstZ49_uid521_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft49_uid1478_i_unnamed_k0_zts6mmstv244_b};

    // r49_uid1481_i_unnamed_k0_zts6mmstv244(MUX,1480)@16 + 1
    assign r49_uid1481_i_unnamed_k0_zts6mmstv244_s = opSign49_uid1476_i_unnamed_k0_zts6mmstv244_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r49_uid1481_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
        end
        else
        begin
            unique case (r49_uid1481_i_unnamed_k0_zts6mmstv244_s)
                1'b0 : r49_uid1481_i_unnamed_k0_zts6mmstv244_q <= rIteriMuxFirst49_uid1480_i_unnamed_k0_zts6mmstv244_q;
                1'b1 : r49_uid1481_i_unnamed_k0_zts6mmstv244_q <= lshl49_uid1477_i_unnamed_k0_zts6mmstv244_b;
                default : r49_uid1481_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
            endcase
        end
    end

    // redist76_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_q_15(DELAY,4097)
    dspba_delay_ver #( .width(1), .depth(15), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist76_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_q_15 ( .xin(x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_q), .xout(redist76_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_q_15_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1484_i_unnamed_k0_zts6mmstv244(BITJOIN,1483)@17
    assign lshl1_uid1484_i_unnamed_k0_zts6mmstv244_q = {r49_uid1481_i_unnamed_k0_zts6mmstv244_q, redist76_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_q_15_q};

    // nSubChunkLow48_uid1486_i_unnamed_k0_zts6mmstv244(BITSELECT,1485)@17
    assign nSubChunkLow48_uid1486_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1484_i_unnamed_k0_zts6mmstv244_q[15:0];
    assign nSubChunkLow48_uid1486_i_unnamed_k0_zts6mmstv244_b = nSubChunkLow48_uid1486_i_unnamed_k0_zts6mmstv244_in[15:0];

    // r0Sub48_uid1487_i_unnamed_k0_zts6mmstv244(SUB,1486)@17
    assign r0Sub48_uid1487_i_unnamed_k0_zts6mmstv244_a = {1'b0, nSubChunkLow48_uid1486_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub48_uid1487_i_unnamed_k0_zts6mmstv244_b = {1'b0, dSubChunkLow48_uid1485_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub48_uid1487_i_unnamed_k0_zts6mmstv244_o = $unsigned(r0Sub48_uid1487_i_unnamed_k0_zts6mmstv244_a) - $unsigned(r0Sub48_uid1487_i_unnamed_k0_zts6mmstv244_b);
    assign r0Sub48_uid1487_i_unnamed_k0_zts6mmstv244_q = r0Sub48_uid1487_i_unnamed_k0_zts6mmstv244_o[16:0];

    // cond48_uid1490_i_unnamed_k0_zts6mmstv244(BITSELECT,1489)@17
    assign cond48_uid1490_i_unnamed_k0_zts6mmstv244_in = $unsigned({{48{r0Sub48_uid1487_i_unnamed_k0_zts6mmstv244_q[16]}}, r0Sub48_uid1487_i_unnamed_k0_zts6mmstv244_q});
    assign cond48_uid1490_i_unnamed_k0_zts6mmstv244_b = $unsigned(cond48_uid1490_i_unnamed_k0_zts6mmstv244_in[64:64]);

    // opSign48_uid1491_i_unnamed_k0_zts6mmstv244(LOGICAL,1490)@17
    assign opSign48_uid1491_i_unnamed_k0_zts6mmstv244_q = cond48_uid1490_i_unnamed_k0_zts6mmstv244_b | topBitsDOR_uid1489_i_unnamed_k0_zts6mmstv244_q;

    // q48_uid1497_i_unnamed_k0_zts6mmstv244(LOGICAL,1496)@17 + 1
    assign q48_uid1497_i_unnamed_k0_zts6mmstv244_qi = ~ (opSign48_uid1491_i_unnamed_k0_zts6mmstv244_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q48_uid1497_i_unnamed_k0_zts6mmstv244_delay ( .xin(q48_uid1497_i_unnamed_k0_zts6mmstv244_qi), .xout(q48_uid1497_i_unnamed_k0_zts6mmstv244_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist303_q48_uid1497_i_unnamed_k0_zts6mmstv244_q_49(DELAY,4324)
    dspba_delay_ver #( .width(1), .depth(48), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist303_q48_uid1497_i_unnamed_k0_zts6mmstv244_q_49 ( .xin(q48_uid1497_i_unnamed_k0_zts6mmstv244_q), .xout(redist303_q48_uid1497_i_unnamed_k0_zts6mmstv244_q_49_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist439_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_16(DELAY,4460)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist439_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_16_q <= '0;
        end
        else
        begin
            redist439_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_16_q <= $unsigned(redist438_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_15_q);
        end
    end

    // topBitsDOR47_uid1503_i_unnamed_k0_zts6mmstv244(BITSELECT,1502)@18
    assign topBitsDOR47_uid1503_i_unnamed_k0_zts6mmstv244_b = redist439_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_16_q[63:17];

    // topBitsDOR_uid1504_i_unnamed_k0_zts6mmstv244(LOGICAL,1503)@18
    assign topBitsDOR_uid1504_i_unnamed_k0_zts6mmstv244_q = $unsigned(topBitsDOR47_uid1503_i_unnamed_k0_zts6mmstv244_b != 47'b00000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow47_uid1500_i_unnamed_k0_zts6mmstv244(BITSELECT,1499)@18
    assign dSubChunkLow47_uid1500_i_unnamed_k0_zts6mmstv244_in = redist439_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_16_q[16:0];
    assign dSubChunkLow47_uid1500_i_unnamed_k0_zts6mmstv244_b = dSubChunkLow47_uid1500_i_unnamed_k0_zts6mmstv244_in[16:0];

    // lshl48_uid1492_i_unnamed_k0_zts6mmstv244(BITSELECT,1491)@17
    assign lshl48_uid1492_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1484_i_unnamed_k0_zts6mmstv244_q[63:0];
    assign lshl48_uid1492_i_unnamed_k0_zts6mmstv244_b = lshl48_uid1492_i_unnamed_k0_zts6mmstv244_in[63:0];

    // r0SubRangeLeft48_uid1493_i_unnamed_k0_zts6mmstv244(BITSELECT,1492)@17
    assign r0SubRangeLeft48_uid1493_i_unnamed_k0_zts6mmstv244_in = r0Sub48_uid1487_i_unnamed_k0_zts6mmstv244_q[15:0];
    assign r0SubRangeLeft48_uid1493_i_unnamed_k0_zts6mmstv244_b = r0SubRangeLeft48_uid1493_i_unnamed_k0_zts6mmstv244_in[15:0];

    // rIteriMuxFirst48_uid1495_i_unnamed_k0_zts6mmstv244(BITJOIN,1494)@17
    assign rIteriMuxFirst48_uid1495_i_unnamed_k0_zts6mmstv244_q = {cstZ48_uid536_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft48_uid1493_i_unnamed_k0_zts6mmstv244_b};

    // r48_uid1496_i_unnamed_k0_zts6mmstv244(MUX,1495)@17 + 1
    assign r48_uid1496_i_unnamed_k0_zts6mmstv244_s = opSign48_uid1491_i_unnamed_k0_zts6mmstv244_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r48_uid1496_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
        end
        else
        begin
            unique case (r48_uid1496_i_unnamed_k0_zts6mmstv244_s)
                1'b0 : r48_uid1496_i_unnamed_k0_zts6mmstv244_q <= rIteriMuxFirst48_uid1495_i_unnamed_k0_zts6mmstv244_q;
                1'b1 : r48_uid1496_i_unnamed_k0_zts6mmstv244_q <= lshl48_uid1492_i_unnamed_k0_zts6mmstv244_b;
                default : r48_uid1496_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
            endcase
        end
    end

    // redist77_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_r_16(DELAY,4098)
    dspba_delay_ver #( .width(1), .depth(16), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist77_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_r_16 ( .xin(x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_r), .xout(redist77_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_r_16_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1499_i_unnamed_k0_zts6mmstv244(BITJOIN,1498)@18
    assign lshl1_uid1499_i_unnamed_k0_zts6mmstv244_q = {r48_uid1496_i_unnamed_k0_zts6mmstv244_q, redist77_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_r_16_q};

    // nSubChunkLow47_uid1501_i_unnamed_k0_zts6mmstv244(BITSELECT,1500)@18
    assign nSubChunkLow47_uid1501_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1499_i_unnamed_k0_zts6mmstv244_q[16:0];
    assign nSubChunkLow47_uid1501_i_unnamed_k0_zts6mmstv244_b = nSubChunkLow47_uid1501_i_unnamed_k0_zts6mmstv244_in[16:0];

    // r0Sub47_uid1502_i_unnamed_k0_zts6mmstv244(SUB,1501)@18
    assign r0Sub47_uid1502_i_unnamed_k0_zts6mmstv244_a = {1'b0, nSubChunkLow47_uid1501_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub47_uid1502_i_unnamed_k0_zts6mmstv244_b = {1'b0, dSubChunkLow47_uid1500_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub47_uid1502_i_unnamed_k0_zts6mmstv244_o = $unsigned(r0Sub47_uid1502_i_unnamed_k0_zts6mmstv244_a) - $unsigned(r0Sub47_uid1502_i_unnamed_k0_zts6mmstv244_b);
    assign r0Sub47_uid1502_i_unnamed_k0_zts6mmstv244_q = r0Sub47_uid1502_i_unnamed_k0_zts6mmstv244_o[17:0];

    // cond47_uid1505_i_unnamed_k0_zts6mmstv244(BITSELECT,1504)@18
    assign cond47_uid1505_i_unnamed_k0_zts6mmstv244_in = $unsigned({{47{r0Sub47_uid1502_i_unnamed_k0_zts6mmstv244_q[17]}}, r0Sub47_uid1502_i_unnamed_k0_zts6mmstv244_q});
    assign cond47_uid1505_i_unnamed_k0_zts6mmstv244_b = $unsigned(cond47_uid1505_i_unnamed_k0_zts6mmstv244_in[64:64]);

    // opSign47_uid1506_i_unnamed_k0_zts6mmstv244(LOGICAL,1505)@18
    assign opSign47_uid1506_i_unnamed_k0_zts6mmstv244_q = cond47_uid1505_i_unnamed_k0_zts6mmstv244_b | topBitsDOR_uid1504_i_unnamed_k0_zts6mmstv244_q;

    // q47_uid1512_i_unnamed_k0_zts6mmstv244(LOGICAL,1511)@18 + 1
    assign q47_uid1512_i_unnamed_k0_zts6mmstv244_qi = ~ (opSign47_uid1506_i_unnamed_k0_zts6mmstv244_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q47_uid1512_i_unnamed_k0_zts6mmstv244_delay ( .xin(q47_uid1512_i_unnamed_k0_zts6mmstv244_qi), .xout(q47_uid1512_i_unnamed_k0_zts6mmstv244_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist302_q47_uid1512_i_unnamed_k0_zts6mmstv244_q_48(DELAY,4323)
    dspba_delay_ver #( .width(1), .depth(47), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist302_q47_uid1512_i_unnamed_k0_zts6mmstv244_q_48 ( .xin(q47_uid1512_i_unnamed_k0_zts6mmstv244_q), .xout(redist302_q47_uid1512_i_unnamed_k0_zts6mmstv244_q_48_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist440_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_17(DELAY,4461)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist440_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_17_q <= '0;
        end
        else
        begin
            redist440_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_17_q <= $unsigned(redist439_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_16_q);
        end
    end

    // topBitsDOR46_uid1518_i_unnamed_k0_zts6mmstv244(BITSELECT,1517)@19
    assign topBitsDOR46_uid1518_i_unnamed_k0_zts6mmstv244_b = redist440_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_17_q[63:18];

    // topBitsDOR_uid1519_i_unnamed_k0_zts6mmstv244(LOGICAL,1518)@19
    assign topBitsDOR_uid1519_i_unnamed_k0_zts6mmstv244_q = $unsigned(topBitsDOR46_uid1518_i_unnamed_k0_zts6mmstv244_b != 46'b0000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow46_uid1515_i_unnamed_k0_zts6mmstv244(BITSELECT,1514)@19
    assign dSubChunkLow46_uid1515_i_unnamed_k0_zts6mmstv244_in = redist440_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_17_q[17:0];
    assign dSubChunkLow46_uid1515_i_unnamed_k0_zts6mmstv244_b = dSubChunkLow46_uid1515_i_unnamed_k0_zts6mmstv244_in[17:0];

    // lshl47_uid1507_i_unnamed_k0_zts6mmstv244(BITSELECT,1506)@18
    assign lshl47_uid1507_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1499_i_unnamed_k0_zts6mmstv244_q[63:0];
    assign lshl47_uid1507_i_unnamed_k0_zts6mmstv244_b = lshl47_uid1507_i_unnamed_k0_zts6mmstv244_in[63:0];

    // r0SubRangeLeft47_uid1508_i_unnamed_k0_zts6mmstv244(BITSELECT,1507)@18
    assign r0SubRangeLeft47_uid1508_i_unnamed_k0_zts6mmstv244_in = r0Sub47_uid1502_i_unnamed_k0_zts6mmstv244_q[16:0];
    assign r0SubRangeLeft47_uid1508_i_unnamed_k0_zts6mmstv244_b = r0SubRangeLeft47_uid1508_i_unnamed_k0_zts6mmstv244_in[16:0];

    // rIteriMuxFirst47_uid1510_i_unnamed_k0_zts6mmstv244(BITJOIN,1509)@18
    assign rIteriMuxFirst47_uid1510_i_unnamed_k0_zts6mmstv244_q = {cstZ47_uid551_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft47_uid1508_i_unnamed_k0_zts6mmstv244_b};

    // r47_uid1511_i_unnamed_k0_zts6mmstv244(MUX,1510)@18 + 1
    assign r47_uid1511_i_unnamed_k0_zts6mmstv244_s = opSign47_uid1506_i_unnamed_k0_zts6mmstv244_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r47_uid1511_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
        end
        else
        begin
            unique case (r47_uid1511_i_unnamed_k0_zts6mmstv244_s)
                1'b0 : r47_uid1511_i_unnamed_k0_zts6mmstv244_q <= rIteriMuxFirst47_uid1510_i_unnamed_k0_zts6mmstv244_q;
                1'b1 : r47_uid1511_i_unnamed_k0_zts6mmstv244_q <= lshl47_uid1507_i_unnamed_k0_zts6mmstv244_b;
                default : r47_uid1511_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
            endcase
        end
    end

    // redist78_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_s_17(DELAY,4099)
    dspba_delay_ver #( .width(1), .depth(17), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist78_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_s_17 ( .xin(x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_s), .xout(redist78_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_s_17_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1514_i_unnamed_k0_zts6mmstv244(BITJOIN,1513)@19
    assign lshl1_uid1514_i_unnamed_k0_zts6mmstv244_q = {r47_uid1511_i_unnamed_k0_zts6mmstv244_q, redist78_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_s_17_q};

    // nSubChunkLow46_uid1516_i_unnamed_k0_zts6mmstv244(BITSELECT,1515)@19
    assign nSubChunkLow46_uid1516_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1514_i_unnamed_k0_zts6mmstv244_q[17:0];
    assign nSubChunkLow46_uid1516_i_unnamed_k0_zts6mmstv244_b = nSubChunkLow46_uid1516_i_unnamed_k0_zts6mmstv244_in[17:0];

    // r0Sub46_uid1517_i_unnamed_k0_zts6mmstv244(SUB,1516)@19
    assign r0Sub46_uid1517_i_unnamed_k0_zts6mmstv244_a = {1'b0, nSubChunkLow46_uid1516_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub46_uid1517_i_unnamed_k0_zts6mmstv244_b = {1'b0, dSubChunkLow46_uid1515_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub46_uid1517_i_unnamed_k0_zts6mmstv244_o = $unsigned(r0Sub46_uid1517_i_unnamed_k0_zts6mmstv244_a) - $unsigned(r0Sub46_uid1517_i_unnamed_k0_zts6mmstv244_b);
    assign r0Sub46_uid1517_i_unnamed_k0_zts6mmstv244_q = r0Sub46_uid1517_i_unnamed_k0_zts6mmstv244_o[18:0];

    // cond46_uid1520_i_unnamed_k0_zts6mmstv244(BITSELECT,1519)@19
    assign cond46_uid1520_i_unnamed_k0_zts6mmstv244_in = $unsigned({{46{r0Sub46_uid1517_i_unnamed_k0_zts6mmstv244_q[18]}}, r0Sub46_uid1517_i_unnamed_k0_zts6mmstv244_q});
    assign cond46_uid1520_i_unnamed_k0_zts6mmstv244_b = $unsigned(cond46_uid1520_i_unnamed_k0_zts6mmstv244_in[64:64]);

    // opSign46_uid1521_i_unnamed_k0_zts6mmstv244(LOGICAL,1520)@19
    assign opSign46_uid1521_i_unnamed_k0_zts6mmstv244_q = cond46_uid1520_i_unnamed_k0_zts6mmstv244_b | topBitsDOR_uid1519_i_unnamed_k0_zts6mmstv244_q;

    // q46_uid1527_i_unnamed_k0_zts6mmstv244(LOGICAL,1526)@19 + 1
    assign q46_uid1527_i_unnamed_k0_zts6mmstv244_qi = ~ (opSign46_uid1521_i_unnamed_k0_zts6mmstv244_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q46_uid1527_i_unnamed_k0_zts6mmstv244_delay ( .xin(q46_uid1527_i_unnamed_k0_zts6mmstv244_qi), .xout(q46_uid1527_i_unnamed_k0_zts6mmstv244_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist301_q46_uid1527_i_unnamed_k0_zts6mmstv244_q_47(DELAY,4322)
    dspba_delay_ver #( .width(1), .depth(46), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist301_q46_uid1527_i_unnamed_k0_zts6mmstv244_q_47 ( .xin(q46_uid1527_i_unnamed_k0_zts6mmstv244_q), .xout(redist301_q46_uid1527_i_unnamed_k0_zts6mmstv244_q_47_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist441_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_18(DELAY,4462)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist441_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_18_q <= '0;
        end
        else
        begin
            redist441_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_18_q <= $unsigned(redist440_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_17_q);
        end
    end

    // topBitsDOR45_uid1533_i_unnamed_k0_zts6mmstv244(BITSELECT,1532)@20
    assign topBitsDOR45_uid1533_i_unnamed_k0_zts6mmstv244_b = redist441_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_18_q[63:19];

    // topBitsDOR_uid1534_i_unnamed_k0_zts6mmstv244(LOGICAL,1533)@20
    assign topBitsDOR_uid1534_i_unnamed_k0_zts6mmstv244_q = $unsigned(topBitsDOR45_uid1533_i_unnamed_k0_zts6mmstv244_b != 45'b000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow45_uid1530_i_unnamed_k0_zts6mmstv244(BITSELECT,1529)@20
    assign dSubChunkLow45_uid1530_i_unnamed_k0_zts6mmstv244_in = redist441_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_18_q[18:0];
    assign dSubChunkLow45_uid1530_i_unnamed_k0_zts6mmstv244_b = dSubChunkLow45_uid1530_i_unnamed_k0_zts6mmstv244_in[18:0];

    // lshl46_uid1522_i_unnamed_k0_zts6mmstv244(BITSELECT,1521)@19
    assign lshl46_uid1522_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1514_i_unnamed_k0_zts6mmstv244_q[63:0];
    assign lshl46_uid1522_i_unnamed_k0_zts6mmstv244_b = lshl46_uid1522_i_unnamed_k0_zts6mmstv244_in[63:0];

    // r0SubRangeLeft46_uid1523_i_unnamed_k0_zts6mmstv244(BITSELECT,1522)@19
    assign r0SubRangeLeft46_uid1523_i_unnamed_k0_zts6mmstv244_in = r0Sub46_uid1517_i_unnamed_k0_zts6mmstv244_q[17:0];
    assign r0SubRangeLeft46_uid1523_i_unnamed_k0_zts6mmstv244_b = r0SubRangeLeft46_uid1523_i_unnamed_k0_zts6mmstv244_in[17:0];

    // rIteriMuxFirst46_uid1525_i_unnamed_k0_zts6mmstv244(BITJOIN,1524)@19
    assign rIteriMuxFirst46_uid1525_i_unnamed_k0_zts6mmstv244_q = {cstZ46_uid566_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft46_uid1523_i_unnamed_k0_zts6mmstv244_b};

    // r46_uid1526_i_unnamed_k0_zts6mmstv244(MUX,1525)@19 + 1
    assign r46_uid1526_i_unnamed_k0_zts6mmstv244_s = opSign46_uid1521_i_unnamed_k0_zts6mmstv244_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r46_uid1526_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
        end
        else
        begin
            unique case (r46_uid1526_i_unnamed_k0_zts6mmstv244_s)
                1'b0 : r46_uid1526_i_unnamed_k0_zts6mmstv244_q <= rIteriMuxFirst46_uid1525_i_unnamed_k0_zts6mmstv244_q;
                1'b1 : r46_uid1526_i_unnamed_k0_zts6mmstv244_q <= lshl46_uid1522_i_unnamed_k0_zts6mmstv244_b;
                default : r46_uid1526_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
            endcase
        end
    end

    // redist79_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_t_18(DELAY,4100)
    dspba_delay_ver #( .width(1), .depth(18), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist79_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_t_18 ( .xin(x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_t), .xout(redist79_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_t_18_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1529_i_unnamed_k0_zts6mmstv244(BITJOIN,1528)@20
    assign lshl1_uid1529_i_unnamed_k0_zts6mmstv244_q = {r46_uid1526_i_unnamed_k0_zts6mmstv244_q, redist79_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_t_18_q};

    // nSubChunkLow45_uid1531_i_unnamed_k0_zts6mmstv244(BITSELECT,1530)@20
    assign nSubChunkLow45_uid1531_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1529_i_unnamed_k0_zts6mmstv244_q[18:0];
    assign nSubChunkLow45_uid1531_i_unnamed_k0_zts6mmstv244_b = nSubChunkLow45_uid1531_i_unnamed_k0_zts6mmstv244_in[18:0];

    // r0Sub45_uid1532_i_unnamed_k0_zts6mmstv244(SUB,1531)@20
    assign r0Sub45_uid1532_i_unnamed_k0_zts6mmstv244_a = {1'b0, nSubChunkLow45_uid1531_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub45_uid1532_i_unnamed_k0_zts6mmstv244_b = {1'b0, dSubChunkLow45_uid1530_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub45_uid1532_i_unnamed_k0_zts6mmstv244_o = $unsigned(r0Sub45_uid1532_i_unnamed_k0_zts6mmstv244_a) - $unsigned(r0Sub45_uid1532_i_unnamed_k0_zts6mmstv244_b);
    assign r0Sub45_uid1532_i_unnamed_k0_zts6mmstv244_q = r0Sub45_uid1532_i_unnamed_k0_zts6mmstv244_o[19:0];

    // cond45_uid1535_i_unnamed_k0_zts6mmstv244(BITSELECT,1534)@20
    assign cond45_uid1535_i_unnamed_k0_zts6mmstv244_in = $unsigned({{45{r0Sub45_uid1532_i_unnamed_k0_zts6mmstv244_q[19]}}, r0Sub45_uid1532_i_unnamed_k0_zts6mmstv244_q});
    assign cond45_uid1535_i_unnamed_k0_zts6mmstv244_b = $unsigned(cond45_uid1535_i_unnamed_k0_zts6mmstv244_in[64:64]);

    // opSign45_uid1536_i_unnamed_k0_zts6mmstv244(LOGICAL,1535)@20
    assign opSign45_uid1536_i_unnamed_k0_zts6mmstv244_q = cond45_uid1535_i_unnamed_k0_zts6mmstv244_b | topBitsDOR_uid1534_i_unnamed_k0_zts6mmstv244_q;

    // q45_uid1542_i_unnamed_k0_zts6mmstv244(LOGICAL,1541)@20 + 1
    assign q45_uid1542_i_unnamed_k0_zts6mmstv244_qi = ~ (opSign45_uid1536_i_unnamed_k0_zts6mmstv244_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q45_uid1542_i_unnamed_k0_zts6mmstv244_delay ( .xin(q45_uid1542_i_unnamed_k0_zts6mmstv244_qi), .xout(q45_uid1542_i_unnamed_k0_zts6mmstv244_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist300_q45_uid1542_i_unnamed_k0_zts6mmstv244_q_46(DELAY,4321)
    dspba_delay_ver #( .width(1), .depth(45), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist300_q45_uid1542_i_unnamed_k0_zts6mmstv244_q_46 ( .xin(q45_uid1542_i_unnamed_k0_zts6mmstv244_q), .xout(redist300_q45_uid1542_i_unnamed_k0_zts6mmstv244_q_46_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist442_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_19(DELAY,4463)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist442_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_19_q <= '0;
        end
        else
        begin
            redist442_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_19_q <= $unsigned(redist441_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_18_q);
        end
    end

    // topBitsDOR44_uid1548_i_unnamed_k0_zts6mmstv244(BITSELECT,1547)@21
    assign topBitsDOR44_uid1548_i_unnamed_k0_zts6mmstv244_b = redist442_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_19_q[63:20];

    // topBitsDOR_uid1549_i_unnamed_k0_zts6mmstv244(LOGICAL,1548)@21
    assign topBitsDOR_uid1549_i_unnamed_k0_zts6mmstv244_q = $unsigned(topBitsDOR44_uid1548_i_unnamed_k0_zts6mmstv244_b != 44'b00000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow44_uid1545_i_unnamed_k0_zts6mmstv244(BITSELECT,1544)@21
    assign dSubChunkLow44_uid1545_i_unnamed_k0_zts6mmstv244_in = redist442_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_19_q[19:0];
    assign dSubChunkLow44_uid1545_i_unnamed_k0_zts6mmstv244_b = dSubChunkLow44_uid1545_i_unnamed_k0_zts6mmstv244_in[19:0];

    // lshl45_uid1537_i_unnamed_k0_zts6mmstv244(BITSELECT,1536)@20
    assign lshl45_uid1537_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1529_i_unnamed_k0_zts6mmstv244_q[63:0];
    assign lshl45_uid1537_i_unnamed_k0_zts6mmstv244_b = lshl45_uid1537_i_unnamed_k0_zts6mmstv244_in[63:0];

    // r0SubRangeLeft45_uid1538_i_unnamed_k0_zts6mmstv244(BITSELECT,1537)@20
    assign r0SubRangeLeft45_uid1538_i_unnamed_k0_zts6mmstv244_in = r0Sub45_uid1532_i_unnamed_k0_zts6mmstv244_q[18:0];
    assign r0SubRangeLeft45_uid1538_i_unnamed_k0_zts6mmstv244_b = r0SubRangeLeft45_uid1538_i_unnamed_k0_zts6mmstv244_in[18:0];

    // rIteriMuxFirst45_uid1540_i_unnamed_k0_zts6mmstv244(BITJOIN,1539)@20
    assign rIteriMuxFirst45_uid1540_i_unnamed_k0_zts6mmstv244_q = {cstZ45_uid581_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft45_uid1538_i_unnamed_k0_zts6mmstv244_b};

    // r45_uid1541_i_unnamed_k0_zts6mmstv244(MUX,1540)@20 + 1
    assign r45_uid1541_i_unnamed_k0_zts6mmstv244_s = opSign45_uid1536_i_unnamed_k0_zts6mmstv244_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r45_uid1541_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
        end
        else
        begin
            unique case (r45_uid1541_i_unnamed_k0_zts6mmstv244_s)
                1'b0 : r45_uid1541_i_unnamed_k0_zts6mmstv244_q <= rIteriMuxFirst45_uid1540_i_unnamed_k0_zts6mmstv244_q;
                1'b1 : r45_uid1541_i_unnamed_k0_zts6mmstv244_q <= lshl45_uid1537_i_unnamed_k0_zts6mmstv244_b;
                default : r45_uid1541_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
            endcase
        end
    end

    // redist80_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_u_19(DELAY,4101)
    dspba_delay_ver #( .width(1), .depth(19), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist80_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_u_19 ( .xin(x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_u), .xout(redist80_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_u_19_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1544_i_unnamed_k0_zts6mmstv244(BITJOIN,1543)@21
    assign lshl1_uid1544_i_unnamed_k0_zts6mmstv244_q = {r45_uid1541_i_unnamed_k0_zts6mmstv244_q, redist80_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_u_19_q};

    // nSubChunkLow44_uid1546_i_unnamed_k0_zts6mmstv244(BITSELECT,1545)@21
    assign nSubChunkLow44_uid1546_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1544_i_unnamed_k0_zts6mmstv244_q[19:0];
    assign nSubChunkLow44_uid1546_i_unnamed_k0_zts6mmstv244_b = nSubChunkLow44_uid1546_i_unnamed_k0_zts6mmstv244_in[19:0];

    // r0Sub44_uid1547_i_unnamed_k0_zts6mmstv244(SUB,1546)@21
    assign r0Sub44_uid1547_i_unnamed_k0_zts6mmstv244_a = {1'b0, nSubChunkLow44_uid1546_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub44_uid1547_i_unnamed_k0_zts6mmstv244_b = {1'b0, dSubChunkLow44_uid1545_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub44_uid1547_i_unnamed_k0_zts6mmstv244_o = $unsigned(r0Sub44_uid1547_i_unnamed_k0_zts6mmstv244_a) - $unsigned(r0Sub44_uid1547_i_unnamed_k0_zts6mmstv244_b);
    assign r0Sub44_uid1547_i_unnamed_k0_zts6mmstv244_q = r0Sub44_uid1547_i_unnamed_k0_zts6mmstv244_o[20:0];

    // cond44_uid1550_i_unnamed_k0_zts6mmstv244(BITSELECT,1549)@21
    assign cond44_uid1550_i_unnamed_k0_zts6mmstv244_in = $unsigned({{44{r0Sub44_uid1547_i_unnamed_k0_zts6mmstv244_q[20]}}, r0Sub44_uid1547_i_unnamed_k0_zts6mmstv244_q});
    assign cond44_uid1550_i_unnamed_k0_zts6mmstv244_b = $unsigned(cond44_uid1550_i_unnamed_k0_zts6mmstv244_in[64:64]);

    // opSign44_uid1551_i_unnamed_k0_zts6mmstv244(LOGICAL,1550)@21
    assign opSign44_uid1551_i_unnamed_k0_zts6mmstv244_q = cond44_uid1550_i_unnamed_k0_zts6mmstv244_b | topBitsDOR_uid1549_i_unnamed_k0_zts6mmstv244_q;

    // q44_uid1557_i_unnamed_k0_zts6mmstv244(LOGICAL,1556)@21 + 1
    assign q44_uid1557_i_unnamed_k0_zts6mmstv244_qi = ~ (opSign44_uid1551_i_unnamed_k0_zts6mmstv244_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q44_uid1557_i_unnamed_k0_zts6mmstv244_delay ( .xin(q44_uid1557_i_unnamed_k0_zts6mmstv244_qi), .xout(q44_uid1557_i_unnamed_k0_zts6mmstv244_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist299_q44_uid1557_i_unnamed_k0_zts6mmstv244_q_45(DELAY,4320)
    dspba_delay_ver #( .width(1), .depth(44), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist299_q44_uid1557_i_unnamed_k0_zts6mmstv244_q_45 ( .xin(q44_uid1557_i_unnamed_k0_zts6mmstv244_q), .xout(redist299_q44_uid1557_i_unnamed_k0_zts6mmstv244_q_45_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist443_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_20(DELAY,4464)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist443_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_20_q <= '0;
        end
        else
        begin
            redist443_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_20_q <= $unsigned(redist442_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_19_q);
        end
    end

    // topBitsDOR43_uid1563_i_unnamed_k0_zts6mmstv244(BITSELECT,1562)@22
    assign topBitsDOR43_uid1563_i_unnamed_k0_zts6mmstv244_b = redist443_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_20_q[63:21];

    // topBitsDOR_uid1564_i_unnamed_k0_zts6mmstv244(LOGICAL,1563)@22
    assign topBitsDOR_uid1564_i_unnamed_k0_zts6mmstv244_q = $unsigned(topBitsDOR43_uid1563_i_unnamed_k0_zts6mmstv244_b != 43'b0000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow43_uid1560_i_unnamed_k0_zts6mmstv244(BITSELECT,1559)@22
    assign dSubChunkLow43_uid1560_i_unnamed_k0_zts6mmstv244_in = redist443_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_20_q[20:0];
    assign dSubChunkLow43_uid1560_i_unnamed_k0_zts6mmstv244_b = dSubChunkLow43_uid1560_i_unnamed_k0_zts6mmstv244_in[20:0];

    // lshl44_uid1552_i_unnamed_k0_zts6mmstv244(BITSELECT,1551)@21
    assign lshl44_uid1552_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1544_i_unnamed_k0_zts6mmstv244_q[63:0];
    assign lshl44_uid1552_i_unnamed_k0_zts6mmstv244_b = lshl44_uid1552_i_unnamed_k0_zts6mmstv244_in[63:0];

    // r0SubRangeLeft44_uid1553_i_unnamed_k0_zts6mmstv244(BITSELECT,1552)@21
    assign r0SubRangeLeft44_uid1553_i_unnamed_k0_zts6mmstv244_in = r0Sub44_uid1547_i_unnamed_k0_zts6mmstv244_q[19:0];
    assign r0SubRangeLeft44_uid1553_i_unnamed_k0_zts6mmstv244_b = r0SubRangeLeft44_uid1553_i_unnamed_k0_zts6mmstv244_in[19:0];

    // rIteriMuxFirst44_uid1555_i_unnamed_k0_zts6mmstv244(BITJOIN,1554)@21
    assign rIteriMuxFirst44_uid1555_i_unnamed_k0_zts6mmstv244_q = {cstZ44_uid596_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft44_uid1553_i_unnamed_k0_zts6mmstv244_b};

    // r44_uid1556_i_unnamed_k0_zts6mmstv244(MUX,1555)@21 + 1
    assign r44_uid1556_i_unnamed_k0_zts6mmstv244_s = opSign44_uid1551_i_unnamed_k0_zts6mmstv244_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r44_uid1556_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
        end
        else
        begin
            unique case (r44_uid1556_i_unnamed_k0_zts6mmstv244_s)
                1'b0 : r44_uid1556_i_unnamed_k0_zts6mmstv244_q <= rIteriMuxFirst44_uid1555_i_unnamed_k0_zts6mmstv244_q;
                1'b1 : r44_uid1556_i_unnamed_k0_zts6mmstv244_q <= lshl44_uid1552_i_unnamed_k0_zts6mmstv244_b;
                default : r44_uid1556_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
            endcase
        end
    end

    // redist81_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_v_20(DELAY,4102)
    dspba_delay_ver #( .width(1), .depth(20), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist81_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_v_20 ( .xin(x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_v), .xout(redist81_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_v_20_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1559_i_unnamed_k0_zts6mmstv244(BITJOIN,1558)@22
    assign lshl1_uid1559_i_unnamed_k0_zts6mmstv244_q = {r44_uid1556_i_unnamed_k0_zts6mmstv244_q, redist81_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_v_20_q};

    // nSubChunkLow43_uid1561_i_unnamed_k0_zts6mmstv244(BITSELECT,1560)@22
    assign nSubChunkLow43_uid1561_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1559_i_unnamed_k0_zts6mmstv244_q[20:0];
    assign nSubChunkLow43_uid1561_i_unnamed_k0_zts6mmstv244_b = nSubChunkLow43_uid1561_i_unnamed_k0_zts6mmstv244_in[20:0];

    // r0Sub43_uid1562_i_unnamed_k0_zts6mmstv244(SUB,1561)@22
    assign r0Sub43_uid1562_i_unnamed_k0_zts6mmstv244_a = {1'b0, nSubChunkLow43_uid1561_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub43_uid1562_i_unnamed_k0_zts6mmstv244_b = {1'b0, dSubChunkLow43_uid1560_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub43_uid1562_i_unnamed_k0_zts6mmstv244_o = $unsigned(r0Sub43_uid1562_i_unnamed_k0_zts6mmstv244_a) - $unsigned(r0Sub43_uid1562_i_unnamed_k0_zts6mmstv244_b);
    assign r0Sub43_uid1562_i_unnamed_k0_zts6mmstv244_q = r0Sub43_uid1562_i_unnamed_k0_zts6mmstv244_o[21:0];

    // cond43_uid1565_i_unnamed_k0_zts6mmstv244(BITSELECT,1564)@22
    assign cond43_uid1565_i_unnamed_k0_zts6mmstv244_in = $unsigned({{43{r0Sub43_uid1562_i_unnamed_k0_zts6mmstv244_q[21]}}, r0Sub43_uid1562_i_unnamed_k0_zts6mmstv244_q});
    assign cond43_uid1565_i_unnamed_k0_zts6mmstv244_b = $unsigned(cond43_uid1565_i_unnamed_k0_zts6mmstv244_in[64:64]);

    // opSign43_uid1566_i_unnamed_k0_zts6mmstv244(LOGICAL,1565)@22
    assign opSign43_uid1566_i_unnamed_k0_zts6mmstv244_q = cond43_uid1565_i_unnamed_k0_zts6mmstv244_b | topBitsDOR_uid1564_i_unnamed_k0_zts6mmstv244_q;

    // q43_uid1572_i_unnamed_k0_zts6mmstv244(LOGICAL,1571)@22 + 1
    assign q43_uid1572_i_unnamed_k0_zts6mmstv244_qi = ~ (opSign43_uid1566_i_unnamed_k0_zts6mmstv244_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q43_uid1572_i_unnamed_k0_zts6mmstv244_delay ( .xin(q43_uid1572_i_unnamed_k0_zts6mmstv244_qi), .xout(q43_uid1572_i_unnamed_k0_zts6mmstv244_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist298_q43_uid1572_i_unnamed_k0_zts6mmstv244_q_44(DELAY,4319)
    dspba_delay_ver #( .width(1), .depth(43), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist298_q43_uid1572_i_unnamed_k0_zts6mmstv244_q_44 ( .xin(q43_uid1572_i_unnamed_k0_zts6mmstv244_q), .xout(redist298_q43_uid1572_i_unnamed_k0_zts6mmstv244_q_44_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist444_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_21(DELAY,4465)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist444_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_21_q <= '0;
        end
        else
        begin
            redist444_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_21_q <= $unsigned(redist443_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_20_q);
        end
    end

    // topBitsDOR42_uid1578_i_unnamed_k0_zts6mmstv244(BITSELECT,1577)@23
    assign topBitsDOR42_uid1578_i_unnamed_k0_zts6mmstv244_b = redist444_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_21_q[63:22];

    // topBitsDOR_uid1579_i_unnamed_k0_zts6mmstv244(LOGICAL,1578)@23
    assign topBitsDOR_uid1579_i_unnamed_k0_zts6mmstv244_q = $unsigned(topBitsDOR42_uid1578_i_unnamed_k0_zts6mmstv244_b != 42'b000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow42_uid1575_i_unnamed_k0_zts6mmstv244(BITSELECT,1574)@23
    assign dSubChunkLow42_uid1575_i_unnamed_k0_zts6mmstv244_in = redist444_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_21_q[21:0];
    assign dSubChunkLow42_uid1575_i_unnamed_k0_zts6mmstv244_b = dSubChunkLow42_uid1575_i_unnamed_k0_zts6mmstv244_in[21:0];

    // lshl43_uid1567_i_unnamed_k0_zts6mmstv244(BITSELECT,1566)@22
    assign lshl43_uid1567_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1559_i_unnamed_k0_zts6mmstv244_q[63:0];
    assign lshl43_uid1567_i_unnamed_k0_zts6mmstv244_b = lshl43_uid1567_i_unnamed_k0_zts6mmstv244_in[63:0];

    // r0SubRangeLeft43_uid1568_i_unnamed_k0_zts6mmstv244(BITSELECT,1567)@22
    assign r0SubRangeLeft43_uid1568_i_unnamed_k0_zts6mmstv244_in = r0Sub43_uid1562_i_unnamed_k0_zts6mmstv244_q[20:0];
    assign r0SubRangeLeft43_uid1568_i_unnamed_k0_zts6mmstv244_b = r0SubRangeLeft43_uid1568_i_unnamed_k0_zts6mmstv244_in[20:0];

    // rIteriMuxFirst43_uid1570_i_unnamed_k0_zts6mmstv244(BITJOIN,1569)@22
    assign rIteriMuxFirst43_uid1570_i_unnamed_k0_zts6mmstv244_q = {cstZ43_uid611_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft43_uid1568_i_unnamed_k0_zts6mmstv244_b};

    // r43_uid1571_i_unnamed_k0_zts6mmstv244(MUX,1570)@22 + 1
    assign r43_uid1571_i_unnamed_k0_zts6mmstv244_s = opSign43_uid1566_i_unnamed_k0_zts6mmstv244_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r43_uid1571_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
        end
        else
        begin
            unique case (r43_uid1571_i_unnamed_k0_zts6mmstv244_s)
                1'b0 : r43_uid1571_i_unnamed_k0_zts6mmstv244_q <= rIteriMuxFirst43_uid1570_i_unnamed_k0_zts6mmstv244_q;
                1'b1 : r43_uid1571_i_unnamed_k0_zts6mmstv244_q <= lshl43_uid1567_i_unnamed_k0_zts6mmstv244_b;
                default : r43_uid1571_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
            endcase
        end
    end

    // redist82_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_w_21(DELAY,4103)
    dspba_delay_ver #( .width(1), .depth(21), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist82_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_w_21 ( .xin(x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_w), .xout(redist82_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_w_21_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1574_i_unnamed_k0_zts6mmstv244(BITJOIN,1573)@23
    assign lshl1_uid1574_i_unnamed_k0_zts6mmstv244_q = {r43_uid1571_i_unnamed_k0_zts6mmstv244_q, redist82_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_w_21_q};

    // nSubChunkLow42_uid1576_i_unnamed_k0_zts6mmstv244(BITSELECT,1575)@23
    assign nSubChunkLow42_uid1576_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1574_i_unnamed_k0_zts6mmstv244_q[21:0];
    assign nSubChunkLow42_uid1576_i_unnamed_k0_zts6mmstv244_b = nSubChunkLow42_uid1576_i_unnamed_k0_zts6mmstv244_in[21:0];

    // r0Sub42_uid1577_i_unnamed_k0_zts6mmstv244(SUB,1576)@23
    assign r0Sub42_uid1577_i_unnamed_k0_zts6mmstv244_a = {1'b0, nSubChunkLow42_uid1576_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub42_uid1577_i_unnamed_k0_zts6mmstv244_b = {1'b0, dSubChunkLow42_uid1575_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub42_uid1577_i_unnamed_k0_zts6mmstv244_o = $unsigned(r0Sub42_uid1577_i_unnamed_k0_zts6mmstv244_a) - $unsigned(r0Sub42_uid1577_i_unnamed_k0_zts6mmstv244_b);
    assign r0Sub42_uid1577_i_unnamed_k0_zts6mmstv244_q = r0Sub42_uid1577_i_unnamed_k0_zts6mmstv244_o[22:0];

    // cond42_uid1580_i_unnamed_k0_zts6mmstv244(BITSELECT,1579)@23
    assign cond42_uid1580_i_unnamed_k0_zts6mmstv244_in = $unsigned({{42{r0Sub42_uid1577_i_unnamed_k0_zts6mmstv244_q[22]}}, r0Sub42_uid1577_i_unnamed_k0_zts6mmstv244_q});
    assign cond42_uid1580_i_unnamed_k0_zts6mmstv244_b = $unsigned(cond42_uid1580_i_unnamed_k0_zts6mmstv244_in[64:64]);

    // opSign42_uid1581_i_unnamed_k0_zts6mmstv244(LOGICAL,1580)@23
    assign opSign42_uid1581_i_unnamed_k0_zts6mmstv244_q = cond42_uid1580_i_unnamed_k0_zts6mmstv244_b | topBitsDOR_uid1579_i_unnamed_k0_zts6mmstv244_q;

    // q42_uid1587_i_unnamed_k0_zts6mmstv244(LOGICAL,1586)@23 + 1
    assign q42_uid1587_i_unnamed_k0_zts6mmstv244_qi = ~ (opSign42_uid1581_i_unnamed_k0_zts6mmstv244_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q42_uid1587_i_unnamed_k0_zts6mmstv244_delay ( .xin(q42_uid1587_i_unnamed_k0_zts6mmstv244_qi), .xout(q42_uid1587_i_unnamed_k0_zts6mmstv244_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist297_q42_uid1587_i_unnamed_k0_zts6mmstv244_q_43(DELAY,4318)
    dspba_delay_ver #( .width(1), .depth(42), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist297_q42_uid1587_i_unnamed_k0_zts6mmstv244_q_43 ( .xin(q42_uid1587_i_unnamed_k0_zts6mmstv244_q), .xout(redist297_q42_uid1587_i_unnamed_k0_zts6mmstv244_q_43_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist445_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_22(DELAY,4466)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist445_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_22_q <= '0;
        end
        else
        begin
            redist445_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_22_q <= $unsigned(redist444_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_21_q);
        end
    end

    // topBitsDOR41_uid1593_i_unnamed_k0_zts6mmstv244(BITSELECT,1592)@24
    assign topBitsDOR41_uid1593_i_unnamed_k0_zts6mmstv244_b = redist445_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_22_q[63:23];

    // topBitsDOR_uid1594_i_unnamed_k0_zts6mmstv244(LOGICAL,1593)@24
    assign topBitsDOR_uid1594_i_unnamed_k0_zts6mmstv244_q = $unsigned(topBitsDOR41_uid1593_i_unnamed_k0_zts6mmstv244_b != 41'b00000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow41_uid1590_i_unnamed_k0_zts6mmstv244(BITSELECT,1589)@24
    assign dSubChunkLow41_uid1590_i_unnamed_k0_zts6mmstv244_in = redist445_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_22_q[22:0];
    assign dSubChunkLow41_uid1590_i_unnamed_k0_zts6mmstv244_b = dSubChunkLow41_uid1590_i_unnamed_k0_zts6mmstv244_in[22:0];

    // lshl42_uid1582_i_unnamed_k0_zts6mmstv244(BITSELECT,1581)@23
    assign lshl42_uid1582_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1574_i_unnamed_k0_zts6mmstv244_q[63:0];
    assign lshl42_uid1582_i_unnamed_k0_zts6mmstv244_b = lshl42_uid1582_i_unnamed_k0_zts6mmstv244_in[63:0];

    // r0SubRangeLeft42_uid1583_i_unnamed_k0_zts6mmstv244(BITSELECT,1582)@23
    assign r0SubRangeLeft42_uid1583_i_unnamed_k0_zts6mmstv244_in = r0Sub42_uid1577_i_unnamed_k0_zts6mmstv244_q[21:0];
    assign r0SubRangeLeft42_uid1583_i_unnamed_k0_zts6mmstv244_b = r0SubRangeLeft42_uid1583_i_unnamed_k0_zts6mmstv244_in[21:0];

    // rIteriMuxFirst42_uid1585_i_unnamed_k0_zts6mmstv244(BITJOIN,1584)@23
    assign rIteriMuxFirst42_uid1585_i_unnamed_k0_zts6mmstv244_q = {cstZ42_uid626_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft42_uid1583_i_unnamed_k0_zts6mmstv244_b};

    // r42_uid1586_i_unnamed_k0_zts6mmstv244(MUX,1585)@23 + 1
    assign r42_uid1586_i_unnamed_k0_zts6mmstv244_s = opSign42_uid1581_i_unnamed_k0_zts6mmstv244_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r42_uid1586_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
        end
        else
        begin
            unique case (r42_uid1586_i_unnamed_k0_zts6mmstv244_s)
                1'b0 : r42_uid1586_i_unnamed_k0_zts6mmstv244_q <= rIteriMuxFirst42_uid1585_i_unnamed_k0_zts6mmstv244_q;
                1'b1 : r42_uid1586_i_unnamed_k0_zts6mmstv244_q <= lshl42_uid1582_i_unnamed_k0_zts6mmstv244_b;
                default : r42_uid1586_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
            endcase
        end
    end

    // redist83_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_x_22(DELAY,4104)
    dspba_delay_ver #( .width(1), .depth(22), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist83_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_x_22 ( .xin(x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_x), .xout(redist83_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_x_22_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1589_i_unnamed_k0_zts6mmstv244(BITJOIN,1588)@24
    assign lshl1_uid1589_i_unnamed_k0_zts6mmstv244_q = {r42_uid1586_i_unnamed_k0_zts6mmstv244_q, redist83_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_x_22_q};

    // nSubChunkLow41_uid1591_i_unnamed_k0_zts6mmstv244(BITSELECT,1590)@24
    assign nSubChunkLow41_uid1591_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1589_i_unnamed_k0_zts6mmstv244_q[22:0];
    assign nSubChunkLow41_uid1591_i_unnamed_k0_zts6mmstv244_b = nSubChunkLow41_uid1591_i_unnamed_k0_zts6mmstv244_in[22:0];

    // r0Sub41_uid1592_i_unnamed_k0_zts6mmstv244(SUB,1591)@24
    assign r0Sub41_uid1592_i_unnamed_k0_zts6mmstv244_a = {1'b0, nSubChunkLow41_uid1591_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub41_uid1592_i_unnamed_k0_zts6mmstv244_b = {1'b0, dSubChunkLow41_uid1590_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub41_uid1592_i_unnamed_k0_zts6mmstv244_o = $unsigned(r0Sub41_uid1592_i_unnamed_k0_zts6mmstv244_a) - $unsigned(r0Sub41_uid1592_i_unnamed_k0_zts6mmstv244_b);
    assign r0Sub41_uid1592_i_unnamed_k0_zts6mmstv244_q = r0Sub41_uid1592_i_unnamed_k0_zts6mmstv244_o[23:0];

    // cond41_uid1595_i_unnamed_k0_zts6mmstv244(BITSELECT,1594)@24
    assign cond41_uid1595_i_unnamed_k0_zts6mmstv244_in = $unsigned({{41{r0Sub41_uid1592_i_unnamed_k0_zts6mmstv244_q[23]}}, r0Sub41_uid1592_i_unnamed_k0_zts6mmstv244_q});
    assign cond41_uid1595_i_unnamed_k0_zts6mmstv244_b = $unsigned(cond41_uid1595_i_unnamed_k0_zts6mmstv244_in[64:64]);

    // opSign41_uid1596_i_unnamed_k0_zts6mmstv244(LOGICAL,1595)@24
    assign opSign41_uid1596_i_unnamed_k0_zts6mmstv244_q = cond41_uid1595_i_unnamed_k0_zts6mmstv244_b | topBitsDOR_uid1594_i_unnamed_k0_zts6mmstv244_q;

    // q41_uid1602_i_unnamed_k0_zts6mmstv244(LOGICAL,1601)@24 + 1
    assign q41_uid1602_i_unnamed_k0_zts6mmstv244_qi = ~ (opSign41_uid1596_i_unnamed_k0_zts6mmstv244_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q41_uid1602_i_unnamed_k0_zts6mmstv244_delay ( .xin(q41_uid1602_i_unnamed_k0_zts6mmstv244_qi), .xout(q41_uid1602_i_unnamed_k0_zts6mmstv244_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist296_q41_uid1602_i_unnamed_k0_zts6mmstv244_q_42(DELAY,4317)
    dspba_delay_ver #( .width(1), .depth(41), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist296_q41_uid1602_i_unnamed_k0_zts6mmstv244_q_42 ( .xin(q41_uid1602_i_unnamed_k0_zts6mmstv244_q), .xout(redist296_q41_uid1602_i_unnamed_k0_zts6mmstv244_q_42_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist446_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_23(DELAY,4467)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist446_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_23_q <= '0;
        end
        else
        begin
            redist446_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_23_q <= $unsigned(redist445_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_22_q);
        end
    end

    // topBitsDOR40_uid1608_i_unnamed_k0_zts6mmstv244(BITSELECT,1607)@25
    assign topBitsDOR40_uid1608_i_unnamed_k0_zts6mmstv244_b = redist446_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_23_q[63:24];

    // topBitsDOR_uid1609_i_unnamed_k0_zts6mmstv244(LOGICAL,1608)@25
    assign topBitsDOR_uid1609_i_unnamed_k0_zts6mmstv244_q = $unsigned(topBitsDOR40_uid1608_i_unnamed_k0_zts6mmstv244_b != 40'b0000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow40_uid1605_i_unnamed_k0_zts6mmstv244(BITSELECT,1604)@25
    assign dSubChunkLow40_uid1605_i_unnamed_k0_zts6mmstv244_in = redist446_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_23_q[23:0];
    assign dSubChunkLow40_uid1605_i_unnamed_k0_zts6mmstv244_b = dSubChunkLow40_uid1605_i_unnamed_k0_zts6mmstv244_in[23:0];

    // lshl41_uid1597_i_unnamed_k0_zts6mmstv244(BITSELECT,1596)@24
    assign lshl41_uid1597_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1589_i_unnamed_k0_zts6mmstv244_q[63:0];
    assign lshl41_uid1597_i_unnamed_k0_zts6mmstv244_b = lshl41_uid1597_i_unnamed_k0_zts6mmstv244_in[63:0];

    // r0SubRangeLeft41_uid1598_i_unnamed_k0_zts6mmstv244(BITSELECT,1597)@24
    assign r0SubRangeLeft41_uid1598_i_unnamed_k0_zts6mmstv244_in = r0Sub41_uid1592_i_unnamed_k0_zts6mmstv244_q[22:0];
    assign r0SubRangeLeft41_uid1598_i_unnamed_k0_zts6mmstv244_b = r0SubRangeLeft41_uid1598_i_unnamed_k0_zts6mmstv244_in[22:0];

    // rIteriMuxFirst41_uid1600_i_unnamed_k0_zts6mmstv244(BITJOIN,1599)@24
    assign rIteriMuxFirst41_uid1600_i_unnamed_k0_zts6mmstv244_q = {cstZ41_uid641_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft41_uid1598_i_unnamed_k0_zts6mmstv244_b};

    // r41_uid1601_i_unnamed_k0_zts6mmstv244(MUX,1600)@24 + 1
    assign r41_uid1601_i_unnamed_k0_zts6mmstv244_s = opSign41_uid1596_i_unnamed_k0_zts6mmstv244_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r41_uid1601_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
        end
        else
        begin
            unique case (r41_uid1601_i_unnamed_k0_zts6mmstv244_s)
                1'b0 : r41_uid1601_i_unnamed_k0_zts6mmstv244_q <= rIteriMuxFirst41_uid1600_i_unnamed_k0_zts6mmstv244_q;
                1'b1 : r41_uid1601_i_unnamed_k0_zts6mmstv244_q <= lshl41_uid1597_i_unnamed_k0_zts6mmstv244_b;
                default : r41_uid1601_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
            endcase
        end
    end

    // redist84_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_y_23(DELAY,4105)
    dspba_delay_ver #( .width(1), .depth(23), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist84_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_y_23 ( .xin(x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_y), .xout(redist84_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_y_23_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1604_i_unnamed_k0_zts6mmstv244(BITJOIN,1603)@25
    assign lshl1_uid1604_i_unnamed_k0_zts6mmstv244_q = {r41_uid1601_i_unnamed_k0_zts6mmstv244_q, redist84_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_y_23_q};

    // nSubChunkLow40_uid1606_i_unnamed_k0_zts6mmstv244(BITSELECT,1605)@25
    assign nSubChunkLow40_uid1606_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1604_i_unnamed_k0_zts6mmstv244_q[23:0];
    assign nSubChunkLow40_uid1606_i_unnamed_k0_zts6mmstv244_b = nSubChunkLow40_uid1606_i_unnamed_k0_zts6mmstv244_in[23:0];

    // r0Sub40_uid1607_i_unnamed_k0_zts6mmstv244(SUB,1606)@25
    assign r0Sub40_uid1607_i_unnamed_k0_zts6mmstv244_a = {1'b0, nSubChunkLow40_uid1606_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub40_uid1607_i_unnamed_k0_zts6mmstv244_b = {1'b0, dSubChunkLow40_uid1605_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub40_uid1607_i_unnamed_k0_zts6mmstv244_o = $unsigned(r0Sub40_uid1607_i_unnamed_k0_zts6mmstv244_a) - $unsigned(r0Sub40_uid1607_i_unnamed_k0_zts6mmstv244_b);
    assign r0Sub40_uid1607_i_unnamed_k0_zts6mmstv244_q = r0Sub40_uid1607_i_unnamed_k0_zts6mmstv244_o[24:0];

    // cond40_uid1610_i_unnamed_k0_zts6mmstv244(BITSELECT,1609)@25
    assign cond40_uid1610_i_unnamed_k0_zts6mmstv244_in = $unsigned({{40{r0Sub40_uid1607_i_unnamed_k0_zts6mmstv244_q[24]}}, r0Sub40_uid1607_i_unnamed_k0_zts6mmstv244_q});
    assign cond40_uid1610_i_unnamed_k0_zts6mmstv244_b = $unsigned(cond40_uid1610_i_unnamed_k0_zts6mmstv244_in[64:64]);

    // opSign40_uid1611_i_unnamed_k0_zts6mmstv244(LOGICAL,1610)@25
    assign opSign40_uid1611_i_unnamed_k0_zts6mmstv244_q = cond40_uid1610_i_unnamed_k0_zts6mmstv244_b | topBitsDOR_uid1609_i_unnamed_k0_zts6mmstv244_q;

    // q40_uid1617_i_unnamed_k0_zts6mmstv244(LOGICAL,1616)@25 + 1
    assign q40_uid1617_i_unnamed_k0_zts6mmstv244_qi = ~ (opSign40_uid1611_i_unnamed_k0_zts6mmstv244_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q40_uid1617_i_unnamed_k0_zts6mmstv244_delay ( .xin(q40_uid1617_i_unnamed_k0_zts6mmstv244_qi), .xout(q40_uid1617_i_unnamed_k0_zts6mmstv244_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist295_q40_uid1617_i_unnamed_k0_zts6mmstv244_q_41(DELAY,4316)
    dspba_delay_ver #( .width(1), .depth(40), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist295_q40_uid1617_i_unnamed_k0_zts6mmstv244_q_41 ( .xin(q40_uid1617_i_unnamed_k0_zts6mmstv244_q), .xout(redist295_q40_uid1617_i_unnamed_k0_zts6mmstv244_q_41_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist447_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_24(DELAY,4468)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist447_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_24_q <= '0;
        end
        else
        begin
            redist447_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_24_q <= $unsigned(redist446_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_23_q);
        end
    end

    // topBitsDOR39_uid1623_i_unnamed_k0_zts6mmstv244(BITSELECT,1622)@26
    assign topBitsDOR39_uid1623_i_unnamed_k0_zts6mmstv244_b = redist447_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_24_q[63:25];

    // topBitsDOR_uid1624_i_unnamed_k0_zts6mmstv244(LOGICAL,1623)@26
    assign topBitsDOR_uid1624_i_unnamed_k0_zts6mmstv244_q = $unsigned(topBitsDOR39_uid1623_i_unnamed_k0_zts6mmstv244_b != 39'b000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow39_uid1620_i_unnamed_k0_zts6mmstv244(BITSELECT,1619)@26
    assign dSubChunkLow39_uid1620_i_unnamed_k0_zts6mmstv244_in = redist447_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_24_q[24:0];
    assign dSubChunkLow39_uid1620_i_unnamed_k0_zts6mmstv244_b = dSubChunkLow39_uid1620_i_unnamed_k0_zts6mmstv244_in[24:0];

    // lshl40_uid1612_i_unnamed_k0_zts6mmstv244(BITSELECT,1611)@25
    assign lshl40_uid1612_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1604_i_unnamed_k0_zts6mmstv244_q[63:0];
    assign lshl40_uid1612_i_unnamed_k0_zts6mmstv244_b = lshl40_uid1612_i_unnamed_k0_zts6mmstv244_in[63:0];

    // r0SubRangeLeft40_uid1613_i_unnamed_k0_zts6mmstv244(BITSELECT,1612)@25
    assign r0SubRangeLeft40_uid1613_i_unnamed_k0_zts6mmstv244_in = r0Sub40_uid1607_i_unnamed_k0_zts6mmstv244_q[23:0];
    assign r0SubRangeLeft40_uid1613_i_unnamed_k0_zts6mmstv244_b = r0SubRangeLeft40_uid1613_i_unnamed_k0_zts6mmstv244_in[23:0];

    // rIteriMuxFirst40_uid1615_i_unnamed_k0_zts6mmstv244(BITJOIN,1614)@25
    assign rIteriMuxFirst40_uid1615_i_unnamed_k0_zts6mmstv244_q = {cstZ40_uid656_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft40_uid1613_i_unnamed_k0_zts6mmstv244_b};

    // r40_uid1616_i_unnamed_k0_zts6mmstv244(MUX,1615)@25 + 1
    assign r40_uid1616_i_unnamed_k0_zts6mmstv244_s = opSign40_uid1611_i_unnamed_k0_zts6mmstv244_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r40_uid1616_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
        end
        else
        begin
            unique case (r40_uid1616_i_unnamed_k0_zts6mmstv244_s)
                1'b0 : r40_uid1616_i_unnamed_k0_zts6mmstv244_q <= rIteriMuxFirst40_uid1615_i_unnamed_k0_zts6mmstv244_q;
                1'b1 : r40_uid1616_i_unnamed_k0_zts6mmstv244_q <= lshl40_uid1612_i_unnamed_k0_zts6mmstv244_b;
                default : r40_uid1616_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
            endcase
        end
    end

    // redist85_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_z_24(DELAY,4106)
    dspba_delay_ver #( .width(1), .depth(24), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist85_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_z_24 ( .xin(x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_z), .xout(redist85_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_z_24_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1619_i_unnamed_k0_zts6mmstv244(BITJOIN,1618)@26
    assign lshl1_uid1619_i_unnamed_k0_zts6mmstv244_q = {r40_uid1616_i_unnamed_k0_zts6mmstv244_q, redist85_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_z_24_q};

    // nSubChunkLow39_uid1621_i_unnamed_k0_zts6mmstv244(BITSELECT,1620)@26
    assign nSubChunkLow39_uid1621_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1619_i_unnamed_k0_zts6mmstv244_q[24:0];
    assign nSubChunkLow39_uid1621_i_unnamed_k0_zts6mmstv244_b = nSubChunkLow39_uid1621_i_unnamed_k0_zts6mmstv244_in[24:0];

    // r0Sub39_uid1622_i_unnamed_k0_zts6mmstv244(SUB,1621)@26
    assign r0Sub39_uid1622_i_unnamed_k0_zts6mmstv244_a = {1'b0, nSubChunkLow39_uid1621_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub39_uid1622_i_unnamed_k0_zts6mmstv244_b = {1'b0, dSubChunkLow39_uid1620_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub39_uid1622_i_unnamed_k0_zts6mmstv244_o = $unsigned(r0Sub39_uid1622_i_unnamed_k0_zts6mmstv244_a) - $unsigned(r0Sub39_uid1622_i_unnamed_k0_zts6mmstv244_b);
    assign r0Sub39_uid1622_i_unnamed_k0_zts6mmstv244_q = r0Sub39_uid1622_i_unnamed_k0_zts6mmstv244_o[25:0];

    // cond39_uid1625_i_unnamed_k0_zts6mmstv244(BITSELECT,1624)@26
    assign cond39_uid1625_i_unnamed_k0_zts6mmstv244_in = $unsigned({{39{r0Sub39_uid1622_i_unnamed_k0_zts6mmstv244_q[25]}}, r0Sub39_uid1622_i_unnamed_k0_zts6mmstv244_q});
    assign cond39_uid1625_i_unnamed_k0_zts6mmstv244_b = $unsigned(cond39_uid1625_i_unnamed_k0_zts6mmstv244_in[64:64]);

    // opSign39_uid1626_i_unnamed_k0_zts6mmstv244(LOGICAL,1625)@26
    assign opSign39_uid1626_i_unnamed_k0_zts6mmstv244_q = cond39_uid1625_i_unnamed_k0_zts6mmstv244_b | topBitsDOR_uid1624_i_unnamed_k0_zts6mmstv244_q;

    // q39_uid1632_i_unnamed_k0_zts6mmstv244(LOGICAL,1631)@26 + 1
    assign q39_uid1632_i_unnamed_k0_zts6mmstv244_qi = ~ (opSign39_uid1626_i_unnamed_k0_zts6mmstv244_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q39_uid1632_i_unnamed_k0_zts6mmstv244_delay ( .xin(q39_uid1632_i_unnamed_k0_zts6mmstv244_qi), .xout(q39_uid1632_i_unnamed_k0_zts6mmstv244_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist294_q39_uid1632_i_unnamed_k0_zts6mmstv244_q_40(DELAY,4315)
    dspba_delay_ver #( .width(1), .depth(39), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist294_q39_uid1632_i_unnamed_k0_zts6mmstv244_q_40 ( .xin(q39_uid1632_i_unnamed_k0_zts6mmstv244_q), .xout(redist294_q39_uid1632_i_unnamed_k0_zts6mmstv244_q_40_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist448_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_25(DELAY,4469)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist448_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_25_q <= '0;
        end
        else
        begin
            redist448_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_25_q <= $unsigned(redist447_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_24_q);
        end
    end

    // topBitsDOR38_uid1638_i_unnamed_k0_zts6mmstv244(BITSELECT,1637)@27
    assign topBitsDOR38_uid1638_i_unnamed_k0_zts6mmstv244_b = redist448_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_25_q[63:26];

    // topBitsDOR_uid1639_i_unnamed_k0_zts6mmstv244(LOGICAL,1638)@27
    assign topBitsDOR_uid1639_i_unnamed_k0_zts6mmstv244_q = $unsigned(topBitsDOR38_uid1638_i_unnamed_k0_zts6mmstv244_b != 38'b00000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow38_uid1635_i_unnamed_k0_zts6mmstv244(BITSELECT,1634)@27
    assign dSubChunkLow38_uid1635_i_unnamed_k0_zts6mmstv244_in = redist448_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_25_q[25:0];
    assign dSubChunkLow38_uid1635_i_unnamed_k0_zts6mmstv244_b = dSubChunkLow38_uid1635_i_unnamed_k0_zts6mmstv244_in[25:0];

    // lshl39_uid1627_i_unnamed_k0_zts6mmstv244(BITSELECT,1626)@26
    assign lshl39_uid1627_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1619_i_unnamed_k0_zts6mmstv244_q[63:0];
    assign lshl39_uid1627_i_unnamed_k0_zts6mmstv244_b = lshl39_uid1627_i_unnamed_k0_zts6mmstv244_in[63:0];

    // r0SubRangeLeft39_uid1628_i_unnamed_k0_zts6mmstv244(BITSELECT,1627)@26
    assign r0SubRangeLeft39_uid1628_i_unnamed_k0_zts6mmstv244_in = r0Sub39_uid1622_i_unnamed_k0_zts6mmstv244_q[24:0];
    assign r0SubRangeLeft39_uid1628_i_unnamed_k0_zts6mmstv244_b = r0SubRangeLeft39_uid1628_i_unnamed_k0_zts6mmstv244_in[24:0];

    // rIteriMuxFirst39_uid1630_i_unnamed_k0_zts6mmstv244(BITJOIN,1629)@26
    assign rIteriMuxFirst39_uid1630_i_unnamed_k0_zts6mmstv244_q = {cstZ39_uid671_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft39_uid1628_i_unnamed_k0_zts6mmstv244_b};

    // r39_uid1631_i_unnamed_k0_zts6mmstv244(MUX,1630)@26 + 1
    assign r39_uid1631_i_unnamed_k0_zts6mmstv244_s = opSign39_uid1626_i_unnamed_k0_zts6mmstv244_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r39_uid1631_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
        end
        else
        begin
            unique case (r39_uid1631_i_unnamed_k0_zts6mmstv244_s)
                1'b0 : r39_uid1631_i_unnamed_k0_zts6mmstv244_q <= rIteriMuxFirst39_uid1630_i_unnamed_k0_zts6mmstv244_q;
                1'b1 : r39_uid1631_i_unnamed_k0_zts6mmstv244_q <= lshl39_uid1627_i_unnamed_k0_zts6mmstv244_b;
                default : r39_uid1631_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
            endcase
        end
    end

    // redist86_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_aa_25(DELAY,4107)
    dspba_delay_ver #( .width(1), .depth(25), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist86_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_aa_25 ( .xin(x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_aa), .xout(redist86_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_aa_25_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1634_i_unnamed_k0_zts6mmstv244(BITJOIN,1633)@27
    assign lshl1_uid1634_i_unnamed_k0_zts6mmstv244_q = {r39_uid1631_i_unnamed_k0_zts6mmstv244_q, redist86_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_aa_25_q};

    // nSubChunkLow38_uid1636_i_unnamed_k0_zts6mmstv244(BITSELECT,1635)@27
    assign nSubChunkLow38_uid1636_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1634_i_unnamed_k0_zts6mmstv244_q[25:0];
    assign nSubChunkLow38_uid1636_i_unnamed_k0_zts6mmstv244_b = nSubChunkLow38_uid1636_i_unnamed_k0_zts6mmstv244_in[25:0];

    // r0Sub38_uid1637_i_unnamed_k0_zts6mmstv244(SUB,1636)@27
    assign r0Sub38_uid1637_i_unnamed_k0_zts6mmstv244_a = {1'b0, nSubChunkLow38_uid1636_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub38_uid1637_i_unnamed_k0_zts6mmstv244_b = {1'b0, dSubChunkLow38_uid1635_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub38_uid1637_i_unnamed_k0_zts6mmstv244_o = $unsigned(r0Sub38_uid1637_i_unnamed_k0_zts6mmstv244_a) - $unsigned(r0Sub38_uid1637_i_unnamed_k0_zts6mmstv244_b);
    assign r0Sub38_uid1637_i_unnamed_k0_zts6mmstv244_q = r0Sub38_uid1637_i_unnamed_k0_zts6mmstv244_o[26:0];

    // cond38_uid1640_i_unnamed_k0_zts6mmstv244(BITSELECT,1639)@27
    assign cond38_uid1640_i_unnamed_k0_zts6mmstv244_in = $unsigned({{38{r0Sub38_uid1637_i_unnamed_k0_zts6mmstv244_q[26]}}, r0Sub38_uid1637_i_unnamed_k0_zts6mmstv244_q});
    assign cond38_uid1640_i_unnamed_k0_zts6mmstv244_b = $unsigned(cond38_uid1640_i_unnamed_k0_zts6mmstv244_in[64:64]);

    // opSign38_uid1641_i_unnamed_k0_zts6mmstv244(LOGICAL,1640)@27
    assign opSign38_uid1641_i_unnamed_k0_zts6mmstv244_q = cond38_uid1640_i_unnamed_k0_zts6mmstv244_b | topBitsDOR_uid1639_i_unnamed_k0_zts6mmstv244_q;

    // q38_uid1647_i_unnamed_k0_zts6mmstv244(LOGICAL,1646)@27 + 1
    assign q38_uid1647_i_unnamed_k0_zts6mmstv244_qi = ~ (opSign38_uid1641_i_unnamed_k0_zts6mmstv244_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q38_uid1647_i_unnamed_k0_zts6mmstv244_delay ( .xin(q38_uid1647_i_unnamed_k0_zts6mmstv244_qi), .xout(q38_uid1647_i_unnamed_k0_zts6mmstv244_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist293_q38_uid1647_i_unnamed_k0_zts6mmstv244_q_39(DELAY,4314)
    dspba_delay_ver #( .width(1), .depth(38), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist293_q38_uid1647_i_unnamed_k0_zts6mmstv244_q_39 ( .xin(q38_uid1647_i_unnamed_k0_zts6mmstv244_q), .xout(redist293_q38_uid1647_i_unnamed_k0_zts6mmstv244_q_39_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist449_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_26(DELAY,4470)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist449_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_26_q <= '0;
        end
        else
        begin
            redist449_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_26_q <= $unsigned(redist448_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_25_q);
        end
    end

    // topBitsDOR37_uid1653_i_unnamed_k0_zts6mmstv244(BITSELECT,1652)@28
    assign topBitsDOR37_uid1653_i_unnamed_k0_zts6mmstv244_b = redist449_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_26_q[63:27];

    // topBitsDOR_uid1654_i_unnamed_k0_zts6mmstv244(LOGICAL,1653)@28
    assign topBitsDOR_uid1654_i_unnamed_k0_zts6mmstv244_q = $unsigned(topBitsDOR37_uid1653_i_unnamed_k0_zts6mmstv244_b != 37'b0000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow37_uid1650_i_unnamed_k0_zts6mmstv244(BITSELECT,1649)@28
    assign dSubChunkLow37_uid1650_i_unnamed_k0_zts6mmstv244_in = redist449_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_26_q[26:0];
    assign dSubChunkLow37_uid1650_i_unnamed_k0_zts6mmstv244_b = dSubChunkLow37_uid1650_i_unnamed_k0_zts6mmstv244_in[26:0];

    // lshl38_uid1642_i_unnamed_k0_zts6mmstv244(BITSELECT,1641)@27
    assign lshl38_uid1642_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1634_i_unnamed_k0_zts6mmstv244_q[63:0];
    assign lshl38_uid1642_i_unnamed_k0_zts6mmstv244_b = lshl38_uid1642_i_unnamed_k0_zts6mmstv244_in[63:0];

    // r0SubRangeLeft38_uid1643_i_unnamed_k0_zts6mmstv244(BITSELECT,1642)@27
    assign r0SubRangeLeft38_uid1643_i_unnamed_k0_zts6mmstv244_in = r0Sub38_uid1637_i_unnamed_k0_zts6mmstv244_q[25:0];
    assign r0SubRangeLeft38_uid1643_i_unnamed_k0_zts6mmstv244_b = r0SubRangeLeft38_uid1643_i_unnamed_k0_zts6mmstv244_in[25:0];

    // rIteriMuxFirst38_uid1645_i_unnamed_k0_zts6mmstv244(BITJOIN,1644)@27
    assign rIteriMuxFirst38_uid1645_i_unnamed_k0_zts6mmstv244_q = {cstZ38_uid686_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft38_uid1643_i_unnamed_k0_zts6mmstv244_b};

    // r38_uid1646_i_unnamed_k0_zts6mmstv244(MUX,1645)@27 + 1
    assign r38_uid1646_i_unnamed_k0_zts6mmstv244_s = opSign38_uid1641_i_unnamed_k0_zts6mmstv244_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r38_uid1646_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
        end
        else
        begin
            unique case (r38_uid1646_i_unnamed_k0_zts6mmstv244_s)
                1'b0 : r38_uid1646_i_unnamed_k0_zts6mmstv244_q <= rIteriMuxFirst38_uid1645_i_unnamed_k0_zts6mmstv244_q;
                1'b1 : r38_uid1646_i_unnamed_k0_zts6mmstv244_q <= lshl38_uid1642_i_unnamed_k0_zts6mmstv244_b;
                default : r38_uid1646_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
            endcase
        end
    end

    // redist87_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_bb_26(DELAY,4108)
    dspba_delay_ver #( .width(1), .depth(26), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist87_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_bb_26 ( .xin(x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_bb), .xout(redist87_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_bb_26_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1649_i_unnamed_k0_zts6mmstv244(BITJOIN,1648)@28
    assign lshl1_uid1649_i_unnamed_k0_zts6mmstv244_q = {r38_uid1646_i_unnamed_k0_zts6mmstv244_q, redist87_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_bb_26_q};

    // nSubChunkLow37_uid1651_i_unnamed_k0_zts6mmstv244(BITSELECT,1650)@28
    assign nSubChunkLow37_uid1651_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1649_i_unnamed_k0_zts6mmstv244_q[26:0];
    assign nSubChunkLow37_uid1651_i_unnamed_k0_zts6mmstv244_b = nSubChunkLow37_uid1651_i_unnamed_k0_zts6mmstv244_in[26:0];

    // r0Sub37_uid1652_i_unnamed_k0_zts6mmstv244(SUB,1651)@28
    assign r0Sub37_uid1652_i_unnamed_k0_zts6mmstv244_a = {1'b0, nSubChunkLow37_uid1651_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub37_uid1652_i_unnamed_k0_zts6mmstv244_b = {1'b0, dSubChunkLow37_uid1650_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub37_uid1652_i_unnamed_k0_zts6mmstv244_o = $unsigned(r0Sub37_uid1652_i_unnamed_k0_zts6mmstv244_a) - $unsigned(r0Sub37_uid1652_i_unnamed_k0_zts6mmstv244_b);
    assign r0Sub37_uid1652_i_unnamed_k0_zts6mmstv244_q = r0Sub37_uid1652_i_unnamed_k0_zts6mmstv244_o[27:0];

    // cond37_uid1655_i_unnamed_k0_zts6mmstv244(BITSELECT,1654)@28
    assign cond37_uid1655_i_unnamed_k0_zts6mmstv244_in = $unsigned({{37{r0Sub37_uid1652_i_unnamed_k0_zts6mmstv244_q[27]}}, r0Sub37_uid1652_i_unnamed_k0_zts6mmstv244_q});
    assign cond37_uid1655_i_unnamed_k0_zts6mmstv244_b = $unsigned(cond37_uid1655_i_unnamed_k0_zts6mmstv244_in[64:64]);

    // opSign37_uid1656_i_unnamed_k0_zts6mmstv244(LOGICAL,1655)@28
    assign opSign37_uid1656_i_unnamed_k0_zts6mmstv244_q = cond37_uid1655_i_unnamed_k0_zts6mmstv244_b | topBitsDOR_uid1654_i_unnamed_k0_zts6mmstv244_q;

    // q37_uid1662_i_unnamed_k0_zts6mmstv244(LOGICAL,1661)@28 + 1
    assign q37_uid1662_i_unnamed_k0_zts6mmstv244_qi = ~ (opSign37_uid1656_i_unnamed_k0_zts6mmstv244_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q37_uid1662_i_unnamed_k0_zts6mmstv244_delay ( .xin(q37_uid1662_i_unnamed_k0_zts6mmstv244_qi), .xout(q37_uid1662_i_unnamed_k0_zts6mmstv244_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist292_q37_uid1662_i_unnamed_k0_zts6mmstv244_q_38(DELAY,4313)
    dspba_delay_ver #( .width(1), .depth(37), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist292_q37_uid1662_i_unnamed_k0_zts6mmstv244_q_38 ( .xin(q37_uid1662_i_unnamed_k0_zts6mmstv244_q), .xout(redist292_q37_uid1662_i_unnamed_k0_zts6mmstv244_q_38_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist450_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_27(DELAY,4471)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist450_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_27_q <= '0;
        end
        else
        begin
            redist450_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_27_q <= $unsigned(redist449_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_26_q);
        end
    end

    // topBitsDOR36_uid1668_i_unnamed_k0_zts6mmstv244(BITSELECT,1667)@29
    assign topBitsDOR36_uid1668_i_unnamed_k0_zts6mmstv244_b = redist450_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_27_q[63:28];

    // topBitsDOR_uid1669_i_unnamed_k0_zts6mmstv244(LOGICAL,1668)@29
    assign topBitsDOR_uid1669_i_unnamed_k0_zts6mmstv244_q = $unsigned(topBitsDOR36_uid1668_i_unnamed_k0_zts6mmstv244_b != 36'b000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow36_uid1665_i_unnamed_k0_zts6mmstv244(BITSELECT,1664)@29
    assign dSubChunkLow36_uid1665_i_unnamed_k0_zts6mmstv244_in = redist450_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_27_q[27:0];
    assign dSubChunkLow36_uid1665_i_unnamed_k0_zts6mmstv244_b = dSubChunkLow36_uid1665_i_unnamed_k0_zts6mmstv244_in[27:0];

    // lshl37_uid1657_i_unnamed_k0_zts6mmstv244(BITSELECT,1656)@28
    assign lshl37_uid1657_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1649_i_unnamed_k0_zts6mmstv244_q[63:0];
    assign lshl37_uid1657_i_unnamed_k0_zts6mmstv244_b = lshl37_uid1657_i_unnamed_k0_zts6mmstv244_in[63:0];

    // r0SubRangeLeft37_uid1658_i_unnamed_k0_zts6mmstv244(BITSELECT,1657)@28
    assign r0SubRangeLeft37_uid1658_i_unnamed_k0_zts6mmstv244_in = r0Sub37_uid1652_i_unnamed_k0_zts6mmstv244_q[26:0];
    assign r0SubRangeLeft37_uid1658_i_unnamed_k0_zts6mmstv244_b = r0SubRangeLeft37_uid1658_i_unnamed_k0_zts6mmstv244_in[26:0];

    // rIteriMuxFirst37_uid1660_i_unnamed_k0_zts6mmstv244(BITJOIN,1659)@28
    assign rIteriMuxFirst37_uid1660_i_unnamed_k0_zts6mmstv244_q = {cstZ37_uid701_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft37_uid1658_i_unnamed_k0_zts6mmstv244_b};

    // r37_uid1661_i_unnamed_k0_zts6mmstv244(MUX,1660)@28 + 1
    assign r37_uid1661_i_unnamed_k0_zts6mmstv244_s = opSign37_uid1656_i_unnamed_k0_zts6mmstv244_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r37_uid1661_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
        end
        else
        begin
            unique case (r37_uid1661_i_unnamed_k0_zts6mmstv244_s)
                1'b0 : r37_uid1661_i_unnamed_k0_zts6mmstv244_q <= rIteriMuxFirst37_uid1660_i_unnamed_k0_zts6mmstv244_q;
                1'b1 : r37_uid1661_i_unnamed_k0_zts6mmstv244_q <= lshl37_uid1657_i_unnamed_k0_zts6mmstv244_b;
                default : r37_uid1661_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
            endcase
        end
    end

    // redist88_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_cc_27(DELAY,4109)
    dspba_delay_ver #( .width(1), .depth(27), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist88_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_cc_27 ( .xin(x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_cc), .xout(redist88_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_cc_27_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1664_i_unnamed_k0_zts6mmstv244(BITJOIN,1663)@29
    assign lshl1_uid1664_i_unnamed_k0_zts6mmstv244_q = {r37_uid1661_i_unnamed_k0_zts6mmstv244_q, redist88_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_cc_27_q};

    // nSubChunkLow36_uid1666_i_unnamed_k0_zts6mmstv244(BITSELECT,1665)@29
    assign nSubChunkLow36_uid1666_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1664_i_unnamed_k0_zts6mmstv244_q[27:0];
    assign nSubChunkLow36_uid1666_i_unnamed_k0_zts6mmstv244_b = nSubChunkLow36_uid1666_i_unnamed_k0_zts6mmstv244_in[27:0];

    // r0Sub36_uid1667_i_unnamed_k0_zts6mmstv244(SUB,1666)@29
    assign r0Sub36_uid1667_i_unnamed_k0_zts6mmstv244_a = {1'b0, nSubChunkLow36_uid1666_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub36_uid1667_i_unnamed_k0_zts6mmstv244_b = {1'b0, dSubChunkLow36_uid1665_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub36_uid1667_i_unnamed_k0_zts6mmstv244_o = $unsigned(r0Sub36_uid1667_i_unnamed_k0_zts6mmstv244_a) - $unsigned(r0Sub36_uid1667_i_unnamed_k0_zts6mmstv244_b);
    assign r0Sub36_uid1667_i_unnamed_k0_zts6mmstv244_q = r0Sub36_uid1667_i_unnamed_k0_zts6mmstv244_o[28:0];

    // cond36_uid1670_i_unnamed_k0_zts6mmstv244(BITSELECT,1669)@29
    assign cond36_uid1670_i_unnamed_k0_zts6mmstv244_in = $unsigned({{36{r0Sub36_uid1667_i_unnamed_k0_zts6mmstv244_q[28]}}, r0Sub36_uid1667_i_unnamed_k0_zts6mmstv244_q});
    assign cond36_uid1670_i_unnamed_k0_zts6mmstv244_b = $unsigned(cond36_uid1670_i_unnamed_k0_zts6mmstv244_in[64:64]);

    // opSign36_uid1671_i_unnamed_k0_zts6mmstv244(LOGICAL,1670)@29
    assign opSign36_uid1671_i_unnamed_k0_zts6mmstv244_q = cond36_uid1670_i_unnamed_k0_zts6mmstv244_b | topBitsDOR_uid1669_i_unnamed_k0_zts6mmstv244_q;

    // q36_uid1677_i_unnamed_k0_zts6mmstv244(LOGICAL,1676)@29 + 1
    assign q36_uid1677_i_unnamed_k0_zts6mmstv244_qi = ~ (opSign36_uid1671_i_unnamed_k0_zts6mmstv244_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q36_uid1677_i_unnamed_k0_zts6mmstv244_delay ( .xin(q36_uid1677_i_unnamed_k0_zts6mmstv244_qi), .xout(q36_uid1677_i_unnamed_k0_zts6mmstv244_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist291_q36_uid1677_i_unnamed_k0_zts6mmstv244_q_37(DELAY,4312)
    dspba_delay_ver #( .width(1), .depth(36), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist291_q36_uid1677_i_unnamed_k0_zts6mmstv244_q_37 ( .xin(q36_uid1677_i_unnamed_k0_zts6mmstv244_q), .xout(redist291_q36_uid1677_i_unnamed_k0_zts6mmstv244_q_37_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist451_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_28(DELAY,4472)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist451_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_28_q <= '0;
        end
        else
        begin
            redist451_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_28_q <= $unsigned(redist450_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_27_q);
        end
    end

    // topBitsDOR35_uid1683_i_unnamed_k0_zts6mmstv244(BITSELECT,1682)@30
    assign topBitsDOR35_uid1683_i_unnamed_k0_zts6mmstv244_b = redist451_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_28_q[63:29];

    // topBitsDOR_uid1684_i_unnamed_k0_zts6mmstv244(LOGICAL,1683)@30
    assign topBitsDOR_uid1684_i_unnamed_k0_zts6mmstv244_q = $unsigned(topBitsDOR35_uid1683_i_unnamed_k0_zts6mmstv244_b != 35'b00000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow35_uid1680_i_unnamed_k0_zts6mmstv244(BITSELECT,1679)@30
    assign dSubChunkLow35_uid1680_i_unnamed_k0_zts6mmstv244_in = redist451_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_28_q[28:0];
    assign dSubChunkLow35_uid1680_i_unnamed_k0_zts6mmstv244_b = dSubChunkLow35_uid1680_i_unnamed_k0_zts6mmstv244_in[28:0];

    // lshl36_uid1672_i_unnamed_k0_zts6mmstv244(BITSELECT,1671)@29
    assign lshl36_uid1672_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1664_i_unnamed_k0_zts6mmstv244_q[63:0];
    assign lshl36_uid1672_i_unnamed_k0_zts6mmstv244_b = lshl36_uid1672_i_unnamed_k0_zts6mmstv244_in[63:0];

    // r0SubRangeLeft36_uid1673_i_unnamed_k0_zts6mmstv244(BITSELECT,1672)@29
    assign r0SubRangeLeft36_uid1673_i_unnamed_k0_zts6mmstv244_in = r0Sub36_uid1667_i_unnamed_k0_zts6mmstv244_q[27:0];
    assign r0SubRangeLeft36_uid1673_i_unnamed_k0_zts6mmstv244_b = r0SubRangeLeft36_uid1673_i_unnamed_k0_zts6mmstv244_in[27:0];

    // rIteriMuxFirst36_uid1675_i_unnamed_k0_zts6mmstv244(BITJOIN,1674)@29
    assign rIteriMuxFirst36_uid1675_i_unnamed_k0_zts6mmstv244_q = {cstZ36_uid716_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft36_uid1673_i_unnamed_k0_zts6mmstv244_b};

    // r36_uid1676_i_unnamed_k0_zts6mmstv244(MUX,1675)@29 + 1
    assign r36_uid1676_i_unnamed_k0_zts6mmstv244_s = opSign36_uid1671_i_unnamed_k0_zts6mmstv244_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r36_uid1676_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
        end
        else
        begin
            unique case (r36_uid1676_i_unnamed_k0_zts6mmstv244_s)
                1'b0 : r36_uid1676_i_unnamed_k0_zts6mmstv244_q <= rIteriMuxFirst36_uid1675_i_unnamed_k0_zts6mmstv244_q;
                1'b1 : r36_uid1676_i_unnamed_k0_zts6mmstv244_q <= lshl36_uid1672_i_unnamed_k0_zts6mmstv244_b;
                default : r36_uid1676_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
            endcase
        end
    end

    // redist89_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_dd_28(DELAY,4110)
    dspba_delay_ver #( .width(1), .depth(28), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist89_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_dd_28 ( .xin(x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_dd), .xout(redist89_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_dd_28_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1679_i_unnamed_k0_zts6mmstv244(BITJOIN,1678)@30
    assign lshl1_uid1679_i_unnamed_k0_zts6mmstv244_q = {r36_uid1676_i_unnamed_k0_zts6mmstv244_q, redist89_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_dd_28_q};

    // nSubChunkLow35_uid1681_i_unnamed_k0_zts6mmstv244(BITSELECT,1680)@30
    assign nSubChunkLow35_uid1681_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1679_i_unnamed_k0_zts6mmstv244_q[28:0];
    assign nSubChunkLow35_uid1681_i_unnamed_k0_zts6mmstv244_b = nSubChunkLow35_uid1681_i_unnamed_k0_zts6mmstv244_in[28:0];

    // r0Sub35_uid1682_i_unnamed_k0_zts6mmstv244(SUB,1681)@30
    assign r0Sub35_uid1682_i_unnamed_k0_zts6mmstv244_a = {1'b0, nSubChunkLow35_uid1681_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub35_uid1682_i_unnamed_k0_zts6mmstv244_b = {1'b0, dSubChunkLow35_uid1680_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub35_uid1682_i_unnamed_k0_zts6mmstv244_o = $unsigned(r0Sub35_uid1682_i_unnamed_k0_zts6mmstv244_a) - $unsigned(r0Sub35_uid1682_i_unnamed_k0_zts6mmstv244_b);
    assign r0Sub35_uid1682_i_unnamed_k0_zts6mmstv244_q = r0Sub35_uid1682_i_unnamed_k0_zts6mmstv244_o[29:0];

    // cond35_uid1685_i_unnamed_k0_zts6mmstv244(BITSELECT,1684)@30
    assign cond35_uid1685_i_unnamed_k0_zts6mmstv244_in = $unsigned({{35{r0Sub35_uid1682_i_unnamed_k0_zts6mmstv244_q[29]}}, r0Sub35_uid1682_i_unnamed_k0_zts6mmstv244_q});
    assign cond35_uid1685_i_unnamed_k0_zts6mmstv244_b = $unsigned(cond35_uid1685_i_unnamed_k0_zts6mmstv244_in[64:64]);

    // opSign35_uid1686_i_unnamed_k0_zts6mmstv244(LOGICAL,1685)@30
    assign opSign35_uid1686_i_unnamed_k0_zts6mmstv244_q = cond35_uid1685_i_unnamed_k0_zts6mmstv244_b | topBitsDOR_uid1684_i_unnamed_k0_zts6mmstv244_q;

    // q35_uid1692_i_unnamed_k0_zts6mmstv244(LOGICAL,1691)@30 + 1
    assign q35_uid1692_i_unnamed_k0_zts6mmstv244_qi = ~ (opSign35_uid1686_i_unnamed_k0_zts6mmstv244_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q35_uid1692_i_unnamed_k0_zts6mmstv244_delay ( .xin(q35_uid1692_i_unnamed_k0_zts6mmstv244_qi), .xout(q35_uid1692_i_unnamed_k0_zts6mmstv244_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist290_q35_uid1692_i_unnamed_k0_zts6mmstv244_q_36(DELAY,4311)
    dspba_delay_ver #( .width(1), .depth(35), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist290_q35_uid1692_i_unnamed_k0_zts6mmstv244_q_36 ( .xin(q35_uid1692_i_unnamed_k0_zts6mmstv244_q), .xout(redist290_q35_uid1692_i_unnamed_k0_zts6mmstv244_q_36_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist452_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_29(DELAY,4473)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist452_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_29_q <= '0;
        end
        else
        begin
            redist452_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_29_q <= $unsigned(redist451_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_28_q);
        end
    end

    // topBitsDOR34_uid1698_i_unnamed_k0_zts6mmstv244(BITSELECT,1697)@31
    assign topBitsDOR34_uid1698_i_unnamed_k0_zts6mmstv244_b = redist452_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_29_q[63:30];

    // topBitsDOR_uid1699_i_unnamed_k0_zts6mmstv244(LOGICAL,1698)@31
    assign topBitsDOR_uid1699_i_unnamed_k0_zts6mmstv244_q = $unsigned(topBitsDOR34_uid1698_i_unnamed_k0_zts6mmstv244_b != 34'b0000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow34_uid1695_i_unnamed_k0_zts6mmstv244(BITSELECT,1694)@31
    assign dSubChunkLow34_uid1695_i_unnamed_k0_zts6mmstv244_in = redist452_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_29_q[29:0];
    assign dSubChunkLow34_uid1695_i_unnamed_k0_zts6mmstv244_b = dSubChunkLow34_uid1695_i_unnamed_k0_zts6mmstv244_in[29:0];

    // lshl35_uid1687_i_unnamed_k0_zts6mmstv244(BITSELECT,1686)@30
    assign lshl35_uid1687_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1679_i_unnamed_k0_zts6mmstv244_q[63:0];
    assign lshl35_uid1687_i_unnamed_k0_zts6mmstv244_b = lshl35_uid1687_i_unnamed_k0_zts6mmstv244_in[63:0];

    // r0SubRangeLeft35_uid1688_i_unnamed_k0_zts6mmstv244(BITSELECT,1687)@30
    assign r0SubRangeLeft35_uid1688_i_unnamed_k0_zts6mmstv244_in = r0Sub35_uid1682_i_unnamed_k0_zts6mmstv244_q[28:0];
    assign r0SubRangeLeft35_uid1688_i_unnamed_k0_zts6mmstv244_b = r0SubRangeLeft35_uid1688_i_unnamed_k0_zts6mmstv244_in[28:0];

    // rIteriMuxFirst35_uid1690_i_unnamed_k0_zts6mmstv244(BITJOIN,1689)@30
    assign rIteriMuxFirst35_uid1690_i_unnamed_k0_zts6mmstv244_q = {cstZ35_uid731_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft35_uid1688_i_unnamed_k0_zts6mmstv244_b};

    // r35_uid1691_i_unnamed_k0_zts6mmstv244(MUX,1690)@30 + 1
    assign r35_uid1691_i_unnamed_k0_zts6mmstv244_s = opSign35_uid1686_i_unnamed_k0_zts6mmstv244_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r35_uid1691_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
        end
        else
        begin
            unique case (r35_uid1691_i_unnamed_k0_zts6mmstv244_s)
                1'b0 : r35_uid1691_i_unnamed_k0_zts6mmstv244_q <= rIteriMuxFirst35_uid1690_i_unnamed_k0_zts6mmstv244_q;
                1'b1 : r35_uid1691_i_unnamed_k0_zts6mmstv244_q <= lshl35_uid1687_i_unnamed_k0_zts6mmstv244_b;
                default : r35_uid1691_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
            endcase
        end
    end

    // redist90_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ee_29(DELAY,4111)
    dspba_delay_ver #( .width(1), .depth(29), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist90_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ee_29 ( .xin(x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ee), .xout(redist90_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ee_29_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1694_i_unnamed_k0_zts6mmstv244(BITJOIN,1693)@31
    assign lshl1_uid1694_i_unnamed_k0_zts6mmstv244_q = {r35_uid1691_i_unnamed_k0_zts6mmstv244_q, redist90_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ee_29_q};

    // nSubChunkLow34_uid1696_i_unnamed_k0_zts6mmstv244(BITSELECT,1695)@31
    assign nSubChunkLow34_uid1696_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1694_i_unnamed_k0_zts6mmstv244_q[29:0];
    assign nSubChunkLow34_uid1696_i_unnamed_k0_zts6mmstv244_b = nSubChunkLow34_uid1696_i_unnamed_k0_zts6mmstv244_in[29:0];

    // r0Sub34_uid1697_i_unnamed_k0_zts6mmstv244(SUB,1696)@31
    assign r0Sub34_uid1697_i_unnamed_k0_zts6mmstv244_a = {1'b0, nSubChunkLow34_uid1696_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub34_uid1697_i_unnamed_k0_zts6mmstv244_b = {1'b0, dSubChunkLow34_uid1695_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub34_uid1697_i_unnamed_k0_zts6mmstv244_o = $unsigned(r0Sub34_uid1697_i_unnamed_k0_zts6mmstv244_a) - $unsigned(r0Sub34_uid1697_i_unnamed_k0_zts6mmstv244_b);
    assign r0Sub34_uid1697_i_unnamed_k0_zts6mmstv244_q = r0Sub34_uid1697_i_unnamed_k0_zts6mmstv244_o[30:0];

    // cond34_uid1700_i_unnamed_k0_zts6mmstv244(BITSELECT,1699)@31
    assign cond34_uid1700_i_unnamed_k0_zts6mmstv244_in = $unsigned({{34{r0Sub34_uid1697_i_unnamed_k0_zts6mmstv244_q[30]}}, r0Sub34_uid1697_i_unnamed_k0_zts6mmstv244_q});
    assign cond34_uid1700_i_unnamed_k0_zts6mmstv244_b = $unsigned(cond34_uid1700_i_unnamed_k0_zts6mmstv244_in[64:64]);

    // opSign34_uid1701_i_unnamed_k0_zts6mmstv244(LOGICAL,1700)@31
    assign opSign34_uid1701_i_unnamed_k0_zts6mmstv244_q = cond34_uid1700_i_unnamed_k0_zts6mmstv244_b | topBitsDOR_uid1699_i_unnamed_k0_zts6mmstv244_q;

    // q34_uid1707_i_unnamed_k0_zts6mmstv244(LOGICAL,1706)@31 + 1
    assign q34_uid1707_i_unnamed_k0_zts6mmstv244_qi = ~ (opSign34_uid1701_i_unnamed_k0_zts6mmstv244_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q34_uid1707_i_unnamed_k0_zts6mmstv244_delay ( .xin(q34_uid1707_i_unnamed_k0_zts6mmstv244_qi), .xout(q34_uid1707_i_unnamed_k0_zts6mmstv244_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist289_q34_uid1707_i_unnamed_k0_zts6mmstv244_q_35(DELAY,4310)
    dspba_delay_ver #( .width(1), .depth(34), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist289_q34_uid1707_i_unnamed_k0_zts6mmstv244_q_35 ( .xin(q34_uid1707_i_unnamed_k0_zts6mmstv244_q), .xout(redist289_q34_uid1707_i_unnamed_k0_zts6mmstv244_q_35_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_notEnable(LOGICAL,4776)
    assign redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_notEnable_q = $unsigned(~ (VCC_q));

    // redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_nor(LOGICAL,4777)
    assign redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_nor_q = ~ (redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_notEnable_q | redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_sticky_ena_q);

    // redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_mem_last(CONSTANT,4773)
    assign redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_mem_last_q = $unsigned(6'b011101);

    // redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_cmp(LOGICAL,4774)
    assign redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_cmp_b = {1'b0, redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_rdcnt_q};
    assign redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_cmp_q = $unsigned(redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_mem_last_q == redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_cmp_b ? 1'b1 : 1'b0);

    // redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_cmpReg(REG,4775)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_cmpReg_q <= $unsigned(redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_cmp_q);
        end
    end

    // redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_sticky_ena(REG,4778)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_nor_q == 1'b1)
        begin
            redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_sticky_ena_q <= $unsigned(redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_cmpReg_q);
        end
    end

    // redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_enaAnd(LOGICAL,4779)
    assign redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_enaAnd_q = redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_sticky_ena_q & VCC_q;

    // redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_rdcnt(COUNTER,4771)
    // low=0, high=30, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_rdcnt_i <= 5'd0;
            redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_rdcnt_i == 5'd29)
            begin
                redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_rdcnt_eq <= 1'b0;
            end
            if (redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_rdcnt_eq == 1'b1)
            begin
                redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_rdcnt_i <= $unsigned(redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_rdcnt_i) + $unsigned(5'd2);
            end
            else
            begin
                redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_rdcnt_i <= $unsigned(redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_rdcnt_q = redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_rdcnt_i[4:0];

    // redist453_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_30(DELAY,4474)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist453_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_30_q <= '0;
        end
        else
        begin
            redist453_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_30_q <= $unsigned(redist452_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_29_q);
        end
    end

    // topBitsDOR33_uid1713_i_unnamed_k0_zts6mmstv244(BITSELECT,1712)@32
    assign topBitsDOR33_uid1713_i_unnamed_k0_zts6mmstv244_b = redist453_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_30_q[63:31];

    // topBitsDOR_uid1714_i_unnamed_k0_zts6mmstv244(LOGICAL,1713)@32
    assign topBitsDOR_uid1714_i_unnamed_k0_zts6mmstv244_q = $unsigned(topBitsDOR33_uid1713_i_unnamed_k0_zts6mmstv244_b != 33'b000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow33_uid1710_i_unnamed_k0_zts6mmstv244(BITSELECT,1709)@32
    assign dSubChunkLow33_uid1710_i_unnamed_k0_zts6mmstv244_in = redist453_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_30_q[30:0];
    assign dSubChunkLow33_uid1710_i_unnamed_k0_zts6mmstv244_b = dSubChunkLow33_uid1710_i_unnamed_k0_zts6mmstv244_in[30:0];

    // lshl34_uid1702_i_unnamed_k0_zts6mmstv244(BITSELECT,1701)@31
    assign lshl34_uid1702_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1694_i_unnamed_k0_zts6mmstv244_q[63:0];
    assign lshl34_uid1702_i_unnamed_k0_zts6mmstv244_b = lshl34_uid1702_i_unnamed_k0_zts6mmstv244_in[63:0];

    // r0SubRangeLeft34_uid1703_i_unnamed_k0_zts6mmstv244(BITSELECT,1702)@31
    assign r0SubRangeLeft34_uid1703_i_unnamed_k0_zts6mmstv244_in = r0Sub34_uid1697_i_unnamed_k0_zts6mmstv244_q[29:0];
    assign r0SubRangeLeft34_uid1703_i_unnamed_k0_zts6mmstv244_b = r0SubRangeLeft34_uid1703_i_unnamed_k0_zts6mmstv244_in[29:0];

    // rIteriMuxFirst34_uid1705_i_unnamed_k0_zts6mmstv244(BITJOIN,1704)@31
    assign rIteriMuxFirst34_uid1705_i_unnamed_k0_zts6mmstv244_q = {cstZ34_uid746_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft34_uid1703_i_unnamed_k0_zts6mmstv244_b};

    // r34_uid1706_i_unnamed_k0_zts6mmstv244(MUX,1705)@31 + 1
    assign r34_uid1706_i_unnamed_k0_zts6mmstv244_s = opSign34_uid1701_i_unnamed_k0_zts6mmstv244_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r34_uid1706_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
        end
        else
        begin
            unique case (r34_uid1706_i_unnamed_k0_zts6mmstv244_s)
                1'b0 : r34_uid1706_i_unnamed_k0_zts6mmstv244_q <= rIteriMuxFirst34_uid1705_i_unnamed_k0_zts6mmstv244_q;
                1'b1 : r34_uid1706_i_unnamed_k0_zts6mmstv244_q <= lshl34_uid1702_i_unnamed_k0_zts6mmstv244_b;
                default : r34_uid1706_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
            endcase
        end
    end

    // redist91_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ff_30(DELAY,4112)
    dspba_delay_ver #( .width(1), .depth(30), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist91_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ff_30 ( .xin(x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ff), .xout(redist91_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ff_30_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1709_i_unnamed_k0_zts6mmstv244(BITJOIN,1708)@32
    assign lshl1_uid1709_i_unnamed_k0_zts6mmstv244_q = {r34_uid1706_i_unnamed_k0_zts6mmstv244_q, redist91_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ff_30_q};

    // nSubChunkLow33_uid1711_i_unnamed_k0_zts6mmstv244(BITSELECT,1710)@32
    assign nSubChunkLow33_uid1711_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1709_i_unnamed_k0_zts6mmstv244_q[30:0];
    assign nSubChunkLow33_uid1711_i_unnamed_k0_zts6mmstv244_b = nSubChunkLow33_uid1711_i_unnamed_k0_zts6mmstv244_in[30:0];

    // r0Sub33_uid1712_i_unnamed_k0_zts6mmstv244(SUB,1711)@32
    assign r0Sub33_uid1712_i_unnamed_k0_zts6mmstv244_a = {1'b0, nSubChunkLow33_uid1711_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub33_uid1712_i_unnamed_k0_zts6mmstv244_b = {1'b0, dSubChunkLow33_uid1710_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub33_uid1712_i_unnamed_k0_zts6mmstv244_o = $unsigned(r0Sub33_uid1712_i_unnamed_k0_zts6mmstv244_a) - $unsigned(r0Sub33_uid1712_i_unnamed_k0_zts6mmstv244_b);
    assign r0Sub33_uid1712_i_unnamed_k0_zts6mmstv244_q = r0Sub33_uid1712_i_unnamed_k0_zts6mmstv244_o[31:0];

    // cond33_uid1715_i_unnamed_k0_zts6mmstv244(BITSELECT,1714)@32
    assign cond33_uid1715_i_unnamed_k0_zts6mmstv244_in = $unsigned({{33{r0Sub33_uid1712_i_unnamed_k0_zts6mmstv244_q[31]}}, r0Sub33_uid1712_i_unnamed_k0_zts6mmstv244_q});
    assign cond33_uid1715_i_unnamed_k0_zts6mmstv244_b = $unsigned(cond33_uid1715_i_unnamed_k0_zts6mmstv244_in[64:64]);

    // opSign33_uid1716_i_unnamed_k0_zts6mmstv244(LOGICAL,1715)@32
    assign opSign33_uid1716_i_unnamed_k0_zts6mmstv244_q = cond33_uid1715_i_unnamed_k0_zts6mmstv244_b | topBitsDOR_uid1714_i_unnamed_k0_zts6mmstv244_q;

    // q33_uid1722_i_unnamed_k0_zts6mmstv244(LOGICAL,1721)@32 + 1
    assign q33_uid1722_i_unnamed_k0_zts6mmstv244_qi = ~ (opSign33_uid1716_i_unnamed_k0_zts6mmstv244_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q33_uid1722_i_unnamed_k0_zts6mmstv244_delay ( .xin(q33_uid1722_i_unnamed_k0_zts6mmstv244_qi), .xout(q33_uid1722_i_unnamed_k0_zts6mmstv244_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_wraddr(REG,4772)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_wraddr_q <= $unsigned(5'b11110);
        end
        else
        begin
            redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_wraddr_q <= $unsigned(redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_rdcnt_q);
        end
    end

    // redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_mem(DUALMEM,4770)
    assign redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_mem_ia = $unsigned(q33_uid1722_i_unnamed_k0_zts6mmstv244_q);
    assign redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_mem_aa = redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_wraddr_q;
    assign redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_mem_ab = redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_rdcnt_q;
    assign redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(31),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(31),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_mem_dmem (
        .clocken1(redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_mem_reset0),
        .clock1(clock),
        .address_a(redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_mem_aa),
        .data_a(redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_mem_ab),
        .q_b(redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_mem_q = redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_mem_iq[0:0];

    // redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_outputreg0(DELAY,4769)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_outputreg0_q <= '0;
        end
        else
        begin
            redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_outputreg0_q <= $unsigned(redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_mem_q);
        end
    end

    // redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_notEnable(LOGICAL,4765)
    assign redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_notEnable_q = $unsigned(~ (VCC_q));

    // redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_nor(LOGICAL,4766)
    assign redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_nor_q = ~ (redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_notEnable_q | redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_sticky_ena_q);

    // redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_mem_last(CONSTANT,4762)
    assign redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_mem_last_q = $unsigned(6'b011100);

    // redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_cmp(LOGICAL,4763)
    assign redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_cmp_b = {1'b0, redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_rdcnt_q};
    assign redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_cmp_q = $unsigned(redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_mem_last_q == redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_cmp_b ? 1'b1 : 1'b0);

    // redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_cmpReg(REG,4764)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_cmpReg_q <= $unsigned(redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_cmp_q);
        end
    end

    // redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_sticky_ena(REG,4767)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_nor_q == 1'b1)
        begin
            redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_sticky_ena_q <= $unsigned(redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_cmpReg_q);
        end
    end

    // redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_enaAnd(LOGICAL,4768)
    assign redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_enaAnd_q = redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_sticky_ena_q & VCC_q;

    // redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_rdcnt(COUNTER,4760)
    // low=0, high=29, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_rdcnt_i <= 5'd0;
            redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_rdcnt_i == 5'd28)
            begin
                redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_rdcnt_eq <= 1'b0;
            end
            if (redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_rdcnt_eq == 1'b1)
            begin
                redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_rdcnt_i <= $unsigned(redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_rdcnt_i) + $unsigned(5'd3);
            end
            else
            begin
                redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_rdcnt_i <= $unsigned(redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_rdcnt_q = redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_rdcnt_i[4:0];

    // redist454_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_31(DELAY,4475)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist454_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_31_q <= '0;
        end
        else
        begin
            redist454_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_31_q <= $unsigned(redist453_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_30_q);
        end
    end

    // topBitsDOR32_uid1728_i_unnamed_k0_zts6mmstv244(BITSELECT,1727)@33
    assign topBitsDOR32_uid1728_i_unnamed_k0_zts6mmstv244_b = redist454_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_31_q[63:32];

    // topBitsDOR_uid1729_i_unnamed_k0_zts6mmstv244(LOGICAL,1728)@33
    assign topBitsDOR_uid1729_i_unnamed_k0_zts6mmstv244_q = $unsigned(topBitsDOR32_uid1728_i_unnamed_k0_zts6mmstv244_b != 32'b00000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow32_uid1725_i_unnamed_k0_zts6mmstv244(BITSELECT,1724)@33
    assign dSubChunkLow32_uid1725_i_unnamed_k0_zts6mmstv244_in = redist454_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_31_q[31:0];
    assign dSubChunkLow32_uid1725_i_unnamed_k0_zts6mmstv244_b = dSubChunkLow32_uid1725_i_unnamed_k0_zts6mmstv244_in[31:0];

    // lshl33_uid1717_i_unnamed_k0_zts6mmstv244(BITSELECT,1716)@32
    assign lshl33_uid1717_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1709_i_unnamed_k0_zts6mmstv244_q[63:0];
    assign lshl33_uid1717_i_unnamed_k0_zts6mmstv244_b = lshl33_uid1717_i_unnamed_k0_zts6mmstv244_in[63:0];

    // r0SubRangeLeft33_uid1718_i_unnamed_k0_zts6mmstv244(BITSELECT,1717)@32
    assign r0SubRangeLeft33_uid1718_i_unnamed_k0_zts6mmstv244_in = r0Sub33_uid1712_i_unnamed_k0_zts6mmstv244_q[30:0];
    assign r0SubRangeLeft33_uid1718_i_unnamed_k0_zts6mmstv244_b = r0SubRangeLeft33_uid1718_i_unnamed_k0_zts6mmstv244_in[30:0];

    // rIteriMuxFirst33_uid1720_i_unnamed_k0_zts6mmstv244(BITJOIN,1719)@32
    assign rIteriMuxFirst33_uid1720_i_unnamed_k0_zts6mmstv244_q = {cstZ33_uid761_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft33_uid1718_i_unnamed_k0_zts6mmstv244_b};

    // r33_uid1721_i_unnamed_k0_zts6mmstv244(MUX,1720)@32 + 1
    assign r33_uid1721_i_unnamed_k0_zts6mmstv244_s = opSign33_uid1716_i_unnamed_k0_zts6mmstv244_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r33_uid1721_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
        end
        else
        begin
            unique case (r33_uid1721_i_unnamed_k0_zts6mmstv244_s)
                1'b0 : r33_uid1721_i_unnamed_k0_zts6mmstv244_q <= rIteriMuxFirst33_uid1720_i_unnamed_k0_zts6mmstv244_q;
                1'b1 : r33_uid1721_i_unnamed_k0_zts6mmstv244_q <= lshl33_uid1717_i_unnamed_k0_zts6mmstv244_b;
                default : r33_uid1721_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
            endcase
        end
    end

    // redist92_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_gg_31_inputreg0(DELAY,4681)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist92_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_gg_31_inputreg0_q <= '0;
        end
        else
        begin
            redist92_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_gg_31_inputreg0_q <= $unsigned(x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_gg);
        end
    end

    // redist92_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_gg_31(DELAY,4113)
    dspba_delay_ver #( .width(1), .depth(30), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist92_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_gg_31 ( .xin(redist92_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_gg_31_inputreg0_q), .xout(redist92_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_gg_31_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1724_i_unnamed_k0_zts6mmstv244(BITJOIN,1723)@33
    assign lshl1_uid1724_i_unnamed_k0_zts6mmstv244_q = {r33_uid1721_i_unnamed_k0_zts6mmstv244_q, redist92_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_gg_31_q};

    // nSubChunkLow32_uid1726_i_unnamed_k0_zts6mmstv244(BITSELECT,1725)@33
    assign nSubChunkLow32_uid1726_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1724_i_unnamed_k0_zts6mmstv244_q[31:0];
    assign nSubChunkLow32_uid1726_i_unnamed_k0_zts6mmstv244_b = nSubChunkLow32_uid1726_i_unnamed_k0_zts6mmstv244_in[31:0];

    // r0Sub32_uid1727_i_unnamed_k0_zts6mmstv244(SUB,1726)@33
    assign r0Sub32_uid1727_i_unnamed_k0_zts6mmstv244_a = {1'b0, nSubChunkLow32_uid1726_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub32_uid1727_i_unnamed_k0_zts6mmstv244_b = {1'b0, dSubChunkLow32_uid1725_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub32_uid1727_i_unnamed_k0_zts6mmstv244_o = $unsigned(r0Sub32_uid1727_i_unnamed_k0_zts6mmstv244_a) - $unsigned(r0Sub32_uid1727_i_unnamed_k0_zts6mmstv244_b);
    assign r0Sub32_uid1727_i_unnamed_k0_zts6mmstv244_q = r0Sub32_uid1727_i_unnamed_k0_zts6mmstv244_o[32:0];

    // cond32_uid1730_i_unnamed_k0_zts6mmstv244(BITSELECT,1729)@33
    assign cond32_uid1730_i_unnamed_k0_zts6mmstv244_in = $unsigned({{32{r0Sub32_uid1727_i_unnamed_k0_zts6mmstv244_q[32]}}, r0Sub32_uid1727_i_unnamed_k0_zts6mmstv244_q});
    assign cond32_uid1730_i_unnamed_k0_zts6mmstv244_b = $unsigned(cond32_uid1730_i_unnamed_k0_zts6mmstv244_in[64:64]);

    // opSign32_uid1731_i_unnamed_k0_zts6mmstv244(LOGICAL,1730)@33
    assign opSign32_uid1731_i_unnamed_k0_zts6mmstv244_q = cond32_uid1730_i_unnamed_k0_zts6mmstv244_b | topBitsDOR_uid1729_i_unnamed_k0_zts6mmstv244_q;

    // q32_uid1737_i_unnamed_k0_zts6mmstv244(LOGICAL,1736)@33 + 1
    assign q32_uid1737_i_unnamed_k0_zts6mmstv244_qi = ~ (opSign32_uid1731_i_unnamed_k0_zts6mmstv244_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q32_uid1737_i_unnamed_k0_zts6mmstv244_delay ( .xin(q32_uid1737_i_unnamed_k0_zts6mmstv244_qi), .xout(q32_uid1737_i_unnamed_k0_zts6mmstv244_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_wraddr(REG,4761)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_wraddr_q <= $unsigned(5'b11101);
        end
        else
        begin
            redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_wraddr_q <= $unsigned(redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_rdcnt_q);
        end
    end

    // redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_mem(DUALMEM,4759)
    assign redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_mem_ia = $unsigned(q32_uid1737_i_unnamed_k0_zts6mmstv244_q);
    assign redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_mem_aa = redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_wraddr_q;
    assign redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_mem_ab = redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_rdcnt_q;
    assign redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_mem_dmem (
        .clocken1(redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_mem_reset0),
        .clock1(clock),
        .address_a(redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_mem_aa),
        .data_a(redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_mem_ab),
        .q_b(redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_mem_q = redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_mem_iq[0:0];

    // redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_outputreg0(DELAY,4758)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_outputreg0_q <= '0;
        end
        else
        begin
            redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_outputreg0_q <= $unsigned(redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_mem_q);
        end
    end

    // redist455_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_32(DELAY,4476)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist455_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_32_q <= '0;
        end
        else
        begin
            redist455_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_32_q <= $unsigned(redist454_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_31_q);
        end
    end

    // topBitsDOR31_uid1743_i_unnamed_k0_zts6mmstv244(BITSELECT,1742)@34
    assign topBitsDOR31_uid1743_i_unnamed_k0_zts6mmstv244_b = redist455_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_32_q[63:33];

    // topBitsDOR_uid1744_i_unnamed_k0_zts6mmstv244(LOGICAL,1743)@34
    assign topBitsDOR_uid1744_i_unnamed_k0_zts6mmstv244_q = $unsigned(topBitsDOR31_uid1743_i_unnamed_k0_zts6mmstv244_b != 31'b0000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow31_uid1740_i_unnamed_k0_zts6mmstv244(BITSELECT,1739)@34
    assign dSubChunkLow31_uid1740_i_unnamed_k0_zts6mmstv244_in = redist455_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_32_q[32:0];
    assign dSubChunkLow31_uid1740_i_unnamed_k0_zts6mmstv244_b = dSubChunkLow31_uid1740_i_unnamed_k0_zts6mmstv244_in[32:0];

    // lshl32_uid1732_i_unnamed_k0_zts6mmstv244(BITSELECT,1731)@33
    assign lshl32_uid1732_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1724_i_unnamed_k0_zts6mmstv244_q[63:0];
    assign lshl32_uid1732_i_unnamed_k0_zts6mmstv244_b = lshl32_uid1732_i_unnamed_k0_zts6mmstv244_in[63:0];

    // r0SubRangeLeft32_uid1733_i_unnamed_k0_zts6mmstv244(BITSELECT,1732)@33
    assign r0SubRangeLeft32_uid1733_i_unnamed_k0_zts6mmstv244_in = r0Sub32_uid1727_i_unnamed_k0_zts6mmstv244_q[31:0];
    assign r0SubRangeLeft32_uid1733_i_unnamed_k0_zts6mmstv244_b = r0SubRangeLeft32_uid1733_i_unnamed_k0_zts6mmstv244_in[31:0];

    // rIteriMuxFirst32_uid1735_i_unnamed_k0_zts6mmstv244(BITJOIN,1734)@33
    assign rIteriMuxFirst32_uid1735_i_unnamed_k0_zts6mmstv244_q = {cstZ32_uid776_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft32_uid1733_i_unnamed_k0_zts6mmstv244_b};

    // r32_uid1736_i_unnamed_k0_zts6mmstv244(MUX,1735)@33 + 1
    assign r32_uid1736_i_unnamed_k0_zts6mmstv244_s = opSign32_uid1731_i_unnamed_k0_zts6mmstv244_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r32_uid1736_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
        end
        else
        begin
            unique case (r32_uid1736_i_unnamed_k0_zts6mmstv244_s)
                1'b0 : r32_uid1736_i_unnamed_k0_zts6mmstv244_q <= rIteriMuxFirst32_uid1735_i_unnamed_k0_zts6mmstv244_q;
                1'b1 : r32_uid1736_i_unnamed_k0_zts6mmstv244_q <= lshl32_uid1732_i_unnamed_k0_zts6mmstv244_b;
                default : r32_uid1736_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
            endcase
        end
    end

    // redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_notEnable(LOGICAL,4689)
    assign redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_notEnable_q = $unsigned(~ (VCC_q));

    // redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_nor(LOGICAL,4690)
    assign redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_nor_q = ~ (redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_notEnable_q | redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_sticky_ena_q);

    // redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_mem_last(CONSTANT,4686)
    assign redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_mem_last_q = $unsigned(6'b011100);

    // redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_cmp(LOGICAL,4687)
    assign redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_cmp_b = {1'b0, redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_rdcnt_q};
    assign redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_cmp_q = $unsigned(redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_mem_last_q == redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_cmp_b ? 1'b1 : 1'b0);

    // redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_cmpReg(REG,4688)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_cmpReg_q <= $unsigned(redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_cmp_q);
        end
    end

    // redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_sticky_ena(REG,4691)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_nor_q == 1'b1)
        begin
            redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_sticky_ena_q <= $unsigned(redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_cmpReg_q);
        end
    end

    // redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_enaAnd(LOGICAL,4692)
    assign redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_enaAnd_q = redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_sticky_ena_q & VCC_q;

    // redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_rdcnt(COUNTER,4684)
    // low=0, high=29, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_rdcnt_i <= 5'd0;
            redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_rdcnt_i == 5'd28)
            begin
                redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_rdcnt_eq <= 1'b0;
            end
            if (redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_rdcnt_eq == 1'b1)
            begin
                redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_rdcnt_i <= $unsigned(redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_rdcnt_i) + $unsigned(5'd3);
            end
            else
            begin
                redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_rdcnt_i <= $unsigned(redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_rdcnt_q = redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_rdcnt_i[4:0];

    // redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_inputreg0(DELAY,4682)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_inputreg0_q <= '0;
        end
        else
        begin
            redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_inputreg0_q <= $unsigned(x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh);
        end
    end

    // redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_wraddr(REG,4685)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_wraddr_q <= $unsigned(5'b11101);
        end
        else
        begin
            redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_wraddr_q <= $unsigned(redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_rdcnt_q);
        end
    end

    // redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_mem(DUALMEM,4683)
    assign redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_mem_ia = $unsigned(redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_inputreg0_q);
    assign redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_mem_aa = redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_wraddr_q;
    assign redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_mem_ab = redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_rdcnt_q;
    assign redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_mem_dmem (
        .clocken1(redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_mem_reset0),
        .clock1(clock),
        .address_a(redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_mem_aa),
        .data_a(redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_mem_ab),
        .q_b(redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_mem_q = redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_mem_iq[0:0];

    // lshl1_uid1739_i_unnamed_k0_zts6mmstv244(BITJOIN,1738)@34
    assign lshl1_uid1739_i_unnamed_k0_zts6mmstv244_q = {r32_uid1736_i_unnamed_k0_zts6mmstv244_q, redist93_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_hh_32_mem_q};

    // nSubChunkLow31_uid1741_i_unnamed_k0_zts6mmstv244(BITSELECT,1740)@34
    assign nSubChunkLow31_uid1741_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1739_i_unnamed_k0_zts6mmstv244_q[32:0];
    assign nSubChunkLow31_uid1741_i_unnamed_k0_zts6mmstv244_b = nSubChunkLow31_uid1741_i_unnamed_k0_zts6mmstv244_in[32:0];

    // r0Sub31_uid1742_i_unnamed_k0_zts6mmstv244(SUB,1741)@34
    assign r0Sub31_uid1742_i_unnamed_k0_zts6mmstv244_a = {1'b0, nSubChunkLow31_uid1741_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub31_uid1742_i_unnamed_k0_zts6mmstv244_b = {1'b0, dSubChunkLow31_uid1740_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub31_uid1742_i_unnamed_k0_zts6mmstv244_o = $unsigned(r0Sub31_uid1742_i_unnamed_k0_zts6mmstv244_a) - $unsigned(r0Sub31_uid1742_i_unnamed_k0_zts6mmstv244_b);
    assign r0Sub31_uid1742_i_unnamed_k0_zts6mmstv244_q = r0Sub31_uid1742_i_unnamed_k0_zts6mmstv244_o[33:0];

    // cond31_uid1745_i_unnamed_k0_zts6mmstv244(BITSELECT,1744)@34
    assign cond31_uid1745_i_unnamed_k0_zts6mmstv244_in = $unsigned({{31{r0Sub31_uid1742_i_unnamed_k0_zts6mmstv244_q[33]}}, r0Sub31_uid1742_i_unnamed_k0_zts6mmstv244_q});
    assign cond31_uid1745_i_unnamed_k0_zts6mmstv244_b = $unsigned(cond31_uid1745_i_unnamed_k0_zts6mmstv244_in[64:64]);

    // opSign31_uid1746_i_unnamed_k0_zts6mmstv244(LOGICAL,1745)@34
    assign opSign31_uid1746_i_unnamed_k0_zts6mmstv244_q = cond31_uid1745_i_unnamed_k0_zts6mmstv244_b | topBitsDOR_uid1744_i_unnamed_k0_zts6mmstv244_q;

    // q31_uid1752_i_unnamed_k0_zts6mmstv244(LOGICAL,1751)@34 + 1
    assign q31_uid1752_i_unnamed_k0_zts6mmstv244_qi = ~ (opSign31_uid1746_i_unnamed_k0_zts6mmstv244_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q31_uid1752_i_unnamed_k0_zts6mmstv244_delay ( .xin(q31_uid1752_i_unnamed_k0_zts6mmstv244_qi), .xout(q31_uid1752_i_unnamed_k0_zts6mmstv244_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist286_q31_uid1752_i_unnamed_k0_zts6mmstv244_q_32(DELAY,4307)
    dspba_delay_ver #( .width(1), .depth(30), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist286_q31_uid1752_i_unnamed_k0_zts6mmstv244_q_32 ( .xin(q31_uid1752_i_unnamed_k0_zts6mmstv244_q), .xout(redist286_q31_uid1752_i_unnamed_k0_zts6mmstv244_q_32_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist286_q31_uid1752_i_unnamed_k0_zts6mmstv244_q_32_outputreg0(DELAY,4757)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist286_q31_uid1752_i_unnamed_k0_zts6mmstv244_q_32_outputreg0_q <= '0;
        end
        else
        begin
            redist286_q31_uid1752_i_unnamed_k0_zts6mmstv244_q_32_outputreg0_q <= $unsigned(redist286_q31_uid1752_i_unnamed_k0_zts6mmstv244_q_32_q);
        end
    end

    // redist456_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_33(DELAY,4477)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist456_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_33_q <= '0;
        end
        else
        begin
            redist456_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_33_q <= $unsigned(redist455_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_32_q);
        end
    end

    // topBitsDOR30_uid1758_i_unnamed_k0_zts6mmstv244(BITSELECT,1757)@35
    assign topBitsDOR30_uid1758_i_unnamed_k0_zts6mmstv244_b = redist456_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_33_q[63:34];

    // topBitsDOR_uid1759_i_unnamed_k0_zts6mmstv244(LOGICAL,1758)@35
    assign topBitsDOR_uid1759_i_unnamed_k0_zts6mmstv244_q = $unsigned(topBitsDOR30_uid1758_i_unnamed_k0_zts6mmstv244_b != 30'b000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow30_uid1755_i_unnamed_k0_zts6mmstv244(BITSELECT,1754)@35
    assign dSubChunkLow30_uid1755_i_unnamed_k0_zts6mmstv244_in = redist456_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_33_q[33:0];
    assign dSubChunkLow30_uid1755_i_unnamed_k0_zts6mmstv244_b = dSubChunkLow30_uid1755_i_unnamed_k0_zts6mmstv244_in[33:0];

    // lshl31_uid1747_i_unnamed_k0_zts6mmstv244(BITSELECT,1746)@34
    assign lshl31_uid1747_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1739_i_unnamed_k0_zts6mmstv244_q[63:0];
    assign lshl31_uid1747_i_unnamed_k0_zts6mmstv244_b = lshl31_uid1747_i_unnamed_k0_zts6mmstv244_in[63:0];

    // r0SubRangeLeft31_uid1748_i_unnamed_k0_zts6mmstv244(BITSELECT,1747)@34
    assign r0SubRangeLeft31_uid1748_i_unnamed_k0_zts6mmstv244_in = r0Sub31_uid1742_i_unnamed_k0_zts6mmstv244_q[32:0];
    assign r0SubRangeLeft31_uid1748_i_unnamed_k0_zts6mmstv244_b = r0SubRangeLeft31_uid1748_i_unnamed_k0_zts6mmstv244_in[32:0];

    // rIteriMuxFirst31_uid1750_i_unnamed_k0_zts6mmstv244(BITJOIN,1749)@34
    assign rIteriMuxFirst31_uid1750_i_unnamed_k0_zts6mmstv244_q = {cstZ31_uid791_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft31_uid1748_i_unnamed_k0_zts6mmstv244_b};

    // r31_uid1751_i_unnamed_k0_zts6mmstv244(MUX,1750)@34 + 1
    assign r31_uid1751_i_unnamed_k0_zts6mmstv244_s = opSign31_uid1746_i_unnamed_k0_zts6mmstv244_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r31_uid1751_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
        end
        else
        begin
            unique case (r31_uid1751_i_unnamed_k0_zts6mmstv244_s)
                1'b0 : r31_uid1751_i_unnamed_k0_zts6mmstv244_q <= rIteriMuxFirst31_uid1750_i_unnamed_k0_zts6mmstv244_q;
                1'b1 : r31_uid1751_i_unnamed_k0_zts6mmstv244_q <= lshl31_uid1747_i_unnamed_k0_zts6mmstv244_b;
                default : r31_uid1751_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
            endcase
        end
    end

    // redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_notEnable(LOGICAL,4700)
    assign redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_notEnable_q = $unsigned(~ (VCC_q));

    // redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_nor(LOGICAL,4701)
    assign redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_nor_q = ~ (redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_notEnable_q | redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_sticky_ena_q);

    // redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_mem_last(CONSTANT,4697)
    assign redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_mem_last_q = $unsigned(6'b011101);

    // redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_cmp(LOGICAL,4698)
    assign redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_cmp_b = {1'b0, redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_rdcnt_q};
    assign redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_cmp_q = $unsigned(redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_mem_last_q == redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_cmp_b ? 1'b1 : 1'b0);

    // redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_cmpReg(REG,4699)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_cmpReg_q <= $unsigned(redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_cmp_q);
        end
    end

    // redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_sticky_ena(REG,4702)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_nor_q == 1'b1)
        begin
            redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_sticky_ena_q <= $unsigned(redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_cmpReg_q);
        end
    end

    // redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_enaAnd(LOGICAL,4703)
    assign redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_enaAnd_q = redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_sticky_ena_q & VCC_q;

    // redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_rdcnt(COUNTER,4695)
    // low=0, high=30, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_rdcnt_i <= 5'd0;
            redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_rdcnt_i == 5'd29)
            begin
                redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_rdcnt_eq <= 1'b0;
            end
            if (redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_rdcnt_eq == 1'b1)
            begin
                redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_rdcnt_i <= $unsigned(redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_rdcnt_i) + $unsigned(5'd2);
            end
            else
            begin
                redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_rdcnt_i <= $unsigned(redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_rdcnt_q = redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_rdcnt_i[4:0];

    // redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_inputreg0(DELAY,4693)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_inputreg0_q <= '0;
        end
        else
        begin
            redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_inputreg0_q <= $unsigned(x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii);
        end
    end

    // redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_wraddr(REG,4696)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_wraddr_q <= $unsigned(5'b11110);
        end
        else
        begin
            redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_wraddr_q <= $unsigned(redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_rdcnt_q);
        end
    end

    // redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_mem(DUALMEM,4694)
    assign redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_mem_ia = $unsigned(redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_inputreg0_q);
    assign redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_mem_aa = redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_wraddr_q;
    assign redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_mem_ab = redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_rdcnt_q;
    assign redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(31),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(31),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_mem_dmem (
        .clocken1(redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_mem_reset0),
        .clock1(clock),
        .address_a(redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_mem_aa),
        .data_a(redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_mem_ab),
        .q_b(redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_mem_q = redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_mem_iq[0:0];

    // lshl1_uid1754_i_unnamed_k0_zts6mmstv244(BITJOIN,1753)@35
    assign lshl1_uid1754_i_unnamed_k0_zts6mmstv244_q = {r31_uid1751_i_unnamed_k0_zts6mmstv244_q, redist94_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ii_33_mem_q};

    // nSubChunkLow30_uid1756_i_unnamed_k0_zts6mmstv244(BITSELECT,1755)@35
    assign nSubChunkLow30_uid1756_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1754_i_unnamed_k0_zts6mmstv244_q[33:0];
    assign nSubChunkLow30_uid1756_i_unnamed_k0_zts6mmstv244_b = nSubChunkLow30_uid1756_i_unnamed_k0_zts6mmstv244_in[33:0];

    // r0Sub30_uid1757_i_unnamed_k0_zts6mmstv244(SUB,1756)@35
    assign r0Sub30_uid1757_i_unnamed_k0_zts6mmstv244_a = {1'b0, nSubChunkLow30_uid1756_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub30_uid1757_i_unnamed_k0_zts6mmstv244_b = {1'b0, dSubChunkLow30_uid1755_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub30_uid1757_i_unnamed_k0_zts6mmstv244_o = $unsigned(r0Sub30_uid1757_i_unnamed_k0_zts6mmstv244_a) - $unsigned(r0Sub30_uid1757_i_unnamed_k0_zts6mmstv244_b);
    assign r0Sub30_uid1757_i_unnamed_k0_zts6mmstv244_q = r0Sub30_uid1757_i_unnamed_k0_zts6mmstv244_o[34:0];

    // cond30_uid1760_i_unnamed_k0_zts6mmstv244(BITSELECT,1759)@35
    assign cond30_uid1760_i_unnamed_k0_zts6mmstv244_in = $unsigned({{30{r0Sub30_uid1757_i_unnamed_k0_zts6mmstv244_q[34]}}, r0Sub30_uid1757_i_unnamed_k0_zts6mmstv244_q});
    assign cond30_uid1760_i_unnamed_k0_zts6mmstv244_b = $unsigned(cond30_uid1760_i_unnamed_k0_zts6mmstv244_in[64:64]);

    // opSign30_uid1761_i_unnamed_k0_zts6mmstv244(LOGICAL,1760)@35
    assign opSign30_uid1761_i_unnamed_k0_zts6mmstv244_q = cond30_uid1760_i_unnamed_k0_zts6mmstv244_b | topBitsDOR_uid1759_i_unnamed_k0_zts6mmstv244_q;

    // q30_uid1767_i_unnamed_k0_zts6mmstv244(LOGICAL,1766)@35 + 1
    assign q30_uid1767_i_unnamed_k0_zts6mmstv244_qi = ~ (opSign30_uid1761_i_unnamed_k0_zts6mmstv244_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q30_uid1767_i_unnamed_k0_zts6mmstv244_delay ( .xin(q30_uid1767_i_unnamed_k0_zts6mmstv244_qi), .xout(q30_uid1767_i_unnamed_k0_zts6mmstv244_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist285_q30_uid1767_i_unnamed_k0_zts6mmstv244_q_31(DELAY,4306)
    dspba_delay_ver #( .width(1), .depth(30), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist285_q30_uid1767_i_unnamed_k0_zts6mmstv244_q_31 ( .xin(q30_uid1767_i_unnamed_k0_zts6mmstv244_q), .xout(redist285_q30_uid1767_i_unnamed_k0_zts6mmstv244_q_31_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist457_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_34(DELAY,4478)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist457_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_34_q <= '0;
        end
        else
        begin
            redist457_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_34_q <= $unsigned(redist456_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_33_q);
        end
    end

    // topBitsDOR29_uid1773_i_unnamed_k0_zts6mmstv244(BITSELECT,1772)@36
    assign topBitsDOR29_uid1773_i_unnamed_k0_zts6mmstv244_b = redist457_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_34_q[63:35];

    // topBitsDOR_uid1774_i_unnamed_k0_zts6mmstv244(LOGICAL,1773)@36
    assign topBitsDOR_uid1774_i_unnamed_k0_zts6mmstv244_q = $unsigned(topBitsDOR29_uid1773_i_unnamed_k0_zts6mmstv244_b != 29'b00000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow29_uid1770_i_unnamed_k0_zts6mmstv244(BITSELECT,1769)@36
    assign dSubChunkLow29_uid1770_i_unnamed_k0_zts6mmstv244_in = redist457_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_34_q[34:0];
    assign dSubChunkLow29_uid1770_i_unnamed_k0_zts6mmstv244_b = dSubChunkLow29_uid1770_i_unnamed_k0_zts6mmstv244_in[34:0];

    // lshl30_uid1762_i_unnamed_k0_zts6mmstv244(BITSELECT,1761)@35
    assign lshl30_uid1762_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1754_i_unnamed_k0_zts6mmstv244_q[63:0];
    assign lshl30_uid1762_i_unnamed_k0_zts6mmstv244_b = lshl30_uid1762_i_unnamed_k0_zts6mmstv244_in[63:0];

    // r0SubRangeLeft30_uid1763_i_unnamed_k0_zts6mmstv244(BITSELECT,1762)@35
    assign r0SubRangeLeft30_uid1763_i_unnamed_k0_zts6mmstv244_in = r0Sub30_uid1757_i_unnamed_k0_zts6mmstv244_q[33:0];
    assign r0SubRangeLeft30_uid1763_i_unnamed_k0_zts6mmstv244_b = r0SubRangeLeft30_uid1763_i_unnamed_k0_zts6mmstv244_in[33:0];

    // rIteriMuxFirst30_uid1765_i_unnamed_k0_zts6mmstv244(BITJOIN,1764)@35
    assign rIteriMuxFirst30_uid1765_i_unnamed_k0_zts6mmstv244_q = {cstZ30_uid806_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft30_uid1763_i_unnamed_k0_zts6mmstv244_b};

    // r30_uid1766_i_unnamed_k0_zts6mmstv244(MUX,1765)@35 + 1
    assign r30_uid1766_i_unnamed_k0_zts6mmstv244_s = opSign30_uid1761_i_unnamed_k0_zts6mmstv244_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r30_uid1766_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
        end
        else
        begin
            unique case (r30_uid1766_i_unnamed_k0_zts6mmstv244_s)
                1'b0 : r30_uid1766_i_unnamed_k0_zts6mmstv244_q <= rIteriMuxFirst30_uid1765_i_unnamed_k0_zts6mmstv244_q;
                1'b1 : r30_uid1766_i_unnamed_k0_zts6mmstv244_q <= lshl30_uid1762_i_unnamed_k0_zts6mmstv244_b;
                default : r30_uid1766_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
            endcase
        end
    end

    // redist95_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_jj_34(DELAY,4116)
    dspba_delay_ver #( .width(1), .depth(34), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist95_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_jj_34 ( .xin(x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_jj), .xout(redist95_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_jj_34_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1769_i_unnamed_k0_zts6mmstv244(BITJOIN,1768)@36
    assign lshl1_uid1769_i_unnamed_k0_zts6mmstv244_q = {r30_uid1766_i_unnamed_k0_zts6mmstv244_q, redist95_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_jj_34_q};

    // nSubChunkLow29_uid1771_i_unnamed_k0_zts6mmstv244(BITSELECT,1770)@36
    assign nSubChunkLow29_uid1771_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1769_i_unnamed_k0_zts6mmstv244_q[34:0];
    assign nSubChunkLow29_uid1771_i_unnamed_k0_zts6mmstv244_b = nSubChunkLow29_uid1771_i_unnamed_k0_zts6mmstv244_in[34:0];

    // r0Sub29_uid1772_i_unnamed_k0_zts6mmstv244(SUB,1771)@36
    assign r0Sub29_uid1772_i_unnamed_k0_zts6mmstv244_a = {1'b0, nSubChunkLow29_uid1771_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub29_uid1772_i_unnamed_k0_zts6mmstv244_b = {1'b0, dSubChunkLow29_uid1770_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub29_uid1772_i_unnamed_k0_zts6mmstv244_o = $unsigned(r0Sub29_uid1772_i_unnamed_k0_zts6mmstv244_a) - $unsigned(r0Sub29_uid1772_i_unnamed_k0_zts6mmstv244_b);
    assign r0Sub29_uid1772_i_unnamed_k0_zts6mmstv244_q = r0Sub29_uid1772_i_unnamed_k0_zts6mmstv244_o[35:0];

    // cond29_uid1775_i_unnamed_k0_zts6mmstv244(BITSELECT,1774)@36
    assign cond29_uid1775_i_unnamed_k0_zts6mmstv244_in = $unsigned({{29{r0Sub29_uid1772_i_unnamed_k0_zts6mmstv244_q[35]}}, r0Sub29_uid1772_i_unnamed_k0_zts6mmstv244_q});
    assign cond29_uid1775_i_unnamed_k0_zts6mmstv244_b = $unsigned(cond29_uid1775_i_unnamed_k0_zts6mmstv244_in[64:64]);

    // opSign29_uid1776_i_unnamed_k0_zts6mmstv244(LOGICAL,1775)@36
    assign opSign29_uid1776_i_unnamed_k0_zts6mmstv244_q = cond29_uid1775_i_unnamed_k0_zts6mmstv244_b | topBitsDOR_uid1774_i_unnamed_k0_zts6mmstv244_q;

    // q29_uid1782_i_unnamed_k0_zts6mmstv244(LOGICAL,1781)@36 + 1
    assign q29_uid1782_i_unnamed_k0_zts6mmstv244_qi = ~ (opSign29_uid1776_i_unnamed_k0_zts6mmstv244_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q29_uid1782_i_unnamed_k0_zts6mmstv244_delay ( .xin(q29_uid1782_i_unnamed_k0_zts6mmstv244_qi), .xout(q29_uid1782_i_unnamed_k0_zts6mmstv244_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist284_q29_uid1782_i_unnamed_k0_zts6mmstv244_q_30(DELAY,4305)
    dspba_delay_ver #( .width(1), .depth(29), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist284_q29_uid1782_i_unnamed_k0_zts6mmstv244_q_30 ( .xin(q29_uid1782_i_unnamed_k0_zts6mmstv244_q), .xout(redist284_q29_uid1782_i_unnamed_k0_zts6mmstv244_q_30_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist458_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_35(DELAY,4479)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist458_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_35_q <= '0;
        end
        else
        begin
            redist458_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_35_q <= $unsigned(redist457_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_34_q);
        end
    end

    // topBitsDOR28_uid1788_i_unnamed_k0_zts6mmstv244(BITSELECT,1787)@37
    assign topBitsDOR28_uid1788_i_unnamed_k0_zts6mmstv244_b = redist458_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_35_q[63:36];

    // topBitsDOR_uid1789_i_unnamed_k0_zts6mmstv244(LOGICAL,1788)@37
    assign topBitsDOR_uid1789_i_unnamed_k0_zts6mmstv244_q = $unsigned(topBitsDOR28_uid1788_i_unnamed_k0_zts6mmstv244_b != 28'b0000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow28_uid1785_i_unnamed_k0_zts6mmstv244(BITSELECT,1784)@37
    assign dSubChunkLow28_uid1785_i_unnamed_k0_zts6mmstv244_in = redist458_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_35_q[35:0];
    assign dSubChunkLow28_uid1785_i_unnamed_k0_zts6mmstv244_b = dSubChunkLow28_uid1785_i_unnamed_k0_zts6mmstv244_in[35:0];

    // lshl29_uid1777_i_unnamed_k0_zts6mmstv244(BITSELECT,1776)@36
    assign lshl29_uid1777_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1769_i_unnamed_k0_zts6mmstv244_q[63:0];
    assign lshl29_uid1777_i_unnamed_k0_zts6mmstv244_b = lshl29_uid1777_i_unnamed_k0_zts6mmstv244_in[63:0];

    // r0SubRangeLeft29_uid1778_i_unnamed_k0_zts6mmstv244(BITSELECT,1777)@36
    assign r0SubRangeLeft29_uid1778_i_unnamed_k0_zts6mmstv244_in = r0Sub29_uid1772_i_unnamed_k0_zts6mmstv244_q[34:0];
    assign r0SubRangeLeft29_uid1778_i_unnamed_k0_zts6mmstv244_b = r0SubRangeLeft29_uid1778_i_unnamed_k0_zts6mmstv244_in[34:0];

    // rIteriMuxFirst29_uid1780_i_unnamed_k0_zts6mmstv244(BITJOIN,1779)@36
    assign rIteriMuxFirst29_uid1780_i_unnamed_k0_zts6mmstv244_q = {cstZ29_uid821_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft29_uid1778_i_unnamed_k0_zts6mmstv244_b};

    // r29_uid1781_i_unnamed_k0_zts6mmstv244(MUX,1780)@36 + 1
    assign r29_uid1781_i_unnamed_k0_zts6mmstv244_s = opSign29_uid1776_i_unnamed_k0_zts6mmstv244_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r29_uid1781_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
        end
        else
        begin
            unique case (r29_uid1781_i_unnamed_k0_zts6mmstv244_s)
                1'b0 : r29_uid1781_i_unnamed_k0_zts6mmstv244_q <= rIteriMuxFirst29_uid1780_i_unnamed_k0_zts6mmstv244_q;
                1'b1 : r29_uid1781_i_unnamed_k0_zts6mmstv244_q <= lshl29_uid1777_i_unnamed_k0_zts6mmstv244_b;
                default : r29_uid1781_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
            endcase
        end
    end

    // redist96_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_kk_35(DELAY,4117)
    dspba_delay_ver #( .width(1), .depth(35), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist96_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_kk_35 ( .xin(x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_kk), .xout(redist96_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_kk_35_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1784_i_unnamed_k0_zts6mmstv244(BITJOIN,1783)@37
    assign lshl1_uid1784_i_unnamed_k0_zts6mmstv244_q = {r29_uid1781_i_unnamed_k0_zts6mmstv244_q, redist96_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_kk_35_q};

    // nSubChunkLow28_uid1786_i_unnamed_k0_zts6mmstv244(BITSELECT,1785)@37
    assign nSubChunkLow28_uid1786_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1784_i_unnamed_k0_zts6mmstv244_q[35:0];
    assign nSubChunkLow28_uid1786_i_unnamed_k0_zts6mmstv244_b = nSubChunkLow28_uid1786_i_unnamed_k0_zts6mmstv244_in[35:0];

    // r0Sub28_uid1787_i_unnamed_k0_zts6mmstv244(SUB,1786)@37
    assign r0Sub28_uid1787_i_unnamed_k0_zts6mmstv244_a = {1'b0, nSubChunkLow28_uid1786_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub28_uid1787_i_unnamed_k0_zts6mmstv244_b = {1'b0, dSubChunkLow28_uid1785_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub28_uid1787_i_unnamed_k0_zts6mmstv244_o = $unsigned(r0Sub28_uid1787_i_unnamed_k0_zts6mmstv244_a) - $unsigned(r0Sub28_uid1787_i_unnamed_k0_zts6mmstv244_b);
    assign r0Sub28_uid1787_i_unnamed_k0_zts6mmstv244_q = r0Sub28_uid1787_i_unnamed_k0_zts6mmstv244_o[36:0];

    // cond28_uid1790_i_unnamed_k0_zts6mmstv244(BITSELECT,1789)@37
    assign cond28_uid1790_i_unnamed_k0_zts6mmstv244_in = $unsigned({{28{r0Sub28_uid1787_i_unnamed_k0_zts6mmstv244_q[36]}}, r0Sub28_uid1787_i_unnamed_k0_zts6mmstv244_q});
    assign cond28_uid1790_i_unnamed_k0_zts6mmstv244_b = $unsigned(cond28_uid1790_i_unnamed_k0_zts6mmstv244_in[64:64]);

    // opSign28_uid1791_i_unnamed_k0_zts6mmstv244(LOGICAL,1790)@37
    assign opSign28_uid1791_i_unnamed_k0_zts6mmstv244_q = cond28_uid1790_i_unnamed_k0_zts6mmstv244_b | topBitsDOR_uid1789_i_unnamed_k0_zts6mmstv244_q;

    // q28_uid1797_i_unnamed_k0_zts6mmstv244(LOGICAL,1796)@37 + 1
    assign q28_uid1797_i_unnamed_k0_zts6mmstv244_qi = ~ (opSign28_uid1791_i_unnamed_k0_zts6mmstv244_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q28_uid1797_i_unnamed_k0_zts6mmstv244_delay ( .xin(q28_uid1797_i_unnamed_k0_zts6mmstv244_qi), .xout(q28_uid1797_i_unnamed_k0_zts6mmstv244_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist283_q28_uid1797_i_unnamed_k0_zts6mmstv244_q_29(DELAY,4304)
    dspba_delay_ver #( .width(1), .depth(28), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist283_q28_uid1797_i_unnamed_k0_zts6mmstv244_q_29 ( .xin(q28_uid1797_i_unnamed_k0_zts6mmstv244_q), .xout(redist283_q28_uid1797_i_unnamed_k0_zts6mmstv244_q_29_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist459_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_36(DELAY,4480)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist459_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_36_q <= '0;
        end
        else
        begin
            redist459_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_36_q <= $unsigned(redist458_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_35_q);
        end
    end

    // topBitsDOR27_uid1803_i_unnamed_k0_zts6mmstv244(BITSELECT,1802)@38
    assign topBitsDOR27_uid1803_i_unnamed_k0_zts6mmstv244_b = redist459_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_36_q[63:37];

    // topBitsDOR_uid1804_i_unnamed_k0_zts6mmstv244(LOGICAL,1803)@38
    assign topBitsDOR_uid1804_i_unnamed_k0_zts6mmstv244_q = $unsigned(topBitsDOR27_uid1803_i_unnamed_k0_zts6mmstv244_b != 27'b000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow27_uid1800_i_unnamed_k0_zts6mmstv244(BITSELECT,1799)@38
    assign dSubChunkLow27_uid1800_i_unnamed_k0_zts6mmstv244_in = redist459_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_36_q[36:0];
    assign dSubChunkLow27_uid1800_i_unnamed_k0_zts6mmstv244_b = dSubChunkLow27_uid1800_i_unnamed_k0_zts6mmstv244_in[36:0];

    // lshl28_uid1792_i_unnamed_k0_zts6mmstv244(BITSELECT,1791)@37
    assign lshl28_uid1792_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1784_i_unnamed_k0_zts6mmstv244_q[63:0];
    assign lshl28_uid1792_i_unnamed_k0_zts6mmstv244_b = lshl28_uid1792_i_unnamed_k0_zts6mmstv244_in[63:0];

    // r0SubRangeLeft28_uid1793_i_unnamed_k0_zts6mmstv244(BITSELECT,1792)@37
    assign r0SubRangeLeft28_uid1793_i_unnamed_k0_zts6mmstv244_in = r0Sub28_uid1787_i_unnamed_k0_zts6mmstv244_q[35:0];
    assign r0SubRangeLeft28_uid1793_i_unnamed_k0_zts6mmstv244_b = r0SubRangeLeft28_uid1793_i_unnamed_k0_zts6mmstv244_in[35:0];

    // rIteriMuxFirst28_uid1795_i_unnamed_k0_zts6mmstv244(BITJOIN,1794)@37
    assign rIteriMuxFirst28_uid1795_i_unnamed_k0_zts6mmstv244_q = {cstZ28_uid836_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft28_uid1793_i_unnamed_k0_zts6mmstv244_b};

    // r28_uid1796_i_unnamed_k0_zts6mmstv244(MUX,1795)@37 + 1
    assign r28_uid1796_i_unnamed_k0_zts6mmstv244_s = opSign28_uid1791_i_unnamed_k0_zts6mmstv244_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r28_uid1796_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
        end
        else
        begin
            unique case (r28_uid1796_i_unnamed_k0_zts6mmstv244_s)
                1'b0 : r28_uid1796_i_unnamed_k0_zts6mmstv244_q <= rIteriMuxFirst28_uid1795_i_unnamed_k0_zts6mmstv244_q;
                1'b1 : r28_uid1796_i_unnamed_k0_zts6mmstv244_q <= lshl28_uid1792_i_unnamed_k0_zts6mmstv244_b;
                default : r28_uid1796_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
            endcase
        end
    end

    // redist97_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ll_36(DELAY,4118)
    dspba_delay_ver #( .width(1), .depth(36), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist97_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ll_36 ( .xin(x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ll), .xout(redist97_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ll_36_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1799_i_unnamed_k0_zts6mmstv244(BITJOIN,1798)@38
    assign lshl1_uid1799_i_unnamed_k0_zts6mmstv244_q = {r28_uid1796_i_unnamed_k0_zts6mmstv244_q, redist97_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ll_36_q};

    // nSubChunkLow27_uid1801_i_unnamed_k0_zts6mmstv244(BITSELECT,1800)@38
    assign nSubChunkLow27_uid1801_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1799_i_unnamed_k0_zts6mmstv244_q[36:0];
    assign nSubChunkLow27_uid1801_i_unnamed_k0_zts6mmstv244_b = nSubChunkLow27_uid1801_i_unnamed_k0_zts6mmstv244_in[36:0];

    // r0Sub27_uid1802_i_unnamed_k0_zts6mmstv244(SUB,1801)@38
    assign r0Sub27_uid1802_i_unnamed_k0_zts6mmstv244_a = {1'b0, nSubChunkLow27_uid1801_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub27_uid1802_i_unnamed_k0_zts6mmstv244_b = {1'b0, dSubChunkLow27_uid1800_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub27_uid1802_i_unnamed_k0_zts6mmstv244_o = $unsigned(r0Sub27_uid1802_i_unnamed_k0_zts6mmstv244_a) - $unsigned(r0Sub27_uid1802_i_unnamed_k0_zts6mmstv244_b);
    assign r0Sub27_uid1802_i_unnamed_k0_zts6mmstv244_q = r0Sub27_uid1802_i_unnamed_k0_zts6mmstv244_o[37:0];

    // cond27_uid1805_i_unnamed_k0_zts6mmstv244(BITSELECT,1804)@38
    assign cond27_uid1805_i_unnamed_k0_zts6mmstv244_in = $unsigned({{27{r0Sub27_uid1802_i_unnamed_k0_zts6mmstv244_q[37]}}, r0Sub27_uid1802_i_unnamed_k0_zts6mmstv244_q});
    assign cond27_uid1805_i_unnamed_k0_zts6mmstv244_b = $unsigned(cond27_uid1805_i_unnamed_k0_zts6mmstv244_in[64:64]);

    // opSign27_uid1806_i_unnamed_k0_zts6mmstv244(LOGICAL,1805)@38
    assign opSign27_uid1806_i_unnamed_k0_zts6mmstv244_q = cond27_uid1805_i_unnamed_k0_zts6mmstv244_b | topBitsDOR_uid1804_i_unnamed_k0_zts6mmstv244_q;

    // q27_uid1812_i_unnamed_k0_zts6mmstv244(LOGICAL,1811)@38 + 1
    assign q27_uid1812_i_unnamed_k0_zts6mmstv244_qi = ~ (opSign27_uid1806_i_unnamed_k0_zts6mmstv244_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q27_uid1812_i_unnamed_k0_zts6mmstv244_delay ( .xin(q27_uid1812_i_unnamed_k0_zts6mmstv244_qi), .xout(q27_uid1812_i_unnamed_k0_zts6mmstv244_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist282_q27_uid1812_i_unnamed_k0_zts6mmstv244_q_28(DELAY,4303)
    dspba_delay_ver #( .width(1), .depth(27), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist282_q27_uid1812_i_unnamed_k0_zts6mmstv244_q_28 ( .xin(q27_uid1812_i_unnamed_k0_zts6mmstv244_q), .xout(redist282_q27_uid1812_i_unnamed_k0_zts6mmstv244_q_28_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist460_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_37(DELAY,4481)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist460_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_37_q <= '0;
        end
        else
        begin
            redist460_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_37_q <= $unsigned(redist459_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_36_q);
        end
    end

    // topBitsDOR26_uid1818_i_unnamed_k0_zts6mmstv244(BITSELECT,1817)@39
    assign topBitsDOR26_uid1818_i_unnamed_k0_zts6mmstv244_b = redist460_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_37_q[63:38];

    // topBitsDOR_uid1819_i_unnamed_k0_zts6mmstv244(LOGICAL,1818)@39
    assign topBitsDOR_uid1819_i_unnamed_k0_zts6mmstv244_q = $unsigned(topBitsDOR26_uid1818_i_unnamed_k0_zts6mmstv244_b != 26'b00000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow26_uid1815_i_unnamed_k0_zts6mmstv244(BITSELECT,1814)@39
    assign dSubChunkLow26_uid1815_i_unnamed_k0_zts6mmstv244_in = redist460_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_37_q[37:0];
    assign dSubChunkLow26_uid1815_i_unnamed_k0_zts6mmstv244_b = dSubChunkLow26_uid1815_i_unnamed_k0_zts6mmstv244_in[37:0];

    // lshl27_uid1807_i_unnamed_k0_zts6mmstv244(BITSELECT,1806)@38
    assign lshl27_uid1807_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1799_i_unnamed_k0_zts6mmstv244_q[63:0];
    assign lshl27_uid1807_i_unnamed_k0_zts6mmstv244_b = lshl27_uid1807_i_unnamed_k0_zts6mmstv244_in[63:0];

    // r0SubRangeLeft27_uid1808_i_unnamed_k0_zts6mmstv244(BITSELECT,1807)@38
    assign r0SubRangeLeft27_uid1808_i_unnamed_k0_zts6mmstv244_in = r0Sub27_uid1802_i_unnamed_k0_zts6mmstv244_q[36:0];
    assign r0SubRangeLeft27_uid1808_i_unnamed_k0_zts6mmstv244_b = r0SubRangeLeft27_uid1808_i_unnamed_k0_zts6mmstv244_in[36:0];

    // rIteriMuxFirst27_uid1810_i_unnamed_k0_zts6mmstv244(BITJOIN,1809)@38
    assign rIteriMuxFirst27_uid1810_i_unnamed_k0_zts6mmstv244_q = {cstZ27_uid851_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft27_uid1808_i_unnamed_k0_zts6mmstv244_b};

    // r27_uid1811_i_unnamed_k0_zts6mmstv244(MUX,1810)@38 + 1
    assign r27_uid1811_i_unnamed_k0_zts6mmstv244_s = opSign27_uid1806_i_unnamed_k0_zts6mmstv244_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r27_uid1811_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
        end
        else
        begin
            unique case (r27_uid1811_i_unnamed_k0_zts6mmstv244_s)
                1'b0 : r27_uid1811_i_unnamed_k0_zts6mmstv244_q <= rIteriMuxFirst27_uid1810_i_unnamed_k0_zts6mmstv244_q;
                1'b1 : r27_uid1811_i_unnamed_k0_zts6mmstv244_q <= lshl27_uid1807_i_unnamed_k0_zts6mmstv244_b;
                default : r27_uid1811_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
            endcase
        end
    end

    // redist98_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_mm_37(DELAY,4119)
    dspba_delay_ver #( .width(1), .depth(37), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist98_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_mm_37 ( .xin(x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_mm), .xout(redist98_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_mm_37_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1814_i_unnamed_k0_zts6mmstv244(BITJOIN,1813)@39
    assign lshl1_uid1814_i_unnamed_k0_zts6mmstv244_q = {r27_uid1811_i_unnamed_k0_zts6mmstv244_q, redist98_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_mm_37_q};

    // nSubChunkLow26_uid1816_i_unnamed_k0_zts6mmstv244(BITSELECT,1815)@39
    assign nSubChunkLow26_uid1816_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1814_i_unnamed_k0_zts6mmstv244_q[37:0];
    assign nSubChunkLow26_uid1816_i_unnamed_k0_zts6mmstv244_b = nSubChunkLow26_uid1816_i_unnamed_k0_zts6mmstv244_in[37:0];

    // r0Sub26_uid1817_i_unnamed_k0_zts6mmstv244(SUB,1816)@39
    assign r0Sub26_uid1817_i_unnamed_k0_zts6mmstv244_a = {1'b0, nSubChunkLow26_uid1816_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub26_uid1817_i_unnamed_k0_zts6mmstv244_b = {1'b0, dSubChunkLow26_uid1815_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub26_uid1817_i_unnamed_k0_zts6mmstv244_o = $unsigned(r0Sub26_uid1817_i_unnamed_k0_zts6mmstv244_a) - $unsigned(r0Sub26_uid1817_i_unnamed_k0_zts6mmstv244_b);
    assign r0Sub26_uid1817_i_unnamed_k0_zts6mmstv244_q = r0Sub26_uid1817_i_unnamed_k0_zts6mmstv244_o[38:0];

    // cond26_uid1820_i_unnamed_k0_zts6mmstv244(BITSELECT,1819)@39
    assign cond26_uid1820_i_unnamed_k0_zts6mmstv244_in = $unsigned({{26{r0Sub26_uid1817_i_unnamed_k0_zts6mmstv244_q[38]}}, r0Sub26_uid1817_i_unnamed_k0_zts6mmstv244_q});
    assign cond26_uid1820_i_unnamed_k0_zts6mmstv244_b = $unsigned(cond26_uid1820_i_unnamed_k0_zts6mmstv244_in[64:64]);

    // opSign26_uid1821_i_unnamed_k0_zts6mmstv244(LOGICAL,1820)@39
    assign opSign26_uid1821_i_unnamed_k0_zts6mmstv244_q = cond26_uid1820_i_unnamed_k0_zts6mmstv244_b | topBitsDOR_uid1819_i_unnamed_k0_zts6mmstv244_q;

    // q26_uid1827_i_unnamed_k0_zts6mmstv244(LOGICAL,1826)@39 + 1
    assign q26_uid1827_i_unnamed_k0_zts6mmstv244_qi = ~ (opSign26_uid1821_i_unnamed_k0_zts6mmstv244_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q26_uid1827_i_unnamed_k0_zts6mmstv244_delay ( .xin(q26_uid1827_i_unnamed_k0_zts6mmstv244_qi), .xout(q26_uid1827_i_unnamed_k0_zts6mmstv244_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist281_q26_uid1827_i_unnamed_k0_zts6mmstv244_q_27(DELAY,4302)
    dspba_delay_ver #( .width(1), .depth(26), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist281_q26_uid1827_i_unnamed_k0_zts6mmstv244_q_27 ( .xin(q26_uid1827_i_unnamed_k0_zts6mmstv244_q), .xout(redist281_q26_uid1827_i_unnamed_k0_zts6mmstv244_q_27_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist461_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_38(DELAY,4482)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist461_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_38_q <= '0;
        end
        else
        begin
            redist461_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_38_q <= $unsigned(redist460_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_37_q);
        end
    end

    // topBitsDOR25_uid1833_i_unnamed_k0_zts6mmstv244(BITSELECT,1832)@40
    assign topBitsDOR25_uid1833_i_unnamed_k0_zts6mmstv244_b = redist461_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_38_q[63:39];

    // topBitsDOR_uid1834_i_unnamed_k0_zts6mmstv244(LOGICAL,1833)@40
    assign topBitsDOR_uid1834_i_unnamed_k0_zts6mmstv244_q = $unsigned(topBitsDOR25_uid1833_i_unnamed_k0_zts6mmstv244_b != 25'b0000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow25_uid1830_i_unnamed_k0_zts6mmstv244(BITSELECT,1829)@40
    assign dSubChunkLow25_uid1830_i_unnamed_k0_zts6mmstv244_in = redist461_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_38_q[38:0];
    assign dSubChunkLow25_uid1830_i_unnamed_k0_zts6mmstv244_b = dSubChunkLow25_uid1830_i_unnamed_k0_zts6mmstv244_in[38:0];

    // lshl26_uid1822_i_unnamed_k0_zts6mmstv244(BITSELECT,1821)@39
    assign lshl26_uid1822_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1814_i_unnamed_k0_zts6mmstv244_q[63:0];
    assign lshl26_uid1822_i_unnamed_k0_zts6mmstv244_b = lshl26_uid1822_i_unnamed_k0_zts6mmstv244_in[63:0];

    // r0SubRangeLeft26_uid1823_i_unnamed_k0_zts6mmstv244(BITSELECT,1822)@39
    assign r0SubRangeLeft26_uid1823_i_unnamed_k0_zts6mmstv244_in = r0Sub26_uid1817_i_unnamed_k0_zts6mmstv244_q[37:0];
    assign r0SubRangeLeft26_uid1823_i_unnamed_k0_zts6mmstv244_b = r0SubRangeLeft26_uid1823_i_unnamed_k0_zts6mmstv244_in[37:0];

    // rIteriMuxFirst26_uid1825_i_unnamed_k0_zts6mmstv244(BITJOIN,1824)@39
    assign rIteriMuxFirst26_uid1825_i_unnamed_k0_zts6mmstv244_q = {cstZ26_uid866_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft26_uid1823_i_unnamed_k0_zts6mmstv244_b};

    // r26_uid1826_i_unnamed_k0_zts6mmstv244(MUX,1825)@39 + 1
    assign r26_uid1826_i_unnamed_k0_zts6mmstv244_s = opSign26_uid1821_i_unnamed_k0_zts6mmstv244_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r26_uid1826_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
        end
        else
        begin
            unique case (r26_uid1826_i_unnamed_k0_zts6mmstv244_s)
                1'b0 : r26_uid1826_i_unnamed_k0_zts6mmstv244_q <= rIteriMuxFirst26_uid1825_i_unnamed_k0_zts6mmstv244_q;
                1'b1 : r26_uid1826_i_unnamed_k0_zts6mmstv244_q <= lshl26_uid1822_i_unnamed_k0_zts6mmstv244_b;
                default : r26_uid1826_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
            endcase
        end
    end

    // redist99_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_nn_38(DELAY,4120)
    dspba_delay_ver #( .width(1), .depth(38), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist99_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_nn_38 ( .xin(x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_nn), .xout(redist99_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_nn_38_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1829_i_unnamed_k0_zts6mmstv244(BITJOIN,1828)@40
    assign lshl1_uid1829_i_unnamed_k0_zts6mmstv244_q = {r26_uid1826_i_unnamed_k0_zts6mmstv244_q, redist99_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_nn_38_q};

    // nSubChunkLow25_uid1831_i_unnamed_k0_zts6mmstv244(BITSELECT,1830)@40
    assign nSubChunkLow25_uid1831_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1829_i_unnamed_k0_zts6mmstv244_q[38:0];
    assign nSubChunkLow25_uid1831_i_unnamed_k0_zts6mmstv244_b = nSubChunkLow25_uid1831_i_unnamed_k0_zts6mmstv244_in[38:0];

    // r0Sub25_uid1832_i_unnamed_k0_zts6mmstv244(SUB,1831)@40
    assign r0Sub25_uid1832_i_unnamed_k0_zts6mmstv244_a = {1'b0, nSubChunkLow25_uid1831_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub25_uid1832_i_unnamed_k0_zts6mmstv244_b = {1'b0, dSubChunkLow25_uid1830_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub25_uid1832_i_unnamed_k0_zts6mmstv244_o = $unsigned(r0Sub25_uid1832_i_unnamed_k0_zts6mmstv244_a) - $unsigned(r0Sub25_uid1832_i_unnamed_k0_zts6mmstv244_b);
    assign r0Sub25_uid1832_i_unnamed_k0_zts6mmstv244_q = r0Sub25_uid1832_i_unnamed_k0_zts6mmstv244_o[39:0];

    // cond25_uid1835_i_unnamed_k0_zts6mmstv244(BITSELECT,1834)@40
    assign cond25_uid1835_i_unnamed_k0_zts6mmstv244_in = $unsigned({{25{r0Sub25_uid1832_i_unnamed_k0_zts6mmstv244_q[39]}}, r0Sub25_uid1832_i_unnamed_k0_zts6mmstv244_q});
    assign cond25_uid1835_i_unnamed_k0_zts6mmstv244_b = $unsigned(cond25_uid1835_i_unnamed_k0_zts6mmstv244_in[64:64]);

    // opSign25_uid1836_i_unnamed_k0_zts6mmstv244(LOGICAL,1835)@40
    assign opSign25_uid1836_i_unnamed_k0_zts6mmstv244_q = cond25_uid1835_i_unnamed_k0_zts6mmstv244_b | topBitsDOR_uid1834_i_unnamed_k0_zts6mmstv244_q;

    // q25_uid1842_i_unnamed_k0_zts6mmstv244(LOGICAL,1841)@40 + 1
    assign q25_uid1842_i_unnamed_k0_zts6mmstv244_qi = ~ (opSign25_uid1836_i_unnamed_k0_zts6mmstv244_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q25_uid1842_i_unnamed_k0_zts6mmstv244_delay ( .xin(q25_uid1842_i_unnamed_k0_zts6mmstv244_qi), .xout(q25_uid1842_i_unnamed_k0_zts6mmstv244_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist280_q25_uid1842_i_unnamed_k0_zts6mmstv244_q_26(DELAY,4301)
    dspba_delay_ver #( .width(1), .depth(25), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist280_q25_uid1842_i_unnamed_k0_zts6mmstv244_q_26 ( .xin(q25_uid1842_i_unnamed_k0_zts6mmstv244_q), .xout(redist280_q25_uid1842_i_unnamed_k0_zts6mmstv244_q_26_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist462_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_39(DELAY,4483)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist462_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_39_q <= '0;
        end
        else
        begin
            redist462_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_39_q <= $unsigned(redist461_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_38_q);
        end
    end

    // topBitsDOR24_uid1848_i_unnamed_k0_zts6mmstv244(BITSELECT,1847)@41
    assign topBitsDOR24_uid1848_i_unnamed_k0_zts6mmstv244_b = redist462_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_39_q[63:40];

    // topBitsDOR_uid1849_i_unnamed_k0_zts6mmstv244(LOGICAL,1848)@41
    assign topBitsDOR_uid1849_i_unnamed_k0_zts6mmstv244_q = $unsigned(topBitsDOR24_uid1848_i_unnamed_k0_zts6mmstv244_b != 24'b000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow24_uid1845_i_unnamed_k0_zts6mmstv244(BITSELECT,1844)@41
    assign dSubChunkLow24_uid1845_i_unnamed_k0_zts6mmstv244_in = redist462_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_39_q[39:0];
    assign dSubChunkLow24_uid1845_i_unnamed_k0_zts6mmstv244_b = dSubChunkLow24_uid1845_i_unnamed_k0_zts6mmstv244_in[39:0];

    // lshl25_uid1837_i_unnamed_k0_zts6mmstv244(BITSELECT,1836)@40
    assign lshl25_uid1837_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1829_i_unnamed_k0_zts6mmstv244_q[63:0];
    assign lshl25_uid1837_i_unnamed_k0_zts6mmstv244_b = lshl25_uid1837_i_unnamed_k0_zts6mmstv244_in[63:0];

    // r0SubRangeLeft25_uid1838_i_unnamed_k0_zts6mmstv244(BITSELECT,1837)@40
    assign r0SubRangeLeft25_uid1838_i_unnamed_k0_zts6mmstv244_in = r0Sub25_uid1832_i_unnamed_k0_zts6mmstv244_q[38:0];
    assign r0SubRangeLeft25_uid1838_i_unnamed_k0_zts6mmstv244_b = r0SubRangeLeft25_uid1838_i_unnamed_k0_zts6mmstv244_in[38:0];

    // rIteriMuxFirst25_uid1840_i_unnamed_k0_zts6mmstv244(BITJOIN,1839)@40
    assign rIteriMuxFirst25_uid1840_i_unnamed_k0_zts6mmstv244_q = {cstZ25_uid881_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft25_uid1838_i_unnamed_k0_zts6mmstv244_b};

    // r25_uid1841_i_unnamed_k0_zts6mmstv244(MUX,1840)@40 + 1
    assign r25_uid1841_i_unnamed_k0_zts6mmstv244_s = opSign25_uid1836_i_unnamed_k0_zts6mmstv244_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r25_uid1841_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
        end
        else
        begin
            unique case (r25_uid1841_i_unnamed_k0_zts6mmstv244_s)
                1'b0 : r25_uid1841_i_unnamed_k0_zts6mmstv244_q <= rIteriMuxFirst25_uid1840_i_unnamed_k0_zts6mmstv244_q;
                1'b1 : r25_uid1841_i_unnamed_k0_zts6mmstv244_q <= lshl25_uid1837_i_unnamed_k0_zts6mmstv244_b;
                default : r25_uid1841_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
            endcase
        end
    end

    // redist100_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_oo_39(DELAY,4121)
    dspba_delay_ver #( .width(1), .depth(39), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist100_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_oo_39 ( .xin(x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_oo), .xout(redist100_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_oo_39_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1844_i_unnamed_k0_zts6mmstv244(BITJOIN,1843)@41
    assign lshl1_uid1844_i_unnamed_k0_zts6mmstv244_q = {r25_uid1841_i_unnamed_k0_zts6mmstv244_q, redist100_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_oo_39_q};

    // nSubChunkLow24_uid1846_i_unnamed_k0_zts6mmstv244(BITSELECT,1845)@41
    assign nSubChunkLow24_uid1846_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1844_i_unnamed_k0_zts6mmstv244_q[39:0];
    assign nSubChunkLow24_uid1846_i_unnamed_k0_zts6mmstv244_b = nSubChunkLow24_uid1846_i_unnamed_k0_zts6mmstv244_in[39:0];

    // r0Sub24_uid1847_i_unnamed_k0_zts6mmstv244(SUB,1846)@41
    assign r0Sub24_uid1847_i_unnamed_k0_zts6mmstv244_a = {1'b0, nSubChunkLow24_uid1846_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub24_uid1847_i_unnamed_k0_zts6mmstv244_b = {1'b0, dSubChunkLow24_uid1845_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub24_uid1847_i_unnamed_k0_zts6mmstv244_o = $unsigned(r0Sub24_uid1847_i_unnamed_k0_zts6mmstv244_a) - $unsigned(r0Sub24_uid1847_i_unnamed_k0_zts6mmstv244_b);
    assign r0Sub24_uid1847_i_unnamed_k0_zts6mmstv244_q = r0Sub24_uid1847_i_unnamed_k0_zts6mmstv244_o[40:0];

    // cond24_uid1850_i_unnamed_k0_zts6mmstv244(BITSELECT,1849)@41
    assign cond24_uid1850_i_unnamed_k0_zts6mmstv244_in = $unsigned({{24{r0Sub24_uid1847_i_unnamed_k0_zts6mmstv244_q[40]}}, r0Sub24_uid1847_i_unnamed_k0_zts6mmstv244_q});
    assign cond24_uid1850_i_unnamed_k0_zts6mmstv244_b = $unsigned(cond24_uid1850_i_unnamed_k0_zts6mmstv244_in[64:64]);

    // opSign24_uid1851_i_unnamed_k0_zts6mmstv244(LOGICAL,1850)@41
    assign opSign24_uid1851_i_unnamed_k0_zts6mmstv244_q = cond24_uid1850_i_unnamed_k0_zts6mmstv244_b | topBitsDOR_uid1849_i_unnamed_k0_zts6mmstv244_q;

    // q24_uid1857_i_unnamed_k0_zts6mmstv244(LOGICAL,1856)@41 + 1
    assign q24_uid1857_i_unnamed_k0_zts6mmstv244_qi = ~ (opSign24_uid1851_i_unnamed_k0_zts6mmstv244_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q24_uid1857_i_unnamed_k0_zts6mmstv244_delay ( .xin(q24_uid1857_i_unnamed_k0_zts6mmstv244_qi), .xout(q24_uid1857_i_unnamed_k0_zts6mmstv244_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist279_q24_uid1857_i_unnamed_k0_zts6mmstv244_q_25(DELAY,4300)
    dspba_delay_ver #( .width(1), .depth(24), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist279_q24_uid1857_i_unnamed_k0_zts6mmstv244_q_25 ( .xin(q24_uid1857_i_unnamed_k0_zts6mmstv244_q), .xout(redist279_q24_uid1857_i_unnamed_k0_zts6mmstv244_q_25_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist463_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_40(DELAY,4484)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist463_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_40_q <= '0;
        end
        else
        begin
            redist463_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_40_q <= $unsigned(redist462_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_39_q);
        end
    end

    // topBitsDOR23_uid1863_i_unnamed_k0_zts6mmstv244(BITSELECT,1862)@42
    assign topBitsDOR23_uid1863_i_unnamed_k0_zts6mmstv244_b = redist463_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_40_q[63:41];

    // topBitsDOR_uid1864_i_unnamed_k0_zts6mmstv244(LOGICAL,1863)@42
    assign topBitsDOR_uid1864_i_unnamed_k0_zts6mmstv244_q = $unsigned(topBitsDOR23_uid1863_i_unnamed_k0_zts6mmstv244_b != 23'b00000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow23_uid1860_i_unnamed_k0_zts6mmstv244(BITSELECT,1859)@42
    assign dSubChunkLow23_uid1860_i_unnamed_k0_zts6mmstv244_in = redist463_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_40_q[40:0];
    assign dSubChunkLow23_uid1860_i_unnamed_k0_zts6mmstv244_b = dSubChunkLow23_uid1860_i_unnamed_k0_zts6mmstv244_in[40:0];

    // lshl24_uid1852_i_unnamed_k0_zts6mmstv244(BITSELECT,1851)@41
    assign lshl24_uid1852_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1844_i_unnamed_k0_zts6mmstv244_q[63:0];
    assign lshl24_uid1852_i_unnamed_k0_zts6mmstv244_b = lshl24_uid1852_i_unnamed_k0_zts6mmstv244_in[63:0];

    // r0SubRangeLeft24_uid1853_i_unnamed_k0_zts6mmstv244(BITSELECT,1852)@41
    assign r0SubRangeLeft24_uid1853_i_unnamed_k0_zts6mmstv244_in = r0Sub24_uid1847_i_unnamed_k0_zts6mmstv244_q[39:0];
    assign r0SubRangeLeft24_uid1853_i_unnamed_k0_zts6mmstv244_b = r0SubRangeLeft24_uid1853_i_unnamed_k0_zts6mmstv244_in[39:0];

    // rIteriMuxFirst24_uid1855_i_unnamed_k0_zts6mmstv244(BITJOIN,1854)@41
    assign rIteriMuxFirst24_uid1855_i_unnamed_k0_zts6mmstv244_q = {cstZ24_uid896_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft24_uid1853_i_unnamed_k0_zts6mmstv244_b};

    // r24_uid1856_i_unnamed_k0_zts6mmstv244(MUX,1855)@41 + 1
    assign r24_uid1856_i_unnamed_k0_zts6mmstv244_s = opSign24_uid1851_i_unnamed_k0_zts6mmstv244_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r24_uid1856_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
        end
        else
        begin
            unique case (r24_uid1856_i_unnamed_k0_zts6mmstv244_s)
                1'b0 : r24_uid1856_i_unnamed_k0_zts6mmstv244_q <= rIteriMuxFirst24_uid1855_i_unnamed_k0_zts6mmstv244_q;
                1'b1 : r24_uid1856_i_unnamed_k0_zts6mmstv244_q <= lshl24_uid1852_i_unnamed_k0_zts6mmstv244_b;
                default : r24_uid1856_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
            endcase
        end
    end

    // redist101_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_pp_40(DELAY,4122)
    dspba_delay_ver #( .width(1), .depth(40), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist101_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_pp_40 ( .xin(x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_pp), .xout(redist101_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_pp_40_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1859_i_unnamed_k0_zts6mmstv244(BITJOIN,1858)@42
    assign lshl1_uid1859_i_unnamed_k0_zts6mmstv244_q = {r24_uid1856_i_unnamed_k0_zts6mmstv244_q, redist101_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_pp_40_q};

    // nSubChunkLow23_uid1861_i_unnamed_k0_zts6mmstv244(BITSELECT,1860)@42
    assign nSubChunkLow23_uid1861_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1859_i_unnamed_k0_zts6mmstv244_q[40:0];
    assign nSubChunkLow23_uid1861_i_unnamed_k0_zts6mmstv244_b = nSubChunkLow23_uid1861_i_unnamed_k0_zts6mmstv244_in[40:0];

    // r0Sub23_uid1862_i_unnamed_k0_zts6mmstv244(SUB,1861)@42
    assign r0Sub23_uid1862_i_unnamed_k0_zts6mmstv244_a = {1'b0, nSubChunkLow23_uid1861_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub23_uid1862_i_unnamed_k0_zts6mmstv244_b = {1'b0, dSubChunkLow23_uid1860_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub23_uid1862_i_unnamed_k0_zts6mmstv244_o = $unsigned(r0Sub23_uid1862_i_unnamed_k0_zts6mmstv244_a) - $unsigned(r0Sub23_uid1862_i_unnamed_k0_zts6mmstv244_b);
    assign r0Sub23_uid1862_i_unnamed_k0_zts6mmstv244_q = r0Sub23_uid1862_i_unnamed_k0_zts6mmstv244_o[41:0];

    // cond23_uid1865_i_unnamed_k0_zts6mmstv244(BITSELECT,1864)@42
    assign cond23_uid1865_i_unnamed_k0_zts6mmstv244_in = $unsigned({{23{r0Sub23_uid1862_i_unnamed_k0_zts6mmstv244_q[41]}}, r0Sub23_uid1862_i_unnamed_k0_zts6mmstv244_q});
    assign cond23_uid1865_i_unnamed_k0_zts6mmstv244_b = $unsigned(cond23_uid1865_i_unnamed_k0_zts6mmstv244_in[64:64]);

    // opSign23_uid1866_i_unnamed_k0_zts6mmstv244(LOGICAL,1865)@42
    assign opSign23_uid1866_i_unnamed_k0_zts6mmstv244_q = cond23_uid1865_i_unnamed_k0_zts6mmstv244_b | topBitsDOR_uid1864_i_unnamed_k0_zts6mmstv244_q;

    // q23_uid1872_i_unnamed_k0_zts6mmstv244(LOGICAL,1871)@42 + 1
    assign q23_uid1872_i_unnamed_k0_zts6mmstv244_qi = ~ (opSign23_uid1866_i_unnamed_k0_zts6mmstv244_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q23_uid1872_i_unnamed_k0_zts6mmstv244_delay ( .xin(q23_uid1872_i_unnamed_k0_zts6mmstv244_qi), .xout(q23_uid1872_i_unnamed_k0_zts6mmstv244_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist278_q23_uid1872_i_unnamed_k0_zts6mmstv244_q_24(DELAY,4299)
    dspba_delay_ver #( .width(1), .depth(23), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist278_q23_uid1872_i_unnamed_k0_zts6mmstv244_q_24 ( .xin(q23_uid1872_i_unnamed_k0_zts6mmstv244_q), .xout(redist278_q23_uid1872_i_unnamed_k0_zts6mmstv244_q_24_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist464_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_41(DELAY,4485)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist464_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_41_q <= '0;
        end
        else
        begin
            redist464_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_41_q <= $unsigned(redist463_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_40_q);
        end
    end

    // topBitsDOR22_uid1878_i_unnamed_k0_zts6mmstv244(BITSELECT,1877)@43
    assign topBitsDOR22_uid1878_i_unnamed_k0_zts6mmstv244_b = redist464_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_41_q[63:42];

    // topBitsDOR_uid1879_i_unnamed_k0_zts6mmstv244(LOGICAL,1878)@43
    assign topBitsDOR_uid1879_i_unnamed_k0_zts6mmstv244_q = $unsigned(topBitsDOR22_uid1878_i_unnamed_k0_zts6mmstv244_b != 22'b0000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow22_uid1875_i_unnamed_k0_zts6mmstv244(BITSELECT,1874)@43
    assign dSubChunkLow22_uid1875_i_unnamed_k0_zts6mmstv244_in = redist464_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_41_q[41:0];
    assign dSubChunkLow22_uid1875_i_unnamed_k0_zts6mmstv244_b = dSubChunkLow22_uid1875_i_unnamed_k0_zts6mmstv244_in[41:0];

    // lshl23_uid1867_i_unnamed_k0_zts6mmstv244(BITSELECT,1866)@42
    assign lshl23_uid1867_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1859_i_unnamed_k0_zts6mmstv244_q[63:0];
    assign lshl23_uid1867_i_unnamed_k0_zts6mmstv244_b = lshl23_uid1867_i_unnamed_k0_zts6mmstv244_in[63:0];

    // r0SubRangeLeft23_uid1868_i_unnamed_k0_zts6mmstv244(BITSELECT,1867)@42
    assign r0SubRangeLeft23_uid1868_i_unnamed_k0_zts6mmstv244_in = r0Sub23_uid1862_i_unnamed_k0_zts6mmstv244_q[40:0];
    assign r0SubRangeLeft23_uid1868_i_unnamed_k0_zts6mmstv244_b = r0SubRangeLeft23_uid1868_i_unnamed_k0_zts6mmstv244_in[40:0];

    // rIteriMuxFirst23_uid1870_i_unnamed_k0_zts6mmstv244(BITJOIN,1869)@42
    assign rIteriMuxFirst23_uid1870_i_unnamed_k0_zts6mmstv244_q = {cstZ23_uid911_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft23_uid1868_i_unnamed_k0_zts6mmstv244_b};

    // r23_uid1871_i_unnamed_k0_zts6mmstv244(MUX,1870)@42 + 1
    assign r23_uid1871_i_unnamed_k0_zts6mmstv244_s = opSign23_uid1866_i_unnamed_k0_zts6mmstv244_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r23_uid1871_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
        end
        else
        begin
            unique case (r23_uid1871_i_unnamed_k0_zts6mmstv244_s)
                1'b0 : r23_uid1871_i_unnamed_k0_zts6mmstv244_q <= rIteriMuxFirst23_uid1870_i_unnamed_k0_zts6mmstv244_q;
                1'b1 : r23_uid1871_i_unnamed_k0_zts6mmstv244_q <= lshl23_uid1867_i_unnamed_k0_zts6mmstv244_b;
                default : r23_uid1871_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
            endcase
        end
    end

    // redist102_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_qq_41(DELAY,4123)
    dspba_delay_ver #( .width(1), .depth(41), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist102_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_qq_41 ( .xin(x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_qq), .xout(redist102_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_qq_41_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1874_i_unnamed_k0_zts6mmstv244(BITJOIN,1873)@43
    assign lshl1_uid1874_i_unnamed_k0_zts6mmstv244_q = {r23_uid1871_i_unnamed_k0_zts6mmstv244_q, redist102_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_qq_41_q};

    // nSubChunkLow22_uid1876_i_unnamed_k0_zts6mmstv244(BITSELECT,1875)@43
    assign nSubChunkLow22_uid1876_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1874_i_unnamed_k0_zts6mmstv244_q[41:0];
    assign nSubChunkLow22_uid1876_i_unnamed_k0_zts6mmstv244_b = nSubChunkLow22_uid1876_i_unnamed_k0_zts6mmstv244_in[41:0];

    // r0Sub22_uid1877_i_unnamed_k0_zts6mmstv244(SUB,1876)@43
    assign r0Sub22_uid1877_i_unnamed_k0_zts6mmstv244_a = {1'b0, nSubChunkLow22_uid1876_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub22_uid1877_i_unnamed_k0_zts6mmstv244_b = {1'b0, dSubChunkLow22_uid1875_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub22_uid1877_i_unnamed_k0_zts6mmstv244_o = $unsigned(r0Sub22_uid1877_i_unnamed_k0_zts6mmstv244_a) - $unsigned(r0Sub22_uid1877_i_unnamed_k0_zts6mmstv244_b);
    assign r0Sub22_uid1877_i_unnamed_k0_zts6mmstv244_q = r0Sub22_uid1877_i_unnamed_k0_zts6mmstv244_o[42:0];

    // cond22_uid1880_i_unnamed_k0_zts6mmstv244(BITSELECT,1879)@43
    assign cond22_uid1880_i_unnamed_k0_zts6mmstv244_in = $unsigned({{22{r0Sub22_uid1877_i_unnamed_k0_zts6mmstv244_q[42]}}, r0Sub22_uid1877_i_unnamed_k0_zts6mmstv244_q});
    assign cond22_uid1880_i_unnamed_k0_zts6mmstv244_b = $unsigned(cond22_uid1880_i_unnamed_k0_zts6mmstv244_in[64:64]);

    // opSign22_uid1881_i_unnamed_k0_zts6mmstv244(LOGICAL,1880)@43
    assign opSign22_uid1881_i_unnamed_k0_zts6mmstv244_q = cond22_uid1880_i_unnamed_k0_zts6mmstv244_b | topBitsDOR_uid1879_i_unnamed_k0_zts6mmstv244_q;

    // q22_uid1887_i_unnamed_k0_zts6mmstv244(LOGICAL,1886)@43 + 1
    assign q22_uid1887_i_unnamed_k0_zts6mmstv244_qi = ~ (opSign22_uid1881_i_unnamed_k0_zts6mmstv244_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q22_uid1887_i_unnamed_k0_zts6mmstv244_delay ( .xin(q22_uid1887_i_unnamed_k0_zts6mmstv244_qi), .xout(q22_uid1887_i_unnamed_k0_zts6mmstv244_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist277_q22_uid1887_i_unnamed_k0_zts6mmstv244_q_23(DELAY,4298)
    dspba_delay_ver #( .width(1), .depth(22), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist277_q22_uid1887_i_unnamed_k0_zts6mmstv244_q_23 ( .xin(q22_uid1887_i_unnamed_k0_zts6mmstv244_q), .xout(redist277_q22_uid1887_i_unnamed_k0_zts6mmstv244_q_23_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist465_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_42(DELAY,4486)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist465_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_42_q <= '0;
        end
        else
        begin
            redist465_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_42_q <= $unsigned(redist464_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_41_q);
        end
    end

    // topBitsDOR21_uid1893_i_unnamed_k0_zts6mmstv244(BITSELECT,1892)@44
    assign topBitsDOR21_uid1893_i_unnamed_k0_zts6mmstv244_b = redist465_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_42_q[63:43];

    // topBitsDOR_uid1894_i_unnamed_k0_zts6mmstv244(LOGICAL,1893)@44
    assign topBitsDOR_uid1894_i_unnamed_k0_zts6mmstv244_q = $unsigned(topBitsDOR21_uid1893_i_unnamed_k0_zts6mmstv244_b != 21'b000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow21_uid1890_i_unnamed_k0_zts6mmstv244(BITSELECT,1889)@44
    assign dSubChunkLow21_uid1890_i_unnamed_k0_zts6mmstv244_in = redist465_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_42_q[42:0];
    assign dSubChunkLow21_uid1890_i_unnamed_k0_zts6mmstv244_b = dSubChunkLow21_uid1890_i_unnamed_k0_zts6mmstv244_in[42:0];

    // lshl22_uid1882_i_unnamed_k0_zts6mmstv244(BITSELECT,1881)@43
    assign lshl22_uid1882_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1874_i_unnamed_k0_zts6mmstv244_q[63:0];
    assign lshl22_uid1882_i_unnamed_k0_zts6mmstv244_b = lshl22_uid1882_i_unnamed_k0_zts6mmstv244_in[63:0];

    // r0SubRangeLeft22_uid1883_i_unnamed_k0_zts6mmstv244(BITSELECT,1882)@43
    assign r0SubRangeLeft22_uid1883_i_unnamed_k0_zts6mmstv244_in = r0Sub22_uid1877_i_unnamed_k0_zts6mmstv244_q[41:0];
    assign r0SubRangeLeft22_uid1883_i_unnamed_k0_zts6mmstv244_b = r0SubRangeLeft22_uid1883_i_unnamed_k0_zts6mmstv244_in[41:0];

    // rIteriMuxFirst22_uid1885_i_unnamed_k0_zts6mmstv244(BITJOIN,1884)@43
    assign rIteriMuxFirst22_uid1885_i_unnamed_k0_zts6mmstv244_q = {cstZ22_uid926_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft22_uid1883_i_unnamed_k0_zts6mmstv244_b};

    // r22_uid1886_i_unnamed_k0_zts6mmstv244(MUX,1885)@43 + 1
    assign r22_uid1886_i_unnamed_k0_zts6mmstv244_s = opSign22_uid1881_i_unnamed_k0_zts6mmstv244_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r22_uid1886_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
        end
        else
        begin
            unique case (r22_uid1886_i_unnamed_k0_zts6mmstv244_s)
                1'b0 : r22_uid1886_i_unnamed_k0_zts6mmstv244_q <= rIteriMuxFirst22_uid1885_i_unnamed_k0_zts6mmstv244_q;
                1'b1 : r22_uid1886_i_unnamed_k0_zts6mmstv244_q <= lshl22_uid1882_i_unnamed_k0_zts6mmstv244_b;
                default : r22_uid1886_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
            endcase
        end
    end

    // redist103_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_rr_42(DELAY,4124)
    dspba_delay_ver #( .width(1), .depth(42), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist103_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_rr_42 ( .xin(x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_rr), .xout(redist103_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_rr_42_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1889_i_unnamed_k0_zts6mmstv244(BITJOIN,1888)@44
    assign lshl1_uid1889_i_unnamed_k0_zts6mmstv244_q = {r22_uid1886_i_unnamed_k0_zts6mmstv244_q, redist103_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_rr_42_q};

    // nSubChunkLow21_uid1891_i_unnamed_k0_zts6mmstv244(BITSELECT,1890)@44
    assign nSubChunkLow21_uid1891_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1889_i_unnamed_k0_zts6mmstv244_q[42:0];
    assign nSubChunkLow21_uid1891_i_unnamed_k0_zts6mmstv244_b = nSubChunkLow21_uid1891_i_unnamed_k0_zts6mmstv244_in[42:0];

    // r0Sub21_uid1892_i_unnamed_k0_zts6mmstv244(SUB,1891)@44
    assign r0Sub21_uid1892_i_unnamed_k0_zts6mmstv244_a = {1'b0, nSubChunkLow21_uid1891_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub21_uid1892_i_unnamed_k0_zts6mmstv244_b = {1'b0, dSubChunkLow21_uid1890_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub21_uid1892_i_unnamed_k0_zts6mmstv244_o = $unsigned(r0Sub21_uid1892_i_unnamed_k0_zts6mmstv244_a) - $unsigned(r0Sub21_uid1892_i_unnamed_k0_zts6mmstv244_b);
    assign r0Sub21_uid1892_i_unnamed_k0_zts6mmstv244_q = r0Sub21_uid1892_i_unnamed_k0_zts6mmstv244_o[43:0];

    // cond21_uid1895_i_unnamed_k0_zts6mmstv244(BITSELECT,1894)@44
    assign cond21_uid1895_i_unnamed_k0_zts6mmstv244_in = $unsigned({{21{r0Sub21_uid1892_i_unnamed_k0_zts6mmstv244_q[43]}}, r0Sub21_uid1892_i_unnamed_k0_zts6mmstv244_q});
    assign cond21_uid1895_i_unnamed_k0_zts6mmstv244_b = $unsigned(cond21_uid1895_i_unnamed_k0_zts6mmstv244_in[64:64]);

    // opSign21_uid1896_i_unnamed_k0_zts6mmstv244(LOGICAL,1895)@44
    assign opSign21_uid1896_i_unnamed_k0_zts6mmstv244_q = cond21_uid1895_i_unnamed_k0_zts6mmstv244_b | topBitsDOR_uid1894_i_unnamed_k0_zts6mmstv244_q;

    // q21_uid1902_i_unnamed_k0_zts6mmstv244(LOGICAL,1901)@44 + 1
    assign q21_uid1902_i_unnamed_k0_zts6mmstv244_qi = ~ (opSign21_uid1896_i_unnamed_k0_zts6mmstv244_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q21_uid1902_i_unnamed_k0_zts6mmstv244_delay ( .xin(q21_uid1902_i_unnamed_k0_zts6mmstv244_qi), .xout(q21_uid1902_i_unnamed_k0_zts6mmstv244_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist276_q21_uid1902_i_unnamed_k0_zts6mmstv244_q_22(DELAY,4297)
    dspba_delay_ver #( .width(1), .depth(21), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist276_q21_uid1902_i_unnamed_k0_zts6mmstv244_q_22 ( .xin(q21_uid1902_i_unnamed_k0_zts6mmstv244_q), .xout(redist276_q21_uid1902_i_unnamed_k0_zts6mmstv244_q_22_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist466_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_43(DELAY,4487)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist466_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_43_q <= '0;
        end
        else
        begin
            redist466_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_43_q <= $unsigned(redist465_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_42_q);
        end
    end

    // topBitsDOR20_uid1908_i_unnamed_k0_zts6mmstv244(BITSELECT,1907)@45
    assign topBitsDOR20_uid1908_i_unnamed_k0_zts6mmstv244_b = redist466_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_43_q[63:44];

    // topBitsDOR_uid1909_i_unnamed_k0_zts6mmstv244(LOGICAL,1908)@45
    assign topBitsDOR_uid1909_i_unnamed_k0_zts6mmstv244_q = $unsigned(topBitsDOR20_uid1908_i_unnamed_k0_zts6mmstv244_b != 20'b00000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow20_uid1905_i_unnamed_k0_zts6mmstv244(BITSELECT,1904)@45
    assign dSubChunkLow20_uid1905_i_unnamed_k0_zts6mmstv244_in = redist466_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_43_q[43:0];
    assign dSubChunkLow20_uid1905_i_unnamed_k0_zts6mmstv244_b = dSubChunkLow20_uid1905_i_unnamed_k0_zts6mmstv244_in[43:0];

    // lshl21_uid1897_i_unnamed_k0_zts6mmstv244(BITSELECT,1896)@44
    assign lshl21_uid1897_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1889_i_unnamed_k0_zts6mmstv244_q[63:0];
    assign lshl21_uid1897_i_unnamed_k0_zts6mmstv244_b = lshl21_uid1897_i_unnamed_k0_zts6mmstv244_in[63:0];

    // r0SubRangeLeft21_uid1898_i_unnamed_k0_zts6mmstv244(BITSELECT,1897)@44
    assign r0SubRangeLeft21_uid1898_i_unnamed_k0_zts6mmstv244_in = r0Sub21_uid1892_i_unnamed_k0_zts6mmstv244_q[42:0];
    assign r0SubRangeLeft21_uid1898_i_unnamed_k0_zts6mmstv244_b = r0SubRangeLeft21_uid1898_i_unnamed_k0_zts6mmstv244_in[42:0];

    // rIteriMuxFirst21_uid1900_i_unnamed_k0_zts6mmstv244(BITJOIN,1899)@44
    assign rIteriMuxFirst21_uid1900_i_unnamed_k0_zts6mmstv244_q = {cstZ21_uid941_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft21_uid1898_i_unnamed_k0_zts6mmstv244_b};

    // r21_uid1901_i_unnamed_k0_zts6mmstv244(MUX,1900)@44 + 1
    assign r21_uid1901_i_unnamed_k0_zts6mmstv244_s = opSign21_uid1896_i_unnamed_k0_zts6mmstv244_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r21_uid1901_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
        end
        else
        begin
            unique case (r21_uid1901_i_unnamed_k0_zts6mmstv244_s)
                1'b0 : r21_uid1901_i_unnamed_k0_zts6mmstv244_q <= rIteriMuxFirst21_uid1900_i_unnamed_k0_zts6mmstv244_q;
                1'b1 : r21_uid1901_i_unnamed_k0_zts6mmstv244_q <= lshl21_uid1897_i_unnamed_k0_zts6mmstv244_b;
                default : r21_uid1901_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
            endcase
        end
    end

    // redist104_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ss_43(DELAY,4125)
    dspba_delay_ver #( .width(1), .depth(43), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist104_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ss_43 ( .xin(x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ss), .xout(redist104_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ss_43_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1904_i_unnamed_k0_zts6mmstv244(BITJOIN,1903)@45
    assign lshl1_uid1904_i_unnamed_k0_zts6mmstv244_q = {r21_uid1901_i_unnamed_k0_zts6mmstv244_q, redist104_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ss_43_q};

    // nSubChunkLow20_uid1906_i_unnamed_k0_zts6mmstv244(BITSELECT,1905)@45
    assign nSubChunkLow20_uid1906_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1904_i_unnamed_k0_zts6mmstv244_q[43:0];
    assign nSubChunkLow20_uid1906_i_unnamed_k0_zts6mmstv244_b = nSubChunkLow20_uid1906_i_unnamed_k0_zts6mmstv244_in[43:0];

    // r0Sub20_uid1907_i_unnamed_k0_zts6mmstv244(SUB,1906)@45
    assign r0Sub20_uid1907_i_unnamed_k0_zts6mmstv244_a = {1'b0, nSubChunkLow20_uid1906_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub20_uid1907_i_unnamed_k0_zts6mmstv244_b = {1'b0, dSubChunkLow20_uid1905_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub20_uid1907_i_unnamed_k0_zts6mmstv244_o = $unsigned(r0Sub20_uid1907_i_unnamed_k0_zts6mmstv244_a) - $unsigned(r0Sub20_uid1907_i_unnamed_k0_zts6mmstv244_b);
    assign r0Sub20_uid1907_i_unnamed_k0_zts6mmstv244_q = r0Sub20_uid1907_i_unnamed_k0_zts6mmstv244_o[44:0];

    // cond20_uid1910_i_unnamed_k0_zts6mmstv244(BITSELECT,1909)@45
    assign cond20_uid1910_i_unnamed_k0_zts6mmstv244_in = $unsigned({{20{r0Sub20_uid1907_i_unnamed_k0_zts6mmstv244_q[44]}}, r0Sub20_uid1907_i_unnamed_k0_zts6mmstv244_q});
    assign cond20_uid1910_i_unnamed_k0_zts6mmstv244_b = $unsigned(cond20_uid1910_i_unnamed_k0_zts6mmstv244_in[64:64]);

    // opSign20_uid1911_i_unnamed_k0_zts6mmstv244(LOGICAL,1910)@45
    assign opSign20_uid1911_i_unnamed_k0_zts6mmstv244_q = cond20_uid1910_i_unnamed_k0_zts6mmstv244_b | topBitsDOR_uid1909_i_unnamed_k0_zts6mmstv244_q;

    // q20_uid1917_i_unnamed_k0_zts6mmstv244(LOGICAL,1916)@45 + 1
    assign q20_uid1917_i_unnamed_k0_zts6mmstv244_qi = ~ (opSign20_uid1911_i_unnamed_k0_zts6mmstv244_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q20_uid1917_i_unnamed_k0_zts6mmstv244_delay ( .xin(q20_uid1917_i_unnamed_k0_zts6mmstv244_qi), .xout(q20_uid1917_i_unnamed_k0_zts6mmstv244_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist275_q20_uid1917_i_unnamed_k0_zts6mmstv244_q_21(DELAY,4296)
    dspba_delay_ver #( .width(1), .depth(20), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist275_q20_uid1917_i_unnamed_k0_zts6mmstv244_q_21 ( .xin(q20_uid1917_i_unnamed_k0_zts6mmstv244_q), .xout(redist275_q20_uid1917_i_unnamed_k0_zts6mmstv244_q_21_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist467_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_44(DELAY,4488)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist467_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_44_q <= '0;
        end
        else
        begin
            redist467_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_44_q <= $unsigned(redist466_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_43_q);
        end
    end

    // topBitsDOR19_uid1923_i_unnamed_k0_zts6mmstv244(BITSELECT,1922)@46
    assign topBitsDOR19_uid1923_i_unnamed_k0_zts6mmstv244_b = redist467_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_44_q[63:45];

    // topBitsDOR_uid1924_i_unnamed_k0_zts6mmstv244(LOGICAL,1923)@46
    assign topBitsDOR_uid1924_i_unnamed_k0_zts6mmstv244_q = $unsigned(topBitsDOR19_uid1923_i_unnamed_k0_zts6mmstv244_b != 19'b0000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow19_uid1920_i_unnamed_k0_zts6mmstv244(BITSELECT,1919)@46
    assign dSubChunkLow19_uid1920_i_unnamed_k0_zts6mmstv244_in = redist467_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_44_q[44:0];
    assign dSubChunkLow19_uid1920_i_unnamed_k0_zts6mmstv244_b = dSubChunkLow19_uid1920_i_unnamed_k0_zts6mmstv244_in[44:0];

    // lshl20_uid1912_i_unnamed_k0_zts6mmstv244(BITSELECT,1911)@45
    assign lshl20_uid1912_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1904_i_unnamed_k0_zts6mmstv244_q[63:0];
    assign lshl20_uid1912_i_unnamed_k0_zts6mmstv244_b = lshl20_uid1912_i_unnamed_k0_zts6mmstv244_in[63:0];

    // r0SubRangeLeft20_uid1913_i_unnamed_k0_zts6mmstv244(BITSELECT,1912)@45
    assign r0SubRangeLeft20_uid1913_i_unnamed_k0_zts6mmstv244_in = r0Sub20_uid1907_i_unnamed_k0_zts6mmstv244_q[43:0];
    assign r0SubRangeLeft20_uid1913_i_unnamed_k0_zts6mmstv244_b = r0SubRangeLeft20_uid1913_i_unnamed_k0_zts6mmstv244_in[43:0];

    // rIteriMuxFirst20_uid1915_i_unnamed_k0_zts6mmstv244(BITJOIN,1914)@45
    assign rIteriMuxFirst20_uid1915_i_unnamed_k0_zts6mmstv244_q = {cstZ20_uid956_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft20_uid1913_i_unnamed_k0_zts6mmstv244_b};

    // r20_uid1916_i_unnamed_k0_zts6mmstv244(MUX,1915)@45 + 1
    assign r20_uid1916_i_unnamed_k0_zts6mmstv244_s = opSign20_uid1911_i_unnamed_k0_zts6mmstv244_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r20_uid1916_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
        end
        else
        begin
            unique case (r20_uid1916_i_unnamed_k0_zts6mmstv244_s)
                1'b0 : r20_uid1916_i_unnamed_k0_zts6mmstv244_q <= rIteriMuxFirst20_uid1915_i_unnamed_k0_zts6mmstv244_q;
                1'b1 : r20_uid1916_i_unnamed_k0_zts6mmstv244_q <= lshl20_uid1912_i_unnamed_k0_zts6mmstv244_b;
                default : r20_uid1916_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
            endcase
        end
    end

    // redist105_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_tt_44(DELAY,4126)
    dspba_delay_ver #( .width(1), .depth(44), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist105_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_tt_44 ( .xin(x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_tt), .xout(redist105_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_tt_44_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1919_i_unnamed_k0_zts6mmstv244(BITJOIN,1918)@46
    assign lshl1_uid1919_i_unnamed_k0_zts6mmstv244_q = {r20_uid1916_i_unnamed_k0_zts6mmstv244_q, redist105_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_tt_44_q};

    // nSubChunkLow19_uid1921_i_unnamed_k0_zts6mmstv244(BITSELECT,1920)@46
    assign nSubChunkLow19_uid1921_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1919_i_unnamed_k0_zts6mmstv244_q[44:0];
    assign nSubChunkLow19_uid1921_i_unnamed_k0_zts6mmstv244_b = nSubChunkLow19_uid1921_i_unnamed_k0_zts6mmstv244_in[44:0];

    // r0Sub19_uid1922_i_unnamed_k0_zts6mmstv244(SUB,1921)@46
    assign r0Sub19_uid1922_i_unnamed_k0_zts6mmstv244_a = {1'b0, nSubChunkLow19_uid1921_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub19_uid1922_i_unnamed_k0_zts6mmstv244_b = {1'b0, dSubChunkLow19_uid1920_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub19_uid1922_i_unnamed_k0_zts6mmstv244_o = $unsigned(r0Sub19_uid1922_i_unnamed_k0_zts6mmstv244_a) - $unsigned(r0Sub19_uid1922_i_unnamed_k0_zts6mmstv244_b);
    assign r0Sub19_uid1922_i_unnamed_k0_zts6mmstv244_q = r0Sub19_uid1922_i_unnamed_k0_zts6mmstv244_o[45:0];

    // cond19_uid1925_i_unnamed_k0_zts6mmstv244(BITSELECT,1924)@46
    assign cond19_uid1925_i_unnamed_k0_zts6mmstv244_in = $unsigned({{19{r0Sub19_uid1922_i_unnamed_k0_zts6mmstv244_q[45]}}, r0Sub19_uid1922_i_unnamed_k0_zts6mmstv244_q});
    assign cond19_uid1925_i_unnamed_k0_zts6mmstv244_b = $unsigned(cond19_uid1925_i_unnamed_k0_zts6mmstv244_in[64:64]);

    // opSign19_uid1926_i_unnamed_k0_zts6mmstv244(LOGICAL,1925)@46
    assign opSign19_uid1926_i_unnamed_k0_zts6mmstv244_q = cond19_uid1925_i_unnamed_k0_zts6mmstv244_b | topBitsDOR_uid1924_i_unnamed_k0_zts6mmstv244_q;

    // q19_uid1932_i_unnamed_k0_zts6mmstv244(LOGICAL,1931)@46 + 1
    assign q19_uid1932_i_unnamed_k0_zts6mmstv244_qi = ~ (opSign19_uid1926_i_unnamed_k0_zts6mmstv244_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q19_uid1932_i_unnamed_k0_zts6mmstv244_delay ( .xin(q19_uid1932_i_unnamed_k0_zts6mmstv244_qi), .xout(q19_uid1932_i_unnamed_k0_zts6mmstv244_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist274_q19_uid1932_i_unnamed_k0_zts6mmstv244_q_20(DELAY,4295)
    dspba_delay_ver #( .width(1), .depth(19), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist274_q19_uid1932_i_unnamed_k0_zts6mmstv244_q_20 ( .xin(q19_uid1932_i_unnamed_k0_zts6mmstv244_q), .xout(redist274_q19_uid1932_i_unnamed_k0_zts6mmstv244_q_20_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist468_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_45(DELAY,4489)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist468_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_45_q <= '0;
        end
        else
        begin
            redist468_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_45_q <= $unsigned(redist467_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_44_q);
        end
    end

    // topBitsDOR18_uid1938_i_unnamed_k0_zts6mmstv244(BITSELECT,1937)@47
    assign topBitsDOR18_uid1938_i_unnamed_k0_zts6mmstv244_b = redist468_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_45_q[63:46];

    // topBitsDOR_uid1939_i_unnamed_k0_zts6mmstv244(LOGICAL,1938)@47
    assign topBitsDOR_uid1939_i_unnamed_k0_zts6mmstv244_q = $unsigned(topBitsDOR18_uid1938_i_unnamed_k0_zts6mmstv244_b != 18'b000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow18_uid1935_i_unnamed_k0_zts6mmstv244(BITSELECT,1934)@47
    assign dSubChunkLow18_uid1935_i_unnamed_k0_zts6mmstv244_in = redist468_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_45_q[45:0];
    assign dSubChunkLow18_uid1935_i_unnamed_k0_zts6mmstv244_b = dSubChunkLow18_uid1935_i_unnamed_k0_zts6mmstv244_in[45:0];

    // lshl19_uid1927_i_unnamed_k0_zts6mmstv244(BITSELECT,1926)@46
    assign lshl19_uid1927_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1919_i_unnamed_k0_zts6mmstv244_q[63:0];
    assign lshl19_uid1927_i_unnamed_k0_zts6mmstv244_b = lshl19_uid1927_i_unnamed_k0_zts6mmstv244_in[63:0];

    // r0SubRangeLeft19_uid1928_i_unnamed_k0_zts6mmstv244(BITSELECT,1927)@46
    assign r0SubRangeLeft19_uid1928_i_unnamed_k0_zts6mmstv244_in = r0Sub19_uid1922_i_unnamed_k0_zts6mmstv244_q[44:0];
    assign r0SubRangeLeft19_uid1928_i_unnamed_k0_zts6mmstv244_b = r0SubRangeLeft19_uid1928_i_unnamed_k0_zts6mmstv244_in[44:0];

    // rIteriMuxFirst19_uid1930_i_unnamed_k0_zts6mmstv244(BITJOIN,1929)@46
    assign rIteriMuxFirst19_uid1930_i_unnamed_k0_zts6mmstv244_q = {cstZ19_uid971_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft19_uid1928_i_unnamed_k0_zts6mmstv244_b};

    // r19_uid1931_i_unnamed_k0_zts6mmstv244(MUX,1930)@46 + 1
    assign r19_uid1931_i_unnamed_k0_zts6mmstv244_s = opSign19_uid1926_i_unnamed_k0_zts6mmstv244_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r19_uid1931_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
        end
        else
        begin
            unique case (r19_uid1931_i_unnamed_k0_zts6mmstv244_s)
                1'b0 : r19_uid1931_i_unnamed_k0_zts6mmstv244_q <= rIteriMuxFirst19_uid1930_i_unnamed_k0_zts6mmstv244_q;
                1'b1 : r19_uid1931_i_unnamed_k0_zts6mmstv244_q <= lshl19_uid1927_i_unnamed_k0_zts6mmstv244_b;
                default : r19_uid1931_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
            endcase
        end
    end

    // redist106_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_uu_45(DELAY,4127)
    dspba_delay_ver #( .width(1), .depth(45), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist106_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_uu_45 ( .xin(x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_uu), .xout(redist106_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_uu_45_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1934_i_unnamed_k0_zts6mmstv244(BITJOIN,1933)@47
    assign lshl1_uid1934_i_unnamed_k0_zts6mmstv244_q = {r19_uid1931_i_unnamed_k0_zts6mmstv244_q, redist106_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_uu_45_q};

    // nSubChunkLow18_uid1936_i_unnamed_k0_zts6mmstv244(BITSELECT,1935)@47
    assign nSubChunkLow18_uid1936_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1934_i_unnamed_k0_zts6mmstv244_q[45:0];
    assign nSubChunkLow18_uid1936_i_unnamed_k0_zts6mmstv244_b = nSubChunkLow18_uid1936_i_unnamed_k0_zts6mmstv244_in[45:0];

    // r0Sub18_uid1937_i_unnamed_k0_zts6mmstv244(SUB,1936)@47
    assign r0Sub18_uid1937_i_unnamed_k0_zts6mmstv244_a = {1'b0, nSubChunkLow18_uid1936_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub18_uid1937_i_unnamed_k0_zts6mmstv244_b = {1'b0, dSubChunkLow18_uid1935_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub18_uid1937_i_unnamed_k0_zts6mmstv244_o = $unsigned(r0Sub18_uid1937_i_unnamed_k0_zts6mmstv244_a) - $unsigned(r0Sub18_uid1937_i_unnamed_k0_zts6mmstv244_b);
    assign r0Sub18_uid1937_i_unnamed_k0_zts6mmstv244_q = r0Sub18_uid1937_i_unnamed_k0_zts6mmstv244_o[46:0];

    // cond18_uid1940_i_unnamed_k0_zts6mmstv244(BITSELECT,1939)@47
    assign cond18_uid1940_i_unnamed_k0_zts6mmstv244_in = $unsigned({{18{r0Sub18_uid1937_i_unnamed_k0_zts6mmstv244_q[46]}}, r0Sub18_uid1937_i_unnamed_k0_zts6mmstv244_q});
    assign cond18_uid1940_i_unnamed_k0_zts6mmstv244_b = $unsigned(cond18_uid1940_i_unnamed_k0_zts6mmstv244_in[64:64]);

    // opSign18_uid1941_i_unnamed_k0_zts6mmstv244(LOGICAL,1940)@47
    assign opSign18_uid1941_i_unnamed_k0_zts6mmstv244_q = cond18_uid1940_i_unnamed_k0_zts6mmstv244_b | topBitsDOR_uid1939_i_unnamed_k0_zts6mmstv244_q;

    // q18_uid1947_i_unnamed_k0_zts6mmstv244(LOGICAL,1946)@47 + 1
    assign q18_uid1947_i_unnamed_k0_zts6mmstv244_qi = ~ (opSign18_uid1941_i_unnamed_k0_zts6mmstv244_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q18_uid1947_i_unnamed_k0_zts6mmstv244_delay ( .xin(q18_uid1947_i_unnamed_k0_zts6mmstv244_qi), .xout(q18_uid1947_i_unnamed_k0_zts6mmstv244_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist273_q18_uid1947_i_unnamed_k0_zts6mmstv244_q_19(DELAY,4294)
    dspba_delay_ver #( .width(1), .depth(18), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist273_q18_uid1947_i_unnamed_k0_zts6mmstv244_q_19 ( .xin(q18_uid1947_i_unnamed_k0_zts6mmstv244_q), .xout(redist273_q18_uid1947_i_unnamed_k0_zts6mmstv244_q_19_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist469_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_46(DELAY,4490)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist469_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_46_q <= '0;
        end
        else
        begin
            redist469_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_46_q <= $unsigned(redist468_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_45_q);
        end
    end

    // topBitsDOR17_uid1953_i_unnamed_k0_zts6mmstv244(BITSELECT,1952)@48
    assign topBitsDOR17_uid1953_i_unnamed_k0_zts6mmstv244_b = redist469_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_46_q[63:47];

    // topBitsDOR_uid1954_i_unnamed_k0_zts6mmstv244(LOGICAL,1953)@48
    assign topBitsDOR_uid1954_i_unnamed_k0_zts6mmstv244_q = $unsigned(topBitsDOR17_uid1953_i_unnamed_k0_zts6mmstv244_b != 17'b00000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow17_uid1950_i_unnamed_k0_zts6mmstv244(BITSELECT,1949)@48
    assign dSubChunkLow17_uid1950_i_unnamed_k0_zts6mmstv244_in = redist469_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_46_q[46:0];
    assign dSubChunkLow17_uid1950_i_unnamed_k0_zts6mmstv244_b = dSubChunkLow17_uid1950_i_unnamed_k0_zts6mmstv244_in[46:0];

    // lshl18_uid1942_i_unnamed_k0_zts6mmstv244(BITSELECT,1941)@47
    assign lshl18_uid1942_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1934_i_unnamed_k0_zts6mmstv244_q[63:0];
    assign lshl18_uid1942_i_unnamed_k0_zts6mmstv244_b = lshl18_uid1942_i_unnamed_k0_zts6mmstv244_in[63:0];

    // r0SubRangeLeft18_uid1943_i_unnamed_k0_zts6mmstv244(BITSELECT,1942)@47
    assign r0SubRangeLeft18_uid1943_i_unnamed_k0_zts6mmstv244_in = r0Sub18_uid1937_i_unnamed_k0_zts6mmstv244_q[45:0];
    assign r0SubRangeLeft18_uid1943_i_unnamed_k0_zts6mmstv244_b = r0SubRangeLeft18_uid1943_i_unnamed_k0_zts6mmstv244_in[45:0];

    // rIteriMuxFirst18_uid1945_i_unnamed_k0_zts6mmstv244(BITJOIN,1944)@47
    assign rIteriMuxFirst18_uid1945_i_unnamed_k0_zts6mmstv244_q = {cstZ18_uid986_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft18_uid1943_i_unnamed_k0_zts6mmstv244_b};

    // r18_uid1946_i_unnamed_k0_zts6mmstv244(MUX,1945)@47 + 1
    assign r18_uid1946_i_unnamed_k0_zts6mmstv244_s = opSign18_uid1941_i_unnamed_k0_zts6mmstv244_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r18_uid1946_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
        end
        else
        begin
            unique case (r18_uid1946_i_unnamed_k0_zts6mmstv244_s)
                1'b0 : r18_uid1946_i_unnamed_k0_zts6mmstv244_q <= rIteriMuxFirst18_uid1945_i_unnamed_k0_zts6mmstv244_q;
                1'b1 : r18_uid1946_i_unnamed_k0_zts6mmstv244_q <= lshl18_uid1942_i_unnamed_k0_zts6mmstv244_b;
                default : r18_uid1946_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
            endcase
        end
    end

    // redist107_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_vv_46(DELAY,4128)
    dspba_delay_ver #( .width(1), .depth(46), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist107_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_vv_46 ( .xin(x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_vv), .xout(redist107_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_vv_46_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1949_i_unnamed_k0_zts6mmstv244(BITJOIN,1948)@48
    assign lshl1_uid1949_i_unnamed_k0_zts6mmstv244_q = {r18_uid1946_i_unnamed_k0_zts6mmstv244_q, redist107_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_vv_46_q};

    // nSubChunkLow17_uid1951_i_unnamed_k0_zts6mmstv244(BITSELECT,1950)@48
    assign nSubChunkLow17_uid1951_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1949_i_unnamed_k0_zts6mmstv244_q[46:0];
    assign nSubChunkLow17_uid1951_i_unnamed_k0_zts6mmstv244_b = nSubChunkLow17_uid1951_i_unnamed_k0_zts6mmstv244_in[46:0];

    // r0Sub17_uid1952_i_unnamed_k0_zts6mmstv244(SUB,1951)@48
    assign r0Sub17_uid1952_i_unnamed_k0_zts6mmstv244_a = {1'b0, nSubChunkLow17_uid1951_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub17_uid1952_i_unnamed_k0_zts6mmstv244_b = {1'b0, dSubChunkLow17_uid1950_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub17_uid1952_i_unnamed_k0_zts6mmstv244_o = $unsigned(r0Sub17_uid1952_i_unnamed_k0_zts6mmstv244_a) - $unsigned(r0Sub17_uid1952_i_unnamed_k0_zts6mmstv244_b);
    assign r0Sub17_uid1952_i_unnamed_k0_zts6mmstv244_q = r0Sub17_uid1952_i_unnamed_k0_zts6mmstv244_o[47:0];

    // cond17_uid1955_i_unnamed_k0_zts6mmstv244(BITSELECT,1954)@48
    assign cond17_uid1955_i_unnamed_k0_zts6mmstv244_in = $unsigned({{17{r0Sub17_uid1952_i_unnamed_k0_zts6mmstv244_q[47]}}, r0Sub17_uid1952_i_unnamed_k0_zts6mmstv244_q});
    assign cond17_uid1955_i_unnamed_k0_zts6mmstv244_b = $unsigned(cond17_uid1955_i_unnamed_k0_zts6mmstv244_in[64:64]);

    // opSign17_uid1956_i_unnamed_k0_zts6mmstv244(LOGICAL,1955)@48
    assign opSign17_uid1956_i_unnamed_k0_zts6mmstv244_q = cond17_uid1955_i_unnamed_k0_zts6mmstv244_b | topBitsDOR_uid1954_i_unnamed_k0_zts6mmstv244_q;

    // q17_uid1962_i_unnamed_k0_zts6mmstv244(LOGICAL,1961)@48 + 1
    assign q17_uid1962_i_unnamed_k0_zts6mmstv244_qi = ~ (opSign17_uid1956_i_unnamed_k0_zts6mmstv244_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q17_uid1962_i_unnamed_k0_zts6mmstv244_delay ( .xin(q17_uid1962_i_unnamed_k0_zts6mmstv244_qi), .xout(q17_uid1962_i_unnamed_k0_zts6mmstv244_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist272_q17_uid1962_i_unnamed_k0_zts6mmstv244_q_18(DELAY,4293)
    dspba_delay_ver #( .width(1), .depth(17), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist272_q17_uid1962_i_unnamed_k0_zts6mmstv244_q_18 ( .xin(q17_uid1962_i_unnamed_k0_zts6mmstv244_q), .xout(redist272_q17_uid1962_i_unnamed_k0_zts6mmstv244_q_18_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist470_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_47(DELAY,4491)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist470_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_47_q <= '0;
        end
        else
        begin
            redist470_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_47_q <= $unsigned(redist469_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_46_q);
        end
    end

    // topBitsDOR16_uid1968_i_unnamed_k0_zts6mmstv244(BITSELECT,1967)@49
    assign topBitsDOR16_uid1968_i_unnamed_k0_zts6mmstv244_b = redist470_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_47_q[63:48];

    // topBitsDOR_uid1969_i_unnamed_k0_zts6mmstv244(LOGICAL,1968)@49
    assign topBitsDOR_uid1969_i_unnamed_k0_zts6mmstv244_q = $unsigned(topBitsDOR16_uid1968_i_unnamed_k0_zts6mmstv244_b != 16'b0000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow16_uid1965_i_unnamed_k0_zts6mmstv244(BITSELECT,1964)@49
    assign dSubChunkLow16_uid1965_i_unnamed_k0_zts6mmstv244_in = redist470_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_47_q[47:0];
    assign dSubChunkLow16_uid1965_i_unnamed_k0_zts6mmstv244_b = dSubChunkLow16_uid1965_i_unnamed_k0_zts6mmstv244_in[47:0];

    // lshl17_uid1957_i_unnamed_k0_zts6mmstv244(BITSELECT,1956)@48
    assign lshl17_uid1957_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1949_i_unnamed_k0_zts6mmstv244_q[63:0];
    assign lshl17_uid1957_i_unnamed_k0_zts6mmstv244_b = lshl17_uid1957_i_unnamed_k0_zts6mmstv244_in[63:0];

    // r0SubRangeLeft17_uid1958_i_unnamed_k0_zts6mmstv244(BITSELECT,1957)@48
    assign r0SubRangeLeft17_uid1958_i_unnamed_k0_zts6mmstv244_in = r0Sub17_uid1952_i_unnamed_k0_zts6mmstv244_q[46:0];
    assign r0SubRangeLeft17_uid1958_i_unnamed_k0_zts6mmstv244_b = r0SubRangeLeft17_uid1958_i_unnamed_k0_zts6mmstv244_in[46:0];

    // rIteriMuxFirst17_uid1960_i_unnamed_k0_zts6mmstv244(BITJOIN,1959)@48
    assign rIteriMuxFirst17_uid1960_i_unnamed_k0_zts6mmstv244_q = {cstZ17_uid1001_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft17_uid1958_i_unnamed_k0_zts6mmstv244_b};

    // r17_uid1961_i_unnamed_k0_zts6mmstv244(MUX,1960)@48 + 1
    assign r17_uid1961_i_unnamed_k0_zts6mmstv244_s = opSign17_uid1956_i_unnamed_k0_zts6mmstv244_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r17_uid1961_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
        end
        else
        begin
            unique case (r17_uid1961_i_unnamed_k0_zts6mmstv244_s)
                1'b0 : r17_uid1961_i_unnamed_k0_zts6mmstv244_q <= rIteriMuxFirst17_uid1960_i_unnamed_k0_zts6mmstv244_q;
                1'b1 : r17_uid1961_i_unnamed_k0_zts6mmstv244_q <= lshl17_uid1957_i_unnamed_k0_zts6mmstv244_b;
                default : r17_uid1961_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
            endcase
        end
    end

    // redist108_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ww_47(DELAY,4129)
    dspba_delay_ver #( .width(1), .depth(47), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist108_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ww_47 ( .xin(x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ww), .xout(redist108_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ww_47_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1964_i_unnamed_k0_zts6mmstv244(BITJOIN,1963)@49
    assign lshl1_uid1964_i_unnamed_k0_zts6mmstv244_q = {r17_uid1961_i_unnamed_k0_zts6mmstv244_q, redist108_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_ww_47_q};

    // nSubChunkLow16_uid1966_i_unnamed_k0_zts6mmstv244(BITSELECT,1965)@49
    assign nSubChunkLow16_uid1966_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1964_i_unnamed_k0_zts6mmstv244_q[47:0];
    assign nSubChunkLow16_uid1966_i_unnamed_k0_zts6mmstv244_b = nSubChunkLow16_uid1966_i_unnamed_k0_zts6mmstv244_in[47:0];

    // r0Sub16_uid1967_i_unnamed_k0_zts6mmstv244(SUB,1966)@49
    assign r0Sub16_uid1967_i_unnamed_k0_zts6mmstv244_a = {1'b0, nSubChunkLow16_uid1966_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub16_uid1967_i_unnamed_k0_zts6mmstv244_b = {1'b0, dSubChunkLow16_uid1965_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub16_uid1967_i_unnamed_k0_zts6mmstv244_o = $unsigned(r0Sub16_uid1967_i_unnamed_k0_zts6mmstv244_a) - $unsigned(r0Sub16_uid1967_i_unnamed_k0_zts6mmstv244_b);
    assign r0Sub16_uid1967_i_unnamed_k0_zts6mmstv244_q = r0Sub16_uid1967_i_unnamed_k0_zts6mmstv244_o[48:0];

    // cond16_uid1970_i_unnamed_k0_zts6mmstv244(BITSELECT,1969)@49
    assign cond16_uid1970_i_unnamed_k0_zts6mmstv244_in = $unsigned({{16{r0Sub16_uid1967_i_unnamed_k0_zts6mmstv244_q[48]}}, r0Sub16_uid1967_i_unnamed_k0_zts6mmstv244_q});
    assign cond16_uid1970_i_unnamed_k0_zts6mmstv244_b = $unsigned(cond16_uid1970_i_unnamed_k0_zts6mmstv244_in[64:64]);

    // opSign16_uid1971_i_unnamed_k0_zts6mmstv244(LOGICAL,1970)@49
    assign opSign16_uid1971_i_unnamed_k0_zts6mmstv244_q = cond16_uid1970_i_unnamed_k0_zts6mmstv244_b | topBitsDOR_uid1969_i_unnamed_k0_zts6mmstv244_q;

    // q16_uid1977_i_unnamed_k0_zts6mmstv244(LOGICAL,1976)@49 + 1
    assign q16_uid1977_i_unnamed_k0_zts6mmstv244_qi = ~ (opSign16_uid1971_i_unnamed_k0_zts6mmstv244_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q16_uid1977_i_unnamed_k0_zts6mmstv244_delay ( .xin(q16_uid1977_i_unnamed_k0_zts6mmstv244_qi), .xout(q16_uid1977_i_unnamed_k0_zts6mmstv244_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist271_q16_uid1977_i_unnamed_k0_zts6mmstv244_q_17(DELAY,4292)
    dspba_delay_ver #( .width(1), .depth(16), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist271_q16_uid1977_i_unnamed_k0_zts6mmstv244_q_17 ( .xin(q16_uid1977_i_unnamed_k0_zts6mmstv244_q), .xout(redist271_q16_uid1977_i_unnamed_k0_zts6mmstv244_q_17_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist471_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_48(DELAY,4492)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist471_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_48_q <= '0;
        end
        else
        begin
            redist471_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_48_q <= $unsigned(redist470_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_47_q);
        end
    end

    // topBitsDOR15_uid1983_i_unnamed_k0_zts6mmstv244(BITSELECT,1982)@50
    assign topBitsDOR15_uid1983_i_unnamed_k0_zts6mmstv244_b = redist471_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_48_q[63:49];

    // topBitsDOR_uid1984_i_unnamed_k0_zts6mmstv244(LOGICAL,1983)@50
    assign topBitsDOR_uid1984_i_unnamed_k0_zts6mmstv244_q = $unsigned(topBitsDOR15_uid1983_i_unnamed_k0_zts6mmstv244_b != 15'b000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow15_uid1980_i_unnamed_k0_zts6mmstv244(BITSELECT,1979)@50
    assign dSubChunkLow15_uid1980_i_unnamed_k0_zts6mmstv244_in = redist471_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_48_q[48:0];
    assign dSubChunkLow15_uid1980_i_unnamed_k0_zts6mmstv244_b = dSubChunkLow15_uid1980_i_unnamed_k0_zts6mmstv244_in[48:0];

    // lshl16_uid1972_i_unnamed_k0_zts6mmstv244(BITSELECT,1971)@49
    assign lshl16_uid1972_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1964_i_unnamed_k0_zts6mmstv244_q[63:0];
    assign lshl16_uid1972_i_unnamed_k0_zts6mmstv244_b = lshl16_uid1972_i_unnamed_k0_zts6mmstv244_in[63:0];

    // r0SubRangeLeft16_uid1973_i_unnamed_k0_zts6mmstv244(BITSELECT,1972)@49
    assign r0SubRangeLeft16_uid1973_i_unnamed_k0_zts6mmstv244_in = r0Sub16_uid1967_i_unnamed_k0_zts6mmstv244_q[47:0];
    assign r0SubRangeLeft16_uid1973_i_unnamed_k0_zts6mmstv244_b = r0SubRangeLeft16_uid1973_i_unnamed_k0_zts6mmstv244_in[47:0];

    // rIteriMuxFirst16_uid1975_i_unnamed_k0_zts6mmstv244(BITJOIN,1974)@49
    assign rIteriMuxFirst16_uid1975_i_unnamed_k0_zts6mmstv244_q = {cstZ16_uid1016_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft16_uid1973_i_unnamed_k0_zts6mmstv244_b};

    // r16_uid1976_i_unnamed_k0_zts6mmstv244(MUX,1975)@49 + 1
    assign r16_uid1976_i_unnamed_k0_zts6mmstv244_s = opSign16_uid1971_i_unnamed_k0_zts6mmstv244_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r16_uid1976_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
        end
        else
        begin
            unique case (r16_uid1976_i_unnamed_k0_zts6mmstv244_s)
                1'b0 : r16_uid1976_i_unnamed_k0_zts6mmstv244_q <= rIteriMuxFirst16_uid1975_i_unnamed_k0_zts6mmstv244_q;
                1'b1 : r16_uid1976_i_unnamed_k0_zts6mmstv244_q <= lshl16_uid1972_i_unnamed_k0_zts6mmstv244_b;
                default : r16_uid1976_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
            endcase
        end
    end

    // redist109_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_xx_48(DELAY,4130)
    dspba_delay_ver #( .width(1), .depth(48), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist109_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_xx_48 ( .xin(x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_xx), .xout(redist109_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_xx_48_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1979_i_unnamed_k0_zts6mmstv244(BITJOIN,1978)@50
    assign lshl1_uid1979_i_unnamed_k0_zts6mmstv244_q = {r16_uid1976_i_unnamed_k0_zts6mmstv244_q, redist109_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_xx_48_q};

    // nSubChunkLow15_uid1981_i_unnamed_k0_zts6mmstv244(BITSELECT,1980)@50
    assign nSubChunkLow15_uid1981_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1979_i_unnamed_k0_zts6mmstv244_q[48:0];
    assign nSubChunkLow15_uid1981_i_unnamed_k0_zts6mmstv244_b = nSubChunkLow15_uid1981_i_unnamed_k0_zts6mmstv244_in[48:0];

    // r0Sub15_uid1982_i_unnamed_k0_zts6mmstv244(SUB,1981)@50
    assign r0Sub15_uid1982_i_unnamed_k0_zts6mmstv244_a = {1'b0, nSubChunkLow15_uid1981_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub15_uid1982_i_unnamed_k0_zts6mmstv244_b = {1'b0, dSubChunkLow15_uid1980_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub15_uid1982_i_unnamed_k0_zts6mmstv244_o = $unsigned(r0Sub15_uid1982_i_unnamed_k0_zts6mmstv244_a) - $unsigned(r0Sub15_uid1982_i_unnamed_k0_zts6mmstv244_b);
    assign r0Sub15_uid1982_i_unnamed_k0_zts6mmstv244_q = r0Sub15_uid1982_i_unnamed_k0_zts6mmstv244_o[49:0];

    // cond15_uid1985_i_unnamed_k0_zts6mmstv244(BITSELECT,1984)@50
    assign cond15_uid1985_i_unnamed_k0_zts6mmstv244_in = $unsigned({{15{r0Sub15_uid1982_i_unnamed_k0_zts6mmstv244_q[49]}}, r0Sub15_uid1982_i_unnamed_k0_zts6mmstv244_q});
    assign cond15_uid1985_i_unnamed_k0_zts6mmstv244_b = $unsigned(cond15_uid1985_i_unnamed_k0_zts6mmstv244_in[64:64]);

    // opSign15_uid1986_i_unnamed_k0_zts6mmstv244(LOGICAL,1985)@50
    assign opSign15_uid1986_i_unnamed_k0_zts6mmstv244_q = cond15_uid1985_i_unnamed_k0_zts6mmstv244_b | topBitsDOR_uid1984_i_unnamed_k0_zts6mmstv244_q;

    // q15_uid1992_i_unnamed_k0_zts6mmstv244(LOGICAL,1991)@50 + 1
    assign q15_uid1992_i_unnamed_k0_zts6mmstv244_qi = ~ (opSign15_uid1986_i_unnamed_k0_zts6mmstv244_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q15_uid1992_i_unnamed_k0_zts6mmstv244_delay ( .xin(q15_uid1992_i_unnamed_k0_zts6mmstv244_qi), .xout(q15_uid1992_i_unnamed_k0_zts6mmstv244_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist270_q15_uid1992_i_unnamed_k0_zts6mmstv244_q_16(DELAY,4291)
    dspba_delay_ver #( .width(1), .depth(15), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist270_q15_uid1992_i_unnamed_k0_zts6mmstv244_q_16 ( .xin(q15_uid1992_i_unnamed_k0_zts6mmstv244_q), .xout(redist270_q15_uid1992_i_unnamed_k0_zts6mmstv244_q_16_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist472_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_49(DELAY,4493)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist472_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_49_q <= '0;
        end
        else
        begin
            redist472_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_49_q <= $unsigned(redist471_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_48_q);
        end
    end

    // topBitsDOR14_uid1998_i_unnamed_k0_zts6mmstv244(BITSELECT,1997)@51
    assign topBitsDOR14_uid1998_i_unnamed_k0_zts6mmstv244_b = redist472_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_49_q[63:50];

    // topBitsDOR_uid1999_i_unnamed_k0_zts6mmstv244(LOGICAL,1998)@51
    assign topBitsDOR_uid1999_i_unnamed_k0_zts6mmstv244_q = $unsigned(topBitsDOR14_uid1998_i_unnamed_k0_zts6mmstv244_b != 14'b00000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow14_uid1995_i_unnamed_k0_zts6mmstv244(BITSELECT,1994)@51
    assign dSubChunkLow14_uid1995_i_unnamed_k0_zts6mmstv244_in = redist472_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_49_q[49:0];
    assign dSubChunkLow14_uid1995_i_unnamed_k0_zts6mmstv244_b = dSubChunkLow14_uid1995_i_unnamed_k0_zts6mmstv244_in[49:0];

    // lshl15_uid1987_i_unnamed_k0_zts6mmstv244(BITSELECT,1986)@50
    assign lshl15_uid1987_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1979_i_unnamed_k0_zts6mmstv244_q[63:0];
    assign lshl15_uid1987_i_unnamed_k0_zts6mmstv244_b = lshl15_uid1987_i_unnamed_k0_zts6mmstv244_in[63:0];

    // r0SubRangeLeft15_uid1988_i_unnamed_k0_zts6mmstv244(BITSELECT,1987)@50
    assign r0SubRangeLeft15_uid1988_i_unnamed_k0_zts6mmstv244_in = r0Sub15_uid1982_i_unnamed_k0_zts6mmstv244_q[48:0];
    assign r0SubRangeLeft15_uid1988_i_unnamed_k0_zts6mmstv244_b = r0SubRangeLeft15_uid1988_i_unnamed_k0_zts6mmstv244_in[48:0];

    // rIteriMuxFirst15_uid1990_i_unnamed_k0_zts6mmstv244(BITJOIN,1989)@50
    assign rIteriMuxFirst15_uid1990_i_unnamed_k0_zts6mmstv244_q = {cstZ15_uid1031_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft15_uid1988_i_unnamed_k0_zts6mmstv244_b};

    // r15_uid1991_i_unnamed_k0_zts6mmstv244(MUX,1990)@50 + 1
    assign r15_uid1991_i_unnamed_k0_zts6mmstv244_s = opSign15_uid1986_i_unnamed_k0_zts6mmstv244_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r15_uid1991_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
        end
        else
        begin
            unique case (r15_uid1991_i_unnamed_k0_zts6mmstv244_s)
                1'b0 : r15_uid1991_i_unnamed_k0_zts6mmstv244_q <= rIteriMuxFirst15_uid1990_i_unnamed_k0_zts6mmstv244_q;
                1'b1 : r15_uid1991_i_unnamed_k0_zts6mmstv244_q <= lshl15_uid1987_i_unnamed_k0_zts6mmstv244_b;
                default : r15_uid1991_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
            endcase
        end
    end

    // redist110_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_yy_49(DELAY,4131)
    dspba_delay_ver #( .width(1), .depth(49), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist110_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_yy_49 ( .xin(x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_yy), .xout(redist110_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_yy_49_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1994_i_unnamed_k0_zts6mmstv244(BITJOIN,1993)@51
    assign lshl1_uid1994_i_unnamed_k0_zts6mmstv244_q = {r15_uid1991_i_unnamed_k0_zts6mmstv244_q, redist110_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_yy_49_q};

    // nSubChunkLow14_uid1996_i_unnamed_k0_zts6mmstv244(BITSELECT,1995)@51
    assign nSubChunkLow14_uid1996_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1994_i_unnamed_k0_zts6mmstv244_q[49:0];
    assign nSubChunkLow14_uid1996_i_unnamed_k0_zts6mmstv244_b = nSubChunkLow14_uid1996_i_unnamed_k0_zts6mmstv244_in[49:0];

    // r0Sub14_uid1997_i_unnamed_k0_zts6mmstv244(SUB,1996)@51
    assign r0Sub14_uid1997_i_unnamed_k0_zts6mmstv244_a = {1'b0, nSubChunkLow14_uid1996_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub14_uid1997_i_unnamed_k0_zts6mmstv244_b = {1'b0, dSubChunkLow14_uid1995_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub14_uid1997_i_unnamed_k0_zts6mmstv244_o = $unsigned(r0Sub14_uid1997_i_unnamed_k0_zts6mmstv244_a) - $unsigned(r0Sub14_uid1997_i_unnamed_k0_zts6mmstv244_b);
    assign r0Sub14_uid1997_i_unnamed_k0_zts6mmstv244_q = r0Sub14_uid1997_i_unnamed_k0_zts6mmstv244_o[50:0];

    // cond14_uid2000_i_unnamed_k0_zts6mmstv244(BITSELECT,1999)@51
    assign cond14_uid2000_i_unnamed_k0_zts6mmstv244_in = $unsigned({{14{r0Sub14_uid1997_i_unnamed_k0_zts6mmstv244_q[50]}}, r0Sub14_uid1997_i_unnamed_k0_zts6mmstv244_q});
    assign cond14_uid2000_i_unnamed_k0_zts6mmstv244_b = $unsigned(cond14_uid2000_i_unnamed_k0_zts6mmstv244_in[64:64]);

    // opSign14_uid2001_i_unnamed_k0_zts6mmstv244(LOGICAL,2000)@51
    assign opSign14_uid2001_i_unnamed_k0_zts6mmstv244_q = cond14_uid2000_i_unnamed_k0_zts6mmstv244_b | topBitsDOR_uid1999_i_unnamed_k0_zts6mmstv244_q;

    // q14_uid2007_i_unnamed_k0_zts6mmstv244(LOGICAL,2006)@51 + 1
    assign q14_uid2007_i_unnamed_k0_zts6mmstv244_qi = ~ (opSign14_uid2001_i_unnamed_k0_zts6mmstv244_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q14_uid2007_i_unnamed_k0_zts6mmstv244_delay ( .xin(q14_uid2007_i_unnamed_k0_zts6mmstv244_qi), .xout(q14_uid2007_i_unnamed_k0_zts6mmstv244_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist269_q14_uid2007_i_unnamed_k0_zts6mmstv244_q_15(DELAY,4290)
    dspba_delay_ver #( .width(1), .depth(14), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist269_q14_uid2007_i_unnamed_k0_zts6mmstv244_q_15 ( .xin(q14_uid2007_i_unnamed_k0_zts6mmstv244_q), .xout(redist269_q14_uid2007_i_unnamed_k0_zts6mmstv244_q_15_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist473_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_50(DELAY,4494)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist473_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_50_q <= '0;
        end
        else
        begin
            redist473_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_50_q <= $unsigned(redist472_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_49_q);
        end
    end

    // topBitsDOR13_uid2013_i_unnamed_k0_zts6mmstv244(BITSELECT,2012)@52
    assign topBitsDOR13_uid2013_i_unnamed_k0_zts6mmstv244_b = redist473_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_50_q[63:51];

    // topBitsDOR_uid2014_i_unnamed_k0_zts6mmstv244(LOGICAL,2013)@52
    assign topBitsDOR_uid2014_i_unnamed_k0_zts6mmstv244_q = $unsigned(topBitsDOR13_uid2013_i_unnamed_k0_zts6mmstv244_b != 13'b0000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow13_uid2010_i_unnamed_k0_zts6mmstv244(BITSELECT,2009)@52
    assign dSubChunkLow13_uid2010_i_unnamed_k0_zts6mmstv244_in = redist473_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_50_q[50:0];
    assign dSubChunkLow13_uid2010_i_unnamed_k0_zts6mmstv244_b = dSubChunkLow13_uid2010_i_unnamed_k0_zts6mmstv244_in[50:0];

    // lshl14_uid2002_i_unnamed_k0_zts6mmstv244(BITSELECT,2001)@51
    assign lshl14_uid2002_i_unnamed_k0_zts6mmstv244_in = lshl1_uid1994_i_unnamed_k0_zts6mmstv244_q[63:0];
    assign lshl14_uid2002_i_unnamed_k0_zts6mmstv244_b = lshl14_uid2002_i_unnamed_k0_zts6mmstv244_in[63:0];

    // r0SubRangeLeft14_uid2003_i_unnamed_k0_zts6mmstv244(BITSELECT,2002)@51
    assign r0SubRangeLeft14_uid2003_i_unnamed_k0_zts6mmstv244_in = r0Sub14_uid1997_i_unnamed_k0_zts6mmstv244_q[49:0];
    assign r0SubRangeLeft14_uid2003_i_unnamed_k0_zts6mmstv244_b = r0SubRangeLeft14_uid2003_i_unnamed_k0_zts6mmstv244_in[49:0];

    // rIteriMuxFirst14_uid2005_i_unnamed_k0_zts6mmstv244(BITJOIN,2004)@51
    assign rIteriMuxFirst14_uid2005_i_unnamed_k0_zts6mmstv244_q = {cstZ14_uid1046_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft14_uid2003_i_unnamed_k0_zts6mmstv244_b};

    // r14_uid2006_i_unnamed_k0_zts6mmstv244(MUX,2005)@51 + 1
    assign r14_uid2006_i_unnamed_k0_zts6mmstv244_s = opSign14_uid2001_i_unnamed_k0_zts6mmstv244_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r14_uid2006_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
        end
        else
        begin
            unique case (r14_uid2006_i_unnamed_k0_zts6mmstv244_s)
                1'b0 : r14_uid2006_i_unnamed_k0_zts6mmstv244_q <= rIteriMuxFirst14_uid2005_i_unnamed_k0_zts6mmstv244_q;
                1'b1 : r14_uid2006_i_unnamed_k0_zts6mmstv244_q <= lshl14_uid2002_i_unnamed_k0_zts6mmstv244_b;
                default : r14_uid2006_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
            endcase
        end
    end

    // redist111_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_zz_50(DELAY,4132)
    dspba_delay_ver #( .width(1), .depth(50), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist111_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_zz_50 ( .xin(x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_zz), .xout(redist111_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_zz_50_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid2009_i_unnamed_k0_zts6mmstv244(BITJOIN,2008)@52
    assign lshl1_uid2009_i_unnamed_k0_zts6mmstv244_q = {r14_uid2006_i_unnamed_k0_zts6mmstv244_q, redist111_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_zz_50_q};

    // nSubChunkLow13_uid2011_i_unnamed_k0_zts6mmstv244(BITSELECT,2010)@52
    assign nSubChunkLow13_uid2011_i_unnamed_k0_zts6mmstv244_in = lshl1_uid2009_i_unnamed_k0_zts6mmstv244_q[50:0];
    assign nSubChunkLow13_uid2011_i_unnamed_k0_zts6mmstv244_b = nSubChunkLow13_uid2011_i_unnamed_k0_zts6mmstv244_in[50:0];

    // r0Sub13_uid2012_i_unnamed_k0_zts6mmstv244(SUB,2011)@52
    assign r0Sub13_uid2012_i_unnamed_k0_zts6mmstv244_a = {1'b0, nSubChunkLow13_uid2011_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub13_uid2012_i_unnamed_k0_zts6mmstv244_b = {1'b0, dSubChunkLow13_uid2010_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub13_uid2012_i_unnamed_k0_zts6mmstv244_o = $unsigned(r0Sub13_uid2012_i_unnamed_k0_zts6mmstv244_a) - $unsigned(r0Sub13_uid2012_i_unnamed_k0_zts6mmstv244_b);
    assign r0Sub13_uid2012_i_unnamed_k0_zts6mmstv244_q = r0Sub13_uid2012_i_unnamed_k0_zts6mmstv244_o[51:0];

    // cond13_uid2015_i_unnamed_k0_zts6mmstv244(BITSELECT,2014)@52
    assign cond13_uid2015_i_unnamed_k0_zts6mmstv244_in = $unsigned({{13{r0Sub13_uid2012_i_unnamed_k0_zts6mmstv244_q[51]}}, r0Sub13_uid2012_i_unnamed_k0_zts6mmstv244_q});
    assign cond13_uid2015_i_unnamed_k0_zts6mmstv244_b = $unsigned(cond13_uid2015_i_unnamed_k0_zts6mmstv244_in[64:64]);

    // opSign13_uid2016_i_unnamed_k0_zts6mmstv244(LOGICAL,2015)@52
    assign opSign13_uid2016_i_unnamed_k0_zts6mmstv244_q = cond13_uid2015_i_unnamed_k0_zts6mmstv244_b | topBitsDOR_uid2014_i_unnamed_k0_zts6mmstv244_q;

    // q13_uid2022_i_unnamed_k0_zts6mmstv244(LOGICAL,2021)@52 + 1
    assign q13_uid2022_i_unnamed_k0_zts6mmstv244_qi = ~ (opSign13_uid2016_i_unnamed_k0_zts6mmstv244_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q13_uid2022_i_unnamed_k0_zts6mmstv244_delay ( .xin(q13_uid2022_i_unnamed_k0_zts6mmstv244_qi), .xout(q13_uid2022_i_unnamed_k0_zts6mmstv244_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist268_q13_uid2022_i_unnamed_k0_zts6mmstv244_q_14(DELAY,4289)
    dspba_delay_ver #( .width(1), .depth(13), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist268_q13_uid2022_i_unnamed_k0_zts6mmstv244_q_14 ( .xin(q13_uid2022_i_unnamed_k0_zts6mmstv244_q), .xout(redist268_q13_uid2022_i_unnamed_k0_zts6mmstv244_q_14_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist474_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_51(DELAY,4495)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist474_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_51_q <= '0;
        end
        else
        begin
            redist474_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_51_q <= $unsigned(redist473_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_50_q);
        end
    end

    // topBitsDOR12_uid2028_i_unnamed_k0_zts6mmstv244(BITSELECT,2027)@53
    assign topBitsDOR12_uid2028_i_unnamed_k0_zts6mmstv244_b = redist474_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_51_q[63:52];

    // topBitsDOR_uid2029_i_unnamed_k0_zts6mmstv244(LOGICAL,2028)@53
    assign topBitsDOR_uid2029_i_unnamed_k0_zts6mmstv244_q = $unsigned(topBitsDOR12_uid2028_i_unnamed_k0_zts6mmstv244_b != 12'b000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow12_uid2025_i_unnamed_k0_zts6mmstv244(BITSELECT,2024)@53
    assign dSubChunkLow12_uid2025_i_unnamed_k0_zts6mmstv244_in = redist474_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_51_q[51:0];
    assign dSubChunkLow12_uid2025_i_unnamed_k0_zts6mmstv244_b = dSubChunkLow12_uid2025_i_unnamed_k0_zts6mmstv244_in[51:0];

    // lshl13_uid2017_i_unnamed_k0_zts6mmstv244(BITSELECT,2016)@52
    assign lshl13_uid2017_i_unnamed_k0_zts6mmstv244_in = lshl1_uid2009_i_unnamed_k0_zts6mmstv244_q[63:0];
    assign lshl13_uid2017_i_unnamed_k0_zts6mmstv244_b = lshl13_uid2017_i_unnamed_k0_zts6mmstv244_in[63:0];

    // r0SubRangeLeft13_uid2018_i_unnamed_k0_zts6mmstv244(BITSELECT,2017)@52
    assign r0SubRangeLeft13_uid2018_i_unnamed_k0_zts6mmstv244_in = r0Sub13_uid2012_i_unnamed_k0_zts6mmstv244_q[50:0];
    assign r0SubRangeLeft13_uid2018_i_unnamed_k0_zts6mmstv244_b = r0SubRangeLeft13_uid2018_i_unnamed_k0_zts6mmstv244_in[50:0];

    // rIteriMuxFirst13_uid2020_i_unnamed_k0_zts6mmstv244(BITJOIN,2019)@52
    assign rIteriMuxFirst13_uid2020_i_unnamed_k0_zts6mmstv244_q = {cstZ13_uid1061_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft13_uid2018_i_unnamed_k0_zts6mmstv244_b};

    // r13_uid2021_i_unnamed_k0_zts6mmstv244(MUX,2020)@52 + 1
    assign r13_uid2021_i_unnamed_k0_zts6mmstv244_s = opSign13_uid2016_i_unnamed_k0_zts6mmstv244_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r13_uid2021_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
        end
        else
        begin
            unique case (r13_uid2021_i_unnamed_k0_zts6mmstv244_s)
                1'b0 : r13_uid2021_i_unnamed_k0_zts6mmstv244_q <= rIteriMuxFirst13_uid2020_i_unnamed_k0_zts6mmstv244_q;
                1'b1 : r13_uid2021_i_unnamed_k0_zts6mmstv244_q <= lshl13_uid2017_i_unnamed_k0_zts6mmstv244_b;
                default : r13_uid2021_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
            endcase
        end
    end

    // redist112_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_1_51(DELAY,4133)
    dspba_delay_ver #( .width(1), .depth(51), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist112_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_1_51 ( .xin(x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_1), .xout(redist112_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_1_51_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid2024_i_unnamed_k0_zts6mmstv244(BITJOIN,2023)@53
    assign lshl1_uid2024_i_unnamed_k0_zts6mmstv244_q = {r13_uid2021_i_unnamed_k0_zts6mmstv244_q, redist112_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_1_51_q};

    // nSubChunkLow12_uid2026_i_unnamed_k0_zts6mmstv244(BITSELECT,2025)@53
    assign nSubChunkLow12_uid2026_i_unnamed_k0_zts6mmstv244_in = lshl1_uid2024_i_unnamed_k0_zts6mmstv244_q[51:0];
    assign nSubChunkLow12_uid2026_i_unnamed_k0_zts6mmstv244_b = nSubChunkLow12_uid2026_i_unnamed_k0_zts6mmstv244_in[51:0];

    // r0Sub12_uid2027_i_unnamed_k0_zts6mmstv244(SUB,2026)@53
    assign r0Sub12_uid2027_i_unnamed_k0_zts6mmstv244_a = {1'b0, nSubChunkLow12_uid2026_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub12_uid2027_i_unnamed_k0_zts6mmstv244_b = {1'b0, dSubChunkLow12_uid2025_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub12_uid2027_i_unnamed_k0_zts6mmstv244_o = $unsigned(r0Sub12_uid2027_i_unnamed_k0_zts6mmstv244_a) - $unsigned(r0Sub12_uid2027_i_unnamed_k0_zts6mmstv244_b);
    assign r0Sub12_uid2027_i_unnamed_k0_zts6mmstv244_q = r0Sub12_uid2027_i_unnamed_k0_zts6mmstv244_o[52:0];

    // cond12_uid2030_i_unnamed_k0_zts6mmstv244(BITSELECT,2029)@53
    assign cond12_uid2030_i_unnamed_k0_zts6mmstv244_in = $unsigned({{12{r0Sub12_uid2027_i_unnamed_k0_zts6mmstv244_q[52]}}, r0Sub12_uid2027_i_unnamed_k0_zts6mmstv244_q});
    assign cond12_uid2030_i_unnamed_k0_zts6mmstv244_b = $unsigned(cond12_uid2030_i_unnamed_k0_zts6mmstv244_in[64:64]);

    // opSign12_uid2031_i_unnamed_k0_zts6mmstv244(LOGICAL,2030)@53
    assign opSign12_uid2031_i_unnamed_k0_zts6mmstv244_q = cond12_uid2030_i_unnamed_k0_zts6mmstv244_b | topBitsDOR_uid2029_i_unnamed_k0_zts6mmstv244_q;

    // q12_uid2037_i_unnamed_k0_zts6mmstv244(LOGICAL,2036)@53 + 1
    assign q12_uid2037_i_unnamed_k0_zts6mmstv244_qi = ~ (opSign12_uid2031_i_unnamed_k0_zts6mmstv244_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q12_uid2037_i_unnamed_k0_zts6mmstv244_delay ( .xin(q12_uid2037_i_unnamed_k0_zts6mmstv244_qi), .xout(q12_uid2037_i_unnamed_k0_zts6mmstv244_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist267_q12_uid2037_i_unnamed_k0_zts6mmstv244_q_13(DELAY,4288)
    dspba_delay_ver #( .width(1), .depth(12), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist267_q12_uid2037_i_unnamed_k0_zts6mmstv244_q_13 ( .xin(q12_uid2037_i_unnamed_k0_zts6mmstv244_q), .xout(redist267_q12_uid2037_i_unnamed_k0_zts6mmstv244_q_13_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist475_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_52(DELAY,4496)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist475_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_52_q <= '0;
        end
        else
        begin
            redist475_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_52_q <= $unsigned(redist474_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_51_q);
        end
    end

    // topBitsDOR11_uid2043_i_unnamed_k0_zts6mmstv244(BITSELECT,2042)@54
    assign topBitsDOR11_uid2043_i_unnamed_k0_zts6mmstv244_b = redist475_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_52_q[63:53];

    // topBitsDOR_uid2044_i_unnamed_k0_zts6mmstv244(LOGICAL,2043)@54
    assign topBitsDOR_uid2044_i_unnamed_k0_zts6mmstv244_q = $unsigned(topBitsDOR11_uid2043_i_unnamed_k0_zts6mmstv244_b != 11'b00000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow11_uid2040_i_unnamed_k0_zts6mmstv244(BITSELECT,2039)@54
    assign dSubChunkLow11_uid2040_i_unnamed_k0_zts6mmstv244_in = redist475_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_52_q[52:0];
    assign dSubChunkLow11_uid2040_i_unnamed_k0_zts6mmstv244_b = dSubChunkLow11_uid2040_i_unnamed_k0_zts6mmstv244_in[52:0];

    // lshl12_uid2032_i_unnamed_k0_zts6mmstv244(BITSELECT,2031)@53
    assign lshl12_uid2032_i_unnamed_k0_zts6mmstv244_in = lshl1_uid2024_i_unnamed_k0_zts6mmstv244_q[63:0];
    assign lshl12_uid2032_i_unnamed_k0_zts6mmstv244_b = lshl12_uid2032_i_unnamed_k0_zts6mmstv244_in[63:0];

    // r0SubRangeLeft12_uid2033_i_unnamed_k0_zts6mmstv244(BITSELECT,2032)@53
    assign r0SubRangeLeft12_uid2033_i_unnamed_k0_zts6mmstv244_in = r0Sub12_uid2027_i_unnamed_k0_zts6mmstv244_q[51:0];
    assign r0SubRangeLeft12_uid2033_i_unnamed_k0_zts6mmstv244_b = r0SubRangeLeft12_uid2033_i_unnamed_k0_zts6mmstv244_in[51:0];

    // rIteriMuxFirst12_uid2035_i_unnamed_k0_zts6mmstv244(BITJOIN,2034)@53
    assign rIteriMuxFirst12_uid2035_i_unnamed_k0_zts6mmstv244_q = {cstZ12_uid1076_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft12_uid2033_i_unnamed_k0_zts6mmstv244_b};

    // r12_uid2036_i_unnamed_k0_zts6mmstv244(MUX,2035)@53 + 1
    assign r12_uid2036_i_unnamed_k0_zts6mmstv244_s = opSign12_uid2031_i_unnamed_k0_zts6mmstv244_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r12_uid2036_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
        end
        else
        begin
            unique case (r12_uid2036_i_unnamed_k0_zts6mmstv244_s)
                1'b0 : r12_uid2036_i_unnamed_k0_zts6mmstv244_q <= rIteriMuxFirst12_uid2035_i_unnamed_k0_zts6mmstv244_q;
                1'b1 : r12_uid2036_i_unnamed_k0_zts6mmstv244_q <= lshl12_uid2032_i_unnamed_k0_zts6mmstv244_b;
                default : r12_uid2036_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
            endcase
        end
    end

    // redist113_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_2_52(DELAY,4134)
    dspba_delay_ver #( .width(1), .depth(52), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist113_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_2_52 ( .xin(x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_2), .xout(redist113_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_2_52_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid2039_i_unnamed_k0_zts6mmstv244(BITJOIN,2038)@54
    assign lshl1_uid2039_i_unnamed_k0_zts6mmstv244_q = {r12_uid2036_i_unnamed_k0_zts6mmstv244_q, redist113_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_2_52_q};

    // nSubChunkLow11_uid2041_i_unnamed_k0_zts6mmstv244(BITSELECT,2040)@54
    assign nSubChunkLow11_uid2041_i_unnamed_k0_zts6mmstv244_in = lshl1_uid2039_i_unnamed_k0_zts6mmstv244_q[52:0];
    assign nSubChunkLow11_uid2041_i_unnamed_k0_zts6mmstv244_b = nSubChunkLow11_uid2041_i_unnamed_k0_zts6mmstv244_in[52:0];

    // r0Sub11_uid2042_i_unnamed_k0_zts6mmstv244(SUB,2041)@54
    assign r0Sub11_uid2042_i_unnamed_k0_zts6mmstv244_a = {1'b0, nSubChunkLow11_uid2041_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub11_uid2042_i_unnamed_k0_zts6mmstv244_b = {1'b0, dSubChunkLow11_uid2040_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub11_uid2042_i_unnamed_k0_zts6mmstv244_o = $unsigned(r0Sub11_uid2042_i_unnamed_k0_zts6mmstv244_a) - $unsigned(r0Sub11_uid2042_i_unnamed_k0_zts6mmstv244_b);
    assign r0Sub11_uid2042_i_unnamed_k0_zts6mmstv244_q = r0Sub11_uid2042_i_unnamed_k0_zts6mmstv244_o[53:0];

    // cond11_uid2045_i_unnamed_k0_zts6mmstv244(BITSELECT,2044)@54
    assign cond11_uid2045_i_unnamed_k0_zts6mmstv244_in = $unsigned({{11{r0Sub11_uid2042_i_unnamed_k0_zts6mmstv244_q[53]}}, r0Sub11_uid2042_i_unnamed_k0_zts6mmstv244_q});
    assign cond11_uid2045_i_unnamed_k0_zts6mmstv244_b = $unsigned(cond11_uid2045_i_unnamed_k0_zts6mmstv244_in[64:64]);

    // opSign11_uid2046_i_unnamed_k0_zts6mmstv244(LOGICAL,2045)@54
    assign opSign11_uid2046_i_unnamed_k0_zts6mmstv244_q = cond11_uid2045_i_unnamed_k0_zts6mmstv244_b | topBitsDOR_uid2044_i_unnamed_k0_zts6mmstv244_q;

    // q11_uid2052_i_unnamed_k0_zts6mmstv244(LOGICAL,2051)@54 + 1
    assign q11_uid2052_i_unnamed_k0_zts6mmstv244_qi = ~ (opSign11_uid2046_i_unnamed_k0_zts6mmstv244_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q11_uid2052_i_unnamed_k0_zts6mmstv244_delay ( .xin(q11_uid2052_i_unnamed_k0_zts6mmstv244_qi), .xout(q11_uid2052_i_unnamed_k0_zts6mmstv244_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist266_q11_uid2052_i_unnamed_k0_zts6mmstv244_q_12(DELAY,4287)
    dspba_delay_ver #( .width(1), .depth(11), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist266_q11_uid2052_i_unnamed_k0_zts6mmstv244_q_12 ( .xin(q11_uid2052_i_unnamed_k0_zts6mmstv244_q), .xout(redist266_q11_uid2052_i_unnamed_k0_zts6mmstv244_q_12_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist476_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_53(DELAY,4497)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist476_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_53_q <= '0;
        end
        else
        begin
            redist476_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_53_q <= $unsigned(redist475_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_52_q);
        end
    end

    // topBitsDOR10_uid2058_i_unnamed_k0_zts6mmstv244(BITSELECT,2057)@55
    assign topBitsDOR10_uid2058_i_unnamed_k0_zts6mmstv244_b = redist476_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_53_q[63:54];

    // topBitsDOR_uid2059_i_unnamed_k0_zts6mmstv244(LOGICAL,2058)@55
    assign topBitsDOR_uid2059_i_unnamed_k0_zts6mmstv244_q = $unsigned(topBitsDOR10_uid2058_i_unnamed_k0_zts6mmstv244_b != 10'b0000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow10_uid2055_i_unnamed_k0_zts6mmstv244(BITSELECT,2054)@55
    assign dSubChunkLow10_uid2055_i_unnamed_k0_zts6mmstv244_in = redist476_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_53_q[53:0];
    assign dSubChunkLow10_uid2055_i_unnamed_k0_zts6mmstv244_b = dSubChunkLow10_uid2055_i_unnamed_k0_zts6mmstv244_in[53:0];

    // lshl11_uid2047_i_unnamed_k0_zts6mmstv244(BITSELECT,2046)@54
    assign lshl11_uid2047_i_unnamed_k0_zts6mmstv244_in = lshl1_uid2039_i_unnamed_k0_zts6mmstv244_q[63:0];
    assign lshl11_uid2047_i_unnamed_k0_zts6mmstv244_b = lshl11_uid2047_i_unnamed_k0_zts6mmstv244_in[63:0];

    // r0SubRangeLeft11_uid2048_i_unnamed_k0_zts6mmstv244(BITSELECT,2047)@54
    assign r0SubRangeLeft11_uid2048_i_unnamed_k0_zts6mmstv244_in = r0Sub11_uid2042_i_unnamed_k0_zts6mmstv244_q[52:0];
    assign r0SubRangeLeft11_uid2048_i_unnamed_k0_zts6mmstv244_b = r0SubRangeLeft11_uid2048_i_unnamed_k0_zts6mmstv244_in[52:0];

    // rIteriMuxFirst11_uid2050_i_unnamed_k0_zts6mmstv244(BITJOIN,2049)@54
    assign rIteriMuxFirst11_uid2050_i_unnamed_k0_zts6mmstv244_q = {cstZ11_uid1091_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft11_uid2048_i_unnamed_k0_zts6mmstv244_b};

    // r11_uid2051_i_unnamed_k0_zts6mmstv244(MUX,2050)@54 + 1
    assign r11_uid2051_i_unnamed_k0_zts6mmstv244_s = opSign11_uid2046_i_unnamed_k0_zts6mmstv244_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r11_uid2051_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
        end
        else
        begin
            unique case (r11_uid2051_i_unnamed_k0_zts6mmstv244_s)
                1'b0 : r11_uid2051_i_unnamed_k0_zts6mmstv244_q <= rIteriMuxFirst11_uid2050_i_unnamed_k0_zts6mmstv244_q;
                1'b1 : r11_uid2051_i_unnamed_k0_zts6mmstv244_q <= lshl11_uid2047_i_unnamed_k0_zts6mmstv244_b;
                default : r11_uid2051_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
            endcase
        end
    end

    // redist114_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_3_53(DELAY,4135)
    dspba_delay_ver #( .width(1), .depth(53), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist114_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_3_53 ( .xin(x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_3), .xout(redist114_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_3_53_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid2054_i_unnamed_k0_zts6mmstv244(BITJOIN,2053)@55
    assign lshl1_uid2054_i_unnamed_k0_zts6mmstv244_q = {r11_uid2051_i_unnamed_k0_zts6mmstv244_q, redist114_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_3_53_q};

    // nSubChunkLow10_uid2056_i_unnamed_k0_zts6mmstv244(BITSELECT,2055)@55
    assign nSubChunkLow10_uid2056_i_unnamed_k0_zts6mmstv244_in = lshl1_uid2054_i_unnamed_k0_zts6mmstv244_q[53:0];
    assign nSubChunkLow10_uid2056_i_unnamed_k0_zts6mmstv244_b = nSubChunkLow10_uid2056_i_unnamed_k0_zts6mmstv244_in[53:0];

    // r0Sub10_uid2057_i_unnamed_k0_zts6mmstv244(SUB,2056)@55
    assign r0Sub10_uid2057_i_unnamed_k0_zts6mmstv244_a = {1'b0, nSubChunkLow10_uid2056_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub10_uid2057_i_unnamed_k0_zts6mmstv244_b = {1'b0, dSubChunkLow10_uid2055_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub10_uid2057_i_unnamed_k0_zts6mmstv244_o = $unsigned(r0Sub10_uid2057_i_unnamed_k0_zts6mmstv244_a) - $unsigned(r0Sub10_uid2057_i_unnamed_k0_zts6mmstv244_b);
    assign r0Sub10_uid2057_i_unnamed_k0_zts6mmstv244_q = r0Sub10_uid2057_i_unnamed_k0_zts6mmstv244_o[54:0];

    // cond10_uid2060_i_unnamed_k0_zts6mmstv244(BITSELECT,2059)@55
    assign cond10_uid2060_i_unnamed_k0_zts6mmstv244_in = $unsigned({{10{r0Sub10_uid2057_i_unnamed_k0_zts6mmstv244_q[54]}}, r0Sub10_uid2057_i_unnamed_k0_zts6mmstv244_q});
    assign cond10_uid2060_i_unnamed_k0_zts6mmstv244_b = $unsigned(cond10_uid2060_i_unnamed_k0_zts6mmstv244_in[64:64]);

    // opSign10_uid2061_i_unnamed_k0_zts6mmstv244(LOGICAL,2060)@55
    assign opSign10_uid2061_i_unnamed_k0_zts6mmstv244_q = cond10_uid2060_i_unnamed_k0_zts6mmstv244_b | topBitsDOR_uid2059_i_unnamed_k0_zts6mmstv244_q;

    // q10_uid2067_i_unnamed_k0_zts6mmstv244(LOGICAL,2066)@55 + 1
    assign q10_uid2067_i_unnamed_k0_zts6mmstv244_qi = ~ (opSign10_uid2061_i_unnamed_k0_zts6mmstv244_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q10_uid2067_i_unnamed_k0_zts6mmstv244_delay ( .xin(q10_uid2067_i_unnamed_k0_zts6mmstv244_qi), .xout(q10_uid2067_i_unnamed_k0_zts6mmstv244_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist265_q10_uid2067_i_unnamed_k0_zts6mmstv244_q_11(DELAY,4286)
    dspba_delay_ver #( .width(1), .depth(10), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist265_q10_uid2067_i_unnamed_k0_zts6mmstv244_q_11 ( .xin(q10_uid2067_i_unnamed_k0_zts6mmstv244_q), .xout(redist265_q10_uid2067_i_unnamed_k0_zts6mmstv244_q_11_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist477_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_54(DELAY,4498)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist477_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_54_q <= '0;
        end
        else
        begin
            redist477_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_54_q <= $unsigned(redist476_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_53_q);
        end
    end

    // topBitsDOR9_uid2073_i_unnamed_k0_zts6mmstv244(BITSELECT,2072)@56
    assign topBitsDOR9_uid2073_i_unnamed_k0_zts6mmstv244_b = redist477_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_54_q[63:55];

    // topBitsDOR_uid2074_i_unnamed_k0_zts6mmstv244(LOGICAL,2073)@56
    assign topBitsDOR_uid2074_i_unnamed_k0_zts6mmstv244_q = $unsigned(topBitsDOR9_uid2073_i_unnamed_k0_zts6mmstv244_b != 9'b000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow9_uid2070_i_unnamed_k0_zts6mmstv244(BITSELECT,2069)@56
    assign dSubChunkLow9_uid2070_i_unnamed_k0_zts6mmstv244_in = redist477_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_54_q[54:0];
    assign dSubChunkLow9_uid2070_i_unnamed_k0_zts6mmstv244_b = dSubChunkLow9_uid2070_i_unnamed_k0_zts6mmstv244_in[54:0];

    // lshl10_uid2062_i_unnamed_k0_zts6mmstv244(BITSELECT,2061)@55
    assign lshl10_uid2062_i_unnamed_k0_zts6mmstv244_in = lshl1_uid2054_i_unnamed_k0_zts6mmstv244_q[63:0];
    assign lshl10_uid2062_i_unnamed_k0_zts6mmstv244_b = lshl10_uid2062_i_unnamed_k0_zts6mmstv244_in[63:0];

    // r0SubRangeLeft10_uid2063_i_unnamed_k0_zts6mmstv244(BITSELECT,2062)@55
    assign r0SubRangeLeft10_uid2063_i_unnamed_k0_zts6mmstv244_in = r0Sub10_uid2057_i_unnamed_k0_zts6mmstv244_q[53:0];
    assign r0SubRangeLeft10_uid2063_i_unnamed_k0_zts6mmstv244_b = r0SubRangeLeft10_uid2063_i_unnamed_k0_zts6mmstv244_in[53:0];

    // rIteriMuxFirst10_uid2065_i_unnamed_k0_zts6mmstv244(BITJOIN,2064)@55
    assign rIteriMuxFirst10_uid2065_i_unnamed_k0_zts6mmstv244_q = {i_llvm_fpga_sync_buffer_p1024f32_arg13_sync_buffer27_k0_zts6mmstv255_vt_const_9_q, r0SubRangeLeft10_uid2063_i_unnamed_k0_zts6mmstv244_b};

    // r10_uid2066_i_unnamed_k0_zts6mmstv244(MUX,2065)@55 + 1
    assign r10_uid2066_i_unnamed_k0_zts6mmstv244_s = opSign10_uid2061_i_unnamed_k0_zts6mmstv244_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r10_uid2066_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
        end
        else
        begin
            unique case (r10_uid2066_i_unnamed_k0_zts6mmstv244_s)
                1'b0 : r10_uid2066_i_unnamed_k0_zts6mmstv244_q <= rIteriMuxFirst10_uid2065_i_unnamed_k0_zts6mmstv244_q;
                1'b1 : r10_uid2066_i_unnamed_k0_zts6mmstv244_q <= lshl10_uid2062_i_unnamed_k0_zts6mmstv244_b;
                default : r10_uid2066_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
            endcase
        end
    end

    // redist115_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_4_54(DELAY,4136)
    dspba_delay_ver #( .width(1), .depth(54), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist115_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_4_54 ( .xin(x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_4), .xout(redist115_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_4_54_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid2069_i_unnamed_k0_zts6mmstv244(BITJOIN,2068)@56
    assign lshl1_uid2069_i_unnamed_k0_zts6mmstv244_q = {r10_uid2066_i_unnamed_k0_zts6mmstv244_q, redist115_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_4_54_q};

    // nSubChunkLow9_uid2071_i_unnamed_k0_zts6mmstv244(BITSELECT,2070)@56
    assign nSubChunkLow9_uid2071_i_unnamed_k0_zts6mmstv244_in = lshl1_uid2069_i_unnamed_k0_zts6mmstv244_q[54:0];
    assign nSubChunkLow9_uid2071_i_unnamed_k0_zts6mmstv244_b = nSubChunkLow9_uid2071_i_unnamed_k0_zts6mmstv244_in[54:0];

    // r0Sub9_uid2072_i_unnamed_k0_zts6mmstv244(SUB,2071)@56
    assign r0Sub9_uid2072_i_unnamed_k0_zts6mmstv244_a = {1'b0, nSubChunkLow9_uid2071_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub9_uid2072_i_unnamed_k0_zts6mmstv244_b = {1'b0, dSubChunkLow9_uid2070_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub9_uid2072_i_unnamed_k0_zts6mmstv244_o = $unsigned(r0Sub9_uid2072_i_unnamed_k0_zts6mmstv244_a) - $unsigned(r0Sub9_uid2072_i_unnamed_k0_zts6mmstv244_b);
    assign r0Sub9_uid2072_i_unnamed_k0_zts6mmstv244_q = r0Sub9_uid2072_i_unnamed_k0_zts6mmstv244_o[55:0];

    // cond9_uid2075_i_unnamed_k0_zts6mmstv244(BITSELECT,2074)@56
    assign cond9_uid2075_i_unnamed_k0_zts6mmstv244_in = $unsigned({{9{r0Sub9_uid2072_i_unnamed_k0_zts6mmstv244_q[55]}}, r0Sub9_uid2072_i_unnamed_k0_zts6mmstv244_q});
    assign cond9_uid2075_i_unnamed_k0_zts6mmstv244_b = $unsigned(cond9_uid2075_i_unnamed_k0_zts6mmstv244_in[64:64]);

    // opSign9_uid2076_i_unnamed_k0_zts6mmstv244(LOGICAL,2075)@56
    assign opSign9_uid2076_i_unnamed_k0_zts6mmstv244_q = cond9_uid2075_i_unnamed_k0_zts6mmstv244_b | topBitsDOR_uid2074_i_unnamed_k0_zts6mmstv244_q;

    // q9_uid2082_i_unnamed_k0_zts6mmstv244(LOGICAL,2081)@56 + 1
    assign q9_uid2082_i_unnamed_k0_zts6mmstv244_qi = ~ (opSign9_uid2076_i_unnamed_k0_zts6mmstv244_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q9_uid2082_i_unnamed_k0_zts6mmstv244_delay ( .xin(q9_uid2082_i_unnamed_k0_zts6mmstv244_qi), .xout(q9_uid2082_i_unnamed_k0_zts6mmstv244_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist264_q9_uid2082_i_unnamed_k0_zts6mmstv244_q_10(DELAY,4285)
    dspba_delay_ver #( .width(1), .depth(9), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist264_q9_uid2082_i_unnamed_k0_zts6mmstv244_q_10 ( .xin(q9_uid2082_i_unnamed_k0_zts6mmstv244_q), .xout(redist264_q9_uid2082_i_unnamed_k0_zts6mmstv244_q_10_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist478_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_55(DELAY,4499)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist478_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_55_q <= '0;
        end
        else
        begin
            redist478_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_55_q <= $unsigned(redist477_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_54_q);
        end
    end

    // topBitsDOR8_uid2088_i_unnamed_k0_zts6mmstv244(BITSELECT,2087)@57
    assign topBitsDOR8_uid2088_i_unnamed_k0_zts6mmstv244_b = redist478_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_55_q[63:56];

    // topBitsDOR_uid2089_i_unnamed_k0_zts6mmstv244(LOGICAL,2088)@57
    assign topBitsDOR_uid2089_i_unnamed_k0_zts6mmstv244_q = $unsigned(topBitsDOR8_uid2088_i_unnamed_k0_zts6mmstv244_b != 8'b00000000 ? 1'b1 : 1'b0);

    // dSubChunkLow8_uid2085_i_unnamed_k0_zts6mmstv244(BITSELECT,2084)@57
    assign dSubChunkLow8_uid2085_i_unnamed_k0_zts6mmstv244_in = redist478_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_55_q[55:0];
    assign dSubChunkLow8_uid2085_i_unnamed_k0_zts6mmstv244_b = dSubChunkLow8_uid2085_i_unnamed_k0_zts6mmstv244_in[55:0];

    // lshl9_uid2077_i_unnamed_k0_zts6mmstv244(BITSELECT,2076)@56
    assign lshl9_uid2077_i_unnamed_k0_zts6mmstv244_in = lshl1_uid2069_i_unnamed_k0_zts6mmstv244_q[63:0];
    assign lshl9_uid2077_i_unnamed_k0_zts6mmstv244_b = lshl9_uid2077_i_unnamed_k0_zts6mmstv244_in[63:0];

    // r0SubRangeLeft9_uid2078_i_unnamed_k0_zts6mmstv244(BITSELECT,2077)@56
    assign r0SubRangeLeft9_uid2078_i_unnamed_k0_zts6mmstv244_in = r0Sub9_uid2072_i_unnamed_k0_zts6mmstv244_q[54:0];
    assign r0SubRangeLeft9_uid2078_i_unnamed_k0_zts6mmstv244_b = r0SubRangeLeft9_uid2078_i_unnamed_k0_zts6mmstv244_in[54:0];

    // rIteriMuxFirst9_uid2080_i_unnamed_k0_zts6mmstv244(BITJOIN,2079)@56
    assign rIteriMuxFirst9_uid2080_i_unnamed_k0_zts6mmstv244_q = {cstZ9_uid1121_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft9_uid2078_i_unnamed_k0_zts6mmstv244_b};

    // r9_uid2081_i_unnamed_k0_zts6mmstv244(MUX,2080)@56 + 1
    assign r9_uid2081_i_unnamed_k0_zts6mmstv244_s = opSign9_uid2076_i_unnamed_k0_zts6mmstv244_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r9_uid2081_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
        end
        else
        begin
            unique case (r9_uid2081_i_unnamed_k0_zts6mmstv244_s)
                1'b0 : r9_uid2081_i_unnamed_k0_zts6mmstv244_q <= rIteriMuxFirst9_uid2080_i_unnamed_k0_zts6mmstv244_q;
                1'b1 : r9_uid2081_i_unnamed_k0_zts6mmstv244_q <= lshl9_uid2077_i_unnamed_k0_zts6mmstv244_b;
                default : r9_uid2081_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
            endcase
        end
    end

    // redist116_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_5_55(DELAY,4137)
    dspba_delay_ver #( .width(1), .depth(55), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist116_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_5_55 ( .xin(x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_5), .xout(redist116_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_5_55_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid2084_i_unnamed_k0_zts6mmstv244(BITJOIN,2083)@57
    assign lshl1_uid2084_i_unnamed_k0_zts6mmstv244_q = {r9_uid2081_i_unnamed_k0_zts6mmstv244_q, redist116_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_5_55_q};

    // nSubChunkLow8_uid2086_i_unnamed_k0_zts6mmstv244(BITSELECT,2085)@57
    assign nSubChunkLow8_uid2086_i_unnamed_k0_zts6mmstv244_in = lshl1_uid2084_i_unnamed_k0_zts6mmstv244_q[55:0];
    assign nSubChunkLow8_uid2086_i_unnamed_k0_zts6mmstv244_b = nSubChunkLow8_uid2086_i_unnamed_k0_zts6mmstv244_in[55:0];

    // r0Sub8_uid2087_i_unnamed_k0_zts6mmstv244(SUB,2086)@57
    assign r0Sub8_uid2087_i_unnamed_k0_zts6mmstv244_a = {1'b0, nSubChunkLow8_uid2086_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub8_uid2087_i_unnamed_k0_zts6mmstv244_b = {1'b0, dSubChunkLow8_uid2085_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub8_uid2087_i_unnamed_k0_zts6mmstv244_o = $unsigned(r0Sub8_uid2087_i_unnamed_k0_zts6mmstv244_a) - $unsigned(r0Sub8_uid2087_i_unnamed_k0_zts6mmstv244_b);
    assign r0Sub8_uid2087_i_unnamed_k0_zts6mmstv244_q = r0Sub8_uid2087_i_unnamed_k0_zts6mmstv244_o[56:0];

    // cond8_uid2090_i_unnamed_k0_zts6mmstv244(BITSELECT,2089)@57
    assign cond8_uid2090_i_unnamed_k0_zts6mmstv244_in = $unsigned({{8{r0Sub8_uid2087_i_unnamed_k0_zts6mmstv244_q[56]}}, r0Sub8_uid2087_i_unnamed_k0_zts6mmstv244_q});
    assign cond8_uid2090_i_unnamed_k0_zts6mmstv244_b = $unsigned(cond8_uid2090_i_unnamed_k0_zts6mmstv244_in[64:64]);

    // opSign8_uid2091_i_unnamed_k0_zts6mmstv244(LOGICAL,2090)@57
    assign opSign8_uid2091_i_unnamed_k0_zts6mmstv244_q = cond8_uid2090_i_unnamed_k0_zts6mmstv244_b | topBitsDOR_uid2089_i_unnamed_k0_zts6mmstv244_q;

    // q8_uid2097_i_unnamed_k0_zts6mmstv244(LOGICAL,2096)@57 + 1
    assign q8_uid2097_i_unnamed_k0_zts6mmstv244_qi = ~ (opSign8_uid2091_i_unnamed_k0_zts6mmstv244_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q8_uid2097_i_unnamed_k0_zts6mmstv244_delay ( .xin(q8_uid2097_i_unnamed_k0_zts6mmstv244_qi), .xout(q8_uid2097_i_unnamed_k0_zts6mmstv244_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist263_q8_uid2097_i_unnamed_k0_zts6mmstv244_q_9(DELAY,4284)
    dspba_delay_ver #( .width(1), .depth(8), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist263_q8_uid2097_i_unnamed_k0_zts6mmstv244_q_9 ( .xin(q8_uid2097_i_unnamed_k0_zts6mmstv244_q), .xout(redist263_q8_uid2097_i_unnamed_k0_zts6mmstv244_q_9_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist479_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_56(DELAY,4500)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist479_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_56_q <= '0;
        end
        else
        begin
            redist479_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_56_q <= $unsigned(redist478_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_55_q);
        end
    end

    // topBitsDOR7_uid2103_i_unnamed_k0_zts6mmstv244(BITSELECT,2102)@58
    assign topBitsDOR7_uid2103_i_unnamed_k0_zts6mmstv244_b = redist479_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_56_q[63:57];

    // topBitsDOR_uid2104_i_unnamed_k0_zts6mmstv244(LOGICAL,2103)@58
    assign topBitsDOR_uid2104_i_unnamed_k0_zts6mmstv244_q = $unsigned(topBitsDOR7_uid2103_i_unnamed_k0_zts6mmstv244_b != 7'b0000000 ? 1'b1 : 1'b0);

    // dSubChunkLow7_uid2100_i_unnamed_k0_zts6mmstv244(BITSELECT,2099)@58
    assign dSubChunkLow7_uid2100_i_unnamed_k0_zts6mmstv244_in = redist479_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_56_q[56:0];
    assign dSubChunkLow7_uid2100_i_unnamed_k0_zts6mmstv244_b = dSubChunkLow7_uid2100_i_unnamed_k0_zts6mmstv244_in[56:0];

    // lshl8_uid2092_i_unnamed_k0_zts6mmstv244(BITSELECT,2091)@57
    assign lshl8_uid2092_i_unnamed_k0_zts6mmstv244_in = lshl1_uid2084_i_unnamed_k0_zts6mmstv244_q[63:0];
    assign lshl8_uid2092_i_unnamed_k0_zts6mmstv244_b = lshl8_uid2092_i_unnamed_k0_zts6mmstv244_in[63:0];

    // r0SubRangeLeft8_uid2093_i_unnamed_k0_zts6mmstv244(BITSELECT,2092)@57
    assign r0SubRangeLeft8_uid2093_i_unnamed_k0_zts6mmstv244_in = r0Sub8_uid2087_i_unnamed_k0_zts6mmstv244_q[55:0];
    assign r0SubRangeLeft8_uid2093_i_unnamed_k0_zts6mmstv244_b = r0SubRangeLeft8_uid2093_i_unnamed_k0_zts6mmstv244_in[55:0];

    // rIteriMuxFirst8_uid2095_i_unnamed_k0_zts6mmstv244(BITJOIN,2094)@57
    assign rIteriMuxFirst8_uid2095_i_unnamed_k0_zts6mmstv244_q = {cstZ8_uid1136_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft8_uid2093_i_unnamed_k0_zts6mmstv244_b};

    // r8_uid2096_i_unnamed_k0_zts6mmstv244(MUX,2095)@57 + 1
    assign r8_uid2096_i_unnamed_k0_zts6mmstv244_s = opSign8_uid2091_i_unnamed_k0_zts6mmstv244_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r8_uid2096_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
        end
        else
        begin
            unique case (r8_uid2096_i_unnamed_k0_zts6mmstv244_s)
                1'b0 : r8_uid2096_i_unnamed_k0_zts6mmstv244_q <= rIteriMuxFirst8_uid2095_i_unnamed_k0_zts6mmstv244_q;
                1'b1 : r8_uid2096_i_unnamed_k0_zts6mmstv244_q <= lshl8_uid2092_i_unnamed_k0_zts6mmstv244_b;
                default : r8_uid2096_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
            endcase
        end
    end

    // redist117_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_6_56(DELAY,4138)
    dspba_delay_ver #( .width(1), .depth(56), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist117_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_6_56 ( .xin(x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_6), .xout(redist117_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_6_56_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid2099_i_unnamed_k0_zts6mmstv244(BITJOIN,2098)@58
    assign lshl1_uid2099_i_unnamed_k0_zts6mmstv244_q = {r8_uid2096_i_unnamed_k0_zts6mmstv244_q, redist117_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_6_56_q};

    // nSubChunkLow7_uid2101_i_unnamed_k0_zts6mmstv244(BITSELECT,2100)@58
    assign nSubChunkLow7_uid2101_i_unnamed_k0_zts6mmstv244_in = lshl1_uid2099_i_unnamed_k0_zts6mmstv244_q[56:0];
    assign nSubChunkLow7_uid2101_i_unnamed_k0_zts6mmstv244_b = nSubChunkLow7_uid2101_i_unnamed_k0_zts6mmstv244_in[56:0];

    // r0Sub7_uid2102_i_unnamed_k0_zts6mmstv244(SUB,2101)@58
    assign r0Sub7_uid2102_i_unnamed_k0_zts6mmstv244_a = {1'b0, nSubChunkLow7_uid2101_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub7_uid2102_i_unnamed_k0_zts6mmstv244_b = {1'b0, dSubChunkLow7_uid2100_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub7_uid2102_i_unnamed_k0_zts6mmstv244_o = $unsigned(r0Sub7_uid2102_i_unnamed_k0_zts6mmstv244_a) - $unsigned(r0Sub7_uid2102_i_unnamed_k0_zts6mmstv244_b);
    assign r0Sub7_uid2102_i_unnamed_k0_zts6mmstv244_q = r0Sub7_uid2102_i_unnamed_k0_zts6mmstv244_o[57:0];

    // cond7_uid2105_i_unnamed_k0_zts6mmstv244(BITSELECT,2104)@58
    assign cond7_uid2105_i_unnamed_k0_zts6mmstv244_in = $unsigned({{7{r0Sub7_uid2102_i_unnamed_k0_zts6mmstv244_q[57]}}, r0Sub7_uid2102_i_unnamed_k0_zts6mmstv244_q});
    assign cond7_uid2105_i_unnamed_k0_zts6mmstv244_b = $unsigned(cond7_uid2105_i_unnamed_k0_zts6mmstv244_in[64:64]);

    // opSign7_uid2106_i_unnamed_k0_zts6mmstv244(LOGICAL,2105)@58
    assign opSign7_uid2106_i_unnamed_k0_zts6mmstv244_q = cond7_uid2105_i_unnamed_k0_zts6mmstv244_b | topBitsDOR_uid2104_i_unnamed_k0_zts6mmstv244_q;

    // q7_uid2112_i_unnamed_k0_zts6mmstv244(LOGICAL,2111)@58 + 1
    assign q7_uid2112_i_unnamed_k0_zts6mmstv244_qi = ~ (opSign7_uid2106_i_unnamed_k0_zts6mmstv244_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q7_uid2112_i_unnamed_k0_zts6mmstv244_delay ( .xin(q7_uid2112_i_unnamed_k0_zts6mmstv244_qi), .xout(q7_uid2112_i_unnamed_k0_zts6mmstv244_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist262_q7_uid2112_i_unnamed_k0_zts6mmstv244_q_8(DELAY,4283)
    dspba_delay_ver #( .width(1), .depth(7), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist262_q7_uid2112_i_unnamed_k0_zts6mmstv244_q_8 ( .xin(q7_uid2112_i_unnamed_k0_zts6mmstv244_q), .xout(redist262_q7_uid2112_i_unnamed_k0_zts6mmstv244_q_8_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist480_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_57(DELAY,4501)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist480_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_57_q <= '0;
        end
        else
        begin
            redist480_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_57_q <= $unsigned(redist479_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_56_q);
        end
    end

    // topBitsDOR6_uid2118_i_unnamed_k0_zts6mmstv244(BITSELECT,2117)@59
    assign topBitsDOR6_uid2118_i_unnamed_k0_zts6mmstv244_b = redist480_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_57_q[63:58];

    // topBitsDOR_uid2119_i_unnamed_k0_zts6mmstv244(LOGICAL,2118)@59
    assign topBitsDOR_uid2119_i_unnamed_k0_zts6mmstv244_q = $unsigned(topBitsDOR6_uid2118_i_unnamed_k0_zts6mmstv244_b != 6'b000000 ? 1'b1 : 1'b0);

    // dSubChunkLow6_uid2115_i_unnamed_k0_zts6mmstv244(BITSELECT,2114)@59
    assign dSubChunkLow6_uid2115_i_unnamed_k0_zts6mmstv244_in = redist480_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_57_q[57:0];
    assign dSubChunkLow6_uid2115_i_unnamed_k0_zts6mmstv244_b = dSubChunkLow6_uid2115_i_unnamed_k0_zts6mmstv244_in[57:0];

    // lshl7_uid2107_i_unnamed_k0_zts6mmstv244(BITSELECT,2106)@58
    assign lshl7_uid2107_i_unnamed_k0_zts6mmstv244_in = lshl1_uid2099_i_unnamed_k0_zts6mmstv244_q[63:0];
    assign lshl7_uid2107_i_unnamed_k0_zts6mmstv244_b = lshl7_uid2107_i_unnamed_k0_zts6mmstv244_in[63:0];

    // r0SubRangeLeft7_uid2108_i_unnamed_k0_zts6mmstv244(BITSELECT,2107)@58
    assign r0SubRangeLeft7_uid2108_i_unnamed_k0_zts6mmstv244_in = r0Sub7_uid2102_i_unnamed_k0_zts6mmstv244_q[56:0];
    assign r0SubRangeLeft7_uid2108_i_unnamed_k0_zts6mmstv244_b = r0SubRangeLeft7_uid2108_i_unnamed_k0_zts6mmstv244_in[56:0];

    // rIteriMuxFirst7_uid2110_i_unnamed_k0_zts6mmstv244(BITJOIN,2109)@58
    assign rIteriMuxFirst7_uid2110_i_unnamed_k0_zts6mmstv244_q = {cstZ7_uid1151_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft7_uid2108_i_unnamed_k0_zts6mmstv244_b};

    // r7_uid2111_i_unnamed_k0_zts6mmstv244(MUX,2110)@58 + 1
    assign r7_uid2111_i_unnamed_k0_zts6mmstv244_s = opSign7_uid2106_i_unnamed_k0_zts6mmstv244_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r7_uid2111_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
        end
        else
        begin
            unique case (r7_uid2111_i_unnamed_k0_zts6mmstv244_s)
                1'b0 : r7_uid2111_i_unnamed_k0_zts6mmstv244_q <= rIteriMuxFirst7_uid2110_i_unnamed_k0_zts6mmstv244_q;
                1'b1 : r7_uid2111_i_unnamed_k0_zts6mmstv244_q <= lshl7_uid2107_i_unnamed_k0_zts6mmstv244_b;
                default : r7_uid2111_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
            endcase
        end
    end

    // redist118_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_7_57(DELAY,4139)
    dspba_delay_ver #( .width(1), .depth(57), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist118_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_7_57 ( .xin(x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_7), .xout(redist118_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_7_57_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid2114_i_unnamed_k0_zts6mmstv244(BITJOIN,2113)@59
    assign lshl1_uid2114_i_unnamed_k0_zts6mmstv244_q = {r7_uid2111_i_unnamed_k0_zts6mmstv244_q, redist118_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_7_57_q};

    // nSubChunkLow6_uid2116_i_unnamed_k0_zts6mmstv244(BITSELECT,2115)@59
    assign nSubChunkLow6_uid2116_i_unnamed_k0_zts6mmstv244_in = lshl1_uid2114_i_unnamed_k0_zts6mmstv244_q[57:0];
    assign nSubChunkLow6_uid2116_i_unnamed_k0_zts6mmstv244_b = nSubChunkLow6_uid2116_i_unnamed_k0_zts6mmstv244_in[57:0];

    // r0Sub6_uid2117_i_unnamed_k0_zts6mmstv244(SUB,2116)@59
    assign r0Sub6_uid2117_i_unnamed_k0_zts6mmstv244_a = {1'b0, nSubChunkLow6_uid2116_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub6_uid2117_i_unnamed_k0_zts6mmstv244_b = {1'b0, dSubChunkLow6_uid2115_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub6_uid2117_i_unnamed_k0_zts6mmstv244_o = $unsigned(r0Sub6_uid2117_i_unnamed_k0_zts6mmstv244_a) - $unsigned(r0Sub6_uid2117_i_unnamed_k0_zts6mmstv244_b);
    assign r0Sub6_uid2117_i_unnamed_k0_zts6mmstv244_q = r0Sub6_uid2117_i_unnamed_k0_zts6mmstv244_o[58:0];

    // cond6_uid2120_i_unnamed_k0_zts6mmstv244(BITSELECT,2119)@59
    assign cond6_uid2120_i_unnamed_k0_zts6mmstv244_in = $unsigned({{6{r0Sub6_uid2117_i_unnamed_k0_zts6mmstv244_q[58]}}, r0Sub6_uid2117_i_unnamed_k0_zts6mmstv244_q});
    assign cond6_uid2120_i_unnamed_k0_zts6mmstv244_b = $unsigned(cond6_uid2120_i_unnamed_k0_zts6mmstv244_in[64:64]);

    // opSign6_uid2121_i_unnamed_k0_zts6mmstv244(LOGICAL,2120)@59
    assign opSign6_uid2121_i_unnamed_k0_zts6mmstv244_q = cond6_uid2120_i_unnamed_k0_zts6mmstv244_b | topBitsDOR_uid2119_i_unnamed_k0_zts6mmstv244_q;

    // redist261_opSign6_uid2121_i_unnamed_k0_zts6mmstv244_q_7(DELAY,4282)
    dspba_delay_ver #( .width(1), .depth(7), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist261_opSign6_uid2121_i_unnamed_k0_zts6mmstv244_q_7 ( .xin(opSign6_uid2121_i_unnamed_k0_zts6mmstv244_q), .xout(redist261_opSign6_uid2121_i_unnamed_k0_zts6mmstv244_q_7_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // q6_uid2127_i_unnamed_k0_zts6mmstv244(LOGICAL,2126)@66
    assign q6_uid2127_i_unnamed_k0_zts6mmstv244_q = ~ (redist261_opSign6_uid2121_i_unnamed_k0_zts6mmstv244_q_7_q);

    // redist481_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_58(DELAY,4502)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist481_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_58_q <= '0;
        end
        else
        begin
            redist481_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_58_q <= $unsigned(redist480_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_57_q);
        end
    end

    // topBitsDOR5_uid2133_i_unnamed_k0_zts6mmstv244(BITSELECT,2132)@60
    assign topBitsDOR5_uid2133_i_unnamed_k0_zts6mmstv244_b = redist481_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_58_q[63:59];

    // topBitsDOR_uid2134_i_unnamed_k0_zts6mmstv244(LOGICAL,2133)@60
    assign topBitsDOR_uid2134_i_unnamed_k0_zts6mmstv244_q = $unsigned(topBitsDOR5_uid2133_i_unnamed_k0_zts6mmstv244_b != 5'b00000 ? 1'b1 : 1'b0);

    // dSubChunkLow5_uid2130_i_unnamed_k0_zts6mmstv244(BITSELECT,2129)@60
    assign dSubChunkLow5_uid2130_i_unnamed_k0_zts6mmstv244_in = redist481_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_58_q[58:0];
    assign dSubChunkLow5_uid2130_i_unnamed_k0_zts6mmstv244_b = dSubChunkLow5_uid2130_i_unnamed_k0_zts6mmstv244_in[58:0];

    // lshl6_uid2122_i_unnamed_k0_zts6mmstv244(BITSELECT,2121)@59
    assign lshl6_uid2122_i_unnamed_k0_zts6mmstv244_in = lshl1_uid2114_i_unnamed_k0_zts6mmstv244_q[63:0];
    assign lshl6_uid2122_i_unnamed_k0_zts6mmstv244_b = lshl6_uid2122_i_unnamed_k0_zts6mmstv244_in[63:0];

    // r0SubRangeLeft6_uid2123_i_unnamed_k0_zts6mmstv244(BITSELECT,2122)@59
    assign r0SubRangeLeft6_uid2123_i_unnamed_k0_zts6mmstv244_in = r0Sub6_uid2117_i_unnamed_k0_zts6mmstv244_q[57:0];
    assign r0SubRangeLeft6_uid2123_i_unnamed_k0_zts6mmstv244_b = r0SubRangeLeft6_uid2123_i_unnamed_k0_zts6mmstv244_in[57:0];

    // rIteriMuxFirst6_uid2125_i_unnamed_k0_zts6mmstv244(BITJOIN,2124)@59
    assign rIteriMuxFirst6_uid2125_i_unnamed_k0_zts6mmstv244_q = {cstZ6_uid1166_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft6_uid2123_i_unnamed_k0_zts6mmstv244_b};

    // r6_uid2126_i_unnamed_k0_zts6mmstv244(MUX,2125)@59 + 1
    assign r6_uid2126_i_unnamed_k0_zts6mmstv244_s = opSign6_uid2121_i_unnamed_k0_zts6mmstv244_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r6_uid2126_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
        end
        else
        begin
            unique case (r6_uid2126_i_unnamed_k0_zts6mmstv244_s)
                1'b0 : r6_uid2126_i_unnamed_k0_zts6mmstv244_q <= rIteriMuxFirst6_uid2125_i_unnamed_k0_zts6mmstv244_q;
                1'b1 : r6_uid2126_i_unnamed_k0_zts6mmstv244_q <= lshl6_uid2122_i_unnamed_k0_zts6mmstv244_b;
                default : r6_uid2126_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
            endcase
        end
    end

    // redist119_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_8_58(DELAY,4140)
    dspba_delay_ver #( .width(1), .depth(58), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist119_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_8_58 ( .xin(x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_8), .xout(redist119_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_8_58_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid2129_i_unnamed_k0_zts6mmstv244(BITJOIN,2128)@60
    assign lshl1_uid2129_i_unnamed_k0_zts6mmstv244_q = {r6_uid2126_i_unnamed_k0_zts6mmstv244_q, redist119_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_8_58_q};

    // nSubChunkLow5_uid2131_i_unnamed_k0_zts6mmstv244(BITSELECT,2130)@60
    assign nSubChunkLow5_uid2131_i_unnamed_k0_zts6mmstv244_in = lshl1_uid2129_i_unnamed_k0_zts6mmstv244_q[58:0];
    assign nSubChunkLow5_uid2131_i_unnamed_k0_zts6mmstv244_b = nSubChunkLow5_uid2131_i_unnamed_k0_zts6mmstv244_in[58:0];

    // r0Sub5_uid2132_i_unnamed_k0_zts6mmstv244(SUB,2131)@60
    assign r0Sub5_uid2132_i_unnamed_k0_zts6mmstv244_a = {1'b0, nSubChunkLow5_uid2131_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub5_uid2132_i_unnamed_k0_zts6mmstv244_b = {1'b0, dSubChunkLow5_uid2130_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub5_uid2132_i_unnamed_k0_zts6mmstv244_o = $unsigned(r0Sub5_uid2132_i_unnamed_k0_zts6mmstv244_a) - $unsigned(r0Sub5_uid2132_i_unnamed_k0_zts6mmstv244_b);
    assign r0Sub5_uid2132_i_unnamed_k0_zts6mmstv244_q = r0Sub5_uid2132_i_unnamed_k0_zts6mmstv244_o[59:0];

    // cond5_uid2135_i_unnamed_k0_zts6mmstv244(BITSELECT,2134)@60
    assign cond5_uid2135_i_unnamed_k0_zts6mmstv244_in = $unsigned({{5{r0Sub5_uid2132_i_unnamed_k0_zts6mmstv244_q[59]}}, r0Sub5_uid2132_i_unnamed_k0_zts6mmstv244_q});
    assign cond5_uid2135_i_unnamed_k0_zts6mmstv244_b = $unsigned(cond5_uid2135_i_unnamed_k0_zts6mmstv244_in[64:64]);

    // opSign5_uid2136_i_unnamed_k0_zts6mmstv244(LOGICAL,2135)@60
    assign opSign5_uid2136_i_unnamed_k0_zts6mmstv244_q = cond5_uid2135_i_unnamed_k0_zts6mmstv244_b | topBitsDOR_uid2134_i_unnamed_k0_zts6mmstv244_q;

    // q5_uid2142_i_unnamed_k0_zts6mmstv244(LOGICAL,2141)@60 + 1
    assign q5_uid2142_i_unnamed_k0_zts6mmstv244_qi = ~ (opSign5_uid2136_i_unnamed_k0_zts6mmstv244_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q5_uid2142_i_unnamed_k0_zts6mmstv244_delay ( .xin(q5_uid2142_i_unnamed_k0_zts6mmstv244_qi), .xout(q5_uid2142_i_unnamed_k0_zts6mmstv244_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist260_q5_uid2142_i_unnamed_k0_zts6mmstv244_q_6(DELAY,4281)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist260_q5_uid2142_i_unnamed_k0_zts6mmstv244_q_6_delay_0 <= '0;
            redist260_q5_uid2142_i_unnamed_k0_zts6mmstv244_q_6_delay_1 <= '0;
            redist260_q5_uid2142_i_unnamed_k0_zts6mmstv244_q_6_delay_2 <= '0;
            redist260_q5_uid2142_i_unnamed_k0_zts6mmstv244_q_6_delay_3 <= '0;
            redist260_q5_uid2142_i_unnamed_k0_zts6mmstv244_q_6_q <= '0;
        end
        else
        begin
            redist260_q5_uid2142_i_unnamed_k0_zts6mmstv244_q_6_delay_0 <= $unsigned(q5_uid2142_i_unnamed_k0_zts6mmstv244_q);
            redist260_q5_uid2142_i_unnamed_k0_zts6mmstv244_q_6_delay_1 <= redist260_q5_uid2142_i_unnamed_k0_zts6mmstv244_q_6_delay_0;
            redist260_q5_uid2142_i_unnamed_k0_zts6mmstv244_q_6_delay_2 <= redist260_q5_uid2142_i_unnamed_k0_zts6mmstv244_q_6_delay_1;
            redist260_q5_uid2142_i_unnamed_k0_zts6mmstv244_q_6_delay_3 <= redist260_q5_uid2142_i_unnamed_k0_zts6mmstv244_q_6_delay_2;
            redist260_q5_uid2142_i_unnamed_k0_zts6mmstv244_q_6_q <= redist260_q5_uid2142_i_unnamed_k0_zts6mmstv244_q_6_delay_3;
        end
    end

    // redist482_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_59(DELAY,4503)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist482_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_59_q <= '0;
        end
        else
        begin
            redist482_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_59_q <= $unsigned(redist481_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_58_q);
        end
    end

    // topBitsDOR4_uid2148_i_unnamed_k0_zts6mmstv244(BITSELECT,2147)@61
    assign topBitsDOR4_uid2148_i_unnamed_k0_zts6mmstv244_b = redist482_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_59_q[63:60];

    // topBitsDOR_uid2149_i_unnamed_k0_zts6mmstv244(LOGICAL,2148)@61
    assign topBitsDOR_uid2149_i_unnamed_k0_zts6mmstv244_q = $unsigned(topBitsDOR4_uid2148_i_unnamed_k0_zts6mmstv244_b != 4'b0000 ? 1'b1 : 1'b0);

    // dSubChunkLow4_uid2145_i_unnamed_k0_zts6mmstv244(BITSELECT,2144)@61
    assign dSubChunkLow4_uid2145_i_unnamed_k0_zts6mmstv244_in = redist482_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_59_q[59:0];
    assign dSubChunkLow4_uid2145_i_unnamed_k0_zts6mmstv244_b = dSubChunkLow4_uid2145_i_unnamed_k0_zts6mmstv244_in[59:0];

    // lshl5_uid2137_i_unnamed_k0_zts6mmstv244(BITSELECT,2136)@60
    assign lshl5_uid2137_i_unnamed_k0_zts6mmstv244_in = lshl1_uid2129_i_unnamed_k0_zts6mmstv244_q[63:0];
    assign lshl5_uid2137_i_unnamed_k0_zts6mmstv244_b = lshl5_uid2137_i_unnamed_k0_zts6mmstv244_in[63:0];

    // r0SubRangeLeft5_uid2138_i_unnamed_k0_zts6mmstv244(BITSELECT,2137)@60
    assign r0SubRangeLeft5_uid2138_i_unnamed_k0_zts6mmstv244_in = r0Sub5_uid2132_i_unnamed_k0_zts6mmstv244_q[58:0];
    assign r0SubRangeLeft5_uid2138_i_unnamed_k0_zts6mmstv244_b = r0SubRangeLeft5_uid2138_i_unnamed_k0_zts6mmstv244_in[58:0];

    // rIteriMuxFirst5_uid2140_i_unnamed_k0_zts6mmstv244(BITJOIN,2139)@60
    assign rIteriMuxFirst5_uid2140_i_unnamed_k0_zts6mmstv244_q = {cstZ5_uid1181_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft5_uid2138_i_unnamed_k0_zts6mmstv244_b};

    // r5_uid2141_i_unnamed_k0_zts6mmstv244(MUX,2140)@60 + 1
    assign r5_uid2141_i_unnamed_k0_zts6mmstv244_s = opSign5_uid2136_i_unnamed_k0_zts6mmstv244_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r5_uid2141_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
        end
        else
        begin
            unique case (r5_uid2141_i_unnamed_k0_zts6mmstv244_s)
                1'b0 : r5_uid2141_i_unnamed_k0_zts6mmstv244_q <= rIteriMuxFirst5_uid2140_i_unnamed_k0_zts6mmstv244_q;
                1'b1 : r5_uid2141_i_unnamed_k0_zts6mmstv244_q <= lshl5_uid2137_i_unnamed_k0_zts6mmstv244_b;
                default : r5_uid2141_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
            endcase
        end
    end

    // redist120_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_9_59(DELAY,4141)
    dspba_delay_ver #( .width(1), .depth(59), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist120_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_9_59 ( .xin(x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_9), .xout(redist120_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_9_59_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid2144_i_unnamed_k0_zts6mmstv244(BITJOIN,2143)@61
    assign lshl1_uid2144_i_unnamed_k0_zts6mmstv244_q = {r5_uid2141_i_unnamed_k0_zts6mmstv244_q, redist120_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_9_59_q};

    // nSubChunkLow4_uid2146_i_unnamed_k0_zts6mmstv244(BITSELECT,2145)@61
    assign nSubChunkLow4_uid2146_i_unnamed_k0_zts6mmstv244_in = lshl1_uid2144_i_unnamed_k0_zts6mmstv244_q[59:0];
    assign nSubChunkLow4_uid2146_i_unnamed_k0_zts6mmstv244_b = nSubChunkLow4_uid2146_i_unnamed_k0_zts6mmstv244_in[59:0];

    // r0Sub4_uid2147_i_unnamed_k0_zts6mmstv244(SUB,2146)@61
    assign r0Sub4_uid2147_i_unnamed_k0_zts6mmstv244_a = {1'b0, nSubChunkLow4_uid2146_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub4_uid2147_i_unnamed_k0_zts6mmstv244_b = {1'b0, dSubChunkLow4_uid2145_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub4_uid2147_i_unnamed_k0_zts6mmstv244_o = $unsigned(r0Sub4_uid2147_i_unnamed_k0_zts6mmstv244_a) - $unsigned(r0Sub4_uid2147_i_unnamed_k0_zts6mmstv244_b);
    assign r0Sub4_uid2147_i_unnamed_k0_zts6mmstv244_q = r0Sub4_uid2147_i_unnamed_k0_zts6mmstv244_o[60:0];

    // cond4_uid2150_i_unnamed_k0_zts6mmstv244(BITSELECT,2149)@61
    assign cond4_uid2150_i_unnamed_k0_zts6mmstv244_in = $unsigned({{4{r0Sub4_uid2147_i_unnamed_k0_zts6mmstv244_q[60]}}, r0Sub4_uid2147_i_unnamed_k0_zts6mmstv244_q});
    assign cond4_uid2150_i_unnamed_k0_zts6mmstv244_b = $unsigned(cond4_uid2150_i_unnamed_k0_zts6mmstv244_in[64:64]);

    // opSign4_uid2151_i_unnamed_k0_zts6mmstv244(LOGICAL,2150)@61
    assign opSign4_uid2151_i_unnamed_k0_zts6mmstv244_q = cond4_uid2150_i_unnamed_k0_zts6mmstv244_b | topBitsDOR_uid2149_i_unnamed_k0_zts6mmstv244_q;

    // q4_uid2157_i_unnamed_k0_zts6mmstv244(LOGICAL,2156)@61 + 1
    assign q4_uid2157_i_unnamed_k0_zts6mmstv244_qi = ~ (opSign4_uid2151_i_unnamed_k0_zts6mmstv244_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q4_uid2157_i_unnamed_k0_zts6mmstv244_delay ( .xin(q4_uid2157_i_unnamed_k0_zts6mmstv244_qi), .xout(q4_uid2157_i_unnamed_k0_zts6mmstv244_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist259_q4_uid2157_i_unnamed_k0_zts6mmstv244_q_5(DELAY,4280)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist259_q4_uid2157_i_unnamed_k0_zts6mmstv244_q_5_delay_0 <= '0;
            redist259_q4_uid2157_i_unnamed_k0_zts6mmstv244_q_5_delay_1 <= '0;
            redist259_q4_uid2157_i_unnamed_k0_zts6mmstv244_q_5_delay_2 <= '0;
            redist259_q4_uid2157_i_unnamed_k0_zts6mmstv244_q_5_q <= '0;
        end
        else
        begin
            redist259_q4_uid2157_i_unnamed_k0_zts6mmstv244_q_5_delay_0 <= $unsigned(q4_uid2157_i_unnamed_k0_zts6mmstv244_q);
            redist259_q4_uid2157_i_unnamed_k0_zts6mmstv244_q_5_delay_1 <= redist259_q4_uid2157_i_unnamed_k0_zts6mmstv244_q_5_delay_0;
            redist259_q4_uid2157_i_unnamed_k0_zts6mmstv244_q_5_delay_2 <= redist259_q4_uid2157_i_unnamed_k0_zts6mmstv244_q_5_delay_1;
            redist259_q4_uid2157_i_unnamed_k0_zts6mmstv244_q_5_q <= redist259_q4_uid2157_i_unnamed_k0_zts6mmstv244_q_5_delay_2;
        end
    end

    // redist483_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_60(DELAY,4504)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist483_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_60_q <= '0;
        end
        else
        begin
            redist483_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_60_q <= $unsigned(redist482_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_59_q);
        end
    end

    // topBitsDOR3_uid2163_i_unnamed_k0_zts6mmstv244(BITSELECT,2162)@62
    assign topBitsDOR3_uid2163_i_unnamed_k0_zts6mmstv244_b = redist483_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_60_q[63:61];

    // topBitsDOR_uid2164_i_unnamed_k0_zts6mmstv244(LOGICAL,2163)@62
    assign topBitsDOR_uid2164_i_unnamed_k0_zts6mmstv244_q = $unsigned(topBitsDOR3_uid2163_i_unnamed_k0_zts6mmstv244_b != 3'b000 ? 1'b1 : 1'b0);

    // dSubChunkLow3_uid2160_i_unnamed_k0_zts6mmstv244(BITSELECT,2159)@62
    assign dSubChunkLow3_uid2160_i_unnamed_k0_zts6mmstv244_in = redist483_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_60_q[60:0];
    assign dSubChunkLow3_uid2160_i_unnamed_k0_zts6mmstv244_b = dSubChunkLow3_uid2160_i_unnamed_k0_zts6mmstv244_in[60:0];

    // lshl4_uid2152_i_unnamed_k0_zts6mmstv244(BITSELECT,2151)@61
    assign lshl4_uid2152_i_unnamed_k0_zts6mmstv244_in = lshl1_uid2144_i_unnamed_k0_zts6mmstv244_q[63:0];
    assign lshl4_uid2152_i_unnamed_k0_zts6mmstv244_b = lshl4_uid2152_i_unnamed_k0_zts6mmstv244_in[63:0];

    // r0SubRangeLeft4_uid2153_i_unnamed_k0_zts6mmstv244(BITSELECT,2152)@61
    assign r0SubRangeLeft4_uid2153_i_unnamed_k0_zts6mmstv244_in = r0Sub4_uid2147_i_unnamed_k0_zts6mmstv244_q[59:0];
    assign r0SubRangeLeft4_uid2153_i_unnamed_k0_zts6mmstv244_b = r0SubRangeLeft4_uid2153_i_unnamed_k0_zts6mmstv244_in[59:0];

    // rIteriMuxFirst4_uid2155_i_unnamed_k0_zts6mmstv244(BITJOIN,2154)@61
    assign rIteriMuxFirst4_uid2155_i_unnamed_k0_zts6mmstv244_q = {cstZ4_uid1196_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft4_uid2153_i_unnamed_k0_zts6mmstv244_b};

    // r4_uid2156_i_unnamed_k0_zts6mmstv244(MUX,2155)@61 + 1
    assign r4_uid2156_i_unnamed_k0_zts6mmstv244_s = opSign4_uid2151_i_unnamed_k0_zts6mmstv244_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r4_uid2156_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
        end
        else
        begin
            unique case (r4_uid2156_i_unnamed_k0_zts6mmstv244_s)
                1'b0 : r4_uid2156_i_unnamed_k0_zts6mmstv244_q <= rIteriMuxFirst4_uid2155_i_unnamed_k0_zts6mmstv244_q;
                1'b1 : r4_uid2156_i_unnamed_k0_zts6mmstv244_q <= lshl4_uid2152_i_unnamed_k0_zts6mmstv244_b;
                default : r4_uid2156_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
            endcase
        end
    end

    // redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_notEnable(LOGICAL,4939)
    assign redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_notEnable_q = $unsigned(~ (VCC_q));

    // redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_nor(LOGICAL,4940)
    assign redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_nor_q = ~ (redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_notEnable_q | redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_sticky_ena_q);

    // redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_mem_last(CONSTANT,4936)
    assign redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_mem_last_q = $unsigned(6'b011101);

    // redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_cmp(LOGICAL,4937)
    assign redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_cmp_b = {1'b0, redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_rdcnt_q};
    assign redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_cmp_q = $unsigned(redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_mem_last_q == redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_cmp_b ? 1'b1 : 1'b0);

    // redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_cmpReg(REG,4938)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_cmpReg_q <= $unsigned(redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_cmp_q);
        end
    end

    // redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_sticky_ena(REG,4941)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_nor_q == 1'b1)
        begin
            redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_sticky_ena_q <= $unsigned(redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_cmpReg_q);
        end
    end

    // redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_enaAnd(LOGICAL,4942)
    assign redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_enaAnd_q = redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_sticky_ena_q & VCC_q;

    // redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_rdcnt(COUNTER,4934)
    // low=0, high=30, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_rdcnt_i <= 5'd0;
            redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_rdcnt_i == 5'd29)
            begin
                redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_rdcnt_eq <= 1'b0;
            end
            if (redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_rdcnt_eq == 1'b1)
            begin
                redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_rdcnt_i <= $unsigned(redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_rdcnt_i) + $unsigned(5'd2);
            end
            else
            begin
                redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_rdcnt_i <= $unsigned(redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_rdcnt_q = redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_rdcnt_i[4:0];

    // redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_inputreg0(DELAY,4932)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_inputreg0_q <= '0;
        end
        else
        begin
            redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_inputreg0_q <= $unsigned(x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0);
        end
    end

    // redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_wraddr(REG,4935)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_wraddr_q <= $unsigned(5'b11110);
        end
        else
        begin
            redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_wraddr_q <= $unsigned(redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_rdcnt_q);
        end
    end

    // redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_mem(DUALMEM,4933)
    assign redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_mem_ia = $unsigned(redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_inputreg0_q);
    assign redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_mem_aa = redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_wraddr_q;
    assign redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_mem_ab = redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_rdcnt_q;
    assign redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(31),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(31),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_mem_dmem (
        .clocken1(redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_mem_reset0),
        .clock1(clock),
        .address_a(redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_mem_aa),
        .data_a(redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_mem_ab),
        .q_b(redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_mem_q = redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_mem_iq[0:0];

    // redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60(DELAY,4142)
    dspba_delay_ver #( .width(1), .depth(27), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60 ( .xin(redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_split_0_mem_q), .xout(redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid2159_i_unnamed_k0_zts6mmstv244(BITJOIN,2158)@62
    assign lshl1_uid2159_i_unnamed_k0_zts6mmstv244_q = {r4_uid2156_i_unnamed_k0_zts6mmstv244_q, redist121_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_0_60_q};

    // nSubChunkLow3_uid2161_i_unnamed_k0_zts6mmstv244(BITSELECT,2160)@62
    assign nSubChunkLow3_uid2161_i_unnamed_k0_zts6mmstv244_in = lshl1_uid2159_i_unnamed_k0_zts6mmstv244_q[60:0];
    assign nSubChunkLow3_uid2161_i_unnamed_k0_zts6mmstv244_b = nSubChunkLow3_uid2161_i_unnamed_k0_zts6mmstv244_in[60:0];

    // r0Sub3_uid2162_i_unnamed_k0_zts6mmstv244(SUB,2161)@62
    assign r0Sub3_uid2162_i_unnamed_k0_zts6mmstv244_a = {1'b0, nSubChunkLow3_uid2161_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub3_uid2162_i_unnamed_k0_zts6mmstv244_b = {1'b0, dSubChunkLow3_uid2160_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub3_uid2162_i_unnamed_k0_zts6mmstv244_o = $unsigned(r0Sub3_uid2162_i_unnamed_k0_zts6mmstv244_a) - $unsigned(r0Sub3_uid2162_i_unnamed_k0_zts6mmstv244_b);
    assign r0Sub3_uid2162_i_unnamed_k0_zts6mmstv244_q = r0Sub3_uid2162_i_unnamed_k0_zts6mmstv244_o[61:0];

    // cond3_uid2165_i_unnamed_k0_zts6mmstv244(BITSELECT,2164)@62
    assign cond3_uid2165_i_unnamed_k0_zts6mmstv244_in = $unsigned({{3{r0Sub3_uid2162_i_unnamed_k0_zts6mmstv244_q[61]}}, r0Sub3_uid2162_i_unnamed_k0_zts6mmstv244_q});
    assign cond3_uid2165_i_unnamed_k0_zts6mmstv244_b = $unsigned(cond3_uid2165_i_unnamed_k0_zts6mmstv244_in[64:64]);

    // opSign3_uid2166_i_unnamed_k0_zts6mmstv244(LOGICAL,2165)@62
    assign opSign3_uid2166_i_unnamed_k0_zts6mmstv244_q = cond3_uid2165_i_unnamed_k0_zts6mmstv244_b | topBitsDOR_uid2164_i_unnamed_k0_zts6mmstv244_q;

    // q3_uid2172_i_unnamed_k0_zts6mmstv244(LOGICAL,2171)@62 + 1
    assign q3_uid2172_i_unnamed_k0_zts6mmstv244_qi = ~ (opSign3_uid2166_i_unnamed_k0_zts6mmstv244_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q3_uid2172_i_unnamed_k0_zts6mmstv244_delay ( .xin(q3_uid2172_i_unnamed_k0_zts6mmstv244_qi), .xout(q3_uid2172_i_unnamed_k0_zts6mmstv244_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist258_q3_uid2172_i_unnamed_k0_zts6mmstv244_q_4(DELAY,4279)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist258_q3_uid2172_i_unnamed_k0_zts6mmstv244_q_4_delay_0 <= '0;
            redist258_q3_uid2172_i_unnamed_k0_zts6mmstv244_q_4_delay_1 <= '0;
            redist258_q3_uid2172_i_unnamed_k0_zts6mmstv244_q_4_q <= '0;
        end
        else
        begin
            redist258_q3_uid2172_i_unnamed_k0_zts6mmstv244_q_4_delay_0 <= $unsigned(q3_uid2172_i_unnamed_k0_zts6mmstv244_q);
            redist258_q3_uid2172_i_unnamed_k0_zts6mmstv244_q_4_delay_1 <= redist258_q3_uid2172_i_unnamed_k0_zts6mmstv244_q_4_delay_0;
            redist258_q3_uid2172_i_unnamed_k0_zts6mmstv244_q_4_q <= redist258_q3_uid2172_i_unnamed_k0_zts6mmstv244_q_4_delay_1;
        end
    end

    // redist484_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_61(DELAY,4505)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist484_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_61_q <= '0;
        end
        else
        begin
            redist484_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_61_q <= $unsigned(redist483_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_60_q);
        end
    end

    // topBitsDOR2_uid2178_i_unnamed_k0_zts6mmstv244(BITSELECT,2177)@63
    assign topBitsDOR2_uid2178_i_unnamed_k0_zts6mmstv244_b = redist484_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_61_q[63:62];

    // topBitsDOR_uid2179_i_unnamed_k0_zts6mmstv244(LOGICAL,2178)@63
    assign topBitsDOR_uid2179_i_unnamed_k0_zts6mmstv244_q = $unsigned(topBitsDOR2_uid2178_i_unnamed_k0_zts6mmstv244_b != 2'b00 ? 1'b1 : 1'b0);

    // dSubChunkLow2_uid2175_i_unnamed_k0_zts6mmstv244(BITSELECT,2174)@63
    assign dSubChunkLow2_uid2175_i_unnamed_k0_zts6mmstv244_in = redist484_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_61_q[61:0];
    assign dSubChunkLow2_uid2175_i_unnamed_k0_zts6mmstv244_b = dSubChunkLow2_uid2175_i_unnamed_k0_zts6mmstv244_in[61:0];

    // lshl3_uid2167_i_unnamed_k0_zts6mmstv244(BITSELECT,2166)@62
    assign lshl3_uid2167_i_unnamed_k0_zts6mmstv244_in = lshl1_uid2159_i_unnamed_k0_zts6mmstv244_q[63:0];
    assign lshl3_uid2167_i_unnamed_k0_zts6mmstv244_b = lshl3_uid2167_i_unnamed_k0_zts6mmstv244_in[63:0];

    // r0SubRangeLeft3_uid2168_i_unnamed_k0_zts6mmstv244(BITSELECT,2167)@62
    assign r0SubRangeLeft3_uid2168_i_unnamed_k0_zts6mmstv244_in = r0Sub3_uid2162_i_unnamed_k0_zts6mmstv244_q[60:0];
    assign r0SubRangeLeft3_uid2168_i_unnamed_k0_zts6mmstv244_b = r0SubRangeLeft3_uid2168_i_unnamed_k0_zts6mmstv244_in[60:0];

    // rIteriMuxFirst3_uid2170_i_unnamed_k0_zts6mmstv244(BITJOIN,2169)@62
    assign rIteriMuxFirst3_uid2170_i_unnamed_k0_zts6mmstv244_q = {cstZ3_uid1211_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft3_uid2168_i_unnamed_k0_zts6mmstv244_b};

    // r3_uid2171_i_unnamed_k0_zts6mmstv244(MUX,2170)@62 + 1
    assign r3_uid2171_i_unnamed_k0_zts6mmstv244_s = opSign3_uid2166_i_unnamed_k0_zts6mmstv244_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r3_uid2171_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
        end
        else
        begin
            unique case (r3_uid2171_i_unnamed_k0_zts6mmstv244_s)
                1'b0 : r3_uid2171_i_unnamed_k0_zts6mmstv244_q <= rIteriMuxFirst3_uid2170_i_unnamed_k0_zts6mmstv244_q;
                1'b1 : r3_uid2171_i_unnamed_k0_zts6mmstv244_q <= lshl3_uid2167_i_unnamed_k0_zts6mmstv244_b;
                default : r3_uid2171_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
            endcase
        end
    end

    // redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_notEnable(LOGICAL,4950)
    assign redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_notEnable_q = $unsigned(~ (VCC_q));

    // redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_nor(LOGICAL,4951)
    assign redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_nor_q = ~ (redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_notEnable_q | redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_sticky_ena_q);

    // redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_mem_last(CONSTANT,4947)
    assign redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_mem_last_q = $unsigned(6'b011101);

    // redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_cmp(LOGICAL,4948)
    assign redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_cmp_b = {1'b0, redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_rdcnt_q};
    assign redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_cmp_q = $unsigned(redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_mem_last_q == redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_cmp_b ? 1'b1 : 1'b0);

    // redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_cmpReg(REG,4949)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_cmpReg_q <= $unsigned(redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_cmp_q);
        end
    end

    // redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_sticky_ena(REG,4952)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_nor_q == 1'b1)
        begin
            redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_sticky_ena_q <= $unsigned(redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_cmpReg_q);
        end
    end

    // redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_enaAnd(LOGICAL,4953)
    assign redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_enaAnd_q = redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_sticky_ena_q & VCC_q;

    // redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_rdcnt(COUNTER,4945)
    // low=0, high=30, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_rdcnt_i <= 5'd0;
            redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_rdcnt_i == 5'd29)
            begin
                redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_rdcnt_eq <= 1'b0;
            end
            if (redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_rdcnt_eq == 1'b1)
            begin
                redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_rdcnt_i <= $unsigned(redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_rdcnt_i) + $unsigned(5'd2);
            end
            else
            begin
                redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_rdcnt_i <= $unsigned(redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_rdcnt_q = redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_rdcnt_i[4:0];

    // redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_inputreg0(DELAY,4943)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_inputreg0_q <= '0;
        end
        else
        begin
            redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_inputreg0_q <= $unsigned(x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61);
        end
    end

    // redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_wraddr(REG,4946)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_wraddr_q <= $unsigned(5'b11110);
        end
        else
        begin
            redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_wraddr_q <= $unsigned(redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_rdcnt_q);
        end
    end

    // redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_mem(DUALMEM,4944)
    assign redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_mem_ia = $unsigned(redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_inputreg0_q);
    assign redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_mem_aa = redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_wraddr_q;
    assign redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_mem_ab = redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_rdcnt_q;
    assign redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(31),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(31),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_mem_dmem (
        .clocken1(redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_mem_reset0),
        .clock1(clock),
        .address_a(redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_mem_aa),
        .data_a(redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_mem_ab),
        .q_b(redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_mem_q = redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_mem_iq[0:0];

    // redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61(DELAY,4143)
    dspba_delay_ver #( .width(1), .depth(28), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61 ( .xin(redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_split_0_mem_q), .xout(redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid2174_i_unnamed_k0_zts6mmstv244(BITJOIN,2173)@63
    assign lshl1_uid2174_i_unnamed_k0_zts6mmstv244_q = {r3_uid2171_i_unnamed_k0_zts6mmstv244_q, redist122_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o61_61_q};

    // nSubChunkLow2_uid2176_i_unnamed_k0_zts6mmstv244(BITSELECT,2175)@63
    assign nSubChunkLow2_uid2176_i_unnamed_k0_zts6mmstv244_in = lshl1_uid2174_i_unnamed_k0_zts6mmstv244_q[61:0];
    assign nSubChunkLow2_uid2176_i_unnamed_k0_zts6mmstv244_b = nSubChunkLow2_uid2176_i_unnamed_k0_zts6mmstv244_in[61:0];

    // r0Sub2_uid2177_i_unnamed_k0_zts6mmstv244(SUB,2176)@63
    assign r0Sub2_uid2177_i_unnamed_k0_zts6mmstv244_a = {1'b0, nSubChunkLow2_uid2176_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub2_uid2177_i_unnamed_k0_zts6mmstv244_b = {1'b0, dSubChunkLow2_uid2175_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub2_uid2177_i_unnamed_k0_zts6mmstv244_o = $unsigned(r0Sub2_uid2177_i_unnamed_k0_zts6mmstv244_a) - $unsigned(r0Sub2_uid2177_i_unnamed_k0_zts6mmstv244_b);
    assign r0Sub2_uid2177_i_unnamed_k0_zts6mmstv244_q = r0Sub2_uid2177_i_unnamed_k0_zts6mmstv244_o[62:0];

    // cond2_uid2180_i_unnamed_k0_zts6mmstv244(BITSELECT,2179)@63
    assign cond2_uid2180_i_unnamed_k0_zts6mmstv244_in = $unsigned({{2{r0Sub2_uid2177_i_unnamed_k0_zts6mmstv244_q[62]}}, r0Sub2_uid2177_i_unnamed_k0_zts6mmstv244_q});
    assign cond2_uid2180_i_unnamed_k0_zts6mmstv244_b = $unsigned(cond2_uid2180_i_unnamed_k0_zts6mmstv244_in[64:64]);

    // opSign2_uid2181_i_unnamed_k0_zts6mmstv244(LOGICAL,2180)@63
    assign opSign2_uid2181_i_unnamed_k0_zts6mmstv244_q = cond2_uid2180_i_unnamed_k0_zts6mmstv244_b | topBitsDOR_uid2179_i_unnamed_k0_zts6mmstv244_q;

    // redist257_opSign2_uid2181_i_unnamed_k0_zts6mmstv244_q_3(DELAY,4278)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist257_opSign2_uid2181_i_unnamed_k0_zts6mmstv244_q_3_delay_0 <= '0;
            redist257_opSign2_uid2181_i_unnamed_k0_zts6mmstv244_q_3_delay_1 <= '0;
            redist257_opSign2_uid2181_i_unnamed_k0_zts6mmstv244_q_3_q <= '0;
        end
        else
        begin
            redist257_opSign2_uid2181_i_unnamed_k0_zts6mmstv244_q_3_delay_0 <= $unsigned(opSign2_uid2181_i_unnamed_k0_zts6mmstv244_q);
            redist257_opSign2_uid2181_i_unnamed_k0_zts6mmstv244_q_3_delay_1 <= redist257_opSign2_uid2181_i_unnamed_k0_zts6mmstv244_q_3_delay_0;
            redist257_opSign2_uid2181_i_unnamed_k0_zts6mmstv244_q_3_q <= redist257_opSign2_uid2181_i_unnamed_k0_zts6mmstv244_q_3_delay_1;
        end
    end

    // q2_uid2187_i_unnamed_k0_zts6mmstv244(LOGICAL,2186)@66
    assign q2_uid2187_i_unnamed_k0_zts6mmstv244_q = ~ (redist257_opSign2_uid2181_i_unnamed_k0_zts6mmstv244_q_3_q);

    // redist485_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_62(DELAY,4506)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist485_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_62_q <= '0;
        end
        else
        begin
            redist485_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_62_q <= $unsigned(redist484_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_61_q);
        end
    end

    // topBitsDOR1_uid2193_i_unnamed_k0_zts6mmstv244(BITSELECT,2192)@64
    assign topBitsDOR1_uid2193_i_unnamed_k0_zts6mmstv244_b = redist485_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_62_q[63:63];

    // topBitsDOR_uid2194_i_unnamed_k0_zts6mmstv244(LOGICAL,2193)@64
    assign topBitsDOR_uid2194_i_unnamed_k0_zts6mmstv244_q = $unsigned(topBitsDOR1_uid2193_i_unnamed_k0_zts6mmstv244_b != 1'b0 ? 1'b1 : 1'b0);

    // dSubChunkLow1_uid2190_i_unnamed_k0_zts6mmstv244(BITSELECT,2189)@64
    assign dSubChunkLow1_uid2190_i_unnamed_k0_zts6mmstv244_in = redist485_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_62_q[62:0];
    assign dSubChunkLow1_uid2190_i_unnamed_k0_zts6mmstv244_b = dSubChunkLow1_uid2190_i_unnamed_k0_zts6mmstv244_in[62:0];

    // lshl2_uid2182_i_unnamed_k0_zts6mmstv244(BITSELECT,2181)@63
    assign lshl2_uid2182_i_unnamed_k0_zts6mmstv244_in = lshl1_uid2174_i_unnamed_k0_zts6mmstv244_q[63:0];
    assign lshl2_uid2182_i_unnamed_k0_zts6mmstv244_b = lshl2_uid2182_i_unnamed_k0_zts6mmstv244_in[63:0];

    // r0SubRangeLeft2_uid2183_i_unnamed_k0_zts6mmstv244(BITSELECT,2182)@63
    assign r0SubRangeLeft2_uid2183_i_unnamed_k0_zts6mmstv244_in = r0Sub2_uid2177_i_unnamed_k0_zts6mmstv244_q[61:0];
    assign r0SubRangeLeft2_uid2183_i_unnamed_k0_zts6mmstv244_b = r0SubRangeLeft2_uid2183_i_unnamed_k0_zts6mmstv244_in[61:0];

    // rIteriMuxFirst2_uid2185_i_unnamed_k0_zts6mmstv244(BITJOIN,2184)@63
    assign rIteriMuxFirst2_uid2185_i_unnamed_k0_zts6mmstv244_q = {i_unnamed_k0_zts6mmstv235_vt_const_1_q, r0SubRangeLeft2_uid2183_i_unnamed_k0_zts6mmstv244_b};

    // r2_uid2186_i_unnamed_k0_zts6mmstv244(MUX,2185)@63 + 1
    assign r2_uid2186_i_unnamed_k0_zts6mmstv244_s = opSign2_uid2181_i_unnamed_k0_zts6mmstv244_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r2_uid2186_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
        end
        else
        begin
            unique case (r2_uid2186_i_unnamed_k0_zts6mmstv244_s)
                1'b0 : r2_uid2186_i_unnamed_k0_zts6mmstv244_q <= rIteriMuxFirst2_uid2185_i_unnamed_k0_zts6mmstv244_q;
                1'b1 : r2_uid2186_i_unnamed_k0_zts6mmstv244_q <= lshl2_uid2182_i_unnamed_k0_zts6mmstv244_b;
                default : r2_uid2186_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
            endcase
        end
    end

    // redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_notEnable(LOGICAL,4961)
    assign redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_notEnable_q = $unsigned(~ (VCC_q));

    // redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_nor(LOGICAL,4962)
    assign redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_nor_q = ~ (redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_notEnable_q | redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_sticky_ena_q);

    // redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_mem_last(CONSTANT,4958)
    assign redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_mem_last_q = $unsigned(6'b011101);

    // redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_cmp(LOGICAL,4959)
    assign redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_cmp_b = {1'b0, redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_rdcnt_q};
    assign redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_cmp_q = $unsigned(redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_mem_last_q == redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_cmp_b ? 1'b1 : 1'b0);

    // redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_cmpReg(REG,4960)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_cmpReg_q <= $unsigned(redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_cmp_q);
        end
    end

    // redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_sticky_ena(REG,4963)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_nor_q == 1'b1)
        begin
            redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_sticky_ena_q <= $unsigned(redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_cmpReg_q);
        end
    end

    // redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_enaAnd(LOGICAL,4964)
    assign redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_enaAnd_q = redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_sticky_ena_q & VCC_q;

    // redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_rdcnt(COUNTER,4956)
    // low=0, high=30, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_rdcnt_i <= 5'd0;
            redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_rdcnt_i == 5'd29)
            begin
                redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_rdcnt_eq <= 1'b0;
            end
            if (redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_rdcnt_eq == 1'b1)
            begin
                redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_rdcnt_i <= $unsigned(redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_rdcnt_i) + $unsigned(5'd2);
            end
            else
            begin
                redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_rdcnt_i <= $unsigned(redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_rdcnt_q = redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_rdcnt_i[4:0];

    // redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_inputreg0(DELAY,4954)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_inputreg0_q <= '0;
        end
        else
        begin
            redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_inputreg0_q <= $unsigned(x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62);
        end
    end

    // redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_wraddr(REG,4957)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_wraddr_q <= $unsigned(5'b11110);
        end
        else
        begin
            redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_wraddr_q <= $unsigned(redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_rdcnt_q);
        end
    end

    // redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_mem(DUALMEM,4955)
    assign redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_mem_ia = $unsigned(redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_inputreg0_q);
    assign redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_mem_aa = redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_wraddr_q;
    assign redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_mem_ab = redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_rdcnt_q;
    assign redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(31),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(31),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_mem_dmem (
        .clocken1(redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_mem_reset0),
        .clock1(clock),
        .address_a(redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_mem_aa),
        .data_a(redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_mem_ab),
        .q_b(redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_mem_q = redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_mem_iq[0:0];

    // redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62(DELAY,4144)
    dspba_delay_ver #( .width(1), .depth(29), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62 ( .xin(redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_split_0_mem_q), .xout(redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid2189_i_unnamed_k0_zts6mmstv244(BITJOIN,2188)@64
    assign lshl1_uid2189_i_unnamed_k0_zts6mmstv244_q = {r2_uid2186_i_unnamed_k0_zts6mmstv244_q, redist123_x63_uid1258_i_unnamed_k0_zts6mmstv244_merged_bit_select_o62_62_q};

    // nSubChunkLow1_uid2191_i_unnamed_k0_zts6mmstv244(BITSELECT,2190)@64
    assign nSubChunkLow1_uid2191_i_unnamed_k0_zts6mmstv244_in = lshl1_uid2189_i_unnamed_k0_zts6mmstv244_q[62:0];
    assign nSubChunkLow1_uid2191_i_unnamed_k0_zts6mmstv244_b = nSubChunkLow1_uid2191_i_unnamed_k0_zts6mmstv244_in[62:0];

    // r0Sub1_uid2192_i_unnamed_k0_zts6mmstv244(SUB,2191)@64
    assign r0Sub1_uid2192_i_unnamed_k0_zts6mmstv244_a = {1'b0, nSubChunkLow1_uid2191_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub1_uid2192_i_unnamed_k0_zts6mmstv244_b = {1'b0, dSubChunkLow1_uid2190_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub1_uid2192_i_unnamed_k0_zts6mmstv244_o = $unsigned(r0Sub1_uid2192_i_unnamed_k0_zts6mmstv244_a) - $unsigned(r0Sub1_uid2192_i_unnamed_k0_zts6mmstv244_b);
    assign r0Sub1_uid2192_i_unnamed_k0_zts6mmstv244_q = r0Sub1_uid2192_i_unnamed_k0_zts6mmstv244_o[63:0];

    // cond1_uid2195_i_unnamed_k0_zts6mmstv244(BITSELECT,2194)@64
    assign cond1_uid2195_i_unnamed_k0_zts6mmstv244_in = $unsigned({{1{r0Sub1_uid2192_i_unnamed_k0_zts6mmstv244_q[63]}}, r0Sub1_uid2192_i_unnamed_k0_zts6mmstv244_q});
    assign cond1_uid2195_i_unnamed_k0_zts6mmstv244_b = $unsigned(cond1_uid2195_i_unnamed_k0_zts6mmstv244_in[64:64]);

    // opSign1_uid2196_i_unnamed_k0_zts6mmstv244(LOGICAL,2195)@64
    assign opSign1_uid2196_i_unnamed_k0_zts6mmstv244_q = cond1_uid2195_i_unnamed_k0_zts6mmstv244_b | topBitsDOR_uid2194_i_unnamed_k0_zts6mmstv244_q;

    // redist256_opSign1_uid2196_i_unnamed_k0_zts6mmstv244_q_2(DELAY,4277)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist256_opSign1_uid2196_i_unnamed_k0_zts6mmstv244_q_2_delay_0 <= '0;
            redist256_opSign1_uid2196_i_unnamed_k0_zts6mmstv244_q_2_q <= '0;
        end
        else
        begin
            redist256_opSign1_uid2196_i_unnamed_k0_zts6mmstv244_q_2_delay_0 <= $unsigned(opSign1_uid2196_i_unnamed_k0_zts6mmstv244_q);
            redist256_opSign1_uid2196_i_unnamed_k0_zts6mmstv244_q_2_q <= redist256_opSign1_uid2196_i_unnamed_k0_zts6mmstv244_q_2_delay_0;
        end
    end

    // q1_uid2202_i_unnamed_k0_zts6mmstv244(LOGICAL,2201)@66
    assign q1_uid2202_i_unnamed_k0_zts6mmstv244_q = ~ (redist256_opSign1_uid2196_i_unnamed_k0_zts6mmstv244_q_2_q);

    // redist486_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_63(DELAY,4507)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist486_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_63_q <= '0;
        end
        else
        begin
            redist486_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_63_q <= $unsigned(redist485_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_62_q);
        end
    end

    // lshl1_uid2197_i_unnamed_k0_zts6mmstv244(BITSELECT,2196)@64
    assign lshl1_uid2197_i_unnamed_k0_zts6mmstv244_in = lshl1_uid2189_i_unnamed_k0_zts6mmstv244_q[63:0];
    assign lshl1_uid2197_i_unnamed_k0_zts6mmstv244_b = lshl1_uid2197_i_unnamed_k0_zts6mmstv244_in[63:0];

    // r0SubRangeLeft1_uid2198_i_unnamed_k0_zts6mmstv244(BITSELECT,2197)@64
    assign r0SubRangeLeft1_uid2198_i_unnamed_k0_zts6mmstv244_in = r0Sub1_uid2192_i_unnamed_k0_zts6mmstv244_q[62:0];
    assign r0SubRangeLeft1_uid2198_i_unnamed_k0_zts6mmstv244_b = r0SubRangeLeft1_uid2198_i_unnamed_k0_zts6mmstv244_in[62:0];

    // rIteriMuxFirst1_uid2200_i_unnamed_k0_zts6mmstv244(BITJOIN,2199)@64
    assign rIteriMuxFirst1_uid2200_i_unnamed_k0_zts6mmstv244_q = {GND_q, r0SubRangeLeft1_uid2198_i_unnamed_k0_zts6mmstv244_b};

    // r1_uid2201_i_unnamed_k0_zts6mmstv244(MUX,2200)@64 + 1
    assign r1_uid2201_i_unnamed_k0_zts6mmstv244_s = opSign1_uid2196_i_unnamed_k0_zts6mmstv244_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r1_uid2201_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
        end
        else
        begin
            unique case (r1_uid2201_i_unnamed_k0_zts6mmstv244_s)
                1'b0 : r1_uid2201_i_unnamed_k0_zts6mmstv244_q <= rIteriMuxFirst1_uid2200_i_unnamed_k0_zts6mmstv244_q;
                1'b1 : r1_uid2201_i_unnamed_k0_zts6mmstv244_q <= lshl1_uid2197_i_unnamed_k0_zts6mmstv244_b;
                default : r1_uid2201_i_unnamed_k0_zts6mmstv244_q <= 64'b0;
            endcase
        end
    end

    // lshl1_uid2204_i_unnamed_k0_zts6mmstv244(BITJOIN,2203)@65
    assign lshl1_uid2204_i_unnamed_k0_zts6mmstv244_q = {r1_uid2201_i_unnamed_k0_zts6mmstv244_q, x0_uid2203_i_unnamed_k0_zts6mmstv244_b_const_q};

    // nSubChunkLow0_uid2206_i_unnamed_k0_zts6mmstv244(BITSELECT,2205)@65
    assign nSubChunkLow0_uid2206_i_unnamed_k0_zts6mmstv244_in = lshl1_uid2204_i_unnamed_k0_zts6mmstv244_q[63:0];
    assign nSubChunkLow0_uid2206_i_unnamed_k0_zts6mmstv244_b = nSubChunkLow0_uid2206_i_unnamed_k0_zts6mmstv244_in[63:0];

    // r0Sub0_uid2207_i_unnamed_k0_zts6mmstv244(SUB,2206)@65
    assign r0Sub0_uid2207_i_unnamed_k0_zts6mmstv244_a = {1'b0, nSubChunkLow0_uid2206_i_unnamed_k0_zts6mmstv244_b};
    assign r0Sub0_uid2207_i_unnamed_k0_zts6mmstv244_b = {1'b0, redist486_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer9_k0_zts6mmstv243_out_buffer_out_63_q};
    assign r0Sub0_uid2207_i_unnamed_k0_zts6mmstv244_o = $unsigned(r0Sub0_uid2207_i_unnamed_k0_zts6mmstv244_a) - $unsigned(r0Sub0_uid2207_i_unnamed_k0_zts6mmstv244_b);
    assign r0Sub0_uid2207_i_unnamed_k0_zts6mmstv244_q = r0Sub0_uid2207_i_unnamed_k0_zts6mmstv244_o[64:0];

    // cond0_uid2208_i_unnamed_k0_zts6mmstv244(BITSELECT,2207)@65
    assign cond0_uid2208_i_unnamed_k0_zts6mmstv244_b = $unsigned(r0Sub0_uid2207_i_unnamed_k0_zts6mmstv244_q[64:64]);

    // redist255_cond0_uid2208_i_unnamed_k0_zts6mmstv244_b_1(DELAY,4276)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist255_cond0_uid2208_i_unnamed_k0_zts6mmstv244_b_1_q <= '0;
        end
        else
        begin
            redist255_cond0_uid2208_i_unnamed_k0_zts6mmstv244_b_1_q <= $unsigned(cond0_uid2208_i_unnamed_k0_zts6mmstv244_b);
        end
    end

    // q0_uid2212_i_unnamed_k0_zts6mmstv244(LOGICAL,2211)@66
    assign q0_uid2212_i_unnamed_k0_zts6mmstv244_q = ~ (redist255_cond0_uid2208_i_unnamed_k0_zts6mmstv244_b_1_q);

    // resFinalIntDiv_uid2213_i_unnamed_k0_zts6mmstv244(BITJOIN,2212)@66
    assign resFinalIntDiv_uid2213_i_unnamed_k0_zts6mmstv244_q = {q63_uid1272_i_unnamed_k0_zts6mmstv244_q, redist317_q62_uid1287_i_unnamed_k0_zts6mmstv244_q_63_q, redist316_q61_uid1302_i_unnamed_k0_zts6mmstv244_q_62_q, redist315_q60_uid1317_i_unnamed_k0_zts6mmstv244_q_61_q, redist314_q59_uid1332_i_unnamed_k0_zts6mmstv244_q_60_q, redist313_q58_uid1347_i_unnamed_k0_zts6mmstv244_q_59_q, redist312_q57_uid1362_i_unnamed_k0_zts6mmstv244_q_58_q, redist311_q56_uid1377_i_unnamed_k0_zts6mmstv244_q_57_q, redist310_q55_uid1392_i_unnamed_k0_zts6mmstv244_q_56_q, redist309_q54_uid1407_i_unnamed_k0_zts6mmstv244_q_55_q, redist308_q53_uid1422_i_unnamed_k0_zts6mmstv244_q_54_q, redist307_q52_uid1437_i_unnamed_k0_zts6mmstv244_q_53_q, redist306_q51_uid1452_i_unnamed_k0_zts6mmstv244_q_52_q, redist305_q50_uid1467_i_unnamed_k0_zts6mmstv244_q_51_q, redist304_q49_uid1482_i_unnamed_k0_zts6mmstv244_q_50_q, redist303_q48_uid1497_i_unnamed_k0_zts6mmstv244_q_49_q, redist302_q47_uid1512_i_unnamed_k0_zts6mmstv244_q_48_q, redist301_q46_uid1527_i_unnamed_k0_zts6mmstv244_q_47_q, redist300_q45_uid1542_i_unnamed_k0_zts6mmstv244_q_46_q, redist299_q44_uid1557_i_unnamed_k0_zts6mmstv244_q_45_q, redist298_q43_uid1572_i_unnamed_k0_zts6mmstv244_q_44_q, redist297_q42_uid1587_i_unnamed_k0_zts6mmstv244_q_43_q, redist296_q41_uid1602_i_unnamed_k0_zts6mmstv244_q_42_q, redist295_q40_uid1617_i_unnamed_k0_zts6mmstv244_q_41_q, redist294_q39_uid1632_i_unnamed_k0_zts6mmstv244_q_40_q, redist293_q38_uid1647_i_unnamed_k0_zts6mmstv244_q_39_q, redist292_q37_uid1662_i_unnamed_k0_zts6mmstv244_q_38_q, redist291_q36_uid1677_i_unnamed_k0_zts6mmstv244_q_37_q, redist290_q35_uid1692_i_unnamed_k0_zts6mmstv244_q_36_q, redist289_q34_uid1707_i_unnamed_k0_zts6mmstv244_q_35_q, redist288_q33_uid1722_i_unnamed_k0_zts6mmstv244_q_34_outputreg0_q, redist287_q32_uid1737_i_unnamed_k0_zts6mmstv244_q_33_outputreg0_q, redist286_q31_uid1752_i_unnamed_k0_zts6mmstv244_q_32_outputreg0_q, redist285_q30_uid1767_i_unnamed_k0_zts6mmstv244_q_31_q, redist284_q29_uid1782_i_unnamed_k0_zts6mmstv244_q_30_q, redist283_q28_uid1797_i_unnamed_k0_zts6mmstv244_q_29_q, redist282_q27_uid1812_i_unnamed_k0_zts6mmstv244_q_28_q, redist281_q26_uid1827_i_unnamed_k0_zts6mmstv244_q_27_q, redist280_q25_uid1842_i_unnamed_k0_zts6mmstv244_q_26_q, redist279_q24_uid1857_i_unnamed_k0_zts6mmstv244_q_25_q, redist278_q23_uid1872_i_unnamed_k0_zts6mmstv244_q_24_q, redist277_q22_uid1887_i_unnamed_k0_zts6mmstv244_q_23_q, redist276_q21_uid1902_i_unnamed_k0_zts6mmstv244_q_22_q, redist275_q20_uid1917_i_unnamed_k0_zts6mmstv244_q_21_q, redist274_q19_uid1932_i_unnamed_k0_zts6mmstv244_q_20_q, redist273_q18_uid1947_i_unnamed_k0_zts6mmstv244_q_19_q, redist272_q17_uid1962_i_unnamed_k0_zts6mmstv244_q_18_q, redist271_q16_uid1977_i_unnamed_k0_zts6mmstv244_q_17_q, redist270_q15_uid1992_i_unnamed_k0_zts6mmstv244_q_16_q, redist269_q14_uid2007_i_unnamed_k0_zts6mmstv244_q_15_q, redist268_q13_uid2022_i_unnamed_k0_zts6mmstv244_q_14_q, redist267_q12_uid2037_i_unnamed_k0_zts6mmstv244_q_13_q, redist266_q11_uid2052_i_unnamed_k0_zts6mmstv244_q_12_q, redist265_q10_uid2067_i_unnamed_k0_zts6mmstv244_q_11_q, redist264_q9_uid2082_i_unnamed_k0_zts6mmstv244_q_10_q, redist263_q8_uid2097_i_unnamed_k0_zts6mmstv244_q_9_q, redist262_q7_uid2112_i_unnamed_k0_zts6mmstv244_q_8_q, q6_uid2127_i_unnamed_k0_zts6mmstv244_q, redist260_q5_uid2142_i_unnamed_k0_zts6mmstv244_q_6_q, redist259_q4_uid2157_i_unnamed_k0_zts6mmstv244_q_5_q, redist258_q3_uid2172_i_unnamed_k0_zts6mmstv244_q_4_q, q2_uid2187_i_unnamed_k0_zts6mmstv244_q, q1_uid2202_i_unnamed_k0_zts6mmstv244_q, q0_uid2212_i_unnamed_k0_zts6mmstv244_q};

    // i_unnamed_k0_zts6mmstv246_bs1_merged_bit_select(BITSELECT,4019)@66
    assign i_unnamed_k0_zts6mmstv246_bs1_merged_bit_select_b = resFinalIntDiv_uid2213_i_unnamed_k0_zts6mmstv244_q[63:54];
    assign i_unnamed_k0_zts6mmstv246_bs1_merged_bit_select_c = resFinalIntDiv_uid2213_i_unnamed_k0_zts6mmstv244_q[53:36];
    assign i_unnamed_k0_zts6mmstv246_bs1_merged_bit_select_d = resFinalIntDiv_uid2213_i_unnamed_k0_zts6mmstv244_q[35:18];
    assign i_unnamed_k0_zts6mmstv246_bs1_merged_bit_select_e = resFinalIntDiv_uid2213_i_unnamed_k0_zts6mmstv244_q[17:0];

    // i_unnamed_k0_zts6mmstv246_ma16_cma(CHAINMULTADD,3961)@66 + 3
    assign i_unnamed_k0_zts6mmstv246_ma16_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv246_ma16_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv246_ma16_cma_ena1 = i_unnamed_k0_zts6mmstv246_ma16_cma_ena0;
    assign i_unnamed_k0_zts6mmstv246_ma16_cma_ena2 = i_unnamed_k0_zts6mmstv246_ma16_cma_ena0;

    assign i_unnamed_k0_zts6mmstv246_ma16_cma_a0 = {8'b00000000, i_unnamed_k0_zts6mmstv246_bs1_merged_bit_select_b[9:0]};
    assign i_unnamed_k0_zts6mmstv246_ma16_cma_c0 = i_unnamed_k0_zts6mmstv246_bs2_merged_bit_select_e;
    assign i_unnamed_k0_zts6mmstv246_ma16_cma_a1 = {8'b00000000, i_unnamed_k0_zts6mmstv246_bs2_merged_bit_select_b[9:0]};
    assign i_unnamed_k0_zts6mmstv246_ma16_cma_c1 = i_unnamed_k0_zts6mmstv246_bs1_merged_bit_select_e;
    assign i_unnamed_k0_zts6mmstv246_ma16_cma_a2 = i_unnamed_k0_zts6mmstv246_bs2_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv246_ma16_cma_c2 = i_unnamed_k0_zts6mmstv246_bs1_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv246_ma16_cma_a3 = i_unnamed_k0_zts6mmstv246_bs2_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv246_ma16_cma_c3 = i_unnamed_k0_zts6mmstv246_bs1_merged_bit_select_d;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("none")
    ) i_unnamed_k0_zts6mmstv246_ma16_cma_DSP1 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv246_ma16_cma_ena2, i_unnamed_k0_zts6mmstv246_ma16_cma_ena1, i_unnamed_k0_zts6mmstv246_ma16_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv246_ma16_cma_reset, i_unnamed_k0_zts6mmstv246_ma16_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv246_ma16_cma_a3),
        .by(i_unnamed_k0_zts6mmstv246_ma16_cma_a2),
        .ax(i_unnamed_k0_zts6mmstv246_ma16_cma_c3),
        .bx(i_unnamed_k0_zts6mmstv246_ma16_cma_c2),
        .chainout(i_unnamed_k0_zts6mmstv246_ma16_cma_s2),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .resulta(),
        .resultb(),
        .dftout()
    );
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("true"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(38)
    ) i_unnamed_k0_zts6mmstv246_ma16_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv246_ma16_cma_ena2, i_unnamed_k0_zts6mmstv246_ma16_cma_ena1, i_unnamed_k0_zts6mmstv246_ma16_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv246_ma16_cma_reset, i_unnamed_k0_zts6mmstv246_ma16_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv246_ma16_cma_a1),
        .by(i_unnamed_k0_zts6mmstv246_ma16_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv246_ma16_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv246_ma16_cma_c0),
        .chainin(i_unnamed_k0_zts6mmstv246_ma16_cma_s2),
        .resulta(i_unnamed_k0_zts6mmstv246_ma16_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(38), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv246_ma16_cma_delay ( .xin(i_unnamed_k0_zts6mmstv246_ma16_cma_s0), .xout(i_unnamed_k0_zts6mmstv246_ma16_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv246_ma16_cma_q = $unsigned(i_unnamed_k0_zts6mmstv246_ma16_cma_qq[37:0]);

    // i_unnamed_k0_zts6mmstv246_sums_align_8(BITSHIFT,3508)@69
    assign i_unnamed_k0_zts6mmstv246_sums_align_8_qint = { i_unnamed_k0_zts6mmstv246_ma16_cma_q, 54'b000000000000000000000000000000000000000000000000000000 };
    assign i_unnamed_k0_zts6mmstv246_sums_align_8_q = i_unnamed_k0_zts6mmstv246_sums_align_8_qint[91:0];

    // i_unnamed_k0_zts6mmstv246_im0_cma(CHAINMULTADD,3907)@66 + 3
    assign i_unnamed_k0_zts6mmstv246_im0_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv246_im0_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv246_im0_cma_ena1 = i_unnamed_k0_zts6mmstv246_im0_cma_ena0;
    assign i_unnamed_k0_zts6mmstv246_im0_cma_ena2 = i_unnamed_k0_zts6mmstv246_im0_cma_ena0;

    assign i_unnamed_k0_zts6mmstv246_im0_cma_a0 = i_unnamed_k0_zts6mmstv246_bs1_merged_bit_select_b;
    assign i_unnamed_k0_zts6mmstv246_im0_cma_c0 = i_unnamed_k0_zts6mmstv246_bs2_merged_bit_select_b;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(10),
        .ax_clock("0"),
        .ax_width(10),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(20)
    ) i_unnamed_k0_zts6mmstv246_im0_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv246_im0_cma_ena2, i_unnamed_k0_zts6mmstv246_im0_cma_ena1, i_unnamed_k0_zts6mmstv246_im0_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv246_im0_cma_reset, i_unnamed_k0_zts6mmstv246_im0_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv246_im0_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv246_im0_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv246_im0_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(20), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv246_im0_cma_delay ( .xin(i_unnamed_k0_zts6mmstv246_im0_cma_s0), .xout(i_unnamed_k0_zts6mmstv246_im0_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv246_im0_cma_q = $unsigned(i_unnamed_k0_zts6mmstv246_im0_cma_qq[19:0]);

    // i_unnamed_k0_zts6mmstv246_sums_align_6(BITSHIFT,3506)@69
    assign i_unnamed_k0_zts6mmstv246_sums_align_6_qint = { i_unnamed_k0_zts6mmstv246_im0_cma_q, 8'b00000000 };
    assign i_unnamed_k0_zts6mmstv246_sums_align_6_q = i_unnamed_k0_zts6mmstv246_sums_align_6_qint[27:0];

    // i_unnamed_k0_zts6mmstv246_im13_cma(CHAINMULTADD,3908)@66 + 3
    assign i_unnamed_k0_zts6mmstv246_im13_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv246_im13_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv246_im13_cma_ena1 = i_unnamed_k0_zts6mmstv246_im13_cma_ena0;
    assign i_unnamed_k0_zts6mmstv246_im13_cma_ena2 = i_unnamed_k0_zts6mmstv246_im13_cma_ena0;

    assign i_unnamed_k0_zts6mmstv246_im13_cma_a0 = i_unnamed_k0_zts6mmstv246_bs2_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv246_im13_cma_c0 = i_unnamed_k0_zts6mmstv246_bs1_merged_bit_select_b;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(10),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(28)
    ) i_unnamed_k0_zts6mmstv246_im13_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv246_im13_cma_ena2, i_unnamed_k0_zts6mmstv246_im13_cma_ena1, i_unnamed_k0_zts6mmstv246_im13_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv246_im13_cma_reset, i_unnamed_k0_zts6mmstv246_im13_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv246_im13_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv246_im13_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv246_im13_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(28), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv246_im13_cma_delay ( .xin(i_unnamed_k0_zts6mmstv246_im13_cma_s0), .xout(i_unnamed_k0_zts6mmstv246_im13_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv246_im13_cma_q = $unsigned(i_unnamed_k0_zts6mmstv246_im13_cma_qq[27:0]);

    // i_unnamed_k0_zts6mmstv246_im30_cma(CHAINMULTADD,3909)@66 + 3
    assign i_unnamed_k0_zts6mmstv246_im30_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv246_im30_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv246_im30_cma_ena1 = i_unnamed_k0_zts6mmstv246_im30_cma_ena0;
    assign i_unnamed_k0_zts6mmstv246_im30_cma_ena2 = i_unnamed_k0_zts6mmstv246_im30_cma_ena0;

    assign i_unnamed_k0_zts6mmstv246_im30_cma_a0 = i_unnamed_k0_zts6mmstv246_bs1_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv246_im30_cma_c0 = i_unnamed_k0_zts6mmstv246_bs2_merged_bit_select_e;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(18),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(36)
    ) i_unnamed_k0_zts6mmstv246_im30_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv246_im30_cma_ena2, i_unnamed_k0_zts6mmstv246_im30_cma_ena1, i_unnamed_k0_zts6mmstv246_im30_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv246_im30_cma_reset, i_unnamed_k0_zts6mmstv246_im30_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv246_im30_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv246_im30_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv246_im30_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(36), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv246_im30_cma_delay ( .xin(i_unnamed_k0_zts6mmstv246_im30_cma_s0), .xout(i_unnamed_k0_zts6mmstv246_im30_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv246_im30_cma_q = $unsigned(i_unnamed_k0_zts6mmstv246_im30_cma_qq[35:0]);

    // i_unnamed_k0_zts6mmstv246_sums_align_5(BITSHIFT,3505)@69
    assign i_unnamed_k0_zts6mmstv246_sums_align_5_qint = { i_unnamed_k0_zts6mmstv246_im30_cma_q, 36'b000000000000000000000000000000000000 };
    assign i_unnamed_k0_zts6mmstv246_sums_align_5_q = i_unnamed_k0_zts6mmstv246_sums_align_5_qint[71:0];

    // i_unnamed_k0_zts6mmstv246_sums_join_7(BITJOIN,3507)@69
    assign i_unnamed_k0_zts6mmstv246_sums_join_7_q = {i_unnamed_k0_zts6mmstv246_sums_align_6_q, i_unnamed_k0_zts6mmstv246_im13_cma_q, i_unnamed_k0_zts6mmstv246_sums_align_5_q};

    // i_unnamed_k0_zts6mmstv246_sums_result_add_0_1(ADD,3511)@69 + 1
    assign i_unnamed_k0_zts6mmstv246_sums_result_add_0_1_a = {1'b0, i_unnamed_k0_zts6mmstv246_sums_join_7_q};
    assign i_unnamed_k0_zts6mmstv246_sums_result_add_0_1_b = {37'b0000000000000000000000000000000000000, i_unnamed_k0_zts6mmstv246_sums_align_8_q};
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_unnamed_k0_zts6mmstv246_sums_result_add_0_1_o <= 129'b0;
        end
        else
        begin
            i_unnamed_k0_zts6mmstv246_sums_result_add_0_1_o <= $unsigned(i_unnamed_k0_zts6mmstv246_sums_result_add_0_1_a) + $unsigned(i_unnamed_k0_zts6mmstv246_sums_result_add_0_1_b);
        end
    end
    assign i_unnamed_k0_zts6mmstv246_sums_result_add_0_1_q = i_unnamed_k0_zts6mmstv246_sums_result_add_0_1_o[128:0];

    // i_unnamed_k0_zts6mmstv246_ma8_cma(CHAINMULTADD,3960)@66 + 3
    assign i_unnamed_k0_zts6mmstv246_ma8_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv246_ma8_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv246_ma8_cma_ena1 = i_unnamed_k0_zts6mmstv246_ma8_cma_ena0;
    assign i_unnamed_k0_zts6mmstv246_ma8_cma_ena2 = i_unnamed_k0_zts6mmstv246_ma8_cma_ena0;

    assign i_unnamed_k0_zts6mmstv246_ma8_cma_a0 = {8'b00000000, i_unnamed_k0_zts6mmstv246_bs2_merged_bit_select_b[9:0]};
    assign i_unnamed_k0_zts6mmstv246_ma8_cma_c0 = i_unnamed_k0_zts6mmstv246_bs1_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv246_ma8_cma_a1 = i_unnamed_k0_zts6mmstv246_bs2_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv246_ma8_cma_c1 = i_unnamed_k0_zts6mmstv246_bs1_merged_bit_select_c;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(37)
    ) i_unnamed_k0_zts6mmstv246_ma8_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv246_ma8_cma_ena2, i_unnamed_k0_zts6mmstv246_ma8_cma_ena1, i_unnamed_k0_zts6mmstv246_ma8_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv246_ma8_cma_reset, i_unnamed_k0_zts6mmstv246_ma8_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv246_ma8_cma_a1),
        .by(i_unnamed_k0_zts6mmstv246_ma8_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv246_ma8_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv246_ma8_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv246_ma8_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(37), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv246_ma8_cma_delay ( .xin(i_unnamed_k0_zts6mmstv246_ma8_cma_s0), .xout(i_unnamed_k0_zts6mmstv246_ma8_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv246_ma8_cma_q = $unsigned(i_unnamed_k0_zts6mmstv246_ma8_cma_qq[36:0]);

    // i_unnamed_k0_zts6mmstv246_sums_align_3(BITSHIFT,3503)@69
    assign i_unnamed_k0_zts6mmstv246_sums_align_3_qint = { i_unnamed_k0_zts6mmstv246_ma8_cma_q, 17'b00000000000000000 };
    assign i_unnamed_k0_zts6mmstv246_sums_align_3_q = i_unnamed_k0_zts6mmstv246_sums_align_3_qint[53:0];

    // i_unnamed_k0_zts6mmstv246_ma33_cma(CHAINMULTADD,3963)@66 + 3
    assign i_unnamed_k0_zts6mmstv246_ma33_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv246_ma33_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv246_ma33_cma_ena1 = i_unnamed_k0_zts6mmstv246_ma33_cma_ena0;
    assign i_unnamed_k0_zts6mmstv246_ma33_cma_ena2 = i_unnamed_k0_zts6mmstv246_ma33_cma_ena0;

    assign i_unnamed_k0_zts6mmstv246_ma33_cma_a0 = i_unnamed_k0_zts6mmstv246_bs2_merged_bit_select_e;
    assign i_unnamed_k0_zts6mmstv246_ma33_cma_c0 = i_unnamed_k0_zts6mmstv246_bs1_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv246_ma33_cma_a1 = i_unnamed_k0_zts6mmstv246_bs2_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv246_ma33_cma_c1 = i_unnamed_k0_zts6mmstv246_bs1_merged_bit_select_e;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(37)
    ) i_unnamed_k0_zts6mmstv246_ma33_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv246_ma33_cma_ena2, i_unnamed_k0_zts6mmstv246_ma33_cma_ena1, i_unnamed_k0_zts6mmstv246_ma33_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv246_ma33_cma_reset, i_unnamed_k0_zts6mmstv246_ma33_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv246_ma33_cma_a1),
        .by(i_unnamed_k0_zts6mmstv246_ma33_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv246_ma33_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv246_ma33_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv246_ma33_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(37), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv246_ma33_cma_delay ( .xin(i_unnamed_k0_zts6mmstv246_ma33_cma_s0), .xout(i_unnamed_k0_zts6mmstv246_ma33_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv246_ma33_cma_q = $unsigned(i_unnamed_k0_zts6mmstv246_ma33_cma_qq[36:0]);

    // i_unnamed_k0_zts6mmstv246_sums_align_2(BITSHIFT,3502)@69
    assign i_unnamed_k0_zts6mmstv246_sums_align_2_qint = { i_unnamed_k0_zts6mmstv246_ma33_cma_q, 18'b000000000000000000 };
    assign i_unnamed_k0_zts6mmstv246_sums_align_2_q = i_unnamed_k0_zts6mmstv246_sums_align_2_qint[54:0];

    // i_unnamed_k0_zts6mmstv246_sums_join_4(BITJOIN,3504)@69
    assign i_unnamed_k0_zts6mmstv246_sums_join_4_q = {i_unnamed_k0_zts6mmstv246_sums_align_3_q, i_unnamed_k0_zts6mmstv246_sums_align_2_q};

    // i_unnamed_k0_zts6mmstv246_ma3_cma(CHAINMULTADD,3959)@66 + 3
    assign i_unnamed_k0_zts6mmstv246_ma3_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv246_ma3_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv246_ma3_cma_ena1 = i_unnamed_k0_zts6mmstv246_ma3_cma_ena0;
    assign i_unnamed_k0_zts6mmstv246_ma3_cma_ena2 = i_unnamed_k0_zts6mmstv246_ma3_cma_ena0;

    assign i_unnamed_k0_zts6mmstv246_ma3_cma_a0 = i_unnamed_k0_zts6mmstv246_bs1_merged_bit_select_b;
    assign i_unnamed_k0_zts6mmstv246_ma3_cma_c0 = i_unnamed_k0_zts6mmstv246_bs2_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv246_ma3_cma_a1 = i_unnamed_k0_zts6mmstv246_bs2_merged_bit_select_b;
    assign i_unnamed_k0_zts6mmstv246_ma3_cma_c1 = i_unnamed_k0_zts6mmstv246_bs1_merged_bit_select_c;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(10),
        .by_clock("0"),
        .by_width(10),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(29)
    ) i_unnamed_k0_zts6mmstv246_ma3_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv246_ma3_cma_ena2, i_unnamed_k0_zts6mmstv246_ma3_cma_ena1, i_unnamed_k0_zts6mmstv246_ma3_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv246_ma3_cma_reset, i_unnamed_k0_zts6mmstv246_ma3_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv246_ma3_cma_a1),
        .by(i_unnamed_k0_zts6mmstv246_ma3_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv246_ma3_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv246_ma3_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv246_ma3_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(29), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv246_ma3_cma_delay ( .xin(i_unnamed_k0_zts6mmstv246_ma3_cma_s0), .xout(i_unnamed_k0_zts6mmstv246_ma3_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv246_ma3_cma_q = $unsigned(i_unnamed_k0_zts6mmstv246_ma3_cma_qq[28:0]);

    // i_unnamed_k0_zts6mmstv246_sums_align_0(BITSHIFT,3500)@69
    assign i_unnamed_k0_zts6mmstv246_sums_align_0_qint = { i_unnamed_k0_zts6mmstv246_ma3_cma_q, 17'b00000000000000000 };
    assign i_unnamed_k0_zts6mmstv246_sums_align_0_q = i_unnamed_k0_zts6mmstv246_sums_align_0_qint[45:0];

    // i_unnamed_k0_zts6mmstv246_ma25_cma(CHAINMULTADD,3962)@66 + 3
    assign i_unnamed_k0_zts6mmstv246_ma25_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv246_ma25_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv246_ma25_cma_ena1 = i_unnamed_k0_zts6mmstv246_ma25_cma_ena0;
    assign i_unnamed_k0_zts6mmstv246_ma25_cma_ena2 = i_unnamed_k0_zts6mmstv246_ma25_cma_ena0;

    assign i_unnamed_k0_zts6mmstv246_ma25_cma_a0 = i_unnamed_k0_zts6mmstv246_bs2_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv246_ma25_cma_c0 = i_unnamed_k0_zts6mmstv246_bs1_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv246_ma25_cma_a1 = i_unnamed_k0_zts6mmstv246_bs2_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv246_ma25_cma_c1 = i_unnamed_k0_zts6mmstv246_bs1_merged_bit_select_e;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(37)
    ) i_unnamed_k0_zts6mmstv246_ma25_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv246_ma25_cma_ena2, i_unnamed_k0_zts6mmstv246_ma25_cma_ena1, i_unnamed_k0_zts6mmstv246_ma25_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv246_ma25_cma_reset, i_unnamed_k0_zts6mmstv246_ma25_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv246_ma25_cma_a1),
        .by(i_unnamed_k0_zts6mmstv246_ma25_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv246_ma25_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv246_ma25_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv246_ma25_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(37), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv246_ma25_cma_delay ( .xin(i_unnamed_k0_zts6mmstv246_ma25_cma_s0), .xout(i_unnamed_k0_zts6mmstv246_ma25_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv246_ma25_cma_q = $unsigned(i_unnamed_k0_zts6mmstv246_ma25_cma_qq[36:0]);

    // i_unnamed_k0_zts6mmstv246_im38_cma(CHAINMULTADD,3910)@66 + 3
    assign i_unnamed_k0_zts6mmstv246_im38_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv246_im38_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv246_im38_cma_ena1 = i_unnamed_k0_zts6mmstv246_im38_cma_ena0;
    assign i_unnamed_k0_zts6mmstv246_im38_cma_ena2 = i_unnamed_k0_zts6mmstv246_im38_cma_ena0;

    assign i_unnamed_k0_zts6mmstv246_im38_cma_a0 = i_unnamed_k0_zts6mmstv246_bs1_merged_bit_select_e;
    assign i_unnamed_k0_zts6mmstv246_im38_cma_c0 = i_unnamed_k0_zts6mmstv246_bs2_merged_bit_select_e;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(18),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(36)
    ) i_unnamed_k0_zts6mmstv246_im38_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv246_im38_cma_ena2, i_unnamed_k0_zts6mmstv246_im38_cma_ena1, i_unnamed_k0_zts6mmstv246_im38_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv246_im38_cma_reset, i_unnamed_k0_zts6mmstv246_im38_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv246_im38_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv246_im38_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv246_im38_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(36), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv246_im38_cma_delay ( .xin(i_unnamed_k0_zts6mmstv246_im38_cma_s0), .xout(i_unnamed_k0_zts6mmstv246_im38_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv246_im38_cma_q = $unsigned(i_unnamed_k0_zts6mmstv246_im38_cma_qq[35:0]);

    // i_unnamed_k0_zts6mmstv246_sums_join_1(BITJOIN,3501)@69
    assign i_unnamed_k0_zts6mmstv246_sums_join_1_q = {i_unnamed_k0_zts6mmstv246_sums_align_0_q, i_unnamed_k0_zts6mmstv246_ma25_cma_q, i_unnamed_k0_zts6mmstv246_im38_cma_q};

    // i_unnamed_k0_zts6mmstv246_sums_result_add_0_0(ADD,3510)@69 + 1
    assign i_unnamed_k0_zts6mmstv246_sums_result_add_0_0_a = {1'b0, i_unnamed_k0_zts6mmstv246_sums_join_1_q};
    assign i_unnamed_k0_zts6mmstv246_sums_result_add_0_0_b = {11'b00000000000, i_unnamed_k0_zts6mmstv246_sums_join_4_q};
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_unnamed_k0_zts6mmstv246_sums_result_add_0_0_o <= 120'b0;
        end
        else
        begin
            i_unnamed_k0_zts6mmstv246_sums_result_add_0_0_o <= $unsigned(i_unnamed_k0_zts6mmstv246_sums_result_add_0_0_a) + $unsigned(i_unnamed_k0_zts6mmstv246_sums_result_add_0_0_b);
        end
    end
    assign i_unnamed_k0_zts6mmstv246_sums_result_add_0_0_q = i_unnamed_k0_zts6mmstv246_sums_result_add_0_0_o[119:0];

    // i_unnamed_k0_zts6mmstv246_sums_result_add_1_0(ADD,3512)@70
    assign i_unnamed_k0_zts6mmstv246_sums_result_add_1_0_a = {10'b0000000000, i_unnamed_k0_zts6mmstv246_sums_result_add_0_0_q};
    assign i_unnamed_k0_zts6mmstv246_sums_result_add_1_0_b = {1'b0, i_unnamed_k0_zts6mmstv246_sums_result_add_0_1_q};
    assign i_unnamed_k0_zts6mmstv246_sums_result_add_1_0_o = $unsigned(i_unnamed_k0_zts6mmstv246_sums_result_add_1_0_a) + $unsigned(i_unnamed_k0_zts6mmstv246_sums_result_add_1_0_b);
    assign i_unnamed_k0_zts6mmstv246_sums_result_add_1_0_q = i_unnamed_k0_zts6mmstv246_sums_result_add_1_0_o[129:0];

    // bgTrunc_i_unnamed_k0_zts6mmstv246_sel_x(BITSELECT,216)@70
    assign bgTrunc_i_unnamed_k0_zts6mmstv246_sel_x_in = i_unnamed_k0_zts6mmstv246_sums_result_add_1_0_q[127:0];
    assign bgTrunc_i_unnamed_k0_zts6mmstv246_sel_x_b = bgTrunc_i_unnamed_k0_zts6mmstv246_sel_x_in[63:0];

    // redist413_bgTrunc_i_unnamed_k0_zts6mmstv246_sel_x_b_1(DELAY,4434)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist413_bgTrunc_i_unnamed_k0_zts6mmstv246_sel_x_b_1_q <= '0;
        end
        else
        begin
            redist413_bgTrunc_i_unnamed_k0_zts6mmstv246_sel_x_b_1_q <= $unsigned(bgTrunc_i_unnamed_k0_zts6mmstv246_sel_x_b);
        end
    end

    // redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_notEnable(LOGICAL,4883)
    assign redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_notEnable_q = $unsigned(~ (VCC_q));

    // redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_nor(LOGICAL,4884)
    assign redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_nor_q = ~ (redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_notEnable_q | redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_sticky_ena_q);

    // redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_mem_last(CONSTANT,4880)
    assign redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_mem_last_q = $unsigned(8'b01000000);

    // redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_cmp(LOGICAL,4881)
    assign redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_cmp_b = {1'b0, redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_rdcnt_q};
    assign redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_cmp_q = $unsigned(redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_mem_last_q == redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_cmp_b ? 1'b1 : 1'b0);

    // redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_cmpReg(REG,4882)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_cmpReg_q <= $unsigned(redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_cmp_q);
        end
    end

    // redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_sticky_ena(REG,4885)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_nor_q == 1'b1)
        begin
            redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_sticky_ena_q <= $unsigned(redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_cmpReg_q);
        end
    end

    // redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_enaAnd(LOGICAL,4886)
    assign redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_enaAnd_q = redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_sticky_ena_q & VCC_q;

    // redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_rdcnt(COUNTER,4878)
    // low=0, high=65, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_rdcnt_i <= 7'd0;
            redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_rdcnt_i == 7'd64)
            begin
                redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_rdcnt_eq <= 1'b0;
            end
            if (redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_rdcnt_eq == 1'b1)
            begin
                redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_rdcnt_i <= $unsigned(redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_rdcnt_i) + $unsigned(7'd63);
            end
            else
            begin
                redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_rdcnt_i <= $unsigned(redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_rdcnt_i) + $unsigned(7'd1);
            end
        end
    end
    assign redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_rdcnt_q = redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_rdcnt_i[6:0];

    // redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_inputreg0(DELAY,4875)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_inputreg0_q <= '0;
        end
        else
        begin
            redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_inputreg0_q <= $unsigned(i_unnamed_k0_zts6mmstv242_vt_join_q);
        end
    end

    // redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_wraddr(REG,4879)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_wraddr_q <= $unsigned(7'b1000001);
        end
        else
        begin
            redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_wraddr_q <= $unsigned(redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_rdcnt_q);
        end
    end

    // redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_mem(DUALMEM,4877)
    assign redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_mem_ia = $unsigned(redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_inputreg0_q);
    assign redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_mem_aa = redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_wraddr_q;
    assign redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_mem_ab = redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_rdcnt_q;
    assign redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(7),
        .numwords_a(66),
        .width_b(64),
        .widthad_b(7),
        .numwords_b(66),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_mem_dmem (
        .clocken1(redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_mem_reset0),
        .clock1(clock),
        .address_a(redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_mem_aa),
        .data_a(redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_mem_ab),
        .q_b(redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_mem_q = redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_mem_iq[63:0];

    // redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_outputreg0(DELAY,4876)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_outputreg0_q <= '0;
        end
        else
        begin
            redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_outputreg0_q <= $unsigned(redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_mem_q);
        end
    end

    // i_decomposed971_k0_zts6mmstv247(SUB,82)@71
    assign i_decomposed971_k0_zts6mmstv247_a = {1'b0, redist423_i_unnamed_k0_zts6mmstv242_vt_join_q_69_outputreg0_q};
    assign i_decomposed971_k0_zts6mmstv247_b = {1'b0, redist413_bgTrunc_i_unnamed_k0_zts6mmstv246_sel_x_b_1_q};
    assign i_decomposed971_k0_zts6mmstv247_o = $unsigned(i_decomposed971_k0_zts6mmstv247_a) - $unsigned(i_decomposed971_k0_zts6mmstv247_b);
    assign i_decomposed971_k0_zts6mmstv247_q = i_decomposed971_k0_zts6mmstv247_o[64:0];

    // bgTrunc_i_decomposed971_k0_zts6mmstv247_sel_x(BITSELECT,200)@71
    assign bgTrunc_i_decomposed971_k0_zts6mmstv247_sel_x_b = $unsigned(i_decomposed971_k0_zts6mmstv247_q[63:0]);

    // i_unnamed_k0_zts6mmstv257(ADD,161)@66
    assign i_unnamed_k0_zts6mmstv257_a = {1'b0, i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x_out_dest_data_out_7_0_0_tpl};
    assign i_unnamed_k0_zts6mmstv257_b = {1'b0, resFinalIntDiv_uid2213_i_unnamed_k0_zts6mmstv244_q};
    assign i_unnamed_k0_zts6mmstv257_o = $unsigned(i_unnamed_k0_zts6mmstv257_a) + $unsigned(i_unnamed_k0_zts6mmstv257_b);
    assign i_unnamed_k0_zts6mmstv257_q = i_unnamed_k0_zts6mmstv257_o[64:0];

    // bgTrunc_i_unnamed_k0_zts6mmstv257_sel_x(BITSELECT,224)@66
    assign bgTrunc_i_unnamed_k0_zts6mmstv257_sel_x_b = i_unnamed_k0_zts6mmstv257_q[63:0];

    // i_unnamed_k0_zts6mmstv258_bs2_merged_bit_select(BITSELECT,4011)@66
    assign i_unnamed_k0_zts6mmstv258_bs2_merged_bit_select_b = bgTrunc_i_unnamed_k0_zts6mmstv257_sel_x_b[63:54];
    assign i_unnamed_k0_zts6mmstv258_bs2_merged_bit_select_c = bgTrunc_i_unnamed_k0_zts6mmstv257_sel_x_b[53:36];
    assign i_unnamed_k0_zts6mmstv258_bs2_merged_bit_select_d = bgTrunc_i_unnamed_k0_zts6mmstv257_sel_x_b[35:18];
    assign i_unnamed_k0_zts6mmstv258_bs2_merged_bit_select_e = bgTrunc_i_unnamed_k0_zts6mmstv257_sel_x_b[17:0];

    // i_unnamed_k0_zts6mmstv258_ma16_cma(CHAINMULTADD,3976)@66 + 3
    assign i_unnamed_k0_zts6mmstv258_ma16_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv258_ma16_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv258_ma16_cma_ena1 = i_unnamed_k0_zts6mmstv258_ma16_cma_ena0;
    assign i_unnamed_k0_zts6mmstv258_ma16_cma_ena2 = i_unnamed_k0_zts6mmstv258_ma16_cma_ena0;

    assign i_unnamed_k0_zts6mmstv258_ma16_cma_a0 = {8'b00000000, i_unnamed_k0_zts6mmstv237_bs1_merged_bit_select_b[9:0]};
    assign i_unnamed_k0_zts6mmstv258_ma16_cma_c0 = i_unnamed_k0_zts6mmstv258_bs2_merged_bit_select_e;
    assign i_unnamed_k0_zts6mmstv258_ma16_cma_a1 = {8'b00000000, i_unnamed_k0_zts6mmstv258_bs2_merged_bit_select_b[9:0]};
    assign i_unnamed_k0_zts6mmstv258_ma16_cma_c1 = i_unnamed_k0_zts6mmstv237_bs1_merged_bit_select_e;
    assign i_unnamed_k0_zts6mmstv258_ma16_cma_a2 = i_unnamed_k0_zts6mmstv258_bs2_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv258_ma16_cma_c2 = i_unnamed_k0_zts6mmstv237_bs1_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv258_ma16_cma_a3 = i_unnamed_k0_zts6mmstv258_bs2_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv258_ma16_cma_c3 = i_unnamed_k0_zts6mmstv237_bs1_merged_bit_select_d;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("none")
    ) i_unnamed_k0_zts6mmstv258_ma16_cma_DSP1 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv258_ma16_cma_ena2, i_unnamed_k0_zts6mmstv258_ma16_cma_ena1, i_unnamed_k0_zts6mmstv258_ma16_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv258_ma16_cma_reset, i_unnamed_k0_zts6mmstv258_ma16_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv258_ma16_cma_a3),
        .by(i_unnamed_k0_zts6mmstv258_ma16_cma_a2),
        .ax(i_unnamed_k0_zts6mmstv258_ma16_cma_c3),
        .bx(i_unnamed_k0_zts6mmstv258_ma16_cma_c2),
        .chainout(i_unnamed_k0_zts6mmstv258_ma16_cma_s2),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .resulta(),
        .resultb(),
        .dftout()
    );
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("true"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(38)
    ) i_unnamed_k0_zts6mmstv258_ma16_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv258_ma16_cma_ena2, i_unnamed_k0_zts6mmstv258_ma16_cma_ena1, i_unnamed_k0_zts6mmstv258_ma16_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv258_ma16_cma_reset, i_unnamed_k0_zts6mmstv258_ma16_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv258_ma16_cma_a1),
        .by(i_unnamed_k0_zts6mmstv258_ma16_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv258_ma16_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv258_ma16_cma_c0),
        .chainin(i_unnamed_k0_zts6mmstv258_ma16_cma_s2),
        .resulta(i_unnamed_k0_zts6mmstv258_ma16_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(38), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv258_ma16_cma_delay ( .xin(i_unnamed_k0_zts6mmstv258_ma16_cma_s0), .xout(i_unnamed_k0_zts6mmstv258_ma16_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv258_ma16_cma_q = $unsigned(i_unnamed_k0_zts6mmstv258_ma16_cma_qq[37:0]);

    // i_unnamed_k0_zts6mmstv258_sums_align_8(BITSHIFT,3670)@69
    assign i_unnamed_k0_zts6mmstv258_sums_align_8_qint = { i_unnamed_k0_zts6mmstv258_ma16_cma_q, 54'b000000000000000000000000000000000000000000000000000000 };
    assign i_unnamed_k0_zts6mmstv258_sums_align_8_q = i_unnamed_k0_zts6mmstv258_sums_align_8_qint[91:0];

    // i_unnamed_k0_zts6mmstv258_im0_cma(CHAINMULTADD,3919)@66 + 3
    assign i_unnamed_k0_zts6mmstv258_im0_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv258_im0_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv258_im0_cma_ena1 = i_unnamed_k0_zts6mmstv258_im0_cma_ena0;
    assign i_unnamed_k0_zts6mmstv258_im0_cma_ena2 = i_unnamed_k0_zts6mmstv258_im0_cma_ena0;

    assign i_unnamed_k0_zts6mmstv258_im0_cma_a0 = i_unnamed_k0_zts6mmstv237_bs1_merged_bit_select_b;
    assign i_unnamed_k0_zts6mmstv258_im0_cma_c0 = i_unnamed_k0_zts6mmstv258_bs2_merged_bit_select_b;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(10),
        .ax_clock("0"),
        .ax_width(10),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(20)
    ) i_unnamed_k0_zts6mmstv258_im0_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv258_im0_cma_ena2, i_unnamed_k0_zts6mmstv258_im0_cma_ena1, i_unnamed_k0_zts6mmstv258_im0_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv258_im0_cma_reset, i_unnamed_k0_zts6mmstv258_im0_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv258_im0_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv258_im0_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv258_im0_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(20), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv258_im0_cma_delay ( .xin(i_unnamed_k0_zts6mmstv258_im0_cma_s0), .xout(i_unnamed_k0_zts6mmstv258_im0_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv258_im0_cma_q = $unsigned(i_unnamed_k0_zts6mmstv258_im0_cma_qq[19:0]);

    // i_unnamed_k0_zts6mmstv258_sums_align_6(BITSHIFT,3668)@69
    assign i_unnamed_k0_zts6mmstv258_sums_align_6_qint = { i_unnamed_k0_zts6mmstv258_im0_cma_q, 8'b00000000 };
    assign i_unnamed_k0_zts6mmstv258_sums_align_6_q = i_unnamed_k0_zts6mmstv258_sums_align_6_qint[27:0];

    // i_unnamed_k0_zts6mmstv258_im13_cma(CHAINMULTADD,3920)@66 + 3
    assign i_unnamed_k0_zts6mmstv258_im13_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv258_im13_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv258_im13_cma_ena1 = i_unnamed_k0_zts6mmstv258_im13_cma_ena0;
    assign i_unnamed_k0_zts6mmstv258_im13_cma_ena2 = i_unnamed_k0_zts6mmstv258_im13_cma_ena0;

    assign i_unnamed_k0_zts6mmstv258_im13_cma_a0 = i_unnamed_k0_zts6mmstv258_bs2_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv258_im13_cma_c0 = i_unnamed_k0_zts6mmstv237_bs1_merged_bit_select_b;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(10),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(28)
    ) i_unnamed_k0_zts6mmstv258_im13_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv258_im13_cma_ena2, i_unnamed_k0_zts6mmstv258_im13_cma_ena1, i_unnamed_k0_zts6mmstv258_im13_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv258_im13_cma_reset, i_unnamed_k0_zts6mmstv258_im13_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv258_im13_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv258_im13_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv258_im13_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(28), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv258_im13_cma_delay ( .xin(i_unnamed_k0_zts6mmstv258_im13_cma_s0), .xout(i_unnamed_k0_zts6mmstv258_im13_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv258_im13_cma_q = $unsigned(i_unnamed_k0_zts6mmstv258_im13_cma_qq[27:0]);

    // i_unnamed_k0_zts6mmstv258_im30_cma(CHAINMULTADD,3921)@66 + 3
    assign i_unnamed_k0_zts6mmstv258_im30_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv258_im30_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv258_im30_cma_ena1 = i_unnamed_k0_zts6mmstv258_im30_cma_ena0;
    assign i_unnamed_k0_zts6mmstv258_im30_cma_ena2 = i_unnamed_k0_zts6mmstv258_im30_cma_ena0;

    assign i_unnamed_k0_zts6mmstv258_im30_cma_a0 = i_unnamed_k0_zts6mmstv237_bs1_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv258_im30_cma_c0 = i_unnamed_k0_zts6mmstv258_bs2_merged_bit_select_e;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(18),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(36)
    ) i_unnamed_k0_zts6mmstv258_im30_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv258_im30_cma_ena2, i_unnamed_k0_zts6mmstv258_im30_cma_ena1, i_unnamed_k0_zts6mmstv258_im30_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv258_im30_cma_reset, i_unnamed_k0_zts6mmstv258_im30_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv258_im30_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv258_im30_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv258_im30_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(36), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv258_im30_cma_delay ( .xin(i_unnamed_k0_zts6mmstv258_im30_cma_s0), .xout(i_unnamed_k0_zts6mmstv258_im30_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv258_im30_cma_q = $unsigned(i_unnamed_k0_zts6mmstv258_im30_cma_qq[35:0]);

    // i_unnamed_k0_zts6mmstv258_sums_align_5(BITSHIFT,3667)@69
    assign i_unnamed_k0_zts6mmstv258_sums_align_5_qint = { i_unnamed_k0_zts6mmstv258_im30_cma_q, 36'b000000000000000000000000000000000000 };
    assign i_unnamed_k0_zts6mmstv258_sums_align_5_q = i_unnamed_k0_zts6mmstv258_sums_align_5_qint[71:0];

    // i_unnamed_k0_zts6mmstv258_sums_join_7(BITJOIN,3669)@69
    assign i_unnamed_k0_zts6mmstv258_sums_join_7_q = {i_unnamed_k0_zts6mmstv258_sums_align_6_q, i_unnamed_k0_zts6mmstv258_im13_cma_q, i_unnamed_k0_zts6mmstv258_sums_align_5_q};

    // i_unnamed_k0_zts6mmstv258_sums_result_add_0_1(ADD,3673)@69 + 1
    assign i_unnamed_k0_zts6mmstv258_sums_result_add_0_1_a = {1'b0, i_unnamed_k0_zts6mmstv258_sums_join_7_q};
    assign i_unnamed_k0_zts6mmstv258_sums_result_add_0_1_b = {37'b0000000000000000000000000000000000000, i_unnamed_k0_zts6mmstv258_sums_align_8_q};
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_unnamed_k0_zts6mmstv258_sums_result_add_0_1_o <= 129'b0;
        end
        else
        begin
            i_unnamed_k0_zts6mmstv258_sums_result_add_0_1_o <= $unsigned(i_unnamed_k0_zts6mmstv258_sums_result_add_0_1_a) + $unsigned(i_unnamed_k0_zts6mmstv258_sums_result_add_0_1_b);
        end
    end
    assign i_unnamed_k0_zts6mmstv258_sums_result_add_0_1_q = i_unnamed_k0_zts6mmstv258_sums_result_add_0_1_o[128:0];

    // i_unnamed_k0_zts6mmstv258_ma8_cma(CHAINMULTADD,3975)@66 + 3
    assign i_unnamed_k0_zts6mmstv258_ma8_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv258_ma8_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv258_ma8_cma_ena1 = i_unnamed_k0_zts6mmstv258_ma8_cma_ena0;
    assign i_unnamed_k0_zts6mmstv258_ma8_cma_ena2 = i_unnamed_k0_zts6mmstv258_ma8_cma_ena0;

    assign i_unnamed_k0_zts6mmstv258_ma8_cma_a0 = {8'b00000000, i_unnamed_k0_zts6mmstv258_bs2_merged_bit_select_b[9:0]};
    assign i_unnamed_k0_zts6mmstv258_ma8_cma_c0 = i_unnamed_k0_zts6mmstv237_bs1_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv258_ma8_cma_a1 = i_unnamed_k0_zts6mmstv258_bs2_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv258_ma8_cma_c1 = i_unnamed_k0_zts6mmstv237_bs1_merged_bit_select_c;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(37)
    ) i_unnamed_k0_zts6mmstv258_ma8_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv258_ma8_cma_ena2, i_unnamed_k0_zts6mmstv258_ma8_cma_ena1, i_unnamed_k0_zts6mmstv258_ma8_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv258_ma8_cma_reset, i_unnamed_k0_zts6mmstv258_ma8_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv258_ma8_cma_a1),
        .by(i_unnamed_k0_zts6mmstv258_ma8_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv258_ma8_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv258_ma8_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv258_ma8_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(37), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv258_ma8_cma_delay ( .xin(i_unnamed_k0_zts6mmstv258_ma8_cma_s0), .xout(i_unnamed_k0_zts6mmstv258_ma8_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv258_ma8_cma_q = $unsigned(i_unnamed_k0_zts6mmstv258_ma8_cma_qq[36:0]);

    // i_unnamed_k0_zts6mmstv258_sums_align_3(BITSHIFT,3665)@69
    assign i_unnamed_k0_zts6mmstv258_sums_align_3_qint = { i_unnamed_k0_zts6mmstv258_ma8_cma_q, 17'b00000000000000000 };
    assign i_unnamed_k0_zts6mmstv258_sums_align_3_q = i_unnamed_k0_zts6mmstv258_sums_align_3_qint[53:0];

    // i_unnamed_k0_zts6mmstv258_ma33_cma(CHAINMULTADD,3978)@66 + 3
    assign i_unnamed_k0_zts6mmstv258_ma33_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv258_ma33_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv258_ma33_cma_ena1 = i_unnamed_k0_zts6mmstv258_ma33_cma_ena0;
    assign i_unnamed_k0_zts6mmstv258_ma33_cma_ena2 = i_unnamed_k0_zts6mmstv258_ma33_cma_ena0;

    assign i_unnamed_k0_zts6mmstv258_ma33_cma_a0 = i_unnamed_k0_zts6mmstv258_bs2_merged_bit_select_e;
    assign i_unnamed_k0_zts6mmstv258_ma33_cma_c0 = i_unnamed_k0_zts6mmstv237_bs1_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv258_ma33_cma_a1 = i_unnamed_k0_zts6mmstv258_bs2_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv258_ma33_cma_c1 = i_unnamed_k0_zts6mmstv237_bs1_merged_bit_select_e;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(37)
    ) i_unnamed_k0_zts6mmstv258_ma33_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv258_ma33_cma_ena2, i_unnamed_k0_zts6mmstv258_ma33_cma_ena1, i_unnamed_k0_zts6mmstv258_ma33_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv258_ma33_cma_reset, i_unnamed_k0_zts6mmstv258_ma33_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv258_ma33_cma_a1),
        .by(i_unnamed_k0_zts6mmstv258_ma33_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv258_ma33_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv258_ma33_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv258_ma33_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(37), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv258_ma33_cma_delay ( .xin(i_unnamed_k0_zts6mmstv258_ma33_cma_s0), .xout(i_unnamed_k0_zts6mmstv258_ma33_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv258_ma33_cma_q = $unsigned(i_unnamed_k0_zts6mmstv258_ma33_cma_qq[36:0]);

    // i_unnamed_k0_zts6mmstv258_sums_align_2(BITSHIFT,3664)@69
    assign i_unnamed_k0_zts6mmstv258_sums_align_2_qint = { i_unnamed_k0_zts6mmstv258_ma33_cma_q, 18'b000000000000000000 };
    assign i_unnamed_k0_zts6mmstv258_sums_align_2_q = i_unnamed_k0_zts6mmstv258_sums_align_2_qint[54:0];

    // i_unnamed_k0_zts6mmstv258_sums_join_4(BITJOIN,3666)@69
    assign i_unnamed_k0_zts6mmstv258_sums_join_4_q = {i_unnamed_k0_zts6mmstv258_sums_align_3_q, i_unnamed_k0_zts6mmstv258_sums_align_2_q};

    // i_unnamed_k0_zts6mmstv258_ma3_cma(CHAINMULTADD,3974)@66 + 3
    assign i_unnamed_k0_zts6mmstv258_ma3_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv258_ma3_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv258_ma3_cma_ena1 = i_unnamed_k0_zts6mmstv258_ma3_cma_ena0;
    assign i_unnamed_k0_zts6mmstv258_ma3_cma_ena2 = i_unnamed_k0_zts6mmstv258_ma3_cma_ena0;

    assign i_unnamed_k0_zts6mmstv258_ma3_cma_a0 = i_unnamed_k0_zts6mmstv237_bs1_merged_bit_select_b;
    assign i_unnamed_k0_zts6mmstv258_ma3_cma_c0 = i_unnamed_k0_zts6mmstv258_bs2_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv258_ma3_cma_a1 = i_unnamed_k0_zts6mmstv258_bs2_merged_bit_select_b;
    assign i_unnamed_k0_zts6mmstv258_ma3_cma_c1 = i_unnamed_k0_zts6mmstv237_bs1_merged_bit_select_c;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(10),
        .by_clock("0"),
        .by_width(10),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(29)
    ) i_unnamed_k0_zts6mmstv258_ma3_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv258_ma3_cma_ena2, i_unnamed_k0_zts6mmstv258_ma3_cma_ena1, i_unnamed_k0_zts6mmstv258_ma3_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv258_ma3_cma_reset, i_unnamed_k0_zts6mmstv258_ma3_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv258_ma3_cma_a1),
        .by(i_unnamed_k0_zts6mmstv258_ma3_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv258_ma3_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv258_ma3_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv258_ma3_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(29), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv258_ma3_cma_delay ( .xin(i_unnamed_k0_zts6mmstv258_ma3_cma_s0), .xout(i_unnamed_k0_zts6mmstv258_ma3_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv258_ma3_cma_q = $unsigned(i_unnamed_k0_zts6mmstv258_ma3_cma_qq[28:0]);

    // i_unnamed_k0_zts6mmstv258_sums_align_0(BITSHIFT,3662)@69
    assign i_unnamed_k0_zts6mmstv258_sums_align_0_qint = { i_unnamed_k0_zts6mmstv258_ma3_cma_q, 17'b00000000000000000 };
    assign i_unnamed_k0_zts6mmstv258_sums_align_0_q = i_unnamed_k0_zts6mmstv258_sums_align_0_qint[45:0];

    // i_unnamed_k0_zts6mmstv258_ma25_cma(CHAINMULTADD,3977)@66 + 3
    assign i_unnamed_k0_zts6mmstv258_ma25_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv258_ma25_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv258_ma25_cma_ena1 = i_unnamed_k0_zts6mmstv258_ma25_cma_ena0;
    assign i_unnamed_k0_zts6mmstv258_ma25_cma_ena2 = i_unnamed_k0_zts6mmstv258_ma25_cma_ena0;

    assign i_unnamed_k0_zts6mmstv258_ma25_cma_a0 = i_unnamed_k0_zts6mmstv258_bs2_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv258_ma25_cma_c0 = i_unnamed_k0_zts6mmstv237_bs1_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv258_ma25_cma_a1 = i_unnamed_k0_zts6mmstv258_bs2_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv258_ma25_cma_c1 = i_unnamed_k0_zts6mmstv237_bs1_merged_bit_select_e;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(37)
    ) i_unnamed_k0_zts6mmstv258_ma25_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv258_ma25_cma_ena2, i_unnamed_k0_zts6mmstv258_ma25_cma_ena1, i_unnamed_k0_zts6mmstv258_ma25_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv258_ma25_cma_reset, i_unnamed_k0_zts6mmstv258_ma25_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv258_ma25_cma_a1),
        .by(i_unnamed_k0_zts6mmstv258_ma25_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv258_ma25_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv258_ma25_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv258_ma25_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(37), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv258_ma25_cma_delay ( .xin(i_unnamed_k0_zts6mmstv258_ma25_cma_s0), .xout(i_unnamed_k0_zts6mmstv258_ma25_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv258_ma25_cma_q = $unsigned(i_unnamed_k0_zts6mmstv258_ma25_cma_qq[36:0]);

    // i_unnamed_k0_zts6mmstv258_im38_cma(CHAINMULTADD,3922)@66 + 3
    assign i_unnamed_k0_zts6mmstv258_im38_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv258_im38_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv258_im38_cma_ena1 = i_unnamed_k0_zts6mmstv258_im38_cma_ena0;
    assign i_unnamed_k0_zts6mmstv258_im38_cma_ena2 = i_unnamed_k0_zts6mmstv258_im38_cma_ena0;

    assign i_unnamed_k0_zts6mmstv258_im38_cma_a0 = i_unnamed_k0_zts6mmstv237_bs1_merged_bit_select_e;
    assign i_unnamed_k0_zts6mmstv258_im38_cma_c0 = i_unnamed_k0_zts6mmstv258_bs2_merged_bit_select_e;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(18),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(36)
    ) i_unnamed_k0_zts6mmstv258_im38_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv258_im38_cma_ena2, i_unnamed_k0_zts6mmstv258_im38_cma_ena1, i_unnamed_k0_zts6mmstv258_im38_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv258_im38_cma_reset, i_unnamed_k0_zts6mmstv258_im38_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv258_im38_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv258_im38_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv258_im38_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(36), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv258_im38_cma_delay ( .xin(i_unnamed_k0_zts6mmstv258_im38_cma_s0), .xout(i_unnamed_k0_zts6mmstv258_im38_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv258_im38_cma_q = $unsigned(i_unnamed_k0_zts6mmstv258_im38_cma_qq[35:0]);

    // i_unnamed_k0_zts6mmstv258_sums_join_1(BITJOIN,3663)@69
    assign i_unnamed_k0_zts6mmstv258_sums_join_1_q = {i_unnamed_k0_zts6mmstv258_sums_align_0_q, i_unnamed_k0_zts6mmstv258_ma25_cma_q, i_unnamed_k0_zts6mmstv258_im38_cma_q};

    // i_unnamed_k0_zts6mmstv258_sums_result_add_0_0(ADD,3672)@69 + 1
    assign i_unnamed_k0_zts6mmstv258_sums_result_add_0_0_a = {1'b0, i_unnamed_k0_zts6mmstv258_sums_join_1_q};
    assign i_unnamed_k0_zts6mmstv258_sums_result_add_0_0_b = {11'b00000000000, i_unnamed_k0_zts6mmstv258_sums_join_4_q};
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_unnamed_k0_zts6mmstv258_sums_result_add_0_0_o <= 120'b0;
        end
        else
        begin
            i_unnamed_k0_zts6mmstv258_sums_result_add_0_0_o <= $unsigned(i_unnamed_k0_zts6mmstv258_sums_result_add_0_0_a) + $unsigned(i_unnamed_k0_zts6mmstv258_sums_result_add_0_0_b);
        end
    end
    assign i_unnamed_k0_zts6mmstv258_sums_result_add_0_0_q = i_unnamed_k0_zts6mmstv258_sums_result_add_0_0_o[119:0];

    // i_unnamed_k0_zts6mmstv258_sums_result_add_1_0(ADD,3674)@70
    assign i_unnamed_k0_zts6mmstv258_sums_result_add_1_0_a = {10'b0000000000, i_unnamed_k0_zts6mmstv258_sums_result_add_0_0_q};
    assign i_unnamed_k0_zts6mmstv258_sums_result_add_1_0_b = {1'b0, i_unnamed_k0_zts6mmstv258_sums_result_add_0_1_q};
    assign i_unnamed_k0_zts6mmstv258_sums_result_add_1_0_o = $unsigned(i_unnamed_k0_zts6mmstv258_sums_result_add_1_0_a) + $unsigned(i_unnamed_k0_zts6mmstv258_sums_result_add_1_0_b);
    assign i_unnamed_k0_zts6mmstv258_sums_result_add_1_0_q = i_unnamed_k0_zts6mmstv258_sums_result_add_1_0_o[129:0];

    // bgTrunc_i_unnamed_k0_zts6mmstv258_sel_x(BITSELECT,225)@70
    assign bgTrunc_i_unnamed_k0_zts6mmstv258_sel_x_in = i_unnamed_k0_zts6mmstv258_sums_result_add_1_0_q[127:0];
    assign bgTrunc_i_unnamed_k0_zts6mmstv258_sel_x_b = bgTrunc_i_unnamed_k0_zts6mmstv258_sel_x_in[63:0];

    // redist410_bgTrunc_i_unnamed_k0_zts6mmstv258_sel_x_b_1(DELAY,4431)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist410_bgTrunc_i_unnamed_k0_zts6mmstv258_sel_x_b_1_q <= '0;
        end
        else
        begin
            redist410_bgTrunc_i_unnamed_k0_zts6mmstv258_sel_x_b_1_q <= $unsigned(bgTrunc_i_unnamed_k0_zts6mmstv258_sel_x_b);
        end
    end

    // i_unnamed_k0_zts6mmstv259(ADD,163)@71
    assign i_unnamed_k0_zts6mmstv259_a = {1'b0, redist410_bgTrunc_i_unnamed_k0_zts6mmstv258_sel_x_b_1_q};
    assign i_unnamed_k0_zts6mmstv259_b = {1'b0, i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer39_k0_zts6mmstv29_aunroll_x_out_dest_data_out_8_0_1_tpl};
    assign i_unnamed_k0_zts6mmstv259_o = $unsigned(i_unnamed_k0_zts6mmstv259_a) + $unsigned(i_unnamed_k0_zts6mmstv259_b);
    assign i_unnamed_k0_zts6mmstv259_q = i_unnamed_k0_zts6mmstv259_o[64:0];

    // bgTrunc_i_unnamed_k0_zts6mmstv259_sel_x(BITSELECT,226)@71
    assign bgTrunc_i_unnamed_k0_zts6mmstv259_sel_x_b = i_unnamed_k0_zts6mmstv259_q[63:0];

    // i_unnamed_k0_zts6mmstv260(ADD,164)@71
    assign i_unnamed_k0_zts6mmstv260_a = {1'b0, bgTrunc_i_unnamed_k0_zts6mmstv259_sel_x_b};
    assign i_unnamed_k0_zts6mmstv260_b = {1'b0, bgTrunc_i_decomposed971_k0_zts6mmstv247_sel_x_b};
    assign i_unnamed_k0_zts6mmstv260_o = $unsigned(i_unnamed_k0_zts6mmstv260_a) + $unsigned(i_unnamed_k0_zts6mmstv260_b);
    assign i_unnamed_k0_zts6mmstv260_q = i_unnamed_k0_zts6mmstv260_o[64:0];

    // bgTrunc_i_unnamed_k0_zts6mmstv260_sel_x(BITSELECT,227)@71
    assign bgTrunc_i_unnamed_k0_zts6mmstv260_sel_x_b = i_unnamed_k0_zts6mmstv260_q[63:0];

    // dupName_2_i_unnamed_k0_zts6mmstv20_narrow_x(BITSELECT,282)@71
    assign dupName_2_i_unnamed_k0_zts6mmstv20_narrow_x_b = bgTrunc_i_unnamed_k0_zts6mmstv260_sel_x_b[61:0];

    // redist387_dupName_2_i_unnamed_k0_zts6mmstv20_narrow_x_b_1(DELAY,4408)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist387_dupName_2_i_unnamed_k0_zts6mmstv20_narrow_x_b_1_q <= '0;
        end
        else
        begin
            redist387_dupName_2_i_unnamed_k0_zts6mmstv20_narrow_x_b_1_q <= $unsigned(dupName_2_i_unnamed_k0_zts6mmstv20_narrow_x_b);
        end
    end

    // dupName_2_i_unnamed_k0_zts6mmstv20_shift_join_x(BITJOIN,283)@72
    assign dupName_2_i_unnamed_k0_zts6mmstv20_shift_join_x_q = {redist387_dupName_2_i_unnamed_k0_zts6mmstv20_narrow_x_b_1_q, i_unnamed_k0_zts6mmstv235_vt_const_1_q};

    // valid_fanout_reg18(REG,3190)@71 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg18_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg18_q <= $unsigned(redist396_sync_together154_aunroll_x_in_i_valid_70_q);
        end
    end

    // i_llvm_fpga_sync_buffer_p1024f32_arg9_sync_buffer23_k0_zts6mmstv261(BLACKBOX,113)@0
    // in in_i_dependence@72
    // in in_valid_in@72
    // out out_buffer_out@72
    // out out_valid_out@72
    k0_ZTS6MMstv2_i_llvm_fpga_sync_buffer_p10000fer23_k0_zts6mmstv20 thei_llvm_fpga_sync_buffer_p1024f32_arg9_sync_buffer23_k0_zts6mmstv261 (
        .in_buffer_in(in_arg9),
        .in_i_dependence(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg18_q),
        .out_buffer_out(i_llvm_fpga_sync_buffer_p1024f32_arg9_sync_buffer23_k0_zts6mmstv261_out_buffer_out),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_sync_buffer_p1024f32_arg9_sync_buffer23_k0_zts6mmstv261_vt_select_63(BITSELECT,116)@72
    assign i_llvm_fpga_sync_buffer_p1024f32_arg9_sync_buffer23_k0_zts6mmstv261_vt_select_63_b = i_llvm_fpga_sync_buffer_p1024f32_arg9_sync_buffer23_k0_zts6mmstv261_out_buffer_out[63:10];

    // i_llvm_fpga_sync_buffer_p1024f32_arg9_sync_buffer23_k0_zts6mmstv261_vt_join(BITJOIN,115)@72
    assign i_llvm_fpga_sync_buffer_p1024f32_arg9_sync_buffer23_k0_zts6mmstv261_vt_join_q = {i_llvm_fpga_sync_buffer_p1024f32_arg9_sync_buffer23_k0_zts6mmstv261_vt_select_63_b, i_llvm_fpga_sync_buffer_p1024f32_arg13_sync_buffer27_k0_zts6mmstv255_vt_const_9_q};

    // dupName_2_i_unnamed_k0_zts6mmstv20_add_x(ADD,280)@72
    assign dupName_2_i_unnamed_k0_zts6mmstv20_add_x_a = {1'b0, i_llvm_fpga_sync_buffer_p1024f32_arg9_sync_buffer23_k0_zts6mmstv261_vt_join_q};
    assign dupName_2_i_unnamed_k0_zts6mmstv20_add_x_b = {1'b0, dupName_2_i_unnamed_k0_zts6mmstv20_shift_join_x_q};
    assign dupName_2_i_unnamed_k0_zts6mmstv20_add_x_o = $unsigned(dupName_2_i_unnamed_k0_zts6mmstv20_add_x_a) + $unsigned(dupName_2_i_unnamed_k0_zts6mmstv20_add_x_b);
    assign dupName_2_i_unnamed_k0_zts6mmstv20_add_x_q = dupName_2_i_unnamed_k0_zts6mmstv20_add_x_o[64:0];

    // dupName_2_i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x(BITSELECT,285)@72
    assign dupName_2_i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x_b = dupName_2_i_unnamed_k0_zts6mmstv20_add_x_q[63:0];

    // i_unnamed_k0_zts6mmstv262_vt_select_63(BITSELECT,167)@72
    assign i_unnamed_k0_zts6mmstv262_vt_select_63_b = dupName_2_i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x_b[63:2];

    // i_unnamed_k0_zts6mmstv262_vt_join(BITJOIN,166)@72
    assign i_unnamed_k0_zts6mmstv262_vt_join_q = {i_unnamed_k0_zts6mmstv262_vt_select_63_b, i_unnamed_k0_zts6mmstv235_vt_const_1_q};

    // i_unnamed_k0_zts6mmstv251(ADD,154)@66
    assign i_unnamed_k0_zts6mmstv251_a = {1'b0, i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x_out_dest_data_out_10_0_0_tpl};
    assign i_unnamed_k0_zts6mmstv251_b = {1'b0, resFinalIntDiv_uid2213_i_unnamed_k0_zts6mmstv244_q};
    assign i_unnamed_k0_zts6mmstv251_o = $unsigned(i_unnamed_k0_zts6mmstv251_a) + $unsigned(i_unnamed_k0_zts6mmstv251_b);
    assign i_unnamed_k0_zts6mmstv251_q = i_unnamed_k0_zts6mmstv251_o[64:0];

    // bgTrunc_i_unnamed_k0_zts6mmstv251_sel_x(BITSELECT,220)@66
    assign bgTrunc_i_unnamed_k0_zts6mmstv251_sel_x_b = i_unnamed_k0_zts6mmstv251_q[63:0];

    // i_unnamed_k0_zts6mmstv252_bs2_merged_bit_select(BITSELECT,4010)@66
    assign i_unnamed_k0_zts6mmstv252_bs2_merged_bit_select_b = bgTrunc_i_unnamed_k0_zts6mmstv251_sel_x_b[63:54];
    assign i_unnamed_k0_zts6mmstv252_bs2_merged_bit_select_c = bgTrunc_i_unnamed_k0_zts6mmstv251_sel_x_b[53:36];
    assign i_unnamed_k0_zts6mmstv252_bs2_merged_bit_select_d = bgTrunc_i_unnamed_k0_zts6mmstv251_sel_x_b[35:18];
    assign i_unnamed_k0_zts6mmstv252_bs2_merged_bit_select_e = bgTrunc_i_unnamed_k0_zts6mmstv251_sel_x_b[17:0];

    // i_unnamed_k0_zts6mmstv252_ma16_cma(CHAINMULTADD,3971)@66 + 3
    assign i_unnamed_k0_zts6mmstv252_ma16_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv252_ma16_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv252_ma16_cma_ena1 = i_unnamed_k0_zts6mmstv252_ma16_cma_ena0;
    assign i_unnamed_k0_zts6mmstv252_ma16_cma_ena2 = i_unnamed_k0_zts6mmstv252_ma16_cma_ena0;

    assign i_unnamed_k0_zts6mmstv252_ma16_cma_a0 = {8'b00000000, i_unnamed_k0_zts6mmstv231_bs1_merged_bit_select_b[9:0]};
    assign i_unnamed_k0_zts6mmstv252_ma16_cma_c0 = i_unnamed_k0_zts6mmstv252_bs2_merged_bit_select_e;
    assign i_unnamed_k0_zts6mmstv252_ma16_cma_a1 = {8'b00000000, i_unnamed_k0_zts6mmstv252_bs2_merged_bit_select_b[9:0]};
    assign i_unnamed_k0_zts6mmstv252_ma16_cma_c1 = i_unnamed_k0_zts6mmstv231_bs1_merged_bit_select_e;
    assign i_unnamed_k0_zts6mmstv252_ma16_cma_a2 = i_unnamed_k0_zts6mmstv252_bs2_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv252_ma16_cma_c2 = i_unnamed_k0_zts6mmstv231_bs1_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv252_ma16_cma_a3 = i_unnamed_k0_zts6mmstv252_bs2_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv252_ma16_cma_c3 = i_unnamed_k0_zts6mmstv231_bs1_merged_bit_select_d;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("none")
    ) i_unnamed_k0_zts6mmstv252_ma16_cma_DSP1 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv252_ma16_cma_ena2, i_unnamed_k0_zts6mmstv252_ma16_cma_ena1, i_unnamed_k0_zts6mmstv252_ma16_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv252_ma16_cma_reset, i_unnamed_k0_zts6mmstv252_ma16_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv252_ma16_cma_a3),
        .by(i_unnamed_k0_zts6mmstv252_ma16_cma_a2),
        .ax(i_unnamed_k0_zts6mmstv252_ma16_cma_c3),
        .bx(i_unnamed_k0_zts6mmstv252_ma16_cma_c2),
        .chainout(i_unnamed_k0_zts6mmstv252_ma16_cma_s2),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .resulta(),
        .resultb(),
        .dftout()
    );
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("true"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(38)
    ) i_unnamed_k0_zts6mmstv252_ma16_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv252_ma16_cma_ena2, i_unnamed_k0_zts6mmstv252_ma16_cma_ena1, i_unnamed_k0_zts6mmstv252_ma16_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv252_ma16_cma_reset, i_unnamed_k0_zts6mmstv252_ma16_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv252_ma16_cma_a1),
        .by(i_unnamed_k0_zts6mmstv252_ma16_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv252_ma16_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv252_ma16_cma_c0),
        .chainin(i_unnamed_k0_zts6mmstv252_ma16_cma_s2),
        .resulta(i_unnamed_k0_zts6mmstv252_ma16_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(38), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv252_ma16_cma_delay ( .xin(i_unnamed_k0_zts6mmstv252_ma16_cma_s0), .xout(i_unnamed_k0_zts6mmstv252_ma16_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv252_ma16_cma_q = $unsigned(i_unnamed_k0_zts6mmstv252_ma16_cma_qq[37:0]);

    // i_unnamed_k0_zts6mmstv252_sums_align_8(BITSHIFT,3616)@69
    assign i_unnamed_k0_zts6mmstv252_sums_align_8_qint = { i_unnamed_k0_zts6mmstv252_ma16_cma_q, 54'b000000000000000000000000000000000000000000000000000000 };
    assign i_unnamed_k0_zts6mmstv252_sums_align_8_q = i_unnamed_k0_zts6mmstv252_sums_align_8_qint[91:0];

    // i_unnamed_k0_zts6mmstv252_im0_cma(CHAINMULTADD,3915)@66 + 3
    assign i_unnamed_k0_zts6mmstv252_im0_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv252_im0_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv252_im0_cma_ena1 = i_unnamed_k0_zts6mmstv252_im0_cma_ena0;
    assign i_unnamed_k0_zts6mmstv252_im0_cma_ena2 = i_unnamed_k0_zts6mmstv252_im0_cma_ena0;

    assign i_unnamed_k0_zts6mmstv252_im0_cma_a0 = i_unnamed_k0_zts6mmstv231_bs1_merged_bit_select_b;
    assign i_unnamed_k0_zts6mmstv252_im0_cma_c0 = i_unnamed_k0_zts6mmstv252_bs2_merged_bit_select_b;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(10),
        .ax_clock("0"),
        .ax_width(10),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(20)
    ) i_unnamed_k0_zts6mmstv252_im0_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv252_im0_cma_ena2, i_unnamed_k0_zts6mmstv252_im0_cma_ena1, i_unnamed_k0_zts6mmstv252_im0_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv252_im0_cma_reset, i_unnamed_k0_zts6mmstv252_im0_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv252_im0_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv252_im0_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv252_im0_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(20), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv252_im0_cma_delay ( .xin(i_unnamed_k0_zts6mmstv252_im0_cma_s0), .xout(i_unnamed_k0_zts6mmstv252_im0_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv252_im0_cma_q = $unsigned(i_unnamed_k0_zts6mmstv252_im0_cma_qq[19:0]);

    // i_unnamed_k0_zts6mmstv252_sums_align_6(BITSHIFT,3614)@69
    assign i_unnamed_k0_zts6mmstv252_sums_align_6_qint = { i_unnamed_k0_zts6mmstv252_im0_cma_q, 8'b00000000 };
    assign i_unnamed_k0_zts6mmstv252_sums_align_6_q = i_unnamed_k0_zts6mmstv252_sums_align_6_qint[27:0];

    // i_unnamed_k0_zts6mmstv252_im13_cma(CHAINMULTADD,3916)@66 + 3
    assign i_unnamed_k0_zts6mmstv252_im13_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv252_im13_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv252_im13_cma_ena1 = i_unnamed_k0_zts6mmstv252_im13_cma_ena0;
    assign i_unnamed_k0_zts6mmstv252_im13_cma_ena2 = i_unnamed_k0_zts6mmstv252_im13_cma_ena0;

    assign i_unnamed_k0_zts6mmstv252_im13_cma_a0 = i_unnamed_k0_zts6mmstv252_bs2_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv252_im13_cma_c0 = i_unnamed_k0_zts6mmstv231_bs1_merged_bit_select_b;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(10),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(28)
    ) i_unnamed_k0_zts6mmstv252_im13_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv252_im13_cma_ena2, i_unnamed_k0_zts6mmstv252_im13_cma_ena1, i_unnamed_k0_zts6mmstv252_im13_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv252_im13_cma_reset, i_unnamed_k0_zts6mmstv252_im13_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv252_im13_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv252_im13_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv252_im13_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(28), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv252_im13_cma_delay ( .xin(i_unnamed_k0_zts6mmstv252_im13_cma_s0), .xout(i_unnamed_k0_zts6mmstv252_im13_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv252_im13_cma_q = $unsigned(i_unnamed_k0_zts6mmstv252_im13_cma_qq[27:0]);

    // i_unnamed_k0_zts6mmstv252_im30_cma(CHAINMULTADD,3917)@66 + 3
    assign i_unnamed_k0_zts6mmstv252_im30_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv252_im30_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv252_im30_cma_ena1 = i_unnamed_k0_zts6mmstv252_im30_cma_ena0;
    assign i_unnamed_k0_zts6mmstv252_im30_cma_ena2 = i_unnamed_k0_zts6mmstv252_im30_cma_ena0;

    assign i_unnamed_k0_zts6mmstv252_im30_cma_a0 = i_unnamed_k0_zts6mmstv231_bs1_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv252_im30_cma_c0 = i_unnamed_k0_zts6mmstv252_bs2_merged_bit_select_e;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(18),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(36)
    ) i_unnamed_k0_zts6mmstv252_im30_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv252_im30_cma_ena2, i_unnamed_k0_zts6mmstv252_im30_cma_ena1, i_unnamed_k0_zts6mmstv252_im30_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv252_im30_cma_reset, i_unnamed_k0_zts6mmstv252_im30_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv252_im30_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv252_im30_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv252_im30_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(36), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv252_im30_cma_delay ( .xin(i_unnamed_k0_zts6mmstv252_im30_cma_s0), .xout(i_unnamed_k0_zts6mmstv252_im30_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv252_im30_cma_q = $unsigned(i_unnamed_k0_zts6mmstv252_im30_cma_qq[35:0]);

    // i_unnamed_k0_zts6mmstv252_sums_align_5(BITSHIFT,3613)@69
    assign i_unnamed_k0_zts6mmstv252_sums_align_5_qint = { i_unnamed_k0_zts6mmstv252_im30_cma_q, 36'b000000000000000000000000000000000000 };
    assign i_unnamed_k0_zts6mmstv252_sums_align_5_q = i_unnamed_k0_zts6mmstv252_sums_align_5_qint[71:0];

    // i_unnamed_k0_zts6mmstv252_sums_join_7(BITJOIN,3615)@69
    assign i_unnamed_k0_zts6mmstv252_sums_join_7_q = {i_unnamed_k0_zts6mmstv252_sums_align_6_q, i_unnamed_k0_zts6mmstv252_im13_cma_q, i_unnamed_k0_zts6mmstv252_sums_align_5_q};

    // i_unnamed_k0_zts6mmstv252_sums_result_add_0_1(ADD,3619)@69 + 1
    assign i_unnamed_k0_zts6mmstv252_sums_result_add_0_1_a = {1'b0, i_unnamed_k0_zts6mmstv252_sums_join_7_q};
    assign i_unnamed_k0_zts6mmstv252_sums_result_add_0_1_b = {37'b0000000000000000000000000000000000000, i_unnamed_k0_zts6mmstv252_sums_align_8_q};
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_unnamed_k0_zts6mmstv252_sums_result_add_0_1_o <= 129'b0;
        end
        else
        begin
            i_unnamed_k0_zts6mmstv252_sums_result_add_0_1_o <= $unsigned(i_unnamed_k0_zts6mmstv252_sums_result_add_0_1_a) + $unsigned(i_unnamed_k0_zts6mmstv252_sums_result_add_0_1_b);
        end
    end
    assign i_unnamed_k0_zts6mmstv252_sums_result_add_0_1_q = i_unnamed_k0_zts6mmstv252_sums_result_add_0_1_o[128:0];

    // i_unnamed_k0_zts6mmstv252_ma8_cma(CHAINMULTADD,3970)@66 + 3
    assign i_unnamed_k0_zts6mmstv252_ma8_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv252_ma8_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv252_ma8_cma_ena1 = i_unnamed_k0_zts6mmstv252_ma8_cma_ena0;
    assign i_unnamed_k0_zts6mmstv252_ma8_cma_ena2 = i_unnamed_k0_zts6mmstv252_ma8_cma_ena0;

    assign i_unnamed_k0_zts6mmstv252_ma8_cma_a0 = {8'b00000000, i_unnamed_k0_zts6mmstv252_bs2_merged_bit_select_b[9:0]};
    assign i_unnamed_k0_zts6mmstv252_ma8_cma_c0 = i_unnamed_k0_zts6mmstv231_bs1_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv252_ma8_cma_a1 = i_unnamed_k0_zts6mmstv252_bs2_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv252_ma8_cma_c1 = i_unnamed_k0_zts6mmstv231_bs1_merged_bit_select_c;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(37)
    ) i_unnamed_k0_zts6mmstv252_ma8_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv252_ma8_cma_ena2, i_unnamed_k0_zts6mmstv252_ma8_cma_ena1, i_unnamed_k0_zts6mmstv252_ma8_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv252_ma8_cma_reset, i_unnamed_k0_zts6mmstv252_ma8_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv252_ma8_cma_a1),
        .by(i_unnamed_k0_zts6mmstv252_ma8_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv252_ma8_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv252_ma8_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv252_ma8_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(37), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv252_ma8_cma_delay ( .xin(i_unnamed_k0_zts6mmstv252_ma8_cma_s0), .xout(i_unnamed_k0_zts6mmstv252_ma8_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv252_ma8_cma_q = $unsigned(i_unnamed_k0_zts6mmstv252_ma8_cma_qq[36:0]);

    // i_unnamed_k0_zts6mmstv252_sums_align_3(BITSHIFT,3611)@69
    assign i_unnamed_k0_zts6mmstv252_sums_align_3_qint = { i_unnamed_k0_zts6mmstv252_ma8_cma_q, 17'b00000000000000000 };
    assign i_unnamed_k0_zts6mmstv252_sums_align_3_q = i_unnamed_k0_zts6mmstv252_sums_align_3_qint[53:0];

    // i_unnamed_k0_zts6mmstv252_ma33_cma(CHAINMULTADD,3973)@66 + 3
    assign i_unnamed_k0_zts6mmstv252_ma33_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv252_ma33_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv252_ma33_cma_ena1 = i_unnamed_k0_zts6mmstv252_ma33_cma_ena0;
    assign i_unnamed_k0_zts6mmstv252_ma33_cma_ena2 = i_unnamed_k0_zts6mmstv252_ma33_cma_ena0;

    assign i_unnamed_k0_zts6mmstv252_ma33_cma_a0 = i_unnamed_k0_zts6mmstv252_bs2_merged_bit_select_e;
    assign i_unnamed_k0_zts6mmstv252_ma33_cma_c0 = i_unnamed_k0_zts6mmstv231_bs1_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv252_ma33_cma_a1 = i_unnamed_k0_zts6mmstv252_bs2_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv252_ma33_cma_c1 = i_unnamed_k0_zts6mmstv231_bs1_merged_bit_select_e;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(37)
    ) i_unnamed_k0_zts6mmstv252_ma33_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv252_ma33_cma_ena2, i_unnamed_k0_zts6mmstv252_ma33_cma_ena1, i_unnamed_k0_zts6mmstv252_ma33_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv252_ma33_cma_reset, i_unnamed_k0_zts6mmstv252_ma33_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv252_ma33_cma_a1),
        .by(i_unnamed_k0_zts6mmstv252_ma33_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv252_ma33_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv252_ma33_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv252_ma33_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(37), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv252_ma33_cma_delay ( .xin(i_unnamed_k0_zts6mmstv252_ma33_cma_s0), .xout(i_unnamed_k0_zts6mmstv252_ma33_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv252_ma33_cma_q = $unsigned(i_unnamed_k0_zts6mmstv252_ma33_cma_qq[36:0]);

    // i_unnamed_k0_zts6mmstv252_sums_align_2(BITSHIFT,3610)@69
    assign i_unnamed_k0_zts6mmstv252_sums_align_2_qint = { i_unnamed_k0_zts6mmstv252_ma33_cma_q, 18'b000000000000000000 };
    assign i_unnamed_k0_zts6mmstv252_sums_align_2_q = i_unnamed_k0_zts6mmstv252_sums_align_2_qint[54:0];

    // i_unnamed_k0_zts6mmstv252_sums_join_4(BITJOIN,3612)@69
    assign i_unnamed_k0_zts6mmstv252_sums_join_4_q = {i_unnamed_k0_zts6mmstv252_sums_align_3_q, i_unnamed_k0_zts6mmstv252_sums_align_2_q};

    // i_unnamed_k0_zts6mmstv252_ma3_cma(CHAINMULTADD,3969)@66 + 3
    assign i_unnamed_k0_zts6mmstv252_ma3_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv252_ma3_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv252_ma3_cma_ena1 = i_unnamed_k0_zts6mmstv252_ma3_cma_ena0;
    assign i_unnamed_k0_zts6mmstv252_ma3_cma_ena2 = i_unnamed_k0_zts6mmstv252_ma3_cma_ena0;

    assign i_unnamed_k0_zts6mmstv252_ma3_cma_a0 = i_unnamed_k0_zts6mmstv231_bs1_merged_bit_select_b;
    assign i_unnamed_k0_zts6mmstv252_ma3_cma_c0 = i_unnamed_k0_zts6mmstv252_bs2_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv252_ma3_cma_a1 = i_unnamed_k0_zts6mmstv252_bs2_merged_bit_select_b;
    assign i_unnamed_k0_zts6mmstv252_ma3_cma_c1 = i_unnamed_k0_zts6mmstv231_bs1_merged_bit_select_c;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(10),
        .by_clock("0"),
        .by_width(10),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(29)
    ) i_unnamed_k0_zts6mmstv252_ma3_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv252_ma3_cma_ena2, i_unnamed_k0_zts6mmstv252_ma3_cma_ena1, i_unnamed_k0_zts6mmstv252_ma3_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv252_ma3_cma_reset, i_unnamed_k0_zts6mmstv252_ma3_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv252_ma3_cma_a1),
        .by(i_unnamed_k0_zts6mmstv252_ma3_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv252_ma3_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv252_ma3_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv252_ma3_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(29), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv252_ma3_cma_delay ( .xin(i_unnamed_k0_zts6mmstv252_ma3_cma_s0), .xout(i_unnamed_k0_zts6mmstv252_ma3_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv252_ma3_cma_q = $unsigned(i_unnamed_k0_zts6mmstv252_ma3_cma_qq[28:0]);

    // i_unnamed_k0_zts6mmstv252_sums_align_0(BITSHIFT,3608)@69
    assign i_unnamed_k0_zts6mmstv252_sums_align_0_qint = { i_unnamed_k0_zts6mmstv252_ma3_cma_q, 17'b00000000000000000 };
    assign i_unnamed_k0_zts6mmstv252_sums_align_0_q = i_unnamed_k0_zts6mmstv252_sums_align_0_qint[45:0];

    // i_unnamed_k0_zts6mmstv252_ma25_cma(CHAINMULTADD,3972)@66 + 3
    assign i_unnamed_k0_zts6mmstv252_ma25_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv252_ma25_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv252_ma25_cma_ena1 = i_unnamed_k0_zts6mmstv252_ma25_cma_ena0;
    assign i_unnamed_k0_zts6mmstv252_ma25_cma_ena2 = i_unnamed_k0_zts6mmstv252_ma25_cma_ena0;

    assign i_unnamed_k0_zts6mmstv252_ma25_cma_a0 = i_unnamed_k0_zts6mmstv252_bs2_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv252_ma25_cma_c0 = i_unnamed_k0_zts6mmstv231_bs1_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv252_ma25_cma_a1 = i_unnamed_k0_zts6mmstv252_bs2_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv252_ma25_cma_c1 = i_unnamed_k0_zts6mmstv231_bs1_merged_bit_select_e;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(37)
    ) i_unnamed_k0_zts6mmstv252_ma25_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv252_ma25_cma_ena2, i_unnamed_k0_zts6mmstv252_ma25_cma_ena1, i_unnamed_k0_zts6mmstv252_ma25_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv252_ma25_cma_reset, i_unnamed_k0_zts6mmstv252_ma25_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv252_ma25_cma_a1),
        .by(i_unnamed_k0_zts6mmstv252_ma25_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv252_ma25_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv252_ma25_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv252_ma25_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(37), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv252_ma25_cma_delay ( .xin(i_unnamed_k0_zts6mmstv252_ma25_cma_s0), .xout(i_unnamed_k0_zts6mmstv252_ma25_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv252_ma25_cma_q = $unsigned(i_unnamed_k0_zts6mmstv252_ma25_cma_qq[36:0]);

    // i_unnamed_k0_zts6mmstv252_im38_cma(CHAINMULTADD,3918)@66 + 3
    assign i_unnamed_k0_zts6mmstv252_im38_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv252_im38_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv252_im38_cma_ena1 = i_unnamed_k0_zts6mmstv252_im38_cma_ena0;
    assign i_unnamed_k0_zts6mmstv252_im38_cma_ena2 = i_unnamed_k0_zts6mmstv252_im38_cma_ena0;

    assign i_unnamed_k0_zts6mmstv252_im38_cma_a0 = i_unnamed_k0_zts6mmstv231_bs1_merged_bit_select_e;
    assign i_unnamed_k0_zts6mmstv252_im38_cma_c0 = i_unnamed_k0_zts6mmstv252_bs2_merged_bit_select_e;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(18),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(36)
    ) i_unnamed_k0_zts6mmstv252_im38_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv252_im38_cma_ena2, i_unnamed_k0_zts6mmstv252_im38_cma_ena1, i_unnamed_k0_zts6mmstv252_im38_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv252_im38_cma_reset, i_unnamed_k0_zts6mmstv252_im38_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv252_im38_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv252_im38_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv252_im38_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(36), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv252_im38_cma_delay ( .xin(i_unnamed_k0_zts6mmstv252_im38_cma_s0), .xout(i_unnamed_k0_zts6mmstv252_im38_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv252_im38_cma_q = $unsigned(i_unnamed_k0_zts6mmstv252_im38_cma_qq[35:0]);

    // i_unnamed_k0_zts6mmstv252_sums_join_1(BITJOIN,3609)@69
    assign i_unnamed_k0_zts6mmstv252_sums_join_1_q = {i_unnamed_k0_zts6mmstv252_sums_align_0_q, i_unnamed_k0_zts6mmstv252_ma25_cma_q, i_unnamed_k0_zts6mmstv252_im38_cma_q};

    // i_unnamed_k0_zts6mmstv252_sums_result_add_0_0(ADD,3618)@69 + 1
    assign i_unnamed_k0_zts6mmstv252_sums_result_add_0_0_a = {1'b0, i_unnamed_k0_zts6mmstv252_sums_join_1_q};
    assign i_unnamed_k0_zts6mmstv252_sums_result_add_0_0_b = {11'b00000000000, i_unnamed_k0_zts6mmstv252_sums_join_4_q};
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_unnamed_k0_zts6mmstv252_sums_result_add_0_0_o <= 120'b0;
        end
        else
        begin
            i_unnamed_k0_zts6mmstv252_sums_result_add_0_0_o <= $unsigned(i_unnamed_k0_zts6mmstv252_sums_result_add_0_0_a) + $unsigned(i_unnamed_k0_zts6mmstv252_sums_result_add_0_0_b);
        end
    end
    assign i_unnamed_k0_zts6mmstv252_sums_result_add_0_0_q = i_unnamed_k0_zts6mmstv252_sums_result_add_0_0_o[119:0];

    // i_unnamed_k0_zts6mmstv252_sums_result_add_1_0(ADD,3620)@70
    assign i_unnamed_k0_zts6mmstv252_sums_result_add_1_0_a = {10'b0000000000, i_unnamed_k0_zts6mmstv252_sums_result_add_0_0_q};
    assign i_unnamed_k0_zts6mmstv252_sums_result_add_1_0_b = {1'b0, i_unnamed_k0_zts6mmstv252_sums_result_add_0_1_q};
    assign i_unnamed_k0_zts6mmstv252_sums_result_add_1_0_o = $unsigned(i_unnamed_k0_zts6mmstv252_sums_result_add_1_0_a) + $unsigned(i_unnamed_k0_zts6mmstv252_sums_result_add_1_0_b);
    assign i_unnamed_k0_zts6mmstv252_sums_result_add_1_0_q = i_unnamed_k0_zts6mmstv252_sums_result_add_1_0_o[129:0];

    // bgTrunc_i_unnamed_k0_zts6mmstv252_sel_x(BITSELECT,221)@70
    assign bgTrunc_i_unnamed_k0_zts6mmstv252_sel_x_in = i_unnamed_k0_zts6mmstv252_sums_result_add_1_0_q[127:0];
    assign bgTrunc_i_unnamed_k0_zts6mmstv252_sel_x_b = bgTrunc_i_unnamed_k0_zts6mmstv252_sel_x_in[63:0];

    // redist411_bgTrunc_i_unnamed_k0_zts6mmstv252_sel_x_b_1(DELAY,4432)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist411_bgTrunc_i_unnamed_k0_zts6mmstv252_sel_x_b_1_q <= '0;
        end
        else
        begin
            redist411_bgTrunc_i_unnamed_k0_zts6mmstv252_sel_x_b_1_q <= $unsigned(bgTrunc_i_unnamed_k0_zts6mmstv252_sel_x_b);
        end
    end

    // i_unnamed_k0_zts6mmstv253(ADD,156)@71
    assign i_unnamed_k0_zts6mmstv253_a = {1'b0, redist411_bgTrunc_i_unnamed_k0_zts6mmstv252_sel_x_b_1_q};
    assign i_unnamed_k0_zts6mmstv253_b = {1'b0, i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer42_k0_zts6mmstv23_aunroll_x_out_dest_data_out_11_0_1_tpl};
    assign i_unnamed_k0_zts6mmstv253_o = $unsigned(i_unnamed_k0_zts6mmstv253_a) + $unsigned(i_unnamed_k0_zts6mmstv253_b);
    assign i_unnamed_k0_zts6mmstv253_q = i_unnamed_k0_zts6mmstv253_o[64:0];

    // bgTrunc_i_unnamed_k0_zts6mmstv253_sel_x(BITSELECT,222)@71
    assign bgTrunc_i_unnamed_k0_zts6mmstv253_sel_x_b = i_unnamed_k0_zts6mmstv253_q[63:0];

    // i_unnamed_k0_zts6mmstv254(ADD,157)@71
    assign i_unnamed_k0_zts6mmstv254_a = {1'b0, bgTrunc_i_unnamed_k0_zts6mmstv253_sel_x_b};
    assign i_unnamed_k0_zts6mmstv254_b = {1'b0, bgTrunc_i_decomposed971_k0_zts6mmstv247_sel_x_b};
    assign i_unnamed_k0_zts6mmstv254_o = $unsigned(i_unnamed_k0_zts6mmstv254_a) + $unsigned(i_unnamed_k0_zts6mmstv254_b);
    assign i_unnamed_k0_zts6mmstv254_q = i_unnamed_k0_zts6mmstv254_o[64:0];

    // bgTrunc_i_unnamed_k0_zts6mmstv254_sel_x(BITSELECT,223)@71
    assign bgTrunc_i_unnamed_k0_zts6mmstv254_sel_x_b = i_unnamed_k0_zts6mmstv254_q[63:0];

    // dupName_1_i_unnamed_k0_zts6mmstv20_narrow_x(BITSELECT,276)@71
    assign dupName_1_i_unnamed_k0_zts6mmstv20_narrow_x_b = bgTrunc_i_unnamed_k0_zts6mmstv254_sel_x_b[61:0];

    // redist388_dupName_1_i_unnamed_k0_zts6mmstv20_narrow_x_b_1(DELAY,4409)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist388_dupName_1_i_unnamed_k0_zts6mmstv20_narrow_x_b_1_q <= '0;
        end
        else
        begin
            redist388_dupName_1_i_unnamed_k0_zts6mmstv20_narrow_x_b_1_q <= $unsigned(dupName_1_i_unnamed_k0_zts6mmstv20_narrow_x_b);
        end
    end

    // dupName_1_i_unnamed_k0_zts6mmstv20_shift_join_x(BITJOIN,277)@72
    assign dupName_1_i_unnamed_k0_zts6mmstv20_shift_join_x_q = {redist388_dupName_1_i_unnamed_k0_zts6mmstv20_narrow_x_b_1_q, i_unnamed_k0_zts6mmstv235_vt_const_1_q};

    // valid_fanout_reg17(REG,3189)@71 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg17_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg17_q <= $unsigned(redist396_sync_together154_aunroll_x_in_i_valid_70_q);
        end
    end

    // i_llvm_fpga_sync_buffer_p1024f32_arg13_sync_buffer27_k0_zts6mmstv255(BLACKBOX,101)@0
    // in in_i_dependence@72
    // in in_valid_in@72
    // out out_buffer_out@72
    // out out_valid_out@72
    k0_ZTS6MMstv2_i_llvm_fpga_sync_buffer_p10000fer27_k0_zts6mmstv20 thei_llvm_fpga_sync_buffer_p1024f32_arg13_sync_buffer27_k0_zts6mmstv255 (
        .in_buffer_in(in_arg13),
        .in_i_dependence(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg17_q),
        .out_buffer_out(i_llvm_fpga_sync_buffer_p1024f32_arg13_sync_buffer27_k0_zts6mmstv255_out_buffer_out),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_sync_buffer_p1024f32_arg13_sync_buffer27_k0_zts6mmstv255_vt_select_63(BITSELECT,104)@72
    assign i_llvm_fpga_sync_buffer_p1024f32_arg13_sync_buffer27_k0_zts6mmstv255_vt_select_63_b = i_llvm_fpga_sync_buffer_p1024f32_arg13_sync_buffer27_k0_zts6mmstv255_out_buffer_out[63:10];

    // i_llvm_fpga_sync_buffer_p1024f32_arg13_sync_buffer27_k0_zts6mmstv255_vt_join(BITJOIN,103)@72
    assign i_llvm_fpga_sync_buffer_p1024f32_arg13_sync_buffer27_k0_zts6mmstv255_vt_join_q = {i_llvm_fpga_sync_buffer_p1024f32_arg13_sync_buffer27_k0_zts6mmstv255_vt_select_63_b, i_llvm_fpga_sync_buffer_p1024f32_arg13_sync_buffer27_k0_zts6mmstv255_vt_const_9_q};

    // dupName_1_i_unnamed_k0_zts6mmstv20_add_x(ADD,274)@72
    assign dupName_1_i_unnamed_k0_zts6mmstv20_add_x_a = {1'b0, i_llvm_fpga_sync_buffer_p1024f32_arg13_sync_buffer27_k0_zts6mmstv255_vt_join_q};
    assign dupName_1_i_unnamed_k0_zts6mmstv20_add_x_b = {1'b0, dupName_1_i_unnamed_k0_zts6mmstv20_shift_join_x_q};
    assign dupName_1_i_unnamed_k0_zts6mmstv20_add_x_o = $unsigned(dupName_1_i_unnamed_k0_zts6mmstv20_add_x_a) + $unsigned(dupName_1_i_unnamed_k0_zts6mmstv20_add_x_b);
    assign dupName_1_i_unnamed_k0_zts6mmstv20_add_x_q = dupName_1_i_unnamed_k0_zts6mmstv20_add_x_o[64:0];

    // dupName_1_i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x(BITSELECT,279)@72
    assign dupName_1_i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x_b = dupName_1_i_unnamed_k0_zts6mmstv20_add_x_q[63:0];

    // i_unnamed_k0_zts6mmstv256_vt_select_63(BITSELECT,160)@72
    assign i_unnamed_k0_zts6mmstv256_vt_select_63_b = dupName_1_i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x_b[63:2];

    // i_unnamed_k0_zts6mmstv256_vt_join(BITJOIN,159)@72
    assign i_unnamed_k0_zts6mmstv256_vt_join_q = {i_unnamed_k0_zts6mmstv256_vt_select_63_b, i_unnamed_k0_zts6mmstv235_vt_const_1_q};

    // redist254_resFinalIntDiv_uid2213_i_unnamed_k0_zts6mmstv244_q_1(DELAY,4275)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist254_resFinalIntDiv_uid2213_i_unnamed_k0_zts6mmstv244_q_1_q <= '0;
        end
        else
        begin
            redist254_resFinalIntDiv_uid2213_i_unnamed_k0_zts6mmstv244_q_1_q <= $unsigned(resFinalIntDiv_uid2213_i_unnamed_k0_zts6mmstv244_q);
        end
    end

    // i_unnamed_k0_zts6mmstv248(ADD,151)@67
    assign i_unnamed_k0_zts6mmstv248_a = {1'b0, i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer1432_k0_zts6mmstv217_aunroll_x_out_dest_data_out_1_0_0_tpl};
    assign i_unnamed_k0_zts6mmstv248_b = {1'b0, redist254_resFinalIntDiv_uid2213_i_unnamed_k0_zts6mmstv244_q_1_q};
    assign i_unnamed_k0_zts6mmstv248_o = $unsigned(i_unnamed_k0_zts6mmstv248_a) + $unsigned(i_unnamed_k0_zts6mmstv248_b);
    assign i_unnamed_k0_zts6mmstv248_q = i_unnamed_k0_zts6mmstv248_o[64:0];

    // bgTrunc_i_unnamed_k0_zts6mmstv248_sel_x(BITSELECT,217)@67
    assign bgTrunc_i_unnamed_k0_zts6mmstv248_sel_x_b = i_unnamed_k0_zts6mmstv248_q[63:0];

    // i_unnamed_k0_zts6mmstv249_bs2_merged_bit_select(BITSELECT,4009)@67
    assign i_unnamed_k0_zts6mmstv249_bs2_merged_bit_select_b = bgTrunc_i_unnamed_k0_zts6mmstv248_sel_x_b[63:54];
    assign i_unnamed_k0_zts6mmstv249_bs2_merged_bit_select_c = bgTrunc_i_unnamed_k0_zts6mmstv248_sel_x_b[53:36];
    assign i_unnamed_k0_zts6mmstv249_bs2_merged_bit_select_d = bgTrunc_i_unnamed_k0_zts6mmstv248_sel_x_b[35:18];
    assign i_unnamed_k0_zts6mmstv249_bs2_merged_bit_select_e = bgTrunc_i_unnamed_k0_zts6mmstv248_sel_x_b[17:0];

    // i_unnamed_k0_zts6mmstv249_ma16_cma(CHAINMULTADD,3966)@67 + 3
    assign i_unnamed_k0_zts6mmstv249_ma16_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv249_ma16_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv249_ma16_cma_ena1 = i_unnamed_k0_zts6mmstv249_ma16_cma_ena0;
    assign i_unnamed_k0_zts6mmstv249_ma16_cma_ena2 = i_unnamed_k0_zts6mmstv249_ma16_cma_ena0;

    assign i_unnamed_k0_zts6mmstv249_ma16_cma_a0 = {8'b00000000, i_unnamed_k0_zts6mmstv228_bs1_merged_bit_select_b[9:0]};
    assign i_unnamed_k0_zts6mmstv249_ma16_cma_c0 = i_unnamed_k0_zts6mmstv249_bs2_merged_bit_select_e;
    assign i_unnamed_k0_zts6mmstv249_ma16_cma_a1 = {8'b00000000, i_unnamed_k0_zts6mmstv249_bs2_merged_bit_select_b[9:0]};
    assign i_unnamed_k0_zts6mmstv249_ma16_cma_c1 = i_unnamed_k0_zts6mmstv228_bs1_merged_bit_select_e;
    assign i_unnamed_k0_zts6mmstv249_ma16_cma_a2 = i_unnamed_k0_zts6mmstv249_bs2_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv249_ma16_cma_c2 = i_unnamed_k0_zts6mmstv228_bs1_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv249_ma16_cma_a3 = i_unnamed_k0_zts6mmstv249_bs2_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv249_ma16_cma_c3 = i_unnamed_k0_zts6mmstv228_bs1_merged_bit_select_d;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("none")
    ) i_unnamed_k0_zts6mmstv249_ma16_cma_DSP1 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv249_ma16_cma_ena2, i_unnamed_k0_zts6mmstv249_ma16_cma_ena1, i_unnamed_k0_zts6mmstv249_ma16_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv249_ma16_cma_reset, i_unnamed_k0_zts6mmstv249_ma16_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv249_ma16_cma_a3),
        .by(i_unnamed_k0_zts6mmstv249_ma16_cma_a2),
        .ax(i_unnamed_k0_zts6mmstv249_ma16_cma_c3),
        .bx(i_unnamed_k0_zts6mmstv249_ma16_cma_c2),
        .chainout(i_unnamed_k0_zts6mmstv249_ma16_cma_s2),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .resulta(),
        .resultb(),
        .dftout()
    );
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("true"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(38)
    ) i_unnamed_k0_zts6mmstv249_ma16_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv249_ma16_cma_ena2, i_unnamed_k0_zts6mmstv249_ma16_cma_ena1, i_unnamed_k0_zts6mmstv249_ma16_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv249_ma16_cma_reset, i_unnamed_k0_zts6mmstv249_ma16_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv249_ma16_cma_a1),
        .by(i_unnamed_k0_zts6mmstv249_ma16_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv249_ma16_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv249_ma16_cma_c0),
        .chainin(i_unnamed_k0_zts6mmstv249_ma16_cma_s2),
        .resulta(i_unnamed_k0_zts6mmstv249_ma16_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(38), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv249_ma16_cma_delay ( .xin(i_unnamed_k0_zts6mmstv249_ma16_cma_s0), .xout(i_unnamed_k0_zts6mmstv249_ma16_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv249_ma16_cma_q = $unsigned(i_unnamed_k0_zts6mmstv249_ma16_cma_qq[37:0]);

    // i_unnamed_k0_zts6mmstv249_sums_align_8(BITSHIFT,3562)@70
    assign i_unnamed_k0_zts6mmstv249_sums_align_8_qint = { i_unnamed_k0_zts6mmstv249_ma16_cma_q, 54'b000000000000000000000000000000000000000000000000000000 };
    assign i_unnamed_k0_zts6mmstv249_sums_align_8_q = i_unnamed_k0_zts6mmstv249_sums_align_8_qint[91:0];

    // i_unnamed_k0_zts6mmstv249_im0_cma(CHAINMULTADD,3911)@67 + 3
    assign i_unnamed_k0_zts6mmstv249_im0_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv249_im0_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv249_im0_cma_ena1 = i_unnamed_k0_zts6mmstv249_im0_cma_ena0;
    assign i_unnamed_k0_zts6mmstv249_im0_cma_ena2 = i_unnamed_k0_zts6mmstv249_im0_cma_ena0;

    assign i_unnamed_k0_zts6mmstv249_im0_cma_a0 = i_unnamed_k0_zts6mmstv228_bs1_merged_bit_select_b;
    assign i_unnamed_k0_zts6mmstv249_im0_cma_c0 = i_unnamed_k0_zts6mmstv249_bs2_merged_bit_select_b;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(10),
        .ax_clock("0"),
        .ax_width(10),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(20)
    ) i_unnamed_k0_zts6mmstv249_im0_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv249_im0_cma_ena2, i_unnamed_k0_zts6mmstv249_im0_cma_ena1, i_unnamed_k0_zts6mmstv249_im0_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv249_im0_cma_reset, i_unnamed_k0_zts6mmstv249_im0_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv249_im0_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv249_im0_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv249_im0_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(20), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv249_im0_cma_delay ( .xin(i_unnamed_k0_zts6mmstv249_im0_cma_s0), .xout(i_unnamed_k0_zts6mmstv249_im0_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv249_im0_cma_q = $unsigned(i_unnamed_k0_zts6mmstv249_im0_cma_qq[19:0]);

    // i_unnamed_k0_zts6mmstv249_sums_align_6(BITSHIFT,3560)@70
    assign i_unnamed_k0_zts6mmstv249_sums_align_6_qint = { i_unnamed_k0_zts6mmstv249_im0_cma_q, 8'b00000000 };
    assign i_unnamed_k0_zts6mmstv249_sums_align_6_q = i_unnamed_k0_zts6mmstv249_sums_align_6_qint[27:0];

    // i_unnamed_k0_zts6mmstv249_im13_cma(CHAINMULTADD,3912)@67 + 3
    assign i_unnamed_k0_zts6mmstv249_im13_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv249_im13_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv249_im13_cma_ena1 = i_unnamed_k0_zts6mmstv249_im13_cma_ena0;
    assign i_unnamed_k0_zts6mmstv249_im13_cma_ena2 = i_unnamed_k0_zts6mmstv249_im13_cma_ena0;

    assign i_unnamed_k0_zts6mmstv249_im13_cma_a0 = i_unnamed_k0_zts6mmstv249_bs2_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv249_im13_cma_c0 = i_unnamed_k0_zts6mmstv228_bs1_merged_bit_select_b;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(10),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(28)
    ) i_unnamed_k0_zts6mmstv249_im13_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv249_im13_cma_ena2, i_unnamed_k0_zts6mmstv249_im13_cma_ena1, i_unnamed_k0_zts6mmstv249_im13_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv249_im13_cma_reset, i_unnamed_k0_zts6mmstv249_im13_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv249_im13_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv249_im13_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv249_im13_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(28), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv249_im13_cma_delay ( .xin(i_unnamed_k0_zts6mmstv249_im13_cma_s0), .xout(i_unnamed_k0_zts6mmstv249_im13_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv249_im13_cma_q = $unsigned(i_unnamed_k0_zts6mmstv249_im13_cma_qq[27:0]);

    // i_unnamed_k0_zts6mmstv249_im30_cma(CHAINMULTADD,3913)@67 + 3
    assign i_unnamed_k0_zts6mmstv249_im30_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv249_im30_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv249_im30_cma_ena1 = i_unnamed_k0_zts6mmstv249_im30_cma_ena0;
    assign i_unnamed_k0_zts6mmstv249_im30_cma_ena2 = i_unnamed_k0_zts6mmstv249_im30_cma_ena0;

    assign i_unnamed_k0_zts6mmstv249_im30_cma_a0 = i_unnamed_k0_zts6mmstv228_bs1_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv249_im30_cma_c0 = i_unnamed_k0_zts6mmstv249_bs2_merged_bit_select_e;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(18),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(36)
    ) i_unnamed_k0_zts6mmstv249_im30_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv249_im30_cma_ena2, i_unnamed_k0_zts6mmstv249_im30_cma_ena1, i_unnamed_k0_zts6mmstv249_im30_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv249_im30_cma_reset, i_unnamed_k0_zts6mmstv249_im30_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv249_im30_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv249_im30_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv249_im30_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(36), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv249_im30_cma_delay ( .xin(i_unnamed_k0_zts6mmstv249_im30_cma_s0), .xout(i_unnamed_k0_zts6mmstv249_im30_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv249_im30_cma_q = $unsigned(i_unnamed_k0_zts6mmstv249_im30_cma_qq[35:0]);

    // i_unnamed_k0_zts6mmstv249_sums_align_5(BITSHIFT,3559)@70
    assign i_unnamed_k0_zts6mmstv249_sums_align_5_qint = { i_unnamed_k0_zts6mmstv249_im30_cma_q, 36'b000000000000000000000000000000000000 };
    assign i_unnamed_k0_zts6mmstv249_sums_align_5_q = i_unnamed_k0_zts6mmstv249_sums_align_5_qint[71:0];

    // i_unnamed_k0_zts6mmstv249_sums_join_7(BITJOIN,3561)@70
    assign i_unnamed_k0_zts6mmstv249_sums_join_7_q = {i_unnamed_k0_zts6mmstv249_sums_align_6_q, i_unnamed_k0_zts6mmstv249_im13_cma_q, i_unnamed_k0_zts6mmstv249_sums_align_5_q};

    // i_unnamed_k0_zts6mmstv249_sums_result_add_0_1(ADD,3565)@70 + 1
    assign i_unnamed_k0_zts6mmstv249_sums_result_add_0_1_a = {1'b0, i_unnamed_k0_zts6mmstv249_sums_join_7_q};
    assign i_unnamed_k0_zts6mmstv249_sums_result_add_0_1_b = {37'b0000000000000000000000000000000000000, i_unnamed_k0_zts6mmstv249_sums_align_8_q};
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_unnamed_k0_zts6mmstv249_sums_result_add_0_1_o <= 129'b0;
        end
        else
        begin
            i_unnamed_k0_zts6mmstv249_sums_result_add_0_1_o <= $unsigned(i_unnamed_k0_zts6mmstv249_sums_result_add_0_1_a) + $unsigned(i_unnamed_k0_zts6mmstv249_sums_result_add_0_1_b);
        end
    end
    assign i_unnamed_k0_zts6mmstv249_sums_result_add_0_1_q = i_unnamed_k0_zts6mmstv249_sums_result_add_0_1_o[128:0];

    // i_unnamed_k0_zts6mmstv249_ma8_cma(CHAINMULTADD,3965)@67 + 3
    assign i_unnamed_k0_zts6mmstv249_ma8_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv249_ma8_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv249_ma8_cma_ena1 = i_unnamed_k0_zts6mmstv249_ma8_cma_ena0;
    assign i_unnamed_k0_zts6mmstv249_ma8_cma_ena2 = i_unnamed_k0_zts6mmstv249_ma8_cma_ena0;

    assign i_unnamed_k0_zts6mmstv249_ma8_cma_a0 = {8'b00000000, i_unnamed_k0_zts6mmstv249_bs2_merged_bit_select_b[9:0]};
    assign i_unnamed_k0_zts6mmstv249_ma8_cma_c0 = i_unnamed_k0_zts6mmstv228_bs1_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv249_ma8_cma_a1 = i_unnamed_k0_zts6mmstv249_bs2_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv249_ma8_cma_c1 = i_unnamed_k0_zts6mmstv228_bs1_merged_bit_select_c;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(37)
    ) i_unnamed_k0_zts6mmstv249_ma8_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv249_ma8_cma_ena2, i_unnamed_k0_zts6mmstv249_ma8_cma_ena1, i_unnamed_k0_zts6mmstv249_ma8_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv249_ma8_cma_reset, i_unnamed_k0_zts6mmstv249_ma8_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv249_ma8_cma_a1),
        .by(i_unnamed_k0_zts6mmstv249_ma8_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv249_ma8_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv249_ma8_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv249_ma8_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(37), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv249_ma8_cma_delay ( .xin(i_unnamed_k0_zts6mmstv249_ma8_cma_s0), .xout(i_unnamed_k0_zts6mmstv249_ma8_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv249_ma8_cma_q = $unsigned(i_unnamed_k0_zts6mmstv249_ma8_cma_qq[36:0]);

    // i_unnamed_k0_zts6mmstv249_sums_align_3(BITSHIFT,3557)@70
    assign i_unnamed_k0_zts6mmstv249_sums_align_3_qint = { i_unnamed_k0_zts6mmstv249_ma8_cma_q, 17'b00000000000000000 };
    assign i_unnamed_k0_zts6mmstv249_sums_align_3_q = i_unnamed_k0_zts6mmstv249_sums_align_3_qint[53:0];

    // i_unnamed_k0_zts6mmstv249_ma33_cma(CHAINMULTADD,3968)@67 + 3
    assign i_unnamed_k0_zts6mmstv249_ma33_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv249_ma33_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv249_ma33_cma_ena1 = i_unnamed_k0_zts6mmstv249_ma33_cma_ena0;
    assign i_unnamed_k0_zts6mmstv249_ma33_cma_ena2 = i_unnamed_k0_zts6mmstv249_ma33_cma_ena0;

    assign i_unnamed_k0_zts6mmstv249_ma33_cma_a0 = i_unnamed_k0_zts6mmstv249_bs2_merged_bit_select_e;
    assign i_unnamed_k0_zts6mmstv249_ma33_cma_c0 = i_unnamed_k0_zts6mmstv228_bs1_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv249_ma33_cma_a1 = i_unnamed_k0_zts6mmstv249_bs2_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv249_ma33_cma_c1 = i_unnamed_k0_zts6mmstv228_bs1_merged_bit_select_e;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(37)
    ) i_unnamed_k0_zts6mmstv249_ma33_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv249_ma33_cma_ena2, i_unnamed_k0_zts6mmstv249_ma33_cma_ena1, i_unnamed_k0_zts6mmstv249_ma33_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv249_ma33_cma_reset, i_unnamed_k0_zts6mmstv249_ma33_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv249_ma33_cma_a1),
        .by(i_unnamed_k0_zts6mmstv249_ma33_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv249_ma33_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv249_ma33_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv249_ma33_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(37), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv249_ma33_cma_delay ( .xin(i_unnamed_k0_zts6mmstv249_ma33_cma_s0), .xout(i_unnamed_k0_zts6mmstv249_ma33_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv249_ma33_cma_q = $unsigned(i_unnamed_k0_zts6mmstv249_ma33_cma_qq[36:0]);

    // i_unnamed_k0_zts6mmstv249_sums_align_2(BITSHIFT,3556)@70
    assign i_unnamed_k0_zts6mmstv249_sums_align_2_qint = { i_unnamed_k0_zts6mmstv249_ma33_cma_q, 18'b000000000000000000 };
    assign i_unnamed_k0_zts6mmstv249_sums_align_2_q = i_unnamed_k0_zts6mmstv249_sums_align_2_qint[54:0];

    // i_unnamed_k0_zts6mmstv249_sums_join_4(BITJOIN,3558)@70
    assign i_unnamed_k0_zts6mmstv249_sums_join_4_q = {i_unnamed_k0_zts6mmstv249_sums_align_3_q, i_unnamed_k0_zts6mmstv249_sums_align_2_q};

    // i_unnamed_k0_zts6mmstv249_ma3_cma(CHAINMULTADD,3964)@67 + 3
    assign i_unnamed_k0_zts6mmstv249_ma3_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv249_ma3_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv249_ma3_cma_ena1 = i_unnamed_k0_zts6mmstv249_ma3_cma_ena0;
    assign i_unnamed_k0_zts6mmstv249_ma3_cma_ena2 = i_unnamed_k0_zts6mmstv249_ma3_cma_ena0;

    assign i_unnamed_k0_zts6mmstv249_ma3_cma_a0 = i_unnamed_k0_zts6mmstv228_bs1_merged_bit_select_b;
    assign i_unnamed_k0_zts6mmstv249_ma3_cma_c0 = i_unnamed_k0_zts6mmstv249_bs2_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv249_ma3_cma_a1 = i_unnamed_k0_zts6mmstv249_bs2_merged_bit_select_b;
    assign i_unnamed_k0_zts6mmstv249_ma3_cma_c1 = i_unnamed_k0_zts6mmstv228_bs1_merged_bit_select_c;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(10),
        .by_clock("0"),
        .by_width(10),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(29)
    ) i_unnamed_k0_zts6mmstv249_ma3_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv249_ma3_cma_ena2, i_unnamed_k0_zts6mmstv249_ma3_cma_ena1, i_unnamed_k0_zts6mmstv249_ma3_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv249_ma3_cma_reset, i_unnamed_k0_zts6mmstv249_ma3_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv249_ma3_cma_a1),
        .by(i_unnamed_k0_zts6mmstv249_ma3_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv249_ma3_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv249_ma3_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv249_ma3_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(29), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv249_ma3_cma_delay ( .xin(i_unnamed_k0_zts6mmstv249_ma3_cma_s0), .xout(i_unnamed_k0_zts6mmstv249_ma3_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv249_ma3_cma_q = $unsigned(i_unnamed_k0_zts6mmstv249_ma3_cma_qq[28:0]);

    // i_unnamed_k0_zts6mmstv249_sums_align_0(BITSHIFT,3554)@70
    assign i_unnamed_k0_zts6mmstv249_sums_align_0_qint = { i_unnamed_k0_zts6mmstv249_ma3_cma_q, 17'b00000000000000000 };
    assign i_unnamed_k0_zts6mmstv249_sums_align_0_q = i_unnamed_k0_zts6mmstv249_sums_align_0_qint[45:0];

    // i_unnamed_k0_zts6mmstv249_ma25_cma(CHAINMULTADD,3967)@67 + 3
    assign i_unnamed_k0_zts6mmstv249_ma25_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv249_ma25_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv249_ma25_cma_ena1 = i_unnamed_k0_zts6mmstv249_ma25_cma_ena0;
    assign i_unnamed_k0_zts6mmstv249_ma25_cma_ena2 = i_unnamed_k0_zts6mmstv249_ma25_cma_ena0;

    assign i_unnamed_k0_zts6mmstv249_ma25_cma_a0 = i_unnamed_k0_zts6mmstv249_bs2_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv249_ma25_cma_c0 = i_unnamed_k0_zts6mmstv228_bs1_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv249_ma25_cma_a1 = i_unnamed_k0_zts6mmstv249_bs2_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv249_ma25_cma_c1 = i_unnamed_k0_zts6mmstv228_bs1_merged_bit_select_e;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(37)
    ) i_unnamed_k0_zts6mmstv249_ma25_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv249_ma25_cma_ena2, i_unnamed_k0_zts6mmstv249_ma25_cma_ena1, i_unnamed_k0_zts6mmstv249_ma25_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv249_ma25_cma_reset, i_unnamed_k0_zts6mmstv249_ma25_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv249_ma25_cma_a1),
        .by(i_unnamed_k0_zts6mmstv249_ma25_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv249_ma25_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv249_ma25_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv249_ma25_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(37), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv249_ma25_cma_delay ( .xin(i_unnamed_k0_zts6mmstv249_ma25_cma_s0), .xout(i_unnamed_k0_zts6mmstv249_ma25_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv249_ma25_cma_q = $unsigned(i_unnamed_k0_zts6mmstv249_ma25_cma_qq[36:0]);

    // i_unnamed_k0_zts6mmstv249_im38_cma(CHAINMULTADD,3914)@67 + 3
    assign i_unnamed_k0_zts6mmstv249_im38_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv249_im38_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv249_im38_cma_ena1 = i_unnamed_k0_zts6mmstv249_im38_cma_ena0;
    assign i_unnamed_k0_zts6mmstv249_im38_cma_ena2 = i_unnamed_k0_zts6mmstv249_im38_cma_ena0;

    assign i_unnamed_k0_zts6mmstv249_im38_cma_a0 = i_unnamed_k0_zts6mmstv228_bs1_merged_bit_select_e;
    assign i_unnamed_k0_zts6mmstv249_im38_cma_c0 = i_unnamed_k0_zts6mmstv249_bs2_merged_bit_select_e;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(18),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(36)
    ) i_unnamed_k0_zts6mmstv249_im38_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv249_im38_cma_ena2, i_unnamed_k0_zts6mmstv249_im38_cma_ena1, i_unnamed_k0_zts6mmstv249_im38_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv249_im38_cma_reset, i_unnamed_k0_zts6mmstv249_im38_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv249_im38_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv249_im38_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv249_im38_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(36), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv249_im38_cma_delay ( .xin(i_unnamed_k0_zts6mmstv249_im38_cma_s0), .xout(i_unnamed_k0_zts6mmstv249_im38_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv249_im38_cma_q = $unsigned(i_unnamed_k0_zts6mmstv249_im38_cma_qq[35:0]);

    // i_unnamed_k0_zts6mmstv249_sums_join_1(BITJOIN,3555)@70
    assign i_unnamed_k0_zts6mmstv249_sums_join_1_q = {i_unnamed_k0_zts6mmstv249_sums_align_0_q, i_unnamed_k0_zts6mmstv249_ma25_cma_q, i_unnamed_k0_zts6mmstv249_im38_cma_q};

    // i_unnamed_k0_zts6mmstv249_sums_result_add_0_0(ADD,3564)@70 + 1
    assign i_unnamed_k0_zts6mmstv249_sums_result_add_0_0_a = {1'b0, i_unnamed_k0_zts6mmstv249_sums_join_1_q};
    assign i_unnamed_k0_zts6mmstv249_sums_result_add_0_0_b = {11'b00000000000, i_unnamed_k0_zts6mmstv249_sums_join_4_q};
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_unnamed_k0_zts6mmstv249_sums_result_add_0_0_o <= 120'b0;
        end
        else
        begin
            i_unnamed_k0_zts6mmstv249_sums_result_add_0_0_o <= $unsigned(i_unnamed_k0_zts6mmstv249_sums_result_add_0_0_a) + $unsigned(i_unnamed_k0_zts6mmstv249_sums_result_add_0_0_b);
        end
    end
    assign i_unnamed_k0_zts6mmstv249_sums_result_add_0_0_q = i_unnamed_k0_zts6mmstv249_sums_result_add_0_0_o[119:0];

    // i_unnamed_k0_zts6mmstv249_sums_result_add_1_0(ADD,3566)@71
    assign i_unnamed_k0_zts6mmstv249_sums_result_add_1_0_a = {10'b0000000000, i_unnamed_k0_zts6mmstv249_sums_result_add_0_0_q};
    assign i_unnamed_k0_zts6mmstv249_sums_result_add_1_0_b = {1'b0, i_unnamed_k0_zts6mmstv249_sums_result_add_0_1_q};
    assign i_unnamed_k0_zts6mmstv249_sums_result_add_1_0_o = $unsigned(i_unnamed_k0_zts6mmstv249_sums_result_add_1_0_a) + $unsigned(i_unnamed_k0_zts6mmstv249_sums_result_add_1_0_b);
    assign i_unnamed_k0_zts6mmstv249_sums_result_add_1_0_q = i_unnamed_k0_zts6mmstv249_sums_result_add_1_0_o[129:0];

    // bgTrunc_i_unnamed_k0_zts6mmstv249_sel_x(BITSELECT,218)@71
    assign bgTrunc_i_unnamed_k0_zts6mmstv249_sel_x_in = i_unnamed_k0_zts6mmstv249_sums_result_add_1_0_q[127:0];
    assign bgTrunc_i_unnamed_k0_zts6mmstv249_sel_x_b = bgTrunc_i_unnamed_k0_zts6mmstv249_sel_x_in[63:0];

    // redist412_bgTrunc_i_unnamed_k0_zts6mmstv249_sel_x_b_1(DELAY,4433)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist412_bgTrunc_i_unnamed_k0_zts6mmstv249_sel_x_b_1_q <= '0;
        end
        else
        begin
            redist412_bgTrunc_i_unnamed_k0_zts6mmstv249_sel_x_b_1_q <= $unsigned(bgTrunc_i_unnamed_k0_zts6mmstv249_sel_x_b);
        end
    end

    // i_unnamed_k0_zts6mmstv250(ADD,153)@72
    assign i_unnamed_k0_zts6mmstv250_a = {1'b0, redist412_bgTrunc_i_unnamed_k0_zts6mmstv249_sel_x_b_1_q};
    assign i_unnamed_k0_zts6mmstv250_b = {1'b0, i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer33_k0_zts6mmstv215_aunroll_x_out_dest_data_out_2_0_1_tpl};
    assign i_unnamed_k0_zts6mmstv250_o = $unsigned(i_unnamed_k0_zts6mmstv250_a) + $unsigned(i_unnamed_k0_zts6mmstv250_b);
    assign i_unnamed_k0_zts6mmstv250_q = i_unnamed_k0_zts6mmstv250_o[64:0];

    // bgTrunc_i_unnamed_k0_zts6mmstv250_sel_x(BITSELECT,219)@72
    assign bgTrunc_i_unnamed_k0_zts6mmstv250_sel_x_b = i_unnamed_k0_zts6mmstv250_q[63:0];

    // redist421_bgTrunc_i_decomposed971_k0_zts6mmstv247_sel_x_b_1(DELAY,4442)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist421_bgTrunc_i_decomposed971_k0_zts6mmstv247_sel_x_b_1_q <= '0;
        end
        else
        begin
            redist421_bgTrunc_i_decomposed971_k0_zts6mmstv247_sel_x_b_1_q <= $unsigned(bgTrunc_i_decomposed971_k0_zts6mmstv247_sel_x_b);
        end
    end

    // valid_fanout_reg12(REG,3184)@65 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg12_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg12_q <= $unsigned(redist393_sync_together154_aunroll_x_in_i_valid_64_q);
        end
    end

    // i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer6_k0_zts6mmstv224(BLACKBOX,96)@0
    // in in_i_dependence@66
    // in in_valid_in@66
    // out out_buffer_out@66
    // out out_valid_out@66
    k0_ZTS6MMstv2_i_llvm_fpga_sync_buffer_i60000ffer6_k0_zts6mmstv20 thei_llvm_fpga_sync_buffer_i64_arg0_sync_buffer6_k0_zts6mmstv224 (
        .in_buffer_in(in_arg0),
        .in_i_dependence(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg12_q),
        .out_buffer_out(i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer6_k0_zts6mmstv224_out_buffer_out),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_unnamed_k0_zts6mmstv225_bs2_merged_bit_select(BITSELECT,4002)@66
    assign i_unnamed_k0_zts6mmstv225_bs2_merged_bit_select_b = i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer6_k0_zts6mmstv224_out_buffer_out[63:54];
    assign i_unnamed_k0_zts6mmstv225_bs2_merged_bit_select_c = i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer6_k0_zts6mmstv224_out_buffer_out[53:36];
    assign i_unnamed_k0_zts6mmstv225_bs2_merged_bit_select_d = i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer6_k0_zts6mmstv224_out_buffer_out[35:18];
    assign i_unnamed_k0_zts6mmstv225_bs2_merged_bit_select_e = i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer6_k0_zts6mmstv224_out_buffer_out[17:0];

    // redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_notEnable(LOGICAL,5118)
    assign redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_notEnable_q = $unsigned(~ (VCC_q));

    // redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_nor(LOGICAL,5119)
    assign redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_nor_q = ~ (redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_notEnable_q | redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_sticky_ena_q);

    // redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_mem_last(CONSTANT,5115)
    assign redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_mem_last_q = $unsigned(6'b011101);

    // redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_cmp(LOGICAL,5116)
    assign redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_cmp_b = {1'b0, redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_rdcnt_q};
    assign redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_cmp_q = $unsigned(redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_mem_last_q == redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_cmp_b ? 1'b1 : 1'b0);

    // redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_cmpReg(REG,5117)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_cmpReg_q <= $unsigned(redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_cmp_q);
        end
    end

    // redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_sticky_ena(REG,5120)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_nor_q == 1'b1)
        begin
            redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_sticky_ena_q <= $unsigned(redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_cmpReg_q);
        end
    end

    // redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_enaAnd(LOGICAL,5121)
    assign redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_enaAnd_q = redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_sticky_ena_q & VCC_q;

    // redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_rdcnt(COUNTER,5113)
    // low=0, high=30, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_rdcnt_i <= 5'd0;
            redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_rdcnt_i == 5'd29)
            begin
                redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_rdcnt_eq <= 1'b0;
            end
            if (redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_rdcnt_eq == 1'b1)
            begin
                redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_rdcnt_i <= $unsigned(redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_rdcnt_i) + $unsigned(5'd2);
            end
            else
            begin
                redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_rdcnt_i <= $unsigned(redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_rdcnt_q = redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_rdcnt_i[4:0];

    // valid_fanout_reg10(REG,3182)@1 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg10_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg10_q <= $unsigned(in_i_valid);
        end
    end

    // i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221(BLACKBOX,93)@0
    // in in_i_dependence@2
    // in in_valid_in@2
    // out out_buffer_out@2
    // out out_valid_out@2
    k0_ZTS6MMstv2_i_llvm_fpga_sync_buffer_i60000fer10_k0_zts6mmstv20 thei_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221 (
        .in_buffer_in(in_arg0),
        .in_i_dependence(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg10_q),
        .out_buffer_out(i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // topBitsDOR63_uid305_i_unnamed_k0_zts6mmstv223(BITSELECT,304)@2
    assign topBitsDOR63_uid305_i_unnamed_k0_zts6mmstv223_b = i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out[63:1];

    // topBitsDOR_uid306_i_unnamed_k0_zts6mmstv223(LOGICAL,305)@2
    assign topBitsDOR_uid306_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR63_uid305_i_unnamed_k0_zts6mmstv223_b != 63'b000000000000000000000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow63_uid302_i_unnamed_k0_zts6mmstv223(BITSELECT,301)@2
    assign dSubChunkLow63_uid302_i_unnamed_k0_zts6mmstv223_in = i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out[0:0];
    assign dSubChunkLow63_uid302_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow63_uid302_i_unnamed_k0_zts6mmstv223_in[0:0];

    // x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select(BITSELECT,3999)@2
    assign x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_b = $unsigned(i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out[63:63]);
    assign x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_c = $unsigned(i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out[62:62]);
    assign x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_d = $unsigned(i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out[61:61]);
    assign x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_e = $unsigned(i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out[60:60]);
    assign x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_f = $unsigned(i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out[59:59]);
    assign x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_g = $unsigned(i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out[58:58]);
    assign x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_h = $unsigned(i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out[57:57]);
    assign x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_i = $unsigned(i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out[56:56]);
    assign x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_j = $unsigned(i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out[55:55]);
    assign x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_k = $unsigned(i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out[54:54]);
    assign x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_l = $unsigned(i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out[53:53]);
    assign x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_m = $unsigned(i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out[52:52]);
    assign x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_n = $unsigned(i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out[51:51]);
    assign x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o = $unsigned(i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out[50:50]);
    assign x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_p = $unsigned(i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out[49:49]);
    assign x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_q = $unsigned(i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out[48:48]);
    assign x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_r = $unsigned(i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out[47:47]);
    assign x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_s = $unsigned(i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out[46:46]);
    assign x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_t = $unsigned(i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out[45:45]);
    assign x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_u = $unsigned(i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out[44:44]);
    assign x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_v = $unsigned(i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out[43:43]);
    assign x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_w = $unsigned(i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out[42:42]);
    assign x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_x = $unsigned(i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out[41:41]);
    assign x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_y = $unsigned(i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out[40:40]);
    assign x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_z = $unsigned(i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out[39:39]);
    assign x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_aa = $unsigned(i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out[38:38]);
    assign x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_bb = $unsigned(i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out[37:37]);
    assign x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_cc = $unsigned(i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out[36:36]);
    assign x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_dd = $unsigned(i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out[35:35]);
    assign x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ee = $unsigned(i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out[34:34]);
    assign x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ff = $unsigned(i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out[33:33]);
    assign x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_gg = $unsigned(i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out[32:32]);
    assign x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh = $unsigned(i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out[31:31]);
    assign x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii = $unsigned(i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out[30:30]);
    assign x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_jj = $unsigned(i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out[29:29]);
    assign x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_kk = $unsigned(i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out[28:28]);
    assign x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ll = $unsigned(i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out[27:27]);
    assign x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_mm = $unsigned(i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out[26:26]);
    assign x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_nn = $unsigned(i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out[25:25]);
    assign x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_oo = $unsigned(i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out[24:24]);
    assign x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_pp = $unsigned(i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out[23:23]);
    assign x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_qq = $unsigned(i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out[22:22]);
    assign x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_rr = $unsigned(i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out[21:21]);
    assign x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ss = $unsigned(i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out[20:20]);
    assign x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_tt = $unsigned(i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out[19:19]);
    assign x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_uu = $unsigned(i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out[18:18]);
    assign x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_vv = $unsigned(i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out[17:17]);
    assign x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ww = $unsigned(i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out[16:16]);
    assign x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_xx = $unsigned(i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out[15:15]);
    assign x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_yy = $unsigned(i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out[14:14]);
    assign x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_zz = $unsigned(i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out[13:13]);
    assign x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_1 = $unsigned(i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out[12:12]);
    assign x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_2 = $unsigned(i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out[11:11]);
    assign x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_3 = $unsigned(i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out[10:10]);
    assign x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_4 = $unsigned(i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out[9:9]);
    assign x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_5 = $unsigned(i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out[8:8]);
    assign x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_6 = $unsigned(i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out[7:7]);
    assign x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_7 = $unsigned(i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out[6:6]);
    assign x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_8 = $unsigned(i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out[5:5]);
    assign x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_9 = $unsigned(i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out[4:4]);
    assign x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0 = $unsigned(i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out[3:3]);
    assign x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61 = $unsigned(i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out[2:2]);
    assign x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62 = $unsigned(i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out[1:1]);
    assign x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63 = $unsigned(i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out[0:0]);

    // lshl1_uid301_i_unnamed_k0_zts6mmstv223(BITJOIN,300)@2
    assign lshl1_uid301_i_unnamed_k0_zts6mmstv223_q = {c_i64_0126_q, x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_b};

    // nSubChunkLow63_uid303_i_unnamed_k0_zts6mmstv223(BITSELECT,302)@2
    assign nSubChunkLow63_uid303_i_unnamed_k0_zts6mmstv223_in = lshl1_uid301_i_unnamed_k0_zts6mmstv223_q[0:0];
    assign nSubChunkLow63_uid303_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow63_uid303_i_unnamed_k0_zts6mmstv223_in[0:0];

    // r0Sub63_uid304_i_unnamed_k0_zts6mmstv223(SUB,303)@2
    assign r0Sub63_uid304_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow63_uid303_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub63_uid304_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow63_uid302_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub63_uid304_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub63_uid304_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub63_uid304_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub63_uid304_i_unnamed_k0_zts6mmstv223_q = r0Sub63_uid304_i_unnamed_k0_zts6mmstv223_o[1:0];

    // cond63_uid307_i_unnamed_k0_zts6mmstv223(BITSELECT,306)@2
    assign cond63_uid307_i_unnamed_k0_zts6mmstv223_in = $unsigned({{63{r0Sub63_uid304_i_unnamed_k0_zts6mmstv223_q[1]}}, r0Sub63_uid304_i_unnamed_k0_zts6mmstv223_q});
    assign cond63_uid307_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond63_uid307_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign63_uid308_i_unnamed_k0_zts6mmstv223(LOGICAL,307)@2
    assign opSign63_uid308_i_unnamed_k0_zts6mmstv223_q = cond63_uid307_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid306_i_unnamed_k0_zts6mmstv223_q;

    // q63_uid314_i_unnamed_k0_zts6mmstv223(LOGICAL,313)@2 + 1
    assign q63_uid314_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign63_uid308_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q63_uid314_i_unnamed_k0_zts6mmstv223_delay ( .xin(q63_uid314_i_unnamed_k0_zts6mmstv223_qi), .xout(q63_uid314_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_inputreg0(DELAY,5111)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_inputreg0_q <= '0;
        end
        else
        begin
            redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_inputreg0_q <= $unsigned(q63_uid314_i_unnamed_k0_zts6mmstv223_q);
        end
    end

    // redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_wraddr(REG,5114)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_wraddr_q <= $unsigned(5'b11110);
        end
        else
        begin
            redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_wraddr_q <= $unsigned(redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_rdcnt_q);
        end
    end

    // redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_mem(DUALMEM,5112)
    assign redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_mem_ia = $unsigned(redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_inputreg0_q);
    assign redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_mem_aa = redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_wraddr_q;
    assign redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_mem_ab = redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_rdcnt_q;
    assign redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(31),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(31),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_mem_dmem (
        .clocken1(redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_mem_reset0),
        .clock1(clock),
        .address_a(redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_mem_aa),
        .data_a(redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_mem_ab),
        .q_b(redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_mem_q = redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_mem_iq[0:0];

    // redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64(DELAY,4405)
    dspba_delay_ver #( .width(1), .depth(30), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64 ( .xin(redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_split_0_mem_q), .xout(redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist383_q62_uid329_i_unnamed_k0_zts6mmstv223_q_63_split_0_notEnable(LOGICAL,5107)
    assign redist383_q62_uid329_i_unnamed_k0_zts6mmstv223_q_63_split_0_notEnable_q = $unsigned(~ (VCC_q));

    // redist383_q62_uid329_i_unnamed_k0_zts6mmstv223_q_63_split_0_nor(LOGICAL,5108)
    assign redist383_q62_uid329_i_unnamed_k0_zts6mmstv223_q_63_split_0_nor_q = ~ (redist383_q62_uid329_i_unnamed_k0_zts6mmstv223_q_63_split_0_notEnable_q | redist383_q62_uid329_i_unnamed_k0_zts6mmstv223_q_63_split_0_sticky_ena_q);

    // redist383_q62_uid329_i_unnamed_k0_zts6mmstv223_q_63_split_0_mem_last(CONSTANT,5104)
    assign redist383_q62_uid329_i_unnamed_k0_zts6mmstv223_q_63_split_0_mem_last_q = $unsigned(6'b011110);

    // redist383_q62_uid329_i_unnamed_k0_zts6mmstv223_q_63_split_0_cmp(LOGICAL,5105)
    assign redist383_q62_uid329_i_unnamed_k0_zts6mmstv223_q_63_split_0_cmp_b = {1'b0, redist383_q62_uid329_i_unnamed_k0_zts6mmstv223_q_63_split_0_rdcnt_q};
    assign redist383_q62_uid329_i_unnamed_k0_zts6mmstv223_q_63_split_0_cmp_q = $unsigned(redist383_q62_uid329_i_unnamed_k0_zts6mmstv223_q_63_split_0_mem_last_q == redist383_q62_uid329_i_unnamed_k0_zts6mmstv223_q_63_split_0_cmp_b ? 1'b1 : 1'b0);

    // redist383_q62_uid329_i_unnamed_k0_zts6mmstv223_q_63_split_0_cmpReg(REG,5106)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist383_q62_uid329_i_unnamed_k0_zts6mmstv223_q_63_split_0_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist383_q62_uid329_i_unnamed_k0_zts6mmstv223_q_63_split_0_cmpReg_q <= $unsigned(redist383_q62_uid329_i_unnamed_k0_zts6mmstv223_q_63_split_0_cmp_q);
        end
    end

    // redist383_q62_uid329_i_unnamed_k0_zts6mmstv223_q_63_split_0_sticky_ena(REG,5109)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist383_q62_uid329_i_unnamed_k0_zts6mmstv223_q_63_split_0_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist383_q62_uid329_i_unnamed_k0_zts6mmstv223_q_63_split_0_nor_q == 1'b1)
        begin
            redist383_q62_uid329_i_unnamed_k0_zts6mmstv223_q_63_split_0_sticky_ena_q <= $unsigned(redist383_q62_uid329_i_unnamed_k0_zts6mmstv223_q_63_split_0_cmpReg_q);
        end
    end

    // redist383_q62_uid329_i_unnamed_k0_zts6mmstv223_q_63_split_0_enaAnd(LOGICAL,5110)
    assign redist383_q62_uid329_i_unnamed_k0_zts6mmstv223_q_63_split_0_enaAnd_q = redist383_q62_uid329_i_unnamed_k0_zts6mmstv223_q_63_split_0_sticky_ena_q & VCC_q;

    // redist383_q62_uid329_i_unnamed_k0_zts6mmstv223_q_63_split_0_rdcnt(COUNTER,5102)
    // low=0, high=31, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist383_q62_uid329_i_unnamed_k0_zts6mmstv223_q_63_split_0_rdcnt_i <= 5'd0;
        end
        else
        begin
            redist383_q62_uid329_i_unnamed_k0_zts6mmstv223_q_63_split_0_rdcnt_i <= $unsigned(redist383_q62_uid329_i_unnamed_k0_zts6mmstv223_q_63_split_0_rdcnt_i) + $unsigned(5'd1);
        end
    end
    assign redist383_q62_uid329_i_unnamed_k0_zts6mmstv223_q_63_split_0_rdcnt_q = redist383_q62_uid329_i_unnamed_k0_zts6mmstv223_q_63_split_0_rdcnt_i[4:0];

    // redist550_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_1(DELAY,4571)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist550_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_1_q <= '0;
        end
        else
        begin
            redist550_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_1_q <= $unsigned(i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out);
        end
    end

    // topBitsDOR62_uid320_i_unnamed_k0_zts6mmstv223(BITSELECT,319)@3
    assign topBitsDOR62_uid320_i_unnamed_k0_zts6mmstv223_b = redist550_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_1_q[63:2];

    // topBitsDOR_uid321_i_unnamed_k0_zts6mmstv223(LOGICAL,320)@3
    assign topBitsDOR_uid321_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR62_uid320_i_unnamed_k0_zts6mmstv223_b != 62'b00000000000000000000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow62_uid317_i_unnamed_k0_zts6mmstv223(BITSELECT,316)@3
    assign dSubChunkLow62_uid317_i_unnamed_k0_zts6mmstv223_in = redist550_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_1_q[1:0];
    assign dSubChunkLow62_uid317_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow62_uid317_i_unnamed_k0_zts6mmstv223_in[1:0];

    // lshl63_uid309_i_unnamed_k0_zts6mmstv223(BITSELECT,308)@2
    assign lshl63_uid309_i_unnamed_k0_zts6mmstv223_in = lshl1_uid301_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl63_uid309_i_unnamed_k0_zts6mmstv223_b = lshl63_uid309_i_unnamed_k0_zts6mmstv223_in[63:0];

    // r0SubRangeLeft63_uid310_i_unnamed_k0_zts6mmstv223(BITSELECT,309)@2
    assign r0SubRangeLeft63_uid310_i_unnamed_k0_zts6mmstv223_in = r0Sub63_uid304_i_unnamed_k0_zts6mmstv223_q[0:0];
    assign r0SubRangeLeft63_uid310_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft63_uid310_i_unnamed_k0_zts6mmstv223_in[0:0];

    // rIteriMuxFirst63_uid312_i_unnamed_k0_zts6mmstv223(BITJOIN,311)@2
    assign rIteriMuxFirst63_uid312_i_unnamed_k0_zts6mmstv223_q = {cstZ63_uid311_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft63_uid310_i_unnamed_k0_zts6mmstv223_b};

    // r63_uid313_i_unnamed_k0_zts6mmstv223(MUX,312)@2 + 1
    assign r63_uid313_i_unnamed_k0_zts6mmstv223_s = opSign63_uid308_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r63_uid313_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r63_uid313_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r63_uid313_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst63_uid312_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r63_uid313_i_unnamed_k0_zts6mmstv223_q <= lshl63_uid309_i_unnamed_k0_zts6mmstv223_b;
                default : r63_uid313_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist124_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_c_1(DELAY,4145)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist124_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_c_1_q <= '0;
        end
        else
        begin
            redist124_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_c_1_q <= $unsigned(x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_c);
        end
    end

    // lshl1_uid316_i_unnamed_k0_zts6mmstv223(BITJOIN,315)@3
    assign lshl1_uid316_i_unnamed_k0_zts6mmstv223_q = {r63_uid313_i_unnamed_k0_zts6mmstv223_q, redist124_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_c_1_q};

    // nSubChunkLow62_uid318_i_unnamed_k0_zts6mmstv223(BITSELECT,317)@3
    assign nSubChunkLow62_uid318_i_unnamed_k0_zts6mmstv223_in = lshl1_uid316_i_unnamed_k0_zts6mmstv223_q[1:0];
    assign nSubChunkLow62_uid318_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow62_uid318_i_unnamed_k0_zts6mmstv223_in[1:0];

    // r0Sub62_uid319_i_unnamed_k0_zts6mmstv223(SUB,318)@3
    assign r0Sub62_uid319_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow62_uid318_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub62_uid319_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow62_uid317_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub62_uid319_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub62_uid319_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub62_uid319_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub62_uid319_i_unnamed_k0_zts6mmstv223_q = r0Sub62_uid319_i_unnamed_k0_zts6mmstv223_o[2:0];

    // cond62_uid322_i_unnamed_k0_zts6mmstv223(BITSELECT,321)@3
    assign cond62_uid322_i_unnamed_k0_zts6mmstv223_in = $unsigned({{62{r0Sub62_uid319_i_unnamed_k0_zts6mmstv223_q[2]}}, r0Sub62_uid319_i_unnamed_k0_zts6mmstv223_q});
    assign cond62_uid322_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond62_uid322_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign62_uid323_i_unnamed_k0_zts6mmstv223(LOGICAL,322)@3
    assign opSign62_uid323_i_unnamed_k0_zts6mmstv223_q = cond62_uid322_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid321_i_unnamed_k0_zts6mmstv223_q;

    // q62_uid329_i_unnamed_k0_zts6mmstv223(LOGICAL,328)@3 + 1
    assign q62_uid329_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign62_uid323_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q62_uid329_i_unnamed_k0_zts6mmstv223_delay ( .xin(q62_uid329_i_unnamed_k0_zts6mmstv223_qi), .xout(q62_uid329_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist383_q62_uid329_i_unnamed_k0_zts6mmstv223_q_63_split_0_wraddr(REG,5103)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist383_q62_uid329_i_unnamed_k0_zts6mmstv223_q_63_split_0_wraddr_q <= $unsigned(5'b11111);
        end
        else
        begin
            redist383_q62_uid329_i_unnamed_k0_zts6mmstv223_q_63_split_0_wraddr_q <= $unsigned(redist383_q62_uid329_i_unnamed_k0_zts6mmstv223_q_63_split_0_rdcnt_q);
        end
    end

    // redist383_q62_uid329_i_unnamed_k0_zts6mmstv223_q_63_split_0_mem(DUALMEM,5101)
    assign redist383_q62_uid329_i_unnamed_k0_zts6mmstv223_q_63_split_0_mem_ia = $unsigned(q62_uid329_i_unnamed_k0_zts6mmstv223_q);
    assign redist383_q62_uid329_i_unnamed_k0_zts6mmstv223_q_63_split_0_mem_aa = redist383_q62_uid329_i_unnamed_k0_zts6mmstv223_q_63_split_0_wraddr_q;
    assign redist383_q62_uid329_i_unnamed_k0_zts6mmstv223_q_63_split_0_mem_ab = redist383_q62_uid329_i_unnamed_k0_zts6mmstv223_q_63_split_0_rdcnt_q;
    assign redist383_q62_uid329_i_unnamed_k0_zts6mmstv223_q_63_split_0_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist383_q62_uid329_i_unnamed_k0_zts6mmstv223_q_63_split_0_mem_dmem (
        .clocken1(redist383_q62_uid329_i_unnamed_k0_zts6mmstv223_q_63_split_0_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist383_q62_uid329_i_unnamed_k0_zts6mmstv223_q_63_split_0_mem_reset0),
        .clock1(clock),
        .address_a(redist383_q62_uid329_i_unnamed_k0_zts6mmstv223_q_63_split_0_mem_aa),
        .data_a(redist383_q62_uid329_i_unnamed_k0_zts6mmstv223_q_63_split_0_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist383_q62_uid329_i_unnamed_k0_zts6mmstv223_q_63_split_0_mem_ab),
        .q_b(redist383_q62_uid329_i_unnamed_k0_zts6mmstv223_q_63_split_0_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist383_q62_uid329_i_unnamed_k0_zts6mmstv223_q_63_split_0_mem_q = redist383_q62_uid329_i_unnamed_k0_zts6mmstv223_q_63_split_0_mem_iq[0:0];

    // redist383_q62_uid329_i_unnamed_k0_zts6mmstv223_q_63(DELAY,4404)
    dspba_delay_ver #( .width(1), .depth(29), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist383_q62_uid329_i_unnamed_k0_zts6mmstv223_q_63 ( .xin(redist383_q62_uid329_i_unnamed_k0_zts6mmstv223_q_63_split_0_mem_q), .xout(redist383_q62_uid329_i_unnamed_k0_zts6mmstv223_q_63_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist382_q61_uid344_i_unnamed_k0_zts6mmstv223_q_62_split_0_notEnable(LOGICAL,5097)
    assign redist382_q61_uid344_i_unnamed_k0_zts6mmstv223_q_62_split_0_notEnable_q = $unsigned(~ (VCC_q));

    // redist382_q61_uid344_i_unnamed_k0_zts6mmstv223_q_62_split_0_nor(LOGICAL,5098)
    assign redist382_q61_uid344_i_unnamed_k0_zts6mmstv223_q_62_split_0_nor_q = ~ (redist382_q61_uid344_i_unnamed_k0_zts6mmstv223_q_62_split_0_notEnable_q | redist382_q61_uid344_i_unnamed_k0_zts6mmstv223_q_62_split_0_sticky_ena_q);

    // redist382_q61_uid344_i_unnamed_k0_zts6mmstv223_q_62_split_0_mem_last(CONSTANT,5094)
    assign redist382_q61_uid344_i_unnamed_k0_zts6mmstv223_q_62_split_0_mem_last_q = $unsigned(6'b011110);

    // redist382_q61_uid344_i_unnamed_k0_zts6mmstv223_q_62_split_0_cmp(LOGICAL,5095)
    assign redist382_q61_uid344_i_unnamed_k0_zts6mmstv223_q_62_split_0_cmp_b = {1'b0, redist382_q61_uid344_i_unnamed_k0_zts6mmstv223_q_62_split_0_rdcnt_q};
    assign redist382_q61_uid344_i_unnamed_k0_zts6mmstv223_q_62_split_0_cmp_q = $unsigned(redist382_q61_uid344_i_unnamed_k0_zts6mmstv223_q_62_split_0_mem_last_q == redist382_q61_uid344_i_unnamed_k0_zts6mmstv223_q_62_split_0_cmp_b ? 1'b1 : 1'b0);

    // redist382_q61_uid344_i_unnamed_k0_zts6mmstv223_q_62_split_0_cmpReg(REG,5096)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist382_q61_uid344_i_unnamed_k0_zts6mmstv223_q_62_split_0_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist382_q61_uid344_i_unnamed_k0_zts6mmstv223_q_62_split_0_cmpReg_q <= $unsigned(redist382_q61_uid344_i_unnamed_k0_zts6mmstv223_q_62_split_0_cmp_q);
        end
    end

    // redist382_q61_uid344_i_unnamed_k0_zts6mmstv223_q_62_split_0_sticky_ena(REG,5099)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist382_q61_uid344_i_unnamed_k0_zts6mmstv223_q_62_split_0_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist382_q61_uid344_i_unnamed_k0_zts6mmstv223_q_62_split_0_nor_q == 1'b1)
        begin
            redist382_q61_uid344_i_unnamed_k0_zts6mmstv223_q_62_split_0_sticky_ena_q <= $unsigned(redist382_q61_uid344_i_unnamed_k0_zts6mmstv223_q_62_split_0_cmpReg_q);
        end
    end

    // redist382_q61_uid344_i_unnamed_k0_zts6mmstv223_q_62_split_0_enaAnd(LOGICAL,5100)
    assign redist382_q61_uid344_i_unnamed_k0_zts6mmstv223_q_62_split_0_enaAnd_q = redist382_q61_uid344_i_unnamed_k0_zts6mmstv223_q_62_split_0_sticky_ena_q & VCC_q;

    // redist382_q61_uid344_i_unnamed_k0_zts6mmstv223_q_62_split_0_rdcnt(COUNTER,5092)
    // low=0, high=31, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist382_q61_uid344_i_unnamed_k0_zts6mmstv223_q_62_split_0_rdcnt_i <= 5'd0;
        end
        else
        begin
            redist382_q61_uid344_i_unnamed_k0_zts6mmstv223_q_62_split_0_rdcnt_i <= $unsigned(redist382_q61_uid344_i_unnamed_k0_zts6mmstv223_q_62_split_0_rdcnt_i) + $unsigned(5'd1);
        end
    end
    assign redist382_q61_uid344_i_unnamed_k0_zts6mmstv223_q_62_split_0_rdcnt_q = redist382_q61_uid344_i_unnamed_k0_zts6mmstv223_q_62_split_0_rdcnt_i[4:0];

    // redist551_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_2(DELAY,4572)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist551_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_2_q <= '0;
        end
        else
        begin
            redist551_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_2_q <= $unsigned(redist550_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_1_q);
        end
    end

    // topBitsDOR61_uid335_i_unnamed_k0_zts6mmstv223(BITSELECT,334)@4
    assign topBitsDOR61_uid335_i_unnamed_k0_zts6mmstv223_b = redist551_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_2_q[63:3];

    // topBitsDOR_uid336_i_unnamed_k0_zts6mmstv223(LOGICAL,335)@4
    assign topBitsDOR_uid336_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR61_uid335_i_unnamed_k0_zts6mmstv223_b != 61'b0000000000000000000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow61_uid332_i_unnamed_k0_zts6mmstv223(BITSELECT,331)@4
    assign dSubChunkLow61_uid332_i_unnamed_k0_zts6mmstv223_in = redist551_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_2_q[2:0];
    assign dSubChunkLow61_uid332_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow61_uid332_i_unnamed_k0_zts6mmstv223_in[2:0];

    // lshl62_uid324_i_unnamed_k0_zts6mmstv223(BITSELECT,323)@3
    assign lshl62_uid324_i_unnamed_k0_zts6mmstv223_in = lshl1_uid316_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl62_uid324_i_unnamed_k0_zts6mmstv223_b = lshl62_uid324_i_unnamed_k0_zts6mmstv223_in[63:0];

    // r0SubRangeLeft62_uid325_i_unnamed_k0_zts6mmstv223(BITSELECT,324)@3
    assign r0SubRangeLeft62_uid325_i_unnamed_k0_zts6mmstv223_in = r0Sub62_uid319_i_unnamed_k0_zts6mmstv223_q[1:0];
    assign r0SubRangeLeft62_uid325_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft62_uid325_i_unnamed_k0_zts6mmstv223_in[1:0];

    // rIteriMuxFirst62_uid327_i_unnamed_k0_zts6mmstv223(BITJOIN,326)@3
    assign rIteriMuxFirst62_uid327_i_unnamed_k0_zts6mmstv223_q = {cstZ62_uid326_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft62_uid325_i_unnamed_k0_zts6mmstv223_b};

    // r62_uid328_i_unnamed_k0_zts6mmstv223(MUX,327)@3 + 1
    assign r62_uid328_i_unnamed_k0_zts6mmstv223_s = opSign62_uid323_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r62_uid328_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r62_uid328_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r62_uid328_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst62_uid327_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r62_uid328_i_unnamed_k0_zts6mmstv223_q <= lshl62_uid324_i_unnamed_k0_zts6mmstv223_b;
                default : r62_uid328_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist125_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_d_2(DELAY,4146)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist125_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_d_2_delay_0 <= '0;
            redist125_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_d_2_q <= '0;
        end
        else
        begin
            redist125_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_d_2_delay_0 <= $unsigned(x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_d);
            redist125_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_d_2_q <= redist125_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_d_2_delay_0;
        end
    end

    // lshl1_uid331_i_unnamed_k0_zts6mmstv223(BITJOIN,330)@4
    assign lshl1_uid331_i_unnamed_k0_zts6mmstv223_q = {r62_uid328_i_unnamed_k0_zts6mmstv223_q, redist125_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_d_2_q};

    // nSubChunkLow61_uid333_i_unnamed_k0_zts6mmstv223(BITSELECT,332)@4
    assign nSubChunkLow61_uid333_i_unnamed_k0_zts6mmstv223_in = lshl1_uid331_i_unnamed_k0_zts6mmstv223_q[2:0];
    assign nSubChunkLow61_uid333_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow61_uid333_i_unnamed_k0_zts6mmstv223_in[2:0];

    // r0Sub61_uid334_i_unnamed_k0_zts6mmstv223(SUB,333)@4
    assign r0Sub61_uid334_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow61_uid333_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub61_uid334_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow61_uid332_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub61_uid334_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub61_uid334_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub61_uid334_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub61_uid334_i_unnamed_k0_zts6mmstv223_q = r0Sub61_uid334_i_unnamed_k0_zts6mmstv223_o[3:0];

    // cond61_uid337_i_unnamed_k0_zts6mmstv223(BITSELECT,336)@4
    assign cond61_uid337_i_unnamed_k0_zts6mmstv223_in = $unsigned({{61{r0Sub61_uid334_i_unnamed_k0_zts6mmstv223_q[3]}}, r0Sub61_uid334_i_unnamed_k0_zts6mmstv223_q});
    assign cond61_uid337_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond61_uid337_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign61_uid338_i_unnamed_k0_zts6mmstv223(LOGICAL,337)@4
    assign opSign61_uid338_i_unnamed_k0_zts6mmstv223_q = cond61_uid337_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid336_i_unnamed_k0_zts6mmstv223_q;

    // q61_uid344_i_unnamed_k0_zts6mmstv223(LOGICAL,343)@4 + 1
    assign q61_uid344_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign61_uid338_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q61_uid344_i_unnamed_k0_zts6mmstv223_delay ( .xin(q61_uid344_i_unnamed_k0_zts6mmstv223_qi), .xout(q61_uid344_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist382_q61_uid344_i_unnamed_k0_zts6mmstv223_q_62_split_0_wraddr(REG,5093)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist382_q61_uid344_i_unnamed_k0_zts6mmstv223_q_62_split_0_wraddr_q <= $unsigned(5'b11111);
        end
        else
        begin
            redist382_q61_uid344_i_unnamed_k0_zts6mmstv223_q_62_split_0_wraddr_q <= $unsigned(redist382_q61_uid344_i_unnamed_k0_zts6mmstv223_q_62_split_0_rdcnt_q);
        end
    end

    // redist382_q61_uid344_i_unnamed_k0_zts6mmstv223_q_62_split_0_mem(DUALMEM,5091)
    assign redist382_q61_uid344_i_unnamed_k0_zts6mmstv223_q_62_split_0_mem_ia = $unsigned(q61_uid344_i_unnamed_k0_zts6mmstv223_q);
    assign redist382_q61_uid344_i_unnamed_k0_zts6mmstv223_q_62_split_0_mem_aa = redist382_q61_uid344_i_unnamed_k0_zts6mmstv223_q_62_split_0_wraddr_q;
    assign redist382_q61_uid344_i_unnamed_k0_zts6mmstv223_q_62_split_0_mem_ab = redist382_q61_uid344_i_unnamed_k0_zts6mmstv223_q_62_split_0_rdcnt_q;
    assign redist382_q61_uid344_i_unnamed_k0_zts6mmstv223_q_62_split_0_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist382_q61_uid344_i_unnamed_k0_zts6mmstv223_q_62_split_0_mem_dmem (
        .clocken1(redist382_q61_uid344_i_unnamed_k0_zts6mmstv223_q_62_split_0_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist382_q61_uid344_i_unnamed_k0_zts6mmstv223_q_62_split_0_mem_reset0),
        .clock1(clock),
        .address_a(redist382_q61_uid344_i_unnamed_k0_zts6mmstv223_q_62_split_0_mem_aa),
        .data_a(redist382_q61_uid344_i_unnamed_k0_zts6mmstv223_q_62_split_0_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist382_q61_uid344_i_unnamed_k0_zts6mmstv223_q_62_split_0_mem_ab),
        .q_b(redist382_q61_uid344_i_unnamed_k0_zts6mmstv223_q_62_split_0_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist382_q61_uid344_i_unnamed_k0_zts6mmstv223_q_62_split_0_mem_q = redist382_q61_uid344_i_unnamed_k0_zts6mmstv223_q_62_split_0_mem_iq[0:0];

    // redist382_q61_uid344_i_unnamed_k0_zts6mmstv223_q_62(DELAY,4403)
    dspba_delay_ver #( .width(1), .depth(28), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist382_q61_uid344_i_unnamed_k0_zts6mmstv223_q_62 ( .xin(redist382_q61_uid344_i_unnamed_k0_zts6mmstv223_q_62_split_0_mem_q), .xout(redist382_q61_uid344_i_unnamed_k0_zts6mmstv223_q_62_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist381_q60_uid359_i_unnamed_k0_zts6mmstv223_q_61_split_0_notEnable(LOGICAL,5087)
    assign redist381_q60_uid359_i_unnamed_k0_zts6mmstv223_q_61_split_0_notEnable_q = $unsigned(~ (VCC_q));

    // redist381_q60_uid359_i_unnamed_k0_zts6mmstv223_q_61_split_0_nor(LOGICAL,5088)
    assign redist381_q60_uid359_i_unnamed_k0_zts6mmstv223_q_61_split_0_nor_q = ~ (redist381_q60_uid359_i_unnamed_k0_zts6mmstv223_q_61_split_0_notEnable_q | redist381_q60_uid359_i_unnamed_k0_zts6mmstv223_q_61_split_0_sticky_ena_q);

    // redist381_q60_uid359_i_unnamed_k0_zts6mmstv223_q_61_split_0_mem_last(CONSTANT,5084)
    assign redist381_q60_uid359_i_unnamed_k0_zts6mmstv223_q_61_split_0_mem_last_q = $unsigned(6'b011110);

    // redist381_q60_uid359_i_unnamed_k0_zts6mmstv223_q_61_split_0_cmp(LOGICAL,5085)
    assign redist381_q60_uid359_i_unnamed_k0_zts6mmstv223_q_61_split_0_cmp_b = {1'b0, redist381_q60_uid359_i_unnamed_k0_zts6mmstv223_q_61_split_0_rdcnt_q};
    assign redist381_q60_uid359_i_unnamed_k0_zts6mmstv223_q_61_split_0_cmp_q = $unsigned(redist381_q60_uid359_i_unnamed_k0_zts6mmstv223_q_61_split_0_mem_last_q == redist381_q60_uid359_i_unnamed_k0_zts6mmstv223_q_61_split_0_cmp_b ? 1'b1 : 1'b0);

    // redist381_q60_uid359_i_unnamed_k0_zts6mmstv223_q_61_split_0_cmpReg(REG,5086)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist381_q60_uid359_i_unnamed_k0_zts6mmstv223_q_61_split_0_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist381_q60_uid359_i_unnamed_k0_zts6mmstv223_q_61_split_0_cmpReg_q <= $unsigned(redist381_q60_uid359_i_unnamed_k0_zts6mmstv223_q_61_split_0_cmp_q);
        end
    end

    // redist381_q60_uid359_i_unnamed_k0_zts6mmstv223_q_61_split_0_sticky_ena(REG,5089)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist381_q60_uid359_i_unnamed_k0_zts6mmstv223_q_61_split_0_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist381_q60_uid359_i_unnamed_k0_zts6mmstv223_q_61_split_0_nor_q == 1'b1)
        begin
            redist381_q60_uid359_i_unnamed_k0_zts6mmstv223_q_61_split_0_sticky_ena_q <= $unsigned(redist381_q60_uid359_i_unnamed_k0_zts6mmstv223_q_61_split_0_cmpReg_q);
        end
    end

    // redist381_q60_uid359_i_unnamed_k0_zts6mmstv223_q_61_split_0_enaAnd(LOGICAL,5090)
    assign redist381_q60_uid359_i_unnamed_k0_zts6mmstv223_q_61_split_0_enaAnd_q = redist381_q60_uid359_i_unnamed_k0_zts6mmstv223_q_61_split_0_sticky_ena_q & VCC_q;

    // redist381_q60_uid359_i_unnamed_k0_zts6mmstv223_q_61_split_0_rdcnt(COUNTER,5082)
    // low=0, high=31, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist381_q60_uid359_i_unnamed_k0_zts6mmstv223_q_61_split_0_rdcnt_i <= 5'd0;
        end
        else
        begin
            redist381_q60_uid359_i_unnamed_k0_zts6mmstv223_q_61_split_0_rdcnt_i <= $unsigned(redist381_q60_uid359_i_unnamed_k0_zts6mmstv223_q_61_split_0_rdcnt_i) + $unsigned(5'd1);
        end
    end
    assign redist381_q60_uid359_i_unnamed_k0_zts6mmstv223_q_61_split_0_rdcnt_q = redist381_q60_uid359_i_unnamed_k0_zts6mmstv223_q_61_split_0_rdcnt_i[4:0];

    // redist552_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_3(DELAY,4573)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist552_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_3_q <= '0;
        end
        else
        begin
            redist552_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_3_q <= $unsigned(redist551_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_2_q);
        end
    end

    // topBitsDOR60_uid350_i_unnamed_k0_zts6mmstv223(BITSELECT,349)@5
    assign topBitsDOR60_uid350_i_unnamed_k0_zts6mmstv223_b = redist552_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_3_q[63:4];

    // topBitsDOR_uid351_i_unnamed_k0_zts6mmstv223(LOGICAL,350)@5
    assign topBitsDOR_uid351_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR60_uid350_i_unnamed_k0_zts6mmstv223_b != 60'b000000000000000000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow60_uid347_i_unnamed_k0_zts6mmstv223(BITSELECT,346)@5
    assign dSubChunkLow60_uid347_i_unnamed_k0_zts6mmstv223_in = redist552_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_3_q[3:0];
    assign dSubChunkLow60_uid347_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow60_uid347_i_unnamed_k0_zts6mmstv223_in[3:0];

    // lshl61_uid339_i_unnamed_k0_zts6mmstv223(BITSELECT,338)@4
    assign lshl61_uid339_i_unnamed_k0_zts6mmstv223_in = lshl1_uid331_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl61_uid339_i_unnamed_k0_zts6mmstv223_b = lshl61_uid339_i_unnamed_k0_zts6mmstv223_in[63:0];

    // r0SubRangeLeft61_uid340_i_unnamed_k0_zts6mmstv223(BITSELECT,339)@4
    assign r0SubRangeLeft61_uid340_i_unnamed_k0_zts6mmstv223_in = r0Sub61_uid334_i_unnamed_k0_zts6mmstv223_q[2:0];
    assign r0SubRangeLeft61_uid340_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft61_uid340_i_unnamed_k0_zts6mmstv223_in[2:0];

    // rIteriMuxFirst61_uid342_i_unnamed_k0_zts6mmstv223(BITJOIN,341)@4
    assign rIteriMuxFirst61_uid342_i_unnamed_k0_zts6mmstv223_q = {cstZ61_uid341_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft61_uid340_i_unnamed_k0_zts6mmstv223_b};

    // r61_uid343_i_unnamed_k0_zts6mmstv223(MUX,342)@4 + 1
    assign r61_uid343_i_unnamed_k0_zts6mmstv223_s = opSign61_uid338_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r61_uid343_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r61_uid343_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r61_uid343_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst61_uid342_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r61_uid343_i_unnamed_k0_zts6mmstv223_q <= lshl61_uid339_i_unnamed_k0_zts6mmstv223_b;
                default : r61_uid343_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist126_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_e_3(DELAY,4147)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist126_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_e_3_delay_0 <= '0;
            redist126_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_e_3_delay_1 <= '0;
            redist126_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_e_3_q <= '0;
        end
        else
        begin
            redist126_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_e_3_delay_0 <= $unsigned(x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_e);
            redist126_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_e_3_delay_1 <= redist126_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_e_3_delay_0;
            redist126_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_e_3_q <= redist126_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_e_3_delay_1;
        end
    end

    // lshl1_uid346_i_unnamed_k0_zts6mmstv223(BITJOIN,345)@5
    assign lshl1_uid346_i_unnamed_k0_zts6mmstv223_q = {r61_uid343_i_unnamed_k0_zts6mmstv223_q, redist126_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_e_3_q};

    // nSubChunkLow60_uid348_i_unnamed_k0_zts6mmstv223(BITSELECT,347)@5
    assign nSubChunkLow60_uid348_i_unnamed_k0_zts6mmstv223_in = lshl1_uid346_i_unnamed_k0_zts6mmstv223_q[3:0];
    assign nSubChunkLow60_uid348_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow60_uid348_i_unnamed_k0_zts6mmstv223_in[3:0];

    // r0Sub60_uid349_i_unnamed_k0_zts6mmstv223(SUB,348)@5
    assign r0Sub60_uid349_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow60_uid348_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub60_uid349_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow60_uid347_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub60_uid349_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub60_uid349_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub60_uid349_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub60_uid349_i_unnamed_k0_zts6mmstv223_q = r0Sub60_uid349_i_unnamed_k0_zts6mmstv223_o[4:0];

    // cond60_uid352_i_unnamed_k0_zts6mmstv223(BITSELECT,351)@5
    assign cond60_uid352_i_unnamed_k0_zts6mmstv223_in = $unsigned({{60{r0Sub60_uid349_i_unnamed_k0_zts6mmstv223_q[4]}}, r0Sub60_uid349_i_unnamed_k0_zts6mmstv223_q});
    assign cond60_uid352_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond60_uid352_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign60_uid353_i_unnamed_k0_zts6mmstv223(LOGICAL,352)@5
    assign opSign60_uid353_i_unnamed_k0_zts6mmstv223_q = cond60_uid352_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid351_i_unnamed_k0_zts6mmstv223_q;

    // q60_uid359_i_unnamed_k0_zts6mmstv223(LOGICAL,358)@5 + 1
    assign q60_uid359_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign60_uid353_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q60_uid359_i_unnamed_k0_zts6mmstv223_delay ( .xin(q60_uid359_i_unnamed_k0_zts6mmstv223_qi), .xout(q60_uid359_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist381_q60_uid359_i_unnamed_k0_zts6mmstv223_q_61_split_0_wraddr(REG,5083)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist381_q60_uid359_i_unnamed_k0_zts6mmstv223_q_61_split_0_wraddr_q <= $unsigned(5'b11111);
        end
        else
        begin
            redist381_q60_uid359_i_unnamed_k0_zts6mmstv223_q_61_split_0_wraddr_q <= $unsigned(redist381_q60_uid359_i_unnamed_k0_zts6mmstv223_q_61_split_0_rdcnt_q);
        end
    end

    // redist381_q60_uid359_i_unnamed_k0_zts6mmstv223_q_61_split_0_mem(DUALMEM,5081)
    assign redist381_q60_uid359_i_unnamed_k0_zts6mmstv223_q_61_split_0_mem_ia = $unsigned(q60_uid359_i_unnamed_k0_zts6mmstv223_q);
    assign redist381_q60_uid359_i_unnamed_k0_zts6mmstv223_q_61_split_0_mem_aa = redist381_q60_uid359_i_unnamed_k0_zts6mmstv223_q_61_split_0_wraddr_q;
    assign redist381_q60_uid359_i_unnamed_k0_zts6mmstv223_q_61_split_0_mem_ab = redist381_q60_uid359_i_unnamed_k0_zts6mmstv223_q_61_split_0_rdcnt_q;
    assign redist381_q60_uid359_i_unnamed_k0_zts6mmstv223_q_61_split_0_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist381_q60_uid359_i_unnamed_k0_zts6mmstv223_q_61_split_0_mem_dmem (
        .clocken1(redist381_q60_uid359_i_unnamed_k0_zts6mmstv223_q_61_split_0_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist381_q60_uid359_i_unnamed_k0_zts6mmstv223_q_61_split_0_mem_reset0),
        .clock1(clock),
        .address_a(redist381_q60_uid359_i_unnamed_k0_zts6mmstv223_q_61_split_0_mem_aa),
        .data_a(redist381_q60_uid359_i_unnamed_k0_zts6mmstv223_q_61_split_0_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist381_q60_uid359_i_unnamed_k0_zts6mmstv223_q_61_split_0_mem_ab),
        .q_b(redist381_q60_uid359_i_unnamed_k0_zts6mmstv223_q_61_split_0_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist381_q60_uid359_i_unnamed_k0_zts6mmstv223_q_61_split_0_mem_q = redist381_q60_uid359_i_unnamed_k0_zts6mmstv223_q_61_split_0_mem_iq[0:0];

    // redist381_q60_uid359_i_unnamed_k0_zts6mmstv223_q_61(DELAY,4402)
    dspba_delay_ver #( .width(1), .depth(27), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist381_q60_uid359_i_unnamed_k0_zts6mmstv223_q_61 ( .xin(redist381_q60_uid359_i_unnamed_k0_zts6mmstv223_q_61_split_0_mem_q), .xout(redist381_q60_uid359_i_unnamed_k0_zts6mmstv223_q_61_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist553_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_4(DELAY,4574)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist553_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_4_q <= '0;
        end
        else
        begin
            redist553_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_4_q <= $unsigned(redist552_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_3_q);
        end
    end

    // topBitsDOR59_uid365_i_unnamed_k0_zts6mmstv223(BITSELECT,364)@6
    assign topBitsDOR59_uid365_i_unnamed_k0_zts6mmstv223_b = redist553_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_4_q[63:5];

    // topBitsDOR_uid366_i_unnamed_k0_zts6mmstv223(LOGICAL,365)@6
    assign topBitsDOR_uid366_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR59_uid365_i_unnamed_k0_zts6mmstv223_b != 59'b00000000000000000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow59_uid362_i_unnamed_k0_zts6mmstv223(BITSELECT,361)@6
    assign dSubChunkLow59_uid362_i_unnamed_k0_zts6mmstv223_in = redist553_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_4_q[4:0];
    assign dSubChunkLow59_uid362_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow59_uid362_i_unnamed_k0_zts6mmstv223_in[4:0];

    // lshl60_uid354_i_unnamed_k0_zts6mmstv223(BITSELECT,353)@5
    assign lshl60_uid354_i_unnamed_k0_zts6mmstv223_in = lshl1_uid346_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl60_uid354_i_unnamed_k0_zts6mmstv223_b = lshl60_uid354_i_unnamed_k0_zts6mmstv223_in[63:0];

    // r0SubRangeLeft60_uid355_i_unnamed_k0_zts6mmstv223(BITSELECT,354)@5
    assign r0SubRangeLeft60_uid355_i_unnamed_k0_zts6mmstv223_in = r0Sub60_uid349_i_unnamed_k0_zts6mmstv223_q[3:0];
    assign r0SubRangeLeft60_uid355_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft60_uid355_i_unnamed_k0_zts6mmstv223_in[3:0];

    // rIteriMuxFirst60_uid357_i_unnamed_k0_zts6mmstv223(BITJOIN,356)@5
    assign rIteriMuxFirst60_uid357_i_unnamed_k0_zts6mmstv223_q = {cstZ60_uid356_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft60_uid355_i_unnamed_k0_zts6mmstv223_b};

    // r60_uid358_i_unnamed_k0_zts6mmstv223(MUX,357)@5 + 1
    assign r60_uid358_i_unnamed_k0_zts6mmstv223_s = opSign60_uid353_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r60_uid358_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r60_uid358_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r60_uid358_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst60_uid357_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r60_uid358_i_unnamed_k0_zts6mmstv223_q <= lshl60_uid354_i_unnamed_k0_zts6mmstv223_b;
                default : r60_uid358_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist127_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_f_4(DELAY,4148)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist127_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_f_4_delay_0 <= '0;
            redist127_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_f_4_delay_1 <= '0;
            redist127_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_f_4_delay_2 <= '0;
            redist127_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_f_4_q <= '0;
        end
        else
        begin
            redist127_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_f_4_delay_0 <= $unsigned(x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_f);
            redist127_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_f_4_delay_1 <= redist127_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_f_4_delay_0;
            redist127_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_f_4_delay_2 <= redist127_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_f_4_delay_1;
            redist127_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_f_4_q <= redist127_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_f_4_delay_2;
        end
    end

    // lshl1_uid361_i_unnamed_k0_zts6mmstv223(BITJOIN,360)@6
    assign lshl1_uid361_i_unnamed_k0_zts6mmstv223_q = {r60_uid358_i_unnamed_k0_zts6mmstv223_q, redist127_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_f_4_q};

    // nSubChunkLow59_uid363_i_unnamed_k0_zts6mmstv223(BITSELECT,362)@6
    assign nSubChunkLow59_uid363_i_unnamed_k0_zts6mmstv223_in = lshl1_uid361_i_unnamed_k0_zts6mmstv223_q[4:0];
    assign nSubChunkLow59_uid363_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow59_uid363_i_unnamed_k0_zts6mmstv223_in[4:0];

    // r0Sub59_uid364_i_unnamed_k0_zts6mmstv223(SUB,363)@6
    assign r0Sub59_uid364_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow59_uid363_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub59_uid364_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow59_uid362_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub59_uid364_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub59_uid364_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub59_uid364_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub59_uid364_i_unnamed_k0_zts6mmstv223_q = r0Sub59_uid364_i_unnamed_k0_zts6mmstv223_o[5:0];

    // cond59_uid367_i_unnamed_k0_zts6mmstv223(BITSELECT,366)@6
    assign cond59_uid367_i_unnamed_k0_zts6mmstv223_in = $unsigned({{59{r0Sub59_uid364_i_unnamed_k0_zts6mmstv223_q[5]}}, r0Sub59_uid364_i_unnamed_k0_zts6mmstv223_q});
    assign cond59_uid367_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond59_uid367_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign59_uid368_i_unnamed_k0_zts6mmstv223(LOGICAL,367)@6
    assign opSign59_uid368_i_unnamed_k0_zts6mmstv223_q = cond59_uid367_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid366_i_unnamed_k0_zts6mmstv223_q;

    // q59_uid374_i_unnamed_k0_zts6mmstv223(LOGICAL,373)@6 + 1
    assign q59_uid374_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign59_uid368_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q59_uid374_i_unnamed_k0_zts6mmstv223_delay ( .xin(q59_uid374_i_unnamed_k0_zts6mmstv223_qi), .xout(q59_uid374_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist380_q59_uid374_i_unnamed_k0_zts6mmstv223_q_60(DELAY,4401)
    dspba_delay_ver #( .width(1), .depth(59), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist380_q59_uid374_i_unnamed_k0_zts6mmstv223_q_60 ( .xin(q59_uid374_i_unnamed_k0_zts6mmstv223_q), .xout(redist380_q59_uid374_i_unnamed_k0_zts6mmstv223_q_60_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist554_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_5(DELAY,4575)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist554_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_5_q <= '0;
        end
        else
        begin
            redist554_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_5_q <= $unsigned(redist553_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_4_q);
        end
    end

    // topBitsDOR58_uid380_i_unnamed_k0_zts6mmstv223(BITSELECT,379)@7
    assign topBitsDOR58_uid380_i_unnamed_k0_zts6mmstv223_b = redist554_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_5_q[63:6];

    // topBitsDOR_uid381_i_unnamed_k0_zts6mmstv223(LOGICAL,380)@7
    assign topBitsDOR_uid381_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR58_uid380_i_unnamed_k0_zts6mmstv223_b != 58'b0000000000000000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow58_uid377_i_unnamed_k0_zts6mmstv223(BITSELECT,376)@7
    assign dSubChunkLow58_uid377_i_unnamed_k0_zts6mmstv223_in = redist554_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_5_q[5:0];
    assign dSubChunkLow58_uid377_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow58_uid377_i_unnamed_k0_zts6mmstv223_in[5:0];

    // lshl59_uid369_i_unnamed_k0_zts6mmstv223(BITSELECT,368)@6
    assign lshl59_uid369_i_unnamed_k0_zts6mmstv223_in = lshl1_uid361_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl59_uid369_i_unnamed_k0_zts6mmstv223_b = lshl59_uid369_i_unnamed_k0_zts6mmstv223_in[63:0];

    // r0SubRangeLeft59_uid370_i_unnamed_k0_zts6mmstv223(BITSELECT,369)@6
    assign r0SubRangeLeft59_uid370_i_unnamed_k0_zts6mmstv223_in = r0Sub59_uid364_i_unnamed_k0_zts6mmstv223_q[4:0];
    assign r0SubRangeLeft59_uid370_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft59_uid370_i_unnamed_k0_zts6mmstv223_in[4:0];

    // rIteriMuxFirst59_uid372_i_unnamed_k0_zts6mmstv223(BITJOIN,371)@6
    assign rIteriMuxFirst59_uid372_i_unnamed_k0_zts6mmstv223_q = {cstZ59_uid371_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft59_uid370_i_unnamed_k0_zts6mmstv223_b};

    // r59_uid373_i_unnamed_k0_zts6mmstv223(MUX,372)@6 + 1
    assign r59_uid373_i_unnamed_k0_zts6mmstv223_s = opSign59_uid368_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r59_uid373_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r59_uid373_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r59_uid373_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst59_uid372_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r59_uid373_i_unnamed_k0_zts6mmstv223_q <= lshl59_uid369_i_unnamed_k0_zts6mmstv223_b;
                default : r59_uid373_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist128_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_g_5(DELAY,4149)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist128_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_g_5_delay_0 <= '0;
            redist128_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_g_5_delay_1 <= '0;
            redist128_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_g_5_delay_2 <= '0;
            redist128_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_g_5_delay_3 <= '0;
            redist128_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_g_5_q <= '0;
        end
        else
        begin
            redist128_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_g_5_delay_0 <= $unsigned(x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_g);
            redist128_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_g_5_delay_1 <= redist128_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_g_5_delay_0;
            redist128_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_g_5_delay_2 <= redist128_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_g_5_delay_1;
            redist128_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_g_5_delay_3 <= redist128_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_g_5_delay_2;
            redist128_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_g_5_q <= redist128_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_g_5_delay_3;
        end
    end

    // lshl1_uid376_i_unnamed_k0_zts6mmstv223(BITJOIN,375)@7
    assign lshl1_uid376_i_unnamed_k0_zts6mmstv223_q = {r59_uid373_i_unnamed_k0_zts6mmstv223_q, redist128_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_g_5_q};

    // nSubChunkLow58_uid378_i_unnamed_k0_zts6mmstv223(BITSELECT,377)@7
    assign nSubChunkLow58_uid378_i_unnamed_k0_zts6mmstv223_in = lshl1_uid376_i_unnamed_k0_zts6mmstv223_q[5:0];
    assign nSubChunkLow58_uid378_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow58_uid378_i_unnamed_k0_zts6mmstv223_in[5:0];

    // r0Sub58_uid379_i_unnamed_k0_zts6mmstv223(SUB,378)@7
    assign r0Sub58_uid379_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow58_uid378_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub58_uid379_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow58_uid377_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub58_uid379_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub58_uid379_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub58_uid379_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub58_uid379_i_unnamed_k0_zts6mmstv223_q = r0Sub58_uid379_i_unnamed_k0_zts6mmstv223_o[6:0];

    // cond58_uid382_i_unnamed_k0_zts6mmstv223(BITSELECT,381)@7
    assign cond58_uid382_i_unnamed_k0_zts6mmstv223_in = $unsigned({{58{r0Sub58_uid379_i_unnamed_k0_zts6mmstv223_q[6]}}, r0Sub58_uid379_i_unnamed_k0_zts6mmstv223_q});
    assign cond58_uid382_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond58_uid382_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign58_uid383_i_unnamed_k0_zts6mmstv223(LOGICAL,382)@7
    assign opSign58_uid383_i_unnamed_k0_zts6mmstv223_q = cond58_uid382_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid381_i_unnamed_k0_zts6mmstv223_q;

    // q58_uid389_i_unnamed_k0_zts6mmstv223(LOGICAL,388)@7 + 1
    assign q58_uid389_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign58_uid383_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q58_uid389_i_unnamed_k0_zts6mmstv223_delay ( .xin(q58_uid389_i_unnamed_k0_zts6mmstv223_qi), .xout(q58_uid389_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist379_q58_uid389_i_unnamed_k0_zts6mmstv223_q_59(DELAY,4400)
    dspba_delay_ver #( .width(1), .depth(58), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist379_q58_uid389_i_unnamed_k0_zts6mmstv223_q_59 ( .xin(q58_uid389_i_unnamed_k0_zts6mmstv223_q), .xout(redist379_q58_uid389_i_unnamed_k0_zts6mmstv223_q_59_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist555_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_6(DELAY,4576)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist555_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_6_q <= '0;
        end
        else
        begin
            redist555_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_6_q <= $unsigned(redist554_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_5_q);
        end
    end

    // topBitsDOR57_uid395_i_unnamed_k0_zts6mmstv223(BITSELECT,394)@8
    assign topBitsDOR57_uid395_i_unnamed_k0_zts6mmstv223_b = redist555_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_6_q[63:7];

    // topBitsDOR_uid396_i_unnamed_k0_zts6mmstv223(LOGICAL,395)@8
    assign topBitsDOR_uid396_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR57_uid395_i_unnamed_k0_zts6mmstv223_b != 57'b000000000000000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow57_uid392_i_unnamed_k0_zts6mmstv223(BITSELECT,391)@8
    assign dSubChunkLow57_uid392_i_unnamed_k0_zts6mmstv223_in = redist555_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_6_q[6:0];
    assign dSubChunkLow57_uid392_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow57_uid392_i_unnamed_k0_zts6mmstv223_in[6:0];

    // lshl58_uid384_i_unnamed_k0_zts6mmstv223(BITSELECT,383)@7
    assign lshl58_uid384_i_unnamed_k0_zts6mmstv223_in = lshl1_uid376_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl58_uid384_i_unnamed_k0_zts6mmstv223_b = lshl58_uid384_i_unnamed_k0_zts6mmstv223_in[63:0];

    // r0SubRangeLeft58_uid385_i_unnamed_k0_zts6mmstv223(BITSELECT,384)@7
    assign r0SubRangeLeft58_uid385_i_unnamed_k0_zts6mmstv223_in = r0Sub58_uid379_i_unnamed_k0_zts6mmstv223_q[5:0];
    assign r0SubRangeLeft58_uid385_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft58_uid385_i_unnamed_k0_zts6mmstv223_in[5:0];

    // rIteriMuxFirst58_uid387_i_unnamed_k0_zts6mmstv223(BITJOIN,386)@7
    assign rIteriMuxFirst58_uid387_i_unnamed_k0_zts6mmstv223_q = {cstZ58_uid386_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft58_uid385_i_unnamed_k0_zts6mmstv223_b};

    // r58_uid388_i_unnamed_k0_zts6mmstv223(MUX,387)@7 + 1
    assign r58_uid388_i_unnamed_k0_zts6mmstv223_s = opSign58_uid383_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r58_uid388_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r58_uid388_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r58_uid388_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst58_uid387_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r58_uid388_i_unnamed_k0_zts6mmstv223_q <= lshl58_uid384_i_unnamed_k0_zts6mmstv223_b;
                default : r58_uid388_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist129_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_h_6(DELAY,4150)
    dspba_delay_ver #( .width(1), .depth(6), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist129_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_h_6 ( .xin(x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_h), .xout(redist129_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_h_6_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid391_i_unnamed_k0_zts6mmstv223(BITJOIN,390)@8
    assign lshl1_uid391_i_unnamed_k0_zts6mmstv223_q = {r58_uid388_i_unnamed_k0_zts6mmstv223_q, redist129_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_h_6_q};

    // nSubChunkLow57_uid393_i_unnamed_k0_zts6mmstv223(BITSELECT,392)@8
    assign nSubChunkLow57_uid393_i_unnamed_k0_zts6mmstv223_in = lshl1_uid391_i_unnamed_k0_zts6mmstv223_q[6:0];
    assign nSubChunkLow57_uid393_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow57_uid393_i_unnamed_k0_zts6mmstv223_in[6:0];

    // r0Sub57_uid394_i_unnamed_k0_zts6mmstv223(SUB,393)@8
    assign r0Sub57_uid394_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow57_uid393_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub57_uid394_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow57_uid392_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub57_uid394_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub57_uid394_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub57_uid394_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub57_uid394_i_unnamed_k0_zts6mmstv223_q = r0Sub57_uid394_i_unnamed_k0_zts6mmstv223_o[7:0];

    // cond57_uid397_i_unnamed_k0_zts6mmstv223(BITSELECT,396)@8
    assign cond57_uid397_i_unnamed_k0_zts6mmstv223_in = $unsigned({{57{r0Sub57_uid394_i_unnamed_k0_zts6mmstv223_q[7]}}, r0Sub57_uid394_i_unnamed_k0_zts6mmstv223_q});
    assign cond57_uid397_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond57_uid397_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign57_uid398_i_unnamed_k0_zts6mmstv223(LOGICAL,397)@8
    assign opSign57_uid398_i_unnamed_k0_zts6mmstv223_q = cond57_uid397_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid396_i_unnamed_k0_zts6mmstv223_q;

    // q57_uid404_i_unnamed_k0_zts6mmstv223(LOGICAL,403)@8 + 1
    assign q57_uid404_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign57_uid398_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q57_uid404_i_unnamed_k0_zts6mmstv223_delay ( .xin(q57_uid404_i_unnamed_k0_zts6mmstv223_qi), .xout(q57_uid404_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist378_q57_uid404_i_unnamed_k0_zts6mmstv223_q_58(DELAY,4399)
    dspba_delay_ver #( .width(1), .depth(57), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist378_q57_uid404_i_unnamed_k0_zts6mmstv223_q_58 ( .xin(q57_uid404_i_unnamed_k0_zts6mmstv223_q), .xout(redist378_q57_uid404_i_unnamed_k0_zts6mmstv223_q_58_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist556_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_7(DELAY,4577)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist556_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_7_q <= '0;
        end
        else
        begin
            redist556_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_7_q <= $unsigned(redist555_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_6_q);
        end
    end

    // topBitsDOR56_uid410_i_unnamed_k0_zts6mmstv223(BITSELECT,409)@9
    assign topBitsDOR56_uid410_i_unnamed_k0_zts6mmstv223_b = redist556_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_7_q[63:8];

    // topBitsDOR_uid411_i_unnamed_k0_zts6mmstv223(LOGICAL,410)@9
    assign topBitsDOR_uid411_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR56_uid410_i_unnamed_k0_zts6mmstv223_b != 56'b00000000000000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow56_uid407_i_unnamed_k0_zts6mmstv223(BITSELECT,406)@9
    assign dSubChunkLow56_uid407_i_unnamed_k0_zts6mmstv223_in = redist556_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_7_q[7:0];
    assign dSubChunkLow56_uid407_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow56_uid407_i_unnamed_k0_zts6mmstv223_in[7:0];

    // lshl57_uid399_i_unnamed_k0_zts6mmstv223(BITSELECT,398)@8
    assign lshl57_uid399_i_unnamed_k0_zts6mmstv223_in = lshl1_uid391_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl57_uid399_i_unnamed_k0_zts6mmstv223_b = lshl57_uid399_i_unnamed_k0_zts6mmstv223_in[63:0];

    // r0SubRangeLeft57_uid400_i_unnamed_k0_zts6mmstv223(BITSELECT,399)@8
    assign r0SubRangeLeft57_uid400_i_unnamed_k0_zts6mmstv223_in = r0Sub57_uid394_i_unnamed_k0_zts6mmstv223_q[6:0];
    assign r0SubRangeLeft57_uid400_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft57_uid400_i_unnamed_k0_zts6mmstv223_in[6:0];

    // rIteriMuxFirst57_uid402_i_unnamed_k0_zts6mmstv223(BITJOIN,401)@8
    assign rIteriMuxFirst57_uid402_i_unnamed_k0_zts6mmstv223_q = {cstZ57_uid401_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft57_uid400_i_unnamed_k0_zts6mmstv223_b};

    // r57_uid403_i_unnamed_k0_zts6mmstv223(MUX,402)@8 + 1
    assign r57_uid403_i_unnamed_k0_zts6mmstv223_s = opSign57_uid398_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r57_uid403_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r57_uid403_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r57_uid403_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst57_uid402_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r57_uid403_i_unnamed_k0_zts6mmstv223_q <= lshl57_uid399_i_unnamed_k0_zts6mmstv223_b;
                default : r57_uid403_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist130_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_i_7(DELAY,4151)
    dspba_delay_ver #( .width(1), .depth(7), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist130_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_i_7 ( .xin(x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_i), .xout(redist130_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_i_7_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid406_i_unnamed_k0_zts6mmstv223(BITJOIN,405)@9
    assign lshl1_uid406_i_unnamed_k0_zts6mmstv223_q = {r57_uid403_i_unnamed_k0_zts6mmstv223_q, redist130_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_i_7_q};

    // nSubChunkLow56_uid408_i_unnamed_k0_zts6mmstv223(BITSELECT,407)@9
    assign nSubChunkLow56_uid408_i_unnamed_k0_zts6mmstv223_in = lshl1_uid406_i_unnamed_k0_zts6mmstv223_q[7:0];
    assign nSubChunkLow56_uid408_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow56_uid408_i_unnamed_k0_zts6mmstv223_in[7:0];

    // r0Sub56_uid409_i_unnamed_k0_zts6mmstv223(SUB,408)@9
    assign r0Sub56_uid409_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow56_uid408_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub56_uid409_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow56_uid407_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub56_uid409_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub56_uid409_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub56_uid409_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub56_uid409_i_unnamed_k0_zts6mmstv223_q = r0Sub56_uid409_i_unnamed_k0_zts6mmstv223_o[8:0];

    // cond56_uid412_i_unnamed_k0_zts6mmstv223(BITSELECT,411)@9
    assign cond56_uid412_i_unnamed_k0_zts6mmstv223_in = $unsigned({{56{r0Sub56_uid409_i_unnamed_k0_zts6mmstv223_q[8]}}, r0Sub56_uid409_i_unnamed_k0_zts6mmstv223_q});
    assign cond56_uid412_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond56_uid412_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign56_uid413_i_unnamed_k0_zts6mmstv223(LOGICAL,412)@9
    assign opSign56_uid413_i_unnamed_k0_zts6mmstv223_q = cond56_uid412_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid411_i_unnamed_k0_zts6mmstv223_q;

    // q56_uid419_i_unnamed_k0_zts6mmstv223(LOGICAL,418)@9 + 1
    assign q56_uid419_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign56_uid413_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q56_uid419_i_unnamed_k0_zts6mmstv223_delay ( .xin(q56_uid419_i_unnamed_k0_zts6mmstv223_qi), .xout(q56_uid419_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist377_q56_uid419_i_unnamed_k0_zts6mmstv223_q_57(DELAY,4398)
    dspba_delay_ver #( .width(1), .depth(56), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist377_q56_uid419_i_unnamed_k0_zts6mmstv223_q_57 ( .xin(q56_uid419_i_unnamed_k0_zts6mmstv223_q), .xout(redist377_q56_uid419_i_unnamed_k0_zts6mmstv223_q_57_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist557_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_8(DELAY,4578)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist557_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_8_q <= '0;
        end
        else
        begin
            redist557_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_8_q <= $unsigned(redist556_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_7_q);
        end
    end

    // topBitsDOR55_uid425_i_unnamed_k0_zts6mmstv223(BITSELECT,424)@10
    assign topBitsDOR55_uid425_i_unnamed_k0_zts6mmstv223_b = redist557_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_8_q[63:9];

    // topBitsDOR_uid426_i_unnamed_k0_zts6mmstv223(LOGICAL,425)@10
    assign topBitsDOR_uid426_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR55_uid425_i_unnamed_k0_zts6mmstv223_b != 55'b0000000000000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow55_uid422_i_unnamed_k0_zts6mmstv223(BITSELECT,421)@10
    assign dSubChunkLow55_uid422_i_unnamed_k0_zts6mmstv223_in = redist557_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_8_q[8:0];
    assign dSubChunkLow55_uid422_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow55_uid422_i_unnamed_k0_zts6mmstv223_in[8:0];

    // lshl56_uid414_i_unnamed_k0_zts6mmstv223(BITSELECT,413)@9
    assign lshl56_uid414_i_unnamed_k0_zts6mmstv223_in = lshl1_uid406_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl56_uid414_i_unnamed_k0_zts6mmstv223_b = lshl56_uid414_i_unnamed_k0_zts6mmstv223_in[63:0];

    // r0SubRangeLeft56_uid415_i_unnamed_k0_zts6mmstv223(BITSELECT,414)@9
    assign r0SubRangeLeft56_uid415_i_unnamed_k0_zts6mmstv223_in = r0Sub56_uid409_i_unnamed_k0_zts6mmstv223_q[7:0];
    assign r0SubRangeLeft56_uid415_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft56_uid415_i_unnamed_k0_zts6mmstv223_in[7:0];

    // rIteriMuxFirst56_uid417_i_unnamed_k0_zts6mmstv223(BITJOIN,416)@9
    assign rIteriMuxFirst56_uid417_i_unnamed_k0_zts6mmstv223_q = {cstZ56_uid416_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft56_uid415_i_unnamed_k0_zts6mmstv223_b};

    // r56_uid418_i_unnamed_k0_zts6mmstv223(MUX,417)@9 + 1
    assign r56_uid418_i_unnamed_k0_zts6mmstv223_s = opSign56_uid413_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r56_uid418_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r56_uid418_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r56_uid418_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst56_uid417_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r56_uid418_i_unnamed_k0_zts6mmstv223_q <= lshl56_uid414_i_unnamed_k0_zts6mmstv223_b;
                default : r56_uid418_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist131_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_j_8(DELAY,4152)
    dspba_delay_ver #( .width(1), .depth(8), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist131_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_j_8 ( .xin(x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_j), .xout(redist131_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_j_8_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid421_i_unnamed_k0_zts6mmstv223(BITJOIN,420)@10
    assign lshl1_uid421_i_unnamed_k0_zts6mmstv223_q = {r56_uid418_i_unnamed_k0_zts6mmstv223_q, redist131_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_j_8_q};

    // nSubChunkLow55_uid423_i_unnamed_k0_zts6mmstv223(BITSELECT,422)@10
    assign nSubChunkLow55_uid423_i_unnamed_k0_zts6mmstv223_in = lshl1_uid421_i_unnamed_k0_zts6mmstv223_q[8:0];
    assign nSubChunkLow55_uid423_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow55_uid423_i_unnamed_k0_zts6mmstv223_in[8:0];

    // r0Sub55_uid424_i_unnamed_k0_zts6mmstv223(SUB,423)@10
    assign r0Sub55_uid424_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow55_uid423_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub55_uid424_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow55_uid422_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub55_uid424_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub55_uid424_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub55_uid424_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub55_uid424_i_unnamed_k0_zts6mmstv223_q = r0Sub55_uid424_i_unnamed_k0_zts6mmstv223_o[9:0];

    // cond55_uid427_i_unnamed_k0_zts6mmstv223(BITSELECT,426)@10
    assign cond55_uid427_i_unnamed_k0_zts6mmstv223_in = $unsigned({{55{r0Sub55_uid424_i_unnamed_k0_zts6mmstv223_q[9]}}, r0Sub55_uid424_i_unnamed_k0_zts6mmstv223_q});
    assign cond55_uid427_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond55_uid427_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign55_uid428_i_unnamed_k0_zts6mmstv223(LOGICAL,427)@10
    assign opSign55_uid428_i_unnamed_k0_zts6mmstv223_q = cond55_uid427_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid426_i_unnamed_k0_zts6mmstv223_q;

    // q55_uid434_i_unnamed_k0_zts6mmstv223(LOGICAL,433)@10 + 1
    assign q55_uid434_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign55_uid428_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q55_uid434_i_unnamed_k0_zts6mmstv223_delay ( .xin(q55_uid434_i_unnamed_k0_zts6mmstv223_qi), .xout(q55_uid434_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist376_q55_uid434_i_unnamed_k0_zts6mmstv223_q_56(DELAY,4397)
    dspba_delay_ver #( .width(1), .depth(55), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist376_q55_uid434_i_unnamed_k0_zts6mmstv223_q_56 ( .xin(q55_uid434_i_unnamed_k0_zts6mmstv223_q), .xout(redist376_q55_uid434_i_unnamed_k0_zts6mmstv223_q_56_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist558_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_9(DELAY,4579)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist558_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_9_q <= '0;
        end
        else
        begin
            redist558_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_9_q <= $unsigned(redist557_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_8_q);
        end
    end

    // topBitsDOR54_uid440_i_unnamed_k0_zts6mmstv223(BITSELECT,439)@11
    assign topBitsDOR54_uid440_i_unnamed_k0_zts6mmstv223_b = redist558_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_9_q[63:10];

    // topBitsDOR_uid441_i_unnamed_k0_zts6mmstv223(LOGICAL,440)@11
    assign topBitsDOR_uid441_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR54_uid440_i_unnamed_k0_zts6mmstv223_b != 54'b000000000000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow54_uid437_i_unnamed_k0_zts6mmstv223(BITSELECT,436)@11
    assign dSubChunkLow54_uid437_i_unnamed_k0_zts6mmstv223_in = redist558_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_9_q[9:0];
    assign dSubChunkLow54_uid437_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow54_uid437_i_unnamed_k0_zts6mmstv223_in[9:0];

    // lshl55_uid429_i_unnamed_k0_zts6mmstv223(BITSELECT,428)@10
    assign lshl55_uid429_i_unnamed_k0_zts6mmstv223_in = lshl1_uid421_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl55_uid429_i_unnamed_k0_zts6mmstv223_b = lshl55_uid429_i_unnamed_k0_zts6mmstv223_in[63:0];

    // r0SubRangeLeft55_uid430_i_unnamed_k0_zts6mmstv223(BITSELECT,429)@10
    assign r0SubRangeLeft55_uid430_i_unnamed_k0_zts6mmstv223_in = r0Sub55_uid424_i_unnamed_k0_zts6mmstv223_q[8:0];
    assign r0SubRangeLeft55_uid430_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft55_uid430_i_unnamed_k0_zts6mmstv223_in[8:0];

    // rIteriMuxFirst55_uid432_i_unnamed_k0_zts6mmstv223(BITJOIN,431)@10
    assign rIteriMuxFirst55_uid432_i_unnamed_k0_zts6mmstv223_q = {cstZ55_uid431_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft55_uid430_i_unnamed_k0_zts6mmstv223_b};

    // r55_uid433_i_unnamed_k0_zts6mmstv223(MUX,432)@10 + 1
    assign r55_uid433_i_unnamed_k0_zts6mmstv223_s = opSign55_uid428_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r55_uid433_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r55_uid433_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r55_uid433_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst55_uid432_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r55_uid433_i_unnamed_k0_zts6mmstv223_q <= lshl55_uid429_i_unnamed_k0_zts6mmstv223_b;
                default : r55_uid433_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist132_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_k_9(DELAY,4153)
    dspba_delay_ver #( .width(1), .depth(9), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist132_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_k_9 ( .xin(x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_k), .xout(redist132_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_k_9_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid436_i_unnamed_k0_zts6mmstv223(BITJOIN,435)@11
    assign lshl1_uid436_i_unnamed_k0_zts6mmstv223_q = {r55_uid433_i_unnamed_k0_zts6mmstv223_q, redist132_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_k_9_q};

    // nSubChunkLow54_uid438_i_unnamed_k0_zts6mmstv223(BITSELECT,437)@11
    assign nSubChunkLow54_uid438_i_unnamed_k0_zts6mmstv223_in = lshl1_uid436_i_unnamed_k0_zts6mmstv223_q[9:0];
    assign nSubChunkLow54_uid438_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow54_uid438_i_unnamed_k0_zts6mmstv223_in[9:0];

    // r0Sub54_uid439_i_unnamed_k0_zts6mmstv223(SUB,438)@11
    assign r0Sub54_uid439_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow54_uid438_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub54_uid439_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow54_uid437_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub54_uid439_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub54_uid439_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub54_uid439_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub54_uid439_i_unnamed_k0_zts6mmstv223_q = r0Sub54_uid439_i_unnamed_k0_zts6mmstv223_o[10:0];

    // cond54_uid442_i_unnamed_k0_zts6mmstv223(BITSELECT,441)@11
    assign cond54_uid442_i_unnamed_k0_zts6mmstv223_in = $unsigned({{54{r0Sub54_uid439_i_unnamed_k0_zts6mmstv223_q[10]}}, r0Sub54_uid439_i_unnamed_k0_zts6mmstv223_q});
    assign cond54_uid442_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond54_uid442_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign54_uid443_i_unnamed_k0_zts6mmstv223(LOGICAL,442)@11
    assign opSign54_uid443_i_unnamed_k0_zts6mmstv223_q = cond54_uid442_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid441_i_unnamed_k0_zts6mmstv223_q;

    // q54_uid449_i_unnamed_k0_zts6mmstv223(LOGICAL,448)@11 + 1
    assign q54_uid449_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign54_uid443_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q54_uid449_i_unnamed_k0_zts6mmstv223_delay ( .xin(q54_uid449_i_unnamed_k0_zts6mmstv223_qi), .xout(q54_uid449_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist375_q54_uid449_i_unnamed_k0_zts6mmstv223_q_55(DELAY,4396)
    dspba_delay_ver #( .width(1), .depth(54), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist375_q54_uid449_i_unnamed_k0_zts6mmstv223_q_55 ( .xin(q54_uid449_i_unnamed_k0_zts6mmstv223_q), .xout(redist375_q54_uid449_i_unnamed_k0_zts6mmstv223_q_55_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist559_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_10(DELAY,4580)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist559_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_10_q <= '0;
        end
        else
        begin
            redist559_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_10_q <= $unsigned(redist558_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_9_q);
        end
    end

    // topBitsDOR53_uid455_i_unnamed_k0_zts6mmstv223(BITSELECT,454)@12
    assign topBitsDOR53_uid455_i_unnamed_k0_zts6mmstv223_b = redist559_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_10_q[63:11];

    // topBitsDOR_uid456_i_unnamed_k0_zts6mmstv223(LOGICAL,455)@12
    assign topBitsDOR_uid456_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR53_uid455_i_unnamed_k0_zts6mmstv223_b != 53'b00000000000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow53_uid452_i_unnamed_k0_zts6mmstv223(BITSELECT,451)@12
    assign dSubChunkLow53_uid452_i_unnamed_k0_zts6mmstv223_in = redist559_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_10_q[10:0];
    assign dSubChunkLow53_uid452_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow53_uid452_i_unnamed_k0_zts6mmstv223_in[10:0];

    // lshl54_uid444_i_unnamed_k0_zts6mmstv223(BITSELECT,443)@11
    assign lshl54_uid444_i_unnamed_k0_zts6mmstv223_in = lshl1_uid436_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl54_uid444_i_unnamed_k0_zts6mmstv223_b = lshl54_uid444_i_unnamed_k0_zts6mmstv223_in[63:0];

    // r0SubRangeLeft54_uid445_i_unnamed_k0_zts6mmstv223(BITSELECT,444)@11
    assign r0SubRangeLeft54_uid445_i_unnamed_k0_zts6mmstv223_in = r0Sub54_uid439_i_unnamed_k0_zts6mmstv223_q[9:0];
    assign r0SubRangeLeft54_uid445_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft54_uid445_i_unnamed_k0_zts6mmstv223_in[9:0];

    // rIteriMuxFirst54_uid447_i_unnamed_k0_zts6mmstv223(BITJOIN,446)@11
    assign rIteriMuxFirst54_uid447_i_unnamed_k0_zts6mmstv223_q = {cstZ54_uid446_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft54_uid445_i_unnamed_k0_zts6mmstv223_b};

    // r54_uid448_i_unnamed_k0_zts6mmstv223(MUX,447)@11 + 1
    assign r54_uid448_i_unnamed_k0_zts6mmstv223_s = opSign54_uid443_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r54_uid448_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r54_uid448_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r54_uid448_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst54_uid447_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r54_uid448_i_unnamed_k0_zts6mmstv223_q <= lshl54_uid444_i_unnamed_k0_zts6mmstv223_b;
                default : r54_uid448_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist133_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_l_10(DELAY,4154)
    dspba_delay_ver #( .width(1), .depth(10), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist133_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_l_10 ( .xin(x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_l), .xout(redist133_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_l_10_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid451_i_unnamed_k0_zts6mmstv223(BITJOIN,450)@12
    assign lshl1_uid451_i_unnamed_k0_zts6mmstv223_q = {r54_uid448_i_unnamed_k0_zts6mmstv223_q, redist133_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_l_10_q};

    // nSubChunkLow53_uid453_i_unnamed_k0_zts6mmstv223(BITSELECT,452)@12
    assign nSubChunkLow53_uid453_i_unnamed_k0_zts6mmstv223_in = lshl1_uid451_i_unnamed_k0_zts6mmstv223_q[10:0];
    assign nSubChunkLow53_uid453_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow53_uid453_i_unnamed_k0_zts6mmstv223_in[10:0];

    // r0Sub53_uid454_i_unnamed_k0_zts6mmstv223(SUB,453)@12
    assign r0Sub53_uid454_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow53_uid453_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub53_uid454_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow53_uid452_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub53_uid454_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub53_uid454_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub53_uid454_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub53_uid454_i_unnamed_k0_zts6mmstv223_q = r0Sub53_uid454_i_unnamed_k0_zts6mmstv223_o[11:0];

    // cond53_uid457_i_unnamed_k0_zts6mmstv223(BITSELECT,456)@12
    assign cond53_uid457_i_unnamed_k0_zts6mmstv223_in = $unsigned({{53{r0Sub53_uid454_i_unnamed_k0_zts6mmstv223_q[11]}}, r0Sub53_uid454_i_unnamed_k0_zts6mmstv223_q});
    assign cond53_uid457_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond53_uid457_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign53_uid458_i_unnamed_k0_zts6mmstv223(LOGICAL,457)@12
    assign opSign53_uid458_i_unnamed_k0_zts6mmstv223_q = cond53_uid457_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid456_i_unnamed_k0_zts6mmstv223_q;

    // q53_uid464_i_unnamed_k0_zts6mmstv223(LOGICAL,463)@12 + 1
    assign q53_uid464_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign53_uid458_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q53_uid464_i_unnamed_k0_zts6mmstv223_delay ( .xin(q53_uid464_i_unnamed_k0_zts6mmstv223_qi), .xout(q53_uid464_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist374_q53_uid464_i_unnamed_k0_zts6mmstv223_q_54(DELAY,4395)
    dspba_delay_ver #( .width(1), .depth(53), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist374_q53_uid464_i_unnamed_k0_zts6mmstv223_q_54 ( .xin(q53_uid464_i_unnamed_k0_zts6mmstv223_q), .xout(redist374_q53_uid464_i_unnamed_k0_zts6mmstv223_q_54_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist560_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_11(DELAY,4581)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist560_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_11_q <= '0;
        end
        else
        begin
            redist560_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_11_q <= $unsigned(redist559_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_10_q);
        end
    end

    // topBitsDOR52_uid470_i_unnamed_k0_zts6mmstv223(BITSELECT,469)@13
    assign topBitsDOR52_uid470_i_unnamed_k0_zts6mmstv223_b = redist560_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_11_q[63:12];

    // topBitsDOR_uid471_i_unnamed_k0_zts6mmstv223(LOGICAL,470)@13
    assign topBitsDOR_uid471_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR52_uid470_i_unnamed_k0_zts6mmstv223_b != 52'b0000000000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow52_uid467_i_unnamed_k0_zts6mmstv223(BITSELECT,466)@13
    assign dSubChunkLow52_uid467_i_unnamed_k0_zts6mmstv223_in = redist560_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_11_q[11:0];
    assign dSubChunkLow52_uid467_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow52_uid467_i_unnamed_k0_zts6mmstv223_in[11:0];

    // lshl53_uid459_i_unnamed_k0_zts6mmstv223(BITSELECT,458)@12
    assign lshl53_uid459_i_unnamed_k0_zts6mmstv223_in = lshl1_uid451_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl53_uid459_i_unnamed_k0_zts6mmstv223_b = lshl53_uid459_i_unnamed_k0_zts6mmstv223_in[63:0];

    // r0SubRangeLeft53_uid460_i_unnamed_k0_zts6mmstv223(BITSELECT,459)@12
    assign r0SubRangeLeft53_uid460_i_unnamed_k0_zts6mmstv223_in = r0Sub53_uid454_i_unnamed_k0_zts6mmstv223_q[10:0];
    assign r0SubRangeLeft53_uid460_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft53_uid460_i_unnamed_k0_zts6mmstv223_in[10:0];

    // rIteriMuxFirst53_uid462_i_unnamed_k0_zts6mmstv223(BITJOIN,461)@12
    assign rIteriMuxFirst53_uid462_i_unnamed_k0_zts6mmstv223_q = {cstZ53_uid461_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft53_uid460_i_unnamed_k0_zts6mmstv223_b};

    // r53_uid463_i_unnamed_k0_zts6mmstv223(MUX,462)@12 + 1
    assign r53_uid463_i_unnamed_k0_zts6mmstv223_s = opSign53_uid458_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r53_uid463_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r53_uid463_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r53_uid463_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst53_uid462_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r53_uid463_i_unnamed_k0_zts6mmstv223_q <= lshl53_uid459_i_unnamed_k0_zts6mmstv223_b;
                default : r53_uid463_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist134_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_m_11(DELAY,4155)
    dspba_delay_ver #( .width(1), .depth(11), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist134_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_m_11 ( .xin(x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_m), .xout(redist134_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_m_11_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid466_i_unnamed_k0_zts6mmstv223(BITJOIN,465)@13
    assign lshl1_uid466_i_unnamed_k0_zts6mmstv223_q = {r53_uid463_i_unnamed_k0_zts6mmstv223_q, redist134_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_m_11_q};

    // nSubChunkLow52_uid468_i_unnamed_k0_zts6mmstv223(BITSELECT,467)@13
    assign nSubChunkLow52_uid468_i_unnamed_k0_zts6mmstv223_in = lshl1_uid466_i_unnamed_k0_zts6mmstv223_q[11:0];
    assign nSubChunkLow52_uid468_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow52_uid468_i_unnamed_k0_zts6mmstv223_in[11:0];

    // r0Sub52_uid469_i_unnamed_k0_zts6mmstv223(SUB,468)@13
    assign r0Sub52_uid469_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow52_uid468_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub52_uid469_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow52_uid467_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub52_uid469_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub52_uid469_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub52_uid469_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub52_uid469_i_unnamed_k0_zts6mmstv223_q = r0Sub52_uid469_i_unnamed_k0_zts6mmstv223_o[12:0];

    // cond52_uid472_i_unnamed_k0_zts6mmstv223(BITSELECT,471)@13
    assign cond52_uid472_i_unnamed_k0_zts6mmstv223_in = $unsigned({{52{r0Sub52_uid469_i_unnamed_k0_zts6mmstv223_q[12]}}, r0Sub52_uid469_i_unnamed_k0_zts6mmstv223_q});
    assign cond52_uid472_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond52_uid472_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign52_uid473_i_unnamed_k0_zts6mmstv223(LOGICAL,472)@13
    assign opSign52_uid473_i_unnamed_k0_zts6mmstv223_q = cond52_uid472_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid471_i_unnamed_k0_zts6mmstv223_q;

    // q52_uid479_i_unnamed_k0_zts6mmstv223(LOGICAL,478)@13 + 1
    assign q52_uid479_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign52_uid473_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q52_uid479_i_unnamed_k0_zts6mmstv223_delay ( .xin(q52_uid479_i_unnamed_k0_zts6mmstv223_qi), .xout(q52_uid479_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist373_q52_uid479_i_unnamed_k0_zts6mmstv223_q_53(DELAY,4394)
    dspba_delay_ver #( .width(1), .depth(52), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist373_q52_uid479_i_unnamed_k0_zts6mmstv223_q_53 ( .xin(q52_uid479_i_unnamed_k0_zts6mmstv223_q), .xout(redist373_q52_uid479_i_unnamed_k0_zts6mmstv223_q_53_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist561_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_12(DELAY,4582)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist561_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_12_q <= '0;
        end
        else
        begin
            redist561_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_12_q <= $unsigned(redist560_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_11_q);
        end
    end

    // topBitsDOR51_uid485_i_unnamed_k0_zts6mmstv223(BITSELECT,484)@14
    assign topBitsDOR51_uid485_i_unnamed_k0_zts6mmstv223_b = redist561_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_12_q[63:13];

    // topBitsDOR_uid486_i_unnamed_k0_zts6mmstv223(LOGICAL,485)@14
    assign topBitsDOR_uid486_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR51_uid485_i_unnamed_k0_zts6mmstv223_b != 51'b000000000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow51_uid482_i_unnamed_k0_zts6mmstv223(BITSELECT,481)@14
    assign dSubChunkLow51_uid482_i_unnamed_k0_zts6mmstv223_in = redist561_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_12_q[12:0];
    assign dSubChunkLow51_uid482_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow51_uid482_i_unnamed_k0_zts6mmstv223_in[12:0];

    // lshl52_uid474_i_unnamed_k0_zts6mmstv223(BITSELECT,473)@13
    assign lshl52_uid474_i_unnamed_k0_zts6mmstv223_in = lshl1_uid466_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl52_uid474_i_unnamed_k0_zts6mmstv223_b = lshl52_uid474_i_unnamed_k0_zts6mmstv223_in[63:0];

    // r0SubRangeLeft52_uid475_i_unnamed_k0_zts6mmstv223(BITSELECT,474)@13
    assign r0SubRangeLeft52_uid475_i_unnamed_k0_zts6mmstv223_in = r0Sub52_uid469_i_unnamed_k0_zts6mmstv223_q[11:0];
    assign r0SubRangeLeft52_uid475_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft52_uid475_i_unnamed_k0_zts6mmstv223_in[11:0];

    // rIteriMuxFirst52_uid477_i_unnamed_k0_zts6mmstv223(BITJOIN,476)@13
    assign rIteriMuxFirst52_uid477_i_unnamed_k0_zts6mmstv223_q = {cstZ52_uid476_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft52_uid475_i_unnamed_k0_zts6mmstv223_b};

    // r52_uid478_i_unnamed_k0_zts6mmstv223(MUX,477)@13 + 1
    assign r52_uid478_i_unnamed_k0_zts6mmstv223_s = opSign52_uid473_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r52_uid478_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r52_uid478_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r52_uid478_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst52_uid477_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r52_uid478_i_unnamed_k0_zts6mmstv223_q <= lshl52_uid474_i_unnamed_k0_zts6mmstv223_b;
                default : r52_uid478_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist135_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_n_12(DELAY,4156)
    dspba_delay_ver #( .width(1), .depth(12), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist135_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_n_12 ( .xin(x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_n), .xout(redist135_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_n_12_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid481_i_unnamed_k0_zts6mmstv223(BITJOIN,480)@14
    assign lshl1_uid481_i_unnamed_k0_zts6mmstv223_q = {r52_uid478_i_unnamed_k0_zts6mmstv223_q, redist135_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_n_12_q};

    // nSubChunkLow51_uid483_i_unnamed_k0_zts6mmstv223(BITSELECT,482)@14
    assign nSubChunkLow51_uid483_i_unnamed_k0_zts6mmstv223_in = lshl1_uid481_i_unnamed_k0_zts6mmstv223_q[12:0];
    assign nSubChunkLow51_uid483_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow51_uid483_i_unnamed_k0_zts6mmstv223_in[12:0];

    // r0Sub51_uid484_i_unnamed_k0_zts6mmstv223(SUB,483)@14
    assign r0Sub51_uid484_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow51_uid483_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub51_uid484_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow51_uid482_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub51_uid484_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub51_uid484_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub51_uid484_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub51_uid484_i_unnamed_k0_zts6mmstv223_q = r0Sub51_uid484_i_unnamed_k0_zts6mmstv223_o[13:0];

    // cond51_uid487_i_unnamed_k0_zts6mmstv223(BITSELECT,486)@14
    assign cond51_uid487_i_unnamed_k0_zts6mmstv223_in = $unsigned({{51{r0Sub51_uid484_i_unnamed_k0_zts6mmstv223_q[13]}}, r0Sub51_uid484_i_unnamed_k0_zts6mmstv223_q});
    assign cond51_uid487_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond51_uid487_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign51_uid488_i_unnamed_k0_zts6mmstv223(LOGICAL,487)@14
    assign opSign51_uid488_i_unnamed_k0_zts6mmstv223_q = cond51_uid487_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid486_i_unnamed_k0_zts6mmstv223_q;

    // q51_uid494_i_unnamed_k0_zts6mmstv223(LOGICAL,493)@14 + 1
    assign q51_uid494_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign51_uid488_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q51_uid494_i_unnamed_k0_zts6mmstv223_delay ( .xin(q51_uid494_i_unnamed_k0_zts6mmstv223_qi), .xout(q51_uid494_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist372_q51_uid494_i_unnamed_k0_zts6mmstv223_q_52(DELAY,4393)
    dspba_delay_ver #( .width(1), .depth(51), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist372_q51_uid494_i_unnamed_k0_zts6mmstv223_q_52 ( .xin(q51_uid494_i_unnamed_k0_zts6mmstv223_q), .xout(redist372_q51_uid494_i_unnamed_k0_zts6mmstv223_q_52_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist562_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_13(DELAY,4583)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist562_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_13_q <= '0;
        end
        else
        begin
            redist562_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_13_q <= $unsigned(redist561_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_12_q);
        end
    end

    // topBitsDOR50_uid500_i_unnamed_k0_zts6mmstv223(BITSELECT,499)@15
    assign topBitsDOR50_uid500_i_unnamed_k0_zts6mmstv223_b = redist562_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_13_q[63:14];

    // topBitsDOR_uid501_i_unnamed_k0_zts6mmstv223(LOGICAL,500)@15
    assign topBitsDOR_uid501_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR50_uid500_i_unnamed_k0_zts6mmstv223_b != 50'b00000000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow50_uid497_i_unnamed_k0_zts6mmstv223(BITSELECT,496)@15
    assign dSubChunkLow50_uid497_i_unnamed_k0_zts6mmstv223_in = redist562_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_13_q[13:0];
    assign dSubChunkLow50_uid497_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow50_uid497_i_unnamed_k0_zts6mmstv223_in[13:0];

    // lshl51_uid489_i_unnamed_k0_zts6mmstv223(BITSELECT,488)@14
    assign lshl51_uid489_i_unnamed_k0_zts6mmstv223_in = lshl1_uid481_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl51_uid489_i_unnamed_k0_zts6mmstv223_b = lshl51_uid489_i_unnamed_k0_zts6mmstv223_in[63:0];

    // r0SubRangeLeft51_uid490_i_unnamed_k0_zts6mmstv223(BITSELECT,489)@14
    assign r0SubRangeLeft51_uid490_i_unnamed_k0_zts6mmstv223_in = r0Sub51_uid484_i_unnamed_k0_zts6mmstv223_q[12:0];
    assign r0SubRangeLeft51_uid490_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft51_uid490_i_unnamed_k0_zts6mmstv223_in[12:0];

    // rIteriMuxFirst51_uid492_i_unnamed_k0_zts6mmstv223(BITJOIN,491)@14
    assign rIteriMuxFirst51_uid492_i_unnamed_k0_zts6mmstv223_q = {cstZ51_uid491_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft51_uid490_i_unnamed_k0_zts6mmstv223_b};

    // r51_uid493_i_unnamed_k0_zts6mmstv223(MUX,492)@14 + 1
    assign r51_uid493_i_unnamed_k0_zts6mmstv223_s = opSign51_uid488_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r51_uid493_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r51_uid493_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r51_uid493_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst51_uid492_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r51_uid493_i_unnamed_k0_zts6mmstv223_q <= lshl51_uid489_i_unnamed_k0_zts6mmstv223_b;
                default : r51_uid493_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist136_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o_13(DELAY,4157)
    dspba_delay_ver #( .width(1), .depth(13), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist136_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o_13 ( .xin(x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o), .xout(redist136_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o_13_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid496_i_unnamed_k0_zts6mmstv223(BITJOIN,495)@15
    assign lshl1_uid496_i_unnamed_k0_zts6mmstv223_q = {r51_uid493_i_unnamed_k0_zts6mmstv223_q, redist136_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o_13_q};

    // nSubChunkLow50_uid498_i_unnamed_k0_zts6mmstv223(BITSELECT,497)@15
    assign nSubChunkLow50_uid498_i_unnamed_k0_zts6mmstv223_in = lshl1_uid496_i_unnamed_k0_zts6mmstv223_q[13:0];
    assign nSubChunkLow50_uid498_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow50_uid498_i_unnamed_k0_zts6mmstv223_in[13:0];

    // r0Sub50_uid499_i_unnamed_k0_zts6mmstv223(SUB,498)@15
    assign r0Sub50_uid499_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow50_uid498_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub50_uid499_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow50_uid497_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub50_uid499_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub50_uid499_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub50_uid499_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub50_uid499_i_unnamed_k0_zts6mmstv223_q = r0Sub50_uid499_i_unnamed_k0_zts6mmstv223_o[14:0];

    // cond50_uid502_i_unnamed_k0_zts6mmstv223(BITSELECT,501)@15
    assign cond50_uid502_i_unnamed_k0_zts6mmstv223_in = $unsigned({{50{r0Sub50_uid499_i_unnamed_k0_zts6mmstv223_q[14]}}, r0Sub50_uid499_i_unnamed_k0_zts6mmstv223_q});
    assign cond50_uid502_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond50_uid502_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign50_uid503_i_unnamed_k0_zts6mmstv223(LOGICAL,502)@15
    assign opSign50_uid503_i_unnamed_k0_zts6mmstv223_q = cond50_uid502_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid501_i_unnamed_k0_zts6mmstv223_q;

    // q50_uid509_i_unnamed_k0_zts6mmstv223(LOGICAL,508)@15 + 1
    assign q50_uid509_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign50_uid503_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q50_uid509_i_unnamed_k0_zts6mmstv223_delay ( .xin(q50_uid509_i_unnamed_k0_zts6mmstv223_qi), .xout(q50_uid509_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist371_q50_uid509_i_unnamed_k0_zts6mmstv223_q_51(DELAY,4392)
    dspba_delay_ver #( .width(1), .depth(50), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist371_q50_uid509_i_unnamed_k0_zts6mmstv223_q_51 ( .xin(q50_uid509_i_unnamed_k0_zts6mmstv223_q), .xout(redist371_q50_uid509_i_unnamed_k0_zts6mmstv223_q_51_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist563_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_14(DELAY,4584)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist563_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_14_q <= '0;
        end
        else
        begin
            redist563_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_14_q <= $unsigned(redist562_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_13_q);
        end
    end

    // topBitsDOR49_uid515_i_unnamed_k0_zts6mmstv223(BITSELECT,514)@16
    assign topBitsDOR49_uid515_i_unnamed_k0_zts6mmstv223_b = redist563_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_14_q[63:15];

    // topBitsDOR_uid516_i_unnamed_k0_zts6mmstv223(LOGICAL,515)@16
    assign topBitsDOR_uid516_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR49_uid515_i_unnamed_k0_zts6mmstv223_b != 49'b0000000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow49_uid512_i_unnamed_k0_zts6mmstv223(BITSELECT,511)@16
    assign dSubChunkLow49_uid512_i_unnamed_k0_zts6mmstv223_in = redist563_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_14_q[14:0];
    assign dSubChunkLow49_uid512_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow49_uid512_i_unnamed_k0_zts6mmstv223_in[14:0];

    // lshl50_uid504_i_unnamed_k0_zts6mmstv223(BITSELECT,503)@15
    assign lshl50_uid504_i_unnamed_k0_zts6mmstv223_in = lshl1_uid496_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl50_uid504_i_unnamed_k0_zts6mmstv223_b = lshl50_uid504_i_unnamed_k0_zts6mmstv223_in[63:0];

    // r0SubRangeLeft50_uid505_i_unnamed_k0_zts6mmstv223(BITSELECT,504)@15
    assign r0SubRangeLeft50_uid505_i_unnamed_k0_zts6mmstv223_in = r0Sub50_uid499_i_unnamed_k0_zts6mmstv223_q[13:0];
    assign r0SubRangeLeft50_uid505_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft50_uid505_i_unnamed_k0_zts6mmstv223_in[13:0];

    // rIteriMuxFirst50_uid507_i_unnamed_k0_zts6mmstv223(BITJOIN,506)@15
    assign rIteriMuxFirst50_uid507_i_unnamed_k0_zts6mmstv223_q = {cstZ50_uid506_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft50_uid505_i_unnamed_k0_zts6mmstv223_b};

    // r50_uid508_i_unnamed_k0_zts6mmstv223(MUX,507)@15 + 1
    assign r50_uid508_i_unnamed_k0_zts6mmstv223_s = opSign50_uid503_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r50_uid508_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r50_uid508_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r50_uid508_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst50_uid507_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r50_uid508_i_unnamed_k0_zts6mmstv223_q <= lshl50_uid504_i_unnamed_k0_zts6mmstv223_b;
                default : r50_uid508_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist137_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_p_14(DELAY,4158)
    dspba_delay_ver #( .width(1), .depth(14), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist137_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_p_14 ( .xin(x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_p), .xout(redist137_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_p_14_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid511_i_unnamed_k0_zts6mmstv223(BITJOIN,510)@16
    assign lshl1_uid511_i_unnamed_k0_zts6mmstv223_q = {r50_uid508_i_unnamed_k0_zts6mmstv223_q, redist137_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_p_14_q};

    // nSubChunkLow49_uid513_i_unnamed_k0_zts6mmstv223(BITSELECT,512)@16
    assign nSubChunkLow49_uid513_i_unnamed_k0_zts6mmstv223_in = lshl1_uid511_i_unnamed_k0_zts6mmstv223_q[14:0];
    assign nSubChunkLow49_uid513_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow49_uid513_i_unnamed_k0_zts6mmstv223_in[14:0];

    // r0Sub49_uid514_i_unnamed_k0_zts6mmstv223(SUB,513)@16
    assign r0Sub49_uid514_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow49_uid513_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub49_uid514_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow49_uid512_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub49_uid514_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub49_uid514_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub49_uid514_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub49_uid514_i_unnamed_k0_zts6mmstv223_q = r0Sub49_uid514_i_unnamed_k0_zts6mmstv223_o[15:0];

    // cond49_uid517_i_unnamed_k0_zts6mmstv223(BITSELECT,516)@16
    assign cond49_uid517_i_unnamed_k0_zts6mmstv223_in = $unsigned({{49{r0Sub49_uid514_i_unnamed_k0_zts6mmstv223_q[15]}}, r0Sub49_uid514_i_unnamed_k0_zts6mmstv223_q});
    assign cond49_uid517_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond49_uid517_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign49_uid518_i_unnamed_k0_zts6mmstv223(LOGICAL,517)@16
    assign opSign49_uid518_i_unnamed_k0_zts6mmstv223_q = cond49_uid517_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid516_i_unnamed_k0_zts6mmstv223_q;

    // q49_uid524_i_unnamed_k0_zts6mmstv223(LOGICAL,523)@16 + 1
    assign q49_uid524_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign49_uid518_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q49_uid524_i_unnamed_k0_zts6mmstv223_delay ( .xin(q49_uid524_i_unnamed_k0_zts6mmstv223_qi), .xout(q49_uid524_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist370_q49_uid524_i_unnamed_k0_zts6mmstv223_q_50(DELAY,4391)
    dspba_delay_ver #( .width(1), .depth(49), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist370_q49_uid524_i_unnamed_k0_zts6mmstv223_q_50 ( .xin(q49_uid524_i_unnamed_k0_zts6mmstv223_q), .xout(redist370_q49_uid524_i_unnamed_k0_zts6mmstv223_q_50_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist564_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_15(DELAY,4585)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist564_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_15_q <= '0;
        end
        else
        begin
            redist564_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_15_q <= $unsigned(redist563_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_14_q);
        end
    end

    // topBitsDOR48_uid530_i_unnamed_k0_zts6mmstv223(BITSELECT,529)@17
    assign topBitsDOR48_uid530_i_unnamed_k0_zts6mmstv223_b = redist564_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_15_q[63:16];

    // topBitsDOR_uid531_i_unnamed_k0_zts6mmstv223(LOGICAL,530)@17
    assign topBitsDOR_uid531_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR48_uid530_i_unnamed_k0_zts6mmstv223_b != 48'b000000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow48_uid527_i_unnamed_k0_zts6mmstv223(BITSELECT,526)@17
    assign dSubChunkLow48_uid527_i_unnamed_k0_zts6mmstv223_in = redist564_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_15_q[15:0];
    assign dSubChunkLow48_uid527_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow48_uid527_i_unnamed_k0_zts6mmstv223_in[15:0];

    // lshl49_uid519_i_unnamed_k0_zts6mmstv223(BITSELECT,518)@16
    assign lshl49_uid519_i_unnamed_k0_zts6mmstv223_in = lshl1_uid511_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl49_uid519_i_unnamed_k0_zts6mmstv223_b = lshl49_uid519_i_unnamed_k0_zts6mmstv223_in[63:0];

    // r0SubRangeLeft49_uid520_i_unnamed_k0_zts6mmstv223(BITSELECT,519)@16
    assign r0SubRangeLeft49_uid520_i_unnamed_k0_zts6mmstv223_in = r0Sub49_uid514_i_unnamed_k0_zts6mmstv223_q[14:0];
    assign r0SubRangeLeft49_uid520_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft49_uid520_i_unnamed_k0_zts6mmstv223_in[14:0];

    // rIteriMuxFirst49_uid522_i_unnamed_k0_zts6mmstv223(BITJOIN,521)@16
    assign rIteriMuxFirst49_uid522_i_unnamed_k0_zts6mmstv223_q = {cstZ49_uid521_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft49_uid520_i_unnamed_k0_zts6mmstv223_b};

    // r49_uid523_i_unnamed_k0_zts6mmstv223(MUX,522)@16 + 1
    assign r49_uid523_i_unnamed_k0_zts6mmstv223_s = opSign49_uid518_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r49_uid523_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r49_uid523_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r49_uid523_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst49_uid522_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r49_uid523_i_unnamed_k0_zts6mmstv223_q <= lshl49_uid519_i_unnamed_k0_zts6mmstv223_b;
                default : r49_uid523_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist138_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_q_15(DELAY,4159)
    dspba_delay_ver #( .width(1), .depth(15), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist138_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_q_15 ( .xin(x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_q), .xout(redist138_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_q_15_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid526_i_unnamed_k0_zts6mmstv223(BITJOIN,525)@17
    assign lshl1_uid526_i_unnamed_k0_zts6mmstv223_q = {r49_uid523_i_unnamed_k0_zts6mmstv223_q, redist138_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_q_15_q};

    // nSubChunkLow48_uid528_i_unnamed_k0_zts6mmstv223(BITSELECT,527)@17
    assign nSubChunkLow48_uid528_i_unnamed_k0_zts6mmstv223_in = lshl1_uid526_i_unnamed_k0_zts6mmstv223_q[15:0];
    assign nSubChunkLow48_uid528_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow48_uid528_i_unnamed_k0_zts6mmstv223_in[15:0];

    // r0Sub48_uid529_i_unnamed_k0_zts6mmstv223(SUB,528)@17
    assign r0Sub48_uid529_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow48_uid528_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub48_uid529_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow48_uid527_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub48_uid529_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub48_uid529_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub48_uid529_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub48_uid529_i_unnamed_k0_zts6mmstv223_q = r0Sub48_uid529_i_unnamed_k0_zts6mmstv223_o[16:0];

    // cond48_uid532_i_unnamed_k0_zts6mmstv223(BITSELECT,531)@17
    assign cond48_uid532_i_unnamed_k0_zts6mmstv223_in = $unsigned({{48{r0Sub48_uid529_i_unnamed_k0_zts6mmstv223_q[16]}}, r0Sub48_uid529_i_unnamed_k0_zts6mmstv223_q});
    assign cond48_uid532_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond48_uid532_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign48_uid533_i_unnamed_k0_zts6mmstv223(LOGICAL,532)@17
    assign opSign48_uid533_i_unnamed_k0_zts6mmstv223_q = cond48_uid532_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid531_i_unnamed_k0_zts6mmstv223_q;

    // q48_uid539_i_unnamed_k0_zts6mmstv223(LOGICAL,538)@17 + 1
    assign q48_uid539_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign48_uid533_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q48_uid539_i_unnamed_k0_zts6mmstv223_delay ( .xin(q48_uid539_i_unnamed_k0_zts6mmstv223_qi), .xout(q48_uid539_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist369_q48_uid539_i_unnamed_k0_zts6mmstv223_q_49(DELAY,4390)
    dspba_delay_ver #( .width(1), .depth(48), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist369_q48_uid539_i_unnamed_k0_zts6mmstv223_q_49 ( .xin(q48_uid539_i_unnamed_k0_zts6mmstv223_q), .xout(redist369_q48_uid539_i_unnamed_k0_zts6mmstv223_q_49_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist565_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_16(DELAY,4586)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist565_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_16_q <= '0;
        end
        else
        begin
            redist565_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_16_q <= $unsigned(redist564_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_15_q);
        end
    end

    // topBitsDOR47_uid545_i_unnamed_k0_zts6mmstv223(BITSELECT,544)@18
    assign topBitsDOR47_uid545_i_unnamed_k0_zts6mmstv223_b = redist565_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_16_q[63:17];

    // topBitsDOR_uid546_i_unnamed_k0_zts6mmstv223(LOGICAL,545)@18
    assign topBitsDOR_uid546_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR47_uid545_i_unnamed_k0_zts6mmstv223_b != 47'b00000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow47_uid542_i_unnamed_k0_zts6mmstv223(BITSELECT,541)@18
    assign dSubChunkLow47_uid542_i_unnamed_k0_zts6mmstv223_in = redist565_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_16_q[16:0];
    assign dSubChunkLow47_uid542_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow47_uid542_i_unnamed_k0_zts6mmstv223_in[16:0];

    // lshl48_uid534_i_unnamed_k0_zts6mmstv223(BITSELECT,533)@17
    assign lshl48_uid534_i_unnamed_k0_zts6mmstv223_in = lshl1_uid526_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl48_uid534_i_unnamed_k0_zts6mmstv223_b = lshl48_uid534_i_unnamed_k0_zts6mmstv223_in[63:0];

    // r0SubRangeLeft48_uid535_i_unnamed_k0_zts6mmstv223(BITSELECT,534)@17
    assign r0SubRangeLeft48_uid535_i_unnamed_k0_zts6mmstv223_in = r0Sub48_uid529_i_unnamed_k0_zts6mmstv223_q[15:0];
    assign r0SubRangeLeft48_uid535_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft48_uid535_i_unnamed_k0_zts6mmstv223_in[15:0];

    // rIteriMuxFirst48_uid537_i_unnamed_k0_zts6mmstv223(BITJOIN,536)@17
    assign rIteriMuxFirst48_uid537_i_unnamed_k0_zts6mmstv223_q = {cstZ48_uid536_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft48_uid535_i_unnamed_k0_zts6mmstv223_b};

    // r48_uid538_i_unnamed_k0_zts6mmstv223(MUX,537)@17 + 1
    assign r48_uid538_i_unnamed_k0_zts6mmstv223_s = opSign48_uid533_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r48_uid538_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r48_uid538_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r48_uid538_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst48_uid537_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r48_uid538_i_unnamed_k0_zts6mmstv223_q <= lshl48_uid534_i_unnamed_k0_zts6mmstv223_b;
                default : r48_uid538_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist139_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_r_16(DELAY,4160)
    dspba_delay_ver #( .width(1), .depth(16), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist139_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_r_16 ( .xin(x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_r), .xout(redist139_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_r_16_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid541_i_unnamed_k0_zts6mmstv223(BITJOIN,540)@18
    assign lshl1_uid541_i_unnamed_k0_zts6mmstv223_q = {r48_uid538_i_unnamed_k0_zts6mmstv223_q, redist139_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_r_16_q};

    // nSubChunkLow47_uid543_i_unnamed_k0_zts6mmstv223(BITSELECT,542)@18
    assign nSubChunkLow47_uid543_i_unnamed_k0_zts6mmstv223_in = lshl1_uid541_i_unnamed_k0_zts6mmstv223_q[16:0];
    assign nSubChunkLow47_uid543_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow47_uid543_i_unnamed_k0_zts6mmstv223_in[16:0];

    // r0Sub47_uid544_i_unnamed_k0_zts6mmstv223(SUB,543)@18
    assign r0Sub47_uid544_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow47_uid543_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub47_uid544_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow47_uid542_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub47_uid544_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub47_uid544_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub47_uid544_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub47_uid544_i_unnamed_k0_zts6mmstv223_q = r0Sub47_uid544_i_unnamed_k0_zts6mmstv223_o[17:0];

    // cond47_uid547_i_unnamed_k0_zts6mmstv223(BITSELECT,546)@18
    assign cond47_uid547_i_unnamed_k0_zts6mmstv223_in = $unsigned({{47{r0Sub47_uid544_i_unnamed_k0_zts6mmstv223_q[17]}}, r0Sub47_uid544_i_unnamed_k0_zts6mmstv223_q});
    assign cond47_uid547_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond47_uid547_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign47_uid548_i_unnamed_k0_zts6mmstv223(LOGICAL,547)@18
    assign opSign47_uid548_i_unnamed_k0_zts6mmstv223_q = cond47_uid547_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid546_i_unnamed_k0_zts6mmstv223_q;

    // q47_uid554_i_unnamed_k0_zts6mmstv223(LOGICAL,553)@18 + 1
    assign q47_uid554_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign47_uid548_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q47_uid554_i_unnamed_k0_zts6mmstv223_delay ( .xin(q47_uid554_i_unnamed_k0_zts6mmstv223_qi), .xout(q47_uid554_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist368_q47_uid554_i_unnamed_k0_zts6mmstv223_q_48(DELAY,4389)
    dspba_delay_ver #( .width(1), .depth(47), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist368_q47_uid554_i_unnamed_k0_zts6mmstv223_q_48 ( .xin(q47_uid554_i_unnamed_k0_zts6mmstv223_q), .xout(redist368_q47_uid554_i_unnamed_k0_zts6mmstv223_q_48_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist566_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_17(DELAY,4587)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist566_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_17_q <= '0;
        end
        else
        begin
            redist566_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_17_q <= $unsigned(redist565_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_16_q);
        end
    end

    // topBitsDOR46_uid560_i_unnamed_k0_zts6mmstv223(BITSELECT,559)@19
    assign topBitsDOR46_uid560_i_unnamed_k0_zts6mmstv223_b = redist566_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_17_q[63:18];

    // topBitsDOR_uid561_i_unnamed_k0_zts6mmstv223(LOGICAL,560)@19
    assign topBitsDOR_uid561_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR46_uid560_i_unnamed_k0_zts6mmstv223_b != 46'b0000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow46_uid557_i_unnamed_k0_zts6mmstv223(BITSELECT,556)@19
    assign dSubChunkLow46_uid557_i_unnamed_k0_zts6mmstv223_in = redist566_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_17_q[17:0];
    assign dSubChunkLow46_uid557_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow46_uid557_i_unnamed_k0_zts6mmstv223_in[17:0];

    // lshl47_uid549_i_unnamed_k0_zts6mmstv223(BITSELECT,548)@18
    assign lshl47_uid549_i_unnamed_k0_zts6mmstv223_in = lshl1_uid541_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl47_uid549_i_unnamed_k0_zts6mmstv223_b = lshl47_uid549_i_unnamed_k0_zts6mmstv223_in[63:0];

    // r0SubRangeLeft47_uid550_i_unnamed_k0_zts6mmstv223(BITSELECT,549)@18
    assign r0SubRangeLeft47_uid550_i_unnamed_k0_zts6mmstv223_in = r0Sub47_uid544_i_unnamed_k0_zts6mmstv223_q[16:0];
    assign r0SubRangeLeft47_uid550_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft47_uid550_i_unnamed_k0_zts6mmstv223_in[16:0];

    // rIteriMuxFirst47_uid552_i_unnamed_k0_zts6mmstv223(BITJOIN,551)@18
    assign rIteriMuxFirst47_uid552_i_unnamed_k0_zts6mmstv223_q = {cstZ47_uid551_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft47_uid550_i_unnamed_k0_zts6mmstv223_b};

    // r47_uid553_i_unnamed_k0_zts6mmstv223(MUX,552)@18 + 1
    assign r47_uid553_i_unnamed_k0_zts6mmstv223_s = opSign47_uid548_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r47_uid553_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r47_uid553_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r47_uid553_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst47_uid552_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r47_uid553_i_unnamed_k0_zts6mmstv223_q <= lshl47_uid549_i_unnamed_k0_zts6mmstv223_b;
                default : r47_uid553_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist140_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_s_17(DELAY,4161)
    dspba_delay_ver #( .width(1), .depth(17), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist140_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_s_17 ( .xin(x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_s), .xout(redist140_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_s_17_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid556_i_unnamed_k0_zts6mmstv223(BITJOIN,555)@19
    assign lshl1_uid556_i_unnamed_k0_zts6mmstv223_q = {r47_uid553_i_unnamed_k0_zts6mmstv223_q, redist140_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_s_17_q};

    // nSubChunkLow46_uid558_i_unnamed_k0_zts6mmstv223(BITSELECT,557)@19
    assign nSubChunkLow46_uid558_i_unnamed_k0_zts6mmstv223_in = lshl1_uid556_i_unnamed_k0_zts6mmstv223_q[17:0];
    assign nSubChunkLow46_uid558_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow46_uid558_i_unnamed_k0_zts6mmstv223_in[17:0];

    // r0Sub46_uid559_i_unnamed_k0_zts6mmstv223(SUB,558)@19
    assign r0Sub46_uid559_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow46_uid558_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub46_uid559_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow46_uid557_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub46_uid559_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub46_uid559_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub46_uid559_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub46_uid559_i_unnamed_k0_zts6mmstv223_q = r0Sub46_uid559_i_unnamed_k0_zts6mmstv223_o[18:0];

    // cond46_uid562_i_unnamed_k0_zts6mmstv223(BITSELECT,561)@19
    assign cond46_uid562_i_unnamed_k0_zts6mmstv223_in = $unsigned({{46{r0Sub46_uid559_i_unnamed_k0_zts6mmstv223_q[18]}}, r0Sub46_uid559_i_unnamed_k0_zts6mmstv223_q});
    assign cond46_uid562_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond46_uid562_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign46_uid563_i_unnamed_k0_zts6mmstv223(LOGICAL,562)@19
    assign opSign46_uid563_i_unnamed_k0_zts6mmstv223_q = cond46_uid562_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid561_i_unnamed_k0_zts6mmstv223_q;

    // q46_uid569_i_unnamed_k0_zts6mmstv223(LOGICAL,568)@19 + 1
    assign q46_uid569_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign46_uid563_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q46_uid569_i_unnamed_k0_zts6mmstv223_delay ( .xin(q46_uid569_i_unnamed_k0_zts6mmstv223_qi), .xout(q46_uid569_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist367_q46_uid569_i_unnamed_k0_zts6mmstv223_q_47(DELAY,4388)
    dspba_delay_ver #( .width(1), .depth(46), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist367_q46_uid569_i_unnamed_k0_zts6mmstv223_q_47 ( .xin(q46_uid569_i_unnamed_k0_zts6mmstv223_q), .xout(redist367_q46_uid569_i_unnamed_k0_zts6mmstv223_q_47_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist567_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_18(DELAY,4588)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist567_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_18_q <= '0;
        end
        else
        begin
            redist567_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_18_q <= $unsigned(redist566_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_17_q);
        end
    end

    // topBitsDOR45_uid575_i_unnamed_k0_zts6mmstv223(BITSELECT,574)@20
    assign topBitsDOR45_uid575_i_unnamed_k0_zts6mmstv223_b = redist567_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_18_q[63:19];

    // topBitsDOR_uid576_i_unnamed_k0_zts6mmstv223(LOGICAL,575)@20
    assign topBitsDOR_uid576_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR45_uid575_i_unnamed_k0_zts6mmstv223_b != 45'b000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow45_uid572_i_unnamed_k0_zts6mmstv223(BITSELECT,571)@20
    assign dSubChunkLow45_uid572_i_unnamed_k0_zts6mmstv223_in = redist567_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_18_q[18:0];
    assign dSubChunkLow45_uid572_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow45_uid572_i_unnamed_k0_zts6mmstv223_in[18:0];

    // lshl46_uid564_i_unnamed_k0_zts6mmstv223(BITSELECT,563)@19
    assign lshl46_uid564_i_unnamed_k0_zts6mmstv223_in = lshl1_uid556_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl46_uid564_i_unnamed_k0_zts6mmstv223_b = lshl46_uid564_i_unnamed_k0_zts6mmstv223_in[63:0];

    // r0SubRangeLeft46_uid565_i_unnamed_k0_zts6mmstv223(BITSELECT,564)@19
    assign r0SubRangeLeft46_uid565_i_unnamed_k0_zts6mmstv223_in = r0Sub46_uid559_i_unnamed_k0_zts6mmstv223_q[17:0];
    assign r0SubRangeLeft46_uid565_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft46_uid565_i_unnamed_k0_zts6mmstv223_in[17:0];

    // rIteriMuxFirst46_uid567_i_unnamed_k0_zts6mmstv223(BITJOIN,566)@19
    assign rIteriMuxFirst46_uid567_i_unnamed_k0_zts6mmstv223_q = {cstZ46_uid566_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft46_uid565_i_unnamed_k0_zts6mmstv223_b};

    // r46_uid568_i_unnamed_k0_zts6mmstv223(MUX,567)@19 + 1
    assign r46_uid568_i_unnamed_k0_zts6mmstv223_s = opSign46_uid563_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r46_uid568_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r46_uid568_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r46_uid568_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst46_uid567_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r46_uid568_i_unnamed_k0_zts6mmstv223_q <= lshl46_uid564_i_unnamed_k0_zts6mmstv223_b;
                default : r46_uid568_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist141_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_t_18(DELAY,4162)
    dspba_delay_ver #( .width(1), .depth(18), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist141_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_t_18 ( .xin(x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_t), .xout(redist141_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_t_18_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid571_i_unnamed_k0_zts6mmstv223(BITJOIN,570)@20
    assign lshl1_uid571_i_unnamed_k0_zts6mmstv223_q = {r46_uid568_i_unnamed_k0_zts6mmstv223_q, redist141_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_t_18_q};

    // nSubChunkLow45_uid573_i_unnamed_k0_zts6mmstv223(BITSELECT,572)@20
    assign nSubChunkLow45_uid573_i_unnamed_k0_zts6mmstv223_in = lshl1_uid571_i_unnamed_k0_zts6mmstv223_q[18:0];
    assign nSubChunkLow45_uid573_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow45_uid573_i_unnamed_k0_zts6mmstv223_in[18:0];

    // r0Sub45_uid574_i_unnamed_k0_zts6mmstv223(SUB,573)@20
    assign r0Sub45_uid574_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow45_uid573_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub45_uid574_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow45_uid572_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub45_uid574_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub45_uid574_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub45_uid574_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub45_uid574_i_unnamed_k0_zts6mmstv223_q = r0Sub45_uid574_i_unnamed_k0_zts6mmstv223_o[19:0];

    // cond45_uid577_i_unnamed_k0_zts6mmstv223(BITSELECT,576)@20
    assign cond45_uid577_i_unnamed_k0_zts6mmstv223_in = $unsigned({{45{r0Sub45_uid574_i_unnamed_k0_zts6mmstv223_q[19]}}, r0Sub45_uid574_i_unnamed_k0_zts6mmstv223_q});
    assign cond45_uid577_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond45_uid577_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign45_uid578_i_unnamed_k0_zts6mmstv223(LOGICAL,577)@20
    assign opSign45_uid578_i_unnamed_k0_zts6mmstv223_q = cond45_uid577_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid576_i_unnamed_k0_zts6mmstv223_q;

    // q45_uid584_i_unnamed_k0_zts6mmstv223(LOGICAL,583)@20 + 1
    assign q45_uid584_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign45_uid578_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q45_uid584_i_unnamed_k0_zts6mmstv223_delay ( .xin(q45_uid584_i_unnamed_k0_zts6mmstv223_qi), .xout(q45_uid584_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist366_q45_uid584_i_unnamed_k0_zts6mmstv223_q_46(DELAY,4387)
    dspba_delay_ver #( .width(1), .depth(45), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist366_q45_uid584_i_unnamed_k0_zts6mmstv223_q_46 ( .xin(q45_uid584_i_unnamed_k0_zts6mmstv223_q), .xout(redist366_q45_uid584_i_unnamed_k0_zts6mmstv223_q_46_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist568_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_19(DELAY,4589)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist568_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_19_q <= '0;
        end
        else
        begin
            redist568_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_19_q <= $unsigned(redist567_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_18_q);
        end
    end

    // topBitsDOR44_uid590_i_unnamed_k0_zts6mmstv223(BITSELECT,589)@21
    assign topBitsDOR44_uid590_i_unnamed_k0_zts6mmstv223_b = redist568_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_19_q[63:20];

    // topBitsDOR_uid591_i_unnamed_k0_zts6mmstv223(LOGICAL,590)@21
    assign topBitsDOR_uid591_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR44_uid590_i_unnamed_k0_zts6mmstv223_b != 44'b00000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow44_uid587_i_unnamed_k0_zts6mmstv223(BITSELECT,586)@21
    assign dSubChunkLow44_uid587_i_unnamed_k0_zts6mmstv223_in = redist568_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_19_q[19:0];
    assign dSubChunkLow44_uid587_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow44_uid587_i_unnamed_k0_zts6mmstv223_in[19:0];

    // lshl45_uid579_i_unnamed_k0_zts6mmstv223(BITSELECT,578)@20
    assign lshl45_uid579_i_unnamed_k0_zts6mmstv223_in = lshl1_uid571_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl45_uid579_i_unnamed_k0_zts6mmstv223_b = lshl45_uid579_i_unnamed_k0_zts6mmstv223_in[63:0];

    // r0SubRangeLeft45_uid580_i_unnamed_k0_zts6mmstv223(BITSELECT,579)@20
    assign r0SubRangeLeft45_uid580_i_unnamed_k0_zts6mmstv223_in = r0Sub45_uid574_i_unnamed_k0_zts6mmstv223_q[18:0];
    assign r0SubRangeLeft45_uid580_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft45_uid580_i_unnamed_k0_zts6mmstv223_in[18:0];

    // rIteriMuxFirst45_uid582_i_unnamed_k0_zts6mmstv223(BITJOIN,581)@20
    assign rIteriMuxFirst45_uid582_i_unnamed_k0_zts6mmstv223_q = {cstZ45_uid581_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft45_uid580_i_unnamed_k0_zts6mmstv223_b};

    // r45_uid583_i_unnamed_k0_zts6mmstv223(MUX,582)@20 + 1
    assign r45_uid583_i_unnamed_k0_zts6mmstv223_s = opSign45_uid578_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r45_uid583_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r45_uid583_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r45_uid583_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst45_uid582_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r45_uid583_i_unnamed_k0_zts6mmstv223_q <= lshl45_uid579_i_unnamed_k0_zts6mmstv223_b;
                default : r45_uid583_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist142_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_u_19(DELAY,4163)
    dspba_delay_ver #( .width(1), .depth(19), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist142_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_u_19 ( .xin(x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_u), .xout(redist142_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_u_19_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid586_i_unnamed_k0_zts6mmstv223(BITJOIN,585)@21
    assign lshl1_uid586_i_unnamed_k0_zts6mmstv223_q = {r45_uid583_i_unnamed_k0_zts6mmstv223_q, redist142_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_u_19_q};

    // nSubChunkLow44_uid588_i_unnamed_k0_zts6mmstv223(BITSELECT,587)@21
    assign nSubChunkLow44_uid588_i_unnamed_k0_zts6mmstv223_in = lshl1_uid586_i_unnamed_k0_zts6mmstv223_q[19:0];
    assign nSubChunkLow44_uid588_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow44_uid588_i_unnamed_k0_zts6mmstv223_in[19:0];

    // r0Sub44_uid589_i_unnamed_k0_zts6mmstv223(SUB,588)@21
    assign r0Sub44_uid589_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow44_uid588_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub44_uid589_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow44_uid587_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub44_uid589_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub44_uid589_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub44_uid589_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub44_uid589_i_unnamed_k0_zts6mmstv223_q = r0Sub44_uid589_i_unnamed_k0_zts6mmstv223_o[20:0];

    // cond44_uid592_i_unnamed_k0_zts6mmstv223(BITSELECT,591)@21
    assign cond44_uid592_i_unnamed_k0_zts6mmstv223_in = $unsigned({{44{r0Sub44_uid589_i_unnamed_k0_zts6mmstv223_q[20]}}, r0Sub44_uid589_i_unnamed_k0_zts6mmstv223_q});
    assign cond44_uid592_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond44_uid592_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign44_uid593_i_unnamed_k0_zts6mmstv223(LOGICAL,592)@21
    assign opSign44_uid593_i_unnamed_k0_zts6mmstv223_q = cond44_uid592_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid591_i_unnamed_k0_zts6mmstv223_q;

    // q44_uid599_i_unnamed_k0_zts6mmstv223(LOGICAL,598)@21 + 1
    assign q44_uid599_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign44_uid593_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q44_uid599_i_unnamed_k0_zts6mmstv223_delay ( .xin(q44_uid599_i_unnamed_k0_zts6mmstv223_qi), .xout(q44_uid599_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist365_q44_uid599_i_unnamed_k0_zts6mmstv223_q_45(DELAY,4386)
    dspba_delay_ver #( .width(1), .depth(44), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist365_q44_uid599_i_unnamed_k0_zts6mmstv223_q_45 ( .xin(q44_uid599_i_unnamed_k0_zts6mmstv223_q), .xout(redist365_q44_uid599_i_unnamed_k0_zts6mmstv223_q_45_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist569_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_20(DELAY,4590)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist569_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_20_q <= '0;
        end
        else
        begin
            redist569_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_20_q <= $unsigned(redist568_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_19_q);
        end
    end

    // topBitsDOR43_uid605_i_unnamed_k0_zts6mmstv223(BITSELECT,604)@22
    assign topBitsDOR43_uid605_i_unnamed_k0_zts6mmstv223_b = redist569_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_20_q[63:21];

    // topBitsDOR_uid606_i_unnamed_k0_zts6mmstv223(LOGICAL,605)@22
    assign topBitsDOR_uid606_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR43_uid605_i_unnamed_k0_zts6mmstv223_b != 43'b0000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow43_uid602_i_unnamed_k0_zts6mmstv223(BITSELECT,601)@22
    assign dSubChunkLow43_uid602_i_unnamed_k0_zts6mmstv223_in = redist569_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_20_q[20:0];
    assign dSubChunkLow43_uid602_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow43_uid602_i_unnamed_k0_zts6mmstv223_in[20:0];

    // lshl44_uid594_i_unnamed_k0_zts6mmstv223(BITSELECT,593)@21
    assign lshl44_uid594_i_unnamed_k0_zts6mmstv223_in = lshl1_uid586_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl44_uid594_i_unnamed_k0_zts6mmstv223_b = lshl44_uid594_i_unnamed_k0_zts6mmstv223_in[63:0];

    // r0SubRangeLeft44_uid595_i_unnamed_k0_zts6mmstv223(BITSELECT,594)@21
    assign r0SubRangeLeft44_uid595_i_unnamed_k0_zts6mmstv223_in = r0Sub44_uid589_i_unnamed_k0_zts6mmstv223_q[19:0];
    assign r0SubRangeLeft44_uid595_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft44_uid595_i_unnamed_k0_zts6mmstv223_in[19:0];

    // rIteriMuxFirst44_uid597_i_unnamed_k0_zts6mmstv223(BITJOIN,596)@21
    assign rIteriMuxFirst44_uid597_i_unnamed_k0_zts6mmstv223_q = {cstZ44_uid596_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft44_uid595_i_unnamed_k0_zts6mmstv223_b};

    // r44_uid598_i_unnamed_k0_zts6mmstv223(MUX,597)@21 + 1
    assign r44_uid598_i_unnamed_k0_zts6mmstv223_s = opSign44_uid593_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r44_uid598_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r44_uid598_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r44_uid598_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst44_uid597_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r44_uid598_i_unnamed_k0_zts6mmstv223_q <= lshl44_uid594_i_unnamed_k0_zts6mmstv223_b;
                default : r44_uid598_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist143_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_v_20(DELAY,4164)
    dspba_delay_ver #( .width(1), .depth(20), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist143_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_v_20 ( .xin(x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_v), .xout(redist143_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_v_20_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid601_i_unnamed_k0_zts6mmstv223(BITJOIN,600)@22
    assign lshl1_uid601_i_unnamed_k0_zts6mmstv223_q = {r44_uid598_i_unnamed_k0_zts6mmstv223_q, redist143_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_v_20_q};

    // nSubChunkLow43_uid603_i_unnamed_k0_zts6mmstv223(BITSELECT,602)@22
    assign nSubChunkLow43_uid603_i_unnamed_k0_zts6mmstv223_in = lshl1_uid601_i_unnamed_k0_zts6mmstv223_q[20:0];
    assign nSubChunkLow43_uid603_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow43_uid603_i_unnamed_k0_zts6mmstv223_in[20:0];

    // r0Sub43_uid604_i_unnamed_k0_zts6mmstv223(SUB,603)@22
    assign r0Sub43_uid604_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow43_uid603_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub43_uid604_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow43_uid602_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub43_uid604_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub43_uid604_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub43_uid604_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub43_uid604_i_unnamed_k0_zts6mmstv223_q = r0Sub43_uid604_i_unnamed_k0_zts6mmstv223_o[21:0];

    // cond43_uid607_i_unnamed_k0_zts6mmstv223(BITSELECT,606)@22
    assign cond43_uid607_i_unnamed_k0_zts6mmstv223_in = $unsigned({{43{r0Sub43_uid604_i_unnamed_k0_zts6mmstv223_q[21]}}, r0Sub43_uid604_i_unnamed_k0_zts6mmstv223_q});
    assign cond43_uid607_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond43_uid607_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign43_uid608_i_unnamed_k0_zts6mmstv223(LOGICAL,607)@22
    assign opSign43_uid608_i_unnamed_k0_zts6mmstv223_q = cond43_uid607_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid606_i_unnamed_k0_zts6mmstv223_q;

    // q43_uid614_i_unnamed_k0_zts6mmstv223(LOGICAL,613)@22 + 1
    assign q43_uid614_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign43_uid608_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q43_uid614_i_unnamed_k0_zts6mmstv223_delay ( .xin(q43_uid614_i_unnamed_k0_zts6mmstv223_qi), .xout(q43_uid614_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist364_q43_uid614_i_unnamed_k0_zts6mmstv223_q_44(DELAY,4385)
    dspba_delay_ver #( .width(1), .depth(43), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist364_q43_uid614_i_unnamed_k0_zts6mmstv223_q_44 ( .xin(q43_uid614_i_unnamed_k0_zts6mmstv223_q), .xout(redist364_q43_uid614_i_unnamed_k0_zts6mmstv223_q_44_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist570_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_21(DELAY,4591)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist570_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_21_q <= '0;
        end
        else
        begin
            redist570_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_21_q <= $unsigned(redist569_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_20_q);
        end
    end

    // topBitsDOR42_uid620_i_unnamed_k0_zts6mmstv223(BITSELECT,619)@23
    assign topBitsDOR42_uid620_i_unnamed_k0_zts6mmstv223_b = redist570_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_21_q[63:22];

    // topBitsDOR_uid621_i_unnamed_k0_zts6mmstv223(LOGICAL,620)@23
    assign topBitsDOR_uid621_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR42_uid620_i_unnamed_k0_zts6mmstv223_b != 42'b000000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow42_uid617_i_unnamed_k0_zts6mmstv223(BITSELECT,616)@23
    assign dSubChunkLow42_uid617_i_unnamed_k0_zts6mmstv223_in = redist570_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_21_q[21:0];
    assign dSubChunkLow42_uid617_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow42_uid617_i_unnamed_k0_zts6mmstv223_in[21:0];

    // lshl43_uid609_i_unnamed_k0_zts6mmstv223(BITSELECT,608)@22
    assign lshl43_uid609_i_unnamed_k0_zts6mmstv223_in = lshl1_uid601_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl43_uid609_i_unnamed_k0_zts6mmstv223_b = lshl43_uid609_i_unnamed_k0_zts6mmstv223_in[63:0];

    // r0SubRangeLeft43_uid610_i_unnamed_k0_zts6mmstv223(BITSELECT,609)@22
    assign r0SubRangeLeft43_uid610_i_unnamed_k0_zts6mmstv223_in = r0Sub43_uid604_i_unnamed_k0_zts6mmstv223_q[20:0];
    assign r0SubRangeLeft43_uid610_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft43_uid610_i_unnamed_k0_zts6mmstv223_in[20:0];

    // rIteriMuxFirst43_uid612_i_unnamed_k0_zts6mmstv223(BITJOIN,611)@22
    assign rIteriMuxFirst43_uid612_i_unnamed_k0_zts6mmstv223_q = {cstZ43_uid611_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft43_uid610_i_unnamed_k0_zts6mmstv223_b};

    // r43_uid613_i_unnamed_k0_zts6mmstv223(MUX,612)@22 + 1
    assign r43_uid613_i_unnamed_k0_zts6mmstv223_s = opSign43_uid608_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r43_uid613_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r43_uid613_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r43_uid613_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst43_uid612_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r43_uid613_i_unnamed_k0_zts6mmstv223_q <= lshl43_uid609_i_unnamed_k0_zts6mmstv223_b;
                default : r43_uid613_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist144_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_w_21(DELAY,4165)
    dspba_delay_ver #( .width(1), .depth(21), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist144_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_w_21 ( .xin(x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_w), .xout(redist144_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_w_21_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid616_i_unnamed_k0_zts6mmstv223(BITJOIN,615)@23
    assign lshl1_uid616_i_unnamed_k0_zts6mmstv223_q = {r43_uid613_i_unnamed_k0_zts6mmstv223_q, redist144_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_w_21_q};

    // nSubChunkLow42_uid618_i_unnamed_k0_zts6mmstv223(BITSELECT,617)@23
    assign nSubChunkLow42_uid618_i_unnamed_k0_zts6mmstv223_in = lshl1_uid616_i_unnamed_k0_zts6mmstv223_q[21:0];
    assign nSubChunkLow42_uid618_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow42_uid618_i_unnamed_k0_zts6mmstv223_in[21:0];

    // r0Sub42_uid619_i_unnamed_k0_zts6mmstv223(SUB,618)@23
    assign r0Sub42_uid619_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow42_uid618_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub42_uid619_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow42_uid617_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub42_uid619_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub42_uid619_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub42_uid619_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub42_uid619_i_unnamed_k0_zts6mmstv223_q = r0Sub42_uid619_i_unnamed_k0_zts6mmstv223_o[22:0];

    // cond42_uid622_i_unnamed_k0_zts6mmstv223(BITSELECT,621)@23
    assign cond42_uid622_i_unnamed_k0_zts6mmstv223_in = $unsigned({{42{r0Sub42_uid619_i_unnamed_k0_zts6mmstv223_q[22]}}, r0Sub42_uid619_i_unnamed_k0_zts6mmstv223_q});
    assign cond42_uid622_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond42_uid622_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign42_uid623_i_unnamed_k0_zts6mmstv223(LOGICAL,622)@23
    assign opSign42_uid623_i_unnamed_k0_zts6mmstv223_q = cond42_uid622_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid621_i_unnamed_k0_zts6mmstv223_q;

    // q42_uid629_i_unnamed_k0_zts6mmstv223(LOGICAL,628)@23 + 1
    assign q42_uid629_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign42_uid623_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q42_uid629_i_unnamed_k0_zts6mmstv223_delay ( .xin(q42_uid629_i_unnamed_k0_zts6mmstv223_qi), .xout(q42_uid629_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist363_q42_uid629_i_unnamed_k0_zts6mmstv223_q_43(DELAY,4384)
    dspba_delay_ver #( .width(1), .depth(42), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist363_q42_uid629_i_unnamed_k0_zts6mmstv223_q_43 ( .xin(q42_uid629_i_unnamed_k0_zts6mmstv223_q), .xout(redist363_q42_uid629_i_unnamed_k0_zts6mmstv223_q_43_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist571_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_22(DELAY,4592)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist571_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_22_q <= '0;
        end
        else
        begin
            redist571_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_22_q <= $unsigned(redist570_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_21_q);
        end
    end

    // topBitsDOR41_uid635_i_unnamed_k0_zts6mmstv223(BITSELECT,634)@24
    assign topBitsDOR41_uid635_i_unnamed_k0_zts6mmstv223_b = redist571_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_22_q[63:23];

    // topBitsDOR_uid636_i_unnamed_k0_zts6mmstv223(LOGICAL,635)@24
    assign topBitsDOR_uid636_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR41_uid635_i_unnamed_k0_zts6mmstv223_b != 41'b00000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow41_uid632_i_unnamed_k0_zts6mmstv223(BITSELECT,631)@24
    assign dSubChunkLow41_uid632_i_unnamed_k0_zts6mmstv223_in = redist571_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_22_q[22:0];
    assign dSubChunkLow41_uid632_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow41_uid632_i_unnamed_k0_zts6mmstv223_in[22:0];

    // lshl42_uid624_i_unnamed_k0_zts6mmstv223(BITSELECT,623)@23
    assign lshl42_uid624_i_unnamed_k0_zts6mmstv223_in = lshl1_uid616_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl42_uid624_i_unnamed_k0_zts6mmstv223_b = lshl42_uid624_i_unnamed_k0_zts6mmstv223_in[63:0];

    // r0SubRangeLeft42_uid625_i_unnamed_k0_zts6mmstv223(BITSELECT,624)@23
    assign r0SubRangeLeft42_uid625_i_unnamed_k0_zts6mmstv223_in = r0Sub42_uid619_i_unnamed_k0_zts6mmstv223_q[21:0];
    assign r0SubRangeLeft42_uid625_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft42_uid625_i_unnamed_k0_zts6mmstv223_in[21:0];

    // rIteriMuxFirst42_uid627_i_unnamed_k0_zts6mmstv223(BITJOIN,626)@23
    assign rIteriMuxFirst42_uid627_i_unnamed_k0_zts6mmstv223_q = {cstZ42_uid626_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft42_uid625_i_unnamed_k0_zts6mmstv223_b};

    // r42_uid628_i_unnamed_k0_zts6mmstv223(MUX,627)@23 + 1
    assign r42_uid628_i_unnamed_k0_zts6mmstv223_s = opSign42_uid623_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r42_uid628_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r42_uid628_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r42_uid628_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst42_uid627_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r42_uid628_i_unnamed_k0_zts6mmstv223_q <= lshl42_uid624_i_unnamed_k0_zts6mmstv223_b;
                default : r42_uid628_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist145_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_x_22(DELAY,4166)
    dspba_delay_ver #( .width(1), .depth(22), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist145_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_x_22 ( .xin(x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_x), .xout(redist145_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_x_22_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid631_i_unnamed_k0_zts6mmstv223(BITJOIN,630)@24
    assign lshl1_uid631_i_unnamed_k0_zts6mmstv223_q = {r42_uid628_i_unnamed_k0_zts6mmstv223_q, redist145_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_x_22_q};

    // nSubChunkLow41_uid633_i_unnamed_k0_zts6mmstv223(BITSELECT,632)@24
    assign nSubChunkLow41_uid633_i_unnamed_k0_zts6mmstv223_in = lshl1_uid631_i_unnamed_k0_zts6mmstv223_q[22:0];
    assign nSubChunkLow41_uid633_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow41_uid633_i_unnamed_k0_zts6mmstv223_in[22:0];

    // r0Sub41_uid634_i_unnamed_k0_zts6mmstv223(SUB,633)@24
    assign r0Sub41_uid634_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow41_uid633_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub41_uid634_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow41_uid632_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub41_uid634_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub41_uid634_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub41_uid634_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub41_uid634_i_unnamed_k0_zts6mmstv223_q = r0Sub41_uid634_i_unnamed_k0_zts6mmstv223_o[23:0];

    // cond41_uid637_i_unnamed_k0_zts6mmstv223(BITSELECT,636)@24
    assign cond41_uid637_i_unnamed_k0_zts6mmstv223_in = $unsigned({{41{r0Sub41_uid634_i_unnamed_k0_zts6mmstv223_q[23]}}, r0Sub41_uid634_i_unnamed_k0_zts6mmstv223_q});
    assign cond41_uid637_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond41_uid637_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign41_uid638_i_unnamed_k0_zts6mmstv223(LOGICAL,637)@24
    assign opSign41_uid638_i_unnamed_k0_zts6mmstv223_q = cond41_uid637_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid636_i_unnamed_k0_zts6mmstv223_q;

    // q41_uid644_i_unnamed_k0_zts6mmstv223(LOGICAL,643)@24 + 1
    assign q41_uid644_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign41_uid638_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q41_uid644_i_unnamed_k0_zts6mmstv223_delay ( .xin(q41_uid644_i_unnamed_k0_zts6mmstv223_qi), .xout(q41_uid644_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist362_q41_uid644_i_unnamed_k0_zts6mmstv223_q_42(DELAY,4383)
    dspba_delay_ver #( .width(1), .depth(41), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist362_q41_uid644_i_unnamed_k0_zts6mmstv223_q_42 ( .xin(q41_uid644_i_unnamed_k0_zts6mmstv223_q), .xout(redist362_q41_uid644_i_unnamed_k0_zts6mmstv223_q_42_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist572_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_23(DELAY,4593)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist572_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_23_q <= '0;
        end
        else
        begin
            redist572_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_23_q <= $unsigned(redist571_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_22_q);
        end
    end

    // topBitsDOR40_uid650_i_unnamed_k0_zts6mmstv223(BITSELECT,649)@25
    assign topBitsDOR40_uid650_i_unnamed_k0_zts6mmstv223_b = redist572_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_23_q[63:24];

    // topBitsDOR_uid651_i_unnamed_k0_zts6mmstv223(LOGICAL,650)@25
    assign topBitsDOR_uid651_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR40_uid650_i_unnamed_k0_zts6mmstv223_b != 40'b0000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow40_uid647_i_unnamed_k0_zts6mmstv223(BITSELECT,646)@25
    assign dSubChunkLow40_uid647_i_unnamed_k0_zts6mmstv223_in = redist572_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_23_q[23:0];
    assign dSubChunkLow40_uid647_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow40_uid647_i_unnamed_k0_zts6mmstv223_in[23:0];

    // lshl41_uid639_i_unnamed_k0_zts6mmstv223(BITSELECT,638)@24
    assign lshl41_uid639_i_unnamed_k0_zts6mmstv223_in = lshl1_uid631_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl41_uid639_i_unnamed_k0_zts6mmstv223_b = lshl41_uid639_i_unnamed_k0_zts6mmstv223_in[63:0];

    // r0SubRangeLeft41_uid640_i_unnamed_k0_zts6mmstv223(BITSELECT,639)@24
    assign r0SubRangeLeft41_uid640_i_unnamed_k0_zts6mmstv223_in = r0Sub41_uid634_i_unnamed_k0_zts6mmstv223_q[22:0];
    assign r0SubRangeLeft41_uid640_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft41_uid640_i_unnamed_k0_zts6mmstv223_in[22:0];

    // rIteriMuxFirst41_uid642_i_unnamed_k0_zts6mmstv223(BITJOIN,641)@24
    assign rIteriMuxFirst41_uid642_i_unnamed_k0_zts6mmstv223_q = {cstZ41_uid641_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft41_uid640_i_unnamed_k0_zts6mmstv223_b};

    // r41_uid643_i_unnamed_k0_zts6mmstv223(MUX,642)@24 + 1
    assign r41_uid643_i_unnamed_k0_zts6mmstv223_s = opSign41_uid638_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r41_uid643_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r41_uid643_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r41_uid643_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst41_uid642_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r41_uid643_i_unnamed_k0_zts6mmstv223_q <= lshl41_uid639_i_unnamed_k0_zts6mmstv223_b;
                default : r41_uid643_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist146_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_y_23(DELAY,4167)
    dspba_delay_ver #( .width(1), .depth(23), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist146_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_y_23 ( .xin(x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_y), .xout(redist146_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_y_23_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid646_i_unnamed_k0_zts6mmstv223(BITJOIN,645)@25
    assign lshl1_uid646_i_unnamed_k0_zts6mmstv223_q = {r41_uid643_i_unnamed_k0_zts6mmstv223_q, redist146_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_y_23_q};

    // nSubChunkLow40_uid648_i_unnamed_k0_zts6mmstv223(BITSELECT,647)@25
    assign nSubChunkLow40_uid648_i_unnamed_k0_zts6mmstv223_in = lshl1_uid646_i_unnamed_k0_zts6mmstv223_q[23:0];
    assign nSubChunkLow40_uid648_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow40_uid648_i_unnamed_k0_zts6mmstv223_in[23:0];

    // r0Sub40_uid649_i_unnamed_k0_zts6mmstv223(SUB,648)@25
    assign r0Sub40_uid649_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow40_uid648_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub40_uid649_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow40_uid647_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub40_uid649_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub40_uid649_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub40_uid649_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub40_uid649_i_unnamed_k0_zts6mmstv223_q = r0Sub40_uid649_i_unnamed_k0_zts6mmstv223_o[24:0];

    // cond40_uid652_i_unnamed_k0_zts6mmstv223(BITSELECT,651)@25
    assign cond40_uid652_i_unnamed_k0_zts6mmstv223_in = $unsigned({{40{r0Sub40_uid649_i_unnamed_k0_zts6mmstv223_q[24]}}, r0Sub40_uid649_i_unnamed_k0_zts6mmstv223_q});
    assign cond40_uid652_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond40_uid652_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign40_uid653_i_unnamed_k0_zts6mmstv223(LOGICAL,652)@25
    assign opSign40_uid653_i_unnamed_k0_zts6mmstv223_q = cond40_uid652_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid651_i_unnamed_k0_zts6mmstv223_q;

    // q40_uid659_i_unnamed_k0_zts6mmstv223(LOGICAL,658)@25 + 1
    assign q40_uid659_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign40_uid653_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q40_uid659_i_unnamed_k0_zts6mmstv223_delay ( .xin(q40_uid659_i_unnamed_k0_zts6mmstv223_qi), .xout(q40_uid659_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist361_q40_uid659_i_unnamed_k0_zts6mmstv223_q_41(DELAY,4382)
    dspba_delay_ver #( .width(1), .depth(40), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist361_q40_uid659_i_unnamed_k0_zts6mmstv223_q_41 ( .xin(q40_uid659_i_unnamed_k0_zts6mmstv223_q), .xout(redist361_q40_uid659_i_unnamed_k0_zts6mmstv223_q_41_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist573_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_24(DELAY,4594)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist573_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_24_q <= '0;
        end
        else
        begin
            redist573_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_24_q <= $unsigned(redist572_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_23_q);
        end
    end

    // topBitsDOR39_uid665_i_unnamed_k0_zts6mmstv223(BITSELECT,664)@26
    assign topBitsDOR39_uid665_i_unnamed_k0_zts6mmstv223_b = redist573_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_24_q[63:25];

    // topBitsDOR_uid666_i_unnamed_k0_zts6mmstv223(LOGICAL,665)@26
    assign topBitsDOR_uid666_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR39_uid665_i_unnamed_k0_zts6mmstv223_b != 39'b000000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow39_uid662_i_unnamed_k0_zts6mmstv223(BITSELECT,661)@26
    assign dSubChunkLow39_uid662_i_unnamed_k0_zts6mmstv223_in = redist573_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_24_q[24:0];
    assign dSubChunkLow39_uid662_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow39_uid662_i_unnamed_k0_zts6mmstv223_in[24:0];

    // lshl40_uid654_i_unnamed_k0_zts6mmstv223(BITSELECT,653)@25
    assign lshl40_uid654_i_unnamed_k0_zts6mmstv223_in = lshl1_uid646_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl40_uid654_i_unnamed_k0_zts6mmstv223_b = lshl40_uid654_i_unnamed_k0_zts6mmstv223_in[63:0];

    // r0SubRangeLeft40_uid655_i_unnamed_k0_zts6mmstv223(BITSELECT,654)@25
    assign r0SubRangeLeft40_uid655_i_unnamed_k0_zts6mmstv223_in = r0Sub40_uid649_i_unnamed_k0_zts6mmstv223_q[23:0];
    assign r0SubRangeLeft40_uid655_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft40_uid655_i_unnamed_k0_zts6mmstv223_in[23:0];

    // rIteriMuxFirst40_uid657_i_unnamed_k0_zts6mmstv223(BITJOIN,656)@25
    assign rIteriMuxFirst40_uid657_i_unnamed_k0_zts6mmstv223_q = {cstZ40_uid656_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft40_uid655_i_unnamed_k0_zts6mmstv223_b};

    // r40_uid658_i_unnamed_k0_zts6mmstv223(MUX,657)@25 + 1
    assign r40_uid658_i_unnamed_k0_zts6mmstv223_s = opSign40_uid653_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r40_uid658_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r40_uid658_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r40_uid658_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst40_uid657_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r40_uid658_i_unnamed_k0_zts6mmstv223_q <= lshl40_uid654_i_unnamed_k0_zts6mmstv223_b;
                default : r40_uid658_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist147_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_z_24(DELAY,4168)
    dspba_delay_ver #( .width(1), .depth(24), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist147_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_z_24 ( .xin(x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_z), .xout(redist147_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_z_24_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid661_i_unnamed_k0_zts6mmstv223(BITJOIN,660)@26
    assign lshl1_uid661_i_unnamed_k0_zts6mmstv223_q = {r40_uid658_i_unnamed_k0_zts6mmstv223_q, redist147_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_z_24_q};

    // nSubChunkLow39_uid663_i_unnamed_k0_zts6mmstv223(BITSELECT,662)@26
    assign nSubChunkLow39_uid663_i_unnamed_k0_zts6mmstv223_in = lshl1_uid661_i_unnamed_k0_zts6mmstv223_q[24:0];
    assign nSubChunkLow39_uid663_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow39_uid663_i_unnamed_k0_zts6mmstv223_in[24:0];

    // r0Sub39_uid664_i_unnamed_k0_zts6mmstv223(SUB,663)@26
    assign r0Sub39_uid664_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow39_uid663_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub39_uid664_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow39_uid662_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub39_uid664_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub39_uid664_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub39_uid664_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub39_uid664_i_unnamed_k0_zts6mmstv223_q = r0Sub39_uid664_i_unnamed_k0_zts6mmstv223_o[25:0];

    // cond39_uid667_i_unnamed_k0_zts6mmstv223(BITSELECT,666)@26
    assign cond39_uid667_i_unnamed_k0_zts6mmstv223_in = $unsigned({{39{r0Sub39_uid664_i_unnamed_k0_zts6mmstv223_q[25]}}, r0Sub39_uid664_i_unnamed_k0_zts6mmstv223_q});
    assign cond39_uid667_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond39_uid667_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign39_uid668_i_unnamed_k0_zts6mmstv223(LOGICAL,667)@26
    assign opSign39_uid668_i_unnamed_k0_zts6mmstv223_q = cond39_uid667_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid666_i_unnamed_k0_zts6mmstv223_q;

    // q39_uid674_i_unnamed_k0_zts6mmstv223(LOGICAL,673)@26 + 1
    assign q39_uid674_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign39_uid668_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q39_uid674_i_unnamed_k0_zts6mmstv223_delay ( .xin(q39_uid674_i_unnamed_k0_zts6mmstv223_qi), .xout(q39_uid674_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist360_q39_uid674_i_unnamed_k0_zts6mmstv223_q_40(DELAY,4381)
    dspba_delay_ver #( .width(1), .depth(39), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist360_q39_uid674_i_unnamed_k0_zts6mmstv223_q_40 ( .xin(q39_uid674_i_unnamed_k0_zts6mmstv223_q), .xout(redist360_q39_uid674_i_unnamed_k0_zts6mmstv223_q_40_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist574_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_25(DELAY,4595)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist574_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_25_q <= '0;
        end
        else
        begin
            redist574_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_25_q <= $unsigned(redist573_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_24_q);
        end
    end

    // topBitsDOR38_uid680_i_unnamed_k0_zts6mmstv223(BITSELECT,679)@27
    assign topBitsDOR38_uid680_i_unnamed_k0_zts6mmstv223_b = redist574_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_25_q[63:26];

    // topBitsDOR_uid681_i_unnamed_k0_zts6mmstv223(LOGICAL,680)@27
    assign topBitsDOR_uid681_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR38_uid680_i_unnamed_k0_zts6mmstv223_b != 38'b00000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow38_uid677_i_unnamed_k0_zts6mmstv223(BITSELECT,676)@27
    assign dSubChunkLow38_uid677_i_unnamed_k0_zts6mmstv223_in = redist574_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_25_q[25:0];
    assign dSubChunkLow38_uid677_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow38_uid677_i_unnamed_k0_zts6mmstv223_in[25:0];

    // lshl39_uid669_i_unnamed_k0_zts6mmstv223(BITSELECT,668)@26
    assign lshl39_uid669_i_unnamed_k0_zts6mmstv223_in = lshl1_uid661_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl39_uid669_i_unnamed_k0_zts6mmstv223_b = lshl39_uid669_i_unnamed_k0_zts6mmstv223_in[63:0];

    // r0SubRangeLeft39_uid670_i_unnamed_k0_zts6mmstv223(BITSELECT,669)@26
    assign r0SubRangeLeft39_uid670_i_unnamed_k0_zts6mmstv223_in = r0Sub39_uid664_i_unnamed_k0_zts6mmstv223_q[24:0];
    assign r0SubRangeLeft39_uid670_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft39_uid670_i_unnamed_k0_zts6mmstv223_in[24:0];

    // rIteriMuxFirst39_uid672_i_unnamed_k0_zts6mmstv223(BITJOIN,671)@26
    assign rIteriMuxFirst39_uid672_i_unnamed_k0_zts6mmstv223_q = {cstZ39_uid671_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft39_uid670_i_unnamed_k0_zts6mmstv223_b};

    // r39_uid673_i_unnamed_k0_zts6mmstv223(MUX,672)@26 + 1
    assign r39_uid673_i_unnamed_k0_zts6mmstv223_s = opSign39_uid668_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r39_uid673_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r39_uid673_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r39_uid673_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst39_uid672_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r39_uid673_i_unnamed_k0_zts6mmstv223_q <= lshl39_uid669_i_unnamed_k0_zts6mmstv223_b;
                default : r39_uid673_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist148_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_aa_25(DELAY,4169)
    dspba_delay_ver #( .width(1), .depth(25), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist148_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_aa_25 ( .xin(x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_aa), .xout(redist148_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_aa_25_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid676_i_unnamed_k0_zts6mmstv223(BITJOIN,675)@27
    assign lshl1_uid676_i_unnamed_k0_zts6mmstv223_q = {r39_uid673_i_unnamed_k0_zts6mmstv223_q, redist148_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_aa_25_q};

    // nSubChunkLow38_uid678_i_unnamed_k0_zts6mmstv223(BITSELECT,677)@27
    assign nSubChunkLow38_uid678_i_unnamed_k0_zts6mmstv223_in = lshl1_uid676_i_unnamed_k0_zts6mmstv223_q[25:0];
    assign nSubChunkLow38_uid678_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow38_uid678_i_unnamed_k0_zts6mmstv223_in[25:0];

    // r0Sub38_uid679_i_unnamed_k0_zts6mmstv223(SUB,678)@27
    assign r0Sub38_uid679_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow38_uid678_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub38_uid679_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow38_uid677_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub38_uid679_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub38_uid679_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub38_uid679_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub38_uid679_i_unnamed_k0_zts6mmstv223_q = r0Sub38_uid679_i_unnamed_k0_zts6mmstv223_o[26:0];

    // cond38_uid682_i_unnamed_k0_zts6mmstv223(BITSELECT,681)@27
    assign cond38_uid682_i_unnamed_k0_zts6mmstv223_in = $unsigned({{38{r0Sub38_uid679_i_unnamed_k0_zts6mmstv223_q[26]}}, r0Sub38_uid679_i_unnamed_k0_zts6mmstv223_q});
    assign cond38_uid682_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond38_uid682_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign38_uid683_i_unnamed_k0_zts6mmstv223(LOGICAL,682)@27
    assign opSign38_uid683_i_unnamed_k0_zts6mmstv223_q = cond38_uid682_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid681_i_unnamed_k0_zts6mmstv223_q;

    // q38_uid689_i_unnamed_k0_zts6mmstv223(LOGICAL,688)@27 + 1
    assign q38_uid689_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign38_uid683_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q38_uid689_i_unnamed_k0_zts6mmstv223_delay ( .xin(q38_uid689_i_unnamed_k0_zts6mmstv223_qi), .xout(q38_uid689_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist359_q38_uid689_i_unnamed_k0_zts6mmstv223_q_39(DELAY,4380)
    dspba_delay_ver #( .width(1), .depth(38), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist359_q38_uid689_i_unnamed_k0_zts6mmstv223_q_39 ( .xin(q38_uid689_i_unnamed_k0_zts6mmstv223_q), .xout(redist359_q38_uid689_i_unnamed_k0_zts6mmstv223_q_39_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist575_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_26(DELAY,4596)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist575_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_26_q <= '0;
        end
        else
        begin
            redist575_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_26_q <= $unsigned(redist574_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_25_q);
        end
    end

    // topBitsDOR37_uid695_i_unnamed_k0_zts6mmstv223(BITSELECT,694)@28
    assign topBitsDOR37_uid695_i_unnamed_k0_zts6mmstv223_b = redist575_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_26_q[63:27];

    // topBitsDOR_uid696_i_unnamed_k0_zts6mmstv223(LOGICAL,695)@28
    assign topBitsDOR_uid696_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR37_uid695_i_unnamed_k0_zts6mmstv223_b != 37'b0000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow37_uid692_i_unnamed_k0_zts6mmstv223(BITSELECT,691)@28
    assign dSubChunkLow37_uid692_i_unnamed_k0_zts6mmstv223_in = redist575_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_26_q[26:0];
    assign dSubChunkLow37_uid692_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow37_uid692_i_unnamed_k0_zts6mmstv223_in[26:0];

    // lshl38_uid684_i_unnamed_k0_zts6mmstv223(BITSELECT,683)@27
    assign lshl38_uid684_i_unnamed_k0_zts6mmstv223_in = lshl1_uid676_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl38_uid684_i_unnamed_k0_zts6mmstv223_b = lshl38_uid684_i_unnamed_k0_zts6mmstv223_in[63:0];

    // r0SubRangeLeft38_uid685_i_unnamed_k0_zts6mmstv223(BITSELECT,684)@27
    assign r0SubRangeLeft38_uid685_i_unnamed_k0_zts6mmstv223_in = r0Sub38_uid679_i_unnamed_k0_zts6mmstv223_q[25:0];
    assign r0SubRangeLeft38_uid685_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft38_uid685_i_unnamed_k0_zts6mmstv223_in[25:0];

    // rIteriMuxFirst38_uid687_i_unnamed_k0_zts6mmstv223(BITJOIN,686)@27
    assign rIteriMuxFirst38_uid687_i_unnamed_k0_zts6mmstv223_q = {cstZ38_uid686_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft38_uid685_i_unnamed_k0_zts6mmstv223_b};

    // r38_uid688_i_unnamed_k0_zts6mmstv223(MUX,687)@27 + 1
    assign r38_uid688_i_unnamed_k0_zts6mmstv223_s = opSign38_uid683_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r38_uid688_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r38_uid688_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r38_uid688_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst38_uid687_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r38_uid688_i_unnamed_k0_zts6mmstv223_q <= lshl38_uid684_i_unnamed_k0_zts6mmstv223_b;
                default : r38_uid688_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist149_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_bb_26(DELAY,4170)
    dspba_delay_ver #( .width(1), .depth(26), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist149_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_bb_26 ( .xin(x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_bb), .xout(redist149_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_bb_26_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid691_i_unnamed_k0_zts6mmstv223(BITJOIN,690)@28
    assign lshl1_uid691_i_unnamed_k0_zts6mmstv223_q = {r38_uid688_i_unnamed_k0_zts6mmstv223_q, redist149_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_bb_26_q};

    // nSubChunkLow37_uid693_i_unnamed_k0_zts6mmstv223(BITSELECT,692)@28
    assign nSubChunkLow37_uid693_i_unnamed_k0_zts6mmstv223_in = lshl1_uid691_i_unnamed_k0_zts6mmstv223_q[26:0];
    assign nSubChunkLow37_uid693_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow37_uid693_i_unnamed_k0_zts6mmstv223_in[26:0];

    // r0Sub37_uid694_i_unnamed_k0_zts6mmstv223(SUB,693)@28
    assign r0Sub37_uid694_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow37_uid693_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub37_uid694_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow37_uid692_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub37_uid694_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub37_uid694_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub37_uid694_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub37_uid694_i_unnamed_k0_zts6mmstv223_q = r0Sub37_uid694_i_unnamed_k0_zts6mmstv223_o[27:0];

    // cond37_uid697_i_unnamed_k0_zts6mmstv223(BITSELECT,696)@28
    assign cond37_uid697_i_unnamed_k0_zts6mmstv223_in = $unsigned({{37{r0Sub37_uid694_i_unnamed_k0_zts6mmstv223_q[27]}}, r0Sub37_uid694_i_unnamed_k0_zts6mmstv223_q});
    assign cond37_uid697_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond37_uid697_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign37_uid698_i_unnamed_k0_zts6mmstv223(LOGICAL,697)@28
    assign opSign37_uid698_i_unnamed_k0_zts6mmstv223_q = cond37_uid697_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid696_i_unnamed_k0_zts6mmstv223_q;

    // q37_uid704_i_unnamed_k0_zts6mmstv223(LOGICAL,703)@28 + 1
    assign q37_uid704_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign37_uid698_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q37_uid704_i_unnamed_k0_zts6mmstv223_delay ( .xin(q37_uid704_i_unnamed_k0_zts6mmstv223_qi), .xout(q37_uid704_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist358_q37_uid704_i_unnamed_k0_zts6mmstv223_q_38(DELAY,4379)
    dspba_delay_ver #( .width(1), .depth(37), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist358_q37_uid704_i_unnamed_k0_zts6mmstv223_q_38 ( .xin(q37_uid704_i_unnamed_k0_zts6mmstv223_q), .xout(redist358_q37_uid704_i_unnamed_k0_zts6mmstv223_q_38_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist576_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_27(DELAY,4597)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist576_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_27_q <= '0;
        end
        else
        begin
            redist576_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_27_q <= $unsigned(redist575_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_26_q);
        end
    end

    // topBitsDOR36_uid710_i_unnamed_k0_zts6mmstv223(BITSELECT,709)@29
    assign topBitsDOR36_uid710_i_unnamed_k0_zts6mmstv223_b = redist576_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_27_q[63:28];

    // topBitsDOR_uid711_i_unnamed_k0_zts6mmstv223(LOGICAL,710)@29
    assign topBitsDOR_uid711_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR36_uid710_i_unnamed_k0_zts6mmstv223_b != 36'b000000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow36_uid707_i_unnamed_k0_zts6mmstv223(BITSELECT,706)@29
    assign dSubChunkLow36_uid707_i_unnamed_k0_zts6mmstv223_in = redist576_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_27_q[27:0];
    assign dSubChunkLow36_uid707_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow36_uid707_i_unnamed_k0_zts6mmstv223_in[27:0];

    // lshl37_uid699_i_unnamed_k0_zts6mmstv223(BITSELECT,698)@28
    assign lshl37_uid699_i_unnamed_k0_zts6mmstv223_in = lshl1_uid691_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl37_uid699_i_unnamed_k0_zts6mmstv223_b = lshl37_uid699_i_unnamed_k0_zts6mmstv223_in[63:0];

    // r0SubRangeLeft37_uid700_i_unnamed_k0_zts6mmstv223(BITSELECT,699)@28
    assign r0SubRangeLeft37_uid700_i_unnamed_k0_zts6mmstv223_in = r0Sub37_uid694_i_unnamed_k0_zts6mmstv223_q[26:0];
    assign r0SubRangeLeft37_uid700_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft37_uid700_i_unnamed_k0_zts6mmstv223_in[26:0];

    // rIteriMuxFirst37_uid702_i_unnamed_k0_zts6mmstv223(BITJOIN,701)@28
    assign rIteriMuxFirst37_uid702_i_unnamed_k0_zts6mmstv223_q = {cstZ37_uid701_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft37_uid700_i_unnamed_k0_zts6mmstv223_b};

    // r37_uid703_i_unnamed_k0_zts6mmstv223(MUX,702)@28 + 1
    assign r37_uid703_i_unnamed_k0_zts6mmstv223_s = opSign37_uid698_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r37_uid703_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r37_uid703_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r37_uid703_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst37_uid702_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r37_uid703_i_unnamed_k0_zts6mmstv223_q <= lshl37_uid699_i_unnamed_k0_zts6mmstv223_b;
                default : r37_uid703_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist150_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_cc_27(DELAY,4171)
    dspba_delay_ver #( .width(1), .depth(27), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist150_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_cc_27 ( .xin(x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_cc), .xout(redist150_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_cc_27_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid706_i_unnamed_k0_zts6mmstv223(BITJOIN,705)@29
    assign lshl1_uid706_i_unnamed_k0_zts6mmstv223_q = {r37_uid703_i_unnamed_k0_zts6mmstv223_q, redist150_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_cc_27_q};

    // nSubChunkLow36_uid708_i_unnamed_k0_zts6mmstv223(BITSELECT,707)@29
    assign nSubChunkLow36_uid708_i_unnamed_k0_zts6mmstv223_in = lshl1_uid706_i_unnamed_k0_zts6mmstv223_q[27:0];
    assign nSubChunkLow36_uid708_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow36_uid708_i_unnamed_k0_zts6mmstv223_in[27:0];

    // r0Sub36_uid709_i_unnamed_k0_zts6mmstv223(SUB,708)@29
    assign r0Sub36_uid709_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow36_uid708_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub36_uid709_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow36_uid707_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub36_uid709_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub36_uid709_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub36_uid709_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub36_uid709_i_unnamed_k0_zts6mmstv223_q = r0Sub36_uid709_i_unnamed_k0_zts6mmstv223_o[28:0];

    // cond36_uid712_i_unnamed_k0_zts6mmstv223(BITSELECT,711)@29
    assign cond36_uid712_i_unnamed_k0_zts6mmstv223_in = $unsigned({{36{r0Sub36_uid709_i_unnamed_k0_zts6mmstv223_q[28]}}, r0Sub36_uid709_i_unnamed_k0_zts6mmstv223_q});
    assign cond36_uid712_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond36_uid712_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign36_uid713_i_unnamed_k0_zts6mmstv223(LOGICAL,712)@29
    assign opSign36_uid713_i_unnamed_k0_zts6mmstv223_q = cond36_uid712_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid711_i_unnamed_k0_zts6mmstv223_q;

    // q36_uid719_i_unnamed_k0_zts6mmstv223(LOGICAL,718)@29 + 1
    assign q36_uid719_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign36_uid713_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q36_uid719_i_unnamed_k0_zts6mmstv223_delay ( .xin(q36_uid719_i_unnamed_k0_zts6mmstv223_qi), .xout(q36_uid719_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist357_q36_uid719_i_unnamed_k0_zts6mmstv223_q_37(DELAY,4378)
    dspba_delay_ver #( .width(1), .depth(36), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist357_q36_uid719_i_unnamed_k0_zts6mmstv223_q_37 ( .xin(q36_uid719_i_unnamed_k0_zts6mmstv223_q), .xout(redist357_q36_uid719_i_unnamed_k0_zts6mmstv223_q_37_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist577_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_28(DELAY,4598)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist577_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_28_q <= '0;
        end
        else
        begin
            redist577_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_28_q <= $unsigned(redist576_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_27_q);
        end
    end

    // topBitsDOR35_uid725_i_unnamed_k0_zts6mmstv223(BITSELECT,724)@30
    assign topBitsDOR35_uid725_i_unnamed_k0_zts6mmstv223_b = redist577_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_28_q[63:29];

    // topBitsDOR_uid726_i_unnamed_k0_zts6mmstv223(LOGICAL,725)@30
    assign topBitsDOR_uid726_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR35_uid725_i_unnamed_k0_zts6mmstv223_b != 35'b00000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow35_uid722_i_unnamed_k0_zts6mmstv223(BITSELECT,721)@30
    assign dSubChunkLow35_uid722_i_unnamed_k0_zts6mmstv223_in = redist577_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_28_q[28:0];
    assign dSubChunkLow35_uid722_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow35_uid722_i_unnamed_k0_zts6mmstv223_in[28:0];

    // lshl36_uid714_i_unnamed_k0_zts6mmstv223(BITSELECT,713)@29
    assign lshl36_uid714_i_unnamed_k0_zts6mmstv223_in = lshl1_uid706_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl36_uid714_i_unnamed_k0_zts6mmstv223_b = lshl36_uid714_i_unnamed_k0_zts6mmstv223_in[63:0];

    // r0SubRangeLeft36_uid715_i_unnamed_k0_zts6mmstv223(BITSELECT,714)@29
    assign r0SubRangeLeft36_uid715_i_unnamed_k0_zts6mmstv223_in = r0Sub36_uid709_i_unnamed_k0_zts6mmstv223_q[27:0];
    assign r0SubRangeLeft36_uid715_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft36_uid715_i_unnamed_k0_zts6mmstv223_in[27:0];

    // rIteriMuxFirst36_uid717_i_unnamed_k0_zts6mmstv223(BITJOIN,716)@29
    assign rIteriMuxFirst36_uid717_i_unnamed_k0_zts6mmstv223_q = {cstZ36_uid716_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft36_uid715_i_unnamed_k0_zts6mmstv223_b};

    // r36_uid718_i_unnamed_k0_zts6mmstv223(MUX,717)@29 + 1
    assign r36_uid718_i_unnamed_k0_zts6mmstv223_s = opSign36_uid713_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r36_uid718_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r36_uid718_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r36_uid718_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst36_uid717_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r36_uid718_i_unnamed_k0_zts6mmstv223_q <= lshl36_uid714_i_unnamed_k0_zts6mmstv223_b;
                default : r36_uid718_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist151_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_dd_28(DELAY,4172)
    dspba_delay_ver #( .width(1), .depth(28), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist151_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_dd_28 ( .xin(x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_dd), .xout(redist151_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_dd_28_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid721_i_unnamed_k0_zts6mmstv223(BITJOIN,720)@30
    assign lshl1_uid721_i_unnamed_k0_zts6mmstv223_q = {r36_uid718_i_unnamed_k0_zts6mmstv223_q, redist151_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_dd_28_q};

    // nSubChunkLow35_uid723_i_unnamed_k0_zts6mmstv223(BITSELECT,722)@30
    assign nSubChunkLow35_uid723_i_unnamed_k0_zts6mmstv223_in = lshl1_uid721_i_unnamed_k0_zts6mmstv223_q[28:0];
    assign nSubChunkLow35_uid723_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow35_uid723_i_unnamed_k0_zts6mmstv223_in[28:0];

    // r0Sub35_uid724_i_unnamed_k0_zts6mmstv223(SUB,723)@30
    assign r0Sub35_uid724_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow35_uid723_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub35_uid724_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow35_uid722_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub35_uid724_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub35_uid724_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub35_uid724_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub35_uid724_i_unnamed_k0_zts6mmstv223_q = r0Sub35_uid724_i_unnamed_k0_zts6mmstv223_o[29:0];

    // cond35_uid727_i_unnamed_k0_zts6mmstv223(BITSELECT,726)@30
    assign cond35_uid727_i_unnamed_k0_zts6mmstv223_in = $unsigned({{35{r0Sub35_uid724_i_unnamed_k0_zts6mmstv223_q[29]}}, r0Sub35_uid724_i_unnamed_k0_zts6mmstv223_q});
    assign cond35_uid727_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond35_uid727_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign35_uid728_i_unnamed_k0_zts6mmstv223(LOGICAL,727)@30
    assign opSign35_uid728_i_unnamed_k0_zts6mmstv223_q = cond35_uid727_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid726_i_unnamed_k0_zts6mmstv223_q;

    // q35_uid734_i_unnamed_k0_zts6mmstv223(LOGICAL,733)@30 + 1
    assign q35_uid734_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign35_uid728_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q35_uid734_i_unnamed_k0_zts6mmstv223_delay ( .xin(q35_uid734_i_unnamed_k0_zts6mmstv223_qi), .xout(q35_uid734_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist356_q35_uid734_i_unnamed_k0_zts6mmstv223_q_36(DELAY,4377)
    dspba_delay_ver #( .width(1), .depth(35), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist356_q35_uid734_i_unnamed_k0_zts6mmstv223_q_36 ( .xin(q35_uid734_i_unnamed_k0_zts6mmstv223_q), .xout(redist356_q35_uid734_i_unnamed_k0_zts6mmstv223_q_36_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist578_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_29(DELAY,4599)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist578_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_29_q <= '0;
        end
        else
        begin
            redist578_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_29_q <= $unsigned(redist577_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_28_q);
        end
    end

    // topBitsDOR34_uid740_i_unnamed_k0_zts6mmstv223(BITSELECT,739)@31
    assign topBitsDOR34_uid740_i_unnamed_k0_zts6mmstv223_b = redist578_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_29_q[63:30];

    // topBitsDOR_uid741_i_unnamed_k0_zts6mmstv223(LOGICAL,740)@31
    assign topBitsDOR_uid741_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR34_uid740_i_unnamed_k0_zts6mmstv223_b != 34'b0000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow34_uid737_i_unnamed_k0_zts6mmstv223(BITSELECT,736)@31
    assign dSubChunkLow34_uid737_i_unnamed_k0_zts6mmstv223_in = redist578_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_29_q[29:0];
    assign dSubChunkLow34_uid737_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow34_uid737_i_unnamed_k0_zts6mmstv223_in[29:0];

    // lshl35_uid729_i_unnamed_k0_zts6mmstv223(BITSELECT,728)@30
    assign lshl35_uid729_i_unnamed_k0_zts6mmstv223_in = lshl1_uid721_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl35_uid729_i_unnamed_k0_zts6mmstv223_b = lshl35_uid729_i_unnamed_k0_zts6mmstv223_in[63:0];

    // r0SubRangeLeft35_uid730_i_unnamed_k0_zts6mmstv223(BITSELECT,729)@30
    assign r0SubRangeLeft35_uid730_i_unnamed_k0_zts6mmstv223_in = r0Sub35_uid724_i_unnamed_k0_zts6mmstv223_q[28:0];
    assign r0SubRangeLeft35_uid730_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft35_uid730_i_unnamed_k0_zts6mmstv223_in[28:0];

    // rIteriMuxFirst35_uid732_i_unnamed_k0_zts6mmstv223(BITJOIN,731)@30
    assign rIteriMuxFirst35_uid732_i_unnamed_k0_zts6mmstv223_q = {cstZ35_uid731_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft35_uid730_i_unnamed_k0_zts6mmstv223_b};

    // r35_uid733_i_unnamed_k0_zts6mmstv223(MUX,732)@30 + 1
    assign r35_uid733_i_unnamed_k0_zts6mmstv223_s = opSign35_uid728_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r35_uid733_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r35_uid733_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r35_uid733_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst35_uid732_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r35_uid733_i_unnamed_k0_zts6mmstv223_q <= lshl35_uid729_i_unnamed_k0_zts6mmstv223_b;
                default : r35_uid733_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist152_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ee_29(DELAY,4173)
    dspba_delay_ver #( .width(1), .depth(29), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist152_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ee_29 ( .xin(x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ee), .xout(redist152_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ee_29_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid736_i_unnamed_k0_zts6mmstv223(BITJOIN,735)@31
    assign lshl1_uid736_i_unnamed_k0_zts6mmstv223_q = {r35_uid733_i_unnamed_k0_zts6mmstv223_q, redist152_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ee_29_q};

    // nSubChunkLow34_uid738_i_unnamed_k0_zts6mmstv223(BITSELECT,737)@31
    assign nSubChunkLow34_uid738_i_unnamed_k0_zts6mmstv223_in = lshl1_uid736_i_unnamed_k0_zts6mmstv223_q[29:0];
    assign nSubChunkLow34_uid738_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow34_uid738_i_unnamed_k0_zts6mmstv223_in[29:0];

    // r0Sub34_uid739_i_unnamed_k0_zts6mmstv223(SUB,738)@31
    assign r0Sub34_uid739_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow34_uid738_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub34_uid739_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow34_uid737_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub34_uid739_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub34_uid739_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub34_uid739_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub34_uid739_i_unnamed_k0_zts6mmstv223_q = r0Sub34_uid739_i_unnamed_k0_zts6mmstv223_o[30:0];

    // cond34_uid742_i_unnamed_k0_zts6mmstv223(BITSELECT,741)@31
    assign cond34_uid742_i_unnamed_k0_zts6mmstv223_in = $unsigned({{34{r0Sub34_uid739_i_unnamed_k0_zts6mmstv223_q[30]}}, r0Sub34_uid739_i_unnamed_k0_zts6mmstv223_q});
    assign cond34_uid742_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond34_uid742_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign34_uid743_i_unnamed_k0_zts6mmstv223(LOGICAL,742)@31
    assign opSign34_uid743_i_unnamed_k0_zts6mmstv223_q = cond34_uid742_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid741_i_unnamed_k0_zts6mmstv223_q;

    // q34_uid749_i_unnamed_k0_zts6mmstv223(LOGICAL,748)@31 + 1
    assign q34_uid749_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign34_uid743_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q34_uid749_i_unnamed_k0_zts6mmstv223_delay ( .xin(q34_uid749_i_unnamed_k0_zts6mmstv223_qi), .xout(q34_uid749_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist355_q34_uid749_i_unnamed_k0_zts6mmstv223_q_35(DELAY,4376)
    dspba_delay_ver #( .width(1), .depth(34), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist355_q34_uid749_i_unnamed_k0_zts6mmstv223_q_35 ( .xin(q34_uid749_i_unnamed_k0_zts6mmstv223_q), .xout(redist355_q34_uid749_i_unnamed_k0_zts6mmstv223_q_35_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_notEnable(LOGICAL,4800)
    assign redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_notEnable_q = $unsigned(~ (VCC_q));

    // redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_nor(LOGICAL,4801)
    assign redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_nor_q = ~ (redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_notEnable_q | redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_sticky_ena_q);

    // redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_mem_last(CONSTANT,4797)
    assign redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_mem_last_q = $unsigned(6'b011101);

    // redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_cmp(LOGICAL,4798)
    assign redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_cmp_b = {1'b0, redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_rdcnt_q};
    assign redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_cmp_q = $unsigned(redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_mem_last_q == redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_cmp_b ? 1'b1 : 1'b0);

    // redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_cmpReg(REG,4799)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_cmpReg_q <= $unsigned(redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_cmp_q);
        end
    end

    // redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_sticky_ena(REG,4802)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_nor_q == 1'b1)
        begin
            redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_sticky_ena_q <= $unsigned(redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_cmpReg_q);
        end
    end

    // redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_enaAnd(LOGICAL,4803)
    assign redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_enaAnd_q = redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_sticky_ena_q & VCC_q;

    // redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_rdcnt(COUNTER,4795)
    // low=0, high=30, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_rdcnt_i <= 5'd0;
            redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_rdcnt_i == 5'd29)
            begin
                redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_rdcnt_eq <= 1'b0;
            end
            if (redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_rdcnt_eq == 1'b1)
            begin
                redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_rdcnt_i <= $unsigned(redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_rdcnt_i) + $unsigned(5'd2);
            end
            else
            begin
                redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_rdcnt_i <= $unsigned(redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_rdcnt_q = redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_rdcnt_i[4:0];

    // redist579_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_30(DELAY,4600)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist579_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_30_q <= '0;
        end
        else
        begin
            redist579_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_30_q <= $unsigned(redist578_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_29_q);
        end
    end

    // topBitsDOR33_uid755_i_unnamed_k0_zts6mmstv223(BITSELECT,754)@32
    assign topBitsDOR33_uid755_i_unnamed_k0_zts6mmstv223_b = redist579_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_30_q[63:31];

    // topBitsDOR_uid756_i_unnamed_k0_zts6mmstv223(LOGICAL,755)@32
    assign topBitsDOR_uid756_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR33_uid755_i_unnamed_k0_zts6mmstv223_b != 33'b000000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow33_uid752_i_unnamed_k0_zts6mmstv223(BITSELECT,751)@32
    assign dSubChunkLow33_uid752_i_unnamed_k0_zts6mmstv223_in = redist579_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_30_q[30:0];
    assign dSubChunkLow33_uid752_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow33_uid752_i_unnamed_k0_zts6mmstv223_in[30:0];

    // lshl34_uid744_i_unnamed_k0_zts6mmstv223(BITSELECT,743)@31
    assign lshl34_uid744_i_unnamed_k0_zts6mmstv223_in = lshl1_uid736_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl34_uid744_i_unnamed_k0_zts6mmstv223_b = lshl34_uid744_i_unnamed_k0_zts6mmstv223_in[63:0];

    // r0SubRangeLeft34_uid745_i_unnamed_k0_zts6mmstv223(BITSELECT,744)@31
    assign r0SubRangeLeft34_uid745_i_unnamed_k0_zts6mmstv223_in = r0Sub34_uid739_i_unnamed_k0_zts6mmstv223_q[29:0];
    assign r0SubRangeLeft34_uid745_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft34_uid745_i_unnamed_k0_zts6mmstv223_in[29:0];

    // rIteriMuxFirst34_uid747_i_unnamed_k0_zts6mmstv223(BITJOIN,746)@31
    assign rIteriMuxFirst34_uid747_i_unnamed_k0_zts6mmstv223_q = {cstZ34_uid746_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft34_uid745_i_unnamed_k0_zts6mmstv223_b};

    // r34_uid748_i_unnamed_k0_zts6mmstv223(MUX,747)@31 + 1
    assign r34_uid748_i_unnamed_k0_zts6mmstv223_s = opSign34_uid743_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r34_uid748_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r34_uid748_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r34_uid748_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst34_uid747_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r34_uid748_i_unnamed_k0_zts6mmstv223_q <= lshl34_uid744_i_unnamed_k0_zts6mmstv223_b;
                default : r34_uid748_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist153_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ff_30(DELAY,4174)
    dspba_delay_ver #( .width(1), .depth(30), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist153_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ff_30 ( .xin(x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ff), .xout(redist153_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ff_30_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid751_i_unnamed_k0_zts6mmstv223(BITJOIN,750)@32
    assign lshl1_uid751_i_unnamed_k0_zts6mmstv223_q = {r34_uid748_i_unnamed_k0_zts6mmstv223_q, redist153_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ff_30_q};

    // nSubChunkLow33_uid753_i_unnamed_k0_zts6mmstv223(BITSELECT,752)@32
    assign nSubChunkLow33_uid753_i_unnamed_k0_zts6mmstv223_in = lshl1_uid751_i_unnamed_k0_zts6mmstv223_q[30:0];
    assign nSubChunkLow33_uid753_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow33_uid753_i_unnamed_k0_zts6mmstv223_in[30:0];

    // r0Sub33_uid754_i_unnamed_k0_zts6mmstv223(SUB,753)@32
    assign r0Sub33_uid754_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow33_uid753_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub33_uid754_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow33_uid752_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub33_uid754_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub33_uid754_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub33_uid754_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub33_uid754_i_unnamed_k0_zts6mmstv223_q = r0Sub33_uid754_i_unnamed_k0_zts6mmstv223_o[31:0];

    // cond33_uid757_i_unnamed_k0_zts6mmstv223(BITSELECT,756)@32
    assign cond33_uid757_i_unnamed_k0_zts6mmstv223_in = $unsigned({{33{r0Sub33_uid754_i_unnamed_k0_zts6mmstv223_q[31]}}, r0Sub33_uid754_i_unnamed_k0_zts6mmstv223_q});
    assign cond33_uid757_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond33_uid757_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign33_uid758_i_unnamed_k0_zts6mmstv223(LOGICAL,757)@32
    assign opSign33_uid758_i_unnamed_k0_zts6mmstv223_q = cond33_uid757_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid756_i_unnamed_k0_zts6mmstv223_q;

    // q33_uid764_i_unnamed_k0_zts6mmstv223(LOGICAL,763)@32 + 1
    assign q33_uid764_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign33_uid758_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q33_uid764_i_unnamed_k0_zts6mmstv223_delay ( .xin(q33_uid764_i_unnamed_k0_zts6mmstv223_qi), .xout(q33_uid764_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_wraddr(REG,4796)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_wraddr_q <= $unsigned(5'b11110);
        end
        else
        begin
            redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_wraddr_q <= $unsigned(redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_rdcnt_q);
        end
    end

    // redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_mem(DUALMEM,4794)
    assign redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_mem_ia = $unsigned(q33_uid764_i_unnamed_k0_zts6mmstv223_q);
    assign redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_mem_aa = redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_wraddr_q;
    assign redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_mem_ab = redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_rdcnt_q;
    assign redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(31),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(31),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_mem_dmem (
        .clocken1(redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_mem_reset0),
        .clock1(clock),
        .address_a(redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_mem_aa),
        .data_a(redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_mem_ab),
        .q_b(redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_mem_q = redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_mem_iq[0:0];

    // redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_outputreg0(DELAY,4793)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_outputreg0_q <= '0;
        end
        else
        begin
            redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_outputreg0_q <= $unsigned(redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_mem_q);
        end
    end

    // redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_notEnable(LOGICAL,4789)
    assign redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_notEnable_q = $unsigned(~ (VCC_q));

    // redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_nor(LOGICAL,4790)
    assign redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_nor_q = ~ (redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_notEnable_q | redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_sticky_ena_q);

    // redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_mem_last(CONSTANT,4786)
    assign redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_mem_last_q = $unsigned(6'b011100);

    // redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_cmp(LOGICAL,4787)
    assign redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_cmp_b = {1'b0, redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_rdcnt_q};
    assign redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_cmp_q = $unsigned(redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_mem_last_q == redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_cmp_b ? 1'b1 : 1'b0);

    // redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_cmpReg(REG,4788)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_cmpReg_q <= $unsigned(redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_cmp_q);
        end
    end

    // redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_sticky_ena(REG,4791)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_nor_q == 1'b1)
        begin
            redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_sticky_ena_q <= $unsigned(redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_cmpReg_q);
        end
    end

    // redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_enaAnd(LOGICAL,4792)
    assign redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_enaAnd_q = redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_sticky_ena_q & VCC_q;

    // redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_rdcnt(COUNTER,4784)
    // low=0, high=29, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_rdcnt_i <= 5'd0;
            redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_rdcnt_i == 5'd28)
            begin
                redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_rdcnt_eq <= 1'b0;
            end
            if (redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_rdcnt_eq == 1'b1)
            begin
                redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_rdcnt_i <= $unsigned(redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_rdcnt_i) + $unsigned(5'd3);
            end
            else
            begin
                redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_rdcnt_i <= $unsigned(redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_rdcnt_q = redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_rdcnt_i[4:0];

    // redist580_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_31(DELAY,4601)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist580_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_31_q <= '0;
        end
        else
        begin
            redist580_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_31_q <= $unsigned(redist579_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_30_q);
        end
    end

    // topBitsDOR32_uid770_i_unnamed_k0_zts6mmstv223(BITSELECT,769)@33
    assign topBitsDOR32_uid770_i_unnamed_k0_zts6mmstv223_b = redist580_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_31_q[63:32];

    // topBitsDOR_uid771_i_unnamed_k0_zts6mmstv223(LOGICAL,770)@33
    assign topBitsDOR_uid771_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR32_uid770_i_unnamed_k0_zts6mmstv223_b != 32'b00000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow32_uid767_i_unnamed_k0_zts6mmstv223(BITSELECT,766)@33
    assign dSubChunkLow32_uid767_i_unnamed_k0_zts6mmstv223_in = redist580_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_31_q[31:0];
    assign dSubChunkLow32_uid767_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow32_uid767_i_unnamed_k0_zts6mmstv223_in[31:0];

    // lshl33_uid759_i_unnamed_k0_zts6mmstv223(BITSELECT,758)@32
    assign lshl33_uid759_i_unnamed_k0_zts6mmstv223_in = lshl1_uid751_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl33_uid759_i_unnamed_k0_zts6mmstv223_b = lshl33_uid759_i_unnamed_k0_zts6mmstv223_in[63:0];

    // r0SubRangeLeft33_uid760_i_unnamed_k0_zts6mmstv223(BITSELECT,759)@32
    assign r0SubRangeLeft33_uid760_i_unnamed_k0_zts6mmstv223_in = r0Sub33_uid754_i_unnamed_k0_zts6mmstv223_q[30:0];
    assign r0SubRangeLeft33_uid760_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft33_uid760_i_unnamed_k0_zts6mmstv223_in[30:0];

    // rIteriMuxFirst33_uid762_i_unnamed_k0_zts6mmstv223(BITJOIN,761)@32
    assign rIteriMuxFirst33_uid762_i_unnamed_k0_zts6mmstv223_q = {cstZ33_uid761_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft33_uid760_i_unnamed_k0_zts6mmstv223_b};

    // r33_uid763_i_unnamed_k0_zts6mmstv223(MUX,762)@32 + 1
    assign r33_uid763_i_unnamed_k0_zts6mmstv223_s = opSign33_uid758_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r33_uid763_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r33_uid763_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r33_uid763_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst33_uid762_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r33_uid763_i_unnamed_k0_zts6mmstv223_q <= lshl33_uid759_i_unnamed_k0_zts6mmstv223_b;
                default : r33_uid763_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist154_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_gg_31_inputreg0(DELAY,4704)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist154_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_gg_31_inputreg0_q <= '0;
        end
        else
        begin
            redist154_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_gg_31_inputreg0_q <= $unsigned(x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_gg);
        end
    end

    // redist154_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_gg_31(DELAY,4175)
    dspba_delay_ver #( .width(1), .depth(30), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist154_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_gg_31 ( .xin(redist154_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_gg_31_inputreg0_q), .xout(redist154_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_gg_31_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid766_i_unnamed_k0_zts6mmstv223(BITJOIN,765)@33
    assign lshl1_uid766_i_unnamed_k0_zts6mmstv223_q = {r33_uid763_i_unnamed_k0_zts6mmstv223_q, redist154_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_gg_31_q};

    // nSubChunkLow32_uid768_i_unnamed_k0_zts6mmstv223(BITSELECT,767)@33
    assign nSubChunkLow32_uid768_i_unnamed_k0_zts6mmstv223_in = lshl1_uid766_i_unnamed_k0_zts6mmstv223_q[31:0];
    assign nSubChunkLow32_uid768_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow32_uid768_i_unnamed_k0_zts6mmstv223_in[31:0];

    // r0Sub32_uid769_i_unnamed_k0_zts6mmstv223(SUB,768)@33
    assign r0Sub32_uid769_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow32_uid768_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub32_uid769_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow32_uid767_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub32_uid769_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub32_uid769_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub32_uid769_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub32_uid769_i_unnamed_k0_zts6mmstv223_q = r0Sub32_uid769_i_unnamed_k0_zts6mmstv223_o[32:0];

    // cond32_uid772_i_unnamed_k0_zts6mmstv223(BITSELECT,771)@33
    assign cond32_uid772_i_unnamed_k0_zts6mmstv223_in = $unsigned({{32{r0Sub32_uid769_i_unnamed_k0_zts6mmstv223_q[32]}}, r0Sub32_uid769_i_unnamed_k0_zts6mmstv223_q});
    assign cond32_uid772_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond32_uid772_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign32_uid773_i_unnamed_k0_zts6mmstv223(LOGICAL,772)@33
    assign opSign32_uid773_i_unnamed_k0_zts6mmstv223_q = cond32_uid772_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid771_i_unnamed_k0_zts6mmstv223_q;

    // q32_uid779_i_unnamed_k0_zts6mmstv223(LOGICAL,778)@33 + 1
    assign q32_uid779_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign32_uid773_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q32_uid779_i_unnamed_k0_zts6mmstv223_delay ( .xin(q32_uid779_i_unnamed_k0_zts6mmstv223_qi), .xout(q32_uid779_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_wraddr(REG,4785)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_wraddr_q <= $unsigned(5'b11101);
        end
        else
        begin
            redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_wraddr_q <= $unsigned(redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_rdcnt_q);
        end
    end

    // redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_mem(DUALMEM,4783)
    assign redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_mem_ia = $unsigned(q32_uid779_i_unnamed_k0_zts6mmstv223_q);
    assign redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_mem_aa = redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_wraddr_q;
    assign redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_mem_ab = redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_rdcnt_q;
    assign redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_mem_dmem (
        .clocken1(redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_mem_reset0),
        .clock1(clock),
        .address_a(redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_mem_aa),
        .data_a(redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_mem_ab),
        .q_b(redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_mem_q = redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_mem_iq[0:0];

    // redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_outputreg0(DELAY,4782)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_outputreg0_q <= '0;
        end
        else
        begin
            redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_outputreg0_q <= $unsigned(redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_mem_q);
        end
    end

    // redist581_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_32(DELAY,4602)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist581_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_32_q <= '0;
        end
        else
        begin
            redist581_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_32_q <= $unsigned(redist580_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_31_q);
        end
    end

    // topBitsDOR31_uid785_i_unnamed_k0_zts6mmstv223(BITSELECT,784)@34
    assign topBitsDOR31_uid785_i_unnamed_k0_zts6mmstv223_b = redist581_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_32_q[63:33];

    // topBitsDOR_uid786_i_unnamed_k0_zts6mmstv223(LOGICAL,785)@34
    assign topBitsDOR_uid786_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR31_uid785_i_unnamed_k0_zts6mmstv223_b != 31'b0000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow31_uid782_i_unnamed_k0_zts6mmstv223(BITSELECT,781)@34
    assign dSubChunkLow31_uid782_i_unnamed_k0_zts6mmstv223_in = redist581_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_32_q[32:0];
    assign dSubChunkLow31_uid782_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow31_uid782_i_unnamed_k0_zts6mmstv223_in[32:0];

    // lshl32_uid774_i_unnamed_k0_zts6mmstv223(BITSELECT,773)@33
    assign lshl32_uid774_i_unnamed_k0_zts6mmstv223_in = lshl1_uid766_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl32_uid774_i_unnamed_k0_zts6mmstv223_b = lshl32_uid774_i_unnamed_k0_zts6mmstv223_in[63:0];

    // r0SubRangeLeft32_uid775_i_unnamed_k0_zts6mmstv223(BITSELECT,774)@33
    assign r0SubRangeLeft32_uid775_i_unnamed_k0_zts6mmstv223_in = r0Sub32_uid769_i_unnamed_k0_zts6mmstv223_q[31:0];
    assign r0SubRangeLeft32_uid775_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft32_uid775_i_unnamed_k0_zts6mmstv223_in[31:0];

    // rIteriMuxFirst32_uid777_i_unnamed_k0_zts6mmstv223(BITJOIN,776)@33
    assign rIteriMuxFirst32_uid777_i_unnamed_k0_zts6mmstv223_q = {cstZ32_uid776_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft32_uid775_i_unnamed_k0_zts6mmstv223_b};

    // r32_uid778_i_unnamed_k0_zts6mmstv223(MUX,777)@33 + 1
    assign r32_uid778_i_unnamed_k0_zts6mmstv223_s = opSign32_uid773_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r32_uid778_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r32_uid778_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r32_uid778_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst32_uid777_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r32_uid778_i_unnamed_k0_zts6mmstv223_q <= lshl32_uid774_i_unnamed_k0_zts6mmstv223_b;
                default : r32_uid778_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_notEnable(LOGICAL,4712)
    assign redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_notEnable_q = $unsigned(~ (VCC_q));

    // redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_nor(LOGICAL,4713)
    assign redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_nor_q = ~ (redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_notEnable_q | redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_sticky_ena_q);

    // redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_mem_last(CONSTANT,4709)
    assign redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_mem_last_q = $unsigned(6'b011100);

    // redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_cmp(LOGICAL,4710)
    assign redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_cmp_b = {1'b0, redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_rdcnt_q};
    assign redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_cmp_q = $unsigned(redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_mem_last_q == redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_cmp_b ? 1'b1 : 1'b0);

    // redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_cmpReg(REG,4711)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_cmpReg_q <= $unsigned(redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_cmp_q);
        end
    end

    // redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_sticky_ena(REG,4714)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_nor_q == 1'b1)
        begin
            redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_sticky_ena_q <= $unsigned(redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_cmpReg_q);
        end
    end

    // redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_enaAnd(LOGICAL,4715)
    assign redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_enaAnd_q = redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_sticky_ena_q & VCC_q;

    // redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_rdcnt(COUNTER,4707)
    // low=0, high=29, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_rdcnt_i <= 5'd0;
            redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_rdcnt_i == 5'd28)
            begin
                redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_rdcnt_eq <= 1'b0;
            end
            if (redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_rdcnt_eq == 1'b1)
            begin
                redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_rdcnt_i <= $unsigned(redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_rdcnt_i) + $unsigned(5'd3);
            end
            else
            begin
                redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_rdcnt_i <= $unsigned(redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_rdcnt_q = redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_rdcnt_i[4:0];

    // redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_inputreg0(DELAY,4705)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_inputreg0_q <= '0;
        end
        else
        begin
            redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_inputreg0_q <= $unsigned(x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh);
        end
    end

    // redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_wraddr(REG,4708)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_wraddr_q <= $unsigned(5'b11101);
        end
        else
        begin
            redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_wraddr_q <= $unsigned(redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_rdcnt_q);
        end
    end

    // redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_mem(DUALMEM,4706)
    assign redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_mem_ia = $unsigned(redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_inputreg0_q);
    assign redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_mem_aa = redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_wraddr_q;
    assign redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_mem_ab = redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_rdcnt_q;
    assign redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(30),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(30),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_mem_dmem (
        .clocken1(redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_mem_reset0),
        .clock1(clock),
        .address_a(redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_mem_aa),
        .data_a(redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_mem_ab),
        .q_b(redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_mem_q = redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_mem_iq[0:0];

    // lshl1_uid781_i_unnamed_k0_zts6mmstv223(BITJOIN,780)@34
    assign lshl1_uid781_i_unnamed_k0_zts6mmstv223_q = {r32_uid778_i_unnamed_k0_zts6mmstv223_q, redist155_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_hh_32_mem_q};

    // nSubChunkLow31_uid783_i_unnamed_k0_zts6mmstv223(BITSELECT,782)@34
    assign nSubChunkLow31_uid783_i_unnamed_k0_zts6mmstv223_in = lshl1_uid781_i_unnamed_k0_zts6mmstv223_q[32:0];
    assign nSubChunkLow31_uid783_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow31_uid783_i_unnamed_k0_zts6mmstv223_in[32:0];

    // r0Sub31_uid784_i_unnamed_k0_zts6mmstv223(SUB,783)@34
    assign r0Sub31_uid784_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow31_uid783_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub31_uid784_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow31_uid782_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub31_uid784_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub31_uid784_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub31_uid784_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub31_uid784_i_unnamed_k0_zts6mmstv223_q = r0Sub31_uid784_i_unnamed_k0_zts6mmstv223_o[33:0];

    // cond31_uid787_i_unnamed_k0_zts6mmstv223(BITSELECT,786)@34
    assign cond31_uid787_i_unnamed_k0_zts6mmstv223_in = $unsigned({{31{r0Sub31_uid784_i_unnamed_k0_zts6mmstv223_q[33]}}, r0Sub31_uid784_i_unnamed_k0_zts6mmstv223_q});
    assign cond31_uid787_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond31_uid787_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign31_uid788_i_unnamed_k0_zts6mmstv223(LOGICAL,787)@34
    assign opSign31_uid788_i_unnamed_k0_zts6mmstv223_q = cond31_uid787_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid786_i_unnamed_k0_zts6mmstv223_q;

    // q31_uid794_i_unnamed_k0_zts6mmstv223(LOGICAL,793)@34 + 1
    assign q31_uid794_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign31_uid788_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q31_uid794_i_unnamed_k0_zts6mmstv223_delay ( .xin(q31_uid794_i_unnamed_k0_zts6mmstv223_qi), .xout(q31_uid794_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist352_q31_uid794_i_unnamed_k0_zts6mmstv223_q_32(DELAY,4373)
    dspba_delay_ver #( .width(1), .depth(30), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist352_q31_uid794_i_unnamed_k0_zts6mmstv223_q_32 ( .xin(q31_uid794_i_unnamed_k0_zts6mmstv223_q), .xout(redist352_q31_uid794_i_unnamed_k0_zts6mmstv223_q_32_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist352_q31_uid794_i_unnamed_k0_zts6mmstv223_q_32_outputreg0(DELAY,4781)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist352_q31_uid794_i_unnamed_k0_zts6mmstv223_q_32_outputreg0_q <= '0;
        end
        else
        begin
            redist352_q31_uid794_i_unnamed_k0_zts6mmstv223_q_32_outputreg0_q <= $unsigned(redist352_q31_uid794_i_unnamed_k0_zts6mmstv223_q_32_q);
        end
    end

    // redist582_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_33(DELAY,4603)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist582_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_33_q <= '0;
        end
        else
        begin
            redist582_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_33_q <= $unsigned(redist581_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_32_q);
        end
    end

    // topBitsDOR30_uid800_i_unnamed_k0_zts6mmstv223(BITSELECT,799)@35
    assign topBitsDOR30_uid800_i_unnamed_k0_zts6mmstv223_b = redist582_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_33_q[63:34];

    // topBitsDOR_uid801_i_unnamed_k0_zts6mmstv223(LOGICAL,800)@35
    assign topBitsDOR_uid801_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR30_uid800_i_unnamed_k0_zts6mmstv223_b != 30'b000000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow30_uid797_i_unnamed_k0_zts6mmstv223(BITSELECT,796)@35
    assign dSubChunkLow30_uid797_i_unnamed_k0_zts6mmstv223_in = redist582_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_33_q[33:0];
    assign dSubChunkLow30_uid797_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow30_uid797_i_unnamed_k0_zts6mmstv223_in[33:0];

    // lshl31_uid789_i_unnamed_k0_zts6mmstv223(BITSELECT,788)@34
    assign lshl31_uid789_i_unnamed_k0_zts6mmstv223_in = lshl1_uid781_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl31_uid789_i_unnamed_k0_zts6mmstv223_b = lshl31_uid789_i_unnamed_k0_zts6mmstv223_in[63:0];

    // r0SubRangeLeft31_uid790_i_unnamed_k0_zts6mmstv223(BITSELECT,789)@34
    assign r0SubRangeLeft31_uid790_i_unnamed_k0_zts6mmstv223_in = r0Sub31_uid784_i_unnamed_k0_zts6mmstv223_q[32:0];
    assign r0SubRangeLeft31_uid790_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft31_uid790_i_unnamed_k0_zts6mmstv223_in[32:0];

    // rIteriMuxFirst31_uid792_i_unnamed_k0_zts6mmstv223(BITJOIN,791)@34
    assign rIteriMuxFirst31_uid792_i_unnamed_k0_zts6mmstv223_q = {cstZ31_uid791_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft31_uid790_i_unnamed_k0_zts6mmstv223_b};

    // r31_uid793_i_unnamed_k0_zts6mmstv223(MUX,792)@34 + 1
    assign r31_uid793_i_unnamed_k0_zts6mmstv223_s = opSign31_uid788_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r31_uid793_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r31_uid793_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r31_uid793_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst31_uid792_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r31_uid793_i_unnamed_k0_zts6mmstv223_q <= lshl31_uid789_i_unnamed_k0_zts6mmstv223_b;
                default : r31_uid793_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_notEnable(LOGICAL,4723)
    assign redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_notEnable_q = $unsigned(~ (VCC_q));

    // redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_nor(LOGICAL,4724)
    assign redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_nor_q = ~ (redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_notEnable_q | redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_sticky_ena_q);

    // redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_mem_last(CONSTANT,4720)
    assign redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_mem_last_q = $unsigned(6'b011101);

    // redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_cmp(LOGICAL,4721)
    assign redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_cmp_b = {1'b0, redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_rdcnt_q};
    assign redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_cmp_q = $unsigned(redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_mem_last_q == redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_cmp_b ? 1'b1 : 1'b0);

    // redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_cmpReg(REG,4722)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_cmpReg_q <= $unsigned(redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_cmp_q);
        end
    end

    // redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_sticky_ena(REG,4725)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_nor_q == 1'b1)
        begin
            redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_sticky_ena_q <= $unsigned(redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_cmpReg_q);
        end
    end

    // redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_enaAnd(LOGICAL,4726)
    assign redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_enaAnd_q = redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_sticky_ena_q & VCC_q;

    // redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_rdcnt(COUNTER,4718)
    // low=0, high=30, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_rdcnt_i <= 5'd0;
            redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_rdcnt_i == 5'd29)
            begin
                redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_rdcnt_eq <= 1'b0;
            end
            if (redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_rdcnt_eq == 1'b1)
            begin
                redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_rdcnt_i <= $unsigned(redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_rdcnt_i) + $unsigned(5'd2);
            end
            else
            begin
                redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_rdcnt_i <= $unsigned(redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_rdcnt_q = redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_rdcnt_i[4:0];

    // redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_inputreg0(DELAY,4716)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_inputreg0_q <= '0;
        end
        else
        begin
            redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_inputreg0_q <= $unsigned(x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii);
        end
    end

    // redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_wraddr(REG,4719)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_wraddr_q <= $unsigned(5'b11110);
        end
        else
        begin
            redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_wraddr_q <= $unsigned(redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_rdcnt_q);
        end
    end

    // redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_mem(DUALMEM,4717)
    assign redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_mem_ia = $unsigned(redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_inputreg0_q);
    assign redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_mem_aa = redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_wraddr_q;
    assign redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_mem_ab = redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_rdcnt_q;
    assign redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(31),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(31),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_mem_dmem (
        .clocken1(redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_mem_reset0),
        .clock1(clock),
        .address_a(redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_mem_aa),
        .data_a(redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_mem_ab),
        .q_b(redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_mem_q = redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_mem_iq[0:0];

    // lshl1_uid796_i_unnamed_k0_zts6mmstv223(BITJOIN,795)@35
    assign lshl1_uid796_i_unnamed_k0_zts6mmstv223_q = {r31_uid793_i_unnamed_k0_zts6mmstv223_q, redist156_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ii_33_mem_q};

    // nSubChunkLow30_uid798_i_unnamed_k0_zts6mmstv223(BITSELECT,797)@35
    assign nSubChunkLow30_uid798_i_unnamed_k0_zts6mmstv223_in = lshl1_uid796_i_unnamed_k0_zts6mmstv223_q[33:0];
    assign nSubChunkLow30_uid798_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow30_uid798_i_unnamed_k0_zts6mmstv223_in[33:0];

    // r0Sub30_uid799_i_unnamed_k0_zts6mmstv223(SUB,798)@35
    assign r0Sub30_uid799_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow30_uid798_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub30_uid799_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow30_uid797_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub30_uid799_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub30_uid799_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub30_uid799_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub30_uid799_i_unnamed_k0_zts6mmstv223_q = r0Sub30_uid799_i_unnamed_k0_zts6mmstv223_o[34:0];

    // cond30_uid802_i_unnamed_k0_zts6mmstv223(BITSELECT,801)@35
    assign cond30_uid802_i_unnamed_k0_zts6mmstv223_in = $unsigned({{30{r0Sub30_uid799_i_unnamed_k0_zts6mmstv223_q[34]}}, r0Sub30_uid799_i_unnamed_k0_zts6mmstv223_q});
    assign cond30_uid802_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond30_uid802_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign30_uid803_i_unnamed_k0_zts6mmstv223(LOGICAL,802)@35
    assign opSign30_uid803_i_unnamed_k0_zts6mmstv223_q = cond30_uid802_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid801_i_unnamed_k0_zts6mmstv223_q;

    // q30_uid809_i_unnamed_k0_zts6mmstv223(LOGICAL,808)@35 + 1
    assign q30_uid809_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign30_uid803_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q30_uid809_i_unnamed_k0_zts6mmstv223_delay ( .xin(q30_uid809_i_unnamed_k0_zts6mmstv223_qi), .xout(q30_uid809_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist351_q30_uid809_i_unnamed_k0_zts6mmstv223_q_31(DELAY,4372)
    dspba_delay_ver #( .width(1), .depth(30), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist351_q30_uid809_i_unnamed_k0_zts6mmstv223_q_31 ( .xin(q30_uid809_i_unnamed_k0_zts6mmstv223_q), .xout(redist351_q30_uid809_i_unnamed_k0_zts6mmstv223_q_31_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist583_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_34(DELAY,4604)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist583_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_34_q <= '0;
        end
        else
        begin
            redist583_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_34_q <= $unsigned(redist582_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_33_q);
        end
    end

    // topBitsDOR29_uid815_i_unnamed_k0_zts6mmstv223(BITSELECT,814)@36
    assign topBitsDOR29_uid815_i_unnamed_k0_zts6mmstv223_b = redist583_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_34_q[63:35];

    // topBitsDOR_uid816_i_unnamed_k0_zts6mmstv223(LOGICAL,815)@36
    assign topBitsDOR_uid816_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR29_uid815_i_unnamed_k0_zts6mmstv223_b != 29'b00000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow29_uid812_i_unnamed_k0_zts6mmstv223(BITSELECT,811)@36
    assign dSubChunkLow29_uid812_i_unnamed_k0_zts6mmstv223_in = redist583_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_34_q[34:0];
    assign dSubChunkLow29_uid812_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow29_uid812_i_unnamed_k0_zts6mmstv223_in[34:0];

    // lshl30_uid804_i_unnamed_k0_zts6mmstv223(BITSELECT,803)@35
    assign lshl30_uid804_i_unnamed_k0_zts6mmstv223_in = lshl1_uid796_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl30_uid804_i_unnamed_k0_zts6mmstv223_b = lshl30_uid804_i_unnamed_k0_zts6mmstv223_in[63:0];

    // r0SubRangeLeft30_uid805_i_unnamed_k0_zts6mmstv223(BITSELECT,804)@35
    assign r0SubRangeLeft30_uid805_i_unnamed_k0_zts6mmstv223_in = r0Sub30_uid799_i_unnamed_k0_zts6mmstv223_q[33:0];
    assign r0SubRangeLeft30_uid805_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft30_uid805_i_unnamed_k0_zts6mmstv223_in[33:0];

    // rIteriMuxFirst30_uid807_i_unnamed_k0_zts6mmstv223(BITJOIN,806)@35
    assign rIteriMuxFirst30_uid807_i_unnamed_k0_zts6mmstv223_q = {cstZ30_uid806_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft30_uid805_i_unnamed_k0_zts6mmstv223_b};

    // r30_uid808_i_unnamed_k0_zts6mmstv223(MUX,807)@35 + 1
    assign r30_uid808_i_unnamed_k0_zts6mmstv223_s = opSign30_uid803_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r30_uid808_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r30_uid808_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r30_uid808_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst30_uid807_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r30_uid808_i_unnamed_k0_zts6mmstv223_q <= lshl30_uid804_i_unnamed_k0_zts6mmstv223_b;
                default : r30_uid808_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist157_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_jj_34(DELAY,4178)
    dspba_delay_ver #( .width(1), .depth(34), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist157_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_jj_34 ( .xin(x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_jj), .xout(redist157_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_jj_34_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid811_i_unnamed_k0_zts6mmstv223(BITJOIN,810)@36
    assign lshl1_uid811_i_unnamed_k0_zts6mmstv223_q = {r30_uid808_i_unnamed_k0_zts6mmstv223_q, redist157_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_jj_34_q};

    // nSubChunkLow29_uid813_i_unnamed_k0_zts6mmstv223(BITSELECT,812)@36
    assign nSubChunkLow29_uid813_i_unnamed_k0_zts6mmstv223_in = lshl1_uid811_i_unnamed_k0_zts6mmstv223_q[34:0];
    assign nSubChunkLow29_uid813_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow29_uid813_i_unnamed_k0_zts6mmstv223_in[34:0];

    // r0Sub29_uid814_i_unnamed_k0_zts6mmstv223(SUB,813)@36
    assign r0Sub29_uid814_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow29_uid813_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub29_uid814_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow29_uid812_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub29_uid814_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub29_uid814_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub29_uid814_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub29_uid814_i_unnamed_k0_zts6mmstv223_q = r0Sub29_uid814_i_unnamed_k0_zts6mmstv223_o[35:0];

    // cond29_uid817_i_unnamed_k0_zts6mmstv223(BITSELECT,816)@36
    assign cond29_uid817_i_unnamed_k0_zts6mmstv223_in = $unsigned({{29{r0Sub29_uid814_i_unnamed_k0_zts6mmstv223_q[35]}}, r0Sub29_uid814_i_unnamed_k0_zts6mmstv223_q});
    assign cond29_uid817_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond29_uid817_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign29_uid818_i_unnamed_k0_zts6mmstv223(LOGICAL,817)@36
    assign opSign29_uid818_i_unnamed_k0_zts6mmstv223_q = cond29_uid817_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid816_i_unnamed_k0_zts6mmstv223_q;

    // q29_uid824_i_unnamed_k0_zts6mmstv223(LOGICAL,823)@36 + 1
    assign q29_uid824_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign29_uid818_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q29_uid824_i_unnamed_k0_zts6mmstv223_delay ( .xin(q29_uid824_i_unnamed_k0_zts6mmstv223_qi), .xout(q29_uid824_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist350_q29_uid824_i_unnamed_k0_zts6mmstv223_q_30(DELAY,4371)
    dspba_delay_ver #( .width(1), .depth(29), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist350_q29_uid824_i_unnamed_k0_zts6mmstv223_q_30 ( .xin(q29_uid824_i_unnamed_k0_zts6mmstv223_q), .xout(redist350_q29_uid824_i_unnamed_k0_zts6mmstv223_q_30_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist584_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_35(DELAY,4605)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist584_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_35_q <= '0;
        end
        else
        begin
            redist584_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_35_q <= $unsigned(redist583_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_34_q);
        end
    end

    // topBitsDOR28_uid830_i_unnamed_k0_zts6mmstv223(BITSELECT,829)@37
    assign topBitsDOR28_uid830_i_unnamed_k0_zts6mmstv223_b = redist584_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_35_q[63:36];

    // topBitsDOR_uid831_i_unnamed_k0_zts6mmstv223(LOGICAL,830)@37
    assign topBitsDOR_uid831_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR28_uid830_i_unnamed_k0_zts6mmstv223_b != 28'b0000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow28_uid827_i_unnamed_k0_zts6mmstv223(BITSELECT,826)@37
    assign dSubChunkLow28_uid827_i_unnamed_k0_zts6mmstv223_in = redist584_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_35_q[35:0];
    assign dSubChunkLow28_uid827_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow28_uid827_i_unnamed_k0_zts6mmstv223_in[35:0];

    // lshl29_uid819_i_unnamed_k0_zts6mmstv223(BITSELECT,818)@36
    assign lshl29_uid819_i_unnamed_k0_zts6mmstv223_in = lshl1_uid811_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl29_uid819_i_unnamed_k0_zts6mmstv223_b = lshl29_uid819_i_unnamed_k0_zts6mmstv223_in[63:0];

    // r0SubRangeLeft29_uid820_i_unnamed_k0_zts6mmstv223(BITSELECT,819)@36
    assign r0SubRangeLeft29_uid820_i_unnamed_k0_zts6mmstv223_in = r0Sub29_uid814_i_unnamed_k0_zts6mmstv223_q[34:0];
    assign r0SubRangeLeft29_uid820_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft29_uid820_i_unnamed_k0_zts6mmstv223_in[34:0];

    // rIteriMuxFirst29_uid822_i_unnamed_k0_zts6mmstv223(BITJOIN,821)@36
    assign rIteriMuxFirst29_uid822_i_unnamed_k0_zts6mmstv223_q = {cstZ29_uid821_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft29_uid820_i_unnamed_k0_zts6mmstv223_b};

    // r29_uid823_i_unnamed_k0_zts6mmstv223(MUX,822)@36 + 1
    assign r29_uid823_i_unnamed_k0_zts6mmstv223_s = opSign29_uid818_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r29_uid823_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r29_uid823_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r29_uid823_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst29_uid822_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r29_uid823_i_unnamed_k0_zts6mmstv223_q <= lshl29_uid819_i_unnamed_k0_zts6mmstv223_b;
                default : r29_uid823_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist158_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_kk_35(DELAY,4179)
    dspba_delay_ver #( .width(1), .depth(35), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist158_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_kk_35 ( .xin(x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_kk), .xout(redist158_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_kk_35_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid826_i_unnamed_k0_zts6mmstv223(BITJOIN,825)@37
    assign lshl1_uid826_i_unnamed_k0_zts6mmstv223_q = {r29_uid823_i_unnamed_k0_zts6mmstv223_q, redist158_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_kk_35_q};

    // nSubChunkLow28_uid828_i_unnamed_k0_zts6mmstv223(BITSELECT,827)@37
    assign nSubChunkLow28_uid828_i_unnamed_k0_zts6mmstv223_in = lshl1_uid826_i_unnamed_k0_zts6mmstv223_q[35:0];
    assign nSubChunkLow28_uid828_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow28_uid828_i_unnamed_k0_zts6mmstv223_in[35:0];

    // r0Sub28_uid829_i_unnamed_k0_zts6mmstv223(SUB,828)@37
    assign r0Sub28_uid829_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow28_uid828_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub28_uid829_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow28_uid827_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub28_uid829_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub28_uid829_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub28_uid829_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub28_uid829_i_unnamed_k0_zts6mmstv223_q = r0Sub28_uid829_i_unnamed_k0_zts6mmstv223_o[36:0];

    // cond28_uid832_i_unnamed_k0_zts6mmstv223(BITSELECT,831)@37
    assign cond28_uid832_i_unnamed_k0_zts6mmstv223_in = $unsigned({{28{r0Sub28_uid829_i_unnamed_k0_zts6mmstv223_q[36]}}, r0Sub28_uid829_i_unnamed_k0_zts6mmstv223_q});
    assign cond28_uid832_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond28_uid832_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign28_uid833_i_unnamed_k0_zts6mmstv223(LOGICAL,832)@37
    assign opSign28_uid833_i_unnamed_k0_zts6mmstv223_q = cond28_uid832_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid831_i_unnamed_k0_zts6mmstv223_q;

    // q28_uid839_i_unnamed_k0_zts6mmstv223(LOGICAL,838)@37 + 1
    assign q28_uid839_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign28_uid833_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q28_uid839_i_unnamed_k0_zts6mmstv223_delay ( .xin(q28_uid839_i_unnamed_k0_zts6mmstv223_qi), .xout(q28_uid839_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist349_q28_uid839_i_unnamed_k0_zts6mmstv223_q_29(DELAY,4370)
    dspba_delay_ver #( .width(1), .depth(28), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist349_q28_uid839_i_unnamed_k0_zts6mmstv223_q_29 ( .xin(q28_uid839_i_unnamed_k0_zts6mmstv223_q), .xout(redist349_q28_uid839_i_unnamed_k0_zts6mmstv223_q_29_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist585_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_36(DELAY,4606)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist585_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_36_q <= '0;
        end
        else
        begin
            redist585_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_36_q <= $unsigned(redist584_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_35_q);
        end
    end

    // topBitsDOR27_uid845_i_unnamed_k0_zts6mmstv223(BITSELECT,844)@38
    assign topBitsDOR27_uid845_i_unnamed_k0_zts6mmstv223_b = redist585_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_36_q[63:37];

    // topBitsDOR_uid846_i_unnamed_k0_zts6mmstv223(LOGICAL,845)@38
    assign topBitsDOR_uid846_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR27_uid845_i_unnamed_k0_zts6mmstv223_b != 27'b000000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow27_uid842_i_unnamed_k0_zts6mmstv223(BITSELECT,841)@38
    assign dSubChunkLow27_uid842_i_unnamed_k0_zts6mmstv223_in = redist585_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_36_q[36:0];
    assign dSubChunkLow27_uid842_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow27_uid842_i_unnamed_k0_zts6mmstv223_in[36:0];

    // lshl28_uid834_i_unnamed_k0_zts6mmstv223(BITSELECT,833)@37
    assign lshl28_uid834_i_unnamed_k0_zts6mmstv223_in = lshl1_uid826_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl28_uid834_i_unnamed_k0_zts6mmstv223_b = lshl28_uid834_i_unnamed_k0_zts6mmstv223_in[63:0];

    // r0SubRangeLeft28_uid835_i_unnamed_k0_zts6mmstv223(BITSELECT,834)@37
    assign r0SubRangeLeft28_uid835_i_unnamed_k0_zts6mmstv223_in = r0Sub28_uid829_i_unnamed_k0_zts6mmstv223_q[35:0];
    assign r0SubRangeLeft28_uid835_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft28_uid835_i_unnamed_k0_zts6mmstv223_in[35:0];

    // rIteriMuxFirst28_uid837_i_unnamed_k0_zts6mmstv223(BITJOIN,836)@37
    assign rIteriMuxFirst28_uid837_i_unnamed_k0_zts6mmstv223_q = {cstZ28_uid836_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft28_uid835_i_unnamed_k0_zts6mmstv223_b};

    // r28_uid838_i_unnamed_k0_zts6mmstv223(MUX,837)@37 + 1
    assign r28_uid838_i_unnamed_k0_zts6mmstv223_s = opSign28_uid833_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r28_uid838_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r28_uid838_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r28_uid838_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst28_uid837_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r28_uid838_i_unnamed_k0_zts6mmstv223_q <= lshl28_uid834_i_unnamed_k0_zts6mmstv223_b;
                default : r28_uid838_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist159_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ll_36(DELAY,4180)
    dspba_delay_ver #( .width(1), .depth(36), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist159_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ll_36 ( .xin(x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ll), .xout(redist159_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ll_36_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid841_i_unnamed_k0_zts6mmstv223(BITJOIN,840)@38
    assign lshl1_uid841_i_unnamed_k0_zts6mmstv223_q = {r28_uid838_i_unnamed_k0_zts6mmstv223_q, redist159_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ll_36_q};

    // nSubChunkLow27_uid843_i_unnamed_k0_zts6mmstv223(BITSELECT,842)@38
    assign nSubChunkLow27_uid843_i_unnamed_k0_zts6mmstv223_in = lshl1_uid841_i_unnamed_k0_zts6mmstv223_q[36:0];
    assign nSubChunkLow27_uid843_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow27_uid843_i_unnamed_k0_zts6mmstv223_in[36:0];

    // r0Sub27_uid844_i_unnamed_k0_zts6mmstv223(SUB,843)@38
    assign r0Sub27_uid844_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow27_uid843_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub27_uid844_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow27_uid842_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub27_uid844_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub27_uid844_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub27_uid844_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub27_uid844_i_unnamed_k0_zts6mmstv223_q = r0Sub27_uid844_i_unnamed_k0_zts6mmstv223_o[37:0];

    // cond27_uid847_i_unnamed_k0_zts6mmstv223(BITSELECT,846)@38
    assign cond27_uid847_i_unnamed_k0_zts6mmstv223_in = $unsigned({{27{r0Sub27_uid844_i_unnamed_k0_zts6mmstv223_q[37]}}, r0Sub27_uid844_i_unnamed_k0_zts6mmstv223_q});
    assign cond27_uid847_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond27_uid847_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign27_uid848_i_unnamed_k0_zts6mmstv223(LOGICAL,847)@38
    assign opSign27_uid848_i_unnamed_k0_zts6mmstv223_q = cond27_uid847_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid846_i_unnamed_k0_zts6mmstv223_q;

    // q27_uid854_i_unnamed_k0_zts6mmstv223(LOGICAL,853)@38 + 1
    assign q27_uid854_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign27_uid848_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q27_uid854_i_unnamed_k0_zts6mmstv223_delay ( .xin(q27_uid854_i_unnamed_k0_zts6mmstv223_qi), .xout(q27_uid854_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist348_q27_uid854_i_unnamed_k0_zts6mmstv223_q_28(DELAY,4369)
    dspba_delay_ver #( .width(1), .depth(27), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist348_q27_uid854_i_unnamed_k0_zts6mmstv223_q_28 ( .xin(q27_uid854_i_unnamed_k0_zts6mmstv223_q), .xout(redist348_q27_uid854_i_unnamed_k0_zts6mmstv223_q_28_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist586_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_37(DELAY,4607)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist586_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_37_q <= '0;
        end
        else
        begin
            redist586_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_37_q <= $unsigned(redist585_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_36_q);
        end
    end

    // topBitsDOR26_uid860_i_unnamed_k0_zts6mmstv223(BITSELECT,859)@39
    assign topBitsDOR26_uid860_i_unnamed_k0_zts6mmstv223_b = redist586_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_37_q[63:38];

    // topBitsDOR_uid861_i_unnamed_k0_zts6mmstv223(LOGICAL,860)@39
    assign topBitsDOR_uid861_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR26_uid860_i_unnamed_k0_zts6mmstv223_b != 26'b00000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow26_uid857_i_unnamed_k0_zts6mmstv223(BITSELECT,856)@39
    assign dSubChunkLow26_uid857_i_unnamed_k0_zts6mmstv223_in = redist586_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_37_q[37:0];
    assign dSubChunkLow26_uid857_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow26_uid857_i_unnamed_k0_zts6mmstv223_in[37:0];

    // lshl27_uid849_i_unnamed_k0_zts6mmstv223(BITSELECT,848)@38
    assign lshl27_uid849_i_unnamed_k0_zts6mmstv223_in = lshl1_uid841_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl27_uid849_i_unnamed_k0_zts6mmstv223_b = lshl27_uid849_i_unnamed_k0_zts6mmstv223_in[63:0];

    // r0SubRangeLeft27_uid850_i_unnamed_k0_zts6mmstv223(BITSELECT,849)@38
    assign r0SubRangeLeft27_uid850_i_unnamed_k0_zts6mmstv223_in = r0Sub27_uid844_i_unnamed_k0_zts6mmstv223_q[36:0];
    assign r0SubRangeLeft27_uid850_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft27_uid850_i_unnamed_k0_zts6mmstv223_in[36:0];

    // rIteriMuxFirst27_uid852_i_unnamed_k0_zts6mmstv223(BITJOIN,851)@38
    assign rIteriMuxFirst27_uid852_i_unnamed_k0_zts6mmstv223_q = {cstZ27_uid851_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft27_uid850_i_unnamed_k0_zts6mmstv223_b};

    // r27_uid853_i_unnamed_k0_zts6mmstv223(MUX,852)@38 + 1
    assign r27_uid853_i_unnamed_k0_zts6mmstv223_s = opSign27_uid848_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r27_uid853_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r27_uid853_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r27_uid853_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst27_uid852_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r27_uid853_i_unnamed_k0_zts6mmstv223_q <= lshl27_uid849_i_unnamed_k0_zts6mmstv223_b;
                default : r27_uid853_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist160_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_mm_37(DELAY,4181)
    dspba_delay_ver #( .width(1), .depth(37), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist160_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_mm_37 ( .xin(x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_mm), .xout(redist160_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_mm_37_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid856_i_unnamed_k0_zts6mmstv223(BITJOIN,855)@39
    assign lshl1_uid856_i_unnamed_k0_zts6mmstv223_q = {r27_uid853_i_unnamed_k0_zts6mmstv223_q, redist160_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_mm_37_q};

    // nSubChunkLow26_uid858_i_unnamed_k0_zts6mmstv223(BITSELECT,857)@39
    assign nSubChunkLow26_uid858_i_unnamed_k0_zts6mmstv223_in = lshl1_uid856_i_unnamed_k0_zts6mmstv223_q[37:0];
    assign nSubChunkLow26_uid858_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow26_uid858_i_unnamed_k0_zts6mmstv223_in[37:0];

    // r0Sub26_uid859_i_unnamed_k0_zts6mmstv223(SUB,858)@39
    assign r0Sub26_uid859_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow26_uid858_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub26_uid859_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow26_uid857_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub26_uid859_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub26_uid859_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub26_uid859_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub26_uid859_i_unnamed_k0_zts6mmstv223_q = r0Sub26_uid859_i_unnamed_k0_zts6mmstv223_o[38:0];

    // cond26_uid862_i_unnamed_k0_zts6mmstv223(BITSELECT,861)@39
    assign cond26_uid862_i_unnamed_k0_zts6mmstv223_in = $unsigned({{26{r0Sub26_uid859_i_unnamed_k0_zts6mmstv223_q[38]}}, r0Sub26_uid859_i_unnamed_k0_zts6mmstv223_q});
    assign cond26_uid862_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond26_uid862_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign26_uid863_i_unnamed_k0_zts6mmstv223(LOGICAL,862)@39
    assign opSign26_uid863_i_unnamed_k0_zts6mmstv223_q = cond26_uid862_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid861_i_unnamed_k0_zts6mmstv223_q;

    // q26_uid869_i_unnamed_k0_zts6mmstv223(LOGICAL,868)@39 + 1
    assign q26_uid869_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign26_uid863_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q26_uid869_i_unnamed_k0_zts6mmstv223_delay ( .xin(q26_uid869_i_unnamed_k0_zts6mmstv223_qi), .xout(q26_uid869_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist347_q26_uid869_i_unnamed_k0_zts6mmstv223_q_27(DELAY,4368)
    dspba_delay_ver #( .width(1), .depth(26), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist347_q26_uid869_i_unnamed_k0_zts6mmstv223_q_27 ( .xin(q26_uid869_i_unnamed_k0_zts6mmstv223_q), .xout(redist347_q26_uid869_i_unnamed_k0_zts6mmstv223_q_27_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist587_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_38(DELAY,4608)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist587_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_38_q <= '0;
        end
        else
        begin
            redist587_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_38_q <= $unsigned(redist586_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_37_q);
        end
    end

    // topBitsDOR25_uid875_i_unnamed_k0_zts6mmstv223(BITSELECT,874)@40
    assign topBitsDOR25_uid875_i_unnamed_k0_zts6mmstv223_b = redist587_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_38_q[63:39];

    // topBitsDOR_uid876_i_unnamed_k0_zts6mmstv223(LOGICAL,875)@40
    assign topBitsDOR_uid876_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR25_uid875_i_unnamed_k0_zts6mmstv223_b != 25'b0000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow25_uid872_i_unnamed_k0_zts6mmstv223(BITSELECT,871)@40
    assign dSubChunkLow25_uid872_i_unnamed_k0_zts6mmstv223_in = redist587_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_38_q[38:0];
    assign dSubChunkLow25_uid872_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow25_uid872_i_unnamed_k0_zts6mmstv223_in[38:0];

    // lshl26_uid864_i_unnamed_k0_zts6mmstv223(BITSELECT,863)@39
    assign lshl26_uid864_i_unnamed_k0_zts6mmstv223_in = lshl1_uid856_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl26_uid864_i_unnamed_k0_zts6mmstv223_b = lshl26_uid864_i_unnamed_k0_zts6mmstv223_in[63:0];

    // r0SubRangeLeft26_uid865_i_unnamed_k0_zts6mmstv223(BITSELECT,864)@39
    assign r0SubRangeLeft26_uid865_i_unnamed_k0_zts6mmstv223_in = r0Sub26_uid859_i_unnamed_k0_zts6mmstv223_q[37:0];
    assign r0SubRangeLeft26_uid865_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft26_uid865_i_unnamed_k0_zts6mmstv223_in[37:0];

    // rIteriMuxFirst26_uid867_i_unnamed_k0_zts6mmstv223(BITJOIN,866)@39
    assign rIteriMuxFirst26_uid867_i_unnamed_k0_zts6mmstv223_q = {cstZ26_uid866_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft26_uid865_i_unnamed_k0_zts6mmstv223_b};

    // r26_uid868_i_unnamed_k0_zts6mmstv223(MUX,867)@39 + 1
    assign r26_uid868_i_unnamed_k0_zts6mmstv223_s = opSign26_uid863_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r26_uid868_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r26_uid868_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r26_uid868_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst26_uid867_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r26_uid868_i_unnamed_k0_zts6mmstv223_q <= lshl26_uid864_i_unnamed_k0_zts6mmstv223_b;
                default : r26_uid868_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist161_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_nn_38(DELAY,4182)
    dspba_delay_ver #( .width(1), .depth(38), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist161_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_nn_38 ( .xin(x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_nn), .xout(redist161_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_nn_38_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid871_i_unnamed_k0_zts6mmstv223(BITJOIN,870)@40
    assign lshl1_uid871_i_unnamed_k0_zts6mmstv223_q = {r26_uid868_i_unnamed_k0_zts6mmstv223_q, redist161_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_nn_38_q};

    // nSubChunkLow25_uid873_i_unnamed_k0_zts6mmstv223(BITSELECT,872)@40
    assign nSubChunkLow25_uid873_i_unnamed_k0_zts6mmstv223_in = lshl1_uid871_i_unnamed_k0_zts6mmstv223_q[38:0];
    assign nSubChunkLow25_uid873_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow25_uid873_i_unnamed_k0_zts6mmstv223_in[38:0];

    // r0Sub25_uid874_i_unnamed_k0_zts6mmstv223(SUB,873)@40
    assign r0Sub25_uid874_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow25_uid873_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub25_uid874_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow25_uid872_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub25_uid874_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub25_uid874_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub25_uid874_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub25_uid874_i_unnamed_k0_zts6mmstv223_q = r0Sub25_uid874_i_unnamed_k0_zts6mmstv223_o[39:0];

    // cond25_uid877_i_unnamed_k0_zts6mmstv223(BITSELECT,876)@40
    assign cond25_uid877_i_unnamed_k0_zts6mmstv223_in = $unsigned({{25{r0Sub25_uid874_i_unnamed_k0_zts6mmstv223_q[39]}}, r0Sub25_uid874_i_unnamed_k0_zts6mmstv223_q});
    assign cond25_uid877_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond25_uid877_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign25_uid878_i_unnamed_k0_zts6mmstv223(LOGICAL,877)@40
    assign opSign25_uid878_i_unnamed_k0_zts6mmstv223_q = cond25_uid877_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid876_i_unnamed_k0_zts6mmstv223_q;

    // q25_uid884_i_unnamed_k0_zts6mmstv223(LOGICAL,883)@40 + 1
    assign q25_uid884_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign25_uid878_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q25_uid884_i_unnamed_k0_zts6mmstv223_delay ( .xin(q25_uid884_i_unnamed_k0_zts6mmstv223_qi), .xout(q25_uid884_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist346_q25_uid884_i_unnamed_k0_zts6mmstv223_q_26(DELAY,4367)
    dspba_delay_ver #( .width(1), .depth(25), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist346_q25_uid884_i_unnamed_k0_zts6mmstv223_q_26 ( .xin(q25_uid884_i_unnamed_k0_zts6mmstv223_q), .xout(redist346_q25_uid884_i_unnamed_k0_zts6mmstv223_q_26_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist588_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_39(DELAY,4609)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist588_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_39_q <= '0;
        end
        else
        begin
            redist588_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_39_q <= $unsigned(redist587_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_38_q);
        end
    end

    // topBitsDOR24_uid890_i_unnamed_k0_zts6mmstv223(BITSELECT,889)@41
    assign topBitsDOR24_uid890_i_unnamed_k0_zts6mmstv223_b = redist588_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_39_q[63:40];

    // topBitsDOR_uid891_i_unnamed_k0_zts6mmstv223(LOGICAL,890)@41
    assign topBitsDOR_uid891_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR24_uid890_i_unnamed_k0_zts6mmstv223_b != 24'b000000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow24_uid887_i_unnamed_k0_zts6mmstv223(BITSELECT,886)@41
    assign dSubChunkLow24_uid887_i_unnamed_k0_zts6mmstv223_in = redist588_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_39_q[39:0];
    assign dSubChunkLow24_uid887_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow24_uid887_i_unnamed_k0_zts6mmstv223_in[39:0];

    // lshl25_uid879_i_unnamed_k0_zts6mmstv223(BITSELECT,878)@40
    assign lshl25_uid879_i_unnamed_k0_zts6mmstv223_in = lshl1_uid871_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl25_uid879_i_unnamed_k0_zts6mmstv223_b = lshl25_uid879_i_unnamed_k0_zts6mmstv223_in[63:0];

    // r0SubRangeLeft25_uid880_i_unnamed_k0_zts6mmstv223(BITSELECT,879)@40
    assign r0SubRangeLeft25_uid880_i_unnamed_k0_zts6mmstv223_in = r0Sub25_uid874_i_unnamed_k0_zts6mmstv223_q[38:0];
    assign r0SubRangeLeft25_uid880_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft25_uid880_i_unnamed_k0_zts6mmstv223_in[38:0];

    // rIteriMuxFirst25_uid882_i_unnamed_k0_zts6mmstv223(BITJOIN,881)@40
    assign rIteriMuxFirst25_uid882_i_unnamed_k0_zts6mmstv223_q = {cstZ25_uid881_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft25_uid880_i_unnamed_k0_zts6mmstv223_b};

    // r25_uid883_i_unnamed_k0_zts6mmstv223(MUX,882)@40 + 1
    assign r25_uid883_i_unnamed_k0_zts6mmstv223_s = opSign25_uid878_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r25_uid883_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r25_uid883_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r25_uid883_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst25_uid882_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r25_uid883_i_unnamed_k0_zts6mmstv223_q <= lshl25_uid879_i_unnamed_k0_zts6mmstv223_b;
                default : r25_uid883_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist162_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_oo_39(DELAY,4183)
    dspba_delay_ver #( .width(1), .depth(39), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist162_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_oo_39 ( .xin(x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_oo), .xout(redist162_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_oo_39_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid886_i_unnamed_k0_zts6mmstv223(BITJOIN,885)@41
    assign lshl1_uid886_i_unnamed_k0_zts6mmstv223_q = {r25_uid883_i_unnamed_k0_zts6mmstv223_q, redist162_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_oo_39_q};

    // nSubChunkLow24_uid888_i_unnamed_k0_zts6mmstv223(BITSELECT,887)@41
    assign nSubChunkLow24_uid888_i_unnamed_k0_zts6mmstv223_in = lshl1_uid886_i_unnamed_k0_zts6mmstv223_q[39:0];
    assign nSubChunkLow24_uid888_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow24_uid888_i_unnamed_k0_zts6mmstv223_in[39:0];

    // r0Sub24_uid889_i_unnamed_k0_zts6mmstv223(SUB,888)@41
    assign r0Sub24_uid889_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow24_uid888_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub24_uid889_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow24_uid887_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub24_uid889_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub24_uid889_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub24_uid889_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub24_uid889_i_unnamed_k0_zts6mmstv223_q = r0Sub24_uid889_i_unnamed_k0_zts6mmstv223_o[40:0];

    // cond24_uid892_i_unnamed_k0_zts6mmstv223(BITSELECT,891)@41
    assign cond24_uid892_i_unnamed_k0_zts6mmstv223_in = $unsigned({{24{r0Sub24_uid889_i_unnamed_k0_zts6mmstv223_q[40]}}, r0Sub24_uid889_i_unnamed_k0_zts6mmstv223_q});
    assign cond24_uid892_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond24_uid892_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign24_uid893_i_unnamed_k0_zts6mmstv223(LOGICAL,892)@41
    assign opSign24_uid893_i_unnamed_k0_zts6mmstv223_q = cond24_uid892_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid891_i_unnamed_k0_zts6mmstv223_q;

    // q24_uid899_i_unnamed_k0_zts6mmstv223(LOGICAL,898)@41 + 1
    assign q24_uid899_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign24_uid893_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q24_uid899_i_unnamed_k0_zts6mmstv223_delay ( .xin(q24_uid899_i_unnamed_k0_zts6mmstv223_qi), .xout(q24_uid899_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist345_q24_uid899_i_unnamed_k0_zts6mmstv223_q_25(DELAY,4366)
    dspba_delay_ver #( .width(1), .depth(24), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist345_q24_uid899_i_unnamed_k0_zts6mmstv223_q_25 ( .xin(q24_uid899_i_unnamed_k0_zts6mmstv223_q), .xout(redist345_q24_uid899_i_unnamed_k0_zts6mmstv223_q_25_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist589_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_40(DELAY,4610)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist589_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_40_q <= '0;
        end
        else
        begin
            redist589_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_40_q <= $unsigned(redist588_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_39_q);
        end
    end

    // topBitsDOR23_uid905_i_unnamed_k0_zts6mmstv223(BITSELECT,904)@42
    assign topBitsDOR23_uid905_i_unnamed_k0_zts6mmstv223_b = redist589_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_40_q[63:41];

    // topBitsDOR_uid906_i_unnamed_k0_zts6mmstv223(LOGICAL,905)@42
    assign topBitsDOR_uid906_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR23_uid905_i_unnamed_k0_zts6mmstv223_b != 23'b00000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow23_uid902_i_unnamed_k0_zts6mmstv223(BITSELECT,901)@42
    assign dSubChunkLow23_uid902_i_unnamed_k0_zts6mmstv223_in = redist589_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_40_q[40:0];
    assign dSubChunkLow23_uid902_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow23_uid902_i_unnamed_k0_zts6mmstv223_in[40:0];

    // lshl24_uid894_i_unnamed_k0_zts6mmstv223(BITSELECT,893)@41
    assign lshl24_uid894_i_unnamed_k0_zts6mmstv223_in = lshl1_uid886_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl24_uid894_i_unnamed_k0_zts6mmstv223_b = lshl24_uid894_i_unnamed_k0_zts6mmstv223_in[63:0];

    // r0SubRangeLeft24_uid895_i_unnamed_k0_zts6mmstv223(BITSELECT,894)@41
    assign r0SubRangeLeft24_uid895_i_unnamed_k0_zts6mmstv223_in = r0Sub24_uid889_i_unnamed_k0_zts6mmstv223_q[39:0];
    assign r0SubRangeLeft24_uid895_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft24_uid895_i_unnamed_k0_zts6mmstv223_in[39:0];

    // rIteriMuxFirst24_uid897_i_unnamed_k0_zts6mmstv223(BITJOIN,896)@41
    assign rIteriMuxFirst24_uid897_i_unnamed_k0_zts6mmstv223_q = {cstZ24_uid896_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft24_uid895_i_unnamed_k0_zts6mmstv223_b};

    // r24_uid898_i_unnamed_k0_zts6mmstv223(MUX,897)@41 + 1
    assign r24_uid898_i_unnamed_k0_zts6mmstv223_s = opSign24_uid893_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r24_uid898_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r24_uid898_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r24_uid898_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst24_uid897_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r24_uid898_i_unnamed_k0_zts6mmstv223_q <= lshl24_uid894_i_unnamed_k0_zts6mmstv223_b;
                default : r24_uid898_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist163_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_pp_40(DELAY,4184)
    dspba_delay_ver #( .width(1), .depth(40), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist163_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_pp_40 ( .xin(x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_pp), .xout(redist163_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_pp_40_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid901_i_unnamed_k0_zts6mmstv223(BITJOIN,900)@42
    assign lshl1_uid901_i_unnamed_k0_zts6mmstv223_q = {r24_uid898_i_unnamed_k0_zts6mmstv223_q, redist163_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_pp_40_q};

    // nSubChunkLow23_uid903_i_unnamed_k0_zts6mmstv223(BITSELECT,902)@42
    assign nSubChunkLow23_uid903_i_unnamed_k0_zts6mmstv223_in = lshl1_uid901_i_unnamed_k0_zts6mmstv223_q[40:0];
    assign nSubChunkLow23_uid903_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow23_uid903_i_unnamed_k0_zts6mmstv223_in[40:0];

    // r0Sub23_uid904_i_unnamed_k0_zts6mmstv223(SUB,903)@42
    assign r0Sub23_uid904_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow23_uid903_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub23_uid904_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow23_uid902_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub23_uid904_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub23_uid904_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub23_uid904_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub23_uid904_i_unnamed_k0_zts6mmstv223_q = r0Sub23_uid904_i_unnamed_k0_zts6mmstv223_o[41:0];

    // cond23_uid907_i_unnamed_k0_zts6mmstv223(BITSELECT,906)@42
    assign cond23_uid907_i_unnamed_k0_zts6mmstv223_in = $unsigned({{23{r0Sub23_uid904_i_unnamed_k0_zts6mmstv223_q[41]}}, r0Sub23_uid904_i_unnamed_k0_zts6mmstv223_q});
    assign cond23_uid907_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond23_uid907_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign23_uid908_i_unnamed_k0_zts6mmstv223(LOGICAL,907)@42
    assign opSign23_uid908_i_unnamed_k0_zts6mmstv223_q = cond23_uid907_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid906_i_unnamed_k0_zts6mmstv223_q;

    // q23_uid914_i_unnamed_k0_zts6mmstv223(LOGICAL,913)@42 + 1
    assign q23_uid914_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign23_uid908_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q23_uid914_i_unnamed_k0_zts6mmstv223_delay ( .xin(q23_uid914_i_unnamed_k0_zts6mmstv223_qi), .xout(q23_uid914_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist344_q23_uid914_i_unnamed_k0_zts6mmstv223_q_24(DELAY,4365)
    dspba_delay_ver #( .width(1), .depth(23), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist344_q23_uid914_i_unnamed_k0_zts6mmstv223_q_24 ( .xin(q23_uid914_i_unnamed_k0_zts6mmstv223_q), .xout(redist344_q23_uid914_i_unnamed_k0_zts6mmstv223_q_24_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist590_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_41(DELAY,4611)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist590_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_41_q <= '0;
        end
        else
        begin
            redist590_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_41_q <= $unsigned(redist589_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_40_q);
        end
    end

    // topBitsDOR22_uid920_i_unnamed_k0_zts6mmstv223(BITSELECT,919)@43
    assign topBitsDOR22_uid920_i_unnamed_k0_zts6mmstv223_b = redist590_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_41_q[63:42];

    // topBitsDOR_uid921_i_unnamed_k0_zts6mmstv223(LOGICAL,920)@43
    assign topBitsDOR_uid921_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR22_uid920_i_unnamed_k0_zts6mmstv223_b != 22'b0000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow22_uid917_i_unnamed_k0_zts6mmstv223(BITSELECT,916)@43
    assign dSubChunkLow22_uid917_i_unnamed_k0_zts6mmstv223_in = redist590_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_41_q[41:0];
    assign dSubChunkLow22_uid917_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow22_uid917_i_unnamed_k0_zts6mmstv223_in[41:0];

    // lshl23_uid909_i_unnamed_k0_zts6mmstv223(BITSELECT,908)@42
    assign lshl23_uid909_i_unnamed_k0_zts6mmstv223_in = lshl1_uid901_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl23_uid909_i_unnamed_k0_zts6mmstv223_b = lshl23_uid909_i_unnamed_k0_zts6mmstv223_in[63:0];

    // r0SubRangeLeft23_uid910_i_unnamed_k0_zts6mmstv223(BITSELECT,909)@42
    assign r0SubRangeLeft23_uid910_i_unnamed_k0_zts6mmstv223_in = r0Sub23_uid904_i_unnamed_k0_zts6mmstv223_q[40:0];
    assign r0SubRangeLeft23_uid910_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft23_uid910_i_unnamed_k0_zts6mmstv223_in[40:0];

    // rIteriMuxFirst23_uid912_i_unnamed_k0_zts6mmstv223(BITJOIN,911)@42
    assign rIteriMuxFirst23_uid912_i_unnamed_k0_zts6mmstv223_q = {cstZ23_uid911_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft23_uid910_i_unnamed_k0_zts6mmstv223_b};

    // r23_uid913_i_unnamed_k0_zts6mmstv223(MUX,912)@42 + 1
    assign r23_uid913_i_unnamed_k0_zts6mmstv223_s = opSign23_uid908_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r23_uid913_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r23_uid913_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r23_uid913_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst23_uid912_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r23_uid913_i_unnamed_k0_zts6mmstv223_q <= lshl23_uid909_i_unnamed_k0_zts6mmstv223_b;
                default : r23_uid913_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist164_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_qq_41(DELAY,4185)
    dspba_delay_ver #( .width(1), .depth(41), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist164_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_qq_41 ( .xin(x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_qq), .xout(redist164_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_qq_41_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid916_i_unnamed_k0_zts6mmstv223(BITJOIN,915)@43
    assign lshl1_uid916_i_unnamed_k0_zts6mmstv223_q = {r23_uid913_i_unnamed_k0_zts6mmstv223_q, redist164_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_qq_41_q};

    // nSubChunkLow22_uid918_i_unnamed_k0_zts6mmstv223(BITSELECT,917)@43
    assign nSubChunkLow22_uid918_i_unnamed_k0_zts6mmstv223_in = lshl1_uid916_i_unnamed_k0_zts6mmstv223_q[41:0];
    assign nSubChunkLow22_uid918_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow22_uid918_i_unnamed_k0_zts6mmstv223_in[41:0];

    // r0Sub22_uid919_i_unnamed_k0_zts6mmstv223(SUB,918)@43
    assign r0Sub22_uid919_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow22_uid918_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub22_uid919_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow22_uid917_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub22_uid919_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub22_uid919_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub22_uid919_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub22_uid919_i_unnamed_k0_zts6mmstv223_q = r0Sub22_uid919_i_unnamed_k0_zts6mmstv223_o[42:0];

    // cond22_uid922_i_unnamed_k0_zts6mmstv223(BITSELECT,921)@43
    assign cond22_uid922_i_unnamed_k0_zts6mmstv223_in = $unsigned({{22{r0Sub22_uid919_i_unnamed_k0_zts6mmstv223_q[42]}}, r0Sub22_uid919_i_unnamed_k0_zts6mmstv223_q});
    assign cond22_uid922_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond22_uid922_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign22_uid923_i_unnamed_k0_zts6mmstv223(LOGICAL,922)@43
    assign opSign22_uid923_i_unnamed_k0_zts6mmstv223_q = cond22_uid922_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid921_i_unnamed_k0_zts6mmstv223_q;

    // q22_uid929_i_unnamed_k0_zts6mmstv223(LOGICAL,928)@43 + 1
    assign q22_uid929_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign22_uid923_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q22_uid929_i_unnamed_k0_zts6mmstv223_delay ( .xin(q22_uid929_i_unnamed_k0_zts6mmstv223_qi), .xout(q22_uid929_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist343_q22_uid929_i_unnamed_k0_zts6mmstv223_q_23(DELAY,4364)
    dspba_delay_ver #( .width(1), .depth(22), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist343_q22_uid929_i_unnamed_k0_zts6mmstv223_q_23 ( .xin(q22_uid929_i_unnamed_k0_zts6mmstv223_q), .xout(redist343_q22_uid929_i_unnamed_k0_zts6mmstv223_q_23_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist591_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_42(DELAY,4612)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist591_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_42_q <= '0;
        end
        else
        begin
            redist591_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_42_q <= $unsigned(redist590_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_41_q);
        end
    end

    // topBitsDOR21_uid935_i_unnamed_k0_zts6mmstv223(BITSELECT,934)@44
    assign topBitsDOR21_uid935_i_unnamed_k0_zts6mmstv223_b = redist591_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_42_q[63:43];

    // topBitsDOR_uid936_i_unnamed_k0_zts6mmstv223(LOGICAL,935)@44
    assign topBitsDOR_uid936_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR21_uid935_i_unnamed_k0_zts6mmstv223_b != 21'b000000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow21_uid932_i_unnamed_k0_zts6mmstv223(BITSELECT,931)@44
    assign dSubChunkLow21_uid932_i_unnamed_k0_zts6mmstv223_in = redist591_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_42_q[42:0];
    assign dSubChunkLow21_uid932_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow21_uid932_i_unnamed_k0_zts6mmstv223_in[42:0];

    // lshl22_uid924_i_unnamed_k0_zts6mmstv223(BITSELECT,923)@43
    assign lshl22_uid924_i_unnamed_k0_zts6mmstv223_in = lshl1_uid916_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl22_uid924_i_unnamed_k0_zts6mmstv223_b = lshl22_uid924_i_unnamed_k0_zts6mmstv223_in[63:0];

    // r0SubRangeLeft22_uid925_i_unnamed_k0_zts6mmstv223(BITSELECT,924)@43
    assign r0SubRangeLeft22_uid925_i_unnamed_k0_zts6mmstv223_in = r0Sub22_uid919_i_unnamed_k0_zts6mmstv223_q[41:0];
    assign r0SubRangeLeft22_uid925_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft22_uid925_i_unnamed_k0_zts6mmstv223_in[41:0];

    // rIteriMuxFirst22_uid927_i_unnamed_k0_zts6mmstv223(BITJOIN,926)@43
    assign rIteriMuxFirst22_uid927_i_unnamed_k0_zts6mmstv223_q = {cstZ22_uid926_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft22_uid925_i_unnamed_k0_zts6mmstv223_b};

    // r22_uid928_i_unnamed_k0_zts6mmstv223(MUX,927)@43 + 1
    assign r22_uid928_i_unnamed_k0_zts6mmstv223_s = opSign22_uid923_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r22_uid928_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r22_uid928_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r22_uid928_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst22_uid927_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r22_uid928_i_unnamed_k0_zts6mmstv223_q <= lshl22_uid924_i_unnamed_k0_zts6mmstv223_b;
                default : r22_uid928_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist165_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_rr_42(DELAY,4186)
    dspba_delay_ver #( .width(1), .depth(42), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist165_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_rr_42 ( .xin(x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_rr), .xout(redist165_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_rr_42_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid931_i_unnamed_k0_zts6mmstv223(BITJOIN,930)@44
    assign lshl1_uid931_i_unnamed_k0_zts6mmstv223_q = {r22_uid928_i_unnamed_k0_zts6mmstv223_q, redist165_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_rr_42_q};

    // nSubChunkLow21_uid933_i_unnamed_k0_zts6mmstv223(BITSELECT,932)@44
    assign nSubChunkLow21_uid933_i_unnamed_k0_zts6mmstv223_in = lshl1_uid931_i_unnamed_k0_zts6mmstv223_q[42:0];
    assign nSubChunkLow21_uid933_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow21_uid933_i_unnamed_k0_zts6mmstv223_in[42:0];

    // r0Sub21_uid934_i_unnamed_k0_zts6mmstv223(SUB,933)@44
    assign r0Sub21_uid934_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow21_uid933_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub21_uid934_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow21_uid932_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub21_uid934_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub21_uid934_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub21_uid934_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub21_uid934_i_unnamed_k0_zts6mmstv223_q = r0Sub21_uid934_i_unnamed_k0_zts6mmstv223_o[43:0];

    // cond21_uid937_i_unnamed_k0_zts6mmstv223(BITSELECT,936)@44
    assign cond21_uid937_i_unnamed_k0_zts6mmstv223_in = $unsigned({{21{r0Sub21_uid934_i_unnamed_k0_zts6mmstv223_q[43]}}, r0Sub21_uid934_i_unnamed_k0_zts6mmstv223_q});
    assign cond21_uid937_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond21_uid937_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign21_uid938_i_unnamed_k0_zts6mmstv223(LOGICAL,937)@44
    assign opSign21_uid938_i_unnamed_k0_zts6mmstv223_q = cond21_uid937_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid936_i_unnamed_k0_zts6mmstv223_q;

    // q21_uid944_i_unnamed_k0_zts6mmstv223(LOGICAL,943)@44 + 1
    assign q21_uid944_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign21_uid938_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q21_uid944_i_unnamed_k0_zts6mmstv223_delay ( .xin(q21_uid944_i_unnamed_k0_zts6mmstv223_qi), .xout(q21_uid944_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist342_q21_uid944_i_unnamed_k0_zts6mmstv223_q_22(DELAY,4363)
    dspba_delay_ver #( .width(1), .depth(21), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist342_q21_uid944_i_unnamed_k0_zts6mmstv223_q_22 ( .xin(q21_uid944_i_unnamed_k0_zts6mmstv223_q), .xout(redist342_q21_uid944_i_unnamed_k0_zts6mmstv223_q_22_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist592_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_43(DELAY,4613)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist592_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_43_q <= '0;
        end
        else
        begin
            redist592_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_43_q <= $unsigned(redist591_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_42_q);
        end
    end

    // topBitsDOR20_uid950_i_unnamed_k0_zts6mmstv223(BITSELECT,949)@45
    assign topBitsDOR20_uid950_i_unnamed_k0_zts6mmstv223_b = redist592_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_43_q[63:44];

    // topBitsDOR_uid951_i_unnamed_k0_zts6mmstv223(LOGICAL,950)@45
    assign topBitsDOR_uid951_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR20_uid950_i_unnamed_k0_zts6mmstv223_b != 20'b00000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow20_uid947_i_unnamed_k0_zts6mmstv223(BITSELECT,946)@45
    assign dSubChunkLow20_uid947_i_unnamed_k0_zts6mmstv223_in = redist592_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_43_q[43:0];
    assign dSubChunkLow20_uid947_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow20_uid947_i_unnamed_k0_zts6mmstv223_in[43:0];

    // lshl21_uid939_i_unnamed_k0_zts6mmstv223(BITSELECT,938)@44
    assign lshl21_uid939_i_unnamed_k0_zts6mmstv223_in = lshl1_uid931_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl21_uid939_i_unnamed_k0_zts6mmstv223_b = lshl21_uid939_i_unnamed_k0_zts6mmstv223_in[63:0];

    // r0SubRangeLeft21_uid940_i_unnamed_k0_zts6mmstv223(BITSELECT,939)@44
    assign r0SubRangeLeft21_uid940_i_unnamed_k0_zts6mmstv223_in = r0Sub21_uid934_i_unnamed_k0_zts6mmstv223_q[42:0];
    assign r0SubRangeLeft21_uid940_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft21_uid940_i_unnamed_k0_zts6mmstv223_in[42:0];

    // rIteriMuxFirst21_uid942_i_unnamed_k0_zts6mmstv223(BITJOIN,941)@44
    assign rIteriMuxFirst21_uid942_i_unnamed_k0_zts6mmstv223_q = {cstZ21_uid941_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft21_uid940_i_unnamed_k0_zts6mmstv223_b};

    // r21_uid943_i_unnamed_k0_zts6mmstv223(MUX,942)@44 + 1
    assign r21_uid943_i_unnamed_k0_zts6mmstv223_s = opSign21_uid938_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r21_uid943_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r21_uid943_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r21_uid943_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst21_uid942_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r21_uid943_i_unnamed_k0_zts6mmstv223_q <= lshl21_uid939_i_unnamed_k0_zts6mmstv223_b;
                default : r21_uid943_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist166_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ss_43(DELAY,4187)
    dspba_delay_ver #( .width(1), .depth(43), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist166_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ss_43 ( .xin(x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ss), .xout(redist166_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ss_43_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid946_i_unnamed_k0_zts6mmstv223(BITJOIN,945)@45
    assign lshl1_uid946_i_unnamed_k0_zts6mmstv223_q = {r21_uid943_i_unnamed_k0_zts6mmstv223_q, redist166_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ss_43_q};

    // nSubChunkLow20_uid948_i_unnamed_k0_zts6mmstv223(BITSELECT,947)@45
    assign nSubChunkLow20_uid948_i_unnamed_k0_zts6mmstv223_in = lshl1_uid946_i_unnamed_k0_zts6mmstv223_q[43:0];
    assign nSubChunkLow20_uid948_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow20_uid948_i_unnamed_k0_zts6mmstv223_in[43:0];

    // r0Sub20_uid949_i_unnamed_k0_zts6mmstv223(SUB,948)@45
    assign r0Sub20_uid949_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow20_uid948_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub20_uid949_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow20_uid947_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub20_uid949_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub20_uid949_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub20_uid949_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub20_uid949_i_unnamed_k0_zts6mmstv223_q = r0Sub20_uid949_i_unnamed_k0_zts6mmstv223_o[44:0];

    // cond20_uid952_i_unnamed_k0_zts6mmstv223(BITSELECT,951)@45
    assign cond20_uid952_i_unnamed_k0_zts6mmstv223_in = $unsigned({{20{r0Sub20_uid949_i_unnamed_k0_zts6mmstv223_q[44]}}, r0Sub20_uid949_i_unnamed_k0_zts6mmstv223_q});
    assign cond20_uid952_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond20_uid952_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign20_uid953_i_unnamed_k0_zts6mmstv223(LOGICAL,952)@45
    assign opSign20_uid953_i_unnamed_k0_zts6mmstv223_q = cond20_uid952_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid951_i_unnamed_k0_zts6mmstv223_q;

    // q20_uid959_i_unnamed_k0_zts6mmstv223(LOGICAL,958)@45 + 1
    assign q20_uid959_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign20_uid953_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q20_uid959_i_unnamed_k0_zts6mmstv223_delay ( .xin(q20_uid959_i_unnamed_k0_zts6mmstv223_qi), .xout(q20_uid959_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist341_q20_uid959_i_unnamed_k0_zts6mmstv223_q_21(DELAY,4362)
    dspba_delay_ver #( .width(1), .depth(20), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist341_q20_uid959_i_unnamed_k0_zts6mmstv223_q_21 ( .xin(q20_uid959_i_unnamed_k0_zts6mmstv223_q), .xout(redist341_q20_uid959_i_unnamed_k0_zts6mmstv223_q_21_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist593_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_44(DELAY,4614)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist593_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_44_q <= '0;
        end
        else
        begin
            redist593_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_44_q <= $unsigned(redist592_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_43_q);
        end
    end

    // topBitsDOR19_uid965_i_unnamed_k0_zts6mmstv223(BITSELECT,964)@46
    assign topBitsDOR19_uid965_i_unnamed_k0_zts6mmstv223_b = redist593_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_44_q[63:45];

    // topBitsDOR_uid966_i_unnamed_k0_zts6mmstv223(LOGICAL,965)@46
    assign topBitsDOR_uid966_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR19_uid965_i_unnamed_k0_zts6mmstv223_b != 19'b0000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow19_uid962_i_unnamed_k0_zts6mmstv223(BITSELECT,961)@46
    assign dSubChunkLow19_uid962_i_unnamed_k0_zts6mmstv223_in = redist593_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_44_q[44:0];
    assign dSubChunkLow19_uid962_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow19_uid962_i_unnamed_k0_zts6mmstv223_in[44:0];

    // lshl20_uid954_i_unnamed_k0_zts6mmstv223(BITSELECT,953)@45
    assign lshl20_uid954_i_unnamed_k0_zts6mmstv223_in = lshl1_uid946_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl20_uid954_i_unnamed_k0_zts6mmstv223_b = lshl20_uid954_i_unnamed_k0_zts6mmstv223_in[63:0];

    // r0SubRangeLeft20_uid955_i_unnamed_k0_zts6mmstv223(BITSELECT,954)@45
    assign r0SubRangeLeft20_uid955_i_unnamed_k0_zts6mmstv223_in = r0Sub20_uid949_i_unnamed_k0_zts6mmstv223_q[43:0];
    assign r0SubRangeLeft20_uid955_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft20_uid955_i_unnamed_k0_zts6mmstv223_in[43:0];

    // rIteriMuxFirst20_uid957_i_unnamed_k0_zts6mmstv223(BITJOIN,956)@45
    assign rIteriMuxFirst20_uid957_i_unnamed_k0_zts6mmstv223_q = {cstZ20_uid956_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft20_uid955_i_unnamed_k0_zts6mmstv223_b};

    // r20_uid958_i_unnamed_k0_zts6mmstv223(MUX,957)@45 + 1
    assign r20_uid958_i_unnamed_k0_zts6mmstv223_s = opSign20_uid953_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r20_uid958_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r20_uid958_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r20_uid958_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst20_uid957_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r20_uid958_i_unnamed_k0_zts6mmstv223_q <= lshl20_uid954_i_unnamed_k0_zts6mmstv223_b;
                default : r20_uid958_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist167_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_tt_44(DELAY,4188)
    dspba_delay_ver #( .width(1), .depth(44), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist167_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_tt_44 ( .xin(x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_tt), .xout(redist167_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_tt_44_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid961_i_unnamed_k0_zts6mmstv223(BITJOIN,960)@46
    assign lshl1_uid961_i_unnamed_k0_zts6mmstv223_q = {r20_uid958_i_unnamed_k0_zts6mmstv223_q, redist167_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_tt_44_q};

    // nSubChunkLow19_uid963_i_unnamed_k0_zts6mmstv223(BITSELECT,962)@46
    assign nSubChunkLow19_uid963_i_unnamed_k0_zts6mmstv223_in = lshl1_uid961_i_unnamed_k0_zts6mmstv223_q[44:0];
    assign nSubChunkLow19_uid963_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow19_uid963_i_unnamed_k0_zts6mmstv223_in[44:0];

    // r0Sub19_uid964_i_unnamed_k0_zts6mmstv223(SUB,963)@46
    assign r0Sub19_uid964_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow19_uid963_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub19_uid964_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow19_uid962_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub19_uid964_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub19_uid964_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub19_uid964_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub19_uid964_i_unnamed_k0_zts6mmstv223_q = r0Sub19_uid964_i_unnamed_k0_zts6mmstv223_o[45:0];

    // cond19_uid967_i_unnamed_k0_zts6mmstv223(BITSELECT,966)@46
    assign cond19_uid967_i_unnamed_k0_zts6mmstv223_in = $unsigned({{19{r0Sub19_uid964_i_unnamed_k0_zts6mmstv223_q[45]}}, r0Sub19_uid964_i_unnamed_k0_zts6mmstv223_q});
    assign cond19_uid967_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond19_uid967_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign19_uid968_i_unnamed_k0_zts6mmstv223(LOGICAL,967)@46
    assign opSign19_uid968_i_unnamed_k0_zts6mmstv223_q = cond19_uid967_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid966_i_unnamed_k0_zts6mmstv223_q;

    // q19_uid974_i_unnamed_k0_zts6mmstv223(LOGICAL,973)@46 + 1
    assign q19_uid974_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign19_uid968_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q19_uid974_i_unnamed_k0_zts6mmstv223_delay ( .xin(q19_uid974_i_unnamed_k0_zts6mmstv223_qi), .xout(q19_uid974_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist340_q19_uid974_i_unnamed_k0_zts6mmstv223_q_20(DELAY,4361)
    dspba_delay_ver #( .width(1), .depth(19), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist340_q19_uid974_i_unnamed_k0_zts6mmstv223_q_20 ( .xin(q19_uid974_i_unnamed_k0_zts6mmstv223_q), .xout(redist340_q19_uid974_i_unnamed_k0_zts6mmstv223_q_20_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist594_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_45(DELAY,4615)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist594_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_45_q <= '0;
        end
        else
        begin
            redist594_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_45_q <= $unsigned(redist593_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_44_q);
        end
    end

    // topBitsDOR18_uid980_i_unnamed_k0_zts6mmstv223(BITSELECT,979)@47
    assign topBitsDOR18_uid980_i_unnamed_k0_zts6mmstv223_b = redist594_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_45_q[63:46];

    // topBitsDOR_uid981_i_unnamed_k0_zts6mmstv223(LOGICAL,980)@47
    assign topBitsDOR_uid981_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR18_uid980_i_unnamed_k0_zts6mmstv223_b != 18'b000000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow18_uid977_i_unnamed_k0_zts6mmstv223(BITSELECT,976)@47
    assign dSubChunkLow18_uid977_i_unnamed_k0_zts6mmstv223_in = redist594_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_45_q[45:0];
    assign dSubChunkLow18_uid977_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow18_uid977_i_unnamed_k0_zts6mmstv223_in[45:0];

    // lshl19_uid969_i_unnamed_k0_zts6mmstv223(BITSELECT,968)@46
    assign lshl19_uid969_i_unnamed_k0_zts6mmstv223_in = lshl1_uid961_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl19_uid969_i_unnamed_k0_zts6mmstv223_b = lshl19_uid969_i_unnamed_k0_zts6mmstv223_in[63:0];

    // r0SubRangeLeft19_uid970_i_unnamed_k0_zts6mmstv223(BITSELECT,969)@46
    assign r0SubRangeLeft19_uid970_i_unnamed_k0_zts6mmstv223_in = r0Sub19_uid964_i_unnamed_k0_zts6mmstv223_q[44:0];
    assign r0SubRangeLeft19_uid970_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft19_uid970_i_unnamed_k0_zts6mmstv223_in[44:0];

    // rIteriMuxFirst19_uid972_i_unnamed_k0_zts6mmstv223(BITJOIN,971)@46
    assign rIteriMuxFirst19_uid972_i_unnamed_k0_zts6mmstv223_q = {cstZ19_uid971_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft19_uid970_i_unnamed_k0_zts6mmstv223_b};

    // r19_uid973_i_unnamed_k0_zts6mmstv223(MUX,972)@46 + 1
    assign r19_uid973_i_unnamed_k0_zts6mmstv223_s = opSign19_uid968_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r19_uid973_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r19_uid973_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r19_uid973_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst19_uid972_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r19_uid973_i_unnamed_k0_zts6mmstv223_q <= lshl19_uid969_i_unnamed_k0_zts6mmstv223_b;
                default : r19_uid973_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist168_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_uu_45(DELAY,4189)
    dspba_delay_ver #( .width(1), .depth(45), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist168_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_uu_45 ( .xin(x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_uu), .xout(redist168_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_uu_45_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid976_i_unnamed_k0_zts6mmstv223(BITJOIN,975)@47
    assign lshl1_uid976_i_unnamed_k0_zts6mmstv223_q = {r19_uid973_i_unnamed_k0_zts6mmstv223_q, redist168_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_uu_45_q};

    // nSubChunkLow18_uid978_i_unnamed_k0_zts6mmstv223(BITSELECT,977)@47
    assign nSubChunkLow18_uid978_i_unnamed_k0_zts6mmstv223_in = lshl1_uid976_i_unnamed_k0_zts6mmstv223_q[45:0];
    assign nSubChunkLow18_uid978_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow18_uid978_i_unnamed_k0_zts6mmstv223_in[45:0];

    // r0Sub18_uid979_i_unnamed_k0_zts6mmstv223(SUB,978)@47
    assign r0Sub18_uid979_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow18_uid978_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub18_uid979_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow18_uid977_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub18_uid979_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub18_uid979_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub18_uid979_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub18_uid979_i_unnamed_k0_zts6mmstv223_q = r0Sub18_uid979_i_unnamed_k0_zts6mmstv223_o[46:0];

    // cond18_uid982_i_unnamed_k0_zts6mmstv223(BITSELECT,981)@47
    assign cond18_uid982_i_unnamed_k0_zts6mmstv223_in = $unsigned({{18{r0Sub18_uid979_i_unnamed_k0_zts6mmstv223_q[46]}}, r0Sub18_uid979_i_unnamed_k0_zts6mmstv223_q});
    assign cond18_uid982_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond18_uid982_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign18_uid983_i_unnamed_k0_zts6mmstv223(LOGICAL,982)@47
    assign opSign18_uid983_i_unnamed_k0_zts6mmstv223_q = cond18_uid982_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid981_i_unnamed_k0_zts6mmstv223_q;

    // q18_uid989_i_unnamed_k0_zts6mmstv223(LOGICAL,988)@47 + 1
    assign q18_uid989_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign18_uid983_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q18_uid989_i_unnamed_k0_zts6mmstv223_delay ( .xin(q18_uid989_i_unnamed_k0_zts6mmstv223_qi), .xout(q18_uid989_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist339_q18_uid989_i_unnamed_k0_zts6mmstv223_q_19(DELAY,4360)
    dspba_delay_ver #( .width(1), .depth(18), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist339_q18_uid989_i_unnamed_k0_zts6mmstv223_q_19 ( .xin(q18_uid989_i_unnamed_k0_zts6mmstv223_q), .xout(redist339_q18_uid989_i_unnamed_k0_zts6mmstv223_q_19_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist595_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_46(DELAY,4616)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist595_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_46_q <= '0;
        end
        else
        begin
            redist595_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_46_q <= $unsigned(redist594_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_45_q);
        end
    end

    // topBitsDOR17_uid995_i_unnamed_k0_zts6mmstv223(BITSELECT,994)@48
    assign topBitsDOR17_uid995_i_unnamed_k0_zts6mmstv223_b = redist595_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_46_q[63:47];

    // topBitsDOR_uid996_i_unnamed_k0_zts6mmstv223(LOGICAL,995)@48
    assign topBitsDOR_uid996_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR17_uid995_i_unnamed_k0_zts6mmstv223_b != 17'b00000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow17_uid992_i_unnamed_k0_zts6mmstv223(BITSELECT,991)@48
    assign dSubChunkLow17_uid992_i_unnamed_k0_zts6mmstv223_in = redist595_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_46_q[46:0];
    assign dSubChunkLow17_uid992_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow17_uid992_i_unnamed_k0_zts6mmstv223_in[46:0];

    // lshl18_uid984_i_unnamed_k0_zts6mmstv223(BITSELECT,983)@47
    assign lshl18_uid984_i_unnamed_k0_zts6mmstv223_in = lshl1_uid976_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl18_uid984_i_unnamed_k0_zts6mmstv223_b = lshl18_uid984_i_unnamed_k0_zts6mmstv223_in[63:0];

    // r0SubRangeLeft18_uid985_i_unnamed_k0_zts6mmstv223(BITSELECT,984)@47
    assign r0SubRangeLeft18_uid985_i_unnamed_k0_zts6mmstv223_in = r0Sub18_uid979_i_unnamed_k0_zts6mmstv223_q[45:0];
    assign r0SubRangeLeft18_uid985_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft18_uid985_i_unnamed_k0_zts6mmstv223_in[45:0];

    // rIteriMuxFirst18_uid987_i_unnamed_k0_zts6mmstv223(BITJOIN,986)@47
    assign rIteriMuxFirst18_uid987_i_unnamed_k0_zts6mmstv223_q = {cstZ18_uid986_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft18_uid985_i_unnamed_k0_zts6mmstv223_b};

    // r18_uid988_i_unnamed_k0_zts6mmstv223(MUX,987)@47 + 1
    assign r18_uid988_i_unnamed_k0_zts6mmstv223_s = opSign18_uid983_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r18_uid988_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r18_uid988_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r18_uid988_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst18_uid987_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r18_uid988_i_unnamed_k0_zts6mmstv223_q <= lshl18_uid984_i_unnamed_k0_zts6mmstv223_b;
                default : r18_uid988_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist169_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_vv_46(DELAY,4190)
    dspba_delay_ver #( .width(1), .depth(46), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist169_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_vv_46 ( .xin(x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_vv), .xout(redist169_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_vv_46_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid991_i_unnamed_k0_zts6mmstv223(BITJOIN,990)@48
    assign lshl1_uid991_i_unnamed_k0_zts6mmstv223_q = {r18_uid988_i_unnamed_k0_zts6mmstv223_q, redist169_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_vv_46_q};

    // nSubChunkLow17_uid993_i_unnamed_k0_zts6mmstv223(BITSELECT,992)@48
    assign nSubChunkLow17_uid993_i_unnamed_k0_zts6mmstv223_in = lshl1_uid991_i_unnamed_k0_zts6mmstv223_q[46:0];
    assign nSubChunkLow17_uid993_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow17_uid993_i_unnamed_k0_zts6mmstv223_in[46:0];

    // r0Sub17_uid994_i_unnamed_k0_zts6mmstv223(SUB,993)@48
    assign r0Sub17_uid994_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow17_uid993_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub17_uid994_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow17_uid992_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub17_uid994_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub17_uid994_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub17_uid994_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub17_uid994_i_unnamed_k0_zts6mmstv223_q = r0Sub17_uid994_i_unnamed_k0_zts6mmstv223_o[47:0];

    // cond17_uid997_i_unnamed_k0_zts6mmstv223(BITSELECT,996)@48
    assign cond17_uid997_i_unnamed_k0_zts6mmstv223_in = $unsigned({{17{r0Sub17_uid994_i_unnamed_k0_zts6mmstv223_q[47]}}, r0Sub17_uid994_i_unnamed_k0_zts6mmstv223_q});
    assign cond17_uid997_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond17_uid997_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign17_uid998_i_unnamed_k0_zts6mmstv223(LOGICAL,997)@48
    assign opSign17_uid998_i_unnamed_k0_zts6mmstv223_q = cond17_uid997_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid996_i_unnamed_k0_zts6mmstv223_q;

    // q17_uid1004_i_unnamed_k0_zts6mmstv223(LOGICAL,1003)@48 + 1
    assign q17_uid1004_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign17_uid998_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q17_uid1004_i_unnamed_k0_zts6mmstv223_delay ( .xin(q17_uid1004_i_unnamed_k0_zts6mmstv223_qi), .xout(q17_uid1004_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist338_q17_uid1004_i_unnamed_k0_zts6mmstv223_q_18(DELAY,4359)
    dspba_delay_ver #( .width(1), .depth(17), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist338_q17_uid1004_i_unnamed_k0_zts6mmstv223_q_18 ( .xin(q17_uid1004_i_unnamed_k0_zts6mmstv223_q), .xout(redist338_q17_uid1004_i_unnamed_k0_zts6mmstv223_q_18_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist596_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_47(DELAY,4617)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist596_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_47_q <= '0;
        end
        else
        begin
            redist596_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_47_q <= $unsigned(redist595_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_46_q);
        end
    end

    // topBitsDOR16_uid1010_i_unnamed_k0_zts6mmstv223(BITSELECT,1009)@49
    assign topBitsDOR16_uid1010_i_unnamed_k0_zts6mmstv223_b = redist596_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_47_q[63:48];

    // topBitsDOR_uid1011_i_unnamed_k0_zts6mmstv223(LOGICAL,1010)@49
    assign topBitsDOR_uid1011_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR16_uid1010_i_unnamed_k0_zts6mmstv223_b != 16'b0000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow16_uid1007_i_unnamed_k0_zts6mmstv223(BITSELECT,1006)@49
    assign dSubChunkLow16_uid1007_i_unnamed_k0_zts6mmstv223_in = redist596_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_47_q[47:0];
    assign dSubChunkLow16_uid1007_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow16_uid1007_i_unnamed_k0_zts6mmstv223_in[47:0];

    // lshl17_uid999_i_unnamed_k0_zts6mmstv223(BITSELECT,998)@48
    assign lshl17_uid999_i_unnamed_k0_zts6mmstv223_in = lshl1_uid991_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl17_uid999_i_unnamed_k0_zts6mmstv223_b = lshl17_uid999_i_unnamed_k0_zts6mmstv223_in[63:0];

    // r0SubRangeLeft17_uid1000_i_unnamed_k0_zts6mmstv223(BITSELECT,999)@48
    assign r0SubRangeLeft17_uid1000_i_unnamed_k0_zts6mmstv223_in = r0Sub17_uid994_i_unnamed_k0_zts6mmstv223_q[46:0];
    assign r0SubRangeLeft17_uid1000_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft17_uid1000_i_unnamed_k0_zts6mmstv223_in[46:0];

    // rIteriMuxFirst17_uid1002_i_unnamed_k0_zts6mmstv223(BITJOIN,1001)@48
    assign rIteriMuxFirst17_uid1002_i_unnamed_k0_zts6mmstv223_q = {cstZ17_uid1001_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft17_uid1000_i_unnamed_k0_zts6mmstv223_b};

    // r17_uid1003_i_unnamed_k0_zts6mmstv223(MUX,1002)@48 + 1
    assign r17_uid1003_i_unnamed_k0_zts6mmstv223_s = opSign17_uid998_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r17_uid1003_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r17_uid1003_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r17_uid1003_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst17_uid1002_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r17_uid1003_i_unnamed_k0_zts6mmstv223_q <= lshl17_uid999_i_unnamed_k0_zts6mmstv223_b;
                default : r17_uid1003_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist170_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ww_47(DELAY,4191)
    dspba_delay_ver #( .width(1), .depth(47), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist170_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ww_47 ( .xin(x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ww), .xout(redist170_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ww_47_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1006_i_unnamed_k0_zts6mmstv223(BITJOIN,1005)@49
    assign lshl1_uid1006_i_unnamed_k0_zts6mmstv223_q = {r17_uid1003_i_unnamed_k0_zts6mmstv223_q, redist170_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_ww_47_q};

    // nSubChunkLow16_uid1008_i_unnamed_k0_zts6mmstv223(BITSELECT,1007)@49
    assign nSubChunkLow16_uid1008_i_unnamed_k0_zts6mmstv223_in = lshl1_uid1006_i_unnamed_k0_zts6mmstv223_q[47:0];
    assign nSubChunkLow16_uid1008_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow16_uid1008_i_unnamed_k0_zts6mmstv223_in[47:0];

    // r0Sub16_uid1009_i_unnamed_k0_zts6mmstv223(SUB,1008)@49
    assign r0Sub16_uid1009_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow16_uid1008_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub16_uid1009_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow16_uid1007_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub16_uid1009_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub16_uid1009_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub16_uid1009_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub16_uid1009_i_unnamed_k0_zts6mmstv223_q = r0Sub16_uid1009_i_unnamed_k0_zts6mmstv223_o[48:0];

    // cond16_uid1012_i_unnamed_k0_zts6mmstv223(BITSELECT,1011)@49
    assign cond16_uid1012_i_unnamed_k0_zts6mmstv223_in = $unsigned({{16{r0Sub16_uid1009_i_unnamed_k0_zts6mmstv223_q[48]}}, r0Sub16_uid1009_i_unnamed_k0_zts6mmstv223_q});
    assign cond16_uid1012_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond16_uid1012_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign16_uid1013_i_unnamed_k0_zts6mmstv223(LOGICAL,1012)@49
    assign opSign16_uid1013_i_unnamed_k0_zts6mmstv223_q = cond16_uid1012_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid1011_i_unnamed_k0_zts6mmstv223_q;

    // q16_uid1019_i_unnamed_k0_zts6mmstv223(LOGICAL,1018)@49 + 1
    assign q16_uid1019_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign16_uid1013_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q16_uid1019_i_unnamed_k0_zts6mmstv223_delay ( .xin(q16_uid1019_i_unnamed_k0_zts6mmstv223_qi), .xout(q16_uid1019_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist337_q16_uid1019_i_unnamed_k0_zts6mmstv223_q_17(DELAY,4358)
    dspba_delay_ver #( .width(1), .depth(16), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist337_q16_uid1019_i_unnamed_k0_zts6mmstv223_q_17 ( .xin(q16_uid1019_i_unnamed_k0_zts6mmstv223_q), .xout(redist337_q16_uid1019_i_unnamed_k0_zts6mmstv223_q_17_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist597_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_48(DELAY,4618)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist597_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_48_q <= '0;
        end
        else
        begin
            redist597_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_48_q <= $unsigned(redist596_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_47_q);
        end
    end

    // topBitsDOR15_uid1025_i_unnamed_k0_zts6mmstv223(BITSELECT,1024)@50
    assign topBitsDOR15_uid1025_i_unnamed_k0_zts6mmstv223_b = redist597_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_48_q[63:49];

    // topBitsDOR_uid1026_i_unnamed_k0_zts6mmstv223(LOGICAL,1025)@50
    assign topBitsDOR_uid1026_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR15_uid1025_i_unnamed_k0_zts6mmstv223_b != 15'b000000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow15_uid1022_i_unnamed_k0_zts6mmstv223(BITSELECT,1021)@50
    assign dSubChunkLow15_uid1022_i_unnamed_k0_zts6mmstv223_in = redist597_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_48_q[48:0];
    assign dSubChunkLow15_uid1022_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow15_uid1022_i_unnamed_k0_zts6mmstv223_in[48:0];

    // lshl16_uid1014_i_unnamed_k0_zts6mmstv223(BITSELECT,1013)@49
    assign lshl16_uid1014_i_unnamed_k0_zts6mmstv223_in = lshl1_uid1006_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl16_uid1014_i_unnamed_k0_zts6mmstv223_b = lshl16_uid1014_i_unnamed_k0_zts6mmstv223_in[63:0];

    // r0SubRangeLeft16_uid1015_i_unnamed_k0_zts6mmstv223(BITSELECT,1014)@49
    assign r0SubRangeLeft16_uid1015_i_unnamed_k0_zts6mmstv223_in = r0Sub16_uid1009_i_unnamed_k0_zts6mmstv223_q[47:0];
    assign r0SubRangeLeft16_uid1015_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft16_uid1015_i_unnamed_k0_zts6mmstv223_in[47:0];

    // rIteriMuxFirst16_uid1017_i_unnamed_k0_zts6mmstv223(BITJOIN,1016)@49
    assign rIteriMuxFirst16_uid1017_i_unnamed_k0_zts6mmstv223_q = {cstZ16_uid1016_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft16_uid1015_i_unnamed_k0_zts6mmstv223_b};

    // r16_uid1018_i_unnamed_k0_zts6mmstv223(MUX,1017)@49 + 1
    assign r16_uid1018_i_unnamed_k0_zts6mmstv223_s = opSign16_uid1013_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r16_uid1018_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r16_uid1018_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r16_uid1018_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst16_uid1017_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r16_uid1018_i_unnamed_k0_zts6mmstv223_q <= lshl16_uid1014_i_unnamed_k0_zts6mmstv223_b;
                default : r16_uid1018_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist171_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_xx_48(DELAY,4192)
    dspba_delay_ver #( .width(1), .depth(48), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist171_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_xx_48 ( .xin(x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_xx), .xout(redist171_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_xx_48_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1021_i_unnamed_k0_zts6mmstv223(BITJOIN,1020)@50
    assign lshl1_uid1021_i_unnamed_k0_zts6mmstv223_q = {r16_uid1018_i_unnamed_k0_zts6mmstv223_q, redist171_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_xx_48_q};

    // nSubChunkLow15_uid1023_i_unnamed_k0_zts6mmstv223(BITSELECT,1022)@50
    assign nSubChunkLow15_uid1023_i_unnamed_k0_zts6mmstv223_in = lshl1_uid1021_i_unnamed_k0_zts6mmstv223_q[48:0];
    assign nSubChunkLow15_uid1023_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow15_uid1023_i_unnamed_k0_zts6mmstv223_in[48:0];

    // r0Sub15_uid1024_i_unnamed_k0_zts6mmstv223(SUB,1023)@50
    assign r0Sub15_uid1024_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow15_uid1023_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub15_uid1024_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow15_uid1022_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub15_uid1024_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub15_uid1024_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub15_uid1024_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub15_uid1024_i_unnamed_k0_zts6mmstv223_q = r0Sub15_uid1024_i_unnamed_k0_zts6mmstv223_o[49:0];

    // cond15_uid1027_i_unnamed_k0_zts6mmstv223(BITSELECT,1026)@50
    assign cond15_uid1027_i_unnamed_k0_zts6mmstv223_in = $unsigned({{15{r0Sub15_uid1024_i_unnamed_k0_zts6mmstv223_q[49]}}, r0Sub15_uid1024_i_unnamed_k0_zts6mmstv223_q});
    assign cond15_uid1027_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond15_uid1027_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign15_uid1028_i_unnamed_k0_zts6mmstv223(LOGICAL,1027)@50
    assign opSign15_uid1028_i_unnamed_k0_zts6mmstv223_q = cond15_uid1027_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid1026_i_unnamed_k0_zts6mmstv223_q;

    // q15_uid1034_i_unnamed_k0_zts6mmstv223(LOGICAL,1033)@50 + 1
    assign q15_uid1034_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign15_uid1028_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q15_uid1034_i_unnamed_k0_zts6mmstv223_delay ( .xin(q15_uid1034_i_unnamed_k0_zts6mmstv223_qi), .xout(q15_uid1034_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist336_q15_uid1034_i_unnamed_k0_zts6mmstv223_q_16(DELAY,4357)
    dspba_delay_ver #( .width(1), .depth(15), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist336_q15_uid1034_i_unnamed_k0_zts6mmstv223_q_16 ( .xin(q15_uid1034_i_unnamed_k0_zts6mmstv223_q), .xout(redist336_q15_uid1034_i_unnamed_k0_zts6mmstv223_q_16_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist598_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_49(DELAY,4619)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist598_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_49_q <= '0;
        end
        else
        begin
            redist598_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_49_q <= $unsigned(redist597_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_48_q);
        end
    end

    // topBitsDOR14_uid1040_i_unnamed_k0_zts6mmstv223(BITSELECT,1039)@51
    assign topBitsDOR14_uid1040_i_unnamed_k0_zts6mmstv223_b = redist598_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_49_q[63:50];

    // topBitsDOR_uid1041_i_unnamed_k0_zts6mmstv223(LOGICAL,1040)@51
    assign topBitsDOR_uid1041_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR14_uid1040_i_unnamed_k0_zts6mmstv223_b != 14'b00000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow14_uid1037_i_unnamed_k0_zts6mmstv223(BITSELECT,1036)@51
    assign dSubChunkLow14_uid1037_i_unnamed_k0_zts6mmstv223_in = redist598_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_49_q[49:0];
    assign dSubChunkLow14_uid1037_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow14_uid1037_i_unnamed_k0_zts6mmstv223_in[49:0];

    // lshl15_uid1029_i_unnamed_k0_zts6mmstv223(BITSELECT,1028)@50
    assign lshl15_uid1029_i_unnamed_k0_zts6mmstv223_in = lshl1_uid1021_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl15_uid1029_i_unnamed_k0_zts6mmstv223_b = lshl15_uid1029_i_unnamed_k0_zts6mmstv223_in[63:0];

    // r0SubRangeLeft15_uid1030_i_unnamed_k0_zts6mmstv223(BITSELECT,1029)@50
    assign r0SubRangeLeft15_uid1030_i_unnamed_k0_zts6mmstv223_in = r0Sub15_uid1024_i_unnamed_k0_zts6mmstv223_q[48:0];
    assign r0SubRangeLeft15_uid1030_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft15_uid1030_i_unnamed_k0_zts6mmstv223_in[48:0];

    // rIteriMuxFirst15_uid1032_i_unnamed_k0_zts6mmstv223(BITJOIN,1031)@50
    assign rIteriMuxFirst15_uid1032_i_unnamed_k0_zts6mmstv223_q = {cstZ15_uid1031_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft15_uid1030_i_unnamed_k0_zts6mmstv223_b};

    // r15_uid1033_i_unnamed_k0_zts6mmstv223(MUX,1032)@50 + 1
    assign r15_uid1033_i_unnamed_k0_zts6mmstv223_s = opSign15_uid1028_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r15_uid1033_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r15_uid1033_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r15_uid1033_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst15_uid1032_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r15_uid1033_i_unnamed_k0_zts6mmstv223_q <= lshl15_uid1029_i_unnamed_k0_zts6mmstv223_b;
                default : r15_uid1033_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist172_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_yy_49(DELAY,4193)
    dspba_delay_ver #( .width(1), .depth(49), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist172_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_yy_49 ( .xin(x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_yy), .xout(redist172_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_yy_49_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1036_i_unnamed_k0_zts6mmstv223(BITJOIN,1035)@51
    assign lshl1_uid1036_i_unnamed_k0_zts6mmstv223_q = {r15_uid1033_i_unnamed_k0_zts6mmstv223_q, redist172_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_yy_49_q};

    // nSubChunkLow14_uid1038_i_unnamed_k0_zts6mmstv223(BITSELECT,1037)@51
    assign nSubChunkLow14_uid1038_i_unnamed_k0_zts6mmstv223_in = lshl1_uid1036_i_unnamed_k0_zts6mmstv223_q[49:0];
    assign nSubChunkLow14_uid1038_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow14_uid1038_i_unnamed_k0_zts6mmstv223_in[49:0];

    // r0Sub14_uid1039_i_unnamed_k0_zts6mmstv223(SUB,1038)@51
    assign r0Sub14_uid1039_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow14_uid1038_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub14_uid1039_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow14_uid1037_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub14_uid1039_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub14_uid1039_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub14_uid1039_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub14_uid1039_i_unnamed_k0_zts6mmstv223_q = r0Sub14_uid1039_i_unnamed_k0_zts6mmstv223_o[50:0];

    // cond14_uid1042_i_unnamed_k0_zts6mmstv223(BITSELECT,1041)@51
    assign cond14_uid1042_i_unnamed_k0_zts6mmstv223_in = $unsigned({{14{r0Sub14_uid1039_i_unnamed_k0_zts6mmstv223_q[50]}}, r0Sub14_uid1039_i_unnamed_k0_zts6mmstv223_q});
    assign cond14_uid1042_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond14_uid1042_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign14_uid1043_i_unnamed_k0_zts6mmstv223(LOGICAL,1042)@51
    assign opSign14_uid1043_i_unnamed_k0_zts6mmstv223_q = cond14_uid1042_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid1041_i_unnamed_k0_zts6mmstv223_q;

    // q14_uid1049_i_unnamed_k0_zts6mmstv223(LOGICAL,1048)@51 + 1
    assign q14_uid1049_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign14_uid1043_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q14_uid1049_i_unnamed_k0_zts6mmstv223_delay ( .xin(q14_uid1049_i_unnamed_k0_zts6mmstv223_qi), .xout(q14_uid1049_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist335_q14_uid1049_i_unnamed_k0_zts6mmstv223_q_15(DELAY,4356)
    dspba_delay_ver #( .width(1), .depth(14), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist335_q14_uid1049_i_unnamed_k0_zts6mmstv223_q_15 ( .xin(q14_uid1049_i_unnamed_k0_zts6mmstv223_q), .xout(redist335_q14_uid1049_i_unnamed_k0_zts6mmstv223_q_15_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist599_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_50(DELAY,4620)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist599_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_50_q <= '0;
        end
        else
        begin
            redist599_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_50_q <= $unsigned(redist598_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_49_q);
        end
    end

    // topBitsDOR13_uid1055_i_unnamed_k0_zts6mmstv223(BITSELECT,1054)@52
    assign topBitsDOR13_uid1055_i_unnamed_k0_zts6mmstv223_b = redist599_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_50_q[63:51];

    // topBitsDOR_uid1056_i_unnamed_k0_zts6mmstv223(LOGICAL,1055)@52
    assign topBitsDOR_uid1056_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR13_uid1055_i_unnamed_k0_zts6mmstv223_b != 13'b0000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow13_uid1052_i_unnamed_k0_zts6mmstv223(BITSELECT,1051)@52
    assign dSubChunkLow13_uid1052_i_unnamed_k0_zts6mmstv223_in = redist599_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_50_q[50:0];
    assign dSubChunkLow13_uid1052_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow13_uid1052_i_unnamed_k0_zts6mmstv223_in[50:0];

    // lshl14_uid1044_i_unnamed_k0_zts6mmstv223(BITSELECT,1043)@51
    assign lshl14_uid1044_i_unnamed_k0_zts6mmstv223_in = lshl1_uid1036_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl14_uid1044_i_unnamed_k0_zts6mmstv223_b = lshl14_uid1044_i_unnamed_k0_zts6mmstv223_in[63:0];

    // r0SubRangeLeft14_uid1045_i_unnamed_k0_zts6mmstv223(BITSELECT,1044)@51
    assign r0SubRangeLeft14_uid1045_i_unnamed_k0_zts6mmstv223_in = r0Sub14_uid1039_i_unnamed_k0_zts6mmstv223_q[49:0];
    assign r0SubRangeLeft14_uid1045_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft14_uid1045_i_unnamed_k0_zts6mmstv223_in[49:0];

    // rIteriMuxFirst14_uid1047_i_unnamed_k0_zts6mmstv223(BITJOIN,1046)@51
    assign rIteriMuxFirst14_uid1047_i_unnamed_k0_zts6mmstv223_q = {cstZ14_uid1046_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft14_uid1045_i_unnamed_k0_zts6mmstv223_b};

    // r14_uid1048_i_unnamed_k0_zts6mmstv223(MUX,1047)@51 + 1
    assign r14_uid1048_i_unnamed_k0_zts6mmstv223_s = opSign14_uid1043_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r14_uid1048_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r14_uid1048_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r14_uid1048_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst14_uid1047_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r14_uid1048_i_unnamed_k0_zts6mmstv223_q <= lshl14_uid1044_i_unnamed_k0_zts6mmstv223_b;
                default : r14_uid1048_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist173_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_zz_50(DELAY,4194)
    dspba_delay_ver #( .width(1), .depth(50), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist173_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_zz_50 ( .xin(x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_zz), .xout(redist173_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_zz_50_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1051_i_unnamed_k0_zts6mmstv223(BITJOIN,1050)@52
    assign lshl1_uid1051_i_unnamed_k0_zts6mmstv223_q = {r14_uid1048_i_unnamed_k0_zts6mmstv223_q, redist173_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_zz_50_q};

    // nSubChunkLow13_uid1053_i_unnamed_k0_zts6mmstv223(BITSELECT,1052)@52
    assign nSubChunkLow13_uid1053_i_unnamed_k0_zts6mmstv223_in = lshl1_uid1051_i_unnamed_k0_zts6mmstv223_q[50:0];
    assign nSubChunkLow13_uid1053_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow13_uid1053_i_unnamed_k0_zts6mmstv223_in[50:0];

    // r0Sub13_uid1054_i_unnamed_k0_zts6mmstv223(SUB,1053)@52
    assign r0Sub13_uid1054_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow13_uid1053_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub13_uid1054_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow13_uid1052_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub13_uid1054_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub13_uid1054_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub13_uid1054_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub13_uid1054_i_unnamed_k0_zts6mmstv223_q = r0Sub13_uid1054_i_unnamed_k0_zts6mmstv223_o[51:0];

    // cond13_uid1057_i_unnamed_k0_zts6mmstv223(BITSELECT,1056)@52
    assign cond13_uid1057_i_unnamed_k0_zts6mmstv223_in = $unsigned({{13{r0Sub13_uid1054_i_unnamed_k0_zts6mmstv223_q[51]}}, r0Sub13_uid1054_i_unnamed_k0_zts6mmstv223_q});
    assign cond13_uid1057_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond13_uid1057_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign13_uid1058_i_unnamed_k0_zts6mmstv223(LOGICAL,1057)@52
    assign opSign13_uid1058_i_unnamed_k0_zts6mmstv223_q = cond13_uid1057_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid1056_i_unnamed_k0_zts6mmstv223_q;

    // q13_uid1064_i_unnamed_k0_zts6mmstv223(LOGICAL,1063)@52 + 1
    assign q13_uid1064_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign13_uid1058_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q13_uid1064_i_unnamed_k0_zts6mmstv223_delay ( .xin(q13_uid1064_i_unnamed_k0_zts6mmstv223_qi), .xout(q13_uid1064_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist334_q13_uid1064_i_unnamed_k0_zts6mmstv223_q_14(DELAY,4355)
    dspba_delay_ver #( .width(1), .depth(13), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist334_q13_uid1064_i_unnamed_k0_zts6mmstv223_q_14 ( .xin(q13_uid1064_i_unnamed_k0_zts6mmstv223_q), .xout(redist334_q13_uid1064_i_unnamed_k0_zts6mmstv223_q_14_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist600_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_51(DELAY,4621)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist600_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_51_q <= '0;
        end
        else
        begin
            redist600_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_51_q <= $unsigned(redist599_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_50_q);
        end
    end

    // topBitsDOR12_uid1070_i_unnamed_k0_zts6mmstv223(BITSELECT,1069)@53
    assign topBitsDOR12_uid1070_i_unnamed_k0_zts6mmstv223_b = redist600_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_51_q[63:52];

    // topBitsDOR_uid1071_i_unnamed_k0_zts6mmstv223(LOGICAL,1070)@53
    assign topBitsDOR_uid1071_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR12_uid1070_i_unnamed_k0_zts6mmstv223_b != 12'b000000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow12_uid1067_i_unnamed_k0_zts6mmstv223(BITSELECT,1066)@53
    assign dSubChunkLow12_uid1067_i_unnamed_k0_zts6mmstv223_in = redist600_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_51_q[51:0];
    assign dSubChunkLow12_uid1067_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow12_uid1067_i_unnamed_k0_zts6mmstv223_in[51:0];

    // lshl13_uid1059_i_unnamed_k0_zts6mmstv223(BITSELECT,1058)@52
    assign lshl13_uid1059_i_unnamed_k0_zts6mmstv223_in = lshl1_uid1051_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl13_uid1059_i_unnamed_k0_zts6mmstv223_b = lshl13_uid1059_i_unnamed_k0_zts6mmstv223_in[63:0];

    // r0SubRangeLeft13_uid1060_i_unnamed_k0_zts6mmstv223(BITSELECT,1059)@52
    assign r0SubRangeLeft13_uid1060_i_unnamed_k0_zts6mmstv223_in = r0Sub13_uid1054_i_unnamed_k0_zts6mmstv223_q[50:0];
    assign r0SubRangeLeft13_uid1060_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft13_uid1060_i_unnamed_k0_zts6mmstv223_in[50:0];

    // rIteriMuxFirst13_uid1062_i_unnamed_k0_zts6mmstv223(BITJOIN,1061)@52
    assign rIteriMuxFirst13_uid1062_i_unnamed_k0_zts6mmstv223_q = {cstZ13_uid1061_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft13_uid1060_i_unnamed_k0_zts6mmstv223_b};

    // r13_uid1063_i_unnamed_k0_zts6mmstv223(MUX,1062)@52 + 1
    assign r13_uid1063_i_unnamed_k0_zts6mmstv223_s = opSign13_uid1058_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r13_uid1063_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r13_uid1063_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r13_uid1063_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst13_uid1062_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r13_uid1063_i_unnamed_k0_zts6mmstv223_q <= lshl13_uid1059_i_unnamed_k0_zts6mmstv223_b;
                default : r13_uid1063_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist174_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_1_51(DELAY,4195)
    dspba_delay_ver #( .width(1), .depth(51), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist174_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_1_51 ( .xin(x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_1), .xout(redist174_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_1_51_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1066_i_unnamed_k0_zts6mmstv223(BITJOIN,1065)@53
    assign lshl1_uid1066_i_unnamed_k0_zts6mmstv223_q = {r13_uid1063_i_unnamed_k0_zts6mmstv223_q, redist174_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_1_51_q};

    // nSubChunkLow12_uid1068_i_unnamed_k0_zts6mmstv223(BITSELECT,1067)@53
    assign nSubChunkLow12_uid1068_i_unnamed_k0_zts6mmstv223_in = lshl1_uid1066_i_unnamed_k0_zts6mmstv223_q[51:0];
    assign nSubChunkLow12_uid1068_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow12_uid1068_i_unnamed_k0_zts6mmstv223_in[51:0];

    // r0Sub12_uid1069_i_unnamed_k0_zts6mmstv223(SUB,1068)@53
    assign r0Sub12_uid1069_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow12_uid1068_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub12_uid1069_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow12_uid1067_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub12_uid1069_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub12_uid1069_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub12_uid1069_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub12_uid1069_i_unnamed_k0_zts6mmstv223_q = r0Sub12_uid1069_i_unnamed_k0_zts6mmstv223_o[52:0];

    // cond12_uid1072_i_unnamed_k0_zts6mmstv223(BITSELECT,1071)@53
    assign cond12_uid1072_i_unnamed_k0_zts6mmstv223_in = $unsigned({{12{r0Sub12_uid1069_i_unnamed_k0_zts6mmstv223_q[52]}}, r0Sub12_uid1069_i_unnamed_k0_zts6mmstv223_q});
    assign cond12_uid1072_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond12_uid1072_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign12_uid1073_i_unnamed_k0_zts6mmstv223(LOGICAL,1072)@53
    assign opSign12_uid1073_i_unnamed_k0_zts6mmstv223_q = cond12_uid1072_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid1071_i_unnamed_k0_zts6mmstv223_q;

    // q12_uid1079_i_unnamed_k0_zts6mmstv223(LOGICAL,1078)@53 + 1
    assign q12_uid1079_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign12_uid1073_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q12_uid1079_i_unnamed_k0_zts6mmstv223_delay ( .xin(q12_uid1079_i_unnamed_k0_zts6mmstv223_qi), .xout(q12_uid1079_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist333_q12_uid1079_i_unnamed_k0_zts6mmstv223_q_13(DELAY,4354)
    dspba_delay_ver #( .width(1), .depth(12), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist333_q12_uid1079_i_unnamed_k0_zts6mmstv223_q_13 ( .xin(q12_uid1079_i_unnamed_k0_zts6mmstv223_q), .xout(redist333_q12_uid1079_i_unnamed_k0_zts6mmstv223_q_13_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist601_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_52(DELAY,4622)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist601_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_52_q <= '0;
        end
        else
        begin
            redist601_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_52_q <= $unsigned(redist600_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_51_q);
        end
    end

    // topBitsDOR11_uid1085_i_unnamed_k0_zts6mmstv223(BITSELECT,1084)@54
    assign topBitsDOR11_uid1085_i_unnamed_k0_zts6mmstv223_b = redist601_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_52_q[63:53];

    // topBitsDOR_uid1086_i_unnamed_k0_zts6mmstv223(LOGICAL,1085)@54
    assign topBitsDOR_uid1086_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR11_uid1085_i_unnamed_k0_zts6mmstv223_b != 11'b00000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow11_uid1082_i_unnamed_k0_zts6mmstv223(BITSELECT,1081)@54
    assign dSubChunkLow11_uid1082_i_unnamed_k0_zts6mmstv223_in = redist601_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_52_q[52:0];
    assign dSubChunkLow11_uid1082_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow11_uid1082_i_unnamed_k0_zts6mmstv223_in[52:0];

    // lshl12_uid1074_i_unnamed_k0_zts6mmstv223(BITSELECT,1073)@53
    assign lshl12_uid1074_i_unnamed_k0_zts6mmstv223_in = lshl1_uid1066_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl12_uid1074_i_unnamed_k0_zts6mmstv223_b = lshl12_uid1074_i_unnamed_k0_zts6mmstv223_in[63:0];

    // r0SubRangeLeft12_uid1075_i_unnamed_k0_zts6mmstv223(BITSELECT,1074)@53
    assign r0SubRangeLeft12_uid1075_i_unnamed_k0_zts6mmstv223_in = r0Sub12_uid1069_i_unnamed_k0_zts6mmstv223_q[51:0];
    assign r0SubRangeLeft12_uid1075_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft12_uid1075_i_unnamed_k0_zts6mmstv223_in[51:0];

    // rIteriMuxFirst12_uid1077_i_unnamed_k0_zts6mmstv223(BITJOIN,1076)@53
    assign rIteriMuxFirst12_uid1077_i_unnamed_k0_zts6mmstv223_q = {cstZ12_uid1076_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft12_uid1075_i_unnamed_k0_zts6mmstv223_b};

    // r12_uid1078_i_unnamed_k0_zts6mmstv223(MUX,1077)@53 + 1
    assign r12_uid1078_i_unnamed_k0_zts6mmstv223_s = opSign12_uid1073_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r12_uid1078_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r12_uid1078_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r12_uid1078_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst12_uid1077_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r12_uid1078_i_unnamed_k0_zts6mmstv223_q <= lshl12_uid1074_i_unnamed_k0_zts6mmstv223_b;
                default : r12_uid1078_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist175_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_2_52(DELAY,4196)
    dspba_delay_ver #( .width(1), .depth(52), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist175_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_2_52 ( .xin(x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_2), .xout(redist175_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_2_52_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1081_i_unnamed_k0_zts6mmstv223(BITJOIN,1080)@54
    assign lshl1_uid1081_i_unnamed_k0_zts6mmstv223_q = {r12_uid1078_i_unnamed_k0_zts6mmstv223_q, redist175_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_2_52_q};

    // nSubChunkLow11_uid1083_i_unnamed_k0_zts6mmstv223(BITSELECT,1082)@54
    assign nSubChunkLow11_uid1083_i_unnamed_k0_zts6mmstv223_in = lshl1_uid1081_i_unnamed_k0_zts6mmstv223_q[52:0];
    assign nSubChunkLow11_uid1083_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow11_uid1083_i_unnamed_k0_zts6mmstv223_in[52:0];

    // r0Sub11_uid1084_i_unnamed_k0_zts6mmstv223(SUB,1083)@54
    assign r0Sub11_uid1084_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow11_uid1083_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub11_uid1084_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow11_uid1082_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub11_uid1084_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub11_uid1084_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub11_uid1084_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub11_uid1084_i_unnamed_k0_zts6mmstv223_q = r0Sub11_uid1084_i_unnamed_k0_zts6mmstv223_o[53:0];

    // cond11_uid1087_i_unnamed_k0_zts6mmstv223(BITSELECT,1086)@54
    assign cond11_uid1087_i_unnamed_k0_zts6mmstv223_in = $unsigned({{11{r0Sub11_uid1084_i_unnamed_k0_zts6mmstv223_q[53]}}, r0Sub11_uid1084_i_unnamed_k0_zts6mmstv223_q});
    assign cond11_uid1087_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond11_uid1087_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign11_uid1088_i_unnamed_k0_zts6mmstv223(LOGICAL,1087)@54
    assign opSign11_uid1088_i_unnamed_k0_zts6mmstv223_q = cond11_uid1087_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid1086_i_unnamed_k0_zts6mmstv223_q;

    // q11_uid1094_i_unnamed_k0_zts6mmstv223(LOGICAL,1093)@54 + 1
    assign q11_uid1094_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign11_uid1088_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q11_uid1094_i_unnamed_k0_zts6mmstv223_delay ( .xin(q11_uid1094_i_unnamed_k0_zts6mmstv223_qi), .xout(q11_uid1094_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist332_q11_uid1094_i_unnamed_k0_zts6mmstv223_q_12(DELAY,4353)
    dspba_delay_ver #( .width(1), .depth(11), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist332_q11_uid1094_i_unnamed_k0_zts6mmstv223_q_12 ( .xin(q11_uid1094_i_unnamed_k0_zts6mmstv223_q), .xout(redist332_q11_uid1094_i_unnamed_k0_zts6mmstv223_q_12_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist602_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_53(DELAY,4623)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist602_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_53_q <= '0;
        end
        else
        begin
            redist602_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_53_q <= $unsigned(redist601_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_52_q);
        end
    end

    // topBitsDOR10_uid1100_i_unnamed_k0_zts6mmstv223(BITSELECT,1099)@55
    assign topBitsDOR10_uid1100_i_unnamed_k0_zts6mmstv223_b = redist602_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_53_q[63:54];

    // topBitsDOR_uid1101_i_unnamed_k0_zts6mmstv223(LOGICAL,1100)@55
    assign topBitsDOR_uid1101_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR10_uid1100_i_unnamed_k0_zts6mmstv223_b != 10'b0000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow10_uid1097_i_unnamed_k0_zts6mmstv223(BITSELECT,1096)@55
    assign dSubChunkLow10_uid1097_i_unnamed_k0_zts6mmstv223_in = redist602_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_53_q[53:0];
    assign dSubChunkLow10_uid1097_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow10_uid1097_i_unnamed_k0_zts6mmstv223_in[53:0];

    // lshl11_uid1089_i_unnamed_k0_zts6mmstv223(BITSELECT,1088)@54
    assign lshl11_uid1089_i_unnamed_k0_zts6mmstv223_in = lshl1_uid1081_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl11_uid1089_i_unnamed_k0_zts6mmstv223_b = lshl11_uid1089_i_unnamed_k0_zts6mmstv223_in[63:0];

    // r0SubRangeLeft11_uid1090_i_unnamed_k0_zts6mmstv223(BITSELECT,1089)@54
    assign r0SubRangeLeft11_uid1090_i_unnamed_k0_zts6mmstv223_in = r0Sub11_uid1084_i_unnamed_k0_zts6mmstv223_q[52:0];
    assign r0SubRangeLeft11_uid1090_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft11_uid1090_i_unnamed_k0_zts6mmstv223_in[52:0];

    // rIteriMuxFirst11_uid1092_i_unnamed_k0_zts6mmstv223(BITJOIN,1091)@54
    assign rIteriMuxFirst11_uid1092_i_unnamed_k0_zts6mmstv223_q = {cstZ11_uid1091_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft11_uid1090_i_unnamed_k0_zts6mmstv223_b};

    // r11_uid1093_i_unnamed_k0_zts6mmstv223(MUX,1092)@54 + 1
    assign r11_uid1093_i_unnamed_k0_zts6mmstv223_s = opSign11_uid1088_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r11_uid1093_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r11_uid1093_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r11_uid1093_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst11_uid1092_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r11_uid1093_i_unnamed_k0_zts6mmstv223_q <= lshl11_uid1089_i_unnamed_k0_zts6mmstv223_b;
                default : r11_uid1093_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist176_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_3_53(DELAY,4197)
    dspba_delay_ver #( .width(1), .depth(53), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist176_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_3_53 ( .xin(x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_3), .xout(redist176_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_3_53_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1096_i_unnamed_k0_zts6mmstv223(BITJOIN,1095)@55
    assign lshl1_uid1096_i_unnamed_k0_zts6mmstv223_q = {r11_uid1093_i_unnamed_k0_zts6mmstv223_q, redist176_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_3_53_q};

    // nSubChunkLow10_uid1098_i_unnamed_k0_zts6mmstv223(BITSELECT,1097)@55
    assign nSubChunkLow10_uid1098_i_unnamed_k0_zts6mmstv223_in = lshl1_uid1096_i_unnamed_k0_zts6mmstv223_q[53:0];
    assign nSubChunkLow10_uid1098_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow10_uid1098_i_unnamed_k0_zts6mmstv223_in[53:0];

    // r0Sub10_uid1099_i_unnamed_k0_zts6mmstv223(SUB,1098)@55
    assign r0Sub10_uid1099_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow10_uid1098_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub10_uid1099_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow10_uid1097_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub10_uid1099_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub10_uid1099_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub10_uid1099_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub10_uid1099_i_unnamed_k0_zts6mmstv223_q = r0Sub10_uid1099_i_unnamed_k0_zts6mmstv223_o[54:0];

    // cond10_uid1102_i_unnamed_k0_zts6mmstv223(BITSELECT,1101)@55
    assign cond10_uid1102_i_unnamed_k0_zts6mmstv223_in = $unsigned({{10{r0Sub10_uid1099_i_unnamed_k0_zts6mmstv223_q[54]}}, r0Sub10_uid1099_i_unnamed_k0_zts6mmstv223_q});
    assign cond10_uid1102_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond10_uid1102_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign10_uid1103_i_unnamed_k0_zts6mmstv223(LOGICAL,1102)@55
    assign opSign10_uid1103_i_unnamed_k0_zts6mmstv223_q = cond10_uid1102_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid1101_i_unnamed_k0_zts6mmstv223_q;

    // q10_uid1109_i_unnamed_k0_zts6mmstv223(LOGICAL,1108)@55 + 1
    assign q10_uid1109_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign10_uid1103_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q10_uid1109_i_unnamed_k0_zts6mmstv223_delay ( .xin(q10_uid1109_i_unnamed_k0_zts6mmstv223_qi), .xout(q10_uid1109_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist331_q10_uid1109_i_unnamed_k0_zts6mmstv223_q_11(DELAY,4352)
    dspba_delay_ver #( .width(1), .depth(10), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist331_q10_uid1109_i_unnamed_k0_zts6mmstv223_q_11 ( .xin(q10_uid1109_i_unnamed_k0_zts6mmstv223_q), .xout(redist331_q10_uid1109_i_unnamed_k0_zts6mmstv223_q_11_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist603_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_54(DELAY,4624)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist603_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_54_q <= '0;
        end
        else
        begin
            redist603_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_54_q <= $unsigned(redist602_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_53_q);
        end
    end

    // topBitsDOR9_uid1115_i_unnamed_k0_zts6mmstv223(BITSELECT,1114)@56
    assign topBitsDOR9_uid1115_i_unnamed_k0_zts6mmstv223_b = redist603_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_54_q[63:55];

    // topBitsDOR_uid1116_i_unnamed_k0_zts6mmstv223(LOGICAL,1115)@56
    assign topBitsDOR_uid1116_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR9_uid1115_i_unnamed_k0_zts6mmstv223_b != 9'b000000000 ? 1'b1 : 1'b0);

    // dSubChunkLow9_uid1112_i_unnamed_k0_zts6mmstv223(BITSELECT,1111)@56
    assign dSubChunkLow9_uid1112_i_unnamed_k0_zts6mmstv223_in = redist603_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_54_q[54:0];
    assign dSubChunkLow9_uid1112_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow9_uid1112_i_unnamed_k0_zts6mmstv223_in[54:0];

    // lshl10_uid1104_i_unnamed_k0_zts6mmstv223(BITSELECT,1103)@55
    assign lshl10_uid1104_i_unnamed_k0_zts6mmstv223_in = lshl1_uid1096_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl10_uid1104_i_unnamed_k0_zts6mmstv223_b = lshl10_uid1104_i_unnamed_k0_zts6mmstv223_in[63:0];

    // r0SubRangeLeft10_uid1105_i_unnamed_k0_zts6mmstv223(BITSELECT,1104)@55
    assign r0SubRangeLeft10_uid1105_i_unnamed_k0_zts6mmstv223_in = r0Sub10_uid1099_i_unnamed_k0_zts6mmstv223_q[53:0];
    assign r0SubRangeLeft10_uid1105_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft10_uid1105_i_unnamed_k0_zts6mmstv223_in[53:0];

    // rIteriMuxFirst10_uid1107_i_unnamed_k0_zts6mmstv223(BITJOIN,1106)@55
    assign rIteriMuxFirst10_uid1107_i_unnamed_k0_zts6mmstv223_q = {i_llvm_fpga_sync_buffer_p1024f32_arg13_sync_buffer27_k0_zts6mmstv255_vt_const_9_q, r0SubRangeLeft10_uid1105_i_unnamed_k0_zts6mmstv223_b};

    // r10_uid1108_i_unnamed_k0_zts6mmstv223(MUX,1107)@55 + 1
    assign r10_uid1108_i_unnamed_k0_zts6mmstv223_s = opSign10_uid1103_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r10_uid1108_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r10_uid1108_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r10_uid1108_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst10_uid1107_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r10_uid1108_i_unnamed_k0_zts6mmstv223_q <= lshl10_uid1104_i_unnamed_k0_zts6mmstv223_b;
                default : r10_uid1108_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist177_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_4_54(DELAY,4198)
    dspba_delay_ver #( .width(1), .depth(54), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist177_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_4_54 ( .xin(x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_4), .xout(redist177_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_4_54_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1111_i_unnamed_k0_zts6mmstv223(BITJOIN,1110)@56
    assign lshl1_uid1111_i_unnamed_k0_zts6mmstv223_q = {r10_uid1108_i_unnamed_k0_zts6mmstv223_q, redist177_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_4_54_q};

    // nSubChunkLow9_uid1113_i_unnamed_k0_zts6mmstv223(BITSELECT,1112)@56
    assign nSubChunkLow9_uid1113_i_unnamed_k0_zts6mmstv223_in = lshl1_uid1111_i_unnamed_k0_zts6mmstv223_q[54:0];
    assign nSubChunkLow9_uid1113_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow9_uid1113_i_unnamed_k0_zts6mmstv223_in[54:0];

    // r0Sub9_uid1114_i_unnamed_k0_zts6mmstv223(SUB,1113)@56
    assign r0Sub9_uid1114_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow9_uid1113_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub9_uid1114_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow9_uid1112_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub9_uid1114_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub9_uid1114_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub9_uid1114_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub9_uid1114_i_unnamed_k0_zts6mmstv223_q = r0Sub9_uid1114_i_unnamed_k0_zts6mmstv223_o[55:0];

    // cond9_uid1117_i_unnamed_k0_zts6mmstv223(BITSELECT,1116)@56
    assign cond9_uid1117_i_unnamed_k0_zts6mmstv223_in = $unsigned({{9{r0Sub9_uid1114_i_unnamed_k0_zts6mmstv223_q[55]}}, r0Sub9_uid1114_i_unnamed_k0_zts6mmstv223_q});
    assign cond9_uid1117_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond9_uid1117_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign9_uid1118_i_unnamed_k0_zts6mmstv223(LOGICAL,1117)@56
    assign opSign9_uid1118_i_unnamed_k0_zts6mmstv223_q = cond9_uid1117_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid1116_i_unnamed_k0_zts6mmstv223_q;

    // q9_uid1124_i_unnamed_k0_zts6mmstv223(LOGICAL,1123)@56 + 1
    assign q9_uid1124_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign9_uid1118_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q9_uid1124_i_unnamed_k0_zts6mmstv223_delay ( .xin(q9_uid1124_i_unnamed_k0_zts6mmstv223_qi), .xout(q9_uid1124_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist330_q9_uid1124_i_unnamed_k0_zts6mmstv223_q_10(DELAY,4351)
    dspba_delay_ver #( .width(1), .depth(9), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist330_q9_uid1124_i_unnamed_k0_zts6mmstv223_q_10 ( .xin(q9_uid1124_i_unnamed_k0_zts6mmstv223_q), .xout(redist330_q9_uid1124_i_unnamed_k0_zts6mmstv223_q_10_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist604_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_55(DELAY,4625)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist604_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_55_q <= '0;
        end
        else
        begin
            redist604_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_55_q <= $unsigned(redist603_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_54_q);
        end
    end

    // topBitsDOR8_uid1130_i_unnamed_k0_zts6mmstv223(BITSELECT,1129)@57
    assign topBitsDOR8_uid1130_i_unnamed_k0_zts6mmstv223_b = redist604_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_55_q[63:56];

    // topBitsDOR_uid1131_i_unnamed_k0_zts6mmstv223(LOGICAL,1130)@57
    assign topBitsDOR_uid1131_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR8_uid1130_i_unnamed_k0_zts6mmstv223_b != 8'b00000000 ? 1'b1 : 1'b0);

    // dSubChunkLow8_uid1127_i_unnamed_k0_zts6mmstv223(BITSELECT,1126)@57
    assign dSubChunkLow8_uid1127_i_unnamed_k0_zts6mmstv223_in = redist604_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_55_q[55:0];
    assign dSubChunkLow8_uid1127_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow8_uid1127_i_unnamed_k0_zts6mmstv223_in[55:0];

    // lshl9_uid1119_i_unnamed_k0_zts6mmstv223(BITSELECT,1118)@56
    assign lshl9_uid1119_i_unnamed_k0_zts6mmstv223_in = lshl1_uid1111_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl9_uid1119_i_unnamed_k0_zts6mmstv223_b = lshl9_uid1119_i_unnamed_k0_zts6mmstv223_in[63:0];

    // r0SubRangeLeft9_uid1120_i_unnamed_k0_zts6mmstv223(BITSELECT,1119)@56
    assign r0SubRangeLeft9_uid1120_i_unnamed_k0_zts6mmstv223_in = r0Sub9_uid1114_i_unnamed_k0_zts6mmstv223_q[54:0];
    assign r0SubRangeLeft9_uid1120_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft9_uid1120_i_unnamed_k0_zts6mmstv223_in[54:0];

    // rIteriMuxFirst9_uid1122_i_unnamed_k0_zts6mmstv223(BITJOIN,1121)@56
    assign rIteriMuxFirst9_uid1122_i_unnamed_k0_zts6mmstv223_q = {cstZ9_uid1121_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft9_uid1120_i_unnamed_k0_zts6mmstv223_b};

    // r9_uid1123_i_unnamed_k0_zts6mmstv223(MUX,1122)@56 + 1
    assign r9_uid1123_i_unnamed_k0_zts6mmstv223_s = opSign9_uid1118_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r9_uid1123_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r9_uid1123_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r9_uid1123_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst9_uid1122_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r9_uid1123_i_unnamed_k0_zts6mmstv223_q <= lshl9_uid1119_i_unnamed_k0_zts6mmstv223_b;
                default : r9_uid1123_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist178_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_5_55(DELAY,4199)
    dspba_delay_ver #( .width(1), .depth(55), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist178_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_5_55 ( .xin(x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_5), .xout(redist178_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_5_55_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1126_i_unnamed_k0_zts6mmstv223(BITJOIN,1125)@57
    assign lshl1_uid1126_i_unnamed_k0_zts6mmstv223_q = {r9_uid1123_i_unnamed_k0_zts6mmstv223_q, redist178_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_5_55_q};

    // nSubChunkLow8_uid1128_i_unnamed_k0_zts6mmstv223(BITSELECT,1127)@57
    assign nSubChunkLow8_uid1128_i_unnamed_k0_zts6mmstv223_in = lshl1_uid1126_i_unnamed_k0_zts6mmstv223_q[55:0];
    assign nSubChunkLow8_uid1128_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow8_uid1128_i_unnamed_k0_zts6mmstv223_in[55:0];

    // r0Sub8_uid1129_i_unnamed_k0_zts6mmstv223(SUB,1128)@57
    assign r0Sub8_uid1129_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow8_uid1128_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub8_uid1129_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow8_uid1127_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub8_uid1129_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub8_uid1129_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub8_uid1129_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub8_uid1129_i_unnamed_k0_zts6mmstv223_q = r0Sub8_uid1129_i_unnamed_k0_zts6mmstv223_o[56:0];

    // cond8_uid1132_i_unnamed_k0_zts6mmstv223(BITSELECT,1131)@57
    assign cond8_uid1132_i_unnamed_k0_zts6mmstv223_in = $unsigned({{8{r0Sub8_uid1129_i_unnamed_k0_zts6mmstv223_q[56]}}, r0Sub8_uid1129_i_unnamed_k0_zts6mmstv223_q});
    assign cond8_uid1132_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond8_uid1132_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign8_uid1133_i_unnamed_k0_zts6mmstv223(LOGICAL,1132)@57
    assign opSign8_uid1133_i_unnamed_k0_zts6mmstv223_q = cond8_uid1132_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid1131_i_unnamed_k0_zts6mmstv223_q;

    // q8_uid1139_i_unnamed_k0_zts6mmstv223(LOGICAL,1138)@57 + 1
    assign q8_uid1139_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign8_uid1133_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q8_uid1139_i_unnamed_k0_zts6mmstv223_delay ( .xin(q8_uid1139_i_unnamed_k0_zts6mmstv223_qi), .xout(q8_uid1139_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist329_q8_uid1139_i_unnamed_k0_zts6mmstv223_q_9(DELAY,4350)
    dspba_delay_ver #( .width(1), .depth(8), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist329_q8_uid1139_i_unnamed_k0_zts6mmstv223_q_9 ( .xin(q8_uid1139_i_unnamed_k0_zts6mmstv223_q), .xout(redist329_q8_uid1139_i_unnamed_k0_zts6mmstv223_q_9_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist605_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_56(DELAY,4626)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist605_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_56_q <= '0;
        end
        else
        begin
            redist605_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_56_q <= $unsigned(redist604_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_55_q);
        end
    end

    // topBitsDOR7_uid1145_i_unnamed_k0_zts6mmstv223(BITSELECT,1144)@58
    assign topBitsDOR7_uid1145_i_unnamed_k0_zts6mmstv223_b = redist605_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_56_q[63:57];

    // topBitsDOR_uid1146_i_unnamed_k0_zts6mmstv223(LOGICAL,1145)@58
    assign topBitsDOR_uid1146_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR7_uid1145_i_unnamed_k0_zts6mmstv223_b != 7'b0000000 ? 1'b1 : 1'b0);

    // dSubChunkLow7_uid1142_i_unnamed_k0_zts6mmstv223(BITSELECT,1141)@58
    assign dSubChunkLow7_uid1142_i_unnamed_k0_zts6mmstv223_in = redist605_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_56_q[56:0];
    assign dSubChunkLow7_uid1142_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow7_uid1142_i_unnamed_k0_zts6mmstv223_in[56:0];

    // lshl8_uid1134_i_unnamed_k0_zts6mmstv223(BITSELECT,1133)@57
    assign lshl8_uid1134_i_unnamed_k0_zts6mmstv223_in = lshl1_uid1126_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl8_uid1134_i_unnamed_k0_zts6mmstv223_b = lshl8_uid1134_i_unnamed_k0_zts6mmstv223_in[63:0];

    // r0SubRangeLeft8_uid1135_i_unnamed_k0_zts6mmstv223(BITSELECT,1134)@57
    assign r0SubRangeLeft8_uid1135_i_unnamed_k0_zts6mmstv223_in = r0Sub8_uid1129_i_unnamed_k0_zts6mmstv223_q[55:0];
    assign r0SubRangeLeft8_uid1135_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft8_uid1135_i_unnamed_k0_zts6mmstv223_in[55:0];

    // rIteriMuxFirst8_uid1137_i_unnamed_k0_zts6mmstv223(BITJOIN,1136)@57
    assign rIteriMuxFirst8_uid1137_i_unnamed_k0_zts6mmstv223_q = {cstZ8_uid1136_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft8_uid1135_i_unnamed_k0_zts6mmstv223_b};

    // r8_uid1138_i_unnamed_k0_zts6mmstv223(MUX,1137)@57 + 1
    assign r8_uid1138_i_unnamed_k0_zts6mmstv223_s = opSign8_uid1133_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r8_uid1138_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r8_uid1138_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r8_uid1138_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst8_uid1137_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r8_uid1138_i_unnamed_k0_zts6mmstv223_q <= lshl8_uid1134_i_unnamed_k0_zts6mmstv223_b;
                default : r8_uid1138_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist179_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_6_56(DELAY,4200)
    dspba_delay_ver #( .width(1), .depth(56), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist179_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_6_56 ( .xin(x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_6), .xout(redist179_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_6_56_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1141_i_unnamed_k0_zts6mmstv223(BITJOIN,1140)@58
    assign lshl1_uid1141_i_unnamed_k0_zts6mmstv223_q = {r8_uid1138_i_unnamed_k0_zts6mmstv223_q, redist179_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_6_56_q};

    // nSubChunkLow7_uid1143_i_unnamed_k0_zts6mmstv223(BITSELECT,1142)@58
    assign nSubChunkLow7_uid1143_i_unnamed_k0_zts6mmstv223_in = lshl1_uid1141_i_unnamed_k0_zts6mmstv223_q[56:0];
    assign nSubChunkLow7_uid1143_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow7_uid1143_i_unnamed_k0_zts6mmstv223_in[56:0];

    // r0Sub7_uid1144_i_unnamed_k0_zts6mmstv223(SUB,1143)@58
    assign r0Sub7_uid1144_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow7_uid1143_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub7_uid1144_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow7_uid1142_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub7_uid1144_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub7_uid1144_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub7_uid1144_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub7_uid1144_i_unnamed_k0_zts6mmstv223_q = r0Sub7_uid1144_i_unnamed_k0_zts6mmstv223_o[57:0];

    // cond7_uid1147_i_unnamed_k0_zts6mmstv223(BITSELECT,1146)@58
    assign cond7_uid1147_i_unnamed_k0_zts6mmstv223_in = $unsigned({{7{r0Sub7_uid1144_i_unnamed_k0_zts6mmstv223_q[57]}}, r0Sub7_uid1144_i_unnamed_k0_zts6mmstv223_q});
    assign cond7_uid1147_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond7_uid1147_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign7_uid1148_i_unnamed_k0_zts6mmstv223(LOGICAL,1147)@58
    assign opSign7_uid1148_i_unnamed_k0_zts6mmstv223_q = cond7_uid1147_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid1146_i_unnamed_k0_zts6mmstv223_q;

    // q7_uid1154_i_unnamed_k0_zts6mmstv223(LOGICAL,1153)@58 + 1
    assign q7_uid1154_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign7_uid1148_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q7_uid1154_i_unnamed_k0_zts6mmstv223_delay ( .xin(q7_uid1154_i_unnamed_k0_zts6mmstv223_qi), .xout(q7_uid1154_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist328_q7_uid1154_i_unnamed_k0_zts6mmstv223_q_8(DELAY,4349)
    dspba_delay_ver #( .width(1), .depth(7), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist328_q7_uid1154_i_unnamed_k0_zts6mmstv223_q_8 ( .xin(q7_uid1154_i_unnamed_k0_zts6mmstv223_q), .xout(redist328_q7_uid1154_i_unnamed_k0_zts6mmstv223_q_8_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist606_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_57(DELAY,4627)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist606_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_57_q <= '0;
        end
        else
        begin
            redist606_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_57_q <= $unsigned(redist605_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_56_q);
        end
    end

    // topBitsDOR6_uid1160_i_unnamed_k0_zts6mmstv223(BITSELECT,1159)@59
    assign topBitsDOR6_uid1160_i_unnamed_k0_zts6mmstv223_b = redist606_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_57_q[63:58];

    // topBitsDOR_uid1161_i_unnamed_k0_zts6mmstv223(LOGICAL,1160)@59
    assign topBitsDOR_uid1161_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR6_uid1160_i_unnamed_k0_zts6mmstv223_b != 6'b000000 ? 1'b1 : 1'b0);

    // dSubChunkLow6_uid1157_i_unnamed_k0_zts6mmstv223(BITSELECT,1156)@59
    assign dSubChunkLow6_uid1157_i_unnamed_k0_zts6mmstv223_in = redist606_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_57_q[57:0];
    assign dSubChunkLow6_uid1157_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow6_uid1157_i_unnamed_k0_zts6mmstv223_in[57:0];

    // lshl7_uid1149_i_unnamed_k0_zts6mmstv223(BITSELECT,1148)@58
    assign lshl7_uid1149_i_unnamed_k0_zts6mmstv223_in = lshl1_uid1141_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl7_uid1149_i_unnamed_k0_zts6mmstv223_b = lshl7_uid1149_i_unnamed_k0_zts6mmstv223_in[63:0];

    // r0SubRangeLeft7_uid1150_i_unnamed_k0_zts6mmstv223(BITSELECT,1149)@58
    assign r0SubRangeLeft7_uid1150_i_unnamed_k0_zts6mmstv223_in = r0Sub7_uid1144_i_unnamed_k0_zts6mmstv223_q[56:0];
    assign r0SubRangeLeft7_uid1150_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft7_uid1150_i_unnamed_k0_zts6mmstv223_in[56:0];

    // rIteriMuxFirst7_uid1152_i_unnamed_k0_zts6mmstv223(BITJOIN,1151)@58
    assign rIteriMuxFirst7_uid1152_i_unnamed_k0_zts6mmstv223_q = {cstZ7_uid1151_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft7_uid1150_i_unnamed_k0_zts6mmstv223_b};

    // r7_uid1153_i_unnamed_k0_zts6mmstv223(MUX,1152)@58 + 1
    assign r7_uid1153_i_unnamed_k0_zts6mmstv223_s = opSign7_uid1148_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r7_uid1153_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r7_uid1153_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r7_uid1153_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst7_uid1152_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r7_uid1153_i_unnamed_k0_zts6mmstv223_q <= lshl7_uid1149_i_unnamed_k0_zts6mmstv223_b;
                default : r7_uid1153_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist180_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_7_57(DELAY,4201)
    dspba_delay_ver #( .width(1), .depth(57), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist180_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_7_57 ( .xin(x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_7), .xout(redist180_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_7_57_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1156_i_unnamed_k0_zts6mmstv223(BITJOIN,1155)@59
    assign lshl1_uid1156_i_unnamed_k0_zts6mmstv223_q = {r7_uid1153_i_unnamed_k0_zts6mmstv223_q, redist180_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_7_57_q};

    // nSubChunkLow6_uid1158_i_unnamed_k0_zts6mmstv223(BITSELECT,1157)@59
    assign nSubChunkLow6_uid1158_i_unnamed_k0_zts6mmstv223_in = lshl1_uid1156_i_unnamed_k0_zts6mmstv223_q[57:0];
    assign nSubChunkLow6_uid1158_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow6_uid1158_i_unnamed_k0_zts6mmstv223_in[57:0];

    // r0Sub6_uid1159_i_unnamed_k0_zts6mmstv223(SUB,1158)@59
    assign r0Sub6_uid1159_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow6_uid1158_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub6_uid1159_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow6_uid1157_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub6_uid1159_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub6_uid1159_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub6_uid1159_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub6_uid1159_i_unnamed_k0_zts6mmstv223_q = r0Sub6_uid1159_i_unnamed_k0_zts6mmstv223_o[58:0];

    // cond6_uid1162_i_unnamed_k0_zts6mmstv223(BITSELECT,1161)@59
    assign cond6_uid1162_i_unnamed_k0_zts6mmstv223_in = $unsigned({{6{r0Sub6_uid1159_i_unnamed_k0_zts6mmstv223_q[58]}}, r0Sub6_uid1159_i_unnamed_k0_zts6mmstv223_q});
    assign cond6_uid1162_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond6_uid1162_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign6_uid1163_i_unnamed_k0_zts6mmstv223(LOGICAL,1162)@59
    assign opSign6_uid1163_i_unnamed_k0_zts6mmstv223_q = cond6_uid1162_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid1161_i_unnamed_k0_zts6mmstv223_q;

    // q6_uid1169_i_unnamed_k0_zts6mmstv223(LOGICAL,1168)@59 + 1
    assign q6_uid1169_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign6_uid1163_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q6_uid1169_i_unnamed_k0_zts6mmstv223_delay ( .xin(q6_uid1169_i_unnamed_k0_zts6mmstv223_qi), .xout(q6_uid1169_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist327_q6_uid1169_i_unnamed_k0_zts6mmstv223_q_7(DELAY,4348)
    dspba_delay_ver #( .width(1), .depth(6), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist327_q6_uid1169_i_unnamed_k0_zts6mmstv223_q_7 ( .xin(q6_uid1169_i_unnamed_k0_zts6mmstv223_q), .xout(redist327_q6_uid1169_i_unnamed_k0_zts6mmstv223_q_7_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist607_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_58(DELAY,4628)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist607_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_58_q <= '0;
        end
        else
        begin
            redist607_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_58_q <= $unsigned(redist606_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_57_q);
        end
    end

    // topBitsDOR5_uid1175_i_unnamed_k0_zts6mmstv223(BITSELECT,1174)@60
    assign topBitsDOR5_uid1175_i_unnamed_k0_zts6mmstv223_b = redist607_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_58_q[63:59];

    // topBitsDOR_uid1176_i_unnamed_k0_zts6mmstv223(LOGICAL,1175)@60
    assign topBitsDOR_uid1176_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR5_uid1175_i_unnamed_k0_zts6mmstv223_b != 5'b00000 ? 1'b1 : 1'b0);

    // dSubChunkLow5_uid1172_i_unnamed_k0_zts6mmstv223(BITSELECT,1171)@60
    assign dSubChunkLow5_uid1172_i_unnamed_k0_zts6mmstv223_in = redist607_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_58_q[58:0];
    assign dSubChunkLow5_uid1172_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow5_uid1172_i_unnamed_k0_zts6mmstv223_in[58:0];

    // lshl6_uid1164_i_unnamed_k0_zts6mmstv223(BITSELECT,1163)@59
    assign lshl6_uid1164_i_unnamed_k0_zts6mmstv223_in = lshl1_uid1156_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl6_uid1164_i_unnamed_k0_zts6mmstv223_b = lshl6_uid1164_i_unnamed_k0_zts6mmstv223_in[63:0];

    // r0SubRangeLeft6_uid1165_i_unnamed_k0_zts6mmstv223(BITSELECT,1164)@59
    assign r0SubRangeLeft6_uid1165_i_unnamed_k0_zts6mmstv223_in = r0Sub6_uid1159_i_unnamed_k0_zts6mmstv223_q[57:0];
    assign r0SubRangeLeft6_uid1165_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft6_uid1165_i_unnamed_k0_zts6mmstv223_in[57:0];

    // rIteriMuxFirst6_uid1167_i_unnamed_k0_zts6mmstv223(BITJOIN,1166)@59
    assign rIteriMuxFirst6_uid1167_i_unnamed_k0_zts6mmstv223_q = {cstZ6_uid1166_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft6_uid1165_i_unnamed_k0_zts6mmstv223_b};

    // r6_uid1168_i_unnamed_k0_zts6mmstv223(MUX,1167)@59 + 1
    assign r6_uid1168_i_unnamed_k0_zts6mmstv223_s = opSign6_uid1163_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r6_uid1168_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r6_uid1168_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r6_uid1168_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst6_uid1167_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r6_uid1168_i_unnamed_k0_zts6mmstv223_q <= lshl6_uid1164_i_unnamed_k0_zts6mmstv223_b;
                default : r6_uid1168_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist181_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_8_58(DELAY,4202)
    dspba_delay_ver #( .width(1), .depth(58), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist181_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_8_58 ( .xin(x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_8), .xout(redist181_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_8_58_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1171_i_unnamed_k0_zts6mmstv223(BITJOIN,1170)@60
    assign lshl1_uid1171_i_unnamed_k0_zts6mmstv223_q = {r6_uid1168_i_unnamed_k0_zts6mmstv223_q, redist181_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_8_58_q};

    // nSubChunkLow5_uid1173_i_unnamed_k0_zts6mmstv223(BITSELECT,1172)@60
    assign nSubChunkLow5_uid1173_i_unnamed_k0_zts6mmstv223_in = lshl1_uid1171_i_unnamed_k0_zts6mmstv223_q[58:0];
    assign nSubChunkLow5_uid1173_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow5_uid1173_i_unnamed_k0_zts6mmstv223_in[58:0];

    // r0Sub5_uid1174_i_unnamed_k0_zts6mmstv223(SUB,1173)@60
    assign r0Sub5_uid1174_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow5_uid1173_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub5_uid1174_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow5_uid1172_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub5_uid1174_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub5_uid1174_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub5_uid1174_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub5_uid1174_i_unnamed_k0_zts6mmstv223_q = r0Sub5_uid1174_i_unnamed_k0_zts6mmstv223_o[59:0];

    // cond5_uid1177_i_unnamed_k0_zts6mmstv223(BITSELECT,1176)@60
    assign cond5_uid1177_i_unnamed_k0_zts6mmstv223_in = $unsigned({{5{r0Sub5_uid1174_i_unnamed_k0_zts6mmstv223_q[59]}}, r0Sub5_uid1174_i_unnamed_k0_zts6mmstv223_q});
    assign cond5_uid1177_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond5_uid1177_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign5_uid1178_i_unnamed_k0_zts6mmstv223(LOGICAL,1177)@60
    assign opSign5_uid1178_i_unnamed_k0_zts6mmstv223_q = cond5_uid1177_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid1176_i_unnamed_k0_zts6mmstv223_q;

    // q5_uid1184_i_unnamed_k0_zts6mmstv223(LOGICAL,1183)@60 + 1
    assign q5_uid1184_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign5_uid1178_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q5_uid1184_i_unnamed_k0_zts6mmstv223_delay ( .xin(q5_uid1184_i_unnamed_k0_zts6mmstv223_qi), .xout(q5_uid1184_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist326_q5_uid1184_i_unnamed_k0_zts6mmstv223_q_6(DELAY,4347)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist326_q5_uid1184_i_unnamed_k0_zts6mmstv223_q_6_delay_0 <= '0;
            redist326_q5_uid1184_i_unnamed_k0_zts6mmstv223_q_6_delay_1 <= '0;
            redist326_q5_uid1184_i_unnamed_k0_zts6mmstv223_q_6_delay_2 <= '0;
            redist326_q5_uid1184_i_unnamed_k0_zts6mmstv223_q_6_delay_3 <= '0;
            redist326_q5_uid1184_i_unnamed_k0_zts6mmstv223_q_6_q <= '0;
        end
        else
        begin
            redist326_q5_uid1184_i_unnamed_k0_zts6mmstv223_q_6_delay_0 <= $unsigned(q5_uid1184_i_unnamed_k0_zts6mmstv223_q);
            redist326_q5_uid1184_i_unnamed_k0_zts6mmstv223_q_6_delay_1 <= redist326_q5_uid1184_i_unnamed_k0_zts6mmstv223_q_6_delay_0;
            redist326_q5_uid1184_i_unnamed_k0_zts6mmstv223_q_6_delay_2 <= redist326_q5_uid1184_i_unnamed_k0_zts6mmstv223_q_6_delay_1;
            redist326_q5_uid1184_i_unnamed_k0_zts6mmstv223_q_6_delay_3 <= redist326_q5_uid1184_i_unnamed_k0_zts6mmstv223_q_6_delay_2;
            redist326_q5_uid1184_i_unnamed_k0_zts6mmstv223_q_6_q <= redist326_q5_uid1184_i_unnamed_k0_zts6mmstv223_q_6_delay_3;
        end
    end

    // redist608_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_59(DELAY,4629)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist608_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_59_q <= '0;
        end
        else
        begin
            redist608_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_59_q <= $unsigned(redist607_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_58_q);
        end
    end

    // topBitsDOR4_uid1190_i_unnamed_k0_zts6mmstv223(BITSELECT,1189)@61
    assign topBitsDOR4_uid1190_i_unnamed_k0_zts6mmstv223_b = redist608_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_59_q[63:60];

    // topBitsDOR_uid1191_i_unnamed_k0_zts6mmstv223(LOGICAL,1190)@61
    assign topBitsDOR_uid1191_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR4_uid1190_i_unnamed_k0_zts6mmstv223_b != 4'b0000 ? 1'b1 : 1'b0);

    // dSubChunkLow4_uid1187_i_unnamed_k0_zts6mmstv223(BITSELECT,1186)@61
    assign dSubChunkLow4_uid1187_i_unnamed_k0_zts6mmstv223_in = redist608_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_59_q[59:0];
    assign dSubChunkLow4_uid1187_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow4_uid1187_i_unnamed_k0_zts6mmstv223_in[59:0];

    // lshl5_uid1179_i_unnamed_k0_zts6mmstv223(BITSELECT,1178)@60
    assign lshl5_uid1179_i_unnamed_k0_zts6mmstv223_in = lshl1_uid1171_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl5_uid1179_i_unnamed_k0_zts6mmstv223_b = lshl5_uid1179_i_unnamed_k0_zts6mmstv223_in[63:0];

    // r0SubRangeLeft5_uid1180_i_unnamed_k0_zts6mmstv223(BITSELECT,1179)@60
    assign r0SubRangeLeft5_uid1180_i_unnamed_k0_zts6mmstv223_in = r0Sub5_uid1174_i_unnamed_k0_zts6mmstv223_q[58:0];
    assign r0SubRangeLeft5_uid1180_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft5_uid1180_i_unnamed_k0_zts6mmstv223_in[58:0];

    // rIteriMuxFirst5_uid1182_i_unnamed_k0_zts6mmstv223(BITJOIN,1181)@60
    assign rIteriMuxFirst5_uid1182_i_unnamed_k0_zts6mmstv223_q = {cstZ5_uid1181_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft5_uid1180_i_unnamed_k0_zts6mmstv223_b};

    // r5_uid1183_i_unnamed_k0_zts6mmstv223(MUX,1182)@60 + 1
    assign r5_uid1183_i_unnamed_k0_zts6mmstv223_s = opSign5_uid1178_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r5_uid1183_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r5_uid1183_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r5_uid1183_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst5_uid1182_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r5_uid1183_i_unnamed_k0_zts6mmstv223_q <= lshl5_uid1179_i_unnamed_k0_zts6mmstv223_b;
                default : r5_uid1183_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist182_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_9_59(DELAY,4203)
    dspba_delay_ver #( .width(1), .depth(59), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist182_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_9_59 ( .xin(x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_9), .xout(redist182_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_9_59_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1186_i_unnamed_k0_zts6mmstv223(BITJOIN,1185)@61
    assign lshl1_uid1186_i_unnamed_k0_zts6mmstv223_q = {r5_uid1183_i_unnamed_k0_zts6mmstv223_q, redist182_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_9_59_q};

    // nSubChunkLow4_uid1188_i_unnamed_k0_zts6mmstv223(BITSELECT,1187)@61
    assign nSubChunkLow4_uid1188_i_unnamed_k0_zts6mmstv223_in = lshl1_uid1186_i_unnamed_k0_zts6mmstv223_q[59:0];
    assign nSubChunkLow4_uid1188_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow4_uid1188_i_unnamed_k0_zts6mmstv223_in[59:0];

    // r0Sub4_uid1189_i_unnamed_k0_zts6mmstv223(SUB,1188)@61
    assign r0Sub4_uid1189_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow4_uid1188_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub4_uid1189_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow4_uid1187_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub4_uid1189_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub4_uid1189_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub4_uid1189_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub4_uid1189_i_unnamed_k0_zts6mmstv223_q = r0Sub4_uid1189_i_unnamed_k0_zts6mmstv223_o[60:0];

    // cond4_uid1192_i_unnamed_k0_zts6mmstv223(BITSELECT,1191)@61
    assign cond4_uid1192_i_unnamed_k0_zts6mmstv223_in = $unsigned({{4{r0Sub4_uid1189_i_unnamed_k0_zts6mmstv223_q[60]}}, r0Sub4_uid1189_i_unnamed_k0_zts6mmstv223_q});
    assign cond4_uid1192_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond4_uid1192_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign4_uid1193_i_unnamed_k0_zts6mmstv223(LOGICAL,1192)@61
    assign opSign4_uid1193_i_unnamed_k0_zts6mmstv223_q = cond4_uid1192_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid1191_i_unnamed_k0_zts6mmstv223_q;

    // q4_uid1199_i_unnamed_k0_zts6mmstv223(LOGICAL,1198)@61 + 1
    assign q4_uid1199_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign4_uid1193_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q4_uid1199_i_unnamed_k0_zts6mmstv223_delay ( .xin(q4_uid1199_i_unnamed_k0_zts6mmstv223_qi), .xout(q4_uid1199_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist325_q4_uid1199_i_unnamed_k0_zts6mmstv223_q_5(DELAY,4346)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist325_q4_uid1199_i_unnamed_k0_zts6mmstv223_q_5_delay_0 <= '0;
            redist325_q4_uid1199_i_unnamed_k0_zts6mmstv223_q_5_delay_1 <= '0;
            redist325_q4_uid1199_i_unnamed_k0_zts6mmstv223_q_5_delay_2 <= '0;
            redist325_q4_uid1199_i_unnamed_k0_zts6mmstv223_q_5_q <= '0;
        end
        else
        begin
            redist325_q4_uid1199_i_unnamed_k0_zts6mmstv223_q_5_delay_0 <= $unsigned(q4_uid1199_i_unnamed_k0_zts6mmstv223_q);
            redist325_q4_uid1199_i_unnamed_k0_zts6mmstv223_q_5_delay_1 <= redist325_q4_uid1199_i_unnamed_k0_zts6mmstv223_q_5_delay_0;
            redist325_q4_uid1199_i_unnamed_k0_zts6mmstv223_q_5_delay_2 <= redist325_q4_uid1199_i_unnamed_k0_zts6mmstv223_q_5_delay_1;
            redist325_q4_uid1199_i_unnamed_k0_zts6mmstv223_q_5_q <= redist325_q4_uid1199_i_unnamed_k0_zts6mmstv223_q_5_delay_2;
        end
    end

    // redist609_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_60(DELAY,4630)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist609_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_60_q <= '0;
        end
        else
        begin
            redist609_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_60_q <= $unsigned(redist608_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_59_q);
        end
    end

    // topBitsDOR3_uid1205_i_unnamed_k0_zts6mmstv223(BITSELECT,1204)@62
    assign topBitsDOR3_uid1205_i_unnamed_k0_zts6mmstv223_b = redist609_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_60_q[63:61];

    // topBitsDOR_uid1206_i_unnamed_k0_zts6mmstv223(LOGICAL,1205)@62
    assign topBitsDOR_uid1206_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR3_uid1205_i_unnamed_k0_zts6mmstv223_b != 3'b000 ? 1'b1 : 1'b0);

    // dSubChunkLow3_uid1202_i_unnamed_k0_zts6mmstv223(BITSELECT,1201)@62
    assign dSubChunkLow3_uid1202_i_unnamed_k0_zts6mmstv223_in = redist609_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_60_q[60:0];
    assign dSubChunkLow3_uid1202_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow3_uid1202_i_unnamed_k0_zts6mmstv223_in[60:0];

    // lshl4_uid1194_i_unnamed_k0_zts6mmstv223(BITSELECT,1193)@61
    assign lshl4_uid1194_i_unnamed_k0_zts6mmstv223_in = lshl1_uid1186_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl4_uid1194_i_unnamed_k0_zts6mmstv223_b = lshl4_uid1194_i_unnamed_k0_zts6mmstv223_in[63:0];

    // r0SubRangeLeft4_uid1195_i_unnamed_k0_zts6mmstv223(BITSELECT,1194)@61
    assign r0SubRangeLeft4_uid1195_i_unnamed_k0_zts6mmstv223_in = r0Sub4_uid1189_i_unnamed_k0_zts6mmstv223_q[59:0];
    assign r0SubRangeLeft4_uid1195_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft4_uid1195_i_unnamed_k0_zts6mmstv223_in[59:0];

    // rIteriMuxFirst4_uid1197_i_unnamed_k0_zts6mmstv223(BITJOIN,1196)@61
    assign rIteriMuxFirst4_uid1197_i_unnamed_k0_zts6mmstv223_q = {cstZ4_uid1196_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft4_uid1195_i_unnamed_k0_zts6mmstv223_b};

    // r4_uid1198_i_unnamed_k0_zts6mmstv223(MUX,1197)@61 + 1
    assign r4_uid1198_i_unnamed_k0_zts6mmstv223_s = opSign4_uid1193_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r4_uid1198_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r4_uid1198_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r4_uid1198_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst4_uid1197_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r4_uid1198_i_unnamed_k0_zts6mmstv223_q <= lshl4_uid1194_i_unnamed_k0_zts6mmstv223_b;
                default : r4_uid1198_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_notEnable(LOGICAL,4972)
    assign redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_notEnable_q = $unsigned(~ (VCC_q));

    // redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_nor(LOGICAL,4973)
    assign redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_nor_q = ~ (redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_notEnable_q | redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_sticky_ena_q);

    // redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_mem_last(CONSTANT,4969)
    assign redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_mem_last_q = $unsigned(6'b011101);

    // redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_cmp(LOGICAL,4970)
    assign redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_cmp_b = {1'b0, redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_rdcnt_q};
    assign redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_cmp_q = $unsigned(redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_mem_last_q == redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_cmp_b ? 1'b1 : 1'b0);

    // redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_cmpReg(REG,4971)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_cmpReg_q <= $unsigned(redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_cmp_q);
        end
    end

    // redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_sticky_ena(REG,4974)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_nor_q == 1'b1)
        begin
            redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_sticky_ena_q <= $unsigned(redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_cmpReg_q);
        end
    end

    // redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_enaAnd(LOGICAL,4975)
    assign redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_enaAnd_q = redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_sticky_ena_q & VCC_q;

    // redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_rdcnt(COUNTER,4967)
    // low=0, high=30, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_rdcnt_i <= 5'd0;
            redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_rdcnt_i == 5'd29)
            begin
                redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_rdcnt_eq <= 1'b0;
            end
            if (redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_rdcnt_eq == 1'b1)
            begin
                redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_rdcnt_i <= $unsigned(redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_rdcnt_i) + $unsigned(5'd2);
            end
            else
            begin
                redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_rdcnt_i <= $unsigned(redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_rdcnt_q = redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_rdcnt_i[4:0];

    // redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_inputreg0(DELAY,4965)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_inputreg0_q <= '0;
        end
        else
        begin
            redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_inputreg0_q <= $unsigned(x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0);
        end
    end

    // redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_wraddr(REG,4968)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_wraddr_q <= $unsigned(5'b11110);
        end
        else
        begin
            redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_wraddr_q <= $unsigned(redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_rdcnt_q);
        end
    end

    // redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_mem(DUALMEM,4966)
    assign redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_mem_ia = $unsigned(redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_inputreg0_q);
    assign redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_mem_aa = redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_wraddr_q;
    assign redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_mem_ab = redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_rdcnt_q;
    assign redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(31),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(31),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_mem_dmem (
        .clocken1(redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_mem_reset0),
        .clock1(clock),
        .address_a(redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_mem_aa),
        .data_a(redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_mem_ab),
        .q_b(redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_mem_q = redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_mem_iq[0:0];

    // redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60(DELAY,4204)
    dspba_delay_ver #( .width(1), .depth(27), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60 ( .xin(redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_split_0_mem_q), .xout(redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1201_i_unnamed_k0_zts6mmstv223(BITJOIN,1200)@62
    assign lshl1_uid1201_i_unnamed_k0_zts6mmstv223_q = {r4_uid1198_i_unnamed_k0_zts6mmstv223_q, redist183_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_0_60_q};

    // nSubChunkLow3_uid1203_i_unnamed_k0_zts6mmstv223(BITSELECT,1202)@62
    assign nSubChunkLow3_uid1203_i_unnamed_k0_zts6mmstv223_in = lshl1_uid1201_i_unnamed_k0_zts6mmstv223_q[60:0];
    assign nSubChunkLow3_uid1203_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow3_uid1203_i_unnamed_k0_zts6mmstv223_in[60:0];

    // r0Sub3_uid1204_i_unnamed_k0_zts6mmstv223(SUB,1203)@62
    assign r0Sub3_uid1204_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow3_uid1203_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub3_uid1204_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow3_uid1202_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub3_uid1204_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub3_uid1204_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub3_uid1204_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub3_uid1204_i_unnamed_k0_zts6mmstv223_q = r0Sub3_uid1204_i_unnamed_k0_zts6mmstv223_o[61:0];

    // cond3_uid1207_i_unnamed_k0_zts6mmstv223(BITSELECT,1206)@62
    assign cond3_uid1207_i_unnamed_k0_zts6mmstv223_in = $unsigned({{3{r0Sub3_uid1204_i_unnamed_k0_zts6mmstv223_q[61]}}, r0Sub3_uid1204_i_unnamed_k0_zts6mmstv223_q});
    assign cond3_uid1207_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond3_uid1207_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign3_uid1208_i_unnamed_k0_zts6mmstv223(LOGICAL,1207)@62
    assign opSign3_uid1208_i_unnamed_k0_zts6mmstv223_q = cond3_uid1207_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid1206_i_unnamed_k0_zts6mmstv223_q;

    // q3_uid1214_i_unnamed_k0_zts6mmstv223(LOGICAL,1213)@62 + 1
    assign q3_uid1214_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign3_uid1208_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q3_uid1214_i_unnamed_k0_zts6mmstv223_delay ( .xin(q3_uid1214_i_unnamed_k0_zts6mmstv223_qi), .xout(q3_uid1214_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist324_q3_uid1214_i_unnamed_k0_zts6mmstv223_q_4(DELAY,4345)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist324_q3_uid1214_i_unnamed_k0_zts6mmstv223_q_4_delay_0 <= '0;
            redist324_q3_uid1214_i_unnamed_k0_zts6mmstv223_q_4_delay_1 <= '0;
            redist324_q3_uid1214_i_unnamed_k0_zts6mmstv223_q_4_q <= '0;
        end
        else
        begin
            redist324_q3_uid1214_i_unnamed_k0_zts6mmstv223_q_4_delay_0 <= $unsigned(q3_uid1214_i_unnamed_k0_zts6mmstv223_q);
            redist324_q3_uid1214_i_unnamed_k0_zts6mmstv223_q_4_delay_1 <= redist324_q3_uid1214_i_unnamed_k0_zts6mmstv223_q_4_delay_0;
            redist324_q3_uid1214_i_unnamed_k0_zts6mmstv223_q_4_q <= redist324_q3_uid1214_i_unnamed_k0_zts6mmstv223_q_4_delay_1;
        end
    end

    // redist610_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_61(DELAY,4631)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist610_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_61_q <= '0;
        end
        else
        begin
            redist610_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_61_q <= $unsigned(redist609_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_60_q);
        end
    end

    // topBitsDOR2_uid1220_i_unnamed_k0_zts6mmstv223(BITSELECT,1219)@63
    assign topBitsDOR2_uid1220_i_unnamed_k0_zts6mmstv223_b = redist610_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_61_q[63:62];

    // topBitsDOR_uid1221_i_unnamed_k0_zts6mmstv223(LOGICAL,1220)@63
    assign topBitsDOR_uid1221_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR2_uid1220_i_unnamed_k0_zts6mmstv223_b != 2'b00 ? 1'b1 : 1'b0);

    // dSubChunkLow2_uid1217_i_unnamed_k0_zts6mmstv223(BITSELECT,1216)@63
    assign dSubChunkLow2_uid1217_i_unnamed_k0_zts6mmstv223_in = redist610_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_61_q[61:0];
    assign dSubChunkLow2_uid1217_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow2_uid1217_i_unnamed_k0_zts6mmstv223_in[61:0];

    // lshl3_uid1209_i_unnamed_k0_zts6mmstv223(BITSELECT,1208)@62
    assign lshl3_uid1209_i_unnamed_k0_zts6mmstv223_in = lshl1_uid1201_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl3_uid1209_i_unnamed_k0_zts6mmstv223_b = lshl3_uid1209_i_unnamed_k0_zts6mmstv223_in[63:0];

    // r0SubRangeLeft3_uid1210_i_unnamed_k0_zts6mmstv223(BITSELECT,1209)@62
    assign r0SubRangeLeft3_uid1210_i_unnamed_k0_zts6mmstv223_in = r0Sub3_uid1204_i_unnamed_k0_zts6mmstv223_q[60:0];
    assign r0SubRangeLeft3_uid1210_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft3_uid1210_i_unnamed_k0_zts6mmstv223_in[60:0];

    // rIteriMuxFirst3_uid1212_i_unnamed_k0_zts6mmstv223(BITJOIN,1211)@62
    assign rIteriMuxFirst3_uid1212_i_unnamed_k0_zts6mmstv223_q = {cstZ3_uid1211_i_unnamed_k0_zts6mmstv223_q, r0SubRangeLeft3_uid1210_i_unnamed_k0_zts6mmstv223_b};

    // r3_uid1213_i_unnamed_k0_zts6mmstv223(MUX,1212)@62 + 1
    assign r3_uid1213_i_unnamed_k0_zts6mmstv223_s = opSign3_uid1208_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r3_uid1213_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r3_uid1213_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r3_uid1213_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst3_uid1212_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r3_uid1213_i_unnamed_k0_zts6mmstv223_q <= lshl3_uid1209_i_unnamed_k0_zts6mmstv223_b;
                default : r3_uid1213_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_notEnable(LOGICAL,4983)
    assign redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_notEnable_q = $unsigned(~ (VCC_q));

    // redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_nor(LOGICAL,4984)
    assign redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_nor_q = ~ (redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_notEnable_q | redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_sticky_ena_q);

    // redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_mem_last(CONSTANT,4980)
    assign redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_mem_last_q = $unsigned(6'b011101);

    // redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_cmp(LOGICAL,4981)
    assign redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_cmp_b = {1'b0, redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_rdcnt_q};
    assign redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_cmp_q = $unsigned(redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_mem_last_q == redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_cmp_b ? 1'b1 : 1'b0);

    // redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_cmpReg(REG,4982)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_cmpReg_q <= $unsigned(redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_cmp_q);
        end
    end

    // redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_sticky_ena(REG,4985)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_nor_q == 1'b1)
        begin
            redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_sticky_ena_q <= $unsigned(redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_cmpReg_q);
        end
    end

    // redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_enaAnd(LOGICAL,4986)
    assign redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_enaAnd_q = redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_sticky_ena_q & VCC_q;

    // redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_rdcnt(COUNTER,4978)
    // low=0, high=30, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_rdcnt_i <= 5'd0;
            redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_rdcnt_i == 5'd29)
            begin
                redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_rdcnt_eq <= 1'b0;
            end
            if (redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_rdcnt_eq == 1'b1)
            begin
                redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_rdcnt_i <= $unsigned(redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_rdcnt_i) + $unsigned(5'd2);
            end
            else
            begin
                redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_rdcnt_i <= $unsigned(redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_rdcnt_q = redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_rdcnt_i[4:0];

    // redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_inputreg0(DELAY,4976)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_inputreg0_q <= '0;
        end
        else
        begin
            redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_inputreg0_q <= $unsigned(x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61);
        end
    end

    // redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_wraddr(REG,4979)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_wraddr_q <= $unsigned(5'b11110);
        end
        else
        begin
            redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_wraddr_q <= $unsigned(redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_rdcnt_q);
        end
    end

    // redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_mem(DUALMEM,4977)
    assign redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_mem_ia = $unsigned(redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_inputreg0_q);
    assign redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_mem_aa = redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_wraddr_q;
    assign redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_mem_ab = redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_rdcnt_q;
    assign redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(31),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(31),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_mem_dmem (
        .clocken1(redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_mem_reset0),
        .clock1(clock),
        .address_a(redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_mem_aa),
        .data_a(redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_mem_ab),
        .q_b(redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_mem_q = redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_mem_iq[0:0];

    // redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61(DELAY,4205)
    dspba_delay_ver #( .width(1), .depth(28), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61 ( .xin(redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_split_0_mem_q), .xout(redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1216_i_unnamed_k0_zts6mmstv223(BITJOIN,1215)@63
    assign lshl1_uid1216_i_unnamed_k0_zts6mmstv223_q = {r3_uid1213_i_unnamed_k0_zts6mmstv223_q, redist184_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o61_61_q};

    // nSubChunkLow2_uid1218_i_unnamed_k0_zts6mmstv223(BITSELECT,1217)@63
    assign nSubChunkLow2_uid1218_i_unnamed_k0_zts6mmstv223_in = lshl1_uid1216_i_unnamed_k0_zts6mmstv223_q[61:0];
    assign nSubChunkLow2_uid1218_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow2_uid1218_i_unnamed_k0_zts6mmstv223_in[61:0];

    // r0Sub2_uid1219_i_unnamed_k0_zts6mmstv223(SUB,1218)@63
    assign r0Sub2_uid1219_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow2_uid1218_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub2_uid1219_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow2_uid1217_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub2_uid1219_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub2_uid1219_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub2_uid1219_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub2_uid1219_i_unnamed_k0_zts6mmstv223_q = r0Sub2_uid1219_i_unnamed_k0_zts6mmstv223_o[62:0];

    // cond2_uid1222_i_unnamed_k0_zts6mmstv223(BITSELECT,1221)@63
    assign cond2_uid1222_i_unnamed_k0_zts6mmstv223_in = $unsigned({{2{r0Sub2_uid1219_i_unnamed_k0_zts6mmstv223_q[62]}}, r0Sub2_uid1219_i_unnamed_k0_zts6mmstv223_q});
    assign cond2_uid1222_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond2_uid1222_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign2_uid1223_i_unnamed_k0_zts6mmstv223(LOGICAL,1222)@63
    assign opSign2_uid1223_i_unnamed_k0_zts6mmstv223_q = cond2_uid1222_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid1221_i_unnamed_k0_zts6mmstv223_q;

    // q2_uid1229_i_unnamed_k0_zts6mmstv223(LOGICAL,1228)@63 + 1
    assign q2_uid1229_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign2_uid1223_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q2_uid1229_i_unnamed_k0_zts6mmstv223_delay ( .xin(q2_uid1229_i_unnamed_k0_zts6mmstv223_qi), .xout(q2_uid1229_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist323_q2_uid1229_i_unnamed_k0_zts6mmstv223_q_3(DELAY,4344)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist323_q2_uid1229_i_unnamed_k0_zts6mmstv223_q_3_delay_0 <= '0;
            redist323_q2_uid1229_i_unnamed_k0_zts6mmstv223_q_3_q <= '0;
        end
        else
        begin
            redist323_q2_uid1229_i_unnamed_k0_zts6mmstv223_q_3_delay_0 <= $unsigned(q2_uid1229_i_unnamed_k0_zts6mmstv223_q);
            redist323_q2_uid1229_i_unnamed_k0_zts6mmstv223_q_3_q <= redist323_q2_uid1229_i_unnamed_k0_zts6mmstv223_q_3_delay_0;
        end
    end

    // redist611_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_62(DELAY,4632)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist611_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_62_q <= '0;
        end
        else
        begin
            redist611_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_62_q <= $unsigned(redist610_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_61_q);
        end
    end

    // topBitsDOR1_uid1235_i_unnamed_k0_zts6mmstv223(BITSELECT,1234)@64
    assign topBitsDOR1_uid1235_i_unnamed_k0_zts6mmstv223_b = redist611_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_62_q[63:63];

    // topBitsDOR_uid1236_i_unnamed_k0_zts6mmstv223(LOGICAL,1235)@64
    assign topBitsDOR_uid1236_i_unnamed_k0_zts6mmstv223_q = $unsigned(topBitsDOR1_uid1235_i_unnamed_k0_zts6mmstv223_b != 1'b0 ? 1'b1 : 1'b0);

    // dSubChunkLow1_uid1232_i_unnamed_k0_zts6mmstv223(BITSELECT,1231)@64
    assign dSubChunkLow1_uid1232_i_unnamed_k0_zts6mmstv223_in = redist611_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_62_q[62:0];
    assign dSubChunkLow1_uid1232_i_unnamed_k0_zts6mmstv223_b = dSubChunkLow1_uid1232_i_unnamed_k0_zts6mmstv223_in[62:0];

    // lshl2_uid1224_i_unnamed_k0_zts6mmstv223(BITSELECT,1223)@63
    assign lshl2_uid1224_i_unnamed_k0_zts6mmstv223_in = lshl1_uid1216_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl2_uid1224_i_unnamed_k0_zts6mmstv223_b = lshl2_uid1224_i_unnamed_k0_zts6mmstv223_in[63:0];

    // r0SubRangeLeft2_uid1225_i_unnamed_k0_zts6mmstv223(BITSELECT,1224)@63
    assign r0SubRangeLeft2_uid1225_i_unnamed_k0_zts6mmstv223_in = r0Sub2_uid1219_i_unnamed_k0_zts6mmstv223_q[61:0];
    assign r0SubRangeLeft2_uid1225_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft2_uid1225_i_unnamed_k0_zts6mmstv223_in[61:0];

    // rIteriMuxFirst2_uid1227_i_unnamed_k0_zts6mmstv223(BITJOIN,1226)@63
    assign rIteriMuxFirst2_uid1227_i_unnamed_k0_zts6mmstv223_q = {i_unnamed_k0_zts6mmstv235_vt_const_1_q, r0SubRangeLeft2_uid1225_i_unnamed_k0_zts6mmstv223_b};

    // r2_uid1228_i_unnamed_k0_zts6mmstv223(MUX,1227)@63 + 1
    assign r2_uid1228_i_unnamed_k0_zts6mmstv223_s = opSign2_uid1223_i_unnamed_k0_zts6mmstv223_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            r2_uid1228_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
        end
        else
        begin
            unique case (r2_uid1228_i_unnamed_k0_zts6mmstv223_s)
                1'b0 : r2_uid1228_i_unnamed_k0_zts6mmstv223_q <= rIteriMuxFirst2_uid1227_i_unnamed_k0_zts6mmstv223_q;
                1'b1 : r2_uid1228_i_unnamed_k0_zts6mmstv223_q <= lshl2_uid1224_i_unnamed_k0_zts6mmstv223_b;
                default : r2_uid1228_i_unnamed_k0_zts6mmstv223_q <= 64'b0;
            endcase
        end
    end

    // redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_notEnable(LOGICAL,4994)
    assign redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_notEnable_q = $unsigned(~ (VCC_q));

    // redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_nor(LOGICAL,4995)
    assign redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_nor_q = ~ (redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_notEnable_q | redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_sticky_ena_q);

    // redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_mem_last(CONSTANT,4991)
    assign redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_mem_last_q = $unsigned(6'b011101);

    // redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_cmp(LOGICAL,4992)
    assign redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_cmp_b = {1'b0, redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_rdcnt_q};
    assign redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_cmp_q = $unsigned(redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_mem_last_q == redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_cmp_b ? 1'b1 : 1'b0);

    // redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_cmpReg(REG,4993)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_cmpReg_q <= $unsigned(redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_cmp_q);
        end
    end

    // redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_sticky_ena(REG,4996)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_nor_q == 1'b1)
        begin
            redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_sticky_ena_q <= $unsigned(redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_cmpReg_q);
        end
    end

    // redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_enaAnd(LOGICAL,4997)
    assign redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_enaAnd_q = redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_sticky_ena_q & VCC_q;

    // redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_rdcnt(COUNTER,4989)
    // low=0, high=30, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_rdcnt_i <= 5'd0;
            redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_rdcnt_i == 5'd29)
            begin
                redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_rdcnt_eq <= 1'b0;
            end
            if (redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_rdcnt_eq == 1'b1)
            begin
                redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_rdcnt_i <= $unsigned(redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_rdcnt_i) + $unsigned(5'd2);
            end
            else
            begin
                redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_rdcnt_i <= $unsigned(redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_rdcnt_q = redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_rdcnt_i[4:0];

    // redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_inputreg0(DELAY,4987)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_inputreg0_q <= '0;
        end
        else
        begin
            redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_inputreg0_q <= $unsigned(x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62);
        end
    end

    // redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_wraddr(REG,4990)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_wraddr_q <= $unsigned(5'b11110);
        end
        else
        begin
            redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_wraddr_q <= $unsigned(redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_rdcnt_q);
        end
    end

    // redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_mem(DUALMEM,4988)
    assign redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_mem_ia = $unsigned(redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_inputreg0_q);
    assign redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_mem_aa = redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_wraddr_q;
    assign redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_mem_ab = redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_rdcnt_q;
    assign redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(31),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(31),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_mem_dmem (
        .clocken1(redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_mem_reset0),
        .clock1(clock),
        .address_a(redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_mem_aa),
        .data_a(redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_mem_ab),
        .q_b(redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_mem_q = redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_mem_iq[0:0];

    // redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62(DELAY,4206)
    dspba_delay_ver #( .width(1), .depth(29), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62 ( .xin(redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_split_0_mem_q), .xout(redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1231_i_unnamed_k0_zts6mmstv223(BITJOIN,1230)@64
    assign lshl1_uid1231_i_unnamed_k0_zts6mmstv223_q = {r2_uid1228_i_unnamed_k0_zts6mmstv223_q, redist185_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o62_62_q};

    // nSubChunkLow1_uid1233_i_unnamed_k0_zts6mmstv223(BITSELECT,1232)@64
    assign nSubChunkLow1_uid1233_i_unnamed_k0_zts6mmstv223_in = lshl1_uid1231_i_unnamed_k0_zts6mmstv223_q[62:0];
    assign nSubChunkLow1_uid1233_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow1_uid1233_i_unnamed_k0_zts6mmstv223_in[62:0];

    // r0Sub1_uid1234_i_unnamed_k0_zts6mmstv223(SUB,1233)@64
    assign r0Sub1_uid1234_i_unnamed_k0_zts6mmstv223_a = {1'b0, nSubChunkLow1_uid1233_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub1_uid1234_i_unnamed_k0_zts6mmstv223_b = {1'b0, dSubChunkLow1_uid1232_i_unnamed_k0_zts6mmstv223_b};
    assign r0Sub1_uid1234_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub1_uid1234_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub1_uid1234_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub1_uid1234_i_unnamed_k0_zts6mmstv223_q = r0Sub1_uid1234_i_unnamed_k0_zts6mmstv223_o[63:0];

    // cond1_uid1237_i_unnamed_k0_zts6mmstv223(BITSELECT,1236)@64
    assign cond1_uid1237_i_unnamed_k0_zts6mmstv223_in = $unsigned({{1{r0Sub1_uid1234_i_unnamed_k0_zts6mmstv223_q[63]}}, r0Sub1_uid1234_i_unnamed_k0_zts6mmstv223_q});
    assign cond1_uid1237_i_unnamed_k0_zts6mmstv223_b = $unsigned(cond1_uid1237_i_unnamed_k0_zts6mmstv223_in[64:64]);

    // opSign1_uid1238_i_unnamed_k0_zts6mmstv223(LOGICAL,1237)@64
    assign opSign1_uid1238_i_unnamed_k0_zts6mmstv223_q = cond1_uid1237_i_unnamed_k0_zts6mmstv223_b | topBitsDOR_uid1236_i_unnamed_k0_zts6mmstv223_q;

    // q1_uid1244_i_unnamed_k0_zts6mmstv223(LOGICAL,1243)@64 + 1
    assign q1_uid1244_i_unnamed_k0_zts6mmstv223_qi = ~ (opSign1_uid1238_i_unnamed_k0_zts6mmstv223_q);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    q1_uid1244_i_unnamed_k0_zts6mmstv223_delay ( .xin(q1_uid1244_i_unnamed_k0_zts6mmstv223_qi), .xout(q1_uid1244_i_unnamed_k0_zts6mmstv223_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist322_q1_uid1244_i_unnamed_k0_zts6mmstv223_q_2(DELAY,4343)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist322_q1_uid1244_i_unnamed_k0_zts6mmstv223_q_2_q <= '0;
        end
        else
        begin
            redist322_q1_uid1244_i_unnamed_k0_zts6mmstv223_q_2_q <= $unsigned(q1_uid1244_i_unnamed_k0_zts6mmstv223_q);
        end
    end

    // redist612_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_63(DELAY,4633)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist612_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_63_q <= '0;
        end
        else
        begin
            redist612_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_63_q <= $unsigned(redist611_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_62_q);
        end
    end

    // lshl1_uid1239_i_unnamed_k0_zts6mmstv223(BITSELECT,1238)@64
    assign lshl1_uid1239_i_unnamed_k0_zts6mmstv223_in = lshl1_uid1231_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign lshl1_uid1239_i_unnamed_k0_zts6mmstv223_b = lshl1_uid1239_i_unnamed_k0_zts6mmstv223_in[63:0];

    // r0SubRangeLeft1_uid1240_i_unnamed_k0_zts6mmstv223(BITSELECT,1239)@64
    assign r0SubRangeLeft1_uid1240_i_unnamed_k0_zts6mmstv223_in = r0Sub1_uid1234_i_unnamed_k0_zts6mmstv223_q[62:0];
    assign r0SubRangeLeft1_uid1240_i_unnamed_k0_zts6mmstv223_b = r0SubRangeLeft1_uid1240_i_unnamed_k0_zts6mmstv223_in[62:0];

    // rIteriMuxFirst1_uid1242_i_unnamed_k0_zts6mmstv223(BITJOIN,1241)@64
    assign rIteriMuxFirst1_uid1242_i_unnamed_k0_zts6mmstv223_q = {GND_q, r0SubRangeLeft1_uid1240_i_unnamed_k0_zts6mmstv223_b};

    // r1_uid1243_i_unnamed_k0_zts6mmstv223(MUX,1242)@64
    assign r1_uid1243_i_unnamed_k0_zts6mmstv223_s = opSign1_uid1238_i_unnamed_k0_zts6mmstv223_q;
    always @(r1_uid1243_i_unnamed_k0_zts6mmstv223_s or rIteriMuxFirst1_uid1242_i_unnamed_k0_zts6mmstv223_q or lshl1_uid1239_i_unnamed_k0_zts6mmstv223_b)
    begin
        unique case (r1_uid1243_i_unnamed_k0_zts6mmstv223_s)
            1'b0 : r1_uid1243_i_unnamed_k0_zts6mmstv223_q = rIteriMuxFirst1_uid1242_i_unnamed_k0_zts6mmstv223_q;
            1'b1 : r1_uid1243_i_unnamed_k0_zts6mmstv223_q = lshl1_uid1239_i_unnamed_k0_zts6mmstv223_b;
            default : r1_uid1243_i_unnamed_k0_zts6mmstv223_q = 64'b0;
        endcase
    end

    // redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_notEnable(LOGICAL,5005)
    assign redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_notEnable_q = $unsigned(~ (VCC_q));

    // redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_nor(LOGICAL,5006)
    assign redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_nor_q = ~ (redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_notEnable_q | redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_sticky_ena_q);

    // redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_mem_last(CONSTANT,5002)
    assign redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_mem_last_q = $unsigned(6'b011101);

    // redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_cmp(LOGICAL,5003)
    assign redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_cmp_b = {1'b0, redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_rdcnt_q};
    assign redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_cmp_q = $unsigned(redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_mem_last_q == redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_cmp_b ? 1'b1 : 1'b0);

    // redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_cmpReg(REG,5004)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_cmpReg_q <= $unsigned(redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_cmp_q);
        end
    end

    // redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_sticky_ena(REG,5007)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_nor_q == 1'b1)
        begin
            redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_sticky_ena_q <= $unsigned(redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_cmpReg_q);
        end
    end

    // redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_enaAnd(LOGICAL,5008)
    assign redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_enaAnd_q = redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_sticky_ena_q & VCC_q;

    // redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_rdcnt(COUNTER,5000)
    // low=0, high=30, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_rdcnt_i <= 5'd0;
            redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_rdcnt_i == 5'd29)
            begin
                redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_rdcnt_eq <= 1'b0;
            end
            if (redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_rdcnt_eq == 1'b1)
            begin
                redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_rdcnt_i <= $unsigned(redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_rdcnt_i) + $unsigned(5'd2);
            end
            else
            begin
                redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_rdcnt_i <= $unsigned(redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_rdcnt_q = redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_rdcnt_i[4:0];

    // redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_inputreg0(DELAY,4998)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_inputreg0_q <= '0;
        end
        else
        begin
            redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_inputreg0_q <= $unsigned(x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63);
        end
    end

    // redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_wraddr(REG,5001)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_wraddr_q <= $unsigned(5'b11110);
        end
        else
        begin
            redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_wraddr_q <= $unsigned(redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_rdcnt_q);
        end
    end

    // redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_mem(DUALMEM,4999)
    assign redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_mem_ia = $unsigned(redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_inputreg0_q);
    assign redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_mem_aa = redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_wraddr_q;
    assign redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_mem_ab = redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_rdcnt_q;
    assign redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(31),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(31),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_mem_dmem (
        .clocken1(redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_mem_reset0),
        .clock1(clock),
        .address_a(redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_mem_aa),
        .data_a(redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_mem_ab),
        .q_b(redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_mem_q = redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_mem_iq[0:0];

    // redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62(DELAY,4207)
    dspba_delay_ver #( .width(1), .depth(29), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62 ( .xin(redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_split_0_mem_q), .xout(redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // lshl1_uid1246_i_unnamed_k0_zts6mmstv223(BITJOIN,1245)@64
    assign lshl1_uid1246_i_unnamed_k0_zts6mmstv223_q = {r1_uid1243_i_unnamed_k0_zts6mmstv223_q, redist186_x63_uid300_i_unnamed_k0_zts6mmstv223_merged_bit_select_o63_62_q};

    // nSubChunkLow0_uid1248_i_unnamed_k0_zts6mmstv223(BITSELECT,1247)@64
    assign nSubChunkLow0_uid1248_i_unnamed_k0_zts6mmstv223_in = lshl1_uid1246_i_unnamed_k0_zts6mmstv223_q[63:0];
    assign nSubChunkLow0_uid1248_i_unnamed_k0_zts6mmstv223_b = nSubChunkLow0_uid1248_i_unnamed_k0_zts6mmstv223_in[63:0];

    // redist321_nSubChunkLow0_uid1248_i_unnamed_k0_zts6mmstv223_b_1(DELAY,4342)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist321_nSubChunkLow0_uid1248_i_unnamed_k0_zts6mmstv223_b_1_q <= '0;
        end
        else
        begin
            redist321_nSubChunkLow0_uid1248_i_unnamed_k0_zts6mmstv223_b_1_q <= $unsigned(nSubChunkLow0_uid1248_i_unnamed_k0_zts6mmstv223_b);
        end
    end

    // r0Sub0_uid1249_i_unnamed_k0_zts6mmstv223(SUB,1248)@65
    assign r0Sub0_uid1249_i_unnamed_k0_zts6mmstv223_a = {1'b0, redist321_nSubChunkLow0_uid1248_i_unnamed_k0_zts6mmstv223_b_1_q};
    assign r0Sub0_uid1249_i_unnamed_k0_zts6mmstv223_b = {1'b0, redist612_i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer10_k0_zts6mmstv221_out_buffer_out_63_q};
    assign r0Sub0_uid1249_i_unnamed_k0_zts6mmstv223_o = $unsigned(r0Sub0_uid1249_i_unnamed_k0_zts6mmstv223_a) - $unsigned(r0Sub0_uid1249_i_unnamed_k0_zts6mmstv223_b);
    assign r0Sub0_uid1249_i_unnamed_k0_zts6mmstv223_q = r0Sub0_uid1249_i_unnamed_k0_zts6mmstv223_o[64:0];

    // cond0_uid1250_i_unnamed_k0_zts6mmstv223(BITSELECT,1249)@65
    assign cond0_uid1250_i_unnamed_k0_zts6mmstv223_b = $unsigned(r0Sub0_uid1249_i_unnamed_k0_zts6mmstv223_q[64:64]);

    // redist320_cond0_uid1250_i_unnamed_k0_zts6mmstv223_b_1(DELAY,4341)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist320_cond0_uid1250_i_unnamed_k0_zts6mmstv223_b_1_q <= '0;
        end
        else
        begin
            redist320_cond0_uid1250_i_unnamed_k0_zts6mmstv223_b_1_q <= $unsigned(cond0_uid1250_i_unnamed_k0_zts6mmstv223_b);
        end
    end

    // q0_uid1254_i_unnamed_k0_zts6mmstv223(LOGICAL,1253)@66
    assign q0_uid1254_i_unnamed_k0_zts6mmstv223_q = ~ (redist320_cond0_uid1250_i_unnamed_k0_zts6mmstv223_b_1_q);

    // resFinalIntDiv_uid1255_i_unnamed_k0_zts6mmstv223(BITJOIN,1254)@66
    assign resFinalIntDiv_uid1255_i_unnamed_k0_zts6mmstv223_q = {redist384_q63_uid314_i_unnamed_k0_zts6mmstv223_q_64_q, redist383_q62_uid329_i_unnamed_k0_zts6mmstv223_q_63_q, redist382_q61_uid344_i_unnamed_k0_zts6mmstv223_q_62_q, redist381_q60_uid359_i_unnamed_k0_zts6mmstv223_q_61_q, redist380_q59_uid374_i_unnamed_k0_zts6mmstv223_q_60_q, redist379_q58_uid389_i_unnamed_k0_zts6mmstv223_q_59_q, redist378_q57_uid404_i_unnamed_k0_zts6mmstv223_q_58_q, redist377_q56_uid419_i_unnamed_k0_zts6mmstv223_q_57_q, redist376_q55_uid434_i_unnamed_k0_zts6mmstv223_q_56_q, redist375_q54_uid449_i_unnamed_k0_zts6mmstv223_q_55_q, redist374_q53_uid464_i_unnamed_k0_zts6mmstv223_q_54_q, redist373_q52_uid479_i_unnamed_k0_zts6mmstv223_q_53_q, redist372_q51_uid494_i_unnamed_k0_zts6mmstv223_q_52_q, redist371_q50_uid509_i_unnamed_k0_zts6mmstv223_q_51_q, redist370_q49_uid524_i_unnamed_k0_zts6mmstv223_q_50_q, redist369_q48_uid539_i_unnamed_k0_zts6mmstv223_q_49_q, redist368_q47_uid554_i_unnamed_k0_zts6mmstv223_q_48_q, redist367_q46_uid569_i_unnamed_k0_zts6mmstv223_q_47_q, redist366_q45_uid584_i_unnamed_k0_zts6mmstv223_q_46_q, redist365_q44_uid599_i_unnamed_k0_zts6mmstv223_q_45_q, redist364_q43_uid614_i_unnamed_k0_zts6mmstv223_q_44_q, redist363_q42_uid629_i_unnamed_k0_zts6mmstv223_q_43_q, redist362_q41_uid644_i_unnamed_k0_zts6mmstv223_q_42_q, redist361_q40_uid659_i_unnamed_k0_zts6mmstv223_q_41_q, redist360_q39_uid674_i_unnamed_k0_zts6mmstv223_q_40_q, redist359_q38_uid689_i_unnamed_k0_zts6mmstv223_q_39_q, redist358_q37_uid704_i_unnamed_k0_zts6mmstv223_q_38_q, redist357_q36_uid719_i_unnamed_k0_zts6mmstv223_q_37_q, redist356_q35_uid734_i_unnamed_k0_zts6mmstv223_q_36_q, redist355_q34_uid749_i_unnamed_k0_zts6mmstv223_q_35_q, redist354_q33_uid764_i_unnamed_k0_zts6mmstv223_q_34_outputreg0_q, redist353_q32_uid779_i_unnamed_k0_zts6mmstv223_q_33_outputreg0_q, redist352_q31_uid794_i_unnamed_k0_zts6mmstv223_q_32_outputreg0_q, redist351_q30_uid809_i_unnamed_k0_zts6mmstv223_q_31_q, redist350_q29_uid824_i_unnamed_k0_zts6mmstv223_q_30_q, redist349_q28_uid839_i_unnamed_k0_zts6mmstv223_q_29_q, redist348_q27_uid854_i_unnamed_k0_zts6mmstv223_q_28_q, redist347_q26_uid869_i_unnamed_k0_zts6mmstv223_q_27_q, redist346_q25_uid884_i_unnamed_k0_zts6mmstv223_q_26_q, redist345_q24_uid899_i_unnamed_k0_zts6mmstv223_q_25_q, redist344_q23_uid914_i_unnamed_k0_zts6mmstv223_q_24_q, redist343_q22_uid929_i_unnamed_k0_zts6mmstv223_q_23_q, redist342_q21_uid944_i_unnamed_k0_zts6mmstv223_q_22_q, redist341_q20_uid959_i_unnamed_k0_zts6mmstv223_q_21_q, redist340_q19_uid974_i_unnamed_k0_zts6mmstv223_q_20_q, redist339_q18_uid989_i_unnamed_k0_zts6mmstv223_q_19_q, redist338_q17_uid1004_i_unnamed_k0_zts6mmstv223_q_18_q, redist337_q16_uid1019_i_unnamed_k0_zts6mmstv223_q_17_q, redist336_q15_uid1034_i_unnamed_k0_zts6mmstv223_q_16_q, redist335_q14_uid1049_i_unnamed_k0_zts6mmstv223_q_15_q, redist334_q13_uid1064_i_unnamed_k0_zts6mmstv223_q_14_q, redist333_q12_uid1079_i_unnamed_k0_zts6mmstv223_q_13_q, redist332_q11_uid1094_i_unnamed_k0_zts6mmstv223_q_12_q, redist331_q10_uid1109_i_unnamed_k0_zts6mmstv223_q_11_q, redist330_q9_uid1124_i_unnamed_k0_zts6mmstv223_q_10_q, redist329_q8_uid1139_i_unnamed_k0_zts6mmstv223_q_9_q, redist328_q7_uid1154_i_unnamed_k0_zts6mmstv223_q_8_q, redist327_q6_uid1169_i_unnamed_k0_zts6mmstv223_q_7_q, redist326_q5_uid1184_i_unnamed_k0_zts6mmstv223_q_6_q, redist325_q4_uid1199_i_unnamed_k0_zts6mmstv223_q_5_q, redist324_q3_uid1214_i_unnamed_k0_zts6mmstv223_q_4_q, redist323_q2_uid1229_i_unnamed_k0_zts6mmstv223_q_3_q, redist322_q1_uid1244_i_unnamed_k0_zts6mmstv223_q_2_q, q0_uid1254_i_unnamed_k0_zts6mmstv223_q};

    // i_unnamed_k0_zts6mmstv225_bs1_merged_bit_select(BITSELECT,4018)@66
    assign i_unnamed_k0_zts6mmstv225_bs1_merged_bit_select_b = resFinalIntDiv_uid1255_i_unnamed_k0_zts6mmstv223_q[63:54];
    assign i_unnamed_k0_zts6mmstv225_bs1_merged_bit_select_c = resFinalIntDiv_uid1255_i_unnamed_k0_zts6mmstv223_q[53:36];
    assign i_unnamed_k0_zts6mmstv225_bs1_merged_bit_select_d = resFinalIntDiv_uid1255_i_unnamed_k0_zts6mmstv223_q[35:18];
    assign i_unnamed_k0_zts6mmstv225_bs1_merged_bit_select_e = resFinalIntDiv_uid1255_i_unnamed_k0_zts6mmstv223_q[17:0];

    // i_unnamed_k0_zts6mmstv225_ma16_cma(CHAINMULTADD,3941)@66 + 3
    assign i_unnamed_k0_zts6mmstv225_ma16_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv225_ma16_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv225_ma16_cma_ena1 = i_unnamed_k0_zts6mmstv225_ma16_cma_ena0;
    assign i_unnamed_k0_zts6mmstv225_ma16_cma_ena2 = i_unnamed_k0_zts6mmstv225_ma16_cma_ena0;

    assign i_unnamed_k0_zts6mmstv225_ma16_cma_a0 = {8'b00000000, i_unnamed_k0_zts6mmstv225_bs1_merged_bit_select_b[9:0]};
    assign i_unnamed_k0_zts6mmstv225_ma16_cma_c0 = i_unnamed_k0_zts6mmstv225_bs2_merged_bit_select_e;
    assign i_unnamed_k0_zts6mmstv225_ma16_cma_a1 = {8'b00000000, i_unnamed_k0_zts6mmstv225_bs2_merged_bit_select_b[9:0]};
    assign i_unnamed_k0_zts6mmstv225_ma16_cma_c1 = i_unnamed_k0_zts6mmstv225_bs1_merged_bit_select_e;
    assign i_unnamed_k0_zts6mmstv225_ma16_cma_a2 = i_unnamed_k0_zts6mmstv225_bs2_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv225_ma16_cma_c2 = i_unnamed_k0_zts6mmstv225_bs1_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv225_ma16_cma_a3 = i_unnamed_k0_zts6mmstv225_bs2_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv225_ma16_cma_c3 = i_unnamed_k0_zts6mmstv225_bs1_merged_bit_select_d;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("none")
    ) i_unnamed_k0_zts6mmstv225_ma16_cma_DSP1 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv225_ma16_cma_ena2, i_unnamed_k0_zts6mmstv225_ma16_cma_ena1, i_unnamed_k0_zts6mmstv225_ma16_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv225_ma16_cma_reset, i_unnamed_k0_zts6mmstv225_ma16_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv225_ma16_cma_a3),
        .by(i_unnamed_k0_zts6mmstv225_ma16_cma_a2),
        .ax(i_unnamed_k0_zts6mmstv225_ma16_cma_c3),
        .bx(i_unnamed_k0_zts6mmstv225_ma16_cma_c2),
        .chainout(i_unnamed_k0_zts6mmstv225_ma16_cma_s2),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .resulta(),
        .resultb(),
        .dftout()
    );
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("true"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(38)
    ) i_unnamed_k0_zts6mmstv225_ma16_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv225_ma16_cma_ena2, i_unnamed_k0_zts6mmstv225_ma16_cma_ena1, i_unnamed_k0_zts6mmstv225_ma16_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv225_ma16_cma_reset, i_unnamed_k0_zts6mmstv225_ma16_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv225_ma16_cma_a1),
        .by(i_unnamed_k0_zts6mmstv225_ma16_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv225_ma16_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv225_ma16_cma_c0),
        .chainin(i_unnamed_k0_zts6mmstv225_ma16_cma_s2),
        .resulta(i_unnamed_k0_zts6mmstv225_ma16_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(38), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv225_ma16_cma_delay ( .xin(i_unnamed_k0_zts6mmstv225_ma16_cma_s0), .xout(i_unnamed_k0_zts6mmstv225_ma16_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv225_ma16_cma_q = $unsigned(i_unnamed_k0_zts6mmstv225_ma16_cma_qq[37:0]);

    // i_unnamed_k0_zts6mmstv225_sums_align_8(BITSHIFT,3292)@69
    assign i_unnamed_k0_zts6mmstv225_sums_align_8_qint = { i_unnamed_k0_zts6mmstv225_ma16_cma_q, 54'b000000000000000000000000000000000000000000000000000000 };
    assign i_unnamed_k0_zts6mmstv225_sums_align_8_q = i_unnamed_k0_zts6mmstv225_sums_align_8_qint[91:0];

    // i_unnamed_k0_zts6mmstv225_im0_cma(CHAINMULTADD,3891)@66 + 3
    assign i_unnamed_k0_zts6mmstv225_im0_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv225_im0_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv225_im0_cma_ena1 = i_unnamed_k0_zts6mmstv225_im0_cma_ena0;
    assign i_unnamed_k0_zts6mmstv225_im0_cma_ena2 = i_unnamed_k0_zts6mmstv225_im0_cma_ena0;

    assign i_unnamed_k0_zts6mmstv225_im0_cma_a0 = i_unnamed_k0_zts6mmstv225_bs1_merged_bit_select_b;
    assign i_unnamed_k0_zts6mmstv225_im0_cma_c0 = i_unnamed_k0_zts6mmstv225_bs2_merged_bit_select_b;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(10),
        .ax_clock("0"),
        .ax_width(10),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(20)
    ) i_unnamed_k0_zts6mmstv225_im0_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv225_im0_cma_ena2, i_unnamed_k0_zts6mmstv225_im0_cma_ena1, i_unnamed_k0_zts6mmstv225_im0_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv225_im0_cma_reset, i_unnamed_k0_zts6mmstv225_im0_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv225_im0_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv225_im0_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv225_im0_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(20), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv225_im0_cma_delay ( .xin(i_unnamed_k0_zts6mmstv225_im0_cma_s0), .xout(i_unnamed_k0_zts6mmstv225_im0_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv225_im0_cma_q = $unsigned(i_unnamed_k0_zts6mmstv225_im0_cma_qq[19:0]);

    // i_unnamed_k0_zts6mmstv225_sums_align_6(BITSHIFT,3290)@69
    assign i_unnamed_k0_zts6mmstv225_sums_align_6_qint = { i_unnamed_k0_zts6mmstv225_im0_cma_q, 8'b00000000 };
    assign i_unnamed_k0_zts6mmstv225_sums_align_6_q = i_unnamed_k0_zts6mmstv225_sums_align_6_qint[27:0];

    // i_unnamed_k0_zts6mmstv225_im13_cma(CHAINMULTADD,3892)@66 + 3
    assign i_unnamed_k0_zts6mmstv225_im13_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv225_im13_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv225_im13_cma_ena1 = i_unnamed_k0_zts6mmstv225_im13_cma_ena0;
    assign i_unnamed_k0_zts6mmstv225_im13_cma_ena2 = i_unnamed_k0_zts6mmstv225_im13_cma_ena0;

    assign i_unnamed_k0_zts6mmstv225_im13_cma_a0 = i_unnamed_k0_zts6mmstv225_bs2_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv225_im13_cma_c0 = i_unnamed_k0_zts6mmstv225_bs1_merged_bit_select_b;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(10),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(28)
    ) i_unnamed_k0_zts6mmstv225_im13_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv225_im13_cma_ena2, i_unnamed_k0_zts6mmstv225_im13_cma_ena1, i_unnamed_k0_zts6mmstv225_im13_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv225_im13_cma_reset, i_unnamed_k0_zts6mmstv225_im13_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv225_im13_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv225_im13_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv225_im13_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(28), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv225_im13_cma_delay ( .xin(i_unnamed_k0_zts6mmstv225_im13_cma_s0), .xout(i_unnamed_k0_zts6mmstv225_im13_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv225_im13_cma_q = $unsigned(i_unnamed_k0_zts6mmstv225_im13_cma_qq[27:0]);

    // i_unnamed_k0_zts6mmstv225_im30_cma(CHAINMULTADD,3893)@66 + 3
    assign i_unnamed_k0_zts6mmstv225_im30_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv225_im30_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv225_im30_cma_ena1 = i_unnamed_k0_zts6mmstv225_im30_cma_ena0;
    assign i_unnamed_k0_zts6mmstv225_im30_cma_ena2 = i_unnamed_k0_zts6mmstv225_im30_cma_ena0;

    assign i_unnamed_k0_zts6mmstv225_im30_cma_a0 = i_unnamed_k0_zts6mmstv225_bs1_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv225_im30_cma_c0 = i_unnamed_k0_zts6mmstv225_bs2_merged_bit_select_e;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(18),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(36)
    ) i_unnamed_k0_zts6mmstv225_im30_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv225_im30_cma_ena2, i_unnamed_k0_zts6mmstv225_im30_cma_ena1, i_unnamed_k0_zts6mmstv225_im30_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv225_im30_cma_reset, i_unnamed_k0_zts6mmstv225_im30_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv225_im30_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv225_im30_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv225_im30_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(36), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv225_im30_cma_delay ( .xin(i_unnamed_k0_zts6mmstv225_im30_cma_s0), .xout(i_unnamed_k0_zts6mmstv225_im30_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv225_im30_cma_q = $unsigned(i_unnamed_k0_zts6mmstv225_im30_cma_qq[35:0]);

    // i_unnamed_k0_zts6mmstv225_sums_align_5(BITSHIFT,3289)@69
    assign i_unnamed_k0_zts6mmstv225_sums_align_5_qint = { i_unnamed_k0_zts6mmstv225_im30_cma_q, 36'b000000000000000000000000000000000000 };
    assign i_unnamed_k0_zts6mmstv225_sums_align_5_q = i_unnamed_k0_zts6mmstv225_sums_align_5_qint[71:0];

    // i_unnamed_k0_zts6mmstv225_sums_join_7(BITJOIN,3291)@69
    assign i_unnamed_k0_zts6mmstv225_sums_join_7_q = {i_unnamed_k0_zts6mmstv225_sums_align_6_q, i_unnamed_k0_zts6mmstv225_im13_cma_q, i_unnamed_k0_zts6mmstv225_sums_align_5_q};

    // i_unnamed_k0_zts6mmstv225_sums_result_add_0_1(ADD,3295)@69 + 1
    assign i_unnamed_k0_zts6mmstv225_sums_result_add_0_1_a = {1'b0, i_unnamed_k0_zts6mmstv225_sums_join_7_q};
    assign i_unnamed_k0_zts6mmstv225_sums_result_add_0_1_b = {37'b0000000000000000000000000000000000000, i_unnamed_k0_zts6mmstv225_sums_align_8_q};
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_unnamed_k0_zts6mmstv225_sums_result_add_0_1_o <= 129'b0;
        end
        else
        begin
            i_unnamed_k0_zts6mmstv225_sums_result_add_0_1_o <= $unsigned(i_unnamed_k0_zts6mmstv225_sums_result_add_0_1_a) + $unsigned(i_unnamed_k0_zts6mmstv225_sums_result_add_0_1_b);
        end
    end
    assign i_unnamed_k0_zts6mmstv225_sums_result_add_0_1_q = i_unnamed_k0_zts6mmstv225_sums_result_add_0_1_o[128:0];

    // i_unnamed_k0_zts6mmstv225_ma8_cma(CHAINMULTADD,3940)@66 + 3
    assign i_unnamed_k0_zts6mmstv225_ma8_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv225_ma8_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv225_ma8_cma_ena1 = i_unnamed_k0_zts6mmstv225_ma8_cma_ena0;
    assign i_unnamed_k0_zts6mmstv225_ma8_cma_ena2 = i_unnamed_k0_zts6mmstv225_ma8_cma_ena0;

    assign i_unnamed_k0_zts6mmstv225_ma8_cma_a0 = {8'b00000000, i_unnamed_k0_zts6mmstv225_bs2_merged_bit_select_b[9:0]};
    assign i_unnamed_k0_zts6mmstv225_ma8_cma_c0 = i_unnamed_k0_zts6mmstv225_bs1_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv225_ma8_cma_a1 = i_unnamed_k0_zts6mmstv225_bs2_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv225_ma8_cma_c1 = i_unnamed_k0_zts6mmstv225_bs1_merged_bit_select_c;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(37)
    ) i_unnamed_k0_zts6mmstv225_ma8_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv225_ma8_cma_ena2, i_unnamed_k0_zts6mmstv225_ma8_cma_ena1, i_unnamed_k0_zts6mmstv225_ma8_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv225_ma8_cma_reset, i_unnamed_k0_zts6mmstv225_ma8_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv225_ma8_cma_a1),
        .by(i_unnamed_k0_zts6mmstv225_ma8_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv225_ma8_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv225_ma8_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv225_ma8_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(37), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv225_ma8_cma_delay ( .xin(i_unnamed_k0_zts6mmstv225_ma8_cma_s0), .xout(i_unnamed_k0_zts6mmstv225_ma8_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv225_ma8_cma_q = $unsigned(i_unnamed_k0_zts6mmstv225_ma8_cma_qq[36:0]);

    // i_unnamed_k0_zts6mmstv225_sums_align_3(BITSHIFT,3287)@69
    assign i_unnamed_k0_zts6mmstv225_sums_align_3_qint = { i_unnamed_k0_zts6mmstv225_ma8_cma_q, 17'b00000000000000000 };
    assign i_unnamed_k0_zts6mmstv225_sums_align_3_q = i_unnamed_k0_zts6mmstv225_sums_align_3_qint[53:0];

    // i_unnamed_k0_zts6mmstv225_ma33_cma(CHAINMULTADD,3943)@66 + 3
    assign i_unnamed_k0_zts6mmstv225_ma33_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv225_ma33_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv225_ma33_cma_ena1 = i_unnamed_k0_zts6mmstv225_ma33_cma_ena0;
    assign i_unnamed_k0_zts6mmstv225_ma33_cma_ena2 = i_unnamed_k0_zts6mmstv225_ma33_cma_ena0;

    assign i_unnamed_k0_zts6mmstv225_ma33_cma_a0 = i_unnamed_k0_zts6mmstv225_bs2_merged_bit_select_e;
    assign i_unnamed_k0_zts6mmstv225_ma33_cma_c0 = i_unnamed_k0_zts6mmstv225_bs1_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv225_ma33_cma_a1 = i_unnamed_k0_zts6mmstv225_bs2_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv225_ma33_cma_c1 = i_unnamed_k0_zts6mmstv225_bs1_merged_bit_select_e;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(37)
    ) i_unnamed_k0_zts6mmstv225_ma33_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv225_ma33_cma_ena2, i_unnamed_k0_zts6mmstv225_ma33_cma_ena1, i_unnamed_k0_zts6mmstv225_ma33_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv225_ma33_cma_reset, i_unnamed_k0_zts6mmstv225_ma33_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv225_ma33_cma_a1),
        .by(i_unnamed_k0_zts6mmstv225_ma33_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv225_ma33_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv225_ma33_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv225_ma33_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(37), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv225_ma33_cma_delay ( .xin(i_unnamed_k0_zts6mmstv225_ma33_cma_s0), .xout(i_unnamed_k0_zts6mmstv225_ma33_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv225_ma33_cma_q = $unsigned(i_unnamed_k0_zts6mmstv225_ma33_cma_qq[36:0]);

    // i_unnamed_k0_zts6mmstv225_sums_align_2(BITSHIFT,3286)@69
    assign i_unnamed_k0_zts6mmstv225_sums_align_2_qint = { i_unnamed_k0_zts6mmstv225_ma33_cma_q, 18'b000000000000000000 };
    assign i_unnamed_k0_zts6mmstv225_sums_align_2_q = i_unnamed_k0_zts6mmstv225_sums_align_2_qint[54:0];

    // i_unnamed_k0_zts6mmstv225_sums_join_4(BITJOIN,3288)@69
    assign i_unnamed_k0_zts6mmstv225_sums_join_4_q = {i_unnamed_k0_zts6mmstv225_sums_align_3_q, i_unnamed_k0_zts6mmstv225_sums_align_2_q};

    // i_unnamed_k0_zts6mmstv225_ma3_cma(CHAINMULTADD,3939)@66 + 3
    assign i_unnamed_k0_zts6mmstv225_ma3_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv225_ma3_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv225_ma3_cma_ena1 = i_unnamed_k0_zts6mmstv225_ma3_cma_ena0;
    assign i_unnamed_k0_zts6mmstv225_ma3_cma_ena2 = i_unnamed_k0_zts6mmstv225_ma3_cma_ena0;

    assign i_unnamed_k0_zts6mmstv225_ma3_cma_a0 = i_unnamed_k0_zts6mmstv225_bs1_merged_bit_select_b;
    assign i_unnamed_k0_zts6mmstv225_ma3_cma_c0 = i_unnamed_k0_zts6mmstv225_bs2_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv225_ma3_cma_a1 = i_unnamed_k0_zts6mmstv225_bs2_merged_bit_select_b;
    assign i_unnamed_k0_zts6mmstv225_ma3_cma_c1 = i_unnamed_k0_zts6mmstv225_bs1_merged_bit_select_c;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(10),
        .by_clock("0"),
        .by_width(10),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(29)
    ) i_unnamed_k0_zts6mmstv225_ma3_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv225_ma3_cma_ena2, i_unnamed_k0_zts6mmstv225_ma3_cma_ena1, i_unnamed_k0_zts6mmstv225_ma3_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv225_ma3_cma_reset, i_unnamed_k0_zts6mmstv225_ma3_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv225_ma3_cma_a1),
        .by(i_unnamed_k0_zts6mmstv225_ma3_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv225_ma3_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv225_ma3_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv225_ma3_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(29), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv225_ma3_cma_delay ( .xin(i_unnamed_k0_zts6mmstv225_ma3_cma_s0), .xout(i_unnamed_k0_zts6mmstv225_ma3_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv225_ma3_cma_q = $unsigned(i_unnamed_k0_zts6mmstv225_ma3_cma_qq[28:0]);

    // i_unnamed_k0_zts6mmstv225_sums_align_0(BITSHIFT,3284)@69
    assign i_unnamed_k0_zts6mmstv225_sums_align_0_qint = { i_unnamed_k0_zts6mmstv225_ma3_cma_q, 17'b00000000000000000 };
    assign i_unnamed_k0_zts6mmstv225_sums_align_0_q = i_unnamed_k0_zts6mmstv225_sums_align_0_qint[45:0];

    // i_unnamed_k0_zts6mmstv225_ma25_cma(CHAINMULTADD,3942)@66 + 3
    assign i_unnamed_k0_zts6mmstv225_ma25_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv225_ma25_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv225_ma25_cma_ena1 = i_unnamed_k0_zts6mmstv225_ma25_cma_ena0;
    assign i_unnamed_k0_zts6mmstv225_ma25_cma_ena2 = i_unnamed_k0_zts6mmstv225_ma25_cma_ena0;

    assign i_unnamed_k0_zts6mmstv225_ma25_cma_a0 = i_unnamed_k0_zts6mmstv225_bs2_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv225_ma25_cma_c0 = i_unnamed_k0_zts6mmstv225_bs1_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv225_ma25_cma_a1 = i_unnamed_k0_zts6mmstv225_bs2_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv225_ma25_cma_c1 = i_unnamed_k0_zts6mmstv225_bs1_merged_bit_select_e;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(37)
    ) i_unnamed_k0_zts6mmstv225_ma25_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv225_ma25_cma_ena2, i_unnamed_k0_zts6mmstv225_ma25_cma_ena1, i_unnamed_k0_zts6mmstv225_ma25_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv225_ma25_cma_reset, i_unnamed_k0_zts6mmstv225_ma25_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv225_ma25_cma_a1),
        .by(i_unnamed_k0_zts6mmstv225_ma25_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv225_ma25_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv225_ma25_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv225_ma25_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(37), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv225_ma25_cma_delay ( .xin(i_unnamed_k0_zts6mmstv225_ma25_cma_s0), .xout(i_unnamed_k0_zts6mmstv225_ma25_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv225_ma25_cma_q = $unsigned(i_unnamed_k0_zts6mmstv225_ma25_cma_qq[36:0]);

    // i_unnamed_k0_zts6mmstv225_im38_cma(CHAINMULTADD,3894)@66 + 3
    assign i_unnamed_k0_zts6mmstv225_im38_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv225_im38_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv225_im38_cma_ena1 = i_unnamed_k0_zts6mmstv225_im38_cma_ena0;
    assign i_unnamed_k0_zts6mmstv225_im38_cma_ena2 = i_unnamed_k0_zts6mmstv225_im38_cma_ena0;

    assign i_unnamed_k0_zts6mmstv225_im38_cma_a0 = i_unnamed_k0_zts6mmstv225_bs1_merged_bit_select_e;
    assign i_unnamed_k0_zts6mmstv225_im38_cma_c0 = i_unnamed_k0_zts6mmstv225_bs2_merged_bit_select_e;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(18),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(36)
    ) i_unnamed_k0_zts6mmstv225_im38_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv225_im38_cma_ena2, i_unnamed_k0_zts6mmstv225_im38_cma_ena1, i_unnamed_k0_zts6mmstv225_im38_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv225_im38_cma_reset, i_unnamed_k0_zts6mmstv225_im38_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv225_im38_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv225_im38_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv225_im38_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(36), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv225_im38_cma_delay ( .xin(i_unnamed_k0_zts6mmstv225_im38_cma_s0), .xout(i_unnamed_k0_zts6mmstv225_im38_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv225_im38_cma_q = $unsigned(i_unnamed_k0_zts6mmstv225_im38_cma_qq[35:0]);

    // i_unnamed_k0_zts6mmstv225_sums_join_1(BITJOIN,3285)@69
    assign i_unnamed_k0_zts6mmstv225_sums_join_1_q = {i_unnamed_k0_zts6mmstv225_sums_align_0_q, i_unnamed_k0_zts6mmstv225_ma25_cma_q, i_unnamed_k0_zts6mmstv225_im38_cma_q};

    // i_unnamed_k0_zts6mmstv225_sums_result_add_0_0(ADD,3294)@69 + 1
    assign i_unnamed_k0_zts6mmstv225_sums_result_add_0_0_a = {1'b0, i_unnamed_k0_zts6mmstv225_sums_join_1_q};
    assign i_unnamed_k0_zts6mmstv225_sums_result_add_0_0_b = {11'b00000000000, i_unnamed_k0_zts6mmstv225_sums_join_4_q};
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_unnamed_k0_zts6mmstv225_sums_result_add_0_0_o <= 120'b0;
        end
        else
        begin
            i_unnamed_k0_zts6mmstv225_sums_result_add_0_0_o <= $unsigned(i_unnamed_k0_zts6mmstv225_sums_result_add_0_0_a) + $unsigned(i_unnamed_k0_zts6mmstv225_sums_result_add_0_0_b);
        end
    end
    assign i_unnamed_k0_zts6mmstv225_sums_result_add_0_0_q = i_unnamed_k0_zts6mmstv225_sums_result_add_0_0_o[119:0];

    // i_unnamed_k0_zts6mmstv225_sums_result_add_1_0(ADD,3296)@70
    assign i_unnamed_k0_zts6mmstv225_sums_result_add_1_0_a = {10'b0000000000, i_unnamed_k0_zts6mmstv225_sums_result_add_0_0_q};
    assign i_unnamed_k0_zts6mmstv225_sums_result_add_1_0_b = {1'b0, i_unnamed_k0_zts6mmstv225_sums_result_add_0_1_q};
    assign i_unnamed_k0_zts6mmstv225_sums_result_add_1_0_o = $unsigned(i_unnamed_k0_zts6mmstv225_sums_result_add_1_0_a) + $unsigned(i_unnamed_k0_zts6mmstv225_sums_result_add_1_0_b);
    assign i_unnamed_k0_zts6mmstv225_sums_result_add_1_0_q = i_unnamed_k0_zts6mmstv225_sums_result_add_1_0_o[129:0];

    // bgTrunc_i_unnamed_k0_zts6mmstv225_sel_x(BITSELECT,204)@70
    assign bgTrunc_i_unnamed_k0_zts6mmstv225_sel_x_in = i_unnamed_k0_zts6mmstv225_sums_result_add_1_0_q[127:0];
    assign bgTrunc_i_unnamed_k0_zts6mmstv225_sel_x_b = bgTrunc_i_unnamed_k0_zts6mmstv225_sel_x_in[63:0];

    // redist417_bgTrunc_i_unnamed_k0_zts6mmstv225_sel_x_b_1(DELAY,4438)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist417_bgTrunc_i_unnamed_k0_zts6mmstv225_sel_x_b_1_q <= '0;
        end
        else
        begin
            redist417_bgTrunc_i_unnamed_k0_zts6mmstv225_sel_x_b_1_q <= $unsigned(bgTrunc_i_unnamed_k0_zts6mmstv225_sel_x_b);
        end
    end

    // redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_notEnable(LOGICAL,4895)
    assign redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_notEnable_q = $unsigned(~ (VCC_q));

    // redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_nor(LOGICAL,4896)
    assign redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_nor_q = ~ (redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_notEnable_q | redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_sticky_ena_q);

    // redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_mem_last(CONSTANT,4892)
    assign redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_mem_last_q = $unsigned(8'b01000000);

    // redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_cmp(LOGICAL,4893)
    assign redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_cmp_b = {1'b0, redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_rdcnt_q};
    assign redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_cmp_q = $unsigned(redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_mem_last_q == redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_cmp_b ? 1'b1 : 1'b0);

    // redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_cmpReg(REG,4894)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_cmpReg_q <= $unsigned(redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_cmp_q);
        end
    end

    // redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_sticky_ena(REG,4897)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_nor_q == 1'b1)
        begin
            redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_sticky_ena_q <= $unsigned(redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_cmpReg_q);
        end
    end

    // redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_enaAnd(LOGICAL,4898)
    assign redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_enaAnd_q = redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_sticky_ena_q & VCC_q;

    // redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_rdcnt(COUNTER,4890)
    // low=0, high=65, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_rdcnt_i <= 7'd0;
            redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_rdcnt_i == 7'd64)
            begin
                redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_rdcnt_eq <= 1'b0;
            end
            if (redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_rdcnt_eq == 1'b1)
            begin
                redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_rdcnt_i <= $unsigned(redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_rdcnt_i) + $unsigned(7'd63);
            end
            else
            begin
                redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_rdcnt_i <= $unsigned(redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_rdcnt_i) + $unsigned(7'd1);
            end
        end
    end
    assign redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_rdcnt_q = redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_rdcnt_i[6:0];

    // redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_inputreg0(DELAY,4887)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_inputreg0_q <= '0;
        end
        else
        begin
            redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_inputreg0_q <= $unsigned(i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out);
        end
    end

    // redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_wraddr(REG,4891)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_wraddr_q <= $unsigned(7'b1000001);
        end
        else
        begin
            redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_wraddr_q <= $unsigned(redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_rdcnt_q);
        end
    end

    // redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_mem(DUALMEM,4889)
    assign redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_mem_ia = $unsigned(redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_inputreg0_q);
    assign redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_mem_aa = redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_wraddr_q;
    assign redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_mem_ab = redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_rdcnt_q;
    assign redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(7),
        .numwords_a(66),
        .width_b(64),
        .widthad_b(7),
        .numwords_b(66),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_mem_dmem (
        .clocken1(redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_mem_reset0),
        .clock1(clock),
        .address_a(redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_mem_aa),
        .data_a(redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_mem_ab),
        .q_b(redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_mem_q = redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_mem_iq[63:0];

    // redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_outputreg0(DELAY,4888)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_outputreg0_q <= '0;
        end
        else
        begin
            redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_outputreg0_q <= $unsigned(redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_mem_q);
        end
    end

    // i_decomposed_k0_zts6mmstv226(SUB,84)@71
    assign i_decomposed_k0_zts6mmstv226_a = {1'b0, redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_outputreg0_q};
    assign i_decomposed_k0_zts6mmstv226_b = {1'b0, redist417_bgTrunc_i_unnamed_k0_zts6mmstv225_sel_x_b_1_q};
    assign i_decomposed_k0_zts6mmstv226_o = $unsigned(i_decomposed_k0_zts6mmstv226_a) - $unsigned(i_decomposed_k0_zts6mmstv226_b);
    assign i_decomposed_k0_zts6mmstv226_q = i_decomposed_k0_zts6mmstv226_o[64:0];

    // bgTrunc_i_decomposed_k0_zts6mmstv226_sel_x(BITSELECT,202)@71
    assign bgTrunc_i_decomposed_k0_zts6mmstv226_sel_x_b = $unsigned(i_decomposed_k0_zts6mmstv226_q[63:0]);

    // i_unnamed_k0_zts6mmstv236(ADD,138)@66
    assign i_unnamed_k0_zts6mmstv236_a = {1'b0, i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x_out_dest_data_out_7_0_0_tpl};
    assign i_unnamed_k0_zts6mmstv236_b = {1'b0, resFinalIntDiv_uid1255_i_unnamed_k0_zts6mmstv223_q};
    assign i_unnamed_k0_zts6mmstv236_o = $unsigned(i_unnamed_k0_zts6mmstv236_a) + $unsigned(i_unnamed_k0_zts6mmstv236_b);
    assign i_unnamed_k0_zts6mmstv236_q = i_unnamed_k0_zts6mmstv236_o[64:0];

    // bgTrunc_i_unnamed_k0_zts6mmstv236_sel_x(BITSELECT,212)@66
    assign bgTrunc_i_unnamed_k0_zts6mmstv236_sel_x_b = i_unnamed_k0_zts6mmstv236_q[63:0];

    // i_unnamed_k0_zts6mmstv237_bs2_merged_bit_select(BITSELECT,4008)@66
    assign i_unnamed_k0_zts6mmstv237_bs2_merged_bit_select_b = bgTrunc_i_unnamed_k0_zts6mmstv236_sel_x_b[63:54];
    assign i_unnamed_k0_zts6mmstv237_bs2_merged_bit_select_c = bgTrunc_i_unnamed_k0_zts6mmstv236_sel_x_b[53:36];
    assign i_unnamed_k0_zts6mmstv237_bs2_merged_bit_select_d = bgTrunc_i_unnamed_k0_zts6mmstv236_sel_x_b[35:18];
    assign i_unnamed_k0_zts6mmstv237_bs2_merged_bit_select_e = bgTrunc_i_unnamed_k0_zts6mmstv236_sel_x_b[17:0];

    // i_unnamed_k0_zts6mmstv237_ma16_cma(CHAINMULTADD,3956)@66 + 3
    assign i_unnamed_k0_zts6mmstv237_ma16_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv237_ma16_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv237_ma16_cma_ena1 = i_unnamed_k0_zts6mmstv237_ma16_cma_ena0;
    assign i_unnamed_k0_zts6mmstv237_ma16_cma_ena2 = i_unnamed_k0_zts6mmstv237_ma16_cma_ena0;

    assign i_unnamed_k0_zts6mmstv237_ma16_cma_a0 = {8'b00000000, i_unnamed_k0_zts6mmstv237_bs1_merged_bit_select_b[9:0]};
    assign i_unnamed_k0_zts6mmstv237_ma16_cma_c0 = i_unnamed_k0_zts6mmstv237_bs2_merged_bit_select_e;
    assign i_unnamed_k0_zts6mmstv237_ma16_cma_a1 = {8'b00000000, i_unnamed_k0_zts6mmstv237_bs2_merged_bit_select_b[9:0]};
    assign i_unnamed_k0_zts6mmstv237_ma16_cma_c1 = i_unnamed_k0_zts6mmstv237_bs1_merged_bit_select_e;
    assign i_unnamed_k0_zts6mmstv237_ma16_cma_a2 = i_unnamed_k0_zts6mmstv237_bs2_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv237_ma16_cma_c2 = i_unnamed_k0_zts6mmstv237_bs1_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv237_ma16_cma_a3 = i_unnamed_k0_zts6mmstv237_bs2_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv237_ma16_cma_c3 = i_unnamed_k0_zts6mmstv237_bs1_merged_bit_select_d;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("none")
    ) i_unnamed_k0_zts6mmstv237_ma16_cma_DSP1 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv237_ma16_cma_ena2, i_unnamed_k0_zts6mmstv237_ma16_cma_ena1, i_unnamed_k0_zts6mmstv237_ma16_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv237_ma16_cma_reset, i_unnamed_k0_zts6mmstv237_ma16_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv237_ma16_cma_a3),
        .by(i_unnamed_k0_zts6mmstv237_ma16_cma_a2),
        .ax(i_unnamed_k0_zts6mmstv237_ma16_cma_c3),
        .bx(i_unnamed_k0_zts6mmstv237_ma16_cma_c2),
        .chainout(i_unnamed_k0_zts6mmstv237_ma16_cma_s2),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .resulta(),
        .resultb(),
        .dftout()
    );
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("true"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(38)
    ) i_unnamed_k0_zts6mmstv237_ma16_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv237_ma16_cma_ena2, i_unnamed_k0_zts6mmstv237_ma16_cma_ena1, i_unnamed_k0_zts6mmstv237_ma16_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv237_ma16_cma_reset, i_unnamed_k0_zts6mmstv237_ma16_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv237_ma16_cma_a1),
        .by(i_unnamed_k0_zts6mmstv237_ma16_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv237_ma16_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv237_ma16_cma_c0),
        .chainin(i_unnamed_k0_zts6mmstv237_ma16_cma_s2),
        .resulta(i_unnamed_k0_zts6mmstv237_ma16_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(38), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv237_ma16_cma_delay ( .xin(i_unnamed_k0_zts6mmstv237_ma16_cma_s0), .xout(i_unnamed_k0_zts6mmstv237_ma16_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv237_ma16_cma_q = $unsigned(i_unnamed_k0_zts6mmstv237_ma16_cma_qq[37:0]);

    // i_unnamed_k0_zts6mmstv237_sums_align_8(BITSHIFT,3454)@69
    assign i_unnamed_k0_zts6mmstv237_sums_align_8_qint = { i_unnamed_k0_zts6mmstv237_ma16_cma_q, 54'b000000000000000000000000000000000000000000000000000000 };
    assign i_unnamed_k0_zts6mmstv237_sums_align_8_q = i_unnamed_k0_zts6mmstv237_sums_align_8_qint[91:0];

    // i_unnamed_k0_zts6mmstv237_im0_cma(CHAINMULTADD,3903)@66 + 3
    assign i_unnamed_k0_zts6mmstv237_im0_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv237_im0_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv237_im0_cma_ena1 = i_unnamed_k0_zts6mmstv237_im0_cma_ena0;
    assign i_unnamed_k0_zts6mmstv237_im0_cma_ena2 = i_unnamed_k0_zts6mmstv237_im0_cma_ena0;

    assign i_unnamed_k0_zts6mmstv237_im0_cma_a0 = i_unnamed_k0_zts6mmstv237_bs1_merged_bit_select_b;
    assign i_unnamed_k0_zts6mmstv237_im0_cma_c0 = i_unnamed_k0_zts6mmstv237_bs2_merged_bit_select_b;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(10),
        .ax_clock("0"),
        .ax_width(10),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(20)
    ) i_unnamed_k0_zts6mmstv237_im0_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv237_im0_cma_ena2, i_unnamed_k0_zts6mmstv237_im0_cma_ena1, i_unnamed_k0_zts6mmstv237_im0_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv237_im0_cma_reset, i_unnamed_k0_zts6mmstv237_im0_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv237_im0_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv237_im0_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv237_im0_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(20), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv237_im0_cma_delay ( .xin(i_unnamed_k0_zts6mmstv237_im0_cma_s0), .xout(i_unnamed_k0_zts6mmstv237_im0_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv237_im0_cma_q = $unsigned(i_unnamed_k0_zts6mmstv237_im0_cma_qq[19:0]);

    // i_unnamed_k0_zts6mmstv237_sums_align_6(BITSHIFT,3452)@69
    assign i_unnamed_k0_zts6mmstv237_sums_align_6_qint = { i_unnamed_k0_zts6mmstv237_im0_cma_q, 8'b00000000 };
    assign i_unnamed_k0_zts6mmstv237_sums_align_6_q = i_unnamed_k0_zts6mmstv237_sums_align_6_qint[27:0];

    // i_unnamed_k0_zts6mmstv237_im13_cma(CHAINMULTADD,3904)@66 + 3
    assign i_unnamed_k0_zts6mmstv237_im13_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv237_im13_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv237_im13_cma_ena1 = i_unnamed_k0_zts6mmstv237_im13_cma_ena0;
    assign i_unnamed_k0_zts6mmstv237_im13_cma_ena2 = i_unnamed_k0_zts6mmstv237_im13_cma_ena0;

    assign i_unnamed_k0_zts6mmstv237_im13_cma_a0 = i_unnamed_k0_zts6mmstv237_bs2_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv237_im13_cma_c0 = i_unnamed_k0_zts6mmstv237_bs1_merged_bit_select_b;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(10),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(28)
    ) i_unnamed_k0_zts6mmstv237_im13_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv237_im13_cma_ena2, i_unnamed_k0_zts6mmstv237_im13_cma_ena1, i_unnamed_k0_zts6mmstv237_im13_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv237_im13_cma_reset, i_unnamed_k0_zts6mmstv237_im13_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv237_im13_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv237_im13_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv237_im13_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(28), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv237_im13_cma_delay ( .xin(i_unnamed_k0_zts6mmstv237_im13_cma_s0), .xout(i_unnamed_k0_zts6mmstv237_im13_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv237_im13_cma_q = $unsigned(i_unnamed_k0_zts6mmstv237_im13_cma_qq[27:0]);

    // i_unnamed_k0_zts6mmstv237_im30_cma(CHAINMULTADD,3905)@66 + 3
    assign i_unnamed_k0_zts6mmstv237_im30_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv237_im30_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv237_im30_cma_ena1 = i_unnamed_k0_zts6mmstv237_im30_cma_ena0;
    assign i_unnamed_k0_zts6mmstv237_im30_cma_ena2 = i_unnamed_k0_zts6mmstv237_im30_cma_ena0;

    assign i_unnamed_k0_zts6mmstv237_im30_cma_a0 = i_unnamed_k0_zts6mmstv237_bs1_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv237_im30_cma_c0 = i_unnamed_k0_zts6mmstv237_bs2_merged_bit_select_e;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(18),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(36)
    ) i_unnamed_k0_zts6mmstv237_im30_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv237_im30_cma_ena2, i_unnamed_k0_zts6mmstv237_im30_cma_ena1, i_unnamed_k0_zts6mmstv237_im30_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv237_im30_cma_reset, i_unnamed_k0_zts6mmstv237_im30_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv237_im30_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv237_im30_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv237_im30_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(36), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv237_im30_cma_delay ( .xin(i_unnamed_k0_zts6mmstv237_im30_cma_s0), .xout(i_unnamed_k0_zts6mmstv237_im30_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv237_im30_cma_q = $unsigned(i_unnamed_k0_zts6mmstv237_im30_cma_qq[35:0]);

    // i_unnamed_k0_zts6mmstv237_sums_align_5(BITSHIFT,3451)@69
    assign i_unnamed_k0_zts6mmstv237_sums_align_5_qint = { i_unnamed_k0_zts6mmstv237_im30_cma_q, 36'b000000000000000000000000000000000000 };
    assign i_unnamed_k0_zts6mmstv237_sums_align_5_q = i_unnamed_k0_zts6mmstv237_sums_align_5_qint[71:0];

    // i_unnamed_k0_zts6mmstv237_sums_join_7(BITJOIN,3453)@69
    assign i_unnamed_k0_zts6mmstv237_sums_join_7_q = {i_unnamed_k0_zts6mmstv237_sums_align_6_q, i_unnamed_k0_zts6mmstv237_im13_cma_q, i_unnamed_k0_zts6mmstv237_sums_align_5_q};

    // i_unnamed_k0_zts6mmstv237_sums_result_add_0_1(ADD,3457)@69 + 1
    assign i_unnamed_k0_zts6mmstv237_sums_result_add_0_1_a = {1'b0, i_unnamed_k0_zts6mmstv237_sums_join_7_q};
    assign i_unnamed_k0_zts6mmstv237_sums_result_add_0_1_b = {37'b0000000000000000000000000000000000000, i_unnamed_k0_zts6mmstv237_sums_align_8_q};
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_unnamed_k0_zts6mmstv237_sums_result_add_0_1_o <= 129'b0;
        end
        else
        begin
            i_unnamed_k0_zts6mmstv237_sums_result_add_0_1_o <= $unsigned(i_unnamed_k0_zts6mmstv237_sums_result_add_0_1_a) + $unsigned(i_unnamed_k0_zts6mmstv237_sums_result_add_0_1_b);
        end
    end
    assign i_unnamed_k0_zts6mmstv237_sums_result_add_0_1_q = i_unnamed_k0_zts6mmstv237_sums_result_add_0_1_o[128:0];

    // i_unnamed_k0_zts6mmstv237_ma8_cma(CHAINMULTADD,3955)@66 + 3
    assign i_unnamed_k0_zts6mmstv237_ma8_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv237_ma8_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv237_ma8_cma_ena1 = i_unnamed_k0_zts6mmstv237_ma8_cma_ena0;
    assign i_unnamed_k0_zts6mmstv237_ma8_cma_ena2 = i_unnamed_k0_zts6mmstv237_ma8_cma_ena0;

    assign i_unnamed_k0_zts6mmstv237_ma8_cma_a0 = {8'b00000000, i_unnamed_k0_zts6mmstv237_bs2_merged_bit_select_b[9:0]};
    assign i_unnamed_k0_zts6mmstv237_ma8_cma_c0 = i_unnamed_k0_zts6mmstv237_bs1_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv237_ma8_cma_a1 = i_unnamed_k0_zts6mmstv237_bs2_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv237_ma8_cma_c1 = i_unnamed_k0_zts6mmstv237_bs1_merged_bit_select_c;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(37)
    ) i_unnamed_k0_zts6mmstv237_ma8_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv237_ma8_cma_ena2, i_unnamed_k0_zts6mmstv237_ma8_cma_ena1, i_unnamed_k0_zts6mmstv237_ma8_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv237_ma8_cma_reset, i_unnamed_k0_zts6mmstv237_ma8_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv237_ma8_cma_a1),
        .by(i_unnamed_k0_zts6mmstv237_ma8_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv237_ma8_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv237_ma8_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv237_ma8_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(37), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv237_ma8_cma_delay ( .xin(i_unnamed_k0_zts6mmstv237_ma8_cma_s0), .xout(i_unnamed_k0_zts6mmstv237_ma8_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv237_ma8_cma_q = $unsigned(i_unnamed_k0_zts6mmstv237_ma8_cma_qq[36:0]);

    // i_unnamed_k0_zts6mmstv237_sums_align_3(BITSHIFT,3449)@69
    assign i_unnamed_k0_zts6mmstv237_sums_align_3_qint = { i_unnamed_k0_zts6mmstv237_ma8_cma_q, 17'b00000000000000000 };
    assign i_unnamed_k0_zts6mmstv237_sums_align_3_q = i_unnamed_k0_zts6mmstv237_sums_align_3_qint[53:0];

    // i_unnamed_k0_zts6mmstv237_ma33_cma(CHAINMULTADD,3958)@66 + 3
    assign i_unnamed_k0_zts6mmstv237_ma33_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv237_ma33_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv237_ma33_cma_ena1 = i_unnamed_k0_zts6mmstv237_ma33_cma_ena0;
    assign i_unnamed_k0_zts6mmstv237_ma33_cma_ena2 = i_unnamed_k0_zts6mmstv237_ma33_cma_ena0;

    assign i_unnamed_k0_zts6mmstv237_ma33_cma_a0 = i_unnamed_k0_zts6mmstv237_bs2_merged_bit_select_e;
    assign i_unnamed_k0_zts6mmstv237_ma33_cma_c0 = i_unnamed_k0_zts6mmstv237_bs1_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv237_ma33_cma_a1 = i_unnamed_k0_zts6mmstv237_bs2_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv237_ma33_cma_c1 = i_unnamed_k0_zts6mmstv237_bs1_merged_bit_select_e;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(37)
    ) i_unnamed_k0_zts6mmstv237_ma33_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv237_ma33_cma_ena2, i_unnamed_k0_zts6mmstv237_ma33_cma_ena1, i_unnamed_k0_zts6mmstv237_ma33_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv237_ma33_cma_reset, i_unnamed_k0_zts6mmstv237_ma33_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv237_ma33_cma_a1),
        .by(i_unnamed_k0_zts6mmstv237_ma33_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv237_ma33_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv237_ma33_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv237_ma33_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(37), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv237_ma33_cma_delay ( .xin(i_unnamed_k0_zts6mmstv237_ma33_cma_s0), .xout(i_unnamed_k0_zts6mmstv237_ma33_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv237_ma33_cma_q = $unsigned(i_unnamed_k0_zts6mmstv237_ma33_cma_qq[36:0]);

    // i_unnamed_k0_zts6mmstv237_sums_align_2(BITSHIFT,3448)@69
    assign i_unnamed_k0_zts6mmstv237_sums_align_2_qint = { i_unnamed_k0_zts6mmstv237_ma33_cma_q, 18'b000000000000000000 };
    assign i_unnamed_k0_zts6mmstv237_sums_align_2_q = i_unnamed_k0_zts6mmstv237_sums_align_2_qint[54:0];

    // i_unnamed_k0_zts6mmstv237_sums_join_4(BITJOIN,3450)@69
    assign i_unnamed_k0_zts6mmstv237_sums_join_4_q = {i_unnamed_k0_zts6mmstv237_sums_align_3_q, i_unnamed_k0_zts6mmstv237_sums_align_2_q};

    // i_unnamed_k0_zts6mmstv237_ma3_cma(CHAINMULTADD,3954)@66 + 3
    assign i_unnamed_k0_zts6mmstv237_ma3_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv237_ma3_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv237_ma3_cma_ena1 = i_unnamed_k0_zts6mmstv237_ma3_cma_ena0;
    assign i_unnamed_k0_zts6mmstv237_ma3_cma_ena2 = i_unnamed_k0_zts6mmstv237_ma3_cma_ena0;

    assign i_unnamed_k0_zts6mmstv237_ma3_cma_a0 = i_unnamed_k0_zts6mmstv237_bs1_merged_bit_select_b;
    assign i_unnamed_k0_zts6mmstv237_ma3_cma_c0 = i_unnamed_k0_zts6mmstv237_bs2_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv237_ma3_cma_a1 = i_unnamed_k0_zts6mmstv237_bs2_merged_bit_select_b;
    assign i_unnamed_k0_zts6mmstv237_ma3_cma_c1 = i_unnamed_k0_zts6mmstv237_bs1_merged_bit_select_c;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(10),
        .by_clock("0"),
        .by_width(10),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(29)
    ) i_unnamed_k0_zts6mmstv237_ma3_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv237_ma3_cma_ena2, i_unnamed_k0_zts6mmstv237_ma3_cma_ena1, i_unnamed_k0_zts6mmstv237_ma3_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv237_ma3_cma_reset, i_unnamed_k0_zts6mmstv237_ma3_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv237_ma3_cma_a1),
        .by(i_unnamed_k0_zts6mmstv237_ma3_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv237_ma3_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv237_ma3_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv237_ma3_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(29), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv237_ma3_cma_delay ( .xin(i_unnamed_k0_zts6mmstv237_ma3_cma_s0), .xout(i_unnamed_k0_zts6mmstv237_ma3_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv237_ma3_cma_q = $unsigned(i_unnamed_k0_zts6mmstv237_ma3_cma_qq[28:0]);

    // i_unnamed_k0_zts6mmstv237_sums_align_0(BITSHIFT,3446)@69
    assign i_unnamed_k0_zts6mmstv237_sums_align_0_qint = { i_unnamed_k0_zts6mmstv237_ma3_cma_q, 17'b00000000000000000 };
    assign i_unnamed_k0_zts6mmstv237_sums_align_0_q = i_unnamed_k0_zts6mmstv237_sums_align_0_qint[45:0];

    // i_unnamed_k0_zts6mmstv237_ma25_cma(CHAINMULTADD,3957)@66 + 3
    assign i_unnamed_k0_zts6mmstv237_ma25_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv237_ma25_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv237_ma25_cma_ena1 = i_unnamed_k0_zts6mmstv237_ma25_cma_ena0;
    assign i_unnamed_k0_zts6mmstv237_ma25_cma_ena2 = i_unnamed_k0_zts6mmstv237_ma25_cma_ena0;

    assign i_unnamed_k0_zts6mmstv237_ma25_cma_a0 = i_unnamed_k0_zts6mmstv237_bs2_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv237_ma25_cma_c0 = i_unnamed_k0_zts6mmstv237_bs1_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv237_ma25_cma_a1 = i_unnamed_k0_zts6mmstv237_bs2_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv237_ma25_cma_c1 = i_unnamed_k0_zts6mmstv237_bs1_merged_bit_select_e;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(37)
    ) i_unnamed_k0_zts6mmstv237_ma25_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv237_ma25_cma_ena2, i_unnamed_k0_zts6mmstv237_ma25_cma_ena1, i_unnamed_k0_zts6mmstv237_ma25_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv237_ma25_cma_reset, i_unnamed_k0_zts6mmstv237_ma25_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv237_ma25_cma_a1),
        .by(i_unnamed_k0_zts6mmstv237_ma25_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv237_ma25_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv237_ma25_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv237_ma25_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(37), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv237_ma25_cma_delay ( .xin(i_unnamed_k0_zts6mmstv237_ma25_cma_s0), .xout(i_unnamed_k0_zts6mmstv237_ma25_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv237_ma25_cma_q = $unsigned(i_unnamed_k0_zts6mmstv237_ma25_cma_qq[36:0]);

    // i_unnamed_k0_zts6mmstv237_im38_cma(CHAINMULTADD,3906)@66 + 3
    assign i_unnamed_k0_zts6mmstv237_im38_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv237_im38_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv237_im38_cma_ena1 = i_unnamed_k0_zts6mmstv237_im38_cma_ena0;
    assign i_unnamed_k0_zts6mmstv237_im38_cma_ena2 = i_unnamed_k0_zts6mmstv237_im38_cma_ena0;

    assign i_unnamed_k0_zts6mmstv237_im38_cma_a0 = i_unnamed_k0_zts6mmstv237_bs1_merged_bit_select_e;
    assign i_unnamed_k0_zts6mmstv237_im38_cma_c0 = i_unnamed_k0_zts6mmstv237_bs2_merged_bit_select_e;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(18),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(36)
    ) i_unnamed_k0_zts6mmstv237_im38_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv237_im38_cma_ena2, i_unnamed_k0_zts6mmstv237_im38_cma_ena1, i_unnamed_k0_zts6mmstv237_im38_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv237_im38_cma_reset, i_unnamed_k0_zts6mmstv237_im38_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv237_im38_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv237_im38_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv237_im38_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(36), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv237_im38_cma_delay ( .xin(i_unnamed_k0_zts6mmstv237_im38_cma_s0), .xout(i_unnamed_k0_zts6mmstv237_im38_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv237_im38_cma_q = $unsigned(i_unnamed_k0_zts6mmstv237_im38_cma_qq[35:0]);

    // i_unnamed_k0_zts6mmstv237_sums_join_1(BITJOIN,3447)@69
    assign i_unnamed_k0_zts6mmstv237_sums_join_1_q = {i_unnamed_k0_zts6mmstv237_sums_align_0_q, i_unnamed_k0_zts6mmstv237_ma25_cma_q, i_unnamed_k0_zts6mmstv237_im38_cma_q};

    // i_unnamed_k0_zts6mmstv237_sums_result_add_0_0(ADD,3456)@69 + 1
    assign i_unnamed_k0_zts6mmstv237_sums_result_add_0_0_a = {1'b0, i_unnamed_k0_zts6mmstv237_sums_join_1_q};
    assign i_unnamed_k0_zts6mmstv237_sums_result_add_0_0_b = {11'b00000000000, i_unnamed_k0_zts6mmstv237_sums_join_4_q};
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_unnamed_k0_zts6mmstv237_sums_result_add_0_0_o <= 120'b0;
        end
        else
        begin
            i_unnamed_k0_zts6mmstv237_sums_result_add_0_0_o <= $unsigned(i_unnamed_k0_zts6mmstv237_sums_result_add_0_0_a) + $unsigned(i_unnamed_k0_zts6mmstv237_sums_result_add_0_0_b);
        end
    end
    assign i_unnamed_k0_zts6mmstv237_sums_result_add_0_0_q = i_unnamed_k0_zts6mmstv237_sums_result_add_0_0_o[119:0];

    // i_unnamed_k0_zts6mmstv237_sums_result_add_1_0(ADD,3458)@70
    assign i_unnamed_k0_zts6mmstv237_sums_result_add_1_0_a = {10'b0000000000, i_unnamed_k0_zts6mmstv237_sums_result_add_0_0_q};
    assign i_unnamed_k0_zts6mmstv237_sums_result_add_1_0_b = {1'b0, i_unnamed_k0_zts6mmstv237_sums_result_add_0_1_q};
    assign i_unnamed_k0_zts6mmstv237_sums_result_add_1_0_o = $unsigned(i_unnamed_k0_zts6mmstv237_sums_result_add_1_0_a) + $unsigned(i_unnamed_k0_zts6mmstv237_sums_result_add_1_0_b);
    assign i_unnamed_k0_zts6mmstv237_sums_result_add_1_0_q = i_unnamed_k0_zts6mmstv237_sums_result_add_1_0_o[129:0];

    // bgTrunc_i_unnamed_k0_zts6mmstv237_sel_x(BITSELECT,213)@70
    assign bgTrunc_i_unnamed_k0_zts6mmstv237_sel_x_in = i_unnamed_k0_zts6mmstv237_sums_result_add_1_0_q[127:0];
    assign bgTrunc_i_unnamed_k0_zts6mmstv237_sel_x_b = bgTrunc_i_unnamed_k0_zts6mmstv237_sel_x_in[63:0];

    // redist414_bgTrunc_i_unnamed_k0_zts6mmstv237_sel_x_b_1(DELAY,4435)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist414_bgTrunc_i_unnamed_k0_zts6mmstv237_sel_x_b_1_q <= '0;
        end
        else
        begin
            redist414_bgTrunc_i_unnamed_k0_zts6mmstv237_sel_x_b_1_q <= $unsigned(bgTrunc_i_unnamed_k0_zts6mmstv237_sel_x_b);
        end
    end

    // i_unnamed_k0_zts6mmstv238(ADD,140)@71
    assign i_unnamed_k0_zts6mmstv238_a = {1'b0, redist414_bgTrunc_i_unnamed_k0_zts6mmstv237_sel_x_b_1_q};
    assign i_unnamed_k0_zts6mmstv238_b = {1'b0, i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer39_k0_zts6mmstv29_aunroll_x_out_dest_data_out_8_0_1_tpl};
    assign i_unnamed_k0_zts6mmstv238_o = $unsigned(i_unnamed_k0_zts6mmstv238_a) + $unsigned(i_unnamed_k0_zts6mmstv238_b);
    assign i_unnamed_k0_zts6mmstv238_q = i_unnamed_k0_zts6mmstv238_o[64:0];

    // bgTrunc_i_unnamed_k0_zts6mmstv238_sel_x(BITSELECT,214)@71
    assign bgTrunc_i_unnamed_k0_zts6mmstv238_sel_x_b = i_unnamed_k0_zts6mmstv238_q[63:0];

    // i_unnamed_k0_zts6mmstv239(ADD,141)@71
    assign i_unnamed_k0_zts6mmstv239_a = {1'b0, bgTrunc_i_unnamed_k0_zts6mmstv238_sel_x_b};
    assign i_unnamed_k0_zts6mmstv239_b = {1'b0, bgTrunc_i_decomposed_k0_zts6mmstv226_sel_x_b};
    assign i_unnamed_k0_zts6mmstv239_o = $unsigned(i_unnamed_k0_zts6mmstv239_a) + $unsigned(i_unnamed_k0_zts6mmstv239_b);
    assign i_unnamed_k0_zts6mmstv239_q = i_unnamed_k0_zts6mmstv239_o[64:0];

    // bgTrunc_i_unnamed_k0_zts6mmstv239_sel_x(BITSELECT,215)@71
    assign bgTrunc_i_unnamed_k0_zts6mmstv239_sel_x_b = i_unnamed_k0_zts6mmstv239_q[63:0];

    // dupName_0_i_unnamed_k0_zts6mmstv20_narrow_x(BITSELECT,270)@71
    assign dupName_0_i_unnamed_k0_zts6mmstv20_narrow_x_b = bgTrunc_i_unnamed_k0_zts6mmstv239_sel_x_b[61:0];

    // redist389_dupName_0_i_unnamed_k0_zts6mmstv20_narrow_x_b_1(DELAY,4410)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist389_dupName_0_i_unnamed_k0_zts6mmstv20_narrow_x_b_1_q <= '0;
        end
        else
        begin
            redist389_dupName_0_i_unnamed_k0_zts6mmstv20_narrow_x_b_1_q <= $unsigned(dupName_0_i_unnamed_k0_zts6mmstv20_narrow_x_b);
        end
    end

    // dupName_0_i_unnamed_k0_zts6mmstv20_shift_join_x(BITJOIN,271)@72
    assign dupName_0_i_unnamed_k0_zts6mmstv20_shift_join_x_q = {redist389_dupName_0_i_unnamed_k0_zts6mmstv20_narrow_x_b_1_q, i_unnamed_k0_zts6mmstv235_vt_const_1_q};

    // valid_fanout_reg14(REG,3186)@71 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg14_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg14_q <= $unsigned(redist396_sync_together154_aunroll_x_in_i_valid_70_q);
        end
    end

    // i_llvm_fpga_sync_buffer_p1024f32_arg9_sync_buffer_k0_zts6mmstv240(BLACKBOX,121)@0
    // in in_i_dependence@72
    // in in_valid_in@72
    // out out_buffer_out@72
    // out out_valid_out@72
    k0_ZTS6MMstv2_i_llvm_fpga_sync_buffer_p10001uffer_k0_zts6mmstv20 thei_llvm_fpga_sync_buffer_p1024f32_arg9_sync_buffer_k0_zts6mmstv240 (
        .in_buffer_in(in_arg9),
        .in_i_dependence(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg14_q),
        .out_buffer_out(i_llvm_fpga_sync_buffer_p1024f32_arg9_sync_buffer_k0_zts6mmstv240_out_buffer_out),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_sync_buffer_p1024f32_arg9_sync_buffer_k0_zts6mmstv240_vt_select_63(BITSELECT,124)@72
    assign i_llvm_fpga_sync_buffer_p1024f32_arg9_sync_buffer_k0_zts6mmstv240_vt_select_63_b = i_llvm_fpga_sync_buffer_p1024f32_arg9_sync_buffer_k0_zts6mmstv240_out_buffer_out[63:10];

    // i_llvm_fpga_sync_buffer_p1024f32_arg9_sync_buffer_k0_zts6mmstv240_vt_join(BITJOIN,123)@72
    assign i_llvm_fpga_sync_buffer_p1024f32_arg9_sync_buffer_k0_zts6mmstv240_vt_join_q = {i_llvm_fpga_sync_buffer_p1024f32_arg9_sync_buffer_k0_zts6mmstv240_vt_select_63_b, i_llvm_fpga_sync_buffer_p1024f32_arg13_sync_buffer27_k0_zts6mmstv255_vt_const_9_q};

    // dupName_0_i_unnamed_k0_zts6mmstv20_add_x(ADD,268)@72
    assign dupName_0_i_unnamed_k0_zts6mmstv20_add_x_a = {1'b0, i_llvm_fpga_sync_buffer_p1024f32_arg9_sync_buffer_k0_zts6mmstv240_vt_join_q};
    assign dupName_0_i_unnamed_k0_zts6mmstv20_add_x_b = {1'b0, dupName_0_i_unnamed_k0_zts6mmstv20_shift_join_x_q};
    assign dupName_0_i_unnamed_k0_zts6mmstv20_add_x_o = $unsigned(dupName_0_i_unnamed_k0_zts6mmstv20_add_x_a) + $unsigned(dupName_0_i_unnamed_k0_zts6mmstv20_add_x_b);
    assign dupName_0_i_unnamed_k0_zts6mmstv20_add_x_q = dupName_0_i_unnamed_k0_zts6mmstv20_add_x_o[64:0];

    // dupName_0_i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x(BITSELECT,273)@72
    assign dupName_0_i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x_b = dupName_0_i_unnamed_k0_zts6mmstv20_add_x_q[63:0];

    // i_unnamed_k0_zts6mmstv241_vt_select_63(BITSELECT,144)@72
    assign i_unnamed_k0_zts6mmstv241_vt_select_63_b = dupName_0_i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x_b[63:2];

    // i_unnamed_k0_zts6mmstv241_vt_join(BITJOIN,143)@72
    assign i_unnamed_k0_zts6mmstv241_vt_join_q = {i_unnamed_k0_zts6mmstv241_vt_select_63_b, i_unnamed_k0_zts6mmstv235_vt_const_1_q};

    // i_unnamed_k0_zts6mmstv230(ADD,131)@66
    assign i_unnamed_k0_zts6mmstv230_a = {1'b0, i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x_out_dest_data_out_10_0_0_tpl};
    assign i_unnamed_k0_zts6mmstv230_b = {1'b0, resFinalIntDiv_uid1255_i_unnamed_k0_zts6mmstv223_q};
    assign i_unnamed_k0_zts6mmstv230_o = $unsigned(i_unnamed_k0_zts6mmstv230_a) + $unsigned(i_unnamed_k0_zts6mmstv230_b);
    assign i_unnamed_k0_zts6mmstv230_q = i_unnamed_k0_zts6mmstv230_o[64:0];

    // bgTrunc_i_unnamed_k0_zts6mmstv230_sel_x(BITSELECT,208)@66
    assign bgTrunc_i_unnamed_k0_zts6mmstv230_sel_x_b = i_unnamed_k0_zts6mmstv230_q[63:0];

    // i_unnamed_k0_zts6mmstv231_bs2_merged_bit_select(BITSELECT,4007)@66
    assign i_unnamed_k0_zts6mmstv231_bs2_merged_bit_select_b = bgTrunc_i_unnamed_k0_zts6mmstv230_sel_x_b[63:54];
    assign i_unnamed_k0_zts6mmstv231_bs2_merged_bit_select_c = bgTrunc_i_unnamed_k0_zts6mmstv230_sel_x_b[53:36];
    assign i_unnamed_k0_zts6mmstv231_bs2_merged_bit_select_d = bgTrunc_i_unnamed_k0_zts6mmstv230_sel_x_b[35:18];
    assign i_unnamed_k0_zts6mmstv231_bs2_merged_bit_select_e = bgTrunc_i_unnamed_k0_zts6mmstv230_sel_x_b[17:0];

    // i_unnamed_k0_zts6mmstv231_ma16_cma(CHAINMULTADD,3951)@66 + 3
    assign i_unnamed_k0_zts6mmstv231_ma16_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv231_ma16_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv231_ma16_cma_ena1 = i_unnamed_k0_zts6mmstv231_ma16_cma_ena0;
    assign i_unnamed_k0_zts6mmstv231_ma16_cma_ena2 = i_unnamed_k0_zts6mmstv231_ma16_cma_ena0;

    assign i_unnamed_k0_zts6mmstv231_ma16_cma_a0 = {8'b00000000, i_unnamed_k0_zts6mmstv231_bs1_merged_bit_select_b[9:0]};
    assign i_unnamed_k0_zts6mmstv231_ma16_cma_c0 = i_unnamed_k0_zts6mmstv231_bs2_merged_bit_select_e;
    assign i_unnamed_k0_zts6mmstv231_ma16_cma_a1 = {8'b00000000, i_unnamed_k0_zts6mmstv231_bs2_merged_bit_select_b[9:0]};
    assign i_unnamed_k0_zts6mmstv231_ma16_cma_c1 = i_unnamed_k0_zts6mmstv231_bs1_merged_bit_select_e;
    assign i_unnamed_k0_zts6mmstv231_ma16_cma_a2 = i_unnamed_k0_zts6mmstv231_bs2_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv231_ma16_cma_c2 = i_unnamed_k0_zts6mmstv231_bs1_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv231_ma16_cma_a3 = i_unnamed_k0_zts6mmstv231_bs2_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv231_ma16_cma_c3 = i_unnamed_k0_zts6mmstv231_bs1_merged_bit_select_d;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("none")
    ) i_unnamed_k0_zts6mmstv231_ma16_cma_DSP1 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv231_ma16_cma_ena2, i_unnamed_k0_zts6mmstv231_ma16_cma_ena1, i_unnamed_k0_zts6mmstv231_ma16_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv231_ma16_cma_reset, i_unnamed_k0_zts6mmstv231_ma16_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv231_ma16_cma_a3),
        .by(i_unnamed_k0_zts6mmstv231_ma16_cma_a2),
        .ax(i_unnamed_k0_zts6mmstv231_ma16_cma_c3),
        .bx(i_unnamed_k0_zts6mmstv231_ma16_cma_c2),
        .chainout(i_unnamed_k0_zts6mmstv231_ma16_cma_s2),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .resulta(),
        .resultb(),
        .dftout()
    );
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("true"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(38)
    ) i_unnamed_k0_zts6mmstv231_ma16_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv231_ma16_cma_ena2, i_unnamed_k0_zts6mmstv231_ma16_cma_ena1, i_unnamed_k0_zts6mmstv231_ma16_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv231_ma16_cma_reset, i_unnamed_k0_zts6mmstv231_ma16_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv231_ma16_cma_a1),
        .by(i_unnamed_k0_zts6mmstv231_ma16_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv231_ma16_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv231_ma16_cma_c0),
        .chainin(i_unnamed_k0_zts6mmstv231_ma16_cma_s2),
        .resulta(i_unnamed_k0_zts6mmstv231_ma16_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(38), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv231_ma16_cma_delay ( .xin(i_unnamed_k0_zts6mmstv231_ma16_cma_s0), .xout(i_unnamed_k0_zts6mmstv231_ma16_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv231_ma16_cma_q = $unsigned(i_unnamed_k0_zts6mmstv231_ma16_cma_qq[37:0]);

    // i_unnamed_k0_zts6mmstv231_sums_align_8(BITSHIFT,3400)@69
    assign i_unnamed_k0_zts6mmstv231_sums_align_8_qint = { i_unnamed_k0_zts6mmstv231_ma16_cma_q, 54'b000000000000000000000000000000000000000000000000000000 };
    assign i_unnamed_k0_zts6mmstv231_sums_align_8_q = i_unnamed_k0_zts6mmstv231_sums_align_8_qint[91:0];

    // i_unnamed_k0_zts6mmstv231_im0_cma(CHAINMULTADD,3899)@66 + 3
    assign i_unnamed_k0_zts6mmstv231_im0_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv231_im0_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv231_im0_cma_ena1 = i_unnamed_k0_zts6mmstv231_im0_cma_ena0;
    assign i_unnamed_k0_zts6mmstv231_im0_cma_ena2 = i_unnamed_k0_zts6mmstv231_im0_cma_ena0;

    assign i_unnamed_k0_zts6mmstv231_im0_cma_a0 = i_unnamed_k0_zts6mmstv231_bs1_merged_bit_select_b;
    assign i_unnamed_k0_zts6mmstv231_im0_cma_c0 = i_unnamed_k0_zts6mmstv231_bs2_merged_bit_select_b;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(10),
        .ax_clock("0"),
        .ax_width(10),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(20)
    ) i_unnamed_k0_zts6mmstv231_im0_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv231_im0_cma_ena2, i_unnamed_k0_zts6mmstv231_im0_cma_ena1, i_unnamed_k0_zts6mmstv231_im0_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv231_im0_cma_reset, i_unnamed_k0_zts6mmstv231_im0_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv231_im0_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv231_im0_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv231_im0_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(20), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv231_im0_cma_delay ( .xin(i_unnamed_k0_zts6mmstv231_im0_cma_s0), .xout(i_unnamed_k0_zts6mmstv231_im0_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv231_im0_cma_q = $unsigned(i_unnamed_k0_zts6mmstv231_im0_cma_qq[19:0]);

    // i_unnamed_k0_zts6mmstv231_sums_align_6(BITSHIFT,3398)@69
    assign i_unnamed_k0_zts6mmstv231_sums_align_6_qint = { i_unnamed_k0_zts6mmstv231_im0_cma_q, 8'b00000000 };
    assign i_unnamed_k0_zts6mmstv231_sums_align_6_q = i_unnamed_k0_zts6mmstv231_sums_align_6_qint[27:0];

    // i_unnamed_k0_zts6mmstv231_im13_cma(CHAINMULTADD,3900)@66 + 3
    assign i_unnamed_k0_zts6mmstv231_im13_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv231_im13_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv231_im13_cma_ena1 = i_unnamed_k0_zts6mmstv231_im13_cma_ena0;
    assign i_unnamed_k0_zts6mmstv231_im13_cma_ena2 = i_unnamed_k0_zts6mmstv231_im13_cma_ena0;

    assign i_unnamed_k0_zts6mmstv231_im13_cma_a0 = i_unnamed_k0_zts6mmstv231_bs2_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv231_im13_cma_c0 = i_unnamed_k0_zts6mmstv231_bs1_merged_bit_select_b;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(10),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(28)
    ) i_unnamed_k0_zts6mmstv231_im13_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv231_im13_cma_ena2, i_unnamed_k0_zts6mmstv231_im13_cma_ena1, i_unnamed_k0_zts6mmstv231_im13_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv231_im13_cma_reset, i_unnamed_k0_zts6mmstv231_im13_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv231_im13_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv231_im13_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv231_im13_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(28), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv231_im13_cma_delay ( .xin(i_unnamed_k0_zts6mmstv231_im13_cma_s0), .xout(i_unnamed_k0_zts6mmstv231_im13_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv231_im13_cma_q = $unsigned(i_unnamed_k0_zts6mmstv231_im13_cma_qq[27:0]);

    // i_unnamed_k0_zts6mmstv231_im30_cma(CHAINMULTADD,3901)@66 + 3
    assign i_unnamed_k0_zts6mmstv231_im30_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv231_im30_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv231_im30_cma_ena1 = i_unnamed_k0_zts6mmstv231_im30_cma_ena0;
    assign i_unnamed_k0_zts6mmstv231_im30_cma_ena2 = i_unnamed_k0_zts6mmstv231_im30_cma_ena0;

    assign i_unnamed_k0_zts6mmstv231_im30_cma_a0 = i_unnamed_k0_zts6mmstv231_bs1_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv231_im30_cma_c0 = i_unnamed_k0_zts6mmstv231_bs2_merged_bit_select_e;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(18),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(36)
    ) i_unnamed_k0_zts6mmstv231_im30_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv231_im30_cma_ena2, i_unnamed_k0_zts6mmstv231_im30_cma_ena1, i_unnamed_k0_zts6mmstv231_im30_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv231_im30_cma_reset, i_unnamed_k0_zts6mmstv231_im30_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv231_im30_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv231_im30_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv231_im30_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(36), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv231_im30_cma_delay ( .xin(i_unnamed_k0_zts6mmstv231_im30_cma_s0), .xout(i_unnamed_k0_zts6mmstv231_im30_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv231_im30_cma_q = $unsigned(i_unnamed_k0_zts6mmstv231_im30_cma_qq[35:0]);

    // i_unnamed_k0_zts6mmstv231_sums_align_5(BITSHIFT,3397)@69
    assign i_unnamed_k0_zts6mmstv231_sums_align_5_qint = { i_unnamed_k0_zts6mmstv231_im30_cma_q, 36'b000000000000000000000000000000000000 };
    assign i_unnamed_k0_zts6mmstv231_sums_align_5_q = i_unnamed_k0_zts6mmstv231_sums_align_5_qint[71:0];

    // i_unnamed_k0_zts6mmstv231_sums_join_7(BITJOIN,3399)@69
    assign i_unnamed_k0_zts6mmstv231_sums_join_7_q = {i_unnamed_k0_zts6mmstv231_sums_align_6_q, i_unnamed_k0_zts6mmstv231_im13_cma_q, i_unnamed_k0_zts6mmstv231_sums_align_5_q};

    // i_unnamed_k0_zts6mmstv231_sums_result_add_0_1(ADD,3403)@69 + 1
    assign i_unnamed_k0_zts6mmstv231_sums_result_add_0_1_a = {1'b0, i_unnamed_k0_zts6mmstv231_sums_join_7_q};
    assign i_unnamed_k0_zts6mmstv231_sums_result_add_0_1_b = {37'b0000000000000000000000000000000000000, i_unnamed_k0_zts6mmstv231_sums_align_8_q};
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_unnamed_k0_zts6mmstv231_sums_result_add_0_1_o <= 129'b0;
        end
        else
        begin
            i_unnamed_k0_zts6mmstv231_sums_result_add_0_1_o <= $unsigned(i_unnamed_k0_zts6mmstv231_sums_result_add_0_1_a) + $unsigned(i_unnamed_k0_zts6mmstv231_sums_result_add_0_1_b);
        end
    end
    assign i_unnamed_k0_zts6mmstv231_sums_result_add_0_1_q = i_unnamed_k0_zts6mmstv231_sums_result_add_0_1_o[128:0];

    // i_unnamed_k0_zts6mmstv231_ma8_cma(CHAINMULTADD,3950)@66 + 3
    assign i_unnamed_k0_zts6mmstv231_ma8_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv231_ma8_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv231_ma8_cma_ena1 = i_unnamed_k0_zts6mmstv231_ma8_cma_ena0;
    assign i_unnamed_k0_zts6mmstv231_ma8_cma_ena2 = i_unnamed_k0_zts6mmstv231_ma8_cma_ena0;

    assign i_unnamed_k0_zts6mmstv231_ma8_cma_a0 = {8'b00000000, i_unnamed_k0_zts6mmstv231_bs2_merged_bit_select_b[9:0]};
    assign i_unnamed_k0_zts6mmstv231_ma8_cma_c0 = i_unnamed_k0_zts6mmstv231_bs1_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv231_ma8_cma_a1 = i_unnamed_k0_zts6mmstv231_bs2_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv231_ma8_cma_c1 = i_unnamed_k0_zts6mmstv231_bs1_merged_bit_select_c;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(37)
    ) i_unnamed_k0_zts6mmstv231_ma8_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv231_ma8_cma_ena2, i_unnamed_k0_zts6mmstv231_ma8_cma_ena1, i_unnamed_k0_zts6mmstv231_ma8_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv231_ma8_cma_reset, i_unnamed_k0_zts6mmstv231_ma8_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv231_ma8_cma_a1),
        .by(i_unnamed_k0_zts6mmstv231_ma8_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv231_ma8_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv231_ma8_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv231_ma8_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(37), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv231_ma8_cma_delay ( .xin(i_unnamed_k0_zts6mmstv231_ma8_cma_s0), .xout(i_unnamed_k0_zts6mmstv231_ma8_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv231_ma8_cma_q = $unsigned(i_unnamed_k0_zts6mmstv231_ma8_cma_qq[36:0]);

    // i_unnamed_k0_zts6mmstv231_sums_align_3(BITSHIFT,3395)@69
    assign i_unnamed_k0_zts6mmstv231_sums_align_3_qint = { i_unnamed_k0_zts6mmstv231_ma8_cma_q, 17'b00000000000000000 };
    assign i_unnamed_k0_zts6mmstv231_sums_align_3_q = i_unnamed_k0_zts6mmstv231_sums_align_3_qint[53:0];

    // i_unnamed_k0_zts6mmstv231_ma33_cma(CHAINMULTADD,3953)@66 + 3
    assign i_unnamed_k0_zts6mmstv231_ma33_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv231_ma33_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv231_ma33_cma_ena1 = i_unnamed_k0_zts6mmstv231_ma33_cma_ena0;
    assign i_unnamed_k0_zts6mmstv231_ma33_cma_ena2 = i_unnamed_k0_zts6mmstv231_ma33_cma_ena0;

    assign i_unnamed_k0_zts6mmstv231_ma33_cma_a0 = i_unnamed_k0_zts6mmstv231_bs2_merged_bit_select_e;
    assign i_unnamed_k0_zts6mmstv231_ma33_cma_c0 = i_unnamed_k0_zts6mmstv231_bs1_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv231_ma33_cma_a1 = i_unnamed_k0_zts6mmstv231_bs2_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv231_ma33_cma_c1 = i_unnamed_k0_zts6mmstv231_bs1_merged_bit_select_e;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(37)
    ) i_unnamed_k0_zts6mmstv231_ma33_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv231_ma33_cma_ena2, i_unnamed_k0_zts6mmstv231_ma33_cma_ena1, i_unnamed_k0_zts6mmstv231_ma33_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv231_ma33_cma_reset, i_unnamed_k0_zts6mmstv231_ma33_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv231_ma33_cma_a1),
        .by(i_unnamed_k0_zts6mmstv231_ma33_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv231_ma33_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv231_ma33_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv231_ma33_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(37), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv231_ma33_cma_delay ( .xin(i_unnamed_k0_zts6mmstv231_ma33_cma_s0), .xout(i_unnamed_k0_zts6mmstv231_ma33_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv231_ma33_cma_q = $unsigned(i_unnamed_k0_zts6mmstv231_ma33_cma_qq[36:0]);

    // i_unnamed_k0_zts6mmstv231_sums_align_2(BITSHIFT,3394)@69
    assign i_unnamed_k0_zts6mmstv231_sums_align_2_qint = { i_unnamed_k0_zts6mmstv231_ma33_cma_q, 18'b000000000000000000 };
    assign i_unnamed_k0_zts6mmstv231_sums_align_2_q = i_unnamed_k0_zts6mmstv231_sums_align_2_qint[54:0];

    // i_unnamed_k0_zts6mmstv231_sums_join_4(BITJOIN,3396)@69
    assign i_unnamed_k0_zts6mmstv231_sums_join_4_q = {i_unnamed_k0_zts6mmstv231_sums_align_3_q, i_unnamed_k0_zts6mmstv231_sums_align_2_q};

    // i_unnamed_k0_zts6mmstv231_ma3_cma(CHAINMULTADD,3949)@66 + 3
    assign i_unnamed_k0_zts6mmstv231_ma3_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv231_ma3_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv231_ma3_cma_ena1 = i_unnamed_k0_zts6mmstv231_ma3_cma_ena0;
    assign i_unnamed_k0_zts6mmstv231_ma3_cma_ena2 = i_unnamed_k0_zts6mmstv231_ma3_cma_ena0;

    assign i_unnamed_k0_zts6mmstv231_ma3_cma_a0 = i_unnamed_k0_zts6mmstv231_bs1_merged_bit_select_b;
    assign i_unnamed_k0_zts6mmstv231_ma3_cma_c0 = i_unnamed_k0_zts6mmstv231_bs2_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv231_ma3_cma_a1 = i_unnamed_k0_zts6mmstv231_bs2_merged_bit_select_b;
    assign i_unnamed_k0_zts6mmstv231_ma3_cma_c1 = i_unnamed_k0_zts6mmstv231_bs1_merged_bit_select_c;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(10),
        .by_clock("0"),
        .by_width(10),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(29)
    ) i_unnamed_k0_zts6mmstv231_ma3_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv231_ma3_cma_ena2, i_unnamed_k0_zts6mmstv231_ma3_cma_ena1, i_unnamed_k0_zts6mmstv231_ma3_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv231_ma3_cma_reset, i_unnamed_k0_zts6mmstv231_ma3_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv231_ma3_cma_a1),
        .by(i_unnamed_k0_zts6mmstv231_ma3_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv231_ma3_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv231_ma3_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv231_ma3_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(29), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv231_ma3_cma_delay ( .xin(i_unnamed_k0_zts6mmstv231_ma3_cma_s0), .xout(i_unnamed_k0_zts6mmstv231_ma3_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv231_ma3_cma_q = $unsigned(i_unnamed_k0_zts6mmstv231_ma3_cma_qq[28:0]);

    // i_unnamed_k0_zts6mmstv231_sums_align_0(BITSHIFT,3392)@69
    assign i_unnamed_k0_zts6mmstv231_sums_align_0_qint = { i_unnamed_k0_zts6mmstv231_ma3_cma_q, 17'b00000000000000000 };
    assign i_unnamed_k0_zts6mmstv231_sums_align_0_q = i_unnamed_k0_zts6mmstv231_sums_align_0_qint[45:0];

    // i_unnamed_k0_zts6mmstv231_ma25_cma(CHAINMULTADD,3952)@66 + 3
    assign i_unnamed_k0_zts6mmstv231_ma25_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv231_ma25_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv231_ma25_cma_ena1 = i_unnamed_k0_zts6mmstv231_ma25_cma_ena0;
    assign i_unnamed_k0_zts6mmstv231_ma25_cma_ena2 = i_unnamed_k0_zts6mmstv231_ma25_cma_ena0;

    assign i_unnamed_k0_zts6mmstv231_ma25_cma_a0 = i_unnamed_k0_zts6mmstv231_bs2_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv231_ma25_cma_c0 = i_unnamed_k0_zts6mmstv231_bs1_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv231_ma25_cma_a1 = i_unnamed_k0_zts6mmstv231_bs2_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv231_ma25_cma_c1 = i_unnamed_k0_zts6mmstv231_bs1_merged_bit_select_e;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(37)
    ) i_unnamed_k0_zts6mmstv231_ma25_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv231_ma25_cma_ena2, i_unnamed_k0_zts6mmstv231_ma25_cma_ena1, i_unnamed_k0_zts6mmstv231_ma25_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv231_ma25_cma_reset, i_unnamed_k0_zts6mmstv231_ma25_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv231_ma25_cma_a1),
        .by(i_unnamed_k0_zts6mmstv231_ma25_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv231_ma25_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv231_ma25_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv231_ma25_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(37), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv231_ma25_cma_delay ( .xin(i_unnamed_k0_zts6mmstv231_ma25_cma_s0), .xout(i_unnamed_k0_zts6mmstv231_ma25_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv231_ma25_cma_q = $unsigned(i_unnamed_k0_zts6mmstv231_ma25_cma_qq[36:0]);

    // i_unnamed_k0_zts6mmstv231_im38_cma(CHAINMULTADD,3902)@66 + 3
    assign i_unnamed_k0_zts6mmstv231_im38_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv231_im38_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv231_im38_cma_ena1 = i_unnamed_k0_zts6mmstv231_im38_cma_ena0;
    assign i_unnamed_k0_zts6mmstv231_im38_cma_ena2 = i_unnamed_k0_zts6mmstv231_im38_cma_ena0;

    assign i_unnamed_k0_zts6mmstv231_im38_cma_a0 = i_unnamed_k0_zts6mmstv231_bs1_merged_bit_select_e;
    assign i_unnamed_k0_zts6mmstv231_im38_cma_c0 = i_unnamed_k0_zts6mmstv231_bs2_merged_bit_select_e;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(18),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(36)
    ) i_unnamed_k0_zts6mmstv231_im38_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv231_im38_cma_ena2, i_unnamed_k0_zts6mmstv231_im38_cma_ena1, i_unnamed_k0_zts6mmstv231_im38_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv231_im38_cma_reset, i_unnamed_k0_zts6mmstv231_im38_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv231_im38_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv231_im38_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv231_im38_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(36), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv231_im38_cma_delay ( .xin(i_unnamed_k0_zts6mmstv231_im38_cma_s0), .xout(i_unnamed_k0_zts6mmstv231_im38_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv231_im38_cma_q = $unsigned(i_unnamed_k0_zts6mmstv231_im38_cma_qq[35:0]);

    // i_unnamed_k0_zts6mmstv231_sums_join_1(BITJOIN,3393)@69
    assign i_unnamed_k0_zts6mmstv231_sums_join_1_q = {i_unnamed_k0_zts6mmstv231_sums_align_0_q, i_unnamed_k0_zts6mmstv231_ma25_cma_q, i_unnamed_k0_zts6mmstv231_im38_cma_q};

    // i_unnamed_k0_zts6mmstv231_sums_result_add_0_0(ADD,3402)@69 + 1
    assign i_unnamed_k0_zts6mmstv231_sums_result_add_0_0_a = {1'b0, i_unnamed_k0_zts6mmstv231_sums_join_1_q};
    assign i_unnamed_k0_zts6mmstv231_sums_result_add_0_0_b = {11'b00000000000, i_unnamed_k0_zts6mmstv231_sums_join_4_q};
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_unnamed_k0_zts6mmstv231_sums_result_add_0_0_o <= 120'b0;
        end
        else
        begin
            i_unnamed_k0_zts6mmstv231_sums_result_add_0_0_o <= $unsigned(i_unnamed_k0_zts6mmstv231_sums_result_add_0_0_a) + $unsigned(i_unnamed_k0_zts6mmstv231_sums_result_add_0_0_b);
        end
    end
    assign i_unnamed_k0_zts6mmstv231_sums_result_add_0_0_q = i_unnamed_k0_zts6mmstv231_sums_result_add_0_0_o[119:0];

    // i_unnamed_k0_zts6mmstv231_sums_result_add_1_0(ADD,3404)@70
    assign i_unnamed_k0_zts6mmstv231_sums_result_add_1_0_a = {10'b0000000000, i_unnamed_k0_zts6mmstv231_sums_result_add_0_0_q};
    assign i_unnamed_k0_zts6mmstv231_sums_result_add_1_0_b = {1'b0, i_unnamed_k0_zts6mmstv231_sums_result_add_0_1_q};
    assign i_unnamed_k0_zts6mmstv231_sums_result_add_1_0_o = $unsigned(i_unnamed_k0_zts6mmstv231_sums_result_add_1_0_a) + $unsigned(i_unnamed_k0_zts6mmstv231_sums_result_add_1_0_b);
    assign i_unnamed_k0_zts6mmstv231_sums_result_add_1_0_q = i_unnamed_k0_zts6mmstv231_sums_result_add_1_0_o[129:0];

    // bgTrunc_i_unnamed_k0_zts6mmstv231_sel_x(BITSELECT,209)@70
    assign bgTrunc_i_unnamed_k0_zts6mmstv231_sel_x_in = i_unnamed_k0_zts6mmstv231_sums_result_add_1_0_q[127:0];
    assign bgTrunc_i_unnamed_k0_zts6mmstv231_sel_x_b = bgTrunc_i_unnamed_k0_zts6mmstv231_sel_x_in[63:0];

    // redist415_bgTrunc_i_unnamed_k0_zts6mmstv231_sel_x_b_1(DELAY,4436)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist415_bgTrunc_i_unnamed_k0_zts6mmstv231_sel_x_b_1_q <= '0;
        end
        else
        begin
            redist415_bgTrunc_i_unnamed_k0_zts6mmstv231_sel_x_b_1_q <= $unsigned(bgTrunc_i_unnamed_k0_zts6mmstv231_sel_x_b);
        end
    end

    // i_unnamed_k0_zts6mmstv232(ADD,133)@71
    assign i_unnamed_k0_zts6mmstv232_a = {1'b0, redist415_bgTrunc_i_unnamed_k0_zts6mmstv231_sel_x_b_1_q};
    assign i_unnamed_k0_zts6mmstv232_b = {1'b0, i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer42_k0_zts6mmstv23_aunroll_x_out_dest_data_out_11_0_1_tpl};
    assign i_unnamed_k0_zts6mmstv232_o = $unsigned(i_unnamed_k0_zts6mmstv232_a) + $unsigned(i_unnamed_k0_zts6mmstv232_b);
    assign i_unnamed_k0_zts6mmstv232_q = i_unnamed_k0_zts6mmstv232_o[64:0];

    // bgTrunc_i_unnamed_k0_zts6mmstv232_sel_x(BITSELECT,210)@71
    assign bgTrunc_i_unnamed_k0_zts6mmstv232_sel_x_b = i_unnamed_k0_zts6mmstv232_q[63:0];

    // i_unnamed_k0_zts6mmstv233(ADD,134)@71
    assign i_unnamed_k0_zts6mmstv233_a = {1'b0, bgTrunc_i_unnamed_k0_zts6mmstv232_sel_x_b};
    assign i_unnamed_k0_zts6mmstv233_b = {1'b0, bgTrunc_i_decomposed_k0_zts6mmstv226_sel_x_b};
    assign i_unnamed_k0_zts6mmstv233_o = $unsigned(i_unnamed_k0_zts6mmstv233_a) + $unsigned(i_unnamed_k0_zts6mmstv233_b);
    assign i_unnamed_k0_zts6mmstv233_q = i_unnamed_k0_zts6mmstv233_o[64:0];

    // bgTrunc_i_unnamed_k0_zts6mmstv233_sel_x(BITSELECT,211)@71
    assign bgTrunc_i_unnamed_k0_zts6mmstv233_sel_x_b = i_unnamed_k0_zts6mmstv233_q[63:0];

    // i_unnamed_k0_zts6mmstv20_narrow_x(BITSELECT,253)@71
    assign i_unnamed_k0_zts6mmstv20_narrow_x_b = bgTrunc_i_unnamed_k0_zts6mmstv233_sel_x_b[61:0];

    // redist397_i_unnamed_k0_zts6mmstv20_narrow_x_b_1(DELAY,4418)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist397_i_unnamed_k0_zts6mmstv20_narrow_x_b_1_q <= '0;
        end
        else
        begin
            redist397_i_unnamed_k0_zts6mmstv20_narrow_x_b_1_q <= $unsigned(i_unnamed_k0_zts6mmstv20_narrow_x_b);
        end
    end

    // i_unnamed_k0_zts6mmstv20_shift_join_x(BITJOIN,254)@72
    assign i_unnamed_k0_zts6mmstv20_shift_join_x_q = {redist397_i_unnamed_k0_zts6mmstv20_narrow_x_b_1_q, i_unnamed_k0_zts6mmstv235_vt_const_1_q};

    // valid_fanout_reg13(REG,3185)@71 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg13_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg13_q <= $unsigned(redist396_sync_together154_aunroll_x_in_i_valid_70_q);
        end
    end

    // i_llvm_fpga_sync_buffer_p1024f32_arg13_sync_buffer_k0_zts6mmstv234(BLACKBOX,109)@0
    // in in_i_dependence@72
    // in in_valid_in@72
    // out out_buffer_out@72
    // out out_valid_out@72
    k0_ZTS6MMstv2_i_llvm_fpga_sync_buffer_p10000uffer_k0_zts6mmstv20 thei_llvm_fpga_sync_buffer_p1024f32_arg13_sync_buffer_k0_zts6mmstv234 (
        .in_buffer_in(in_arg13),
        .in_i_dependence(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg13_q),
        .out_buffer_out(i_llvm_fpga_sync_buffer_p1024f32_arg13_sync_buffer_k0_zts6mmstv234_out_buffer_out),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_sync_buffer_p1024f32_arg13_sync_buffer_k0_zts6mmstv234_vt_select_63(BITSELECT,112)@72
    assign i_llvm_fpga_sync_buffer_p1024f32_arg13_sync_buffer_k0_zts6mmstv234_vt_select_63_b = i_llvm_fpga_sync_buffer_p1024f32_arg13_sync_buffer_k0_zts6mmstv234_out_buffer_out[63:10];

    // i_llvm_fpga_sync_buffer_p1024f32_arg13_sync_buffer_k0_zts6mmstv234_vt_join(BITJOIN,111)@72
    assign i_llvm_fpga_sync_buffer_p1024f32_arg13_sync_buffer_k0_zts6mmstv234_vt_join_q = {i_llvm_fpga_sync_buffer_p1024f32_arg13_sync_buffer_k0_zts6mmstv234_vt_select_63_b, i_llvm_fpga_sync_buffer_p1024f32_arg13_sync_buffer27_k0_zts6mmstv255_vt_const_9_q};

    // i_unnamed_k0_zts6mmstv20_add_x(ADD,251)@72
    assign i_unnamed_k0_zts6mmstv20_add_x_a = {1'b0, i_llvm_fpga_sync_buffer_p1024f32_arg13_sync_buffer_k0_zts6mmstv234_vt_join_q};
    assign i_unnamed_k0_zts6mmstv20_add_x_b = {1'b0, i_unnamed_k0_zts6mmstv20_shift_join_x_q};
    assign i_unnamed_k0_zts6mmstv20_add_x_o = $unsigned(i_unnamed_k0_zts6mmstv20_add_x_a) + $unsigned(i_unnamed_k0_zts6mmstv20_add_x_b);
    assign i_unnamed_k0_zts6mmstv20_add_x_q = i_unnamed_k0_zts6mmstv20_add_x_o[64:0];

    // i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x(BITSELECT,256)@72
    assign i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x_b = i_unnamed_k0_zts6mmstv20_add_x_q[63:0];

    // i_unnamed_k0_zts6mmstv235_vt_select_63(BITSELECT,137)@72
    assign i_unnamed_k0_zts6mmstv235_vt_select_63_b = i_unnamed_k0_zts6mmstv20_dupName_0_trunc_sel_x_b[63:2];

    // i_unnamed_k0_zts6mmstv235_vt_join(BITJOIN,136)@72
    assign i_unnamed_k0_zts6mmstv235_vt_join_q = {i_unnamed_k0_zts6mmstv235_vt_select_63_b, i_unnamed_k0_zts6mmstv235_vt_const_1_q};

    // redist319_resFinalIntDiv_uid1255_i_unnamed_k0_zts6mmstv223_q_1(DELAY,4340)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist319_resFinalIntDiv_uid1255_i_unnamed_k0_zts6mmstv223_q_1_q <= '0;
        end
        else
        begin
            redist319_resFinalIntDiv_uid1255_i_unnamed_k0_zts6mmstv223_q_1_q <= $unsigned(resFinalIntDiv_uid1255_i_unnamed_k0_zts6mmstv223_q);
        end
    end

    // i_unnamed_k0_zts6mmstv227(ADD,128)@67
    assign i_unnamed_k0_zts6mmstv227_a = {1'b0, i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer1432_k0_zts6mmstv217_aunroll_x_out_dest_data_out_1_0_0_tpl};
    assign i_unnamed_k0_zts6mmstv227_b = {1'b0, redist319_resFinalIntDiv_uid1255_i_unnamed_k0_zts6mmstv223_q_1_q};
    assign i_unnamed_k0_zts6mmstv227_o = $unsigned(i_unnamed_k0_zts6mmstv227_a) + $unsigned(i_unnamed_k0_zts6mmstv227_b);
    assign i_unnamed_k0_zts6mmstv227_q = i_unnamed_k0_zts6mmstv227_o[64:0];

    // bgTrunc_i_unnamed_k0_zts6mmstv227_sel_x(BITSELECT,205)@67
    assign bgTrunc_i_unnamed_k0_zts6mmstv227_sel_x_b = i_unnamed_k0_zts6mmstv227_q[63:0];

    // i_unnamed_k0_zts6mmstv228_bs2_merged_bit_select(BITSELECT,4006)@67
    assign i_unnamed_k0_zts6mmstv228_bs2_merged_bit_select_b = bgTrunc_i_unnamed_k0_zts6mmstv227_sel_x_b[63:54];
    assign i_unnamed_k0_zts6mmstv228_bs2_merged_bit_select_c = bgTrunc_i_unnamed_k0_zts6mmstv227_sel_x_b[53:36];
    assign i_unnamed_k0_zts6mmstv228_bs2_merged_bit_select_d = bgTrunc_i_unnamed_k0_zts6mmstv227_sel_x_b[35:18];
    assign i_unnamed_k0_zts6mmstv228_bs2_merged_bit_select_e = bgTrunc_i_unnamed_k0_zts6mmstv227_sel_x_b[17:0];

    // i_unnamed_k0_zts6mmstv228_ma16_cma(CHAINMULTADD,3946)@67 + 3
    assign i_unnamed_k0_zts6mmstv228_ma16_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv228_ma16_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv228_ma16_cma_ena1 = i_unnamed_k0_zts6mmstv228_ma16_cma_ena0;
    assign i_unnamed_k0_zts6mmstv228_ma16_cma_ena2 = i_unnamed_k0_zts6mmstv228_ma16_cma_ena0;

    assign i_unnamed_k0_zts6mmstv228_ma16_cma_a0 = {8'b00000000, i_unnamed_k0_zts6mmstv228_bs1_merged_bit_select_b[9:0]};
    assign i_unnamed_k0_zts6mmstv228_ma16_cma_c0 = i_unnamed_k0_zts6mmstv228_bs2_merged_bit_select_e;
    assign i_unnamed_k0_zts6mmstv228_ma16_cma_a1 = {8'b00000000, i_unnamed_k0_zts6mmstv228_bs2_merged_bit_select_b[9:0]};
    assign i_unnamed_k0_zts6mmstv228_ma16_cma_c1 = i_unnamed_k0_zts6mmstv228_bs1_merged_bit_select_e;
    assign i_unnamed_k0_zts6mmstv228_ma16_cma_a2 = i_unnamed_k0_zts6mmstv228_bs2_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv228_ma16_cma_c2 = i_unnamed_k0_zts6mmstv228_bs1_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv228_ma16_cma_a3 = i_unnamed_k0_zts6mmstv228_bs2_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv228_ma16_cma_c3 = i_unnamed_k0_zts6mmstv228_bs1_merged_bit_select_d;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("none")
    ) i_unnamed_k0_zts6mmstv228_ma16_cma_DSP1 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv228_ma16_cma_ena2, i_unnamed_k0_zts6mmstv228_ma16_cma_ena1, i_unnamed_k0_zts6mmstv228_ma16_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv228_ma16_cma_reset, i_unnamed_k0_zts6mmstv228_ma16_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv228_ma16_cma_a3),
        .by(i_unnamed_k0_zts6mmstv228_ma16_cma_a2),
        .ax(i_unnamed_k0_zts6mmstv228_ma16_cma_c3),
        .bx(i_unnamed_k0_zts6mmstv228_ma16_cma_c2),
        .chainout(i_unnamed_k0_zts6mmstv228_ma16_cma_s2),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .resulta(),
        .resultb(),
        .dftout()
    );
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("true"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(38)
    ) i_unnamed_k0_zts6mmstv228_ma16_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv228_ma16_cma_ena2, i_unnamed_k0_zts6mmstv228_ma16_cma_ena1, i_unnamed_k0_zts6mmstv228_ma16_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv228_ma16_cma_reset, i_unnamed_k0_zts6mmstv228_ma16_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv228_ma16_cma_a1),
        .by(i_unnamed_k0_zts6mmstv228_ma16_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv228_ma16_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv228_ma16_cma_c0),
        .chainin(i_unnamed_k0_zts6mmstv228_ma16_cma_s2),
        .resulta(i_unnamed_k0_zts6mmstv228_ma16_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(38), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv228_ma16_cma_delay ( .xin(i_unnamed_k0_zts6mmstv228_ma16_cma_s0), .xout(i_unnamed_k0_zts6mmstv228_ma16_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv228_ma16_cma_q = $unsigned(i_unnamed_k0_zts6mmstv228_ma16_cma_qq[37:0]);

    // i_unnamed_k0_zts6mmstv228_sums_align_8(BITSHIFT,3346)@70
    assign i_unnamed_k0_zts6mmstv228_sums_align_8_qint = { i_unnamed_k0_zts6mmstv228_ma16_cma_q, 54'b000000000000000000000000000000000000000000000000000000 };
    assign i_unnamed_k0_zts6mmstv228_sums_align_8_q = i_unnamed_k0_zts6mmstv228_sums_align_8_qint[91:0];

    // i_unnamed_k0_zts6mmstv228_im0_cma(CHAINMULTADD,3895)@67 + 3
    assign i_unnamed_k0_zts6mmstv228_im0_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv228_im0_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv228_im0_cma_ena1 = i_unnamed_k0_zts6mmstv228_im0_cma_ena0;
    assign i_unnamed_k0_zts6mmstv228_im0_cma_ena2 = i_unnamed_k0_zts6mmstv228_im0_cma_ena0;

    assign i_unnamed_k0_zts6mmstv228_im0_cma_a0 = i_unnamed_k0_zts6mmstv228_bs1_merged_bit_select_b;
    assign i_unnamed_k0_zts6mmstv228_im0_cma_c0 = i_unnamed_k0_zts6mmstv228_bs2_merged_bit_select_b;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(10),
        .ax_clock("0"),
        .ax_width(10),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(20)
    ) i_unnamed_k0_zts6mmstv228_im0_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv228_im0_cma_ena2, i_unnamed_k0_zts6mmstv228_im0_cma_ena1, i_unnamed_k0_zts6mmstv228_im0_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv228_im0_cma_reset, i_unnamed_k0_zts6mmstv228_im0_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv228_im0_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv228_im0_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv228_im0_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(20), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv228_im0_cma_delay ( .xin(i_unnamed_k0_zts6mmstv228_im0_cma_s0), .xout(i_unnamed_k0_zts6mmstv228_im0_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv228_im0_cma_q = $unsigned(i_unnamed_k0_zts6mmstv228_im0_cma_qq[19:0]);

    // i_unnamed_k0_zts6mmstv228_sums_align_6(BITSHIFT,3344)@70
    assign i_unnamed_k0_zts6mmstv228_sums_align_6_qint = { i_unnamed_k0_zts6mmstv228_im0_cma_q, 8'b00000000 };
    assign i_unnamed_k0_zts6mmstv228_sums_align_6_q = i_unnamed_k0_zts6mmstv228_sums_align_6_qint[27:0];

    // i_unnamed_k0_zts6mmstv228_im13_cma(CHAINMULTADD,3896)@67 + 3
    assign i_unnamed_k0_zts6mmstv228_im13_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv228_im13_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv228_im13_cma_ena1 = i_unnamed_k0_zts6mmstv228_im13_cma_ena0;
    assign i_unnamed_k0_zts6mmstv228_im13_cma_ena2 = i_unnamed_k0_zts6mmstv228_im13_cma_ena0;

    assign i_unnamed_k0_zts6mmstv228_im13_cma_a0 = i_unnamed_k0_zts6mmstv228_bs2_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv228_im13_cma_c0 = i_unnamed_k0_zts6mmstv228_bs1_merged_bit_select_b;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(10),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(28)
    ) i_unnamed_k0_zts6mmstv228_im13_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv228_im13_cma_ena2, i_unnamed_k0_zts6mmstv228_im13_cma_ena1, i_unnamed_k0_zts6mmstv228_im13_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv228_im13_cma_reset, i_unnamed_k0_zts6mmstv228_im13_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv228_im13_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv228_im13_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv228_im13_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(28), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv228_im13_cma_delay ( .xin(i_unnamed_k0_zts6mmstv228_im13_cma_s0), .xout(i_unnamed_k0_zts6mmstv228_im13_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv228_im13_cma_q = $unsigned(i_unnamed_k0_zts6mmstv228_im13_cma_qq[27:0]);

    // i_unnamed_k0_zts6mmstv228_im30_cma(CHAINMULTADD,3897)@67 + 3
    assign i_unnamed_k0_zts6mmstv228_im30_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv228_im30_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv228_im30_cma_ena1 = i_unnamed_k0_zts6mmstv228_im30_cma_ena0;
    assign i_unnamed_k0_zts6mmstv228_im30_cma_ena2 = i_unnamed_k0_zts6mmstv228_im30_cma_ena0;

    assign i_unnamed_k0_zts6mmstv228_im30_cma_a0 = i_unnamed_k0_zts6mmstv228_bs1_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv228_im30_cma_c0 = i_unnamed_k0_zts6mmstv228_bs2_merged_bit_select_e;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(18),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(36)
    ) i_unnamed_k0_zts6mmstv228_im30_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv228_im30_cma_ena2, i_unnamed_k0_zts6mmstv228_im30_cma_ena1, i_unnamed_k0_zts6mmstv228_im30_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv228_im30_cma_reset, i_unnamed_k0_zts6mmstv228_im30_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv228_im30_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv228_im30_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv228_im30_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(36), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv228_im30_cma_delay ( .xin(i_unnamed_k0_zts6mmstv228_im30_cma_s0), .xout(i_unnamed_k0_zts6mmstv228_im30_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv228_im30_cma_q = $unsigned(i_unnamed_k0_zts6mmstv228_im30_cma_qq[35:0]);

    // i_unnamed_k0_zts6mmstv228_sums_align_5(BITSHIFT,3343)@70
    assign i_unnamed_k0_zts6mmstv228_sums_align_5_qint = { i_unnamed_k0_zts6mmstv228_im30_cma_q, 36'b000000000000000000000000000000000000 };
    assign i_unnamed_k0_zts6mmstv228_sums_align_5_q = i_unnamed_k0_zts6mmstv228_sums_align_5_qint[71:0];

    // i_unnamed_k0_zts6mmstv228_sums_join_7(BITJOIN,3345)@70
    assign i_unnamed_k0_zts6mmstv228_sums_join_7_q = {i_unnamed_k0_zts6mmstv228_sums_align_6_q, i_unnamed_k0_zts6mmstv228_im13_cma_q, i_unnamed_k0_zts6mmstv228_sums_align_5_q};

    // i_unnamed_k0_zts6mmstv228_sums_result_add_0_1(ADD,3349)@70 + 1
    assign i_unnamed_k0_zts6mmstv228_sums_result_add_0_1_a = {1'b0, i_unnamed_k0_zts6mmstv228_sums_join_7_q};
    assign i_unnamed_k0_zts6mmstv228_sums_result_add_0_1_b = {37'b0000000000000000000000000000000000000, i_unnamed_k0_zts6mmstv228_sums_align_8_q};
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_unnamed_k0_zts6mmstv228_sums_result_add_0_1_o <= 129'b0;
        end
        else
        begin
            i_unnamed_k0_zts6mmstv228_sums_result_add_0_1_o <= $unsigned(i_unnamed_k0_zts6mmstv228_sums_result_add_0_1_a) + $unsigned(i_unnamed_k0_zts6mmstv228_sums_result_add_0_1_b);
        end
    end
    assign i_unnamed_k0_zts6mmstv228_sums_result_add_0_1_q = i_unnamed_k0_zts6mmstv228_sums_result_add_0_1_o[128:0];

    // i_unnamed_k0_zts6mmstv228_ma8_cma(CHAINMULTADD,3945)@67 + 3
    assign i_unnamed_k0_zts6mmstv228_ma8_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv228_ma8_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv228_ma8_cma_ena1 = i_unnamed_k0_zts6mmstv228_ma8_cma_ena0;
    assign i_unnamed_k0_zts6mmstv228_ma8_cma_ena2 = i_unnamed_k0_zts6mmstv228_ma8_cma_ena0;

    assign i_unnamed_k0_zts6mmstv228_ma8_cma_a0 = {8'b00000000, i_unnamed_k0_zts6mmstv228_bs2_merged_bit_select_b[9:0]};
    assign i_unnamed_k0_zts6mmstv228_ma8_cma_c0 = i_unnamed_k0_zts6mmstv228_bs1_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv228_ma8_cma_a1 = i_unnamed_k0_zts6mmstv228_bs2_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv228_ma8_cma_c1 = i_unnamed_k0_zts6mmstv228_bs1_merged_bit_select_c;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(37)
    ) i_unnamed_k0_zts6mmstv228_ma8_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv228_ma8_cma_ena2, i_unnamed_k0_zts6mmstv228_ma8_cma_ena1, i_unnamed_k0_zts6mmstv228_ma8_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv228_ma8_cma_reset, i_unnamed_k0_zts6mmstv228_ma8_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv228_ma8_cma_a1),
        .by(i_unnamed_k0_zts6mmstv228_ma8_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv228_ma8_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv228_ma8_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv228_ma8_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(37), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv228_ma8_cma_delay ( .xin(i_unnamed_k0_zts6mmstv228_ma8_cma_s0), .xout(i_unnamed_k0_zts6mmstv228_ma8_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv228_ma8_cma_q = $unsigned(i_unnamed_k0_zts6mmstv228_ma8_cma_qq[36:0]);

    // i_unnamed_k0_zts6mmstv228_sums_align_3(BITSHIFT,3341)@70
    assign i_unnamed_k0_zts6mmstv228_sums_align_3_qint = { i_unnamed_k0_zts6mmstv228_ma8_cma_q, 17'b00000000000000000 };
    assign i_unnamed_k0_zts6mmstv228_sums_align_3_q = i_unnamed_k0_zts6mmstv228_sums_align_3_qint[53:0];

    // i_unnamed_k0_zts6mmstv228_ma33_cma(CHAINMULTADD,3948)@67 + 3
    assign i_unnamed_k0_zts6mmstv228_ma33_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv228_ma33_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv228_ma33_cma_ena1 = i_unnamed_k0_zts6mmstv228_ma33_cma_ena0;
    assign i_unnamed_k0_zts6mmstv228_ma33_cma_ena2 = i_unnamed_k0_zts6mmstv228_ma33_cma_ena0;

    assign i_unnamed_k0_zts6mmstv228_ma33_cma_a0 = i_unnamed_k0_zts6mmstv228_bs2_merged_bit_select_e;
    assign i_unnamed_k0_zts6mmstv228_ma33_cma_c0 = i_unnamed_k0_zts6mmstv228_bs1_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv228_ma33_cma_a1 = i_unnamed_k0_zts6mmstv228_bs2_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv228_ma33_cma_c1 = i_unnamed_k0_zts6mmstv228_bs1_merged_bit_select_e;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(37)
    ) i_unnamed_k0_zts6mmstv228_ma33_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv228_ma33_cma_ena2, i_unnamed_k0_zts6mmstv228_ma33_cma_ena1, i_unnamed_k0_zts6mmstv228_ma33_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv228_ma33_cma_reset, i_unnamed_k0_zts6mmstv228_ma33_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv228_ma33_cma_a1),
        .by(i_unnamed_k0_zts6mmstv228_ma33_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv228_ma33_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv228_ma33_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv228_ma33_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(37), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv228_ma33_cma_delay ( .xin(i_unnamed_k0_zts6mmstv228_ma33_cma_s0), .xout(i_unnamed_k0_zts6mmstv228_ma33_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv228_ma33_cma_q = $unsigned(i_unnamed_k0_zts6mmstv228_ma33_cma_qq[36:0]);

    // i_unnamed_k0_zts6mmstv228_sums_align_2(BITSHIFT,3340)@70
    assign i_unnamed_k0_zts6mmstv228_sums_align_2_qint = { i_unnamed_k0_zts6mmstv228_ma33_cma_q, 18'b000000000000000000 };
    assign i_unnamed_k0_zts6mmstv228_sums_align_2_q = i_unnamed_k0_zts6mmstv228_sums_align_2_qint[54:0];

    // i_unnamed_k0_zts6mmstv228_sums_join_4(BITJOIN,3342)@70
    assign i_unnamed_k0_zts6mmstv228_sums_join_4_q = {i_unnamed_k0_zts6mmstv228_sums_align_3_q, i_unnamed_k0_zts6mmstv228_sums_align_2_q};

    // i_unnamed_k0_zts6mmstv228_ma3_cma(CHAINMULTADD,3944)@67 + 3
    assign i_unnamed_k0_zts6mmstv228_ma3_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv228_ma3_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv228_ma3_cma_ena1 = i_unnamed_k0_zts6mmstv228_ma3_cma_ena0;
    assign i_unnamed_k0_zts6mmstv228_ma3_cma_ena2 = i_unnamed_k0_zts6mmstv228_ma3_cma_ena0;

    assign i_unnamed_k0_zts6mmstv228_ma3_cma_a0 = i_unnamed_k0_zts6mmstv228_bs1_merged_bit_select_b;
    assign i_unnamed_k0_zts6mmstv228_ma3_cma_c0 = i_unnamed_k0_zts6mmstv228_bs2_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv228_ma3_cma_a1 = i_unnamed_k0_zts6mmstv228_bs2_merged_bit_select_b;
    assign i_unnamed_k0_zts6mmstv228_ma3_cma_c1 = i_unnamed_k0_zts6mmstv228_bs1_merged_bit_select_c;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(10),
        .by_clock("0"),
        .by_width(10),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(29)
    ) i_unnamed_k0_zts6mmstv228_ma3_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv228_ma3_cma_ena2, i_unnamed_k0_zts6mmstv228_ma3_cma_ena1, i_unnamed_k0_zts6mmstv228_ma3_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv228_ma3_cma_reset, i_unnamed_k0_zts6mmstv228_ma3_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv228_ma3_cma_a1),
        .by(i_unnamed_k0_zts6mmstv228_ma3_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv228_ma3_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv228_ma3_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv228_ma3_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(29), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv228_ma3_cma_delay ( .xin(i_unnamed_k0_zts6mmstv228_ma3_cma_s0), .xout(i_unnamed_k0_zts6mmstv228_ma3_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv228_ma3_cma_q = $unsigned(i_unnamed_k0_zts6mmstv228_ma3_cma_qq[28:0]);

    // i_unnamed_k0_zts6mmstv228_sums_align_0(BITSHIFT,3338)@70
    assign i_unnamed_k0_zts6mmstv228_sums_align_0_qint = { i_unnamed_k0_zts6mmstv228_ma3_cma_q, 17'b00000000000000000 };
    assign i_unnamed_k0_zts6mmstv228_sums_align_0_q = i_unnamed_k0_zts6mmstv228_sums_align_0_qint[45:0];

    // i_unnamed_k0_zts6mmstv228_ma25_cma(CHAINMULTADD,3947)@67 + 3
    assign i_unnamed_k0_zts6mmstv228_ma25_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv228_ma25_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv228_ma25_cma_ena1 = i_unnamed_k0_zts6mmstv228_ma25_cma_ena0;
    assign i_unnamed_k0_zts6mmstv228_ma25_cma_ena2 = i_unnamed_k0_zts6mmstv228_ma25_cma_ena0;

    assign i_unnamed_k0_zts6mmstv228_ma25_cma_a0 = i_unnamed_k0_zts6mmstv228_bs2_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv228_ma25_cma_c0 = i_unnamed_k0_zts6mmstv228_bs1_merged_bit_select_d;
    assign i_unnamed_k0_zts6mmstv228_ma25_cma_a1 = i_unnamed_k0_zts6mmstv228_bs2_merged_bit_select_c;
    assign i_unnamed_k0_zts6mmstv228_ma25_cma_c1 = i_unnamed_k0_zts6mmstv228_bs1_merged_bit_select_e;
    twentynm_mac #(
        .operation_mode("m18x18_sumof2"),
        .use_chainadder("false"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .by_clock("0"),
        .by_width(18),
        .ax_clock("0"),
        .bx_clock("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(37)
    ) i_unnamed_k0_zts6mmstv228_ma25_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv228_ma25_cma_ena2, i_unnamed_k0_zts6mmstv228_ma25_cma_ena1, i_unnamed_k0_zts6mmstv228_ma25_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv228_ma25_cma_reset, i_unnamed_k0_zts6mmstv228_ma25_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv228_ma25_cma_a1),
        .by(i_unnamed_k0_zts6mmstv228_ma25_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv228_ma25_cma_c1),
        .bx(i_unnamed_k0_zts6mmstv228_ma25_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv228_ma25_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(37), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv228_ma25_cma_delay ( .xin(i_unnamed_k0_zts6mmstv228_ma25_cma_s0), .xout(i_unnamed_k0_zts6mmstv228_ma25_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv228_ma25_cma_q = $unsigned(i_unnamed_k0_zts6mmstv228_ma25_cma_qq[36:0]);

    // i_unnamed_k0_zts6mmstv228_im38_cma(CHAINMULTADD,3898)@67 + 3
    assign i_unnamed_k0_zts6mmstv228_im38_cma_reset = ~ (resetn);
    assign i_unnamed_k0_zts6mmstv228_im38_cma_ena0 = 1'b1;
    assign i_unnamed_k0_zts6mmstv228_im38_cma_ena1 = i_unnamed_k0_zts6mmstv228_im38_cma_ena0;
    assign i_unnamed_k0_zts6mmstv228_im38_cma_ena2 = i_unnamed_k0_zts6mmstv228_im38_cma_ena0;

    assign i_unnamed_k0_zts6mmstv228_im38_cma_a0 = i_unnamed_k0_zts6mmstv228_bs1_merged_bit_select_e;
    assign i_unnamed_k0_zts6mmstv228_im38_cma_c0 = i_unnamed_k0_zts6mmstv228_bs2_merged_bit_select_e;
    twentynm_mac #(
        .operation_mode("m18x18_full"),
        .ay_scan_in_clock("0"),
        .ay_scan_in_width(18),
        .ax_clock("0"),
        .ax_width(18),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clock("2"),
        .output_clock("1"),
        .result_a_width(36)
    ) i_unnamed_k0_zts6mmstv228_im38_cma_DSP0 (
        .clk({clock,clock,clock}),
        .ena({ i_unnamed_k0_zts6mmstv228_im38_cma_ena2, i_unnamed_k0_zts6mmstv228_im38_cma_ena1, i_unnamed_k0_zts6mmstv228_im38_cma_ena0 }),
        .aclr({ i_unnamed_k0_zts6mmstv228_im38_cma_reset, i_unnamed_k0_zts6mmstv228_im38_cma_reset }),
        .ay(i_unnamed_k0_zts6mmstv228_im38_cma_a0),
        .ax(i_unnamed_k0_zts6mmstv228_im38_cma_c0),
        .resulta(i_unnamed_k0_zts6mmstv228_im38_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .resultb(),
        .dftout()
    );
    dspba_delay_ver #( .width(36), .depth(0), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_k0_zts6mmstv228_im38_cma_delay ( .xin(i_unnamed_k0_zts6mmstv228_im38_cma_s0), .xout(i_unnamed_k0_zts6mmstv228_im38_cma_qq), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_unnamed_k0_zts6mmstv228_im38_cma_q = $unsigned(i_unnamed_k0_zts6mmstv228_im38_cma_qq[35:0]);

    // i_unnamed_k0_zts6mmstv228_sums_join_1(BITJOIN,3339)@70
    assign i_unnamed_k0_zts6mmstv228_sums_join_1_q = {i_unnamed_k0_zts6mmstv228_sums_align_0_q, i_unnamed_k0_zts6mmstv228_ma25_cma_q, i_unnamed_k0_zts6mmstv228_im38_cma_q};

    // i_unnamed_k0_zts6mmstv228_sums_result_add_0_0(ADD,3348)@70 + 1
    assign i_unnamed_k0_zts6mmstv228_sums_result_add_0_0_a = {1'b0, i_unnamed_k0_zts6mmstv228_sums_join_1_q};
    assign i_unnamed_k0_zts6mmstv228_sums_result_add_0_0_b = {11'b00000000000, i_unnamed_k0_zts6mmstv228_sums_join_4_q};
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_unnamed_k0_zts6mmstv228_sums_result_add_0_0_o <= 120'b0;
        end
        else
        begin
            i_unnamed_k0_zts6mmstv228_sums_result_add_0_0_o <= $unsigned(i_unnamed_k0_zts6mmstv228_sums_result_add_0_0_a) + $unsigned(i_unnamed_k0_zts6mmstv228_sums_result_add_0_0_b);
        end
    end
    assign i_unnamed_k0_zts6mmstv228_sums_result_add_0_0_q = i_unnamed_k0_zts6mmstv228_sums_result_add_0_0_o[119:0];

    // i_unnamed_k0_zts6mmstv228_sums_result_add_1_0(ADD,3350)@71
    assign i_unnamed_k0_zts6mmstv228_sums_result_add_1_0_a = {10'b0000000000, i_unnamed_k0_zts6mmstv228_sums_result_add_0_0_q};
    assign i_unnamed_k0_zts6mmstv228_sums_result_add_1_0_b = {1'b0, i_unnamed_k0_zts6mmstv228_sums_result_add_0_1_q};
    assign i_unnamed_k0_zts6mmstv228_sums_result_add_1_0_o = $unsigned(i_unnamed_k0_zts6mmstv228_sums_result_add_1_0_a) + $unsigned(i_unnamed_k0_zts6mmstv228_sums_result_add_1_0_b);
    assign i_unnamed_k0_zts6mmstv228_sums_result_add_1_0_q = i_unnamed_k0_zts6mmstv228_sums_result_add_1_0_o[129:0];

    // bgTrunc_i_unnamed_k0_zts6mmstv228_sel_x(BITSELECT,206)@71
    assign bgTrunc_i_unnamed_k0_zts6mmstv228_sel_x_in = i_unnamed_k0_zts6mmstv228_sums_result_add_1_0_q[127:0];
    assign bgTrunc_i_unnamed_k0_zts6mmstv228_sel_x_b = bgTrunc_i_unnamed_k0_zts6mmstv228_sel_x_in[63:0];

    // redist416_bgTrunc_i_unnamed_k0_zts6mmstv228_sel_x_b_1(DELAY,4437)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist416_bgTrunc_i_unnamed_k0_zts6mmstv228_sel_x_b_1_q <= '0;
        end
        else
        begin
            redist416_bgTrunc_i_unnamed_k0_zts6mmstv228_sel_x_b_1_q <= $unsigned(bgTrunc_i_unnamed_k0_zts6mmstv228_sel_x_b);
        end
    end

    // i_unnamed_k0_zts6mmstv229(ADD,130)@72
    assign i_unnamed_k0_zts6mmstv229_a = {1'b0, redist416_bgTrunc_i_unnamed_k0_zts6mmstv228_sel_x_b_1_q};
    assign i_unnamed_k0_zts6mmstv229_b = {1'b0, i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer33_k0_zts6mmstv215_aunroll_x_out_dest_data_out_2_0_1_tpl};
    assign i_unnamed_k0_zts6mmstv229_o = $unsigned(i_unnamed_k0_zts6mmstv229_a) + $unsigned(i_unnamed_k0_zts6mmstv229_b);
    assign i_unnamed_k0_zts6mmstv229_q = i_unnamed_k0_zts6mmstv229_o[64:0];

    // bgTrunc_i_unnamed_k0_zts6mmstv229_sel_x(BITSELECT,207)@72
    assign bgTrunc_i_unnamed_k0_zts6mmstv229_sel_x_b = i_unnamed_k0_zts6mmstv229_q[63:0];

    // redist418_bgTrunc_i_decomposed_k0_zts6mmstv226_sel_x_b_1(DELAY,4439)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist418_bgTrunc_i_decomposed_k0_zts6mmstv226_sel_x_b_1_q <= '0;
        end
        else
        begin
            redist418_bgTrunc_i_decomposed_k0_zts6mmstv226_sel_x_b_1_q <= $unsigned(bgTrunc_i_decomposed_k0_zts6mmstv226_sel_x_b);
        end
    end

    // redist614_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_70(DELAY,4635)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist614_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_70_q <= '0;
        end
        else
        begin
            redist614_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_70_q <= $unsigned(redist613_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_69_outputreg0_q);
        end
    end

    // redist399_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg3_sync_buffer31_k0_zts6mmstv219_aunroll_x_out_dest_data_out_0_0_1_tpl_5_notEnable(LOGICAL,4820)
    assign redist399_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg3_sync_buffer31_k0_zts6mmstv219_aunroll_x_out_dest_data_out_0_0_1_tpl_5_notEnable_q = $unsigned(~ (VCC_q));

    // redist399_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg3_sync_buffer31_k0_zts6mmstv219_aunroll_x_out_dest_data_out_0_0_1_tpl_5_nor(LOGICAL,4821)
    assign redist399_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg3_sync_buffer31_k0_zts6mmstv219_aunroll_x_out_dest_data_out_0_0_1_tpl_5_nor_q = ~ (redist399_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg3_sync_buffer31_k0_zts6mmstv219_aunroll_x_out_dest_data_out_0_0_1_tpl_5_notEnable_q | redist399_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg3_sync_buffer31_k0_zts6mmstv219_aunroll_x_out_dest_data_out_0_0_1_tpl_5_sticky_ena_q);

    // redist399_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg3_sync_buffer31_k0_zts6mmstv219_aunroll_x_out_dest_data_out_0_0_1_tpl_5_mem_last(CONSTANT,4817)
    assign redist399_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg3_sync_buffer31_k0_zts6mmstv219_aunroll_x_out_dest_data_out_0_0_1_tpl_5_mem_last_q = $unsigned(3'b010);

    // redist399_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg3_sync_buffer31_k0_zts6mmstv219_aunroll_x_out_dest_data_out_0_0_1_tpl_5_cmp(LOGICAL,4818)
    assign redist399_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg3_sync_buffer31_k0_zts6mmstv219_aunroll_x_out_dest_data_out_0_0_1_tpl_5_cmp_b = {1'b0, redist399_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg3_sync_buffer31_k0_zts6mmstv219_aunroll_x_out_dest_data_out_0_0_1_tpl_5_rdcnt_q};
    assign redist399_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg3_sync_buffer31_k0_zts6mmstv219_aunroll_x_out_dest_data_out_0_0_1_tpl_5_cmp_q = $unsigned(redist399_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg3_sync_buffer31_k0_zts6mmstv219_aunroll_x_out_dest_data_out_0_0_1_tpl_5_mem_last_q == redist399_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg3_sync_buffer31_k0_zts6mmstv219_aunroll_x_out_dest_data_out_0_0_1_tpl_5_cmp_b ? 1'b1 : 1'b0);

    // redist399_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg3_sync_buffer31_k0_zts6mmstv219_aunroll_x_out_dest_data_out_0_0_1_tpl_5_cmpReg(REG,4819)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist399_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg3_sync_buffer31_k0_zts6mmstv219_aunroll_x_out_dest_data_out_0_0_1_tpl_5_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist399_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg3_sync_buffer31_k0_zts6mmstv219_aunroll_x_out_dest_data_out_0_0_1_tpl_5_cmpReg_q <= $unsigned(redist399_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg3_sync_buffer31_k0_zts6mmstv219_aunroll_x_out_dest_data_out_0_0_1_tpl_5_cmp_q);
        end
    end

    // redist399_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg3_sync_buffer31_k0_zts6mmstv219_aunroll_x_out_dest_data_out_0_0_1_tpl_5_sticky_ena(REG,4822)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist399_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg3_sync_buffer31_k0_zts6mmstv219_aunroll_x_out_dest_data_out_0_0_1_tpl_5_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist399_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg3_sync_buffer31_k0_zts6mmstv219_aunroll_x_out_dest_data_out_0_0_1_tpl_5_nor_q == 1'b1)
        begin
            redist399_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg3_sync_buffer31_k0_zts6mmstv219_aunroll_x_out_dest_data_out_0_0_1_tpl_5_sticky_ena_q <= $unsigned(redist399_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg3_sync_buffer31_k0_zts6mmstv219_aunroll_x_out_dest_data_out_0_0_1_tpl_5_cmpReg_q);
        end
    end

    // redist399_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg3_sync_buffer31_k0_zts6mmstv219_aunroll_x_out_dest_data_out_0_0_1_tpl_5_enaAnd(LOGICAL,4823)
    assign redist399_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg3_sync_buffer31_k0_zts6mmstv219_aunroll_x_out_dest_data_out_0_0_1_tpl_5_enaAnd_q = redist399_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg3_sync_buffer31_k0_zts6mmstv219_aunroll_x_out_dest_data_out_0_0_1_tpl_5_sticky_ena_q & VCC_q;

    // redist399_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg3_sync_buffer31_k0_zts6mmstv219_aunroll_x_out_dest_data_out_0_0_1_tpl_5_rdcnt(COUNTER,4815)
    // low=0, high=3, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist399_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg3_sync_buffer31_k0_zts6mmstv219_aunroll_x_out_dest_data_out_0_0_1_tpl_5_rdcnt_i <= 2'd0;
        end
        else
        begin
            redist399_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg3_sync_buffer31_k0_zts6mmstv219_aunroll_x_out_dest_data_out_0_0_1_tpl_5_rdcnt_i <= $unsigned(redist399_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg3_sync_buffer31_k0_zts6mmstv219_aunroll_x_out_dest_data_out_0_0_1_tpl_5_rdcnt_i) + $unsigned(2'd1);
        end
    end
    assign redist399_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg3_sync_buffer31_k0_zts6mmstv219_aunroll_x_out_dest_data_out_0_0_1_tpl_5_rdcnt_q = redist399_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg3_sync_buffer31_k0_zts6mmstv219_aunroll_x_out_dest_data_out_0_0_1_tpl_5_rdcnt_i[1:0];

    // redist399_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg3_sync_buffer31_k0_zts6mmstv219_aunroll_x_out_dest_data_out_0_0_1_tpl_5_wraddr(REG,4816)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist399_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg3_sync_buffer31_k0_zts6mmstv219_aunroll_x_out_dest_data_out_0_0_1_tpl_5_wraddr_q <= $unsigned(2'b11);
        end
        else
        begin
            redist399_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg3_sync_buffer31_k0_zts6mmstv219_aunroll_x_out_dest_data_out_0_0_1_tpl_5_wraddr_q <= $unsigned(redist399_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg3_sync_buffer31_k0_zts6mmstv219_aunroll_x_out_dest_data_out_0_0_1_tpl_5_rdcnt_q);
        end
    end

    // redist399_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg3_sync_buffer31_k0_zts6mmstv219_aunroll_x_out_dest_data_out_0_0_1_tpl_5_mem(DUALMEM,4814)
    assign redist399_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg3_sync_buffer31_k0_zts6mmstv219_aunroll_x_out_dest_data_out_0_0_1_tpl_5_mem_ia = $unsigned(i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg3_sync_buffer31_k0_zts6mmstv219_aunroll_x_out_dest_data_out_0_0_1_tpl);
    assign redist399_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg3_sync_buffer31_k0_zts6mmstv219_aunroll_x_out_dest_data_out_0_0_1_tpl_5_mem_aa = redist399_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg3_sync_buffer31_k0_zts6mmstv219_aunroll_x_out_dest_data_out_0_0_1_tpl_5_wraddr_q;
    assign redist399_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg3_sync_buffer31_k0_zts6mmstv219_aunroll_x_out_dest_data_out_0_0_1_tpl_5_mem_ab = redist399_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg3_sync_buffer31_k0_zts6mmstv219_aunroll_x_out_dest_data_out_0_0_1_tpl_5_rdcnt_q;
    assign redist399_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg3_sync_buffer31_k0_zts6mmstv219_aunroll_x_out_dest_data_out_0_0_1_tpl_5_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(4),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(4),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist399_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg3_sync_buffer31_k0_zts6mmstv219_aunroll_x_out_dest_data_out_0_0_1_tpl_5_mem_dmem (
        .clocken1(redist399_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg3_sync_buffer31_k0_zts6mmstv219_aunroll_x_out_dest_data_out_0_0_1_tpl_5_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist399_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg3_sync_buffer31_k0_zts6mmstv219_aunroll_x_out_dest_data_out_0_0_1_tpl_5_mem_reset0),
        .clock1(clock),
        .address_a(redist399_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg3_sync_buffer31_k0_zts6mmstv219_aunroll_x_out_dest_data_out_0_0_1_tpl_5_mem_aa),
        .data_a(redist399_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg3_sync_buffer31_k0_zts6mmstv219_aunroll_x_out_dest_data_out_0_0_1_tpl_5_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist399_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg3_sync_buffer31_k0_zts6mmstv219_aunroll_x_out_dest_data_out_0_0_1_tpl_5_mem_ab),
        .q_b(redist399_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg3_sync_buffer31_k0_zts6mmstv219_aunroll_x_out_dest_data_out_0_0_1_tpl_5_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist399_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg3_sync_buffer31_k0_zts6mmstv219_aunroll_x_out_dest_data_out_0_0_1_tpl_5_mem_q = redist399_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg3_sync_buffer31_k0_zts6mmstv219_aunroll_x_out_dest_data_out_0_0_1_tpl_5_mem_iq[63:0];

    // redist398_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer1432_k0_zts6mmstv217_aunroll_x_out_dest_data_out_1_0_0_tpl_5_notEnable(LOGICAL,4810)
    assign redist398_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer1432_k0_zts6mmstv217_aunroll_x_out_dest_data_out_1_0_0_tpl_5_notEnable_q = $unsigned(~ (VCC_q));

    // redist398_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer1432_k0_zts6mmstv217_aunroll_x_out_dest_data_out_1_0_0_tpl_5_nor(LOGICAL,4811)
    assign redist398_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer1432_k0_zts6mmstv217_aunroll_x_out_dest_data_out_1_0_0_tpl_5_nor_q = ~ (redist398_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer1432_k0_zts6mmstv217_aunroll_x_out_dest_data_out_1_0_0_tpl_5_notEnable_q | redist398_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer1432_k0_zts6mmstv217_aunroll_x_out_dest_data_out_1_0_0_tpl_5_sticky_ena_q);

    // redist398_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer1432_k0_zts6mmstv217_aunroll_x_out_dest_data_out_1_0_0_tpl_5_mem_last(CONSTANT,4807)
    assign redist398_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer1432_k0_zts6mmstv217_aunroll_x_out_dest_data_out_1_0_0_tpl_5_mem_last_q = $unsigned(3'b010);

    // redist398_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer1432_k0_zts6mmstv217_aunroll_x_out_dest_data_out_1_0_0_tpl_5_cmp(LOGICAL,4808)
    assign redist398_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer1432_k0_zts6mmstv217_aunroll_x_out_dest_data_out_1_0_0_tpl_5_cmp_b = {1'b0, redist398_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer1432_k0_zts6mmstv217_aunroll_x_out_dest_data_out_1_0_0_tpl_5_rdcnt_q};
    assign redist398_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer1432_k0_zts6mmstv217_aunroll_x_out_dest_data_out_1_0_0_tpl_5_cmp_q = $unsigned(redist398_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer1432_k0_zts6mmstv217_aunroll_x_out_dest_data_out_1_0_0_tpl_5_mem_last_q == redist398_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer1432_k0_zts6mmstv217_aunroll_x_out_dest_data_out_1_0_0_tpl_5_cmp_b ? 1'b1 : 1'b0);

    // redist398_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer1432_k0_zts6mmstv217_aunroll_x_out_dest_data_out_1_0_0_tpl_5_cmpReg(REG,4809)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist398_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer1432_k0_zts6mmstv217_aunroll_x_out_dest_data_out_1_0_0_tpl_5_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist398_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer1432_k0_zts6mmstv217_aunroll_x_out_dest_data_out_1_0_0_tpl_5_cmpReg_q <= $unsigned(redist398_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer1432_k0_zts6mmstv217_aunroll_x_out_dest_data_out_1_0_0_tpl_5_cmp_q);
        end
    end

    // redist398_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer1432_k0_zts6mmstv217_aunroll_x_out_dest_data_out_1_0_0_tpl_5_sticky_ena(REG,4812)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist398_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer1432_k0_zts6mmstv217_aunroll_x_out_dest_data_out_1_0_0_tpl_5_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist398_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer1432_k0_zts6mmstv217_aunroll_x_out_dest_data_out_1_0_0_tpl_5_nor_q == 1'b1)
        begin
            redist398_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer1432_k0_zts6mmstv217_aunroll_x_out_dest_data_out_1_0_0_tpl_5_sticky_ena_q <= $unsigned(redist398_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer1432_k0_zts6mmstv217_aunroll_x_out_dest_data_out_1_0_0_tpl_5_cmpReg_q);
        end
    end

    // redist398_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer1432_k0_zts6mmstv217_aunroll_x_out_dest_data_out_1_0_0_tpl_5_enaAnd(LOGICAL,4813)
    assign redist398_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer1432_k0_zts6mmstv217_aunroll_x_out_dest_data_out_1_0_0_tpl_5_enaAnd_q = redist398_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer1432_k0_zts6mmstv217_aunroll_x_out_dest_data_out_1_0_0_tpl_5_sticky_ena_q & VCC_q;

    // redist398_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer1432_k0_zts6mmstv217_aunroll_x_out_dest_data_out_1_0_0_tpl_5_rdcnt(COUNTER,4805)
    // low=0, high=3, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist398_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer1432_k0_zts6mmstv217_aunroll_x_out_dest_data_out_1_0_0_tpl_5_rdcnt_i <= 2'd0;
        end
        else
        begin
            redist398_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer1432_k0_zts6mmstv217_aunroll_x_out_dest_data_out_1_0_0_tpl_5_rdcnt_i <= $unsigned(redist398_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer1432_k0_zts6mmstv217_aunroll_x_out_dest_data_out_1_0_0_tpl_5_rdcnt_i) + $unsigned(2'd1);
        end
    end
    assign redist398_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer1432_k0_zts6mmstv217_aunroll_x_out_dest_data_out_1_0_0_tpl_5_rdcnt_q = redist398_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer1432_k0_zts6mmstv217_aunroll_x_out_dest_data_out_1_0_0_tpl_5_rdcnt_i[1:0];

    // redist398_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer1432_k0_zts6mmstv217_aunroll_x_out_dest_data_out_1_0_0_tpl_5_wraddr(REG,4806)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist398_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer1432_k0_zts6mmstv217_aunroll_x_out_dest_data_out_1_0_0_tpl_5_wraddr_q <= $unsigned(2'b11);
        end
        else
        begin
            redist398_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer1432_k0_zts6mmstv217_aunroll_x_out_dest_data_out_1_0_0_tpl_5_wraddr_q <= $unsigned(redist398_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer1432_k0_zts6mmstv217_aunroll_x_out_dest_data_out_1_0_0_tpl_5_rdcnt_q);
        end
    end

    // redist398_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer1432_k0_zts6mmstv217_aunroll_x_out_dest_data_out_1_0_0_tpl_5_mem(DUALMEM,4804)
    assign redist398_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer1432_k0_zts6mmstv217_aunroll_x_out_dest_data_out_1_0_0_tpl_5_mem_ia = $unsigned(i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer1432_k0_zts6mmstv217_aunroll_x_out_dest_data_out_1_0_0_tpl);
    assign redist398_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer1432_k0_zts6mmstv217_aunroll_x_out_dest_data_out_1_0_0_tpl_5_mem_aa = redist398_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer1432_k0_zts6mmstv217_aunroll_x_out_dest_data_out_1_0_0_tpl_5_wraddr_q;
    assign redist398_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer1432_k0_zts6mmstv217_aunroll_x_out_dest_data_out_1_0_0_tpl_5_mem_ab = redist398_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer1432_k0_zts6mmstv217_aunroll_x_out_dest_data_out_1_0_0_tpl_5_rdcnt_q;
    assign redist398_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer1432_k0_zts6mmstv217_aunroll_x_out_dest_data_out_1_0_0_tpl_5_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(4),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(4),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist398_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer1432_k0_zts6mmstv217_aunroll_x_out_dest_data_out_1_0_0_tpl_5_mem_dmem (
        .clocken1(redist398_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer1432_k0_zts6mmstv217_aunroll_x_out_dest_data_out_1_0_0_tpl_5_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist398_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer1432_k0_zts6mmstv217_aunroll_x_out_dest_data_out_1_0_0_tpl_5_mem_reset0),
        .clock1(clock),
        .address_a(redist398_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer1432_k0_zts6mmstv217_aunroll_x_out_dest_data_out_1_0_0_tpl_5_mem_aa),
        .data_a(redist398_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer1432_k0_zts6mmstv217_aunroll_x_out_dest_data_out_1_0_0_tpl_5_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist398_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer1432_k0_zts6mmstv217_aunroll_x_out_dest_data_out_1_0_0_tpl_5_mem_ab),
        .q_b(redist398_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer1432_k0_zts6mmstv217_aunroll_x_out_dest_data_out_1_0_0_tpl_5_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist398_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer1432_k0_zts6mmstv217_aunroll_x_out_dest_data_out_1_0_0_tpl_5_mem_q = redist398_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer1432_k0_zts6mmstv217_aunroll_x_out_dest_data_out_1_0_0_tpl_5_mem_iq[63:0];

    // valid_fanout_reg7(REG,3179)@71 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg7_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg7_q <= $unsigned(redist396_sync_together154_aunroll_x_in_i_valid_70_q);
        end
    end

    // i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer33_k0_zts6mmstv215_aunroll_x(BLACKBOX,250)@72
    k0_ZTS6MMstv2_i_llvm_fpga_ffwd_dest_s_cl0000fer33_k0_zts6mmstv20 thei_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer33_k0_zts6mmstv215_aunroll_x (
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg7_q),
        .in_intel_reserved_ffwd_2_0_0_tpl(in_intel_reserved_ffwd_2_0_0_tpl),
        .in_intel_reserved_ffwd_2_0_1_tpl(in_intel_reserved_ffwd_2_0_1_tpl),
        .out_stall_out(),
        .out_valid_out(),
        .out_dest_data_out_2_0_0_tpl(),
        .out_dest_data_out_2_0_1_tpl(i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer33_k0_zts6mmstv215_aunroll_x_out_dest_data_out_2_0_1_tpl),
        .clock(clock),
        .resetn(resetn)
    );

    // redist405_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x_out_dest_data_out_6_0_1_tpl_6_notEnable(LOGICAL,4860)
    assign redist405_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x_out_dest_data_out_6_0_1_tpl_6_notEnable_q = $unsigned(~ (VCC_q));

    // redist405_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x_out_dest_data_out_6_0_1_tpl_6_nor(LOGICAL,4861)
    assign redist405_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x_out_dest_data_out_6_0_1_tpl_6_nor_q = ~ (redist405_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x_out_dest_data_out_6_0_1_tpl_6_notEnable_q | redist405_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x_out_dest_data_out_6_0_1_tpl_6_sticky_ena_q);

    // redist405_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x_out_dest_data_out_6_0_1_tpl_6_mem_last(CONSTANT,4857)
    assign redist405_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x_out_dest_data_out_6_0_1_tpl_6_mem_last_q = $unsigned(3'b011);

    // redist405_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x_out_dest_data_out_6_0_1_tpl_6_cmp(LOGICAL,4858)
    assign redist405_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x_out_dest_data_out_6_0_1_tpl_6_cmp_q = $unsigned(redist405_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x_out_dest_data_out_6_0_1_tpl_6_mem_last_q == redist405_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x_out_dest_data_out_6_0_1_tpl_6_rdcnt_q ? 1'b1 : 1'b0);

    // redist405_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x_out_dest_data_out_6_0_1_tpl_6_cmpReg(REG,4859)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist405_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x_out_dest_data_out_6_0_1_tpl_6_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist405_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x_out_dest_data_out_6_0_1_tpl_6_cmpReg_q <= $unsigned(redist405_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x_out_dest_data_out_6_0_1_tpl_6_cmp_q);
        end
    end

    // redist405_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x_out_dest_data_out_6_0_1_tpl_6_sticky_ena(REG,4862)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist405_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x_out_dest_data_out_6_0_1_tpl_6_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist405_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x_out_dest_data_out_6_0_1_tpl_6_nor_q == 1'b1)
        begin
            redist405_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x_out_dest_data_out_6_0_1_tpl_6_sticky_ena_q <= $unsigned(redist405_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x_out_dest_data_out_6_0_1_tpl_6_cmpReg_q);
        end
    end

    // redist405_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x_out_dest_data_out_6_0_1_tpl_6_enaAnd(LOGICAL,4863)
    assign redist405_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x_out_dest_data_out_6_0_1_tpl_6_enaAnd_q = redist405_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x_out_dest_data_out_6_0_1_tpl_6_sticky_ena_q & VCC_q;

    // redist405_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x_out_dest_data_out_6_0_1_tpl_6_rdcnt(COUNTER,4855)
    // low=0, high=4, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist405_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x_out_dest_data_out_6_0_1_tpl_6_rdcnt_i <= 3'd0;
            redist405_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x_out_dest_data_out_6_0_1_tpl_6_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist405_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x_out_dest_data_out_6_0_1_tpl_6_rdcnt_i == 3'd3)
            begin
                redist405_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x_out_dest_data_out_6_0_1_tpl_6_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist405_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x_out_dest_data_out_6_0_1_tpl_6_rdcnt_eq <= 1'b0;
            end
            if (redist405_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x_out_dest_data_out_6_0_1_tpl_6_rdcnt_eq == 1'b1)
            begin
                redist405_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x_out_dest_data_out_6_0_1_tpl_6_rdcnt_i <= $unsigned(redist405_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x_out_dest_data_out_6_0_1_tpl_6_rdcnt_i) + $unsigned(3'd4);
            end
            else
            begin
                redist405_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x_out_dest_data_out_6_0_1_tpl_6_rdcnt_i <= $unsigned(redist405_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x_out_dest_data_out_6_0_1_tpl_6_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist405_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x_out_dest_data_out_6_0_1_tpl_6_rdcnt_q = redist405_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x_out_dest_data_out_6_0_1_tpl_6_rdcnt_i[2:0];

    // redist405_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x_out_dest_data_out_6_0_1_tpl_6_wraddr(REG,4856)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist405_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x_out_dest_data_out_6_0_1_tpl_6_wraddr_q <= $unsigned(3'b100);
        end
        else
        begin
            redist405_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x_out_dest_data_out_6_0_1_tpl_6_wraddr_q <= $unsigned(redist405_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x_out_dest_data_out_6_0_1_tpl_6_rdcnt_q);
        end
    end

    // redist405_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x_out_dest_data_out_6_0_1_tpl_6_mem(DUALMEM,4854)
    assign redist405_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x_out_dest_data_out_6_0_1_tpl_6_mem_ia = $unsigned(i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x_out_dest_data_out_6_0_1_tpl);
    assign redist405_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x_out_dest_data_out_6_0_1_tpl_6_mem_aa = redist405_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x_out_dest_data_out_6_0_1_tpl_6_wraddr_q;
    assign redist405_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x_out_dest_data_out_6_0_1_tpl_6_mem_ab = redist405_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x_out_dest_data_out_6_0_1_tpl_6_rdcnt_q;
    assign redist405_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x_out_dest_data_out_6_0_1_tpl_6_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(3),
        .numwords_a(5),
        .width_b(64),
        .widthad_b(3),
        .numwords_b(5),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist405_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x_out_dest_data_out_6_0_1_tpl_6_mem_dmem (
        .clocken1(redist405_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x_out_dest_data_out_6_0_1_tpl_6_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist405_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x_out_dest_data_out_6_0_1_tpl_6_mem_reset0),
        .clock1(clock),
        .address_a(redist405_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x_out_dest_data_out_6_0_1_tpl_6_mem_aa),
        .data_a(redist405_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x_out_dest_data_out_6_0_1_tpl_6_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist405_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x_out_dest_data_out_6_0_1_tpl_6_mem_ab),
        .q_b(redist405_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x_out_dest_data_out_6_0_1_tpl_6_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist405_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x_out_dest_data_out_6_0_1_tpl_6_mem_q = redist405_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x_out_dest_data_out_6_0_1_tpl_6_mem_iq[63:0];

    // redist404_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x_out_dest_data_out_7_0_0_tpl_6_notEnable(LOGICAL,4850)
    assign redist404_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x_out_dest_data_out_7_0_0_tpl_6_notEnable_q = $unsigned(~ (VCC_q));

    // redist404_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x_out_dest_data_out_7_0_0_tpl_6_nor(LOGICAL,4851)
    assign redist404_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x_out_dest_data_out_7_0_0_tpl_6_nor_q = ~ (redist404_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x_out_dest_data_out_7_0_0_tpl_6_notEnable_q | redist404_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x_out_dest_data_out_7_0_0_tpl_6_sticky_ena_q);

    // redist404_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x_out_dest_data_out_7_0_0_tpl_6_mem_last(CONSTANT,4847)
    assign redist404_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x_out_dest_data_out_7_0_0_tpl_6_mem_last_q = $unsigned(3'b011);

    // redist404_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x_out_dest_data_out_7_0_0_tpl_6_cmp(LOGICAL,4848)
    assign redist404_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x_out_dest_data_out_7_0_0_tpl_6_cmp_q = $unsigned(redist404_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x_out_dest_data_out_7_0_0_tpl_6_mem_last_q == redist404_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x_out_dest_data_out_7_0_0_tpl_6_rdcnt_q ? 1'b1 : 1'b0);

    // redist404_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x_out_dest_data_out_7_0_0_tpl_6_cmpReg(REG,4849)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist404_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x_out_dest_data_out_7_0_0_tpl_6_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist404_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x_out_dest_data_out_7_0_0_tpl_6_cmpReg_q <= $unsigned(redist404_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x_out_dest_data_out_7_0_0_tpl_6_cmp_q);
        end
    end

    // redist404_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x_out_dest_data_out_7_0_0_tpl_6_sticky_ena(REG,4852)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist404_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x_out_dest_data_out_7_0_0_tpl_6_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist404_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x_out_dest_data_out_7_0_0_tpl_6_nor_q == 1'b1)
        begin
            redist404_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x_out_dest_data_out_7_0_0_tpl_6_sticky_ena_q <= $unsigned(redist404_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x_out_dest_data_out_7_0_0_tpl_6_cmpReg_q);
        end
    end

    // redist404_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x_out_dest_data_out_7_0_0_tpl_6_enaAnd(LOGICAL,4853)
    assign redist404_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x_out_dest_data_out_7_0_0_tpl_6_enaAnd_q = redist404_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x_out_dest_data_out_7_0_0_tpl_6_sticky_ena_q & VCC_q;

    // redist404_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x_out_dest_data_out_7_0_0_tpl_6_rdcnt(COUNTER,4845)
    // low=0, high=4, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist404_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x_out_dest_data_out_7_0_0_tpl_6_rdcnt_i <= 3'd0;
            redist404_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x_out_dest_data_out_7_0_0_tpl_6_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist404_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x_out_dest_data_out_7_0_0_tpl_6_rdcnt_i == 3'd3)
            begin
                redist404_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x_out_dest_data_out_7_0_0_tpl_6_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist404_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x_out_dest_data_out_7_0_0_tpl_6_rdcnt_eq <= 1'b0;
            end
            if (redist404_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x_out_dest_data_out_7_0_0_tpl_6_rdcnt_eq == 1'b1)
            begin
                redist404_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x_out_dest_data_out_7_0_0_tpl_6_rdcnt_i <= $unsigned(redist404_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x_out_dest_data_out_7_0_0_tpl_6_rdcnt_i) + $unsigned(3'd4);
            end
            else
            begin
                redist404_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x_out_dest_data_out_7_0_0_tpl_6_rdcnt_i <= $unsigned(redist404_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x_out_dest_data_out_7_0_0_tpl_6_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist404_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x_out_dest_data_out_7_0_0_tpl_6_rdcnt_q = redist404_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x_out_dest_data_out_7_0_0_tpl_6_rdcnt_i[2:0];

    // redist404_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x_out_dest_data_out_7_0_0_tpl_6_wraddr(REG,4846)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist404_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x_out_dest_data_out_7_0_0_tpl_6_wraddr_q <= $unsigned(3'b100);
        end
        else
        begin
            redist404_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x_out_dest_data_out_7_0_0_tpl_6_wraddr_q <= $unsigned(redist404_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x_out_dest_data_out_7_0_0_tpl_6_rdcnt_q);
        end
    end

    // redist404_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x_out_dest_data_out_7_0_0_tpl_6_mem(DUALMEM,4844)
    assign redist404_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x_out_dest_data_out_7_0_0_tpl_6_mem_ia = $unsigned(i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x_out_dest_data_out_7_0_0_tpl);
    assign redist404_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x_out_dest_data_out_7_0_0_tpl_6_mem_aa = redist404_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x_out_dest_data_out_7_0_0_tpl_6_wraddr_q;
    assign redist404_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x_out_dest_data_out_7_0_0_tpl_6_mem_ab = redist404_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x_out_dest_data_out_7_0_0_tpl_6_rdcnt_q;
    assign redist404_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x_out_dest_data_out_7_0_0_tpl_6_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(3),
        .numwords_a(5),
        .width_b(64),
        .widthad_b(3),
        .numwords_b(5),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist404_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x_out_dest_data_out_7_0_0_tpl_6_mem_dmem (
        .clocken1(redist404_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x_out_dest_data_out_7_0_0_tpl_6_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist404_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x_out_dest_data_out_7_0_0_tpl_6_mem_reset0),
        .clock1(clock),
        .address_a(redist404_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x_out_dest_data_out_7_0_0_tpl_6_mem_aa),
        .data_a(redist404_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x_out_dest_data_out_7_0_0_tpl_6_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist404_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x_out_dest_data_out_7_0_0_tpl_6_mem_ab),
        .q_b(redist404_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x_out_dest_data_out_7_0_0_tpl_6_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist404_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x_out_dest_data_out_7_0_0_tpl_6_mem_q = redist404_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x_out_dest_data_out_7_0_0_tpl_6_mem_iq[63:0];

    // redist403_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer39_k0_zts6mmstv29_aunroll_x_out_dest_data_out_8_0_1_tpl_1(DELAY,4424)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist403_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer39_k0_zts6mmstv29_aunroll_x_out_dest_data_out_8_0_1_tpl_1_q <= '0;
        end
        else
        begin
            redist403_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer39_k0_zts6mmstv29_aunroll_x_out_dest_data_out_8_0_1_tpl_1_q <= $unsigned(i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer39_k0_zts6mmstv29_aunroll_x_out_dest_data_out_8_0_1_tpl);
        end
    end

    // redist402_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x_out_dest_data_out_9_0_1_tpl_6_notEnable(LOGICAL,4840)
    assign redist402_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x_out_dest_data_out_9_0_1_tpl_6_notEnable_q = $unsigned(~ (VCC_q));

    // redist402_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x_out_dest_data_out_9_0_1_tpl_6_nor(LOGICAL,4841)
    assign redist402_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x_out_dest_data_out_9_0_1_tpl_6_nor_q = ~ (redist402_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x_out_dest_data_out_9_0_1_tpl_6_notEnable_q | redist402_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x_out_dest_data_out_9_0_1_tpl_6_sticky_ena_q);

    // redist402_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x_out_dest_data_out_9_0_1_tpl_6_mem_last(CONSTANT,4837)
    assign redist402_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x_out_dest_data_out_9_0_1_tpl_6_mem_last_q = $unsigned(3'b011);

    // redist402_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x_out_dest_data_out_9_0_1_tpl_6_cmp(LOGICAL,4838)
    assign redist402_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x_out_dest_data_out_9_0_1_tpl_6_cmp_q = $unsigned(redist402_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x_out_dest_data_out_9_0_1_tpl_6_mem_last_q == redist402_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x_out_dest_data_out_9_0_1_tpl_6_rdcnt_q ? 1'b1 : 1'b0);

    // redist402_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x_out_dest_data_out_9_0_1_tpl_6_cmpReg(REG,4839)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist402_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x_out_dest_data_out_9_0_1_tpl_6_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist402_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x_out_dest_data_out_9_0_1_tpl_6_cmpReg_q <= $unsigned(redist402_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x_out_dest_data_out_9_0_1_tpl_6_cmp_q);
        end
    end

    // redist402_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x_out_dest_data_out_9_0_1_tpl_6_sticky_ena(REG,4842)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist402_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x_out_dest_data_out_9_0_1_tpl_6_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist402_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x_out_dest_data_out_9_0_1_tpl_6_nor_q == 1'b1)
        begin
            redist402_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x_out_dest_data_out_9_0_1_tpl_6_sticky_ena_q <= $unsigned(redist402_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x_out_dest_data_out_9_0_1_tpl_6_cmpReg_q);
        end
    end

    // redist402_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x_out_dest_data_out_9_0_1_tpl_6_enaAnd(LOGICAL,4843)
    assign redist402_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x_out_dest_data_out_9_0_1_tpl_6_enaAnd_q = redist402_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x_out_dest_data_out_9_0_1_tpl_6_sticky_ena_q & VCC_q;

    // redist402_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x_out_dest_data_out_9_0_1_tpl_6_rdcnt(COUNTER,4835)
    // low=0, high=4, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist402_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x_out_dest_data_out_9_0_1_tpl_6_rdcnt_i <= 3'd0;
            redist402_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x_out_dest_data_out_9_0_1_tpl_6_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist402_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x_out_dest_data_out_9_0_1_tpl_6_rdcnt_i == 3'd3)
            begin
                redist402_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x_out_dest_data_out_9_0_1_tpl_6_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist402_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x_out_dest_data_out_9_0_1_tpl_6_rdcnt_eq <= 1'b0;
            end
            if (redist402_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x_out_dest_data_out_9_0_1_tpl_6_rdcnt_eq == 1'b1)
            begin
                redist402_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x_out_dest_data_out_9_0_1_tpl_6_rdcnt_i <= $unsigned(redist402_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x_out_dest_data_out_9_0_1_tpl_6_rdcnt_i) + $unsigned(3'd4);
            end
            else
            begin
                redist402_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x_out_dest_data_out_9_0_1_tpl_6_rdcnt_i <= $unsigned(redist402_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x_out_dest_data_out_9_0_1_tpl_6_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist402_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x_out_dest_data_out_9_0_1_tpl_6_rdcnt_q = redist402_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x_out_dest_data_out_9_0_1_tpl_6_rdcnt_i[2:0];

    // redist402_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x_out_dest_data_out_9_0_1_tpl_6_wraddr(REG,4836)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist402_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x_out_dest_data_out_9_0_1_tpl_6_wraddr_q <= $unsigned(3'b100);
        end
        else
        begin
            redist402_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x_out_dest_data_out_9_0_1_tpl_6_wraddr_q <= $unsigned(redist402_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x_out_dest_data_out_9_0_1_tpl_6_rdcnt_q);
        end
    end

    // redist402_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x_out_dest_data_out_9_0_1_tpl_6_mem(DUALMEM,4834)
    assign redist402_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x_out_dest_data_out_9_0_1_tpl_6_mem_ia = $unsigned(i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x_out_dest_data_out_9_0_1_tpl);
    assign redist402_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x_out_dest_data_out_9_0_1_tpl_6_mem_aa = redist402_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x_out_dest_data_out_9_0_1_tpl_6_wraddr_q;
    assign redist402_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x_out_dest_data_out_9_0_1_tpl_6_mem_ab = redist402_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x_out_dest_data_out_9_0_1_tpl_6_rdcnt_q;
    assign redist402_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x_out_dest_data_out_9_0_1_tpl_6_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(3),
        .numwords_a(5),
        .width_b(64),
        .widthad_b(3),
        .numwords_b(5),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist402_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x_out_dest_data_out_9_0_1_tpl_6_mem_dmem (
        .clocken1(redist402_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x_out_dest_data_out_9_0_1_tpl_6_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist402_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x_out_dest_data_out_9_0_1_tpl_6_mem_reset0),
        .clock1(clock),
        .address_a(redist402_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x_out_dest_data_out_9_0_1_tpl_6_mem_aa),
        .data_a(redist402_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x_out_dest_data_out_9_0_1_tpl_6_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist402_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x_out_dest_data_out_9_0_1_tpl_6_mem_ab),
        .q_b(redist402_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x_out_dest_data_out_9_0_1_tpl_6_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist402_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x_out_dest_data_out_9_0_1_tpl_6_mem_q = redist402_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x_out_dest_data_out_9_0_1_tpl_6_mem_iq[63:0];

    // redist401_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x_out_dest_data_out_10_0_0_tpl_6_notEnable(LOGICAL,4830)
    assign redist401_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x_out_dest_data_out_10_0_0_tpl_6_notEnable_q = $unsigned(~ (VCC_q));

    // redist401_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x_out_dest_data_out_10_0_0_tpl_6_nor(LOGICAL,4831)
    assign redist401_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x_out_dest_data_out_10_0_0_tpl_6_nor_q = ~ (redist401_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x_out_dest_data_out_10_0_0_tpl_6_notEnable_q | redist401_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x_out_dest_data_out_10_0_0_tpl_6_sticky_ena_q);

    // redist401_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x_out_dest_data_out_10_0_0_tpl_6_mem_last(CONSTANT,4827)
    assign redist401_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x_out_dest_data_out_10_0_0_tpl_6_mem_last_q = $unsigned(3'b011);

    // redist401_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x_out_dest_data_out_10_0_0_tpl_6_cmp(LOGICAL,4828)
    assign redist401_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x_out_dest_data_out_10_0_0_tpl_6_cmp_q = $unsigned(redist401_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x_out_dest_data_out_10_0_0_tpl_6_mem_last_q == redist401_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x_out_dest_data_out_10_0_0_tpl_6_rdcnt_q ? 1'b1 : 1'b0);

    // redist401_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x_out_dest_data_out_10_0_0_tpl_6_cmpReg(REG,4829)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist401_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x_out_dest_data_out_10_0_0_tpl_6_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist401_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x_out_dest_data_out_10_0_0_tpl_6_cmpReg_q <= $unsigned(redist401_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x_out_dest_data_out_10_0_0_tpl_6_cmp_q);
        end
    end

    // redist401_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x_out_dest_data_out_10_0_0_tpl_6_sticky_ena(REG,4832)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist401_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x_out_dest_data_out_10_0_0_tpl_6_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist401_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x_out_dest_data_out_10_0_0_tpl_6_nor_q == 1'b1)
        begin
            redist401_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x_out_dest_data_out_10_0_0_tpl_6_sticky_ena_q <= $unsigned(redist401_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x_out_dest_data_out_10_0_0_tpl_6_cmpReg_q);
        end
    end

    // redist401_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x_out_dest_data_out_10_0_0_tpl_6_enaAnd(LOGICAL,4833)
    assign redist401_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x_out_dest_data_out_10_0_0_tpl_6_enaAnd_q = redist401_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x_out_dest_data_out_10_0_0_tpl_6_sticky_ena_q & VCC_q;

    // redist401_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x_out_dest_data_out_10_0_0_tpl_6_rdcnt(COUNTER,4825)
    // low=0, high=4, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist401_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x_out_dest_data_out_10_0_0_tpl_6_rdcnt_i <= 3'd0;
            redist401_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x_out_dest_data_out_10_0_0_tpl_6_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist401_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x_out_dest_data_out_10_0_0_tpl_6_rdcnt_i == 3'd3)
            begin
                redist401_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x_out_dest_data_out_10_0_0_tpl_6_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist401_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x_out_dest_data_out_10_0_0_tpl_6_rdcnt_eq <= 1'b0;
            end
            if (redist401_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x_out_dest_data_out_10_0_0_tpl_6_rdcnt_eq == 1'b1)
            begin
                redist401_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x_out_dest_data_out_10_0_0_tpl_6_rdcnt_i <= $unsigned(redist401_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x_out_dest_data_out_10_0_0_tpl_6_rdcnt_i) + $unsigned(3'd4);
            end
            else
            begin
                redist401_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x_out_dest_data_out_10_0_0_tpl_6_rdcnt_i <= $unsigned(redist401_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x_out_dest_data_out_10_0_0_tpl_6_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist401_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x_out_dest_data_out_10_0_0_tpl_6_rdcnt_q = redist401_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x_out_dest_data_out_10_0_0_tpl_6_rdcnt_i[2:0];

    // redist401_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x_out_dest_data_out_10_0_0_tpl_6_wraddr(REG,4826)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist401_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x_out_dest_data_out_10_0_0_tpl_6_wraddr_q <= $unsigned(3'b100);
        end
        else
        begin
            redist401_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x_out_dest_data_out_10_0_0_tpl_6_wraddr_q <= $unsigned(redist401_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x_out_dest_data_out_10_0_0_tpl_6_rdcnt_q);
        end
    end

    // redist401_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x_out_dest_data_out_10_0_0_tpl_6_mem(DUALMEM,4824)
    assign redist401_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x_out_dest_data_out_10_0_0_tpl_6_mem_ia = $unsigned(i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x_out_dest_data_out_10_0_0_tpl);
    assign redist401_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x_out_dest_data_out_10_0_0_tpl_6_mem_aa = redist401_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x_out_dest_data_out_10_0_0_tpl_6_wraddr_q;
    assign redist401_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x_out_dest_data_out_10_0_0_tpl_6_mem_ab = redist401_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x_out_dest_data_out_10_0_0_tpl_6_rdcnt_q;
    assign redist401_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x_out_dest_data_out_10_0_0_tpl_6_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(3),
        .numwords_a(5),
        .width_b(64),
        .widthad_b(3),
        .numwords_b(5),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist401_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x_out_dest_data_out_10_0_0_tpl_6_mem_dmem (
        .clocken1(redist401_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x_out_dest_data_out_10_0_0_tpl_6_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist401_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x_out_dest_data_out_10_0_0_tpl_6_mem_reset0),
        .clock1(clock),
        .address_a(redist401_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x_out_dest_data_out_10_0_0_tpl_6_mem_aa),
        .data_a(redist401_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x_out_dest_data_out_10_0_0_tpl_6_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist401_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x_out_dest_data_out_10_0_0_tpl_6_mem_ab),
        .q_b(redist401_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x_out_dest_data_out_10_0_0_tpl_6_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist401_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x_out_dest_data_out_10_0_0_tpl_6_mem_q = redist401_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x_out_dest_data_out_10_0_0_tpl_6_mem_iq[63:0];

    // redist400_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer42_k0_zts6mmstv23_aunroll_x_out_dest_data_out_11_0_1_tpl_1(DELAY,4421)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist400_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer42_k0_zts6mmstv23_aunroll_x_out_dest_data_out_11_0_1_tpl_1_q <= '0;
        end
        else
        begin
            redist400_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer42_k0_zts6mmstv23_aunroll_x_out_dest_data_out_11_0_1_tpl_1_q <= $unsigned(i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer42_k0_zts6mmstv23_aunroll_x_out_dest_data_out_11_0_1_tpl);
        end
    end

    // sync_out_aunroll_x(GPOUT,266)@72
    assign out_c0_exi27_0_tpl = GND_q;
    assign out_c0_exi27_1_tpl = redist400_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer42_k0_zts6mmstv23_aunroll_x_out_dest_data_out_11_0_1_tpl_1_q;
    assign out_c0_exi27_2_tpl = redist401_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg16_sync_buffer3041_k0_zts6mmstv25_aunroll_x_out_dest_data_out_10_0_0_tpl_6_mem_q;
    assign out_c0_exi27_3_tpl = redist402_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg15_sync_buffer40_k0_zts6mmstv27_aunroll_x_out_dest_data_out_9_0_1_tpl_6_mem_q;
    assign out_c0_exi27_4_tpl = redist403_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer39_k0_zts6mmstv29_aunroll_x_out_dest_data_out_8_0_1_tpl_1_q;
    assign out_c0_exi27_5_tpl = redist404_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg12_sync_buffer2638_k0_zts6mmstv211_aunroll_x_out_dest_data_out_7_0_0_tpl_6_mem_q;
    assign out_c0_exi27_6_tpl = redist405_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg11_sync_buffer37_k0_zts6mmstv213_aunroll_x_out_dest_data_out_6_0_1_tpl_6_mem_q;
    assign out_c0_exi27_7_tpl = i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer33_k0_zts6mmstv215_aunroll_x_out_dest_data_out_2_0_1_tpl;
    assign out_c0_exi27_8_tpl = redist398_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg4_sync_buffer1432_k0_zts6mmstv217_aunroll_x_out_dest_data_out_1_0_0_tpl_5_mem_q;
    assign out_c0_exi27_9_tpl = redist399_i_llvm_fpga_ffwd_dest_s_class_ztsn2cl4sycl5rangeili2eee_cl_sycl_ranges_arg3_sync_buffer31_k0_zts6mmstv219_aunroll_x_out_dest_data_out_0_0_1_tpl_5_mem_q;
    assign out_c0_exi27_10_tpl = redist614_i_llvm_fpga_pop_i64_acl_080_i285_pop6_k0_zts6mmstv222_out_data_out_70_q;
    assign out_c0_exi27_11_tpl = redist418_bgTrunc_i_decomposed_k0_zts6mmstv226_sel_x_b_1_q;
    assign out_c0_exi27_12_tpl = bgTrunc_i_unnamed_k0_zts6mmstv229_sel_x_b;
    assign out_c0_exi27_13_tpl = i_unnamed_k0_zts6mmstv235_vt_join_q;
    assign out_c0_exi27_14_tpl = i_unnamed_k0_zts6mmstv241_vt_join_q;
    assign out_c0_exi27_15_tpl = redist421_bgTrunc_i_decomposed971_k0_zts6mmstv247_sel_x_b_1_q;
    assign out_c0_exi27_16_tpl = bgTrunc_i_unnamed_k0_zts6mmstv250_sel_x_b;
    assign out_c0_exi27_17_tpl = i_unnamed_k0_zts6mmstv256_vt_join_q;
    assign out_c0_exi27_18_tpl = i_unnamed_k0_zts6mmstv262_vt_join_q;
    assign out_c0_exi27_19_tpl = redist420_bgTrunc_i_decomposed972_k0_zts6mmstv268_sel_x_b_2_q;
    assign out_c0_exi27_20_tpl = bgTrunc_i_unnamed_k0_zts6mmstv271_sel_x_b;
    assign out_c0_exi27_21_tpl = i_unnamed_k0_zts6mmstv277_vt_join_q;
    assign out_c0_exi27_22_tpl = i_unnamed_k0_zts6mmstv283_vt_join_q;
    assign out_c0_exi27_23_tpl = i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer7_k0_zts6mmstv284_out_buffer_out;
    assign out_c0_exi27_24_tpl = i_llvm_fpga_sync_buffer_i64_arg0_sync_buffer_k0_zts6mmstv285_out_buffer_out;
    assign out_c0_exi27_25_tpl = redist188_i_exitcond3_k0_zts6mmstv287_cmp_nsign_q_71_q;
    assign out_c0_exi27_26_tpl = i_notcmp43_k0_zts6mmstv289_q;
    assign out_c0_exi27_27_tpl = redist391_sync_together154_aunroll_x_in_c0_eni1_1_tpl_71_q;
    assign out_o_valid = valid_fanout_reg0_q;
    assign out_unnamed_k0_ZTS6MMstv227 = GND_q;

endmodule
