Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Sat Dec 13 23:03:38 2025
| Host         : DESKTOP-1HCTPEK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file Smart_Top_timing_summary_routed.rpt -pb Smart_Top_timing_summary_routed.pb -rpx Smart_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Smart_Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4368)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8891)
5. checking no_input_delay (2)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4368)
---------------------------
 There are 4368 register/latch pins with no clock driven by root clock pin: clk_div_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8891)
---------------------------------------------------
 There are 8891 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     38.161        0.000                      0                    2        0.440        0.000                      0                    2       19.500        0.000                       0                     3  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        38.161        0.000                      0                    2        0.440        0.000                      0                    2       19.500        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       38.161ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.440ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.161ns  (required time - arrival time)
  Source:                 clk_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clk_div_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.832ns  (logic 0.580ns (31.653%)  route 1.252ns (68.347%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 44.786 - 40.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clk_div_reg[0]/Q
                         net (fo=2, routed)           1.252     6.795    clk_div[0]
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.919 r  clk_div[0]_i_1/O
                         net (fo=1, routed)           0.000     6.919    p_0_in[0]
    SLICE_X36Y46         FDRE                                         r  clk_div_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.445    44.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk_div_reg[0]/C
                         clock pessimism              0.300    45.086    
                         clock uncertainty           -0.035    45.051    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    45.080    clk_div_reg[0]
  -------------------------------------------------------------------
                         required time                         45.080    
                         arrival time                          -6.919    
  -------------------------------------------------------------------
                         slack                                 38.161    

Slack (MET) :             38.179ns  (required time - arrival time)
  Source:                 clk_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clk_div_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.860ns  (logic 0.608ns (32.681%)  route 1.252ns (67.319%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 44.786 - 40.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk_div_reg[0]/Q
                         net (fo=2, routed)           1.252     6.795    clk_div[0]
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152     6.947 r  clk_div[1]_i_1/O
                         net (fo=1, routed)           0.000     6.947    p_0_in[1]
    SLICE_X36Y46         FDRE                                         r  clk_div_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.445    44.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk_div_reg[1]/C
                         clock pessimism              0.300    45.086    
                         clock uncertainty           -0.035    45.051    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.075    45.126    clk_div_reg[1]
  -------------------------------------------------------------------
                         required time                         45.126    
                         arrival time                          -6.947    
  -------------------------------------------------------------------
                         slack                                 38.179    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clk_div_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.228ns (41.713%)  route 0.319ns (58.287%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.128     1.574 r  clk_div_reg[1]/Q
                         net (fo=2, routed)           0.319     1.893    clk_sys
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     1.993 r  clk_div[1]_i_1/O
                         net (fo=1, routed)           0.000     1.993    p_0_in[1]
    SLICE_X36Y46         FDRE                                         r  clk_div_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk_div_reg[1]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.107     1.553    clk_div_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 clk_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clk_div_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.186ns (28.380%)  route 0.469ns (71.620%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  clk_div_reg[0]/Q
                         net (fo=2, routed)           0.469     2.057    clk_div[0]
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     2.102 r  clk_div[0]_i_1/O
                         net (fo=1, routed)           0.000     2.102    p_0_in[0]
    SLICE_X36Y46         FDRE                                         r  clk_div_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk_div_reg[0]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    clk_div_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.564    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X36Y46   clk_div_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X36Y46   clk_div_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X36Y46   clk_div_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X36Y46   clk_div_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X36Y46   clk_div_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X36Y46   clk_div_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X36Y46   clk_div_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X36Y46   clk_div_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X36Y46   clk_div_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X36Y46   clk_div_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          8904 Endpoints
Min Delay          8904 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_core/state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_core/current_accum_sad_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.371ns  (logic 5.841ns (19.232%)  route 24.530ns (80.768%))
  Logic Levels:           22  (CARRY4=7 FDCE=1 LUT2=4 LUT4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDCE                         0.000     0.000 r  u_core/state_reg[2]/C
    SLICE_X33Y19         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_core/state_reg[2]/Q
                         net (fo=143, routed)         2.704     3.160    u_core/state_reg_n_0_[2]
    SLICE_X34Y21         LUT2 (Prop_lut2_I0_O)        0.124     3.284 f  u_core/cur_mb_mem[255][3]_i_35/O
                         net (fo=6, routed)           1.180     4.464    u_core/cur_mb_mem[255][3]_i_35_n_0
    SLICE_X32Y21         LUT6 (Prop_lut6_I3_O)        0.124     4.588 f  u_core/cur_mb_mem[255][3]_i_34/O
                         net (fo=3, routed)           0.677     5.265    u_core/cur_mb_mem[255][3]_i_34_n_0
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124     5.389 r  u_core/cur_mb_mem[255][3]_i_40/O
                         net (fo=1, routed)           0.797     6.186    u_core/cur_mb_mem[255][3]_i_40_n_0
    SLICE_X35Y22         LUT6 (Prop_lut6_I0_O)        0.124     6.310 r  u_core/cur_mb_mem[255][3]_i_14/O
                         net (fo=1, routed)           0.000     6.310    u_core/cur_mb_mem[255][3]_i_14_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.537 r  u_core/cur_mb_mem_reg[255][3]_i_4/O[1]
                         net (fo=516, routed)        10.726    17.262    u_core/mem_addr[1]
    SLICE_X60Y45         LUT6 (Prop_lut6_I2_O)        0.303    17.565 r  u_core/cur_mb_mem[255][0]_i_57/O
                         net (fo=1, routed)           0.000    17.565    u_core/cur_mb_mem[255][0]_i_57_n_0
    SLICE_X60Y45         MUXF7 (Prop_muxf7_I1_O)      0.247    17.812 r  u_core/cur_mb_mem_reg[255][0]_i_24/O
                         net (fo=1, routed)           0.000    17.812    u_core/cur_mb_mem_reg[255][0]_i_24_n_0
    SLICE_X60Y45         MUXF8 (Prop_muxf8_I0_O)      0.098    17.910 r  u_core/cur_mb_mem_reg[255][0]_i_8/O
                         net (fo=1, routed)           1.109    19.020    u_core/cur_mb_mem_reg[255][0]_i_8_n_0
    SLICE_X54Y33         LUT6 (Prop_lut6_I0_O)        0.319    19.339 r  u_core/cur_mb_mem[255][0]_i_4/O
                         net (fo=1, routed)           0.000    19.339    u_core/cur_mb_mem[255][0]_i_4_n_0
    SLICE_X54Y33         MUXF7 (Prop_muxf7_I0_O)      0.209    19.548 r  u_core/cur_mb_mem_reg[255][0]_i_2/O
                         net (fo=4, routed)           1.489    21.037    u_core/cur_mb_mem_reg[255][0]_i_2_n_0
    SLICE_X44Y25         LUT5 (Prop_lut5_I0_O)        0.323    21.360 r  u_core/cur_mb_mem[255][0]_i_1/O
                         net (fo=67, routed)          2.332    23.692    u_core/mem_rdata[0]
    SLICE_X45Y16         LUT4 (Prop_lut4_I1_O)        0.332    24.024 r  u_core/current_accum_sad[7]_i_27/O
                         net (fo=1, routed)           0.000    24.024    u_core/current_accum_sad[7]_i_27_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.556 r  u_core/current_accum_sad_reg[7]_i_15/CO[3]
                         net (fo=7, routed)           1.228    25.784    u_core/abs_diff_return1
    SLICE_X44Y16         LUT2 (Prop_lut2_I0_O)        0.149    25.933 r  u_core/current_accum_sad[3]_i_8/O
                         net (fo=1, routed)           0.000    25.933    u_core/current_accum_sad[3]_i_8_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353    26.286 r  u_core/current_accum_sad_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    26.286    u_core/current_accum_sad_reg[3]_i_7_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.599 r  u_core/current_accum_sad_reg[7]_i_7/O[3]
                         net (fo=1, routed)           1.247    27.846    u_core/abs_diff_return[7]
    SLICE_X39Y24         LUT2 (Prop_lut2_I1_O)        0.306    28.152 r  u_core/current_accum_sad[7]_i_3/O
                         net (fo=1, routed)           0.000    28.152    u_core/current_accum_sad[7]_i_3_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.553 r  u_core/current_accum_sad_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.009    28.562    u_core/current_accum_sad_reg[7]_i_2_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.676 r  u_core/current_accum_sad_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.676    u_core/current_accum_sad_reg[11]_i_2_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.010 r  u_core/current_accum_sad_reg[15]_i_4/O[1]
                         net (fo=1, routed)           1.032    30.042    u_core/current_accum_sad0[13]
    SLICE_X38Y25         LUT2 (Prop_lut2_I0_O)        0.329    30.371 r  u_core/current_accum_sad[13]_i_1/O
                         net (fo=1, routed)           0.000    30.371    u_core/current_accum_sad[13]_i_1_n_0
    SLICE_X38Y25         FDRE                                         r  u_core/current_accum_sad_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_core/state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_core/current_accum_sad_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.132ns  (logic 5.826ns (19.335%)  route 24.306ns (80.665%))
  Logic Levels:           22  (CARRY4=7 FDCE=1 LUT2=4 LUT4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDCE                         0.000     0.000 r  u_core/state_reg[2]/C
    SLICE_X33Y19         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_core/state_reg[2]/Q
                         net (fo=143, routed)         2.704     3.160    u_core/state_reg_n_0_[2]
    SLICE_X34Y21         LUT2 (Prop_lut2_I0_O)        0.124     3.284 f  u_core/cur_mb_mem[255][3]_i_35/O
                         net (fo=6, routed)           1.180     4.464    u_core/cur_mb_mem[255][3]_i_35_n_0
    SLICE_X32Y21         LUT6 (Prop_lut6_I3_O)        0.124     4.588 f  u_core/cur_mb_mem[255][3]_i_34/O
                         net (fo=3, routed)           0.677     5.265    u_core/cur_mb_mem[255][3]_i_34_n_0
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124     5.389 r  u_core/cur_mb_mem[255][3]_i_40/O
                         net (fo=1, routed)           0.797     6.186    u_core/cur_mb_mem[255][3]_i_40_n_0
    SLICE_X35Y22         LUT6 (Prop_lut6_I0_O)        0.124     6.310 r  u_core/cur_mb_mem[255][3]_i_14/O
                         net (fo=1, routed)           0.000     6.310    u_core/cur_mb_mem[255][3]_i_14_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.537 r  u_core/cur_mb_mem_reg[255][3]_i_4/O[1]
                         net (fo=516, routed)        10.726    17.262    u_core/mem_addr[1]
    SLICE_X60Y45         LUT6 (Prop_lut6_I2_O)        0.303    17.565 r  u_core/cur_mb_mem[255][0]_i_57/O
                         net (fo=1, routed)           0.000    17.565    u_core/cur_mb_mem[255][0]_i_57_n_0
    SLICE_X60Y45         MUXF7 (Prop_muxf7_I1_O)      0.247    17.812 r  u_core/cur_mb_mem_reg[255][0]_i_24/O
                         net (fo=1, routed)           0.000    17.812    u_core/cur_mb_mem_reg[255][0]_i_24_n_0
    SLICE_X60Y45         MUXF8 (Prop_muxf8_I0_O)      0.098    17.910 r  u_core/cur_mb_mem_reg[255][0]_i_8/O
                         net (fo=1, routed)           1.109    19.020    u_core/cur_mb_mem_reg[255][0]_i_8_n_0
    SLICE_X54Y33         LUT6 (Prop_lut6_I0_O)        0.319    19.339 r  u_core/cur_mb_mem[255][0]_i_4/O
                         net (fo=1, routed)           0.000    19.339    u_core/cur_mb_mem[255][0]_i_4_n_0
    SLICE_X54Y33         MUXF7 (Prop_muxf7_I0_O)      0.209    19.548 r  u_core/cur_mb_mem_reg[255][0]_i_2/O
                         net (fo=4, routed)           1.489    21.037    u_core/cur_mb_mem_reg[255][0]_i_2_n_0
    SLICE_X44Y25         LUT5 (Prop_lut5_I0_O)        0.323    21.360 r  u_core/cur_mb_mem[255][0]_i_1/O
                         net (fo=67, routed)          2.332    23.692    u_core/mem_rdata[0]
    SLICE_X45Y16         LUT4 (Prop_lut4_I1_O)        0.332    24.024 r  u_core/current_accum_sad[7]_i_27/O
                         net (fo=1, routed)           0.000    24.024    u_core/current_accum_sad[7]_i_27_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.556 r  u_core/current_accum_sad_reg[7]_i_15/CO[3]
                         net (fo=7, routed)           1.228    25.784    u_core/abs_diff_return1
    SLICE_X44Y16         LUT2 (Prop_lut2_I0_O)        0.149    25.933 r  u_core/current_accum_sad[3]_i_8/O
                         net (fo=1, routed)           0.000    25.933    u_core/current_accum_sad[3]_i_8_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353    26.286 r  u_core/current_accum_sad_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    26.286    u_core/current_accum_sad_reg[3]_i_7_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.599 r  u_core/current_accum_sad_reg[7]_i_7/O[3]
                         net (fo=1, routed)           1.247    27.846    u_core/abs_diff_return[7]
    SLICE_X39Y24         LUT2 (Prop_lut2_I1_O)        0.306    28.152 r  u_core/current_accum_sad[7]_i_3/O
                         net (fo=1, routed)           0.000    28.152    u_core/current_accum_sad[7]_i_3_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.553 r  u_core/current_accum_sad_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.009    28.562    u_core/current_accum_sad_reg[7]_i_2_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.676 r  u_core/current_accum_sad_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.676    u_core/current_accum_sad_reg[11]_i_2_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.989 r  u_core/current_accum_sad_reg[15]_i_4/O[3]
                         net (fo=1, routed)           0.809    29.797    u_core/current_accum_sad0[15]
    SLICE_X38Y25         LUT2 (Prop_lut2_I0_O)        0.335    30.132 r  u_core/current_accum_sad[15]_i_3/O
                         net (fo=1, routed)           0.000    30.132    u_core/current_accum_sad[15]_i_3_n_0
    SLICE_X38Y25         FDRE                                         r  u_core/current_accum_sad_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_core/state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_core/current_accum_sad_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.964ns  (logic 5.699ns (19.019%)  route 24.265ns (80.981%))
  Logic Levels:           22  (CARRY4=7 FDCE=1 LUT2=4 LUT4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDCE                         0.000     0.000 r  u_core/state_reg[2]/C
    SLICE_X33Y19         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_core/state_reg[2]/Q
                         net (fo=143, routed)         2.704     3.160    u_core/state_reg_n_0_[2]
    SLICE_X34Y21         LUT2 (Prop_lut2_I0_O)        0.124     3.284 f  u_core/cur_mb_mem[255][3]_i_35/O
                         net (fo=6, routed)           1.180     4.464    u_core/cur_mb_mem[255][3]_i_35_n_0
    SLICE_X32Y21         LUT6 (Prop_lut6_I3_O)        0.124     4.588 f  u_core/cur_mb_mem[255][3]_i_34/O
                         net (fo=3, routed)           0.677     5.265    u_core/cur_mb_mem[255][3]_i_34_n_0
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124     5.389 r  u_core/cur_mb_mem[255][3]_i_40/O
                         net (fo=1, routed)           0.797     6.186    u_core/cur_mb_mem[255][3]_i_40_n_0
    SLICE_X35Y22         LUT6 (Prop_lut6_I0_O)        0.124     6.310 r  u_core/cur_mb_mem[255][3]_i_14/O
                         net (fo=1, routed)           0.000     6.310    u_core/cur_mb_mem[255][3]_i_14_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.537 r  u_core/cur_mb_mem_reg[255][3]_i_4/O[1]
                         net (fo=516, routed)        10.726    17.262    u_core/mem_addr[1]
    SLICE_X60Y45         LUT6 (Prop_lut6_I2_O)        0.303    17.565 r  u_core/cur_mb_mem[255][0]_i_57/O
                         net (fo=1, routed)           0.000    17.565    u_core/cur_mb_mem[255][0]_i_57_n_0
    SLICE_X60Y45         MUXF7 (Prop_muxf7_I1_O)      0.247    17.812 r  u_core/cur_mb_mem_reg[255][0]_i_24/O
                         net (fo=1, routed)           0.000    17.812    u_core/cur_mb_mem_reg[255][0]_i_24_n_0
    SLICE_X60Y45         MUXF8 (Prop_muxf8_I0_O)      0.098    17.910 r  u_core/cur_mb_mem_reg[255][0]_i_8/O
                         net (fo=1, routed)           1.109    19.020    u_core/cur_mb_mem_reg[255][0]_i_8_n_0
    SLICE_X54Y33         LUT6 (Prop_lut6_I0_O)        0.319    19.339 r  u_core/cur_mb_mem[255][0]_i_4/O
                         net (fo=1, routed)           0.000    19.339    u_core/cur_mb_mem[255][0]_i_4_n_0
    SLICE_X54Y33         MUXF7 (Prop_muxf7_I0_O)      0.209    19.548 r  u_core/cur_mb_mem_reg[255][0]_i_2/O
                         net (fo=4, routed)           1.489    21.037    u_core/cur_mb_mem_reg[255][0]_i_2_n_0
    SLICE_X44Y25         LUT5 (Prop_lut5_I0_O)        0.323    21.360 r  u_core/cur_mb_mem[255][0]_i_1/O
                         net (fo=67, routed)          2.332    23.692    u_core/mem_rdata[0]
    SLICE_X45Y16         LUT4 (Prop_lut4_I1_O)        0.332    24.024 r  u_core/current_accum_sad[7]_i_27/O
                         net (fo=1, routed)           0.000    24.024    u_core/current_accum_sad[7]_i_27_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.556 r  u_core/current_accum_sad_reg[7]_i_15/CO[3]
                         net (fo=7, routed)           1.228    25.784    u_core/abs_diff_return1
    SLICE_X44Y16         LUT2 (Prop_lut2_I0_O)        0.149    25.933 r  u_core/current_accum_sad[3]_i_8/O
                         net (fo=1, routed)           0.000    25.933    u_core/current_accum_sad[3]_i_8_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353    26.286 r  u_core/current_accum_sad_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    26.286    u_core/current_accum_sad_reg[3]_i_7_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.599 r  u_core/current_accum_sad_reg[7]_i_7/O[3]
                         net (fo=1, routed)           1.247    27.846    u_core/abs_diff_return[7]
    SLICE_X39Y24         LUT2 (Prop_lut2_I1_O)        0.306    28.152 r  u_core/current_accum_sad[7]_i_3/O
                         net (fo=1, routed)           0.000    28.152    u_core/current_accum_sad[7]_i_3_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.553 r  u_core/current_accum_sad_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.009    28.562    u_core/current_accum_sad_reg[7]_i_2_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.676 r  u_core/current_accum_sad_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.676    u_core/current_accum_sad_reg[11]_i_2_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.898 r  u_core/current_accum_sad_reg[15]_i_4/O[0]
                         net (fo=1, routed)           0.768    29.665    u_core/current_accum_sad0[12]
    SLICE_X38Y25         LUT2 (Prop_lut2_I0_O)        0.299    29.964 r  u_core/current_accum_sad[12]_i_1/O
                         net (fo=1, routed)           0.000    29.964    u_core/current_accum_sad[12]_i_1_n_0
    SLICE_X38Y25         FDRE                                         r  u_core/current_accum_sad_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_core/state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_core/current_accum_sad_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.867ns  (logic 5.705ns (19.101%)  route 24.162ns (80.899%))
  Logic Levels:           21  (CARRY4=6 FDCE=1 LUT2=4 LUT4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDCE                         0.000     0.000 r  u_core/state_reg[2]/C
    SLICE_X33Y19         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_core/state_reg[2]/Q
                         net (fo=143, routed)         2.704     3.160    u_core/state_reg_n_0_[2]
    SLICE_X34Y21         LUT2 (Prop_lut2_I0_O)        0.124     3.284 f  u_core/cur_mb_mem[255][3]_i_35/O
                         net (fo=6, routed)           1.180     4.464    u_core/cur_mb_mem[255][3]_i_35_n_0
    SLICE_X32Y21         LUT6 (Prop_lut6_I3_O)        0.124     4.588 f  u_core/cur_mb_mem[255][3]_i_34/O
                         net (fo=3, routed)           0.677     5.265    u_core/cur_mb_mem[255][3]_i_34_n_0
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124     5.389 r  u_core/cur_mb_mem[255][3]_i_40/O
                         net (fo=1, routed)           0.797     6.186    u_core/cur_mb_mem[255][3]_i_40_n_0
    SLICE_X35Y22         LUT6 (Prop_lut6_I0_O)        0.124     6.310 r  u_core/cur_mb_mem[255][3]_i_14/O
                         net (fo=1, routed)           0.000     6.310    u_core/cur_mb_mem[255][3]_i_14_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.537 r  u_core/cur_mb_mem_reg[255][3]_i_4/O[1]
                         net (fo=516, routed)        10.726    17.262    u_core/mem_addr[1]
    SLICE_X60Y45         LUT6 (Prop_lut6_I2_O)        0.303    17.565 r  u_core/cur_mb_mem[255][0]_i_57/O
                         net (fo=1, routed)           0.000    17.565    u_core/cur_mb_mem[255][0]_i_57_n_0
    SLICE_X60Y45         MUXF7 (Prop_muxf7_I1_O)      0.247    17.812 r  u_core/cur_mb_mem_reg[255][0]_i_24/O
                         net (fo=1, routed)           0.000    17.812    u_core/cur_mb_mem_reg[255][0]_i_24_n_0
    SLICE_X60Y45         MUXF8 (Prop_muxf8_I0_O)      0.098    17.910 r  u_core/cur_mb_mem_reg[255][0]_i_8/O
                         net (fo=1, routed)           1.109    19.020    u_core/cur_mb_mem_reg[255][0]_i_8_n_0
    SLICE_X54Y33         LUT6 (Prop_lut6_I0_O)        0.319    19.339 r  u_core/cur_mb_mem[255][0]_i_4/O
                         net (fo=1, routed)           0.000    19.339    u_core/cur_mb_mem[255][0]_i_4_n_0
    SLICE_X54Y33         MUXF7 (Prop_muxf7_I0_O)      0.209    19.548 r  u_core/cur_mb_mem_reg[255][0]_i_2/O
                         net (fo=4, routed)           1.489    21.037    u_core/cur_mb_mem_reg[255][0]_i_2_n_0
    SLICE_X44Y25         LUT5 (Prop_lut5_I0_O)        0.323    21.360 r  u_core/cur_mb_mem[255][0]_i_1/O
                         net (fo=67, routed)          2.332    23.692    u_core/mem_rdata[0]
    SLICE_X45Y16         LUT4 (Prop_lut4_I1_O)        0.332    24.024 r  u_core/current_accum_sad[7]_i_27/O
                         net (fo=1, routed)           0.000    24.024    u_core/current_accum_sad[7]_i_27_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.556 r  u_core/current_accum_sad_reg[7]_i_15/CO[3]
                         net (fo=7, routed)           1.228    25.784    u_core/abs_diff_return1
    SLICE_X44Y16         LUT2 (Prop_lut2_I0_O)        0.149    25.933 r  u_core/current_accum_sad[3]_i_8/O
                         net (fo=1, routed)           0.000    25.933    u_core/current_accum_sad[3]_i_8_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353    26.286 r  u_core/current_accum_sad_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    26.286    u_core/current_accum_sad_reg[3]_i_7_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.599 r  u_core/current_accum_sad_reg[7]_i_7/O[3]
                         net (fo=1, routed)           1.247    27.846    u_core/abs_diff_return[7]
    SLICE_X39Y24         LUT2 (Prop_lut2_I1_O)        0.306    28.152 r  u_core/current_accum_sad[7]_i_3/O
                         net (fo=1, routed)           0.000    28.152    u_core/current_accum_sad[7]_i_3_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.553 r  u_core/current_accum_sad_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.009    28.562    u_core/current_accum_sad_reg[7]_i_2_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.875 r  u_core/current_accum_sad_reg[11]_i_2/O[3]
                         net (fo=1, routed)           0.664    29.539    u_core/current_accum_sad0[11]
    SLICE_X38Y25         LUT2 (Prop_lut2_I0_O)        0.328    29.867 r  u_core/current_accum_sad[11]_i_1/O
                         net (fo=1, routed)           0.000    29.867    u_core/current_accum_sad[11]_i_1_n_0
    SLICE_X38Y25         FDRE                                         r  u_core/current_accum_sad_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_core/state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_core/current_accum_sad_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.811ns  (logic 5.719ns (19.184%)  route 24.092ns (80.816%))
  Logic Levels:           22  (CARRY4=7 FDCE=1 LUT2=4 LUT4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDCE                         0.000     0.000 r  u_core/state_reg[2]/C
    SLICE_X33Y19         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_core/state_reg[2]/Q
                         net (fo=143, routed)         2.704     3.160    u_core/state_reg_n_0_[2]
    SLICE_X34Y21         LUT2 (Prop_lut2_I0_O)        0.124     3.284 f  u_core/cur_mb_mem[255][3]_i_35/O
                         net (fo=6, routed)           1.180     4.464    u_core/cur_mb_mem[255][3]_i_35_n_0
    SLICE_X32Y21         LUT6 (Prop_lut6_I3_O)        0.124     4.588 f  u_core/cur_mb_mem[255][3]_i_34/O
                         net (fo=3, routed)           0.677     5.265    u_core/cur_mb_mem[255][3]_i_34_n_0
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124     5.389 r  u_core/cur_mb_mem[255][3]_i_40/O
                         net (fo=1, routed)           0.797     6.186    u_core/cur_mb_mem[255][3]_i_40_n_0
    SLICE_X35Y22         LUT6 (Prop_lut6_I0_O)        0.124     6.310 r  u_core/cur_mb_mem[255][3]_i_14/O
                         net (fo=1, routed)           0.000     6.310    u_core/cur_mb_mem[255][3]_i_14_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.537 r  u_core/cur_mb_mem_reg[255][3]_i_4/O[1]
                         net (fo=516, routed)        10.726    17.262    u_core/mem_addr[1]
    SLICE_X60Y45         LUT6 (Prop_lut6_I2_O)        0.303    17.565 r  u_core/cur_mb_mem[255][0]_i_57/O
                         net (fo=1, routed)           0.000    17.565    u_core/cur_mb_mem[255][0]_i_57_n_0
    SLICE_X60Y45         MUXF7 (Prop_muxf7_I1_O)      0.247    17.812 r  u_core/cur_mb_mem_reg[255][0]_i_24/O
                         net (fo=1, routed)           0.000    17.812    u_core/cur_mb_mem_reg[255][0]_i_24_n_0
    SLICE_X60Y45         MUXF8 (Prop_muxf8_I0_O)      0.098    17.910 r  u_core/cur_mb_mem_reg[255][0]_i_8/O
                         net (fo=1, routed)           1.109    19.020    u_core/cur_mb_mem_reg[255][0]_i_8_n_0
    SLICE_X54Y33         LUT6 (Prop_lut6_I0_O)        0.319    19.339 r  u_core/cur_mb_mem[255][0]_i_4/O
                         net (fo=1, routed)           0.000    19.339    u_core/cur_mb_mem[255][0]_i_4_n_0
    SLICE_X54Y33         MUXF7 (Prop_muxf7_I0_O)      0.209    19.548 r  u_core/cur_mb_mem_reg[255][0]_i_2/O
                         net (fo=4, routed)           1.489    21.037    u_core/cur_mb_mem_reg[255][0]_i_2_n_0
    SLICE_X44Y25         LUT5 (Prop_lut5_I0_O)        0.323    21.360 r  u_core/cur_mb_mem[255][0]_i_1/O
                         net (fo=67, routed)          2.332    23.692    u_core/mem_rdata[0]
    SLICE_X45Y16         LUT4 (Prop_lut4_I1_O)        0.332    24.024 r  u_core/current_accum_sad[7]_i_27/O
                         net (fo=1, routed)           0.000    24.024    u_core/current_accum_sad[7]_i_27_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.556 r  u_core/current_accum_sad_reg[7]_i_15/CO[3]
                         net (fo=7, routed)           1.228    25.784    u_core/abs_diff_return1
    SLICE_X44Y16         LUT2 (Prop_lut2_I0_O)        0.149    25.933 r  u_core/current_accum_sad[3]_i_8/O
                         net (fo=1, routed)           0.000    25.933    u_core/current_accum_sad[3]_i_8_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353    26.286 r  u_core/current_accum_sad_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    26.286    u_core/current_accum_sad_reg[3]_i_7_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.599 r  u_core/current_accum_sad_reg[7]_i_7/O[3]
                         net (fo=1, routed)           1.247    27.846    u_core/abs_diff_return[7]
    SLICE_X39Y24         LUT2 (Prop_lut2_I1_O)        0.306    28.152 r  u_core/current_accum_sad[7]_i_3/O
                         net (fo=1, routed)           0.000    28.152    u_core/current_accum_sad[7]_i_3_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.553 r  u_core/current_accum_sad_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.009    28.562    u_core/current_accum_sad_reg[7]_i_2_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.676 r  u_core/current_accum_sad_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.676    u_core/current_accum_sad_reg[11]_i_2_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.915 r  u_core/current_accum_sad_reg[15]_i_4/O[2]
                         net (fo=1, routed)           0.595    29.509    u_core/current_accum_sad0[14]
    SLICE_X38Y25         LUT2 (Prop_lut2_I0_O)        0.302    29.811 r  u_core/current_accum_sad[14]_i_1/O
                         net (fo=1, routed)           0.000    29.811    u_core/current_accum_sad[14]_i_1_n_0
    SLICE_X38Y25         FDRE                                         r  u_core/current_accum_sad_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_core/state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_core/current_accum_sad_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.759ns  (logic 5.507ns (18.505%)  route 24.252ns (81.495%))
  Logic Levels:           20  (CARRY4=5 FDCE=1 LUT2=4 LUT4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDCE                         0.000     0.000 r  u_core/state_reg[2]/C
    SLICE_X33Y19         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_core/state_reg[2]/Q
                         net (fo=143, routed)         2.704     3.160    u_core/state_reg_n_0_[2]
    SLICE_X34Y21         LUT2 (Prop_lut2_I0_O)        0.124     3.284 f  u_core/cur_mb_mem[255][3]_i_35/O
                         net (fo=6, routed)           1.180     4.464    u_core/cur_mb_mem[255][3]_i_35_n_0
    SLICE_X32Y21         LUT6 (Prop_lut6_I3_O)        0.124     4.588 f  u_core/cur_mb_mem[255][3]_i_34/O
                         net (fo=3, routed)           0.677     5.265    u_core/cur_mb_mem[255][3]_i_34_n_0
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124     5.389 r  u_core/cur_mb_mem[255][3]_i_40/O
                         net (fo=1, routed)           0.797     6.186    u_core/cur_mb_mem[255][3]_i_40_n_0
    SLICE_X35Y22         LUT6 (Prop_lut6_I0_O)        0.124     6.310 r  u_core/cur_mb_mem[255][3]_i_14/O
                         net (fo=1, routed)           0.000     6.310    u_core/cur_mb_mem[255][3]_i_14_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.537 r  u_core/cur_mb_mem_reg[255][3]_i_4/O[1]
                         net (fo=516, routed)        10.726    17.262    u_core/mem_addr[1]
    SLICE_X60Y45         LUT6 (Prop_lut6_I2_O)        0.303    17.565 r  u_core/cur_mb_mem[255][0]_i_57/O
                         net (fo=1, routed)           0.000    17.565    u_core/cur_mb_mem[255][0]_i_57_n_0
    SLICE_X60Y45         MUXF7 (Prop_muxf7_I1_O)      0.247    17.812 r  u_core/cur_mb_mem_reg[255][0]_i_24/O
                         net (fo=1, routed)           0.000    17.812    u_core/cur_mb_mem_reg[255][0]_i_24_n_0
    SLICE_X60Y45         MUXF8 (Prop_muxf8_I0_O)      0.098    17.910 r  u_core/cur_mb_mem_reg[255][0]_i_8/O
                         net (fo=1, routed)           1.109    19.020    u_core/cur_mb_mem_reg[255][0]_i_8_n_0
    SLICE_X54Y33         LUT6 (Prop_lut6_I0_O)        0.319    19.339 r  u_core/cur_mb_mem[255][0]_i_4/O
                         net (fo=1, routed)           0.000    19.339    u_core/cur_mb_mem[255][0]_i_4_n_0
    SLICE_X54Y33         MUXF7 (Prop_muxf7_I0_O)      0.209    19.548 r  u_core/cur_mb_mem_reg[255][0]_i_2/O
                         net (fo=4, routed)           1.489    21.037    u_core/cur_mb_mem_reg[255][0]_i_2_n_0
    SLICE_X44Y25         LUT5 (Prop_lut5_I0_O)        0.323    21.360 r  u_core/cur_mb_mem[255][0]_i_1/O
                         net (fo=67, routed)          2.332    23.692    u_core/mem_rdata[0]
    SLICE_X45Y16         LUT4 (Prop_lut4_I1_O)        0.332    24.024 r  u_core/current_accum_sad[7]_i_27/O
                         net (fo=1, routed)           0.000    24.024    u_core/current_accum_sad[7]_i_27_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.556 r  u_core/current_accum_sad_reg[7]_i_15/CO[3]
                         net (fo=7, routed)           1.228    25.784    u_core/abs_diff_return1
    SLICE_X44Y16         LUT2 (Prop_lut2_I0_O)        0.149    25.933 r  u_core/current_accum_sad[3]_i_8/O
                         net (fo=1, routed)           0.000    25.933    u_core/current_accum_sad[3]_i_8_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353    26.286 r  u_core/current_accum_sad_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    26.286    u_core/current_accum_sad_reg[3]_i_7_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.508 r  u_core/current_accum_sad_reg[7]_i_7/O[0]
                         net (fo=1, routed)           1.189    27.697    u_core/abs_diff_return[4]
    SLICE_X39Y24         LUT2 (Prop_lut2_I1_O)        0.299    27.996 r  u_core/current_accum_sad[7]_i_6/O
                         net (fo=1, routed)           0.000    27.996    u_core/current_accum_sad[7]_i_6_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    28.602 r  u_core/current_accum_sad_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.821    29.423    u_core/current_accum_sad0[7]
    SLICE_X40Y24         LUT2 (Prop_lut2_I0_O)        0.336    29.759 r  u_core/current_accum_sad[7]_i_1/O
                         net (fo=1, routed)           0.000    29.759    u_core/current_accum_sad[7]_i_1_n_0
    SLICE_X40Y24         FDRE                                         r  u_core/current_accum_sad_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_core/state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_core/current_accum_sad_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.755ns  (logic 5.585ns (18.770%)  route 24.170ns (81.230%))
  Logic Levels:           21  (CARRY4=6 FDCE=1 LUT2=4 LUT4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDCE                         0.000     0.000 r  u_core/state_reg[2]/C
    SLICE_X33Y19         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_core/state_reg[2]/Q
                         net (fo=143, routed)         2.704     3.160    u_core/state_reg_n_0_[2]
    SLICE_X34Y21         LUT2 (Prop_lut2_I0_O)        0.124     3.284 f  u_core/cur_mb_mem[255][3]_i_35/O
                         net (fo=6, routed)           1.180     4.464    u_core/cur_mb_mem[255][3]_i_35_n_0
    SLICE_X32Y21         LUT6 (Prop_lut6_I3_O)        0.124     4.588 f  u_core/cur_mb_mem[255][3]_i_34/O
                         net (fo=3, routed)           0.677     5.265    u_core/cur_mb_mem[255][3]_i_34_n_0
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124     5.389 r  u_core/cur_mb_mem[255][3]_i_40/O
                         net (fo=1, routed)           0.797     6.186    u_core/cur_mb_mem[255][3]_i_40_n_0
    SLICE_X35Y22         LUT6 (Prop_lut6_I0_O)        0.124     6.310 r  u_core/cur_mb_mem[255][3]_i_14/O
                         net (fo=1, routed)           0.000     6.310    u_core/cur_mb_mem[255][3]_i_14_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.537 r  u_core/cur_mb_mem_reg[255][3]_i_4/O[1]
                         net (fo=516, routed)        10.726    17.262    u_core/mem_addr[1]
    SLICE_X60Y45         LUT6 (Prop_lut6_I2_O)        0.303    17.565 r  u_core/cur_mb_mem[255][0]_i_57/O
                         net (fo=1, routed)           0.000    17.565    u_core/cur_mb_mem[255][0]_i_57_n_0
    SLICE_X60Y45         MUXF7 (Prop_muxf7_I1_O)      0.247    17.812 r  u_core/cur_mb_mem_reg[255][0]_i_24/O
                         net (fo=1, routed)           0.000    17.812    u_core/cur_mb_mem_reg[255][0]_i_24_n_0
    SLICE_X60Y45         MUXF8 (Prop_muxf8_I0_O)      0.098    17.910 r  u_core/cur_mb_mem_reg[255][0]_i_8/O
                         net (fo=1, routed)           1.109    19.020    u_core/cur_mb_mem_reg[255][0]_i_8_n_0
    SLICE_X54Y33         LUT6 (Prop_lut6_I0_O)        0.319    19.339 r  u_core/cur_mb_mem[255][0]_i_4/O
                         net (fo=1, routed)           0.000    19.339    u_core/cur_mb_mem[255][0]_i_4_n_0
    SLICE_X54Y33         MUXF7 (Prop_muxf7_I0_O)      0.209    19.548 r  u_core/cur_mb_mem_reg[255][0]_i_2/O
                         net (fo=4, routed)           1.489    21.037    u_core/cur_mb_mem_reg[255][0]_i_2_n_0
    SLICE_X44Y25         LUT5 (Prop_lut5_I0_O)        0.323    21.360 r  u_core/cur_mb_mem[255][0]_i_1/O
                         net (fo=67, routed)          2.332    23.692    u_core/mem_rdata[0]
    SLICE_X45Y16         LUT4 (Prop_lut4_I1_O)        0.332    24.024 r  u_core/current_accum_sad[7]_i_27/O
                         net (fo=1, routed)           0.000    24.024    u_core/current_accum_sad[7]_i_27_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.556 r  u_core/current_accum_sad_reg[7]_i_15/CO[3]
                         net (fo=7, routed)           1.228    25.784    u_core/abs_diff_return1
    SLICE_X44Y16         LUT2 (Prop_lut2_I0_O)        0.149    25.933 r  u_core/current_accum_sad[3]_i_8/O
                         net (fo=1, routed)           0.000    25.933    u_core/current_accum_sad[3]_i_8_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353    26.286 r  u_core/current_accum_sad_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    26.286    u_core/current_accum_sad_reg[3]_i_7_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.599 r  u_core/current_accum_sad_reg[7]_i_7/O[3]
                         net (fo=1, routed)           1.247    27.846    u_core/abs_diff_return[7]
    SLICE_X39Y24         LUT2 (Prop_lut2_I1_O)        0.306    28.152 r  u_core/current_accum_sad[7]_i_3/O
                         net (fo=1, routed)           0.000    28.152    u_core/current_accum_sad[7]_i_3_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.553 r  u_core/current_accum_sad_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.009    28.562    u_core/current_accum_sad_reg[7]_i_2_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.784 r  u_core/current_accum_sad_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.672    29.456    u_core/current_accum_sad0[8]
    SLICE_X38Y25         LUT2 (Prop_lut2_I0_O)        0.299    29.755 r  u_core/current_accum_sad[8]_i_1/O
                         net (fo=1, routed)           0.000    29.755    u_core/current_accum_sad[8]_i_1_n_0
    SLICE_X38Y25         FDRE                                         r  u_core/current_accum_sad_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_core/state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_core/current_accum_sad_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.754ns  (logic 5.727ns (19.248%)  route 24.027ns (80.752%))
  Logic Levels:           21  (CARRY4=6 FDCE=1 LUT2=4 LUT4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDCE                         0.000     0.000 r  u_core/state_reg[2]/C
    SLICE_X33Y19         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_core/state_reg[2]/Q
                         net (fo=143, routed)         2.704     3.160    u_core/state_reg_n_0_[2]
    SLICE_X34Y21         LUT2 (Prop_lut2_I0_O)        0.124     3.284 f  u_core/cur_mb_mem[255][3]_i_35/O
                         net (fo=6, routed)           1.180     4.464    u_core/cur_mb_mem[255][3]_i_35_n_0
    SLICE_X32Y21         LUT6 (Prop_lut6_I3_O)        0.124     4.588 f  u_core/cur_mb_mem[255][3]_i_34/O
                         net (fo=3, routed)           0.677     5.265    u_core/cur_mb_mem[255][3]_i_34_n_0
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124     5.389 r  u_core/cur_mb_mem[255][3]_i_40/O
                         net (fo=1, routed)           0.797     6.186    u_core/cur_mb_mem[255][3]_i_40_n_0
    SLICE_X35Y22         LUT6 (Prop_lut6_I0_O)        0.124     6.310 r  u_core/cur_mb_mem[255][3]_i_14/O
                         net (fo=1, routed)           0.000     6.310    u_core/cur_mb_mem[255][3]_i_14_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.537 r  u_core/cur_mb_mem_reg[255][3]_i_4/O[1]
                         net (fo=516, routed)        10.726    17.262    u_core/mem_addr[1]
    SLICE_X60Y45         LUT6 (Prop_lut6_I2_O)        0.303    17.565 r  u_core/cur_mb_mem[255][0]_i_57/O
                         net (fo=1, routed)           0.000    17.565    u_core/cur_mb_mem[255][0]_i_57_n_0
    SLICE_X60Y45         MUXF7 (Prop_muxf7_I1_O)      0.247    17.812 r  u_core/cur_mb_mem_reg[255][0]_i_24/O
                         net (fo=1, routed)           0.000    17.812    u_core/cur_mb_mem_reg[255][0]_i_24_n_0
    SLICE_X60Y45         MUXF8 (Prop_muxf8_I0_O)      0.098    17.910 r  u_core/cur_mb_mem_reg[255][0]_i_8/O
                         net (fo=1, routed)           1.109    19.020    u_core/cur_mb_mem_reg[255][0]_i_8_n_0
    SLICE_X54Y33         LUT6 (Prop_lut6_I0_O)        0.319    19.339 r  u_core/cur_mb_mem[255][0]_i_4/O
                         net (fo=1, routed)           0.000    19.339    u_core/cur_mb_mem[255][0]_i_4_n_0
    SLICE_X54Y33         MUXF7 (Prop_muxf7_I0_O)      0.209    19.548 r  u_core/cur_mb_mem_reg[255][0]_i_2/O
                         net (fo=4, routed)           1.489    21.037    u_core/cur_mb_mem_reg[255][0]_i_2_n_0
    SLICE_X44Y25         LUT5 (Prop_lut5_I0_O)        0.323    21.360 r  u_core/cur_mb_mem[255][0]_i_1/O
                         net (fo=67, routed)          2.332    23.692    u_core/mem_rdata[0]
    SLICE_X45Y16         LUT4 (Prop_lut4_I1_O)        0.332    24.024 r  u_core/current_accum_sad[7]_i_27/O
                         net (fo=1, routed)           0.000    24.024    u_core/current_accum_sad[7]_i_27_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.556 r  u_core/current_accum_sad_reg[7]_i_15/CO[3]
                         net (fo=7, routed)           1.228    25.784    u_core/abs_diff_return1
    SLICE_X44Y16         LUT2 (Prop_lut2_I0_O)        0.149    25.933 r  u_core/current_accum_sad[3]_i_8/O
                         net (fo=1, routed)           0.000    25.933    u_core/current_accum_sad[3]_i_8_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353    26.286 r  u_core/current_accum_sad_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    26.286    u_core/current_accum_sad_reg[3]_i_7_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.599 r  u_core/current_accum_sad_reg[7]_i_7/O[3]
                         net (fo=1, routed)           1.247    27.846    u_core/abs_diff_return[7]
    SLICE_X39Y24         LUT2 (Prop_lut2_I1_O)        0.306    28.152 r  u_core/current_accum_sad[7]_i_3/O
                         net (fo=1, routed)           0.000    28.152    u_core/current_accum_sad[7]_i_3_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.553 r  u_core/current_accum_sad_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.009    28.562    u_core/current_accum_sad_reg[7]_i_2_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.896 r  u_core/current_accum_sad_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.530    29.425    u_core/current_accum_sad0[9]
    SLICE_X38Y25         LUT2 (Prop_lut2_I0_O)        0.329    29.754 r  u_core/current_accum_sad[9]_i_1/O
                         net (fo=1, routed)           0.000    29.754    u_core/current_accum_sad[9]_i_1_n_0
    SLICE_X38Y25         FDRE                                         r  u_core/current_accum_sad_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_core/state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_core/current_accum_sad_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.627ns  (logic 5.605ns (18.918%)  route 24.022ns (81.081%))
  Logic Levels:           21  (CARRY4=6 FDCE=1 LUT2=4 LUT4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDCE                         0.000     0.000 r  u_core/state_reg[2]/C
    SLICE_X33Y19         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_core/state_reg[2]/Q
                         net (fo=143, routed)         2.704     3.160    u_core/state_reg_n_0_[2]
    SLICE_X34Y21         LUT2 (Prop_lut2_I0_O)        0.124     3.284 f  u_core/cur_mb_mem[255][3]_i_35/O
                         net (fo=6, routed)           1.180     4.464    u_core/cur_mb_mem[255][3]_i_35_n_0
    SLICE_X32Y21         LUT6 (Prop_lut6_I3_O)        0.124     4.588 f  u_core/cur_mb_mem[255][3]_i_34/O
                         net (fo=3, routed)           0.677     5.265    u_core/cur_mb_mem[255][3]_i_34_n_0
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124     5.389 r  u_core/cur_mb_mem[255][3]_i_40/O
                         net (fo=1, routed)           0.797     6.186    u_core/cur_mb_mem[255][3]_i_40_n_0
    SLICE_X35Y22         LUT6 (Prop_lut6_I0_O)        0.124     6.310 r  u_core/cur_mb_mem[255][3]_i_14/O
                         net (fo=1, routed)           0.000     6.310    u_core/cur_mb_mem[255][3]_i_14_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.537 r  u_core/cur_mb_mem_reg[255][3]_i_4/O[1]
                         net (fo=516, routed)        10.726    17.262    u_core/mem_addr[1]
    SLICE_X60Y45         LUT6 (Prop_lut6_I2_O)        0.303    17.565 r  u_core/cur_mb_mem[255][0]_i_57/O
                         net (fo=1, routed)           0.000    17.565    u_core/cur_mb_mem[255][0]_i_57_n_0
    SLICE_X60Y45         MUXF7 (Prop_muxf7_I1_O)      0.247    17.812 r  u_core/cur_mb_mem_reg[255][0]_i_24/O
                         net (fo=1, routed)           0.000    17.812    u_core/cur_mb_mem_reg[255][0]_i_24_n_0
    SLICE_X60Y45         MUXF8 (Prop_muxf8_I0_O)      0.098    17.910 r  u_core/cur_mb_mem_reg[255][0]_i_8/O
                         net (fo=1, routed)           1.109    19.020    u_core/cur_mb_mem_reg[255][0]_i_8_n_0
    SLICE_X54Y33         LUT6 (Prop_lut6_I0_O)        0.319    19.339 r  u_core/cur_mb_mem[255][0]_i_4/O
                         net (fo=1, routed)           0.000    19.339    u_core/cur_mb_mem[255][0]_i_4_n_0
    SLICE_X54Y33         MUXF7 (Prop_muxf7_I0_O)      0.209    19.548 r  u_core/cur_mb_mem_reg[255][0]_i_2/O
                         net (fo=4, routed)           1.489    21.037    u_core/cur_mb_mem_reg[255][0]_i_2_n_0
    SLICE_X44Y25         LUT5 (Prop_lut5_I0_O)        0.323    21.360 r  u_core/cur_mb_mem[255][0]_i_1/O
                         net (fo=67, routed)          2.332    23.692    u_core/mem_rdata[0]
    SLICE_X45Y16         LUT4 (Prop_lut4_I1_O)        0.332    24.024 r  u_core/current_accum_sad[7]_i_27/O
                         net (fo=1, routed)           0.000    24.024    u_core/current_accum_sad[7]_i_27_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.556 r  u_core/current_accum_sad_reg[7]_i_15/CO[3]
                         net (fo=7, routed)           1.228    25.784    u_core/abs_diff_return1
    SLICE_X44Y16         LUT2 (Prop_lut2_I0_O)        0.149    25.933 r  u_core/current_accum_sad[3]_i_8/O
                         net (fo=1, routed)           0.000    25.933    u_core/current_accum_sad[3]_i_8_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353    26.286 r  u_core/current_accum_sad_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    26.286    u_core/current_accum_sad_reg[3]_i_7_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.599 r  u_core/current_accum_sad_reg[7]_i_7/O[3]
                         net (fo=1, routed)           1.247    27.846    u_core/abs_diff_return[7]
    SLICE_X39Y24         LUT2 (Prop_lut2_I1_O)        0.306    28.152 r  u_core/current_accum_sad[7]_i_3/O
                         net (fo=1, routed)           0.000    28.152    u_core/current_accum_sad[7]_i_3_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.553 r  u_core/current_accum_sad_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.009    28.562    u_core/current_accum_sad_reg[7]_i_2_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.801 r  u_core/current_accum_sad_reg[11]_i_2/O[2]
                         net (fo=1, routed)           0.524    29.325    u_core/current_accum_sad0[10]
    SLICE_X38Y25         LUT2 (Prop_lut2_I0_O)        0.302    29.627 r  u_core/current_accum_sad[10]_i_1/O
                         net (fo=1, routed)           0.000    29.627    u_core/current_accum_sad[10]_i_1_n_0
    SLICE_X38Y25         FDRE                                         r  u_core/current_accum_sad_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_core/state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_core/current_accum_sad_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.533ns  (logic 5.494ns (18.603%)  route 24.039ns (81.397%))
  Logic Levels:           20  (CARRY4=5 FDCE=1 LUT2=4 LUT4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDCE                         0.000     0.000 r  u_core/state_reg[2]/C
    SLICE_X33Y19         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_core/state_reg[2]/Q
                         net (fo=143, routed)         2.704     3.160    u_core/state_reg_n_0_[2]
    SLICE_X34Y21         LUT2 (Prop_lut2_I0_O)        0.124     3.284 f  u_core/cur_mb_mem[255][3]_i_35/O
                         net (fo=6, routed)           1.180     4.464    u_core/cur_mb_mem[255][3]_i_35_n_0
    SLICE_X32Y21         LUT6 (Prop_lut6_I3_O)        0.124     4.588 f  u_core/cur_mb_mem[255][3]_i_34/O
                         net (fo=3, routed)           0.677     5.265    u_core/cur_mb_mem[255][3]_i_34_n_0
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124     5.389 r  u_core/cur_mb_mem[255][3]_i_40/O
                         net (fo=1, routed)           0.797     6.186    u_core/cur_mb_mem[255][3]_i_40_n_0
    SLICE_X35Y22         LUT6 (Prop_lut6_I0_O)        0.124     6.310 r  u_core/cur_mb_mem[255][3]_i_14/O
                         net (fo=1, routed)           0.000     6.310    u_core/cur_mb_mem[255][3]_i_14_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.537 r  u_core/cur_mb_mem_reg[255][3]_i_4/O[1]
                         net (fo=516, routed)        10.726    17.262    u_core/mem_addr[1]
    SLICE_X60Y45         LUT6 (Prop_lut6_I2_O)        0.303    17.565 r  u_core/cur_mb_mem[255][0]_i_57/O
                         net (fo=1, routed)           0.000    17.565    u_core/cur_mb_mem[255][0]_i_57_n_0
    SLICE_X60Y45         MUXF7 (Prop_muxf7_I1_O)      0.247    17.812 r  u_core/cur_mb_mem_reg[255][0]_i_24/O
                         net (fo=1, routed)           0.000    17.812    u_core/cur_mb_mem_reg[255][0]_i_24_n_0
    SLICE_X60Y45         MUXF8 (Prop_muxf8_I0_O)      0.098    17.910 r  u_core/cur_mb_mem_reg[255][0]_i_8/O
                         net (fo=1, routed)           1.109    19.020    u_core/cur_mb_mem_reg[255][0]_i_8_n_0
    SLICE_X54Y33         LUT6 (Prop_lut6_I0_O)        0.319    19.339 r  u_core/cur_mb_mem[255][0]_i_4/O
                         net (fo=1, routed)           0.000    19.339    u_core/cur_mb_mem[255][0]_i_4_n_0
    SLICE_X54Y33         MUXF7 (Prop_muxf7_I0_O)      0.209    19.548 r  u_core/cur_mb_mem_reg[255][0]_i_2/O
                         net (fo=4, routed)           1.489    21.037    u_core/cur_mb_mem_reg[255][0]_i_2_n_0
    SLICE_X44Y25         LUT5 (Prop_lut5_I0_O)        0.323    21.360 r  u_core/cur_mb_mem[255][0]_i_1/O
                         net (fo=67, routed)          2.332    23.692    u_core/mem_rdata[0]
    SLICE_X45Y16         LUT4 (Prop_lut4_I1_O)        0.332    24.024 r  u_core/current_accum_sad[7]_i_27/O
                         net (fo=1, routed)           0.000    24.024    u_core/current_accum_sad[7]_i_27_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.556 r  u_core/current_accum_sad_reg[7]_i_15/CO[3]
                         net (fo=7, routed)           1.023    25.579    u_core/abs_diff_return1
    SLICE_X44Y16         LUT2 (Prop_lut2_I0_O)        0.152    25.731 r  u_core/current_accum_sad[3]_i_11/O
                         net (fo=1, routed)           0.000    25.731    u_core/current_accum_sad[3]_i_11_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572    26.303 r  u_core/current_accum_sad_reg[3]_i_7/O[3]
                         net (fo=1, routed)           1.192    27.495    u_core/abs_diff_return[3]
    SLICE_X39Y23         LUT2 (Prop_lut2_I1_O)        0.306    27.801 r  u_core/current_accum_sad[3]_i_3/O
                         net (fo=1, routed)           0.000    27.801    u_core/current_accum_sad[3]_i_3_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.202 r  u_core/current_accum_sad_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.202    u_core/current_accum_sad_reg[3]_i_2_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.424 r  u_core/current_accum_sad_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.810    29.234    u_core/current_accum_sad0[4]
    SLICE_X40Y24         LUT2 (Prop_lut2_I0_O)        0.299    29.533 r  u_core/current_accum_sad[4]_i_1/O
                         net (fo=1, routed)           0.000    29.533    u_core/current_accum_sad[4]_i_1_n_0
    SLICE_X40Y24         FDRE                                         r  u_core/current_accum_sad_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_core/min_sad_reg_reg[10]/C
                            (rising edge-triggered cell FDPE)
  Destination:            u_core/sad_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.164ns (63.492%)  route 0.094ns (36.508%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDPE                         0.000     0.000 r  u_core/min_sad_reg_reg[10]/C
    SLICE_X38Y26         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  u_core/min_sad_reg_reg[10]/Q
                         net (fo=3, routed)           0.094     0.258    u_core/min_sad_reg[10]
    SLICE_X39Y26         FDCE                                         r  u_core/sad_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_core/min_sad_reg_reg[9]/C
                            (rising edge-triggered cell FDPE)
  Destination:            u_core/sad_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.148ns (56.693%)  route 0.113ns (43.307%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDPE                         0.000     0.000 r  u_core/min_sad_reg_reg[9]/C
    SLICE_X38Y26         FDPE (Prop_fdpe_C_Q)         0.148     0.148 r  u_core/min_sad_reg_reg[9]/Q
                         net (fo=3, routed)           0.113     0.261    u_core/min_sad_reg[9]
    SLICE_X37Y25         FDCE                                         r  u_core/sad_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_core/mv_y_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            latch_mv_y_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.731%)  route 0.126ns (47.269%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDCE                         0.000     0.000 r  u_core/mv_y_reg[1]/C
    SLICE_X28Y23         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_core/mv_y_reg[1]/Q
                         net (fo=2, routed)           0.126     0.267    mv_y[1]
    SLICE_X28Y24         FDCE                                         r  latch_mv_y_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_core/mv_y_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            latch_mv_y_reg[4]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.141ns (52.048%)  route 0.130ns (47.952%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y22         FDCE                         0.000     0.000 r  u_core/mv_y_reg[4]/C
    SLICE_X28Y22         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_core/mv_y_reg[4]/Q
                         net (fo=2, routed)           0.130     0.271    mv_y[4]
    SLICE_X28Y21         FDCE                                         r  latch_mv_y_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_rx/o_Rx_Byte_reg[7]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram_reg[122][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.141ns (51.694%)  route 0.132ns (48.306%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y38         FDRE                         0.000     0.000 r  u_rx/o_Rx_Byte_reg[7]_rep/C
    SLICE_X45Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_rx/o_Rx_Byte_reg[7]_rep/Q
                         net (fo=64, routed)          0.132     0.273    u_rx_n_277
    SLICE_X45Y39         FDRE                                         r  ram_reg[122][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_byte_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_tx/r_Tx_Data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.164ns (58.767%)  route 0.115ns (41.233%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDCE                         0.000     0.000 r  tx_byte_reg[0]/C
    SLICE_X34Y26         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  tx_byte_reg[0]/Q
                         net (fo=1, routed)           0.115     0.279    u_tx/r_Tx_Data_reg[7]_0[0]
    SLICE_X33Y27         FDRE                                         r  u_tx/r_Tx_Data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_rx/o_Rx_Byte_reg[1]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram_reg[122][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.141ns (49.831%)  route 0.142ns (50.169%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y38         FDRE                         0.000     0.000 r  u_rx/o_Rx_Byte_reg[1]_rep/C
    SLICE_X45Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_rx/o_Rx_Byte_reg[1]_rep/Q
                         net (fo=64, routed)          0.142     0.283    u_rx_n_283
    SLICE_X45Y39         FDRE                                         r  ram_reg[122][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_rx/o_Rx_Byte_reg[4]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram_reg[124][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.164ns (57.593%)  route 0.121ns (42.407%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDRE                         0.000     0.000 r  u_rx/o_Rx_Byte_reg[4]_rep/C
    SLICE_X46Y39         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u_rx/o_Rx_Byte_reg[4]_rep/Q
                         net (fo=64, routed)          0.121     0.285    u_rx_n_280
    SLICE_X44Y39         FDRE                                         r  ram_reg[124][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_rx/FSM_onehot_r_SM_Main_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_rx/FSM_onehot_r_SM_Main_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.141ns (49.472%)  route 0.144ns (50.528%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDRE                         0.000     0.000 r  u_rx/FSM_onehot_r_SM_Main_reg[0]/C
    SLICE_X44Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_rx/FSM_onehot_r_SM_Main_reg[0]/Q
                         net (fo=7, routed)           0.144     0.285    u_rx/r_Bit_Index0
    SLICE_X44Y35         FDRE                                         r  u_rx/FSM_onehot_r_SM_Main_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 latch_sad_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tx_byte_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.186ns (64.406%)  route 0.103ns (35.594%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDCE                         0.000     0.000 r  latch_sad_reg[2]/C
    SLICE_X39Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  latch_sad_reg[2]/Q
                         net (fo=1, routed)           0.103     0.244    u_rx/tx_byte_reg[7][2]
    SLICE_X36Y26         LUT5 (Prop_lut5_I3_O)        0.045     0.289 r  u_rx/tx_byte[2]_i_1/O
                         net (fo=1, routed)           0.000     0.289    tx_byte0_in[2]
    SLICE_X36Y26         FDCE                                         r  tx_byte_reg[2]/D
  -------------------------------------------------------------------    -------------------





