5 8 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -o always12.cdd -v always12.v
3 0 $root $root NA 0 0
3 0 main main always12.v 1 36
2 1 7 b000e 1 0 20004 0 0 1 1 0
2 2 7 b000e 1 47 4 1 0 foobar.b
2 3 7 30011 2 3b 2000a 0 2 1 0 2 foobar
2 4 12 d0010 0 0 20010 0 0 1 1 0
2 5 12 90009 0 1 400 0 0 a
2 6 12 90010 0 37 6022 4 5
2 7 10 a000a 0 1 10 0 0 b
2 8 10 6000c 0 39 22 7 0
2 9 14 c000f 0 0 20010 0 0 1 1 0
2 10 14 80008 0 1 400 0 0 b
2 11 14 8000f 0 37 6022 9 10
2 12 8 70007 1 1 4 0 0 a
2 13 8 30009 1 39 4006 12 0
2 14 5 90009 2 1 4 0 0 a
2 15 5 90009 0 2a 20000 0 0 1 0 2
2 16 5 90009 4 29 2100a 14 15 1 0 2
1 a 0 3 30006 1 0 2
1 b 0 3 30009 1 0 2
4 11 16 16
4 6 11 11
4 8 6 11
4 13 8 16
4 3 13 0
4 16 3 0
3 3 main.foobar main.foobar always12.v 28 34
2 17 32 50005 1 1 4 0 0 b
2 18 32 10001 0 1 400 0 0 a
2 19 32 10005 1 37 11006 17 18
1 b 0 29 6 1 16 2
1 a 0 30 30004 1 16 2
4 19 0 0
