/********************************************************************
 * Copyright (C) 2003-2018 Texas Instruments Incorporated.
 * 
 *  Redistribution and use in source and binary forms, with or without 
 *  modification, are permitted provided that the following conditions 
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright 
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the 
 *    documentation and/or other materials provided with the   
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
*********************************************************************
* file: cslr_xge_cpsw.h
*
* Brief: This file contains the Register Description for xge_cpsw
*
*********************************************************************/
#ifndef CSLR_XGE_CPSW_V0_H
#define CSLR_XGE_CPSW_V0_H

/* CSL Modification:
 *  The file has been modified from the AUTOGEN file for the following
 *  reasons:-
 *      a) Header files are included as per RTSC guidelines
 */

#include <ti/csl/cslr.h>
#include <ti/csl/tistdtypes.h>

#ifdef __cplusplus
extern "C" {
#endif

/* Minimum unit = 1 byte */

/**************************************************************************\
* Register Overlay Structure for port_info
\**************************************************************************/
typedef struct  {
    volatile Uint32 P_BLK_CNT_REG;
    volatile Uint32 P_PORT_VLAN_REG;
    volatile Uint32 P_TX_PRI_MAP_REG;
    volatile Uint32 SL_SA_LO_REG;
    volatile Uint32 SL_SA_HI_REG;
    volatile Uint32 P_TS_CTL_REG;
    volatile Uint32 P_TS_SEQ_LTYPE_REG;
    volatile Uint32 P_TS_VLAN_LTYPE_REG;
    volatile Uint32 P_TS_CTL_LTYPE2_REG;
    volatile Uint32 P_TS_CTL2_REG;
    volatile Uint32 P_CONTROL_REG;
    volatile Uint8 RSVD0[4];
} CSL_Xge_cpswPort_infoRegs;

/**************************************************************************\
* Register Overlay Structure for ale
\**************************************************************************/
typedef struct  {
    volatile Uint32 ALE_ID_REG;
    volatile Uint8 RSVD0[4];
    volatile Uint32 ALE_CONTROL_REG;
    volatile Uint8 RSVD1[4];
    volatile Uint32 ALE_PRESCALE_REG;
    volatile Uint32 ALE_AGING_TIMER_REG;
    volatile Uint32 ALE_UNKNOWN_VLAN_REG;
    volatile Uint8 RSVD2[4];
    volatile Uint32 ALE_TABLE_CONTROL_REG;
    volatile Uint8 RSVD3[16];
    volatile Uint32 ALE_TABLE_WORD2_REG;
    volatile Uint32 ALE_TABLE_WORD1_REG;
    volatile Uint32 ALE_TABLE_WORD0_REG;
    volatile Uint32 ALE_PORT_CONTROL_REG[3];
} CSL_Xge_cpswAleRegs;

/**************************************************************************\
* Register Overlay Structure for port_stats
\**************************************************************************/
typedef struct  {
    volatile Uint32 RXGOODFRAMES;
    volatile Uint32 RXBROADCASTFRAMES;
    volatile Uint32 RXMULTICASTFRAMES;
    volatile Uint32 RXPAUSEFRAMES;
    volatile Uint32 RXCRCERRORS;
    volatile Uint32 RXALIGNCODEERRORS;
    volatile Uint32 RXOVERSIZEDFRAMES;
    volatile Uint32 RXJABBERFRAMES;
    volatile Uint32 RXUNDERSIZEDFRAMES;
    volatile Uint32 RXFRAGMENTS;
    volatile Uint32 OVERRUNTYPE4;
    volatile Uint32 OVERRUNTYPE5;
    volatile Uint32 RXOCTETS;
    volatile Uint32 TXGOODFRAMES;
    volatile Uint32 TXBROADCASTFRAMES;
    volatile Uint32 TXMULTICASTFRAMES;
    volatile Uint32 TXPAUSEFRAMES;
    volatile Uint32 TXDEFERREDFRAMES;
    volatile Uint32 TXCOLLISIONFRAMES;
    volatile Uint32 TXSINGLECOLLFRAMES;
    volatile Uint32 TXMULTCOLLFRAMES;
    volatile Uint32 TXEXCESSIVECOLLISIONS;
    volatile Uint32 TXLATECOLLISIONS;
    volatile Uint32 RXIPGERROR;
    volatile Uint32 TXCARRIERSENSEERRORS;
    volatile Uint32 TXOCTETS;
    volatile Uint32 OCTETFRAMES64;
    volatile Uint32 OCTETFRAMES65T127;
    volatile Uint32 OCTETFRAMES128T255;
    volatile Uint32 OCTETFRAMES256T511;
    volatile Uint32 OCTETFRAMES512T1023;
    volatile Uint32 OCTETFRAMES1024TUP;
    volatile Uint32 NETOCTETS;
    volatile Uint32 OVERRUNTYPE1;
    volatile Uint32 OVERRUNTYPE2;
    volatile Uint32 OVERRUNTYPE3;
    volatile Uint8 RSVD0[112];
} CSL_Xge_cpswPort_statsRegs;

/**************************************************************************\
* Register Overlay Structure for port_pri
\**************************************************************************/
typedef struct  {
    volatile Uint32 CTL_REG;
    volatile Uint8 RSVD0[60];
    volatile Uint32 SEND_REG[8];
    volatile Uint32 IDLE_REG[8];
} CSL_Xge_cpswPort_priRegs;

/**************************************************************************\
* Register Overlay Structure
\**************************************************************************/
typedef struct  {
    volatile Uint32 CPSW_ID_VER_REG;
    volatile Uint32 CPSW_CONTROL_REG;
    volatile Uint32 EM_CONTROL_REG;
    volatile Uint32 STAT_PORT_EN_REG;
    volatile Uint32 PTYPE_REG;
    volatile Uint32 SOFT_IDLE_REG;
    volatile Uint32 THRU_RATE_REG;
    volatile Uint32 GAP_THRESH_CPGMAC_SL_REG;
    volatile Uint32 TX_START_WDS_REG;
    volatile Uint32 FLOW_CONTROL_REG;
    volatile Uint32 CPPI_THRESH_REG;
    volatile Uint8 RSVD0[8];
    volatile Uint32 P0_BLK_CNT_REG;
    volatile Uint32 P0_PORT_VLAN_REG;
    volatile Uint32 P0_TX_PRI_MAP_REG;
    volatile Uint32 P0_SRC_ID_REG;
    volatile Uint32 P0_RX_PRI_MAP_REG;
    volatile Uint32 RX_MAXLEN_REG;
    volatile Uint8 RSVD1[20];
    CSL_Xge_cpswPort_infoRegs PORT_INFO[2];
    volatile Uint8 RSVD2[1600];
    CSL_Xge_cpswAleRegs ALE;
    volatile Uint8 RSVD3[180];
    CSL_Xge_cpswPort_statsRegs PORT_STATS[3];
    volatile Uint8 RSVD4[512];
    CSL_Xge_cpswPort_priRegs PORT_PRI[3];
} CSL_Xge_cpswRegs;

/**************************************************************************\
* Field Definition Macros
\**************************************************************************/

/* p_blk_cnt_reg */

#define CSL_XGE_CPSW_P_BLK_CNT_REG_RX_BLK_CNT_MASK (0x0000003Fu)
#define CSL_XGE_CPSW_P_BLK_CNT_REG_RX_BLK_CNT_SHIFT (0x00000000u)
#define CSL_XGE_CPSW_P_BLK_CNT_REG_RX_BLK_CNT_RESETVAL (0x00000001u)

#define CSL_XGE_CPSW_P_BLK_CNT_REG_TX_BLK_CNT_MASK (0x00003E00u)
#define CSL_XGE_CPSW_P_BLK_CNT_REG_TX_BLK_CNT_SHIFT (0x00000009u)
#define CSL_XGE_CPSW_P_BLK_CNT_REG_TX_BLK_CNT_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_P_BLK_CNT_REG_RESETVAL (0x00000001u)

/* p_port_vlan_reg */

#define CSL_XGE_CPSW_P_PORT_VLAN_REG_PORT_VID_MASK (0x00000FFFu)
#define CSL_XGE_CPSW_P_PORT_VLAN_REG_PORT_VID_SHIFT (0x00000000u)
#define CSL_XGE_CPSW_P_PORT_VLAN_REG_PORT_VID_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_P_PORT_VLAN_REG_PORT_CFI_MASK (0x00001000u)
#define CSL_XGE_CPSW_P_PORT_VLAN_REG_PORT_CFI_SHIFT (0x0000000Cu)
#define CSL_XGE_CPSW_P_PORT_VLAN_REG_PORT_CFI_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_P_PORT_VLAN_REG_PORT_PRI_MASK (0x0000E000u)
#define CSL_XGE_CPSW_P_PORT_VLAN_REG_PORT_PRI_SHIFT (0x0000000Du)
#define CSL_XGE_CPSW_P_PORT_VLAN_REG_PORT_PRI_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_P_PORT_VLAN_REG_RESETVAL (0x00000000u)

/* p_tx_pri_map_reg */

#define CSL_XGE_CPSW_P_TX_PRI_MAP_REG_PRI0_MASK (0x00000007u)
#define CSL_XGE_CPSW_P_TX_PRI_MAP_REG_PRI0_SHIFT (0x00000000u)
#define CSL_XGE_CPSW_P_TX_PRI_MAP_REG_PRI0_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_P_TX_PRI_MAP_REG_PRI1_MASK (0x00000070u)
#define CSL_XGE_CPSW_P_TX_PRI_MAP_REG_PRI1_SHIFT (0x00000004u)

#define CSL_XGE_CPSW_P_TX_PRI_MAP_REG_PRI2_MASK (0x00000700u)
#define CSL_XGE_CPSW_P_TX_PRI_MAP_REG_PRI2_SHIFT (0x00000008u)

#define CSL_XGE_CPSW_P_TX_PRI_MAP_REG_PRI3_MASK (0x00007000u)
#define CSL_XGE_CPSW_P_TX_PRI_MAP_REG_PRI3_SHIFT (0x0000000Cu)

#define CSL_XGE_CPSW_P_TX_PRI_MAP_REG_PRI4_MASK (0x00070000u)
#define CSL_XGE_CPSW_P_TX_PRI_MAP_REG_PRI4_SHIFT (0x00000010u)

#define CSL_XGE_CPSW_P_TX_PRI_MAP_REG_PRI5_MASK (0x00700000u)
#define CSL_XGE_CPSW_P_TX_PRI_MAP_REG_PRI5_SHIFT (0x00000014u)

#define CSL_XGE_CPSW_P_TX_PRI_MAP_REG_PRI6_MASK (0x07000000u)
#define CSL_XGE_CPSW_P_TX_PRI_MAP_REG_PRI6_SHIFT (0x00000018u)

#define CSL_XGE_CPSW_P_TX_PRI_MAP_REG_PRI7_MASK (0x70000000u)
#define CSL_XGE_CPSW_P_TX_PRI_MAP_REG_PRI7_SHIFT (0x0000001Cu)

#define CSL_XGE_CPSW_P_TX_PRI_MAP_REG_RESETVAL (0x00000000u)

/* sl_sa_lo_reg */

#define CSL_XGE_CPSW_SL_SA_LO_REG_MACSRCADDR_15_8_MASK (0x000000FFu)
#define CSL_XGE_CPSW_SL_SA_LO_REG_MACSRCADDR_15_8_SHIFT (0x00000000u)
#define CSL_XGE_CPSW_SL_SA_LO_REG_MACSRCADDR_15_8_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_SL_SA_LO_REG_MACSRCADDR_7_0_MASK (0x0000FF00u)
#define CSL_XGE_CPSW_SL_SA_LO_REG_MACSRCADDR_7_0_SHIFT (0x00000008u)
#define CSL_XGE_CPSW_SL_SA_LO_REG_MACSRCADDR_7_0_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_SL_SA_LO_REG_RESETVAL (0x00000000u)

/* sl_sa_hi_reg */

#define CSL_XGE_CPSW_SL_SA_HI_REG_MACSRCADDR_47_40_MASK (0x000000FFu)
#define CSL_XGE_CPSW_SL_SA_HI_REG_MACSRCADDR_47_40_SHIFT (0x00000000u)
#define CSL_XGE_CPSW_SL_SA_HI_REG_MACSRCADDR_47_40_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_SL_SA_HI_REG_MACSRCADDR_39_32_MASK (0x0000FF00u)
#define CSL_XGE_CPSW_SL_SA_HI_REG_MACSRCADDR_39_32_SHIFT (0x00000008u)
#define CSL_XGE_CPSW_SL_SA_HI_REG_MACSRCADDR_39_32_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_SL_SA_HI_REG_MACSRCADDR_31_24_MASK (0x00FF0000u)
#define CSL_XGE_CPSW_SL_SA_HI_REG_MACSRCADDR_31_24_SHIFT (0x00000010u)
#define CSL_XGE_CPSW_SL_SA_HI_REG_MACSRCADDR_31_24_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_SL_SA_HI_REG_MACSRCADDR_23_16_MASK (0xFF000000u)
#define CSL_XGE_CPSW_SL_SA_HI_REG_MACSRCADDR_23_16_SHIFT (0x00000018u)
#define CSL_XGE_CPSW_SL_SA_HI_REG_MACSRCADDR_23_16_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_SL_SA_HI_REG_RESETVAL (0x00000000u)

/* p_ts_ctl_reg */

#define CSL_XGE_CPSW_P_TS_CTL_REG_TS_RX_ANNEX_F_EN_MASK (0x00000001u)
#define CSL_XGE_CPSW_P_TS_CTL_REG_TS_RX_ANNEX_F_EN_SHIFT (0x00000000u)
#define CSL_XGE_CPSW_P_TS_CTL_REG_TS_RX_ANNEX_F_EN_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_P_TS_CTL_REG_TS_RX_VLAN_LTYPE1_EN_MASK (0x00000002u)
#define CSL_XGE_CPSW_P_TS_CTL_REG_TS_RX_VLAN_LTYPE1_EN_SHIFT (0x00000001u)
#define CSL_XGE_CPSW_P_TS_CTL_REG_TS_RX_VLAN_LTYPE1_EN_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_P_TS_CTL_REG_TS_RX_VLAN_LTYPE2_EN_MASK (0x00000004u)
#define CSL_XGE_CPSW_P_TS_CTL_REG_TS_RX_VLAN_LTYPE2_EN_SHIFT (0x00000002u)
#define CSL_XGE_CPSW_P_TS_CTL_REG_TS_RX_VLAN_LTYPE2_EN_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_P_TS_CTL_REG_TS_RX_ANNEX_D_EN_MASK (0x00000008u)
#define CSL_XGE_CPSW_P_TS_CTL_REG_TS_RX_ANNEX_D_EN_SHIFT (0x00000003u)
#define CSL_XGE_CPSW_P_TS_CTL_REG_TS_RX_ANNEX_D_EN_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_P_TS_CTL_REG_TS_TX_ANNEX_F_EN_MASK (0x00000010u)
#define CSL_XGE_CPSW_P_TS_CTL_REG_TS_TX_ANNEX_F_EN_SHIFT (0x00000004u)
#define CSL_XGE_CPSW_P_TS_CTL_REG_TS_TX_ANNEX_F_EN_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_P_TS_CTL_REG_TS_TX_VLAN_LTYPE1_EN_MASK (0x00000020u)
#define CSL_XGE_CPSW_P_TS_CTL_REG_TS_TX_VLAN_LTYPE1_EN_SHIFT (0x00000005u)
#define CSL_XGE_CPSW_P_TS_CTL_REG_TS_TX_VLAN_LTYPE1_EN_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_P_TS_CTL_REG_TS_TX_VLAN_LTYPE2_EN_MASK (0x00000040u)
#define CSL_XGE_CPSW_P_TS_CTL_REG_TS_TX_VLAN_LTYPE2_EN_SHIFT (0x00000006u)
#define CSL_XGE_CPSW_P_TS_CTL_REG_TS_TX_VLAN_LTYPE2_EN_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_P_TS_CTL_REG_TS_TX_ANNEX_D_EN_MASK (0x00000080u)
#define CSL_XGE_CPSW_P_TS_CTL_REG_TS_TX_ANNEX_D_EN_SHIFT (0x00000007u)
#define CSL_XGE_CPSW_P_TS_CTL_REG_TS_TX_ANNEX_D_EN_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_P_TS_CTL_REG_TS_LTYPE2_EN_MASK (0x00000100u)
#define CSL_XGE_CPSW_P_TS_CTL_REG_TS_LTYPE2_EN_SHIFT (0x00000008u)
#define CSL_XGE_CPSW_P_TS_CTL_REG_TS_LTYPE2_EN_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_P_TS_CTL_REG_TS_RX_ANNEX_E_EN_MASK (0x00000200u)
#define CSL_XGE_CPSW_P_TS_CTL_REG_TS_RX_ANNEX_E_EN_SHIFT (0x00000009u)
#define CSL_XGE_CPSW_P_TS_CTL_REG_TS_RX_ANNEX_E_EN_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_P_TS_CTL_REG_TS_TX_ANNEX_E_EN_MASK (0x00000400u)
#define CSL_XGE_CPSW_P_TS_CTL_REG_TS_TX_ANNEX_E_EN_SHIFT (0x0000000Au)
#define CSL_XGE_CPSW_P_TS_CTL_REG_TS_TX_ANNEX_E_EN_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_P_TS_CTL_REG_TS_MSG_TYPE_EN_MASK (0xFFFF0000u)
#define CSL_XGE_CPSW_P_TS_CTL_REG_TS_MSG_TYPE_EN_SHIFT (0x00000010u)
#define CSL_XGE_CPSW_P_TS_CTL_REG_TS_MSG_TYPE_EN_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_P_TS_CTL_REG_RESETVAL (0x00000000u)

/* p_ts_seq_ltype_reg */

#define CSL_XGE_CPSW_P_TS_SEQ_LTYPE_REG_TS_LTYPE1_MASK (0x0000FFFFu)
#define CSL_XGE_CPSW_P_TS_SEQ_LTYPE_REG_TS_LTYPE1_SHIFT (0x00000000u)
#define CSL_XGE_CPSW_P_TS_SEQ_LTYPE_REG_TS_LTYPE1_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_P_TS_SEQ_LTYPE_REG_TS_SEQ_ID_OFFSET_MASK (0x003F0000u)
#define CSL_XGE_CPSW_P_TS_SEQ_LTYPE_REG_TS_SEQ_ID_OFFSET_SHIFT (0x00000010u)

#define CSL_XGE_CPSW_P_TS_SEQ_LTYPE_REG_RESETVAL (0x00000000u)

/* p_ts_vlan_ltype_reg */

#define CSL_XGE_CPSW_P_TS_VLAN_LTYPE_REG_TS_VLAN_LTYPE1_MASK (0x0000FFFFu)
#define CSL_XGE_CPSW_P_TS_VLAN_LTYPE_REG_TS_VLAN_LTYPE1_SHIFT (0x00000000u)

#define CSL_XGE_CPSW_P_TS_VLAN_LTYPE_REG_TS_VLAN_LTYPE2_MASK (0xFFFF0000u)
#define CSL_XGE_CPSW_P_TS_VLAN_LTYPE_REG_TS_VLAN_LTYPE2_SHIFT (0x00000010u)

#define CSL_XGE_CPSW_P_TS_VLAN_LTYPE_REG_RESETVAL (0x00000000u)

/* p_ts_ctl_ltype2_reg */

#define CSL_XGE_CPSW_P_TS_CTL_LTYPE2_REG_TS_LTYPE2_MASK (0x0000FFFFu)
#define CSL_XGE_CPSW_P_TS_CTL_LTYPE2_REG_TS_LTYPE2_SHIFT (0x00000000u)
#define CSL_XGE_CPSW_P_TS_CTL_LTYPE2_REG_TS_LTYPE2_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_P_TS_CTL_LTYPE2_REG_TS_107_MASK (0x00010000u)
#define CSL_XGE_CPSW_P_TS_CTL_LTYPE2_REG_TS_107_SHIFT (0x00000010u)
#define CSL_XGE_CPSW_P_TS_CTL_LTYPE2_REG_TS_107_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_P_TS_CTL_LTYPE2_REG_TS_129_MASK (0x00020000u)
#define CSL_XGE_CPSW_P_TS_CTL_LTYPE2_REG_TS_129_SHIFT (0x00000011u)
#define CSL_XGE_CPSW_P_TS_CTL_LTYPE2_REG_TS_129_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_P_TS_CTL_LTYPE2_REG_TS_130_MASK (0x00040000u)
#define CSL_XGE_CPSW_P_TS_CTL_LTYPE2_REG_TS_130_SHIFT (0x00000012u)
#define CSL_XGE_CPSW_P_TS_CTL_LTYPE2_REG_TS_130_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_P_TS_CTL_LTYPE2_REG_TS_131_MASK (0x00080000u)
#define CSL_XGE_CPSW_P_TS_CTL_LTYPE2_REG_TS_131_SHIFT (0x00000013u)
#define CSL_XGE_CPSW_P_TS_CTL_LTYPE2_REG_TS_131_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_P_TS_CTL_LTYPE2_REG_TS_132_MASK (0x00100000u)
#define CSL_XGE_CPSW_P_TS_CTL_LTYPE2_REG_TS_132_SHIFT (0x00000014u)
#define CSL_XGE_CPSW_P_TS_CTL_LTYPE2_REG_TS_132_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_P_TS_CTL_LTYPE2_REG_TS_319_MASK (0x00200000u)
#define CSL_XGE_CPSW_P_TS_CTL_LTYPE2_REG_TS_319_SHIFT (0x00000015u)
#define CSL_XGE_CPSW_P_TS_CTL_LTYPE2_REG_TS_319_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_P_TS_CTL_LTYPE2_REG_TS_320_MASK (0x00400000u)
#define CSL_XGE_CPSW_P_TS_CTL_LTYPE2_REG_TS_320_SHIFT (0x00000016u)
#define CSL_XGE_CPSW_P_TS_CTL_LTYPE2_REG_TS_320_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_P_TS_CTL_LTYPE2_REG_TS_TTL_NONZERO_MASK (0x00800000u)
#define CSL_XGE_CPSW_P_TS_CTL_LTYPE2_REG_TS_TTL_NONZERO_SHIFT (0x00000017u)
#define CSL_XGE_CPSW_P_TS_CTL_LTYPE2_REG_TS_TTL_NONZERO_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_P_TS_CTL_LTYPE2_REG_TS_MCAST_EN_MASK (0x01000000u)
#define CSL_XGE_CPSW_P_TS_CTL_LTYPE2_REG_TS_MCAST_EN_SHIFT (0x00000018u)
#define CSL_XGE_CPSW_P_TS_CTL_LTYPE2_REG_TS_MCAST_EN_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_P_TS_CTL_LTYPE2_REG_RESETVAL (0x00000000u)

/* p_ts_ctl2_reg */

#define CSL_XGE_CPSW_P_TS_CTL2_REG_TS_MCAST_TYPE_EN_MASK (0x0000FFFFu)
#define CSL_XGE_CPSW_P_TS_CTL2_REG_TS_MCAST_TYPE_EN_SHIFT (0x00000000u)
#define CSL_XGE_CPSW_P_TS_CTL2_REG_TS_MCAST_TYPE_EN_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_P_TS_CTL2_REG_TS_DOMAIN_OFFSET_MASK (0x003F0000u)
#define CSL_XGE_CPSW_P_TS_CTL2_REG_TS_DOMAIN_OFFSET_SHIFT (0x00000010u)
#define CSL_XGE_CPSW_P_TS_CTL2_REG_TS_DOMAIN_OFFSET_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_P_TS_CTL2_REG_RESETVAL (0x00000000u)

/* p_control_reg */

#define CSL_XGE_CPSW_P_CONTROL_REG_MACSEC_BYPASS_N_MASK (0x00000010u)
#define CSL_XGE_CPSW_P_CONTROL_REG_MACSEC_BYPASS_N_SHIFT (0x00000004u)
#define CSL_XGE_CPSW_P_CONTROL_REG_MACSEC_BYPASS_N_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_P_CONTROL_REG_MACSEC_CEF_MASK (0x00000020u)
#define CSL_XGE_CPSW_P_CONTROL_REG_MACSEC_CEF_SHIFT (0x00000005u)
#define CSL_XGE_CPSW_P_CONTROL_REG_MACSEC_CEF_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_P_CONTROL_REG_MACSEC_DEBUG_MASK (0x00000040u)
#define CSL_XGE_CPSW_P_CONTROL_REG_MACSEC_DEBUG_SHIFT (0x00000006u)
#define CSL_XGE_CPSW_P_CONTROL_REG_MACSEC_DEBUG_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_P_CONTROL_REG_MACSEC_VLAN_EN_MASK (0x00000080u)
#define CSL_XGE_CPSW_P_CONTROL_REG_MACSEC_VLAN_EN_SHIFT (0x00000007u)
#define CSL_XGE_CPSW_P_CONTROL_REG_MACSEC_VLAN_EN_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_P_CONTROL_REG_MACSEC_VLAN_PRI_EN_MASK (0x00000100u)
#define CSL_XGE_CPSW_P_CONTROL_REG_MACSEC_VLAN_PRI_EN_SHIFT (0x00000008u)
#define CSL_XGE_CPSW_P_CONTROL_REG_MACSEC_VLAN_PRI_EN_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_P_CONTROL_REG_RESETVAL (0x00000000u)

/* ale_id_reg */

#define CSL_XGE_CPSW_ALE_ID_REG_ALE_MINOR_VER_MASK (0x000000FFu)
#define CSL_XGE_CPSW_ALE_ID_REG_ALE_MINOR_VER_SHIFT (0x00000000u)
#define CSL_XGE_CPSW_ALE_ID_REG_ALE_MINOR_VER_RESETVAL (0x00000003u)

#define CSL_XGE_CPSW_ALE_ID_REG_ALE_MAJOR_VER_MASK (0x00000700u)
#define CSL_XGE_CPSW_ALE_ID_REG_ALE_MAJOR_VER_SHIFT (0x00000008u)
#define CSL_XGE_CPSW_ALE_ID_REG_ALE_MAJOR_VER_RESETVAL (0x00000001u)

#define CSL_XGE_CPSW_ALE_ID_REG_ALE_RTL_VER_MASK (0x0000F800u)
#define CSL_XGE_CPSW_ALE_ID_REG_ALE_RTL_VER_SHIFT (0x0000000Bu)
#define CSL_XGE_CPSW_ALE_ID_REG_ALE_RTL_VER_RESETVAL (0x00000001u)

#define CSL_XGE_CPSW_ALE_ID_REG_ALE_IDENT_MASK (0xFFFF0000u)
#define CSL_XGE_CPSW_ALE_ID_REG_ALE_IDENT_SHIFT (0x00000010u)
#define CSL_XGE_CPSW_ALE_ID_REG_ALE_IDENT_RESETVAL (0x00000029u)

#define CSL_XGE_CPSW_ALE_ID_REG_RESETVAL (0x00290903u)

/* ale_control_reg */

#define CSL_XGE_CPSW_ALE_CONTROL_REG_ENABLE_RATE_LIMIT_MASK (0x00000001u)
#define CSL_XGE_CPSW_ALE_CONTROL_REG_ENABLE_RATE_LIMIT_SHIFT (0x00000000u)
#define CSL_XGE_CPSW_ALE_CONTROL_REG_ENABLE_RATE_LIMIT_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_ALE_CONTROL_REG_ENABLE_AUTH_MODE_MASK (0x00000002u)
#define CSL_XGE_CPSW_ALE_CONTROL_REG_ENABLE_AUTH_MODE_SHIFT (0x00000001u)
#define CSL_XGE_CPSW_ALE_CONTROL_REG_ENABLE_AUTH_MODE_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_ALE_CONTROL_REG_ALE_VLAN_AWARE_MASK (0x00000004u)
#define CSL_XGE_CPSW_ALE_CONTROL_REG_ALE_VLAN_AWARE_SHIFT (0x00000002u)
#define CSL_XGE_CPSW_ALE_CONTROL_REG_ALE_VLAN_AWARE_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_ALE_CONTROL_REG_RATE_LIMIT_TX_MASK (0x00000008u)
#define CSL_XGE_CPSW_ALE_CONTROL_REG_RATE_LIMIT_TX_SHIFT (0x00000003u)
#define CSL_XGE_CPSW_ALE_CONTROL_REG_RATE_LIMIT_TX_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_ALE_CONTROL_REG_ALE_BYPASS_MASK (0x00000010u)
#define CSL_XGE_CPSW_ALE_CONTROL_REG_ALE_BYPASS_SHIFT (0x00000004u)
#define CSL_XGE_CPSW_ALE_CONTROL_REG_ALE_BYPASS_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_ALE_CONTROL_REG_ENABLE_OUI_DENY_MASK (0x00000020u)
#define CSL_XGE_CPSW_ALE_CONTROL_REG_ENABLE_OUI_DENY_SHIFT (0x00000005u)
#define CSL_XGE_CPSW_ALE_CONTROL_REG_ENABLE_OUI_DENY_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_ALE_CONTROL_REG_EN_VID0_MODE_MASK (0x00000040u)
#define CSL_XGE_CPSW_ALE_CONTROL_REG_EN_VID0_MODE_SHIFT (0x00000006u)
#define CSL_XGE_CPSW_ALE_CONTROL_REG_EN_VID0_MODE_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_ALE_CONTROL_REG_LEARN_NO_VID_MASK (0x00000080u)
#define CSL_XGE_CPSW_ALE_CONTROL_REG_LEARN_NO_VID_SHIFT (0x00000007u)
#define CSL_XGE_CPSW_ALE_CONTROL_REG_LEARN_NO_VID_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_ALE_CONTROL_REG_EN_P0_UNI_FLOOD_MASK (0x00000100u)
#define CSL_XGE_CPSW_ALE_CONTROL_REG_EN_P0_UNI_FLOOD_SHIFT (0x00000008u)
#define CSL_XGE_CPSW_ALE_CONTROL_REG_EN_P0_UNI_FLOOD_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_ALE_CONTROL_REG_AGE_OUT_NOW_MASK (0x20000000u)
#define CSL_XGE_CPSW_ALE_CONTROL_REG_AGE_OUT_NOW_SHIFT (0x0000001Du)
#define CSL_XGE_CPSW_ALE_CONTROL_REG_AGE_OUT_NOW_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_ALE_CONTROL_REG_CLEAR_TABLE_MASK (0x40000000u)
#define CSL_XGE_CPSW_ALE_CONTROL_REG_CLEAR_TABLE_SHIFT (0x0000001Eu)
#define CSL_XGE_CPSW_ALE_CONTROL_REG_CLEAR_TABLE_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_ALE_CONTROL_REG_ENABLE_ALE_MASK (0x80000000u)
#define CSL_XGE_CPSW_ALE_CONTROL_REG_ENABLE_ALE_SHIFT (0x0000001Fu)
#define CSL_XGE_CPSW_ALE_CONTROL_REG_ENABLE_ALE_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_ALE_CONTROL_REG_RESETVAL (0x00000000u)

/* ale_prescale_reg */

#define CSL_XGE_CPSW_ALE_PRESCALE_REG_ALE_PRESCALE_MASK (0x000FFFFFu)
#define CSL_XGE_CPSW_ALE_PRESCALE_REG_ALE_PRESCALE_SHIFT (0x00000000u)
#define CSL_XGE_CPSW_ALE_PRESCALE_REG_ALE_PRESCALE_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_ALE_PRESCALE_REG_RESETVAL (0x00000000u)

/* ale_aging_timer_reg */

#define CSL_XGE_CPSW_ALE_AGING_TIMER_REG_ALE_AGING_TIMER_MASK (0x00FFFFFFu)
#define CSL_XGE_CPSW_ALE_AGING_TIMER_REG_ALE_AGING_TIMER_SHIFT (0x00000000u)
#define CSL_XGE_CPSW_ALE_AGING_TIMER_REG_ALE_AGING_TIMER_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_ALE_AGING_TIMER_REG_PRESCALE_2_DISABLE_MASK (0x40000000u)
#define CSL_XGE_CPSW_ALE_AGING_TIMER_REG_PRESCALE_2_DISABLE_SHIFT (0x0000001Eu)
#define CSL_XGE_CPSW_ALE_AGING_TIMER_REG_PRESCALE_2_DISABLE_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_ALE_AGING_TIMER_REG_PRESCALE_1_DISABLE_MASK (0x80000000u)
#define CSL_XGE_CPSW_ALE_AGING_TIMER_REG_PRESCALE_1_DISABLE_SHIFT (0x0000001Fu)
#define CSL_XGE_CPSW_ALE_AGING_TIMER_REG_PRESCALE_1_DISABLE_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_ALE_AGING_TIMER_REG_RESETVAL (0x00000000u)

/* ale_unknown_vlan_reg */

#define CSL_XGE_CPSW_ALE_UNKNOWN_VLAN_REG_UNKNOWN_VLAN_MEMBER_LIST_MASK (0x0000001Fu)
#define CSL_XGE_CPSW_ALE_UNKNOWN_VLAN_REG_UNKNOWN_VLAN_MEMBER_LIST_SHIFT (0x00000000u)
#define CSL_XGE_CPSW_ALE_UNKNOWN_VLAN_REG_UNKNOWN_VLAN_MEMBER_LIST_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_ALE_UNKNOWN_VLAN_REG_UNKNOWN_MCAST_FLOOD_MASK_MASK (0x00001F00u)
#define CSL_XGE_CPSW_ALE_UNKNOWN_VLAN_REG_UNKNOWN_MCAST_FLOOD_MASK_SHIFT (0x00000008u)
#define CSL_XGE_CPSW_ALE_UNKNOWN_VLAN_REG_UNKNOWN_MCAST_FLOOD_MASK_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_ALE_UNKNOWN_VLAN_REG_UNKNOWN_REG_MCAST_FLOOD_MASK_MASK (0x001F0000u)
#define CSL_XGE_CPSW_ALE_UNKNOWN_VLAN_REG_UNKNOWN_REG_MCAST_FLOOD_MASK_SHIFT (0x00000010u)
#define CSL_XGE_CPSW_ALE_UNKNOWN_VLAN_REG_UNKNOWN_REG_MCAST_FLOOD_MASK_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_ALE_UNKNOWN_VLAN_REG_UNKNOWN_FORCE_UNTAGGED_EGRESS_MASK (0x1F000000u)
#define CSL_XGE_CPSW_ALE_UNKNOWN_VLAN_REG_UNKNOWN_FORCE_UNTAGGED_EGRESS_SHIFT (0x00000018u)
#define CSL_XGE_CPSW_ALE_UNKNOWN_VLAN_REG_UNKNOWN_FORCE_UNTAGGED_EGRESS_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_ALE_UNKNOWN_VLAN_REG_RESETVAL (0x00000000u)

/* ale_table_control_reg */

#define CSL_XGE_CPSW_ALE_TABLE_CONTROL_REG_ENTRY_POINTER_MASK (0x000007FFu)
#define CSL_XGE_CPSW_ALE_TABLE_CONTROL_REG_ENTRY_POINTER_SHIFT (0x00000000u)
#define CSL_XGE_CPSW_ALE_TABLE_CONTROL_REG_ENTRY_POINTER_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_ALE_TABLE_CONTROL_REG_WRITE_RDZ_MASK (0x80000000u)
#define CSL_XGE_CPSW_ALE_TABLE_CONTROL_REG_WRITE_RDZ_SHIFT (0x0000001Fu)
#define CSL_XGE_CPSW_ALE_TABLE_CONTROL_REG_WRITE_RDZ_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_ALE_TABLE_CONTROL_REG_RESETVAL (0x00000000u)

/* ale_table_word2_reg */

#define CSL_XGE_CPSW_ALE_TABLE_WORD2_REG_ENTRY_71_64_MASK (0x000000FFu)
#define CSL_XGE_CPSW_ALE_TABLE_WORD2_REG_ENTRY_71_64_SHIFT (0x00000000u)
#define CSL_XGE_CPSW_ALE_TABLE_WORD2_REG_ENTRY_71_64_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_ALE_TABLE_WORD2_REG_RESETVAL (0x00000000u)

/* ale_table_word1_reg */

#define CSL_XGE_CPSW_ALE_TABLE_WORD1_REG_ENTRY_63_32_MASK (0xFFFFFFFFu)
#define CSL_XGE_CPSW_ALE_TABLE_WORD1_REG_ENTRY_63_32_SHIFT (0x00000000u)
#define CSL_XGE_CPSW_ALE_TABLE_WORD1_REG_ENTRY_63_32_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_ALE_TABLE_WORD1_REG_RESETVAL (0x00000000u)

/* ale_table_word0_reg */

#define CSL_XGE_CPSW_ALE_TABLE_WORD0_REG_ENTRY_31_0_MASK (0xFFFFFFFFu)
#define CSL_XGE_CPSW_ALE_TABLE_WORD0_REG_ENTRY_31_0_SHIFT (0x00000000u)
#define CSL_XGE_CPSW_ALE_TABLE_WORD0_REG_ENTRY_31_0_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_ALE_TABLE_WORD0_REG_RESETVAL (0x00000000u)

/* ale_port_control_reg */

#define CSL_XGE_CPSW_ALE_PORT_CONTROL_REG_PORT_STATE_MASK (0x00000003u)
#define CSL_XGE_CPSW_ALE_PORT_CONTROL_REG_PORT_STATE_SHIFT (0x00000000u)
#define CSL_XGE_CPSW_ALE_PORT_CONTROL_REG_PORT_STATE_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_ALE_PORT_CONTROL_REG_DROP_UNTAGGED_MASK (0x00000004u)
#define CSL_XGE_CPSW_ALE_PORT_CONTROL_REG_DROP_UNTAGGED_SHIFT (0x00000002u)
#define CSL_XGE_CPSW_ALE_PORT_CONTROL_REG_DROP_UNTAGGED_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_ALE_PORT_CONTROL_REG_VID_INGRESS_CHECK_MASK (0x00000008u)
#define CSL_XGE_CPSW_ALE_PORT_CONTROL_REG_VID_INGRESS_CHECK_SHIFT (0x00000003u)
#define CSL_XGE_CPSW_ALE_PORT_CONTROL_REG_VID_INGRESS_CHECK_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_ALE_PORT_CONTROL_REG_NO_LEARN_MASK (0x00000010u)
#define CSL_XGE_CPSW_ALE_PORT_CONTROL_REG_NO_LEARN_SHIFT (0x00000004u)
#define CSL_XGE_CPSW_ALE_PORT_CONTROL_REG_NO_LEARN_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_ALE_PORT_CONTROL_REG_NO_SA_UPDATE_MASK (0x00000020u)
#define CSL_XGE_CPSW_ALE_PORT_CONTROL_REG_NO_SA_UPDATE_SHIFT (0x00000005u)
#define CSL_XGE_CPSW_ALE_PORT_CONTROL_REG_NO_SA_UPDATE_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_ALE_PORT_CONTROL_REG_MCAST_LIMIT_MASK (0x00FF0000u)
#define CSL_XGE_CPSW_ALE_PORT_CONTROL_REG_MCAST_LIMIT_SHIFT (0x00000010u)
#define CSL_XGE_CPSW_ALE_PORT_CONTROL_REG_MCAST_LIMIT_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_ALE_PORT_CONTROL_REG_BCAST_LIMIT_MASK (0xFF000000u)
#define CSL_XGE_CPSW_ALE_PORT_CONTROL_REG_BCAST_LIMIT_SHIFT (0x00000018u)
#define CSL_XGE_CPSW_ALE_PORT_CONTROL_REG_BCAST_LIMIT_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_ALE_PORT_CONTROL_REG_RESETVAL (0x00000000u)

/* RxGoodFrames */

#define CSL_XGE_CPSW_RXGOODFRAMES_COUNT_MASK (0xFFFFFFFFu)
#define CSL_XGE_CPSW_RXGOODFRAMES_COUNT_SHIFT (0x00000000u)
#define CSL_XGE_CPSW_RXGOODFRAMES_COUNT_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_RXGOODFRAMES_RESETVAL (0x00000000u)

/* RxBroadcastFrames */

#define CSL_XGE_CPSW_RXBROADCASTFRAMES_COUNT_MASK (0xFFFFFFFFu)
#define CSL_XGE_CPSW_RXBROADCASTFRAMES_COUNT_SHIFT (0x00000000u)
#define CSL_XGE_CPSW_RXBROADCASTFRAMES_COUNT_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_RXBROADCASTFRAMES_RESETVAL (0x00000000u)

/* RxMulticastFrames */

#define CSL_XGE_CPSW_RXMULTICASTFRAMES_COUNT_MASK (0xFFFFFFFFu)
#define CSL_XGE_CPSW_RXMULTICASTFRAMES_COUNT_SHIFT (0x00000000u)
#define CSL_XGE_CPSW_RXMULTICASTFRAMES_COUNT_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_RXMULTICASTFRAMES_RESETVAL (0x00000000u)

/* RxPauseFrames */

#define CSL_XGE_CPSW_RXPAUSEFRAMES_COUNT_MASK (0xFFFFFFFFu)
#define CSL_XGE_CPSW_RXPAUSEFRAMES_COUNT_SHIFT (0x00000000u)
#define CSL_XGE_CPSW_RXPAUSEFRAMES_COUNT_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_RXPAUSEFRAMES_RESETVAL (0x00000000u)

/* RxCRCErrors */

#define CSL_XGE_CPSW_RXCRCERRORS_COUNT_MASK (0xFFFFFFFFu)
#define CSL_XGE_CPSW_RXCRCERRORS_COUNT_SHIFT (0x00000000u)
#define CSL_XGE_CPSW_RXCRCERRORS_COUNT_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_RXCRCERRORS_RESETVAL (0x00000000u)

/* RxAlignCodeErrors */

#define CSL_XGE_CPSW_RXALIGNCODEERRORS_COUNT_MASK (0xFFFFFFFFu)
#define CSL_XGE_CPSW_RXALIGNCODEERRORS_COUNT_SHIFT (0x00000000u)
#define CSL_XGE_CPSW_RXALIGNCODEERRORS_COUNT_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_RXALIGNCODEERRORS_RESETVAL (0x00000000u)

/* RxOversizedFrames */

#define CSL_XGE_CPSW_RXOVERSIZEDFRAMES_COUNT_MASK (0xFFFFFFFFu)
#define CSL_XGE_CPSW_RXOVERSIZEDFRAMES_COUNT_SHIFT (0x00000000u)
#define CSL_XGE_CPSW_RXOVERSIZEDFRAMES_COUNT_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_RXOVERSIZEDFRAMES_RESETVAL (0x00000000u)

/* RxJabberFrames */

#define CSL_XGE_CPSW_RXJABBERFRAMES_COUNT_MASK (0xFFFFFFFFu)
#define CSL_XGE_CPSW_RXJABBERFRAMES_COUNT_SHIFT (0x00000000u)
#define CSL_XGE_CPSW_RXJABBERFRAMES_COUNT_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_RXJABBERFRAMES_RESETVAL (0x00000000u)

/* RxUndersizedFrames */

#define CSL_XGE_CPSW_RXUNDERSIZEDFRAMES_COUNT_MASK (0xFFFFFFFFu)
#define CSL_XGE_CPSW_RXUNDERSIZEDFRAMES_COUNT_SHIFT (0x00000000u)
#define CSL_XGE_CPSW_RXUNDERSIZEDFRAMES_COUNT_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_RXUNDERSIZEDFRAMES_RESETVAL (0x00000000u)

/* RxFragments */

#define CSL_XGE_CPSW_RXFRAGMENTS_COUNT_MASK (0xFFFFFFFFu)
#define CSL_XGE_CPSW_RXFRAGMENTS_COUNT_SHIFT (0x00000000u)
#define CSL_XGE_CPSW_RXFRAGMENTS_COUNT_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_RXFRAGMENTS_RESETVAL (0x00000000u)

/* OverrunType4 */

#define CSL_XGE_CPSW_OVERRUNTYPE4_COUNT_MASK (0xFFFFFFFFu)
#define CSL_XGE_CPSW_OVERRUNTYPE4_COUNT_SHIFT (0x00000000u)
#define CSL_XGE_CPSW_OVERRUNTYPE4_COUNT_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_OVERRUNTYPE4_RESETVAL (0x00000000u)

/* OverrunType5 */

#define CSL_XGE_CPSW_OVERRUNTYPE5_COUNT_MASK (0xFFFFFFFFu)
#define CSL_XGE_CPSW_OVERRUNTYPE5_COUNT_SHIFT (0x00000000u)
#define CSL_XGE_CPSW_OVERRUNTYPE5_COUNT_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_OVERRUNTYPE5_RESETVAL (0x00000000u)

/* RxOctets */

#define CSL_XGE_CPSW_RXOCTETS_COUNT_MASK (0xFFFFFFFFu)
#define CSL_XGE_CPSW_RXOCTETS_COUNT_SHIFT (0x00000000u)
#define CSL_XGE_CPSW_RXOCTETS_COUNT_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_RXOCTETS_RESETVAL   (0x00000000u)

/* TxGoodFrames */

#define CSL_XGE_CPSW_TXGOODFRAMES_COUNT_MASK (0xFFFFFFFFu)
#define CSL_XGE_CPSW_TXGOODFRAMES_COUNT_SHIFT (0x00000000u)
#define CSL_XGE_CPSW_TXGOODFRAMES_COUNT_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_TXGOODFRAMES_RESETVAL (0x00000000u)

/* TxBroadcastFrames */

#define CSL_XGE_CPSW_TXBROADCASTFRAMES_COUNT_MASK (0xFFFFFFFFu)
#define CSL_XGE_CPSW_TXBROADCASTFRAMES_COUNT_SHIFT (0x00000000u)
#define CSL_XGE_CPSW_TXBROADCASTFRAMES_COUNT_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_TXBROADCASTFRAMES_RESETVAL (0x00000000u)

/* TxMulticastFrames */

#define CSL_XGE_CPSW_TXMULTICASTFRAMES_COUNT_MASK (0xFFFFFFFFu)
#define CSL_XGE_CPSW_TXMULTICASTFRAMES_COUNT_SHIFT (0x00000000u)
#define CSL_XGE_CPSW_TXMULTICASTFRAMES_COUNT_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_TXMULTICASTFRAMES_RESETVAL (0x00000000u)

/* TxPauseFrames */

#define CSL_XGE_CPSW_TXPAUSEFRAMES_COUNT_MASK (0xFFFFFFFFu)
#define CSL_XGE_CPSW_TXPAUSEFRAMES_COUNT_SHIFT (0x00000000u)
#define CSL_XGE_CPSW_TXPAUSEFRAMES_COUNT_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_TXPAUSEFRAMES_RESETVAL (0x00000000u)

/* TxDeferredFrames */

#define CSL_XGE_CPSW_TXDEFERREDFRAMES_COUNT_MASK (0xFFFFFFFFu)
#define CSL_XGE_CPSW_TXDEFERREDFRAMES_COUNT_SHIFT (0x00000000u)
#define CSL_XGE_CPSW_TXDEFERREDFRAMES_COUNT_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_TXDEFERREDFRAMES_RESETVAL (0x00000000u)

/* TxCollisionFrames */

#define CSL_XGE_CPSW_TXCOLLISIONFRAMES_COUNT_MASK (0xFFFFFFFFu)
#define CSL_XGE_CPSW_TXCOLLISIONFRAMES_COUNT_SHIFT (0x00000000u)
#define CSL_XGE_CPSW_TXCOLLISIONFRAMES_COUNT_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_TXCOLLISIONFRAMES_RESETVAL (0x00000000u)

/* TxSingleCollFrames */

#define CSL_XGE_CPSW_TXSINGLECOLLFRAMES_COUNT_MASK (0xFFFFFFFFu)
#define CSL_XGE_CPSW_TXSINGLECOLLFRAMES_COUNT_SHIFT (0x00000000u)
#define CSL_XGE_CPSW_TXSINGLECOLLFRAMES_COUNT_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_TXSINGLECOLLFRAMES_RESETVAL (0x00000000u)

/* TxMultCollFrames */

#define CSL_XGE_CPSW_TXMULTCOLLFRAMES_COUNT_MASK (0xFFFFFFFFu)
#define CSL_XGE_CPSW_TXMULTCOLLFRAMES_COUNT_SHIFT (0x00000000u)
#define CSL_XGE_CPSW_TXMULTCOLLFRAMES_COUNT_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_TXMULTCOLLFRAMES_RESETVAL (0x00000000u)

/* TxExcessiveCollisions */

#define CSL_XGE_CPSW_TXEXCESSIVECOLLISIONS_COUNT_MASK (0xFFFFFFFFu)
#define CSL_XGE_CPSW_TXEXCESSIVECOLLISIONS_COUNT_SHIFT (0x00000000u)
#define CSL_XGE_CPSW_TXEXCESSIVECOLLISIONS_COUNT_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_TXEXCESSIVECOLLISIONS_RESETVAL (0x00000000u)

/* TxLateCollisions */

#define CSL_XGE_CPSW_TXLATECOLLISIONS_COUNT_MASK (0xFFFFFFFFu)
#define CSL_XGE_CPSW_TXLATECOLLISIONS_COUNT_SHIFT (0x00000000u)
#define CSL_XGE_CPSW_TXLATECOLLISIONS_COUNT_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_TXLATECOLLISIONS_RESETVAL (0x00000000u)

/* RxIPGError */

#define CSL_XGE_CPSW_RXIPGERROR_COUNT_MASK (0xFFFFFFFFu)
#define CSL_XGE_CPSW_RXIPGERROR_COUNT_SHIFT (0x00000000u)
#define CSL_XGE_CPSW_RXIPGERROR_COUNT_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_RXIPGERROR_RESETVAL (0x00000000u)

/* TxCarrierSenseErrors */

#define CSL_XGE_CPSW_TXCARRIERSENSEERRORS_COUNT_MASK (0xFFFFFFFFu)
#define CSL_XGE_CPSW_TXCARRIERSENSEERRORS_COUNT_SHIFT (0x00000000u)
#define CSL_XGE_CPSW_TXCARRIERSENSEERRORS_COUNT_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_TXCARRIERSENSEERRORS_RESETVAL (0x00000000u)

/* TxOctets */

#define CSL_XGE_CPSW_TXOCTETS_COUNT_MASK (0xFFFFFFFFu)
#define CSL_XGE_CPSW_TXOCTETS_COUNT_SHIFT (0x00000000u)
#define CSL_XGE_CPSW_TXOCTETS_COUNT_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_TXOCTETS_RESETVAL   (0x00000000u)

/* OctetFrames64 */

#define CSL_XGE_CPSW_OCTETFRAMES64_COUNT_MASK (0xFFFFFFFFu)
#define CSL_XGE_CPSW_OCTETFRAMES64_COUNT_SHIFT (0x00000000u)
#define CSL_XGE_CPSW_OCTETFRAMES64_COUNT_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_OCTETFRAMES64_RESETVAL (0x00000000u)

/* OctetFrames65t127 */

#define CSL_XGE_CPSW_OCTETFRAMES65T127_COUNT_MASK (0xFFFFFFFFu)
#define CSL_XGE_CPSW_OCTETFRAMES65T127_COUNT_SHIFT (0x00000000u)
#define CSL_XGE_CPSW_OCTETFRAMES65T127_COUNT_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_OCTETFRAMES65T127_RESETVAL (0x00000000u)

/* OctetFrames128t255 */

#define CSL_XGE_CPSW_OCTETFRAMES128T255_COUNT_MASK (0xFFFFFFFFu)
#define CSL_XGE_CPSW_OCTETFRAMES128T255_COUNT_SHIFT (0x00000000u)
#define CSL_XGE_CPSW_OCTETFRAMES128T255_COUNT_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_OCTETFRAMES128T255_RESETVAL (0x00000000u)

/* OctetFrames256t511 */

#define CSL_XGE_CPSW_OCTETFRAMES256T511_COUNT_MASK (0xFFFFFFFFu)
#define CSL_XGE_CPSW_OCTETFRAMES256T511_COUNT_SHIFT (0x00000000u)
#define CSL_XGE_CPSW_OCTETFRAMES256T511_COUNT_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_OCTETFRAMES256T511_RESETVAL (0x00000000u)

/* OctetFrames512t1023 */

#define CSL_XGE_CPSW_OCTETFRAMES512T1023_COUNT_MASK (0xFFFFFFFFu)
#define CSL_XGE_CPSW_OCTETFRAMES512T1023_COUNT_SHIFT (0x00000000u)
#define CSL_XGE_CPSW_OCTETFRAMES512T1023_COUNT_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_OCTETFRAMES512T1023_RESETVAL (0x00000000u)

/* OctetFrames1024tUP */

#define CSL_XGE_CPSW_OCTETFRAMES1024TUP_COUNT_MASK (0xFFFFFFFFu)
#define CSL_XGE_CPSW_OCTETFRAMES1024TUP_COUNT_SHIFT (0x00000000u)
#define CSL_XGE_CPSW_OCTETFRAMES1024TUP_COUNT_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_OCTETFRAMES1024TUP_RESETVAL (0x00000000u)

/* NetOctets */

#define CSL_XGE_CPSW_NETOCTETS_COUNT_MASK (0xFFFFFFFFu)
#define CSL_XGE_CPSW_NETOCTETS_COUNT_SHIFT (0x00000000u)
#define CSL_XGE_CPSW_NETOCTETS_COUNT_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_NETOCTETS_RESETVAL  (0x00000000u)

/* OverrunType1 */

#define CSL_XGE_CPSW_OVERRUNTYPE1_COUNT_MASK (0xFFFFFFFFu)
#define CSL_XGE_CPSW_OVERRUNTYPE1_COUNT_SHIFT (0x00000000u)
#define CSL_XGE_CPSW_OVERRUNTYPE1_COUNT_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_OVERRUNTYPE1_RESETVAL (0x00000000u)

/* OverrunType2 */

#define CSL_XGE_CPSW_OVERRUNTYPE2_COUNT_MASK (0xFFFFFFFFu)
#define CSL_XGE_CPSW_OVERRUNTYPE2_COUNT_SHIFT (0x00000000u)
#define CSL_XGE_CPSW_OVERRUNTYPE2_COUNT_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_OVERRUNTYPE2_RESETVAL (0x00000000u)

/* OverrunType3 */

#define CSL_XGE_CPSW_OVERRUNTYPE3_COUNT_MASK (0xFFFFFFFFu)
#define CSL_XGE_CPSW_OVERRUNTYPE3_COUNT_SHIFT (0x00000000u)
#define CSL_XGE_CPSW_OVERRUNTYPE3_COUNT_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_OVERRUNTYPE3_RESETVAL (0x00000000u)

/* ctl_reg */

#define CSL_XGE_CPSW_CTL_REG_RX_RLIM_MASK (0x000000FFu)
#define CSL_XGE_CPSW_CTL_REG_RX_RLIM_SHIFT (0x00000000u)
#define CSL_XGE_CPSW_CTL_REG_RX_RLIM_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_CTL_REG_RX_PTYPE_MASK (0x00000100u)
#define CSL_XGE_CPSW_CTL_REG_RX_PTYPE_SHIFT (0x00000008u)
#define CSL_XGE_CPSW_CTL_REG_RX_PTYPE_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_CTL_REG_RESETVAL    (0x00000000u)

/* send_reg */

#define CSL_XGE_CPSW_SEND_REG_SEND_MASK  (0x0003FFFFu)
#define CSL_XGE_CPSW_SEND_REG_SEND_SHIFT (0x00000000u)
#define CSL_XGE_CPSW_SEND_REG_SEND_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_SEND_REG_RESETVAL   (0x00000000u)

/* idle_reg */

#define CSL_XGE_CPSW_IDLE_REG_IDLE_MASK  (0x0003FFFFu)
#define CSL_XGE_CPSW_IDLE_REG_IDLE_SHIFT (0x00000000u)
#define CSL_XGE_CPSW_IDLE_REG_IDLE_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_IDLE_REG_RESETVAL   (0x00000000u)

/* cpsw_id_ver_reg */

#define CSL_XGE_CPSW_CPSW_ID_VER_REG_MINOR_VER_MASK (0x000000FFu)
#define CSL_XGE_CPSW_CPSW_ID_VER_REG_MINOR_VER_SHIFT (0x00000000u)
#define CSL_XGE_CPSW_CPSW_ID_VER_REG_MINOR_VER_RESETVAL (0x00000001u)

#define CSL_XGE_CPSW_CPSW_ID_VER_REG_MAJOR_VER_MASK (0x00000700u)
#define CSL_XGE_CPSW_CPSW_ID_VER_REG_MAJOR_VER_SHIFT (0x00000008u)
#define CSL_XGE_CPSW_CPSW_ID_VER_REG_MAJOR_VER_RESETVAL (0x00000001u)

#define CSL_XGE_CPSW_CPSW_ID_VER_REG_RTL_VER_MASK (0x0000F800u)
#define CSL_XGE_CPSW_CPSW_ID_VER_REG_RTL_VER_SHIFT (0x0000000Bu)
#define CSL_XGE_CPSW_CPSW_ID_VER_REG_RTL_VER_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_CPSW_ID_VER_REG_IDENT_MASK (0xFFFF0000u)
#define CSL_XGE_CPSW_CPSW_ID_VER_REG_IDENT_SHIFT (0x00000010u)
#define CSL_XGE_CPSW_CPSW_ID_VER_REG_IDENT_RESETVAL (0x00004EE4u)

#define CSL_XGE_CPSW_CPSW_ID_VER_REG_RESETVAL (0x4EE40101u)

/* cpsw_control_reg */

#define CSL_XGE_CPSW_CPSW_CONTROL_REG_FIFO_LOOPBACK_MASK (0x00000001u)
#define CSL_XGE_CPSW_CPSW_CONTROL_REG_FIFO_LOOPBACK_SHIFT (0x00000000u)
#define CSL_XGE_CPSW_CPSW_CONTROL_REG_FIFO_LOOPBACK_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_CPSW_CONTROL_REG_VLAN_AWARE_MASK (0x00000002u)
#define CSL_XGE_CPSW_CPSW_CONTROL_REG_VLAN_AWARE_SHIFT (0x00000001u)
#define CSL_XGE_CPSW_CPSW_CONTROL_REG_VLAN_AWARE_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_CPSW_CONTROL_REG_P0_ENABLE_MASK (0x00000004u)
#define CSL_XGE_CPSW_CPSW_CONTROL_REG_P0_ENABLE_SHIFT (0x00000002u)
#define CSL_XGE_CPSW_CPSW_CONTROL_REG_P0_ENABLE_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_CPSW_CONTROL_REG_P0_PASS_PRI_TAGGED_MASK (0x00000008u)
#define CSL_XGE_CPSW_CPSW_CONTROL_REG_P0_PASS_PRI_TAGGED_SHIFT (0x00000003u)
#define CSL_XGE_CPSW_CPSW_CONTROL_REG_P0_PASS_PRI_TAGGED_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_CPSW_CONTROL_REG_P1_PASS_PRI_TAGGED_MASK (0x00000010u)
#define CSL_XGE_CPSW_CPSW_CONTROL_REG_P1_PASS_PRI_TAGGED_SHIFT (0x00000004u)
#define CSL_XGE_CPSW_CPSW_CONTROL_REG_P1_PASS_PRI_TAGGED_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_CPSW_CONTROL_REG_P2_PASS_PRI_TAGGED_MASK (0x00000020u)
#define CSL_XGE_CPSW_CPSW_CONTROL_REG_P2_PASS_PRI_TAGGED_SHIFT (0x00000005u)
#define CSL_XGE_CPSW_CPSW_CONTROL_REG_P2_PASS_PRI_TAGGED_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_CPSW_CONTROL_REG_P0_TX_CRC_TYPE_MASK (0x00001000u)
#define CSL_XGE_CPSW_CPSW_CONTROL_REG_P0_TX_CRC_TYPE_SHIFT (0x0000000Cu)
#define CSL_XGE_CPSW_CPSW_CONTROL_REG_P0_TX_CRC_TYPE_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_CPSW_CONTROL_REG_RESETVAL (0x00000000u)

/* em_control_reg */

#define CSL_XGE_CPSW_EM_CONTROL_REG_FREE_MASK (0x00000001u)
#define CSL_XGE_CPSW_EM_CONTROL_REG_FREE_SHIFT (0x00000000u)
#define CSL_XGE_CPSW_EM_CONTROL_REG_FREE_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_EM_CONTROL_REG_SOFT_MASK (0x00000002u)
#define CSL_XGE_CPSW_EM_CONTROL_REG_SOFT_SHIFT (0x00000001u)
#define CSL_XGE_CPSW_EM_CONTROL_REG_SOFT_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_EM_CONTROL_REG_RESETVAL (0x00000000u)

/* stat_port_en_reg */

#define CSL_XGE_CPSW_STAT_PORT_EN_REG_P0_STAT_EN_MASK (0x00000001u)
#define CSL_XGE_CPSW_STAT_PORT_EN_REG_P0_STAT_EN_SHIFT (0x00000000u)
#define CSL_XGE_CPSW_STAT_PORT_EN_REG_P0_STAT_EN_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_STAT_PORT_EN_REG_P1_STAT_EN_MASK (0x00000002u)
#define CSL_XGE_CPSW_STAT_PORT_EN_REG_P1_STAT_EN_SHIFT (0x00000001u)
#define CSL_XGE_CPSW_STAT_PORT_EN_REG_P1_STAT_EN_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_STAT_PORT_EN_REG_P2_STAT_EN_MASK (0x00000004u)
#define CSL_XGE_CPSW_STAT_PORT_EN_REG_P2_STAT_EN_SHIFT (0x00000002u)
#define CSL_XGE_CPSW_STAT_PORT_EN_REG_P2_STAT_EN_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_STAT_PORT_EN_REG_RESETVAL (0x00000000u)

/* ptype_reg */

#define CSL_XGE_CPSW_PTYPE_REG_ESC_PRI_LD_VAL_MASK (0x0000001Fu)
#define CSL_XGE_CPSW_PTYPE_REG_ESC_PRI_LD_VAL_SHIFT (0x00000000u)
#define CSL_XGE_CPSW_PTYPE_REG_ESC_PRI_LD_VAL_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_PTYPE_REG_P0_PTYPE_ESC_MASK (0x00000100u)
#define CSL_XGE_CPSW_PTYPE_REG_P0_PTYPE_ESC_SHIFT (0x00000008u)
#define CSL_XGE_CPSW_PTYPE_REG_P0_PTYPE_ESC_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_PTYPE_REG_P1_PTYPE_ESC_MASK (0x00000200u)
#define CSL_XGE_CPSW_PTYPE_REG_P1_PTYPE_ESC_SHIFT (0x00000009u)
#define CSL_XGE_CPSW_PTYPE_REG_P1_PTYPE_ESC_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_PTYPE_REG_P2_PTYPE_ESC_MASK (0x00000400u)
#define CSL_XGE_CPSW_PTYPE_REG_P2_PTYPE_ESC_SHIFT (0x0000000Au)
#define CSL_XGE_CPSW_PTYPE_REG_P2_PTYPE_ESC_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_PTYPE_REG_RESETVAL  (0x00000000u)

/* soft_idle_reg */

#define CSL_XGE_CPSW_SOFT_IDLE_REG_SOFT_IDLE_MASK (0x00000001u)
#define CSL_XGE_CPSW_SOFT_IDLE_REG_SOFT_IDLE_SHIFT (0x00000000u)
#define CSL_XGE_CPSW_SOFT_IDLE_REG_SOFT_IDLE_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_SOFT_IDLE_REG_RESETVAL (0x00000000u)

/* thru_rate_reg */

#define CSL_XGE_CPSW_THRU_RATE_REG_P0_RX_THRU_RATE_MASK (0x0000000Fu)
#define CSL_XGE_CPSW_THRU_RATE_REG_P0_RX_THRU_RATE_SHIFT (0x00000000u)
#define CSL_XGE_CPSW_THRU_RATE_REG_P0_RX_THRU_RATE_RESETVAL (0x00000003u)

#define CSL_XGE_CPSW_THRU_RATE_REG_SL_RX_THRU_RATE_MASK (0x0000F000u)
#define CSL_XGE_CPSW_THRU_RATE_REG_SL_RX_THRU_RATE_SHIFT (0x0000000Cu)
#define CSL_XGE_CPSW_THRU_RATE_REG_SL_RX_THRU_RATE_RESETVAL (0x00000003u)

#define CSL_XGE_CPSW_THRU_RATE_REG_RESETVAL (0x00003003u)

/* gap_thresh_cpgmac_sl_reg */

#define CSL_XGE_CPSW_GAP_THRESH_CPGMAC_SL_REG_GAP_THRESH_MASK (0x0000001Fu)
#define CSL_XGE_CPSW_GAP_THRESH_CPGMAC_SL_REG_GAP_THRESH_SHIFT (0x00000000u)
#define CSL_XGE_CPSW_GAP_THRESH_CPGMAC_SL_REG_GAP_THRESH_RESETVAL (0x0000000Bu)

#define CSL_XGE_CPSW_GAP_THRESH_CPGMAC_SL_REG_RESETVAL (0x0000000Bu)

/* tx_start_wds_reg */

#define CSL_XGE_CPSW_TX_START_WDS_REG_TX_START_WDS_MASK (0x000007FFu)
#define CSL_XGE_CPSW_TX_START_WDS_REG_TX_START_WDS_SHIFT (0x00000000u)
#define CSL_XGE_CPSW_TX_START_WDS_REG_TX_START_WDS_RESETVAL (0x00000008u)

#define CSL_XGE_CPSW_TX_START_WDS_REG_RESETVAL (0x00000008u)

/* flow_control_reg */

#define CSL_XGE_CPSW_FLOW_CONTROL_REG_P0_FLOW_EN_MASK (0x00000001u)
#define CSL_XGE_CPSW_FLOW_CONTROL_REG_P0_FLOW_EN_SHIFT (0x00000000u)
#define CSL_XGE_CPSW_FLOW_CONTROL_REG_P0_FLOW_EN_RESETVAL (0x00000001u)

#define CSL_XGE_CPSW_FLOW_CONTROL_REG_P1_FLOW_EN_MASK (0x00000002u)
#define CSL_XGE_CPSW_FLOW_CONTROL_REG_P1_FLOW_EN_SHIFT (0x00000001u)
#define CSL_XGE_CPSW_FLOW_CONTROL_REG_P1_FLOW_EN_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_FLOW_CONTROL_REG_P2_FLOW_EN_MASK (0x00000004u)
#define CSL_XGE_CPSW_FLOW_CONTROL_REG_P2_FLOW_EN_SHIFT (0x00000002u)
#define CSL_XGE_CPSW_FLOW_CONTROL_REG_P2_FLOW_EN_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_FLOW_CONTROL_REG_RESETVAL (0x00000001u)

/* cppi_thresh_reg */

#define CSL_XGE_CPSW_CPPI_THRESH_REG_CPPI_THRESH_MASK (0x000003FFu)
#define CSL_XGE_CPSW_CPPI_THRESH_REG_CPPI_THRESH_SHIFT (0x00000000u)
#define CSL_XGE_CPSW_CPPI_THRESH_REG_CPPI_THRESH_RESETVAL (0x00000113u)

#define CSL_XGE_CPSW_CPPI_THRESH_REG_RESETVAL (0x00000113u)

/* p0_blk_cnt_reg */

#define CSL_XGE_CPSW_P0_BLK_CNT_REG_RX_BLK_CNT_MASK (0x0000003Fu)
#define CSL_XGE_CPSW_P0_BLK_CNT_REG_RX_BLK_CNT_SHIFT (0x00000000u)
#define CSL_XGE_CPSW_P0_BLK_CNT_REG_RX_BLK_CNT_RESETVAL (0x00000001u)

#define CSL_XGE_CPSW_P0_BLK_CNT_REG_TX_BLK_CNT_MASK (0x00003E00u)
#define CSL_XGE_CPSW_P0_BLK_CNT_REG_TX_BLK_CNT_SHIFT (0x00000009u)
#define CSL_XGE_CPSW_P0_BLK_CNT_REG_TX_BLK_CNT_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_P0_BLK_CNT_REG_RESETVAL (0x00000001u)

/* p0_port_vlan_reg */

#define CSL_XGE_CPSW_P0_PORT_VLAN_REG_PORT_VID_MASK (0x00000FFFu)
#define CSL_XGE_CPSW_P0_PORT_VLAN_REG_PORT_VID_SHIFT (0x00000000u)
#define CSL_XGE_CPSW_P0_PORT_VLAN_REG_PORT_VID_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_P0_PORT_VLAN_REG_PORT_CFI_MASK (0x00001000u)
#define CSL_XGE_CPSW_P0_PORT_VLAN_REG_PORT_CFI_SHIFT (0x0000000Cu)
#define CSL_XGE_CPSW_P0_PORT_VLAN_REG_PORT_CFI_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_P0_PORT_VLAN_REG_PORT_PRI_MASK (0x0000E000u)
#define CSL_XGE_CPSW_P0_PORT_VLAN_REG_PORT_PRI_SHIFT (0x0000000Du)
#define CSL_XGE_CPSW_P0_PORT_VLAN_REG_PORT_PRI_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_P0_PORT_VLAN_REG_RESETVAL (0x00000000u)

/* p0_tx_pri_map_reg */

#define CSL_XGE_CPSW_P0_TX_PRI_MAP_REG_PRI0_MASK (0x00000007u)
#define CSL_XGE_CPSW_P0_TX_PRI_MAP_REG_PRI0_SHIFT (0x00000000u)
#define CSL_XGE_CPSW_P0_TX_PRI_MAP_REG_PRI0_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_P0_TX_PRI_MAP_REG_PRI1_MASK (0x00000070u)
#define CSL_XGE_CPSW_P0_TX_PRI_MAP_REG_PRI1_SHIFT (0x00000004u)

#define CSL_XGE_CPSW_P0_TX_PRI_MAP_REG_PRI2_MASK (0x00000700u)
#define CSL_XGE_CPSW_P0_TX_PRI_MAP_REG_PRI2_SHIFT (0x00000008u)

#define CSL_XGE_CPSW_P0_TX_PRI_MAP_REG_PRI3_MASK (0x00007000u)
#define CSL_XGE_CPSW_P0_TX_PRI_MAP_REG_PRI3_SHIFT (0x0000000Cu)

#define CSL_XGE_CPSW_P0_TX_PRI_MAP_REG_PRI4_MASK (0x00070000u)
#define CSL_XGE_CPSW_P0_TX_PRI_MAP_REG_PRI4_SHIFT (0x00000010u)

#define CSL_XGE_CPSW_P0_TX_PRI_MAP_REG_PRI5_MASK (0x00700000u)
#define CSL_XGE_CPSW_P0_TX_PRI_MAP_REG_PRI5_SHIFT (0x00000014u)

#define CSL_XGE_CPSW_P0_TX_PRI_MAP_REG_PRI6_MASK (0x07000000u)
#define CSL_XGE_CPSW_P0_TX_PRI_MAP_REG_PRI6_SHIFT (0x00000018u)

#define CSL_XGE_CPSW_P0_TX_PRI_MAP_REG_PRI7_MASK (0x70000000u)
#define CSL_XGE_CPSW_P0_TX_PRI_MAP_REG_PRI7_SHIFT (0x0000001Cu)

#define CSL_XGE_CPSW_P0_TX_PRI_MAP_REG_RESETVAL (0x00000000u)

/* p0_src_id_reg */

#define CSL_XGE_CPSW_P0_SRC_ID_REG_P1_SRC_ID_MASK (0x000000FFu)
#define CSL_XGE_CPSW_P0_SRC_ID_REG_P1_SRC_ID_SHIFT (0x00000000u)
#define CSL_XGE_CPSW_P0_SRC_ID_REG_P1_SRC_ID_RESETVAL (0x00000001u)

#define CSL_XGE_CPSW_P0_SRC_ID_REG_P2_SRC_ID_MASK (0x0000FF00u)
#define CSL_XGE_CPSW_P0_SRC_ID_REG_P2_SRC_ID_SHIFT (0x00000008u)
#define CSL_XGE_CPSW_P0_SRC_ID_REG_P2_SRC_ID_RESETVAL (0x00000002u)

#define CSL_XGE_CPSW_P0_SRC_ID_REG_RESETVAL (0x00000201u)

/* p0_rx_pri_map_reg */

#define CSL_XGE_CPSW_P0_RX_PRI_MAP_REG_PRI0_MASK (0x00000007u)
#define CSL_XGE_CPSW_P0_RX_PRI_MAP_REG_PRI0_SHIFT (0x00000000u)
#define CSL_XGE_CPSW_P0_RX_PRI_MAP_REG_PRI0_RESETVAL (0x00000000u)

#define CSL_XGE_CPSW_P0_RX_PRI_MAP_REG_PRI1_MASK (0x00000070u)
#define CSL_XGE_CPSW_P0_RX_PRI_MAP_REG_PRI1_SHIFT (0x00000004u)

#define CSL_XGE_CPSW_P0_RX_PRI_MAP_REG_PRI2_MASK (0x00000700u)
#define CSL_XGE_CPSW_P0_RX_PRI_MAP_REG_PRI2_SHIFT (0x00000008u)

#define CSL_XGE_CPSW_P0_RX_PRI_MAP_REG_PRI3_MASK (0x00007000u)
#define CSL_XGE_CPSW_P0_RX_PRI_MAP_REG_PRI3_SHIFT (0x0000000Cu)

#define CSL_XGE_CPSW_P0_RX_PRI_MAP_REG_PRI4_MASK (0x00070000u)
#define CSL_XGE_CPSW_P0_RX_PRI_MAP_REG_PRI4_SHIFT (0x00000010u)

#define CSL_XGE_CPSW_P0_RX_PRI_MAP_REG_PRI5_MASK (0x00700000u)
#define CSL_XGE_CPSW_P0_RX_PRI_MAP_REG_PRI5_SHIFT (0x00000014u)

#define CSL_XGE_CPSW_P0_RX_PRI_MAP_REG_PRI6_MASK (0x07000000u)
#define CSL_XGE_CPSW_P0_RX_PRI_MAP_REG_PRI6_SHIFT (0x00000018u)

#define CSL_XGE_CPSW_P0_RX_PRI_MAP_REG_PRI7_MASK (0x70000000u)
#define CSL_XGE_CPSW_P0_RX_PRI_MAP_REG_PRI7_SHIFT (0x0000001Cu)

#define CSL_XGE_CPSW_P0_RX_PRI_MAP_REG_RESETVAL (0x00000000u)

/* rx_maxlen_reg */

#define CSL_XGE_CPSW_RX_MAXLEN_REG_RX_MAXLEN_MASK (0x00003FFFu)
#define CSL_XGE_CPSW_RX_MAXLEN_REG_RX_MAXLEN_SHIFT (0x00000000u)
#define CSL_XGE_CPSW_RX_MAXLEN_REG_RX_MAXLEN_RESETVAL (0x000005EEu)

#define CSL_XGE_CPSW_RX_MAXLEN_REG_RESETVAL (0x000005EEu)


#ifdef __cplusplus
}
#endif

#endif
