Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Fri Apr 12 18:21:36 2019
| Host         : sabarmati running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file main_timing_summary_routed.rpt -rpx main_timing_summary_routed.rpx
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: slide_switches[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/p_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce1/clock_div/temp_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/p_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce2/clock_div/temp_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/p_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/clock_div/temp_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce3/debounce_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce4/clock_div/p_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce4/clock_div/p_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce4/clock_div/p_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce4/clock_div/p_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce4/clock_div/p_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce4/clock_div/p_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce4/clock_div/p_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce4/clock_div/p_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce4/clock_div/p_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce4/clock_div/p_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce4/clock_div/p_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce4/clock_div/p_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce4/clock_div/p_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce4/clock_div/p_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce4/clock_div/p_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce4/clock_div/p_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce4/clock_div/p_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce4/clock_div/p_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce4/clock_div/p_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce4/clock_div/p_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce4/clock_div/p_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce4/clock_div/p_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce4/clock_div/p_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce4/clock_div/p_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce4/clock_div/p_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce4/clock_div/p_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce4/clock_div/p_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce4/clock_div/p_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce4/clock_div/p_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce4/clock_div/p_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce4/clock_div/p_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce4/clock_div/p_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce4/clock_div/temp_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 9 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 4 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.823       -3.662                     17                 2839        0.063        0.000                      0                 2839        3.750        0.000                       0                   648  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.823       -3.662                     17                 2839        0.063        0.000                      0                 2839        3.750        0.000                       0                   648  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           17  Failing Endpoints,  Worst Slack       -0.823ns,  Total Violation       -3.662ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.823ns  (required time - arrival time)
  Source:                 control_state_fsm/FSM_onehot_control_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            z_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.687ns  (logic 4.357ns (40.769%)  route 6.330ns (59.231%))
  Logic Levels:           15  (CARRY4=5 LUT2=1 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.570     5.091    control_state_fsm/clock_IBUF_BUFG
    SLICE_X48Y45         FDCE                                         r  control_state_fsm/FSM_onehot_control_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDCE (Prop_fdce_C_Q)         0.419     5.510 r  control_state_fsm/FSM_onehot_control_state_reg[1]/Q
                         net (fo=9, routed)           0.718     6.228    control_state_fsm/FSM_onehot_control_state_reg_n_0_[1]
    SLICE_X48Y45         LUT6 (Prop_lut6_I0_O)        0.297     6.525 r  control_state_fsm/B[31]_i_2/O
                         net (fo=51, routed)          1.111     7.637    control_state_fsm/Creg_reg[0][0]
    SLICE_X47Y45         LUT5 (Prop_lut5_I2_O)        0.124     7.761 r  control_state_fsm/RES[31]_i_3/O
                         net (fo=32, routed)          0.960     8.721    control_state_fsm/RES[31]_i_3_n_0
    SLICE_X45Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.845 r  control_state_fsm/RES[0]_i_9/O
                         net (fo=9, routed)           0.346     9.191    control_state_fsm/alu_op2[0]
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124     9.315 r  control_state_fsm/RES[3]_i_23/O
                         net (fo=1, routed)           0.000     9.315    control_state_fsm/RES[3]_i_23_n_0
    SLICE_X47Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.847 r  control_state_fsm/RES_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.847    control_state_fsm/RES_reg[3]_i_9_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.961 r  control_state_fsm/RES_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.961    control_state_fsm/RES_reg[7]_i_7_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.295 r  control_state_fsm/RES_reg[11]_i_9/O[1]
                         net (fo=4, routed)           0.512    10.807    control_state_fsm/A_reg[11][1]
    SLICE_X46Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836    11.643 r  control_state_fsm/RES_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.001    11.643    control_state_fsm/RES_reg[11]_i_11_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.882 f  control_state_fsm/RES_reg[15]_i_13/O[2]
                         net (fo=2, routed)           0.686    12.568    control_state_fsm/alu_inst/data5[14]
    SLICE_X51Y51         LUT6 (Prop_lut6_I1_O)        0.301    12.869 r  control_state_fsm/RES[14]_i_8/O
                         net (fo=1, routed)           0.000    12.869    control_state_fsm/RES[14]_i_8_n_0
    SLICE_X51Y51         MUXF7 (Prop_muxf7_I1_O)      0.245    13.114 r  control_state_fsm/RES_reg[14]_i_3/O
                         net (fo=2, routed)           0.000    13.114    control_state_fsm/RES_reg[14]_i_3_n_0
    SLICE_X51Y51         MUXF8 (Prop_muxf8_I0_O)      0.104    13.218 r  control_state_fsm/z_reg_i_17/O
                         net (fo=1, routed)           0.677    13.896    control_state_fsm/z_reg_i_17_n_0
    SLICE_X41Y51         LUT5 (Prop_lut5_I4_O)        0.316    14.212 f  control_state_fsm/z_i_7/O
                         net (fo=1, routed)           0.682    14.894    control_state_fsm/z_i_7_n_0
    SLICE_X47Y54         LUT6 (Prop_lut6_I0_O)        0.124    15.018 f  control_state_fsm/z_i_2/O
                         net (fo=1, routed)           0.637    15.654    control_state_fsm/z_i_2_n_0
    SLICE_X47Y55         LUT6 (Prop_lut6_I0_O)        0.124    15.778 r  control_state_fsm/z_i_1/O
                         net (fo=1, routed)           0.000    15.778    control_state_fsm_n_149
    SLICE_X47Y55         FDRE                                         r  z_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.438    14.779    clock_IBUF_BUFG
    SLICE_X47Y55         FDRE                                         r  z_reg/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X47Y55         FDRE (Setup_fdre_C_D)        0.032    14.955    z_reg
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                         -15.778    
  -------------------------------------------------------------------
                         slack                                 -0.823    

Slack (VIOLATED) :        -0.582ns  (required time - arrival time)
  Source:                 control_state_fsm/FSM_onehot_control_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.442ns  (logic 4.571ns (43.777%)  route 5.871ns (56.223%))
  Logic Levels:           16  (CARRY4=6 LUT2=1 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.570     5.091    control_state_fsm/clock_IBUF_BUFG
    SLICE_X48Y45         FDCE                                         r  control_state_fsm/FSM_onehot_control_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDCE (Prop_fdce_C_Q)         0.419     5.510 r  control_state_fsm/FSM_onehot_control_state_reg[1]/Q
                         net (fo=9, routed)           0.718     6.228    control_state_fsm/FSM_onehot_control_state_reg_n_0_[1]
    SLICE_X48Y45         LUT6 (Prop_lut6_I0_O)        0.297     6.525 r  control_state_fsm/B[31]_i_2/O
                         net (fo=51, routed)          1.111     7.637    control_state_fsm/Creg_reg[0][0]
    SLICE_X47Y45         LUT5 (Prop_lut5_I2_O)        0.124     7.761 r  control_state_fsm/RES[31]_i_3/O
                         net (fo=32, routed)          1.178     8.939    control_state_fsm/RES[31]_i_3_n_0
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.063 r  control_state_fsm/RES[13]_i_8/O
                         net (fo=9, routed)           0.567     9.630    control_state_fsm/alu_op2[13]
    SLICE_X47Y49         LUT2 (Prop_lut2_I1_O)        0.124     9.754 r  control_state_fsm/RES[15]_i_21/O
                         net (fo=1, routed)           0.000     9.754    control_state_fsm/RES[15]_i_21_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.304 r  control_state_fsm/RES_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.001    10.305    control_state_fsm/RES_reg[15]_i_7_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.419 r  control_state_fsm/RES_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.419    control_state_fsm/RES_reg[19]_i_9_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.533 r  control_state_fsm/RES_reg[23]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.533    control_state_fsm/RES_reg[23]_i_7_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.867 r  control_state_fsm/RES_reg[27]_i_9/O[1]
                         net (fo=4, routed)           0.515    11.382    control_state_fsm/A_reg[27][1]
    SLICE_X46Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836    12.218 r  control_state_fsm/RES_reg[27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.218    control_state_fsm/RES_reg[27]_i_11_n_0
    SLICE_X46Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.533 f  control_state_fsm/RES_reg[31]_i_12/O[3]
                         net (fo=2, routed)           0.595    13.128    control_state_fsm/alu_inst/data5[31]
    SLICE_X44Y57         LUT6 (Prop_lut6_I1_O)        0.307    13.435 f  control_state_fsm/RES[31]_i_18/O
                         net (fo=1, routed)           0.000    13.435    control_state_fsm/RES[31]_i_18_n_0
    SLICE_X44Y57         MUXF7 (Prop_muxf7_I1_O)      0.245    13.680 f  control_state_fsm/RES_reg[31]_i_7/O
                         net (fo=2, routed)           0.000    13.680    control_state_fsm/RES_reg[31]_i_7_n_0
    SLICE_X44Y57         MUXF8 (Prop_muxf8_I0_O)      0.104    13.784 f  control_state_fsm/c_reg_i_19/O
                         net (fo=1, routed)           0.433    14.217    control_state_fsm/c_reg_i_19_n_0
    SLICE_X47Y58         LUT5 (Prop_lut5_I1_O)        0.316    14.533 r  control_state_fsm/c_i_9/O
                         net (fo=3, routed)           0.177    14.710    control_state_fsm/alu_flags_out[3]
    SLICE_X47Y58         LUT6 (Prop_lut6_I4_O)        0.124    14.834 r  control_state_fsm/c_i_3/O
                         net (fo=1, routed)           0.575    15.409    control_state_fsm/c_i_3_n_0
    SLICE_X47Y58         LUT6 (Prop_lut6_I1_O)        0.124    15.533 r  control_state_fsm/c_i_1/O
                         net (fo=1, routed)           0.000    15.533    control_state_fsm_n_150
    SLICE_X47Y58         FDRE                                         r  c_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.437    14.778    clock_IBUF_BUFG
    SLICE_X47Y58         FDRE                                         r  c_reg/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X47Y58         FDRE (Setup_fdre_C_D)        0.029    14.951    c_reg
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                         -15.533    
  -------------------------------------------------------------------
                         slack                                 -0.582    

Slack (VIOLATED) :        -0.342ns  (required time - arrival time)
  Source:                 control_state_fsm/FSM_onehot_control_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_file/pc_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.206ns  (logic 3.926ns (38.468%)  route 6.280ns (61.532%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.570     5.091    control_state_fsm/clock_IBUF_BUFG
    SLICE_X48Y45         FDCE                                         r  control_state_fsm/FSM_onehot_control_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDCE (Prop_fdce_C_Q)         0.419     5.510 r  control_state_fsm/FSM_onehot_control_state_reg[1]/Q
                         net (fo=9, routed)           0.718     6.228    control_state_fsm/FSM_onehot_control_state_reg_n_0_[1]
    SLICE_X48Y45         LUT6 (Prop_lut6_I0_O)        0.297     6.525 r  control_state_fsm/B[31]_i_2/O
                         net (fo=51, routed)          1.111     7.637    control_state_fsm/Creg_reg[0][0]
    SLICE_X47Y45         LUT5 (Prop_lut5_I2_O)        0.124     7.761 r  control_state_fsm/RES[31]_i_3/O
                         net (fo=32, routed)          1.178     8.939    control_state_fsm/RES[31]_i_3_n_0
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.063 r  control_state_fsm/RES[13]_i_8/O
                         net (fo=9, routed)           0.567     9.630    control_state_fsm/alu_op2[13]
    SLICE_X47Y49         LUT2 (Prop_lut2_I1_O)        0.124     9.754 r  control_state_fsm/RES[15]_i_21/O
                         net (fo=1, routed)           0.000     9.754    control_state_fsm/RES[15]_i_21_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.304 r  control_state_fsm/RES_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.001    10.305    control_state_fsm/RES_reg[15]_i_7_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.639 r  control_state_fsm/RES_reg[19]_i_9/O[1]
                         net (fo=4, routed)           0.495    11.133    control_state_fsm/A_reg[19][1]
    SLICE_X46Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836    11.969 r  control_state_fsm/RES_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.969    control_state_fsm/RES_reg[19]_i_11_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.086 r  control_state_fsm/RES_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    12.086    control_state_fsm/RES_reg[23]_i_13_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.409 r  control_state_fsm/RES_reg[27]_i_11/O[1]
                         net (fo=2, routed)           0.600    13.010    control_state_fsm/alu_inst/data5[25]
    SLICE_X46Y57         LUT6 (Prop_lut6_I1_O)        0.306    13.316 r  control_state_fsm/RES[25]_i_12/O
                         net (fo=1, routed)           0.161    13.477    control_state_fsm/RES[25]_i_12_n_0
    SLICE_X46Y57         LUT4 (Prop_lut4_I2_O)        0.124    13.601 r  control_state_fsm/RES[25]_i_4/O
                         net (fo=1, routed)           0.466    14.066    control_state_fsm/RES[25]_i_4_n_0
    SLICE_X46Y57         LUT5 (Prop_lut5_I2_O)        0.124    14.190 r  control_state_fsm/RES[25]_i_1/O
                         net (fo=5, routed)           0.983    15.173    control_state_fsm/alu_result[25]
    SLICE_X48Y56         LUT4 (Prop_lut4_I0_O)        0.124    15.297 r  control_state_fsm/pc[27]_i_1/O
                         net (fo=1, routed)           0.000    15.297    register_file/r_pc_in[27]
    SLICE_X48Y56         FDCE                                         r  register_file/pc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.441    14.782    register_file/clock_IBUF_BUFG
    SLICE_X48Y56         FDCE                                         r  register_file/pc_reg[27]/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X48Y56         FDCE (Setup_fdce_C_D)        0.029    14.955    register_file/pc_reg[27]
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                         -15.297    
  -------------------------------------------------------------------
                         slack                                 -0.342    

Slack (VIOLATED) :        -0.292ns  (required time - arrival time)
  Source:                 control_state_fsm/FSM_onehot_control_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_file/pc_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.156ns  (logic 4.015ns (39.534%)  route 6.141ns (60.466%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.570     5.091    control_state_fsm/clock_IBUF_BUFG
    SLICE_X48Y45         FDCE                                         r  control_state_fsm/FSM_onehot_control_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDCE (Prop_fdce_C_Q)         0.419     5.510 r  control_state_fsm/FSM_onehot_control_state_reg[1]/Q
                         net (fo=9, routed)           0.718     6.228    control_state_fsm/FSM_onehot_control_state_reg_n_0_[1]
    SLICE_X48Y45         LUT6 (Prop_lut6_I0_O)        0.297     6.525 r  control_state_fsm/B[31]_i_2/O
                         net (fo=51, routed)          1.111     7.637    control_state_fsm/Creg_reg[0][0]
    SLICE_X47Y45         LUT5 (Prop_lut5_I2_O)        0.124     7.761 r  control_state_fsm/RES[31]_i_3/O
                         net (fo=32, routed)          1.178     8.939    control_state_fsm/RES[31]_i_3_n_0
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.063 r  control_state_fsm/RES[13]_i_8/O
                         net (fo=9, routed)           0.567     9.630    control_state_fsm/alu_op2[13]
    SLICE_X47Y49         LUT2 (Prop_lut2_I1_O)        0.124     9.754 r  control_state_fsm/RES[15]_i_21/O
                         net (fo=1, routed)           0.000     9.754    control_state_fsm/RES[15]_i_21_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.304 r  control_state_fsm/RES_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.001    10.305    control_state_fsm/RES_reg[15]_i_7_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.639 r  control_state_fsm/RES_reg[19]_i_9/O[1]
                         net (fo=4, routed)           0.495    11.133    control_state_fsm/A_reg[19][1]
    SLICE_X46Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836    11.969 r  control_state_fsm/RES_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.969    control_state_fsm/RES_reg[19]_i_11_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.208 r  control_state_fsm/RES_reg[23]_i_13/O[2]
                         net (fo=2, routed)           0.623    12.831    control_state_fsm/alu_inst/data5[22]
    SLICE_X39Y53         LUT6 (Prop_lut6_I1_O)        0.301    13.132 f  control_state_fsm/RES[22]_i_8/O
                         net (fo=1, routed)           0.000    13.132    control_state_fsm/RES[22]_i_8_n_0
    SLICE_X39Y53         MUXF7 (Prop_muxf7_I1_O)      0.245    13.377 f  control_state_fsm/RES_reg[22]_i_3/O
                         net (fo=2, routed)           0.445    13.823    control_state_fsm/RES_reg[22]_i_3_n_0
    SLICE_X41Y54         LUT5 (Prop_lut5_I2_O)        0.298    14.121 r  control_state_fsm/RES[22]_i_1/O
                         net (fo=4, routed)           1.003    15.123    control_state_fsm/alu_result[22]
    SLICE_X48Y53         LUT4 (Prop_lut4_I0_O)        0.124    15.247 r  control_state_fsm/pc[24]_i_1/O
                         net (fo=1, routed)           0.000    15.247    register_file/r_pc_in[24]
    SLICE_X48Y53         FDCE                                         r  register_file/pc_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.441    14.782    register_file/clock_IBUF_BUFG
    SLICE_X48Y53         FDCE                                         r  register_file/pc_reg[24]/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X48Y53         FDCE (Setup_fdce_C_D)        0.029    14.955    register_file/pc_reg[24]
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                         -15.247    
  -------------------------------------------------------------------
                         slack                                 -0.292    

Slack (VIOLATED) :        -0.236ns  (required time - arrival time)
  Source:                 control_state_fsm/FSM_onehot_control_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RES_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.036ns  (logic 3.802ns (37.883%)  route 6.234ns (62.117%))
  Logic Levels:           12  (CARRY4=5 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.570     5.091    control_state_fsm/clock_IBUF_BUFG
    SLICE_X48Y45         FDCE                                         r  control_state_fsm/FSM_onehot_control_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDCE (Prop_fdce_C_Q)         0.419     5.510 r  control_state_fsm/FSM_onehot_control_state_reg[1]/Q
                         net (fo=9, routed)           0.718     6.228    control_state_fsm/FSM_onehot_control_state_reg_n_0_[1]
    SLICE_X48Y45         LUT6 (Prop_lut6_I0_O)        0.297     6.525 r  control_state_fsm/B[31]_i_2/O
                         net (fo=51, routed)          1.111     7.637    control_state_fsm/Creg_reg[0][0]
    SLICE_X47Y45         LUT5 (Prop_lut5_I2_O)        0.124     7.761 r  control_state_fsm/RES[31]_i_3/O
                         net (fo=32, routed)          1.178     8.939    control_state_fsm/RES[31]_i_3_n_0
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.063 r  control_state_fsm/RES[13]_i_8/O
                         net (fo=9, routed)           0.567     9.630    control_state_fsm/alu_op2[13]
    SLICE_X47Y49         LUT2 (Prop_lut2_I1_O)        0.124     9.754 r  control_state_fsm/RES[15]_i_21/O
                         net (fo=1, routed)           0.000     9.754    control_state_fsm/RES[15]_i_21_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.304 r  control_state_fsm/RES_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.001    10.305    control_state_fsm/RES_reg[15]_i_7_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.639 r  control_state_fsm/RES_reg[19]_i_9/O[1]
                         net (fo=4, routed)           0.495    11.133    control_state_fsm/A_reg[19][1]
    SLICE_X46Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836    11.969 r  control_state_fsm/RES_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.969    control_state_fsm/RES_reg[19]_i_11_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.086 r  control_state_fsm/RES_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    12.086    control_state_fsm/RES_reg[23]_i_13_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.409 r  control_state_fsm/RES_reg[27]_i_11/O[1]
                         net (fo=2, routed)           0.600    13.010    control_state_fsm/alu_inst/data5[25]
    SLICE_X46Y57         LUT6 (Prop_lut6_I1_O)        0.306    13.316 r  control_state_fsm/RES[25]_i_12/O
                         net (fo=1, routed)           0.161    13.477    control_state_fsm/RES[25]_i_12_n_0
    SLICE_X46Y57         LUT4 (Prop_lut4_I2_O)        0.124    13.601 r  control_state_fsm/RES[25]_i_4/O
                         net (fo=1, routed)           0.466    14.066    control_state_fsm/RES[25]_i_4_n_0
    SLICE_X46Y57         LUT5 (Prop_lut5_I2_O)        0.124    14.190 r  control_state_fsm/RES[25]_i_1/O
                         net (fo=5, routed)           0.937    15.128    alu_result[25]
    SLICE_X46Y57         FDRE                                         r  RES_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.437    14.778    clock_IBUF_BUFG
    SLICE_X46Y57         FDRE                                         r  RES_reg[25]/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X46Y57         FDRE (Setup_fdre_C_D)       -0.031    14.891    RES_reg[25]
  -------------------------------------------------------------------
                         required time                         14.891    
                         arrival time                         -15.128    
  -------------------------------------------------------------------
                         slack                                 -0.236    

Slack (VIOLATED) :        -0.221ns  (required time - arrival time)
  Source:                 control_state_fsm/FSM_onehot_control_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_file/pc_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.088ns  (logic 4.325ns (42.872%)  route 5.763ns (57.128%))
  Logic Levels:           14  (CARRY4=6 LUT2=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.570     5.091    control_state_fsm/clock_IBUF_BUFG
    SLICE_X48Y45         FDCE                                         r  control_state_fsm/FSM_onehot_control_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDCE (Prop_fdce_C_Q)         0.419     5.510 r  control_state_fsm/FSM_onehot_control_state_reg[1]/Q
                         net (fo=9, routed)           0.718     6.228    control_state_fsm/FSM_onehot_control_state_reg_n_0_[1]
    SLICE_X48Y45         LUT6 (Prop_lut6_I0_O)        0.297     6.525 r  control_state_fsm/B[31]_i_2/O
                         net (fo=51, routed)          1.111     7.637    control_state_fsm/Creg_reg[0][0]
    SLICE_X47Y45         LUT5 (Prop_lut5_I2_O)        0.124     7.761 r  control_state_fsm/RES[31]_i_3/O
                         net (fo=32, routed)          1.178     8.939    control_state_fsm/RES[31]_i_3_n_0
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.063 r  control_state_fsm/RES[13]_i_8/O
                         net (fo=9, routed)           0.567     9.630    control_state_fsm/alu_op2[13]
    SLICE_X47Y49         LUT2 (Prop_lut2_I1_O)        0.124     9.754 r  control_state_fsm/RES[15]_i_21/O
                         net (fo=1, routed)           0.000     9.754    control_state_fsm/RES[15]_i_21_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.304 r  control_state_fsm/RES_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.001    10.305    control_state_fsm/RES_reg[15]_i_7_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.419 r  control_state_fsm/RES_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.419    control_state_fsm/RES_reg[19]_i_9_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.533 r  control_state_fsm/RES_reg[23]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.533    control_state_fsm/RES_reg[23]_i_7_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.867 r  control_state_fsm/RES_reg[27]_i_9/O[1]
                         net (fo=4, routed)           0.515    11.382    control_state_fsm/A_reg[27][1]
    SLICE_X46Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836    12.218 r  control_state_fsm/RES_reg[27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.218    control_state_fsm/RES_reg[27]_i_11_n_0
    SLICE_X46Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.533 r  control_state_fsm/RES_reg[31]_i_12/O[3]
                         net (fo=2, routed)           0.595    13.128    control_state_fsm/alu_inst/data5[31]
    SLICE_X44Y57         LUT6 (Prop_lut6_I1_O)        0.307    13.435 r  control_state_fsm/RES[31]_i_18/O
                         net (fo=1, routed)           0.000    13.435    control_state_fsm/RES[31]_i_18_n_0
    SLICE_X44Y57         MUXF7 (Prop_muxf7_I1_O)      0.245    13.680 r  control_state_fsm/RES_reg[31]_i_7/O
                         net (fo=2, routed)           0.428    14.108    control_state_fsm/RES_reg[31]_i_7_n_0
    SLICE_X47Y56         LUT5 (Prop_lut5_I3_O)        0.298    14.406 r  control_state_fsm/RES[31]_i_2/O
                         net (fo=4, routed)           0.649    15.055    control_state_fsm/alu_result[31]
    SLICE_X49Y56         LUT4 (Prop_lut4_I3_O)        0.124    15.179 r  control_state_fsm/pc[31]_i_2/O
                         net (fo=1, routed)           0.000    15.179    register_file/r_pc_in[31]
    SLICE_X49Y56         FDCE                                         r  register_file/pc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.441    14.782    register_file/clock_IBUF_BUFG
    SLICE_X49Y56         FDCE                                         r  register_file/pc_reg[31]/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X49Y56         FDCE (Setup_fdce_C_D)        0.032    14.958    register_file/pc_reg[31]
  -------------------------------------------------------------------
                         required time                         14.958    
                         arrival time                         -15.179    
  -------------------------------------------------------------------
                         slack                                 -0.221    

Slack (VIOLATED) :        -0.199ns  (required time - arrival time)
  Source:                 control_state_fsm/FSM_onehot_control_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_file/pc_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.106ns  (logic 3.926ns (38.848%)  route 6.180ns (61.152%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.570     5.091    control_state_fsm/clock_IBUF_BUFG
    SLICE_X48Y45         FDCE                                         r  control_state_fsm/FSM_onehot_control_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDCE (Prop_fdce_C_Q)         0.419     5.510 r  control_state_fsm/FSM_onehot_control_state_reg[1]/Q
                         net (fo=9, routed)           0.718     6.228    control_state_fsm/FSM_onehot_control_state_reg_n_0_[1]
    SLICE_X48Y45         LUT6 (Prop_lut6_I0_O)        0.297     6.525 r  control_state_fsm/B[31]_i_2/O
                         net (fo=51, routed)          1.111     7.637    control_state_fsm/Creg_reg[0][0]
    SLICE_X47Y45         LUT5 (Prop_lut5_I2_O)        0.124     7.761 r  control_state_fsm/RES[31]_i_3/O
                         net (fo=32, routed)          0.960     8.721    control_state_fsm/RES[31]_i_3_n_0
    SLICE_X45Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.845 r  control_state_fsm/RES[0]_i_9/O
                         net (fo=9, routed)           0.346     9.191    control_state_fsm/alu_op2[0]
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.124     9.315 r  control_state_fsm/RES[3]_i_23/O
                         net (fo=1, routed)           0.000     9.315    control_state_fsm/RES[3]_i_23_n_0
    SLICE_X47Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.847 r  control_state_fsm/RES_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.847    control_state_fsm/RES_reg[3]_i_9_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.961 r  control_state_fsm/RES_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.961    control_state_fsm/RES_reg[7]_i_7_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.295 r  control_state_fsm/RES_reg[11]_i_9/O[1]
                         net (fo=4, routed)           0.512    10.807    control_state_fsm/A_reg[11][1]
    SLICE_X46Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836    11.643 r  control_state_fsm/RES_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.001    11.643    control_state_fsm/RES_reg[11]_i_11_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.958 r  control_state_fsm/RES_reg[15]_i_13/O[3]
                         net (fo=2, routed)           0.827    12.786    control_state_fsm/alu_inst/data5[15]
    SLICE_X44Y55         LUT6 (Prop_lut6_I1_O)        0.307    13.093 r  control_state_fsm/RES[15]_i_12/O
                         net (fo=1, routed)           0.279    13.372    control_state_fsm/RES[15]_i_12_n_0
    SLICE_X44Y55         LUT4 (Prop_lut4_I2_O)        0.124    13.496 r  control_state_fsm/RES[15]_i_4/O
                         net (fo=1, routed)           0.158    13.654    control_state_fsm/RES[15]_i_4_n_0
    SLICE_X44Y55         LUT5 (Prop_lut5_I2_O)        0.124    13.778 r  control_state_fsm/RES[15]_i_1/O
                         net (fo=5, routed)           1.268    15.045    control_state_fsm/alu_result[15]
    SLICE_X41Y50         LUT4 (Prop_lut4_I3_O)        0.152    15.197 r  control_state_fsm/pc[15]_i_1/O
                         net (fo=1, routed)           0.000    15.197    register_file/r_pc_in[15]
    SLICE_X41Y50         FDCE                                         r  register_file/pc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.438    14.779    register_file/clock_IBUF_BUFG
    SLICE_X41Y50         FDCE                                         r  register_file/pc_reg[15]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X41Y50         FDCE (Setup_fdce_C_D)        0.075    14.998    register_file/pc_reg[15]
  -------------------------------------------------------------------
                         required time                         14.998    
                         arrival time                         -15.197    
  -------------------------------------------------------------------
                         slack                                 -0.199    

Slack (VIOLATED) :        -0.183ns  (required time - arrival time)
  Source:                 control_state_fsm/FSM_onehot_control_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_file/pc_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.093ns  (logic 4.099ns (40.614%)  route 5.994ns (59.386%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.570     5.091    control_state_fsm/clock_IBUF_BUFG
    SLICE_X48Y45         FDCE                                         r  control_state_fsm/FSM_onehot_control_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDCE (Prop_fdce_C_Q)         0.419     5.510 r  control_state_fsm/FSM_onehot_control_state_reg[1]/Q
                         net (fo=9, routed)           0.718     6.228    control_state_fsm/FSM_onehot_control_state_reg_n_0_[1]
    SLICE_X48Y45         LUT6 (Prop_lut6_I0_O)        0.297     6.525 r  control_state_fsm/B[31]_i_2/O
                         net (fo=51, routed)          1.111     7.637    control_state_fsm/Creg_reg[0][0]
    SLICE_X47Y45         LUT5 (Prop_lut5_I2_O)        0.124     7.761 r  control_state_fsm/RES[31]_i_3/O
                         net (fo=32, routed)          1.178     8.939    control_state_fsm/RES[31]_i_3_n_0
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.063 r  control_state_fsm/RES[13]_i_8/O
                         net (fo=9, routed)           0.567     9.630    control_state_fsm/alu_op2[13]
    SLICE_X47Y49         LUT2 (Prop_lut2_I1_O)        0.124     9.754 r  control_state_fsm/RES[15]_i_21/O
                         net (fo=1, routed)           0.000     9.754    control_state_fsm/RES[15]_i_21_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.304 r  control_state_fsm/RES_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.001    10.305    control_state_fsm/RES_reg[15]_i_7_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.639 r  control_state_fsm/RES_reg[19]_i_9/O[1]
                         net (fo=4, routed)           0.495    11.133    control_state_fsm/A_reg[19][1]
    SLICE_X46Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836    11.969 r  control_state_fsm/RES_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.969    control_state_fsm/RES_reg[19]_i_11_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.086 r  control_state_fsm/RES_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    12.086    control_state_fsm/RES_reg[23]_i_13_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.325 r  control_state_fsm/RES_reg[27]_i_11/O[2]
                         net (fo=2, routed)           0.572    12.898    control_state_fsm/alu_inst/data5[26]
    SLICE_X45Y56         LUT6 (Prop_lut6_I1_O)        0.301    13.199 r  control_state_fsm/RES[26]_i_8/O
                         net (fo=1, routed)           0.000    13.199    control_state_fsm/RES[26]_i_8_n_0
    SLICE_X45Y56         MUXF7 (Prop_muxf7_I1_O)      0.217    13.416 r  control_state_fsm/RES_reg[26]_i_3/O
                         net (fo=1, routed)           0.422    13.838    control_state_fsm/RES_reg[26]_i_3_n_0
    SLICE_X46Y56         LUT5 (Prop_lut5_I3_O)        0.299    14.137 r  control_state_fsm/RES[26]_i_1/O
                         net (fo=5, routed)           0.929    15.066    control_state_fsm/alu_result[26]
    SLICE_X48Y53         LUT4 (Prop_lut4_I3_O)        0.118    15.184 r  control_state_fsm/pc[26]_i_1/O
                         net (fo=1, routed)           0.000    15.184    register_file/r_pc_in[26]
    SLICE_X48Y53         FDCE                                         r  register_file/pc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.441    14.782    register_file/clock_IBUF_BUFG
    SLICE_X48Y53         FDCE                                         r  register_file/pc_reg[26]/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X48Y53         FDCE (Setup_fdce_C_D)        0.075    15.001    register_file/pc_reg[26]
  -------------------------------------------------------------------
                         required time                         15.001    
                         arrival time                         -15.184    
  -------------------------------------------------------------------
                         slack                                 -0.183    

Slack (VIOLATED) :        -0.164ns  (required time - arrival time)
  Source:                 control_state_fsm/FSM_onehot_control_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_file/pc_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.074ns  (logic 3.977ns (39.476%)  route 6.097ns (60.524%))
  Logic Levels:           14  (CARRY4=6 LUT2=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.570     5.091    control_state_fsm/clock_IBUF_BUFG
    SLICE_X48Y45         FDCE                                         r  control_state_fsm/FSM_onehot_control_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDCE (Prop_fdce_C_Q)         0.419     5.510 r  control_state_fsm/FSM_onehot_control_state_reg[1]/Q
                         net (fo=9, routed)           0.718     6.228    control_state_fsm/FSM_onehot_control_state_reg_n_0_[1]
    SLICE_X48Y45         LUT6 (Prop_lut6_I0_O)        0.297     6.525 r  control_state_fsm/B[31]_i_2/O
                         net (fo=51, routed)          1.111     7.637    control_state_fsm/Creg_reg[0][0]
    SLICE_X47Y45         LUT5 (Prop_lut5_I2_O)        0.124     7.761 r  control_state_fsm/RES[31]_i_3/O
                         net (fo=32, routed)          1.178     8.939    control_state_fsm/RES[31]_i_3_n_0
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.063 r  control_state_fsm/RES[13]_i_8/O
                         net (fo=9, routed)           0.567     9.630    control_state_fsm/alu_op2[13]
    SLICE_X47Y49         LUT2 (Prop_lut2_I1_O)        0.124     9.754 r  control_state_fsm/RES[15]_i_21/O
                         net (fo=1, routed)           0.000     9.754    control_state_fsm/RES[15]_i_21_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.304 r  control_state_fsm/RES_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.001    10.305    control_state_fsm/RES_reg[15]_i_7_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.419 r  control_state_fsm/RES_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.419    control_state_fsm/RES_reg[19]_i_9_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.533 r  control_state_fsm/RES_reg[23]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.533    control_state_fsm/RES_reg[23]_i_7_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.867 r  control_state_fsm/RES_reg[27]_i_9/O[1]
                         net (fo=4, routed)           0.515    11.382    control_state_fsm/A_reg[27][1]
    SLICE_X46Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836    12.218 r  control_state_fsm/RES_reg[27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.218    control_state_fsm/RES_reg[27]_i_11_n_0
    SLICE_X46Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.457 r  control_state_fsm/RES_reg[31]_i_12/O[2]
                         net (fo=2, routed)           0.561    13.018    control_state_fsm/alu_inst/data5[30]
    SLICE_X50Y54         LUT6 (Prop_lut6_I1_O)        0.301    13.319 r  control_state_fsm/pc[30]_i_11/O
                         net (fo=1, routed)           0.452    13.771    control_state_fsm/pc[30]_i_11_n_0
    SLICE_X51Y54         LUT4 (Prop_lut4_I2_O)        0.124    13.895 r  control_state_fsm/pc[30]_i_5/O
                         net (fo=1, routed)           0.154    14.049    control_state_fsm/pc[30]_i_5_n_0
    SLICE_X51Y54         LUT5 (Prop_lut5_I2_O)        0.124    14.173 r  control_state_fsm/pc[30]_i_2/O
                         net (fo=4, routed)           0.839    15.013    control_state_fsm/alu_result[30]
    SLICE_X49Y56         LUT4 (Prop_lut4_I2_O)        0.153    15.166 r  control_state_fsm/pc[30]_i_1/O
                         net (fo=1, routed)           0.000    15.166    register_file/r_pc_in[30]
    SLICE_X49Y56         FDCE                                         r  register_file/pc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.441    14.782    register_file/clock_IBUF_BUFG
    SLICE_X49Y56         FDCE                                         r  register_file/pc_reg[30]/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X49Y56         FDCE (Setup_fdce_C_D)        0.075    15.001    register_file/pc_reg[30]
  -------------------------------------------------------------------
                         required time                         15.001    
                         arrival time                         -15.166    
  -------------------------------------------------------------------
                         slack                                 -0.164    

Slack (VIOLATED) :        -0.162ns  (required time - arrival time)
  Source:                 control_state_fsm/FSM_onehot_control_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_file/pc_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.028ns  (logic 4.217ns (42.052%)  route 5.811ns (57.948%))
  Logic Levels:           14  (CARRY4=6 LUT2=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.570     5.091    control_state_fsm/clock_IBUF_BUFG
    SLICE_X48Y45         FDCE                                         r  control_state_fsm/FSM_onehot_control_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDCE (Prop_fdce_C_Q)         0.419     5.510 r  control_state_fsm/FSM_onehot_control_state_reg[1]/Q
                         net (fo=9, routed)           0.718     6.228    control_state_fsm/FSM_onehot_control_state_reg_n_0_[1]
    SLICE_X48Y45         LUT6 (Prop_lut6_I0_O)        0.297     6.525 r  control_state_fsm/B[31]_i_2/O
                         net (fo=51, routed)          1.111     7.637    control_state_fsm/Creg_reg[0][0]
    SLICE_X47Y45         LUT5 (Prop_lut5_I2_O)        0.124     7.761 r  control_state_fsm/RES[31]_i_3/O
                         net (fo=32, routed)          1.178     8.939    control_state_fsm/RES[31]_i_3_n_0
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.063 r  control_state_fsm/RES[13]_i_8/O
                         net (fo=9, routed)           0.567     9.630    control_state_fsm/alu_op2[13]
    SLICE_X47Y49         LUT2 (Prop_lut2_I1_O)        0.124     9.754 r  control_state_fsm/RES[15]_i_21/O
                         net (fo=1, routed)           0.000     9.754    control_state_fsm/RES[15]_i_21_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.304 r  control_state_fsm/RES_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.001    10.305    control_state_fsm/RES_reg[15]_i_7_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.419 r  control_state_fsm/RES_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.419    control_state_fsm/RES_reg[19]_i_9_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.533 r  control_state_fsm/RES_reg[23]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.533    control_state_fsm/RES_reg[23]_i_7_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.867 r  control_state_fsm/RES_reg[27]_i_9/O[1]
                         net (fo=4, routed)           0.515    11.382    control_state_fsm/A_reg[27][1]
    SLICE_X46Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836    12.218 r  control_state_fsm/RES_reg[27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.218    control_state_fsm/RES_reg[27]_i_11_n_0
    SLICE_X46Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.437 r  control_state_fsm/RES_reg[31]_i_12/O[0]
                         net (fo=2, routed)           0.441    12.878    control_state_fsm/alu_inst/data5[28]
    SLICE_X45Y55         LUT6 (Prop_lut6_I1_O)        0.295    13.173 f  control_state_fsm/RES[28]_i_8/O
                         net (fo=1, routed)           0.000    13.173    control_state_fsm/RES[28]_i_8_n_0
    SLICE_X45Y55         MUXF7 (Prop_muxf7_I1_O)      0.245    13.418 f  control_state_fsm/RES_reg[28]_i_3/O
                         net (fo=2, routed)           0.526    13.943    control_state_fsm/RES_reg[28]_i_3_n_0
    SLICE_X48Y55         LUT5 (Prop_lut5_I2_O)        0.298    14.241 r  control_state_fsm/RES[28]_i_1/O
                         net (fo=4, routed)           0.754    14.995    control_state_fsm/alu_result[28]
    SLICE_X49Y56         LUT4 (Prop_lut4_I3_O)        0.124    15.119 r  control_state_fsm/pc[28]_i_1/O
                         net (fo=1, routed)           0.000    15.119    register_file/r_pc_in[28]
    SLICE_X49Y56         FDCE                                         r  register_file/pc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=647, routed)         1.441    14.782    register_file/clock_IBUF_BUFG
    SLICE_X49Y56         FDCE                                         r  register_file/pc_reg[28]/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X49Y56         FDCE (Setup_fdce_C_D)        0.031    14.957    register_file/pc_reg[28]
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                         -15.119    
  -------------------------------------------------------------------
                         slack                                 -0.162    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 IR_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_file/reg_reg_r1_0_15_12_17/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.534%)  route 0.245ns (63.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.566     1.449    clock_IBUF_BUFG
    SLICE_X53Y45         FDRE                                         r  IR_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  IR_reg[12]/Q
                         net (fo=148, routed)         0.245     1.835    register_file/reg_reg_r1_0_15_12_17/ADDRD0
    SLICE_X52Y45         RAMD32                                       r  register_file/reg_reg_r1_0_15_12_17/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.837     1.964    register_file/reg_reg_r1_0_15_12_17/WCLK
    SLICE_X52Y45         RAMD32                                       r  register_file/reg_reg_r1_0_15_12_17/RAMA/CLK
                         clock pessimism             -0.502     1.462    
    SLICE_X52Y45         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.772    register_file/reg_reg_r1_0_15_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 IR_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_file/reg_reg_r1_0_15_12_17/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.534%)  route 0.245ns (63.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.566     1.449    clock_IBUF_BUFG
    SLICE_X53Y45         FDRE                                         r  IR_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  IR_reg[12]/Q
                         net (fo=148, routed)         0.245     1.835    register_file/reg_reg_r1_0_15_12_17/ADDRD0
    SLICE_X52Y45         RAMD32                                       r  register_file/reg_reg_r1_0_15_12_17/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.837     1.964    register_file/reg_reg_r1_0_15_12_17/WCLK
    SLICE_X52Y45         RAMD32                                       r  register_file/reg_reg_r1_0_15_12_17/RAMA_D1/CLK
                         clock pessimism             -0.502     1.462    
    SLICE_X52Y45         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.772    register_file/reg_reg_r1_0_15_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 IR_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_file/reg_reg_r1_0_15_12_17/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.534%)  route 0.245ns (63.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.566     1.449    clock_IBUF_BUFG
    SLICE_X53Y45         FDRE                                         r  IR_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  IR_reg[12]/Q
                         net (fo=148, routed)         0.245     1.835    register_file/reg_reg_r1_0_15_12_17/ADDRD0
    SLICE_X52Y45         RAMD32                                       r  register_file/reg_reg_r1_0_15_12_17/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.837     1.964    register_file/reg_reg_r1_0_15_12_17/WCLK
    SLICE_X52Y45         RAMD32                                       r  register_file/reg_reg_r1_0_15_12_17/RAMB/CLK
                         clock pessimism             -0.502     1.462    
    SLICE_X52Y45         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.772    register_file/reg_reg_r1_0_15_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 IR_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_file/reg_reg_r1_0_15_12_17/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.534%)  route 0.245ns (63.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.566     1.449    clock_IBUF_BUFG
    SLICE_X53Y45         FDRE                                         r  IR_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  IR_reg[12]/Q
                         net (fo=148, routed)         0.245     1.835    register_file/reg_reg_r1_0_15_12_17/ADDRD0
    SLICE_X52Y45         RAMD32                                       r  register_file/reg_reg_r1_0_15_12_17/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.837     1.964    register_file/reg_reg_r1_0_15_12_17/WCLK
    SLICE_X52Y45         RAMD32                                       r  register_file/reg_reg_r1_0_15_12_17/RAMB_D1/CLK
                         clock pessimism             -0.502     1.462    
    SLICE_X52Y45         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.772    register_file/reg_reg_r1_0_15_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 IR_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_file/reg_reg_r1_0_15_12_17/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.534%)  route 0.245ns (63.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.566     1.449    clock_IBUF_BUFG
    SLICE_X53Y45         FDRE                                         r  IR_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  IR_reg[12]/Q
                         net (fo=148, routed)         0.245     1.835    register_file/reg_reg_r1_0_15_12_17/ADDRD0
    SLICE_X52Y45         RAMD32                                       r  register_file/reg_reg_r1_0_15_12_17/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.837     1.964    register_file/reg_reg_r1_0_15_12_17/WCLK
    SLICE_X52Y45         RAMD32                                       r  register_file/reg_reg_r1_0_15_12_17/RAMC/CLK
                         clock pessimism             -0.502     1.462    
    SLICE_X52Y45         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.772    register_file/reg_reg_r1_0_15_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 IR_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_file/reg_reg_r1_0_15_12_17/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.534%)  route 0.245ns (63.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.566     1.449    clock_IBUF_BUFG
    SLICE_X53Y45         FDRE                                         r  IR_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  IR_reg[12]/Q
                         net (fo=148, routed)         0.245     1.835    register_file/reg_reg_r1_0_15_12_17/ADDRD0
    SLICE_X52Y45         RAMD32                                       r  register_file/reg_reg_r1_0_15_12_17/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.837     1.964    register_file/reg_reg_r1_0_15_12_17/WCLK
    SLICE_X52Y45         RAMD32                                       r  register_file/reg_reg_r1_0_15_12_17/RAMC_D1/CLK
                         clock pessimism             -0.502     1.462    
    SLICE_X52Y45         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.772    register_file/reg_reg_r1_0_15_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 IR_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_file/reg_reg_r1_0_15_12_17/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.534%)  route 0.245ns (63.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.566     1.449    clock_IBUF_BUFG
    SLICE_X53Y45         FDRE                                         r  IR_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  IR_reg[12]/Q
                         net (fo=148, routed)         0.245     1.835    register_file/reg_reg_r1_0_15_12_17/ADDRD0
    SLICE_X52Y45         RAMS32                                       r  register_file/reg_reg_r1_0_15_12_17/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.837     1.964    register_file/reg_reg_r1_0_15_12_17/WCLK
    SLICE_X52Y45         RAMS32                                       r  register_file/reg_reg_r1_0_15_12_17/RAMD/CLK
                         clock pessimism             -0.502     1.462    
    SLICE_X52Y45         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.772    register_file/reg_reg_r1_0_15_12_17/RAMD
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 IR_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_file/reg_reg_r1_0_15_12_17/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.534%)  route 0.245ns (63.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.566     1.449    clock_IBUF_BUFG
    SLICE_X53Y45         FDRE                                         r  IR_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  IR_reg[12]/Q
                         net (fo=148, routed)         0.245     1.835    register_file/reg_reg_r1_0_15_12_17/ADDRD0
    SLICE_X52Y45         RAMS32                                       r  register_file/reg_reg_r1_0_15_12_17/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.837     1.964    register_file/reg_reg_r1_0_15_12_17/WCLK
    SLICE_X52Y45         RAMS32                                       r  register_file/reg_reg_r1_0_15_12_17/RAMD_D1/CLK
                         clock pessimism             -0.502     1.462    
    SLICE_X52Y45         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.772    register_file/reg_reg_r1_0_15_12_17/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.080%)  route 0.141ns (49.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.563     1.446    clock_IBUF_BUFG
    SLICE_X41Y43         FDRE                                         r  B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  B_reg[1]/Q
                         net (fo=9, routed)           0.141     1.728    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/D
    SLICE_X38Y43         RAMS64E                                      r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.832     1.959    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/WCLK
    SLICE_X38Y43         RAMS64E                                      r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/RAMS64E_D/CLK
                         clock pessimism             -0.478     1.481    
    SLICE_X38Y43         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.625    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 IR_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_file/reg_reg_r3_0_15_12_17/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.120%)  route 0.298ns (67.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.566     1.449    clock_IBUF_BUFG
    SLICE_X53Y45         FDRE                                         r  IR_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  IR_reg[12]/Q
                         net (fo=148, routed)         0.298     1.888    register_file/reg_reg_r3_0_15_12_17/ADDRD0
    SLICE_X52Y44         RAMD32                                       r  register_file/reg_reg_r3_0_15_12_17/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=647, routed)         0.837     1.964    register_file/reg_reg_r3_0_15_12_17/WCLK
    SLICE_X52Y44         RAMD32                                       r  register_file/reg_reg_r3_0_15_12_17/RAMA/CLK
                         clock pessimism             -0.499     1.465    
    SLICE_X52Y44         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.775    register_file/reg_reg_r3_0_15_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y42   A_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y43   A_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y43   A_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X52Y45   A_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X52Y45   A_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X52Y45   A_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X52Y45   A_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X52Y45   A_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X52Y45   A_reg[17]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y49   data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_26_26/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y49   data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_26_26/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y49   data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_26_26/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y49   data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_26_26/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y45   data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_6_6/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y45   data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_6_6/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y45   data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_6_6/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y45   data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_6_6/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y47   data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y47   data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y51   data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_21_21/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y51   data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_21_21/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y51   data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_21_21/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y51   data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_21_21/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y50   data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y50   data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y50   data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y50   data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y40   data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_16_16/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y40   data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_16_16/RAMS64E_A/CLK



