// Seed: 406669021
module module_0 (
    output wor   id_0,
    input  tri   id_1,
    input  wor   id_2,
    output uwire id_3,
    input  uwire id_4,
    output wand  id_5
);
  tri0 id_7 = id_1;
  wire id_8;
  integer id_9;
  wire id_10;
endmodule
module module_1 (
    output wand  id_0,
    input  wand  id_1,
    output logic id_2,
    input  wand  id_3
);
  always @(posedge 1 or negedge id_3) begin
    id_2 <= 1;
  end
  wire id_5;
  wire id_6;
  wire id_7 = id_1, id_8;
  module_0(
      id_8, id_7, id_7, id_0, id_7, id_7
  );
endmodule
