
007_JoyStick.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001a8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000025c  080001a8  080001a8  000101a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000404  0800040c  0001040c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000404  08000404  0001040c  2**0
                  CONTENTS
  4 .ARM          00000000  08000404  08000404  0001040c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000404  0800040c  0001040c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000404  08000404  00010404  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000408  08000408  00010408  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  0001040c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0001040c  2**0
                  CONTENTS
 10 .bss          00000024  20000000  20000000  00020000  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000024  20000024  00020000  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  0001040c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00000130  00000000  00000000  00010436  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000084  00000000  00000000  00010566  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000048  00000000  00000000  000105f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000030  00000000  00000000  00010638  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00000fa6  00000000  00000000  00010668  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00000470  00000000  00000000  0001160e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00003e20  00000000  00000000  00011a7e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  0001589e  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000054  00000000  00000000  000158f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a8 <__do_global_dtors_aux>:
 80001a8:	b510      	push	{r4, lr}
 80001aa:	4c05      	ldr	r4, [pc, #20]	; (80001c0 <__do_global_dtors_aux+0x18>)
 80001ac:	7823      	ldrb	r3, [r4, #0]
 80001ae:	b933      	cbnz	r3, 80001be <__do_global_dtors_aux+0x16>
 80001b0:	4b04      	ldr	r3, [pc, #16]	; (80001c4 <__do_global_dtors_aux+0x1c>)
 80001b2:	b113      	cbz	r3, 80001ba <__do_global_dtors_aux+0x12>
 80001b4:	4804      	ldr	r0, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x20>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	2301      	movs	r3, #1
 80001bc:	7023      	strb	r3, [r4, #0]
 80001be:	bd10      	pop	{r4, pc}
 80001c0:	20000000 	.word	0x20000000
 80001c4:	00000000 	.word	0x00000000
 80001c8:	080003ec 	.word	0x080003ec

080001cc <frame_dummy>:
 80001cc:	b508      	push	{r3, lr}
 80001ce:	4b03      	ldr	r3, [pc, #12]	; (80001dc <frame_dummy+0x10>)
 80001d0:	b11b      	cbz	r3, 80001da <frame_dummy+0xe>
 80001d2:	4903      	ldr	r1, [pc, #12]	; (80001e0 <frame_dummy+0x14>)
 80001d4:	4803      	ldr	r0, [pc, #12]	; (80001e4 <frame_dummy+0x18>)
 80001d6:	f3af 8000 	nop.w
 80001da:	bd08      	pop	{r3, pc}
 80001dc:	00000000 	.word	0x00000000
 80001e0:	20000004 	.word	0x20000004
 80001e4:	080003ec 	.word	0x080003ec

080001e8 <main>:

volatile uint16_t result_x_axis = 0,result_y_axis = 0;
volatile uint8_t result_switch = 0;

int main(void)
{
 80001e8:	b480      	push	{r7}
 80001ea:	af00      	add	r7, sp, #0
	//	Clock Configuration
	RCC_AHB1ENR |= BIT(0);				//	Enable Clock to port A
 80001ec:	4b49      	ldr	r3, [pc, #292]	; (8000314 <main+0x12c>)
 80001ee:	681b      	ldr	r3, [r3, #0]
 80001f0:	4a48      	ldr	r2, [pc, #288]	; (8000314 <main+0x12c>)
 80001f2:	f043 0301 	orr.w	r3, r3, #1
 80001f6:	6013      	str	r3, [r2, #0]
	RCC_APB2ENR |= BIT(8);				//	Enable Clock to ADC module 1
 80001f8:	4b47      	ldr	r3, [pc, #284]	; (8000318 <main+0x130>)
 80001fa:	681b      	ldr	r3, [r3, #0]
 80001fc:	4a46      	ldr	r2, [pc, #280]	; (8000318 <main+0x130>)
 80001fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000202:	6013      	str	r3, [r2, #0]

	//	GPIO Configuration
	GPIOA_MODER |= (BIT(2) | BIT(3));	//	Analog mode for PA1	JoyStick x-axis
 8000204:	4b45      	ldr	r3, [pc, #276]	; (800031c <main+0x134>)
 8000206:	681b      	ldr	r3, [r3, #0]
 8000208:	4a44      	ldr	r2, [pc, #272]	; (800031c <main+0x134>)
 800020a:	f043 030c 	orr.w	r3, r3, #12
 800020e:	6013      	str	r3, [r2, #0]
	GPIOA_MODER |= (BIT(5) | BIT(4));	//	Analog mode for PA2 JoyStick y-axis
 8000210:	4b42      	ldr	r3, [pc, #264]	; (800031c <main+0x134>)
 8000212:	681b      	ldr	r3, [r3, #0]
 8000214:	4a41      	ldr	r2, [pc, #260]	; (800031c <main+0x134>)
 8000216:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 800021a:	6013      	str	r3, [r2, #0]
	// Configure JoyStick Switch (PA3)
	GPIOA_MODER &= ~(BIT(7) | BIT(6));	//	Input mode for PA3 JoyStick switch
 800021c:	4b3f      	ldr	r3, [pc, #252]	; (800031c <main+0x134>)
 800021e:	681b      	ldr	r3, [r3, #0]
 8000220:	4a3e      	ldr	r2, [pc, #248]	; (800031c <main+0x134>)
 8000222:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8000226:	6013      	str	r3, [r2, #0]
	GPIOA_PUPDR &= ~(BIT(7) | BIT(6));
 8000228:	4b3d      	ldr	r3, [pc, #244]	; (8000320 <main+0x138>)
 800022a:	681b      	ldr	r3, [r3, #0]
 800022c:	4a3c      	ldr	r2, [pc, #240]	; (8000320 <main+0x138>)
 800022e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8000232:	6013      	str	r3, [r2, #0]
	GPIOA_PUPDR |=  (BIT(6));			//	Set PA3 as PullUp
 8000234:	4b3a      	ldr	r3, [pc, #232]	; (8000320 <main+0x138>)
 8000236:	681b      	ldr	r3, [r3, #0]
 8000238:	4a39      	ldr	r2, [pc, #228]	; (8000320 <main+0x138>)
 800023a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800023e:	6013      	str	r3, [r2, #0]

	//	Configuring ADC module 1
	ADC1_CR2 &= ~BIT(0);   				// Disable ADC first
 8000240:	4b38      	ldr	r3, [pc, #224]	; (8000324 <main+0x13c>)
 8000242:	681b      	ldr	r3, [r3, #0]
 8000244:	4a37      	ldr	r2, [pc, #220]	; (8000324 <main+0x13c>)
 8000246:	f023 0301 	bic.w	r3, r3, #1
 800024a:	6013      	str	r3, [r2, #0]
	ADC1_CR1 |= BIT(8);					//	Scan mode enabled
 800024c:	4b36      	ldr	r3, [pc, #216]	; (8000328 <main+0x140>)
 800024e:	681b      	ldr	r3, [r3, #0]
 8000250:	4a35      	ldr	r2, [pc, #212]	; (8000328 <main+0x140>)
 8000252:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000256:	6013      	str	r3, [r2, #0]
	ADC1_CR2 |= BIT(1);					//	Continuous conversion mode
 8000258:	4b32      	ldr	r3, [pc, #200]	; (8000324 <main+0x13c>)
 800025a:	681b      	ldr	r3, [r3, #0]
 800025c:	4a31      	ldr	r2, [pc, #196]	; (8000324 <main+0x13c>)
 800025e:	f043 0302 	orr.w	r3, r3, #2
 8000262:	6013      	str	r3, [r2, #0]
	ADC1_CR2 |= BIT(10);				//	The EOC bit is set at the end of each regular conversion.
 8000264:	4b2f      	ldr	r3, [pc, #188]	; (8000324 <main+0x13c>)
 8000266:	681b      	ldr	r3, [r3, #0]
 8000268:	4a2e      	ldr	r2, [pc, #184]	; (8000324 <main+0x13c>)
 800026a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800026e:	6013      	str	r3, [r2, #0]
	ADC1_SMPR2 |= ((7 << 3)|(7 << 6)); 	//	Max sampling time for channel 1(PA1) and channel 2(PA2)
 8000270:	4b2e      	ldr	r3, [pc, #184]	; (800032c <main+0x144>)
 8000272:	681b      	ldr	r3, [r3, #0]
 8000274:	4a2d      	ldr	r2, [pc, #180]	; (800032c <main+0x144>)
 8000276:	f443 73fc 	orr.w	r3, r3, #504	; 0x1f8
 800027a:	6013      	str	r3, [r2, #0]

	ADC1_SQR1 &= ~(0xF << 20);
 800027c:	4b2c      	ldr	r3, [pc, #176]	; (8000330 <main+0x148>)
 800027e:	681b      	ldr	r3, [r3, #0]
 8000280:	4a2b      	ldr	r2, [pc, #172]	; (8000330 <main+0x148>)
 8000282:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8000286:	6013      	str	r3, [r2, #0]
	ADC1_SQR1 |= BIT(20);				//	Set sequence length to 2 conversion
 8000288:	4b29      	ldr	r3, [pc, #164]	; (8000330 <main+0x148>)
 800028a:	681b      	ldr	r3, [r3, #0]
 800028c:	4a28      	ldr	r2, [pc, #160]	; (8000330 <main+0x148>)
 800028e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000292:	6013      	str	r3, [r2, #0]

	ADC1_SQR3 &= ~(0x3FF);
 8000294:	4b27      	ldr	r3, [pc, #156]	; (8000334 <main+0x14c>)
 8000296:	681b      	ldr	r3, [r3, #0]
 8000298:	4a26      	ldr	r2, [pc, #152]	; (8000334 <main+0x14c>)
 800029a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800029e:	f023 0303 	bic.w	r3, r3, #3
 80002a2:	6013      	str	r3, [r2, #0]
	ADC1_SQR3 |= (BIT(0)|BIT(6));		//	Set the channel sequence order
 80002a4:	4b23      	ldr	r3, [pc, #140]	; (8000334 <main+0x14c>)
 80002a6:	681b      	ldr	r3, [r3, #0]
 80002a8:	4a22      	ldr	r2, [pc, #136]	; (8000334 <main+0x14c>)
 80002aa:	f043 0341 	orr.w	r3, r3, #65	; 0x41
 80002ae:	6013      	str	r3, [r2, #0]

	ADC1_CR2 |= BIT(0);					//	Enable ADC
 80002b0:	4b1c      	ldr	r3, [pc, #112]	; (8000324 <main+0x13c>)
 80002b2:	681b      	ldr	r3, [r3, #0]
 80002b4:	4a1b      	ldr	r2, [pc, #108]	; (8000324 <main+0x13c>)
 80002b6:	f043 0301 	orr.w	r3, r3, #1
 80002ba:	6013      	str	r3, [r2, #0]
	ADC1_CR2 |= BIT(30);				//	Starts conversion of regular channels
 80002bc:	4b19      	ldr	r3, [pc, #100]	; (8000324 <main+0x13c>)
 80002be:	681b      	ldr	r3, [r3, #0]
 80002c0:	4a18      	ldr	r2, [pc, #96]	; (8000324 <main+0x13c>)
 80002c2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80002c6:	6013      	str	r3, [r2, #0]

	while(1)
	{
		while (!(ADC1_SR & BIT(1)));  // Wait for EOC
 80002c8:	bf00      	nop
 80002ca:	4b1b      	ldr	r3, [pc, #108]	; (8000338 <main+0x150>)
 80002cc:	681b      	ldr	r3, [r3, #0]
 80002ce:	f003 0302 	and.w	r3, r3, #2
 80002d2:	2b00      	cmp	r3, #0
 80002d4:	d0f9      	beq.n	80002ca <main+0xe2>
		result_x_axis = ADC1_DR;
 80002d6:	4b19      	ldr	r3, [pc, #100]	; (800033c <main+0x154>)
 80002d8:	681b      	ldr	r3, [r3, #0]
 80002da:	b29a      	uxth	r2, r3
 80002dc:	4b18      	ldr	r3, [pc, #96]	; (8000340 <main+0x158>)
 80002de:	801a      	strh	r2, [r3, #0]

		while (!(ADC1_SR & BIT(1)));  // Wait for EOC
 80002e0:	bf00      	nop
 80002e2:	4b15      	ldr	r3, [pc, #84]	; (8000338 <main+0x150>)
 80002e4:	681b      	ldr	r3, [r3, #0]
 80002e6:	f003 0302 	and.w	r3, r3, #2
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d0f9      	beq.n	80002e2 <main+0xfa>
		result_y_axis = ADC1_DR;
 80002ee:	4b13      	ldr	r3, [pc, #76]	; (800033c <main+0x154>)
 80002f0:	681b      	ldr	r3, [r3, #0]
 80002f2:	b29a      	uxth	r2, r3
 80002f4:	4b13      	ldr	r3, [pc, #76]	; (8000344 <main+0x15c>)
 80002f6:	801a      	strh	r2, [r3, #0]

		if(!(GPIOA_IDR & BIT(3)))
 80002f8:	4b13      	ldr	r3, [pc, #76]	; (8000348 <main+0x160>)
 80002fa:	681b      	ldr	r3, [r3, #0]
 80002fc:	f003 0308 	and.w	r3, r3, #8
 8000300:	2b00      	cmp	r3, #0
 8000302:	d103      	bne.n	800030c <main+0x124>
		{
			result_switch = 1;
 8000304:	4b11      	ldr	r3, [pc, #68]	; (800034c <main+0x164>)
 8000306:	2201      	movs	r2, #1
 8000308:	701a      	strb	r2, [r3, #0]
 800030a:	e7dd      	b.n	80002c8 <main+0xe0>
		}
		else
		{
			result_switch = 0;
 800030c:	4b0f      	ldr	r3, [pc, #60]	; (800034c <main+0x164>)
 800030e:	2200      	movs	r2, #0
 8000310:	701a      	strb	r2, [r3, #0]
		while (!(ADC1_SR & BIT(1)));  // Wait for EOC
 8000312:	e7d9      	b.n	80002c8 <main+0xe0>
 8000314:	40023830 	.word	0x40023830
 8000318:	40023844 	.word	0x40023844
 800031c:	40020000 	.word	0x40020000
 8000320:	4002000c 	.word	0x4002000c
 8000324:	40012008 	.word	0x40012008
 8000328:	40012004 	.word	0x40012004
 800032c:	40012010 	.word	0x40012010
 8000330:	4001202c 	.word	0x4001202c
 8000334:	40012034 	.word	0x40012034
 8000338:	40012000 	.word	0x40012000
 800033c:	4001204c 	.word	0x4001204c
 8000340:	2000001c 	.word	0x2000001c
 8000344:	2000001e 	.word	0x2000001e
 8000348:	40020010 	.word	0x40020010
 800034c:	20000020 	.word	0x20000020

08000350 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000350:	480d      	ldr	r0, [pc, #52]	; (8000388 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000352:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000354:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000358:	480c      	ldr	r0, [pc, #48]	; (800038c <LoopForever+0x6>)
  ldr r1, =_edata
 800035a:	490d      	ldr	r1, [pc, #52]	; (8000390 <LoopForever+0xa>)
  ldr r2, =_sidata
 800035c:	4a0d      	ldr	r2, [pc, #52]	; (8000394 <LoopForever+0xe>)
  movs r3, #0
 800035e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000360:	e002      	b.n	8000368 <LoopCopyDataInit>

08000362 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000362:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000364:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000366:	3304      	adds	r3, #4

08000368 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000368:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800036a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800036c:	d3f9      	bcc.n	8000362 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800036e:	4a0a      	ldr	r2, [pc, #40]	; (8000398 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000370:	4c0a      	ldr	r4, [pc, #40]	; (800039c <LoopForever+0x16>)
  movs r3, #0
 8000372:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000374:	e001      	b.n	800037a <LoopFillZerobss>

08000376 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000376:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000378:	3204      	adds	r2, #4

0800037a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800037a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800037c:	d3fb      	bcc.n	8000376 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800037e:	f000 f811 	bl	80003a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000382:	f7ff ff31 	bl	80001e8 <main>

08000386 <LoopForever>:

LoopForever:
    b LoopForever
 8000386:	e7fe      	b.n	8000386 <LoopForever>
  ldr   r0, =_estack
 8000388:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800038c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000390:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000394:	0800040c 	.word	0x0800040c
  ldr r2, =_sbss
 8000398:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 800039c:	20000024 	.word	0x20000024

080003a0 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80003a0:	e7fe      	b.n	80003a0 <ADC_IRQHandler>
	...

080003a4 <__libc_init_array>:
 80003a4:	b570      	push	{r4, r5, r6, lr}
 80003a6:	4d0d      	ldr	r5, [pc, #52]	; (80003dc <__libc_init_array+0x38>)
 80003a8:	4c0d      	ldr	r4, [pc, #52]	; (80003e0 <__libc_init_array+0x3c>)
 80003aa:	1b64      	subs	r4, r4, r5
 80003ac:	10a4      	asrs	r4, r4, #2
 80003ae:	2600      	movs	r6, #0
 80003b0:	42a6      	cmp	r6, r4
 80003b2:	d109      	bne.n	80003c8 <__libc_init_array+0x24>
 80003b4:	4d0b      	ldr	r5, [pc, #44]	; (80003e4 <__libc_init_array+0x40>)
 80003b6:	4c0c      	ldr	r4, [pc, #48]	; (80003e8 <__libc_init_array+0x44>)
 80003b8:	f000 f818 	bl	80003ec <_init>
 80003bc:	1b64      	subs	r4, r4, r5
 80003be:	10a4      	asrs	r4, r4, #2
 80003c0:	2600      	movs	r6, #0
 80003c2:	42a6      	cmp	r6, r4
 80003c4:	d105      	bne.n	80003d2 <__libc_init_array+0x2e>
 80003c6:	bd70      	pop	{r4, r5, r6, pc}
 80003c8:	f855 3b04 	ldr.w	r3, [r5], #4
 80003cc:	4798      	blx	r3
 80003ce:	3601      	adds	r6, #1
 80003d0:	e7ee      	b.n	80003b0 <__libc_init_array+0xc>
 80003d2:	f855 3b04 	ldr.w	r3, [r5], #4
 80003d6:	4798      	blx	r3
 80003d8:	3601      	adds	r6, #1
 80003da:	e7f2      	b.n	80003c2 <__libc_init_array+0x1e>
 80003dc:	08000404 	.word	0x08000404
 80003e0:	08000404 	.word	0x08000404
 80003e4:	08000404 	.word	0x08000404
 80003e8:	08000408 	.word	0x08000408

080003ec <_init>:
 80003ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80003ee:	bf00      	nop
 80003f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80003f2:	bc08      	pop	{r3}
 80003f4:	469e      	mov	lr, r3
 80003f6:	4770      	bx	lr

080003f8 <_fini>:
 80003f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80003fa:	bf00      	nop
 80003fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80003fe:	bc08      	pop	{r3}
 8000400:	469e      	mov	lr, r3
 8000402:	4770      	bx	lr
