--------------------------------------------------------------------------------
-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor: Xilinx
-- \   \   \/     Version: P.20131013
--  \   \         Application: netgen
--  /   /         Filename: tb_trivium_timesim.vhd
-- /___/   /\     Timestamp: Sun May 10 19:15:28 2015
-- \   \  /  \ 
--  \___\/\___\
--             
-- Command	: -intstyle ise -s 4 -pcf tb_trivium.pcf -rpw 100 -tpw 0 -ar Structure -tm tb_trivium -insert_pp_buffers true -w -dir netgen/par -ofmt vhdl -sim tb_trivium.ncd tb_trivium_timesim.vhd 
-- Device	: 3s100ecp132-4 (PRODUCTION 1.27 2013-10-13)
-- Input file	: tb_trivium.ncd
-- Output file	: C:\SkyDrive\School\Polytechnic\EL6463_AdvancedHardwareDesign\Labs\FinalProject\trivium_impl\netgen\par\tb_trivium_timesim.vhd
-- # of Entities	: 1
-- Design Name	: tb_trivium
-- Xilinx	: C:\Xilinx\14.7\ISE_DS\ISE\
--             
-- Purpose:    
--     This VHDL netlist is a verification model and uses simulation 
--     primitives which may not represent the true implementation of the 
--     device, however the netlist is functionally correct and should not 
--     be modified. This file cannot be synthesized and should only be used 
--     with supported simulation tools.
--             
-- Reference:  
--     Command Line Tools User Guide, Chapter 23
--     Synthesis and Simulation Design Guide, Chapter 6
--             
--------------------------------------------------------------------------------

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library SIMPRIM;
use SIMPRIM.VCOMPONENTS.ALL;
use SIMPRIM.VPACKAGE.ALL;

entity tb_trivium is
  port (
    skp : in STD_LOGIC := 'X'; 
    segment_e_i : out STD_LOGIC; 
    rst : in STD_LOGIC := 'X'; 
    segment_f_i : out STD_LOGIC; 
    segment_g_i : out STD_LOGIC; 
    clk_25 : in STD_LOGIC := 'X'; 
    segment_a_i : out STD_LOGIC; 
    segment_b_i : out STD_LOGIC; 
    nxt : in STD_LOGIC := 'X'; 
    segment_c_i : out STD_LOGIC; 
    segment_d_i : out STD_LOGIC; 
    AN : out STD_LOGIC_VECTOR ( 3 downto 0 ); 
    swtch_led : out STD_LOGIC_VECTOR ( 7 downto 0 ); 
    input : in STD_LOGIC_VECTOR ( 7 downto 0 ) 
  );
end tb_trivium;

architecture Structure of tb_trivium is
  signal NlwRenamedSig_IO_skp : STD_LOGIC; 
  signal NlwRenamedSig_IO_rst : STD_LOGIC; 
  signal NlwRenamedSig_IO_nxt : STD_LOGIC; 
  signal trivium_Result_0_1 : STD_LOGIC; 
  signal trivium_Result_1_1 : STD_LOGIC; 
  signal trivium_Mcount_count2_cy_1_Q : STD_LOGIC; 
  signal trivium_Result_2_1 : STD_LOGIC; 
  signal trivium_Result_3_1 : STD_LOGIC; 
  signal trivium_Mcount_count2_cy_3_Q : STD_LOGIC; 
  signal trivium_Result_4_1 : STD_LOGIC; 
  signal trivium_Result_5_1 : STD_LOGIC; 
  signal trivium_Mcount_count2_cy_5_Q : STD_LOGIC; 
  signal trivium_Result_6_1 : STD_LOGIC; 
  signal trivium_Result_7_1 : STD_LOGIC; 
  signal trivium_Mcount_count2_cy_7_Q : STD_LOGIC; 
  signal trivium_Result_8_1 : STD_LOGIC; 
  signal trivium_Result_9_1 : STD_LOGIC; 
  signal trivium_Mcount_count2_cy_9_Q : STD_LOGIC; 
  signal trivium_Result_10_1 : STD_LOGIC; 
  signal trivium_Result_11_1 : STD_LOGIC; 
  signal trivium_Mcount_count2_cy_11_Q : STD_LOGIC; 
  signal trivium_Result_12_1 : STD_LOGIC; 
  signal trivium_Result_13_1 : STD_LOGIC; 
  signal trivium_Mcount_count2_cy_13_Q : STD_LOGIC; 
  signal trivium_Result_14_1 : STD_LOGIC; 
  signal trivium_Result_15_1 : STD_LOGIC; 
  signal trivium_Mcount_count2_cy_15_Q : STD_LOGIC; 
  signal trivium_Result_16_1 : STD_LOGIC; 
  signal trivium_Result_17_1 : STD_LOGIC; 
  signal trivium_Mcount_count2_cy_17_Q : STD_LOGIC; 
  signal trivium_Result_18_1 : STD_LOGIC; 
  signal trivium_Result_19_1 : STD_LOGIC; 
  signal trivium_Mcount_count2_cy_19_Q : STD_LOGIC; 
  signal trivium_Result_20_1 : STD_LOGIC; 
  signal trivium_Result_21_1 : STD_LOGIC; 
  signal trivium_Mcount_count2_cy_21_Q : STD_LOGIC; 
  signal trivium_Result_22_1 : STD_LOGIC; 
  signal trivium_Result_23_1 : STD_LOGIC; 
  signal trivium_Mcount_count2_cy_23_Q : STD_LOGIC; 
  signal trivium_Result_24_1 : STD_LOGIC; 
  signal trivium_Result_25_1 : STD_LOGIC; 
  signal trivium_Mcount_count2_cy_25_Q : STD_LOGIC; 
  signal trivium_Result_26_1 : STD_LOGIC; 
  signal trivium_Result_27_1 : STD_LOGIC; 
  signal trivium_Mcount_count2_cy_27_Q : STD_LOGIC; 
  signal trivium_Result_28_1 : STD_LOGIC; 
  signal trivium_Result_29_1 : STD_LOGIC; 
  signal trivium_Result_30_1 : STD_LOGIC; 
  signal trivium_Result_31_1 : STD_LOGIC; 
  signal clk_25_BUFGP : STD_LOGIC; 
  signal rst_IBUF_4758 : STD_LOGIC; 
  signal Mcount_LED_flash_cnt_cy_1_Q : STD_LOGIC; 
  signal Mcount_LED_flash_cnt_cy_3_Q : STD_LOGIC; 
  signal Mcount_LED_flash_cnt_cy_5_Q : STD_LOGIC; 
  signal state_cmp_eq0000 : STD_LOGIC; 
  signal trivium_count_not0001_0 : STD_LOGIC; 
  signal trivRst_4811 : STD_LOGIC; 
  signal trivium_Mcount_count_cy_1_Q : STD_LOGIC; 
  signal trivium_Mcount_count_cy_3_Q : STD_LOGIC; 
  signal trivium_Mcount_count_cy_5_Q : STD_LOGIC; 
  signal trivium_Mcount_count_cy_7_Q : STD_LOGIC; 
  signal trivium_Mcount_count_cy_9_Q : STD_LOGIC; 
  signal trivium_Mcount_count_cy_11_Q : STD_LOGIC; 
  signal trivium_Mcount_count_cy_13_Q : STD_LOGIC; 
  signal trivium_Mcount_count_cy_15_Q : STD_LOGIC; 
  signal trivium_Mcount_count_cy_17_Q : STD_LOGIC; 
  signal trivium_Mcount_count_cy_19_Q : STD_LOGIC; 
  signal trivium_Mcount_count_cy_21_Q : STD_LOGIC; 
  signal trivium_Mcount_count_cy_23_Q : STD_LOGIC; 
  signal trivium_Mcount_count_cy_25_Q : STD_LOGIC; 
  signal trivium_Mcount_count_cy_27_Q : STD_LOGIC; 
  signal Madd_inputCnt_addsub0000_cy_1_Q : STD_LOGIC; 
  signal Madd_inputCnt_addsub0000_cy_3_Q : STD_LOGIC; 
  signal Madd_inputCnt_addsub0000_cy_5_Q : STD_LOGIC; 
  signal Madd_inputCnt_addsub0000_cy_7_Q : STD_LOGIC; 
  signal Madd_inputCnt_addsub0000_cy_9_Q : STD_LOGIC; 
  signal Madd_inputCnt_addsub0000_cy_11_Q : STD_LOGIC; 
  signal Madd_inputCnt_addsub0000_cy_13_Q : STD_LOGIC; 
  signal Madd_inputCnt_addsub0000_cy_15_Q : STD_LOGIC; 
  signal Madd_inputCnt_addsub0000_cy_17_Q : STD_LOGIC; 
  signal Madd_inputCnt_addsub0000_cy_19_Q : STD_LOGIC; 
  signal Madd_inputCnt_addsub0000_cy_21_Q : STD_LOGIC; 
  signal Madd_inputCnt_addsub0000_cy_23_Q : STD_LOGIC; 
  signal Madd_inputCnt_addsub0000_cy_25_Q : STD_LOGIC; 
  signal Madd_inputCnt_addsub0000_cy_27_Q : STD_LOGIC; 
  signal trivium_state_cmp_eq0000 : STD_LOGIC; 
  signal trivium_state_cmp_ge0000 : STD_LOGIC; 
  signal trivium_s_reg_100_or0000_0 : STD_LOGIC; 
  signal trivium_s_reg_2431_4916 : STD_LOGIC; 
  signal trivium_s_reg_243_Q : STD_LOGIC; 
  signal trivium_s_reg_2641_4920 : STD_LOGIC; 
  signal trivium_s_reg_264_Q : STD_LOGIC; 
  signal trivium_s_reg_2851_4922 : STD_LOGIC; 
  signal AN_0_4925 : STD_LOGIC; 
  signal AN_1_4926 : STD_LOGIC; 
  signal AN_2_4927 : STD_LOGIC; 
  signal AN_3_4928 : STD_LOGIC; 
  signal swtch_led_0_OBUF_4937 : STD_LOGIC; 
  signal swtch_led_1_OBUF_4938 : STD_LOGIC; 
  signal swtch_led_2_OBUF_4939 : STD_LOGIC; 
  signal swtch_led_3_OBUF_4940 : STD_LOGIC; 
  signal swtch_led_4_OBUF_4941 : STD_LOGIC; 
  signal swtch_led_5_OBUF_4942 : STD_LOGIC; 
  signal swtch_led_6_OBUF_4943 : STD_LOGIC; 
  signal swtch_led_7_OBUF_4944 : STD_LOGIC; 
  signal trivium_s_reg_177_Q : STD_LOGIC; 
  signal trivium_s_reg_162_Q : STD_LOGIC; 
  signal trivium_s_reg_175_Q : STD_LOGIC; 
  signal trivium_s_reg_176_Q : STD_LOGIC; 
  signal state_FSM_FFd1_4955 : STD_LOGIC; 
  signal hex_digit_i_mux0004_1_54 : STD_LOGIC; 
  signal AN_or0000 : STD_LOGIC; 
  signal state_FSM_FFd3_4962 : STD_LOGIC; 
  signal state_FSM_FFd4_4963 : STD_LOGIC; 
  signal N53_0 : STD_LOGIC; 
  signal hex_digit_i_mux0004_4_SW1_O : STD_LOGIC; 
  signal key_and0000 : STD_LOGIC; 
  signal nxt_buf_cur_4967 : STD_LOGIC; 
  signal nxt_buf_prev_4968 : STD_LOGIC; 
  signal skp_buf_prev_4969 : STD_LOGIC; 
  signal skp_buf_cur_4970 : STD_LOGIC; 
  signal key_not0001_0 : STD_LOGIC; 
  signal inputCnt_and0000 : STD_LOGIC; 
  signal inputCnt_mux0000_30_12_0 : STD_LOGIC; 
  signal inputCnt_mux0000_28_15 : STD_LOGIC; 
  signal inputCnt_mux0000_28_12_O : STD_LOGIC; 
  signal hex_digit_i_mux0004_0_65_0 : STD_LOGIC; 
  signal hex_digit_i_mux0004_0_39_0 : STD_LOGIC; 
  signal hex_digit_i_mux0004_0_19_O : STD_LOGIC; 
  signal N57_0 : STD_LOGIC; 
  signal hex_digit_i_mux0004_0_65_SW0_O : STD_LOGIC; 
  signal hex_digit_i_mux0004_2_10 : STD_LOGIC; 
  signal hex_digit_i_mux0004_3_15_0 : STD_LOGIC; 
  signal hex_digit_i_mux0004_2_15_0 : STD_LOGIC; 
  signal hex_digit_i_mux0004_2_45_O : STD_LOGIC; 
  signal N55_0 : STD_LOGIC; 
  signal hex_digit_i_mux0004_3_45_O : STD_LOGIC; 
  signal N2 : STD_LOGIC; 
  signal N01 : STD_LOGIC; 
  signal inputCnt_mux0000_0_21_4996 : STD_LOGIC; 
  signal N51_0 : STD_LOGIC; 
  signal hld_4998 : STD_LOGIC; 
  signal trivium_state_cmp_eq0002_0 : STD_LOGIC; 
  signal trivium_z_reg_7_0_xor0003 : STD_LOGIC; 
  signal trivium_z_reg_7_0_xor0001 : STD_LOGIC; 
  signal state_FSM_FFd5_5004 : STD_LOGIC; 
  signal trivRst_shift20_5005 : STD_LOGIC; 
  signal trivium_s_reg_285_Q : STD_LOGIC; 
  signal trivium_s_reg_80_Q : STD_LOGIC; 
  signal trivium_s_reg_911_5008 : STD_LOGIC; 
  signal trivium_s_reg_91_Q : STD_LOGIC; 
  signal trivRst_shift10_5010 : STD_LOGIC; 
  signal trivium_s_reg_92_Q : STD_LOGIC; 
  signal trivium_o_vld_5012 : STD_LOGIC; 
  signal state_FSM_FFd2_5013 : STD_LOGIC; 
  signal trivium_state_FSM_FFd1_5014 : STD_LOGIC; 
  signal trivium_state_FSM_FFd2_5015 : STD_LOGIC; 
  signal trivRst_shift1_5061 : STD_LOGIC; 
  signal trivRst_shift2_5062 : STD_LOGIC; 
  signal trivRst_shift3_5063 : STD_LOGIC; 
  signal trivRst_shift4_5064 : STD_LOGIC; 
  signal trivRst_shift5_5065 : STD_LOGIC; 
  signal trivRst_shift6_5066 : STD_LOGIC; 
  signal trivRst_shift7_5067 : STD_LOGIC; 
  signal trivRst_shift8_5068 : STD_LOGIC; 
  signal trivRst_shift9_5069 : STD_LOGIC; 
  signal IV_not0001_0 : STD_LOGIC; 
  signal N59 : STD_LOGIC; 
  signal trivRst_shift11_5121 : STD_LOGIC; 
  signal trivRst_shift12_5122 : STD_LOGIC; 
  signal trivRst_shift21_5123 : STD_LOGIC; 
  signal trivRst_shift22_5124 : STD_LOGIC; 
  signal trivRst_shift13_5125 : STD_LOGIC; 
  signal trivRst_shift14_5126 : STD_LOGIC; 
  signal trivRst_shift31_5127 : STD_LOGIC; 
  signal trivRst_shift30_5128 : STD_LOGIC; 
  signal trivRst_shift32_5129 : STD_LOGIC; 
  signal trivRst_shift23_5130 : STD_LOGIC; 
  signal trivRst_shift24_5131 : STD_LOGIC; 
  signal trivRst_shift15_5132 : STD_LOGIC; 
  signal trivRst_shift16_5133 : STD_LOGIC; 
  signal trivRst_shift41_5134 : STD_LOGIC; 
  signal trivRst_shift40_5135 : STD_LOGIC; 
  signal trivRst_shift42_5136 : STD_LOGIC; 
  signal trivRst_shift33_5137 : STD_LOGIC; 
  signal trivRst_shift34_5138 : STD_LOGIC; 
  signal trivRst_shift25_5139 : STD_LOGIC; 
  signal trivRst_shift26_5140 : STD_LOGIC; 
  signal trivRst_shift17_5141 : STD_LOGIC; 
  signal trivRst_shift18_5142 : STD_LOGIC; 
  signal trivRst_shift51_5143 : STD_LOGIC; 
  signal trivRst_shift50_5144 : STD_LOGIC; 
  signal trivRst_shift52_5145 : STD_LOGIC; 
  signal trivRst_shift43_5146 : STD_LOGIC; 
  signal trivRst_shift44_5147 : STD_LOGIC; 
  signal trivRst_shift35_5148 : STD_LOGIC; 
  signal trivRst_shift36_5149 : STD_LOGIC; 
  signal trivRst_shift27_5150 : STD_LOGIC; 
  signal trivRst_shift28_5151 : STD_LOGIC; 
  signal trivRst_shift19_5152 : STD_LOGIC; 
  signal trivRst_shift61_5153 : STD_LOGIC; 
  signal trivRst_shift60_5154 : STD_LOGIC; 
  signal trivRst_shift62_5155 : STD_LOGIC; 
  signal trivRst_shift53_5156 : STD_LOGIC; 
  signal trivRst_shift54_5157 : STD_LOGIC; 
  signal trivRst_shift45_5158 : STD_LOGIC; 
  signal trivRst_shift46_5159 : STD_LOGIC; 
  signal trivRst_shift37_5160 : STD_LOGIC; 
  signal trivRst_shift38_5161 : STD_LOGIC; 
  signal trivRst_shift29_5162 : STD_LOGIC; 
  signal trivRst_shift63_5163 : STD_LOGIC; 
  signal trivRst_shift64_5164 : STD_LOGIC; 
  signal trivRst_shift55_5165 : STD_LOGIC; 
  signal trivRst_shift56_5166 : STD_LOGIC; 
  signal trivRst_shift47_5167 : STD_LOGIC; 
  signal trivRst_shift48_5168 : STD_LOGIC; 
  signal trivRst_shift39_5169 : STD_LOGIC; 
  signal trivRst_shift65_5170 : STD_LOGIC; 
  signal trivRst_shift57_5171 : STD_LOGIC; 
  signal trivRst_shift58_5172 : STD_LOGIC; 
  signal trivRst_shift49_5173 : STD_LOGIC; 
  signal trivRst_shift59_5174 : STD_LOGIC; 
  signal trivium_z_reg_0_not0001_0 : STD_LOGIC; 
  signal trivium_s_reg_99_Q : STD_LOGIC; 
  signal trivium_s_reg_100_Q : STD_LOGIC; 
  signal trivium_s_reg_101_Q : STD_LOGIC; 
  signal trivium_s_reg_102_Q : STD_LOGIC; 
  signal trivium_s_reg_109_Q : STD_LOGIC; 
  signal trivium_s_reg_110_Q : STD_LOGIC; 
  signal trivium_s_reg_103_Q : STD_LOGIC; 
  signal trivium_s_reg_111_Q : STD_LOGIC; 
  signal trivium_s_reg_104_Q : STD_LOGIC; 
  signal trivium_s_reg_112_Q : STD_LOGIC; 
  signal trivium_s_reg_119_Q : STD_LOGIC; 
  signal trivium_s_reg_120_Q : STD_LOGIC; 
  signal trivium_s_reg_105_Q : STD_LOGIC; 
  signal trivium_s_reg_113_Q : STD_LOGIC; 
  signal trivium_s_reg_121_Q : STD_LOGIC; 
  signal trivium_s_reg_106_Q : STD_LOGIC; 
  signal trivium_s_reg_114_Q : STD_LOGIC; 
  signal trivium_s_reg_122_Q : STD_LOGIC; 
  signal trivium_s_reg_129_Q : STD_LOGIC; 
  signal trivium_s_reg_130_Q : STD_LOGIC; 
  signal trivium_s_reg_107_Q : STD_LOGIC; 
  signal trivium_s_reg_115_Q : STD_LOGIC; 
  signal trivium_s_reg_123_Q : STD_LOGIC; 
  signal trivium_s_reg_131_Q : STD_LOGIC; 
  signal trivium_s_reg_108_Q : STD_LOGIC; 
  signal trivium_s_reg_116_Q : STD_LOGIC; 
  signal trivium_s_reg_124_Q : STD_LOGIC; 
  signal trivium_s_reg_132_Q : STD_LOGIC; 
  signal trivium_s_reg_139_Q : STD_LOGIC; 
  signal trivium_s_reg_140_Q : STD_LOGIC; 
  signal trivium_s_reg_117_Q : STD_LOGIC; 
  signal trivium_s_reg_125_Q : STD_LOGIC; 
  signal trivium_s_reg_133_Q : STD_LOGIC; 
  signal trivium_s_reg_141_Q : STD_LOGIC; 
  signal trivium_s_reg_118_Q : STD_LOGIC; 
  signal trivium_s_reg_126_Q : STD_LOGIC; 
  signal trivium_s_reg_134_Q : STD_LOGIC; 
  signal trivium_s_reg_142_Q : STD_LOGIC; 
  signal trivium_s_reg_149_Q : STD_LOGIC; 
  signal trivium_s_reg_150_Q : STD_LOGIC; 
  signal trivium_s_reg_127_Q : STD_LOGIC; 
  signal trivium_s_reg_135_Q : STD_LOGIC; 
  signal trivium_s_reg_143_Q : STD_LOGIC; 
  signal trivium_s_reg_151_Q : STD_LOGIC; 
  signal trivium_s_reg_128_Q : STD_LOGIC; 
  signal trivium_s_reg_136_Q : STD_LOGIC; 
  signal trivium_s_reg_144_Q : STD_LOGIC; 
  signal trivium_s_reg_152_Q : STD_LOGIC; 
  signal trivium_s_reg_159_Q : STD_LOGIC; 
  signal trivium_s_reg_160_Q : STD_LOGIC; 
  signal trivium_s_reg_137_Q : STD_LOGIC; 
  signal trivium_s_reg_145_Q : STD_LOGIC; 
  signal trivium_s_reg_153_Q : STD_LOGIC; 
  signal trivium_s_reg_161_Q : STD_LOGIC; 
  signal trivium_s_reg_169_Q : STD_LOGIC; 
  signal trivium_s_reg_170_Q : STD_LOGIC; 
  signal trivium_s_reg_138_Q : STD_LOGIC; 
  signal trivium_s_reg_146_Q : STD_LOGIC; 
  signal trivium_s_reg_154_Q : STD_LOGIC; 
  signal trivium_s_reg_163_Q : STD_LOGIC; 
  signal trivium_s_reg_171_Q : STD_LOGIC; 
  signal trivium_s_reg_147_Q : STD_LOGIC; 
  signal trivium_s_reg_155_Q : STD_LOGIC; 
  signal trivium_s_reg_164_Q : STD_LOGIC; 
  signal trivium_s_reg_172_Q : STD_LOGIC; 
  signal trivium_s_reg_148_Q : STD_LOGIC; 
  signal trivium_s_reg_156_Q : STD_LOGIC; 
  signal trivium_s_reg_165_Q : STD_LOGIC; 
  signal trivium_s_reg_173_Q : STD_LOGIC; 
  signal trivium_s_reg_157_Q : STD_LOGIC; 
  signal trivium_s_reg_166_Q : STD_LOGIC; 
  signal trivium_s_reg_174_Q : STD_LOGIC; 
  signal trivium_s_reg_158_Q : STD_LOGIC; 
  signal trivium_s_reg_167_Q : STD_LOGIC; 
  signal trivium_s_reg_168_Q : STD_LOGIC; 
  signal trivium_s_reg_286_Q : STD_LOGIC; 
  signal trivium_s_reg_287_Q : STD_LOGIC; 
  signal trivium_s_reg_288_Q : STD_LOGIC; 
  signal trivium_s_reg_93_Q : STD_LOGIC; 
  signal trivium_s_reg_66_Q : STD_LOGIC; 
  signal trivium_s_reg_94_Q : STD_LOGIC; 
  signal trivium_s_reg_69_Q : STD_LOGIC; 
  signal trivium_s_reg_1_Q : STD_LOGIC; 
  signal trivium_s_reg_9_Q : STD_LOGIC; 
  signal trivium_s_reg_10_Q : STD_LOGIC; 
  signal trivium_s_reg_11_Q : STD_LOGIC; 
  signal trivium_s_reg_12_Q : STD_LOGIC; 
  signal trivium_s_reg_19_Q : STD_LOGIC; 
  signal trivium_s_reg_20_Q : STD_LOGIC; 
  signal trivium_s_reg_13_Q : STD_LOGIC; 
  signal trivium_s_reg_21_Q : STD_LOGIC; 
  signal trivium_s_reg_14_Q : STD_LOGIC; 
  signal trivium_s_reg_22_Q : STD_LOGIC; 
  signal trivium_s_reg_29_Q : STD_LOGIC; 
  signal trivium_s_reg_30_Q : STD_LOGIC; 
  signal trivium_s_reg_15_Q : STD_LOGIC; 
  signal trivium_s_reg_23_Q : STD_LOGIC; 
  signal trivium_s_reg_31_Q : STD_LOGIC; 
  signal trivium_s_reg_16_Q : STD_LOGIC; 
  signal trivium_s_reg_24_Q : STD_LOGIC; 
  signal trivium_s_reg_32_Q : STD_LOGIC; 
  signal trivium_s_reg_39_Q : STD_LOGIC; 
  signal trivium_s_reg_40_Q : STD_LOGIC; 
  signal trivium_s_reg_17_Q : STD_LOGIC; 
  signal trivium_s_reg_25_Q : STD_LOGIC; 
  signal trivium_s_reg_33_Q : STD_LOGIC; 
  signal trivium_s_reg_41_Q : STD_LOGIC; 
  signal trivium_s_reg_18_Q : STD_LOGIC; 
  signal trivium_s_reg_26_Q : STD_LOGIC; 
  signal trivium_s_reg_34_Q : STD_LOGIC; 
  signal trivium_s_reg_42_Q : STD_LOGIC; 
  signal trivium_s_reg_49_Q : STD_LOGIC; 
  signal trivium_s_reg_50_Q : STD_LOGIC; 
  signal trivium_s_reg_27_Q : STD_LOGIC; 
  signal trivium_s_reg_35_Q : STD_LOGIC; 
  signal trivium_s_reg_43_Q : STD_LOGIC; 
  signal trivium_s_reg_51_Q : STD_LOGIC; 
  signal trivium_s_reg_28_Q : STD_LOGIC; 
  signal trivium_s_reg_36_Q : STD_LOGIC; 
  signal trivium_s_reg_44_Q : STD_LOGIC; 
  signal trivium_s_reg_52_Q : STD_LOGIC; 
  signal trivium_s_reg_59_Q : STD_LOGIC; 
  signal trivium_s_reg_60_Q : STD_LOGIC; 
  signal trivium_s_reg_37_Q : STD_LOGIC; 
  signal trivium_s_reg_45_Q : STD_LOGIC; 
  signal trivium_s_reg_53_Q : STD_LOGIC; 
  signal trivium_s_reg_61_Q : STD_LOGIC; 
  signal trivium_s_reg_70_Q : STD_LOGIC; 
  signal trivium_s_reg_38_Q : STD_LOGIC; 
  signal trivium_s_reg_46_Q : STD_LOGIC; 
  signal trivium_s_reg_54_Q : STD_LOGIC; 
  signal trivium_s_reg_62_Q : STD_LOGIC; 
  signal trivium_s_reg_71_Q : STD_LOGIC; 
  signal trivium_s_reg_47_Q : STD_LOGIC; 
  signal trivium_s_reg_55_Q : STD_LOGIC; 
  signal trivium_s_reg_63_Q : STD_LOGIC; 
  signal trivium_s_reg_72_Q : STD_LOGIC; 
  signal trivium_s_reg_79_Q : STD_LOGIC; 
  signal trivium_s_reg_48_Q : STD_LOGIC; 
  signal trivium_s_reg_56_Q : STD_LOGIC; 
  signal trivium_s_reg_64_Q : STD_LOGIC; 
  signal trivium_s_reg_73_Q : STD_LOGIC; 
  signal trivium_s_reg_57_Q : STD_LOGIC; 
  signal trivium_s_reg_65_Q : STD_LOGIC; 
  signal trivium_s_reg_74_Q : STD_LOGIC; 
  signal trivium_s_reg_58_Q : STD_LOGIC; 
  signal trivium_s_reg_67_Q : STD_LOGIC; 
  signal trivium_s_reg_75_Q : STD_LOGIC; 
  signal trivium_s_reg_68_Q : STD_LOGIC; 
  signal trivium_s_reg_76_Q : STD_LOGIC; 
  signal trivium_s_reg_77_Q : STD_LOGIC; 
  signal trivium_s_reg_78_Q : STD_LOGIC; 
  signal trivium_s_reg_95_Q : STD_LOGIC; 
  signal trivium_s_reg_96_Q : STD_LOGIC; 
  signal trivium_s_reg_97_Q : STD_LOGIC; 
  signal trivium_s_reg_98_Q : STD_LOGIC; 
  signal trivium_s_reg_2_Q : STD_LOGIC; 
  signal trivium_s_reg_3_Q : STD_LOGIC; 
  signal trivium_s_reg_4_Q : STD_LOGIC; 
  signal trivium_s_reg_5_Q : STD_LOGIC; 
  signal trivium_s_reg_6_Q : STD_LOGIC; 
  signal trivium_s_reg_7_Q : STD_LOGIC; 
  signal trivium_s_reg_8_Q : STD_LOGIC; 
  signal trivium_Result_0_1_XORF_5777 : STD_LOGIC; 
  signal trivium_Result_0_1_LOGIC_ONE_5776 : STD_LOGIC; 
  signal trivium_Result_0_1_CYINIT_5775 : STD_LOGIC; 
  signal trivium_Result_0_1_CYSELF_5766 : STD_LOGIC; 
  signal trivium_Result_0_1_BXINV_5764 : STD_LOGIC; 
  signal trivium_Result_0_1_XORG_5762 : STD_LOGIC; 
  signal trivium_Result_0_1_CYMUXG_5761 : STD_LOGIC; 
  signal trivium_Mcount_count2_cy_0_Q : STD_LOGIC; 
  signal trivium_Result_0_1_LOGIC_ZERO_5759 : STD_LOGIC; 
  signal trivium_Result_0_1_CYSELG_5750 : STD_LOGIC; 
  signal trivium_Result_0_1_G : STD_LOGIC; 
  signal trivium_Result_2_1_XORF_5815 : STD_LOGIC; 
  signal trivium_Result_2_1_CYINIT_5814 : STD_LOGIC; 
  signal trivium_Result_2_1_F : STD_LOGIC; 
  signal trivium_Result_2_1_XORG_5803 : STD_LOGIC; 
  signal trivium_Mcount_count2_cy_2_Q : STD_LOGIC; 
  signal trivium_Result_2_1_CYSELF_5801 : STD_LOGIC; 
  signal trivium_Result_2_1_CYMUXFAST_5800 : STD_LOGIC; 
  signal trivium_Result_2_1_CYAND_5799 : STD_LOGIC; 
  signal trivium_Result_2_1_FASTCARRY_5798 : STD_LOGIC; 
  signal trivium_Result_2_1_CYMUXG2_5797 : STD_LOGIC; 
  signal trivium_Result_2_1_CYMUXF2_5796 : STD_LOGIC; 
  signal trivium_Result_2_1_LOGIC_ZERO_5795 : STD_LOGIC; 
  signal trivium_Result_2_1_CYSELG_5786 : STD_LOGIC; 
  signal trivium_Result_2_1_G : STD_LOGIC; 
  signal trivium_Result_4_1_XORF_5853 : STD_LOGIC; 
  signal trivium_Result_4_1_CYINIT_5852 : STD_LOGIC; 
  signal trivium_Result_4_1_F : STD_LOGIC; 
  signal trivium_Result_4_1_XORG_5841 : STD_LOGIC; 
  signal trivium_Mcount_count2_cy_4_Q : STD_LOGIC; 
  signal trivium_Result_4_1_CYSELF_5839 : STD_LOGIC; 
  signal trivium_Result_4_1_CYMUXFAST_5838 : STD_LOGIC; 
  signal trivium_Result_4_1_CYAND_5837 : STD_LOGIC; 
  signal trivium_Result_4_1_FASTCARRY_5836 : STD_LOGIC; 
  signal trivium_Result_4_1_CYMUXG2_5835 : STD_LOGIC; 
  signal trivium_Result_4_1_CYMUXF2_5834 : STD_LOGIC; 
  signal trivium_Result_4_1_LOGIC_ZERO_5833 : STD_LOGIC; 
  signal trivium_Result_4_1_CYSELG_5824 : STD_LOGIC; 
  signal trivium_Result_4_1_G : STD_LOGIC; 
  signal trivium_Result_6_1_XORF_5891 : STD_LOGIC; 
  signal trivium_Result_6_1_CYINIT_5890 : STD_LOGIC; 
  signal trivium_Result_6_1_F : STD_LOGIC; 
  signal trivium_Result_6_1_XORG_5879 : STD_LOGIC; 
  signal trivium_Mcount_count2_cy_6_Q : STD_LOGIC; 
  signal trivium_Result_6_1_CYSELF_5877 : STD_LOGIC; 
  signal trivium_Result_6_1_CYMUXFAST_5876 : STD_LOGIC; 
  signal trivium_Result_6_1_CYAND_5875 : STD_LOGIC; 
  signal trivium_Result_6_1_FASTCARRY_5874 : STD_LOGIC; 
  signal trivium_Result_6_1_CYMUXG2_5873 : STD_LOGIC; 
  signal trivium_Result_6_1_CYMUXF2_5872 : STD_LOGIC; 
  signal trivium_Result_6_1_LOGIC_ZERO_5871 : STD_LOGIC; 
  signal trivium_Result_6_1_CYSELG_5862 : STD_LOGIC; 
  signal trivium_Result_6_1_G : STD_LOGIC; 
  signal trivium_Result_8_1_XORF_5929 : STD_LOGIC; 
  signal trivium_Result_8_1_CYINIT_5928 : STD_LOGIC; 
  signal trivium_Result_8_1_F : STD_LOGIC; 
  signal trivium_Result_8_1_XORG_5917 : STD_LOGIC; 
  signal trivium_Mcount_count2_cy_8_Q : STD_LOGIC; 
  signal trivium_Result_8_1_CYSELF_5915 : STD_LOGIC; 
  signal trivium_Result_8_1_CYMUXFAST_5914 : STD_LOGIC; 
  signal trivium_Result_8_1_CYAND_5913 : STD_LOGIC; 
  signal trivium_Result_8_1_FASTCARRY_5912 : STD_LOGIC; 
  signal trivium_Result_8_1_CYMUXG2_5911 : STD_LOGIC; 
  signal trivium_Result_8_1_CYMUXF2_5910 : STD_LOGIC; 
  signal trivium_Result_8_1_LOGIC_ZERO_5909 : STD_LOGIC; 
  signal trivium_Result_8_1_CYSELG_5900 : STD_LOGIC; 
  signal trivium_Result_8_1_G : STD_LOGIC; 
  signal trivium_Result_10_1_XORF_5967 : STD_LOGIC; 
  signal trivium_Result_10_1_CYINIT_5966 : STD_LOGIC; 
  signal trivium_Result_10_1_F : STD_LOGIC; 
  signal trivium_Result_10_1_XORG_5955 : STD_LOGIC; 
  signal trivium_Mcount_count2_cy_10_Q : STD_LOGIC; 
  signal trivium_Result_10_1_CYSELF_5953 : STD_LOGIC; 
  signal trivium_Result_10_1_CYMUXFAST_5952 : STD_LOGIC; 
  signal trivium_Result_10_1_CYAND_5951 : STD_LOGIC; 
  signal trivium_Result_10_1_FASTCARRY_5950 : STD_LOGIC; 
  signal trivium_Result_10_1_CYMUXG2_5949 : STD_LOGIC; 
  signal trivium_Result_10_1_CYMUXF2_5948 : STD_LOGIC; 
  signal trivium_Result_10_1_LOGIC_ZERO_5947 : STD_LOGIC; 
  signal trivium_Result_10_1_CYSELG_5938 : STD_LOGIC; 
  signal trivium_Result_10_1_G : STD_LOGIC; 
  signal trivium_Result_12_1_XORF_6005 : STD_LOGIC; 
  signal trivium_Result_12_1_CYINIT_6004 : STD_LOGIC; 
  signal trivium_Result_12_1_F : STD_LOGIC; 
  signal trivium_Result_12_1_XORG_5993 : STD_LOGIC; 
  signal trivium_Mcount_count2_cy_12_Q : STD_LOGIC; 
  signal trivium_Result_12_1_CYSELF_5991 : STD_LOGIC; 
  signal trivium_Result_12_1_CYMUXFAST_5990 : STD_LOGIC; 
  signal trivium_Result_12_1_CYAND_5989 : STD_LOGIC; 
  signal trivium_Result_12_1_FASTCARRY_5988 : STD_LOGIC; 
  signal trivium_Result_12_1_CYMUXG2_5987 : STD_LOGIC; 
  signal trivium_Result_12_1_CYMUXF2_5986 : STD_LOGIC; 
  signal trivium_Result_12_1_LOGIC_ZERO_5985 : STD_LOGIC; 
  signal trivium_Result_12_1_CYSELG_5976 : STD_LOGIC; 
  signal trivium_Result_12_1_G : STD_LOGIC; 
  signal trivium_Result_14_1_XORF_6043 : STD_LOGIC; 
  signal trivium_Result_14_1_CYINIT_6042 : STD_LOGIC; 
  signal trivium_Result_14_1_F : STD_LOGIC; 
  signal trivium_Result_14_1_XORG_6031 : STD_LOGIC; 
  signal trivium_Mcount_count2_cy_14_Q : STD_LOGIC; 
  signal trivium_Result_14_1_CYSELF_6029 : STD_LOGIC; 
  signal trivium_Result_14_1_CYMUXFAST_6028 : STD_LOGIC; 
  signal trivium_Result_14_1_CYAND_6027 : STD_LOGIC; 
  signal trivium_Result_14_1_FASTCARRY_6026 : STD_LOGIC; 
  signal trivium_Result_14_1_CYMUXG2_6025 : STD_LOGIC; 
  signal trivium_Result_14_1_CYMUXF2_6024 : STD_LOGIC; 
  signal trivium_Result_14_1_LOGIC_ZERO_6023 : STD_LOGIC; 
  signal trivium_Result_14_1_CYSELG_6014 : STD_LOGIC; 
  signal trivium_Result_14_1_G : STD_LOGIC; 
  signal trivium_Result_16_1_XORF_6081 : STD_LOGIC; 
  signal trivium_Result_16_1_CYINIT_6080 : STD_LOGIC; 
  signal trivium_Result_16_1_F : STD_LOGIC; 
  signal trivium_Result_16_1_XORG_6069 : STD_LOGIC; 
  signal trivium_Mcount_count2_cy_16_Q : STD_LOGIC; 
  signal trivium_Result_16_1_CYSELF_6067 : STD_LOGIC; 
  signal trivium_Result_16_1_CYMUXFAST_6066 : STD_LOGIC; 
  signal trivium_Result_16_1_CYAND_6065 : STD_LOGIC; 
  signal trivium_Result_16_1_FASTCARRY_6064 : STD_LOGIC; 
  signal trivium_Result_16_1_CYMUXG2_6063 : STD_LOGIC; 
  signal trivium_Result_16_1_CYMUXF2_6062 : STD_LOGIC; 
  signal trivium_Result_16_1_LOGIC_ZERO_6061 : STD_LOGIC; 
  signal trivium_Result_16_1_CYSELG_6052 : STD_LOGIC; 
  signal trivium_Result_16_1_G : STD_LOGIC; 
  signal trivium_Result_18_1_XORF_6119 : STD_LOGIC; 
  signal trivium_Result_18_1_CYINIT_6118 : STD_LOGIC; 
  signal trivium_Result_18_1_F : STD_LOGIC; 
  signal trivium_Result_18_1_XORG_6107 : STD_LOGIC; 
  signal trivium_Mcount_count2_cy_18_Q : STD_LOGIC; 
  signal trivium_Result_18_1_CYSELF_6105 : STD_LOGIC; 
  signal trivium_Result_18_1_CYMUXFAST_6104 : STD_LOGIC; 
  signal trivium_Result_18_1_CYAND_6103 : STD_LOGIC; 
  signal trivium_Result_18_1_FASTCARRY_6102 : STD_LOGIC; 
  signal trivium_Result_18_1_CYMUXG2_6101 : STD_LOGIC; 
  signal trivium_Result_18_1_CYMUXF2_6100 : STD_LOGIC; 
  signal trivium_Result_18_1_LOGIC_ZERO_6099 : STD_LOGIC; 
  signal trivium_Result_18_1_CYSELG_6090 : STD_LOGIC; 
  signal trivium_Result_18_1_G : STD_LOGIC; 
  signal trivium_Result_20_1_XORF_6157 : STD_LOGIC; 
  signal trivium_Result_20_1_CYINIT_6156 : STD_LOGIC; 
  signal trivium_Result_20_1_F : STD_LOGIC; 
  signal trivium_Result_20_1_XORG_6145 : STD_LOGIC; 
  signal trivium_Mcount_count2_cy_20_Q : STD_LOGIC; 
  signal trivium_Result_20_1_CYSELF_6143 : STD_LOGIC; 
  signal trivium_Result_20_1_CYMUXFAST_6142 : STD_LOGIC; 
  signal trivium_Result_20_1_CYAND_6141 : STD_LOGIC; 
  signal trivium_Result_20_1_FASTCARRY_6140 : STD_LOGIC; 
  signal trivium_Result_20_1_CYMUXG2_6139 : STD_LOGIC; 
  signal trivium_Result_20_1_CYMUXF2_6138 : STD_LOGIC; 
  signal trivium_Result_20_1_LOGIC_ZERO_6137 : STD_LOGIC; 
  signal trivium_Result_20_1_CYSELG_6128 : STD_LOGIC; 
  signal trivium_Result_20_1_G : STD_LOGIC; 
  signal trivium_Result_22_1_XORF_6195 : STD_LOGIC; 
  signal trivium_Result_22_1_CYINIT_6194 : STD_LOGIC; 
  signal trivium_Result_22_1_F : STD_LOGIC; 
  signal trivium_Result_22_1_XORG_6183 : STD_LOGIC; 
  signal trivium_Mcount_count2_cy_22_Q : STD_LOGIC; 
  signal trivium_Result_22_1_CYSELF_6181 : STD_LOGIC; 
  signal trivium_Result_22_1_CYMUXFAST_6180 : STD_LOGIC; 
  signal trivium_Result_22_1_CYAND_6179 : STD_LOGIC; 
  signal trivium_Result_22_1_FASTCARRY_6178 : STD_LOGIC; 
  signal trivium_Result_22_1_CYMUXG2_6177 : STD_LOGIC; 
  signal trivium_Result_22_1_CYMUXF2_6176 : STD_LOGIC; 
  signal trivium_Result_22_1_LOGIC_ZERO_6175 : STD_LOGIC; 
  signal trivium_Result_22_1_CYSELG_6166 : STD_LOGIC; 
  signal trivium_Result_22_1_G : STD_LOGIC; 
  signal trivium_Result_24_1_XORF_6233 : STD_LOGIC; 
  signal trivium_Result_24_1_CYINIT_6232 : STD_LOGIC; 
  signal trivium_Result_24_1_F : STD_LOGIC; 
  signal trivium_Result_24_1_XORG_6221 : STD_LOGIC; 
  signal trivium_Mcount_count2_cy_24_Q : STD_LOGIC; 
  signal trivium_Result_24_1_CYSELF_6219 : STD_LOGIC; 
  signal trivium_Result_24_1_CYMUXFAST_6218 : STD_LOGIC; 
  signal trivium_Result_24_1_CYAND_6217 : STD_LOGIC; 
  signal trivium_Result_24_1_FASTCARRY_6216 : STD_LOGIC; 
  signal trivium_Result_24_1_CYMUXG2_6215 : STD_LOGIC; 
  signal trivium_Result_24_1_CYMUXF2_6214 : STD_LOGIC; 
  signal trivium_Result_24_1_LOGIC_ZERO_6213 : STD_LOGIC; 
  signal trivium_Result_24_1_CYSELG_6204 : STD_LOGIC; 
  signal trivium_Result_24_1_G : STD_LOGIC; 
  signal trivium_Result_26_1_XORF_6271 : STD_LOGIC; 
  signal trivium_Result_26_1_CYINIT_6270 : STD_LOGIC; 
  signal trivium_Result_26_1_F : STD_LOGIC; 
  signal trivium_Result_26_1_XORG_6259 : STD_LOGIC; 
  signal trivium_Mcount_count2_cy_26_Q : STD_LOGIC; 
  signal trivium_Result_26_1_CYSELF_6257 : STD_LOGIC; 
  signal trivium_Result_26_1_CYMUXFAST_6256 : STD_LOGIC; 
  signal trivium_Result_26_1_CYAND_6255 : STD_LOGIC; 
  signal trivium_Result_26_1_FASTCARRY_6254 : STD_LOGIC; 
  signal trivium_Result_26_1_CYMUXG2_6253 : STD_LOGIC; 
  signal trivium_Result_26_1_CYMUXF2_6252 : STD_LOGIC; 
  signal trivium_Result_26_1_LOGIC_ZERO_6251 : STD_LOGIC; 
  signal trivium_Result_26_1_CYSELG_6242 : STD_LOGIC; 
  signal trivium_Result_26_1_G : STD_LOGIC; 
  signal trivium_Result_28_1_XORF_6309 : STD_LOGIC; 
  signal trivium_Result_28_1_CYINIT_6308 : STD_LOGIC; 
  signal trivium_Result_28_1_F : STD_LOGIC; 
  signal trivium_Result_28_1_XORG_6297 : STD_LOGIC; 
  signal trivium_Mcount_count2_cy_28_Q : STD_LOGIC; 
  signal trivium_Result_28_1_CYSELF_6295 : STD_LOGIC; 
  signal trivium_Result_28_1_CYMUXFAST_6294 : STD_LOGIC; 
  signal trivium_Result_28_1_CYAND_6293 : STD_LOGIC; 
  signal trivium_Result_28_1_FASTCARRY_6292 : STD_LOGIC; 
  signal trivium_Result_28_1_CYMUXG2_6291 : STD_LOGIC; 
  signal trivium_Result_28_1_CYMUXF2_6290 : STD_LOGIC; 
  signal trivium_Result_28_1_LOGIC_ZERO_6289 : STD_LOGIC; 
  signal trivium_Result_28_1_CYSELG_6280 : STD_LOGIC; 
  signal trivium_Result_28_1_G : STD_LOGIC; 
  signal trivium_Result_30_1_XORF_6340 : STD_LOGIC; 
  signal trivium_Result_30_1_LOGIC_ZERO_6339 : STD_LOGIC; 
  signal trivium_Result_30_1_CYINIT_6338 : STD_LOGIC; 
  signal trivium_Result_30_1_CYSELF_6329 : STD_LOGIC; 
  signal trivium_Result_30_1_F : STD_LOGIC; 
  signal trivium_Result_30_1_XORG_6326 : STD_LOGIC; 
  signal trivium_Mcount_count2_cy_30_Q : STD_LOGIC; 
  signal trivium_count2_31_rt_6323 : STD_LOGIC; 
  signal LED_flash_cnt_0_DXMUX_6389 : STD_LOGIC; 
  signal LED_flash_cnt_0_XORF_6387 : STD_LOGIC; 
  signal LED_flash_cnt_0_LOGIC_ONE_6386 : STD_LOGIC; 
  signal LED_flash_cnt_0_CYINIT_6385 : STD_LOGIC; 
  signal LED_flash_cnt_0_CYSELF_6376 : STD_LOGIC; 
  signal LED_flash_cnt_0_BXINV_6374 : STD_LOGIC; 
  signal LED_flash_cnt_0_DYMUX_6367 : STD_LOGIC; 
  signal LED_flash_cnt_0_XORG_6365 : STD_LOGIC; 
  signal LED_flash_cnt_0_CYMUXG_6364 : STD_LOGIC; 
  signal Mcount_LED_flash_cnt_cy_0_Q : STD_LOGIC; 
  signal LED_flash_cnt_0_LOGIC_ZERO_6362 : STD_LOGIC; 
  signal LED_flash_cnt_0_CYSELG_6353 : STD_LOGIC; 
  signal LED_flash_cnt_0_G : STD_LOGIC; 
  signal LED_flash_cnt_0_SRINV_6351 : STD_LOGIC; 
  signal LED_flash_cnt_0_CLKINV_6350 : STD_LOGIC; 
  signal LED_flash_cnt_2_DXMUX_6445 : STD_LOGIC; 
  signal LED_flash_cnt_2_XORF_6443 : STD_LOGIC; 
  signal LED_flash_cnt_2_CYINIT_6442 : STD_LOGIC; 
  signal LED_flash_cnt_2_F : STD_LOGIC; 
  signal LED_flash_cnt_2_DYMUX_6426 : STD_LOGIC; 
  signal LED_flash_cnt_2_XORG_6424 : STD_LOGIC; 
  signal Mcount_LED_flash_cnt_cy_2_Q : STD_LOGIC; 
  signal LED_flash_cnt_2_CYSELF_6422 : STD_LOGIC; 
  signal LED_flash_cnt_2_CYMUXFAST_6421 : STD_LOGIC; 
  signal LED_flash_cnt_2_CYAND_6420 : STD_LOGIC; 
  signal LED_flash_cnt_2_FASTCARRY_6419 : STD_LOGIC; 
  signal LED_flash_cnt_2_CYMUXG2_6418 : STD_LOGIC; 
  signal LED_flash_cnt_2_CYMUXF2_6417 : STD_LOGIC; 
  signal LED_flash_cnt_2_LOGIC_ZERO_6416 : STD_LOGIC; 
  signal LED_flash_cnt_2_CYSELG_6407 : STD_LOGIC; 
  signal LED_flash_cnt_2_G : STD_LOGIC; 
  signal LED_flash_cnt_2_SRINV_6405 : STD_LOGIC; 
  signal LED_flash_cnt_2_CLKINV_6404 : STD_LOGIC; 
  signal LED_flash_cnt_4_DXMUX_6501 : STD_LOGIC; 
  signal LED_flash_cnt_4_XORF_6499 : STD_LOGIC; 
  signal LED_flash_cnt_4_CYINIT_6498 : STD_LOGIC; 
  signal LED_flash_cnt_4_F : STD_LOGIC; 
  signal LED_flash_cnt_4_DYMUX_6482 : STD_LOGIC; 
  signal LED_flash_cnt_4_XORG_6480 : STD_LOGIC; 
  signal Mcount_LED_flash_cnt_cy_4_Q : STD_LOGIC; 
  signal LED_flash_cnt_4_CYSELF_6478 : STD_LOGIC; 
  signal LED_flash_cnt_4_CYMUXFAST_6477 : STD_LOGIC; 
  signal LED_flash_cnt_4_CYAND_6476 : STD_LOGIC; 
  signal LED_flash_cnt_4_FASTCARRY_6475 : STD_LOGIC; 
  signal LED_flash_cnt_4_CYMUXG2_6474 : STD_LOGIC; 
  signal LED_flash_cnt_4_CYMUXF2_6473 : STD_LOGIC; 
  signal LED_flash_cnt_4_LOGIC_ZERO_6472 : STD_LOGIC; 
  signal LED_flash_cnt_4_CYSELG_6463 : STD_LOGIC; 
  signal LED_flash_cnt_4_G : STD_LOGIC; 
  signal LED_flash_cnt_4_SRINV_6461 : STD_LOGIC; 
  signal LED_flash_cnt_4_CLKINV_6460 : STD_LOGIC; 
  signal LED_flash_cnt_6_DXMUX_6557 : STD_LOGIC; 
  signal LED_flash_cnt_6_XORF_6555 : STD_LOGIC; 
  signal LED_flash_cnt_6_CYINIT_6554 : STD_LOGIC; 
  signal LED_flash_cnt_6_F : STD_LOGIC; 
  signal LED_flash_cnt_6_DYMUX_6538 : STD_LOGIC; 
  signal LED_flash_cnt_6_XORG_6536 : STD_LOGIC; 
  signal Mcount_LED_flash_cnt_cy_6_Q : STD_LOGIC; 
  signal LED_flash_cnt_6_CYSELF_6534 : STD_LOGIC; 
  signal LED_flash_cnt_6_CYMUXFAST_6533 : STD_LOGIC; 
  signal LED_flash_cnt_6_CYAND_6532 : STD_LOGIC; 
  signal LED_flash_cnt_6_FASTCARRY_6531 : STD_LOGIC; 
  signal LED_flash_cnt_6_CYMUXG2_6530 : STD_LOGIC; 
  signal LED_flash_cnt_6_CYMUXF2_6529 : STD_LOGIC; 
  signal LED_flash_cnt_6_LOGIC_ZERO_6528 : STD_LOGIC; 
  signal LED_flash_cnt_6_CYSELG_6519 : STD_LOGIC; 
  signal LED_flash_cnt_6_G : STD_LOGIC; 
  signal LED_flash_cnt_6_SRINV_6517 : STD_LOGIC; 
  signal LED_flash_cnt_6_CLKINV_6516 : STD_LOGIC; 
  signal LED_flash_cnt_8_DXMUX_6606 : STD_LOGIC; 
  signal LED_flash_cnt_8_XORF_6604 : STD_LOGIC; 
  signal LED_flash_cnt_8_LOGIC_ZERO_6603 : STD_LOGIC; 
  signal LED_flash_cnt_8_CYINIT_6602 : STD_LOGIC; 
  signal LED_flash_cnt_8_CYSELF_6593 : STD_LOGIC; 
  signal LED_flash_cnt_8_F : STD_LOGIC; 
  signal LED_flash_cnt_8_DYMUX_6585 : STD_LOGIC; 
  signal LED_flash_cnt_8_XORG_6583 : STD_LOGIC; 
  signal Mcount_LED_flash_cnt_cy_8_Q : STD_LOGIC; 
  signal LED_flash_cnt_9_rt_6580 : STD_LOGIC; 
  signal LED_flash_cnt_8_SRINV_6572 : STD_LOGIC; 
  signal LED_flash_cnt_8_CLKINV_6571 : STD_LOGIC; 
  signal state_cmp_eq0000_wg_cy_1_CYINIT_6641 : STD_LOGIC; 
  signal state_cmp_eq0000_wg_cy_1_CYSELF_6635 : STD_LOGIC; 
  signal state_cmp_eq0000_wg_cy_1_BXINV_6633 : STD_LOGIC; 
  signal state_cmp_eq0000_wg_cy_1_CYMUXG_6632 : STD_LOGIC; 
  signal state_cmp_eq0000_wg_cy_1_LOGIC_ZERO_6630 : STD_LOGIC; 
  signal state_cmp_eq0000_wg_cy_1_CYSELG_6624 : STD_LOGIC; 
  signal state_cmp_eq0000_wg_cy_3_CYSELF_6665 : STD_LOGIC; 
  signal state_cmp_eq0000_wg_cy_3_CYMUXFAST_6664 : STD_LOGIC; 
  signal state_cmp_eq0000_wg_cy_3_CYAND_6663 : STD_LOGIC; 
  signal state_cmp_eq0000_wg_cy_3_FASTCARRY_6662 : STD_LOGIC; 
  signal state_cmp_eq0000_wg_cy_3_CYMUXG2_6661 : STD_LOGIC; 
  signal state_cmp_eq0000_wg_cy_3_CYMUXF2_6660 : STD_LOGIC; 
  signal state_cmp_eq0000_wg_cy_3_LOGIC_ZERO_6659 : STD_LOGIC; 
  signal state_cmp_eq0000_wg_cy_3_CYSELG_6653 : STD_LOGIC; 
  signal state_cmp_eq0000_wg_cy_5_CYSELF_6695 : STD_LOGIC; 
  signal state_cmp_eq0000_wg_cy_5_CYMUXFAST_6694 : STD_LOGIC; 
  signal state_cmp_eq0000_wg_cy_5_CYAND_6693 : STD_LOGIC; 
  signal state_cmp_eq0000_wg_cy_5_FASTCARRY_6692 : STD_LOGIC; 
  signal state_cmp_eq0000_wg_cy_5_CYMUXG2_6691 : STD_LOGIC; 
  signal state_cmp_eq0000_wg_cy_5_CYMUXF2_6690 : STD_LOGIC; 
  signal state_cmp_eq0000_wg_cy_5_LOGIC_ZERO_6689 : STD_LOGIC; 
  signal state_cmp_eq0000_wg_cy_5_CYSELG_6683 : STD_LOGIC; 
  signal state_cmp_eq0000_CYSELF_6725 : STD_LOGIC; 
  signal state_cmp_eq0000_CYMUXFAST_6724 : STD_LOGIC; 
  signal state_cmp_eq0000_CYAND_6723 : STD_LOGIC; 
  signal state_cmp_eq0000_FASTCARRY_6722 : STD_LOGIC; 
  signal state_cmp_eq0000_CYMUXG2_6721 : STD_LOGIC; 
  signal state_cmp_eq0000_CYMUXF2_6720 : STD_LOGIC; 
  signal state_cmp_eq0000_LOGIC_ZERO_6719 : STD_LOGIC; 
  signal state_cmp_eq0000_CYSELG_6713 : STD_LOGIC; 
  signal trivium_count_0_DXMUX_6782 : STD_LOGIC; 
  signal trivium_count_0_XORF_6780 : STD_LOGIC; 
  signal trivium_count_0_LOGIC_ONE_6779 : STD_LOGIC; 
  signal trivium_count_0_CYINIT_6778 : STD_LOGIC; 
  signal trivium_count_0_CYSELF_6769 : STD_LOGIC; 
  signal trivium_count_0_BXINV_6767 : STD_LOGIC; 
  signal trivium_count_0_DYMUX_6759 : STD_LOGIC; 
  signal trivium_count_0_XORG_6757 : STD_LOGIC; 
  signal trivium_count_0_CYMUXG_6756 : STD_LOGIC; 
  signal trivium_Mcount_count_cy_0_Q : STD_LOGIC; 
  signal trivium_count_0_LOGIC_ZERO_6754 : STD_LOGIC; 
  signal trivium_count_0_CYSELG_6745 : STD_LOGIC; 
  signal trivium_count_0_G : STD_LOGIC; 
  signal trivium_count_0_SRINV_6743 : STD_LOGIC; 
  signal trivium_count_0_CLKINV_6742 : STD_LOGIC; 
  signal trivium_count_0_CEINV_6741 : STD_LOGIC; 
  signal trivium_count_2_DXMUX_6841 : STD_LOGIC; 
  signal trivium_count_2_XORF_6839 : STD_LOGIC; 
  signal trivium_count_2_CYINIT_6838 : STD_LOGIC; 
  signal trivium_count_2_F : STD_LOGIC; 
  signal trivium_count_2_DYMUX_6821 : STD_LOGIC; 
  signal trivium_count_2_XORG_6819 : STD_LOGIC; 
  signal trivium_Mcount_count_cy_2_Q : STD_LOGIC; 
  signal trivium_count_2_CYSELF_6817 : STD_LOGIC; 
  signal trivium_count_2_CYMUXFAST_6816 : STD_LOGIC; 
  signal trivium_count_2_CYAND_6815 : STD_LOGIC; 
  signal trivium_count_2_FASTCARRY_6814 : STD_LOGIC; 
  signal trivium_count_2_CYMUXG2_6813 : STD_LOGIC; 
  signal trivium_count_2_CYMUXF2_6812 : STD_LOGIC; 
  signal trivium_count_2_LOGIC_ZERO_6811 : STD_LOGIC; 
  signal trivium_count_2_CYSELG_6802 : STD_LOGIC; 
  signal trivium_count_2_G : STD_LOGIC; 
  signal trivium_count_2_SRINV_6800 : STD_LOGIC; 
  signal trivium_count_2_CLKINV_6799 : STD_LOGIC; 
  signal trivium_count_2_CEINV_6798 : STD_LOGIC; 
  signal trivium_count_4_DXMUX_6901 : STD_LOGIC; 
  signal trivium_count_4_XORF_6899 : STD_LOGIC; 
  signal trivium_count_4_CYINIT_6898 : STD_LOGIC; 
  signal trivium_count_4_F : STD_LOGIC; 
  signal trivium_count_4_DYMUX_6881 : STD_LOGIC; 
  signal trivium_count_4_XORG_6879 : STD_LOGIC; 
  signal trivium_Mcount_count_cy_4_Q : STD_LOGIC; 
  signal trivium_count_4_CYSELF_6877 : STD_LOGIC; 
  signal trivium_count_4_CYMUXFAST_6876 : STD_LOGIC; 
  signal trivium_count_4_CYAND_6875 : STD_LOGIC; 
  signal trivium_count_4_FASTCARRY_6874 : STD_LOGIC; 
  signal trivium_count_4_CYMUXG2_6873 : STD_LOGIC; 
  signal trivium_count_4_CYMUXF2_6872 : STD_LOGIC; 
  signal trivium_count_4_LOGIC_ZERO_6871 : STD_LOGIC; 
  signal trivium_count_4_CYSELG_6862 : STD_LOGIC; 
  signal trivium_count_4_G : STD_LOGIC; 
  signal trivium_count_4_SRINV_6860 : STD_LOGIC; 
  signal trivium_count_4_CLKINV_6859 : STD_LOGIC; 
  signal trivium_count_4_CEINV_6858 : STD_LOGIC; 
  signal trivium_count_6_DXMUX_6961 : STD_LOGIC; 
  signal trivium_count_6_XORF_6959 : STD_LOGIC; 
  signal trivium_count_6_CYINIT_6958 : STD_LOGIC; 
  signal trivium_count_6_F : STD_LOGIC; 
  signal trivium_count_6_DYMUX_6941 : STD_LOGIC; 
  signal trivium_count_6_XORG_6939 : STD_LOGIC; 
  signal trivium_Mcount_count_cy_6_Q : STD_LOGIC; 
  signal trivium_count_6_CYSELF_6937 : STD_LOGIC; 
  signal trivium_count_6_CYMUXFAST_6936 : STD_LOGIC; 
  signal trivium_count_6_CYAND_6935 : STD_LOGIC; 
  signal trivium_count_6_FASTCARRY_6934 : STD_LOGIC; 
  signal trivium_count_6_CYMUXG2_6933 : STD_LOGIC; 
  signal trivium_count_6_CYMUXF2_6932 : STD_LOGIC; 
  signal trivium_count_6_LOGIC_ZERO_6931 : STD_LOGIC; 
  signal trivium_count_6_CYSELG_6922 : STD_LOGIC; 
  signal trivium_count_6_G : STD_LOGIC; 
  signal trivium_count_6_SRINV_6920 : STD_LOGIC; 
  signal trivium_count_6_CLKINV_6919 : STD_LOGIC; 
  signal trivium_count_6_CEINV_6918 : STD_LOGIC; 
  signal trivium_count_8_DXMUX_7021 : STD_LOGIC; 
  signal trivium_count_8_XORF_7019 : STD_LOGIC; 
  signal trivium_count_8_CYINIT_7018 : STD_LOGIC; 
  signal trivium_count_8_F : STD_LOGIC; 
  signal trivium_count_8_DYMUX_7001 : STD_LOGIC; 
  signal trivium_count_8_XORG_6999 : STD_LOGIC; 
  signal trivium_Mcount_count_cy_8_Q : STD_LOGIC; 
  signal trivium_count_8_CYSELF_6997 : STD_LOGIC; 
  signal trivium_count_8_CYMUXFAST_6996 : STD_LOGIC; 
  signal trivium_count_8_CYAND_6995 : STD_LOGIC; 
  signal trivium_count_8_FASTCARRY_6994 : STD_LOGIC; 
  signal trivium_count_8_CYMUXG2_6993 : STD_LOGIC; 
  signal trivium_count_8_CYMUXF2_6992 : STD_LOGIC; 
  signal trivium_count_8_LOGIC_ZERO_6991 : STD_LOGIC; 
  signal trivium_count_8_CYSELG_6982 : STD_LOGIC; 
  signal trivium_count_8_G : STD_LOGIC; 
  signal trivium_count_8_SRINV_6980 : STD_LOGIC; 
  signal trivium_count_8_CLKINV_6979 : STD_LOGIC; 
  signal trivium_count_8_CEINV_6978 : STD_LOGIC; 
  signal trivium_count_10_DXMUX_7081 : STD_LOGIC; 
  signal trivium_count_10_XORF_7079 : STD_LOGIC; 
  signal trivium_count_10_CYINIT_7078 : STD_LOGIC; 
  signal trivium_count_10_F : STD_LOGIC; 
  signal trivium_count_10_DYMUX_7061 : STD_LOGIC; 
  signal trivium_count_10_XORG_7059 : STD_LOGIC; 
  signal trivium_Mcount_count_cy_10_Q : STD_LOGIC; 
  signal trivium_count_10_CYSELF_7057 : STD_LOGIC; 
  signal trivium_count_10_CYMUXFAST_7056 : STD_LOGIC; 
  signal trivium_count_10_CYAND_7055 : STD_LOGIC; 
  signal trivium_count_10_FASTCARRY_7054 : STD_LOGIC; 
  signal trivium_count_10_CYMUXG2_7053 : STD_LOGIC; 
  signal trivium_count_10_CYMUXF2_7052 : STD_LOGIC; 
  signal trivium_count_10_LOGIC_ZERO_7051 : STD_LOGIC; 
  signal trivium_count_10_CYSELG_7042 : STD_LOGIC; 
  signal trivium_count_10_G : STD_LOGIC; 
  signal trivium_count_10_SRINV_7040 : STD_LOGIC; 
  signal trivium_count_10_CLKINV_7039 : STD_LOGIC; 
  signal trivium_count_10_CEINV_7038 : STD_LOGIC; 
  signal trivium_count_12_DXMUX_7141 : STD_LOGIC; 
  signal trivium_count_12_XORF_7139 : STD_LOGIC; 
  signal trivium_count_12_CYINIT_7138 : STD_LOGIC; 
  signal trivium_count_12_F : STD_LOGIC; 
  signal trivium_count_12_DYMUX_7121 : STD_LOGIC; 
  signal trivium_count_12_XORG_7119 : STD_LOGIC; 
  signal trivium_Mcount_count_cy_12_Q : STD_LOGIC; 
  signal trivium_count_12_CYSELF_7117 : STD_LOGIC; 
  signal trivium_count_12_CYMUXFAST_7116 : STD_LOGIC; 
  signal trivium_count_12_CYAND_7115 : STD_LOGIC; 
  signal trivium_count_12_FASTCARRY_7114 : STD_LOGIC; 
  signal trivium_count_12_CYMUXG2_7113 : STD_LOGIC; 
  signal trivium_count_12_CYMUXF2_7112 : STD_LOGIC; 
  signal trivium_count_12_LOGIC_ZERO_7111 : STD_LOGIC; 
  signal trivium_count_12_CYSELG_7102 : STD_LOGIC; 
  signal trivium_count_12_G : STD_LOGIC; 
  signal trivium_count_12_SRINV_7100 : STD_LOGIC; 
  signal trivium_count_12_CLKINV_7099 : STD_LOGIC; 
  signal trivium_count_12_CEINV_7098 : STD_LOGIC; 
  signal trivium_count_14_DXMUX_7201 : STD_LOGIC; 
  signal trivium_count_14_XORF_7199 : STD_LOGIC; 
  signal trivium_count_14_CYINIT_7198 : STD_LOGIC; 
  signal trivium_count_14_F : STD_LOGIC; 
  signal trivium_count_14_DYMUX_7181 : STD_LOGIC; 
  signal trivium_count_14_XORG_7179 : STD_LOGIC; 
  signal trivium_Mcount_count_cy_14_Q : STD_LOGIC; 
  signal trivium_count_14_CYSELF_7177 : STD_LOGIC; 
  signal trivium_count_14_CYMUXFAST_7176 : STD_LOGIC; 
  signal trivium_count_14_CYAND_7175 : STD_LOGIC; 
  signal trivium_count_14_FASTCARRY_7174 : STD_LOGIC; 
  signal trivium_count_14_CYMUXG2_7173 : STD_LOGIC; 
  signal trivium_count_14_CYMUXF2_7172 : STD_LOGIC; 
  signal trivium_count_14_LOGIC_ZERO_7171 : STD_LOGIC; 
  signal trivium_count_14_CYSELG_7162 : STD_LOGIC; 
  signal trivium_count_14_G : STD_LOGIC; 
  signal trivium_count_14_SRINV_7160 : STD_LOGIC; 
  signal trivium_count_14_CLKINV_7159 : STD_LOGIC; 
  signal trivium_count_14_CEINV_7158 : STD_LOGIC; 
  signal trivium_count_16_DXMUX_7261 : STD_LOGIC; 
  signal trivium_count_16_XORF_7259 : STD_LOGIC; 
  signal trivium_count_16_CYINIT_7258 : STD_LOGIC; 
  signal trivium_count_16_F : STD_LOGIC; 
  signal trivium_count_16_DYMUX_7241 : STD_LOGIC; 
  signal trivium_count_16_XORG_7239 : STD_LOGIC; 
  signal trivium_Mcount_count_cy_16_Q : STD_LOGIC; 
  signal trivium_count_16_CYSELF_7237 : STD_LOGIC; 
  signal trivium_count_16_CYMUXFAST_7236 : STD_LOGIC; 
  signal trivium_count_16_CYAND_7235 : STD_LOGIC; 
  signal trivium_count_16_FASTCARRY_7234 : STD_LOGIC; 
  signal trivium_count_16_CYMUXG2_7233 : STD_LOGIC; 
  signal trivium_count_16_CYMUXF2_7232 : STD_LOGIC; 
  signal trivium_count_16_LOGIC_ZERO_7231 : STD_LOGIC; 
  signal trivium_count_16_CYSELG_7222 : STD_LOGIC; 
  signal trivium_count_16_G : STD_LOGIC; 
  signal trivium_count_16_SRINV_7220 : STD_LOGIC; 
  signal trivium_count_16_CLKINV_7219 : STD_LOGIC; 
  signal trivium_count_16_CEINV_7218 : STD_LOGIC; 
  signal trivium_count_18_DXMUX_7321 : STD_LOGIC; 
  signal trivium_count_18_XORF_7319 : STD_LOGIC; 
  signal trivium_count_18_CYINIT_7318 : STD_LOGIC; 
  signal trivium_count_18_F : STD_LOGIC; 
  signal trivium_count_18_DYMUX_7301 : STD_LOGIC; 
  signal trivium_count_18_XORG_7299 : STD_LOGIC; 
  signal trivium_Mcount_count_cy_18_Q : STD_LOGIC; 
  signal trivium_count_18_CYSELF_7297 : STD_LOGIC; 
  signal trivium_count_18_CYMUXFAST_7296 : STD_LOGIC; 
  signal trivium_count_18_CYAND_7295 : STD_LOGIC; 
  signal trivium_count_18_FASTCARRY_7294 : STD_LOGIC; 
  signal trivium_count_18_CYMUXG2_7293 : STD_LOGIC; 
  signal trivium_count_18_CYMUXF2_7292 : STD_LOGIC; 
  signal trivium_count_18_LOGIC_ZERO_7291 : STD_LOGIC; 
  signal trivium_count_18_CYSELG_7282 : STD_LOGIC; 
  signal trivium_count_18_G : STD_LOGIC; 
  signal trivium_count_18_SRINV_7280 : STD_LOGIC; 
  signal trivium_count_18_CLKINV_7279 : STD_LOGIC; 
  signal trivium_count_18_CEINV_7278 : STD_LOGIC; 
  signal trivium_count_20_FFY_RST : STD_LOGIC; 
  signal trivium_count_20_FFX_RST : STD_LOGIC; 
  signal trivium_count_20_DXMUX_7381 : STD_LOGIC; 
  signal trivium_count_20_XORF_7379 : STD_LOGIC; 
  signal trivium_count_20_CYINIT_7378 : STD_LOGIC; 
  signal trivium_count_20_F : STD_LOGIC; 
  signal trivium_count_20_DYMUX_7361 : STD_LOGIC; 
  signal trivium_count_20_XORG_7359 : STD_LOGIC; 
  signal trivium_Mcount_count_cy_20_Q : STD_LOGIC; 
  signal trivium_count_20_CYSELF_7357 : STD_LOGIC; 
  signal trivium_count_20_CYMUXFAST_7356 : STD_LOGIC; 
  signal trivium_count_20_CYAND_7355 : STD_LOGIC; 
  signal trivium_count_20_FASTCARRY_7354 : STD_LOGIC; 
  signal trivium_count_20_CYMUXG2_7353 : STD_LOGIC; 
  signal trivium_count_20_CYMUXF2_7352 : STD_LOGIC; 
  signal trivium_count_20_LOGIC_ZERO_7351 : STD_LOGIC; 
  signal trivium_count_20_CYSELG_7342 : STD_LOGIC; 
  signal trivium_count_20_G : STD_LOGIC; 
  signal trivium_count_20_SRINV_7340 : STD_LOGIC; 
  signal trivium_count_20_CLKINV_7339 : STD_LOGIC; 
  signal trivium_count_20_CEINV_7338 : STD_LOGIC; 
  signal trivium_count_22_FFY_RST : STD_LOGIC; 
  signal trivium_count_22_FFX_RST : STD_LOGIC; 
  signal trivium_count_22_DXMUX_7441 : STD_LOGIC; 
  signal trivium_count_22_XORF_7439 : STD_LOGIC; 
  signal trivium_count_22_CYINIT_7438 : STD_LOGIC; 
  signal trivium_count_22_F : STD_LOGIC; 
  signal trivium_count_22_DYMUX_7421 : STD_LOGIC; 
  signal trivium_count_22_XORG_7419 : STD_LOGIC; 
  signal trivium_Mcount_count_cy_22_Q : STD_LOGIC; 
  signal trivium_count_22_CYSELF_7417 : STD_LOGIC; 
  signal trivium_count_22_CYMUXFAST_7416 : STD_LOGIC; 
  signal trivium_count_22_CYAND_7415 : STD_LOGIC; 
  signal trivium_count_22_FASTCARRY_7414 : STD_LOGIC; 
  signal trivium_count_22_CYMUXG2_7413 : STD_LOGIC; 
  signal trivium_count_22_CYMUXF2_7412 : STD_LOGIC; 
  signal trivium_count_22_LOGIC_ZERO_7411 : STD_LOGIC; 
  signal trivium_count_22_CYSELG_7402 : STD_LOGIC; 
  signal trivium_count_22_G : STD_LOGIC; 
  signal trivium_count_22_SRINV_7400 : STD_LOGIC; 
  signal trivium_count_22_CLKINV_7399 : STD_LOGIC; 
  signal trivium_count_22_CEINV_7398 : STD_LOGIC; 
  signal trivium_count_24_FFY_RST : STD_LOGIC; 
  signal trivium_count_24_DXMUX_7501 : STD_LOGIC; 
  signal trivium_count_24_XORF_7499 : STD_LOGIC; 
  signal trivium_count_24_CYINIT_7498 : STD_LOGIC; 
  signal trivium_count_24_F : STD_LOGIC; 
  signal trivium_count_24_DYMUX_7481 : STD_LOGIC; 
  signal trivium_count_24_XORG_7479 : STD_LOGIC; 
  signal trivium_Mcount_count_cy_24_Q : STD_LOGIC; 
  signal trivium_count_24_CYSELF_7477 : STD_LOGIC; 
  signal trivium_count_24_CYMUXFAST_7476 : STD_LOGIC; 
  signal trivium_count_24_CYAND_7475 : STD_LOGIC; 
  signal trivium_count_24_FASTCARRY_7474 : STD_LOGIC; 
  signal trivium_count_24_CYMUXG2_7473 : STD_LOGIC; 
  signal trivium_count_24_CYMUXF2_7472 : STD_LOGIC; 
  signal trivium_count_24_LOGIC_ZERO_7471 : STD_LOGIC; 
  signal trivium_count_24_CYSELG_7462 : STD_LOGIC; 
  signal trivium_count_24_G : STD_LOGIC; 
  signal trivium_count_24_SRINV_7460 : STD_LOGIC; 
  signal trivium_count_24_CLKINV_7459 : STD_LOGIC; 
  signal trivium_count_24_CEINV_7458 : STD_LOGIC; 
  signal trivium_count_26_DXMUX_7561 : STD_LOGIC; 
  signal trivium_count_26_XORF_7559 : STD_LOGIC; 
  signal trivium_count_26_CYINIT_7558 : STD_LOGIC; 
  signal trivium_count_26_F : STD_LOGIC; 
  signal trivium_count_26_DYMUX_7541 : STD_LOGIC; 
  signal trivium_count_26_XORG_7539 : STD_LOGIC; 
  signal trivium_Mcount_count_cy_26_Q : STD_LOGIC; 
  signal trivium_count_26_CYSELF_7537 : STD_LOGIC; 
  signal trivium_count_26_CYMUXFAST_7536 : STD_LOGIC; 
  signal trivium_count_26_CYAND_7535 : STD_LOGIC; 
  signal trivium_count_26_FASTCARRY_7534 : STD_LOGIC; 
  signal trivium_count_26_CYMUXG2_7533 : STD_LOGIC; 
  signal trivium_count_26_CYMUXF2_7532 : STD_LOGIC; 
  signal trivium_count_26_LOGIC_ZERO_7531 : STD_LOGIC; 
  signal trivium_count_26_CYSELG_7522 : STD_LOGIC; 
  signal trivium_count_26_G : STD_LOGIC; 
  signal trivium_count_26_SRINV_7520 : STD_LOGIC; 
  signal trivium_count_26_CLKINV_7519 : STD_LOGIC; 
  signal trivium_count_26_CEINV_7518 : STD_LOGIC; 
  signal trivium_count_28_DXMUX_7621 : STD_LOGIC; 
  signal trivium_count_28_XORF_7619 : STD_LOGIC; 
  signal trivium_count_28_CYINIT_7618 : STD_LOGIC; 
  signal trivium_count_28_F : STD_LOGIC; 
  signal trivium_count_28_DYMUX_7601 : STD_LOGIC; 
  signal trivium_count_28_XORG_7599 : STD_LOGIC; 
  signal trivium_Mcount_count_cy_28_Q : STD_LOGIC; 
  signal trivium_count_28_CYSELF_7597 : STD_LOGIC; 
  signal trivium_count_28_CYMUXFAST_7596 : STD_LOGIC; 
  signal trivium_count_28_CYAND_7595 : STD_LOGIC; 
  signal trivium_count_28_FASTCARRY_7594 : STD_LOGIC; 
  signal trivium_count_28_CYMUXG2_7593 : STD_LOGIC; 
  signal trivium_count_28_CYMUXF2_7592 : STD_LOGIC; 
  signal trivium_count_28_LOGIC_ZERO_7591 : STD_LOGIC; 
  signal trivium_count_28_CYSELG_7582 : STD_LOGIC; 
  signal trivium_count_28_G : STD_LOGIC; 
  signal trivium_count_28_SRINV_7580 : STD_LOGIC; 
  signal trivium_count_28_CLKINV_7579 : STD_LOGIC; 
  signal trivium_count_28_CEINV_7578 : STD_LOGIC; 
  signal trivium_count_30_DXMUX_7674 : STD_LOGIC; 
  signal trivium_count_30_XORF_7672 : STD_LOGIC; 
  signal trivium_count_30_LOGIC_ZERO_7671 : STD_LOGIC; 
  signal trivium_count_30_CYINIT_7670 : STD_LOGIC; 
  signal trivium_count_30_CYSELF_7661 : STD_LOGIC; 
  signal trivium_count_30_F : STD_LOGIC; 
  signal trivium_count_30_DYMUX_7652 : STD_LOGIC; 
  signal trivium_count_30_XORG_7650 : STD_LOGIC; 
  signal trivium_Mcount_count_cy_30_Q : STD_LOGIC; 
  signal trivium_count_31_rt_7647 : STD_LOGIC; 
  signal trivium_count_30_SRINV_7639 : STD_LOGIC; 
  signal trivium_count_30_CLKINV_7638 : STD_LOGIC; 
  signal trivium_count_30_CEINV_7637 : STD_LOGIC; 
  signal inputCnt_addsub0000_0_XORF_7716 : STD_LOGIC; 
  signal inputCnt_addsub0000_0_LOGIC_ONE_7715 : STD_LOGIC; 
  signal inputCnt_addsub0000_0_CYINIT_7714 : STD_LOGIC; 
  signal inputCnt_addsub0000_0_CYSELF_7705 : STD_LOGIC; 
  signal inputCnt_addsub0000_0_BXINV_7703 : STD_LOGIC; 
  signal inputCnt_addsub0000_0_XORG_7701 : STD_LOGIC; 
  signal inputCnt_addsub0000_0_CYMUXG_7700 : STD_LOGIC; 
  signal Madd_inputCnt_addsub0000_cy_0_Q : STD_LOGIC; 
  signal inputCnt_addsub0000_0_LOGIC_ZERO_7698 : STD_LOGIC; 
  signal inputCnt_addsub0000_0_CYSELG_7689 : STD_LOGIC; 
  signal inputCnt_addsub0000_0_G : STD_LOGIC; 
  signal inputCnt_addsub0000_2_XORF_7754 : STD_LOGIC; 
  signal inputCnt_addsub0000_2_CYINIT_7753 : STD_LOGIC; 
  signal inputCnt_addsub0000_2_F : STD_LOGIC; 
  signal inputCnt_addsub0000_2_XORG_7742 : STD_LOGIC; 
  signal Madd_inputCnt_addsub0000_cy_2_Q : STD_LOGIC; 
  signal inputCnt_addsub0000_2_CYSELF_7740 : STD_LOGIC; 
  signal inputCnt_addsub0000_2_CYMUXFAST_7739 : STD_LOGIC; 
  signal inputCnt_addsub0000_2_CYAND_7738 : STD_LOGIC; 
  signal inputCnt_addsub0000_2_FASTCARRY_7737 : STD_LOGIC; 
  signal inputCnt_addsub0000_2_CYMUXG2_7736 : STD_LOGIC; 
  signal inputCnt_addsub0000_2_CYMUXF2_7735 : STD_LOGIC; 
  signal inputCnt_addsub0000_2_LOGIC_ZERO_7734 : STD_LOGIC; 
  signal inputCnt_addsub0000_2_CYSELG_7725 : STD_LOGIC; 
  signal inputCnt_addsub0000_2_G : STD_LOGIC; 
  signal inputCnt_addsub0000_4_XORF_7792 : STD_LOGIC; 
  signal inputCnt_addsub0000_4_CYINIT_7791 : STD_LOGIC; 
  signal inputCnt_addsub0000_4_F : STD_LOGIC; 
  signal inputCnt_addsub0000_4_XORG_7780 : STD_LOGIC; 
  signal Madd_inputCnt_addsub0000_cy_4_Q : STD_LOGIC; 
  signal inputCnt_addsub0000_4_CYSELF_7778 : STD_LOGIC; 
  signal inputCnt_addsub0000_4_CYMUXFAST_7777 : STD_LOGIC; 
  signal inputCnt_addsub0000_4_CYAND_7776 : STD_LOGIC; 
  signal inputCnt_addsub0000_4_FASTCARRY_7775 : STD_LOGIC; 
  signal inputCnt_addsub0000_4_CYMUXG2_7774 : STD_LOGIC; 
  signal inputCnt_addsub0000_4_CYMUXF2_7773 : STD_LOGIC; 
  signal inputCnt_addsub0000_4_LOGIC_ZERO_7772 : STD_LOGIC; 
  signal inputCnt_addsub0000_4_CYSELG_7763 : STD_LOGIC; 
  signal inputCnt_addsub0000_4_G : STD_LOGIC; 
  signal inputCnt_addsub0000_6_XORF_7830 : STD_LOGIC; 
  signal inputCnt_addsub0000_6_CYINIT_7829 : STD_LOGIC; 
  signal inputCnt_addsub0000_6_F : STD_LOGIC; 
  signal inputCnt_addsub0000_6_XORG_7818 : STD_LOGIC; 
  signal Madd_inputCnt_addsub0000_cy_6_Q : STD_LOGIC; 
  signal inputCnt_addsub0000_6_CYSELF_7816 : STD_LOGIC; 
  signal inputCnt_addsub0000_6_CYMUXFAST_7815 : STD_LOGIC; 
  signal inputCnt_addsub0000_6_CYAND_7814 : STD_LOGIC; 
  signal inputCnt_addsub0000_6_FASTCARRY_7813 : STD_LOGIC; 
  signal inputCnt_addsub0000_6_CYMUXG2_7812 : STD_LOGIC; 
  signal inputCnt_addsub0000_6_CYMUXF2_7811 : STD_LOGIC; 
  signal inputCnt_addsub0000_6_LOGIC_ZERO_7810 : STD_LOGIC; 
  signal inputCnt_addsub0000_6_CYSELG_7801 : STD_LOGIC; 
  signal inputCnt_addsub0000_6_G : STD_LOGIC; 
  signal inputCnt_addsub0000_8_XORF_7868 : STD_LOGIC; 
  signal inputCnt_addsub0000_8_CYINIT_7867 : STD_LOGIC; 
  signal inputCnt_addsub0000_8_F : STD_LOGIC; 
  signal inputCnt_addsub0000_8_XORG_7856 : STD_LOGIC; 
  signal Madd_inputCnt_addsub0000_cy_8_Q : STD_LOGIC; 
  signal inputCnt_addsub0000_8_CYSELF_7854 : STD_LOGIC; 
  signal inputCnt_addsub0000_8_CYMUXFAST_7853 : STD_LOGIC; 
  signal inputCnt_addsub0000_8_CYAND_7852 : STD_LOGIC; 
  signal inputCnt_addsub0000_8_FASTCARRY_7851 : STD_LOGIC; 
  signal inputCnt_addsub0000_8_CYMUXG2_7850 : STD_LOGIC; 
  signal inputCnt_addsub0000_8_CYMUXF2_7849 : STD_LOGIC; 
  signal inputCnt_addsub0000_8_LOGIC_ZERO_7848 : STD_LOGIC; 
  signal inputCnt_addsub0000_8_CYSELG_7839 : STD_LOGIC; 
  signal inputCnt_addsub0000_8_G : STD_LOGIC; 
  signal inputCnt_addsub0000_10_XORF_7906 : STD_LOGIC; 
  signal inputCnt_addsub0000_10_CYINIT_7905 : STD_LOGIC; 
  signal inputCnt_addsub0000_10_F : STD_LOGIC; 
  signal inputCnt_addsub0000_10_XORG_7894 : STD_LOGIC; 
  signal Madd_inputCnt_addsub0000_cy_10_Q : STD_LOGIC; 
  signal inputCnt_addsub0000_10_CYSELF_7892 : STD_LOGIC; 
  signal inputCnt_addsub0000_10_CYMUXFAST_7891 : STD_LOGIC; 
  signal inputCnt_addsub0000_10_CYAND_7890 : STD_LOGIC; 
  signal inputCnt_addsub0000_10_FASTCARRY_7889 : STD_LOGIC; 
  signal inputCnt_addsub0000_10_CYMUXG2_7888 : STD_LOGIC; 
  signal inputCnt_addsub0000_10_CYMUXF2_7887 : STD_LOGIC; 
  signal inputCnt_addsub0000_10_LOGIC_ZERO_7886 : STD_LOGIC; 
  signal inputCnt_addsub0000_10_CYSELG_7877 : STD_LOGIC; 
  signal inputCnt_addsub0000_10_G : STD_LOGIC; 
  signal inputCnt_addsub0000_12_XORF_7944 : STD_LOGIC; 
  signal inputCnt_addsub0000_12_CYINIT_7943 : STD_LOGIC; 
  signal inputCnt_addsub0000_12_F : STD_LOGIC; 
  signal inputCnt_addsub0000_12_XORG_7932 : STD_LOGIC; 
  signal Madd_inputCnt_addsub0000_cy_12_Q : STD_LOGIC; 
  signal inputCnt_addsub0000_12_CYSELF_7930 : STD_LOGIC; 
  signal inputCnt_addsub0000_12_CYMUXFAST_7929 : STD_LOGIC; 
  signal inputCnt_addsub0000_12_CYAND_7928 : STD_LOGIC; 
  signal inputCnt_addsub0000_12_FASTCARRY_7927 : STD_LOGIC; 
  signal inputCnt_addsub0000_12_CYMUXG2_7926 : STD_LOGIC; 
  signal inputCnt_addsub0000_12_CYMUXF2_7925 : STD_LOGIC; 
  signal inputCnt_addsub0000_12_LOGIC_ZERO_7924 : STD_LOGIC; 
  signal inputCnt_addsub0000_12_CYSELG_7915 : STD_LOGIC; 
  signal inputCnt_addsub0000_12_G : STD_LOGIC; 
  signal inputCnt_addsub0000_14_XORF_7982 : STD_LOGIC; 
  signal inputCnt_addsub0000_14_CYINIT_7981 : STD_LOGIC; 
  signal inputCnt_addsub0000_14_F : STD_LOGIC; 
  signal inputCnt_addsub0000_14_XORG_7970 : STD_LOGIC; 
  signal Madd_inputCnt_addsub0000_cy_14_Q : STD_LOGIC; 
  signal inputCnt_addsub0000_14_CYSELF_7968 : STD_LOGIC; 
  signal inputCnt_addsub0000_14_CYMUXFAST_7967 : STD_LOGIC; 
  signal inputCnt_addsub0000_14_CYAND_7966 : STD_LOGIC; 
  signal inputCnt_addsub0000_14_FASTCARRY_7965 : STD_LOGIC; 
  signal inputCnt_addsub0000_14_CYMUXG2_7964 : STD_LOGIC; 
  signal inputCnt_addsub0000_14_CYMUXF2_7963 : STD_LOGIC; 
  signal inputCnt_addsub0000_14_LOGIC_ZERO_7962 : STD_LOGIC; 
  signal inputCnt_addsub0000_14_CYSELG_7953 : STD_LOGIC; 
  signal inputCnt_addsub0000_14_G : STD_LOGIC; 
  signal inputCnt_addsub0000_16_XORF_8020 : STD_LOGIC; 
  signal inputCnt_addsub0000_16_CYINIT_8019 : STD_LOGIC; 
  signal inputCnt_addsub0000_16_F : STD_LOGIC; 
  signal inputCnt_addsub0000_16_XORG_8008 : STD_LOGIC; 
  signal Madd_inputCnt_addsub0000_cy_16_Q : STD_LOGIC; 
  signal inputCnt_addsub0000_16_CYSELF_8006 : STD_LOGIC; 
  signal inputCnt_addsub0000_16_CYMUXFAST_8005 : STD_LOGIC; 
  signal inputCnt_addsub0000_16_CYAND_8004 : STD_LOGIC; 
  signal inputCnt_addsub0000_16_FASTCARRY_8003 : STD_LOGIC; 
  signal inputCnt_addsub0000_16_CYMUXG2_8002 : STD_LOGIC; 
  signal inputCnt_addsub0000_16_CYMUXF2_8001 : STD_LOGIC; 
  signal inputCnt_addsub0000_16_LOGIC_ZERO_8000 : STD_LOGIC; 
  signal inputCnt_addsub0000_16_CYSELG_7991 : STD_LOGIC; 
  signal inputCnt_addsub0000_16_G : STD_LOGIC; 
  signal inputCnt_addsub0000_18_XORF_8058 : STD_LOGIC; 
  signal inputCnt_addsub0000_18_CYINIT_8057 : STD_LOGIC; 
  signal inputCnt_addsub0000_18_F : STD_LOGIC; 
  signal inputCnt_addsub0000_18_XORG_8046 : STD_LOGIC; 
  signal Madd_inputCnt_addsub0000_cy_18_Q : STD_LOGIC; 
  signal inputCnt_addsub0000_18_CYSELF_8044 : STD_LOGIC; 
  signal inputCnt_addsub0000_18_CYMUXFAST_8043 : STD_LOGIC; 
  signal inputCnt_addsub0000_18_CYAND_8042 : STD_LOGIC; 
  signal inputCnt_addsub0000_18_FASTCARRY_8041 : STD_LOGIC; 
  signal inputCnt_addsub0000_18_CYMUXG2_8040 : STD_LOGIC; 
  signal inputCnt_addsub0000_18_CYMUXF2_8039 : STD_LOGIC; 
  signal inputCnt_addsub0000_18_LOGIC_ZERO_8038 : STD_LOGIC; 
  signal inputCnt_addsub0000_18_CYSELG_8029 : STD_LOGIC; 
  signal inputCnt_addsub0000_18_G : STD_LOGIC; 
  signal inputCnt_addsub0000_20_XORF_8096 : STD_LOGIC; 
  signal inputCnt_addsub0000_20_CYINIT_8095 : STD_LOGIC; 
  signal inputCnt_addsub0000_20_F : STD_LOGIC; 
  signal inputCnt_addsub0000_20_XORG_8084 : STD_LOGIC; 
  signal Madd_inputCnt_addsub0000_cy_20_Q : STD_LOGIC; 
  signal inputCnt_addsub0000_20_CYSELF_8082 : STD_LOGIC; 
  signal inputCnt_addsub0000_20_CYMUXFAST_8081 : STD_LOGIC; 
  signal inputCnt_addsub0000_20_CYAND_8080 : STD_LOGIC; 
  signal inputCnt_addsub0000_20_FASTCARRY_8079 : STD_LOGIC; 
  signal inputCnt_addsub0000_20_CYMUXG2_8078 : STD_LOGIC; 
  signal inputCnt_addsub0000_20_CYMUXF2_8077 : STD_LOGIC; 
  signal inputCnt_addsub0000_20_LOGIC_ZERO_8076 : STD_LOGIC; 
  signal inputCnt_addsub0000_20_CYSELG_8067 : STD_LOGIC; 
  signal inputCnt_addsub0000_20_G : STD_LOGIC; 
  signal inputCnt_addsub0000_22_XORF_8134 : STD_LOGIC; 
  signal inputCnt_addsub0000_22_CYINIT_8133 : STD_LOGIC; 
  signal inputCnt_addsub0000_22_F : STD_LOGIC; 
  signal inputCnt_addsub0000_22_XORG_8122 : STD_LOGIC; 
  signal Madd_inputCnt_addsub0000_cy_22_Q : STD_LOGIC; 
  signal inputCnt_addsub0000_22_CYSELF_8120 : STD_LOGIC; 
  signal inputCnt_addsub0000_22_CYMUXFAST_8119 : STD_LOGIC; 
  signal inputCnt_addsub0000_22_CYAND_8118 : STD_LOGIC; 
  signal inputCnt_addsub0000_22_FASTCARRY_8117 : STD_LOGIC; 
  signal inputCnt_addsub0000_22_CYMUXG2_8116 : STD_LOGIC; 
  signal inputCnt_addsub0000_22_CYMUXF2_8115 : STD_LOGIC; 
  signal inputCnt_addsub0000_22_LOGIC_ZERO_8114 : STD_LOGIC; 
  signal inputCnt_addsub0000_22_CYSELG_8105 : STD_LOGIC; 
  signal inputCnt_addsub0000_22_G : STD_LOGIC; 
  signal inputCnt_addsub0000_24_XORF_8172 : STD_LOGIC; 
  signal inputCnt_addsub0000_24_CYINIT_8171 : STD_LOGIC; 
  signal inputCnt_addsub0000_24_F : STD_LOGIC; 
  signal inputCnt_addsub0000_24_XORG_8160 : STD_LOGIC; 
  signal Madd_inputCnt_addsub0000_cy_24_Q : STD_LOGIC; 
  signal inputCnt_addsub0000_24_CYSELF_8158 : STD_LOGIC; 
  signal inputCnt_addsub0000_24_CYMUXFAST_8157 : STD_LOGIC; 
  signal inputCnt_addsub0000_24_CYAND_8156 : STD_LOGIC; 
  signal inputCnt_addsub0000_24_FASTCARRY_8155 : STD_LOGIC; 
  signal inputCnt_addsub0000_24_CYMUXG2_8154 : STD_LOGIC; 
  signal inputCnt_addsub0000_24_CYMUXF2_8153 : STD_LOGIC; 
  signal inputCnt_addsub0000_24_LOGIC_ZERO_8152 : STD_LOGIC; 
  signal inputCnt_addsub0000_24_CYSELG_8143 : STD_LOGIC; 
  signal inputCnt_addsub0000_24_G : STD_LOGIC; 
  signal inputCnt_addsub0000_26_XORF_8210 : STD_LOGIC; 
  signal inputCnt_addsub0000_26_CYINIT_8209 : STD_LOGIC; 
  signal inputCnt_addsub0000_26_F : STD_LOGIC; 
  signal inputCnt_addsub0000_26_XORG_8198 : STD_LOGIC; 
  signal Madd_inputCnt_addsub0000_cy_26_Q : STD_LOGIC; 
  signal inputCnt_addsub0000_26_CYSELF_8196 : STD_LOGIC; 
  signal inputCnt_addsub0000_26_CYMUXFAST_8195 : STD_LOGIC; 
  signal inputCnt_addsub0000_26_CYAND_8194 : STD_LOGIC; 
  signal inputCnt_addsub0000_26_FASTCARRY_8193 : STD_LOGIC; 
  signal inputCnt_addsub0000_26_CYMUXG2_8192 : STD_LOGIC; 
  signal inputCnt_addsub0000_26_CYMUXF2_8191 : STD_LOGIC; 
  signal inputCnt_addsub0000_26_LOGIC_ZERO_8190 : STD_LOGIC; 
  signal inputCnt_addsub0000_26_CYSELG_8181 : STD_LOGIC; 
  signal inputCnt_addsub0000_26_G : STD_LOGIC; 
  signal inputCnt_addsub0000_28_XORF_8248 : STD_LOGIC; 
  signal inputCnt_addsub0000_28_CYINIT_8247 : STD_LOGIC; 
  signal inputCnt_addsub0000_28_F : STD_LOGIC; 
  signal inputCnt_addsub0000_28_XORG_8236 : STD_LOGIC; 
  signal Madd_inputCnt_addsub0000_cy_28_Q : STD_LOGIC; 
  signal inputCnt_addsub0000_28_CYSELF_8234 : STD_LOGIC; 
  signal inputCnt_addsub0000_28_CYMUXFAST_8233 : STD_LOGIC; 
  signal inputCnt_addsub0000_28_CYAND_8232 : STD_LOGIC; 
  signal inputCnt_addsub0000_28_FASTCARRY_8231 : STD_LOGIC; 
  signal inputCnt_addsub0000_28_CYMUXG2_8230 : STD_LOGIC; 
  signal inputCnt_addsub0000_28_CYMUXF2_8229 : STD_LOGIC; 
  signal inputCnt_addsub0000_28_LOGIC_ZERO_8228 : STD_LOGIC; 
  signal inputCnt_addsub0000_28_CYSELG_8219 : STD_LOGIC; 
  signal inputCnt_addsub0000_28_G : STD_LOGIC; 
  signal inputCnt_addsub0000_30_XORF_8279 : STD_LOGIC; 
  signal inputCnt_addsub0000_30_LOGIC_ZERO_8278 : STD_LOGIC; 
  signal inputCnt_addsub0000_30_CYINIT_8277 : STD_LOGIC; 
  signal inputCnt_addsub0000_30_CYSELF_8268 : STD_LOGIC; 
  signal inputCnt_addsub0000_30_F : STD_LOGIC; 
  signal inputCnt_addsub0000_30_XORG_8265 : STD_LOGIC; 
  signal Madd_inputCnt_addsub0000_cy_30_Q : STD_LOGIC; 
  signal inputCnt_31_rt_8262 : STD_LOGIC; 
  signal trivium_state_cmp_eq0000_wg_cy_1_CYINIT_8309 : STD_LOGIC; 
  signal trivium_state_cmp_eq0000_wg_cy_1_CYSELF_8303 : STD_LOGIC; 
  signal trivium_state_cmp_eq0000_wg_cy_1_BXINV_8301 : STD_LOGIC; 
  signal trivium_state_cmp_eq0000_wg_cy_1_CYMUXG_8300 : STD_LOGIC; 
  signal trivium_state_cmp_eq0000_wg_cy_1_LOGIC_ZERO_8298 : STD_LOGIC; 
  signal trivium_state_cmp_eq0000_wg_cy_1_CYSELG_8292 : STD_LOGIC; 
  signal trivium_state_cmp_eq0000_wg_cy_3_CYSELF_8333 : STD_LOGIC; 
  signal trivium_state_cmp_eq0000_wg_cy_3_CYMUXFAST_8332 : STD_LOGIC; 
  signal trivium_state_cmp_eq0000_wg_cy_3_CYAND_8331 : STD_LOGIC; 
  signal trivium_state_cmp_eq0000_wg_cy_3_FASTCARRY_8330 : STD_LOGIC; 
  signal trivium_state_cmp_eq0000_wg_cy_3_CYMUXG2_8329 : STD_LOGIC; 
  signal trivium_state_cmp_eq0000_wg_cy_3_CYMUXF2_8328 : STD_LOGIC; 
  signal trivium_state_cmp_eq0000_wg_cy_3_LOGIC_ZERO_8327 : STD_LOGIC; 
  signal trivium_state_cmp_eq0000_wg_cy_3_CYSELG_8321 : STD_LOGIC; 
  signal trivium_state_cmp_eq0000_wg_cy_5_CYSELF_8363 : STD_LOGIC; 
  signal trivium_state_cmp_eq0000_wg_cy_5_CYMUXFAST_8362 : STD_LOGIC; 
  signal trivium_state_cmp_eq0000_wg_cy_5_CYAND_8361 : STD_LOGIC; 
  signal trivium_state_cmp_eq0000_wg_cy_5_FASTCARRY_8360 : STD_LOGIC; 
  signal trivium_state_cmp_eq0000_wg_cy_5_CYMUXG2_8359 : STD_LOGIC; 
  signal trivium_state_cmp_eq0000_wg_cy_5_CYMUXF2_8358 : STD_LOGIC; 
  signal trivium_state_cmp_eq0000_wg_cy_5_LOGIC_ZERO_8357 : STD_LOGIC; 
  signal trivium_state_cmp_eq0000_wg_cy_5_CYSELG_8351 : STD_LOGIC; 
  signal trivium_state_cmp_eq0000_CYSELF_8393 : STD_LOGIC; 
  signal trivium_state_cmp_eq0000_CYMUXFAST_8392 : STD_LOGIC; 
  signal trivium_state_cmp_eq0000_CYAND_8391 : STD_LOGIC; 
  signal trivium_state_cmp_eq0000_FASTCARRY_8390 : STD_LOGIC; 
  signal trivium_state_cmp_eq0000_CYMUXG2_8389 : STD_LOGIC; 
  signal trivium_state_cmp_eq0000_CYMUXF2_8388 : STD_LOGIC; 
  signal trivium_state_cmp_eq0000_LOGIC_ZERO_8387 : STD_LOGIC; 
  signal trivium_state_cmp_eq0000_CYSELG_8381 : STD_LOGIC; 
  signal trivium_Mcompar_state_cmp_ge0000_cy_1_LOGIC_ZERO_8429 : STD_LOGIC; 
  signal trivium_Mcompar_state_cmp_ge0000_cy_1_CYINIT_8428 : STD_LOGIC; 
  signal trivium_Mcompar_state_cmp_ge0000_cy_1_CYSELF_8419 : STD_LOGIC; 
  signal trivium_count_7_rt : STD_LOGIC; 
  signal trivium_Mcompar_state_cmp_ge0000_cy_1_BXINV_8417 : STD_LOGIC; 
  signal trivium_Mcompar_state_cmp_ge0000_cy_1_CYMUXG_8416 : STD_LOGIC; 
  signal trivium_Mcompar_state_cmp_ge0000_cy_1_LOGIC_ONE_8414 : STD_LOGIC; 
  signal trivium_Mcompar_state_cmp_ge0000_cy_1_CYSELG_8406 : STD_LOGIC; 
  signal trivium_Mcompar_state_cmp_ge0000_lut_1_Q_8405 : STD_LOGIC; 
  signal trivium_Mcompar_state_cmp_ge0000_cy_3_LOGIC_ZERO_8460 : STD_LOGIC; 
  signal trivium_count_10_rt : STD_LOGIC; 
  signal trivium_Mcompar_state_cmp_ge0000_cy_3_CYSELF_8450 : STD_LOGIC; 
  signal trivium_Mcompar_state_cmp_ge0000_cy_3_CYMUXFAST_8449 : STD_LOGIC; 
  signal trivium_Mcompar_state_cmp_ge0000_cy_3_CYAND_8448 : STD_LOGIC; 
  signal trivium_Mcompar_state_cmp_ge0000_cy_3_FASTCARRY_8447 : STD_LOGIC; 
  signal trivium_Mcompar_state_cmp_ge0000_cy_3_CYMUXG2_8446 : STD_LOGIC; 
  signal trivium_Mcompar_state_cmp_ge0000_cy_3_CYMUXF2_8445 : STD_LOGIC; 
  signal trivium_Mcompar_state_cmp_ge0000_cy_3_LOGIC_ONE_8444 : STD_LOGIC; 
  signal trivium_Mcompar_state_cmp_ge0000_cy_3_CYSELG_8438 : STD_LOGIC; 
  signal trivium_Mcompar_state_cmp_ge0000_lut_3_Q_8437 : STD_LOGIC; 
  signal trivium_Mcompar_state_cmp_ge0000_lut_4_Q_8485 : STD_LOGIC; 
  signal trivium_Mcompar_state_cmp_ge0000_cy_5_CYSELF_8484 : STD_LOGIC; 
  signal trivium_Mcompar_state_cmp_ge0000_cy_5_CYMUXFAST_8483 : STD_LOGIC; 
  signal trivium_Mcompar_state_cmp_ge0000_cy_5_CYAND_8482 : STD_LOGIC; 
  signal trivium_Mcompar_state_cmp_ge0000_cy_5_FASTCARRY_8481 : STD_LOGIC; 
  signal trivium_Mcompar_state_cmp_ge0000_cy_5_CYMUXG2_8480 : STD_LOGIC; 
  signal trivium_Mcompar_state_cmp_ge0000_cy_5_CYMUXF2_8479 : STD_LOGIC; 
  signal trivium_Mcompar_state_cmp_ge0000_cy_5_LOGIC_ONE_8478 : STD_LOGIC; 
  signal trivium_Mcompar_state_cmp_ge0000_cy_5_CYSELG_8472 : STD_LOGIC; 
  signal trivium_Mcompar_state_cmp_ge0000_lut_5_Q_8471 : STD_LOGIC; 
  signal trivium_Mcompar_state_cmp_ge0000_lut_6_Q_8515 : STD_LOGIC; 
  signal trivium_Mcompar_state_cmp_ge0000_cy_7_CYSELF_8514 : STD_LOGIC; 
  signal trivium_Mcompar_state_cmp_ge0000_cy_7_CYMUXFAST_8513 : STD_LOGIC; 
  signal trivium_Mcompar_state_cmp_ge0000_cy_7_CYAND_8512 : STD_LOGIC; 
  signal trivium_Mcompar_state_cmp_ge0000_cy_7_FASTCARRY_8511 : STD_LOGIC; 
  signal trivium_Mcompar_state_cmp_ge0000_cy_7_CYMUXG2_8510 : STD_LOGIC; 
  signal trivium_Mcompar_state_cmp_ge0000_cy_7_CYMUXF2_8509 : STD_LOGIC; 
  signal trivium_Mcompar_state_cmp_ge0000_cy_7_LOGIC_ONE_8508 : STD_LOGIC; 
  signal trivium_Mcompar_state_cmp_ge0000_cy_7_CYSELG_8502 : STD_LOGIC; 
  signal trivium_Mcompar_state_cmp_ge0000_lut_7_Q_8501 : STD_LOGIC; 
  signal trivium_state_cmp_ge0000_LOGIC_ZERO_8535 : STD_LOGIC; 
  signal trivium_state_cmp_ge0000_CYINIT_8534 : STD_LOGIC; 
  signal trivium_state_cmp_ge0000_CYSELF_8525 : STD_LOGIC; 
  signal trivium_Mcompar_state_cmp_ge0000_lut_8_Q : STD_LOGIC; 
  signal trivium_s_reg_2431_DXMUX_8579 : STD_LOGIC; 
  signal trivium_Mshreg_s_reg_243_3_8576 : STD_LOGIC; 
  signal trivium_s_reg_2431_DIF_MUX_8568 : STD_LOGIC; 
  signal trivium_s_reg_2431_GMC15 : STD_LOGIC; 
  signal trivium_s_reg_2431_DIG_MUX_8553 : STD_LOGIC; 
  signal trivium_s_reg_2431_CLKINV_8552 : STD_LOGIC; 
  signal trivium_s_reg_2431_CEINV_8551 : STD_LOGIC; 
  signal trivium_s_reg_2431_SRINV_8545 : STD_LOGIC; 
  signal trivium_Mshreg_s_reg_243_1_FMC15 : STD_LOGIC; 
  signal trivium_Mshreg_s_reg_243_1_DIF_MUX_8611 : STD_LOGIC; 
  signal trivium_Mshreg_s_reg_243_1_GMC15 : STD_LOGIC; 
  signal trivium_Mshreg_s_reg_243_1_DIG_MUX_8596 : STD_LOGIC; 
  signal trivium_Mshreg_s_reg_243_1_CLKINV_8594 : STD_LOGIC; 
  signal trivium_Mshreg_s_reg_243_1_SRINV_8588 : STD_LOGIC; 
  signal trivium_s_reg_2641_DXMUX_8670 : STD_LOGIC; 
  signal trivium_Mshreg_s_reg_264_1_8667 : STD_LOGIC; 
  signal trivium_s_reg_2641_DIF_MUX_8659 : STD_LOGIC; 
  signal trivium_s_reg_2641_GMC15 : STD_LOGIC; 
  signal trivium_s_reg_2641_DIG_MUX_8644 : STD_LOGIC; 
  signal trivium_s_reg_2641_CLKINV_8642 : STD_LOGIC; 
  signal trivium_s_reg_2641_CEINV_8641 : STD_LOGIC; 
  signal trivium_s_reg_2641_SRINV_8635 : STD_LOGIC; 
  signal trivium_s_reg_2851_DXMUX_8719 : STD_LOGIC; 
  signal trivium_Mshreg_s_reg_285_1_8716 : STD_LOGIC; 
  signal trivium_s_reg_2851_DIF_MUX_8708 : STD_LOGIC; 
  signal trivium_s_reg_2851_GMC15 : STD_LOGIC; 
  signal trivium_s_reg_2851_DIG_MUX_8693 : STD_LOGIC; 
  signal trivium_s_reg_2851_CLKINV_8691 : STD_LOGIC; 
  signal trivium_s_reg_2851_CEINV_8690 : STD_LOGIC; 
  signal trivium_s_reg_2851_SRINV_8684 : STD_LOGIC; 
  signal skp_INBUF : STD_LOGIC; 
  signal nxt_INBUF : STD_LOGIC; 
  signal rst_INBUF : STD_LOGIC; 
  signal AN_0_O : STD_LOGIC; 
  signal AN_1_O : STD_LOGIC; 
  signal AN_2_O : STD_LOGIC; 
  signal AN_3_O : STD_LOGIC; 
  signal segment_a_i_O : STD_LOGIC; 
  signal segment_b_i_O : STD_LOGIC; 
  signal segment_c_i_O : STD_LOGIC; 
  signal segment_d_i_O : STD_LOGIC; 
  signal segment_e_i_O : STD_LOGIC; 
  signal segment_f_i_O : STD_LOGIC; 
  signal segment_g_i_O : STD_LOGIC; 
  signal clk_25_INBUF : STD_LOGIC; 
  signal input_0_INBUF : STD_LOGIC; 
  signal input_1_INBUF : STD_LOGIC; 
  signal input_2_INBUF : STD_LOGIC; 
  signal input_3_INBUF : STD_LOGIC; 
  signal input_4_INBUF : STD_LOGIC; 
  signal input_5_INBUF : STD_LOGIC; 
  signal input_6_INBUF : STD_LOGIC; 
  signal input_7_INBUF : STD_LOGIC; 
  signal swtch_led_0_O : STD_LOGIC; 
  signal swtch_led_1_O : STD_LOGIC; 
  signal swtch_led_2_O : STD_LOGIC; 
  signal swtch_led_3_O : STD_LOGIC; 
  signal swtch_led_4_O : STD_LOGIC; 
  signal swtch_led_5_O : STD_LOGIC; 
  signal swtch_led_6_O : STD_LOGIC; 
  signal swtch_led_7_O : STD_LOGIC; 
  signal clk_25_BUFGP_BUFG_S_INVNOT : STD_LOGIC; 
  signal clk_25_BUFGP_BUFG_I0_INV : STD_LOGIC; 
  signal segment_c_i_OBUF_F5MUX_8976 : STD_LOGIC; 
  signal segment_c_i_OBUF_F : STD_LOGIC; 
  signal segment_c_i_OBUF_BXINV_8965 : STD_LOGIC; 
  signal hex2_7seg_Mrom_segment_data4 : STD_LOGIC; 
  signal segment_b_i_OBUF_F5MUX_9001 : STD_LOGIC; 
  signal segment_b_i_OBUF_F : STD_LOGIC; 
  signal segment_b_i_OBUF_BXINV_8990 : STD_LOGIC; 
  signal hex2_7seg_Mrom_segment_data5 : STD_LOGIC; 
  signal segment_a_i_OBUF_F5MUX_9026 : STD_LOGIC; 
  signal segment_a_i_OBUF_F : STD_LOGIC; 
  signal segment_a_i_OBUF_BXINV_9015 : STD_LOGIC; 
  signal hex2_7seg_Mrom_segment_data6 : STD_LOGIC; 
  signal segment_g_i_OBUF_F5MUX_9051 : STD_LOGIC; 
  signal N74 : STD_LOGIC; 
  signal segment_g_i_OBUF_BXINV_9044 : STD_LOGIC; 
  signal N73 : STD_LOGIC; 
  signal segment_e_i_OBUF_F5MUX_9076 : STD_LOGIC; 
  signal N68 : STD_LOGIC; 
  signal segment_e_i_OBUF_BXINV_9068 : STD_LOGIC; 
  signal N67 : STD_LOGIC; 
  signal segment_d_i_OBUF_F5MUX_9101 : STD_LOGIC; 
  signal N72 : STD_LOGIC; 
  signal segment_d_i_OBUF_BXINV_9094 : STD_LOGIC; 
  signal N71 : STD_LOGIC; 
  signal trivium_s_178_F5MUX_9126 : STD_LOGIC; 
  signal trivium_Mxor_s_178_xo_0_1 : STD_LOGIC; 
  signal trivium_s_178_BXINV_9119 : STD_LOGIC; 
  signal trivium_Mxor_s_178_xo_0_11_9117 : STD_LOGIC; 
  signal segment_f_i_OBUF_F5MUX_9151 : STD_LOGIC; 
  signal N70 : STD_LOGIC; 
  signal segment_f_i_OBUF_BXINV_9144 : STD_LOGIC; 
  signal N69 : STD_LOGIC; 
  signal hex_digit_i_mux0004_1_54_F5MUX_9176 : STD_LOGIC; 
  signal N66 : STD_LOGIC; 
  signal hex_digit_i_mux0004_1_54_BXINV_9169 : STD_LOGIC; 
  signal N65 : STD_LOGIC; 
  signal N53 : STD_LOGIC; 
  signal AN_or0000_pack_1 : STD_LOGIC; 
  signal hex_digit_i_4_DXMUX_9230 : STD_LOGIC; 
  signal hex_digit_i_mux0004_4_SW1_O_pack_1 : STD_LOGIC; 
  signal hex_digit_i_4_CLKINV_9213 : STD_LOGIC; 
  signal key_not0001 : STD_LOGIC; 
  signal key_and0000_pack_1 : STD_LOGIC; 
  signal inputCnt_mux0000_30_12_9282 : STD_LOGIC; 
  signal inputCnt_and0000_pack_1 : STD_LOGIC; 
  signal inputCnt_1_DXMUX_9313 : STD_LOGIC; 
  signal inputCnt_mux0000_28_15_pack_2 : STD_LOGIC; 
  signal inputCnt_1_CLKINV_9295 : STD_LOGIC; 
  signal inputCnt_3_DXMUX_9348 : STD_LOGIC; 
  signal inputCnt_mux0000_28_12_O_pack_3 : STD_LOGIC; 
  signal inputCnt_3_CLKINV_9332 : STD_LOGIC; 
  signal hex_digit_i_0_DXMUX_9383 : STD_LOGIC; 
  signal hex_digit_i_mux0004_0_19_O_pack_1 : STD_LOGIC; 
  signal hex_digit_i_0_CLKINV_9367 : STD_LOGIC; 
  signal hex_digit_i_mux0004_0_65_9411 : STD_LOGIC; 
  signal hex_digit_i_mux0004_0_65_SW0_O_pack_1 : STD_LOGIC; 
  signal hex_digit_i_mux0004_3_15_9435 : STD_LOGIC; 
  signal hex_digit_i_mux0004_2_10_pack_1 : STD_LOGIC; 
  signal hex_digit_i_2_FFX_RST : STD_LOGIC; 
  signal hex_digit_i_2_DXMUX_9466 : STD_LOGIC; 
  signal hex_digit_i_mux0004_2_45_O_pack_1 : STD_LOGIC; 
  signal hex_digit_i_2_CLKINV_9450 : STD_LOGIC; 
  signal hex_digit_i_3_FFX_RST : STD_LOGIC; 
  signal hex_digit_i_3_DXMUX_9501 : STD_LOGIC; 
  signal hex_digit_i_mux0004_3_45_O_pack_1 : STD_LOGIC; 
  signal hex_digit_i_3_CLKINV_9485 : STD_LOGIC; 
  signal inputCnt_17_FFX_RST : STD_LOGIC; 
  signal inputCnt_17_DXMUX_9536 : STD_LOGIC; 
  signal N2_pack_2 : STD_LOGIC; 
  signal inputCnt_17_CLKINV_9520 : STD_LOGIC; 
  signal inputCnt_0_FFX_RST : STD_LOGIC; 
  signal inputCnt_0_DXMUX_9571 : STD_LOGIC; 
  signal N01_pack_2 : STD_LOGIC; 
  signal inputCnt_0_CLKINV_9555 : STD_LOGIC; 
  signal inputCnt_2_FFX_RST : STD_LOGIC; 
  signal inputCnt_2_DXMUX_9606 : STD_LOGIC; 
  signal inputCnt_mux0000_0_21_pack_2 : STD_LOGIC; 
  signal inputCnt_2_CLKINV_9590 : STD_LOGIC; 
  signal inputCnt_5_FFY_RST : STD_LOGIC; 
  signal inputCnt_5_FFX_RST : STD_LOGIC; 
  signal inputCnt_5_DXMUX_9648 : STD_LOGIC; 
  signal inputCnt_5_DYMUX_9634 : STD_LOGIC; 
  signal inputCnt_5_SRINV_9626 : STD_LOGIC; 
  signal inputCnt_5_CLKINV_9625 : STD_LOGIC; 
  signal inputCnt_7_DXMUX_9690 : STD_LOGIC; 
  signal inputCnt_7_DYMUX_9676 : STD_LOGIC; 
  signal inputCnt_7_SRINV_9668 : STD_LOGIC; 
  signal inputCnt_7_CLKINV_9667 : STD_LOGIC; 
  signal inputCnt_9_DXMUX_9732 : STD_LOGIC; 
  signal inputCnt_9_DYMUX_9718 : STD_LOGIC; 
  signal inputCnt_9_SRINV_9710 : STD_LOGIC; 
  signal inputCnt_9_CLKINV_9709 : STD_LOGIC; 
  signal inputCnt_11_DXMUX_9774 : STD_LOGIC; 
  signal inputCnt_11_DYMUX_9760 : STD_LOGIC; 
  signal inputCnt_11_SRINV_9752 : STD_LOGIC; 
  signal inputCnt_11_CLKINV_9751 : STD_LOGIC; 
  signal inputCnt_21_DXMUX_9816 : STD_LOGIC; 
  signal inputCnt_21_DYMUX_9802 : STD_LOGIC; 
  signal inputCnt_21_SRINV_9794 : STD_LOGIC; 
  signal inputCnt_21_CLKINV_9793 : STD_LOGIC; 
  signal inputCnt_13_DXMUX_9858 : STD_LOGIC; 
  signal inputCnt_13_DYMUX_9844 : STD_LOGIC; 
  signal inputCnt_13_SRINV_9836 : STD_LOGIC; 
  signal inputCnt_13_CLKINV_9835 : STD_LOGIC; 
  signal inputCnt_31_DXMUX_9900 : STD_LOGIC; 
  signal inputCnt_31_DYMUX_9886 : STD_LOGIC; 
  signal inputCnt_31_SRINV_9878 : STD_LOGIC; 
  signal inputCnt_31_CLKINV_9877 : STD_LOGIC; 
  signal inputCnt_23_DXMUX_9942 : STD_LOGIC; 
  signal inputCnt_23_DYMUX_9928 : STD_LOGIC; 
  signal inputCnt_23_SRINV_9920 : STD_LOGIC; 
  signal inputCnt_23_CLKINV_9919 : STD_LOGIC; 
  signal inputCnt_15_DXMUX_9984 : STD_LOGIC; 
  signal inputCnt_15_DYMUX_9970 : STD_LOGIC; 
  signal inputCnt_15_SRINV_9962 : STD_LOGIC; 
  signal inputCnt_15_CLKINV_9961 : STD_LOGIC; 
  signal inputCnt_25_DXMUX_10026 : STD_LOGIC; 
  signal inputCnt_25_DYMUX_10012 : STD_LOGIC; 
  signal inputCnt_25_SRINV_10004 : STD_LOGIC; 
  signal inputCnt_25_CLKINV_10003 : STD_LOGIC; 
  signal inputCnt_16_DYMUX_10049 : STD_LOGIC; 
  signal inputCnt_16_CLKINV_10040 : STD_LOGIC; 
  signal inputCnt_27_DXMUX_10091 : STD_LOGIC; 
  signal inputCnt_27_DYMUX_10077 : STD_LOGIC; 
  signal inputCnt_27_SRINV_10069 : STD_LOGIC; 
  signal inputCnt_27_CLKINV_10068 : STD_LOGIC; 
  signal inputCnt_19_DXMUX_10133 : STD_LOGIC; 
  signal inputCnt_19_DYMUX_10119 : STD_LOGIC; 
  signal inputCnt_19_SRINV_10111 : STD_LOGIC; 
  signal inputCnt_19_CLKINV_10110 : STD_LOGIC; 
  signal inputCnt_29_DXMUX_10175 : STD_LOGIC; 
  signal inputCnt_29_DYMUX_10161 : STD_LOGIC; 
  signal inputCnt_29_SRINV_10153 : STD_LOGIC; 
  signal inputCnt_29_CLKINV_10152 : STD_LOGIC; 
  signal N51 : STD_LOGIC; 
  signal hld_DYMUX_10205 : STD_LOGIC; 
  signal hld_mux0000 : STD_LOGIC; 
  signal hld_CLKINV_10196 : STD_LOGIC; 
  signal hld_CEINV_10195 : STD_LOGIC; 
  signal AN_1_DXMUX_10253 : STD_LOGIC; 
  signal AN_1_DYMUX_10240 : STD_LOGIC; 
  signal AN_1_SRINV_10232 : STD_LOGIC; 
  signal AN_1_CLKINV_10231 : STD_LOGIC; 
  signal AN_3_DXMUX_10293 : STD_LOGIC; 
  signal AN_3_DYMUX_10280 : STD_LOGIC; 
  signal AN_3_SRINV_10272 : STD_LOGIC; 
  signal AN_3_CLKINV_10271 : STD_LOGIC; 
  signal trivium_count2_11_DXMUX_10337 : STD_LOGIC; 
  signal trivium_Mcount_count2_eqn_11 : STD_LOGIC; 
  signal trivium_count2_11_DYMUX_10320 : STD_LOGIC; 
  signal trivium_Mcount_count2_eqn_10 : STD_LOGIC; 
  signal trivium_count2_11_SRINV_10310 : STD_LOGIC; 
  signal trivium_count2_11_CLKINV_10309 : STD_LOGIC; 
  signal trivium_count2_11_CEINV_10308 : STD_LOGIC; 
  signal trivium_count2_13_DXMUX_10383 : STD_LOGIC; 
  signal trivium_Mcount_count2_eqn_13 : STD_LOGIC; 
  signal trivium_count2_13_DYMUX_10366 : STD_LOGIC; 
  signal trivium_Mcount_count2_eqn_12 : STD_LOGIC; 
  signal trivium_count2_13_SRINV_10356 : STD_LOGIC; 
  signal trivium_count2_13_CLKINV_10355 : STD_LOGIC; 
  signal trivium_count2_13_CEINV_10354 : STD_LOGIC; 
  signal trivium_count2_21_DXMUX_10429 : STD_LOGIC; 
  signal trivium_Mcount_count2_eqn_21 : STD_LOGIC; 
  signal trivium_count2_21_DYMUX_10412 : STD_LOGIC; 
  signal trivium_Mcount_count2_eqn_20 : STD_LOGIC; 
  signal trivium_count2_21_SRINV_10402 : STD_LOGIC; 
  signal trivium_count2_21_CLKINV_10401 : STD_LOGIC; 
  signal trivium_count2_21_CEINV_10400 : STD_LOGIC; 
  signal trivium_count2_15_DXMUX_10475 : STD_LOGIC; 
  signal trivium_Mcount_count2_eqn_15 : STD_LOGIC; 
  signal trivium_count2_15_DYMUX_10458 : STD_LOGIC; 
  signal trivium_Mcount_count2_eqn_14 : STD_LOGIC; 
  signal trivium_count2_15_SRINV_10448 : STD_LOGIC; 
  signal trivium_count2_15_CLKINV_10447 : STD_LOGIC; 
  signal trivium_count2_15_CEINV_10446 : STD_LOGIC; 
  signal trivium_count2_23_DXMUX_10521 : STD_LOGIC; 
  signal trivium_Mcount_count2_eqn_23 : STD_LOGIC; 
  signal trivium_count2_23_DYMUX_10504 : STD_LOGIC; 
  signal trivium_Mcount_count2_eqn_22 : STD_LOGIC; 
  signal trivium_count2_23_SRINV_10494 : STD_LOGIC; 
  signal trivium_count2_23_CLKINV_10493 : STD_LOGIC; 
  signal trivium_count2_23_CEINV_10492 : STD_LOGIC; 
  signal trivium_count2_31_DXMUX_10567 : STD_LOGIC; 
  signal trivium_Mcount_count2_eqn_31 : STD_LOGIC; 
  signal trivium_count2_31_DYMUX_10550 : STD_LOGIC; 
  signal trivium_Mcount_count2_eqn_30 : STD_LOGIC; 
  signal trivium_count2_31_SRINV_10540 : STD_LOGIC; 
  signal trivium_count2_31_CLKINV_10539 : STD_LOGIC; 
  signal trivium_count2_31_CEINV_10538 : STD_LOGIC; 
  signal trivium_count2_17_DXMUX_10613 : STD_LOGIC; 
  signal trivium_Mcount_count2_eqn_17 : STD_LOGIC; 
  signal trivium_count2_17_DYMUX_10596 : STD_LOGIC; 
  signal trivium_Mcount_count2_eqn_16 : STD_LOGIC; 
  signal trivium_count2_17_SRINV_10586 : STD_LOGIC; 
  signal trivium_count2_17_CLKINV_10585 : STD_LOGIC; 
  signal trivium_count2_17_CEINV_10584 : STD_LOGIC; 
  signal trivium_count2_25_DXMUX_10659 : STD_LOGIC; 
  signal trivium_Mcount_count2_eqn_25 : STD_LOGIC; 
  signal trivium_count2_25_DYMUX_10642 : STD_LOGIC; 
  signal trivium_Mcount_count2_eqn_24 : STD_LOGIC; 
  signal trivium_count2_25_SRINV_10632 : STD_LOGIC; 
  signal trivium_count2_25_CLKINV_10631 : STD_LOGIC; 
  signal trivium_count2_25_CEINV_10630 : STD_LOGIC; 
  signal trivium_count2_19_DXMUX_10705 : STD_LOGIC; 
  signal trivium_Mcount_count2_eqn_19 : STD_LOGIC; 
  signal trivium_count2_19_DYMUX_10688 : STD_LOGIC; 
  signal trivium_Mcount_count2_eqn_18 : STD_LOGIC; 
  signal trivium_count2_19_SRINV_10678 : STD_LOGIC; 
  signal trivium_count2_19_CLKINV_10677 : STD_LOGIC; 
  signal trivium_count2_19_CEINV_10676 : STD_LOGIC; 
  signal trivium_count2_27_FFX_RST : STD_LOGIC; 
  signal trivium_count2_27_DXMUX_10751 : STD_LOGIC; 
  signal trivium_Mcount_count2_eqn_27 : STD_LOGIC; 
  signal trivium_count2_27_DYMUX_10734 : STD_LOGIC; 
  signal trivium_Mcount_count2_eqn_26 : STD_LOGIC; 
  signal trivium_count2_27_SRINV_10724 : STD_LOGIC; 
  signal trivium_count2_27_CLKINV_10723 : STD_LOGIC; 
  signal trivium_count2_27_CEINV_10722 : STD_LOGIC; 
  signal trivium_count2_29_FFY_RST : STD_LOGIC; 
  signal trivium_count2_29_FFX_RST : STD_LOGIC; 
  signal trivium_count2_29_DXMUX_10797 : STD_LOGIC; 
  signal trivium_Mcount_count2_eqn_29 : STD_LOGIC; 
  signal trivium_count2_29_DYMUX_10780 : STD_LOGIC; 
  signal trivium_Mcount_count2_eqn_28 : STD_LOGIC; 
  signal trivium_count2_29_SRINV_10770 : STD_LOGIC; 
  signal trivium_count2_29_CLKINV_10769 : STD_LOGIC; 
  signal trivium_count2_29_CEINV_10768 : STD_LOGIC; 
  signal trivium_z_reg_Buf_15_FFY_RST : STD_LOGIC; 
  signal trivium_z_reg_Buf_15_DYMUX_10824 : STD_LOGIC; 
  signal trivium_z_reg_Buf_15_GYMUX_10823 : STD_LOGIC; 
  signal trivium_z_reg_7_0_xor0000 : STD_LOGIC; 
  signal trivium_z_reg_Buf_15_CLKINV_10815 : STD_LOGIC; 
  signal trivium_z_reg_Buf_15_CEINV_10814 : STD_LOGIC; 
  signal state_FSM_FFd4_FFX_RST : STD_LOGIC; 
  signal state_FSM_FFd4_DXMUX_10866 : STD_LOGIC; 
  signal state_FSM_FFd4_In : STD_LOGIC; 
  signal state_FSM_FFd4_DYMUX_10852 : STD_LOGIC; 
  signal trivRst_mux0001 : STD_LOGIC; 
  signal state_FSM_FFd4_SRINV_10844 : STD_LOGIC; 
  signal state_FSM_FFd4_CLKINV_10843 : STD_LOGIC; 
  signal trivium_s_reg_285_FFY_RST : STD_LOGIC; 
  signal trivium_s_reg_285_DXMUX_10911 : STD_LOGIC; 
  signal trivium_s_reg_28511_10908 : STD_LOGIC; 
  signal trivium_s_reg_285_DYMUX_10894 : STD_LOGIC; 
  signal trivium_s_reg_26411_10891 : STD_LOGIC; 
  signal trivium_s_reg_285_SRINV_10884 : STD_LOGIC; 
  signal trivium_s_reg_285_CLKINV_10883 : STD_LOGIC; 
  signal trivium_s_reg_285_CEINV_10882 : STD_LOGIC; 
  signal trivium_s_reg_911_DYMUX_10946 : STD_LOGIC; 
  signal trivium_Mshreg_s_reg_91_10943 : STD_LOGIC; 
  signal trivium_s_reg_911_DIG_MUX_10935 : STD_LOGIC; 
  signal trivium_s_reg_911_CLKINV_10933 : STD_LOGIC; 
  signal trivium_s_reg_911_CEINV_10932 : STD_LOGIC; 
  signal trivium_s_reg_911_WSG : STD_LOGIC; 
  signal trivium_count2_1_DXMUX_10989 : STD_LOGIC; 
  signal trivium_Mcount_count2_eqn_1 : STD_LOGIC; 
  signal trivium_count2_1_DYMUX_10972 : STD_LOGIC; 
  signal trivium_Mcount_count2_eqn_0 : STD_LOGIC; 
  signal trivium_count2_1_SRINV_10962 : STD_LOGIC; 
  signal trivium_count2_1_CLKINV_10961 : STD_LOGIC; 
  signal trivium_count2_1_CEINV_10960 : STD_LOGIC; 
  signal trivium_count2_3_DXMUX_11035 : STD_LOGIC; 
  signal trivium_Mcount_count2_eqn_3 : STD_LOGIC; 
  signal trivium_count2_3_DYMUX_11018 : STD_LOGIC; 
  signal trivium_Mcount_count2_eqn_2 : STD_LOGIC; 
  signal trivium_count2_3_SRINV_11008 : STD_LOGIC; 
  signal trivium_count2_3_CLKINV_11007 : STD_LOGIC; 
  signal trivium_count2_3_CEINV_11006 : STD_LOGIC; 
  signal trivium_count2_5_DXMUX_11081 : STD_LOGIC; 
  signal trivium_Mcount_count2_eqn_5 : STD_LOGIC; 
  signal trivium_count2_5_DYMUX_11064 : STD_LOGIC; 
  signal trivium_Mcount_count2_eqn_4 : STD_LOGIC; 
  signal trivium_count2_5_SRINV_11054 : STD_LOGIC; 
  signal trivium_count2_5_CLKINV_11053 : STD_LOGIC; 
  signal trivium_count2_5_CEINV_11052 : STD_LOGIC; 
  signal trivium_count2_7_DXMUX_11127 : STD_LOGIC; 
  signal trivium_Mcount_count2_eqn_7 : STD_LOGIC; 
  signal trivium_count2_7_DYMUX_11110 : STD_LOGIC; 
  signal trivium_Mcount_count2_eqn_6 : STD_LOGIC; 
  signal trivium_count2_7_SRINV_11100 : STD_LOGIC; 
  signal trivium_count2_7_CLKINV_11099 : STD_LOGIC; 
  signal trivium_count2_7_CEINV_11098 : STD_LOGIC; 
  signal trivium_count2_9_DXMUX_11173 : STD_LOGIC; 
  signal trivium_Mcount_count2_eqn_9 : STD_LOGIC; 
  signal trivium_count2_9_DYMUX_11156 : STD_LOGIC; 
  signal trivium_Mcount_count2_eqn_8 : STD_LOGIC; 
  signal trivium_count2_9_SRINV_11146 : STD_LOGIC; 
  signal trivium_count2_9_CLKINV_11145 : STD_LOGIC; 
  signal trivium_count2_9_CEINV_11144 : STD_LOGIC; 
  signal trivium_s_reg_92_DXMUX_11210 : STD_LOGIC; 
  signal trivium_s_reg_92_DYMUX_11201 : STD_LOGIC; 
  signal trivium_s_reg_9111_11198 : STD_LOGIC; 
  signal trivium_s_reg_92_SRINV_11191 : STD_LOGIC; 
  signal trivium_s_reg_92_CLKINV_11190 : STD_LOGIC; 
  signal trivium_s_reg_92_CEINV_11189 : STD_LOGIC; 
  signal state_FSM_FFd2_DXMUX_11253 : STD_LOGIC; 
  signal state_FSM_FFd2_In : STD_LOGIC; 
  signal state_FSM_FFd2_DYMUX_11239 : STD_LOGIC; 
  signal state_FSM_FFd1_In : STD_LOGIC; 
  signal state_FSM_FFd2_SRINV_11230 : STD_LOGIC; 
  signal state_FSM_FFd2_CLKINV_11229 : STD_LOGIC; 
  signal trivium_state_FSM_FFd2_DXMUX_11295 : STD_LOGIC; 
  signal trivium_state_FSM_FFd2_In : STD_LOGIC; 
  signal trivium_state_FSM_FFd2_DYMUX_11280 : STD_LOGIC; 
  signal trivium_state_FSM_FFd1_In : STD_LOGIC; 
  signal trivium_state_FSM_FFd2_SRINV_11272 : STD_LOGIC; 
  signal trivium_state_FSM_FFd2_CLKINV_11271 : STD_LOGIC; 
  signal trivium_s_reg_79_and0001 : STD_LOGIC; 
  signal trivium_s_reg_79_and0000 : STD_LOGIC; 
  signal trivium_s_reg_95_and0001 : STD_LOGIC; 
  signal trivium_s_reg_95_and0000 : STD_LOGIC; 
  signal trivium_s_reg_148_and0001 : STD_LOGIC; 
  signal trivium_s_reg_148_and0000 : STD_LOGIC; 
  signal trivium_s_reg_156_and0001 : STD_LOGIC; 
  signal trivium_s_reg_156_and0000 : STD_LOGIC; 
  signal trivium_s_reg_164_and0001 : STD_LOGIC; 
  signal trivium_s_reg_164_and0000 : STD_LOGIC; 
  signal trivium_s_reg_172_and0001 : STD_LOGIC; 
  signal trivium_s_reg_172_and0000 : STD_LOGIC; 
  signal trivium_s_reg_12_and0001 : STD_LOGIC; 
  signal trivium_s_reg_12_and0000 : STD_LOGIC; 
  signal trivium_s_reg_20_and0001 : STD_LOGIC; 
  signal trivium_s_reg_20_and0000 : STD_LOGIC; 
  signal trivium_s_reg_96_and0001 : STD_LOGIC; 
  signal trivium_s_reg_96_and0000 : STD_LOGIC; 
  signal trivium_s_reg_149_and0001 : STD_LOGIC; 
  signal trivium_s_reg_149_and0000 : STD_LOGIC; 
  signal trivium_s_reg_157_and0001 : STD_LOGIC; 
  signal trivium_s_reg_157_and0000 : STD_LOGIC; 
  signal trivium_s_reg_165_and0001 : STD_LOGIC; 
  signal trivium_s_reg_165_and0000 : STD_LOGIC; 
  signal trivium_s_reg_173_and0001 : STD_LOGIC; 
  signal trivium_s_reg_173_and0000 : STD_LOGIC; 
  signal trivium_s_reg_13_and0001 : STD_LOGIC; 
  signal trivium_s_reg_13_and0000 : STD_LOGIC; 
  signal trivium_s_reg_21_and0001 : STD_LOGIC; 
  signal trivium_s_reg_21_and0000 : STD_LOGIC; 
  signal trivRst_shift2_DXMUX_11682 : STD_LOGIC; 
  signal trivRst_shift2_DYMUX_11673 : STD_LOGIC; 
  signal trivRst_shift2_BYINV_11672 : STD_LOGIC; 
  signal trivRst_shift2_SRINV_11671 : STD_LOGIC; 
  signal trivRst_shift2_CLKINV_11670 : STD_LOGIC; 
  signal trivRst_shift2_CEINV_11669 : STD_LOGIC; 
  signal trivRst_shift4_DXMUX_11710 : STD_LOGIC; 
  signal trivRst_shift4_DYMUX_11701 : STD_LOGIC; 
  signal trivRst_shift4_SRINV_11699 : STD_LOGIC; 
  signal trivRst_shift4_CLKINV_11698 : STD_LOGIC; 
  signal trivRst_shift4_CEINV_11697 : STD_LOGIC; 
  signal trivRst_shift6_DXMUX_11738 : STD_LOGIC; 
  signal trivRst_shift6_DYMUX_11729 : STD_LOGIC; 
  signal trivRst_shift6_SRINV_11727 : STD_LOGIC; 
  signal trivRst_shift6_CLKINV_11726 : STD_LOGIC; 
  signal trivRst_shift6_CEINV_11725 : STD_LOGIC; 
  signal trivRst_shift8_DXMUX_11766 : STD_LOGIC; 
  signal trivRst_shift8_DYMUX_11757 : STD_LOGIC; 
  signal trivRst_shift8_SRINV_11755 : STD_LOGIC; 
  signal trivRst_shift8_CLKINV_11754 : STD_LOGIC; 
  signal trivRst_shift8_CEINV_11753 : STD_LOGIC; 
  signal trivRst_shift10_DXMUX_11794 : STD_LOGIC; 
  signal trivRst_shift10_DYMUX_11785 : STD_LOGIC; 
  signal trivRst_shift10_SRINV_11783 : STD_LOGIC; 
  signal trivRst_shift10_CLKINV_11782 : STD_LOGIC; 
  signal trivRst_shift10_CEINV_11781 : STD_LOGIC; 
  signal trivium_s_reg_97_and0001 : STD_LOGIC; 
  signal trivium_s_reg_97_and0000 : STD_LOGIC; 
  signal N55 : STD_LOGIC; 
  signal N57 : STD_LOGIC; 
  signal trivium_s_reg_158_and0001 : STD_LOGIC; 
  signal trivium_s_reg_158_and0000 : STD_LOGIC; 
  signal trivium_s_reg_166_and0001 : STD_LOGIC; 
  signal trivium_s_reg_166_and0000 : STD_LOGIC; 
  signal IV_1_FFY_RST : STD_LOGIC; 
  signal IV_1_FFX_RST : STD_LOGIC; 
  signal IV_1_DXMUX_11918 : STD_LOGIC; 
  signal IV_1_DYMUX_11909 : STD_LOGIC; 
  signal IV_1_SRINV_11907 : STD_LOGIC; 
  signal IV_1_CLKINV_11906 : STD_LOGIC; 
  signal IV_1_CEINV_11905 : STD_LOGIC; 
  signal IV_3_FFX_RST : STD_LOGIC; 
  signal IV_3_DXMUX_11946 : STD_LOGIC; 
  signal IV_3_DYMUX_11937 : STD_LOGIC; 
  signal IV_3_SRINV_11935 : STD_LOGIC; 
  signal IV_3_CLKINV_11934 : STD_LOGIC; 
  signal IV_3_CEINV_11933 : STD_LOGIC; 
  signal IV_5_DXMUX_11974 : STD_LOGIC; 
  signal IV_5_DYMUX_11965 : STD_LOGIC; 
  signal IV_5_SRINV_11963 : STD_LOGIC; 
  signal IV_5_CLKINV_11962 : STD_LOGIC; 
  signal IV_5_CEINV_11961 : STD_LOGIC; 
  signal IV_7_DXMUX_12002 : STD_LOGIC; 
  signal IV_7_DYMUX_11993 : STD_LOGIC; 
  signal IV_7_SRINV_11991 : STD_LOGIC; 
  signal IV_7_CLKINV_11990 : STD_LOGIC; 
  signal IV_7_CEINV_11989 : STD_LOGIC; 
  signal IV_9_DXMUX_12030 : STD_LOGIC; 
  signal IV_9_DYMUX_12021 : STD_LOGIC; 
  signal IV_9_SRINV_12019 : STD_LOGIC; 
  signal IV_9_CLKINV_12018 : STD_LOGIC; 
  signal IV_9_CEINV_12017 : STD_LOGIC; 
  signal hex_digit_i_1_DXMUX_12066 : STD_LOGIC; 
  signal N59_pack_1 : STD_LOGIC; 
  signal hex_digit_i_1_CLKINV_12049 : STD_LOGIC; 
  signal trivium_s_reg_14_and0001 : STD_LOGIC; 
  signal trivium_s_reg_14_and0000 : STD_LOGIC; 
  signal trivium_s_reg_22_and0001 : STD_LOGIC; 
  signal trivium_s_reg_22_and0000 : STD_LOGIC; 
  signal trivium_s_reg_30_and0001 : STD_LOGIC; 
  signal trivium_s_reg_30_and0000 : STD_LOGIC; 
  signal trivium_s_reg_1_and0001 : STD_LOGIC; 
  signal trivium_s_reg_1_and0000 : STD_LOGIC; 
  signal trivium_s_reg_98_and0001 : STD_LOGIC; 
  signal trivium_s_reg_98_and0000 : STD_LOGIC; 
  signal trivium_s_reg_159_and0001 : STD_LOGIC; 
  signal trivium_s_reg_159_and0000 : STD_LOGIC; 
  signal trivium_s_reg_167_and0001 : STD_LOGIC; 
  signal trivium_s_reg_167_and0000 : STD_LOGIC; 
  signal trivium_s_reg_15_and0001 : STD_LOGIC; 
  signal trivium_s_reg_15_and0000 : STD_LOGIC; 
  signal trivium_s_reg_23_and0001 : STD_LOGIC; 
  signal trivium_s_reg_23_and0000 : STD_LOGIC; 
  signal trivium_s_reg_31_and0001 : STD_LOGIC; 
  signal trivium_s_reg_31_and0000 : STD_LOGIC; 
  signal trivium_s_reg_100_and0001 : STD_LOGIC; 
  signal trivium_s_reg_100_and0000 : STD_LOGIC; 
  signal trivRst_shift12_DXMUX_12357 : STD_LOGIC; 
  signal trivRst_shift12_DYMUX_12348 : STD_LOGIC; 
  signal trivRst_shift12_SRINV_12346 : STD_LOGIC; 
  signal trivRst_shift12_CLKINV_12345 : STD_LOGIC; 
  signal trivRst_shift12_CEINV_12344 : STD_LOGIC; 
  signal trivRst_shift22_DXMUX_12385 : STD_LOGIC; 
  signal trivRst_shift22_DYMUX_12376 : STD_LOGIC; 
  signal trivRst_shift22_SRINV_12374 : STD_LOGIC; 
  signal trivRst_shift22_CLKINV_12373 : STD_LOGIC; 
  signal trivRst_shift22_CEINV_12372 : STD_LOGIC; 
  signal trivRst_shift14_DXMUX_12413 : STD_LOGIC; 
  signal trivRst_shift14_DYMUX_12404 : STD_LOGIC; 
  signal trivRst_shift14_SRINV_12402 : STD_LOGIC; 
  signal trivRst_shift14_CLKINV_12401 : STD_LOGIC; 
  signal trivRst_shift14_CEINV_12400 : STD_LOGIC; 
  signal trivRst_shift32_DXMUX_12441 : STD_LOGIC; 
  signal trivRst_shift32_DYMUX_12432 : STD_LOGIC; 
  signal trivRst_shift32_SRINV_12430 : STD_LOGIC; 
  signal trivRst_shift32_CLKINV_12429 : STD_LOGIC; 
  signal trivRst_shift32_CEINV_12428 : STD_LOGIC; 
  signal trivRst_shift24_DXMUX_12469 : STD_LOGIC; 
  signal trivRst_shift24_DYMUX_12460 : STD_LOGIC; 
  signal trivRst_shift24_SRINV_12458 : STD_LOGIC; 
  signal trivRst_shift24_CLKINV_12457 : STD_LOGIC; 
  signal trivRst_shift24_CEINV_12456 : STD_LOGIC; 
  signal trivRst_shift16_DXMUX_12497 : STD_LOGIC; 
  signal trivRst_shift16_DYMUX_12488 : STD_LOGIC; 
  signal trivRst_shift16_SRINV_12486 : STD_LOGIC; 
  signal trivRst_shift16_CLKINV_12485 : STD_LOGIC; 
  signal trivRst_shift16_CEINV_12484 : STD_LOGIC; 
  signal trivRst_shift42_DXMUX_12525 : STD_LOGIC; 
  signal trivRst_shift42_DYMUX_12516 : STD_LOGIC; 
  signal trivRst_shift42_SRINV_12514 : STD_LOGIC; 
  signal trivRst_shift42_CLKINV_12513 : STD_LOGIC; 
  signal trivRst_shift42_CEINV_12512 : STD_LOGIC; 
  signal trivRst_shift34_DXMUX_12553 : STD_LOGIC; 
  signal trivRst_shift34_DYMUX_12544 : STD_LOGIC; 
  signal trivRst_shift34_SRINV_12542 : STD_LOGIC; 
  signal trivRst_shift34_CLKINV_12541 : STD_LOGIC; 
  signal trivRst_shift34_CEINV_12540 : STD_LOGIC; 
  signal trivRst_shift26_DXMUX_12581 : STD_LOGIC; 
  signal trivRst_shift26_DYMUX_12572 : STD_LOGIC; 
  signal trivRst_shift26_SRINV_12570 : STD_LOGIC; 
  signal trivRst_shift26_CLKINV_12569 : STD_LOGIC; 
  signal trivRst_shift26_CEINV_12568 : STD_LOGIC; 
  signal trivRst_shift18_DXMUX_12609 : STD_LOGIC; 
  signal trivRst_shift18_DYMUX_12600 : STD_LOGIC; 
  signal trivRst_shift18_SRINV_12598 : STD_LOGIC; 
  signal trivRst_shift18_CLKINV_12597 : STD_LOGIC; 
  signal trivRst_shift18_CEINV_12596 : STD_LOGIC; 
  signal trivRst_shift52_DXMUX_12637 : STD_LOGIC; 
  signal trivRst_shift52_DYMUX_12628 : STD_LOGIC; 
  signal trivRst_shift52_SRINV_12626 : STD_LOGIC; 
  signal trivRst_shift52_CLKINV_12625 : STD_LOGIC; 
  signal trivRst_shift52_CEINV_12624 : STD_LOGIC; 
  signal trivRst_shift44_DXMUX_12665 : STD_LOGIC; 
  signal trivRst_shift44_DYMUX_12656 : STD_LOGIC; 
  signal trivRst_shift44_SRINV_12654 : STD_LOGIC; 
  signal trivRst_shift44_CLKINV_12653 : STD_LOGIC; 
  signal trivRst_shift44_CEINV_12652 : STD_LOGIC; 
  signal trivRst_shift36_DXMUX_12693 : STD_LOGIC; 
  signal trivRst_shift36_DYMUX_12684 : STD_LOGIC; 
  signal trivRst_shift36_SRINV_12682 : STD_LOGIC; 
  signal trivRst_shift36_CLKINV_12681 : STD_LOGIC; 
  signal trivRst_shift36_CEINV_12680 : STD_LOGIC; 
  signal trivRst_shift28_DXMUX_12721 : STD_LOGIC; 
  signal trivRst_shift28_DYMUX_12712 : STD_LOGIC; 
  signal trivRst_shift28_SRINV_12710 : STD_LOGIC; 
  signal trivRst_shift28_CLKINV_12709 : STD_LOGIC; 
  signal trivRst_shift28_CEINV_12708 : STD_LOGIC; 
  signal trivRst_shift20_DXMUX_12749 : STD_LOGIC; 
  signal trivRst_shift20_DYMUX_12740 : STD_LOGIC; 
  signal trivRst_shift20_SRINV_12738 : STD_LOGIC; 
  signal trivRst_shift20_CLKINV_12737 : STD_LOGIC; 
  signal trivRst_shift20_CEINV_12736 : STD_LOGIC; 
  signal trivRst_shift62_FFX_RST : STD_LOGIC; 
  signal trivRst_shift62_DXMUX_12777 : STD_LOGIC; 
  signal trivRst_shift62_DYMUX_12768 : STD_LOGIC; 
  signal trivRst_shift62_SRINV_12766 : STD_LOGIC; 
  signal trivRst_shift62_CLKINV_12765 : STD_LOGIC; 
  signal trivRst_shift62_CEINV_12764 : STD_LOGIC; 
  signal trivRst_shift54_FFY_RST : STD_LOGIC; 
  signal trivRst_shift54_FFX_RST : STD_LOGIC; 
  signal trivRst_shift54_DXMUX_12805 : STD_LOGIC; 
  signal trivRst_shift54_DYMUX_12796 : STD_LOGIC; 
  signal trivRst_shift54_SRINV_12794 : STD_LOGIC; 
  signal trivRst_shift54_CLKINV_12793 : STD_LOGIC; 
  signal trivRst_shift54_CEINV_12792 : STD_LOGIC; 
  signal trivRst_shift46_FFY_RST : STD_LOGIC; 
  signal trivRst_shift46_DXMUX_12833 : STD_LOGIC; 
  signal trivRst_shift46_DYMUX_12824 : STD_LOGIC; 
  signal trivRst_shift46_SRINV_12822 : STD_LOGIC; 
  signal trivRst_shift46_CLKINV_12821 : STD_LOGIC; 
  signal trivRst_shift46_CEINV_12820 : STD_LOGIC; 
  signal trivRst_shift38_DXMUX_12861 : STD_LOGIC; 
  signal trivRst_shift38_DYMUX_12852 : STD_LOGIC; 
  signal trivRst_shift38_SRINV_12850 : STD_LOGIC; 
  signal trivRst_shift38_CLKINV_12849 : STD_LOGIC; 
  signal trivRst_shift38_CEINV_12848 : STD_LOGIC; 
  signal trivRst_shift30_DXMUX_12889 : STD_LOGIC; 
  signal trivRst_shift30_DYMUX_12880 : STD_LOGIC; 
  signal trivRst_shift30_SRINV_12878 : STD_LOGIC; 
  signal trivRst_shift30_CLKINV_12877 : STD_LOGIC; 
  signal trivRst_shift30_CEINV_12876 : STD_LOGIC; 
  signal trivRst_shift64_DXMUX_12917 : STD_LOGIC; 
  signal trivRst_shift64_DYMUX_12908 : STD_LOGIC; 
  signal trivRst_shift64_SRINV_12906 : STD_LOGIC; 
  signal trivRst_shift64_CLKINV_12905 : STD_LOGIC; 
  signal trivRst_shift64_CEINV_12904 : STD_LOGIC; 
  signal trivRst_shift56_DXMUX_12945 : STD_LOGIC; 
  signal trivRst_shift56_DYMUX_12936 : STD_LOGIC; 
  signal trivRst_shift56_SRINV_12934 : STD_LOGIC; 
  signal trivRst_shift56_CLKINV_12933 : STD_LOGIC; 
  signal trivRst_shift56_CEINV_12932 : STD_LOGIC; 
  signal trivRst_shift48_DXMUX_12973 : STD_LOGIC; 
  signal trivRst_shift48_DYMUX_12964 : STD_LOGIC; 
  signal trivRst_shift48_SRINV_12962 : STD_LOGIC; 
  signal trivRst_shift48_CLKINV_12961 : STD_LOGIC; 
  signal trivRst_shift48_CEINV_12960 : STD_LOGIC; 
  signal trivRst_shift40_DXMUX_13001 : STD_LOGIC; 
  signal trivRst_shift40_DYMUX_12992 : STD_LOGIC; 
  signal trivRst_shift40_SRINV_12990 : STD_LOGIC; 
  signal trivRst_shift40_CLKINV_12989 : STD_LOGIC; 
  signal trivRst_shift40_CEINV_12988 : STD_LOGIC; 
  signal trivRst_shift65_DYMUX_13018 : STD_LOGIC; 
  signal trivRst_shift65_CLKINV_13015 : STD_LOGIC; 
  signal trivRst_shift65_CEINV_13014 : STD_LOGIC; 
  signal trivRst_shift58_DXMUX_13046 : STD_LOGIC; 
  signal trivRst_shift58_DYMUX_13037 : STD_LOGIC; 
  signal trivRst_shift58_SRINV_13035 : STD_LOGIC; 
  signal trivRst_shift58_CLKINV_13034 : STD_LOGIC; 
  signal trivRst_shift58_CEINV_13033 : STD_LOGIC; 
  signal trivRst_shift50_DXMUX_13074 : STD_LOGIC; 
  signal trivRst_shift50_DYMUX_13065 : STD_LOGIC; 
  signal trivRst_shift50_SRINV_13063 : STD_LOGIC; 
  signal trivRst_shift50_CLKINV_13062 : STD_LOGIC; 
  signal trivRst_shift50_CEINV_13061 : STD_LOGIC; 
  signal trivRst_shift60_DXMUX_13102 : STD_LOGIC; 
  signal trivRst_shift60_DYMUX_13093 : STD_LOGIC; 
  signal trivRst_shift60_SRINV_13091 : STD_LOGIC; 
  signal trivRst_shift60_CLKINV_13090 : STD_LOGIC; 
  signal trivRst_shift60_CEINV_13089 : STD_LOGIC; 
  signal trivium_s_reg_2_and0001 : STD_LOGIC; 
  signal trivium_s_reg_2_and0000 : STD_LOGIC; 
  signal trivium_s_reg_99_and0001 : STD_LOGIC; 
  signal trivium_s_reg_99_and0000 : STD_LOGIC; 
  signal trivium_s_reg_168_and0001 : STD_LOGIC; 
  signal trivium_s_reg_168_and0000 : STD_LOGIC; 
  signal trivium_s_reg_100_or0000 : STD_LOGIC; 
  signal trivium_z_reg_0_not0001 : STD_LOGIC; 
  signal IV_11_DXMUX_13226 : STD_LOGIC; 
  signal IV_11_DYMUX_13217 : STD_LOGIC; 
  signal IV_11_SRINV_13215 : STD_LOGIC; 
  signal IV_11_CLKINV_13214 : STD_LOGIC; 
  signal IV_11_CEINV_13213 : STD_LOGIC; 
  signal IV_21_DXMUX_13254 : STD_LOGIC; 
  signal IV_21_DYMUX_13245 : STD_LOGIC; 
  signal IV_21_SRINV_13243 : STD_LOGIC; 
  signal IV_21_CLKINV_13242 : STD_LOGIC; 
  signal IV_21_CEINV_13241 : STD_LOGIC; 
  signal IV_13_DXMUX_13282 : STD_LOGIC; 
  signal IV_13_DYMUX_13273 : STD_LOGIC; 
  signal IV_13_SRINV_13271 : STD_LOGIC; 
  signal IV_13_CLKINV_13270 : STD_LOGIC; 
  signal IV_13_CEINV_13269 : STD_LOGIC; 
  signal IV_31_DXMUX_13310 : STD_LOGIC; 
  signal IV_31_DYMUX_13301 : STD_LOGIC; 
  signal IV_31_SRINV_13299 : STD_LOGIC; 
  signal IV_31_CLKINV_13298 : STD_LOGIC; 
  signal IV_31_CEINV_13297 : STD_LOGIC; 
  signal IV_23_DXMUX_13338 : STD_LOGIC; 
  signal IV_23_DYMUX_13329 : STD_LOGIC; 
  signal IV_23_SRINV_13327 : STD_LOGIC; 
  signal IV_23_CLKINV_13326 : STD_LOGIC; 
  signal IV_23_CEINV_13325 : STD_LOGIC; 
  signal IV_15_DXMUX_13366 : STD_LOGIC; 
  signal IV_15_DYMUX_13357 : STD_LOGIC; 
  signal IV_15_SRINV_13355 : STD_LOGIC; 
  signal IV_15_CLKINV_13354 : STD_LOGIC; 
  signal IV_15_CEINV_13353 : STD_LOGIC; 
  signal IV_41_DXMUX_13394 : STD_LOGIC; 
  signal IV_41_DYMUX_13385 : STD_LOGIC; 
  signal IV_41_SRINV_13383 : STD_LOGIC; 
  signal IV_41_CLKINV_13382 : STD_LOGIC; 
  signal IV_41_CEINV_13381 : STD_LOGIC; 
  signal IV_33_DXMUX_13422 : STD_LOGIC; 
  signal IV_33_DYMUX_13413 : STD_LOGIC; 
  signal IV_33_SRINV_13411 : STD_LOGIC; 
  signal IV_33_CLKINV_13410 : STD_LOGIC; 
  signal IV_33_CEINV_13409 : STD_LOGIC; 
  signal IV_25_DXMUX_13450 : STD_LOGIC; 
  signal IV_25_DYMUX_13441 : STD_LOGIC; 
  signal IV_25_SRINV_13439 : STD_LOGIC; 
  signal IV_25_CLKINV_13438 : STD_LOGIC; 
  signal IV_25_CEINV_13437 : STD_LOGIC; 
  signal IV_17_DXMUX_13478 : STD_LOGIC; 
  signal IV_17_DYMUX_13469 : STD_LOGIC; 
  signal IV_17_SRINV_13467 : STD_LOGIC; 
  signal IV_17_CLKINV_13466 : STD_LOGIC; 
  signal IV_17_CEINV_13465 : STD_LOGIC; 
  signal IV_51_DXMUX_13506 : STD_LOGIC; 
  signal IV_51_DYMUX_13497 : STD_LOGIC; 
  signal IV_51_SRINV_13495 : STD_LOGIC; 
  signal IV_51_CLKINV_13494 : STD_LOGIC; 
  signal IV_51_CEINV_13493 : STD_LOGIC; 
  signal IV_43_DXMUX_13534 : STD_LOGIC; 
  signal IV_43_DYMUX_13525 : STD_LOGIC; 
  signal IV_43_SRINV_13523 : STD_LOGIC; 
  signal IV_43_CLKINV_13522 : STD_LOGIC; 
  signal IV_43_CEINV_13521 : STD_LOGIC; 
  signal IV_35_DXMUX_13562 : STD_LOGIC; 
  signal IV_35_DYMUX_13553 : STD_LOGIC; 
  signal IV_35_SRINV_13551 : STD_LOGIC; 
  signal IV_35_CLKINV_13550 : STD_LOGIC; 
  signal IV_35_CEINV_13549 : STD_LOGIC; 
  signal IV_27_DXMUX_13590 : STD_LOGIC; 
  signal IV_27_DYMUX_13581 : STD_LOGIC; 
  signal IV_27_SRINV_13579 : STD_LOGIC; 
  signal IV_27_CLKINV_13578 : STD_LOGIC; 
  signal IV_27_CEINV_13577 : STD_LOGIC; 
  signal IV_19_FFY_RST : STD_LOGIC; 
  signal IV_19_FFX_RST : STD_LOGIC; 
  signal IV_19_DXMUX_13618 : STD_LOGIC; 
  signal IV_19_DYMUX_13609 : STD_LOGIC; 
  signal IV_19_SRINV_13607 : STD_LOGIC; 
  signal IV_19_CLKINV_13606 : STD_LOGIC; 
  signal IV_19_CEINV_13605 : STD_LOGIC; 
  signal IV_61_FFY_RST : STD_LOGIC; 
  signal IV_61_FFX_RST : STD_LOGIC; 
  signal IV_61_DXMUX_13646 : STD_LOGIC; 
  signal IV_61_DYMUX_13637 : STD_LOGIC; 
  signal IV_61_SRINV_13635 : STD_LOGIC; 
  signal IV_61_CLKINV_13634 : STD_LOGIC; 
  signal IV_61_CEINV_13633 : STD_LOGIC; 
  signal IV_53_DXMUX_13674 : STD_LOGIC; 
  signal IV_53_DYMUX_13665 : STD_LOGIC; 
  signal IV_53_SRINV_13663 : STD_LOGIC; 
  signal IV_53_CLKINV_13662 : STD_LOGIC; 
  signal IV_53_CEINV_13661 : STD_LOGIC; 
  signal IV_45_DXMUX_13702 : STD_LOGIC; 
  signal IV_45_DYMUX_13693 : STD_LOGIC; 
  signal IV_45_SRINV_13691 : STD_LOGIC; 
  signal IV_45_CLKINV_13690 : STD_LOGIC; 
  signal IV_45_CEINV_13689 : STD_LOGIC; 
  signal IV_37_DXMUX_13730 : STD_LOGIC; 
  signal IV_37_DYMUX_13721 : STD_LOGIC; 
  signal IV_37_SRINV_13719 : STD_LOGIC; 
  signal IV_37_CLKINV_13718 : STD_LOGIC; 
  signal IV_37_CEINV_13717 : STD_LOGIC; 
  signal IV_29_DXMUX_13758 : STD_LOGIC; 
  signal IV_29_DYMUX_13749 : STD_LOGIC; 
  signal IV_29_SRINV_13747 : STD_LOGIC; 
  signal IV_29_CLKINV_13746 : STD_LOGIC; 
  signal IV_29_CEINV_13745 : STD_LOGIC; 
  signal IV_71_DXMUX_13786 : STD_LOGIC; 
  signal IV_71_DYMUX_13777 : STD_LOGIC; 
  signal IV_71_SRINV_13775 : STD_LOGIC; 
  signal IV_71_CLKINV_13774 : STD_LOGIC; 
  signal IV_71_CEINV_13773 : STD_LOGIC; 
  signal IV_63_DXMUX_13814 : STD_LOGIC; 
  signal IV_63_DYMUX_13805 : STD_LOGIC; 
  signal IV_63_SRINV_13803 : STD_LOGIC; 
  signal IV_63_CLKINV_13802 : STD_LOGIC; 
  signal IV_63_CEINV_13801 : STD_LOGIC; 
  signal IV_55_DXMUX_13842 : STD_LOGIC; 
  signal IV_55_DYMUX_13833 : STD_LOGIC; 
  signal IV_55_SRINV_13831 : STD_LOGIC; 
  signal IV_55_CLKINV_13830 : STD_LOGIC; 
  signal IV_55_CEINV_13829 : STD_LOGIC; 
  signal IV_47_DXMUX_13870 : STD_LOGIC; 
  signal IV_47_DYMUX_13861 : STD_LOGIC; 
  signal IV_47_SRINV_13859 : STD_LOGIC; 
  signal IV_47_CLKINV_13858 : STD_LOGIC; 
  signal IV_47_CEINV_13857 : STD_LOGIC; 
  signal IV_39_DXMUX_13898 : STD_LOGIC; 
  signal IV_39_DYMUX_13889 : STD_LOGIC; 
  signal IV_39_SRINV_13887 : STD_LOGIC; 
  signal IV_39_CLKINV_13886 : STD_LOGIC; 
  signal IV_39_CEINV_13885 : STD_LOGIC; 
  signal IV_73_DXMUX_13926 : STD_LOGIC; 
  signal IV_73_DYMUX_13917 : STD_LOGIC; 
  signal IV_73_SRINV_13915 : STD_LOGIC; 
  signal IV_73_CLKINV_13914 : STD_LOGIC; 
  signal IV_73_CEINV_13913 : STD_LOGIC; 
  signal IV_65_DXMUX_13954 : STD_LOGIC; 
  signal IV_65_DYMUX_13945 : STD_LOGIC; 
  signal IV_65_SRINV_13943 : STD_LOGIC; 
  signal IV_65_CLKINV_13942 : STD_LOGIC; 
  signal IV_65_CEINV_13941 : STD_LOGIC; 
  signal IV_57_DXMUX_13982 : STD_LOGIC; 
  signal IV_57_DYMUX_13973 : STD_LOGIC; 
  signal IV_57_SRINV_13971 : STD_LOGIC; 
  signal IV_57_CLKINV_13970 : STD_LOGIC; 
  signal IV_57_CEINV_13969 : STD_LOGIC; 
  signal IV_49_DXMUX_14010 : STD_LOGIC; 
  signal IV_49_DYMUX_14001 : STD_LOGIC; 
  signal IV_49_SRINV_13999 : STD_LOGIC; 
  signal IV_49_CLKINV_13998 : STD_LOGIC; 
  signal IV_49_CEINV_13997 : STD_LOGIC; 
  signal IV_75_DXMUX_14038 : STD_LOGIC; 
  signal IV_75_DYMUX_14029 : STD_LOGIC; 
  signal IV_75_SRINV_14027 : STD_LOGIC; 
  signal IV_75_CLKINV_14026 : STD_LOGIC; 
  signal IV_75_CEINV_14025 : STD_LOGIC; 
  signal IV_67_DXMUX_14066 : STD_LOGIC; 
  signal IV_67_DYMUX_14057 : STD_LOGIC; 
  signal IV_67_SRINV_14055 : STD_LOGIC; 
  signal IV_67_CLKINV_14054 : STD_LOGIC; 
  signal IV_67_CEINV_14053 : STD_LOGIC; 
  signal IV_59_DXMUX_14094 : STD_LOGIC; 
  signal IV_59_DYMUX_14085 : STD_LOGIC; 
  signal IV_59_SRINV_14083 : STD_LOGIC; 
  signal IV_59_CLKINV_14082 : STD_LOGIC; 
  signal IV_59_CEINV_14081 : STD_LOGIC; 
  signal IV_77_DXMUX_14122 : STD_LOGIC; 
  signal IV_77_DYMUX_14113 : STD_LOGIC; 
  signal IV_77_SRINV_14111 : STD_LOGIC; 
  signal IV_77_CLKINV_14110 : STD_LOGIC; 
  signal IV_77_CEINV_14109 : STD_LOGIC; 
  signal IV_69_DXMUX_14150 : STD_LOGIC; 
  signal IV_69_DYMUX_14141 : STD_LOGIC; 
  signal IV_69_SRINV_14139 : STD_LOGIC; 
  signal IV_69_CLKINV_14138 : STD_LOGIC; 
  signal IV_69_CEINV_14137 : STD_LOGIC; 
  signal IV_79_DXMUX_14178 : STD_LOGIC; 
  signal IV_79_DYMUX_14169 : STD_LOGIC; 
  signal IV_79_SRINV_14167 : STD_LOGIC; 
  signal IV_79_CLKINV_14166 : STD_LOGIC; 
  signal IV_79_CEINV_14165 : STD_LOGIC; 
  signal trivium_s_reg_16_and0001 : STD_LOGIC; 
  signal trivium_s_reg_16_and0000 : STD_LOGIC; 
  signal trivium_s_reg_24_and0001 : STD_LOGIC; 
  signal trivium_s_reg_24_and0000 : STD_LOGIC; 
  signal trivium_s_reg_32_and0001 : STD_LOGIC; 
  signal trivium_s_reg_32_and0000 : STD_LOGIC; 
  signal trivium_s_reg_40_and0001 : STD_LOGIC; 
  signal trivium_s_reg_40_and0000 : STD_LOGIC; 
  signal trivium_s_reg_101_and0001 : STD_LOGIC; 
  signal trivium_s_reg_101_and0000 : STD_LOGIC; 
  signal trivium_s_reg_3_and0001 : STD_LOGIC; 
  signal trivium_s_reg_3_and0000 : STD_LOGIC; 
  signal trivium_s_reg_169_and0001 : STD_LOGIC; 
  signal trivium_s_reg_169_and0000 : STD_LOGIC; 
  signal skp_buf_prev_DYMUX_14361 : STD_LOGIC; 
  signal skp_buf_prev_CLKINV_14358 : STD_LOGIC; 
  signal trivium_s_reg_17_and0001 : STD_LOGIC; 
  signal trivium_s_reg_17_and0000 : STD_LOGIC; 
  signal trivium_s_reg_25_and0001 : STD_LOGIC; 
  signal trivium_s_reg_25_and0000 : STD_LOGIC; 
  signal trivium_s_reg_33_and0001 : STD_LOGIC; 
  signal trivium_s_reg_33_and0000 : STD_LOGIC; 
  signal trivium_s_reg_41_and0001 : STD_LOGIC; 
  signal trivium_s_reg_41_and0000 : STD_LOGIC; 
  signal trivium_s_reg_102_and0001 : STD_LOGIC; 
  signal trivium_s_reg_102_and0000 : STD_LOGIC; 
  signal trivium_s_reg_110_and0001 : STD_LOGIC; 
  signal trivium_s_reg_110_and0000 : STD_LOGIC; 
  signal trivium_s_reg_4_and0001 : STD_LOGIC; 
  signal trivium_s_reg_4_and0000 : STD_LOGIC; 
  signal key_1_FFY_RST : STD_LOGIC; 
  signal key_1_FFX_RST : STD_LOGIC; 
  signal key_1_DXMUX_14556 : STD_LOGIC; 
  signal key_1_DYMUX_14547 : STD_LOGIC; 
  signal key_1_SRINV_14545 : STD_LOGIC; 
  signal key_1_CLKINV_14544 : STD_LOGIC; 
  signal key_1_CEINV_14543 : STD_LOGIC; 
  signal key_3_DXMUX_14584 : STD_LOGIC; 
  signal key_3_DYMUX_14575 : STD_LOGIC; 
  signal key_3_SRINV_14573 : STD_LOGIC; 
  signal key_3_CLKINV_14572 : STD_LOGIC; 
  signal key_3_CEINV_14571 : STD_LOGIC; 
  signal key_5_DXMUX_14612 : STD_LOGIC; 
  signal key_5_DYMUX_14603 : STD_LOGIC; 
  signal key_5_SRINV_14601 : STD_LOGIC; 
  signal key_5_CLKINV_14600 : STD_LOGIC; 
  signal key_5_CEINV_14599 : STD_LOGIC; 
  signal key_7_DXMUX_14640 : STD_LOGIC; 
  signal key_7_DYMUX_14631 : STD_LOGIC; 
  signal key_7_SRINV_14629 : STD_LOGIC; 
  signal key_7_CLKINV_14628 : STD_LOGIC; 
  signal key_7_CEINV_14627 : STD_LOGIC; 
  signal key_9_DXMUX_14668 : STD_LOGIC; 
  signal key_9_DYMUX_14659 : STD_LOGIC; 
  signal key_9_SRINV_14657 : STD_LOGIC; 
  signal key_9_CLKINV_14656 : STD_LOGIC; 
  signal key_9_CEINV_14655 : STD_LOGIC; 
  signal trivium_z_reg_Buf_12_DXMUX_14696 : STD_LOGIC; 
  signal trivium_z_reg_Buf_12_DYMUX_14687 : STD_LOGIC; 
  signal trivium_z_reg_Buf_12_SRINV_14685 : STD_LOGIC; 
  signal trivium_z_reg_Buf_12_CLKINV_14684 : STD_LOGIC; 
  signal trivium_z_reg_Buf_12_CEINV_14683 : STD_LOGIC; 
  signal trivium_z_reg_Buf_14_DXMUX_14724 : STD_LOGIC; 
  signal trivium_z_reg_Buf_14_DYMUX_14715 : STD_LOGIC; 
  signal trivium_z_reg_Buf_14_SRINV_14713 : STD_LOGIC; 
  signal trivium_z_reg_Buf_14_CLKINV_14712 : STD_LOGIC; 
  signal trivium_z_reg_Buf_14_CEINV_14711 : STD_LOGIC; 
  signal trivium_s_reg_18_and0001 : STD_LOGIC; 
  signal trivium_s_reg_18_and0000 : STD_LOGIC; 
  signal trivium_s_reg_26_and0001 : STD_LOGIC; 
  signal trivium_s_reg_26_and0000 : STD_LOGIC; 
  signal trivium_s_reg_34_and0001 : STD_LOGIC; 
  signal trivium_s_reg_34_and0000 : STD_LOGIC; 
  signal trivium_s_reg_42_and0001 : STD_LOGIC; 
  signal trivium_s_reg_42_and0000 : STD_LOGIC; 
  signal trivium_s_reg_50_and0001 : STD_LOGIC; 
  signal trivium_s_reg_50_and0000 : STD_LOGIC; 
  signal trivium_s_reg_103_and0001 : STD_LOGIC; 
  signal trivium_s_reg_103_and0000 : STD_LOGIC; 
  signal trivium_s_reg_111_and0001 : STD_LOGIC; 
  signal trivium_s_reg_111_and0000 : STD_LOGIC; 
  signal trivium_s_reg_5_and0001 : STD_LOGIC; 
  signal trivium_s_reg_5_and0000 : STD_LOGIC; 
  signal trivium_s_reg_19_and0001 : STD_LOGIC; 
  signal trivium_s_reg_19_and0000 : STD_LOGIC; 
  signal trivium_s_reg_27_and0001 : STD_LOGIC; 
  signal trivium_s_reg_27_and0000 : STD_LOGIC; 
  signal trivium_s_reg_35_and0001 : STD_LOGIC; 
  signal trivium_s_reg_35_and0000 : STD_LOGIC; 
  signal trivium_s_reg_43_and0001 : STD_LOGIC; 
  signal trivium_s_reg_43_and0000 : STD_LOGIC; 
  signal trivium_s_reg_51_and0001 : STD_LOGIC; 
  signal trivium_s_reg_51_and0000 : STD_LOGIC; 
  signal trivium_s_reg_104_and0001 : STD_LOGIC; 
  signal trivium_s_reg_104_and0000 : STD_LOGIC; 
  signal trivium_s_reg_112_and0001 : STD_LOGIC; 
  signal trivium_s_reg_112_and0000 : STD_LOGIC; 
  signal trivium_s_reg_120_and0001 : STD_LOGIC; 
  signal trivium_s_reg_120_and0000 : STD_LOGIC; 
  signal trivium_s_reg_6_and0001 : STD_LOGIC; 
  signal trivium_s_reg_6_and0000 : STD_LOGIC; 
  signal trivium_s_reg_28_and0001 : STD_LOGIC; 
  signal trivium_s_reg_28_and0000 : STD_LOGIC; 
  signal trivium_s_reg_36_and0001 : STD_LOGIC; 
  signal trivium_s_reg_36_and0000 : STD_LOGIC; 
  signal trivium_s_reg_44_and0001 : STD_LOGIC; 
  signal trivium_s_reg_44_and0000 : STD_LOGIC; 
  signal trivium_s_reg_52_and0001 : STD_LOGIC; 
  signal trivium_s_reg_52_and0000 : STD_LOGIC; 
  signal trivium_s_reg_60_and0001 : STD_LOGIC; 
  signal trivium_s_reg_60_and0000 : STD_LOGIC; 
  signal trivium_s_reg_105_and0001 : STD_LOGIC; 
  signal trivium_s_reg_105_and0000 : STD_LOGIC; 
  signal trivium_s_reg_113_and0001 : STD_LOGIC; 
  signal trivium_s_reg_113_and0000 : STD_LOGIC; 
  signal trivium_s_reg_121_and0001 : STD_LOGIC; 
  signal trivium_s_reg_121_and0000 : STD_LOGIC; 
  signal trivium_s_reg_100_DXMUX_15344 : STD_LOGIC; 
  signal trivium_s_reg_100_CLKINV_15339 : STD_LOGIC; 
  signal trivium_s_reg_100_CEINV_15338 : STD_LOGIC; 
  signal trivium_s_reg_101_DXMUX_15366 : STD_LOGIC; 
  signal trivium_s_reg_101_CLKINV_15361 : STD_LOGIC; 
  signal trivium_s_reg_101_CEINV_15360 : STD_LOGIC; 
  signal trivium_s_reg_102_DXMUX_15388 : STD_LOGIC; 
  signal trivium_s_reg_102_CLKINV_15383 : STD_LOGIC; 
  signal trivium_s_reg_102_CEINV_15382 : STD_LOGIC; 
  signal trivium_s_reg_110_DXMUX_15410 : STD_LOGIC; 
  signal trivium_s_reg_110_CLKINV_15405 : STD_LOGIC; 
  signal trivium_s_reg_110_CEINV_15404 : STD_LOGIC; 
  signal trivium_s_reg_103_DXMUX_15432 : STD_LOGIC; 
  signal trivium_s_reg_103_CLKINV_15427 : STD_LOGIC; 
  signal trivium_s_reg_103_CEINV_15426 : STD_LOGIC; 
  signal trivium_s_reg_111_DXMUX_15454 : STD_LOGIC; 
  signal trivium_s_reg_111_CLKINV_15449 : STD_LOGIC; 
  signal trivium_s_reg_111_CEINV_15448 : STD_LOGIC; 
  signal trivium_s_reg_104_FFX_RST : STD_LOGIC; 
  signal trivium_s_reg_104_DXMUX_15476 : STD_LOGIC; 
  signal trivium_s_reg_104_REVUSED_15474 : STD_LOGIC; 
  signal trivium_s_reg_104_CLKINV_15471 : STD_LOGIC; 
  signal trivium_s_reg_104_CEINV_15470 : STD_LOGIC; 
  signal trivium_s_reg_112_FFX_RST : STD_LOGIC; 
  signal trivium_s_reg_112_DXMUX_15498 : STD_LOGIC; 
  signal trivium_s_reg_112_REVUSED_15496 : STD_LOGIC; 
  signal trivium_s_reg_112_CLKINV_15493 : STD_LOGIC; 
  signal trivium_s_reg_112_CEINV_15492 : STD_LOGIC; 
  signal trivium_s_reg_120_FFX_RST : STD_LOGIC; 
  signal trivium_s_reg_120_DXMUX_15520 : STD_LOGIC; 
  signal trivium_s_reg_120_REVUSED_15518 : STD_LOGIC; 
  signal trivium_s_reg_120_CLKINV_15515 : STD_LOGIC; 
  signal trivium_s_reg_120_CEINV_15514 : STD_LOGIC; 
  signal trivium_s_reg_105_DXMUX_15542 : STD_LOGIC; 
  signal trivium_s_reg_105_CLKINV_15537 : STD_LOGIC; 
  signal trivium_s_reg_105_CEINV_15536 : STD_LOGIC; 
  signal trivium_s_reg_113_DXMUX_15564 : STD_LOGIC; 
  signal trivium_s_reg_113_CLKINV_15559 : STD_LOGIC; 
  signal trivium_s_reg_113_CEINV_15558 : STD_LOGIC; 
  signal trivium_s_reg_121_DXMUX_15586 : STD_LOGIC; 
  signal trivium_s_reg_121_CLKINV_15581 : STD_LOGIC; 
  signal trivium_s_reg_121_CEINV_15580 : STD_LOGIC; 
  signal trivium_s_reg_106_DXMUX_15608 : STD_LOGIC; 
  signal trivium_s_reg_106_CLKINV_15603 : STD_LOGIC; 
  signal trivium_s_reg_106_CEINV_15602 : STD_LOGIC; 
  signal trivium_s_reg_114_DXMUX_15630 : STD_LOGIC; 
  signal trivium_s_reg_114_CLKINV_15625 : STD_LOGIC; 
  signal trivium_s_reg_114_CEINV_15624 : STD_LOGIC; 
  signal trivium_s_reg_122_DXMUX_15652 : STD_LOGIC; 
  signal trivium_s_reg_122_CLKINV_15647 : STD_LOGIC; 
  signal trivium_s_reg_122_CEINV_15646 : STD_LOGIC; 
  signal trivium_s_reg_130_DXMUX_15674 : STD_LOGIC; 
  signal trivium_s_reg_130_CLKINV_15669 : STD_LOGIC; 
  signal trivium_s_reg_130_CEINV_15668 : STD_LOGIC; 
  signal trivium_s_reg_107_DXMUX_15696 : STD_LOGIC; 
  signal trivium_s_reg_107_CLKINV_15691 : STD_LOGIC; 
  signal trivium_s_reg_107_CEINV_15690 : STD_LOGIC; 
  signal trivium_s_reg_115_DXMUX_15718 : STD_LOGIC; 
  signal trivium_s_reg_115_CLKINV_15713 : STD_LOGIC; 
  signal trivium_s_reg_115_CEINV_15712 : STD_LOGIC; 
  signal trivium_s_reg_123_DXMUX_15740 : STD_LOGIC; 
  signal trivium_s_reg_123_CLKINV_15735 : STD_LOGIC; 
  signal trivium_s_reg_123_CEINV_15734 : STD_LOGIC; 
  signal trivium_s_reg_131_DXMUX_15762 : STD_LOGIC; 
  signal trivium_s_reg_131_CLKINV_15757 : STD_LOGIC; 
  signal trivium_s_reg_131_CEINV_15756 : STD_LOGIC; 
  signal trivium_s_reg_108_DXMUX_15784 : STD_LOGIC; 
  signal trivium_s_reg_108_CLKINV_15779 : STD_LOGIC; 
  signal trivium_s_reg_108_CEINV_15778 : STD_LOGIC; 
  signal trivium_s_reg_116_DXMUX_15806 : STD_LOGIC; 
  signal trivium_s_reg_116_CLKINV_15801 : STD_LOGIC; 
  signal trivium_s_reg_116_CEINV_15800 : STD_LOGIC; 
  signal trivium_s_reg_124_DXMUX_15828 : STD_LOGIC; 
  signal trivium_s_reg_124_CLKINV_15823 : STD_LOGIC; 
  signal trivium_s_reg_124_CEINV_15822 : STD_LOGIC; 
  signal trivium_s_reg_132_DXMUX_15850 : STD_LOGIC; 
  signal trivium_s_reg_132_CLKINV_15845 : STD_LOGIC; 
  signal trivium_s_reg_132_CEINV_15844 : STD_LOGIC; 
  signal trivium_s_reg_140_DXMUX_15872 : STD_LOGIC; 
  signal trivium_s_reg_140_CLKINV_15867 : STD_LOGIC; 
  signal trivium_s_reg_140_CEINV_15866 : STD_LOGIC; 
  signal trivium_s_reg_109_DXMUX_15894 : STD_LOGIC; 
  signal trivium_s_reg_109_CLKINV_15889 : STD_LOGIC; 
  signal trivium_s_reg_109_CEINV_15888 : STD_LOGIC; 
  signal trivium_s_reg_117_DXMUX_15916 : STD_LOGIC; 
  signal trivium_s_reg_117_CLKINV_15911 : STD_LOGIC; 
  signal trivium_s_reg_117_CEINV_15910 : STD_LOGIC; 
  signal trivium_s_reg_125_DXMUX_15938 : STD_LOGIC; 
  signal trivium_s_reg_125_CLKINV_15933 : STD_LOGIC; 
  signal trivium_s_reg_125_CEINV_15932 : STD_LOGIC; 
  signal trivium_s_reg_133_DXMUX_15960 : STD_LOGIC; 
  signal trivium_s_reg_133_CLKINV_15955 : STD_LOGIC; 
  signal trivium_s_reg_133_CEINV_15954 : STD_LOGIC; 
  signal trivium_s_reg_141_DXMUX_15982 : STD_LOGIC; 
  signal trivium_s_reg_141_CLKINV_15977 : STD_LOGIC; 
  signal trivium_s_reg_141_CEINV_15976 : STD_LOGIC; 
  signal trivium_s_reg_118_DXMUX_16004 : STD_LOGIC; 
  signal trivium_s_reg_118_CLKINV_15999 : STD_LOGIC; 
  signal trivium_s_reg_118_CEINV_15998 : STD_LOGIC; 
  signal trivium_s_reg_126_DXMUX_16026 : STD_LOGIC; 
  signal trivium_s_reg_126_CLKINV_16021 : STD_LOGIC; 
  signal trivium_s_reg_126_CEINV_16020 : STD_LOGIC; 
  signal trivium_s_reg_134_DXMUX_16048 : STD_LOGIC; 
  signal trivium_s_reg_134_CLKINV_16043 : STD_LOGIC; 
  signal trivium_s_reg_134_CEINV_16042 : STD_LOGIC; 
  signal trivium_s_reg_142_DXMUX_16070 : STD_LOGIC; 
  signal trivium_s_reg_142_CLKINV_16065 : STD_LOGIC; 
  signal trivium_s_reg_142_CEINV_16064 : STD_LOGIC; 
  signal trivium_s_reg_150_DXMUX_16092 : STD_LOGIC; 
  signal trivium_s_reg_150_CLKINV_16087 : STD_LOGIC; 
  signal trivium_s_reg_150_CEINV_16086 : STD_LOGIC; 
  signal trivium_s_reg_119_DXMUX_16114 : STD_LOGIC; 
  signal trivium_s_reg_119_CLKINV_16109 : STD_LOGIC; 
  signal trivium_s_reg_119_CEINV_16108 : STD_LOGIC; 
  signal trivium_s_reg_127_DXMUX_16136 : STD_LOGIC; 
  signal trivium_s_reg_127_CLKINV_16131 : STD_LOGIC; 
  signal trivium_s_reg_127_CEINV_16130 : STD_LOGIC; 
  signal trivium_s_reg_135_DXMUX_16158 : STD_LOGIC; 
  signal trivium_s_reg_135_CLKINV_16153 : STD_LOGIC; 
  signal trivium_s_reg_135_CEINV_16152 : STD_LOGIC; 
  signal trivium_s_reg_143_DXMUX_16180 : STD_LOGIC; 
  signal trivium_s_reg_143_CLKINV_16175 : STD_LOGIC; 
  signal trivium_s_reg_143_CEINV_16174 : STD_LOGIC; 
  signal trivium_s_reg_151_DXMUX_16202 : STD_LOGIC; 
  signal trivium_s_reg_151_CLKINV_16197 : STD_LOGIC; 
  signal trivium_s_reg_151_CEINV_16196 : STD_LOGIC; 
  signal trivium_s_reg_128_FFX_RST : STD_LOGIC; 
  signal trivium_s_reg_128_DXMUX_16224 : STD_LOGIC; 
  signal trivium_s_reg_128_REVUSED_16222 : STD_LOGIC; 
  signal trivium_s_reg_128_CLKINV_16219 : STD_LOGIC; 
  signal trivium_s_reg_128_CEINV_16218 : STD_LOGIC; 
  signal trivium_s_reg_136_DXMUX_16246 : STD_LOGIC; 
  signal trivium_s_reg_136_CLKINV_16241 : STD_LOGIC; 
  signal trivium_s_reg_136_CEINV_16240 : STD_LOGIC; 
  signal trivium_s_reg_144_DXMUX_16268 : STD_LOGIC; 
  signal trivium_s_reg_144_CLKINV_16263 : STD_LOGIC; 
  signal trivium_s_reg_144_CEINV_16262 : STD_LOGIC; 
  signal trivium_s_reg_152_DXMUX_16290 : STD_LOGIC; 
  signal trivium_s_reg_152_CLKINV_16285 : STD_LOGIC; 
  signal trivium_s_reg_152_CEINV_16284 : STD_LOGIC; 
  signal trivium_s_reg_160_DXMUX_16312 : STD_LOGIC; 
  signal trivium_s_reg_160_CLKINV_16307 : STD_LOGIC; 
  signal trivium_s_reg_160_CEINV_16306 : STD_LOGIC; 
  signal trivium_s_reg_129_DXMUX_16334 : STD_LOGIC; 
  signal trivium_s_reg_129_CLKINV_16329 : STD_LOGIC; 
  signal trivium_s_reg_129_CEINV_16328 : STD_LOGIC; 
  signal trivium_s_reg_137_DXMUX_16356 : STD_LOGIC; 
  signal trivium_s_reg_137_CLKINV_16351 : STD_LOGIC; 
  signal trivium_s_reg_137_CEINV_16350 : STD_LOGIC; 
  signal trivium_s_reg_145_DXMUX_16378 : STD_LOGIC; 
  signal trivium_s_reg_145_CLKINV_16373 : STD_LOGIC; 
  signal trivium_s_reg_145_CEINV_16372 : STD_LOGIC; 
  signal trivium_s_reg_153_DXMUX_16400 : STD_LOGIC; 
  signal trivium_s_reg_153_CLKINV_16395 : STD_LOGIC; 
  signal trivium_s_reg_153_CEINV_16394 : STD_LOGIC; 
  signal trivium_s_reg_161_DXMUX_16422 : STD_LOGIC; 
  signal trivium_s_reg_161_CLKINV_16417 : STD_LOGIC; 
  signal trivium_s_reg_161_CEINV_16416 : STD_LOGIC; 
  signal trivium_s_reg_170_DXMUX_16444 : STD_LOGIC; 
  signal trivium_s_reg_170_CLKINV_16439 : STD_LOGIC; 
  signal trivium_s_reg_170_CEINV_16438 : STD_LOGIC; 
  signal trivium_s_reg_138_DXMUX_16466 : STD_LOGIC; 
  signal trivium_s_reg_138_CLKINV_16461 : STD_LOGIC; 
  signal trivium_s_reg_138_CEINV_16460 : STD_LOGIC; 
  signal trivium_s_reg_146_DXMUX_16488 : STD_LOGIC; 
  signal trivium_s_reg_146_CLKINV_16483 : STD_LOGIC; 
  signal trivium_s_reg_146_CEINV_16482 : STD_LOGIC; 
  signal trivium_s_reg_154_DXMUX_16510 : STD_LOGIC; 
  signal trivium_s_reg_154_CLKINV_16505 : STD_LOGIC; 
  signal trivium_s_reg_154_CEINV_16504 : STD_LOGIC; 
  signal trivium_s_reg_162_DXMUX_16532 : STD_LOGIC; 
  signal trivium_s_reg_162_CLKINV_16527 : STD_LOGIC; 
  signal trivium_s_reg_162_CEINV_16526 : STD_LOGIC; 
  signal trivium_s_reg_163_DXMUX_16554 : STD_LOGIC; 
  signal trivium_s_reg_163_CLKINV_16549 : STD_LOGIC; 
  signal trivium_s_reg_163_CEINV_16548 : STD_LOGIC; 
  signal trivium_s_reg_171_DXMUX_16576 : STD_LOGIC; 
  signal trivium_s_reg_171_CLKINV_16571 : STD_LOGIC; 
  signal trivium_s_reg_171_CEINV_16570 : STD_LOGIC; 
  signal trivium_s_reg_139_DXMUX_16598 : STD_LOGIC; 
  signal trivium_s_reg_139_CLKINV_16593 : STD_LOGIC; 
  signal trivium_s_reg_139_CEINV_16592 : STD_LOGIC; 
  signal trivium_s_reg_147_DXMUX_16620 : STD_LOGIC; 
  signal trivium_s_reg_147_CLKINV_16615 : STD_LOGIC; 
  signal trivium_s_reg_147_CEINV_16614 : STD_LOGIC; 
  signal trivium_s_reg_155_DXMUX_16642 : STD_LOGIC; 
  signal trivium_s_reg_155_CLKINV_16637 : STD_LOGIC; 
  signal trivium_s_reg_155_CEINV_16636 : STD_LOGIC; 
  signal trivium_s_reg_164_DXMUX_16664 : STD_LOGIC; 
  signal trivium_s_reg_164_CLKINV_16659 : STD_LOGIC; 
  signal trivium_s_reg_164_CEINV_16658 : STD_LOGIC; 
  signal trivium_s_reg_172_DXMUX_16686 : STD_LOGIC; 
  signal trivium_s_reg_172_CLKINV_16681 : STD_LOGIC; 
  signal trivium_s_reg_172_CEINV_16680 : STD_LOGIC; 
  signal trivium_s_reg_148_DXMUX_16708 : STD_LOGIC; 
  signal trivium_s_reg_148_CLKINV_16703 : STD_LOGIC; 
  signal trivium_s_reg_148_CEINV_16702 : STD_LOGIC; 
  signal trivium_s_reg_156_DXMUX_16730 : STD_LOGIC; 
  signal trivium_s_reg_156_CLKINV_16725 : STD_LOGIC; 
  signal trivium_s_reg_156_CEINV_16724 : STD_LOGIC; 
  signal trivium_s_reg_165_DXMUX_16752 : STD_LOGIC; 
  signal trivium_s_reg_165_CLKINV_16747 : STD_LOGIC; 
  signal trivium_s_reg_165_CEINV_16746 : STD_LOGIC; 
  signal trivium_s_reg_173_DXMUX_16774 : STD_LOGIC; 
  signal trivium_s_reg_173_CLKINV_16769 : STD_LOGIC; 
  signal trivium_s_reg_173_CEINV_16768 : STD_LOGIC; 
  signal trivium_s_reg_149_DXMUX_16796 : STD_LOGIC; 
  signal trivium_s_reg_149_CLKINV_16791 : STD_LOGIC; 
  signal trivium_s_reg_149_CEINV_16790 : STD_LOGIC; 
  signal trivium_s_reg_157_DXMUX_16818 : STD_LOGIC; 
  signal trivium_s_reg_157_CLKINV_16813 : STD_LOGIC; 
  signal trivium_s_reg_157_CEINV_16812 : STD_LOGIC; 
  signal trivium_s_reg_166_DXMUX_16840 : STD_LOGIC; 
  signal trivium_s_reg_166_CLKINV_16835 : STD_LOGIC; 
  signal trivium_s_reg_166_CEINV_16834 : STD_LOGIC; 
  signal trivium_s_reg_174_DYMUX_16859 : STD_LOGIC; 
  signal trivium_s_reg_174_CLKINV_16856 : STD_LOGIC; 
  signal trivium_s_reg_174_CEINV_16855 : STD_LOGIC; 
  signal trivium_s_reg_158_DXMUX_16879 : STD_LOGIC; 
  signal trivium_s_reg_158_CLKINV_16874 : STD_LOGIC; 
  signal trivium_s_reg_158_CEINV_16873 : STD_LOGIC; 
  signal trivium_s_reg_167_DXMUX_16901 : STD_LOGIC; 
  signal trivium_s_reg_167_CLKINV_16896 : STD_LOGIC; 
  signal trivium_s_reg_167_CEINV_16895 : STD_LOGIC; 
  signal trivium_s_reg_176_DXMUX_16931 : STD_LOGIC; 
  signal trivium_s_reg_176_DYMUX_16922 : STD_LOGIC; 
  signal trivium_s_reg_176_SRINV_16920 : STD_LOGIC; 
  signal trivium_s_reg_176_CLKINV_16919 : STD_LOGIC; 
  signal trivium_s_reg_176_CEINV_16918 : STD_LOGIC; 
  signal trivium_s_reg_159_FFX_RST : STD_LOGIC; 
  signal trivium_s_reg_159_DXMUX_16951 : STD_LOGIC; 
  signal trivium_s_reg_159_REVUSED_16949 : STD_LOGIC; 
  signal trivium_s_reg_159_CLKINV_16946 : STD_LOGIC; 
  signal trivium_s_reg_159_CEINV_16945 : STD_LOGIC; 
  signal trivium_s_reg_168_DXMUX_16973 : STD_LOGIC; 
  signal trivium_s_reg_168_CLKINV_16968 : STD_LOGIC; 
  signal trivium_s_reg_168_CEINV_16967 : STD_LOGIC; 
  signal trivium_s_reg_169_DXMUX_16995 : STD_LOGIC; 
  signal trivium_s_reg_169_CLKINV_16990 : STD_LOGIC; 
  signal trivium_s_reg_169_CEINV_16989 : STD_LOGIC; 
  signal trivium_s_reg_177_DXMUX_17034 : STD_LOGIC; 
  signal trivium_s_reg_177_DYMUX_17025 : STD_LOGIC; 
  signal trivium_s_reg_24311_17022 : STD_LOGIC; 
  signal trivium_s_reg_177_SRINV_17015 : STD_LOGIC; 
  signal trivium_s_reg_177_CLKINV_17014 : STD_LOGIC; 
  signal trivium_s_reg_177_CEINV_17013 : STD_LOGIC; 
  signal trivium_s_reg_287_DXMUX_17061 : STD_LOGIC; 
  signal trivium_s_reg_287_DYMUX_17053 : STD_LOGIC; 
  signal trivium_s_reg_287_SRINV_17051 : STD_LOGIC; 
  signal trivium_s_reg_287_CLKINV_17050 : STD_LOGIC; 
  signal trivium_s_reg_287_CEINV_17049 : STD_LOGIC; 
  signal trivium_s_reg_288_DYMUX_17077 : STD_LOGIC; 
  signal trivium_s_reg_288_CLKINV_17074 : STD_LOGIC; 
  signal trivium_s_reg_288_CEINV_17073 : STD_LOGIC; 
  signal trivium_s_reg_7_and0001 : STD_LOGIC; 
  signal trivium_s_reg_7_and0000 : STD_LOGIC; 
  signal trivium_s_reg_29_and0001 : STD_LOGIC; 
  signal trivium_s_reg_29_and0000 : STD_LOGIC; 
  signal trivium_s_reg_37_and0001 : STD_LOGIC; 
  signal trivium_s_reg_37_and0000 : STD_LOGIC; 
  signal trivium_s_reg_45_and0001 : STD_LOGIC; 
  signal trivium_s_reg_45_and0000 : STD_LOGIC; 
  signal trivium_s_reg_53_and0001 : STD_LOGIC; 
  signal trivium_s_reg_53_and0000 : STD_LOGIC; 
  signal trivium_s_reg_61_and0001 : STD_LOGIC; 
  signal trivium_s_reg_61_and0000 : STD_LOGIC; 
  signal trivium_s_reg_106_and0001 : STD_LOGIC; 
  signal trivium_s_reg_106_and0000 : STD_LOGIC; 
  signal trivium_s_reg_114_and0001 : STD_LOGIC; 
  signal trivium_s_reg_114_and0000 : STD_LOGIC; 
  signal trivium_s_reg_122_and0001 : STD_LOGIC; 
  signal trivium_s_reg_122_and0000 : STD_LOGIC; 
  signal trivium_s_reg_130_and0001 : STD_LOGIC; 
  signal trivium_s_reg_130_and0000 : STD_LOGIC; 
  signal trivium_s_reg_8_and0001 : STD_LOGIC; 
  signal trivium_s_reg_8_and0000 : STD_LOGIC; 
  signal trivium_s_reg_38_and0001 : STD_LOGIC; 
  signal trivium_s_reg_38_and0000 : STD_LOGIC; 
  signal trivium_s_reg_46_and0001 : STD_LOGIC; 
  signal trivium_s_reg_46_and0000 : STD_LOGIC; 
  signal trivium_s_reg_54_and0001 : STD_LOGIC; 
  signal trivium_s_reg_54_and0000 : STD_LOGIC; 
  signal trivium_s_reg_62_and0001 : STD_LOGIC; 
  signal trivium_s_reg_62_and0000 : STD_LOGIC; 
  signal trivium_s_reg_70_and0001 : STD_LOGIC; 
  signal trivium_s_reg_70_and0000 : STD_LOGIC; 
  signal trivium_s_reg_107_and0001 : STD_LOGIC; 
  signal trivium_s_reg_107_and0000 : STD_LOGIC; 
  signal trivium_s_reg_115_and0001 : STD_LOGIC; 
  signal trivium_s_reg_115_and0000 : STD_LOGIC; 
  signal trivium_s_reg_123_and0001 : STD_LOGIC; 
  signal trivium_s_reg_123_and0000 : STD_LOGIC; 
  signal trivium_s_reg_131_and0001 : STD_LOGIC; 
  signal trivium_s_reg_131_and0000 : STD_LOGIC; 
  signal trivium_z_reg_7_0_xor0001_pack_1 : STD_LOGIC; 
  signal trivium_s_reg_94_DYMUX_17587 : STD_LOGIC; 
  signal trivium_s_94_Q : STD_LOGIC; 
  signal trivium_s_reg_94_CLKINV_17577 : STD_LOGIC; 
  signal trivium_s_reg_94_CEINV_17576 : STD_LOGIC; 
  signal trivium_s_reg_9_and0001 : STD_LOGIC; 
  signal trivium_s_reg_9_and0000 : STD_LOGIC; 
  signal trivium_s_reg_39_and0001 : STD_LOGIC; 
  signal trivium_s_reg_39_and0000 : STD_LOGIC; 
  signal trivium_s_reg_47_and0001 : STD_LOGIC; 
  signal trivium_s_reg_47_and0000 : STD_LOGIC; 
  signal trivium_s_reg_55_and0001 : STD_LOGIC; 
  signal trivium_s_reg_55_and0000 : STD_LOGIC; 
  signal trivium_s_reg_63_and0001 : STD_LOGIC; 
  signal trivium_s_reg_63_and0000 : STD_LOGIC; 
  signal trivium_s_reg_71_and0001 : STD_LOGIC; 
  signal trivium_s_reg_71_and0000 : STD_LOGIC; 
  signal trivium_s_reg_108_and0001 : STD_LOGIC; 
  signal trivium_s_reg_108_and0000 : STD_LOGIC; 
  signal trivium_s_reg_116_and0001 : STD_LOGIC; 
  signal trivium_s_reg_116_and0000 : STD_LOGIC; 
  signal trivium_s_reg_124_and0001 : STD_LOGIC; 
  signal trivium_s_reg_124_and0000 : STD_LOGIC; 
  signal trivium_s_reg_132_and0001 : STD_LOGIC; 
  signal trivium_s_reg_132_and0000 : STD_LOGIC; 
  signal trivium_s_reg_140_and0001 : STD_LOGIC; 
  signal trivium_s_reg_140_and0000 : STD_LOGIC; 
  signal trivium_z_reg_7_0_xor0003_pack_1 : STD_LOGIC; 
  signal trivium_s_reg_1_DYMUX_17894 : STD_LOGIC; 
  signal trivium_s_1_Q : STD_LOGIC; 
  signal trivium_s_reg_1_CLKINV_17884 : STD_LOGIC; 
  signal trivium_s_reg_1_CEINV_17883 : STD_LOGIC; 
  signal skp_buf_cur_DYMUX_17921 : STD_LOGIC; 
  signal skp_buf_cur_CLKINV_17918 : STD_LOGIC; 
  signal key_11_FFY_RST : STD_LOGIC; 
  signal key_11_FFX_RST : STD_LOGIC; 
  signal key_11_DXMUX_17948 : STD_LOGIC; 
  signal key_11_DYMUX_17939 : STD_LOGIC; 
  signal key_11_SRINV_17937 : STD_LOGIC; 
  signal key_11_CLKINV_17936 : STD_LOGIC; 
  signal key_11_CEINV_17935 : STD_LOGIC; 
  signal key_21_FFY_RST : STD_LOGIC; 
  signal key_21_FFX_RST : STD_LOGIC; 
  signal key_21_DXMUX_17976 : STD_LOGIC; 
  signal key_21_DYMUX_17967 : STD_LOGIC; 
  signal key_21_SRINV_17965 : STD_LOGIC; 
  signal key_21_CLKINV_17964 : STD_LOGIC; 
  signal key_21_CEINV_17963 : STD_LOGIC; 
  signal key_13_FFY_RST : STD_LOGIC; 
  signal key_13_FFX_RST : STD_LOGIC; 
  signal key_13_DXMUX_18004 : STD_LOGIC; 
  signal key_13_DYMUX_17995 : STD_LOGIC; 
  signal key_13_SRINV_17993 : STD_LOGIC; 
  signal key_13_CLKINV_17992 : STD_LOGIC; 
  signal key_13_CEINV_17991 : STD_LOGIC; 
  signal trivium_s_reg_48_and0001 : STD_LOGIC; 
  signal trivium_s_reg_48_and0000 : STD_LOGIC; 
  signal trivium_s_reg_56_and0001 : STD_LOGIC; 
  signal trivium_s_reg_56_and0000 : STD_LOGIC; 
  signal trivium_s_reg_64_and0001 : STD_LOGIC; 
  signal trivium_s_reg_64_and0000 : STD_LOGIC; 
  signal trivium_s_reg_72_and0001 : STD_LOGIC; 
  signal trivium_s_reg_72_and0000 : STD_LOGIC; 
  signal trivium_s_reg_80_and0001 : STD_LOGIC; 
  signal trivium_s_reg_80_and0000 : STD_LOGIC; 
  signal key_31_DXMUX_18152 : STD_LOGIC; 
  signal key_31_DYMUX_18143 : STD_LOGIC; 
  signal key_31_SRINV_18141 : STD_LOGIC; 
  signal key_31_CLKINV_18140 : STD_LOGIC; 
  signal key_31_CEINV_18139 : STD_LOGIC; 
  signal key_23_DXMUX_18180 : STD_LOGIC; 
  signal key_23_DYMUX_18171 : STD_LOGIC; 
  signal key_23_SRINV_18169 : STD_LOGIC; 
  signal key_23_CLKINV_18168 : STD_LOGIC; 
  signal key_23_CEINV_18167 : STD_LOGIC; 
  signal key_15_DXMUX_18208 : STD_LOGIC; 
  signal key_15_DYMUX_18199 : STD_LOGIC; 
  signal key_15_SRINV_18197 : STD_LOGIC; 
  signal key_15_CLKINV_18196 : STD_LOGIC; 
  signal key_15_CEINV_18195 : STD_LOGIC; 
  signal key_41_DXMUX_18236 : STD_LOGIC; 
  signal key_41_DYMUX_18227 : STD_LOGIC; 
  signal key_41_SRINV_18225 : STD_LOGIC; 
  signal key_41_CLKINV_18224 : STD_LOGIC; 
  signal key_41_CEINV_18223 : STD_LOGIC; 
  signal key_33_DXMUX_18264 : STD_LOGIC; 
  signal key_33_DYMUX_18255 : STD_LOGIC; 
  signal key_33_SRINV_18253 : STD_LOGIC; 
  signal key_33_CLKINV_18252 : STD_LOGIC; 
  signal key_33_CEINV_18251 : STD_LOGIC; 
  signal key_25_DXMUX_18292 : STD_LOGIC; 
  signal key_25_DYMUX_18283 : STD_LOGIC; 
  signal key_25_SRINV_18281 : STD_LOGIC; 
  signal key_25_CLKINV_18280 : STD_LOGIC; 
  signal key_25_CEINV_18279 : STD_LOGIC; 
  signal key_17_DXMUX_18320 : STD_LOGIC; 
  signal key_17_DYMUX_18311 : STD_LOGIC; 
  signal key_17_SRINV_18309 : STD_LOGIC; 
  signal key_17_CLKINV_18308 : STD_LOGIC; 
  signal key_17_CEINV_18307 : STD_LOGIC; 
  signal key_51_DXMUX_18348 : STD_LOGIC; 
  signal key_51_DYMUX_18339 : STD_LOGIC; 
  signal key_51_SRINV_18337 : STD_LOGIC; 
  signal key_51_CLKINV_18336 : STD_LOGIC; 
  signal key_51_CEINV_18335 : STD_LOGIC; 
  signal key_43_DXMUX_18376 : STD_LOGIC; 
  signal key_43_DYMUX_18367 : STD_LOGIC; 
  signal key_43_SRINV_18365 : STD_LOGIC; 
  signal key_43_CLKINV_18364 : STD_LOGIC; 
  signal key_43_CEINV_18363 : STD_LOGIC; 
  signal key_35_DXMUX_18404 : STD_LOGIC; 
  signal key_35_DYMUX_18395 : STD_LOGIC; 
  signal key_35_SRINV_18393 : STD_LOGIC; 
  signal key_35_CLKINV_18392 : STD_LOGIC; 
  signal key_35_CEINV_18391 : STD_LOGIC; 
  signal key_27_DXMUX_18432 : STD_LOGIC; 
  signal key_27_DYMUX_18423 : STD_LOGIC; 
  signal key_27_SRINV_18421 : STD_LOGIC; 
  signal key_27_CLKINV_18420 : STD_LOGIC; 
  signal key_27_CEINV_18419 : STD_LOGIC; 
  signal key_19_DXMUX_18460 : STD_LOGIC; 
  signal key_19_DYMUX_18451 : STD_LOGIC; 
  signal key_19_SRINV_18449 : STD_LOGIC; 
  signal key_19_CLKINV_18448 : STD_LOGIC; 
  signal key_19_CEINV_18447 : STD_LOGIC; 
  signal key_61_DXMUX_18488 : STD_LOGIC; 
  signal key_61_DYMUX_18479 : STD_LOGIC; 
  signal key_61_SRINV_18477 : STD_LOGIC; 
  signal key_61_CLKINV_18476 : STD_LOGIC; 
  signal key_61_CEINV_18475 : STD_LOGIC; 
  signal key_53_DXMUX_18516 : STD_LOGIC; 
  signal key_53_DYMUX_18507 : STD_LOGIC; 
  signal key_53_SRINV_18505 : STD_LOGIC; 
  signal key_53_CLKINV_18504 : STD_LOGIC; 
  signal key_53_CEINV_18503 : STD_LOGIC; 
  signal key_45_DXMUX_18544 : STD_LOGIC; 
  signal key_45_DYMUX_18535 : STD_LOGIC; 
  signal key_45_SRINV_18533 : STD_LOGIC; 
  signal key_45_CLKINV_18532 : STD_LOGIC; 
  signal key_45_CEINV_18531 : STD_LOGIC; 
  signal key_37_DXMUX_18572 : STD_LOGIC; 
  signal key_37_DYMUX_18563 : STD_LOGIC; 
  signal key_37_SRINV_18561 : STD_LOGIC; 
  signal key_37_CLKINV_18560 : STD_LOGIC; 
  signal key_37_CEINV_18559 : STD_LOGIC; 
  signal key_29_DXMUX_18600 : STD_LOGIC; 
  signal key_29_DYMUX_18591 : STD_LOGIC; 
  signal key_29_SRINV_18589 : STD_LOGIC; 
  signal key_29_CLKINV_18588 : STD_LOGIC; 
  signal key_29_CEINV_18587 : STD_LOGIC; 
  signal key_71_DXMUX_18628 : STD_LOGIC; 
  signal key_71_DYMUX_18619 : STD_LOGIC; 
  signal key_71_SRINV_18617 : STD_LOGIC; 
  signal key_71_CLKINV_18616 : STD_LOGIC; 
  signal key_71_CEINV_18615 : STD_LOGIC; 
  signal key_63_DXMUX_18656 : STD_LOGIC; 
  signal key_63_DYMUX_18647 : STD_LOGIC; 
  signal key_63_SRINV_18645 : STD_LOGIC; 
  signal key_63_CLKINV_18644 : STD_LOGIC; 
  signal key_63_CEINV_18643 : STD_LOGIC; 
  signal key_55_DXMUX_18684 : STD_LOGIC; 
  signal key_55_DYMUX_18675 : STD_LOGIC; 
  signal key_55_SRINV_18673 : STD_LOGIC; 
  signal key_55_CLKINV_18672 : STD_LOGIC; 
  signal key_55_CEINV_18671 : STD_LOGIC; 
  signal key_47_DXMUX_18712 : STD_LOGIC; 
  signal key_47_DYMUX_18703 : STD_LOGIC; 
  signal key_47_SRINV_18701 : STD_LOGIC; 
  signal key_47_CLKINV_18700 : STD_LOGIC; 
  signal key_47_CEINV_18699 : STD_LOGIC; 
  signal key_39_DXMUX_18740 : STD_LOGIC; 
  signal key_39_DYMUX_18731 : STD_LOGIC; 
  signal key_39_SRINV_18729 : STD_LOGIC; 
  signal key_39_CLKINV_18728 : STD_LOGIC; 
  signal key_39_CEINV_18727 : STD_LOGIC; 
  signal key_73_DXMUX_18768 : STD_LOGIC; 
  signal key_73_DYMUX_18759 : STD_LOGIC; 
  signal key_73_SRINV_18757 : STD_LOGIC; 
  signal key_73_CLKINV_18756 : STD_LOGIC; 
  signal key_73_CEINV_18755 : STD_LOGIC; 
  signal key_65_FFX_RST : STD_LOGIC; 
  signal key_65_DXMUX_18796 : STD_LOGIC; 
  signal key_65_DYMUX_18787 : STD_LOGIC; 
  signal key_65_SRINV_18785 : STD_LOGIC; 
  signal key_65_CLKINV_18784 : STD_LOGIC; 
  signal key_65_CEINV_18783 : STD_LOGIC; 
  signal key_57_FFY_RST : STD_LOGIC; 
  signal key_57_FFX_RST : STD_LOGIC; 
  signal key_57_DXMUX_18824 : STD_LOGIC; 
  signal key_57_DYMUX_18815 : STD_LOGIC; 
  signal key_57_SRINV_18813 : STD_LOGIC; 
  signal key_57_CLKINV_18812 : STD_LOGIC; 
  signal key_57_CEINV_18811 : STD_LOGIC; 
  signal key_49_FFY_RST : STD_LOGIC; 
  signal key_49_DXMUX_18852 : STD_LOGIC; 
  signal key_49_DYMUX_18843 : STD_LOGIC; 
  signal key_49_SRINV_18841 : STD_LOGIC; 
  signal key_49_CLKINV_18840 : STD_LOGIC; 
  signal key_49_CEINV_18839 : STD_LOGIC; 
  signal key_75_DXMUX_18880 : STD_LOGIC; 
  signal key_75_DYMUX_18871 : STD_LOGIC; 
  signal key_75_SRINV_18869 : STD_LOGIC; 
  signal key_75_CLKINV_18868 : STD_LOGIC; 
  signal key_75_CEINV_18867 : STD_LOGIC; 
  signal key_67_DXMUX_18908 : STD_LOGIC; 
  signal key_67_DYMUX_18899 : STD_LOGIC; 
  signal key_67_SRINV_18897 : STD_LOGIC; 
  signal key_67_CLKINV_18896 : STD_LOGIC; 
  signal key_67_CEINV_18895 : STD_LOGIC; 
  signal key_59_DXMUX_18936 : STD_LOGIC; 
  signal key_59_DYMUX_18927 : STD_LOGIC; 
  signal key_59_SRINV_18925 : STD_LOGIC; 
  signal key_59_CLKINV_18924 : STD_LOGIC; 
  signal key_59_CEINV_18923 : STD_LOGIC; 
  signal key_77_DXMUX_18964 : STD_LOGIC; 
  signal key_77_DYMUX_18955 : STD_LOGIC; 
  signal key_77_SRINV_18953 : STD_LOGIC; 
  signal key_77_CLKINV_18952 : STD_LOGIC; 
  signal key_77_CEINV_18951 : STD_LOGIC; 
  signal key_69_DXMUX_18992 : STD_LOGIC; 
  signal key_69_DYMUX_18983 : STD_LOGIC; 
  signal key_69_SRINV_18981 : STD_LOGIC; 
  signal key_69_CLKINV_18980 : STD_LOGIC; 
  signal key_69_CEINV_18979 : STD_LOGIC; 
  signal trivium_s_reg_109_and0001 : STD_LOGIC; 
  signal trivium_s_reg_109_and0000 : STD_LOGIC; 
  signal trivium_s_reg_117_and0001 : STD_LOGIC; 
  signal trivium_s_reg_117_and0000 : STD_LOGIC; 
  signal trivium_s_reg_125_and0001 : STD_LOGIC; 
  signal trivium_s_reg_125_and0000 : STD_LOGIC; 
  signal trivium_s_reg_133_and0001 : STD_LOGIC; 
  signal trivium_s_reg_133_and0000 : STD_LOGIC; 
  signal trivium_s_reg_141_and0001 : STD_LOGIC; 
  signal trivium_s_reg_141_and0000 : STD_LOGIC; 
  signal key_79_DXMUX_19140 : STD_LOGIC; 
  signal key_79_DYMUX_19131 : STD_LOGIC; 
  signal key_79_SRINV_19129 : STD_LOGIC; 
  signal key_79_CLKINV_19128 : STD_LOGIC; 
  signal key_79_CEINV_19127 : STD_LOGIC; 
  signal trivium_z_reg_Buf_2_DXMUX_19168 : STD_LOGIC; 
  signal trivium_z_reg_Buf_2_DYMUX_19159 : STD_LOGIC; 
  signal trivium_z_reg_Buf_2_SRINV_19157 : STD_LOGIC; 
  signal trivium_z_reg_Buf_2_CLKINV_19156 : STD_LOGIC; 
  signal trivium_z_reg_Buf_2_CEINV_19155 : STD_LOGIC; 
  signal trivium_z_reg_Buf_4_DXMUX_19196 : STD_LOGIC; 
  signal trivium_z_reg_Buf_4_DYMUX_19187 : STD_LOGIC; 
  signal trivium_z_reg_Buf_4_SRINV_19185 : STD_LOGIC; 
  signal trivium_z_reg_Buf_4_CLKINV_19184 : STD_LOGIC; 
  signal trivium_z_reg_Buf_4_CEINV_19183 : STD_LOGIC; 
  signal trivium_z_reg_Buf_6_DXMUX_19224 : STD_LOGIC; 
  signal trivium_z_reg_Buf_6_DYMUX_19215 : STD_LOGIC; 
  signal trivium_z_reg_Buf_6_SRINV_19213 : STD_LOGIC; 
  signal trivium_z_reg_Buf_6_CLKINV_19212 : STD_LOGIC; 
  signal trivium_z_reg_Buf_6_CEINV_19211 : STD_LOGIC; 
  signal trivium_z_reg_Buf_8_DXMUX_19252 : STD_LOGIC; 
  signal trivium_z_reg_Buf_8_DYMUX_19243 : STD_LOGIC; 
  signal trivium_z_reg_Buf_8_SRINV_19241 : STD_LOGIC; 
  signal trivium_z_reg_Buf_8_CLKINV_19240 : STD_LOGIC; 
  signal trivium_z_reg_Buf_8_CEINV_19239 : STD_LOGIC; 
  signal trivium_z_reg_Buf_10_DXMUX_19280 : STD_LOGIC; 
  signal trivium_z_reg_Buf_10_DYMUX_19271 : STD_LOGIC; 
  signal trivium_z_reg_Buf_10_SRINV_19269 : STD_LOGIC; 
  signal trivium_z_reg_Buf_10_CLKINV_19268 : STD_LOGIC; 
  signal trivium_z_reg_Buf_10_CEINV_19267 : STD_LOGIC; 
  signal trivium_s_reg_49_and0001 : STD_LOGIC; 
  signal trivium_s_reg_49_and0000 : STD_LOGIC; 
  signal trivium_s_reg_57_and0001 : STD_LOGIC; 
  signal trivium_s_reg_57_and0000 : STD_LOGIC; 
  signal trivium_s_reg_65_and0001 : STD_LOGIC; 
  signal trivium_s_reg_65_and0000 : STD_LOGIC; 
  signal trivium_s_reg_73_and0001 : STD_LOGIC; 
  signal trivium_s_reg_73_and0000 : STD_LOGIC; 
  signal trivium_s_reg_118_and0001 : STD_LOGIC; 
  signal trivium_s_reg_118_and0000 : STD_LOGIC; 
  signal trivium_s_reg_126_and0001 : STD_LOGIC; 
  signal trivium_s_reg_126_and0000 : STD_LOGIC; 
  signal trivium_s_reg_134_and0001 : STD_LOGIC; 
  signal trivium_s_reg_134_and0000 : STD_LOGIC; 
  signal trivium_s_reg_142_and0001 : STD_LOGIC; 
  signal trivium_s_reg_142_and0000 : STD_LOGIC; 
  signal trivium_s_reg_150_and0001 : STD_LOGIC; 
  signal trivium_s_reg_150_and0000 : STD_LOGIC; 
  signal trivium_s_reg_10_DXMUX_19516 : STD_LOGIC; 
  signal trivium_s_reg_10_CLKINV_19511 : STD_LOGIC; 
  signal trivium_s_reg_10_CEINV_19510 : STD_LOGIC; 
  signal trivium_s_reg_11_DXMUX_19538 : STD_LOGIC; 
  signal trivium_s_reg_11_CLKINV_19533 : STD_LOGIC; 
  signal trivium_s_reg_11_CEINV_19532 : STD_LOGIC; 
  signal trivium_s_reg_12_DXMUX_19560 : STD_LOGIC; 
  signal trivium_s_reg_12_CLKINV_19555 : STD_LOGIC; 
  signal trivium_s_reg_12_CEINV_19554 : STD_LOGIC; 
  signal trivium_s_reg_20_DXMUX_19582 : STD_LOGIC; 
  signal trivium_s_reg_20_CLKINV_19577 : STD_LOGIC; 
  signal trivium_s_reg_20_CEINV_19576 : STD_LOGIC; 
  signal trivium_s_reg_13_DXMUX_19604 : STD_LOGIC; 
  signal trivium_s_reg_13_CLKINV_19599 : STD_LOGIC; 
  signal trivium_s_reg_13_CEINV_19598 : STD_LOGIC; 
  signal trivium_s_reg_21_DXMUX_19626 : STD_LOGIC; 
  signal trivium_s_reg_21_CLKINV_19621 : STD_LOGIC; 
  signal trivium_s_reg_21_CEINV_19620 : STD_LOGIC; 
  signal trivium_s_reg_14_DXMUX_19648 : STD_LOGIC; 
  signal trivium_s_reg_14_CLKINV_19643 : STD_LOGIC; 
  signal trivium_s_reg_14_CEINV_19642 : STD_LOGIC; 
  signal trivium_s_reg_22_FFX_RST : STD_LOGIC; 
  signal trivium_s_reg_22_DXMUX_19670 : STD_LOGIC; 
  signal trivium_s_reg_22_REVUSED_19668 : STD_LOGIC; 
  signal trivium_s_reg_22_CLKINV_19665 : STD_LOGIC; 
  signal trivium_s_reg_22_CEINV_19664 : STD_LOGIC; 
  signal trivium_s_reg_30_FFX_RST : STD_LOGIC; 
  signal trivium_s_reg_30_DXMUX_19692 : STD_LOGIC; 
  signal trivium_s_reg_30_REVUSED_19690 : STD_LOGIC; 
  signal trivium_s_reg_30_CLKINV_19687 : STD_LOGIC; 
  signal trivium_s_reg_30_CEINV_19686 : STD_LOGIC; 
  signal trivium_s_reg_15_FFX_RST : STD_LOGIC; 
  signal trivium_s_reg_15_DXMUX_19714 : STD_LOGIC; 
  signal trivium_s_reg_15_REVUSED_19712 : STD_LOGIC; 
  signal trivium_s_reg_15_CLKINV_19709 : STD_LOGIC; 
  signal trivium_s_reg_15_CEINV_19708 : STD_LOGIC; 
  signal trivium_s_reg_23_DXMUX_19736 : STD_LOGIC; 
  signal trivium_s_reg_23_CLKINV_19731 : STD_LOGIC; 
  signal trivium_s_reg_23_CEINV_19730 : STD_LOGIC; 
  signal trivium_s_reg_31_DXMUX_19758 : STD_LOGIC; 
  signal trivium_s_reg_31_CLKINV_19753 : STD_LOGIC; 
  signal trivium_s_reg_31_CEINV_19752 : STD_LOGIC; 
  signal trivium_s_reg_16_DXMUX_19780 : STD_LOGIC; 
  signal trivium_s_reg_16_CLKINV_19775 : STD_LOGIC; 
  signal trivium_s_reg_16_CEINV_19774 : STD_LOGIC; 
  signal trivium_s_reg_24_DXMUX_19802 : STD_LOGIC; 
  signal trivium_s_reg_24_CLKINV_19797 : STD_LOGIC; 
  signal trivium_s_reg_24_CEINV_19796 : STD_LOGIC; 
  signal trivium_s_reg_32_DXMUX_19824 : STD_LOGIC; 
  signal trivium_s_reg_32_CLKINV_19819 : STD_LOGIC; 
  signal trivium_s_reg_32_CEINV_19818 : STD_LOGIC; 
  signal trivium_s_reg_40_DXMUX_19846 : STD_LOGIC; 
  signal trivium_s_reg_40_CLKINV_19841 : STD_LOGIC; 
  signal trivium_s_reg_40_CEINV_19840 : STD_LOGIC; 
  signal trivium_s_reg_17_DXMUX_19868 : STD_LOGIC; 
  signal trivium_s_reg_17_CLKINV_19863 : STD_LOGIC; 
  signal trivium_s_reg_17_CEINV_19862 : STD_LOGIC; 
  signal trivium_s_reg_25_DXMUX_19890 : STD_LOGIC; 
  signal trivium_s_reg_25_CLKINV_19885 : STD_LOGIC; 
  signal trivium_s_reg_25_CEINV_19884 : STD_LOGIC; 
  signal trivium_s_reg_33_DXMUX_19912 : STD_LOGIC; 
  signal trivium_s_reg_33_CLKINV_19907 : STD_LOGIC; 
  signal trivium_s_reg_33_CEINV_19906 : STD_LOGIC; 
  signal trivium_s_reg_41_DXMUX_19934 : STD_LOGIC; 
  signal trivium_s_reg_41_CLKINV_19929 : STD_LOGIC; 
  signal trivium_s_reg_41_CEINV_19928 : STD_LOGIC; 
  signal trivium_s_reg_18_DXMUX_19956 : STD_LOGIC; 
  signal trivium_s_reg_18_CLKINV_19951 : STD_LOGIC; 
  signal trivium_s_reg_18_CEINV_19950 : STD_LOGIC; 
  signal trivium_s_reg_26_DXMUX_19978 : STD_LOGIC; 
  signal trivium_s_reg_26_CLKINV_19973 : STD_LOGIC; 
  signal trivium_s_reg_26_CEINV_19972 : STD_LOGIC; 
  signal trivium_s_reg_34_DXMUX_20000 : STD_LOGIC; 
  signal trivium_s_reg_34_CLKINV_19995 : STD_LOGIC; 
  signal trivium_s_reg_34_CEINV_19994 : STD_LOGIC; 
  signal trivium_s_reg_42_DXMUX_20022 : STD_LOGIC; 
  signal trivium_s_reg_42_CLKINV_20017 : STD_LOGIC; 
  signal trivium_s_reg_42_CEINV_20016 : STD_LOGIC; 
  signal trivium_s_reg_50_DXMUX_20044 : STD_LOGIC; 
  signal trivium_s_reg_50_CLKINV_20039 : STD_LOGIC; 
  signal trivium_s_reg_50_CEINV_20038 : STD_LOGIC; 
  signal trivium_s_reg_19_DXMUX_20066 : STD_LOGIC; 
  signal trivium_s_reg_19_CLKINV_20061 : STD_LOGIC; 
  signal trivium_s_reg_19_CEINV_20060 : STD_LOGIC; 
  signal trivium_s_reg_27_DXMUX_20088 : STD_LOGIC; 
  signal trivium_s_reg_27_CLKINV_20083 : STD_LOGIC; 
  signal trivium_s_reg_27_CEINV_20082 : STD_LOGIC; 
  signal trivium_s_reg_35_DXMUX_20110 : STD_LOGIC; 
  signal trivium_s_reg_35_CLKINV_20105 : STD_LOGIC; 
  signal trivium_s_reg_35_CEINV_20104 : STD_LOGIC; 
  signal trivium_s_reg_43_DXMUX_20132 : STD_LOGIC; 
  signal trivium_s_reg_43_CLKINV_20127 : STD_LOGIC; 
  signal trivium_s_reg_43_CEINV_20126 : STD_LOGIC; 
  signal trivium_s_reg_51_DXMUX_20154 : STD_LOGIC; 
  signal trivium_s_reg_51_CLKINV_20149 : STD_LOGIC; 
  signal trivium_s_reg_51_CEINV_20148 : STD_LOGIC; 
  signal trivium_s_reg_28_DXMUX_20176 : STD_LOGIC; 
  signal trivium_s_reg_28_CLKINV_20171 : STD_LOGIC; 
  signal trivium_s_reg_28_CEINV_20170 : STD_LOGIC; 
  signal trivium_s_reg_36_DXMUX_20198 : STD_LOGIC; 
  signal trivium_s_reg_36_CLKINV_20193 : STD_LOGIC; 
  signal trivium_s_reg_36_CEINV_20192 : STD_LOGIC; 
  signal trivium_s_reg_44_DXMUX_20220 : STD_LOGIC; 
  signal trivium_s_reg_44_CLKINV_20215 : STD_LOGIC; 
  signal trivium_s_reg_44_CEINV_20214 : STD_LOGIC; 
  signal trivium_s_reg_52_DXMUX_20242 : STD_LOGIC; 
  signal trivium_s_reg_52_CLKINV_20237 : STD_LOGIC; 
  signal trivium_s_reg_52_CEINV_20236 : STD_LOGIC; 
  signal trivium_s_reg_60_DXMUX_20264 : STD_LOGIC; 
  signal trivium_s_reg_60_CLKINV_20259 : STD_LOGIC; 
  signal trivium_s_reg_60_CEINV_20258 : STD_LOGIC; 
  signal trivium_s_reg_29_DXMUX_20286 : STD_LOGIC; 
  signal trivium_s_reg_29_CLKINV_20281 : STD_LOGIC; 
  signal trivium_s_reg_29_CEINV_20280 : STD_LOGIC; 
  signal trivium_s_reg_37_DXMUX_20308 : STD_LOGIC; 
  signal trivium_s_reg_37_CLKINV_20303 : STD_LOGIC; 
  signal trivium_s_reg_37_CEINV_20302 : STD_LOGIC; 
  signal trivium_s_reg_45_DXMUX_20330 : STD_LOGIC; 
  signal trivium_s_reg_45_CLKINV_20325 : STD_LOGIC; 
  signal trivium_s_reg_45_CEINV_20324 : STD_LOGIC; 
  signal trivium_s_reg_53_DXMUX_20352 : STD_LOGIC; 
  signal trivium_s_reg_53_CLKINV_20347 : STD_LOGIC; 
  signal trivium_s_reg_53_CEINV_20346 : STD_LOGIC; 
  signal trivium_s_reg_61_DXMUX_20374 : STD_LOGIC; 
  signal trivium_s_reg_61_CLKINV_20369 : STD_LOGIC; 
  signal trivium_s_reg_61_CEINV_20368 : STD_LOGIC; 
  signal trivium_s_reg_70_DXMUX_20396 : STD_LOGIC; 
  signal trivium_s_reg_70_CLKINV_20391 : STD_LOGIC; 
  signal trivium_s_reg_70_CEINV_20390 : STD_LOGIC; 
  signal trivium_s_reg_38_FFX_RST : STD_LOGIC; 
  signal trivium_s_reg_38_DXMUX_20418 : STD_LOGIC; 
  signal trivium_s_reg_38_REVUSED_20416 : STD_LOGIC; 
  signal trivium_s_reg_38_CLKINV_20413 : STD_LOGIC; 
  signal trivium_s_reg_38_CEINV_20412 : STD_LOGIC; 
  signal trivium_s_reg_46_DXMUX_20440 : STD_LOGIC; 
  signal trivium_s_reg_46_CLKINV_20435 : STD_LOGIC; 
  signal trivium_s_reg_46_CEINV_20434 : STD_LOGIC; 
  signal trivium_s_reg_54_DXMUX_20462 : STD_LOGIC; 
  signal trivium_s_reg_54_CLKINV_20457 : STD_LOGIC; 
  signal trivium_s_reg_54_CEINV_20456 : STD_LOGIC; 
  signal trivium_s_reg_62_DXMUX_20484 : STD_LOGIC; 
  signal trivium_s_reg_62_CLKINV_20479 : STD_LOGIC; 
  signal trivium_s_reg_62_CEINV_20478 : STD_LOGIC; 
  signal trivium_s_reg_71_DXMUX_20506 : STD_LOGIC; 
  signal trivium_s_reg_71_CLKINV_20501 : STD_LOGIC; 
  signal trivium_s_reg_71_CEINV_20500 : STD_LOGIC; 
  signal trivium_s_reg_39_DXMUX_20528 : STD_LOGIC; 
  signal trivium_s_reg_39_CLKINV_20523 : STD_LOGIC; 
  signal trivium_s_reg_39_CEINV_20522 : STD_LOGIC; 
  signal trivium_s_reg_47_DXMUX_20550 : STD_LOGIC; 
  signal trivium_s_reg_47_CLKINV_20545 : STD_LOGIC; 
  signal trivium_s_reg_47_CEINV_20544 : STD_LOGIC; 
  signal trivium_s_reg_55_DXMUX_20572 : STD_LOGIC; 
  signal trivium_s_reg_55_CLKINV_20567 : STD_LOGIC; 
  signal trivium_s_reg_55_CEINV_20566 : STD_LOGIC; 
  signal trivium_s_reg_63_DXMUX_20594 : STD_LOGIC; 
  signal trivium_s_reg_63_CLKINV_20589 : STD_LOGIC; 
  signal trivium_s_reg_63_CEINV_20588 : STD_LOGIC; 
  signal trivium_s_reg_72_DXMUX_20616 : STD_LOGIC; 
  signal trivium_s_reg_72_CLKINV_20611 : STD_LOGIC; 
  signal trivium_s_reg_72_CEINV_20610 : STD_LOGIC; 
  signal trivium_s_reg_80_DXMUX_20638 : STD_LOGIC; 
  signal trivium_s_reg_80_CLKINV_20633 : STD_LOGIC; 
  signal trivium_s_reg_80_CEINV_20632 : STD_LOGIC; 
  signal trivium_s_reg_48_DXMUX_20660 : STD_LOGIC; 
  signal trivium_s_reg_48_CLKINV_20655 : STD_LOGIC; 
  signal trivium_s_reg_48_CEINV_20654 : STD_LOGIC; 
  signal trivium_s_reg_56_DXMUX_20682 : STD_LOGIC; 
  signal trivium_s_reg_56_CLKINV_20677 : STD_LOGIC; 
  signal trivium_s_reg_56_CEINV_20676 : STD_LOGIC; 
  signal trivium_s_reg_64_DXMUX_20704 : STD_LOGIC; 
  signal trivium_s_reg_64_CLKINV_20699 : STD_LOGIC; 
  signal trivium_s_reg_64_CEINV_20698 : STD_LOGIC; 
  signal trivium_s_reg_73_DXMUX_20726 : STD_LOGIC; 
  signal trivium_s_reg_73_CLKINV_20721 : STD_LOGIC; 
  signal trivium_s_reg_73_CEINV_20720 : STD_LOGIC; 
  signal trivium_s_reg_49_DXMUX_20748 : STD_LOGIC; 
  signal trivium_s_reg_49_CLKINV_20743 : STD_LOGIC; 
  signal trivium_s_reg_49_CEINV_20742 : STD_LOGIC; 
  signal trivium_s_reg_57_DXMUX_20770 : STD_LOGIC; 
  signal trivium_s_reg_57_CLKINV_20765 : STD_LOGIC; 
  signal trivium_s_reg_57_CEINV_20764 : STD_LOGIC; 
  signal trivium_s_reg_65_DXMUX_20792 : STD_LOGIC; 
  signal trivium_s_reg_65_CLKINV_20787 : STD_LOGIC; 
  signal trivium_s_reg_65_CEINV_20786 : STD_LOGIC; 
  signal trivium_s_reg_74_DXMUX_20814 : STD_LOGIC; 
  signal trivium_s_reg_74_CLKINV_20809 : STD_LOGIC; 
  signal trivium_s_reg_74_CEINV_20808 : STD_LOGIC; 
  signal trivium_s_reg_58_DXMUX_20836 : STD_LOGIC; 
  signal trivium_s_reg_58_CLKINV_20831 : STD_LOGIC; 
  signal trivium_s_reg_58_CEINV_20830 : STD_LOGIC; 
  signal trivium_s_reg_66_DXMUX_20858 : STD_LOGIC; 
  signal trivium_s_reg_66_CLKINV_20853 : STD_LOGIC; 
  signal trivium_s_reg_66_CEINV_20852 : STD_LOGIC; 
  signal trivium_s_reg_67_DXMUX_20880 : STD_LOGIC; 
  signal trivium_s_reg_67_CLKINV_20875 : STD_LOGIC; 
  signal trivium_s_reg_67_CEINV_20874 : STD_LOGIC; 
  signal trivium_s_reg_75_DXMUX_20902 : STD_LOGIC; 
  signal trivium_s_reg_75_CLKINV_20897 : STD_LOGIC; 
  signal trivium_s_reg_75_CEINV_20896 : STD_LOGIC; 
  signal trivium_s_reg_59_DXMUX_20924 : STD_LOGIC; 
  signal trivium_s_reg_59_CLKINV_20919 : STD_LOGIC; 
  signal trivium_s_reg_59_CEINV_20918 : STD_LOGIC; 
  signal trivium_s_reg_68_DXMUX_20946 : STD_LOGIC; 
  signal trivium_s_reg_68_CLKINV_20941 : STD_LOGIC; 
  signal trivium_s_reg_68_CEINV_20940 : STD_LOGIC; 
  signal trivium_s_reg_76_DXMUX_20968 : STD_LOGIC; 
  signal trivium_s_reg_76_CLKINV_20963 : STD_LOGIC; 
  signal trivium_s_reg_76_CEINV_20962 : STD_LOGIC; 
  signal trivium_s_reg_69_DXMUX_20990 : STD_LOGIC; 
  signal trivium_s_reg_69_CLKINV_20985 : STD_LOGIC; 
  signal trivium_s_reg_69_CEINV_20984 : STD_LOGIC; 
  signal trivium_s_reg_77_DXMUX_21012 : STD_LOGIC; 
  signal trivium_s_reg_77_CLKINV_21007 : STD_LOGIC; 
  signal trivium_s_reg_77_CEINV_21006 : STD_LOGIC; 
  signal trivium_s_reg_93_DYMUX_21031 : STD_LOGIC; 
  signal trivium_s_reg_93_CLKINV_21028 : STD_LOGIC; 
  signal trivium_s_reg_93_CEINV_21027 : STD_LOGIC; 
  signal trivium_s_reg_78_DXMUX_21051 : STD_LOGIC; 
  signal trivium_s_reg_78_CLKINV_21046 : STD_LOGIC; 
  signal trivium_s_reg_78_CEINV_21045 : STD_LOGIC; 
  signal trivium_s_reg_95_DXMUX_21073 : STD_LOGIC; 
  signal trivium_s_reg_95_CLKINV_21068 : STD_LOGIC; 
  signal trivium_s_reg_95_CEINV_21067 : STD_LOGIC; 
  signal trivium_s_reg_79_DXMUX_21095 : STD_LOGIC; 
  signal trivium_s_reg_79_CLKINV_21090 : STD_LOGIC; 
  signal trivium_s_reg_79_CEINV_21089 : STD_LOGIC; 
  signal trivium_s_reg_96_DXMUX_21117 : STD_LOGIC; 
  signal trivium_s_reg_96_CLKINV_21112 : STD_LOGIC; 
  signal trivium_s_reg_96_CEINV_21111 : STD_LOGIC; 
  signal trivium_s_reg_97_FFX_RST : STD_LOGIC; 
  signal trivium_s_reg_97_DXMUX_21139 : STD_LOGIC; 
  signal trivium_s_reg_97_REVUSED_21137 : STD_LOGIC; 
  signal trivium_s_reg_97_CLKINV_21134 : STD_LOGIC; 
  signal trivium_s_reg_97_CEINV_21133 : STD_LOGIC; 
  signal trivium_s_reg_98_DXMUX_21161 : STD_LOGIC; 
  signal trivium_s_reg_98_CLKINV_21156 : STD_LOGIC; 
  signal trivium_s_reg_98_CEINV_21155 : STD_LOGIC; 
  signal trivium_s_reg_99_DXMUX_21183 : STD_LOGIC; 
  signal trivium_s_reg_99_CLKINV_21178 : STD_LOGIC; 
  signal trivium_s_reg_99_CEINV_21177 : STD_LOGIC; 
  signal IV_not0001 : STD_LOGIC; 
  signal hex_digit_i_mux0004_0_39 : STD_LOGIC; 
  signal hex_digit_i_mux0004_2_15_21226 : STD_LOGIC; 
  signal trivium_state_cmp_eq0002 : STD_LOGIC; 
  signal trivium_count_not0001 : STD_LOGIC; 
  signal trivium_s_reg_58_and0001 : STD_LOGIC; 
  signal trivium_s_reg_58_and0000 : STD_LOGIC; 
  signal trivium_s_reg_66_and0001 : STD_LOGIC; 
  signal trivium_s_reg_66_and0000 : STD_LOGIC; 
  signal trivium_s_reg_74_and0001 : STD_LOGIC; 
  signal trivium_s_reg_74_and0000 : STD_LOGIC; 
  signal trivium_s_reg_119_and0001 : STD_LOGIC; 
  signal trivium_s_reg_119_and0000 : STD_LOGIC; 
  signal trivium_s_reg_127_and0001 : STD_LOGIC; 
  signal trivium_s_reg_127_and0000 : STD_LOGIC; 
  signal trivium_s_reg_135_and0001 : STD_LOGIC; 
  signal trivium_s_reg_135_and0000 : STD_LOGIC; 
  signal trivium_s_reg_143_and0001 : STD_LOGIC; 
  signal trivium_s_reg_143_and0000 : STD_LOGIC; 
  signal trivium_s_reg_151_and0001 : STD_LOGIC; 
  signal trivium_s_reg_151_and0000 : STD_LOGIC; 
  signal nxt_buf_prev_DYMUX_21452 : STD_LOGIC; 
  signal nxt_buf_prev_CLKINV_21449 : STD_LOGIC; 
  signal trivium_s_reg_59_and0001 : STD_LOGIC; 
  signal trivium_s_reg_59_and0000 : STD_LOGIC; 
  signal trivium_s_reg_67_and0001 : STD_LOGIC; 
  signal trivium_s_reg_67_and0000 : STD_LOGIC; 
  signal trivium_s_reg_75_and0001 : STD_LOGIC; 
  signal trivium_s_reg_75_and0000 : STD_LOGIC; 
  signal trivium_s_reg_128_and0001 : STD_LOGIC; 
  signal trivium_s_reg_128_and0000 : STD_LOGIC; 
  signal trivium_s_reg_136_and0001 : STD_LOGIC; 
  signal trivium_s_reg_136_and0000 : STD_LOGIC; 
  signal trivium_s_reg_144_and0001 : STD_LOGIC; 
  signal trivium_s_reg_144_and0000 : STD_LOGIC; 
  signal trivium_s_reg_152_and0001 : STD_LOGIC; 
  signal trivium_s_reg_152_and0000 : STD_LOGIC; 
  signal trivium_s_reg_160_and0001 : STD_LOGIC; 
  signal trivium_s_reg_160_and0000 : STD_LOGIC; 
  signal trivium_z_reg_11_DXMUX_21671 : STD_LOGIC; 
  signal trivium_z_reg_11_DYMUX_21662 : STD_LOGIC; 
  signal trivium_z_reg_11_SRINV_21660 : STD_LOGIC; 
  signal trivium_z_reg_11_CLKINV_21659 : STD_LOGIC; 
  signal trivium_z_reg_11_CEINV_21658 : STD_LOGIC; 
  signal trivium_z_reg_13_DXMUX_21699 : STD_LOGIC; 
  signal trivium_z_reg_13_DYMUX_21690 : STD_LOGIC; 
  signal trivium_z_reg_13_SRINV_21688 : STD_LOGIC; 
  signal trivium_z_reg_13_CLKINV_21687 : STD_LOGIC; 
  signal trivium_z_reg_13_CEINV_21686 : STD_LOGIC; 
  signal trivium_z_reg_15_DXMUX_21727 : STD_LOGIC; 
  signal trivium_z_reg_15_DYMUX_21718 : STD_LOGIC; 
  signal trivium_z_reg_15_SRINV_21716 : STD_LOGIC; 
  signal trivium_z_reg_15_CLKINV_21715 : STD_LOGIC; 
  signal trivium_z_reg_15_CEINV_21714 : STD_LOGIC; 
  signal trivium_s_reg_68_and0001 : STD_LOGIC; 
  signal trivium_s_reg_68_and0000 : STD_LOGIC; 
  signal trivium_s_reg_76_and0001 : STD_LOGIC; 
  signal trivium_s_reg_76_and0000 : STD_LOGIC; 
  signal trivium_s_reg_129_and0001 : STD_LOGIC; 
  signal trivium_s_reg_129_and0000 : STD_LOGIC; 
  signal trivium_s_reg_137_and0001 : STD_LOGIC; 
  signal trivium_s_reg_137_and0000 : STD_LOGIC; 
  signal trivium_s_reg_145_and0001 : STD_LOGIC; 
  signal trivium_s_reg_145_and0000 : STD_LOGIC; 
  signal trivium_s_reg_153_and0001 : STD_LOGIC; 
  signal trivium_s_reg_153_and0000 : STD_LOGIC; 
  signal trivium_s_reg_161_and0001 : STD_LOGIC; 
  signal trivium_s_reg_161_and0000 : STD_LOGIC; 
  signal trivium_s_reg_2_DXMUX_21915 : STD_LOGIC; 
  signal trivium_s_reg_2_CLKINV_21910 : STD_LOGIC; 
  signal trivium_s_reg_2_CEINV_21909 : STD_LOGIC; 
  signal trivium_s_reg_3_DXMUX_21937 : STD_LOGIC; 
  signal trivium_s_reg_3_CLKINV_21932 : STD_LOGIC; 
  signal trivium_s_reg_3_CEINV_21931 : STD_LOGIC; 
  signal trivium_s_reg_4_DXMUX_21959 : STD_LOGIC; 
  signal trivium_s_reg_4_CLKINV_21954 : STD_LOGIC; 
  signal trivium_s_reg_4_CEINV_21953 : STD_LOGIC; 
  signal trivium_s_reg_5_DXMUX_21981 : STD_LOGIC; 
  signal trivium_s_reg_5_CLKINV_21976 : STD_LOGIC; 
  signal trivium_s_reg_5_CEINV_21975 : STD_LOGIC; 
  signal trivium_s_reg_6_DXMUX_22003 : STD_LOGIC; 
  signal trivium_s_reg_6_CLKINV_21998 : STD_LOGIC; 
  signal trivium_s_reg_6_CEINV_21997 : STD_LOGIC; 
  signal trivium_s_reg_7_DXMUX_22025 : STD_LOGIC; 
  signal trivium_s_reg_7_CLKINV_22020 : STD_LOGIC; 
  signal trivium_s_reg_7_CEINV_22019 : STD_LOGIC; 
  signal trivium_s_reg_8_DXMUX_22047 : STD_LOGIC; 
  signal trivium_s_reg_8_CLKINV_22042 : STD_LOGIC; 
  signal trivium_s_reg_8_CEINV_22041 : STD_LOGIC; 
  signal trivium_s_reg_9_FFX_RST : STD_LOGIC; 
  signal trivium_s_reg_9_DXMUX_22069 : STD_LOGIC; 
  signal trivium_s_reg_9_REVUSED_22067 : STD_LOGIC; 
  signal trivium_s_reg_9_CLKINV_22064 : STD_LOGIC; 
  signal trivium_s_reg_9_CEINV_22063 : STD_LOGIC; 
  signal state_FSM_FFd3_FFY_RST : STD_LOGIC; 
  signal state_FSM_FFd3_DYMUX_22088 : STD_LOGIC; 
  signal state_FSM_FFd3_CLKINV_22085 : STD_LOGIC; 
  signal state_FSM_FFd3_CEINV_22084 : STD_LOGIC; 
  signal state_FSM_FFd5_DYMUX_22103 : STD_LOGIC; 
  signal state_FSM_FFd5_BYINV_22102 : STD_LOGIC; 
  signal state_FSM_FFd5_SRINV_22101 : STD_LOGIC; 
  signal state_FSM_FFd5_CLKINV_22100 : STD_LOGIC; 
  signal nxt_buf_cur_FFY_RST : STD_LOGIC; 
  signal nxt_buf_cur_DYMUX_22116 : STD_LOGIC; 
  signal nxt_buf_cur_CLKINV_22113 : STD_LOGIC; 
  signal trivium_z_reg_1_DXMUX_22143 : STD_LOGIC; 
  signal trivium_z_reg_1_DYMUX_22134 : STD_LOGIC; 
  signal trivium_z_reg_1_SRINV_22132 : STD_LOGIC; 
  signal trivium_z_reg_1_CLKINV_22131 : STD_LOGIC; 
  signal trivium_z_reg_1_CEINV_22130 : STD_LOGIC; 
  signal trivium_z_reg_3_DXMUX_22171 : STD_LOGIC; 
  signal trivium_z_reg_3_DYMUX_22162 : STD_LOGIC; 
  signal trivium_z_reg_3_SRINV_22160 : STD_LOGIC; 
  signal trivium_z_reg_3_CLKINV_22159 : STD_LOGIC; 
  signal trivium_z_reg_3_CEINV_22158 : STD_LOGIC; 
  signal trivium_z_reg_5_DXMUX_22199 : STD_LOGIC; 
  signal trivium_z_reg_5_DYMUX_22190 : STD_LOGIC; 
  signal trivium_z_reg_5_SRINV_22188 : STD_LOGIC; 
  signal trivium_z_reg_5_CLKINV_22187 : STD_LOGIC; 
  signal trivium_z_reg_5_CEINV_22186 : STD_LOGIC; 
  signal trivium_z_reg_7_DXMUX_22227 : STD_LOGIC; 
  signal trivium_z_reg_7_DYMUX_22218 : STD_LOGIC; 
  signal trivium_z_reg_7_SRINV_22216 : STD_LOGIC; 
  signal trivium_z_reg_7_CLKINV_22215 : STD_LOGIC; 
  signal trivium_z_reg_7_CEINV_22214 : STD_LOGIC; 
  signal trivium_z_reg_9_DXMUX_22255 : STD_LOGIC; 
  signal trivium_z_reg_9_DYMUX_22246 : STD_LOGIC; 
  signal trivium_z_reg_9_SRINV_22244 : STD_LOGIC; 
  signal trivium_z_reg_9_CLKINV_22243 : STD_LOGIC; 
  signal trivium_z_reg_9_CEINV_22242 : STD_LOGIC; 
  signal trivium_s_reg_69_and0001 : STD_LOGIC; 
  signal trivium_s_reg_69_and0000 : STD_LOGIC; 
  signal trivium_s_reg_77_and0001 : STD_LOGIC; 
  signal trivium_s_reg_77_and0000 : STD_LOGIC; 
  signal trivium_s_reg_138_and0001 : STD_LOGIC; 
  signal trivium_s_reg_138_and0000 : STD_LOGIC; 
  signal trivium_s_reg_146_and0001 : STD_LOGIC; 
  signal trivium_s_reg_146_and0000 : STD_LOGIC; 
  signal trivium_s_reg_154_and0001 : STD_LOGIC; 
  signal trivium_s_reg_154_and0000 : STD_LOGIC; 
  signal trivium_s_reg_162_and0001 : STD_LOGIC; 
  signal trivium_s_reg_162_and0000 : STD_LOGIC; 
  signal trivium_s_reg_170_and0001 : STD_LOGIC; 
  signal trivium_s_reg_170_and0000 : STD_LOGIC; 
  signal trivium_s_reg_10_and0001 : STD_LOGIC; 
  signal trivium_s_reg_10_and0000 : STD_LOGIC; 
  signal trivium_o_vld_DYMUX_22464 : STD_LOGIC; 
  signal trivium_o_vld_CLKINV_22461 : STD_LOGIC; 
  signal trivium_o_vld_CEINVNOT : STD_LOGIC; 
  signal trivium_s_reg_78_and0001 : STD_LOGIC; 
  signal trivium_s_reg_78_and0000 : STD_LOGIC; 
  signal trivium_s_reg_94_and0001 : STD_LOGIC; 
  signal trivium_s_reg_94_and0000 : STD_LOGIC; 
  signal trivium_s_reg_139_and0001 : STD_LOGIC; 
  signal trivium_s_reg_139_and0000 : STD_LOGIC; 
  signal trivium_s_reg_147_and0001 : STD_LOGIC; 
  signal trivium_s_reg_147_and0000 : STD_LOGIC; 
  signal trivium_s_reg_155_and0001 : STD_LOGIC; 
  signal trivium_s_reg_155_and0000 : STD_LOGIC; 
  signal trivium_s_reg_163_and0001 : STD_LOGIC; 
  signal trivium_s_reg_163_and0000 : STD_LOGIC; 
  signal trivium_s_reg_171_and0001 : STD_LOGIC; 
  signal trivium_s_reg_171_and0000 : STD_LOGIC; 
  signal trivium_s_reg_11_and0001 : STD_LOGIC; 
  signal trivium_s_reg_11_and0000 : STD_LOGIC; 
  signal trivium_s_reg_2431_G_SHIFTOUT : STD_LOGIC; 
  signal trivium_Mshreg_s_reg_243_1_G_SHIFTOUT : STD_LOGIC; 
  signal trivium_Mshreg_s_reg_243_1_F_SHIFTOUT : STD_LOGIC; 
  signal trivium_s_reg_2641_G_SHIFTOUT : STD_LOGIC; 
  signal trivium_s_reg_2851_G_SHIFTOUT : STD_LOGIC; 
  signal hex_digit_i_4_FFX_RSTAND_9235 : STD_LOGIC; 
  signal inputCnt_1_FFX_RSTAND_9318 : STD_LOGIC; 
  signal inputCnt_3_FFX_RSTAND_9353 : STD_LOGIC; 
  signal hex_digit_i_0_FFX_RSTAND_9388 : STD_LOGIC; 
  signal inputCnt_16_FFY_RSTAND_10054 : STD_LOGIC; 
  signal hld_FFY_SET : STD_LOGIC; 
  signal hex_digit_i_1_FFX_RSTAND_12071 : STD_LOGIC; 
  signal trivRst_shift65_FFY_RSTAND_13024 : STD_LOGIC; 
  signal trivium_s_reg_23_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_23_FFX_RSTAND_19743 : STD_LOGIC; 
  signal trivium_s_reg_31_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_31_FFX_RSTAND_19765 : STD_LOGIC; 
  signal trivium_s_reg_16_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_16_FFX_RSTAND_19787 : STD_LOGIC; 
  signal trivium_s_reg_24_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_24_FFX_RSTAND_19809 : STD_LOGIC; 
  signal trivium_s_reg_32_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_32_FFX_RSTAND_19831 : STD_LOGIC; 
  signal trivium_s_reg_40_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_40_FFX_RSTAND_19853 : STD_LOGIC; 
  signal trivium_s_reg_17_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_17_FFX_RSTAND_19875 : STD_LOGIC; 
  signal trivium_s_reg_25_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_25_FFX_RSTAND_19897 : STD_LOGIC; 
  signal trivium_s_reg_33_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_33_FFX_RSTAND_19919 : STD_LOGIC; 
  signal trivium_s_reg_41_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_41_FFX_RSTAND_19941 : STD_LOGIC; 
  signal trivium_s_reg_18_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_18_FFX_RSTAND_19963 : STD_LOGIC; 
  signal trivium_s_reg_26_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_26_FFX_RSTAND_19985 : STD_LOGIC; 
  signal trivium_s_reg_34_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_34_FFX_RSTAND_20007 : STD_LOGIC; 
  signal trivium_s_reg_42_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_42_FFX_RSTAND_20029 : STD_LOGIC; 
  signal trivium_s_reg_50_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_50_FFX_RSTAND_20051 : STD_LOGIC; 
  signal trivium_s_reg_19_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_19_FFX_RSTAND_20073 : STD_LOGIC; 
  signal trivium_s_reg_27_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_27_FFX_RSTAND_20095 : STD_LOGIC; 
  signal trivium_s_reg_35_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_35_FFX_RSTAND_20117 : STD_LOGIC; 
  signal trivium_s_reg_43_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_43_FFX_RSTAND_20139 : STD_LOGIC; 
  signal trivium_s_reg_51_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_51_FFX_RSTAND_20161 : STD_LOGIC; 
  signal trivium_s_reg_28_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_28_FFX_RSTAND_20183 : STD_LOGIC; 
  signal trivium_s_reg_36_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_36_FFX_RSTAND_20205 : STD_LOGIC; 
  signal trivium_s_reg_44_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_44_FFX_RSTAND_20227 : STD_LOGIC; 
  signal trivium_s_reg_52_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_52_FFX_RSTAND_20249 : STD_LOGIC; 
  signal trivium_s_reg_60_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_60_FFX_RSTAND_20271 : STD_LOGIC; 
  signal trivium_s_reg_29_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_29_FFX_RSTAND_20293 : STD_LOGIC; 
  signal trivium_s_reg_37_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_37_FFX_RSTAND_20315 : STD_LOGIC; 
  signal trivium_s_reg_45_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_45_FFX_RSTAND_20337 : STD_LOGIC; 
  signal trivium_s_reg_53_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_53_FFX_RSTAND_20359 : STD_LOGIC; 
  signal trivium_s_reg_61_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_61_FFX_RSTAND_20381 : STD_LOGIC; 
  signal trivium_s_reg_70_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_70_FFX_RSTAND_20403 : STD_LOGIC; 
  signal trivium_s_reg_46_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_46_FFX_RSTAND_20447 : STD_LOGIC; 
  signal skp_buf_prev_FFY_RSTAND_14366 : STD_LOGIC; 
  signal trivium_s_reg_100_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_100_FFX_RSTAND_15351 : STD_LOGIC; 
  signal trivium_s_reg_101_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_101_FFX_RSTAND_15373 : STD_LOGIC; 
  signal trivium_s_reg_102_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_102_FFX_RSTAND_15395 : STD_LOGIC; 
  signal trivium_s_reg_110_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_110_FFX_RSTAND_15417 : STD_LOGIC; 
  signal trivium_s_reg_103_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_103_FFX_RSTAND_15439 : STD_LOGIC; 
  signal trivium_s_reg_111_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_111_FFX_RSTAND_15461 : STD_LOGIC; 
  signal trivium_s_reg_105_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_105_FFX_RSTAND_15549 : STD_LOGIC; 
  signal trivium_s_reg_113_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_113_FFX_RSTAND_15571 : STD_LOGIC; 
  signal trivium_s_reg_121_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_121_FFX_RSTAND_15593 : STD_LOGIC; 
  signal trivium_s_reg_106_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_106_FFX_RSTAND_15615 : STD_LOGIC; 
  signal trivium_s_reg_114_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_114_FFX_RSTAND_15637 : STD_LOGIC; 
  signal trivium_s_reg_122_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_122_FFX_RSTAND_15659 : STD_LOGIC; 
  signal trivium_s_reg_130_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_130_FFX_RSTAND_15681 : STD_LOGIC; 
  signal trivium_s_reg_107_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_107_FFX_RSTAND_15703 : STD_LOGIC; 
  signal trivium_s_reg_115_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_115_FFX_RSTAND_15725 : STD_LOGIC; 
  signal trivium_s_reg_123_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_123_FFX_RSTAND_15747 : STD_LOGIC; 
  signal trivium_s_reg_131_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_131_FFX_RSTAND_15769 : STD_LOGIC; 
  signal trivium_s_reg_108_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_108_FFX_RSTAND_15791 : STD_LOGIC; 
  signal trivium_s_reg_116_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_116_FFX_RSTAND_15813 : STD_LOGIC; 
  signal trivium_s_reg_124_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_124_FFX_RSTAND_15835 : STD_LOGIC; 
  signal trivium_s_reg_132_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_132_FFX_RSTAND_15857 : STD_LOGIC; 
  signal trivium_s_reg_140_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_140_FFX_RSTAND_15879 : STD_LOGIC; 
  signal trivium_s_reg_109_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_109_FFX_RSTAND_15901 : STD_LOGIC; 
  signal trivium_s_reg_117_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_117_FFX_RSTAND_15923 : STD_LOGIC; 
  signal trivium_s_reg_125_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_125_FFX_RSTAND_15945 : STD_LOGIC; 
  signal trivium_s_reg_133_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_133_FFX_RSTAND_15967 : STD_LOGIC; 
  signal trivium_s_reg_141_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_141_FFX_RSTAND_15989 : STD_LOGIC; 
  signal trivium_s_reg_118_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_118_FFX_RSTAND_16011 : STD_LOGIC; 
  signal trivium_s_reg_126_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_126_FFX_RSTAND_16033 : STD_LOGIC; 
  signal trivium_s_reg_134_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_134_FFX_RSTAND_16055 : STD_LOGIC; 
  signal trivium_s_reg_142_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_142_FFX_RSTAND_16077 : STD_LOGIC; 
  signal trivium_s_reg_150_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_150_FFX_RSTAND_16099 : STD_LOGIC; 
  signal trivium_s_reg_119_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_119_FFX_RSTAND_16121 : STD_LOGIC; 
  signal trivium_s_reg_127_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_127_FFX_RSTAND_16143 : STD_LOGIC; 
  signal trivium_s_reg_135_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_135_FFX_RSTAND_16165 : STD_LOGIC; 
  signal trivium_s_reg_143_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_143_FFX_RSTAND_16187 : STD_LOGIC; 
  signal trivium_s_reg_151_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_151_FFX_RSTAND_16209 : STD_LOGIC; 
  signal trivium_s_reg_136_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_136_FFX_RSTAND_16253 : STD_LOGIC; 
  signal trivium_s_reg_144_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_144_FFX_RSTAND_16275 : STD_LOGIC; 
  signal trivium_s_reg_152_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_152_FFX_RSTAND_16297 : STD_LOGIC; 
  signal trivium_s_reg_160_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_160_FFX_RSTAND_16319 : STD_LOGIC; 
  signal trivium_s_reg_129_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_129_FFX_RSTAND_16341 : STD_LOGIC; 
  signal trivium_s_reg_137_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_137_FFX_RSTAND_16363 : STD_LOGIC; 
  signal trivium_s_reg_145_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_145_FFX_RSTAND_16385 : STD_LOGIC; 
  signal trivium_s_reg_153_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_153_FFX_RSTAND_16407 : STD_LOGIC; 
  signal trivium_s_reg_161_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_161_FFX_RSTAND_16429 : STD_LOGIC; 
  signal trivium_s_reg_170_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_170_FFX_RSTAND_16451 : STD_LOGIC; 
  signal trivium_s_reg_138_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_138_FFX_RSTAND_16473 : STD_LOGIC; 
  signal trivium_s_reg_146_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_146_FFX_RSTAND_16495 : STD_LOGIC; 
  signal trivium_s_reg_154_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_154_FFX_RSTAND_16517 : STD_LOGIC; 
  signal trivium_s_reg_162_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_162_FFX_RSTAND_16539 : STD_LOGIC; 
  signal trivium_s_reg_163_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_163_FFX_RSTAND_16561 : STD_LOGIC; 
  signal trivium_s_reg_171_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_171_FFX_RSTAND_16583 : STD_LOGIC; 
  signal trivium_s_reg_139_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_139_FFX_RSTAND_16605 : STD_LOGIC; 
  signal trivium_s_reg_147_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_147_FFX_RSTAND_16627 : STD_LOGIC; 
  signal trivium_s_reg_155_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_155_FFX_RSTAND_16649 : STD_LOGIC; 
  signal trivium_s_reg_164_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_164_FFX_RSTAND_16671 : STD_LOGIC; 
  signal trivium_s_reg_172_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_172_FFX_RSTAND_16693 : STD_LOGIC; 
  signal trivium_s_reg_148_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_148_FFX_RSTAND_16715 : STD_LOGIC; 
  signal trivium_s_reg_156_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_156_FFX_RSTAND_16737 : STD_LOGIC; 
  signal trivium_s_reg_165_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_165_FFX_RSTAND_16759 : STD_LOGIC; 
  signal trivium_s_reg_173_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_173_FFX_RSTAND_16781 : STD_LOGIC; 
  signal trivium_s_reg_149_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_149_FFX_RSTAND_16803 : STD_LOGIC; 
  signal trivium_s_reg_157_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_157_FFX_RSTAND_16825 : STD_LOGIC; 
  signal trivium_s_reg_166_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_166_FFX_RSTAND_16847 : STD_LOGIC; 
  signal trivium_s_reg_174_FFY_RSTAND_16865 : STD_LOGIC; 
  signal trivium_s_reg_158_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_158_FFX_RSTAND_16886 : STD_LOGIC; 
  signal trivium_s_reg_167_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_167_FFX_RSTAND_16908 : STD_LOGIC; 
  signal trivium_s_reg_168_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_168_FFX_RSTAND_16980 : STD_LOGIC; 
  signal trivium_s_reg_169_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_169_FFX_RSTAND_17002 : STD_LOGIC; 
  signal trivium_s_reg_288_FFY_SET : STD_LOGIC; 
  signal trivium_s_reg_94_FFY_SET : STD_LOGIC; 
  signal trivium_s_reg_94_FFY_RSTAND_17595 : STD_LOGIC; 
  signal trivium_s_reg_1_FFY_SET : STD_LOGIC; 
  signal trivium_s_reg_1_FFY_RSTAND_17902 : STD_LOGIC; 
  signal skp_buf_cur_FFY_RSTAND_17926 : STD_LOGIC; 
  signal trivium_s_reg_10_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_10_FFX_RSTAND_19523 : STD_LOGIC; 
  signal trivium_s_reg_11_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_11_FFX_RSTAND_19545 : STD_LOGIC; 
  signal trivium_s_reg_12_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_12_FFX_RSTAND_19567 : STD_LOGIC; 
  signal trivium_s_reg_20_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_20_FFX_RSTAND_19589 : STD_LOGIC; 
  signal trivium_s_reg_13_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_13_FFX_RSTAND_19611 : STD_LOGIC; 
  signal trivium_s_reg_21_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_21_FFX_RSTAND_19633 : STD_LOGIC; 
  signal trivium_s_reg_14_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_14_FFX_RSTAND_19655 : STD_LOGIC; 
  signal trivium_s_reg_54_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_54_FFX_RSTAND_20469 : STD_LOGIC; 
  signal trivium_s_reg_62_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_62_FFX_RSTAND_20491 : STD_LOGIC; 
  signal trivium_s_reg_71_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_71_FFX_RSTAND_20513 : STD_LOGIC; 
  signal trivium_s_reg_39_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_39_FFX_RSTAND_20535 : STD_LOGIC; 
  signal trivium_s_reg_47_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_47_FFX_RSTAND_20557 : STD_LOGIC; 
  signal trivium_s_reg_55_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_55_FFX_RSTAND_20579 : STD_LOGIC; 
  signal trivium_s_reg_63_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_63_FFX_RSTAND_20601 : STD_LOGIC; 
  signal trivium_s_reg_72_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_72_FFX_RSTAND_20623 : STD_LOGIC; 
  signal trivium_s_reg_80_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_80_FFX_RSTAND_20645 : STD_LOGIC; 
  signal trivium_s_reg_48_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_48_FFX_RSTAND_20667 : STD_LOGIC; 
  signal trivium_s_reg_56_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_56_FFX_RSTAND_20689 : STD_LOGIC; 
  signal trivium_s_reg_64_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_64_FFX_RSTAND_20711 : STD_LOGIC; 
  signal trivium_s_reg_73_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_73_FFX_RSTAND_20733 : STD_LOGIC; 
  signal trivium_s_reg_49_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_49_FFX_RSTAND_20755 : STD_LOGIC; 
  signal trivium_s_reg_57_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_57_FFX_RSTAND_20777 : STD_LOGIC; 
  signal trivium_s_reg_65_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_65_FFX_RSTAND_20799 : STD_LOGIC; 
  signal trivium_s_reg_74_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_74_FFX_RSTAND_20821 : STD_LOGIC; 
  signal trivium_s_reg_58_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_58_FFX_RSTAND_20843 : STD_LOGIC; 
  signal trivium_s_reg_66_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_66_FFX_RSTAND_20865 : STD_LOGIC; 
  signal trivium_s_reg_67_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_67_FFX_RSTAND_20887 : STD_LOGIC; 
  signal trivium_s_reg_75_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_75_FFX_RSTAND_20909 : STD_LOGIC; 
  signal trivium_s_reg_59_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_59_FFX_RSTAND_20931 : STD_LOGIC; 
  signal trivium_s_reg_68_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_68_FFX_RSTAND_20953 : STD_LOGIC; 
  signal trivium_s_reg_76_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_76_FFX_RSTAND_20975 : STD_LOGIC; 
  signal trivium_s_reg_69_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_69_FFX_RSTAND_20997 : STD_LOGIC; 
  signal trivium_s_reg_77_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_77_FFX_RSTAND_21019 : STD_LOGIC; 
  signal trivium_s_reg_93_FFY_RSTAND_21037 : STD_LOGIC; 
  signal trivium_s_reg_78_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_78_FFX_RSTAND_21058 : STD_LOGIC; 
  signal trivium_s_reg_95_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_95_FFX_RSTAND_21080 : STD_LOGIC; 
  signal trivium_s_reg_79_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_79_FFX_RSTAND_21102 : STD_LOGIC; 
  signal trivium_s_reg_96_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_96_FFX_RSTAND_21124 : STD_LOGIC; 
  signal trivium_s_reg_98_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_98_FFX_RSTAND_21168 : STD_LOGIC; 
  signal trivium_s_reg_99_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_99_FFX_RSTAND_21190 : STD_LOGIC; 
  signal nxt_buf_prev_FFY_RSTAND_21457 : STD_LOGIC; 
  signal trivium_s_reg_2_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_2_FFX_RSTAND_21922 : STD_LOGIC; 
  signal trivium_s_reg_3_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_3_FFX_RSTAND_21944 : STD_LOGIC; 
  signal trivium_s_reg_4_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_4_FFX_RSTAND_21966 : STD_LOGIC; 
  signal trivium_s_reg_5_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_5_FFX_RSTAND_21988 : STD_LOGIC; 
  signal trivium_s_reg_6_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_6_FFX_RSTAND_22010 : STD_LOGIC; 
  signal trivium_s_reg_7_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_7_FFX_RSTAND_22032 : STD_LOGIC; 
  signal trivium_s_reg_8_FFX_SET : STD_LOGIC; 
  signal trivium_s_reg_8_FFX_RSTAND_22054 : STD_LOGIC; 
  signal trivium_o_vld_FFY_RSTAND_22470 : STD_LOGIC; 
  signal VCC : STD_LOGIC; 
  signal GND : STD_LOGIC; 
  signal NLW_trivium_Mshreg_s_reg_243_3_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_trivium_Mshreg_s_reg_264_1_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_trivium_Mshreg_s_reg_285_1_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_trivium_Mshreg_s_reg_91_Q15_UNCONNECTED : STD_LOGIC; 
  signal trivium_count2 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal LED_flash_cnt : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal inputCnt : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal trivium_count : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal inputCnt_addsub0000 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal hex_digit_i : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal trivium_z_reg : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal trivium_z_reg_Buf : STD_LOGIC_VECTOR ( 15 downto 1 ); 
  signal key : STD_LOGIC_VECTOR ( 79 downto 0 ); 
  signal IV : STD_LOGIC_VECTOR ( 79 downto 0 ); 
  signal trivium_Mcount_count2_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal Mcount_LED_flash_cnt_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal state_cmp_eq0000_wg_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal state_cmp_eq0000_wg_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal trivium_Mcount_count_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal Madd_inputCnt_addsub0000_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal trivium_state_cmp_eq0000_wg_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal trivium_state_cmp_eq0000_wg_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal trivium_Mcompar_state_cmp_ge0000_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal hex_digit_i_mux0004 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal inputCnt_mux0000 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal AN_mux0003 : STD_LOGIC_VECTOR ( 3 downto 0 ); 
begin
  NlwRenamedSig_IO_skp <= skp;
  NlwRenamedSig_IO_rst <= rst;
  NlwRenamedSig_IO_nxt <= nxt;
  trivium_Result_0_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X31Y0"
    )
    port map (
      O => trivium_Result_0_1_LOGIC_ZERO_5759
    );
  trivium_Result_0_1_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X31Y0"
    )
    port map (
      O => trivium_Result_0_1_LOGIC_ONE_5776
    );
  trivium_Result_0_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Result_0_1_XORF_5777,
      O => trivium_Result_0_1
    );
  trivium_Result_0_1_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X31Y0"
    )
    port map (
      I0 => trivium_Result_0_1_CYINIT_5775,
      I1 => trivium_Mcount_count2_lut(0),
      O => trivium_Result_0_1_XORF_5777
    );
  trivium_Result_0_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X31Y0"
    )
    port map (
      IA => trivium_Result_0_1_LOGIC_ONE_5776,
      IB => trivium_Result_0_1_CYINIT_5775,
      SEL => trivium_Result_0_1_CYSELF_5766,
      O => trivium_Mcount_count2_cy_0_Q
    );
  trivium_Result_0_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X31Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Result_0_1_BXINV_5764,
      O => trivium_Result_0_1_CYINIT_5775
    );
  trivium_Result_0_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count2_lut(0),
      O => trivium_Result_0_1_CYSELF_5766
    );
  trivium_Result_0_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => '0',
      O => trivium_Result_0_1_BXINV_5764
    );
  trivium_Result_0_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Result_0_1_XORG_5762,
      O => trivium_Result_1_1
    );
  trivium_Result_0_1_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X31Y0"
    )
    port map (
      I0 => trivium_Mcount_count2_cy_0_Q,
      I1 => trivium_Result_0_1_G,
      O => trivium_Result_0_1_XORG_5762
    );
  trivium_Result_0_1_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Result_0_1_CYMUXG_5761,
      O => trivium_Mcount_count2_cy_1_Q
    );
  trivium_Result_0_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X31Y0"
    )
    port map (
      IA => trivium_Result_0_1_LOGIC_ZERO_5759,
      IB => trivium_Mcount_count2_cy_0_Q,
      SEL => trivium_Result_0_1_CYSELG_5750,
      O => trivium_Result_0_1_CYMUXG_5761
    );
  trivium_Result_0_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X31Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Result_0_1_G,
      O => trivium_Result_0_1_CYSELG_5750
    );
  trivium_Mcount_count2_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X31Y0"
    )
    port map (
      ADR0 => trivium_count2(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_Mcount_count2_lut(0)
    );
  trivium_Result_2_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X31Y1"
    )
    port map (
      O => trivium_Result_2_1_LOGIC_ZERO_5795
    );
  trivium_Result_2_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Result_2_1_XORF_5815,
      O => trivium_Result_2_1
    );
  trivium_Result_2_1_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X31Y1"
    )
    port map (
      I0 => trivium_Result_2_1_CYINIT_5814,
      I1 => trivium_Result_2_1_F,
      O => trivium_Result_2_1_XORF_5815
    );
  trivium_Result_2_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X31Y1"
    )
    port map (
      IA => trivium_Result_2_1_LOGIC_ZERO_5795,
      IB => trivium_Result_2_1_CYINIT_5814,
      SEL => trivium_Result_2_1_CYSELF_5801,
      O => trivium_Mcount_count2_cy_2_Q
    );
  trivium_Result_2_1_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y1"
    )
    port map (
      IA => trivium_Result_2_1_LOGIC_ZERO_5795,
      IB => trivium_Result_2_1_LOGIC_ZERO_5795,
      SEL => trivium_Result_2_1_CYSELF_5801,
      O => trivium_Result_2_1_CYMUXF2_5796
    );
  trivium_Result_2_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X31Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count2_cy_1_Q,
      O => trivium_Result_2_1_CYINIT_5814
    );
  trivium_Result_2_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Result_2_1_F,
      O => trivium_Result_2_1_CYSELF_5801
    );
  trivium_Result_2_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Result_2_1_XORG_5803,
      O => trivium_Result_3_1
    );
  trivium_Result_2_1_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X31Y1"
    )
    port map (
      I0 => trivium_Mcount_count2_cy_2_Q,
      I1 => trivium_Result_2_1_G,
      O => trivium_Result_2_1_XORG_5803
    );
  trivium_Result_2_1_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Result_2_1_CYMUXFAST_5800,
      O => trivium_Mcount_count2_cy_3_Q
    );
  trivium_Result_2_1_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X31Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count2_cy_1_Q,
      O => trivium_Result_2_1_FASTCARRY_5798
    );
  trivium_Result_2_1_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X31Y1"
    )
    port map (
      I0 => trivium_Result_2_1_CYSELG_5786,
      I1 => trivium_Result_2_1_CYSELF_5801,
      O => trivium_Result_2_1_CYAND_5799
    );
  trivium_Result_2_1_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X31Y1"
    )
    port map (
      IA => trivium_Result_2_1_CYMUXG2_5797,
      IB => trivium_Result_2_1_FASTCARRY_5798,
      SEL => trivium_Result_2_1_CYAND_5799,
      O => trivium_Result_2_1_CYMUXFAST_5800
    );
  trivium_Result_2_1_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y1"
    )
    port map (
      IA => trivium_Result_2_1_LOGIC_ZERO_5795,
      IB => trivium_Result_2_1_CYMUXF2_5796,
      SEL => trivium_Result_2_1_CYSELG_5786,
      O => trivium_Result_2_1_CYMUXG2_5797
    );
  trivium_Result_2_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X31Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Result_2_1_G,
      O => trivium_Result_2_1_CYSELG_5786
    );
  trivium_Result_4_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X31Y2"
    )
    port map (
      O => trivium_Result_4_1_LOGIC_ZERO_5833
    );
  trivium_Result_4_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Result_4_1_XORF_5853,
      O => trivium_Result_4_1
    );
  trivium_Result_4_1_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X31Y2"
    )
    port map (
      I0 => trivium_Result_4_1_CYINIT_5852,
      I1 => trivium_Result_4_1_F,
      O => trivium_Result_4_1_XORF_5853
    );
  trivium_Result_4_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X31Y2"
    )
    port map (
      IA => trivium_Result_4_1_LOGIC_ZERO_5833,
      IB => trivium_Result_4_1_CYINIT_5852,
      SEL => trivium_Result_4_1_CYSELF_5839,
      O => trivium_Mcount_count2_cy_4_Q
    );
  trivium_Result_4_1_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y2"
    )
    port map (
      IA => trivium_Result_4_1_LOGIC_ZERO_5833,
      IB => trivium_Result_4_1_LOGIC_ZERO_5833,
      SEL => trivium_Result_4_1_CYSELF_5839,
      O => trivium_Result_4_1_CYMUXF2_5834
    );
  trivium_Result_4_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X31Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count2_cy_3_Q,
      O => trivium_Result_4_1_CYINIT_5852
    );
  trivium_Result_4_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Result_4_1_F,
      O => trivium_Result_4_1_CYSELF_5839
    );
  trivium_Result_4_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Result_4_1_XORG_5841,
      O => trivium_Result_5_1
    );
  trivium_Result_4_1_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X31Y2"
    )
    port map (
      I0 => trivium_Mcount_count2_cy_4_Q,
      I1 => trivium_Result_4_1_G,
      O => trivium_Result_4_1_XORG_5841
    );
  trivium_Result_4_1_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Result_4_1_CYMUXFAST_5838,
      O => trivium_Mcount_count2_cy_5_Q
    );
  trivium_Result_4_1_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X31Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count2_cy_3_Q,
      O => trivium_Result_4_1_FASTCARRY_5836
    );
  trivium_Result_4_1_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X31Y2"
    )
    port map (
      I0 => trivium_Result_4_1_CYSELG_5824,
      I1 => trivium_Result_4_1_CYSELF_5839,
      O => trivium_Result_4_1_CYAND_5837
    );
  trivium_Result_4_1_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X31Y2"
    )
    port map (
      IA => trivium_Result_4_1_CYMUXG2_5835,
      IB => trivium_Result_4_1_FASTCARRY_5836,
      SEL => trivium_Result_4_1_CYAND_5837,
      O => trivium_Result_4_1_CYMUXFAST_5838
    );
  trivium_Result_4_1_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y2"
    )
    port map (
      IA => trivium_Result_4_1_LOGIC_ZERO_5833,
      IB => trivium_Result_4_1_CYMUXF2_5834,
      SEL => trivium_Result_4_1_CYSELG_5824,
      O => trivium_Result_4_1_CYMUXG2_5835
    );
  trivium_Result_4_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X31Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Result_4_1_G,
      O => trivium_Result_4_1_CYSELG_5824
    );
  trivium_Result_6_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X31Y3"
    )
    port map (
      O => trivium_Result_6_1_LOGIC_ZERO_5871
    );
  trivium_Result_6_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Result_6_1_XORF_5891,
      O => trivium_Result_6_1
    );
  trivium_Result_6_1_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X31Y3"
    )
    port map (
      I0 => trivium_Result_6_1_CYINIT_5890,
      I1 => trivium_Result_6_1_F,
      O => trivium_Result_6_1_XORF_5891
    );
  trivium_Result_6_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X31Y3"
    )
    port map (
      IA => trivium_Result_6_1_LOGIC_ZERO_5871,
      IB => trivium_Result_6_1_CYINIT_5890,
      SEL => trivium_Result_6_1_CYSELF_5877,
      O => trivium_Mcount_count2_cy_6_Q
    );
  trivium_Result_6_1_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y3"
    )
    port map (
      IA => trivium_Result_6_1_LOGIC_ZERO_5871,
      IB => trivium_Result_6_1_LOGIC_ZERO_5871,
      SEL => trivium_Result_6_1_CYSELF_5877,
      O => trivium_Result_6_1_CYMUXF2_5872
    );
  trivium_Result_6_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X31Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count2_cy_5_Q,
      O => trivium_Result_6_1_CYINIT_5890
    );
  trivium_Result_6_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Result_6_1_F,
      O => trivium_Result_6_1_CYSELF_5877
    );
  trivium_Result_6_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Result_6_1_XORG_5879,
      O => trivium_Result_7_1
    );
  trivium_Result_6_1_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X31Y3"
    )
    port map (
      I0 => trivium_Mcount_count2_cy_6_Q,
      I1 => trivium_Result_6_1_G,
      O => trivium_Result_6_1_XORG_5879
    );
  trivium_Result_6_1_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Result_6_1_CYMUXFAST_5876,
      O => trivium_Mcount_count2_cy_7_Q
    );
  trivium_Result_6_1_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X31Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count2_cy_5_Q,
      O => trivium_Result_6_1_FASTCARRY_5874
    );
  trivium_Result_6_1_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X31Y3"
    )
    port map (
      I0 => trivium_Result_6_1_CYSELG_5862,
      I1 => trivium_Result_6_1_CYSELF_5877,
      O => trivium_Result_6_1_CYAND_5875
    );
  trivium_Result_6_1_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X31Y3"
    )
    port map (
      IA => trivium_Result_6_1_CYMUXG2_5873,
      IB => trivium_Result_6_1_FASTCARRY_5874,
      SEL => trivium_Result_6_1_CYAND_5875,
      O => trivium_Result_6_1_CYMUXFAST_5876
    );
  trivium_Result_6_1_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y3"
    )
    port map (
      IA => trivium_Result_6_1_LOGIC_ZERO_5871,
      IB => trivium_Result_6_1_CYMUXF2_5872,
      SEL => trivium_Result_6_1_CYSELG_5862,
      O => trivium_Result_6_1_CYMUXG2_5873
    );
  trivium_Result_6_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X31Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Result_6_1_G,
      O => trivium_Result_6_1_CYSELG_5862
    );
  trivium_Result_8_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X31Y4"
    )
    port map (
      O => trivium_Result_8_1_LOGIC_ZERO_5909
    );
  trivium_Result_8_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y4",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Result_8_1_XORF_5929,
      O => trivium_Result_8_1
    );
  trivium_Result_8_1_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X31Y4"
    )
    port map (
      I0 => trivium_Result_8_1_CYINIT_5928,
      I1 => trivium_Result_8_1_F,
      O => trivium_Result_8_1_XORF_5929
    );
  trivium_Result_8_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X31Y4"
    )
    port map (
      IA => trivium_Result_8_1_LOGIC_ZERO_5909,
      IB => trivium_Result_8_1_CYINIT_5928,
      SEL => trivium_Result_8_1_CYSELF_5915,
      O => trivium_Mcount_count2_cy_8_Q
    );
  trivium_Result_8_1_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y4"
    )
    port map (
      IA => trivium_Result_8_1_LOGIC_ZERO_5909,
      IB => trivium_Result_8_1_LOGIC_ZERO_5909,
      SEL => trivium_Result_8_1_CYSELF_5915,
      O => trivium_Result_8_1_CYMUXF2_5910
    );
  trivium_Result_8_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X31Y4",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count2_cy_7_Q,
      O => trivium_Result_8_1_CYINIT_5928
    );
  trivium_Result_8_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y4",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Result_8_1_F,
      O => trivium_Result_8_1_CYSELF_5915
    );
  trivium_Result_8_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y4",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Result_8_1_XORG_5917,
      O => trivium_Result_9_1
    );
  trivium_Result_8_1_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X31Y4"
    )
    port map (
      I0 => trivium_Mcount_count2_cy_8_Q,
      I1 => trivium_Result_8_1_G,
      O => trivium_Result_8_1_XORG_5917
    );
  trivium_Result_8_1_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y4",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Result_8_1_CYMUXFAST_5914,
      O => trivium_Mcount_count2_cy_9_Q
    );
  trivium_Result_8_1_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X31Y4",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count2_cy_7_Q,
      O => trivium_Result_8_1_FASTCARRY_5912
    );
  trivium_Result_8_1_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X31Y4"
    )
    port map (
      I0 => trivium_Result_8_1_CYSELG_5900,
      I1 => trivium_Result_8_1_CYSELF_5915,
      O => trivium_Result_8_1_CYAND_5913
    );
  trivium_Result_8_1_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X31Y4"
    )
    port map (
      IA => trivium_Result_8_1_CYMUXG2_5911,
      IB => trivium_Result_8_1_FASTCARRY_5912,
      SEL => trivium_Result_8_1_CYAND_5913,
      O => trivium_Result_8_1_CYMUXFAST_5914
    );
  trivium_Result_8_1_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y4"
    )
    port map (
      IA => trivium_Result_8_1_LOGIC_ZERO_5909,
      IB => trivium_Result_8_1_CYMUXF2_5910,
      SEL => trivium_Result_8_1_CYSELG_5900,
      O => trivium_Result_8_1_CYMUXG2_5911
    );
  trivium_Result_8_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X31Y4",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Result_8_1_G,
      O => trivium_Result_8_1_CYSELG_5900
    );
  trivium_Result_10_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X31Y5"
    )
    port map (
      O => trivium_Result_10_1_LOGIC_ZERO_5947
    );
  trivium_Result_10_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y5",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Result_10_1_XORF_5967,
      O => trivium_Result_10_1
    );
  trivium_Result_10_1_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X31Y5"
    )
    port map (
      I0 => trivium_Result_10_1_CYINIT_5966,
      I1 => trivium_Result_10_1_F,
      O => trivium_Result_10_1_XORF_5967
    );
  trivium_Result_10_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X31Y5"
    )
    port map (
      IA => trivium_Result_10_1_LOGIC_ZERO_5947,
      IB => trivium_Result_10_1_CYINIT_5966,
      SEL => trivium_Result_10_1_CYSELF_5953,
      O => trivium_Mcount_count2_cy_10_Q
    );
  trivium_Result_10_1_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y5"
    )
    port map (
      IA => trivium_Result_10_1_LOGIC_ZERO_5947,
      IB => trivium_Result_10_1_LOGIC_ZERO_5947,
      SEL => trivium_Result_10_1_CYSELF_5953,
      O => trivium_Result_10_1_CYMUXF2_5948
    );
  trivium_Result_10_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X31Y5",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count2_cy_9_Q,
      O => trivium_Result_10_1_CYINIT_5966
    );
  trivium_Result_10_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y5",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Result_10_1_F,
      O => trivium_Result_10_1_CYSELF_5953
    );
  trivium_Result_10_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y5",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Result_10_1_XORG_5955,
      O => trivium_Result_11_1
    );
  trivium_Result_10_1_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X31Y5"
    )
    port map (
      I0 => trivium_Mcount_count2_cy_10_Q,
      I1 => trivium_Result_10_1_G,
      O => trivium_Result_10_1_XORG_5955
    );
  trivium_Result_10_1_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y5",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Result_10_1_CYMUXFAST_5952,
      O => trivium_Mcount_count2_cy_11_Q
    );
  trivium_Result_10_1_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X31Y5",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count2_cy_9_Q,
      O => trivium_Result_10_1_FASTCARRY_5950
    );
  trivium_Result_10_1_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X31Y5"
    )
    port map (
      I0 => trivium_Result_10_1_CYSELG_5938,
      I1 => trivium_Result_10_1_CYSELF_5953,
      O => trivium_Result_10_1_CYAND_5951
    );
  trivium_Result_10_1_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X31Y5"
    )
    port map (
      IA => trivium_Result_10_1_CYMUXG2_5949,
      IB => trivium_Result_10_1_FASTCARRY_5950,
      SEL => trivium_Result_10_1_CYAND_5951,
      O => trivium_Result_10_1_CYMUXFAST_5952
    );
  trivium_Result_10_1_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y5"
    )
    port map (
      IA => trivium_Result_10_1_LOGIC_ZERO_5947,
      IB => trivium_Result_10_1_CYMUXF2_5948,
      SEL => trivium_Result_10_1_CYSELG_5938,
      O => trivium_Result_10_1_CYMUXG2_5949
    );
  trivium_Result_10_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X31Y5",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Result_10_1_G,
      O => trivium_Result_10_1_CYSELG_5938
    );
  trivium_Result_12_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X31Y6"
    )
    port map (
      O => trivium_Result_12_1_LOGIC_ZERO_5985
    );
  trivium_Result_12_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y6",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Result_12_1_XORF_6005,
      O => trivium_Result_12_1
    );
  trivium_Result_12_1_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X31Y6"
    )
    port map (
      I0 => trivium_Result_12_1_CYINIT_6004,
      I1 => trivium_Result_12_1_F,
      O => trivium_Result_12_1_XORF_6005
    );
  trivium_Result_12_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X31Y6"
    )
    port map (
      IA => trivium_Result_12_1_LOGIC_ZERO_5985,
      IB => trivium_Result_12_1_CYINIT_6004,
      SEL => trivium_Result_12_1_CYSELF_5991,
      O => trivium_Mcount_count2_cy_12_Q
    );
  trivium_Result_12_1_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y6"
    )
    port map (
      IA => trivium_Result_12_1_LOGIC_ZERO_5985,
      IB => trivium_Result_12_1_LOGIC_ZERO_5985,
      SEL => trivium_Result_12_1_CYSELF_5991,
      O => trivium_Result_12_1_CYMUXF2_5986
    );
  trivium_Result_12_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X31Y6",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count2_cy_11_Q,
      O => trivium_Result_12_1_CYINIT_6004
    );
  trivium_Result_12_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y6",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Result_12_1_F,
      O => trivium_Result_12_1_CYSELF_5991
    );
  trivium_Result_12_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y6",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Result_12_1_XORG_5993,
      O => trivium_Result_13_1
    );
  trivium_Result_12_1_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X31Y6"
    )
    port map (
      I0 => trivium_Mcount_count2_cy_12_Q,
      I1 => trivium_Result_12_1_G,
      O => trivium_Result_12_1_XORG_5993
    );
  trivium_Result_12_1_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y6",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Result_12_1_CYMUXFAST_5990,
      O => trivium_Mcount_count2_cy_13_Q
    );
  trivium_Result_12_1_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X31Y6",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count2_cy_11_Q,
      O => trivium_Result_12_1_FASTCARRY_5988
    );
  trivium_Result_12_1_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X31Y6"
    )
    port map (
      I0 => trivium_Result_12_1_CYSELG_5976,
      I1 => trivium_Result_12_1_CYSELF_5991,
      O => trivium_Result_12_1_CYAND_5989
    );
  trivium_Result_12_1_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X31Y6"
    )
    port map (
      IA => trivium_Result_12_1_CYMUXG2_5987,
      IB => trivium_Result_12_1_FASTCARRY_5988,
      SEL => trivium_Result_12_1_CYAND_5989,
      O => trivium_Result_12_1_CYMUXFAST_5990
    );
  trivium_Result_12_1_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y6"
    )
    port map (
      IA => trivium_Result_12_1_LOGIC_ZERO_5985,
      IB => trivium_Result_12_1_CYMUXF2_5986,
      SEL => trivium_Result_12_1_CYSELG_5976,
      O => trivium_Result_12_1_CYMUXG2_5987
    );
  trivium_Result_12_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X31Y6",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Result_12_1_G,
      O => trivium_Result_12_1_CYSELG_5976
    );
  trivium_Result_14_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X31Y7"
    )
    port map (
      O => trivium_Result_14_1_LOGIC_ZERO_6023
    );
  trivium_Result_14_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y7",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Result_14_1_XORF_6043,
      O => trivium_Result_14_1
    );
  trivium_Result_14_1_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X31Y7"
    )
    port map (
      I0 => trivium_Result_14_1_CYINIT_6042,
      I1 => trivium_Result_14_1_F,
      O => trivium_Result_14_1_XORF_6043
    );
  trivium_Result_14_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X31Y7"
    )
    port map (
      IA => trivium_Result_14_1_LOGIC_ZERO_6023,
      IB => trivium_Result_14_1_CYINIT_6042,
      SEL => trivium_Result_14_1_CYSELF_6029,
      O => trivium_Mcount_count2_cy_14_Q
    );
  trivium_Result_14_1_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y7"
    )
    port map (
      IA => trivium_Result_14_1_LOGIC_ZERO_6023,
      IB => trivium_Result_14_1_LOGIC_ZERO_6023,
      SEL => trivium_Result_14_1_CYSELF_6029,
      O => trivium_Result_14_1_CYMUXF2_6024
    );
  trivium_Result_14_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X31Y7",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count2_cy_13_Q,
      O => trivium_Result_14_1_CYINIT_6042
    );
  trivium_Result_14_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y7",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Result_14_1_F,
      O => trivium_Result_14_1_CYSELF_6029
    );
  trivium_Result_14_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y7",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Result_14_1_XORG_6031,
      O => trivium_Result_15_1
    );
  trivium_Result_14_1_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X31Y7"
    )
    port map (
      I0 => trivium_Mcount_count2_cy_14_Q,
      I1 => trivium_Result_14_1_G,
      O => trivium_Result_14_1_XORG_6031
    );
  trivium_Result_14_1_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y7",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Result_14_1_CYMUXFAST_6028,
      O => trivium_Mcount_count2_cy_15_Q
    );
  trivium_Result_14_1_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X31Y7",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count2_cy_13_Q,
      O => trivium_Result_14_1_FASTCARRY_6026
    );
  trivium_Result_14_1_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X31Y7"
    )
    port map (
      I0 => trivium_Result_14_1_CYSELG_6014,
      I1 => trivium_Result_14_1_CYSELF_6029,
      O => trivium_Result_14_1_CYAND_6027
    );
  trivium_Result_14_1_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X31Y7"
    )
    port map (
      IA => trivium_Result_14_1_CYMUXG2_6025,
      IB => trivium_Result_14_1_FASTCARRY_6026,
      SEL => trivium_Result_14_1_CYAND_6027,
      O => trivium_Result_14_1_CYMUXFAST_6028
    );
  trivium_Result_14_1_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y7"
    )
    port map (
      IA => trivium_Result_14_1_LOGIC_ZERO_6023,
      IB => trivium_Result_14_1_CYMUXF2_6024,
      SEL => trivium_Result_14_1_CYSELG_6014,
      O => trivium_Result_14_1_CYMUXG2_6025
    );
  trivium_Result_14_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X31Y7",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Result_14_1_G,
      O => trivium_Result_14_1_CYSELG_6014
    );
  trivium_Result_16_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X31Y8"
    )
    port map (
      O => trivium_Result_16_1_LOGIC_ZERO_6061
    );
  trivium_Result_16_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y8",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Result_16_1_XORF_6081,
      O => trivium_Result_16_1
    );
  trivium_Result_16_1_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X31Y8"
    )
    port map (
      I0 => trivium_Result_16_1_CYINIT_6080,
      I1 => trivium_Result_16_1_F,
      O => trivium_Result_16_1_XORF_6081
    );
  trivium_Result_16_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X31Y8"
    )
    port map (
      IA => trivium_Result_16_1_LOGIC_ZERO_6061,
      IB => trivium_Result_16_1_CYINIT_6080,
      SEL => trivium_Result_16_1_CYSELF_6067,
      O => trivium_Mcount_count2_cy_16_Q
    );
  trivium_Result_16_1_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y8"
    )
    port map (
      IA => trivium_Result_16_1_LOGIC_ZERO_6061,
      IB => trivium_Result_16_1_LOGIC_ZERO_6061,
      SEL => trivium_Result_16_1_CYSELF_6067,
      O => trivium_Result_16_1_CYMUXF2_6062
    );
  trivium_Result_16_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X31Y8",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count2_cy_15_Q,
      O => trivium_Result_16_1_CYINIT_6080
    );
  trivium_Result_16_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y8",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Result_16_1_F,
      O => trivium_Result_16_1_CYSELF_6067
    );
  trivium_Result_16_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y8",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Result_16_1_XORG_6069,
      O => trivium_Result_17_1
    );
  trivium_Result_16_1_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X31Y8"
    )
    port map (
      I0 => trivium_Mcount_count2_cy_16_Q,
      I1 => trivium_Result_16_1_G,
      O => trivium_Result_16_1_XORG_6069
    );
  trivium_Result_16_1_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y8",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Result_16_1_CYMUXFAST_6066,
      O => trivium_Mcount_count2_cy_17_Q
    );
  trivium_Result_16_1_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X31Y8",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count2_cy_15_Q,
      O => trivium_Result_16_1_FASTCARRY_6064
    );
  trivium_Result_16_1_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X31Y8"
    )
    port map (
      I0 => trivium_Result_16_1_CYSELG_6052,
      I1 => trivium_Result_16_1_CYSELF_6067,
      O => trivium_Result_16_1_CYAND_6065
    );
  trivium_Result_16_1_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X31Y8"
    )
    port map (
      IA => trivium_Result_16_1_CYMUXG2_6063,
      IB => trivium_Result_16_1_FASTCARRY_6064,
      SEL => trivium_Result_16_1_CYAND_6065,
      O => trivium_Result_16_1_CYMUXFAST_6066
    );
  trivium_Result_16_1_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y8"
    )
    port map (
      IA => trivium_Result_16_1_LOGIC_ZERO_6061,
      IB => trivium_Result_16_1_CYMUXF2_6062,
      SEL => trivium_Result_16_1_CYSELG_6052,
      O => trivium_Result_16_1_CYMUXG2_6063
    );
  trivium_Result_16_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X31Y8",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Result_16_1_G,
      O => trivium_Result_16_1_CYSELG_6052
    );
  trivium_Result_18_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X31Y9"
    )
    port map (
      O => trivium_Result_18_1_LOGIC_ZERO_6099
    );
  trivium_Result_18_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y9",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Result_18_1_XORF_6119,
      O => trivium_Result_18_1
    );
  trivium_Result_18_1_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X31Y9"
    )
    port map (
      I0 => trivium_Result_18_1_CYINIT_6118,
      I1 => trivium_Result_18_1_F,
      O => trivium_Result_18_1_XORF_6119
    );
  trivium_Result_18_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X31Y9"
    )
    port map (
      IA => trivium_Result_18_1_LOGIC_ZERO_6099,
      IB => trivium_Result_18_1_CYINIT_6118,
      SEL => trivium_Result_18_1_CYSELF_6105,
      O => trivium_Mcount_count2_cy_18_Q
    );
  trivium_Result_18_1_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y9"
    )
    port map (
      IA => trivium_Result_18_1_LOGIC_ZERO_6099,
      IB => trivium_Result_18_1_LOGIC_ZERO_6099,
      SEL => trivium_Result_18_1_CYSELF_6105,
      O => trivium_Result_18_1_CYMUXF2_6100
    );
  trivium_Result_18_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X31Y9",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count2_cy_17_Q,
      O => trivium_Result_18_1_CYINIT_6118
    );
  trivium_Result_18_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y9",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Result_18_1_F,
      O => trivium_Result_18_1_CYSELF_6105
    );
  trivium_Result_18_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y9",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Result_18_1_XORG_6107,
      O => trivium_Result_19_1
    );
  trivium_Result_18_1_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X31Y9"
    )
    port map (
      I0 => trivium_Mcount_count2_cy_18_Q,
      I1 => trivium_Result_18_1_G,
      O => trivium_Result_18_1_XORG_6107
    );
  trivium_Result_18_1_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y9",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Result_18_1_CYMUXFAST_6104,
      O => trivium_Mcount_count2_cy_19_Q
    );
  trivium_Result_18_1_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X31Y9",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count2_cy_17_Q,
      O => trivium_Result_18_1_FASTCARRY_6102
    );
  trivium_Result_18_1_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X31Y9"
    )
    port map (
      I0 => trivium_Result_18_1_CYSELG_6090,
      I1 => trivium_Result_18_1_CYSELF_6105,
      O => trivium_Result_18_1_CYAND_6103
    );
  trivium_Result_18_1_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X31Y9"
    )
    port map (
      IA => trivium_Result_18_1_CYMUXG2_6101,
      IB => trivium_Result_18_1_FASTCARRY_6102,
      SEL => trivium_Result_18_1_CYAND_6103,
      O => trivium_Result_18_1_CYMUXFAST_6104
    );
  trivium_Result_18_1_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y9"
    )
    port map (
      IA => trivium_Result_18_1_LOGIC_ZERO_6099,
      IB => trivium_Result_18_1_CYMUXF2_6100,
      SEL => trivium_Result_18_1_CYSELG_6090,
      O => trivium_Result_18_1_CYMUXG2_6101
    );
  trivium_Result_18_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X31Y9",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Result_18_1_G,
      O => trivium_Result_18_1_CYSELG_6090
    );
  trivium_Result_20_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X31Y10"
    )
    port map (
      O => trivium_Result_20_1_LOGIC_ZERO_6137
    );
  trivium_Result_20_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Result_20_1_XORF_6157,
      O => trivium_Result_20_1
    );
  trivium_Result_20_1_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X31Y10"
    )
    port map (
      I0 => trivium_Result_20_1_CYINIT_6156,
      I1 => trivium_Result_20_1_F,
      O => trivium_Result_20_1_XORF_6157
    );
  trivium_Result_20_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X31Y10"
    )
    port map (
      IA => trivium_Result_20_1_LOGIC_ZERO_6137,
      IB => trivium_Result_20_1_CYINIT_6156,
      SEL => trivium_Result_20_1_CYSELF_6143,
      O => trivium_Mcount_count2_cy_20_Q
    );
  trivium_Result_20_1_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y10"
    )
    port map (
      IA => trivium_Result_20_1_LOGIC_ZERO_6137,
      IB => trivium_Result_20_1_LOGIC_ZERO_6137,
      SEL => trivium_Result_20_1_CYSELF_6143,
      O => trivium_Result_20_1_CYMUXF2_6138
    );
  trivium_Result_20_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X31Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count2_cy_19_Q,
      O => trivium_Result_20_1_CYINIT_6156
    );
  trivium_Result_20_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Result_20_1_F,
      O => trivium_Result_20_1_CYSELF_6143
    );
  trivium_Result_20_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Result_20_1_XORG_6145,
      O => trivium_Result_21_1
    );
  trivium_Result_20_1_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X31Y10"
    )
    port map (
      I0 => trivium_Mcount_count2_cy_20_Q,
      I1 => trivium_Result_20_1_G,
      O => trivium_Result_20_1_XORG_6145
    );
  trivium_Result_20_1_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Result_20_1_CYMUXFAST_6142,
      O => trivium_Mcount_count2_cy_21_Q
    );
  trivium_Result_20_1_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X31Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count2_cy_19_Q,
      O => trivium_Result_20_1_FASTCARRY_6140
    );
  trivium_Result_20_1_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X31Y10"
    )
    port map (
      I0 => trivium_Result_20_1_CYSELG_6128,
      I1 => trivium_Result_20_1_CYSELF_6143,
      O => trivium_Result_20_1_CYAND_6141
    );
  trivium_Result_20_1_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X31Y10"
    )
    port map (
      IA => trivium_Result_20_1_CYMUXG2_6139,
      IB => trivium_Result_20_1_FASTCARRY_6140,
      SEL => trivium_Result_20_1_CYAND_6141,
      O => trivium_Result_20_1_CYMUXFAST_6142
    );
  trivium_Result_20_1_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y10"
    )
    port map (
      IA => trivium_Result_20_1_LOGIC_ZERO_6137,
      IB => trivium_Result_20_1_CYMUXF2_6138,
      SEL => trivium_Result_20_1_CYSELG_6128,
      O => trivium_Result_20_1_CYMUXG2_6139
    );
  trivium_Result_20_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X31Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Result_20_1_G,
      O => trivium_Result_20_1_CYSELG_6128
    );
  trivium_Result_22_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X31Y11"
    )
    port map (
      O => trivium_Result_22_1_LOGIC_ZERO_6175
    );
  trivium_Result_22_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y11",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Result_22_1_XORF_6195,
      O => trivium_Result_22_1
    );
  trivium_Result_22_1_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X31Y11"
    )
    port map (
      I0 => trivium_Result_22_1_CYINIT_6194,
      I1 => trivium_Result_22_1_F,
      O => trivium_Result_22_1_XORF_6195
    );
  trivium_Result_22_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X31Y11"
    )
    port map (
      IA => trivium_Result_22_1_LOGIC_ZERO_6175,
      IB => trivium_Result_22_1_CYINIT_6194,
      SEL => trivium_Result_22_1_CYSELF_6181,
      O => trivium_Mcount_count2_cy_22_Q
    );
  trivium_Result_22_1_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y11"
    )
    port map (
      IA => trivium_Result_22_1_LOGIC_ZERO_6175,
      IB => trivium_Result_22_1_LOGIC_ZERO_6175,
      SEL => trivium_Result_22_1_CYSELF_6181,
      O => trivium_Result_22_1_CYMUXF2_6176
    );
  trivium_Result_22_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X31Y11",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count2_cy_21_Q,
      O => trivium_Result_22_1_CYINIT_6194
    );
  trivium_Result_22_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y11",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Result_22_1_F,
      O => trivium_Result_22_1_CYSELF_6181
    );
  trivium_Result_22_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y11",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Result_22_1_XORG_6183,
      O => trivium_Result_23_1
    );
  trivium_Result_22_1_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X31Y11"
    )
    port map (
      I0 => trivium_Mcount_count2_cy_22_Q,
      I1 => trivium_Result_22_1_G,
      O => trivium_Result_22_1_XORG_6183
    );
  trivium_Result_22_1_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y11",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Result_22_1_CYMUXFAST_6180,
      O => trivium_Mcount_count2_cy_23_Q
    );
  trivium_Result_22_1_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X31Y11",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count2_cy_21_Q,
      O => trivium_Result_22_1_FASTCARRY_6178
    );
  trivium_Result_22_1_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X31Y11"
    )
    port map (
      I0 => trivium_Result_22_1_CYSELG_6166,
      I1 => trivium_Result_22_1_CYSELF_6181,
      O => trivium_Result_22_1_CYAND_6179
    );
  trivium_Result_22_1_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X31Y11"
    )
    port map (
      IA => trivium_Result_22_1_CYMUXG2_6177,
      IB => trivium_Result_22_1_FASTCARRY_6178,
      SEL => trivium_Result_22_1_CYAND_6179,
      O => trivium_Result_22_1_CYMUXFAST_6180
    );
  trivium_Result_22_1_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y11"
    )
    port map (
      IA => trivium_Result_22_1_LOGIC_ZERO_6175,
      IB => trivium_Result_22_1_CYMUXF2_6176,
      SEL => trivium_Result_22_1_CYSELG_6166,
      O => trivium_Result_22_1_CYMUXG2_6177
    );
  trivium_Result_22_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X31Y11",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Result_22_1_G,
      O => trivium_Result_22_1_CYSELG_6166
    );
  trivium_Result_24_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X31Y12"
    )
    port map (
      O => trivium_Result_24_1_LOGIC_ZERO_6213
    );
  trivium_Result_24_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Result_24_1_XORF_6233,
      O => trivium_Result_24_1
    );
  trivium_Result_24_1_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X31Y12"
    )
    port map (
      I0 => trivium_Result_24_1_CYINIT_6232,
      I1 => trivium_Result_24_1_F,
      O => trivium_Result_24_1_XORF_6233
    );
  trivium_Result_24_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X31Y12"
    )
    port map (
      IA => trivium_Result_24_1_LOGIC_ZERO_6213,
      IB => trivium_Result_24_1_CYINIT_6232,
      SEL => trivium_Result_24_1_CYSELF_6219,
      O => trivium_Mcount_count2_cy_24_Q
    );
  trivium_Result_24_1_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y12"
    )
    port map (
      IA => trivium_Result_24_1_LOGIC_ZERO_6213,
      IB => trivium_Result_24_1_LOGIC_ZERO_6213,
      SEL => trivium_Result_24_1_CYSELF_6219,
      O => trivium_Result_24_1_CYMUXF2_6214
    );
  trivium_Result_24_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X31Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count2_cy_23_Q,
      O => trivium_Result_24_1_CYINIT_6232
    );
  trivium_Result_24_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Result_24_1_F,
      O => trivium_Result_24_1_CYSELF_6219
    );
  trivium_Result_24_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Result_24_1_XORG_6221,
      O => trivium_Result_25_1
    );
  trivium_Result_24_1_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X31Y12"
    )
    port map (
      I0 => trivium_Mcount_count2_cy_24_Q,
      I1 => trivium_Result_24_1_G,
      O => trivium_Result_24_1_XORG_6221
    );
  trivium_Result_24_1_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Result_24_1_CYMUXFAST_6218,
      O => trivium_Mcount_count2_cy_25_Q
    );
  trivium_Result_24_1_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X31Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count2_cy_23_Q,
      O => trivium_Result_24_1_FASTCARRY_6216
    );
  trivium_Result_24_1_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X31Y12"
    )
    port map (
      I0 => trivium_Result_24_1_CYSELG_6204,
      I1 => trivium_Result_24_1_CYSELF_6219,
      O => trivium_Result_24_1_CYAND_6217
    );
  trivium_Result_24_1_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X31Y12"
    )
    port map (
      IA => trivium_Result_24_1_CYMUXG2_6215,
      IB => trivium_Result_24_1_FASTCARRY_6216,
      SEL => trivium_Result_24_1_CYAND_6217,
      O => trivium_Result_24_1_CYMUXFAST_6218
    );
  trivium_Result_24_1_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y12"
    )
    port map (
      IA => trivium_Result_24_1_LOGIC_ZERO_6213,
      IB => trivium_Result_24_1_CYMUXF2_6214,
      SEL => trivium_Result_24_1_CYSELG_6204,
      O => trivium_Result_24_1_CYMUXG2_6215
    );
  trivium_Result_24_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X31Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Result_24_1_G,
      O => trivium_Result_24_1_CYSELG_6204
    );
  trivium_Result_26_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X31Y13"
    )
    port map (
      O => trivium_Result_26_1_LOGIC_ZERO_6251
    );
  trivium_Result_26_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y13",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Result_26_1_XORF_6271,
      O => trivium_Result_26_1
    );
  trivium_Result_26_1_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X31Y13"
    )
    port map (
      I0 => trivium_Result_26_1_CYINIT_6270,
      I1 => trivium_Result_26_1_F,
      O => trivium_Result_26_1_XORF_6271
    );
  trivium_Result_26_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X31Y13"
    )
    port map (
      IA => trivium_Result_26_1_LOGIC_ZERO_6251,
      IB => trivium_Result_26_1_CYINIT_6270,
      SEL => trivium_Result_26_1_CYSELF_6257,
      O => trivium_Mcount_count2_cy_26_Q
    );
  trivium_Result_26_1_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y13"
    )
    port map (
      IA => trivium_Result_26_1_LOGIC_ZERO_6251,
      IB => trivium_Result_26_1_LOGIC_ZERO_6251,
      SEL => trivium_Result_26_1_CYSELF_6257,
      O => trivium_Result_26_1_CYMUXF2_6252
    );
  trivium_Result_26_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X31Y13",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count2_cy_25_Q,
      O => trivium_Result_26_1_CYINIT_6270
    );
  trivium_Result_26_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y13",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Result_26_1_F,
      O => trivium_Result_26_1_CYSELF_6257
    );
  trivium_Result_26_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y13",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Result_26_1_XORG_6259,
      O => trivium_Result_27_1
    );
  trivium_Result_26_1_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X31Y13"
    )
    port map (
      I0 => trivium_Mcount_count2_cy_26_Q,
      I1 => trivium_Result_26_1_G,
      O => trivium_Result_26_1_XORG_6259
    );
  trivium_Result_26_1_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y13",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Result_26_1_CYMUXFAST_6256,
      O => trivium_Mcount_count2_cy_27_Q
    );
  trivium_Result_26_1_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X31Y13",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count2_cy_25_Q,
      O => trivium_Result_26_1_FASTCARRY_6254
    );
  trivium_Result_26_1_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X31Y13"
    )
    port map (
      I0 => trivium_Result_26_1_CYSELG_6242,
      I1 => trivium_Result_26_1_CYSELF_6257,
      O => trivium_Result_26_1_CYAND_6255
    );
  trivium_Result_26_1_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X31Y13"
    )
    port map (
      IA => trivium_Result_26_1_CYMUXG2_6253,
      IB => trivium_Result_26_1_FASTCARRY_6254,
      SEL => trivium_Result_26_1_CYAND_6255,
      O => trivium_Result_26_1_CYMUXFAST_6256
    );
  trivium_Result_26_1_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y13"
    )
    port map (
      IA => trivium_Result_26_1_LOGIC_ZERO_6251,
      IB => trivium_Result_26_1_CYMUXF2_6252,
      SEL => trivium_Result_26_1_CYSELG_6242,
      O => trivium_Result_26_1_CYMUXG2_6253
    );
  trivium_Result_26_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X31Y13",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Result_26_1_G,
      O => trivium_Result_26_1_CYSELG_6242
    );
  trivium_Result_28_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X31Y14"
    )
    port map (
      O => trivium_Result_28_1_LOGIC_ZERO_6289
    );
  trivium_Result_28_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Result_28_1_XORF_6309,
      O => trivium_Result_28_1
    );
  trivium_Result_28_1_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X31Y14"
    )
    port map (
      I0 => trivium_Result_28_1_CYINIT_6308,
      I1 => trivium_Result_28_1_F,
      O => trivium_Result_28_1_XORF_6309
    );
  trivium_Result_28_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X31Y14"
    )
    port map (
      IA => trivium_Result_28_1_LOGIC_ZERO_6289,
      IB => trivium_Result_28_1_CYINIT_6308,
      SEL => trivium_Result_28_1_CYSELF_6295,
      O => trivium_Mcount_count2_cy_28_Q
    );
  trivium_Result_28_1_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y14"
    )
    port map (
      IA => trivium_Result_28_1_LOGIC_ZERO_6289,
      IB => trivium_Result_28_1_LOGIC_ZERO_6289,
      SEL => trivium_Result_28_1_CYSELF_6295,
      O => trivium_Result_28_1_CYMUXF2_6290
    );
  trivium_Result_28_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X31Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count2_cy_27_Q,
      O => trivium_Result_28_1_CYINIT_6308
    );
  trivium_Result_28_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Result_28_1_F,
      O => trivium_Result_28_1_CYSELF_6295
    );
  trivium_Result_28_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Result_28_1_XORG_6297,
      O => trivium_Result_29_1
    );
  trivium_Result_28_1_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X31Y14"
    )
    port map (
      I0 => trivium_Mcount_count2_cy_28_Q,
      I1 => trivium_Result_28_1_G,
      O => trivium_Result_28_1_XORG_6297
    );
  trivium_Result_28_1_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X31Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count2_cy_27_Q,
      O => trivium_Result_28_1_FASTCARRY_6292
    );
  trivium_Result_28_1_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X31Y14"
    )
    port map (
      I0 => trivium_Result_28_1_CYSELG_6280,
      I1 => trivium_Result_28_1_CYSELF_6295,
      O => trivium_Result_28_1_CYAND_6293
    );
  trivium_Result_28_1_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X31Y14"
    )
    port map (
      IA => trivium_Result_28_1_CYMUXG2_6291,
      IB => trivium_Result_28_1_FASTCARRY_6292,
      SEL => trivium_Result_28_1_CYAND_6293,
      O => trivium_Result_28_1_CYMUXFAST_6294
    );
  trivium_Result_28_1_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X31Y14"
    )
    port map (
      IA => trivium_Result_28_1_LOGIC_ZERO_6289,
      IB => trivium_Result_28_1_CYMUXF2_6290,
      SEL => trivium_Result_28_1_CYSELG_6280,
      O => trivium_Result_28_1_CYMUXG2_6291
    );
  trivium_Result_28_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X31Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Result_28_1_G,
      O => trivium_Result_28_1_CYSELG_6280
    );
  trivium_Result_30_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X31Y15"
    )
    port map (
      O => trivium_Result_30_1_LOGIC_ZERO_6339
    );
  trivium_Result_30_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y15",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Result_30_1_XORF_6340,
      O => trivium_Result_30_1
    );
  trivium_Result_30_1_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X31Y15"
    )
    port map (
      I0 => trivium_Result_30_1_CYINIT_6338,
      I1 => trivium_Result_30_1_F,
      O => trivium_Result_30_1_XORF_6340
    );
  trivium_Result_30_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X31Y15"
    )
    port map (
      IA => trivium_Result_30_1_LOGIC_ZERO_6339,
      IB => trivium_Result_30_1_CYINIT_6338,
      SEL => trivium_Result_30_1_CYSELF_6329,
      O => trivium_Mcount_count2_cy_30_Q
    );
  trivium_Result_30_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X31Y15",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Result_28_1_CYMUXFAST_6294,
      O => trivium_Result_30_1_CYINIT_6338
    );
  trivium_Result_30_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X31Y15",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Result_30_1_F,
      O => trivium_Result_30_1_CYSELF_6329
    );
  trivium_Result_30_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y15",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Result_30_1_XORG_6326,
      O => trivium_Result_31_1
    );
  trivium_Result_30_1_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X31Y15"
    )
    port map (
      I0 => trivium_Mcount_count2_cy_30_Q,
      I1 => trivium_count2_31_rt_6323,
      O => trivium_Result_30_1_XORG_6326
    );
  trivium_count2_31_rt : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X31Y15"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivium_count2(31),
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_count2_31_rt_6323
    );
  LED_flash_cnt_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X27Y12"
    )
    port map (
      O => LED_flash_cnt_0_LOGIC_ZERO_6362
    );
  LED_flash_cnt_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X27Y12"
    )
    port map (
      O => LED_flash_cnt_0_LOGIC_ONE_6386
    );
  LED_flash_cnt_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => LED_flash_cnt_0_XORF_6387,
      O => LED_flash_cnt_0_DXMUX_6389
    );
  LED_flash_cnt_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X27Y12"
    )
    port map (
      I0 => LED_flash_cnt_0_CYINIT_6385,
      I1 => Mcount_LED_flash_cnt_lut(0),
      O => LED_flash_cnt_0_XORF_6387
    );
  LED_flash_cnt_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X27Y12"
    )
    port map (
      IA => LED_flash_cnt_0_LOGIC_ONE_6386,
      IB => LED_flash_cnt_0_CYINIT_6385,
      SEL => LED_flash_cnt_0_CYSELF_6376,
      O => Mcount_LED_flash_cnt_cy_0_Q
    );
  LED_flash_cnt_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X27Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => LED_flash_cnt_0_BXINV_6374,
      O => LED_flash_cnt_0_CYINIT_6385
    );
  LED_flash_cnt_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_LED_flash_cnt_lut(0),
      O => LED_flash_cnt_0_CYSELF_6376
    );
  LED_flash_cnt_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => '0',
      O => LED_flash_cnt_0_BXINV_6374
    );
  LED_flash_cnt_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => LED_flash_cnt_0_XORG_6365,
      O => LED_flash_cnt_0_DYMUX_6367
    );
  LED_flash_cnt_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X27Y12"
    )
    port map (
      I0 => Mcount_LED_flash_cnt_cy_0_Q,
      I1 => LED_flash_cnt_0_G,
      O => LED_flash_cnt_0_XORG_6365
    );
  LED_flash_cnt_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => LED_flash_cnt_0_CYMUXG_6364,
      O => Mcount_LED_flash_cnt_cy_1_Q
    );
  LED_flash_cnt_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X27Y12"
    )
    port map (
      IA => LED_flash_cnt_0_LOGIC_ZERO_6362,
      IB => Mcount_LED_flash_cnt_cy_0_Q,
      SEL => LED_flash_cnt_0_CYSELG_6353,
      O => LED_flash_cnt_0_CYMUXG_6364
    );
  LED_flash_cnt_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => LED_flash_cnt_0_G,
      O => LED_flash_cnt_0_CYSELG_6353
    );
  LED_flash_cnt_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => LED_flash_cnt_0_SRINV_6351
    );
  LED_flash_cnt_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => LED_flash_cnt_0_CLKINV_6350
    );
  LED_flash_cnt_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X27Y13"
    )
    port map (
      O => LED_flash_cnt_2_LOGIC_ZERO_6416
    );
  LED_flash_cnt_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y13",
      PATHPULSE => 638 ps
    )
    port map (
      I => LED_flash_cnt_2_XORF_6443,
      O => LED_flash_cnt_2_DXMUX_6445
    );
  LED_flash_cnt_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X27Y13"
    )
    port map (
      I0 => LED_flash_cnt_2_CYINIT_6442,
      I1 => LED_flash_cnt_2_F,
      O => LED_flash_cnt_2_XORF_6443
    );
  LED_flash_cnt_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X27Y13"
    )
    port map (
      IA => LED_flash_cnt_2_LOGIC_ZERO_6416,
      IB => LED_flash_cnt_2_CYINIT_6442,
      SEL => LED_flash_cnt_2_CYSELF_6422,
      O => Mcount_LED_flash_cnt_cy_2_Q
    );
  LED_flash_cnt_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y13"
    )
    port map (
      IA => LED_flash_cnt_2_LOGIC_ZERO_6416,
      IB => LED_flash_cnt_2_LOGIC_ZERO_6416,
      SEL => LED_flash_cnt_2_CYSELF_6422,
      O => LED_flash_cnt_2_CYMUXF2_6417
    );
  LED_flash_cnt_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X27Y13",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_LED_flash_cnt_cy_1_Q,
      O => LED_flash_cnt_2_CYINIT_6442
    );
  LED_flash_cnt_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y13",
      PATHPULSE => 638 ps
    )
    port map (
      I => LED_flash_cnt_2_F,
      O => LED_flash_cnt_2_CYSELF_6422
    );
  LED_flash_cnt_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y13",
      PATHPULSE => 638 ps
    )
    port map (
      I => LED_flash_cnt_2_XORG_6424,
      O => LED_flash_cnt_2_DYMUX_6426
    );
  LED_flash_cnt_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X27Y13"
    )
    port map (
      I0 => Mcount_LED_flash_cnt_cy_2_Q,
      I1 => LED_flash_cnt_2_G,
      O => LED_flash_cnt_2_XORG_6424
    );
  LED_flash_cnt_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y13",
      PATHPULSE => 638 ps
    )
    port map (
      I => LED_flash_cnt_2_CYMUXFAST_6421,
      O => Mcount_LED_flash_cnt_cy_3_Q
    );
  LED_flash_cnt_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X27Y13",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_LED_flash_cnt_cy_1_Q,
      O => LED_flash_cnt_2_FASTCARRY_6419
    );
  LED_flash_cnt_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X27Y13"
    )
    port map (
      I0 => LED_flash_cnt_2_CYSELG_6407,
      I1 => LED_flash_cnt_2_CYSELF_6422,
      O => LED_flash_cnt_2_CYAND_6420
    );
  LED_flash_cnt_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X27Y13"
    )
    port map (
      IA => LED_flash_cnt_2_CYMUXG2_6418,
      IB => LED_flash_cnt_2_FASTCARRY_6419,
      SEL => LED_flash_cnt_2_CYAND_6420,
      O => LED_flash_cnt_2_CYMUXFAST_6421
    );
  LED_flash_cnt_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y13"
    )
    port map (
      IA => LED_flash_cnt_2_LOGIC_ZERO_6416,
      IB => LED_flash_cnt_2_CYMUXF2_6417,
      SEL => LED_flash_cnt_2_CYSELG_6407,
      O => LED_flash_cnt_2_CYMUXG2_6418
    );
  LED_flash_cnt_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y13",
      PATHPULSE => 638 ps
    )
    port map (
      I => LED_flash_cnt_2_G,
      O => LED_flash_cnt_2_CYSELG_6407
    );
  LED_flash_cnt_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y13",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => LED_flash_cnt_2_SRINV_6405
    );
  LED_flash_cnt_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y13",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => LED_flash_cnt_2_CLKINV_6404
    );
  LED_flash_cnt_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X27Y14"
    )
    port map (
      O => LED_flash_cnt_4_LOGIC_ZERO_6472
    );
  LED_flash_cnt_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => LED_flash_cnt_4_XORF_6499,
      O => LED_flash_cnt_4_DXMUX_6501
    );
  LED_flash_cnt_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X27Y14"
    )
    port map (
      I0 => LED_flash_cnt_4_CYINIT_6498,
      I1 => LED_flash_cnt_4_F,
      O => LED_flash_cnt_4_XORF_6499
    );
  LED_flash_cnt_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X27Y14"
    )
    port map (
      IA => LED_flash_cnt_4_LOGIC_ZERO_6472,
      IB => LED_flash_cnt_4_CYINIT_6498,
      SEL => LED_flash_cnt_4_CYSELF_6478,
      O => Mcount_LED_flash_cnt_cy_4_Q
    );
  LED_flash_cnt_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y14"
    )
    port map (
      IA => LED_flash_cnt_4_LOGIC_ZERO_6472,
      IB => LED_flash_cnt_4_LOGIC_ZERO_6472,
      SEL => LED_flash_cnt_4_CYSELF_6478,
      O => LED_flash_cnt_4_CYMUXF2_6473
    );
  LED_flash_cnt_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X27Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_LED_flash_cnt_cy_3_Q,
      O => LED_flash_cnt_4_CYINIT_6498
    );
  LED_flash_cnt_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => LED_flash_cnt_4_F,
      O => LED_flash_cnt_4_CYSELF_6478
    );
  LED_flash_cnt_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => LED_flash_cnt_4_XORG_6480,
      O => LED_flash_cnt_4_DYMUX_6482
    );
  LED_flash_cnt_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X27Y14"
    )
    port map (
      I0 => Mcount_LED_flash_cnt_cy_4_Q,
      I1 => LED_flash_cnt_4_G,
      O => LED_flash_cnt_4_XORG_6480
    );
  LED_flash_cnt_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => LED_flash_cnt_4_CYMUXFAST_6477,
      O => Mcount_LED_flash_cnt_cy_5_Q
    );
  LED_flash_cnt_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X27Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_LED_flash_cnt_cy_3_Q,
      O => LED_flash_cnt_4_FASTCARRY_6475
    );
  LED_flash_cnt_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X27Y14"
    )
    port map (
      I0 => LED_flash_cnt_4_CYSELG_6463,
      I1 => LED_flash_cnt_4_CYSELF_6478,
      O => LED_flash_cnt_4_CYAND_6476
    );
  LED_flash_cnt_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X27Y14"
    )
    port map (
      IA => LED_flash_cnt_4_CYMUXG2_6474,
      IB => LED_flash_cnt_4_FASTCARRY_6475,
      SEL => LED_flash_cnt_4_CYAND_6476,
      O => LED_flash_cnt_4_CYMUXFAST_6477
    );
  LED_flash_cnt_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y14"
    )
    port map (
      IA => LED_flash_cnt_4_LOGIC_ZERO_6472,
      IB => LED_flash_cnt_4_CYMUXF2_6473,
      SEL => LED_flash_cnt_4_CYSELG_6463,
      O => LED_flash_cnt_4_CYMUXG2_6474
    );
  LED_flash_cnt_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => LED_flash_cnt_4_G,
      O => LED_flash_cnt_4_CYSELG_6463
    );
  LED_flash_cnt_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => LED_flash_cnt_4_SRINV_6461
    );
  LED_flash_cnt_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => LED_flash_cnt_4_CLKINV_6460
    );
  LED_flash_cnt_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X27Y15"
    )
    port map (
      O => LED_flash_cnt_6_LOGIC_ZERO_6528
    );
  LED_flash_cnt_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y15",
      PATHPULSE => 638 ps
    )
    port map (
      I => LED_flash_cnt_6_XORF_6555,
      O => LED_flash_cnt_6_DXMUX_6557
    );
  LED_flash_cnt_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X27Y15"
    )
    port map (
      I0 => LED_flash_cnt_6_CYINIT_6554,
      I1 => LED_flash_cnt_6_F,
      O => LED_flash_cnt_6_XORF_6555
    );
  LED_flash_cnt_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X27Y15"
    )
    port map (
      IA => LED_flash_cnt_6_LOGIC_ZERO_6528,
      IB => LED_flash_cnt_6_CYINIT_6554,
      SEL => LED_flash_cnt_6_CYSELF_6534,
      O => Mcount_LED_flash_cnt_cy_6_Q
    );
  LED_flash_cnt_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y15"
    )
    port map (
      IA => LED_flash_cnt_6_LOGIC_ZERO_6528,
      IB => LED_flash_cnt_6_LOGIC_ZERO_6528,
      SEL => LED_flash_cnt_6_CYSELF_6534,
      O => LED_flash_cnt_6_CYMUXF2_6529
    );
  LED_flash_cnt_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X27Y15",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_LED_flash_cnt_cy_5_Q,
      O => LED_flash_cnt_6_CYINIT_6554
    );
  LED_flash_cnt_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y15",
      PATHPULSE => 638 ps
    )
    port map (
      I => LED_flash_cnt_6_F,
      O => LED_flash_cnt_6_CYSELF_6534
    );
  LED_flash_cnt_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y15",
      PATHPULSE => 638 ps
    )
    port map (
      I => LED_flash_cnt_6_XORG_6536,
      O => LED_flash_cnt_6_DYMUX_6538
    );
  LED_flash_cnt_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X27Y15"
    )
    port map (
      I0 => Mcount_LED_flash_cnt_cy_6_Q,
      I1 => LED_flash_cnt_6_G,
      O => LED_flash_cnt_6_XORG_6536
    );
  LED_flash_cnt_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X27Y15",
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcount_LED_flash_cnt_cy_5_Q,
      O => LED_flash_cnt_6_FASTCARRY_6531
    );
  LED_flash_cnt_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X27Y15"
    )
    port map (
      I0 => LED_flash_cnt_6_CYSELG_6519,
      I1 => LED_flash_cnt_6_CYSELF_6534,
      O => LED_flash_cnt_6_CYAND_6532
    );
  LED_flash_cnt_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X27Y15"
    )
    port map (
      IA => LED_flash_cnt_6_CYMUXG2_6530,
      IB => LED_flash_cnt_6_FASTCARRY_6531,
      SEL => LED_flash_cnt_6_CYAND_6532,
      O => LED_flash_cnt_6_CYMUXFAST_6533
    );
  LED_flash_cnt_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y15"
    )
    port map (
      IA => LED_flash_cnt_6_LOGIC_ZERO_6528,
      IB => LED_flash_cnt_6_CYMUXF2_6529,
      SEL => LED_flash_cnt_6_CYSELG_6519,
      O => LED_flash_cnt_6_CYMUXG2_6530
    );
  LED_flash_cnt_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y15",
      PATHPULSE => 638 ps
    )
    port map (
      I => LED_flash_cnt_6_G,
      O => LED_flash_cnt_6_CYSELG_6519
    );
  LED_flash_cnt_6_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y15",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => LED_flash_cnt_6_SRINV_6517
    );
  LED_flash_cnt_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y15",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => LED_flash_cnt_6_CLKINV_6516
    );
  LED_flash_cnt_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X27Y16"
    )
    port map (
      O => LED_flash_cnt_8_LOGIC_ZERO_6603
    );
  LED_flash_cnt_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y16",
      PATHPULSE => 638 ps
    )
    port map (
      I => LED_flash_cnt_8_XORF_6604,
      O => LED_flash_cnt_8_DXMUX_6606
    );
  LED_flash_cnt_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X27Y16"
    )
    port map (
      I0 => LED_flash_cnt_8_CYINIT_6602,
      I1 => LED_flash_cnt_8_F,
      O => LED_flash_cnt_8_XORF_6604
    );
  LED_flash_cnt_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X27Y16"
    )
    port map (
      IA => LED_flash_cnt_8_LOGIC_ZERO_6603,
      IB => LED_flash_cnt_8_CYINIT_6602,
      SEL => LED_flash_cnt_8_CYSELF_6593,
      O => Mcount_LED_flash_cnt_cy_8_Q
    );
  LED_flash_cnt_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X27Y16",
      PATHPULSE => 638 ps
    )
    port map (
      I => LED_flash_cnt_6_CYMUXFAST_6533,
      O => LED_flash_cnt_8_CYINIT_6602
    );
  LED_flash_cnt_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y16",
      PATHPULSE => 638 ps
    )
    port map (
      I => LED_flash_cnt_8_F,
      O => LED_flash_cnt_8_CYSELF_6593
    );
  LED_flash_cnt_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y16",
      PATHPULSE => 638 ps
    )
    port map (
      I => LED_flash_cnt_8_XORG_6583,
      O => LED_flash_cnt_8_DYMUX_6585
    );
  LED_flash_cnt_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X27Y16"
    )
    port map (
      I0 => Mcount_LED_flash_cnt_cy_8_Q,
      I1 => LED_flash_cnt_9_rt_6580,
      O => LED_flash_cnt_8_XORG_6583
    );
  LED_flash_cnt_8_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y16",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => LED_flash_cnt_8_SRINV_6572
    );
  LED_flash_cnt_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y16",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => LED_flash_cnt_8_CLKINV_6571
    );
  state_cmp_eq0000_wg_cy_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X27Y21"
    )
    port map (
      O => state_cmp_eq0000_wg_cy_1_LOGIC_ZERO_6630
    );
  state_cmp_eq0000_wg_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X27Y21"
    )
    port map (
      IA => state_cmp_eq0000_wg_cy_1_LOGIC_ZERO_6630,
      IB => state_cmp_eq0000_wg_cy_1_CYINIT_6641,
      SEL => state_cmp_eq0000_wg_cy_1_CYSELF_6635,
      O => state_cmp_eq0000_wg_cy(0)
    );
  state_cmp_eq0000_wg_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X27Y21",
      PATHPULSE => 638 ps
    )
    port map (
      I => state_cmp_eq0000_wg_cy_1_BXINV_6633,
      O => state_cmp_eq0000_wg_cy_1_CYINIT_6641
    );
  state_cmp_eq0000_wg_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y21",
      PATHPULSE => 638 ps
    )
    port map (
      I => state_cmp_eq0000_wg_lut(0),
      O => state_cmp_eq0000_wg_cy_1_CYSELF_6635
    );
  state_cmp_eq0000_wg_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y21",
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => state_cmp_eq0000_wg_cy_1_BXINV_6633
    );
  state_cmp_eq0000_wg_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X27Y21"
    )
    port map (
      IA => state_cmp_eq0000_wg_cy_1_LOGIC_ZERO_6630,
      IB => state_cmp_eq0000_wg_cy(0),
      SEL => state_cmp_eq0000_wg_cy_1_CYSELG_6624,
      O => state_cmp_eq0000_wg_cy_1_CYMUXG_6632
    );
  state_cmp_eq0000_wg_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y21",
      PATHPULSE => 638 ps
    )
    port map (
      I => state_cmp_eq0000_wg_lut(1),
      O => state_cmp_eq0000_wg_cy_1_CYSELG_6624
    );
  state_cmp_eq0000_wg_cy_3_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X27Y22"
    )
    port map (
      O => state_cmp_eq0000_wg_cy_3_LOGIC_ZERO_6659
    );
  state_cmp_eq0000_wg_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y22"
    )
    port map (
      IA => state_cmp_eq0000_wg_cy_3_LOGIC_ZERO_6659,
      IB => state_cmp_eq0000_wg_cy_3_LOGIC_ZERO_6659,
      SEL => state_cmp_eq0000_wg_cy_3_CYSELF_6665,
      O => state_cmp_eq0000_wg_cy_3_CYMUXF2_6660
    );
  state_cmp_eq0000_wg_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y22",
      PATHPULSE => 638 ps
    )
    port map (
      I => state_cmp_eq0000_wg_lut(2),
      O => state_cmp_eq0000_wg_cy_3_CYSELF_6665
    );
  state_cmp_eq0000_wg_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X27Y22",
      PATHPULSE => 638 ps
    )
    port map (
      I => state_cmp_eq0000_wg_cy_1_CYMUXG_6632,
      O => state_cmp_eq0000_wg_cy_3_FASTCARRY_6662
    );
  state_cmp_eq0000_wg_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X27Y22"
    )
    port map (
      I0 => state_cmp_eq0000_wg_cy_3_CYSELG_6653,
      I1 => state_cmp_eq0000_wg_cy_3_CYSELF_6665,
      O => state_cmp_eq0000_wg_cy_3_CYAND_6663
    );
  state_cmp_eq0000_wg_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X27Y22"
    )
    port map (
      IA => state_cmp_eq0000_wg_cy_3_CYMUXG2_6661,
      IB => state_cmp_eq0000_wg_cy_3_FASTCARRY_6662,
      SEL => state_cmp_eq0000_wg_cy_3_CYAND_6663,
      O => state_cmp_eq0000_wg_cy_3_CYMUXFAST_6664
    );
  state_cmp_eq0000_wg_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y22"
    )
    port map (
      IA => state_cmp_eq0000_wg_cy_3_LOGIC_ZERO_6659,
      IB => state_cmp_eq0000_wg_cy_3_CYMUXF2_6660,
      SEL => state_cmp_eq0000_wg_cy_3_CYSELG_6653,
      O => state_cmp_eq0000_wg_cy_3_CYMUXG2_6661
    );
  state_cmp_eq0000_wg_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y22",
      PATHPULSE => 638 ps
    )
    port map (
      I => state_cmp_eq0000_wg_lut(3),
      O => state_cmp_eq0000_wg_cy_3_CYSELG_6653
    );
  state_cmp_eq0000_wg_cy_5_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X27Y23"
    )
    port map (
      O => state_cmp_eq0000_wg_cy_5_LOGIC_ZERO_6689
    );
  state_cmp_eq0000_wg_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y23"
    )
    port map (
      IA => state_cmp_eq0000_wg_cy_5_LOGIC_ZERO_6689,
      IB => state_cmp_eq0000_wg_cy_5_LOGIC_ZERO_6689,
      SEL => state_cmp_eq0000_wg_cy_5_CYSELF_6695,
      O => state_cmp_eq0000_wg_cy_5_CYMUXF2_6690
    );
  state_cmp_eq0000_wg_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y23",
      PATHPULSE => 638 ps
    )
    port map (
      I => state_cmp_eq0000_wg_lut(4),
      O => state_cmp_eq0000_wg_cy_5_CYSELF_6695
    );
  state_cmp_eq0000_wg_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X27Y23",
      PATHPULSE => 638 ps
    )
    port map (
      I => state_cmp_eq0000_wg_cy_3_CYMUXFAST_6664,
      O => state_cmp_eq0000_wg_cy_5_FASTCARRY_6692
    );
  state_cmp_eq0000_wg_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X27Y23"
    )
    port map (
      I0 => state_cmp_eq0000_wg_cy_5_CYSELG_6683,
      I1 => state_cmp_eq0000_wg_cy_5_CYSELF_6695,
      O => state_cmp_eq0000_wg_cy_5_CYAND_6693
    );
  state_cmp_eq0000_wg_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X27Y23"
    )
    port map (
      IA => state_cmp_eq0000_wg_cy_5_CYMUXG2_6691,
      IB => state_cmp_eq0000_wg_cy_5_FASTCARRY_6692,
      SEL => state_cmp_eq0000_wg_cy_5_CYAND_6693,
      O => state_cmp_eq0000_wg_cy_5_CYMUXFAST_6694
    );
  state_cmp_eq0000_wg_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y23"
    )
    port map (
      IA => state_cmp_eq0000_wg_cy_5_LOGIC_ZERO_6689,
      IB => state_cmp_eq0000_wg_cy_5_CYMUXF2_6690,
      SEL => state_cmp_eq0000_wg_cy_5_CYSELG_6683,
      O => state_cmp_eq0000_wg_cy_5_CYMUXG2_6691
    );
  state_cmp_eq0000_wg_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y23",
      PATHPULSE => 638 ps
    )
    port map (
      I => state_cmp_eq0000_wg_lut(5),
      O => state_cmp_eq0000_wg_cy_5_CYSELG_6683
    );
  state_cmp_eq0000_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X27Y24"
    )
    port map (
      O => state_cmp_eq0000_LOGIC_ZERO_6719
    );
  state_cmp_eq0000_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y24"
    )
    port map (
      IA => state_cmp_eq0000_LOGIC_ZERO_6719,
      IB => state_cmp_eq0000_LOGIC_ZERO_6719,
      SEL => state_cmp_eq0000_CYSELF_6725,
      O => state_cmp_eq0000_CYMUXF2_6720
    );
  state_cmp_eq0000_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y24",
      PATHPULSE => 638 ps
    )
    port map (
      I => state_cmp_eq0000_wg_lut(6),
      O => state_cmp_eq0000_CYSELF_6725
    );
  state_cmp_eq0000_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y24",
      PATHPULSE => 638 ps
    )
    port map (
      I => state_cmp_eq0000_CYMUXFAST_6724,
      O => state_cmp_eq0000
    );
  state_cmp_eq0000_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X27Y24",
      PATHPULSE => 638 ps
    )
    port map (
      I => state_cmp_eq0000_wg_cy_5_CYMUXFAST_6694,
      O => state_cmp_eq0000_FASTCARRY_6722
    );
  state_cmp_eq0000_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X27Y24"
    )
    port map (
      I0 => state_cmp_eq0000_CYSELG_6713,
      I1 => state_cmp_eq0000_CYSELF_6725,
      O => state_cmp_eq0000_CYAND_6723
    );
  state_cmp_eq0000_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X27Y24"
    )
    port map (
      IA => state_cmp_eq0000_CYMUXG2_6721,
      IB => state_cmp_eq0000_FASTCARRY_6722,
      SEL => state_cmp_eq0000_CYAND_6723,
      O => state_cmp_eq0000_CYMUXFAST_6724
    );
  state_cmp_eq0000_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y24"
    )
    port map (
      IA => state_cmp_eq0000_LOGIC_ZERO_6719,
      IB => state_cmp_eq0000_CYMUXF2_6720,
      SEL => state_cmp_eq0000_CYSELG_6713,
      O => state_cmp_eq0000_CYMUXG2_6721
    );
  state_cmp_eq0000_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y24",
      PATHPULSE => 638 ps
    )
    port map (
      I => state_cmp_eq0000_wg_lut(7),
      O => state_cmp_eq0000_CYSELG_6713
    );
  trivium_count_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X25Y0"
    )
    port map (
      O => trivium_count_0_LOGIC_ZERO_6754
    );
  trivium_count_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X25Y0"
    )
    port map (
      O => trivium_count_0_LOGIC_ONE_6779
    );
  trivium_count_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_0_XORF_6780,
      O => trivium_count_0_DXMUX_6782
    );
  trivium_count_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X25Y0"
    )
    port map (
      I0 => trivium_count_0_CYINIT_6778,
      I1 => trivium_Mcount_count_lut(0),
      O => trivium_count_0_XORF_6780
    );
  trivium_count_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y0"
    )
    port map (
      IA => trivium_count_0_LOGIC_ONE_6779,
      IB => trivium_count_0_CYINIT_6778,
      SEL => trivium_count_0_CYSELF_6769,
      O => trivium_Mcount_count_cy_0_Q
    );
  trivium_count_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_0_BXINV_6767,
      O => trivium_count_0_CYINIT_6778
    );
  trivium_count_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count_lut(0),
      O => trivium_count_0_CYSELF_6769
    );
  trivium_count_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => '0',
      O => trivium_count_0_BXINV_6767
    );
  trivium_count_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_0_XORG_6757,
      O => trivium_count_0_DYMUX_6759
    );
  trivium_count_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X25Y0"
    )
    port map (
      I0 => trivium_Mcount_count_cy_0_Q,
      I1 => trivium_count_0_G,
      O => trivium_count_0_XORG_6757
    );
  trivium_count_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_0_CYMUXG_6756,
      O => trivium_Mcount_count_cy_1_Q
    );
  trivium_count_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X25Y0"
    )
    port map (
      IA => trivium_count_0_LOGIC_ZERO_6754,
      IB => trivium_Mcount_count_cy_0_Q,
      SEL => trivium_count_0_CYSELG_6745,
      O => trivium_count_0_CYMUXG_6756
    );
  trivium_count_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_0_G,
      O => trivium_count_0_CYSELG_6745
    );
  trivium_count_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivium_count_0_SRINV_6743
    );
  trivium_count_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_count_0_CLKINV_6742
    );
  trivium_count_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_not0001_0,
      O => trivium_count_0_CEINV_6741
    );
  trivium_count_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X25Y1"
    )
    port map (
      O => trivium_count_2_LOGIC_ZERO_6811
    );
  trivium_count_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_2_XORF_6839,
      O => trivium_count_2_DXMUX_6841
    );
  trivium_count_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X25Y1"
    )
    port map (
      I0 => trivium_count_2_CYINIT_6838,
      I1 => trivium_count_2_F,
      O => trivium_count_2_XORF_6839
    );
  trivium_count_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y1"
    )
    port map (
      IA => trivium_count_2_LOGIC_ZERO_6811,
      IB => trivium_count_2_CYINIT_6838,
      SEL => trivium_count_2_CYSELF_6817,
      O => trivium_Mcount_count_cy_2_Q
    );
  trivium_count_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y1"
    )
    port map (
      IA => trivium_count_2_LOGIC_ZERO_6811,
      IB => trivium_count_2_LOGIC_ZERO_6811,
      SEL => trivium_count_2_CYSELF_6817,
      O => trivium_count_2_CYMUXF2_6812
    );
  trivium_count_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count_cy_1_Q,
      O => trivium_count_2_CYINIT_6838
    );
  trivium_count_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_2_F,
      O => trivium_count_2_CYSELF_6817
    );
  trivium_count_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_2_XORG_6819,
      O => trivium_count_2_DYMUX_6821
    );
  trivium_count_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X25Y1"
    )
    port map (
      I0 => trivium_Mcount_count_cy_2_Q,
      I1 => trivium_count_2_G,
      O => trivium_count_2_XORG_6819
    );
  trivium_count_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_2_CYMUXFAST_6816,
      O => trivium_Mcount_count_cy_3_Q
    );
  trivium_count_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X25Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count_cy_1_Q,
      O => trivium_count_2_FASTCARRY_6814
    );
  trivium_count_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X25Y1"
    )
    port map (
      I0 => trivium_count_2_CYSELG_6802,
      I1 => trivium_count_2_CYSELF_6817,
      O => trivium_count_2_CYAND_6815
    );
  trivium_count_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X25Y1"
    )
    port map (
      IA => trivium_count_2_CYMUXG2_6813,
      IB => trivium_count_2_FASTCARRY_6814,
      SEL => trivium_count_2_CYAND_6815,
      O => trivium_count_2_CYMUXFAST_6816
    );
  trivium_count_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y1"
    )
    port map (
      IA => trivium_count_2_LOGIC_ZERO_6811,
      IB => trivium_count_2_CYMUXF2_6812,
      SEL => trivium_count_2_CYSELG_6802,
      O => trivium_count_2_CYMUXG2_6813
    );
  trivium_count_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_2_G,
      O => trivium_count_2_CYSELG_6802
    );
  trivium_count_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivium_count_2_SRINV_6800
    );
  trivium_count_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_count_2_CLKINV_6799
    );
  trivium_count_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_not0001_0,
      O => trivium_count_2_CEINV_6798
    );
  trivium_count_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X25Y2"
    )
    port map (
      O => trivium_count_4_LOGIC_ZERO_6871
    );
  trivium_count_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_4_XORF_6899,
      O => trivium_count_4_DXMUX_6901
    );
  trivium_count_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X25Y2"
    )
    port map (
      I0 => trivium_count_4_CYINIT_6898,
      I1 => trivium_count_4_F,
      O => trivium_count_4_XORF_6899
    );
  trivium_count_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y2"
    )
    port map (
      IA => trivium_count_4_LOGIC_ZERO_6871,
      IB => trivium_count_4_CYINIT_6898,
      SEL => trivium_count_4_CYSELF_6877,
      O => trivium_Mcount_count_cy_4_Q
    );
  trivium_count_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y2"
    )
    port map (
      IA => trivium_count_4_LOGIC_ZERO_6871,
      IB => trivium_count_4_LOGIC_ZERO_6871,
      SEL => trivium_count_4_CYSELF_6877,
      O => trivium_count_4_CYMUXF2_6872
    );
  trivium_count_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count_cy_3_Q,
      O => trivium_count_4_CYINIT_6898
    );
  trivium_count_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_4_F,
      O => trivium_count_4_CYSELF_6877
    );
  trivium_count_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_4_XORG_6879,
      O => trivium_count_4_DYMUX_6881
    );
  trivium_count_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X25Y2"
    )
    port map (
      I0 => trivium_Mcount_count_cy_4_Q,
      I1 => trivium_count_4_G,
      O => trivium_count_4_XORG_6879
    );
  trivium_count_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_4_CYMUXFAST_6876,
      O => trivium_Mcount_count_cy_5_Q
    );
  trivium_count_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X25Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count_cy_3_Q,
      O => trivium_count_4_FASTCARRY_6874
    );
  trivium_count_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X25Y2"
    )
    port map (
      I0 => trivium_count_4_CYSELG_6862,
      I1 => trivium_count_4_CYSELF_6877,
      O => trivium_count_4_CYAND_6875
    );
  trivium_count_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X25Y2"
    )
    port map (
      IA => trivium_count_4_CYMUXG2_6873,
      IB => trivium_count_4_FASTCARRY_6874,
      SEL => trivium_count_4_CYAND_6875,
      O => trivium_count_4_CYMUXFAST_6876
    );
  trivium_count_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y2"
    )
    port map (
      IA => trivium_count_4_LOGIC_ZERO_6871,
      IB => trivium_count_4_CYMUXF2_6872,
      SEL => trivium_count_4_CYSELG_6862,
      O => trivium_count_4_CYMUXG2_6873
    );
  trivium_count_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_4_G,
      O => trivium_count_4_CYSELG_6862
    );
  trivium_count_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivium_count_4_SRINV_6860
    );
  trivium_count_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_count_4_CLKINV_6859
    );
  trivium_count_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_not0001_0,
      O => trivium_count_4_CEINV_6858
    );
  trivium_count_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X25Y3"
    )
    port map (
      O => trivium_count_6_LOGIC_ZERO_6931
    );
  trivium_count_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_6_XORF_6959,
      O => trivium_count_6_DXMUX_6961
    );
  trivium_count_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X25Y3"
    )
    port map (
      I0 => trivium_count_6_CYINIT_6958,
      I1 => trivium_count_6_F,
      O => trivium_count_6_XORF_6959
    );
  trivium_count_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y3"
    )
    port map (
      IA => trivium_count_6_LOGIC_ZERO_6931,
      IB => trivium_count_6_CYINIT_6958,
      SEL => trivium_count_6_CYSELF_6937,
      O => trivium_Mcount_count_cy_6_Q
    );
  trivium_count_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y3"
    )
    port map (
      IA => trivium_count_6_LOGIC_ZERO_6931,
      IB => trivium_count_6_LOGIC_ZERO_6931,
      SEL => trivium_count_6_CYSELF_6937,
      O => trivium_count_6_CYMUXF2_6932
    );
  trivium_count_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count_cy_5_Q,
      O => trivium_count_6_CYINIT_6958
    );
  trivium_count_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_6_F,
      O => trivium_count_6_CYSELF_6937
    );
  trivium_count_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_6_XORG_6939,
      O => trivium_count_6_DYMUX_6941
    );
  trivium_count_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X25Y3"
    )
    port map (
      I0 => trivium_Mcount_count_cy_6_Q,
      I1 => trivium_count_6_G,
      O => trivium_count_6_XORG_6939
    );
  trivium_count_6_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_6_CYMUXFAST_6936,
      O => trivium_Mcount_count_cy_7_Q
    );
  trivium_count_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X25Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count_cy_5_Q,
      O => trivium_count_6_FASTCARRY_6934
    );
  trivium_count_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X25Y3"
    )
    port map (
      I0 => trivium_count_6_CYSELG_6922,
      I1 => trivium_count_6_CYSELF_6937,
      O => trivium_count_6_CYAND_6935
    );
  trivium_count_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X25Y3"
    )
    port map (
      IA => trivium_count_6_CYMUXG2_6933,
      IB => trivium_count_6_FASTCARRY_6934,
      SEL => trivium_count_6_CYAND_6935,
      O => trivium_count_6_CYMUXFAST_6936
    );
  trivium_count_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y3"
    )
    port map (
      IA => trivium_count_6_LOGIC_ZERO_6931,
      IB => trivium_count_6_CYMUXF2_6932,
      SEL => trivium_count_6_CYSELG_6922,
      O => trivium_count_6_CYMUXG2_6933
    );
  trivium_count_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_6_G,
      O => trivium_count_6_CYSELG_6922
    );
  trivium_count_6_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivium_count_6_SRINV_6920
    );
  trivium_count_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_count_6_CLKINV_6919
    );
  trivium_count_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_not0001_0,
      O => trivium_count_6_CEINV_6918
    );
  trivium_count_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X25Y4"
    )
    port map (
      O => trivium_count_8_LOGIC_ZERO_6991
    );
  trivium_count_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y4",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_8_XORF_7019,
      O => trivium_count_8_DXMUX_7021
    );
  trivium_count_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X25Y4"
    )
    port map (
      I0 => trivium_count_8_CYINIT_7018,
      I1 => trivium_count_8_F,
      O => trivium_count_8_XORF_7019
    );
  trivium_count_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y4"
    )
    port map (
      IA => trivium_count_8_LOGIC_ZERO_6991,
      IB => trivium_count_8_CYINIT_7018,
      SEL => trivium_count_8_CYSELF_6997,
      O => trivium_Mcount_count_cy_8_Q
    );
  trivium_count_8_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y4"
    )
    port map (
      IA => trivium_count_8_LOGIC_ZERO_6991,
      IB => trivium_count_8_LOGIC_ZERO_6991,
      SEL => trivium_count_8_CYSELF_6997,
      O => trivium_count_8_CYMUXF2_6992
    );
  trivium_count_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y4",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count_cy_7_Q,
      O => trivium_count_8_CYINIT_7018
    );
  trivium_count_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y4",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_8_F,
      O => trivium_count_8_CYSELF_6997
    );
  trivium_count_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y4",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_8_XORG_6999,
      O => trivium_count_8_DYMUX_7001
    );
  trivium_count_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X25Y4"
    )
    port map (
      I0 => trivium_Mcount_count_cy_8_Q,
      I1 => trivium_count_8_G,
      O => trivium_count_8_XORG_6999
    );
  trivium_count_8_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y4",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_8_CYMUXFAST_6996,
      O => trivium_Mcount_count_cy_9_Q
    );
  trivium_count_8_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X25Y4",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count_cy_7_Q,
      O => trivium_count_8_FASTCARRY_6994
    );
  trivium_count_8_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X25Y4"
    )
    port map (
      I0 => trivium_count_8_CYSELG_6982,
      I1 => trivium_count_8_CYSELF_6997,
      O => trivium_count_8_CYAND_6995
    );
  trivium_count_8_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X25Y4"
    )
    port map (
      IA => trivium_count_8_CYMUXG2_6993,
      IB => trivium_count_8_FASTCARRY_6994,
      SEL => trivium_count_8_CYAND_6995,
      O => trivium_count_8_CYMUXFAST_6996
    );
  trivium_count_8_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y4"
    )
    port map (
      IA => trivium_count_8_LOGIC_ZERO_6991,
      IB => trivium_count_8_CYMUXF2_6992,
      SEL => trivium_count_8_CYSELG_6982,
      O => trivium_count_8_CYMUXG2_6993
    );
  trivium_count_8_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y4",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_8_G,
      O => trivium_count_8_CYSELG_6982
    );
  trivium_count_8_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y4",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivium_count_8_SRINV_6980
    );
  trivium_count_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y4",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_count_8_CLKINV_6979
    );
  trivium_count_8_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y4",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_not0001_0,
      O => trivium_count_8_CEINV_6978
    );
  trivium_count_10_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X25Y5"
    )
    port map (
      O => trivium_count_10_LOGIC_ZERO_7051
    );
  trivium_count_10_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y5",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_10_XORF_7079,
      O => trivium_count_10_DXMUX_7081
    );
  trivium_count_10_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X25Y5"
    )
    port map (
      I0 => trivium_count_10_CYINIT_7078,
      I1 => trivium_count_10_F,
      O => trivium_count_10_XORF_7079
    );
  trivium_count_10_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y5"
    )
    port map (
      IA => trivium_count_10_LOGIC_ZERO_7051,
      IB => trivium_count_10_CYINIT_7078,
      SEL => trivium_count_10_CYSELF_7057,
      O => trivium_Mcount_count_cy_10_Q
    );
  trivium_count_10_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y5"
    )
    port map (
      IA => trivium_count_10_LOGIC_ZERO_7051,
      IB => trivium_count_10_LOGIC_ZERO_7051,
      SEL => trivium_count_10_CYSELF_7057,
      O => trivium_count_10_CYMUXF2_7052
    );
  trivium_count_10_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y5",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count_cy_9_Q,
      O => trivium_count_10_CYINIT_7078
    );
  trivium_count_10_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y5",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_10_F,
      O => trivium_count_10_CYSELF_7057
    );
  trivium_count_10_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y5",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_10_XORG_7059,
      O => trivium_count_10_DYMUX_7061
    );
  trivium_count_10_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X25Y5"
    )
    port map (
      I0 => trivium_Mcount_count_cy_10_Q,
      I1 => trivium_count_10_G,
      O => trivium_count_10_XORG_7059
    );
  trivium_count_10_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y5",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_10_CYMUXFAST_7056,
      O => trivium_Mcount_count_cy_11_Q
    );
  trivium_count_10_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X25Y5",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count_cy_9_Q,
      O => trivium_count_10_FASTCARRY_7054
    );
  trivium_count_10_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X25Y5"
    )
    port map (
      I0 => trivium_count_10_CYSELG_7042,
      I1 => trivium_count_10_CYSELF_7057,
      O => trivium_count_10_CYAND_7055
    );
  trivium_count_10_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X25Y5"
    )
    port map (
      IA => trivium_count_10_CYMUXG2_7053,
      IB => trivium_count_10_FASTCARRY_7054,
      SEL => trivium_count_10_CYAND_7055,
      O => trivium_count_10_CYMUXFAST_7056
    );
  trivium_count_10_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y5"
    )
    port map (
      IA => trivium_count_10_LOGIC_ZERO_7051,
      IB => trivium_count_10_CYMUXF2_7052,
      SEL => trivium_count_10_CYSELG_7042,
      O => trivium_count_10_CYMUXG2_7053
    );
  trivium_count_10_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y5",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_10_G,
      O => trivium_count_10_CYSELG_7042
    );
  trivium_count_10_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y5",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivium_count_10_SRINV_7040
    );
  trivium_count_10_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y5",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_count_10_CLKINV_7039
    );
  trivium_count_10_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y5",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_not0001_0,
      O => trivium_count_10_CEINV_7038
    );
  trivium_count_12_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X25Y6"
    )
    port map (
      O => trivium_count_12_LOGIC_ZERO_7111
    );
  trivium_count_12_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y6",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_12_XORF_7139,
      O => trivium_count_12_DXMUX_7141
    );
  trivium_count_12_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X25Y6"
    )
    port map (
      I0 => trivium_count_12_CYINIT_7138,
      I1 => trivium_count_12_F,
      O => trivium_count_12_XORF_7139
    );
  trivium_count_12_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y6"
    )
    port map (
      IA => trivium_count_12_LOGIC_ZERO_7111,
      IB => trivium_count_12_CYINIT_7138,
      SEL => trivium_count_12_CYSELF_7117,
      O => trivium_Mcount_count_cy_12_Q
    );
  trivium_count_12_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y6"
    )
    port map (
      IA => trivium_count_12_LOGIC_ZERO_7111,
      IB => trivium_count_12_LOGIC_ZERO_7111,
      SEL => trivium_count_12_CYSELF_7117,
      O => trivium_count_12_CYMUXF2_7112
    );
  trivium_count_12_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y6",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count_cy_11_Q,
      O => trivium_count_12_CYINIT_7138
    );
  trivium_count_12_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y6",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_12_F,
      O => trivium_count_12_CYSELF_7117
    );
  trivium_count_12_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y6",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_12_XORG_7119,
      O => trivium_count_12_DYMUX_7121
    );
  trivium_count_12_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X25Y6"
    )
    port map (
      I0 => trivium_Mcount_count_cy_12_Q,
      I1 => trivium_count_12_G,
      O => trivium_count_12_XORG_7119
    );
  trivium_count_12_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y6",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_12_CYMUXFAST_7116,
      O => trivium_Mcount_count_cy_13_Q
    );
  trivium_count_12_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X25Y6",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count_cy_11_Q,
      O => trivium_count_12_FASTCARRY_7114
    );
  trivium_count_12_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X25Y6"
    )
    port map (
      I0 => trivium_count_12_CYSELG_7102,
      I1 => trivium_count_12_CYSELF_7117,
      O => trivium_count_12_CYAND_7115
    );
  trivium_count_12_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X25Y6"
    )
    port map (
      IA => trivium_count_12_CYMUXG2_7113,
      IB => trivium_count_12_FASTCARRY_7114,
      SEL => trivium_count_12_CYAND_7115,
      O => trivium_count_12_CYMUXFAST_7116
    );
  trivium_count_12_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y6"
    )
    port map (
      IA => trivium_count_12_LOGIC_ZERO_7111,
      IB => trivium_count_12_CYMUXF2_7112,
      SEL => trivium_count_12_CYSELG_7102,
      O => trivium_count_12_CYMUXG2_7113
    );
  trivium_count_12_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y6",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_12_G,
      O => trivium_count_12_CYSELG_7102
    );
  trivium_count_12_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y6",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivium_count_12_SRINV_7100
    );
  trivium_count_12_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y6",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_count_12_CLKINV_7099
    );
  trivium_count_12_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y6",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_not0001_0,
      O => trivium_count_12_CEINV_7098
    );
  trivium_count_14_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X25Y7"
    )
    port map (
      O => trivium_count_14_LOGIC_ZERO_7171
    );
  trivium_count_14_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y7",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_14_XORF_7199,
      O => trivium_count_14_DXMUX_7201
    );
  trivium_count_14_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X25Y7"
    )
    port map (
      I0 => trivium_count_14_CYINIT_7198,
      I1 => trivium_count_14_F,
      O => trivium_count_14_XORF_7199
    );
  trivium_count_14_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y7"
    )
    port map (
      IA => trivium_count_14_LOGIC_ZERO_7171,
      IB => trivium_count_14_CYINIT_7198,
      SEL => trivium_count_14_CYSELF_7177,
      O => trivium_Mcount_count_cy_14_Q
    );
  trivium_count_14_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y7"
    )
    port map (
      IA => trivium_count_14_LOGIC_ZERO_7171,
      IB => trivium_count_14_LOGIC_ZERO_7171,
      SEL => trivium_count_14_CYSELF_7177,
      O => trivium_count_14_CYMUXF2_7172
    );
  trivium_count_14_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y7",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count_cy_13_Q,
      O => trivium_count_14_CYINIT_7198
    );
  trivium_count_14_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y7",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_14_F,
      O => trivium_count_14_CYSELF_7177
    );
  trivium_count_14_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y7",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_14_XORG_7179,
      O => trivium_count_14_DYMUX_7181
    );
  trivium_count_14_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X25Y7"
    )
    port map (
      I0 => trivium_Mcount_count_cy_14_Q,
      I1 => trivium_count_14_G,
      O => trivium_count_14_XORG_7179
    );
  trivium_count_14_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y7",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_14_CYMUXFAST_7176,
      O => trivium_Mcount_count_cy_15_Q
    );
  trivium_count_14_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X25Y7",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count_cy_13_Q,
      O => trivium_count_14_FASTCARRY_7174
    );
  trivium_count_14_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X25Y7"
    )
    port map (
      I0 => trivium_count_14_CYSELG_7162,
      I1 => trivium_count_14_CYSELF_7177,
      O => trivium_count_14_CYAND_7175
    );
  trivium_count_14_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X25Y7"
    )
    port map (
      IA => trivium_count_14_CYMUXG2_7173,
      IB => trivium_count_14_FASTCARRY_7174,
      SEL => trivium_count_14_CYAND_7175,
      O => trivium_count_14_CYMUXFAST_7176
    );
  trivium_count_14_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y7"
    )
    port map (
      IA => trivium_count_14_LOGIC_ZERO_7171,
      IB => trivium_count_14_CYMUXF2_7172,
      SEL => trivium_count_14_CYSELG_7162,
      O => trivium_count_14_CYMUXG2_7173
    );
  trivium_count_14_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y7",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_14_G,
      O => trivium_count_14_CYSELG_7162
    );
  trivium_count_14_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y7",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivium_count_14_SRINV_7160
    );
  trivium_count_14_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y7",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_count_14_CLKINV_7159
    );
  trivium_count_14_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y7",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_not0001_0,
      O => trivium_count_14_CEINV_7158
    );
  trivium_count_16_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X25Y8"
    )
    port map (
      O => trivium_count_16_LOGIC_ZERO_7231
    );
  trivium_count_16_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y8",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_16_XORF_7259,
      O => trivium_count_16_DXMUX_7261
    );
  trivium_count_16_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X25Y8"
    )
    port map (
      I0 => trivium_count_16_CYINIT_7258,
      I1 => trivium_count_16_F,
      O => trivium_count_16_XORF_7259
    );
  trivium_count_16_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y8"
    )
    port map (
      IA => trivium_count_16_LOGIC_ZERO_7231,
      IB => trivium_count_16_CYINIT_7258,
      SEL => trivium_count_16_CYSELF_7237,
      O => trivium_Mcount_count_cy_16_Q
    );
  trivium_count_16_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y8"
    )
    port map (
      IA => trivium_count_16_LOGIC_ZERO_7231,
      IB => trivium_count_16_LOGIC_ZERO_7231,
      SEL => trivium_count_16_CYSELF_7237,
      O => trivium_count_16_CYMUXF2_7232
    );
  trivium_count_16_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y8",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count_cy_15_Q,
      O => trivium_count_16_CYINIT_7258
    );
  trivium_count_16_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y8",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_16_F,
      O => trivium_count_16_CYSELF_7237
    );
  trivium_count_16_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y8",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_16_XORG_7239,
      O => trivium_count_16_DYMUX_7241
    );
  trivium_count_16_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X25Y8"
    )
    port map (
      I0 => trivium_Mcount_count_cy_16_Q,
      I1 => trivium_count_16_G,
      O => trivium_count_16_XORG_7239
    );
  trivium_count_16_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y8",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_16_CYMUXFAST_7236,
      O => trivium_Mcount_count_cy_17_Q
    );
  trivium_count_16_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X25Y8",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count_cy_15_Q,
      O => trivium_count_16_FASTCARRY_7234
    );
  trivium_count_16_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X25Y8"
    )
    port map (
      I0 => trivium_count_16_CYSELG_7222,
      I1 => trivium_count_16_CYSELF_7237,
      O => trivium_count_16_CYAND_7235
    );
  trivium_count_16_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X25Y8"
    )
    port map (
      IA => trivium_count_16_CYMUXG2_7233,
      IB => trivium_count_16_FASTCARRY_7234,
      SEL => trivium_count_16_CYAND_7235,
      O => trivium_count_16_CYMUXFAST_7236
    );
  trivium_count_16_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y8"
    )
    port map (
      IA => trivium_count_16_LOGIC_ZERO_7231,
      IB => trivium_count_16_CYMUXF2_7232,
      SEL => trivium_count_16_CYSELG_7222,
      O => trivium_count_16_CYMUXG2_7233
    );
  trivium_count_16_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y8",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_16_G,
      O => trivium_count_16_CYSELG_7222
    );
  trivium_count_16_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y8",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivium_count_16_SRINV_7220
    );
  trivium_count_16_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y8",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_count_16_CLKINV_7219
    );
  trivium_count_16_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y8",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_not0001_0,
      O => trivium_count_16_CEINV_7218
    );
  trivium_count_18_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X25Y9"
    )
    port map (
      O => trivium_count_18_LOGIC_ZERO_7291
    );
  trivium_count_18_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y9",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_18_XORF_7319,
      O => trivium_count_18_DXMUX_7321
    );
  trivium_count_18_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X25Y9"
    )
    port map (
      I0 => trivium_count_18_CYINIT_7318,
      I1 => trivium_count_18_F,
      O => trivium_count_18_XORF_7319
    );
  trivium_count_18_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y9"
    )
    port map (
      IA => trivium_count_18_LOGIC_ZERO_7291,
      IB => trivium_count_18_CYINIT_7318,
      SEL => trivium_count_18_CYSELF_7297,
      O => trivium_Mcount_count_cy_18_Q
    );
  trivium_count_18_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y9"
    )
    port map (
      IA => trivium_count_18_LOGIC_ZERO_7291,
      IB => trivium_count_18_LOGIC_ZERO_7291,
      SEL => trivium_count_18_CYSELF_7297,
      O => trivium_count_18_CYMUXF2_7292
    );
  trivium_count_18_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y9",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count_cy_17_Q,
      O => trivium_count_18_CYINIT_7318
    );
  trivium_count_18_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y9",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_18_F,
      O => trivium_count_18_CYSELF_7297
    );
  trivium_count_18_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y9",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_18_XORG_7299,
      O => trivium_count_18_DYMUX_7301
    );
  trivium_count_18_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X25Y9"
    )
    port map (
      I0 => trivium_Mcount_count_cy_18_Q,
      I1 => trivium_count_18_G,
      O => trivium_count_18_XORG_7299
    );
  trivium_count_18_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y9",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_18_CYMUXFAST_7296,
      O => trivium_Mcount_count_cy_19_Q
    );
  trivium_count_18_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X25Y9",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count_cy_17_Q,
      O => trivium_count_18_FASTCARRY_7294
    );
  trivium_count_18_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X25Y9"
    )
    port map (
      I0 => trivium_count_18_CYSELG_7282,
      I1 => trivium_count_18_CYSELF_7297,
      O => trivium_count_18_CYAND_7295
    );
  trivium_count_18_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X25Y9"
    )
    port map (
      IA => trivium_count_18_CYMUXG2_7293,
      IB => trivium_count_18_FASTCARRY_7294,
      SEL => trivium_count_18_CYAND_7295,
      O => trivium_count_18_CYMUXFAST_7296
    );
  trivium_count_18_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y9"
    )
    port map (
      IA => trivium_count_18_LOGIC_ZERO_7291,
      IB => trivium_count_18_CYMUXF2_7292,
      SEL => trivium_count_18_CYSELG_7282,
      O => trivium_count_18_CYMUXG2_7293
    );
  trivium_count_18_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y9",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_18_G,
      O => trivium_count_18_CYSELG_7282
    );
  trivium_count_18_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y9",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivium_count_18_SRINV_7280
    );
  trivium_count_18_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y9",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_count_18_CLKINV_7279
    );
  trivium_count_18_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y9",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_not0001_0,
      O => trivium_count_18_CEINV_7278
    );
  trivium_count_20_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X25Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_20_SRINV_7340,
      O => trivium_count_20_FFY_RST
    );
  trivium_count_21 : X_FF
    generic map(
      LOC => "SLICE_X25Y10",
      INIT => '0'
    )
    port map (
      I => trivium_count_20_DYMUX_7361,
      CE => trivium_count_20_CEINV_7338,
      CLK => trivium_count_20_CLKINV_7339,
      SET => GND,
      RST => trivium_count_20_FFY_RST,
      O => trivium_count(21)
    );
  trivium_count_20_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X25Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_20_SRINV_7340,
      O => trivium_count_20_FFX_RST
    );
  trivium_count_20 : X_FF
    generic map(
      LOC => "SLICE_X25Y10",
      INIT => '0'
    )
    port map (
      I => trivium_count_20_DXMUX_7381,
      CE => trivium_count_20_CEINV_7338,
      CLK => trivium_count_20_CLKINV_7339,
      SET => GND,
      RST => trivium_count_20_FFX_RST,
      O => trivium_count(20)
    );
  trivium_count_20_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X25Y10"
    )
    port map (
      O => trivium_count_20_LOGIC_ZERO_7351
    );
  trivium_count_20_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_20_XORF_7379,
      O => trivium_count_20_DXMUX_7381
    );
  trivium_count_20_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X25Y10"
    )
    port map (
      I0 => trivium_count_20_CYINIT_7378,
      I1 => trivium_count_20_F,
      O => trivium_count_20_XORF_7379
    );
  trivium_count_20_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y10"
    )
    port map (
      IA => trivium_count_20_LOGIC_ZERO_7351,
      IB => trivium_count_20_CYINIT_7378,
      SEL => trivium_count_20_CYSELF_7357,
      O => trivium_Mcount_count_cy_20_Q
    );
  trivium_count_20_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y10"
    )
    port map (
      IA => trivium_count_20_LOGIC_ZERO_7351,
      IB => trivium_count_20_LOGIC_ZERO_7351,
      SEL => trivium_count_20_CYSELF_7357,
      O => trivium_count_20_CYMUXF2_7352
    );
  trivium_count_20_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count_cy_19_Q,
      O => trivium_count_20_CYINIT_7378
    );
  trivium_count_20_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_20_F,
      O => trivium_count_20_CYSELF_7357
    );
  trivium_count_20_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_20_XORG_7359,
      O => trivium_count_20_DYMUX_7361
    );
  trivium_count_20_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X25Y10"
    )
    port map (
      I0 => trivium_Mcount_count_cy_20_Q,
      I1 => trivium_count_20_G,
      O => trivium_count_20_XORG_7359
    );
  trivium_count_20_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_20_CYMUXFAST_7356,
      O => trivium_Mcount_count_cy_21_Q
    );
  trivium_count_20_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X25Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count_cy_19_Q,
      O => trivium_count_20_FASTCARRY_7354
    );
  trivium_count_20_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X25Y10"
    )
    port map (
      I0 => trivium_count_20_CYSELG_7342,
      I1 => trivium_count_20_CYSELF_7357,
      O => trivium_count_20_CYAND_7355
    );
  trivium_count_20_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X25Y10"
    )
    port map (
      IA => trivium_count_20_CYMUXG2_7353,
      IB => trivium_count_20_FASTCARRY_7354,
      SEL => trivium_count_20_CYAND_7355,
      O => trivium_count_20_CYMUXFAST_7356
    );
  trivium_count_20_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y10"
    )
    port map (
      IA => trivium_count_20_LOGIC_ZERO_7351,
      IB => trivium_count_20_CYMUXF2_7352,
      SEL => trivium_count_20_CYSELG_7342,
      O => trivium_count_20_CYMUXG2_7353
    );
  trivium_count_20_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_20_G,
      O => trivium_count_20_CYSELG_7342
    );
  trivium_count_20_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivium_count_20_SRINV_7340
    );
  trivium_count_20_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_count_20_CLKINV_7339
    );
  trivium_count_20_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_not0001_0,
      O => trivium_count_20_CEINV_7338
    );
  trivium_count_22_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X25Y11",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_22_SRINV_7400,
      O => trivium_count_22_FFY_RST
    );
  trivium_count_23 : X_FF
    generic map(
      LOC => "SLICE_X25Y11",
      INIT => '0'
    )
    port map (
      I => trivium_count_22_DYMUX_7421,
      CE => trivium_count_22_CEINV_7398,
      CLK => trivium_count_22_CLKINV_7399,
      SET => GND,
      RST => trivium_count_22_FFY_RST,
      O => trivium_count(23)
    );
  trivium_count_22_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X25Y11",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_22_SRINV_7400,
      O => trivium_count_22_FFX_RST
    );
  trivium_count_22 : X_FF
    generic map(
      LOC => "SLICE_X25Y11",
      INIT => '0'
    )
    port map (
      I => trivium_count_22_DXMUX_7441,
      CE => trivium_count_22_CEINV_7398,
      CLK => trivium_count_22_CLKINV_7399,
      SET => GND,
      RST => trivium_count_22_FFX_RST,
      O => trivium_count(22)
    );
  trivium_count_22_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X25Y11"
    )
    port map (
      O => trivium_count_22_LOGIC_ZERO_7411
    );
  trivium_count_22_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y11",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_22_XORF_7439,
      O => trivium_count_22_DXMUX_7441
    );
  trivium_count_22_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X25Y11"
    )
    port map (
      I0 => trivium_count_22_CYINIT_7438,
      I1 => trivium_count_22_F,
      O => trivium_count_22_XORF_7439
    );
  trivium_count_22_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y11"
    )
    port map (
      IA => trivium_count_22_LOGIC_ZERO_7411,
      IB => trivium_count_22_CYINIT_7438,
      SEL => trivium_count_22_CYSELF_7417,
      O => trivium_Mcount_count_cy_22_Q
    );
  trivium_count_22_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y11"
    )
    port map (
      IA => trivium_count_22_LOGIC_ZERO_7411,
      IB => trivium_count_22_LOGIC_ZERO_7411,
      SEL => trivium_count_22_CYSELF_7417,
      O => trivium_count_22_CYMUXF2_7412
    );
  trivium_count_22_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y11",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count_cy_21_Q,
      O => trivium_count_22_CYINIT_7438
    );
  trivium_count_22_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y11",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_22_F,
      O => trivium_count_22_CYSELF_7417
    );
  trivium_count_22_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y11",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_22_XORG_7419,
      O => trivium_count_22_DYMUX_7421
    );
  trivium_count_22_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X25Y11"
    )
    port map (
      I0 => trivium_Mcount_count_cy_22_Q,
      I1 => trivium_count_22_G,
      O => trivium_count_22_XORG_7419
    );
  trivium_count_22_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y11",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_22_CYMUXFAST_7416,
      O => trivium_Mcount_count_cy_23_Q
    );
  trivium_count_22_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X25Y11",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count_cy_21_Q,
      O => trivium_count_22_FASTCARRY_7414
    );
  trivium_count_22_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X25Y11"
    )
    port map (
      I0 => trivium_count_22_CYSELG_7402,
      I1 => trivium_count_22_CYSELF_7417,
      O => trivium_count_22_CYAND_7415
    );
  trivium_count_22_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X25Y11"
    )
    port map (
      IA => trivium_count_22_CYMUXG2_7413,
      IB => trivium_count_22_FASTCARRY_7414,
      SEL => trivium_count_22_CYAND_7415,
      O => trivium_count_22_CYMUXFAST_7416
    );
  trivium_count_22_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y11"
    )
    port map (
      IA => trivium_count_22_LOGIC_ZERO_7411,
      IB => trivium_count_22_CYMUXF2_7412,
      SEL => trivium_count_22_CYSELG_7402,
      O => trivium_count_22_CYMUXG2_7413
    );
  trivium_count_22_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y11",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_22_G,
      O => trivium_count_22_CYSELG_7402
    );
  trivium_count_22_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y11",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivium_count_22_SRINV_7400
    );
  trivium_count_22_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y11",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_count_22_CLKINV_7399
    );
  trivium_count_22_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y11",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_not0001_0,
      O => trivium_count_22_CEINV_7398
    );
  trivium_count_24_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X25Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_24_SRINV_7460,
      O => trivium_count_24_FFY_RST
    );
  trivium_count_25 : X_FF
    generic map(
      LOC => "SLICE_X25Y12",
      INIT => '0'
    )
    port map (
      I => trivium_count_24_DYMUX_7481,
      CE => trivium_count_24_CEINV_7458,
      CLK => trivium_count_24_CLKINV_7459,
      SET => GND,
      RST => trivium_count_24_FFY_RST,
      O => trivium_count(25)
    );
  trivium_count_24_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X25Y12"
    )
    port map (
      O => trivium_count_24_LOGIC_ZERO_7471
    );
  trivium_count_24_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_24_XORF_7499,
      O => trivium_count_24_DXMUX_7501
    );
  trivium_count_24_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X25Y12"
    )
    port map (
      I0 => trivium_count_24_CYINIT_7498,
      I1 => trivium_count_24_F,
      O => trivium_count_24_XORF_7499
    );
  trivium_count_24_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y12"
    )
    port map (
      IA => trivium_count_24_LOGIC_ZERO_7471,
      IB => trivium_count_24_CYINIT_7498,
      SEL => trivium_count_24_CYSELF_7477,
      O => trivium_Mcount_count_cy_24_Q
    );
  trivium_count_24_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y12"
    )
    port map (
      IA => trivium_count_24_LOGIC_ZERO_7471,
      IB => trivium_count_24_LOGIC_ZERO_7471,
      SEL => trivium_count_24_CYSELF_7477,
      O => trivium_count_24_CYMUXF2_7472
    );
  trivium_count_24_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count_cy_23_Q,
      O => trivium_count_24_CYINIT_7498
    );
  trivium_count_24_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_24_F,
      O => trivium_count_24_CYSELF_7477
    );
  trivium_count_24_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_24_XORG_7479,
      O => trivium_count_24_DYMUX_7481
    );
  trivium_count_24_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X25Y12"
    )
    port map (
      I0 => trivium_Mcount_count_cy_24_Q,
      I1 => trivium_count_24_G,
      O => trivium_count_24_XORG_7479
    );
  trivium_count_24_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_24_CYMUXFAST_7476,
      O => trivium_Mcount_count_cy_25_Q
    );
  trivium_count_24_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X25Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count_cy_23_Q,
      O => trivium_count_24_FASTCARRY_7474
    );
  trivium_count_24_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X25Y12"
    )
    port map (
      I0 => trivium_count_24_CYSELG_7462,
      I1 => trivium_count_24_CYSELF_7477,
      O => trivium_count_24_CYAND_7475
    );
  trivium_count_24_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X25Y12"
    )
    port map (
      IA => trivium_count_24_CYMUXG2_7473,
      IB => trivium_count_24_FASTCARRY_7474,
      SEL => trivium_count_24_CYAND_7475,
      O => trivium_count_24_CYMUXFAST_7476
    );
  trivium_count_24_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y12"
    )
    port map (
      IA => trivium_count_24_LOGIC_ZERO_7471,
      IB => trivium_count_24_CYMUXF2_7472,
      SEL => trivium_count_24_CYSELG_7462,
      O => trivium_count_24_CYMUXG2_7473
    );
  trivium_count_24_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_24_G,
      O => trivium_count_24_CYSELG_7462
    );
  trivium_count_24_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivium_count_24_SRINV_7460
    );
  trivium_count_24_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_count_24_CLKINV_7459
    );
  trivium_count_24_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_not0001_0,
      O => trivium_count_24_CEINV_7458
    );
  trivium_count_26_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X25Y13"
    )
    port map (
      O => trivium_count_26_LOGIC_ZERO_7531
    );
  trivium_count_26_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y13",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_26_XORF_7559,
      O => trivium_count_26_DXMUX_7561
    );
  trivium_count_26_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X25Y13"
    )
    port map (
      I0 => trivium_count_26_CYINIT_7558,
      I1 => trivium_count_26_F,
      O => trivium_count_26_XORF_7559
    );
  trivium_count_26_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y13"
    )
    port map (
      IA => trivium_count_26_LOGIC_ZERO_7531,
      IB => trivium_count_26_CYINIT_7558,
      SEL => trivium_count_26_CYSELF_7537,
      O => trivium_Mcount_count_cy_26_Q
    );
  trivium_count_26_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y13"
    )
    port map (
      IA => trivium_count_26_LOGIC_ZERO_7531,
      IB => trivium_count_26_LOGIC_ZERO_7531,
      SEL => trivium_count_26_CYSELF_7537,
      O => trivium_count_26_CYMUXF2_7532
    );
  trivium_count_26_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y13",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count_cy_25_Q,
      O => trivium_count_26_CYINIT_7558
    );
  trivium_count_26_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y13",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_26_F,
      O => trivium_count_26_CYSELF_7537
    );
  trivium_count_26_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y13",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_26_XORG_7539,
      O => trivium_count_26_DYMUX_7541
    );
  trivium_count_26_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X25Y13"
    )
    port map (
      I0 => trivium_Mcount_count_cy_26_Q,
      I1 => trivium_count_26_G,
      O => trivium_count_26_XORG_7539
    );
  trivium_count_26_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y13",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_26_CYMUXFAST_7536,
      O => trivium_Mcount_count_cy_27_Q
    );
  trivium_count_26_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X25Y13",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count_cy_25_Q,
      O => trivium_count_26_FASTCARRY_7534
    );
  trivium_count_26_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X25Y13"
    )
    port map (
      I0 => trivium_count_26_CYSELG_7522,
      I1 => trivium_count_26_CYSELF_7537,
      O => trivium_count_26_CYAND_7535
    );
  trivium_count_26_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X25Y13"
    )
    port map (
      IA => trivium_count_26_CYMUXG2_7533,
      IB => trivium_count_26_FASTCARRY_7534,
      SEL => trivium_count_26_CYAND_7535,
      O => trivium_count_26_CYMUXFAST_7536
    );
  trivium_count_26_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y13"
    )
    port map (
      IA => trivium_count_26_LOGIC_ZERO_7531,
      IB => trivium_count_26_CYMUXF2_7532,
      SEL => trivium_count_26_CYSELG_7522,
      O => trivium_count_26_CYMUXG2_7533
    );
  trivium_count_26_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y13",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_26_G,
      O => trivium_count_26_CYSELG_7522
    );
  trivium_count_26_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y13",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivium_count_26_SRINV_7520
    );
  trivium_count_26_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y13",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_count_26_CLKINV_7519
    );
  trivium_count_26_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y13",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_not0001_0,
      O => trivium_count_26_CEINV_7518
    );
  trivium_count_28_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X25Y14"
    )
    port map (
      O => trivium_count_28_LOGIC_ZERO_7591
    );
  trivium_count_28_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_28_XORF_7619,
      O => trivium_count_28_DXMUX_7621
    );
  trivium_count_28_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X25Y14"
    )
    port map (
      I0 => trivium_count_28_CYINIT_7618,
      I1 => trivium_count_28_F,
      O => trivium_count_28_XORF_7619
    );
  trivium_count_28_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y14"
    )
    port map (
      IA => trivium_count_28_LOGIC_ZERO_7591,
      IB => trivium_count_28_CYINIT_7618,
      SEL => trivium_count_28_CYSELF_7597,
      O => trivium_Mcount_count_cy_28_Q
    );
  trivium_count_28_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y14"
    )
    port map (
      IA => trivium_count_28_LOGIC_ZERO_7591,
      IB => trivium_count_28_LOGIC_ZERO_7591,
      SEL => trivium_count_28_CYSELF_7597,
      O => trivium_count_28_CYMUXF2_7592
    );
  trivium_count_28_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count_cy_27_Q,
      O => trivium_count_28_CYINIT_7618
    );
  trivium_count_28_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_28_F,
      O => trivium_count_28_CYSELF_7597
    );
  trivium_count_28_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_28_XORG_7599,
      O => trivium_count_28_DYMUX_7601
    );
  trivium_count_28_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X25Y14"
    )
    port map (
      I0 => trivium_Mcount_count_cy_28_Q,
      I1 => trivium_count_28_G,
      O => trivium_count_28_XORG_7599
    );
  trivium_count_28_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X25Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count_cy_27_Q,
      O => trivium_count_28_FASTCARRY_7594
    );
  trivium_count_28_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X25Y14"
    )
    port map (
      I0 => trivium_count_28_CYSELG_7582,
      I1 => trivium_count_28_CYSELF_7597,
      O => trivium_count_28_CYAND_7595
    );
  trivium_count_28_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X25Y14"
    )
    port map (
      IA => trivium_count_28_CYMUXG2_7593,
      IB => trivium_count_28_FASTCARRY_7594,
      SEL => trivium_count_28_CYAND_7595,
      O => trivium_count_28_CYMUXFAST_7596
    );
  trivium_count_28_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y14"
    )
    port map (
      IA => trivium_count_28_LOGIC_ZERO_7591,
      IB => trivium_count_28_CYMUXF2_7592,
      SEL => trivium_count_28_CYSELG_7582,
      O => trivium_count_28_CYMUXG2_7593
    );
  trivium_count_28_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_28_G,
      O => trivium_count_28_CYSELG_7582
    );
  trivium_count_28_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivium_count_28_SRINV_7580
    );
  trivium_count_28_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_count_28_CLKINV_7579
    );
  trivium_count_28_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_not0001_0,
      O => trivium_count_28_CEINV_7578
    );
  trivium_count_29 : X_FF
    generic map(
      LOC => "SLICE_X25Y14",
      INIT => '0'
    )
    port map (
      I => trivium_count_28_DYMUX_7601,
      CE => trivium_count_28_CEINV_7578,
      CLK => trivium_count_28_CLKINV_7579,
      SET => GND,
      RST => trivium_count_28_SRINV_7580,
      O => trivium_count(29)
    );
  trivium_count_30_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X25Y15"
    )
    port map (
      O => trivium_count_30_LOGIC_ZERO_7671
    );
  trivium_count_30_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y15",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_30_XORF_7672,
      O => trivium_count_30_DXMUX_7674
    );
  trivium_count_30_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X25Y15"
    )
    port map (
      I0 => trivium_count_30_CYINIT_7670,
      I1 => trivium_count_30_F,
      O => trivium_count_30_XORF_7672
    );
  trivium_count_30_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y15"
    )
    port map (
      IA => trivium_count_30_LOGIC_ZERO_7671,
      IB => trivium_count_30_CYINIT_7670,
      SEL => trivium_count_30_CYSELF_7661,
      O => trivium_Mcount_count_cy_30_Q
    );
  trivium_count_30_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y15",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_28_CYMUXFAST_7596,
      O => trivium_count_30_CYINIT_7670
    );
  trivium_count_30_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y15",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_30_F,
      O => trivium_count_30_CYSELF_7661
    );
  trivium_count_30_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y15",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_30_XORG_7650,
      O => trivium_count_30_DYMUX_7652
    );
  trivium_count_30_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X25Y15"
    )
    port map (
      I0 => trivium_Mcount_count_cy_30_Q,
      I1 => trivium_count_31_rt_7647,
      O => trivium_count_30_XORG_7650
    );
  trivium_count_30_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y15",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivium_count_30_SRINV_7639
    );
  trivium_count_30_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y15",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_count_30_CLKINV_7638
    );
  trivium_count_30_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y15",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_not0001_0,
      O => trivium_count_30_CEINV_7637
    );
  inputCnt_addsub0000_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X29Y15"
    )
    port map (
      O => inputCnt_addsub0000_0_LOGIC_ZERO_7698
    );
  inputCnt_addsub0000_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X29Y15"
    )
    port map (
      O => inputCnt_addsub0000_0_LOGIC_ONE_7715
    );
  inputCnt_addsub0000_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y15",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_addsub0000_0_XORF_7716,
      O => inputCnt_addsub0000(0)
    );
  inputCnt_addsub0000_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X29Y15"
    )
    port map (
      I0 => inputCnt_addsub0000_0_CYINIT_7714,
      I1 => Madd_inputCnt_addsub0000_lut(0),
      O => inputCnt_addsub0000_0_XORF_7716
    );
  inputCnt_addsub0000_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X29Y15"
    )
    port map (
      IA => inputCnt_addsub0000_0_LOGIC_ONE_7715,
      IB => inputCnt_addsub0000_0_CYINIT_7714,
      SEL => inputCnt_addsub0000_0_CYSELF_7705,
      O => Madd_inputCnt_addsub0000_cy_0_Q
    );
  inputCnt_addsub0000_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X29Y15",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_addsub0000_0_BXINV_7703,
      O => inputCnt_addsub0000_0_CYINIT_7714
    );
  inputCnt_addsub0000_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y15",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_inputCnt_addsub0000_lut(0),
      O => inputCnt_addsub0000_0_CYSELF_7705
    );
  inputCnt_addsub0000_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y15",
      PATHPULSE => 638 ps
    )
    port map (
      I => '0',
      O => inputCnt_addsub0000_0_BXINV_7703
    );
  inputCnt_addsub0000_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y15",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_addsub0000_0_XORG_7701,
      O => inputCnt_addsub0000(1)
    );
  inputCnt_addsub0000_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X29Y15"
    )
    port map (
      I0 => Madd_inputCnt_addsub0000_cy_0_Q,
      I1 => inputCnt_addsub0000_0_G,
      O => inputCnt_addsub0000_0_XORG_7701
    );
  inputCnt_addsub0000_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y15",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_addsub0000_0_CYMUXG_7700,
      O => Madd_inputCnt_addsub0000_cy_1_Q
    );
  inputCnt_addsub0000_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X29Y15"
    )
    port map (
      IA => inputCnt_addsub0000_0_LOGIC_ZERO_7698,
      IB => Madd_inputCnt_addsub0000_cy_0_Q,
      SEL => inputCnt_addsub0000_0_CYSELG_7689,
      O => inputCnt_addsub0000_0_CYMUXG_7700
    );
  inputCnt_addsub0000_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y15",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_addsub0000_0_G,
      O => inputCnt_addsub0000_0_CYSELG_7689
    );
  inputCnt_addsub0000_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X29Y16"
    )
    port map (
      O => inputCnt_addsub0000_2_LOGIC_ZERO_7734
    );
  inputCnt_addsub0000_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y16",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_addsub0000_2_XORF_7754,
      O => inputCnt_addsub0000(2)
    );
  inputCnt_addsub0000_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X29Y16"
    )
    port map (
      I0 => inputCnt_addsub0000_2_CYINIT_7753,
      I1 => inputCnt_addsub0000_2_F,
      O => inputCnt_addsub0000_2_XORF_7754
    );
  inputCnt_addsub0000_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X29Y16"
    )
    port map (
      IA => inputCnt_addsub0000_2_LOGIC_ZERO_7734,
      IB => inputCnt_addsub0000_2_CYINIT_7753,
      SEL => inputCnt_addsub0000_2_CYSELF_7740,
      O => Madd_inputCnt_addsub0000_cy_2_Q
    );
  inputCnt_addsub0000_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y16"
    )
    port map (
      IA => inputCnt_addsub0000_2_LOGIC_ZERO_7734,
      IB => inputCnt_addsub0000_2_LOGIC_ZERO_7734,
      SEL => inputCnt_addsub0000_2_CYSELF_7740,
      O => inputCnt_addsub0000_2_CYMUXF2_7735
    );
  inputCnt_addsub0000_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X29Y16",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_inputCnt_addsub0000_cy_1_Q,
      O => inputCnt_addsub0000_2_CYINIT_7753
    );
  inputCnt_addsub0000_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y16",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_addsub0000_2_F,
      O => inputCnt_addsub0000_2_CYSELF_7740
    );
  inputCnt_addsub0000_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y16",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_addsub0000_2_XORG_7742,
      O => inputCnt_addsub0000(3)
    );
  inputCnt_addsub0000_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X29Y16"
    )
    port map (
      I0 => Madd_inputCnt_addsub0000_cy_2_Q,
      I1 => inputCnt_addsub0000_2_G,
      O => inputCnt_addsub0000_2_XORG_7742
    );
  inputCnt_addsub0000_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y16",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_addsub0000_2_CYMUXFAST_7739,
      O => Madd_inputCnt_addsub0000_cy_3_Q
    );
  inputCnt_addsub0000_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X29Y16",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_inputCnt_addsub0000_cy_1_Q,
      O => inputCnt_addsub0000_2_FASTCARRY_7737
    );
  inputCnt_addsub0000_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X29Y16"
    )
    port map (
      I0 => inputCnt_addsub0000_2_CYSELG_7725,
      I1 => inputCnt_addsub0000_2_CYSELF_7740,
      O => inputCnt_addsub0000_2_CYAND_7738
    );
  inputCnt_addsub0000_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X29Y16"
    )
    port map (
      IA => inputCnt_addsub0000_2_CYMUXG2_7736,
      IB => inputCnt_addsub0000_2_FASTCARRY_7737,
      SEL => inputCnt_addsub0000_2_CYAND_7738,
      O => inputCnt_addsub0000_2_CYMUXFAST_7739
    );
  inputCnt_addsub0000_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y16"
    )
    port map (
      IA => inputCnt_addsub0000_2_LOGIC_ZERO_7734,
      IB => inputCnt_addsub0000_2_CYMUXF2_7735,
      SEL => inputCnt_addsub0000_2_CYSELG_7725,
      O => inputCnt_addsub0000_2_CYMUXG2_7736
    );
  inputCnt_addsub0000_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y16",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_addsub0000_2_G,
      O => inputCnt_addsub0000_2_CYSELG_7725
    );
  inputCnt_addsub0000_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X29Y17"
    )
    port map (
      O => inputCnt_addsub0000_4_LOGIC_ZERO_7772
    );
  inputCnt_addsub0000_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y17",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_addsub0000_4_XORF_7792,
      O => inputCnt_addsub0000(4)
    );
  inputCnt_addsub0000_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X29Y17"
    )
    port map (
      I0 => inputCnt_addsub0000_4_CYINIT_7791,
      I1 => inputCnt_addsub0000_4_F,
      O => inputCnt_addsub0000_4_XORF_7792
    );
  inputCnt_addsub0000_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X29Y17"
    )
    port map (
      IA => inputCnt_addsub0000_4_LOGIC_ZERO_7772,
      IB => inputCnt_addsub0000_4_CYINIT_7791,
      SEL => inputCnt_addsub0000_4_CYSELF_7778,
      O => Madd_inputCnt_addsub0000_cy_4_Q
    );
  inputCnt_addsub0000_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y17"
    )
    port map (
      IA => inputCnt_addsub0000_4_LOGIC_ZERO_7772,
      IB => inputCnt_addsub0000_4_LOGIC_ZERO_7772,
      SEL => inputCnt_addsub0000_4_CYSELF_7778,
      O => inputCnt_addsub0000_4_CYMUXF2_7773
    );
  inputCnt_addsub0000_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X29Y17",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_inputCnt_addsub0000_cy_3_Q,
      O => inputCnt_addsub0000_4_CYINIT_7791
    );
  inputCnt_addsub0000_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y17",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_addsub0000_4_F,
      O => inputCnt_addsub0000_4_CYSELF_7778
    );
  inputCnt_addsub0000_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y17",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_addsub0000_4_XORG_7780,
      O => inputCnt_addsub0000(5)
    );
  inputCnt_addsub0000_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X29Y17"
    )
    port map (
      I0 => Madd_inputCnt_addsub0000_cy_4_Q,
      I1 => inputCnt_addsub0000_4_G,
      O => inputCnt_addsub0000_4_XORG_7780
    );
  inputCnt_addsub0000_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y17",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_addsub0000_4_CYMUXFAST_7777,
      O => Madd_inputCnt_addsub0000_cy_5_Q
    );
  inputCnt_addsub0000_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X29Y17",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_inputCnt_addsub0000_cy_3_Q,
      O => inputCnt_addsub0000_4_FASTCARRY_7775
    );
  inputCnt_addsub0000_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X29Y17"
    )
    port map (
      I0 => inputCnt_addsub0000_4_CYSELG_7763,
      I1 => inputCnt_addsub0000_4_CYSELF_7778,
      O => inputCnt_addsub0000_4_CYAND_7776
    );
  inputCnt_addsub0000_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X29Y17"
    )
    port map (
      IA => inputCnt_addsub0000_4_CYMUXG2_7774,
      IB => inputCnt_addsub0000_4_FASTCARRY_7775,
      SEL => inputCnt_addsub0000_4_CYAND_7776,
      O => inputCnt_addsub0000_4_CYMUXFAST_7777
    );
  inputCnt_addsub0000_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y17"
    )
    port map (
      IA => inputCnt_addsub0000_4_LOGIC_ZERO_7772,
      IB => inputCnt_addsub0000_4_CYMUXF2_7773,
      SEL => inputCnt_addsub0000_4_CYSELG_7763,
      O => inputCnt_addsub0000_4_CYMUXG2_7774
    );
  inputCnt_addsub0000_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y17",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_addsub0000_4_G,
      O => inputCnt_addsub0000_4_CYSELG_7763
    );
  inputCnt_addsub0000_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X29Y18"
    )
    port map (
      O => inputCnt_addsub0000_6_LOGIC_ZERO_7810
    );
  inputCnt_addsub0000_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y18",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_addsub0000_6_XORF_7830,
      O => inputCnt_addsub0000(6)
    );
  inputCnt_addsub0000_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X29Y18"
    )
    port map (
      I0 => inputCnt_addsub0000_6_CYINIT_7829,
      I1 => inputCnt_addsub0000_6_F,
      O => inputCnt_addsub0000_6_XORF_7830
    );
  inputCnt_addsub0000_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X29Y18"
    )
    port map (
      IA => inputCnt_addsub0000_6_LOGIC_ZERO_7810,
      IB => inputCnt_addsub0000_6_CYINIT_7829,
      SEL => inputCnt_addsub0000_6_CYSELF_7816,
      O => Madd_inputCnt_addsub0000_cy_6_Q
    );
  inputCnt_addsub0000_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y18"
    )
    port map (
      IA => inputCnt_addsub0000_6_LOGIC_ZERO_7810,
      IB => inputCnt_addsub0000_6_LOGIC_ZERO_7810,
      SEL => inputCnt_addsub0000_6_CYSELF_7816,
      O => inputCnt_addsub0000_6_CYMUXF2_7811
    );
  inputCnt_addsub0000_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X29Y18",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_inputCnt_addsub0000_cy_5_Q,
      O => inputCnt_addsub0000_6_CYINIT_7829
    );
  inputCnt_addsub0000_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y18",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_addsub0000_6_F,
      O => inputCnt_addsub0000_6_CYSELF_7816
    );
  inputCnt_addsub0000_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y18",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_addsub0000_6_XORG_7818,
      O => inputCnt_addsub0000(7)
    );
  inputCnt_addsub0000_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X29Y18"
    )
    port map (
      I0 => Madd_inputCnt_addsub0000_cy_6_Q,
      I1 => inputCnt_addsub0000_6_G,
      O => inputCnt_addsub0000_6_XORG_7818
    );
  inputCnt_addsub0000_6_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y18",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_addsub0000_6_CYMUXFAST_7815,
      O => Madd_inputCnt_addsub0000_cy_7_Q
    );
  inputCnt_addsub0000_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X29Y18",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_inputCnt_addsub0000_cy_5_Q,
      O => inputCnt_addsub0000_6_FASTCARRY_7813
    );
  inputCnt_addsub0000_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X29Y18"
    )
    port map (
      I0 => inputCnt_addsub0000_6_CYSELG_7801,
      I1 => inputCnt_addsub0000_6_CYSELF_7816,
      O => inputCnt_addsub0000_6_CYAND_7814
    );
  inputCnt_addsub0000_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X29Y18"
    )
    port map (
      IA => inputCnt_addsub0000_6_CYMUXG2_7812,
      IB => inputCnt_addsub0000_6_FASTCARRY_7813,
      SEL => inputCnt_addsub0000_6_CYAND_7814,
      O => inputCnt_addsub0000_6_CYMUXFAST_7815
    );
  inputCnt_addsub0000_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y18"
    )
    port map (
      IA => inputCnt_addsub0000_6_LOGIC_ZERO_7810,
      IB => inputCnt_addsub0000_6_CYMUXF2_7811,
      SEL => inputCnt_addsub0000_6_CYSELG_7801,
      O => inputCnt_addsub0000_6_CYMUXG2_7812
    );
  inputCnt_addsub0000_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y18",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_addsub0000_6_G,
      O => inputCnt_addsub0000_6_CYSELG_7801
    );
  inputCnt_addsub0000_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X29Y19"
    )
    port map (
      O => inputCnt_addsub0000_8_LOGIC_ZERO_7848
    );
  inputCnt_addsub0000_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y19",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_addsub0000_8_XORF_7868,
      O => inputCnt_addsub0000(8)
    );
  inputCnt_addsub0000_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X29Y19"
    )
    port map (
      I0 => inputCnt_addsub0000_8_CYINIT_7867,
      I1 => inputCnt_addsub0000_8_F,
      O => inputCnt_addsub0000_8_XORF_7868
    );
  inputCnt_addsub0000_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X29Y19"
    )
    port map (
      IA => inputCnt_addsub0000_8_LOGIC_ZERO_7848,
      IB => inputCnt_addsub0000_8_CYINIT_7867,
      SEL => inputCnt_addsub0000_8_CYSELF_7854,
      O => Madd_inputCnt_addsub0000_cy_8_Q
    );
  inputCnt_addsub0000_8_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y19"
    )
    port map (
      IA => inputCnt_addsub0000_8_LOGIC_ZERO_7848,
      IB => inputCnt_addsub0000_8_LOGIC_ZERO_7848,
      SEL => inputCnt_addsub0000_8_CYSELF_7854,
      O => inputCnt_addsub0000_8_CYMUXF2_7849
    );
  inputCnt_addsub0000_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X29Y19",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_inputCnt_addsub0000_cy_7_Q,
      O => inputCnt_addsub0000_8_CYINIT_7867
    );
  inputCnt_addsub0000_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y19",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_addsub0000_8_F,
      O => inputCnt_addsub0000_8_CYSELF_7854
    );
  inputCnt_addsub0000_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y19",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_addsub0000_8_XORG_7856,
      O => inputCnt_addsub0000(9)
    );
  inputCnt_addsub0000_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X29Y19"
    )
    port map (
      I0 => Madd_inputCnt_addsub0000_cy_8_Q,
      I1 => inputCnt_addsub0000_8_G,
      O => inputCnt_addsub0000_8_XORG_7856
    );
  inputCnt_addsub0000_8_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y19",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_addsub0000_8_CYMUXFAST_7853,
      O => Madd_inputCnt_addsub0000_cy_9_Q
    );
  inputCnt_addsub0000_8_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X29Y19",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_inputCnt_addsub0000_cy_7_Q,
      O => inputCnt_addsub0000_8_FASTCARRY_7851
    );
  inputCnt_addsub0000_8_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X29Y19"
    )
    port map (
      I0 => inputCnt_addsub0000_8_CYSELG_7839,
      I1 => inputCnt_addsub0000_8_CYSELF_7854,
      O => inputCnt_addsub0000_8_CYAND_7852
    );
  inputCnt_addsub0000_8_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X29Y19"
    )
    port map (
      IA => inputCnt_addsub0000_8_CYMUXG2_7850,
      IB => inputCnt_addsub0000_8_FASTCARRY_7851,
      SEL => inputCnt_addsub0000_8_CYAND_7852,
      O => inputCnt_addsub0000_8_CYMUXFAST_7853
    );
  inputCnt_addsub0000_8_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y19"
    )
    port map (
      IA => inputCnt_addsub0000_8_LOGIC_ZERO_7848,
      IB => inputCnt_addsub0000_8_CYMUXF2_7849,
      SEL => inputCnt_addsub0000_8_CYSELG_7839,
      O => inputCnt_addsub0000_8_CYMUXG2_7850
    );
  inputCnt_addsub0000_8_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y19",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_addsub0000_8_G,
      O => inputCnt_addsub0000_8_CYSELG_7839
    );
  inputCnt_addsub0000_10_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X29Y20"
    )
    port map (
      O => inputCnt_addsub0000_10_LOGIC_ZERO_7886
    );
  inputCnt_addsub0000_10_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y20",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_addsub0000_10_XORF_7906,
      O => inputCnt_addsub0000(10)
    );
  inputCnt_addsub0000_10_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X29Y20"
    )
    port map (
      I0 => inputCnt_addsub0000_10_CYINIT_7905,
      I1 => inputCnt_addsub0000_10_F,
      O => inputCnt_addsub0000_10_XORF_7906
    );
  inputCnt_addsub0000_10_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X29Y20"
    )
    port map (
      IA => inputCnt_addsub0000_10_LOGIC_ZERO_7886,
      IB => inputCnt_addsub0000_10_CYINIT_7905,
      SEL => inputCnt_addsub0000_10_CYSELF_7892,
      O => Madd_inputCnt_addsub0000_cy_10_Q
    );
  inputCnt_addsub0000_10_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y20"
    )
    port map (
      IA => inputCnt_addsub0000_10_LOGIC_ZERO_7886,
      IB => inputCnt_addsub0000_10_LOGIC_ZERO_7886,
      SEL => inputCnt_addsub0000_10_CYSELF_7892,
      O => inputCnt_addsub0000_10_CYMUXF2_7887
    );
  inputCnt_addsub0000_10_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X29Y20",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_inputCnt_addsub0000_cy_9_Q,
      O => inputCnt_addsub0000_10_CYINIT_7905
    );
  inputCnt_addsub0000_10_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y20",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_addsub0000_10_F,
      O => inputCnt_addsub0000_10_CYSELF_7892
    );
  inputCnt_addsub0000_10_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y20",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_addsub0000_10_XORG_7894,
      O => inputCnt_addsub0000(11)
    );
  inputCnt_addsub0000_10_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X29Y20"
    )
    port map (
      I0 => Madd_inputCnt_addsub0000_cy_10_Q,
      I1 => inputCnt_addsub0000_10_G,
      O => inputCnt_addsub0000_10_XORG_7894
    );
  inputCnt_addsub0000_10_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y20",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_addsub0000_10_CYMUXFAST_7891,
      O => Madd_inputCnt_addsub0000_cy_11_Q
    );
  inputCnt_addsub0000_10_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X29Y20",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_inputCnt_addsub0000_cy_9_Q,
      O => inputCnt_addsub0000_10_FASTCARRY_7889
    );
  inputCnt_addsub0000_10_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X29Y20"
    )
    port map (
      I0 => inputCnt_addsub0000_10_CYSELG_7877,
      I1 => inputCnt_addsub0000_10_CYSELF_7892,
      O => inputCnt_addsub0000_10_CYAND_7890
    );
  inputCnt_addsub0000_10_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X29Y20"
    )
    port map (
      IA => inputCnt_addsub0000_10_CYMUXG2_7888,
      IB => inputCnt_addsub0000_10_FASTCARRY_7889,
      SEL => inputCnt_addsub0000_10_CYAND_7890,
      O => inputCnt_addsub0000_10_CYMUXFAST_7891
    );
  inputCnt_addsub0000_10_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y20"
    )
    port map (
      IA => inputCnt_addsub0000_10_LOGIC_ZERO_7886,
      IB => inputCnt_addsub0000_10_CYMUXF2_7887,
      SEL => inputCnt_addsub0000_10_CYSELG_7877,
      O => inputCnt_addsub0000_10_CYMUXG2_7888
    );
  inputCnt_addsub0000_10_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y20",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_addsub0000_10_G,
      O => inputCnt_addsub0000_10_CYSELG_7877
    );
  inputCnt_addsub0000_12_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X29Y21"
    )
    port map (
      O => inputCnt_addsub0000_12_LOGIC_ZERO_7924
    );
  inputCnt_addsub0000_12_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y21",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_addsub0000_12_XORF_7944,
      O => inputCnt_addsub0000(12)
    );
  inputCnt_addsub0000_12_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X29Y21"
    )
    port map (
      I0 => inputCnt_addsub0000_12_CYINIT_7943,
      I1 => inputCnt_addsub0000_12_F,
      O => inputCnt_addsub0000_12_XORF_7944
    );
  inputCnt_addsub0000_12_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X29Y21"
    )
    port map (
      IA => inputCnt_addsub0000_12_LOGIC_ZERO_7924,
      IB => inputCnt_addsub0000_12_CYINIT_7943,
      SEL => inputCnt_addsub0000_12_CYSELF_7930,
      O => Madd_inputCnt_addsub0000_cy_12_Q
    );
  inputCnt_addsub0000_12_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y21"
    )
    port map (
      IA => inputCnt_addsub0000_12_LOGIC_ZERO_7924,
      IB => inputCnt_addsub0000_12_LOGIC_ZERO_7924,
      SEL => inputCnt_addsub0000_12_CYSELF_7930,
      O => inputCnt_addsub0000_12_CYMUXF2_7925
    );
  inputCnt_addsub0000_12_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X29Y21",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_inputCnt_addsub0000_cy_11_Q,
      O => inputCnt_addsub0000_12_CYINIT_7943
    );
  inputCnt_addsub0000_12_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y21",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_addsub0000_12_F,
      O => inputCnt_addsub0000_12_CYSELF_7930
    );
  inputCnt_addsub0000_12_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y21",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_addsub0000_12_XORG_7932,
      O => inputCnt_addsub0000(13)
    );
  inputCnt_addsub0000_12_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X29Y21"
    )
    port map (
      I0 => Madd_inputCnt_addsub0000_cy_12_Q,
      I1 => inputCnt_addsub0000_12_G,
      O => inputCnt_addsub0000_12_XORG_7932
    );
  inputCnt_addsub0000_12_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y21",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_addsub0000_12_CYMUXFAST_7929,
      O => Madd_inputCnt_addsub0000_cy_13_Q
    );
  inputCnt_addsub0000_12_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X29Y21",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_inputCnt_addsub0000_cy_11_Q,
      O => inputCnt_addsub0000_12_FASTCARRY_7927
    );
  inputCnt_addsub0000_12_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X29Y21"
    )
    port map (
      I0 => inputCnt_addsub0000_12_CYSELG_7915,
      I1 => inputCnt_addsub0000_12_CYSELF_7930,
      O => inputCnt_addsub0000_12_CYAND_7928
    );
  inputCnt_addsub0000_12_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X29Y21"
    )
    port map (
      IA => inputCnt_addsub0000_12_CYMUXG2_7926,
      IB => inputCnt_addsub0000_12_FASTCARRY_7927,
      SEL => inputCnt_addsub0000_12_CYAND_7928,
      O => inputCnt_addsub0000_12_CYMUXFAST_7929
    );
  inputCnt_addsub0000_12_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y21"
    )
    port map (
      IA => inputCnt_addsub0000_12_LOGIC_ZERO_7924,
      IB => inputCnt_addsub0000_12_CYMUXF2_7925,
      SEL => inputCnt_addsub0000_12_CYSELG_7915,
      O => inputCnt_addsub0000_12_CYMUXG2_7926
    );
  inputCnt_addsub0000_12_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y21",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_addsub0000_12_G,
      O => inputCnt_addsub0000_12_CYSELG_7915
    );
  inputCnt_addsub0000_14_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X29Y22"
    )
    port map (
      O => inputCnt_addsub0000_14_LOGIC_ZERO_7962
    );
  inputCnt_addsub0000_14_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y22",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_addsub0000_14_XORF_7982,
      O => inputCnt_addsub0000(14)
    );
  inputCnt_addsub0000_14_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X29Y22"
    )
    port map (
      I0 => inputCnt_addsub0000_14_CYINIT_7981,
      I1 => inputCnt_addsub0000_14_F,
      O => inputCnt_addsub0000_14_XORF_7982
    );
  inputCnt_addsub0000_14_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X29Y22"
    )
    port map (
      IA => inputCnt_addsub0000_14_LOGIC_ZERO_7962,
      IB => inputCnt_addsub0000_14_CYINIT_7981,
      SEL => inputCnt_addsub0000_14_CYSELF_7968,
      O => Madd_inputCnt_addsub0000_cy_14_Q
    );
  inputCnt_addsub0000_14_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y22"
    )
    port map (
      IA => inputCnt_addsub0000_14_LOGIC_ZERO_7962,
      IB => inputCnt_addsub0000_14_LOGIC_ZERO_7962,
      SEL => inputCnt_addsub0000_14_CYSELF_7968,
      O => inputCnt_addsub0000_14_CYMUXF2_7963
    );
  inputCnt_addsub0000_14_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X29Y22",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_inputCnt_addsub0000_cy_13_Q,
      O => inputCnt_addsub0000_14_CYINIT_7981
    );
  inputCnt_addsub0000_14_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y22",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_addsub0000_14_F,
      O => inputCnt_addsub0000_14_CYSELF_7968
    );
  inputCnt_addsub0000_14_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y22",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_addsub0000_14_XORG_7970,
      O => inputCnt_addsub0000(15)
    );
  inputCnt_addsub0000_14_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X29Y22"
    )
    port map (
      I0 => Madd_inputCnt_addsub0000_cy_14_Q,
      I1 => inputCnt_addsub0000_14_G,
      O => inputCnt_addsub0000_14_XORG_7970
    );
  inputCnt_addsub0000_14_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y22",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_addsub0000_14_CYMUXFAST_7967,
      O => Madd_inputCnt_addsub0000_cy_15_Q
    );
  inputCnt_addsub0000_14_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X29Y22",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_inputCnt_addsub0000_cy_13_Q,
      O => inputCnt_addsub0000_14_FASTCARRY_7965
    );
  inputCnt_addsub0000_14_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X29Y22"
    )
    port map (
      I0 => inputCnt_addsub0000_14_CYSELG_7953,
      I1 => inputCnt_addsub0000_14_CYSELF_7968,
      O => inputCnt_addsub0000_14_CYAND_7966
    );
  inputCnt_addsub0000_14_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X29Y22"
    )
    port map (
      IA => inputCnt_addsub0000_14_CYMUXG2_7964,
      IB => inputCnt_addsub0000_14_FASTCARRY_7965,
      SEL => inputCnt_addsub0000_14_CYAND_7966,
      O => inputCnt_addsub0000_14_CYMUXFAST_7967
    );
  inputCnt_addsub0000_14_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y22"
    )
    port map (
      IA => inputCnt_addsub0000_14_LOGIC_ZERO_7962,
      IB => inputCnt_addsub0000_14_CYMUXF2_7963,
      SEL => inputCnt_addsub0000_14_CYSELG_7953,
      O => inputCnt_addsub0000_14_CYMUXG2_7964
    );
  inputCnt_addsub0000_14_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y22",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_addsub0000_14_G,
      O => inputCnt_addsub0000_14_CYSELG_7953
    );
  inputCnt_addsub0000_16_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X29Y23"
    )
    port map (
      O => inputCnt_addsub0000_16_LOGIC_ZERO_8000
    );
  inputCnt_addsub0000_16_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y23",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_addsub0000_16_XORF_8020,
      O => inputCnt_addsub0000(16)
    );
  inputCnt_addsub0000_16_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X29Y23"
    )
    port map (
      I0 => inputCnt_addsub0000_16_CYINIT_8019,
      I1 => inputCnt_addsub0000_16_F,
      O => inputCnt_addsub0000_16_XORF_8020
    );
  inputCnt_addsub0000_16_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X29Y23"
    )
    port map (
      IA => inputCnt_addsub0000_16_LOGIC_ZERO_8000,
      IB => inputCnt_addsub0000_16_CYINIT_8019,
      SEL => inputCnt_addsub0000_16_CYSELF_8006,
      O => Madd_inputCnt_addsub0000_cy_16_Q
    );
  inputCnt_addsub0000_16_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y23"
    )
    port map (
      IA => inputCnt_addsub0000_16_LOGIC_ZERO_8000,
      IB => inputCnt_addsub0000_16_LOGIC_ZERO_8000,
      SEL => inputCnt_addsub0000_16_CYSELF_8006,
      O => inputCnt_addsub0000_16_CYMUXF2_8001
    );
  inputCnt_addsub0000_16_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X29Y23",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_inputCnt_addsub0000_cy_15_Q,
      O => inputCnt_addsub0000_16_CYINIT_8019
    );
  inputCnt_addsub0000_16_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y23",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_addsub0000_16_F,
      O => inputCnt_addsub0000_16_CYSELF_8006
    );
  inputCnt_addsub0000_16_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y23",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_addsub0000_16_XORG_8008,
      O => inputCnt_addsub0000(17)
    );
  inputCnt_addsub0000_16_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X29Y23"
    )
    port map (
      I0 => Madd_inputCnt_addsub0000_cy_16_Q,
      I1 => inputCnt_addsub0000_16_G,
      O => inputCnt_addsub0000_16_XORG_8008
    );
  inputCnt_addsub0000_16_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y23",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_addsub0000_16_CYMUXFAST_8005,
      O => Madd_inputCnt_addsub0000_cy_17_Q
    );
  inputCnt_addsub0000_16_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X29Y23",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_inputCnt_addsub0000_cy_15_Q,
      O => inputCnt_addsub0000_16_FASTCARRY_8003
    );
  inputCnt_addsub0000_16_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X29Y23"
    )
    port map (
      I0 => inputCnt_addsub0000_16_CYSELG_7991,
      I1 => inputCnt_addsub0000_16_CYSELF_8006,
      O => inputCnt_addsub0000_16_CYAND_8004
    );
  inputCnt_addsub0000_16_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X29Y23"
    )
    port map (
      IA => inputCnt_addsub0000_16_CYMUXG2_8002,
      IB => inputCnt_addsub0000_16_FASTCARRY_8003,
      SEL => inputCnt_addsub0000_16_CYAND_8004,
      O => inputCnt_addsub0000_16_CYMUXFAST_8005
    );
  inputCnt_addsub0000_16_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y23"
    )
    port map (
      IA => inputCnt_addsub0000_16_LOGIC_ZERO_8000,
      IB => inputCnt_addsub0000_16_CYMUXF2_8001,
      SEL => inputCnt_addsub0000_16_CYSELG_7991,
      O => inputCnt_addsub0000_16_CYMUXG2_8002
    );
  inputCnt_addsub0000_16_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y23",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_addsub0000_16_G,
      O => inputCnt_addsub0000_16_CYSELG_7991
    );
  inputCnt_addsub0000_18_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X29Y24"
    )
    port map (
      O => inputCnt_addsub0000_18_LOGIC_ZERO_8038
    );
  inputCnt_addsub0000_18_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y24",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_addsub0000_18_XORF_8058,
      O => inputCnt_addsub0000(18)
    );
  inputCnt_addsub0000_18_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X29Y24"
    )
    port map (
      I0 => inputCnt_addsub0000_18_CYINIT_8057,
      I1 => inputCnt_addsub0000_18_F,
      O => inputCnt_addsub0000_18_XORF_8058
    );
  inputCnt_addsub0000_18_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X29Y24"
    )
    port map (
      IA => inputCnt_addsub0000_18_LOGIC_ZERO_8038,
      IB => inputCnt_addsub0000_18_CYINIT_8057,
      SEL => inputCnt_addsub0000_18_CYSELF_8044,
      O => Madd_inputCnt_addsub0000_cy_18_Q
    );
  inputCnt_addsub0000_18_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y24"
    )
    port map (
      IA => inputCnt_addsub0000_18_LOGIC_ZERO_8038,
      IB => inputCnt_addsub0000_18_LOGIC_ZERO_8038,
      SEL => inputCnt_addsub0000_18_CYSELF_8044,
      O => inputCnt_addsub0000_18_CYMUXF2_8039
    );
  inputCnt_addsub0000_18_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X29Y24",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_inputCnt_addsub0000_cy_17_Q,
      O => inputCnt_addsub0000_18_CYINIT_8057
    );
  inputCnt_addsub0000_18_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y24",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_addsub0000_18_F,
      O => inputCnt_addsub0000_18_CYSELF_8044
    );
  inputCnt_addsub0000_18_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y24",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_addsub0000_18_XORG_8046,
      O => inputCnt_addsub0000(19)
    );
  inputCnt_addsub0000_18_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X29Y24"
    )
    port map (
      I0 => Madd_inputCnt_addsub0000_cy_18_Q,
      I1 => inputCnt_addsub0000_18_G,
      O => inputCnt_addsub0000_18_XORG_8046
    );
  inputCnt_addsub0000_18_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y24",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_addsub0000_18_CYMUXFAST_8043,
      O => Madd_inputCnt_addsub0000_cy_19_Q
    );
  inputCnt_addsub0000_18_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X29Y24",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_inputCnt_addsub0000_cy_17_Q,
      O => inputCnt_addsub0000_18_FASTCARRY_8041
    );
  inputCnt_addsub0000_18_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X29Y24"
    )
    port map (
      I0 => inputCnt_addsub0000_18_CYSELG_8029,
      I1 => inputCnt_addsub0000_18_CYSELF_8044,
      O => inputCnt_addsub0000_18_CYAND_8042
    );
  inputCnt_addsub0000_18_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X29Y24"
    )
    port map (
      IA => inputCnt_addsub0000_18_CYMUXG2_8040,
      IB => inputCnt_addsub0000_18_FASTCARRY_8041,
      SEL => inputCnt_addsub0000_18_CYAND_8042,
      O => inputCnt_addsub0000_18_CYMUXFAST_8043
    );
  inputCnt_addsub0000_18_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y24"
    )
    port map (
      IA => inputCnt_addsub0000_18_LOGIC_ZERO_8038,
      IB => inputCnt_addsub0000_18_CYMUXF2_8039,
      SEL => inputCnt_addsub0000_18_CYSELG_8029,
      O => inputCnt_addsub0000_18_CYMUXG2_8040
    );
  inputCnt_addsub0000_18_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y24",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_addsub0000_18_G,
      O => inputCnt_addsub0000_18_CYSELG_8029
    );
  inputCnt_addsub0000_20_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X29Y25"
    )
    port map (
      O => inputCnt_addsub0000_20_LOGIC_ZERO_8076
    );
  inputCnt_addsub0000_20_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y25",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_addsub0000_20_XORF_8096,
      O => inputCnt_addsub0000(20)
    );
  inputCnt_addsub0000_20_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X29Y25"
    )
    port map (
      I0 => inputCnt_addsub0000_20_CYINIT_8095,
      I1 => inputCnt_addsub0000_20_F,
      O => inputCnt_addsub0000_20_XORF_8096
    );
  inputCnt_addsub0000_20_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X29Y25"
    )
    port map (
      IA => inputCnt_addsub0000_20_LOGIC_ZERO_8076,
      IB => inputCnt_addsub0000_20_CYINIT_8095,
      SEL => inputCnt_addsub0000_20_CYSELF_8082,
      O => Madd_inputCnt_addsub0000_cy_20_Q
    );
  inputCnt_addsub0000_20_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y25"
    )
    port map (
      IA => inputCnt_addsub0000_20_LOGIC_ZERO_8076,
      IB => inputCnt_addsub0000_20_LOGIC_ZERO_8076,
      SEL => inputCnt_addsub0000_20_CYSELF_8082,
      O => inputCnt_addsub0000_20_CYMUXF2_8077
    );
  inputCnt_addsub0000_20_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X29Y25",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_inputCnt_addsub0000_cy_19_Q,
      O => inputCnt_addsub0000_20_CYINIT_8095
    );
  inputCnt_addsub0000_20_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y25",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_addsub0000_20_F,
      O => inputCnt_addsub0000_20_CYSELF_8082
    );
  inputCnt_addsub0000_20_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y25",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_addsub0000_20_XORG_8084,
      O => inputCnt_addsub0000(21)
    );
  inputCnt_addsub0000_20_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X29Y25"
    )
    port map (
      I0 => Madd_inputCnt_addsub0000_cy_20_Q,
      I1 => inputCnt_addsub0000_20_G,
      O => inputCnt_addsub0000_20_XORG_8084
    );
  inputCnt_addsub0000_20_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y25",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_addsub0000_20_CYMUXFAST_8081,
      O => Madd_inputCnt_addsub0000_cy_21_Q
    );
  inputCnt_addsub0000_20_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X29Y25",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_inputCnt_addsub0000_cy_19_Q,
      O => inputCnt_addsub0000_20_FASTCARRY_8079
    );
  inputCnt_addsub0000_20_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X29Y25"
    )
    port map (
      I0 => inputCnt_addsub0000_20_CYSELG_8067,
      I1 => inputCnt_addsub0000_20_CYSELF_8082,
      O => inputCnt_addsub0000_20_CYAND_8080
    );
  inputCnt_addsub0000_20_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X29Y25"
    )
    port map (
      IA => inputCnt_addsub0000_20_CYMUXG2_8078,
      IB => inputCnt_addsub0000_20_FASTCARRY_8079,
      SEL => inputCnt_addsub0000_20_CYAND_8080,
      O => inputCnt_addsub0000_20_CYMUXFAST_8081
    );
  inputCnt_addsub0000_20_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y25"
    )
    port map (
      IA => inputCnt_addsub0000_20_LOGIC_ZERO_8076,
      IB => inputCnt_addsub0000_20_CYMUXF2_8077,
      SEL => inputCnt_addsub0000_20_CYSELG_8067,
      O => inputCnt_addsub0000_20_CYMUXG2_8078
    );
  inputCnt_addsub0000_20_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y25",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_addsub0000_20_G,
      O => inputCnt_addsub0000_20_CYSELG_8067
    );
  inputCnt_addsub0000_22_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X29Y26"
    )
    port map (
      O => inputCnt_addsub0000_22_LOGIC_ZERO_8114
    );
  inputCnt_addsub0000_22_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y26",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_addsub0000_22_XORF_8134,
      O => inputCnt_addsub0000(22)
    );
  inputCnt_addsub0000_22_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X29Y26"
    )
    port map (
      I0 => inputCnt_addsub0000_22_CYINIT_8133,
      I1 => inputCnt_addsub0000_22_F,
      O => inputCnt_addsub0000_22_XORF_8134
    );
  inputCnt_addsub0000_22_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X29Y26"
    )
    port map (
      IA => inputCnt_addsub0000_22_LOGIC_ZERO_8114,
      IB => inputCnt_addsub0000_22_CYINIT_8133,
      SEL => inputCnt_addsub0000_22_CYSELF_8120,
      O => Madd_inputCnt_addsub0000_cy_22_Q
    );
  inputCnt_addsub0000_22_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y26"
    )
    port map (
      IA => inputCnt_addsub0000_22_LOGIC_ZERO_8114,
      IB => inputCnt_addsub0000_22_LOGIC_ZERO_8114,
      SEL => inputCnt_addsub0000_22_CYSELF_8120,
      O => inputCnt_addsub0000_22_CYMUXF2_8115
    );
  inputCnt_addsub0000_22_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X29Y26",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_inputCnt_addsub0000_cy_21_Q,
      O => inputCnt_addsub0000_22_CYINIT_8133
    );
  inputCnt_addsub0000_22_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y26",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_addsub0000_22_F,
      O => inputCnt_addsub0000_22_CYSELF_8120
    );
  inputCnt_addsub0000_22_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y26",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_addsub0000_22_XORG_8122,
      O => inputCnt_addsub0000(23)
    );
  inputCnt_addsub0000_22_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X29Y26"
    )
    port map (
      I0 => Madd_inputCnt_addsub0000_cy_22_Q,
      I1 => inputCnt_addsub0000_22_G,
      O => inputCnt_addsub0000_22_XORG_8122
    );
  inputCnt_addsub0000_22_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y26",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_addsub0000_22_CYMUXFAST_8119,
      O => Madd_inputCnt_addsub0000_cy_23_Q
    );
  inputCnt_addsub0000_22_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X29Y26",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_inputCnt_addsub0000_cy_21_Q,
      O => inputCnt_addsub0000_22_FASTCARRY_8117
    );
  inputCnt_addsub0000_22_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X29Y26"
    )
    port map (
      I0 => inputCnt_addsub0000_22_CYSELG_8105,
      I1 => inputCnt_addsub0000_22_CYSELF_8120,
      O => inputCnt_addsub0000_22_CYAND_8118
    );
  inputCnt_addsub0000_22_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X29Y26"
    )
    port map (
      IA => inputCnt_addsub0000_22_CYMUXG2_8116,
      IB => inputCnt_addsub0000_22_FASTCARRY_8117,
      SEL => inputCnt_addsub0000_22_CYAND_8118,
      O => inputCnt_addsub0000_22_CYMUXFAST_8119
    );
  inputCnt_addsub0000_22_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y26"
    )
    port map (
      IA => inputCnt_addsub0000_22_LOGIC_ZERO_8114,
      IB => inputCnt_addsub0000_22_CYMUXF2_8115,
      SEL => inputCnt_addsub0000_22_CYSELG_8105,
      O => inputCnt_addsub0000_22_CYMUXG2_8116
    );
  inputCnt_addsub0000_22_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y26",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_addsub0000_22_G,
      O => inputCnt_addsub0000_22_CYSELG_8105
    );
  inputCnt_addsub0000_24_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X29Y27"
    )
    port map (
      O => inputCnt_addsub0000_24_LOGIC_ZERO_8152
    );
  inputCnt_addsub0000_24_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y27",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_addsub0000_24_XORF_8172,
      O => inputCnt_addsub0000(24)
    );
  inputCnt_addsub0000_24_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X29Y27"
    )
    port map (
      I0 => inputCnt_addsub0000_24_CYINIT_8171,
      I1 => inputCnt_addsub0000_24_F,
      O => inputCnt_addsub0000_24_XORF_8172
    );
  inputCnt_addsub0000_24_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X29Y27"
    )
    port map (
      IA => inputCnt_addsub0000_24_LOGIC_ZERO_8152,
      IB => inputCnt_addsub0000_24_CYINIT_8171,
      SEL => inputCnt_addsub0000_24_CYSELF_8158,
      O => Madd_inputCnt_addsub0000_cy_24_Q
    );
  inputCnt_addsub0000_24_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y27"
    )
    port map (
      IA => inputCnt_addsub0000_24_LOGIC_ZERO_8152,
      IB => inputCnt_addsub0000_24_LOGIC_ZERO_8152,
      SEL => inputCnt_addsub0000_24_CYSELF_8158,
      O => inputCnt_addsub0000_24_CYMUXF2_8153
    );
  inputCnt_addsub0000_24_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X29Y27",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_inputCnt_addsub0000_cy_23_Q,
      O => inputCnt_addsub0000_24_CYINIT_8171
    );
  inputCnt_addsub0000_24_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y27",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_addsub0000_24_F,
      O => inputCnt_addsub0000_24_CYSELF_8158
    );
  inputCnt_addsub0000_24_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y27",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_addsub0000_24_XORG_8160,
      O => inputCnt_addsub0000(25)
    );
  inputCnt_addsub0000_24_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X29Y27"
    )
    port map (
      I0 => Madd_inputCnt_addsub0000_cy_24_Q,
      I1 => inputCnt_addsub0000_24_G,
      O => inputCnt_addsub0000_24_XORG_8160
    );
  inputCnt_addsub0000_24_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y27",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_addsub0000_24_CYMUXFAST_8157,
      O => Madd_inputCnt_addsub0000_cy_25_Q
    );
  inputCnt_addsub0000_24_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X29Y27",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_inputCnt_addsub0000_cy_23_Q,
      O => inputCnt_addsub0000_24_FASTCARRY_8155
    );
  inputCnt_addsub0000_24_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X29Y27"
    )
    port map (
      I0 => inputCnt_addsub0000_24_CYSELG_8143,
      I1 => inputCnt_addsub0000_24_CYSELF_8158,
      O => inputCnt_addsub0000_24_CYAND_8156
    );
  inputCnt_addsub0000_24_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X29Y27"
    )
    port map (
      IA => inputCnt_addsub0000_24_CYMUXG2_8154,
      IB => inputCnt_addsub0000_24_FASTCARRY_8155,
      SEL => inputCnt_addsub0000_24_CYAND_8156,
      O => inputCnt_addsub0000_24_CYMUXFAST_8157
    );
  inputCnt_addsub0000_24_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y27"
    )
    port map (
      IA => inputCnt_addsub0000_24_LOGIC_ZERO_8152,
      IB => inputCnt_addsub0000_24_CYMUXF2_8153,
      SEL => inputCnt_addsub0000_24_CYSELG_8143,
      O => inputCnt_addsub0000_24_CYMUXG2_8154
    );
  inputCnt_addsub0000_24_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y27",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_addsub0000_24_G,
      O => inputCnt_addsub0000_24_CYSELG_8143
    );
  inputCnt_addsub0000_26_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X29Y28"
    )
    port map (
      O => inputCnt_addsub0000_26_LOGIC_ZERO_8190
    );
  inputCnt_addsub0000_26_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_addsub0000_26_XORF_8210,
      O => inputCnt_addsub0000(26)
    );
  inputCnt_addsub0000_26_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X29Y28"
    )
    port map (
      I0 => inputCnt_addsub0000_26_CYINIT_8209,
      I1 => inputCnt_addsub0000_26_F,
      O => inputCnt_addsub0000_26_XORF_8210
    );
  inputCnt_addsub0000_26_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X29Y28"
    )
    port map (
      IA => inputCnt_addsub0000_26_LOGIC_ZERO_8190,
      IB => inputCnt_addsub0000_26_CYINIT_8209,
      SEL => inputCnt_addsub0000_26_CYSELF_8196,
      O => Madd_inputCnt_addsub0000_cy_26_Q
    );
  inputCnt_addsub0000_26_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y28"
    )
    port map (
      IA => inputCnt_addsub0000_26_LOGIC_ZERO_8190,
      IB => inputCnt_addsub0000_26_LOGIC_ZERO_8190,
      SEL => inputCnt_addsub0000_26_CYSELF_8196,
      O => inputCnt_addsub0000_26_CYMUXF2_8191
    );
  inputCnt_addsub0000_26_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X29Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_inputCnt_addsub0000_cy_25_Q,
      O => inputCnt_addsub0000_26_CYINIT_8209
    );
  inputCnt_addsub0000_26_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_addsub0000_26_F,
      O => inputCnt_addsub0000_26_CYSELF_8196
    );
  inputCnt_addsub0000_26_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_addsub0000_26_XORG_8198,
      O => inputCnt_addsub0000(27)
    );
  inputCnt_addsub0000_26_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X29Y28"
    )
    port map (
      I0 => Madd_inputCnt_addsub0000_cy_26_Q,
      I1 => inputCnt_addsub0000_26_G,
      O => inputCnt_addsub0000_26_XORG_8198
    );
  inputCnt_addsub0000_26_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_addsub0000_26_CYMUXFAST_8195,
      O => Madd_inputCnt_addsub0000_cy_27_Q
    );
  inputCnt_addsub0000_26_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X29Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_inputCnt_addsub0000_cy_25_Q,
      O => inputCnt_addsub0000_26_FASTCARRY_8193
    );
  inputCnt_addsub0000_26_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X29Y28"
    )
    port map (
      I0 => inputCnt_addsub0000_26_CYSELG_8181,
      I1 => inputCnt_addsub0000_26_CYSELF_8196,
      O => inputCnt_addsub0000_26_CYAND_8194
    );
  inputCnt_addsub0000_26_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X29Y28"
    )
    port map (
      IA => inputCnt_addsub0000_26_CYMUXG2_8192,
      IB => inputCnt_addsub0000_26_FASTCARRY_8193,
      SEL => inputCnt_addsub0000_26_CYAND_8194,
      O => inputCnt_addsub0000_26_CYMUXFAST_8195
    );
  inputCnt_addsub0000_26_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y28"
    )
    port map (
      IA => inputCnt_addsub0000_26_LOGIC_ZERO_8190,
      IB => inputCnt_addsub0000_26_CYMUXF2_8191,
      SEL => inputCnt_addsub0000_26_CYSELG_8181,
      O => inputCnt_addsub0000_26_CYMUXG2_8192
    );
  inputCnt_addsub0000_26_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_addsub0000_26_G,
      O => inputCnt_addsub0000_26_CYSELG_8181
    );
  inputCnt_addsub0000_28_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X29Y29"
    )
    port map (
      O => inputCnt_addsub0000_28_LOGIC_ZERO_8228
    );
  inputCnt_addsub0000_28_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y29",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_addsub0000_28_XORF_8248,
      O => inputCnt_addsub0000(28)
    );
  inputCnt_addsub0000_28_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X29Y29"
    )
    port map (
      I0 => inputCnt_addsub0000_28_CYINIT_8247,
      I1 => inputCnt_addsub0000_28_F,
      O => inputCnt_addsub0000_28_XORF_8248
    );
  inputCnt_addsub0000_28_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X29Y29"
    )
    port map (
      IA => inputCnt_addsub0000_28_LOGIC_ZERO_8228,
      IB => inputCnt_addsub0000_28_CYINIT_8247,
      SEL => inputCnt_addsub0000_28_CYSELF_8234,
      O => Madd_inputCnt_addsub0000_cy_28_Q
    );
  inputCnt_addsub0000_28_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y29"
    )
    port map (
      IA => inputCnt_addsub0000_28_LOGIC_ZERO_8228,
      IB => inputCnt_addsub0000_28_LOGIC_ZERO_8228,
      SEL => inputCnt_addsub0000_28_CYSELF_8234,
      O => inputCnt_addsub0000_28_CYMUXF2_8229
    );
  inputCnt_addsub0000_28_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X29Y29",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_inputCnt_addsub0000_cy_27_Q,
      O => inputCnt_addsub0000_28_CYINIT_8247
    );
  inputCnt_addsub0000_28_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y29",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_addsub0000_28_F,
      O => inputCnt_addsub0000_28_CYSELF_8234
    );
  inputCnt_addsub0000_28_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y29",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_addsub0000_28_XORG_8236,
      O => inputCnt_addsub0000(29)
    );
  inputCnt_addsub0000_28_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X29Y29"
    )
    port map (
      I0 => Madd_inputCnt_addsub0000_cy_28_Q,
      I1 => inputCnt_addsub0000_28_G,
      O => inputCnt_addsub0000_28_XORG_8236
    );
  inputCnt_addsub0000_28_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X29Y29",
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_inputCnt_addsub0000_cy_27_Q,
      O => inputCnt_addsub0000_28_FASTCARRY_8231
    );
  inputCnt_addsub0000_28_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X29Y29"
    )
    port map (
      I0 => inputCnt_addsub0000_28_CYSELG_8219,
      I1 => inputCnt_addsub0000_28_CYSELF_8234,
      O => inputCnt_addsub0000_28_CYAND_8232
    );
  inputCnt_addsub0000_28_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X29Y29"
    )
    port map (
      IA => inputCnt_addsub0000_28_CYMUXG2_8230,
      IB => inputCnt_addsub0000_28_FASTCARRY_8231,
      SEL => inputCnt_addsub0000_28_CYAND_8232,
      O => inputCnt_addsub0000_28_CYMUXFAST_8233
    );
  inputCnt_addsub0000_28_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y29"
    )
    port map (
      IA => inputCnt_addsub0000_28_LOGIC_ZERO_8228,
      IB => inputCnt_addsub0000_28_CYMUXF2_8229,
      SEL => inputCnt_addsub0000_28_CYSELG_8219,
      O => inputCnt_addsub0000_28_CYMUXG2_8230
    );
  inputCnt_addsub0000_28_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y29",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_addsub0000_28_G,
      O => inputCnt_addsub0000_28_CYSELG_8219
    );
  inputCnt_addsub0000_30_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X29Y30"
    )
    port map (
      O => inputCnt_addsub0000_30_LOGIC_ZERO_8278
    );
  inputCnt_addsub0000_30_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y30",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_addsub0000_30_XORF_8279,
      O => inputCnt_addsub0000(30)
    );
  inputCnt_addsub0000_30_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X29Y30"
    )
    port map (
      I0 => inputCnt_addsub0000_30_CYINIT_8277,
      I1 => inputCnt_addsub0000_30_F,
      O => inputCnt_addsub0000_30_XORF_8279
    );
  inputCnt_addsub0000_30_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X29Y30"
    )
    port map (
      IA => inputCnt_addsub0000_30_LOGIC_ZERO_8278,
      IB => inputCnt_addsub0000_30_CYINIT_8277,
      SEL => inputCnt_addsub0000_30_CYSELF_8268,
      O => Madd_inputCnt_addsub0000_cy_30_Q
    );
  inputCnt_addsub0000_30_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X29Y30",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_addsub0000_28_CYMUXFAST_8233,
      O => inputCnt_addsub0000_30_CYINIT_8277
    );
  inputCnt_addsub0000_30_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y30",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_addsub0000_30_F,
      O => inputCnt_addsub0000_30_CYSELF_8268
    );
  inputCnt_addsub0000_30_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y30",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_addsub0000_30_XORG_8265,
      O => inputCnt_addsub0000(31)
    );
  inputCnt_addsub0000_30_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X29Y30"
    )
    port map (
      I0 => Madd_inputCnt_addsub0000_cy_30_Q,
      I1 => inputCnt_31_rt_8262,
      O => inputCnt_addsub0000_30_XORG_8265
    );
  trivium_state_cmp_eq0000_wg_cy_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X29Y4"
    )
    port map (
      O => trivium_state_cmp_eq0000_wg_cy_1_LOGIC_ZERO_8298
    );
  trivium_state_cmp_eq0000_wg_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X29Y4"
    )
    port map (
      IA => trivium_state_cmp_eq0000_wg_cy_1_LOGIC_ZERO_8298,
      IB => trivium_state_cmp_eq0000_wg_cy_1_CYINIT_8309,
      SEL => trivium_state_cmp_eq0000_wg_cy_1_CYSELF_8303,
      O => trivium_state_cmp_eq0000_wg_cy(0)
    );
  trivium_state_cmp_eq0000_wg_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X29Y4",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_state_cmp_eq0000_wg_cy_1_BXINV_8301,
      O => trivium_state_cmp_eq0000_wg_cy_1_CYINIT_8309
    );
  trivium_state_cmp_eq0000_wg_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y4",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_state_cmp_eq0000_wg_lut(0),
      O => trivium_state_cmp_eq0000_wg_cy_1_CYSELF_8303
    );
  trivium_state_cmp_eq0000_wg_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y4",
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => trivium_state_cmp_eq0000_wg_cy_1_BXINV_8301
    );
  trivium_state_cmp_eq0000_wg_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X29Y4"
    )
    port map (
      IA => trivium_state_cmp_eq0000_wg_cy_1_LOGIC_ZERO_8298,
      IB => trivium_state_cmp_eq0000_wg_cy(0),
      SEL => trivium_state_cmp_eq0000_wg_cy_1_CYSELG_8292,
      O => trivium_state_cmp_eq0000_wg_cy_1_CYMUXG_8300
    );
  trivium_state_cmp_eq0000_wg_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y4",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_state_cmp_eq0000_wg_lut(1),
      O => trivium_state_cmp_eq0000_wg_cy_1_CYSELG_8292
    );
  trivium_state_cmp_eq0000_wg_lut_1_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X29Y4"
    )
    port map (
      ADR0 => trivium_count2(12),
      ADR1 => trivium_count2(6),
      ADR2 => trivium_count2(13),
      ADR3 => trivium_count2(11),
      O => trivium_state_cmp_eq0000_wg_lut(1)
    );
  trivium_state_cmp_eq0000_wg_cy_3_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X29Y5"
    )
    port map (
      O => trivium_state_cmp_eq0000_wg_cy_3_LOGIC_ZERO_8327
    );
  trivium_state_cmp_eq0000_wg_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y5"
    )
    port map (
      IA => trivium_state_cmp_eq0000_wg_cy_3_LOGIC_ZERO_8327,
      IB => trivium_state_cmp_eq0000_wg_cy_3_LOGIC_ZERO_8327,
      SEL => trivium_state_cmp_eq0000_wg_cy_3_CYSELF_8333,
      O => trivium_state_cmp_eq0000_wg_cy_3_CYMUXF2_8328
    );
  trivium_state_cmp_eq0000_wg_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y5",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_state_cmp_eq0000_wg_lut(2),
      O => trivium_state_cmp_eq0000_wg_cy_3_CYSELF_8333
    );
  trivium_state_cmp_eq0000_wg_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X29Y5",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_state_cmp_eq0000_wg_cy_1_CYMUXG_8300,
      O => trivium_state_cmp_eq0000_wg_cy_3_FASTCARRY_8330
    );
  trivium_state_cmp_eq0000_wg_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X29Y5"
    )
    port map (
      I0 => trivium_state_cmp_eq0000_wg_cy_3_CYSELG_8321,
      I1 => trivium_state_cmp_eq0000_wg_cy_3_CYSELF_8333,
      O => trivium_state_cmp_eq0000_wg_cy_3_CYAND_8331
    );
  trivium_state_cmp_eq0000_wg_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X29Y5"
    )
    port map (
      IA => trivium_state_cmp_eq0000_wg_cy_3_CYMUXG2_8329,
      IB => trivium_state_cmp_eq0000_wg_cy_3_FASTCARRY_8330,
      SEL => trivium_state_cmp_eq0000_wg_cy_3_CYAND_8331,
      O => trivium_state_cmp_eq0000_wg_cy_3_CYMUXFAST_8332
    );
  trivium_state_cmp_eq0000_wg_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y5"
    )
    port map (
      IA => trivium_state_cmp_eq0000_wg_cy_3_LOGIC_ZERO_8327,
      IB => trivium_state_cmp_eq0000_wg_cy_3_CYMUXF2_8328,
      SEL => trivium_state_cmp_eq0000_wg_cy_3_CYSELG_8321,
      O => trivium_state_cmp_eq0000_wg_cy_3_CYMUXG2_8329
    );
  trivium_state_cmp_eq0000_wg_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y5",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_state_cmp_eq0000_wg_lut(3),
      O => trivium_state_cmp_eq0000_wg_cy_3_CYSELG_8321
    );
  trivium_state_cmp_eq0000_wg_cy_5_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X29Y6"
    )
    port map (
      O => trivium_state_cmp_eq0000_wg_cy_5_LOGIC_ZERO_8357
    );
  trivium_state_cmp_eq0000_wg_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y6"
    )
    port map (
      IA => trivium_state_cmp_eq0000_wg_cy_5_LOGIC_ZERO_8357,
      IB => trivium_state_cmp_eq0000_wg_cy_5_LOGIC_ZERO_8357,
      SEL => trivium_state_cmp_eq0000_wg_cy_5_CYSELF_8363,
      O => trivium_state_cmp_eq0000_wg_cy_5_CYMUXF2_8358
    );
  trivium_state_cmp_eq0000_wg_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y6",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_state_cmp_eq0000_wg_lut(4),
      O => trivium_state_cmp_eq0000_wg_cy_5_CYSELF_8363
    );
  trivium_state_cmp_eq0000_wg_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X29Y6",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_state_cmp_eq0000_wg_cy_3_CYMUXFAST_8332,
      O => trivium_state_cmp_eq0000_wg_cy_5_FASTCARRY_8360
    );
  trivium_state_cmp_eq0000_wg_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X29Y6"
    )
    port map (
      I0 => trivium_state_cmp_eq0000_wg_cy_5_CYSELG_8351,
      I1 => trivium_state_cmp_eq0000_wg_cy_5_CYSELF_8363,
      O => trivium_state_cmp_eq0000_wg_cy_5_CYAND_8361
    );
  trivium_state_cmp_eq0000_wg_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X29Y6"
    )
    port map (
      IA => trivium_state_cmp_eq0000_wg_cy_5_CYMUXG2_8359,
      IB => trivium_state_cmp_eq0000_wg_cy_5_FASTCARRY_8360,
      SEL => trivium_state_cmp_eq0000_wg_cy_5_CYAND_8361,
      O => trivium_state_cmp_eq0000_wg_cy_5_CYMUXFAST_8362
    );
  trivium_state_cmp_eq0000_wg_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y6"
    )
    port map (
      IA => trivium_state_cmp_eq0000_wg_cy_5_LOGIC_ZERO_8357,
      IB => trivium_state_cmp_eq0000_wg_cy_5_CYMUXF2_8358,
      SEL => trivium_state_cmp_eq0000_wg_cy_5_CYSELG_8351,
      O => trivium_state_cmp_eq0000_wg_cy_5_CYMUXG2_8359
    );
  trivium_state_cmp_eq0000_wg_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y6",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_state_cmp_eq0000_wg_lut(5),
      O => trivium_state_cmp_eq0000_wg_cy_5_CYSELG_8351
    );
  trivium_state_cmp_eq0000_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X29Y7"
    )
    port map (
      O => trivium_state_cmp_eq0000_LOGIC_ZERO_8387
    );
  trivium_state_cmp_eq0000_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y7"
    )
    port map (
      IA => trivium_state_cmp_eq0000_LOGIC_ZERO_8387,
      IB => trivium_state_cmp_eq0000_LOGIC_ZERO_8387,
      SEL => trivium_state_cmp_eq0000_CYSELF_8393,
      O => trivium_state_cmp_eq0000_CYMUXF2_8388
    );
  trivium_state_cmp_eq0000_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y7",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_state_cmp_eq0000_wg_lut(6),
      O => trivium_state_cmp_eq0000_CYSELF_8393
    );
  trivium_state_cmp_eq0000_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y7",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_state_cmp_eq0000_CYMUXFAST_8392,
      O => trivium_state_cmp_eq0000
    );
  trivium_state_cmp_eq0000_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X29Y7",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_state_cmp_eq0000_wg_cy_5_CYMUXFAST_8362,
      O => trivium_state_cmp_eq0000_FASTCARRY_8390
    );
  trivium_state_cmp_eq0000_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X29Y7"
    )
    port map (
      I0 => trivium_state_cmp_eq0000_CYSELG_8381,
      I1 => trivium_state_cmp_eq0000_CYSELF_8393,
      O => trivium_state_cmp_eq0000_CYAND_8391
    );
  trivium_state_cmp_eq0000_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X29Y7"
    )
    port map (
      IA => trivium_state_cmp_eq0000_CYMUXG2_8389,
      IB => trivium_state_cmp_eq0000_FASTCARRY_8390,
      SEL => trivium_state_cmp_eq0000_CYAND_8391,
      O => trivium_state_cmp_eq0000_CYMUXFAST_8392
    );
  trivium_state_cmp_eq0000_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y7"
    )
    port map (
      IA => trivium_state_cmp_eq0000_LOGIC_ZERO_8387,
      IB => trivium_state_cmp_eq0000_CYMUXF2_8388,
      SEL => trivium_state_cmp_eq0000_CYSELG_8381,
      O => trivium_state_cmp_eq0000_CYMUXG2_8389
    );
  trivium_state_cmp_eq0000_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y7",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_state_cmp_eq0000_wg_lut(7),
      O => trivium_state_cmp_eq0000_CYSELG_8381
    );
  trivium_state_cmp_eq0000_wg_lut_7_Q : X_LUT4
    generic map(
      INIT => X"0002",
      LOC => "SLICE_X29Y7"
    )
    port map (
      ADR0 => trivium_count2(0),
      ADR1 => trivium_count2(30),
      ADR2 => trivium_count2(31),
      ADR3 => trivium_count2(29),
      O => trivium_state_cmp_eq0000_wg_lut(7)
    );
  trivium_Mcompar_state_cmp_ge0000_cy_1_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X27Y7"
    )
    port map (
      O => trivium_Mcompar_state_cmp_ge0000_cy_1_LOGIC_ONE_8414
    );
  trivium_Mcompar_state_cmp_ge0000_cy_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X27Y7"
    )
    port map (
      O => trivium_Mcompar_state_cmp_ge0000_cy_1_LOGIC_ZERO_8429
    );
  trivium_Mcompar_state_cmp_ge0000_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X27Y7"
    )
    port map (
      IA => trivium_Mcompar_state_cmp_ge0000_cy_1_LOGIC_ZERO_8429,
      IB => trivium_Mcompar_state_cmp_ge0000_cy_1_CYINIT_8428,
      SEL => trivium_Mcompar_state_cmp_ge0000_cy_1_CYSELF_8419,
      O => trivium_Mcompar_state_cmp_ge0000_cy(0)
    );
  trivium_Mcompar_state_cmp_ge0000_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X27Y7",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcompar_state_cmp_ge0000_cy_1_BXINV_8417,
      O => trivium_Mcompar_state_cmp_ge0000_cy_1_CYINIT_8428
    );
  trivium_Mcompar_state_cmp_ge0000_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y7",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_7_rt,
      O => trivium_Mcompar_state_cmp_ge0000_cy_1_CYSELF_8419
    );
  trivium_Mcompar_state_cmp_ge0000_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y7",
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => trivium_Mcompar_state_cmp_ge0000_cy_1_BXINV_8417
    );
  trivium_Mcompar_state_cmp_ge0000_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X27Y7"
    )
    port map (
      IA => trivium_Mcompar_state_cmp_ge0000_cy_1_LOGIC_ONE_8414,
      IB => trivium_Mcompar_state_cmp_ge0000_cy(0),
      SEL => trivium_Mcompar_state_cmp_ge0000_cy_1_CYSELG_8406,
      O => trivium_Mcompar_state_cmp_ge0000_cy_1_CYMUXG_8416
    );
  trivium_Mcompar_state_cmp_ge0000_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y7",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcompar_state_cmp_ge0000_lut_1_Q_8405,
      O => trivium_Mcompar_state_cmp_ge0000_cy_1_CYSELG_8406
    );
  trivium_count_7_rt_1 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X27Y7"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivium_count(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_count_7_rt
    );
  trivium_Mcompar_state_cmp_ge0000_cy_3_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X27Y8"
    )
    port map (
      O => trivium_Mcompar_state_cmp_ge0000_cy_3_LOGIC_ONE_8444
    );
  trivium_Mcompar_state_cmp_ge0000_cy_3_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X27Y8"
    )
    port map (
      O => trivium_Mcompar_state_cmp_ge0000_cy_3_LOGIC_ZERO_8460
    );
  trivium_Mcompar_state_cmp_ge0000_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y8"
    )
    port map (
      IA => trivium_Mcompar_state_cmp_ge0000_cy_3_LOGIC_ZERO_8460,
      IB => trivium_Mcompar_state_cmp_ge0000_cy_3_LOGIC_ZERO_8460,
      SEL => trivium_Mcompar_state_cmp_ge0000_cy_3_CYSELF_8450,
      O => trivium_Mcompar_state_cmp_ge0000_cy_3_CYMUXF2_8445
    );
  trivium_Mcompar_state_cmp_ge0000_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y8",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_10_rt,
      O => trivium_Mcompar_state_cmp_ge0000_cy_3_CYSELF_8450
    );
  trivium_Mcompar_state_cmp_ge0000_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X27Y8",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcompar_state_cmp_ge0000_cy_1_CYMUXG_8416,
      O => trivium_Mcompar_state_cmp_ge0000_cy_3_FASTCARRY_8447
    );
  trivium_Mcompar_state_cmp_ge0000_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X27Y8"
    )
    port map (
      I0 => trivium_Mcompar_state_cmp_ge0000_cy_3_CYSELG_8438,
      I1 => trivium_Mcompar_state_cmp_ge0000_cy_3_CYSELF_8450,
      O => trivium_Mcompar_state_cmp_ge0000_cy_3_CYAND_8448
    );
  trivium_Mcompar_state_cmp_ge0000_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X27Y8"
    )
    port map (
      IA => trivium_Mcompar_state_cmp_ge0000_cy_3_CYMUXG2_8446,
      IB => trivium_Mcompar_state_cmp_ge0000_cy_3_FASTCARRY_8447,
      SEL => trivium_Mcompar_state_cmp_ge0000_cy_3_CYAND_8448,
      O => trivium_Mcompar_state_cmp_ge0000_cy_3_CYMUXFAST_8449
    );
  trivium_Mcompar_state_cmp_ge0000_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y8"
    )
    port map (
      IA => trivium_Mcompar_state_cmp_ge0000_cy_3_LOGIC_ONE_8444,
      IB => trivium_Mcompar_state_cmp_ge0000_cy_3_CYMUXF2_8445,
      SEL => trivium_Mcompar_state_cmp_ge0000_cy_3_CYSELG_8438,
      O => trivium_Mcompar_state_cmp_ge0000_cy_3_CYMUXG2_8446
    );
  trivium_Mcompar_state_cmp_ge0000_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y8",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcompar_state_cmp_ge0000_lut_3_Q_8437,
      O => trivium_Mcompar_state_cmp_ge0000_cy_3_CYSELG_8438
    );
  trivium_Mcompar_state_cmp_ge0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X27Y9"
    )
    port map (
      ADR0 => trivium_count(18),
      ADR1 => trivium_count(17),
      ADR2 => trivium_count(16),
      ADR3 => trivium_count(15),
      O => trivium_Mcompar_state_cmp_ge0000_lut_4_Q_8485
    );
  trivium_Mcompar_state_cmp_ge0000_cy_5_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X27Y9"
    )
    port map (
      O => trivium_Mcompar_state_cmp_ge0000_cy_5_LOGIC_ONE_8478
    );
  trivium_Mcompar_state_cmp_ge0000_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y9"
    )
    port map (
      IA => trivium_Mcompar_state_cmp_ge0000_cy_5_LOGIC_ONE_8478,
      IB => trivium_Mcompar_state_cmp_ge0000_cy_5_LOGIC_ONE_8478,
      SEL => trivium_Mcompar_state_cmp_ge0000_cy_5_CYSELF_8484,
      O => trivium_Mcompar_state_cmp_ge0000_cy_5_CYMUXF2_8479
    );
  trivium_Mcompar_state_cmp_ge0000_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y9",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcompar_state_cmp_ge0000_lut_4_Q_8485,
      O => trivium_Mcompar_state_cmp_ge0000_cy_5_CYSELF_8484
    );
  trivium_Mcompar_state_cmp_ge0000_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X27Y9",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcompar_state_cmp_ge0000_cy_3_CYMUXFAST_8449,
      O => trivium_Mcompar_state_cmp_ge0000_cy_5_FASTCARRY_8481
    );
  trivium_Mcompar_state_cmp_ge0000_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X27Y9"
    )
    port map (
      I0 => trivium_Mcompar_state_cmp_ge0000_cy_5_CYSELG_8472,
      I1 => trivium_Mcompar_state_cmp_ge0000_cy_5_CYSELF_8484,
      O => trivium_Mcompar_state_cmp_ge0000_cy_5_CYAND_8482
    );
  trivium_Mcompar_state_cmp_ge0000_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X27Y9"
    )
    port map (
      IA => trivium_Mcompar_state_cmp_ge0000_cy_5_CYMUXG2_8480,
      IB => trivium_Mcompar_state_cmp_ge0000_cy_5_FASTCARRY_8481,
      SEL => trivium_Mcompar_state_cmp_ge0000_cy_5_CYAND_8482,
      O => trivium_Mcompar_state_cmp_ge0000_cy_5_CYMUXFAST_8483
    );
  trivium_Mcompar_state_cmp_ge0000_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y9"
    )
    port map (
      IA => trivium_Mcompar_state_cmp_ge0000_cy_5_LOGIC_ONE_8478,
      IB => trivium_Mcompar_state_cmp_ge0000_cy_5_CYMUXF2_8479,
      SEL => trivium_Mcompar_state_cmp_ge0000_cy_5_CYSELG_8472,
      O => trivium_Mcompar_state_cmp_ge0000_cy_5_CYMUXG2_8480
    );
  trivium_Mcompar_state_cmp_ge0000_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y9",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcompar_state_cmp_ge0000_lut_5_Q_8471,
      O => trivium_Mcompar_state_cmp_ge0000_cy_5_CYSELG_8472
    );
  trivium_Mcompar_state_cmp_ge0000_cy_7_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X27Y10"
    )
    port map (
      O => trivium_Mcompar_state_cmp_ge0000_cy_7_LOGIC_ONE_8508
    );
  trivium_Mcompar_state_cmp_ge0000_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y10"
    )
    port map (
      IA => trivium_Mcompar_state_cmp_ge0000_cy_7_LOGIC_ONE_8508,
      IB => trivium_Mcompar_state_cmp_ge0000_cy_7_LOGIC_ONE_8508,
      SEL => trivium_Mcompar_state_cmp_ge0000_cy_7_CYSELF_8514,
      O => trivium_Mcompar_state_cmp_ge0000_cy_7_CYMUXF2_8509
    );
  trivium_Mcompar_state_cmp_ge0000_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcompar_state_cmp_ge0000_lut_6_Q_8515,
      O => trivium_Mcompar_state_cmp_ge0000_cy_7_CYSELF_8514
    );
  trivium_Mcompar_state_cmp_ge0000_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X27Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcompar_state_cmp_ge0000_cy_5_CYMUXFAST_8483,
      O => trivium_Mcompar_state_cmp_ge0000_cy_7_FASTCARRY_8511
    );
  trivium_Mcompar_state_cmp_ge0000_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X27Y10"
    )
    port map (
      I0 => trivium_Mcompar_state_cmp_ge0000_cy_7_CYSELG_8502,
      I1 => trivium_Mcompar_state_cmp_ge0000_cy_7_CYSELF_8514,
      O => trivium_Mcompar_state_cmp_ge0000_cy_7_CYAND_8512
    );
  trivium_Mcompar_state_cmp_ge0000_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X27Y10"
    )
    port map (
      IA => trivium_Mcompar_state_cmp_ge0000_cy_7_CYMUXG2_8510,
      IB => trivium_Mcompar_state_cmp_ge0000_cy_7_FASTCARRY_8511,
      SEL => trivium_Mcompar_state_cmp_ge0000_cy_7_CYAND_8512,
      O => trivium_Mcompar_state_cmp_ge0000_cy_7_CYMUXFAST_8513
    );
  trivium_Mcompar_state_cmp_ge0000_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X27Y10"
    )
    port map (
      IA => trivium_Mcompar_state_cmp_ge0000_cy_7_LOGIC_ONE_8508,
      IB => trivium_Mcompar_state_cmp_ge0000_cy_7_CYMUXF2_8509,
      SEL => trivium_Mcompar_state_cmp_ge0000_cy_7_CYSELG_8502,
      O => trivium_Mcompar_state_cmp_ge0000_cy_7_CYMUXG2_8510
    );
  trivium_Mcompar_state_cmp_ge0000_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X27Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcompar_state_cmp_ge0000_lut_7_Q_8501,
      O => trivium_Mcompar_state_cmp_ge0000_cy_7_CYSELG_8502
    );
  trivium_state_cmp_ge0000_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X27Y11"
    )
    port map (
      O => trivium_state_cmp_ge0000_LOGIC_ZERO_8535
    );
  trivium_state_cmp_ge0000_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X27Y11"
    )
    port map (
      IA => trivium_state_cmp_ge0000_LOGIC_ZERO_8535,
      IB => trivium_state_cmp_ge0000_CYINIT_8534,
      SEL => trivium_state_cmp_ge0000_CYSELF_8525,
      O => trivium_state_cmp_ge0000
    );
  trivium_state_cmp_ge0000_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X27Y11",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcompar_state_cmp_ge0000_cy_7_CYMUXFAST_8513,
      O => trivium_state_cmp_ge0000_CYINIT_8534
    );
  trivium_state_cmp_ge0000_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X27Y11",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcompar_state_cmp_ge0000_lut_8_Q,
      O => trivium_state_cmp_ge0000_CYSELF_8525
    );
  trivium_s_reg_2431_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y8",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mshreg_s_reg_243_3_8576,
      O => trivium_s_reg_2431_DXMUX_8579
    );
  trivium_s_reg_2431_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y8",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_2431_GMC15,
      O => trivium_s_reg_2431_DIF_MUX_8568
    );
  trivium_s_reg_2431_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y8",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mshreg_s_reg_243_1_FMC15,
      O => trivium_s_reg_2431_DIG_MUX_8553
    );
  trivium_s_reg_2431_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y8",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_2431_SRINV_8545
    );
  trivium_s_reg_2431_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y8",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_2431_CLKINV_8552
    );
  trivium_s_reg_2431_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y8",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_2431_CEINV_8551
    );
  trivium_Mshreg_s_reg_243_1_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y9",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mshreg_s_reg_243_1_GMC15,
      O => trivium_Mshreg_s_reg_243_1_DIF_MUX_8611
    );
  trivium_Mshreg_s_reg_243_1_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y9",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_178_F5MUX_9126,
      O => trivium_Mshreg_s_reg_243_1_DIG_MUX_8596
    );
  trivium_Mshreg_s_reg_243_1_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y9",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_Mshreg_s_reg_243_1_SRINV_8588
    );
  trivium_Mshreg_s_reg_243_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y9",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_Mshreg_s_reg_243_1_CLKINV_8594
    );
  trivium_s_reg_2641_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y9",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mshreg_s_reg_264_1_8667,
      O => trivium_s_reg_2641_DXMUX_8670
    );
  trivium_s_reg_2641_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y9",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_2641_GMC15,
      O => trivium_s_reg_2641_DIF_MUX_8659
    );
  trivium_s_reg_2641_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y9",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_243_Q,
      O => trivium_s_reg_2641_DIG_MUX_8644
    );
  trivium_s_reg_2641_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y9",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_2641_SRINV_8635
    );
  trivium_s_reg_2641_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y9",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_2641_CLKINV_8642
    );
  trivium_s_reg_2641_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y9",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_2641_CEINV_8641
    );
  trivium_s_reg_2851_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y7",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mshreg_s_reg_285_1_8716,
      O => trivium_s_reg_2851_DXMUX_8719
    );
  trivium_s_reg_2851_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y7",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_2851_GMC15,
      O => trivium_s_reg_2851_DIF_MUX_8708
    );
  trivium_s_reg_2851_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y7",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_264_Q,
      O => trivium_s_reg_2851_DIG_MUX_8693
    );
  trivium_s_reg_2851_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y7",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_2851_SRINV_8684
    );
  trivium_s_reg_2851_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y7",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_2851_CLKINV_8691
    );
  trivium_s_reg_2851_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y7",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_2851_CEINV_8690
    );
  skp_PULLUP : X_PU
    generic map(
      LOC => "PAD72"
    )
    port map (
      O => NlwRenamedSig_IO_skp
    );
  skp_IBUF : X_BUF
    generic map(
      LOC => "PAD72",
      PATHPULSE => 638 ps
    )
    port map (
      I => NlwRenamedSig_IO_skp,
      O => skp_INBUF
    );
  nxt_PULLUP : X_PU
    generic map(
      LOC => "PAD11"
    )
    port map (
      O => NlwRenamedSig_IO_nxt
    );
  nxt_IBUF : X_BUF
    generic map(
      LOC => "PAD11",
      PATHPULSE => 638 ps
    )
    port map (
      I => NlwRenamedSig_IO_nxt,
      O => nxt_INBUF
    );
  rst_PULLUP : X_PU
    generic map(
      LOC => "IPAD36"
    )
    port map (
      O => NlwRenamedSig_IO_rst
    );
  rst_IBUF : X_BUF
    generic map(
      LOC => "IPAD36",
      PATHPULSE => 638 ps
    )
    port map (
      I => NlwRenamedSig_IO_rst,
      O => rst_INBUF
    );
  AN_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD33"
    )
    port map (
      I => AN_0_O,
      O => AN(0)
    );
  AN_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD44"
    )
    port map (
      I => AN_1_O,
      O => AN(1)
    );
  AN_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD51"
    )
    port map (
      I => AN_2_O,
      O => AN(2)
    );
  AN_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD45"
    )
    port map (
      I => AN_3_O,
      O => AN(3)
    );
  segment_a_i_OBUF : X_OBUF
    generic map(
      LOC => "PAD48"
    )
    port map (
      I => segment_a_i_O,
      O => segment_a_i
    );
  segment_b_i_OBUF : X_OBUF
    generic map(
      LOC => "PAD39"
    )
    port map (
      I => segment_b_i_O,
      O => segment_b_i
    );
  segment_c_i_OBUF : X_OBUF
    generic map(
      LOC => "PAD53"
    )
    port map (
      I => segment_c_i_O,
      O => segment_c_i
    );
  segment_d_i_OBUF : X_OBUF
    generic map(
      LOC => "PAD59"
    )
    port map (
      I => segment_d_i_O,
      O => segment_d_i
    );
  segment_e_i_OBUF : X_OBUF
    generic map(
      LOC => "PAD56"
    )
    port map (
      I => segment_e_i_O,
      O => segment_e_i
    );
  segment_f_i_OBUF : X_OBUF
    generic map(
      LOC => "PAD49"
    )
    port map (
      I => segment_f_i_O,
      O => segment_f_i
    );
  segment_g_i_OBUF : X_OBUF
    generic map(
      LOC => "PAD52"
    )
    port map (
      I => segment_g_i_O,
      O => segment_g_i
    );
  clk_25_BUFGP_IBUFG : X_BUF
    generic map(
      LOC => "IPAD13",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25,
      O => clk_25_INBUF
    );
  input_0_IBUF : X_BUF
    generic map(
      LOC => "IPAD60",
      PATHPULSE => 638 ps
    )
    port map (
      I => input(0),
      O => input_0_INBUF
    );
  input_1_IBUF : X_BUF
    generic map(
      LOC => "PAD83",
      PATHPULSE => 638 ps
    )
    port map (
      I => input(1),
      O => input_1_INBUF
    );
  input_2_IBUF : X_BUF
    generic map(
      LOC => "IPAD86",
      PATHPULSE => 638 ps
    )
    port map (
      I => input(2),
      O => input_2_INBUF
    );
  input_3_IBUF : X_BUF
    generic map(
      LOC => "IPAD3",
      PATHPULSE => 638 ps
    )
    port map (
      I => input(3),
      O => input_3_INBUF
    );
  input_4_IBUF : X_BUF
    generic map(
      LOC => "PAD94",
      PATHPULSE => 638 ps
    )
    port map (
      I => input(4),
      O => input_4_INBUF
    );
  input_5_IBUF : X_BUF
    generic map(
      LOC => "PAD99",
      PATHPULSE => 638 ps
    )
    port map (
      I => input(5),
      O => input_5_INBUF
    );
  input_6_IBUF : X_BUF
    generic map(
      LOC => "IPAD100",
      PATHPULSE => 638 ps
    )
    port map (
      I => input(6),
      O => input_6_INBUF
    );
  input_7_IBUF : X_BUF
    generic map(
      LOC => "IPAD73",
      PATHPULSE => 638 ps
    )
    port map (
      I => input(7),
      O => input_7_INBUF
    );
  swtch_led_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD69"
    )
    port map (
      I => swtch_led_0_O,
      O => swtch_led(0)
    );
  swtch_led_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD58"
    )
    port map (
      I => swtch_led_1_O,
      O => swtch_led(1)
    );
  swtch_led_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD64"
    )
    port map (
      I => swtch_led_2_O,
      O => swtch_led(2)
    );
  swtch_led_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD65"
    )
    port map (
      I => swtch_led_3_O,
      O => swtch_led(3)
    );
  swtch_led_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD68"
    )
    port map (
      I => swtch_led_4_O,
      O => swtch_led(4)
    );
  swtch_led_5_OBUF : X_OBUF
    generic map(
      LOC => "PAD71"
    )
    port map (
      I => swtch_led_5_O,
      O => swtch_led(5)
    );
  swtch_led_6_OBUF : X_OBUF
    generic map(
      LOC => "PAD70"
    )
    port map (
      I => swtch_led_6_O,
      O => swtch_led(6)
    );
  swtch_led_7_OBUF : X_OBUF
    generic map(
      LOC => "PAD96"
    )
    port map (
      I => swtch_led_7_O,
      O => swtch_led(7)
    );
  clk_25_BUFGP_BUFG : X_BUFGMUX
    generic map(
      LOC => "BUFGMUX_X2Y11"
    )
    port map (
      I0 => clk_25_BUFGP_BUFG_I0_INV,
      I1 => GND,
      S => clk_25_BUFGP_BUFG_S_INVNOT,
      O => clk_25_BUFGP
    );
  clk_25_BUFGP_BUFG_SINV : X_INV
    generic map(
      LOC => "BUFGMUX_X2Y11",
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => clk_25_BUFGP_BUFG_S_INVNOT
    );
  clk_25_BUFGP_BUFG_I0_USED : X_BUF
    generic map(
      LOC => "BUFGMUX_X2Y11",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_INBUF,
      O => clk_25_BUFGP_BUFG_I0_INV
    );
  segment_c_i_OBUF_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X28Y7"
    )
    port map (
      IA => hex2_7seg_Mrom_segment_data4,
      IB => segment_c_i_OBUF_F,
      SEL => segment_c_i_OBUF_BXINV_8965,
      O => segment_c_i_OBUF_F5MUX_8976
    );
  segment_c_i_OBUF_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y7",
      PATHPULSE => 638 ps
    )
    port map (
      I => hex_digit_i(4),
      O => segment_c_i_OBUF_BXINV_8965
    );
  segment_b_i_OBUF_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X28Y12"
    )
    port map (
      IA => hex2_7seg_Mrom_segment_data5,
      IB => segment_b_i_OBUF_F,
      SEL => segment_b_i_OBUF_BXINV_8990,
      O => segment_b_i_OBUF_F5MUX_9001
    );
  segment_b_i_OBUF_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => hex_digit_i(4),
      O => segment_b_i_OBUF_BXINV_8990
    );
  segment_a_i_OBUF_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X28Y8"
    )
    port map (
      IA => hex2_7seg_Mrom_segment_data6,
      IB => segment_a_i_OBUF_F,
      SEL => segment_a_i_OBUF_BXINV_9015,
      O => segment_a_i_OBUF_F5MUX_9026
    );
  segment_a_i_OBUF_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y8",
      PATHPULSE => 638 ps
    )
    port map (
      I => hex_digit_i(4),
      O => segment_a_i_OBUF_BXINV_9015
    );
  segment_g_i_OBUF_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X28Y9"
    )
    port map (
      IA => N73,
      IB => N74,
      SEL => segment_g_i_OBUF_BXINV_9044,
      O => segment_g_i_OBUF_F5MUX_9051
    );
  segment_g_i_OBUF_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y9",
      PATHPULSE => 638 ps
    )
    port map (
      I => hex_digit_i(1),
      O => segment_g_i_OBUF_BXINV_9044
    );
  segment_e_i_OBUF_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X28Y5"
    )
    port map (
      IA => N67,
      IB => N68,
      SEL => segment_e_i_OBUF_BXINV_9068,
      O => segment_e_i_OBUF_F5MUX_9076
    );
  segment_e_i_OBUF_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y5",
      PATHPULSE => 638 ps
    )
    port map (
      I => hex_digit_i(1),
      O => segment_e_i_OBUF_BXINV_9068
    );
  segment_d_i_OBUF_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X26Y5"
    )
    port map (
      IA => N71,
      IB => N72,
      SEL => segment_d_i_OBUF_BXINV_9094,
      O => segment_d_i_OBUF_F5MUX_9101
    );
  segment_d_i_OBUF_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y5",
      PATHPULSE => 638 ps
    )
    port map (
      I => hex_digit_i(1),
      O => segment_d_i_OBUF_BXINV_9094
    );
  trivium_s_178_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X20Y10"
    )
    port map (
      IA => trivium_Mxor_s_178_xo_0_11_9117,
      IB => trivium_Mxor_s_178_xo_0_1,
      SEL => trivium_s_178_BXINV_9119,
      O => trivium_s_178_F5MUX_9126
    );
  trivium_s_178_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_264_Q,
      O => trivium_s_178_BXINV_9119
    );
  segment_f_i_OBUF_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X29Y9"
    )
    port map (
      IA => N69,
      IB => N70,
      SEL => segment_f_i_OBUF_BXINV_9144,
      O => segment_f_i_OBUF_F5MUX_9151
    );
  segment_f_i_OBUF_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y9",
      PATHPULSE => 638 ps
    )
    port map (
      I => hex_digit_i(0),
      O => segment_f_i_OBUF_BXINV_9144
    );
  hex_digit_i_mux0004_1_54_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => hex_digit_i_mux0004_1_54_F5MUX_9176,
      O => hex_digit_i_mux0004_1_54
    );
  hex_digit_i_mux0004_1_54_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X22Y14"
    )
    port map (
      IA => N65,
      IB => N66,
      SEL => hex_digit_i_mux0004_1_54_BXINV_9169,
      O => hex_digit_i_mux0004_1_54_F5MUX_9176
    );
  hex_digit_i_mux0004_1_54_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => LED_flash_cnt(8),
      O => hex_digit_i_mux0004_1_54_BXINV_9169
    );
  N53_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y16",
      PATHPULSE => 638 ps
    )
    port map (
      I => N53,
      O => N53_0
    );
  N53_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y16",
      PATHPULSE => 638 ps
    )
    port map (
      I => AN_or0000_pack_1,
      O => AN_or0000
    );
  hex_digit_i_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => hex_digit_i_mux0004(4),
      O => hex_digit_i_4_DXMUX_9230
    );
  hex_digit_i_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => hex_digit_i_mux0004_4_SW1_O_pack_1,
      O => hex_digit_i_mux0004_4_SW1_O
    );
  hex_digit_i_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => hex_digit_i_4_CLKINV_9213
    );
  key_not0001_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y18",
      PATHPULSE => 638 ps
    )
    port map (
      I => key_not0001,
      O => key_not0001_0
    );
  key_not0001_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y18",
      PATHPULSE => 638 ps
    )
    port map (
      I => key_and0000_pack_1,
      O => key_and0000
    );
  inputCnt_mux0000_30_12_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y19",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_mux0000_30_12_9282,
      O => inputCnt_mux0000_30_12_0
    );
  inputCnt_mux0000_30_12_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y19",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_and0000_pack_1,
      O => inputCnt_and0000
    );
  inputCnt_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y18",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_mux0000(30),
      O => inputCnt_1_DXMUX_9313
    );
  inputCnt_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y18",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_mux0000_28_15_pack_2,
      O => inputCnt_mux0000_28_15
    );
  inputCnt_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y18",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => inputCnt_1_CLKINV_9295
    );
  inputCnt_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y17",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_mux0000(28),
      O => inputCnt_3_DXMUX_9348
    );
  inputCnt_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y17",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_mux0000_28_12_O_pack_3,
      O => inputCnt_mux0000_28_12_O
    );
  inputCnt_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y17",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => inputCnt_3_CLKINV_9332
    );
  hex_digit_i_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => hex_digit_i_mux0004(0),
      O => hex_digit_i_0_DXMUX_9383
    );
  hex_digit_i_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => hex_digit_i_mux0004_0_19_O_pack_1,
      O => hex_digit_i_mux0004_0_19_O
    );
  hex_digit_i_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => hex_digit_i_0_CLKINV_9367
    );
  hex_digit_i_mux0004_0_65_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y15",
      PATHPULSE => 638 ps
    )
    port map (
      I => hex_digit_i_mux0004_0_65_9411,
      O => hex_digit_i_mux0004_0_65_0
    );
  hex_digit_i_mux0004_0_65_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y15",
      PATHPULSE => 638 ps
    )
    port map (
      I => hex_digit_i_mux0004_0_65_SW0_O_pack_1,
      O => hex_digit_i_mux0004_0_65_SW0_O
    );
  hex_digit_i_mux0004_3_15 : X_LUT4
    generic map(
      INIT => X"D080",
      LOC => "SLICE_X21Y12"
    )
    port map (
      ADR0 => LED_flash_cnt(9),
      ADR1 => trivium_z_reg(7),
      ADR2 => hex_digit_i_mux0004_2_10,
      ADR3 => trivium_z_reg(15),
      O => hex_digit_i_mux0004_3_15_9435
    );
  hex_digit_i_mux0004_3_15_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => hex_digit_i_mux0004_3_15_9435,
      O => hex_digit_i_mux0004_3_15_0
    );
  hex_digit_i_mux0004_3_15_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X21Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => hex_digit_i_mux0004_2_10_pack_1,
      O => hex_digit_i_mux0004_2_10
    );
  hex_digit_i_mux0004_2_45 : X_LUT4
    generic map(
      INIT => X"FE0E",
      LOC => "SLICE_X24Y12"
    )
    port map (
      ADR0 => AN_or0000,
      ADR1 => trivium_z_reg(10),
      ADR2 => LED_flash_cnt(9),
      ADR3 => N55_0,
      O => hex_digit_i_mux0004_2_45_O_pack_1
    );
  hex_digit_i_mux0004_2_64 : X_LUT4
    generic map(
      INIT => X"FEFC",
      LOC => "SLICE_X24Y12"
    )
    port map (
      ADR0 => LED_flash_cnt(8),
      ADR1 => hex_digit_i_mux0004_2_15_0,
      ADR2 => hex_digit_i_mux0004_0_39_0,
      ADR3 => hex_digit_i_mux0004_2_45_O,
      O => hex_digit_i_mux0004(2)
    );
  hex_digit_i_2_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X24Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => hex_digit_i_2_FFX_RST
    );
  hex_digit_i_2 : X_FF
    generic map(
      LOC => "SLICE_X24Y12",
      INIT => '0'
    )
    port map (
      I => hex_digit_i_2_DXMUX_9466,
      CE => VCC,
      CLK => hex_digit_i_2_CLKINV_9450,
      SET => GND,
      RST => hex_digit_i_2_FFX_RST,
      O => hex_digit_i(2)
    );
  hex_digit_i_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => hex_digit_i_mux0004(2),
      O => hex_digit_i_2_DXMUX_9466
    );
  hex_digit_i_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => hex_digit_i_mux0004_2_45_O_pack_1,
      O => hex_digit_i_mux0004_2_45_O
    );
  hex_digit_i_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => hex_digit_i_2_CLKINV_9450
    );
  hex_digit_i_mux0004_3_45 : X_LUT4
    generic map(
      INIT => X"F3E2",
      LOC => "SLICE_X24Y13"
    )
    port map (
      ADR0 => AN_or0000,
      ADR1 => LED_flash_cnt(9),
      ADR2 => N53_0,
      ADR3 => trivium_z_reg(11),
      O => hex_digit_i_mux0004_3_45_O_pack_1
    );
  hex_digit_i_mux0004_3_64 : X_LUT4
    generic map(
      INIT => X"FFEA",
      LOC => "SLICE_X24Y13"
    )
    port map (
      ADR0 => hex_digit_i_mux0004_0_39_0,
      ADR1 => LED_flash_cnt(8),
      ADR2 => hex_digit_i_mux0004_3_45_O,
      ADR3 => hex_digit_i_mux0004_3_15_0,
      O => hex_digit_i_mux0004(3)
    );
  hex_digit_i_3_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X24Y13",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => hex_digit_i_3_FFX_RST
    );
  hex_digit_i_3 : X_FF
    generic map(
      LOC => "SLICE_X24Y13",
      INIT => '0'
    )
    port map (
      I => hex_digit_i_3_DXMUX_9501,
      CE => VCC,
      CLK => hex_digit_i_3_CLKINV_9485,
      SET => GND,
      RST => hex_digit_i_3_FFX_RST,
      O => hex_digit_i(3)
    );
  hex_digit_i_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y13",
      PATHPULSE => 638 ps
    )
    port map (
      I => hex_digit_i_mux0004(3),
      O => hex_digit_i_3_DXMUX_9501
    );
  hex_digit_i_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y13",
      PATHPULSE => 638 ps
    )
    port map (
      I => hex_digit_i_mux0004_3_45_O_pack_1,
      O => hex_digit_i_mux0004_3_45_O
    );
  hex_digit_i_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y13",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => hex_digit_i_3_CLKINV_9485
    );
  inputCnt_mux0000_0_21 : X_LUT4
    generic map(
      INIT => X"0020",
      LOC => "SLICE_X26Y23"
    )
    port map (
      ADR0 => AN_or0000,
      ADR1 => state_cmp_eq0000,
      ADR2 => inputCnt_and0000,
      ADR3 => key_and0000,
      O => N2_pack_2
    );
  inputCnt_mux0000_14_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X26Y23"
    )
    port map (
      ADR0 => N2,
      ADR1 => inputCnt(17),
      ADR2 => N01,
      ADR3 => inputCnt_addsub0000(17),
      O => inputCnt_mux0000(14)
    );
  inputCnt_17_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X26Y23",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => inputCnt_17_FFX_RST
    );
  inputCnt_17 : X_FF
    generic map(
      LOC => "SLICE_X26Y23",
      INIT => '0'
    )
    port map (
      I => inputCnt_17_DXMUX_9536,
      CE => VCC,
      CLK => inputCnt_17_CLKINV_9520,
      SET => GND,
      RST => inputCnt_17_FFX_RST,
      O => inputCnt(17)
    );
  inputCnt_17_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y23",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_mux0000(14),
      O => inputCnt_17_DXMUX_9536
    );
  inputCnt_17_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y23",
      PATHPULSE => 638 ps
    )
    port map (
      I => N2_pack_2,
      O => N2
    );
  inputCnt_17_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y23",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => inputCnt_17_CLKINV_9520
    );
  inputCnt_mux0000_0_1 : X_LUT4
    generic map(
      INIT => X"FF01",
      LOC => "SLICE_X27Y18"
    )
    port map (
      ADR0 => key_and0000,
      ADR1 => N51_0,
      ADR2 => state_cmp_eq0000,
      ADR3 => state_FSM_FFd1_4955,
      O => N01_pack_2
    );
  inputCnt_mux0000_31_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X27Y18"
    )
    port map (
      ADR0 => inputCnt(0),
      ADR1 => inputCnt_addsub0000(0),
      ADR2 => N01,
      ADR3 => inputCnt_mux0000_0_21_4996,
      O => inputCnt_mux0000(31)
    );
  inputCnt_0_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X27Y18",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => inputCnt_0_FFX_RST
    );
  inputCnt_0 : X_FF
    generic map(
      LOC => "SLICE_X27Y18",
      INIT => '0'
    )
    port map (
      I => inputCnt_0_DXMUX_9571,
      CE => VCC,
      CLK => inputCnt_0_CLKINV_9555,
      SET => GND,
      RST => inputCnt_0_FFX_RST,
      O => inputCnt(0)
    );
  inputCnt_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y18",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_mux0000(31),
      O => inputCnt_0_DXMUX_9571
    );
  inputCnt_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y18",
      PATHPULSE => 638 ps
    )
    port map (
      I => N01_pack_2,
      O => N01
    );
  inputCnt_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y18",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => inputCnt_0_CLKINV_9555
    );
  inputCnt_mux0000_0_21_1 : X_LUT4
    generic map(
      INIT => X"0200",
      LOC => "SLICE_X26Y17"
    )
    port map (
      ADR0 => AN_or0000,
      ADR1 => state_cmp_eq0000,
      ADR2 => key_and0000,
      ADR3 => inputCnt_and0000,
      O => inputCnt_mux0000_0_21_pack_2
    );
  inputCnt_mux0000_29_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X26Y17"
    )
    port map (
      ADR0 => N01,
      ADR1 => inputCnt_addsub0000(2),
      ADR2 => inputCnt_mux0000_0_21_4996,
      ADR3 => inputCnt(2),
      O => inputCnt_mux0000(29)
    );
  inputCnt_2_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X26Y17",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => inputCnt_2_FFX_RST
    );
  inputCnt_2 : X_FF
    generic map(
      LOC => "SLICE_X26Y17",
      INIT => '0'
    )
    port map (
      I => inputCnt_2_DXMUX_9606,
      CE => VCC,
      CLK => inputCnt_2_CLKINV_9590,
      SET => GND,
      RST => inputCnt_2_FFX_RST,
      O => inputCnt(2)
    );
  inputCnt_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y17",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_mux0000(29),
      O => inputCnt_2_DXMUX_9606
    );
  inputCnt_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y17",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_mux0000_0_21_pack_2,
      O => inputCnt_mux0000_0_21_4996
    );
  inputCnt_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y17",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => inputCnt_2_CLKINV_9590
    );
  inputCnt_5_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X28Y16",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_5_SRINV_9626,
      O => inputCnt_5_FFY_RST
    );
  inputCnt_4 : X_FF
    generic map(
      LOC => "SLICE_X28Y16",
      INIT => '0'
    )
    port map (
      I => inputCnt_5_DYMUX_9634,
      CE => VCC,
      CLK => inputCnt_5_CLKINV_9625,
      SET => GND,
      RST => inputCnt_5_FFY_RST,
      O => inputCnt(4)
    );
  inputCnt_mux0000_27_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X28Y16"
    )
    port map (
      ADR0 => inputCnt_mux0000_0_21_4996,
      ADR1 => inputCnt(4),
      ADR2 => N01,
      ADR3 => inputCnt_addsub0000(4),
      O => inputCnt_mux0000(27)
    );
  inputCnt_mux0000_26_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X28Y16"
    )
    port map (
      ADR0 => inputCnt_addsub0000(5),
      ADR1 => inputCnt(5),
      ADR2 => inputCnt_mux0000_0_21_4996,
      ADR3 => N01,
      O => inputCnt_mux0000(26)
    );
  inputCnt_5_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X28Y16",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_5_SRINV_9626,
      O => inputCnt_5_FFX_RST
    );
  inputCnt_5 : X_FF
    generic map(
      LOC => "SLICE_X28Y16",
      INIT => '0'
    )
    port map (
      I => inputCnt_5_DXMUX_9648,
      CE => VCC,
      CLK => inputCnt_5_CLKINV_9625,
      SET => GND,
      RST => inputCnt_5_FFX_RST,
      O => inputCnt(5)
    );
  inputCnt_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y16",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_mux0000(26),
      O => inputCnt_5_DXMUX_9648
    );
  inputCnt_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y16",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_mux0000(27),
      O => inputCnt_5_DYMUX_9634
    );
  inputCnt_5_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y16",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => inputCnt_5_SRINV_9626
    );
  inputCnt_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y16",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => inputCnt_5_CLKINV_9625
    );
  inputCnt_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y19",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_mux0000(24),
      O => inputCnt_7_DXMUX_9690
    );
  inputCnt_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y19",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_mux0000(25),
      O => inputCnt_7_DYMUX_9676
    );
  inputCnt_7_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y19",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => inputCnt_7_SRINV_9668
    );
  inputCnt_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y19",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => inputCnt_7_CLKINV_9667
    );
  inputCnt_9_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y18",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_mux0000(22),
      O => inputCnt_9_DXMUX_9732
    );
  inputCnt_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y18",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_mux0000(23),
      O => inputCnt_9_DYMUX_9718
    );
  inputCnt_9_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y18",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => inputCnt_9_SRINV_9710
    );
  inputCnt_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y18",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => inputCnt_9_CLKINV_9709
    );
  inputCnt_9 : X_FF
    generic map(
      LOC => "SLICE_X28Y18",
      INIT => '0'
    )
    port map (
      I => inputCnt_9_DXMUX_9732,
      CE => VCC,
      CLK => inputCnt_9_CLKINV_9709,
      SET => GND,
      RST => inputCnt_9_SRINV_9710,
      O => inputCnt(9)
    );
  inputCnt_mux0000_21_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X28Y21"
    )
    port map (
      ADR0 => inputCnt_mux0000_0_21_4996,
      ADR1 => N01,
      ADR2 => inputCnt_addsub0000(10),
      ADR3 => inputCnt(10),
      O => inputCnt_mux0000(21)
    );
  inputCnt_11_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y21",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_mux0000(20),
      O => inputCnt_11_DXMUX_9774
    );
  inputCnt_11_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y21",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_mux0000(21),
      O => inputCnt_11_DYMUX_9760
    );
  inputCnt_11_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y21",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => inputCnt_11_SRINV_9752
    );
  inputCnt_11_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y21",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => inputCnt_11_CLKINV_9751
    );
  inputCnt_21_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y25",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_mux0000(10),
      O => inputCnt_21_DXMUX_9816
    );
  inputCnt_21_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y25",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_mux0000(11),
      O => inputCnt_21_DYMUX_9802
    );
  inputCnt_21_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y25",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => inputCnt_21_SRINV_9794
    );
  inputCnt_21_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y25",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => inputCnt_21_CLKINV_9793
    );
  inputCnt_13_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y20",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_mux0000(18),
      O => inputCnt_13_DXMUX_9858
    );
  inputCnt_13_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y20",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_mux0000(19),
      O => inputCnt_13_DYMUX_9844
    );
  inputCnt_13_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y20",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => inputCnt_13_SRINV_9836
    );
  inputCnt_13_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y20",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => inputCnt_13_CLKINV_9835
    );
  inputCnt_31_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_mux0000(0),
      O => inputCnt_31_DXMUX_9900
    );
  inputCnt_31_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_mux0000(1),
      O => inputCnt_31_DYMUX_9886
    );
  inputCnt_31_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => inputCnt_31_SRINV_9878
    );
  inputCnt_31_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => inputCnt_31_CLKINV_9877
    );
  inputCnt_23_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y24",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_mux0000(8),
      O => inputCnt_23_DXMUX_9942
    );
  inputCnt_23_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y24",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_mux0000(9),
      O => inputCnt_23_DYMUX_9928
    );
  inputCnt_23_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y24",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => inputCnt_23_SRINV_9920
    );
  inputCnt_23_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y24",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => inputCnt_23_CLKINV_9919
    );
  inputCnt_15_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y23",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_mux0000(16),
      O => inputCnt_15_DXMUX_9984
    );
  inputCnt_15_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y23",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_mux0000(17),
      O => inputCnt_15_DYMUX_9970
    );
  inputCnt_15_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y23",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => inputCnt_15_SRINV_9962
    );
  inputCnt_15_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y23",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => inputCnt_15_CLKINV_9961
    );
  inputCnt_25_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y27",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_mux0000(6),
      O => inputCnt_25_DXMUX_10026
    );
  inputCnt_25_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y27",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_mux0000(7),
      O => inputCnt_25_DYMUX_10012
    );
  inputCnt_25_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y27",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => inputCnt_25_SRINV_10004
    );
  inputCnt_25_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y27",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => inputCnt_25_CLKINV_10003
    );
  inputCnt_16_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y22",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_mux0000(15),
      O => inputCnt_16_DYMUX_10049
    );
  inputCnt_16_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y22",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => inputCnt_16_CLKINV_10040
    );
  inputCnt_27_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y26",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_mux0000(4),
      O => inputCnt_27_DXMUX_10091
    );
  inputCnt_27_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y26",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_mux0000(5),
      O => inputCnt_27_DYMUX_10077
    );
  inputCnt_27_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y26",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => inputCnt_27_SRINV_10069
    );
  inputCnt_27_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y26",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => inputCnt_27_CLKINV_10068
    );
  inputCnt_19_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y22",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_mux0000(12),
      O => inputCnt_19_DXMUX_10133
    );
  inputCnt_19_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y22",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_mux0000(13),
      O => inputCnt_19_DYMUX_10119
    );
  inputCnt_19_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y22",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => inputCnt_19_SRINV_10111
    );
  inputCnt_19_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y22",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => inputCnt_19_CLKINV_10110
    );
  inputCnt_29_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y29",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_mux0000(2),
      O => inputCnt_29_DXMUX_10175
    );
  inputCnt_29_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y29",
      PATHPULSE => 638 ps
    )
    port map (
      I => inputCnt_mux0000(3),
      O => inputCnt_29_DYMUX_10161
    );
  inputCnt_29_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y29",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => inputCnt_29_SRINV_10153
    );
  inputCnt_29_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y29",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => inputCnt_29_CLKINV_10152
    );
  hld_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y18",
      PATHPULSE => 638 ps
    )
    port map (
      I => N51,
      O => N51_0
    );
  hld_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X23Y18",
      PATHPULSE => 638 ps
    )
    port map (
      I => hld_mux0000,
      O => hld_DYMUX_10205
    );
  hld_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y18",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => hld_CLKINV_10196
    );
  hld_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y18",
      PATHPULSE => 638 ps
    )
    port map (
      I => state_FSM_FFd1_4955,
      O => hld_CEINV_10195
    );
  AN_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y17",
      PATHPULSE => 638 ps
    )
    port map (
      I => AN_mux0003(2),
      O => AN_1_DXMUX_10253
    );
  AN_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y17",
      PATHPULSE => 638 ps
    )
    port map (
      I => AN_mux0003(3),
      O => AN_1_DYMUX_10240
    );
  AN_1_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y17",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => AN_1_SRINV_10232
    );
  AN_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y17",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => AN_1_CLKINV_10231
    );
  AN_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y13",
      PATHPULSE => 638 ps
    )
    port map (
      I => AN_mux0003(0),
      O => AN_3_DXMUX_10293
    );
  AN_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y13",
      PATHPULSE => 638 ps
    )
    port map (
      I => AN_mux0003(1),
      O => AN_3_DYMUX_10280
    );
  AN_3_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y13",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => AN_3_SRINV_10272
    );
  AN_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y13",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => AN_3_CLKINV_10271
    );
  trivium_count2_11_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y4",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count2_eqn_11,
      O => trivium_count2_11_DXMUX_10337
    );
  trivium_count2_11_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y4",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count2_eqn_10,
      O => trivium_count2_11_DYMUX_10320
    );
  trivium_count2_11_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y4",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivium_count2_11_SRINV_10310
    );
  trivium_count2_11_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y4",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_count2_11_CLKINV_10309
    );
  trivium_count2_11_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y4",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_state_cmp_eq0002_0,
      O => trivium_count2_11_CEINV_10308
    );
  trivium_count2_13_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y6",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count2_eqn_13,
      O => trivium_count2_13_DXMUX_10383
    );
  trivium_count2_13_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y6",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count2_eqn_12,
      O => trivium_count2_13_DYMUX_10366
    );
  trivium_count2_13_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y6",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivium_count2_13_SRINV_10356
    );
  trivium_count2_13_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y6",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_count2_13_CLKINV_10355
    );
  trivium_count2_13_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y6",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_state_cmp_eq0002_0,
      O => trivium_count2_13_CEINV_10354
    );
  trivium_count2_21_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count2_eqn_21,
      O => trivium_count2_21_DXMUX_10429
    );
  trivium_count2_21_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count2_eqn_20,
      O => trivium_count2_21_DYMUX_10412
    );
  trivium_count2_21_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivium_count2_21_SRINV_10402
    );
  trivium_count2_21_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_count2_21_CLKINV_10401
    );
  trivium_count2_21_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_state_cmp_eq0002_0,
      O => trivium_count2_21_CEINV_10400
    );
  trivium_count2_15_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y5",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count2_eqn_15,
      O => trivium_count2_15_DXMUX_10475
    );
  trivium_count2_15_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y5",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count2_eqn_14,
      O => trivium_count2_15_DYMUX_10458
    );
  trivium_count2_15_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y5",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivium_count2_15_SRINV_10448
    );
  trivium_count2_15_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y5",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_count2_15_CLKINV_10447
    );
  trivium_count2_15_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y5",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_state_cmp_eq0002_0,
      O => trivium_count2_15_CEINV_10446
    );
  trivium_count2_23_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count2_eqn_23,
      O => trivium_count2_23_DXMUX_10521
    );
  trivium_count2_23_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count2_eqn_22,
      O => trivium_count2_23_DYMUX_10504
    );
  trivium_count2_23_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivium_count2_23_SRINV_10494
    );
  trivium_count2_23_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_count2_23_CLKINV_10493
    );
  trivium_count2_23_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_state_cmp_eq0002_0,
      O => trivium_count2_23_CEINV_10492
    );
  trivium_count2_31_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count2_eqn_31,
      O => trivium_count2_31_DXMUX_10567
    );
  trivium_count2_31_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count2_eqn_30,
      O => trivium_count2_31_DYMUX_10550
    );
  trivium_count2_31_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivium_count2_31_SRINV_10540
    );
  trivium_count2_31_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_count2_31_CLKINV_10539
    );
  trivium_count2_31_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_state_cmp_eq0002_0,
      O => trivium_count2_31_CEINV_10538
    );
  trivium_count2_17_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y9",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count2_eqn_17,
      O => trivium_count2_17_DXMUX_10613
    );
  trivium_count2_17_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y9",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count2_eqn_16,
      O => trivium_count2_17_DYMUX_10596
    );
  trivium_count2_17_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y9",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivium_count2_17_SRINV_10586
    );
  trivium_count2_17_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y9",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_count2_17_CLKINV_10585
    );
  trivium_count2_17_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y9",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_state_cmp_eq0002_0,
      O => trivium_count2_17_CEINV_10584
    );
  trivium_count2_25_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count2_eqn_25,
      O => trivium_count2_25_DXMUX_10659
    );
  trivium_count2_25_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count2_eqn_24,
      O => trivium_count2_25_DYMUX_10642
    );
  trivium_count2_25_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivium_count2_25_SRINV_10632
    );
  trivium_count2_25_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_count2_25_CLKINV_10631
    );
  trivium_count2_25_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_state_cmp_eq0002_0,
      O => trivium_count2_25_CEINV_10630
    );
  trivium_count2_19_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y6",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count2_eqn_19,
      O => trivium_count2_19_DXMUX_10705
    );
  trivium_count2_19_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y6",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count2_eqn_18,
      O => trivium_count2_19_DYMUX_10688
    );
  trivium_count2_19_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y6",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivium_count2_19_SRINV_10678
    );
  trivium_count2_19_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y6",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_count2_19_CLKINV_10677
    );
  trivium_count2_19_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y6",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_state_cmp_eq0002_0,
      O => trivium_count2_19_CEINV_10676
    );
  trivium_count2_27_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X30Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count2_27_SRINV_10724,
      O => trivium_count2_27_FFX_RST
    );
  trivium_count2_27 : X_FF
    generic map(
      LOC => "SLICE_X30Y12",
      INIT => '0'
    )
    port map (
      I => trivium_count2_27_DXMUX_10751,
      CE => trivium_count2_27_CEINV_10722,
      CLK => trivium_count2_27_CLKINV_10723,
      SET => GND,
      RST => trivium_count2_27_FFX_RST,
      O => trivium_count2(27)
    );
  trivium_count2_27_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count2_eqn_27,
      O => trivium_count2_27_DXMUX_10751
    );
  trivium_count2_27_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count2_eqn_26,
      O => trivium_count2_27_DYMUX_10734
    );
  trivium_count2_27_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivium_count2_27_SRINV_10724
    );
  trivium_count2_27_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_count2_27_CLKINV_10723
    );
  trivium_count2_27_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_state_cmp_eq0002_0,
      O => trivium_count2_27_CEINV_10722
    );
  trivium_count2_29_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X30Y15",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count2_29_SRINV_10770,
      O => trivium_count2_29_FFY_RST
    );
  trivium_count2_28 : X_FF
    generic map(
      LOC => "SLICE_X30Y15",
      INIT => '0'
    )
    port map (
      I => trivium_count2_29_DYMUX_10780,
      CE => trivium_count2_29_CEINV_10768,
      CLK => trivium_count2_29_CLKINV_10769,
      SET => GND,
      RST => trivium_count2_29_FFY_RST,
      O => trivium_count2(28)
    );
  trivium_Mcount_count2_eqn_281 : X_LUT4
    generic map(
      INIT => X"5050",
      LOC => "SLICE_X30Y15"
    )
    port map (
      ADR0 => trivium_state_cmp_eq0000,
      ADR1 => VCC,
      ADR2 => trivium_Result_28_1,
      ADR3 => VCC,
      O => trivium_Mcount_count2_eqn_28
    );
  trivium_Mcount_count2_eqn_291 : X_LUT4
    generic map(
      INIT => X"0C0C",
      LOC => "SLICE_X30Y15"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivium_Result_29_1,
      ADR2 => trivium_state_cmp_eq0000,
      ADR3 => VCC,
      O => trivium_Mcount_count2_eqn_29
    );
  trivium_count2_29_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X30Y15",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count2_29_SRINV_10770,
      O => trivium_count2_29_FFX_RST
    );
  trivium_count2_29 : X_FF
    generic map(
      LOC => "SLICE_X30Y15",
      INIT => '0'
    )
    port map (
      I => trivium_count2_29_DXMUX_10797,
      CE => trivium_count2_29_CEINV_10768,
      CLK => trivium_count2_29_CLKINV_10769,
      SET => GND,
      RST => trivium_count2_29_FFX_RST,
      O => trivium_count2(29)
    );
  trivium_count2_29_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y15",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count2_eqn_29,
      O => trivium_count2_29_DXMUX_10797
    );
  trivium_count2_29_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y15",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count2_eqn_28,
      O => trivium_count2_29_DYMUX_10780
    );
  trivium_count2_29_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y15",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivium_count2_29_SRINV_10770
    );
  trivium_count2_29_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y15",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_count2_29_CLKINV_10769
    );
  trivium_count2_29_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y15",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_state_cmp_eq0002_0,
      O => trivium_count2_29_CEINV_10768
    );
  trivium_Mxor_z_reg_7_0_xor0000_xo_0_1 : X_LUT4
    generic map(
      INIT => X"6996",
      LOC => "SLICE_X19Y10"
    )
    port map (
      ADR0 => trivium_s_reg_177_Q,
      ADR1 => trivium_z_reg_7_0_xor0003,
      ADR2 => trivium_s_reg_162_Q,
      ADR3 => trivium_z_reg_7_0_xor0001,
      O => trivium_z_reg_7_0_xor0000
    );
  trivium_z_reg_Buf_15_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X19Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivium_z_reg_Buf_15_FFY_RST
    );
  trivium_z_reg_Buf_15 : X_FF
    generic map(
      LOC => "SLICE_X19Y10",
      INIT => '0'
    )
    port map (
      I => trivium_z_reg_Buf_15_DYMUX_10824,
      CE => trivium_z_reg_Buf_15_CEINV_10814,
      CLK => trivium_z_reg_Buf_15_CLKINV_10815,
      SET => GND,
      RST => trivium_z_reg_Buf_15_FFY_RST,
      O => trivium_z_reg_Buf(15)
    );
  trivium_z_reg_Buf_15_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_z_reg_Buf_15_GYMUX_10823,
      O => trivium_z_reg_Buf_15_DYMUX_10824
    );
  trivium_z_reg_Buf_15_GYMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_z_reg_7_0_xor0000,
      O => trivium_z_reg_Buf_15_GYMUX_10823
    );
  trivium_z_reg_Buf_15_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_z_reg_Buf_15_CLKINV_10815
    );
  trivium_z_reg_Buf_15_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_state_cmp_eq0002_0,
      O => trivium_z_reg_Buf_15_CEINV_10814
    );
  state_FSM_FFd4_In1 : X_LUT4
    generic map(
      INIT => X"FF44",
      LOC => "SLICE_X25Y19"
    )
    port map (
      ADR0 => state_cmp_eq0000,
      ADR1 => state_FSM_FFd4_4963,
      ADR2 => VCC,
      ADR3 => state_FSM_FFd5_5004,
      O => state_FSM_FFd4_In
    );
  trivRst : X_FF
    generic map(
      LOC => "SLICE_X25Y19",
      INIT => '1'
    )
    port map (
      I => state_FSM_FFd4_DYMUX_10852,
      CE => VCC,
      CLK => state_FSM_FFd4_CLKINV_10843,
      SET => state_FSM_FFd4_SRINV_10844,
      RST => GND,
      O => trivRst_4811
    );
  trivRst_mux00011 : X_LUT4
    generic map(
      INIT => X"FFF2",
      LOC => "SLICE_X25Y19"
    )
    port map (
      ADR0 => state_FSM_FFd3_4962,
      ADR1 => state_cmp_eq0000,
      ADR2 => state_FSM_FFd4_4963,
      ADR3 => state_FSM_FFd5_5004,
      O => trivRst_mux0001
    );
  state_FSM_FFd4_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X25Y19",
      PATHPULSE => 638 ps
    )
    port map (
      I => state_FSM_FFd4_SRINV_10844,
      O => state_FSM_FFd4_FFX_RST
    );
  state_FSM_FFd4 : X_FF
    generic map(
      LOC => "SLICE_X25Y19",
      INIT => '0'
    )
    port map (
      I => state_FSM_FFd4_DXMUX_10866,
      CE => VCC,
      CLK => state_FSM_FFd4_CLKINV_10843,
      SET => GND,
      RST => state_FSM_FFd4_FFX_RST,
      O => state_FSM_FFd4_4963
    );
  state_FSM_FFd4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y19",
      PATHPULSE => 638 ps
    )
    port map (
      I => state_FSM_FFd4_In,
      O => state_FSM_FFd4_DXMUX_10866
    );
  state_FSM_FFd4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y19",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_mux0001,
      O => state_FSM_FFd4_DYMUX_10852
    );
  state_FSM_FFd4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y19",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => state_FSM_FFd4_SRINV_10844
    );
  state_FSM_FFd4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y19",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => state_FSM_FFd4_CLKINV_10843
    );
  trivium_s_reg_28511 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X13Y7"
    )
    port map (
      ADR0 => trivRst_shift20_5005,
      ADR1 => trivium_s_reg_2851_4922,
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_s_reg_28511_10908
    );
  trivium_s_reg_285_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X13Y7",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_285_SRINV_10884,
      O => trivium_s_reg_285_FFY_RST
    );
  trivium_s_reg_264 : X_FF
    generic map(
      LOC => "SLICE_X13Y7",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_285_DYMUX_10894,
      CE => trivium_s_reg_285_CEINV_10882,
      CLK => trivium_s_reg_285_CLKINV_10883,
      SET => GND,
      RST => trivium_s_reg_285_FFY_RST,
      O => trivium_s_reg_264_Q
    );
  trivium_s_reg_285_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y7",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_28511_10908,
      O => trivium_s_reg_285_DXMUX_10911
    );
  trivium_s_reg_285_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y7",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_26411_10891,
      O => trivium_s_reg_285_DYMUX_10894
    );
  trivium_s_reg_285_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y7",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivium_s_reg_285_SRINV_10884
    );
  trivium_s_reg_285_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y7",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_285_CLKINV_10883
    );
  trivium_s_reg_285_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y7",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_285_CEINV_10882
    );
  trivium_s_reg_26411 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X13Y7"
    )
    port map (
      ADR0 => trivRst_shift20_5005,
      ADR1 => trivium_s_reg_2641_4920,
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_s_reg_26411_10891
    );
  trivium_s_reg_911_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y6",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mshreg_s_reg_91_10943,
      O => trivium_s_reg_911_DYMUX_10946
    );
  trivium_s_reg_911_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y6",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_80_Q,
      O => trivium_s_reg_911_DIG_MUX_10935
    );
  trivium_s_reg_911_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y6",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_911_CLKINV_10933
    );
  trivium_s_reg_911_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y6",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_911_CEINV_10932
    );
  trivium_count2_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count2_eqn_1,
      O => trivium_count2_1_DXMUX_10989
    );
  trivium_count2_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count2_eqn_0,
      O => trivium_count2_1_DYMUX_10972
    );
  trivium_count2_1_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivium_count2_1_SRINV_10962
    );
  trivium_count2_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_count2_1_CLKINV_10961
    );
  trivium_count2_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_state_cmp_eq0002_0,
      O => trivium_count2_1_CEINV_10960
    );
  trivium_count2_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count2_eqn_3,
      O => trivium_count2_3_DXMUX_11035
    );
  trivium_count2_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count2_eqn_2,
      O => trivium_count2_3_DYMUX_11018
    );
  trivium_count2_3_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivium_count2_3_SRINV_11008
    );
  trivium_count2_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_count2_3_CLKINV_11007
    );
  trivium_count2_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_state_cmp_eq0002_0,
      O => trivium_count2_3_CEINV_11006
    );
  trivium_count2_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count2_eqn_5,
      O => trivium_count2_5_DXMUX_11081
    );
  trivium_count2_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count2_eqn_4,
      O => trivium_count2_5_DYMUX_11064
    );
  trivium_count2_5_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivium_count2_5_SRINV_11054
    );
  trivium_count2_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_count2_5_CLKINV_11053
    );
  trivium_count2_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_state_cmp_eq0002_0,
      O => trivium_count2_5_CEINV_11052
    );
  trivium_count2_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count2_eqn_7,
      O => trivium_count2_7_DXMUX_11127
    );
  trivium_count2_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count2_eqn_6,
      O => trivium_count2_7_DYMUX_11110
    );
  trivium_count2_7_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivium_count2_7_SRINV_11100
    );
  trivium_count2_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_count2_7_CLKINV_11099
    );
  trivium_count2_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_state_cmp_eq0002_0,
      O => trivium_count2_7_CEINV_11098
    );
  trivium_count2_9_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y4",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count2_eqn_9,
      O => trivium_count2_9_DXMUX_11173
    );
  trivium_count2_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y4",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_Mcount_count2_eqn_8,
      O => trivium_count2_9_DYMUX_11156
    );
  trivium_count2_9_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y4",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivium_count2_9_SRINV_11146
    );
  trivium_count2_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y4",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_count2_9_CLKINV_11145
    );
  trivium_count2_9_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y4",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_state_cmp_eq0002_0,
      O => trivium_count2_9_CEINV_11144
    );
  trivium_s_reg_92_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_91_Q,
      O => trivium_s_reg_92_DXMUX_11210
    );
  trivium_s_reg_92_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_9111_11198,
      O => trivium_s_reg_92_DYMUX_11201
    );
  trivium_s_reg_92_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivium_s_reg_92_SRINV_11191
    );
  trivium_s_reg_92_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_92_CLKINV_11190
    );
  trivium_s_reg_92_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_92_CEINV_11189
    );
  state_FSM_FFd2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y15",
      PATHPULSE => 638 ps
    )
    port map (
      I => state_FSM_FFd2_In,
      O => state_FSM_FFd2_DXMUX_11253
    );
  state_FSM_FFd2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y15",
      PATHPULSE => 638 ps
    )
    port map (
      I => state_FSM_FFd1_In,
      O => state_FSM_FFd2_DYMUX_11239
    );
  state_FSM_FFd2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y15",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => state_FSM_FFd2_SRINV_11230
    );
  state_FSM_FFd2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y15",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => state_FSM_FFd2_CLKINV_11229
    );
  trivium_state_FSM_FFd2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y11",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_state_FSM_FFd2_In,
      O => trivium_state_FSM_FFd2_DXMUX_11295
    );
  trivium_state_FSM_FFd2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y11",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_state_FSM_FFd1_In,
      O => trivium_state_FSM_FFd2_DYMUX_11280
    );
  trivium_state_FSM_FFd2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y11",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivium_state_FSM_FFd2_SRINV_11272
    );
  trivium_state_FSM_FFd2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y11",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_state_FSM_FFd2_CLKINV_11271
    );
  trivRst_shift2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X4Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_shift1_5061,
      O => trivRst_shift2_DXMUX_11682
    );
  trivRst_shift2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X4Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_shift2_BYINV_11672,
      O => trivRst_shift2_DYMUX_11673
    );
  trivRst_shift2_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X4Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => trivRst_shift2_BYINV_11672
    );
  trivRst_shift2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X4Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivRst_shift2_SRINV_11671
    );
  trivRst_shift2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X4Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivRst_shift2_CLKINV_11670
    );
  trivRst_shift2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X4Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivRst_shift2_CEINV_11669
    );
  trivRst_shift4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X5Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_shift3_5063,
      O => trivRst_shift4_DXMUX_11710
    );
  trivRst_shift4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X5Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_shift2_5062,
      O => trivRst_shift4_DYMUX_11701
    );
  trivRst_shift4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X5Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivRst_shift4_SRINV_11699
    );
  trivRst_shift4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X5Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivRst_shift4_CLKINV_11698
    );
  trivRst_shift4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X5Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivRst_shift4_CEINV_11697
    );
  trivRst_shift6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X7Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_shift5_5065,
      O => trivRst_shift6_DXMUX_11738
    );
  trivRst_shift6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X7Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_shift4_5064,
      O => trivRst_shift6_DYMUX_11729
    );
  trivRst_shift6_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X7Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivRst_shift6_SRINV_11727
    );
  trivRst_shift6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X7Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivRst_shift6_CLKINV_11726
    );
  trivRst_shift6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X7Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivRst_shift6_CEINV_11725
    );
  trivRst_shift8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X9Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_shift7_5067,
      O => trivRst_shift8_DXMUX_11766
    );
  trivRst_shift8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X9Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_shift6_5066,
      O => trivRst_shift8_DYMUX_11757
    );
  trivRst_shift8_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X9Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivRst_shift8_SRINV_11755
    );
  trivRst_shift8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X9Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivRst_shift8_CLKINV_11754
    );
  trivRst_shift8_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X9Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivRst_shift8_CEINV_11753
    );
  trivRst_shift10_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X11Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_shift9_5069,
      O => trivRst_shift10_DXMUX_11794
    );
  trivRst_shift10_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X11Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_shift8_5068,
      O => trivRst_shift10_DYMUX_11785
    );
  trivRst_shift10_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X11Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivRst_shift10_SRINV_11783
    );
  trivRst_shift10_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X11Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivRst_shift10_CLKINV_11782
    );
  trivRst_shift10_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X11Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivRst_shift10_CEINV_11781
    );
  trivium_s_reg_97_and00011 : X_LUT4
    generic map(
      INIT => X"F000",
      LOC => "SLICE_X2Y28"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => trivRst_4811,
      ADR3 => IV(3),
      O => trivium_s_reg_97_and0001
    );
  hex_digit_i_mux0004_2_45_SW0 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X24Y15"
    )
    port map (
      ADR0 => inputCnt(2),
      ADR1 => AN_or0000,
      ADR2 => trivium_z_reg(2),
      ADR3 => state_FSM_FFd1_4955,
      O => N55
    );
  N55_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y15",
      PATHPULSE => 638 ps
    )
    port map (
      I => N55,
      O => N55_0
    );
  N55_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y15",
      PATHPULSE => 638 ps
    )
    port map (
      I => N57,
      O => N57_0
    );
  hex_digit_i_mux0004_0_19_SW0 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X24Y15"
    )
    port map (
      ADR0 => inputCnt(0),
      ADR1 => trivium_z_reg(0),
      ADR2 => state_FSM_FFd1_4955,
      ADR3 => AN_or0000,
      O => N57
    );
  trivium_s_reg_158_and00011 : X_LUT4
    generic map(
      INIT => X"A0A0",
      LOC => "SLICE_X31Y36"
    )
    port map (
      ADR0 => trivRst_4811,
      ADR1 => VCC,
      ADR2 => IV(64),
      ADR3 => VCC,
      O => trivium_s_reg_158_and0001
    );
  trivium_s_reg_158_and00001 : X_LUT4
    generic map(
      INIT => X"0A0A",
      LOC => "SLICE_X31Y36"
    )
    port map (
      ADR0 => trivRst_4811,
      ADR1 => VCC,
      ADR2 => IV(64),
      ADR3 => VCC,
      O => trivium_s_reg_158_and0000
    );
  trivium_s_reg_166_and00011 : X_LUT4
    generic map(
      INIT => X"F000",
      LOC => "SLICE_X27Y30"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => trivRst_4811,
      ADR3 => IV(72),
      O => trivium_s_reg_166_and0001
    );
  trivium_s_reg_166_and00001 : X_LUT4
    generic map(
      INIT => X"00F0",
      LOC => "SLICE_X27Y30"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => trivRst_4811,
      ADR3 => IV(72),
      O => trivium_s_reg_166_and0000
    );
  IV_1_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X12Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV_1_SRINV_11907,
      O => IV_1_FFY_RST
    );
  IV_0 : X_FF
    generic map(
      LOC => "SLICE_X12Y12",
      INIT => '0'
    )
    port map (
      I => IV_1_DYMUX_11909,
      CE => IV_1_CEINV_11905,
      CLK => IV_1_CLKINV_11906,
      SET => GND,
      RST => IV_1_FFY_RST,
      O => IV(0)
    );
  IV_1_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X12Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV_1_SRINV_11907,
      O => IV_1_FFX_RST
    );
  IV_1 : X_FF
    generic map(
      LOC => "SLICE_X12Y12",
      INIT => '0'
    )
    port map (
      I => IV_1_DXMUX_11918,
      CE => IV_1_CEINV_11905,
      CLK => IV_1_CLKINV_11906,
      SET => GND,
      RST => IV_1_FFX_RST,
      O => IV(1)
    );
  IV_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => swtch_led_1_OBUF_4938,
      O => IV_1_DXMUX_11918
    );
  IV_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => swtch_led_0_OBUF_4937,
      O => IV_1_DYMUX_11909
    );
  IV_1_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => IV_1_SRINV_11907
    );
  IV_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => IV_1_CLKINV_11906
    );
  IV_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV_not0001_0,
      O => IV_1_CEINV_11905
    );
  IV_3_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X2Y29",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV_3_SRINV_11935,
      O => IV_3_FFX_RST
    );
  IV_3 : X_FF
    generic map(
      LOC => "SLICE_X2Y29",
      INIT => '0'
    )
    port map (
      I => IV_3_DXMUX_11946,
      CE => IV_3_CEINV_11933,
      CLK => IV_3_CLKINV_11934,
      SET => GND,
      RST => IV_3_FFX_RST,
      O => IV(3)
    );
  IV_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y29",
      PATHPULSE => 638 ps
    )
    port map (
      I => swtch_led_3_OBUF_4940,
      O => IV_3_DXMUX_11946
    );
  IV_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y29",
      PATHPULSE => 638 ps
    )
    port map (
      I => swtch_led_2_OBUF_4939,
      O => IV_3_DYMUX_11937
    );
  IV_3_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y29",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => IV_3_SRINV_11935
    );
  IV_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y29",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => IV_3_CLKINV_11934
    );
  IV_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y29",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV_not0001_0,
      O => IV_3_CEINV_11933
    );
  IV_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y30",
      PATHPULSE => 638 ps
    )
    port map (
      I => swtch_led_5_OBUF_4942,
      O => IV_5_DXMUX_11974
    );
  IV_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y30",
      PATHPULSE => 638 ps
    )
    port map (
      I => swtch_led_4_OBUF_4941,
      O => IV_5_DYMUX_11965
    );
  IV_5_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y30",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => IV_5_SRINV_11963
    );
  IV_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y30",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => IV_5_CLKINV_11962
    );
  IV_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y30",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV_not0001_0,
      O => IV_5_CEINV_11961
    );
  IV_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y24",
      PATHPULSE => 638 ps
    )
    port map (
      I => swtch_led_7_OBUF_4944,
      O => IV_7_DXMUX_12002
    );
  IV_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y24",
      PATHPULSE => 638 ps
    )
    port map (
      I => swtch_led_6_OBUF_4943,
      O => IV_7_DYMUX_11993
    );
  IV_7_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y24",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => IV_7_SRINV_11991
    );
  IV_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y24",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => IV_7_CLKINV_11990
    );
  IV_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y24",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV_not0001_0,
      O => IV_7_CEINV_11989
    );
  IV_9_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y23",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV(1),
      O => IV_9_DXMUX_12030
    );
  IV_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y23",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV(0),
      O => IV_9_DYMUX_12021
    );
  IV_9_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y23",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => IV_9_SRINV_12019
    );
  IV_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y23",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => IV_9_CLKINV_12018
    );
  IV_9_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y23",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV_not0001_0,
      O => IV_9_CEINV_12017
    );
  hex_digit_i_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => hex_digit_i_mux0004(1),
      O => hex_digit_i_1_DXMUX_12066
    );
  hex_digit_i_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => N59_pack_1,
      O => N59
    );
  hex_digit_i_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => hex_digit_i_1_CLKINV_12049
    );
  trivRst_shift12_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X10Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_shift11_5121,
      O => trivRst_shift12_DXMUX_12357
    );
  trivRst_shift12_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X10Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_shift10_5010,
      O => trivRst_shift12_DYMUX_12348
    );
  trivRst_shift12_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X10Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivRst_shift12_SRINV_12346
    );
  trivRst_shift12_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X10Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivRst_shift12_CLKINV_12345
    );
  trivRst_shift12_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X10Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivRst_shift12_CEINV_12344
    );
  trivRst_shift22_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X6Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_shift21_5123,
      O => trivRst_shift22_DXMUX_12385
    );
  trivRst_shift22_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X6Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_shift20_5005,
      O => trivRst_shift22_DYMUX_12376
    );
  trivRst_shift22_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X6Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivRst_shift22_SRINV_12374
    );
  trivRst_shift22_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X6Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivRst_shift22_CLKINV_12373
    );
  trivRst_shift22_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X6Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivRst_shift22_CEINV_12372
    );
  trivRst_shift14_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X11Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_shift13_5125,
      O => trivRst_shift14_DXMUX_12413
    );
  trivRst_shift14_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X11Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_shift12_5122,
      O => trivRst_shift14_DYMUX_12404
    );
  trivRst_shift14_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X11Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivRst_shift14_SRINV_12402
    );
  trivRst_shift14_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X11Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivRst_shift14_CLKINV_12401
    );
  trivRst_shift14_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X11Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivRst_shift14_CEINV_12400
    );
  trivRst_shift32_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_shift31_5127,
      O => trivRst_shift32_DXMUX_12441
    );
  trivRst_shift32_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_shift30_5128,
      O => trivRst_shift32_DYMUX_12432
    );
  trivRst_shift32_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivRst_shift32_SRINV_12430
    );
  trivRst_shift32_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivRst_shift32_CLKINV_12429
    );
  trivRst_shift32_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivRst_shift32_CEINV_12428
    );
  trivRst_shift24_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X5Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_shift23_5130,
      O => trivRst_shift24_DXMUX_12469
    );
  trivRst_shift24_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X5Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_shift22_5124,
      O => trivRst_shift24_DYMUX_12460
    );
  trivRst_shift24_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X5Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivRst_shift24_SRINV_12458
    );
  trivRst_shift24_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X5Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivRst_shift24_CLKINV_12457
    );
  trivRst_shift24_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X5Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivRst_shift24_CEINV_12456
    );
  trivRst_shift16_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X11Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_shift15_5132,
      O => trivRst_shift16_DXMUX_12497
    );
  trivRst_shift16_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X11Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_shift14_5126,
      O => trivRst_shift16_DYMUX_12488
    );
  trivRst_shift16_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X11Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivRst_shift16_SRINV_12486
    );
  trivRst_shift16_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X11Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivRst_shift16_CLKINV_12485
    );
  trivRst_shift16_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X11Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivRst_shift16_CEINV_12484
    );
  trivRst_shift42_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y4",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_shift41_5134,
      O => trivRst_shift42_DXMUX_12525
    );
  trivRst_shift42_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y4",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_shift40_5135,
      O => trivRst_shift42_DYMUX_12516
    );
  trivRst_shift42_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y4",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivRst_shift42_SRINV_12514
    );
  trivRst_shift42_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y4",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivRst_shift42_CLKINV_12513
    );
  trivRst_shift42_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y4",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivRst_shift42_CEINV_12512
    );
  trivRst_shift34_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_shift33_5137,
      O => trivRst_shift34_DXMUX_12553
    );
  trivRst_shift34_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_shift32_5129,
      O => trivRst_shift34_DYMUX_12544
    );
  trivRst_shift34_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivRst_shift34_SRINV_12542
    );
  trivRst_shift34_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivRst_shift34_CLKINV_12541
    );
  trivRst_shift34_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivRst_shift34_CEINV_12540
    );
  trivRst_shift26_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_shift25_5139,
      O => trivRst_shift26_DXMUX_12581
    );
  trivRst_shift26_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_shift24_5131,
      O => trivRst_shift26_DYMUX_12572
    );
  trivRst_shift26_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivRst_shift26_SRINV_12570
    );
  trivRst_shift26_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivRst_shift26_CLKINV_12569
    );
  trivRst_shift26_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivRst_shift26_CEINV_12568
    );
  trivRst_shift18_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X8Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_shift17_5141,
      O => trivRst_shift18_DXMUX_12609
    );
  trivRst_shift18_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X8Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_shift16_5133,
      O => trivRst_shift18_DYMUX_12600
    );
  trivRst_shift18_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X8Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivRst_shift18_SRINV_12598
    );
  trivRst_shift18_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X8Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivRst_shift18_CLKINV_12597
    );
  trivRst_shift18_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X8Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivRst_shift18_CEINV_12596
    );
  trivRst_shift52_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_shift51_5143,
      O => trivRst_shift52_DXMUX_12637
    );
  trivRst_shift52_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_shift50_5144,
      O => trivRst_shift52_DYMUX_12628
    );
  trivRst_shift52_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivRst_shift52_SRINV_12626
    );
  trivRst_shift52_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivRst_shift52_CLKINV_12625
    );
  trivRst_shift52_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivRst_shift52_CEINV_12624
    );
  trivRst_shift44_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_shift43_5146,
      O => trivRst_shift44_DXMUX_12665
    );
  trivRst_shift44_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_shift42_5136,
      O => trivRst_shift44_DYMUX_12656
    );
  trivRst_shift44_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivRst_shift44_SRINV_12654
    );
  trivRst_shift44_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivRst_shift44_CLKINV_12653
    );
  trivRst_shift44_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivRst_shift44_CEINV_12652
    );
  trivRst_shift36_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_shift35_5148,
      O => trivRst_shift36_DXMUX_12693
    );
  trivRst_shift36_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_shift34_5138,
      O => trivRst_shift36_DYMUX_12684
    );
  trivRst_shift36_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivRst_shift36_SRINV_12682
    );
  trivRst_shift36_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivRst_shift36_CLKINV_12681
    );
  trivRst_shift36_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivRst_shift36_CEINV_12680
    );
  trivRst_shift28_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_shift27_5150,
      O => trivRst_shift28_DXMUX_12721
    );
  trivRst_shift28_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_shift26_5140,
      O => trivRst_shift28_DYMUX_12712
    );
  trivRst_shift28_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivRst_shift28_SRINV_12710
    );
  trivRst_shift28_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivRst_shift28_CLKINV_12709
    );
  trivRst_shift28_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivRst_shift28_CEINV_12708
    );
  trivRst_shift20_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X9Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_shift19_5152,
      O => trivRst_shift20_DXMUX_12749
    );
  trivRst_shift20_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X9Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_shift18_5142,
      O => trivRst_shift20_DYMUX_12740
    );
  trivRst_shift20_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X9Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivRst_shift20_SRINV_12738
    );
  trivRst_shift20_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X9Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivRst_shift20_CLKINV_12737
    );
  trivRst_shift20_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X9Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivRst_shift20_CEINV_12736
    );
  trivRst_shift62_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X10Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_shift62_SRINV_12766,
      O => trivRst_shift62_FFX_RST
    );
  trivRst_shift62 : X_FF
    generic map(
      LOC => "SLICE_X10Y0",
      INIT => '0'
    )
    port map (
      I => trivRst_shift62_DXMUX_12777,
      CE => trivRst_shift62_CEINV_12764,
      CLK => trivRst_shift62_CLKINV_12765,
      SET => GND,
      RST => trivRst_shift62_FFX_RST,
      O => trivRst_shift62_5155
    );
  trivRst_shift62_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X10Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_shift61_5153,
      O => trivRst_shift62_DXMUX_12777
    );
  trivRst_shift62_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X10Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_shift60_5154,
      O => trivRst_shift62_DYMUX_12768
    );
  trivRst_shift62_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X10Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivRst_shift62_SRINV_12766
    );
  trivRst_shift62_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X10Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivRst_shift62_CLKINV_12765
    );
  trivRst_shift62_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X10Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivRst_shift62_CEINV_12764
    );
  trivRst_shift54_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X2Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_shift54_SRINV_12794,
      O => trivRst_shift54_FFY_RST
    );
  trivRst_shift53 : X_FF
    generic map(
      LOC => "SLICE_X2Y1",
      INIT => '0'
    )
    port map (
      I => trivRst_shift54_DYMUX_12796,
      CE => trivRst_shift54_CEINV_12792,
      CLK => trivRst_shift54_CLKINV_12793,
      SET => GND,
      RST => trivRst_shift54_FFY_RST,
      O => trivRst_shift53_5156
    );
  trivRst_shift54_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X2Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_shift54_SRINV_12794,
      O => trivRst_shift54_FFX_RST
    );
  trivRst_shift54 : X_FF
    generic map(
      LOC => "SLICE_X2Y1",
      INIT => '0'
    )
    port map (
      I => trivRst_shift54_DXMUX_12805,
      CE => trivRst_shift54_CEINV_12792,
      CLK => trivRst_shift54_CLKINV_12793,
      SET => GND,
      RST => trivRst_shift54_FFX_RST,
      O => trivRst_shift54_5157
    );
  trivRst_shift54_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_shift53_5156,
      O => trivRst_shift54_DXMUX_12805
    );
  trivRst_shift54_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_shift52_5145,
      O => trivRst_shift54_DYMUX_12796
    );
  trivRst_shift54_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivRst_shift54_SRINV_12794
    );
  trivRst_shift54_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivRst_shift54_CLKINV_12793
    );
  trivRst_shift54_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivRst_shift54_CEINV_12792
    );
  trivRst_shift46_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X1Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_shift46_SRINV_12822,
      O => trivRst_shift46_FFY_RST
    );
  trivRst_shift45 : X_FF
    generic map(
      LOC => "SLICE_X1Y1",
      INIT => '0'
    )
    port map (
      I => trivRst_shift46_DYMUX_12824,
      CE => trivRst_shift46_CEINV_12820,
      CLK => trivRst_shift46_CLKINV_12821,
      SET => GND,
      RST => trivRst_shift46_FFY_RST,
      O => trivRst_shift45_5158
    );
  trivRst_shift46_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_shift45_5158,
      O => trivRst_shift46_DXMUX_12833
    );
  trivRst_shift46_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_shift44_5147,
      O => trivRst_shift46_DYMUX_12824
    );
  trivRst_shift46_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivRst_shift46_SRINV_12822
    );
  trivRst_shift46_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivRst_shift46_CLKINV_12821
    );
  trivRst_shift46_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y1",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivRst_shift46_CEINV_12820
    );
  trivRst_shift38_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_shift37_5160,
      O => trivRst_shift38_DXMUX_12861
    );
  trivRst_shift38_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_shift36_5149,
      O => trivRst_shift38_DYMUX_12852
    );
  trivRst_shift38_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivRst_shift38_SRINV_12850
    );
  trivRst_shift38_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivRst_shift38_CLKINV_12849
    );
  trivRst_shift38_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivRst_shift38_CEINV_12848
    );
  trivRst_shift30_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_shift29_5162,
      O => trivRst_shift30_DXMUX_12889
    );
  trivRst_shift30_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_shift28_5151,
      O => trivRst_shift30_DYMUX_12880
    );
  trivRst_shift30_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivRst_shift30_SRINV_12878
    );
  trivRst_shift30_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivRst_shift30_CLKINV_12877
    );
  trivRst_shift30_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y2",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivRst_shift30_CEINV_12876
    );
  trivRst_shift64_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_shift63_5163,
      O => trivRst_shift64_DXMUX_12917
    );
  trivRst_shift64_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_shift62_5155,
      O => trivRst_shift64_DYMUX_12908
    );
  trivRst_shift64_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivRst_shift64_SRINV_12906
    );
  trivRst_shift64_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivRst_shift64_CLKINV_12905
    );
  trivRst_shift64_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivRst_shift64_CEINV_12904
    );
  trivRst_shift56_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X4Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_shift55_5165,
      O => trivRst_shift56_DXMUX_12945
    );
  trivRst_shift56_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X4Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_shift54_5157,
      O => trivRst_shift56_DYMUX_12936
    );
  trivRst_shift56_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X4Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivRst_shift56_SRINV_12934
    );
  trivRst_shift56_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X4Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivRst_shift56_CLKINV_12933
    );
  trivRst_shift56_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X4Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivRst_shift56_CEINV_12932
    );
  trivRst_shift48_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_shift47_5167,
      O => trivRst_shift48_DXMUX_12973
    );
  trivRst_shift48_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_shift46_5159,
      O => trivRst_shift48_DYMUX_12964
    );
  trivRst_shift48_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivRst_shift48_SRINV_12962
    );
  trivRst_shift48_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivRst_shift48_CLKINV_12961
    );
  trivRst_shift48_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivRst_shift48_CEINV_12960
    );
  trivRst_shift40_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y4",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_shift39_5169,
      O => trivRst_shift40_DXMUX_13001
    );
  trivRst_shift40_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y4",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_shift38_5161,
      O => trivRst_shift40_DYMUX_12992
    );
  trivRst_shift40_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y4",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivRst_shift40_SRINV_12990
    );
  trivRst_shift40_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y4",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivRst_shift40_CLKINV_12989
    );
  trivRst_shift40_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y4",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivRst_shift40_CEINV_12988
    );
  trivRst_shift65_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_shift64_5164,
      O => trivRst_shift65_DYMUX_13018
    );
  trivRst_shift65_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivRst_shift65_CLKINV_13015
    );
  trivRst_shift65_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivRst_shift65_CEINV_13014
    );
  trivRst_shift58_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X6Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_shift57_5171,
      O => trivRst_shift58_DXMUX_13046
    );
  trivRst_shift58_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X6Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_shift56_5166,
      O => trivRst_shift58_DYMUX_13037
    );
  trivRst_shift58_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X6Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivRst_shift58_SRINV_13035
    );
  trivRst_shift58_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X6Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivRst_shift58_CLKINV_13034
    );
  trivRst_shift58_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X6Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivRst_shift58_CEINV_13033
    );
  trivRst_shift50_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_shift49_5173,
      O => trivRst_shift50_DXMUX_13074
    );
  trivRst_shift50_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_shift48_5168,
      O => trivRst_shift50_DYMUX_13065
    );
  trivRst_shift50_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivRst_shift50_SRINV_13063
    );
  trivRst_shift50_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivRst_shift50_CLKINV_13062
    );
  trivRst_shift50_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivRst_shift50_CEINV_13061
    );
  trivRst_shift60_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X9Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_shift59_5174,
      O => trivRst_shift60_DXMUX_13102
    );
  trivRst_shift60_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X9Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_shift58_5172,
      O => trivRst_shift60_DYMUX_13093
    );
  trivRst_shift60_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X9Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivRst_shift60_SRINV_13091
    );
  trivRst_shift60_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X9Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivRst_shift60_CLKINV_13090
    );
  trivRst_shift60_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X9Y0",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivRst_shift60_CEINV_13089
    );
  trivium_s_reg_100_or0000_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y11",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000,
      O => trivium_s_reg_100_or0000_0
    );
  trivium_s_reg_100_or0000_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y11",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_z_reg_0_not0001,
      O => trivium_z_reg_0_not0001_0
    );
  IV_11_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y30",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV(3),
      O => IV_11_DXMUX_13226
    );
  IV_11_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y30",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV(2),
      O => IV_11_DYMUX_13217
    );
  IV_11_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y30",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => IV_11_SRINV_13215
    );
  IV_11_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y30",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => IV_11_CLKINV_13214
    );
  IV_11_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y30",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV_not0001_0,
      O => IV_11_CEINV_13213
    );
  IV_21_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y39",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV(13),
      O => IV_21_DXMUX_13254
    );
  IV_21_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y39",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV(12),
      O => IV_21_DYMUX_13245
    );
  IV_21_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y39",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => IV_21_SRINV_13243
    );
  IV_21_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y39",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => IV_21_CLKINV_13242
    );
  IV_21_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y39",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV_not0001_0,
      O => IV_21_CEINV_13241
    );
  IV_13_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y36",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV(5),
      O => IV_13_DXMUX_13282
    );
  IV_13_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y36",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV(4),
      O => IV_13_DYMUX_13273
    );
  IV_13_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y36",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => IV_13_SRINV_13271
    );
  IV_13_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y36",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => IV_13_CLKINV_13270
    );
  IV_13_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y36",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV_not0001_0,
      O => IV_13_CEINV_13269
    );
  IV_31_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV(23),
      O => IV_31_DXMUX_13310
    );
  IV_31_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV(22),
      O => IV_31_DYMUX_13301
    );
  IV_31_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => IV_31_SRINV_13299
    );
  IV_31_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => IV_31_CLKINV_13298
    );
  IV_31_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV_not0001_0,
      O => IV_31_CEINV_13297
    );
  IV_23_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y37",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV(15),
      O => IV_23_DXMUX_13338
    );
  IV_23_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y37",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV(14),
      O => IV_23_DYMUX_13329
    );
  IV_23_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y37",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => IV_23_SRINV_13327
    );
  IV_23_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y37",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => IV_23_CLKINV_13326
    );
  IV_23_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y37",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV_not0001_0,
      O => IV_23_CEINV_13325
    );
  IV_15_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y30",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV(7),
      O => IV_15_DXMUX_13366
    );
  IV_15_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y30",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV(6),
      O => IV_15_DYMUX_13357
    );
  IV_15_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y30",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => IV_15_SRINV_13355
    );
  IV_15_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y30",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => IV_15_CLKINV_13354
    );
  IV_15_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y30",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV_not0001_0,
      O => IV_15_CEINV_13353
    );
  IV_41_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y37",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV(33),
      O => IV_41_DXMUX_13394
    );
  IV_41_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y37",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV(32),
      O => IV_41_DYMUX_13385
    );
  IV_41_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y37",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => IV_41_SRINV_13383
    );
  IV_41_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y37",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => IV_41_CLKINV_13382
    );
  IV_41_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y37",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV_not0001_0,
      O => IV_41_CEINV_13381
    );
  IV_33_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y36",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV(25),
      O => IV_33_DXMUX_13422
    );
  IV_33_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y36",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV(24),
      O => IV_33_DYMUX_13413
    );
  IV_33_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y36",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => IV_33_SRINV_13411
    );
  IV_33_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y36",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => IV_33_CLKINV_13410
    );
  IV_33_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y36",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV_not0001_0,
      O => IV_33_CEINV_13409
    );
  IV_25_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y35",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV(17),
      O => IV_25_DXMUX_13450
    );
  IV_25_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y35",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV(16),
      O => IV_25_DYMUX_13441
    );
  IV_25_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y35",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => IV_25_SRINV_13439
    );
  IV_25_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y35",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => IV_25_CLKINV_13438
    );
  IV_25_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y35",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV_not0001_0,
      O => IV_25_CEINV_13437
    );
  IV_17_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y35",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV(9),
      O => IV_17_DXMUX_13478
    );
  IV_17_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y35",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV(8),
      O => IV_17_DYMUX_13469
    );
  IV_17_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y35",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => IV_17_SRINV_13467
    );
  IV_17_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y35",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => IV_17_CLKINV_13466
    );
  IV_17_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y35",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV_not0001_0,
      O => IV_17_CEINV_13465
    );
  IV_51_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y35",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV(43),
      O => IV_51_DXMUX_13506
    );
  IV_51_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y35",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV(42),
      O => IV_51_DYMUX_13497
    );
  IV_51_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y35",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => IV_51_SRINV_13495
    );
  IV_51_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y35",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => IV_51_CLKINV_13494
    );
  IV_51_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y35",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV_not0001_0,
      O => IV_51_CEINV_13493
    );
  IV_43_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV(35),
      O => IV_43_DXMUX_13534
    );
  IV_43_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV(34),
      O => IV_43_DYMUX_13525
    );
  IV_43_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => IV_43_SRINV_13523
    );
  IV_43_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => IV_43_CLKINV_13522
    );
  IV_43_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV_not0001_0,
      O => IV_43_CEINV_13521
    );
  IV_35_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y38",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV(27),
      O => IV_35_DXMUX_13562
    );
  IV_35_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y38",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV(26),
      O => IV_35_DYMUX_13553
    );
  IV_35_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y38",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => IV_35_SRINV_13551
    );
  IV_35_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y38",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => IV_35_CLKINV_13550
    );
  IV_35_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y38",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV_not0001_0,
      O => IV_35_CEINV_13549
    );
  IV_27_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X6Y41",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV(19),
      O => IV_27_DXMUX_13590
    );
  IV_27_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X6Y41",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV(18),
      O => IV_27_DYMUX_13581
    );
  IV_27_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X6Y41",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => IV_27_SRINV_13579
    );
  IV_27_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X6Y41",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => IV_27_CLKINV_13578
    );
  IV_27_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X6Y41",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV_not0001_0,
      O => IV_27_CEINV_13577
    );
  IV_19_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X2Y41",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV_19_SRINV_13607,
      O => IV_19_FFY_RST
    );
  IV_18 : X_FF
    generic map(
      LOC => "SLICE_X2Y41",
      INIT => '0'
    )
    port map (
      I => IV_19_DYMUX_13609,
      CE => IV_19_CEINV_13605,
      CLK => IV_19_CLKINV_13606,
      SET => GND,
      RST => IV_19_FFY_RST,
      O => IV(18)
    );
  IV_19_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X2Y41",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV_19_SRINV_13607,
      O => IV_19_FFX_RST
    );
  IV_19 : X_FF
    generic map(
      LOC => "SLICE_X2Y41",
      INIT => '0'
    )
    port map (
      I => IV_19_DXMUX_13618,
      CE => IV_19_CEINV_13605,
      CLK => IV_19_CLKINV_13606,
      SET => GND,
      RST => IV_19_FFX_RST,
      O => IV(19)
    );
  IV_19_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y41",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV(11),
      O => IV_19_DXMUX_13618
    );
  IV_19_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y41",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV(10),
      O => IV_19_DYMUX_13609
    );
  IV_19_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y41",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => IV_19_SRINV_13607
    );
  IV_19_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y41",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => IV_19_CLKINV_13606
    );
  IV_19_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y41",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV_not0001_0,
      O => IV_19_CEINV_13605
    );
  IV_61_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X26Y32",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV_61_SRINV_13635,
      O => IV_61_FFY_RST
    );
  IV_60 : X_FF
    generic map(
      LOC => "SLICE_X26Y32",
      INIT => '0'
    )
    port map (
      I => IV_61_DYMUX_13637,
      CE => IV_61_CEINV_13633,
      CLK => IV_61_CLKINV_13634,
      SET => GND,
      RST => IV_61_FFY_RST,
      O => IV(60)
    );
  IV_61_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X26Y32",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV_61_SRINV_13635,
      O => IV_61_FFX_RST
    );
  IV_61 : X_FF
    generic map(
      LOC => "SLICE_X26Y32",
      INIT => '0'
    )
    port map (
      I => IV_61_DXMUX_13646,
      CE => IV_61_CEINV_13633,
      CLK => IV_61_CLKINV_13634,
      SET => GND,
      RST => IV_61_FFX_RST,
      O => IV(61)
    );
  IV_61_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y32",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV(53),
      O => IV_61_DXMUX_13646
    );
  IV_61_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y32",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV(52),
      O => IV_61_DYMUX_13637
    );
  IV_61_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y32",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => IV_61_SRINV_13635
    );
  IV_61_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y32",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => IV_61_CLKINV_13634
    );
  IV_61_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y32",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV_not0001_0,
      O => IV_61_CEINV_13633
    );
  IV_53_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y35",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV(45),
      O => IV_53_DXMUX_13674
    );
  IV_53_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y35",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV(44),
      O => IV_53_DYMUX_13665
    );
  IV_53_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y35",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => IV_53_SRINV_13663
    );
  IV_53_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y35",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => IV_53_CLKINV_13662
    );
  IV_53_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y35",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV_not0001_0,
      O => IV_53_CEINV_13661
    );
  IV_52 : X_FF
    generic map(
      LOC => "SLICE_X26Y35",
      INIT => '0'
    )
    port map (
      I => IV_53_DYMUX_13665,
      CE => IV_53_CEINV_13661,
      CLK => IV_53_CLKINV_13662,
      SET => GND,
      RST => IV_53_SRINV_13663,
      O => IV(52)
    );
  IV_45_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y35",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV(37),
      O => IV_45_DXMUX_13702
    );
  IV_45_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y35",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV(36),
      O => IV_45_DYMUX_13693
    );
  IV_45_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y35",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => IV_45_SRINV_13691
    );
  IV_45_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y35",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => IV_45_CLKINV_13690
    );
  IV_45_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y35",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV_not0001_0,
      O => IV_45_CEINV_13689
    );
  IV_37_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV(29),
      O => IV_37_DXMUX_13730
    );
  IV_37_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV(28),
      O => IV_37_DYMUX_13721
    );
  IV_37_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => IV_37_SRINV_13719
    );
  IV_37_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => IV_37_CLKINV_13718
    );
  IV_37_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV_not0001_0,
      O => IV_37_CEINV_13717
    );
  IV_29_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X9Y41",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV(21),
      O => IV_29_DXMUX_13758
    );
  IV_29_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X9Y41",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV(20),
      O => IV_29_DYMUX_13749
    );
  IV_29_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X9Y41",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => IV_29_SRINV_13747
    );
  IV_29_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X9Y41",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => IV_29_CLKINV_13746
    );
  IV_29_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X9Y41",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV_not0001_0,
      O => IV_29_CEINV_13745
    );
  IV_71_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y30",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV(63),
      O => IV_71_DXMUX_13786
    );
  IV_71_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y30",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV(62),
      O => IV_71_DYMUX_13777
    );
  IV_71_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y30",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => IV_71_SRINV_13775
    );
  IV_71_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y30",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => IV_71_CLKINV_13774
    );
  IV_71_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y30",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV_not0001_0,
      O => IV_71_CEINV_13773
    );
  IV_63_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y36",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV(55),
      O => IV_63_DXMUX_13814
    );
  IV_63_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y36",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV(54),
      O => IV_63_DYMUX_13805
    );
  IV_63_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y36",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => IV_63_SRINV_13803
    );
  IV_63_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y36",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => IV_63_CLKINV_13802
    );
  IV_63_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y36",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV_not0001_0,
      O => IV_63_CEINV_13801
    );
  IV_55_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y41",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV(47),
      O => IV_55_DXMUX_13842
    );
  IV_55_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y41",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV(46),
      O => IV_55_DYMUX_13833
    );
  IV_55_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y41",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => IV_55_SRINV_13831
    );
  IV_55_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y41",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => IV_55_CLKINV_13830
    );
  IV_55_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y41",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV_not0001_0,
      O => IV_55_CEINV_13829
    );
  IV_47_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y42",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV(39),
      O => IV_47_DXMUX_13870
    );
  IV_47_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y42",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV(38),
      O => IV_47_DYMUX_13861
    );
  IV_47_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y42",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => IV_47_SRINV_13859
    );
  IV_47_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y42",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => IV_47_CLKINV_13858
    );
  IV_47_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y42",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV_not0001_0,
      O => IV_47_CEINV_13857
    );
  IV_39_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y43",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV(31),
      O => IV_39_DXMUX_13898
    );
  IV_39_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y43",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV(30),
      O => IV_39_DYMUX_13889
    );
  IV_39_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y43",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => IV_39_SRINV_13887
    );
  IV_39_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y43",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => IV_39_CLKINV_13886
    );
  IV_39_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y43",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV_not0001_0,
      O => IV_39_CEINV_13885
    );
  IV_73_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y32",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV(65),
      O => IV_73_DXMUX_13926
    );
  IV_73_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y32",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV(64),
      O => IV_73_DYMUX_13917
    );
  IV_73_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y32",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => IV_73_SRINV_13915
    );
  IV_73_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y32",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => IV_73_CLKINV_13914
    );
  IV_73_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y32",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV_not0001_0,
      O => IV_73_CEINV_13913
    );
  IV_65_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y38",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV(57),
      O => IV_65_DXMUX_13954
    );
  IV_65_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y38",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV(56),
      O => IV_65_DYMUX_13945
    );
  IV_65_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y38",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => IV_65_SRINV_13943
    );
  IV_65_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y38",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => IV_65_CLKINV_13942
    );
  IV_65_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y38",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV_not0001_0,
      O => IV_65_CEINV_13941
    );
  IV_57_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV(49),
      O => IV_57_DXMUX_13982
    );
  IV_57_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV(48),
      O => IV_57_DYMUX_13973
    );
  IV_57_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => IV_57_SRINV_13971
    );
  IV_57_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => IV_57_CLKINV_13970
    );
  IV_57_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV_not0001_0,
      O => IV_57_CEINV_13969
    );
  IV_49_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV(41),
      O => IV_49_DXMUX_14010
    );
  IV_49_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV(40),
      O => IV_49_DYMUX_14001
    );
  IV_49_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => IV_49_SRINV_13999
    );
  IV_49_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => IV_49_CLKINV_13998
    );
  IV_49_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV_not0001_0,
      O => IV_49_CEINV_13997
    );
  IV_75_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y29",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV(67),
      O => IV_75_DXMUX_14038
    );
  IV_75_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y29",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV(66),
      O => IV_75_DYMUX_14029
    );
  IV_75_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y29",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => IV_75_SRINV_14027
    );
  IV_75_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y29",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => IV_75_CLKINV_14026
    );
  IV_75_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y29",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV_not0001_0,
      O => IV_75_CEINV_14025
    );
  IV_67_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y30",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV(59),
      O => IV_67_DXMUX_14066
    );
  IV_67_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y30",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV(58),
      O => IV_67_DYMUX_14057
    );
  IV_67_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y30",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => IV_67_SRINV_14055
    );
  IV_67_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y30",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => IV_67_CLKINV_14054
    );
  IV_67_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y30",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV_not0001_0,
      O => IV_67_CEINV_14053
    );
  IV_59_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV(51),
      O => IV_59_DXMUX_14094
    );
  IV_59_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV(50),
      O => IV_59_DYMUX_14085
    );
  IV_59_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => IV_59_SRINV_14083
    );
  IV_59_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => IV_59_CLKINV_14082
    );
  IV_59_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV_not0001_0,
      O => IV_59_CEINV_14081
    );
  IV_77_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X23Y24",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV(69),
      O => IV_77_DXMUX_14122
    );
  IV_77_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X23Y24",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV(68),
      O => IV_77_DYMUX_14113
    );
  IV_77_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y24",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => IV_77_SRINV_14111
    );
  IV_77_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y24",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => IV_77_CLKINV_14110
    );
  IV_77_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y24",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV_not0001_0,
      O => IV_77_CEINV_14109
    );
  IV_69_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X23Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV(61),
      O => IV_69_DXMUX_14150
    );
  IV_69_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X23Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV(60),
      O => IV_69_DYMUX_14141
    );
  IV_69_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => IV_69_SRINV_14139
    );
  IV_69_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => IV_69_CLKINV_14138
    );
  IV_69_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV_not0001_0,
      O => IV_69_CEINV_14137
    );
  IV_79_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y22",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV(71),
      O => IV_79_DXMUX_14178
    );
  IV_79_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y22",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV(70),
      O => IV_79_DYMUX_14169
    );
  IV_79_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y22",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => IV_79_SRINV_14167
    );
  IV_79_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y22",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => IV_79_CLKINV_14166
    );
  IV_79_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y22",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV_not0001_0,
      O => IV_79_CEINV_14165
    );
  skp_buf_prev_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y19",
      PATHPULSE => 638 ps
    )
    port map (
      I => skp_buf_cur_4970,
      O => skp_buf_prev_DYMUX_14361
    );
  skp_buf_prev_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y19",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => skp_buf_prev_CLKINV_14358
    );
  trivium_s_reg_110_and00011 : X_LUT4
    generic map(
      INIT => X"F000",
      LOC => "SLICE_X2Y34"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => trivRst_4811,
      ADR3 => IV(16),
      O => trivium_s_reg_110_and0001
    );
  trivium_s_reg_110_and00001 : X_LUT4
    generic map(
      INIT => X"00F0",
      LOC => "SLICE_X2Y34"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => trivRst_4811,
      ADR3 => IV(16),
      O => trivium_s_reg_110_and0000
    );
  trivium_s_reg_4_and00011 : X_LUT4
    generic map(
      INIT => X"AA00",
      LOC => "SLICE_X0Y17"
    )
    port map (
      ADR0 => trivRst_4811,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => key(3),
      O => trivium_s_reg_4_and0001
    );
  trivium_s_reg_4_and00001 : X_LUT4
    generic map(
      INIT => X"00AA",
      LOC => "SLICE_X0Y17"
    )
    port map (
      ADR0 => trivRst_4811,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => key(3),
      O => trivium_s_reg_4_and0000
    );
  key_1_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X12Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => key_1_SRINV_14545,
      O => key_1_FFY_RST
    );
  key_0 : X_FF
    generic map(
      LOC => "SLICE_X12Y3",
      INIT => '0'
    )
    port map (
      I => key_1_DYMUX_14547,
      CE => key_1_CEINV_14543,
      CLK => key_1_CLKINV_14544,
      SET => GND,
      RST => key_1_FFY_RST,
      O => key(0)
    );
  key_1_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X12Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => key_1_SRINV_14545,
      O => key_1_FFX_RST
    );
  key_1 : X_FF
    generic map(
      LOC => "SLICE_X12Y3",
      INIT => '0'
    )
    port map (
      I => key_1_DXMUX_14556,
      CE => key_1_CEINV_14543,
      CLK => key_1_CLKINV_14544,
      SET => GND,
      RST => key_1_FFX_RST,
      O => key(1)
    );
  key_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => swtch_led_1_OBUF_4938,
      O => key_1_DXMUX_14556
    );
  key_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => swtch_led_0_OBUF_4937,
      O => key_1_DYMUX_14547
    );
  key_1_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => key_1_SRINV_14545
    );
  key_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => key_1_CLKINV_14544
    );
  key_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => key_not0001_0,
      O => key_1_CEINV_14543
    );
  key_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y17",
      PATHPULSE => 638 ps
    )
    port map (
      I => swtch_led_3_OBUF_4940,
      O => key_3_DXMUX_14584
    );
  key_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y17",
      PATHPULSE => 638 ps
    )
    port map (
      I => swtch_led_2_OBUF_4939,
      O => key_3_DYMUX_14575
    );
  key_3_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y17",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => key_3_SRINV_14573
    );
  key_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y17",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => key_3_CLKINV_14572
    );
  key_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y17",
      PATHPULSE => 638 ps
    )
    port map (
      I => key_not0001_0,
      O => key_3_CEINV_14571
    );
  key_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y21",
      PATHPULSE => 638 ps
    )
    port map (
      I => swtch_led_5_OBUF_4942,
      O => key_5_DXMUX_14612
    );
  key_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y21",
      PATHPULSE => 638 ps
    )
    port map (
      I => swtch_led_4_OBUF_4941,
      O => key_5_DYMUX_14603
    );
  key_5_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y21",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => key_5_SRINV_14601
    );
  key_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y21",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => key_5_CLKINV_14600
    );
  key_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y21",
      PATHPULSE => 638 ps
    )
    port map (
      I => key_not0001_0,
      O => key_5_CEINV_14599
    );
  key_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y11",
      PATHPULSE => 638 ps
    )
    port map (
      I => swtch_led_7_OBUF_4944,
      O => key_7_DXMUX_14640
    );
  key_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y11",
      PATHPULSE => 638 ps
    )
    port map (
      I => swtch_led_6_OBUF_4943,
      O => key_7_DYMUX_14631
    );
  key_7_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y11",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => key_7_SRINV_14629
    );
  key_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y11",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => key_7_CLKINV_14628
    );
  key_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y11",
      PATHPULSE => 638 ps
    )
    port map (
      I => key_not0001_0,
      O => key_7_CEINV_14627
    );
  key_9_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X6Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => key(1),
      O => key_9_DXMUX_14668
    );
  key_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X6Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => key(0),
      O => key_9_DYMUX_14659
    );
  key_9_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X6Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => key_9_SRINV_14657
    );
  key_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X6Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => key_9_CLKINV_14656
    );
  key_9_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X6Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => key_not0001_0,
      O => key_9_CEINV_14655
    );
  trivium_z_reg_Buf_12_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y15",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_z_reg_Buf(13),
      O => trivium_z_reg_Buf_12_DXMUX_14696
    );
  trivium_z_reg_Buf_12_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y15",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_z_reg_Buf(12),
      O => trivium_z_reg_Buf_12_DYMUX_14687
    );
  trivium_z_reg_Buf_12_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y15",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivium_z_reg_Buf_12_SRINV_14685
    );
  trivium_z_reg_Buf_12_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y15",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_z_reg_Buf_12_CLKINV_14684
    );
  trivium_z_reg_Buf_12_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y15",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_state_cmp_eq0002_0,
      O => trivium_z_reg_Buf_12_CEINV_14683
    );
  trivium_z_reg_Buf_14_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_z_reg_Buf(15),
      O => trivium_z_reg_Buf_14_DXMUX_14724
    );
  trivium_z_reg_Buf_14_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_z_reg_Buf(14),
      O => trivium_z_reg_Buf_14_DYMUX_14715
    );
  trivium_z_reg_Buf_14_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivium_z_reg_Buf_14_SRINV_14713
    );
  trivium_z_reg_Buf_14_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_z_reg_Buf_14_CLKINV_14712
    );
  trivium_z_reg_Buf_14_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_state_cmp_eq0002_0,
      O => trivium_z_reg_Buf_14_CEINV_14711
    );
  trivium_s_reg_100_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y26",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_99_Q,
      O => trivium_s_reg_100_DXMUX_15344
    );
  trivium_s_reg_100_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y26",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_100_CLKINV_15339
    );
  trivium_s_reg_100_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y26",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_100_CEINV_15338
    );
  trivium_s_reg_101_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y25",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_Q,
      O => trivium_s_reg_101_DXMUX_15366
    );
  trivium_s_reg_101_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y25",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_101_CLKINV_15361
    );
  trivium_s_reg_101_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y25",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_101_CEINV_15360
    );
  trivium_s_reg_102_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y26",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_101_Q,
      O => trivium_s_reg_102_DXMUX_15388
    );
  trivium_s_reg_102_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y26",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_102_CLKINV_15383
    );
  trivium_s_reg_102_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y26",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_102_CEINV_15382
    );
  trivium_s_reg_110_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y35",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_109_Q,
      O => trivium_s_reg_110_DXMUX_15410
    );
  trivium_s_reg_110_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y35",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_110_CLKINV_15405
    );
  trivium_s_reg_110_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y35",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_110_CEINV_15404
    );
  trivium_s_reg_103_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_102_Q,
      O => trivium_s_reg_103_DXMUX_15432
    );
  trivium_s_reg_103_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_103_CLKINV_15427
    );
  trivium_s_reg_103_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_103_CEINV_15426
    );
  trivium_s_reg_111_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y38",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_110_Q,
      O => trivium_s_reg_111_DXMUX_15454
    );
  trivium_s_reg_111_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y38",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_111_CLKINV_15449
    );
  trivium_s_reg_111_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y38",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_111_CEINV_15448
    );
  trivium_s_reg_104_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X0Y33",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_104_and0000,
      O => trivium_s_reg_104_FFX_RST
    );
  trivium_s_reg_104 : X_FF
    generic map(
      LOC => "SLICE_X0Y33",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_104_DXMUX_15476,
      CE => trivium_s_reg_104_CEINV_15470,
      CLK => trivium_s_reg_104_CLKINV_15471,
      SET => trivium_s_reg_104_REVUSED_15474,
      RST => trivium_s_reg_104_FFX_RST,
      O => trivium_s_reg_104_Q
    );
  trivium_s_reg_104_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y33",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_103_Q,
      O => trivium_s_reg_104_DXMUX_15476
    );
  trivium_s_reg_104_REVUSED : X_BUF
    generic map(
      LOC => "SLICE_X0Y33",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_104_and0001,
      O => trivium_s_reg_104_REVUSED_15474
    );
  trivium_s_reg_104_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y33",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_104_CLKINV_15471
    );
  trivium_s_reg_104_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y33",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_104_CEINV_15470
    );
  trivium_s_reg_112_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X1Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_112_and0000,
      O => trivium_s_reg_112_FFX_RST
    );
  trivium_s_reg_112 : X_FF
    generic map(
      LOC => "SLICE_X1Y40",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_112_DXMUX_15498,
      CE => trivium_s_reg_112_CEINV_15492,
      CLK => trivium_s_reg_112_CLKINV_15493,
      SET => trivium_s_reg_112_REVUSED_15496,
      RST => trivium_s_reg_112_FFX_RST,
      O => trivium_s_reg_112_Q
    );
  trivium_s_reg_112_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_111_Q,
      O => trivium_s_reg_112_DXMUX_15498
    );
  trivium_s_reg_112_REVUSED : X_BUF
    generic map(
      LOC => "SLICE_X1Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_112_and0001,
      O => trivium_s_reg_112_REVUSED_15496
    );
  trivium_s_reg_112_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_112_CLKINV_15493
    );
  trivium_s_reg_112_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_112_CEINV_15492
    );
  trivium_s_reg_120_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X5Y43",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_120_and0000,
      O => trivium_s_reg_120_FFX_RST
    );
  trivium_s_reg_120 : X_FF
    generic map(
      LOC => "SLICE_X5Y43",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_120_DXMUX_15520,
      CE => trivium_s_reg_120_CEINV_15514,
      CLK => trivium_s_reg_120_CLKINV_15515,
      SET => trivium_s_reg_120_REVUSED_15518,
      RST => trivium_s_reg_120_FFX_RST,
      O => trivium_s_reg_120_Q
    );
  trivium_s_reg_120_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X5Y43",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_119_Q,
      O => trivium_s_reg_120_DXMUX_15520
    );
  trivium_s_reg_120_REVUSED : X_BUF
    generic map(
      LOC => "SLICE_X5Y43",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_120_and0001,
      O => trivium_s_reg_120_REVUSED_15518
    );
  trivium_s_reg_120_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X5Y43",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_120_CLKINV_15515
    );
  trivium_s_reg_120_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X5Y43",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_120_CEINV_15514
    );
  trivium_s_reg_105_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y38",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_104_Q,
      O => trivium_s_reg_105_DXMUX_15542
    );
  trivium_s_reg_105_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y38",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_105_CLKINV_15537
    );
  trivium_s_reg_105_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y38",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_105_CEINV_15536
    );
  trivium_s_reg_113_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y42",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_112_Q,
      O => trivium_s_reg_113_DXMUX_15564
    );
  trivium_s_reg_113_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y42",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_113_CLKINV_15559
    );
  trivium_s_reg_113_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y42",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_113_CEINV_15558
    );
  trivium_s_reg_121_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X6Y43",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_120_Q,
      O => trivium_s_reg_121_DXMUX_15586
    );
  trivium_s_reg_121_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X6Y43",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_121_CLKINV_15581
    );
  trivium_s_reg_121_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X6Y43",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_121_CEINV_15580
    );
  trivium_s_reg_106_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y38",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_105_Q,
      O => trivium_s_reg_106_DXMUX_15608
    );
  trivium_s_reg_106_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y38",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_106_CLKINV_15603
    );
  trivium_s_reg_106_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y38",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_106_CEINV_15602
    );
  trivium_s_reg_114_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y42",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_113_Q,
      O => trivium_s_reg_114_DXMUX_15630
    );
  trivium_s_reg_114_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y42",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_114_CLKINV_15625
    );
  trivium_s_reg_114_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y42",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_114_CEINV_15624
    );
  trivium_s_reg_122_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X9Y43",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_121_Q,
      O => trivium_s_reg_122_DXMUX_15652
    );
  trivium_s_reg_122_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X9Y43",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_122_CLKINV_15647
    );
  trivium_s_reg_122_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X9Y43",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_122_CEINV_15646
    );
  trivium_s_reg_130_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y41",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_129_Q,
      O => trivium_s_reg_130_DXMUX_15674
    );
  trivium_s_reg_130_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y41",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_130_CLKINV_15669
    );
  trivium_s_reg_130_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y41",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_130_CEINV_15668
    );
  trivium_s_reg_107_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y37",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_106_Q,
      O => trivium_s_reg_107_DXMUX_15696
    );
  trivium_s_reg_107_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y37",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_107_CLKINV_15691
    );
  trivium_s_reg_107_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y37",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_107_CEINV_15690
    );
  trivium_s_reg_115_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y42",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_114_Q,
      O => trivium_s_reg_115_DXMUX_15718
    );
  trivium_s_reg_115_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y42",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_115_CLKINV_15713
    );
  trivium_s_reg_115_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y42",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_115_CEINV_15712
    );
  trivium_s_reg_123_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X8Y42",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_122_Q,
      O => trivium_s_reg_123_DXMUX_15740
    );
  trivium_s_reg_123_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X8Y42",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_123_CLKINV_15735
    );
  trivium_s_reg_123_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X8Y42",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_123_CEINV_15734
    );
  trivium_s_reg_131_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y43",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_130_Q,
      O => trivium_s_reg_131_DXMUX_15762
    );
  trivium_s_reg_131_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y43",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_131_CLKINV_15757
    );
  trivium_s_reg_131_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y43",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_131_CEINV_15756
    );
  trivium_s_reg_108_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y35",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_107_Q,
      O => trivium_s_reg_108_DXMUX_15784
    );
  trivium_s_reg_108_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y35",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_108_CLKINV_15779
    );
  trivium_s_reg_108_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y35",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_108_CEINV_15778
    );
  trivium_s_reg_116_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_115_Q,
      O => trivium_s_reg_116_DXMUX_15806
    );
  trivium_s_reg_116_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_116_CLKINV_15801
    );
  trivium_s_reg_116_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_116_CEINV_15800
    );
  trivium_s_reg_124_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X8Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_123_Q,
      O => trivium_s_reg_124_DXMUX_15828
    );
  trivium_s_reg_124_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X8Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_124_CLKINV_15823
    );
  trivium_s_reg_124_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X8Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_124_CEINV_15822
    );
  trivium_s_reg_132_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y43",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_131_Q,
      O => trivium_s_reg_132_DXMUX_15850
    );
  trivium_s_reg_132_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y43",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_132_CLKINV_15845
    );
  trivium_s_reg_132_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y43",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_132_CEINV_15844
    );
  trivium_s_reg_140_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_139_Q,
      O => trivium_s_reg_140_DXMUX_15872
    );
  trivium_s_reg_140_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_140_CLKINV_15867
    );
  trivium_s_reg_140_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_140_CEINV_15866
    );
  trivium_s_reg_109_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_108_Q,
      O => trivium_s_reg_109_DXMUX_15894
    );
  trivium_s_reg_109_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_109_CLKINV_15889
    );
  trivium_s_reg_109_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_109_CEINV_15888
    );
  trivium_s_reg_117_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X4Y41",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_116_Q,
      O => trivium_s_reg_117_DXMUX_15916
    );
  trivium_s_reg_117_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X4Y41",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_117_CLKINV_15911
    );
  trivium_s_reg_117_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X4Y41",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_117_CEINV_15910
    );
  trivium_s_reg_125_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X10Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_124_Q,
      O => trivium_s_reg_125_DXMUX_15938
    );
  trivium_s_reg_125_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X10Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_125_CLKINV_15933
    );
  trivium_s_reg_125_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X10Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_125_CEINV_15932
    );
  trivium_s_reg_133_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_132_Q,
      O => trivium_s_reg_133_DXMUX_15960
    );
  trivium_s_reg_133_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_133_CLKINV_15955
    );
  trivium_s_reg_133_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_133_CEINV_15954
    );
  trivium_s_reg_141_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y42",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_140_Q,
      O => trivium_s_reg_141_DXMUX_15982
    );
  trivium_s_reg_141_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y42",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_141_CLKINV_15977
    );
  trivium_s_reg_141_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y42",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_141_CEINV_15976
    );
  trivium_s_reg_118_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X5Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_117_Q,
      O => trivium_s_reg_118_DXMUX_16004
    );
  trivium_s_reg_118_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X5Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_118_CLKINV_15999
    );
  trivium_s_reg_118_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X5Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_118_CEINV_15998
    );
  trivium_s_reg_126_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_125_Q,
      O => trivium_s_reg_126_DXMUX_16026
    );
  trivium_s_reg_126_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_126_CLKINV_16021
    );
  trivium_s_reg_126_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_126_CEINV_16020
    );
  trivium_s_reg_134_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_133_Q,
      O => trivium_s_reg_134_DXMUX_16048
    );
  trivium_s_reg_134_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_134_CLKINV_16043
    );
  trivium_s_reg_134_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_134_CEINV_16042
    );
  trivium_s_reg_142_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y42",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_141_Q,
      O => trivium_s_reg_142_DXMUX_16070
    );
  trivium_s_reg_142_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y42",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_142_CLKINV_16065
    );
  trivium_s_reg_142_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y42",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_142_CEINV_16064
    );
  trivium_s_reg_150_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y41",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_149_Q,
      O => trivium_s_reg_150_DXMUX_16092
    );
  trivium_s_reg_150_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y41",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_150_CLKINV_16087
    );
  trivium_s_reg_150_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y41",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_150_CEINV_16086
    );
  trivium_s_reg_119_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X6Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_118_Q,
      O => trivium_s_reg_119_DXMUX_16114
    );
  trivium_s_reg_119_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X6Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_119_CLKINV_16109
    );
  trivium_s_reg_119_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X6Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_119_CEINV_16108
    );
  trivium_s_reg_127_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y36",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_126_Q,
      O => trivium_s_reg_127_DXMUX_16136
    );
  trivium_s_reg_127_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y36",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_127_CLKINV_16131
    );
  trivium_s_reg_127_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y36",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_127_CEINV_16130
    );
  trivium_s_reg_135_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y36",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_134_Q,
      O => trivium_s_reg_135_DXMUX_16158
    );
  trivium_s_reg_135_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y36",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_135_CLKINV_16153
    );
  trivium_s_reg_135_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y36",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_135_CEINV_16152
    );
  trivium_s_reg_143_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_142_Q,
      O => trivium_s_reg_143_DXMUX_16180
    );
  trivium_s_reg_143_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_143_CLKINV_16175
    );
  trivium_s_reg_143_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_143_CEINV_16174
    );
  trivium_s_reg_151_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y41",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_150_Q,
      O => trivium_s_reg_151_DXMUX_16202
    );
  trivium_s_reg_151_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y41",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_151_CLKINV_16197
    );
  trivium_s_reg_151_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y41",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_151_CEINV_16196
    );
  trivium_s_reg_128_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X12Y39",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_128_and0000,
      O => trivium_s_reg_128_FFX_RST
    );
  trivium_s_reg_128 : X_FF
    generic map(
      LOC => "SLICE_X12Y39",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_128_DXMUX_16224,
      CE => trivium_s_reg_128_CEINV_16218,
      CLK => trivium_s_reg_128_CLKINV_16219,
      SET => trivium_s_reg_128_REVUSED_16222,
      RST => trivium_s_reg_128_FFX_RST,
      O => trivium_s_reg_128_Q
    );
  trivium_s_reg_128_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y39",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_127_Q,
      O => trivium_s_reg_128_DXMUX_16224
    );
  trivium_s_reg_128_REVUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y39",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_128_and0001,
      O => trivium_s_reg_128_REVUSED_16222
    );
  trivium_s_reg_128_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y39",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_128_CLKINV_16219
    );
  trivium_s_reg_128_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y39",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_128_CEINV_16218
    );
  trivium_s_reg_136_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_135_Q,
      O => trivium_s_reg_136_DXMUX_16246
    );
  trivium_s_reg_136_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_136_CLKINV_16241
    );
  trivium_s_reg_136_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_136_CEINV_16240
    );
  trivium_s_reg_144_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y39",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_143_Q,
      O => trivium_s_reg_144_DXMUX_16268
    );
  trivium_s_reg_144_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y39",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_144_CLKINV_16263
    );
  trivium_s_reg_144_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y39",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_144_CEINV_16262
    );
  trivium_s_reg_152_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y36",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_151_Q,
      O => trivium_s_reg_152_DXMUX_16290
    );
  trivium_s_reg_152_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y36",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_152_CLKINV_16285
    );
  trivium_s_reg_152_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y36",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_152_CEINV_16284
    );
  trivium_s_reg_160_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y30",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_159_Q,
      O => trivium_s_reg_160_DXMUX_16312
    );
  trivium_s_reg_160_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y30",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_160_CLKINV_16307
    );
  trivium_s_reg_160_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y30",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_160_CEINV_16306
    );
  trivium_s_reg_129_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y38",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_128_Q,
      O => trivium_s_reg_129_DXMUX_16334
    );
  trivium_s_reg_129_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y38",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_129_CLKINV_16329
    );
  trivium_s_reg_129_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y38",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_129_CEINV_16328
    );
  trivium_s_reg_137_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y33",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_136_Q,
      O => trivium_s_reg_137_DXMUX_16356
    );
  trivium_s_reg_137_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y33",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_137_CLKINV_16351
    );
  trivium_s_reg_137_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y33",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_137_CEINV_16350
    );
  trivium_s_reg_145_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y38",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_144_Q,
      O => trivium_s_reg_145_DXMUX_16378
    );
  trivium_s_reg_145_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y38",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_145_CLKINV_16373
    );
  trivium_s_reg_145_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y38",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_145_CEINV_16372
    );
  trivium_s_reg_153_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y35",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_152_Q,
      O => trivium_s_reg_153_DXMUX_16400
    );
  trivium_s_reg_153_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y35",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_153_CLKINV_16395
    );
  trivium_s_reg_153_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y35",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_153_CEINV_16394
    );
  trivium_s_reg_161_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y29",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_160_Q,
      O => trivium_s_reg_161_DXMUX_16422
    );
  trivium_s_reg_161_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y29",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_161_CLKINV_16417
    );
  trivium_s_reg_161_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y29",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_161_CEINV_16416
    );
  trivium_s_reg_170_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y23",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_169_Q,
      O => trivium_s_reg_170_DXMUX_16444
    );
  trivium_s_reg_170_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y23",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_170_CLKINV_16439
    );
  trivium_s_reg_170_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y23",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_170_CEINV_16438
    );
  trivium_s_reg_138_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y35",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_137_Q,
      O => trivium_s_reg_138_DXMUX_16466
    );
  trivium_s_reg_138_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y35",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_138_CLKINV_16461
    );
  trivium_s_reg_138_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y35",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_138_CEINV_16460
    );
  trivium_s_reg_146_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y37",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_145_Q,
      O => trivium_s_reg_146_DXMUX_16488
    );
  trivium_s_reg_146_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y37",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_146_CLKINV_16483
    );
  trivium_s_reg_146_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y37",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_146_CEINV_16482
    );
  trivium_s_reg_154_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_153_Q,
      O => trivium_s_reg_154_DXMUX_16510
    );
  trivium_s_reg_154_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_154_CLKINV_16505
    );
  trivium_s_reg_154_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_154_CEINV_16504
    );
  trivium_s_reg_162_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y26",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_161_Q,
      O => trivium_s_reg_162_DXMUX_16532
    );
  trivium_s_reg_162_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y26",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_162_CLKINV_16527
    );
  trivium_s_reg_162_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y26",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_162_CEINV_16526
    );
  trivium_s_reg_163_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X23Y25",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_162_Q,
      O => trivium_s_reg_163_DXMUX_16554
    );
  trivium_s_reg_163_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y25",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_163_CLKINV_16549
    );
  trivium_s_reg_163_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y25",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_163_CEINV_16548
    );
  trivium_s_reg_171_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y23",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_170_Q,
      O => trivium_s_reg_171_DXMUX_16576
    );
  trivium_s_reg_171_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y23",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_171_CLKINV_16571
    );
  trivium_s_reg_171_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y23",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_171_CEINV_16570
    );
  trivium_s_reg_139_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y37",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_138_Q,
      O => trivium_s_reg_139_DXMUX_16598
    );
  trivium_s_reg_139_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y37",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_139_CLKINV_16593
    );
  trivium_s_reg_139_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y37",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_139_CEINV_16592
    );
  trivium_s_reg_147_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y39",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_146_Q,
      O => trivium_s_reg_147_DXMUX_16620
    );
  trivium_s_reg_147_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y39",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_147_CLKINV_16615
    );
  trivium_s_reg_147_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y39",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_147_CEINV_16614
    );
  trivium_s_reg_155_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_154_Q,
      O => trivium_s_reg_155_DXMUX_16642
    );
  trivium_s_reg_155_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_155_CLKINV_16637
    );
  trivium_s_reg_155_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_155_CEINV_16636
    );
  trivium_s_reg_164_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X23Y27",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_163_Q,
      O => trivium_s_reg_164_DXMUX_16664
    );
  trivium_s_reg_164_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y27",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_164_CLKINV_16659
    );
  trivium_s_reg_164_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y27",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_164_CEINV_16658
    );
  trivium_s_reg_172_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y21",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_171_Q,
      O => trivium_s_reg_172_DXMUX_16686
    );
  trivium_s_reg_172_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y21",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_172_CLKINV_16681
    );
  trivium_s_reg_172_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y21",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_172_CEINV_16680
    );
  trivium_s_reg_148_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y43",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_147_Q,
      O => trivium_s_reg_148_DXMUX_16708
    );
  trivium_s_reg_148_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y43",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_148_CLKINV_16703
    );
  trivium_s_reg_148_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y43",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_148_CEINV_16702
    );
  trivium_s_reg_156_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y35",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_155_Q,
      O => trivium_s_reg_156_DXMUX_16730
    );
  trivium_s_reg_156_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y35",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_156_CLKINV_16725
    );
  trivium_s_reg_156_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y35",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_156_CEINV_16724
    );
  trivium_s_reg_165_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_164_Q,
      O => trivium_s_reg_165_DXMUX_16752
    );
  trivium_s_reg_165_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_165_CLKINV_16747
    );
  trivium_s_reg_165_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_165_CEINV_16746
    );
  trivium_s_reg_173_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y20",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_172_Q,
      O => trivium_s_reg_173_DXMUX_16774
    );
  trivium_s_reg_173_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y20",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_173_CLKINV_16769
    );
  trivium_s_reg_173_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y20",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_173_CEINV_16768
    );
  trivium_s_reg_149_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y42",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_148_Q,
      O => trivium_s_reg_149_DXMUX_16796
    );
  trivium_s_reg_149_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y42",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_149_CLKINV_16791
    );
  trivium_s_reg_149_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y42",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_149_CEINV_16790
    );
  trivium_s_reg_157_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y37",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_156_Q,
      O => trivium_s_reg_157_DXMUX_16818
    );
  trivium_s_reg_157_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y37",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_157_CLKINV_16813
    );
  trivium_s_reg_157_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y37",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_157_CEINV_16812
    );
  trivium_s_reg_166_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y31",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_165_Q,
      O => trivium_s_reg_166_DXMUX_16840
    );
  trivium_s_reg_166_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y31",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_166_CLKINV_16835
    );
  trivium_s_reg_166_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y31",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_166_CEINV_16834
    );
  trivium_s_reg_174_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y16",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_173_Q,
      O => trivium_s_reg_174_DYMUX_16859
    );
  trivium_s_reg_174_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y16",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_174_CLKINV_16856
    );
  trivium_s_reg_174_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y16",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_174_CEINV_16855
    );
  trivium_s_reg_158_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y36",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_157_Q,
      O => trivium_s_reg_158_DXMUX_16879
    );
  trivium_s_reg_158_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y36",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_158_CLKINV_16874
    );
  trivium_s_reg_158_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y36",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_158_CEINV_16873
    );
  trivium_s_reg_167_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y31",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_166_Q,
      O => trivium_s_reg_167_DXMUX_16901
    );
  trivium_s_reg_167_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y31",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_167_CLKINV_16896
    );
  trivium_s_reg_167_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y31",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_167_CEINV_16895
    );
  trivium_s_reg_176_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_175_Q,
      O => trivium_s_reg_176_DXMUX_16931
    );
  trivium_s_reg_176_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_174_Q,
      O => trivium_s_reg_176_DYMUX_16922
    );
  trivium_s_reg_176_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivium_s_reg_176_SRINV_16920
    );
  trivium_s_reg_176_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_176_CLKINV_16919
    );
  trivium_s_reg_176_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_176_CEINV_16918
    );
  trivium_s_reg_176 : X_FF
    generic map(
      LOC => "SLICE_X21Y10",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_176_DXMUX_16931,
      CE => trivium_s_reg_176_CEINV_16918,
      CLK => trivium_s_reg_176_CLKINV_16919,
      SET => GND,
      RST => trivium_s_reg_176_SRINV_16920,
      O => trivium_s_reg_176_Q
    );
  trivium_s_reg_159_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X30Y32",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_159_and0000,
      O => trivium_s_reg_159_FFX_RST
    );
  trivium_s_reg_159 : X_FF
    generic map(
      LOC => "SLICE_X30Y32",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_159_DXMUX_16951,
      CE => trivium_s_reg_159_CEINV_16945,
      CLK => trivium_s_reg_159_CLKINV_16946,
      SET => trivium_s_reg_159_REVUSED_16949,
      RST => trivium_s_reg_159_FFX_RST,
      O => trivium_s_reg_159_Q
    );
  trivium_s_reg_159_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y32",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_158_Q,
      O => trivium_s_reg_159_DXMUX_16951
    );
  trivium_s_reg_159_REVUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y32",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_159_and0001,
      O => trivium_s_reg_159_REVUSED_16949
    );
  trivium_s_reg_159_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y32",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_159_CLKINV_16946
    );
  trivium_s_reg_159_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y32",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_159_CEINV_16945
    );
  trivium_s_reg_168_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y29",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_167_Q,
      O => trivium_s_reg_168_DXMUX_16973
    );
  trivium_s_reg_168_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y29",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_168_CLKINV_16968
    );
  trivium_s_reg_168_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y29",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_168_CEINV_16967
    );
  trivium_s_reg_169_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y27",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_168_Q,
      O => trivium_s_reg_169_DXMUX_16995
    );
  trivium_s_reg_169_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y27",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_169_CLKINV_16990
    );
  trivium_s_reg_169_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y27",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_169_CEINV_16989
    );
  trivium_s_reg_177_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y9",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_176_Q,
      O => trivium_s_reg_177_DXMUX_17034
    );
  trivium_s_reg_177_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y9",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_24311_17022,
      O => trivium_s_reg_177_DYMUX_17025
    );
  trivium_s_reg_177_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y9",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivium_s_reg_177_SRINV_17015
    );
  trivium_s_reg_177_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y9",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_177_CLKINV_17014
    );
  trivium_s_reg_177_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y9",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_177_CEINV_17013
    );
  trivium_s_reg_287_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y8",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_286_Q,
      O => trivium_s_reg_287_DXMUX_17061
    );
  trivium_s_reg_287_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y8",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_285_Q,
      O => trivium_s_reg_287_DYMUX_17053
    );
  trivium_s_reg_287_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y8",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivium_s_reg_287_SRINV_17051
    );
  trivium_s_reg_287_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y8",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_287_CLKINV_17050
    );
  trivium_s_reg_287_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y8",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_287_CEINV_17049
    );
  trivium_s_reg_288_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y9",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_287_Q,
      O => trivium_s_reg_288_DYMUX_17077
    );
  trivium_s_reg_288_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y9",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_288_CLKINV_17074
    );
  trivium_s_reg_288_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y9",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_288_CEINV_17073
    );
  trivium_s_reg_94_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y13",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_z_reg_7_0_xor0001_pack_1,
      O => trivium_z_reg_7_0_xor0001
    );
  trivium_s_reg_94_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y13",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_94_Q,
      O => trivium_s_reg_94_DYMUX_17587
    );
  trivium_s_reg_94_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y13",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_94_CLKINV_17577
    );
  trivium_s_reg_94_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y13",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_94_CEINV_17576
    );
  trivium_s_reg_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y8",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_z_reg_7_0_xor0003_pack_1,
      O => trivium_z_reg_7_0_xor0003
    );
  trivium_s_reg_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y8",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_1_Q,
      O => trivium_s_reg_1_DYMUX_17894
    );
  trivium_s_reg_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y8",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_1_CLKINV_17884
    );
  trivium_s_reg_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y8",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_1_CEINV_17883
    );
  skp_buf_cur_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y13",
      PATHPULSE => 638 ps
    )
    port map (
      I => skp_INBUF,
      O => skp_buf_cur_DYMUX_17921
    );
  skp_buf_cur_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y13",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => skp_buf_cur_CLKINV_17918
    );
  key_11_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X2Y17",
      PATHPULSE => 638 ps
    )
    port map (
      I => key_11_SRINV_17937,
      O => key_11_FFY_RST
    );
  key_10 : X_FF
    generic map(
      LOC => "SLICE_X2Y17",
      INIT => '0'
    )
    port map (
      I => key_11_DYMUX_17939,
      CE => key_11_CEINV_17935,
      CLK => key_11_CLKINV_17936,
      SET => GND,
      RST => key_11_FFY_RST,
      O => key(10)
    );
  key_11_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X2Y17",
      PATHPULSE => 638 ps
    )
    port map (
      I => key_11_SRINV_17937,
      O => key_11_FFX_RST
    );
  key_11 : X_FF
    generic map(
      LOC => "SLICE_X2Y17",
      INIT => '0'
    )
    port map (
      I => key_11_DXMUX_17948,
      CE => key_11_CEINV_17935,
      CLK => key_11_CLKINV_17936,
      SET => GND,
      RST => key_11_FFX_RST,
      O => key(11)
    );
  key_11_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y17",
      PATHPULSE => 638 ps
    )
    port map (
      I => key(3),
      O => key_11_DXMUX_17948
    );
  key_11_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y17",
      PATHPULSE => 638 ps
    )
    port map (
      I => key(2),
      O => key_11_DYMUX_17939
    );
  key_11_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y17",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => key_11_SRINV_17937
    );
  key_11_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y17",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => key_11_CLKINV_17936
    );
  key_11_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y17",
      PATHPULSE => 638 ps
    )
    port map (
      I => key_not0001_0,
      O => key_11_CEINV_17935
    );
  key_21_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X3Y25",
      PATHPULSE => 638 ps
    )
    port map (
      I => key_21_SRINV_17965,
      O => key_21_FFY_RST
    );
  key_20 : X_FF
    generic map(
      LOC => "SLICE_X3Y25",
      INIT => '0'
    )
    port map (
      I => key_21_DYMUX_17967,
      CE => key_21_CEINV_17963,
      CLK => key_21_CLKINV_17964,
      SET => GND,
      RST => key_21_FFY_RST,
      O => key(20)
    );
  key_21_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X3Y25",
      PATHPULSE => 638 ps
    )
    port map (
      I => key_21_SRINV_17965,
      O => key_21_FFX_RST
    );
  key_21 : X_FF
    generic map(
      LOC => "SLICE_X3Y25",
      INIT => '0'
    )
    port map (
      I => key_21_DXMUX_17976,
      CE => key_21_CEINV_17963,
      CLK => key_21_CLKINV_17964,
      SET => GND,
      RST => key_21_FFX_RST,
      O => key(21)
    );
  key_21_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y25",
      PATHPULSE => 638 ps
    )
    port map (
      I => key(13),
      O => key_21_DXMUX_17976
    );
  key_21_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y25",
      PATHPULSE => 638 ps
    )
    port map (
      I => key(12),
      O => key_21_DYMUX_17967
    );
  key_21_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y25",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => key_21_SRINV_17965
    );
  key_21_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y25",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => key_21_CLKINV_17964
    );
  key_21_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y25",
      PATHPULSE => 638 ps
    )
    port map (
      I => key_not0001_0,
      O => key_21_CEINV_17963
    );
  key_13_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X1Y20",
      PATHPULSE => 638 ps
    )
    port map (
      I => key_13_SRINV_17993,
      O => key_13_FFY_RST
    );
  key_12 : X_FF
    generic map(
      LOC => "SLICE_X1Y20",
      INIT => '0'
    )
    port map (
      I => key_13_DYMUX_17995,
      CE => key_13_CEINV_17991,
      CLK => key_13_CLKINV_17992,
      SET => GND,
      RST => key_13_FFY_RST,
      O => key(12)
    );
  key_13_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X1Y20",
      PATHPULSE => 638 ps
    )
    port map (
      I => key_13_SRINV_17993,
      O => key_13_FFX_RST
    );
  key_13 : X_FF
    generic map(
      LOC => "SLICE_X1Y20",
      INIT => '0'
    )
    port map (
      I => key_13_DXMUX_18004,
      CE => key_13_CEINV_17991,
      CLK => key_13_CLKINV_17992,
      SET => GND,
      RST => key_13_FFX_RST,
      O => key(13)
    );
  key_13_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y20",
      PATHPULSE => 638 ps
    )
    port map (
      I => key(5),
      O => key_13_DXMUX_18004
    );
  key_13_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y20",
      PATHPULSE => 638 ps
    )
    port map (
      I => key(4),
      O => key_13_DYMUX_17995
    );
  key_13_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y20",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => key_13_SRINV_17993
    );
  key_13_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y20",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => key_13_CLKINV_17992
    );
  key_13_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y20",
      PATHPULSE => 638 ps
    )
    port map (
      I => key_not0001_0,
      O => key_13_CEINV_17991
    );
  trivium_s_reg_48_and00001 : X_LUT4
    generic map(
      INIT => X"0C0C",
      LOC => "SLICE_X19Y30"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivRst_4811,
      ADR2 => key(47),
      ADR3 => VCC,
      O => trivium_s_reg_48_and0000
    );
  key_31_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y25",
      PATHPULSE => 638 ps
    )
    port map (
      I => key(23),
      O => key_31_DXMUX_18152
    );
  key_31_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y25",
      PATHPULSE => 638 ps
    )
    port map (
      I => key(22),
      O => key_31_DYMUX_18143
    );
  key_31_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y25",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => key_31_SRINV_18141
    );
  key_31_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y25",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => key_31_CLKINV_18140
    );
  key_31_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y25",
      PATHPULSE => 638 ps
    )
    port map (
      I => key_not0001_0,
      O => key_31_CEINV_18139
    );
  key_23_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y20",
      PATHPULSE => 638 ps
    )
    port map (
      I => key(15),
      O => key_23_DXMUX_18180
    );
  key_23_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y20",
      PATHPULSE => 638 ps
    )
    port map (
      I => key(14),
      O => key_23_DYMUX_18171
    );
  key_23_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y20",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => key_23_SRINV_18169
    );
  key_23_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y20",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => key_23_CLKINV_18168
    );
  key_23_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y20",
      PATHPULSE => 638 ps
    )
    port map (
      I => key_not0001_0,
      O => key_23_CEINV_18167
    );
  key_15_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => key(7),
      O => key_15_DXMUX_18208
    );
  key_15_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => key(6),
      O => key_15_DYMUX_18199
    );
  key_15_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => key_15_SRINV_18197
    );
  key_15_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => key_15_CLKINV_18196
    );
  key_15_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => key_not0001_0,
      O => key_15_CEINV_18195
    );
  key_41_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X17Y29",
      PATHPULSE => 638 ps
    )
    port map (
      I => key(33),
      O => key_41_DXMUX_18236
    );
  key_41_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X17Y29",
      PATHPULSE => 638 ps
    )
    port map (
      I => key(32),
      O => key_41_DYMUX_18227
    );
  key_41_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y29",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => key_41_SRINV_18225
    );
  key_41_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y29",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => key_41_CLKINV_18224
    );
  key_41_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y29",
      PATHPULSE => 638 ps
    )
    port map (
      I => key_not0001_0,
      O => key_41_CEINV_18223
    );
  key_33_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y24",
      PATHPULSE => 638 ps
    )
    port map (
      I => key(25),
      O => key_33_DXMUX_18264
    );
  key_33_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y24",
      PATHPULSE => 638 ps
    )
    port map (
      I => key(24),
      O => key_33_DYMUX_18255
    );
  key_33_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y24",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => key_33_SRINV_18253
    );
  key_33_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y24",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => key_33_CLKINV_18252
    );
  key_33_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y24",
      PATHPULSE => 638 ps
    )
    port map (
      I => key_not0001_0,
      O => key_33_CEINV_18251
    );
  key_25_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => key(17),
      O => key_25_DXMUX_18292
    );
  key_25_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => key(16),
      O => key_25_DYMUX_18283
    );
  key_25_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => key_25_SRINV_18281
    );
  key_25_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => key_25_CLKINV_18280
    );
  key_25_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => key_not0001_0,
      O => key_25_CEINV_18279
    );
  key_17_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y9",
      PATHPULSE => 638 ps
    )
    port map (
      I => key(9),
      O => key_17_DXMUX_18320
    );
  key_17_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y9",
      PATHPULSE => 638 ps
    )
    port map (
      I => key(8),
      O => key_17_DYMUX_18311
    );
  key_17_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y9",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => key_17_SRINV_18309
    );
  key_17_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y9",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => key_17_CLKINV_18308
    );
  key_17_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y9",
      PATHPULSE => 638 ps
    )
    port map (
      I => key_not0001_0,
      O => key_17_CEINV_18307
    );
  key_51_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y29",
      PATHPULSE => 638 ps
    )
    port map (
      I => key(43),
      O => key_51_DXMUX_18348
    );
  key_51_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y29",
      PATHPULSE => 638 ps
    )
    port map (
      I => key(42),
      O => key_51_DYMUX_18339
    );
  key_51_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y29",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => key_51_SRINV_18337
    );
  key_51_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y29",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => key_51_CLKINV_18336
    );
  key_51_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y29",
      PATHPULSE => 638 ps
    )
    port map (
      I => key_not0001_0,
      O => key_51_CEINV_18335
    );
  key_43_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => key(35),
      O => key_43_DXMUX_18376
    );
  key_43_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => key(34),
      O => key_43_DYMUX_18367
    );
  key_43_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => key_43_SRINV_18365
    );
  key_43_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => key_43_CLKINV_18364
    );
  key_43_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => key_not0001_0,
      O => key_43_CEINV_18363
    );
  key_35_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X15Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => key(27),
      O => key_35_DXMUX_18404
    );
  key_35_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X15Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => key(26),
      O => key_35_DYMUX_18395
    );
  key_35_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => key_35_SRINV_18393
    );
  key_35_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => key_35_CLKINV_18392
    );
  key_35_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => key_not0001_0,
      O => key_35_CEINV_18391
    );
  key_27_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y23",
      PATHPULSE => 638 ps
    )
    port map (
      I => key(19),
      O => key_27_DXMUX_18432
    );
  key_27_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y23",
      PATHPULSE => 638 ps
    )
    port map (
      I => key(18),
      O => key_27_DYMUX_18423
    );
  key_27_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y23",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => key_27_SRINV_18421
    );
  key_27_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y23",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => key_27_CLKINV_18420
    );
  key_27_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y23",
      PATHPULSE => 638 ps
    )
    port map (
      I => key_not0001_0,
      O => key_27_CEINV_18419
    );
  key_19_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y19",
      PATHPULSE => 638 ps
    )
    port map (
      I => key(11),
      O => key_19_DXMUX_18460
    );
  key_19_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y19",
      PATHPULSE => 638 ps
    )
    port map (
      I => key(10),
      O => key_19_DYMUX_18451
    );
  key_19_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y19",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => key_19_SRINV_18449
    );
  key_19_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y19",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => key_19_CLKINV_18448
    );
  key_19_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y19",
      PATHPULSE => 638 ps
    )
    port map (
      I => key_not0001_0,
      O => key_19_CEINV_18447
    );
  key_61_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y22",
      PATHPULSE => 638 ps
    )
    port map (
      I => key(53),
      O => key_61_DXMUX_18488
    );
  key_61_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y22",
      PATHPULSE => 638 ps
    )
    port map (
      I => key(52),
      O => key_61_DYMUX_18479
    );
  key_61_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y22",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => key_61_SRINV_18477
    );
  key_61_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y22",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => key_61_CLKINV_18476
    );
  key_61_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y22",
      PATHPULSE => 638 ps
    )
    port map (
      I => key_not0001_0,
      O => key_61_CEINV_18475
    );
  key_53_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y31",
      PATHPULSE => 638 ps
    )
    port map (
      I => key(45),
      O => key_53_DXMUX_18516
    );
  key_53_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y31",
      PATHPULSE => 638 ps
    )
    port map (
      I => key(44),
      O => key_53_DYMUX_18507
    );
  key_53_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y31",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => key_53_SRINV_18505
    );
  key_53_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y31",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => key_53_CLKINV_18504
    );
  key_53_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y31",
      PATHPULSE => 638 ps
    )
    port map (
      I => key_not0001_0,
      O => key_53_CEINV_18503
    );
  key_45_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y31",
      PATHPULSE => 638 ps
    )
    port map (
      I => key(37),
      O => key_45_DXMUX_18544
    );
  key_45_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y31",
      PATHPULSE => 638 ps
    )
    port map (
      I => key(36),
      O => key_45_DYMUX_18535
    );
  key_45_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y31",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => key_45_SRINV_18533
    );
  key_45_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y31",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => key_45_CLKINV_18532
    );
  key_45_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y31",
      PATHPULSE => 638 ps
    )
    port map (
      I => key_not0001_0,
      O => key_45_CEINV_18531
    );
  key_37_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y31",
      PATHPULSE => 638 ps
    )
    port map (
      I => key(29),
      O => key_37_DXMUX_18572
    );
  key_37_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y31",
      PATHPULSE => 638 ps
    )
    port map (
      I => key(28),
      O => key_37_DYMUX_18563
    );
  key_37_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y31",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => key_37_SRINV_18561
    );
  key_37_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y31",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => key_37_CLKINV_18560
    );
  key_37_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y31",
      PATHPULSE => 638 ps
    )
    port map (
      I => key_not0001_0,
      O => key_37_CEINV_18559
    );
  key_29_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => key(21),
      O => key_29_DXMUX_18600
    );
  key_29_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => key(20),
      O => key_29_DYMUX_18591
    );
  key_29_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => key_29_SRINV_18589
    );
  key_29_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => key_29_CLKINV_18588
    );
  key_29_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => key_not0001_0,
      O => key_29_CEINV_18587
    );
  key_71_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y17",
      PATHPULSE => 638 ps
    )
    port map (
      I => key(63),
      O => key_71_DXMUX_18628
    );
  key_71_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y17",
      PATHPULSE => 638 ps
    )
    port map (
      I => key(62),
      O => key_71_DYMUX_18619
    );
  key_71_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y17",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => key_71_SRINV_18617
    );
  key_71_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y17",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => key_71_CLKINV_18616
    );
  key_71_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y17",
      PATHPULSE => 638 ps
    )
    port map (
      I => key_not0001_0,
      O => key_71_CEINV_18615
    );
  key_63_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y21",
      PATHPULSE => 638 ps
    )
    port map (
      I => key(55),
      O => key_63_DXMUX_18656
    );
  key_63_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y21",
      PATHPULSE => 638 ps
    )
    port map (
      I => key(54),
      O => key_63_DYMUX_18647
    );
  key_63_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y21",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => key_63_SRINV_18645
    );
  key_63_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y21",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => key_63_CLKINV_18644
    );
  key_63_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y21",
      PATHPULSE => 638 ps
    )
    port map (
      I => key_not0001_0,
      O => key_63_CEINV_18643
    );
  key_55_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y26",
      PATHPULSE => 638 ps
    )
    port map (
      I => key(47),
      O => key_55_DXMUX_18684
    );
  key_55_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y26",
      PATHPULSE => 638 ps
    )
    port map (
      I => key(46),
      O => key_55_DYMUX_18675
    );
  key_55_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y26",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => key_55_SRINV_18673
    );
  key_55_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y26",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => key_55_CLKINV_18672
    );
  key_55_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y26",
      PATHPULSE => 638 ps
    )
    port map (
      I => key_not0001_0,
      O => key_55_CEINV_18671
    );
  key_47_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y30",
      PATHPULSE => 638 ps
    )
    port map (
      I => key(39),
      O => key_47_DXMUX_18712
    );
  key_47_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y30",
      PATHPULSE => 638 ps
    )
    port map (
      I => key(38),
      O => key_47_DYMUX_18703
    );
  key_47_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y30",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => key_47_SRINV_18701
    );
  key_47_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y30",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => key_47_CLKINV_18700
    );
  key_47_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y30",
      PATHPULSE => 638 ps
    )
    port map (
      I => key_not0001_0,
      O => key_47_CEINV_18699
    );
  key_39_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X15Y30",
      PATHPULSE => 638 ps
    )
    port map (
      I => key(31),
      O => key_39_DXMUX_18740
    );
  key_39_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X15Y30",
      PATHPULSE => 638 ps
    )
    port map (
      I => key(30),
      O => key_39_DYMUX_18731
    );
  key_39_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y30",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => key_39_SRINV_18729
    );
  key_39_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y30",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => key_39_CLKINV_18728
    );
  key_39_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y30",
      PATHPULSE => 638 ps
    )
    port map (
      I => key_not0001_0,
      O => key_39_CEINV_18727
    );
  key_73_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X17Y16",
      PATHPULSE => 638 ps
    )
    port map (
      I => key(65),
      O => key_73_DXMUX_18768
    );
  key_73_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X17Y16",
      PATHPULSE => 638 ps
    )
    port map (
      I => key(64),
      O => key_73_DYMUX_18759
    );
  key_73_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y16",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => key_73_SRINV_18757
    );
  key_73_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y16",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => key_73_CLKINV_18756
    );
  key_73_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y16",
      PATHPULSE => 638 ps
    )
    port map (
      I => key_not0001_0,
      O => key_73_CEINV_18755
    );
  key_65_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X17Y20",
      PATHPULSE => 638 ps
    )
    port map (
      I => key_65_SRINV_18785,
      O => key_65_FFX_RST
    );
  key_65 : X_FF
    generic map(
      LOC => "SLICE_X17Y20",
      INIT => '0'
    )
    port map (
      I => key_65_DXMUX_18796,
      CE => key_65_CEINV_18783,
      CLK => key_65_CLKINV_18784,
      SET => GND,
      RST => key_65_FFX_RST,
      O => key(65)
    );
  key_65_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X17Y20",
      PATHPULSE => 638 ps
    )
    port map (
      I => key(57),
      O => key_65_DXMUX_18796
    );
  key_65_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X17Y20",
      PATHPULSE => 638 ps
    )
    port map (
      I => key(56),
      O => key_65_DYMUX_18787
    );
  key_65_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y20",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => key_65_SRINV_18785
    );
  key_65_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y20",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => key_65_CLKINV_18784
    );
  key_65_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y20",
      PATHPULSE => 638 ps
    )
    port map (
      I => key_not0001_0,
      O => key_65_CEINV_18783
    );
  key_57_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X20Y27",
      PATHPULSE => 638 ps
    )
    port map (
      I => key_57_SRINV_18813,
      O => key_57_FFY_RST
    );
  key_56 : X_FF
    generic map(
      LOC => "SLICE_X20Y27",
      INIT => '0'
    )
    port map (
      I => key_57_DYMUX_18815,
      CE => key_57_CEINV_18811,
      CLK => key_57_CLKINV_18812,
      SET => GND,
      RST => key_57_FFY_RST,
      O => key(56)
    );
  key_57_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X20Y27",
      PATHPULSE => 638 ps
    )
    port map (
      I => key_57_SRINV_18813,
      O => key_57_FFX_RST
    );
  key_57 : X_FF
    generic map(
      LOC => "SLICE_X20Y27",
      INIT => '0'
    )
    port map (
      I => key_57_DXMUX_18824,
      CE => key_57_CEINV_18811,
      CLK => key_57_CLKINV_18812,
      SET => GND,
      RST => key_57_FFX_RST,
      O => key(57)
    );
  key_57_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y27",
      PATHPULSE => 638 ps
    )
    port map (
      I => key(49),
      O => key_57_DXMUX_18824
    );
  key_57_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y27",
      PATHPULSE => 638 ps
    )
    port map (
      I => key(48),
      O => key_57_DYMUX_18815
    );
  key_57_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y27",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => key_57_SRINV_18813
    );
  key_57_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y27",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => key_57_CLKINV_18812
    );
  key_57_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y27",
      PATHPULSE => 638 ps
    )
    port map (
      I => key_not0001_0,
      O => key_57_CEINV_18811
    );
  key_49_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X20Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => key_49_SRINV_18841,
      O => key_49_FFY_RST
    );
  key_48 : X_FF
    generic map(
      LOC => "SLICE_X20Y28",
      INIT => '0'
    )
    port map (
      I => key_49_DYMUX_18843,
      CE => key_49_CEINV_18839,
      CLK => key_49_CLKINV_18840,
      SET => GND,
      RST => key_49_FFY_RST,
      O => key(48)
    );
  key_49_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => key(41),
      O => key_49_DXMUX_18852
    );
  key_49_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => key(40),
      O => key_49_DYMUX_18843
    );
  key_49_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => key_49_SRINV_18841
    );
  key_49_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => key_49_CLKINV_18840
    );
  key_49_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => key_not0001_0,
      O => key_49_CEINV_18839
    );
  key_75_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y16",
      PATHPULSE => 638 ps
    )
    port map (
      I => key(67),
      O => key_75_DXMUX_18880
    );
  key_75_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y16",
      PATHPULSE => 638 ps
    )
    port map (
      I => key(66),
      O => key_75_DYMUX_18871
    );
  key_75_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y16",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => key_75_SRINV_18869
    );
  key_75_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y16",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => key_75_CLKINV_18868
    );
  key_75_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y16",
      PATHPULSE => 638 ps
    )
    port map (
      I => key_not0001_0,
      O => key_75_CEINV_18867
    );
  key_67_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X15Y19",
      PATHPULSE => 638 ps
    )
    port map (
      I => key(59),
      O => key_67_DXMUX_18908
    );
  key_67_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X15Y19",
      PATHPULSE => 638 ps
    )
    port map (
      I => key(58),
      O => key_67_DYMUX_18899
    );
  key_67_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y19",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => key_67_SRINV_18897
    );
  key_67_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y19",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => key_67_CLKINV_18896
    );
  key_67_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y19",
      PATHPULSE => 638 ps
    )
    port map (
      I => key_not0001_0,
      O => key_67_CEINV_18895
    );
  key_59_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y25",
      PATHPULSE => 638 ps
    )
    port map (
      I => key(51),
      O => key_59_DXMUX_18936
    );
  key_59_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y25",
      PATHPULSE => 638 ps
    )
    port map (
      I => key(50),
      O => key_59_DYMUX_18927
    );
  key_59_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y25",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => key_59_SRINV_18925
    );
  key_59_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y25",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => key_59_CLKINV_18924
    );
  key_59_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y25",
      PATHPULSE => 638 ps
    )
    port map (
      I => key_not0001_0,
      O => key_59_CEINV_18923
    );
  key_77_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => key(69),
      O => key_77_DXMUX_18964
    );
  key_77_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => key(68),
      O => key_77_DYMUX_18955
    );
  key_77_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => key_77_SRINV_18953
    );
  key_77_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => key_77_CLKINV_18952
    );
  key_77_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => key_not0001_0,
      O => key_77_CEINV_18951
    );
  key_69_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X15Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => key(61),
      O => key_69_DXMUX_18992
    );
  key_69_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X15Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => key(60),
      O => key_69_DYMUX_18983
    );
  key_69_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => key_69_SRINV_18981
    );
  key_69_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => key_69_CLKINV_18980
    );
  key_69_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => key_not0001_0,
      O => key_69_CEINV_18979
    );
  key_79_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y8",
      PATHPULSE => 638 ps
    )
    port map (
      I => key(71),
      O => key_79_DXMUX_19140
    );
  key_79_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y8",
      PATHPULSE => 638 ps
    )
    port map (
      I => key(70),
      O => key_79_DYMUX_19131
    );
  key_79_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y8",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => key_79_SRINV_19129
    );
  key_79_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y8",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => key_79_CLKINV_19128
    );
  key_79_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y8",
      PATHPULSE => 638 ps
    )
    port map (
      I => key_not0001_0,
      O => key_79_CEINV_19127
    );
  trivium_z_reg_Buf_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X23Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_z_reg_Buf(3),
      O => trivium_z_reg_Buf_2_DXMUX_19168
    );
  trivium_z_reg_Buf_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X23Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_z_reg_Buf(2),
      O => trivium_z_reg_Buf_2_DYMUX_19159
    );
  trivium_z_reg_Buf_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivium_z_reg_Buf_2_SRINV_19157
    );
  trivium_z_reg_Buf_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_z_reg_Buf_2_CLKINV_19156
    );
  trivium_z_reg_Buf_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_state_cmp_eq0002_0,
      O => trivium_z_reg_Buf_2_CEINV_19155
    );
  trivium_z_reg_Buf_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X23Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_z_reg_Buf(5),
      O => trivium_z_reg_Buf_4_DXMUX_19196
    );
  trivium_z_reg_Buf_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X23Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_z_reg_Buf(4),
      O => trivium_z_reg_Buf_4_DYMUX_19187
    );
  trivium_z_reg_Buf_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivium_z_reg_Buf_4_SRINV_19185
    );
  trivium_z_reg_Buf_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_z_reg_Buf_4_CLKINV_19184
    );
  trivium_z_reg_Buf_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_state_cmp_eq0002_0,
      O => trivium_z_reg_Buf_4_CEINV_19183
    );
  trivium_z_reg_Buf_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_z_reg_Buf(7),
      O => trivium_z_reg_Buf_6_DXMUX_19224
    );
  trivium_z_reg_Buf_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_z_reg_Buf(6),
      O => trivium_z_reg_Buf_6_DYMUX_19215
    );
  trivium_z_reg_Buf_6_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivium_z_reg_Buf_6_SRINV_19213
    );
  trivium_z_reg_Buf_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_z_reg_Buf_6_CLKINV_19212
    );
  trivium_z_reg_Buf_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_state_cmp_eq0002_0,
      O => trivium_z_reg_Buf_6_CEINV_19211
    );
  trivium_z_reg_Buf_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y13",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_z_reg_Buf(9),
      O => trivium_z_reg_Buf_8_DXMUX_19252
    );
  trivium_z_reg_Buf_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y13",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_z_reg_Buf(8),
      O => trivium_z_reg_Buf_8_DYMUX_19243
    );
  trivium_z_reg_Buf_8_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y13",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivium_z_reg_Buf_8_SRINV_19241
    );
  trivium_z_reg_Buf_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y13",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_z_reg_Buf_8_CLKINV_19240
    );
  trivium_z_reg_Buf_8_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y13",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_state_cmp_eq0002_0,
      O => trivium_z_reg_Buf_8_CEINV_19239
    );
  trivium_z_reg_Buf_10_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y15",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_z_reg_Buf(11),
      O => trivium_z_reg_Buf_10_DXMUX_19280
    );
  trivium_z_reg_Buf_10_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y15",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_z_reg_Buf(10),
      O => trivium_z_reg_Buf_10_DYMUX_19271
    );
  trivium_z_reg_Buf_10_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y15",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivium_z_reg_Buf_10_SRINV_19269
    );
  trivium_z_reg_Buf_10_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y15",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_z_reg_Buf_10_CLKINV_19268
    );
  trivium_z_reg_Buf_10_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y15",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_state_cmp_eq0002_0,
      O => trivium_z_reg_Buf_10_CEINV_19267
    );
  trivium_s_reg_10_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y4",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_9_Q,
      O => trivium_s_reg_10_DXMUX_19516
    );
  trivium_s_reg_10_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y4",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_10_CLKINV_19511
    );
  trivium_s_reg_10_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y4",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_10_CEINV_19510
    );
  trivium_s_reg_11_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_10_Q,
      O => trivium_s_reg_11_DXMUX_19538
    );
  trivium_s_reg_11_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_11_CLKINV_19533
    );
  trivium_s_reg_11_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_11_CEINV_19532
    );
  trivium_s_reg_12_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_11_Q,
      O => trivium_s_reg_12_DXMUX_19560
    );
  trivium_s_reg_12_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_12_CLKINV_19555
    );
  trivium_s_reg_12_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_12_CEINV_19554
    );
  trivium_s_reg_20_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y20",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_19_Q,
      O => trivium_s_reg_20_DXMUX_19582
    );
  trivium_s_reg_20_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y20",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_20_CLKINV_19577
    );
  trivium_s_reg_20_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y20",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_20_CEINV_19576
    );
  trivium_s_reg_13_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y18",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_12_Q,
      O => trivium_s_reg_13_DXMUX_19604
    );
  trivium_s_reg_13_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y18",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_13_CLKINV_19599
    );
  trivium_s_reg_13_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y18",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_13_CEINV_19598
    );
  trivium_s_reg_21_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y24",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_20_Q,
      O => trivium_s_reg_21_DXMUX_19626
    );
  trivium_s_reg_21_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y24",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_21_CLKINV_19621
    );
  trivium_s_reg_21_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y24",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_21_CEINV_19620
    );
  trivium_s_reg_14_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y16",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_13_Q,
      O => trivium_s_reg_14_DXMUX_19648
    );
  trivium_s_reg_14_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y16",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_14_CLKINV_19643
    );
  trivium_s_reg_14_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y16",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_14_CEINV_19642
    );
  trivium_s_reg_22_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X2Y25",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_22_and0000,
      O => trivium_s_reg_22_FFX_RST
    );
  trivium_s_reg_22 : X_FF
    generic map(
      LOC => "SLICE_X2Y25",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_22_DXMUX_19670,
      CE => trivium_s_reg_22_CEINV_19664,
      CLK => trivium_s_reg_22_CLKINV_19665,
      SET => trivium_s_reg_22_REVUSED_19668,
      RST => trivium_s_reg_22_FFX_RST,
      O => trivium_s_reg_22_Q
    );
  trivium_s_reg_22_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y25",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_21_Q,
      O => trivium_s_reg_22_DXMUX_19670
    );
  trivium_s_reg_22_REVUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y25",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_22_and0001,
      O => trivium_s_reg_22_REVUSED_19668
    );
  trivium_s_reg_22_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y25",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_22_CLKINV_19665
    );
  trivium_s_reg_22_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y25",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_22_CEINV_19664
    );
  trivium_s_reg_30_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X14Y27",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_30_and0000,
      O => trivium_s_reg_30_FFX_RST
    );
  trivium_s_reg_30 : X_FF
    generic map(
      LOC => "SLICE_X14Y27",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_30_DXMUX_19692,
      CE => trivium_s_reg_30_CEINV_19686,
      CLK => trivium_s_reg_30_CLKINV_19687,
      SET => trivium_s_reg_30_REVUSED_19690,
      RST => trivium_s_reg_30_FFX_RST,
      O => trivium_s_reg_30_Q
    );
  trivium_s_reg_30_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y27",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_29_Q,
      O => trivium_s_reg_30_DXMUX_19692
    );
  trivium_s_reg_30_REVUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y27",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_30_and0001,
      O => trivium_s_reg_30_REVUSED_19690
    );
  trivium_s_reg_30_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y27",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_30_CLKINV_19687
    );
  trivium_s_reg_30_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y27",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_30_CEINV_19686
    );
  trivium_s_reg_15_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X1Y13",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_15_and0000,
      O => trivium_s_reg_15_FFX_RST
    );
  trivium_s_reg_15 : X_FF
    generic map(
      LOC => "SLICE_X1Y13",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_15_DXMUX_19714,
      CE => trivium_s_reg_15_CEINV_19708,
      CLK => trivium_s_reg_15_CLKINV_19709,
      SET => trivium_s_reg_15_REVUSED_19712,
      RST => trivium_s_reg_15_FFX_RST,
      O => trivium_s_reg_15_Q
    );
  trivium_s_reg_15_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y13",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_14_Q,
      O => trivium_s_reg_15_DXMUX_19714
    );
  trivium_s_reg_15_REVUSED : X_BUF
    generic map(
      LOC => "SLICE_X1Y13",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_15_and0001,
      O => trivium_s_reg_15_REVUSED_19712
    );
  trivium_s_reg_15_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y13",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_15_CLKINV_19709
    );
  trivium_s_reg_15_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y13",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_15_CEINV_19708
    );
  trivium_s_reg_23_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y23",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_22_Q,
      O => trivium_s_reg_23_DXMUX_19736
    );
  trivium_s_reg_23_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y23",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_23_CLKINV_19731
    );
  trivium_s_reg_23_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y23",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_23_CEINV_19730
    );
  trivium_s_reg_31_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y26",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_30_Q,
      O => trivium_s_reg_31_DXMUX_19758
    );
  trivium_s_reg_31_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y26",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_31_CLKINV_19753
    );
  trivium_s_reg_31_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y26",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_31_CEINV_19752
    );
  trivium_s_reg_16_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y13",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_15_Q,
      O => trivium_s_reg_16_DXMUX_19780
    );
  trivium_s_reg_16_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y13",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_16_CLKINV_19775
    );
  trivium_s_reg_16_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y13",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_16_CEINV_19774
    );
  trivium_s_reg_24_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y21",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_23_Q,
      O => trivium_s_reg_24_DXMUX_19802
    );
  trivium_s_reg_24_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y21",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_24_CLKINV_19797
    );
  trivium_s_reg_24_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y21",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_24_CEINV_19796
    );
  trivium_s_reg_32_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X15Y26",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_31_Q,
      O => trivium_s_reg_32_DXMUX_19824
    );
  trivium_s_reg_32_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y26",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_32_CLKINV_19819
    );
  trivium_s_reg_32_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y26",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_32_CEINV_19818
    );
  trivium_s_reg_40_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y32",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_39_Q,
      O => trivium_s_reg_40_DXMUX_19846
    );
  trivium_s_reg_40_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y32",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_40_CLKINV_19841
    );
  trivium_s_reg_40_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y32",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_40_CEINV_19840
    );
  trivium_s_reg_17_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y11",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_16_Q,
      O => trivium_s_reg_17_DXMUX_19868
    );
  trivium_s_reg_17_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y11",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_17_CLKINV_19863
    );
  trivium_s_reg_17_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y11",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_17_CEINV_19862
    );
  trivium_s_reg_25_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y20",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_24_Q,
      O => trivium_s_reg_25_DXMUX_19890
    );
  trivium_s_reg_25_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y20",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_25_CLKINV_19885
    );
  trivium_s_reg_25_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y20",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_25_CEINV_19884
    );
  trivium_s_reg_33_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y25",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_32_Q,
      O => trivium_s_reg_33_DXMUX_19912
    );
  trivium_s_reg_33_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y25",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_33_CLKINV_19907
    );
  trivium_s_reg_33_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y25",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_33_CEINV_19906
    );
  trivium_s_reg_41_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X15Y32",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_40_Q,
      O => trivium_s_reg_41_DXMUX_19934
    );
  trivium_s_reg_41_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y32",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_41_CLKINV_19929
    );
  trivium_s_reg_41_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y32",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_41_CEINV_19928
    );
  trivium_s_reg_18_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_17_Q,
      O => trivium_s_reg_18_DXMUX_19956
    );
  trivium_s_reg_18_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_18_CLKINV_19951
    );
  trivium_s_reg_18_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_18_CEINV_19950
    );
  trivium_s_reg_26_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X15Y20",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_25_Q,
      O => trivium_s_reg_26_DXMUX_19978
    );
  trivium_s_reg_26_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y20",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_26_CLKINV_19973
    );
  trivium_s_reg_26_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y20",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_26_CEINV_19972
    );
  trivium_s_reg_34_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y26",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_33_Q,
      O => trivium_s_reg_34_DXMUX_20000
    );
  trivium_s_reg_34_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y26",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_34_CLKINV_19995
    );
  trivium_s_reg_34_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y26",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_34_CEINV_19994
    );
  trivium_s_reg_42_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y32",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_41_Q,
      O => trivium_s_reg_42_DXMUX_20022
    );
  trivium_s_reg_42_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y32",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_42_CLKINV_20017
    );
  trivium_s_reg_42_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y32",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_42_CEINV_20016
    );
  trivium_s_reg_50_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y30",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_49_Q,
      O => trivium_s_reg_50_DXMUX_20044
    );
  trivium_s_reg_50_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y30",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_50_CLKINV_20039
    );
  trivium_s_reg_50_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y30",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_50_CEINV_20038
    );
  trivium_s_reg_19_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y19",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_18_Q,
      O => trivium_s_reg_19_DXMUX_20066
    );
  trivium_s_reg_19_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y19",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_19_CLKINV_20061
    );
  trivium_s_reg_19_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y19",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_19_CEINV_20060
    );
  trivium_s_reg_27_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y22",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_26_Q,
      O => trivium_s_reg_27_DXMUX_20088
    );
  trivium_s_reg_27_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y22",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_27_CLKINV_20083
    );
  trivium_s_reg_27_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y22",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_27_CEINV_20082
    );
  trivium_s_reg_35_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_34_Q,
      O => trivium_s_reg_35_DXMUX_20110
    );
  trivium_s_reg_35_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_35_CLKINV_20105
    );
  trivium_s_reg_35_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_35_CEINV_20104
    );
  trivium_s_reg_43_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X17Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_42_Q,
      O => trivium_s_reg_43_DXMUX_20132
    );
  trivium_s_reg_43_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_43_CLKINV_20127
    );
  trivium_s_reg_43_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_43_CEINV_20126
    );
  trivium_s_reg_51_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y32",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_50_Q,
      O => trivium_s_reg_51_DXMUX_20154
    );
  trivium_s_reg_51_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y32",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_51_CLKINV_20149
    );
  trivium_s_reg_51_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y32",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_51_CEINV_20148
    );
  trivium_s_reg_28_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y24",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_27_Q,
      O => trivium_s_reg_28_DXMUX_20176
    );
  trivium_s_reg_28_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y24",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_28_CLKINV_20171
    );
  trivium_s_reg_28_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y24",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_28_CEINV_20170
    );
  trivium_s_reg_36_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y30",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_35_Q,
      O => trivium_s_reg_36_DXMUX_20198
    );
  trivium_s_reg_36_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y30",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_36_CLKINV_20193
    );
  trivium_s_reg_36_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y30",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_36_CEINV_20192
    );
  trivium_s_reg_44_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_43_Q,
      O => trivium_s_reg_44_DXMUX_20220
    );
  trivium_s_reg_44_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_44_CLKINV_20215
    );
  trivium_s_reg_44_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_44_CEINV_20214
    );
  trivium_s_reg_52_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X23Y32",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_51_Q,
      O => trivium_s_reg_52_DXMUX_20242
    );
  trivium_s_reg_52_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y32",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_52_CLKINV_20237
    );
  trivium_s_reg_52_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y32",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_52_CEINV_20236
    );
  trivium_s_reg_60_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y24",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_59_Q,
      O => trivium_s_reg_60_DXMUX_20264
    );
  trivium_s_reg_60_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y24",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_60_CLKINV_20259
    );
  trivium_s_reg_60_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y24",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_60_CEINV_20258
    );
  trivium_s_reg_29_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X15Y27",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_28_Q,
      O => trivium_s_reg_29_DXMUX_20286
    );
  trivium_s_reg_29_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y27",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_29_CLKINV_20281
    );
  trivium_s_reg_29_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y27",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_29_CEINV_20280
    );
  trivium_s_reg_37_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_36_Q,
      O => trivium_s_reg_37_DXMUX_20308
    );
  trivium_s_reg_37_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_37_CLKINV_20303
    );
  trivium_s_reg_37_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_37_CEINV_20302
    );
  trivium_s_reg_45_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_44_Q,
      O => trivium_s_reg_45_DXMUX_20330
    );
  trivium_s_reg_45_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_45_CLKINV_20325
    );
  trivium_s_reg_45_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_45_CEINV_20324
    );
  trivium_s_reg_53_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y31",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_52_Q,
      O => trivium_s_reg_53_DXMUX_20352
    );
  trivium_s_reg_53_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y31",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_53_CLKINV_20347
    );
  trivium_s_reg_53_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y31",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_53_CEINV_20346
    );
  trivium_s_reg_61_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y23",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_60_Q,
      O => trivium_s_reg_61_DXMUX_20374
    );
  trivium_s_reg_61_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y23",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_61_CLKINV_20369
    );
  trivium_s_reg_61_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y23",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_61_CEINV_20368
    );
  trivium_s_reg_70_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y9",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_69_Q,
      O => trivium_s_reg_70_DXMUX_20396
    );
  trivium_s_reg_70_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y9",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_70_CLKINV_20391
    );
  trivium_s_reg_70_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y9",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_70_CEINV_20390
    );
  trivium_s_reg_38_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X13Y32",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_38_and0000,
      O => trivium_s_reg_38_FFX_RST
    );
  trivium_s_reg_38 : X_FF
    generic map(
      LOC => "SLICE_X13Y32",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_38_DXMUX_20418,
      CE => trivium_s_reg_38_CEINV_20412,
      CLK => trivium_s_reg_38_CLKINV_20413,
      SET => trivium_s_reg_38_REVUSED_20416,
      RST => trivium_s_reg_38_FFX_RST,
      O => trivium_s_reg_38_Q
    );
  trivium_s_reg_38_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y32",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_37_Q,
      O => trivium_s_reg_38_DXMUX_20418
    );
  trivium_s_reg_38_REVUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y32",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_38_and0001,
      O => trivium_s_reg_38_REVUSED_20416
    );
  trivium_s_reg_38_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y32",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_38_CLKINV_20413
    );
  trivium_s_reg_38_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y32",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_38_CEINV_20412
    );
  trivium_s_reg_46_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_45_Q,
      O => trivium_s_reg_46_DXMUX_20440
    );
  trivium_s_reg_46_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_46_CLKINV_20435
    );
  trivium_s_reg_46_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_46_CEINV_20434
    );
  trivium_s_reg_54_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y29",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_53_Q,
      O => trivium_s_reg_54_DXMUX_20462
    );
  trivium_s_reg_54_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y29",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_54_CLKINV_20457
    );
  trivium_s_reg_54_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y29",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_54_CEINV_20456
    );
  trivium_s_reg_62_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y22",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_61_Q,
      O => trivium_s_reg_62_DXMUX_20484
    );
  trivium_s_reg_62_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y22",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_62_CLKINV_20479
    );
  trivium_s_reg_62_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y22",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_62_CEINV_20478
    );
  trivium_s_reg_71_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X17Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_70_Q,
      O => trivium_s_reg_71_DXMUX_20506
    );
  trivium_s_reg_71_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_71_CLKINV_20501
    );
  trivium_s_reg_71_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_71_CEINV_20500
    );
  trivium_s_reg_39_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y33",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_38_Q,
      O => trivium_s_reg_39_DXMUX_20528
    );
  trivium_s_reg_39_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y33",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_39_CLKINV_20523
    );
  trivium_s_reg_39_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y33",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_39_CEINV_20522
    );
  trivium_s_reg_47_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y32",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_46_Q,
      O => trivium_s_reg_47_DXMUX_20550
    );
  trivium_s_reg_47_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y32",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_47_CLKINV_20545
    );
  trivium_s_reg_47_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y32",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_47_CEINV_20544
    );
  trivium_s_reg_55_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_54_Q,
      O => trivium_s_reg_55_DXMUX_20572
    );
  trivium_s_reg_55_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_55_CLKINV_20567
    );
  trivium_s_reg_55_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_55_CEINV_20566
    );
  trivium_s_reg_63_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y20",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_62_Q,
      O => trivium_s_reg_63_DXMUX_20594
    );
  trivium_s_reg_63_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y20",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_63_CLKINV_20589
    );
  trivium_s_reg_63_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y20",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_63_CEINV_20588
    );
  trivium_s_reg_72_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_71_Q,
      O => trivium_s_reg_72_DXMUX_20616
    );
  trivium_s_reg_72_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_72_CLKINV_20611
    );
  trivium_s_reg_72_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_72_CEINV_20610
    );
  trivium_s_reg_80_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y6",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_79_Q,
      O => trivium_s_reg_80_DXMUX_20638
    );
  trivium_s_reg_80_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y6",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_80_CLKINV_20633
    );
  trivium_s_reg_80_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y6",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_80_CEINV_20632
    );
  trivium_s_reg_48_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y31",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_47_Q,
      O => trivium_s_reg_48_DXMUX_20660
    );
  trivium_s_reg_48_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y31",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_48_CLKINV_20655
    );
  trivium_s_reg_48_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y31",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_48_CEINV_20654
    );
  trivium_s_reg_56_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y29",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_55_Q,
      O => trivium_s_reg_56_DXMUX_20682
    );
  trivium_s_reg_56_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y29",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_56_CLKINV_20677
    );
  trivium_s_reg_56_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y29",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_56_CEINV_20676
    );
  trivium_s_reg_64_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y20",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_63_Q,
      O => trivium_s_reg_64_DXMUX_20704
    );
  trivium_s_reg_64_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y20",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_64_CLKINV_20699
    );
  trivium_s_reg_64_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y20",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_64_CEINV_20698
    );
  trivium_s_reg_73_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X17Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_72_Q,
      O => trivium_s_reg_73_DXMUX_20726
    );
  trivium_s_reg_73_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_73_CLKINV_20721
    );
  trivium_s_reg_73_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X17Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_73_CEINV_20720
    );
  trivium_s_reg_49_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y30",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_48_Q,
      O => trivium_s_reg_49_DXMUX_20748
    );
  trivium_s_reg_49_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y30",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_49_CLKINV_20743
    );
  trivium_s_reg_49_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y30",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_49_CEINV_20742
    );
  trivium_s_reg_57_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y26",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_56_Q,
      O => trivium_s_reg_57_DXMUX_20770
    );
  trivium_s_reg_57_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y26",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_57_CLKINV_20765
    );
  trivium_s_reg_57_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y26",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_57_CEINV_20764
    );
  trivium_s_reg_65_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y19",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_64_Q,
      O => trivium_s_reg_65_DXMUX_20792
    );
  trivium_s_reg_65_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y19",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_65_CLKINV_20787
    );
  trivium_s_reg_65_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y19",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_65_CEINV_20786
    );
  trivium_s_reg_74_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y16",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_73_Q,
      O => trivium_s_reg_74_DXMUX_20814
    );
  trivium_s_reg_74_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y16",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_74_CLKINV_20809
    );
  trivium_s_reg_74_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y16",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_74_CEINV_20808
    );
  trivium_s_reg_58_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y25",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_57_Q,
      O => trivium_s_reg_58_DXMUX_20836
    );
  trivium_s_reg_58_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y25",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_58_CLKINV_20831
    );
  trivium_s_reg_58_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y25",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_58_CEINV_20830
    );
  trivium_s_reg_66_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y17",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_65_Q,
      O => trivium_s_reg_66_DXMUX_20858
    );
  trivium_s_reg_66_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y17",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_66_CLKINV_20853
    );
  trivium_s_reg_66_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y17",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_66_CEINV_20852
    );
  trivium_s_reg_67_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X15Y18",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_66_Q,
      O => trivium_s_reg_67_DXMUX_20880
    );
  trivium_s_reg_67_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y18",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_67_CLKINV_20875
    );
  trivium_s_reg_67_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y18",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_67_CEINV_20874
    );
  trivium_s_reg_75_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X16Y15",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_74_Q,
      O => trivium_s_reg_75_DXMUX_20902
    );
  trivium_s_reg_75_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y15",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_75_CLKINV_20897
    );
  trivium_s_reg_75_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X16Y15",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_75_CEINV_20896
    );
  trivium_s_reg_59_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y24",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_58_Q,
      O => trivium_s_reg_59_DXMUX_20924
    );
  trivium_s_reg_59_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y24",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_59_CLKINV_20919
    );
  trivium_s_reg_59_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y24",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_59_CEINV_20918
    );
  trivium_s_reg_68_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y15",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_67_Q,
      O => trivium_s_reg_68_DXMUX_20946
    );
  trivium_s_reg_68_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y15",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_68_CLKINV_20941
    );
  trivium_s_reg_68_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y15",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_68_CEINV_20940
    );
  trivium_s_reg_76_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X15Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_75_Q,
      O => trivium_s_reg_76_DXMUX_20968
    );
  trivium_s_reg_76_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_76_CLKINV_20963
    );
  trivium_s_reg_76_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_76_CEINV_20962
    );
  trivium_s_reg_69_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_68_Q,
      O => trivium_s_reg_69_DXMUX_20990
    );
  trivium_s_reg_69_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_69_CLKINV_20985
    );
  trivium_s_reg_69_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_69_CEINV_20984
    );
  trivium_s_reg_77_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X15Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_76_Q,
      O => trivium_s_reg_77_DXMUX_21012
    );
  trivium_s_reg_77_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_77_CLKINV_21007
    );
  trivium_s_reg_77_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_77_CEINV_21006
    );
  trivium_s_reg_93_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y11",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_92_Q,
      O => trivium_s_reg_93_DYMUX_21031
    );
  trivium_s_reg_93_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y11",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_93_CLKINV_21028
    );
  trivium_s_reg_93_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y11",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_93_CEINV_21027
    );
  trivium_s_reg_78_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X15Y8",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_77_Q,
      O => trivium_s_reg_78_DXMUX_21051
    );
  trivium_s_reg_78_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y8",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_78_CLKINV_21046
    );
  trivium_s_reg_78_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y8",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_78_CEINV_21045
    );
  trivium_s_reg_95_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y16",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_94_Q,
      O => trivium_s_reg_95_DXMUX_21073
    );
  trivium_s_reg_95_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y16",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_95_CLKINV_21068
    );
  trivium_s_reg_95_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y16",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_95_CEINV_21067
    );
  trivium_s_reg_79_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y5",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_78_Q,
      O => trivium_s_reg_79_DXMUX_21095
    );
  trivium_s_reg_79_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y5",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_79_CLKINV_21090
    );
  trivium_s_reg_79_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y5",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_79_CEINV_21089
    );
  trivium_s_reg_96_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y27",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_95_Q,
      O => trivium_s_reg_96_DXMUX_21117
    );
  trivium_s_reg_96_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y27",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_96_CLKINV_21112
    );
  trivium_s_reg_96_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y27",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_96_CEINV_21111
    );
  trivium_s_reg_97_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X3Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_97_and0000,
      O => trivium_s_reg_97_FFX_RST
    );
  trivium_s_reg_97 : X_FF
    generic map(
      LOC => "SLICE_X3Y28",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_97_DXMUX_21139,
      CE => trivium_s_reg_97_CEINV_21133,
      CLK => trivium_s_reg_97_CLKINV_21134,
      SET => trivium_s_reg_97_REVUSED_21137,
      RST => trivium_s_reg_97_FFX_RST,
      O => trivium_s_reg_97_Q
    );
  trivium_s_reg_97_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_96_Q,
      O => trivium_s_reg_97_DXMUX_21139
    );
  trivium_s_reg_97_REVUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_97_and0001,
      O => trivium_s_reg_97_REVUSED_21137
    );
  trivium_s_reg_97_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_97_CLKINV_21134
    );
  trivium_s_reg_97_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_97_CEINV_21133
    );
  trivium_s_reg_98_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y30",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_97_Q,
      O => trivium_s_reg_98_DXMUX_21161
    );
  trivium_s_reg_98_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y30",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_98_CLKINV_21156
    );
  trivium_s_reg_98_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y30",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_98_CEINV_21155
    );
  trivium_s_reg_99_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_98_Q,
      O => trivium_s_reg_99_DXMUX_21183
    );
  trivium_s_reg_99_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_99_CLKINV_21178
    );
  trivium_s_reg_99_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_99_CEINV_21177
    );
  IV_not0001_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y19",
      PATHPULSE => 638 ps
    )
    port map (
      I => IV_not0001,
      O => IV_not0001_0
    );
  IV_not0001_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y19",
      PATHPULSE => 638 ps
    )
    port map (
      I => hex_digit_i_mux0004_0_39,
      O => hex_digit_i_mux0004_0_39_0
    );
  hex_digit_i_mux0004_2_15_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y13",
      PATHPULSE => 638 ps
    )
    port map (
      I => hex_digit_i_mux0004_2_15_21226,
      O => hex_digit_i_mux0004_2_15_0
    );
  trivium_state_cmp_eq0002_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_state_cmp_eq0002,
      O => trivium_state_cmp_eq0002_0
    );
  trivium_state_cmp_eq0002_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_count_not0001,
      O => trivium_count_not0001_0
    );
  nxt_buf_prev_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y18",
      PATHPULSE => 638 ps
    )
    port map (
      I => nxt_buf_cur_4967,
      O => nxt_buf_prev_DYMUX_21452
    );
  nxt_buf_prev_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y18",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => nxt_buf_prev_CLKINV_21449
    );
  trivium_z_reg_11_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_z_reg_Buf(4),
      O => trivium_z_reg_11_DXMUX_21671
    );
  trivium_z_reg_11_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_z_reg_Buf(3),
      O => trivium_z_reg_11_DYMUX_21662
    );
  trivium_z_reg_11_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivium_z_reg_11_SRINV_21660
    );
  trivium_z_reg_11_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_z_reg_11_CLKINV_21659
    );
  trivium_z_reg_11_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_z_reg_0_not0001_0,
      O => trivium_z_reg_11_CEINV_21658
    );
  trivium_z_reg_13_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y13",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_z_reg_Buf(6),
      O => trivium_z_reg_13_DXMUX_21699
    );
  trivium_z_reg_13_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y13",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_z_reg_Buf(5),
      O => trivium_z_reg_13_DYMUX_21690
    );
  trivium_z_reg_13_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y13",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivium_z_reg_13_SRINV_21688
    );
  trivium_z_reg_13_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y13",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_z_reg_13_CLKINV_21687
    );
  trivium_z_reg_13_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y13",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_z_reg_0_not0001_0,
      O => trivium_z_reg_13_CEINV_21686
    );
  trivium_z_reg_15_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y13",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_z_reg_Buf(8),
      O => trivium_z_reg_15_DXMUX_21727
    );
  trivium_z_reg_15_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y13",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_z_reg_Buf(7),
      O => trivium_z_reg_15_DYMUX_21718
    );
  trivium_z_reg_15_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y13",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivium_z_reg_15_SRINV_21716
    );
  trivium_z_reg_15_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y13",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_z_reg_15_CLKINV_21715
    );
  trivium_z_reg_15_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y13",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_z_reg_0_not0001_0,
      O => trivium_z_reg_15_CEINV_21714
    );
  trivium_s_reg_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y8",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_1_Q,
      O => trivium_s_reg_2_DXMUX_21915
    );
  trivium_s_reg_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y8",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_2_CLKINV_21910
    );
  trivium_s_reg_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y8",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_2_CEINV_21909
    );
  trivium_s_reg_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y15",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_2_Q,
      O => trivium_s_reg_3_DXMUX_21937
    );
  trivium_s_reg_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y15",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_3_CLKINV_21932
    );
  trivium_s_reg_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y15",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_3_CEINV_21931
    );
  trivium_s_reg_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y16",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_3_Q,
      O => trivium_s_reg_4_DXMUX_21959
    );
  trivium_s_reg_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y16",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_4_CLKINV_21954
    );
  trivium_s_reg_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y16",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_4_CEINV_21953
    );
  trivium_s_reg_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y19",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_4_Q,
      O => trivium_s_reg_5_DXMUX_21981
    );
  trivium_s_reg_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y19",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_5_CLKINV_21976
    );
  trivium_s_reg_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y19",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_5_CEINV_21975
    );
  trivium_s_reg_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y15",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_5_Q,
      O => trivium_s_reg_6_DXMUX_22003
    );
  trivium_s_reg_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y15",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_6_CLKINV_21998
    );
  trivium_s_reg_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y15",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_6_CEINV_21997
    );
  trivium_s_reg_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_6_Q,
      O => trivium_s_reg_7_DXMUX_22025
    );
  trivium_s_reg_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_7_CLKINV_22020
    );
  trivium_s_reg_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_7_CEINV_22019
    );
  trivium_s_reg_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y9",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_7_Q,
      O => trivium_s_reg_8_DXMUX_22047
    );
  trivium_s_reg_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y9",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_8_CLKINV_22042
    );
  trivium_s_reg_8_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y9",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_8_CEINV_22041
    );
  trivium_s_reg_9_FFX_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X2Y6",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_9_and0000,
      O => trivium_s_reg_9_FFX_RST
    );
  trivium_s_reg_9 : X_FF
    generic map(
      LOC => "SLICE_X2Y6",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_9_DXMUX_22069,
      CE => trivium_s_reg_9_CEINV_22063,
      CLK => trivium_s_reg_9_CLKINV_22064,
      SET => trivium_s_reg_9_REVUSED_22067,
      RST => trivium_s_reg_9_FFX_RST,
      O => trivium_s_reg_9_Q
    );
  trivium_s_reg_9_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y6",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_8_Q,
      O => trivium_s_reg_9_DXMUX_22069
    );
  trivium_s_reg_9_REVUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y6",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_9_and0001,
      O => trivium_s_reg_9_REVUSED_22067
    );
  trivium_s_reg_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y6",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_s_reg_9_CLKINV_22064
    );
  trivium_s_reg_9_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y6",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_9_CEINV_22063
    );
  state_FSM_FFd3_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X24Y19",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => state_FSM_FFd3_FFY_RST
    );
  state_FSM_FFd3 : X_FF
    generic map(
      LOC => "SLICE_X24Y19",
      INIT => '0'
    )
    port map (
      I => state_FSM_FFd3_DYMUX_22088,
      CE => state_FSM_FFd3_CEINV_22084,
      CLK => state_FSM_FFd3_CLKINV_22085,
      SET => GND,
      RST => state_FSM_FFd3_FFY_RST,
      O => state_FSM_FFd3_4962
    );
  state_FSM_FFd3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y19",
      PATHPULSE => 638 ps
    )
    port map (
      I => state_FSM_FFd4_4963,
      O => state_FSM_FFd3_DYMUX_22088
    );
  state_FSM_FFd3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y19",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => state_FSM_FFd3_CLKINV_22085
    );
  state_FSM_FFd3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y19",
      PATHPULSE => 638 ps
    )
    port map (
      I => state_cmp_eq0000,
      O => state_FSM_FFd3_CEINV_22084
    );
  state_FSM_FFd5 : X_FF
    generic map(
      LOC => "SLICE_X24Y18",
      INIT => '1'
    )
    port map (
      I => state_FSM_FFd5_DYMUX_22103,
      CE => VCC,
      CLK => state_FSM_FFd5_CLKINV_22100,
      SET => state_FSM_FFd5_SRINV_22101,
      RST => GND,
      O => state_FSM_FFd5_5004
    );
  state_FSM_FFd5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y18",
      PATHPULSE => 638 ps
    )
    port map (
      I => state_FSM_FFd5_BYINV_22102,
      O => state_FSM_FFd5_DYMUX_22103
    );
  state_FSM_FFd5_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y18",
      PATHPULSE => 638 ps
    )
    port map (
      I => '0',
      O => state_FSM_FFd5_BYINV_22102
    );
  state_FSM_FFd5_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y18",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => state_FSM_FFd5_SRINV_22101
    );
  state_FSM_FFd5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y18",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => state_FSM_FFd5_CLKINV_22100
    );
  nxt_buf_cur_FFY_RSTOR : X_BUF
    generic map(
      LOC => "SLICE_X18Y32",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => nxt_buf_cur_FFY_RST
    );
  nxt_buf_cur : X_FF
    generic map(
      LOC => "SLICE_X18Y32",
      INIT => '0'
    )
    port map (
      I => nxt_buf_cur_DYMUX_22116,
      CE => VCC,
      CLK => nxt_buf_cur_CLKINV_22113,
      SET => GND,
      RST => nxt_buf_cur_FFY_RST,
      O => nxt_buf_cur_4967
    );
  nxt_buf_cur_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y32",
      PATHPULSE => 638 ps
    )
    port map (
      I => nxt_INBUF,
      O => nxt_buf_cur_DYMUX_22116
    );
  nxt_buf_cur_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y32",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => nxt_buf_cur_CLKINV_22113
    );
  trivium_z_reg_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X23Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_z_reg_Buf(10),
      O => trivium_z_reg_1_DXMUX_22143
    );
  trivium_z_reg_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X23Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_z_reg_Buf(9),
      O => trivium_z_reg_1_DYMUX_22134
    );
  trivium_z_reg_1_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivium_z_reg_1_SRINV_22132
    );
  trivium_z_reg_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_z_reg_1_CLKINV_22131
    );
  trivium_z_reg_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_z_reg_0_not0001_0,
      O => trivium_z_reg_1_CEINV_22130
    );
  trivium_z_reg_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y16",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_z_reg_Buf(12),
      O => trivium_z_reg_3_DXMUX_22171
    );
  trivium_z_reg_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y16",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_z_reg_Buf(11),
      O => trivium_z_reg_3_DYMUX_22162
    );
  trivium_z_reg_3_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y16",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivium_z_reg_3_SRINV_22160
    );
  trivium_z_reg_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y16",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_z_reg_3_CLKINV_22159
    );
  trivium_z_reg_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y16",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_z_reg_0_not0001_0,
      O => trivium_z_reg_3_CEINV_22158
    );
  trivium_z_reg_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_z_reg_Buf(14),
      O => trivium_z_reg_5_DXMUX_22199
    );
  trivium_z_reg_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_z_reg_Buf(13),
      O => trivium_z_reg_5_DYMUX_22190
    );
  trivium_z_reg_5_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivium_z_reg_5_SRINV_22188
    );
  trivium_z_reg_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_z_reg_5_CLKINV_22187
    );
  trivium_z_reg_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_z_reg_0_not0001_0,
      O => trivium_z_reg_5_CEINV_22186
    );
  trivium_z_reg_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y11",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_z_reg_Buf_15_GYMUX_10823,
      O => trivium_z_reg_7_DXMUX_22227
    );
  trivium_z_reg_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y11",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_z_reg_Buf(15),
      O => trivium_z_reg_7_DYMUX_22218
    );
  trivium_z_reg_7_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y11",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivium_z_reg_7_SRINV_22216
    );
  trivium_z_reg_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y11",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_z_reg_7_CLKINV_22215
    );
  trivium_z_reg_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y11",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_z_reg_0_not0001_0,
      O => trivium_z_reg_7_CEINV_22214
    );
  trivium_z_reg_9_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_z_reg_Buf(2),
      O => trivium_z_reg_9_DXMUX_22255
    );
  trivium_z_reg_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_z_reg_Buf(1),
      O => trivium_z_reg_9_DYMUX_22246
    );
  trivium_z_reg_9_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivium_z_reg_9_SRINV_22244
    );
  trivium_z_reg_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_z_reg_9_CLKINV_22243
    );
  trivium_z_reg_9_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_z_reg_0_not0001_0,
      O => trivium_z_reg_9_CEINV_22242
    );
  trivium_o_vld_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y11",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_state_cmp_ge0000,
      O => trivium_o_vld_DYMUX_22464
    );
  trivium_o_vld_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y11",
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_25_BUFGP,
      O => trivium_o_vld_CLKINV_22461
    );
  trivium_o_vld_CEINV : X_INV
    generic map(
      LOC => "SLICE_X26Y11",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_state_FSM_FFd2_5015,
      O => trivium_o_vld_CEINVNOT
    );
  Mcount_LED_flash_cnt_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X27Y12"
    )
    port map (
      ADR0 => LED_flash_cnt(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcount_LED_flash_cnt_lut(0)
    );
  LED_flash_cnt_5 : X_FF
    generic map(
      LOC => "SLICE_X27Y14",
      INIT => '0'
    )
    port map (
      I => LED_flash_cnt_4_DYMUX_6482,
      CE => VCC,
      CLK => LED_flash_cnt_4_CLKINV_6460,
      SET => GND,
      RST => LED_flash_cnt_4_SRINV_6461,
      O => LED_flash_cnt(5)
    );
  LED_flash_cnt_7 : X_FF
    generic map(
      LOC => "SLICE_X27Y15",
      INIT => '0'
    )
    port map (
      I => LED_flash_cnt_6_DYMUX_6538,
      CE => VCC,
      CLK => LED_flash_cnt_6_CLKINV_6516,
      SET => GND,
      RST => LED_flash_cnt_6_SRINV_6517,
      O => LED_flash_cnt(7)
    );
  trivium_count_18 : X_FF
    generic map(
      LOC => "SLICE_X25Y9",
      INIT => '0'
    )
    port map (
      I => trivium_count_18_DXMUX_7321,
      CE => trivium_count_18_CEINV_7278,
      CLK => trivium_count_18_CLKINV_7279,
      SET => GND,
      RST => trivium_count_18_SRINV_7280,
      O => trivium_count(18)
    );
  trivium_count_19 : X_FF
    generic map(
      LOC => "SLICE_X25Y9",
      INIT => '0'
    )
    port map (
      I => trivium_count_18_DYMUX_7301,
      CE => trivium_count_18_CEINV_7278,
      CLK => trivium_count_18_CLKINV_7279,
      SET => GND,
      RST => trivium_count_18_SRINV_7280,
      O => trivium_count(19)
    );
  trivium_count_16 : X_FF
    generic map(
      LOC => "SLICE_X25Y8",
      INIT => '0'
    )
    port map (
      I => trivium_count_16_DXMUX_7261,
      CE => trivium_count_16_CEINV_7218,
      CLK => trivium_count_16_CLKINV_7219,
      SET => GND,
      RST => trivium_count_16_SRINV_7220,
      O => trivium_count(16)
    );
  trivium_count_17 : X_FF
    generic map(
      LOC => "SLICE_X25Y8",
      INIT => '0'
    )
    port map (
      I => trivium_count_16_DYMUX_7241,
      CE => trivium_count_16_CEINV_7218,
      CLK => trivium_count_16_CLKINV_7219,
      SET => GND,
      RST => trivium_count_16_SRINV_7220,
      O => trivium_count(17)
    );
  trivium_count_24 : X_FF
    generic map(
      LOC => "SLICE_X25Y12",
      INIT => '0'
    )
    port map (
      I => trivium_count_24_DXMUX_7501,
      CE => trivium_count_24_CEINV_7458,
      CLK => trivium_count_24_CLKINV_7459,
      SET => GND,
      RST => trivium_count_24_SRINV_7460,
      O => trivium_count(24)
    );
  trivium_state_cmp_eq0000_wg_lut_0_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X29Y4"
    )
    port map (
      ADR0 => trivium_count2(10),
      ADR1 => trivium_count2(8),
      ADR2 => trivium_count2(7),
      ADR3 => trivium_count2(9),
      O => trivium_state_cmp_eq0000_wg_lut(0)
    );
  trivium_state_cmp_eq0000_wg_lut_6_Q : X_LUT4
    generic map(
      INIT => X"0002",
      LOC => "SLICE_X29Y7"
    )
    port map (
      ADR0 => trivium_count2(1),
      ADR1 => trivium_count2(27),
      ADR2 => trivium_count2(28),
      ADR3 => trivium_count2(26),
      O => trivium_state_cmp_eq0000_wg_lut(6)
    );
  trivium_Mcompar_state_cmp_ge0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"0055",
      LOC => "SLICE_X27Y7"
    )
    port map (
      ADR0 => trivium_count(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => trivium_count(8),
      O => trivium_Mcompar_state_cmp_ge0000_lut_1_Q_8405
    );
  trivium_Mcompar_state_cmp_ge0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X27Y9"
    )
    port map (
      ADR0 => trivium_count(20),
      ADR1 => trivium_count(22),
      ADR2 => trivium_count(19),
      ADR3 => trivium_count(21),
      O => trivium_Mcompar_state_cmp_ge0000_lut_5_Q_8471
    );
  inputCnt_mux0000_22_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X28Y18"
    )
    port map (
      ADR0 => inputCnt_addsub0000(9),
      ADR1 => inputCnt(9),
      ADR2 => N01,
      ADR3 => inputCnt_mux0000_0_21_4996,
      O => inputCnt_mux0000(22)
    );
  inputCnt_mux0000_23_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X28Y18"
    )
    port map (
      ADR0 => inputCnt_mux0000_0_21_4996,
      ADR1 => inputCnt(8),
      ADR2 => N01,
      ADR3 => inputCnt_addsub0000(8),
      O => inputCnt_mux0000(23)
    );
  inputCnt_8 : X_FF
    generic map(
      LOC => "SLICE_X28Y18",
      INIT => '0'
    )
    port map (
      I => inputCnt_9_DYMUX_9718,
      CE => VCC,
      CLK => inputCnt_9_CLKINV_9709,
      SET => GND,
      RST => inputCnt_9_SRINV_9710,
      O => inputCnt(8)
    );
  inputCnt_7 : X_FF
    generic map(
      LOC => "SLICE_X28Y19",
      INIT => '0'
    )
    port map (
      I => inputCnt_7_DXMUX_9690,
      CE => VCC,
      CLK => inputCnt_7_CLKINV_9667,
      SET => GND,
      RST => inputCnt_7_SRINV_9668,
      O => inputCnt(7)
    );
  inputCnt_mux0000_24_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X28Y19"
    )
    port map (
      ADR0 => inputCnt(7),
      ADR1 => inputCnt_addsub0000(7),
      ADR2 => N01,
      ADR3 => inputCnt_mux0000_0_21_4996,
      O => inputCnt_mux0000(24)
    );
  inputCnt_6 : X_FF
    generic map(
      LOC => "SLICE_X28Y19",
      INIT => '0'
    )
    port map (
      I => inputCnt_7_DYMUX_9676,
      CE => VCC,
      CLK => inputCnt_7_CLKINV_9667,
      SET => GND,
      RST => inputCnt_7_SRINV_9668,
      O => inputCnt(6)
    );
  inputCnt_mux0000_25_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X28Y19"
    )
    port map (
      ADR0 => N01,
      ADR1 => inputCnt_mux0000_0_21_4996,
      ADR2 => inputCnt_addsub0000(6),
      ADR3 => inputCnt(6),
      O => inputCnt_mux0000(25)
    );
  inputCnt_10 : X_FF
    generic map(
      LOC => "SLICE_X28Y21",
      INIT => '0'
    )
    port map (
      I => inputCnt_11_DYMUX_9760,
      CE => VCC,
      CLK => inputCnt_11_CLKINV_9751,
      SET => GND,
      RST => inputCnt_11_SRINV_9752,
      O => inputCnt(10)
    );
  trivium_Mcount_count2_eqn_271 : X_LUT4
    generic map(
      INIT => X"2222",
      LOC => "SLICE_X30Y12"
    )
    port map (
      ADR0 => trivium_Result_27_1,
      ADR1 => trivium_state_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_Mcount_count2_eqn_27
    );
  trivium_count2_26 : X_FF
    generic map(
      LOC => "SLICE_X30Y12",
      INIT => '0'
    )
    port map (
      I => trivium_count2_27_DYMUX_10734,
      CE => trivium_count2_27_CEINV_10722,
      CLK => trivium_count2_27_CLKINV_10723,
      SET => GND,
      RST => trivium_count2_27_SRINV_10724,
      O => trivium_count2(26)
    );
  trivium_Mcount_count2_eqn_261 : X_LUT4
    generic map(
      INIT => X"3300",
      LOC => "SLICE_X30Y12"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivium_state_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => trivium_Result_26_1,
      O => trivium_Mcount_count2_eqn_26
    );
  trivium_count2_19 : X_FF
    generic map(
      LOC => "SLICE_X30Y6",
      INIT => '0'
    )
    port map (
      I => trivium_count2_19_DXMUX_10705,
      CE => trivium_count2_19_CEINV_10676,
      CLK => trivium_count2_19_CLKINV_10677,
      SET => GND,
      RST => trivium_count2_19_SRINV_10678,
      O => trivium_count2(19)
    );
  trivium_Mcount_count2_eqn_191 : X_LUT4
    generic map(
      INIT => X"3300",
      LOC => "SLICE_X30Y6"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivium_state_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => trivium_Result_19_1,
      O => trivium_Mcount_count2_eqn_19
    );
  trivium_count2_18 : X_FF
    generic map(
      LOC => "SLICE_X30Y6",
      INIT => '0'
    )
    port map (
      I => trivium_count2_19_DYMUX_10688,
      CE => trivium_count2_19_CEINV_10676,
      CLK => trivium_count2_19_CLKINV_10677,
      SET => GND,
      RST => trivium_count2_19_SRINV_10678,
      O => trivium_count2(18)
    );
  IV_2 : X_FF
    generic map(
      LOC => "SLICE_X2Y29",
      INIT => '0'
    )
    port map (
      I => IV_3_DYMUX_11937,
      CE => IV_3_CEINV_11933,
      CLK => IV_3_CLKINV_11934,
      SET => GND,
      RST => IV_3_SRINV_11935,
      O => IV(2)
    );
  trivRst_shift46 : X_FF
    generic map(
      LOC => "SLICE_X1Y1",
      INIT => '0'
    )
    port map (
      I => trivRst_shift46_DXMUX_12833,
      CE => trivRst_shift46_CEINV_12820,
      CLK => trivRst_shift46_CLKINV_12821,
      SET => GND,
      RST => trivRst_shift46_SRINV_12822,
      O => trivRst_shift46_5159
    );
  trivium_s_reg_48_and00011 : X_LUT4
    generic map(
      INIT => X"C0C0",
      LOC => "SLICE_X19Y30"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivRst_4811,
      ADR2 => key(47),
      ADR3 => VCC,
      O => trivium_s_reg_48_and0001
    );
  LED_flash_cnt_1 : X_FF
    generic map(
      LOC => "SLICE_X27Y12",
      INIT => '0'
    )
    port map (
      I => LED_flash_cnt_0_DYMUX_6367,
      CE => VCC,
      CLK => LED_flash_cnt_0_CLKINV_6350,
      SET => GND,
      RST => LED_flash_cnt_0_SRINV_6351,
      O => LED_flash_cnt(1)
    );
  LED_flash_cnt_0 : X_FF
    generic map(
      LOC => "SLICE_X27Y12",
      INIT => '0'
    )
    port map (
      I => LED_flash_cnt_0_DXMUX_6389,
      CE => VCC,
      CLK => LED_flash_cnt_0_CLKINV_6350,
      SET => GND,
      RST => LED_flash_cnt_0_SRINV_6351,
      O => LED_flash_cnt(0)
    );
  LED_flash_cnt_3 : X_FF
    generic map(
      LOC => "SLICE_X27Y13",
      INIT => '0'
    )
    port map (
      I => LED_flash_cnt_2_DYMUX_6426,
      CE => VCC,
      CLK => LED_flash_cnt_2_CLKINV_6404,
      SET => GND,
      RST => LED_flash_cnt_2_SRINV_6405,
      O => LED_flash_cnt(3)
    );
  LED_flash_cnt_2 : X_FF
    generic map(
      LOC => "SLICE_X27Y13",
      INIT => '0'
    )
    port map (
      I => LED_flash_cnt_2_DXMUX_6445,
      CE => VCC,
      CLK => LED_flash_cnt_2_CLKINV_6404,
      SET => GND,
      RST => LED_flash_cnt_2_SRINV_6405,
      O => LED_flash_cnt(2)
    );
  LED_flash_cnt_4 : X_FF
    generic map(
      LOC => "SLICE_X27Y14",
      INIT => '0'
    )
    port map (
      I => LED_flash_cnt_4_DXMUX_6501,
      CE => VCC,
      CLK => LED_flash_cnt_4_CLKINV_6460,
      SET => GND,
      RST => LED_flash_cnt_4_SRINV_6461,
      O => LED_flash_cnt(4)
    );
  LED_flash_cnt_6 : X_FF
    generic map(
      LOC => "SLICE_X27Y15",
      INIT => '0'
    )
    port map (
      I => LED_flash_cnt_6_DXMUX_6557,
      CE => VCC,
      CLK => LED_flash_cnt_6_CLKINV_6516,
      SET => GND,
      RST => LED_flash_cnt_6_SRINV_6517,
      O => LED_flash_cnt(6)
    );
  LED_flash_cnt_9_rt : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X27Y16"
    )
    port map (
      ADR0 => LED_flash_cnt(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => LED_flash_cnt_9_rt_6580
    );
  LED_flash_cnt_9 : X_FF
    generic map(
      LOC => "SLICE_X27Y16",
      INIT => '0'
    )
    port map (
      I => LED_flash_cnt_8_DYMUX_6585,
      CE => VCC,
      CLK => LED_flash_cnt_8_CLKINV_6571,
      SET => GND,
      RST => LED_flash_cnt_8_SRINV_6572,
      O => LED_flash_cnt(9)
    );
  LED_flash_cnt_8 : X_FF
    generic map(
      LOC => "SLICE_X27Y16",
      INIT => '0'
    )
    port map (
      I => LED_flash_cnt_8_DXMUX_6606,
      CE => VCC,
      CLK => LED_flash_cnt_8_CLKINV_6571,
      SET => GND,
      RST => LED_flash_cnt_8_SRINV_6572,
      O => LED_flash_cnt(8)
    );
  state_cmp_eq0000_wg_lut_1_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X27Y21"
    )
    port map (
      ADR0 => inputCnt(6),
      ADR1 => inputCnt(13),
      ADR2 => inputCnt(11),
      ADR3 => inputCnt(12),
      O => state_cmp_eq0000_wg_lut(1)
    );
  state_cmp_eq0000_wg_lut_0_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X27Y21"
    )
    port map (
      ADR0 => inputCnt(10),
      ADR1 => inputCnt(9),
      ADR2 => inputCnt(7),
      ADR3 => inputCnt(8),
      O => state_cmp_eq0000_wg_lut(0)
    );
  state_cmp_eq0000_wg_lut_3_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X27Y22"
    )
    port map (
      ADR0 => inputCnt(17),
      ADR1 => inputCnt(19),
      ADR2 => inputCnt(18),
      ADR3 => inputCnt(4),
      O => state_cmp_eq0000_wg_lut(3)
    );
  state_cmp_eq0000_wg_lut_2_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X27Y22"
    )
    port map (
      ADR0 => inputCnt(5),
      ADR1 => inputCnt(15),
      ADR2 => inputCnt(14),
      ADR3 => inputCnt(16),
      O => state_cmp_eq0000_wg_lut(2)
    );
  state_cmp_eq0000_wg_lut_5_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X27Y23"
    )
    port map (
      ADR0 => inputCnt(24),
      ADR1 => inputCnt(23),
      ADR2 => inputCnt(25),
      ADR3 => inputCnt(2),
      O => state_cmp_eq0000_wg_lut(5)
    );
  state_cmp_eq0000_wg_lut_4_Q : X_LUT4
    generic map(
      INIT => X"0004",
      LOC => "SLICE_X27Y23"
    )
    port map (
      ADR0 => inputCnt(20),
      ADR1 => inputCnt(3),
      ADR2 => inputCnt(22),
      ADR3 => inputCnt(21),
      O => state_cmp_eq0000_wg_lut(4)
    );
  state_cmp_eq0000_wg_lut_7_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X27Y24"
    )
    port map (
      ADR0 => inputCnt(31),
      ADR1 => inputCnt(30),
      ADR2 => inputCnt(29),
      ADR3 => inputCnt(0),
      O => state_cmp_eq0000_wg_lut(7)
    );
  state_cmp_eq0000_wg_lut_6_Q : X_LUT4
    generic map(
      INIT => X"0002",
      LOC => "SLICE_X27Y24"
    )
    port map (
      ADR0 => inputCnt(1),
      ADR1 => inputCnt(27),
      ADR2 => inputCnt(26),
      ADR3 => inputCnt(28),
      O => state_cmp_eq0000_wg_lut(6)
    );
  trivium_count_1 : X_FF
    generic map(
      LOC => "SLICE_X25Y0",
      INIT => '0'
    )
    port map (
      I => trivium_count_0_DYMUX_6759,
      CE => trivium_count_0_CEINV_6741,
      CLK => trivium_count_0_CLKINV_6742,
      SET => GND,
      RST => trivium_count_0_SRINV_6743,
      O => trivium_count(1)
    );
  trivium_Mcount_count_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X25Y0"
    )
    port map (
      ADR0 => trivium_count(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_Mcount_count_lut(0)
    );
  trivium_count_0 : X_FF
    generic map(
      LOC => "SLICE_X25Y0",
      INIT => '1'
    )
    port map (
      I => trivium_count_0_DXMUX_6782,
      CE => trivium_count_0_CEINV_6741,
      CLK => trivium_count_0_CLKINV_6742,
      SET => trivium_count_0_SRINV_6743,
      RST => GND,
      O => trivium_count(0)
    );
  trivium_count_3 : X_FF
    generic map(
      LOC => "SLICE_X25Y1",
      INIT => '0'
    )
    port map (
      I => trivium_count_2_DYMUX_6821,
      CE => trivium_count_2_CEINV_6798,
      CLK => trivium_count_2_CLKINV_6799,
      SET => GND,
      RST => trivium_count_2_SRINV_6800,
      O => trivium_count(3)
    );
  trivium_count_2 : X_FF
    generic map(
      LOC => "SLICE_X25Y1",
      INIT => '0'
    )
    port map (
      I => trivium_count_2_DXMUX_6841,
      CE => trivium_count_2_CEINV_6798,
      CLK => trivium_count_2_CLKINV_6799,
      SET => GND,
      RST => trivium_count_2_SRINV_6800,
      O => trivium_count(2)
    );
  trivium_count_5 : X_FF
    generic map(
      LOC => "SLICE_X25Y2",
      INIT => '0'
    )
    port map (
      I => trivium_count_4_DYMUX_6881,
      CE => trivium_count_4_CEINV_6858,
      CLK => trivium_count_4_CLKINV_6859,
      SET => GND,
      RST => trivium_count_4_SRINV_6860,
      O => trivium_count(5)
    );
  trivium_count_4 : X_FF
    generic map(
      LOC => "SLICE_X25Y2",
      INIT => '0'
    )
    port map (
      I => trivium_count_4_DXMUX_6901,
      CE => trivium_count_4_CEINV_6858,
      CLK => trivium_count_4_CLKINV_6859,
      SET => GND,
      RST => trivium_count_4_SRINV_6860,
      O => trivium_count(4)
    );
  trivium_count_7 : X_FF
    generic map(
      LOC => "SLICE_X25Y3",
      INIT => '0'
    )
    port map (
      I => trivium_count_6_DYMUX_6941,
      CE => trivium_count_6_CEINV_6918,
      CLK => trivium_count_6_CLKINV_6919,
      SET => GND,
      RST => trivium_count_6_SRINV_6920,
      O => trivium_count(7)
    );
  trivium_count_6 : X_FF
    generic map(
      LOC => "SLICE_X25Y3",
      INIT => '0'
    )
    port map (
      I => trivium_count_6_DXMUX_6961,
      CE => trivium_count_6_CEINV_6918,
      CLK => trivium_count_6_CLKINV_6919,
      SET => GND,
      RST => trivium_count_6_SRINV_6920,
      O => trivium_count(6)
    );
  trivium_count_9 : X_FF
    generic map(
      LOC => "SLICE_X25Y4",
      INIT => '0'
    )
    port map (
      I => trivium_count_8_DYMUX_7001,
      CE => trivium_count_8_CEINV_6978,
      CLK => trivium_count_8_CLKINV_6979,
      SET => GND,
      RST => trivium_count_8_SRINV_6980,
      O => trivium_count(9)
    );
  trivium_count_8 : X_FF
    generic map(
      LOC => "SLICE_X25Y4",
      INIT => '0'
    )
    port map (
      I => trivium_count_8_DXMUX_7021,
      CE => trivium_count_8_CEINV_6978,
      CLK => trivium_count_8_CLKINV_6979,
      SET => GND,
      RST => trivium_count_8_SRINV_6980,
      O => trivium_count(8)
    );
  trivium_count_11 : X_FF
    generic map(
      LOC => "SLICE_X25Y5",
      INIT => '0'
    )
    port map (
      I => trivium_count_10_DYMUX_7061,
      CE => trivium_count_10_CEINV_7038,
      CLK => trivium_count_10_CLKINV_7039,
      SET => GND,
      RST => trivium_count_10_SRINV_7040,
      O => trivium_count(11)
    );
  trivium_count_10 : X_FF
    generic map(
      LOC => "SLICE_X25Y5",
      INIT => '0'
    )
    port map (
      I => trivium_count_10_DXMUX_7081,
      CE => trivium_count_10_CEINV_7038,
      CLK => trivium_count_10_CLKINV_7039,
      SET => GND,
      RST => trivium_count_10_SRINV_7040,
      O => trivium_count(10)
    );
  trivium_count_13 : X_FF
    generic map(
      LOC => "SLICE_X25Y6",
      INIT => '0'
    )
    port map (
      I => trivium_count_12_DYMUX_7121,
      CE => trivium_count_12_CEINV_7098,
      CLK => trivium_count_12_CLKINV_7099,
      SET => GND,
      RST => trivium_count_12_SRINV_7100,
      O => trivium_count(13)
    );
  trivium_count_12 : X_FF
    generic map(
      LOC => "SLICE_X25Y6",
      INIT => '0'
    )
    port map (
      I => trivium_count_12_DXMUX_7141,
      CE => trivium_count_12_CEINV_7098,
      CLK => trivium_count_12_CLKINV_7099,
      SET => GND,
      RST => trivium_count_12_SRINV_7100,
      O => trivium_count(12)
    );
  trivium_count_15 : X_FF
    generic map(
      LOC => "SLICE_X25Y7",
      INIT => '0'
    )
    port map (
      I => trivium_count_14_DYMUX_7181,
      CE => trivium_count_14_CEINV_7158,
      CLK => trivium_count_14_CLKINV_7159,
      SET => GND,
      RST => trivium_count_14_SRINV_7160,
      O => trivium_count(15)
    );
  trivium_count_14 : X_FF
    generic map(
      LOC => "SLICE_X25Y7",
      INIT => '0'
    )
    port map (
      I => trivium_count_14_DXMUX_7201,
      CE => trivium_count_14_CEINV_7158,
      CLK => trivium_count_14_CLKINV_7159,
      SET => GND,
      RST => trivium_count_14_SRINV_7160,
      O => trivium_count(14)
    );
  trivium_count_27 : X_FF
    generic map(
      LOC => "SLICE_X25Y13",
      INIT => '0'
    )
    port map (
      I => trivium_count_26_DYMUX_7541,
      CE => trivium_count_26_CEINV_7518,
      CLK => trivium_count_26_CLKINV_7519,
      SET => GND,
      RST => trivium_count_26_SRINV_7520,
      O => trivium_count(27)
    );
  trivium_count_26 : X_FF
    generic map(
      LOC => "SLICE_X25Y13",
      INIT => '0'
    )
    port map (
      I => trivium_count_26_DXMUX_7561,
      CE => trivium_count_26_CEINV_7518,
      CLK => trivium_count_26_CLKINV_7519,
      SET => GND,
      RST => trivium_count_26_SRINV_7520,
      O => trivium_count(26)
    );
  trivium_count_28 : X_FF
    generic map(
      LOC => "SLICE_X25Y14",
      INIT => '0'
    )
    port map (
      I => trivium_count_28_DXMUX_7621,
      CE => trivium_count_28_CEINV_7578,
      CLK => trivium_count_28_CLKINV_7579,
      SET => GND,
      RST => trivium_count_28_SRINV_7580,
      O => trivium_count(28)
    );
  trivium_count_31_rt : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X25Y15"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => trivium_count(31),
      ADR3 => VCC,
      O => trivium_count_31_rt_7647
    );
  trivium_count_31 : X_FF
    generic map(
      LOC => "SLICE_X25Y15",
      INIT => '0'
    )
    port map (
      I => trivium_count_30_DYMUX_7652,
      CE => trivium_count_30_CEINV_7637,
      CLK => trivium_count_30_CLKINV_7638,
      SET => GND,
      RST => trivium_count_30_SRINV_7639,
      O => trivium_count(31)
    );
  trivium_count_30 : X_FF
    generic map(
      LOC => "SLICE_X25Y15",
      INIT => '0'
    )
    port map (
      I => trivium_count_30_DXMUX_7674,
      CE => trivium_count_30_CEINV_7637,
      CLK => trivium_count_30_CLKINV_7638,
      SET => GND,
      RST => trivium_count_30_SRINV_7639,
      O => trivium_count(30)
    );
  Madd_inputCnt_addsub0000_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X29Y15"
    )
    port map (
      ADR0 => inputCnt(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Madd_inputCnt_addsub0000_lut(0)
    );
  inputCnt_31_rt : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X29Y30"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => inputCnt(31),
      O => inputCnt_31_rt_8262
    );
  trivium_state_cmp_eq0000_wg_lut_3_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X29Y5"
    )
    port map (
      ADR0 => trivium_count2(4),
      ADR1 => trivium_count2(17),
      ADR2 => trivium_count2(18),
      ADR3 => trivium_count2(19),
      O => trivium_state_cmp_eq0000_wg_lut(3)
    );
  trivium_state_cmp_eq0000_wg_lut_2_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X29Y5"
    )
    port map (
      ADR0 => trivium_count2(15),
      ADR1 => trivium_count2(5),
      ADR2 => trivium_count2(14),
      ADR3 => trivium_count2(16),
      O => trivium_state_cmp_eq0000_wg_lut(2)
    );
  trivium_state_cmp_eq0000_wg_lut_5_Q : X_LUT4
    generic map(
      INIT => X"0100",
      LOC => "SLICE_X29Y6"
    )
    port map (
      ADR0 => trivium_count2(24),
      ADR1 => trivium_count2(23),
      ADR2 => trivium_count2(25),
      ADR3 => trivium_count2(2),
      O => trivium_state_cmp_eq0000_wg_lut(5)
    );
  trivium_state_cmp_eq0000_wg_lut_4_Q : X_LUT4
    generic map(
      INIT => X"0004",
      LOC => "SLICE_X29Y6"
    )
    port map (
      ADR0 => trivium_count2(21),
      ADR1 => trivium_count2(3),
      ADR2 => trivium_count2(20),
      ADR3 => trivium_count2(22),
      O => trivium_state_cmp_eq0000_wg_lut(4)
    );
  trivium_Mcompar_state_cmp_ge0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X27Y8"
    )
    port map (
      ADR0 => trivium_count(14),
      ADR1 => trivium_count(11),
      ADR2 => trivium_count(12),
      ADR3 => trivium_count(13),
      O => trivium_Mcompar_state_cmp_ge0000_lut_3_Q_8437
    );
  trivium_count_10_rt_1 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X27Y8"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivium_count(10),
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_count_10_rt
    );
  trivium_Mcompar_state_cmp_ge0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X27Y10"
    )
    port map (
      ADR0 => trivium_count(28),
      ADR1 => trivium_count(29),
      ADR2 => trivium_count(27),
      ADR3 => trivium_count(30),
      O => trivium_Mcompar_state_cmp_ge0000_lut_7_Q_8501
    );
  trivium_Mcompar_state_cmp_ge0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X27Y10"
    )
    port map (
      ADR0 => trivium_count(24),
      ADR1 => trivium_count(25),
      ADR2 => trivium_count(23),
      ADR3 => trivium_count(26),
      O => trivium_Mcompar_state_cmp_ge0000_lut_6_Q_8515
    );
  trivium_Mcompar_state_cmp_ge0000_lut_8_1_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X27Y11"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivium_count(31),
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_Mcompar_state_cmp_ge0000_lut_8_Q
    );
  trivium_Mshreg_s_reg_243_2 : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X22Y8"
    )
    port map (
      A0 => GND,
      A1 => GND,
      A2 => GND,
      A3 => GND,
      D => trivium_s_reg_2431_DIG_MUX_8553,
      CE => trivium_s_reg_2431_SRINV_8545,
      CLK => trivium_s_reg_2431_CLKINV_8552,
      Q => trivium_s_reg_2431_G_SHIFTOUT,
      Q15 => trivium_s_reg_2431_GMC15
    );
  trivium_Mshreg_s_reg_243_3 : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X22Y8"
    )
    port map (
      A0 => VCC,
      A1 => VCC,
      A2 => VCC,
      A3 => VCC,
      D => trivium_s_reg_2431_DIF_MUX_8568,
      CE => trivium_s_reg_2431_SRINV_8545,
      CLK => trivium_s_reg_2431_CLKINV_8552,
      Q => trivium_Mshreg_s_reg_243_3_8576,
      Q15 => NLW_trivium_Mshreg_s_reg_243_3_Q15_UNCONNECTED
    );
  trivium_s_reg_2431 : X_FF
    generic map(
      LOC => "SLICE_X22Y8",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_2431_DXMUX_8579,
      CE => trivium_s_reg_2431_CEINV_8551,
      CLK => trivium_s_reg_2431_CLKINV_8552,
      SET => GND,
      RST => GND,
      O => trivium_s_reg_2431_4916
    );
  trivium_Mshreg_s_reg_243_0 : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X22Y9"
    )
    port map (
      A0 => GND,
      A1 => GND,
      A2 => GND,
      A3 => GND,
      D => trivium_Mshreg_s_reg_243_1_DIG_MUX_8596,
      CE => trivium_Mshreg_s_reg_243_1_SRINV_8588,
      CLK => trivium_Mshreg_s_reg_243_1_CLKINV_8594,
      Q => trivium_Mshreg_s_reg_243_1_G_SHIFTOUT,
      Q15 => trivium_Mshreg_s_reg_243_1_GMC15
    );
  trivium_Mshreg_s_reg_243_1 : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X22Y9"
    )
    port map (
      A0 => GND,
      A1 => GND,
      A2 => GND,
      A3 => GND,
      D => trivium_Mshreg_s_reg_243_1_DIF_MUX_8611,
      CE => trivium_Mshreg_s_reg_243_1_SRINV_8588,
      CLK => trivium_Mshreg_s_reg_243_1_CLKINV_8594,
      Q => trivium_Mshreg_s_reg_243_1_F_SHIFTOUT,
      Q15 => trivium_Mshreg_s_reg_243_1_FMC15
    );
  trivium_Mshreg_s_reg_264_0 : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X16Y9"
    )
    port map (
      A0 => GND,
      A1 => GND,
      A2 => GND,
      A3 => GND,
      D => trivium_s_reg_2641_DIG_MUX_8644,
      CE => trivium_s_reg_2641_SRINV_8635,
      CLK => trivium_s_reg_2641_CLKINV_8642,
      Q => trivium_s_reg_2641_G_SHIFTOUT,
      Q15 => trivium_s_reg_2641_GMC15
    );
  trivium_Mshreg_s_reg_264_1 : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X16Y9"
    )
    port map (
      A0 => GND,
      A1 => VCC,
      A2 => GND,
      A3 => GND,
      D => trivium_s_reg_2641_DIF_MUX_8659,
      CE => trivium_s_reg_2641_SRINV_8635,
      CLK => trivium_s_reg_2641_CLKINV_8642,
      Q => trivium_Mshreg_s_reg_264_1_8667,
      Q15 => NLW_trivium_Mshreg_s_reg_264_1_Q15_UNCONNECTED
    );
  trivium_s_reg_2641 : X_FF
    generic map(
      LOC => "SLICE_X16Y9",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_2641_DXMUX_8670,
      CE => trivium_s_reg_2641_CEINV_8641,
      CLK => trivium_s_reg_2641_CLKINV_8642,
      SET => GND,
      RST => GND,
      O => trivium_s_reg_2641_4920
    );
  trivium_Mshreg_s_reg_285_0 : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X2Y7"
    )
    port map (
      A0 => GND,
      A1 => GND,
      A2 => GND,
      A3 => GND,
      D => trivium_s_reg_2851_DIG_MUX_8693,
      CE => trivium_s_reg_2851_SRINV_8684,
      CLK => trivium_s_reg_2851_CLKINV_8691,
      Q => trivium_s_reg_2851_G_SHIFTOUT,
      Q15 => trivium_s_reg_2851_GMC15
    );
  trivium_Mshreg_s_reg_285_1 : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X2Y7"
    )
    port map (
      A0 => GND,
      A1 => VCC,
      A2 => GND,
      A3 => GND,
      D => trivium_s_reg_2851_DIF_MUX_8708,
      CE => trivium_s_reg_2851_SRINV_8684,
      CLK => trivium_s_reg_2851_CLKINV_8691,
      Q => trivium_Mshreg_s_reg_285_1_8716,
      Q15 => NLW_trivium_Mshreg_s_reg_285_1_Q15_UNCONNECTED
    );
  trivium_s_reg_2851 : X_FF
    generic map(
      LOC => "SLICE_X2Y7",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_2851_DXMUX_8719,
      CE => trivium_s_reg_2851_CEINV_8690,
      CLK => trivium_s_reg_2851_CLKINV_8691,
      SET => GND,
      RST => GND,
      O => trivium_s_reg_2851_4922
    );
  rst_IFF_IMUX : X_BUF
    generic map(
      LOC => "IPAD36",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_INBUF,
      O => rst_IBUF_4758
    );
  input_0_IFF_IMUX : X_BUF
    generic map(
      LOC => "IPAD60",
      PATHPULSE => 638 ps
    )
    port map (
      I => input_0_INBUF,
      O => swtch_led_0_OBUF_4937
    );
  input_1_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD83",
      PATHPULSE => 638 ps
    )
    port map (
      I => input_1_INBUF,
      O => swtch_led_1_OBUF_4938
    );
  input_2_IFF_IMUX : X_BUF
    generic map(
      LOC => "IPAD86",
      PATHPULSE => 638 ps
    )
    port map (
      I => input_2_INBUF,
      O => swtch_led_2_OBUF_4939
    );
  input_3_IFF_IMUX : X_BUF
    generic map(
      LOC => "IPAD3",
      PATHPULSE => 638 ps
    )
    port map (
      I => input_3_INBUF,
      O => swtch_led_3_OBUF_4940
    );
  input_4_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD94",
      PATHPULSE => 638 ps
    )
    port map (
      I => input_4_INBUF,
      O => swtch_led_4_OBUF_4941
    );
  input_5_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD99",
      PATHPULSE => 638 ps
    )
    port map (
      I => input_5_INBUF,
      O => swtch_led_5_OBUF_4942
    );
  input_6_IFF_IMUX : X_BUF
    generic map(
      LOC => "IPAD100",
      PATHPULSE => 638 ps
    )
    port map (
      I => input_6_INBUF,
      O => swtch_led_6_OBUF_4943
    );
  input_7_IFF_IMUX : X_BUF
    generic map(
      LOC => "IPAD73",
      PATHPULSE => 638 ps
    )
    port map (
      I => input_7_INBUF,
      O => swtch_led_7_OBUF_4944
    );
  hex2_7seg_Mrom_segment_data41 : X_LUT4
    generic map(
      INIT => X"A210",
      LOC => "SLICE_X28Y7"
    )
    port map (
      ADR0 => hex_digit_i(2),
      ADR1 => hex_digit_i(0),
      ADR2 => hex_digit_i(1),
      ADR3 => hex_digit_i(3),
      O => hex2_7seg_Mrom_segment_data4
    );
  hex2_7seg_Mrom_segment_data51 : X_LUT4
    generic map(
      INIT => X"A4C8",
      LOC => "SLICE_X28Y12"
    )
    port map (
      ADR0 => hex_digit_i(3),
      ADR1 => hex_digit_i(2),
      ADR2 => hex_digit_i(1),
      ADR3 => hex_digit_i(0),
      O => hex2_7seg_Mrom_segment_data5
    );
  hex2_7seg_Mrom_segment_data61 : X_LUT4
    generic map(
      INIT => X"4086",
      LOC => "SLICE_X28Y8"
    )
    port map (
      ADR0 => hex_digit_i(2),
      ADR1 => hex_digit_i(0),
      ADR2 => hex_digit_i(3),
      ADR3 => hex_digit_i(1),
      O => hex2_7seg_Mrom_segment_data6
    );
  hex2_7seg_Mrom_segment_data1_F : X_LUT4
    generic map(
      INIT => X"FB25",
      LOC => "SLICE_X28Y9"
    )
    port map (
      ADR0 => hex_digit_i(2),
      ADR1 => hex_digit_i(0),
      ADR2 => hex_digit_i(3),
      ADR3 => hex_digit_i(4),
      O => N73
    );
  hex2_7seg_Mrom_segment_data1_G : X_LUT4
    generic map(
      INIT => X"FF08",
      LOC => "SLICE_X28Y9"
    )
    port map (
      ADR0 => hex_digit_i(2),
      ADR1 => hex_digit_i(0),
      ADR2 => hex_digit_i(3),
      ADR3 => hex_digit_i(4),
      O => N74
    );
  hex2_7seg_Mrom_segment_data2_F : X_LUT4
    generic map(
      INIT => X"DFCA",
      LOC => "SLICE_X28Y5"
    )
    port map (
      ADR0 => hex_digit_i(2),
      ADR1 => hex_digit_i(4),
      ADR2 => hex_digit_i(3),
      ADR3 => hex_digit_i(0),
      O => N67
    );
  hex2_7seg_Mrom_segment_data2_G : X_LUT4
    generic map(
      INIT => X"CFCC",
      LOC => "SLICE_X28Y5"
    )
    port map (
      ADR0 => VCC,
      ADR1 => hex_digit_i(4),
      ADR2 => hex_digit_i(3),
      ADR3 => hex_digit_i(0),
      O => N68
    );
  hex2_7seg_Mrom_segment_data3_F : X_LUT4
    generic map(
      INIT => X"FE06",
      LOC => "SLICE_X26Y5"
    )
    port map (
      ADR0 => hex_digit_i(2),
      ADR1 => hex_digit_i(0),
      ADR2 => hex_digit_i(3),
      ADR3 => hex_digit_i(4),
      O => N71
    );
  hex2_7seg_Mrom_segment_data3_G : X_LUT4
    generic map(
      INIT => X"FF98",
      LOC => "SLICE_X26Y5"
    )
    port map (
      ADR0 => hex_digit_i(2),
      ADR1 => hex_digit_i(0),
      ADR2 => hex_digit_i(3),
      ADR3 => hex_digit_i(4),
      O => N72
    );
  trivium_Mxor_s_178_xo_0_12 : X_LUT4
    generic map(
      INIT => X"965A",
      LOC => "SLICE_X20Y10"
    )
    port map (
      ADR0 => trivium_s_reg_162_Q,
      ADR1 => trivium_s_reg_175_Q,
      ADR2 => trivium_s_reg_177_Q,
      ADR3 => trivium_s_reg_176_Q,
      O => trivium_Mxor_s_178_xo_0_11_9117
    );
  trivium_Mxor_s_178_xo_0_11 : X_LUT4
    generic map(
      INIT => X"69A5",
      LOC => "SLICE_X20Y10"
    )
    port map (
      ADR0 => trivium_s_reg_162_Q,
      ADR1 => trivium_s_reg_175_Q,
      ADR2 => trivium_s_reg_177_Q,
      ADR3 => trivium_s_reg_176_Q,
      O => trivium_Mxor_s_178_xo_0_1
    );
  hex2_7seg_Mrom_segment_data11_F : X_LUT4
    generic map(
      INIT => X"F0E2",
      LOC => "SLICE_X29Y9"
    )
    port map (
      ADR0 => hex_digit_i(1),
      ADR1 => hex_digit_i(3),
      ADR2 => hex_digit_i(4),
      ADR3 => hex_digit_i(2),
      O => N69
    );
  hex2_7seg_Mrom_segment_data11_G : X_LUT4
    generic map(
      INIT => X"F6F3",
      LOC => "SLICE_X29Y9"
    )
    port map (
      ADR0 => hex_digit_i(1),
      ADR1 => hex_digit_i(3),
      ADR2 => hex_digit_i(4),
      ADR3 => hex_digit_i(2),
      O => N70
    );
  hex_digit_i_mux0004_1_54_F : X_LUT4
    generic map(
      INIT => X"88A0",
      LOC => "SLICE_X22Y14"
    )
    port map (
      ADR0 => state_FSM_FFd1_4955,
      ADR1 => trivium_z_reg(5),
      ADR2 => trivium_z_reg(13),
      ADR3 => LED_flash_cnt(9),
      O => N65
    );
  hex_digit_i_mux0004_1_54_G : X_LUT4
    generic map(
      INIT => X"A088",
      LOC => "SLICE_X22Y14"
    )
    port map (
      ADR0 => state_FSM_FFd1_4955,
      ADR1 => trivium_z_reg(9),
      ADR2 => trivium_z_reg(1),
      ADR3 => LED_flash_cnt(9),
      O => N66
    );
  AN_or00001 : X_LUT4
    generic map(
      INIT => X"EEEE",
      LOC => "SLICE_X25Y16"
    )
    port map (
      ADR0 => state_FSM_FFd4_4963,
      ADR1 => state_FSM_FFd3_4962,
      ADR2 => VCC,
      ADR3 => VCC,
      O => AN_or0000_pack_1
    );
  hex_digit_i_mux0004_3_45_SW0 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X25Y16"
    )
    port map (
      ADR0 => inputCnt(3),
      ADR1 => trivium_z_reg(3),
      ADR2 => AN_or0000,
      ADR3 => state_FSM_FFd1_4955,
      O => N53
    );
  hex_digit_i_mux0004_4_SW1 : X_LUT4
    generic map(
      INIT => X"8F8F",
      LOC => "SLICE_X28Y14"
    )
    port map (
      ADR0 => LED_flash_cnt(9),
      ADR1 => inputCnt(4),
      ADR2 => LED_flash_cnt(8),
      ADR3 => VCC,
      O => hex_digit_i_mux0004_4_SW1_O_pack_1
    );
  hex_digit_i_mux0004_4_Q : X_LUT4
    generic map(
      INIT => X"FD01",
      LOC => "SLICE_X28Y14"
    )
    port map (
      ADR0 => state_FSM_FFd1_4955,
      ADR1 => state_FSM_FFd3_4962,
      ADR2 => state_FSM_FFd4_4963,
      ADR3 => hex_digit_i_mux0004_4_SW1_O,
      O => hex_digit_i_mux0004(4)
    );
  hex_digit_i_4 : X_FF
    generic map(
      LOC => "SLICE_X28Y14",
      INIT => '0'
    )
    port map (
      I => hex_digit_i_4_DXMUX_9230,
      CE => VCC,
      CLK => hex_digit_i_4_CLKINV_9213,
      SET => GND,
      RST => hex_digit_i_4_FFX_RSTAND_9235,
      O => hex_digit_i(4)
    );
  hex_digit_i_4_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X28Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => hex_digit_i_4_FFX_RSTAND_9235
    );
  key_and00001 : X_LUT4
    generic map(
      INIT => X"5500",
      LOC => "SLICE_X20Y18"
    )
    port map (
      ADR0 => skp_buf_cur_4970,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => skp_buf_prev_4969,
      O => key_and0000_pack_1
    );
  key_not00011 : X_LUT4
    generic map(
      INIT => X"0040",
      LOC => "SLICE_X20Y18"
    )
    port map (
      ADR0 => nxt_buf_cur_4967,
      ADR1 => state_FSM_FFd4_4963,
      ADR2 => nxt_buf_prev_4968,
      ADR3 => key_and0000,
      O => key_not0001
    );
  inputCnt_and00001 : X_LUT4
    generic map(
      INIT => X"0F00",
      LOC => "SLICE_X26Y19"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => nxt_buf_cur_4967,
      ADR3 => nxt_buf_prev_4968,
      O => inputCnt_and0000_pack_1
    );
  inputCnt_mux0000_30_12 : X_LUT4
    generic map(
      INIT => X"FFCA",
      LOC => "SLICE_X26Y19"
    )
    port map (
      ADR0 => inputCnt(1),
      ADR1 => inputCnt_addsub0000(1),
      ADR2 => inputCnt_and0000,
      ADR3 => key_and0000,
      O => inputCnt_mux0000_30_12_9282
    );
  inputCnt_mux0000_30_15 : X_LUT4
    generic map(
      INIT => X"3300",
      LOC => "SLICE_X26Y18"
    )
    port map (
      ADR0 => VCC,
      ADR1 => state_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => AN_or0000,
      O => inputCnt_mux0000_28_15_pack_2
    );
  inputCnt_mux0000_30_25 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X26Y18"
    )
    port map (
      ADR0 => inputCnt(1),
      ADR1 => inputCnt_mux0000_30_12_0,
      ADR2 => state_FSM_FFd1_4955,
      ADR3 => inputCnt_mux0000_28_15,
      O => inputCnt_mux0000(30)
    );
  inputCnt_1 : X_FF
    generic map(
      LOC => "SLICE_X26Y18",
      INIT => '0'
    )
    port map (
      I => inputCnt_1_DXMUX_9313,
      CE => VCC,
      CLK => inputCnt_1_CLKINV_9295,
      SET => GND,
      RST => inputCnt_1_FFX_RSTAND_9318,
      O => inputCnt(1)
    );
  inputCnt_1_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X26Y18",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => inputCnt_1_FFX_RSTAND_9318
    );
  inputCnt_mux0000_28_12 : X_LUT4
    generic map(
      INIT => X"FDF8",
      LOC => "SLICE_X27Y17"
    )
    port map (
      ADR0 => inputCnt_and0000,
      ADR1 => inputCnt_addsub0000(3),
      ADR2 => key_and0000,
      ADR3 => inputCnt(3),
      O => inputCnt_mux0000_28_12_O_pack_3
    );
  inputCnt_mux0000_28_25 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X27Y17"
    )
    port map (
      ADR0 => state_FSM_FFd1_4955,
      ADR1 => inputCnt(3),
      ADR2 => inputCnt_mux0000_28_15,
      ADR3 => inputCnt_mux0000_28_12_O,
      O => inputCnt_mux0000(28)
    );
  inputCnt_3 : X_FF
    generic map(
      LOC => "SLICE_X27Y17",
      INIT => '0'
    )
    port map (
      I => inputCnt_3_DXMUX_9348,
      CE => VCC,
      CLK => inputCnt_3_CLKINV_9332,
      SET => GND,
      RST => inputCnt_3_FFX_RSTAND_9353,
      O => inputCnt(3)
    );
  inputCnt_3_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X27Y17",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => inputCnt_3_FFX_RSTAND_9353
    );
  hex_digit_i_mux0004_0_19 : X_LUT4
    generic map(
      INIT => X"F5E4",
      LOC => "SLICE_X24Y14"
    )
    port map (
      ADR0 => LED_flash_cnt(8),
      ADR1 => AN_or0000,
      ADR2 => N57_0,
      ADR3 => trivium_z_reg(4),
      O => hex_digit_i_mux0004_0_19_O_pack_1
    );
  hex_digit_i_mux0004_0_80 : X_LUT4
    generic map(
      INIT => X"FEF4",
      LOC => "SLICE_X24Y14"
    )
    port map (
      ADR0 => LED_flash_cnt(9),
      ADR1 => hex_digit_i_mux0004_0_65_0,
      ADR2 => hex_digit_i_mux0004_0_39_0,
      ADR3 => hex_digit_i_mux0004_0_19_O,
      O => hex_digit_i_mux0004(0)
    );
  hex_digit_i_0 : X_FF
    generic map(
      LOC => "SLICE_X24Y14",
      INIT => '0'
    )
    port map (
      I => hex_digit_i_0_DXMUX_9383,
      CE => VCC,
      CLK => hex_digit_i_0_CLKINV_9367,
      SET => GND,
      RST => hex_digit_i_0_FFX_RSTAND_9388,
      O => hex_digit_i(0)
    );
  hex_digit_i_0_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X24Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => hex_digit_i_0_FFX_RSTAND_9388
    );
  hex_digit_i_mux0004_0_65_SW0 : X_LUT4
    generic map(
      INIT => X"FFEE",
      LOC => "SLICE_X23Y15"
    )
    port map (
      ADR0 => state_FSM_FFd4_4963,
      ADR1 => state_FSM_FFd3_4962,
      ADR2 => VCC,
      ADR3 => trivium_z_reg(8),
      O => hex_digit_i_mux0004_0_65_SW0_O_pack_1
    );
  hex_digit_i_mux0004_0_65 : X_LUT4
    generic map(
      INIT => X"F808",
      LOC => "SLICE_X23Y15"
    )
    port map (
      ADR0 => trivium_z_reg(12),
      ADR1 => state_FSM_FFd1_4955,
      ADR2 => LED_flash_cnt(8),
      ADR3 => hex_digit_i_mux0004_0_65_SW0_O,
      O => hex_digit_i_mux0004_0_65_9411
    );
  hex_digit_i_mux0004_3_10 : X_LUT4
    generic map(
      INIT => X"5500",
      LOC => "SLICE_X21Y12"
    )
    port map (
      ADR0 => LED_flash_cnt(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => state_FSM_FFd1_4955,
      O => hex_digit_i_mux0004_2_10_pack_1
    );
  inputCnt_mux0000_20_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X28Y21"
    )
    port map (
      ADR0 => inputCnt(11),
      ADR1 => inputCnt_addsub0000(11),
      ADR2 => inputCnt_mux0000_0_21_4996,
      ADR3 => N01,
      O => inputCnt_mux0000(20)
    );
  inputCnt_11 : X_FF
    generic map(
      LOC => "SLICE_X28Y21",
      INIT => '0'
    )
    port map (
      I => inputCnt_11_DXMUX_9774,
      CE => VCC,
      CLK => inputCnt_11_CLKINV_9751,
      SET => GND,
      RST => inputCnt_11_SRINV_9752,
      O => inputCnt(11)
    );
  inputCnt_20 : X_FF
    generic map(
      LOC => "SLICE_X28Y25",
      INIT => '0'
    )
    port map (
      I => inputCnt_21_DYMUX_9802,
      CE => VCC,
      CLK => inputCnt_21_CLKINV_9793,
      SET => GND,
      RST => inputCnt_21_SRINV_9794,
      O => inputCnt(20)
    );
  inputCnt_mux0000_11_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X28Y25"
    )
    port map (
      ADR0 => N2,
      ADR1 => N01,
      ADR2 => inputCnt(20),
      ADR3 => inputCnt_addsub0000(20),
      O => inputCnt_mux0000(11)
    );
  inputCnt_mux0000_10_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X28Y25"
    )
    port map (
      ADR0 => inputCnt(21),
      ADR1 => N01,
      ADR2 => inputCnt_addsub0000(21),
      ADR3 => N2,
      O => inputCnt_mux0000(10)
    );
  inputCnt_21 : X_FF
    generic map(
      LOC => "SLICE_X28Y25",
      INIT => '0'
    )
    port map (
      I => inputCnt_21_DXMUX_9816,
      CE => VCC,
      CLK => inputCnt_21_CLKINV_9793,
      SET => GND,
      RST => inputCnt_21_SRINV_9794,
      O => inputCnt(21)
    );
  inputCnt_12 : X_FF
    generic map(
      LOC => "SLICE_X28Y20",
      INIT => '0'
    )
    port map (
      I => inputCnt_13_DYMUX_9844,
      CE => VCC,
      CLK => inputCnt_13_CLKINV_9835,
      SET => GND,
      RST => inputCnt_13_SRINV_9836,
      O => inputCnt(12)
    );
  inputCnt_mux0000_19_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X28Y20"
    )
    port map (
      ADR0 => inputCnt(12),
      ADR1 => N01,
      ADR2 => inputCnt_mux0000_0_21_4996,
      ADR3 => inputCnt_addsub0000(12),
      O => inputCnt_mux0000(19)
    );
  inputCnt_mux0000_18_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X28Y20"
    )
    port map (
      ADR0 => inputCnt_addsub0000(13),
      ADR1 => N01,
      ADR2 => inputCnt(13),
      ADR3 => inputCnt_mux0000_0_21_4996,
      O => inputCnt_mux0000(18)
    );
  inputCnt_13 : X_FF
    generic map(
      LOC => "SLICE_X28Y20",
      INIT => '0'
    )
    port map (
      I => inputCnt_13_DXMUX_9858,
      CE => VCC,
      CLK => inputCnt_13_CLKINV_9835,
      SET => GND,
      RST => inputCnt_13_SRINV_9836,
      O => inputCnt(13)
    );
  inputCnt_30 : X_FF
    generic map(
      LOC => "SLICE_X28Y28",
      INIT => '0'
    )
    port map (
      I => inputCnt_31_DYMUX_9886,
      CE => VCC,
      CLK => inputCnt_31_CLKINV_9877,
      SET => GND,
      RST => inputCnt_31_SRINV_9878,
      O => inputCnt(30)
    );
  inputCnt_mux0000_1_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X28Y28"
    )
    port map (
      ADR0 => inputCnt(30),
      ADR1 => inputCnt_addsub0000(30),
      ADR2 => N2,
      ADR3 => N01,
      O => inputCnt_mux0000(1)
    );
  inputCnt_mux0000_0_2 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X28Y28"
    )
    port map (
      ADR0 => N2,
      ADR1 => N01,
      ADR2 => inputCnt_addsub0000(31),
      ADR3 => inputCnt(31),
      O => inputCnt_mux0000(0)
    );
  inputCnt_31 : X_FF
    generic map(
      LOC => "SLICE_X28Y28",
      INIT => '0'
    )
    port map (
      I => inputCnt_31_DXMUX_9900,
      CE => VCC,
      CLK => inputCnt_31_CLKINV_9877,
      SET => GND,
      RST => inputCnt_31_SRINV_9878,
      O => inputCnt(31)
    );
  inputCnt_22 : X_FF
    generic map(
      LOC => "SLICE_X28Y24",
      INIT => '0'
    )
    port map (
      I => inputCnt_23_DYMUX_9928,
      CE => VCC,
      CLK => inputCnt_23_CLKINV_9919,
      SET => GND,
      RST => inputCnt_23_SRINV_9920,
      O => inputCnt(22)
    );
  inputCnt_mux0000_9_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X28Y24"
    )
    port map (
      ADR0 => N2,
      ADR1 => N01,
      ADR2 => inputCnt_addsub0000(22),
      ADR3 => inputCnt(22),
      O => inputCnt_mux0000(9)
    );
  inputCnt_mux0000_8_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X28Y24"
    )
    port map (
      ADR0 => N2,
      ADR1 => N01,
      ADR2 => inputCnt(23),
      ADR3 => inputCnt_addsub0000(23),
      O => inputCnt_mux0000(8)
    );
  inputCnt_23 : X_FF
    generic map(
      LOC => "SLICE_X28Y24",
      INIT => '0'
    )
    port map (
      I => inputCnt_23_DXMUX_9942,
      CE => VCC,
      CLK => inputCnt_23_CLKINV_9919,
      SET => GND,
      RST => inputCnt_23_SRINV_9920,
      O => inputCnt(23)
    );
  inputCnt_14 : X_FF
    generic map(
      LOC => "SLICE_X28Y23",
      INIT => '0'
    )
    port map (
      I => inputCnt_15_DYMUX_9970,
      CE => VCC,
      CLK => inputCnt_15_CLKINV_9961,
      SET => GND,
      RST => inputCnt_15_SRINV_9962,
      O => inputCnt(14)
    );
  inputCnt_mux0000_17_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X28Y23"
    )
    port map (
      ADR0 => inputCnt_mux0000_0_21_4996,
      ADR1 => inputCnt(14),
      ADR2 => inputCnt_addsub0000(14),
      ADR3 => N01,
      O => inputCnt_mux0000(17)
    );
  inputCnt_mux0000_16_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X28Y23"
    )
    port map (
      ADR0 => inputCnt_mux0000_0_21_4996,
      ADR1 => inputCnt_addsub0000(15),
      ADR2 => inputCnt(15),
      ADR3 => N01,
      O => inputCnt_mux0000(16)
    );
  inputCnt_15 : X_FF
    generic map(
      LOC => "SLICE_X28Y23",
      INIT => '0'
    )
    port map (
      I => inputCnt_15_DXMUX_9984,
      CE => VCC,
      CLK => inputCnt_15_CLKINV_9961,
      SET => GND,
      RST => inputCnt_15_SRINV_9962,
      O => inputCnt(15)
    );
  inputCnt_24 : X_FF
    generic map(
      LOC => "SLICE_X28Y27",
      INIT => '0'
    )
    port map (
      I => inputCnt_25_DYMUX_10012,
      CE => VCC,
      CLK => inputCnt_25_CLKINV_10003,
      SET => GND,
      RST => inputCnt_25_SRINV_10004,
      O => inputCnt(24)
    );
  inputCnt_mux0000_7_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X28Y27"
    )
    port map (
      ADR0 => inputCnt(24),
      ADR1 => N01,
      ADR2 => N2,
      ADR3 => inputCnt_addsub0000(24),
      O => inputCnt_mux0000(7)
    );
  inputCnt_mux0000_6_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X28Y27"
    )
    port map (
      ADR0 => inputCnt_addsub0000(25),
      ADR1 => N01,
      ADR2 => inputCnt(25),
      ADR3 => N2,
      O => inputCnt_mux0000(6)
    );
  inputCnt_25 : X_FF
    generic map(
      LOC => "SLICE_X28Y27",
      INIT => '0'
    )
    port map (
      I => inputCnt_25_DXMUX_10026,
      CE => VCC,
      CLK => inputCnt_25_CLKINV_10003,
      SET => GND,
      RST => inputCnt_25_SRINV_10004,
      O => inputCnt(25)
    );
  inputCnt_mux0000_15_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X26Y22"
    )
    port map (
      ADR0 => inputCnt_mux0000_0_21_4996,
      ADR1 => inputCnt_addsub0000(16),
      ADR2 => N01,
      ADR3 => inputCnt(16),
      O => inputCnt_mux0000(15)
    );
  inputCnt_16 : X_FF
    generic map(
      LOC => "SLICE_X26Y22",
      INIT => '0'
    )
    port map (
      I => inputCnt_16_DYMUX_10049,
      CE => VCC,
      CLK => inputCnt_16_CLKINV_10040,
      SET => GND,
      RST => inputCnt_16_FFY_RSTAND_10054,
      O => inputCnt(16)
    );
  inputCnt_16_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X26Y22",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => inputCnt_16_FFY_RSTAND_10054
    );
  inputCnt_26 : X_FF
    generic map(
      LOC => "SLICE_X28Y26",
      INIT => '0'
    )
    port map (
      I => inputCnt_27_DYMUX_10077,
      CE => VCC,
      CLK => inputCnt_27_CLKINV_10068,
      SET => GND,
      RST => inputCnt_27_SRINV_10069,
      O => inputCnt(26)
    );
  inputCnt_mux0000_5_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X28Y26"
    )
    port map (
      ADR0 => N01,
      ADR1 => inputCnt_addsub0000(26),
      ADR2 => N2,
      ADR3 => inputCnt(26),
      O => inputCnt_mux0000(5)
    );
  inputCnt_mux0000_4_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X28Y26"
    )
    port map (
      ADR0 => N01,
      ADR1 => inputCnt(27),
      ADR2 => N2,
      ADR3 => inputCnt_addsub0000(27),
      O => inputCnt_mux0000(4)
    );
  inputCnt_27 : X_FF
    generic map(
      LOC => "SLICE_X28Y26",
      INIT => '0'
    )
    port map (
      I => inputCnt_27_DXMUX_10091,
      CE => VCC,
      CLK => inputCnt_27_CLKINV_10068,
      SET => GND,
      RST => inputCnt_27_SRINV_10069,
      O => inputCnt(27)
    );
  inputCnt_18 : X_FF
    generic map(
      LOC => "SLICE_X28Y22",
      INIT => '0'
    )
    port map (
      I => inputCnt_19_DYMUX_10119,
      CE => VCC,
      CLK => inputCnt_19_CLKINV_10110,
      SET => GND,
      RST => inputCnt_19_SRINV_10111,
      O => inputCnt(18)
    );
  inputCnt_mux0000_13_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X28Y22"
    )
    port map (
      ADR0 => N2,
      ADR1 => N01,
      ADR2 => inputCnt_addsub0000(18),
      ADR3 => inputCnt(18),
      O => inputCnt_mux0000(13)
    );
  inputCnt_mux0000_12_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X28Y22"
    )
    port map (
      ADR0 => inputCnt(19),
      ADR1 => N01,
      ADR2 => N2,
      ADR3 => inputCnt_addsub0000(19),
      O => inputCnt_mux0000(12)
    );
  inputCnt_19 : X_FF
    generic map(
      LOC => "SLICE_X28Y22",
      INIT => '0'
    )
    port map (
      I => inputCnt_19_DXMUX_10133,
      CE => VCC,
      CLK => inputCnt_19_CLKINV_10110,
      SET => GND,
      RST => inputCnt_19_SRINV_10111,
      O => inputCnt(19)
    );
  inputCnt_28 : X_FF
    generic map(
      LOC => "SLICE_X28Y29",
      INIT => '0'
    )
    port map (
      I => inputCnt_29_DYMUX_10161,
      CE => VCC,
      CLK => inputCnt_29_CLKINV_10152,
      SET => GND,
      RST => inputCnt_29_SRINV_10153,
      O => inputCnt(28)
    );
  inputCnt_mux0000_3_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X28Y29"
    )
    port map (
      ADR0 => N2,
      ADR1 => N01,
      ADR2 => inputCnt(28),
      ADR3 => inputCnt_addsub0000(28),
      O => inputCnt_mux0000(3)
    );
  inputCnt_mux0000_2_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X28Y29"
    )
    port map (
      ADR0 => inputCnt_addsub0000(29),
      ADR1 => inputCnt(29),
      ADR2 => N2,
      ADR3 => N01,
      O => inputCnt_mux0000(2)
    );
  inputCnt_29 : X_FF
    generic map(
      LOC => "SLICE_X28Y29",
      INIT => '0'
    )
    port map (
      I => inputCnt_29_DXMUX_10175,
      CE => VCC,
      CLK => inputCnt_29_CLKINV_10152,
      SET => GND,
      RST => inputCnt_29_SRINV_10153,
      O => inputCnt(29)
    );
  hld_mux00001 : X_LUT4
    generic map(
      INIT => X"F351",
      LOC => "SLICE_X23Y18"
    )
    port map (
      ADR0 => skp_buf_prev_4969,
      ADR1 => nxt_buf_prev_4968,
      ADR2 => nxt_buf_cur_4967,
      ADR3 => skp_buf_cur_4970,
      O => hld_mux0000
    );
  hld : X_FF
    generic map(
      LOC => "SLICE_X23Y18",
      INIT => '1'
    )
    port map (
      I => hld_DYMUX_10205,
      CE => hld_CEINV_10195,
      CLK => hld_CLKINV_10196,
      SET => hld_FFY_SET,
      RST => GND,
      O => hld_4998
    );
  hld_FFY_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X23Y18",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => hld_FFY_SET
    );
  inputCnt_mux0000_0_1_SW0 : X_LUT4
    generic map(
      INIT => X"03AB",
      LOC => "SLICE_X23Y18"
    )
    port map (
      ADR0 => nxt_buf_prev_4968,
      ADR1 => state_FSM_FFd4_4963,
      ADR2 => state_FSM_FFd3_4962,
      ADR3 => nxt_buf_cur_4967,
      O => N51
    );
  AN_0 : X_FF
    generic map(
      LOC => "SLICE_X30Y17",
      INIT => '1'
    )
    port map (
      I => AN_1_DYMUX_10240,
      CE => VCC,
      CLK => AN_1_CLKINV_10231,
      SET => AN_1_SRINV_10232,
      RST => GND,
      O => AN_0_4925
    );
  AN_mux0003_3_1 : X_LUT4
    generic map(
      INIT => X"5F7F",
      LOC => "SLICE_X30Y17"
    )
    port map (
      ADR0 => LED_flash_cnt(9),
      ADR1 => state_FSM_FFd1_4955,
      ADR2 => LED_flash_cnt(8),
      ADR3 => AN_or0000,
      O => AN_mux0003(3)
    );
  AN_mux0003_2_1 : X_LUT4
    generic map(
      INIT => X"F5F7",
      LOC => "SLICE_X30Y17"
    )
    port map (
      ADR0 => LED_flash_cnt(9),
      ADR1 => state_FSM_FFd1_4955,
      ADR2 => LED_flash_cnt(8),
      ADR3 => AN_or0000,
      O => AN_mux0003(2)
    );
  AN_1 : X_FF
    generic map(
      LOC => "SLICE_X30Y17",
      INIT => '1'
    )
    port map (
      I => AN_1_DXMUX_10253,
      CE => VCC,
      CLK => AN_1_CLKINV_10231,
      SET => AN_1_SRINV_10232,
      RST => GND,
      O => AN_1_4926
    );
  AN_2 : X_FF
    generic map(
      LOC => "SLICE_X30Y13",
      INIT => '1'
    )
    port map (
      I => AN_3_DYMUX_10280,
      CE => VCC,
      CLK => AN_3_CLKINV_10271,
      SET => AN_3_SRINV_10272,
      RST => GND,
      O => AN_2_4927
    );
  AN_mux0003_1_1 : X_LUT4
    generic map(
      INIT => X"BBBF",
      LOC => "SLICE_X30Y13"
    )
    port map (
      ADR0 => LED_flash_cnt(9),
      ADR1 => LED_flash_cnt(8),
      ADR2 => state_FSM_FFd1_4955,
      ADR3 => AN_or0000,
      O => AN_mux0003(1)
    );
  AN_mux0003_0_1 : X_LUT4
    generic map(
      INIT => X"EEEF",
      LOC => "SLICE_X30Y13"
    )
    port map (
      ADR0 => LED_flash_cnt(9),
      ADR1 => LED_flash_cnt(8),
      ADR2 => state_FSM_FFd1_4955,
      ADR3 => AN_or0000,
      O => AN_mux0003(0)
    );
  AN_3 : X_FF
    generic map(
      LOC => "SLICE_X30Y13",
      INIT => '1'
    )
    port map (
      I => AN_3_DXMUX_10293,
      CE => VCC,
      CLK => AN_3_CLKINV_10271,
      SET => AN_3_SRINV_10272,
      RST => GND,
      O => AN_3_4928
    );
  trivium_Mcount_count2_eqn_101 : X_LUT4
    generic map(
      INIT => X"4444",
      LOC => "SLICE_X28Y4"
    )
    port map (
      ADR0 => trivium_state_cmp_eq0000,
      ADR1 => trivium_Result_10_1,
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_Mcount_count2_eqn_10
    );
  trivium_count2_10 : X_FF
    generic map(
      LOC => "SLICE_X28Y4",
      INIT => '0'
    )
    port map (
      I => trivium_count2_11_DYMUX_10320,
      CE => trivium_count2_11_CEINV_10308,
      CLK => trivium_count2_11_CLKINV_10309,
      SET => GND,
      RST => trivium_count2_11_SRINV_10310,
      O => trivium_count2(10)
    );
  trivium_Mcount_count2_eqn_111 : X_LUT4
    generic map(
      INIT => X"5500",
      LOC => "SLICE_X28Y4"
    )
    port map (
      ADR0 => trivium_state_cmp_eq0000,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => trivium_Result_11_1,
      O => trivium_Mcount_count2_eqn_11
    );
  trivium_count2_11 : X_FF
    generic map(
      LOC => "SLICE_X28Y4",
      INIT => '0'
    )
    port map (
      I => trivium_count2_11_DXMUX_10337,
      CE => trivium_count2_11_CEINV_10308,
      CLK => trivium_count2_11_CLKINV_10309,
      SET => GND,
      RST => trivium_count2_11_SRINV_10310,
      O => trivium_count2(11)
    );
  trivium_Mcount_count2_eqn_121 : X_LUT4
    generic map(
      INIT => X"4444",
      LOC => "SLICE_X28Y6"
    )
    port map (
      ADR0 => trivium_state_cmp_eq0000,
      ADR1 => trivium_Result_12_1,
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_Mcount_count2_eqn_12
    );
  trivium_count2_12 : X_FF
    generic map(
      LOC => "SLICE_X28Y6",
      INIT => '0'
    )
    port map (
      I => trivium_count2_13_DYMUX_10366,
      CE => trivium_count2_13_CEINV_10354,
      CLK => trivium_count2_13_CLKINV_10355,
      SET => GND,
      RST => trivium_count2_13_SRINV_10356,
      O => trivium_count2(12)
    );
  trivium_Mcount_count2_eqn_131 : X_LUT4
    generic map(
      INIT => X"3030",
      LOC => "SLICE_X28Y6"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivium_state_cmp_eq0000,
      ADR2 => trivium_Result_13_1,
      ADR3 => VCC,
      O => trivium_Mcount_count2_eqn_13
    );
  trivium_count2_13 : X_FF
    generic map(
      LOC => "SLICE_X28Y6",
      INIT => '0'
    )
    port map (
      I => trivium_count2_13_DXMUX_10383,
      CE => trivium_count2_13_CEINV_10354,
      CLK => trivium_count2_13_CLKINV_10355,
      SET => GND,
      RST => trivium_count2_13_SRINV_10356,
      O => trivium_count2(13)
    );
  trivium_Mcount_count2_eqn_201 : X_LUT4
    generic map(
      INIT => X"4444",
      LOC => "SLICE_X29Y10"
    )
    port map (
      ADR0 => trivium_state_cmp_eq0000,
      ADR1 => trivium_Result_20_1,
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_Mcount_count2_eqn_20
    );
  trivium_count2_20 : X_FF
    generic map(
      LOC => "SLICE_X29Y10",
      INIT => '0'
    )
    port map (
      I => trivium_count2_21_DYMUX_10412,
      CE => trivium_count2_21_CEINV_10400,
      CLK => trivium_count2_21_CLKINV_10401,
      SET => GND,
      RST => trivium_count2_21_SRINV_10402,
      O => trivium_count2(20)
    );
  trivium_Mcount_count2_eqn_211 : X_LUT4
    generic map(
      INIT => X"3030",
      LOC => "SLICE_X29Y10"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivium_state_cmp_eq0000,
      ADR2 => trivium_Result_21_1,
      ADR3 => VCC,
      O => trivium_Mcount_count2_eqn_21
    );
  trivium_count2_21 : X_FF
    generic map(
      LOC => "SLICE_X29Y10",
      INIT => '0'
    )
    port map (
      I => trivium_count2_21_DXMUX_10429,
      CE => trivium_count2_21_CEINV_10400,
      CLK => trivium_count2_21_CLKINV_10401,
      SET => GND,
      RST => trivium_count2_21_SRINV_10402,
      O => trivium_count2(21)
    );
  trivium_Mcount_count2_eqn_141 : X_LUT4
    generic map(
      INIT => X"0C0C",
      LOC => "SLICE_X30Y5"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivium_Result_14_1,
      ADR2 => trivium_state_cmp_eq0000,
      ADR3 => VCC,
      O => trivium_Mcount_count2_eqn_14
    );
  trivium_count2_14 : X_FF
    generic map(
      LOC => "SLICE_X30Y5",
      INIT => '0'
    )
    port map (
      I => trivium_count2_15_DYMUX_10458,
      CE => trivium_count2_15_CEINV_10446,
      CLK => trivium_count2_15_CLKINV_10447,
      SET => GND,
      RST => trivium_count2_15_SRINV_10448,
      O => trivium_count2(14)
    );
  trivium_Mcount_count2_eqn_151 : X_LUT4
    generic map(
      INIT => X"0F00",
      LOC => "SLICE_X30Y5"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => trivium_state_cmp_eq0000,
      ADR3 => trivium_Result_15_1,
      O => trivium_Mcount_count2_eqn_15
    );
  trivium_count2_15 : X_FF
    generic map(
      LOC => "SLICE_X30Y5",
      INIT => '0'
    )
    port map (
      I => trivium_count2_15_DXMUX_10475,
      CE => trivium_count2_15_CEINV_10446,
      CLK => trivium_count2_15_CLKINV_10447,
      SET => GND,
      RST => trivium_count2_15_SRINV_10448,
      O => trivium_count2(15)
    );
  trivium_Mcount_count2_eqn_221 : X_LUT4
    generic map(
      INIT => X"3300",
      LOC => "SLICE_X30Y10"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivium_state_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => trivium_Result_22_1,
      O => trivium_Mcount_count2_eqn_22
    );
  trivium_count2_22 : X_FF
    generic map(
      LOC => "SLICE_X30Y10",
      INIT => '0'
    )
    port map (
      I => trivium_count2_23_DYMUX_10504,
      CE => trivium_count2_23_CEINV_10492,
      CLK => trivium_count2_23_CLKINV_10493,
      SET => GND,
      RST => trivium_count2_23_SRINV_10494,
      O => trivium_count2(22)
    );
  trivium_Mcount_count2_eqn_231 : X_LUT4
    generic map(
      INIT => X"2222",
      LOC => "SLICE_X30Y10"
    )
    port map (
      ADR0 => trivium_Result_23_1,
      ADR1 => trivium_state_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_Mcount_count2_eqn_23
    );
  trivium_count2_23 : X_FF
    generic map(
      LOC => "SLICE_X30Y10",
      INIT => '0'
    )
    port map (
      I => trivium_count2_23_DXMUX_10521,
      CE => trivium_count2_23_CEINV_10492,
      CLK => trivium_count2_23_CLKINV_10493,
      SET => GND,
      RST => trivium_count2_23_SRINV_10494,
      O => trivium_count2(23)
    );
  trivium_Mcount_count2_eqn_301 : X_LUT4
    generic map(
      INIT => X"0F00",
      LOC => "SLICE_X30Y14"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => trivium_state_cmp_eq0000,
      ADR3 => trivium_Result_30_1,
      O => trivium_Mcount_count2_eqn_30
    );
  trivium_count2_30 : X_FF
    generic map(
      LOC => "SLICE_X30Y14",
      INIT => '0'
    )
    port map (
      I => trivium_count2_31_DYMUX_10550,
      CE => trivium_count2_31_CEINV_10538,
      CLK => trivium_count2_31_CLKINV_10539,
      SET => GND,
      RST => trivium_count2_31_SRINV_10540,
      O => trivium_count2(30)
    );
  trivium_Mcount_count2_eqn_311 : X_LUT4
    generic map(
      INIT => X"0A0A",
      LOC => "SLICE_X30Y14"
    )
    port map (
      ADR0 => trivium_Result_31_1,
      ADR1 => VCC,
      ADR2 => trivium_state_cmp_eq0000,
      ADR3 => VCC,
      O => trivium_Mcount_count2_eqn_31
    );
  trivium_count2_31 : X_FF
    generic map(
      LOC => "SLICE_X30Y14",
      INIT => '0'
    )
    port map (
      I => trivium_count2_31_DXMUX_10567,
      CE => trivium_count2_31_CEINV_10538,
      CLK => trivium_count2_31_CLKINV_10539,
      SET => GND,
      RST => trivium_count2_31_SRINV_10540,
      O => trivium_count2(31)
    );
  trivium_Mcount_count2_eqn_161 : X_LUT4
    generic map(
      INIT => X"5050",
      LOC => "SLICE_X30Y9"
    )
    port map (
      ADR0 => trivium_state_cmp_eq0000,
      ADR1 => VCC,
      ADR2 => trivium_Result_16_1,
      ADR3 => VCC,
      O => trivium_Mcount_count2_eqn_16
    );
  trivium_count2_16 : X_FF
    generic map(
      LOC => "SLICE_X30Y9",
      INIT => '0'
    )
    port map (
      I => trivium_count2_17_DYMUX_10596,
      CE => trivium_count2_17_CEINV_10584,
      CLK => trivium_count2_17_CLKINV_10585,
      SET => GND,
      RST => trivium_count2_17_SRINV_10586,
      O => trivium_count2(16)
    );
  trivium_Mcount_count2_eqn_171 : X_LUT4
    generic map(
      INIT => X"4444",
      LOC => "SLICE_X30Y9"
    )
    port map (
      ADR0 => trivium_state_cmp_eq0000,
      ADR1 => trivium_Result_17_1,
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_Mcount_count2_eqn_17
    );
  trivium_count2_17 : X_FF
    generic map(
      LOC => "SLICE_X30Y9",
      INIT => '0'
    )
    port map (
      I => trivium_count2_17_DXMUX_10613,
      CE => trivium_count2_17_CEINV_10584,
      CLK => trivium_count2_17_CLKINV_10585,
      SET => GND,
      RST => trivium_count2_17_SRINV_10586,
      O => trivium_count2(17)
    );
  trivium_Mcount_count2_eqn_241 : X_LUT4
    generic map(
      INIT => X"3030",
      LOC => "SLICE_X29Y12"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivium_state_cmp_eq0000,
      ADR2 => trivium_Result_24_1,
      ADR3 => VCC,
      O => trivium_Mcount_count2_eqn_24
    );
  trivium_count2_24 : X_FF
    generic map(
      LOC => "SLICE_X29Y12",
      INIT => '0'
    )
    port map (
      I => trivium_count2_25_DYMUX_10642,
      CE => trivium_count2_25_CEINV_10630,
      CLK => trivium_count2_25_CLKINV_10631,
      SET => GND,
      RST => trivium_count2_25_SRINV_10632,
      O => trivium_count2(24)
    );
  trivium_Mcount_count2_eqn_251 : X_LUT4
    generic map(
      INIT => X"3300",
      LOC => "SLICE_X29Y12"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivium_state_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => trivium_Result_25_1,
      O => trivium_Mcount_count2_eqn_25
    );
  trivium_count2_25 : X_FF
    generic map(
      LOC => "SLICE_X29Y12",
      INIT => '0'
    )
    port map (
      I => trivium_count2_25_DXMUX_10659,
      CE => trivium_count2_25_CEINV_10630,
      CLK => trivium_count2_25_CLKINV_10631,
      SET => GND,
      RST => trivium_count2_25_SRINV_10632,
      O => trivium_count2(25)
    );
  trivium_Mcount_count2_eqn_181 : X_LUT4
    generic map(
      INIT => X"00CC",
      LOC => "SLICE_X30Y6"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivium_Result_18_1,
      ADR2 => VCC,
      ADR3 => trivium_state_cmp_eq0000,
      O => trivium_Mcount_count2_eqn_18
    );
  trivium_s_reg_285 : X_FF
    generic map(
      LOC => "SLICE_X13Y7",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_285_DXMUX_10911,
      CE => trivium_s_reg_285_CEINV_10882,
      CLK => trivium_s_reg_285_CLKINV_10883,
      SET => GND,
      RST => trivium_s_reg_285_SRINV_10884,
      O => trivium_s_reg_285_Q
    );
  trivium_Mshreg_s_reg_91 : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X12Y6"
    )
    port map (
      A0 => GND,
      A1 => GND,
      A2 => GND,
      A3 => VCC,
      D => trivium_s_reg_911_DIG_MUX_10935,
      CE => trivium_s_reg_911_WSG,
      CLK => trivium_s_reg_911_CLKINV_10933,
      Q => trivium_Mshreg_s_reg_91_10943,
      Q15 => NLW_trivium_Mshreg_s_reg_91_Q15_UNCONNECTED
    );
  trivium_s_reg_911 : X_FF
    generic map(
      LOC => "SLICE_X12Y6",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_911_DYMUX_10946,
      CE => trivium_s_reg_911_CEINV_10932,
      CLK => trivium_s_reg_911_CLKINV_10933,
      SET => GND,
      RST => GND,
      O => trivium_s_reg_911_5008
    );
  trivium_Mcount_count2_eqn_01 : X_LUT4
    generic map(
      INIT => X"5050",
      LOC => "SLICE_X30Y1"
    )
    port map (
      ADR0 => trivium_state_cmp_eq0000,
      ADR1 => VCC,
      ADR2 => trivium_Result_0_1,
      ADR3 => VCC,
      O => trivium_Mcount_count2_eqn_0
    );
  trivium_count2_0 : X_FF
    generic map(
      LOC => "SLICE_X30Y1",
      INIT => '0'
    )
    port map (
      I => trivium_count2_1_DYMUX_10972,
      CE => trivium_count2_1_CEINV_10960,
      CLK => trivium_count2_1_CLKINV_10961,
      SET => GND,
      RST => trivium_count2_1_SRINV_10962,
      O => trivium_count2(0)
    );
  trivium_Mcount_count2_eqn_110 : X_LUT4
    generic map(
      INIT => X"4444",
      LOC => "SLICE_X30Y1"
    )
    port map (
      ADR0 => trivium_state_cmp_eq0000,
      ADR1 => trivium_Result_1_1,
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_Mcount_count2_eqn_1
    );
  trivium_count2_1 : X_FF
    generic map(
      LOC => "SLICE_X30Y1",
      INIT => '0'
    )
    port map (
      I => trivium_count2_1_DXMUX_10989,
      CE => trivium_count2_1_CEINV_10960,
      CLK => trivium_count2_1_CLKINV_10961,
      SET => GND,
      RST => trivium_count2_1_SRINV_10962,
      O => trivium_count2(1)
    );
  trivium_Mcount_count2_eqn_210 : X_LUT4
    generic map(
      INIT => X"0C0C",
      LOC => "SLICE_X28Y0"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivium_Result_2_1,
      ADR2 => trivium_state_cmp_eq0000,
      ADR3 => VCC,
      O => trivium_Mcount_count2_eqn_2
    );
  trivium_count2_2 : X_FF
    generic map(
      LOC => "SLICE_X28Y0",
      INIT => '0'
    )
    port map (
      I => trivium_count2_3_DYMUX_11018,
      CE => trivium_count2_3_CEINV_11006,
      CLK => trivium_count2_3_CLKINV_11007,
      SET => GND,
      RST => trivium_count2_3_SRINV_11008,
      O => trivium_count2(2)
    );
  trivium_Mcount_count2_eqn_32 : X_LUT4
    generic map(
      INIT => X"0F00",
      LOC => "SLICE_X28Y0"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => trivium_state_cmp_eq0000,
      ADR3 => trivium_Result_3_1,
      O => trivium_Mcount_count2_eqn_3
    );
  trivium_count2_3 : X_FF
    generic map(
      LOC => "SLICE_X28Y0",
      INIT => '0'
    )
    port map (
      I => trivium_count2_3_DXMUX_11035,
      CE => trivium_count2_3_CEINV_11006,
      CLK => trivium_count2_3_CLKINV_11007,
      SET => GND,
      RST => trivium_count2_3_SRINV_11008,
      O => trivium_count2(3)
    );
  trivium_Mcount_count2_eqn_41 : X_LUT4
    generic map(
      INIT => X"5050",
      LOC => "SLICE_X30Y2"
    )
    port map (
      ADR0 => trivium_state_cmp_eq0000,
      ADR1 => VCC,
      ADR2 => trivium_Result_4_1,
      ADR3 => VCC,
      O => trivium_Mcount_count2_eqn_4
    );
  trivium_count2_4 : X_FF
    generic map(
      LOC => "SLICE_X30Y2",
      INIT => '0'
    )
    port map (
      I => trivium_count2_5_DYMUX_11064,
      CE => trivium_count2_5_CEINV_11052,
      CLK => trivium_count2_5_CLKINV_11053,
      SET => GND,
      RST => trivium_count2_5_SRINV_11054,
      O => trivium_count2(4)
    );
  trivium_Mcount_count2_eqn_51 : X_LUT4
    generic map(
      INIT => X"4444",
      LOC => "SLICE_X30Y2"
    )
    port map (
      ADR0 => trivium_state_cmp_eq0000,
      ADR1 => trivium_Result_5_1,
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_Mcount_count2_eqn_5
    );
  trivium_count2_5 : X_FF
    generic map(
      LOC => "SLICE_X30Y2",
      INIT => '0'
    )
    port map (
      I => trivium_count2_5_DXMUX_11081,
      CE => trivium_count2_5_CEINV_11052,
      CLK => trivium_count2_5_CLKINV_11053,
      SET => GND,
      RST => trivium_count2_5_SRINV_11054,
      O => trivium_count2(5)
    );
  trivium_Mcount_count2_eqn_61 : X_LUT4
    generic map(
      INIT => X"5500",
      LOC => "SLICE_X30Y3"
    )
    port map (
      ADR0 => trivium_state_cmp_eq0000,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => trivium_Result_6_1,
      O => trivium_Mcount_count2_eqn_6
    );
  trivium_count2_6 : X_FF
    generic map(
      LOC => "SLICE_X30Y3",
      INIT => '0'
    )
    port map (
      I => trivium_count2_7_DYMUX_11110,
      CE => trivium_count2_7_CEINV_11098,
      CLK => trivium_count2_7_CLKINV_11099,
      SET => GND,
      RST => trivium_count2_7_SRINV_11100,
      O => trivium_count2(6)
    );
  trivium_Mcount_count2_eqn_71 : X_LUT4
    generic map(
      INIT => X"2222",
      LOC => "SLICE_X30Y3"
    )
    port map (
      ADR0 => trivium_Result_7_1,
      ADR1 => trivium_state_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_Mcount_count2_eqn_7
    );
  trivium_count2_7 : X_FF
    generic map(
      LOC => "SLICE_X30Y3",
      INIT => '0'
    )
    port map (
      I => trivium_count2_7_DXMUX_11127,
      CE => trivium_count2_7_CEINV_11098,
      CLK => trivium_count2_7_CLKINV_11099,
      SET => GND,
      RST => trivium_count2_7_SRINV_11100,
      O => trivium_count2(7)
    );
  trivium_Mcount_count2_eqn_81 : X_LUT4
    generic map(
      INIT => X"5050",
      LOC => "SLICE_X30Y4"
    )
    port map (
      ADR0 => trivium_state_cmp_eq0000,
      ADR1 => VCC,
      ADR2 => trivium_Result_8_1,
      ADR3 => VCC,
      O => trivium_Mcount_count2_eqn_8
    );
  trivium_count2_8 : X_FF
    generic map(
      LOC => "SLICE_X30Y4",
      INIT => '0'
    )
    port map (
      I => trivium_count2_9_DYMUX_11156,
      CE => trivium_count2_9_CEINV_11144,
      CLK => trivium_count2_9_CLKINV_11145,
      SET => GND,
      RST => trivium_count2_9_SRINV_11146,
      O => trivium_count2(8)
    );
  trivium_Mcount_count2_eqn_91 : X_LUT4
    generic map(
      INIT => X"0C0C",
      LOC => "SLICE_X30Y4"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivium_Result_9_1,
      ADR2 => trivium_state_cmp_eq0000,
      ADR3 => VCC,
      O => trivium_Mcount_count2_eqn_9
    );
  trivium_count2_9 : X_FF
    generic map(
      LOC => "SLICE_X30Y4",
      INIT => '0'
    )
    port map (
      I => trivium_count2_9_DXMUX_11173,
      CE => trivium_count2_9_CEINV_11144,
      CLK => trivium_count2_9_CLKINV_11145,
      SET => GND,
      RST => trivium_count2_9_SRINV_11146,
      O => trivium_count2(9)
    );
  trivium_s_reg_9111 : X_LUT4
    generic map(
      INIT => X"C0C0",
      LOC => "SLICE_X13Y10"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivium_s_reg_911_5008,
      ADR2 => trivRst_shift10_5010,
      ADR3 => VCC,
      O => trivium_s_reg_9111_11198
    );
  trivium_s_reg_91 : X_FF
    generic map(
      LOC => "SLICE_X13Y10",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_92_DYMUX_11201,
      CE => trivium_s_reg_92_CEINV_11189,
      CLK => trivium_s_reg_92_CLKINV_11190,
      SET => GND,
      RST => trivium_s_reg_92_SRINV_11191,
      O => trivium_s_reg_91_Q
    );
  trivium_s_reg_92 : X_FF
    generic map(
      LOC => "SLICE_X13Y10",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_92_DXMUX_11210,
      CE => trivium_s_reg_92_CEINV_11189,
      CLK => trivium_s_reg_92_CLKINV_11190,
      SET => GND,
      RST => trivium_s_reg_92_SRINV_11191,
      O => trivium_s_reg_92_Q
    );
  state_FSM_FFd1_In1 : X_LUT4
    generic map(
      INIT => X"FCCC",
      LOC => "SLICE_X26Y15"
    )
    port map (
      ADR0 => VCC,
      ADR1 => state_FSM_FFd1_4955,
      ADR2 => trivium_o_vld_5012,
      ADR3 => state_FSM_FFd2_5013,
      O => state_FSM_FFd1_In
    );
  state_FSM_FFd1 : X_FF
    generic map(
      LOC => "SLICE_X26Y15",
      INIT => '0'
    )
    port map (
      I => state_FSM_FFd2_DYMUX_11239,
      CE => VCC,
      CLK => state_FSM_FFd2_CLKINV_11229,
      SET => GND,
      RST => state_FSM_FFd2_SRINV_11230,
      O => state_FSM_FFd1_4955
    );
  state_FSM_FFd2_In1 : X_LUT4
    generic map(
      INIT => X"8F88",
      LOC => "SLICE_X26Y15"
    )
    port map (
      ADR0 => state_FSM_FFd3_4962,
      ADR1 => state_cmp_eq0000,
      ADR2 => trivium_o_vld_5012,
      ADR3 => state_FSM_FFd2_5013,
      O => state_FSM_FFd2_In
    );
  state_FSM_FFd2 : X_FF
    generic map(
      LOC => "SLICE_X26Y15",
      INIT => '0'
    )
    port map (
      I => state_FSM_FFd2_DXMUX_11253,
      CE => VCC,
      CLK => state_FSM_FFd2_CLKINV_11229,
      SET => GND,
      RST => state_FSM_FFd2_SRINV_11230,
      O => state_FSM_FFd2_5013
    );
  trivium_state_FSM_FFd1 : X_FF
    generic map(
      LOC => "SLICE_X22Y11",
      INIT => '0'
    )
    port map (
      I => trivium_state_FSM_FFd2_DYMUX_11280,
      CE => VCC,
      CLK => trivium_state_FSM_FFd2_CLKINV_11271,
      SET => GND,
      RST => trivium_state_FSM_FFd2_SRINV_11272,
      O => trivium_state_FSM_FFd1_5014
    );
  trivium_state_FSM_FFd1_In1 : X_LUT4
    generic map(
      INIT => X"CCA0",
      LOC => "SLICE_X22Y11"
    )
    port map (
      ADR0 => trivium_state_FSM_FFd2_5015,
      ADR1 => hld_4998,
      ADR2 => trivium_state_cmp_eq0000,
      ADR3 => trivium_state_FSM_FFd1_5014,
      O => trivium_state_FSM_FFd1_In
    );
  trivium_state_FSM_FFd2_In1 : X_LUT4
    generic map(
      INIT => X"FFEE",
      LOC => "SLICE_X22Y11"
    )
    port map (
      ADR0 => trivium_state_FSM_FFd2_5015,
      ADR1 => trivium_state_cmp_ge0000,
      ADR2 => VCC,
      ADR3 => trivium_state_FSM_FFd1_5014,
      O => trivium_state_FSM_FFd2_In
    );
  trivium_state_FSM_FFd2 : X_FF
    generic map(
      LOC => "SLICE_X22Y11",
      INIT => '0'
    )
    port map (
      I => trivium_state_FSM_FFd2_DXMUX_11295,
      CE => VCC,
      CLK => trivium_state_FSM_FFd2_CLKINV_11271,
      SET => GND,
      RST => trivium_state_FSM_FFd2_SRINV_11272,
      O => trivium_state_FSM_FFd2_5015
    );
  trivium_s_reg_79_and00001 : X_LUT4
    generic map(
      INIT => X"00CC",
      LOC => "SLICE_X12Y5"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivRst_4811,
      ADR2 => VCC,
      ADR3 => key(78),
      O => trivium_s_reg_79_and0000
    );
  trivium_s_reg_79_and00011 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X12Y5"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivRst_4811,
      ADR2 => VCC,
      ADR3 => key(78),
      O => trivium_s_reg_79_and0001
    );
  trivium_s_reg_95_and00001 : X_LUT4
    generic map(
      INIT => X"3300",
      LOC => "SLICE_X13Y17"
    )
    port map (
      ADR0 => VCC,
      ADR1 => IV(1),
      ADR2 => VCC,
      ADR3 => trivRst_4811,
      O => trivium_s_reg_95_and0000
    );
  trivium_s_reg_95_and00011 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X13Y17"
    )
    port map (
      ADR0 => VCC,
      ADR1 => IV(1),
      ADR2 => VCC,
      ADR3 => trivRst_4811,
      O => trivium_s_reg_95_and0001
    );
  trivium_s_reg_148_and00001 : X_LUT4
    generic map(
      INIT => X"00CC",
      LOC => "SLICE_X30Y43"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivRst_4811,
      ADR2 => VCC,
      ADR3 => IV(54),
      O => trivium_s_reg_148_and0000
    );
  trivium_s_reg_148_and00011 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X30Y43"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivRst_4811,
      ADR2 => VCC,
      ADR3 => IV(54),
      O => trivium_s_reg_148_and0001
    );
  trivium_s_reg_156_and00001 : X_LUT4
    generic map(
      INIT => X"0F00",
      LOC => "SLICE_X30Y34"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => IV(62),
      ADR3 => trivRst_4811,
      O => trivium_s_reg_156_and0000
    );
  trivium_s_reg_156_and00011 : X_LUT4
    generic map(
      INIT => X"F000",
      LOC => "SLICE_X30Y34"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => IV(62),
      ADR3 => trivRst_4811,
      O => trivium_s_reg_156_and0001
    );
  trivium_s_reg_164_and00001 : X_LUT4
    generic map(
      INIT => X"4444",
      LOC => "SLICE_X22Y27"
    )
    port map (
      ADR0 => IV(70),
      ADR1 => trivRst_4811,
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_s_reg_164_and0000
    );
  trivium_s_reg_164_and00011 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X22Y27"
    )
    port map (
      ADR0 => IV(70),
      ADR1 => trivRst_4811,
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_s_reg_164_and0001
    );
  trivium_s_reg_172_and00001 : X_LUT4
    generic map(
      INIT => X"2222",
      LOC => "SLICE_X23Y20"
    )
    port map (
      ADR0 => trivRst_4811,
      ADR1 => IV(78),
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_s_reg_172_and0000
    );
  trivium_s_reg_172_and00011 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X23Y20"
    )
    port map (
      ADR0 => trivRst_4811,
      ADR1 => IV(78),
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_s_reg_172_and0001
    );
  trivium_s_reg_12_and00001 : X_LUT4
    generic map(
      INIT => X"00CC",
      LOC => "SLICE_X1Y14"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivRst_4811,
      ADR2 => VCC,
      ADR3 => key(11),
      O => trivium_s_reg_12_and0000
    );
  trivium_s_reg_12_and00011 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X1Y14"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivRst_4811,
      ADR2 => VCC,
      ADR3 => key(11),
      O => trivium_s_reg_12_and0001
    );
  trivium_s_reg_20_and00001 : X_LUT4
    generic map(
      INIT => X"00F0",
      LOC => "SLICE_X3Y20"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => trivRst_4811,
      ADR3 => key(19),
      O => trivium_s_reg_20_and0000
    );
  trivium_s_reg_20_and00011 : X_LUT4
    generic map(
      INIT => X"F000",
      LOC => "SLICE_X3Y20"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => trivRst_4811,
      ADR3 => key(19),
      O => trivium_s_reg_20_and0001
    );
  trivium_s_reg_96_and00001 : X_LUT4
    generic map(
      INIT => X"0C0C",
      LOC => "SLICE_X3Y26"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivRst_4811,
      ADR2 => IV(2),
      ADR3 => VCC,
      O => trivium_s_reg_96_and0000
    );
  trivium_s_reg_96_and00011 : X_LUT4
    generic map(
      INIT => X"C0C0",
      LOC => "SLICE_X3Y26"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivRst_4811,
      ADR2 => IV(2),
      ADR3 => VCC,
      O => trivium_s_reg_96_and0001
    );
  trivium_s_reg_149_and00001 : X_LUT4
    generic map(
      INIT => X"0A0A",
      LOC => "SLICE_X31Y42"
    )
    port map (
      ADR0 => trivRst_4811,
      ADR1 => VCC,
      ADR2 => IV(55),
      ADR3 => VCC,
      O => trivium_s_reg_149_and0000
    );
  trivium_s_reg_149_and00011 : X_LUT4
    generic map(
      INIT => X"A0A0",
      LOC => "SLICE_X31Y42"
    )
    port map (
      ADR0 => trivRst_4811,
      ADR1 => VCC,
      ADR2 => IV(55),
      ADR3 => VCC,
      O => trivium_s_reg_149_and0001
    );
  trivium_s_reg_157_and00001 : X_LUT4
    generic map(
      INIT => X"3300",
      LOC => "SLICE_X30Y37"
    )
    port map (
      ADR0 => VCC,
      ADR1 => IV(63),
      ADR2 => VCC,
      ADR3 => trivRst_4811,
      O => trivium_s_reg_157_and0000
    );
  trivium_s_reg_157_and00011 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X30Y37"
    )
    port map (
      ADR0 => VCC,
      ADR1 => IV(63),
      ADR2 => VCC,
      ADR3 => trivRst_4811,
      O => trivium_s_reg_157_and0001
    );
  trivium_s_reg_165_and00001 : X_LUT4
    generic map(
      INIT => X"3300",
      LOC => "SLICE_X24Y29"
    )
    port map (
      ADR0 => VCC,
      ADR1 => IV(71),
      ADR2 => VCC,
      ADR3 => trivRst_4811,
      O => trivium_s_reg_165_and0000
    );
  trivium_s_reg_165_and00011 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X24Y29"
    )
    port map (
      ADR0 => VCC,
      ADR1 => IV(71),
      ADR2 => VCC,
      ADR3 => trivRst_4811,
      O => trivium_s_reg_165_and0001
    );
  trivium_s_reg_173_and00001 : X_LUT4
    generic map(
      INIT => X"0A0A",
      LOC => "SLICE_X23Y21"
    )
    port map (
      ADR0 => trivRst_4811,
      ADR1 => VCC,
      ADR2 => IV(79),
      ADR3 => VCC,
      O => trivium_s_reg_173_and0000
    );
  trivium_s_reg_173_and00011 : X_LUT4
    generic map(
      INIT => X"A0A0",
      LOC => "SLICE_X23Y21"
    )
    port map (
      ADR0 => trivRst_4811,
      ADR1 => VCC,
      ADR2 => IV(79),
      ADR3 => VCC,
      O => trivium_s_reg_173_and0001
    );
  trivium_s_reg_13_and00001 : X_LUT4
    generic map(
      INIT => X"00F0",
      LOC => "SLICE_X0Y20"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => trivRst_4811,
      ADR3 => key(12),
      O => trivium_s_reg_13_and0000
    );
  trivium_s_reg_13_and00011 : X_LUT4
    generic map(
      INIT => X"F000",
      LOC => "SLICE_X0Y20"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => trivRst_4811,
      ADR3 => key(12),
      O => trivium_s_reg_13_and0001
    );
  trivium_s_reg_21_and00001 : X_LUT4
    generic map(
      INIT => X"5050",
      LOC => "SLICE_X2Y26"
    )
    port map (
      ADR0 => key(20),
      ADR1 => VCC,
      ADR2 => trivRst_4811,
      ADR3 => VCC,
      O => trivium_s_reg_21_and0000
    );
  trivium_s_reg_21_and00011 : X_LUT4
    generic map(
      INIT => X"A0A0",
      LOC => "SLICE_X2Y26"
    )
    port map (
      ADR0 => key(20),
      ADR1 => VCC,
      ADR2 => trivRst_4811,
      ADR3 => VCC,
      O => trivium_s_reg_21_and0001
    );
  trivRst_shift1 : X_FF
    generic map(
      LOC => "SLICE_X4Y1",
      INIT => '0'
    )
    port map (
      I => trivRst_shift2_DYMUX_11673,
      CE => trivRst_shift2_CEINV_11669,
      CLK => trivRst_shift2_CLKINV_11670,
      SET => GND,
      RST => trivRst_shift2_SRINV_11671,
      O => trivRst_shift1_5061
    );
  trivRst_shift2 : X_FF
    generic map(
      LOC => "SLICE_X4Y1",
      INIT => '0'
    )
    port map (
      I => trivRst_shift2_DXMUX_11682,
      CE => trivRst_shift2_CEINV_11669,
      CLK => trivRst_shift2_CLKINV_11670,
      SET => GND,
      RST => trivRst_shift2_SRINV_11671,
      O => trivRst_shift2_5062
    );
  trivRst_shift3 : X_FF
    generic map(
      LOC => "SLICE_X5Y1",
      INIT => '0'
    )
    port map (
      I => trivRst_shift4_DYMUX_11701,
      CE => trivRst_shift4_CEINV_11697,
      CLK => trivRst_shift4_CLKINV_11698,
      SET => GND,
      RST => trivRst_shift4_SRINV_11699,
      O => trivRst_shift3_5063
    );
  trivRst_shift4 : X_FF
    generic map(
      LOC => "SLICE_X5Y1",
      INIT => '0'
    )
    port map (
      I => trivRst_shift4_DXMUX_11710,
      CE => trivRst_shift4_CEINV_11697,
      CLK => trivRst_shift4_CLKINV_11698,
      SET => GND,
      RST => trivRst_shift4_SRINV_11699,
      O => trivRst_shift4_5064
    );
  trivRst_shift5 : X_FF
    generic map(
      LOC => "SLICE_X7Y1",
      INIT => '0'
    )
    port map (
      I => trivRst_shift6_DYMUX_11729,
      CE => trivRst_shift6_CEINV_11725,
      CLK => trivRst_shift6_CLKINV_11726,
      SET => GND,
      RST => trivRst_shift6_SRINV_11727,
      O => trivRst_shift5_5065
    );
  trivRst_shift6 : X_FF
    generic map(
      LOC => "SLICE_X7Y1",
      INIT => '0'
    )
    port map (
      I => trivRst_shift6_DXMUX_11738,
      CE => trivRst_shift6_CEINV_11725,
      CLK => trivRst_shift6_CLKINV_11726,
      SET => GND,
      RST => trivRst_shift6_SRINV_11727,
      O => trivRst_shift6_5066
    );
  trivRst_shift7 : X_FF
    generic map(
      LOC => "SLICE_X9Y2",
      INIT => '0'
    )
    port map (
      I => trivRst_shift8_DYMUX_11757,
      CE => trivRst_shift8_CEINV_11753,
      CLK => trivRst_shift8_CLKINV_11754,
      SET => GND,
      RST => trivRst_shift8_SRINV_11755,
      O => trivRst_shift7_5067
    );
  trivRst_shift8 : X_FF
    generic map(
      LOC => "SLICE_X9Y2",
      INIT => '0'
    )
    port map (
      I => trivRst_shift8_DXMUX_11766,
      CE => trivRst_shift8_CEINV_11753,
      CLK => trivRst_shift8_CLKINV_11754,
      SET => GND,
      RST => trivRst_shift8_SRINV_11755,
      O => trivRst_shift8_5068
    );
  trivRst_shift9 : X_FF
    generic map(
      LOC => "SLICE_X11Y2",
      INIT => '0'
    )
    port map (
      I => trivRst_shift10_DYMUX_11785,
      CE => trivRst_shift10_CEINV_11781,
      CLK => trivRst_shift10_CLKINV_11782,
      SET => GND,
      RST => trivRst_shift10_SRINV_11783,
      O => trivRst_shift9_5069
    );
  trivRst_shift10 : X_FF
    generic map(
      LOC => "SLICE_X11Y2",
      INIT => '0'
    )
    port map (
      I => trivRst_shift10_DXMUX_11794,
      CE => trivRst_shift10_CEINV_11781,
      CLK => trivRst_shift10_CLKINV_11782,
      SET => GND,
      RST => trivRst_shift10_SRINV_11783,
      O => trivRst_shift10_5010
    );
  trivium_s_reg_97_and00001 : X_LUT4
    generic map(
      INIT => X"00F0",
      LOC => "SLICE_X2Y28"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => trivRst_4811,
      ADR3 => IV(3),
      O => trivium_s_reg_97_and0000
    );
  IV_4 : X_FF
    generic map(
      LOC => "SLICE_X3Y30",
      INIT => '0'
    )
    port map (
      I => IV_5_DYMUX_11965,
      CE => IV_5_CEINV_11961,
      CLK => IV_5_CLKINV_11962,
      SET => GND,
      RST => IV_5_SRINV_11963,
      O => IV(4)
    );
  IV_5 : X_FF
    generic map(
      LOC => "SLICE_X3Y30",
      INIT => '0'
    )
    port map (
      I => IV_5_DXMUX_11974,
      CE => IV_5_CEINV_11961,
      CLK => IV_5_CLKINV_11962,
      SET => GND,
      RST => IV_5_SRINV_11963,
      O => IV(5)
    );
  IV_6 : X_FF
    generic map(
      LOC => "SLICE_X1Y24",
      INIT => '0'
    )
    port map (
      I => IV_7_DYMUX_11993,
      CE => IV_7_CEINV_11989,
      CLK => IV_7_CLKINV_11990,
      SET => GND,
      RST => IV_7_SRINV_11991,
      O => IV(6)
    );
  IV_7 : X_FF
    generic map(
      LOC => "SLICE_X1Y24",
      INIT => '0'
    )
    port map (
      I => IV_7_DXMUX_12002,
      CE => IV_7_CEINV_11989,
      CLK => IV_7_CLKINV_11990,
      SET => GND,
      RST => IV_7_SRINV_11991,
      O => IV(7)
    );
  IV_8 : X_FF
    generic map(
      LOC => "SLICE_X2Y23",
      INIT => '0'
    )
    port map (
      I => IV_9_DYMUX_12021,
      CE => IV_9_CEINV_12017,
      CLK => IV_9_CLKINV_12018,
      SET => GND,
      RST => IV_9_SRINV_12019,
      O => IV(8)
    );
  IV_9 : X_FF
    generic map(
      LOC => "SLICE_X2Y23",
      INIT => '0'
    )
    port map (
      I => IV_9_DXMUX_12030,
      CE => IV_9_CEINV_12017,
      CLK => IV_9_CLKINV_12018,
      SET => GND,
      RST => IV_9_SRINV_12019,
      O => IV(9)
    );
  hex_digit_i_mux0004_1_64_SW0 : X_LUT4
    generic map(
      INIT => X"A000",
      LOC => "SLICE_X26Y14"
    )
    port map (
      ADR0 => inputCnt(1),
      ADR1 => VCC,
      ADR2 => LED_flash_cnt(8),
      ADR3 => LED_flash_cnt(9),
      O => N59_pack_1
    );
  hex_digit_i_mux0004_1_64 : X_LUT4
    generic map(
      INIT => X"FBF1",
      LOC => "SLICE_X26Y14"
    )
    port map (
      ADR0 => AN_or0000,
      ADR1 => state_FSM_FFd1_4955,
      ADR2 => hex_digit_i_mux0004_1_54,
      ADR3 => N59,
      O => hex_digit_i_mux0004(1)
    );
  hex_digit_i_1 : X_FF
    generic map(
      LOC => "SLICE_X26Y14",
      INIT => '0'
    )
    port map (
      I => hex_digit_i_1_DXMUX_12066,
      CE => VCC,
      CLK => hex_digit_i_1_CLKINV_12049,
      SET => GND,
      RST => hex_digit_i_1_FFX_RSTAND_12071,
      O => hex_digit_i(1)
    );
  hex_digit_i_1_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X26Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => hex_digit_i_1_FFX_RSTAND_12071
    );
  trivium_s_reg_14_and00001 : X_LUT4
    generic map(
      INIT => X"5500",
      LOC => "SLICE_X1Y17"
    )
    port map (
      ADR0 => key(13),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => trivRst_4811,
      O => trivium_s_reg_14_and0000
    );
  trivium_s_reg_14_and00011 : X_LUT4
    generic map(
      INIT => X"AA00",
      LOC => "SLICE_X1Y17"
    )
    port map (
      ADR0 => key(13),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => trivRst_4811,
      O => trivium_s_reg_14_and0001
    );
  trivium_s_reg_22_and00001 : X_LUT4
    generic map(
      INIT => X"00F0",
      LOC => "SLICE_X3Y24"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => trivRst_4811,
      ADR3 => key(21),
      O => trivium_s_reg_22_and0000
    );
  trivium_s_reg_22_and00011 : X_LUT4
    generic map(
      INIT => X"F000",
      LOC => "SLICE_X3Y24"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => trivRst_4811,
      ADR3 => key(21),
      O => trivium_s_reg_22_and0001
    );
  trivium_s_reg_30_and00001 : X_LUT4
    generic map(
      INIT => X"2222",
      LOC => "SLICE_X14Y29"
    )
    port map (
      ADR0 => trivRst_4811,
      ADR1 => key(29),
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_s_reg_30_and0000
    );
  trivium_s_reg_30_and00011 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X14Y29"
    )
    port map (
      ADR0 => trivRst_4811,
      ADR1 => key(29),
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_s_reg_30_and0001
    );
  trivium_s_reg_1_and00001 : X_LUT4
    generic map(
      INIT => X"0F00",
      LOC => "SLICE_X12Y2"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => key(0),
      ADR3 => trivRst_4811,
      O => trivium_s_reg_1_and0000
    );
  trivium_s_reg_1_and00011 : X_LUT4
    generic map(
      INIT => X"F000",
      LOC => "SLICE_X12Y2"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => key(0),
      ADR3 => trivRst_4811,
      O => trivium_s_reg_1_and0001
    );
  trivium_s_reg_98_and00001 : X_LUT4
    generic map(
      INIT => X"5050",
      LOC => "SLICE_X2Y32"
    )
    port map (
      ADR0 => IV(4),
      ADR1 => VCC,
      ADR2 => trivRst_4811,
      ADR3 => VCC,
      O => trivium_s_reg_98_and0000
    );
  trivium_s_reg_98_and00011 : X_LUT4
    generic map(
      INIT => X"A0A0",
      LOC => "SLICE_X2Y32"
    )
    port map (
      ADR0 => IV(4),
      ADR1 => VCC,
      ADR2 => trivRst_4811,
      ADR3 => VCC,
      O => trivium_s_reg_98_and0001
    );
  trivium_s_reg_159_and00001 : X_LUT4
    generic map(
      INIT => X"5050",
      LOC => "SLICE_X31Y33"
    )
    port map (
      ADR0 => IV(65),
      ADR1 => VCC,
      ADR2 => trivRst_4811,
      ADR3 => VCC,
      O => trivium_s_reg_159_and0000
    );
  trivium_s_reg_159_and00011 : X_LUT4
    generic map(
      INIT => X"A0A0",
      LOC => "SLICE_X31Y33"
    )
    port map (
      ADR0 => IV(65),
      ADR1 => VCC,
      ADR2 => trivRst_4811,
      ADR3 => VCC,
      O => trivium_s_reg_159_and0001
    );
  trivium_s_reg_167_and00001 : X_LUT4
    generic map(
      INIT => X"0F00",
      LOC => "SLICE_X29Y31"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => IV(73),
      ADR3 => trivRst_4811,
      O => trivium_s_reg_167_and0000
    );
  trivium_s_reg_167_and00011 : X_LUT4
    generic map(
      INIT => X"F000",
      LOC => "SLICE_X29Y31"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => IV(73),
      ADR3 => trivRst_4811,
      O => trivium_s_reg_167_and0001
    );
  trivium_s_reg_15_and00001 : X_LUT4
    generic map(
      INIT => X"5050",
      LOC => "SLICE_X0Y13"
    )
    port map (
      ADR0 => key(14),
      ADR1 => VCC,
      ADR2 => trivRst_4811,
      ADR3 => VCC,
      O => trivium_s_reg_15_and0000
    );
  trivium_s_reg_15_and00011 : X_LUT4
    generic map(
      INIT => X"A0A0",
      LOC => "SLICE_X0Y13"
    )
    port map (
      ADR0 => key(14),
      ADR1 => VCC,
      ADR2 => trivRst_4811,
      ADR3 => VCC,
      O => trivium_s_reg_15_and0001
    );
  trivium_s_reg_23_and00001 : X_LUT4
    generic map(
      INIT => X"5050",
      LOC => "SLICE_X12Y22"
    )
    port map (
      ADR0 => key(22),
      ADR1 => VCC,
      ADR2 => trivRst_4811,
      ADR3 => VCC,
      O => trivium_s_reg_23_and0000
    );
  trivium_s_reg_23_and00011 : X_LUT4
    generic map(
      INIT => X"A0A0",
      LOC => "SLICE_X12Y22"
    )
    port map (
      ADR0 => key(22),
      ADR1 => VCC,
      ADR2 => trivRst_4811,
      ADR3 => VCC,
      O => trivium_s_reg_23_and0001
    );
  trivium_s_reg_31_and00001 : X_LUT4
    generic map(
      INIT => X"5500",
      LOC => "SLICE_X15Y24"
    )
    port map (
      ADR0 => key(30),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => trivRst_4811,
      O => trivium_s_reg_31_and0000
    );
  trivium_s_reg_31_and00011 : X_LUT4
    generic map(
      INIT => X"AA00",
      LOC => "SLICE_X15Y24"
    )
    port map (
      ADR0 => key(30),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => trivRst_4811,
      O => trivium_s_reg_31_and0001
    );
  trivium_s_reg_100_and00001 : X_LUT4
    generic map(
      INIT => X"5050",
      LOC => "SLICE_X0Y27"
    )
    port map (
      ADR0 => IV(6),
      ADR1 => VCC,
      ADR2 => trivRst_4811,
      ADR3 => VCC,
      O => trivium_s_reg_100_and0000
    );
  trivium_s_reg_100_and00011 : X_LUT4
    generic map(
      INIT => X"A0A0",
      LOC => "SLICE_X0Y27"
    )
    port map (
      ADR0 => IV(6),
      ADR1 => VCC,
      ADR2 => trivRst_4811,
      ADR3 => VCC,
      O => trivium_s_reg_100_and0001
    );
  trivRst_shift11 : X_FF
    generic map(
      LOC => "SLICE_X10Y1",
      INIT => '0'
    )
    port map (
      I => trivRst_shift12_DYMUX_12348,
      CE => trivRst_shift12_CEINV_12344,
      CLK => trivRst_shift12_CLKINV_12345,
      SET => GND,
      RST => trivRst_shift12_SRINV_12346,
      O => trivRst_shift11_5121
    );
  trivRst_shift12 : X_FF
    generic map(
      LOC => "SLICE_X10Y1",
      INIT => '0'
    )
    port map (
      I => trivRst_shift12_DXMUX_12357,
      CE => trivRst_shift12_CEINV_12344,
      CLK => trivRst_shift12_CLKINV_12345,
      SET => GND,
      RST => trivRst_shift12_SRINV_12346,
      O => trivRst_shift12_5122
    );
  trivRst_shift21 : X_FF
    generic map(
      LOC => "SLICE_X6Y1",
      INIT => '0'
    )
    port map (
      I => trivRst_shift22_DYMUX_12376,
      CE => trivRst_shift22_CEINV_12372,
      CLK => trivRst_shift22_CLKINV_12373,
      SET => GND,
      RST => trivRst_shift22_SRINV_12374,
      O => trivRst_shift21_5123
    );
  trivRst_shift22 : X_FF
    generic map(
      LOC => "SLICE_X6Y1",
      INIT => '0'
    )
    port map (
      I => trivRst_shift22_DXMUX_12385,
      CE => trivRst_shift22_CEINV_12372,
      CLK => trivRst_shift22_CLKINV_12373,
      SET => GND,
      RST => trivRst_shift22_SRINV_12374,
      O => trivRst_shift22_5124
    );
  trivRst_shift13 : X_FF
    generic map(
      LOC => "SLICE_X11Y1",
      INIT => '0'
    )
    port map (
      I => trivRst_shift14_DYMUX_12404,
      CE => trivRst_shift14_CEINV_12400,
      CLK => trivRst_shift14_CLKINV_12401,
      SET => GND,
      RST => trivRst_shift14_SRINV_12402,
      O => trivRst_shift13_5125
    );
  trivRst_shift14 : X_FF
    generic map(
      LOC => "SLICE_X11Y1",
      INIT => '0'
    )
    port map (
      I => trivRst_shift14_DXMUX_12413,
      CE => trivRst_shift14_CEINV_12400,
      CLK => trivRst_shift14_CLKINV_12401,
      SET => GND,
      RST => trivRst_shift14_SRINV_12402,
      O => trivRst_shift14_5126
    );
  trivRst_shift31 : X_FF
    generic map(
      LOC => "SLICE_X2Y3",
      INIT => '0'
    )
    port map (
      I => trivRst_shift32_DYMUX_12432,
      CE => trivRst_shift32_CEINV_12428,
      CLK => trivRst_shift32_CLKINV_12429,
      SET => GND,
      RST => trivRst_shift32_SRINV_12430,
      O => trivRst_shift31_5127
    );
  trivRst_shift32 : X_FF
    generic map(
      LOC => "SLICE_X2Y3",
      INIT => '0'
    )
    port map (
      I => trivRst_shift32_DXMUX_12441,
      CE => trivRst_shift32_CEINV_12428,
      CLK => trivRst_shift32_CLKINV_12429,
      SET => GND,
      RST => trivRst_shift32_SRINV_12430,
      O => trivRst_shift32_5129
    );
  trivRst_shift23 : X_FF
    generic map(
      LOC => "SLICE_X5Y0",
      INIT => '0'
    )
    port map (
      I => trivRst_shift24_DYMUX_12460,
      CE => trivRst_shift24_CEINV_12456,
      CLK => trivRst_shift24_CLKINV_12457,
      SET => GND,
      RST => trivRst_shift24_SRINV_12458,
      O => trivRst_shift23_5130
    );
  trivRst_shift24 : X_FF
    generic map(
      LOC => "SLICE_X5Y0",
      INIT => '0'
    )
    port map (
      I => trivRst_shift24_DXMUX_12469,
      CE => trivRst_shift24_CEINV_12456,
      CLK => trivRst_shift24_CLKINV_12457,
      SET => GND,
      RST => trivRst_shift24_SRINV_12458,
      O => trivRst_shift24_5131
    );
  trivRst_shift15 : X_FF
    generic map(
      LOC => "SLICE_X11Y0",
      INIT => '0'
    )
    port map (
      I => trivRst_shift16_DYMUX_12488,
      CE => trivRst_shift16_CEINV_12484,
      CLK => trivRst_shift16_CLKINV_12485,
      SET => GND,
      RST => trivRst_shift16_SRINV_12486,
      O => trivRst_shift15_5132
    );
  trivRst_shift16 : X_FF
    generic map(
      LOC => "SLICE_X11Y0",
      INIT => '0'
    )
    port map (
      I => trivRst_shift16_DXMUX_12497,
      CE => trivRst_shift16_CEINV_12484,
      CLK => trivRst_shift16_CLKINV_12485,
      SET => GND,
      RST => trivRst_shift16_SRINV_12486,
      O => trivRst_shift16_5133
    );
  trivRst_shift41 : X_FF
    generic map(
      LOC => "SLICE_X1Y4",
      INIT => '0'
    )
    port map (
      I => trivRst_shift42_DYMUX_12516,
      CE => trivRst_shift42_CEINV_12512,
      CLK => trivRst_shift42_CLKINV_12513,
      SET => GND,
      RST => trivRst_shift42_SRINV_12514,
      O => trivRst_shift41_5134
    );
  trivRst_shift42 : X_FF
    generic map(
      LOC => "SLICE_X1Y4",
      INIT => '0'
    )
    port map (
      I => trivRst_shift42_DXMUX_12525,
      CE => trivRst_shift42_CEINV_12512,
      CLK => trivRst_shift42_CLKINV_12513,
      SET => GND,
      RST => trivRst_shift42_SRINV_12514,
      O => trivRst_shift42_5136
    );
  trivRst_shift33 : X_FF
    generic map(
      LOC => "SLICE_X0Y2",
      INIT => '0'
    )
    port map (
      I => trivRst_shift34_DYMUX_12544,
      CE => trivRst_shift34_CEINV_12540,
      CLK => trivRst_shift34_CLKINV_12541,
      SET => GND,
      RST => trivRst_shift34_SRINV_12542,
      O => trivRst_shift33_5137
    );
  trivRst_shift34 : X_FF
    generic map(
      LOC => "SLICE_X0Y2",
      INIT => '0'
    )
    port map (
      I => trivRst_shift34_DXMUX_12553,
      CE => trivRst_shift34_CEINV_12540,
      CLK => trivRst_shift34_CLKINV_12541,
      SET => GND,
      RST => trivRst_shift34_SRINV_12542,
      O => trivRst_shift34_5138
    );
  trivRst_shift25 : X_FF
    generic map(
      LOC => "SLICE_X3Y1",
      INIT => '0'
    )
    port map (
      I => trivRst_shift26_DYMUX_12572,
      CE => trivRst_shift26_CEINV_12568,
      CLK => trivRst_shift26_CLKINV_12569,
      SET => GND,
      RST => trivRst_shift26_SRINV_12570,
      O => trivRst_shift25_5139
    );
  trivRst_shift26 : X_FF
    generic map(
      LOC => "SLICE_X3Y1",
      INIT => '0'
    )
    port map (
      I => trivRst_shift26_DXMUX_12581,
      CE => trivRst_shift26_CEINV_12568,
      CLK => trivRst_shift26_CLKINV_12569,
      SET => GND,
      RST => trivRst_shift26_SRINV_12570,
      O => trivRst_shift26_5140
    );
  trivRst_shift17 : X_FF
    generic map(
      LOC => "SLICE_X8Y0",
      INIT => '0'
    )
    port map (
      I => trivRst_shift18_DYMUX_12600,
      CE => trivRst_shift18_CEINV_12596,
      CLK => trivRst_shift18_CLKINV_12597,
      SET => GND,
      RST => trivRst_shift18_SRINV_12598,
      O => trivRst_shift17_5141
    );
  trivRst_shift18 : X_FF
    generic map(
      LOC => "SLICE_X8Y0",
      INIT => '0'
    )
    port map (
      I => trivRst_shift18_DXMUX_12609,
      CE => trivRst_shift18_CEINV_12596,
      CLK => trivRst_shift18_CLKINV_12597,
      SET => GND,
      RST => trivRst_shift18_SRINV_12598,
      O => trivRst_shift18_5142
    );
  trivRst_shift51 : X_FF
    generic map(
      LOC => "SLICE_X2Y0",
      INIT => '0'
    )
    port map (
      I => trivRst_shift52_DYMUX_12628,
      CE => trivRst_shift52_CEINV_12624,
      CLK => trivRst_shift52_CLKINV_12625,
      SET => GND,
      RST => trivRst_shift52_SRINV_12626,
      O => trivRst_shift51_5143
    );
  trivRst_shift52 : X_FF
    generic map(
      LOC => "SLICE_X2Y0",
      INIT => '0'
    )
    port map (
      I => trivRst_shift52_DXMUX_12637,
      CE => trivRst_shift52_CEINV_12624,
      CLK => trivRst_shift52_CLKINV_12625,
      SET => GND,
      RST => trivRst_shift52_SRINV_12626,
      O => trivRst_shift52_5145
    );
  trivRst_shift43 : X_FF
    generic map(
      LOC => "SLICE_X1Y2",
      INIT => '0'
    )
    port map (
      I => trivRst_shift44_DYMUX_12656,
      CE => trivRst_shift44_CEINV_12652,
      CLK => trivRst_shift44_CLKINV_12653,
      SET => GND,
      RST => trivRst_shift44_SRINV_12654,
      O => trivRst_shift43_5146
    );
  trivRst_shift44 : X_FF
    generic map(
      LOC => "SLICE_X1Y2",
      INIT => '0'
    )
    port map (
      I => trivRst_shift44_DXMUX_12665,
      CE => trivRst_shift44_CEINV_12652,
      CLK => trivRst_shift44_CLKINV_12653,
      SET => GND,
      RST => trivRst_shift44_SRINV_12654,
      O => trivRst_shift44_5147
    );
  trivRst_shift35 : X_FF
    generic map(
      LOC => "SLICE_X0Y3",
      INIT => '0'
    )
    port map (
      I => trivRst_shift36_DYMUX_12684,
      CE => trivRst_shift36_CEINV_12680,
      CLK => trivRst_shift36_CLKINV_12681,
      SET => GND,
      RST => trivRst_shift36_SRINV_12682,
      O => trivRst_shift35_5148
    );
  trivRst_shift36 : X_FF
    generic map(
      LOC => "SLICE_X0Y3",
      INIT => '0'
    )
    port map (
      I => trivRst_shift36_DXMUX_12693,
      CE => trivRst_shift36_CEINV_12680,
      CLK => trivRst_shift36_CLKINV_12681,
      SET => GND,
      RST => trivRst_shift36_SRINV_12682,
      O => trivRst_shift36_5149
    );
  trivRst_shift27 : X_FF
    generic map(
      LOC => "SLICE_X2Y2",
      INIT => '0'
    )
    port map (
      I => trivRst_shift28_DYMUX_12712,
      CE => trivRst_shift28_CEINV_12708,
      CLK => trivRst_shift28_CLKINV_12709,
      SET => GND,
      RST => trivRst_shift28_SRINV_12710,
      O => trivRst_shift27_5150
    );
  trivRst_shift28 : X_FF
    generic map(
      LOC => "SLICE_X2Y2",
      INIT => '0'
    )
    port map (
      I => trivRst_shift28_DXMUX_12721,
      CE => trivRst_shift28_CEINV_12708,
      CLK => trivRst_shift28_CLKINV_12709,
      SET => GND,
      RST => trivRst_shift28_SRINV_12710,
      O => trivRst_shift28_5151
    );
  trivRst_shift19 : X_FF
    generic map(
      LOC => "SLICE_X9Y1",
      INIT => '0'
    )
    port map (
      I => trivRst_shift20_DYMUX_12740,
      CE => trivRst_shift20_CEINV_12736,
      CLK => trivRst_shift20_CLKINV_12737,
      SET => GND,
      RST => trivRst_shift20_SRINV_12738,
      O => trivRst_shift19_5152
    );
  trivRst_shift20 : X_FF
    generic map(
      LOC => "SLICE_X9Y1",
      INIT => '0'
    )
    port map (
      I => trivRst_shift20_DXMUX_12749,
      CE => trivRst_shift20_CEINV_12736,
      CLK => trivRst_shift20_CLKINV_12737,
      SET => GND,
      RST => trivRst_shift20_SRINV_12738,
      O => trivRst_shift20_5005
    );
  trivRst_shift61 : X_FF
    generic map(
      LOC => "SLICE_X10Y0",
      INIT => '0'
    )
    port map (
      I => trivRst_shift62_DYMUX_12768,
      CE => trivRst_shift62_CEINV_12764,
      CLK => trivRst_shift62_CLKINV_12765,
      SET => GND,
      RST => trivRst_shift62_SRINV_12766,
      O => trivRst_shift61_5153
    );
  trivRst_shift37 : X_FF
    generic map(
      LOC => "SLICE_X1Y3",
      INIT => '0'
    )
    port map (
      I => trivRst_shift38_DYMUX_12852,
      CE => trivRst_shift38_CEINV_12848,
      CLK => trivRst_shift38_CLKINV_12849,
      SET => GND,
      RST => trivRst_shift38_SRINV_12850,
      O => trivRst_shift37_5160
    );
  trivRst_shift38 : X_FF
    generic map(
      LOC => "SLICE_X1Y3",
      INIT => '0'
    )
    port map (
      I => trivRst_shift38_DXMUX_12861,
      CE => trivRst_shift38_CEINV_12848,
      CLK => trivRst_shift38_CLKINV_12849,
      SET => GND,
      RST => trivRst_shift38_SRINV_12850,
      O => trivRst_shift38_5161
    );
  trivRst_shift29 : X_FF
    generic map(
      LOC => "SLICE_X3Y2",
      INIT => '0'
    )
    port map (
      I => trivRst_shift30_DYMUX_12880,
      CE => trivRst_shift30_CEINV_12876,
      CLK => trivRst_shift30_CLKINV_12877,
      SET => GND,
      RST => trivRst_shift30_SRINV_12878,
      O => trivRst_shift29_5162
    );
  trivRst_shift30 : X_FF
    generic map(
      LOC => "SLICE_X3Y2",
      INIT => '0'
    )
    port map (
      I => trivRst_shift30_DXMUX_12889,
      CE => trivRst_shift30_CEINV_12876,
      CLK => trivRst_shift30_CLKINV_12877,
      SET => GND,
      RST => trivRst_shift30_SRINV_12878,
      O => trivRst_shift30_5128
    );
  trivRst_shift63 : X_FF
    generic map(
      LOC => "SLICE_X12Y0",
      INIT => '0'
    )
    port map (
      I => trivRst_shift64_DYMUX_12908,
      CE => trivRst_shift64_CEINV_12904,
      CLK => trivRst_shift64_CLKINV_12905,
      SET => GND,
      RST => trivRst_shift64_SRINV_12906,
      O => trivRst_shift63_5163
    );
  trivRst_shift64 : X_FF
    generic map(
      LOC => "SLICE_X12Y0",
      INIT => '0'
    )
    port map (
      I => trivRst_shift64_DXMUX_12917,
      CE => trivRst_shift64_CEINV_12904,
      CLK => trivRst_shift64_CLKINV_12905,
      SET => GND,
      RST => trivRst_shift64_SRINV_12906,
      O => trivRst_shift64_5164
    );
  trivRst_shift55 : X_FF
    generic map(
      LOC => "SLICE_X4Y0",
      INIT => '0'
    )
    port map (
      I => trivRst_shift56_DYMUX_12936,
      CE => trivRst_shift56_CEINV_12932,
      CLK => trivRst_shift56_CLKINV_12933,
      SET => GND,
      RST => trivRst_shift56_SRINV_12934,
      O => trivRst_shift55_5165
    );
  trivRst_shift56 : X_FF
    generic map(
      LOC => "SLICE_X4Y0",
      INIT => '0'
    )
    port map (
      I => trivRst_shift56_DXMUX_12945,
      CE => trivRst_shift56_CEINV_12932,
      CLK => trivRst_shift56_CLKINV_12933,
      SET => GND,
      RST => trivRst_shift56_SRINV_12934,
      O => trivRst_shift56_5166
    );
  trivRst_shift47 : X_FF
    generic map(
      LOC => "SLICE_X1Y0",
      INIT => '0'
    )
    port map (
      I => trivRst_shift48_DYMUX_12964,
      CE => trivRst_shift48_CEINV_12960,
      CLK => trivRst_shift48_CLKINV_12961,
      SET => GND,
      RST => trivRst_shift48_SRINV_12962,
      O => trivRst_shift47_5167
    );
  trivRst_shift48 : X_FF
    generic map(
      LOC => "SLICE_X1Y0",
      INIT => '0'
    )
    port map (
      I => trivRst_shift48_DXMUX_12973,
      CE => trivRst_shift48_CEINV_12960,
      CLK => trivRst_shift48_CLKINV_12961,
      SET => GND,
      RST => trivRst_shift48_SRINV_12962,
      O => trivRst_shift48_5168
    );
  trivRst_shift39 : X_FF
    generic map(
      LOC => "SLICE_X0Y4",
      INIT => '0'
    )
    port map (
      I => trivRst_shift40_DYMUX_12992,
      CE => trivRst_shift40_CEINV_12988,
      CLK => trivRst_shift40_CLKINV_12989,
      SET => GND,
      RST => trivRst_shift40_SRINV_12990,
      O => trivRst_shift39_5169
    );
  trivRst_shift40 : X_FF
    generic map(
      LOC => "SLICE_X0Y4",
      INIT => '0'
    )
    port map (
      I => trivRst_shift40_DXMUX_13001,
      CE => trivRst_shift40_CEINV_12988,
      CLK => trivRst_shift40_CLKINV_12989,
      SET => GND,
      RST => trivRst_shift40_SRINV_12990,
      O => trivRst_shift40_5135
    );
  trivRst_shift65 : X_FF
    generic map(
      LOC => "SLICE_X13Y3",
      INIT => '0'
    )
    port map (
      I => trivRst_shift65_DYMUX_13018,
      CE => trivRst_shift65_CEINV_13014,
      CLK => trivRst_shift65_CLKINV_13015,
      SET => GND,
      RST => trivRst_shift65_FFY_RSTAND_13024,
      O => trivRst_shift65_5170
    );
  trivRst_shift65_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X13Y3",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivRst_shift65_FFY_RSTAND_13024
    );
  trivRst_shift57 : X_FF
    generic map(
      LOC => "SLICE_X6Y0",
      INIT => '0'
    )
    port map (
      I => trivRst_shift58_DYMUX_13037,
      CE => trivRst_shift58_CEINV_13033,
      CLK => trivRst_shift58_CLKINV_13034,
      SET => GND,
      RST => trivRst_shift58_SRINV_13035,
      O => trivRst_shift57_5171
    );
  trivRst_shift58 : X_FF
    generic map(
      LOC => "SLICE_X6Y0",
      INIT => '0'
    )
    port map (
      I => trivRst_shift58_DXMUX_13046,
      CE => trivRst_shift58_CEINV_13033,
      CLK => trivRst_shift58_CLKINV_13034,
      SET => GND,
      RST => trivRst_shift58_SRINV_13035,
      O => trivRst_shift58_5172
    );
  trivRst_shift49 : X_FF
    generic map(
      LOC => "SLICE_X3Y0",
      INIT => '0'
    )
    port map (
      I => trivRst_shift50_DYMUX_13065,
      CE => trivRst_shift50_CEINV_13061,
      CLK => trivRst_shift50_CLKINV_13062,
      SET => GND,
      RST => trivRst_shift50_SRINV_13063,
      O => trivRst_shift49_5173
    );
  trivRst_shift50 : X_FF
    generic map(
      LOC => "SLICE_X3Y0",
      INIT => '0'
    )
    port map (
      I => trivRst_shift50_DXMUX_13074,
      CE => trivRst_shift50_CEINV_13061,
      CLK => trivRst_shift50_CLKINV_13062,
      SET => GND,
      RST => trivRst_shift50_SRINV_13063,
      O => trivRst_shift50_5144
    );
  trivRst_shift59 : X_FF
    generic map(
      LOC => "SLICE_X9Y0",
      INIT => '0'
    )
    port map (
      I => trivRst_shift60_DYMUX_13093,
      CE => trivRst_shift60_CEINV_13089,
      CLK => trivRst_shift60_CLKINV_13090,
      SET => GND,
      RST => trivRst_shift60_SRINV_13091,
      O => trivRst_shift59_5174
    );
  trivRst_shift60 : X_FF
    generic map(
      LOC => "SLICE_X9Y0",
      INIT => '0'
    )
    port map (
      I => trivRst_shift60_DXMUX_13102,
      CE => trivRst_shift60_CEINV_13089,
      CLK => trivRst_shift60_CLKINV_13090,
      SET => GND,
      RST => trivRst_shift60_SRINV_13091,
      O => trivRst_shift60_5154
    );
  trivium_s_reg_2_and00001 : X_LUT4
    generic map(
      INIT => X"4444",
      LOC => "SLICE_X12Y4"
    )
    port map (
      ADR0 => key(1),
      ADR1 => trivRst_4811,
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_s_reg_2_and0000
    );
  trivium_s_reg_2_and00011 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X12Y4"
    )
    port map (
      ADR0 => key(1),
      ADR1 => trivRst_4811,
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_s_reg_2_and0001
    );
  trivium_s_reg_99_and00001 : X_LUT4
    generic map(
      INIT => X"3300",
      LOC => "SLICE_X1Y29"
    )
    port map (
      ADR0 => VCC,
      ADR1 => IV(5),
      ADR2 => VCC,
      ADR3 => trivRst_4811,
      O => trivium_s_reg_99_and0000
    );
  trivium_s_reg_99_and00011 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X1Y29"
    )
    port map (
      ADR0 => VCC,
      ADR1 => IV(5),
      ADR2 => VCC,
      ADR3 => trivRst_4811,
      O => trivium_s_reg_99_and0001
    );
  trivium_s_reg_168_and00001 : X_LUT4
    generic map(
      INIT => X"3300",
      LOC => "SLICE_X26Y28"
    )
    port map (
      ADR0 => VCC,
      ADR1 => IV(74),
      ADR2 => VCC,
      ADR3 => trivRst_4811,
      O => trivium_s_reg_168_and0000
    );
  trivium_s_reg_168_and00011 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X26Y28"
    )
    port map (
      ADR0 => VCC,
      ADR1 => IV(74),
      ADR2 => VCC,
      ADR3 => trivRst_4811,
      O => trivium_s_reg_168_and0001
    );
  trivium_state_FSM_FFd1_In11 : X_LUT4
    generic map(
      INIT => X"4400",
      LOC => "SLICE_X23Y11"
    )
    port map (
      ADR0 => trivium_state_FSM_FFd1_5014,
      ADR1 => trivium_state_cmp_eq0000,
      ADR2 => VCC,
      ADR3 => trivium_state_FSM_FFd2_5015,
      O => trivium_z_reg_0_not0001
    );
  trivium_s_reg_100_or00001 : X_LUT4
    generic map(
      INIT => X"55FF",
      LOC => "SLICE_X23Y11"
    )
    port map (
      ADR0 => trivium_state_FSM_FFd1_5014,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => trivium_state_FSM_FFd2_5015,
      O => trivium_s_reg_100_or0000
    );
  IV_10 : X_FF
    generic map(
      LOC => "SLICE_X0Y30",
      INIT => '0'
    )
    port map (
      I => IV_11_DYMUX_13217,
      CE => IV_11_CEINV_13213,
      CLK => IV_11_CLKINV_13214,
      SET => GND,
      RST => IV_11_SRINV_13215,
      O => IV(10)
    );
  IV_11 : X_FF
    generic map(
      LOC => "SLICE_X0Y30",
      INIT => '0'
    )
    port map (
      I => IV_11_DXMUX_13226,
      CE => IV_11_CEINV_13213,
      CLK => IV_11_CLKINV_13214,
      SET => GND,
      RST => IV_11_SRINV_13215,
      O => IV(11)
    );
  IV_20 : X_FF
    generic map(
      LOC => "SLICE_X3Y39",
      INIT => '0'
    )
    port map (
      I => IV_21_DYMUX_13245,
      CE => IV_21_CEINV_13241,
      CLK => IV_21_CLKINV_13242,
      SET => GND,
      RST => IV_21_SRINV_13243,
      O => IV(20)
    );
  IV_21 : X_FF
    generic map(
      LOC => "SLICE_X3Y39",
      INIT => '0'
    )
    port map (
      I => IV_21_DXMUX_13254,
      CE => IV_21_CEINV_13241,
      CLK => IV_21_CLKINV_13242,
      SET => GND,
      RST => IV_21_SRINV_13243,
      O => IV(21)
    );
  IV_12 : X_FF
    generic map(
      LOC => "SLICE_X2Y36",
      INIT => '0'
    )
    port map (
      I => IV_13_DYMUX_13273,
      CE => IV_13_CEINV_13269,
      CLK => IV_13_CLKINV_13270,
      SET => GND,
      RST => IV_13_SRINV_13271,
      O => IV(12)
    );
  IV_13 : X_FF
    generic map(
      LOC => "SLICE_X2Y36",
      INIT => '0'
    )
    port map (
      I => IV_13_DXMUX_13282,
      CE => IV_13_CEINV_13269,
      CLK => IV_13_CLKINV_13270,
      SET => GND,
      RST => IV_13_SRINV_13271,
      O => IV(13)
    );
  IV_30 : X_FF
    generic map(
      LOC => "SLICE_X13Y40",
      INIT => '0'
    )
    port map (
      I => IV_31_DYMUX_13301,
      CE => IV_31_CEINV_13297,
      CLK => IV_31_CLKINV_13298,
      SET => GND,
      RST => IV_31_SRINV_13299,
      O => IV(30)
    );
  IV_31 : X_FF
    generic map(
      LOC => "SLICE_X13Y40",
      INIT => '0'
    )
    port map (
      I => IV_31_DXMUX_13310,
      CE => IV_31_CEINV_13297,
      CLK => IV_31_CLKINV_13298,
      SET => GND,
      RST => IV_31_SRINV_13299,
      O => IV(31)
    );
  IV_22 : X_FF
    generic map(
      LOC => "SLICE_X3Y37",
      INIT => '0'
    )
    port map (
      I => IV_23_DYMUX_13329,
      CE => IV_23_CEINV_13325,
      CLK => IV_23_CLKINV_13326,
      SET => GND,
      RST => IV_23_SRINV_13327,
      O => IV(22)
    );
  IV_23 : X_FF
    generic map(
      LOC => "SLICE_X3Y37",
      INIT => '0'
    )
    port map (
      I => IV_23_DXMUX_13338,
      CE => IV_23_CEINV_13325,
      CLK => IV_23_CLKINV_13326,
      SET => GND,
      RST => IV_23_SRINV_13327,
      O => IV(23)
    );
  IV_14 : X_FF
    generic map(
      LOC => "SLICE_X1Y30",
      INIT => '0'
    )
    port map (
      I => IV_15_DYMUX_13357,
      CE => IV_15_CEINV_13353,
      CLK => IV_15_CLKINV_13354,
      SET => GND,
      RST => IV_15_SRINV_13355,
      O => IV(14)
    );
  IV_15 : X_FF
    generic map(
      LOC => "SLICE_X1Y30",
      INIT => '0'
    )
    port map (
      I => IV_15_DXMUX_13366,
      CE => IV_15_CEINV_13353,
      CLK => IV_15_CLKINV_13354,
      SET => GND,
      RST => IV_15_SRINV_13355,
      O => IV(15)
    );
  IV_40 : X_FF
    generic map(
      LOC => "SLICE_X24Y37",
      INIT => '0'
    )
    port map (
      I => IV_41_DYMUX_13385,
      CE => IV_41_CEINV_13381,
      CLK => IV_41_CLKINV_13382,
      SET => GND,
      RST => IV_41_SRINV_13383,
      O => IV(40)
    );
  IV_41 : X_FF
    generic map(
      LOC => "SLICE_X24Y37",
      INIT => '0'
    )
    port map (
      I => IV_41_DXMUX_13394,
      CE => IV_41_CEINV_13381,
      CLK => IV_41_CLKINV_13382,
      SET => GND,
      RST => IV_41_SRINV_13383,
      O => IV(41)
    );
  IV_32 : X_FF
    generic map(
      LOC => "SLICE_X12Y36",
      INIT => '0'
    )
    port map (
      I => IV_33_DYMUX_13413,
      CE => IV_33_CEINV_13409,
      CLK => IV_33_CLKINV_13410,
      SET => GND,
      RST => IV_33_SRINV_13411,
      O => IV(32)
    );
  IV_33 : X_FF
    generic map(
      LOC => "SLICE_X12Y36",
      INIT => '0'
    )
    port map (
      I => IV_33_DXMUX_13422,
      CE => IV_33_CEINV_13409,
      CLK => IV_33_CLKINV_13410,
      SET => GND,
      RST => IV_33_SRINV_13411,
      O => IV(33)
    );
  IV_24 : X_FF
    generic map(
      LOC => "SLICE_X12Y35",
      INIT => '0'
    )
    port map (
      I => IV_25_DYMUX_13441,
      CE => IV_25_CEINV_13437,
      CLK => IV_25_CLKINV_13438,
      SET => GND,
      RST => IV_25_SRINV_13439,
      O => IV(24)
    );
  IV_25 : X_FF
    generic map(
      LOC => "SLICE_X12Y35",
      INIT => '0'
    )
    port map (
      I => IV_25_DXMUX_13450,
      CE => IV_25_CEINV_13437,
      CLK => IV_25_CLKINV_13438,
      SET => GND,
      RST => IV_25_SRINV_13439,
      O => IV(25)
    );
  IV_16 : X_FF
    generic map(
      LOC => "SLICE_X3Y35",
      INIT => '0'
    )
    port map (
      I => IV_17_DYMUX_13469,
      CE => IV_17_CEINV_13465,
      CLK => IV_17_CLKINV_13466,
      SET => GND,
      RST => IV_17_SRINV_13467,
      O => IV(16)
    );
  IV_17 : X_FF
    generic map(
      LOC => "SLICE_X3Y35",
      INIT => '0'
    )
    port map (
      I => IV_17_DXMUX_13478,
      CE => IV_17_CEINV_13465,
      CLK => IV_17_CLKINV_13466,
      SET => GND,
      RST => IV_17_SRINV_13467,
      O => IV(17)
    );
  IV_50 : X_FF
    generic map(
      LOC => "SLICE_X24Y35",
      INIT => '0'
    )
    port map (
      I => IV_51_DYMUX_13497,
      CE => IV_51_CEINV_13493,
      CLK => IV_51_CLKINV_13494,
      SET => GND,
      RST => IV_51_SRINV_13495,
      O => IV(50)
    );
  IV_51 : X_FF
    generic map(
      LOC => "SLICE_X24Y35",
      INIT => '0'
    )
    port map (
      I => IV_51_DXMUX_13506,
      CE => IV_51_CEINV_13493,
      CLK => IV_51_CLKINV_13494,
      SET => GND,
      RST => IV_51_SRINV_13495,
      O => IV(51)
    );
  IV_42 : X_FF
    generic map(
      LOC => "SLICE_X21Y34",
      INIT => '0'
    )
    port map (
      I => IV_43_DYMUX_13525,
      CE => IV_43_CEINV_13521,
      CLK => IV_43_CLKINV_13522,
      SET => GND,
      RST => IV_43_SRINV_13523,
      O => IV(42)
    );
  IV_43 : X_FF
    generic map(
      LOC => "SLICE_X21Y34",
      INIT => '0'
    )
    port map (
      I => IV_43_DXMUX_13534,
      CE => IV_43_CEINV_13521,
      CLK => IV_43_CLKINV_13522,
      SET => GND,
      RST => IV_43_SRINV_13523,
      O => IV(43)
    );
  IV_34 : X_FF
    generic map(
      LOC => "SLICE_X12Y38",
      INIT => '0'
    )
    port map (
      I => IV_35_DYMUX_13553,
      CE => IV_35_CEINV_13549,
      CLK => IV_35_CLKINV_13550,
      SET => GND,
      RST => IV_35_SRINV_13551,
      O => IV(34)
    );
  IV_35 : X_FF
    generic map(
      LOC => "SLICE_X12Y38",
      INIT => '0'
    )
    port map (
      I => IV_35_DXMUX_13562,
      CE => IV_35_CEINV_13549,
      CLK => IV_35_CLKINV_13550,
      SET => GND,
      RST => IV_35_SRINV_13551,
      O => IV(35)
    );
  IV_26 : X_FF
    generic map(
      LOC => "SLICE_X6Y41",
      INIT => '0'
    )
    port map (
      I => IV_27_DYMUX_13581,
      CE => IV_27_CEINV_13577,
      CLK => IV_27_CLKINV_13578,
      SET => GND,
      RST => IV_27_SRINV_13579,
      O => IV(26)
    );
  IV_27 : X_FF
    generic map(
      LOC => "SLICE_X6Y41",
      INIT => '0'
    )
    port map (
      I => IV_27_DXMUX_13590,
      CE => IV_27_CEINV_13577,
      CLK => IV_27_CLKINV_13578,
      SET => GND,
      RST => IV_27_SRINV_13579,
      O => IV(27)
    );
  trivium_s_reg_23 : X_FF
    generic map(
      LOC => "SLICE_X12Y23",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_23_DXMUX_19736,
      CE => trivium_s_reg_23_CEINV_19730,
      CLK => trivium_s_reg_23_CLKINV_19731,
      SET => trivium_s_reg_23_FFX_SET,
      RST => trivium_s_reg_23_FFX_RSTAND_19743,
      O => trivium_s_reg_23_Q
    );
  trivium_s_reg_23_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X12Y23",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_23_and0001,
      O => trivium_s_reg_23_FFX_SET
    );
  trivium_s_reg_23_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X12Y23",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_23_and0000,
      O => trivium_s_reg_23_FFX_RSTAND_19743
    );
  trivium_s_reg_31 : X_FF
    generic map(
      LOC => "SLICE_X14Y26",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_31_DXMUX_19758,
      CE => trivium_s_reg_31_CEINV_19752,
      CLK => trivium_s_reg_31_CLKINV_19753,
      SET => trivium_s_reg_31_FFX_SET,
      RST => trivium_s_reg_31_FFX_RSTAND_19765,
      O => trivium_s_reg_31_Q
    );
  trivium_s_reg_31_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X14Y26",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_31_and0001,
      O => trivium_s_reg_31_FFX_SET
    );
  trivium_s_reg_31_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X14Y26",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_31_and0000,
      O => trivium_s_reg_31_FFX_RSTAND_19765
    );
  trivium_s_reg_16 : X_FF
    generic map(
      LOC => "SLICE_X3Y13",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_16_DXMUX_19780,
      CE => trivium_s_reg_16_CEINV_19774,
      CLK => trivium_s_reg_16_CLKINV_19775,
      SET => trivium_s_reg_16_FFX_SET,
      RST => trivium_s_reg_16_FFX_RSTAND_19787,
      O => trivium_s_reg_16_Q
    );
  trivium_s_reg_16_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X3Y13",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_16_and0001,
      O => trivium_s_reg_16_FFX_SET
    );
  trivium_s_reg_16_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X3Y13",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_16_and0000,
      O => trivium_s_reg_16_FFX_RSTAND_19787
    );
  trivium_s_reg_24 : X_FF
    generic map(
      LOC => "SLICE_X13Y21",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_24_DXMUX_19802,
      CE => trivium_s_reg_24_CEINV_19796,
      CLK => trivium_s_reg_24_CLKINV_19797,
      SET => trivium_s_reg_24_FFX_SET,
      RST => trivium_s_reg_24_FFX_RSTAND_19809,
      O => trivium_s_reg_24_Q
    );
  trivium_s_reg_24_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X13Y21",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_24_and0001,
      O => trivium_s_reg_24_FFX_SET
    );
  trivium_s_reg_24_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X13Y21",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_24_and0000,
      O => trivium_s_reg_24_FFX_RSTAND_19809
    );
  trivium_s_reg_32 : X_FF
    generic map(
      LOC => "SLICE_X15Y26",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_32_DXMUX_19824,
      CE => trivium_s_reg_32_CEINV_19818,
      CLK => trivium_s_reg_32_CLKINV_19819,
      SET => trivium_s_reg_32_FFX_SET,
      RST => trivium_s_reg_32_FFX_RSTAND_19831,
      O => trivium_s_reg_32_Q
    );
  trivium_s_reg_32_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X15Y26",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_32_and0001,
      O => trivium_s_reg_32_FFX_SET
    );
  trivium_s_reg_32_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X15Y26",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_32_and0000,
      O => trivium_s_reg_32_FFX_RSTAND_19831
    );
  trivium_s_reg_40 : X_FF
    generic map(
      LOC => "SLICE_X14Y32",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_40_DXMUX_19846,
      CE => trivium_s_reg_40_CEINV_19840,
      CLK => trivium_s_reg_40_CLKINV_19841,
      SET => trivium_s_reg_40_FFX_SET,
      RST => trivium_s_reg_40_FFX_RSTAND_19853,
      O => trivium_s_reg_40_Q
    );
  trivium_s_reg_40_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X14Y32",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_40_and0001,
      O => trivium_s_reg_40_FFX_SET
    );
  trivium_s_reg_40_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X14Y32",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_40_and0000,
      O => trivium_s_reg_40_FFX_RSTAND_19853
    );
  trivium_s_reg_17 : X_FF
    generic map(
      LOC => "SLICE_X3Y11",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_17_DXMUX_19868,
      CE => trivium_s_reg_17_CEINV_19862,
      CLK => trivium_s_reg_17_CLKINV_19863,
      SET => trivium_s_reg_17_FFX_SET,
      RST => trivium_s_reg_17_FFX_RSTAND_19875,
      O => trivium_s_reg_17_Q
    );
  trivium_s_reg_17_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X3Y11",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_17_and0001,
      O => trivium_s_reg_17_FFX_SET
    );
  trivium_s_reg_17_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X3Y11",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_17_and0000,
      O => trivium_s_reg_17_FFX_RSTAND_19875
    );
  trivium_s_reg_25 : X_FF
    generic map(
      LOC => "SLICE_X14Y20",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_25_DXMUX_19890,
      CE => trivium_s_reg_25_CEINV_19884,
      CLK => trivium_s_reg_25_CLKINV_19885,
      SET => trivium_s_reg_25_FFX_SET,
      RST => trivium_s_reg_25_FFX_RSTAND_19897,
      O => trivium_s_reg_25_Q
    );
  trivium_s_reg_25_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X14Y20",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_25_and0001,
      O => trivium_s_reg_25_FFX_SET
    );
  trivium_s_reg_25_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X14Y20",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_25_and0000,
      O => trivium_s_reg_25_FFX_RSTAND_19897
    );
  trivium_s_reg_33 : X_FF
    generic map(
      LOC => "SLICE_X16Y25",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_33_DXMUX_19912,
      CE => trivium_s_reg_33_CEINV_19906,
      CLK => trivium_s_reg_33_CLKINV_19907,
      SET => trivium_s_reg_33_FFX_SET,
      RST => trivium_s_reg_33_FFX_RSTAND_19919,
      O => trivium_s_reg_33_Q
    );
  trivium_s_reg_33_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X16Y25",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_33_and0001,
      O => trivium_s_reg_33_FFX_SET
    );
  trivium_s_reg_33_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X16Y25",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_33_and0000,
      O => trivium_s_reg_33_FFX_RSTAND_19919
    );
  trivium_s_reg_41 : X_FF
    generic map(
      LOC => "SLICE_X15Y32",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_41_DXMUX_19934,
      CE => trivium_s_reg_41_CEINV_19928,
      CLK => trivium_s_reg_41_CLKINV_19929,
      SET => trivium_s_reg_41_FFX_SET,
      RST => trivium_s_reg_41_FFX_RSTAND_19941,
      O => trivium_s_reg_41_Q
    );
  trivium_s_reg_41_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X15Y32",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_41_and0001,
      O => trivium_s_reg_41_FFX_SET
    );
  trivium_s_reg_41_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X15Y32",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_41_and0000,
      O => trivium_s_reg_41_FFX_RSTAND_19941
    );
  trivium_s_reg_18 : X_FF
    generic map(
      LOC => "SLICE_X3Y10",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_18_DXMUX_19956,
      CE => trivium_s_reg_18_CEINV_19950,
      CLK => trivium_s_reg_18_CLKINV_19951,
      SET => trivium_s_reg_18_FFX_SET,
      RST => trivium_s_reg_18_FFX_RSTAND_19963,
      O => trivium_s_reg_18_Q
    );
  trivium_s_reg_18_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X3Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_18_and0001,
      O => trivium_s_reg_18_FFX_SET
    );
  trivium_s_reg_18_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X3Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_18_and0000,
      O => trivium_s_reg_18_FFX_RSTAND_19963
    );
  trivium_s_reg_26 : X_FF
    generic map(
      LOC => "SLICE_X15Y20",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_26_DXMUX_19978,
      CE => trivium_s_reg_26_CEINV_19972,
      CLK => trivium_s_reg_26_CLKINV_19973,
      SET => trivium_s_reg_26_FFX_SET,
      RST => trivium_s_reg_26_FFX_RSTAND_19985,
      O => trivium_s_reg_26_Q
    );
  trivium_s_reg_26_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X15Y20",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_26_and0001,
      O => trivium_s_reg_26_FFX_SET
    );
  trivium_s_reg_26_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X15Y20",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_26_and0000,
      O => trivium_s_reg_26_FFX_RSTAND_19985
    );
  trivium_s_reg_34 : X_FF
    generic map(
      LOC => "SLICE_X16Y26",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_34_DXMUX_20000,
      CE => trivium_s_reg_34_CEINV_19994,
      CLK => trivium_s_reg_34_CLKINV_19995,
      SET => trivium_s_reg_34_FFX_SET,
      RST => trivium_s_reg_34_FFX_RSTAND_20007,
      O => trivium_s_reg_34_Q
    );
  trivium_s_reg_34_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X16Y26",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_34_and0001,
      O => trivium_s_reg_34_FFX_SET
    );
  trivium_s_reg_34_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X16Y26",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_34_and0000,
      O => trivium_s_reg_34_FFX_RSTAND_20007
    );
  trivium_s_reg_42 : X_FF
    generic map(
      LOC => "SLICE_X16Y32",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_42_DXMUX_20022,
      CE => trivium_s_reg_42_CEINV_20016,
      CLK => trivium_s_reg_42_CLKINV_20017,
      SET => trivium_s_reg_42_FFX_SET,
      RST => trivium_s_reg_42_FFX_RSTAND_20029,
      O => trivium_s_reg_42_Q
    );
  trivium_s_reg_42_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X16Y32",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_42_and0001,
      O => trivium_s_reg_42_FFX_SET
    );
  trivium_s_reg_42_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X16Y32",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_42_and0000,
      O => trivium_s_reg_42_FFX_RSTAND_20029
    );
  trivium_s_reg_50 : X_FF
    generic map(
      LOC => "SLICE_X22Y30",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_50_DXMUX_20044,
      CE => trivium_s_reg_50_CEINV_20038,
      CLK => trivium_s_reg_50_CLKINV_20039,
      SET => trivium_s_reg_50_FFX_SET,
      RST => trivium_s_reg_50_FFX_RSTAND_20051,
      O => trivium_s_reg_50_Q
    );
  trivium_s_reg_50_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X22Y30",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_50_and0001,
      O => trivium_s_reg_50_FFX_SET
    );
  trivium_s_reg_50_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X22Y30",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_50_and0000,
      O => trivium_s_reg_50_FFX_RSTAND_20051
    );
  trivium_s_reg_19 : X_FF
    generic map(
      LOC => "SLICE_X2Y19",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_19_DXMUX_20066,
      CE => trivium_s_reg_19_CEINV_20060,
      CLK => trivium_s_reg_19_CLKINV_20061,
      SET => trivium_s_reg_19_FFX_SET,
      RST => trivium_s_reg_19_FFX_RSTAND_20073,
      O => trivium_s_reg_19_Q
    );
  trivium_s_reg_19_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X2Y19",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_19_and0001,
      O => trivium_s_reg_19_FFX_SET
    );
  trivium_s_reg_19_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X2Y19",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_19_and0000,
      O => trivium_s_reg_19_FFX_RSTAND_20073
    );
  trivium_s_reg_27 : X_FF
    generic map(
      LOC => "SLICE_X14Y22",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_27_DXMUX_20088,
      CE => trivium_s_reg_27_CEINV_20082,
      CLK => trivium_s_reg_27_CLKINV_20083,
      SET => trivium_s_reg_27_FFX_SET,
      RST => trivium_s_reg_27_FFX_RSTAND_20095,
      O => trivium_s_reg_27_Q
    );
  trivium_s_reg_27_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X14Y22",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_27_and0001,
      O => trivium_s_reg_27_FFX_SET
    );
  trivium_s_reg_27_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X14Y22",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_27_and0000,
      O => trivium_s_reg_27_FFX_RSTAND_20095
    );
  trivium_s_reg_35 : X_FF
    generic map(
      LOC => "SLICE_X14Y28",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_35_DXMUX_20110,
      CE => trivium_s_reg_35_CEINV_20104,
      CLK => trivium_s_reg_35_CLKINV_20105,
      SET => trivium_s_reg_35_FFX_SET,
      RST => trivium_s_reg_35_FFX_RSTAND_20117,
      O => trivium_s_reg_35_Q
    );
  trivium_s_reg_35_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X14Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_35_and0001,
      O => trivium_s_reg_35_FFX_SET
    );
  trivium_s_reg_35_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X14Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_35_and0000,
      O => trivium_s_reg_35_FFX_RSTAND_20117
    );
  trivium_s_reg_43 : X_FF
    generic map(
      LOC => "SLICE_X17Y34",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_43_DXMUX_20132,
      CE => trivium_s_reg_43_CEINV_20126,
      CLK => trivium_s_reg_43_CLKINV_20127,
      SET => trivium_s_reg_43_FFX_SET,
      RST => trivium_s_reg_43_FFX_RSTAND_20139,
      O => trivium_s_reg_43_Q
    );
  trivium_s_reg_43_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X17Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_43_and0001,
      O => trivium_s_reg_43_FFX_SET
    );
  trivium_s_reg_43_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X17Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_43_and0000,
      O => trivium_s_reg_43_FFX_RSTAND_20139
    );
  trivium_s_reg_51 : X_FF
    generic map(
      LOC => "SLICE_X22Y32",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_51_DXMUX_20154,
      CE => trivium_s_reg_51_CEINV_20148,
      CLK => trivium_s_reg_51_CLKINV_20149,
      SET => trivium_s_reg_51_FFX_SET,
      RST => trivium_s_reg_51_FFX_RSTAND_20161,
      O => trivium_s_reg_51_Q
    );
  trivium_s_reg_51_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X22Y32",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_51_and0001,
      O => trivium_s_reg_51_FFX_SET
    );
  trivium_s_reg_51_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X22Y32",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_51_and0000,
      O => trivium_s_reg_51_FFX_RSTAND_20161
    );
  trivium_s_reg_28 : X_FF
    generic map(
      LOC => "SLICE_X14Y24",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_28_DXMUX_20176,
      CE => trivium_s_reg_28_CEINV_20170,
      CLK => trivium_s_reg_28_CLKINV_20171,
      SET => trivium_s_reg_28_FFX_SET,
      RST => trivium_s_reg_28_FFX_RSTAND_20183,
      O => trivium_s_reg_28_Q
    );
  trivium_s_reg_28_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X14Y24",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_28_and0001,
      O => trivium_s_reg_28_FFX_SET
    );
  trivium_s_reg_28_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X14Y24",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_28_and0000,
      O => trivium_s_reg_28_FFX_RSTAND_20183
    );
  trivium_s_reg_36 : X_FF
    generic map(
      LOC => "SLICE_X14Y30",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_36_DXMUX_20198,
      CE => trivium_s_reg_36_CEINV_20192,
      CLK => trivium_s_reg_36_CLKINV_20193,
      SET => trivium_s_reg_36_FFX_SET,
      RST => trivium_s_reg_36_FFX_RSTAND_20205,
      O => trivium_s_reg_36_Q
    );
  trivium_s_reg_36_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X14Y30",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_36_and0001,
      O => trivium_s_reg_36_FFX_SET
    );
  trivium_s_reg_36_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X14Y30",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_36_and0000,
      O => trivium_s_reg_36_FFX_RSTAND_20205
    );
  trivium_s_reg_44 : X_FF
    generic map(
      LOC => "SLICE_X19Y34",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_44_DXMUX_20220,
      CE => trivium_s_reg_44_CEINV_20214,
      CLK => trivium_s_reg_44_CLKINV_20215,
      SET => trivium_s_reg_44_FFX_SET,
      RST => trivium_s_reg_44_FFX_RSTAND_20227,
      O => trivium_s_reg_44_Q
    );
  trivium_s_reg_44_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X19Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_44_and0001,
      O => trivium_s_reg_44_FFX_SET
    );
  trivium_s_reg_44_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X19Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_44_and0000,
      O => trivium_s_reg_44_FFX_RSTAND_20227
    );
  trivium_s_reg_52 : X_FF
    generic map(
      LOC => "SLICE_X23Y32",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_52_DXMUX_20242,
      CE => trivium_s_reg_52_CEINV_20236,
      CLK => trivium_s_reg_52_CLKINV_20237,
      SET => trivium_s_reg_52_FFX_SET,
      RST => trivium_s_reg_52_FFX_RSTAND_20249,
      O => trivium_s_reg_52_Q
    );
  trivium_s_reg_52_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X23Y32",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_52_and0001,
      O => trivium_s_reg_52_FFX_SET
    );
  trivium_s_reg_52_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X23Y32",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_52_and0000,
      O => trivium_s_reg_52_FFX_RSTAND_20249
    );
  trivium_s_reg_60 : X_FF
    generic map(
      LOC => "SLICE_X20Y24",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_60_DXMUX_20264,
      CE => trivium_s_reg_60_CEINV_20258,
      CLK => trivium_s_reg_60_CLKINV_20259,
      SET => trivium_s_reg_60_FFX_SET,
      RST => trivium_s_reg_60_FFX_RSTAND_20271,
      O => trivium_s_reg_60_Q
    );
  trivium_s_reg_60_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X20Y24",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_60_and0001,
      O => trivium_s_reg_60_FFX_SET
    );
  trivium_s_reg_60_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X20Y24",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_60_and0000,
      O => trivium_s_reg_60_FFX_RSTAND_20271
    );
  trivium_s_reg_29 : X_FF
    generic map(
      LOC => "SLICE_X15Y27",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_29_DXMUX_20286,
      CE => trivium_s_reg_29_CEINV_20280,
      CLK => trivium_s_reg_29_CLKINV_20281,
      SET => trivium_s_reg_29_FFX_SET,
      RST => trivium_s_reg_29_FFX_RSTAND_20293,
      O => trivium_s_reg_29_Q
    );
  trivium_s_reg_29_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X15Y27",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_29_and0001,
      O => trivium_s_reg_29_FFX_SET
    );
  trivium_s_reg_29_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X15Y27",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_29_and0000,
      O => trivium_s_reg_29_FFX_RSTAND_20293
    );
  trivium_s_reg_37 : X_FF
    generic map(
      LOC => "SLICE_X13Y34",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_37_DXMUX_20308,
      CE => trivium_s_reg_37_CEINV_20302,
      CLK => trivium_s_reg_37_CLKINV_20303,
      SET => trivium_s_reg_37_FFX_SET,
      RST => trivium_s_reg_37_FFX_RSTAND_20315,
      O => trivium_s_reg_37_Q
    );
  trivium_s_reg_37_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X13Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_37_and0001,
      O => trivium_s_reg_37_FFX_SET
    );
  trivium_s_reg_37_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X13Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_37_and0000,
      O => trivium_s_reg_37_FFX_RSTAND_20315
    );
  trivium_s_reg_45 : X_FF
    generic map(
      LOC => "SLICE_X20Y34",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_45_DXMUX_20330,
      CE => trivium_s_reg_45_CEINV_20324,
      CLK => trivium_s_reg_45_CLKINV_20325,
      SET => trivium_s_reg_45_FFX_SET,
      RST => trivium_s_reg_45_FFX_RSTAND_20337,
      O => trivium_s_reg_45_Q
    );
  trivium_s_reg_45_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X20Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_45_and0001,
      O => trivium_s_reg_45_FFX_SET
    );
  trivium_s_reg_45_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X20Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_45_and0000,
      O => trivium_s_reg_45_FFX_RSTAND_20337
    );
  trivium_s_reg_53 : X_FF
    generic map(
      LOC => "SLICE_X22Y31",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_53_DXMUX_20352,
      CE => trivium_s_reg_53_CEINV_20346,
      CLK => trivium_s_reg_53_CLKINV_20347,
      SET => trivium_s_reg_53_FFX_SET,
      RST => trivium_s_reg_53_FFX_RSTAND_20359,
      O => trivium_s_reg_53_Q
    );
  trivium_s_reg_53_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X22Y31",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_53_and0001,
      O => trivium_s_reg_53_FFX_SET
    );
  trivium_s_reg_53_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X22Y31",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_53_and0000,
      O => trivium_s_reg_53_FFX_RSTAND_20359
    );
  trivium_s_reg_61 : X_FF
    generic map(
      LOC => "SLICE_X18Y23",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_61_DXMUX_20374,
      CE => trivium_s_reg_61_CEINV_20368,
      CLK => trivium_s_reg_61_CLKINV_20369,
      SET => trivium_s_reg_61_FFX_SET,
      RST => trivium_s_reg_61_FFX_RSTAND_20381,
      O => trivium_s_reg_61_Q
    );
  trivium_s_reg_61_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X18Y23",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_61_and0001,
      O => trivium_s_reg_61_FFX_SET
    );
  trivium_s_reg_61_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X18Y23",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_61_and0000,
      O => trivium_s_reg_61_FFX_RSTAND_20381
    );
  trivium_s_reg_70 : X_FF
    generic map(
      LOC => "SLICE_X14Y9",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_70_DXMUX_20396,
      CE => trivium_s_reg_70_CEINV_20390,
      CLK => trivium_s_reg_70_CLKINV_20391,
      SET => trivium_s_reg_70_FFX_SET,
      RST => trivium_s_reg_70_FFX_RSTAND_20403,
      O => trivium_s_reg_70_Q
    );
  trivium_s_reg_70_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X14Y9",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_70_and0001,
      O => trivium_s_reg_70_FFX_SET
    );
  trivium_s_reg_70_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X14Y9",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_70_and0000,
      O => trivium_s_reg_70_FFX_RSTAND_20403
    );
  trivium_s_reg_46 : X_FF
    generic map(
      LOC => "SLICE_X18Y34",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_46_DXMUX_20440,
      CE => trivium_s_reg_46_CEINV_20434,
      CLK => trivium_s_reg_46_CLKINV_20435,
      SET => trivium_s_reg_46_FFX_SET,
      RST => trivium_s_reg_46_FFX_RSTAND_20447,
      O => trivium_s_reg_46_Q
    );
  trivium_s_reg_46_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X18Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_46_and0001,
      O => trivium_s_reg_46_FFX_SET
    );
  trivium_s_reg_46_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X18Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_46_and0000,
      O => trivium_s_reg_46_FFX_RSTAND_20447
    );
  IV_53 : X_FF
    generic map(
      LOC => "SLICE_X26Y35",
      INIT => '0'
    )
    port map (
      I => IV_53_DXMUX_13674,
      CE => IV_53_CEINV_13661,
      CLK => IV_53_CLKINV_13662,
      SET => GND,
      RST => IV_53_SRINV_13663,
      O => IV(53)
    );
  IV_44 : X_FF
    generic map(
      LOC => "SLICE_X22Y35",
      INIT => '0'
    )
    port map (
      I => IV_45_DYMUX_13693,
      CE => IV_45_CEINV_13689,
      CLK => IV_45_CLKINV_13690,
      SET => GND,
      RST => IV_45_SRINV_13691,
      O => IV(44)
    );
  IV_45 : X_FF
    generic map(
      LOC => "SLICE_X22Y35",
      INIT => '0'
    )
    port map (
      I => IV_45_DXMUX_13702,
      CE => IV_45_CEINV_13689,
      CLK => IV_45_CLKINV_13690,
      SET => GND,
      RST => IV_45_SRINV_13691,
      O => IV(45)
    );
  IV_36 : X_FF
    generic map(
      LOC => "SLICE_X12Y40",
      INIT => '0'
    )
    port map (
      I => IV_37_DYMUX_13721,
      CE => IV_37_CEINV_13717,
      CLK => IV_37_CLKINV_13718,
      SET => GND,
      RST => IV_37_SRINV_13719,
      O => IV(36)
    );
  IV_37 : X_FF
    generic map(
      LOC => "SLICE_X12Y40",
      INIT => '0'
    )
    port map (
      I => IV_37_DXMUX_13730,
      CE => IV_37_CEINV_13717,
      CLK => IV_37_CLKINV_13718,
      SET => GND,
      RST => IV_37_SRINV_13719,
      O => IV(37)
    );
  IV_28 : X_FF
    generic map(
      LOC => "SLICE_X9Y41",
      INIT => '0'
    )
    port map (
      I => IV_29_DYMUX_13749,
      CE => IV_29_CEINV_13745,
      CLK => IV_29_CLKINV_13746,
      SET => GND,
      RST => IV_29_SRINV_13747,
      O => IV(28)
    );
  IV_29 : X_FF
    generic map(
      LOC => "SLICE_X9Y41",
      INIT => '0'
    )
    port map (
      I => IV_29_DXMUX_13758,
      CE => IV_29_CEINV_13745,
      CLK => IV_29_CLKINV_13746,
      SET => GND,
      RST => IV_29_SRINV_13747,
      O => IV(29)
    );
  IV_70 : X_FF
    generic map(
      LOC => "SLICE_X25Y30",
      INIT => '0'
    )
    port map (
      I => IV_71_DYMUX_13777,
      CE => IV_71_CEINV_13773,
      CLK => IV_71_CLKINV_13774,
      SET => GND,
      RST => IV_71_SRINV_13775,
      O => IV(70)
    );
  IV_71 : X_FF
    generic map(
      LOC => "SLICE_X25Y30",
      INIT => '0'
    )
    port map (
      I => IV_71_DXMUX_13786,
      CE => IV_71_CEINV_13773,
      CLK => IV_71_CLKINV_13774,
      SET => GND,
      RST => IV_71_SRINV_13775,
      O => IV(71)
    );
  IV_62 : X_FF
    generic map(
      LOC => "SLICE_X28Y36",
      INIT => '0'
    )
    port map (
      I => IV_63_DYMUX_13805,
      CE => IV_63_CEINV_13801,
      CLK => IV_63_CLKINV_13802,
      SET => GND,
      RST => IV_63_SRINV_13803,
      O => IV(62)
    );
  IV_63 : X_FF
    generic map(
      LOC => "SLICE_X28Y36",
      INIT => '0'
    )
    port map (
      I => IV_63_DXMUX_13814,
      CE => IV_63_CEINV_13801,
      CLK => IV_63_CLKINV_13802,
      SET => GND,
      RST => IV_63_SRINV_13803,
      O => IV(63)
    );
  IV_54 : X_FF
    generic map(
      LOC => "SLICE_X28Y41",
      INIT => '0'
    )
    port map (
      I => IV_55_DYMUX_13833,
      CE => IV_55_CEINV_13829,
      CLK => IV_55_CLKINV_13830,
      SET => GND,
      RST => IV_55_SRINV_13831,
      O => IV(54)
    );
  IV_55 : X_FF
    generic map(
      LOC => "SLICE_X28Y41",
      INIT => '0'
    )
    port map (
      I => IV_55_DXMUX_13842,
      CE => IV_55_CEINV_13829,
      CLK => IV_55_CLKINV_13830,
      SET => GND,
      RST => IV_55_SRINV_13831,
      O => IV(55)
    );
  IV_46 : X_FF
    generic map(
      LOC => "SLICE_X25Y42",
      INIT => '0'
    )
    port map (
      I => IV_47_DYMUX_13861,
      CE => IV_47_CEINV_13857,
      CLK => IV_47_CLKINV_13858,
      SET => GND,
      RST => IV_47_SRINV_13859,
      O => IV(46)
    );
  IV_47 : X_FF
    generic map(
      LOC => "SLICE_X25Y42",
      INIT => '0'
    )
    port map (
      I => IV_47_DXMUX_13870,
      CE => IV_47_CEINV_13857,
      CLK => IV_47_CLKINV_13858,
      SET => GND,
      RST => IV_47_SRINV_13859,
      O => IV(47)
    );
  IV_38 : X_FF
    generic map(
      LOC => "SLICE_X25Y43",
      INIT => '0'
    )
    port map (
      I => IV_39_DYMUX_13889,
      CE => IV_39_CEINV_13885,
      CLK => IV_39_CLKINV_13886,
      SET => GND,
      RST => IV_39_SRINV_13887,
      O => IV(38)
    );
  IV_39 : X_FF
    generic map(
      LOC => "SLICE_X25Y43",
      INIT => '0'
    )
    port map (
      I => IV_39_DXMUX_13898,
      CE => IV_39_CEINV_13885,
      CLK => IV_39_CLKINV_13886,
      SET => GND,
      RST => IV_39_SRINV_13887,
      O => IV(39)
    );
  IV_72 : X_FF
    generic map(
      LOC => "SLICE_X29Y32",
      INIT => '0'
    )
    port map (
      I => IV_73_DYMUX_13917,
      CE => IV_73_CEINV_13913,
      CLK => IV_73_CLKINV_13914,
      SET => GND,
      RST => IV_73_SRINV_13915,
      O => IV(72)
    );
  IV_73 : X_FF
    generic map(
      LOC => "SLICE_X29Y32",
      INIT => '0'
    )
    port map (
      I => IV_73_DXMUX_13926,
      CE => IV_73_CEINV_13913,
      CLK => IV_73_CLKINV_13914,
      SET => GND,
      RST => IV_73_SRINV_13915,
      O => IV(73)
    );
  IV_64 : X_FF
    generic map(
      LOC => "SLICE_X31Y38",
      INIT => '0'
    )
    port map (
      I => IV_65_DYMUX_13945,
      CE => IV_65_CEINV_13941,
      CLK => IV_65_CLKINV_13942,
      SET => GND,
      RST => IV_65_SRINV_13943,
      O => IV(64)
    );
  IV_65 : X_FF
    generic map(
      LOC => "SLICE_X31Y38",
      INIT => '0'
    )
    port map (
      I => IV_65_DXMUX_13954,
      CE => IV_65_CEINV_13941,
      CLK => IV_65_CLKINV_13942,
      SET => GND,
      RST => IV_65_SRINV_13943,
      O => IV(65)
    );
  IV_56 : X_FF
    generic map(
      LOC => "SLICE_X29Y40",
      INIT => '0'
    )
    port map (
      I => IV_57_DYMUX_13973,
      CE => IV_57_CEINV_13969,
      CLK => IV_57_CLKINV_13970,
      SET => GND,
      RST => IV_57_SRINV_13971,
      O => IV(56)
    );
  IV_57 : X_FF
    generic map(
      LOC => "SLICE_X29Y40",
      INIT => '0'
    )
    port map (
      I => IV_57_DXMUX_13982,
      CE => IV_57_CEINV_13969,
      CLK => IV_57_CLKINV_13970,
      SET => GND,
      RST => IV_57_SRINV_13971,
      O => IV(57)
    );
  IV_48 : X_FF
    generic map(
      LOC => "SLICE_X27Y40",
      INIT => '0'
    )
    port map (
      I => IV_49_DYMUX_14001,
      CE => IV_49_CEINV_13997,
      CLK => IV_49_CLKINV_13998,
      SET => GND,
      RST => IV_49_SRINV_13999,
      O => IV(48)
    );
  IV_49 : X_FF
    generic map(
      LOC => "SLICE_X27Y40",
      INIT => '0'
    )
    port map (
      I => IV_49_DXMUX_14010,
      CE => IV_49_CEINV_13997,
      CLK => IV_49_CLKINV_13998,
      SET => GND,
      RST => IV_49_SRINV_13999,
      O => IV(49)
    );
  IV_74 : X_FF
    generic map(
      LOC => "SLICE_X25Y29",
      INIT => '0'
    )
    port map (
      I => IV_75_DYMUX_14029,
      CE => IV_75_CEINV_14025,
      CLK => IV_75_CLKINV_14026,
      SET => GND,
      RST => IV_75_SRINV_14027,
      O => IV(74)
    );
  IV_75 : X_FF
    generic map(
      LOC => "SLICE_X25Y29",
      INIT => '0'
    )
    port map (
      I => IV_75_DXMUX_14038,
      CE => IV_75_CEINV_14025,
      CLK => IV_75_CLKINV_14026,
      SET => GND,
      RST => IV_75_SRINV_14027,
      O => IV(75)
    );
  IV_66 : X_FF
    generic map(
      LOC => "SLICE_X26Y30",
      INIT => '0'
    )
    port map (
      I => IV_67_DYMUX_14057,
      CE => IV_67_CEINV_14053,
      CLK => IV_67_CLKINV_14054,
      SET => GND,
      RST => IV_67_SRINV_14055,
      O => IV(66)
    );
  IV_67 : X_FF
    generic map(
      LOC => "SLICE_X26Y30",
      INIT => '0'
    )
    port map (
      I => IV_67_DXMUX_14066,
      CE => IV_67_CEINV_14053,
      CLK => IV_67_CLKINV_14054,
      SET => GND,
      RST => IV_67_SRINV_14055,
      O => IV(67)
    );
  IV_58 : X_FF
    generic map(
      LOC => "SLICE_X27Y34",
      INIT => '0'
    )
    port map (
      I => IV_59_DYMUX_14085,
      CE => IV_59_CEINV_14081,
      CLK => IV_59_CLKINV_14082,
      SET => GND,
      RST => IV_59_SRINV_14083,
      O => IV(58)
    );
  IV_59 : X_FF
    generic map(
      LOC => "SLICE_X27Y34",
      INIT => '0'
    )
    port map (
      I => IV_59_DXMUX_14094,
      CE => IV_59_CEINV_14081,
      CLK => IV_59_CLKINV_14082,
      SET => GND,
      RST => IV_59_SRINV_14083,
      O => IV(59)
    );
  IV_76 : X_FF
    generic map(
      LOC => "SLICE_X23Y24",
      INIT => '0'
    )
    port map (
      I => IV_77_DYMUX_14113,
      CE => IV_77_CEINV_14109,
      CLK => IV_77_CLKINV_14110,
      SET => GND,
      RST => IV_77_SRINV_14111,
      O => IV(76)
    );
  IV_77 : X_FF
    generic map(
      LOC => "SLICE_X23Y24",
      INIT => '0'
    )
    port map (
      I => IV_77_DXMUX_14122,
      CE => IV_77_CEINV_14109,
      CLK => IV_77_CLKINV_14110,
      SET => GND,
      RST => IV_77_SRINV_14111,
      O => IV(77)
    );
  IV_68 : X_FF
    generic map(
      LOC => "SLICE_X23Y28",
      INIT => '0'
    )
    port map (
      I => IV_69_DYMUX_14141,
      CE => IV_69_CEINV_14137,
      CLK => IV_69_CLKINV_14138,
      SET => GND,
      RST => IV_69_SRINV_14139,
      O => IV(68)
    );
  IV_69 : X_FF
    generic map(
      LOC => "SLICE_X23Y28",
      INIT => '0'
    )
    port map (
      I => IV_69_DXMUX_14150,
      CE => IV_69_CEINV_14137,
      CLK => IV_69_CLKINV_14138,
      SET => GND,
      RST => IV_69_SRINV_14139,
      O => IV(69)
    );
  IV_78 : X_FF
    generic map(
      LOC => "SLICE_X22Y22",
      INIT => '0'
    )
    port map (
      I => IV_79_DYMUX_14169,
      CE => IV_79_CEINV_14165,
      CLK => IV_79_CLKINV_14166,
      SET => GND,
      RST => IV_79_SRINV_14167,
      O => IV(78)
    );
  IV_79 : X_FF
    generic map(
      LOC => "SLICE_X22Y22",
      INIT => '0'
    )
    port map (
      I => IV_79_DXMUX_14178,
      CE => IV_79_CEINV_14165,
      CLK => IV_79_CLKINV_14166,
      SET => GND,
      RST => IV_79_SRINV_14167,
      O => IV(79)
    );
  trivium_s_reg_16_and00001 : X_LUT4
    generic map(
      INIT => X"3030",
      LOC => "SLICE_X2Y11"
    )
    port map (
      ADR0 => VCC,
      ADR1 => key(15),
      ADR2 => trivRst_4811,
      ADR3 => VCC,
      O => trivium_s_reg_16_and0000
    );
  trivium_s_reg_16_and00011 : X_LUT4
    generic map(
      INIT => X"C0C0",
      LOC => "SLICE_X2Y11"
    )
    port map (
      ADR0 => VCC,
      ADR1 => key(15),
      ADR2 => trivRst_4811,
      ADR3 => VCC,
      O => trivium_s_reg_16_and0001
    );
  trivium_s_reg_24_and00001 : X_LUT4
    generic map(
      INIT => X"2222",
      LOC => "SLICE_X14Y21"
    )
    port map (
      ADR0 => trivRst_4811,
      ADR1 => key(23),
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_s_reg_24_and0000
    );
  trivium_s_reg_24_and00011 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X14Y21"
    )
    port map (
      ADR0 => trivRst_4811,
      ADR1 => key(23),
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_s_reg_24_and0001
    );
  trivium_s_reg_32_and00001 : X_LUT4
    generic map(
      INIT => X"0F00",
      LOC => "SLICE_X17Y26"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => key(31),
      ADR3 => trivRst_4811,
      O => trivium_s_reg_32_and0000
    );
  trivium_s_reg_32_and00011 : X_LUT4
    generic map(
      INIT => X"F000",
      LOC => "SLICE_X17Y26"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => key(31),
      ADR3 => trivRst_4811,
      O => trivium_s_reg_32_and0001
    );
  trivium_s_reg_40_and00001 : X_LUT4
    generic map(
      INIT => X"00F0",
      LOC => "SLICE_X12Y32"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => trivRst_4811,
      ADR3 => key(39),
      O => trivium_s_reg_40_and0000
    );
  trivium_s_reg_40_and00011 : X_LUT4
    generic map(
      INIT => X"F000",
      LOC => "SLICE_X12Y32"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => trivRst_4811,
      ADR3 => key(39),
      O => trivium_s_reg_40_and0001
    );
  trivium_s_reg_101_and00001 : X_LUT4
    generic map(
      INIT => X"00CC",
      LOC => "SLICE_X0Y24"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivRst_4811,
      ADR2 => VCC,
      ADR3 => IV(7),
      O => trivium_s_reg_101_and0000
    );
  trivium_s_reg_101_and00011 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X0Y24"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivRst_4811,
      ADR2 => VCC,
      ADR3 => IV(7),
      O => trivium_s_reg_101_and0001
    );
  trivium_s_reg_3_and00001 : X_LUT4
    generic map(
      INIT => X"00AA",
      LOC => "SLICE_X2Y14"
    )
    port map (
      ADR0 => trivRst_4811,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => key(2),
      O => trivium_s_reg_3_and0000
    );
  trivium_s_reg_3_and00011 : X_LUT4
    generic map(
      INIT => X"AA00",
      LOC => "SLICE_X2Y14"
    )
    port map (
      ADR0 => trivRst_4811,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => key(2),
      O => trivium_s_reg_3_and0001
    );
  trivium_s_reg_169_and00001 : X_LUT4
    generic map(
      INIT => X"3300",
      LOC => "SLICE_X24Y26"
    )
    port map (
      ADR0 => VCC,
      ADR1 => IV(75),
      ADR2 => VCC,
      ADR3 => trivRst_4811,
      O => trivium_s_reg_169_and0000
    );
  trivium_s_reg_169_and00011 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X24Y26"
    )
    port map (
      ADR0 => VCC,
      ADR1 => IV(75),
      ADR2 => VCC,
      ADR3 => trivRst_4811,
      O => trivium_s_reg_169_and0001
    );
  skp_buf_prev : X_FF
    generic map(
      LOC => "SLICE_X21Y19",
      INIT => '0'
    )
    port map (
      I => skp_buf_prev_DYMUX_14361,
      CE => VCC,
      CLK => skp_buf_prev_CLKINV_14358,
      SET => GND,
      RST => skp_buf_prev_FFY_RSTAND_14366,
      O => skp_buf_prev_4969
    );
  skp_buf_prev_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X21Y19",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => skp_buf_prev_FFY_RSTAND_14366
    );
  trivium_s_reg_17_and00001 : X_LUT4
    generic map(
      INIT => X"5050",
      LOC => "SLICE_X2Y10"
    )
    port map (
      ADR0 => key(16),
      ADR1 => VCC,
      ADR2 => trivRst_4811,
      ADR3 => VCC,
      O => trivium_s_reg_17_and0000
    );
  trivium_s_reg_17_and00011 : X_LUT4
    generic map(
      INIT => X"A0A0",
      LOC => "SLICE_X2Y10"
    )
    port map (
      ADR0 => key(16),
      ADR1 => VCC,
      ADR2 => trivRst_4811,
      ADR3 => VCC,
      O => trivium_s_reg_17_and0001
    );
  trivium_s_reg_25_and00001 : X_LUT4
    generic map(
      INIT => X"3300",
      LOC => "SLICE_X15Y21"
    )
    port map (
      ADR0 => VCC,
      ADR1 => key(24),
      ADR2 => VCC,
      ADR3 => trivRst_4811,
      O => trivium_s_reg_25_and0000
    );
  trivium_s_reg_25_and00011 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X15Y21"
    )
    port map (
      ADR0 => VCC,
      ADR1 => key(24),
      ADR2 => VCC,
      ADR3 => trivRst_4811,
      O => trivium_s_reg_25_and0001
    );
  trivium_s_reg_33_and00001 : X_LUT4
    generic map(
      INIT => X"00CC",
      LOC => "SLICE_X17Y25"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivRst_4811,
      ADR2 => VCC,
      ADR3 => key(32),
      O => trivium_s_reg_33_and0000
    );
  trivium_s_reg_33_and00011 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X17Y25"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivRst_4811,
      ADR2 => VCC,
      ADR3 => key(32),
      O => trivium_s_reg_33_and0001
    );
  trivium_s_reg_41_and00001 : X_LUT4
    generic map(
      INIT => X"0A0A",
      LOC => "SLICE_X14Y33"
    )
    port map (
      ADR0 => trivRst_4811,
      ADR1 => VCC,
      ADR2 => key(40),
      ADR3 => VCC,
      O => trivium_s_reg_41_and0000
    );
  trivium_s_reg_41_and00011 : X_LUT4
    generic map(
      INIT => X"A0A0",
      LOC => "SLICE_X14Y33"
    )
    port map (
      ADR0 => trivRst_4811,
      ADR1 => VCC,
      ADR2 => key(40),
      ADR3 => VCC,
      O => trivium_s_reg_41_and0001
    );
  trivium_s_reg_102_and00001 : X_LUT4
    generic map(
      INIT => X"3300",
      LOC => "SLICE_X3Y27"
    )
    port map (
      ADR0 => VCC,
      ADR1 => IV(8),
      ADR2 => VCC,
      ADR3 => trivRst_4811,
      O => trivium_s_reg_102_and0000
    );
  trivium_s_reg_102_and00011 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X3Y27"
    )
    port map (
      ADR0 => VCC,
      ADR1 => IV(8),
      ADR2 => VCC,
      ADR3 => trivRst_4811,
      O => trivium_s_reg_102_and0001
    );
  key_2 : X_FF
    generic map(
      LOC => "SLICE_X3Y17",
      INIT => '0'
    )
    port map (
      I => key_3_DYMUX_14575,
      CE => key_3_CEINV_14571,
      CLK => key_3_CLKINV_14572,
      SET => GND,
      RST => key_3_SRINV_14573,
      O => key(2)
    );
  key_3 : X_FF
    generic map(
      LOC => "SLICE_X3Y17",
      INIT => '0'
    )
    port map (
      I => key_3_DXMUX_14584,
      CE => key_3_CEINV_14571,
      CLK => key_3_CLKINV_14572,
      SET => GND,
      RST => key_3_SRINV_14573,
      O => key(3)
    );
  key_4 : X_FF
    generic map(
      LOC => "SLICE_X2Y21",
      INIT => '0'
    )
    port map (
      I => key_5_DYMUX_14603,
      CE => key_5_CEINV_14599,
      CLK => key_5_CLKINV_14600,
      SET => GND,
      RST => key_5_SRINV_14601,
      O => key(4)
    );
  key_5 : X_FF
    generic map(
      LOC => "SLICE_X2Y21",
      INIT => '0'
    )
    port map (
      I => key_5_DXMUX_14612,
      CE => key_5_CEINV_14599,
      CLK => key_5_CLKINV_14600,
      SET => GND,
      RST => key_5_SRINV_14601,
      O => key(5)
    );
  key_6 : X_FF
    generic map(
      LOC => "SLICE_X1Y11",
      INIT => '0'
    )
    port map (
      I => key_7_DYMUX_14631,
      CE => key_7_CEINV_14627,
      CLK => key_7_CLKINV_14628,
      SET => GND,
      RST => key_7_SRINV_14629,
      O => key(6)
    );
  key_7 : X_FF
    generic map(
      LOC => "SLICE_X1Y11",
      INIT => '0'
    )
    port map (
      I => key_7_DXMUX_14640,
      CE => key_7_CEINV_14627,
      CLK => key_7_CLKINV_14628,
      SET => GND,
      RST => key_7_SRINV_14629,
      O => key(7)
    );
  key_8 : X_FF
    generic map(
      LOC => "SLICE_X6Y3",
      INIT => '0'
    )
    port map (
      I => key_9_DYMUX_14659,
      CE => key_9_CEINV_14655,
      CLK => key_9_CLKINV_14656,
      SET => GND,
      RST => key_9_SRINV_14657,
      O => key(8)
    );
  key_9 : X_FF
    generic map(
      LOC => "SLICE_X6Y3",
      INIT => '0'
    )
    port map (
      I => key_9_DXMUX_14668,
      CE => key_9_CEINV_14655,
      CLK => key_9_CLKINV_14656,
      SET => GND,
      RST => key_9_SRINV_14657,
      O => key(9)
    );
  trivium_z_reg_Buf_11 : X_FF
    generic map(
      LOC => "SLICE_X21Y15",
      INIT => '0'
    )
    port map (
      I => trivium_z_reg_Buf_12_DYMUX_14687,
      CE => trivium_z_reg_Buf_12_CEINV_14683,
      CLK => trivium_z_reg_Buf_12_CLKINV_14684,
      SET => GND,
      RST => trivium_z_reg_Buf_12_SRINV_14685,
      O => trivium_z_reg_Buf(11)
    );
  trivium_z_reg_Buf_12 : X_FF
    generic map(
      LOC => "SLICE_X21Y15",
      INIT => '0'
    )
    port map (
      I => trivium_z_reg_Buf_12_DXMUX_14696,
      CE => trivium_z_reg_Buf_12_CEINV_14683,
      CLK => trivium_z_reg_Buf_12_CLKINV_14684,
      SET => GND,
      RST => trivium_z_reg_Buf_12_SRINV_14685,
      O => trivium_z_reg_Buf(12)
    );
  trivium_z_reg_Buf_13 : X_FF
    generic map(
      LOC => "SLICE_X19Y14",
      INIT => '0'
    )
    port map (
      I => trivium_z_reg_Buf_14_DYMUX_14715,
      CE => trivium_z_reg_Buf_14_CEINV_14711,
      CLK => trivium_z_reg_Buf_14_CLKINV_14712,
      SET => GND,
      RST => trivium_z_reg_Buf_14_SRINV_14713,
      O => trivium_z_reg_Buf(13)
    );
  trivium_z_reg_Buf_14 : X_FF
    generic map(
      LOC => "SLICE_X19Y14",
      INIT => '0'
    )
    port map (
      I => trivium_z_reg_Buf_14_DXMUX_14724,
      CE => trivium_z_reg_Buf_14_CEINV_14711,
      CLK => trivium_z_reg_Buf_14_CLKINV_14712,
      SET => GND,
      RST => trivium_z_reg_Buf_14_SRINV_14713,
      O => trivium_z_reg_Buf(14)
    );
  trivium_s_reg_18_and00001 : X_LUT4
    generic map(
      INIT => X"4444",
      LOC => "SLICE_X3Y8"
    )
    port map (
      ADR0 => key(17),
      ADR1 => trivRst_4811,
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_s_reg_18_and0000
    );
  trivium_s_reg_18_and00011 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X3Y8"
    )
    port map (
      ADR0 => key(17),
      ADR1 => trivRst_4811,
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_s_reg_18_and0001
    );
  trivium_s_reg_26_and00001 : X_LUT4
    generic map(
      INIT => X"2222",
      LOC => "SLICE_X14Y19"
    )
    port map (
      ADR0 => trivRst_4811,
      ADR1 => key(25),
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_s_reg_26_and0000
    );
  trivium_s_reg_26_and00011 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X14Y19"
    )
    port map (
      ADR0 => trivRst_4811,
      ADR1 => key(25),
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_s_reg_26_and0001
    );
  trivium_s_reg_34_and00001 : X_LUT4
    generic map(
      INIT => X"5050",
      LOC => "SLICE_X16Y27"
    )
    port map (
      ADR0 => key(33),
      ADR1 => VCC,
      ADR2 => trivRst_4811,
      ADR3 => VCC,
      O => trivium_s_reg_34_and0000
    );
  trivium_s_reg_34_and00011 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X16Y27"
    )
    port map (
      ADR0 => key(33),
      ADR1 => trivRst_4811,
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_s_reg_34_and0001
    );
  trivium_s_reg_42_and00001 : X_LUT4
    generic map(
      INIT => X"0A0A",
      LOC => "SLICE_X16Y33"
    )
    port map (
      ADR0 => trivRst_4811,
      ADR1 => VCC,
      ADR2 => key(41),
      ADR3 => VCC,
      O => trivium_s_reg_42_and0000
    );
  trivium_s_reg_42_and00011 : X_LUT4
    generic map(
      INIT => X"A0A0",
      LOC => "SLICE_X16Y33"
    )
    port map (
      ADR0 => trivRst_4811,
      ADR1 => VCC,
      ADR2 => key(41),
      ADR3 => VCC,
      O => trivium_s_reg_42_and0001
    );
  trivium_s_reg_50_and00001 : X_LUT4
    generic map(
      INIT => X"00F0",
      LOC => "SLICE_X23Y30"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => trivRst_4811,
      ADR3 => key(49),
      O => trivium_s_reg_50_and0000
    );
  trivium_s_reg_50_and00011 : X_LUT4
    generic map(
      INIT => X"F000",
      LOC => "SLICE_X23Y30"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => trivRst_4811,
      ADR3 => key(49),
      O => trivium_s_reg_50_and0001
    );
  trivium_s_reg_103_and00001 : X_LUT4
    generic map(
      INIT => X"00CC",
      LOC => "SLICE_X3Y29"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivRst_4811,
      ADR2 => VCC,
      ADR3 => IV(9),
      O => trivium_s_reg_103_and0000
    );
  trivium_s_reg_103_and00011 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X3Y29"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivRst_4811,
      ADR2 => VCC,
      ADR3 => IV(9),
      O => trivium_s_reg_103_and0001
    );
  trivium_s_reg_111_and00001 : X_LUT4
    generic map(
      INIT => X"00F0",
      LOC => "SLICE_X2Y38"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => trivRst_4811,
      ADR3 => IV(17),
      O => trivium_s_reg_111_and0000
    );
  trivium_s_reg_111_and00011 : X_LUT4
    generic map(
      INIT => X"F000",
      LOC => "SLICE_X2Y38"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => trivRst_4811,
      ADR3 => IV(17),
      O => trivium_s_reg_111_and0001
    );
  trivium_s_reg_5_and00001 : X_LUT4
    generic map(
      INIT => X"5500",
      LOC => "SLICE_X0Y18"
    )
    port map (
      ADR0 => key(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => trivRst_4811,
      O => trivium_s_reg_5_and0000
    );
  trivium_s_reg_5_and00011 : X_LUT4
    generic map(
      INIT => X"AA00",
      LOC => "SLICE_X0Y18"
    )
    port map (
      ADR0 => key(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => trivRst_4811,
      O => trivium_s_reg_5_and0001
    );
  trivium_s_reg_19_and00001 : X_LUT4
    generic map(
      INIT => X"00AA",
      LOC => "SLICE_X2Y18"
    )
    port map (
      ADR0 => trivRst_4811,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => key(18),
      O => trivium_s_reg_19_and0000
    );
  trivium_s_reg_19_and00011 : X_LUT4
    generic map(
      INIT => X"AA00",
      LOC => "SLICE_X2Y18"
    )
    port map (
      ADR0 => trivRst_4811,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => key(18),
      O => trivium_s_reg_19_and0001
    );
  trivium_s_reg_27_and00001 : X_LUT4
    generic map(
      INIT => X"3300",
      LOC => "SLICE_X15Y22"
    )
    port map (
      ADR0 => VCC,
      ADR1 => key(26),
      ADR2 => VCC,
      ADR3 => trivRst_4811,
      O => trivium_s_reg_27_and0000
    );
  trivium_s_reg_27_and00011 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X15Y22"
    )
    port map (
      ADR0 => VCC,
      ADR1 => key(26),
      ADR2 => VCC,
      ADR3 => trivRst_4811,
      O => trivium_s_reg_27_and0001
    );
  trivium_s_reg_35_and00001 : X_LUT4
    generic map(
      INIT => X"00F0",
      LOC => "SLICE_X15Y29"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => trivRst_4811,
      ADR3 => key(34),
      O => trivium_s_reg_35_and0000
    );
  trivium_s_reg_35_and00011 : X_LUT4
    generic map(
      INIT => X"F000",
      LOC => "SLICE_X15Y29"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => trivRst_4811,
      ADR3 => key(34),
      O => trivium_s_reg_35_and0001
    );
  trivium_s_reg_43_and00001 : X_LUT4
    generic map(
      INIT => X"3300",
      LOC => "SLICE_X17Y35"
    )
    port map (
      ADR0 => VCC,
      ADR1 => key(42),
      ADR2 => VCC,
      ADR3 => trivRst_4811,
      O => trivium_s_reg_43_and0000
    );
  trivium_s_reg_43_and00011 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X17Y35"
    )
    port map (
      ADR0 => VCC,
      ADR1 => key(42),
      ADR2 => VCC,
      ADR3 => trivRst_4811,
      O => trivium_s_reg_43_and0001
    );
  trivium_s_reg_51_and00001 : X_LUT4
    generic map(
      INIT => X"3030",
      LOC => "SLICE_X22Y33"
    )
    port map (
      ADR0 => VCC,
      ADR1 => key(50),
      ADR2 => trivRst_4811,
      ADR3 => VCC,
      O => trivium_s_reg_51_and0000
    );
  trivium_s_reg_51_and00011 : X_LUT4
    generic map(
      INIT => X"C0C0",
      LOC => "SLICE_X22Y33"
    )
    port map (
      ADR0 => VCC,
      ADR1 => key(50),
      ADR2 => trivRst_4811,
      ADR3 => VCC,
      O => trivium_s_reg_51_and0001
    );
  trivium_s_reg_104_and00001 : X_LUT4
    generic map(
      INIT => X"5050",
      LOC => "SLICE_X0Y32"
    )
    port map (
      ADR0 => IV(10),
      ADR1 => VCC,
      ADR2 => trivRst_4811,
      ADR3 => VCC,
      O => trivium_s_reg_104_and0000
    );
  trivium_s_reg_104_and00011 : X_LUT4
    generic map(
      INIT => X"A0A0",
      LOC => "SLICE_X0Y32"
    )
    port map (
      ADR0 => IV(10),
      ADR1 => VCC,
      ADR2 => trivRst_4811,
      ADR3 => VCC,
      O => trivium_s_reg_104_and0001
    );
  trivium_s_reg_112_and00001 : X_LUT4
    generic map(
      INIT => X"0C0C",
      LOC => "SLICE_X1Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivRst_4811,
      ADR2 => IV(18),
      ADR3 => VCC,
      O => trivium_s_reg_112_and0000
    );
  trivium_s_reg_112_and00011 : X_LUT4
    generic map(
      INIT => X"C0C0",
      LOC => "SLICE_X1Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivRst_4811,
      ADR2 => IV(18),
      ADR3 => VCC,
      O => trivium_s_reg_112_and0001
    );
  trivium_s_reg_120_and00001 : X_LUT4
    generic map(
      INIT => X"3030",
      LOC => "SLICE_X4Y42"
    )
    port map (
      ADR0 => VCC,
      ADR1 => IV(26),
      ADR2 => trivRst_4811,
      ADR3 => VCC,
      O => trivium_s_reg_120_and0000
    );
  trivium_s_reg_120_and00011 : X_LUT4
    generic map(
      INIT => X"C0C0",
      LOC => "SLICE_X4Y42"
    )
    port map (
      ADR0 => VCC,
      ADR1 => IV(26),
      ADR2 => trivRst_4811,
      ADR3 => VCC,
      O => trivium_s_reg_120_and0001
    );
  trivium_s_reg_6_and00001 : X_LUT4
    generic map(
      INIT => X"0A0A",
      LOC => "SLICE_X0Y15"
    )
    port map (
      ADR0 => trivRst_4811,
      ADR1 => VCC,
      ADR2 => key(5),
      ADR3 => VCC,
      O => trivium_s_reg_6_and0000
    );
  trivium_s_reg_6_and00011 : X_LUT4
    generic map(
      INIT => X"A0A0",
      LOC => "SLICE_X0Y15"
    )
    port map (
      ADR0 => trivRst_4811,
      ADR1 => VCC,
      ADR2 => key(5),
      ADR3 => VCC,
      O => trivium_s_reg_6_and0001
    );
  trivium_s_reg_28_and00001 : X_LUT4
    generic map(
      INIT => X"0F00",
      LOC => "SLICE_X15Y25"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => key(27),
      ADR3 => trivRst_4811,
      O => trivium_s_reg_28_and0000
    );
  trivium_s_reg_28_and00011 : X_LUT4
    generic map(
      INIT => X"F000",
      LOC => "SLICE_X15Y25"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => key(27),
      ADR3 => trivRst_4811,
      O => trivium_s_reg_28_and0001
    );
  trivium_s_reg_36_and00001 : X_LUT4
    generic map(
      INIT => X"4444",
      LOC => "SLICE_X14Y31"
    )
    port map (
      ADR0 => key(35),
      ADR1 => trivRst_4811,
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_s_reg_36_and0000
    );
  trivium_s_reg_36_and00011 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X14Y31"
    )
    port map (
      ADR0 => key(35),
      ADR1 => trivRst_4811,
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_s_reg_36_and0001
    );
  trivium_s_reg_44_and00001 : X_LUT4
    generic map(
      INIT => X"3300",
      LOC => "SLICE_X19Y33"
    )
    port map (
      ADR0 => VCC,
      ADR1 => key(43),
      ADR2 => VCC,
      ADR3 => trivRst_4811,
      O => trivium_s_reg_44_and0000
    );
  trivium_s_reg_44_and00011 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X19Y33"
    )
    port map (
      ADR0 => VCC,
      ADR1 => key(43),
      ADR2 => VCC,
      ADR3 => trivRst_4811,
      O => trivium_s_reg_44_and0001
    );
  trivium_s_reg_52_and00001 : X_LUT4
    generic map(
      INIT => X"3300",
      LOC => "SLICE_X23Y33"
    )
    port map (
      ADR0 => VCC,
      ADR1 => key(51),
      ADR2 => VCC,
      ADR3 => trivRst_4811,
      O => trivium_s_reg_52_and0000
    );
  trivium_s_reg_52_and00011 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X23Y33"
    )
    port map (
      ADR0 => VCC,
      ADR1 => key(51),
      ADR2 => VCC,
      ADR3 => trivRst_4811,
      O => trivium_s_reg_52_and0001
    );
  trivium_s_reg_60_and00001 : X_LUT4
    generic map(
      INIT => X"4444",
      LOC => "SLICE_X21Y24"
    )
    port map (
      ADR0 => key(59),
      ADR1 => trivRst_4811,
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_s_reg_60_and0000
    );
  trivium_s_reg_60_and00011 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X21Y24"
    )
    port map (
      ADR0 => key(59),
      ADR1 => trivRst_4811,
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_s_reg_60_and0001
    );
  trivium_s_reg_105_and00001 : X_LUT4
    generic map(
      INIT => X"3030",
      LOC => "SLICE_X0Y39"
    )
    port map (
      ADR0 => VCC,
      ADR1 => IV(11),
      ADR2 => trivRst_4811,
      ADR3 => VCC,
      O => trivium_s_reg_105_and0000
    );
  trivium_s_reg_105_and00011 : X_LUT4
    generic map(
      INIT => X"C0C0",
      LOC => "SLICE_X0Y39"
    )
    port map (
      ADR0 => VCC,
      ADR1 => IV(11),
      ADR2 => trivRst_4811,
      ADR3 => VCC,
      O => trivium_s_reg_105_and0001
    );
  trivium_s_reg_113_and00001 : X_LUT4
    generic map(
      INIT => X"3030",
      LOC => "SLICE_X0Y42"
    )
    port map (
      ADR0 => VCC,
      ADR1 => IV(19),
      ADR2 => trivRst_4811,
      ADR3 => VCC,
      O => trivium_s_reg_113_and0000
    );
  trivium_s_reg_113_and00011 : X_LUT4
    generic map(
      INIT => X"C0C0",
      LOC => "SLICE_X0Y42"
    )
    port map (
      ADR0 => VCC,
      ADR1 => IV(19),
      ADR2 => trivRst_4811,
      ADR3 => VCC,
      O => trivium_s_reg_113_and0001
    );
  trivium_s_reg_121_and00001 : X_LUT4
    generic map(
      INIT => X"5050",
      LOC => "SLICE_X6Y42"
    )
    port map (
      ADR0 => IV(27),
      ADR1 => VCC,
      ADR2 => trivRst_4811,
      ADR3 => VCC,
      O => trivium_s_reg_121_and0000
    );
  trivium_s_reg_121_and00011 : X_LUT4
    generic map(
      INIT => X"A0A0",
      LOC => "SLICE_X6Y42"
    )
    port map (
      ADR0 => IV(27),
      ADR1 => VCC,
      ADR2 => trivRst_4811,
      ADR3 => VCC,
      O => trivium_s_reg_121_and0001
    );
  trivium_s_reg_100 : X_FF
    generic map(
      LOC => "SLICE_X1Y26",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_100_DXMUX_15344,
      CE => trivium_s_reg_100_CEINV_15338,
      CLK => trivium_s_reg_100_CLKINV_15339,
      SET => trivium_s_reg_100_FFX_SET,
      RST => trivium_s_reg_100_FFX_RSTAND_15351,
      O => trivium_s_reg_100_Q
    );
  trivium_s_reg_100_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X1Y26",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_and0001,
      O => trivium_s_reg_100_FFX_SET
    );
  trivium_s_reg_100_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X1Y26",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_and0000,
      O => trivium_s_reg_100_FFX_RSTAND_15351
    );
  trivium_s_reg_101 : X_FF
    generic map(
      LOC => "SLICE_X0Y25",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_101_DXMUX_15366,
      CE => trivium_s_reg_101_CEINV_15360,
      CLK => trivium_s_reg_101_CLKINV_15361,
      SET => trivium_s_reg_101_FFX_SET,
      RST => trivium_s_reg_101_FFX_RSTAND_15373,
      O => trivium_s_reg_101_Q
    );
  trivium_s_reg_101_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X0Y25",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_101_and0001,
      O => trivium_s_reg_101_FFX_SET
    );
  trivium_s_reg_101_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X0Y25",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_101_and0000,
      O => trivium_s_reg_101_FFX_RSTAND_15373
    );
  trivium_s_reg_102 : X_FF
    generic map(
      LOC => "SLICE_X0Y26",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_102_DXMUX_15388,
      CE => trivium_s_reg_102_CEINV_15382,
      CLK => trivium_s_reg_102_CLKINV_15383,
      SET => trivium_s_reg_102_FFX_SET,
      RST => trivium_s_reg_102_FFX_RSTAND_15395,
      O => trivium_s_reg_102_Q
    );
  trivium_s_reg_102_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X0Y26",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_102_and0001,
      O => trivium_s_reg_102_FFX_SET
    );
  trivium_s_reg_102_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X0Y26",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_102_and0000,
      O => trivium_s_reg_102_FFX_RSTAND_15395
    );
  trivium_s_reg_110 : X_FF
    generic map(
      LOC => "SLICE_X2Y35",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_110_DXMUX_15410,
      CE => trivium_s_reg_110_CEINV_15404,
      CLK => trivium_s_reg_110_CLKINV_15405,
      SET => trivium_s_reg_110_FFX_SET,
      RST => trivium_s_reg_110_FFX_RSTAND_15417,
      O => trivium_s_reg_110_Q
    );
  trivium_s_reg_110_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X2Y35",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_110_and0001,
      O => trivium_s_reg_110_FFX_SET
    );
  trivium_s_reg_110_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X2Y35",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_110_and0000,
      O => trivium_s_reg_110_FFX_RSTAND_15417
    );
  trivium_s_reg_103 : X_FF
    generic map(
      LOC => "SLICE_X0Y28",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_103_DXMUX_15432,
      CE => trivium_s_reg_103_CEINV_15426,
      CLK => trivium_s_reg_103_CLKINV_15427,
      SET => trivium_s_reg_103_FFX_SET,
      RST => trivium_s_reg_103_FFX_RSTAND_15439,
      O => trivium_s_reg_103_Q
    );
  trivium_s_reg_103_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X0Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_103_and0001,
      O => trivium_s_reg_103_FFX_SET
    );
  trivium_s_reg_103_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X0Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_103_and0000,
      O => trivium_s_reg_103_FFX_RSTAND_15439
    );
  trivium_s_reg_111 : X_FF
    generic map(
      LOC => "SLICE_X3Y38",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_111_DXMUX_15454,
      CE => trivium_s_reg_111_CEINV_15448,
      CLK => trivium_s_reg_111_CLKINV_15449,
      SET => trivium_s_reg_111_FFX_SET,
      RST => trivium_s_reg_111_FFX_RSTAND_15461,
      O => trivium_s_reg_111_Q
    );
  trivium_s_reg_111_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X3Y38",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_111_and0001,
      O => trivium_s_reg_111_FFX_SET
    );
  trivium_s_reg_111_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X3Y38",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_111_and0000,
      O => trivium_s_reg_111_FFX_RSTAND_15461
    );
  trivium_s_reg_105 : X_FF
    generic map(
      LOC => "SLICE_X0Y38",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_105_DXMUX_15542,
      CE => trivium_s_reg_105_CEINV_15536,
      CLK => trivium_s_reg_105_CLKINV_15537,
      SET => trivium_s_reg_105_FFX_SET,
      RST => trivium_s_reg_105_FFX_RSTAND_15549,
      O => trivium_s_reg_105_Q
    );
  trivium_s_reg_105_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X0Y38",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_105_and0001,
      O => trivium_s_reg_105_FFX_SET
    );
  trivium_s_reg_105_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X0Y38",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_105_and0000,
      O => trivium_s_reg_105_FFX_RSTAND_15549
    );
  trivium_s_reg_113 : X_FF
    generic map(
      LOC => "SLICE_X1Y42",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_113_DXMUX_15564,
      CE => trivium_s_reg_113_CEINV_15558,
      CLK => trivium_s_reg_113_CLKINV_15559,
      SET => trivium_s_reg_113_FFX_SET,
      RST => trivium_s_reg_113_FFX_RSTAND_15571,
      O => trivium_s_reg_113_Q
    );
  trivium_s_reg_113_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X1Y42",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_113_and0001,
      O => trivium_s_reg_113_FFX_SET
    );
  trivium_s_reg_113_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X1Y42",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_113_and0000,
      O => trivium_s_reg_113_FFX_RSTAND_15571
    );
  trivium_s_reg_121 : X_FF
    generic map(
      LOC => "SLICE_X6Y43",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_121_DXMUX_15586,
      CE => trivium_s_reg_121_CEINV_15580,
      CLK => trivium_s_reg_121_CLKINV_15581,
      SET => trivium_s_reg_121_FFX_SET,
      RST => trivium_s_reg_121_FFX_RSTAND_15593,
      O => trivium_s_reg_121_Q
    );
  trivium_s_reg_121_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X6Y43",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_121_and0001,
      O => trivium_s_reg_121_FFX_SET
    );
  trivium_s_reg_121_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X6Y43",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_121_and0000,
      O => trivium_s_reg_121_FFX_RSTAND_15593
    );
  trivium_s_reg_106 : X_FF
    generic map(
      LOC => "SLICE_X1Y38",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_106_DXMUX_15608,
      CE => trivium_s_reg_106_CEINV_15602,
      CLK => trivium_s_reg_106_CLKINV_15603,
      SET => trivium_s_reg_106_FFX_SET,
      RST => trivium_s_reg_106_FFX_RSTAND_15615,
      O => trivium_s_reg_106_Q
    );
  trivium_s_reg_106_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X1Y38",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_106_and0001,
      O => trivium_s_reg_106_FFX_SET
    );
  trivium_s_reg_106_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X1Y38",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_106_and0000,
      O => trivium_s_reg_106_FFX_RSTAND_15615
    );
  trivium_s_reg_114 : X_FF
    generic map(
      LOC => "SLICE_X2Y42",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_114_DXMUX_15630,
      CE => trivium_s_reg_114_CEINV_15624,
      CLK => trivium_s_reg_114_CLKINV_15625,
      SET => trivium_s_reg_114_FFX_SET,
      RST => trivium_s_reg_114_FFX_RSTAND_15637,
      O => trivium_s_reg_114_Q
    );
  trivium_s_reg_114_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X2Y42",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_114_and0001,
      O => trivium_s_reg_114_FFX_SET
    );
  trivium_s_reg_114_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X2Y42",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_114_and0000,
      O => trivium_s_reg_114_FFX_RSTAND_15637
    );
  trivium_s_reg_122 : X_FF
    generic map(
      LOC => "SLICE_X9Y43",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_122_DXMUX_15652,
      CE => trivium_s_reg_122_CEINV_15646,
      CLK => trivium_s_reg_122_CLKINV_15647,
      SET => trivium_s_reg_122_FFX_SET,
      RST => trivium_s_reg_122_FFX_RSTAND_15659,
      O => trivium_s_reg_122_Q
    );
  trivium_s_reg_122_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X9Y43",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_122_and0001,
      O => trivium_s_reg_122_FFX_SET
    );
  trivium_s_reg_122_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X9Y43",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_122_and0000,
      O => trivium_s_reg_122_FFX_RSTAND_15659
    );
  trivium_s_reg_130 : X_FF
    generic map(
      LOC => "SLICE_X12Y41",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_130_DXMUX_15674,
      CE => trivium_s_reg_130_CEINV_15668,
      CLK => trivium_s_reg_130_CLKINV_15669,
      SET => trivium_s_reg_130_FFX_SET,
      RST => trivium_s_reg_130_FFX_RSTAND_15681,
      O => trivium_s_reg_130_Q
    );
  trivium_s_reg_130_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X12Y41",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_130_and0001,
      O => trivium_s_reg_130_FFX_SET
    );
  trivium_s_reg_130_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X12Y41",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_130_and0000,
      O => trivium_s_reg_130_FFX_RSTAND_15681
    );
  trivium_s_reg_107 : X_FF
    generic map(
      LOC => "SLICE_X0Y37",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_107_DXMUX_15696,
      CE => trivium_s_reg_107_CEINV_15690,
      CLK => trivium_s_reg_107_CLKINV_15691,
      SET => trivium_s_reg_107_FFX_SET,
      RST => trivium_s_reg_107_FFX_RSTAND_15703,
      O => trivium_s_reg_107_Q
    );
  trivium_s_reg_107_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X0Y37",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_107_and0001,
      O => trivium_s_reg_107_FFX_SET
    );
  trivium_s_reg_107_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X0Y37",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_107_and0000,
      O => trivium_s_reg_107_FFX_RSTAND_15703
    );
  trivium_s_reg_115 : X_FF
    generic map(
      LOC => "SLICE_X3Y42",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_115_DXMUX_15718,
      CE => trivium_s_reg_115_CEINV_15712,
      CLK => trivium_s_reg_115_CLKINV_15713,
      SET => trivium_s_reg_115_FFX_SET,
      RST => trivium_s_reg_115_FFX_RSTAND_15725,
      O => trivium_s_reg_115_Q
    );
  trivium_s_reg_115_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X3Y42",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_115_and0001,
      O => trivium_s_reg_115_FFX_SET
    );
  trivium_s_reg_115_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X3Y42",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_115_and0000,
      O => trivium_s_reg_115_FFX_RSTAND_15725
    );
  trivium_s_reg_123 : X_FF
    generic map(
      LOC => "SLICE_X8Y42",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_123_DXMUX_15740,
      CE => trivium_s_reg_123_CEINV_15734,
      CLK => trivium_s_reg_123_CLKINV_15735,
      SET => trivium_s_reg_123_FFX_SET,
      RST => trivium_s_reg_123_FFX_RSTAND_15747,
      O => trivium_s_reg_123_Q
    );
  trivium_s_reg_123_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X8Y42",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_123_and0001,
      O => trivium_s_reg_123_FFX_SET
    );
  trivium_s_reg_123_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X8Y42",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_123_and0000,
      O => trivium_s_reg_123_FFX_RSTAND_15747
    );
  trivium_s_reg_131 : X_FF
    generic map(
      LOC => "SLICE_X13Y43",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_131_DXMUX_15762,
      CE => trivium_s_reg_131_CEINV_15756,
      CLK => trivium_s_reg_131_CLKINV_15757,
      SET => trivium_s_reg_131_FFX_SET,
      RST => trivium_s_reg_131_FFX_RSTAND_15769,
      O => trivium_s_reg_131_Q
    );
  trivium_s_reg_131_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X13Y43",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_131_and0001,
      O => trivium_s_reg_131_FFX_SET
    );
  trivium_s_reg_131_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X13Y43",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_131_and0000,
      O => trivium_s_reg_131_FFX_RSTAND_15769
    );
  trivium_s_reg_108 : X_FF
    generic map(
      LOC => "SLICE_X0Y35",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_108_DXMUX_15784,
      CE => trivium_s_reg_108_CEINV_15778,
      CLK => trivium_s_reg_108_CLKINV_15779,
      SET => trivium_s_reg_108_FFX_SET,
      RST => trivium_s_reg_108_FFX_RSTAND_15791,
      O => trivium_s_reg_108_Q
    );
  trivium_s_reg_108_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X0Y35",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_108_and0001,
      O => trivium_s_reg_108_FFX_SET
    );
  trivium_s_reg_108_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X0Y35",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_108_and0000,
      O => trivium_s_reg_108_FFX_RSTAND_15791
    );
  trivium_s_reg_116 : X_FF
    generic map(
      LOC => "SLICE_X3Y40",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_116_DXMUX_15806,
      CE => trivium_s_reg_116_CEINV_15800,
      CLK => trivium_s_reg_116_CLKINV_15801,
      SET => trivium_s_reg_116_FFX_SET,
      RST => trivium_s_reg_116_FFX_RSTAND_15813,
      O => trivium_s_reg_116_Q
    );
  trivium_s_reg_116_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X3Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_116_and0001,
      O => trivium_s_reg_116_FFX_SET
    );
  trivium_s_reg_116_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X3Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_116_and0000,
      O => trivium_s_reg_116_FFX_RSTAND_15813
    );
  trivium_s_reg_124 : X_FF
    generic map(
      LOC => "SLICE_X8Y40",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_124_DXMUX_15828,
      CE => trivium_s_reg_124_CEINV_15822,
      CLK => trivium_s_reg_124_CLKINV_15823,
      SET => trivium_s_reg_124_FFX_SET,
      RST => trivium_s_reg_124_FFX_RSTAND_15835,
      O => trivium_s_reg_124_Q
    );
  trivium_s_reg_124_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X8Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_124_and0001,
      O => trivium_s_reg_124_FFX_SET
    );
  trivium_s_reg_124_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X8Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_124_and0000,
      O => trivium_s_reg_124_FFX_RSTAND_15835
    );
  trivium_s_reg_132 : X_FF
    generic map(
      LOC => "SLICE_X24Y43",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_132_DXMUX_15850,
      CE => trivium_s_reg_132_CEINV_15844,
      CLK => trivium_s_reg_132_CLKINV_15845,
      SET => trivium_s_reg_132_FFX_SET,
      RST => trivium_s_reg_132_FFX_RSTAND_15857,
      O => trivium_s_reg_132_Q
    );
  trivium_s_reg_132_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X24Y43",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_132_and0001,
      O => trivium_s_reg_132_FFX_SET
    );
  trivium_s_reg_132_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X24Y43",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_132_and0000,
      O => trivium_s_reg_132_FFX_RSTAND_15857
    );
  trivium_s_reg_140 : X_FF
    generic map(
      LOC => "SLICE_X26Y40",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_140_DXMUX_15872,
      CE => trivium_s_reg_140_CEINV_15866,
      CLK => trivium_s_reg_140_CLKINV_15867,
      SET => trivium_s_reg_140_FFX_SET,
      RST => trivium_s_reg_140_FFX_RSTAND_15879,
      O => trivium_s_reg_140_Q
    );
  trivium_s_reg_140_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X26Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_140_and0001,
      O => trivium_s_reg_140_FFX_SET
    );
  trivium_s_reg_140_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X26Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_140_and0000,
      O => trivium_s_reg_140_FFX_RSTAND_15879
    );
  trivium_s_reg_109 : X_FF
    generic map(
      LOC => "SLICE_X1Y34",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_109_DXMUX_15894,
      CE => trivium_s_reg_109_CEINV_15888,
      CLK => trivium_s_reg_109_CLKINV_15889,
      SET => trivium_s_reg_109_FFX_SET,
      RST => trivium_s_reg_109_FFX_RSTAND_15901,
      O => trivium_s_reg_109_Q
    );
  trivium_s_reg_109_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X1Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_109_and0001,
      O => trivium_s_reg_109_FFX_SET
    );
  trivium_s_reg_109_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X1Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_109_and0000,
      O => trivium_s_reg_109_FFX_RSTAND_15901
    );
  trivium_s_reg_117 : X_FF
    generic map(
      LOC => "SLICE_X4Y41",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_117_DXMUX_15916,
      CE => trivium_s_reg_117_CEINV_15910,
      CLK => trivium_s_reg_117_CLKINV_15911,
      SET => trivium_s_reg_117_FFX_SET,
      RST => trivium_s_reg_117_FFX_RSTAND_15923,
      O => trivium_s_reg_117_Q
    );
  trivium_s_reg_117_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X4Y41",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_117_and0001,
      O => trivium_s_reg_117_FFX_SET
    );
  trivium_s_reg_117_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X4Y41",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_117_and0000,
      O => trivium_s_reg_117_FFX_RSTAND_15923
    );
  trivium_s_reg_125 : X_FF
    generic map(
      LOC => "SLICE_X10Y40",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_125_DXMUX_15938,
      CE => trivium_s_reg_125_CEINV_15932,
      CLK => trivium_s_reg_125_CLKINV_15933,
      SET => trivium_s_reg_125_FFX_SET,
      RST => trivium_s_reg_125_FFX_RSTAND_15945,
      O => trivium_s_reg_125_Q
    );
  trivium_s_reg_125_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X10Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_125_and0001,
      O => trivium_s_reg_125_FFX_SET
    );
  trivium_s_reg_125_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X10Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_125_and0000,
      O => trivium_s_reg_125_FFX_RSTAND_15945
    );
  trivium_s_reg_133 : X_FF
    generic map(
      LOC => "SLICE_X25Y40",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_133_DXMUX_15960,
      CE => trivium_s_reg_133_CEINV_15954,
      CLK => trivium_s_reg_133_CLKINV_15955,
      SET => trivium_s_reg_133_FFX_SET,
      RST => trivium_s_reg_133_FFX_RSTAND_15967,
      O => trivium_s_reg_133_Q
    );
  trivium_s_reg_133_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X25Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_133_and0001,
      O => trivium_s_reg_133_FFX_SET
    );
  trivium_s_reg_133_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X25Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_133_and0000,
      O => trivium_s_reg_133_FFX_RSTAND_15967
    );
  trivium_s_reg_141 : X_FF
    generic map(
      LOC => "SLICE_X27Y42",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_141_DXMUX_15982,
      CE => trivium_s_reg_141_CEINV_15976,
      CLK => trivium_s_reg_141_CLKINV_15977,
      SET => trivium_s_reg_141_FFX_SET,
      RST => trivium_s_reg_141_FFX_RSTAND_15989,
      O => trivium_s_reg_141_Q
    );
  trivium_s_reg_141_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X27Y42",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_141_and0001,
      O => trivium_s_reg_141_FFX_SET
    );
  trivium_s_reg_141_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X27Y42",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_141_and0000,
      O => trivium_s_reg_141_FFX_RSTAND_15989
    );
  trivium_s_reg_118 : X_FF
    generic map(
      LOC => "SLICE_X5Y40",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_118_DXMUX_16004,
      CE => trivium_s_reg_118_CEINV_15998,
      CLK => trivium_s_reg_118_CLKINV_15999,
      SET => trivium_s_reg_118_FFX_SET,
      RST => trivium_s_reg_118_FFX_RSTAND_16011,
      O => trivium_s_reg_118_Q
    );
  trivium_s_reg_118_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X5Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_118_and0001,
      O => trivium_s_reg_118_FFX_SET
    );
  trivium_s_reg_118_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X5Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_118_and0000,
      O => trivium_s_reg_118_FFX_RSTAND_16011
    );
  trivium_s_reg_126 : X_FF
    generic map(
      LOC => "SLICE_X12Y34",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_126_DXMUX_16026,
      CE => trivium_s_reg_126_CEINV_16020,
      CLK => trivium_s_reg_126_CLKINV_16021,
      SET => trivium_s_reg_126_FFX_SET,
      RST => trivium_s_reg_126_FFX_RSTAND_16033,
      O => trivium_s_reg_126_Q
    );
  trivium_s_reg_126_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X12Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_126_and0001,
      O => trivium_s_reg_126_FFX_SET
    );
  trivium_s_reg_126_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X12Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_126_and0000,
      O => trivium_s_reg_126_FFX_RSTAND_16033
    );
  trivium_s_reg_134 : X_FF
    generic map(
      LOC => "SLICE_X24Y40",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_134_DXMUX_16048,
      CE => trivium_s_reg_134_CEINV_16042,
      CLK => trivium_s_reg_134_CLKINV_16043,
      SET => trivium_s_reg_134_FFX_SET,
      RST => trivium_s_reg_134_FFX_RSTAND_16055,
      O => trivium_s_reg_134_Q
    );
  trivium_s_reg_134_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X24Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_134_and0001,
      O => trivium_s_reg_134_FFX_SET
    );
  trivium_s_reg_134_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X24Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_134_and0000,
      O => trivium_s_reg_134_FFX_RSTAND_16055
    );
  trivium_s_reg_142 : X_FF
    generic map(
      LOC => "SLICE_X28Y42",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_142_DXMUX_16070,
      CE => trivium_s_reg_142_CEINV_16064,
      CLK => trivium_s_reg_142_CLKINV_16065,
      SET => trivium_s_reg_142_FFX_SET,
      RST => trivium_s_reg_142_FFX_RSTAND_16077,
      O => trivium_s_reg_142_Q
    );
  trivium_s_reg_142_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X28Y42",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_142_and0001,
      O => trivium_s_reg_142_FFX_SET
    );
  trivium_s_reg_142_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X28Y42",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_142_and0000,
      O => trivium_s_reg_142_FFX_RSTAND_16077
    );
  trivium_s_reg_150 : X_FF
    generic map(
      LOC => "SLICE_X31Y41",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_150_DXMUX_16092,
      CE => trivium_s_reg_150_CEINV_16086,
      CLK => trivium_s_reg_150_CLKINV_16087,
      SET => trivium_s_reg_150_FFX_SET,
      RST => trivium_s_reg_150_FFX_RSTAND_16099,
      O => trivium_s_reg_150_Q
    );
  trivium_s_reg_150_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X31Y41",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_150_and0001,
      O => trivium_s_reg_150_FFX_SET
    );
  trivium_s_reg_150_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X31Y41",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_150_and0000,
      O => trivium_s_reg_150_FFX_RSTAND_16099
    );
  trivium_s_reg_119 : X_FF
    generic map(
      LOC => "SLICE_X6Y40",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_119_DXMUX_16114,
      CE => trivium_s_reg_119_CEINV_16108,
      CLK => trivium_s_reg_119_CLKINV_16109,
      SET => trivium_s_reg_119_FFX_SET,
      RST => trivium_s_reg_119_FFX_RSTAND_16121,
      O => trivium_s_reg_119_Q
    );
  trivium_s_reg_119_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X6Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_119_and0001,
      O => trivium_s_reg_119_FFX_SET
    );
  trivium_s_reg_119_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X6Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_119_and0000,
      O => trivium_s_reg_119_FFX_RSTAND_16121
    );
  trivium_s_reg_127 : X_FF
    generic map(
      LOC => "SLICE_X13Y36",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_127_DXMUX_16136,
      CE => trivium_s_reg_127_CEINV_16130,
      CLK => trivium_s_reg_127_CLKINV_16131,
      SET => trivium_s_reg_127_FFX_SET,
      RST => trivium_s_reg_127_FFX_RSTAND_16143,
      O => trivium_s_reg_127_Q
    );
  trivium_s_reg_127_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X13Y36",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_127_and0001,
      O => trivium_s_reg_127_FFX_SET
    );
  trivium_s_reg_127_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X13Y36",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_127_and0000,
      O => trivium_s_reg_127_FFX_RSTAND_16143
    );
  trivium_s_reg_135 : X_FF
    generic map(
      LOC => "SLICE_X24Y36",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_135_DXMUX_16158,
      CE => trivium_s_reg_135_CEINV_16152,
      CLK => trivium_s_reg_135_CLKINV_16153,
      SET => trivium_s_reg_135_FFX_SET,
      RST => trivium_s_reg_135_FFX_RSTAND_16165,
      O => trivium_s_reg_135_Q
    );
  trivium_s_reg_135_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X24Y36",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_135_and0001,
      O => trivium_s_reg_135_FFX_SET
    );
  trivium_s_reg_135_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X24Y36",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_135_and0000,
      O => trivium_s_reg_135_FFX_RSTAND_16165
    );
  trivium_s_reg_143 : X_FF
    generic map(
      LOC => "SLICE_X28Y40",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_143_DXMUX_16180,
      CE => trivium_s_reg_143_CEINV_16174,
      CLK => trivium_s_reg_143_CLKINV_16175,
      SET => trivium_s_reg_143_FFX_SET,
      RST => trivium_s_reg_143_FFX_RSTAND_16187,
      O => trivium_s_reg_143_Q
    );
  trivium_s_reg_143_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X28Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_143_and0001,
      O => trivium_s_reg_143_FFX_SET
    );
  trivium_s_reg_143_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X28Y40",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_143_and0000,
      O => trivium_s_reg_143_FFX_RSTAND_16187
    );
  trivium_s_reg_151 : X_FF
    generic map(
      LOC => "SLICE_X30Y41",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_151_DXMUX_16202,
      CE => trivium_s_reg_151_CEINV_16196,
      CLK => trivium_s_reg_151_CLKINV_16197,
      SET => trivium_s_reg_151_FFX_SET,
      RST => trivium_s_reg_151_FFX_RSTAND_16209,
      O => trivium_s_reg_151_Q
    );
  trivium_s_reg_151_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X30Y41",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_151_and0001,
      O => trivium_s_reg_151_FFX_SET
    );
  trivium_s_reg_151_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X30Y41",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_151_and0000,
      O => trivium_s_reg_151_FFX_RSTAND_16209
    );
  trivium_s_reg_136 : X_FF
    generic map(
      LOC => "SLICE_X25Y34",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_136_DXMUX_16246,
      CE => trivium_s_reg_136_CEINV_16240,
      CLK => trivium_s_reg_136_CLKINV_16241,
      SET => trivium_s_reg_136_FFX_SET,
      RST => trivium_s_reg_136_FFX_RSTAND_16253,
      O => trivium_s_reg_136_Q
    );
  trivium_s_reg_136_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X25Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_136_and0001,
      O => trivium_s_reg_136_FFX_SET
    );
  trivium_s_reg_136_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X25Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_136_and0000,
      O => trivium_s_reg_136_FFX_RSTAND_16253
    );
  trivium_s_reg_144 : X_FF
    generic map(
      LOC => "SLICE_X27Y39",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_144_DXMUX_16268,
      CE => trivium_s_reg_144_CEINV_16262,
      CLK => trivium_s_reg_144_CLKINV_16263,
      SET => trivium_s_reg_144_FFX_SET,
      RST => trivium_s_reg_144_FFX_RSTAND_16275,
      O => trivium_s_reg_144_Q
    );
  trivium_s_reg_144_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X27Y39",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_144_and0001,
      O => trivium_s_reg_144_FFX_SET
    );
  trivium_s_reg_144_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X27Y39",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_144_and0000,
      O => trivium_s_reg_144_FFX_RSTAND_16275
    );
  trivium_s_reg_152 : X_FF
    generic map(
      LOC => "SLICE_X29Y36",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_152_DXMUX_16290,
      CE => trivium_s_reg_152_CEINV_16284,
      CLK => trivium_s_reg_152_CLKINV_16285,
      SET => trivium_s_reg_152_FFX_SET,
      RST => trivium_s_reg_152_FFX_RSTAND_16297,
      O => trivium_s_reg_152_Q
    );
  trivium_s_reg_152_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X29Y36",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_152_and0001,
      O => trivium_s_reg_152_FFX_SET
    );
  trivium_s_reg_152_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X29Y36",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_152_and0000,
      O => trivium_s_reg_152_FFX_RSTAND_16297
    );
  trivium_s_reg_160 : X_FF
    generic map(
      LOC => "SLICE_X28Y30",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_160_DXMUX_16312,
      CE => trivium_s_reg_160_CEINV_16306,
      CLK => trivium_s_reg_160_CLKINV_16307,
      SET => trivium_s_reg_160_FFX_SET,
      RST => trivium_s_reg_160_FFX_RSTAND_16319,
      O => trivium_s_reg_160_Q
    );
  trivium_s_reg_160_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X28Y30",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_160_and0001,
      O => trivium_s_reg_160_FFX_SET
    );
  trivium_s_reg_160_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X28Y30",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_160_and0000,
      O => trivium_s_reg_160_FFX_RSTAND_16319
    );
  trivium_s_reg_129 : X_FF
    generic map(
      LOC => "SLICE_X13Y38",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_129_DXMUX_16334,
      CE => trivium_s_reg_129_CEINV_16328,
      CLK => trivium_s_reg_129_CLKINV_16329,
      SET => trivium_s_reg_129_FFX_SET,
      RST => trivium_s_reg_129_FFX_RSTAND_16341,
      O => trivium_s_reg_129_Q
    );
  trivium_s_reg_129_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X13Y38",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_129_and0001,
      O => trivium_s_reg_129_FFX_SET
    );
  trivium_s_reg_129_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X13Y38",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_129_and0000,
      O => trivium_s_reg_129_FFX_RSTAND_16341
    );
  trivium_s_reg_137 : X_FF
    generic map(
      LOC => "SLICE_X24Y33",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_137_DXMUX_16356,
      CE => trivium_s_reg_137_CEINV_16350,
      CLK => trivium_s_reg_137_CLKINV_16351,
      SET => trivium_s_reg_137_FFX_SET,
      RST => trivium_s_reg_137_FFX_RSTAND_16363,
      O => trivium_s_reg_137_Q
    );
  trivium_s_reg_137_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X24Y33",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_137_and0001,
      O => trivium_s_reg_137_FFX_SET
    );
  trivium_s_reg_137_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X24Y33",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_137_and0000,
      O => trivium_s_reg_137_FFX_RSTAND_16363
    );
  trivium_s_reg_145 : X_FF
    generic map(
      LOC => "SLICE_X27Y38",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_145_DXMUX_16378,
      CE => trivium_s_reg_145_CEINV_16372,
      CLK => trivium_s_reg_145_CLKINV_16373,
      SET => trivium_s_reg_145_FFX_SET,
      RST => trivium_s_reg_145_FFX_RSTAND_16385,
      O => trivium_s_reg_145_Q
    );
  trivium_s_reg_145_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X27Y38",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_145_and0001,
      O => trivium_s_reg_145_FFX_SET
    );
  trivium_s_reg_145_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X27Y38",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_145_and0000,
      O => trivium_s_reg_145_FFX_RSTAND_16385
    );
  trivium_s_reg_153 : X_FF
    generic map(
      LOC => "SLICE_X28Y35",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_153_DXMUX_16400,
      CE => trivium_s_reg_153_CEINV_16394,
      CLK => trivium_s_reg_153_CLKINV_16395,
      SET => trivium_s_reg_153_FFX_SET,
      RST => trivium_s_reg_153_FFX_RSTAND_16407,
      O => trivium_s_reg_153_Q
    );
  trivium_s_reg_153_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X28Y35",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_153_and0001,
      O => trivium_s_reg_153_FFX_SET
    );
  trivium_s_reg_153_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X28Y35",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_153_and0000,
      O => trivium_s_reg_153_FFX_RSTAND_16407
    );
  trivium_s_reg_161 : X_FF
    generic map(
      LOC => "SLICE_X27Y29",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_161_DXMUX_16422,
      CE => trivium_s_reg_161_CEINV_16416,
      CLK => trivium_s_reg_161_CLKINV_16417,
      SET => trivium_s_reg_161_FFX_SET,
      RST => trivium_s_reg_161_FFX_RSTAND_16429,
      O => trivium_s_reg_161_Q
    );
  trivium_s_reg_161_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X27Y29",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_161_and0001,
      O => trivium_s_reg_161_FFX_SET
    );
  trivium_s_reg_161_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X27Y29",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_161_and0000,
      O => trivium_s_reg_161_FFX_RSTAND_16429
    );
  trivium_s_reg_170 : X_FF
    generic map(
      LOC => "SLICE_X22Y23",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_170_DXMUX_16444,
      CE => trivium_s_reg_170_CEINV_16438,
      CLK => trivium_s_reg_170_CLKINV_16439,
      SET => trivium_s_reg_170_FFX_SET,
      RST => trivium_s_reg_170_FFX_RSTAND_16451,
      O => trivium_s_reg_170_Q
    );
  trivium_s_reg_170_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X22Y23",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_170_and0001,
      O => trivium_s_reg_170_FFX_SET
    );
  trivium_s_reg_170_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X22Y23",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_170_and0000,
      O => trivium_s_reg_170_FFX_RSTAND_16451
    );
  trivium_s_reg_138 : X_FF
    generic map(
      LOC => "SLICE_X25Y35",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_138_DXMUX_16466,
      CE => trivium_s_reg_138_CEINV_16460,
      CLK => trivium_s_reg_138_CLKINV_16461,
      SET => trivium_s_reg_138_FFX_SET,
      RST => trivium_s_reg_138_FFX_RSTAND_16473,
      O => trivium_s_reg_138_Q
    );
  trivium_s_reg_138_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X25Y35",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_138_and0001,
      O => trivium_s_reg_138_FFX_SET
    );
  trivium_s_reg_138_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X25Y35",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_138_and0000,
      O => trivium_s_reg_138_FFX_RSTAND_16473
    );
  trivium_s_reg_146 : X_FF
    generic map(
      LOC => "SLICE_X27Y37",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_146_DXMUX_16488,
      CE => trivium_s_reg_146_CEINV_16482,
      CLK => trivium_s_reg_146_CLKINV_16483,
      SET => trivium_s_reg_146_FFX_SET,
      RST => trivium_s_reg_146_FFX_RSTAND_16495,
      O => trivium_s_reg_146_Q
    );
  trivium_s_reg_146_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X27Y37",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_146_and0001,
      O => trivium_s_reg_146_FFX_SET
    );
  trivium_s_reg_146_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X27Y37",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_146_and0000,
      O => trivium_s_reg_146_FFX_RSTAND_16495
    );
  trivium_s_reg_154 : X_FF
    generic map(
      LOC => "SLICE_X29Y34",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_154_DXMUX_16510,
      CE => trivium_s_reg_154_CEINV_16504,
      CLK => trivium_s_reg_154_CLKINV_16505,
      SET => trivium_s_reg_154_FFX_SET,
      RST => trivium_s_reg_154_FFX_RSTAND_16517,
      O => trivium_s_reg_154_Q
    );
  trivium_s_reg_154_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X29Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_154_and0001,
      O => trivium_s_reg_154_FFX_SET
    );
  trivium_s_reg_154_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X29Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_154_and0000,
      O => trivium_s_reg_154_FFX_RSTAND_16517
    );
  trivium_s_reg_162 : X_FF
    generic map(
      LOC => "SLICE_X22Y26",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_162_DXMUX_16532,
      CE => trivium_s_reg_162_CEINV_16526,
      CLK => trivium_s_reg_162_CLKINV_16527,
      SET => trivium_s_reg_162_FFX_SET,
      RST => trivium_s_reg_162_FFX_RSTAND_16539,
      O => trivium_s_reg_162_Q
    );
  trivium_s_reg_162_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X22Y26",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_162_and0001,
      O => trivium_s_reg_162_FFX_SET
    );
  trivium_s_reg_162_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X22Y26",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_162_and0000,
      O => trivium_s_reg_162_FFX_RSTAND_16539
    );
  trivium_s_reg_163 : X_FF
    generic map(
      LOC => "SLICE_X23Y25",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_163_DXMUX_16554,
      CE => trivium_s_reg_163_CEINV_16548,
      CLK => trivium_s_reg_163_CLKINV_16549,
      SET => trivium_s_reg_163_FFX_SET,
      RST => trivium_s_reg_163_FFX_RSTAND_16561,
      O => trivium_s_reg_163_Q
    );
  trivium_s_reg_163_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X23Y25",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_163_and0001,
      O => trivium_s_reg_163_FFX_SET
    );
  trivium_s_reg_163_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X23Y25",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_163_and0000,
      O => trivium_s_reg_163_FFX_RSTAND_16561
    );
  trivium_s_reg_171 : X_FF
    generic map(
      LOC => "SLICE_X21Y23",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_171_DXMUX_16576,
      CE => trivium_s_reg_171_CEINV_16570,
      CLK => trivium_s_reg_171_CLKINV_16571,
      SET => trivium_s_reg_171_FFX_SET,
      RST => trivium_s_reg_171_FFX_RSTAND_16583,
      O => trivium_s_reg_171_Q
    );
  trivium_s_reg_171_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X21Y23",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_171_and0001,
      O => trivium_s_reg_171_FFX_SET
    );
  trivium_s_reg_171_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X21Y23",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_171_and0000,
      O => trivium_s_reg_171_FFX_RSTAND_16583
    );
  trivium_s_reg_139 : X_FF
    generic map(
      LOC => "SLICE_X26Y37",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_139_DXMUX_16598,
      CE => trivium_s_reg_139_CEINV_16592,
      CLK => trivium_s_reg_139_CLKINV_16593,
      SET => trivium_s_reg_139_FFX_SET,
      RST => trivium_s_reg_139_FFX_RSTAND_16605,
      O => trivium_s_reg_139_Q
    );
  trivium_s_reg_139_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X26Y37",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_139_and0001,
      O => trivium_s_reg_139_FFX_SET
    );
  trivium_s_reg_139_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X26Y37",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_139_and0000,
      O => trivium_s_reg_139_FFX_RSTAND_16605
    );
  trivium_s_reg_147 : X_FF
    generic map(
      LOC => "SLICE_X28Y39",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_147_DXMUX_16620,
      CE => trivium_s_reg_147_CEINV_16614,
      CLK => trivium_s_reg_147_CLKINV_16615,
      SET => trivium_s_reg_147_FFX_SET,
      RST => trivium_s_reg_147_FFX_RSTAND_16627,
      O => trivium_s_reg_147_Q
    );
  trivium_s_reg_147_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X28Y39",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_147_and0001,
      O => trivium_s_reg_147_FFX_SET
    );
  trivium_s_reg_147_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X28Y39",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_147_and0000,
      O => trivium_s_reg_147_FFX_RSTAND_16627
    );
  trivium_s_reg_155 : X_FF
    generic map(
      LOC => "SLICE_X28Y34",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_155_DXMUX_16642,
      CE => trivium_s_reg_155_CEINV_16636,
      CLK => trivium_s_reg_155_CLKINV_16637,
      SET => trivium_s_reg_155_FFX_SET,
      RST => trivium_s_reg_155_FFX_RSTAND_16649,
      O => trivium_s_reg_155_Q
    );
  trivium_s_reg_155_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X28Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_155_and0001,
      O => trivium_s_reg_155_FFX_SET
    );
  trivium_s_reg_155_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X28Y34",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_155_and0000,
      O => trivium_s_reg_155_FFX_RSTAND_16649
    );
  trivium_s_reg_164 : X_FF
    generic map(
      LOC => "SLICE_X23Y27",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_164_DXMUX_16664,
      CE => trivium_s_reg_164_CEINV_16658,
      CLK => trivium_s_reg_164_CLKINV_16659,
      SET => trivium_s_reg_164_FFX_SET,
      RST => trivium_s_reg_164_FFX_RSTAND_16671,
      O => trivium_s_reg_164_Q
    );
  trivium_s_reg_164_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X23Y27",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_164_and0001,
      O => trivium_s_reg_164_FFX_SET
    );
  trivium_s_reg_164_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X23Y27",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_164_and0000,
      O => trivium_s_reg_164_FFX_RSTAND_16671
    );
  trivium_s_reg_172 : X_FF
    generic map(
      LOC => "SLICE_X22Y21",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_172_DXMUX_16686,
      CE => trivium_s_reg_172_CEINV_16680,
      CLK => trivium_s_reg_172_CLKINV_16681,
      SET => trivium_s_reg_172_FFX_SET,
      RST => trivium_s_reg_172_FFX_RSTAND_16693,
      O => trivium_s_reg_172_Q
    );
  trivium_s_reg_172_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X22Y21",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_172_and0001,
      O => trivium_s_reg_172_FFX_SET
    );
  trivium_s_reg_172_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X22Y21",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_172_and0000,
      O => trivium_s_reg_172_FFX_RSTAND_16693
    );
  trivium_s_reg_148 : X_FF
    generic map(
      LOC => "SLICE_X31Y43",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_148_DXMUX_16708,
      CE => trivium_s_reg_148_CEINV_16702,
      CLK => trivium_s_reg_148_CLKINV_16703,
      SET => trivium_s_reg_148_FFX_SET,
      RST => trivium_s_reg_148_FFX_RSTAND_16715,
      O => trivium_s_reg_148_Q
    );
  trivium_s_reg_148_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X31Y43",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_148_and0001,
      O => trivium_s_reg_148_FFX_SET
    );
  trivium_s_reg_148_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X31Y43",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_148_and0000,
      O => trivium_s_reg_148_FFX_RSTAND_16715
    );
  trivium_s_reg_156 : X_FF
    generic map(
      LOC => "SLICE_X31Y35",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_156_DXMUX_16730,
      CE => trivium_s_reg_156_CEINV_16724,
      CLK => trivium_s_reg_156_CLKINV_16725,
      SET => trivium_s_reg_156_FFX_SET,
      RST => trivium_s_reg_156_FFX_RSTAND_16737,
      O => trivium_s_reg_156_Q
    );
  trivium_s_reg_156_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X31Y35",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_156_and0001,
      O => trivium_s_reg_156_FFX_SET
    );
  trivium_s_reg_156_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X31Y35",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_156_and0000,
      O => trivium_s_reg_156_FFX_RSTAND_16737
    );
  trivium_s_reg_165 : X_FF
    generic map(
      LOC => "SLICE_X25Y28",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_165_DXMUX_16752,
      CE => trivium_s_reg_165_CEINV_16746,
      CLK => trivium_s_reg_165_CLKINV_16747,
      SET => trivium_s_reg_165_FFX_SET,
      RST => trivium_s_reg_165_FFX_RSTAND_16759,
      O => trivium_s_reg_165_Q
    );
  trivium_s_reg_165_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X25Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_165_and0001,
      O => trivium_s_reg_165_FFX_SET
    );
  trivium_s_reg_165_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X25Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_165_and0000,
      O => trivium_s_reg_165_FFX_RSTAND_16759
    );
  trivium_s_reg_173 : X_FF
    generic map(
      LOC => "SLICE_X22Y20",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_173_DXMUX_16774,
      CE => trivium_s_reg_173_CEINV_16768,
      CLK => trivium_s_reg_173_CLKINV_16769,
      SET => trivium_s_reg_173_FFX_SET,
      RST => trivium_s_reg_173_FFX_RSTAND_16781,
      O => trivium_s_reg_173_Q
    );
  trivium_s_reg_173_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X22Y20",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_173_and0001,
      O => trivium_s_reg_173_FFX_SET
    );
  trivium_s_reg_173_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X22Y20",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_173_and0000,
      O => trivium_s_reg_173_FFX_RSTAND_16781
    );
  trivium_s_reg_149 : X_FF
    generic map(
      LOC => "SLICE_X30Y42",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_149_DXMUX_16796,
      CE => trivium_s_reg_149_CEINV_16790,
      CLK => trivium_s_reg_149_CLKINV_16791,
      SET => trivium_s_reg_149_FFX_SET,
      RST => trivium_s_reg_149_FFX_RSTAND_16803,
      O => trivium_s_reg_149_Q
    );
  trivium_s_reg_149_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X30Y42",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_149_and0001,
      O => trivium_s_reg_149_FFX_SET
    );
  trivium_s_reg_149_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X30Y42",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_149_and0000,
      O => trivium_s_reg_149_FFX_RSTAND_16803
    );
  trivium_s_reg_157 : X_FF
    generic map(
      LOC => "SLICE_X31Y37",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_157_DXMUX_16818,
      CE => trivium_s_reg_157_CEINV_16812,
      CLK => trivium_s_reg_157_CLKINV_16813,
      SET => trivium_s_reg_157_FFX_SET,
      RST => trivium_s_reg_157_FFX_RSTAND_16825,
      O => trivium_s_reg_157_Q
    );
  trivium_s_reg_157_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X31Y37",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_157_and0001,
      O => trivium_s_reg_157_FFX_SET
    );
  trivium_s_reg_157_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X31Y37",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_157_and0000,
      O => trivium_s_reg_157_FFX_RSTAND_16825
    );
  trivium_s_reg_166 : X_FF
    generic map(
      LOC => "SLICE_X26Y31",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_166_DXMUX_16840,
      CE => trivium_s_reg_166_CEINV_16834,
      CLK => trivium_s_reg_166_CLKINV_16835,
      SET => trivium_s_reg_166_FFX_SET,
      RST => trivium_s_reg_166_FFX_RSTAND_16847,
      O => trivium_s_reg_166_Q
    );
  trivium_s_reg_166_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X26Y31",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_166_and0001,
      O => trivium_s_reg_166_FFX_SET
    );
  trivium_s_reg_166_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X26Y31",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_166_and0000,
      O => trivium_s_reg_166_FFX_RSTAND_16847
    );
  trivium_s_reg_174 : X_FF
    generic map(
      LOC => "SLICE_X21Y16",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_174_DYMUX_16859,
      CE => trivium_s_reg_174_CEINV_16855,
      CLK => trivium_s_reg_174_CLKINV_16856,
      SET => GND,
      RST => trivium_s_reg_174_FFY_RSTAND_16865,
      O => trivium_s_reg_174_Q
    );
  trivium_s_reg_174_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X21Y16",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivium_s_reg_174_FFY_RSTAND_16865
    );
  trivium_s_reg_158 : X_FF
    generic map(
      LOC => "SLICE_X30Y36",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_158_DXMUX_16879,
      CE => trivium_s_reg_158_CEINV_16873,
      CLK => trivium_s_reg_158_CLKINV_16874,
      SET => trivium_s_reg_158_FFX_SET,
      RST => trivium_s_reg_158_FFX_RSTAND_16886,
      O => trivium_s_reg_158_Q
    );
  trivium_s_reg_158_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X30Y36",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_158_and0001,
      O => trivium_s_reg_158_FFX_SET
    );
  trivium_s_reg_158_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X30Y36",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_158_and0000,
      O => trivium_s_reg_158_FFX_RSTAND_16886
    );
  trivium_s_reg_167 : X_FF
    generic map(
      LOC => "SLICE_X27Y31",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_167_DXMUX_16901,
      CE => trivium_s_reg_167_CEINV_16895,
      CLK => trivium_s_reg_167_CLKINV_16896,
      SET => trivium_s_reg_167_FFX_SET,
      RST => trivium_s_reg_167_FFX_RSTAND_16908,
      O => trivium_s_reg_167_Q
    );
  trivium_s_reg_167_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X27Y31",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_167_and0001,
      O => trivium_s_reg_167_FFX_SET
    );
  trivium_s_reg_167_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X27Y31",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_167_and0000,
      O => trivium_s_reg_167_FFX_RSTAND_16908
    );
  trivium_s_reg_175 : X_FF
    generic map(
      LOC => "SLICE_X21Y10",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_176_DYMUX_16922,
      CE => trivium_s_reg_176_CEINV_16918,
      CLK => trivium_s_reg_176_CLKINV_16919,
      SET => GND,
      RST => trivium_s_reg_176_SRINV_16920,
      O => trivium_s_reg_175_Q
    );
  trivium_s_reg_168 : X_FF
    generic map(
      LOC => "SLICE_X26Y29",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_168_DXMUX_16973,
      CE => trivium_s_reg_168_CEINV_16967,
      CLK => trivium_s_reg_168_CLKINV_16968,
      SET => trivium_s_reg_168_FFX_SET,
      RST => trivium_s_reg_168_FFX_RSTAND_16980,
      O => trivium_s_reg_168_Q
    );
  trivium_s_reg_168_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X26Y29",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_168_and0001,
      O => trivium_s_reg_168_FFX_SET
    );
  trivium_s_reg_168_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X26Y29",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_168_and0000,
      O => trivium_s_reg_168_FFX_RSTAND_16980
    );
  trivium_s_reg_169 : X_FF
    generic map(
      LOC => "SLICE_X24Y27",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_169_DXMUX_16995,
      CE => trivium_s_reg_169_CEINV_16989,
      CLK => trivium_s_reg_169_CLKINV_16990,
      SET => trivium_s_reg_169_FFX_SET,
      RST => trivium_s_reg_169_FFX_RSTAND_17002,
      O => trivium_s_reg_169_Q
    );
  trivium_s_reg_169_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X24Y27",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_169_and0001,
      O => trivium_s_reg_169_FFX_SET
    );
  trivium_s_reg_169_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X24Y27",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_169_and0000,
      O => trivium_s_reg_169_FFX_RSTAND_17002
    );
  trivium_s_reg_24311 : X_LUT4
    generic map(
      INIT => X"C0C0",
      LOC => "SLICE_X20Y9"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivRst_shift65_5170,
      ADR2 => trivium_s_reg_2431_4916,
      ADR3 => VCC,
      O => trivium_s_reg_24311_17022
    );
  trivium_s_reg_243 : X_FF
    generic map(
      LOC => "SLICE_X20Y9",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_177_DYMUX_17025,
      CE => trivium_s_reg_177_CEINV_17013,
      CLK => trivium_s_reg_177_CLKINV_17014,
      SET => GND,
      RST => trivium_s_reg_177_SRINV_17015,
      O => trivium_s_reg_243_Q
    );
  trivium_s_reg_177 : X_FF
    generic map(
      LOC => "SLICE_X20Y9",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_177_DXMUX_17034,
      CE => trivium_s_reg_177_CEINV_17013,
      CLK => trivium_s_reg_177_CLKINV_17014,
      SET => GND,
      RST => trivium_s_reg_177_SRINV_17015,
      O => trivium_s_reg_177_Q
    );
  trivium_s_reg_286 : X_FF
    generic map(
      LOC => "SLICE_X13Y8",
      INIT => '1'
    )
    port map (
      I => trivium_s_reg_287_DYMUX_17053,
      CE => trivium_s_reg_287_CEINV_17049,
      CLK => trivium_s_reg_287_CLKINV_17050,
      SET => trivium_s_reg_287_SRINV_17051,
      RST => GND,
      O => trivium_s_reg_286_Q
    );
  trivium_s_reg_287 : X_FF
    generic map(
      LOC => "SLICE_X13Y8",
      INIT => '1'
    )
    port map (
      I => trivium_s_reg_287_DXMUX_17061,
      CE => trivium_s_reg_287_CEINV_17049,
      CLK => trivium_s_reg_287_CLKINV_17050,
      SET => trivium_s_reg_287_SRINV_17051,
      RST => GND,
      O => trivium_s_reg_287_Q
    );
  trivium_s_reg_288 : X_FF
    generic map(
      LOC => "SLICE_X12Y9",
      INIT => '1'
    )
    port map (
      I => trivium_s_reg_288_DYMUX_17077,
      CE => trivium_s_reg_288_CEINV_17073,
      CLK => trivium_s_reg_288_CLKINV_17074,
      SET => trivium_s_reg_288_FFY_SET,
      RST => GND,
      O => trivium_s_reg_288_Q
    );
  trivium_s_reg_288_FFY_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X12Y9",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivium_s_reg_288_FFY_SET
    );
  trivium_s_reg_7_and00001 : X_LUT4
    generic map(
      INIT => X"2222",
      LOC => "SLICE_X1Y12"
    )
    port map (
      ADR0 => trivRst_4811,
      ADR1 => key(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_s_reg_7_and0000
    );
  trivium_s_reg_7_and00011 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X1Y12"
    )
    port map (
      ADR0 => trivRst_4811,
      ADR1 => key(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_s_reg_7_and0001
    );
  trivium_s_reg_29_and00001 : X_LUT4
    generic map(
      INIT => X"0F00",
      LOC => "SLICE_X13Y27"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => key(28),
      ADR3 => trivRst_4811,
      O => trivium_s_reg_29_and0000
    );
  trivium_s_reg_29_and00011 : X_LUT4
    generic map(
      INIT => X"F000",
      LOC => "SLICE_X13Y27"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => key(28),
      ADR3 => trivRst_4811,
      O => trivium_s_reg_29_and0001
    );
  trivium_s_reg_37_and00001 : X_LUT4
    generic map(
      INIT => X"00AA",
      LOC => "SLICE_X13Y35"
    )
    port map (
      ADR0 => trivRst_4811,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => key(36),
      O => trivium_s_reg_37_and0000
    );
  trivium_s_reg_37_and00011 : X_LUT4
    generic map(
      INIT => X"AA00",
      LOC => "SLICE_X13Y35"
    )
    port map (
      ADR0 => trivRst_4811,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => key(36),
      O => trivium_s_reg_37_and0001
    );
  trivium_s_reg_45_and00001 : X_LUT4
    generic map(
      INIT => X"0A0A",
      LOC => "SLICE_X20Y35"
    )
    port map (
      ADR0 => trivRst_4811,
      ADR1 => VCC,
      ADR2 => key(44),
      ADR3 => VCC,
      O => trivium_s_reg_45_and0000
    );
  trivium_s_reg_45_and00011 : X_LUT4
    generic map(
      INIT => X"A0A0",
      LOC => "SLICE_X20Y35"
    )
    port map (
      ADR0 => trivRst_4811,
      ADR1 => VCC,
      ADR2 => key(44),
      ADR3 => VCC,
      O => trivium_s_reg_45_and0001
    );
  trivium_s_reg_53_and00001 : X_LUT4
    generic map(
      INIT => X"3030",
      LOC => "SLICE_X23Y31"
    )
    port map (
      ADR0 => VCC,
      ADR1 => key(52),
      ADR2 => trivRst_4811,
      ADR3 => VCC,
      O => trivium_s_reg_53_and0000
    );
  trivium_s_reg_53_and00011 : X_LUT4
    generic map(
      INIT => X"C0C0",
      LOC => "SLICE_X23Y31"
    )
    port map (
      ADR0 => VCC,
      ADR1 => key(52),
      ADR2 => trivRst_4811,
      ADR3 => VCC,
      O => trivium_s_reg_53_and0001
    );
  trivium_s_reg_61_and00001 : X_LUT4
    generic map(
      INIT => X"00CC",
      LOC => "SLICE_X19Y23"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivRst_4811,
      ADR2 => VCC,
      ADR3 => key(60),
      O => trivium_s_reg_61_and0000
    );
  trivium_s_reg_61_and00011 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X19Y23"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivRst_4811,
      ADR2 => VCC,
      ADR3 => key(60),
      O => trivium_s_reg_61_and0001
    );
  trivium_s_reg_106_and00001 : X_LUT4
    generic map(
      INIT => X"0C0C",
      LOC => "SLICE_X1Y39"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivRst_4811,
      ADR2 => IV(12),
      ADR3 => VCC,
      O => trivium_s_reg_106_and0000
    );
  trivium_s_reg_106_and00011 : X_LUT4
    generic map(
      INIT => X"C0C0",
      LOC => "SLICE_X1Y39"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivRst_4811,
      ADR2 => IV(12),
      ADR3 => VCC,
      O => trivium_s_reg_106_and0001
    );
  trivium_s_reg_114_and00001 : X_LUT4
    generic map(
      INIT => X"0A0A",
      LOC => "SLICE_X2Y43"
    )
    port map (
      ADR0 => trivRst_4811,
      ADR1 => VCC,
      ADR2 => IV(20),
      ADR3 => VCC,
      O => trivium_s_reg_114_and0000
    );
  trivium_s_reg_114_and00011 : X_LUT4
    generic map(
      INIT => X"A0A0",
      LOC => "SLICE_X2Y43"
    )
    port map (
      ADR0 => trivRst_4811,
      ADR1 => VCC,
      ADR2 => IV(20),
      ADR3 => VCC,
      O => trivium_s_reg_114_and0001
    );
  trivium_s_reg_122_and00001 : X_LUT4
    generic map(
      INIT => X"00CC",
      LOC => "SLICE_X9Y42"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivRst_4811,
      ADR2 => VCC,
      ADR3 => IV(28),
      O => trivium_s_reg_122_and0000
    );
  trivium_s_reg_122_and00011 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X9Y42"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivRst_4811,
      ADR2 => VCC,
      ADR3 => IV(28),
      O => trivium_s_reg_122_and0001
    );
  trivium_s_reg_130_and00001 : X_LUT4
    generic map(
      INIT => X"3030",
      LOC => "SLICE_X13Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => IV(36),
      ADR2 => trivRst_4811,
      ADR3 => VCC,
      O => trivium_s_reg_130_and0000
    );
  trivium_s_reg_130_and00011 : X_LUT4
    generic map(
      INIT => X"C0C0",
      LOC => "SLICE_X13Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => IV(36),
      ADR2 => trivRst_4811,
      ADR3 => VCC,
      O => trivium_s_reg_130_and0001
    );
  trivium_s_reg_8_and00001 : X_LUT4
    generic map(
      INIT => X"0A0A",
      LOC => "SLICE_X1Y8"
    )
    port map (
      ADR0 => trivRst_4811,
      ADR1 => VCC,
      ADR2 => key(7),
      ADR3 => VCC,
      O => trivium_s_reg_8_and0000
    );
  trivium_s_reg_8_and00011 : X_LUT4
    generic map(
      INIT => X"A0A0",
      LOC => "SLICE_X1Y8"
    )
    port map (
      ADR0 => trivRst_4811,
      ADR1 => VCC,
      ADR2 => key(7),
      ADR3 => VCC,
      O => trivium_s_reg_8_and0001
    );
  trivium_s_reg_38_and00001 : X_LUT4
    generic map(
      INIT => X"00AA",
      LOC => "SLICE_X13Y33"
    )
    port map (
      ADR0 => trivRst_4811,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => key(37),
      O => trivium_s_reg_38_and0000
    );
  trivium_s_reg_38_and00011 : X_LUT4
    generic map(
      INIT => X"AA00",
      LOC => "SLICE_X13Y33"
    )
    port map (
      ADR0 => trivRst_4811,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => key(37),
      O => trivium_s_reg_38_and0001
    );
  trivium_s_reg_46_and00001 : X_LUT4
    generic map(
      INIT => X"00CC",
      LOC => "SLICE_X19Y35"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivRst_4811,
      ADR2 => VCC,
      ADR3 => key(45),
      O => trivium_s_reg_46_and0000
    );
  trivium_s_reg_46_and00011 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X19Y35"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivRst_4811,
      ADR2 => VCC,
      ADR3 => key(45),
      O => trivium_s_reg_46_and0001
    );
  trivium_s_reg_54_and00001 : X_LUT4
    generic map(
      INIT => X"3300",
      LOC => "SLICE_X23Y29"
    )
    port map (
      ADR0 => VCC,
      ADR1 => key(53),
      ADR2 => VCC,
      ADR3 => trivRst_4811,
      O => trivium_s_reg_54_and0000
    );
  trivium_s_reg_54_and00011 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X23Y29"
    )
    port map (
      ADR0 => VCC,
      ADR1 => key(53),
      ADR2 => VCC,
      ADR3 => trivRst_4811,
      O => trivium_s_reg_54_and0001
    );
  trivium_s_reg_62_and00001 : X_LUT4
    generic map(
      INIT => X"3030",
      LOC => "SLICE_X20Y23"
    )
    port map (
      ADR0 => VCC,
      ADR1 => key(61),
      ADR2 => trivRst_4811,
      ADR3 => VCC,
      O => trivium_s_reg_62_and0000
    );
  trivium_s_reg_62_and00011 : X_LUT4
    generic map(
      INIT => X"C0C0",
      LOC => "SLICE_X20Y23"
    )
    port map (
      ADR0 => VCC,
      ADR1 => key(61),
      ADR2 => trivRst_4811,
      ADR3 => VCC,
      O => trivium_s_reg_62_and0001
    );
  trivium_s_reg_70_and00001 : X_LUT4
    generic map(
      INIT => X"5050",
      LOC => "SLICE_X15Y9"
    )
    port map (
      ADR0 => key(69),
      ADR1 => VCC,
      ADR2 => trivRst_4811,
      ADR3 => VCC,
      O => trivium_s_reg_70_and0000
    );
  trivium_s_reg_70_and00011 : X_LUT4
    generic map(
      INIT => X"A0A0",
      LOC => "SLICE_X15Y9"
    )
    port map (
      ADR0 => key(69),
      ADR1 => VCC,
      ADR2 => trivRst_4811,
      ADR3 => VCC,
      O => trivium_s_reg_70_and0001
    );
  trivium_s_reg_107_and00001 : X_LUT4
    generic map(
      INIT => X"00F0",
      LOC => "SLICE_X0Y36"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => trivRst_4811,
      ADR3 => IV(13),
      O => trivium_s_reg_107_and0000
    );
  trivium_s_reg_107_and00011 : X_LUT4
    generic map(
      INIT => X"F000",
      LOC => "SLICE_X0Y36"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => trivRst_4811,
      ADR3 => IV(13),
      O => trivium_s_reg_107_and0001
    );
  trivium_s_reg_115_and00001 : X_LUT4
    generic map(
      INIT => X"00CC",
      LOC => "SLICE_X3Y43"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivRst_4811,
      ADR2 => VCC,
      ADR3 => IV(21),
      O => trivium_s_reg_115_and0000
    );
  trivium_s_reg_115_and00011 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X3Y43"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivRst_4811,
      ADR2 => VCC,
      ADR3 => IV(21),
      O => trivium_s_reg_115_and0001
    );
  trivium_s_reg_123_and00001 : X_LUT4
    generic map(
      INIT => X"0F00",
      LOC => "SLICE_X8Y43"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => IV(29),
      ADR3 => trivRst_4811,
      O => trivium_s_reg_123_and0000
    );
  trivium_s_reg_123_and00011 : X_LUT4
    generic map(
      INIT => X"F000",
      LOC => "SLICE_X8Y43"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => IV(29),
      ADR3 => trivRst_4811,
      O => trivium_s_reg_123_and0001
    );
  trivium_s_reg_131_and00001 : X_LUT4
    generic map(
      INIT => X"2222",
      LOC => "SLICE_X13Y42"
    )
    port map (
      ADR0 => trivRst_4811,
      ADR1 => IV(37),
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_s_reg_131_and0000
    );
  trivium_s_reg_131_and00011 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X13Y42"
    )
    port map (
      ADR0 => trivRst_4811,
      ADR1 => IV(37),
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_s_reg_131_and0001
    );
  trivium_Mxor_s_94_xo_0_1 : X_LUT4
    generic map(
      INIT => X"965A",
      LOC => "SLICE_X14Y13"
    )
    port map (
      ADR0 => trivium_s_reg_171_Q,
      ADR1 => trivium_s_reg_92_Q,
      ADR2 => trivium_z_reg_7_0_xor0001,
      ADR3 => trivium_s_reg_91_Q,
      O => trivium_s_94_Q
    );
  trivium_s_reg_94 : X_FF
    generic map(
      LOC => "SLICE_X14Y13",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_94_DYMUX_17587,
      CE => trivium_s_reg_94_CEINV_17576,
      CLK => trivium_s_reg_94_CLKINV_17577,
      SET => trivium_s_reg_94_FFY_SET,
      RST => trivium_s_reg_94_FFY_RSTAND_17595,
      O => trivium_s_reg_94_Q
    );
  trivium_s_reg_94_FFY_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X14Y13",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_94_and0001,
      O => trivium_s_reg_94_FFY_SET
    );
  trivium_s_reg_94_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X14Y13",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_94_and0000,
      O => trivium_s_reg_94_FFY_RSTAND_17595
    );
  trivium_Mxor_z_reg_7_0_xor0001_Result1 : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X14Y13"
    )
    port map (
      ADR0 => trivium_s_reg_93_Q,
      ADR1 => trivium_s_reg_66_Q,
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_z_reg_7_0_xor0001_pack_1
    );
  trivium_s_reg_9_and00001 : X_LUT4
    generic map(
      INIT => X"0C0C",
      LOC => "SLICE_X3Y6"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivRst_4811,
      ADR2 => key(8),
      ADR3 => VCC,
      O => trivium_s_reg_9_and0000
    );
  trivium_s_reg_9_and00011 : X_LUT4
    generic map(
      INIT => X"C0C0",
      LOC => "SLICE_X3Y6"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivRst_4811,
      ADR2 => key(8),
      ADR3 => VCC,
      O => trivium_s_reg_9_and0001
    );
  trivium_s_reg_39_and00001 : X_LUT4
    generic map(
      INIT => X"00F0",
      LOC => "SLICE_X12Y30"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => trivRst_4811,
      ADR3 => key(38),
      O => trivium_s_reg_39_and0000
    );
  trivium_s_reg_39_and00011 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X12Y30"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivRst_4811,
      ADR2 => VCC,
      ADR3 => key(38),
      O => trivium_s_reg_39_and0001
    );
  trivium_s_reg_47_and00001 : X_LUT4
    generic map(
      INIT => X"4444",
      LOC => "SLICE_X18Y33"
    )
    port map (
      ADR0 => key(46),
      ADR1 => trivRst_4811,
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_s_reg_47_and0000
    );
  trivium_s_reg_47_and00011 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X18Y33"
    )
    port map (
      ADR0 => key(46),
      ADR1 => trivRst_4811,
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_s_reg_47_and0001
    );
  trivium_s_reg_55_and00001 : X_LUT4
    generic map(
      INIT => X"3030",
      LOC => "SLICE_X21Y27"
    )
    port map (
      ADR0 => VCC,
      ADR1 => key(54),
      ADR2 => trivRst_4811,
      ADR3 => VCC,
      O => trivium_s_reg_55_and0000
    );
  trivium_s_reg_55_and00011 : X_LUT4
    generic map(
      INIT => X"C0C0",
      LOC => "SLICE_X21Y27"
    )
    port map (
      ADR0 => VCC,
      ADR1 => key(54),
      ADR2 => trivRst_4811,
      ADR3 => VCC,
      O => trivium_s_reg_55_and0001
    );
  trivium_s_reg_63_and00001 : X_LUT4
    generic map(
      INIT => X"00CC",
      LOC => "SLICE_X18Y21"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivRst_4811,
      ADR2 => VCC,
      ADR3 => key(62),
      O => trivium_s_reg_63_and0000
    );
  trivium_s_reg_63_and00011 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X18Y21"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivRst_4811,
      ADR2 => VCC,
      ADR3 => key(62),
      O => trivium_s_reg_63_and0001
    );
  trivium_s_reg_71_and00001 : X_LUT4
    generic map(
      INIT => X"00CC",
      LOC => "SLICE_X16Y10"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivRst_4811,
      ADR2 => VCC,
      ADR3 => key(70),
      O => trivium_s_reg_71_and0000
    );
  trivium_s_reg_71_and00011 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X16Y10"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivRst_4811,
      ADR2 => VCC,
      ADR3 => key(70),
      O => trivium_s_reg_71_and0001
    );
  trivium_s_reg_108_and00001 : X_LUT4
    generic map(
      INIT => X"4444",
      LOC => "SLICE_X1Y35"
    )
    port map (
      ADR0 => IV(14),
      ADR1 => trivRst_4811,
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_s_reg_108_and0000
    );
  trivium_s_reg_108_and00011 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X1Y35"
    )
    port map (
      ADR0 => IV(14),
      ADR1 => trivRst_4811,
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_s_reg_108_and0001
    );
  trivium_s_reg_116_and00001 : X_LUT4
    generic map(
      INIT => X"4444",
      LOC => "SLICE_X3Y41"
    )
    port map (
      ADR0 => IV(22),
      ADR1 => trivRst_4811,
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_s_reg_116_and0000
    );
  trivium_s_reg_116_and00011 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X3Y41"
    )
    port map (
      ADR0 => IV(22),
      ADR1 => trivRst_4811,
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_s_reg_116_and0001
    );
  trivium_s_reg_124_and00001 : X_LUT4
    generic map(
      INIT => X"4444",
      LOC => "SLICE_X9Y40"
    )
    port map (
      ADR0 => IV(30),
      ADR1 => trivRst_4811,
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_s_reg_124_and0000
    );
  trivium_s_reg_124_and00011 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X9Y40"
    )
    port map (
      ADR0 => IV(30),
      ADR1 => trivRst_4811,
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_s_reg_124_and0001
    );
  trivium_s_reg_132_and00001 : X_LUT4
    generic map(
      INIT => X"00CC",
      LOC => "SLICE_X24Y42"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivRst_4811,
      ADR2 => VCC,
      ADR3 => IV(38),
      O => trivium_s_reg_132_and0000
    );
  trivium_s_reg_132_and00011 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X24Y42"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivRst_4811,
      ADR2 => VCC,
      ADR3 => IV(38),
      O => trivium_s_reg_132_and0001
    );
  trivium_s_reg_140_and00001 : X_LUT4
    generic map(
      INIT => X"0C0C",
      LOC => "SLICE_X26Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivRst_4811,
      ADR2 => IV(46),
      ADR3 => VCC,
      O => trivium_s_reg_140_and0000
    );
  trivium_s_reg_140_and00011 : X_LUT4
    generic map(
      INIT => X"C0C0",
      LOC => "SLICE_X26Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivRst_4811,
      ADR2 => IV(46),
      ADR3 => VCC,
      O => trivium_s_reg_140_and0001
    );
  trivium_Mxor_s_1_xo_0_1 : X_LUT4
    generic map(
      INIT => X"956A",
      LOC => "SLICE_X14Y8"
    )
    port map (
      ADR0 => trivium_z_reg_7_0_xor0003,
      ADR1 => trivium_s_reg_287_Q,
      ADR2 => trivium_s_reg_286_Q,
      ADR3 => trivium_s_reg_69_Q,
      O => trivium_s_1_Q
    );
  trivium_s_reg_1 : X_FF
    generic map(
      LOC => "SLICE_X14Y8",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_1_DYMUX_17894,
      CE => trivium_s_reg_1_CEINV_17883,
      CLK => trivium_s_reg_1_CLKINV_17884,
      SET => trivium_s_reg_1_FFY_SET,
      RST => trivium_s_reg_1_FFY_RSTAND_17902,
      O => trivium_s_reg_1_Q
    );
  trivium_s_reg_1_FFY_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X14Y8",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_1_and0001,
      O => trivium_s_reg_1_FFY_SET
    );
  trivium_s_reg_1_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X14Y8",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_1_and0000,
      O => trivium_s_reg_1_FFY_RSTAND_17902
    );
  trivium_Mxor_z_reg_7_0_xor0003_Result1 : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X14Y8"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivium_s_reg_243_Q,
      ADR2 => VCC,
      ADR3 => trivium_s_reg_288_Q,
      O => trivium_z_reg_7_0_xor0003_pack_1
    );
  skp_buf_cur : X_FF
    generic map(
      LOC => "SLICE_X16Y13",
      INIT => '0'
    )
    port map (
      I => skp_buf_cur_DYMUX_17921,
      CE => VCC,
      CLK => skp_buf_cur_CLKINV_17918,
      SET => GND,
      RST => skp_buf_cur_FFY_RSTAND_17926,
      O => skp_buf_cur_4970
    );
  skp_buf_cur_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X16Y13",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => skp_buf_cur_FFY_RSTAND_17926
    );
  key_49 : X_FF
    generic map(
      LOC => "SLICE_X20Y28",
      INIT => '0'
    )
    port map (
      I => key_49_DXMUX_18852,
      CE => key_49_CEINV_18839,
      CLK => key_49_CLKINV_18840,
      SET => GND,
      RST => key_49_SRINV_18841,
      O => key(49)
    );
  trivium_s_reg_56_and00001 : X_LUT4
    generic map(
      INIT => X"00CC",
      LOC => "SLICE_X19Y28"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivRst_4811,
      ADR2 => VCC,
      ADR3 => key(55),
      O => trivium_s_reg_56_and0000
    );
  trivium_s_reg_56_and00011 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X19Y28"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivRst_4811,
      ADR2 => VCC,
      ADR3 => key(55),
      O => trivium_s_reg_56_and0001
    );
  trivium_s_reg_64_and00001 : X_LUT4
    generic map(
      INIT => X"2222",
      LOC => "SLICE_X16Y21"
    )
    port map (
      ADR0 => trivRst_4811,
      ADR1 => key(63),
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_s_reg_64_and0000
    );
  trivium_s_reg_64_and00011 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X16Y21"
    )
    port map (
      ADR0 => trivRst_4811,
      ADR1 => key(63),
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_s_reg_64_and0001
    );
  trivium_s_reg_72_and00001 : X_LUT4
    generic map(
      INIT => X"3300",
      LOC => "SLICE_X17Y12"
    )
    port map (
      ADR0 => VCC,
      ADR1 => key(71),
      ADR2 => VCC,
      ADR3 => trivRst_4811,
      O => trivium_s_reg_72_and0000
    );
  trivium_s_reg_72_and00011 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X17Y12"
    )
    port map (
      ADR0 => VCC,
      ADR1 => key(71),
      ADR2 => VCC,
      ADR3 => trivRst_4811,
      O => trivium_s_reg_72_and0001
    );
  trivium_s_reg_80_and00001 : X_LUT4
    generic map(
      INIT => X"00CC",
      LOC => "SLICE_X12Y7"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivRst_4811,
      ADR2 => VCC,
      ADR3 => key(79),
      O => trivium_s_reg_80_and0000
    );
  trivium_s_reg_80_and00011 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X12Y7"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivRst_4811,
      ADR2 => VCC,
      ADR3 => key(79),
      O => trivium_s_reg_80_and0001
    );
  key_30 : X_FF
    generic map(
      LOC => "SLICE_X14Y25",
      INIT => '0'
    )
    port map (
      I => key_31_DYMUX_18143,
      CE => key_31_CEINV_18139,
      CLK => key_31_CLKINV_18140,
      SET => GND,
      RST => key_31_SRINV_18141,
      O => key(30)
    );
  key_31 : X_FF
    generic map(
      LOC => "SLICE_X14Y25",
      INIT => '0'
    )
    port map (
      I => key_31_DXMUX_18152,
      CE => key_31_CEINV_18139,
      CLK => key_31_CLKINV_18140,
      SET => GND,
      RST => key_31_SRINV_18141,
      O => key(31)
    );
  key_22 : X_FF
    generic map(
      LOC => "SLICE_X12Y20",
      INIT => '0'
    )
    port map (
      I => key_23_DYMUX_18171,
      CE => key_23_CEINV_18167,
      CLK => key_23_CLKINV_18168,
      SET => GND,
      RST => key_23_SRINV_18169,
      O => key(22)
    );
  key_23 : X_FF
    generic map(
      LOC => "SLICE_X12Y20",
      INIT => '0'
    )
    port map (
      I => key_23_DXMUX_18180,
      CE => key_23_CEINV_18167,
      CLK => key_23_CLKINV_18168,
      SET => GND,
      RST => key_23_SRINV_18169,
      O => key(23)
    );
  key_14 : X_FF
    generic map(
      LOC => "SLICE_X1Y10",
      INIT => '0'
    )
    port map (
      I => key_15_DYMUX_18199,
      CE => key_15_CEINV_18195,
      CLK => key_15_CLKINV_18196,
      SET => GND,
      RST => key_15_SRINV_18197,
      O => key(14)
    );
  key_15 : X_FF
    generic map(
      LOC => "SLICE_X1Y10",
      INIT => '0'
    )
    port map (
      I => key_15_DXMUX_18208,
      CE => key_15_CEINV_18195,
      CLK => key_15_CLKINV_18196,
      SET => GND,
      RST => key_15_SRINV_18197,
      O => key(15)
    );
  key_40 : X_FF
    generic map(
      LOC => "SLICE_X17Y29",
      INIT => '0'
    )
    port map (
      I => key_41_DYMUX_18227,
      CE => key_41_CEINV_18223,
      CLK => key_41_CLKINV_18224,
      SET => GND,
      RST => key_41_SRINV_18225,
      O => key(40)
    );
  key_41 : X_FF
    generic map(
      LOC => "SLICE_X17Y29",
      INIT => '0'
    )
    port map (
      I => key_41_DXMUX_18236,
      CE => key_41_CEINV_18223,
      CLK => key_41_CLKINV_18224,
      SET => GND,
      RST => key_41_SRINV_18225,
      O => key(41)
    );
  key_32 : X_FF
    generic map(
      LOC => "SLICE_X16Y24",
      INIT => '0'
    )
    port map (
      I => key_33_DYMUX_18255,
      CE => key_33_CEINV_18251,
      CLK => key_33_CLKINV_18252,
      SET => GND,
      RST => key_33_SRINV_18253,
      O => key(32)
    );
  key_33 : X_FF
    generic map(
      LOC => "SLICE_X16Y24",
      INIT => '0'
    )
    port map (
      I => key_33_DXMUX_18264,
      CE => key_33_CEINV_18251,
      CLK => key_33_CLKINV_18252,
      SET => GND,
      RST => key_33_SRINV_18253,
      O => key(33)
    );
  key_24 : X_FF
    generic map(
      LOC => "SLICE_X13Y14",
      INIT => '0'
    )
    port map (
      I => key_25_DYMUX_18283,
      CE => key_25_CEINV_18279,
      CLK => key_25_CLKINV_18280,
      SET => GND,
      RST => key_25_SRINV_18281,
      O => key(24)
    );
  key_25 : X_FF
    generic map(
      LOC => "SLICE_X13Y14",
      INIT => '0'
    )
    port map (
      I => key_25_DXMUX_18292,
      CE => key_25_CEINV_18279,
      CLK => key_25_CLKINV_18280,
      SET => GND,
      RST => key_25_SRINV_18281,
      O => key(25)
    );
  key_16 : X_FF
    generic map(
      LOC => "SLICE_X3Y9",
      INIT => '0'
    )
    port map (
      I => key_17_DYMUX_18311,
      CE => key_17_CEINV_18307,
      CLK => key_17_CLKINV_18308,
      SET => GND,
      RST => key_17_SRINV_18309,
      O => key(16)
    );
  key_17 : X_FF
    generic map(
      LOC => "SLICE_X3Y9",
      INIT => '0'
    )
    port map (
      I => key_17_DXMUX_18320,
      CE => key_17_CEINV_18307,
      CLK => key_17_CLKINV_18308,
      SET => GND,
      RST => key_17_SRINV_18309,
      O => key(17)
    );
  key_50 : X_FF
    generic map(
      LOC => "SLICE_X20Y29",
      INIT => '0'
    )
    port map (
      I => key_51_DYMUX_18339,
      CE => key_51_CEINV_18335,
      CLK => key_51_CLKINV_18336,
      SET => GND,
      RST => key_51_SRINV_18337,
      O => key(50)
    );
  key_51 : X_FF
    generic map(
      LOC => "SLICE_X20Y29",
      INIT => '0'
    )
    port map (
      I => key_51_DXMUX_18348,
      CE => key_51_CEINV_18335,
      CLK => key_51_CLKINV_18336,
      SET => GND,
      RST => key_51_SRINV_18337,
      O => key(51)
    );
  key_42 : X_FF
    generic map(
      LOC => "SLICE_X18Y28",
      INIT => '0'
    )
    port map (
      I => key_43_DYMUX_18367,
      CE => key_43_CEINV_18363,
      CLK => key_43_CLKINV_18364,
      SET => GND,
      RST => key_43_SRINV_18365,
      O => key(42)
    );
  key_43 : X_FF
    generic map(
      LOC => "SLICE_X18Y28",
      INIT => '0'
    )
    port map (
      I => key_43_DXMUX_18376,
      CE => key_43_CEINV_18363,
      CLK => key_43_CLKINV_18364,
      SET => GND,
      RST => key_43_SRINV_18365,
      O => key(43)
    );
  key_34 : X_FF
    generic map(
      LOC => "SLICE_X15Y28",
      INIT => '0'
    )
    port map (
      I => key_35_DYMUX_18395,
      CE => key_35_CEINV_18391,
      CLK => key_35_CLKINV_18392,
      SET => GND,
      RST => key_35_SRINV_18393,
      O => key(34)
    );
  key_35 : X_FF
    generic map(
      LOC => "SLICE_X15Y28",
      INIT => '0'
    )
    port map (
      I => key_35_DXMUX_18404,
      CE => key_35_CEINV_18391,
      CLK => key_35_CLKINV_18392,
      SET => GND,
      RST => key_35_SRINV_18393,
      O => key(35)
    );
  key_26 : X_FF
    generic map(
      LOC => "SLICE_X13Y23",
      INIT => '0'
    )
    port map (
      I => key_27_DYMUX_18423,
      CE => key_27_CEINV_18419,
      CLK => key_27_CLKINV_18420,
      SET => GND,
      RST => key_27_SRINV_18421,
      O => key(26)
    );
  key_27 : X_FF
    generic map(
      LOC => "SLICE_X13Y23",
      INIT => '0'
    )
    port map (
      I => key_27_DXMUX_18432,
      CE => key_27_CEINV_18419,
      CLK => key_27_CLKINV_18420,
      SET => GND,
      RST => key_27_SRINV_18421,
      O => key(27)
    );
  key_18 : X_FF
    generic map(
      LOC => "SLICE_X3Y19",
      INIT => '0'
    )
    port map (
      I => key_19_DYMUX_18451,
      CE => key_19_CEINV_18447,
      CLK => key_19_CLKINV_18448,
      SET => GND,
      RST => key_19_SRINV_18449,
      O => key(18)
    );
  key_19 : X_FF
    generic map(
      LOC => "SLICE_X3Y19",
      INIT => '0'
    )
    port map (
      I => key_19_DXMUX_18460,
      CE => key_19_CEINV_18447,
      CLK => key_19_CLKINV_18448,
      SET => GND,
      RST => key_19_SRINV_18449,
      O => key(19)
    );
  key_60 : X_FF
    generic map(
      LOC => "SLICE_X20Y22",
      INIT => '0'
    )
    port map (
      I => key_61_DYMUX_18479,
      CE => key_61_CEINV_18475,
      CLK => key_61_CLKINV_18476,
      SET => GND,
      RST => key_61_SRINV_18477,
      O => key(60)
    );
  key_61 : X_FF
    generic map(
      LOC => "SLICE_X20Y22",
      INIT => '0'
    )
    port map (
      I => key_61_DXMUX_18488,
      CE => key_61_CEINV_18475,
      CLK => key_61_CLKINV_18476,
      SET => GND,
      RST => key_61_SRINV_18477,
      O => key(61)
    );
  key_52 : X_FF
    generic map(
      LOC => "SLICE_X21Y31",
      INIT => '0'
    )
    port map (
      I => key_53_DYMUX_18507,
      CE => key_53_CEINV_18503,
      CLK => key_53_CLKINV_18504,
      SET => GND,
      RST => key_53_SRINV_18505,
      O => key(52)
    );
  key_53 : X_FF
    generic map(
      LOC => "SLICE_X21Y31",
      INIT => '0'
    )
    port map (
      I => key_53_DXMUX_18516,
      CE => key_53_CEINV_18503,
      CLK => key_53_CLKINV_18504,
      SET => GND,
      RST => key_53_SRINV_18505,
      O => key(53)
    );
  key_44 : X_FF
    generic map(
      LOC => "SLICE_X18Y31",
      INIT => '0'
    )
    port map (
      I => key_45_DYMUX_18535,
      CE => key_45_CEINV_18531,
      CLK => key_45_CLKINV_18532,
      SET => GND,
      RST => key_45_SRINV_18533,
      O => key(44)
    );
  key_45 : X_FF
    generic map(
      LOC => "SLICE_X18Y31",
      INIT => '0'
    )
    port map (
      I => key_45_DXMUX_18544,
      CE => key_45_CEINV_18531,
      CLK => key_45_CLKINV_18532,
      SET => GND,
      RST => key_45_SRINV_18533,
      O => key(45)
    );
  key_36 : X_FF
    generic map(
      LOC => "SLICE_X13Y31",
      INIT => '0'
    )
    port map (
      I => key_37_DYMUX_18563,
      CE => key_37_CEINV_18559,
      CLK => key_37_CLKINV_18560,
      SET => GND,
      RST => key_37_SRINV_18561,
      O => key(36)
    );
  key_37 : X_FF
    generic map(
      LOC => "SLICE_X13Y31",
      INIT => '0'
    )
    port map (
      I => key_37_DXMUX_18572,
      CE => key_37_CEINV_18559,
      CLK => key_37_CLKINV_18560,
      SET => GND,
      RST => key_37_SRINV_18561,
      O => key(37)
    );
  key_28 : X_FF
    generic map(
      LOC => "SLICE_X12Y28",
      INIT => '0'
    )
    port map (
      I => key_29_DYMUX_18591,
      CE => key_29_CEINV_18587,
      CLK => key_29_CLKINV_18588,
      SET => GND,
      RST => key_29_SRINV_18589,
      O => key(28)
    );
  key_29 : X_FF
    generic map(
      LOC => "SLICE_X12Y28",
      INIT => '0'
    )
    port map (
      I => key_29_DXMUX_18600,
      CE => key_29_CEINV_18587,
      CLK => key_29_CLKINV_18588,
      SET => GND,
      RST => key_29_SRINV_18589,
      O => key(29)
    );
  key_70 : X_FF
    generic map(
      LOC => "SLICE_X16Y17",
      INIT => '0'
    )
    port map (
      I => key_71_DYMUX_18619,
      CE => key_71_CEINV_18615,
      CLK => key_71_CLKINV_18616,
      SET => GND,
      RST => key_71_SRINV_18617,
      O => key(70)
    );
  key_71 : X_FF
    generic map(
      LOC => "SLICE_X16Y17",
      INIT => '0'
    )
    port map (
      I => key_71_DXMUX_18628,
      CE => key_71_CEINV_18615,
      CLK => key_71_CLKINV_18616,
      SET => GND,
      RST => key_71_SRINV_18617,
      O => key(71)
    );
  key_62 : X_FF
    generic map(
      LOC => "SLICE_X19Y21",
      INIT => '0'
    )
    port map (
      I => key_63_DYMUX_18647,
      CE => key_63_CEINV_18643,
      CLK => key_63_CLKINV_18644,
      SET => GND,
      RST => key_63_SRINV_18645,
      O => key(62)
    );
  key_63 : X_FF
    generic map(
      LOC => "SLICE_X19Y21",
      INIT => '0'
    )
    port map (
      I => key_63_DXMUX_18656,
      CE => key_63_CEINV_18643,
      CLK => key_63_CLKINV_18644,
      SET => GND,
      RST => key_63_SRINV_18645,
      O => key(63)
    );
  key_54 : X_FF
    generic map(
      LOC => "SLICE_X19Y26",
      INIT => '0'
    )
    port map (
      I => key_55_DYMUX_18675,
      CE => key_55_CEINV_18671,
      CLK => key_55_CLKINV_18672,
      SET => GND,
      RST => key_55_SRINV_18673,
      O => key(54)
    );
  key_55 : X_FF
    generic map(
      LOC => "SLICE_X19Y26",
      INIT => '0'
    )
    port map (
      I => key_55_DXMUX_18684,
      CE => key_55_CEINV_18671,
      CLK => key_55_CLKINV_18672,
      SET => GND,
      RST => key_55_SRINV_18673,
      O => key(55)
    );
  key_46 : X_FF
    generic map(
      LOC => "SLICE_X18Y30",
      INIT => '0'
    )
    port map (
      I => key_47_DYMUX_18703,
      CE => key_47_CEINV_18699,
      CLK => key_47_CLKINV_18700,
      SET => GND,
      RST => key_47_SRINV_18701,
      O => key(46)
    );
  key_47 : X_FF
    generic map(
      LOC => "SLICE_X18Y30",
      INIT => '0'
    )
    port map (
      I => key_47_DXMUX_18712,
      CE => key_47_CEINV_18699,
      CLK => key_47_CLKINV_18700,
      SET => GND,
      RST => key_47_SRINV_18701,
      O => key(47)
    );
  key_38 : X_FF
    generic map(
      LOC => "SLICE_X15Y30",
      INIT => '0'
    )
    port map (
      I => key_39_DYMUX_18731,
      CE => key_39_CEINV_18727,
      CLK => key_39_CLKINV_18728,
      SET => GND,
      RST => key_39_SRINV_18729,
      O => key(38)
    );
  key_39 : X_FF
    generic map(
      LOC => "SLICE_X15Y30",
      INIT => '0'
    )
    port map (
      I => key_39_DXMUX_18740,
      CE => key_39_CEINV_18727,
      CLK => key_39_CLKINV_18728,
      SET => GND,
      RST => key_39_SRINV_18729,
      O => key(39)
    );
  key_72 : X_FF
    generic map(
      LOC => "SLICE_X17Y16",
      INIT => '0'
    )
    port map (
      I => key_73_DYMUX_18759,
      CE => key_73_CEINV_18755,
      CLK => key_73_CLKINV_18756,
      SET => GND,
      RST => key_73_SRINV_18757,
      O => key(72)
    );
  key_73 : X_FF
    generic map(
      LOC => "SLICE_X17Y16",
      INIT => '0'
    )
    port map (
      I => key_73_DXMUX_18768,
      CE => key_73_CEINV_18755,
      CLK => key_73_CLKINV_18756,
      SET => GND,
      RST => key_73_SRINV_18757,
      O => key(73)
    );
  key_64 : X_FF
    generic map(
      LOC => "SLICE_X17Y20",
      INIT => '0'
    )
    port map (
      I => key_65_DYMUX_18787,
      CE => key_65_CEINV_18783,
      CLK => key_65_CLKINV_18784,
      SET => GND,
      RST => key_65_SRINV_18785,
      O => key(64)
    );
  key_74 : X_FF
    generic map(
      LOC => "SLICE_X14Y16",
      INIT => '0'
    )
    port map (
      I => key_75_DYMUX_18871,
      CE => key_75_CEINV_18867,
      CLK => key_75_CLKINV_18868,
      SET => GND,
      RST => key_75_SRINV_18869,
      O => key(74)
    );
  key_75 : X_FF
    generic map(
      LOC => "SLICE_X14Y16",
      INIT => '0'
    )
    port map (
      I => key_75_DXMUX_18880,
      CE => key_75_CEINV_18867,
      CLK => key_75_CLKINV_18868,
      SET => GND,
      RST => key_75_SRINV_18869,
      O => key(75)
    );
  key_66 : X_FF
    generic map(
      LOC => "SLICE_X15Y19",
      INIT => '0'
    )
    port map (
      I => key_67_DYMUX_18899,
      CE => key_67_CEINV_18895,
      CLK => key_67_CLKINV_18896,
      SET => GND,
      RST => key_67_SRINV_18897,
      O => key(66)
    );
  key_67 : X_FF
    generic map(
      LOC => "SLICE_X15Y19",
      INIT => '0'
    )
    port map (
      I => key_67_DXMUX_18908,
      CE => key_67_CEINV_18895,
      CLK => key_67_CLKINV_18896,
      SET => GND,
      RST => key_67_SRINV_18897,
      O => key(67)
    );
  key_58 : X_FF
    generic map(
      LOC => "SLICE_X20Y25",
      INIT => '0'
    )
    port map (
      I => key_59_DYMUX_18927,
      CE => key_59_CEINV_18923,
      CLK => key_59_CLKINV_18924,
      SET => GND,
      RST => key_59_SRINV_18925,
      O => key(58)
    );
  key_59 : X_FF
    generic map(
      LOC => "SLICE_X20Y25",
      INIT => '0'
    )
    port map (
      I => key_59_DXMUX_18936,
      CE => key_59_CEINV_18923,
      CLK => key_59_CLKINV_18924,
      SET => GND,
      RST => key_59_SRINV_18925,
      O => key(59)
    );
  key_76 : X_FF
    generic map(
      LOC => "SLICE_X14Y10",
      INIT => '0'
    )
    port map (
      I => key_77_DYMUX_18955,
      CE => key_77_CEINV_18951,
      CLK => key_77_CLKINV_18952,
      SET => GND,
      RST => key_77_SRINV_18953,
      O => key(76)
    );
  key_77 : X_FF
    generic map(
      LOC => "SLICE_X14Y10",
      INIT => '0'
    )
    port map (
      I => key_77_DXMUX_18964,
      CE => key_77_CEINV_18951,
      CLK => key_77_CLKINV_18952,
      SET => GND,
      RST => key_77_SRINV_18953,
      O => key(77)
    );
  key_68 : X_FF
    generic map(
      LOC => "SLICE_X15Y12",
      INIT => '0'
    )
    port map (
      I => key_69_DYMUX_18983,
      CE => key_69_CEINV_18979,
      CLK => key_69_CLKINV_18980,
      SET => GND,
      RST => key_69_SRINV_18981,
      O => key(68)
    );
  key_69 : X_FF
    generic map(
      LOC => "SLICE_X15Y12",
      INIT => '0'
    )
    port map (
      I => key_69_DXMUX_18992,
      CE => key_69_CEINV_18979,
      CLK => key_69_CLKINV_18980,
      SET => GND,
      RST => key_69_SRINV_18981,
      O => key(69)
    );
  trivium_s_reg_109_and00001 : X_LUT4
    generic map(
      INIT => X"5050",
      LOC => "SLICE_X0Y34"
    )
    port map (
      ADR0 => IV(15),
      ADR1 => VCC,
      ADR2 => trivRst_4811,
      ADR3 => VCC,
      O => trivium_s_reg_109_and0000
    );
  trivium_s_reg_109_and00011 : X_LUT4
    generic map(
      INIT => X"A0A0",
      LOC => "SLICE_X0Y34"
    )
    port map (
      ADR0 => IV(15),
      ADR1 => VCC,
      ADR2 => trivRst_4811,
      ADR3 => VCC,
      O => trivium_s_reg_109_and0001
    );
  trivium_s_reg_117_and00001 : X_LUT4
    generic map(
      INIT => X"00F0",
      LOC => "SLICE_X2Y40"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => trivRst_4811,
      ADR3 => IV(23),
      O => trivium_s_reg_117_and0000
    );
  trivium_s_reg_117_and00011 : X_LUT4
    generic map(
      INIT => X"F000",
      LOC => "SLICE_X2Y40"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => trivRst_4811,
      ADR3 => IV(23),
      O => trivium_s_reg_117_and0001
    );
  trivium_s_reg_125_and00001 : X_LUT4
    generic map(
      INIT => X"3300",
      LOC => "SLICE_X11Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => IV(31),
      ADR2 => VCC,
      ADR3 => trivRst_4811,
      O => trivium_s_reg_125_and0000
    );
  trivium_s_reg_125_and00011 : X_LUT4
    generic map(
      INIT => X"AA00",
      LOC => "SLICE_X11Y41"
    )
    port map (
      ADR0 => trivRst_4811,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => IV(31),
      O => trivium_s_reg_125_and0001
    );
  trivium_s_reg_133_and00001 : X_LUT4
    generic map(
      INIT => X"00CC",
      LOC => "SLICE_X24Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivRst_4811,
      ADR2 => VCC,
      ADR3 => IV(39),
      O => trivium_s_reg_133_and0000
    );
  trivium_s_reg_133_and00011 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X24Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivRst_4811,
      ADR2 => VCC,
      ADR3 => IV(39),
      O => trivium_s_reg_133_and0001
    );
  trivium_s_reg_141_and00001 : X_LUT4
    generic map(
      INIT => X"3300",
      LOC => "SLICE_X26Y43"
    )
    port map (
      ADR0 => VCC,
      ADR1 => IV(47),
      ADR2 => VCC,
      ADR3 => trivRst_4811,
      O => trivium_s_reg_141_and0000
    );
  trivium_s_reg_141_and00011 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X26Y43"
    )
    port map (
      ADR0 => trivRst_4811,
      ADR1 => IV(47),
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_s_reg_141_and0001
    );
  key_78 : X_FF
    generic map(
      LOC => "SLICE_X16Y8",
      INIT => '0'
    )
    port map (
      I => key_79_DYMUX_19131,
      CE => key_79_CEINV_19127,
      CLK => key_79_CLKINV_19128,
      SET => GND,
      RST => key_79_SRINV_19129,
      O => key(78)
    );
  key_79 : X_FF
    generic map(
      LOC => "SLICE_X16Y8",
      INIT => '0'
    )
    port map (
      I => key_79_DXMUX_19140,
      CE => key_79_CEINV_19127,
      CLK => key_79_CLKINV_19128,
      SET => GND,
      RST => key_79_SRINV_19129,
      O => key(79)
    );
  trivium_z_reg_Buf_1 : X_FF
    generic map(
      LOC => "SLICE_X23Y12",
      INIT => '0'
    )
    port map (
      I => trivium_z_reg_Buf_2_DYMUX_19159,
      CE => trivium_z_reg_Buf_2_CEINV_19155,
      CLK => trivium_z_reg_Buf_2_CLKINV_19156,
      SET => GND,
      RST => trivium_z_reg_Buf_2_SRINV_19157,
      O => trivium_z_reg_Buf(1)
    );
  trivium_z_reg_Buf_2 : X_FF
    generic map(
      LOC => "SLICE_X23Y12",
      INIT => '0'
    )
    port map (
      I => trivium_z_reg_Buf_2_DXMUX_19168,
      CE => trivium_z_reg_Buf_2_CEINV_19155,
      CLK => trivium_z_reg_Buf_2_CLKINV_19156,
      SET => GND,
      RST => trivium_z_reg_Buf_2_SRINV_19157,
      O => trivium_z_reg_Buf(2)
    );
  trivium_z_reg_Buf_3 : X_FF
    generic map(
      LOC => "SLICE_X23Y10",
      INIT => '0'
    )
    port map (
      I => trivium_z_reg_Buf_4_DYMUX_19187,
      CE => trivium_z_reg_Buf_4_CEINV_19183,
      CLK => trivium_z_reg_Buf_4_CLKINV_19184,
      SET => GND,
      RST => trivium_z_reg_Buf_4_SRINV_19185,
      O => trivium_z_reg_Buf(3)
    );
  trivium_z_reg_Buf_4 : X_FF
    generic map(
      LOC => "SLICE_X23Y10",
      INIT => '0'
    )
    port map (
      I => trivium_z_reg_Buf_4_DXMUX_19196,
      CE => trivium_z_reg_Buf_4_CEINV_19183,
      CLK => trivium_z_reg_Buf_4_CLKINV_19184,
      SET => GND,
      RST => trivium_z_reg_Buf_4_SRINV_19185,
      O => trivium_z_reg_Buf(4)
    );
  trivium_z_reg_Buf_5 : X_FF
    generic map(
      LOC => "SLICE_X20Y12",
      INIT => '0'
    )
    port map (
      I => trivium_z_reg_Buf_6_DYMUX_19215,
      CE => trivium_z_reg_Buf_6_CEINV_19211,
      CLK => trivium_z_reg_Buf_6_CLKINV_19212,
      SET => GND,
      RST => trivium_z_reg_Buf_6_SRINV_19213,
      O => trivium_z_reg_Buf(5)
    );
  trivium_z_reg_Buf_6 : X_FF
    generic map(
      LOC => "SLICE_X20Y12",
      INIT => '0'
    )
    port map (
      I => trivium_z_reg_Buf_6_DXMUX_19224,
      CE => trivium_z_reg_Buf_6_CEINV_19211,
      CLK => trivium_z_reg_Buf_6_CLKINV_19212,
      SET => GND,
      RST => trivium_z_reg_Buf_6_SRINV_19213,
      O => trivium_z_reg_Buf(6)
    );
  trivium_z_reg_Buf_7 : X_FF
    generic map(
      LOC => "SLICE_X19Y13",
      INIT => '0'
    )
    port map (
      I => trivium_z_reg_Buf_8_DYMUX_19243,
      CE => trivium_z_reg_Buf_8_CEINV_19239,
      CLK => trivium_z_reg_Buf_8_CLKINV_19240,
      SET => GND,
      RST => trivium_z_reg_Buf_8_SRINV_19241,
      O => trivium_z_reg_Buf(7)
    );
  trivium_z_reg_Buf_8 : X_FF
    generic map(
      LOC => "SLICE_X19Y13",
      INIT => '0'
    )
    port map (
      I => trivium_z_reg_Buf_8_DXMUX_19252,
      CE => trivium_z_reg_Buf_8_CEINV_19239,
      CLK => trivium_z_reg_Buf_8_CLKINV_19240,
      SET => GND,
      RST => trivium_z_reg_Buf_8_SRINV_19241,
      O => trivium_z_reg_Buf(8)
    );
  trivium_z_reg_Buf_9 : X_FF
    generic map(
      LOC => "SLICE_X20Y15",
      INIT => '0'
    )
    port map (
      I => trivium_z_reg_Buf_10_DYMUX_19271,
      CE => trivium_z_reg_Buf_10_CEINV_19267,
      CLK => trivium_z_reg_Buf_10_CLKINV_19268,
      SET => GND,
      RST => trivium_z_reg_Buf_10_SRINV_19269,
      O => trivium_z_reg_Buf(9)
    );
  trivium_z_reg_Buf_10 : X_FF
    generic map(
      LOC => "SLICE_X20Y15",
      INIT => '0'
    )
    port map (
      I => trivium_z_reg_Buf_10_DXMUX_19280,
      CE => trivium_z_reg_Buf_10_CEINV_19267,
      CLK => trivium_z_reg_Buf_10_CLKINV_19268,
      SET => GND,
      RST => trivium_z_reg_Buf_10_SRINV_19269,
      O => trivium_z_reg_Buf(10)
    );
  trivium_s_reg_49_and00001 : X_LUT4
    generic map(
      INIT => X"00CC",
      LOC => "SLICE_X21Y30"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivRst_4811,
      ADR2 => VCC,
      ADR3 => key(48),
      O => trivium_s_reg_49_and0000
    );
  trivium_s_reg_49_and00011 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X21Y30"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivRst_4811,
      ADR2 => VCC,
      ADR3 => key(48),
      O => trivium_s_reg_49_and0001
    );
  trivium_s_reg_57_and00001 : X_LUT4
    generic map(
      INIT => X"00CC",
      LOC => "SLICE_X18Y27"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivRst_4811,
      ADR2 => VCC,
      ADR3 => key(56),
      O => trivium_s_reg_57_and0000
    );
  trivium_s_reg_57_and00011 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X18Y27"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivRst_4811,
      ADR2 => VCC,
      ADR3 => key(56),
      O => trivium_s_reg_57_and0001
    );
  trivium_s_reg_65_and00001 : X_LUT4
    generic map(
      INIT => X"0C0C",
      LOC => "SLICE_X16Y18"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivRst_4811,
      ADR2 => key(64),
      ADR3 => VCC,
      O => trivium_s_reg_65_and0000
    );
  trivium_s_reg_65_and00011 : X_LUT4
    generic map(
      INIT => X"C0C0",
      LOC => "SLICE_X16Y18"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivRst_4811,
      ADR2 => key(64),
      ADR3 => VCC,
      O => trivium_s_reg_65_and0001
    );
  trivium_s_reg_73_and00001 : X_LUT4
    generic map(
      INIT => X"2222",
      LOC => "SLICE_X16Y14"
    )
    port map (
      ADR0 => trivRst_4811,
      ADR1 => key(72),
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_s_reg_73_and0000
    );
  trivium_s_reg_73_and00011 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X16Y14"
    )
    port map (
      ADR0 => trivRst_4811,
      ADR1 => key(72),
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_s_reg_73_and0001
    );
  trivium_s_reg_118_and00001 : X_LUT4
    generic map(
      INIT => X"00CC",
      LOC => "SLICE_X7Y40"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivRst_4811,
      ADR2 => VCC,
      ADR3 => IV(24),
      O => trivium_s_reg_118_and0000
    );
  trivium_s_reg_118_and00011 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X7Y40"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivRst_4811,
      ADR2 => VCC,
      ADR3 => IV(24),
      O => trivium_s_reg_118_and0001
    );
  trivium_s_reg_126_and00001 : X_LUT4
    generic map(
      INIT => X"0F00",
      LOC => "SLICE_X14Y34"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => IV(32),
      ADR3 => trivRst_4811,
      O => trivium_s_reg_126_and0000
    );
  trivium_s_reg_126_and00011 : X_LUT4
    generic map(
      INIT => X"F000",
      LOC => "SLICE_X14Y34"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => IV(32),
      ADR3 => trivRst_4811,
      O => trivium_s_reg_126_and0001
    );
  trivium_s_reg_134_and00001 : X_LUT4
    generic map(
      INIT => X"00F0",
      LOC => "SLICE_X25Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => trivRst_4811,
      ADR3 => IV(40),
      O => trivium_s_reg_134_and0000
    );
  trivium_s_reg_134_and00011 : X_LUT4
    generic map(
      INIT => X"F000",
      LOC => "SLICE_X25Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => trivRst_4811,
      ADR3 => IV(40),
      O => trivium_s_reg_134_and0001
    );
  trivium_s_reg_142_and00001 : X_LUT4
    generic map(
      INIT => X"2222",
      LOC => "SLICE_X28Y43"
    )
    port map (
      ADR0 => trivRst_4811,
      ADR1 => IV(48),
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_s_reg_142_and0000
    );
  trivium_s_reg_142_and00011 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X28Y43"
    )
    port map (
      ADR0 => trivRst_4811,
      ADR1 => IV(48),
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_s_reg_142_and0001
    );
  trivium_s_reg_150_and00001 : X_LUT4
    generic map(
      INIT => X"0A0A",
      LOC => "SLICE_X31Y40"
    )
    port map (
      ADR0 => trivRst_4811,
      ADR1 => VCC,
      ADR2 => IV(56),
      ADR3 => VCC,
      O => trivium_s_reg_150_and0000
    );
  trivium_s_reg_150_and00011 : X_LUT4
    generic map(
      INIT => X"A0A0",
      LOC => "SLICE_X31Y40"
    )
    port map (
      ADR0 => trivRst_4811,
      ADR1 => VCC,
      ADR2 => IV(56),
      ADR3 => VCC,
      O => trivium_s_reg_150_and0001
    );
  trivium_s_reg_10 : X_FF
    generic map(
      LOC => "SLICE_X2Y4",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_10_DXMUX_19516,
      CE => trivium_s_reg_10_CEINV_19510,
      CLK => trivium_s_reg_10_CLKINV_19511,
      SET => trivium_s_reg_10_FFX_SET,
      RST => trivium_s_reg_10_FFX_RSTAND_19523,
      O => trivium_s_reg_10_Q
    );
  trivium_s_reg_10_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X2Y4",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_10_and0001,
      O => trivium_s_reg_10_FFX_SET
    );
  trivium_s_reg_10_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X2Y4",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_10_and0000,
      O => trivium_s_reg_10_FFX_RSTAND_19523
    );
  trivium_s_reg_11 : X_FF
    generic map(
      LOC => "SLICE_X2Y12",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_11_DXMUX_19538,
      CE => trivium_s_reg_11_CEINV_19532,
      CLK => trivium_s_reg_11_CLKINV_19533,
      SET => trivium_s_reg_11_FFX_SET,
      RST => trivium_s_reg_11_FFX_RSTAND_19545,
      O => trivium_s_reg_11_Q
    );
  trivium_s_reg_11_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X2Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_11_and0001,
      O => trivium_s_reg_11_FFX_SET
    );
  trivium_s_reg_11_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X2Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_11_and0000,
      O => trivium_s_reg_11_FFX_RSTAND_19545
    );
  trivium_s_reg_12 : X_FF
    generic map(
      LOC => "SLICE_X0Y14",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_12_DXMUX_19560,
      CE => trivium_s_reg_12_CEINV_19554,
      CLK => trivium_s_reg_12_CLKINV_19555,
      SET => trivium_s_reg_12_FFX_SET,
      RST => trivium_s_reg_12_FFX_RSTAND_19567,
      O => trivium_s_reg_12_Q
    );
  trivium_s_reg_12_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X0Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_12_and0001,
      O => trivium_s_reg_12_FFX_SET
    );
  trivium_s_reg_12_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X0Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_12_and0000,
      O => trivium_s_reg_12_FFX_RSTAND_19567
    );
  trivium_s_reg_20 : X_FF
    generic map(
      LOC => "SLICE_X2Y20",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_20_DXMUX_19582,
      CE => trivium_s_reg_20_CEINV_19576,
      CLK => trivium_s_reg_20_CLKINV_19577,
      SET => trivium_s_reg_20_FFX_SET,
      RST => trivium_s_reg_20_FFX_RSTAND_19589,
      O => trivium_s_reg_20_Q
    );
  trivium_s_reg_20_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X2Y20",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_20_and0001,
      O => trivium_s_reg_20_FFX_SET
    );
  trivium_s_reg_20_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X2Y20",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_20_and0000,
      O => trivium_s_reg_20_FFX_RSTAND_19589
    );
  trivium_s_reg_13 : X_FF
    generic map(
      LOC => "SLICE_X1Y18",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_13_DXMUX_19604,
      CE => trivium_s_reg_13_CEINV_19598,
      CLK => trivium_s_reg_13_CLKINV_19599,
      SET => trivium_s_reg_13_FFX_SET,
      RST => trivium_s_reg_13_FFX_RSTAND_19611,
      O => trivium_s_reg_13_Q
    );
  trivium_s_reg_13_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X1Y18",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_13_and0001,
      O => trivium_s_reg_13_FFX_SET
    );
  trivium_s_reg_13_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X1Y18",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_13_and0000,
      O => trivium_s_reg_13_FFX_RSTAND_19611
    );
  trivium_s_reg_21 : X_FF
    generic map(
      LOC => "SLICE_X2Y24",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_21_DXMUX_19626,
      CE => trivium_s_reg_21_CEINV_19620,
      CLK => trivium_s_reg_21_CLKINV_19621,
      SET => trivium_s_reg_21_FFX_SET,
      RST => trivium_s_reg_21_FFX_RSTAND_19633,
      O => trivium_s_reg_21_Q
    );
  trivium_s_reg_21_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X2Y24",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_21_and0001,
      O => trivium_s_reg_21_FFX_SET
    );
  trivium_s_reg_21_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X2Y24",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_21_and0000,
      O => trivium_s_reg_21_FFX_RSTAND_19633
    );
  trivium_s_reg_14 : X_FF
    generic map(
      LOC => "SLICE_X0Y16",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_14_DXMUX_19648,
      CE => trivium_s_reg_14_CEINV_19642,
      CLK => trivium_s_reg_14_CLKINV_19643,
      SET => trivium_s_reg_14_FFX_SET,
      RST => trivium_s_reg_14_FFX_RSTAND_19655,
      O => trivium_s_reg_14_Q
    );
  trivium_s_reg_14_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X0Y16",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_14_and0001,
      O => trivium_s_reg_14_FFX_SET
    );
  trivium_s_reg_14_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X0Y16",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_14_and0000,
      O => trivium_s_reg_14_FFX_RSTAND_19655
    );
  trivium_s_reg_54 : X_FF
    generic map(
      LOC => "SLICE_X22Y29",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_54_DXMUX_20462,
      CE => trivium_s_reg_54_CEINV_20456,
      CLK => trivium_s_reg_54_CLKINV_20457,
      SET => trivium_s_reg_54_FFX_SET,
      RST => trivium_s_reg_54_FFX_RSTAND_20469,
      O => trivium_s_reg_54_Q
    );
  trivium_s_reg_54_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X22Y29",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_54_and0001,
      O => trivium_s_reg_54_FFX_SET
    );
  trivium_s_reg_54_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X22Y29",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_54_and0000,
      O => trivium_s_reg_54_FFX_RSTAND_20469
    );
  trivium_s_reg_62 : X_FF
    generic map(
      LOC => "SLICE_X19Y22",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_62_DXMUX_20484,
      CE => trivium_s_reg_62_CEINV_20478,
      CLK => trivium_s_reg_62_CLKINV_20479,
      SET => trivium_s_reg_62_FFX_SET,
      RST => trivium_s_reg_62_FFX_RSTAND_20491,
      O => trivium_s_reg_62_Q
    );
  trivium_s_reg_62_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X19Y22",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_62_and0001,
      O => trivium_s_reg_62_FFX_SET
    );
  trivium_s_reg_62_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X19Y22",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_62_and0000,
      O => trivium_s_reg_62_FFX_RSTAND_20491
    );
  trivium_s_reg_71 : X_FF
    generic map(
      LOC => "SLICE_X17Y10",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_71_DXMUX_20506,
      CE => trivium_s_reg_71_CEINV_20500,
      CLK => trivium_s_reg_71_CLKINV_20501,
      SET => trivium_s_reg_71_FFX_SET,
      RST => trivium_s_reg_71_FFX_RSTAND_20513,
      O => trivium_s_reg_71_Q
    );
  trivium_s_reg_71_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X17Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_71_and0001,
      O => trivium_s_reg_71_FFX_SET
    );
  trivium_s_reg_71_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X17Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_71_and0000,
      O => trivium_s_reg_71_FFX_RSTAND_20513
    );
  trivium_s_reg_39 : X_FF
    generic map(
      LOC => "SLICE_X12Y33",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_39_DXMUX_20528,
      CE => trivium_s_reg_39_CEINV_20522,
      CLK => trivium_s_reg_39_CLKINV_20523,
      SET => trivium_s_reg_39_FFX_SET,
      RST => trivium_s_reg_39_FFX_RSTAND_20535,
      O => trivium_s_reg_39_Q
    );
  trivium_s_reg_39_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X12Y33",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_39_and0001,
      O => trivium_s_reg_39_FFX_SET
    );
  trivium_s_reg_39_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X12Y33",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_39_and0000,
      O => trivium_s_reg_39_FFX_RSTAND_20535
    );
  trivium_s_reg_47 : X_FF
    generic map(
      LOC => "SLICE_X19Y32",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_47_DXMUX_20550,
      CE => trivium_s_reg_47_CEINV_20544,
      CLK => trivium_s_reg_47_CLKINV_20545,
      SET => trivium_s_reg_47_FFX_SET,
      RST => trivium_s_reg_47_FFX_RSTAND_20557,
      O => trivium_s_reg_47_Q
    );
  trivium_s_reg_47_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X19Y32",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_47_and0001,
      O => trivium_s_reg_47_FFX_SET
    );
  trivium_s_reg_47_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X19Y32",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_47_and0000,
      O => trivium_s_reg_47_FFX_RSTAND_20557
    );
  trivium_s_reg_55 : X_FF
    generic map(
      LOC => "SLICE_X21Y28",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_55_DXMUX_20572,
      CE => trivium_s_reg_55_CEINV_20566,
      CLK => trivium_s_reg_55_CLKINV_20567,
      SET => trivium_s_reg_55_FFX_SET,
      RST => trivium_s_reg_55_FFX_RSTAND_20579,
      O => trivium_s_reg_55_Q
    );
  trivium_s_reg_55_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X21Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_55_and0001,
      O => trivium_s_reg_55_FFX_SET
    );
  trivium_s_reg_55_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X21Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_55_and0000,
      O => trivium_s_reg_55_FFX_RSTAND_20579
    );
  trivium_s_reg_63 : X_FF
    generic map(
      LOC => "SLICE_X19Y20",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_63_DXMUX_20594,
      CE => trivium_s_reg_63_CEINV_20588,
      CLK => trivium_s_reg_63_CLKINV_20589,
      SET => trivium_s_reg_63_FFX_SET,
      RST => trivium_s_reg_63_FFX_RSTAND_20601,
      O => trivium_s_reg_63_Q
    );
  trivium_s_reg_63_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X19Y20",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_63_and0001,
      O => trivium_s_reg_63_FFX_SET
    );
  trivium_s_reg_63_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X19Y20",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_63_and0000,
      O => trivium_s_reg_63_FFX_RSTAND_20601
    );
  trivium_s_reg_72 : X_FF
    generic map(
      LOC => "SLICE_X16Y12",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_72_DXMUX_20616,
      CE => trivium_s_reg_72_CEINV_20610,
      CLK => trivium_s_reg_72_CLKINV_20611,
      SET => trivium_s_reg_72_FFX_SET,
      RST => trivium_s_reg_72_FFX_RSTAND_20623,
      O => trivium_s_reg_72_Q
    );
  trivium_s_reg_72_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X16Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_72_and0001,
      O => trivium_s_reg_72_FFX_SET
    );
  trivium_s_reg_72_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X16Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_72_and0000,
      O => trivium_s_reg_72_FFX_RSTAND_20623
    );
  trivium_s_reg_80 : X_FF
    generic map(
      LOC => "SLICE_X13Y6",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_80_DXMUX_20638,
      CE => trivium_s_reg_80_CEINV_20632,
      CLK => trivium_s_reg_80_CLKINV_20633,
      SET => trivium_s_reg_80_FFX_SET,
      RST => trivium_s_reg_80_FFX_RSTAND_20645,
      O => trivium_s_reg_80_Q
    );
  trivium_s_reg_80_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X13Y6",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_80_and0001,
      O => trivium_s_reg_80_FFX_SET
    );
  trivium_s_reg_80_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X13Y6",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_80_and0000,
      O => trivium_s_reg_80_FFX_RSTAND_20645
    );
  trivium_s_reg_48 : X_FF
    generic map(
      LOC => "SLICE_X19Y31",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_48_DXMUX_20660,
      CE => trivium_s_reg_48_CEINV_20654,
      CLK => trivium_s_reg_48_CLKINV_20655,
      SET => trivium_s_reg_48_FFX_SET,
      RST => trivium_s_reg_48_FFX_RSTAND_20667,
      O => trivium_s_reg_48_Q
    );
  trivium_s_reg_48_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X19Y31",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_48_and0001,
      O => trivium_s_reg_48_FFX_SET
    );
  trivium_s_reg_48_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X19Y31",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_48_and0000,
      O => trivium_s_reg_48_FFX_RSTAND_20667
    );
  trivium_s_reg_56 : X_FF
    generic map(
      LOC => "SLICE_X19Y29",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_56_DXMUX_20682,
      CE => trivium_s_reg_56_CEINV_20676,
      CLK => trivium_s_reg_56_CLKINV_20677,
      SET => trivium_s_reg_56_FFX_SET,
      RST => trivium_s_reg_56_FFX_RSTAND_20689,
      O => trivium_s_reg_56_Q
    );
  trivium_s_reg_56_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X19Y29",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_56_and0001,
      O => trivium_s_reg_56_FFX_SET
    );
  trivium_s_reg_56_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X19Y29",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_56_and0000,
      O => trivium_s_reg_56_FFX_RSTAND_20689
    );
  trivium_s_reg_64 : X_FF
    generic map(
      LOC => "SLICE_X16Y20",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_64_DXMUX_20704,
      CE => trivium_s_reg_64_CEINV_20698,
      CLK => trivium_s_reg_64_CLKINV_20699,
      SET => trivium_s_reg_64_FFX_SET,
      RST => trivium_s_reg_64_FFX_RSTAND_20711,
      O => trivium_s_reg_64_Q
    );
  trivium_s_reg_64_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X16Y20",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_64_and0001,
      O => trivium_s_reg_64_FFX_SET
    );
  trivium_s_reg_64_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X16Y20",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_64_and0000,
      O => trivium_s_reg_64_FFX_RSTAND_20711
    );
  trivium_s_reg_73 : X_FF
    generic map(
      LOC => "SLICE_X17Y14",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_73_DXMUX_20726,
      CE => trivium_s_reg_73_CEINV_20720,
      CLK => trivium_s_reg_73_CLKINV_20721,
      SET => trivium_s_reg_73_FFX_SET,
      RST => trivium_s_reg_73_FFX_RSTAND_20733,
      O => trivium_s_reg_73_Q
    );
  trivium_s_reg_73_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X17Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_73_and0001,
      O => trivium_s_reg_73_FFX_SET
    );
  trivium_s_reg_73_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X17Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_73_and0000,
      O => trivium_s_reg_73_FFX_RSTAND_20733
    );
  trivium_s_reg_49 : X_FF
    generic map(
      LOC => "SLICE_X20Y30",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_49_DXMUX_20748,
      CE => trivium_s_reg_49_CEINV_20742,
      CLK => trivium_s_reg_49_CLKINV_20743,
      SET => trivium_s_reg_49_FFX_SET,
      RST => trivium_s_reg_49_FFX_RSTAND_20755,
      O => trivium_s_reg_49_Q
    );
  trivium_s_reg_49_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X20Y30",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_49_and0001,
      O => trivium_s_reg_49_FFX_SET
    );
  trivium_s_reg_49_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X20Y30",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_49_and0000,
      O => trivium_s_reg_49_FFX_RSTAND_20755
    );
  trivium_s_reg_57 : X_FF
    generic map(
      LOC => "SLICE_X18Y26",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_57_DXMUX_20770,
      CE => trivium_s_reg_57_CEINV_20764,
      CLK => trivium_s_reg_57_CLKINV_20765,
      SET => trivium_s_reg_57_FFX_SET,
      RST => trivium_s_reg_57_FFX_RSTAND_20777,
      O => trivium_s_reg_57_Q
    );
  trivium_s_reg_57_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X18Y26",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_57_and0001,
      O => trivium_s_reg_57_FFX_SET
    );
  trivium_s_reg_57_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X18Y26",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_57_and0000,
      O => trivium_s_reg_57_FFX_RSTAND_20777
    );
  trivium_s_reg_65 : X_FF
    generic map(
      LOC => "SLICE_X16Y19",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_65_DXMUX_20792,
      CE => trivium_s_reg_65_CEINV_20786,
      CLK => trivium_s_reg_65_CLKINV_20787,
      SET => trivium_s_reg_65_FFX_SET,
      RST => trivium_s_reg_65_FFX_RSTAND_20799,
      O => trivium_s_reg_65_Q
    );
  trivium_s_reg_65_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X16Y19",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_65_and0001,
      O => trivium_s_reg_65_FFX_SET
    );
  trivium_s_reg_65_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X16Y19",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_65_and0000,
      O => trivium_s_reg_65_FFX_RSTAND_20799
    );
  trivium_s_reg_74 : X_FF
    generic map(
      LOC => "SLICE_X16Y16",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_74_DXMUX_20814,
      CE => trivium_s_reg_74_CEINV_20808,
      CLK => trivium_s_reg_74_CLKINV_20809,
      SET => trivium_s_reg_74_FFX_SET,
      RST => trivium_s_reg_74_FFX_RSTAND_20821,
      O => trivium_s_reg_74_Q
    );
  trivium_s_reg_74_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X16Y16",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_74_and0001,
      O => trivium_s_reg_74_FFX_SET
    );
  trivium_s_reg_74_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X16Y16",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_74_and0000,
      O => trivium_s_reg_74_FFX_RSTAND_20821
    );
  trivium_s_reg_58 : X_FF
    generic map(
      LOC => "SLICE_X19Y25",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_58_DXMUX_20836,
      CE => trivium_s_reg_58_CEINV_20830,
      CLK => trivium_s_reg_58_CLKINV_20831,
      SET => trivium_s_reg_58_FFX_SET,
      RST => trivium_s_reg_58_FFX_RSTAND_20843,
      O => trivium_s_reg_58_Q
    );
  trivium_s_reg_58_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X19Y25",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_58_and0001,
      O => trivium_s_reg_58_FFX_SET
    );
  trivium_s_reg_58_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X19Y25",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_58_and0000,
      O => trivium_s_reg_58_FFX_RSTAND_20843
    );
  trivium_s_reg_66 : X_FF
    generic map(
      LOC => "SLICE_X14Y17",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_66_DXMUX_20858,
      CE => trivium_s_reg_66_CEINV_20852,
      CLK => trivium_s_reg_66_CLKINV_20853,
      SET => trivium_s_reg_66_FFX_SET,
      RST => trivium_s_reg_66_FFX_RSTAND_20865,
      O => trivium_s_reg_66_Q
    );
  trivium_s_reg_66_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X14Y17",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_66_and0001,
      O => trivium_s_reg_66_FFX_SET
    );
  trivium_s_reg_66_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X14Y17",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_66_and0000,
      O => trivium_s_reg_66_FFX_RSTAND_20865
    );
  trivium_s_reg_67 : X_FF
    generic map(
      LOC => "SLICE_X15Y18",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_67_DXMUX_20880,
      CE => trivium_s_reg_67_CEINV_20874,
      CLK => trivium_s_reg_67_CLKINV_20875,
      SET => trivium_s_reg_67_FFX_SET,
      RST => trivium_s_reg_67_FFX_RSTAND_20887,
      O => trivium_s_reg_67_Q
    );
  trivium_s_reg_67_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X15Y18",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_67_and0001,
      O => trivium_s_reg_67_FFX_SET
    );
  trivium_s_reg_67_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X15Y18",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_67_and0000,
      O => trivium_s_reg_67_FFX_RSTAND_20887
    );
  trivium_s_reg_75 : X_FF
    generic map(
      LOC => "SLICE_X16Y15",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_75_DXMUX_20902,
      CE => trivium_s_reg_75_CEINV_20896,
      CLK => trivium_s_reg_75_CLKINV_20897,
      SET => trivium_s_reg_75_FFX_SET,
      RST => trivium_s_reg_75_FFX_RSTAND_20909,
      O => trivium_s_reg_75_Q
    );
  trivium_s_reg_75_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X16Y15",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_75_and0001,
      O => trivium_s_reg_75_FFX_SET
    );
  trivium_s_reg_75_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X16Y15",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_75_and0000,
      O => trivium_s_reg_75_FFX_RSTAND_20909
    );
  trivium_s_reg_59 : X_FF
    generic map(
      LOC => "SLICE_X18Y24",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_59_DXMUX_20924,
      CE => trivium_s_reg_59_CEINV_20918,
      CLK => trivium_s_reg_59_CLKINV_20919,
      SET => trivium_s_reg_59_FFX_SET,
      RST => trivium_s_reg_59_FFX_RSTAND_20931,
      O => trivium_s_reg_59_Q
    );
  trivium_s_reg_59_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X18Y24",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_59_and0001,
      O => trivium_s_reg_59_FFX_SET
    );
  trivium_s_reg_59_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X18Y24",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_59_and0000,
      O => trivium_s_reg_59_FFX_RSTAND_20931
    );
  trivium_s_reg_68 : X_FF
    generic map(
      LOC => "SLICE_X14Y15",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_68_DXMUX_20946,
      CE => trivium_s_reg_68_CEINV_20940,
      CLK => trivium_s_reg_68_CLKINV_20941,
      SET => trivium_s_reg_68_FFX_SET,
      RST => trivium_s_reg_68_FFX_RSTAND_20953,
      O => trivium_s_reg_68_Q
    );
  trivium_s_reg_68_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X14Y15",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_68_and0001,
      O => trivium_s_reg_68_FFX_SET
    );
  trivium_s_reg_68_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X14Y15",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_68_and0000,
      O => trivium_s_reg_68_FFX_RSTAND_20953
    );
  trivium_s_reg_76 : X_FF
    generic map(
      LOC => "SLICE_X15Y14",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_76_DXMUX_20968,
      CE => trivium_s_reg_76_CEINV_20962,
      CLK => trivium_s_reg_76_CLKINV_20963,
      SET => trivium_s_reg_76_FFX_SET,
      RST => trivium_s_reg_76_FFX_RSTAND_20975,
      O => trivium_s_reg_76_Q
    );
  trivium_s_reg_76_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X15Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_76_and0001,
      O => trivium_s_reg_76_FFX_SET
    );
  trivium_s_reg_76_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X15Y14",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_76_and0000,
      O => trivium_s_reg_76_FFX_RSTAND_20975
    );
  trivium_s_reg_69 : X_FF
    generic map(
      LOC => "SLICE_X14Y12",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_69_DXMUX_20990,
      CE => trivium_s_reg_69_CEINV_20984,
      CLK => trivium_s_reg_69_CLKINV_20985,
      SET => trivium_s_reg_69_FFX_SET,
      RST => trivium_s_reg_69_FFX_RSTAND_20997,
      O => trivium_s_reg_69_Q
    );
  trivium_s_reg_69_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X14Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_69_and0001,
      O => trivium_s_reg_69_FFX_SET
    );
  trivium_s_reg_69_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X14Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_69_and0000,
      O => trivium_s_reg_69_FFX_RSTAND_20997
    );
  trivium_s_reg_77 : X_FF
    generic map(
      LOC => "SLICE_X15Y10",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_77_DXMUX_21012,
      CE => trivium_s_reg_77_CEINV_21006,
      CLK => trivium_s_reg_77_CLKINV_21007,
      SET => trivium_s_reg_77_FFX_SET,
      RST => trivium_s_reg_77_FFX_RSTAND_21019,
      O => trivium_s_reg_77_Q
    );
  trivium_s_reg_77_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X15Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_77_and0001,
      O => trivium_s_reg_77_FFX_SET
    );
  trivium_s_reg_77_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X15Y10",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_77_and0000,
      O => trivium_s_reg_77_FFX_RSTAND_21019
    );
  trivium_s_reg_93 : X_FF
    generic map(
      LOC => "SLICE_X14Y11",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_93_DYMUX_21031,
      CE => trivium_s_reg_93_CEINV_21027,
      CLK => trivium_s_reg_93_CLKINV_21028,
      SET => GND,
      RST => trivium_s_reg_93_FFY_RSTAND_21037,
      O => trivium_s_reg_93_Q
    );
  trivium_s_reg_93_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X14Y11",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivium_s_reg_93_FFY_RSTAND_21037
    );
  trivium_s_reg_78 : X_FF
    generic map(
      LOC => "SLICE_X15Y8",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_78_DXMUX_21051,
      CE => trivium_s_reg_78_CEINV_21045,
      CLK => trivium_s_reg_78_CLKINV_21046,
      SET => trivium_s_reg_78_FFX_SET,
      RST => trivium_s_reg_78_FFX_RSTAND_21058,
      O => trivium_s_reg_78_Q
    );
  trivium_s_reg_78_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X15Y8",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_78_and0001,
      O => trivium_s_reg_78_FFX_SET
    );
  trivium_s_reg_78_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X15Y8",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_78_and0000,
      O => trivium_s_reg_78_FFX_RSTAND_21058
    );
  trivium_s_reg_95 : X_FF
    generic map(
      LOC => "SLICE_X12Y16",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_95_DXMUX_21073,
      CE => trivium_s_reg_95_CEINV_21067,
      CLK => trivium_s_reg_95_CLKINV_21068,
      SET => trivium_s_reg_95_FFX_SET,
      RST => trivium_s_reg_95_FFX_RSTAND_21080,
      O => trivium_s_reg_95_Q
    );
  trivium_s_reg_95_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X12Y16",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_95_and0001,
      O => trivium_s_reg_95_FFX_SET
    );
  trivium_s_reg_95_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X12Y16",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_95_and0000,
      O => trivium_s_reg_95_FFX_RSTAND_21080
    );
  trivium_s_reg_79 : X_FF
    generic map(
      LOC => "SLICE_X13Y5",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_79_DXMUX_21095,
      CE => trivium_s_reg_79_CEINV_21089,
      CLK => trivium_s_reg_79_CLKINV_21090,
      SET => trivium_s_reg_79_FFX_SET,
      RST => trivium_s_reg_79_FFX_RSTAND_21102,
      O => trivium_s_reg_79_Q
    );
  trivium_s_reg_79_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X13Y5",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_79_and0001,
      O => trivium_s_reg_79_FFX_SET
    );
  trivium_s_reg_79_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X13Y5",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_79_and0000,
      O => trivium_s_reg_79_FFX_RSTAND_21102
    );
  trivium_s_reg_96 : X_FF
    generic map(
      LOC => "SLICE_X2Y27",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_96_DXMUX_21117,
      CE => trivium_s_reg_96_CEINV_21111,
      CLK => trivium_s_reg_96_CLKINV_21112,
      SET => trivium_s_reg_96_FFX_SET,
      RST => trivium_s_reg_96_FFX_RSTAND_21124,
      O => trivium_s_reg_96_Q
    );
  trivium_s_reg_96_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X2Y27",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_96_and0001,
      O => trivium_s_reg_96_FFX_SET
    );
  trivium_s_reg_96_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X2Y27",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_96_and0000,
      O => trivium_s_reg_96_FFX_RSTAND_21124
    );
  trivium_s_reg_98 : X_FF
    generic map(
      LOC => "SLICE_X2Y30",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_98_DXMUX_21161,
      CE => trivium_s_reg_98_CEINV_21155,
      CLK => trivium_s_reg_98_CLKINV_21156,
      SET => trivium_s_reg_98_FFX_SET,
      RST => trivium_s_reg_98_FFX_RSTAND_21168,
      O => trivium_s_reg_98_Q
    );
  trivium_s_reg_98_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X2Y30",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_98_and0001,
      O => trivium_s_reg_98_FFX_SET
    );
  trivium_s_reg_98_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X2Y30",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_98_and0000,
      O => trivium_s_reg_98_FFX_RSTAND_21168
    );
  trivium_s_reg_99 : X_FF
    generic map(
      LOC => "SLICE_X1Y28",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_99_DXMUX_21183,
      CE => trivium_s_reg_99_CEINV_21177,
      CLK => trivium_s_reg_99_CLKINV_21178,
      SET => trivium_s_reg_99_FFX_SET,
      RST => trivium_s_reg_99_FFX_RSTAND_21190,
      O => trivium_s_reg_99_Q
    );
  trivium_s_reg_99_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X1Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_99_and0001,
      O => trivium_s_reg_99_FFX_SET
    );
  trivium_s_reg_99_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X1Y28",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_99_and0000,
      O => trivium_s_reg_99_FFX_RSTAND_21190
    );
  hex_digit_i_mux0004_1_21 : X_LUT4
    generic map(
      INIT => X"0005",
      LOC => "SLICE_X22Y19"
    )
    port map (
      ADR0 => state_FSM_FFd1_4955,
      ADR1 => VCC,
      ADR2 => state_FSM_FFd4_4963,
      ADR3 => state_FSM_FFd3_4962,
      O => hex_digit_i_mux0004_0_39
    );
  IV_not00011 : X_LUT4
    generic map(
      INIT => X"1000",
      LOC => "SLICE_X22Y19"
    )
    port map (
      ADR0 => nxt_buf_cur_4967,
      ADR1 => key_and0000,
      ADR2 => nxt_buf_prev_4968,
      ADR3 => state_FSM_FFd3_4962,
      O => IV_not0001
    );
  hex_digit_i_mux0004_2_15 : X_LUT4
    generic map(
      INIT => X"88C0",
      LOC => "SLICE_X20Y13"
    )
    port map (
      ADR0 => trivium_z_reg(6),
      ADR1 => hex_digit_i_mux0004_2_10,
      ADR2 => trivium_z_reg(14),
      ADR3 => LED_flash_cnt(9),
      O => hex_digit_i_mux0004_2_15_21226
    );
  trivium_count_not00011 : X_LUT4
    generic map(
      INIT => X"1111",
      LOC => "SLICE_X24Y10"
    )
    port map (
      ADR0 => trivium_state_FSM_FFd2_5015,
      ADR1 => trivium_state_cmp_ge0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_count_not0001
    );
  trivium_state_FSM_Out31 : X_LUT4
    generic map(
      INIT => X"00AA",
      LOC => "SLICE_X24Y10"
    )
    port map (
      ADR0 => trivium_state_FSM_FFd2_5015,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => trivium_state_FSM_FFd1_5014,
      O => trivium_state_cmp_eq0002
    );
  trivium_s_reg_58_and00001 : X_LUT4
    generic map(
      INIT => X"5050",
      LOC => "SLICE_X18Y25"
    )
    port map (
      ADR0 => key(57),
      ADR1 => VCC,
      ADR2 => trivRst_4811,
      ADR3 => VCC,
      O => trivium_s_reg_58_and0000
    );
  trivium_s_reg_58_and00011 : X_LUT4
    generic map(
      INIT => X"A0A0",
      LOC => "SLICE_X18Y25"
    )
    port map (
      ADR0 => key(57),
      ADR1 => VCC,
      ADR2 => trivRst_4811,
      ADR3 => VCC,
      O => trivium_s_reg_58_and0001
    );
  trivium_s_reg_66_and00001 : X_LUT4
    generic map(
      INIT => X"00AA",
      LOC => "SLICE_X15Y17"
    )
    port map (
      ADR0 => trivRst_4811,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => key(65),
      O => trivium_s_reg_66_and0000
    );
  trivium_s_reg_66_and00011 : X_LUT4
    generic map(
      INIT => X"AA00",
      LOC => "SLICE_X15Y17"
    )
    port map (
      ADR0 => trivRst_4811,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => key(65),
      O => trivium_s_reg_66_and0001
    );
  trivium_s_reg_74_and00001 : X_LUT4
    generic map(
      INIT => X"00F0",
      LOC => "SLICE_X17Y17"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => trivRst_4811,
      ADR3 => key(73),
      O => trivium_s_reg_74_and0000
    );
  trivium_s_reg_74_and00011 : X_LUT4
    generic map(
      INIT => X"F000",
      LOC => "SLICE_X17Y17"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => trivRst_4811,
      ADR3 => key(73),
      O => trivium_s_reg_74_and0001
    );
  trivium_s_reg_119_and00001 : X_LUT4
    generic map(
      INIT => X"4444",
      LOC => "SLICE_X7Y41"
    )
    port map (
      ADR0 => IV(25),
      ADR1 => trivRst_4811,
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_s_reg_119_and0000
    );
  trivium_s_reg_119_and00011 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X7Y41"
    )
    port map (
      ADR0 => IV(25),
      ADR1 => trivRst_4811,
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_s_reg_119_and0001
    );
  trivium_s_reg_127_and00001 : X_LUT4
    generic map(
      INIT => X"2222",
      LOC => "SLICE_X12Y37"
    )
    port map (
      ADR0 => trivRst_4811,
      ADR1 => IV(33),
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_s_reg_127_and0000
    );
  trivium_s_reg_127_and00011 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X12Y37"
    )
    port map (
      ADR0 => trivRst_4811,
      ADR1 => IV(33),
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_s_reg_127_and0001
    );
  trivium_s_reg_135_and00001 : X_LUT4
    generic map(
      INIT => X"4444",
      LOC => "SLICE_X25Y36"
    )
    port map (
      ADR0 => IV(41),
      ADR1 => trivRst_4811,
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_s_reg_135_and0000
    );
  trivium_s_reg_135_and00011 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X25Y36"
    )
    port map (
      ADR0 => IV(41),
      ADR1 => trivRst_4811,
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_s_reg_135_and0001
    );
  trivium_s_reg_143_and00001 : X_LUT4
    generic map(
      INIT => X"00F0",
      LOC => "SLICE_X29Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => trivRst_4811,
      ADR3 => IV(49),
      O => trivium_s_reg_143_and0000
    );
  trivium_s_reg_143_and00011 : X_LUT4
    generic map(
      INIT => X"F000",
      LOC => "SLICE_X29Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => trivRst_4811,
      ADR3 => IV(49),
      O => trivium_s_reg_143_and0001
    );
  trivium_s_reg_151_and00001 : X_LUT4
    generic map(
      INIT => X"00F0",
      LOC => "SLICE_X30Y40"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => trivRst_4811,
      ADR3 => IV(57),
      O => trivium_s_reg_151_and0000
    );
  trivium_s_reg_151_and00011 : X_LUT4
    generic map(
      INIT => X"F000",
      LOC => "SLICE_X30Y40"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => trivRst_4811,
      ADR3 => IV(57),
      O => trivium_s_reg_151_and0001
    );
  nxt_buf_prev : X_FF
    generic map(
      LOC => "SLICE_X22Y18",
      INIT => '0'
    )
    port map (
      I => nxt_buf_prev_DYMUX_21452,
      CE => VCC,
      CLK => nxt_buf_prev_CLKINV_21449,
      SET => GND,
      RST => nxt_buf_prev_FFY_RSTAND_21457,
      O => nxt_buf_prev_4968
    );
  nxt_buf_prev_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X22Y18",
      PATHPULSE => 638 ps
    )
    port map (
      I => rst_IBUF_4758,
      O => nxt_buf_prev_FFY_RSTAND_21457
    );
  trivium_s_reg_59_and00001 : X_LUT4
    generic map(
      INIT => X"2222",
      LOC => "SLICE_X19Y24"
    )
    port map (
      ADR0 => trivRst_4811,
      ADR1 => key(58),
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_s_reg_59_and0000
    );
  trivium_s_reg_59_and00011 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X19Y24"
    )
    port map (
      ADR0 => trivRst_4811,
      ADR1 => key(58),
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_s_reg_59_and0001
    );
  trivium_s_reg_67_and00001 : X_LUT4
    generic map(
      INIT => X"00F0",
      LOC => "SLICE_X14Y18"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => trivRst_4811,
      ADR3 => key(66),
      O => trivium_s_reg_67_and0000
    );
  trivium_s_reg_67_and00011 : X_LUT4
    generic map(
      INIT => X"F000",
      LOC => "SLICE_X14Y18"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => trivRst_4811,
      ADR3 => key(66),
      O => trivium_s_reg_67_and0001
    );
  trivium_s_reg_75_and00001 : X_LUT4
    generic map(
      INIT => X"3300",
      LOC => "SLICE_X17Y15"
    )
    port map (
      ADR0 => VCC,
      ADR1 => key(74),
      ADR2 => VCC,
      ADR3 => trivRst_4811,
      O => trivium_s_reg_75_and0000
    );
  trivium_s_reg_75_and00011 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X17Y15"
    )
    port map (
      ADR0 => VCC,
      ADR1 => key(74),
      ADR2 => VCC,
      ADR3 => trivRst_4811,
      O => trivium_s_reg_75_and0001
    );
  trivium_s_reg_128_and00001 : X_LUT4
    generic map(
      INIT => X"3030",
      LOC => "SLICE_X13Y39"
    )
    port map (
      ADR0 => VCC,
      ADR1 => IV(34),
      ADR2 => trivRst_4811,
      ADR3 => VCC,
      O => trivium_s_reg_128_and0000
    );
  trivium_s_reg_128_and00011 : X_LUT4
    generic map(
      INIT => X"C0C0",
      LOC => "SLICE_X13Y39"
    )
    port map (
      ADR0 => VCC,
      ADR1 => IV(34),
      ADR2 => trivRst_4811,
      ADR3 => VCC,
      O => trivium_s_reg_128_and0001
    );
  trivium_s_reg_136_and00001 : X_LUT4
    generic map(
      INIT => X"0C0C",
      LOC => "SLICE_X23Y34"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivRst_4811,
      ADR2 => IV(42),
      ADR3 => VCC,
      O => trivium_s_reg_136_and0000
    );
  trivium_s_reg_136_and00011 : X_LUT4
    generic map(
      INIT => X"C0C0",
      LOC => "SLICE_X23Y34"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivRst_4811,
      ADR2 => IV(42),
      ADR3 => VCC,
      O => trivium_s_reg_136_and0001
    );
  trivium_s_reg_144_and00001 : X_LUT4
    generic map(
      INIT => X"3300",
      LOC => "SLICE_X26Y38"
    )
    port map (
      ADR0 => VCC,
      ADR1 => IV(50),
      ADR2 => VCC,
      ADR3 => trivRst_4811,
      O => trivium_s_reg_144_and0000
    );
  trivium_s_reg_144_and00011 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X26Y38"
    )
    port map (
      ADR0 => VCC,
      ADR1 => IV(50),
      ADR2 => VCC,
      ADR3 => trivRst_4811,
      O => trivium_s_reg_144_and0001
    );
  trivium_s_reg_152_and00001 : X_LUT4
    generic map(
      INIT => X"3300",
      LOC => "SLICE_X28Y37"
    )
    port map (
      ADR0 => VCC,
      ADR1 => IV(58),
      ADR2 => VCC,
      ADR3 => trivRst_4811,
      O => trivium_s_reg_152_and0000
    );
  trivium_s_reg_152_and00011 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X28Y37"
    )
    port map (
      ADR0 => VCC,
      ADR1 => IV(58),
      ADR2 => VCC,
      ADR3 => trivRst_4811,
      O => trivium_s_reg_152_and0001
    );
  trivium_s_reg_160_and00001 : X_LUT4
    generic map(
      INIT => X"2222",
      LOC => "SLICE_X28Y31"
    )
    port map (
      ADR0 => trivRst_4811,
      ADR1 => IV(66),
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_s_reg_160_and0000
    );
  trivium_s_reg_160_and00011 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X28Y31"
    )
    port map (
      ADR0 => trivRst_4811,
      ADR1 => IV(66),
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_s_reg_160_and0001
    );
  trivium_z_reg_10 : X_FF
    generic map(
      LOC => "SLICE_X22Y10",
      INIT => '0'
    )
    port map (
      I => trivium_z_reg_11_DYMUX_21662,
      CE => trivium_z_reg_11_CEINV_21658,
      CLK => trivium_z_reg_11_CLKINV_21659,
      SET => GND,
      RST => trivium_z_reg_11_SRINV_21660,
      O => trivium_z_reg(10)
    );
  trivium_z_reg_11 : X_FF
    generic map(
      LOC => "SLICE_X22Y10",
      INIT => '0'
    )
    port map (
      I => trivium_z_reg_11_DXMUX_21671,
      CE => trivium_z_reg_11_CEINV_21658,
      CLK => trivium_z_reg_11_CLKINV_21659,
      SET => GND,
      RST => trivium_z_reg_11_SRINV_21660,
      O => trivium_z_reg(11)
    );
  trivium_z_reg_12 : X_FF
    generic map(
      LOC => "SLICE_X22Y13",
      INIT => '0'
    )
    port map (
      I => trivium_z_reg_13_DYMUX_21690,
      CE => trivium_z_reg_13_CEINV_21686,
      CLK => trivium_z_reg_13_CLKINV_21687,
      SET => GND,
      RST => trivium_z_reg_13_SRINV_21688,
      O => trivium_z_reg(12)
    );
  trivium_z_reg_13 : X_FF
    generic map(
      LOC => "SLICE_X22Y13",
      INIT => '0'
    )
    port map (
      I => trivium_z_reg_13_DXMUX_21699,
      CE => trivium_z_reg_13_CEINV_21686,
      CLK => trivium_z_reg_13_CLKINV_21687,
      SET => GND,
      RST => trivium_z_reg_13_SRINV_21688,
      O => trivium_z_reg(13)
    );
  trivium_z_reg_14 : X_FF
    generic map(
      LOC => "SLICE_X21Y13",
      INIT => '0'
    )
    port map (
      I => trivium_z_reg_15_DYMUX_21718,
      CE => trivium_z_reg_15_CEINV_21714,
      CLK => trivium_z_reg_15_CLKINV_21715,
      SET => GND,
      RST => trivium_z_reg_15_SRINV_21716,
      O => trivium_z_reg(14)
    );
  trivium_z_reg_15 : X_FF
    generic map(
      LOC => "SLICE_X21Y13",
      INIT => '0'
    )
    port map (
      I => trivium_z_reg_15_DXMUX_21727,
      CE => trivium_z_reg_15_CEINV_21714,
      CLK => trivium_z_reg_15_CLKINV_21715,
      SET => GND,
      RST => trivium_z_reg_15_SRINV_21716,
      O => trivium_z_reg(15)
    );
  trivium_s_reg_68_and00001 : X_LUT4
    generic map(
      INIT => X"0A0A",
      LOC => "SLICE_X14Y14"
    )
    port map (
      ADR0 => trivRst_4811,
      ADR1 => VCC,
      ADR2 => key(67),
      ADR3 => VCC,
      O => trivium_s_reg_68_and0000
    );
  trivium_s_reg_68_and00011 : X_LUT4
    generic map(
      INIT => X"A0A0",
      LOC => "SLICE_X14Y14"
    )
    port map (
      ADR0 => trivRst_4811,
      ADR1 => VCC,
      ADR2 => key(67),
      ADR3 => VCC,
      O => trivium_s_reg_68_and0001
    );
  trivium_s_reg_76_and00001 : X_LUT4
    generic map(
      INIT => X"5500",
      LOC => "SLICE_X15Y15"
    )
    port map (
      ADR0 => key(75),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => trivRst_4811,
      O => trivium_s_reg_76_and0000
    );
  trivium_s_reg_76_and00011 : X_LUT4
    generic map(
      INIT => X"AA00",
      LOC => "SLICE_X15Y15"
    )
    port map (
      ADR0 => key(75),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => trivRst_4811,
      O => trivium_s_reg_76_and0001
    );
  trivium_s_reg_129_and00001 : X_LUT4
    generic map(
      INIT => X"5050",
      LOC => "SLICE_X13Y37"
    )
    port map (
      ADR0 => IV(35),
      ADR1 => VCC,
      ADR2 => trivRst_4811,
      ADR3 => VCC,
      O => trivium_s_reg_129_and0000
    );
  trivium_s_reg_129_and00011 : X_LUT4
    generic map(
      INIT => X"A0A0",
      LOC => "SLICE_X13Y37"
    )
    port map (
      ADR0 => IV(35),
      ADR1 => VCC,
      ADR2 => trivRst_4811,
      ADR3 => VCC,
      O => trivium_s_reg_129_and0001
    );
  trivium_s_reg_137_and00001 : X_LUT4
    generic map(
      INIT => X"00F0",
      LOC => "SLICE_X25Y32"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => trivRst_4811,
      ADR3 => IV(43),
      O => trivium_s_reg_137_and0000
    );
  trivium_s_reg_137_and00011 : X_LUT4
    generic map(
      INIT => X"F000",
      LOC => "SLICE_X25Y32"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => trivRst_4811,
      ADR3 => IV(43),
      O => trivium_s_reg_137_and0001
    );
  trivium_s_reg_145_and00001 : X_LUT4
    generic map(
      INIT => X"0F00",
      LOC => "SLICE_X26Y39"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => IV(51),
      ADR3 => trivRst_4811,
      O => trivium_s_reg_145_and0000
    );
  trivium_s_reg_145_and00011 : X_LUT4
    generic map(
      INIT => X"F000",
      LOC => "SLICE_X26Y39"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => IV(51),
      ADR3 => trivRst_4811,
      O => trivium_s_reg_145_and0001
    );
  trivium_s_reg_153_and00001 : X_LUT4
    generic map(
      INIT => X"00F0",
      LOC => "SLICE_X29Y35"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => trivRst_4811,
      ADR3 => IV(59),
      O => trivium_s_reg_153_and0000
    );
  trivium_s_reg_153_and00011 : X_LUT4
    generic map(
      INIT => X"F000",
      LOC => "SLICE_X29Y35"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => trivRst_4811,
      ADR3 => IV(59),
      O => trivium_s_reg_153_and0001
    );
  trivium_s_reg_161_and00001 : X_LUT4
    generic map(
      INIT => X"0A0A",
      LOC => "SLICE_X27Y28"
    )
    port map (
      ADR0 => trivRst_4811,
      ADR1 => VCC,
      ADR2 => IV(67),
      ADR3 => VCC,
      O => trivium_s_reg_161_and0000
    );
  trivium_s_reg_161_and00011 : X_LUT4
    generic map(
      INIT => X"A0A0",
      LOC => "SLICE_X27Y28"
    )
    port map (
      ADR0 => trivRst_4811,
      ADR1 => VCC,
      ADR2 => IV(67),
      ADR3 => VCC,
      O => trivium_s_reg_161_and0001
    );
  trivium_s_reg_2 : X_FF
    generic map(
      LOC => "SLICE_X12Y8",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_2_DXMUX_21915,
      CE => trivium_s_reg_2_CEINV_21909,
      CLK => trivium_s_reg_2_CLKINV_21910,
      SET => trivium_s_reg_2_FFX_SET,
      RST => trivium_s_reg_2_FFX_RSTAND_21922,
      O => trivium_s_reg_2_Q
    );
  trivium_s_reg_2_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X12Y8",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_2_and0001,
      O => trivium_s_reg_2_FFX_SET
    );
  trivium_s_reg_2_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X12Y8",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_2_and0000,
      O => trivium_s_reg_2_FFX_RSTAND_21922
    );
  trivium_s_reg_3 : X_FF
    generic map(
      LOC => "SLICE_X2Y15",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_3_DXMUX_21937,
      CE => trivium_s_reg_3_CEINV_21931,
      CLK => trivium_s_reg_3_CLKINV_21932,
      SET => trivium_s_reg_3_FFX_SET,
      RST => trivium_s_reg_3_FFX_RSTAND_21944,
      O => trivium_s_reg_3_Q
    );
  trivium_s_reg_3_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X2Y15",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_3_and0001,
      O => trivium_s_reg_3_FFX_SET
    );
  trivium_s_reg_3_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X2Y15",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_3_and0000,
      O => trivium_s_reg_3_FFX_RSTAND_21944
    );
  trivium_s_reg_4 : X_FF
    generic map(
      LOC => "SLICE_X1Y16",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_4_DXMUX_21959,
      CE => trivium_s_reg_4_CEINV_21953,
      CLK => trivium_s_reg_4_CLKINV_21954,
      SET => trivium_s_reg_4_FFX_SET,
      RST => trivium_s_reg_4_FFX_RSTAND_21966,
      O => trivium_s_reg_4_Q
    );
  trivium_s_reg_4_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X1Y16",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_4_and0001,
      O => trivium_s_reg_4_FFX_SET
    );
  trivium_s_reg_4_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X1Y16",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_4_and0000,
      O => trivium_s_reg_4_FFX_RSTAND_21966
    );
  trivium_s_reg_5 : X_FF
    generic map(
      LOC => "SLICE_X1Y19",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_5_DXMUX_21981,
      CE => trivium_s_reg_5_CEINV_21975,
      CLK => trivium_s_reg_5_CLKINV_21976,
      SET => trivium_s_reg_5_FFX_SET,
      RST => trivium_s_reg_5_FFX_RSTAND_21988,
      O => trivium_s_reg_5_Q
    );
  trivium_s_reg_5_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X1Y19",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_5_and0001,
      O => trivium_s_reg_5_FFX_SET
    );
  trivium_s_reg_5_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X1Y19",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_5_and0000,
      O => trivium_s_reg_5_FFX_RSTAND_21988
    );
  trivium_s_reg_6 : X_FF
    generic map(
      LOC => "SLICE_X1Y15",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_6_DXMUX_22003,
      CE => trivium_s_reg_6_CEINV_21997,
      CLK => trivium_s_reg_6_CLKINV_21998,
      SET => trivium_s_reg_6_FFX_SET,
      RST => trivium_s_reg_6_FFX_RSTAND_22010,
      O => trivium_s_reg_6_Q
    );
  trivium_s_reg_6_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X1Y15",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_6_and0001,
      O => trivium_s_reg_6_FFX_SET
    );
  trivium_s_reg_6_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X1Y15",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_6_and0000,
      O => trivium_s_reg_6_FFX_RSTAND_22010
    );
  trivium_s_reg_7 : X_FF
    generic map(
      LOC => "SLICE_X0Y12",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_7_DXMUX_22025,
      CE => trivium_s_reg_7_CEINV_22019,
      CLK => trivium_s_reg_7_CLKINV_22020,
      SET => trivium_s_reg_7_FFX_SET,
      RST => trivium_s_reg_7_FFX_RSTAND_22032,
      O => trivium_s_reg_7_Q
    );
  trivium_s_reg_7_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X0Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_7_and0001,
      O => trivium_s_reg_7_FFX_SET
    );
  trivium_s_reg_7_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X0Y12",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_7_and0000,
      O => trivium_s_reg_7_FFX_RSTAND_22032
    );
  trivium_s_reg_8 : X_FF
    generic map(
      LOC => "SLICE_X1Y9",
      INIT => '0'
    )
    port map (
      I => trivium_s_reg_8_DXMUX_22047,
      CE => trivium_s_reg_8_CEINV_22041,
      CLK => trivium_s_reg_8_CLKINV_22042,
      SET => trivium_s_reg_8_FFX_SET,
      RST => trivium_s_reg_8_FFX_RSTAND_22054,
      O => trivium_s_reg_8_Q
    );
  trivium_s_reg_8_FFX_SETOR : X_BUF
    generic map(
      LOC => "SLICE_X1Y9",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_8_and0001,
      O => trivium_s_reg_8_FFX_SET
    );
  trivium_s_reg_8_FFX_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X1Y9",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_8_and0000,
      O => trivium_s_reg_8_FFX_RSTAND_22054
    );
  trivium_z_reg_0 : X_FF
    generic map(
      LOC => "SLICE_X23Y14",
      INIT => '0'
    )
    port map (
      I => trivium_z_reg_1_DYMUX_22134,
      CE => trivium_z_reg_1_CEINV_22130,
      CLK => trivium_z_reg_1_CLKINV_22131,
      SET => GND,
      RST => trivium_z_reg_1_SRINV_22132,
      O => trivium_z_reg(0)
    );
  trivium_z_reg_1 : X_FF
    generic map(
      LOC => "SLICE_X23Y14",
      INIT => '0'
    )
    port map (
      I => trivium_z_reg_1_DXMUX_22143,
      CE => trivium_z_reg_1_CEINV_22130,
      CLK => trivium_z_reg_1_CLKINV_22131,
      SET => GND,
      RST => trivium_z_reg_1_SRINV_22132,
      O => trivium_z_reg(1)
    );
  trivium_z_reg_2 : X_FF
    generic map(
      LOC => "SLICE_X20Y16",
      INIT => '0'
    )
    port map (
      I => trivium_z_reg_3_DYMUX_22162,
      CE => trivium_z_reg_3_CEINV_22158,
      CLK => trivium_z_reg_3_CLKINV_22159,
      SET => GND,
      RST => trivium_z_reg_3_SRINV_22160,
      O => trivium_z_reg(2)
    );
  trivium_z_reg_3 : X_FF
    generic map(
      LOC => "SLICE_X20Y16",
      INIT => '0'
    )
    port map (
      I => trivium_z_reg_3_DXMUX_22171,
      CE => trivium_z_reg_3_CEINV_22158,
      CLK => trivium_z_reg_3_CLKINV_22159,
      SET => GND,
      RST => trivium_z_reg_3_SRINV_22160,
      O => trivium_z_reg(3)
    );
  trivium_z_reg_4 : X_FF
    generic map(
      LOC => "SLICE_X20Y14",
      INIT => '0'
    )
    port map (
      I => trivium_z_reg_5_DYMUX_22190,
      CE => trivium_z_reg_5_CEINV_22186,
      CLK => trivium_z_reg_5_CLKINV_22187,
      SET => GND,
      RST => trivium_z_reg_5_SRINV_22188,
      O => trivium_z_reg(4)
    );
  trivium_z_reg_5 : X_FF
    generic map(
      LOC => "SLICE_X20Y14",
      INIT => '0'
    )
    port map (
      I => trivium_z_reg_5_DXMUX_22199,
      CE => trivium_z_reg_5_CEINV_22186,
      CLK => trivium_z_reg_5_CLKINV_22187,
      SET => GND,
      RST => trivium_z_reg_5_SRINV_22188,
      O => trivium_z_reg(5)
    );
  trivium_z_reg_6 : X_FF
    generic map(
      LOC => "SLICE_X21Y11",
      INIT => '0'
    )
    port map (
      I => trivium_z_reg_7_DYMUX_22218,
      CE => trivium_z_reg_7_CEINV_22214,
      CLK => trivium_z_reg_7_CLKINV_22215,
      SET => GND,
      RST => trivium_z_reg_7_SRINV_22216,
      O => trivium_z_reg(6)
    );
  trivium_z_reg_7 : X_FF
    generic map(
      LOC => "SLICE_X21Y11",
      INIT => '0'
    )
    port map (
      I => trivium_z_reg_7_DXMUX_22227,
      CE => trivium_z_reg_7_CEINV_22214,
      CLK => trivium_z_reg_7_CLKINV_22215,
      SET => GND,
      RST => trivium_z_reg_7_SRINV_22216,
      O => trivium_z_reg(7)
    );
  trivium_z_reg_8 : X_FF
    generic map(
      LOC => "SLICE_X22Y12",
      INIT => '0'
    )
    port map (
      I => trivium_z_reg_9_DYMUX_22246,
      CE => trivium_z_reg_9_CEINV_22242,
      CLK => trivium_z_reg_9_CLKINV_22243,
      SET => GND,
      RST => trivium_z_reg_9_SRINV_22244,
      O => trivium_z_reg(8)
    );
  trivium_z_reg_9 : X_FF
    generic map(
      LOC => "SLICE_X22Y12",
      INIT => '0'
    )
    port map (
      I => trivium_z_reg_9_DXMUX_22255,
      CE => trivium_z_reg_9_CEINV_22242,
      CLK => trivium_z_reg_9_CLKINV_22243,
      SET => GND,
      RST => trivium_z_reg_9_SRINV_22244,
      O => trivium_z_reg(9)
    );
  trivium_s_reg_69_and00001 : X_LUT4
    generic map(
      INIT => X"00CC",
      LOC => "SLICE_X15Y13"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivRst_4811,
      ADR2 => VCC,
      ADR3 => key(68),
      O => trivium_s_reg_69_and0000
    );
  trivium_s_reg_69_and00011 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X15Y13"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivRst_4811,
      ADR2 => VCC,
      ADR3 => key(68),
      O => trivium_s_reg_69_and0001
    );
  trivium_s_reg_77_and00001 : X_LUT4
    generic map(
      INIT => X"00CC",
      LOC => "SLICE_X15Y11"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivRst_4811,
      ADR2 => VCC,
      ADR3 => key(76),
      O => trivium_s_reg_77_and0000
    );
  trivium_s_reg_77_and00011 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X15Y11"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivRst_4811,
      ADR2 => VCC,
      ADR3 => key(76),
      O => trivium_s_reg_77_and0001
    );
  trivium_s_reg_138_and00001 : X_LUT4
    generic map(
      INIT => X"3300",
      LOC => "SLICE_X24Y34"
    )
    port map (
      ADR0 => VCC,
      ADR1 => IV(44),
      ADR2 => VCC,
      ADR3 => trivRst_4811,
      O => trivium_s_reg_138_and0000
    );
  trivium_s_reg_138_and00011 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X24Y34"
    )
    port map (
      ADR0 => VCC,
      ADR1 => IV(44),
      ADR2 => VCC,
      ADR3 => trivRst_4811,
      O => trivium_s_reg_138_and0001
    );
  trivium_s_reg_146_and00001 : X_LUT4
    generic map(
      INIT => X"00AA",
      LOC => "SLICE_X27Y36"
    )
    port map (
      ADR0 => trivRst_4811,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => IV(52),
      O => trivium_s_reg_146_and0000
    );
  trivium_s_reg_146_and00011 : X_LUT4
    generic map(
      INIT => X"AA00",
      LOC => "SLICE_X27Y36"
    )
    port map (
      ADR0 => trivRst_4811,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => IV(52),
      O => trivium_s_reg_146_and0001
    );
  trivium_s_reg_154_and00001 : X_LUT4
    generic map(
      INIT => X"00F0",
      LOC => "SLICE_X27Y35"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => trivRst_4811,
      ADR3 => IV(60),
      O => trivium_s_reg_154_and0000
    );
  trivium_s_reg_154_and00011 : X_LUT4
    generic map(
      INIT => X"F000",
      LOC => "SLICE_X27Y35"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => trivRst_4811,
      ADR3 => IV(60),
      O => trivium_s_reg_154_and0001
    );
  trivium_s_reg_162_and00001 : X_LUT4
    generic map(
      INIT => X"3300",
      LOC => "SLICE_X23Y26"
    )
    port map (
      ADR0 => VCC,
      ADR1 => IV(68),
      ADR2 => VCC,
      ADR3 => trivRst_4811,
      O => trivium_s_reg_162_and0000
    );
  trivium_s_reg_162_and00011 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X23Y26"
    )
    port map (
      ADR0 => VCC,
      ADR1 => IV(68),
      ADR2 => VCC,
      ADR3 => trivRst_4811,
      O => trivium_s_reg_162_and0001
    );
  trivium_s_reg_170_and00001 : X_LUT4
    generic map(
      INIT => X"0C0C",
      LOC => "SLICE_X23Y23"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivRst_4811,
      ADR2 => IV(76),
      ADR3 => VCC,
      O => trivium_s_reg_170_and0000
    );
  trivium_s_reg_170_and00011 : X_LUT4
    generic map(
      INIT => X"C0C0",
      LOC => "SLICE_X23Y23"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivRst_4811,
      ADR2 => IV(76),
      ADR3 => VCC,
      O => trivium_s_reg_170_and0001
    );
  trivium_s_reg_10_and00001 : X_LUT4
    generic map(
      INIT => X"0C0C",
      LOC => "SLICE_X3Y5"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivRst_4811,
      ADR2 => key(9),
      ADR3 => VCC,
      O => trivium_s_reg_10_and0000
    );
  trivium_s_reg_10_and00011 : X_LUT4
    generic map(
      INIT => X"C0C0",
      LOC => "SLICE_X3Y5"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivRst_4811,
      ADR2 => key(9),
      ADR3 => VCC,
      O => trivium_s_reg_10_and0001
    );
  trivium_o_vld : X_FF
    generic map(
      LOC => "SLICE_X26Y11",
      INIT => '0'
    )
    port map (
      I => trivium_o_vld_DYMUX_22464,
      CE => trivium_o_vld_CEINVNOT,
      CLK => trivium_o_vld_CLKINV_22461,
      SET => GND,
      RST => trivium_o_vld_FFY_RSTAND_22470,
      O => trivium_o_vld_5012
    );
  trivium_o_vld_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X26Y11",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivRst_4811,
      O => trivium_o_vld_FFY_RSTAND_22470
    );
  trivium_s_reg_78_and00001 : X_LUT4
    generic map(
      INIT => X"3300",
      LOC => "SLICE_X17Y8"
    )
    port map (
      ADR0 => VCC,
      ADR1 => key(77),
      ADR2 => VCC,
      ADR3 => trivRst_4811,
      O => trivium_s_reg_78_and0000
    );
  trivium_s_reg_78_and00011 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X17Y8"
    )
    port map (
      ADR0 => VCC,
      ADR1 => key(77),
      ADR2 => VCC,
      ADR3 => trivRst_4811,
      O => trivium_s_reg_78_and0001
    );
  trivium_s_reg_94_and00001 : X_LUT4
    generic map(
      INIT => X"00CC",
      LOC => "SLICE_X13Y13"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivRst_4811,
      ADR2 => VCC,
      ADR3 => IV(0),
      O => trivium_s_reg_94_and0000
    );
  trivium_s_reg_94_and00011 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X13Y13"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivRst_4811,
      ADR2 => VCC,
      ADR3 => IV(0),
      O => trivium_s_reg_94_and0001
    );
  trivium_s_reg_139_and00001 : X_LUT4
    generic map(
      INIT => X"3300",
      LOC => "SLICE_X26Y36"
    )
    port map (
      ADR0 => VCC,
      ADR1 => IV(45),
      ADR2 => VCC,
      ADR3 => trivRst_4811,
      O => trivium_s_reg_139_and0000
    );
  trivium_s_reg_139_and00011 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X26Y36"
    )
    port map (
      ADR0 => VCC,
      ADR1 => IV(45),
      ADR2 => VCC,
      ADR3 => trivRst_4811,
      O => trivium_s_reg_139_and0001
    );
  trivium_s_reg_147_and00001 : X_LUT4
    generic map(
      INIT => X"0F00",
      LOC => "SLICE_X28Y38"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => IV(53),
      ADR3 => trivRst_4811,
      O => trivium_s_reg_147_and0000
    );
  trivium_s_reg_147_and00011 : X_LUT4
    generic map(
      INIT => X"F000",
      LOC => "SLICE_X28Y38"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => IV(53),
      ADR3 => trivRst_4811,
      O => trivium_s_reg_147_and0001
    );
  trivium_s_reg_155_and00001 : X_LUT4
    generic map(
      INIT => X"3300",
      LOC => "SLICE_X28Y33"
    )
    port map (
      ADR0 => VCC,
      ADR1 => IV(61),
      ADR2 => VCC,
      ADR3 => trivRst_4811,
      O => trivium_s_reg_155_and0000
    );
  trivium_s_reg_155_and00011 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X28Y33"
    )
    port map (
      ADR0 => trivRst_4811,
      ADR1 => IV(61),
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_s_reg_155_and0001
    );
  trivium_s_reg_163_and00001 : X_LUT4
    generic map(
      INIT => X"3030",
      LOC => "SLICE_X22Y24"
    )
    port map (
      ADR0 => VCC,
      ADR1 => IV(69),
      ADR2 => trivRst_4811,
      ADR3 => VCC,
      O => trivium_s_reg_163_and0000
    );
  trivium_s_reg_163_and00011 : X_LUT4
    generic map(
      INIT => X"C0C0",
      LOC => "SLICE_X22Y24"
    )
    port map (
      ADR0 => VCC,
      ADR1 => IV(69),
      ADR2 => trivRst_4811,
      ADR3 => VCC,
      O => trivium_s_reg_163_and0001
    );
  trivium_s_reg_171_and00001 : X_LUT4
    generic map(
      INIT => X"00CC",
      LOC => "SLICE_X21Y22"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivRst_4811,
      ADR2 => VCC,
      ADR3 => IV(77),
      O => trivium_s_reg_171_and0000
    );
  trivium_s_reg_171_and00011 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X21Y22"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivRst_4811,
      ADR2 => VCC,
      ADR3 => IV(77),
      O => trivium_s_reg_171_and0001
    );
  trivium_s_reg_11_and00001 : X_LUT4
    generic map(
      INIT => X"3030",
      LOC => "SLICE_X2Y13"
    )
    port map (
      ADR0 => VCC,
      ADR1 => key(10),
      ADR2 => trivRst_4811,
      ADR3 => VCC,
      O => trivium_s_reg_11_and0000
    );
  trivium_s_reg_11_and00011 : X_LUT4
    generic map(
      INIT => X"C0C0",
      LOC => "SLICE_X2Y13"
    )
    port map (
      ADR0 => VCC,
      ADR1 => key(10),
      ADR2 => trivRst_4811,
      ADR3 => VCC,
      O => trivium_s_reg_11_and0001
    );
  trivium_Result_0_1_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X31Y0"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivium_count2(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_Result_0_1_G
    );
  trivium_Result_2_1_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X31Y1"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivium_count2(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_Result_2_1_F
    );
  trivium_Result_2_1_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X31Y1"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => trivium_count2(3),
      O => trivium_Result_2_1_G
    );
  trivium_Result_4_1_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X31Y2"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => trivium_count2(4),
      ADR3 => VCC,
      O => trivium_Result_4_1_F
    );
  trivium_Result_4_1_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X31Y2"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivium_count2(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_Result_4_1_G
    );
  trivium_Result_6_1_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X31Y3"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => trivium_count2(6),
      O => trivium_Result_6_1_F
    );
  trivium_Result_6_1_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X31Y3"
    )
    port map (
      ADR0 => trivium_count2(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_Result_6_1_G
    );
  trivium_Result_8_1_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X31Y4"
    )
    port map (
      ADR0 => trivium_count2(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_Result_8_1_F
    );
  trivium_Result_8_1_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X31Y4"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => trivium_count2(9),
      O => trivium_Result_8_1_G
    );
  trivium_Result_10_1_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X31Y5"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => trivium_count2(10),
      ADR3 => VCC,
      O => trivium_Result_10_1_F
    );
  trivium_Result_10_1_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X31Y5"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivium_count2(11),
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_Result_10_1_G
    );
  trivium_Result_12_1_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X31Y6"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => trivium_count2(12),
      ADR3 => VCC,
      O => trivium_Result_12_1_F
    );
  trivium_Result_12_1_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X31Y6"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivium_count2(13),
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_Result_12_1_G
    );
  trivium_Result_14_1_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X31Y7"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivium_count2(14),
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_Result_14_1_F
    );
  trivium_Result_14_1_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X31Y7"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => trivium_count2(15),
      O => trivium_Result_14_1_G
    );
  trivium_Result_16_1_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X31Y8"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => trivium_count2(16),
      O => trivium_Result_16_1_F
    );
  trivium_Result_16_1_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X31Y8"
    )
    port map (
      ADR0 => trivium_count2(17),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_Result_16_1_G
    );
  trivium_Result_18_1_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X31Y9"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivium_count2(18),
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_Result_18_1_F
    );
  trivium_Result_18_1_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X31Y9"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => trivium_count2(19),
      O => trivium_Result_18_1_G
    );
  trivium_Result_20_1_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X31Y10"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivium_count2(20),
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_Result_20_1_F
    );
  trivium_Result_20_1_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X31Y10"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => trivium_count2(21),
      ADR3 => VCC,
      O => trivium_Result_20_1_G
    );
  trivium_Result_22_1_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X31Y11"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => trivium_count2(22),
      O => trivium_Result_22_1_F
    );
  trivium_Result_22_1_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X31Y11"
    )
    port map (
      ADR0 => trivium_count2(23),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_Result_22_1_G
    );
  trivium_Result_24_1_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X31Y12"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivium_count2(24),
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_Result_24_1_F
    );
  trivium_Result_24_1_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X31Y12"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => trivium_count2(25),
      ADR3 => VCC,
      O => trivium_Result_24_1_G
    );
  trivium_Result_26_1_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X31Y13"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => trivium_count2(26),
      O => trivium_Result_26_1_F
    );
  trivium_Result_26_1_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X31Y13"
    )
    port map (
      ADR0 => trivium_count2(27),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_Result_26_1_G
    );
  trivium_Result_28_1_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X31Y14"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => trivium_count2(28),
      ADR3 => VCC,
      O => trivium_Result_28_1_F
    );
  trivium_Result_28_1_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X31Y14"
    )
    port map (
      ADR0 => trivium_count2(29),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_Result_28_1_G
    );
  trivium_Result_30_1_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X31Y15"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => trivium_count2(30),
      O => trivium_Result_30_1_F
    );
  LED_flash_cnt_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X27Y12"
    )
    port map (
      ADR0 => VCC,
      ADR1 => LED_flash_cnt(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => LED_flash_cnt_0_G
    );
  LED_flash_cnt_2_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X27Y13"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => LED_flash_cnt(2),
      ADR3 => VCC,
      O => LED_flash_cnt_2_F
    );
  LED_flash_cnt_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X27Y13"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => LED_flash_cnt(3),
      O => LED_flash_cnt_2_G
    );
  LED_flash_cnt_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X27Y14"
    )
    port map (
      ADR0 => LED_flash_cnt(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => LED_flash_cnt_4_F
    );
  LED_flash_cnt_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X27Y14"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => LED_flash_cnt(5),
      ADR3 => VCC,
      O => LED_flash_cnt_4_G
    );
  LED_flash_cnt_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X27Y15"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => LED_flash_cnt(6),
      O => LED_flash_cnt_6_F
    );
  LED_flash_cnt_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X27Y15"
    )
    port map (
      ADR0 => VCC,
      ADR1 => LED_flash_cnt(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => LED_flash_cnt_6_G
    );
  LED_flash_cnt_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X27Y16"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => LED_flash_cnt(8),
      ADR3 => VCC,
      O => LED_flash_cnt_8_F
    );
  trivium_count_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X25Y0"
    )
    port map (
      ADR0 => trivium_count(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_count_0_G
    );
  trivium_count_2_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X25Y1"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => trivium_count(2),
      O => trivium_count_2_F
    );
  trivium_count_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X25Y1"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => trivium_count(3),
      ADR3 => VCC,
      O => trivium_count_2_G
    );
  trivium_count_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X25Y2"
    )
    port map (
      ADR0 => trivium_count(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_count_4_F
    );
  trivium_count_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X25Y2"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => trivium_count(5),
      ADR3 => VCC,
      O => trivium_count_4_G
    );
  trivium_count_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X25Y3"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => trivium_count(6),
      O => trivium_count_6_F
    );
  trivium_count_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X25Y3"
    )
    port map (
      ADR0 => trivium_count(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_count_6_G
    );
  trivium_count_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X25Y4"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => trivium_count(8),
      ADR3 => VCC,
      O => trivium_count_8_F
    );
  trivium_count_8_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X25Y4"
    )
    port map (
      ADR0 => trivium_count(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_count_8_G
    );
  trivium_count_10_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X25Y5"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => trivium_count(10),
      O => trivium_count_10_F
    );
  trivium_count_10_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X25Y5"
    )
    port map (
      ADR0 => trivium_count(11),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_count_10_G
    );
  trivium_count_12_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X25Y6"
    )
    port map (
      ADR0 => trivium_count(12),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_count_12_F
    );
  trivium_count_12_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X25Y6"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => trivium_count(13),
      ADR3 => VCC,
      O => trivium_count_12_G
    );
  trivium_count_14_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X25Y7"
    )
    port map (
      ADR0 => trivium_count(14),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_count_14_F
    );
  trivium_count_14_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X25Y7"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => trivium_count(15),
      O => trivium_count_14_G
    );
  trivium_count_16_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X25Y8"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => trivium_count(16),
      ADR3 => VCC,
      O => trivium_count_16_F
    );
  trivium_count_16_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X25Y8"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivium_count(17),
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_count_16_G
    );
  trivium_count_18_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X25Y9"
    )
    port map (
      ADR0 => trivium_count(18),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_count_18_F
    );
  trivium_count_18_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X25Y9"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => trivium_count(19),
      O => trivium_count_18_G
    );
  trivium_count_20_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X25Y10"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => trivium_count(20),
      ADR3 => VCC,
      O => trivium_count_20_F
    );
  trivium_count_20_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X25Y10"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => trivium_count(21),
      ADR3 => VCC,
      O => trivium_count_20_G
    );
  trivium_count_22_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X25Y11"
    )
    port map (
      ADR0 => trivium_count(22),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_count_22_F
    );
  trivium_count_22_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X25Y11"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => trivium_count(23),
      O => trivium_count_22_G
    );
  trivium_count_24_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X25Y12"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivium_count(24),
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_count_24_F
    );
  trivium_count_24_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X25Y12"
    )
    port map (
      ADR0 => trivium_count(25),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_count_24_G
    );
  trivium_count_26_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X25Y13"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => trivium_count(26),
      O => trivium_count_26_F
    );
  trivium_count_26_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X25Y13"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => trivium_count(27),
      ADR3 => VCC,
      O => trivium_count_26_G
    );
  trivium_count_28_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X25Y14"
    )
    port map (
      ADR0 => trivium_count(28),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_count_28_F
    );
  trivium_count_28_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X25Y14"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => trivium_count(29),
      O => trivium_count_28_G
    );
  trivium_count_30_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X25Y15"
    )
    port map (
      ADR0 => VCC,
      ADR1 => trivium_count(30),
      ADR2 => VCC,
      ADR3 => VCC,
      O => trivium_count_30_F
    );
  inputCnt_addsub0000_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X29Y15"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => inputCnt(1),
      O => inputCnt_addsub0000_0_G
    );
  inputCnt_addsub0000_2_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X29Y16"
    )
    port map (
      ADR0 => VCC,
      ADR1 => inputCnt(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => inputCnt_addsub0000_2_F
    );
  inputCnt_addsub0000_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X29Y16"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => inputCnt(3),
      O => inputCnt_addsub0000_2_G
    );
  inputCnt_addsub0000_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X29Y17"
    )
    port map (
      ADR0 => inputCnt(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => inputCnt_addsub0000_4_F
    );
  inputCnt_addsub0000_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X29Y17"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => inputCnt(5),
      O => inputCnt_addsub0000_4_G
    );
  inputCnt_addsub0000_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X29Y18"
    )
    port map (
      ADR0 => inputCnt(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => inputCnt_addsub0000_6_F
    );
  inputCnt_addsub0000_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X29Y18"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => inputCnt(7),
      O => inputCnt_addsub0000_6_G
    );
  inputCnt_addsub0000_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X29Y19"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => inputCnt(8),
      ADR3 => VCC,
      O => inputCnt_addsub0000_8_F
    );
  inputCnt_addsub0000_8_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X29Y19"
    )
    port map (
      ADR0 => VCC,
      ADR1 => inputCnt(9),
      ADR2 => VCC,
      ADR3 => VCC,
      O => inputCnt_addsub0000_8_G
    );
  inputCnt_addsub0000_10_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X29Y20"
    )
    port map (
      ADR0 => inputCnt(10),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => inputCnt_addsub0000_10_F
    );
  inputCnt_addsub0000_10_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X29Y20"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => inputCnt(11),
      ADR3 => VCC,
      O => inputCnt_addsub0000_10_G
    );
  inputCnt_addsub0000_12_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X29Y21"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => inputCnt(12),
      O => inputCnt_addsub0000_12_F
    );
  inputCnt_addsub0000_12_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X29Y21"
    )
    port map (
      ADR0 => VCC,
      ADR1 => inputCnt(13),
      ADR2 => VCC,
      ADR3 => VCC,
      O => inputCnt_addsub0000_12_G
    );
  inputCnt_addsub0000_14_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X29Y22"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => inputCnt(14),
      ADR3 => VCC,
      O => inputCnt_addsub0000_14_F
    );
  inputCnt_addsub0000_14_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X29Y22"
    )
    port map (
      ADR0 => VCC,
      ADR1 => inputCnt(15),
      ADR2 => VCC,
      ADR3 => VCC,
      O => inputCnt_addsub0000_14_G
    );
  inputCnt_addsub0000_16_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X29Y23"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => inputCnt(16),
      O => inputCnt_addsub0000_16_F
    );
  inputCnt_addsub0000_16_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X29Y23"
    )
    port map (
      ADR0 => inputCnt(17),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => inputCnt_addsub0000_16_G
    );
  inputCnt_addsub0000_18_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X29Y24"
    )
    port map (
      ADR0 => VCC,
      ADR1 => inputCnt(18),
      ADR2 => VCC,
      ADR3 => VCC,
      O => inputCnt_addsub0000_18_F
    );
  inputCnt_addsub0000_18_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X29Y24"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => inputCnt(19),
      O => inputCnt_addsub0000_18_G
    );
  inputCnt_addsub0000_20_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X29Y25"
    )
    port map (
      ADR0 => VCC,
      ADR1 => inputCnt(20),
      ADR2 => VCC,
      ADR3 => VCC,
      O => inputCnt_addsub0000_20_F
    );
  inputCnt_addsub0000_20_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X29Y25"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => inputCnt(21),
      O => inputCnt_addsub0000_20_G
    );
  inputCnt_addsub0000_22_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X29Y26"
    )
    port map (
      ADR0 => VCC,
      ADR1 => inputCnt(22),
      ADR2 => VCC,
      ADR3 => VCC,
      O => inputCnt_addsub0000_22_F
    );
  inputCnt_addsub0000_22_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X29Y26"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => inputCnt(23),
      O => inputCnt_addsub0000_22_G
    );
  inputCnt_addsub0000_24_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X29Y27"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => inputCnt(24),
      O => inputCnt_addsub0000_24_F
    );
  inputCnt_addsub0000_24_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X29Y27"
    )
    port map (
      ADR0 => VCC,
      ADR1 => inputCnt(25),
      ADR2 => VCC,
      ADR3 => VCC,
      O => inputCnt_addsub0000_24_G
    );
  inputCnt_addsub0000_26_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X29Y28"
    )
    port map (
      ADR0 => VCC,
      ADR1 => inputCnt(26),
      ADR2 => VCC,
      ADR3 => VCC,
      O => inputCnt_addsub0000_26_F
    );
  inputCnt_addsub0000_26_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X29Y28"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => inputCnt(27),
      O => inputCnt_addsub0000_26_G
    );
  inputCnt_addsub0000_28_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X29Y29"
    )
    port map (
      ADR0 => VCC,
      ADR1 => inputCnt(28),
      ADR2 => VCC,
      ADR3 => VCC,
      O => inputCnt_addsub0000_28_F
    );
  inputCnt_addsub0000_28_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X29Y29"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => inputCnt(29),
      ADR3 => VCC,
      O => inputCnt_addsub0000_28_G
    );
  inputCnt_addsub0000_30_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X29Y30"
    )
    port map (
      ADR0 => VCC,
      ADR1 => inputCnt(30),
      ADR2 => VCC,
      ADR3 => VCC,
      O => inputCnt_addsub0000_30_F
    );
  AN_0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD33",
      PATHPULSE => 638 ps
    )
    port map (
      I => AN_0_4925,
      O => AN_0_O
    );
  AN_1_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD44",
      PATHPULSE => 638 ps
    )
    port map (
      I => AN_1_4926,
      O => AN_1_O
    );
  AN_2_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD51",
      PATHPULSE => 638 ps
    )
    port map (
      I => AN_2_4927,
      O => AN_2_O
    );
  AN_3_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD45",
      PATHPULSE => 638 ps
    )
    port map (
      I => AN_3_4928,
      O => AN_3_O
    );
  segment_a_i_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD48",
      PATHPULSE => 638 ps
    )
    port map (
      I => segment_a_i_OBUF_F5MUX_9026,
      O => segment_a_i_O
    );
  segment_b_i_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD39",
      PATHPULSE => 638 ps
    )
    port map (
      I => segment_b_i_OBUF_F5MUX_9001,
      O => segment_b_i_O
    );
  segment_c_i_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD53",
      PATHPULSE => 638 ps
    )
    port map (
      I => segment_c_i_OBUF_F5MUX_8976,
      O => segment_c_i_O
    );
  segment_d_i_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD59",
      PATHPULSE => 638 ps
    )
    port map (
      I => segment_d_i_OBUF_F5MUX_9101,
      O => segment_d_i_O
    );
  segment_e_i_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD56",
      PATHPULSE => 638 ps
    )
    port map (
      I => segment_e_i_OBUF_F5MUX_9076,
      O => segment_e_i_O
    );
  segment_f_i_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD49",
      PATHPULSE => 638 ps
    )
    port map (
      I => segment_f_i_OBUF_F5MUX_9151,
      O => segment_f_i_O
    );
  segment_g_i_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD52",
      PATHPULSE => 638 ps
    )
    port map (
      I => segment_g_i_OBUF_F5MUX_9051,
      O => segment_g_i_O
    );
  swtch_led_0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD69",
      PATHPULSE => 638 ps
    )
    port map (
      I => swtch_led_0_OBUF_4937,
      O => swtch_led_0_O
    );
  swtch_led_1_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD58",
      PATHPULSE => 638 ps
    )
    port map (
      I => swtch_led_1_OBUF_4938,
      O => swtch_led_1_O
    );
  swtch_led_2_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD64",
      PATHPULSE => 638 ps
    )
    port map (
      I => swtch_led_2_OBUF_4939,
      O => swtch_led_2_O
    );
  swtch_led_3_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD65",
      PATHPULSE => 638 ps
    )
    port map (
      I => swtch_led_3_OBUF_4940,
      O => swtch_led_3_O
    );
  swtch_led_4_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD68",
      PATHPULSE => 638 ps
    )
    port map (
      I => swtch_led_4_OBUF_4941,
      O => swtch_led_4_O
    );
  swtch_led_5_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD71",
      PATHPULSE => 638 ps
    )
    port map (
      I => swtch_led_5_OBUF_4942,
      O => swtch_led_5_O
    );
  swtch_led_6_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD70",
      PATHPULSE => 638 ps
    )
    port map (
      I => swtch_led_6_OBUF_4943,
      O => swtch_led_6_O
    );
  swtch_led_7_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD96",
      PATHPULSE => 638 ps
    )
    port map (
      I => swtch_led_7_OBUF_4944,
      O => swtch_led_7_O
    );
  segment_c_i_OBUF_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FFFF",
      LOC => "SLICE_X28Y7"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => segment_c_i_OBUF_F
    );
  segment_b_i_OBUF_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FFFF",
      LOC => "SLICE_X28Y12"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => segment_b_i_OBUF_F
    );
  segment_a_i_OBUF_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FFFF",
      LOC => "SLICE_X28Y8"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => segment_a_i_OBUF_F
    );
  trivium_Mshreg_s_reg_91_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X12Y6",
      PATHPULSE => 638 ps
    )
    port map (
      I => trivium_s_reg_100_or0000_0,
      O => trivium_s_reg_911_WSG
    );
  NlwBlock_tb_trivium_VCC : X_ONE
    port map (
      O => VCC
    );
  NlwBlock_tb_trivium_GND : X_ZERO
    port map (
      O => GND
    );
  NlwBlockROC : X_ROC
    generic map (ROC_WIDTH => 100 ns)
    port map (O => GSR);
  NlwBlockTOC : X_TOC
    port map (O => GTS);

end Structure;

