
testing.elf:     file format elf32-littlenios2
testing.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00010180

Program Header:
    LOAD off    0x00001000 vaddr 0x00010000 paddr 0x00010000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x
    LOAD off    0x00001020 vaddr 0x00010020 paddr 0x00010020 align 2**12
         filesz 0x000012b8 memsz 0x000012b8 flags r-x
    LOAD off    0x000022d8 vaddr 0x000112d8 paddr 0x00011464 align 2**12
         filesz 0x0000018c memsz 0x0000018c flags rw-
    LOAD off    0x000025f0 vaddr 0x000115f0 paddr 0x000115f0 align 2**12
         filesz 0x00000000 memsz 0x00000174 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  00010000  00010000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000160  00010020  00010020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         00001128  00010180  00010180  00001180  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000030  000112a8  000112a8  000022a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       0000018c  000112d8  00011464  000022d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          00000174  000115f0  000115f0  000025f0  2**2
                  ALLOC, SMALL_DATA
  6 .onchip_memory 00000000  00011764  00011764  00002464  2**0
                  CONTENTS
  7 .comment      00000023  00000000  00000000  00002464  2**0
                  CONTENTS, READONLY
  8 .debug_aranges 00000418  00000000  00000000  00002488  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   000053c9  00000000  00000000  000028a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00001d15  00000000  00000000  00007c69  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   0000200a  00000000  00000000  0000997e  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  00000594  00000000  00000000  0000b988  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0000196a  00000000  00000000  0000bf1c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00001801  00000000  00000000  0000d886  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_alt_sim_info 00000010  00000000  00000000  0000f088  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 000002f0  00000000  00000000  0000f098  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .thread_model 00000003  00000000  00000000  000109d2  2**0
                  CONTENTS, READONLY
 18 .cpu          00000003  00000000  00000000  000109d5  2**0
                  CONTENTS, READONLY
 19 .qsys         00000001  00000000  00000000  000109d8  2**0
                  CONTENTS, READONLY
 20 .simulation_enabled 00000001  00000000  00000000  000109d9  2**0
                  CONTENTS, READONLY
 21 .stderr_dev   00000009  00000000  00000000  000109da  2**0
                  CONTENTS, READONLY
 22 .stdin_dev    00000009  00000000  00000000  000109e3  2**0
                  CONTENTS, READONLY
 23 .stdout_dev   00000009  00000000  00000000  000109ec  2**0
                  CONTENTS, READONLY
 24 .sopc_system_name 00000012  00000000  00000000  000109f5  2**0
                  CONTENTS, READONLY
 25 .quartus_project_dir 00000048  00000000  00000000  00010a07  2**0
                  CONTENTS, READONLY
 26 .jdi          00005009  00000000  00000000  00010a4f  2**0
                  CONTENTS, READONLY
 27 .sopcinfo     00049bca  00000000  00000000  00015a58  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
00010000 l    d  .entry	00000000 .entry
00010020 l    d  .exceptions	00000000 .exceptions
00010180 l    d  .text	00000000 .text
000112a8 l    d  .rodata	00000000 .rodata
000112d8 l    d  .rwdata	00000000 .rwdata
000115f0 l    d  .bss	00000000 .bss
00011764 l    d  .onchip_memory	00000000 .onchip_memory
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../testing_bsp//obj/HAL/src/crt0.o
000101b8 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 alt_instruction_exception_entry.c
00000000 l    df *ABS*	00000000 led_acceleromter_main.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 vfprintf.c
00010640 l     F .text	0000006c print_repeat
00000000 l    df *ABS*	00000000 fvwrite_small_dev.c
00000000 l    df *ABS*	00000000 impure.c
000112d8 l     O .rwdata	000000e0 impure_data
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 lib2-mul.c
00000000 l    df *ABS*	00000000 alt_irq_register.c
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_load.c
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_write.c
00000000 l    df *ABS*	00000000 alt_sys_init.c
000113b8 l     O .rwdata	0000002c accelerometer_spi
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_up_avalon_accelerometer_spi.c
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev.c
00011110 l     F .text	00000008 alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 altera_nios2_gen2_irq.c
00000000 l    df *ABS*	00000000 memcmp.c
00011610 g     O .bss	00000004 alt_instruction_exception_handler
00010ebc g     F .text	0000002c alt_main
00011664 g     O .bss	00000100 alt_irq
00011464 g       *ABS*	00000000 __flash_rwdata_start
000105f4 g     F .text	0000004c printf
000101bc g     F .text	00000038 sys_timer_isr
00011448 g     O .rwdata	00000004 jtag_uart
000111fc g     F .text	00000008 altera_nios2_gen2_irq_init
00010000 g     F .entry	0000000c __reset
00011004 g     F .text	00000058 alt_up_accelerometer_spi_read_x_axis
00010020 g       *ABS*	00000000 __flash_exceptions_start
000115fc g     O .bss	00000004 errno
00011608 g     O .bss	00000004 alt_argv
0001943c g       *ABS*	00000000 _gp
000113e4 g     O .rwdata	00000030 alt_fd_list
00011184 g     F .text	00000074 alt_find_dev
00011204 g     F .text	00000074 alt_exception_cause_generated_bad_addr
000105b8 g     F .text	0000003c _printf_r
000104fc g     F .text	00000064 .hidden __udivsi3
00011614 g     O .bss	00000028 avgx
0001144c g     O .rwdata	00000004 alt_max_fd
00010d48 g     F .text	00000094 alt_irq_register
0001163c g     O .bss	00000028 avgy
0001143c g     O .rwdata	00000004 _global_impure_ptr
00011764 g       *ABS*	00000000 __bss_end
00011600 g     O .bss	00000004 alt_irq_active
000100fc g     F .exceptions	00000060 alt_irq_handler
00011414 g     O .rwdata	00000028 alt_dev_null
0001110c g     F .text	00000004 alt_dcache_flush_all
00011464 g       *ABS*	00000000 __ram_rwdata_end
000102b4 g     F .text	00000070 timer_init
00010000 g       *ABS*	00000000 __alt_mem_onchip_memory
000101f4 g     F .text	00000060 movingAVGx
00011450 g     O .rwdata	00000008 alt_dev_list
00010ee8 g     F .text	00000060 write
000112d8 g       *ABS*	00000000 __ram_rodata_end
000115f4 g     O .bss	00000001 led
00010560 g     F .text	00000058 .hidden __umodsi3
00011764 g       *ABS*	00000000 end
0001015c g     F .exceptions	00000024 alt_instruction_exception_entry
00020000 g       *ABS*	00000000 __alt_stack_pointer
00010f78 g     F .text	00000034 altera_avalon_jtag_uart_write
000106ac g     F .text	0000052c ___vfprintf_internal_r
00010180 g     F .text	0000003c _start
000115f8 g     O .bss	00000004 level
00010f68 g     F .text	00000010 alt_sys_init
00010fb4 g     F .text	00000014 alt_up_accelerometer_spi_read_address_register
00010d20 g     F .text	00000028 .hidden __mulsi3
000112d8 g       *ABS*	00000000 __ram_rwdata_start
000112a8 g       *ABS*	00000000 __ram_rodata_start
0001105c g     F .text	00000058 alt_up_accelerometer_spi_read_y_axis
00011278 g     F .text	00000030 memcmp
00011764 g       *ABS*	00000000 __alt_stack_base
00011118 g     F .text	0000006c alt_dev_llist_insert
00010bf4 g     F .text	000000b8 __sfvwrite_small_dev
000115f0 g       *ABS*	00000000 __bss_start
00010324 g     F .text	000000e0 main
00011604 g     O .bss	00000004 alt_envp
00011460 g     O .rwdata	00000004 alt_errno
00010404 g     F .text	00000084 .hidden __divsi3
000112a8 g       *ABS*	00000000 __flash_rodata_start
00010f48 g     F .text	00000020 alt_irq_init
00010cc8 g     F .text	00000058 _write_r
00011440 g     O .rwdata	00000004 _impure_ptr
0001160c g     O .bss	00000004 alt_argc
00010020 g       .exceptions	00000000 alt_irq_entry
000115f0 g     O .bss	00000001 pwm
00011458 g     O .rwdata	00000008 alt_fs_list
00010020 g       *ABS*	00000000 __ram_exceptions_start
00010fac g     F .text	00000008 alt_up_accelerometer_spi_open_dev
00011464 g       *ABS*	00000000 _edata
00011764 g       *ABS*	00000000 _end
00010180 g       *ABS*	00000000 __ram_exceptions_end
00010488 g     F .text	00000074 .hidden __modsi3
000110b4 g     F .text	00000058 alt_up_accelerometer_spi_read_z_axis
00020000 g       *ABS*	00000000 __alt_data_end
00010020 g     F .exceptions	00000000 alt_exception
00010254 g     F .text	00000060 movingAVGy
0001000c g       .entry	00000000 _exit
00010fc8 g     F .text	00000020 alt_up_accelerometer_spi_read
00010fe8 g     F .text	0000001c alt_up_accelerometer_spi_write
00010cac g     F .text	0000001c strlen
000111f8 g     F .text	00000004 alt_icache_flush_all
00011444 g     O .rwdata	00000004 alt_priority_mask
00010bd8 g     F .text	0000001c __vfprintf_internal
00010ddc g     F .text	000000e0 alt_load



Disassembly of section .entry:

00010000 <__reset>:
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
   10000:	00400074 	movhi	at,1
    ori r1, r1, %lo(_start)
   10004:	08406014 	ori	at,at,384
    jmp r1
   10008:	0800683a 	jmp	at

0001000c <_exit>:
	...

Disassembly of section .exceptions:

00010020 <alt_exception>:

#else /* ALT_EXCEPTION_STACK disabled */
        /* 
         * Reserve space on normal stack for registers about to be pushed.
         */
        addi  sp, sp, -76
   10020:	deffed04 	addi	sp,sp,-76
         * documentation for details).
         *
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */
        stw   ra,  0(sp)
   10024:	dfc00015 	stw	ra,0(sp)
        stw   r1,   8(sp)
   10028:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
   1002c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
   10030:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
   10034:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
   10038:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
   1003c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
   10040:	d9c00815 	stw	r7,32(sp)
        rdctl r5, estatus   /* Read early to avoid usage stall */
   10044:	000b307a 	rdctl	r5,estatus
        stw   r8,  36(sp)
   10048:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
   1004c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
   10050:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
   10054:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
   10058:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
   1005c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
   10060:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
   10064:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
   10068:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
   1006c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
   10070:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
   10074:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
   10078:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
   1007c:	10000326 	beq	r2,zero,1008c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
   10080:	20000226 	beq	r4,zero,1008c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
   10084:	00100fc0 	call	100fc <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
   10088:	00000706 	br	100a8 <alt_exception+0x88>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw ea, 72(sp) /* EA is PC+4 so will skip over instruction causing exception */
   1008c:	df401215 	stw	ea,72(sp)
.Lunknown_16bit:
        addi.n r4, r4, 2 /* Need PC+2 to skip over instruction causing exception */
        stw r4, 72(sp)

#else /* CDX is not Enabled and all instructions are 32bits */
        ldw r2, -4(ea) /* Instruction value that caused exception */
   10090:	e8bfff17 	ldw	r2,-4(ea)
         * debugger is present) or go into an infinite loop since the
         * handling behavior is undefined; in that case we will not return here.
         */

        /* Load exception-causing address as first argument (r4) */
        addi   r4, ea, -4
   10094:	e93fff04 	addi	r4,ea,-4

        /* Call the instruction-exception entry */
        call   alt_instruction_exception_entry
   10098:	001015c0 	call	1015c <alt_instruction_exception_entry>
         * instruction
         *
         * Return code was 0: Skip. The instruction after the exception is
         * already stored in 72(sp).
         */
        bne   r2, r0, .Lexception_exit
   1009c:	1000021e 	bne	r2,zero,100a8 <alt_exception+0x88>

        /*
         * Otherwise, modify 72(sp) to re-issue the instruction that caused the
         * exception.
         */
        addi  r15, ea, -4  /* instruction that caused exception */
   100a0:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
   100a4:	dbc01215 	stw	r15,72(sp)
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
   100a8:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
   100ac:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
   100b0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
   100b4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
   100b8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
   100bc:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
   100c0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
   100c4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
   100c8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
   100cc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
   100d0:	d9c00817 	ldw	r7,32(sp)

#if defined(ALT_EXCEPTION_STACK) && defined(ALT_STACK_CHECK)
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif

        ldw   r8,  36(sp)
   100d4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
   100d8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
   100dc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
   100e0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
   100e4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
   100e8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
   100ec:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
   100f0:	dbc01017 	ldw	r15,64(sp)
        stw   et, %gprel(alt_stack_limit_value)(gp)
        stw   zero, %gprel(alt_exception_old_stack_limit)(gp)
#endif /* ALT_STACK_CHECK */
        ldw   sp,  76(sp)
#else /* ALT_EXCEPTION_STACK disabled */
        addi  sp, sp, 76
   100f4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
   100f8:	ef80083a 	eret

000100fc <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
   100fc:	defffe04 	addi	sp,sp,-8
   10100:	dfc00115 	stw	ra,4(sp)
   10104:	dc000015 	stw	r16,0(sp)
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
   10108:	0007313a 	rdctl	r3,ipending
      if (active & mask)
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
   1010c:	04000074 	movhi	r16,1
   10110:	84059904 	addi	r16,r16,5732

  active = alt_irq_pending ();

  do
  {
    i = 0;
   10114:	000b883a 	mov	r5,zero
    mask = 1;
   10118:	00800044 	movi	r2,1
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
   1011c:	1888703a 	and	r4,r3,r2
   10120:	20000b26 	beq	r4,zero,10150 <alt_irq_handler+0x54>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
   10124:	280490fa 	slli	r2,r5,3
   10128:	8085883a 	add	r2,r16,r2
   1012c:	10c00017 	ldw	r3,0(r2)
   10130:	11000117 	ldw	r4,4(r2)
   10134:	183ee83a 	callr	r3
   10138:	0007313a 	rdctl	r3,ipending

    } while (1);

    active = alt_irq_pending ();
    
  } while (active);
   1013c:	183ff51e 	bne	r3,zero,10114 <__alt_data_end+0xffff0114>
  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
}
   10140:	dfc00117 	ldw	ra,4(sp)
   10144:	dc000017 	ldw	r16,0(sp)
   10148:	dec00204 	addi	sp,sp,8
   1014c:	f800283a 	ret
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
      }
      mask <<= 1;
   10150:	1085883a 	add	r2,r2,r2
      i++;
   10154:	29400044 	addi	r5,r5,1

    } while (1);
   10158:	003ff006 	br	1011c <__alt_data_end+0xffff011c>

0001015c <alt_instruction_exception_entry>:
#else
  cause = NIOS2_EXCEPTION_CAUSE_NOT_PRESENT;
  badaddr = 0;
#endif /* NIOS2_HAS_EXTRA_EXCEPTION_INFO */

  if(alt_instruction_exception_handler) {
   1015c:	d0a07517 	ldw	r2,-32300(gp)
   10160:	10000426 	beq	r2,zero,10174 <alt_instruction_exception_entry+0x18>
     * Call handler. Its return value indicates whether the exception-causing
     * instruction should be re-issued. The code that called us,
     * alt_eceptions_entry.S, will look at this value and adjust the ea
     * register as necessary
     */
    return alt_instruction_exception_handler(cause, exception_pc, badaddr);
   10164:	200b883a 	mov	r5,r4
   10168:	000d883a 	mov	r6,zero
   1016c:	013fffc4 	movi	r4,-1
   10170:	1000683a 	jmp	r2
   *    (a peripheral which negates its interrupt output before its
   *    interrupt handler has been executed will cause spurious interrupts)
   */
  else {
#ifdef NIOS2_HAS_DEBUG_STUB
    NIOS2_BREAK();
   10174:	003da03a 	break	0
#endif /* NIOS2_HAS_DEBUG_STUB */
  }

  /* We should not get here. Remove compiler warning. */
  return NIOS2_EXCEPTION_RETURN_REISSUE_INST;
}
   10178:	0005883a 	mov	r2,zero
   1017c:	f800283a 	ret

Disassembly of section .text:

00010180 <_start>:

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
   10180:	06c000b4 	movhi	sp,2
    ori sp, sp, %lo(__alt_stack_pointer)
   10184:	dec00014 	ori	sp,sp,0
    movhi gp, %hi(_gp)
   10188:	06800074 	movhi	gp,1
    ori gp, gp, %lo(_gp)
   1018c:	d6a50f14 	ori	gp,gp,37948
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
   10190:	00800074 	movhi	r2,1
    ori r2, r2, %lo(__bss_start)
   10194:	10857c14 	ori	r2,r2,5616

    movhi r3, %hi(__bss_end)
   10198:	00c00074 	movhi	r3,1
    ori r3, r3, %lo(__bss_end)
   1019c:	18c5d914 	ori	r3,r3,5988

    beq r2, r3, 1f
   101a0:	10c00326 	beq	r2,r3,101b0 <_start+0x30>

0:
    stw zero, (r2)
   101a4:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
   101a8:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
   101ac:	10fffd36 	bltu	r2,r3,101a4 <__alt_data_end+0xffff01a4>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
   101b0:	0010ddc0 	call	10ddc <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
   101b4:	0010ebc0 	call	10ebc <alt_main>

000101b8 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
   101b8:	003fff06 	br	101b8 <__alt_data_end+0xffff01b8>

000101bc <sys_timer_isr>:

	return average/N;
}

void sys_timer_isr() {
	IOWR_ALTERA_AVALON_TIMER_STATUS(TIMER_BASE, 0);
   101bc:	008000b4 	movhi	r2,2
   101c0:	10840004 	addi	r2,r2,4096
   101c4:	10000035 	stwio	zero,0(r2)

	if (pwm > PWM_PERIOD) {
   101c8:	d0a06d03 	ldbu	r2,-32332(gp)
   101cc:	01000404 	movi	r4,16
   101d0:	10c03fcc 	andi	r3,r2,255
   101d4:	18c0201c 	xori	r3,r3,128
   101d8:	18ffe004 	addi	r3,r3,-128
   101dc:	20c0020e 	bge	r4,r3,101e8 <sys_timer_isr+0x2c>
		pwm = 0;
   101e0:	d0206d05 	stb	zero,-32332(gp)
   101e4:	f800283a 	ret
	} else {
		pwm++;
   101e8:	10800044 	addi	r2,r2,1
   101ec:	d0a06d05 	stb	r2,-32332(gp)
   101f0:	f800283a 	ret

000101f4 <movingAVGx>:
int level;

alt_32 avgx[N];
alt_32 avgy[N];

int movingAVGx(alt_32 readVal){
   101f4:	00c00074 	movhi	r3,1
   101f8:	18c58604 	addi	r3,r3,5656
   101fc:	0005883a 	mov	r2,zero

	alt_32 average = 0;
   10200:	000d883a 	mov	r6,zero

	for (int i = 1; i < N; i++){
		avgx[i-1] = avgx[i];
   10204:	1a7fff04 	addi	r9,r3,-4

int movingAVGx(alt_32 readVal){

	alt_32 average = 0;

	for (int i = 1; i < N; i++){
   10208:	01c00904 	movi	r7,36
		avgx[i-1] = avgx[i];
   1020c:	19400017 	ldw	r5,0(r3)
   10210:	1251883a 	add	r8,r2,r9
   10214:	10800104 	addi	r2,r2,4
   10218:	41400015 	stw	r5,0(r8)
		average += avgx[i-1];
   1021c:	314d883a 	add	r6,r6,r5
   10220:	18c00104 	addi	r3,r3,4

int movingAVGx(alt_32 readVal){

	alt_32 average = 0;

	for (int i = 1; i < N; i++){
   10224:	11fff91e 	bne	r2,r7,1020c <__alt_data_end+0xffff020c>
int level;

alt_32 avgx[N];
alt_32 avgy[N];

int movingAVGx(alt_32 readVal){
   10228:	deffff04 	addi	sp,sp,-4

	for (int i = 1; i < N; i++){
		avgx[i-1] = avgx[i];
		average += avgx[i-1];
	}
	avgx[N-1] = readVal;
   1022c:	00800074 	movhi	r2,1
int level;

alt_32 avgx[N];
alt_32 avgy[N];

int movingAVGx(alt_32 readVal){
   10230:	dfc00015 	stw	ra,0(sp)

	for (int i = 1; i < N; i++){
		avgx[i-1] = avgx[i];
		average += avgx[i-1];
	}
	avgx[N-1] = readVal;
   10234:	10858504 	addi	r2,r2,5652
   10238:	11000915 	stw	r4,36(r2)
	average += avgx[N-1];

	return average/N;
   1023c:	01400284 	movi	r5,10
   10240:	3109883a 	add	r4,r6,r4
   10244:	00104040 	call	10404 <__divsi3>

}
   10248:	dfc00017 	ldw	ra,0(sp)
   1024c:	dec00104 	addi	sp,sp,4
   10250:	f800283a 	ret

00010254 <movingAVGy>:
int movingAVGy(alt_32 readVal){
   10254:	00c00074 	movhi	r3,1
   10258:	18c59004 	addi	r3,r3,5696
   1025c:	0005883a 	mov	r2,zero

	alt_32 average = 0;
   10260:	000d883a 	mov	r6,zero

	for (int i = 1; i < N; i++){
		avgy[i-1] = avgy[i];
   10264:	1a7fff04 	addi	r9,r3,-4
}
int movingAVGy(alt_32 readVal){

	alt_32 average = 0;

	for (int i = 1; i < N; i++){
   10268:	01c00904 	movi	r7,36
		avgy[i-1] = avgy[i];
   1026c:	19400017 	ldw	r5,0(r3)
   10270:	1251883a 	add	r8,r2,r9
   10274:	10800104 	addi	r2,r2,4
   10278:	41400015 	stw	r5,0(r8)
		average += avgy[i-1];
   1027c:	314d883a 	add	r6,r6,r5
   10280:	18c00104 	addi	r3,r3,4
}
int movingAVGy(alt_32 readVal){

	alt_32 average = 0;

	for (int i = 1; i < N; i++){
   10284:	11fff91e 	bne	r2,r7,1026c <__alt_data_end+0xffff026c>
	average += avgx[N-1];

	return average/N;

}
int movingAVGy(alt_32 readVal){
   10288:	deffff04 	addi	sp,sp,-4

	for (int i = 1; i < N; i++){
		avgy[i-1] = avgy[i];
		average += avgy[i-1];
	}
	avgy[N-1] = readVal;
   1028c:	00800074 	movhi	r2,1
	average += avgx[N-1];

	return average/N;

}
int movingAVGy(alt_32 readVal){
   10290:	dfc00015 	stw	ra,0(sp)

	for (int i = 1; i < N; i++){
		avgy[i-1] = avgy[i];
		average += avgy[i-1];
	}
	avgy[N-1] = readVal;
   10294:	10858f04 	addi	r2,r2,5692
   10298:	11000915 	stw	r4,36(r2)
	average += avgy[N-1];

	return average/N;
   1029c:	01400284 	movi	r5,10
   102a0:	3109883a 	add	r4,r6,r4
   102a4:	00104040 	call	10404 <__divsi3>
}
   102a8:	dfc00017 	ldw	ra,0(sp)
   102ac:	dec00104 	addi	sp,sp,4
   102b0:	f800283a 	ret

000102b4 <timer_init>:
	}
}



void timer_init(void * isr) {
   102b4:	defffe04 	addi	sp,sp,-8
   102b8:	dc000015 	stw	r16,0(sp)

	IOWR_ALTERA_AVALON_TIMER_CONTROL(TIMER_BASE, 0x0003);
   102bc:	040000b4 	movhi	r16,2
	}
}



void timer_init(void * isr) {
   102c0:	dfc00115 	stw	ra,4(sp)

	IOWR_ALTERA_AVALON_TIMER_CONTROL(TIMER_BASE, 0x0003);
   102c4:	84040104 	addi	r16,r16,4100
   102c8:	008000c4 	movi	r2,3
   102cc:	80800035 	stwio	r2,0(r16)
	IOWR_ALTERA_AVALON_TIMER_STATUS(TIMER_BASE, 0);
   102d0:	00c000b4 	movhi	r3,2
   102d4:	0005883a 	mov	r2,zero
   102d8:	18c40004 	addi	r3,r3,4096
   102dc:	18800035 	stwio	r2,0(r3)
	IOWR_ALTERA_AVALON_TIMER_PERIODL(TIMER_BASE, 0x0900);
   102e0:	00c000b4 	movhi	r3,2
   102e4:	18c40204 	addi	r3,r3,4104
   102e8:	01424004 	movi	r5,2304
   102ec:	19400035 	stwio	r5,0(r3)
	IOWR_ALTERA_AVALON_TIMER_PERIODH(TIMER_BASE, 0x0000);
   102f0:	00c000b4 	movhi	r3,2
   102f4:	18c40304 	addi	r3,r3,4108
   102f8:	18800035 	stwio	r2,0(r3)
	alt_irq_register(TIMER_IRQ, 0, isr);
   102fc:	200d883a 	mov	r6,r4
   10300:	000b883a 	mov	r5,zero
   10304:	01000044 	movi	r4,1
   10308:	0010d480 	call	10d48 <alt_irq_register>
	IOWR_ALTERA_AVALON_TIMER_CONTROL(TIMER_BASE, 0x0007);
   1030c:	008001c4 	movi	r2,7
   10310:	80800035 	stwio	r2,0(r16)

}
   10314:	dfc00117 	ldw	ra,4(sp)
   10318:	dc000017 	ldw	r16,0(sp)
   1031c:	dec00204 	addi	sp,sp,8
   10320:	f800283a 	ret

00010324 <main>:
	//alt_32 z_read;
	alt_u8 sw;
	alt_u8 button;

	alt_up_accelerometer_spi_dev * acc_dev;
	acc_dev = alt_up_accelerometer_spi_open_dev("/dev/accelerometer_spi");
   10324:	01000074 	movhi	r4,1

}



int main() {
   10328:	defff704 	addi	sp,sp,-36
	//alt_32 z_read;
	alt_u8 sw;
	alt_u8 button;

	alt_up_accelerometer_spi_dev * acc_dev;
	acc_dev = alt_up_accelerometer_spi_open_dev("/dev/accelerometer_spi");
   1032c:	2104aa04 	addi	r4,r4,4776

}



int main() {
   10330:	dfc00815 	stw	ra,32(sp)
   10334:	dd400715 	stw	r21,28(sp)
   10338:	dd000615 	stw	r20,24(sp)
   1033c:	dcc00515 	stw	r19,20(sp)
   10340:	dc800415 	stw	r18,16(sp)
   10344:	dc400315 	stw	r17,12(sp)
   10348:	dc000215 	stw	r16,8(sp)
	//alt_32 z_read;
	alt_u8 sw;
	alt_u8 button;

	alt_up_accelerometer_spi_dev * acc_dev;
	acc_dev = alt_up_accelerometer_spi_open_dev("/dev/accelerometer_spi");
   1034c:	0010fac0 	call	10fac <alt_up_accelerometer_spi_open_dev>
	if (acc_dev == NULL) { // if return 1, check if the spi ip name is "accelerometer_spi"
   10350:	10002226 	beq	r2,zero,103dc <main+0xb8>
	return 1;
}

	timer_init(sys_timer_isr);
   10354:	01000074 	movhi	r4,1
   10358:	21006f04 	addi	r4,r4,444

	while (1) {

		sw=IORD(SWITCH_BASE,0);
   1035c:	04c000b4 	movhi	r19,2
		button=IORD(BUTTON_BASE,0);

		IOWR(LED_BASE,0, sw);
   10360:	050000b4 	movhi	r20,2
   10364:	1025883a 	mov	r18,r2

	timer_init(sys_timer_isr);

	while (1) {

		sw=IORD(SWITCH_BASE,0);
   10368:	9cc40804 	addi	r19,r19,4128
	acc_dev = alt_up_accelerometer_spi_open_dev("/dev/accelerometer_spi");
	if (acc_dev == NULL) { // if return 1, check if the spi ip name is "accelerometer_spi"
	return 1;
}

	timer_init(sys_timer_isr);
   1036c:	00102b40 	call	102b4 <timer_init>
	while (1) {

		sw=IORD(SWITCH_BASE,0);
		button=IORD(BUTTON_BASE,0);

		IOWR(LED_BASE,0, sw);
   10370:	a5040c04 	addi	r20,r20,4144
	timer_init(sys_timer_isr);

	while (1) {

		sw=IORD(SWITCH_BASE,0);
		button=IORD(BUTTON_BASE,0);
   10374:	002b883a 	mov	r21,zero

	timer_init(sys_timer_isr);

	while (1) {

		sw=IORD(SWITCH_BASE,0);
   10378:	9c000037 	ldwio	r16,0(r19)
		button=IORD(BUTTON_BASE,0);
   1037c:	ac400037 	ldwio	r17,0(r21)

		IOWR(LED_BASE,0, sw);
   10380:	80803fcc 	andi	r2,r16,255
   10384:	a0800035 	stwio	r2,0(r20)

		alt_up_accelerometer_spi_read_x_axis(acc_dev, & x_read);
   10388:	d9400104 	addi	r5,sp,4
   1038c:	9009883a 	mov	r4,r18
   10390:	00110040 	call	11004 <alt_up_accelerometer_spi_read_x_axis>
		alt_up_accelerometer_spi_read_y_axis(acc_dev, & y_read);
   10394:	d80b883a 	mov	r5,sp
   10398:	9009883a 	mov	r4,r18
		//alt_up_accelerometer_spi_read_z_axis(acc_dev, & z_read);
		//alt_printf("X AXIS = %x || Y AXIS = %x || Z AXIS = %x \n",movingAVG2(x_read),movingAVG2(y_read),movingAVG2(z_read));
		if ((sw & 0x01)==1){
   1039c:	8400004c 	andi	r16,r16,1
		button=IORD(BUTTON_BASE,0);

		IOWR(LED_BASE,0, sw);

		alt_up_accelerometer_spi_read_x_axis(acc_dev, & x_read);
		alt_up_accelerometer_spi_read_y_axis(acc_dev, & y_read);
   103a0:	001105c0 	call	1105c <alt_up_accelerometer_spi_read_y_axis>
		//alt_up_accelerometer_spi_read_z_axis(acc_dev, & z_read);
		//alt_printf("X AXIS = %x || Y AXIS = %x || Z AXIS = %x \n",movingAVG2(x_read),movingAVG2(y_read),movingAVG2(z_read));
		if ((sw & 0x01)==1){
   103a4:	803ff426 	beq	r16,zero,10378 <__alt_data_end+0xffff0378>
		   printf("%d|%d|%d\n",movingAVGx(x_read),movingAVGy(y_read), button==1 );
   103a8:	d9000117 	ldw	r4,4(sp)
   103ac:	00101f40 	call	101f4 <movingAVGx>
   103b0:	d9000017 	ldw	r4,0(sp)
   103b4:	1021883a 	mov	r16,r2
   103b8:	00102540 	call	10254 <movingAVGy>
   103bc:	89c03fcc 	andi	r7,r17,255
   103c0:	01000074 	movhi	r4,1
   103c4:	39c00060 	cmpeqi	r7,r7,1
   103c8:	100d883a 	mov	r6,r2
   103cc:	800b883a 	mov	r5,r16
   103d0:	2104b004 	addi	r4,r4,4800
   103d4:	00105f40 	call	105f4 <printf>
   103d8:	003fe606 	br	10374 <__alt_data_end+0xffff0374>
		//while (clock() < start + 50);

	}

	return 0;
}
   103dc:	00800044 	movi	r2,1
   103e0:	dfc00817 	ldw	ra,32(sp)
   103e4:	dd400717 	ldw	r21,28(sp)
   103e8:	dd000617 	ldw	r20,24(sp)
   103ec:	dcc00517 	ldw	r19,20(sp)
   103f0:	dc800417 	ldw	r18,16(sp)
   103f4:	dc400317 	ldw	r17,12(sp)
   103f8:	dc000217 	ldw	r16,8(sp)
   103fc:	dec00904 	addi	sp,sp,36
   10400:	f800283a 	ret

00010404 <__divsi3>:
   10404:	20001b16 	blt	r4,zero,10474 <__divsi3+0x70>
   10408:	000f883a 	mov	r7,zero
   1040c:	28001616 	blt	r5,zero,10468 <__divsi3+0x64>
   10410:	200d883a 	mov	r6,r4
   10414:	29001a2e 	bgeu	r5,r4,10480 <__divsi3+0x7c>
   10418:	00800804 	movi	r2,32
   1041c:	00c00044 	movi	r3,1
   10420:	00000106 	br	10428 <__divsi3+0x24>
   10424:	10000d26 	beq	r2,zero,1045c <__divsi3+0x58>
   10428:	294b883a 	add	r5,r5,r5
   1042c:	10bfffc4 	addi	r2,r2,-1
   10430:	18c7883a 	add	r3,r3,r3
   10434:	293ffb36 	bltu	r5,r4,10424 <__alt_data_end+0xffff0424>
   10438:	0005883a 	mov	r2,zero
   1043c:	18000726 	beq	r3,zero,1045c <__divsi3+0x58>
   10440:	0005883a 	mov	r2,zero
   10444:	31400236 	bltu	r6,r5,10450 <__divsi3+0x4c>
   10448:	314dc83a 	sub	r6,r6,r5
   1044c:	10c4b03a 	or	r2,r2,r3
   10450:	1806d07a 	srli	r3,r3,1
   10454:	280ad07a 	srli	r5,r5,1
   10458:	183ffa1e 	bne	r3,zero,10444 <__alt_data_end+0xffff0444>
   1045c:	38000126 	beq	r7,zero,10464 <__divsi3+0x60>
   10460:	0085c83a 	sub	r2,zero,r2
   10464:	f800283a 	ret
   10468:	014bc83a 	sub	r5,zero,r5
   1046c:	39c0005c 	xori	r7,r7,1
   10470:	003fe706 	br	10410 <__alt_data_end+0xffff0410>
   10474:	0109c83a 	sub	r4,zero,r4
   10478:	01c00044 	movi	r7,1
   1047c:	003fe306 	br	1040c <__alt_data_end+0xffff040c>
   10480:	00c00044 	movi	r3,1
   10484:	003fee06 	br	10440 <__alt_data_end+0xffff0440>

00010488 <__modsi3>:
   10488:	20001716 	blt	r4,zero,104e8 <__modsi3+0x60>
   1048c:	000f883a 	mov	r7,zero
   10490:	2005883a 	mov	r2,r4
   10494:	28001216 	blt	r5,zero,104e0 <__modsi3+0x58>
   10498:	2900162e 	bgeu	r5,r4,104f4 <__modsi3+0x6c>
   1049c:	01800804 	movi	r6,32
   104a0:	00c00044 	movi	r3,1
   104a4:	00000106 	br	104ac <__modsi3+0x24>
   104a8:	30000a26 	beq	r6,zero,104d4 <__modsi3+0x4c>
   104ac:	294b883a 	add	r5,r5,r5
   104b0:	31bfffc4 	addi	r6,r6,-1
   104b4:	18c7883a 	add	r3,r3,r3
   104b8:	293ffb36 	bltu	r5,r4,104a8 <__alt_data_end+0xffff04a8>
   104bc:	18000526 	beq	r3,zero,104d4 <__modsi3+0x4c>
   104c0:	1806d07a 	srli	r3,r3,1
   104c4:	11400136 	bltu	r2,r5,104cc <__modsi3+0x44>
   104c8:	1145c83a 	sub	r2,r2,r5
   104cc:	280ad07a 	srli	r5,r5,1
   104d0:	183ffb1e 	bne	r3,zero,104c0 <__alt_data_end+0xffff04c0>
   104d4:	38000126 	beq	r7,zero,104dc <__modsi3+0x54>
   104d8:	0085c83a 	sub	r2,zero,r2
   104dc:	f800283a 	ret
   104e0:	014bc83a 	sub	r5,zero,r5
   104e4:	003fec06 	br	10498 <__alt_data_end+0xffff0498>
   104e8:	0109c83a 	sub	r4,zero,r4
   104ec:	01c00044 	movi	r7,1
   104f0:	003fe706 	br	10490 <__alt_data_end+0xffff0490>
   104f4:	00c00044 	movi	r3,1
   104f8:	003ff106 	br	104c0 <__alt_data_end+0xffff04c0>

000104fc <__udivsi3>:
   104fc:	200d883a 	mov	r6,r4
   10500:	2900152e 	bgeu	r5,r4,10558 <__udivsi3+0x5c>
   10504:	28001416 	blt	r5,zero,10558 <__udivsi3+0x5c>
   10508:	00800804 	movi	r2,32
   1050c:	00c00044 	movi	r3,1
   10510:	00000206 	br	1051c <__udivsi3+0x20>
   10514:	10000e26 	beq	r2,zero,10550 <__udivsi3+0x54>
   10518:	28000516 	blt	r5,zero,10530 <__udivsi3+0x34>
   1051c:	294b883a 	add	r5,r5,r5
   10520:	10bfffc4 	addi	r2,r2,-1
   10524:	18c7883a 	add	r3,r3,r3
   10528:	293ffa36 	bltu	r5,r4,10514 <__alt_data_end+0xffff0514>
   1052c:	18000826 	beq	r3,zero,10550 <__udivsi3+0x54>
   10530:	0005883a 	mov	r2,zero
   10534:	31400236 	bltu	r6,r5,10540 <__udivsi3+0x44>
   10538:	314dc83a 	sub	r6,r6,r5
   1053c:	10c4b03a 	or	r2,r2,r3
   10540:	1806d07a 	srli	r3,r3,1
   10544:	280ad07a 	srli	r5,r5,1
   10548:	183ffa1e 	bne	r3,zero,10534 <__alt_data_end+0xffff0534>
   1054c:	f800283a 	ret
   10550:	0005883a 	mov	r2,zero
   10554:	f800283a 	ret
   10558:	00c00044 	movi	r3,1
   1055c:	003ff406 	br	10530 <__alt_data_end+0xffff0530>

00010560 <__umodsi3>:
   10560:	2005883a 	mov	r2,r4
   10564:	2900122e 	bgeu	r5,r4,105b0 <__umodsi3+0x50>
   10568:	28001116 	blt	r5,zero,105b0 <__umodsi3+0x50>
   1056c:	01800804 	movi	r6,32
   10570:	00c00044 	movi	r3,1
   10574:	00000206 	br	10580 <__umodsi3+0x20>
   10578:	30000c26 	beq	r6,zero,105ac <__umodsi3+0x4c>
   1057c:	28000516 	blt	r5,zero,10594 <__umodsi3+0x34>
   10580:	294b883a 	add	r5,r5,r5
   10584:	31bfffc4 	addi	r6,r6,-1
   10588:	18c7883a 	add	r3,r3,r3
   1058c:	293ffa36 	bltu	r5,r4,10578 <__alt_data_end+0xffff0578>
   10590:	18000626 	beq	r3,zero,105ac <__umodsi3+0x4c>
   10594:	1806d07a 	srli	r3,r3,1
   10598:	11400136 	bltu	r2,r5,105a0 <__umodsi3+0x40>
   1059c:	1145c83a 	sub	r2,r2,r5
   105a0:	280ad07a 	srli	r5,r5,1
   105a4:	183ffb1e 	bne	r3,zero,10594 <__alt_data_end+0xffff0594>
   105a8:	f800283a 	ret
   105ac:	f800283a 	ret
   105b0:	00c00044 	movi	r3,1
   105b4:	003ff706 	br	10594 <__alt_data_end+0xffff0594>

000105b8 <_printf_r>:
   105b8:	defffd04 	addi	sp,sp,-12
   105bc:	dfc00015 	stw	ra,0(sp)
   105c0:	d9800115 	stw	r6,4(sp)
   105c4:	d9c00215 	stw	r7,8(sp)
   105c8:	20c00217 	ldw	r3,8(r4)
   105cc:	01800074 	movhi	r6,1
   105d0:	3182fd04 	addi	r6,r6,3060
   105d4:	19800115 	stw	r6,4(r3)
   105d8:	280d883a 	mov	r6,r5
   105dc:	21400217 	ldw	r5,8(r4)
   105e0:	d9c00104 	addi	r7,sp,4
   105e4:	00106ac0 	call	106ac <___vfprintf_internal_r>
   105e8:	dfc00017 	ldw	ra,0(sp)
   105ec:	dec00304 	addi	sp,sp,12
   105f0:	f800283a 	ret

000105f4 <printf>:
   105f4:	defffc04 	addi	sp,sp,-16
   105f8:	dfc00015 	stw	ra,0(sp)
   105fc:	d9400115 	stw	r5,4(sp)
   10600:	d9800215 	stw	r6,8(sp)
   10604:	d9c00315 	stw	r7,12(sp)
   10608:	00800074 	movhi	r2,1
   1060c:	10851004 	addi	r2,r2,5184
   10610:	10800017 	ldw	r2,0(r2)
   10614:	01400074 	movhi	r5,1
   10618:	2942fd04 	addi	r5,r5,3060
   1061c:	10c00217 	ldw	r3,8(r2)
   10620:	d9800104 	addi	r6,sp,4
   10624:	19400115 	stw	r5,4(r3)
   10628:	200b883a 	mov	r5,r4
   1062c:	11000217 	ldw	r4,8(r2)
   10630:	0010bd80 	call	10bd8 <__vfprintf_internal>
   10634:	dfc00017 	ldw	ra,0(sp)
   10638:	dec00404 	addi	sp,sp,16
   1063c:	f800283a 	ret

00010640 <print_repeat>:
   10640:	defffb04 	addi	sp,sp,-20
   10644:	dc800315 	stw	r18,12(sp)
   10648:	dc400215 	stw	r17,8(sp)
   1064c:	dc000115 	stw	r16,4(sp)
   10650:	dfc00415 	stw	ra,16(sp)
   10654:	2025883a 	mov	r18,r4
   10658:	2823883a 	mov	r17,r5
   1065c:	d9800005 	stb	r6,0(sp)
   10660:	3821883a 	mov	r16,r7
   10664:	04000a0e 	bge	zero,r16,10690 <print_repeat+0x50>
   10668:	88800117 	ldw	r2,4(r17)
   1066c:	01c00044 	movi	r7,1
   10670:	d80d883a 	mov	r6,sp
   10674:	880b883a 	mov	r5,r17
   10678:	9009883a 	mov	r4,r18
   1067c:	103ee83a 	callr	r2
   10680:	843fffc4 	addi	r16,r16,-1
   10684:	103ff726 	beq	r2,zero,10664 <__alt_data_end+0xffff0664>
   10688:	00bfffc4 	movi	r2,-1
   1068c:	00000106 	br	10694 <print_repeat+0x54>
   10690:	0005883a 	mov	r2,zero
   10694:	dfc00417 	ldw	ra,16(sp)
   10698:	dc800317 	ldw	r18,12(sp)
   1069c:	dc400217 	ldw	r17,8(sp)
   106a0:	dc000117 	ldw	r16,4(sp)
   106a4:	dec00504 	addi	sp,sp,20
   106a8:	f800283a 	ret

000106ac <___vfprintf_internal_r>:
   106ac:	deffe504 	addi	sp,sp,-108
   106b0:	d8c00804 	addi	r3,sp,32
   106b4:	ddc01815 	stw	r23,96(sp)
   106b8:	dd801715 	stw	r22,92(sp)
   106bc:	dd401615 	stw	r21,88(sp)
   106c0:	dd001515 	stw	r20,84(sp)
   106c4:	dcc01415 	stw	r19,80(sp)
   106c8:	dc801315 	stw	r18,76(sp)
   106cc:	dc401215 	stw	r17,72(sp)
   106d0:	dc001115 	stw	r16,68(sp)
   106d4:	dfc01a15 	stw	ra,104(sp)
   106d8:	df001915 	stw	fp,100(sp)
   106dc:	2029883a 	mov	r20,r4
   106e0:	2823883a 	mov	r17,r5
   106e4:	382d883a 	mov	r22,r7
   106e8:	d9800f15 	stw	r6,60(sp)
   106ec:	0021883a 	mov	r16,zero
   106f0:	d8000e15 	stw	zero,56(sp)
   106f4:	d8000a15 	stw	zero,40(sp)
   106f8:	002b883a 	mov	r21,zero
   106fc:	0027883a 	mov	r19,zero
   10700:	0025883a 	mov	r18,zero
   10704:	d8000c15 	stw	zero,48(sp)
   10708:	d8000b15 	stw	zero,44(sp)
   1070c:	002f883a 	mov	r23,zero
   10710:	d8c00915 	stw	r3,36(sp)
   10714:	d8c00f17 	ldw	r3,60(sp)
   10718:	19000003 	ldbu	r4,0(r3)
   1071c:	20803fcc 	andi	r2,r4,255
   10720:	1080201c 	xori	r2,r2,128
   10724:	10bfe004 	addi	r2,r2,-128
   10728:	10011e26 	beq	r2,zero,10ba4 <___vfprintf_internal_r+0x4f8>
   1072c:	00c00044 	movi	r3,1
   10730:	b8c01426 	beq	r23,r3,10784 <___vfprintf_internal_r+0xd8>
   10734:	1dc00216 	blt	r3,r23,10740 <___vfprintf_internal_r+0x94>
   10738:	b8000626 	beq	r23,zero,10754 <___vfprintf_internal_r+0xa8>
   1073c:	00011506 	br	10b94 <___vfprintf_internal_r+0x4e8>
   10740:	01400084 	movi	r5,2
   10744:	b9401d26 	beq	r23,r5,107bc <___vfprintf_internal_r+0x110>
   10748:	014000c4 	movi	r5,3
   1074c:	b9402b26 	beq	r23,r5,107fc <___vfprintf_internal_r+0x150>
   10750:	00011006 	br	10b94 <___vfprintf_internal_r+0x4e8>
   10754:	01400944 	movi	r5,37
   10758:	1140fc26 	beq	r2,r5,10b4c <___vfprintf_internal_r+0x4a0>
   1075c:	88800117 	ldw	r2,4(r17)
   10760:	d9000005 	stb	r4,0(sp)
   10764:	01c00044 	movi	r7,1
   10768:	d80d883a 	mov	r6,sp
   1076c:	880b883a 	mov	r5,r17
   10770:	a009883a 	mov	r4,r20
   10774:	103ee83a 	callr	r2
   10778:	1000d81e 	bne	r2,zero,10adc <___vfprintf_internal_r+0x430>
   1077c:	84000044 	addi	r16,r16,1
   10780:	00010406 	br	10b94 <___vfprintf_internal_r+0x4e8>
   10784:	01400c04 	movi	r5,48
   10788:	1140fa26 	beq	r2,r5,10b74 <___vfprintf_internal_r+0x4c8>
   1078c:	01400944 	movi	r5,37
   10790:	11400a1e 	bne	r2,r5,107bc <___vfprintf_internal_r+0x110>
   10794:	d8800005 	stb	r2,0(sp)
   10798:	88800117 	ldw	r2,4(r17)
   1079c:	b80f883a 	mov	r7,r23
   107a0:	d80d883a 	mov	r6,sp
   107a4:	880b883a 	mov	r5,r17
   107a8:	a009883a 	mov	r4,r20
   107ac:	103ee83a 	callr	r2
   107b0:	1000ca1e 	bne	r2,zero,10adc <___vfprintf_internal_r+0x430>
   107b4:	84000044 	addi	r16,r16,1
   107b8:	0000f506 	br	10b90 <___vfprintf_internal_r+0x4e4>
   107bc:	25fff404 	addi	r23,r4,-48
   107c0:	bdc03fcc 	andi	r23,r23,255
   107c4:	00c00244 	movi	r3,9
   107c8:	1dc00936 	bltu	r3,r23,107f0 <___vfprintf_internal_r+0x144>
   107cc:	00bfffc4 	movi	r2,-1
   107d0:	90800426 	beq	r18,r2,107e4 <___vfprintf_internal_r+0x138>
   107d4:	01400284 	movi	r5,10
   107d8:	9009883a 	mov	r4,r18
   107dc:	0010d200 	call	10d20 <__mulsi3>
   107e0:	00000106 	br	107e8 <___vfprintf_internal_r+0x13c>
   107e4:	0005883a 	mov	r2,zero
   107e8:	b8a5883a 	add	r18,r23,r2
   107ec:	0000e206 	br	10b78 <___vfprintf_internal_r+0x4cc>
   107f0:	01400b84 	movi	r5,46
   107f4:	1140e426 	beq	r2,r5,10b88 <___vfprintf_internal_r+0x4dc>
   107f8:	05c00084 	movi	r23,2
   107fc:	213ff404 	addi	r4,r4,-48
   10800:	27003fcc 	andi	fp,r4,255
   10804:	00c00244 	movi	r3,9
   10808:	1f000936 	bltu	r3,fp,10830 <___vfprintf_internal_r+0x184>
   1080c:	00bfffc4 	movi	r2,-1
   10810:	98800426 	beq	r19,r2,10824 <___vfprintf_internal_r+0x178>
   10814:	01400284 	movi	r5,10
   10818:	9809883a 	mov	r4,r19
   1081c:	0010d200 	call	10d20 <__mulsi3>
   10820:	00000106 	br	10828 <___vfprintf_internal_r+0x17c>
   10824:	0005883a 	mov	r2,zero
   10828:	e0a7883a 	add	r19,fp,r2
   1082c:	0000d906 	br	10b94 <___vfprintf_internal_r+0x4e8>
   10830:	00c01b04 	movi	r3,108
   10834:	10c0d226 	beq	r2,r3,10b80 <___vfprintf_internal_r+0x4d4>
   10838:	013fffc4 	movi	r4,-1
   1083c:	99000226 	beq	r19,r4,10848 <___vfprintf_internal_r+0x19c>
   10840:	d8000b15 	stw	zero,44(sp)
   10844:	00000106 	br	1084c <___vfprintf_internal_r+0x1a0>
   10848:	04c00044 	movi	r19,1
   1084c:	01001a44 	movi	r4,105
   10850:	11001626 	beq	r2,r4,108ac <___vfprintf_internal_r+0x200>
   10854:	20800916 	blt	r4,r2,1087c <___vfprintf_internal_r+0x1d0>
   10858:	010018c4 	movi	r4,99
   1085c:	11008826 	beq	r2,r4,10a80 <___vfprintf_internal_r+0x3d4>
   10860:	01001904 	movi	r4,100
   10864:	11001126 	beq	r2,r4,108ac <___vfprintf_internal_r+0x200>
   10868:	01001604 	movi	r4,88
   1086c:	1100c81e 	bne	r2,r4,10b90 <___vfprintf_internal_r+0x4e4>
   10870:	00c00044 	movi	r3,1
   10874:	d8c00e15 	stw	r3,56(sp)
   10878:	00001506 	br	108d0 <___vfprintf_internal_r+0x224>
   1087c:	01001cc4 	movi	r4,115
   10880:	11009826 	beq	r2,r4,10ae4 <___vfprintf_internal_r+0x438>
   10884:	20800416 	blt	r4,r2,10898 <___vfprintf_internal_r+0x1ec>
   10888:	01001bc4 	movi	r4,111
   1088c:	1100c01e 	bne	r2,r4,10b90 <___vfprintf_internal_r+0x4e4>
   10890:	05400204 	movi	r21,8
   10894:	00000f06 	br	108d4 <___vfprintf_internal_r+0x228>
   10898:	01001d44 	movi	r4,117
   1089c:	11000d26 	beq	r2,r4,108d4 <___vfprintf_internal_r+0x228>
   108a0:	01001e04 	movi	r4,120
   108a4:	11000a26 	beq	r2,r4,108d0 <___vfprintf_internal_r+0x224>
   108a8:	0000b906 	br	10b90 <___vfprintf_internal_r+0x4e4>
   108ac:	d8c00a17 	ldw	r3,40(sp)
   108b0:	b7000104 	addi	fp,r22,4
   108b4:	18000726 	beq	r3,zero,108d4 <___vfprintf_internal_r+0x228>
   108b8:	df000d15 	stw	fp,52(sp)
   108bc:	b5c00017 	ldw	r23,0(r22)
   108c0:	b800080e 	bge	r23,zero,108e4 <___vfprintf_internal_r+0x238>
   108c4:	05efc83a 	sub	r23,zero,r23
   108c8:	02400044 	movi	r9,1
   108cc:	00000606 	br	108e8 <___vfprintf_internal_r+0x23c>
   108d0:	05400404 	movi	r21,16
   108d4:	b0c00104 	addi	r3,r22,4
   108d8:	d8c00d15 	stw	r3,52(sp)
   108dc:	b5c00017 	ldw	r23,0(r22)
   108e0:	d8000a15 	stw	zero,40(sp)
   108e4:	0013883a 	mov	r9,zero
   108e8:	d839883a 	mov	fp,sp
   108ec:	b8001726 	beq	r23,zero,1094c <___vfprintf_internal_r+0x2a0>
   108f0:	a80b883a 	mov	r5,r21
   108f4:	b809883a 	mov	r4,r23
   108f8:	da401015 	stw	r9,64(sp)
   108fc:	00104fc0 	call	104fc <__udivsi3>
   10900:	a80b883a 	mov	r5,r21
   10904:	1009883a 	mov	r4,r2
   10908:	102d883a 	mov	r22,r2
   1090c:	0010d200 	call	10d20 <__mulsi3>
   10910:	b885c83a 	sub	r2,r23,r2
   10914:	00c00244 	movi	r3,9
   10918:	da401017 	ldw	r9,64(sp)
   1091c:	18800216 	blt	r3,r2,10928 <___vfprintf_internal_r+0x27c>
   10920:	10800c04 	addi	r2,r2,48
   10924:	00000506 	br	1093c <___vfprintf_internal_r+0x290>
   10928:	d8c00e17 	ldw	r3,56(sp)
   1092c:	18000226 	beq	r3,zero,10938 <___vfprintf_internal_r+0x28c>
   10930:	10800dc4 	addi	r2,r2,55
   10934:	00000106 	br	1093c <___vfprintf_internal_r+0x290>
   10938:	108015c4 	addi	r2,r2,87
   1093c:	e0800005 	stb	r2,0(fp)
   10940:	b02f883a 	mov	r23,r22
   10944:	e7000044 	addi	fp,fp,1
   10948:	003fe806 	br	108ec <__alt_data_end+0xffff08ec>
   1094c:	e6efc83a 	sub	r23,fp,sp
   10950:	9dc5c83a 	sub	r2,r19,r23
   10954:	0080090e 	bge	zero,r2,1097c <___vfprintf_internal_r+0x2d0>
   10958:	e085883a 	add	r2,fp,r2
   1095c:	01400c04 	movi	r5,48
   10960:	d8c00917 	ldw	r3,36(sp)
   10964:	e009883a 	mov	r4,fp
   10968:	e0c0032e 	bgeu	fp,r3,10978 <___vfprintf_internal_r+0x2cc>
   1096c:	e7000044 	addi	fp,fp,1
   10970:	21400005 	stb	r5,0(r4)
   10974:	e0bffa1e 	bne	fp,r2,10960 <__alt_data_end+0xffff0960>
   10978:	e6efc83a 	sub	r23,fp,sp
   1097c:	d8c00b17 	ldw	r3,44(sp)
   10980:	4dd1883a 	add	r8,r9,r23
   10984:	922dc83a 	sub	r22,r18,r8
   10988:	18001626 	beq	r3,zero,109e4 <___vfprintf_internal_r+0x338>
   1098c:	48000a26 	beq	r9,zero,109b8 <___vfprintf_internal_r+0x30c>
   10990:	00800b44 	movi	r2,45
   10994:	d8800805 	stb	r2,32(sp)
   10998:	88800117 	ldw	r2,4(r17)
   1099c:	01c00044 	movi	r7,1
   109a0:	d9800804 	addi	r6,sp,32
   109a4:	880b883a 	mov	r5,r17
   109a8:	a009883a 	mov	r4,r20
   109ac:	103ee83a 	callr	r2
   109b0:	10004a1e 	bne	r2,zero,10adc <___vfprintf_internal_r+0x430>
   109b4:	84000044 	addi	r16,r16,1
   109b8:	0580070e 	bge	zero,r22,109d8 <___vfprintf_internal_r+0x32c>
   109bc:	b00f883a 	mov	r7,r22
   109c0:	01800c04 	movi	r6,48
   109c4:	880b883a 	mov	r5,r17
   109c8:	a009883a 	mov	r4,r20
   109cc:	00106400 	call	10640 <print_repeat>
   109d0:	1000421e 	bne	r2,zero,10adc <___vfprintf_internal_r+0x430>
   109d4:	85a1883a 	add	r16,r16,r22
   109d8:	e02d883a 	mov	r22,fp
   109dc:	bf2fc83a 	sub	r23,r23,fp
   109e0:	00002006 	br	10a64 <___vfprintf_internal_r+0x3b8>
   109e4:	0580090e 	bge	zero,r22,10a0c <___vfprintf_internal_r+0x360>
   109e8:	b00f883a 	mov	r7,r22
   109ec:	01800804 	movi	r6,32
   109f0:	880b883a 	mov	r5,r17
   109f4:	a009883a 	mov	r4,r20
   109f8:	da401015 	stw	r9,64(sp)
   109fc:	00106400 	call	10640 <print_repeat>
   10a00:	da401017 	ldw	r9,64(sp)
   10a04:	1000351e 	bne	r2,zero,10adc <___vfprintf_internal_r+0x430>
   10a08:	85a1883a 	add	r16,r16,r22
   10a0c:	483ff226 	beq	r9,zero,109d8 <__alt_data_end+0xffff09d8>
   10a10:	00800b44 	movi	r2,45
   10a14:	d8800805 	stb	r2,32(sp)
   10a18:	88800117 	ldw	r2,4(r17)
   10a1c:	01c00044 	movi	r7,1
   10a20:	d9800804 	addi	r6,sp,32
   10a24:	880b883a 	mov	r5,r17
   10a28:	a009883a 	mov	r4,r20
   10a2c:	103ee83a 	callr	r2
   10a30:	10002a1e 	bne	r2,zero,10adc <___vfprintf_internal_r+0x430>
   10a34:	84000044 	addi	r16,r16,1
   10a38:	003fe706 	br	109d8 <__alt_data_end+0xffff09d8>
   10a3c:	b5bfffc4 	addi	r22,r22,-1
   10a40:	b0800003 	ldbu	r2,0(r22)
   10a44:	01c00044 	movi	r7,1
   10a48:	d9800804 	addi	r6,sp,32
   10a4c:	d8800805 	stb	r2,32(sp)
   10a50:	88800117 	ldw	r2,4(r17)
   10a54:	880b883a 	mov	r5,r17
   10a58:	a009883a 	mov	r4,r20
   10a5c:	103ee83a 	callr	r2
   10a60:	10001e1e 	bne	r2,zero,10adc <___vfprintf_internal_r+0x430>
   10a64:	8585c83a 	sub	r2,r16,r22
   10a68:	b5c9883a 	add	r4,r22,r23
   10a6c:	e085883a 	add	r2,fp,r2
   10a70:	013ff216 	blt	zero,r4,10a3c <__alt_data_end+0xffff0a3c>
   10a74:	1021883a 	mov	r16,r2
   10a78:	dd800d17 	ldw	r22,52(sp)
   10a7c:	00004406 	br	10b90 <___vfprintf_internal_r+0x4e4>
   10a80:	00800044 	movi	r2,1
   10a84:	1480080e 	bge	r2,r18,10aa8 <___vfprintf_internal_r+0x3fc>
   10a88:	95ffffc4 	addi	r23,r18,-1
   10a8c:	b80f883a 	mov	r7,r23
   10a90:	01800804 	movi	r6,32
   10a94:	880b883a 	mov	r5,r17
   10a98:	a009883a 	mov	r4,r20
   10a9c:	00106400 	call	10640 <print_repeat>
   10aa0:	10000e1e 	bne	r2,zero,10adc <___vfprintf_internal_r+0x430>
   10aa4:	85e1883a 	add	r16,r16,r23
   10aa8:	b0800017 	ldw	r2,0(r22)
   10aac:	01c00044 	movi	r7,1
   10ab0:	d80d883a 	mov	r6,sp
   10ab4:	d8800005 	stb	r2,0(sp)
   10ab8:	88800117 	ldw	r2,4(r17)
   10abc:	880b883a 	mov	r5,r17
   10ac0:	a009883a 	mov	r4,r20
   10ac4:	b5c00104 	addi	r23,r22,4
   10ac8:	103ee83a 	callr	r2
   10acc:	1000031e 	bne	r2,zero,10adc <___vfprintf_internal_r+0x430>
   10ad0:	84000044 	addi	r16,r16,1
   10ad4:	b82d883a 	mov	r22,r23
   10ad8:	00002d06 	br	10b90 <___vfprintf_internal_r+0x4e4>
   10adc:	00bfffc4 	movi	r2,-1
   10ae0:	00003106 	br	10ba8 <___vfprintf_internal_r+0x4fc>
   10ae4:	b5c00017 	ldw	r23,0(r22)
   10ae8:	b7000104 	addi	fp,r22,4
   10aec:	b809883a 	mov	r4,r23
   10af0:	0010cac0 	call	10cac <strlen>
   10af4:	9091c83a 	sub	r8,r18,r2
   10af8:	102d883a 	mov	r22,r2
   10afc:	0200090e 	bge	zero,r8,10b24 <___vfprintf_internal_r+0x478>
   10b00:	400f883a 	mov	r7,r8
   10b04:	01800804 	movi	r6,32
   10b08:	880b883a 	mov	r5,r17
   10b0c:	a009883a 	mov	r4,r20
   10b10:	da001015 	stw	r8,64(sp)
   10b14:	00106400 	call	10640 <print_repeat>
   10b18:	da001017 	ldw	r8,64(sp)
   10b1c:	103fef1e 	bne	r2,zero,10adc <__alt_data_end+0xffff0adc>
   10b20:	8221883a 	add	r16,r16,r8
   10b24:	88800117 	ldw	r2,4(r17)
   10b28:	b00f883a 	mov	r7,r22
   10b2c:	b80d883a 	mov	r6,r23
   10b30:	880b883a 	mov	r5,r17
   10b34:	a009883a 	mov	r4,r20
   10b38:	103ee83a 	callr	r2
   10b3c:	103fe71e 	bne	r2,zero,10adc <__alt_data_end+0xffff0adc>
   10b40:	85a1883a 	add	r16,r16,r22
   10b44:	e02d883a 	mov	r22,fp
   10b48:	00001106 	br	10b90 <___vfprintf_internal_r+0x4e4>
   10b4c:	00c00044 	movi	r3,1
   10b50:	04ffffc4 	movi	r19,-1
   10b54:	d8000e15 	stw	zero,56(sp)
   10b58:	d8c00a15 	stw	r3,40(sp)
   10b5c:	05400284 	movi	r21,10
   10b60:	9825883a 	mov	r18,r19
   10b64:	d8000c15 	stw	zero,48(sp)
   10b68:	d8000b15 	stw	zero,44(sp)
   10b6c:	182f883a 	mov	r23,r3
   10b70:	00000806 	br	10b94 <___vfprintf_internal_r+0x4e8>
   10b74:	ddc00b15 	stw	r23,44(sp)
   10b78:	05c00084 	movi	r23,2
   10b7c:	00000506 	br	10b94 <___vfprintf_internal_r+0x4e8>
   10b80:	00c00044 	movi	r3,1
   10b84:	d8c00c15 	stw	r3,48(sp)
   10b88:	05c000c4 	movi	r23,3
   10b8c:	00000106 	br	10b94 <___vfprintf_internal_r+0x4e8>
   10b90:	002f883a 	mov	r23,zero
   10b94:	d8c00f17 	ldw	r3,60(sp)
   10b98:	18c00044 	addi	r3,r3,1
   10b9c:	d8c00f15 	stw	r3,60(sp)
   10ba0:	003edc06 	br	10714 <__alt_data_end+0xffff0714>
   10ba4:	8005883a 	mov	r2,r16
   10ba8:	dfc01a17 	ldw	ra,104(sp)
   10bac:	df001917 	ldw	fp,100(sp)
   10bb0:	ddc01817 	ldw	r23,96(sp)
   10bb4:	dd801717 	ldw	r22,92(sp)
   10bb8:	dd401617 	ldw	r21,88(sp)
   10bbc:	dd001517 	ldw	r20,84(sp)
   10bc0:	dcc01417 	ldw	r19,80(sp)
   10bc4:	dc801317 	ldw	r18,76(sp)
   10bc8:	dc401217 	ldw	r17,72(sp)
   10bcc:	dc001117 	ldw	r16,68(sp)
   10bd0:	dec01b04 	addi	sp,sp,108
   10bd4:	f800283a 	ret

00010bd8 <__vfprintf_internal>:
   10bd8:	00800074 	movhi	r2,1
   10bdc:	10851004 	addi	r2,r2,5184
   10be0:	300f883a 	mov	r7,r6
   10be4:	280d883a 	mov	r6,r5
   10be8:	200b883a 	mov	r5,r4
   10bec:	11000017 	ldw	r4,0(r2)
   10bf0:	00106ac1 	jmpi	106ac <___vfprintf_internal_r>

00010bf4 <__sfvwrite_small_dev>:
   10bf4:	2880000b 	ldhu	r2,0(r5)
   10bf8:	1080020c 	andi	r2,r2,8
   10bfc:	10002126 	beq	r2,zero,10c84 <__sfvwrite_small_dev+0x90>
   10c00:	2880008f 	ldh	r2,2(r5)
   10c04:	defffa04 	addi	sp,sp,-24
   10c08:	dc000015 	stw	r16,0(sp)
   10c0c:	dfc00515 	stw	ra,20(sp)
   10c10:	dd000415 	stw	r20,16(sp)
   10c14:	dcc00315 	stw	r19,12(sp)
   10c18:	dc800215 	stw	r18,8(sp)
   10c1c:	dc400115 	stw	r17,4(sp)
   10c20:	2821883a 	mov	r16,r5
   10c24:	10001216 	blt	r2,zero,10c70 <__sfvwrite_small_dev+0x7c>
   10c28:	2027883a 	mov	r19,r4
   10c2c:	3025883a 	mov	r18,r6
   10c30:	3823883a 	mov	r17,r7
   10c34:	05010004 	movi	r20,1024
   10c38:	04400b0e 	bge	zero,r17,10c68 <__sfvwrite_small_dev+0x74>
   10c3c:	880f883a 	mov	r7,r17
   10c40:	a440010e 	bge	r20,r17,10c48 <__sfvwrite_small_dev+0x54>
   10c44:	01c10004 	movi	r7,1024
   10c48:	8140008f 	ldh	r5,2(r16)
   10c4c:	900d883a 	mov	r6,r18
   10c50:	9809883a 	mov	r4,r19
   10c54:	0010cc80 	call	10cc8 <_write_r>
   10c58:	0080050e 	bge	zero,r2,10c70 <__sfvwrite_small_dev+0x7c>
   10c5c:	88a3c83a 	sub	r17,r17,r2
   10c60:	90a5883a 	add	r18,r18,r2
   10c64:	003ff406 	br	10c38 <__alt_data_end+0xffff0c38>
   10c68:	0005883a 	mov	r2,zero
   10c6c:	00000706 	br	10c8c <__sfvwrite_small_dev+0x98>
   10c70:	8080000b 	ldhu	r2,0(r16)
   10c74:	10801014 	ori	r2,r2,64
   10c78:	8080000d 	sth	r2,0(r16)
   10c7c:	00bfffc4 	movi	r2,-1
   10c80:	00000206 	br	10c8c <__sfvwrite_small_dev+0x98>
   10c84:	00bfffc4 	movi	r2,-1
   10c88:	f800283a 	ret
   10c8c:	dfc00517 	ldw	ra,20(sp)
   10c90:	dd000417 	ldw	r20,16(sp)
   10c94:	dcc00317 	ldw	r19,12(sp)
   10c98:	dc800217 	ldw	r18,8(sp)
   10c9c:	dc400117 	ldw	r17,4(sp)
   10ca0:	dc000017 	ldw	r16,0(sp)
   10ca4:	dec00604 	addi	sp,sp,24
   10ca8:	f800283a 	ret

00010cac <strlen>:
   10cac:	2005883a 	mov	r2,r4
   10cb0:	10c00007 	ldb	r3,0(r2)
   10cb4:	18000226 	beq	r3,zero,10cc0 <strlen+0x14>
   10cb8:	10800044 	addi	r2,r2,1
   10cbc:	003ffc06 	br	10cb0 <__alt_data_end+0xffff0cb0>
   10cc0:	1105c83a 	sub	r2,r2,r4
   10cc4:	f800283a 	ret

00010cc8 <_write_r>:
   10cc8:	defffd04 	addi	sp,sp,-12
   10ccc:	dc000015 	stw	r16,0(sp)
   10cd0:	04000074 	movhi	r16,1
   10cd4:	dc400115 	stw	r17,4(sp)
   10cd8:	84057f04 	addi	r16,r16,5628
   10cdc:	2023883a 	mov	r17,r4
   10ce0:	2809883a 	mov	r4,r5
   10ce4:	300b883a 	mov	r5,r6
   10ce8:	380d883a 	mov	r6,r7
   10cec:	dfc00215 	stw	ra,8(sp)
   10cf0:	80000015 	stw	zero,0(r16)
   10cf4:	0010ee80 	call	10ee8 <write>
   10cf8:	00ffffc4 	movi	r3,-1
   10cfc:	10c0031e 	bne	r2,r3,10d0c <_write_r+0x44>
   10d00:	80c00017 	ldw	r3,0(r16)
   10d04:	18000126 	beq	r3,zero,10d0c <_write_r+0x44>
   10d08:	88c00015 	stw	r3,0(r17)
   10d0c:	dfc00217 	ldw	ra,8(sp)
   10d10:	dc400117 	ldw	r17,4(sp)
   10d14:	dc000017 	ldw	r16,0(sp)
   10d18:	dec00304 	addi	sp,sp,12
   10d1c:	f800283a 	ret

00010d20 <__mulsi3>:
   10d20:	0005883a 	mov	r2,zero
   10d24:	20000726 	beq	r4,zero,10d44 <__mulsi3+0x24>
   10d28:	20c0004c 	andi	r3,r4,1
   10d2c:	2008d07a 	srli	r4,r4,1
   10d30:	18000126 	beq	r3,zero,10d38 <__mulsi3+0x18>
   10d34:	1145883a 	add	r2,r2,r5
   10d38:	294b883a 	add	r5,r5,r5
   10d3c:	203ffa1e 	bne	r4,zero,10d28 <__alt_data_end+0xffff0d28>
   10d40:	f800283a 	ret
   10d44:	f800283a 	ret

00010d48 <alt_irq_register>:
                      alt_isr_func handler)
{
  int rc = -EINVAL;  
  alt_irq_context status;

  if (id < ALT_NIRQ)
   10d48:	008007c4 	movi	r2,31
   10d4c:	11002136 	bltu	r2,r4,10dd4 <alt_irq_register+0x8c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   10d50:	000f303a 	rdctl	r7,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   10d54:	00ffff84 	movi	r3,-2
   10d58:	38c4703a 	and	r2,r7,r3
   10d5c:	1001703a 	wrctl	status,r2
     * state.
     */

    status = alt_irq_disable_all ();

    alt_irq[id].handler = handler;
   10d60:	200490fa 	slli	r2,r4,3
   10d64:	02000074 	movhi	r8,1
   10d68:	42059904 	addi	r8,r8,5732
   10d6c:	4085883a 	add	r2,r8,r2
   10d70:	11800015 	stw	r6,0(r2)
    alt_irq[id].context = context;
   10d74:	11400115 	stw	r5,4(r2)
   10d78:	00800044 	movi	r2,1

    rc = (handler) ? alt_irq_enable (id): alt_irq_disable (id);
   10d7c:	30000726 	beq	r6,zero,10d9c <alt_irq_register+0x54>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   10d80:	000b303a 	rdctl	r5,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   10d84:	28c6703a 	and	r3,r5,r3
   10d88:	1801703a 	wrctl	status,r3
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();

  alt_irq_active |= (1 << id);
   10d8c:	d0e07117 	ldw	r3,-32316(gp)
   10d90:	1104983a 	sll	r2,r2,r4
   10d94:	10c4b03a 	or	r2,r2,r3
   10d98:	00000706 	br	10db8 <alt_irq_register+0x70>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   10d9c:	000b303a 	rdctl	r5,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   10da0:	28c6703a 	and	r3,r5,r3
   10da4:	1801703a 	wrctl	status,r3
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();

  alt_irq_active &= ~(1 << id);
   10da8:	1104983a 	sll	r2,r2,r4
   10dac:	d0e07117 	ldw	r3,-32316(gp)
   10db0:	0084303a 	nor	r2,zero,r2
   10db4:	10c4703a 	and	r2,r2,r3
   10db8:	d0a07115 	stw	r2,-32316(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
   10dbc:	d0a07117 	ldw	r2,-32316(gp)
   10dc0:	100170fa 	wrctl	ienable,r2
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   10dc4:	2801703a 	wrctl	status,r5
   10dc8:	3801703a 	wrctl	status,r7
   10dcc:	0005883a 	mov	r2,zero
   10dd0:	f800283a 	ret
 
int alt_irq_register (alt_u32 id, 
                      void* context, 
                      alt_isr_func handler)
{
  int rc = -EINVAL;  
   10dd4:	00bffa84 	movi	r2,-22
    rc = (handler) ? alt_irq_enable (id): alt_irq_disable (id);

    alt_irq_enable_all(status);
  }
  return rc; 
}
   10dd8:	f800283a 	ret

00010ddc <alt_load>:
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
   10ddc:	deffff04 	addi	sp,sp,-4
   10de0:	01000074 	movhi	r4,1
   10de4:	01400074 	movhi	r5,1
   10de8:	dfc00015 	stw	ra,0(sp)
   10dec:	2104b604 	addi	r4,r4,4824
   10df0:	29451904 	addi	r5,r5,5220

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
   10df4:	2140061e 	bne	r4,r5,10e10 <alt_load+0x34>
   10df8:	01000074 	movhi	r4,1
   10dfc:	01400074 	movhi	r5,1
   10e00:	21000804 	addi	r4,r4,32
   10e04:	29400804 	addi	r5,r5,32
   10e08:	2140121e 	bne	r4,r5,10e54 <alt_load+0x78>
   10e0c:	00000b06 	br	10e3c <alt_load+0x60>
   10e10:	00c00074 	movhi	r3,1
   10e14:	18c51904 	addi	r3,r3,5220
   10e18:	1907c83a 	sub	r3,r3,r4
   10e1c:	0005883a 	mov	r2,zero
  {
    while( to != end )
   10e20:	10fff526 	beq	r2,r3,10df8 <__alt_data_end+0xffff0df8>
    {
      *to++ = *from++;
   10e24:	114f883a 	add	r7,r2,r5
   10e28:	39c00017 	ldw	r7,0(r7)
   10e2c:	110d883a 	add	r6,r2,r4
   10e30:	10800104 	addi	r2,r2,4
   10e34:	31c00015 	stw	r7,0(r6)
   10e38:	003ff906 	br	10e20 <__alt_data_end+0xffff0e20>
   10e3c:	01000074 	movhi	r4,1
   10e40:	01400074 	movhi	r5,1
   10e44:	2104aa04 	addi	r4,r4,4776
   10e48:	2944aa04 	addi	r5,r5,4776

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
   10e4c:	2140101e 	bne	r4,r5,10e90 <alt_load+0xb4>
   10e50:	00000b06 	br	10e80 <alt_load+0xa4>
   10e54:	00c00074 	movhi	r3,1
   10e58:	18c06004 	addi	r3,r3,384
   10e5c:	1907c83a 	sub	r3,r3,r4
   10e60:	0005883a 	mov	r2,zero
  {
    while( to != end )
   10e64:	10fff526 	beq	r2,r3,10e3c <__alt_data_end+0xffff0e3c>
    {
      *to++ = *from++;
   10e68:	114f883a 	add	r7,r2,r5
   10e6c:	39c00017 	ldw	r7,0(r7)
   10e70:	110d883a 	add	r6,r2,r4
   10e74:	10800104 	addi	r2,r2,4
   10e78:	31c00015 	stw	r7,0(r6)
   10e7c:	003ff906 	br	10e64 <__alt_data_end+0xffff0e64>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
   10e80:	001110c0 	call	1110c <alt_dcache_flush_all>
  alt_icache_flush_all();
}
   10e84:	dfc00017 	ldw	ra,0(sp)
   10e88:	dec00104 	addi	sp,sp,4
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
  alt_icache_flush_all();
   10e8c:	00111f81 	jmpi	111f8 <alt_icache_flush_all>
   10e90:	00c00074 	movhi	r3,1
   10e94:	18c4b604 	addi	r3,r3,4824
   10e98:	1907c83a 	sub	r3,r3,r4

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
   10e9c:	0005883a 	mov	r2,zero
  {
    while( to != end )
   10ea0:	18bff726 	beq	r3,r2,10e80 <__alt_data_end+0xffff0e80>
    {
      *to++ = *from++;
   10ea4:	114f883a 	add	r7,r2,r5
   10ea8:	39c00017 	ldw	r7,0(r7)
   10eac:	110d883a 	add	r6,r2,r4
   10eb0:	10800104 	addi	r2,r2,4
   10eb4:	31c00015 	stw	r7,0(r6)
   10eb8:	003ff906 	br	10ea0 <__alt_data_end+0xffff0ea0>

00010ebc <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
   10ebc:	deffff04 	addi	sp,sp,-4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
   10ec0:	0009883a 	mov	r4,zero
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
   10ec4:	dfc00015 	stw	ra,0(sp)
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
   10ec8:	0010f480 	call	10f48 <alt_irq_init>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
   10ecc:	0010f680 	call	10f68 <alt_sys_init>
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
   10ed0:	d1a07217 	ldw	r6,-32312(gp)
   10ed4:	d1607317 	ldw	r5,-32308(gp)
   10ed8:	d1207417 	ldw	r4,-32304(gp)
  close(STDOUT_FILENO);
  exit (result);
#endif

  ALT_LOG_PRINT_BOOT("[alt_main.c] After main - we should not be here?.\r\n");
}
   10edc:	dfc00017 	ldw	ra,0(sp)
   10ee0:	dec00104 	addi	sp,sp,4
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
   10ee4:	00103241 	jmpi	10324 <main>

00010ee8 <write>:
#if !defined(ALT_STDOUT_PRESENT) && !defined(ALT_STDERR_PRESENT)
    /* Generate a link time warning, should this function ever be called. */
    ALT_STUB_WARNING(write);
#endif

    switch (file) {
   10ee8:	00800044 	movi	r2,1
   10eec:	20800226 	beq	r4,r2,10ef8 <write+0x10>
   10ef0:	00800084 	movi	r2,2
   10ef4:	2080041e 	bne	r4,r2,10f08 <write+0x20>
    case 1: /* stdout file descriptor */
        return ALT_DRIVER_WRITE(ALT_STDOUT_DEV, ptr, len, 0);
#endif /* ALT_STDOUT_PRESENT */
#ifdef ALT_STDERR_PRESENT
    case 2: /* stderr file descriptor */
        return ALT_DRIVER_WRITE(ALT_STDERR_DEV, ptr, len, 0);
   10ef8:	01000074 	movhi	r4,1
   10efc:	000f883a 	mov	r7,zero
   10f00:	21051204 	addi	r4,r4,5192
   10f04:	0010f781 	jmpi	10f78 <altera_avalon_jtag_uart_write>

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  return ((alt_errno) ? alt_errno() : &errno);
   10f08:	d0a00917 	ldw	r2,-32732(gp)
   10f0c:	10000926 	beq	r2,zero,10f34 <write+0x4c>
 * Provide minimal version that just writes to the stdout/stderr devices
 * when provided.
 */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
   10f10:	deffff04 	addi	sp,sp,-4
   10f14:	dfc00015 	stw	ra,0(sp)
   10f18:	103ee83a 	callr	r2
#ifdef ALT_STDERR_PRESENT
    case 2: /* stderr file descriptor */
        return ALT_DRIVER_WRITE(ALT_STDERR_DEV, ptr, len, 0);
#endif /* ALT_STDERR_PRESENT */
    default:
        ALT_ERRNO = EBADFD;
   10f1c:	00c01444 	movi	r3,81
   10f20:	10c00015 	stw	r3,0(r2)
        return -1;
    }
}
   10f24:	00bfffc4 	movi	r2,-1
   10f28:	dfc00017 	ldw	ra,0(sp)
   10f2c:	dec00104 	addi	sp,sp,4
   10f30:	f800283a 	ret
   10f34:	d0a07004 	addi	r2,gp,-32320
#ifdef ALT_STDERR_PRESENT
    case 2: /* stderr file descriptor */
        return ALT_DRIVER_WRITE(ALT_STDERR_DEV, ptr, len, 0);
#endif /* ALT_STDERR_PRESENT */
    default:
        ALT_ERRNO = EBADFD;
   10f38:	00c01444 	movi	r3,81
   10f3c:	10c00015 	stw	r3,0(r2)
        return -1;
    }
}
   10f40:	00bfffc4 	movi	r2,-1
   10f44:	f800283a 	ret

00010f48 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
   10f48:	deffff04 	addi	sp,sp,-4
   10f4c:	dfc00015 	stw	ra,0(sp)
    ALTERA_NIOS2_GEN2_IRQ_INIT ( CPU, cpu);
   10f50:	00111fc0 	call	111fc <altera_nios2_gen2_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
   10f54:	00800044 	movi	r2,1
   10f58:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
   10f5c:	dfc00017 	ldw	ra,0(sp)
   10f60:	dec00104 	addi	sp,sp,4
   10f64:	f800283a 	ret

00010f68 <alt_sys_init>:

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
   10f68:	01000074 	movhi	r4,1
   10f6c:	d1600504 	addi	r5,gp,-32748
   10f70:	2104ee04 	addi	r4,r4,5048
   10f74:	00111181 	jmpi	11118 <alt_dev_llist_insert>

00010f78 <altera_avalon_jtag_uart_write>:
 */

int altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
  unsigned int base = sp->base;
   10f78:	21000017 	ldw	r4,0(r4)
 * one FIFOs worth of data.  But you said you didn't want to use interrupts :-)
 */

int altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
   10f7c:	3005883a 	mov	r2,r6
  unsigned int base = sp->base;

  const char * end = ptr + count;
   10f80:	298d883a 	add	r6,r5,r6

  while (ptr < end)
    if ((IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base) & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) != 0)
   10f84:	21c00104 	addi	r7,r4,4
{
  unsigned int base = sp->base;

  const char * end = ptr + count;

  while (ptr < end)
   10f88:	2980072e 	bgeu	r5,r6,10fa8 <altera_avalon_jtag_uart_write+0x30>
    if ((IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base) & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) != 0)
   10f8c:	38c00037 	ldwio	r3,0(r7)
   10f90:	18ffffec 	andhi	r3,r3,65535
   10f94:	183ffc26 	beq	r3,zero,10f88 <__alt_data_end+0xffff0f88>
      IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, *ptr++);
   10f98:	28c00007 	ldb	r3,0(r5)
   10f9c:	20c00035 	stwio	r3,0(r4)
   10fa0:	29400044 	addi	r5,r5,1
   10fa4:	003ff806 	br	10f88 <__alt_data_end+0xffff0f88>

  return count;
}
   10fa8:	f800283a 	ret

00010fac <alt_up_accelerometer_spi_open_dev>:
{
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_accelerometer_spi_dev *dev = (alt_up_accelerometer_spi_dev*)alt_find_dev(name, &alt_dev_list);
   10fac:	d1600504 	addi	r5,gp,-32748
   10fb0:	00111841 	jmpi	11184 <alt_find_dev>

00010fb4 <alt_up_accelerometer_spi_read_address_register>:
 * @return 0 for success 
 **/
int alt_up_accelerometer_spi_read_address_register(alt_up_accelerometer_spi_dev *accel_spi, alt_u8 *addr)
{
	// reads data from the device Address register
	*(addr) = IORD_ALT_UP_ACCELEROMETER_SPI_ADDRESS(accel_spi->base); 
   10fb4:	20800a17 	ldw	r2,40(r4)
   10fb8:	10800023 	ldbuio	r2,0(r2)
   10fbc:	28800005 	stb	r2,0(r5)

	return 0;
}
   10fc0:	0005883a 	mov	r2,zero
   10fc4:	f800283a 	ret

00010fc8 <alt_up_accelerometer_spi_read>:
 * @return 0 for success
 **/
int alt_up_accelerometer_spi_read(alt_up_accelerometer_spi_dev *accel_spi, alt_u8 addr, alt_u8 *data)
{
	// set the register address in the Address register
	IOWR_ALT_UP_ACCELEROMETER_SPI_ADDRESS(accel_spi->base, addr & ALT_UP_ACCELEROMETER_SPI_ADDRESS_ADDR_MSK); 
   10fc8:	20800a17 	ldw	r2,40(r4)
   10fcc:	29400fcc 	andi	r5,r5,63
   10fd0:	11400025 	stbio	r5,0(r2)

	// read data to the device Data register
	*(data) = IORD_ALT_UP_ACCELEROMETER_SPI_DATA(accel_spi->base) & ALT_UP_ACCELEROMETER_SPI_DATA_DATA_MSK;
   10fd4:	20800a17 	ldw	r2,40(r4)
   10fd8:	10800063 	ldbuio	r2,1(r2)
   10fdc:	30800005 	stb	r2,0(r6)

	return 0;
}
   10fe0:	0005883a 	mov	r2,zero
   10fe4:	f800283a 	ret

00010fe8 <alt_up_accelerometer_spi_write>:
 * @return 0 for success
 **/
int alt_up_accelerometer_spi_write(alt_up_accelerometer_spi_dev *accel_spi, alt_u8 addr, alt_u8 data)
{
	// set the register address in the Address register
	IOWR_ALT_UP_ACCELEROMETER_SPI_ADDRESS(accel_spi->base, addr & ALT_UP_ACCELEROMETER_SPI_ADDRESS_ADDR_MSK); 
   10fe8:	20800a17 	ldw	r2,40(r4)
   10fec:	29400fcc 	andi	r5,r5,63
   10ff0:	11400025 	stbio	r5,0(r2)

	// write data to the device Data register
	IOWR_ALT_UP_ACCELEROMETER_SPI_DATA(accel_spi->base, data & ALT_UP_ACCELEROMETER_SPI_DATA_DATA_MSK); 
   10ff4:	20800a17 	ldw	r2,40(r4)
   10ff8:	11800065 	stbio	r6,1(r2)

	return 0;
}
   10ffc:	0005883a 	mov	r2,zero
   11000:	f800283a 	ret

00011004 <alt_up_accelerometer_spi_read_x_axis>:
 * @return 0 for success or -1 for failure
 **/
int alt_up_accelerometer_spi_read_x_axis(alt_up_accelerometer_spi_dev *accel_spi, alt_32 *x_axis)
{
	// set the register address in the Address register
	IOWR_ALT_UP_ACCELEROMETER_SPI_ADDRESS(accel_spi->base, ACCELEROMETER_SPI_X_AXIS_LOWER_BYTE & ALT_UP_ACCELEROMETER_SPI_ADDRESS_ADDR_MSK); 
   11004:	20800a17 	ldw	r2,40(r4)
   11008:	00c00c84 	movi	r3,50
   1100c:	10c00025 	stbio	r3,0(r2)

	// read data to the device Data register
	*(x_axis) = IORD_ALT_UP_ACCELEROMETER_SPI_DATA(accel_spi->base) & ALT_UP_ACCELEROMETER_SPI_DATA_DATA_MSK;
   11010:	20800a17 	ldw	r2,40(r4)
   11014:	10800063 	ldbuio	r2,1(r2)

	// set the register address in the Address register
	IOWR_ALT_UP_ACCELEROMETER_SPI_ADDRESS(accel_spi->base, ACCELEROMETER_SPI_X_AXIS_UPPER_BYTE & ALT_UP_ACCELEROMETER_SPI_ADDRESS_ADDR_MSK); 
   11018:	00c00cc4 	movi	r3,51
{
	// set the register address in the Address register
	IOWR_ALT_UP_ACCELEROMETER_SPI_ADDRESS(accel_spi->base, ACCELEROMETER_SPI_X_AXIS_LOWER_BYTE & ALT_UP_ACCELEROMETER_SPI_ADDRESS_ADDR_MSK); 

	// read data to the device Data register
	*(x_axis) = IORD_ALT_UP_ACCELEROMETER_SPI_DATA(accel_spi->base) & ALT_UP_ACCELEROMETER_SPI_DATA_DATA_MSK;
   1101c:	10803fcc 	andi	r2,r2,255
   11020:	28800015 	stw	r2,0(r5)

	// set the register address in the Address register
	IOWR_ALT_UP_ACCELEROMETER_SPI_ADDRESS(accel_spi->base, ACCELEROMETER_SPI_X_AXIS_UPPER_BYTE & ALT_UP_ACCELEROMETER_SPI_ADDRESS_ADDR_MSK); 
   11024:	20800a17 	ldw	r2,40(r4)
   11028:	10c00025 	stbio	r3,0(r2)

	// read data to the device Data register
	*(x_axis) += (IORD_ALT_UP_ACCELEROMETER_SPI_DATA(accel_spi->base) & ALT_UP_ACCELEROMETER_SPI_DATA_DATA_MSK) << 8;
   1102c:	20800a17 	ldw	r2,40(r4)
   11030:	10800063 	ldbuio	r2,1(r2)
   11034:	10803fcc 	andi	r2,r2,255
   11038:	1006923a 	slli	r3,r2,8
   1103c:	28800017 	ldw	r2,0(r5)
   11040:	1885883a 	add	r2,r3,r2

	if (*(x_axis) & 0x00008000)
   11044:	10e0000c 	andi	r3,r2,32768
   11048:	18000126 	beq	r3,zero,11050 <alt_up_accelerometer_spi_read_x_axis+0x4c>
	{
		*(x_axis) |= 0xFFFF0000;
   1104c:	10bffff4 	orhi	r2,r2,65535
   11050:	28800015 	stw	r2,0(r5)
	}

	return 0;
}
   11054:	0005883a 	mov	r2,zero
   11058:	f800283a 	ret

0001105c <alt_up_accelerometer_spi_read_y_axis>:
 * @return 0 for success or -1 for failure
 **/
int alt_up_accelerometer_spi_read_y_axis(alt_up_accelerometer_spi_dev *accel_spi, alt_32 *y_axis)
{
	// set the register address in the Address register
	IOWR_ALT_UP_ACCELEROMETER_SPI_ADDRESS(accel_spi->base, ACCELEROMETER_SPI_Y_AXIS_LOWER_BYTE & ALT_UP_ACCELEROMETER_SPI_ADDRESS_ADDR_MSK); 
   1105c:	20800a17 	ldw	r2,40(r4)
   11060:	00c00d04 	movi	r3,52
   11064:	10c00025 	stbio	r3,0(r2)

	// read data to the device Data register
	*(y_axis) = IORD_ALT_UP_ACCELEROMETER_SPI_DATA(accel_spi->base) & ALT_UP_ACCELEROMETER_SPI_DATA_DATA_MSK;
   11068:	20800a17 	ldw	r2,40(r4)
   1106c:	10800063 	ldbuio	r2,1(r2)

	// set the register address in the Address register
	IOWR_ALT_UP_ACCELEROMETER_SPI_ADDRESS(accel_spi->base, ACCELEROMETER_SPI_Y_AXIS_UPPER_BYTE & ALT_UP_ACCELEROMETER_SPI_ADDRESS_ADDR_MSK); 
   11070:	00c00d44 	movi	r3,53
{
	// set the register address in the Address register
	IOWR_ALT_UP_ACCELEROMETER_SPI_ADDRESS(accel_spi->base, ACCELEROMETER_SPI_Y_AXIS_LOWER_BYTE & ALT_UP_ACCELEROMETER_SPI_ADDRESS_ADDR_MSK); 

	// read data to the device Data register
	*(y_axis) = IORD_ALT_UP_ACCELEROMETER_SPI_DATA(accel_spi->base) & ALT_UP_ACCELEROMETER_SPI_DATA_DATA_MSK;
   11074:	10803fcc 	andi	r2,r2,255
   11078:	28800015 	stw	r2,0(r5)

	// set the register address in the Address register
	IOWR_ALT_UP_ACCELEROMETER_SPI_ADDRESS(accel_spi->base, ACCELEROMETER_SPI_Y_AXIS_UPPER_BYTE & ALT_UP_ACCELEROMETER_SPI_ADDRESS_ADDR_MSK); 
   1107c:	20800a17 	ldw	r2,40(r4)
   11080:	10c00025 	stbio	r3,0(r2)

	// read data to the device Data register
	*(y_axis) += (IORD_ALT_UP_ACCELEROMETER_SPI_DATA(accel_spi->base) & ALT_UP_ACCELEROMETER_SPI_DATA_DATA_MSK) << 8;
   11084:	20800a17 	ldw	r2,40(r4)
   11088:	10800063 	ldbuio	r2,1(r2)
   1108c:	10803fcc 	andi	r2,r2,255
   11090:	1006923a 	slli	r3,r2,8
   11094:	28800017 	ldw	r2,0(r5)
   11098:	1885883a 	add	r2,r3,r2

	if (*(y_axis) & 0x00008000)
   1109c:	10e0000c 	andi	r3,r2,32768
   110a0:	18000126 	beq	r3,zero,110a8 <alt_up_accelerometer_spi_read_y_axis+0x4c>
	{
		*(y_axis) |= 0xFFFF0000;
   110a4:	10bffff4 	orhi	r2,r2,65535
   110a8:	28800015 	stw	r2,0(r5)
	}

	return 0;
}
   110ac:	0005883a 	mov	r2,zero
   110b0:	f800283a 	ret

000110b4 <alt_up_accelerometer_spi_read_z_axis>:
 * @return 0 for success or -1 for failure
 **/
int alt_up_accelerometer_spi_read_z_axis(alt_up_accelerometer_spi_dev *accel_spi, alt_32 *z_axis)
{
	// set the register address in the Address register
	IOWR_ALT_UP_ACCELEROMETER_SPI_ADDRESS(accel_spi->base, ACCELEROMETER_SPI_Z_AXIS_LOWER_BYTE & ALT_UP_ACCELEROMETER_SPI_ADDRESS_ADDR_MSK); 
   110b4:	20800a17 	ldw	r2,40(r4)
   110b8:	00c00d84 	movi	r3,54
   110bc:	10c00025 	stbio	r3,0(r2)

	// read data to the device Data register
	*(z_axis) = IORD_ALT_UP_ACCELEROMETER_SPI_DATA(accel_spi->base) & ALT_UP_ACCELEROMETER_SPI_DATA_DATA_MSK;
   110c0:	20800a17 	ldw	r2,40(r4)
   110c4:	10800063 	ldbuio	r2,1(r2)

	// set the register address in the Address register
	IOWR_ALT_UP_ACCELEROMETER_SPI_ADDRESS(accel_spi->base, ACCELEROMETER_SPI_Z_AXIS_UPPER_BYTE & ALT_UP_ACCELEROMETER_SPI_ADDRESS_ADDR_MSK); 
   110c8:	00c00dc4 	movi	r3,55
{
	// set the register address in the Address register
	IOWR_ALT_UP_ACCELEROMETER_SPI_ADDRESS(accel_spi->base, ACCELEROMETER_SPI_Z_AXIS_LOWER_BYTE & ALT_UP_ACCELEROMETER_SPI_ADDRESS_ADDR_MSK); 

	// read data to the device Data register
	*(z_axis) = IORD_ALT_UP_ACCELEROMETER_SPI_DATA(accel_spi->base) & ALT_UP_ACCELEROMETER_SPI_DATA_DATA_MSK;
   110cc:	10803fcc 	andi	r2,r2,255
   110d0:	28800015 	stw	r2,0(r5)

	// set the register address in the Address register
	IOWR_ALT_UP_ACCELEROMETER_SPI_ADDRESS(accel_spi->base, ACCELEROMETER_SPI_Z_AXIS_UPPER_BYTE & ALT_UP_ACCELEROMETER_SPI_ADDRESS_ADDR_MSK); 
   110d4:	20800a17 	ldw	r2,40(r4)
   110d8:	10c00025 	stbio	r3,0(r2)

	// read data to the device Data register
	*(z_axis) += (IORD_ALT_UP_ACCELEROMETER_SPI_DATA(accel_spi->base) & ALT_UP_ACCELEROMETER_SPI_DATA_DATA_MSK) << 8;
   110dc:	20800a17 	ldw	r2,40(r4)
   110e0:	10800063 	ldbuio	r2,1(r2)
   110e4:	10803fcc 	andi	r2,r2,255
   110e8:	1006923a 	slli	r3,r2,8
   110ec:	28800017 	ldw	r2,0(r5)
   110f0:	1885883a 	add	r2,r3,r2

	if (*(z_axis) & 0x00008000)
   110f4:	10e0000c 	andi	r3,r2,32768
   110f8:	18000126 	beq	r3,zero,11100 <alt_up_accelerometer_spi_read_z_axis+0x4c>
	{
		*(z_axis) |= 0xFFFF0000;
   110fc:	10bffff4 	orhi	r2,r2,65535
   11100:	28800015 	stw	r2,0(r5)
	}

	return 0;
}
   11104:	0005883a 	mov	r2,zero
   11108:	f800283a 	ret

0001110c <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
   1110c:	f800283a 	ret

00011110 <alt_dev_null_write>:
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
  return len;
}
   11110:	3005883a 	mov	r2,r6
   11114:	f800283a 	ret

00011118 <alt_dev_llist_insert>:
{
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
   11118:	20000226 	beq	r4,zero,11124 <alt_dev_llist_insert+0xc>
   1111c:	20800217 	ldw	r2,8(r4)
   11120:	1000101e 	bne	r2,zero,11164 <alt_dev_llist_insert+0x4c>
   11124:	d0a00917 	ldw	r2,-32732(gp)
   11128:	10000926 	beq	r2,zero,11150 <alt_dev_llist_insert+0x38>
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
   1112c:	deffff04 	addi	sp,sp,-4
   11130:	dfc00015 	stw	ra,0(sp)
   11134:	103ee83a 	callr	r2
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
  {
    ALT_ERRNO = EINVAL;
   11138:	00c00584 	movi	r3,22
   1113c:	10c00015 	stw	r3,0(r2)
    return -EINVAL;
   11140:	00bffa84 	movi	r2,-22
   */
  
  alt_llist_insert(list, &dev->llist);

  return 0;  
}
   11144:	dfc00017 	ldw	ra,0(sp)
   11148:	dec00104 	addi	sp,sp,4
   1114c:	f800283a 	ret
   11150:	d0a07004 	addi	r2,gp,-32320
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
  {
    ALT_ERRNO = EINVAL;
   11154:	00c00584 	movi	r3,22
   11158:	10c00015 	stw	r3,0(r2)
    return -EINVAL;
   1115c:	00bffa84 	movi	r2,-22
   */
  
  alt_llist_insert(list, &dev->llist);

  return 0;  
}
   11160:	f800283a 	ret

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
  entry->next     = list->next;
   11164:	28800017 	ldw	r2,0(r5)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
   11168:	21400115 	stw	r5,4(r4)
  entry->next     = list->next;
   1116c:	20800015 	stw	r2,0(r4)

  list->next->previous = entry;
   11170:	28800017 	ldw	r2,0(r5)
   11174:	11000115 	stw	r4,4(r2)
  list->next           = entry;
   11178:	29000015 	stw	r4,0(r5)
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);

  return 0;  
   1117c:	0005883a 	mov	r2,zero
   11180:	f800283a 	ret

00011184 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
   11184:	defffb04 	addi	sp,sp,-20
   11188:	dcc00315 	stw	r19,12(sp)
   1118c:	dc800215 	stw	r18,8(sp)
   11190:	dc400115 	stw	r17,4(sp)
   11194:	dc000015 	stw	r16,0(sp)
   11198:	dfc00415 	stw	ra,16(sp)
   1119c:	2027883a 	mov	r19,r4
   111a0:	2823883a 	mov	r17,r5
  alt_dev* next = (alt_dev*) llist->next;
   111a4:	2c000017 	ldw	r16,0(r5)
  alt_32 len;

  len  = strlen(name) + 1;
   111a8:	0010cac0 	call	10cac <strlen>
   111ac:	14800044 	addi	r18,r2,1
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
   111b0:	84400726 	beq	r16,r17,111d0 <alt_find_dev+0x4c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
   111b4:	81000217 	ldw	r4,8(r16)
   111b8:	900d883a 	mov	r6,r18
   111bc:	980b883a 	mov	r5,r19
   111c0:	00112780 	call	11278 <memcmp>
   111c4:	10000426 	beq	r2,zero,111d8 <alt_find_dev+0x54>
    {
      /* match found */

      return next;
    }
    next = (alt_dev*) next->llist.next;
   111c8:	84000017 	ldw	r16,0(r16)
   111cc:	003ff806 	br	111b0 <__alt_data_end+0xffff11b0>
  }
  
  /* No match found */
  
  return NULL;
   111d0:	0005883a 	mov	r2,zero
   111d4:	00000106 	br	111dc <alt_find_dev+0x58>
   111d8:	8005883a 	mov	r2,r16
}
   111dc:	dfc00417 	ldw	ra,16(sp)
   111e0:	dcc00317 	ldw	r19,12(sp)
   111e4:	dc800217 	ldw	r18,8(sp)
   111e8:	dc400117 	ldw	r17,4(sp)
   111ec:	dc000017 	ldw	r16,0(sp)
   111f0:	dec00504 	addi	sp,sp,20
   111f4:	f800283a 	ret

000111f8 <alt_icache_flush_all>:
/*
 * alt_icache_flush_all() is called to flush the entire instruction cache.
 */

void alt_icache_flush_all (void)
{
   111f8:	f800283a 	ret

000111fc <altera_nios2_gen2_irq_init>:
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_gen2_irq_init(void) 
{
    NIOS2_WRITE_IENABLE(0);
   111fc:	000170fa 	wrctl	ienable,zero
   11200:	f800283a 	ret

00011204 <alt_exception_cause_generated_bad_addr>:
 *         0: BADADDR is not valid
 */
int 
alt_exception_cause_generated_bad_addr(alt_exception_cause cause)
{
  switch (cause) {
   11204:	213ffe84 	addi	r4,r4,-6
   11208:	008003c4 	movi	r2,15
   1120c:	11001636 	bltu	r2,r4,11268 <alt_exception_cause_generated_bad_addr+0x64>
   11210:	200890ba 	slli	r4,r4,2
   11214:	00800074 	movhi	r2,1
   11218:	10848a04 	addi	r2,r2,4648
   1121c:	2089883a 	add	r4,r4,r2
   11220:	20800017 	ldw	r2,0(r4)
   11224:	1000683a 	jmp	r2
   11228:	00011270 	cmpltui	zero,zero,1097
   1122c:	00011270 	cmpltui	zero,zero,1097
   11230:	00011268 	cmpgeui	zero,zero,1097
   11234:	00011268 	cmpgeui	zero,zero,1097
   11238:	00011268 	cmpgeui	zero,zero,1097
   1123c:	00011270 	cmpltui	zero,zero,1097
   11240:	00011268 	cmpgeui	zero,zero,1097
   11244:	00011268 	cmpgeui	zero,zero,1097
   11248:	00011270 	cmpltui	zero,zero,1097
   1124c:	00011270 	cmpltui	zero,zero,1097
   11250:	00011268 	cmpgeui	zero,zero,1097
   11254:	00011270 	cmpltui	zero,zero,1097
   11258:	00011268 	cmpgeui	zero,zero,1097
   1125c:	00011268 	cmpgeui	zero,zero,1097
   11260:	00011268 	cmpgeui	zero,zero,1097
   11264:	00011270 	cmpltui	zero,zero,1097
  case NIOS2_EXCEPTION_ECC_DATA_ERR:
    return 1;

  case NIOS2_EXCEPTION_TLB_MISS:
  case NIOS2_EXCEPTION_ECC_TLB_ERR:
    return 0;
   11268:	0005883a 	mov	r2,zero
   1126c:	f800283a 	ret
  case NIOS2_EXCEPTION_MISALIGNED_TARGET_PC:
  case NIOS2_EXCEPTION_TLB_READ_PERM_VIOLATION:
  case NIOS2_EXCEPTION_TLB_WRITE_PERM_VIOLATION:
  case NIOS2_EXCEPTION_MPU_DATA_REGION_VIOLATION:
  case NIOS2_EXCEPTION_ECC_DATA_ERR:
    return 1;
   11270:	00800044 	movi	r2,1
    return 0;

  default:
    return 0;
  }
}
   11274:	f800283a 	ret

00011278 <memcmp>:
   11278:	218d883a 	add	r6,r4,r6
   1127c:	21800826 	beq	r4,r6,112a0 <memcmp+0x28>
   11280:	20800003 	ldbu	r2,0(r4)
   11284:	28c00003 	ldbu	r3,0(r5)
   11288:	10c00226 	beq	r2,r3,11294 <memcmp+0x1c>
   1128c:	10c5c83a 	sub	r2,r2,r3
   11290:	f800283a 	ret
   11294:	21000044 	addi	r4,r4,1
   11298:	29400044 	addi	r5,r5,1
   1129c:	003ff706 	br	1127c <__alt_data_end+0xffff127c>
   112a0:	0005883a 	mov	r2,zero
   112a4:	f800283a 	ret
