#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "F:\iverilog\lib\ivl\system.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "F:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "F:\iverilog\lib\ivl\va_math.vpi";
S_00000165dba56820 .scope module, "cpu_tb" "cpu_tb" 2 10;
 .timescale 0 0;
v00000165dbab4b30_0 .var "CLK", 0 0;
v00000165dbab57b0_0 .var "INSTRUCTION", 31 0;
v00000165dbab4bd0_0 .net "PC", 31 0, v00000165dbab2980_0;  1 drivers
v00000165dbab5c10_0 .var "RESET", 0 0;
v00000165dbab50d0 .array "instr_mem", 0 1023, 7 0;
E_00000165dba58100 .event anyedge, v00000165dbab20c0_0;
S_00000165dba56b80 .scope module, "mycpu" "cpu" 2 53, 3 12 0, S_00000165dba56820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 32 "INSTRUCTION";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RESET";
v00000165dbab5210_0 .net "ALUIN", 7 0, v00000165dbab2660_0;  1 drivers
v00000165dbab5df0_0 .net "ALUOP", 2 0, v00000165dbab1e40_0;  1 drivers
v00000165dbab61b0_0 .net "ALURESULT", 7 0, v00000165dbab2ac0_0;  1 drivers
v00000165dbab5030_0 .net "CLK", 0 0, v00000165dbab4b30_0;  1 drivers
v00000165dbab4a90_0 .net "COMPOUT", 7 0, L_00000165dbab4db0;  1 drivers
v00000165dbab6750_0 .net "COMPSELECT", 0 0, v00000165dbab14e0_0;  1 drivers
v00000165dbab55d0_0 .net "IMMEDIATESELECT", 0 0, v00000165dbab28e0_0;  1 drivers
v00000165dbab5f30_0 .net "INSTRUCTION", 31 0, v00000165dbab57b0_0;  1 drivers
v00000165dbab5350_0 .net "MUX1", 7 0, v00000165dbab1260_0;  1 drivers
v00000165dbab5b70_0 .net "PC", 31 0, v00000165dbab2980_0;  alias, 1 drivers
v00000165dbab48b0_0 .net "REGOUT1", 7 0, L_00000165dba218f0;  1 drivers
v00000165dbab5850_0 .net "REGOUT2", 7 0, L_00000165dba212d0;  1 drivers
v00000165dbab4950_0 .net "RESET", 0 0, v00000165dbab5c10_0;  1 drivers
v00000165dbab6570_0 .net "WRITEENABLE", 0 0, v00000165dbab22a0_0;  1 drivers
L_00000165dbab5cb0 .part v00000165dbab57b0_0, 24, 8;
L_00000165dbab6610 .part v00000165dbab57b0_0, 16, 3;
L_00000165dbab52b0 .part v00000165dbab57b0_0, 8, 3;
L_00000165dbab6250 .part v00000165dbab57b0_0, 0, 3;
L_00000165dbab6390 .part v00000165dbab57b0_0, 0, 8;
S_00000165dba3c9e0 .scope module, "Alu" "alu" 3 32, 4 25 0, S_00000165dba56b80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 3 "SELECT";
v00000165dbab18a0_0 .net "DATA1", 7 0, L_00000165dba218f0;  alias, 1 drivers
v00000165dbab1f80_0 .net "DATA2", 7 0, v00000165dbab2660_0;  alias, 1 drivers
v00000165dbab1080_0 .net "RESULT", 7 0, v00000165dbab2ac0_0;  alias, 1 drivers
v00000165dbab1440_0 .net "SELECT", 0 2, v00000165dbab1e40_0;  alias, 1 drivers
v00000165dbab25c0_0 .net "add_result", 7 0, L_00000165dbab5490;  1 drivers
v00000165dbab1300_0 .net "and_result", 7 0, L_00000165dba22140;  1 drivers
v00000165dbab11c0_0 .net "forward_result", 7 0, L_00000165dba21340;  1 drivers
v00000165dbab2020_0 .net "or_result", 7 0, L_00000165dba21b90;  1 drivers
S_00000165dba3cb70 .scope module, "alu_add" "ALU_ADD" 4 43, 4 76 0, S_00000165dba3c9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v00000165dba541a0_0 .net "DATA1", 7 0, L_00000165dba218f0;  alias, 1 drivers
v00000165dba53b60_0 .net "DATA2", 7 0, v00000165dbab2660_0;  alias, 1 drivers
v00000165dba54740_0 .net "RESULT", 7 0, L_00000165dbab5490;  alias, 1 drivers
L_00000165dbab5490 .delay 8 (2,2,2) L_00000165dbab5490/d;
L_00000165dbab5490/d .arith/sum 8, L_00000165dba218f0, v00000165dbab2660_0;
S_00000165dba336c0 .scope module, "alu_and" "ALU_AND" 4 44, 4 94 0, S_00000165dba3c9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_00000165dba22140/d .functor AND 8, L_00000165dba218f0, v00000165dbab2660_0, C4<11111111>, C4<11111111>;
L_00000165dba22140 .delay 8 (1,1,1) L_00000165dba22140/d;
v00000165dba53ca0_0 .net "DATA1", 7 0, L_00000165dba218f0;  alias, 1 drivers
v00000165dba53d40_0 .net "DATA2", 7 0, v00000165dbab2660_0;  alias, 1 drivers
v00000165dba54240_0 .net "RESULT", 7 0, L_00000165dba22140;  alias, 1 drivers
S_00000165dba33850 .scope module, "alu_forward" "ALU_FORWARD" 4 42, 4 59 0, S_00000165dba3c9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2";
    .port_info 1 /OUTPUT 8 "RESULT";
L_00000165dba21340/d .functor BUFZ 8, v00000165dbab2660_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000165dba21340 .delay 8 (1,1,1) L_00000165dba21340/d;
v00000165dba54380_0 .net "DATA2", 7 0, v00000165dbab2660_0;  alias, 1 drivers
v00000165dba53de0_0 .net "RESULT", 7 0, L_00000165dba21340;  alias, 1 drivers
S_00000165dba3df20 .scope module, "alu_or" "ALU_OR" 4 45, 4 112 0, S_00000165dba3c9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_00000165dba21b90/d .functor OR 8, L_00000165dba218f0, v00000165dbab2660_0, C4<00000000>, C4<00000000>;
L_00000165dba21b90 .delay 8 (1,1,1) L_00000165dba21b90/d;
v00000165dba53f20_0 .net "DATA1", 7 0, L_00000165dba218f0;  alias, 1 drivers
v00000165dba54100_0 .net "DATA2", 7 0, v00000165dbab2660_0;  alias, 1 drivers
v00000165dba544c0_0 .net "RESULT", 7 0, L_00000165dba21b90;  alias, 1 drivers
S_00000165dba3e0b0 .scope module, "mux" "MUX" 4 50, 4 131 0, S_00000165dba3c9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "forward_result";
    .port_info 1 /INPUT 8 "add_result";
    .port_info 2 /INPUT 8 "and_result";
    .port_info 3 /INPUT 8 "or_result";
    .port_info 4 /OUTPUT 8 "RESULT";
    .port_info 5 /INPUT 3 "SELECT";
v00000165dbab2ac0_0 .var "RESULT", 7 0;
v00000165dbab2480_0 .net "SELECT", 2 0, v00000165dbab1e40_0;  alias, 1 drivers
v00000165dbab2520_0 .net "add_result", 7 0, L_00000165dbab5490;  alias, 1 drivers
v00000165dbab1760_0 .net "and_result", 7 0, L_00000165dba22140;  alias, 1 drivers
v00000165dbab1ee0_0 .net "forward_result", 7 0, L_00000165dba21340;  alias, 1 drivers
v00000165dbab2f20_0 .net "or_result", 7 0, L_00000165dba21b90;  alias, 1 drivers
E_00000165dba58780/0 .event anyedge, v00000165dbab2480_0, v00000165dba544c0_0, v00000165dba54240_0, v00000165dba54740_0;
E_00000165dba58780/1 .event anyedge, v00000165dba53de0_0;
E_00000165dba58780 .event/or E_00000165dba58780/0, E_00000165dba58780/1;
S_00000165dba43780 .scope module, "Control_Unit" "control_unit" 3 25, 5 7 0, S_00000165dba56b80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "OPCODE";
    .port_info 1 /OUTPUT 1 "WRITEENABLE";
    .port_info 2 /OUTPUT 1 "COMP_SELECT";
    .port_info 3 /OUTPUT 1 "IMMEDIATE_SELECT";
    .port_info 4 /OUTPUT 3 "ALUOP";
v00000165dbab1e40_0 .var "ALUOP", 2 0;
v00000165dbab14e0_0 .var "COMP_SELECT", 0 0;
v00000165dbab28e0_0 .var "IMMEDIATE_SELECT", 0 0;
v00000165dbab13a0_0 .net "OPCODE", 7 0, L_00000165dbab5cb0;  1 drivers
v00000165dbab22a0_0 .var "WRITEENABLE", 0 0;
E_00000165dba58740 .event anyedge, v00000165dbab13a0_0;
S_00000165dba43910 .scope module, "Mux1" "mux" 3 29, 6 11 0, S_00000165dba56b80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUTPUT";
v00000165dbab27a0_0 .net "DATA1", 7 0, L_00000165dba212d0;  alias, 1 drivers
v00000165dbab1120_0 .net "DATA2", 7 0, L_00000165dbab4db0;  alias, 1 drivers
v00000165dbab1260_0 .var "OUTPUT", 7 0;
v00000165dbab1580_0 .net "SELECT", 0 0, v00000165dbab14e0_0;  alias, 1 drivers
E_00000165dba58f00 .event anyedge, v00000165dbab14e0_0, v00000165dbab1120_0, v00000165dbab27a0_0;
S_00000165dba3fb00 .scope module, "Mux2" "mux" 3 30, 6 11 0, S_00000165dba56b80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUTPUT";
v00000165dbab1620_0 .net "DATA1", 7 0, v00000165dbab1260_0;  alias, 1 drivers
v00000165dbab16c0_0 .net "DATA2", 7 0, L_00000165dbab6390;  1 drivers
v00000165dbab2660_0 .var "OUTPUT", 7 0;
v00000165dbab2340_0 .net "SELECT", 0 0, v00000165dbab28e0_0;  alias, 1 drivers
E_00000165dba58980 .event anyedge, v00000165dbab28e0_0, v00000165dbab16c0_0, v00000165dbab1260_0;
S_00000165dba3fc90 .scope module, "Pc" "pc" 3 24, 7 3 0, S_00000165dba56b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RESET";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 32 "PC";
v00000165dbab1b20_0 .net "CLK", 0 0, v00000165dbab4b30_0;  alias, 1 drivers
v00000165dbab2980_0 .var "PC", 31 0;
v00000165dbab1940_0 .var "PC_NEXT", 31 0;
v00000165dbab19e0_0 .net "RESET", 0 0, v00000165dbab5c10_0;  alias, 1 drivers
v00000165dbab2e80_0 .net "adder_out", 31 0, L_00000165dbab4c70;  1 drivers
E_00000165dba58000 .event posedge, v00000165dbab1b20_0;
E_00000165dba58a80 .event anyedge, v00000165dbab1800_0;
S_00000165dba36f70 .scope module, "pc_adder" "pc_add" 7 11, 7 29 0, S_00000165dba3fc90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /OUTPUT 32 "adder_out";
v00000165dbab20c0_0 .net "PC", 31 0, v00000165dbab2980_0;  alias, 1 drivers
L_00000165dbae0088 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000165dbab2700_0 .net/2u *"_ivl_0", 31 0, L_00000165dbae0088;  1 drivers
v00000165dbab1800_0 .net "adder_out", 31 0, L_00000165dbab4c70;  alias, 1 drivers
L_00000165dbab4c70 .delay 32 (1,1,1) L_00000165dbab4c70/d;
L_00000165dbab4c70/d .arith/sum 32, v00000165dbab2980_0, L_00000165dbae0088;
S_00000165dba37100 .scope module, "Reg_File" "reg_file" 3 26, 8 23 0, S_00000165dba56b80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
L_00000165dba218f0/d .functor BUFZ 8, L_00000165dbab4d10, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000165dba218f0 .delay 8 (2,2,2) L_00000165dba218f0/d;
L_00000165dba212d0/d .functor BUFZ 8, L_00000165dbab58f0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000165dba212d0 .delay 8 (2,2,2) L_00000165dba212d0/d;
v00000165dbab1bc0_0 .net "CLK", 0 0, v00000165dbab4b30_0;  alias, 1 drivers
v00000165dbab1c60_0 .net "IN", 7 0, v00000165dbab2ac0_0;  alias, 1 drivers
v00000165dbab1d00_0 .net "INADDRESS", 2 0, L_00000165dbab6610;  1 drivers
v00000165dbab1da0_0 .net "OUT1", 7 0, L_00000165dba218f0;  alias, 1 drivers
v00000165dbab2a20_0 .net "OUT1ADDRESS", 2 0, L_00000165dbab52b0;  1 drivers
v00000165dbab2160_0 .net "OUT2", 7 0, L_00000165dba212d0;  alias, 1 drivers
v00000165dbab2200_0 .net "OUT2ADDRESS", 2 0, L_00000165dbab6250;  1 drivers
v00000165dbab2b60_0 .net "RESET", 0 0, v00000165dbab5c10_0;  alias, 1 drivers
v00000165dbab23e0_0 .net "WRITE", 0 0, v00000165dbab22a0_0;  alias, 1 drivers
v00000165dbab2de0_0 .net *"_ivl_0", 7 0, L_00000165dbab4d10;  1 drivers
v00000165dbab2c00_0 .net *"_ivl_10", 4 0, L_00000165dbab53f0;  1 drivers
L_00000165dbae0118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000165dbab2ca0_0 .net *"_ivl_13", 1 0, L_00000165dbae0118;  1 drivers
v00000165dbab2d40_0 .net *"_ivl_2", 4 0, L_00000165dbab5170;  1 drivers
L_00000165dbae00d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000165dbab5e90_0 .net *"_ivl_5", 1 0, L_00000165dbae00d0;  1 drivers
v00000165dbab5a30_0 .net *"_ivl_8", 7 0, L_00000165dbab58f0;  1 drivers
v00000165dbab5ad0 .array "registers", 0 7, 7 0;
L_00000165dbab4d10 .array/port v00000165dbab5ad0, L_00000165dbab5170;
L_00000165dbab5170 .concat [ 3 2 0 0], L_00000165dbab52b0, L_00000165dbae00d0;
L_00000165dbab58f0 .array/port v00000165dbab5ad0, L_00000165dbab53f0;
L_00000165dbab53f0 .concat [ 3 2 0 0], L_00000165dbab6250, L_00000165dbae0118;
S_00000165dba2b120 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 8 64, 8 64 0, S_00000165dba37100;
 .timescale 0 0;
v00000165dbab1a80_0 .var/i "i", 31 0;
S_00000165dba2b2b0 .scope module, "Two_Com" "two_comp" 3 27, 6 1 0, S_00000165dba56b80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA";
    .port_info 1 /OUTPUT 8 "OUT";
L_00000165dba213b0 .functor NOT 8, L_00000165dba212d0, C4<00000000>, C4<00000000>, C4<00000000>;
v00000165dbab6110_0 .net "DATA", 7 0, L_00000165dba212d0;  alias, 1 drivers
v00000165dbab66b0_0 .net "OUT", 7 0, L_00000165dbab4db0;  alias, 1 drivers
v00000165dbab4e50_0 .net *"_ivl_0", 7 0, L_00000165dba213b0;  1 drivers
L_00000165dbae0160 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v00000165dbab49f0_0 .net/2u *"_ivl_2", 7 0, L_00000165dbae0160;  1 drivers
L_00000165dbab4db0 .delay 8 (1,1,1) L_00000165dbab4db0/d;
L_00000165dbab4db0/d .arith/sum 8, L_00000165dba213b0, L_00000165dbae0160;
    .scope S_00000165dba3fc90;
T_0 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000165dbab2980_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_00000165dba3fc90;
T_1 ;
    %wait E_00000165dba58a80;
    %load/vec4 v00000165dbab2e80_0;
    %store/vec4 v00000165dbab1940_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000165dba3fc90;
T_2 ;
    %wait E_00000165dba58000;
    %load/vec4 v00000165dbab19e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %delay 1, 0;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v00000165dbab2980_0, 0, 32;
    %jmp T_2.1;
T_2.0 ;
    %delay 1, 0;
    %load/vec4 v00000165dbab1940_0;
    %store/vec4 v00000165dbab2980_0, 0, 32;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000165dba43780;
T_3 ;
    %wait E_00000165dba58740;
    %delay 1, 0;
    %load/vec4 v00000165dbab13a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %jmp T_3.6;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000165dbab22a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000165dbab14e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000165dbab28e0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000165dbab1e40_0, 0, 3;
    %jmp T_3.6;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000165dbab22a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000165dbab14e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000165dbab28e0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000165dbab1e40_0, 0, 3;
    %jmp T_3.6;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000165dbab22a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000165dbab14e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000165dbab28e0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000165dbab1e40_0, 0, 3;
    %jmp T_3.6;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000165dbab22a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000165dbab14e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000165dbab28e0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000165dbab1e40_0, 0, 3;
    %jmp T_3.6;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000165dbab22a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000165dbab14e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000165dbab28e0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000165dbab1e40_0, 0, 3;
    %jmp T_3.6;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000165dbab22a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000165dbab14e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000165dbab28e0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000165dbab1e40_0, 0, 3;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000165dba37100;
T_4 ;
    %wait E_00000165dba58000;
    %load/vec4 v00000165dbab23e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v00000165dbab2b60_0;
    %inv;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %delay 1, 0;
    %load/vec4 v00000165dbab1c60_0;
    %load/vec4 v00000165dbab1d00_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v00000165dbab5ad0, 4, 0;
T_4.0 ;
    %load/vec4 v00000165dbab2b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.3, 8;
    %delay 1, 0;
    %fork t_1, S_00000165dba2b120;
    %jmp t_0;
    .scope S_00000165dba2b120;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000165dbab1a80_0, 0, 32;
T_4.5 ;
    %load/vec4 v00000165dbab1a80_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_4.6, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v00000165dbab1a80_0;
    %store/vec4a v00000165dbab5ad0, 4, 0;
    %load/vec4 v00000165dbab1a80_0;
    %addi 1, 0, 32;
    %store/vec4 v00000165dbab1a80_0, 0, 32;
    %jmp T_4.5;
T_4.6 ;
    %end;
    .scope S_00000165dba37100;
t_0 %join;
T_4.3 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000165dba43910;
T_5 ;
    %wait E_00000165dba58f00;
    %load/vec4 v00000165dbab1580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000165dbab1120_0;
    %store/vec4 v00000165dbab1260_0, 0, 8;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000165dbab27a0_0;
    %store/vec4 v00000165dbab1260_0, 0, 8;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000165dba3fb00;
T_6 ;
    %wait E_00000165dba58980;
    %load/vec4 v00000165dbab2340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v00000165dbab16c0_0;
    %store/vec4 v00000165dbab2660_0, 0, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000165dbab1620_0;
    %store/vec4 v00000165dbab2660_0, 0, 8;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000165dba3e0b0;
T_7 ;
    %wait E_00000165dba58780;
    %load/vec4 v00000165dbab2480_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000165dbab2ac0_0, 0, 8;
    %jmp T_7.5;
T_7.0 ;
    %load/vec4 v00000165dbab1ee0_0;
    %store/vec4 v00000165dbab2ac0_0, 0, 8;
    %jmp T_7.5;
T_7.1 ;
    %load/vec4 v00000165dbab2520_0;
    %store/vec4 v00000165dbab2ac0_0, 0, 8;
    %jmp T_7.5;
T_7.2 ;
    %load/vec4 v00000165dbab1760_0;
    %store/vec4 v00000165dbab2ac0_0, 0, 8;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v00000165dbab2f20_0;
    %store/vec4 v00000165dbab2ac0_0, 0, 8;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000165dba56820;
T_8 ;
    %wait E_00000165dba58100;
    %delay 2, 0;
    %load/vec4 v00000165dbab4bd0_0;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000165dbab50d0, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000165dbab57b0_0, 4, 8;
    %load/vec4 v00000165dbab4bd0_0;
    %subi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000165dbab50d0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000165dbab57b0_0, 4, 8;
    %load/vec4 v00000165dbab4bd0_0;
    %subi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000165dbab50d0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000165dbab57b0_0, 4, 8;
    %load/vec4 v00000165dbab4bd0_0;
    %subi 4, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000165dbab50d0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000165dbab57b0_0, 4, 8;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000165dba56820;
T_9 ;
    %vpi_call 2 44 "$readmemb", "instr_mem.mem", v00000165dbab50d0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_00000165dba56820;
T_10 ;
    %vpi_call 2 59 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 60 "$dumpvars", 32'sb00000000000000000000000000000011, S_00000165dba56820, &A<v00000165dbab5ad0, 0>, &A<v00000165dbab5ad0, 1>, &A<v00000165dbab5ad0, 2>, &A<v00000165dbab5ad0, 3>, &A<v00000165dbab5ad0, 4>, &A<v00000165dbab5ad0, 5>, &A<v00000165dbab5ad0, 6>, &A<v00000165dbab5ad0, 7> {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000165dbab4b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000165dbab5c10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000165dbab5c10_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000165dbab5c10_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 72 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_00000165dba56820;
T_11 ;
    %delay 4, 0;
    %load/vec4 v00000165dbab4b30_0;
    %inv;
    %store/vec4 v00000165dbab4b30_0, 0, 1;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "./cpu.v";
    "./alu.v";
    "./control_unit.v";
    "./modules.v";
    "./pc.v";
    "./reg_file.v";
