// Seed: 640098635
module module_0 (
    output supply0 id_0,
    output tri0 id_1,
    input supply0 id_2,
    input tri1 id_3,
    output wire id_4
);
  wire  [  1  :  1  ]  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ;
  logic \id_34 ;
  ;
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    output uwire id_2,
    input wor id_3,
    output tri0 id_4,
    input supply1 id_5,
    output wor id_6,
    input wor id_7,
    output wor id_8,
    input tri1 id_9,
    output wand id_10,
    input uwire id_11,
    input tri1 id_12,
    input supply1 id_13
);
  assign id_4 = -1;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_12,
      id_9,
      id_8
  );
  assign modCall_1.id_2 = 0;
endmodule
