// Seed: 1770031593
module module_0 (
    output wire id_0,
    input  tri1 id_1
);
  logic id_3, id_4;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output wor id_0,
    input tri id_1,
    output supply1 id_2,
    input tri1 id_3,
    input tri id_4,
    input wand id_5,
    input supply1 id_6,
    output wand id_7
);
  assign id_0 = -1'h0;
  module_0 modCall_1 (
      id_2,
      id_5
  );
endmodule
module module_2 (
    output uwire id_0,
    input  wire  id_1,
    input  wire  id_2,
    output tri0  id_3
);
  tri id_5;
  assign id_5 = 1;
  uwire id_6;
  assign id_6 = 1;
  logic id_7;
  module_0 modCall_1 (
      id_3,
      id_1
  );
endmodule
