// Seed: 3683007226
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign module_1.type_2 = 0;
endmodule
module module_1 (
    input wor id_0,
    output supply1 id_1,
    output supply0 id_2
);
  always @(posedge 1'b0 or posedge 1'b0 & id_0 or posedge id_0) @(posedge 1'b0) id_2 = id_0;
  wire id_4, id_5;
  wire id_6;
  id_7(
      .id_0(id_1), .id_1(1'b0)
  );
  module_0 modCall_1 (
      id_4,
      id_6,
      id_6,
      id_4,
      id_6,
      id_4
  );
endmodule
