---
title: VrfyCritReg_IntegrationManual
linkTitle: VrfyCritReg_IntegrationManual
weight: 2
---

<p><strong>Integration Manual</strong></p>
<p><strong>For</strong></p>
<p><strong>VrfyCritReg</strong></p>
<p><strong>VERSION:</strong> <strong>2.0</strong></p>
<p><strong>DATE: 14-Apr-2016</strong></p>
<p><strong>Prepared By:</strong></p>
<p><strong>Sankardu Varadapureddi,</strong></p>
<p><strong>Nexteer Automotive,</strong></p>
<p><strong>Saginaw, MI, USA</strong></p>
<p><strong>Location:</strong> The official version of this document is stored in the Nexteer Configuration Management System.</p>
<p><strong>Revision History</strong></p>
<table>
<colgroup>
<col style="width: 5%" />
<col style="width: 27%" />
<col style="width: 27%" />
<col style="width: 10%" />
<col style="width: 28%" />
</colgroup>
<tbody>
<tr class="odd">
<td><strong>Sl. No.</strong></td>
<td><strong>Description</strong></td>
<td><strong>Author</strong></td>
<td><strong>Version</strong></td>
<td><strong>Date</strong></td>
</tr>
<tr class="even">
<td>1</td>
<td>Initial version</td>
<td>Sankardu Varadapureddi</td>
<td>1.0</td>
<td>14-Jan-2016</td>
</tr>
<tr class="odd">
<td>2</td>
<td>Updated to “ Critical register” checks at init and periodic functions</td>
<td>Selva Sengottaiyan</td>
<td>2</td>
<td>14-Apr-2016</td>
</tr>
</tbody>
</table>
<p>Table of Contents</p>
<p><a href="#abbrevations-and-acronyms">1 Abbrevations And Acronyms 4</a></p>
<p><a href="#references">2 References 5</a></p>
<p><a href="#dependencies">3 Dependencies 6</a></p>
<p><a href="#swcs">3.1 SWCs 6</a></p>
<p><a href="#global-functionsnon-rte-to-be-provided-to-integration-project">3.2 Global Functions(Non RTE) to be provided to Integration Project 6</a></p>
<p><a href="#configuration-requirements">4 Configuration REQUIREMeNTS 7</a></p>
<p><a href="#build-time-config">4.1 Build Time Config 7</a></p>
<p><a href="#configuration-files-to-be-provided-by-integration-project">4.2 Configuration Files to be provided by Integration Project 7</a></p>
<p><a href="#da-vinci-parameter-configuration-changes">4.3 Da Vinci Parameter Configuration Changes 7</a></p>
<p><a href="#davinci-interrupt-configuration-changes">4.4 DaVinci Interrupt Configuration Changes 7</a></p>
<p><a href="#manual-configuration-changes">4.5 Manual Configuration Changes 7</a></p>
<p><a href="#integration-dataflow-requirements">5 Integration DATAFLOW REQUIREMENTS 8</a></p>
<p><a href="#required-global-data-inputs">5.1 Required Global Data Inputs 8</a></p>
<p><a href="#required-global-data-outputs">5.2 Required Global Data Outputs 8</a></p>
<p><a href="#specific-include-path-present">5.3 Specific Include Path present 8</a></p>
<p><a href="#runnable-scheduling">6 Runnable Scheduling 9</a></p>
<p><a href="#memory-map-requirements">7 Memory Map REQUIREMENTS 10</a></p>
<p><a href="#mapping">7.1 Mapping 10</a></p>
<p><a href="#usage">7.2 Usage 10</a></p>
<p><a href="#nvm-blocks">7.3 NvM Blocks 10</a></p>
<p><a href="#compiler-settings">8 Compiler Settings 11</a></p>
<p><a href="#preprocessor-macro">8.1 Preprocessor MACRO 11</a></p>
<p><a href="#optimization-settings">8.2 Optimization Settings 11</a></p>
<p><a href="#appendix">9 Appendix 12</a></p>
<h1 id="abbrevations-and-acronyms">Abbrevations And Acronyms</h1>
<table>
<colgroup>
<col style="width: 28%" />
<col style="width: 71%" />
</colgroup>
<tbody>
<tr class="odd">
<td><strong>Abbreviation</strong></td>
<td><strong>Description</strong></td>
</tr>
<tr class="even">
<td>DFD</td>
<td>Design functional diagram</td>
</tr>
<tr class="odd">
<td>MDD</td>
<td>Module design Document</td>
</tr>
<tr class="even">
<td></td>
<td></td>
</tr>
<tr class="odd">
<td></td>
<td></td>
</tr>
<tr class="even">
<td></td>
<td></td>
</tr>
</tbody>
</table>
<h1 id="references">References</h1>
<p>This section lists the title &amp; version of all the documents that are referred for development of this document</p>
<table>
<colgroup>
<col style="width: 11%" />
<col style="width: 65%" />
<col style="width: 22%" />
</colgroup>
<tbody>
<tr class="odd">
<td><strong>Sr. No.</strong></td>
<td><strong>Title</strong></td>
<td><strong>Version</strong></td>
</tr>
<tr class="even">
<td>1</td>
<td>FDD : CM111A_VrfyCritReg _Design</td>
<td>See Synergy sub project version</td>
</tr>
<tr class="odd">
<td>2</td>
<td>Software Naming Conventions</td>
<td>Process 4.02.00</td>
</tr>
<tr class="even">
<td>3</td>
<td>Software Design and Coding Standards</td>
<td>Process 4.02.00</td>
</tr>
<tr class="odd">
<td></td>
<td></td>
<td></td>
</tr>
<tr class="even">
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
<h1 id="dependencies">Dependencies</h1>
<h2 id="swcs">SWCs</h2>
<table>
<colgroup>
<col style="width: 30%" />
<col style="width: 69%" />
</colgroup>
<tbody>
<tr class="odd">
<td><strong>Module</strong></td>
<td><strong>Required Feature</strong></td>
</tr>
<tr class="even">
<td><strong>None</strong></td>
<td></td>
</tr>
</tbody>
</table>
<h2 id="global-functionsnon-rte-to-be-provided-to-integration-project">Global Functions(Non RTE) to be provided to Integration Project</h2>
<p>CritRegIninChk--- Needs to be trusted function because it needs to run in supervisor mode</p>
<p>CritRegPerChk--- Needs to be trusted function because it needs to run in supervisor mode</p>
<h1 id="configuration-requirements">Configuration REQUIREMeNTS</h1>
<h2 id="build-time-config">Build Time Config</h2>
<table style="width:100%;">
<colgroup>
<col style="width: 36%" />
<col style="width: 53%" />
<col style="width: 9%" />
</colgroup>
<tbody>
<tr class="odd">
<td><strong>Modules</strong></td>
<td><strong>Notes</strong></td>
<td></td>
</tr>
<tr class="even">
<td><strong>None</strong></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
<h2 id="configuration-files-to-be-provided-by-integration-project">Configuration Files to be provided by Integration Project</h2>
<p><strong>CDD_VrfyCritReg_Cfg.c</strong></p>
<p><strong>CDD_VrfyCritReg_Cfg_private.h</strong></p>
<h2 id="da-vinci-parameter-configuration-changes">Da Vinci Parameter Configuration Changes</h2>
<table style="width:100%;">
<colgroup>
<col style="width: 51%" />
<col style="width: 37%" />
<col style="width: 10%" />
</colgroup>
<tbody>
<tr class="odd">
<td><strong>Parameter</strong></td>
<td><strong>Notes</strong></td>
<td><strong>SWC</strong></td>
</tr>
<tr class="even">
<td><strong>/Nexteer/VrfyCritReg/VrfySysCritRegInitSignallist</strong></td>
<td><p>System Critical registers with 32 bit Access that needs to checked at Init</p>
<p>function</p></td>
<td></td>
</tr>
<tr class="odd">
<td><strong>/Nexteer/VrfyCritReg/VrfySysCritRegPerSignallist</strong></td>
<td>System Critical registers with 32 bit Access that needs to checked periodically</td>
<td></td>
</tr>
<tr class="even">
<td><strong>/Nexteer/VrfyCritReg/VrfyCritReg32bitPerSignallist</strong></td>
<td>Critical registers with 32 bit Access that needs to checked periodically</td>
<td></td>
</tr>
<tr class="odd">
<td><strong>/Nexteer/VrfyCritReg/VrfyCritReg32bitInitSignallist</strong></td>
<td>Critical registers with 32 bit Access that needs to checked at Initialisation</td>
<td></td>
</tr>
<tr class="even">
<td><strong>/Nexteer/VrfyCritReg/VrfyCritReg16bitPerSignallist</strong></td>
<td>Critical registers with 16 bit Access that needs to checked periodically</td>
<td></td>
</tr>
<tr class="odd">
<td><strong>/Nexteer/VrfyCritReg/VrfyCritReg16bitInitSignallist</strong></td>
<td>Critical registers with 32 bit Access that needs to checked at Initialisation</td>
<td></td>
</tr>
<tr class="even">
<td><strong>/Nexteer/VrfyCritReg/VrfyCritReg8bitPerSignallist</strong></td>
<td>Critical registers with 8 bit Access that needs to checked periodically</td>
<td></td>
</tr>
<tr class="odd">
<td><strong>/Nexteer/VrfyCritReg/VrfyCritReg8bitInitSignallist</strong></td>
<td>Critical registers with 32 bit Access that needs to checked at Initialisation</td>
<td></td>
</tr>
</tbody>
</table>
<p>Note:</p>
<p>Refer the CM010 RH850 Static Register Evaluation.xlsm for configuration of critical registers</p>
<p>Refer the Appendix below for the steps involved in generating “Da Vinci Configuration files needed for critical register check “ from the Script.</p>
<h2 id="davinci-interrupt-configuration-changes">DaVinci Interrupt Configuration Changes</h2>
<table>
<colgroup>
<col style="width: 16%" />
<col style="width: 9%" />
<col style="width: 38%" />
<col style="width: 34%" />
</colgroup>
<tbody>
<tr class="odd">
<td><strong>ISR Name</strong></td>
<td><strong>VIM #</strong></td>
<td><strong>Priority Dependency</strong></td>
<td><strong>Notes</strong></td>
</tr>
<tr class="even">
<td><strong>None</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
<h2 id="manual-configuration-changes">Manual Configuration Changes</h2>
<table>
<colgroup>
<col style="width: 39%" />
<col style="width: 47%" />
<col style="width: 12%" />
</colgroup>
<tbody>
<tr class="odd">
<td><strong>Constant</strong></td>
<td><strong>Notes</strong></td>
<td><strong>SWC</strong></td>
</tr>
<tr class="even">
<td><strong>None</strong></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
<h1 id="integration-dataflow-requirements">Integration DATAFLOW REQUIREMENTS</h1>
<h2 id="required-global-data-inputs">Required Global Data Inputs</h2>
<p>None</p>
<h2 id="required-global-data-outputs">Required Global Data Outputs</h2>
<p>None</p>
<h2 id="specific-include-path-present">Specific Include Path present</h2>
<p>Yes.</p>
<h1 id="runnable-scheduling">Runnable Scheduling </h1>
<p>This section specifies the required runnable scheduling.</p>
<table style="width:100%;">
<colgroup>
<col style="width: 25%" />
<col style="width: 54%" />
<col style="width: 20%" />
</colgroup>
<tbody>
<tr class="odd">
<td><strong>Init</strong></td>
<td><strong>Scheduling Requirements</strong></td>
<td><strong>Trigger</strong></td>
</tr>
<tr class="even">
<td><strong>VrfyCritRegInit1</strong></td>
<td>None</td>
<td>RTE (Init)</td>
</tr>
</tbody>
</table>
<table>
<colgroup>
<col style="width: 30%" />
<col style="width: 50%" />
<col style="width: 18%" />
</colgroup>
<tbody>
<tr class="odd">
<td><strong>Runnable</strong></td>
<td><strong>Scheduling Requirements</strong></td>
<td><strong>Trigger</strong></td>
</tr>
<tr class="even">
<td><strong>VrfyCritRegPer1</strong></td>
<td>None</td>
<td>RTE (10ms)</td>
</tr>
</tbody>
</table>
<h1 id="memory-map-requirements">Memory Map REQUIREMENTS</h1>
<h2 id="mapping">Mapping</h2>
<table>
<colgroup>
<col style="width: 45%" />
<col style="width: 26%" />
<col style="width: 28%" />
</colgroup>
<tbody>
<tr class="odd">
<td><strong>Memory Section</strong></td>
<td><strong>Contents</strong></td>
<td><strong>Notes</strong></td>
</tr>
<tr class="even">
<td><strong>None</strong></td>
<td></td>
<td></td>
</tr>
<tr class="odd">
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
<p>* Each …START_SEC… constant is terminated by a …STOP_SEC… constant as specified in the AUTOSAR Memory Mapping requirements.</p>
<h2 id="usage">Usage</h2>
<table>
<colgroup>
<col style="width: 55%" />
<col style="width: 23%" />
<col style="width: 21%" />
</colgroup>
<tbody>
<tr class="odd">
<td><strong>Feature</strong></td>
<td><strong>RAM</strong></td>
<td><strong>ROM</strong></td>
</tr>
<tr class="even">
<td><strong>None</strong></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
<p>Table 1: ARM Cortex R4 Memory Usage</p>
<h2 id="nvm-blocks">NvM Blocks</h2>
<p>None</p>
<h1 id="compiler-settings">Compiler Settings</h1>
<h2 id="preprocessor-macro"> Preprocessor MACRO</h2>
<p><strong>None</strong>.</p>
<h2 id="optimization-settings">Optimization Settings</h2>
<p><strong>None</strong>.</p>
<h1 id="appendix">Appendix</h1>
<p><em>Steps to generate CDD_VrfyCritReg_Cfg:</em></p>
<ol type="1">
<li><p><em>Run CriticalRegisterGenerator.py</em> <em>(Script will be placed along with Excel RH850 Static Register Evaluation)</em></p></li>
<li><p><em>The input for this Generator tool is the Excel Sheet RH850 Static Register Evaluation</em></p></li>
<li><p><em>OUTPUT Generated will be</em> <em>“CDD_VrfyCritReg_Cfg.arxml</em> <em>“</em> <em>and rename it as “EPS_VrfyCritReg_ecuc.arxml” or corresponding .arxml name that matches project</em></p></li>
</ol>
