Analysis & Synthesis report for pdp8
Sat May 15 08:16:29 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |pdp8|CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state
 12. State Machine - |pdp8|Memory:Inst_Memory|curr_state
 13. State Machine - |pdp8|Panel:Inst_Panel|rs_state
 14. Registers Protected by Synthesis
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for Top-level Entity: |pdp8
 21. Source assignments for Memory:Inst_Memory
 22. Source assignments for Memory:Inst_Memory|InternalSRAM:mySRAM|altsyncram:altsyncram_component|altsyncram_2914:auto_generated|altsyncram_cou2:altsyncram1
 23. Source assignments for CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine
 24. Source assignments for sld_signaltap:auto_signaltap_0
 25. Parameter Settings for User Entity Instance: Memory:Inst_Memory|InternalSRAM:mySRAM|altsyncram:altsyncram_component
 26. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 27. Parameter Settings for Inferred Entity Instance: CPU:Inst_CPU|lpm_mult:Mult0
 28. altsyncram Parameter Settings by Entity Instance
 29. lpm_mult Parameter Settings by Entity Instance
 30. Port Connectivity Checks: "Panel:Inst_Panel"
 31. Signal Tap Logic Analyzer Settings
 32. In-System Memory Content Editor Settings
 33. Post-Synthesis Netlist Statistics for Top Partition
 34. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 35. Elapsed Time Per Partition
 36. Connections to In-System Debugging Instance "auto_signaltap_0"
 37. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat May 15 08:16:29 2021       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; pdp8                                        ;
; Top-level Entity Name              ; pdp8                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 2,243                                       ;
;     Total combinational functions  ; 1,459                                       ;
;     Dedicated logic registers      ; 1,509                                       ;
; Total registers                    ; 1509                                        ;
; Total pins                         ; 6                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 311,296                                     ;
; Embedded Multiplier 9-bit elements ; 2                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE15F23C8       ;                    ;
; Top-level entity name                                            ; pdp8               ; pdp8               ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                  ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; panel.vhd                                                          ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/panel.vhd                                                          ;             ;
; Memory.vhd                                                         ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/Memory.vhd                                                         ;             ;
; UART.vhd                                                           ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/UART.vhd                                                           ;             ;
; CPU_StateMachine.vhd                                               ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/CPU_StateMachine.vhd                                               ;             ;
; CPU.vhd                                                            ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/CPU.vhd                                                            ;             ;
; IOT_Distributor.vhd                                                ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/IOT_Distributor.vhd                                                ;             ;
; pdp8.vhd                                                           ; yes             ; User VHDL File                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd                                                           ;             ;
; InternalSRAM.vhd                                                   ; yes             ; User Wizard-Generated File                   ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/InternalSRAM.vhd                                                   ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                         ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                  ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                            ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                         ;             ;
; aglobal201.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                                                         ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                          ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                                                             ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                                                             ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                                                                           ;             ;
; db/altsyncram_2914.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/db/altsyncram_2914.tdf                                             ;             ;
; db/altsyncram_cou2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/db/altsyncram_cou2.tdf                                             ;             ;
; ../../../../../Linux-68k/pdp8/PDP8_Programs/echo.mif               ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Linux-68k/pdp8/PDP8_Programs/echo.mif                                                                         ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                                                    ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                          ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                      ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                         ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                      ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                                 ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                                    ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                       ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                                       ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dffeea.inc                                                                                             ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                          ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                           ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                                 ;             ;
; db/altsyncram_8e24.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/db/altsyncram_8e24.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.tdf                                                                                           ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                                         ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                                            ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                    ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.inc                                                                                         ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                            ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/muxlut.inc                                                                                             ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc                                                                                           ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc                                                                                           ;             ;
; db/mux_rsc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/db/mux_rsc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                         ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/declut.inc                                                                                             ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                        ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                        ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                        ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cmpconst.inc                                                                                           ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                        ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                                ;             ;
; db/cntr_6ii.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/db/cntr_6ii.tdf                                                    ;             ;
; db/cntr_g9j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/db/cntr_g9j.tdf                                                    ;             ;
; db/cntr_fgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/db/cntr_fgi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/db/cmpr_ngc.tdf                                                    ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                            ; altera_sld  ;
; db/ip/sldd144d38a/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/db/ip/sldd144d38a/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                       ;             ;
; lpm_mult.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                                                           ;             ;
; multcore.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.inc                                                                                           ;             ;
; db/mult_vct.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/db/mult_vct.tdf                                                    ;             ;
; db/altsyncram_a514.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/db/altsyncram_a514.tdf                                             ;             ;
; db/altsyncram_kku2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/db/altsyncram_kku2.tdf                                             ;             ;
; ../../../../Linux-68k/pdp8/PDP8_Programs/easy.mif                  ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Linux-68k/pdp8/PDP8_Programs/easy.mif                                                                         ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 2,243     ;
;                                             ;           ;
; Total combinational functions               ; 1459      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 595       ;
;     -- 3 input functions                    ; 480       ;
;     -- <=2 input functions                  ; 384       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 1229      ;
;     -- arithmetic mode                      ; 230       ;
;                                             ;           ;
; Total registers                             ; 1509      ;
;     -- Dedicated logic registers            ; 1509      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 6         ;
; Total memory bits                           ; 311296    ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 2         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 1147      ;
; Total fan-out                               ; 12499     ;
; Average fan-out                             ; 3.99      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                              ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |pdp8                                                                                                                                   ; 1459 (73)           ; 1509 (0)                  ; 311296      ; 2            ; 0       ; 1         ; 6    ; 0            ; |pdp8                                                                                                                                                                                                                                                                                                                                            ; pdp8                              ; work         ;
;    |CPU:Inst_CPU|                                                                                                                       ; 519 (400)           ; 96 (67)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |pdp8|CPU:Inst_CPU                                                                                                                                                                                                                                                                                                                               ; CPU                               ; work         ;
;       |CPU_StateMachine:Inst_CPU_StateMachine|                                                                                          ; 119 (119)           ; 29 (29)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine                                                                                                                                                                                                                                                                                        ; CPU_StateMachine                  ; work         ;
;       |lpm_mult:Mult0|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |pdp8|CPU:Inst_CPU|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                ; lpm_mult                          ; work         ;
;          |mult_vct:auto_generated|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |pdp8|CPU:Inst_CPU|lpm_mult:Mult0|mult_vct:auto_generated                                                                                                                                                                                                                                                                                        ; mult_vct                          ; work         ;
;    |IOT_Distributor:Inst_IOT_Distributor|                                                                                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|IOT_Distributor:Inst_IOT_Distributor                                                                                                                                                                                                                                                                                                       ; IOT_Distributor                   ; work         ;
;    |Memory:Inst_Memory|                                                                                                                 ; 92 (21)             ; 88 (42)                   ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|Memory:Inst_Memory                                                                                                                                                                                                                                                                                                                         ; Memory                            ; work         ;
;       |InternalSRAM:mySRAM|                                                                                                             ; 71 (0)              ; 46 (0)                    ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|Memory:Inst_Memory|InternalSRAM:mySRAM                                                                                                                                                                                                                                                                                                     ; InternalSRAM                      ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 71 (0)              ; 46 (0)                    ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|Memory:Inst_Memory|InternalSRAM:mySRAM|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;             |altsyncram_2914:auto_generated|                                                                                            ; 71 (0)              ; 46 (0)                    ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|Memory:Inst_Memory|InternalSRAM:mySRAM|altsyncram:altsyncram_component|altsyncram_2914:auto_generated                                                                                                                                                                                                                                      ; altsyncram_2914                   ; work         ;
;                |altsyncram_cou2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|Memory:Inst_Memory|InternalSRAM:mySRAM|altsyncram:altsyncram_component|altsyncram_2914:auto_generated|altsyncram_cou2:altsyncram1                                                                                                                                                                                                          ; altsyncram_cou2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 71 (47)             ; 46 (37)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|Memory:Inst_Memory|InternalSRAM:mySRAM|altsyncram:altsyncram_component|altsyncram_2914:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                            ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 24 (24)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|Memory:Inst_Memory|InternalSRAM:mySRAM|altsyncram:altsyncram_component|altsyncram_2914:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                         ; sld_rom_sr                        ; work         ;
;    |Panel:Inst_Panel|                                                                                                                   ; 31 (31)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|Panel:Inst_Panel                                                                                                                                                                                                                                                                                                                           ; Panel                             ; work         ;
;    |UART:Inst_UART|                                                                                                                     ; 83 (83)             ; 56 (56)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|UART:Inst_UART                                                                                                                                                                                                                                                                                                                             ; UART                              ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 181 (1)             ; 118 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 180 (0)             ; 118 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 180 (0)             ; 118 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 180 (1)             ; 118 (6)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 179 (0)             ; 112 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 179 (140)           ; 112 (84)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 478 (2)             ; 1125 (129)                ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 476 (0)             ; 996 (0)                   ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 476 (88)            ; 996 (594)                 ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 25 (0)              ; 70 (70)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_rsc:auto_generated|                                                                                              ; 23 (23)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_rsc:auto_generated                                                                                                                              ; mux_rsc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_8e24:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated                                                                                                                                                 ; altsyncram_8e24                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 85 (85)             ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 4 (1)               ; 21 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 2 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 2 (0)               ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 1 (1)               ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 213 (11)            ; 198 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 7 (0)               ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_6ii:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_6ii:auto_generated                                                             ; cntr_6ii                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 11 (0)              ; 11 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_g9j:auto_generated|                                                                                             ; 11 (11)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated                                                                                      ; cntr_g9j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_fgi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_fgi:auto_generated                                                                            ; cntr_fgi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 23 (23)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 128 (128)           ; 128 (128)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 23 (23)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pdp8|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------------------+
; Memory:Inst_Memory|InternalSRAM:mySRAM|altsyncram:altsyncram_component|altsyncram_2914:auto_generated|altsyncram_cou2:altsyncram1|ALTSYNCRAM                                                          ; AUTO ; True Dual Port   ; 4096         ; 12           ; 4096         ; 12           ; 49152  ; ../../../../../Linux-68k/pdp8/PDP8_Programs/echo.mif ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8e24:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 128          ; 2048         ; 128          ; 262144 ; None                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 1           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 2           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                           ; IP Include File  ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |pdp8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                  ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |pdp8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                  ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |pdp8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                  ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |pdp8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                  ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |pdp8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                  ;
; Altera ; RAM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |pdp8|Memory:Inst_Memory|InternalSRAM:mySRAM                                                                                                                                                                                                                              ; InternalSRAM.vhd ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pdp8|CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+----------------------+----------------+----------------+----------------+----------------+----------------+--------------------+-------------------+--------------------+--------------------+--------------------+--------------------+-----------------+----------------+---------------------+-------------------+-------------------+-------------------+------------------+---------------------+--------------------+----------------+----------------+----------------+---------------+
; Name                 ; curr_state.LASTSTATE ; curr_state.SHR ; curr_state.SHL ; curr_state.NMI ; curr_state.DIV ; curr_state.MUL ; curr_state.MULDIV2 ; curr_state.MULDIV ; curr_state.GROUP2P ; curr_state.GROUP3A ; curr_state.IOTPER3 ; curr_state.IOTPER2 ; curr_state.ISZ1 ; curr_state.ISZ ; curr_state.DISPATCH ; curr_state.INDIR4 ; curr_state.INDIR3 ; curr_state.INDIR2 ; curr_state.INDIR ; curr_state.SIDECODE ; curr_state.SIFETCH ; curr_state.S0C ; curr_state.S0B ; curr_state.S0A ; curr_state.S0 ;
+----------------------+----------------------+----------------+----------------+----------------+----------------+----------------+--------------------+-------------------+--------------------+--------------------+--------------------+--------------------+-----------------+----------------+---------------------+-------------------+-------------------+-------------------+------------------+---------------------+--------------------+----------------+----------------+----------------+---------------+
; curr_state.S0        ; 0                    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0               ; 0              ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                   ; 0                  ; 0              ; 0              ; 0              ; 0             ;
; curr_state.S0A       ; 0                    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0               ; 0              ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                   ; 0                  ; 0              ; 0              ; 1              ; 1             ;
; curr_state.S0B       ; 0                    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0               ; 0              ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                   ; 0                  ; 0              ; 1              ; 0              ; 1             ;
; curr_state.S0C       ; 0                    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0               ; 0              ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                   ; 0                  ; 1              ; 0              ; 0              ; 1             ;
; curr_state.SIFETCH   ; 0                    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0               ; 0              ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                   ; 1                  ; 0              ; 0              ; 0              ; 1             ;
; curr_state.SIDECODE  ; 0                    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0               ; 0              ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 1                   ; 0                  ; 0              ; 0              ; 0              ; 1             ;
; curr_state.INDIR     ; 0                    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0               ; 0              ; 0                   ; 0                 ; 0                 ; 0                 ; 1                ; 0                   ; 0                  ; 0              ; 0              ; 0              ; 1             ;
; curr_state.INDIR2    ; 0                    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0               ; 0              ; 0                   ; 0                 ; 0                 ; 1                 ; 0                ; 0                   ; 0                  ; 0              ; 0              ; 0              ; 1             ;
; curr_state.INDIR3    ; 0                    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0               ; 0              ; 0                   ; 0                 ; 1                 ; 0                 ; 0                ; 0                   ; 0                  ; 0              ; 0              ; 0              ; 1             ;
; curr_state.INDIR4    ; 0                    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0               ; 0              ; 0                   ; 1                 ; 0                 ; 0                 ; 0                ; 0                   ; 0                  ; 0              ; 0              ; 0              ; 1             ;
; curr_state.DISPATCH  ; 0                    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0               ; 0              ; 1                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                   ; 0                  ; 0              ; 0              ; 0              ; 1             ;
; curr_state.ISZ       ; 0                    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0               ; 1              ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                   ; 0                  ; 0              ; 0              ; 0              ; 1             ;
; curr_state.ISZ1      ; 0                    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 1               ; 0              ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                   ; 0                  ; 0              ; 0              ; 0              ; 1             ;
; curr_state.IOTPER2   ; 0                    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0                 ; 0                  ; 0                  ; 0                  ; 1                  ; 0               ; 0              ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                   ; 0                  ; 0              ; 0              ; 0              ; 1             ;
; curr_state.IOTPER3   ; 0                    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0                 ; 0                  ; 0                  ; 1                  ; 0                  ; 0               ; 0              ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                   ; 0                  ; 0              ; 0              ; 0              ; 1             ;
; curr_state.GROUP3A   ; 0                    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0                 ; 0                  ; 1                  ; 0                  ; 0                  ; 0               ; 0              ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                   ; 0                  ; 0              ; 0              ; 0              ; 1             ;
; curr_state.GROUP2P   ; 0                    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0                 ; 1                  ; 0                  ; 0                  ; 0                  ; 0               ; 0              ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                   ; 0                  ; 0              ; 0              ; 0              ; 1             ;
; curr_state.MULDIV    ; 0                    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                  ; 1                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0               ; 0              ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                   ; 0                  ; 0              ; 0              ; 0              ; 1             ;
; curr_state.MULDIV2   ; 0                    ; 0              ; 0              ; 0              ; 0              ; 0              ; 1                  ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0               ; 0              ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                   ; 0                  ; 0              ; 0              ; 0              ; 1             ;
; curr_state.MUL       ; 0                    ; 0              ; 0              ; 0              ; 0              ; 1              ; 0                  ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0               ; 0              ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                   ; 0                  ; 0              ; 0              ; 0              ; 1             ;
; curr_state.DIV       ; 0                    ; 0              ; 0              ; 0              ; 1              ; 0              ; 0                  ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0               ; 0              ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                   ; 0                  ; 0              ; 0              ; 0              ; 1             ;
; curr_state.NMI       ; 0                    ; 0              ; 0              ; 1              ; 0              ; 0              ; 0                  ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0               ; 0              ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                   ; 0                  ; 0              ; 0              ; 0              ; 1             ;
; curr_state.SHL       ; 0                    ; 0              ; 1              ; 0              ; 0              ; 0              ; 0                  ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0               ; 0              ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                   ; 0                  ; 0              ; 0              ; 0              ; 1             ;
; curr_state.SHR       ; 0                    ; 1              ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0               ; 0              ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                   ; 0                  ; 0              ; 0              ; 0              ; 1             ;
; curr_state.LASTSTATE ; 1                    ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                  ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0               ; 0              ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                   ; 0                  ; 0              ; 0              ; 0              ; 1             ;
+----------------------+----------------------+----------------+----------------+----------------+----------------+----------------+--------------------+-------------------+--------------------+--------------------+--------------------+--------------------+-----------------+----------------+---------------------+-------------------+-------------------+-------------------+------------------+---------------------+--------------------+----------------+----------------+----------------+---------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------+
; State Machine - |pdp8|Memory:Inst_Memory|curr_state                                                              ;
+----------------+----------------+---------------+---------------+----------------+---------------+---------------+
; Name           ; curr_state.S3A ; curr_state.S3 ; curr_state.S2 ; curr_state.S1A ; curr_state.S1 ; curr_state.S0 ;
+----------------+----------------+---------------+---------------+----------------+---------------+---------------+
; curr_state.S0  ; 0              ; 0             ; 0             ; 0              ; 0             ; 0             ;
; curr_state.S1  ; 0              ; 0             ; 0             ; 0              ; 1             ; 1             ;
; curr_state.S1A ; 0              ; 0             ; 0             ; 1              ; 0             ; 1             ;
; curr_state.S2  ; 0              ; 0             ; 1             ; 0              ; 0             ; 1             ;
; curr_state.S3  ; 0              ; 1             ; 0             ; 0              ; 0             ; 1             ;
; curr_state.S3A ; 1              ; 0             ; 0             ; 0              ; 0             ; 1             ;
+----------------+----------------+---------------+---------------+----------------+---------------+---------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------+
; State Machine - |pdp8|Panel:Inst_Panel|rs_state                                 ;
+---------------------+---------------------+----------------+--------------------+
; Name                ; rs_state.RSSTOPPING ; rs_state.RSRUN ; rs_state.RSSTOPPED ;
+---------------------+---------------------+----------------+--------------------+
; rs_state.RSSTOPPED  ; 0                   ; 0              ; 0                  ;
; rs_state.RSRUN      ; 0                   ; 1              ; 1                  ;
; rs_state.RSSTOPPING ; 1                   ; 0              ; 1                  ;
+---------------------+---------------------+----------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                         ;
+--------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                            ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.GROUP2P   ; yes                                                              ; yes                                        ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3   ; yes                                                              ; yes                                        ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.SIFETCH   ; yes                                                              ; yes                                        ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.SIDECODE  ; yes                                                              ; yes                                        ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER2   ; yes                                                              ; yes                                        ;
; Memory:Inst_Memory|wdata_buf[0]                                          ; yes                                                              ; yes                                        ;
; Memory:Inst_Memory|addr_buf[0]                                           ; yes                                                              ; yes                                        ;
; Memory:Inst_Memory|addr_buf[1]                                           ; yes                                                              ; yes                                        ;
; Memory:Inst_Memory|addr_buf[2]                                           ; yes                                                              ; yes                                        ;
; Memory:Inst_Memory|addr_buf[3]                                           ; yes                                                              ; yes                                        ;
; Memory:Inst_Memory|addr_buf[4]                                           ; yes                                                              ; yes                                        ;
; Memory:Inst_Memory|addr_buf[5]                                           ; yes                                                              ; yes                                        ;
; Memory:Inst_Memory|addr_buf[6]                                           ; yes                                                              ; yes                                        ;
; Memory:Inst_Memory|addr_buf[7]                                           ; yes                                                              ; yes                                        ;
; Memory:Inst_Memory|addr_buf[8]                                           ; yes                                                              ; yes                                        ;
; Memory:Inst_Memory|addr_buf[9]                                           ; yes                                                              ; yes                                        ;
; Memory:Inst_Memory|addr_buf[10]                                          ; yes                                                              ; yes                                        ;
; Memory:Inst_Memory|addr_buf[11]                                          ; yes                                                              ; yes                                        ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.LASTSTATE ; yes                                                              ; yes                                        ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.DISPATCH  ; yes                                                              ; yes                                        ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.S0B       ; yes                                                              ; yes                                        ;
; Memory:Inst_Memory|wdata_buf[1]                                          ; yes                                                              ; yes                                        ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.MUL       ; yes                                                              ; yes                                        ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.SHR       ; yes                                                              ; yes                                        ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.SHL       ; yes                                                              ; yes                                        ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.NMI       ; yes                                                              ; yes                                        ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.DIV       ; yes                                                              ; yes                                        ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.MULDIV2   ; yes                                                              ; yes                                        ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.GROUP3A   ; yes                                                              ; yes                                        ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.ISZ1      ; yes                                                              ; yes                                        ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.INDIR4    ; yes                                                              ; yes                                        ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.INDIR2    ; yes                                                              ; yes                                        ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.S0A       ; yes                                                              ; yes                                        ;
; Memory:Inst_Memory|wdata_buf[2]                                          ; yes                                                              ; yes                                        ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.INDIR3    ; yes                                                              ; yes                                        ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.ISZ       ; yes                                                              ; yes                                        ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.INDIR     ; yes                                                              ; yes                                        ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.MULDIV    ; yes                                                              ; yes                                        ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.S0        ; yes                                                              ; yes                                        ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.S0C       ; yes                                                              ; yes                                        ;
; Memory:Inst_Memory|wdata_buf[3]                                          ; yes                                                              ; yes                                        ;
; Memory:Inst_Memory|wdata_buf[4]                                          ; yes                                                              ; yes                                        ;
; Memory:Inst_Memory|wdata_buf[5]                                          ; yes                                                              ; yes                                        ;
; Memory:Inst_Memory|wdata_buf[8]                                          ; yes                                                              ; yes                                        ;
; Memory:Inst_Memory|wdata_buf[9]                                          ; yes                                                              ; yes                                        ;
; Memory:Inst_Memory|wdata_buf[10]                                         ; yes                                                              ; yes                                        ;
; Memory:Inst_Memory|wdata_buf[11]                                         ; yes                                                              ; yes                                        ;
; Memory:Inst_Memory|wdata_buf[6]                                          ; yes                                                              ; yes                                        ;
; Memory:Inst_Memory|wdata_buf[7]                                          ; yes                                                              ; yes                                        ;
; Total number of protected registers is 49                                ;                                                                  ;                                            ;
+--------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; Panel:Inst_Panel|sw1[0..6]             ; Stuck at GND due to stuck port data_in ;
; Panel:Inst_Panel|sw1[7]                ; Stuck at VCC due to stuck port data_in ;
; Panel:Inst_Panel|sw1[8..11]            ; Stuck at GND due to stuck port data_in ;
; Panel:Inst_Panel|lac1                  ; Stuck at GND due to stuck port data_in ;
; Panel:Inst_Panel|dep1                  ; Stuck at GND due to stuck port data_in ;
; Panel:Inst_Panel|lpc1                  ; Stuck at GND due to stuck port data_in ;
; Panel:Inst_Panel|ss1                   ; Stuck at GND due to stuck port data_in ;
; Panel:Inst_Panel|swreg[0..6]           ; Stuck at GND due to stuck port data_in ;
; Panel:Inst_Panel|swreg[7]              ; Stuck at VCC due to stuck port data_in ;
; Panel:Inst_Panel|swreg[8..11]          ; Stuck at GND due to stuck port data_in ;
; Panel:Inst_Panel|lac                   ; Stuck at GND due to stuck port data_in ;
; Panel:Inst_Panel|dep                   ; Stuck at GND due to stuck port data_in ;
; Panel:Inst_Panel|lpc                   ; Stuck at GND due to stuck port data_in ;
; Panel:Inst_Panel|ss                    ; Stuck at GND due to stuck port data_in ;
; CPU:Inst_CPU|oldsw[0..6,8..11]         ; Stuck at GND due to stuck port data_in ;
; Panel:Inst_Panel|lacdb                 ; Stuck at GND due to stuck port data_in ;
; Panel:Inst_Panel|depdb                 ; Stuck at GND due to stuck port data_in ;
; Panel:Inst_Panel|lpcdb                 ; Stuck at GND due to stuck port data_in ;
; Panel:Inst_Panel|ssdb                  ; Stuck at GND due to stuck port data_in ;
; Panel:Inst_Panel|ss2                   ; Lost fanout                            ;
; Panel:Inst_Panel|lpc2                  ; Lost fanout                            ;
; Panel:Inst_Panel|dep2                  ; Lost fanout                            ;
; Panel:Inst_Panel|lac2                  ; Lost fanout                            ;
; Panel:Inst_Panel|loadac                ; Stuck at GND due to stuck port data_in ;
; Panel:Inst_Panel|deposit               ; Stuck at GND due to stuck port data_in ;
; Panel:Inst_Panel|loadpc                ; Stuck at GND due to stuck port data_in ;
; Panel:Inst_Panel|step                  ; Stuck at GND due to stuck port data_in ;
; UART:Inst_UART|txshifter[10]           ; Stuck at VCC due to stuck port data_in ;
; Panel:Inst_Panel|dig_counter[18,19]    ; Lost fanout                            ;
; Total Number of Removed Registers = 58 ;                                        ;
+----------------------------------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                 ;
+--------------------------+---------------------------+----------------------------------------------------------------------+
; Register name            ; Reason for Removal        ; Registers Removed due to This Register                               ;
+--------------------------+---------------------------+----------------------------------------------------------------------+
; Panel:Inst_Panel|lac1    ; Stuck at GND              ; Panel:Inst_Panel|lac, Panel:Inst_Panel|lacdb, Panel:Inst_Panel|lac2, ;
;                          ; due to stuck port data_in ; Panel:Inst_Panel|loadac                                              ;
; Panel:Inst_Panel|dep1    ; Stuck at GND              ; Panel:Inst_Panel|dep, Panel:Inst_Panel|depdb, Panel:Inst_Panel|dep2, ;
;                          ; due to stuck port data_in ; Panel:Inst_Panel|deposit                                             ;
; Panel:Inst_Panel|lpc1    ; Stuck at GND              ; Panel:Inst_Panel|lpc, Panel:Inst_Panel|lpcdb, Panel:Inst_Panel|lpc2, ;
;                          ; due to stuck port data_in ; Panel:Inst_Panel|loadpc                                              ;
; Panel:Inst_Panel|ss1     ; Stuck at GND              ; Panel:Inst_Panel|ss, Panel:Inst_Panel|ssdb, Panel:Inst_Panel|ss2,    ;
;                          ; due to stuck port data_in ; Panel:Inst_Panel|step                                                ;
; Panel:Inst_Panel|sw1[0]  ; Stuck at GND              ; Panel:Inst_Panel|swreg[0], CPU:Inst_CPU|oldsw[0]                     ;
;                          ; due to stuck port data_in ;                                                                      ;
; Panel:Inst_Panel|sw1[1]  ; Stuck at GND              ; Panel:Inst_Panel|swreg[1], CPU:Inst_CPU|oldsw[1]                     ;
;                          ; due to stuck port data_in ;                                                                      ;
; Panel:Inst_Panel|sw1[2]  ; Stuck at GND              ; Panel:Inst_Panel|swreg[2], CPU:Inst_CPU|oldsw[2]                     ;
;                          ; due to stuck port data_in ;                                                                      ;
; Panel:Inst_Panel|sw1[3]  ; Stuck at GND              ; Panel:Inst_Panel|swreg[3], CPU:Inst_CPU|oldsw[3]                     ;
;                          ; due to stuck port data_in ;                                                                      ;
; Panel:Inst_Panel|sw1[4]  ; Stuck at GND              ; Panel:Inst_Panel|swreg[4], CPU:Inst_CPU|oldsw[4]                     ;
;                          ; due to stuck port data_in ;                                                                      ;
; Panel:Inst_Panel|sw1[5]  ; Stuck at GND              ; Panel:Inst_Panel|swreg[5], CPU:Inst_CPU|oldsw[5]                     ;
;                          ; due to stuck port data_in ;                                                                      ;
; Panel:Inst_Panel|sw1[6]  ; Stuck at GND              ; Panel:Inst_Panel|swreg[6], CPU:Inst_CPU|oldsw[6]                     ;
;                          ; due to stuck port data_in ;                                                                      ;
; Panel:Inst_Panel|sw1[8]  ; Stuck at GND              ; Panel:Inst_Panel|swreg[8], CPU:Inst_CPU|oldsw[8]                     ;
;                          ; due to stuck port data_in ;                                                                      ;
; Panel:Inst_Panel|sw1[9]  ; Stuck at GND              ; Panel:Inst_Panel|swreg[9], CPU:Inst_CPU|oldsw[9]                     ;
;                          ; due to stuck port data_in ;                                                                      ;
; Panel:Inst_Panel|sw1[10] ; Stuck at GND              ; Panel:Inst_Panel|swreg[10], CPU:Inst_CPU|oldsw[10]                   ;
;                          ; due to stuck port data_in ;                                                                      ;
; Panel:Inst_Panel|sw1[11] ; Stuck at GND              ; Panel:Inst_Panel|swreg[11], CPU:Inst_CPU|oldsw[11]                   ;
;                          ; due to stuck port data_in ;                                                                      ;
; Panel:Inst_Panel|sw1[7]  ; Stuck at VCC              ; Panel:Inst_Panel|swreg[7]                                            ;
;                          ; due to stuck port data_in ;                                                                      ;
+--------------------------+---------------------------+----------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1509  ;
; Number of registers using Synchronous Clear  ; 90    ;
; Number of registers using Synchronous Load   ; 106   ;
; Number of registers using Asynchronous Clear ; 348   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 512   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; UART:Inst_UART|txshifter[0]                                                                                                                                                                                                                                                                                                     ; 1       ;
; UART:Inst_UART|txshifter[1]                                                                                                                                                                                                                                                                                                     ; 1       ;
; UART:Inst_UART|txshifter[2]                                                                                                                                                                                                                                                                                                     ; 1       ;
; UART:Inst_UART|txshifter[3]                                                                                                                                                                                                                                                                                                     ; 1       ;
; UART:Inst_UART|txshifter[4]                                                                                                                                                                                                                                                                                                     ; 1       ;
; UART:Inst_UART|txshifter[5]                                                                                                                                                                                                                                                                                                     ; 1       ;
; UART:Inst_UART|txshifter[6]                                                                                                                                                                                                                                                                                                     ; 1       ;
; UART:Inst_UART|txshifter[7]                                                                                                                                                                                                                                                                                                     ; 1       ;
; UART:Inst_UART|rxb                                                                                                                                                                                                                                                                                                              ; 3       ;
; UART:Inst_UART|txshifter[8]                                                                                                                                                                                                                                                                                                     ; 1       ;
; UART:Inst_UART|rxa                                                                                                                                                                                                                                                                                                              ; 1       ;
; UART:Inst_UART|txshifter[9]                                                                                                                                                                                                                                                                                                     ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 26                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |pdp8|Memory:Inst_Memory|InternalSRAM:mySRAM|altsyncram:altsyncram_component|altsyncram_2914:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                           ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |pdp8|Memory:Inst_Memory|InternalSRAM:mySRAM|altsyncram:altsyncram_component|altsyncram_2914:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                                      ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |pdp8|Memory:Inst_Memory|InternalSRAM:mySRAM|altsyncram:altsyncram_component|altsyncram_2914:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |pdp8|UART:Inst_UART|txcounter[3]                                                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |pdp8|Memory:Inst_Memory|InternalSRAM:mySRAM|altsyncram:altsyncram_component|altsyncram_2914:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]                                                                                                                                                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |pdp8|CPU:Inst_CPU|sc_reg[3]                                                                                                                                                                                                                                                                                                                                   ;
; 5:1                ; 12 bits   ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; Yes        ; |pdp8|CPU:Inst_CPU|pc_reg[6]                                                                                                                                                                                                                                                                                                                                   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |pdp8|UART:Inst_UART|rxcounter[7]                                                                                                                                                                                                                                                                                                                              ;
; 26:1               ; 4 bits    ; 68 LEs        ; 44 LEs               ; 24 LEs                 ; Yes        ; |pdp8|Memory:Inst_Memory|InternalSRAM:mySRAM|altsyncram:altsyncram_component|altsyncram_2914:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                                                                                            ;
; 17:1               ; 4 bits    ; 44 LEs        ; 40 LEs               ; 4 LEs                  ; Yes        ; |pdp8|CPU:Inst_CPU|ac_reg[8]                                                                                                                                                                                                                                                                                                                                   ;
; 18:1               ; 2 bits    ; 24 LEs        ; 20 LEs               ; 4 LEs                  ; Yes        ; |pdp8|CPU:Inst_CPU|ac_reg[6]                                                                                                                                                                                                                                                                                                                                   ;
; 19:1               ; 4 bits    ; 48 LEs        ; 44 LEs               ; 4 LEs                  ; Yes        ; |pdp8|CPU:Inst_CPU|ac_reg[2]                                                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |pdp8|UART:Inst_UART|txshifter[0]                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |pdp8|UART:Inst_UART|txshifter[7]                                                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |pdp8|CPU:Inst_CPU|ea_reg[4]                                                                                                                                                                                                                                                                                                                                   ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |pdp8|CPU:Inst_CPU|ea_reg[8]                                                                                                                                                                                                                                                                                                                                   ;
; 7:1                ; 11 bits   ; 44 LEs        ; 33 LEs               ; 11 LEs                 ; Yes        ; |pdp8|CPU:Inst_CPU|mq_reg[1]                                                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |pdp8|CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|en_load_sc_compl_mem                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |pdp8|Memory:Inst_Memory|next_state                                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |pdp8|CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|en_load_ac_or_mq                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |pdp8|CPU:Inst_CPU|address[0]                                                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |pdp8|CPU:Inst_CPU|ac2[5]                                                                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |pdp8|CPU:Inst_CPU|write_data[7]                                                                                                                                                                                                                                                                                                                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |pdp8|Memory:Inst_Memory|curr_state                                                                                                                                                                                                                                                                                                                            ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |pdp8|Panel:Inst_Panel|Selector0                                                                                                                                                                                                                                                                                                                               ;
; 23:1               ; 2 bits    ; 30 LEs        ; 4 LEs                ; 26 LEs                 ; No         ; |pdp8|CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state                                                                                                                                                                                                                                                                                           ;
; 28:1               ; 4 bits    ; 72 LEs        ; 20 LEs               ; 52 LEs                 ; No         ; |pdp8|CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |pdp8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |pdp8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][8]                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |pdp8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |pdp8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |pdp8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |pdp8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |pdp8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |pdp8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                             ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pdp8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |pdp8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 28:1               ; 4 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |pdp8|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Source assignments for Top-level Entity: |pdp8               ;
+------------------------------+-------+------+----------------+
; Assignment                   ; Value ; From ; To             ;
+------------------------------+-------+------+----------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataout_4[7]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataout_4[7]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataout_4[6]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataout_4[6]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataout_4[5]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataout_4[5]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataout_4[4]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataout_4[4]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataout_4[3]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataout_4[3]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataout_4[2]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataout_4[2]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataout_4[1]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataout_4[1]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataout_4[0]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataout_4[0]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; datain[7]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; datain[7]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; datain[6]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; datain[6]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; datain[5]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; datain[5]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; datain[4]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; datain[4]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; datain[3]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; datain[3]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; datain[2]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; datain[2]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; datain[1]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; datain[1]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; datain[0]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; datain[0]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; run            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; run            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; read_data[11]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; read_data[11]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; read_data[10]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; read_data[10]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; read_data[9]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; read_data[9]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; read_data[8]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; read_data[8]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; read_data[7]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; read_data[7]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; read_data[6]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; read_data[6]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; read_data[5]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; read_data[5]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; read_data[4]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; read_data[4]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; read_data[3]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; read_data[3]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; read_data[2]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; read_data[2]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; read_data[1]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; read_data[1]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; read_data[0]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; read_data[0]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mem_finished   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mem_finished   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address[11]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address[11]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address[10]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address[10]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address[9]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address[9]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address[8]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address[8]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address[7]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address[7]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address[6]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address[6]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address[5]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address[5]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address[4]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address[4]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address[3]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address[3]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address[2]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address[2]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address[1]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address[1]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address[0]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address[0]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; write_data[11] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; write_data[11] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; write_data[10] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; write_data[10] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; write_data[9]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; write_data[9]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; write_data[8]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; write_data[8]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; write_data[7]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; write_data[7]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; write_data[6]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; write_data[6]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; write_data[5]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; write_data[5]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; write_data[4]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; write_data[4]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; write_data[3]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; write_data[3]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; write_data[2]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; write_data[2]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; write_data[1]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; write_data[1]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; write_data[0]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; write_data[0]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; write_enable   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; write_enable   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; read_enable    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; read_enable    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataout[7]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataout[7]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataout[6]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataout[6]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataout[5]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataout[5]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataout[4]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataout[4]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataout[3]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataout[3]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataout[2]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataout[2]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataout[1]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataout[1]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataout[0]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataout[0]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; datain_3[7]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; datain_3[7]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; datain_3[6]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; datain_3[6]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; datain_3[5]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; datain_3[5]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; datain_3[4]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; datain_3[4]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; datain_3[3]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; datain_3[3]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; datain_3[2]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; datain_3[2]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; datain_3[1]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; datain_3[1]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; datain_3[0]    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; datain_3[0]    ;
+------------------------------+-------+------+----------------+


+-------------------------------------------------------------+
; Source assignments for Memory:Inst_Memory                   ;
+------------------------------+-------+------+---------------+
; Assignment                   ; Value ; From ; To            ;
+------------------------------+-------+------+---------------+
; PRESERVE_REGISTER            ; on    ; -    ; addr_buf[11]  ;
; PRESERVE_REGISTER            ; on    ; -    ; addr_buf[10]  ;
; PRESERVE_REGISTER            ; on    ; -    ; addr_buf[9]   ;
; PRESERVE_REGISTER            ; on    ; -    ; addr_buf[8]   ;
; PRESERVE_REGISTER            ; on    ; -    ; addr_buf[7]   ;
; PRESERVE_REGISTER            ; on    ; -    ; addr_buf[6]   ;
; PRESERVE_REGISTER            ; on    ; -    ; addr_buf[5]   ;
; PRESERVE_REGISTER            ; on    ; -    ; addr_buf[4]   ;
; PRESERVE_REGISTER            ; on    ; -    ; addr_buf[3]   ;
; PRESERVE_REGISTER            ; on    ; -    ; addr_buf[2]   ;
; PRESERVE_REGISTER            ; on    ; -    ; addr_buf[1]   ;
; PRESERVE_REGISTER            ; on    ; -    ; addr_buf[0]   ;
; PRESERVE_REGISTER            ; on    ; -    ; wdata_buf[11] ;
; PRESERVE_REGISTER            ; on    ; -    ; wdata_buf[10] ;
; PRESERVE_REGISTER            ; on    ; -    ; wdata_buf[9]  ;
; PRESERVE_REGISTER            ; on    ; -    ; wdata_buf[8]  ;
; PRESERVE_REGISTER            ; on    ; -    ; wdata_buf[7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; wdata_buf[6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; wdata_buf[5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; wdata_buf[4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; wdata_buf[3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; wdata_buf[2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; wdata_buf[1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; wdata_buf[0]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; wea           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; wea           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rdata_buf[11] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rdata_buf[11] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rdata_buf[10] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rdata_buf[10] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rdata_buf[9]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rdata_buf[9]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rdata_buf[8]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rdata_buf[8]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rdata_buf[7]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rdata_buf[7]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rdata_buf[6]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rdata_buf[6]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rdata_buf[5]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rdata_buf[5]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rdata_buf[4]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rdata_buf[4]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rdata_buf[3]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rdata_buf[3]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rdata_buf[2]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rdata_buf[2]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rdata_buf[1]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rdata_buf[1]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rdata_buf[0]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rdata_buf[0]  ;
+------------------------------+-------+------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memory:Inst_Memory|InternalSRAM:mySRAM|altsyncram:altsyncram_component|altsyncram_2914:auto_generated|altsyncram_cou2:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Source assignments for CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine ;
+------------------------------+-------+------+------------------------------+
; Assignment                   ; Value ; From ; To                           ;
+------------------------------+-------+------+------------------------------+
; PRESERVE_REGISTER            ; on    ; -    ; curr_state.S0                ;
; PRESERVE_REGISTER            ; on    ; -    ; curr_state.S0A               ;
; PRESERVE_REGISTER            ; on    ; -    ; curr_state.S0B               ;
; PRESERVE_REGISTER            ; on    ; -    ; curr_state.S0C               ;
; PRESERVE_REGISTER            ; on    ; -    ; curr_state.SIFETCH           ;
; PRESERVE_REGISTER            ; on    ; -    ; curr_state.SIDECODE          ;
; PRESERVE_REGISTER            ; on    ; -    ; curr_state.INDIR             ;
; PRESERVE_REGISTER            ; on    ; -    ; curr_state.INDIR2            ;
; PRESERVE_REGISTER            ; on    ; -    ; curr_state.INDIR3            ;
; PRESERVE_REGISTER            ; on    ; -    ; curr_state.INDIR4            ;
; PRESERVE_REGISTER            ; on    ; -    ; curr_state.DISPATCH          ;
; PRESERVE_REGISTER            ; on    ; -    ; curr_state.ISZ               ;
; PRESERVE_REGISTER            ; on    ; -    ; curr_state.ISZ1              ;
; PRESERVE_REGISTER            ; on    ; -    ; curr_state.IOTPER2           ;
; PRESERVE_REGISTER            ; on    ; -    ; curr_state.IOTPER3           ;
; PRESERVE_REGISTER            ; on    ; -    ; curr_state.GROUP3A           ;
; PRESERVE_REGISTER            ; on    ; -    ; curr_state.GROUP2P           ;
; PRESERVE_REGISTER            ; on    ; -    ; curr_state.MULDIV            ;
; PRESERVE_REGISTER            ; on    ; -    ; curr_state.MULDIV2           ;
; PRESERVE_REGISTER            ; on    ; -    ; curr_state.MUL               ;
; PRESERVE_REGISTER            ; on    ; -    ; curr_state.DIV               ;
; PRESERVE_REGISTER            ; on    ; -    ; curr_state.NMI               ;
; PRESERVE_REGISTER            ; on    ; -    ; curr_state.SHL               ;
; PRESERVE_REGISTER            ; on    ; -    ; curr_state.SHR               ;
; PRESERVE_REGISTER            ; on    ; -    ; curr_state.LASTSTATE         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reset~buf0                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reset~buf0                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; loadpc~buf0                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; loadpc~buf0                  ;
+------------------------------+-------+------+------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory:Inst_Memory|InternalSRAM:mySRAM|altsyncram:altsyncram_component ;
+------------------------------------+------------------------------------------------------+-------------------------+
; Parameter Name                     ; Value                                                ; Type                    ;
+------------------------------------+------------------------------------------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                                                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                                                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                                                    ; Untyped                 ;
; OPERATION_MODE                     ; SINGLE_PORT                                          ; Untyped                 ;
; WIDTH_A                            ; 12                                                   ; Signed Integer          ;
; WIDTHAD_A                          ; 12                                                   ; Signed Integer          ;
; NUMWORDS_A                         ; 4096                                                 ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED                                         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                                                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                                                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                                                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                                                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                                                 ; Untyped                 ;
; WIDTH_B                            ; 1                                                    ; Signed Integer          ;
; WIDTHAD_B                          ; 1                                                    ; Signed Integer          ;
; NUMWORDS_B                         ; 0                                                    ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1                                               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1                                               ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                         ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1                                               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                                                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                                                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                                                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                                                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                                                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                                                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                                                    ; Signed Integer          ;
; WIDTH_BYTEENA_B                    ; 1                                                    ; Signed Integer          ;
; RAM_BLOCK_TYPE                     ; AUTO                                                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                                                    ; Signed Integer          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                 ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                 ; Untyped                 ;
; INIT_FILE                          ; ../../../../../Linux-68k/pdp8/PDP8_Programs/echo.mif ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                                                    ; Signed Integer          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                                                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                                                    ; Signed Integer          ;
; DEVICE_FAMILY                      ; Cyclone IV E                                         ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_2914                                      ; Untyped                 ;
+------------------------------------+------------------------------------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                 ;
+-------------------------------------------------+------------------------------+----------------+
; Parameter Name                                  ; Value                        ; Type           ;
+-------------------------------------------------+------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                ; String         ;
; sld_node_info                                   ; 805334528                    ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0              ; String         ;
; SLD_IP_VERSION                                  ; 6                            ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                            ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                            ; Signed Integer ;
; sld_data_bits                                   ; 128                          ; Untyped        ;
; sld_trigger_bits                                ; 1                            ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                           ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                        ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                        ; Signed Integer ;
; sld_incremental_routing                         ; 1                            ; Untyped        ;
; sld_sample_depth                                ; 2048                         ; Untyped        ;
; sld_segment_size                                ; 2048                         ; Untyped        ;
; sld_ram_block_type                              ; AUTO                         ; Untyped        ;
; sld_state_bits                                  ; 11                           ; Untyped        ;
; sld_buffer_full_stop                            ; 1                            ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                            ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                            ; Signed Integer ;
; sld_trigger_level                               ; 1                            ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                            ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                            ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                            ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                            ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                            ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                     ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                            ; Untyped        ;
; sld_trigger_pipeline                            ; 0                            ; Untyped        ;
; sld_ram_pipeline                                ; 0                            ; Untyped        ;
; sld_counter_pipeline                            ; 0                            ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                            ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                         ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                         ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                         ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                         ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                         ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                         ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                         ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                         ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                         ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                         ; String         ;
; sld_inversion_mask_length                       ; 28                           ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                            ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd    ; String         ;
; sld_state_flow_use_generated                    ; 0                            ; Untyped        ;
; sld_current_resource_width                      ; 1                            ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                          ; Untyped        ;
; sld_storage_qualifier_bits                      ; 128                          ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                            ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                          ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                            ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                        ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                            ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                            ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                            ; Signed Integer ;
+-------------------------------------------------+------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CPU:Inst_CPU|lpm_mult:Mult0        ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 12           ; Untyped             ;
; LPM_WIDTHB                                     ; 12           ; Untyped             ;
; LPM_WIDTHP                                     ; 24           ; Untyped             ;
; LPM_WIDTHR                                     ; 24           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_vct     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                   ;
+-------------------------------------------+------------------------------------------------------------------------+
; Name                                      ; Value                                                                  ;
+-------------------------------------------+------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                      ;
; Entity Instance                           ; Memory:Inst_Memory|InternalSRAM:mySRAM|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                            ;
;     -- WIDTH_A                            ; 12                                                                     ;
;     -- NUMWORDS_A                         ; 4096                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 0                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
+-------------------------------------------+------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                      ;
+---------------------------------------+-----------------------------+
; Name                                  ; Value                       ;
+---------------------------------------+-----------------------------+
; Number of entity instances            ; 1                           ;
; Entity Instance                       ; CPU:Inst_CPU|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 12                          ;
;     -- LPM_WIDTHB                     ; 12                          ;
;     -- LPM_WIDTHP                     ; 24                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                          ;
;     -- USE_EAB                        ; OFF                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                          ;
+---------------------------------------+-----------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Panel:Inst_Panel"                                                                         ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; sw[14..8]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; sw[6..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; sw[7]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; btnc       ; Input  ; Info     ; Stuck at GND                                                                        ;
; btnu       ; Input  ; Info     ; Stuck at GND                                                                        ;
; btnd       ; Input  ; Info     ; Stuck at GND                                                                        ;
; btnl       ; Input  ; Info     ; Stuck at GND                                                                        ;
; btnr       ; Input  ; Info     ; Stuck at GND                                                                        ;
; led[14..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; seg        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; an         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 1                   ; 128              ; 2048         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                          ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                    ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------+
; 0              ; SRAM        ; 12    ; 4096  ; Read/Write ; Memory:Inst_Memory|InternalSRAM:mySRAM|altsyncram:altsyncram_component|altsyncram_2914:auto_generated ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 33                          ;
; cycloneiii_ff         ; 266                         ;
;     CLR               ; 6                           ;
;     ENA               ; 103                         ;
;     ENA CLR           ; 7                           ;
;     ENA CLR SLD       ; 12                          ;
;     ENA SCLR          ; 28                          ;
;     ENA SCLR SLD      ; 2                           ;
;     ENA SLD           ; 12                          ;
;     SCLR              ; 10                          ;
;     SCLR SLD          ; 2                           ;
;     plain             ; 84                          ;
; cycloneiii_lcell_comb ; 801                         ;
;     arith             ; 138                         ;
;         2 data inputs ; 97                          ;
;         3 data inputs ; 41                          ;
;     normal            ; 663                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 68                          ;
;         2 data inputs ; 61                          ;
;         3 data inputs ; 132                         ;
;         4 data inputs ; 400                         ;
; cycloneiii_mac_mult   ; 1                           ;
; cycloneiii_mac_out    ; 1                           ;
; cycloneiii_ram_block  ; 12                          ;
;                       ;                             ;
; Max LUT depth         ; 14.00                       ;
; Average LUT depth     ; 5.62                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 173                                      ;
; cycloneiii_ff         ; 118                                      ;
;     CLR               ; 6                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 50                                       ;
;     ENA CLR SLD       ; 9                                        ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 181                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 173                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 26                                       ;
;         3 data inputs ; 72                                       ;
;         4 data inputs ; 68                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.84                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:04     ;
; sld_hub:auto_hub ; 00:00:01     ;
+------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                ;
+--------------------------------------------------------------------------+--------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------+---------+
; Name                                                                     ; Type         ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                        ; Details ;
+--------------------------------------------------------------------------+--------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------+---------+
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.DISPATCH  ; post-fitting ; connected ; Top                            ; post-synthesis    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.DISPATCH  ; N/A     ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.DIV       ; post-fitting ; connected ; Top                            ; post-synthesis    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.DIV       ; N/A     ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.GROUP2P   ; post-fitting ; connected ; Top                            ; post-synthesis    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.GROUP2P   ; N/A     ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.GROUP3A   ; post-fitting ; connected ; Top                            ; post-synthesis    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.GROUP3A   ; N/A     ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.INDIR     ; post-fitting ; connected ; Top                            ; post-synthesis    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.INDIR     ; N/A     ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.INDIR2    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.INDIR2    ; N/A     ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.INDIR3    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.INDIR3    ; N/A     ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.INDIR4    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.INDIR4    ; N/A     ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER2   ; post-fitting ; connected ; Top                            ; post-synthesis    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER2   ; N/A     ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3   ; post-fitting ; connected ; Top                            ; post-synthesis    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.IOTPER3   ; N/A     ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.ISZ       ; post-fitting ; connected ; Top                            ; post-synthesis    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.ISZ       ; N/A     ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.ISZ1      ; post-fitting ; connected ; Top                            ; post-synthesis    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.ISZ1      ; N/A     ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.LASTSTATE ; post-fitting ; connected ; Top                            ; post-synthesis    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.LASTSTATE ; N/A     ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.MUL       ; post-fitting ; connected ; Top                            ; post-synthesis    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.MUL       ; N/A     ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.MULDIV    ; post-fitting ; connected ; Top                            ; post-synthesis    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.MULDIV    ; N/A     ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.MULDIV2   ; post-fitting ; connected ; Top                            ; post-synthesis    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.MULDIV2   ; N/A     ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.NMI       ; post-fitting ; connected ; Top                            ; post-synthesis    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.NMI       ; N/A     ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.S0        ; post-fitting ; connected ; Top                            ; post-synthesis    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.S0        ; N/A     ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.S0A       ; post-fitting ; connected ; Top                            ; post-synthesis    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.S0A       ; N/A     ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.S0B       ; post-fitting ; connected ; Top                            ; post-synthesis    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.S0B       ; N/A     ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.S0C       ; post-fitting ; connected ; Top                            ; post-synthesis    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.S0C       ; N/A     ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.S0C~0     ; post-fitting ; connected ; Top                            ; post-synthesis    ; GND                                                                      ; N/A     ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.SHL       ; post-fitting ; connected ; Top                            ; post-synthesis    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.SHL       ; N/A     ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.SHR       ; post-fitting ; connected ; Top                            ; post-synthesis    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.SHR       ; N/A     ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.SIDECODE  ; post-fitting ; connected ; Top                            ; post-synthesis    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.SIDECODE  ; N/A     ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.SIFETCH   ; post-fitting ; connected ; Top                            ; post-synthesis    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|curr_state.SIFETCH   ; N/A     ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|reset~buf0           ; post-fitting ; connected ; Top                            ; post-synthesis    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|reset~buf0           ; N/A     ;
; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|reset~buf0           ; post-fitting ; connected ; Top                            ; post-synthesis    ; CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|reset~buf0           ; N/A     ;
; Memory:Inst_Memory|addr_buf[0]                                           ; post-fitting ; connected ; Top                            ; post-synthesis    ; Memory:Inst_Memory|addr_buf[0]                                           ; N/A     ;
; Memory:Inst_Memory|addr_buf[10]                                          ; post-fitting ; connected ; Top                            ; post-synthesis    ; Memory:Inst_Memory|addr_buf[10]                                          ; N/A     ;
; Memory:Inst_Memory|addr_buf[11]                                          ; post-fitting ; connected ; Top                            ; post-synthesis    ; Memory:Inst_Memory|addr_buf[11]                                          ; N/A     ;
; Memory:Inst_Memory|addr_buf[1]                                           ; post-fitting ; connected ; Top                            ; post-synthesis    ; Memory:Inst_Memory|addr_buf[1]                                           ; N/A     ;
; Memory:Inst_Memory|addr_buf[2]                                           ; post-fitting ; connected ; Top                            ; post-synthesis    ; Memory:Inst_Memory|addr_buf[2]                                           ; N/A     ;
; Memory:Inst_Memory|addr_buf[3]                                           ; post-fitting ; connected ; Top                            ; post-synthesis    ; Memory:Inst_Memory|addr_buf[3]                                           ; N/A     ;
; Memory:Inst_Memory|addr_buf[4]                                           ; post-fitting ; connected ; Top                            ; post-synthesis    ; Memory:Inst_Memory|addr_buf[4]                                           ; N/A     ;
; Memory:Inst_Memory|addr_buf[5]                                           ; post-fitting ; connected ; Top                            ; post-synthesis    ; Memory:Inst_Memory|addr_buf[5]                                           ; N/A     ;
; Memory:Inst_Memory|addr_buf[6]                                           ; post-fitting ; connected ; Top                            ; post-synthesis    ; Memory:Inst_Memory|addr_buf[6]                                           ; N/A     ;
; Memory:Inst_Memory|addr_buf[7]                                           ; post-fitting ; connected ; Top                            ; post-synthesis    ; Memory:Inst_Memory|addr_buf[7]                                           ; N/A     ;
; Memory:Inst_Memory|addr_buf[8]                                           ; post-fitting ; connected ; Top                            ; post-synthesis    ; Memory:Inst_Memory|addr_buf[8]                                           ; N/A     ;
; Memory:Inst_Memory|addr_buf[9]                                           ; post-fitting ; connected ; Top                            ; post-synthesis    ; Memory:Inst_Memory|addr_buf[9]                                           ; N/A     ;
; Memory:Inst_Memory|rdata_buf[0]                                          ; post-fitting ; connected ; Top                            ; post-synthesis    ; Memory:Inst_Memory|rdata_buf[0]                                          ; N/A     ;
; Memory:Inst_Memory|rdata_buf[10]                                         ; post-fitting ; connected ; Top                            ; post-synthesis    ; Memory:Inst_Memory|rdata_buf[10]                                         ; N/A     ;
; Memory:Inst_Memory|rdata_buf[11]                                         ; post-fitting ; connected ; Top                            ; post-synthesis    ; Memory:Inst_Memory|rdata_buf[11]                                         ; N/A     ;
; Memory:Inst_Memory|rdata_buf[1]                                          ; post-fitting ; connected ; Top                            ; post-synthesis    ; Memory:Inst_Memory|rdata_buf[1]                                          ; N/A     ;
; Memory:Inst_Memory|rdata_buf[2]                                          ; post-fitting ; connected ; Top                            ; post-synthesis    ; Memory:Inst_Memory|rdata_buf[2]                                          ; N/A     ;
; Memory:Inst_Memory|rdata_buf[3]                                          ; post-fitting ; connected ; Top                            ; post-synthesis    ; Memory:Inst_Memory|rdata_buf[3]                                          ; N/A     ;
; Memory:Inst_Memory|rdata_buf[4]                                          ; post-fitting ; connected ; Top                            ; post-synthesis    ; Memory:Inst_Memory|rdata_buf[4]                                          ; N/A     ;
; Memory:Inst_Memory|rdata_buf[5]                                          ; post-fitting ; connected ; Top                            ; post-synthesis    ; Memory:Inst_Memory|rdata_buf[5]                                          ; N/A     ;
; Memory:Inst_Memory|rdata_buf[6]                                          ; post-fitting ; connected ; Top                            ; post-synthesis    ; Memory:Inst_Memory|rdata_buf[6]                                          ; N/A     ;
; Memory:Inst_Memory|rdata_buf[7]                                          ; post-fitting ; connected ; Top                            ; post-synthesis    ; Memory:Inst_Memory|rdata_buf[7]                                          ; N/A     ;
; Memory:Inst_Memory|rdata_buf[8]                                          ; post-fitting ; connected ; Top                            ; post-synthesis    ; Memory:Inst_Memory|rdata_buf[8]                                          ; N/A     ;
; Memory:Inst_Memory|rdata_buf[9]                                          ; post-fitting ; connected ; Top                            ; post-synthesis    ; Memory:Inst_Memory|rdata_buf[9]                                          ; N/A     ;
; Memory:Inst_Memory|wdata_buf[0]                                          ; post-fitting ; connected ; Top                            ; post-synthesis    ; Memory:Inst_Memory|wdata_buf[0]                                          ; N/A     ;
; Memory:Inst_Memory|wdata_buf[10]                                         ; post-fitting ; connected ; Top                            ; post-synthesis    ; Memory:Inst_Memory|wdata_buf[10]                                         ; N/A     ;
; Memory:Inst_Memory|wdata_buf[11]                                         ; post-fitting ; connected ; Top                            ; post-synthesis    ; Memory:Inst_Memory|wdata_buf[11]                                         ; N/A     ;
; Memory:Inst_Memory|wdata_buf[1]                                          ; post-fitting ; connected ; Top                            ; post-synthesis    ; Memory:Inst_Memory|wdata_buf[1]                                          ; N/A     ;
; Memory:Inst_Memory|wdata_buf[2]                                          ; post-fitting ; connected ; Top                            ; post-synthesis    ; Memory:Inst_Memory|wdata_buf[2]                                          ; N/A     ;
; Memory:Inst_Memory|wdata_buf[3]                                          ; post-fitting ; connected ; Top                            ; post-synthesis    ; Memory:Inst_Memory|wdata_buf[3]                                          ; N/A     ;
; Memory:Inst_Memory|wdata_buf[4]                                          ; post-fitting ; connected ; Top                            ; post-synthesis    ; Memory:Inst_Memory|wdata_buf[4]                                          ; N/A     ;
; Memory:Inst_Memory|wdata_buf[5]                                          ; post-fitting ; connected ; Top                            ; post-synthesis    ; Memory:Inst_Memory|wdata_buf[5]                                          ; N/A     ;
; Memory:Inst_Memory|wdata_buf[6]                                          ; post-fitting ; connected ; Top                            ; post-synthesis    ; Memory:Inst_Memory|wdata_buf[6]                                          ; N/A     ;
; Memory:Inst_Memory|wdata_buf[7]                                          ; post-fitting ; connected ; Top                            ; post-synthesis    ; Memory:Inst_Memory|wdata_buf[7]                                          ; N/A     ;
; Memory:Inst_Memory|wdata_buf[8]                                          ; post-fitting ; connected ; Top                            ; post-synthesis    ; Memory:Inst_Memory|wdata_buf[8]                                          ; N/A     ;
; Memory:Inst_Memory|wdata_buf[9]                                          ; post-fitting ; connected ; Top                            ; post-synthesis    ; Memory:Inst_Memory|wdata_buf[9]                                          ; N/A     ;
; Memory:Inst_Memory|wea                                                   ; post-fitting ; connected ; Top                            ; post-synthesis    ; Memory:Inst_Memory|wea                                                   ; N/A     ;
; address[0]                                                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; address[0]                                                               ; N/A     ;
; address[10]                                                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; address[10]                                                              ; N/A     ;
; address[11]                                                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; address[11]                                                              ; N/A     ;
; address[1]                                                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; address[1]                                                               ; N/A     ;
; address[2]                                                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; address[2]                                                               ; N/A     ;
; address[3]                                                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; address[3]                                                               ; N/A     ;
; address[4]                                                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; address[4]                                                               ; N/A     ;
; address[5]                                                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; address[5]                                                               ; N/A     ;
; address[6]                                                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; address[6]                                                               ; N/A     ;
; address[7]                                                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; address[7]                                                               ; N/A     ;
; address[8]                                                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; address[8]                                                               ; N/A     ;
; address[9]                                                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; address[9]                                                               ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|gnd                                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                      ; N/A     ;
; auto_signaltap_0|vcc                                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc                                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc                                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc                                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc                                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc                                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc                                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc                                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc                                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc                                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc                                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc                                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; auto_signaltap_0|vcc                                                     ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                      ; N/A     ;
; btnCpuReset                                                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; btnCpuReset                                                              ; N/A     ;
; clk                                                                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; clk                                                                      ; N/A     ;
; datain_3[0]                                                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; datain_3[0]                                                              ; N/A     ;
; datain_3[1]                                                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; datain_3[1]                                                              ; N/A     ;
; datain_3[2]                                                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; datain_3[2]                                                              ; N/A     ;
; datain_3[3]                                                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; datain_3[3]                                                              ; N/A     ;
; datain_3[4]                                                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; datain_3[4]                                                              ; N/A     ;
; datain_3[5]                                                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; datain_3[5]                                                              ; N/A     ;
; datain_3[6]                                                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; datain_3[6]                                                              ; N/A     ;
; datain_3[7]                                                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; datain_3[7]                                                              ; N/A     ;
; dataout[0]                                                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; dataout[0]                                                               ; N/A     ;
; dataout[1]                                                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; dataout[1]                                                               ; N/A     ;
; dataout[2]                                                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; dataout[2]                                                               ; N/A     ;
; dataout[3]                                                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; dataout[3]                                                               ; N/A     ;
; dataout[4]                                                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; dataout[4]                                                               ; N/A     ;
; dataout[5]                                                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; dataout[5]                                                               ; N/A     ;
; dataout[6]                                                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; dataout[6]                                                               ; N/A     ;
; dataout[7]                                                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; dataout[7]                                                               ; N/A     ;
; dataout_4[0]                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; dataout_4[0]                                                             ; N/A     ;
; dataout_4[1]                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; dataout_4[1]                                                             ; N/A     ;
; dataout_4[2]                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; dataout_4[2]                                                             ; N/A     ;
; dataout_4[3]                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; dataout_4[3]                                                             ; N/A     ;
; dataout_4[4]                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; dataout_4[4]                                                             ; N/A     ;
; dataout_4[5]                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; dataout_4[5]                                                             ; N/A     ;
; dataout_4[6]                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; dataout_4[6]                                                             ; N/A     ;
; dataout_4[7]                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; dataout_4[7]                                                             ; N/A     ;
; mem_finished                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; mem_finished                                                             ; N/A     ;
; read_data[0]                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; read_data[0]                                                             ; N/A     ;
; read_data[10]                                                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; read_data[10]                                                            ; N/A     ;
; read_data[11]                                                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; read_data[11]                                                            ; N/A     ;
; read_data[1]                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; read_data[1]                                                             ; N/A     ;
; read_data[2]                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; read_data[2]                                                             ; N/A     ;
; read_data[3]                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; read_data[3]                                                             ; N/A     ;
; read_data[4]                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; read_data[4]                                                             ; N/A     ;
; read_data[5]                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; read_data[5]                                                             ; N/A     ;
; read_data[6]                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; read_data[6]                                                             ; N/A     ;
; read_data[7]                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; read_data[7]                                                             ; N/A     ;
; read_data[8]                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; read_data[8]                                                             ; N/A     ;
; read_data[9]                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; read_data[9]                                                             ; N/A     ;
; read_enable                                                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; read_enable                                                              ; N/A     ;
; write_data[0]                                                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; write_data[0]                                                            ; N/A     ;
; write_data[10]                                                           ; post-fitting ; connected ; Top                            ; post-synthesis    ; write_data[10]                                                           ; N/A     ;
; write_data[11]                                                           ; post-fitting ; connected ; Top                            ; post-synthesis    ; write_data[11]                                                           ; N/A     ;
; write_data[1]                                                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; write_data[1]                                                            ; N/A     ;
; write_data[2]                                                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; write_data[2]                                                            ; N/A     ;
; write_data[3]                                                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; write_data[3]                                                            ; N/A     ;
; write_data[4]                                                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; write_data[4]                                                            ; N/A     ;
; write_data[5]                                                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; write_data[5]                                                            ; N/A     ;
; write_data[6]                                                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; write_data[6]                                                            ; N/A     ;
; write_data[7]                                                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; write_data[7]                                                            ; N/A     ;
; write_data[8]                                                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; write_data[8]                                                            ; N/A     ;
; write_data[9]                                                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; write_data[9]                                                            ; N/A     ;
; write_enable                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; write_enable                                                             ; N/A     ;
+--------------------------------------------------------------------------+--------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Sat May 15 08:15:42 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pdp8 -c pdp8
Critical Warning (138067): Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file panel.vhd
    Info (12022): Found design unit 1: Panel-Behavioral File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/panel.vhd Line: 65
    Info (12023): Found entity 1: Panel File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/panel.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file memory.vhd
    Info (12022): Found design unit 1: Memory-Behavioral File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/Memory.vhd Line: 42
    Info (12023): Found entity 1: Memory File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/Memory.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file uart.vhd
    Info (12022): Found design unit 1: UART-Behavioral File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/UART.vhd Line: 56
    Info (12023): Found entity 1: UART File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/UART.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file cpu_statemachine.vhd
    Info (12022): Found design unit 1: CPU_StateMachine-Behavioral File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/CPU_StateMachine.vhd Line: 100
    Info (12023): Found entity 1: CPU_StateMachine File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/CPU_StateMachine.vhd Line: 32
Info (12021): Found 2 design units, including 1 entities, in source file cpu.vhd
    Info (12022): Found design unit 1: CPU-Behavioral File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/CPU.vhd Line: 60
    Info (12023): Found entity 1: CPU File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/CPU.vhd Line: 30
Info (12021): Found 2 design units, including 1 entities, in source file panel_phoney.vhd
    Info (12022): Found design unit 1: Panel_Phoney-Behavioral File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/panel_phoney.vhd Line: 60
    Info (12023): Found entity 1: Panel_Phoney File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/panel_phoney.vhd Line: 31
Info (12021): Found 2 design units, including 1 entities, in source file iot_distributor.vhd
    Info (12022): Found design unit 1: IOT_Distributor-Behavioral File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/IOT_Distributor.vhd Line: 72
    Info (12023): Found entity 1: IOT_Distributor File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/IOT_Distributor.vhd Line: 46
Info (12021): Found 2 design units, including 1 entities, in source file pdp8.vhd
    Info (12022): Found design unit 1: pdp8-Behavioral File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 55
    Info (12023): Found entity 1: pdp8 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file internalsram.vhd
    Info (12022): Found design unit 1: internalsram-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/InternalSRAM.vhd Line: 55
    Info (12023): Found entity 1: InternalSRAM File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/InternalSRAM.vhd Line: 43
Info (12127): Elaborating entity "pdp8" for the top level hierarchy
Warning (10540): VHDL Signal Declaration warning at pdp8.vhd(179): used explicit default value for signal "btnc" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 179
Warning (10540): VHDL Signal Declaration warning at pdp8.vhd(180): used explicit default value for signal "btnu" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 180
Warning (10540): VHDL Signal Declaration warning at pdp8.vhd(181): used explicit default value for signal "btnr" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 181
Warning (10540): VHDL Signal Declaration warning at pdp8.vhd(182): used explicit default value for signal "btnd" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 182
Warning (10540): VHDL Signal Declaration warning at pdp8.vhd(183): used explicit default value for signal "btnl" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 183
Warning (10036): Verilog HDL or VHDL warning at pdp8.vhd(229): object "seg" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 229
Warning (10036): Verilog HDL or VHDL warning at pdp8.vhd(230): object "an" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 230
Info (12128): Elaborating entity "IOT_Distributor" for hierarchy "IOT_Distributor:Inst_IOT_Distributor" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 256
Info (12128): Elaborating entity "Panel" for hierarchy "Panel:Inst_Panel" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 278
Info (12128): Elaborating entity "Memory" for hierarchy "Memory:Inst_Memory" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 304
Info (12128): Elaborating entity "InternalSRAM" for hierarchy "Memory:Inst_Memory|InternalSRAM:mySRAM" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/Memory.vhd Line: 118
Info (12128): Elaborating entity "altsyncram" for hierarchy "Memory:Inst_Memory|InternalSRAM:mySRAM|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/InternalSRAM.vhd Line: 62
Info (12130): Elaborated megafunction instantiation "Memory:Inst_Memory|InternalSRAM:mySRAM|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/InternalSRAM.vhd Line: 62
Info (12133): Instantiated megafunction "Memory:Inst_Memory|InternalSRAM:mySRAM|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/InternalSRAM.vhd Line: 62
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../../../../../Linux-68k/pdp8/PDP8_Programs/echo.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=SRAM"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2914.tdf
    Info (12023): Found entity 1: altsyncram_2914 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/db/altsyncram_2914.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_2914" for hierarchy "Memory:Inst_Memory|InternalSRAM:mySRAM|altsyncram:altsyncram_component|altsyncram_2914:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cou2.tdf
    Info (12023): Found entity 1: altsyncram_cou2 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/db/altsyncram_cou2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_cou2" for hierarchy "Memory:Inst_Memory|InternalSRAM:mySRAM|altsyncram:altsyncram_component|altsyncram_2914:auto_generated|altsyncram_cou2:altsyncram1" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/db/altsyncram_2914.tdf Line: 37
Critical Warning (127005): Memory depth (4096) in the design file differs from memory depth (177) in the Memory Initialization File "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Linux-68k/pdp8/PDP8_Programs/echo.mif" -- setting initial value for remaining addresses to 0 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/InternalSRAM.vhd Line: 62
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "Memory:Inst_Memory|InternalSRAM:mySRAM|altsyncram:altsyncram_component|altsyncram_2914:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/db/altsyncram_2914.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "Memory:Inst_Memory|InternalSRAM:mySRAM|altsyncram:altsyncram_component|altsyncram_2914:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/db/altsyncram_2914.tdf Line: 38
Info (12133): Instantiated megafunction "Memory:Inst_Memory|InternalSRAM:mySRAM|altsyncram:altsyncram_component|altsyncram_2914:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/db/altsyncram_2914.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1397899597"
    Info (12134): Parameter "NUMWORDS" = "4096"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "12"
    Info (12134): Parameter "WIDTHAD" = "12"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "Memory:Inst_Memory|InternalSRAM:mySRAM|altsyncram:altsyncram_component|altsyncram_2914:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "Memory:Inst_Memory|InternalSRAM:mySRAM|altsyncram:altsyncram_component|altsyncram_2914:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "Memory:Inst_Memory|InternalSRAM:mySRAM|altsyncram:altsyncram_component|altsyncram_2914:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "CPU" for hierarchy "CPU:Inst_CPU" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 315
Info (12128): Elaborating entity "CPU_StateMachine" for hierarchy "CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/CPU.vhd Line: 152
Info (12128): Elaborating entity "UART" for hierarchy "UART:Inst_UART" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 343
Critical Warning (138067): Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically.
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8e24.tdf
    Info (12023): Found entity 1: altsyncram_8e24 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/db/altsyncram_8e24.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf
    Info (12023): Found entity 1: mux_rsc File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/db/mux_rsc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/db/decode_dvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6ii.tdf
    Info (12023): Found entity 1: cntr_6ii File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/db/cntr_6ii.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf
    Info (12023): Found entity 1: cntr_g9j File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/db/cntr_g9j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fgi.tdf
    Info (12023): Found entity 1: cntr_fgi File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/db/cntr_fgi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/db/cmpr_rgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/db/cntr_23j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/db/cmpr_ngc.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2021.05.15.08:16:12 Progress: Loading sldd144d38a/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd144d38a/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/db/ip/sldd144d38a/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "CPU:Inst_CPU|Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
Info (12130): Elaborated megafunction instantiation "CPU:Inst_CPU|lpm_mult:Mult0" File: c:/intelfpga_lite/20.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
Info (12133): Instantiated megafunction "CPU:Inst_CPU|lpm_mult:Mult0" with the following parameter: File: c:/intelfpga_lite/20.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "12"
    Info (12134): Parameter "LPM_WIDTHP" = "24"
    Info (12134): Parameter "LPM_WIDTHR" = "24"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_vct.tdf
    Info (12023): Found entity 1: mult_vct File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/db/mult_vct.tdf Line: 29
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "read_data[1]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 225
    Info (17048): Logic cell "CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|reset~buf0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/CPU_StateMachine.vhd Line: 35
    Info (17048): Logic cell "read_data[2]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 225
    Info (17048): Logic cell "read_data[5]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 225
    Info (17048): Logic cell "read_data[3]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 225
    Info (17048): Logic cell "read_data[4]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 225
    Info (17048): Logic cell "Memory:Inst_Memory|wea" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/Memory.vhd Line: 58
    Info (17048): Logic cell "run" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 188
    Info (17048): Logic cell "CPU:Inst_CPU|CPU_StateMachine:Inst_CPU_StateMachine|loadpc~buf0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/CPU_StateMachine.vhd Line: 41
    Info (17048): Logic cell "read_data[9]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 225
    Info (17048): Logic cell "read_data[10]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 225
    Info (17048): Logic cell "read_data[11]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 225
    Info (17048): Logic cell "read_data[8]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 225
    Info (17048): Logic cell "read_data[0]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 225
    Info (17048): Logic cell "dataout_4[0]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 214
    Info (17048): Logic cell "Memory:Inst_Memory|rdata_buf[1]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/Memory.vhd Line: 60
    Info (17048): Logic cell "Memory:Inst_Memory|rdata_buf[2]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/Memory.vhd Line: 60
    Info (17048): Logic cell "Memory:Inst_Memory|rdata_buf[5]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/Memory.vhd Line: 60
    Info (17048): Logic cell "Memory:Inst_Memory|rdata_buf[3]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/Memory.vhd Line: 60
    Info (17048): Logic cell "Memory:Inst_Memory|rdata_buf[4]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/Memory.vhd Line: 60
    Info (17048): Logic cell "dataout[0]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 203
    Info (17048): Logic cell "dataout_4[1]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 214
    Info (17048): Logic cell "read_data[6]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 225
    Info (17048): Logic cell "read_data[7]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 225
    Info (17048): Logic cell "Memory:Inst_Memory|rdata_buf[9]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/Memory.vhd Line: 60
    Info (17048): Logic cell "Memory:Inst_Memory|rdata_buf[10]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/Memory.vhd Line: 60
    Info (17048): Logic cell "Memory:Inst_Memory|rdata_buf[11]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/Memory.vhd Line: 60
    Info (17048): Logic cell "Memory:Inst_Memory|rdata_buf[8]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/Memory.vhd Line: 60
    Info (17048): Logic cell "Memory:Inst_Memory|rdata_buf[0]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/Memory.vhd Line: 60
    Info (17048): Logic cell "dataout[1]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 203
    Info (17048): Logic cell "dataout_4[2]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 214
    Info (17048): Logic cell "datain_3[0]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 218
    Info (17048): Logic cell "datain_3[2]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 218
    Info (17048): Logic cell "datain_3[3]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 218
    Info (17048): Logic cell "datain_3[4]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 218
    Info (17048): Logic cell "datain_3[1]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 218
    Info (17048): Logic cell "datain_3[5]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 218
    Info (17048): Logic cell "datain_3[6]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 218
    Info (17048): Logic cell "datain_3[7]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 218
    Info (17048): Logic cell "dataout[2]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 203
    Info (17048): Logic cell "dataout_4[3]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 214
    Info (17048): Logic cell "Memory:Inst_Memory|rdata_buf[6]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/Memory.vhd Line: 60
    Info (17048): Logic cell "Memory:Inst_Memory|rdata_buf[7]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/Memory.vhd Line: 60
    Info (17048): Logic cell "dataout[3]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 203
    Info (17048): Logic cell "dataout_4[4]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 214
    Info (17048): Logic cell "dataout[4]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 203
    Info (17048): Logic cell "dataout_4[5]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 214
    Info (17048): Logic cell "dataout[5]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 203
    Info (17048): Logic cell "dataout_4[6]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 214
    Info (17048): Logic cell "dataout[6]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 203
    Info (17048): Logic cell "dataout_4[7]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 214
    Info (17048): Logic cell "dataout[7]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd Line: 203
Info (13000): Registers with preset signals will power-up high File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 162 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2490 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 3 output pins
    Info (21061): Implemented 2337 logic cells
    Info (21064): Implemented 140 RAM segments
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 4867 megabytes
    Info: Processing ended: Sat May 15 08:16:29 2021
    Info: Elapsed time: 00:00:47
    Info: Total CPU time (on all processors): 00:01:14


