Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: regFile.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "regFile.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "regFile"
Output Format                      : NGC
Target Device                      : xc3s100e-5-vq100

---- Source Options
Top Module Name                    : regFile
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Register_File_main.v" in library work
Module <regFile> compiled
No errors in compilation
Analysis of file <"regFile.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <regFile> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <regFile>.
Module <regFile> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <i> in unit <regFile> has a constant value of 10000 during circuit operation. The register is replaced by logic.

Synthesizing Unit <regFile>.
    Related source file is "Register_File_main.v".
    Found 32-bit register for signal <Op1>.
    Found 32-bit register for signal <Op2>.
    Found 32-bit 4-to-1 multiplexer for signal <Op1$mux0000> created at line 84.
    Found 32-bit 4-to-1 multiplexer for signal <Op2$mux0000> created at line 84.
    Found 512-bit register for signal <regFile>.
INFO:Xst:738 - HDL ADVISOR - 512 flip-flops were inferred for signal <regFile>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 576 D-type flip-flop(s).
	inferred 128 Multiplexer(s).
Unit <regFile> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 18
 32-bit register                                       : 18
# Multiplexers                                         : 4
 32-bit 16-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 576
 Flip-Flops                                            : 576
# Multiplexers                                         : 4
 32-bit 16-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <regFile> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block regFile, actual ratio is 63.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 576
 Flip-Flops                                            : 576

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : regFile.ngr
Top Level Output File Name         : regFile
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 113

Cell Usage :
# BELS                             : 1579
#      BUF                         : 1
#      LUT2                        : 2
#      LUT3                        : 584
#      LUT4                        : 544
#      MUXF5                       : 256
#      MUXF6                       : 128
#      MUXF7                       : 64
# FlipFlops/Latches                : 576
#      FDE                         : 576
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 113
#      IBUF                        : 49
#      OBUF                        : 64
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100evq100-5 

 Number of Slices:                      609  out of    960    63%  
 Number of Slice Flip Flops:            576  out of   1920    30%  
 Number of 4 input LUTs:               1130  out of   1920    58%  
 Number of IOs:                         113
 Number of bonded IOBs:                 113  out of     66   171% (*) 
 Number of GCLKs:                         1  out of     24     4%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
sen1(sen1:O)                       | BUFG(*)(regFile_2_0)   | 576   |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 4.093ns (Maximum Frequency: 244.299MHz)
   Minimum input arrival time before clock: 5.798ns
   Maximum output required time after clock: 4.063ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sen1'
  Clock period: 4.093ns (frequency: 244.299MHz)
  Total number of paths / destination ports: 1600 / 576
-------------------------------------------------------------------------
Delay:               4.093ns (Levels of Logic = 5)
  Source:            regFile_0_0 (FF)
  Destination:       Op1_0 (FF)
  Source Clock:      sen1 rising
  Destination Clock: sen1 rising

  Data Path: regFile_0_0 to Op1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.514   0.520  regFile_0_0 (regFile_0_0)
     LUT3:I1->O            1   0.612   0.000  Mmux_Op1_mux0000_12 (Mmux_Op1_mux0000_12)
     MUXF5:I0->O           1   0.278   0.000  Mmux_Op1_mux0000_10_f5 (Mmux_Op1_mux0000_10_f5)
     MUXF6:I0->O           1   0.451   0.000  Mmux_Op1_mux0000_8_f6 (Mmux_Op1_mux0000_8_f6)
     MUXF7:I0->O           1   0.451   0.387  Mmux_Op1_mux0000_6_f7 (Mmux_Op1_mux0000_6_f7)
     LUT3:I2->O            1   0.612   0.000  RD1 (Op1_mux0000<0>)
     FDE:D                     0.268          Op1_0
    ----------------------------------------
    Total                      4.093ns (3.186ns logic, 0.907ns route)
                                       (77.8% logic, 22.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sen1'
  Total number of paths / destination ports: 8288 / 1152
-------------------------------------------------------------------------
Offset:              5.798ns (Levels of Logic = 4)
  Source:            sel_i1<2> (PAD)
  Destination:       regFile_2_0 (FF)
  Destination Clock: sen1 rising

  Data Path: sel_i1<2> to regFile_2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.106   0.795  sel_i1_2_IBUF (sel_i1_2_IBUF)
     LUT3:I0->O            4   0.612   0.651  regFile_8_cmp_eq000011 (N52)
     LUT4:I0->O           32   0.612   1.142  regFile_9_mux0000<0>21 (N24)
     LUT4:I1->O            1   0.612   0.000  regFile_9_mux0000<9>1 (regFile_9_mux0000<9>)
     FDE:D                     0.268          regFile_9_22
    ----------------------------------------
    Total                      5.798ns (3.210ns logic, 2.588ns route)
                                       (55.4% logic, 44.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sen1'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              4.063ns (Levels of Logic = 1)
  Source:            Op1_31 (FF)
  Destination:       Op1<31> (PAD)
  Source Clock:      sen1 rising

  Data Path: Op1_31 to Op1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.514   0.380  Op1_31 (Op1_31)
     OBUF:I->O                 3.169          Op1_31_OBUF (Op1<31>)
    ----------------------------------------
    Total                      4.063ns (3.683ns logic, 0.380ns route)
                                       (90.6% logic, 9.4% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.53 secs
 
--> 

Total memory usage is 241268 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    2 (   0 filtered)

