
Zone2_LOCAL2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007664  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000114  08007774  08007774  00008774  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007888  08007888  00009014  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08007888  08007888  00009014  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08007888  08007888  00009014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007888  08007888  00008888  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800788c  0800788c  0000888c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000014  20000000  08007890  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001bf8  20000014  080078a4  00009014  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001c0c  080078a4  00009c0c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00009014  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014f48  00000000  00000000  0000903d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003209  00000000  00000000  0001df85  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001258  00000000  00000000  00021190  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e25  00000000  00000000  000223e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000378e  00000000  00000000  0002320d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000137d3  00000000  00000000  0002699b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000910d0  00000000  00000000  0003a16e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000cb23e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004c7c  00000000  00000000  000cb284  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  000cff00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000014 	.word	0x20000014
 800012c:	00000000 	.word	0x00000000
 8000130:	0800775c 	.word	0x0800775c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000018 	.word	0x20000018
 800014c:	0800775c 	.word	0x0800775c

08000150 <crc_xor>:
static SPI_Buffer_t pedal_tx;
static SPI_Buffer_t sonic_rx;
static SPI_Buffer_t sonic_tx;

/* util: XOR CRC (0..5) */
static uint8_t crc_xor(const uint8_t *p, int n) {
 8000150:	b480      	push	{r7}
 8000152:	b085      	sub	sp, #20
 8000154:	af00      	add	r7, sp, #0
 8000156:	6078      	str	r0, [r7, #4]
 8000158:	6039      	str	r1, [r7, #0]
  uint8_t c = 0;
 800015a:	2300      	movs	r3, #0
 800015c:	73fb      	strb	r3, [r7, #15]
  for (int i = 0; i < n; i++) c ^= p[i];
 800015e:	2300      	movs	r3, #0
 8000160:	60bb      	str	r3, [r7, #8]
 8000162:	e009      	b.n	8000178 <crc_xor+0x28>
 8000164:	68bb      	ldr	r3, [r7, #8]
 8000166:	687a      	ldr	r2, [r7, #4]
 8000168:	4413      	add	r3, r2
 800016a:	781a      	ldrb	r2, [r3, #0]
 800016c:	7bfb      	ldrb	r3, [r7, #15]
 800016e:	4053      	eors	r3, r2
 8000170:	73fb      	strb	r3, [r7, #15]
 8000172:	68bb      	ldr	r3, [r7, #8]
 8000174:	3301      	adds	r3, #1
 8000176:	60bb      	str	r3, [r7, #8]
 8000178:	68ba      	ldr	r2, [r7, #8]
 800017a:	683b      	ldr	r3, [r7, #0]
 800017c:	429a      	cmp	r2, r3
 800017e:	dbf1      	blt.n	8000164 <crc_xor+0x14>
  return c;
 8000180:	7bfb      	ldrb	r3, [r7, #15]
}
 8000182:	4618      	mov	r0, r3
 8000184:	3714      	adds	r7, #20
 8000186:	46bd      	mov	sp, r7
 8000188:	bc80      	pop	{r7}
 800018a:	4770      	bx	lr

0800018c <HAL_SPI_TxRxCpltCallback>:

void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) {
 800018c:	b580      	push	{r7, lr}
 800018e:	b082      	sub	sp, #8
 8000190:	af00      	add	r7, sp, #0
 8000192:	6078      	str	r0, [r7, #4]
	if (hspi->Instance == SPI1) { // 초음파 수신 완료
 8000194:	687b      	ldr	r3, [r7, #4]
 8000196:	681b      	ldr	r3, [r3, #0]
 8000198:	4a0c      	ldr	r2, [pc, #48]	@ (80001cc <HAL_SPI_TxRxCpltCallback+0x40>)
 800019a:	4293      	cmp	r3, r2
 800019c:	d106      	bne.n	80001ac <HAL_SPI_TxRxCpltCallback+0x20>
		osThreadFlagsSet(SPI1Handle, FLAG_SONIC_DMA_COMPLETE); // spi1으로 온 콜백이면 spi1Task 깨우기(초음파)
 800019e:	4b0c      	ldr	r3, [pc, #48]	@ (80001d0 <HAL_SPI_TxRxCpltCallback+0x44>)
 80001a0:	681b      	ldr	r3, [r3, #0]
 80001a2:	2104      	movs	r1, #4
 80001a4:	4618      	mov	r0, r3
 80001a6:	f004 f8e9 	bl	800437c <osThreadFlagsSet>
	}
	else if (hspi->Instance == SPI2) { // 모터 드라이버 전송 완료
		osThreadFlagsSet(SPI2Handle, FLAG_MOTOR_DMA_COMPLETE); // spi2로 온 콜백이면 spi2Task 깨우기(모터드라이버)
	}
}
 80001aa:	e00a      	b.n	80001c2 <HAL_SPI_TxRxCpltCallback+0x36>
	else if (hspi->Instance == SPI2) { // 모터 드라이버 전송 완료
 80001ac:	687b      	ldr	r3, [r7, #4]
 80001ae:	681b      	ldr	r3, [r3, #0]
 80001b0:	4a08      	ldr	r2, [pc, #32]	@ (80001d4 <HAL_SPI_TxRxCpltCallback+0x48>)
 80001b2:	4293      	cmp	r3, r2
 80001b4:	d105      	bne.n	80001c2 <HAL_SPI_TxRxCpltCallback+0x36>
		osThreadFlagsSet(SPI2Handle, FLAG_MOTOR_DMA_COMPLETE); // spi2로 온 콜백이면 spi2Task 깨우기(모터드라이버)
 80001b6:	4b08      	ldr	r3, [pc, #32]	@ (80001d8 <HAL_SPI_TxRxCpltCallback+0x4c>)
 80001b8:	681b      	ldr	r3, [r3, #0]
 80001ba:	2108      	movs	r1, #8
 80001bc:	4618      	mov	r0, r3
 80001be:	f004 f8dd 	bl	800437c <osThreadFlagsSet>
}
 80001c2:	bf00      	nop
 80001c4:	3708      	adds	r7, #8
 80001c6:	46bd      	mov	sp, r7
 80001c8:	bd80      	pop	{r7, pc}
 80001ca:	bf00      	nop
 80001cc:	40013000 	.word	0x40013000
 80001d0:	20000260 	.word	0x20000260
 80001d4:	40003800 	.word	0x40003800
 80001d8:	20000268 	.word	0x20000268

080001dc <HAL_SPI_ErrorCallback>:

void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) {
 80001dc:	b580      	push	{r7, lr}
 80001de:	b082      	sub	sp, #8
 80001e0:	af00      	add	r7, sp, #0
 80001e2:	6078      	str	r0, [r7, #4]
	if (hspi->Instance == SPI1) {
 80001e4:	687b      	ldr	r3, [r7, #4]
 80001e6:	681b      	ldr	r3, [r3, #0]
 80001e8:	4a0d      	ldr	r2, [pc, #52]	@ (8000220 <HAL_SPI_ErrorCallback+0x44>)
 80001ea:	4293      	cmp	r3, r2
 80001ec:	d107      	bne.n	80001fe <HAL_SPI_ErrorCallback+0x22>
		HAL_SPI_DMAStop(hspi); // 멈추고
 80001ee:	6878      	ldr	r0, [r7, #4]
 80001f0:	f003 fb8a 	bl	8003908 <HAL_SPI_DMAStop>
		hspi->State = HAL_SPI_STATE_READY; // 강제로 통신 가능 상태로 복구
 80001f4:	687b      	ldr	r3, [r7, #4]
 80001f6:	2201      	movs	r2, #1
 80001f8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
	}
	else if (hspi->Instance == SPI2) {
		HAL_SPI_DMAStop(hspi);
		hspi->State = HAL_SPI_STATE_READY;
	}
}
 80001fc:	e00b      	b.n	8000216 <HAL_SPI_ErrorCallback+0x3a>
	else if (hspi->Instance == SPI2) {
 80001fe:	687b      	ldr	r3, [r7, #4]
 8000200:	681b      	ldr	r3, [r3, #0]
 8000202:	4a08      	ldr	r2, [pc, #32]	@ (8000224 <HAL_SPI_ErrorCallback+0x48>)
 8000204:	4293      	cmp	r3, r2
 8000206:	d106      	bne.n	8000216 <HAL_SPI_ErrorCallback+0x3a>
		HAL_SPI_DMAStop(hspi);
 8000208:	6878      	ldr	r0, [r7, #4]
 800020a:	f003 fb7d 	bl	8003908 <HAL_SPI_DMAStop>
		hspi->State = HAL_SPI_STATE_READY;
 800020e:	687b      	ldr	r3, [r7, #4]
 8000210:	2201      	movs	r2, #1
 8000212:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
}
 8000216:	bf00      	nop
 8000218:	3708      	adds	r7, #8
 800021a:	46bd      	mov	sp, r7
 800021c:	bd80      	pop	{r7, pc}
 800021e:	bf00      	nop
 8000220:	40013000 	.word	0x40013000
 8000224:	40003800 	.word	0x40003800

08000228 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000228:	b580      	push	{r7, lr}
 800022a:	b082      	sub	sp, #8
 800022c:	af00      	add	r7, sp, #0
 800022e:	4603      	mov	r3, r0
 8000230:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == DRDY_Pin){
 8000232:	88fb      	ldrh	r3, [r7, #6]
 8000234:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000238:	d105      	bne.n	8000246 <HAL_GPIO_EXTI_Callback+0x1e>
		osThreadFlagsSet(SPI1Handle, FLAG_SONIC_READ); // 초음파 데이터 읽어가세용 spi1Task 꺠움.
 800023a:	4b05      	ldr	r3, [pc, #20]	@ (8000250 <HAL_GPIO_EXTI_Callback+0x28>)
 800023c:	681b      	ldr	r3, [r3, #0]
 800023e:	2101      	movs	r1, #1
 8000240:	4618      	mov	r0, r3
 8000242:	f004 f89b 	bl	800437c <osThreadFlagsSet>
	}
}
 8000246:	bf00      	nop
 8000248:	3708      	adds	r7, #8
 800024a:	46bd      	mov	sp, r7
 800024c:	bd80      	pop	{r7, pc}
 800024e:	bf00      	nop
 8000250:	20000260 	.word	0x20000260

08000254 <Put_Latest_Data>:
CAN_CNT can_rx_err_cnt; // 에러 카운터
uint32_t last_zone_rx_time; // 하트비트 감시용 타임 기록
static uint8_t state_global = OFF; // ****** 상태 ******* : 항상 직접 메모리에서 접근하게.
uint8_t global_tx_counter = 0; // CAN 송신 패킷에 넣을 카운터

void Put_Latest_Data(osMessageQueueId_t queueHandle, int16_t data){ // Size 1 Queue Overwrite하기
 8000254:	b580      	push	{r7, lr}
 8000256:	b084      	sub	sp, #16
 8000258:	af00      	add	r7, sp, #0
 800025a:	6078      	str	r0, [r7, #4]
 800025c:	460b      	mov	r3, r1
 800025e:	807b      	strh	r3, [r7, #2]
	int16_t msg = data;
 8000260:	887b      	ldrh	r3, [r7, #2]
 8000262:	81fb      	strh	r3, [r7, #14]
	    if(osMessageQueueGetCount(queueHandle) > 0){ // 1개 이상이면
 8000264:	6878      	ldr	r0, [r7, #4]
 8000266:	f004 fab7 	bl	80047d8 <osMessageQueueGetCount>
 800026a:	4603      	mov	r3, r0
 800026c:	2b00      	cmp	r3, #0
 800026e:	d006      	beq.n	800027e <Put_Latest_Data+0x2a>
	        int16_t dummy;
	        osMessageQueueGet(queueHandle, &dummy, NULL, 0); // 더미에다 빼버리고
 8000270:	f107 010c 	add.w	r1, r7, #12
 8000274:	2300      	movs	r3, #0
 8000276:	2200      	movs	r2, #0
 8000278:	6878      	ldr	r0, [r7, #4]
 800027a:	f004 fa4f 	bl	800471c <osMessageQueueGet>
	    }
	    osMessageQueuePut(queueHandle, &msg, 0, 0); // 새거 넣음
 800027e:	f107 010e 	add.w	r1, r7, #14
 8000282:	2300      	movs	r3, #0
 8000284:	2200      	movs	r2, #0
 8000286:	6878      	ldr	r0, [r7, #4]
 8000288:	f004 f9e8 	bl	800465c <osMessageQueuePut>
}
 800028c:	bf00      	nop
 800028e:	3710      	adds	r7, #16
 8000290:	46bd      	mov	sp, r7
 8000292:	bd80      	pop	{r7, pc}

08000294 <CAN_ERR_HANDLE>:

void CAN_ERR_HANDLE(uint32_t ID, CAN_Err_Type type){ // CAN 송,수신 포괄 에러 처리
 8000294:	b580      	push	{r7, lr}
 8000296:	b082      	sub	sp, #8
 8000298:	af00      	add	r7, sp, #0
 800029a:	6078      	str	r0, [r7, #4]
 800029c:	460b      	mov	r3, r1
 800029e:	70fb      	strb	r3, [r7, #3]
	switch(ID){
 80002a0:	687b      	ldr	r3, [r7, #4]
 80002a2:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 80002a6:	4293      	cmp	r3, r2
 80002a8:	d03f      	beq.n	800032a <CAN_ERR_HANDLE+0x96>
 80002aa:	687b      	ldr	r3, [r7, #4]
 80002ac:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80002b0:	d24b      	bcs.n	800034a <CAN_ERR_HANDLE+0xb6>
 80002b2:	687b      	ldr	r3, [r7, #4]
 80002b4:	f5b3 7f88 	cmp.w	r3, #272	@ 0x110
 80002b8:	d00f      	beq.n	80002da <CAN_ERR_HANDLE+0x46>
 80002ba:	687b      	ldr	r3, [r7, #4]
 80002bc:	f5b3 7f88 	cmp.w	r3, #272	@ 0x110
 80002c0:	d843      	bhi.n	800034a <CAN_ERR_HANDLE+0xb6>
 80002c2:	687b      	ldr	r3, [r7, #4]
 80002c4:	2b20      	cmp	r3, #32
 80002c6:	d008      	beq.n	80002da <CAN_ERR_HANDLE+0x46>
 80002c8:	687b      	ldr	r3, [r7, #4]
 80002ca:	2b20      	cmp	r3, #32
 80002cc:	d83d      	bhi.n	800034a <CAN_ERR_HANDLE+0xb6>
 80002ce:	687b      	ldr	r3, [r7, #4]
 80002d0:	2b04      	cmp	r3, #4
 80002d2:	d019      	beq.n	8000308 <CAN_ERR_HANDLE+0x74>
 80002d4:	687b      	ldr	r3, [r7, #4]
 80002d6:	2b11      	cmp	r3, #17
 80002d8:	d137      	bne.n	800034a <CAN_ERR_HANDLE+0xb6>
	case ID_2_SONIC:
	case ID_2_MOTOR_STATUS:
	case ID_2_MOTOR_SPI_ERR:
		can_rx_err_cnt.z2++;
 80002da:	4b21      	ldr	r3, [pc, #132]	@ (8000360 <CAN_ERR_HANDLE+0xcc>)
 80002dc:	785b      	ldrb	r3, [r3, #1]
 80002de:	3301      	adds	r3, #1
 80002e0:	b2da      	uxtb	r2, r3
 80002e2:	4b1f      	ldr	r3, [pc, #124]	@ (8000360 <CAN_ERR_HANDLE+0xcc>)
 80002e4:	705a      	strb	r2, [r3, #1]
		if(can_rx_err_cnt.z2>=20){
 80002e6:	4b1e      	ldr	r3, [pc, #120]	@ (8000360 <CAN_ERR_HANDLE+0xcc>)
 80002e8:	785b      	ldrb	r3, [r3, #1]
 80002ea:	2b13      	cmp	r3, #19
 80002ec:	d92f      	bls.n	800034e <CAN_ERR_HANDLE+0xba>
			state_global = BROKEN_SELF;
 80002ee:	4b1d      	ldr	r3, [pc, #116]	@ (8000364 <CAN_ERR_HANDLE+0xd0>)
 80002f0:	2240      	movs	r2, #64	@ 0x40
 80002f2:	701a      	strb	r2, [r3, #0]
			osThreadFlagsSet(SPI2Handle, FLAG_MOTOR_SEND); // 깨우고
 80002f4:	4b1c      	ldr	r3, [pc, #112]	@ (8000368 <CAN_ERR_HANDLE+0xd4>)
 80002f6:	681b      	ldr	r3, [r3, #0]
 80002f8:	2102      	movs	r1, #2
 80002fa:	4618      	mov	r0, r3
 80002fc:	f004 f83e 	bl	800437c <osThreadFlagsSet>
			// 주체가 나임. 내 can이 망가진거면 can 끄고 비상정지 해야됌. 왜냐면 어짜피 페달 데이터나 Emergency 상태 전파를 못받으니깐
			HAL_CAN_Stop(&hcan);
 8000300:	481a      	ldr	r0, [pc, #104]	@ (800036c <CAN_ERR_HANDLE+0xd8>)
 8000302:	f001 fb2f 	bl	8001964 <HAL_CAN_Stop>
		}
		break;
 8000306:	e022      	b.n	800034e <CAN_ERR_HANDLE+0xba>
	case ID_CENTRAL_STATUS:
		can_rx_err_cnt.central++;
 8000308:	4b15      	ldr	r3, [pc, #84]	@ (8000360 <CAN_ERR_HANDLE+0xcc>)
 800030a:	791b      	ldrb	r3, [r3, #4]
 800030c:	3301      	adds	r3, #1
 800030e:	b2da      	uxtb	r2, r3
 8000310:	4b13      	ldr	r3, [pc, #76]	@ (8000360 <CAN_ERR_HANDLE+0xcc>)
 8000312:	711a      	strb	r2, [r3, #4]
		if(can_rx_err_cnt.central>=20 || type == ERR_TYPE_RX_TIMEOUT){
 8000314:	4b12      	ldr	r3, [pc, #72]	@ (8000360 <CAN_ERR_HANDLE+0xcc>)
 8000316:	791b      	ldrb	r3, [r3, #4]
 8000318:	2b13      	cmp	r3, #19
 800031a:	d802      	bhi.n	8000322 <CAN_ERR_HANDLE+0x8e>
 800031c:	78fb      	ldrb	r3, [r7, #3]
 800031e:	2b01      	cmp	r3, #1
 8000320:	d117      	bne.n	8000352 <CAN_ERR_HANDLE+0xbe>
			state_global = CENTRAL_DOWN;  // 주체가 너임 -> CAN STOP 안함. 왜냐? Zone1으로부터 Pedal 정보를 게속 받기 위해서.
 8000322:	4b10      	ldr	r3, [pc, #64]	@ (8000364 <CAN_ERR_HANDLE+0xd0>)
 8000324:	2220      	movs	r2, #32
 8000326:	701a      	strb	r2, [r3, #0]
			// Zone에서 Hearbeat이제 안보내고 안받음. 이제 CAN은 ZONE1<->ZONE2만 씀.
		}
		break;
 8000328:	e013      	b.n	8000352 <CAN_ERR_HANDLE+0xbe>

	case ID_HARDWARE_ERR:
		if(type == ERR_TYPE_HW){
 800032a:	78fb      	ldrb	r3, [r7, #3]
 800032c:	2b03      	cmp	r3, #3
 800032e:	d112      	bne.n	8000356 <CAN_ERR_HANDLE+0xc2>
			state_global = BROKEN_SELF;
 8000330:	4b0c      	ldr	r3, [pc, #48]	@ (8000364 <CAN_ERR_HANDLE+0xd0>)
 8000332:	2240      	movs	r2, #64	@ 0x40
 8000334:	701a      	strb	r2, [r3, #0]
			osThreadFlagsSet(SPI2Handle, FLAG_MOTOR_SEND); // 모터 깨워서 0 보내게 함
 8000336:	4b0c      	ldr	r3, [pc, #48]	@ (8000368 <CAN_ERR_HANDLE+0xd4>)
 8000338:	681b      	ldr	r3, [r3, #0]
 800033a:	2102      	movs	r1, #2
 800033c:	4618      	mov	r0, r3
 800033e:	f004 f81d 	bl	800437c <osThreadFlagsSet>
			HAL_CAN_Stop(&hcan); // 내가 망가졌으면 그냥 꺼버리고 Isolation시킴
 8000342:	480a      	ldr	r0, [pc, #40]	@ (800036c <CAN_ERR_HANDLE+0xd8>)
 8000344:	f001 fb0e 	bl	8001964 <HAL_CAN_Stop>
		}
		break;
 8000348:	e005      	b.n	8000356 <CAN_ERR_HANDLE+0xc2>

	default:
		break;
 800034a:	bf00      	nop
 800034c:	e004      	b.n	8000358 <CAN_ERR_HANDLE+0xc4>
		break;
 800034e:	bf00      	nop
 8000350:	e002      	b.n	8000358 <CAN_ERR_HANDLE+0xc4>
		break;
 8000352:	bf00      	nop
 8000354:	e000      	b.n	8000358 <CAN_ERR_HANDLE+0xc4>
		break;
 8000356:	bf00      	nop
	}
}
 8000358:	bf00      	nop
 800035a:	3708      	adds	r7, #8
 800035c:	46bd      	mov	sp, r7
 800035e:	bd80      	pop	{r7, pc}
 8000360:	200002a8 	.word	0x200002a8
 8000364:	20000000 	.word	0x20000000
 8000368:	20000268 	.word	0x20000268
 800036c:	20000030 	.word	0x20000030

08000370 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8000370:	b580      	push	{r7, lr}
 8000372:	b08e      	sub	sp, #56	@ 0x38
 8000374:	af00      	add	r7, sp, #0
 8000376:	6078      	str	r0, [r7, #4]
	CAN_RxHeaderTypeDef rxHeader;
	CAN_Payload_t payload = { 0 };
 8000378:	f107 030c 	add.w	r3, r7, #12
 800037c:	2200      	movs	r2, #0
 800037e:	601a      	str	r2, [r3, #0]
 8000380:	605a      	str	r2, [r3, #4]

    if(HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &rxHeader, payload.bytes) == HAL_OK){
 8000382:	f107 030c 	add.w	r3, r7, #12
 8000386:	f107 0214 	add.w	r2, r7, #20
 800038a:	2100      	movs	r1, #0
 800038c:	6878      	ldr	r0, [r7, #4]
 800038e:	f001 fc35 	bl	8001bfc <HAL_CAN_GetRxMessage>
 8000392:	4603      	mov	r3, r0
 8000394:	2b00      	cmp	r3, #0
 8000396:	f040 80bd 	bne.w	8000514 <HAL_CAN_RxFifo0MsgPendingCallback+0x1a4>
    	if(rxHeader.IDE == CAN_ID_STD){
 800039a:	69fb      	ldr	r3, [r7, #28]
 800039c:	2b00      	cmp	r3, #0
 800039e:	f040 80b9 	bne.w	8000514 <HAL_CAN_RxFifo0MsgPendingCallback+0x1a4>
    			uint8_t received_sum = 0;
 80003a2:	2300      	movs	r3, #0
 80003a4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    			for (int i = 0; i < 7; i++) { // Checksum
 80003a8:	2300      	movs	r3, #0
 80003aa:	633b      	str	r3, [r7, #48]	@ 0x30
 80003ac:	e00c      	b.n	80003c8 <HAL_CAN_RxFifo0MsgPendingCallback+0x58>
    				received_sum += payload.bytes[i];
 80003ae:	f107 020c 	add.w	r2, r7, #12
 80003b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80003b4:	4413      	add	r3, r2
 80003b6:	781a      	ldrb	r2, [r3, #0]
 80003b8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80003bc:	4413      	add	r3, r2
 80003be:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    			for (int i = 0; i < 7; i++) { // Checksum
 80003c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80003c4:	3301      	adds	r3, #1
 80003c6:	633b      	str	r3, [r7, #48]	@ 0x30
 80003c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80003ca:	2b06      	cmp	r3, #6
 80003cc:	ddef      	ble.n	80003ae <HAL_CAN_RxFifo0MsgPendingCallback+0x3e>
    			}
    			if (received_sum != payload.bytes[7]) { // payload.byte[7] = 맨끝은 체크섬임
 80003ce:	7cfb      	ldrb	r3, [r7, #19]
 80003d0:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 80003d4:	429a      	cmp	r2, r3
 80003d6:	d005      	beq.n	80003e4 <HAL_CAN_RxFifo0MsgPendingCallback+0x74>
    				CAN_ERR_HANDLE(rxHeader.StdId, ERR_TYPE_CHKSUM);
 80003d8:	697b      	ldr	r3, [r7, #20]
 80003da:	2104      	movs	r1, #4
 80003dc:	4618      	mov	r0, r3
 80003de:	f7ff ff59 	bl	8000294 <CAN_ERR_HANDLE>
    				return; // 이번거 데이터 오염되었다 판단, 그냥 건너뜀
 80003e2:	e097      	b.n	8000514 <HAL_CAN_RxFifo0MsgPendingCallback+0x1a4>
    			}
    			switch (rxHeader.StdId) {
 80003e4:	697b      	ldr	r3, [r7, #20]
 80003e6:	2b40      	cmp	r3, #64	@ 0x40
 80003e8:	f000 8089 	beq.w	80004fe <HAL_CAN_RxFifo0MsgPendingCallback+0x18e>
 80003ec:	2b40      	cmp	r3, #64	@ 0x40
 80003ee:	f200 8091 	bhi.w	8000514 <HAL_CAN_RxFifo0MsgPendingCallback+0x1a4>
 80003f2:	2b04      	cmp	r3, #4
 80003f4:	d058      	beq.n	80004a8 <HAL_CAN_RxFifo0MsgPendingCallback+0x138>
 80003f6:	2b04      	cmp	r3, #4
 80003f8:	f200 808c 	bhi.w	8000514 <HAL_CAN_RxFifo0MsgPendingCallback+0x1a4>
 80003fc:	2b01      	cmp	r3, #1
 80003fe:	d002      	beq.n	8000406 <HAL_CAN_RxFifo0MsgPendingCallback+0x96>
 8000400:	2b02      	cmp	r3, #2
 8000402:	d024      	beq.n	800044e <HAL_CAN_RxFifo0MsgPendingCallback+0xde>
 8000404:	e086      	b.n	8000514 <HAL_CAN_RxFifo0MsgPendingCallback+0x1a4>
    			case ID_CENTRAL_MOTOR_ERR:
    				if (payload.data16.counter == last_counter.central) {
 8000406:	7cba      	ldrb	r2, [r7, #18]
 8000408:	4b44      	ldr	r3, [pc, #272]	@ (800051c <HAL_CAN_RxFifo0MsgPendingCallback+0x1ac>)
 800040a:	791b      	ldrb	r3, [r3, #4]
 800040c:	429a      	cmp	r2, r3
 800040e:	d10f      	bne.n	8000430 <HAL_CAN_RxFifo0MsgPendingCallback+0xc0>
    					if (++stuck_counter.central > 5) {
 8000410:	4b43      	ldr	r3, [pc, #268]	@ (8000520 <HAL_CAN_RxFifo0MsgPendingCallback+0x1b0>)
 8000412:	791b      	ldrb	r3, [r3, #4]
 8000414:	3301      	adds	r3, #1
 8000416:	b2da      	uxtb	r2, r3
 8000418:	4b41      	ldr	r3, [pc, #260]	@ (8000520 <HAL_CAN_RxFifo0MsgPendingCallback+0x1b0>)
 800041a:	711a      	strb	r2, [r3, #4]
 800041c:	4b40      	ldr	r3, [pc, #256]	@ (8000520 <HAL_CAN_RxFifo0MsgPendingCallback+0x1b0>)
 800041e:	791b      	ldrb	r3, [r3, #4]
 8000420:	2b05      	cmp	r3, #5
 8000422:	d90b      	bls.n	800043c <HAL_CAN_RxFifo0MsgPendingCallback+0xcc>
    						CAN_ERR_HANDLE(rxHeader.StdId, ERR_TYPE_RX_STUCK);
 8000424:	697b      	ldr	r3, [r7, #20]
 8000426:	2100      	movs	r1, #0
 8000428:	4618      	mov	r0, r3
 800042a:	f7ff ff33 	bl	8000294 <CAN_ERR_HANDLE>
    						return; // 처리 후 return
 800042e:	e071      	b.n	8000514 <HAL_CAN_RxFifo0MsgPendingCallback+0x1a4>
    					}
    				}
    				else {
    					stuck_counter.central = 0;
 8000430:	4b3b      	ldr	r3, [pc, #236]	@ (8000520 <HAL_CAN_RxFifo0MsgPendingCallback+0x1b0>)
 8000432:	2200      	movs	r2, #0
 8000434:	711a      	strb	r2, [r3, #4]
    					last_counter.central = payload.data16.counter;
 8000436:	7cba      	ldrb	r2, [r7, #18]
 8000438:	4b38      	ldr	r3, [pc, #224]	@ (800051c <HAL_CAN_RxFifo0MsgPendingCallback+0x1ac>)
 800043a:	711a      	strb	r2, [r3, #4]
    				}
    				last_zone_rx_time = HAL_GetTick();
 800043c:	f001 f880 	bl	8001540 <HAL_GetTick>
 8000440:	4603      	mov	r3, r0
 8000442:	4a38      	ldr	r2, [pc, #224]	@ (8000524 <HAL_CAN_RxFifo0MsgPendingCallback+0x1b4>)
 8000444:	6013      	str	r3, [r2, #0]
    				state_global = MOTOR_ERR;
 8000446:	4b38      	ldr	r3, [pc, #224]	@ (8000528 <HAL_CAN_RxFifo0MsgPendingCallback+0x1b8>)
 8000448:	2210      	movs	r2, #16
 800044a:	701a      	strb	r2, [r3, #0]
    				break;
 800044c:	e062      	b.n	8000514 <HAL_CAN_RxFifo0MsgPendingCallback+0x1a4>
    			case ID_CENTRAL_EMERGENCY:
    				if (payload.data16.counter == last_counter.central) {
 800044e:	7cba      	ldrb	r2, [r7, #18]
 8000450:	4b32      	ldr	r3, [pc, #200]	@ (800051c <HAL_CAN_RxFifo0MsgPendingCallback+0x1ac>)
 8000452:	791b      	ldrb	r3, [r3, #4]
 8000454:	429a      	cmp	r2, r3
 8000456:	d10f      	bne.n	8000478 <HAL_CAN_RxFifo0MsgPendingCallback+0x108>
    					if (++stuck_counter.central > 5) {
 8000458:	4b31      	ldr	r3, [pc, #196]	@ (8000520 <HAL_CAN_RxFifo0MsgPendingCallback+0x1b0>)
 800045a:	791b      	ldrb	r3, [r3, #4]
 800045c:	3301      	adds	r3, #1
 800045e:	b2da      	uxtb	r2, r3
 8000460:	4b2f      	ldr	r3, [pc, #188]	@ (8000520 <HAL_CAN_RxFifo0MsgPendingCallback+0x1b0>)
 8000462:	711a      	strb	r2, [r3, #4]
 8000464:	4b2e      	ldr	r3, [pc, #184]	@ (8000520 <HAL_CAN_RxFifo0MsgPendingCallback+0x1b0>)
 8000466:	791b      	ldrb	r3, [r3, #4]
 8000468:	2b05      	cmp	r3, #5
 800046a:	d90b      	bls.n	8000484 <HAL_CAN_RxFifo0MsgPendingCallback+0x114>
    						CAN_ERR_HANDLE(rxHeader.StdId, ERR_TYPE_RX_STUCK);
 800046c:	697b      	ldr	r3, [r7, #20]
 800046e:	2100      	movs	r1, #0
 8000470:	4618      	mov	r0, r3
 8000472:	f7ff ff0f 	bl	8000294 <CAN_ERR_HANDLE>
    						return; // 처리 후 return
 8000476:	e04d      	b.n	8000514 <HAL_CAN_RxFifo0MsgPendingCallback+0x1a4>
    					}
    				}
    				else {
    					stuck_counter.central = 0;
 8000478:	4b29      	ldr	r3, [pc, #164]	@ (8000520 <HAL_CAN_RxFifo0MsgPendingCallback+0x1b0>)
 800047a:	2200      	movs	r2, #0
 800047c:	711a      	strb	r2, [r3, #4]
    					last_counter.central = payload.data16.counter;
 800047e:	7cba      	ldrb	r2, [r7, #18]
 8000480:	4b26      	ldr	r3, [pc, #152]	@ (800051c <HAL_CAN_RxFifo0MsgPendingCallback+0x1ac>)
 8000482:	711a      	strb	r2, [r3, #4]
    				}
    				last_zone_rx_time = HAL_GetTick();
 8000484:	f001 f85c 	bl	8001540 <HAL_GetTick>
 8000488:	4603      	mov	r3, r0
 800048a:	4a26      	ldr	r2, [pc, #152]	@ (8000524 <HAL_CAN_RxFifo0MsgPendingCallback+0x1b4>)
 800048c:	6013      	str	r3, [r2, #0]
    				state_global = EMERGENCY;
 800048e:	4b26      	ldr	r3, [pc, #152]	@ (8000528 <HAL_CAN_RxFifo0MsgPendingCallback+0x1b8>)
 8000490:	2208      	movs	r2, #8
 8000492:	701a      	strb	r2, [r3, #0]
    				g_pedal = 0;
 8000494:	4b25      	ldr	r3, [pc, #148]	@ (800052c <HAL_CAN_RxFifo0MsgPendingCallback+0x1bc>)
 8000496:	2200      	movs	r2, #0
 8000498:	801a      	strh	r2, [r3, #0]
    				osThreadFlagsSet(SPI2Handle, FLAG_MOTOR_SEND);
 800049a:	4b25      	ldr	r3, [pc, #148]	@ (8000530 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c0>)
 800049c:	681b      	ldr	r3, [r3, #0]
 800049e:	2102      	movs	r1, #2
 80004a0:	4618      	mov	r0, r3
 80004a2:	f003 ff6b 	bl	800437c <osThreadFlagsSet>
    				break;
 80004a6:	e035      	b.n	8000514 <HAL_CAN_RxFifo0MsgPendingCallback+0x1a4>
    			case ID_CENTRAL_STATUS:
    				if (payload.data16.counter == last_counter.central) { // 어라라 저번에 온거랑 카운터(스퀀스)가 똑같네? 그럼 중앙 제어기 이상한데
 80004a8:	7cba      	ldrb	r2, [r7, #18]
 80004aa:	4b1c      	ldr	r3, [pc, #112]	@ (800051c <HAL_CAN_RxFifo0MsgPendingCallback+0x1ac>)
 80004ac:	791b      	ldrb	r3, [r3, #4]
 80004ae:	429a      	cmp	r2, r3
 80004b0:	d10f      	bne.n	80004d2 <HAL_CAN_RxFifo0MsgPendingCallback+0x162>
    					if (++stuck_counter.central > 5) { // 5번넘게 이상하면
 80004b2:	4b1b      	ldr	r3, [pc, #108]	@ (8000520 <HAL_CAN_RxFifo0MsgPendingCallback+0x1b0>)
 80004b4:	791b      	ldrb	r3, [r3, #4]
 80004b6:	3301      	adds	r3, #1
 80004b8:	b2da      	uxtb	r2, r3
 80004ba:	4b19      	ldr	r3, [pc, #100]	@ (8000520 <HAL_CAN_RxFifo0MsgPendingCallback+0x1b0>)
 80004bc:	711a      	strb	r2, [r3, #4]
 80004be:	4b18      	ldr	r3, [pc, #96]	@ (8000520 <HAL_CAN_RxFifo0MsgPendingCallback+0x1b0>)
 80004c0:	791b      	ldrb	r3, [r3, #4]
 80004c2:	2b05      	cmp	r3, #5
 80004c4:	d90b      	bls.n	80004de <HAL_CAN_RxFifo0MsgPendingCallback+0x16e>
    						CAN_ERR_HANDLE(rxHeader.StdId, ERR_TYPE_RX_STUCK); // 에러핸들러 실행
 80004c6:	697b      	ldr	r3, [r7, #20]
 80004c8:	2100      	movs	r1, #0
 80004ca:	4618      	mov	r0, r3
 80004cc:	f7ff fee2 	bl	8000294 <CAN_ERR_HANDLE>
    						return; // 처리 후 return
 80004d0:	e020      	b.n	8000514 <HAL_CAN_RxFifo0MsgPendingCallback+0x1a4>
    					}
    				}
    				else { // 음 카운터가 잘 증가되어서 왔군
    					stuck_counter.central = 0;
 80004d2:	4b13      	ldr	r3, [pc, #76]	@ (8000520 <HAL_CAN_RxFifo0MsgPendingCallback+0x1b0>)
 80004d4:	2200      	movs	r2, #0
 80004d6:	711a      	strb	r2, [r3, #4]
    					last_counter.central = payload.data16.counter;
 80004d8:	7cba      	ldrb	r2, [r7, #18]
 80004da:	4b10      	ldr	r3, [pc, #64]	@ (800051c <HAL_CAN_RxFifo0MsgPendingCallback+0x1ac>)
 80004dc:	711a      	strb	r2, [r3, #4]
    				}

    				if (rxHeader.DLC == 8) {
 80004de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80004e0:	2b08      	cmp	r3, #8
 80004e2:	d103      	bne.n	80004ec <HAL_CAN_RxFifo0MsgPendingCallback+0x17c>
    					state_global = payload.data16.data; // *** 상태 업데이트 (atomic)
 80004e4:	89bb      	ldrh	r3, [r7, #12]
 80004e6:	b2da      	uxtb	r2, r3
 80004e8:	4b0f      	ldr	r3, [pc, #60]	@ (8000528 <HAL_CAN_RxFifo0MsgPendingCallback+0x1b8>)
 80004ea:	701a      	strb	r2, [r3, #0]

    				}
    				can_rx_err_cnt.central = 0;
 80004ec:	4b11      	ldr	r3, [pc, #68]	@ (8000534 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c4>)
 80004ee:	2200      	movs	r2, #0
 80004f0:	711a      	strb	r2, [r3, #4]
    				last_zone_rx_time = HAL_GetTick(); // 중앙제어기 HeartBeat 감지용
 80004f2:	f001 f825 	bl	8001540 <HAL_GetTick>
 80004f6:	4603      	mov	r3, r0
 80004f8:	4a0a      	ldr	r2, [pc, #40]	@ (8000524 <HAL_CAN_RxFifo0MsgPendingCallback+0x1b4>)
 80004fa:	6013      	str	r3, [r2, #0]
    				break;
 80004fc:	e00a      	b.n	8000514 <HAL_CAN_RxFifo0MsgPendingCallback+0x1a4>
    			case ID_1_PEDAL: // DRIVE 상태에서 전송됨이 송신측인 Zone1측에서 보장됌. CENTRAL_DOWN시에도 이 ID로 ZONE1으로부터 페달값 계속 수신
        			g_pedal = payload.data16.data;
 80004fe:	89bb      	ldrh	r3, [r7, #12]
 8000500:	b21a      	sxth	r2, r3
 8000502:	4b0a      	ldr	r3, [pc, #40]	@ (800052c <HAL_CAN_RxFifo0MsgPendingCallback+0x1bc>)
 8000504:	801a      	strh	r2, [r3, #0]
        			osThreadFlagsSet(SPI2Handle, FLAG_MOTOR_SEND);
 8000506:	4b0a      	ldr	r3, [pc, #40]	@ (8000530 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c0>)
 8000508:	681b      	ldr	r3, [r3, #0]
 800050a:	2102      	movs	r1, #2
 800050c:	4618      	mov	r0, r3
 800050e:	f003 ff35 	bl	800437c <osThreadFlagsSet>
        			break;
 8000512:	bf00      	nop
    			}
    	}
    }
}
 8000514:	3738      	adds	r7, #56	@ 0x38
 8000516:	46bd      	mov	sp, r7
 8000518:	bd80      	pop	{r7, pc}
 800051a:	bf00      	nop
 800051c:	200002a0 	.word	0x200002a0
 8000520:	20000298 	.word	0x20000298
 8000524:	200002b0 	.word	0x200002b0
 8000528:	20000000 	.word	0x20000000
 800052c:	20000276 	.word	0x20000276
 8000530:	20000268 	.word	0x20000268
 8000534:	200002a8 	.word	0x200002a8

08000538 <CAN_SEND>:

void CAN_SEND(uint32_t ID) {
 8000538:	b580      	push	{r7, lr}
 800053a:	b08e      	sub	sp, #56	@ 0x38
 800053c:	af00      	add	r7, sp, #0
 800053e:	6078      	str	r0, [r7, #4]
	    CAN_TxHeaderTypeDef txHeader ={0};
 8000540:	f107 0314 	add.w	r3, r7, #20
 8000544:	2200      	movs	r2, #0
 8000546:	601a      	str	r2, [r3, #0]
 8000548:	605a      	str	r2, [r3, #4]
 800054a:	609a      	str	r2, [r3, #8]
 800054c:	60da      	str	r2, [r3, #12]
 800054e:	611a      	str	r2, [r3, #16]
 8000550:	615a      	str	r2, [r3, #20]
	    uint32_t txMailbox;
	    CAN_Payload_t payload ={0};
 8000552:	f107 0308 	add.w	r3, r7, #8
 8000556:	2200      	movs	r2, #0
 8000558:	601a      	str	r2, [r3, #0]
 800055a:	605a      	str	r2, [r3, #4]

	    // CAN 필드 설정
	    txHeader.IDE = CAN_ID_STD; // 표준 ID
 800055c:	2300      	movs	r3, #0
 800055e:	61fb      	str	r3, [r7, #28]
	    txHeader.RTR = CAN_RTR_DATA; // 리모트가 아닌 '데이터' 프레임입니다
 8000560:	2300      	movs	r3, #0
 8000562:	623b      	str	r3, [r7, #32]
	    txHeader.TransmitGlobalTime = DISABLE;
 8000564:	2300      	movs	r3, #0
 8000566:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
	    txHeader.StdId = ID;
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	617b      	str	r3, [r7, #20]
	    txHeader.DLC = 8; // 데이터 8바이트에요
 800056e:	2308      	movs	r3, #8
 8000570:	627b      	str	r3, [r7, #36]	@ 0x24

	    switch(ID){ // ID에 따라 실을 데이터 결정
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	f5b3 7f88 	cmp.w	r3, #272	@ 0x110
 8000578:	d016      	beq.n	80005a8 <CAN_SEND+0x70>
 800057a:	687b      	ldr	r3, [r7, #4]
 800057c:	f5b3 7f88 	cmp.w	r3, #272	@ 0x110
 8000580:	d81e      	bhi.n	80005c0 <CAN_SEND+0x88>
 8000582:	687b      	ldr	r3, [r7, #4]
 8000584:	2b72      	cmp	r3, #114	@ 0x72
 8000586:	d018      	beq.n	80005ba <CAN_SEND+0x82>
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	2b72      	cmp	r3, #114	@ 0x72
 800058c:	d818      	bhi.n	80005c0 <CAN_SEND+0x88>
 800058e:	687b      	ldr	r3, [r7, #4]
 8000590:	2b11      	cmp	r3, #17
 8000592:	d003      	beq.n	800059c <CAN_SEND+0x64>
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	2b20      	cmp	r3, #32
 8000598:	d00c      	beq.n	80005b4 <CAN_SEND+0x7c>
 800059a:	e011      	b.n	80005c0 <CAN_SEND+0x88>
		case ID_2_SONIC:
			payload.data16.data = g_distance;
 800059c:	4b2d      	ldr	r3, [pc, #180]	@ (8000654 <CAN_SEND+0x11c>)
 800059e:	f9b3 3000 	ldrsh.w	r3, [r3]
 80005a2:	b29b      	uxth	r3, r3
 80005a4:	813b      	strh	r3, [r7, #8]
			break;
 80005a6:	e00b      	b.n	80005c0 <CAN_SEND+0x88>
		case ID_2_MOTOR_STATUS:
			payload.data16.data = g_pedal;
 80005a8:	4b2b      	ldr	r3, [pc, #172]	@ (8000658 <CAN_SEND+0x120>)
 80005aa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80005ae:	b29b      	uxth	r3, r3
 80005b0:	813b      	strh	r3, [r7, #8]
			break;
 80005b2:	e005      	b.n	80005c0 <CAN_SEND+0x88>
		case ID_2_MOTOR_SPI_ERR:
			payload.data16.data = 0;
 80005b4:	2300      	movs	r3, #0
 80005b6:	813b      	strh	r3, [r7, #8]
			break;
 80005b8:	e002      	b.n	80005c0 <CAN_SEND+0x88>
		case ID_2_HB:
			payload.data16.data = state_global;
 80005ba:	4b28      	ldr	r3, [pc, #160]	@ (800065c <CAN_SEND+0x124>)
 80005bc:	781b      	ldrb	r3, [r3, #0]
 80005be:	813b      	strh	r3, [r7, #8]
	    }

	    payload.data16.counter = global_tx_counter++;
 80005c0:	4b27      	ldr	r3, [pc, #156]	@ (8000660 <CAN_SEND+0x128>)
 80005c2:	781b      	ldrb	r3, [r3, #0]
 80005c4:	1c5a      	adds	r2, r3, #1
 80005c6:	b2d1      	uxtb	r1, r2
 80005c8:	4a25      	ldr	r2, [pc, #148]	@ (8000660 <CAN_SEND+0x128>)
 80005ca:	7011      	strb	r1, [r2, #0]
 80005cc:	73bb      	strb	r3, [r7, #14]
	    uint8_t sum = 0;
 80005ce:	2300      	movs	r3, #0
 80005d0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	        for (int i = 0; i < 7; i++) {
 80005d4:	2300      	movs	r3, #0
 80005d6:	633b      	str	r3, [r7, #48]	@ 0x30
 80005d8:	e00c      	b.n	80005f4 <CAN_SEND+0xbc>
	        	sum += payload.bytes[i];
 80005da:	f107 0208 	add.w	r2, r7, #8
 80005de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80005e0:	4413      	add	r3, r2
 80005e2:	781a      	ldrb	r2, [r3, #0]
 80005e4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80005e8:	4413      	add	r3, r2
 80005ea:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	        for (int i = 0; i < 7; i++) {
 80005ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80005f0:	3301      	adds	r3, #1
 80005f2:	633b      	str	r3, [r7, #48]	@ 0x30
 80005f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80005f6:	2b06      	cmp	r3, #6
 80005f8:	ddef      	ble.n	80005da <CAN_SEND+0xa2>
	        }
	        payload.data16.checksum = sum;
 80005fa:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80005fe:	73fb      	strb	r3, [r7, #15]

	    uint32_t tick = HAL_GetTick();
 8000600:	f000 ff9e 	bl	8001540 <HAL_GetTick>
 8000604:	62f8      	str	r0, [r7, #44]	@ 0x2c
	    while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan) == 0) {
 8000606:	e00b      	b.n	8000620 <CAN_SEND+0xe8>
	    	if (HAL_GetTick() - tick > 10) {
 8000608:	f000 ff9a 	bl	8001540 <HAL_GetTick>
 800060c:	4602      	mov	r2, r0
 800060e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000610:	1ad3      	subs	r3, r2, r3
 8000612:	2b0a      	cmp	r3, #10
 8000614:	d904      	bls.n	8000620 <CAN_SEND+0xe8>
	    		CAN_ERR_HANDLE(ID, ERR_TYPE_TX_FAIL); // 메일박스 고임 타임아웃처리
 8000616:	2102      	movs	r1, #2
 8000618:	6878      	ldr	r0, [r7, #4]
 800061a:	f7ff fe3b 	bl	8000294 <CAN_ERR_HANDLE>
 800061e:	e015      	b.n	800064c <CAN_SEND+0x114>
	    while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan) == 0) {
 8000620:	4810      	ldr	r0, [pc, #64]	@ (8000664 <CAN_SEND+0x12c>)
 8000622:	f001 fab7 	bl	8001b94 <HAL_CAN_GetTxMailboxesFreeLevel>
 8000626:	4603      	mov	r3, r0
 8000628:	2b00      	cmp	r3, #0
 800062a:	d0ed      	beq.n	8000608 <CAN_SEND+0xd0>
	    		return; // 타임아웃 시 포기
	    	}
	    }

	    if (HAL_CAN_AddTxMessage(&hcan, &txHeader, payload.bytes, &txMailbox) != HAL_OK) {
 800062c:	f107 0310 	add.w	r3, r7, #16
 8000630:	f107 0208 	add.w	r2, r7, #8
 8000634:	f107 0114 	add.w	r1, r7, #20
 8000638:	480a      	ldr	r0, [pc, #40]	@ (8000664 <CAN_SEND+0x12c>)
 800063a:	f001 f9dc 	bl	80019f6 <HAL_CAN_AddTxMessage>
 800063e:	4603      	mov	r3, r0
 8000640:	2b00      	cmp	r3, #0
 8000642:	d003      	beq.n	800064c <CAN_SEND+0x114>
	    	CAN_ERR_HANDLE(ID, ERR_TYPE_HW); // 창구에서 거절
 8000644:	2103      	movs	r1, #3
 8000646:	6878      	ldr	r0, [r7, #4]
 8000648:	f7ff fe24 	bl	8000294 <CAN_ERR_HANDLE>
	    }
}
 800064c:	3738      	adds	r7, #56	@ 0x38
 800064e:	46bd      	mov	sp, r7
 8000650:	bd80      	pop	{r7, pc}
 8000652:	bf00      	nop
 8000654:	20000274 	.word	0x20000274
 8000658:	20000276 	.word	0x20000276
 800065c:	20000000 	.word	0x20000000
 8000660:	200002b4 	.word	0x200002b4
 8000664:	20000030 	.word	0x20000030

08000668 <HAL_CAN_ErrorCallback>:

void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan) {
 8000668:	b580      	push	{r7, lr}
 800066a:	b08e      	sub	sp, #56	@ 0x38
 800066c:	af00      	add	r7, sp, #0
 800066e:	6078      	str	r0, [r7, #4]
	      uint32_t err = HAL_CAN_GetError(hcan);
 8000670:	6878      	ldr	r0, [r7, #4]
 8000672:	f001 fe4a 	bl	800230a <HAL_CAN_GetError>
 8000676:	62f8      	str	r0, [r7, #44]	@ 0x2c
	      uint8_t any = 0;
 8000678:	2300      	movs	r3, #0
 800067a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

	      if(err & HAL_CAN_ERROR_BOF){
 800067e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000680:	f003 0304 	and.w	r3, r3, #4
 8000684:	2b00      	cmp	r3, #0
 8000686:	d007      	beq.n	8000698 <HAL_CAN_ErrorCallback+0x30>
	    	  any = 1;
 8000688:	2301      	movs	r3, #1
 800068a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	    	  CAN_ERR_HANDLE(ID_HARDWARE_ERR, ERR_TYPE_HW); // 하드웨어적 에러
 800068e:	2103      	movs	r1, #3
 8000690:	f240 70ff 	movw	r0, #2047	@ 0x7ff
 8000694:	f7ff fdfe 	bl	8000294 <CAN_ERR_HANDLE>
	      }

	      if(err & HAL_CAN_ERROR_ACK){ // ACK 응답이 없는 경우
 8000698:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800069a:	f003 0320 	and.w	r3, r3, #32
 800069e:	2b00      	cmp	r3, #0
 80006a0:	d008      	beq.n	80006b4 <HAL_CAN_ErrorCallback+0x4c>
	    	  any = 1;
 80006a2:	2301      	movs	r3, #1
 80006a4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	    	  can_rx_err_cnt.central++; // 중앙 제어기 이상하다 +1
 80006a8:	4b17      	ldr	r3, [pc, #92]	@ (8000708 <HAL_CAN_ErrorCallback+0xa0>)
 80006aa:	791b      	ldrb	r3, [r3, #4]
 80006ac:	3301      	adds	r3, #1
 80006ae:	b2da      	uxtb	r2, r3
 80006b0:	4b15      	ldr	r3, [pc, #84]	@ (8000708 <HAL_CAN_ErrorCallback+0xa0>)
 80006b2:	711a      	strb	r2, [r3, #4]
	      }

	      if(err & HAL_CAN_ERROR_RX_FOV0){ // FIFO가 가득 찼을때
 80006b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80006b6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80006ba:	2b00      	cmp	r3, #0
 80006bc:	d016      	beq.n	80006ec <HAL_CAN_ErrorCallback+0x84>
	    	  any = 1;
 80006be:	2301      	movs	r3, #1
 80006c0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	    	  CAN_RxHeaderTypeDef rxHeader;
	    	  uint8_t dummyData[8];

	    	  // FIFO 0의 메시지 개수를 확인하여 모두 읽어서 버림
	    	  uint32_t fillLevel = HAL_CAN_GetRxFifoFillLevel(hcan, CAN_RX_FIFO0);
 80006c4:	2100      	movs	r1, #0
 80006c6:	6878      	ldr	r0, [r7, #4]
 80006c8:	f001 fbb9 	bl	8001e3e <HAL_CAN_GetRxFifoFillLevel>
 80006cc:	6338      	str	r0, [r7, #48]	@ 0x30

	    	  while (fillLevel > 0) {
 80006ce:	e00a      	b.n	80006e6 <HAL_CAN_ErrorCallback+0x7e>
	    	  // 메시지 읽으면 fifo 비워짐
	    	  HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &rxHeader, dummyData);
 80006d0:	f107 0308 	add.w	r3, r7, #8
 80006d4:	f107 0210 	add.w	r2, r7, #16
 80006d8:	2100      	movs	r1, #0
 80006da:	6878      	ldr	r0, [r7, #4]
 80006dc:	f001 fa8e 	bl	8001bfc <HAL_CAN_GetRxMessage>
	    	  fillLevel--;
 80006e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80006e2:	3b01      	subs	r3, #1
 80006e4:	633b      	str	r3, [r7, #48]	@ 0x30
	    	  while (fillLevel > 0) {
 80006e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80006e8:	2b00      	cmp	r3, #0
 80006ea:	d1f1      	bne.n	80006d0 <HAL_CAN_ErrorCallback+0x68>
	    	  }
	      }
	      if(!any){ // 위의 경우들은 아닌경우, 포괄에러처리
 80006ec:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	d104      	bne.n	80006fe <HAL_CAN_ErrorCallback+0x96>
	    	  CAN_ERR_HANDLE(ID_HARDWARE_ERR, ERR_TYPE_HW);
 80006f4:	2103      	movs	r1, #3
 80006f6:	f240 70ff 	movw	r0, #2047	@ 0x7ff
 80006fa:	f7ff fdcb 	bl	8000294 <CAN_ERR_HANDLE>
	      }
}
 80006fe:	bf00      	nop
 8000700:	3738      	adds	r7, #56	@ 0x38
 8000702:	46bd      	mov	sp, r7
 8000704:	bd80      	pop	{r7, pc}
 8000706:	bf00      	nop
 8000708:	200002a8 	.word	0x200002a8

0800070c <CAN_INIT>:

void CAN_INIT(){
 800070c:	b580      	push	{r7, lr}
 800070e:	b08a      	sub	sp, #40	@ 0x28
 8000710:	af00      	add	r7, sp, #0
	CAN_FilterTypeDef canFilter;

	canFilter.FilterBank = 0;                       // 필터 뱅크 0번 사용
 8000712:	2300      	movs	r3, #0
 8000714:	617b      	str	r3, [r7, #20]
	canFilter.FilterMode = CAN_FILTERMODE_IDLIST;   // 리스트 모드
 8000716:	2301      	movs	r3, #1
 8000718:	61bb      	str	r3, [r7, #24]
	canFilter.FilterScale = CAN_FILTERSCALE_16BIT;
 800071a:	2300      	movs	r3, #0
 800071c:	61fb      	str	r3, [r7, #28]
	canFilter.FilterIdHigh = (0x001 << 5); // 모터 고장 ID
 800071e:	2320      	movs	r3, #32
 8000720:	603b      	str	r3, [r7, #0]
	canFilter.FilterIdLow = (0x002 << 5); // EMERGENCY 전용
 8000722:	2340      	movs	r3, #64	@ 0x40
 8000724:	607b      	str	r3, [r7, #4]
	canFilter.FilterMaskIdHigh = (0x004 << 5); // 중앙 제어기의 상태 전파
 8000726:	2380      	movs	r3, #128	@ 0x80
 8000728:	60bb      	str	r3, [r7, #8]
	canFilter.FilterMaskIdLow = (0x040 << 5); // Zone1의 페달 데이터
 800072a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800072e:	60fb      	str	r3, [r7, #12]
	canFilter.FilterFIFOAssignment = CAN_RX_FIFO0;  // FIFO 0번에 할당
 8000730:	2300      	movs	r3, #0
 8000732:	613b      	str	r3, [r7, #16]
	canFilter.FilterActivation = ENABLE;            // 필터 활성화
 8000734:	2301      	movs	r3, #1
 8000736:	623b      	str	r3, [r7, #32]
	canFilter.SlaveStartFilterBank = 14;
 8000738:	230e      	movs	r3, #14
 800073a:	627b      	str	r3, [r7, #36]	@ 0x24

	if (HAL_CAN_ConfigFilter(&hcan, &canFilter) != HAL_OK) {
 800073c:	463b      	mov	r3, r7
 800073e:	4619      	mov	r1, r3
 8000740:	480b      	ldr	r0, [pc, #44]	@ (8000770 <CAN_INIT+0x64>)
 8000742:	f001 f802 	bl	800174a <HAL_CAN_ConfigFilter>
 8000746:	4603      	mov	r3, r0
 8000748:	2b00      	cmp	r3, #0
 800074a:	d001      	beq.n	8000750 <CAN_INIT+0x44>
	    Error_Handler();
 800074c:	f000 fbe0 	bl	8000f10 <Error_Handler>
	}

	// CAN 설정
	last_zone_rx_time = HAL_GetTick(); // last_zone_rx_time : Hearbeat용
 8000750:	f000 fef6 	bl	8001540 <HAL_GetTick>
 8000754:	4603      	mov	r3, r0
 8000756:	4a07      	ldr	r2, [pc, #28]	@ (8000774 <CAN_INIT+0x68>)
 8000758:	6013      	str	r3, [r2, #0]
	HAL_CAN_Start(&hcan); // 시작
 800075a:	4805      	ldr	r0, [pc, #20]	@ (8000770 <CAN_INIT+0x64>)
 800075c:	f001 f8be 	bl	80018dc <HAL_CAN_Start>
	HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING); // 콜백수신 시작
 8000760:	2102      	movs	r1, #2
 8000762:	4803      	ldr	r0, [pc, #12]	@ (8000770 <CAN_INIT+0x64>)
 8000764:	f001 fb92 	bl	8001e8c <HAL_CAN_ActivateNotification>

}
 8000768:	bf00      	nop
 800076a:	3728      	adds	r7, #40	@ 0x28
 800076c:	46bd      	mov	sp, r7
 800076e:	bd80      	pop	{r7, pc}
 8000770:	20000030 	.word	0x20000030
 8000774:	200002b0 	.word	0x200002b0

08000778 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800077c:	f000 fe88 	bl	8001490 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000780:	f000 f856 	bl	8000830 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000784:	f000 f998 	bl	8000ab8 <MX_GPIO_Init>
  MX_DMA_Init();
 8000788:	f000 f960 	bl	8000a4c <MX_DMA_Init>
  MX_SPI1_Init();
 800078c:	f000 f8c8 	bl	8000920 <MX_SPI1_Init>
  MX_CAN_Init();
 8000790:	f000 f890 	bl	80008b4 <MX_CAN_Init>
  MX_USART1_UART_Init();
 8000794:	f000 f930 	bl	80009f8 <MX_USART1_UART_Init>
  MX_SPI2_Init();
 8000798:	f000 f8f8 	bl	800098c <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  CAN_INIT();
 800079c:	f7ff ffb6 	bl	800070c <CAN_INIT>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80007a0:	f003 fcfc 	bl	800419c <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of cansonicQueue */
  cansonicQueueHandle = osMessageQueueNew (1, sizeof(uint16_t), &cansonicQueue_attributes);
 80007a4:	4a15      	ldr	r2, [pc, #84]	@ (80007fc <main+0x84>)
 80007a6:	2102      	movs	r1, #2
 80007a8:	2001      	movs	r0, #1
 80007aa:	f003 fee3 	bl	8004574 <osMessageQueueNew>
 80007ae:	4603      	mov	r3, r0
 80007b0:	4a13      	ldr	r2, [pc, #76]	@ (8000800 <main+0x88>)
 80007b2:	6013      	str	r3, [r2, #0]

  /* creation of canpedalQueue */
  canpedalQueueHandle = osMessageQueueNew (1, sizeof(uint16_t), &canpedalQueue_attributes);
 80007b4:	4a13      	ldr	r2, [pc, #76]	@ (8000804 <main+0x8c>)
 80007b6:	2102      	movs	r1, #2
 80007b8:	2001      	movs	r0, #1
 80007ba:	f003 fedb 	bl	8004574 <osMessageQueueNew>
 80007be:	4603      	mov	r3, r0
 80007c0:	4a11      	ldr	r2, [pc, #68]	@ (8000808 <main+0x90>)
 80007c2:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of SPI1 */
  SPI1Handle = osThreadNew(spi1Task, NULL, &SPI1_attributes);
 80007c4:	4a11      	ldr	r2, [pc, #68]	@ (800080c <main+0x94>)
 80007c6:	2100      	movs	r1, #0
 80007c8:	4811      	ldr	r0, [pc, #68]	@ (8000810 <main+0x98>)
 80007ca:	f003 fd44 	bl	8004256 <osThreadNew>
 80007ce:	4603      	mov	r3, r0
 80007d0:	4a10      	ldr	r2, [pc, #64]	@ (8000814 <main+0x9c>)
 80007d2:	6013      	str	r3, [r2, #0]

  /* creation of CAN */
  CANHandle = osThreadNew(canTask, NULL, &CAN_attributes);
 80007d4:	4a10      	ldr	r2, [pc, #64]	@ (8000818 <main+0xa0>)
 80007d6:	2100      	movs	r1, #0
 80007d8:	4810      	ldr	r0, [pc, #64]	@ (800081c <main+0xa4>)
 80007da:	f003 fd3c 	bl	8004256 <osThreadNew>
 80007de:	4603      	mov	r3, r0
 80007e0:	4a0f      	ldr	r2, [pc, #60]	@ (8000820 <main+0xa8>)
 80007e2:	6013      	str	r3, [r2, #0]

  /* creation of SPI2 */
  SPI2Handle = osThreadNew(spi2Task, NULL, &SPI2_attributes);
 80007e4:	4a0f      	ldr	r2, [pc, #60]	@ (8000824 <main+0xac>)
 80007e6:	2100      	movs	r1, #0
 80007e8:	480f      	ldr	r0, [pc, #60]	@ (8000828 <main+0xb0>)
 80007ea:	f003 fd34 	bl	8004256 <osThreadNew>
 80007ee:	4603      	mov	r3, r0
 80007f0:	4a0e      	ldr	r2, [pc, #56]	@ (800082c <main+0xb4>)
 80007f2:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80007f4:	f003 fcf4 	bl	80041e0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80007f8:	bf00      	nop
 80007fa:	e7fd      	b.n	80007f8 <main+0x80>
 80007fc:	0800782c 	.word	0x0800782c
 8000800:	2000026c 	.word	0x2000026c
 8000804:	08007844 	.word	0x08007844
 8000808:	20000270 	.word	0x20000270
 800080c:	080077c0 	.word	0x080077c0
 8000810:	08000bad 	.word	0x08000bad
 8000814:	20000260 	.word	0x20000260
 8000818:	080077e4 	.word	0x080077e4
 800081c:	08000c49 	.word	0x08000c49
 8000820:	20000264 	.word	0x20000264
 8000824:	08007808 	.word	0x08007808
 8000828:	08000de1 	.word	0x08000de1
 800082c:	20000268 	.word	0x20000268

08000830 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000830:	b580      	push	{r7, lr}
 8000832:	b090      	sub	sp, #64	@ 0x40
 8000834:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000836:	f107 0318 	add.w	r3, r7, #24
 800083a:	2228      	movs	r2, #40	@ 0x28
 800083c:	2100      	movs	r1, #0
 800083e:	4618      	mov	r0, r3
 8000840:	f006 ff52 	bl	80076e8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000844:	1d3b      	adds	r3, r7, #4
 8000846:	2200      	movs	r2, #0
 8000848:	601a      	str	r2, [r3, #0]
 800084a:	605a      	str	r2, [r3, #4]
 800084c:	609a      	str	r2, [r3, #8]
 800084e:	60da      	str	r2, [r3, #12]
 8000850:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000852:	2302      	movs	r3, #2
 8000854:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000856:	2301      	movs	r3, #1
 8000858:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800085a:	2310      	movs	r3, #16
 800085c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800085e:	2302      	movs	r3, #2
 8000860:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8000862:	2300      	movs	r3, #0
 8000864:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8000866:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 800086a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800086c:	f107 0318 	add.w	r3, r7, #24
 8000870:	4618      	mov	r0, r3
 8000872:	f002 fab9 	bl	8002de8 <HAL_RCC_OscConfig>
 8000876:	4603      	mov	r3, r0
 8000878:	2b00      	cmp	r3, #0
 800087a:	d001      	beq.n	8000880 <SystemClock_Config+0x50>
  {
    Error_Handler();
 800087c:	f000 fb48 	bl	8000f10 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000880:	230f      	movs	r3, #15
 8000882:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000884:	2302      	movs	r3, #2
 8000886:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000888:	2300      	movs	r3, #0
 800088a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800088c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000890:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000892:	2300      	movs	r3, #0
 8000894:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000896:	1d3b      	adds	r3, r7, #4
 8000898:	2102      	movs	r1, #2
 800089a:	4618      	mov	r0, r3
 800089c:	f002 fd26 	bl	80032ec <HAL_RCC_ClockConfig>
 80008a0:	4603      	mov	r3, r0
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	d001      	beq.n	80008aa <SystemClock_Config+0x7a>
  {
    Error_Handler();
 80008a6:	f000 fb33 	bl	8000f10 <Error_Handler>
  }
}
 80008aa:	bf00      	nop
 80008ac:	3740      	adds	r7, #64	@ 0x40
 80008ae:	46bd      	mov	sp, r7
 80008b0:	bd80      	pop	{r7, pc}
	...

080008b4 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 80008b8:	4b17      	ldr	r3, [pc, #92]	@ (8000918 <MX_CAN_Init+0x64>)
 80008ba:	4a18      	ldr	r2, [pc, #96]	@ (800091c <MX_CAN_Init+0x68>)
 80008bc:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 4;
 80008be:	4b16      	ldr	r3, [pc, #88]	@ (8000918 <MX_CAN_Init+0x64>)
 80008c0:	2204      	movs	r2, #4
 80008c2:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 80008c4:	4b14      	ldr	r3, [pc, #80]	@ (8000918 <MX_CAN_Init+0x64>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80008ca:	4b13      	ldr	r3, [pc, #76]	@ (8000918 <MX_CAN_Init+0x64>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_12TQ;
 80008d0:	4b11      	ldr	r3, [pc, #68]	@ (8000918 <MX_CAN_Init+0x64>)
 80008d2:	f44f 2230 	mov.w	r2, #720896	@ 0xb0000
 80008d6:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_3TQ;
 80008d8:	4b0f      	ldr	r3, [pc, #60]	@ (8000918 <MX_CAN_Init+0x64>)
 80008da:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80008de:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 80008e0:	4b0d      	ldr	r3, [pc, #52]	@ (8000918 <MX_CAN_Init+0x64>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = ENABLE;
 80008e6:	4b0c      	ldr	r3, [pc, #48]	@ (8000918 <MX_CAN_Init+0x64>)
 80008e8:	2201      	movs	r2, #1
 80008ea:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 80008ec:	4b0a      	ldr	r3, [pc, #40]	@ (8000918 <MX_CAN_Init+0x64>)
 80008ee:	2200      	movs	r2, #0
 80008f0:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = ENABLE;
 80008f2:	4b09      	ldr	r3, [pc, #36]	@ (8000918 <MX_CAN_Init+0x64>)
 80008f4:	2201      	movs	r2, #1
 80008f6:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 80008f8:	4b07      	ldr	r3, [pc, #28]	@ (8000918 <MX_CAN_Init+0x64>)
 80008fa:	2200      	movs	r2, #0
 80008fc:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 80008fe:	4b06      	ldr	r3, [pc, #24]	@ (8000918 <MX_CAN_Init+0x64>)
 8000900:	2200      	movs	r2, #0
 8000902:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000904:	4804      	ldr	r0, [pc, #16]	@ (8000918 <MX_CAN_Init+0x64>)
 8000906:	f000 fe25 	bl	8001554 <HAL_CAN_Init>
 800090a:	4603      	mov	r3, r0
 800090c:	2b00      	cmp	r3, #0
 800090e:	d001      	beq.n	8000914 <MX_CAN_Init+0x60>
  {
    Error_Handler();
 8000910:	f000 fafe 	bl	8000f10 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 8000914:	bf00      	nop
 8000916:	bd80      	pop	{r7, pc}
 8000918:	20000030 	.word	0x20000030
 800091c:	40006400 	.word	0x40006400

08000920 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000920:	b580      	push	{r7, lr}
 8000922:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000924:	4b17      	ldr	r3, [pc, #92]	@ (8000984 <MX_SPI1_Init+0x64>)
 8000926:	4a18      	ldr	r2, [pc, #96]	@ (8000988 <MX_SPI1_Init+0x68>)
 8000928:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800092a:	4b16      	ldr	r3, [pc, #88]	@ (8000984 <MX_SPI1_Init+0x64>)
 800092c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000930:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000932:	4b14      	ldr	r3, [pc, #80]	@ (8000984 <MX_SPI1_Init+0x64>)
 8000934:	2200      	movs	r2, #0
 8000936:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000938:	4b12      	ldr	r3, [pc, #72]	@ (8000984 <MX_SPI1_Init+0x64>)
 800093a:	2200      	movs	r2, #0
 800093c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800093e:	4b11      	ldr	r3, [pc, #68]	@ (8000984 <MX_SPI1_Init+0x64>)
 8000940:	2200      	movs	r2, #0
 8000942:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000944:	4b0f      	ldr	r3, [pc, #60]	@ (8000984 <MX_SPI1_Init+0x64>)
 8000946:	2200      	movs	r2, #0
 8000948:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800094a:	4b0e      	ldr	r3, [pc, #56]	@ (8000984 <MX_SPI1_Init+0x64>)
 800094c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000950:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8000952:	4b0c      	ldr	r3, [pc, #48]	@ (8000984 <MX_SPI1_Init+0x64>)
 8000954:	2228      	movs	r2, #40	@ 0x28
 8000956:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000958:	4b0a      	ldr	r3, [pc, #40]	@ (8000984 <MX_SPI1_Init+0x64>)
 800095a:	2200      	movs	r2, #0
 800095c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800095e:	4b09      	ldr	r3, [pc, #36]	@ (8000984 <MX_SPI1_Init+0x64>)
 8000960:	2200      	movs	r2, #0
 8000962:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000964:	4b07      	ldr	r3, [pc, #28]	@ (8000984 <MX_SPI1_Init+0x64>)
 8000966:	2200      	movs	r2, #0
 8000968:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800096a:	4b06      	ldr	r3, [pc, #24]	@ (8000984 <MX_SPI1_Init+0x64>)
 800096c:	220a      	movs	r2, #10
 800096e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000970:	4804      	ldr	r0, [pc, #16]	@ (8000984 <MX_SPI1_Init+0x64>)
 8000972:	f002 fe49 	bl	8003608 <HAL_SPI_Init>
 8000976:	4603      	mov	r3, r0
 8000978:	2b00      	cmp	r3, #0
 800097a:	d001      	beq.n	8000980 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800097c:	f000 fac8 	bl	8000f10 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000980:	bf00      	nop
 8000982:	bd80      	pop	{r7, pc}
 8000984:	20000058 	.word	0x20000058
 8000988:	40013000 	.word	0x40013000

0800098c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000990:	4b17      	ldr	r3, [pc, #92]	@ (80009f0 <MX_SPI2_Init+0x64>)
 8000992:	4a18      	ldr	r2, [pc, #96]	@ (80009f4 <MX_SPI2_Init+0x68>)
 8000994:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000996:	4b16      	ldr	r3, [pc, #88]	@ (80009f0 <MX_SPI2_Init+0x64>)
 8000998:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800099c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800099e:	4b14      	ldr	r3, [pc, #80]	@ (80009f0 <MX_SPI2_Init+0x64>)
 80009a0:	2200      	movs	r2, #0
 80009a2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80009a4:	4b12      	ldr	r3, [pc, #72]	@ (80009f0 <MX_SPI2_Init+0x64>)
 80009a6:	2200      	movs	r2, #0
 80009a8:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80009aa:	4b11      	ldr	r3, [pc, #68]	@ (80009f0 <MX_SPI2_Init+0x64>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80009b0:	4b0f      	ldr	r3, [pc, #60]	@ (80009f0 <MX_SPI2_Init+0x64>)
 80009b2:	2200      	movs	r2, #0
 80009b4:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80009b6:	4b0e      	ldr	r3, [pc, #56]	@ (80009f0 <MX_SPI2_Init+0x64>)
 80009b8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80009bc:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80009be:	4b0c      	ldr	r3, [pc, #48]	@ (80009f0 <MX_SPI2_Init+0x64>)
 80009c0:	2220      	movs	r2, #32
 80009c2:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80009c4:	4b0a      	ldr	r3, [pc, #40]	@ (80009f0 <MX_SPI2_Init+0x64>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80009ca:	4b09      	ldr	r3, [pc, #36]	@ (80009f0 <MX_SPI2_Init+0x64>)
 80009cc:	2200      	movs	r2, #0
 80009ce:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80009d0:	4b07      	ldr	r3, [pc, #28]	@ (80009f0 <MX_SPI2_Init+0x64>)
 80009d2:	2200      	movs	r2, #0
 80009d4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 80009d6:	4b06      	ldr	r3, [pc, #24]	@ (80009f0 <MX_SPI2_Init+0x64>)
 80009d8:	220a      	movs	r2, #10
 80009da:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80009dc:	4804      	ldr	r0, [pc, #16]	@ (80009f0 <MX_SPI2_Init+0x64>)
 80009de:	f002 fe13 	bl	8003608 <HAL_SPI_Init>
 80009e2:	4603      	mov	r3, r0
 80009e4:	2b00      	cmp	r3, #0
 80009e6:	d001      	beq.n	80009ec <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80009e8:	f000 fa92 	bl	8000f10 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80009ec:	bf00      	nop
 80009ee:	bd80      	pop	{r7, pc}
 80009f0:	200000b0 	.word	0x200000b0
 80009f4:	40003800 	.word	0x40003800

080009f8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80009f8:	b580      	push	{r7, lr}
 80009fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80009fc:	4b11      	ldr	r3, [pc, #68]	@ (8000a44 <MX_USART1_UART_Init+0x4c>)
 80009fe:	4a12      	ldr	r2, [pc, #72]	@ (8000a48 <MX_USART1_UART_Init+0x50>)
 8000a00:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000a02:	4b10      	ldr	r3, [pc, #64]	@ (8000a44 <MX_USART1_UART_Init+0x4c>)
 8000a04:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000a08:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000a0a:	4b0e      	ldr	r3, [pc, #56]	@ (8000a44 <MX_USART1_UART_Init+0x4c>)
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000a10:	4b0c      	ldr	r3, [pc, #48]	@ (8000a44 <MX_USART1_UART_Init+0x4c>)
 8000a12:	2200      	movs	r2, #0
 8000a14:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000a16:	4b0b      	ldr	r3, [pc, #44]	@ (8000a44 <MX_USART1_UART_Init+0x4c>)
 8000a18:	2200      	movs	r2, #0
 8000a1a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000a1c:	4b09      	ldr	r3, [pc, #36]	@ (8000a44 <MX_USART1_UART_Init+0x4c>)
 8000a1e:	220c      	movs	r2, #12
 8000a20:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a22:	4b08      	ldr	r3, [pc, #32]	@ (8000a44 <MX_USART1_UART_Init+0x4c>)
 8000a24:	2200      	movs	r2, #0
 8000a26:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a28:	4b06      	ldr	r3, [pc, #24]	@ (8000a44 <MX_USART1_UART_Init+0x4c>)
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000a2e:	4805      	ldr	r0, [pc, #20]	@ (8000a44 <MX_USART1_UART_Init+0x4c>)
 8000a30:	f003 faa1 	bl	8003f76 <HAL_UART_Init>
 8000a34:	4603      	mov	r3, r0
 8000a36:	2b00      	cmp	r3, #0
 8000a38:	d001      	beq.n	8000a3e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000a3a:	f000 fa69 	bl	8000f10 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000a3e:	bf00      	nop
 8000a40:	bd80      	pop	{r7, pc}
 8000a42:	bf00      	nop
 8000a44:	20000218 	.word	0x20000218
 8000a48:	40013800 	.word	0x40013800

08000a4c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b082      	sub	sp, #8
 8000a50:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000a52:	4b18      	ldr	r3, [pc, #96]	@ (8000ab4 <MX_DMA_Init+0x68>)
 8000a54:	695b      	ldr	r3, [r3, #20]
 8000a56:	4a17      	ldr	r2, [pc, #92]	@ (8000ab4 <MX_DMA_Init+0x68>)
 8000a58:	f043 0301 	orr.w	r3, r3, #1
 8000a5c:	6153      	str	r3, [r2, #20]
 8000a5e:	4b15      	ldr	r3, [pc, #84]	@ (8000ab4 <MX_DMA_Init+0x68>)
 8000a60:	695b      	ldr	r3, [r3, #20]
 8000a62:	f003 0301 	and.w	r3, r3, #1
 8000a66:	607b      	str	r3, [r7, #4]
 8000a68:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	2105      	movs	r1, #5
 8000a6e:	200c      	movs	r0, #12
 8000a70:	f001 fd2d 	bl	80024ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000a74:	200c      	movs	r0, #12
 8000a76:	f001 fd46 	bl	8002506 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	2105      	movs	r1, #5
 8000a7e:	200d      	movs	r0, #13
 8000a80:	f001 fd25 	bl	80024ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8000a84:	200d      	movs	r0, #13
 8000a86:	f001 fd3e 	bl	8002506 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 5, 0);
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	2105      	movs	r1, #5
 8000a8e:	200e      	movs	r0, #14
 8000a90:	f001 fd1d 	bl	80024ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8000a94:	200e      	movs	r0, #14
 8000a96:	f001 fd36 	bl	8002506 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 5, 0);
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	2105      	movs	r1, #5
 8000a9e:	200f      	movs	r0, #15
 8000aa0:	f001 fd15 	bl	80024ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8000aa4:	200f      	movs	r0, #15
 8000aa6:	f001 fd2e 	bl	8002506 <HAL_NVIC_EnableIRQ>

}
 8000aaa:	bf00      	nop
 8000aac:	3708      	adds	r7, #8
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	bd80      	pop	{r7, pc}
 8000ab2:	bf00      	nop
 8000ab4:	40021000 	.word	0x40021000

08000ab8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b088      	sub	sp, #32
 8000abc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000abe:	f107 0310 	add.w	r3, r7, #16
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	601a      	str	r2, [r3, #0]
 8000ac6:	605a      	str	r2, [r3, #4]
 8000ac8:	609a      	str	r2, [r3, #8]
 8000aca:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000acc:	4b32      	ldr	r3, [pc, #200]	@ (8000b98 <MX_GPIO_Init+0xe0>)
 8000ace:	699b      	ldr	r3, [r3, #24]
 8000ad0:	4a31      	ldr	r2, [pc, #196]	@ (8000b98 <MX_GPIO_Init+0xe0>)
 8000ad2:	f043 0310 	orr.w	r3, r3, #16
 8000ad6:	6193      	str	r3, [r2, #24]
 8000ad8:	4b2f      	ldr	r3, [pc, #188]	@ (8000b98 <MX_GPIO_Init+0xe0>)
 8000ada:	699b      	ldr	r3, [r3, #24]
 8000adc:	f003 0310 	and.w	r3, r3, #16
 8000ae0:	60fb      	str	r3, [r7, #12]
 8000ae2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ae4:	4b2c      	ldr	r3, [pc, #176]	@ (8000b98 <MX_GPIO_Init+0xe0>)
 8000ae6:	699b      	ldr	r3, [r3, #24]
 8000ae8:	4a2b      	ldr	r2, [pc, #172]	@ (8000b98 <MX_GPIO_Init+0xe0>)
 8000aea:	f043 0304 	orr.w	r3, r3, #4
 8000aee:	6193      	str	r3, [r2, #24]
 8000af0:	4b29      	ldr	r3, [pc, #164]	@ (8000b98 <MX_GPIO_Init+0xe0>)
 8000af2:	699b      	ldr	r3, [r3, #24]
 8000af4:	f003 0304 	and.w	r3, r3, #4
 8000af8:	60bb      	str	r3, [r7, #8]
 8000afa:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000afc:	4b26      	ldr	r3, [pc, #152]	@ (8000b98 <MX_GPIO_Init+0xe0>)
 8000afe:	699b      	ldr	r3, [r3, #24]
 8000b00:	4a25      	ldr	r2, [pc, #148]	@ (8000b98 <MX_GPIO_Init+0xe0>)
 8000b02:	f043 0308 	orr.w	r3, r3, #8
 8000b06:	6193      	str	r3, [r2, #24]
 8000b08:	4b23      	ldr	r3, [pc, #140]	@ (8000b98 <MX_GPIO_Init+0xe0>)
 8000b0a:	699b      	ldr	r3, [r3, #24]
 8000b0c:	f003 0308 	and.w	r3, r3, #8
 8000b10:	607b      	str	r3, [r7, #4]
 8000b12:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000b14:	2200      	movs	r2, #0
 8000b16:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000b1a:	4820      	ldr	r0, [pc, #128]	@ (8000b9c <MX_GPIO_Init+0xe4>)
 8000b1c:	f002 f934 	bl	8002d88 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, CS_SONIC_Pin|CS_MOTOR_Pin, GPIO_PIN_SET);
 8000b20:	2201      	movs	r2, #1
 8000b22:	2118      	movs	r1, #24
 8000b24:	481e      	ldr	r0, [pc, #120]	@ (8000ba0 <MX_GPIO_Init+0xe8>)
 8000b26:	f002 f92f 	bl	8002d88 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000b2a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000b2e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b30:	2301      	movs	r3, #1
 8000b32:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b34:	2300      	movs	r3, #0
 8000b36:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b38:	2302      	movs	r3, #2
 8000b3a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000b3c:	f107 0310 	add.w	r3, r7, #16
 8000b40:	4619      	mov	r1, r3
 8000b42:	4816      	ldr	r0, [pc, #88]	@ (8000b9c <MX_GPIO_Init+0xe4>)
 8000b44:	f001 ff9c 	bl	8002a80 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_SONIC_Pin CS_MOTOR_Pin */
  GPIO_InitStruct.Pin = CS_SONIC_Pin|CS_MOTOR_Pin;
 8000b48:	2318      	movs	r3, #24
 8000b4a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b4c:	2301      	movs	r3, #1
 8000b4e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b50:	2300      	movs	r3, #0
 8000b52:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b54:	2302      	movs	r3, #2
 8000b56:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b58:	f107 0310 	add.w	r3, r7, #16
 8000b5c:	4619      	mov	r1, r3
 8000b5e:	4810      	ldr	r0, [pc, #64]	@ (8000ba0 <MX_GPIO_Init+0xe8>)
 8000b60:	f001 ff8e 	bl	8002a80 <HAL_GPIO_Init>

  /*Configure GPIO pin : DRDY_Pin */
  GPIO_InitStruct.Pin = DRDY_Pin;
 8000b64:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b68:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000b6a:	4b0e      	ldr	r3, [pc, #56]	@ (8000ba4 <MX_GPIO_Init+0xec>)
 8000b6c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b6e:	2300      	movs	r3, #0
 8000b70:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(DRDY_GPIO_Port, &GPIO_InitStruct);
 8000b72:	f107 0310 	add.w	r3, r7, #16
 8000b76:	4619      	mov	r1, r3
 8000b78:	480b      	ldr	r0, [pc, #44]	@ (8000ba8 <MX_GPIO_Init+0xf0>)
 8000b7a:	f001 ff81 	bl	8002a80 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 6, 0);
 8000b7e:	2200      	movs	r2, #0
 8000b80:	2106      	movs	r1, #6
 8000b82:	2028      	movs	r0, #40	@ 0x28
 8000b84:	f001 fca3 	bl	80024ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000b88:	2028      	movs	r0, #40	@ 0x28
 8000b8a:	f001 fcbc 	bl	8002506 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000b8e:	bf00      	nop
 8000b90:	3720      	adds	r7, #32
 8000b92:	46bd      	mov	sp, r7
 8000b94:	bd80      	pop	{r7, pc}
 8000b96:	bf00      	nop
 8000b98:	40021000 	.word	0x40021000
 8000b9c:	40011000 	.word	0x40011000
 8000ba0:	40010800 	.word	0x40010800
 8000ba4:	10110000 	.word	0x10110000
 8000ba8:	40010c00 	.word	0x40010c00

08000bac <spi1Task>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_spi1Task */
void spi1Task(void *argument)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b084      	sub	sp, #16
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
  for(;;)
  {

	// [1] 대기
    uint32_t result = osThreadFlagsWait(FLAG_SONIC_READ, osFlagsWaitAny, 150);
 8000bb4:	2296      	movs	r2, #150	@ 0x96
 8000bb6:	2100      	movs	r1, #0
 8000bb8:	2001      	movs	r0, #1
 8000bba:	f003 fc2d 	bl	8004418 <osThreadFlagsWait>
 8000bbe:	60f8      	str	r0, [r7, #12]
    // 둘 중 하나로 인해 깨어나는데.. 참고로 CMSIS FreeRTOS에서의 플래그는 "누적"이다. 누락안된다. 즉 겹쳐서 들어온 플래그는 직렬화되서 태스크에 플래그가 들어간다.
    // ex) 0x01 플래그와 0x10 플래그가 겹쳐서 들어오면 플래그가 0x11로 동작한다.
    // 따라서 플래그를 while(result!=0) { if(result & 0x01)~ result &= ~activeFlag;} 이런 식으로 굳이 구분을 해줘야 한다. if 문으로 검출하는게 빠를듯

    // [2] 초음파 값 받기
    if (result & FLAG_SONIC_READ) { // DRDY ISR에서 플래그처리함.
 8000bc0:	68fb      	ldr	r3, [r7, #12]
 8000bc2:	f003 0301 	and.w	r3, r3, #1
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d0f4      	beq.n	8000bb4 <spi1Task+0x8>
    	// 초음파 통신 수행 (CS_SONIC)
    	HAL_GPIO_WritePin(CS_SONIC_GPIO_Port, CS_SONIC_Pin, GPIO_PIN_RESET); // SPI 받을게요
 8000bca:	2200      	movs	r2, #0
 8000bcc:	2108      	movs	r1, #8
 8000bce:	4818      	ldr	r0, [pc, #96]	@ (8000c30 <spi1Task+0x84>)
 8000bd0:	f002 f8da 	bl	8002d88 <HAL_GPIO_WritePin>
    	if(HAL_SPI_TransmitReceive_DMA(&hspi1, (uint8_t*)&sonic_tx, (uint8_t*)&sonic_rx, 8) == HAL_OK){
 8000bd4:	2308      	movs	r3, #8
 8000bd6:	4a17      	ldr	r2, [pc, #92]	@ (8000c34 <spi1Task+0x88>)
 8000bd8:	4917      	ldr	r1, [pc, #92]	@ (8000c38 <spi1Task+0x8c>)
 8000bda:	4818      	ldr	r0, [pc, #96]	@ (8000c3c <spi1Task+0x90>)
 8000bdc:	f002 fd98 	bl	8003710 <HAL_SPI_TransmitReceive_DMA>
 8000be0:	4603      	mov	r3, r0
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d10f      	bne.n	8000c06 <spi1Task+0x5a>
    		uint32_t sonic_res = osThreadFlagsWait(FLAG_SONIC_DMA_COMPLETE, osFlagsWaitAny, 20); // 완료 대기
 8000be6:	2214      	movs	r2, #20
 8000be8:	2100      	movs	r1, #0
 8000bea:	2004      	movs	r0, #4
 8000bec:	f003 fc14 	bl	8004418 <osThreadFlagsWait>
 8000bf0:	60b8      	str	r0, [r7, #8]
    		if(sonic_res & osFlagsErrorTimeout){ // 고장시
 8000bf2:	68bb      	ldr	r3, [r7, #8]
 8000bf4:	2b01      	cmp	r3, #1
 8000bf6:	d906      	bls.n	8000c06 <spi1Task+0x5a>
    			HAL_SPI_DMAStop(&hspi1); // 멈추고
 8000bf8:	4810      	ldr	r0, [pc, #64]	@ (8000c3c <spi1Task+0x90>)
 8000bfa:	f002 fe85 	bl	8003908 <HAL_SPI_DMAStop>
    			hspi1.State = HAL_SPI_STATE_READY; // READY로 변경해 RECOVERY 유도
 8000bfe:	4b0f      	ldr	r3, [pc, #60]	@ (8000c3c <spi1Task+0x90>)
 8000c00:	2201      	movs	r2, #1
 8000c02:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    		}
    	}
    	HAL_GPIO_WritePin(CS_SONIC_GPIO_Port, CS_SONIC_Pin, GPIO_PIN_SET); // 다 받았어요
 8000c06:	2201      	movs	r2, #1
 8000c08:	2108      	movs	r1, #8
 8000c0a:	4809      	ldr	r0, [pc, #36]	@ (8000c30 <spi1Task+0x84>)
 8000c0c:	f002 f8bc 	bl	8002d88 <HAL_GPIO_WritePin>
    	g_distance = sonic_rx.pkt.data; // 값 업데이트. 16bit 대입은 atomic
 8000c10:	4b08      	ldr	r3, [pc, #32]	@ (8000c34 <spi1Task+0x88>)
 8000c12:	f9b3 3001 	ldrsh.w	r3, [r3, #1]
 8000c16:	b21a      	sxth	r2, r3
 8000c18:	4b09      	ldr	r3, [pc, #36]	@ (8000c40 <spi1Task+0x94>)
 8000c1a:	801a      	strh	r2, [r3, #0]
    	Put_Latest_Data(cansonicQueueHandle, g_distance); // 잘 받았어요. canTask에서 이제 보내도 돼요
 8000c1c:	4b09      	ldr	r3, [pc, #36]	@ (8000c44 <spi1Task+0x98>)
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	4a07      	ldr	r2, [pc, #28]	@ (8000c40 <spi1Task+0x94>)
 8000c22:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000c26:	4611      	mov	r1, r2
 8000c28:	4618      	mov	r0, r3
 8000c2a:	f7ff fb13 	bl	8000254 <Put_Latest_Data>
  {
 8000c2e:	e7c1      	b.n	8000bb4 <spi1Task+0x8>
 8000c30:	40010800 	.word	0x40010800
 8000c34:	20000288 	.word	0x20000288
 8000c38:	20000290 	.word	0x20000290
 8000c3c:	20000058 	.word	0x20000058
 8000c40:	20000274 	.word	0x20000274
 8000c44:	2000026c 	.word	0x2000026c

08000c48 <canTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_canTask */
void canTask(void *argument)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b086      	sub	sp, #24
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN canTask */
	uint16_t rx_msg;
	uint32_t tick = osKernelGetTickCount();
 8000c50:	f003 faec 	bl	800422c <osKernelGetTickCount>
 8000c54:	6178      	str	r0, [r7, #20]
	const uint32_t kPeriod = 10U; // 10ms 주기 (100Hz)
 8000c56:	230a      	movs	r3, #10
 8000c58:	60fb      	str	r3, [r7, #12]
	uint8_t state_local = OFF;
 8000c5a:	2301      	movs	r3, #1
 8000c5c:	74fb      	strb	r3, [r7, #19]
  /* Infinite loop */
  for(;;)
  {
	  tick += kPeriod;
 8000c5e:	697a      	ldr	r2, [r7, #20]
 8000c60:	68fb      	ldr	r3, [r7, #12]
 8000c62:	4413      	add	r3, r2
 8000c64:	617b      	str	r3, [r7, #20]
	  state_local = state_global;
 8000c66:	4b59      	ldr	r3, [pc, #356]	@ (8000dcc <canTask+0x184>)
 8000c68:	781b      	ldrb	r3, [r3, #0]
 8000c6a:	74fb      	strb	r3, [r7, #19]
	  // Central의 하트비트 검사
      if ((state_local != OFF) && (state_local != CENTRAL_DOWN) && (state_local != BROKEN_SELF))
 8000c6c:	7cfb      	ldrb	r3, [r7, #19]
 8000c6e:	2b01      	cmp	r3, #1
 8000c70:	d00f      	beq.n	8000c92 <canTask+0x4a>
 8000c72:	7cfb      	ldrb	r3, [r7, #19]
 8000c74:	2b20      	cmp	r3, #32
 8000c76:	d00c      	beq.n	8000c92 <canTask+0x4a>
 8000c78:	7cfb      	ldrb	r3, [r7, #19]
 8000c7a:	2b40      	cmp	r3, #64	@ 0x40
 8000c7c:	d009      	beq.n	8000c92 <canTask+0x4a>
      {
          if (HAL_GetTick() - last_zone_rx_time > 200) {
 8000c7e:	f000 fc5f 	bl	8001540 <HAL_GetTick>
 8000c82:	4602      	mov	r2, r0
 8000c84:	4b52      	ldr	r3, [pc, #328]	@ (8000dd0 <canTask+0x188>)
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	1ad3      	subs	r3, r2, r3
 8000c8a:	2bc8      	cmp	r3, #200	@ 0xc8
 8000c8c:	d901      	bls.n	8000c92 <canTask+0x4a>
        	  state_local = CENTRAL_DOWN;
 8000c8e:	2320      	movs	r3, #32
 8000c90:	74fb      	strb	r3, [r7, #19]
          }
      }
	  // CAN 통신 중단 플래그 확인
	  switch(state_local){
 8000c92:	7cfb      	ldrb	r3, [r7, #19]
 8000c94:	2b20      	cmp	r3, #32
 8000c96:	dc47      	bgt.n	8000d28 <canTask+0xe0>
 8000c98:	2b02      	cmp	r3, #2
 8000c9a:	f2c0 808f 	blt.w	8000dbc <canTask+0x174>
 8000c9e:	3b02      	subs	r3, #2
 8000ca0:	2b1e      	cmp	r3, #30
 8000ca2:	f200 808b 	bhi.w	8000dbc <canTask+0x174>
 8000ca6:	a201      	add	r2, pc, #4	@ (adr r2, 8000cac <canTask+0x64>)
 8000ca8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000cac:	08000db5 	.word	0x08000db5
 8000cb0:	08000dbd 	.word	0x08000dbd
 8000cb4:	08000d7b 	.word	0x08000d7b
 8000cb8:	08000dbd 	.word	0x08000dbd
 8000cbc:	08000dbd 	.word	0x08000dbd
 8000cc0:	08000dbd 	.word	0x08000dbd
 8000cc4:	08000d55 	.word	0x08000d55
 8000cc8:	08000dbd 	.word	0x08000dbd
 8000ccc:	08000dbd 	.word	0x08000dbd
 8000cd0:	08000dbd 	.word	0x08000dbd
 8000cd4:	08000dbd 	.word	0x08000dbd
 8000cd8:	08000dbd 	.word	0x08000dbd
 8000cdc:	08000dbd 	.word	0x08000dbd
 8000ce0:	08000dbd 	.word	0x08000dbd
 8000ce4:	08000db5 	.word	0x08000db5
 8000ce8:	08000dbd 	.word	0x08000dbd
 8000cec:	08000dbd 	.word	0x08000dbd
 8000cf0:	08000dbd 	.word	0x08000dbd
 8000cf4:	08000dbd 	.word	0x08000dbd
 8000cf8:	08000dbd 	.word	0x08000dbd
 8000cfc:	08000dbd 	.word	0x08000dbd
 8000d00:	08000dbd 	.word	0x08000dbd
 8000d04:	08000dbd 	.word	0x08000dbd
 8000d08:	08000dbd 	.word	0x08000dbd
 8000d0c:	08000dbd 	.word	0x08000dbd
 8000d10:	08000dbd 	.word	0x08000dbd
 8000d14:	08000dbd 	.word	0x08000dbd
 8000d18:	08000dbd 	.word	0x08000dbd
 8000d1c:	08000dbd 	.word	0x08000dbd
 8000d20:	08000dbd 	.word	0x08000dbd
 8000d24:	08000d35 	.word	0x08000d35
 8000d28:	2b40      	cmp	r3, #64	@ 0x40
 8000d2a:	d147      	bne.n	8000dbc <canTask+0x174>
      case BROKEN_SELF:
           HAL_CAN_Stop(&hcan);
 8000d2c:	4829      	ldr	r0, [pc, #164]	@ (8000dd4 <canTask+0x18c>)
 8000d2e:	f000 fe19 	bl	8001964 <HAL_CAN_Stop>
           break;
 8000d32:	e046      	b.n	8000dc2 <canTask+0x17a>

      case CENTRAL_DOWN:
          if (osMessageQueueGet(canpedalQueueHandle, &rx_msg, NULL, 0) == osOK) { // spi2Task에서 큐에 삽입했으면!
 8000d34:	4b28      	ldr	r3, [pc, #160]	@ (8000dd8 <canTask+0x190>)
 8000d36:	6818      	ldr	r0, [r3, #0]
 8000d38:	f107 010a 	add.w	r1, r7, #10
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	2200      	movs	r2, #0
 8000d40:	f003 fcec 	bl	800471c <osMessageQueueGet>
 8000d44:	4603      	mov	r3, r0
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d13a      	bne.n	8000dc0 <canTask+0x178>
              CAN_SEND(ID_2_MOTOR_STATUS); // 보내
 8000d4a:	f44f 7088 	mov.w	r0, #272	@ 0x110
 8000d4e:	f7ff fbf3 	bl	8000538 <CAN_SEND>
          }
          break;
 8000d52:	e035      	b.n	8000dc0 <canTask+0x178>

      case EMERGENCY:
          if (osMessageQueueGet(canpedalQueueHandle, &rx_msg, NULL, 0) == osOK) {// spi2Task에서 큐에 삽입했으면!
 8000d54:	4b20      	ldr	r3, [pc, #128]	@ (8000dd8 <canTask+0x190>)
 8000d56:	6818      	ldr	r0, [r3, #0]
 8000d58:	f107 010a 	add.w	r1, r7, #10
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	2200      	movs	r2, #0
 8000d60:	f003 fcdc 	bl	800471c <osMessageQueueGet>
 8000d64:	4603      	mov	r3, r0
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d103      	bne.n	8000d72 <canTask+0x12a>
              CAN_SEND(ID_2_MOTOR_STATUS);
 8000d6a:	f44f 7088 	mov.w	r0, #272	@ 0x110
 8000d6e:	f7ff fbe3 	bl	8000538 <CAN_SEND>
          }
          CAN_SEND(ID_2_HB); // Heartbeat 전송
 8000d72:	2072      	movs	r0, #114	@ 0x72
 8000d74:	f7ff fbe0 	bl	8000538 <CAN_SEND>
          break;
 8000d78:	e023      	b.n	8000dc2 <canTask+0x17a>
      case DRIVE:
          if (osMessageQueueGet(cansonicQueueHandle, &rx_msg, NULL, 0) == osOK) {// spi1Task에서 큐에 삽입했으면!
 8000d7a:	4b18      	ldr	r3, [pc, #96]	@ (8000ddc <canTask+0x194>)
 8000d7c:	6818      	ldr	r0, [r3, #0]
 8000d7e:	f107 010a 	add.w	r1, r7, #10
 8000d82:	2300      	movs	r3, #0
 8000d84:	2200      	movs	r2, #0
 8000d86:	f003 fcc9 	bl	800471c <osMessageQueueGet>
 8000d8a:	4603      	mov	r3, r0
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d102      	bne.n	8000d96 <canTask+0x14e>
               CAN_SEND(ID_2_SONIC);
 8000d90:	2011      	movs	r0, #17
 8000d92:	f7ff fbd1 	bl	8000538 <CAN_SEND>
          }

          if (osMessageQueueGet(canpedalQueueHandle, &rx_msg, NULL, 0) == osOK) {// spi2Task에서 큐에 삽입했으면!
 8000d96:	4b10      	ldr	r3, [pc, #64]	@ (8000dd8 <canTask+0x190>)
 8000d98:	6818      	ldr	r0, [r3, #0]
 8000d9a:	f107 010a 	add.w	r1, r7, #10
 8000d9e:	2300      	movs	r3, #0
 8000da0:	2200      	movs	r2, #0
 8000da2:	f003 fcbb 	bl	800471c <osMessageQueueGet>
 8000da6:	4603      	mov	r3, r0
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d103      	bne.n	8000db4 <canTask+0x16c>
               CAN_SEND(ID_2_MOTOR_STATUS);
 8000dac:	f44f 7088 	mov.w	r0, #272	@ 0x110
 8000db0:	f7ff fbc2 	bl	8000538 <CAN_SEND>
          }
          //fall through 씀
      case MOTOR_ERR:
      case READY:
          CAN_SEND(ID_2_HB);
 8000db4:	2072      	movs	r0, #114	@ 0x72
 8000db6:	f7ff fbbf 	bl	8000538 <CAN_SEND>
          break;
 8000dba:	e002      	b.n	8000dc2 <canTask+0x17a>

      case OFF:
      default:
          break;
 8000dbc:	bf00      	nop
 8000dbe:	e000      	b.n	8000dc2 <canTask+0x17a>
          break;
 8000dc0:	bf00      	nop
	  }
	  osDelayUntil(tick); // 100Hz
 8000dc2:	6978      	ldr	r0, [r7, #20]
 8000dc4:	f003 fba9 	bl	800451a <osDelayUntil>
	  tick += kPeriod;
 8000dc8:	e749      	b.n	8000c5e <canTask+0x16>
 8000dca:	bf00      	nop
 8000dcc:	20000000 	.word	0x20000000
 8000dd0:	200002b0 	.word	0x200002b0
 8000dd4:	20000030 	.word	0x20000030
 8000dd8:	20000270 	.word	0x20000270
 8000ddc:	2000026c 	.word	0x2000026c

08000de0 <spi2Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_spi2Task */
void spi2Task(void *argument)
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	b088      	sub	sp, #32
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN spi2Task */
	uint8_t seq = 0;
 8000de8:	2300      	movs	r3, #0
 8000dea:	77fb      	strb	r3, [r7, #31]
	uint8_t state_local = OFF;
 8000dec:	2301      	movs	r3, #1
 8000dee:	75fb      	strb	r3, [r7, #23]
	uint32_t tick = osKernelGetTickCount();
 8000df0:	f003 fa1c 	bl	800422c <osKernelGetTickCount>
 8000df4:	61b8      	str	r0, [r7, #24]
	const uint32_t kPeriod = 10U; // 10ms 주기 (100Hz)
 8000df6:	230a      	movs	r3, #10
 8000df8:	613b      	str	r3, [r7, #16]
  /* Infinite loop */
  for(;;)
  {
	  tick += kPeriod;
 8000dfa:	69ba      	ldr	r2, [r7, #24]
 8000dfc:	693b      	ldr	r3, [r7, #16]
 8000dfe:	4413      	add	r3, r2
 8000e00:	61bb      	str	r3, [r7, #24]
	  state_local = state_global;
 8000e02:	4b3c      	ldr	r3, [pc, #240]	@ (8000ef4 <spi2Task+0x114>)
 8000e04:	781b      	ldrb	r3, [r3, #0]
 8000e06:	75fb      	strb	r3, [r7, #23]
	  uint32_t result = osThreadFlagsWait(FLAG_MOTOR_SEND, osFlagsWaitAny, osWaitForever);
 8000e08:	f04f 32ff 	mov.w	r2, #4294967295
 8000e0c:	2100      	movs	r1, #0
 8000e0e:	2002      	movs	r0, #2
 8000e10:	f003 fb02 	bl	8004418 <osThreadFlagsWait>
 8000e14:	60f8      	str	r0, [r7, #12]
	  // [3] 모터 버퍼 긁어와서 DMA 전용 버퍼에 저장 //아니 지금 든 생각인데 그냥 태스크를 SPI1, SPI2로 하면 되는거아님?
	    if(result & FLAG_MOTOR_SEND){ // DRDY가 들어와서 플래그가 SET 됐다면,
 8000e16:	68fb      	ldr	r3, [r7, #12]
 8000e18:	f003 0302 	and.w	r3, r3, #2
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d064      	beq.n	8000eea <spi2Task+0x10a>
	    	switch(state_local){
 8000e20:	7dfb      	ldrb	r3, [r7, #23]
 8000e22:	2b04      	cmp	r3, #4
 8000e24:	d003      	beq.n	8000e2e <spi2Task+0x4e>
	    	case DRIVE:
	    		break;
	    	default:
	    		g_pedal = 0;
 8000e26:	4b34      	ldr	r3, [pc, #208]	@ (8000ef8 <spi2Task+0x118>)
 8000e28:	2200      	movs	r2, #0
 8000e2a:	801a      	strh	r2, [r3, #0]
	    		break;
 8000e2c:	e000      	b.n	8000e30 <spi2Task+0x50>
	    		break;
 8000e2e:	bf00      	nop
	    	}
	    	g_pedal = (g_pedal < 0) ? 0 : ((g_pedal > 3000) ? 3000 : g_pedal); // 랩 처리. 최대 3000까지만 듀티 허용
 8000e30:	4b31      	ldr	r3, [pc, #196]	@ (8000ef8 <spi2Task+0x118>)
 8000e32:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	db09      	blt.n	8000e4e <spi2Task+0x6e>
 8000e3a:	4b2f      	ldr	r3, [pc, #188]	@ (8000ef8 <spi2Task+0x118>)
 8000e3c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000e40:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8000e44:	4293      	cmp	r3, r2
 8000e46:	bfa8      	it	ge
 8000e48:	4613      	movge	r3, r2
 8000e4a:	b21b      	sxth	r3, r3
 8000e4c:	e000      	b.n	8000e50 <spi2Task+0x70>
 8000e4e:	2300      	movs	r3, #0
 8000e50:	4a29      	ldr	r2, [pc, #164]	@ (8000ef8 <spi2Task+0x118>)
 8000e52:	8013      	strh	r3, [r2, #0]
	    	// SPI DMA 보낼 패킷 구성
	    	pedal_tx.pkt.header = 0x02;
 8000e54:	4b29      	ldr	r3, [pc, #164]	@ (8000efc <spi2Task+0x11c>)
 8000e56:	2202      	movs	r2, #2
 8000e58:	701a      	strb	r2, [r3, #0]
	    	pedal_tx.pkt.data = g_pedal;
 8000e5a:	4b27      	ldr	r3, [pc, #156]	@ (8000ef8 <spi2Task+0x118>)
 8000e5c:	f9b3 2000 	ldrsh.w	r2, [r3]
 8000e60:	4b26      	ldr	r3, [pc, #152]	@ (8000efc <spi2Task+0x11c>)
 8000e62:	f8a3 2001 	strh.w	r2, [r3, #1]
	    	pedal_tx.pkt.status = state_local;
 8000e66:	4a25      	ldr	r2, [pc, #148]	@ (8000efc <spi2Task+0x11c>)
 8000e68:	7dfb      	ldrb	r3, [r7, #23]
 8000e6a:	70d3      	strb	r3, [r2, #3]
	    	pedal_tx.pkt.seq = seq++;
 8000e6c:	7ffb      	ldrb	r3, [r7, #31]
 8000e6e:	1c5a      	adds	r2, r3, #1
 8000e70:	77fa      	strb	r2, [r7, #31]
 8000e72:	4a22      	ldr	r2, [pc, #136]	@ (8000efc <spi2Task+0x11c>)
 8000e74:	7113      	strb	r3, [r2, #4]
	    	pedal_tx.pkt.reserved = 0x00;
 8000e76:	4b21      	ldr	r3, [pc, #132]	@ (8000efc <spi2Task+0x11c>)
 8000e78:	2200      	movs	r2, #0
 8000e7a:	715a      	strb	r2, [r3, #5]
	    	pedal_tx.pkt.crc = crc_xor(pedal_tx.bytes, 6);
 8000e7c:	2106      	movs	r1, #6
 8000e7e:	481f      	ldr	r0, [pc, #124]	@ (8000efc <spi2Task+0x11c>)
 8000e80:	f7ff f966 	bl	8000150 <crc_xor>
 8000e84:	4603      	mov	r3, r0
 8000e86:	461a      	mov	r2, r3
 8000e88:	4b1c      	ldr	r3, [pc, #112]	@ (8000efc <spi2Task+0x11c>)
 8000e8a:	719a      	strb	r2, [r3, #6]
	    	pedal_tx.pkt.tail = 0x03;
 8000e8c:	4b1b      	ldr	r3, [pc, #108]	@ (8000efc <spi2Task+0x11c>)
 8000e8e:	2203      	movs	r2, #3
 8000e90:	71da      	strb	r2, [r3, #7]

	    	HAL_GPIO_WritePin(CS_MOTOR_GPIO_Port, CS_MOTOR_Pin, GPIO_PIN_RESET); // 이제 SPI 보낸다
 8000e92:	2200      	movs	r2, #0
 8000e94:	2110      	movs	r1, #16
 8000e96:	481a      	ldr	r0, [pc, #104]	@ (8000f00 <spi2Task+0x120>)
 8000e98:	f001 ff76 	bl	8002d88 <HAL_GPIO_WritePin>
	    	if(HAL_SPI_TransmitReceive_DMA(&hspi2, pedal_tx.bytes, pedal_rx.bytes, 8) == HAL_OK) { // 모터 드라이버 담당 MCU에게 전송
 8000e9c:	2308      	movs	r3, #8
 8000e9e:	4a19      	ldr	r2, [pc, #100]	@ (8000f04 <spi2Task+0x124>)
 8000ea0:	4916      	ldr	r1, [pc, #88]	@ (8000efc <spi2Task+0x11c>)
 8000ea2:	4819      	ldr	r0, [pc, #100]	@ (8000f08 <spi2Task+0x128>)
 8000ea4:	f002 fc34 	bl	8003710 <HAL_SPI_TransmitReceive_DMA>
 8000ea8:	4603      	mov	r3, r0
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d10f      	bne.n	8000ece <spi2Task+0xee>
	    		uint32_t motor_res = osThreadFlagsWait(FLAG_MOTOR_DMA_COMPLETE, osFlagsWaitAny, 10); // 완료 대기
 8000eae:	220a      	movs	r2, #10
 8000eb0:	2100      	movs	r1, #0
 8000eb2:	2008      	movs	r0, #8
 8000eb4:	f003 fab0 	bl	8004418 <osThreadFlagsWait>
 8000eb8:	60b8      	str	r0, [r7, #8]
	    		    		if(motor_res & osFlagsErrorTimeout){ // 고장시
 8000eba:	68bb      	ldr	r3, [r7, #8]
 8000ebc:	2b01      	cmp	r3, #1
 8000ebe:	d906      	bls.n	8000ece <spi2Task+0xee>
	    		    			HAL_SPI_DMAStop(&hspi2); // 멈추고
 8000ec0:	4811      	ldr	r0, [pc, #68]	@ (8000f08 <spi2Task+0x128>)
 8000ec2:	f002 fd21 	bl	8003908 <HAL_SPI_DMAStop>
	    		    			hspi2.State = HAL_SPI_STATE_READY; // READY로 강제 변경해 RECOVERY 유도
 8000ec6:	4b10      	ldr	r3, [pc, #64]	@ (8000f08 <spi2Task+0x128>)
 8000ec8:	2201      	movs	r2, #1
 8000eca:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
	    		    		}
	    	}
	    	HAL_GPIO_WritePin(CS_MOTOR_GPIO_Port, CS_MOTOR_Pin, GPIO_PIN_SET); // SPI 다 보냈다
 8000ece:	2201      	movs	r2, #1
 8000ed0:	2110      	movs	r1, #16
 8000ed2:	480b      	ldr	r0, [pc, #44]	@ (8000f00 <spi2Task+0x120>)
 8000ed4:	f001 ff58 	bl	8002d88 <HAL_GPIO_WritePin>
	    	Put_Latest_Data(canpedalQueueHandle, g_pedal); // 잘 보냈다. 큐 대신 플래그 세워도 되나 큰 오버헤드 없다고 판단해 구조적 통일성을 위함.
 8000ed8:	4b0c      	ldr	r3, [pc, #48]	@ (8000f0c <spi2Task+0x12c>)
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	4a06      	ldr	r2, [pc, #24]	@ (8000ef8 <spi2Task+0x118>)
 8000ede:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000ee2:	4611      	mov	r1, r2
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	f7ff f9b5 	bl	8000254 <Put_Latest_Data>
	    }
	    osDelayUntil(tick); // 100Hz
 8000eea:	69b8      	ldr	r0, [r7, #24]
 8000eec:	f003 fb15 	bl	800451a <osDelayUntil>
  {
 8000ef0:	e783      	b.n	8000dfa <spi2Task+0x1a>
 8000ef2:	bf00      	nop
 8000ef4:	20000000 	.word	0x20000000
 8000ef8:	20000276 	.word	0x20000276
 8000efc:	20000280 	.word	0x20000280
 8000f00:	40010800 	.word	0x40010800
 8000f04:	20000278 	.word	0x20000278
 8000f08:	200000b0 	.word	0x200000b0
 8000f0c:	20000270 	.word	0x20000270

08000f10 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f10:	b480      	push	{r7}
 8000f12:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f14:	b672      	cpsid	i
}
 8000f16:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f18:	bf00      	nop
 8000f1a:	e7fd      	b.n	8000f18 <Error_Handler+0x8>

08000f1c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b084      	sub	sp, #16
 8000f20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000f22:	4b18      	ldr	r3, [pc, #96]	@ (8000f84 <HAL_MspInit+0x68>)
 8000f24:	699b      	ldr	r3, [r3, #24]
 8000f26:	4a17      	ldr	r2, [pc, #92]	@ (8000f84 <HAL_MspInit+0x68>)
 8000f28:	f043 0301 	orr.w	r3, r3, #1
 8000f2c:	6193      	str	r3, [r2, #24]
 8000f2e:	4b15      	ldr	r3, [pc, #84]	@ (8000f84 <HAL_MspInit+0x68>)
 8000f30:	699b      	ldr	r3, [r3, #24]
 8000f32:	f003 0301 	and.w	r3, r3, #1
 8000f36:	60bb      	str	r3, [r7, #8]
 8000f38:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f3a:	4b12      	ldr	r3, [pc, #72]	@ (8000f84 <HAL_MspInit+0x68>)
 8000f3c:	69db      	ldr	r3, [r3, #28]
 8000f3e:	4a11      	ldr	r2, [pc, #68]	@ (8000f84 <HAL_MspInit+0x68>)
 8000f40:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f44:	61d3      	str	r3, [r2, #28]
 8000f46:	4b0f      	ldr	r3, [pc, #60]	@ (8000f84 <HAL_MspInit+0x68>)
 8000f48:	69db      	ldr	r3, [r3, #28]
 8000f4a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f4e:	607b      	str	r3, [r7, #4]
 8000f50:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000f52:	2200      	movs	r2, #0
 8000f54:	210f      	movs	r1, #15
 8000f56:	f06f 0001 	mvn.w	r0, #1
 8000f5a:	f001 fab8 	bl	80024ce <HAL_NVIC_SetPriority>

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8000f5e:	4b0a      	ldr	r3, [pc, #40]	@ (8000f88 <HAL_MspInit+0x6c>)
 8000f60:	685b      	ldr	r3, [r3, #4]
 8000f62:	60fb      	str	r3, [r7, #12]
 8000f64:	68fb      	ldr	r3, [r7, #12]
 8000f66:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000f6a:	60fb      	str	r3, [r7, #12]
 8000f6c:	68fb      	ldr	r3, [r7, #12]
 8000f6e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000f72:	60fb      	str	r3, [r7, #12]
 8000f74:	4a04      	ldr	r2, [pc, #16]	@ (8000f88 <HAL_MspInit+0x6c>)
 8000f76:	68fb      	ldr	r3, [r7, #12]
 8000f78:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f7a:	bf00      	nop
 8000f7c:	3710      	adds	r7, #16
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	bd80      	pop	{r7, pc}
 8000f82:	bf00      	nop
 8000f84:	40021000 	.word	0x40021000
 8000f88:	40010000 	.word	0x40010000

08000f8c <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b088      	sub	sp, #32
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f94:	f107 0310 	add.w	r3, r7, #16
 8000f98:	2200      	movs	r2, #0
 8000f9a:	601a      	str	r2, [r3, #0]
 8000f9c:	605a      	str	r2, [r3, #4]
 8000f9e:	609a      	str	r2, [r3, #8]
 8000fa0:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	4a20      	ldr	r2, [pc, #128]	@ (8001028 <HAL_CAN_MspInit+0x9c>)
 8000fa8:	4293      	cmp	r3, r2
 8000faa:	d139      	bne.n	8001020 <HAL_CAN_MspInit+0x94>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000fac:	4b1f      	ldr	r3, [pc, #124]	@ (800102c <HAL_CAN_MspInit+0xa0>)
 8000fae:	69db      	ldr	r3, [r3, #28]
 8000fb0:	4a1e      	ldr	r2, [pc, #120]	@ (800102c <HAL_CAN_MspInit+0xa0>)
 8000fb2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000fb6:	61d3      	str	r3, [r2, #28]
 8000fb8:	4b1c      	ldr	r3, [pc, #112]	@ (800102c <HAL_CAN_MspInit+0xa0>)
 8000fba:	69db      	ldr	r3, [r3, #28]
 8000fbc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000fc0:	60fb      	str	r3, [r7, #12]
 8000fc2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fc4:	4b19      	ldr	r3, [pc, #100]	@ (800102c <HAL_CAN_MspInit+0xa0>)
 8000fc6:	699b      	ldr	r3, [r3, #24]
 8000fc8:	4a18      	ldr	r2, [pc, #96]	@ (800102c <HAL_CAN_MspInit+0xa0>)
 8000fca:	f043 0304 	orr.w	r3, r3, #4
 8000fce:	6193      	str	r3, [r2, #24]
 8000fd0:	4b16      	ldr	r3, [pc, #88]	@ (800102c <HAL_CAN_MspInit+0xa0>)
 8000fd2:	699b      	ldr	r3, [r3, #24]
 8000fd4:	f003 0304 	and.w	r3, r3, #4
 8000fd8:	60bb      	str	r3, [r7, #8]
 8000fda:	68bb      	ldr	r3, [r7, #8]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000fdc:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000fe0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fea:	f107 0310 	add.w	r3, r7, #16
 8000fee:	4619      	mov	r1, r3
 8000ff0:	480f      	ldr	r0, [pc, #60]	@ (8001030 <HAL_CAN_MspInit+0xa4>)
 8000ff2:	f001 fd45 	bl	8002a80 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000ff6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ffa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ffc:	2302      	movs	r3, #2
 8000ffe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001000:	2303      	movs	r3, #3
 8001002:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001004:	f107 0310 	add.w	r3, r7, #16
 8001008:	4619      	mov	r1, r3
 800100a:	4809      	ldr	r0, [pc, #36]	@ (8001030 <HAL_CAN_MspInit+0xa4>)
 800100c:	f001 fd38 	bl	8002a80 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 6, 0);
 8001010:	2200      	movs	r2, #0
 8001012:	2106      	movs	r1, #6
 8001014:	2014      	movs	r0, #20
 8001016:	f001 fa5a 	bl	80024ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 800101a:	2014      	movs	r0, #20
 800101c:	f001 fa73 	bl	8002506 <HAL_NVIC_EnableIRQ>

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 8001020:	bf00      	nop
 8001022:	3720      	adds	r7, #32
 8001024:	46bd      	mov	sp, r7
 8001026:	bd80      	pop	{r7, pc}
 8001028:	40006400 	.word	0x40006400
 800102c:	40021000 	.word	0x40021000
 8001030:	40010800 	.word	0x40010800

08001034 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b08a      	sub	sp, #40	@ 0x28
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800103c:	f107 0318 	add.w	r3, r7, #24
 8001040:	2200      	movs	r2, #0
 8001042:	601a      	str	r2, [r3, #0]
 8001044:	605a      	str	r2, [r3, #4]
 8001046:	609a      	str	r2, [r3, #8]
 8001048:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	4a8c      	ldr	r2, [pc, #560]	@ (8001280 <HAL_SPI_MspInit+0x24c>)
 8001050:	4293      	cmp	r3, r2
 8001052:	f040 8085 	bne.w	8001160 <HAL_SPI_MspInit+0x12c>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001056:	4b8b      	ldr	r3, [pc, #556]	@ (8001284 <HAL_SPI_MspInit+0x250>)
 8001058:	699b      	ldr	r3, [r3, #24]
 800105a:	4a8a      	ldr	r2, [pc, #552]	@ (8001284 <HAL_SPI_MspInit+0x250>)
 800105c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001060:	6193      	str	r3, [r2, #24]
 8001062:	4b88      	ldr	r3, [pc, #544]	@ (8001284 <HAL_SPI_MspInit+0x250>)
 8001064:	699b      	ldr	r3, [r3, #24]
 8001066:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800106a:	617b      	str	r3, [r7, #20]
 800106c:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800106e:	4b85      	ldr	r3, [pc, #532]	@ (8001284 <HAL_SPI_MspInit+0x250>)
 8001070:	699b      	ldr	r3, [r3, #24]
 8001072:	4a84      	ldr	r2, [pc, #528]	@ (8001284 <HAL_SPI_MspInit+0x250>)
 8001074:	f043 0304 	orr.w	r3, r3, #4
 8001078:	6193      	str	r3, [r2, #24]
 800107a:	4b82      	ldr	r3, [pc, #520]	@ (8001284 <HAL_SPI_MspInit+0x250>)
 800107c:	699b      	ldr	r3, [r3, #24]
 800107e:	f003 0304 	and.w	r3, r3, #4
 8001082:	613b      	str	r3, [r7, #16]
 8001084:	693b      	ldr	r3, [r7, #16]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001086:	23a0      	movs	r3, #160	@ 0xa0
 8001088:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800108a:	2302      	movs	r3, #2
 800108c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800108e:	2303      	movs	r3, #3
 8001090:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001092:	f107 0318 	add.w	r3, r7, #24
 8001096:	4619      	mov	r1, r3
 8001098:	487b      	ldr	r0, [pc, #492]	@ (8001288 <HAL_SPI_MspInit+0x254>)
 800109a:	f001 fcf1 	bl	8002a80 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800109e:	2340      	movs	r3, #64	@ 0x40
 80010a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010a2:	2300      	movs	r3, #0
 80010a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010a6:	2300      	movs	r3, #0
 80010a8:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010aa:	f107 0318 	add.w	r3, r7, #24
 80010ae:	4619      	mov	r1, r3
 80010b0:	4875      	ldr	r0, [pc, #468]	@ (8001288 <HAL_SPI_MspInit+0x254>)
 80010b2:	f001 fce5 	bl	8002a80 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 80010b6:	4b75      	ldr	r3, [pc, #468]	@ (800128c <HAL_SPI_MspInit+0x258>)
 80010b8:	4a75      	ldr	r2, [pc, #468]	@ (8001290 <HAL_SPI_MspInit+0x25c>)
 80010ba:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80010bc:	4b73      	ldr	r3, [pc, #460]	@ (800128c <HAL_SPI_MspInit+0x258>)
 80010be:	2200      	movs	r2, #0
 80010c0:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80010c2:	4b72      	ldr	r3, [pc, #456]	@ (800128c <HAL_SPI_MspInit+0x258>)
 80010c4:	2200      	movs	r2, #0
 80010c6:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80010c8:	4b70      	ldr	r3, [pc, #448]	@ (800128c <HAL_SPI_MspInit+0x258>)
 80010ca:	2280      	movs	r2, #128	@ 0x80
 80010cc:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80010ce:	4b6f      	ldr	r3, [pc, #444]	@ (800128c <HAL_SPI_MspInit+0x258>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80010d4:	4b6d      	ldr	r3, [pc, #436]	@ (800128c <HAL_SPI_MspInit+0x258>)
 80010d6:	2200      	movs	r2, #0
 80010d8:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 80010da:	4b6c      	ldr	r3, [pc, #432]	@ (800128c <HAL_SPI_MspInit+0x258>)
 80010dc:	2200      	movs	r2, #0
 80010de:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80010e0:	4b6a      	ldr	r3, [pc, #424]	@ (800128c <HAL_SPI_MspInit+0x258>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 80010e6:	4869      	ldr	r0, [pc, #420]	@ (800128c <HAL_SPI_MspInit+0x258>)
 80010e8:	f001 fa28 	bl	800253c <HAL_DMA_Init>
 80010ec:	4603      	mov	r3, r0
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d001      	beq.n	80010f6 <HAL_SPI_MspInit+0xc2>
    {
      Error_Handler();
 80010f2:	f7ff ff0d 	bl	8000f10 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	4a64      	ldr	r2, [pc, #400]	@ (800128c <HAL_SPI_MspInit+0x258>)
 80010fa:	64da      	str	r2, [r3, #76]	@ 0x4c
 80010fc:	4a63      	ldr	r2, [pc, #396]	@ (800128c <HAL_SPI_MspInit+0x258>)
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	6253      	str	r3, [r2, #36]	@ 0x24

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 8001102:	4b64      	ldr	r3, [pc, #400]	@ (8001294 <HAL_SPI_MspInit+0x260>)
 8001104:	4a64      	ldr	r2, [pc, #400]	@ (8001298 <HAL_SPI_MspInit+0x264>)
 8001106:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001108:	4b62      	ldr	r3, [pc, #392]	@ (8001294 <HAL_SPI_MspInit+0x260>)
 800110a:	2210      	movs	r2, #16
 800110c:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800110e:	4b61      	ldr	r3, [pc, #388]	@ (8001294 <HAL_SPI_MspInit+0x260>)
 8001110:	2200      	movs	r2, #0
 8001112:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001114:	4b5f      	ldr	r3, [pc, #380]	@ (8001294 <HAL_SPI_MspInit+0x260>)
 8001116:	2280      	movs	r2, #128	@ 0x80
 8001118:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800111a:	4b5e      	ldr	r3, [pc, #376]	@ (8001294 <HAL_SPI_MspInit+0x260>)
 800111c:	2200      	movs	r2, #0
 800111e:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001120:	4b5c      	ldr	r3, [pc, #368]	@ (8001294 <HAL_SPI_MspInit+0x260>)
 8001122:	2200      	movs	r2, #0
 8001124:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8001126:	4b5b      	ldr	r3, [pc, #364]	@ (8001294 <HAL_SPI_MspInit+0x260>)
 8001128:	2200      	movs	r2, #0
 800112a:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800112c:	4b59      	ldr	r3, [pc, #356]	@ (8001294 <HAL_SPI_MspInit+0x260>)
 800112e:	2200      	movs	r2, #0
 8001130:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001132:	4858      	ldr	r0, [pc, #352]	@ (8001294 <HAL_SPI_MspInit+0x260>)
 8001134:	f001 fa02 	bl	800253c <HAL_DMA_Init>
 8001138:	4603      	mov	r3, r0
 800113a:	2b00      	cmp	r3, #0
 800113c:	d001      	beq.n	8001142 <HAL_SPI_MspInit+0x10e>
    {
      Error_Handler();
 800113e:	f7ff fee7 	bl	8000f10 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	4a53      	ldr	r2, [pc, #332]	@ (8001294 <HAL_SPI_MspInit+0x260>)
 8001146:	649a      	str	r2, [r3, #72]	@ 0x48
 8001148:	4a52      	ldr	r2, [pc, #328]	@ (8001294 <HAL_SPI_MspInit+0x260>)
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	6253      	str	r3, [r2, #36]	@ 0x24

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 6, 0);
 800114e:	2200      	movs	r2, #0
 8001150:	2106      	movs	r1, #6
 8001152:	2023      	movs	r0, #35	@ 0x23
 8001154:	f001 f9bb 	bl	80024ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001158:	2023      	movs	r0, #35	@ 0x23
 800115a:	f001 f9d4 	bl	8002506 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN SPI2_MspInit 1 */

    /* USER CODE END SPI2_MspInit 1 */
  }

}
 800115e:	e08b      	b.n	8001278 <HAL_SPI_MspInit+0x244>
  else if(hspi->Instance==SPI2)
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	4a4d      	ldr	r2, [pc, #308]	@ (800129c <HAL_SPI_MspInit+0x268>)
 8001166:	4293      	cmp	r3, r2
 8001168:	f040 8086 	bne.w	8001278 <HAL_SPI_MspInit+0x244>
    __HAL_RCC_SPI2_CLK_ENABLE();
 800116c:	4b45      	ldr	r3, [pc, #276]	@ (8001284 <HAL_SPI_MspInit+0x250>)
 800116e:	69db      	ldr	r3, [r3, #28]
 8001170:	4a44      	ldr	r2, [pc, #272]	@ (8001284 <HAL_SPI_MspInit+0x250>)
 8001172:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001176:	61d3      	str	r3, [r2, #28]
 8001178:	4b42      	ldr	r3, [pc, #264]	@ (8001284 <HAL_SPI_MspInit+0x250>)
 800117a:	69db      	ldr	r3, [r3, #28]
 800117c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001180:	60fb      	str	r3, [r7, #12]
 8001182:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001184:	4b3f      	ldr	r3, [pc, #252]	@ (8001284 <HAL_SPI_MspInit+0x250>)
 8001186:	699b      	ldr	r3, [r3, #24]
 8001188:	4a3e      	ldr	r2, [pc, #248]	@ (8001284 <HAL_SPI_MspInit+0x250>)
 800118a:	f043 0308 	orr.w	r3, r3, #8
 800118e:	6193      	str	r3, [r2, #24]
 8001190:	4b3c      	ldr	r3, [pc, #240]	@ (8001284 <HAL_SPI_MspInit+0x250>)
 8001192:	699b      	ldr	r3, [r3, #24]
 8001194:	f003 0308 	and.w	r3, r3, #8
 8001198:	60bb      	str	r3, [r7, #8]
 800119a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 800119c:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 80011a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011a2:	2302      	movs	r3, #2
 80011a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80011a6:	2303      	movs	r3, #3
 80011a8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011aa:	f107 0318 	add.w	r3, r7, #24
 80011ae:	4619      	mov	r1, r3
 80011b0:	483b      	ldr	r0, [pc, #236]	@ (80012a0 <HAL_SPI_MspInit+0x26c>)
 80011b2:	f001 fc65 	bl	8002a80 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 80011b6:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80011ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011bc:	2300      	movs	r3, #0
 80011be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011c0:	2300      	movs	r3, #0
 80011c2:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011c4:	f107 0318 	add.w	r3, r7, #24
 80011c8:	4619      	mov	r1, r3
 80011ca:	4835      	ldr	r0, [pc, #212]	@ (80012a0 <HAL_SPI_MspInit+0x26c>)
 80011cc:	f001 fc58 	bl	8002a80 <HAL_GPIO_Init>
    hdma_spi2_tx.Instance = DMA1_Channel5;
 80011d0:	4b34      	ldr	r3, [pc, #208]	@ (80012a4 <HAL_SPI_MspInit+0x270>)
 80011d2:	4a35      	ldr	r2, [pc, #212]	@ (80012a8 <HAL_SPI_MspInit+0x274>)
 80011d4:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80011d6:	4b33      	ldr	r3, [pc, #204]	@ (80012a4 <HAL_SPI_MspInit+0x270>)
 80011d8:	2210      	movs	r2, #16
 80011da:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80011dc:	4b31      	ldr	r3, [pc, #196]	@ (80012a4 <HAL_SPI_MspInit+0x270>)
 80011de:	2200      	movs	r2, #0
 80011e0:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80011e2:	4b30      	ldr	r3, [pc, #192]	@ (80012a4 <HAL_SPI_MspInit+0x270>)
 80011e4:	2280      	movs	r2, #128	@ 0x80
 80011e6:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80011e8:	4b2e      	ldr	r3, [pc, #184]	@ (80012a4 <HAL_SPI_MspInit+0x270>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80011ee:	4b2d      	ldr	r3, [pc, #180]	@ (80012a4 <HAL_SPI_MspInit+0x270>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 80011f4:	4b2b      	ldr	r3, [pc, #172]	@ (80012a4 <HAL_SPI_MspInit+0x270>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80011fa:	4b2a      	ldr	r3, [pc, #168]	@ (80012a4 <HAL_SPI_MspInit+0x270>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8001200:	4828      	ldr	r0, [pc, #160]	@ (80012a4 <HAL_SPI_MspInit+0x270>)
 8001202:	f001 f99b 	bl	800253c <HAL_DMA_Init>
 8001206:	4603      	mov	r3, r0
 8001208:	2b00      	cmp	r3, #0
 800120a:	d001      	beq.n	8001210 <HAL_SPI_MspInit+0x1dc>
      Error_Handler();
 800120c:	f7ff fe80 	bl	8000f10 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	4a24      	ldr	r2, [pc, #144]	@ (80012a4 <HAL_SPI_MspInit+0x270>)
 8001214:	649a      	str	r2, [r3, #72]	@ 0x48
 8001216:	4a23      	ldr	r2, [pc, #140]	@ (80012a4 <HAL_SPI_MspInit+0x270>)
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	6253      	str	r3, [r2, #36]	@ 0x24
    hdma_spi2_rx.Instance = DMA1_Channel4;
 800121c:	4b23      	ldr	r3, [pc, #140]	@ (80012ac <HAL_SPI_MspInit+0x278>)
 800121e:	4a24      	ldr	r2, [pc, #144]	@ (80012b0 <HAL_SPI_MspInit+0x27c>)
 8001220:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001222:	4b22      	ldr	r3, [pc, #136]	@ (80012ac <HAL_SPI_MspInit+0x278>)
 8001224:	2200      	movs	r2, #0
 8001226:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001228:	4b20      	ldr	r3, [pc, #128]	@ (80012ac <HAL_SPI_MspInit+0x278>)
 800122a:	2200      	movs	r2, #0
 800122c:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800122e:	4b1f      	ldr	r3, [pc, #124]	@ (80012ac <HAL_SPI_MspInit+0x278>)
 8001230:	2280      	movs	r2, #128	@ 0x80
 8001232:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001234:	4b1d      	ldr	r3, [pc, #116]	@ (80012ac <HAL_SPI_MspInit+0x278>)
 8001236:	2200      	movs	r2, #0
 8001238:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800123a:	4b1c      	ldr	r3, [pc, #112]	@ (80012ac <HAL_SPI_MspInit+0x278>)
 800123c:	2200      	movs	r2, #0
 800123e:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 8001240:	4b1a      	ldr	r3, [pc, #104]	@ (80012ac <HAL_SPI_MspInit+0x278>)
 8001242:	2200      	movs	r2, #0
 8001244:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001246:	4b19      	ldr	r3, [pc, #100]	@ (80012ac <HAL_SPI_MspInit+0x278>)
 8001248:	2200      	movs	r2, #0
 800124a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 800124c:	4817      	ldr	r0, [pc, #92]	@ (80012ac <HAL_SPI_MspInit+0x278>)
 800124e:	f001 f975 	bl	800253c <HAL_DMA_Init>
 8001252:	4603      	mov	r3, r0
 8001254:	2b00      	cmp	r3, #0
 8001256:	d001      	beq.n	800125c <HAL_SPI_MspInit+0x228>
      Error_Handler();
 8001258:	f7ff fe5a 	bl	8000f10 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	4a13      	ldr	r2, [pc, #76]	@ (80012ac <HAL_SPI_MspInit+0x278>)
 8001260:	64da      	str	r2, [r3, #76]	@ 0x4c
 8001262:	4a12      	ldr	r2, [pc, #72]	@ (80012ac <HAL_SPI_MspInit+0x278>)
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	6253      	str	r3, [r2, #36]	@ 0x24
    HAL_NVIC_SetPriority(SPI2_IRQn, 6, 0);
 8001268:	2200      	movs	r2, #0
 800126a:	2106      	movs	r1, #6
 800126c:	2024      	movs	r0, #36	@ 0x24
 800126e:	f001 f92e 	bl	80024ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8001272:	2024      	movs	r0, #36	@ 0x24
 8001274:	f001 f947 	bl	8002506 <HAL_NVIC_EnableIRQ>
}
 8001278:	bf00      	nop
 800127a:	3728      	adds	r7, #40	@ 0x28
 800127c:	46bd      	mov	sp, r7
 800127e:	bd80      	pop	{r7, pc}
 8001280:	40013000 	.word	0x40013000
 8001284:	40021000 	.word	0x40021000
 8001288:	40010800 	.word	0x40010800
 800128c:	20000108 	.word	0x20000108
 8001290:	4002001c 	.word	0x4002001c
 8001294:	2000014c 	.word	0x2000014c
 8001298:	40020030 	.word	0x40020030
 800129c:	40003800 	.word	0x40003800
 80012a0:	40010c00 	.word	0x40010c00
 80012a4:	20000190 	.word	0x20000190
 80012a8:	40020058 	.word	0x40020058
 80012ac:	200001d4 	.word	0x200001d4
 80012b0:	40020044 	.word	0x40020044

080012b4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b088      	sub	sp, #32
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012bc:	f107 0310 	add.w	r3, r7, #16
 80012c0:	2200      	movs	r2, #0
 80012c2:	601a      	str	r2, [r3, #0]
 80012c4:	605a      	str	r2, [r3, #4]
 80012c6:	609a      	str	r2, [r3, #8]
 80012c8:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	4a1c      	ldr	r2, [pc, #112]	@ (8001340 <HAL_UART_MspInit+0x8c>)
 80012d0:	4293      	cmp	r3, r2
 80012d2:	d131      	bne.n	8001338 <HAL_UART_MspInit+0x84>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80012d4:	4b1b      	ldr	r3, [pc, #108]	@ (8001344 <HAL_UART_MspInit+0x90>)
 80012d6:	699b      	ldr	r3, [r3, #24]
 80012d8:	4a1a      	ldr	r2, [pc, #104]	@ (8001344 <HAL_UART_MspInit+0x90>)
 80012da:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80012de:	6193      	str	r3, [r2, #24]
 80012e0:	4b18      	ldr	r3, [pc, #96]	@ (8001344 <HAL_UART_MspInit+0x90>)
 80012e2:	699b      	ldr	r3, [r3, #24]
 80012e4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80012e8:	60fb      	str	r3, [r7, #12]
 80012ea:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012ec:	4b15      	ldr	r3, [pc, #84]	@ (8001344 <HAL_UART_MspInit+0x90>)
 80012ee:	699b      	ldr	r3, [r3, #24]
 80012f0:	4a14      	ldr	r2, [pc, #80]	@ (8001344 <HAL_UART_MspInit+0x90>)
 80012f2:	f043 0304 	orr.w	r3, r3, #4
 80012f6:	6193      	str	r3, [r2, #24]
 80012f8:	4b12      	ldr	r3, [pc, #72]	@ (8001344 <HAL_UART_MspInit+0x90>)
 80012fa:	699b      	ldr	r3, [r3, #24]
 80012fc:	f003 0304 	and.w	r3, r3, #4
 8001300:	60bb      	str	r3, [r7, #8]
 8001302:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001304:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001308:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800130a:	2302      	movs	r3, #2
 800130c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800130e:	2303      	movs	r3, #3
 8001310:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001312:	f107 0310 	add.w	r3, r7, #16
 8001316:	4619      	mov	r1, r3
 8001318:	480b      	ldr	r0, [pc, #44]	@ (8001348 <HAL_UART_MspInit+0x94>)
 800131a:	f001 fbb1 	bl	8002a80 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800131e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001322:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001324:	2300      	movs	r3, #0
 8001326:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001328:	2300      	movs	r3, #0
 800132a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800132c:	f107 0310 	add.w	r3, r7, #16
 8001330:	4619      	mov	r1, r3
 8001332:	4805      	ldr	r0, [pc, #20]	@ (8001348 <HAL_UART_MspInit+0x94>)
 8001334:	f001 fba4 	bl	8002a80 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001338:	bf00      	nop
 800133a:	3720      	adds	r7, #32
 800133c:	46bd      	mov	sp, r7
 800133e:	bd80      	pop	{r7, pc}
 8001340:	40013800 	.word	0x40013800
 8001344:	40021000 	.word	0x40021000
 8001348:	40010800 	.word	0x40010800

0800134c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800134c:	b480      	push	{r7}
 800134e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001350:	bf00      	nop
 8001352:	e7fd      	b.n	8001350 <NMI_Handler+0x4>

08001354 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001354:	b480      	push	{r7}
 8001356:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001358:	bf00      	nop
 800135a:	e7fd      	b.n	8001358 <HardFault_Handler+0x4>

0800135c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800135c:	b480      	push	{r7}
 800135e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001360:	bf00      	nop
 8001362:	e7fd      	b.n	8001360 <MemManage_Handler+0x4>

08001364 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001364:	b480      	push	{r7}
 8001366:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001368:	bf00      	nop
 800136a:	e7fd      	b.n	8001368 <BusFault_Handler+0x4>

0800136c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800136c:	b480      	push	{r7}
 800136e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001370:	bf00      	nop
 8001372:	e7fd      	b.n	8001370 <UsageFault_Handler+0x4>

08001374 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001374:	b480      	push	{r7}
 8001376:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001378:	bf00      	nop
 800137a:	46bd      	mov	sp, r7
 800137c:	bc80      	pop	{r7}
 800137e:	4770      	bx	lr

08001380 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001384:	f000 f8ca 	bl	800151c <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001388:	f004 ffa0 	bl	80062cc <xTaskGetSchedulerState>
 800138c:	4603      	mov	r3, r0
 800138e:	2b01      	cmp	r3, #1
 8001390:	d001      	beq.n	8001396 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8001392:	f005 ff39 	bl	8007208 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001396:	bf00      	nop
 8001398:	bd80      	pop	{r7, pc}
	...

0800139c <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 80013a0:	4802      	ldr	r0, [pc, #8]	@ (80013ac <DMA1_Channel2_IRQHandler+0x10>)
 80013a2:	f001 fa39 	bl	8002818 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80013a6:	bf00      	nop
 80013a8:	bd80      	pop	{r7, pc}
 80013aa:	bf00      	nop
 80013ac:	20000108 	.word	0x20000108

080013b0 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 80013b4:	4802      	ldr	r0, [pc, #8]	@ (80013c0 <DMA1_Channel3_IRQHandler+0x10>)
 80013b6:	f001 fa2f 	bl	8002818 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80013ba:	bf00      	nop
 80013bc:	bd80      	pop	{r7, pc}
 80013be:	bf00      	nop
 80013c0:	2000014c 	.word	0x2000014c

080013c4 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 80013c8:	4802      	ldr	r0, [pc, #8]	@ (80013d4 <DMA1_Channel4_IRQHandler+0x10>)
 80013ca:	f001 fa25 	bl	8002818 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 80013ce:	bf00      	nop
 80013d0:	bd80      	pop	{r7, pc}
 80013d2:	bf00      	nop
 80013d4:	200001d4 	.word	0x200001d4

080013d8 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 80013dc:	4802      	ldr	r0, [pc, #8]	@ (80013e8 <DMA1_Channel5_IRQHandler+0x10>)
 80013de:	f001 fa1b 	bl	8002818 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 80013e2:	bf00      	nop
 80013e4:	bd80      	pop	{r7, pc}
 80013e6:	bf00      	nop
 80013e8:	20000190 	.word	0x20000190

080013ec <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 80013f0:	4802      	ldr	r0, [pc, #8]	@ (80013fc <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 80013f2:	f000 fd70 	bl	8001ed6 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 80013f6:	bf00      	nop
 80013f8:	bd80      	pop	{r7, pc}
 80013fa:	bf00      	nop
 80013fc:	20000030 	.word	0x20000030

08001400 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8001404:	4802      	ldr	r0, [pc, #8]	@ (8001410 <SPI1_IRQHandler+0x10>)
 8001406:	f002 fabf 	bl	8003988 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 800140a:	bf00      	nop
 800140c:	bd80      	pop	{r7, pc}
 800140e:	bf00      	nop
 8001410:	20000058 	.word	0x20000058

08001414 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8001418:	4802      	ldr	r0, [pc, #8]	@ (8001424 <SPI2_IRQHandler+0x10>)
 800141a:	f002 fab5 	bl	8003988 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 800141e:	bf00      	nop
 8001420:	bd80      	pop	{r7, pc}
 8001422:	bf00      	nop
 8001424:	200000b0 	.word	0x200000b0

08001428 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DRDY_Pin);
 800142c:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8001430:	f001 fcc2 	bl	8002db8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001434:	bf00      	nop
 8001436:	bd80      	pop	{r7, pc}

08001438 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001438:	b480      	push	{r7}
 800143a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800143c:	bf00      	nop
 800143e:	46bd      	mov	sp, r7
 8001440:	bc80      	pop	{r7}
 8001442:	4770      	bx	lr

08001444 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001444:	f7ff fff8 	bl	8001438 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001448:	480b      	ldr	r0, [pc, #44]	@ (8001478 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800144a:	490c      	ldr	r1, [pc, #48]	@ (800147c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800144c:	4a0c      	ldr	r2, [pc, #48]	@ (8001480 <LoopFillZerobss+0x16>)
  movs r3, #0
 800144e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001450:	e002      	b.n	8001458 <LoopCopyDataInit>

08001452 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001452:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001454:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001456:	3304      	adds	r3, #4

08001458 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001458:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800145a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800145c:	d3f9      	bcc.n	8001452 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800145e:	4a09      	ldr	r2, [pc, #36]	@ (8001484 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001460:	4c09      	ldr	r4, [pc, #36]	@ (8001488 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001462:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001464:	e001      	b.n	800146a <LoopFillZerobss>

08001466 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001466:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001468:	3204      	adds	r2, #4

0800146a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800146a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800146c:	d3fb      	bcc.n	8001466 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800146e:	f006 f943 	bl	80076f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001472:	f7ff f981 	bl	8000778 <main>
  bx lr
 8001476:	4770      	bx	lr
  ldr r0, =_sdata
 8001478:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800147c:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 8001480:	08007890 	.word	0x08007890
  ldr r2, =_sbss
 8001484:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 8001488:	20001c0c 	.word	0x20001c0c

0800148c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800148c:	e7fe      	b.n	800148c <ADC1_2_IRQHandler>
	...

08001490 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001494:	4b08      	ldr	r3, [pc, #32]	@ (80014b8 <HAL_Init+0x28>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	4a07      	ldr	r2, [pc, #28]	@ (80014b8 <HAL_Init+0x28>)
 800149a:	f043 0310 	orr.w	r3, r3, #16
 800149e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014a0:	2003      	movs	r0, #3
 80014a2:	f001 f809 	bl	80024b8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80014a6:	200f      	movs	r0, #15
 80014a8:	f000 f808 	bl	80014bc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80014ac:	f7ff fd36 	bl	8000f1c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80014b0:	2300      	movs	r3, #0
}
 80014b2:	4618      	mov	r0, r3
 80014b4:	bd80      	pop	{r7, pc}
 80014b6:	bf00      	nop
 80014b8:	40022000 	.word	0x40022000

080014bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b082      	sub	sp, #8
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80014c4:	4b12      	ldr	r3, [pc, #72]	@ (8001510 <HAL_InitTick+0x54>)
 80014c6:	681a      	ldr	r2, [r3, #0]
 80014c8:	4b12      	ldr	r3, [pc, #72]	@ (8001514 <HAL_InitTick+0x58>)
 80014ca:	781b      	ldrb	r3, [r3, #0]
 80014cc:	4619      	mov	r1, r3
 80014ce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80014d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80014da:	4618      	mov	r0, r3
 80014dc:	f001 f821 	bl	8002522 <HAL_SYSTICK_Config>
 80014e0:	4603      	mov	r3, r0
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d001      	beq.n	80014ea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80014e6:	2301      	movs	r3, #1
 80014e8:	e00e      	b.n	8001508 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	2b0f      	cmp	r3, #15
 80014ee:	d80a      	bhi.n	8001506 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014f0:	2200      	movs	r2, #0
 80014f2:	6879      	ldr	r1, [r7, #4]
 80014f4:	f04f 30ff 	mov.w	r0, #4294967295
 80014f8:	f000 ffe9 	bl	80024ce <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80014fc:	4a06      	ldr	r2, [pc, #24]	@ (8001518 <HAL_InitTick+0x5c>)
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001502:	2300      	movs	r3, #0
 8001504:	e000      	b.n	8001508 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001506:	2301      	movs	r3, #1
}
 8001508:	4618      	mov	r0, r3
 800150a:	3708      	adds	r7, #8
 800150c:	46bd      	mov	sp, r7
 800150e:	bd80      	pop	{r7, pc}
 8001510:	20000004 	.word	0x20000004
 8001514:	2000000c 	.word	0x2000000c
 8001518:	20000008 	.word	0x20000008

0800151c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800151c:	b480      	push	{r7}
 800151e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001520:	4b05      	ldr	r3, [pc, #20]	@ (8001538 <HAL_IncTick+0x1c>)
 8001522:	781b      	ldrb	r3, [r3, #0]
 8001524:	461a      	mov	r2, r3
 8001526:	4b05      	ldr	r3, [pc, #20]	@ (800153c <HAL_IncTick+0x20>)
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	4413      	add	r3, r2
 800152c:	4a03      	ldr	r2, [pc, #12]	@ (800153c <HAL_IncTick+0x20>)
 800152e:	6013      	str	r3, [r2, #0]
}
 8001530:	bf00      	nop
 8001532:	46bd      	mov	sp, r7
 8001534:	bc80      	pop	{r7}
 8001536:	4770      	bx	lr
 8001538:	2000000c 	.word	0x2000000c
 800153c:	200002b8 	.word	0x200002b8

08001540 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001540:	b480      	push	{r7}
 8001542:	af00      	add	r7, sp, #0
  return uwTick;
 8001544:	4b02      	ldr	r3, [pc, #8]	@ (8001550 <HAL_GetTick+0x10>)
 8001546:	681b      	ldr	r3, [r3, #0]
}
 8001548:	4618      	mov	r0, r3
 800154a:	46bd      	mov	sp, r7
 800154c:	bc80      	pop	{r7}
 800154e:	4770      	bx	lr
 8001550:	200002b8 	.word	0x200002b8

08001554 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b084      	sub	sp, #16
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	2b00      	cmp	r3, #0
 8001560:	d101      	bne.n	8001566 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001562:	2301      	movs	r3, #1
 8001564:	e0ed      	b.n	8001742 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	f893 3020 	ldrb.w	r3, [r3, #32]
 800156c:	b2db      	uxtb	r3, r3
 800156e:	2b00      	cmp	r3, #0
 8001570:	d102      	bne.n	8001578 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001572:	6878      	ldr	r0, [r7, #4]
 8001574:	f7ff fd0a 	bl	8000f8c <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	681a      	ldr	r2, [r3, #0]
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	f042 0201 	orr.w	r2, r2, #1
 8001586:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001588:	f7ff ffda 	bl	8001540 <HAL_GetTick>
 800158c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800158e:	e012      	b.n	80015b6 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001590:	f7ff ffd6 	bl	8001540 <HAL_GetTick>
 8001594:	4602      	mov	r2, r0
 8001596:	68fb      	ldr	r3, [r7, #12]
 8001598:	1ad3      	subs	r3, r2, r3
 800159a:	2b0a      	cmp	r3, #10
 800159c:	d90b      	bls.n	80015b6 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015a2:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	2205      	movs	r2, #5
 80015ae:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80015b2:	2301      	movs	r3, #1
 80015b4:	e0c5      	b.n	8001742 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	685b      	ldr	r3, [r3, #4]
 80015bc:	f003 0301 	and.w	r3, r3, #1
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d0e5      	beq.n	8001590 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	681a      	ldr	r2, [r3, #0]
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	f022 0202 	bic.w	r2, r2, #2
 80015d2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80015d4:	f7ff ffb4 	bl	8001540 <HAL_GetTick>
 80015d8:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80015da:	e012      	b.n	8001602 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80015dc:	f7ff ffb0 	bl	8001540 <HAL_GetTick>
 80015e0:	4602      	mov	r2, r0
 80015e2:	68fb      	ldr	r3, [r7, #12]
 80015e4:	1ad3      	subs	r3, r2, r3
 80015e6:	2b0a      	cmp	r3, #10
 80015e8:	d90b      	bls.n	8001602 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015ee:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	2205      	movs	r2, #5
 80015fa:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80015fe:	2301      	movs	r3, #1
 8001600:	e09f      	b.n	8001742 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	685b      	ldr	r3, [r3, #4]
 8001608:	f003 0302 	and.w	r3, r3, #2
 800160c:	2b00      	cmp	r3, #0
 800160e:	d1e5      	bne.n	80015dc <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	7e1b      	ldrb	r3, [r3, #24]
 8001614:	2b01      	cmp	r3, #1
 8001616:	d108      	bne.n	800162a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	681a      	ldr	r2, [r3, #0]
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001626:	601a      	str	r2, [r3, #0]
 8001628:	e007      	b.n	800163a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	681a      	ldr	r2, [r3, #0]
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001638:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	7e5b      	ldrb	r3, [r3, #25]
 800163e:	2b01      	cmp	r3, #1
 8001640:	d108      	bne.n	8001654 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	681a      	ldr	r2, [r3, #0]
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001650:	601a      	str	r2, [r3, #0]
 8001652:	e007      	b.n	8001664 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	681a      	ldr	r2, [r3, #0]
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001662:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	7e9b      	ldrb	r3, [r3, #26]
 8001668:	2b01      	cmp	r3, #1
 800166a:	d108      	bne.n	800167e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	681a      	ldr	r2, [r3, #0]
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	f042 0220 	orr.w	r2, r2, #32
 800167a:	601a      	str	r2, [r3, #0]
 800167c:	e007      	b.n	800168e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	681a      	ldr	r2, [r3, #0]
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	f022 0220 	bic.w	r2, r2, #32
 800168c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	7edb      	ldrb	r3, [r3, #27]
 8001692:	2b01      	cmp	r3, #1
 8001694:	d108      	bne.n	80016a8 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	681a      	ldr	r2, [r3, #0]
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	f022 0210 	bic.w	r2, r2, #16
 80016a4:	601a      	str	r2, [r3, #0]
 80016a6:	e007      	b.n	80016b8 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	681a      	ldr	r2, [r3, #0]
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	f042 0210 	orr.w	r2, r2, #16
 80016b6:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	7f1b      	ldrb	r3, [r3, #28]
 80016bc:	2b01      	cmp	r3, #1
 80016be:	d108      	bne.n	80016d2 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	681a      	ldr	r2, [r3, #0]
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	f042 0208 	orr.w	r2, r2, #8
 80016ce:	601a      	str	r2, [r3, #0]
 80016d0:	e007      	b.n	80016e2 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	681a      	ldr	r2, [r3, #0]
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	f022 0208 	bic.w	r2, r2, #8
 80016e0:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	7f5b      	ldrb	r3, [r3, #29]
 80016e6:	2b01      	cmp	r3, #1
 80016e8:	d108      	bne.n	80016fc <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	681a      	ldr	r2, [r3, #0]
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	f042 0204 	orr.w	r2, r2, #4
 80016f8:	601a      	str	r2, [r3, #0]
 80016fa:	e007      	b.n	800170c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	681a      	ldr	r2, [r3, #0]
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	f022 0204 	bic.w	r2, r2, #4
 800170a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	689a      	ldr	r2, [r3, #8]
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	68db      	ldr	r3, [r3, #12]
 8001714:	431a      	orrs	r2, r3
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	691b      	ldr	r3, [r3, #16]
 800171a:	431a      	orrs	r2, r3
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	695b      	ldr	r3, [r3, #20]
 8001720:	ea42 0103 	orr.w	r1, r2, r3
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	685b      	ldr	r3, [r3, #4]
 8001728:	1e5a      	subs	r2, r3, #1
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	430a      	orrs	r2, r1
 8001730:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	2200      	movs	r2, #0
 8001736:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	2201      	movs	r2, #1
 800173c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001740:	2300      	movs	r3, #0
}
 8001742:	4618      	mov	r0, r3
 8001744:	3710      	adds	r7, #16
 8001746:	46bd      	mov	sp, r7
 8001748:	bd80      	pop	{r7, pc}

0800174a <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 800174a:	b480      	push	{r7}
 800174c:	b087      	sub	sp, #28
 800174e:	af00      	add	r7, sp, #0
 8001750:	6078      	str	r0, [r7, #4]
 8001752:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001760:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8001762:	7cfb      	ldrb	r3, [r7, #19]
 8001764:	2b01      	cmp	r3, #1
 8001766:	d003      	beq.n	8001770 <HAL_CAN_ConfigFilter+0x26>
 8001768:	7cfb      	ldrb	r3, [r7, #19]
 800176a:	2b02      	cmp	r3, #2
 800176c:	f040 80aa 	bne.w	80018c4 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001770:	697b      	ldr	r3, [r7, #20]
 8001772:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001776:	f043 0201 	orr.w	r2, r3, #1
 800177a:	697b      	ldr	r3, [r7, #20]
 800177c:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001780:	683b      	ldr	r3, [r7, #0]
 8001782:	695b      	ldr	r3, [r3, #20]
 8001784:	f003 031f 	and.w	r3, r3, #31
 8001788:	2201      	movs	r2, #1
 800178a:	fa02 f303 	lsl.w	r3, r2, r3
 800178e:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001790:	697b      	ldr	r3, [r7, #20]
 8001792:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	43db      	mvns	r3, r3
 800179a:	401a      	ands	r2, r3
 800179c:	697b      	ldr	r3, [r7, #20]
 800179e:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80017a2:	683b      	ldr	r3, [r7, #0]
 80017a4:	69db      	ldr	r3, [r3, #28]
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d123      	bne.n	80017f2 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80017aa:	697b      	ldr	r3, [r7, #20]
 80017ac:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	43db      	mvns	r3, r3
 80017b4:	401a      	ands	r2, r3
 80017b6:	697b      	ldr	r3, [r7, #20]
 80017b8:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80017bc:	683b      	ldr	r3, [r7, #0]
 80017be:	68db      	ldr	r3, [r3, #12]
 80017c0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80017c2:	683b      	ldr	r3, [r7, #0]
 80017c4:	685b      	ldr	r3, [r3, #4]
 80017c6:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80017c8:	683a      	ldr	r2, [r7, #0]
 80017ca:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80017cc:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80017ce:	697b      	ldr	r3, [r7, #20]
 80017d0:	3248      	adds	r2, #72	@ 0x48
 80017d2:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80017d6:	683b      	ldr	r3, [r7, #0]
 80017d8:	689b      	ldr	r3, [r3, #8]
 80017da:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80017dc:	683b      	ldr	r3, [r7, #0]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80017e2:	683b      	ldr	r3, [r7, #0]
 80017e4:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80017e6:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80017e8:	6979      	ldr	r1, [r7, #20]
 80017ea:	3348      	adds	r3, #72	@ 0x48
 80017ec:	00db      	lsls	r3, r3, #3
 80017ee:	440b      	add	r3, r1
 80017f0:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80017f2:	683b      	ldr	r3, [r7, #0]
 80017f4:	69db      	ldr	r3, [r3, #28]
 80017f6:	2b01      	cmp	r3, #1
 80017f8:	d122      	bne.n	8001840 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80017fa:	697b      	ldr	r3, [r7, #20]
 80017fc:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	431a      	orrs	r2, r3
 8001804:	697b      	ldr	r3, [r7, #20]
 8001806:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800180a:	683b      	ldr	r3, [r7, #0]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001810:	683b      	ldr	r3, [r7, #0]
 8001812:	685b      	ldr	r3, [r3, #4]
 8001814:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001816:	683a      	ldr	r2, [r7, #0]
 8001818:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800181a:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800181c:	697b      	ldr	r3, [r7, #20]
 800181e:	3248      	adds	r2, #72	@ 0x48
 8001820:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001824:	683b      	ldr	r3, [r7, #0]
 8001826:	689b      	ldr	r3, [r3, #8]
 8001828:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800182a:	683b      	ldr	r3, [r7, #0]
 800182c:	68db      	ldr	r3, [r3, #12]
 800182e:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001830:	683b      	ldr	r3, [r7, #0]
 8001832:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001834:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001836:	6979      	ldr	r1, [r7, #20]
 8001838:	3348      	adds	r3, #72	@ 0x48
 800183a:	00db      	lsls	r3, r3, #3
 800183c:	440b      	add	r3, r1
 800183e:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001840:	683b      	ldr	r3, [r7, #0]
 8001842:	699b      	ldr	r3, [r3, #24]
 8001844:	2b00      	cmp	r3, #0
 8001846:	d109      	bne.n	800185c <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8001848:	697b      	ldr	r3, [r7, #20]
 800184a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	43db      	mvns	r3, r3
 8001852:	401a      	ands	r2, r3
 8001854:	697b      	ldr	r3, [r7, #20]
 8001856:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 800185a:	e007      	b.n	800186c <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 800185c:	697b      	ldr	r3, [r7, #20]
 800185e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	431a      	orrs	r2, r3
 8001866:	697b      	ldr	r3, [r7, #20]
 8001868:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 800186c:	683b      	ldr	r3, [r7, #0]
 800186e:	691b      	ldr	r3, [r3, #16]
 8001870:	2b00      	cmp	r3, #0
 8001872:	d109      	bne.n	8001888 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8001874:	697b      	ldr	r3, [r7, #20]
 8001876:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 800187a:	68fb      	ldr	r3, [r7, #12]
 800187c:	43db      	mvns	r3, r3
 800187e:	401a      	ands	r2, r3
 8001880:	697b      	ldr	r3, [r7, #20]
 8001882:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8001886:	e007      	b.n	8001898 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001888:	697b      	ldr	r3, [r7, #20]
 800188a:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	431a      	orrs	r2, r3
 8001892:	697b      	ldr	r3, [r7, #20]
 8001894:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001898:	683b      	ldr	r3, [r7, #0]
 800189a:	6a1b      	ldr	r3, [r3, #32]
 800189c:	2b01      	cmp	r3, #1
 800189e:	d107      	bne.n	80018b0 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80018a0:	697b      	ldr	r3, [r7, #20]
 80018a2:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	431a      	orrs	r2, r3
 80018aa:	697b      	ldr	r3, [r7, #20]
 80018ac:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80018b0:	697b      	ldr	r3, [r7, #20]
 80018b2:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80018b6:	f023 0201 	bic.w	r2, r3, #1
 80018ba:	697b      	ldr	r3, [r7, #20]
 80018bc:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 80018c0:	2300      	movs	r3, #0
 80018c2:	e006      	b.n	80018d2 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018c8:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80018d0:	2301      	movs	r3, #1
  }
}
 80018d2:	4618      	mov	r0, r3
 80018d4:	371c      	adds	r7, #28
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bc80      	pop	{r7}
 80018da:	4770      	bx	lr

080018dc <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b084      	sub	sp, #16
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80018ea:	b2db      	uxtb	r3, r3
 80018ec:	2b01      	cmp	r3, #1
 80018ee:	d12e      	bne.n	800194e <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	2202      	movs	r2, #2
 80018f4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	681a      	ldr	r2, [r3, #0]
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	f022 0201 	bic.w	r2, r2, #1
 8001906:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001908:	f7ff fe1a 	bl	8001540 <HAL_GetTick>
 800190c:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800190e:	e012      	b.n	8001936 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001910:	f7ff fe16 	bl	8001540 <HAL_GetTick>
 8001914:	4602      	mov	r2, r0
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	1ad3      	subs	r3, r2, r3
 800191a:	2b0a      	cmp	r3, #10
 800191c:	d90b      	bls.n	8001936 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001922:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	2205      	movs	r2, #5
 800192e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8001932:	2301      	movs	r3, #1
 8001934:	e012      	b.n	800195c <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	685b      	ldr	r3, [r3, #4]
 800193c:	f003 0301 	and.w	r3, r3, #1
 8001940:	2b00      	cmp	r3, #0
 8001942:	d1e5      	bne.n	8001910 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	2200      	movs	r2, #0
 8001948:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 800194a:	2300      	movs	r3, #0
 800194c:	e006      	b.n	800195c <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001952:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800195a:	2301      	movs	r3, #1
  }
}
 800195c:	4618      	mov	r0, r3
 800195e:	3710      	adds	r7, #16
 8001960:	46bd      	mov	sp, r7
 8001962:	bd80      	pop	{r7, pc}

08001964 <HAL_CAN_Stop>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Stop(CAN_HandleTypeDef *hcan)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b084      	sub	sp, #16
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_LISTENING)
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001972:	b2db      	uxtb	r3, r3
 8001974:	2b02      	cmp	r3, #2
 8001976:	d133      	bne.n	80019e0 <HAL_CAN_Stop+0x7c>
  {
    /* Request initialisation */
    SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	681a      	ldr	r2, [r3, #0]
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	f042 0201 	orr.w	r2, r2, #1
 8001986:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001988:	f7ff fdda 	bl	8001540 <HAL_GetTick>
 800198c:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800198e:	e012      	b.n	80019b6 <HAL_CAN_Stop+0x52>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001990:	f7ff fdd6 	bl	8001540 <HAL_GetTick>
 8001994:	4602      	mov	r2, r0
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	1ad3      	subs	r3, r2, r3
 800199a:	2b0a      	cmp	r3, #10
 800199c:	d90b      	bls.n	80019b6 <HAL_CAN_Stop+0x52>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019a2:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	2205      	movs	r2, #5
 80019ae:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80019b2:	2301      	movs	r3, #1
 80019b4:	e01b      	b.n	80019ee <HAL_CAN_Stop+0x8a>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	685b      	ldr	r3, [r3, #4]
 80019bc:	f003 0301 	and.w	r3, r3, #1
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d0e5      	beq.n	8001990 <HAL_CAN_Stop+0x2c>
      }
    }

    /* Exit from sleep mode */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	681a      	ldr	r2, [r3, #0]
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	f022 0202 	bic.w	r2, r2, #2
 80019d2:	601a      	str	r2, [r3, #0]

    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_READY;
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	2201      	movs	r2, #1
 80019d8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Return function status */
    return HAL_OK;
 80019dc:	2300      	movs	r3, #0
 80019de:	e006      	b.n	80019ee <HAL_CAN_Stop+0x8a>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_STARTED;
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019e4:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80019ec:	2301      	movs	r3, #1
  }
}
 80019ee:	4618      	mov	r0, r3
 80019f0:	3710      	adds	r7, #16
 80019f2:	46bd      	mov	sp, r7
 80019f4:	bd80      	pop	{r7, pc}

080019f6 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 80019f6:	b480      	push	{r7}
 80019f8:	b089      	sub	sp, #36	@ 0x24
 80019fa:	af00      	add	r7, sp, #0
 80019fc:	60f8      	str	r0, [r7, #12]
 80019fe:	60b9      	str	r1, [r7, #8]
 8001a00:	607a      	str	r2, [r7, #4]
 8001a02:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001a0a:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	689b      	ldr	r3, [r3, #8]
 8001a12:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8001a14:	7ffb      	ldrb	r3, [r7, #31]
 8001a16:	2b01      	cmp	r3, #1
 8001a18:	d003      	beq.n	8001a22 <HAL_CAN_AddTxMessage+0x2c>
 8001a1a:	7ffb      	ldrb	r3, [r7, #31]
 8001a1c:	2b02      	cmp	r3, #2
 8001a1e:	f040 80ad 	bne.w	8001b7c <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001a22:	69bb      	ldr	r3, [r7, #24]
 8001a24:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d10a      	bne.n	8001a42 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001a2c:	69bb      	ldr	r3, [r7, #24]
 8001a2e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d105      	bne.n	8001a42 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8001a36:	69bb      	ldr	r3, [r7, #24]
 8001a38:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	f000 8095 	beq.w	8001b6c <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8001a42:	69bb      	ldr	r3, [r7, #24]
 8001a44:	0e1b      	lsrs	r3, r3, #24
 8001a46:	f003 0303 	and.w	r3, r3, #3
 8001a4a:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8001a4c:	2201      	movs	r2, #1
 8001a4e:	697b      	ldr	r3, [r7, #20]
 8001a50:	409a      	lsls	r2, r3
 8001a52:	683b      	ldr	r3, [r7, #0]
 8001a54:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8001a56:	68bb      	ldr	r3, [r7, #8]
 8001a58:	689b      	ldr	r3, [r3, #8]
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d10d      	bne.n	8001a7a <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001a5e:	68bb      	ldr	r3, [r7, #8]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8001a64:	68bb      	ldr	r3, [r7, #8]
 8001a66:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001a68:	68f9      	ldr	r1, [r7, #12]
 8001a6a:	6809      	ldr	r1, [r1, #0]
 8001a6c:	431a      	orrs	r2, r3
 8001a6e:	697b      	ldr	r3, [r7, #20]
 8001a70:	3318      	adds	r3, #24
 8001a72:	011b      	lsls	r3, r3, #4
 8001a74:	440b      	add	r3, r1
 8001a76:	601a      	str	r2, [r3, #0]
 8001a78:	e00f      	b.n	8001a9a <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001a7a:	68bb      	ldr	r3, [r7, #8]
 8001a7c:	685b      	ldr	r3, [r3, #4]
 8001a7e:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8001a80:	68bb      	ldr	r3, [r7, #8]
 8001a82:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001a84:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8001a86:	68bb      	ldr	r3, [r7, #8]
 8001a88:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001a8a:	68f9      	ldr	r1, [r7, #12]
 8001a8c:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8001a8e:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001a90:	697b      	ldr	r3, [r7, #20]
 8001a92:	3318      	adds	r3, #24
 8001a94:	011b      	lsls	r3, r3, #4
 8001a96:	440b      	add	r3, r1
 8001a98:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	6819      	ldr	r1, [r3, #0]
 8001a9e:	68bb      	ldr	r3, [r7, #8]
 8001aa0:	691a      	ldr	r2, [r3, #16]
 8001aa2:	697b      	ldr	r3, [r7, #20]
 8001aa4:	3318      	adds	r3, #24
 8001aa6:	011b      	lsls	r3, r3, #4
 8001aa8:	440b      	add	r3, r1
 8001aaa:	3304      	adds	r3, #4
 8001aac:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8001aae:	68bb      	ldr	r3, [r7, #8]
 8001ab0:	7d1b      	ldrb	r3, [r3, #20]
 8001ab2:	2b01      	cmp	r3, #1
 8001ab4:	d111      	bne.n	8001ada <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	681a      	ldr	r2, [r3, #0]
 8001aba:	697b      	ldr	r3, [r7, #20]
 8001abc:	3318      	adds	r3, #24
 8001abe:	011b      	lsls	r3, r3, #4
 8001ac0:	4413      	add	r3, r2
 8001ac2:	3304      	adds	r3, #4
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	68fa      	ldr	r2, [r7, #12]
 8001ac8:	6811      	ldr	r1, [r2, #0]
 8001aca:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001ace:	697b      	ldr	r3, [r7, #20]
 8001ad0:	3318      	adds	r3, #24
 8001ad2:	011b      	lsls	r3, r3, #4
 8001ad4:	440b      	add	r3, r1
 8001ad6:	3304      	adds	r3, #4
 8001ad8:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	3307      	adds	r3, #7
 8001ade:	781b      	ldrb	r3, [r3, #0]
 8001ae0:	061a      	lsls	r2, r3, #24
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	3306      	adds	r3, #6
 8001ae6:	781b      	ldrb	r3, [r3, #0]
 8001ae8:	041b      	lsls	r3, r3, #16
 8001aea:	431a      	orrs	r2, r3
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	3305      	adds	r3, #5
 8001af0:	781b      	ldrb	r3, [r3, #0]
 8001af2:	021b      	lsls	r3, r3, #8
 8001af4:	4313      	orrs	r3, r2
 8001af6:	687a      	ldr	r2, [r7, #4]
 8001af8:	3204      	adds	r2, #4
 8001afa:	7812      	ldrb	r2, [r2, #0]
 8001afc:	4610      	mov	r0, r2
 8001afe:	68fa      	ldr	r2, [r7, #12]
 8001b00:	6811      	ldr	r1, [r2, #0]
 8001b02:	ea43 0200 	orr.w	r2, r3, r0
 8001b06:	697b      	ldr	r3, [r7, #20]
 8001b08:	011b      	lsls	r3, r3, #4
 8001b0a:	440b      	add	r3, r1
 8001b0c:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8001b10:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	3303      	adds	r3, #3
 8001b16:	781b      	ldrb	r3, [r3, #0]
 8001b18:	061a      	lsls	r2, r3, #24
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	3302      	adds	r3, #2
 8001b1e:	781b      	ldrb	r3, [r3, #0]
 8001b20:	041b      	lsls	r3, r3, #16
 8001b22:	431a      	orrs	r2, r3
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	3301      	adds	r3, #1
 8001b28:	781b      	ldrb	r3, [r3, #0]
 8001b2a:	021b      	lsls	r3, r3, #8
 8001b2c:	4313      	orrs	r3, r2
 8001b2e:	687a      	ldr	r2, [r7, #4]
 8001b30:	7812      	ldrb	r2, [r2, #0]
 8001b32:	4610      	mov	r0, r2
 8001b34:	68fa      	ldr	r2, [r7, #12]
 8001b36:	6811      	ldr	r1, [r2, #0]
 8001b38:	ea43 0200 	orr.w	r2, r3, r0
 8001b3c:	697b      	ldr	r3, [r7, #20]
 8001b3e:	011b      	lsls	r3, r3, #4
 8001b40:	440b      	add	r3, r1
 8001b42:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8001b46:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	681a      	ldr	r2, [r3, #0]
 8001b4c:	697b      	ldr	r3, [r7, #20]
 8001b4e:	3318      	adds	r3, #24
 8001b50:	011b      	lsls	r3, r3, #4
 8001b52:	4413      	add	r3, r2
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	68fa      	ldr	r2, [r7, #12]
 8001b58:	6811      	ldr	r1, [r2, #0]
 8001b5a:	f043 0201 	orr.w	r2, r3, #1
 8001b5e:	697b      	ldr	r3, [r7, #20]
 8001b60:	3318      	adds	r3, #24
 8001b62:	011b      	lsls	r3, r3, #4
 8001b64:	440b      	add	r3, r1
 8001b66:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8001b68:	2300      	movs	r3, #0
 8001b6a:	e00e      	b.n	8001b8a <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b70:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8001b78:	2301      	movs	r3, #1
 8001b7a:	e006      	b.n	8001b8a <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b80:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001b88:	2301      	movs	r3, #1
  }
}
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	3724      	adds	r7, #36	@ 0x24
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bc80      	pop	{r7}
 8001b92:	4770      	bx	lr

08001b94 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
 8001b94:	b480      	push	{r7}
 8001b96:	b085      	sub	sp, #20
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001ba6:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 8001ba8:	7afb      	ldrb	r3, [r7, #11]
 8001baa:	2b01      	cmp	r3, #1
 8001bac:	d002      	beq.n	8001bb4 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 8001bae:	7afb      	ldrb	r3, [r7, #11]
 8001bb0:	2b02      	cmp	r3, #2
 8001bb2:	d11d      	bne.n	8001bf0 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	689b      	ldr	r3, [r3, #8]
 8001bba:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d002      	beq.n	8001bc8 <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	3301      	adds	r3, #1
 8001bc6:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	689b      	ldr	r3, [r3, #8]
 8001bce:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d002      	beq.n	8001bdc <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	3301      	adds	r3, #1
 8001bda:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	689b      	ldr	r3, [r3, #8]
 8001be2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d002      	beq.n	8001bf0 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	3301      	adds	r3, #1
 8001bee:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8001bf0:	68fb      	ldr	r3, [r7, #12]
}
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	3714      	adds	r7, #20
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bc80      	pop	{r7}
 8001bfa:	4770      	bx	lr

08001bfc <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	b087      	sub	sp, #28
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	60f8      	str	r0, [r7, #12]
 8001c04:	60b9      	str	r1, [r7, #8]
 8001c06:	607a      	str	r2, [r7, #4]
 8001c08:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001c10:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001c12:	7dfb      	ldrb	r3, [r7, #23]
 8001c14:	2b01      	cmp	r3, #1
 8001c16:	d003      	beq.n	8001c20 <HAL_CAN_GetRxMessage+0x24>
 8001c18:	7dfb      	ldrb	r3, [r7, #23]
 8001c1a:	2b02      	cmp	r3, #2
 8001c1c:	f040 8103 	bne.w	8001e26 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001c20:	68bb      	ldr	r3, [r7, #8]
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d10e      	bne.n	8001c44 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	68db      	ldr	r3, [r3, #12]
 8001c2c:	f003 0303 	and.w	r3, r3, #3
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d116      	bne.n	8001c62 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c38:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8001c40:	2301      	movs	r3, #1
 8001c42:	e0f7      	b.n	8001e34 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	691b      	ldr	r3, [r3, #16]
 8001c4a:	f003 0303 	and.w	r3, r3, #3
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d107      	bne.n	8001c62 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c56:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8001c5e:	2301      	movs	r3, #1
 8001c60:	e0e8      	b.n	8001e34 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	681a      	ldr	r2, [r3, #0]
 8001c66:	68bb      	ldr	r3, [r7, #8]
 8001c68:	331b      	adds	r3, #27
 8001c6a:	011b      	lsls	r3, r3, #4
 8001c6c:	4413      	add	r3, r2
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	f003 0204 	and.w	r2, r3, #4
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	689b      	ldr	r3, [r3, #8]
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d10c      	bne.n	8001c9a <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	681a      	ldr	r2, [r3, #0]
 8001c84:	68bb      	ldr	r3, [r7, #8]
 8001c86:	331b      	adds	r3, #27
 8001c88:	011b      	lsls	r3, r3, #4
 8001c8a:	4413      	add	r3, r2
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	0d5b      	lsrs	r3, r3, #21
 8001c90:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	601a      	str	r2, [r3, #0]
 8001c98:	e00b      	b.n	8001cb2 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	681a      	ldr	r2, [r3, #0]
 8001c9e:	68bb      	ldr	r3, [r7, #8]
 8001ca0:	331b      	adds	r3, #27
 8001ca2:	011b      	lsls	r3, r3, #4
 8001ca4:	4413      	add	r3, r2
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	08db      	lsrs	r3, r3, #3
 8001caa:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	681a      	ldr	r2, [r3, #0]
 8001cb6:	68bb      	ldr	r3, [r7, #8]
 8001cb8:	331b      	adds	r3, #27
 8001cba:	011b      	lsls	r3, r3, #4
 8001cbc:	4413      	add	r3, r2
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f003 0202 	and.w	r2, r3, #2
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	681a      	ldr	r2, [r3, #0]
 8001ccc:	68bb      	ldr	r3, [r7, #8]
 8001cce:	331b      	adds	r3, #27
 8001cd0:	011b      	lsls	r3, r3, #4
 8001cd2:	4413      	add	r3, r2
 8001cd4:	3304      	adds	r3, #4
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	f003 0308 	and.w	r3, r3, #8
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d003      	beq.n	8001ce8 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	2208      	movs	r2, #8
 8001ce4:	611a      	str	r2, [r3, #16]
 8001ce6:	e00b      	b.n	8001d00 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	681a      	ldr	r2, [r3, #0]
 8001cec:	68bb      	ldr	r3, [r7, #8]
 8001cee:	331b      	adds	r3, #27
 8001cf0:	011b      	lsls	r3, r3, #4
 8001cf2:	4413      	add	r3, r2
 8001cf4:	3304      	adds	r3, #4
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	f003 020f 	and.w	r2, r3, #15
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	681a      	ldr	r2, [r3, #0]
 8001d04:	68bb      	ldr	r3, [r7, #8]
 8001d06:	331b      	adds	r3, #27
 8001d08:	011b      	lsls	r3, r3, #4
 8001d0a:	4413      	add	r3, r2
 8001d0c:	3304      	adds	r3, #4
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	0a1b      	lsrs	r3, r3, #8
 8001d12:	b2da      	uxtb	r2, r3
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	681a      	ldr	r2, [r3, #0]
 8001d1c:	68bb      	ldr	r3, [r7, #8]
 8001d1e:	331b      	adds	r3, #27
 8001d20:	011b      	lsls	r3, r3, #4
 8001d22:	4413      	add	r3, r2
 8001d24:	3304      	adds	r3, #4
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	0c1b      	lsrs	r3, r3, #16
 8001d2a:	b29a      	uxth	r2, r3
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	681a      	ldr	r2, [r3, #0]
 8001d34:	68bb      	ldr	r3, [r7, #8]
 8001d36:	011b      	lsls	r3, r3, #4
 8001d38:	4413      	add	r3, r2
 8001d3a:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	b2da      	uxtb	r2, r3
 8001d42:	683b      	ldr	r3, [r7, #0]
 8001d44:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	681a      	ldr	r2, [r3, #0]
 8001d4a:	68bb      	ldr	r3, [r7, #8]
 8001d4c:	011b      	lsls	r3, r3, #4
 8001d4e:	4413      	add	r3, r2
 8001d50:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	0a1a      	lsrs	r2, r3, #8
 8001d58:	683b      	ldr	r3, [r7, #0]
 8001d5a:	3301      	adds	r3, #1
 8001d5c:	b2d2      	uxtb	r2, r2
 8001d5e:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	681a      	ldr	r2, [r3, #0]
 8001d64:	68bb      	ldr	r3, [r7, #8]
 8001d66:	011b      	lsls	r3, r3, #4
 8001d68:	4413      	add	r3, r2
 8001d6a:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	0c1a      	lsrs	r2, r3, #16
 8001d72:	683b      	ldr	r3, [r7, #0]
 8001d74:	3302      	adds	r3, #2
 8001d76:	b2d2      	uxtb	r2, r2
 8001d78:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	681a      	ldr	r2, [r3, #0]
 8001d7e:	68bb      	ldr	r3, [r7, #8]
 8001d80:	011b      	lsls	r3, r3, #4
 8001d82:	4413      	add	r3, r2
 8001d84:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	0e1a      	lsrs	r2, r3, #24
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	3303      	adds	r3, #3
 8001d90:	b2d2      	uxtb	r2, r2
 8001d92:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	681a      	ldr	r2, [r3, #0]
 8001d98:	68bb      	ldr	r3, [r7, #8]
 8001d9a:	011b      	lsls	r3, r3, #4
 8001d9c:	4413      	add	r3, r2
 8001d9e:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001da2:	681a      	ldr	r2, [r3, #0]
 8001da4:	683b      	ldr	r3, [r7, #0]
 8001da6:	3304      	adds	r3, #4
 8001da8:	b2d2      	uxtb	r2, r2
 8001daa:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	681a      	ldr	r2, [r3, #0]
 8001db0:	68bb      	ldr	r3, [r7, #8]
 8001db2:	011b      	lsls	r3, r3, #4
 8001db4:	4413      	add	r3, r2
 8001db6:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	0a1a      	lsrs	r2, r3, #8
 8001dbe:	683b      	ldr	r3, [r7, #0]
 8001dc0:	3305      	adds	r3, #5
 8001dc2:	b2d2      	uxtb	r2, r2
 8001dc4:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	681a      	ldr	r2, [r3, #0]
 8001dca:	68bb      	ldr	r3, [r7, #8]
 8001dcc:	011b      	lsls	r3, r3, #4
 8001dce:	4413      	add	r3, r2
 8001dd0:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	0c1a      	lsrs	r2, r3, #16
 8001dd8:	683b      	ldr	r3, [r7, #0]
 8001dda:	3306      	adds	r3, #6
 8001ddc:	b2d2      	uxtb	r2, r2
 8001dde:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	681a      	ldr	r2, [r3, #0]
 8001de4:	68bb      	ldr	r3, [r7, #8]
 8001de6:	011b      	lsls	r3, r3, #4
 8001de8:	4413      	add	r3, r2
 8001dea:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	0e1a      	lsrs	r2, r3, #24
 8001df2:	683b      	ldr	r3, [r7, #0]
 8001df4:	3307      	adds	r3, #7
 8001df6:	b2d2      	uxtb	r2, r2
 8001df8:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001dfa:	68bb      	ldr	r3, [r7, #8]
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d108      	bne.n	8001e12 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	68da      	ldr	r2, [r3, #12]
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f042 0220 	orr.w	r2, r2, #32
 8001e0e:	60da      	str	r2, [r3, #12]
 8001e10:	e007      	b.n	8001e22 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	691a      	ldr	r2, [r3, #16]
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f042 0220 	orr.w	r2, r2, #32
 8001e20:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8001e22:	2300      	movs	r3, #0
 8001e24:	e006      	b.n	8001e34 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e2a:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001e32:	2301      	movs	r3, #1
  }
}
 8001e34:	4618      	mov	r0, r3
 8001e36:	371c      	adds	r7, #28
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	bc80      	pop	{r7}
 8001e3c:	4770      	bx	lr

08001e3e <HAL_CAN_GetRxFifoFillLevel>:
  * @param  RxFifo Rx FIFO.
  *         This parameter can be a value of @arg CAN_receive_FIFO_number.
  * @retval Number of messages available in Rx FIFO.
  */
uint32_t HAL_CAN_GetRxFifoFillLevel(const CAN_HandleTypeDef *hcan, uint32_t RxFifo)
{
 8001e3e:	b480      	push	{r7}
 8001e40:	b085      	sub	sp, #20
 8001e42:	af00      	add	r7, sp, #0
 8001e44:	6078      	str	r0, [r7, #4]
 8001e46:	6039      	str	r1, [r7, #0]
  uint32_t filllevel = 0U;
 8001e48:	2300      	movs	r3, #0
 8001e4a:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001e52:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001e54:	7afb      	ldrb	r3, [r7, #11]
 8001e56:	2b01      	cmp	r3, #1
 8001e58:	d002      	beq.n	8001e60 <HAL_CAN_GetRxFifoFillLevel+0x22>
 8001e5a:	7afb      	ldrb	r3, [r7, #11]
 8001e5c:	2b02      	cmp	r3, #2
 8001e5e:	d10f      	bne.n	8001e80 <HAL_CAN_GetRxFifoFillLevel+0x42>
      (state == HAL_CAN_STATE_LISTENING))
  {
    if (RxFifo == CAN_RX_FIFO0)
 8001e60:	683b      	ldr	r3, [r7, #0]
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d106      	bne.n	8001e74 <HAL_CAN_GetRxFifoFillLevel+0x36>
    {
      filllevel = hcan->Instance->RF0R & CAN_RF0R_FMP0;
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	68db      	ldr	r3, [r3, #12]
 8001e6c:	f003 0303 	and.w	r3, r3, #3
 8001e70:	60fb      	str	r3, [r7, #12]
 8001e72:	e005      	b.n	8001e80 <HAL_CAN_GetRxFifoFillLevel+0x42>
    }
    else /* RxFifo == CAN_RX_FIFO1 */
    {
      filllevel = hcan->Instance->RF1R & CAN_RF1R_FMP1;
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	691b      	ldr	r3, [r3, #16]
 8001e7a:	f003 0303 	and.w	r3, r3, #3
 8001e7e:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Rx FIFO fill level */
  return filllevel;
 8001e80:	68fb      	ldr	r3, [r7, #12]
}
 8001e82:	4618      	mov	r0, r3
 8001e84:	3714      	adds	r7, #20
 8001e86:	46bd      	mov	sp, r7
 8001e88:	bc80      	pop	{r7}
 8001e8a:	4770      	bx	lr

08001e8c <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	b085      	sub	sp, #20
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
 8001e94:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001e9c:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8001e9e:	7bfb      	ldrb	r3, [r7, #15]
 8001ea0:	2b01      	cmp	r3, #1
 8001ea2:	d002      	beq.n	8001eaa <HAL_CAN_ActivateNotification+0x1e>
 8001ea4:	7bfb      	ldrb	r3, [r7, #15]
 8001ea6:	2b02      	cmp	r3, #2
 8001ea8:	d109      	bne.n	8001ebe <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	6959      	ldr	r1, [r3, #20]
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	683a      	ldr	r2, [r7, #0]
 8001eb6:	430a      	orrs	r2, r1
 8001eb8:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8001eba:	2300      	movs	r3, #0
 8001ebc:	e006      	b.n	8001ecc <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ec2:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001eca:	2301      	movs	r3, #1
  }
}
 8001ecc:	4618      	mov	r0, r3
 8001ece:	3714      	adds	r7, #20
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	bc80      	pop	{r7}
 8001ed4:	4770      	bx	lr

08001ed6 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8001ed6:	b580      	push	{r7, lr}
 8001ed8:	b08a      	sub	sp, #40	@ 0x28
 8001eda:	af00      	add	r7, sp, #0
 8001edc:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	695b      	ldr	r3, [r3, #20]
 8001ee8:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	685b      	ldr	r3, [r3, #4]
 8001ef0:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	689b      	ldr	r3, [r3, #8]
 8001ef8:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	68db      	ldr	r3, [r3, #12]
 8001f00:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	691b      	ldr	r3, [r3, #16]
 8001f08:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	699b      	ldr	r3, [r3, #24]
 8001f10:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8001f12:	6a3b      	ldr	r3, [r7, #32]
 8001f14:	f003 0301 	and.w	r3, r3, #1
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d07c      	beq.n	8002016 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8001f1c:	69bb      	ldr	r3, [r7, #24]
 8001f1e:	f003 0301 	and.w	r3, r3, #1
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d023      	beq.n	8001f6e <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	2201      	movs	r2, #1
 8001f2c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8001f2e:	69bb      	ldr	r3, [r7, #24]
 8001f30:	f003 0302 	and.w	r3, r3, #2
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d003      	beq.n	8001f40 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8001f38:	6878      	ldr	r0, [r7, #4]
 8001f3a:	f000 f983 	bl	8002244 <HAL_CAN_TxMailbox0CompleteCallback>
 8001f3e:	e016      	b.n	8001f6e <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8001f40:	69bb      	ldr	r3, [r7, #24]
 8001f42:	f003 0304 	and.w	r3, r3, #4
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d004      	beq.n	8001f54 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8001f4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f4c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001f50:	627b      	str	r3, [r7, #36]	@ 0x24
 8001f52:	e00c      	b.n	8001f6e <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8001f54:	69bb      	ldr	r3, [r7, #24]
 8001f56:	f003 0308 	and.w	r3, r3, #8
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d004      	beq.n	8001f68 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8001f5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f60:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001f64:	627b      	str	r3, [r7, #36]	@ 0x24
 8001f66:	e002      	b.n	8001f6e <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8001f68:	6878      	ldr	r0, [r7, #4]
 8001f6a:	f000 f986 	bl	800227a <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8001f6e:	69bb      	ldr	r3, [r7, #24]
 8001f70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d024      	beq.n	8001fc2 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001f80:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8001f82:	69bb      	ldr	r3, [r7, #24]
 8001f84:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d003      	beq.n	8001f94 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8001f8c:	6878      	ldr	r0, [r7, #4]
 8001f8e:	f000 f962 	bl	8002256 <HAL_CAN_TxMailbox1CompleteCallback>
 8001f92:	e016      	b.n	8001fc2 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8001f94:	69bb      	ldr	r3, [r7, #24]
 8001f96:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d004      	beq.n	8001fa8 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8001f9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fa0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001fa4:	627b      	str	r3, [r7, #36]	@ 0x24
 8001fa6:	e00c      	b.n	8001fc2 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8001fa8:	69bb      	ldr	r3, [r7, #24]
 8001faa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d004      	beq.n	8001fbc <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8001fb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fb4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001fb8:	627b      	str	r3, [r7, #36]	@ 0x24
 8001fba:	e002      	b.n	8001fc2 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8001fbc:	6878      	ldr	r0, [r7, #4]
 8001fbe:	f000 f965 	bl	800228c <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8001fc2:	69bb      	ldr	r3, [r7, #24]
 8001fc4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d024      	beq.n	8002016 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001fd4:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8001fd6:	69bb      	ldr	r3, [r7, #24]
 8001fd8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d003      	beq.n	8001fe8 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8001fe0:	6878      	ldr	r0, [r7, #4]
 8001fe2:	f000 f941 	bl	8002268 <HAL_CAN_TxMailbox2CompleteCallback>
 8001fe6:	e016      	b.n	8002016 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8001fe8:	69bb      	ldr	r3, [r7, #24]
 8001fea:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d004      	beq.n	8001ffc <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8001ff2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ff4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001ff8:	627b      	str	r3, [r7, #36]	@ 0x24
 8001ffa:	e00c      	b.n	8002016 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8001ffc:	69bb      	ldr	r3, [r7, #24]
 8001ffe:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002002:	2b00      	cmp	r3, #0
 8002004:	d004      	beq.n	8002010 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8002006:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002008:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800200c:	627b      	str	r3, [r7, #36]	@ 0x24
 800200e:	e002      	b.n	8002016 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8002010:	6878      	ldr	r0, [r7, #4]
 8002012:	f000 f944 	bl	800229e <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8002016:	6a3b      	ldr	r3, [r7, #32]
 8002018:	f003 0308 	and.w	r3, r3, #8
 800201c:	2b00      	cmp	r3, #0
 800201e:	d00c      	beq.n	800203a <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8002020:	697b      	ldr	r3, [r7, #20]
 8002022:	f003 0310 	and.w	r3, r3, #16
 8002026:	2b00      	cmp	r3, #0
 8002028:	d007      	beq.n	800203a <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 800202a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800202c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002030:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	2210      	movs	r2, #16
 8002038:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 800203a:	6a3b      	ldr	r3, [r7, #32]
 800203c:	f003 0304 	and.w	r3, r3, #4
 8002040:	2b00      	cmp	r3, #0
 8002042:	d00b      	beq.n	800205c <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8002044:	697b      	ldr	r3, [r7, #20]
 8002046:	f003 0308 	and.w	r3, r3, #8
 800204a:	2b00      	cmp	r3, #0
 800204c:	d006      	beq.n	800205c <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	2208      	movs	r2, #8
 8002054:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8002056:	6878      	ldr	r0, [r7, #4]
 8002058:	f000 f92a 	bl	80022b0 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 800205c:	6a3b      	ldr	r3, [r7, #32]
 800205e:	f003 0302 	and.w	r3, r3, #2
 8002062:	2b00      	cmp	r3, #0
 8002064:	d009      	beq.n	800207a <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	68db      	ldr	r3, [r3, #12]
 800206c:	f003 0303 	and.w	r3, r3, #3
 8002070:	2b00      	cmp	r3, #0
 8002072:	d002      	beq.n	800207a <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8002074:	6878      	ldr	r0, [r7, #4]
 8002076:	f7fe f97b 	bl	8000370 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800207a:	6a3b      	ldr	r3, [r7, #32]
 800207c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002080:	2b00      	cmp	r3, #0
 8002082:	d00c      	beq.n	800209e <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8002084:	693b      	ldr	r3, [r7, #16]
 8002086:	f003 0310 	and.w	r3, r3, #16
 800208a:	2b00      	cmp	r3, #0
 800208c:	d007      	beq.n	800209e <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800208e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002090:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002094:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	2210      	movs	r2, #16
 800209c:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800209e:	6a3b      	ldr	r3, [r7, #32]
 80020a0:	f003 0320 	and.w	r3, r3, #32
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d00b      	beq.n	80020c0 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80020a8:	693b      	ldr	r3, [r7, #16]
 80020aa:	f003 0308 	and.w	r3, r3, #8
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d006      	beq.n	80020c0 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	2208      	movs	r2, #8
 80020b8:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80020ba:	6878      	ldr	r0, [r7, #4]
 80020bc:	f000 f90a 	bl	80022d4 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80020c0:	6a3b      	ldr	r3, [r7, #32]
 80020c2:	f003 0310 	and.w	r3, r3, #16
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d009      	beq.n	80020de <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	691b      	ldr	r3, [r3, #16]
 80020d0:	f003 0303 	and.w	r3, r3, #3
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d002      	beq.n	80020de <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80020d8:	6878      	ldr	r0, [r7, #4]
 80020da:	f000 f8f2 	bl	80022c2 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80020de:	6a3b      	ldr	r3, [r7, #32]
 80020e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d00b      	beq.n	8002100 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80020e8:	69fb      	ldr	r3, [r7, #28]
 80020ea:	f003 0310 	and.w	r3, r3, #16
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d006      	beq.n	8002100 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	2210      	movs	r2, #16
 80020f8:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80020fa:	6878      	ldr	r0, [r7, #4]
 80020fc:	f000 f8f3 	bl	80022e6 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8002100:	6a3b      	ldr	r3, [r7, #32]
 8002102:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002106:	2b00      	cmp	r3, #0
 8002108:	d00b      	beq.n	8002122 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 800210a:	69fb      	ldr	r3, [r7, #28]
 800210c:	f003 0308 	and.w	r3, r3, #8
 8002110:	2b00      	cmp	r3, #0
 8002112:	d006      	beq.n	8002122 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	2208      	movs	r2, #8
 800211a:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 800211c:	6878      	ldr	r0, [r7, #4]
 800211e:	f000 f8eb 	bl	80022f8 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8002122:	6a3b      	ldr	r3, [r7, #32]
 8002124:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002128:	2b00      	cmp	r3, #0
 800212a:	d07b      	beq.n	8002224 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 800212c:	69fb      	ldr	r3, [r7, #28]
 800212e:	f003 0304 	and.w	r3, r3, #4
 8002132:	2b00      	cmp	r3, #0
 8002134:	d072      	beq.n	800221c <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002136:	6a3b      	ldr	r3, [r7, #32]
 8002138:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800213c:	2b00      	cmp	r3, #0
 800213e:	d008      	beq.n	8002152 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002146:	2b00      	cmp	r3, #0
 8002148:	d003      	beq.n	8002152 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 800214a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800214c:	f043 0301 	orr.w	r3, r3, #1
 8002150:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002152:	6a3b      	ldr	r3, [r7, #32]
 8002154:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002158:	2b00      	cmp	r3, #0
 800215a:	d008      	beq.n	800216e <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002162:	2b00      	cmp	r3, #0
 8002164:	d003      	beq.n	800216e <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8002166:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002168:	f043 0302 	orr.w	r3, r3, #2
 800216c:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800216e:	6a3b      	ldr	r3, [r7, #32]
 8002170:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002174:	2b00      	cmp	r3, #0
 8002176:	d008      	beq.n	800218a <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800217e:	2b00      	cmp	r3, #0
 8002180:	d003      	beq.n	800218a <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8002182:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002184:	f043 0304 	orr.w	r3, r3, #4
 8002188:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800218a:	6a3b      	ldr	r3, [r7, #32]
 800218c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002190:	2b00      	cmp	r3, #0
 8002192:	d043      	beq.n	800221c <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800219a:	2b00      	cmp	r3, #0
 800219c:	d03e      	beq.n	800221c <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80021a4:	2b60      	cmp	r3, #96	@ 0x60
 80021a6:	d02b      	beq.n	8002200 <HAL_CAN_IRQHandler+0x32a>
 80021a8:	2b60      	cmp	r3, #96	@ 0x60
 80021aa:	d82e      	bhi.n	800220a <HAL_CAN_IRQHandler+0x334>
 80021ac:	2b50      	cmp	r3, #80	@ 0x50
 80021ae:	d022      	beq.n	80021f6 <HAL_CAN_IRQHandler+0x320>
 80021b0:	2b50      	cmp	r3, #80	@ 0x50
 80021b2:	d82a      	bhi.n	800220a <HAL_CAN_IRQHandler+0x334>
 80021b4:	2b40      	cmp	r3, #64	@ 0x40
 80021b6:	d019      	beq.n	80021ec <HAL_CAN_IRQHandler+0x316>
 80021b8:	2b40      	cmp	r3, #64	@ 0x40
 80021ba:	d826      	bhi.n	800220a <HAL_CAN_IRQHandler+0x334>
 80021bc:	2b30      	cmp	r3, #48	@ 0x30
 80021be:	d010      	beq.n	80021e2 <HAL_CAN_IRQHandler+0x30c>
 80021c0:	2b30      	cmp	r3, #48	@ 0x30
 80021c2:	d822      	bhi.n	800220a <HAL_CAN_IRQHandler+0x334>
 80021c4:	2b10      	cmp	r3, #16
 80021c6:	d002      	beq.n	80021ce <HAL_CAN_IRQHandler+0x2f8>
 80021c8:	2b20      	cmp	r3, #32
 80021ca:	d005      	beq.n	80021d8 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80021cc:	e01d      	b.n	800220a <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 80021ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021d0:	f043 0308 	orr.w	r3, r3, #8
 80021d4:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80021d6:	e019      	b.n	800220c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80021d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021da:	f043 0310 	orr.w	r3, r3, #16
 80021de:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80021e0:	e014      	b.n	800220c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80021e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021e4:	f043 0320 	orr.w	r3, r3, #32
 80021e8:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80021ea:	e00f      	b.n	800220c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80021ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80021f2:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80021f4:	e00a      	b.n	800220c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80021f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021f8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80021fc:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80021fe:	e005      	b.n	800220c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8002200:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002202:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002206:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002208:	e000      	b.n	800220c <HAL_CAN_IRQHandler+0x336>
            break;
 800220a:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	699a      	ldr	r2, [r3, #24]
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 800221a:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	2204      	movs	r2, #4
 8002222:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8002224:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002226:	2b00      	cmp	r3, #0
 8002228:	d008      	beq.n	800223c <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800222e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002230:	431a      	orrs	r2, r3
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8002236:	6878      	ldr	r0, [r7, #4]
 8002238:	f7fe fa16 	bl	8000668 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 800223c:	bf00      	nop
 800223e:	3728      	adds	r7, #40	@ 0x28
 8002240:	46bd      	mov	sp, r7
 8002242:	bd80      	pop	{r7, pc}

08002244 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002244:	b480      	push	{r7}
 8002246:	b083      	sub	sp, #12
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 800224c:	bf00      	nop
 800224e:	370c      	adds	r7, #12
 8002250:	46bd      	mov	sp, r7
 8002252:	bc80      	pop	{r7}
 8002254:	4770      	bx	lr

08002256 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002256:	b480      	push	{r7}
 8002258:	b083      	sub	sp, #12
 800225a:	af00      	add	r7, sp, #0
 800225c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 800225e:	bf00      	nop
 8002260:	370c      	adds	r7, #12
 8002262:	46bd      	mov	sp, r7
 8002264:	bc80      	pop	{r7}
 8002266:	4770      	bx	lr

08002268 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002268:	b480      	push	{r7}
 800226a:	b083      	sub	sp, #12
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8002270:	bf00      	nop
 8002272:	370c      	adds	r7, #12
 8002274:	46bd      	mov	sp, r7
 8002276:	bc80      	pop	{r7}
 8002278:	4770      	bx	lr

0800227a <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800227a:	b480      	push	{r7}
 800227c:	b083      	sub	sp, #12
 800227e:	af00      	add	r7, sp, #0
 8002280:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8002282:	bf00      	nop
 8002284:	370c      	adds	r7, #12
 8002286:	46bd      	mov	sp, r7
 8002288:	bc80      	pop	{r7}
 800228a:	4770      	bx	lr

0800228c <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800228c:	b480      	push	{r7}
 800228e:	b083      	sub	sp, #12
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8002294:	bf00      	nop
 8002296:	370c      	adds	r7, #12
 8002298:	46bd      	mov	sp, r7
 800229a:	bc80      	pop	{r7}
 800229c:	4770      	bx	lr

0800229e <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800229e:	b480      	push	{r7}
 80022a0:	b083      	sub	sp, #12
 80022a2:	af00      	add	r7, sp, #0
 80022a4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80022a6:	bf00      	nop
 80022a8:	370c      	adds	r7, #12
 80022aa:	46bd      	mov	sp, r7
 80022ac:	bc80      	pop	{r7}
 80022ae:	4770      	bx	lr

080022b0 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80022b0:	b480      	push	{r7}
 80022b2:	b083      	sub	sp, #12
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80022b8:	bf00      	nop
 80022ba:	370c      	adds	r7, #12
 80022bc:	46bd      	mov	sp, r7
 80022be:	bc80      	pop	{r7}
 80022c0:	4770      	bx	lr

080022c2 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80022c2:	b480      	push	{r7}
 80022c4:	b083      	sub	sp, #12
 80022c6:	af00      	add	r7, sp, #0
 80022c8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80022ca:	bf00      	nop
 80022cc:	370c      	adds	r7, #12
 80022ce:	46bd      	mov	sp, r7
 80022d0:	bc80      	pop	{r7}
 80022d2:	4770      	bx	lr

080022d4 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80022d4:	b480      	push	{r7}
 80022d6:	b083      	sub	sp, #12
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80022dc:	bf00      	nop
 80022de:	370c      	adds	r7, #12
 80022e0:	46bd      	mov	sp, r7
 80022e2:	bc80      	pop	{r7}
 80022e4:	4770      	bx	lr

080022e6 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80022e6:	b480      	push	{r7}
 80022e8:	b083      	sub	sp, #12
 80022ea:	af00      	add	r7, sp, #0
 80022ec:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80022ee:	bf00      	nop
 80022f0:	370c      	adds	r7, #12
 80022f2:	46bd      	mov	sp, r7
 80022f4:	bc80      	pop	{r7}
 80022f6:	4770      	bx	lr

080022f8 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80022f8:	b480      	push	{r7}
 80022fa:	b083      	sub	sp, #12
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8002300:	bf00      	nop
 8002302:	370c      	adds	r7, #12
 8002304:	46bd      	mov	sp, r7
 8002306:	bc80      	pop	{r7}
 8002308:	4770      	bx	lr

0800230a <HAL_CAN_GetError>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval CAN Error Code
  */
uint32_t HAL_CAN_GetError(const CAN_HandleTypeDef *hcan)
{
 800230a:	b480      	push	{r7}
 800230c:	b083      	sub	sp, #12
 800230e:	af00      	add	r7, sp, #0
 8002310:	6078      	str	r0, [r7, #4]
  /* Return CAN error code */
  return hcan->ErrorCode;
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
}
 8002316:	4618      	mov	r0, r3
 8002318:	370c      	adds	r7, #12
 800231a:	46bd      	mov	sp, r7
 800231c:	bc80      	pop	{r7}
 800231e:	4770      	bx	lr

08002320 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002320:	b480      	push	{r7}
 8002322:	b085      	sub	sp, #20
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	f003 0307 	and.w	r3, r3, #7
 800232e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002330:	4b0c      	ldr	r3, [pc, #48]	@ (8002364 <__NVIC_SetPriorityGrouping+0x44>)
 8002332:	68db      	ldr	r3, [r3, #12]
 8002334:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002336:	68ba      	ldr	r2, [r7, #8]
 8002338:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800233c:	4013      	ands	r3, r2
 800233e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002344:	68bb      	ldr	r3, [r7, #8]
 8002346:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002348:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800234c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002350:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002352:	4a04      	ldr	r2, [pc, #16]	@ (8002364 <__NVIC_SetPriorityGrouping+0x44>)
 8002354:	68bb      	ldr	r3, [r7, #8]
 8002356:	60d3      	str	r3, [r2, #12]
}
 8002358:	bf00      	nop
 800235a:	3714      	adds	r7, #20
 800235c:	46bd      	mov	sp, r7
 800235e:	bc80      	pop	{r7}
 8002360:	4770      	bx	lr
 8002362:	bf00      	nop
 8002364:	e000ed00 	.word	0xe000ed00

08002368 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002368:	b480      	push	{r7}
 800236a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800236c:	4b04      	ldr	r3, [pc, #16]	@ (8002380 <__NVIC_GetPriorityGrouping+0x18>)
 800236e:	68db      	ldr	r3, [r3, #12]
 8002370:	0a1b      	lsrs	r3, r3, #8
 8002372:	f003 0307 	and.w	r3, r3, #7
}
 8002376:	4618      	mov	r0, r3
 8002378:	46bd      	mov	sp, r7
 800237a:	bc80      	pop	{r7}
 800237c:	4770      	bx	lr
 800237e:	bf00      	nop
 8002380:	e000ed00 	.word	0xe000ed00

08002384 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002384:	b480      	push	{r7}
 8002386:	b083      	sub	sp, #12
 8002388:	af00      	add	r7, sp, #0
 800238a:	4603      	mov	r3, r0
 800238c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800238e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002392:	2b00      	cmp	r3, #0
 8002394:	db0b      	blt.n	80023ae <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002396:	79fb      	ldrb	r3, [r7, #7]
 8002398:	f003 021f 	and.w	r2, r3, #31
 800239c:	4906      	ldr	r1, [pc, #24]	@ (80023b8 <__NVIC_EnableIRQ+0x34>)
 800239e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023a2:	095b      	lsrs	r3, r3, #5
 80023a4:	2001      	movs	r0, #1
 80023a6:	fa00 f202 	lsl.w	r2, r0, r2
 80023aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80023ae:	bf00      	nop
 80023b0:	370c      	adds	r7, #12
 80023b2:	46bd      	mov	sp, r7
 80023b4:	bc80      	pop	{r7}
 80023b6:	4770      	bx	lr
 80023b8:	e000e100 	.word	0xe000e100

080023bc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80023bc:	b480      	push	{r7}
 80023be:	b083      	sub	sp, #12
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	4603      	mov	r3, r0
 80023c4:	6039      	str	r1, [r7, #0]
 80023c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	db0a      	blt.n	80023e6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	b2da      	uxtb	r2, r3
 80023d4:	490c      	ldr	r1, [pc, #48]	@ (8002408 <__NVIC_SetPriority+0x4c>)
 80023d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023da:	0112      	lsls	r2, r2, #4
 80023dc:	b2d2      	uxtb	r2, r2
 80023de:	440b      	add	r3, r1
 80023e0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80023e4:	e00a      	b.n	80023fc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023e6:	683b      	ldr	r3, [r7, #0]
 80023e8:	b2da      	uxtb	r2, r3
 80023ea:	4908      	ldr	r1, [pc, #32]	@ (800240c <__NVIC_SetPriority+0x50>)
 80023ec:	79fb      	ldrb	r3, [r7, #7]
 80023ee:	f003 030f 	and.w	r3, r3, #15
 80023f2:	3b04      	subs	r3, #4
 80023f4:	0112      	lsls	r2, r2, #4
 80023f6:	b2d2      	uxtb	r2, r2
 80023f8:	440b      	add	r3, r1
 80023fa:	761a      	strb	r2, [r3, #24]
}
 80023fc:	bf00      	nop
 80023fe:	370c      	adds	r7, #12
 8002400:	46bd      	mov	sp, r7
 8002402:	bc80      	pop	{r7}
 8002404:	4770      	bx	lr
 8002406:	bf00      	nop
 8002408:	e000e100 	.word	0xe000e100
 800240c:	e000ed00 	.word	0xe000ed00

08002410 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002410:	b480      	push	{r7}
 8002412:	b089      	sub	sp, #36	@ 0x24
 8002414:	af00      	add	r7, sp, #0
 8002416:	60f8      	str	r0, [r7, #12]
 8002418:	60b9      	str	r1, [r7, #8]
 800241a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	f003 0307 	and.w	r3, r3, #7
 8002422:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002424:	69fb      	ldr	r3, [r7, #28]
 8002426:	f1c3 0307 	rsb	r3, r3, #7
 800242a:	2b04      	cmp	r3, #4
 800242c:	bf28      	it	cs
 800242e:	2304      	movcs	r3, #4
 8002430:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002432:	69fb      	ldr	r3, [r7, #28]
 8002434:	3304      	adds	r3, #4
 8002436:	2b06      	cmp	r3, #6
 8002438:	d902      	bls.n	8002440 <NVIC_EncodePriority+0x30>
 800243a:	69fb      	ldr	r3, [r7, #28]
 800243c:	3b03      	subs	r3, #3
 800243e:	e000      	b.n	8002442 <NVIC_EncodePriority+0x32>
 8002440:	2300      	movs	r3, #0
 8002442:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002444:	f04f 32ff 	mov.w	r2, #4294967295
 8002448:	69bb      	ldr	r3, [r7, #24]
 800244a:	fa02 f303 	lsl.w	r3, r2, r3
 800244e:	43da      	mvns	r2, r3
 8002450:	68bb      	ldr	r3, [r7, #8]
 8002452:	401a      	ands	r2, r3
 8002454:	697b      	ldr	r3, [r7, #20]
 8002456:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002458:	f04f 31ff 	mov.w	r1, #4294967295
 800245c:	697b      	ldr	r3, [r7, #20]
 800245e:	fa01 f303 	lsl.w	r3, r1, r3
 8002462:	43d9      	mvns	r1, r3
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002468:	4313      	orrs	r3, r2
         );
}
 800246a:	4618      	mov	r0, r3
 800246c:	3724      	adds	r7, #36	@ 0x24
 800246e:	46bd      	mov	sp, r7
 8002470:	bc80      	pop	{r7}
 8002472:	4770      	bx	lr

08002474 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	b082      	sub	sp, #8
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	3b01      	subs	r3, #1
 8002480:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002484:	d301      	bcc.n	800248a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002486:	2301      	movs	r3, #1
 8002488:	e00f      	b.n	80024aa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800248a:	4a0a      	ldr	r2, [pc, #40]	@ (80024b4 <SysTick_Config+0x40>)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	3b01      	subs	r3, #1
 8002490:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002492:	210f      	movs	r1, #15
 8002494:	f04f 30ff 	mov.w	r0, #4294967295
 8002498:	f7ff ff90 	bl	80023bc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800249c:	4b05      	ldr	r3, [pc, #20]	@ (80024b4 <SysTick_Config+0x40>)
 800249e:	2200      	movs	r2, #0
 80024a0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80024a2:	4b04      	ldr	r3, [pc, #16]	@ (80024b4 <SysTick_Config+0x40>)
 80024a4:	2207      	movs	r2, #7
 80024a6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80024a8:	2300      	movs	r3, #0
}
 80024aa:	4618      	mov	r0, r3
 80024ac:	3708      	adds	r7, #8
 80024ae:	46bd      	mov	sp, r7
 80024b0:	bd80      	pop	{r7, pc}
 80024b2:	bf00      	nop
 80024b4:	e000e010 	.word	0xe000e010

080024b8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b082      	sub	sp, #8
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80024c0:	6878      	ldr	r0, [r7, #4]
 80024c2:	f7ff ff2d 	bl	8002320 <__NVIC_SetPriorityGrouping>
}
 80024c6:	bf00      	nop
 80024c8:	3708      	adds	r7, #8
 80024ca:	46bd      	mov	sp, r7
 80024cc:	bd80      	pop	{r7, pc}

080024ce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80024ce:	b580      	push	{r7, lr}
 80024d0:	b086      	sub	sp, #24
 80024d2:	af00      	add	r7, sp, #0
 80024d4:	4603      	mov	r3, r0
 80024d6:	60b9      	str	r1, [r7, #8]
 80024d8:	607a      	str	r2, [r7, #4]
 80024da:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80024dc:	2300      	movs	r3, #0
 80024de:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80024e0:	f7ff ff42 	bl	8002368 <__NVIC_GetPriorityGrouping>
 80024e4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80024e6:	687a      	ldr	r2, [r7, #4]
 80024e8:	68b9      	ldr	r1, [r7, #8]
 80024ea:	6978      	ldr	r0, [r7, #20]
 80024ec:	f7ff ff90 	bl	8002410 <NVIC_EncodePriority>
 80024f0:	4602      	mov	r2, r0
 80024f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80024f6:	4611      	mov	r1, r2
 80024f8:	4618      	mov	r0, r3
 80024fa:	f7ff ff5f 	bl	80023bc <__NVIC_SetPriority>
}
 80024fe:	bf00      	nop
 8002500:	3718      	adds	r7, #24
 8002502:	46bd      	mov	sp, r7
 8002504:	bd80      	pop	{r7, pc}

08002506 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002506:	b580      	push	{r7, lr}
 8002508:	b082      	sub	sp, #8
 800250a:	af00      	add	r7, sp, #0
 800250c:	4603      	mov	r3, r0
 800250e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002510:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002514:	4618      	mov	r0, r3
 8002516:	f7ff ff35 	bl	8002384 <__NVIC_EnableIRQ>
}
 800251a:	bf00      	nop
 800251c:	3708      	adds	r7, #8
 800251e:	46bd      	mov	sp, r7
 8002520:	bd80      	pop	{r7, pc}

08002522 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002522:	b580      	push	{r7, lr}
 8002524:	b082      	sub	sp, #8
 8002526:	af00      	add	r7, sp, #0
 8002528:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800252a:	6878      	ldr	r0, [r7, #4]
 800252c:	f7ff ffa2 	bl	8002474 <SysTick_Config>
 8002530:	4603      	mov	r3, r0
}
 8002532:	4618      	mov	r0, r3
 8002534:	3708      	adds	r7, #8
 8002536:	46bd      	mov	sp, r7
 8002538:	bd80      	pop	{r7, pc}
	...

0800253c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800253c:	b480      	push	{r7}
 800253e:	b085      	sub	sp, #20
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002544:	2300      	movs	r3, #0
 8002546:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	2b00      	cmp	r3, #0
 800254c:	d101      	bne.n	8002552 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800254e:	2301      	movs	r3, #1
 8002550:	e043      	b.n	80025da <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	461a      	mov	r2, r3
 8002558:	4b22      	ldr	r3, [pc, #136]	@ (80025e4 <HAL_DMA_Init+0xa8>)
 800255a:	4413      	add	r3, r2
 800255c:	4a22      	ldr	r2, [pc, #136]	@ (80025e8 <HAL_DMA_Init+0xac>)
 800255e:	fba2 2303 	umull	r2, r3, r2, r3
 8002562:	091b      	lsrs	r3, r3, #4
 8002564:	009a      	lsls	r2, r3, #2
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	4a1f      	ldr	r2, [pc, #124]	@ (80025ec <HAL_DMA_Init+0xb0>)
 800256e:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	2202      	movs	r2, #2
 8002574:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002586:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800258a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002594:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	68db      	ldr	r3, [r3, #12]
 800259a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80025a0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	695b      	ldr	r3, [r3, #20]
 80025a6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80025ac:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	69db      	ldr	r3, [r3, #28]
 80025b2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80025b4:	68fa      	ldr	r2, [r7, #12]
 80025b6:	4313      	orrs	r3, r2
 80025b8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	68fa      	ldr	r2, [r7, #12]
 80025c0:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	2200      	movs	r2, #0
 80025c6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	2201      	movs	r2, #1
 80025cc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	2200      	movs	r2, #0
 80025d4:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80025d8:	2300      	movs	r3, #0
}
 80025da:	4618      	mov	r0, r3
 80025dc:	3714      	adds	r7, #20
 80025de:	46bd      	mov	sp, r7
 80025e0:	bc80      	pop	{r7}
 80025e2:	4770      	bx	lr
 80025e4:	bffdfff8 	.word	0xbffdfff8
 80025e8:	cccccccd 	.word	0xcccccccd
 80025ec:	40020000 	.word	0x40020000

080025f0 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b086      	sub	sp, #24
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	60f8      	str	r0, [r7, #12]
 80025f8:	60b9      	str	r1, [r7, #8]
 80025fa:	607a      	str	r2, [r7, #4]
 80025fc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80025fe:	2300      	movs	r3, #0
 8002600:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002608:	2b01      	cmp	r3, #1
 800260a:	d101      	bne.n	8002610 <HAL_DMA_Start_IT+0x20>
 800260c:	2302      	movs	r3, #2
 800260e:	e04b      	b.n	80026a8 <HAL_DMA_Start_IT+0xb8>
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	2201      	movs	r2, #1
 8002614:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800261e:	b2db      	uxtb	r3, r3
 8002620:	2b01      	cmp	r3, #1
 8002622:	d13a      	bne.n	800269a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	2202      	movs	r2, #2
 8002628:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	2200      	movs	r2, #0
 8002630:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	681a      	ldr	r2, [r3, #0]
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f022 0201 	bic.w	r2, r2, #1
 8002640:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002642:	683b      	ldr	r3, [r7, #0]
 8002644:	687a      	ldr	r2, [r7, #4]
 8002646:	68b9      	ldr	r1, [r7, #8]
 8002648:	68f8      	ldr	r0, [r7, #12]
 800264a:	f000 f9eb 	bl	8002a24 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002652:	2b00      	cmp	r3, #0
 8002654:	d008      	beq.n	8002668 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	681a      	ldr	r2, [r3, #0]
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f042 020e 	orr.w	r2, r2, #14
 8002664:	601a      	str	r2, [r3, #0]
 8002666:	e00f      	b.n	8002688 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	681a      	ldr	r2, [r3, #0]
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f022 0204 	bic.w	r2, r2, #4
 8002676:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	681a      	ldr	r2, [r3, #0]
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f042 020a 	orr.w	r2, r2, #10
 8002686:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	681a      	ldr	r2, [r3, #0]
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f042 0201 	orr.w	r2, r2, #1
 8002696:	601a      	str	r2, [r3, #0]
 8002698:	e005      	b.n	80026a6 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	2200      	movs	r2, #0
 800269e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80026a2:	2302      	movs	r3, #2
 80026a4:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80026a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80026a8:	4618      	mov	r0, r3
 80026aa:	3718      	adds	r7, #24
 80026ac:	46bd      	mov	sp, r7
 80026ae:	bd80      	pop	{r7, pc}

080026b0 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80026b0:	b480      	push	{r7}
 80026b2:	b085      	sub	sp, #20
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80026b8:	2300      	movs	r3, #0
 80026ba:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80026c2:	b2db      	uxtb	r3, r3
 80026c4:	2b02      	cmp	r3, #2
 80026c6:	d008      	beq.n	80026da <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	2204      	movs	r2, #4
 80026cc:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	2200      	movs	r2, #0
 80026d2:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80026d6:	2301      	movs	r3, #1
 80026d8:	e020      	b.n	800271c <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	681a      	ldr	r2, [r3, #0]
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	f022 020e 	bic.w	r2, r2, #14
 80026e8:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	681a      	ldr	r2, [r3, #0]
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	f022 0201 	bic.w	r2, r2, #1
 80026f8:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002702:	2101      	movs	r1, #1
 8002704:	fa01 f202 	lsl.w	r2, r1, r2
 8002708:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	2201      	movs	r2, #1
 800270e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	2200      	movs	r2, #0
 8002716:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800271a:	7bfb      	ldrb	r3, [r7, #15]
}
 800271c:	4618      	mov	r0, r3
 800271e:	3714      	adds	r7, #20
 8002720:	46bd      	mov	sp, r7
 8002722:	bc80      	pop	{r7}
 8002724:	4770      	bx	lr
	...

08002728 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002728:	b580      	push	{r7, lr}
 800272a:	b084      	sub	sp, #16
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002730:	2300      	movs	r3, #0
 8002732:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800273a:	b2db      	uxtb	r3, r3
 800273c:	2b02      	cmp	r3, #2
 800273e:	d005      	beq.n	800274c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	2204      	movs	r2, #4
 8002744:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8002746:	2301      	movs	r3, #1
 8002748:	73fb      	strb	r3, [r7, #15]
 800274a:	e051      	b.n	80027f0 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	681a      	ldr	r2, [r3, #0]
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	f022 020e 	bic.w	r2, r2, #14
 800275a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	681a      	ldr	r2, [r3, #0]
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f022 0201 	bic.w	r2, r2, #1
 800276a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	4a22      	ldr	r2, [pc, #136]	@ (80027fc <HAL_DMA_Abort_IT+0xd4>)
 8002772:	4293      	cmp	r3, r2
 8002774:	d029      	beq.n	80027ca <HAL_DMA_Abort_IT+0xa2>
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	4a21      	ldr	r2, [pc, #132]	@ (8002800 <HAL_DMA_Abort_IT+0xd8>)
 800277c:	4293      	cmp	r3, r2
 800277e:	d022      	beq.n	80027c6 <HAL_DMA_Abort_IT+0x9e>
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	4a1f      	ldr	r2, [pc, #124]	@ (8002804 <HAL_DMA_Abort_IT+0xdc>)
 8002786:	4293      	cmp	r3, r2
 8002788:	d01a      	beq.n	80027c0 <HAL_DMA_Abort_IT+0x98>
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	4a1e      	ldr	r2, [pc, #120]	@ (8002808 <HAL_DMA_Abort_IT+0xe0>)
 8002790:	4293      	cmp	r3, r2
 8002792:	d012      	beq.n	80027ba <HAL_DMA_Abort_IT+0x92>
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	4a1c      	ldr	r2, [pc, #112]	@ (800280c <HAL_DMA_Abort_IT+0xe4>)
 800279a:	4293      	cmp	r3, r2
 800279c:	d00a      	beq.n	80027b4 <HAL_DMA_Abort_IT+0x8c>
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	4a1b      	ldr	r2, [pc, #108]	@ (8002810 <HAL_DMA_Abort_IT+0xe8>)
 80027a4:	4293      	cmp	r3, r2
 80027a6:	d102      	bne.n	80027ae <HAL_DMA_Abort_IT+0x86>
 80027a8:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80027ac:	e00e      	b.n	80027cc <HAL_DMA_Abort_IT+0xa4>
 80027ae:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80027b2:	e00b      	b.n	80027cc <HAL_DMA_Abort_IT+0xa4>
 80027b4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80027b8:	e008      	b.n	80027cc <HAL_DMA_Abort_IT+0xa4>
 80027ba:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80027be:	e005      	b.n	80027cc <HAL_DMA_Abort_IT+0xa4>
 80027c0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80027c4:	e002      	b.n	80027cc <HAL_DMA_Abort_IT+0xa4>
 80027c6:	2310      	movs	r3, #16
 80027c8:	e000      	b.n	80027cc <HAL_DMA_Abort_IT+0xa4>
 80027ca:	2301      	movs	r3, #1
 80027cc:	4a11      	ldr	r2, [pc, #68]	@ (8002814 <HAL_DMA_Abort_IT+0xec>)
 80027ce:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	2201      	movs	r2, #1
 80027d4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	2200      	movs	r2, #0
 80027dc:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d003      	beq.n	80027f0 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80027ec:	6878      	ldr	r0, [r7, #4]
 80027ee:	4798      	blx	r3
    } 
  }
  return status;
 80027f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80027f2:	4618      	mov	r0, r3
 80027f4:	3710      	adds	r7, #16
 80027f6:	46bd      	mov	sp, r7
 80027f8:	bd80      	pop	{r7, pc}
 80027fa:	bf00      	nop
 80027fc:	40020008 	.word	0x40020008
 8002800:	4002001c 	.word	0x4002001c
 8002804:	40020030 	.word	0x40020030
 8002808:	40020044 	.word	0x40020044
 800280c:	40020058 	.word	0x40020058
 8002810:	4002006c 	.word	0x4002006c
 8002814:	40020000 	.word	0x40020000

08002818 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	b084      	sub	sp, #16
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002834:	2204      	movs	r2, #4
 8002836:	409a      	lsls	r2, r3
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	4013      	ands	r3, r2
 800283c:	2b00      	cmp	r3, #0
 800283e:	d04f      	beq.n	80028e0 <HAL_DMA_IRQHandler+0xc8>
 8002840:	68bb      	ldr	r3, [r7, #8]
 8002842:	f003 0304 	and.w	r3, r3, #4
 8002846:	2b00      	cmp	r3, #0
 8002848:	d04a      	beq.n	80028e0 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f003 0320 	and.w	r3, r3, #32
 8002854:	2b00      	cmp	r3, #0
 8002856:	d107      	bne.n	8002868 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	681a      	ldr	r2, [r3, #0]
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f022 0204 	bic.w	r2, r2, #4
 8002866:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	4a66      	ldr	r2, [pc, #408]	@ (8002a08 <HAL_DMA_IRQHandler+0x1f0>)
 800286e:	4293      	cmp	r3, r2
 8002870:	d029      	beq.n	80028c6 <HAL_DMA_IRQHandler+0xae>
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	4a65      	ldr	r2, [pc, #404]	@ (8002a0c <HAL_DMA_IRQHandler+0x1f4>)
 8002878:	4293      	cmp	r3, r2
 800287a:	d022      	beq.n	80028c2 <HAL_DMA_IRQHandler+0xaa>
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	4a63      	ldr	r2, [pc, #396]	@ (8002a10 <HAL_DMA_IRQHandler+0x1f8>)
 8002882:	4293      	cmp	r3, r2
 8002884:	d01a      	beq.n	80028bc <HAL_DMA_IRQHandler+0xa4>
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	4a62      	ldr	r2, [pc, #392]	@ (8002a14 <HAL_DMA_IRQHandler+0x1fc>)
 800288c:	4293      	cmp	r3, r2
 800288e:	d012      	beq.n	80028b6 <HAL_DMA_IRQHandler+0x9e>
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	4a60      	ldr	r2, [pc, #384]	@ (8002a18 <HAL_DMA_IRQHandler+0x200>)
 8002896:	4293      	cmp	r3, r2
 8002898:	d00a      	beq.n	80028b0 <HAL_DMA_IRQHandler+0x98>
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	4a5f      	ldr	r2, [pc, #380]	@ (8002a1c <HAL_DMA_IRQHandler+0x204>)
 80028a0:	4293      	cmp	r3, r2
 80028a2:	d102      	bne.n	80028aa <HAL_DMA_IRQHandler+0x92>
 80028a4:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80028a8:	e00e      	b.n	80028c8 <HAL_DMA_IRQHandler+0xb0>
 80028aa:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80028ae:	e00b      	b.n	80028c8 <HAL_DMA_IRQHandler+0xb0>
 80028b0:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80028b4:	e008      	b.n	80028c8 <HAL_DMA_IRQHandler+0xb0>
 80028b6:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80028ba:	e005      	b.n	80028c8 <HAL_DMA_IRQHandler+0xb0>
 80028bc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80028c0:	e002      	b.n	80028c8 <HAL_DMA_IRQHandler+0xb0>
 80028c2:	2340      	movs	r3, #64	@ 0x40
 80028c4:	e000      	b.n	80028c8 <HAL_DMA_IRQHandler+0xb0>
 80028c6:	2304      	movs	r3, #4
 80028c8:	4a55      	ldr	r2, [pc, #340]	@ (8002a20 <HAL_DMA_IRQHandler+0x208>)
 80028ca:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	f000 8094 	beq.w	80029fe <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028da:	6878      	ldr	r0, [r7, #4]
 80028dc:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80028de:	e08e      	b.n	80029fe <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028e4:	2202      	movs	r2, #2
 80028e6:	409a      	lsls	r2, r3
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	4013      	ands	r3, r2
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d056      	beq.n	800299e <HAL_DMA_IRQHandler+0x186>
 80028f0:	68bb      	ldr	r3, [r7, #8]
 80028f2:	f003 0302 	and.w	r3, r3, #2
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d051      	beq.n	800299e <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	f003 0320 	and.w	r3, r3, #32
 8002904:	2b00      	cmp	r3, #0
 8002906:	d10b      	bne.n	8002920 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	681a      	ldr	r2, [r3, #0]
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f022 020a 	bic.w	r2, r2, #10
 8002916:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	2201      	movs	r2, #1
 800291c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	4a38      	ldr	r2, [pc, #224]	@ (8002a08 <HAL_DMA_IRQHandler+0x1f0>)
 8002926:	4293      	cmp	r3, r2
 8002928:	d029      	beq.n	800297e <HAL_DMA_IRQHandler+0x166>
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	4a37      	ldr	r2, [pc, #220]	@ (8002a0c <HAL_DMA_IRQHandler+0x1f4>)
 8002930:	4293      	cmp	r3, r2
 8002932:	d022      	beq.n	800297a <HAL_DMA_IRQHandler+0x162>
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	4a35      	ldr	r2, [pc, #212]	@ (8002a10 <HAL_DMA_IRQHandler+0x1f8>)
 800293a:	4293      	cmp	r3, r2
 800293c:	d01a      	beq.n	8002974 <HAL_DMA_IRQHandler+0x15c>
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	4a34      	ldr	r2, [pc, #208]	@ (8002a14 <HAL_DMA_IRQHandler+0x1fc>)
 8002944:	4293      	cmp	r3, r2
 8002946:	d012      	beq.n	800296e <HAL_DMA_IRQHandler+0x156>
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	4a32      	ldr	r2, [pc, #200]	@ (8002a18 <HAL_DMA_IRQHandler+0x200>)
 800294e:	4293      	cmp	r3, r2
 8002950:	d00a      	beq.n	8002968 <HAL_DMA_IRQHandler+0x150>
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	4a31      	ldr	r2, [pc, #196]	@ (8002a1c <HAL_DMA_IRQHandler+0x204>)
 8002958:	4293      	cmp	r3, r2
 800295a:	d102      	bne.n	8002962 <HAL_DMA_IRQHandler+0x14a>
 800295c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002960:	e00e      	b.n	8002980 <HAL_DMA_IRQHandler+0x168>
 8002962:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002966:	e00b      	b.n	8002980 <HAL_DMA_IRQHandler+0x168>
 8002968:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800296c:	e008      	b.n	8002980 <HAL_DMA_IRQHandler+0x168>
 800296e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002972:	e005      	b.n	8002980 <HAL_DMA_IRQHandler+0x168>
 8002974:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002978:	e002      	b.n	8002980 <HAL_DMA_IRQHandler+0x168>
 800297a:	2320      	movs	r3, #32
 800297c:	e000      	b.n	8002980 <HAL_DMA_IRQHandler+0x168>
 800297e:	2302      	movs	r3, #2
 8002980:	4a27      	ldr	r2, [pc, #156]	@ (8002a20 <HAL_DMA_IRQHandler+0x208>)
 8002982:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	2200      	movs	r2, #0
 8002988:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002990:	2b00      	cmp	r3, #0
 8002992:	d034      	beq.n	80029fe <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002998:	6878      	ldr	r0, [r7, #4]
 800299a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800299c:	e02f      	b.n	80029fe <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029a2:	2208      	movs	r2, #8
 80029a4:	409a      	lsls	r2, r3
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	4013      	ands	r3, r2
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d028      	beq.n	8002a00 <HAL_DMA_IRQHandler+0x1e8>
 80029ae:	68bb      	ldr	r3, [r7, #8]
 80029b0:	f003 0308 	and.w	r3, r3, #8
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d023      	beq.n	8002a00 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	681a      	ldr	r2, [r3, #0]
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f022 020e 	bic.w	r2, r2, #14
 80029c6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029d0:	2101      	movs	r1, #1
 80029d2:	fa01 f202 	lsl.w	r2, r1, r2
 80029d6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	2201      	movs	r2, #1
 80029dc:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	2201      	movs	r2, #1
 80029e2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	2200      	movs	r2, #0
 80029ea:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d004      	beq.n	8002a00 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029fa:	6878      	ldr	r0, [r7, #4]
 80029fc:	4798      	blx	r3
    }
  }
  return;
 80029fe:	bf00      	nop
 8002a00:	bf00      	nop
}
 8002a02:	3710      	adds	r7, #16
 8002a04:	46bd      	mov	sp, r7
 8002a06:	bd80      	pop	{r7, pc}
 8002a08:	40020008 	.word	0x40020008
 8002a0c:	4002001c 	.word	0x4002001c
 8002a10:	40020030 	.word	0x40020030
 8002a14:	40020044 	.word	0x40020044
 8002a18:	40020058 	.word	0x40020058
 8002a1c:	4002006c 	.word	0x4002006c
 8002a20:	40020000 	.word	0x40020000

08002a24 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002a24:	b480      	push	{r7}
 8002a26:	b085      	sub	sp, #20
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	60f8      	str	r0, [r7, #12]
 8002a2c:	60b9      	str	r1, [r7, #8]
 8002a2e:	607a      	str	r2, [r7, #4]
 8002a30:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a3a:	2101      	movs	r1, #1
 8002a3c:	fa01 f202 	lsl.w	r2, r1, r2
 8002a40:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	683a      	ldr	r2, [r7, #0]
 8002a48:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	685b      	ldr	r3, [r3, #4]
 8002a4e:	2b10      	cmp	r3, #16
 8002a50:	d108      	bne.n	8002a64 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	687a      	ldr	r2, [r7, #4]
 8002a58:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	68ba      	ldr	r2, [r7, #8]
 8002a60:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002a62:	e007      	b.n	8002a74 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	68ba      	ldr	r2, [r7, #8]
 8002a6a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	687a      	ldr	r2, [r7, #4]
 8002a72:	60da      	str	r2, [r3, #12]
}
 8002a74:	bf00      	nop
 8002a76:	3714      	adds	r7, #20
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	bc80      	pop	{r7}
 8002a7c:	4770      	bx	lr
	...

08002a80 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a80:	b480      	push	{r7}
 8002a82:	b08b      	sub	sp, #44	@ 0x2c
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
 8002a88:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002a8e:	2300      	movs	r3, #0
 8002a90:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a92:	e169      	b.n	8002d68 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002a94:	2201      	movs	r2, #1
 8002a96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a98:	fa02 f303 	lsl.w	r3, r2, r3
 8002a9c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002a9e:	683b      	ldr	r3, [r7, #0]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	69fa      	ldr	r2, [r7, #28]
 8002aa4:	4013      	ands	r3, r2
 8002aa6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002aa8:	69ba      	ldr	r2, [r7, #24]
 8002aaa:	69fb      	ldr	r3, [r7, #28]
 8002aac:	429a      	cmp	r2, r3
 8002aae:	f040 8158 	bne.w	8002d62 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002ab2:	683b      	ldr	r3, [r7, #0]
 8002ab4:	685b      	ldr	r3, [r3, #4]
 8002ab6:	4a9a      	ldr	r2, [pc, #616]	@ (8002d20 <HAL_GPIO_Init+0x2a0>)
 8002ab8:	4293      	cmp	r3, r2
 8002aba:	d05e      	beq.n	8002b7a <HAL_GPIO_Init+0xfa>
 8002abc:	4a98      	ldr	r2, [pc, #608]	@ (8002d20 <HAL_GPIO_Init+0x2a0>)
 8002abe:	4293      	cmp	r3, r2
 8002ac0:	d875      	bhi.n	8002bae <HAL_GPIO_Init+0x12e>
 8002ac2:	4a98      	ldr	r2, [pc, #608]	@ (8002d24 <HAL_GPIO_Init+0x2a4>)
 8002ac4:	4293      	cmp	r3, r2
 8002ac6:	d058      	beq.n	8002b7a <HAL_GPIO_Init+0xfa>
 8002ac8:	4a96      	ldr	r2, [pc, #600]	@ (8002d24 <HAL_GPIO_Init+0x2a4>)
 8002aca:	4293      	cmp	r3, r2
 8002acc:	d86f      	bhi.n	8002bae <HAL_GPIO_Init+0x12e>
 8002ace:	4a96      	ldr	r2, [pc, #600]	@ (8002d28 <HAL_GPIO_Init+0x2a8>)
 8002ad0:	4293      	cmp	r3, r2
 8002ad2:	d052      	beq.n	8002b7a <HAL_GPIO_Init+0xfa>
 8002ad4:	4a94      	ldr	r2, [pc, #592]	@ (8002d28 <HAL_GPIO_Init+0x2a8>)
 8002ad6:	4293      	cmp	r3, r2
 8002ad8:	d869      	bhi.n	8002bae <HAL_GPIO_Init+0x12e>
 8002ada:	4a94      	ldr	r2, [pc, #592]	@ (8002d2c <HAL_GPIO_Init+0x2ac>)
 8002adc:	4293      	cmp	r3, r2
 8002ade:	d04c      	beq.n	8002b7a <HAL_GPIO_Init+0xfa>
 8002ae0:	4a92      	ldr	r2, [pc, #584]	@ (8002d2c <HAL_GPIO_Init+0x2ac>)
 8002ae2:	4293      	cmp	r3, r2
 8002ae4:	d863      	bhi.n	8002bae <HAL_GPIO_Init+0x12e>
 8002ae6:	4a92      	ldr	r2, [pc, #584]	@ (8002d30 <HAL_GPIO_Init+0x2b0>)
 8002ae8:	4293      	cmp	r3, r2
 8002aea:	d046      	beq.n	8002b7a <HAL_GPIO_Init+0xfa>
 8002aec:	4a90      	ldr	r2, [pc, #576]	@ (8002d30 <HAL_GPIO_Init+0x2b0>)
 8002aee:	4293      	cmp	r3, r2
 8002af0:	d85d      	bhi.n	8002bae <HAL_GPIO_Init+0x12e>
 8002af2:	2b12      	cmp	r3, #18
 8002af4:	d82a      	bhi.n	8002b4c <HAL_GPIO_Init+0xcc>
 8002af6:	2b12      	cmp	r3, #18
 8002af8:	d859      	bhi.n	8002bae <HAL_GPIO_Init+0x12e>
 8002afa:	a201      	add	r2, pc, #4	@ (adr r2, 8002b00 <HAL_GPIO_Init+0x80>)
 8002afc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b00:	08002b7b 	.word	0x08002b7b
 8002b04:	08002b55 	.word	0x08002b55
 8002b08:	08002b67 	.word	0x08002b67
 8002b0c:	08002ba9 	.word	0x08002ba9
 8002b10:	08002baf 	.word	0x08002baf
 8002b14:	08002baf 	.word	0x08002baf
 8002b18:	08002baf 	.word	0x08002baf
 8002b1c:	08002baf 	.word	0x08002baf
 8002b20:	08002baf 	.word	0x08002baf
 8002b24:	08002baf 	.word	0x08002baf
 8002b28:	08002baf 	.word	0x08002baf
 8002b2c:	08002baf 	.word	0x08002baf
 8002b30:	08002baf 	.word	0x08002baf
 8002b34:	08002baf 	.word	0x08002baf
 8002b38:	08002baf 	.word	0x08002baf
 8002b3c:	08002baf 	.word	0x08002baf
 8002b40:	08002baf 	.word	0x08002baf
 8002b44:	08002b5d 	.word	0x08002b5d
 8002b48:	08002b71 	.word	0x08002b71
 8002b4c:	4a79      	ldr	r2, [pc, #484]	@ (8002d34 <HAL_GPIO_Init+0x2b4>)
 8002b4e:	4293      	cmp	r3, r2
 8002b50:	d013      	beq.n	8002b7a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002b52:	e02c      	b.n	8002bae <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002b54:	683b      	ldr	r3, [r7, #0]
 8002b56:	68db      	ldr	r3, [r3, #12]
 8002b58:	623b      	str	r3, [r7, #32]
          break;
 8002b5a:	e029      	b.n	8002bb0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002b5c:	683b      	ldr	r3, [r7, #0]
 8002b5e:	68db      	ldr	r3, [r3, #12]
 8002b60:	3304      	adds	r3, #4
 8002b62:	623b      	str	r3, [r7, #32]
          break;
 8002b64:	e024      	b.n	8002bb0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002b66:	683b      	ldr	r3, [r7, #0]
 8002b68:	68db      	ldr	r3, [r3, #12]
 8002b6a:	3308      	adds	r3, #8
 8002b6c:	623b      	str	r3, [r7, #32]
          break;
 8002b6e:	e01f      	b.n	8002bb0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002b70:	683b      	ldr	r3, [r7, #0]
 8002b72:	68db      	ldr	r3, [r3, #12]
 8002b74:	330c      	adds	r3, #12
 8002b76:	623b      	str	r3, [r7, #32]
          break;
 8002b78:	e01a      	b.n	8002bb0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002b7a:	683b      	ldr	r3, [r7, #0]
 8002b7c:	689b      	ldr	r3, [r3, #8]
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d102      	bne.n	8002b88 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002b82:	2304      	movs	r3, #4
 8002b84:	623b      	str	r3, [r7, #32]
          break;
 8002b86:	e013      	b.n	8002bb0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	689b      	ldr	r3, [r3, #8]
 8002b8c:	2b01      	cmp	r3, #1
 8002b8e:	d105      	bne.n	8002b9c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002b90:	2308      	movs	r3, #8
 8002b92:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	69fa      	ldr	r2, [r7, #28]
 8002b98:	611a      	str	r2, [r3, #16]
          break;
 8002b9a:	e009      	b.n	8002bb0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002b9c:	2308      	movs	r3, #8
 8002b9e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	69fa      	ldr	r2, [r7, #28]
 8002ba4:	615a      	str	r2, [r3, #20]
          break;
 8002ba6:	e003      	b.n	8002bb0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002ba8:	2300      	movs	r3, #0
 8002baa:	623b      	str	r3, [r7, #32]
          break;
 8002bac:	e000      	b.n	8002bb0 <HAL_GPIO_Init+0x130>
          break;
 8002bae:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002bb0:	69bb      	ldr	r3, [r7, #24]
 8002bb2:	2bff      	cmp	r3, #255	@ 0xff
 8002bb4:	d801      	bhi.n	8002bba <HAL_GPIO_Init+0x13a>
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	e001      	b.n	8002bbe <HAL_GPIO_Init+0x13e>
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	3304      	adds	r3, #4
 8002bbe:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002bc0:	69bb      	ldr	r3, [r7, #24]
 8002bc2:	2bff      	cmp	r3, #255	@ 0xff
 8002bc4:	d802      	bhi.n	8002bcc <HAL_GPIO_Init+0x14c>
 8002bc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bc8:	009b      	lsls	r3, r3, #2
 8002bca:	e002      	b.n	8002bd2 <HAL_GPIO_Init+0x152>
 8002bcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bce:	3b08      	subs	r3, #8
 8002bd0:	009b      	lsls	r3, r3, #2
 8002bd2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002bd4:	697b      	ldr	r3, [r7, #20]
 8002bd6:	681a      	ldr	r2, [r3, #0]
 8002bd8:	210f      	movs	r1, #15
 8002bda:	693b      	ldr	r3, [r7, #16]
 8002bdc:	fa01 f303 	lsl.w	r3, r1, r3
 8002be0:	43db      	mvns	r3, r3
 8002be2:	401a      	ands	r2, r3
 8002be4:	6a39      	ldr	r1, [r7, #32]
 8002be6:	693b      	ldr	r3, [r7, #16]
 8002be8:	fa01 f303 	lsl.w	r3, r1, r3
 8002bec:	431a      	orrs	r2, r3
 8002bee:	697b      	ldr	r3, [r7, #20]
 8002bf0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002bf2:	683b      	ldr	r3, [r7, #0]
 8002bf4:	685b      	ldr	r3, [r3, #4]
 8002bf6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	f000 80b1 	beq.w	8002d62 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002c00:	4b4d      	ldr	r3, [pc, #308]	@ (8002d38 <HAL_GPIO_Init+0x2b8>)
 8002c02:	699b      	ldr	r3, [r3, #24]
 8002c04:	4a4c      	ldr	r2, [pc, #304]	@ (8002d38 <HAL_GPIO_Init+0x2b8>)
 8002c06:	f043 0301 	orr.w	r3, r3, #1
 8002c0a:	6193      	str	r3, [r2, #24]
 8002c0c:	4b4a      	ldr	r3, [pc, #296]	@ (8002d38 <HAL_GPIO_Init+0x2b8>)
 8002c0e:	699b      	ldr	r3, [r3, #24]
 8002c10:	f003 0301 	and.w	r3, r3, #1
 8002c14:	60bb      	str	r3, [r7, #8]
 8002c16:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002c18:	4a48      	ldr	r2, [pc, #288]	@ (8002d3c <HAL_GPIO_Init+0x2bc>)
 8002c1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c1c:	089b      	lsrs	r3, r3, #2
 8002c1e:	3302      	adds	r3, #2
 8002c20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c24:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002c26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c28:	f003 0303 	and.w	r3, r3, #3
 8002c2c:	009b      	lsls	r3, r3, #2
 8002c2e:	220f      	movs	r2, #15
 8002c30:	fa02 f303 	lsl.w	r3, r2, r3
 8002c34:	43db      	mvns	r3, r3
 8002c36:	68fa      	ldr	r2, [r7, #12]
 8002c38:	4013      	ands	r3, r2
 8002c3a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	4a40      	ldr	r2, [pc, #256]	@ (8002d40 <HAL_GPIO_Init+0x2c0>)
 8002c40:	4293      	cmp	r3, r2
 8002c42:	d013      	beq.n	8002c6c <HAL_GPIO_Init+0x1ec>
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	4a3f      	ldr	r2, [pc, #252]	@ (8002d44 <HAL_GPIO_Init+0x2c4>)
 8002c48:	4293      	cmp	r3, r2
 8002c4a:	d00d      	beq.n	8002c68 <HAL_GPIO_Init+0x1e8>
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	4a3e      	ldr	r2, [pc, #248]	@ (8002d48 <HAL_GPIO_Init+0x2c8>)
 8002c50:	4293      	cmp	r3, r2
 8002c52:	d007      	beq.n	8002c64 <HAL_GPIO_Init+0x1e4>
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	4a3d      	ldr	r2, [pc, #244]	@ (8002d4c <HAL_GPIO_Init+0x2cc>)
 8002c58:	4293      	cmp	r3, r2
 8002c5a:	d101      	bne.n	8002c60 <HAL_GPIO_Init+0x1e0>
 8002c5c:	2303      	movs	r3, #3
 8002c5e:	e006      	b.n	8002c6e <HAL_GPIO_Init+0x1ee>
 8002c60:	2304      	movs	r3, #4
 8002c62:	e004      	b.n	8002c6e <HAL_GPIO_Init+0x1ee>
 8002c64:	2302      	movs	r3, #2
 8002c66:	e002      	b.n	8002c6e <HAL_GPIO_Init+0x1ee>
 8002c68:	2301      	movs	r3, #1
 8002c6a:	e000      	b.n	8002c6e <HAL_GPIO_Init+0x1ee>
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c70:	f002 0203 	and.w	r2, r2, #3
 8002c74:	0092      	lsls	r2, r2, #2
 8002c76:	4093      	lsls	r3, r2
 8002c78:	68fa      	ldr	r2, [r7, #12]
 8002c7a:	4313      	orrs	r3, r2
 8002c7c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002c7e:	492f      	ldr	r1, [pc, #188]	@ (8002d3c <HAL_GPIO_Init+0x2bc>)
 8002c80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c82:	089b      	lsrs	r3, r3, #2
 8002c84:	3302      	adds	r3, #2
 8002c86:	68fa      	ldr	r2, [r7, #12]
 8002c88:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002c8c:	683b      	ldr	r3, [r7, #0]
 8002c8e:	685b      	ldr	r3, [r3, #4]
 8002c90:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d006      	beq.n	8002ca6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002c98:	4b2d      	ldr	r3, [pc, #180]	@ (8002d50 <HAL_GPIO_Init+0x2d0>)
 8002c9a:	689a      	ldr	r2, [r3, #8]
 8002c9c:	492c      	ldr	r1, [pc, #176]	@ (8002d50 <HAL_GPIO_Init+0x2d0>)
 8002c9e:	69bb      	ldr	r3, [r7, #24]
 8002ca0:	4313      	orrs	r3, r2
 8002ca2:	608b      	str	r3, [r1, #8]
 8002ca4:	e006      	b.n	8002cb4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002ca6:	4b2a      	ldr	r3, [pc, #168]	@ (8002d50 <HAL_GPIO_Init+0x2d0>)
 8002ca8:	689a      	ldr	r2, [r3, #8]
 8002caa:	69bb      	ldr	r3, [r7, #24]
 8002cac:	43db      	mvns	r3, r3
 8002cae:	4928      	ldr	r1, [pc, #160]	@ (8002d50 <HAL_GPIO_Init+0x2d0>)
 8002cb0:	4013      	ands	r3, r2
 8002cb2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002cb4:	683b      	ldr	r3, [r7, #0]
 8002cb6:	685b      	ldr	r3, [r3, #4]
 8002cb8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d006      	beq.n	8002cce <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002cc0:	4b23      	ldr	r3, [pc, #140]	@ (8002d50 <HAL_GPIO_Init+0x2d0>)
 8002cc2:	68da      	ldr	r2, [r3, #12]
 8002cc4:	4922      	ldr	r1, [pc, #136]	@ (8002d50 <HAL_GPIO_Init+0x2d0>)
 8002cc6:	69bb      	ldr	r3, [r7, #24]
 8002cc8:	4313      	orrs	r3, r2
 8002cca:	60cb      	str	r3, [r1, #12]
 8002ccc:	e006      	b.n	8002cdc <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002cce:	4b20      	ldr	r3, [pc, #128]	@ (8002d50 <HAL_GPIO_Init+0x2d0>)
 8002cd0:	68da      	ldr	r2, [r3, #12]
 8002cd2:	69bb      	ldr	r3, [r7, #24]
 8002cd4:	43db      	mvns	r3, r3
 8002cd6:	491e      	ldr	r1, [pc, #120]	@ (8002d50 <HAL_GPIO_Init+0x2d0>)
 8002cd8:	4013      	ands	r3, r2
 8002cda:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002cdc:	683b      	ldr	r3, [r7, #0]
 8002cde:	685b      	ldr	r3, [r3, #4]
 8002ce0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d006      	beq.n	8002cf6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002ce8:	4b19      	ldr	r3, [pc, #100]	@ (8002d50 <HAL_GPIO_Init+0x2d0>)
 8002cea:	685a      	ldr	r2, [r3, #4]
 8002cec:	4918      	ldr	r1, [pc, #96]	@ (8002d50 <HAL_GPIO_Init+0x2d0>)
 8002cee:	69bb      	ldr	r3, [r7, #24]
 8002cf0:	4313      	orrs	r3, r2
 8002cf2:	604b      	str	r3, [r1, #4]
 8002cf4:	e006      	b.n	8002d04 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002cf6:	4b16      	ldr	r3, [pc, #88]	@ (8002d50 <HAL_GPIO_Init+0x2d0>)
 8002cf8:	685a      	ldr	r2, [r3, #4]
 8002cfa:	69bb      	ldr	r3, [r7, #24]
 8002cfc:	43db      	mvns	r3, r3
 8002cfe:	4914      	ldr	r1, [pc, #80]	@ (8002d50 <HAL_GPIO_Init+0x2d0>)
 8002d00:	4013      	ands	r3, r2
 8002d02:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002d04:	683b      	ldr	r3, [r7, #0]
 8002d06:	685b      	ldr	r3, [r3, #4]
 8002d08:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d021      	beq.n	8002d54 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002d10:	4b0f      	ldr	r3, [pc, #60]	@ (8002d50 <HAL_GPIO_Init+0x2d0>)
 8002d12:	681a      	ldr	r2, [r3, #0]
 8002d14:	490e      	ldr	r1, [pc, #56]	@ (8002d50 <HAL_GPIO_Init+0x2d0>)
 8002d16:	69bb      	ldr	r3, [r7, #24]
 8002d18:	4313      	orrs	r3, r2
 8002d1a:	600b      	str	r3, [r1, #0]
 8002d1c:	e021      	b.n	8002d62 <HAL_GPIO_Init+0x2e2>
 8002d1e:	bf00      	nop
 8002d20:	10320000 	.word	0x10320000
 8002d24:	10310000 	.word	0x10310000
 8002d28:	10220000 	.word	0x10220000
 8002d2c:	10210000 	.word	0x10210000
 8002d30:	10120000 	.word	0x10120000
 8002d34:	10110000 	.word	0x10110000
 8002d38:	40021000 	.word	0x40021000
 8002d3c:	40010000 	.word	0x40010000
 8002d40:	40010800 	.word	0x40010800
 8002d44:	40010c00 	.word	0x40010c00
 8002d48:	40011000 	.word	0x40011000
 8002d4c:	40011400 	.word	0x40011400
 8002d50:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002d54:	4b0b      	ldr	r3, [pc, #44]	@ (8002d84 <HAL_GPIO_Init+0x304>)
 8002d56:	681a      	ldr	r2, [r3, #0]
 8002d58:	69bb      	ldr	r3, [r7, #24]
 8002d5a:	43db      	mvns	r3, r3
 8002d5c:	4909      	ldr	r1, [pc, #36]	@ (8002d84 <HAL_GPIO_Init+0x304>)
 8002d5e:	4013      	ands	r3, r2
 8002d60:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002d62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d64:	3301      	adds	r3, #1
 8002d66:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002d68:	683b      	ldr	r3, [r7, #0]
 8002d6a:	681a      	ldr	r2, [r3, #0]
 8002d6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d6e:	fa22 f303 	lsr.w	r3, r2, r3
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	f47f ae8e 	bne.w	8002a94 <HAL_GPIO_Init+0x14>
  }
}
 8002d78:	bf00      	nop
 8002d7a:	bf00      	nop
 8002d7c:	372c      	adds	r7, #44	@ 0x2c
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	bc80      	pop	{r7}
 8002d82:	4770      	bx	lr
 8002d84:	40010400 	.word	0x40010400

08002d88 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d88:	b480      	push	{r7}
 8002d8a:	b083      	sub	sp, #12
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
 8002d90:	460b      	mov	r3, r1
 8002d92:	807b      	strh	r3, [r7, #2]
 8002d94:	4613      	mov	r3, r2
 8002d96:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002d98:	787b      	ldrb	r3, [r7, #1]
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d003      	beq.n	8002da6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002d9e:	887a      	ldrh	r2, [r7, #2]
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002da4:	e003      	b.n	8002dae <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002da6:	887b      	ldrh	r3, [r7, #2]
 8002da8:	041a      	lsls	r2, r3, #16
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	611a      	str	r2, [r3, #16]
}
 8002dae:	bf00      	nop
 8002db0:	370c      	adds	r7, #12
 8002db2:	46bd      	mov	sp, r7
 8002db4:	bc80      	pop	{r7}
 8002db6:	4770      	bx	lr

08002db8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b082      	sub	sp, #8
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	4603      	mov	r3, r0
 8002dc0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002dc2:	4b08      	ldr	r3, [pc, #32]	@ (8002de4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002dc4:	695a      	ldr	r2, [r3, #20]
 8002dc6:	88fb      	ldrh	r3, [r7, #6]
 8002dc8:	4013      	ands	r3, r2
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d006      	beq.n	8002ddc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002dce:	4a05      	ldr	r2, [pc, #20]	@ (8002de4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002dd0:	88fb      	ldrh	r3, [r7, #6]
 8002dd2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002dd4:	88fb      	ldrh	r3, [r7, #6]
 8002dd6:	4618      	mov	r0, r3
 8002dd8:	f7fd fa26 	bl	8000228 <HAL_GPIO_EXTI_Callback>
  }
}
 8002ddc:	bf00      	nop
 8002dde:	3708      	adds	r7, #8
 8002de0:	46bd      	mov	sp, r7
 8002de2:	bd80      	pop	{r7, pc}
 8002de4:	40010400 	.word	0x40010400

08002de8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	b086      	sub	sp, #24
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d101      	bne.n	8002dfa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002df6:	2301      	movs	r3, #1
 8002df8:	e272      	b.n	80032e0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	f003 0301 	and.w	r3, r3, #1
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	f000 8087 	beq.w	8002f16 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002e08:	4b92      	ldr	r3, [pc, #584]	@ (8003054 <HAL_RCC_OscConfig+0x26c>)
 8002e0a:	685b      	ldr	r3, [r3, #4]
 8002e0c:	f003 030c 	and.w	r3, r3, #12
 8002e10:	2b04      	cmp	r3, #4
 8002e12:	d00c      	beq.n	8002e2e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002e14:	4b8f      	ldr	r3, [pc, #572]	@ (8003054 <HAL_RCC_OscConfig+0x26c>)
 8002e16:	685b      	ldr	r3, [r3, #4]
 8002e18:	f003 030c 	and.w	r3, r3, #12
 8002e1c:	2b08      	cmp	r3, #8
 8002e1e:	d112      	bne.n	8002e46 <HAL_RCC_OscConfig+0x5e>
 8002e20:	4b8c      	ldr	r3, [pc, #560]	@ (8003054 <HAL_RCC_OscConfig+0x26c>)
 8002e22:	685b      	ldr	r3, [r3, #4]
 8002e24:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e28:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002e2c:	d10b      	bne.n	8002e46 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e2e:	4b89      	ldr	r3, [pc, #548]	@ (8003054 <HAL_RCC_OscConfig+0x26c>)
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d06c      	beq.n	8002f14 <HAL_RCC_OscConfig+0x12c>
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	685b      	ldr	r3, [r3, #4]
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d168      	bne.n	8002f14 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002e42:	2301      	movs	r3, #1
 8002e44:	e24c      	b.n	80032e0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	685b      	ldr	r3, [r3, #4]
 8002e4a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002e4e:	d106      	bne.n	8002e5e <HAL_RCC_OscConfig+0x76>
 8002e50:	4b80      	ldr	r3, [pc, #512]	@ (8003054 <HAL_RCC_OscConfig+0x26c>)
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	4a7f      	ldr	r2, [pc, #508]	@ (8003054 <HAL_RCC_OscConfig+0x26c>)
 8002e56:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e5a:	6013      	str	r3, [r2, #0]
 8002e5c:	e02e      	b.n	8002ebc <HAL_RCC_OscConfig+0xd4>
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	685b      	ldr	r3, [r3, #4]
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d10c      	bne.n	8002e80 <HAL_RCC_OscConfig+0x98>
 8002e66:	4b7b      	ldr	r3, [pc, #492]	@ (8003054 <HAL_RCC_OscConfig+0x26c>)
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	4a7a      	ldr	r2, [pc, #488]	@ (8003054 <HAL_RCC_OscConfig+0x26c>)
 8002e6c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002e70:	6013      	str	r3, [r2, #0]
 8002e72:	4b78      	ldr	r3, [pc, #480]	@ (8003054 <HAL_RCC_OscConfig+0x26c>)
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	4a77      	ldr	r2, [pc, #476]	@ (8003054 <HAL_RCC_OscConfig+0x26c>)
 8002e78:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002e7c:	6013      	str	r3, [r2, #0]
 8002e7e:	e01d      	b.n	8002ebc <HAL_RCC_OscConfig+0xd4>
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	685b      	ldr	r3, [r3, #4]
 8002e84:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002e88:	d10c      	bne.n	8002ea4 <HAL_RCC_OscConfig+0xbc>
 8002e8a:	4b72      	ldr	r3, [pc, #456]	@ (8003054 <HAL_RCC_OscConfig+0x26c>)
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	4a71      	ldr	r2, [pc, #452]	@ (8003054 <HAL_RCC_OscConfig+0x26c>)
 8002e90:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002e94:	6013      	str	r3, [r2, #0]
 8002e96:	4b6f      	ldr	r3, [pc, #444]	@ (8003054 <HAL_RCC_OscConfig+0x26c>)
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	4a6e      	ldr	r2, [pc, #440]	@ (8003054 <HAL_RCC_OscConfig+0x26c>)
 8002e9c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ea0:	6013      	str	r3, [r2, #0]
 8002ea2:	e00b      	b.n	8002ebc <HAL_RCC_OscConfig+0xd4>
 8002ea4:	4b6b      	ldr	r3, [pc, #428]	@ (8003054 <HAL_RCC_OscConfig+0x26c>)
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	4a6a      	ldr	r2, [pc, #424]	@ (8003054 <HAL_RCC_OscConfig+0x26c>)
 8002eaa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002eae:	6013      	str	r3, [r2, #0]
 8002eb0:	4b68      	ldr	r3, [pc, #416]	@ (8003054 <HAL_RCC_OscConfig+0x26c>)
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	4a67      	ldr	r2, [pc, #412]	@ (8003054 <HAL_RCC_OscConfig+0x26c>)
 8002eb6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002eba:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	685b      	ldr	r3, [r3, #4]
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d013      	beq.n	8002eec <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ec4:	f7fe fb3c 	bl	8001540 <HAL_GetTick>
 8002ec8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002eca:	e008      	b.n	8002ede <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ecc:	f7fe fb38 	bl	8001540 <HAL_GetTick>
 8002ed0:	4602      	mov	r2, r0
 8002ed2:	693b      	ldr	r3, [r7, #16]
 8002ed4:	1ad3      	subs	r3, r2, r3
 8002ed6:	2b64      	cmp	r3, #100	@ 0x64
 8002ed8:	d901      	bls.n	8002ede <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002eda:	2303      	movs	r3, #3
 8002edc:	e200      	b.n	80032e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ede:	4b5d      	ldr	r3, [pc, #372]	@ (8003054 <HAL_RCC_OscConfig+0x26c>)
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d0f0      	beq.n	8002ecc <HAL_RCC_OscConfig+0xe4>
 8002eea:	e014      	b.n	8002f16 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002eec:	f7fe fb28 	bl	8001540 <HAL_GetTick>
 8002ef0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ef2:	e008      	b.n	8002f06 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ef4:	f7fe fb24 	bl	8001540 <HAL_GetTick>
 8002ef8:	4602      	mov	r2, r0
 8002efa:	693b      	ldr	r3, [r7, #16]
 8002efc:	1ad3      	subs	r3, r2, r3
 8002efe:	2b64      	cmp	r3, #100	@ 0x64
 8002f00:	d901      	bls.n	8002f06 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002f02:	2303      	movs	r3, #3
 8002f04:	e1ec      	b.n	80032e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f06:	4b53      	ldr	r3, [pc, #332]	@ (8003054 <HAL_RCC_OscConfig+0x26c>)
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d1f0      	bne.n	8002ef4 <HAL_RCC_OscConfig+0x10c>
 8002f12:	e000      	b.n	8002f16 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f14:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f003 0302 	and.w	r3, r3, #2
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d063      	beq.n	8002fea <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002f22:	4b4c      	ldr	r3, [pc, #304]	@ (8003054 <HAL_RCC_OscConfig+0x26c>)
 8002f24:	685b      	ldr	r3, [r3, #4]
 8002f26:	f003 030c 	and.w	r3, r3, #12
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d00b      	beq.n	8002f46 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002f2e:	4b49      	ldr	r3, [pc, #292]	@ (8003054 <HAL_RCC_OscConfig+0x26c>)
 8002f30:	685b      	ldr	r3, [r3, #4]
 8002f32:	f003 030c 	and.w	r3, r3, #12
 8002f36:	2b08      	cmp	r3, #8
 8002f38:	d11c      	bne.n	8002f74 <HAL_RCC_OscConfig+0x18c>
 8002f3a:	4b46      	ldr	r3, [pc, #280]	@ (8003054 <HAL_RCC_OscConfig+0x26c>)
 8002f3c:	685b      	ldr	r3, [r3, #4]
 8002f3e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d116      	bne.n	8002f74 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f46:	4b43      	ldr	r3, [pc, #268]	@ (8003054 <HAL_RCC_OscConfig+0x26c>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f003 0302 	and.w	r3, r3, #2
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d005      	beq.n	8002f5e <HAL_RCC_OscConfig+0x176>
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	691b      	ldr	r3, [r3, #16]
 8002f56:	2b01      	cmp	r3, #1
 8002f58:	d001      	beq.n	8002f5e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002f5a:	2301      	movs	r3, #1
 8002f5c:	e1c0      	b.n	80032e0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f5e:	4b3d      	ldr	r3, [pc, #244]	@ (8003054 <HAL_RCC_OscConfig+0x26c>)
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	695b      	ldr	r3, [r3, #20]
 8002f6a:	00db      	lsls	r3, r3, #3
 8002f6c:	4939      	ldr	r1, [pc, #228]	@ (8003054 <HAL_RCC_OscConfig+0x26c>)
 8002f6e:	4313      	orrs	r3, r2
 8002f70:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f72:	e03a      	b.n	8002fea <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	691b      	ldr	r3, [r3, #16]
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d020      	beq.n	8002fbe <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002f7c:	4b36      	ldr	r3, [pc, #216]	@ (8003058 <HAL_RCC_OscConfig+0x270>)
 8002f7e:	2201      	movs	r2, #1
 8002f80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f82:	f7fe fadd 	bl	8001540 <HAL_GetTick>
 8002f86:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f88:	e008      	b.n	8002f9c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f8a:	f7fe fad9 	bl	8001540 <HAL_GetTick>
 8002f8e:	4602      	mov	r2, r0
 8002f90:	693b      	ldr	r3, [r7, #16]
 8002f92:	1ad3      	subs	r3, r2, r3
 8002f94:	2b02      	cmp	r3, #2
 8002f96:	d901      	bls.n	8002f9c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002f98:	2303      	movs	r3, #3
 8002f9a:	e1a1      	b.n	80032e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f9c:	4b2d      	ldr	r3, [pc, #180]	@ (8003054 <HAL_RCC_OscConfig+0x26c>)
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f003 0302 	and.w	r3, r3, #2
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d0f0      	beq.n	8002f8a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fa8:	4b2a      	ldr	r3, [pc, #168]	@ (8003054 <HAL_RCC_OscConfig+0x26c>)
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	695b      	ldr	r3, [r3, #20]
 8002fb4:	00db      	lsls	r3, r3, #3
 8002fb6:	4927      	ldr	r1, [pc, #156]	@ (8003054 <HAL_RCC_OscConfig+0x26c>)
 8002fb8:	4313      	orrs	r3, r2
 8002fba:	600b      	str	r3, [r1, #0]
 8002fbc:	e015      	b.n	8002fea <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002fbe:	4b26      	ldr	r3, [pc, #152]	@ (8003058 <HAL_RCC_OscConfig+0x270>)
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fc4:	f7fe fabc 	bl	8001540 <HAL_GetTick>
 8002fc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002fca:	e008      	b.n	8002fde <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002fcc:	f7fe fab8 	bl	8001540 <HAL_GetTick>
 8002fd0:	4602      	mov	r2, r0
 8002fd2:	693b      	ldr	r3, [r7, #16]
 8002fd4:	1ad3      	subs	r3, r2, r3
 8002fd6:	2b02      	cmp	r3, #2
 8002fd8:	d901      	bls.n	8002fde <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002fda:	2303      	movs	r3, #3
 8002fdc:	e180      	b.n	80032e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002fde:	4b1d      	ldr	r3, [pc, #116]	@ (8003054 <HAL_RCC_OscConfig+0x26c>)
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f003 0302 	and.w	r3, r3, #2
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d1f0      	bne.n	8002fcc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f003 0308 	and.w	r3, r3, #8
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d03a      	beq.n	800306c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	699b      	ldr	r3, [r3, #24]
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d019      	beq.n	8003032 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002ffe:	4b17      	ldr	r3, [pc, #92]	@ (800305c <HAL_RCC_OscConfig+0x274>)
 8003000:	2201      	movs	r2, #1
 8003002:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003004:	f7fe fa9c 	bl	8001540 <HAL_GetTick>
 8003008:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800300a:	e008      	b.n	800301e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800300c:	f7fe fa98 	bl	8001540 <HAL_GetTick>
 8003010:	4602      	mov	r2, r0
 8003012:	693b      	ldr	r3, [r7, #16]
 8003014:	1ad3      	subs	r3, r2, r3
 8003016:	2b02      	cmp	r3, #2
 8003018:	d901      	bls.n	800301e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800301a:	2303      	movs	r3, #3
 800301c:	e160      	b.n	80032e0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800301e:	4b0d      	ldr	r3, [pc, #52]	@ (8003054 <HAL_RCC_OscConfig+0x26c>)
 8003020:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003022:	f003 0302 	and.w	r3, r3, #2
 8003026:	2b00      	cmp	r3, #0
 8003028:	d0f0      	beq.n	800300c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800302a:	2001      	movs	r0, #1
 800302c:	f000 face 	bl	80035cc <RCC_Delay>
 8003030:	e01c      	b.n	800306c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003032:	4b0a      	ldr	r3, [pc, #40]	@ (800305c <HAL_RCC_OscConfig+0x274>)
 8003034:	2200      	movs	r2, #0
 8003036:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003038:	f7fe fa82 	bl	8001540 <HAL_GetTick>
 800303c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800303e:	e00f      	b.n	8003060 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003040:	f7fe fa7e 	bl	8001540 <HAL_GetTick>
 8003044:	4602      	mov	r2, r0
 8003046:	693b      	ldr	r3, [r7, #16]
 8003048:	1ad3      	subs	r3, r2, r3
 800304a:	2b02      	cmp	r3, #2
 800304c:	d908      	bls.n	8003060 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800304e:	2303      	movs	r3, #3
 8003050:	e146      	b.n	80032e0 <HAL_RCC_OscConfig+0x4f8>
 8003052:	bf00      	nop
 8003054:	40021000 	.word	0x40021000
 8003058:	42420000 	.word	0x42420000
 800305c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003060:	4b92      	ldr	r3, [pc, #584]	@ (80032ac <HAL_RCC_OscConfig+0x4c4>)
 8003062:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003064:	f003 0302 	and.w	r3, r3, #2
 8003068:	2b00      	cmp	r3, #0
 800306a:	d1e9      	bne.n	8003040 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	f003 0304 	and.w	r3, r3, #4
 8003074:	2b00      	cmp	r3, #0
 8003076:	f000 80a6 	beq.w	80031c6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800307a:	2300      	movs	r3, #0
 800307c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800307e:	4b8b      	ldr	r3, [pc, #556]	@ (80032ac <HAL_RCC_OscConfig+0x4c4>)
 8003080:	69db      	ldr	r3, [r3, #28]
 8003082:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003086:	2b00      	cmp	r3, #0
 8003088:	d10d      	bne.n	80030a6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800308a:	4b88      	ldr	r3, [pc, #544]	@ (80032ac <HAL_RCC_OscConfig+0x4c4>)
 800308c:	69db      	ldr	r3, [r3, #28]
 800308e:	4a87      	ldr	r2, [pc, #540]	@ (80032ac <HAL_RCC_OscConfig+0x4c4>)
 8003090:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003094:	61d3      	str	r3, [r2, #28]
 8003096:	4b85      	ldr	r3, [pc, #532]	@ (80032ac <HAL_RCC_OscConfig+0x4c4>)
 8003098:	69db      	ldr	r3, [r3, #28]
 800309a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800309e:	60bb      	str	r3, [r7, #8]
 80030a0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80030a2:	2301      	movs	r3, #1
 80030a4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030a6:	4b82      	ldr	r3, [pc, #520]	@ (80032b0 <HAL_RCC_OscConfig+0x4c8>)
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d118      	bne.n	80030e4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80030b2:	4b7f      	ldr	r3, [pc, #508]	@ (80032b0 <HAL_RCC_OscConfig+0x4c8>)
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	4a7e      	ldr	r2, [pc, #504]	@ (80032b0 <HAL_RCC_OscConfig+0x4c8>)
 80030b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80030bc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80030be:	f7fe fa3f 	bl	8001540 <HAL_GetTick>
 80030c2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030c4:	e008      	b.n	80030d8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80030c6:	f7fe fa3b 	bl	8001540 <HAL_GetTick>
 80030ca:	4602      	mov	r2, r0
 80030cc:	693b      	ldr	r3, [r7, #16]
 80030ce:	1ad3      	subs	r3, r2, r3
 80030d0:	2b64      	cmp	r3, #100	@ 0x64
 80030d2:	d901      	bls.n	80030d8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80030d4:	2303      	movs	r3, #3
 80030d6:	e103      	b.n	80032e0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030d8:	4b75      	ldr	r3, [pc, #468]	@ (80032b0 <HAL_RCC_OscConfig+0x4c8>)
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d0f0      	beq.n	80030c6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	68db      	ldr	r3, [r3, #12]
 80030e8:	2b01      	cmp	r3, #1
 80030ea:	d106      	bne.n	80030fa <HAL_RCC_OscConfig+0x312>
 80030ec:	4b6f      	ldr	r3, [pc, #444]	@ (80032ac <HAL_RCC_OscConfig+0x4c4>)
 80030ee:	6a1b      	ldr	r3, [r3, #32]
 80030f0:	4a6e      	ldr	r2, [pc, #440]	@ (80032ac <HAL_RCC_OscConfig+0x4c4>)
 80030f2:	f043 0301 	orr.w	r3, r3, #1
 80030f6:	6213      	str	r3, [r2, #32]
 80030f8:	e02d      	b.n	8003156 <HAL_RCC_OscConfig+0x36e>
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	68db      	ldr	r3, [r3, #12]
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d10c      	bne.n	800311c <HAL_RCC_OscConfig+0x334>
 8003102:	4b6a      	ldr	r3, [pc, #424]	@ (80032ac <HAL_RCC_OscConfig+0x4c4>)
 8003104:	6a1b      	ldr	r3, [r3, #32]
 8003106:	4a69      	ldr	r2, [pc, #420]	@ (80032ac <HAL_RCC_OscConfig+0x4c4>)
 8003108:	f023 0301 	bic.w	r3, r3, #1
 800310c:	6213      	str	r3, [r2, #32]
 800310e:	4b67      	ldr	r3, [pc, #412]	@ (80032ac <HAL_RCC_OscConfig+0x4c4>)
 8003110:	6a1b      	ldr	r3, [r3, #32]
 8003112:	4a66      	ldr	r2, [pc, #408]	@ (80032ac <HAL_RCC_OscConfig+0x4c4>)
 8003114:	f023 0304 	bic.w	r3, r3, #4
 8003118:	6213      	str	r3, [r2, #32]
 800311a:	e01c      	b.n	8003156 <HAL_RCC_OscConfig+0x36e>
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	68db      	ldr	r3, [r3, #12]
 8003120:	2b05      	cmp	r3, #5
 8003122:	d10c      	bne.n	800313e <HAL_RCC_OscConfig+0x356>
 8003124:	4b61      	ldr	r3, [pc, #388]	@ (80032ac <HAL_RCC_OscConfig+0x4c4>)
 8003126:	6a1b      	ldr	r3, [r3, #32]
 8003128:	4a60      	ldr	r2, [pc, #384]	@ (80032ac <HAL_RCC_OscConfig+0x4c4>)
 800312a:	f043 0304 	orr.w	r3, r3, #4
 800312e:	6213      	str	r3, [r2, #32]
 8003130:	4b5e      	ldr	r3, [pc, #376]	@ (80032ac <HAL_RCC_OscConfig+0x4c4>)
 8003132:	6a1b      	ldr	r3, [r3, #32]
 8003134:	4a5d      	ldr	r2, [pc, #372]	@ (80032ac <HAL_RCC_OscConfig+0x4c4>)
 8003136:	f043 0301 	orr.w	r3, r3, #1
 800313a:	6213      	str	r3, [r2, #32]
 800313c:	e00b      	b.n	8003156 <HAL_RCC_OscConfig+0x36e>
 800313e:	4b5b      	ldr	r3, [pc, #364]	@ (80032ac <HAL_RCC_OscConfig+0x4c4>)
 8003140:	6a1b      	ldr	r3, [r3, #32]
 8003142:	4a5a      	ldr	r2, [pc, #360]	@ (80032ac <HAL_RCC_OscConfig+0x4c4>)
 8003144:	f023 0301 	bic.w	r3, r3, #1
 8003148:	6213      	str	r3, [r2, #32]
 800314a:	4b58      	ldr	r3, [pc, #352]	@ (80032ac <HAL_RCC_OscConfig+0x4c4>)
 800314c:	6a1b      	ldr	r3, [r3, #32]
 800314e:	4a57      	ldr	r2, [pc, #348]	@ (80032ac <HAL_RCC_OscConfig+0x4c4>)
 8003150:	f023 0304 	bic.w	r3, r3, #4
 8003154:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	68db      	ldr	r3, [r3, #12]
 800315a:	2b00      	cmp	r3, #0
 800315c:	d015      	beq.n	800318a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800315e:	f7fe f9ef 	bl	8001540 <HAL_GetTick>
 8003162:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003164:	e00a      	b.n	800317c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003166:	f7fe f9eb 	bl	8001540 <HAL_GetTick>
 800316a:	4602      	mov	r2, r0
 800316c:	693b      	ldr	r3, [r7, #16]
 800316e:	1ad3      	subs	r3, r2, r3
 8003170:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003174:	4293      	cmp	r3, r2
 8003176:	d901      	bls.n	800317c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003178:	2303      	movs	r3, #3
 800317a:	e0b1      	b.n	80032e0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800317c:	4b4b      	ldr	r3, [pc, #300]	@ (80032ac <HAL_RCC_OscConfig+0x4c4>)
 800317e:	6a1b      	ldr	r3, [r3, #32]
 8003180:	f003 0302 	and.w	r3, r3, #2
 8003184:	2b00      	cmp	r3, #0
 8003186:	d0ee      	beq.n	8003166 <HAL_RCC_OscConfig+0x37e>
 8003188:	e014      	b.n	80031b4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800318a:	f7fe f9d9 	bl	8001540 <HAL_GetTick>
 800318e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003190:	e00a      	b.n	80031a8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003192:	f7fe f9d5 	bl	8001540 <HAL_GetTick>
 8003196:	4602      	mov	r2, r0
 8003198:	693b      	ldr	r3, [r7, #16]
 800319a:	1ad3      	subs	r3, r2, r3
 800319c:	f241 3288 	movw	r2, #5000	@ 0x1388
 80031a0:	4293      	cmp	r3, r2
 80031a2:	d901      	bls.n	80031a8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80031a4:	2303      	movs	r3, #3
 80031a6:	e09b      	b.n	80032e0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80031a8:	4b40      	ldr	r3, [pc, #256]	@ (80032ac <HAL_RCC_OscConfig+0x4c4>)
 80031aa:	6a1b      	ldr	r3, [r3, #32]
 80031ac:	f003 0302 	and.w	r3, r3, #2
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d1ee      	bne.n	8003192 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80031b4:	7dfb      	ldrb	r3, [r7, #23]
 80031b6:	2b01      	cmp	r3, #1
 80031b8:	d105      	bne.n	80031c6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80031ba:	4b3c      	ldr	r3, [pc, #240]	@ (80032ac <HAL_RCC_OscConfig+0x4c4>)
 80031bc:	69db      	ldr	r3, [r3, #28]
 80031be:	4a3b      	ldr	r2, [pc, #236]	@ (80032ac <HAL_RCC_OscConfig+0x4c4>)
 80031c0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80031c4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	69db      	ldr	r3, [r3, #28]
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	f000 8087 	beq.w	80032de <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80031d0:	4b36      	ldr	r3, [pc, #216]	@ (80032ac <HAL_RCC_OscConfig+0x4c4>)
 80031d2:	685b      	ldr	r3, [r3, #4]
 80031d4:	f003 030c 	and.w	r3, r3, #12
 80031d8:	2b08      	cmp	r3, #8
 80031da:	d061      	beq.n	80032a0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	69db      	ldr	r3, [r3, #28]
 80031e0:	2b02      	cmp	r3, #2
 80031e2:	d146      	bne.n	8003272 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80031e4:	4b33      	ldr	r3, [pc, #204]	@ (80032b4 <HAL_RCC_OscConfig+0x4cc>)
 80031e6:	2200      	movs	r2, #0
 80031e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031ea:	f7fe f9a9 	bl	8001540 <HAL_GetTick>
 80031ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80031f0:	e008      	b.n	8003204 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031f2:	f7fe f9a5 	bl	8001540 <HAL_GetTick>
 80031f6:	4602      	mov	r2, r0
 80031f8:	693b      	ldr	r3, [r7, #16]
 80031fa:	1ad3      	subs	r3, r2, r3
 80031fc:	2b02      	cmp	r3, #2
 80031fe:	d901      	bls.n	8003204 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003200:	2303      	movs	r3, #3
 8003202:	e06d      	b.n	80032e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003204:	4b29      	ldr	r3, [pc, #164]	@ (80032ac <HAL_RCC_OscConfig+0x4c4>)
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800320c:	2b00      	cmp	r3, #0
 800320e:	d1f0      	bne.n	80031f2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	6a1b      	ldr	r3, [r3, #32]
 8003214:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003218:	d108      	bne.n	800322c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800321a:	4b24      	ldr	r3, [pc, #144]	@ (80032ac <HAL_RCC_OscConfig+0x4c4>)
 800321c:	685b      	ldr	r3, [r3, #4]
 800321e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	689b      	ldr	r3, [r3, #8]
 8003226:	4921      	ldr	r1, [pc, #132]	@ (80032ac <HAL_RCC_OscConfig+0x4c4>)
 8003228:	4313      	orrs	r3, r2
 800322a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800322c:	4b1f      	ldr	r3, [pc, #124]	@ (80032ac <HAL_RCC_OscConfig+0x4c4>)
 800322e:	685b      	ldr	r3, [r3, #4]
 8003230:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	6a19      	ldr	r1, [r3, #32]
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800323c:	430b      	orrs	r3, r1
 800323e:	491b      	ldr	r1, [pc, #108]	@ (80032ac <HAL_RCC_OscConfig+0x4c4>)
 8003240:	4313      	orrs	r3, r2
 8003242:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003244:	4b1b      	ldr	r3, [pc, #108]	@ (80032b4 <HAL_RCC_OscConfig+0x4cc>)
 8003246:	2201      	movs	r2, #1
 8003248:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800324a:	f7fe f979 	bl	8001540 <HAL_GetTick>
 800324e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003250:	e008      	b.n	8003264 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003252:	f7fe f975 	bl	8001540 <HAL_GetTick>
 8003256:	4602      	mov	r2, r0
 8003258:	693b      	ldr	r3, [r7, #16]
 800325a:	1ad3      	subs	r3, r2, r3
 800325c:	2b02      	cmp	r3, #2
 800325e:	d901      	bls.n	8003264 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003260:	2303      	movs	r3, #3
 8003262:	e03d      	b.n	80032e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003264:	4b11      	ldr	r3, [pc, #68]	@ (80032ac <HAL_RCC_OscConfig+0x4c4>)
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800326c:	2b00      	cmp	r3, #0
 800326e:	d0f0      	beq.n	8003252 <HAL_RCC_OscConfig+0x46a>
 8003270:	e035      	b.n	80032de <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003272:	4b10      	ldr	r3, [pc, #64]	@ (80032b4 <HAL_RCC_OscConfig+0x4cc>)
 8003274:	2200      	movs	r2, #0
 8003276:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003278:	f7fe f962 	bl	8001540 <HAL_GetTick>
 800327c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800327e:	e008      	b.n	8003292 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003280:	f7fe f95e 	bl	8001540 <HAL_GetTick>
 8003284:	4602      	mov	r2, r0
 8003286:	693b      	ldr	r3, [r7, #16]
 8003288:	1ad3      	subs	r3, r2, r3
 800328a:	2b02      	cmp	r3, #2
 800328c:	d901      	bls.n	8003292 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800328e:	2303      	movs	r3, #3
 8003290:	e026      	b.n	80032e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003292:	4b06      	ldr	r3, [pc, #24]	@ (80032ac <HAL_RCC_OscConfig+0x4c4>)
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800329a:	2b00      	cmp	r3, #0
 800329c:	d1f0      	bne.n	8003280 <HAL_RCC_OscConfig+0x498>
 800329e:	e01e      	b.n	80032de <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	69db      	ldr	r3, [r3, #28]
 80032a4:	2b01      	cmp	r3, #1
 80032a6:	d107      	bne.n	80032b8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80032a8:	2301      	movs	r3, #1
 80032aa:	e019      	b.n	80032e0 <HAL_RCC_OscConfig+0x4f8>
 80032ac:	40021000 	.word	0x40021000
 80032b0:	40007000 	.word	0x40007000
 80032b4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80032b8:	4b0b      	ldr	r3, [pc, #44]	@ (80032e8 <HAL_RCC_OscConfig+0x500>)
 80032ba:	685b      	ldr	r3, [r3, #4]
 80032bc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	6a1b      	ldr	r3, [r3, #32]
 80032c8:	429a      	cmp	r2, r3
 80032ca:	d106      	bne.n	80032da <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80032d6:	429a      	cmp	r2, r3
 80032d8:	d001      	beq.n	80032de <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80032da:	2301      	movs	r3, #1
 80032dc:	e000      	b.n	80032e0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80032de:	2300      	movs	r3, #0
}
 80032e0:	4618      	mov	r0, r3
 80032e2:	3718      	adds	r7, #24
 80032e4:	46bd      	mov	sp, r7
 80032e6:	bd80      	pop	{r7, pc}
 80032e8:	40021000 	.word	0x40021000

080032ec <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80032ec:	b580      	push	{r7, lr}
 80032ee:	b084      	sub	sp, #16
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	6078      	str	r0, [r7, #4]
 80032f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d101      	bne.n	8003300 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80032fc:	2301      	movs	r3, #1
 80032fe:	e0d0      	b.n	80034a2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003300:	4b6a      	ldr	r3, [pc, #424]	@ (80034ac <HAL_RCC_ClockConfig+0x1c0>)
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f003 0307 	and.w	r3, r3, #7
 8003308:	683a      	ldr	r2, [r7, #0]
 800330a:	429a      	cmp	r2, r3
 800330c:	d910      	bls.n	8003330 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800330e:	4b67      	ldr	r3, [pc, #412]	@ (80034ac <HAL_RCC_ClockConfig+0x1c0>)
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f023 0207 	bic.w	r2, r3, #7
 8003316:	4965      	ldr	r1, [pc, #404]	@ (80034ac <HAL_RCC_ClockConfig+0x1c0>)
 8003318:	683b      	ldr	r3, [r7, #0]
 800331a:	4313      	orrs	r3, r2
 800331c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800331e:	4b63      	ldr	r3, [pc, #396]	@ (80034ac <HAL_RCC_ClockConfig+0x1c0>)
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	f003 0307 	and.w	r3, r3, #7
 8003326:	683a      	ldr	r2, [r7, #0]
 8003328:	429a      	cmp	r2, r3
 800332a:	d001      	beq.n	8003330 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800332c:	2301      	movs	r3, #1
 800332e:	e0b8      	b.n	80034a2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f003 0302 	and.w	r3, r3, #2
 8003338:	2b00      	cmp	r3, #0
 800333a:	d020      	beq.n	800337e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f003 0304 	and.w	r3, r3, #4
 8003344:	2b00      	cmp	r3, #0
 8003346:	d005      	beq.n	8003354 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003348:	4b59      	ldr	r3, [pc, #356]	@ (80034b0 <HAL_RCC_ClockConfig+0x1c4>)
 800334a:	685b      	ldr	r3, [r3, #4]
 800334c:	4a58      	ldr	r2, [pc, #352]	@ (80034b0 <HAL_RCC_ClockConfig+0x1c4>)
 800334e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003352:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f003 0308 	and.w	r3, r3, #8
 800335c:	2b00      	cmp	r3, #0
 800335e:	d005      	beq.n	800336c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003360:	4b53      	ldr	r3, [pc, #332]	@ (80034b0 <HAL_RCC_ClockConfig+0x1c4>)
 8003362:	685b      	ldr	r3, [r3, #4]
 8003364:	4a52      	ldr	r2, [pc, #328]	@ (80034b0 <HAL_RCC_ClockConfig+0x1c4>)
 8003366:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800336a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800336c:	4b50      	ldr	r3, [pc, #320]	@ (80034b0 <HAL_RCC_ClockConfig+0x1c4>)
 800336e:	685b      	ldr	r3, [r3, #4]
 8003370:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	689b      	ldr	r3, [r3, #8]
 8003378:	494d      	ldr	r1, [pc, #308]	@ (80034b0 <HAL_RCC_ClockConfig+0x1c4>)
 800337a:	4313      	orrs	r3, r2
 800337c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f003 0301 	and.w	r3, r3, #1
 8003386:	2b00      	cmp	r3, #0
 8003388:	d040      	beq.n	800340c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	685b      	ldr	r3, [r3, #4]
 800338e:	2b01      	cmp	r3, #1
 8003390:	d107      	bne.n	80033a2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003392:	4b47      	ldr	r3, [pc, #284]	@ (80034b0 <HAL_RCC_ClockConfig+0x1c4>)
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800339a:	2b00      	cmp	r3, #0
 800339c:	d115      	bne.n	80033ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800339e:	2301      	movs	r3, #1
 80033a0:	e07f      	b.n	80034a2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	685b      	ldr	r3, [r3, #4]
 80033a6:	2b02      	cmp	r3, #2
 80033a8:	d107      	bne.n	80033ba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80033aa:	4b41      	ldr	r3, [pc, #260]	@ (80034b0 <HAL_RCC_ClockConfig+0x1c4>)
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d109      	bne.n	80033ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80033b6:	2301      	movs	r3, #1
 80033b8:	e073      	b.n	80034a2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80033ba:	4b3d      	ldr	r3, [pc, #244]	@ (80034b0 <HAL_RCC_ClockConfig+0x1c4>)
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f003 0302 	and.w	r3, r3, #2
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d101      	bne.n	80033ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80033c6:	2301      	movs	r3, #1
 80033c8:	e06b      	b.n	80034a2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80033ca:	4b39      	ldr	r3, [pc, #228]	@ (80034b0 <HAL_RCC_ClockConfig+0x1c4>)
 80033cc:	685b      	ldr	r3, [r3, #4]
 80033ce:	f023 0203 	bic.w	r2, r3, #3
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	685b      	ldr	r3, [r3, #4]
 80033d6:	4936      	ldr	r1, [pc, #216]	@ (80034b0 <HAL_RCC_ClockConfig+0x1c4>)
 80033d8:	4313      	orrs	r3, r2
 80033da:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80033dc:	f7fe f8b0 	bl	8001540 <HAL_GetTick>
 80033e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033e2:	e00a      	b.n	80033fa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80033e4:	f7fe f8ac 	bl	8001540 <HAL_GetTick>
 80033e8:	4602      	mov	r2, r0
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	1ad3      	subs	r3, r2, r3
 80033ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033f2:	4293      	cmp	r3, r2
 80033f4:	d901      	bls.n	80033fa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80033f6:	2303      	movs	r3, #3
 80033f8:	e053      	b.n	80034a2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033fa:	4b2d      	ldr	r3, [pc, #180]	@ (80034b0 <HAL_RCC_ClockConfig+0x1c4>)
 80033fc:	685b      	ldr	r3, [r3, #4]
 80033fe:	f003 020c 	and.w	r2, r3, #12
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	685b      	ldr	r3, [r3, #4]
 8003406:	009b      	lsls	r3, r3, #2
 8003408:	429a      	cmp	r2, r3
 800340a:	d1eb      	bne.n	80033e4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800340c:	4b27      	ldr	r3, [pc, #156]	@ (80034ac <HAL_RCC_ClockConfig+0x1c0>)
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f003 0307 	and.w	r3, r3, #7
 8003414:	683a      	ldr	r2, [r7, #0]
 8003416:	429a      	cmp	r2, r3
 8003418:	d210      	bcs.n	800343c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800341a:	4b24      	ldr	r3, [pc, #144]	@ (80034ac <HAL_RCC_ClockConfig+0x1c0>)
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f023 0207 	bic.w	r2, r3, #7
 8003422:	4922      	ldr	r1, [pc, #136]	@ (80034ac <HAL_RCC_ClockConfig+0x1c0>)
 8003424:	683b      	ldr	r3, [r7, #0]
 8003426:	4313      	orrs	r3, r2
 8003428:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800342a:	4b20      	ldr	r3, [pc, #128]	@ (80034ac <HAL_RCC_ClockConfig+0x1c0>)
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f003 0307 	and.w	r3, r3, #7
 8003432:	683a      	ldr	r2, [r7, #0]
 8003434:	429a      	cmp	r2, r3
 8003436:	d001      	beq.n	800343c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003438:	2301      	movs	r3, #1
 800343a:	e032      	b.n	80034a2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f003 0304 	and.w	r3, r3, #4
 8003444:	2b00      	cmp	r3, #0
 8003446:	d008      	beq.n	800345a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003448:	4b19      	ldr	r3, [pc, #100]	@ (80034b0 <HAL_RCC_ClockConfig+0x1c4>)
 800344a:	685b      	ldr	r3, [r3, #4]
 800344c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	68db      	ldr	r3, [r3, #12]
 8003454:	4916      	ldr	r1, [pc, #88]	@ (80034b0 <HAL_RCC_ClockConfig+0x1c4>)
 8003456:	4313      	orrs	r3, r2
 8003458:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	f003 0308 	and.w	r3, r3, #8
 8003462:	2b00      	cmp	r3, #0
 8003464:	d009      	beq.n	800347a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003466:	4b12      	ldr	r3, [pc, #72]	@ (80034b0 <HAL_RCC_ClockConfig+0x1c4>)
 8003468:	685b      	ldr	r3, [r3, #4]
 800346a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	691b      	ldr	r3, [r3, #16]
 8003472:	00db      	lsls	r3, r3, #3
 8003474:	490e      	ldr	r1, [pc, #56]	@ (80034b0 <HAL_RCC_ClockConfig+0x1c4>)
 8003476:	4313      	orrs	r3, r2
 8003478:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800347a:	f000 f821 	bl	80034c0 <HAL_RCC_GetSysClockFreq>
 800347e:	4602      	mov	r2, r0
 8003480:	4b0b      	ldr	r3, [pc, #44]	@ (80034b0 <HAL_RCC_ClockConfig+0x1c4>)
 8003482:	685b      	ldr	r3, [r3, #4]
 8003484:	091b      	lsrs	r3, r3, #4
 8003486:	f003 030f 	and.w	r3, r3, #15
 800348a:	490a      	ldr	r1, [pc, #40]	@ (80034b4 <HAL_RCC_ClockConfig+0x1c8>)
 800348c:	5ccb      	ldrb	r3, [r1, r3]
 800348e:	fa22 f303 	lsr.w	r3, r2, r3
 8003492:	4a09      	ldr	r2, [pc, #36]	@ (80034b8 <HAL_RCC_ClockConfig+0x1cc>)
 8003494:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003496:	4b09      	ldr	r3, [pc, #36]	@ (80034bc <HAL_RCC_ClockConfig+0x1d0>)
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	4618      	mov	r0, r3
 800349c:	f7fe f80e 	bl	80014bc <HAL_InitTick>

  return HAL_OK;
 80034a0:	2300      	movs	r3, #0
}
 80034a2:	4618      	mov	r0, r3
 80034a4:	3710      	adds	r7, #16
 80034a6:	46bd      	mov	sp, r7
 80034a8:	bd80      	pop	{r7, pc}
 80034aa:	bf00      	nop
 80034ac:	40022000 	.word	0x40022000
 80034b0:	40021000 	.word	0x40021000
 80034b4:	0800785c 	.word	0x0800785c
 80034b8:	20000004 	.word	0x20000004
 80034bc:	20000008 	.word	0x20000008

080034c0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80034c0:	b480      	push	{r7}
 80034c2:	b087      	sub	sp, #28
 80034c4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80034c6:	2300      	movs	r3, #0
 80034c8:	60fb      	str	r3, [r7, #12]
 80034ca:	2300      	movs	r3, #0
 80034cc:	60bb      	str	r3, [r7, #8]
 80034ce:	2300      	movs	r3, #0
 80034d0:	617b      	str	r3, [r7, #20]
 80034d2:	2300      	movs	r3, #0
 80034d4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80034d6:	2300      	movs	r3, #0
 80034d8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80034da:	4b1e      	ldr	r3, [pc, #120]	@ (8003554 <HAL_RCC_GetSysClockFreq+0x94>)
 80034dc:	685b      	ldr	r3, [r3, #4]
 80034de:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	f003 030c 	and.w	r3, r3, #12
 80034e6:	2b04      	cmp	r3, #4
 80034e8:	d002      	beq.n	80034f0 <HAL_RCC_GetSysClockFreq+0x30>
 80034ea:	2b08      	cmp	r3, #8
 80034ec:	d003      	beq.n	80034f6 <HAL_RCC_GetSysClockFreq+0x36>
 80034ee:	e027      	b.n	8003540 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80034f0:	4b19      	ldr	r3, [pc, #100]	@ (8003558 <HAL_RCC_GetSysClockFreq+0x98>)
 80034f2:	613b      	str	r3, [r7, #16]
      break;
 80034f4:	e027      	b.n	8003546 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	0c9b      	lsrs	r3, r3, #18
 80034fa:	f003 030f 	and.w	r3, r3, #15
 80034fe:	4a17      	ldr	r2, [pc, #92]	@ (800355c <HAL_RCC_GetSysClockFreq+0x9c>)
 8003500:	5cd3      	ldrb	r3, [r2, r3]
 8003502:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800350a:	2b00      	cmp	r3, #0
 800350c:	d010      	beq.n	8003530 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800350e:	4b11      	ldr	r3, [pc, #68]	@ (8003554 <HAL_RCC_GetSysClockFreq+0x94>)
 8003510:	685b      	ldr	r3, [r3, #4]
 8003512:	0c5b      	lsrs	r3, r3, #17
 8003514:	f003 0301 	and.w	r3, r3, #1
 8003518:	4a11      	ldr	r2, [pc, #68]	@ (8003560 <HAL_RCC_GetSysClockFreq+0xa0>)
 800351a:	5cd3      	ldrb	r3, [r2, r3]
 800351c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	4a0d      	ldr	r2, [pc, #52]	@ (8003558 <HAL_RCC_GetSysClockFreq+0x98>)
 8003522:	fb03 f202 	mul.w	r2, r3, r2
 8003526:	68bb      	ldr	r3, [r7, #8]
 8003528:	fbb2 f3f3 	udiv	r3, r2, r3
 800352c:	617b      	str	r3, [r7, #20]
 800352e:	e004      	b.n	800353a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	4a0c      	ldr	r2, [pc, #48]	@ (8003564 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003534:	fb02 f303 	mul.w	r3, r2, r3
 8003538:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800353a:	697b      	ldr	r3, [r7, #20]
 800353c:	613b      	str	r3, [r7, #16]
      break;
 800353e:	e002      	b.n	8003546 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003540:	4b05      	ldr	r3, [pc, #20]	@ (8003558 <HAL_RCC_GetSysClockFreq+0x98>)
 8003542:	613b      	str	r3, [r7, #16]
      break;
 8003544:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003546:	693b      	ldr	r3, [r7, #16]
}
 8003548:	4618      	mov	r0, r3
 800354a:	371c      	adds	r7, #28
 800354c:	46bd      	mov	sp, r7
 800354e:	bc80      	pop	{r7}
 8003550:	4770      	bx	lr
 8003552:	bf00      	nop
 8003554:	40021000 	.word	0x40021000
 8003558:	007a1200 	.word	0x007a1200
 800355c:	08007874 	.word	0x08007874
 8003560:	08007884 	.word	0x08007884
 8003564:	003d0900 	.word	0x003d0900

08003568 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003568:	b480      	push	{r7}
 800356a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800356c:	4b02      	ldr	r3, [pc, #8]	@ (8003578 <HAL_RCC_GetHCLKFreq+0x10>)
 800356e:	681b      	ldr	r3, [r3, #0]
}
 8003570:	4618      	mov	r0, r3
 8003572:	46bd      	mov	sp, r7
 8003574:	bc80      	pop	{r7}
 8003576:	4770      	bx	lr
 8003578:	20000004 	.word	0x20000004

0800357c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800357c:	b580      	push	{r7, lr}
 800357e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003580:	f7ff fff2 	bl	8003568 <HAL_RCC_GetHCLKFreq>
 8003584:	4602      	mov	r2, r0
 8003586:	4b05      	ldr	r3, [pc, #20]	@ (800359c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003588:	685b      	ldr	r3, [r3, #4]
 800358a:	0a1b      	lsrs	r3, r3, #8
 800358c:	f003 0307 	and.w	r3, r3, #7
 8003590:	4903      	ldr	r1, [pc, #12]	@ (80035a0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003592:	5ccb      	ldrb	r3, [r1, r3]
 8003594:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003598:	4618      	mov	r0, r3
 800359a:	bd80      	pop	{r7, pc}
 800359c:	40021000 	.word	0x40021000
 80035a0:	0800786c 	.word	0x0800786c

080035a4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80035a8:	f7ff ffde 	bl	8003568 <HAL_RCC_GetHCLKFreq>
 80035ac:	4602      	mov	r2, r0
 80035ae:	4b05      	ldr	r3, [pc, #20]	@ (80035c4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80035b0:	685b      	ldr	r3, [r3, #4]
 80035b2:	0adb      	lsrs	r3, r3, #11
 80035b4:	f003 0307 	and.w	r3, r3, #7
 80035b8:	4903      	ldr	r1, [pc, #12]	@ (80035c8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80035ba:	5ccb      	ldrb	r3, [r1, r3]
 80035bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80035c0:	4618      	mov	r0, r3
 80035c2:	bd80      	pop	{r7, pc}
 80035c4:	40021000 	.word	0x40021000
 80035c8:	0800786c 	.word	0x0800786c

080035cc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80035cc:	b480      	push	{r7}
 80035ce:	b085      	sub	sp, #20
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80035d4:	4b0a      	ldr	r3, [pc, #40]	@ (8003600 <RCC_Delay+0x34>)
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	4a0a      	ldr	r2, [pc, #40]	@ (8003604 <RCC_Delay+0x38>)
 80035da:	fba2 2303 	umull	r2, r3, r2, r3
 80035de:	0a5b      	lsrs	r3, r3, #9
 80035e0:	687a      	ldr	r2, [r7, #4]
 80035e2:	fb02 f303 	mul.w	r3, r2, r3
 80035e6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80035e8:	bf00      	nop
  }
  while (Delay --);
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	1e5a      	subs	r2, r3, #1
 80035ee:	60fa      	str	r2, [r7, #12]
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d1f9      	bne.n	80035e8 <RCC_Delay+0x1c>
}
 80035f4:	bf00      	nop
 80035f6:	bf00      	nop
 80035f8:	3714      	adds	r7, #20
 80035fa:	46bd      	mov	sp, r7
 80035fc:	bc80      	pop	{r7}
 80035fe:	4770      	bx	lr
 8003600:	20000004 	.word	0x20000004
 8003604:	10624dd3 	.word	0x10624dd3

08003608 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003608:	b580      	push	{r7, lr}
 800360a:	b082      	sub	sp, #8
 800360c:	af00      	add	r7, sp, #0
 800360e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	2b00      	cmp	r3, #0
 8003614:	d101      	bne.n	800361a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003616:	2301      	movs	r3, #1
 8003618:	e076      	b.n	8003708 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800361e:	2b00      	cmp	r3, #0
 8003620:	d108      	bne.n	8003634 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	685b      	ldr	r3, [r3, #4]
 8003626:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800362a:	d009      	beq.n	8003640 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	2200      	movs	r2, #0
 8003630:	61da      	str	r2, [r3, #28]
 8003632:	e005      	b.n	8003640 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	2200      	movs	r2, #0
 8003638:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	2200      	movs	r2, #0
 800363e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2200      	movs	r2, #0
 8003644:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800364c:	b2db      	uxtb	r3, r3
 800364e:	2b00      	cmp	r3, #0
 8003650:	d106      	bne.n	8003660 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	2200      	movs	r2, #0
 8003656:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800365a:	6878      	ldr	r0, [r7, #4]
 800365c:	f7fd fcea 	bl	8001034 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	2202      	movs	r2, #2
 8003664:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	681a      	ldr	r2, [r3, #0]
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003676:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	685b      	ldr	r3, [r3, #4]
 800367c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	689b      	ldr	r3, [r3, #8]
 8003684:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003688:	431a      	orrs	r2, r3
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	68db      	ldr	r3, [r3, #12]
 800368e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003692:	431a      	orrs	r2, r3
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	691b      	ldr	r3, [r3, #16]
 8003698:	f003 0302 	and.w	r3, r3, #2
 800369c:	431a      	orrs	r2, r3
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	695b      	ldr	r3, [r3, #20]
 80036a2:	f003 0301 	and.w	r3, r3, #1
 80036a6:	431a      	orrs	r2, r3
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	699b      	ldr	r3, [r3, #24]
 80036ac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80036b0:	431a      	orrs	r2, r3
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	69db      	ldr	r3, [r3, #28]
 80036b6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80036ba:	431a      	orrs	r2, r3
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	6a1b      	ldr	r3, [r3, #32]
 80036c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80036c4:	ea42 0103 	orr.w	r1, r2, r3
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036cc:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	430a      	orrs	r2, r1
 80036d6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	699b      	ldr	r3, [r3, #24]
 80036dc:	0c1a      	lsrs	r2, r3, #16
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f002 0204 	and.w	r2, r2, #4
 80036e6:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	69da      	ldr	r2, [r3, #28]
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80036f6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	2200      	movs	r2, #0
 80036fc:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	2201      	movs	r2, #1
 8003702:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003706:	2300      	movs	r3, #0
}
 8003708:	4618      	mov	r0, r3
 800370a:	3708      	adds	r7, #8
 800370c:	46bd      	mov	sp, r7
 800370e:	bd80      	pop	{r7, pc}

08003710 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8003710:	b580      	push	{r7, lr}
 8003712:	b086      	sub	sp, #24
 8003714:	af00      	add	r7, sp, #0
 8003716:	60f8      	str	r0, [r7, #12]
 8003718:	60b9      	str	r1, [r7, #8]
 800371a:	607a      	str	r2, [r7, #4]
 800371c:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003724:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	685b      	ldr	r3, [r3, #4]
 800372a:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 800372c:	7dfb      	ldrb	r3, [r7, #23]
 800372e:	2b01      	cmp	r3, #1
 8003730:	d00c      	beq.n	800374c <HAL_SPI_TransmitReceive_DMA+0x3c>
 8003732:	693b      	ldr	r3, [r7, #16]
 8003734:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003738:	d106      	bne.n	8003748 <HAL_SPI_TransmitReceive_DMA+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	689b      	ldr	r3, [r3, #8]
 800373e:	2b00      	cmp	r3, #0
 8003740:	d102      	bne.n	8003748 <HAL_SPI_TransmitReceive_DMA+0x38>
 8003742:	7dfb      	ldrb	r3, [r7, #23]
 8003744:	2b04      	cmp	r3, #4
 8003746:	d001      	beq.n	800374c <HAL_SPI_TransmitReceive_DMA+0x3c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8003748:	2302      	movs	r3, #2
 800374a:	e0cf      	b.n	80038ec <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800374c:	68bb      	ldr	r3, [r7, #8]
 800374e:	2b00      	cmp	r3, #0
 8003750:	d005      	beq.n	800375e <HAL_SPI_TransmitReceive_DMA+0x4e>
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	2b00      	cmp	r3, #0
 8003756:	d002      	beq.n	800375e <HAL_SPI_TransmitReceive_DMA+0x4e>
 8003758:	887b      	ldrh	r3, [r7, #2]
 800375a:	2b00      	cmp	r3, #0
 800375c:	d101      	bne.n	8003762 <HAL_SPI_TransmitReceive_DMA+0x52>
  {
    return HAL_ERROR;
 800375e:	2301      	movs	r3, #1
 8003760:	e0c4      	b.n	80038ec <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003768:	2b01      	cmp	r3, #1
 800376a:	d101      	bne.n	8003770 <HAL_SPI_TransmitReceive_DMA+0x60>
 800376c:	2302      	movs	r3, #2
 800376e:	e0bd      	b.n	80038ec <HAL_SPI_TransmitReceive_DMA+0x1dc>
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	2201      	movs	r2, #1
 8003774:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800377e:	b2db      	uxtb	r3, r3
 8003780:	2b04      	cmp	r3, #4
 8003782:	d003      	beq.n	800378c <HAL_SPI_TransmitReceive_DMA+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	2205      	movs	r2, #5
 8003788:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	2200      	movs	r2, #0
 8003790:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	68ba      	ldr	r2, [r7, #8]
 8003796:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	887a      	ldrh	r2, [r7, #2]
 800379c:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	887a      	ldrh	r2, [r7, #2]
 80037a2:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	687a      	ldr	r2, [r7, #4]
 80037a8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	887a      	ldrh	r2, [r7, #2]
 80037ae:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	887a      	ldrh	r2, [r7, #2]
 80037b4:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	2200      	movs	r2, #0
 80037ba:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	2200      	movs	r2, #0
 80037c0:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80037c8:	b2db      	uxtb	r3, r3
 80037ca:	2b04      	cmp	r3, #4
 80037cc:	d108      	bne.n	80037e0 <HAL_SPI_TransmitReceive_DMA+0xd0>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037d2:	4a48      	ldr	r2, [pc, #288]	@ (80038f4 <HAL_SPI_TransmitReceive_DMA+0x1e4>)
 80037d4:	62da      	str	r2, [r3, #44]	@ 0x2c
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037da:	4a47      	ldr	r2, [pc, #284]	@ (80038f8 <HAL_SPI_TransmitReceive_DMA+0x1e8>)
 80037dc:	629a      	str	r2, [r3, #40]	@ 0x28
 80037de:	e007      	b.n	80037f0 <HAL_SPI_TransmitReceive_DMA+0xe0>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037e4:	4a45      	ldr	r2, [pc, #276]	@ (80038fc <HAL_SPI_TransmitReceive_DMA+0x1ec>)
 80037e6:	62da      	str	r2, [r3, #44]	@ 0x2c
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037ec:	4a44      	ldr	r2, [pc, #272]	@ (8003900 <HAL_SPI_TransmitReceive_DMA+0x1f0>)
 80037ee:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037f4:	4a43      	ldr	r2, [pc, #268]	@ (8003904 <HAL_SPI_TransmitReceive_DMA+0x1f4>)
 80037f6:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037fc:	2200      	movs	r2, #0
 80037fe:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	330c      	adds	r3, #12
 800380a:	4619      	mov	r1, r3
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003810:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003816:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8003818:	f7fe feea 	bl	80025f0 <HAL_DMA_Start_IT>
 800381c:	4603      	mov	r3, r0
 800381e:	2b00      	cmp	r3, #0
 8003820:	d00b      	beq.n	800383a <HAL_SPI_TransmitReceive_DMA+0x12a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003826:	f043 0210 	orr.w	r2, r3, #16
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	2200      	movs	r2, #0
 8003832:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8003836:	2301      	movs	r3, #1
 8003838:	e058      	b.n	80038ec <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	685a      	ldr	r2, [r3, #4]
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f042 0201 	orr.w	r2, r2, #1
 8003848:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800384e:	2200      	movs	r2, #0
 8003850:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->hdmatx->XferCpltCallback     = NULL;
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003856:	2200      	movs	r2, #0
 8003858:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi->hdmatx->XferErrorCallback    = NULL;
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800385e:	2200      	movs	r2, #0
 8003860:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->hdmatx->XferAbortCallback    = NULL;
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003866:	2200      	movs	r2, #0
 8003868:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003872:	4619      	mov	r1, r3
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	330c      	adds	r3, #12
 800387a:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003880:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8003882:	f7fe feb5 	bl	80025f0 <HAL_DMA_Start_IT>
 8003886:	4603      	mov	r3, r0
 8003888:	2b00      	cmp	r3, #0
 800388a:	d00b      	beq.n	80038a4 <HAL_SPI_TransmitReceive_DMA+0x194>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003890:	f043 0210 	orr.w	r2, r3, #16
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	2200      	movs	r2, #0
 800389c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80038a0:	2301      	movs	r3, #1
 80038a2:	e023      	b.n	80038ec <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80038ae:	2b40      	cmp	r3, #64	@ 0x40
 80038b0:	d007      	beq.n	80038c2 <HAL_SPI_TransmitReceive_DMA+0x1b2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	681a      	ldr	r2, [r3, #0]
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80038c0:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	2200      	movs	r2, #0
 80038c6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	685a      	ldr	r2, [r3, #4]
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f042 0220 	orr.w	r2, r2, #32
 80038d8:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	685a      	ldr	r2, [r3, #4]
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f042 0202 	orr.w	r2, r2, #2
 80038e8:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80038ea:	2300      	movs	r3, #0
}
 80038ec:	4618      	mov	r0, r3
 80038ee:	3718      	adds	r7, #24
 80038f0:	46bd      	mov	sp, r7
 80038f2:	bd80      	pop	{r7, pc}
 80038f4:	08003cbf 	.word	0x08003cbf
 80038f8:	08003b8b 	.word	0x08003b8b
 80038fc:	08003cdb 	.word	0x08003cdb
 8003900:	08003c31 	.word	0x08003c31
 8003904:	08003cf7 	.word	0x08003cf7

08003908 <HAL_SPI_DMAStop>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DMAStop(SPI_HandleTypeDef *hspi)
{
 8003908:	b580      	push	{r7, lr}
 800390a:	b084      	sub	sp, #16
 800390c:	af00      	add	r7, sp, #0
 800390e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003910:	2300      	movs	r3, #0
 8003912:	73fb      	strb	r3, [r7, #15]
     and the correspond call back is executed HAL_SPI_TxCpltCallback() or HAL_SPI_RxCpltCallback() or
     HAL_SPI_TxRxCpltCallback()
     */

  /* Abort the SPI DMA tx Stream/Channel  */
  if (hspi->hdmatx != NULL)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003918:	2b00      	cmp	r3, #0
 800391a:	d00f      	beq.n	800393c <HAL_SPI_DMAStop+0x34>
  {
    if (HAL_OK != HAL_DMA_Abort(hspi->hdmatx))
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003920:	4618      	mov	r0, r3
 8003922:	f7fe fec5 	bl	80026b0 <HAL_DMA_Abort>
 8003926:	4603      	mov	r3, r0
 8003928:	2b00      	cmp	r3, #0
 800392a:	d007      	beq.n	800393c <HAL_SPI_DMAStop+0x34>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003930:	f043 0210 	orr.w	r2, r3, #16
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	655a      	str	r2, [r3, #84]	@ 0x54
      errorcode = HAL_ERROR;
 8003938:	2301      	movs	r3, #1
 800393a:	73fb      	strb	r3, [r7, #15]
    }
  }
  /* Abort the SPI DMA rx Stream/Channel  */
  if (hspi->hdmarx != NULL)
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003940:	2b00      	cmp	r3, #0
 8003942:	d00f      	beq.n	8003964 <HAL_SPI_DMAStop+0x5c>
  {
    if (HAL_OK != HAL_DMA_Abort(hspi->hdmarx))
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003948:	4618      	mov	r0, r3
 800394a:	f7fe feb1 	bl	80026b0 <HAL_DMA_Abort>
 800394e:	4603      	mov	r3, r0
 8003950:	2b00      	cmp	r3, #0
 8003952:	d007      	beq.n	8003964 <HAL_SPI_DMAStop+0x5c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003958:	f043 0210 	orr.w	r2, r3, #16
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	655a      	str	r2, [r3, #84]	@ 0x54
      errorcode = HAL_ERROR;
 8003960:	2301      	movs	r3, #1
 8003962:	73fb      	strb	r3, [r7, #15]
    }
  }

  /* Disable the SPI DMA Tx & Rx requests */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	685a      	ldr	r2, [r3, #4]
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f022 0203 	bic.w	r2, r2, #3
 8003972:	605a      	str	r2, [r3, #4]
  hspi->State = HAL_SPI_STATE_READY;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2201      	movs	r2, #1
 8003978:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  return errorcode;
 800397c:	7bfb      	ldrb	r3, [r7, #15]
}
 800397e:	4618      	mov	r0, r3
 8003980:	3710      	adds	r7, #16
 8003982:	46bd      	mov	sp, r7
 8003984:	bd80      	pop	{r7, pc}
	...

08003988 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8003988:	b580      	push	{r7, lr}
 800398a:	b088      	sub	sp, #32
 800398c:	af00      	add	r7, sp, #0
 800398e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	685b      	ldr	r3, [r3, #4]
 8003996:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	689b      	ldr	r3, [r3, #8]
 800399e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80039a0:	69bb      	ldr	r3, [r7, #24]
 80039a2:	099b      	lsrs	r3, r3, #6
 80039a4:	f003 0301 	and.w	r3, r3, #1
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d10f      	bne.n	80039cc <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80039ac:	69bb      	ldr	r3, [r7, #24]
 80039ae:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d00a      	beq.n	80039cc <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80039b6:	69fb      	ldr	r3, [r7, #28]
 80039b8:	099b      	lsrs	r3, r3, #6
 80039ba:	f003 0301 	and.w	r3, r3, #1
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d004      	beq.n	80039cc <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039c6:	6878      	ldr	r0, [r7, #4]
 80039c8:	4798      	blx	r3
    return;
 80039ca:	e0be      	b.n	8003b4a <HAL_SPI_IRQHandler+0x1c2>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80039cc:	69bb      	ldr	r3, [r7, #24]
 80039ce:	085b      	lsrs	r3, r3, #1
 80039d0:	f003 0301 	and.w	r3, r3, #1
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d00a      	beq.n	80039ee <HAL_SPI_IRQHandler+0x66>
 80039d8:	69fb      	ldr	r3, [r7, #28]
 80039da:	09db      	lsrs	r3, r3, #7
 80039dc:	f003 0301 	and.w	r3, r3, #1
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d004      	beq.n	80039ee <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039e8:	6878      	ldr	r0, [r7, #4]
 80039ea:	4798      	blx	r3
    return;
 80039ec:	e0ad      	b.n	8003b4a <HAL_SPI_IRQHandler+0x1c2>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET))
 80039ee:	69bb      	ldr	r3, [r7, #24]
 80039f0:	095b      	lsrs	r3, r3, #5
 80039f2:	f003 0301 	and.w	r3, r3, #1
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d106      	bne.n	8003a08 <HAL_SPI_IRQHandler+0x80>
 80039fa:	69bb      	ldr	r3, [r7, #24]
 80039fc:	099b      	lsrs	r3, r3, #6
 80039fe:	f003 0301 	and.w	r3, r3, #1
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	f000 80a1 	beq.w	8003b4a <HAL_SPI_IRQHandler+0x1c2>
      && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8003a08:	69fb      	ldr	r3, [r7, #28]
 8003a0a:	095b      	lsrs	r3, r3, #5
 8003a0c:	f003 0301 	and.w	r3, r3, #1
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	f000 809a 	beq.w	8003b4a <HAL_SPI_IRQHandler+0x1c2>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003a16:	69bb      	ldr	r3, [r7, #24]
 8003a18:	099b      	lsrs	r3, r3, #6
 8003a1a:	f003 0301 	and.w	r3, r3, #1
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d023      	beq.n	8003a6a <HAL_SPI_IRQHandler+0xe2>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003a28:	b2db      	uxtb	r3, r3
 8003a2a:	2b03      	cmp	r3, #3
 8003a2c:	d011      	beq.n	8003a52 <HAL_SPI_IRQHandler+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a32:	f043 0204 	orr.w	r2, r3, #4
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003a3a:	2300      	movs	r3, #0
 8003a3c:	617b      	str	r3, [r7, #20]
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	68db      	ldr	r3, [r3, #12]
 8003a44:	617b      	str	r3, [r7, #20]
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	689b      	ldr	r3, [r3, #8]
 8003a4c:	617b      	str	r3, [r7, #20]
 8003a4e:	697b      	ldr	r3, [r7, #20]
 8003a50:	e00b      	b.n	8003a6a <HAL_SPI_IRQHandler+0xe2>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003a52:	2300      	movs	r3, #0
 8003a54:	613b      	str	r3, [r7, #16]
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	68db      	ldr	r3, [r3, #12]
 8003a5c:	613b      	str	r3, [r7, #16]
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	689b      	ldr	r3, [r3, #8]
 8003a64:	613b      	str	r3, [r7, #16]
 8003a66:	693b      	ldr	r3, [r7, #16]
        return;
 8003a68:	e06f      	b.n	8003b4a <HAL_SPI_IRQHandler+0x1c2>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8003a6a:	69bb      	ldr	r3, [r7, #24]
 8003a6c:	095b      	lsrs	r3, r3, #5
 8003a6e:	f003 0301 	and.w	r3, r3, #1
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d014      	beq.n	8003aa0 <HAL_SPI_IRQHandler+0x118>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a7a:	f043 0201 	orr.w	r2, r3, #1
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8003a82:	2300      	movs	r3, #0
 8003a84:	60fb      	str	r3, [r7, #12]
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	689b      	ldr	r3, [r3, #8]
 8003a8c:	60fb      	str	r3, [r7, #12]
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	681a      	ldr	r2, [r3, #0]
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003a9c:	601a      	str	r2, [r3, #0]
 8003a9e:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d04f      	beq.n	8003b48 <HAL_SPI_IRQHandler+0x1c0>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	685a      	ldr	r2, [r3, #4]
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003ab6:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2201      	movs	r2, #1
 8003abc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8003ac0:	69fb      	ldr	r3, [r7, #28]
 8003ac2:	f003 0302 	and.w	r3, r3, #2
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d104      	bne.n	8003ad4 <HAL_SPI_IRQHandler+0x14c>
 8003aca:	69fb      	ldr	r3, [r7, #28]
 8003acc:	f003 0301 	and.w	r3, r3, #1
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d034      	beq.n	8003b3e <HAL_SPI_IRQHandler+0x1b6>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	685a      	ldr	r2, [r3, #4]
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f022 0203 	bic.w	r2, r2, #3
 8003ae2:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d011      	beq.n	8003b10 <HAL_SPI_IRQHandler+0x188>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003af0:	4a17      	ldr	r2, [pc, #92]	@ (8003b50 <HAL_SPI_IRQHandler+0x1c8>)
 8003af2:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003af8:	4618      	mov	r0, r3
 8003afa:	f7fe fe15 	bl	8002728 <HAL_DMA_Abort_IT>
 8003afe:	4603      	mov	r3, r0
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d005      	beq.n	8003b10 <HAL_SPI_IRQHandler+0x188>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b08:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d016      	beq.n	8003b46 <HAL_SPI_IRQHandler+0x1be>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b1c:	4a0c      	ldr	r2, [pc, #48]	@ (8003b50 <HAL_SPI_IRQHandler+0x1c8>)
 8003b1e:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b24:	4618      	mov	r0, r3
 8003b26:	f7fe fdff 	bl	8002728 <HAL_DMA_Abort_IT>
 8003b2a:	4603      	mov	r3, r0
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d00a      	beq.n	8003b46 <HAL_SPI_IRQHandler+0x1be>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b34:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 8003b3c:	e003      	b.n	8003b46 <HAL_SPI_IRQHandler+0x1be>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8003b3e:	6878      	ldr	r0, [r7, #4]
 8003b40:	f7fc fb4c 	bl	80001dc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8003b44:	e000      	b.n	8003b48 <HAL_SPI_IRQHandler+0x1c0>
        if (hspi->hdmatx != NULL)
 8003b46:	bf00      	nop
    return;
 8003b48:	bf00      	nop
  }
}
 8003b4a:	3720      	adds	r7, #32
 8003b4c:	46bd      	mov	sp, r7
 8003b4e:	bd80      	pop	{r7, pc}
 8003b50:	08003d37 	.word	0x08003d37

08003b54 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003b54:	b480      	push	{r7}
 8003b56:	b083      	sub	sp, #12
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8003b5c:	bf00      	nop
 8003b5e:	370c      	adds	r7, #12
 8003b60:	46bd      	mov	sp, r7
 8003b62:	bc80      	pop	{r7}
 8003b64:	4770      	bx	lr

08003b66 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003b66:	b480      	push	{r7}
 8003b68:	b083      	sub	sp, #12
 8003b6a:	af00      	add	r7, sp, #0
 8003b6c:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8003b6e:	bf00      	nop
 8003b70:	370c      	adds	r7, #12
 8003b72:	46bd      	mov	sp, r7
 8003b74:	bc80      	pop	{r7}
 8003b76:	4770      	bx	lr

08003b78 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003b78:	b480      	push	{r7}
 8003b7a:	b083      	sub	sp, #12
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8003b80:	bf00      	nop
 8003b82:	370c      	adds	r7, #12
 8003b84:	46bd      	mov	sp, r7
 8003b86:	bc80      	pop	{r7}
 8003b88:	4770      	bx	lr

08003b8a <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003b8a:	b580      	push	{r7, lr}
 8003b8c:	b084      	sub	sp, #16
 8003b8e:	af00      	add	r7, sp, #0
 8003b90:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b96:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003b98:	f7fd fcd2 	bl	8001540 <HAL_GetTick>
 8003b9c:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f003 0320 	and.w	r3, r3, #32
 8003ba8:	2b20      	cmp	r3, #32
 8003baa:	d03b      	beq.n	8003c24 <SPI_DMAReceiveCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	685a      	ldr	r2, [r3, #4]
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f022 0220 	bic.w	r2, r2, #32
 8003bba:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	689b      	ldr	r3, [r3, #8]
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d10d      	bne.n	8003be0 <SPI_DMAReceiveCplt+0x56>
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	685b      	ldr	r3, [r3, #4]
 8003bc8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003bcc:	d108      	bne.n	8003be0 <SPI_DMAReceiveCplt+0x56>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	685a      	ldr	r2, [r3, #4]
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f022 0203 	bic.w	r2, r2, #3
 8003bdc:	605a      	str	r2, [r3, #4]
 8003bde:	e007      	b.n	8003bf0 <SPI_DMAReceiveCplt+0x66>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	685a      	ldr	r2, [r3, #4]
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f022 0201 	bic.w	r2, r2, #1
 8003bee:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8003bf0:	68ba      	ldr	r2, [r7, #8]
 8003bf2:	2164      	movs	r1, #100	@ 0x64
 8003bf4:	68f8      	ldr	r0, [r7, #12]
 8003bf6:	f000 f93b 	bl	8003e70 <SPI_EndRxTransaction>
 8003bfa:	4603      	mov	r3, r0
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d002      	beq.n	8003c06 <SPI_DMAReceiveCplt+0x7c>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	2220      	movs	r2, #32
 8003c04:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    hspi->RxXferCount = 0U;
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	2200      	movs	r2, #0
 8003c0a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	2201      	movs	r2, #1
 8003c10:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
      }
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d003      	beq.n	8003c24 <SPI_DMAReceiveCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8003c1c:	68f8      	ldr	r0, [r7, #12]
 8003c1e:	f7fc fadd 	bl	80001dc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8003c22:	e002      	b.n	8003c2a <SPI_DMAReceiveCplt+0xa0>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8003c24:	68f8      	ldr	r0, [r7, #12]
 8003c26:	f7ff ff95 	bl	8003b54 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003c2a:	3710      	adds	r7, #16
 8003c2c:	46bd      	mov	sp, r7
 8003c2e:	bd80      	pop	{r7, pc}

08003c30 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003c30:	b580      	push	{r7, lr}
 8003c32:	b084      	sub	sp, #16
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c3c:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003c3e:	f7fd fc7f 	bl	8001540 <HAL_GetTick>
 8003c42:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	f003 0320 	and.w	r3, r3, #32
 8003c4e:	2b20      	cmp	r3, #32
 8003c50:	d02f      	beq.n	8003cb2 <SPI_DMATransmitReceiveCplt+0x82>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	685a      	ldr	r2, [r3, #4]
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f022 0220 	bic.w	r2, r2, #32
 8003c60:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8003c62:	68ba      	ldr	r2, [r7, #8]
 8003c64:	2164      	movs	r1, #100	@ 0x64
 8003c66:	68f8      	ldr	r0, [r7, #12]
 8003c68:	f000 f954 	bl	8003f14 <SPI_EndRxTxTransaction>
 8003c6c:	4603      	mov	r3, r0
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d005      	beq.n	8003c7e <SPI_DMATransmitReceiveCplt+0x4e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c76:	f043 0220 	orr.w	r2, r3, #32
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	685a      	ldr	r2, [r3, #4]
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f022 0203 	bic.w	r2, r2, #3
 8003c8c:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	2200      	movs	r2, #0
 8003c92:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->RxXferCount = 0U;
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	2200      	movs	r2, #0
 8003c98:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	2201      	movs	r2, #1
 8003c9e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
      }
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d003      	beq.n	8003cb2 <SPI_DMATransmitReceiveCplt+0x82>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8003caa:	68f8      	ldr	r0, [r7, #12]
 8003cac:	f7fc fa96 	bl	80001dc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8003cb0:	e002      	b.n	8003cb8 <SPI_DMATransmitReceiveCplt+0x88>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8003cb2:	68f8      	ldr	r0, [r7, #12]
 8003cb4:	f7fc fa6a 	bl	800018c <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003cb8:	3710      	adds	r7, #16
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	bd80      	pop	{r7, pc}

08003cbe <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003cbe:	b580      	push	{r7, lr}
 8003cc0:	b084      	sub	sp, #16
 8003cc2:	af00      	add	r7, sp, #0
 8003cc4:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cca:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8003ccc:	68f8      	ldr	r0, [r7, #12]
 8003cce:	f7ff ff4a 	bl	8003b66 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003cd2:	bf00      	nop
 8003cd4:	3710      	adds	r7, #16
 8003cd6:	46bd      	mov	sp, r7
 8003cd8:	bd80      	pop	{r7, pc}

08003cda <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003cda:	b580      	push	{r7, lr}
 8003cdc:	b084      	sub	sp, #16
 8003cde:	af00      	add	r7, sp, #0
 8003ce0:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ce6:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8003ce8:	68f8      	ldr	r0, [r7, #12]
 8003cea:	f7ff ff45 	bl	8003b78 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003cee:	bf00      	nop
 8003cf0:	3710      	adds	r7, #16
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	bd80      	pop	{r7, pc}

08003cf6 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8003cf6:	b580      	push	{r7, lr}
 8003cf8:	b084      	sub	sp, #16
 8003cfa:	af00      	add	r7, sp, #0
 8003cfc:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d02:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	685a      	ldr	r2, [r3, #4]
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f022 0203 	bic.w	r2, r2, #3
 8003d12:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d18:	f043 0210 	orr.w	r2, r3, #16
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	2201      	movs	r2, #1
 8003d24:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8003d28:	68f8      	ldr	r0, [r7, #12]
 8003d2a:	f7fc fa57 	bl	80001dc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003d2e:	bf00      	nop
 8003d30:	3710      	adds	r7, #16
 8003d32:	46bd      	mov	sp, r7
 8003d34:	bd80      	pop	{r7, pc}

08003d36 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003d36:	b580      	push	{r7, lr}
 8003d38:	b084      	sub	sp, #16
 8003d3a:	af00      	add	r7, sp, #0
 8003d3c:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d42:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	2200      	movs	r2, #0
 8003d48:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	2200      	movs	r2, #0
 8003d4e:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8003d50:	68f8      	ldr	r0, [r7, #12]
 8003d52:	f7fc fa43 	bl	80001dc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003d56:	bf00      	nop
 8003d58:	3710      	adds	r7, #16
 8003d5a:	46bd      	mov	sp, r7
 8003d5c:	bd80      	pop	{r7, pc}
	...

08003d60 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003d60:	b580      	push	{r7, lr}
 8003d62:	b088      	sub	sp, #32
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	60f8      	str	r0, [r7, #12]
 8003d68:	60b9      	str	r1, [r7, #8]
 8003d6a:	603b      	str	r3, [r7, #0]
 8003d6c:	4613      	mov	r3, r2
 8003d6e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003d70:	f7fd fbe6 	bl	8001540 <HAL_GetTick>
 8003d74:	4602      	mov	r2, r0
 8003d76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d78:	1a9b      	subs	r3, r3, r2
 8003d7a:	683a      	ldr	r2, [r7, #0]
 8003d7c:	4413      	add	r3, r2
 8003d7e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003d80:	f7fd fbde 	bl	8001540 <HAL_GetTick>
 8003d84:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003d86:	4b39      	ldr	r3, [pc, #228]	@ (8003e6c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	015b      	lsls	r3, r3, #5
 8003d8c:	0d1b      	lsrs	r3, r3, #20
 8003d8e:	69fa      	ldr	r2, [r7, #28]
 8003d90:	fb02 f303 	mul.w	r3, r2, r3
 8003d94:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003d96:	e054      	b.n	8003e42 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003d98:	683b      	ldr	r3, [r7, #0]
 8003d9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d9e:	d050      	beq.n	8003e42 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003da0:	f7fd fbce 	bl	8001540 <HAL_GetTick>
 8003da4:	4602      	mov	r2, r0
 8003da6:	69bb      	ldr	r3, [r7, #24]
 8003da8:	1ad3      	subs	r3, r2, r3
 8003daa:	69fa      	ldr	r2, [r7, #28]
 8003dac:	429a      	cmp	r2, r3
 8003dae:	d902      	bls.n	8003db6 <SPI_WaitFlagStateUntilTimeout+0x56>
 8003db0:	69fb      	ldr	r3, [r7, #28]
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d13d      	bne.n	8003e32 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	685a      	ldr	r2, [r3, #4]
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003dc4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	685b      	ldr	r3, [r3, #4]
 8003dca:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003dce:	d111      	bne.n	8003df4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	689b      	ldr	r3, [r3, #8]
 8003dd4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003dd8:	d004      	beq.n	8003de4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	689b      	ldr	r3, [r3, #8]
 8003dde:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003de2:	d107      	bne.n	8003df4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	681a      	ldr	r2, [r3, #0]
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003df2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003df8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003dfc:	d10f      	bne.n	8003e1e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	681a      	ldr	r2, [r3, #0]
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003e0c:	601a      	str	r2, [r3, #0]
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	681a      	ldr	r2, [r3, #0]
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003e1c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	2201      	movs	r2, #1
 8003e22:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	2200      	movs	r2, #0
 8003e2a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8003e2e:	2303      	movs	r3, #3
 8003e30:	e017      	b.n	8003e62 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003e32:	697b      	ldr	r3, [r7, #20]
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d101      	bne.n	8003e3c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003e38:	2300      	movs	r3, #0
 8003e3a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003e3c:	697b      	ldr	r3, [r7, #20]
 8003e3e:	3b01      	subs	r3, #1
 8003e40:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	689a      	ldr	r2, [r3, #8]
 8003e48:	68bb      	ldr	r3, [r7, #8]
 8003e4a:	4013      	ands	r3, r2
 8003e4c:	68ba      	ldr	r2, [r7, #8]
 8003e4e:	429a      	cmp	r2, r3
 8003e50:	bf0c      	ite	eq
 8003e52:	2301      	moveq	r3, #1
 8003e54:	2300      	movne	r3, #0
 8003e56:	b2db      	uxtb	r3, r3
 8003e58:	461a      	mov	r2, r3
 8003e5a:	79fb      	ldrb	r3, [r7, #7]
 8003e5c:	429a      	cmp	r2, r3
 8003e5e:	d19b      	bne.n	8003d98 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003e60:	2300      	movs	r3, #0
}
 8003e62:	4618      	mov	r0, r3
 8003e64:	3720      	adds	r7, #32
 8003e66:	46bd      	mov	sp, r7
 8003e68:	bd80      	pop	{r7, pc}
 8003e6a:	bf00      	nop
 8003e6c:	20000004 	.word	0x20000004

08003e70 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	b086      	sub	sp, #24
 8003e74:	af02      	add	r7, sp, #8
 8003e76:	60f8      	str	r0, [r7, #12]
 8003e78:	60b9      	str	r1, [r7, #8]
 8003e7a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	685b      	ldr	r3, [r3, #4]
 8003e80:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003e84:	d111      	bne.n	8003eaa <SPI_EndRxTransaction+0x3a>
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	689b      	ldr	r3, [r3, #8]
 8003e8a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003e8e:	d004      	beq.n	8003e9a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	689b      	ldr	r3, [r3, #8]
 8003e94:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e98:	d107      	bne.n	8003eaa <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	681a      	ldr	r2, [r3, #0]
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003ea8:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	685b      	ldr	r3, [r3, #4]
 8003eae:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003eb2:	d117      	bne.n	8003ee4 <SPI_EndRxTransaction+0x74>
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	689b      	ldr	r3, [r3, #8]
 8003eb8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ebc:	d112      	bne.n	8003ee4 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	9300      	str	r3, [sp, #0]
 8003ec2:	68bb      	ldr	r3, [r7, #8]
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	2101      	movs	r1, #1
 8003ec8:	68f8      	ldr	r0, [r7, #12]
 8003eca:	f7ff ff49 	bl	8003d60 <SPI_WaitFlagStateUntilTimeout>
 8003ece:	4603      	mov	r3, r0
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d01a      	beq.n	8003f0a <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ed8:	f043 0220 	orr.w	r2, r3, #32
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003ee0:	2303      	movs	r3, #3
 8003ee2:	e013      	b.n	8003f0c <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	9300      	str	r3, [sp, #0]
 8003ee8:	68bb      	ldr	r3, [r7, #8]
 8003eea:	2200      	movs	r2, #0
 8003eec:	2180      	movs	r1, #128	@ 0x80
 8003eee:	68f8      	ldr	r0, [r7, #12]
 8003ef0:	f7ff ff36 	bl	8003d60 <SPI_WaitFlagStateUntilTimeout>
 8003ef4:	4603      	mov	r3, r0
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d007      	beq.n	8003f0a <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003efe:	f043 0220 	orr.w	r2, r3, #32
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003f06:	2303      	movs	r3, #3
 8003f08:	e000      	b.n	8003f0c <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8003f0a:	2300      	movs	r3, #0
}
 8003f0c:	4618      	mov	r0, r3
 8003f0e:	3710      	adds	r7, #16
 8003f10:	46bd      	mov	sp, r7
 8003f12:	bd80      	pop	{r7, pc}

08003f14 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003f14:	b580      	push	{r7, lr}
 8003f16:	b086      	sub	sp, #24
 8003f18:	af02      	add	r7, sp, #8
 8003f1a:	60f8      	str	r0, [r7, #12]
 8003f1c:	60b9      	str	r1, [r7, #8]
 8003f1e:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	9300      	str	r3, [sp, #0]
 8003f24:	68bb      	ldr	r3, [r7, #8]
 8003f26:	2201      	movs	r2, #1
 8003f28:	2102      	movs	r1, #2
 8003f2a:	68f8      	ldr	r0, [r7, #12]
 8003f2c:	f7ff ff18 	bl	8003d60 <SPI_WaitFlagStateUntilTimeout>
 8003f30:	4603      	mov	r3, r0
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d007      	beq.n	8003f46 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f3a:	f043 0220 	orr.w	r2, r3, #32
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8003f42:	2303      	movs	r3, #3
 8003f44:	e013      	b.n	8003f6e <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	9300      	str	r3, [sp, #0]
 8003f4a:	68bb      	ldr	r3, [r7, #8]
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	2180      	movs	r1, #128	@ 0x80
 8003f50:	68f8      	ldr	r0, [r7, #12]
 8003f52:	f7ff ff05 	bl	8003d60 <SPI_WaitFlagStateUntilTimeout>
 8003f56:	4603      	mov	r3, r0
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d007      	beq.n	8003f6c <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f60:	f043 0220 	orr.w	r2, r3, #32
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8003f68:	2303      	movs	r3, #3
 8003f6a:	e000      	b.n	8003f6e <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8003f6c:	2300      	movs	r3, #0
}
 8003f6e:	4618      	mov	r0, r3
 8003f70:	3710      	adds	r7, #16
 8003f72:	46bd      	mov	sp, r7
 8003f74:	bd80      	pop	{r7, pc}

08003f76 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003f76:	b580      	push	{r7, lr}
 8003f78:	b082      	sub	sp, #8
 8003f7a:	af00      	add	r7, sp, #0
 8003f7c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d101      	bne.n	8003f88 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003f84:	2301      	movs	r3, #1
 8003f86:	e042      	b.n	800400e <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f8e:	b2db      	uxtb	r3, r3
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d106      	bne.n	8003fa2 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	2200      	movs	r2, #0
 8003f98:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003f9c:	6878      	ldr	r0, [r7, #4]
 8003f9e:	f7fd f989 	bl	80012b4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	2224      	movs	r2, #36	@ 0x24
 8003fa6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	68da      	ldr	r2, [r3, #12]
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003fb8:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003fba:	6878      	ldr	r0, [r7, #4]
 8003fbc:	f000 f82c 	bl	8004018 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	691a      	ldr	r2, [r3, #16]
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003fce:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	695a      	ldr	r2, [r3, #20]
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003fde:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	68da      	ldr	r2, [r3, #12]
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003fee:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2200      	movs	r2, #0
 8003ff4:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	2220      	movs	r2, #32
 8003ffa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	2220      	movs	r2, #32
 8004002:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	2200      	movs	r2, #0
 800400a:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800400c:	2300      	movs	r3, #0
}
 800400e:	4618      	mov	r0, r3
 8004010:	3708      	adds	r7, #8
 8004012:	46bd      	mov	sp, r7
 8004014:	bd80      	pop	{r7, pc}
	...

08004018 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004018:	b580      	push	{r7, lr}
 800401a:	b084      	sub	sp, #16
 800401c:	af00      	add	r7, sp, #0
 800401e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	691b      	ldr	r3, [r3, #16]
 8004026:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	68da      	ldr	r2, [r3, #12]
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	430a      	orrs	r2, r1
 8004034:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	689a      	ldr	r2, [r3, #8]
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	691b      	ldr	r3, [r3, #16]
 800403e:	431a      	orrs	r2, r3
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	695b      	ldr	r3, [r3, #20]
 8004044:	4313      	orrs	r3, r2
 8004046:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	68db      	ldr	r3, [r3, #12]
 800404e:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8004052:	f023 030c 	bic.w	r3, r3, #12
 8004056:	687a      	ldr	r2, [r7, #4]
 8004058:	6812      	ldr	r2, [r2, #0]
 800405a:	68b9      	ldr	r1, [r7, #8]
 800405c:	430b      	orrs	r3, r1
 800405e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	695b      	ldr	r3, [r3, #20]
 8004066:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	699a      	ldr	r2, [r3, #24]
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	430a      	orrs	r2, r1
 8004074:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	4a2c      	ldr	r2, [pc, #176]	@ (800412c <UART_SetConfig+0x114>)
 800407c:	4293      	cmp	r3, r2
 800407e:	d103      	bne.n	8004088 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004080:	f7ff fa90 	bl	80035a4 <HAL_RCC_GetPCLK2Freq>
 8004084:	60f8      	str	r0, [r7, #12]
 8004086:	e002      	b.n	800408e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004088:	f7ff fa78 	bl	800357c <HAL_RCC_GetPCLK1Freq>
 800408c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800408e:	68fa      	ldr	r2, [r7, #12]
 8004090:	4613      	mov	r3, r2
 8004092:	009b      	lsls	r3, r3, #2
 8004094:	4413      	add	r3, r2
 8004096:	009a      	lsls	r2, r3, #2
 8004098:	441a      	add	r2, r3
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	685b      	ldr	r3, [r3, #4]
 800409e:	009b      	lsls	r3, r3, #2
 80040a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80040a4:	4a22      	ldr	r2, [pc, #136]	@ (8004130 <UART_SetConfig+0x118>)
 80040a6:	fba2 2303 	umull	r2, r3, r2, r3
 80040aa:	095b      	lsrs	r3, r3, #5
 80040ac:	0119      	lsls	r1, r3, #4
 80040ae:	68fa      	ldr	r2, [r7, #12]
 80040b0:	4613      	mov	r3, r2
 80040b2:	009b      	lsls	r3, r3, #2
 80040b4:	4413      	add	r3, r2
 80040b6:	009a      	lsls	r2, r3, #2
 80040b8:	441a      	add	r2, r3
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	685b      	ldr	r3, [r3, #4]
 80040be:	009b      	lsls	r3, r3, #2
 80040c0:	fbb2 f2f3 	udiv	r2, r2, r3
 80040c4:	4b1a      	ldr	r3, [pc, #104]	@ (8004130 <UART_SetConfig+0x118>)
 80040c6:	fba3 0302 	umull	r0, r3, r3, r2
 80040ca:	095b      	lsrs	r3, r3, #5
 80040cc:	2064      	movs	r0, #100	@ 0x64
 80040ce:	fb00 f303 	mul.w	r3, r0, r3
 80040d2:	1ad3      	subs	r3, r2, r3
 80040d4:	011b      	lsls	r3, r3, #4
 80040d6:	3332      	adds	r3, #50	@ 0x32
 80040d8:	4a15      	ldr	r2, [pc, #84]	@ (8004130 <UART_SetConfig+0x118>)
 80040da:	fba2 2303 	umull	r2, r3, r2, r3
 80040de:	095b      	lsrs	r3, r3, #5
 80040e0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80040e4:	4419      	add	r1, r3
 80040e6:	68fa      	ldr	r2, [r7, #12]
 80040e8:	4613      	mov	r3, r2
 80040ea:	009b      	lsls	r3, r3, #2
 80040ec:	4413      	add	r3, r2
 80040ee:	009a      	lsls	r2, r3, #2
 80040f0:	441a      	add	r2, r3
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	685b      	ldr	r3, [r3, #4]
 80040f6:	009b      	lsls	r3, r3, #2
 80040f8:	fbb2 f2f3 	udiv	r2, r2, r3
 80040fc:	4b0c      	ldr	r3, [pc, #48]	@ (8004130 <UART_SetConfig+0x118>)
 80040fe:	fba3 0302 	umull	r0, r3, r3, r2
 8004102:	095b      	lsrs	r3, r3, #5
 8004104:	2064      	movs	r0, #100	@ 0x64
 8004106:	fb00 f303 	mul.w	r3, r0, r3
 800410a:	1ad3      	subs	r3, r2, r3
 800410c:	011b      	lsls	r3, r3, #4
 800410e:	3332      	adds	r3, #50	@ 0x32
 8004110:	4a07      	ldr	r2, [pc, #28]	@ (8004130 <UART_SetConfig+0x118>)
 8004112:	fba2 2303 	umull	r2, r3, r2, r3
 8004116:	095b      	lsrs	r3, r3, #5
 8004118:	f003 020f 	and.w	r2, r3, #15
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	440a      	add	r2, r1
 8004122:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004124:	bf00      	nop
 8004126:	3710      	adds	r7, #16
 8004128:	46bd      	mov	sp, r7
 800412a:	bd80      	pop	{r7, pc}
 800412c:	40013800 	.word	0x40013800
 8004130:	51eb851f 	.word	0x51eb851f

08004134 <__NVIC_SetPriority>:
{
 8004134:	b480      	push	{r7}
 8004136:	b083      	sub	sp, #12
 8004138:	af00      	add	r7, sp, #0
 800413a:	4603      	mov	r3, r0
 800413c:	6039      	str	r1, [r7, #0]
 800413e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004140:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004144:	2b00      	cmp	r3, #0
 8004146:	db0a      	blt.n	800415e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004148:	683b      	ldr	r3, [r7, #0]
 800414a:	b2da      	uxtb	r2, r3
 800414c:	490c      	ldr	r1, [pc, #48]	@ (8004180 <__NVIC_SetPriority+0x4c>)
 800414e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004152:	0112      	lsls	r2, r2, #4
 8004154:	b2d2      	uxtb	r2, r2
 8004156:	440b      	add	r3, r1
 8004158:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800415c:	e00a      	b.n	8004174 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800415e:	683b      	ldr	r3, [r7, #0]
 8004160:	b2da      	uxtb	r2, r3
 8004162:	4908      	ldr	r1, [pc, #32]	@ (8004184 <__NVIC_SetPriority+0x50>)
 8004164:	79fb      	ldrb	r3, [r7, #7]
 8004166:	f003 030f 	and.w	r3, r3, #15
 800416a:	3b04      	subs	r3, #4
 800416c:	0112      	lsls	r2, r2, #4
 800416e:	b2d2      	uxtb	r2, r2
 8004170:	440b      	add	r3, r1
 8004172:	761a      	strb	r2, [r3, #24]
}
 8004174:	bf00      	nop
 8004176:	370c      	adds	r7, #12
 8004178:	46bd      	mov	sp, r7
 800417a:	bc80      	pop	{r7}
 800417c:	4770      	bx	lr
 800417e:	bf00      	nop
 8004180:	e000e100 	.word	0xe000e100
 8004184:	e000ed00 	.word	0xe000ed00

08004188 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8004188:	b580      	push	{r7, lr}
 800418a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800418c:	2100      	movs	r1, #0
 800418e:	f06f 0004 	mvn.w	r0, #4
 8004192:	f7ff ffcf 	bl	8004134 <__NVIC_SetPriority>
#endif
}
 8004196:	bf00      	nop
 8004198:	bd80      	pop	{r7, pc}
	...

0800419c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800419c:	b480      	push	{r7}
 800419e:	b083      	sub	sp, #12
 80041a0:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80041a2:	f3ef 8305 	mrs	r3, IPSR
 80041a6:	603b      	str	r3, [r7, #0]
  return(result);
 80041a8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d003      	beq.n	80041b6 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80041ae:	f06f 0305 	mvn.w	r3, #5
 80041b2:	607b      	str	r3, [r7, #4]
 80041b4:	e00c      	b.n	80041d0 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80041b6:	4b09      	ldr	r3, [pc, #36]	@ (80041dc <osKernelInitialize+0x40>)
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d105      	bne.n	80041ca <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80041be:	4b07      	ldr	r3, [pc, #28]	@ (80041dc <osKernelInitialize+0x40>)
 80041c0:	2201      	movs	r2, #1
 80041c2:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80041c4:	2300      	movs	r3, #0
 80041c6:	607b      	str	r3, [r7, #4]
 80041c8:	e002      	b.n	80041d0 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80041ca:	f04f 33ff 	mov.w	r3, #4294967295
 80041ce:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80041d0:	687b      	ldr	r3, [r7, #4]
}
 80041d2:	4618      	mov	r0, r3
 80041d4:	370c      	adds	r7, #12
 80041d6:	46bd      	mov	sp, r7
 80041d8:	bc80      	pop	{r7}
 80041da:	4770      	bx	lr
 80041dc:	200002bc 	.word	0x200002bc

080041e0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80041e0:	b580      	push	{r7, lr}
 80041e2:	b082      	sub	sp, #8
 80041e4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80041e6:	f3ef 8305 	mrs	r3, IPSR
 80041ea:	603b      	str	r3, [r7, #0]
  return(result);
 80041ec:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d003      	beq.n	80041fa <osKernelStart+0x1a>
    stat = osErrorISR;
 80041f2:	f06f 0305 	mvn.w	r3, #5
 80041f6:	607b      	str	r3, [r7, #4]
 80041f8:	e010      	b.n	800421c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80041fa:	4b0b      	ldr	r3, [pc, #44]	@ (8004228 <osKernelStart+0x48>)
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	2b01      	cmp	r3, #1
 8004200:	d109      	bne.n	8004216 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8004202:	f7ff ffc1 	bl	8004188 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8004206:	4b08      	ldr	r3, [pc, #32]	@ (8004228 <osKernelStart+0x48>)
 8004208:	2202      	movs	r2, #2
 800420a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800420c:	f001 fc00 	bl	8005a10 <vTaskStartScheduler>
      stat = osOK;
 8004210:	2300      	movs	r3, #0
 8004212:	607b      	str	r3, [r7, #4]
 8004214:	e002      	b.n	800421c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8004216:	f04f 33ff 	mov.w	r3, #4294967295
 800421a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800421c:	687b      	ldr	r3, [r7, #4]
}
 800421e:	4618      	mov	r0, r3
 8004220:	3708      	adds	r7, #8
 8004222:	46bd      	mov	sp, r7
 8004224:	bd80      	pop	{r7, pc}
 8004226:	bf00      	nop
 8004228:	200002bc 	.word	0x200002bc

0800422c <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 800422c:	b580      	push	{r7, lr}
 800422e:	b082      	sub	sp, #8
 8004230:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004232:	f3ef 8305 	mrs	r3, IPSR
 8004236:	603b      	str	r3, [r7, #0]
  return(result);
 8004238:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 800423a:	2b00      	cmp	r3, #0
 800423c:	d003      	beq.n	8004246 <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 800423e:	f001 fd09 	bl	8005c54 <xTaskGetTickCountFromISR>
 8004242:	6078      	str	r0, [r7, #4]
 8004244:	e002      	b.n	800424c <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 8004246:	f001 fcf7 	bl	8005c38 <xTaskGetTickCount>
 800424a:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 800424c:	687b      	ldr	r3, [r7, #4]
}
 800424e:	4618      	mov	r0, r3
 8004250:	3708      	adds	r7, #8
 8004252:	46bd      	mov	sp, r7
 8004254:	bd80      	pop	{r7, pc}

08004256 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004256:	b580      	push	{r7, lr}
 8004258:	b08e      	sub	sp, #56	@ 0x38
 800425a:	af04      	add	r7, sp, #16
 800425c:	60f8      	str	r0, [r7, #12]
 800425e:	60b9      	str	r1, [r7, #8]
 8004260:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004262:	2300      	movs	r3, #0
 8004264:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004266:	f3ef 8305 	mrs	r3, IPSR
 800426a:	617b      	str	r3, [r7, #20]
  return(result);
 800426c:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800426e:	2b00      	cmp	r3, #0
 8004270:	d17e      	bne.n	8004370 <osThreadNew+0x11a>
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	2b00      	cmp	r3, #0
 8004276:	d07b      	beq.n	8004370 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8004278:	2380      	movs	r3, #128	@ 0x80
 800427a:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800427c:	2318      	movs	r3, #24
 800427e:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8004280:	2300      	movs	r3, #0
 8004282:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8004284:	f04f 33ff 	mov.w	r3, #4294967295
 8004288:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	2b00      	cmp	r3, #0
 800428e:	d045      	beq.n	800431c <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	2b00      	cmp	r3, #0
 8004296:	d002      	beq.n	800429e <osThreadNew+0x48>
        name = attr->name;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	699b      	ldr	r3, [r3, #24]
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d002      	beq.n	80042ac <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	699b      	ldr	r3, [r3, #24]
 80042aa:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80042ac:	69fb      	ldr	r3, [r7, #28]
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d008      	beq.n	80042c4 <osThreadNew+0x6e>
 80042b2:	69fb      	ldr	r3, [r7, #28]
 80042b4:	2b38      	cmp	r3, #56	@ 0x38
 80042b6:	d805      	bhi.n	80042c4 <osThreadNew+0x6e>
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	685b      	ldr	r3, [r3, #4]
 80042bc:	f003 0301 	and.w	r3, r3, #1
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d001      	beq.n	80042c8 <osThreadNew+0x72>
        return (NULL);
 80042c4:	2300      	movs	r3, #0
 80042c6:	e054      	b.n	8004372 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	695b      	ldr	r3, [r3, #20]
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d003      	beq.n	80042d8 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	695b      	ldr	r3, [r3, #20]
 80042d4:	089b      	lsrs	r3, r3, #2
 80042d6:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	689b      	ldr	r3, [r3, #8]
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d00e      	beq.n	80042fe <osThreadNew+0xa8>
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	68db      	ldr	r3, [r3, #12]
 80042e4:	2b5b      	cmp	r3, #91	@ 0x5b
 80042e6:	d90a      	bls.n	80042fe <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d006      	beq.n	80042fe <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	695b      	ldr	r3, [r3, #20]
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d002      	beq.n	80042fe <osThreadNew+0xa8>
        mem = 1;
 80042f8:	2301      	movs	r3, #1
 80042fa:	61bb      	str	r3, [r7, #24]
 80042fc:	e010      	b.n	8004320 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	689b      	ldr	r3, [r3, #8]
 8004302:	2b00      	cmp	r3, #0
 8004304:	d10c      	bne.n	8004320 <osThreadNew+0xca>
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	68db      	ldr	r3, [r3, #12]
 800430a:	2b00      	cmp	r3, #0
 800430c:	d108      	bne.n	8004320 <osThreadNew+0xca>
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	691b      	ldr	r3, [r3, #16]
 8004312:	2b00      	cmp	r3, #0
 8004314:	d104      	bne.n	8004320 <osThreadNew+0xca>
          mem = 0;
 8004316:	2300      	movs	r3, #0
 8004318:	61bb      	str	r3, [r7, #24]
 800431a:	e001      	b.n	8004320 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800431c:	2300      	movs	r3, #0
 800431e:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8004320:	69bb      	ldr	r3, [r7, #24]
 8004322:	2b01      	cmp	r3, #1
 8004324:	d110      	bne.n	8004348 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800432a:	687a      	ldr	r2, [r7, #4]
 800432c:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800432e:	9202      	str	r2, [sp, #8]
 8004330:	9301      	str	r3, [sp, #4]
 8004332:	69fb      	ldr	r3, [r7, #28]
 8004334:	9300      	str	r3, [sp, #0]
 8004336:	68bb      	ldr	r3, [r7, #8]
 8004338:	6a3a      	ldr	r2, [r7, #32]
 800433a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800433c:	68f8      	ldr	r0, [r7, #12]
 800433e:	f001 f941 	bl	80055c4 <xTaskCreateStatic>
 8004342:	4603      	mov	r3, r0
 8004344:	613b      	str	r3, [r7, #16]
 8004346:	e013      	b.n	8004370 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8004348:	69bb      	ldr	r3, [r7, #24]
 800434a:	2b00      	cmp	r3, #0
 800434c:	d110      	bne.n	8004370 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800434e:	6a3b      	ldr	r3, [r7, #32]
 8004350:	b29a      	uxth	r2, r3
 8004352:	f107 0310 	add.w	r3, r7, #16
 8004356:	9301      	str	r3, [sp, #4]
 8004358:	69fb      	ldr	r3, [r7, #28]
 800435a:	9300      	str	r3, [sp, #0]
 800435c:	68bb      	ldr	r3, [r7, #8]
 800435e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004360:	68f8      	ldr	r0, [r7, #12]
 8004362:	f001 f98f 	bl	8005684 <xTaskCreate>
 8004366:	4603      	mov	r3, r0
 8004368:	2b01      	cmp	r3, #1
 800436a:	d001      	beq.n	8004370 <osThreadNew+0x11a>
            hTask = NULL;
 800436c:	2300      	movs	r3, #0
 800436e:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004370:	693b      	ldr	r3, [r7, #16]
}
 8004372:	4618      	mov	r0, r3
 8004374:	3728      	adds	r7, #40	@ 0x28
 8004376:	46bd      	mov	sp, r7
 8004378:	bd80      	pop	{r7, pc}
	...

0800437c <osThreadFlagsSet>:
  return (count);
}
#endif /* (configUSE_OS2_THREAD_ENUMERATE == 1) */

#if (configUSE_OS2_THREAD_FLAGS == 1)
uint32_t osThreadFlagsSet (osThreadId_t thread_id, uint32_t flags) {
 800437c:	b580      	push	{r7, lr}
 800437e:	b088      	sub	sp, #32
 8004380:	af02      	add	r7, sp, #8
 8004382:	6078      	str	r0, [r7, #4]
 8004384:	6039      	str	r1, [r7, #0]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	617b      	str	r3, [r7, #20]
  uint32_t rflags;
  BaseType_t yield;

  if ((hTask == NULL) || ((flags & THREAD_FLAGS_INVALID_BITS) != 0U)) {
 800438a:	697b      	ldr	r3, [r7, #20]
 800438c:	2b00      	cmp	r3, #0
 800438e:	d002      	beq.n	8004396 <osThreadFlagsSet+0x1a>
 8004390:	683b      	ldr	r3, [r7, #0]
 8004392:	2b00      	cmp	r3, #0
 8004394:	da03      	bge.n	800439e <osThreadFlagsSet+0x22>
    rflags = (uint32_t)osErrorParameter;
 8004396:	f06f 0303 	mvn.w	r3, #3
 800439a:	60fb      	str	r3, [r7, #12]
 800439c:	e035      	b.n	800440a <osThreadFlagsSet+0x8e>
  }
  else {
    rflags = (uint32_t)osError;
 800439e:	f04f 33ff 	mov.w	r3, #4294967295
 80043a2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80043a4:	f3ef 8305 	mrs	r3, IPSR
 80043a8:	613b      	str	r3, [r7, #16]
  return(result);
 80043aa:	693b      	ldr	r3, [r7, #16]

    if (IS_IRQ()) {
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d01f      	beq.n	80043f0 <osThreadFlagsSet+0x74>
      yield = pdFALSE;
 80043b0:	2300      	movs	r3, #0
 80043b2:	60bb      	str	r3, [r7, #8]

      (void)xTaskNotifyFromISR (hTask, flags, eSetBits, &yield);
 80043b4:	f107 0308 	add.w	r3, r7, #8
 80043b8:	9300      	str	r3, [sp, #0]
 80043ba:	2300      	movs	r3, #0
 80043bc:	2201      	movs	r2, #1
 80043be:	6839      	ldr	r1, [r7, #0]
 80043c0:	6978      	ldr	r0, [r7, #20]
 80043c2:	f002 f925 	bl	8006610 <xTaskGenericNotifyFromISR>
      (void)xTaskNotifyAndQueryFromISR (hTask, 0, eNoAction, &rflags, NULL);
 80043c6:	f107 030c 	add.w	r3, r7, #12
 80043ca:	2200      	movs	r2, #0
 80043cc:	9200      	str	r2, [sp, #0]
 80043ce:	2200      	movs	r2, #0
 80043d0:	2100      	movs	r1, #0
 80043d2:	6978      	ldr	r0, [r7, #20]
 80043d4:	f002 f91c 	bl	8006610 <xTaskGenericNotifyFromISR>

      portYIELD_FROM_ISR (yield);
 80043d8:	68bb      	ldr	r3, [r7, #8]
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d015      	beq.n	800440a <osThreadFlagsSet+0x8e>
 80043de:	4b0d      	ldr	r3, [pc, #52]	@ (8004414 <osThreadFlagsSet+0x98>)
 80043e0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80043e4:	601a      	str	r2, [r3, #0]
 80043e6:	f3bf 8f4f 	dsb	sy
 80043ea:	f3bf 8f6f 	isb	sy
 80043ee:	e00c      	b.n	800440a <osThreadFlagsSet+0x8e>
    }
    else {
      (void)xTaskNotify (hTask, flags, eSetBits);
 80043f0:	2300      	movs	r3, #0
 80043f2:	2201      	movs	r2, #1
 80043f4:	6839      	ldr	r1, [r7, #0]
 80043f6:	6978      	ldr	r0, [r7, #20]
 80043f8:	f002 f850 	bl	800649c <xTaskGenericNotify>
      (void)xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags);
 80043fc:	f107 030c 	add.w	r3, r7, #12
 8004400:	2200      	movs	r2, #0
 8004402:	2100      	movs	r1, #0
 8004404:	6978      	ldr	r0, [r7, #20]
 8004406:	f002 f849 	bl	800649c <xTaskGenericNotify>
    }
  }
  /* Return flags after setting */
  return (rflags);
 800440a:	68fb      	ldr	r3, [r7, #12]
}
 800440c:	4618      	mov	r0, r3
 800440e:	3718      	adds	r7, #24
 8004410:	46bd      	mov	sp, r7
 8004412:	bd80      	pop	{r7, pc}
 8004414:	e000ed04 	.word	0xe000ed04

08004418 <osThreadFlagsWait>:
  }

  return (rflags);
}

uint32_t osThreadFlagsWait (uint32_t flags, uint32_t options, uint32_t timeout) {
 8004418:	b580      	push	{r7, lr}
 800441a:	b08c      	sub	sp, #48	@ 0x30
 800441c:	af00      	add	r7, sp, #0
 800441e:	60f8      	str	r0, [r7, #12]
 8004420:	60b9      	str	r1, [r7, #8]
 8004422:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004424:	f3ef 8305 	mrs	r3, IPSR
 8004428:	617b      	str	r3, [r7, #20]
  return(result);
 800442a:	697b      	ldr	r3, [r7, #20]
  uint32_t rflags, nval;
  uint32_t clear;
  TickType_t t0, td, tout;
  BaseType_t rval;

  if (IS_IRQ()) {
 800442c:	2b00      	cmp	r3, #0
 800442e:	d003      	beq.n	8004438 <osThreadFlagsWait+0x20>
    rflags = (uint32_t)osErrorISR;
 8004430:	f06f 0305 	mvn.w	r3, #5
 8004434:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004436:	e06b      	b.n	8004510 <osThreadFlagsWait+0xf8>
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	2b00      	cmp	r3, #0
 800443c:	da03      	bge.n	8004446 <osThreadFlagsWait+0x2e>
    rflags = (uint32_t)osErrorParameter;
 800443e:	f06f 0303 	mvn.w	r3, #3
 8004442:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004444:	e064      	b.n	8004510 <osThreadFlagsWait+0xf8>
  }
  else {
    if ((options & osFlagsNoClear) == osFlagsNoClear) {
 8004446:	68bb      	ldr	r3, [r7, #8]
 8004448:	f003 0302 	and.w	r3, r3, #2
 800444c:	2b00      	cmp	r3, #0
 800444e:	d002      	beq.n	8004456 <osThreadFlagsWait+0x3e>
      clear = 0U;
 8004450:	2300      	movs	r3, #0
 8004452:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004454:	e001      	b.n	800445a <osThreadFlagsWait+0x42>
    } else {
      clear = flags;
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    rflags = 0U;
 800445a:	2300      	movs	r3, #0
 800445c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    tout   = timeout;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	627b      	str	r3, [r7, #36]	@ 0x24

    t0 = xTaskGetTickCount();
 8004462:	f001 fbe9 	bl	8005c38 <xTaskGetTickCount>
 8004466:	6238      	str	r0, [r7, #32]
    do {
      rval = xTaskNotifyWait (0, clear, &nval, tout);
 8004468:	f107 0210 	add.w	r2, r7, #16
 800446c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800446e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004470:	2000      	movs	r0, #0
 8004472:	f001 ffb9 	bl	80063e8 <xTaskNotifyWait>
 8004476:	61f8      	str	r0, [r7, #28]

      if (rval == pdPASS) {
 8004478:	69fb      	ldr	r3, [r7, #28]
 800447a:	2b01      	cmp	r3, #1
 800447c:	d137      	bne.n	80044ee <osThreadFlagsWait+0xd6>
        rflags &= flags;
 800447e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	4013      	ands	r3, r2
 8004484:	62fb      	str	r3, [r7, #44]	@ 0x2c
        rflags |= nval;
 8004486:	693b      	ldr	r3, [r7, #16]
 8004488:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800448a:	4313      	orrs	r3, r2
 800448c:	62fb      	str	r3, [r7, #44]	@ 0x2c

        if ((options & osFlagsWaitAll) == osFlagsWaitAll) {
 800448e:	68bb      	ldr	r3, [r7, #8]
 8004490:	f003 0301 	and.w	r3, r3, #1
 8004494:	2b00      	cmp	r3, #0
 8004496:	d00c      	beq.n	80044b2 <osThreadFlagsWait+0x9a>
          if ((flags & rflags) == flags) {
 8004498:	68fa      	ldr	r2, [r7, #12]
 800449a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800449c:	4013      	ands	r3, r2
 800449e:	68fa      	ldr	r2, [r7, #12]
 80044a0:	429a      	cmp	r2, r3
 80044a2:	d032      	beq.n	800450a <osThreadFlagsWait+0xf2>
            break;
          } else {
            if (timeout == 0U) {
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d10f      	bne.n	80044ca <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 80044aa:	f06f 0302 	mvn.w	r3, #2
 80044ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
              break;
 80044b0:	e02e      	b.n	8004510 <osThreadFlagsWait+0xf8>
            }
          }
        }
        else {
          if ((flags & rflags) != 0) {
 80044b2:	68fa      	ldr	r2, [r7, #12]
 80044b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80044b6:	4013      	ands	r3, r2
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d128      	bne.n	800450e <osThreadFlagsWait+0xf6>
            break;
          } else {
            if (timeout == 0U) {
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d103      	bne.n	80044ca <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 80044c2:	f06f 0302 	mvn.w	r3, #2
 80044c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
              break;
 80044c8:	e022      	b.n	8004510 <osThreadFlagsWait+0xf8>
            }
          }
        }

        /* Update timeout */
        td = xTaskGetTickCount() - t0;
 80044ca:	f001 fbb5 	bl	8005c38 <xTaskGetTickCount>
 80044ce:	4602      	mov	r2, r0
 80044d0:	6a3b      	ldr	r3, [r7, #32]
 80044d2:	1ad3      	subs	r3, r2, r3
 80044d4:	61bb      	str	r3, [r7, #24]

        if (td > tout) {
 80044d6:	69ba      	ldr	r2, [r7, #24]
 80044d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044da:	429a      	cmp	r2, r3
 80044dc:	d902      	bls.n	80044e4 <osThreadFlagsWait+0xcc>
          tout  = 0;
 80044de:	2300      	movs	r3, #0
 80044e0:	627b      	str	r3, [r7, #36]	@ 0x24
 80044e2:	e00e      	b.n	8004502 <osThreadFlagsWait+0xea>
        } else {
          tout -= td;
 80044e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80044e6:	69bb      	ldr	r3, [r7, #24]
 80044e8:	1ad3      	subs	r3, r2, r3
 80044ea:	627b      	str	r3, [r7, #36]	@ 0x24
 80044ec:	e009      	b.n	8004502 <osThreadFlagsWait+0xea>
        }
      }
      else {
        if (timeout == 0) {
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d103      	bne.n	80044fc <osThreadFlagsWait+0xe4>
          rflags = (uint32_t)osErrorResource;
 80044f4:	f06f 0302 	mvn.w	r3, #2
 80044f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80044fa:	e002      	b.n	8004502 <osThreadFlagsWait+0xea>
        } else {
          rflags = (uint32_t)osErrorTimeout;
 80044fc:	f06f 0301 	mvn.w	r3, #1
 8004500:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
      }
    }
    while (rval != pdFAIL);
 8004502:	69fb      	ldr	r3, [r7, #28]
 8004504:	2b00      	cmp	r3, #0
 8004506:	d1af      	bne.n	8004468 <osThreadFlagsWait+0x50>
 8004508:	e002      	b.n	8004510 <osThreadFlagsWait+0xf8>
            break;
 800450a:	bf00      	nop
 800450c:	e000      	b.n	8004510 <osThreadFlagsWait+0xf8>
            break;
 800450e:	bf00      	nop
  }

  /* Return flags before clearing */
  return (rflags);
 8004510:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8004512:	4618      	mov	r0, r3
 8004514:	3730      	adds	r7, #48	@ 0x30
 8004516:	46bd      	mov	sp, r7
 8004518:	bd80      	pop	{r7, pc}

0800451a <osDelayUntil>:
  }

  return (stat);
}

osStatus_t osDelayUntil (uint32_t ticks) {
 800451a:	b580      	push	{r7, lr}
 800451c:	b086      	sub	sp, #24
 800451e:	af00      	add	r7, sp, #0
 8004520:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004522:	f3ef 8305 	mrs	r3, IPSR
 8004526:	60fb      	str	r3, [r7, #12]
  return(result);
 8004528:	68fb      	ldr	r3, [r7, #12]
  TickType_t tcnt, delay;
  osStatus_t stat;

  if (IS_IRQ()) {
 800452a:	2b00      	cmp	r3, #0
 800452c:	d003      	beq.n	8004536 <osDelayUntil+0x1c>
    stat = osErrorISR;
 800452e:	f06f 0305 	mvn.w	r3, #5
 8004532:	617b      	str	r3, [r7, #20]
 8004534:	e019      	b.n	800456a <osDelayUntil+0x50>
  }
  else {
    stat = osOK;
 8004536:	2300      	movs	r3, #0
 8004538:	617b      	str	r3, [r7, #20]
    tcnt = xTaskGetTickCount();
 800453a:	f001 fb7d 	bl	8005c38 <xTaskGetTickCount>
 800453e:	4603      	mov	r3, r0
 8004540:	60bb      	str	r3, [r7, #8]

    /* Determine remaining number of ticks to delay */
    delay = (TickType_t)ticks - tcnt;
 8004542:	68bb      	ldr	r3, [r7, #8]
 8004544:	687a      	ldr	r2, [r7, #4]
 8004546:	1ad3      	subs	r3, r2, r3
 8004548:	613b      	str	r3, [r7, #16]

    /* Check if target tick has not expired */
    if((delay != 0U) && (0 == (delay >> (8 * sizeof(TickType_t) - 1)))) {
 800454a:	693b      	ldr	r3, [r7, #16]
 800454c:	2b00      	cmp	r3, #0
 800454e:	d009      	beq.n	8004564 <osDelayUntil+0x4a>
 8004550:	693b      	ldr	r3, [r7, #16]
 8004552:	2b00      	cmp	r3, #0
 8004554:	db06      	blt.n	8004564 <osDelayUntil+0x4a>
      vTaskDelayUntil (&tcnt, delay);
 8004556:	f107 0308 	add.w	r3, r7, #8
 800455a:	6939      	ldr	r1, [r7, #16]
 800455c:	4618      	mov	r0, r3
 800455e:	f001 f9d7 	bl	8005910 <vTaskDelayUntil>
 8004562:	e002      	b.n	800456a <osDelayUntil+0x50>
    }
    else
    {
      /* No delay or already expired */
      stat = osErrorParameter;
 8004564:	f06f 0303 	mvn.w	r3, #3
 8004568:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800456a:	697b      	ldr	r3, [r7, #20]
}
 800456c:	4618      	mov	r0, r3
 800456e:	3718      	adds	r7, #24
 8004570:	46bd      	mov	sp, r7
 8004572:	bd80      	pop	{r7, pc}

08004574 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8004574:	b580      	push	{r7, lr}
 8004576:	b08a      	sub	sp, #40	@ 0x28
 8004578:	af02      	add	r7, sp, #8
 800457a:	60f8      	str	r0, [r7, #12]
 800457c:	60b9      	str	r1, [r7, #8]
 800457e:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8004580:	2300      	movs	r3, #0
 8004582:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004584:	f3ef 8305 	mrs	r3, IPSR
 8004588:	613b      	str	r3, [r7, #16]
  return(result);
 800458a:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800458c:	2b00      	cmp	r3, #0
 800458e:	d15f      	bne.n	8004650 <osMessageQueueNew+0xdc>
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	2b00      	cmp	r3, #0
 8004594:	d05c      	beq.n	8004650 <osMessageQueueNew+0xdc>
 8004596:	68bb      	ldr	r3, [r7, #8]
 8004598:	2b00      	cmp	r3, #0
 800459a:	d059      	beq.n	8004650 <osMessageQueueNew+0xdc>
    mem = -1;
 800459c:	f04f 33ff 	mov.w	r3, #4294967295
 80045a0:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d029      	beq.n	80045fc <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	689b      	ldr	r3, [r3, #8]
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d012      	beq.n	80045d6 <osMessageQueueNew+0x62>
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	68db      	ldr	r3, [r3, #12]
 80045b4:	2b4f      	cmp	r3, #79	@ 0x4f
 80045b6:	d90e      	bls.n	80045d6 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d00a      	beq.n	80045d6 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	695a      	ldr	r2, [r3, #20]
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	68b9      	ldr	r1, [r7, #8]
 80045c8:	fb01 f303 	mul.w	r3, r1, r3
 80045cc:	429a      	cmp	r2, r3
 80045ce:	d302      	bcc.n	80045d6 <osMessageQueueNew+0x62>
        mem = 1;
 80045d0:	2301      	movs	r3, #1
 80045d2:	61bb      	str	r3, [r7, #24]
 80045d4:	e014      	b.n	8004600 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	689b      	ldr	r3, [r3, #8]
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d110      	bne.n	8004600 <osMessageQueueNew+0x8c>
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	68db      	ldr	r3, [r3, #12]
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d10c      	bne.n	8004600 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d108      	bne.n	8004600 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	695b      	ldr	r3, [r3, #20]
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d104      	bne.n	8004600 <osMessageQueueNew+0x8c>
          mem = 0;
 80045f6:	2300      	movs	r3, #0
 80045f8:	61bb      	str	r3, [r7, #24]
 80045fa:	e001      	b.n	8004600 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 80045fc:	2300      	movs	r3, #0
 80045fe:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8004600:	69bb      	ldr	r3, [r7, #24]
 8004602:	2b01      	cmp	r3, #1
 8004604:	d10b      	bne.n	800461e <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	691a      	ldr	r2, [r3, #16]
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	689b      	ldr	r3, [r3, #8]
 800460e:	2100      	movs	r1, #0
 8004610:	9100      	str	r1, [sp, #0]
 8004612:	68b9      	ldr	r1, [r7, #8]
 8004614:	68f8      	ldr	r0, [r7, #12]
 8004616:	f000 fa4b 	bl	8004ab0 <xQueueGenericCreateStatic>
 800461a:	61f8      	str	r0, [r7, #28]
 800461c:	e008      	b.n	8004630 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800461e:	69bb      	ldr	r3, [r7, #24]
 8004620:	2b00      	cmp	r3, #0
 8004622:	d105      	bne.n	8004630 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8004624:	2200      	movs	r2, #0
 8004626:	68b9      	ldr	r1, [r7, #8]
 8004628:	68f8      	ldr	r0, [r7, #12]
 800462a:	f000 fabe 	bl	8004baa <xQueueGenericCreate>
 800462e:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8004630:	69fb      	ldr	r3, [r7, #28]
 8004632:	2b00      	cmp	r3, #0
 8004634:	d00c      	beq.n	8004650 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	2b00      	cmp	r3, #0
 800463a:	d003      	beq.n	8004644 <osMessageQueueNew+0xd0>
        name = attr->name;
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	617b      	str	r3, [r7, #20]
 8004642:	e001      	b.n	8004648 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8004644:	2300      	movs	r3, #0
 8004646:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8004648:	6979      	ldr	r1, [r7, #20]
 800464a:	69f8      	ldr	r0, [r7, #28]
 800464c:	f000 ff5e 	bl	800550c <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8004650:	69fb      	ldr	r3, [r7, #28]
}
 8004652:	4618      	mov	r0, r3
 8004654:	3720      	adds	r7, #32
 8004656:	46bd      	mov	sp, r7
 8004658:	bd80      	pop	{r7, pc}
	...

0800465c <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800465c:	b580      	push	{r7, lr}
 800465e:	b088      	sub	sp, #32
 8004660:	af00      	add	r7, sp, #0
 8004662:	60f8      	str	r0, [r7, #12]
 8004664:	60b9      	str	r1, [r7, #8]
 8004666:	603b      	str	r3, [r7, #0]
 8004668:	4613      	mov	r3, r2
 800466a:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8004670:	2300      	movs	r3, #0
 8004672:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004674:	f3ef 8305 	mrs	r3, IPSR
 8004678:	617b      	str	r3, [r7, #20]
  return(result);
 800467a:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800467c:	2b00      	cmp	r3, #0
 800467e:	d028      	beq.n	80046d2 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8004680:	69bb      	ldr	r3, [r7, #24]
 8004682:	2b00      	cmp	r3, #0
 8004684:	d005      	beq.n	8004692 <osMessageQueuePut+0x36>
 8004686:	68bb      	ldr	r3, [r7, #8]
 8004688:	2b00      	cmp	r3, #0
 800468a:	d002      	beq.n	8004692 <osMessageQueuePut+0x36>
 800468c:	683b      	ldr	r3, [r7, #0]
 800468e:	2b00      	cmp	r3, #0
 8004690:	d003      	beq.n	800469a <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8004692:	f06f 0303 	mvn.w	r3, #3
 8004696:	61fb      	str	r3, [r7, #28]
 8004698:	e038      	b.n	800470c <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 800469a:	2300      	movs	r3, #0
 800469c:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800469e:	f107 0210 	add.w	r2, r7, #16
 80046a2:	2300      	movs	r3, #0
 80046a4:	68b9      	ldr	r1, [r7, #8]
 80046a6:	69b8      	ldr	r0, [r7, #24]
 80046a8:	f000 fbe0 	bl	8004e6c <xQueueGenericSendFromISR>
 80046ac:	4603      	mov	r3, r0
 80046ae:	2b01      	cmp	r3, #1
 80046b0:	d003      	beq.n	80046ba <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 80046b2:	f06f 0302 	mvn.w	r3, #2
 80046b6:	61fb      	str	r3, [r7, #28]
 80046b8:	e028      	b.n	800470c <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 80046ba:	693b      	ldr	r3, [r7, #16]
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d025      	beq.n	800470c <osMessageQueuePut+0xb0>
 80046c0:	4b15      	ldr	r3, [pc, #84]	@ (8004718 <osMessageQueuePut+0xbc>)
 80046c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80046c6:	601a      	str	r2, [r3, #0]
 80046c8:	f3bf 8f4f 	dsb	sy
 80046cc:	f3bf 8f6f 	isb	sy
 80046d0:	e01c      	b.n	800470c <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80046d2:	69bb      	ldr	r3, [r7, #24]
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d002      	beq.n	80046de <osMessageQueuePut+0x82>
 80046d8:	68bb      	ldr	r3, [r7, #8]
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d103      	bne.n	80046e6 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 80046de:	f06f 0303 	mvn.w	r3, #3
 80046e2:	61fb      	str	r3, [r7, #28]
 80046e4:	e012      	b.n	800470c <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80046e6:	2300      	movs	r3, #0
 80046e8:	683a      	ldr	r2, [r7, #0]
 80046ea:	68b9      	ldr	r1, [r7, #8]
 80046ec:	69b8      	ldr	r0, [r7, #24]
 80046ee:	f000 fabb 	bl	8004c68 <xQueueGenericSend>
 80046f2:	4603      	mov	r3, r0
 80046f4:	2b01      	cmp	r3, #1
 80046f6:	d009      	beq.n	800470c <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 80046f8:	683b      	ldr	r3, [r7, #0]
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d003      	beq.n	8004706 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 80046fe:	f06f 0301 	mvn.w	r3, #1
 8004702:	61fb      	str	r3, [r7, #28]
 8004704:	e002      	b.n	800470c <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8004706:	f06f 0302 	mvn.w	r3, #2
 800470a:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800470c:	69fb      	ldr	r3, [r7, #28]
}
 800470e:	4618      	mov	r0, r3
 8004710:	3720      	adds	r7, #32
 8004712:	46bd      	mov	sp, r7
 8004714:	bd80      	pop	{r7, pc}
 8004716:	bf00      	nop
 8004718:	e000ed04 	.word	0xe000ed04

0800471c <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800471c:	b580      	push	{r7, lr}
 800471e:	b088      	sub	sp, #32
 8004720:	af00      	add	r7, sp, #0
 8004722:	60f8      	str	r0, [r7, #12]
 8004724:	60b9      	str	r1, [r7, #8]
 8004726:	607a      	str	r2, [r7, #4]
 8004728:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800472e:	2300      	movs	r3, #0
 8004730:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004732:	f3ef 8305 	mrs	r3, IPSR
 8004736:	617b      	str	r3, [r7, #20]
  return(result);
 8004738:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800473a:	2b00      	cmp	r3, #0
 800473c:	d028      	beq.n	8004790 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800473e:	69bb      	ldr	r3, [r7, #24]
 8004740:	2b00      	cmp	r3, #0
 8004742:	d005      	beq.n	8004750 <osMessageQueueGet+0x34>
 8004744:	68bb      	ldr	r3, [r7, #8]
 8004746:	2b00      	cmp	r3, #0
 8004748:	d002      	beq.n	8004750 <osMessageQueueGet+0x34>
 800474a:	683b      	ldr	r3, [r7, #0]
 800474c:	2b00      	cmp	r3, #0
 800474e:	d003      	beq.n	8004758 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8004750:	f06f 0303 	mvn.w	r3, #3
 8004754:	61fb      	str	r3, [r7, #28]
 8004756:	e037      	b.n	80047c8 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8004758:	2300      	movs	r3, #0
 800475a:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800475c:	f107 0310 	add.w	r3, r7, #16
 8004760:	461a      	mov	r2, r3
 8004762:	68b9      	ldr	r1, [r7, #8]
 8004764:	69b8      	ldr	r0, [r7, #24]
 8004766:	f000 fd01 	bl	800516c <xQueueReceiveFromISR>
 800476a:	4603      	mov	r3, r0
 800476c:	2b01      	cmp	r3, #1
 800476e:	d003      	beq.n	8004778 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8004770:	f06f 0302 	mvn.w	r3, #2
 8004774:	61fb      	str	r3, [r7, #28]
 8004776:	e027      	b.n	80047c8 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8004778:	693b      	ldr	r3, [r7, #16]
 800477a:	2b00      	cmp	r3, #0
 800477c:	d024      	beq.n	80047c8 <osMessageQueueGet+0xac>
 800477e:	4b15      	ldr	r3, [pc, #84]	@ (80047d4 <osMessageQueueGet+0xb8>)
 8004780:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004784:	601a      	str	r2, [r3, #0]
 8004786:	f3bf 8f4f 	dsb	sy
 800478a:	f3bf 8f6f 	isb	sy
 800478e:	e01b      	b.n	80047c8 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8004790:	69bb      	ldr	r3, [r7, #24]
 8004792:	2b00      	cmp	r3, #0
 8004794:	d002      	beq.n	800479c <osMessageQueueGet+0x80>
 8004796:	68bb      	ldr	r3, [r7, #8]
 8004798:	2b00      	cmp	r3, #0
 800479a:	d103      	bne.n	80047a4 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 800479c:	f06f 0303 	mvn.w	r3, #3
 80047a0:	61fb      	str	r3, [r7, #28]
 80047a2:	e011      	b.n	80047c8 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80047a4:	683a      	ldr	r2, [r7, #0]
 80047a6:	68b9      	ldr	r1, [r7, #8]
 80047a8:	69b8      	ldr	r0, [r7, #24]
 80047aa:	f000 fbfd 	bl	8004fa8 <xQueueReceive>
 80047ae:	4603      	mov	r3, r0
 80047b0:	2b01      	cmp	r3, #1
 80047b2:	d009      	beq.n	80047c8 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 80047b4:	683b      	ldr	r3, [r7, #0]
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d003      	beq.n	80047c2 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 80047ba:	f06f 0301 	mvn.w	r3, #1
 80047be:	61fb      	str	r3, [r7, #28]
 80047c0:	e002      	b.n	80047c8 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 80047c2:	f06f 0302 	mvn.w	r3, #2
 80047c6:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 80047c8:	69fb      	ldr	r3, [r7, #28]
}
 80047ca:	4618      	mov	r0, r3
 80047cc:	3720      	adds	r7, #32
 80047ce:	46bd      	mov	sp, r7
 80047d0:	bd80      	pop	{r7, pc}
 80047d2:	bf00      	nop
 80047d4:	e000ed04 	.word	0xe000ed04

080047d8 <osMessageQueueGetCount>:
  }

  return (size);
}

uint32_t osMessageQueueGetCount (osMessageQueueId_t mq_id) {
 80047d8:	b580      	push	{r7, lr}
 80047da:	b086      	sub	sp, #24
 80047dc:	af00      	add	r7, sp, #0
 80047de:	6078      	str	r0, [r7, #4]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	613b      	str	r3, [r7, #16]
  UBaseType_t count;

  if (hQueue == NULL) {
 80047e4:	693b      	ldr	r3, [r7, #16]
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d102      	bne.n	80047f0 <osMessageQueueGetCount+0x18>
    count = 0U;
 80047ea:	2300      	movs	r3, #0
 80047ec:	617b      	str	r3, [r7, #20]
 80047ee:	e00e      	b.n	800480e <osMessageQueueGetCount+0x36>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80047f0:	f3ef 8305 	mrs	r3, IPSR
 80047f4:	60fb      	str	r3, [r7, #12]
  return(result);
 80047f6:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d004      	beq.n	8004806 <osMessageQueueGetCount+0x2e>
    count = uxQueueMessagesWaitingFromISR (hQueue);
 80047fc:	6938      	ldr	r0, [r7, #16]
 80047fe:	f000 fd56 	bl	80052ae <uxQueueMessagesWaitingFromISR>
 8004802:	6178      	str	r0, [r7, #20]
 8004804:	e003      	b.n	800480e <osMessageQueueGetCount+0x36>
  }
  else {
    count = uxQueueMessagesWaiting (hQueue);
 8004806:	6938      	ldr	r0, [r7, #16]
 8004808:	f000 fd32 	bl	8005270 <uxQueueMessagesWaiting>
 800480c:	6178      	str	r0, [r7, #20]
  }

  return ((uint32_t)count);
 800480e:	697b      	ldr	r3, [r7, #20]
}
 8004810:	4618      	mov	r0, r3
 8004812:	3718      	adds	r7, #24
 8004814:	46bd      	mov	sp, r7
 8004816:	bd80      	pop	{r7, pc}

08004818 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004818:	b480      	push	{r7}
 800481a:	b085      	sub	sp, #20
 800481c:	af00      	add	r7, sp, #0
 800481e:	60f8      	str	r0, [r7, #12]
 8004820:	60b9      	str	r1, [r7, #8]
 8004822:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	4a06      	ldr	r2, [pc, #24]	@ (8004840 <vApplicationGetIdleTaskMemory+0x28>)
 8004828:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800482a:	68bb      	ldr	r3, [r7, #8]
 800482c:	4a05      	ldr	r2, [pc, #20]	@ (8004844 <vApplicationGetIdleTaskMemory+0x2c>)
 800482e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	2280      	movs	r2, #128	@ 0x80
 8004834:	601a      	str	r2, [r3, #0]
}
 8004836:	bf00      	nop
 8004838:	3714      	adds	r7, #20
 800483a:	46bd      	mov	sp, r7
 800483c:	bc80      	pop	{r7}
 800483e:	4770      	bx	lr
 8004840:	200002c0 	.word	0x200002c0
 8004844:	2000031c 	.word	0x2000031c

08004848 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004848:	b480      	push	{r7}
 800484a:	b085      	sub	sp, #20
 800484c:	af00      	add	r7, sp, #0
 800484e:	60f8      	str	r0, [r7, #12]
 8004850:	60b9      	str	r1, [r7, #8]
 8004852:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	4a07      	ldr	r2, [pc, #28]	@ (8004874 <vApplicationGetTimerTaskMemory+0x2c>)
 8004858:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800485a:	68bb      	ldr	r3, [r7, #8]
 800485c:	4a06      	ldr	r2, [pc, #24]	@ (8004878 <vApplicationGetTimerTaskMemory+0x30>)
 800485e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004866:	601a      	str	r2, [r3, #0]
}
 8004868:	bf00      	nop
 800486a:	3714      	adds	r7, #20
 800486c:	46bd      	mov	sp, r7
 800486e:	bc80      	pop	{r7}
 8004870:	4770      	bx	lr
 8004872:	bf00      	nop
 8004874:	2000051c 	.word	0x2000051c
 8004878:	20000578 	.word	0x20000578

0800487c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800487c:	b480      	push	{r7}
 800487e:	b083      	sub	sp, #12
 8004880:	af00      	add	r7, sp, #0
 8004882:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	f103 0208 	add.w	r2, r3, #8
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	f04f 32ff 	mov.w	r2, #4294967295
 8004894:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	f103 0208 	add.w	r2, r3, #8
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	f103 0208 	add.w	r2, r3, #8
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	2200      	movs	r2, #0
 80048ae:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80048b0:	bf00      	nop
 80048b2:	370c      	adds	r7, #12
 80048b4:	46bd      	mov	sp, r7
 80048b6:	bc80      	pop	{r7}
 80048b8:	4770      	bx	lr

080048ba <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80048ba:	b480      	push	{r7}
 80048bc:	b083      	sub	sp, #12
 80048be:	af00      	add	r7, sp, #0
 80048c0:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	2200      	movs	r2, #0
 80048c6:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80048c8:	bf00      	nop
 80048ca:	370c      	adds	r7, #12
 80048cc:	46bd      	mov	sp, r7
 80048ce:	bc80      	pop	{r7}
 80048d0:	4770      	bx	lr

080048d2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80048d2:	b480      	push	{r7}
 80048d4:	b085      	sub	sp, #20
 80048d6:	af00      	add	r7, sp, #0
 80048d8:	6078      	str	r0, [r7, #4]
 80048da:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	685b      	ldr	r3, [r3, #4]
 80048e0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80048e2:	683b      	ldr	r3, [r7, #0]
 80048e4:	68fa      	ldr	r2, [r7, #12]
 80048e6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	689a      	ldr	r2, [r3, #8]
 80048ec:	683b      	ldr	r3, [r7, #0]
 80048ee:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	689b      	ldr	r3, [r3, #8]
 80048f4:	683a      	ldr	r2, [r7, #0]
 80048f6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	683a      	ldr	r2, [r7, #0]
 80048fc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80048fe:	683b      	ldr	r3, [r7, #0]
 8004900:	687a      	ldr	r2, [r7, #4]
 8004902:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	1c5a      	adds	r2, r3, #1
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	601a      	str	r2, [r3, #0]
}
 800490e:	bf00      	nop
 8004910:	3714      	adds	r7, #20
 8004912:	46bd      	mov	sp, r7
 8004914:	bc80      	pop	{r7}
 8004916:	4770      	bx	lr

08004918 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004918:	b480      	push	{r7}
 800491a:	b085      	sub	sp, #20
 800491c:	af00      	add	r7, sp, #0
 800491e:	6078      	str	r0, [r7, #4]
 8004920:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004922:	683b      	ldr	r3, [r7, #0]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004928:	68bb      	ldr	r3, [r7, #8]
 800492a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800492e:	d103      	bne.n	8004938 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	691b      	ldr	r3, [r3, #16]
 8004934:	60fb      	str	r3, [r7, #12]
 8004936:	e00c      	b.n	8004952 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	3308      	adds	r3, #8
 800493c:	60fb      	str	r3, [r7, #12]
 800493e:	e002      	b.n	8004946 <vListInsert+0x2e>
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	685b      	ldr	r3, [r3, #4]
 8004944:	60fb      	str	r3, [r7, #12]
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	685b      	ldr	r3, [r3, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	68ba      	ldr	r2, [r7, #8]
 800494e:	429a      	cmp	r2, r3
 8004950:	d2f6      	bcs.n	8004940 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	685a      	ldr	r2, [r3, #4]
 8004956:	683b      	ldr	r3, [r7, #0]
 8004958:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800495a:	683b      	ldr	r3, [r7, #0]
 800495c:	685b      	ldr	r3, [r3, #4]
 800495e:	683a      	ldr	r2, [r7, #0]
 8004960:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004962:	683b      	ldr	r3, [r7, #0]
 8004964:	68fa      	ldr	r2, [r7, #12]
 8004966:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	683a      	ldr	r2, [r7, #0]
 800496c:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800496e:	683b      	ldr	r3, [r7, #0]
 8004970:	687a      	ldr	r2, [r7, #4]
 8004972:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	1c5a      	adds	r2, r3, #1
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	601a      	str	r2, [r3, #0]
}
 800497e:	bf00      	nop
 8004980:	3714      	adds	r7, #20
 8004982:	46bd      	mov	sp, r7
 8004984:	bc80      	pop	{r7}
 8004986:	4770      	bx	lr

08004988 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004988:	b480      	push	{r7}
 800498a:	b085      	sub	sp, #20
 800498c:	af00      	add	r7, sp, #0
 800498e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	691b      	ldr	r3, [r3, #16]
 8004994:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	685b      	ldr	r3, [r3, #4]
 800499a:	687a      	ldr	r2, [r7, #4]
 800499c:	6892      	ldr	r2, [r2, #8]
 800499e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	689b      	ldr	r3, [r3, #8]
 80049a4:	687a      	ldr	r2, [r7, #4]
 80049a6:	6852      	ldr	r2, [r2, #4]
 80049a8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	685b      	ldr	r3, [r3, #4]
 80049ae:	687a      	ldr	r2, [r7, #4]
 80049b0:	429a      	cmp	r2, r3
 80049b2:	d103      	bne.n	80049bc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	689a      	ldr	r2, [r3, #8]
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	2200      	movs	r2, #0
 80049c0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	1e5a      	subs	r2, r3, #1
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	681b      	ldr	r3, [r3, #0]
}
 80049d0:	4618      	mov	r0, r3
 80049d2:	3714      	adds	r7, #20
 80049d4:	46bd      	mov	sp, r7
 80049d6:	bc80      	pop	{r7}
 80049d8:	4770      	bx	lr
	...

080049dc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80049dc:	b580      	push	{r7, lr}
 80049de:	b084      	sub	sp, #16
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	6078      	str	r0, [r7, #4]
 80049e4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d10b      	bne.n	8004a08 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80049f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049f4:	f383 8811 	msr	BASEPRI, r3
 80049f8:	f3bf 8f6f 	isb	sy
 80049fc:	f3bf 8f4f 	dsb	sy
 8004a00:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004a02:	bf00      	nop
 8004a04:	bf00      	nop
 8004a06:	e7fd      	b.n	8004a04 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004a08:	f002 fb80 	bl	800710c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	681a      	ldr	r2, [r3, #0]
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a14:	68f9      	ldr	r1, [r7, #12]
 8004a16:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004a18:	fb01 f303 	mul.w	r3, r1, r3
 8004a1c:	441a      	add	r2, r3
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	2200      	movs	r2, #0
 8004a26:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	681a      	ldr	r2, [r3, #0]
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	681a      	ldr	r2, [r3, #0]
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a38:	3b01      	subs	r3, #1
 8004a3a:	68f9      	ldr	r1, [r7, #12]
 8004a3c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004a3e:	fb01 f303 	mul.w	r3, r1, r3
 8004a42:	441a      	add	r2, r3
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	22ff      	movs	r2, #255	@ 0xff
 8004a4c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	22ff      	movs	r2, #255	@ 0xff
 8004a54:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8004a58:	683b      	ldr	r3, [r7, #0]
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d114      	bne.n	8004a88 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	691b      	ldr	r3, [r3, #16]
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d01a      	beq.n	8004a9c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	3310      	adds	r3, #16
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	f001 fa6e 	bl	8005f4c <xTaskRemoveFromEventList>
 8004a70:	4603      	mov	r3, r0
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d012      	beq.n	8004a9c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004a76:	4b0d      	ldr	r3, [pc, #52]	@ (8004aac <xQueueGenericReset+0xd0>)
 8004a78:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004a7c:	601a      	str	r2, [r3, #0]
 8004a7e:	f3bf 8f4f 	dsb	sy
 8004a82:	f3bf 8f6f 	isb	sy
 8004a86:	e009      	b.n	8004a9c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	3310      	adds	r3, #16
 8004a8c:	4618      	mov	r0, r3
 8004a8e:	f7ff fef5 	bl	800487c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	3324      	adds	r3, #36	@ 0x24
 8004a96:	4618      	mov	r0, r3
 8004a98:	f7ff fef0 	bl	800487c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004a9c:	f002 fb66 	bl	800716c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004aa0:	2301      	movs	r3, #1
}
 8004aa2:	4618      	mov	r0, r3
 8004aa4:	3710      	adds	r7, #16
 8004aa6:	46bd      	mov	sp, r7
 8004aa8:	bd80      	pop	{r7, pc}
 8004aaa:	bf00      	nop
 8004aac:	e000ed04 	.word	0xe000ed04

08004ab0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004ab0:	b580      	push	{r7, lr}
 8004ab2:	b08e      	sub	sp, #56	@ 0x38
 8004ab4:	af02      	add	r7, sp, #8
 8004ab6:	60f8      	str	r0, [r7, #12]
 8004ab8:	60b9      	str	r1, [r7, #8]
 8004aba:	607a      	str	r2, [r7, #4]
 8004abc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d10b      	bne.n	8004adc <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8004ac4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ac8:	f383 8811 	msr	BASEPRI, r3
 8004acc:	f3bf 8f6f 	isb	sy
 8004ad0:	f3bf 8f4f 	dsb	sy
 8004ad4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004ad6:	bf00      	nop
 8004ad8:	bf00      	nop
 8004ada:	e7fd      	b.n	8004ad8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004adc:	683b      	ldr	r3, [r7, #0]
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d10b      	bne.n	8004afa <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8004ae2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ae6:	f383 8811 	msr	BASEPRI, r3
 8004aea:	f3bf 8f6f 	isb	sy
 8004aee:	f3bf 8f4f 	dsb	sy
 8004af2:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004af4:	bf00      	nop
 8004af6:	bf00      	nop
 8004af8:	e7fd      	b.n	8004af6 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d002      	beq.n	8004b06 <xQueueGenericCreateStatic+0x56>
 8004b00:	68bb      	ldr	r3, [r7, #8]
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d001      	beq.n	8004b0a <xQueueGenericCreateStatic+0x5a>
 8004b06:	2301      	movs	r3, #1
 8004b08:	e000      	b.n	8004b0c <xQueueGenericCreateStatic+0x5c>
 8004b0a:	2300      	movs	r3, #0
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d10b      	bne.n	8004b28 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8004b10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b14:	f383 8811 	msr	BASEPRI, r3
 8004b18:	f3bf 8f6f 	isb	sy
 8004b1c:	f3bf 8f4f 	dsb	sy
 8004b20:	623b      	str	r3, [r7, #32]
}
 8004b22:	bf00      	nop
 8004b24:	bf00      	nop
 8004b26:	e7fd      	b.n	8004b24 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d102      	bne.n	8004b34 <xQueueGenericCreateStatic+0x84>
 8004b2e:	68bb      	ldr	r3, [r7, #8]
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d101      	bne.n	8004b38 <xQueueGenericCreateStatic+0x88>
 8004b34:	2301      	movs	r3, #1
 8004b36:	e000      	b.n	8004b3a <xQueueGenericCreateStatic+0x8a>
 8004b38:	2300      	movs	r3, #0
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d10b      	bne.n	8004b56 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8004b3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b42:	f383 8811 	msr	BASEPRI, r3
 8004b46:	f3bf 8f6f 	isb	sy
 8004b4a:	f3bf 8f4f 	dsb	sy
 8004b4e:	61fb      	str	r3, [r7, #28]
}
 8004b50:	bf00      	nop
 8004b52:	bf00      	nop
 8004b54:	e7fd      	b.n	8004b52 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004b56:	2350      	movs	r3, #80	@ 0x50
 8004b58:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004b5a:	697b      	ldr	r3, [r7, #20]
 8004b5c:	2b50      	cmp	r3, #80	@ 0x50
 8004b5e:	d00b      	beq.n	8004b78 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8004b60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b64:	f383 8811 	msr	BASEPRI, r3
 8004b68:	f3bf 8f6f 	isb	sy
 8004b6c:	f3bf 8f4f 	dsb	sy
 8004b70:	61bb      	str	r3, [r7, #24]
}
 8004b72:	bf00      	nop
 8004b74:	bf00      	nop
 8004b76:	e7fd      	b.n	8004b74 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004b78:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004b7a:	683b      	ldr	r3, [r7, #0]
 8004b7c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8004b7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d00d      	beq.n	8004ba0 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004b84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b86:	2201      	movs	r2, #1
 8004b88:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004b8c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8004b90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b92:	9300      	str	r3, [sp, #0]
 8004b94:	4613      	mov	r3, r2
 8004b96:	687a      	ldr	r2, [r7, #4]
 8004b98:	68b9      	ldr	r1, [r7, #8]
 8004b9a:	68f8      	ldr	r0, [r7, #12]
 8004b9c:	f000 f840 	bl	8004c20 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004ba0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8004ba2:	4618      	mov	r0, r3
 8004ba4:	3730      	adds	r7, #48	@ 0x30
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	bd80      	pop	{r7, pc}

08004baa <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8004baa:	b580      	push	{r7, lr}
 8004bac:	b08a      	sub	sp, #40	@ 0x28
 8004bae:	af02      	add	r7, sp, #8
 8004bb0:	60f8      	str	r0, [r7, #12]
 8004bb2:	60b9      	str	r1, [r7, #8]
 8004bb4:	4613      	mov	r3, r2
 8004bb6:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d10b      	bne.n	8004bd6 <xQueueGenericCreate+0x2c>
	__asm volatile
 8004bbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bc2:	f383 8811 	msr	BASEPRI, r3
 8004bc6:	f3bf 8f6f 	isb	sy
 8004bca:	f3bf 8f4f 	dsb	sy
 8004bce:	613b      	str	r3, [r7, #16]
}
 8004bd0:	bf00      	nop
 8004bd2:	bf00      	nop
 8004bd4:	e7fd      	b.n	8004bd2 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	68ba      	ldr	r2, [r7, #8]
 8004bda:	fb02 f303 	mul.w	r3, r2, r3
 8004bde:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8004be0:	69fb      	ldr	r3, [r7, #28]
 8004be2:	3350      	adds	r3, #80	@ 0x50
 8004be4:	4618      	mov	r0, r3
 8004be6:	f002 fb93 	bl	8007310 <pvPortMalloc>
 8004bea:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8004bec:	69bb      	ldr	r3, [r7, #24]
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d011      	beq.n	8004c16 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8004bf2:	69bb      	ldr	r3, [r7, #24]
 8004bf4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004bf6:	697b      	ldr	r3, [r7, #20]
 8004bf8:	3350      	adds	r3, #80	@ 0x50
 8004bfa:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004bfc:	69bb      	ldr	r3, [r7, #24]
 8004bfe:	2200      	movs	r2, #0
 8004c00:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004c04:	79fa      	ldrb	r2, [r7, #7]
 8004c06:	69bb      	ldr	r3, [r7, #24]
 8004c08:	9300      	str	r3, [sp, #0]
 8004c0a:	4613      	mov	r3, r2
 8004c0c:	697a      	ldr	r2, [r7, #20]
 8004c0e:	68b9      	ldr	r1, [r7, #8]
 8004c10:	68f8      	ldr	r0, [r7, #12]
 8004c12:	f000 f805 	bl	8004c20 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004c16:	69bb      	ldr	r3, [r7, #24]
	}
 8004c18:	4618      	mov	r0, r3
 8004c1a:	3720      	adds	r7, #32
 8004c1c:	46bd      	mov	sp, r7
 8004c1e:	bd80      	pop	{r7, pc}

08004c20 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004c20:	b580      	push	{r7, lr}
 8004c22:	b084      	sub	sp, #16
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	60f8      	str	r0, [r7, #12]
 8004c28:	60b9      	str	r1, [r7, #8]
 8004c2a:	607a      	str	r2, [r7, #4]
 8004c2c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004c2e:	68bb      	ldr	r3, [r7, #8]
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d103      	bne.n	8004c3c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004c34:	69bb      	ldr	r3, [r7, #24]
 8004c36:	69ba      	ldr	r2, [r7, #24]
 8004c38:	601a      	str	r2, [r3, #0]
 8004c3a:	e002      	b.n	8004c42 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004c3c:	69bb      	ldr	r3, [r7, #24]
 8004c3e:	687a      	ldr	r2, [r7, #4]
 8004c40:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004c42:	69bb      	ldr	r3, [r7, #24]
 8004c44:	68fa      	ldr	r2, [r7, #12]
 8004c46:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004c48:	69bb      	ldr	r3, [r7, #24]
 8004c4a:	68ba      	ldr	r2, [r7, #8]
 8004c4c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004c4e:	2101      	movs	r1, #1
 8004c50:	69b8      	ldr	r0, [r7, #24]
 8004c52:	f7ff fec3 	bl	80049dc <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8004c56:	69bb      	ldr	r3, [r7, #24]
 8004c58:	78fa      	ldrb	r2, [r7, #3]
 8004c5a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004c5e:	bf00      	nop
 8004c60:	3710      	adds	r7, #16
 8004c62:	46bd      	mov	sp, r7
 8004c64:	bd80      	pop	{r7, pc}
	...

08004c68 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004c68:	b580      	push	{r7, lr}
 8004c6a:	b08e      	sub	sp, #56	@ 0x38
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	60f8      	str	r0, [r7, #12]
 8004c70:	60b9      	str	r1, [r7, #8]
 8004c72:	607a      	str	r2, [r7, #4]
 8004c74:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004c76:	2300      	movs	r3, #0
 8004c78:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8004c7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d10b      	bne.n	8004c9c <xQueueGenericSend+0x34>
	__asm volatile
 8004c84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c88:	f383 8811 	msr	BASEPRI, r3
 8004c8c:	f3bf 8f6f 	isb	sy
 8004c90:	f3bf 8f4f 	dsb	sy
 8004c94:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004c96:	bf00      	nop
 8004c98:	bf00      	nop
 8004c9a:	e7fd      	b.n	8004c98 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004c9c:	68bb      	ldr	r3, [r7, #8]
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d103      	bne.n	8004caa <xQueueGenericSend+0x42>
 8004ca2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ca4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d101      	bne.n	8004cae <xQueueGenericSend+0x46>
 8004caa:	2301      	movs	r3, #1
 8004cac:	e000      	b.n	8004cb0 <xQueueGenericSend+0x48>
 8004cae:	2300      	movs	r3, #0
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d10b      	bne.n	8004ccc <xQueueGenericSend+0x64>
	__asm volatile
 8004cb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cb8:	f383 8811 	msr	BASEPRI, r3
 8004cbc:	f3bf 8f6f 	isb	sy
 8004cc0:	f3bf 8f4f 	dsb	sy
 8004cc4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004cc6:	bf00      	nop
 8004cc8:	bf00      	nop
 8004cca:	e7fd      	b.n	8004cc8 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004ccc:	683b      	ldr	r3, [r7, #0]
 8004cce:	2b02      	cmp	r3, #2
 8004cd0:	d103      	bne.n	8004cda <xQueueGenericSend+0x72>
 8004cd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cd4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004cd6:	2b01      	cmp	r3, #1
 8004cd8:	d101      	bne.n	8004cde <xQueueGenericSend+0x76>
 8004cda:	2301      	movs	r3, #1
 8004cdc:	e000      	b.n	8004ce0 <xQueueGenericSend+0x78>
 8004cde:	2300      	movs	r3, #0
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d10b      	bne.n	8004cfc <xQueueGenericSend+0x94>
	__asm volatile
 8004ce4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ce8:	f383 8811 	msr	BASEPRI, r3
 8004cec:	f3bf 8f6f 	isb	sy
 8004cf0:	f3bf 8f4f 	dsb	sy
 8004cf4:	623b      	str	r3, [r7, #32]
}
 8004cf6:	bf00      	nop
 8004cf8:	bf00      	nop
 8004cfa:	e7fd      	b.n	8004cf8 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004cfc:	f001 fae6 	bl	80062cc <xTaskGetSchedulerState>
 8004d00:	4603      	mov	r3, r0
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d102      	bne.n	8004d0c <xQueueGenericSend+0xa4>
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d101      	bne.n	8004d10 <xQueueGenericSend+0xa8>
 8004d0c:	2301      	movs	r3, #1
 8004d0e:	e000      	b.n	8004d12 <xQueueGenericSend+0xaa>
 8004d10:	2300      	movs	r3, #0
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d10b      	bne.n	8004d2e <xQueueGenericSend+0xc6>
	__asm volatile
 8004d16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d1a:	f383 8811 	msr	BASEPRI, r3
 8004d1e:	f3bf 8f6f 	isb	sy
 8004d22:	f3bf 8f4f 	dsb	sy
 8004d26:	61fb      	str	r3, [r7, #28]
}
 8004d28:	bf00      	nop
 8004d2a:	bf00      	nop
 8004d2c:	e7fd      	b.n	8004d2a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004d2e:	f002 f9ed 	bl	800710c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004d32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d34:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004d36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d38:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d3a:	429a      	cmp	r2, r3
 8004d3c:	d302      	bcc.n	8004d44 <xQueueGenericSend+0xdc>
 8004d3e:	683b      	ldr	r3, [r7, #0]
 8004d40:	2b02      	cmp	r3, #2
 8004d42:	d129      	bne.n	8004d98 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004d44:	683a      	ldr	r2, [r7, #0]
 8004d46:	68b9      	ldr	r1, [r7, #8]
 8004d48:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004d4a:	f000 face 	bl	80052ea <prvCopyDataToQueue>
 8004d4e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004d50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d010      	beq.n	8004d7a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004d58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d5a:	3324      	adds	r3, #36	@ 0x24
 8004d5c:	4618      	mov	r0, r3
 8004d5e:	f001 f8f5 	bl	8005f4c <xTaskRemoveFromEventList>
 8004d62:	4603      	mov	r3, r0
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d013      	beq.n	8004d90 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004d68:	4b3f      	ldr	r3, [pc, #252]	@ (8004e68 <xQueueGenericSend+0x200>)
 8004d6a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004d6e:	601a      	str	r2, [r3, #0]
 8004d70:	f3bf 8f4f 	dsb	sy
 8004d74:	f3bf 8f6f 	isb	sy
 8004d78:	e00a      	b.n	8004d90 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004d7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d007      	beq.n	8004d90 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004d80:	4b39      	ldr	r3, [pc, #228]	@ (8004e68 <xQueueGenericSend+0x200>)
 8004d82:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004d86:	601a      	str	r2, [r3, #0]
 8004d88:	f3bf 8f4f 	dsb	sy
 8004d8c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004d90:	f002 f9ec 	bl	800716c <vPortExitCritical>
				return pdPASS;
 8004d94:	2301      	movs	r3, #1
 8004d96:	e063      	b.n	8004e60 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d103      	bne.n	8004da6 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004d9e:	f002 f9e5 	bl	800716c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004da2:	2300      	movs	r3, #0
 8004da4:	e05c      	b.n	8004e60 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004da6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d106      	bne.n	8004dba <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004dac:	f107 0314 	add.w	r3, r7, #20
 8004db0:	4618      	mov	r0, r3
 8004db2:	f001 f92f 	bl	8006014 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004db6:	2301      	movs	r3, #1
 8004db8:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004dba:	f002 f9d7 	bl	800716c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004dbe:	f000 fe8f 	bl	8005ae0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004dc2:	f002 f9a3 	bl	800710c <vPortEnterCritical>
 8004dc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004dc8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004dcc:	b25b      	sxtb	r3, r3
 8004dce:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004dd2:	d103      	bne.n	8004ddc <xQueueGenericSend+0x174>
 8004dd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004dd6:	2200      	movs	r2, #0
 8004dd8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004ddc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004dde:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004de2:	b25b      	sxtb	r3, r3
 8004de4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004de8:	d103      	bne.n	8004df2 <xQueueGenericSend+0x18a>
 8004dea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004dec:	2200      	movs	r2, #0
 8004dee:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004df2:	f002 f9bb 	bl	800716c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004df6:	1d3a      	adds	r2, r7, #4
 8004df8:	f107 0314 	add.w	r3, r7, #20
 8004dfc:	4611      	mov	r1, r2
 8004dfe:	4618      	mov	r0, r3
 8004e00:	f001 f91e 	bl	8006040 <xTaskCheckForTimeOut>
 8004e04:	4603      	mov	r3, r0
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d124      	bne.n	8004e54 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004e0a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004e0c:	f000 fb65 	bl	80054da <prvIsQueueFull>
 8004e10:	4603      	mov	r3, r0
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d018      	beq.n	8004e48 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004e16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e18:	3310      	adds	r3, #16
 8004e1a:	687a      	ldr	r2, [r7, #4]
 8004e1c:	4611      	mov	r1, r2
 8004e1e:	4618      	mov	r0, r3
 8004e20:	f001 f842 	bl	8005ea8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004e24:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004e26:	f000 faf0 	bl	800540a <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004e2a:	f000 fe67 	bl	8005afc <xTaskResumeAll>
 8004e2e:	4603      	mov	r3, r0
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	f47f af7c 	bne.w	8004d2e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8004e36:	4b0c      	ldr	r3, [pc, #48]	@ (8004e68 <xQueueGenericSend+0x200>)
 8004e38:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004e3c:	601a      	str	r2, [r3, #0]
 8004e3e:	f3bf 8f4f 	dsb	sy
 8004e42:	f3bf 8f6f 	isb	sy
 8004e46:	e772      	b.n	8004d2e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004e48:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004e4a:	f000 fade 	bl	800540a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004e4e:	f000 fe55 	bl	8005afc <xTaskResumeAll>
 8004e52:	e76c      	b.n	8004d2e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004e54:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004e56:	f000 fad8 	bl	800540a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004e5a:	f000 fe4f 	bl	8005afc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004e5e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004e60:	4618      	mov	r0, r3
 8004e62:	3738      	adds	r7, #56	@ 0x38
 8004e64:	46bd      	mov	sp, r7
 8004e66:	bd80      	pop	{r7, pc}
 8004e68:	e000ed04 	.word	0xe000ed04

08004e6c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004e6c:	b580      	push	{r7, lr}
 8004e6e:	b090      	sub	sp, #64	@ 0x40
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	60f8      	str	r0, [r7, #12]
 8004e74:	60b9      	str	r1, [r7, #8]
 8004e76:	607a      	str	r2, [r7, #4]
 8004e78:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8004e7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d10b      	bne.n	8004e9c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8004e84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e88:	f383 8811 	msr	BASEPRI, r3
 8004e8c:	f3bf 8f6f 	isb	sy
 8004e90:	f3bf 8f4f 	dsb	sy
 8004e94:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004e96:	bf00      	nop
 8004e98:	bf00      	nop
 8004e9a:	e7fd      	b.n	8004e98 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004e9c:	68bb      	ldr	r3, [r7, #8]
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d103      	bne.n	8004eaa <xQueueGenericSendFromISR+0x3e>
 8004ea2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ea4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d101      	bne.n	8004eae <xQueueGenericSendFromISR+0x42>
 8004eaa:	2301      	movs	r3, #1
 8004eac:	e000      	b.n	8004eb0 <xQueueGenericSendFromISR+0x44>
 8004eae:	2300      	movs	r3, #0
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d10b      	bne.n	8004ecc <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8004eb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004eb8:	f383 8811 	msr	BASEPRI, r3
 8004ebc:	f3bf 8f6f 	isb	sy
 8004ec0:	f3bf 8f4f 	dsb	sy
 8004ec4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004ec6:	bf00      	nop
 8004ec8:	bf00      	nop
 8004eca:	e7fd      	b.n	8004ec8 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004ecc:	683b      	ldr	r3, [r7, #0]
 8004ece:	2b02      	cmp	r3, #2
 8004ed0:	d103      	bne.n	8004eda <xQueueGenericSendFromISR+0x6e>
 8004ed2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ed4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ed6:	2b01      	cmp	r3, #1
 8004ed8:	d101      	bne.n	8004ede <xQueueGenericSendFromISR+0x72>
 8004eda:	2301      	movs	r3, #1
 8004edc:	e000      	b.n	8004ee0 <xQueueGenericSendFromISR+0x74>
 8004ede:	2300      	movs	r3, #0
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d10b      	bne.n	8004efc <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8004ee4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ee8:	f383 8811 	msr	BASEPRI, r3
 8004eec:	f3bf 8f6f 	isb	sy
 8004ef0:	f3bf 8f4f 	dsb	sy
 8004ef4:	623b      	str	r3, [r7, #32]
}
 8004ef6:	bf00      	nop
 8004ef8:	bf00      	nop
 8004efa:	e7fd      	b.n	8004ef8 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004efc:	f002 f9c8 	bl	8007290 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004f00:	f3ef 8211 	mrs	r2, BASEPRI
 8004f04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f08:	f383 8811 	msr	BASEPRI, r3
 8004f0c:	f3bf 8f6f 	isb	sy
 8004f10:	f3bf 8f4f 	dsb	sy
 8004f14:	61fa      	str	r2, [r7, #28]
 8004f16:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004f18:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004f1a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004f1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f1e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004f20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f24:	429a      	cmp	r2, r3
 8004f26:	d302      	bcc.n	8004f2e <xQueueGenericSendFromISR+0xc2>
 8004f28:	683b      	ldr	r3, [r7, #0]
 8004f2a:	2b02      	cmp	r3, #2
 8004f2c:	d12f      	bne.n	8004f8e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004f2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f30:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004f34:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004f38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004f3e:	683a      	ldr	r2, [r7, #0]
 8004f40:	68b9      	ldr	r1, [r7, #8]
 8004f42:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004f44:	f000 f9d1 	bl	80052ea <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004f48:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8004f4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f50:	d112      	bne.n	8004f78 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004f52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d016      	beq.n	8004f88 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004f5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f5c:	3324      	adds	r3, #36	@ 0x24
 8004f5e:	4618      	mov	r0, r3
 8004f60:	f000 fff4 	bl	8005f4c <xTaskRemoveFromEventList>
 8004f64:	4603      	mov	r3, r0
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d00e      	beq.n	8004f88 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d00b      	beq.n	8004f88 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	2201      	movs	r2, #1
 8004f74:	601a      	str	r2, [r3, #0]
 8004f76:	e007      	b.n	8004f88 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004f78:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8004f7c:	3301      	adds	r3, #1
 8004f7e:	b2db      	uxtb	r3, r3
 8004f80:	b25a      	sxtb	r2, r3
 8004f82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f84:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8004f88:	2301      	movs	r3, #1
 8004f8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8004f8c:	e001      	b.n	8004f92 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004f8e:	2300      	movs	r3, #0
 8004f90:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004f92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f94:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004f96:	697b      	ldr	r3, [r7, #20]
 8004f98:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004f9c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004f9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8004fa0:	4618      	mov	r0, r3
 8004fa2:	3740      	adds	r7, #64	@ 0x40
 8004fa4:	46bd      	mov	sp, r7
 8004fa6:	bd80      	pop	{r7, pc}

08004fa8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004fa8:	b580      	push	{r7, lr}
 8004faa:	b08c      	sub	sp, #48	@ 0x30
 8004fac:	af00      	add	r7, sp, #0
 8004fae:	60f8      	str	r0, [r7, #12]
 8004fb0:	60b9      	str	r1, [r7, #8]
 8004fb2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004fb4:	2300      	movs	r3, #0
 8004fb6:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004fbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d10b      	bne.n	8004fda <xQueueReceive+0x32>
	__asm volatile
 8004fc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fc6:	f383 8811 	msr	BASEPRI, r3
 8004fca:	f3bf 8f6f 	isb	sy
 8004fce:	f3bf 8f4f 	dsb	sy
 8004fd2:	623b      	str	r3, [r7, #32]
}
 8004fd4:	bf00      	nop
 8004fd6:	bf00      	nop
 8004fd8:	e7fd      	b.n	8004fd6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004fda:	68bb      	ldr	r3, [r7, #8]
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d103      	bne.n	8004fe8 <xQueueReceive+0x40>
 8004fe0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fe2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d101      	bne.n	8004fec <xQueueReceive+0x44>
 8004fe8:	2301      	movs	r3, #1
 8004fea:	e000      	b.n	8004fee <xQueueReceive+0x46>
 8004fec:	2300      	movs	r3, #0
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d10b      	bne.n	800500a <xQueueReceive+0x62>
	__asm volatile
 8004ff2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ff6:	f383 8811 	msr	BASEPRI, r3
 8004ffa:	f3bf 8f6f 	isb	sy
 8004ffe:	f3bf 8f4f 	dsb	sy
 8005002:	61fb      	str	r3, [r7, #28]
}
 8005004:	bf00      	nop
 8005006:	bf00      	nop
 8005008:	e7fd      	b.n	8005006 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800500a:	f001 f95f 	bl	80062cc <xTaskGetSchedulerState>
 800500e:	4603      	mov	r3, r0
 8005010:	2b00      	cmp	r3, #0
 8005012:	d102      	bne.n	800501a <xQueueReceive+0x72>
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	2b00      	cmp	r3, #0
 8005018:	d101      	bne.n	800501e <xQueueReceive+0x76>
 800501a:	2301      	movs	r3, #1
 800501c:	e000      	b.n	8005020 <xQueueReceive+0x78>
 800501e:	2300      	movs	r3, #0
 8005020:	2b00      	cmp	r3, #0
 8005022:	d10b      	bne.n	800503c <xQueueReceive+0x94>
	__asm volatile
 8005024:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005028:	f383 8811 	msr	BASEPRI, r3
 800502c:	f3bf 8f6f 	isb	sy
 8005030:	f3bf 8f4f 	dsb	sy
 8005034:	61bb      	str	r3, [r7, #24]
}
 8005036:	bf00      	nop
 8005038:	bf00      	nop
 800503a:	e7fd      	b.n	8005038 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800503c:	f002 f866 	bl	800710c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005040:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005042:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005044:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005046:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005048:	2b00      	cmp	r3, #0
 800504a:	d01f      	beq.n	800508c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800504c:	68b9      	ldr	r1, [r7, #8]
 800504e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005050:	f000 f9b5 	bl	80053be <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005054:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005056:	1e5a      	subs	r2, r3, #1
 8005058:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800505a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800505c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800505e:	691b      	ldr	r3, [r3, #16]
 8005060:	2b00      	cmp	r3, #0
 8005062:	d00f      	beq.n	8005084 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005064:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005066:	3310      	adds	r3, #16
 8005068:	4618      	mov	r0, r3
 800506a:	f000 ff6f 	bl	8005f4c <xTaskRemoveFromEventList>
 800506e:	4603      	mov	r3, r0
 8005070:	2b00      	cmp	r3, #0
 8005072:	d007      	beq.n	8005084 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005074:	4b3c      	ldr	r3, [pc, #240]	@ (8005168 <xQueueReceive+0x1c0>)
 8005076:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800507a:	601a      	str	r2, [r3, #0]
 800507c:	f3bf 8f4f 	dsb	sy
 8005080:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005084:	f002 f872 	bl	800716c <vPortExitCritical>
				return pdPASS;
 8005088:	2301      	movs	r3, #1
 800508a:	e069      	b.n	8005160 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	2b00      	cmp	r3, #0
 8005090:	d103      	bne.n	800509a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005092:	f002 f86b 	bl	800716c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005096:	2300      	movs	r3, #0
 8005098:	e062      	b.n	8005160 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800509a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800509c:	2b00      	cmp	r3, #0
 800509e:	d106      	bne.n	80050ae <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80050a0:	f107 0310 	add.w	r3, r7, #16
 80050a4:	4618      	mov	r0, r3
 80050a6:	f000 ffb5 	bl	8006014 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80050aa:	2301      	movs	r3, #1
 80050ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80050ae:	f002 f85d 	bl	800716c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80050b2:	f000 fd15 	bl	8005ae0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80050b6:	f002 f829 	bl	800710c <vPortEnterCritical>
 80050ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050bc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80050c0:	b25b      	sxtb	r3, r3
 80050c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050c6:	d103      	bne.n	80050d0 <xQueueReceive+0x128>
 80050c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050ca:	2200      	movs	r2, #0
 80050cc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80050d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050d2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80050d6:	b25b      	sxtb	r3, r3
 80050d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050dc:	d103      	bne.n	80050e6 <xQueueReceive+0x13e>
 80050de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050e0:	2200      	movs	r2, #0
 80050e2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80050e6:	f002 f841 	bl	800716c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80050ea:	1d3a      	adds	r2, r7, #4
 80050ec:	f107 0310 	add.w	r3, r7, #16
 80050f0:	4611      	mov	r1, r2
 80050f2:	4618      	mov	r0, r3
 80050f4:	f000 ffa4 	bl	8006040 <xTaskCheckForTimeOut>
 80050f8:	4603      	mov	r3, r0
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d123      	bne.n	8005146 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80050fe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005100:	f000 f9d5 	bl	80054ae <prvIsQueueEmpty>
 8005104:	4603      	mov	r3, r0
 8005106:	2b00      	cmp	r3, #0
 8005108:	d017      	beq.n	800513a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800510a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800510c:	3324      	adds	r3, #36	@ 0x24
 800510e:	687a      	ldr	r2, [r7, #4]
 8005110:	4611      	mov	r1, r2
 8005112:	4618      	mov	r0, r3
 8005114:	f000 fec8 	bl	8005ea8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005118:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800511a:	f000 f976 	bl	800540a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800511e:	f000 fced 	bl	8005afc <xTaskResumeAll>
 8005122:	4603      	mov	r3, r0
 8005124:	2b00      	cmp	r3, #0
 8005126:	d189      	bne.n	800503c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8005128:	4b0f      	ldr	r3, [pc, #60]	@ (8005168 <xQueueReceive+0x1c0>)
 800512a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800512e:	601a      	str	r2, [r3, #0]
 8005130:	f3bf 8f4f 	dsb	sy
 8005134:	f3bf 8f6f 	isb	sy
 8005138:	e780      	b.n	800503c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800513a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800513c:	f000 f965 	bl	800540a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005140:	f000 fcdc 	bl	8005afc <xTaskResumeAll>
 8005144:	e77a      	b.n	800503c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005146:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005148:	f000 f95f 	bl	800540a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800514c:	f000 fcd6 	bl	8005afc <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005150:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005152:	f000 f9ac 	bl	80054ae <prvIsQueueEmpty>
 8005156:	4603      	mov	r3, r0
 8005158:	2b00      	cmp	r3, #0
 800515a:	f43f af6f 	beq.w	800503c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800515e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005160:	4618      	mov	r0, r3
 8005162:	3730      	adds	r7, #48	@ 0x30
 8005164:	46bd      	mov	sp, r7
 8005166:	bd80      	pop	{r7, pc}
 8005168:	e000ed04 	.word	0xe000ed04

0800516c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800516c:	b580      	push	{r7, lr}
 800516e:	b08e      	sub	sp, #56	@ 0x38
 8005170:	af00      	add	r7, sp, #0
 8005172:	60f8      	str	r0, [r7, #12]
 8005174:	60b9      	str	r1, [r7, #8]
 8005176:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800517c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800517e:	2b00      	cmp	r3, #0
 8005180:	d10b      	bne.n	800519a <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8005182:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005186:	f383 8811 	msr	BASEPRI, r3
 800518a:	f3bf 8f6f 	isb	sy
 800518e:	f3bf 8f4f 	dsb	sy
 8005192:	623b      	str	r3, [r7, #32]
}
 8005194:	bf00      	nop
 8005196:	bf00      	nop
 8005198:	e7fd      	b.n	8005196 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800519a:	68bb      	ldr	r3, [r7, #8]
 800519c:	2b00      	cmp	r3, #0
 800519e:	d103      	bne.n	80051a8 <xQueueReceiveFromISR+0x3c>
 80051a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d101      	bne.n	80051ac <xQueueReceiveFromISR+0x40>
 80051a8:	2301      	movs	r3, #1
 80051aa:	e000      	b.n	80051ae <xQueueReceiveFromISR+0x42>
 80051ac:	2300      	movs	r3, #0
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d10b      	bne.n	80051ca <xQueueReceiveFromISR+0x5e>
	__asm volatile
 80051b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051b6:	f383 8811 	msr	BASEPRI, r3
 80051ba:	f3bf 8f6f 	isb	sy
 80051be:	f3bf 8f4f 	dsb	sy
 80051c2:	61fb      	str	r3, [r7, #28]
}
 80051c4:	bf00      	nop
 80051c6:	bf00      	nop
 80051c8:	e7fd      	b.n	80051c6 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80051ca:	f002 f861 	bl	8007290 <vPortValidateInterruptPriority>
	__asm volatile
 80051ce:	f3ef 8211 	mrs	r2, BASEPRI
 80051d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051d6:	f383 8811 	msr	BASEPRI, r3
 80051da:	f3bf 8f6f 	isb	sy
 80051de:	f3bf 8f4f 	dsb	sy
 80051e2:	61ba      	str	r2, [r7, #24]
 80051e4:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80051e6:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80051e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80051ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051ee:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80051f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d02f      	beq.n	8005256 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80051f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051f8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80051fc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005200:	68b9      	ldr	r1, [r7, #8]
 8005202:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005204:	f000 f8db 	bl	80053be <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005208:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800520a:	1e5a      	subs	r2, r3, #1
 800520c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800520e:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8005210:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8005214:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005218:	d112      	bne.n	8005240 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800521a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800521c:	691b      	ldr	r3, [r3, #16]
 800521e:	2b00      	cmp	r3, #0
 8005220:	d016      	beq.n	8005250 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005222:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005224:	3310      	adds	r3, #16
 8005226:	4618      	mov	r0, r3
 8005228:	f000 fe90 	bl	8005f4c <xTaskRemoveFromEventList>
 800522c:	4603      	mov	r3, r0
 800522e:	2b00      	cmp	r3, #0
 8005230:	d00e      	beq.n	8005250 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	2b00      	cmp	r3, #0
 8005236:	d00b      	beq.n	8005250 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2201      	movs	r2, #1
 800523c:	601a      	str	r2, [r3, #0]
 800523e:	e007      	b.n	8005250 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8005240:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005244:	3301      	adds	r3, #1
 8005246:	b2db      	uxtb	r3, r3
 8005248:	b25a      	sxtb	r2, r3
 800524a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800524c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8005250:	2301      	movs	r3, #1
 8005252:	637b      	str	r3, [r7, #52]	@ 0x34
 8005254:	e001      	b.n	800525a <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8005256:	2300      	movs	r3, #0
 8005258:	637b      	str	r3, [r7, #52]	@ 0x34
 800525a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800525c:	613b      	str	r3, [r7, #16]
	__asm volatile
 800525e:	693b      	ldr	r3, [r7, #16]
 8005260:	f383 8811 	msr	BASEPRI, r3
}
 8005264:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005266:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8005268:	4618      	mov	r0, r3
 800526a:	3738      	adds	r7, #56	@ 0x38
 800526c:	46bd      	mov	sp, r7
 800526e:	bd80      	pop	{r7, pc}

08005270 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8005270:	b580      	push	{r7, lr}
 8005272:	b084      	sub	sp, #16
 8005274:	af00      	add	r7, sp, #0
 8005276:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	2b00      	cmp	r3, #0
 800527c:	d10b      	bne.n	8005296 <uxQueueMessagesWaiting+0x26>
	__asm volatile
 800527e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005282:	f383 8811 	msr	BASEPRI, r3
 8005286:	f3bf 8f6f 	isb	sy
 800528a:	f3bf 8f4f 	dsb	sy
 800528e:	60bb      	str	r3, [r7, #8]
}
 8005290:	bf00      	nop
 8005292:	bf00      	nop
 8005294:	e7fd      	b.n	8005292 <uxQueueMessagesWaiting+0x22>

	taskENTER_CRITICAL();
 8005296:	f001 ff39 	bl	800710c <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800529e:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 80052a0:	f001 ff64 	bl	800716c <vPortExitCritical>

	return uxReturn;
 80052a4:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 80052a6:	4618      	mov	r0, r3
 80052a8:	3710      	adds	r7, #16
 80052aa:	46bd      	mov	sp, r7
 80052ac:	bd80      	pop	{r7, pc}

080052ae <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 80052ae:	b480      	push	{r7}
 80052b0:	b087      	sub	sp, #28
 80052b2:	af00      	add	r7, sp, #0
 80052b4:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 80052ba:	697b      	ldr	r3, [r7, #20]
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d10b      	bne.n	80052d8 <uxQueueMessagesWaitingFromISR+0x2a>
	__asm volatile
 80052c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052c4:	f383 8811 	msr	BASEPRI, r3
 80052c8:	f3bf 8f6f 	isb	sy
 80052cc:	f3bf 8f4f 	dsb	sy
 80052d0:	60fb      	str	r3, [r7, #12]
}
 80052d2:	bf00      	nop
 80052d4:	bf00      	nop
 80052d6:	e7fd      	b.n	80052d4 <uxQueueMessagesWaitingFromISR+0x26>
	uxReturn = pxQueue->uxMessagesWaiting;
 80052d8:	697b      	ldr	r3, [r7, #20]
 80052da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052dc:	613b      	str	r3, [r7, #16]

	return uxReturn;
 80052de:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 80052e0:	4618      	mov	r0, r3
 80052e2:	371c      	adds	r7, #28
 80052e4:	46bd      	mov	sp, r7
 80052e6:	bc80      	pop	{r7}
 80052e8:	4770      	bx	lr

080052ea <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80052ea:	b580      	push	{r7, lr}
 80052ec:	b086      	sub	sp, #24
 80052ee:	af00      	add	r7, sp, #0
 80052f0:	60f8      	str	r0, [r7, #12]
 80052f2:	60b9      	str	r1, [r7, #8]
 80052f4:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80052f6:	2300      	movs	r3, #0
 80052f8:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052fe:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005304:	2b00      	cmp	r3, #0
 8005306:	d10d      	bne.n	8005324 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	2b00      	cmp	r3, #0
 800530e:	d14d      	bne.n	80053ac <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	689b      	ldr	r3, [r3, #8]
 8005314:	4618      	mov	r0, r3
 8005316:	f000 fff7 	bl	8006308 <xTaskPriorityDisinherit>
 800531a:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	2200      	movs	r2, #0
 8005320:	609a      	str	r2, [r3, #8]
 8005322:	e043      	b.n	80053ac <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	2b00      	cmp	r3, #0
 8005328:	d119      	bne.n	800535e <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	6858      	ldr	r0, [r3, #4]
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005332:	461a      	mov	r2, r3
 8005334:	68b9      	ldr	r1, [r7, #8]
 8005336:	f002 fa03 	bl	8007740 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	685a      	ldr	r2, [r3, #4]
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005342:	441a      	add	r2, r3
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	685a      	ldr	r2, [r3, #4]
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	689b      	ldr	r3, [r3, #8]
 8005350:	429a      	cmp	r2, r3
 8005352:	d32b      	bcc.n	80053ac <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	681a      	ldr	r2, [r3, #0]
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	605a      	str	r2, [r3, #4]
 800535c:	e026      	b.n	80053ac <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	68d8      	ldr	r0, [r3, #12]
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005366:	461a      	mov	r2, r3
 8005368:	68b9      	ldr	r1, [r7, #8]
 800536a:	f002 f9e9 	bl	8007740 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	68da      	ldr	r2, [r3, #12]
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005376:	425b      	negs	r3, r3
 8005378:	441a      	add	r2, r3
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	68da      	ldr	r2, [r3, #12]
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	429a      	cmp	r2, r3
 8005388:	d207      	bcs.n	800539a <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	689a      	ldr	r2, [r3, #8]
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005392:	425b      	negs	r3, r3
 8005394:	441a      	add	r2, r3
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	2b02      	cmp	r3, #2
 800539e:	d105      	bne.n	80053ac <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80053a0:	693b      	ldr	r3, [r7, #16]
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d002      	beq.n	80053ac <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80053a6:	693b      	ldr	r3, [r7, #16]
 80053a8:	3b01      	subs	r3, #1
 80053aa:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80053ac:	693b      	ldr	r3, [r7, #16]
 80053ae:	1c5a      	adds	r2, r3, #1
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80053b4:	697b      	ldr	r3, [r7, #20]
}
 80053b6:	4618      	mov	r0, r3
 80053b8:	3718      	adds	r7, #24
 80053ba:	46bd      	mov	sp, r7
 80053bc:	bd80      	pop	{r7, pc}

080053be <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80053be:	b580      	push	{r7, lr}
 80053c0:	b082      	sub	sp, #8
 80053c2:	af00      	add	r7, sp, #0
 80053c4:	6078      	str	r0, [r7, #4]
 80053c6:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d018      	beq.n	8005402 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	68da      	ldr	r2, [r3, #12]
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053d8:	441a      	add	r2, r3
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	68da      	ldr	r2, [r3, #12]
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	689b      	ldr	r3, [r3, #8]
 80053e6:	429a      	cmp	r2, r3
 80053e8:	d303      	bcc.n	80053f2 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681a      	ldr	r2, [r3, #0]
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	68d9      	ldr	r1, [r3, #12]
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053fa:	461a      	mov	r2, r3
 80053fc:	6838      	ldr	r0, [r7, #0]
 80053fe:	f002 f99f 	bl	8007740 <memcpy>
	}
}
 8005402:	bf00      	nop
 8005404:	3708      	adds	r7, #8
 8005406:	46bd      	mov	sp, r7
 8005408:	bd80      	pop	{r7, pc}

0800540a <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800540a:	b580      	push	{r7, lr}
 800540c:	b084      	sub	sp, #16
 800540e:	af00      	add	r7, sp, #0
 8005410:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005412:	f001 fe7b 	bl	800710c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800541c:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800541e:	e011      	b.n	8005444 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005424:	2b00      	cmp	r3, #0
 8005426:	d012      	beq.n	800544e <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	3324      	adds	r3, #36	@ 0x24
 800542c:	4618      	mov	r0, r3
 800542e:	f000 fd8d 	bl	8005f4c <xTaskRemoveFromEventList>
 8005432:	4603      	mov	r3, r0
 8005434:	2b00      	cmp	r3, #0
 8005436:	d001      	beq.n	800543c <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005438:	f000 fe66 	bl	8006108 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800543c:	7bfb      	ldrb	r3, [r7, #15]
 800543e:	3b01      	subs	r3, #1
 8005440:	b2db      	uxtb	r3, r3
 8005442:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005444:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005448:	2b00      	cmp	r3, #0
 800544a:	dce9      	bgt.n	8005420 <prvUnlockQueue+0x16>
 800544c:	e000      	b.n	8005450 <prvUnlockQueue+0x46>
					break;
 800544e:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	22ff      	movs	r2, #255	@ 0xff
 8005454:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8005458:	f001 fe88 	bl	800716c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800545c:	f001 fe56 	bl	800710c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005466:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005468:	e011      	b.n	800548e <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	691b      	ldr	r3, [r3, #16]
 800546e:	2b00      	cmp	r3, #0
 8005470:	d012      	beq.n	8005498 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	3310      	adds	r3, #16
 8005476:	4618      	mov	r0, r3
 8005478:	f000 fd68 	bl	8005f4c <xTaskRemoveFromEventList>
 800547c:	4603      	mov	r3, r0
 800547e:	2b00      	cmp	r3, #0
 8005480:	d001      	beq.n	8005486 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005482:	f000 fe41 	bl	8006108 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005486:	7bbb      	ldrb	r3, [r7, #14]
 8005488:	3b01      	subs	r3, #1
 800548a:	b2db      	uxtb	r3, r3
 800548c:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800548e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005492:	2b00      	cmp	r3, #0
 8005494:	dce9      	bgt.n	800546a <prvUnlockQueue+0x60>
 8005496:	e000      	b.n	800549a <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005498:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	22ff      	movs	r2, #255	@ 0xff
 800549e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80054a2:	f001 fe63 	bl	800716c <vPortExitCritical>
}
 80054a6:	bf00      	nop
 80054a8:	3710      	adds	r7, #16
 80054aa:	46bd      	mov	sp, r7
 80054ac:	bd80      	pop	{r7, pc}

080054ae <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80054ae:	b580      	push	{r7, lr}
 80054b0:	b084      	sub	sp, #16
 80054b2:	af00      	add	r7, sp, #0
 80054b4:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80054b6:	f001 fe29 	bl	800710c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d102      	bne.n	80054c8 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80054c2:	2301      	movs	r3, #1
 80054c4:	60fb      	str	r3, [r7, #12]
 80054c6:	e001      	b.n	80054cc <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80054c8:	2300      	movs	r3, #0
 80054ca:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80054cc:	f001 fe4e 	bl	800716c <vPortExitCritical>

	return xReturn;
 80054d0:	68fb      	ldr	r3, [r7, #12]
}
 80054d2:	4618      	mov	r0, r3
 80054d4:	3710      	adds	r7, #16
 80054d6:	46bd      	mov	sp, r7
 80054d8:	bd80      	pop	{r7, pc}

080054da <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80054da:	b580      	push	{r7, lr}
 80054dc:	b084      	sub	sp, #16
 80054de:	af00      	add	r7, sp, #0
 80054e0:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80054e2:	f001 fe13 	bl	800710c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054ee:	429a      	cmp	r2, r3
 80054f0:	d102      	bne.n	80054f8 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80054f2:	2301      	movs	r3, #1
 80054f4:	60fb      	str	r3, [r7, #12]
 80054f6:	e001      	b.n	80054fc <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80054f8:	2300      	movs	r3, #0
 80054fa:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80054fc:	f001 fe36 	bl	800716c <vPortExitCritical>

	return xReturn;
 8005500:	68fb      	ldr	r3, [r7, #12]
}
 8005502:	4618      	mov	r0, r3
 8005504:	3710      	adds	r7, #16
 8005506:	46bd      	mov	sp, r7
 8005508:	bd80      	pop	{r7, pc}
	...

0800550c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800550c:	b480      	push	{r7}
 800550e:	b085      	sub	sp, #20
 8005510:	af00      	add	r7, sp, #0
 8005512:	6078      	str	r0, [r7, #4]
 8005514:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005516:	2300      	movs	r3, #0
 8005518:	60fb      	str	r3, [r7, #12]
 800551a:	e014      	b.n	8005546 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800551c:	4a0e      	ldr	r2, [pc, #56]	@ (8005558 <vQueueAddToRegistry+0x4c>)
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005524:	2b00      	cmp	r3, #0
 8005526:	d10b      	bne.n	8005540 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005528:	490b      	ldr	r1, [pc, #44]	@ (8005558 <vQueueAddToRegistry+0x4c>)
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	683a      	ldr	r2, [r7, #0]
 800552e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8005532:	4a09      	ldr	r2, [pc, #36]	@ (8005558 <vQueueAddToRegistry+0x4c>)
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	00db      	lsls	r3, r3, #3
 8005538:	4413      	add	r3, r2
 800553a:	687a      	ldr	r2, [r7, #4]
 800553c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800553e:	e006      	b.n	800554e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	3301      	adds	r3, #1
 8005544:	60fb      	str	r3, [r7, #12]
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	2b07      	cmp	r3, #7
 800554a:	d9e7      	bls.n	800551c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800554c:	bf00      	nop
 800554e:	bf00      	nop
 8005550:	3714      	adds	r7, #20
 8005552:	46bd      	mov	sp, r7
 8005554:	bc80      	pop	{r7}
 8005556:	4770      	bx	lr
 8005558:	20000978 	.word	0x20000978

0800555c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800555c:	b580      	push	{r7, lr}
 800555e:	b086      	sub	sp, #24
 8005560:	af00      	add	r7, sp, #0
 8005562:	60f8      	str	r0, [r7, #12]
 8005564:	60b9      	str	r1, [r7, #8]
 8005566:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800556c:	f001 fdce 	bl	800710c <vPortEnterCritical>
 8005570:	697b      	ldr	r3, [r7, #20]
 8005572:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005576:	b25b      	sxtb	r3, r3
 8005578:	f1b3 3fff 	cmp.w	r3, #4294967295
 800557c:	d103      	bne.n	8005586 <vQueueWaitForMessageRestricted+0x2a>
 800557e:	697b      	ldr	r3, [r7, #20]
 8005580:	2200      	movs	r2, #0
 8005582:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005586:	697b      	ldr	r3, [r7, #20]
 8005588:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800558c:	b25b      	sxtb	r3, r3
 800558e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005592:	d103      	bne.n	800559c <vQueueWaitForMessageRestricted+0x40>
 8005594:	697b      	ldr	r3, [r7, #20]
 8005596:	2200      	movs	r2, #0
 8005598:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800559c:	f001 fde6 	bl	800716c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80055a0:	697b      	ldr	r3, [r7, #20]
 80055a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d106      	bne.n	80055b6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80055a8:	697b      	ldr	r3, [r7, #20]
 80055aa:	3324      	adds	r3, #36	@ 0x24
 80055ac:	687a      	ldr	r2, [r7, #4]
 80055ae:	68b9      	ldr	r1, [r7, #8]
 80055b0:	4618      	mov	r0, r3
 80055b2:	f000 fc9f 	bl	8005ef4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80055b6:	6978      	ldr	r0, [r7, #20]
 80055b8:	f7ff ff27 	bl	800540a <prvUnlockQueue>
	}
 80055bc:	bf00      	nop
 80055be:	3718      	adds	r7, #24
 80055c0:	46bd      	mov	sp, r7
 80055c2:	bd80      	pop	{r7, pc}

080055c4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80055c4:	b580      	push	{r7, lr}
 80055c6:	b08e      	sub	sp, #56	@ 0x38
 80055c8:	af04      	add	r7, sp, #16
 80055ca:	60f8      	str	r0, [r7, #12]
 80055cc:	60b9      	str	r1, [r7, #8]
 80055ce:	607a      	str	r2, [r7, #4]
 80055d0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80055d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d10b      	bne.n	80055f0 <xTaskCreateStatic+0x2c>
	__asm volatile
 80055d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055dc:	f383 8811 	msr	BASEPRI, r3
 80055e0:	f3bf 8f6f 	isb	sy
 80055e4:	f3bf 8f4f 	dsb	sy
 80055e8:	623b      	str	r3, [r7, #32]
}
 80055ea:	bf00      	nop
 80055ec:	bf00      	nop
 80055ee:	e7fd      	b.n	80055ec <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80055f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d10b      	bne.n	800560e <xTaskCreateStatic+0x4a>
	__asm volatile
 80055f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055fa:	f383 8811 	msr	BASEPRI, r3
 80055fe:	f3bf 8f6f 	isb	sy
 8005602:	f3bf 8f4f 	dsb	sy
 8005606:	61fb      	str	r3, [r7, #28]
}
 8005608:	bf00      	nop
 800560a:	bf00      	nop
 800560c:	e7fd      	b.n	800560a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800560e:	235c      	movs	r3, #92	@ 0x5c
 8005610:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005612:	693b      	ldr	r3, [r7, #16]
 8005614:	2b5c      	cmp	r3, #92	@ 0x5c
 8005616:	d00b      	beq.n	8005630 <xTaskCreateStatic+0x6c>
	__asm volatile
 8005618:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800561c:	f383 8811 	msr	BASEPRI, r3
 8005620:	f3bf 8f6f 	isb	sy
 8005624:	f3bf 8f4f 	dsb	sy
 8005628:	61bb      	str	r3, [r7, #24]
}
 800562a:	bf00      	nop
 800562c:	bf00      	nop
 800562e:	e7fd      	b.n	800562c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005630:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005632:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005634:	2b00      	cmp	r3, #0
 8005636:	d01e      	beq.n	8005676 <xTaskCreateStatic+0xb2>
 8005638:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800563a:	2b00      	cmp	r3, #0
 800563c:	d01b      	beq.n	8005676 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800563e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005640:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005642:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005644:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005646:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005648:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800564a:	2202      	movs	r2, #2
 800564c:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005650:	2300      	movs	r3, #0
 8005652:	9303      	str	r3, [sp, #12]
 8005654:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005656:	9302      	str	r3, [sp, #8]
 8005658:	f107 0314 	add.w	r3, r7, #20
 800565c:	9301      	str	r3, [sp, #4]
 800565e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005660:	9300      	str	r3, [sp, #0]
 8005662:	683b      	ldr	r3, [r7, #0]
 8005664:	687a      	ldr	r2, [r7, #4]
 8005666:	68b9      	ldr	r1, [r7, #8]
 8005668:	68f8      	ldr	r0, [r7, #12]
 800566a:	f000 f850 	bl	800570e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800566e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005670:	f000 f8de 	bl	8005830 <prvAddNewTaskToReadyList>
 8005674:	e001      	b.n	800567a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8005676:	2300      	movs	r3, #0
 8005678:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800567a:	697b      	ldr	r3, [r7, #20]
	}
 800567c:	4618      	mov	r0, r3
 800567e:	3728      	adds	r7, #40	@ 0x28
 8005680:	46bd      	mov	sp, r7
 8005682:	bd80      	pop	{r7, pc}

08005684 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005684:	b580      	push	{r7, lr}
 8005686:	b08c      	sub	sp, #48	@ 0x30
 8005688:	af04      	add	r7, sp, #16
 800568a:	60f8      	str	r0, [r7, #12]
 800568c:	60b9      	str	r1, [r7, #8]
 800568e:	603b      	str	r3, [r7, #0]
 8005690:	4613      	mov	r3, r2
 8005692:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005694:	88fb      	ldrh	r3, [r7, #6]
 8005696:	009b      	lsls	r3, r3, #2
 8005698:	4618      	mov	r0, r3
 800569a:	f001 fe39 	bl	8007310 <pvPortMalloc>
 800569e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80056a0:	697b      	ldr	r3, [r7, #20]
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d00e      	beq.n	80056c4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80056a6:	205c      	movs	r0, #92	@ 0x5c
 80056a8:	f001 fe32 	bl	8007310 <pvPortMalloc>
 80056ac:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80056ae:	69fb      	ldr	r3, [r7, #28]
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d003      	beq.n	80056bc <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80056b4:	69fb      	ldr	r3, [r7, #28]
 80056b6:	697a      	ldr	r2, [r7, #20]
 80056b8:	631a      	str	r2, [r3, #48]	@ 0x30
 80056ba:	e005      	b.n	80056c8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80056bc:	6978      	ldr	r0, [r7, #20]
 80056be:	f001 fef5 	bl	80074ac <vPortFree>
 80056c2:	e001      	b.n	80056c8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80056c4:	2300      	movs	r3, #0
 80056c6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80056c8:	69fb      	ldr	r3, [r7, #28]
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d017      	beq.n	80056fe <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80056ce:	69fb      	ldr	r3, [r7, #28]
 80056d0:	2200      	movs	r2, #0
 80056d2:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80056d6:	88fa      	ldrh	r2, [r7, #6]
 80056d8:	2300      	movs	r3, #0
 80056da:	9303      	str	r3, [sp, #12]
 80056dc:	69fb      	ldr	r3, [r7, #28]
 80056de:	9302      	str	r3, [sp, #8]
 80056e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056e2:	9301      	str	r3, [sp, #4]
 80056e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056e6:	9300      	str	r3, [sp, #0]
 80056e8:	683b      	ldr	r3, [r7, #0]
 80056ea:	68b9      	ldr	r1, [r7, #8]
 80056ec:	68f8      	ldr	r0, [r7, #12]
 80056ee:	f000 f80e 	bl	800570e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80056f2:	69f8      	ldr	r0, [r7, #28]
 80056f4:	f000 f89c 	bl	8005830 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80056f8:	2301      	movs	r3, #1
 80056fa:	61bb      	str	r3, [r7, #24]
 80056fc:	e002      	b.n	8005704 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80056fe:	f04f 33ff 	mov.w	r3, #4294967295
 8005702:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005704:	69bb      	ldr	r3, [r7, #24]
	}
 8005706:	4618      	mov	r0, r3
 8005708:	3720      	adds	r7, #32
 800570a:	46bd      	mov	sp, r7
 800570c:	bd80      	pop	{r7, pc}

0800570e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800570e:	b580      	push	{r7, lr}
 8005710:	b088      	sub	sp, #32
 8005712:	af00      	add	r7, sp, #0
 8005714:	60f8      	str	r0, [r7, #12]
 8005716:	60b9      	str	r1, [r7, #8]
 8005718:	607a      	str	r2, [r7, #4]
 800571a:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800571c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800571e:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	009b      	lsls	r3, r3, #2
 8005724:	461a      	mov	r2, r3
 8005726:	21a5      	movs	r1, #165	@ 0xa5
 8005728:	f001 ffde 	bl	80076e8 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800572c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800572e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005736:	3b01      	subs	r3, #1
 8005738:	009b      	lsls	r3, r3, #2
 800573a:	4413      	add	r3, r2
 800573c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800573e:	69bb      	ldr	r3, [r7, #24]
 8005740:	f023 0307 	bic.w	r3, r3, #7
 8005744:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005746:	69bb      	ldr	r3, [r7, #24]
 8005748:	f003 0307 	and.w	r3, r3, #7
 800574c:	2b00      	cmp	r3, #0
 800574e:	d00b      	beq.n	8005768 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8005750:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005754:	f383 8811 	msr	BASEPRI, r3
 8005758:	f3bf 8f6f 	isb	sy
 800575c:	f3bf 8f4f 	dsb	sy
 8005760:	617b      	str	r3, [r7, #20]
}
 8005762:	bf00      	nop
 8005764:	bf00      	nop
 8005766:	e7fd      	b.n	8005764 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005768:	68bb      	ldr	r3, [r7, #8]
 800576a:	2b00      	cmp	r3, #0
 800576c:	d01f      	beq.n	80057ae <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800576e:	2300      	movs	r3, #0
 8005770:	61fb      	str	r3, [r7, #28]
 8005772:	e012      	b.n	800579a <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005774:	68ba      	ldr	r2, [r7, #8]
 8005776:	69fb      	ldr	r3, [r7, #28]
 8005778:	4413      	add	r3, r2
 800577a:	7819      	ldrb	r1, [r3, #0]
 800577c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800577e:	69fb      	ldr	r3, [r7, #28]
 8005780:	4413      	add	r3, r2
 8005782:	3334      	adds	r3, #52	@ 0x34
 8005784:	460a      	mov	r2, r1
 8005786:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005788:	68ba      	ldr	r2, [r7, #8]
 800578a:	69fb      	ldr	r3, [r7, #28]
 800578c:	4413      	add	r3, r2
 800578e:	781b      	ldrb	r3, [r3, #0]
 8005790:	2b00      	cmp	r3, #0
 8005792:	d006      	beq.n	80057a2 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005794:	69fb      	ldr	r3, [r7, #28]
 8005796:	3301      	adds	r3, #1
 8005798:	61fb      	str	r3, [r7, #28]
 800579a:	69fb      	ldr	r3, [r7, #28]
 800579c:	2b0f      	cmp	r3, #15
 800579e:	d9e9      	bls.n	8005774 <prvInitialiseNewTask+0x66>
 80057a0:	e000      	b.n	80057a4 <prvInitialiseNewTask+0x96>
			{
				break;
 80057a2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80057a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057a6:	2200      	movs	r2, #0
 80057a8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80057ac:	e003      	b.n	80057b6 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80057ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057b0:	2200      	movs	r2, #0
 80057b2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80057b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057b8:	2b37      	cmp	r3, #55	@ 0x37
 80057ba:	d901      	bls.n	80057c0 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80057bc:	2337      	movs	r3, #55	@ 0x37
 80057be:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80057c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057c2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80057c4:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80057c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057c8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80057ca:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80057cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057ce:	2200      	movs	r2, #0
 80057d0:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80057d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057d4:	3304      	adds	r3, #4
 80057d6:	4618      	mov	r0, r3
 80057d8:	f7ff f86f 	bl	80048ba <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80057dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057de:	3318      	adds	r3, #24
 80057e0:	4618      	mov	r0, r3
 80057e2:	f7ff f86a 	bl	80048ba <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80057e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057e8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80057ea:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80057ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057ee:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80057f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057f4:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80057f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057f8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80057fa:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80057fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057fe:	2200      	movs	r2, #0
 8005800:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005802:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005804:	2200      	movs	r2, #0
 8005806:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800580a:	683a      	ldr	r2, [r7, #0]
 800580c:	68f9      	ldr	r1, [r7, #12]
 800580e:	69b8      	ldr	r0, [r7, #24]
 8005810:	f001 fb8a 	bl	8006f28 <pxPortInitialiseStack>
 8005814:	4602      	mov	r2, r0
 8005816:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005818:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800581a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800581c:	2b00      	cmp	r3, #0
 800581e:	d002      	beq.n	8005826 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005820:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005822:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005824:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005826:	bf00      	nop
 8005828:	3720      	adds	r7, #32
 800582a:	46bd      	mov	sp, r7
 800582c:	bd80      	pop	{r7, pc}
	...

08005830 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005830:	b580      	push	{r7, lr}
 8005832:	b082      	sub	sp, #8
 8005834:	af00      	add	r7, sp, #0
 8005836:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005838:	f001 fc68 	bl	800710c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800583c:	4b2d      	ldr	r3, [pc, #180]	@ (80058f4 <prvAddNewTaskToReadyList+0xc4>)
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	3301      	adds	r3, #1
 8005842:	4a2c      	ldr	r2, [pc, #176]	@ (80058f4 <prvAddNewTaskToReadyList+0xc4>)
 8005844:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005846:	4b2c      	ldr	r3, [pc, #176]	@ (80058f8 <prvAddNewTaskToReadyList+0xc8>)
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	2b00      	cmp	r3, #0
 800584c:	d109      	bne.n	8005862 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800584e:	4a2a      	ldr	r2, [pc, #168]	@ (80058f8 <prvAddNewTaskToReadyList+0xc8>)
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005854:	4b27      	ldr	r3, [pc, #156]	@ (80058f4 <prvAddNewTaskToReadyList+0xc4>)
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	2b01      	cmp	r3, #1
 800585a:	d110      	bne.n	800587e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800585c:	f000 fc78 	bl	8006150 <prvInitialiseTaskLists>
 8005860:	e00d      	b.n	800587e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005862:	4b26      	ldr	r3, [pc, #152]	@ (80058fc <prvAddNewTaskToReadyList+0xcc>)
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	2b00      	cmp	r3, #0
 8005868:	d109      	bne.n	800587e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800586a:	4b23      	ldr	r3, [pc, #140]	@ (80058f8 <prvAddNewTaskToReadyList+0xc8>)
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005874:	429a      	cmp	r2, r3
 8005876:	d802      	bhi.n	800587e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005878:	4a1f      	ldr	r2, [pc, #124]	@ (80058f8 <prvAddNewTaskToReadyList+0xc8>)
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800587e:	4b20      	ldr	r3, [pc, #128]	@ (8005900 <prvAddNewTaskToReadyList+0xd0>)
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	3301      	adds	r3, #1
 8005884:	4a1e      	ldr	r2, [pc, #120]	@ (8005900 <prvAddNewTaskToReadyList+0xd0>)
 8005886:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005888:	4b1d      	ldr	r3, [pc, #116]	@ (8005900 <prvAddNewTaskToReadyList+0xd0>)
 800588a:	681a      	ldr	r2, [r3, #0]
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005894:	4b1b      	ldr	r3, [pc, #108]	@ (8005904 <prvAddNewTaskToReadyList+0xd4>)
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	429a      	cmp	r2, r3
 800589a:	d903      	bls.n	80058a4 <prvAddNewTaskToReadyList+0x74>
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058a0:	4a18      	ldr	r2, [pc, #96]	@ (8005904 <prvAddNewTaskToReadyList+0xd4>)
 80058a2:	6013      	str	r3, [r2, #0]
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80058a8:	4613      	mov	r3, r2
 80058aa:	009b      	lsls	r3, r3, #2
 80058ac:	4413      	add	r3, r2
 80058ae:	009b      	lsls	r3, r3, #2
 80058b0:	4a15      	ldr	r2, [pc, #84]	@ (8005908 <prvAddNewTaskToReadyList+0xd8>)
 80058b2:	441a      	add	r2, r3
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	3304      	adds	r3, #4
 80058b8:	4619      	mov	r1, r3
 80058ba:	4610      	mov	r0, r2
 80058bc:	f7ff f809 	bl	80048d2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80058c0:	f001 fc54 	bl	800716c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80058c4:	4b0d      	ldr	r3, [pc, #52]	@ (80058fc <prvAddNewTaskToReadyList+0xcc>)
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d00e      	beq.n	80058ea <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80058cc:	4b0a      	ldr	r3, [pc, #40]	@ (80058f8 <prvAddNewTaskToReadyList+0xc8>)
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058d6:	429a      	cmp	r2, r3
 80058d8:	d207      	bcs.n	80058ea <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80058da:	4b0c      	ldr	r3, [pc, #48]	@ (800590c <prvAddNewTaskToReadyList+0xdc>)
 80058dc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80058e0:	601a      	str	r2, [r3, #0]
 80058e2:	f3bf 8f4f 	dsb	sy
 80058e6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80058ea:	bf00      	nop
 80058ec:	3708      	adds	r7, #8
 80058ee:	46bd      	mov	sp, r7
 80058f0:	bd80      	pop	{r7, pc}
 80058f2:	bf00      	nop
 80058f4:	20000e8c 	.word	0x20000e8c
 80058f8:	200009b8 	.word	0x200009b8
 80058fc:	20000e98 	.word	0x20000e98
 8005900:	20000ea8 	.word	0x20000ea8
 8005904:	20000e94 	.word	0x20000e94
 8005908:	200009bc 	.word	0x200009bc
 800590c:	e000ed04 	.word	0xe000ed04

08005910 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8005910:	b580      	push	{r7, lr}
 8005912:	b08a      	sub	sp, #40	@ 0x28
 8005914:	af00      	add	r7, sp, #0
 8005916:	6078      	str	r0, [r7, #4]
 8005918:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800591a:	2300      	movs	r3, #0
 800591c:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	2b00      	cmp	r3, #0
 8005922:	d10b      	bne.n	800593c <vTaskDelayUntil+0x2c>
	__asm volatile
 8005924:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005928:	f383 8811 	msr	BASEPRI, r3
 800592c:	f3bf 8f6f 	isb	sy
 8005930:	f3bf 8f4f 	dsb	sy
 8005934:	617b      	str	r3, [r7, #20]
}
 8005936:	bf00      	nop
 8005938:	bf00      	nop
 800593a:	e7fd      	b.n	8005938 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 800593c:	683b      	ldr	r3, [r7, #0]
 800593e:	2b00      	cmp	r3, #0
 8005940:	d10b      	bne.n	800595a <vTaskDelayUntil+0x4a>
	__asm volatile
 8005942:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005946:	f383 8811 	msr	BASEPRI, r3
 800594a:	f3bf 8f6f 	isb	sy
 800594e:	f3bf 8f4f 	dsb	sy
 8005952:	613b      	str	r3, [r7, #16]
}
 8005954:	bf00      	nop
 8005956:	bf00      	nop
 8005958:	e7fd      	b.n	8005956 <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 800595a:	4b2a      	ldr	r3, [pc, #168]	@ (8005a04 <vTaskDelayUntil+0xf4>)
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	2b00      	cmp	r3, #0
 8005960:	d00b      	beq.n	800597a <vTaskDelayUntil+0x6a>
	__asm volatile
 8005962:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005966:	f383 8811 	msr	BASEPRI, r3
 800596a:	f3bf 8f6f 	isb	sy
 800596e:	f3bf 8f4f 	dsb	sy
 8005972:	60fb      	str	r3, [r7, #12]
}
 8005974:	bf00      	nop
 8005976:	bf00      	nop
 8005978:	e7fd      	b.n	8005976 <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 800597a:	f000 f8b1 	bl	8005ae0 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800597e:	4b22      	ldr	r3, [pc, #136]	@ (8005a08 <vTaskDelayUntil+0xf8>)
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	683a      	ldr	r2, [r7, #0]
 800598a:	4413      	add	r3, r2
 800598c:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	6a3a      	ldr	r2, [r7, #32]
 8005994:	429a      	cmp	r2, r3
 8005996:	d20b      	bcs.n	80059b0 <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	69fa      	ldr	r2, [r7, #28]
 800599e:	429a      	cmp	r2, r3
 80059a0:	d211      	bcs.n	80059c6 <vTaskDelayUntil+0xb6>
 80059a2:	69fa      	ldr	r2, [r7, #28]
 80059a4:	6a3b      	ldr	r3, [r7, #32]
 80059a6:	429a      	cmp	r2, r3
 80059a8:	d90d      	bls.n	80059c6 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 80059aa:	2301      	movs	r3, #1
 80059ac:	627b      	str	r3, [r7, #36]	@ 0x24
 80059ae:	e00a      	b.n	80059c6 <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	69fa      	ldr	r2, [r7, #28]
 80059b6:	429a      	cmp	r2, r3
 80059b8:	d303      	bcc.n	80059c2 <vTaskDelayUntil+0xb2>
 80059ba:	69fa      	ldr	r2, [r7, #28]
 80059bc:	6a3b      	ldr	r3, [r7, #32]
 80059be:	429a      	cmp	r2, r3
 80059c0:	d901      	bls.n	80059c6 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 80059c2:	2301      	movs	r3, #1
 80059c4:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	69fa      	ldr	r2, [r7, #28]
 80059ca:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 80059cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d006      	beq.n	80059e0 <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 80059d2:	69fa      	ldr	r2, [r7, #28]
 80059d4:	6a3b      	ldr	r3, [r7, #32]
 80059d6:	1ad3      	subs	r3, r2, r3
 80059d8:	2100      	movs	r1, #0
 80059da:	4618      	mov	r0, r3
 80059dc:	f000 fef8 	bl	80067d0 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 80059e0:	f000 f88c 	bl	8005afc <xTaskResumeAll>
 80059e4:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80059e6:	69bb      	ldr	r3, [r7, #24]
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d107      	bne.n	80059fc <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 80059ec:	4b07      	ldr	r3, [pc, #28]	@ (8005a0c <vTaskDelayUntil+0xfc>)
 80059ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80059f2:	601a      	str	r2, [r3, #0]
 80059f4:	f3bf 8f4f 	dsb	sy
 80059f8:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80059fc:	bf00      	nop
 80059fe:	3728      	adds	r7, #40	@ 0x28
 8005a00:	46bd      	mov	sp, r7
 8005a02:	bd80      	pop	{r7, pc}
 8005a04:	20000eb4 	.word	0x20000eb4
 8005a08:	20000e90 	.word	0x20000e90
 8005a0c:	e000ed04 	.word	0xe000ed04

08005a10 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005a10:	b580      	push	{r7, lr}
 8005a12:	b08a      	sub	sp, #40	@ 0x28
 8005a14:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005a16:	2300      	movs	r3, #0
 8005a18:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005a1a:	2300      	movs	r3, #0
 8005a1c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005a1e:	463a      	mov	r2, r7
 8005a20:	1d39      	adds	r1, r7, #4
 8005a22:	f107 0308 	add.w	r3, r7, #8
 8005a26:	4618      	mov	r0, r3
 8005a28:	f7fe fef6 	bl	8004818 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005a2c:	6839      	ldr	r1, [r7, #0]
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	68ba      	ldr	r2, [r7, #8]
 8005a32:	9202      	str	r2, [sp, #8]
 8005a34:	9301      	str	r3, [sp, #4]
 8005a36:	2300      	movs	r3, #0
 8005a38:	9300      	str	r3, [sp, #0]
 8005a3a:	2300      	movs	r3, #0
 8005a3c:	460a      	mov	r2, r1
 8005a3e:	4922      	ldr	r1, [pc, #136]	@ (8005ac8 <vTaskStartScheduler+0xb8>)
 8005a40:	4822      	ldr	r0, [pc, #136]	@ (8005acc <vTaskStartScheduler+0xbc>)
 8005a42:	f7ff fdbf 	bl	80055c4 <xTaskCreateStatic>
 8005a46:	4603      	mov	r3, r0
 8005a48:	4a21      	ldr	r2, [pc, #132]	@ (8005ad0 <vTaskStartScheduler+0xc0>)
 8005a4a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005a4c:	4b20      	ldr	r3, [pc, #128]	@ (8005ad0 <vTaskStartScheduler+0xc0>)
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d002      	beq.n	8005a5a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005a54:	2301      	movs	r3, #1
 8005a56:	617b      	str	r3, [r7, #20]
 8005a58:	e001      	b.n	8005a5e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005a5a:	2300      	movs	r3, #0
 8005a5c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005a5e:	697b      	ldr	r3, [r7, #20]
 8005a60:	2b01      	cmp	r3, #1
 8005a62:	d102      	bne.n	8005a6a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005a64:	f000 ff08 	bl	8006878 <xTimerCreateTimerTask>
 8005a68:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005a6a:	697b      	ldr	r3, [r7, #20]
 8005a6c:	2b01      	cmp	r3, #1
 8005a6e:	d116      	bne.n	8005a9e <vTaskStartScheduler+0x8e>
	__asm volatile
 8005a70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a74:	f383 8811 	msr	BASEPRI, r3
 8005a78:	f3bf 8f6f 	isb	sy
 8005a7c:	f3bf 8f4f 	dsb	sy
 8005a80:	613b      	str	r3, [r7, #16]
}
 8005a82:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005a84:	4b13      	ldr	r3, [pc, #76]	@ (8005ad4 <vTaskStartScheduler+0xc4>)
 8005a86:	f04f 32ff 	mov.w	r2, #4294967295
 8005a8a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005a8c:	4b12      	ldr	r3, [pc, #72]	@ (8005ad8 <vTaskStartScheduler+0xc8>)
 8005a8e:	2201      	movs	r2, #1
 8005a90:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005a92:	4b12      	ldr	r3, [pc, #72]	@ (8005adc <vTaskStartScheduler+0xcc>)
 8005a94:	2200      	movs	r2, #0
 8005a96:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005a98:	f001 fac6 	bl	8007028 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005a9c:	e00f      	b.n	8005abe <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005a9e:	697b      	ldr	r3, [r7, #20]
 8005aa0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005aa4:	d10b      	bne.n	8005abe <vTaskStartScheduler+0xae>
	__asm volatile
 8005aa6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005aaa:	f383 8811 	msr	BASEPRI, r3
 8005aae:	f3bf 8f6f 	isb	sy
 8005ab2:	f3bf 8f4f 	dsb	sy
 8005ab6:	60fb      	str	r3, [r7, #12]
}
 8005ab8:	bf00      	nop
 8005aba:	bf00      	nop
 8005abc:	e7fd      	b.n	8005aba <vTaskStartScheduler+0xaa>
}
 8005abe:	bf00      	nop
 8005ac0:	3718      	adds	r7, #24
 8005ac2:	46bd      	mov	sp, r7
 8005ac4:	bd80      	pop	{r7, pc}
 8005ac6:	bf00      	nop
 8005ac8:	080077a8 	.word	0x080077a8
 8005acc:	08006121 	.word	0x08006121
 8005ad0:	20000eb0 	.word	0x20000eb0
 8005ad4:	20000eac 	.word	0x20000eac
 8005ad8:	20000e98 	.word	0x20000e98
 8005adc:	20000e90 	.word	0x20000e90

08005ae0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005ae0:	b480      	push	{r7}
 8005ae2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005ae4:	4b04      	ldr	r3, [pc, #16]	@ (8005af8 <vTaskSuspendAll+0x18>)
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	3301      	adds	r3, #1
 8005aea:	4a03      	ldr	r2, [pc, #12]	@ (8005af8 <vTaskSuspendAll+0x18>)
 8005aec:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005aee:	bf00      	nop
 8005af0:	46bd      	mov	sp, r7
 8005af2:	bc80      	pop	{r7}
 8005af4:	4770      	bx	lr
 8005af6:	bf00      	nop
 8005af8:	20000eb4 	.word	0x20000eb4

08005afc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005afc:	b580      	push	{r7, lr}
 8005afe:	b084      	sub	sp, #16
 8005b00:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005b02:	2300      	movs	r3, #0
 8005b04:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005b06:	2300      	movs	r3, #0
 8005b08:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005b0a:	4b42      	ldr	r3, [pc, #264]	@ (8005c14 <xTaskResumeAll+0x118>)
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d10b      	bne.n	8005b2a <xTaskResumeAll+0x2e>
	__asm volatile
 8005b12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b16:	f383 8811 	msr	BASEPRI, r3
 8005b1a:	f3bf 8f6f 	isb	sy
 8005b1e:	f3bf 8f4f 	dsb	sy
 8005b22:	603b      	str	r3, [r7, #0]
}
 8005b24:	bf00      	nop
 8005b26:	bf00      	nop
 8005b28:	e7fd      	b.n	8005b26 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005b2a:	f001 faef 	bl	800710c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005b2e:	4b39      	ldr	r3, [pc, #228]	@ (8005c14 <xTaskResumeAll+0x118>)
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	3b01      	subs	r3, #1
 8005b34:	4a37      	ldr	r2, [pc, #220]	@ (8005c14 <xTaskResumeAll+0x118>)
 8005b36:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005b38:	4b36      	ldr	r3, [pc, #216]	@ (8005c14 <xTaskResumeAll+0x118>)
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d162      	bne.n	8005c06 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005b40:	4b35      	ldr	r3, [pc, #212]	@ (8005c18 <xTaskResumeAll+0x11c>)
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d05e      	beq.n	8005c06 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005b48:	e02f      	b.n	8005baa <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005b4a:	4b34      	ldr	r3, [pc, #208]	@ (8005c1c <xTaskResumeAll+0x120>)
 8005b4c:	68db      	ldr	r3, [r3, #12]
 8005b4e:	68db      	ldr	r3, [r3, #12]
 8005b50:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	3318      	adds	r3, #24
 8005b56:	4618      	mov	r0, r3
 8005b58:	f7fe ff16 	bl	8004988 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	3304      	adds	r3, #4
 8005b60:	4618      	mov	r0, r3
 8005b62:	f7fe ff11 	bl	8004988 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b6a:	4b2d      	ldr	r3, [pc, #180]	@ (8005c20 <xTaskResumeAll+0x124>)
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	429a      	cmp	r2, r3
 8005b70:	d903      	bls.n	8005b7a <xTaskResumeAll+0x7e>
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b76:	4a2a      	ldr	r2, [pc, #168]	@ (8005c20 <xTaskResumeAll+0x124>)
 8005b78:	6013      	str	r3, [r2, #0]
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b7e:	4613      	mov	r3, r2
 8005b80:	009b      	lsls	r3, r3, #2
 8005b82:	4413      	add	r3, r2
 8005b84:	009b      	lsls	r3, r3, #2
 8005b86:	4a27      	ldr	r2, [pc, #156]	@ (8005c24 <xTaskResumeAll+0x128>)
 8005b88:	441a      	add	r2, r3
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	3304      	adds	r3, #4
 8005b8e:	4619      	mov	r1, r3
 8005b90:	4610      	mov	r0, r2
 8005b92:	f7fe fe9e 	bl	80048d2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b9a:	4b23      	ldr	r3, [pc, #140]	@ (8005c28 <xTaskResumeAll+0x12c>)
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ba0:	429a      	cmp	r2, r3
 8005ba2:	d302      	bcc.n	8005baa <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8005ba4:	4b21      	ldr	r3, [pc, #132]	@ (8005c2c <xTaskResumeAll+0x130>)
 8005ba6:	2201      	movs	r2, #1
 8005ba8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005baa:	4b1c      	ldr	r3, [pc, #112]	@ (8005c1c <xTaskResumeAll+0x120>)
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d1cb      	bne.n	8005b4a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d001      	beq.n	8005bbc <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005bb8:	f000 fb68 	bl	800628c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005bbc:	4b1c      	ldr	r3, [pc, #112]	@ (8005c30 <xTaskResumeAll+0x134>)
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d010      	beq.n	8005bea <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005bc8:	f000 f856 	bl	8005c78 <xTaskIncrementTick>
 8005bcc:	4603      	mov	r3, r0
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d002      	beq.n	8005bd8 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8005bd2:	4b16      	ldr	r3, [pc, #88]	@ (8005c2c <xTaskResumeAll+0x130>)
 8005bd4:	2201      	movs	r2, #1
 8005bd6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	3b01      	subs	r3, #1
 8005bdc:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d1f1      	bne.n	8005bc8 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8005be4:	4b12      	ldr	r3, [pc, #72]	@ (8005c30 <xTaskResumeAll+0x134>)
 8005be6:	2200      	movs	r2, #0
 8005be8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005bea:	4b10      	ldr	r3, [pc, #64]	@ (8005c2c <xTaskResumeAll+0x130>)
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d009      	beq.n	8005c06 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005bf2:	2301      	movs	r3, #1
 8005bf4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005bf6:	4b0f      	ldr	r3, [pc, #60]	@ (8005c34 <xTaskResumeAll+0x138>)
 8005bf8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005bfc:	601a      	str	r2, [r3, #0]
 8005bfe:	f3bf 8f4f 	dsb	sy
 8005c02:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005c06:	f001 fab1 	bl	800716c <vPortExitCritical>

	return xAlreadyYielded;
 8005c0a:	68bb      	ldr	r3, [r7, #8]
}
 8005c0c:	4618      	mov	r0, r3
 8005c0e:	3710      	adds	r7, #16
 8005c10:	46bd      	mov	sp, r7
 8005c12:	bd80      	pop	{r7, pc}
 8005c14:	20000eb4 	.word	0x20000eb4
 8005c18:	20000e8c 	.word	0x20000e8c
 8005c1c:	20000e4c 	.word	0x20000e4c
 8005c20:	20000e94 	.word	0x20000e94
 8005c24:	200009bc 	.word	0x200009bc
 8005c28:	200009b8 	.word	0x200009b8
 8005c2c:	20000ea0 	.word	0x20000ea0
 8005c30:	20000e9c 	.word	0x20000e9c
 8005c34:	e000ed04 	.word	0xe000ed04

08005c38 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005c38:	b480      	push	{r7}
 8005c3a:	b083      	sub	sp, #12
 8005c3c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005c3e:	4b04      	ldr	r3, [pc, #16]	@ (8005c50 <xTaskGetTickCount+0x18>)
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005c44:	687b      	ldr	r3, [r7, #4]
}
 8005c46:	4618      	mov	r0, r3
 8005c48:	370c      	adds	r7, #12
 8005c4a:	46bd      	mov	sp, r7
 8005c4c:	bc80      	pop	{r7}
 8005c4e:	4770      	bx	lr
 8005c50:	20000e90 	.word	0x20000e90

08005c54 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8005c54:	b580      	push	{r7, lr}
 8005c56:	b082      	sub	sp, #8
 8005c58:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005c5a:	f001 fb19 	bl	8007290 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8005c5e:	2300      	movs	r3, #0
 8005c60:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8005c62:	4b04      	ldr	r3, [pc, #16]	@ (8005c74 <xTaskGetTickCountFromISR+0x20>)
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005c68:	683b      	ldr	r3, [r7, #0]
}
 8005c6a:	4618      	mov	r0, r3
 8005c6c:	3708      	adds	r7, #8
 8005c6e:	46bd      	mov	sp, r7
 8005c70:	bd80      	pop	{r7, pc}
 8005c72:	bf00      	nop
 8005c74:	20000e90 	.word	0x20000e90

08005c78 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005c78:	b580      	push	{r7, lr}
 8005c7a:	b086      	sub	sp, #24
 8005c7c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005c7e:	2300      	movs	r3, #0
 8005c80:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005c82:	4b4f      	ldr	r3, [pc, #316]	@ (8005dc0 <xTaskIncrementTick+0x148>)
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	f040 8090 	bne.w	8005dac <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005c8c:	4b4d      	ldr	r3, [pc, #308]	@ (8005dc4 <xTaskIncrementTick+0x14c>)
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	3301      	adds	r3, #1
 8005c92:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005c94:	4a4b      	ldr	r2, [pc, #300]	@ (8005dc4 <xTaskIncrementTick+0x14c>)
 8005c96:	693b      	ldr	r3, [r7, #16]
 8005c98:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005c9a:	693b      	ldr	r3, [r7, #16]
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d121      	bne.n	8005ce4 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8005ca0:	4b49      	ldr	r3, [pc, #292]	@ (8005dc8 <xTaskIncrementTick+0x150>)
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d00b      	beq.n	8005cc2 <xTaskIncrementTick+0x4a>
	__asm volatile
 8005caa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cae:	f383 8811 	msr	BASEPRI, r3
 8005cb2:	f3bf 8f6f 	isb	sy
 8005cb6:	f3bf 8f4f 	dsb	sy
 8005cba:	603b      	str	r3, [r7, #0]
}
 8005cbc:	bf00      	nop
 8005cbe:	bf00      	nop
 8005cc0:	e7fd      	b.n	8005cbe <xTaskIncrementTick+0x46>
 8005cc2:	4b41      	ldr	r3, [pc, #260]	@ (8005dc8 <xTaskIncrementTick+0x150>)
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	60fb      	str	r3, [r7, #12]
 8005cc8:	4b40      	ldr	r3, [pc, #256]	@ (8005dcc <xTaskIncrementTick+0x154>)
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	4a3e      	ldr	r2, [pc, #248]	@ (8005dc8 <xTaskIncrementTick+0x150>)
 8005cce:	6013      	str	r3, [r2, #0]
 8005cd0:	4a3e      	ldr	r2, [pc, #248]	@ (8005dcc <xTaskIncrementTick+0x154>)
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	6013      	str	r3, [r2, #0]
 8005cd6:	4b3e      	ldr	r3, [pc, #248]	@ (8005dd0 <xTaskIncrementTick+0x158>)
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	3301      	adds	r3, #1
 8005cdc:	4a3c      	ldr	r2, [pc, #240]	@ (8005dd0 <xTaskIncrementTick+0x158>)
 8005cde:	6013      	str	r3, [r2, #0]
 8005ce0:	f000 fad4 	bl	800628c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005ce4:	4b3b      	ldr	r3, [pc, #236]	@ (8005dd4 <xTaskIncrementTick+0x15c>)
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	693a      	ldr	r2, [r7, #16]
 8005cea:	429a      	cmp	r2, r3
 8005cec:	d349      	bcc.n	8005d82 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005cee:	4b36      	ldr	r3, [pc, #216]	@ (8005dc8 <xTaskIncrementTick+0x150>)
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d104      	bne.n	8005d02 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005cf8:	4b36      	ldr	r3, [pc, #216]	@ (8005dd4 <xTaskIncrementTick+0x15c>)
 8005cfa:	f04f 32ff 	mov.w	r2, #4294967295
 8005cfe:	601a      	str	r2, [r3, #0]
					break;
 8005d00:	e03f      	b.n	8005d82 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005d02:	4b31      	ldr	r3, [pc, #196]	@ (8005dc8 <xTaskIncrementTick+0x150>)
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	68db      	ldr	r3, [r3, #12]
 8005d08:	68db      	ldr	r3, [r3, #12]
 8005d0a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005d0c:	68bb      	ldr	r3, [r7, #8]
 8005d0e:	685b      	ldr	r3, [r3, #4]
 8005d10:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005d12:	693a      	ldr	r2, [r7, #16]
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	429a      	cmp	r2, r3
 8005d18:	d203      	bcs.n	8005d22 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005d1a:	4a2e      	ldr	r2, [pc, #184]	@ (8005dd4 <xTaskIncrementTick+0x15c>)
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005d20:	e02f      	b.n	8005d82 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005d22:	68bb      	ldr	r3, [r7, #8]
 8005d24:	3304      	adds	r3, #4
 8005d26:	4618      	mov	r0, r3
 8005d28:	f7fe fe2e 	bl	8004988 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005d2c:	68bb      	ldr	r3, [r7, #8]
 8005d2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d004      	beq.n	8005d3e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005d34:	68bb      	ldr	r3, [r7, #8]
 8005d36:	3318      	adds	r3, #24
 8005d38:	4618      	mov	r0, r3
 8005d3a:	f7fe fe25 	bl	8004988 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005d3e:	68bb      	ldr	r3, [r7, #8]
 8005d40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d42:	4b25      	ldr	r3, [pc, #148]	@ (8005dd8 <xTaskIncrementTick+0x160>)
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	429a      	cmp	r2, r3
 8005d48:	d903      	bls.n	8005d52 <xTaskIncrementTick+0xda>
 8005d4a:	68bb      	ldr	r3, [r7, #8]
 8005d4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d4e:	4a22      	ldr	r2, [pc, #136]	@ (8005dd8 <xTaskIncrementTick+0x160>)
 8005d50:	6013      	str	r3, [r2, #0]
 8005d52:	68bb      	ldr	r3, [r7, #8]
 8005d54:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d56:	4613      	mov	r3, r2
 8005d58:	009b      	lsls	r3, r3, #2
 8005d5a:	4413      	add	r3, r2
 8005d5c:	009b      	lsls	r3, r3, #2
 8005d5e:	4a1f      	ldr	r2, [pc, #124]	@ (8005ddc <xTaskIncrementTick+0x164>)
 8005d60:	441a      	add	r2, r3
 8005d62:	68bb      	ldr	r3, [r7, #8]
 8005d64:	3304      	adds	r3, #4
 8005d66:	4619      	mov	r1, r3
 8005d68:	4610      	mov	r0, r2
 8005d6a:	f7fe fdb2 	bl	80048d2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005d6e:	68bb      	ldr	r3, [r7, #8]
 8005d70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d72:	4b1b      	ldr	r3, [pc, #108]	@ (8005de0 <xTaskIncrementTick+0x168>)
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d78:	429a      	cmp	r2, r3
 8005d7a:	d3b8      	bcc.n	8005cee <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8005d7c:	2301      	movs	r3, #1
 8005d7e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005d80:	e7b5      	b.n	8005cee <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005d82:	4b17      	ldr	r3, [pc, #92]	@ (8005de0 <xTaskIncrementTick+0x168>)
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d88:	4914      	ldr	r1, [pc, #80]	@ (8005ddc <xTaskIncrementTick+0x164>)
 8005d8a:	4613      	mov	r3, r2
 8005d8c:	009b      	lsls	r3, r3, #2
 8005d8e:	4413      	add	r3, r2
 8005d90:	009b      	lsls	r3, r3, #2
 8005d92:	440b      	add	r3, r1
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	2b01      	cmp	r3, #1
 8005d98:	d901      	bls.n	8005d9e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8005d9a:	2301      	movs	r3, #1
 8005d9c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005d9e:	4b11      	ldr	r3, [pc, #68]	@ (8005de4 <xTaskIncrementTick+0x16c>)
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d007      	beq.n	8005db6 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8005da6:	2301      	movs	r3, #1
 8005da8:	617b      	str	r3, [r7, #20]
 8005daa:	e004      	b.n	8005db6 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005dac:	4b0e      	ldr	r3, [pc, #56]	@ (8005de8 <xTaskIncrementTick+0x170>)
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	3301      	adds	r3, #1
 8005db2:	4a0d      	ldr	r2, [pc, #52]	@ (8005de8 <xTaskIncrementTick+0x170>)
 8005db4:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005db6:	697b      	ldr	r3, [r7, #20]
}
 8005db8:	4618      	mov	r0, r3
 8005dba:	3718      	adds	r7, #24
 8005dbc:	46bd      	mov	sp, r7
 8005dbe:	bd80      	pop	{r7, pc}
 8005dc0:	20000eb4 	.word	0x20000eb4
 8005dc4:	20000e90 	.word	0x20000e90
 8005dc8:	20000e44 	.word	0x20000e44
 8005dcc:	20000e48 	.word	0x20000e48
 8005dd0:	20000ea4 	.word	0x20000ea4
 8005dd4:	20000eac 	.word	0x20000eac
 8005dd8:	20000e94 	.word	0x20000e94
 8005ddc:	200009bc 	.word	0x200009bc
 8005de0:	200009b8 	.word	0x200009b8
 8005de4:	20000ea0 	.word	0x20000ea0
 8005de8:	20000e9c 	.word	0x20000e9c

08005dec <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005dec:	b480      	push	{r7}
 8005dee:	b085      	sub	sp, #20
 8005df0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005df2:	4b28      	ldr	r3, [pc, #160]	@ (8005e94 <vTaskSwitchContext+0xa8>)
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d003      	beq.n	8005e02 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005dfa:	4b27      	ldr	r3, [pc, #156]	@ (8005e98 <vTaskSwitchContext+0xac>)
 8005dfc:	2201      	movs	r2, #1
 8005dfe:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005e00:	e042      	b.n	8005e88 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8005e02:	4b25      	ldr	r3, [pc, #148]	@ (8005e98 <vTaskSwitchContext+0xac>)
 8005e04:	2200      	movs	r2, #0
 8005e06:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005e08:	4b24      	ldr	r3, [pc, #144]	@ (8005e9c <vTaskSwitchContext+0xb0>)
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	60fb      	str	r3, [r7, #12]
 8005e0e:	e011      	b.n	8005e34 <vTaskSwitchContext+0x48>
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d10b      	bne.n	8005e2e <vTaskSwitchContext+0x42>
	__asm volatile
 8005e16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e1a:	f383 8811 	msr	BASEPRI, r3
 8005e1e:	f3bf 8f6f 	isb	sy
 8005e22:	f3bf 8f4f 	dsb	sy
 8005e26:	607b      	str	r3, [r7, #4]
}
 8005e28:	bf00      	nop
 8005e2a:	bf00      	nop
 8005e2c:	e7fd      	b.n	8005e2a <vTaskSwitchContext+0x3e>
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	3b01      	subs	r3, #1
 8005e32:	60fb      	str	r3, [r7, #12]
 8005e34:	491a      	ldr	r1, [pc, #104]	@ (8005ea0 <vTaskSwitchContext+0xb4>)
 8005e36:	68fa      	ldr	r2, [r7, #12]
 8005e38:	4613      	mov	r3, r2
 8005e3a:	009b      	lsls	r3, r3, #2
 8005e3c:	4413      	add	r3, r2
 8005e3e:	009b      	lsls	r3, r3, #2
 8005e40:	440b      	add	r3, r1
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d0e3      	beq.n	8005e10 <vTaskSwitchContext+0x24>
 8005e48:	68fa      	ldr	r2, [r7, #12]
 8005e4a:	4613      	mov	r3, r2
 8005e4c:	009b      	lsls	r3, r3, #2
 8005e4e:	4413      	add	r3, r2
 8005e50:	009b      	lsls	r3, r3, #2
 8005e52:	4a13      	ldr	r2, [pc, #76]	@ (8005ea0 <vTaskSwitchContext+0xb4>)
 8005e54:	4413      	add	r3, r2
 8005e56:	60bb      	str	r3, [r7, #8]
 8005e58:	68bb      	ldr	r3, [r7, #8]
 8005e5a:	685b      	ldr	r3, [r3, #4]
 8005e5c:	685a      	ldr	r2, [r3, #4]
 8005e5e:	68bb      	ldr	r3, [r7, #8]
 8005e60:	605a      	str	r2, [r3, #4]
 8005e62:	68bb      	ldr	r3, [r7, #8]
 8005e64:	685a      	ldr	r2, [r3, #4]
 8005e66:	68bb      	ldr	r3, [r7, #8]
 8005e68:	3308      	adds	r3, #8
 8005e6a:	429a      	cmp	r2, r3
 8005e6c:	d104      	bne.n	8005e78 <vTaskSwitchContext+0x8c>
 8005e6e:	68bb      	ldr	r3, [r7, #8]
 8005e70:	685b      	ldr	r3, [r3, #4]
 8005e72:	685a      	ldr	r2, [r3, #4]
 8005e74:	68bb      	ldr	r3, [r7, #8]
 8005e76:	605a      	str	r2, [r3, #4]
 8005e78:	68bb      	ldr	r3, [r7, #8]
 8005e7a:	685b      	ldr	r3, [r3, #4]
 8005e7c:	68db      	ldr	r3, [r3, #12]
 8005e7e:	4a09      	ldr	r2, [pc, #36]	@ (8005ea4 <vTaskSwitchContext+0xb8>)
 8005e80:	6013      	str	r3, [r2, #0]
 8005e82:	4a06      	ldr	r2, [pc, #24]	@ (8005e9c <vTaskSwitchContext+0xb0>)
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	6013      	str	r3, [r2, #0]
}
 8005e88:	bf00      	nop
 8005e8a:	3714      	adds	r7, #20
 8005e8c:	46bd      	mov	sp, r7
 8005e8e:	bc80      	pop	{r7}
 8005e90:	4770      	bx	lr
 8005e92:	bf00      	nop
 8005e94:	20000eb4 	.word	0x20000eb4
 8005e98:	20000ea0 	.word	0x20000ea0
 8005e9c:	20000e94 	.word	0x20000e94
 8005ea0:	200009bc 	.word	0x200009bc
 8005ea4:	200009b8 	.word	0x200009b8

08005ea8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005ea8:	b580      	push	{r7, lr}
 8005eaa:	b084      	sub	sp, #16
 8005eac:	af00      	add	r7, sp, #0
 8005eae:	6078      	str	r0, [r7, #4]
 8005eb0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d10b      	bne.n	8005ed0 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8005eb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ebc:	f383 8811 	msr	BASEPRI, r3
 8005ec0:	f3bf 8f6f 	isb	sy
 8005ec4:	f3bf 8f4f 	dsb	sy
 8005ec8:	60fb      	str	r3, [r7, #12]
}
 8005eca:	bf00      	nop
 8005ecc:	bf00      	nop
 8005ece:	e7fd      	b.n	8005ecc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005ed0:	4b07      	ldr	r3, [pc, #28]	@ (8005ef0 <vTaskPlaceOnEventList+0x48>)
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	3318      	adds	r3, #24
 8005ed6:	4619      	mov	r1, r3
 8005ed8:	6878      	ldr	r0, [r7, #4]
 8005eda:	f7fe fd1d 	bl	8004918 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005ede:	2101      	movs	r1, #1
 8005ee0:	6838      	ldr	r0, [r7, #0]
 8005ee2:	f000 fc75 	bl	80067d0 <prvAddCurrentTaskToDelayedList>
}
 8005ee6:	bf00      	nop
 8005ee8:	3710      	adds	r7, #16
 8005eea:	46bd      	mov	sp, r7
 8005eec:	bd80      	pop	{r7, pc}
 8005eee:	bf00      	nop
 8005ef0:	200009b8 	.word	0x200009b8

08005ef4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005ef4:	b580      	push	{r7, lr}
 8005ef6:	b086      	sub	sp, #24
 8005ef8:	af00      	add	r7, sp, #0
 8005efa:	60f8      	str	r0, [r7, #12]
 8005efc:	60b9      	str	r1, [r7, #8]
 8005efe:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d10b      	bne.n	8005f1e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8005f06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f0a:	f383 8811 	msr	BASEPRI, r3
 8005f0e:	f3bf 8f6f 	isb	sy
 8005f12:	f3bf 8f4f 	dsb	sy
 8005f16:	617b      	str	r3, [r7, #20]
}
 8005f18:	bf00      	nop
 8005f1a:	bf00      	nop
 8005f1c:	e7fd      	b.n	8005f1a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005f1e:	4b0a      	ldr	r3, [pc, #40]	@ (8005f48 <vTaskPlaceOnEventListRestricted+0x54>)
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	3318      	adds	r3, #24
 8005f24:	4619      	mov	r1, r3
 8005f26:	68f8      	ldr	r0, [r7, #12]
 8005f28:	f7fe fcd3 	bl	80048d2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d002      	beq.n	8005f38 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8005f32:	f04f 33ff 	mov.w	r3, #4294967295
 8005f36:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005f38:	6879      	ldr	r1, [r7, #4]
 8005f3a:	68b8      	ldr	r0, [r7, #8]
 8005f3c:	f000 fc48 	bl	80067d0 <prvAddCurrentTaskToDelayedList>
	}
 8005f40:	bf00      	nop
 8005f42:	3718      	adds	r7, #24
 8005f44:	46bd      	mov	sp, r7
 8005f46:	bd80      	pop	{r7, pc}
 8005f48:	200009b8 	.word	0x200009b8

08005f4c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005f4c:	b580      	push	{r7, lr}
 8005f4e:	b086      	sub	sp, #24
 8005f50:	af00      	add	r7, sp, #0
 8005f52:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	68db      	ldr	r3, [r3, #12]
 8005f58:	68db      	ldr	r3, [r3, #12]
 8005f5a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005f5c:	693b      	ldr	r3, [r7, #16]
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d10b      	bne.n	8005f7a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8005f62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f66:	f383 8811 	msr	BASEPRI, r3
 8005f6a:	f3bf 8f6f 	isb	sy
 8005f6e:	f3bf 8f4f 	dsb	sy
 8005f72:	60fb      	str	r3, [r7, #12]
}
 8005f74:	bf00      	nop
 8005f76:	bf00      	nop
 8005f78:	e7fd      	b.n	8005f76 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005f7a:	693b      	ldr	r3, [r7, #16]
 8005f7c:	3318      	adds	r3, #24
 8005f7e:	4618      	mov	r0, r3
 8005f80:	f7fe fd02 	bl	8004988 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005f84:	4b1d      	ldr	r3, [pc, #116]	@ (8005ffc <xTaskRemoveFromEventList+0xb0>)
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d11d      	bne.n	8005fc8 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005f8c:	693b      	ldr	r3, [r7, #16]
 8005f8e:	3304      	adds	r3, #4
 8005f90:	4618      	mov	r0, r3
 8005f92:	f7fe fcf9 	bl	8004988 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005f96:	693b      	ldr	r3, [r7, #16]
 8005f98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f9a:	4b19      	ldr	r3, [pc, #100]	@ (8006000 <xTaskRemoveFromEventList+0xb4>)
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	429a      	cmp	r2, r3
 8005fa0:	d903      	bls.n	8005faa <xTaskRemoveFromEventList+0x5e>
 8005fa2:	693b      	ldr	r3, [r7, #16]
 8005fa4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fa6:	4a16      	ldr	r2, [pc, #88]	@ (8006000 <xTaskRemoveFromEventList+0xb4>)
 8005fa8:	6013      	str	r3, [r2, #0]
 8005faa:	693b      	ldr	r3, [r7, #16]
 8005fac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005fae:	4613      	mov	r3, r2
 8005fb0:	009b      	lsls	r3, r3, #2
 8005fb2:	4413      	add	r3, r2
 8005fb4:	009b      	lsls	r3, r3, #2
 8005fb6:	4a13      	ldr	r2, [pc, #76]	@ (8006004 <xTaskRemoveFromEventList+0xb8>)
 8005fb8:	441a      	add	r2, r3
 8005fba:	693b      	ldr	r3, [r7, #16]
 8005fbc:	3304      	adds	r3, #4
 8005fbe:	4619      	mov	r1, r3
 8005fc0:	4610      	mov	r0, r2
 8005fc2:	f7fe fc86 	bl	80048d2 <vListInsertEnd>
 8005fc6:	e005      	b.n	8005fd4 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005fc8:	693b      	ldr	r3, [r7, #16]
 8005fca:	3318      	adds	r3, #24
 8005fcc:	4619      	mov	r1, r3
 8005fce:	480e      	ldr	r0, [pc, #56]	@ (8006008 <xTaskRemoveFromEventList+0xbc>)
 8005fd0:	f7fe fc7f 	bl	80048d2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005fd4:	693b      	ldr	r3, [r7, #16]
 8005fd6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005fd8:	4b0c      	ldr	r3, [pc, #48]	@ (800600c <xTaskRemoveFromEventList+0xc0>)
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fde:	429a      	cmp	r2, r3
 8005fe0:	d905      	bls.n	8005fee <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005fe2:	2301      	movs	r3, #1
 8005fe4:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005fe6:	4b0a      	ldr	r3, [pc, #40]	@ (8006010 <xTaskRemoveFromEventList+0xc4>)
 8005fe8:	2201      	movs	r2, #1
 8005fea:	601a      	str	r2, [r3, #0]
 8005fec:	e001      	b.n	8005ff2 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8005fee:	2300      	movs	r3, #0
 8005ff0:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005ff2:	697b      	ldr	r3, [r7, #20]
}
 8005ff4:	4618      	mov	r0, r3
 8005ff6:	3718      	adds	r7, #24
 8005ff8:	46bd      	mov	sp, r7
 8005ffa:	bd80      	pop	{r7, pc}
 8005ffc:	20000eb4 	.word	0x20000eb4
 8006000:	20000e94 	.word	0x20000e94
 8006004:	200009bc 	.word	0x200009bc
 8006008:	20000e4c 	.word	0x20000e4c
 800600c:	200009b8 	.word	0x200009b8
 8006010:	20000ea0 	.word	0x20000ea0

08006014 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006014:	b480      	push	{r7}
 8006016:	b083      	sub	sp, #12
 8006018:	af00      	add	r7, sp, #0
 800601a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800601c:	4b06      	ldr	r3, [pc, #24]	@ (8006038 <vTaskInternalSetTimeOutState+0x24>)
 800601e:	681a      	ldr	r2, [r3, #0]
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006024:	4b05      	ldr	r3, [pc, #20]	@ (800603c <vTaskInternalSetTimeOutState+0x28>)
 8006026:	681a      	ldr	r2, [r3, #0]
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	605a      	str	r2, [r3, #4]
}
 800602c:	bf00      	nop
 800602e:	370c      	adds	r7, #12
 8006030:	46bd      	mov	sp, r7
 8006032:	bc80      	pop	{r7}
 8006034:	4770      	bx	lr
 8006036:	bf00      	nop
 8006038:	20000ea4 	.word	0x20000ea4
 800603c:	20000e90 	.word	0x20000e90

08006040 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006040:	b580      	push	{r7, lr}
 8006042:	b088      	sub	sp, #32
 8006044:	af00      	add	r7, sp, #0
 8006046:	6078      	str	r0, [r7, #4]
 8006048:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	2b00      	cmp	r3, #0
 800604e:	d10b      	bne.n	8006068 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8006050:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006054:	f383 8811 	msr	BASEPRI, r3
 8006058:	f3bf 8f6f 	isb	sy
 800605c:	f3bf 8f4f 	dsb	sy
 8006060:	613b      	str	r3, [r7, #16]
}
 8006062:	bf00      	nop
 8006064:	bf00      	nop
 8006066:	e7fd      	b.n	8006064 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006068:	683b      	ldr	r3, [r7, #0]
 800606a:	2b00      	cmp	r3, #0
 800606c:	d10b      	bne.n	8006086 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800606e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006072:	f383 8811 	msr	BASEPRI, r3
 8006076:	f3bf 8f6f 	isb	sy
 800607a:	f3bf 8f4f 	dsb	sy
 800607e:	60fb      	str	r3, [r7, #12]
}
 8006080:	bf00      	nop
 8006082:	bf00      	nop
 8006084:	e7fd      	b.n	8006082 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8006086:	f001 f841 	bl	800710c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800608a:	4b1d      	ldr	r3, [pc, #116]	@ (8006100 <xTaskCheckForTimeOut+0xc0>)
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	685b      	ldr	r3, [r3, #4]
 8006094:	69ba      	ldr	r2, [r7, #24]
 8006096:	1ad3      	subs	r3, r2, r3
 8006098:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800609a:	683b      	ldr	r3, [r7, #0]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060a2:	d102      	bne.n	80060aa <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80060a4:	2300      	movs	r3, #0
 80060a6:	61fb      	str	r3, [r7, #28]
 80060a8:	e023      	b.n	80060f2 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681a      	ldr	r2, [r3, #0]
 80060ae:	4b15      	ldr	r3, [pc, #84]	@ (8006104 <xTaskCheckForTimeOut+0xc4>)
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	429a      	cmp	r2, r3
 80060b4:	d007      	beq.n	80060c6 <xTaskCheckForTimeOut+0x86>
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	685b      	ldr	r3, [r3, #4]
 80060ba:	69ba      	ldr	r2, [r7, #24]
 80060bc:	429a      	cmp	r2, r3
 80060be:	d302      	bcc.n	80060c6 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80060c0:	2301      	movs	r3, #1
 80060c2:	61fb      	str	r3, [r7, #28]
 80060c4:	e015      	b.n	80060f2 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80060c6:	683b      	ldr	r3, [r7, #0]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	697a      	ldr	r2, [r7, #20]
 80060cc:	429a      	cmp	r2, r3
 80060ce:	d20b      	bcs.n	80060e8 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80060d0:	683b      	ldr	r3, [r7, #0]
 80060d2:	681a      	ldr	r2, [r3, #0]
 80060d4:	697b      	ldr	r3, [r7, #20]
 80060d6:	1ad2      	subs	r2, r2, r3
 80060d8:	683b      	ldr	r3, [r7, #0]
 80060da:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80060dc:	6878      	ldr	r0, [r7, #4]
 80060de:	f7ff ff99 	bl	8006014 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80060e2:	2300      	movs	r3, #0
 80060e4:	61fb      	str	r3, [r7, #28]
 80060e6:	e004      	b.n	80060f2 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80060e8:	683b      	ldr	r3, [r7, #0]
 80060ea:	2200      	movs	r2, #0
 80060ec:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80060ee:	2301      	movs	r3, #1
 80060f0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80060f2:	f001 f83b 	bl	800716c <vPortExitCritical>

	return xReturn;
 80060f6:	69fb      	ldr	r3, [r7, #28]
}
 80060f8:	4618      	mov	r0, r3
 80060fa:	3720      	adds	r7, #32
 80060fc:	46bd      	mov	sp, r7
 80060fe:	bd80      	pop	{r7, pc}
 8006100:	20000e90 	.word	0x20000e90
 8006104:	20000ea4 	.word	0x20000ea4

08006108 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006108:	b480      	push	{r7}
 800610a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800610c:	4b03      	ldr	r3, [pc, #12]	@ (800611c <vTaskMissedYield+0x14>)
 800610e:	2201      	movs	r2, #1
 8006110:	601a      	str	r2, [r3, #0]
}
 8006112:	bf00      	nop
 8006114:	46bd      	mov	sp, r7
 8006116:	bc80      	pop	{r7}
 8006118:	4770      	bx	lr
 800611a:	bf00      	nop
 800611c:	20000ea0 	.word	0x20000ea0

08006120 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006120:	b580      	push	{r7, lr}
 8006122:	b082      	sub	sp, #8
 8006124:	af00      	add	r7, sp, #0
 8006126:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006128:	f000 f852 	bl	80061d0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800612c:	4b06      	ldr	r3, [pc, #24]	@ (8006148 <prvIdleTask+0x28>)
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	2b01      	cmp	r3, #1
 8006132:	d9f9      	bls.n	8006128 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006134:	4b05      	ldr	r3, [pc, #20]	@ (800614c <prvIdleTask+0x2c>)
 8006136:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800613a:	601a      	str	r2, [r3, #0]
 800613c:	f3bf 8f4f 	dsb	sy
 8006140:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006144:	e7f0      	b.n	8006128 <prvIdleTask+0x8>
 8006146:	bf00      	nop
 8006148:	200009bc 	.word	0x200009bc
 800614c:	e000ed04 	.word	0xe000ed04

08006150 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006150:	b580      	push	{r7, lr}
 8006152:	b082      	sub	sp, #8
 8006154:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006156:	2300      	movs	r3, #0
 8006158:	607b      	str	r3, [r7, #4]
 800615a:	e00c      	b.n	8006176 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800615c:	687a      	ldr	r2, [r7, #4]
 800615e:	4613      	mov	r3, r2
 8006160:	009b      	lsls	r3, r3, #2
 8006162:	4413      	add	r3, r2
 8006164:	009b      	lsls	r3, r3, #2
 8006166:	4a12      	ldr	r2, [pc, #72]	@ (80061b0 <prvInitialiseTaskLists+0x60>)
 8006168:	4413      	add	r3, r2
 800616a:	4618      	mov	r0, r3
 800616c:	f7fe fb86 	bl	800487c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	3301      	adds	r3, #1
 8006174:	607b      	str	r3, [r7, #4]
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	2b37      	cmp	r3, #55	@ 0x37
 800617a:	d9ef      	bls.n	800615c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800617c:	480d      	ldr	r0, [pc, #52]	@ (80061b4 <prvInitialiseTaskLists+0x64>)
 800617e:	f7fe fb7d 	bl	800487c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006182:	480d      	ldr	r0, [pc, #52]	@ (80061b8 <prvInitialiseTaskLists+0x68>)
 8006184:	f7fe fb7a 	bl	800487c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006188:	480c      	ldr	r0, [pc, #48]	@ (80061bc <prvInitialiseTaskLists+0x6c>)
 800618a:	f7fe fb77 	bl	800487c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800618e:	480c      	ldr	r0, [pc, #48]	@ (80061c0 <prvInitialiseTaskLists+0x70>)
 8006190:	f7fe fb74 	bl	800487c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006194:	480b      	ldr	r0, [pc, #44]	@ (80061c4 <prvInitialiseTaskLists+0x74>)
 8006196:	f7fe fb71 	bl	800487c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800619a:	4b0b      	ldr	r3, [pc, #44]	@ (80061c8 <prvInitialiseTaskLists+0x78>)
 800619c:	4a05      	ldr	r2, [pc, #20]	@ (80061b4 <prvInitialiseTaskLists+0x64>)
 800619e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80061a0:	4b0a      	ldr	r3, [pc, #40]	@ (80061cc <prvInitialiseTaskLists+0x7c>)
 80061a2:	4a05      	ldr	r2, [pc, #20]	@ (80061b8 <prvInitialiseTaskLists+0x68>)
 80061a4:	601a      	str	r2, [r3, #0]
}
 80061a6:	bf00      	nop
 80061a8:	3708      	adds	r7, #8
 80061aa:	46bd      	mov	sp, r7
 80061ac:	bd80      	pop	{r7, pc}
 80061ae:	bf00      	nop
 80061b0:	200009bc 	.word	0x200009bc
 80061b4:	20000e1c 	.word	0x20000e1c
 80061b8:	20000e30 	.word	0x20000e30
 80061bc:	20000e4c 	.word	0x20000e4c
 80061c0:	20000e60 	.word	0x20000e60
 80061c4:	20000e78 	.word	0x20000e78
 80061c8:	20000e44 	.word	0x20000e44
 80061cc:	20000e48 	.word	0x20000e48

080061d0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80061d0:	b580      	push	{r7, lr}
 80061d2:	b082      	sub	sp, #8
 80061d4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80061d6:	e019      	b.n	800620c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80061d8:	f000 ff98 	bl	800710c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80061dc:	4b10      	ldr	r3, [pc, #64]	@ (8006220 <prvCheckTasksWaitingTermination+0x50>)
 80061de:	68db      	ldr	r3, [r3, #12]
 80061e0:	68db      	ldr	r3, [r3, #12]
 80061e2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	3304      	adds	r3, #4
 80061e8:	4618      	mov	r0, r3
 80061ea:	f7fe fbcd 	bl	8004988 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80061ee:	4b0d      	ldr	r3, [pc, #52]	@ (8006224 <prvCheckTasksWaitingTermination+0x54>)
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	3b01      	subs	r3, #1
 80061f4:	4a0b      	ldr	r2, [pc, #44]	@ (8006224 <prvCheckTasksWaitingTermination+0x54>)
 80061f6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80061f8:	4b0b      	ldr	r3, [pc, #44]	@ (8006228 <prvCheckTasksWaitingTermination+0x58>)
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	3b01      	subs	r3, #1
 80061fe:	4a0a      	ldr	r2, [pc, #40]	@ (8006228 <prvCheckTasksWaitingTermination+0x58>)
 8006200:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006202:	f000 ffb3 	bl	800716c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006206:	6878      	ldr	r0, [r7, #4]
 8006208:	f000 f810 	bl	800622c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800620c:	4b06      	ldr	r3, [pc, #24]	@ (8006228 <prvCheckTasksWaitingTermination+0x58>)
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	2b00      	cmp	r3, #0
 8006212:	d1e1      	bne.n	80061d8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006214:	bf00      	nop
 8006216:	bf00      	nop
 8006218:	3708      	adds	r7, #8
 800621a:	46bd      	mov	sp, r7
 800621c:	bd80      	pop	{r7, pc}
 800621e:	bf00      	nop
 8006220:	20000e60 	.word	0x20000e60
 8006224:	20000e8c 	.word	0x20000e8c
 8006228:	20000e74 	.word	0x20000e74

0800622c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800622c:	b580      	push	{r7, lr}
 800622e:	b084      	sub	sp, #16
 8006230:	af00      	add	r7, sp, #0
 8006232:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800623a:	2b00      	cmp	r3, #0
 800623c:	d108      	bne.n	8006250 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006242:	4618      	mov	r0, r3
 8006244:	f001 f932 	bl	80074ac <vPortFree>
				vPortFree( pxTCB );
 8006248:	6878      	ldr	r0, [r7, #4]
 800624a:	f001 f92f 	bl	80074ac <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800624e:	e019      	b.n	8006284 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8006256:	2b01      	cmp	r3, #1
 8006258:	d103      	bne.n	8006262 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800625a:	6878      	ldr	r0, [r7, #4]
 800625c:	f001 f926 	bl	80074ac <vPortFree>
	}
 8006260:	e010      	b.n	8006284 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8006268:	2b02      	cmp	r3, #2
 800626a:	d00b      	beq.n	8006284 <prvDeleteTCB+0x58>
	__asm volatile
 800626c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006270:	f383 8811 	msr	BASEPRI, r3
 8006274:	f3bf 8f6f 	isb	sy
 8006278:	f3bf 8f4f 	dsb	sy
 800627c:	60fb      	str	r3, [r7, #12]
}
 800627e:	bf00      	nop
 8006280:	bf00      	nop
 8006282:	e7fd      	b.n	8006280 <prvDeleteTCB+0x54>
	}
 8006284:	bf00      	nop
 8006286:	3710      	adds	r7, #16
 8006288:	46bd      	mov	sp, r7
 800628a:	bd80      	pop	{r7, pc}

0800628c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800628c:	b480      	push	{r7}
 800628e:	b083      	sub	sp, #12
 8006290:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006292:	4b0c      	ldr	r3, [pc, #48]	@ (80062c4 <prvResetNextTaskUnblockTime+0x38>)
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	2b00      	cmp	r3, #0
 800629a:	d104      	bne.n	80062a6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800629c:	4b0a      	ldr	r3, [pc, #40]	@ (80062c8 <prvResetNextTaskUnblockTime+0x3c>)
 800629e:	f04f 32ff 	mov.w	r2, #4294967295
 80062a2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80062a4:	e008      	b.n	80062b8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80062a6:	4b07      	ldr	r3, [pc, #28]	@ (80062c4 <prvResetNextTaskUnblockTime+0x38>)
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	68db      	ldr	r3, [r3, #12]
 80062ac:	68db      	ldr	r3, [r3, #12]
 80062ae:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	685b      	ldr	r3, [r3, #4]
 80062b4:	4a04      	ldr	r2, [pc, #16]	@ (80062c8 <prvResetNextTaskUnblockTime+0x3c>)
 80062b6:	6013      	str	r3, [r2, #0]
}
 80062b8:	bf00      	nop
 80062ba:	370c      	adds	r7, #12
 80062bc:	46bd      	mov	sp, r7
 80062be:	bc80      	pop	{r7}
 80062c0:	4770      	bx	lr
 80062c2:	bf00      	nop
 80062c4:	20000e44 	.word	0x20000e44
 80062c8:	20000eac 	.word	0x20000eac

080062cc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80062cc:	b480      	push	{r7}
 80062ce:	b083      	sub	sp, #12
 80062d0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80062d2:	4b0b      	ldr	r3, [pc, #44]	@ (8006300 <xTaskGetSchedulerState+0x34>)
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d102      	bne.n	80062e0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80062da:	2301      	movs	r3, #1
 80062dc:	607b      	str	r3, [r7, #4]
 80062de:	e008      	b.n	80062f2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80062e0:	4b08      	ldr	r3, [pc, #32]	@ (8006304 <xTaskGetSchedulerState+0x38>)
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d102      	bne.n	80062ee <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80062e8:	2302      	movs	r3, #2
 80062ea:	607b      	str	r3, [r7, #4]
 80062ec:	e001      	b.n	80062f2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80062ee:	2300      	movs	r3, #0
 80062f0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80062f2:	687b      	ldr	r3, [r7, #4]
	}
 80062f4:	4618      	mov	r0, r3
 80062f6:	370c      	adds	r7, #12
 80062f8:	46bd      	mov	sp, r7
 80062fa:	bc80      	pop	{r7}
 80062fc:	4770      	bx	lr
 80062fe:	bf00      	nop
 8006300:	20000e98 	.word	0x20000e98
 8006304:	20000eb4 	.word	0x20000eb4

08006308 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006308:	b580      	push	{r7, lr}
 800630a:	b086      	sub	sp, #24
 800630c:	af00      	add	r7, sp, #0
 800630e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006314:	2300      	movs	r3, #0
 8006316:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	2b00      	cmp	r3, #0
 800631c:	d058      	beq.n	80063d0 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800631e:	4b2f      	ldr	r3, [pc, #188]	@ (80063dc <xTaskPriorityDisinherit+0xd4>)
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	693a      	ldr	r2, [r7, #16]
 8006324:	429a      	cmp	r2, r3
 8006326:	d00b      	beq.n	8006340 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8006328:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800632c:	f383 8811 	msr	BASEPRI, r3
 8006330:	f3bf 8f6f 	isb	sy
 8006334:	f3bf 8f4f 	dsb	sy
 8006338:	60fb      	str	r3, [r7, #12]
}
 800633a:	bf00      	nop
 800633c:	bf00      	nop
 800633e:	e7fd      	b.n	800633c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006340:	693b      	ldr	r3, [r7, #16]
 8006342:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006344:	2b00      	cmp	r3, #0
 8006346:	d10b      	bne.n	8006360 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8006348:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800634c:	f383 8811 	msr	BASEPRI, r3
 8006350:	f3bf 8f6f 	isb	sy
 8006354:	f3bf 8f4f 	dsb	sy
 8006358:	60bb      	str	r3, [r7, #8]
}
 800635a:	bf00      	nop
 800635c:	bf00      	nop
 800635e:	e7fd      	b.n	800635c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8006360:	693b      	ldr	r3, [r7, #16]
 8006362:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006364:	1e5a      	subs	r2, r3, #1
 8006366:	693b      	ldr	r3, [r7, #16]
 8006368:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800636a:	693b      	ldr	r3, [r7, #16]
 800636c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800636e:	693b      	ldr	r3, [r7, #16]
 8006370:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006372:	429a      	cmp	r2, r3
 8006374:	d02c      	beq.n	80063d0 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006376:	693b      	ldr	r3, [r7, #16]
 8006378:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800637a:	2b00      	cmp	r3, #0
 800637c:	d128      	bne.n	80063d0 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800637e:	693b      	ldr	r3, [r7, #16]
 8006380:	3304      	adds	r3, #4
 8006382:	4618      	mov	r0, r3
 8006384:	f7fe fb00 	bl	8004988 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006388:	693b      	ldr	r3, [r7, #16]
 800638a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800638c:	693b      	ldr	r3, [r7, #16]
 800638e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006390:	693b      	ldr	r3, [r7, #16]
 8006392:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006394:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006398:	693b      	ldr	r3, [r7, #16]
 800639a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800639c:	693b      	ldr	r3, [r7, #16]
 800639e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80063a0:	4b0f      	ldr	r3, [pc, #60]	@ (80063e0 <xTaskPriorityDisinherit+0xd8>)
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	429a      	cmp	r2, r3
 80063a6:	d903      	bls.n	80063b0 <xTaskPriorityDisinherit+0xa8>
 80063a8:	693b      	ldr	r3, [r7, #16]
 80063aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063ac:	4a0c      	ldr	r2, [pc, #48]	@ (80063e0 <xTaskPriorityDisinherit+0xd8>)
 80063ae:	6013      	str	r3, [r2, #0]
 80063b0:	693b      	ldr	r3, [r7, #16]
 80063b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80063b4:	4613      	mov	r3, r2
 80063b6:	009b      	lsls	r3, r3, #2
 80063b8:	4413      	add	r3, r2
 80063ba:	009b      	lsls	r3, r3, #2
 80063bc:	4a09      	ldr	r2, [pc, #36]	@ (80063e4 <xTaskPriorityDisinherit+0xdc>)
 80063be:	441a      	add	r2, r3
 80063c0:	693b      	ldr	r3, [r7, #16]
 80063c2:	3304      	adds	r3, #4
 80063c4:	4619      	mov	r1, r3
 80063c6:	4610      	mov	r0, r2
 80063c8:	f7fe fa83 	bl	80048d2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80063cc:	2301      	movs	r3, #1
 80063ce:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80063d0:	697b      	ldr	r3, [r7, #20]
	}
 80063d2:	4618      	mov	r0, r3
 80063d4:	3718      	adds	r7, #24
 80063d6:	46bd      	mov	sp, r7
 80063d8:	bd80      	pop	{r7, pc}
 80063da:	bf00      	nop
 80063dc:	200009b8 	.word	0x200009b8
 80063e0:	20000e94 	.word	0x20000e94
 80063e4:	200009bc 	.word	0x200009bc

080063e8 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 80063e8:	b580      	push	{r7, lr}
 80063ea:	b086      	sub	sp, #24
 80063ec:	af00      	add	r7, sp, #0
 80063ee:	60f8      	str	r0, [r7, #12]
 80063f0:	60b9      	str	r1, [r7, #8]
 80063f2:	607a      	str	r2, [r7, #4]
 80063f4:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 80063f6:	f000 fe89 	bl	800710c <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 80063fa:	4b26      	ldr	r3, [pc, #152]	@ (8006494 <xTaskNotifyWait+0xac>)
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8006402:	b2db      	uxtb	r3, r3
 8006404:	2b02      	cmp	r3, #2
 8006406:	d01a      	beq.n	800643e <xTaskNotifyWait+0x56>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8006408:	4b22      	ldr	r3, [pc, #136]	@ (8006494 <xTaskNotifyWait+0xac>)
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800640e:	68fa      	ldr	r2, [r7, #12]
 8006410:	43d2      	mvns	r2, r2
 8006412:	400a      	ands	r2, r1
 8006414:	655a      	str	r2, [r3, #84]	@ 0x54

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8006416:	4b1f      	ldr	r3, [pc, #124]	@ (8006494 <xTaskNotifyWait+0xac>)
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	2201      	movs	r2, #1
 800641c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

				if( xTicksToWait > ( TickType_t ) 0 )
 8006420:	683b      	ldr	r3, [r7, #0]
 8006422:	2b00      	cmp	r3, #0
 8006424:	d00b      	beq.n	800643e <xTaskNotifyWait+0x56>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006426:	2101      	movs	r1, #1
 8006428:	6838      	ldr	r0, [r7, #0]
 800642a:	f000 f9d1 	bl	80067d0 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800642e:	4b1a      	ldr	r3, [pc, #104]	@ (8006498 <xTaskNotifyWait+0xb0>)
 8006430:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006434:	601a      	str	r2, [r3, #0]
 8006436:	f3bf 8f4f 	dsb	sy
 800643a:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800643e:	f000 fe95 	bl	800716c <vPortExitCritical>

		taskENTER_CRITICAL();
 8006442:	f000 fe63 	bl	800710c <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	2b00      	cmp	r3, #0
 800644a:	d004      	beq.n	8006456 <xTaskNotifyWait+0x6e>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 800644c:	4b11      	ldr	r3, [pc, #68]	@ (8006494 <xTaskNotifyWait+0xac>)
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8006456:	4b0f      	ldr	r3, [pc, #60]	@ (8006494 <xTaskNotifyWait+0xac>)
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800645e:	b2db      	uxtb	r3, r3
 8006460:	2b02      	cmp	r3, #2
 8006462:	d002      	beq.n	800646a <xTaskNotifyWait+0x82>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 8006464:	2300      	movs	r3, #0
 8006466:	617b      	str	r3, [r7, #20]
 8006468:	e008      	b.n	800647c <xTaskNotifyWait+0x94>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 800646a:	4b0a      	ldr	r3, [pc, #40]	@ (8006494 <xTaskNotifyWait+0xac>)
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8006470:	68ba      	ldr	r2, [r7, #8]
 8006472:	43d2      	mvns	r2, r2
 8006474:	400a      	ands	r2, r1
 8006476:	655a      	str	r2, [r3, #84]	@ 0x54
				xReturn = pdTRUE;
 8006478:	2301      	movs	r3, #1
 800647a:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800647c:	4b05      	ldr	r3, [pc, #20]	@ (8006494 <xTaskNotifyWait+0xac>)
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	2200      	movs	r2, #0
 8006482:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
		}
		taskEXIT_CRITICAL();
 8006486:	f000 fe71 	bl	800716c <vPortExitCritical>

		return xReturn;
 800648a:	697b      	ldr	r3, [r7, #20]
	}
 800648c:	4618      	mov	r0, r3
 800648e:	3718      	adds	r7, #24
 8006490:	46bd      	mov	sp, r7
 8006492:	bd80      	pop	{r7, pc}
 8006494:	200009b8 	.word	0x200009b8
 8006498:	e000ed04 	.word	0xe000ed04

0800649c <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 800649c:	b580      	push	{r7, lr}
 800649e:	b08a      	sub	sp, #40	@ 0x28
 80064a0:	af00      	add	r7, sp, #0
 80064a2:	60f8      	str	r0, [r7, #12]
 80064a4:	60b9      	str	r1, [r7, #8]
 80064a6:	603b      	str	r3, [r7, #0]
 80064a8:	4613      	mov	r3, r2
 80064aa:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 80064ac:	2301      	movs	r3, #1
 80064ae:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d10b      	bne.n	80064ce <xTaskGenericNotify+0x32>
	__asm volatile
 80064b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064ba:	f383 8811 	msr	BASEPRI, r3
 80064be:	f3bf 8f6f 	isb	sy
 80064c2:	f3bf 8f4f 	dsb	sy
 80064c6:	61bb      	str	r3, [r7, #24]
}
 80064c8:	bf00      	nop
 80064ca:	bf00      	nop
 80064cc:	e7fd      	b.n	80064ca <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 80064d2:	f000 fe1b 	bl	800710c <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 80064d6:	683b      	ldr	r3, [r7, #0]
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d003      	beq.n	80064e4 <xTaskGenericNotify+0x48>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 80064dc:	6a3b      	ldr	r3, [r7, #32]
 80064de:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80064e0:	683b      	ldr	r3, [r7, #0]
 80064e2:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 80064e4:	6a3b      	ldr	r3, [r7, #32]
 80064e6:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80064ea:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 80064ec:	6a3b      	ldr	r3, [r7, #32]
 80064ee:	2202      	movs	r2, #2
 80064f0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

			switch( eAction )
 80064f4:	79fb      	ldrb	r3, [r7, #7]
 80064f6:	2b04      	cmp	r3, #4
 80064f8:	d827      	bhi.n	800654a <xTaskGenericNotify+0xae>
 80064fa:	a201      	add	r2, pc, #4	@ (adr r2, 8006500 <xTaskGenericNotify+0x64>)
 80064fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006500:	0800656d 	.word	0x0800656d
 8006504:	08006515 	.word	0x08006515
 8006508:	08006523 	.word	0x08006523
 800650c:	0800652f 	.word	0x0800652f
 8006510:	08006537 	.word	0x08006537
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8006514:	6a3b      	ldr	r3, [r7, #32]
 8006516:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006518:	68bb      	ldr	r3, [r7, #8]
 800651a:	431a      	orrs	r2, r3
 800651c:	6a3b      	ldr	r3, [r7, #32]
 800651e:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 8006520:	e027      	b.n	8006572 <xTaskGenericNotify+0xd6>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8006522:	6a3b      	ldr	r3, [r7, #32]
 8006524:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006526:	1c5a      	adds	r2, r3, #1
 8006528:	6a3b      	ldr	r3, [r7, #32]
 800652a:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 800652c:	e021      	b.n	8006572 <xTaskGenericNotify+0xd6>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800652e:	6a3b      	ldr	r3, [r7, #32]
 8006530:	68ba      	ldr	r2, [r7, #8]
 8006532:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 8006534:	e01d      	b.n	8006572 <xTaskGenericNotify+0xd6>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8006536:	7ffb      	ldrb	r3, [r7, #31]
 8006538:	2b02      	cmp	r3, #2
 800653a:	d003      	beq.n	8006544 <xTaskGenericNotify+0xa8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800653c:	6a3b      	ldr	r3, [r7, #32]
 800653e:	68ba      	ldr	r2, [r7, #8]
 8006540:	655a      	str	r2, [r3, #84]	@ 0x54
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8006542:	e016      	b.n	8006572 <xTaskGenericNotify+0xd6>
						xReturn = pdFAIL;
 8006544:	2300      	movs	r3, #0
 8006546:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 8006548:	e013      	b.n	8006572 <xTaskGenericNotify+0xd6>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800654a:	6a3b      	ldr	r3, [r7, #32]
 800654c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800654e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006552:	d00d      	beq.n	8006570 <xTaskGenericNotify+0xd4>
	__asm volatile
 8006554:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006558:	f383 8811 	msr	BASEPRI, r3
 800655c:	f3bf 8f6f 	isb	sy
 8006560:	f3bf 8f4f 	dsb	sy
 8006564:	617b      	str	r3, [r7, #20]
}
 8006566:	bf00      	nop
 8006568:	bf00      	nop
 800656a:	e7fd      	b.n	8006568 <xTaskGenericNotify+0xcc>
					break;
 800656c:	bf00      	nop
 800656e:	e000      	b.n	8006572 <xTaskGenericNotify+0xd6>

					break;
 8006570:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8006572:	7ffb      	ldrb	r3, [r7, #31]
 8006574:	2b01      	cmp	r3, #1
 8006576:	d13b      	bne.n	80065f0 <xTaskGenericNotify+0x154>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006578:	6a3b      	ldr	r3, [r7, #32]
 800657a:	3304      	adds	r3, #4
 800657c:	4618      	mov	r0, r3
 800657e:	f7fe fa03 	bl	8004988 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 8006582:	6a3b      	ldr	r3, [r7, #32]
 8006584:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006586:	4b1e      	ldr	r3, [pc, #120]	@ (8006600 <xTaskGenericNotify+0x164>)
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	429a      	cmp	r2, r3
 800658c:	d903      	bls.n	8006596 <xTaskGenericNotify+0xfa>
 800658e:	6a3b      	ldr	r3, [r7, #32]
 8006590:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006592:	4a1b      	ldr	r2, [pc, #108]	@ (8006600 <xTaskGenericNotify+0x164>)
 8006594:	6013      	str	r3, [r2, #0]
 8006596:	6a3b      	ldr	r3, [r7, #32]
 8006598:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800659a:	4613      	mov	r3, r2
 800659c:	009b      	lsls	r3, r3, #2
 800659e:	4413      	add	r3, r2
 80065a0:	009b      	lsls	r3, r3, #2
 80065a2:	4a18      	ldr	r2, [pc, #96]	@ (8006604 <xTaskGenericNotify+0x168>)
 80065a4:	441a      	add	r2, r3
 80065a6:	6a3b      	ldr	r3, [r7, #32]
 80065a8:	3304      	adds	r3, #4
 80065aa:	4619      	mov	r1, r3
 80065ac:	4610      	mov	r0, r2
 80065ae:	f7fe f990 	bl	80048d2 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 80065b2:	6a3b      	ldr	r3, [r7, #32]
 80065b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d00b      	beq.n	80065d2 <xTaskGenericNotify+0x136>
	__asm volatile
 80065ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065be:	f383 8811 	msr	BASEPRI, r3
 80065c2:	f3bf 8f6f 	isb	sy
 80065c6:	f3bf 8f4f 	dsb	sy
 80065ca:	613b      	str	r3, [r7, #16]
}
 80065cc:	bf00      	nop
 80065ce:	bf00      	nop
 80065d0:	e7fd      	b.n	80065ce <xTaskGenericNotify+0x132>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80065d2:	6a3b      	ldr	r3, [r7, #32]
 80065d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80065d6:	4b0c      	ldr	r3, [pc, #48]	@ (8006608 <xTaskGenericNotify+0x16c>)
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065dc:	429a      	cmp	r2, r3
 80065de:	d907      	bls.n	80065f0 <xTaskGenericNotify+0x154>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 80065e0:	4b0a      	ldr	r3, [pc, #40]	@ (800660c <xTaskGenericNotify+0x170>)
 80065e2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80065e6:	601a      	str	r2, [r3, #0]
 80065e8:	f3bf 8f4f 	dsb	sy
 80065ec:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 80065f0:	f000 fdbc 	bl	800716c <vPortExitCritical>

		return xReturn;
 80065f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 80065f6:	4618      	mov	r0, r3
 80065f8:	3728      	adds	r7, #40	@ 0x28
 80065fa:	46bd      	mov	sp, r7
 80065fc:	bd80      	pop	{r7, pc}
 80065fe:	bf00      	nop
 8006600:	20000e94 	.word	0x20000e94
 8006604:	200009bc 	.word	0x200009bc
 8006608:	200009b8 	.word	0x200009b8
 800660c:	e000ed04 	.word	0xe000ed04

08006610 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8006610:	b580      	push	{r7, lr}
 8006612:	b08e      	sub	sp, #56	@ 0x38
 8006614:	af00      	add	r7, sp, #0
 8006616:	60f8      	str	r0, [r7, #12]
 8006618:	60b9      	str	r1, [r7, #8]
 800661a:	603b      	str	r3, [r7, #0]
 800661c:	4613      	mov	r3, r2
 800661e:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 8006620:	2301      	movs	r3, #1
 8006622:	637b      	str	r3, [r7, #52]	@ 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	2b00      	cmp	r3, #0
 8006628:	d10b      	bne.n	8006642 <xTaskGenericNotifyFromISR+0x32>
	__asm volatile
 800662a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800662e:	f383 8811 	msr	BASEPRI, r3
 8006632:	f3bf 8f6f 	isb	sy
 8006636:	f3bf 8f4f 	dsb	sy
 800663a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800663c:	bf00      	nop
 800663e:	bf00      	nop
 8006640:	e7fd      	b.n	800663e <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006642:	f000 fe25 	bl	8007290 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	633b      	str	r3, [r7, #48]	@ 0x30
	__asm volatile
 800664a:	f3ef 8211 	mrs	r2, BASEPRI
 800664e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006652:	f383 8811 	msr	BASEPRI, r3
 8006656:	f3bf 8f6f 	isb	sy
 800665a:	f3bf 8f4f 	dsb	sy
 800665e:	623a      	str	r2, [r7, #32]
 8006660:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 8006662:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006664:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 8006666:	683b      	ldr	r3, [r7, #0]
 8006668:	2b00      	cmp	r3, #0
 800666a:	d003      	beq.n	8006674 <xTaskGenericNotifyFromISR+0x64>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800666c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800666e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006670:	683b      	ldr	r3, [r7, #0]
 8006672:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8006674:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006676:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800667a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800667e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006680:	2202      	movs	r2, #2
 8006682:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

			switch( eAction )
 8006686:	79fb      	ldrb	r3, [r7, #7]
 8006688:	2b04      	cmp	r3, #4
 800668a:	d829      	bhi.n	80066e0 <xTaskGenericNotifyFromISR+0xd0>
 800668c:	a201      	add	r2, pc, #4	@ (adr r2, 8006694 <xTaskGenericNotifyFromISR+0x84>)
 800668e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006692:	bf00      	nop
 8006694:	08006703 	.word	0x08006703
 8006698:	080066a9 	.word	0x080066a9
 800669c:	080066b7 	.word	0x080066b7
 80066a0:	080066c3 	.word	0x080066c3
 80066a4:	080066cb 	.word	0x080066cb
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 80066a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066aa:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80066ac:	68bb      	ldr	r3, [r7, #8]
 80066ae:	431a      	orrs	r2, r3
 80066b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066b2:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 80066b4:	e028      	b.n	8006708 <xTaskGenericNotifyFromISR+0xf8>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 80066b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80066ba:	1c5a      	adds	r2, r3, #1
 80066bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066be:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 80066c0:	e022      	b.n	8006708 <xTaskGenericNotifyFromISR+0xf8>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 80066c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066c4:	68ba      	ldr	r2, [r7, #8]
 80066c6:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 80066c8:	e01e      	b.n	8006708 <xTaskGenericNotifyFromISR+0xf8>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 80066ca:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80066ce:	2b02      	cmp	r3, #2
 80066d0:	d003      	beq.n	80066da <xTaskGenericNotifyFromISR+0xca>
					{
						pxTCB->ulNotifiedValue = ulValue;
 80066d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066d4:	68ba      	ldr	r2, [r7, #8]
 80066d6:	655a      	str	r2, [r3, #84]	@ 0x54
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 80066d8:	e016      	b.n	8006708 <xTaskGenericNotifyFromISR+0xf8>
						xReturn = pdFAIL;
 80066da:	2300      	movs	r3, #0
 80066dc:	637b      	str	r3, [r7, #52]	@ 0x34
					break;
 80066de:	e013      	b.n	8006708 <xTaskGenericNotifyFromISR+0xf8>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 80066e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80066e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066e8:	d00d      	beq.n	8006706 <xTaskGenericNotifyFromISR+0xf6>
	__asm volatile
 80066ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066ee:	f383 8811 	msr	BASEPRI, r3
 80066f2:	f3bf 8f6f 	isb	sy
 80066f6:	f3bf 8f4f 	dsb	sy
 80066fa:	61bb      	str	r3, [r7, #24]
}
 80066fc:	bf00      	nop
 80066fe:	bf00      	nop
 8006700:	e7fd      	b.n	80066fe <xTaskGenericNotifyFromISR+0xee>
					break;
 8006702:	bf00      	nop
 8006704:	e000      	b.n	8006708 <xTaskGenericNotifyFromISR+0xf8>
					break;
 8006706:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8006708:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800670c:	2b01      	cmp	r3, #1
 800670e:	d147      	bne.n	80067a0 <xTaskGenericNotifyFromISR+0x190>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8006710:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006712:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006714:	2b00      	cmp	r3, #0
 8006716:	d00b      	beq.n	8006730 <xTaskGenericNotifyFromISR+0x120>
	__asm volatile
 8006718:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800671c:	f383 8811 	msr	BASEPRI, r3
 8006720:	f3bf 8f6f 	isb	sy
 8006724:	f3bf 8f4f 	dsb	sy
 8006728:	617b      	str	r3, [r7, #20]
}
 800672a:	bf00      	nop
 800672c:	bf00      	nop
 800672e:	e7fd      	b.n	800672c <xTaskGenericNotifyFromISR+0x11c>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006730:	4b21      	ldr	r3, [pc, #132]	@ (80067b8 <xTaskGenericNotifyFromISR+0x1a8>)
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	2b00      	cmp	r3, #0
 8006736:	d11d      	bne.n	8006774 <xTaskGenericNotifyFromISR+0x164>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006738:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800673a:	3304      	adds	r3, #4
 800673c:	4618      	mov	r0, r3
 800673e:	f7fe f923 	bl	8004988 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006742:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006744:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006746:	4b1d      	ldr	r3, [pc, #116]	@ (80067bc <xTaskGenericNotifyFromISR+0x1ac>)
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	429a      	cmp	r2, r3
 800674c:	d903      	bls.n	8006756 <xTaskGenericNotifyFromISR+0x146>
 800674e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006750:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006752:	4a1a      	ldr	r2, [pc, #104]	@ (80067bc <xTaskGenericNotifyFromISR+0x1ac>)
 8006754:	6013      	str	r3, [r2, #0]
 8006756:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006758:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800675a:	4613      	mov	r3, r2
 800675c:	009b      	lsls	r3, r3, #2
 800675e:	4413      	add	r3, r2
 8006760:	009b      	lsls	r3, r3, #2
 8006762:	4a17      	ldr	r2, [pc, #92]	@ (80067c0 <xTaskGenericNotifyFromISR+0x1b0>)
 8006764:	441a      	add	r2, r3
 8006766:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006768:	3304      	adds	r3, #4
 800676a:	4619      	mov	r1, r3
 800676c:	4610      	mov	r0, r2
 800676e:	f7fe f8b0 	bl	80048d2 <vListInsertEnd>
 8006772:	e005      	b.n	8006780 <xTaskGenericNotifyFromISR+0x170>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8006774:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006776:	3318      	adds	r3, #24
 8006778:	4619      	mov	r1, r3
 800677a:	4812      	ldr	r0, [pc, #72]	@ (80067c4 <xTaskGenericNotifyFromISR+0x1b4>)
 800677c:	f7fe f8a9 	bl	80048d2 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006780:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006782:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006784:	4b10      	ldr	r3, [pc, #64]	@ (80067c8 <xTaskGenericNotifyFromISR+0x1b8>)
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800678a:	429a      	cmp	r2, r3
 800678c:	d908      	bls.n	80067a0 <xTaskGenericNotifyFromISR+0x190>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 800678e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006790:	2b00      	cmp	r3, #0
 8006792:	d002      	beq.n	800679a <xTaskGenericNotifyFromISR+0x18a>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8006794:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006796:	2201      	movs	r2, #1
 8006798:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 800679a:	4b0c      	ldr	r3, [pc, #48]	@ (80067cc <xTaskGenericNotifyFromISR+0x1bc>)
 800679c:	2201      	movs	r2, #1
 800679e:	601a      	str	r2, [r3, #0]
 80067a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80067a2:	613b      	str	r3, [r7, #16]
	__asm volatile
 80067a4:	693b      	ldr	r3, [r7, #16]
 80067a6:	f383 8811 	msr	BASEPRI, r3
}
 80067aa:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 80067ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
	}
 80067ae:	4618      	mov	r0, r3
 80067b0:	3738      	adds	r7, #56	@ 0x38
 80067b2:	46bd      	mov	sp, r7
 80067b4:	bd80      	pop	{r7, pc}
 80067b6:	bf00      	nop
 80067b8:	20000eb4 	.word	0x20000eb4
 80067bc:	20000e94 	.word	0x20000e94
 80067c0:	200009bc 	.word	0x200009bc
 80067c4:	20000e4c 	.word	0x20000e4c
 80067c8:	200009b8 	.word	0x200009b8
 80067cc:	20000ea0 	.word	0x20000ea0

080067d0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80067d0:	b580      	push	{r7, lr}
 80067d2:	b084      	sub	sp, #16
 80067d4:	af00      	add	r7, sp, #0
 80067d6:	6078      	str	r0, [r7, #4]
 80067d8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80067da:	4b21      	ldr	r3, [pc, #132]	@ (8006860 <prvAddCurrentTaskToDelayedList+0x90>)
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80067e0:	4b20      	ldr	r3, [pc, #128]	@ (8006864 <prvAddCurrentTaskToDelayedList+0x94>)
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	3304      	adds	r3, #4
 80067e6:	4618      	mov	r0, r3
 80067e8:	f7fe f8ce 	bl	8004988 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067f2:	d10a      	bne.n	800680a <prvAddCurrentTaskToDelayedList+0x3a>
 80067f4:	683b      	ldr	r3, [r7, #0]
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d007      	beq.n	800680a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80067fa:	4b1a      	ldr	r3, [pc, #104]	@ (8006864 <prvAddCurrentTaskToDelayedList+0x94>)
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	3304      	adds	r3, #4
 8006800:	4619      	mov	r1, r3
 8006802:	4819      	ldr	r0, [pc, #100]	@ (8006868 <prvAddCurrentTaskToDelayedList+0x98>)
 8006804:	f7fe f865 	bl	80048d2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006808:	e026      	b.n	8006858 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800680a:	68fa      	ldr	r2, [r7, #12]
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	4413      	add	r3, r2
 8006810:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006812:	4b14      	ldr	r3, [pc, #80]	@ (8006864 <prvAddCurrentTaskToDelayedList+0x94>)
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	68ba      	ldr	r2, [r7, #8]
 8006818:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800681a:	68ba      	ldr	r2, [r7, #8]
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	429a      	cmp	r2, r3
 8006820:	d209      	bcs.n	8006836 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006822:	4b12      	ldr	r3, [pc, #72]	@ (800686c <prvAddCurrentTaskToDelayedList+0x9c>)
 8006824:	681a      	ldr	r2, [r3, #0]
 8006826:	4b0f      	ldr	r3, [pc, #60]	@ (8006864 <prvAddCurrentTaskToDelayedList+0x94>)
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	3304      	adds	r3, #4
 800682c:	4619      	mov	r1, r3
 800682e:	4610      	mov	r0, r2
 8006830:	f7fe f872 	bl	8004918 <vListInsert>
}
 8006834:	e010      	b.n	8006858 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006836:	4b0e      	ldr	r3, [pc, #56]	@ (8006870 <prvAddCurrentTaskToDelayedList+0xa0>)
 8006838:	681a      	ldr	r2, [r3, #0]
 800683a:	4b0a      	ldr	r3, [pc, #40]	@ (8006864 <prvAddCurrentTaskToDelayedList+0x94>)
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	3304      	adds	r3, #4
 8006840:	4619      	mov	r1, r3
 8006842:	4610      	mov	r0, r2
 8006844:	f7fe f868 	bl	8004918 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006848:	4b0a      	ldr	r3, [pc, #40]	@ (8006874 <prvAddCurrentTaskToDelayedList+0xa4>)
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	68ba      	ldr	r2, [r7, #8]
 800684e:	429a      	cmp	r2, r3
 8006850:	d202      	bcs.n	8006858 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8006852:	4a08      	ldr	r2, [pc, #32]	@ (8006874 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006854:	68bb      	ldr	r3, [r7, #8]
 8006856:	6013      	str	r3, [r2, #0]
}
 8006858:	bf00      	nop
 800685a:	3710      	adds	r7, #16
 800685c:	46bd      	mov	sp, r7
 800685e:	bd80      	pop	{r7, pc}
 8006860:	20000e90 	.word	0x20000e90
 8006864:	200009b8 	.word	0x200009b8
 8006868:	20000e78 	.word	0x20000e78
 800686c:	20000e48 	.word	0x20000e48
 8006870:	20000e44 	.word	0x20000e44
 8006874:	20000eac 	.word	0x20000eac

08006878 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8006878:	b580      	push	{r7, lr}
 800687a:	b08a      	sub	sp, #40	@ 0x28
 800687c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800687e:	2300      	movs	r3, #0
 8006880:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8006882:	f000 fb11 	bl	8006ea8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8006886:	4b1d      	ldr	r3, [pc, #116]	@ (80068fc <xTimerCreateTimerTask+0x84>)
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	2b00      	cmp	r3, #0
 800688c:	d021      	beq.n	80068d2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800688e:	2300      	movs	r3, #0
 8006890:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8006892:	2300      	movs	r3, #0
 8006894:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8006896:	1d3a      	adds	r2, r7, #4
 8006898:	f107 0108 	add.w	r1, r7, #8
 800689c:	f107 030c 	add.w	r3, r7, #12
 80068a0:	4618      	mov	r0, r3
 80068a2:	f7fd ffd1 	bl	8004848 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80068a6:	6879      	ldr	r1, [r7, #4]
 80068a8:	68bb      	ldr	r3, [r7, #8]
 80068aa:	68fa      	ldr	r2, [r7, #12]
 80068ac:	9202      	str	r2, [sp, #8]
 80068ae:	9301      	str	r3, [sp, #4]
 80068b0:	2302      	movs	r3, #2
 80068b2:	9300      	str	r3, [sp, #0]
 80068b4:	2300      	movs	r3, #0
 80068b6:	460a      	mov	r2, r1
 80068b8:	4911      	ldr	r1, [pc, #68]	@ (8006900 <xTimerCreateTimerTask+0x88>)
 80068ba:	4812      	ldr	r0, [pc, #72]	@ (8006904 <xTimerCreateTimerTask+0x8c>)
 80068bc:	f7fe fe82 	bl	80055c4 <xTaskCreateStatic>
 80068c0:	4603      	mov	r3, r0
 80068c2:	4a11      	ldr	r2, [pc, #68]	@ (8006908 <xTimerCreateTimerTask+0x90>)
 80068c4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80068c6:	4b10      	ldr	r3, [pc, #64]	@ (8006908 <xTimerCreateTimerTask+0x90>)
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d001      	beq.n	80068d2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80068ce:	2301      	movs	r3, #1
 80068d0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80068d2:	697b      	ldr	r3, [r7, #20]
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d10b      	bne.n	80068f0 <xTimerCreateTimerTask+0x78>
	__asm volatile
 80068d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068dc:	f383 8811 	msr	BASEPRI, r3
 80068e0:	f3bf 8f6f 	isb	sy
 80068e4:	f3bf 8f4f 	dsb	sy
 80068e8:	613b      	str	r3, [r7, #16]
}
 80068ea:	bf00      	nop
 80068ec:	bf00      	nop
 80068ee:	e7fd      	b.n	80068ec <xTimerCreateTimerTask+0x74>
	return xReturn;
 80068f0:	697b      	ldr	r3, [r7, #20]
}
 80068f2:	4618      	mov	r0, r3
 80068f4:	3718      	adds	r7, #24
 80068f6:	46bd      	mov	sp, r7
 80068f8:	bd80      	pop	{r7, pc}
 80068fa:	bf00      	nop
 80068fc:	20000ee8 	.word	0x20000ee8
 8006900:	080077b0 	.word	0x080077b0
 8006904:	08006a45 	.word	0x08006a45
 8006908:	20000eec 	.word	0x20000eec

0800690c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800690c:	b580      	push	{r7, lr}
 800690e:	b08a      	sub	sp, #40	@ 0x28
 8006910:	af00      	add	r7, sp, #0
 8006912:	60f8      	str	r0, [r7, #12]
 8006914:	60b9      	str	r1, [r7, #8]
 8006916:	607a      	str	r2, [r7, #4]
 8006918:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800691a:	2300      	movs	r3, #0
 800691c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	2b00      	cmp	r3, #0
 8006922:	d10b      	bne.n	800693c <xTimerGenericCommand+0x30>
	__asm volatile
 8006924:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006928:	f383 8811 	msr	BASEPRI, r3
 800692c:	f3bf 8f6f 	isb	sy
 8006930:	f3bf 8f4f 	dsb	sy
 8006934:	623b      	str	r3, [r7, #32]
}
 8006936:	bf00      	nop
 8006938:	bf00      	nop
 800693a:	e7fd      	b.n	8006938 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800693c:	4b19      	ldr	r3, [pc, #100]	@ (80069a4 <xTimerGenericCommand+0x98>)
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	2b00      	cmp	r3, #0
 8006942:	d02a      	beq.n	800699a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8006944:	68bb      	ldr	r3, [r7, #8]
 8006946:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006950:	68bb      	ldr	r3, [r7, #8]
 8006952:	2b05      	cmp	r3, #5
 8006954:	dc18      	bgt.n	8006988 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006956:	f7ff fcb9 	bl	80062cc <xTaskGetSchedulerState>
 800695a:	4603      	mov	r3, r0
 800695c:	2b02      	cmp	r3, #2
 800695e:	d109      	bne.n	8006974 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006960:	4b10      	ldr	r3, [pc, #64]	@ (80069a4 <xTimerGenericCommand+0x98>)
 8006962:	6818      	ldr	r0, [r3, #0]
 8006964:	f107 0110 	add.w	r1, r7, #16
 8006968:	2300      	movs	r3, #0
 800696a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800696c:	f7fe f97c 	bl	8004c68 <xQueueGenericSend>
 8006970:	6278      	str	r0, [r7, #36]	@ 0x24
 8006972:	e012      	b.n	800699a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8006974:	4b0b      	ldr	r3, [pc, #44]	@ (80069a4 <xTimerGenericCommand+0x98>)
 8006976:	6818      	ldr	r0, [r3, #0]
 8006978:	f107 0110 	add.w	r1, r7, #16
 800697c:	2300      	movs	r3, #0
 800697e:	2200      	movs	r2, #0
 8006980:	f7fe f972 	bl	8004c68 <xQueueGenericSend>
 8006984:	6278      	str	r0, [r7, #36]	@ 0x24
 8006986:	e008      	b.n	800699a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006988:	4b06      	ldr	r3, [pc, #24]	@ (80069a4 <xTimerGenericCommand+0x98>)
 800698a:	6818      	ldr	r0, [r3, #0]
 800698c:	f107 0110 	add.w	r1, r7, #16
 8006990:	2300      	movs	r3, #0
 8006992:	683a      	ldr	r2, [r7, #0]
 8006994:	f7fe fa6a 	bl	8004e6c <xQueueGenericSendFromISR>
 8006998:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800699a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800699c:	4618      	mov	r0, r3
 800699e:	3728      	adds	r7, #40	@ 0x28
 80069a0:	46bd      	mov	sp, r7
 80069a2:	bd80      	pop	{r7, pc}
 80069a4:	20000ee8 	.word	0x20000ee8

080069a8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80069a8:	b580      	push	{r7, lr}
 80069aa:	b088      	sub	sp, #32
 80069ac:	af02      	add	r7, sp, #8
 80069ae:	6078      	str	r0, [r7, #4]
 80069b0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80069b2:	4b23      	ldr	r3, [pc, #140]	@ (8006a40 <prvProcessExpiredTimer+0x98>)
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	68db      	ldr	r3, [r3, #12]
 80069b8:	68db      	ldr	r3, [r3, #12]
 80069ba:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80069bc:	697b      	ldr	r3, [r7, #20]
 80069be:	3304      	adds	r3, #4
 80069c0:	4618      	mov	r0, r3
 80069c2:	f7fd ffe1 	bl	8004988 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80069c6:	697b      	ldr	r3, [r7, #20]
 80069c8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80069cc:	f003 0304 	and.w	r3, r3, #4
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d023      	beq.n	8006a1c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80069d4:	697b      	ldr	r3, [r7, #20]
 80069d6:	699a      	ldr	r2, [r3, #24]
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	18d1      	adds	r1, r2, r3
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	683a      	ldr	r2, [r7, #0]
 80069e0:	6978      	ldr	r0, [r7, #20]
 80069e2:	f000 f8d3 	bl	8006b8c <prvInsertTimerInActiveList>
 80069e6:	4603      	mov	r3, r0
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d020      	beq.n	8006a2e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80069ec:	2300      	movs	r3, #0
 80069ee:	9300      	str	r3, [sp, #0]
 80069f0:	2300      	movs	r3, #0
 80069f2:	687a      	ldr	r2, [r7, #4]
 80069f4:	2100      	movs	r1, #0
 80069f6:	6978      	ldr	r0, [r7, #20]
 80069f8:	f7ff ff88 	bl	800690c <xTimerGenericCommand>
 80069fc:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80069fe:	693b      	ldr	r3, [r7, #16]
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d114      	bne.n	8006a2e <prvProcessExpiredTimer+0x86>
	__asm volatile
 8006a04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a08:	f383 8811 	msr	BASEPRI, r3
 8006a0c:	f3bf 8f6f 	isb	sy
 8006a10:	f3bf 8f4f 	dsb	sy
 8006a14:	60fb      	str	r3, [r7, #12]
}
 8006a16:	bf00      	nop
 8006a18:	bf00      	nop
 8006a1a:	e7fd      	b.n	8006a18 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006a1c:	697b      	ldr	r3, [r7, #20]
 8006a1e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006a22:	f023 0301 	bic.w	r3, r3, #1
 8006a26:	b2da      	uxtb	r2, r3
 8006a28:	697b      	ldr	r3, [r7, #20]
 8006a2a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006a2e:	697b      	ldr	r3, [r7, #20]
 8006a30:	6a1b      	ldr	r3, [r3, #32]
 8006a32:	6978      	ldr	r0, [r7, #20]
 8006a34:	4798      	blx	r3
}
 8006a36:	bf00      	nop
 8006a38:	3718      	adds	r7, #24
 8006a3a:	46bd      	mov	sp, r7
 8006a3c:	bd80      	pop	{r7, pc}
 8006a3e:	bf00      	nop
 8006a40:	20000ee0 	.word	0x20000ee0

08006a44 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8006a44:	b580      	push	{r7, lr}
 8006a46:	b084      	sub	sp, #16
 8006a48:	af00      	add	r7, sp, #0
 8006a4a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006a4c:	f107 0308 	add.w	r3, r7, #8
 8006a50:	4618      	mov	r0, r3
 8006a52:	f000 f859 	bl	8006b08 <prvGetNextExpireTime>
 8006a56:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006a58:	68bb      	ldr	r3, [r7, #8]
 8006a5a:	4619      	mov	r1, r3
 8006a5c:	68f8      	ldr	r0, [r7, #12]
 8006a5e:	f000 f805 	bl	8006a6c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8006a62:	f000 f8d5 	bl	8006c10 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006a66:	bf00      	nop
 8006a68:	e7f0      	b.n	8006a4c <prvTimerTask+0x8>
	...

08006a6c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006a6c:	b580      	push	{r7, lr}
 8006a6e:	b084      	sub	sp, #16
 8006a70:	af00      	add	r7, sp, #0
 8006a72:	6078      	str	r0, [r7, #4]
 8006a74:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8006a76:	f7ff f833 	bl	8005ae0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006a7a:	f107 0308 	add.w	r3, r7, #8
 8006a7e:	4618      	mov	r0, r3
 8006a80:	f000 f864 	bl	8006b4c <prvSampleTimeNow>
 8006a84:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006a86:	68bb      	ldr	r3, [r7, #8]
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d130      	bne.n	8006aee <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006a8c:	683b      	ldr	r3, [r7, #0]
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d10a      	bne.n	8006aa8 <prvProcessTimerOrBlockTask+0x3c>
 8006a92:	687a      	ldr	r2, [r7, #4]
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	429a      	cmp	r2, r3
 8006a98:	d806      	bhi.n	8006aa8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8006a9a:	f7ff f82f 	bl	8005afc <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006a9e:	68f9      	ldr	r1, [r7, #12]
 8006aa0:	6878      	ldr	r0, [r7, #4]
 8006aa2:	f7ff ff81 	bl	80069a8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8006aa6:	e024      	b.n	8006af2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006aa8:	683b      	ldr	r3, [r7, #0]
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d008      	beq.n	8006ac0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006aae:	4b13      	ldr	r3, [pc, #76]	@ (8006afc <prvProcessTimerOrBlockTask+0x90>)
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d101      	bne.n	8006abc <prvProcessTimerOrBlockTask+0x50>
 8006ab8:	2301      	movs	r3, #1
 8006aba:	e000      	b.n	8006abe <prvProcessTimerOrBlockTask+0x52>
 8006abc:	2300      	movs	r3, #0
 8006abe:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006ac0:	4b0f      	ldr	r3, [pc, #60]	@ (8006b00 <prvProcessTimerOrBlockTask+0x94>)
 8006ac2:	6818      	ldr	r0, [r3, #0]
 8006ac4:	687a      	ldr	r2, [r7, #4]
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	1ad3      	subs	r3, r2, r3
 8006aca:	683a      	ldr	r2, [r7, #0]
 8006acc:	4619      	mov	r1, r3
 8006ace:	f7fe fd45 	bl	800555c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8006ad2:	f7ff f813 	bl	8005afc <xTaskResumeAll>
 8006ad6:	4603      	mov	r3, r0
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d10a      	bne.n	8006af2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006adc:	4b09      	ldr	r3, [pc, #36]	@ (8006b04 <prvProcessTimerOrBlockTask+0x98>)
 8006ade:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006ae2:	601a      	str	r2, [r3, #0]
 8006ae4:	f3bf 8f4f 	dsb	sy
 8006ae8:	f3bf 8f6f 	isb	sy
}
 8006aec:	e001      	b.n	8006af2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8006aee:	f7ff f805 	bl	8005afc <xTaskResumeAll>
}
 8006af2:	bf00      	nop
 8006af4:	3710      	adds	r7, #16
 8006af6:	46bd      	mov	sp, r7
 8006af8:	bd80      	pop	{r7, pc}
 8006afa:	bf00      	nop
 8006afc:	20000ee4 	.word	0x20000ee4
 8006b00:	20000ee8 	.word	0x20000ee8
 8006b04:	e000ed04 	.word	0xe000ed04

08006b08 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006b08:	b480      	push	{r7}
 8006b0a:	b085      	sub	sp, #20
 8006b0c:	af00      	add	r7, sp, #0
 8006b0e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006b10:	4b0d      	ldr	r3, [pc, #52]	@ (8006b48 <prvGetNextExpireTime+0x40>)
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d101      	bne.n	8006b1e <prvGetNextExpireTime+0x16>
 8006b1a:	2201      	movs	r2, #1
 8006b1c:	e000      	b.n	8006b20 <prvGetNextExpireTime+0x18>
 8006b1e:	2200      	movs	r2, #0
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d105      	bne.n	8006b38 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006b2c:	4b06      	ldr	r3, [pc, #24]	@ (8006b48 <prvGetNextExpireTime+0x40>)
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	68db      	ldr	r3, [r3, #12]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	60fb      	str	r3, [r7, #12]
 8006b36:	e001      	b.n	8006b3c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006b38:	2300      	movs	r3, #0
 8006b3a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006b3c:	68fb      	ldr	r3, [r7, #12]
}
 8006b3e:	4618      	mov	r0, r3
 8006b40:	3714      	adds	r7, #20
 8006b42:	46bd      	mov	sp, r7
 8006b44:	bc80      	pop	{r7}
 8006b46:	4770      	bx	lr
 8006b48:	20000ee0 	.word	0x20000ee0

08006b4c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006b4c:	b580      	push	{r7, lr}
 8006b4e:	b084      	sub	sp, #16
 8006b50:	af00      	add	r7, sp, #0
 8006b52:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006b54:	f7ff f870 	bl	8005c38 <xTaskGetTickCount>
 8006b58:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006b5a:	4b0b      	ldr	r3, [pc, #44]	@ (8006b88 <prvSampleTimeNow+0x3c>)
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	68fa      	ldr	r2, [r7, #12]
 8006b60:	429a      	cmp	r2, r3
 8006b62:	d205      	bcs.n	8006b70 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006b64:	f000 f93a 	bl	8006ddc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	2201      	movs	r2, #1
 8006b6c:	601a      	str	r2, [r3, #0]
 8006b6e:	e002      	b.n	8006b76 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	2200      	movs	r2, #0
 8006b74:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006b76:	4a04      	ldr	r2, [pc, #16]	@ (8006b88 <prvSampleTimeNow+0x3c>)
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006b7c:	68fb      	ldr	r3, [r7, #12]
}
 8006b7e:	4618      	mov	r0, r3
 8006b80:	3710      	adds	r7, #16
 8006b82:	46bd      	mov	sp, r7
 8006b84:	bd80      	pop	{r7, pc}
 8006b86:	bf00      	nop
 8006b88:	20000ef0 	.word	0x20000ef0

08006b8c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006b8c:	b580      	push	{r7, lr}
 8006b8e:	b086      	sub	sp, #24
 8006b90:	af00      	add	r7, sp, #0
 8006b92:	60f8      	str	r0, [r7, #12]
 8006b94:	60b9      	str	r1, [r7, #8]
 8006b96:	607a      	str	r2, [r7, #4]
 8006b98:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006b9a:	2300      	movs	r3, #0
 8006b9c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	68ba      	ldr	r2, [r7, #8]
 8006ba2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	68fa      	ldr	r2, [r7, #12]
 8006ba8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006baa:	68ba      	ldr	r2, [r7, #8]
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	429a      	cmp	r2, r3
 8006bb0:	d812      	bhi.n	8006bd8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006bb2:	687a      	ldr	r2, [r7, #4]
 8006bb4:	683b      	ldr	r3, [r7, #0]
 8006bb6:	1ad2      	subs	r2, r2, r3
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	699b      	ldr	r3, [r3, #24]
 8006bbc:	429a      	cmp	r2, r3
 8006bbe:	d302      	bcc.n	8006bc6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006bc0:	2301      	movs	r3, #1
 8006bc2:	617b      	str	r3, [r7, #20]
 8006bc4:	e01b      	b.n	8006bfe <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006bc6:	4b10      	ldr	r3, [pc, #64]	@ (8006c08 <prvInsertTimerInActiveList+0x7c>)
 8006bc8:	681a      	ldr	r2, [r3, #0]
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	3304      	adds	r3, #4
 8006bce:	4619      	mov	r1, r3
 8006bd0:	4610      	mov	r0, r2
 8006bd2:	f7fd fea1 	bl	8004918 <vListInsert>
 8006bd6:	e012      	b.n	8006bfe <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006bd8:	687a      	ldr	r2, [r7, #4]
 8006bda:	683b      	ldr	r3, [r7, #0]
 8006bdc:	429a      	cmp	r2, r3
 8006bde:	d206      	bcs.n	8006bee <prvInsertTimerInActiveList+0x62>
 8006be0:	68ba      	ldr	r2, [r7, #8]
 8006be2:	683b      	ldr	r3, [r7, #0]
 8006be4:	429a      	cmp	r2, r3
 8006be6:	d302      	bcc.n	8006bee <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006be8:	2301      	movs	r3, #1
 8006bea:	617b      	str	r3, [r7, #20]
 8006bec:	e007      	b.n	8006bfe <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006bee:	4b07      	ldr	r3, [pc, #28]	@ (8006c0c <prvInsertTimerInActiveList+0x80>)
 8006bf0:	681a      	ldr	r2, [r3, #0]
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	3304      	adds	r3, #4
 8006bf6:	4619      	mov	r1, r3
 8006bf8:	4610      	mov	r0, r2
 8006bfa:	f7fd fe8d 	bl	8004918 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8006bfe:	697b      	ldr	r3, [r7, #20]
}
 8006c00:	4618      	mov	r0, r3
 8006c02:	3718      	adds	r7, #24
 8006c04:	46bd      	mov	sp, r7
 8006c06:	bd80      	pop	{r7, pc}
 8006c08:	20000ee4 	.word	0x20000ee4
 8006c0c:	20000ee0 	.word	0x20000ee0

08006c10 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006c10:	b580      	push	{r7, lr}
 8006c12:	b08e      	sub	sp, #56	@ 0x38
 8006c14:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006c16:	e0ce      	b.n	8006db6 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	da19      	bge.n	8006c52 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8006c1e:	1d3b      	adds	r3, r7, #4
 8006c20:	3304      	adds	r3, #4
 8006c22:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006c24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d10b      	bne.n	8006c42 <prvProcessReceivedCommands+0x32>
	__asm volatile
 8006c2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c2e:	f383 8811 	msr	BASEPRI, r3
 8006c32:	f3bf 8f6f 	isb	sy
 8006c36:	f3bf 8f4f 	dsb	sy
 8006c3a:	61fb      	str	r3, [r7, #28]
}
 8006c3c:	bf00      	nop
 8006c3e:	bf00      	nop
 8006c40:	e7fd      	b.n	8006c3e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006c42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006c48:	6850      	ldr	r0, [r2, #4]
 8006c4a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006c4c:	6892      	ldr	r2, [r2, #8]
 8006c4e:	4611      	mov	r1, r2
 8006c50:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	f2c0 80ae 	blt.w	8006db6 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006c5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c60:	695b      	ldr	r3, [r3, #20]
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d004      	beq.n	8006c70 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006c66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c68:	3304      	adds	r3, #4
 8006c6a:	4618      	mov	r0, r3
 8006c6c:	f7fd fe8c 	bl	8004988 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006c70:	463b      	mov	r3, r7
 8006c72:	4618      	mov	r0, r3
 8006c74:	f7ff ff6a 	bl	8006b4c <prvSampleTimeNow>
 8006c78:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	2b09      	cmp	r3, #9
 8006c7e:	f200 8097 	bhi.w	8006db0 <prvProcessReceivedCommands+0x1a0>
 8006c82:	a201      	add	r2, pc, #4	@ (adr r2, 8006c88 <prvProcessReceivedCommands+0x78>)
 8006c84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c88:	08006cb1 	.word	0x08006cb1
 8006c8c:	08006cb1 	.word	0x08006cb1
 8006c90:	08006cb1 	.word	0x08006cb1
 8006c94:	08006d27 	.word	0x08006d27
 8006c98:	08006d3b 	.word	0x08006d3b
 8006c9c:	08006d87 	.word	0x08006d87
 8006ca0:	08006cb1 	.word	0x08006cb1
 8006ca4:	08006cb1 	.word	0x08006cb1
 8006ca8:	08006d27 	.word	0x08006d27
 8006cac:	08006d3b 	.word	0x08006d3b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006cb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cb2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006cb6:	f043 0301 	orr.w	r3, r3, #1
 8006cba:	b2da      	uxtb	r2, r3
 8006cbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cbe:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006cc2:	68ba      	ldr	r2, [r7, #8]
 8006cc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cc6:	699b      	ldr	r3, [r3, #24]
 8006cc8:	18d1      	adds	r1, r2, r3
 8006cca:	68bb      	ldr	r3, [r7, #8]
 8006ccc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006cce:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006cd0:	f7ff ff5c 	bl	8006b8c <prvInsertTimerInActiveList>
 8006cd4:	4603      	mov	r3, r0
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d06c      	beq.n	8006db4 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006cda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cdc:	6a1b      	ldr	r3, [r3, #32]
 8006cde:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006ce0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006ce2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ce4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006ce8:	f003 0304 	and.w	r3, r3, #4
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d061      	beq.n	8006db4 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006cf0:	68ba      	ldr	r2, [r7, #8]
 8006cf2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cf4:	699b      	ldr	r3, [r3, #24]
 8006cf6:	441a      	add	r2, r3
 8006cf8:	2300      	movs	r3, #0
 8006cfa:	9300      	str	r3, [sp, #0]
 8006cfc:	2300      	movs	r3, #0
 8006cfe:	2100      	movs	r1, #0
 8006d00:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006d02:	f7ff fe03 	bl	800690c <xTimerGenericCommand>
 8006d06:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8006d08:	6a3b      	ldr	r3, [r7, #32]
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d152      	bne.n	8006db4 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8006d0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d12:	f383 8811 	msr	BASEPRI, r3
 8006d16:	f3bf 8f6f 	isb	sy
 8006d1a:	f3bf 8f4f 	dsb	sy
 8006d1e:	61bb      	str	r3, [r7, #24]
}
 8006d20:	bf00      	nop
 8006d22:	bf00      	nop
 8006d24:	e7fd      	b.n	8006d22 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006d26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d28:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006d2c:	f023 0301 	bic.w	r3, r3, #1
 8006d30:	b2da      	uxtb	r2, r3
 8006d32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d34:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006d38:	e03d      	b.n	8006db6 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006d3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d3c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006d40:	f043 0301 	orr.w	r3, r3, #1
 8006d44:	b2da      	uxtb	r2, r3
 8006d46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d48:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006d4c:	68ba      	ldr	r2, [r7, #8]
 8006d4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d50:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006d52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d54:	699b      	ldr	r3, [r3, #24]
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d10b      	bne.n	8006d72 <prvProcessReceivedCommands+0x162>
	__asm volatile
 8006d5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d5e:	f383 8811 	msr	BASEPRI, r3
 8006d62:	f3bf 8f6f 	isb	sy
 8006d66:	f3bf 8f4f 	dsb	sy
 8006d6a:	617b      	str	r3, [r7, #20]
}
 8006d6c:	bf00      	nop
 8006d6e:	bf00      	nop
 8006d70:	e7fd      	b.n	8006d6e <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006d72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d74:	699a      	ldr	r2, [r3, #24]
 8006d76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d78:	18d1      	adds	r1, r2, r3
 8006d7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d7c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006d7e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006d80:	f7ff ff04 	bl	8006b8c <prvInsertTimerInActiveList>
					break;
 8006d84:	e017      	b.n	8006db6 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8006d86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d88:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006d8c:	f003 0302 	and.w	r3, r3, #2
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d103      	bne.n	8006d9c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8006d94:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006d96:	f000 fb89 	bl	80074ac <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8006d9a:	e00c      	b.n	8006db6 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006d9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d9e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006da2:	f023 0301 	bic.w	r3, r3, #1
 8006da6:	b2da      	uxtb	r2, r3
 8006da8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006daa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006dae:	e002      	b.n	8006db6 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8006db0:	bf00      	nop
 8006db2:	e000      	b.n	8006db6 <prvProcessReceivedCommands+0x1a6>
					break;
 8006db4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006db6:	4b08      	ldr	r3, [pc, #32]	@ (8006dd8 <prvProcessReceivedCommands+0x1c8>)
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	1d39      	adds	r1, r7, #4
 8006dbc:	2200      	movs	r2, #0
 8006dbe:	4618      	mov	r0, r3
 8006dc0:	f7fe f8f2 	bl	8004fa8 <xQueueReceive>
 8006dc4:	4603      	mov	r3, r0
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	f47f af26 	bne.w	8006c18 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8006dcc:	bf00      	nop
 8006dce:	bf00      	nop
 8006dd0:	3730      	adds	r7, #48	@ 0x30
 8006dd2:	46bd      	mov	sp, r7
 8006dd4:	bd80      	pop	{r7, pc}
 8006dd6:	bf00      	nop
 8006dd8:	20000ee8 	.word	0x20000ee8

08006ddc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006ddc:	b580      	push	{r7, lr}
 8006dde:	b088      	sub	sp, #32
 8006de0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006de2:	e049      	b.n	8006e78 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006de4:	4b2e      	ldr	r3, [pc, #184]	@ (8006ea0 <prvSwitchTimerLists+0xc4>)
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	68db      	ldr	r3, [r3, #12]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006dee:	4b2c      	ldr	r3, [pc, #176]	@ (8006ea0 <prvSwitchTimerLists+0xc4>)
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	68db      	ldr	r3, [r3, #12]
 8006df4:	68db      	ldr	r3, [r3, #12]
 8006df6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	3304      	adds	r3, #4
 8006dfc:	4618      	mov	r0, r3
 8006dfe:	f7fd fdc3 	bl	8004988 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	6a1b      	ldr	r3, [r3, #32]
 8006e06:	68f8      	ldr	r0, [r7, #12]
 8006e08:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006e10:	f003 0304 	and.w	r3, r3, #4
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d02f      	beq.n	8006e78 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	699b      	ldr	r3, [r3, #24]
 8006e1c:	693a      	ldr	r2, [r7, #16]
 8006e1e:	4413      	add	r3, r2
 8006e20:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006e22:	68ba      	ldr	r2, [r7, #8]
 8006e24:	693b      	ldr	r3, [r7, #16]
 8006e26:	429a      	cmp	r2, r3
 8006e28:	d90e      	bls.n	8006e48 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	68ba      	ldr	r2, [r7, #8]
 8006e2e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	68fa      	ldr	r2, [r7, #12]
 8006e34:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006e36:	4b1a      	ldr	r3, [pc, #104]	@ (8006ea0 <prvSwitchTimerLists+0xc4>)
 8006e38:	681a      	ldr	r2, [r3, #0]
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	3304      	adds	r3, #4
 8006e3e:	4619      	mov	r1, r3
 8006e40:	4610      	mov	r0, r2
 8006e42:	f7fd fd69 	bl	8004918 <vListInsert>
 8006e46:	e017      	b.n	8006e78 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006e48:	2300      	movs	r3, #0
 8006e4a:	9300      	str	r3, [sp, #0]
 8006e4c:	2300      	movs	r3, #0
 8006e4e:	693a      	ldr	r2, [r7, #16]
 8006e50:	2100      	movs	r1, #0
 8006e52:	68f8      	ldr	r0, [r7, #12]
 8006e54:	f7ff fd5a 	bl	800690c <xTimerGenericCommand>
 8006e58:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d10b      	bne.n	8006e78 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8006e60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e64:	f383 8811 	msr	BASEPRI, r3
 8006e68:	f3bf 8f6f 	isb	sy
 8006e6c:	f3bf 8f4f 	dsb	sy
 8006e70:	603b      	str	r3, [r7, #0]
}
 8006e72:	bf00      	nop
 8006e74:	bf00      	nop
 8006e76:	e7fd      	b.n	8006e74 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006e78:	4b09      	ldr	r3, [pc, #36]	@ (8006ea0 <prvSwitchTimerLists+0xc4>)
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d1b0      	bne.n	8006de4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006e82:	4b07      	ldr	r3, [pc, #28]	@ (8006ea0 <prvSwitchTimerLists+0xc4>)
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006e88:	4b06      	ldr	r3, [pc, #24]	@ (8006ea4 <prvSwitchTimerLists+0xc8>)
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	4a04      	ldr	r2, [pc, #16]	@ (8006ea0 <prvSwitchTimerLists+0xc4>)
 8006e8e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006e90:	4a04      	ldr	r2, [pc, #16]	@ (8006ea4 <prvSwitchTimerLists+0xc8>)
 8006e92:	697b      	ldr	r3, [r7, #20]
 8006e94:	6013      	str	r3, [r2, #0]
}
 8006e96:	bf00      	nop
 8006e98:	3718      	adds	r7, #24
 8006e9a:	46bd      	mov	sp, r7
 8006e9c:	bd80      	pop	{r7, pc}
 8006e9e:	bf00      	nop
 8006ea0:	20000ee0 	.word	0x20000ee0
 8006ea4:	20000ee4 	.word	0x20000ee4

08006ea8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006ea8:	b580      	push	{r7, lr}
 8006eaa:	b082      	sub	sp, #8
 8006eac:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006eae:	f000 f92d 	bl	800710c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006eb2:	4b15      	ldr	r3, [pc, #84]	@ (8006f08 <prvCheckForValidListAndQueue+0x60>)
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d120      	bne.n	8006efc <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8006eba:	4814      	ldr	r0, [pc, #80]	@ (8006f0c <prvCheckForValidListAndQueue+0x64>)
 8006ebc:	f7fd fcde 	bl	800487c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006ec0:	4813      	ldr	r0, [pc, #76]	@ (8006f10 <prvCheckForValidListAndQueue+0x68>)
 8006ec2:	f7fd fcdb 	bl	800487c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006ec6:	4b13      	ldr	r3, [pc, #76]	@ (8006f14 <prvCheckForValidListAndQueue+0x6c>)
 8006ec8:	4a10      	ldr	r2, [pc, #64]	@ (8006f0c <prvCheckForValidListAndQueue+0x64>)
 8006eca:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006ecc:	4b12      	ldr	r3, [pc, #72]	@ (8006f18 <prvCheckForValidListAndQueue+0x70>)
 8006ece:	4a10      	ldr	r2, [pc, #64]	@ (8006f10 <prvCheckForValidListAndQueue+0x68>)
 8006ed0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006ed2:	2300      	movs	r3, #0
 8006ed4:	9300      	str	r3, [sp, #0]
 8006ed6:	4b11      	ldr	r3, [pc, #68]	@ (8006f1c <prvCheckForValidListAndQueue+0x74>)
 8006ed8:	4a11      	ldr	r2, [pc, #68]	@ (8006f20 <prvCheckForValidListAndQueue+0x78>)
 8006eda:	2110      	movs	r1, #16
 8006edc:	200a      	movs	r0, #10
 8006ede:	f7fd fde7 	bl	8004ab0 <xQueueGenericCreateStatic>
 8006ee2:	4603      	mov	r3, r0
 8006ee4:	4a08      	ldr	r2, [pc, #32]	@ (8006f08 <prvCheckForValidListAndQueue+0x60>)
 8006ee6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006ee8:	4b07      	ldr	r3, [pc, #28]	@ (8006f08 <prvCheckForValidListAndQueue+0x60>)
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d005      	beq.n	8006efc <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006ef0:	4b05      	ldr	r3, [pc, #20]	@ (8006f08 <prvCheckForValidListAndQueue+0x60>)
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	490b      	ldr	r1, [pc, #44]	@ (8006f24 <prvCheckForValidListAndQueue+0x7c>)
 8006ef6:	4618      	mov	r0, r3
 8006ef8:	f7fe fb08 	bl	800550c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006efc:	f000 f936 	bl	800716c <vPortExitCritical>
}
 8006f00:	bf00      	nop
 8006f02:	46bd      	mov	sp, r7
 8006f04:	bd80      	pop	{r7, pc}
 8006f06:	bf00      	nop
 8006f08:	20000ee8 	.word	0x20000ee8
 8006f0c:	20000eb8 	.word	0x20000eb8
 8006f10:	20000ecc 	.word	0x20000ecc
 8006f14:	20000ee0 	.word	0x20000ee0
 8006f18:	20000ee4 	.word	0x20000ee4
 8006f1c:	20000f94 	.word	0x20000f94
 8006f20:	20000ef4 	.word	0x20000ef4
 8006f24:	080077b8 	.word	0x080077b8

08006f28 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006f28:	b480      	push	{r7}
 8006f2a:	b085      	sub	sp, #20
 8006f2c:	af00      	add	r7, sp, #0
 8006f2e:	60f8      	str	r0, [r7, #12]
 8006f30:	60b9      	str	r1, [r7, #8]
 8006f32:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	3b04      	subs	r3, #4
 8006f38:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006f40:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	3b04      	subs	r3, #4
 8006f46:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006f48:	68bb      	ldr	r3, [r7, #8]
 8006f4a:	f023 0201 	bic.w	r2, r3, #1
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	3b04      	subs	r3, #4
 8006f56:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006f58:	4a08      	ldr	r2, [pc, #32]	@ (8006f7c <pxPortInitialiseStack+0x54>)
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	3b14      	subs	r3, #20
 8006f62:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006f64:	687a      	ldr	r2, [r7, #4]
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	3b20      	subs	r3, #32
 8006f6e:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006f70:	68fb      	ldr	r3, [r7, #12]
}
 8006f72:	4618      	mov	r0, r3
 8006f74:	3714      	adds	r7, #20
 8006f76:	46bd      	mov	sp, r7
 8006f78:	bc80      	pop	{r7}
 8006f7a:	4770      	bx	lr
 8006f7c:	08006f81 	.word	0x08006f81

08006f80 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006f80:	b480      	push	{r7}
 8006f82:	b085      	sub	sp, #20
 8006f84:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8006f86:	2300      	movs	r3, #0
 8006f88:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006f8a:	4b12      	ldr	r3, [pc, #72]	@ (8006fd4 <prvTaskExitError+0x54>)
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f92:	d00b      	beq.n	8006fac <prvTaskExitError+0x2c>
	__asm volatile
 8006f94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f98:	f383 8811 	msr	BASEPRI, r3
 8006f9c:	f3bf 8f6f 	isb	sy
 8006fa0:	f3bf 8f4f 	dsb	sy
 8006fa4:	60fb      	str	r3, [r7, #12]
}
 8006fa6:	bf00      	nop
 8006fa8:	bf00      	nop
 8006faa:	e7fd      	b.n	8006fa8 <prvTaskExitError+0x28>
	__asm volatile
 8006fac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fb0:	f383 8811 	msr	BASEPRI, r3
 8006fb4:	f3bf 8f6f 	isb	sy
 8006fb8:	f3bf 8f4f 	dsb	sy
 8006fbc:	60bb      	str	r3, [r7, #8]
}
 8006fbe:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006fc0:	bf00      	nop
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d0fc      	beq.n	8006fc2 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006fc8:	bf00      	nop
 8006fca:	bf00      	nop
 8006fcc:	3714      	adds	r7, #20
 8006fce:	46bd      	mov	sp, r7
 8006fd0:	bc80      	pop	{r7}
 8006fd2:	4770      	bx	lr
 8006fd4:	20000010 	.word	0x20000010
	...

08006fe0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006fe0:	4b07      	ldr	r3, [pc, #28]	@ (8007000 <pxCurrentTCBConst2>)
 8006fe2:	6819      	ldr	r1, [r3, #0]
 8006fe4:	6808      	ldr	r0, [r1, #0]
 8006fe6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8006fea:	f380 8809 	msr	PSP, r0
 8006fee:	f3bf 8f6f 	isb	sy
 8006ff2:	f04f 0000 	mov.w	r0, #0
 8006ff6:	f380 8811 	msr	BASEPRI, r0
 8006ffa:	f04e 0e0d 	orr.w	lr, lr, #13
 8006ffe:	4770      	bx	lr

08007000 <pxCurrentTCBConst2>:
 8007000:	200009b8 	.word	0x200009b8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007004:	bf00      	nop
 8007006:	bf00      	nop

08007008 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8007008:	4806      	ldr	r0, [pc, #24]	@ (8007024 <prvPortStartFirstTask+0x1c>)
 800700a:	6800      	ldr	r0, [r0, #0]
 800700c:	6800      	ldr	r0, [r0, #0]
 800700e:	f380 8808 	msr	MSP, r0
 8007012:	b662      	cpsie	i
 8007014:	b661      	cpsie	f
 8007016:	f3bf 8f4f 	dsb	sy
 800701a:	f3bf 8f6f 	isb	sy
 800701e:	df00      	svc	0
 8007020:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007022:	bf00      	nop
 8007024:	e000ed08 	.word	0xe000ed08

08007028 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007028:	b580      	push	{r7, lr}
 800702a:	b084      	sub	sp, #16
 800702c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800702e:	4b32      	ldr	r3, [pc, #200]	@ (80070f8 <xPortStartScheduler+0xd0>)
 8007030:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	781b      	ldrb	r3, [r3, #0]
 8007036:	b2db      	uxtb	r3, r3
 8007038:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	22ff      	movs	r2, #255	@ 0xff
 800703e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	781b      	ldrb	r3, [r3, #0]
 8007044:	b2db      	uxtb	r3, r3
 8007046:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007048:	78fb      	ldrb	r3, [r7, #3]
 800704a:	b2db      	uxtb	r3, r3
 800704c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8007050:	b2da      	uxtb	r2, r3
 8007052:	4b2a      	ldr	r3, [pc, #168]	@ (80070fc <xPortStartScheduler+0xd4>)
 8007054:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007056:	4b2a      	ldr	r3, [pc, #168]	@ (8007100 <xPortStartScheduler+0xd8>)
 8007058:	2207      	movs	r2, #7
 800705a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800705c:	e009      	b.n	8007072 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800705e:	4b28      	ldr	r3, [pc, #160]	@ (8007100 <xPortStartScheduler+0xd8>)
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	3b01      	subs	r3, #1
 8007064:	4a26      	ldr	r2, [pc, #152]	@ (8007100 <xPortStartScheduler+0xd8>)
 8007066:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007068:	78fb      	ldrb	r3, [r7, #3]
 800706a:	b2db      	uxtb	r3, r3
 800706c:	005b      	lsls	r3, r3, #1
 800706e:	b2db      	uxtb	r3, r3
 8007070:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007072:	78fb      	ldrb	r3, [r7, #3]
 8007074:	b2db      	uxtb	r3, r3
 8007076:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800707a:	2b80      	cmp	r3, #128	@ 0x80
 800707c:	d0ef      	beq.n	800705e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800707e:	4b20      	ldr	r3, [pc, #128]	@ (8007100 <xPortStartScheduler+0xd8>)
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	f1c3 0307 	rsb	r3, r3, #7
 8007086:	2b04      	cmp	r3, #4
 8007088:	d00b      	beq.n	80070a2 <xPortStartScheduler+0x7a>
	__asm volatile
 800708a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800708e:	f383 8811 	msr	BASEPRI, r3
 8007092:	f3bf 8f6f 	isb	sy
 8007096:	f3bf 8f4f 	dsb	sy
 800709a:	60bb      	str	r3, [r7, #8]
}
 800709c:	bf00      	nop
 800709e:	bf00      	nop
 80070a0:	e7fd      	b.n	800709e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80070a2:	4b17      	ldr	r3, [pc, #92]	@ (8007100 <xPortStartScheduler+0xd8>)
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	021b      	lsls	r3, r3, #8
 80070a8:	4a15      	ldr	r2, [pc, #84]	@ (8007100 <xPortStartScheduler+0xd8>)
 80070aa:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80070ac:	4b14      	ldr	r3, [pc, #80]	@ (8007100 <xPortStartScheduler+0xd8>)
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80070b4:	4a12      	ldr	r2, [pc, #72]	@ (8007100 <xPortStartScheduler+0xd8>)
 80070b6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	b2da      	uxtb	r2, r3
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80070c0:	4b10      	ldr	r3, [pc, #64]	@ (8007104 <xPortStartScheduler+0xdc>)
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	4a0f      	ldr	r2, [pc, #60]	@ (8007104 <xPortStartScheduler+0xdc>)
 80070c6:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80070ca:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80070cc:	4b0d      	ldr	r3, [pc, #52]	@ (8007104 <xPortStartScheduler+0xdc>)
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	4a0c      	ldr	r2, [pc, #48]	@ (8007104 <xPortStartScheduler+0xdc>)
 80070d2:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80070d6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80070d8:	f000 f8b8 	bl	800724c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80070dc:	4b0a      	ldr	r3, [pc, #40]	@ (8007108 <xPortStartScheduler+0xe0>)
 80070de:	2200      	movs	r2, #0
 80070e0:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80070e2:	f7ff ff91 	bl	8007008 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80070e6:	f7fe fe81 	bl	8005dec <vTaskSwitchContext>
	prvTaskExitError();
 80070ea:	f7ff ff49 	bl	8006f80 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80070ee:	2300      	movs	r3, #0
}
 80070f0:	4618      	mov	r0, r3
 80070f2:	3710      	adds	r7, #16
 80070f4:	46bd      	mov	sp, r7
 80070f6:	bd80      	pop	{r7, pc}
 80070f8:	e000e400 	.word	0xe000e400
 80070fc:	20000fe4 	.word	0x20000fe4
 8007100:	20000fe8 	.word	0x20000fe8
 8007104:	e000ed20 	.word	0xe000ed20
 8007108:	20000010 	.word	0x20000010

0800710c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800710c:	b480      	push	{r7}
 800710e:	b083      	sub	sp, #12
 8007110:	af00      	add	r7, sp, #0
	__asm volatile
 8007112:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007116:	f383 8811 	msr	BASEPRI, r3
 800711a:	f3bf 8f6f 	isb	sy
 800711e:	f3bf 8f4f 	dsb	sy
 8007122:	607b      	str	r3, [r7, #4]
}
 8007124:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007126:	4b0f      	ldr	r3, [pc, #60]	@ (8007164 <vPortEnterCritical+0x58>)
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	3301      	adds	r3, #1
 800712c:	4a0d      	ldr	r2, [pc, #52]	@ (8007164 <vPortEnterCritical+0x58>)
 800712e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007130:	4b0c      	ldr	r3, [pc, #48]	@ (8007164 <vPortEnterCritical+0x58>)
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	2b01      	cmp	r3, #1
 8007136:	d110      	bne.n	800715a <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007138:	4b0b      	ldr	r3, [pc, #44]	@ (8007168 <vPortEnterCritical+0x5c>)
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	b2db      	uxtb	r3, r3
 800713e:	2b00      	cmp	r3, #0
 8007140:	d00b      	beq.n	800715a <vPortEnterCritical+0x4e>
	__asm volatile
 8007142:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007146:	f383 8811 	msr	BASEPRI, r3
 800714a:	f3bf 8f6f 	isb	sy
 800714e:	f3bf 8f4f 	dsb	sy
 8007152:	603b      	str	r3, [r7, #0]
}
 8007154:	bf00      	nop
 8007156:	bf00      	nop
 8007158:	e7fd      	b.n	8007156 <vPortEnterCritical+0x4a>
	}
}
 800715a:	bf00      	nop
 800715c:	370c      	adds	r7, #12
 800715e:	46bd      	mov	sp, r7
 8007160:	bc80      	pop	{r7}
 8007162:	4770      	bx	lr
 8007164:	20000010 	.word	0x20000010
 8007168:	e000ed04 	.word	0xe000ed04

0800716c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800716c:	b480      	push	{r7}
 800716e:	b083      	sub	sp, #12
 8007170:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007172:	4b12      	ldr	r3, [pc, #72]	@ (80071bc <vPortExitCritical+0x50>)
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	2b00      	cmp	r3, #0
 8007178:	d10b      	bne.n	8007192 <vPortExitCritical+0x26>
	__asm volatile
 800717a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800717e:	f383 8811 	msr	BASEPRI, r3
 8007182:	f3bf 8f6f 	isb	sy
 8007186:	f3bf 8f4f 	dsb	sy
 800718a:	607b      	str	r3, [r7, #4]
}
 800718c:	bf00      	nop
 800718e:	bf00      	nop
 8007190:	e7fd      	b.n	800718e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007192:	4b0a      	ldr	r3, [pc, #40]	@ (80071bc <vPortExitCritical+0x50>)
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	3b01      	subs	r3, #1
 8007198:	4a08      	ldr	r2, [pc, #32]	@ (80071bc <vPortExitCritical+0x50>)
 800719a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800719c:	4b07      	ldr	r3, [pc, #28]	@ (80071bc <vPortExitCritical+0x50>)
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d105      	bne.n	80071b0 <vPortExitCritical+0x44>
 80071a4:	2300      	movs	r3, #0
 80071a6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80071a8:	683b      	ldr	r3, [r7, #0]
 80071aa:	f383 8811 	msr	BASEPRI, r3
}
 80071ae:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80071b0:	bf00      	nop
 80071b2:	370c      	adds	r7, #12
 80071b4:	46bd      	mov	sp, r7
 80071b6:	bc80      	pop	{r7}
 80071b8:	4770      	bx	lr
 80071ba:	bf00      	nop
 80071bc:	20000010 	.word	0x20000010

080071c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80071c0:	f3ef 8009 	mrs	r0, PSP
 80071c4:	f3bf 8f6f 	isb	sy
 80071c8:	4b0d      	ldr	r3, [pc, #52]	@ (8007200 <pxCurrentTCBConst>)
 80071ca:	681a      	ldr	r2, [r3, #0]
 80071cc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80071d0:	6010      	str	r0, [r2, #0]
 80071d2:	e92d 4008 	stmdb	sp!, {r3, lr}
 80071d6:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80071da:	f380 8811 	msr	BASEPRI, r0
 80071de:	f7fe fe05 	bl	8005dec <vTaskSwitchContext>
 80071e2:	f04f 0000 	mov.w	r0, #0
 80071e6:	f380 8811 	msr	BASEPRI, r0
 80071ea:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80071ee:	6819      	ldr	r1, [r3, #0]
 80071f0:	6808      	ldr	r0, [r1, #0]
 80071f2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80071f6:	f380 8809 	msr	PSP, r0
 80071fa:	f3bf 8f6f 	isb	sy
 80071fe:	4770      	bx	lr

08007200 <pxCurrentTCBConst>:
 8007200:	200009b8 	.word	0x200009b8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007204:	bf00      	nop
 8007206:	bf00      	nop

08007208 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007208:	b580      	push	{r7, lr}
 800720a:	b082      	sub	sp, #8
 800720c:	af00      	add	r7, sp, #0
	__asm volatile
 800720e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007212:	f383 8811 	msr	BASEPRI, r3
 8007216:	f3bf 8f6f 	isb	sy
 800721a:	f3bf 8f4f 	dsb	sy
 800721e:	607b      	str	r3, [r7, #4]
}
 8007220:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007222:	f7fe fd29 	bl	8005c78 <xTaskIncrementTick>
 8007226:	4603      	mov	r3, r0
 8007228:	2b00      	cmp	r3, #0
 800722a:	d003      	beq.n	8007234 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800722c:	4b06      	ldr	r3, [pc, #24]	@ (8007248 <xPortSysTickHandler+0x40>)
 800722e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007232:	601a      	str	r2, [r3, #0]
 8007234:	2300      	movs	r3, #0
 8007236:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007238:	683b      	ldr	r3, [r7, #0]
 800723a:	f383 8811 	msr	BASEPRI, r3
}
 800723e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007240:	bf00      	nop
 8007242:	3708      	adds	r7, #8
 8007244:	46bd      	mov	sp, r7
 8007246:	bd80      	pop	{r7, pc}
 8007248:	e000ed04 	.word	0xe000ed04

0800724c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800724c:	b480      	push	{r7}
 800724e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007250:	4b0a      	ldr	r3, [pc, #40]	@ (800727c <vPortSetupTimerInterrupt+0x30>)
 8007252:	2200      	movs	r2, #0
 8007254:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007256:	4b0a      	ldr	r3, [pc, #40]	@ (8007280 <vPortSetupTimerInterrupt+0x34>)
 8007258:	2200      	movs	r2, #0
 800725a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800725c:	4b09      	ldr	r3, [pc, #36]	@ (8007284 <vPortSetupTimerInterrupt+0x38>)
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	4a09      	ldr	r2, [pc, #36]	@ (8007288 <vPortSetupTimerInterrupt+0x3c>)
 8007262:	fba2 2303 	umull	r2, r3, r2, r3
 8007266:	099b      	lsrs	r3, r3, #6
 8007268:	4a08      	ldr	r2, [pc, #32]	@ (800728c <vPortSetupTimerInterrupt+0x40>)
 800726a:	3b01      	subs	r3, #1
 800726c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800726e:	4b03      	ldr	r3, [pc, #12]	@ (800727c <vPortSetupTimerInterrupt+0x30>)
 8007270:	2207      	movs	r2, #7
 8007272:	601a      	str	r2, [r3, #0]
}
 8007274:	bf00      	nop
 8007276:	46bd      	mov	sp, r7
 8007278:	bc80      	pop	{r7}
 800727a:	4770      	bx	lr
 800727c:	e000e010 	.word	0xe000e010
 8007280:	e000e018 	.word	0xe000e018
 8007284:	20000004 	.word	0x20000004
 8007288:	10624dd3 	.word	0x10624dd3
 800728c:	e000e014 	.word	0xe000e014

08007290 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007290:	b480      	push	{r7}
 8007292:	b085      	sub	sp, #20
 8007294:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8007296:	f3ef 8305 	mrs	r3, IPSR
 800729a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	2b0f      	cmp	r3, #15
 80072a0:	d915      	bls.n	80072ce <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80072a2:	4a17      	ldr	r2, [pc, #92]	@ (8007300 <vPortValidateInterruptPriority+0x70>)
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	4413      	add	r3, r2
 80072a8:	781b      	ldrb	r3, [r3, #0]
 80072aa:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80072ac:	4b15      	ldr	r3, [pc, #84]	@ (8007304 <vPortValidateInterruptPriority+0x74>)
 80072ae:	781b      	ldrb	r3, [r3, #0]
 80072b0:	7afa      	ldrb	r2, [r7, #11]
 80072b2:	429a      	cmp	r2, r3
 80072b4:	d20b      	bcs.n	80072ce <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80072b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072ba:	f383 8811 	msr	BASEPRI, r3
 80072be:	f3bf 8f6f 	isb	sy
 80072c2:	f3bf 8f4f 	dsb	sy
 80072c6:	607b      	str	r3, [r7, #4]
}
 80072c8:	bf00      	nop
 80072ca:	bf00      	nop
 80072cc:	e7fd      	b.n	80072ca <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80072ce:	4b0e      	ldr	r3, [pc, #56]	@ (8007308 <vPortValidateInterruptPriority+0x78>)
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80072d6:	4b0d      	ldr	r3, [pc, #52]	@ (800730c <vPortValidateInterruptPriority+0x7c>)
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	429a      	cmp	r2, r3
 80072dc:	d90b      	bls.n	80072f6 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80072de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072e2:	f383 8811 	msr	BASEPRI, r3
 80072e6:	f3bf 8f6f 	isb	sy
 80072ea:	f3bf 8f4f 	dsb	sy
 80072ee:	603b      	str	r3, [r7, #0]
}
 80072f0:	bf00      	nop
 80072f2:	bf00      	nop
 80072f4:	e7fd      	b.n	80072f2 <vPortValidateInterruptPriority+0x62>
	}
 80072f6:	bf00      	nop
 80072f8:	3714      	adds	r7, #20
 80072fa:	46bd      	mov	sp, r7
 80072fc:	bc80      	pop	{r7}
 80072fe:	4770      	bx	lr
 8007300:	e000e3f0 	.word	0xe000e3f0
 8007304:	20000fe4 	.word	0x20000fe4
 8007308:	e000ed0c 	.word	0xe000ed0c
 800730c:	20000fe8 	.word	0x20000fe8

08007310 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007310:	b580      	push	{r7, lr}
 8007312:	b08a      	sub	sp, #40	@ 0x28
 8007314:	af00      	add	r7, sp, #0
 8007316:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007318:	2300      	movs	r3, #0
 800731a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800731c:	f7fe fbe0 	bl	8005ae0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007320:	4b5c      	ldr	r3, [pc, #368]	@ (8007494 <pvPortMalloc+0x184>)
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	2b00      	cmp	r3, #0
 8007326:	d101      	bne.n	800732c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007328:	f000 f924 	bl	8007574 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800732c:	4b5a      	ldr	r3, [pc, #360]	@ (8007498 <pvPortMalloc+0x188>)
 800732e:	681a      	ldr	r2, [r3, #0]
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	4013      	ands	r3, r2
 8007334:	2b00      	cmp	r3, #0
 8007336:	f040 8095 	bne.w	8007464 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	2b00      	cmp	r3, #0
 800733e:	d01e      	beq.n	800737e <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8007340:	2208      	movs	r2, #8
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	4413      	add	r3, r2
 8007346:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	f003 0307 	and.w	r3, r3, #7
 800734e:	2b00      	cmp	r3, #0
 8007350:	d015      	beq.n	800737e <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	f023 0307 	bic.w	r3, r3, #7
 8007358:	3308      	adds	r3, #8
 800735a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	f003 0307 	and.w	r3, r3, #7
 8007362:	2b00      	cmp	r3, #0
 8007364:	d00b      	beq.n	800737e <pvPortMalloc+0x6e>
	__asm volatile
 8007366:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800736a:	f383 8811 	msr	BASEPRI, r3
 800736e:	f3bf 8f6f 	isb	sy
 8007372:	f3bf 8f4f 	dsb	sy
 8007376:	617b      	str	r3, [r7, #20]
}
 8007378:	bf00      	nop
 800737a:	bf00      	nop
 800737c:	e7fd      	b.n	800737a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	2b00      	cmp	r3, #0
 8007382:	d06f      	beq.n	8007464 <pvPortMalloc+0x154>
 8007384:	4b45      	ldr	r3, [pc, #276]	@ (800749c <pvPortMalloc+0x18c>)
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	687a      	ldr	r2, [r7, #4]
 800738a:	429a      	cmp	r2, r3
 800738c:	d86a      	bhi.n	8007464 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800738e:	4b44      	ldr	r3, [pc, #272]	@ (80074a0 <pvPortMalloc+0x190>)
 8007390:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007392:	4b43      	ldr	r3, [pc, #268]	@ (80074a0 <pvPortMalloc+0x190>)
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007398:	e004      	b.n	80073a4 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800739a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800739c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800739e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80073a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073a6:	685b      	ldr	r3, [r3, #4]
 80073a8:	687a      	ldr	r2, [r7, #4]
 80073aa:	429a      	cmp	r2, r3
 80073ac:	d903      	bls.n	80073b6 <pvPortMalloc+0xa6>
 80073ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d1f1      	bne.n	800739a <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80073b6:	4b37      	ldr	r3, [pc, #220]	@ (8007494 <pvPortMalloc+0x184>)
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80073bc:	429a      	cmp	r2, r3
 80073be:	d051      	beq.n	8007464 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80073c0:	6a3b      	ldr	r3, [r7, #32]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	2208      	movs	r2, #8
 80073c6:	4413      	add	r3, r2
 80073c8:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80073ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073cc:	681a      	ldr	r2, [r3, #0]
 80073ce:	6a3b      	ldr	r3, [r7, #32]
 80073d0:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80073d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073d4:	685a      	ldr	r2, [r3, #4]
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	1ad2      	subs	r2, r2, r3
 80073da:	2308      	movs	r3, #8
 80073dc:	005b      	lsls	r3, r3, #1
 80073de:	429a      	cmp	r2, r3
 80073e0:	d920      	bls.n	8007424 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80073e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	4413      	add	r3, r2
 80073e8:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80073ea:	69bb      	ldr	r3, [r7, #24]
 80073ec:	f003 0307 	and.w	r3, r3, #7
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d00b      	beq.n	800740c <pvPortMalloc+0xfc>
	__asm volatile
 80073f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073f8:	f383 8811 	msr	BASEPRI, r3
 80073fc:	f3bf 8f6f 	isb	sy
 8007400:	f3bf 8f4f 	dsb	sy
 8007404:	613b      	str	r3, [r7, #16]
}
 8007406:	bf00      	nop
 8007408:	bf00      	nop
 800740a:	e7fd      	b.n	8007408 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800740c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800740e:	685a      	ldr	r2, [r3, #4]
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	1ad2      	subs	r2, r2, r3
 8007414:	69bb      	ldr	r3, [r7, #24]
 8007416:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007418:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800741a:	687a      	ldr	r2, [r7, #4]
 800741c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800741e:	69b8      	ldr	r0, [r7, #24]
 8007420:	f000 f90a 	bl	8007638 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007424:	4b1d      	ldr	r3, [pc, #116]	@ (800749c <pvPortMalloc+0x18c>)
 8007426:	681a      	ldr	r2, [r3, #0]
 8007428:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800742a:	685b      	ldr	r3, [r3, #4]
 800742c:	1ad3      	subs	r3, r2, r3
 800742e:	4a1b      	ldr	r2, [pc, #108]	@ (800749c <pvPortMalloc+0x18c>)
 8007430:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007432:	4b1a      	ldr	r3, [pc, #104]	@ (800749c <pvPortMalloc+0x18c>)
 8007434:	681a      	ldr	r2, [r3, #0]
 8007436:	4b1b      	ldr	r3, [pc, #108]	@ (80074a4 <pvPortMalloc+0x194>)
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	429a      	cmp	r2, r3
 800743c:	d203      	bcs.n	8007446 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800743e:	4b17      	ldr	r3, [pc, #92]	@ (800749c <pvPortMalloc+0x18c>)
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	4a18      	ldr	r2, [pc, #96]	@ (80074a4 <pvPortMalloc+0x194>)
 8007444:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007446:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007448:	685a      	ldr	r2, [r3, #4]
 800744a:	4b13      	ldr	r3, [pc, #76]	@ (8007498 <pvPortMalloc+0x188>)
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	431a      	orrs	r2, r3
 8007450:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007452:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007454:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007456:	2200      	movs	r2, #0
 8007458:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800745a:	4b13      	ldr	r3, [pc, #76]	@ (80074a8 <pvPortMalloc+0x198>)
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	3301      	adds	r3, #1
 8007460:	4a11      	ldr	r2, [pc, #68]	@ (80074a8 <pvPortMalloc+0x198>)
 8007462:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007464:	f7fe fb4a 	bl	8005afc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007468:	69fb      	ldr	r3, [r7, #28]
 800746a:	f003 0307 	and.w	r3, r3, #7
 800746e:	2b00      	cmp	r3, #0
 8007470:	d00b      	beq.n	800748a <pvPortMalloc+0x17a>
	__asm volatile
 8007472:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007476:	f383 8811 	msr	BASEPRI, r3
 800747a:	f3bf 8f6f 	isb	sy
 800747e:	f3bf 8f4f 	dsb	sy
 8007482:	60fb      	str	r3, [r7, #12]
}
 8007484:	bf00      	nop
 8007486:	bf00      	nop
 8007488:	e7fd      	b.n	8007486 <pvPortMalloc+0x176>
	return pvReturn;
 800748a:	69fb      	ldr	r3, [r7, #28]
}
 800748c:	4618      	mov	r0, r3
 800748e:	3728      	adds	r7, #40	@ 0x28
 8007490:	46bd      	mov	sp, r7
 8007492:	bd80      	pop	{r7, pc}
 8007494:	20001bf4 	.word	0x20001bf4
 8007498:	20001c08 	.word	0x20001c08
 800749c:	20001bf8 	.word	0x20001bf8
 80074a0:	20001bec 	.word	0x20001bec
 80074a4:	20001bfc 	.word	0x20001bfc
 80074a8:	20001c00 	.word	0x20001c00

080074ac <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80074ac:	b580      	push	{r7, lr}
 80074ae:	b086      	sub	sp, #24
 80074b0:	af00      	add	r7, sp, #0
 80074b2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d04f      	beq.n	800755e <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80074be:	2308      	movs	r3, #8
 80074c0:	425b      	negs	r3, r3
 80074c2:	697a      	ldr	r2, [r7, #20]
 80074c4:	4413      	add	r3, r2
 80074c6:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80074c8:	697b      	ldr	r3, [r7, #20]
 80074ca:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80074cc:	693b      	ldr	r3, [r7, #16]
 80074ce:	685a      	ldr	r2, [r3, #4]
 80074d0:	4b25      	ldr	r3, [pc, #148]	@ (8007568 <vPortFree+0xbc>)
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	4013      	ands	r3, r2
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d10b      	bne.n	80074f2 <vPortFree+0x46>
	__asm volatile
 80074da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074de:	f383 8811 	msr	BASEPRI, r3
 80074e2:	f3bf 8f6f 	isb	sy
 80074e6:	f3bf 8f4f 	dsb	sy
 80074ea:	60fb      	str	r3, [r7, #12]
}
 80074ec:	bf00      	nop
 80074ee:	bf00      	nop
 80074f0:	e7fd      	b.n	80074ee <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80074f2:	693b      	ldr	r3, [r7, #16]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d00b      	beq.n	8007512 <vPortFree+0x66>
	__asm volatile
 80074fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074fe:	f383 8811 	msr	BASEPRI, r3
 8007502:	f3bf 8f6f 	isb	sy
 8007506:	f3bf 8f4f 	dsb	sy
 800750a:	60bb      	str	r3, [r7, #8]
}
 800750c:	bf00      	nop
 800750e:	bf00      	nop
 8007510:	e7fd      	b.n	800750e <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007512:	693b      	ldr	r3, [r7, #16]
 8007514:	685a      	ldr	r2, [r3, #4]
 8007516:	4b14      	ldr	r3, [pc, #80]	@ (8007568 <vPortFree+0xbc>)
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	4013      	ands	r3, r2
 800751c:	2b00      	cmp	r3, #0
 800751e:	d01e      	beq.n	800755e <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007520:	693b      	ldr	r3, [r7, #16]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	2b00      	cmp	r3, #0
 8007526:	d11a      	bne.n	800755e <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007528:	693b      	ldr	r3, [r7, #16]
 800752a:	685a      	ldr	r2, [r3, #4]
 800752c:	4b0e      	ldr	r3, [pc, #56]	@ (8007568 <vPortFree+0xbc>)
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	43db      	mvns	r3, r3
 8007532:	401a      	ands	r2, r3
 8007534:	693b      	ldr	r3, [r7, #16]
 8007536:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007538:	f7fe fad2 	bl	8005ae0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800753c:	693b      	ldr	r3, [r7, #16]
 800753e:	685a      	ldr	r2, [r3, #4]
 8007540:	4b0a      	ldr	r3, [pc, #40]	@ (800756c <vPortFree+0xc0>)
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	4413      	add	r3, r2
 8007546:	4a09      	ldr	r2, [pc, #36]	@ (800756c <vPortFree+0xc0>)
 8007548:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800754a:	6938      	ldr	r0, [r7, #16]
 800754c:	f000 f874 	bl	8007638 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007550:	4b07      	ldr	r3, [pc, #28]	@ (8007570 <vPortFree+0xc4>)
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	3301      	adds	r3, #1
 8007556:	4a06      	ldr	r2, [pc, #24]	@ (8007570 <vPortFree+0xc4>)
 8007558:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800755a:	f7fe facf 	bl	8005afc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800755e:	bf00      	nop
 8007560:	3718      	adds	r7, #24
 8007562:	46bd      	mov	sp, r7
 8007564:	bd80      	pop	{r7, pc}
 8007566:	bf00      	nop
 8007568:	20001c08 	.word	0x20001c08
 800756c:	20001bf8 	.word	0x20001bf8
 8007570:	20001c04 	.word	0x20001c04

08007574 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007574:	b480      	push	{r7}
 8007576:	b085      	sub	sp, #20
 8007578:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800757a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800757e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007580:	4b27      	ldr	r3, [pc, #156]	@ (8007620 <prvHeapInit+0xac>)
 8007582:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	f003 0307 	and.w	r3, r3, #7
 800758a:	2b00      	cmp	r3, #0
 800758c:	d00c      	beq.n	80075a8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	3307      	adds	r3, #7
 8007592:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	f023 0307 	bic.w	r3, r3, #7
 800759a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800759c:	68ba      	ldr	r2, [r7, #8]
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	1ad3      	subs	r3, r2, r3
 80075a2:	4a1f      	ldr	r2, [pc, #124]	@ (8007620 <prvHeapInit+0xac>)
 80075a4:	4413      	add	r3, r2
 80075a6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80075ac:	4a1d      	ldr	r2, [pc, #116]	@ (8007624 <prvHeapInit+0xb0>)
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80075b2:	4b1c      	ldr	r3, [pc, #112]	@ (8007624 <prvHeapInit+0xb0>)
 80075b4:	2200      	movs	r2, #0
 80075b6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	68ba      	ldr	r2, [r7, #8]
 80075bc:	4413      	add	r3, r2
 80075be:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80075c0:	2208      	movs	r2, #8
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	1a9b      	subs	r3, r3, r2
 80075c6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	f023 0307 	bic.w	r3, r3, #7
 80075ce:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	4a15      	ldr	r2, [pc, #84]	@ (8007628 <prvHeapInit+0xb4>)
 80075d4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80075d6:	4b14      	ldr	r3, [pc, #80]	@ (8007628 <prvHeapInit+0xb4>)
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	2200      	movs	r2, #0
 80075dc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80075de:	4b12      	ldr	r3, [pc, #72]	@ (8007628 <prvHeapInit+0xb4>)
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	2200      	movs	r2, #0
 80075e4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80075ea:	683b      	ldr	r3, [r7, #0]
 80075ec:	68fa      	ldr	r2, [r7, #12]
 80075ee:	1ad2      	subs	r2, r2, r3
 80075f0:	683b      	ldr	r3, [r7, #0]
 80075f2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80075f4:	4b0c      	ldr	r3, [pc, #48]	@ (8007628 <prvHeapInit+0xb4>)
 80075f6:	681a      	ldr	r2, [r3, #0]
 80075f8:	683b      	ldr	r3, [r7, #0]
 80075fa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80075fc:	683b      	ldr	r3, [r7, #0]
 80075fe:	685b      	ldr	r3, [r3, #4]
 8007600:	4a0a      	ldr	r2, [pc, #40]	@ (800762c <prvHeapInit+0xb8>)
 8007602:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007604:	683b      	ldr	r3, [r7, #0]
 8007606:	685b      	ldr	r3, [r3, #4]
 8007608:	4a09      	ldr	r2, [pc, #36]	@ (8007630 <prvHeapInit+0xbc>)
 800760a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800760c:	4b09      	ldr	r3, [pc, #36]	@ (8007634 <prvHeapInit+0xc0>)
 800760e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8007612:	601a      	str	r2, [r3, #0]
}
 8007614:	bf00      	nop
 8007616:	3714      	adds	r7, #20
 8007618:	46bd      	mov	sp, r7
 800761a:	bc80      	pop	{r7}
 800761c:	4770      	bx	lr
 800761e:	bf00      	nop
 8007620:	20000fec 	.word	0x20000fec
 8007624:	20001bec 	.word	0x20001bec
 8007628:	20001bf4 	.word	0x20001bf4
 800762c:	20001bfc 	.word	0x20001bfc
 8007630:	20001bf8 	.word	0x20001bf8
 8007634:	20001c08 	.word	0x20001c08

08007638 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007638:	b480      	push	{r7}
 800763a:	b085      	sub	sp, #20
 800763c:	af00      	add	r7, sp, #0
 800763e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007640:	4b27      	ldr	r3, [pc, #156]	@ (80076e0 <prvInsertBlockIntoFreeList+0xa8>)
 8007642:	60fb      	str	r3, [r7, #12]
 8007644:	e002      	b.n	800764c <prvInsertBlockIntoFreeList+0x14>
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	60fb      	str	r3, [r7, #12]
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	687a      	ldr	r2, [r7, #4]
 8007652:	429a      	cmp	r2, r3
 8007654:	d8f7      	bhi.n	8007646 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	685b      	ldr	r3, [r3, #4]
 800765e:	68ba      	ldr	r2, [r7, #8]
 8007660:	4413      	add	r3, r2
 8007662:	687a      	ldr	r2, [r7, #4]
 8007664:	429a      	cmp	r2, r3
 8007666:	d108      	bne.n	800767a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	685a      	ldr	r2, [r3, #4]
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	685b      	ldr	r3, [r3, #4]
 8007670:	441a      	add	r2, r3
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	685b      	ldr	r3, [r3, #4]
 8007682:	68ba      	ldr	r2, [r7, #8]
 8007684:	441a      	add	r2, r3
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	429a      	cmp	r2, r3
 800768c:	d118      	bne.n	80076c0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	681a      	ldr	r2, [r3, #0]
 8007692:	4b14      	ldr	r3, [pc, #80]	@ (80076e4 <prvInsertBlockIntoFreeList+0xac>)
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	429a      	cmp	r2, r3
 8007698:	d00d      	beq.n	80076b6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	685a      	ldr	r2, [r3, #4]
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	685b      	ldr	r3, [r3, #4]
 80076a4:	441a      	add	r2, r3
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	681a      	ldr	r2, [r3, #0]
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	601a      	str	r2, [r3, #0]
 80076b4:	e008      	b.n	80076c8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80076b6:	4b0b      	ldr	r3, [pc, #44]	@ (80076e4 <prvInsertBlockIntoFreeList+0xac>)
 80076b8:	681a      	ldr	r2, [r3, #0]
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	601a      	str	r2, [r3, #0]
 80076be:	e003      	b.n	80076c8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	681a      	ldr	r2, [r3, #0]
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80076c8:	68fa      	ldr	r2, [r7, #12]
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	429a      	cmp	r2, r3
 80076ce:	d002      	beq.n	80076d6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	687a      	ldr	r2, [r7, #4]
 80076d4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80076d6:	bf00      	nop
 80076d8:	3714      	adds	r7, #20
 80076da:	46bd      	mov	sp, r7
 80076dc:	bc80      	pop	{r7}
 80076de:	4770      	bx	lr
 80076e0:	20001bec 	.word	0x20001bec
 80076e4:	20001bf4 	.word	0x20001bf4

080076e8 <memset>:
 80076e8:	4603      	mov	r3, r0
 80076ea:	4402      	add	r2, r0
 80076ec:	4293      	cmp	r3, r2
 80076ee:	d100      	bne.n	80076f2 <memset+0xa>
 80076f0:	4770      	bx	lr
 80076f2:	f803 1b01 	strb.w	r1, [r3], #1
 80076f6:	e7f9      	b.n	80076ec <memset+0x4>

080076f8 <__libc_init_array>:
 80076f8:	b570      	push	{r4, r5, r6, lr}
 80076fa:	2600      	movs	r6, #0
 80076fc:	4d0c      	ldr	r5, [pc, #48]	@ (8007730 <__libc_init_array+0x38>)
 80076fe:	4c0d      	ldr	r4, [pc, #52]	@ (8007734 <__libc_init_array+0x3c>)
 8007700:	1b64      	subs	r4, r4, r5
 8007702:	10a4      	asrs	r4, r4, #2
 8007704:	42a6      	cmp	r6, r4
 8007706:	d109      	bne.n	800771c <__libc_init_array+0x24>
 8007708:	f000 f828 	bl	800775c <_init>
 800770c:	2600      	movs	r6, #0
 800770e:	4d0a      	ldr	r5, [pc, #40]	@ (8007738 <__libc_init_array+0x40>)
 8007710:	4c0a      	ldr	r4, [pc, #40]	@ (800773c <__libc_init_array+0x44>)
 8007712:	1b64      	subs	r4, r4, r5
 8007714:	10a4      	asrs	r4, r4, #2
 8007716:	42a6      	cmp	r6, r4
 8007718:	d105      	bne.n	8007726 <__libc_init_array+0x2e>
 800771a:	bd70      	pop	{r4, r5, r6, pc}
 800771c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007720:	4798      	blx	r3
 8007722:	3601      	adds	r6, #1
 8007724:	e7ee      	b.n	8007704 <__libc_init_array+0xc>
 8007726:	f855 3b04 	ldr.w	r3, [r5], #4
 800772a:	4798      	blx	r3
 800772c:	3601      	adds	r6, #1
 800772e:	e7f2      	b.n	8007716 <__libc_init_array+0x1e>
 8007730:	08007888 	.word	0x08007888
 8007734:	08007888 	.word	0x08007888
 8007738:	08007888 	.word	0x08007888
 800773c:	0800788c 	.word	0x0800788c

08007740 <memcpy>:
 8007740:	440a      	add	r2, r1
 8007742:	4291      	cmp	r1, r2
 8007744:	f100 33ff 	add.w	r3, r0, #4294967295
 8007748:	d100      	bne.n	800774c <memcpy+0xc>
 800774a:	4770      	bx	lr
 800774c:	b510      	push	{r4, lr}
 800774e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007752:	4291      	cmp	r1, r2
 8007754:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007758:	d1f9      	bne.n	800774e <memcpy+0xe>
 800775a:	bd10      	pop	{r4, pc}

0800775c <_init>:
 800775c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800775e:	bf00      	nop
 8007760:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007762:	bc08      	pop	{r3}
 8007764:	469e      	mov	lr, r3
 8007766:	4770      	bx	lr

08007768 <_fini>:
 8007768:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800776a:	bf00      	nop
 800776c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800776e:	bc08      	pop	{r3}
 8007770:	469e      	mov	lr, r3
 8007772:	4770      	bx	lr
