# Verilog HDL

* [Introduction](/Verilog/introduction.md) - Definitions & Y's
* [Data types](/Verilog/data_types.md) - All data types
* [Syntax & Modelling](/Verilog/syntax.md)
* [Expressions & Operators](/Verilog/operators.md)
* [Modelling styles](/Verilog/modelling.md) - Modelling in depth
* [Tasks & Functions](/Verilog/task_function.md)
