Running: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Kyle/Development/Senior Design/DLP-HS-FPGA2RxTest/RxTest/packet_cntl_tb_isim_beh.exe -prj C:/Users/Kyle/Development/Senior Design/DLP-HS-FPGA2RxTest/RxTest/packet_cntl_tb_beh.prj work.packet_cntl_tb 
ISim O.87xd (signature 0xc3576ebc)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Kyle/Development/Senior Design/DLP-HS-FPGA2RxTest/RxTest/packet_cntl.vhd" into library work
Parsing VHDL file "C:/Users/Kyle/Development/Senior Design/DLP-HS-FPGA2RxTest/RxTest/packet_cntl_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity packet_cntl [packet_cntl_default]
Compiling architecture behavior of entity packet_cntl_tb
Time Resolution for simulation is 1ps.
Compiled 6 VHDL Units
Built simulation executable C:/Users/Kyle/Development/Senior Design/DLP-HS-FPGA2RxTest/RxTest/packet_cntl_tb_isim_beh.exe
Fuse Memory Usage: 34488 KB
Fuse CPU Usage: 452 ms
