// Seed: 421466542
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  id_5(
      id_2, id_1 * id_1
  );
  assign id_4 = id_3;
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    output tri0 id_2,
    output tri id_3,
    output tri id_4,
    input uwire id_5,
    input uwire id_6,
    input wire id_7,
    output tri0 id_8,
    inout supply1 id_9,
    input supply0 id_10
    , id_14,
    output supply1 id_11,
    output tri0 id_12
);
  wire id_15;
  module_0(
      id_14, id_15, id_15, id_14
  );
endmodule
