enum SignalType {
    output   = 0;
    input    = 1;
    bidir    = 2;
    tri      = 3;
    clk      = 4;
    rst      = 5;
    wire     = 6;
    blank    = 7;
};

property signal_type {
    type = SignalType;
    component = signal;
};

property master {
    type = boolean;
    component = addrmap;
};

property subsystem {
    type = boolean;
    component = addrmap;
};

property interconnect {
    type = boolean;
    component = addrmap;
};

property bus {
    type = boolean;
    component = addrmap;
};


// desc = "Slave select signal, should not be shared between slaves";
property ss {
    type = boolean;
    component = addrmap;
};

property interconnect_name {
    type = string;
    component = addrmap;
};

property mosi {
    type = boolean;
    component = signal;
};

property miso {
    type = boolean;
    component = signal;
};

signal  clk { 
    signalwidth=1; 
    desc = "Input clock";
    signal_type = SignalType::clk;
    };

signal rstn { 
    signalwidth=1; 
    desc = "Input reset, active low";
    activelow = true;
    signal_type = SignalType::rst;
    };

struct base_bus{
    string name;
    longint unsigned ADDR_WIDTH;
    longint unsigned DATA_WIDTH;
};

property bus_inst{
    component = addrmap;
    type = base_bus;
};
