// This file was generated by the create_regs script
#define VPU_ARB_CTRL_BASE                                        0x7ee04000
#define VPU_ARB_CTRL_UC                                          HW_REGISTER_RW( 0x7ee04000 ) 
   #define VPU_ARB_CTRL_UC_MASK                                  0x0000ffff
   #define VPU_ARB_CTRL_UC_WIDTH                                 16
   #define VPU_ARB_CTRL_UC_RESET                                 0000000000
      #define VPU_ARB_CTRL_UC_CHANNEL_INIBIT_BITS                15:8
      #define VPU_ARB_CTRL_UC_CHANNEL_INIBIT_SET                 0x0000ff00
      #define VPU_ARB_CTRL_UC_CHANNEL_INIBIT_CLR                 0xffff00ff
      #define VPU_ARB_CTRL_UC_CHANNEL_INIBIT_MSB                 15
      #define VPU_ARB_CTRL_UC_CHANNEL_INIBIT_LSB                 8
      #define VPU_ARB_CTRL_UC_CHANNEL_INIBIT_RESET               0x0
      #define VPU_ARB_CTRL_UC_ALGORITHM_BITS                     7:6
      #define VPU_ARB_CTRL_UC_ALGORITHM_SET                      0x000000c0
      #define VPU_ARB_CTRL_UC_ALGORITHM_CLR                      0xffffff3f
      #define VPU_ARB_CTRL_UC_ALGORITHM_MSB                      7
      #define VPU_ARB_CTRL_UC_ALGORITHM_LSB                      6
      #define VPU_ARB_CTRL_UC_ALGORITHM_RESET                    0x0
      #define VPU_ARB_CTRL_UC_THRESHOLD_BITS                     5:4
      #define VPU_ARB_CTRL_UC_THRESHOLD_SET                      0x00000030
      #define VPU_ARB_CTRL_UC_THRESHOLD_CLR                      0xffffffcf
      #define VPU_ARB_CTRL_UC_THRESHOLD_MSB                      5
      #define VPU_ARB_CTRL_UC_THRESHOLD_LSB                      4
      #define VPU_ARB_CTRL_UC_THRESHOLD_RESET                    0x0
      #define VPU_ARB_CTRL_UC_DELAY_BITS                         3:2
      #define VPU_ARB_CTRL_UC_DELAY_SET                          0x0000000c
      #define VPU_ARB_CTRL_UC_DELAY_CLR                          0xfffffff3
      #define VPU_ARB_CTRL_UC_DELAY_MSB                          3
      #define VPU_ARB_CTRL_UC_DELAY_LSB                          2
      #define VPU_ARB_CTRL_UC_DELAY_RESET                        0x0
      #define VPU_ARB_CTRL_UC_LIMIT_BITS                         1:0
      #define VPU_ARB_CTRL_UC_LIMIT_SET                          0x00000003
      #define VPU_ARB_CTRL_UC_LIMIT_CLR                          0xfffffffc
      #define VPU_ARB_CTRL_UC_LIMIT_MSB                          1
      #define VPU_ARB_CTRL_UC_LIMIT_LSB                          0
      #define VPU_ARB_CTRL_UC_LIMIT_RESET                        0x0
#define VPU_ARB_CTRL_L2                                          HW_REGISTER_RW( 0x7ee04004 ) 
   #define VPU_ARB_CTRL_L2_MASK                                  0x0000ffff
   #define VPU_ARB_CTRL_L2_WIDTH                                 16
   #define VPU_ARB_CTRL_L2_RESET                                 0000000000
      #define VPU_ARB_CTRL_L2_CHANNEL_INIBIT_BITS                15:8
      #define VPU_ARB_CTRL_L2_CHANNEL_INIBIT_SET                 0x0000ff00
      #define VPU_ARB_CTRL_L2_CHANNEL_INIBIT_CLR                 0xffff00ff
      #define VPU_ARB_CTRL_L2_CHANNEL_INIBIT_MSB                 15
      #define VPU_ARB_CTRL_L2_CHANNEL_INIBIT_LSB                 8
      #define VPU_ARB_CTRL_L2_CHANNEL_INIBIT_RESET               0x0
      #define VPU_ARB_CTRL_L2_ALGORITHM_BITS                     7:6
      #define VPU_ARB_CTRL_L2_ALGORITHM_SET                      0x000000c0
      #define VPU_ARB_CTRL_L2_ALGORITHM_CLR                      0xffffff3f
      #define VPU_ARB_CTRL_L2_ALGORITHM_MSB                      7
      #define VPU_ARB_CTRL_L2_ALGORITHM_LSB                      6
      #define VPU_ARB_CTRL_L2_ALGORITHM_RESET                    0x0
      #define VPU_ARB_CTRL_L2_THRESHOLD_BITS                     5:4
      #define VPU_ARB_CTRL_L2_THRESHOLD_SET                      0x00000030
      #define VPU_ARB_CTRL_L2_THRESHOLD_CLR                      0xffffffcf
      #define VPU_ARB_CTRL_L2_THRESHOLD_MSB                      5
      #define VPU_ARB_CTRL_L2_THRESHOLD_LSB                      4
      #define VPU_ARB_CTRL_L2_THRESHOLD_RESET                    0x0
      #define VPU_ARB_CTRL_L2_DELAY_BITS                         3:2
      #define VPU_ARB_CTRL_L2_DELAY_SET                          0x0000000c
      #define VPU_ARB_CTRL_L2_DELAY_CLR                          0xfffffff3
      #define VPU_ARB_CTRL_L2_DELAY_MSB                          3
      #define VPU_ARB_CTRL_L2_DELAY_LSB                          2
      #define VPU_ARB_CTRL_L2_DELAY_RESET                        0x0
      #define VPU_ARB_CTRL_L2_LIMIT_BITS                         1:0
      #define VPU_ARB_CTRL_L2_LIMIT_SET                          0x00000003
      #define VPU_ARB_CTRL_L2_LIMIT_CLR                          0xfffffffc
      #define VPU_ARB_CTRL_L2_LIMIT_MSB                          1
      #define VPU_ARB_CTRL_L2_LIMIT_LSB                          0
      #define VPU_ARB_CTRL_L2_LIMIT_RESET                        0x0
