Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: cpu.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "cpu.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "cpu"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : cpu
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Xilinx_proj/cpu_v0.2/ipcore_dir/reg_file_dpram.vhd" in Library work.
Architecture reg_file_dpram_a of Entity reg_file_dpram is up to date.
Compiling vhdl file "C:/Xilinx_proj/cpu_v0.2/mux4x2.vhd" in Library work.
Architecture behavioral of Entity mux4x2 is up to date.
Compiling vhdl file "C:/Xilinx_proj/cpu_v0.2/ALU.vhd" in Library work.
Architecture behavioral of Entity alu is up to date.
Compiling vhdl file "C:/Xilinx_proj/cpu_v0.2/mux16x2.vhd" in Library work.
Architecture behavioral of Entity mux16x2 is up to date.
Compiling vhdl file "C:/Xilinx_proj/cpu_v0.2/ipcore_dir/IROM.vhd" in Library work.
Architecture irom_a of Entity irom is up to date.
Compiling vhdl file "C:/Xilinx_proj/cpu_v0.2/ipcore_dir/RAM.vhd" in Library work.
Architecture ram_a of Entity ram is up to date.
Compiling vhdl file "C:/Xilinx_proj/cpu_v0.2/PCR.vhd" in Library work.
Architecture behavioral of Entity pcr is up to date.
Compiling vhdl file "C:/Xilinx_proj/cpu_v0.2/CU.vhd" in Library work.
Entity <cu> compiled.
Entity <cu> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Xilinx_proj/cpu_v0.2/cpu.vhf" in Library work.
Architecture behavioral of Entity fd16re_mxilinx_cpu is up to date.
Architecture behavioral of Entity reg_file_muser_cpu is up to date.
Architecture behavioral of Entity cpu is up to date.
Compiling vhdl file "C:/Xilinx_proj/cpu_v0.2/reg_file.vhf" in Library work.
Architecture behavioral of Entity reg_file is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <cpu> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <reg_file_MUSER_cpu> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ALU> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux16x2> in library <work> (architecture <behavioral>) with generics.
	WIDTH = 16

Analyzing hierarchy for entity <FD16RE_MXILINX_cpu> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PCR> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CU> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux4x2> in library <work> (architecture <behavioral>) with generics.
	WIDTH = 4


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <cpu> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_22_0" for instance <XLXI_22> in unit <cpu>.
WARNING:Xst:2211 - "C:/Xilinx_proj/cpu_v0.2/cpu.vhf" line 381: Instantiating black box module <IROM>.
WARNING:Xst:2211 - "C:/Xilinx_proj/cpu_v0.2/cpu.vhf" line 386: Instantiating black box module <RAM>.
Entity <cpu> analyzed. Unit <cpu> generated.

Analyzing Entity <reg_file_MUSER_cpu> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "C:/Xilinx_proj/cpu_v0.2/cpu.vhf" line 213: Instantiating black box module <reg_file_dpram>.
Entity <reg_file_MUSER_cpu> analyzed. Unit <reg_file_MUSER_cpu> generated.

Analyzing generic Entity <mux4x2> in library <work> (Architecture <behavioral>).
	WIDTH = 4
Entity <mux4x2> analyzed. Unit <mux4x2> generated.

Analyzing Entity <ALU> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Xilinx_proj/cpu_v0.2/ALU.vhd" line 21: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <A>, <B>
Entity <ALU> analyzed. Unit <ALU> generated.

Analyzing generic Entity <mux16x2> in library <work> (Architecture <behavioral>).
	WIDTH = 16
Entity <mux16x2> analyzed. Unit <mux16x2> generated.

Analyzing Entity <FD16RE_MXILINX_cpu> in library <work> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <FD16RE_MXILINX_cpu>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <FD16RE_MXILINX_cpu>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <FD16RE_MXILINX_cpu>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <FD16RE_MXILINX_cpu>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <FD16RE_MXILINX_cpu>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <FD16RE_MXILINX_cpu>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <FD16RE_MXILINX_cpu>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <FD16RE_MXILINX_cpu>.
    Set user-defined property "INIT =  0" for instance <I_Q8> in unit <FD16RE_MXILINX_cpu>.
    Set user-defined property "INIT =  0" for instance <I_Q9> in unit <FD16RE_MXILINX_cpu>.
    Set user-defined property "INIT =  0" for instance <I_Q10> in unit <FD16RE_MXILINX_cpu>.
    Set user-defined property "INIT =  0" for instance <I_Q11> in unit <FD16RE_MXILINX_cpu>.
    Set user-defined property "INIT =  0" for instance <I_Q12> in unit <FD16RE_MXILINX_cpu>.
    Set user-defined property "INIT =  0" for instance <I_Q13> in unit <FD16RE_MXILINX_cpu>.
    Set user-defined property "INIT =  0" for instance <I_Q14> in unit <FD16RE_MXILINX_cpu>.
    Set user-defined property "INIT =  0" for instance <I_Q15> in unit <FD16RE_MXILINX_cpu>.
Entity <FD16RE_MXILINX_cpu> analyzed. Unit <FD16RE_MXILINX_cpu> generated.

Analyzing Entity <PCR> in library <work> (Architecture <behavioral>).
Entity <PCR> analyzed. Unit <PCR> generated.

Analyzing Entity <CU> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Xilinx_proj/cpu_v0.2/CU.vhd" line 105: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <sn>, <s_li>, <s_lw>, <s_sw>, <s_j>, <s_je>, <s_ori>, <s_andi>, <s_sub>, <s_add>
Entity <CU> analyzed. Unit <CU> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ALU>.
    Related source file is "C:/Xilinx_proj/cpu_v0.2/ALU.vhd".
    Found 16-bit addsub for signal <R$addsub0000>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <ALU> synthesized.


Synthesizing Unit <mux16x2>.
    Related source file is "C:/Xilinx_proj/cpu_v0.2/mux16x2.vhd".
Unit <mux16x2> synthesized.


Synthesizing Unit <PCR>.
    Related source file is "C:/Xilinx_proj/cpu_v0.2/PCR.vhd".
    Found 16-bit up counter for signal <pcc>.
    Summary:
	inferred   1 Counter(s).
Unit <PCR> synthesized.


Synthesizing Unit <CU>.
    Related source file is "C:/Xilinx_proj/cpu_v0.2/CU.vhd".
WARNING:Xst:647 - Input <Z_FLAG> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IR<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <sn<15:7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sn<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <s_nop> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-of-16 decoder for signal <sn>.
    Found 4-bit up counter for signal <stage>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Decoder(s).
Unit <CU> synthesized.


Synthesizing Unit <mux4x2>.
    Related source file is "C:/Xilinx_proj/cpu_v0.2/mux4x2.vhd".
Unit <mux4x2> synthesized.


Synthesizing Unit <reg_file_MUSER_cpu>.
    Related source file is "C:/Xilinx_proj/cpu_v0.2/cpu.vhf".
WARNING:Xst:653 - Signal <XLXI_1_dina_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
Unit <reg_file_MUSER_cpu> synthesized.


Synthesizing Unit <FD16RE_MXILINX_cpu>.
    Related source file is "C:/Xilinx_proj/cpu_v0.2/cpu.vhf".
Unit <FD16RE_MXILINX_cpu> synthesized.


Synthesizing Unit <cpu>.
    Related source file is "C:/Xilinx_proj/cpu_v0.2/cpu.vhf".
WARNING:Xst:646 - Signal <PC<15:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <cpu> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 16-bit addsub                                         : 1
# Counters                                             : 2
 16-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Decoders                                             : 1
 1-of-16 decoder                                       : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/IROM.ngc>.
Reading core <ipcore_dir/RAM.ngc>.
Reading core <ipcore_dir/reg_file_dpram.ngc>.
Loading core <IROM> for timing and area information for instance <XLXI_40>.
Loading core <RAM> for timing and area information for instance <XLXI_41>.
Loading core <reg_file_dpram> for timing and area information for instance <XLXI_1>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 16-bit addsub                                         : 1
# Counters                                             : 2
 16-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 16
 Flip-Flops                                            : 16
# Decoders                                             : 1
 1-of-16 decoder                                       : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <XLXI_42/pcc_8> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <XLXI_42/pcc_9> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <XLXI_42/pcc_10> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <XLXI_42/pcc_11> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <XLXI_42/pcc_12> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <XLXI_42/pcc_13> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <XLXI_42/pcc_14> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <XLXI_42/pcc_15> of sequential type is unconnected in block <cpu>.

Optimizing unit <cpu> ...

Optimizing unit <ALU> ...

Optimizing unit <CU> ...

Optimizing unit <FD16RE_MXILINX_cpu> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cpu, actual ratio is 1.
FlipFlop XLXI_45/stage_2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 29
 Flip-Flops                                            : 29

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : cpu.ngr
Top Level Output File Name         : cpu
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 3

Cell Usage :
# BELS                             : 197
#      BUF                         : 1
#      GND                         : 4
#      INV                         : 2
#      LUT2                        : 3
#      LUT2_L                      : 16
#      LUT3                        : 19
#      LUT3_D                      : 2
#      LUT4                        : 86
#      LUT4_D                      : 8
#      LUT4_L                      : 5
#      MUXCY                       : 22
#      MUXF5                       : 2
#      VCC                         : 3
#      XORCY                       : 24
# FlipFlops/Latches                : 29
#      FDR                         : 5
#      FDRE                        : 24
# RAMS                             : 3
#      RAMB16_S36_S36              : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 2
#      IBUF                        : 1
#      OBUF                        : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                       80  out of   4656     1%  
 Number of Slice Flip Flops:             29  out of   9312     0%  
 Number of 4 input LUTs:                141  out of   9312     1%  
 Number of IOs:                           3
 Number of bonded IOBs:                   3  out of    232     1%  
 Number of BRAMs:                         3  out of     20    15%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK_50                             | BUFGP                  | 32    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 11.952ns (Maximum Frequency: 83.670MHz)
   Minimum input arrival time before clock: 4.152ns
   Maximum output required time after clock: 9.032ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_50'
  Clock period: 11.952ns (frequency: 83.670MHz)
  Total number of paths / destination ports: 3424 / 133
-------------------------------------------------------------------------
Delay:               5.976ns (Levels of Logic = 5)
  Source:            XLXI_45/stage_3 (FF)
  Destination:       XLXI_1/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram (RAM)
  Source Clock:      CLK_50 falling
  Destination Clock: CLK_50 rising

  Data Path: XLXI_45/stage_3 to XLXI_1/XLXI_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.514   0.673  XLXI_45/stage_3 (XLXI_45/stage_3)
     LUT3_D:I2->O          4   0.612   0.502  XLXI_45/RegWR211 (XLXI_45/N13)
     LUT4_D:I3->O         15   0.612   0.867  XLXI_45/ResSrc_1 (XLXI_45/ResSrc)
     LUT4:I3->O            1   0.612   0.387  XLXI_44/o<0>29 (XLXI_44/o<0>29)
     LUT4:I2->O            1   0.612   0.357  XLXI_44/o<0>67 (WD3O<0>)
     begin scope: 'XLXI_1/XLXI_1'
     RAMB16_S36_S36:DIB0        0.227          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram
    ----------------------------------------
    Total                      5.976ns (3.189ns logic, 2.787ns route)
                                       (53.4% logic, 46.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK_50'
  Total number of paths / destination ports: 29 / 29
-------------------------------------------------------------------------
Offset:              4.152ns (Levels of Logic = 2)
  Source:            RST (PAD)
  Destination:       XLXI_45/stage_3 (FF)
  Destination Clock: CLK_50 falling

  Data Path: RST to XLXI_45/stage_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            25   1.106   1.101  RST_IBUF (RST_IBUF)
     LUT4:I2->O            5   0.612   0.538  XLXI_45/stage_or000079 (XLXI_45/stage_or0000)
     FDR:R                     0.795          XLXI_45/stage_0
    ----------------------------------------
    Total                      4.152ns (2.513ns logic, 1.639ns route)
                                       (60.5% logic, 39.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK_50'
  Total number of paths / destination ports: 17 / 1
-------------------------------------------------------------------------
Offset:              9.032ns (Levels of Logic = 7)
  Source:            XLXI_22/I_Q12 (FF)
  Destination:       PCXX (PAD)
  Source Clock:      CLK_50 rising

  Data Path: XLXI_22/I_Q12 to PCXX
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            14   0.514   0.919  I_Q12 (Q<12>)
     end scope: 'XLXI_22'
     LUT2:I1->O            1   0.612   0.426  XLXI_45/RegWR318_SW0 (N30)
     LUT4:I1->O            5   0.612   0.541  XLXI_45/RegWR342_SW0 (N22)
     LUT4:I3->O            1   0.612   0.000  XLXI_45/RegWR1_G (N45)
     MUXF5:I1->O           2   0.278   0.380  XLXI_45/RegWR1 (RegWR)
     BUF:I->O              1   0.612   0.357  XLXI_61 (PCXX_OBUF)
     OBUF:I->O                 3.169          PCXX_OBUF (PCXX)
    ----------------------------------------
    Total                      9.032ns (6.409ns logic, 2.623ns route)
                                       (71.0% logic, 29.0% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.05 secs
 
--> 

Total memory usage is 162248 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   20 (   0 filtered)
Number of infos    :    1 (   0 filtered)

