{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1492816466750 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1492816466751 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 21 20:14:26 2017 " "Processing started: Fri Apr 21 20:14:26 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1492816466751 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1492816466751 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ex3a -c CLAParcial8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ex3a -c CLAParcial8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1492816466751 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1492816466943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fullAdder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fullAdder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdder-Behavior " "Found design unit 1: fullAdder-Behavior" {  } { { "fullAdder.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 3a/fullAdder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492816467364 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "fullAdder.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 3a/fullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492816467364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492816467364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CLA4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CLA4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLA4-Behavior " "Found design unit 1: CLA4-Behavior" {  } { { "CLA4.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 3a/CLA4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492816467365 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLA4 " "Found entity 1: CLA4" {  } { { "CLA4.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 3a/CLA4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492816467365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492816467365 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../ex 2a/CLAParcial8.vhd " "Can't analyze file -- file ../ex 2a/CLAParcial8.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1492816467365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CLAParcial8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CLAParcial8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLAParcial8-Behavior " "Found design unit 1: CLAParcial8-Behavior" {  } { { "CLAParcial8.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 3a/CLAParcial8.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492816467366 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLAParcial8 " "Found entity 1: CLAParcial8" {  } { { "CLAParcial8.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 3a/CLAParcial8.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492816467366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492816467366 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CLAParcial8 " "Elaborating entity \"CLAParcial8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1492816467417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA4 CLA4:cla1 " "Elaborating entity \"CLA4\" for hierarchy \"CLA4:cla1\"" {  } { { "CLAParcial8.vhd" "cla1" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 3a/CLAParcial8.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492816467430 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ignored_cout CLA4.vhd(19) " "Verilog HDL or VHDL warning at CLA4.vhd(19): object \"ignored_cout\" assigned a value but never read" {  } { { "CLA4.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 3a/CLA4.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1492816467431 "|CLAParcial8|CLA4:cla1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder CLA4:cla1\|fullAdder:fa0 " "Elaborating entity \"fullAdder\" for hierarchy \"CLA4:cla1\|fullAdder:fa0\"" {  } { { "CLA4.vhd" "fa0" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 3a/CLA4.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492816467435 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1492816467795 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492816467795 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "47 " "Implemented 47 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1492816467839 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1492816467839 ""} { "Info" "ICUT_CUT_TM_LCELLS" "21 " "Implemented 21 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1492816467839 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1492816467839 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "363 " "Peak virtual memory: 363 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1492816467848 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 21 20:14:27 2017 " "Processing ended: Fri Apr 21 20:14:27 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1492816467848 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1492816467848 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1492816467848 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1492816467848 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1492816469195 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1492816469196 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 21 20:14:28 2017 " "Processing started: Fri Apr 21 20:14:28 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1492816469196 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1492816469196 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ex3a -c CLAParcial8 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ex3a -c CLAParcial8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1492816469196 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1492816469219 ""}
{ "Info" "0" "" "Project  = ex3a" {  } {  } 0 0 "Project  = ex3a" 0 0 "Fitter" 0 0 1492816469220 ""}
{ "Info" "0" "" "Revision = CLAParcial8" {  } {  } 0 0 "Revision = CLAParcial8" 0 0 "Fitter" 0 0 1492816469220 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1492816469286 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CLAParcial8 EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"CLAParcial8\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1492816469289 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1492816469306 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1492816469307 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1492816469452 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1492816469461 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1492816469797 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1492816469797 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1492816469797 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1492816469797 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "/home/altera13sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/altera13sp1/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/home/altera13sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/altera13sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 3a/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1492816469803 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "/home/altera13sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/altera13sp1/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/home/altera13sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/altera13sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 3a/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1492816469803 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "/home/altera13sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/altera13sp1/quartus/linux/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "/home/altera13sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/altera13sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 3a/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1492816469803 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1492816469803 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "26 26 " "No exact pin location assignment(s) for 26 pins of 26 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cout " "Pin cout not assigned to an exact location on the device" {  } { { "/home/altera13sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/altera13sp1/quartus/linux/pin_planner.ppl" { cout } } } { "CLAParcial8.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 3a/CLAParcial8.vhd" 10 0 0 } } { "/home/altera13sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/altera13sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { cout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 3a/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1492816469841 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[0\] " "Pin F\[0\] not assigned to an exact location on the device" {  } { { "/home/altera13sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/altera13sp1/quartus/linux/pin_planner.ppl" { F[0] } } } { "CLAParcial8.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 3a/CLAParcial8.vhd" 11 0 0 } } { "/home/altera13sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/altera13sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { F[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 3a/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1492816469841 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[1\] " "Pin F\[1\] not assigned to an exact location on the device" {  } { { "/home/altera13sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/altera13sp1/quartus/linux/pin_planner.ppl" { F[1] } } } { "CLAParcial8.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 3a/CLAParcial8.vhd" 11 0 0 } } { "/home/altera13sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/altera13sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { F[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 3a/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1492816469841 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[2\] " "Pin F\[2\] not assigned to an exact location on the device" {  } { { "/home/altera13sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/altera13sp1/quartus/linux/pin_planner.ppl" { F[2] } } } { "CLAParcial8.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 3a/CLAParcial8.vhd" 11 0 0 } } { "/home/altera13sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/altera13sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { F[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 3a/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1492816469841 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[3\] " "Pin F\[3\] not assigned to an exact location on the device" {  } { { "/home/altera13sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/altera13sp1/quartus/linux/pin_planner.ppl" { F[3] } } } { "CLAParcial8.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 3a/CLAParcial8.vhd" 11 0 0 } } { "/home/altera13sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/altera13sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { F[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 3a/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1492816469841 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[4\] " "Pin F\[4\] not assigned to an exact location on the device" {  } { { "/home/altera13sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/altera13sp1/quartus/linux/pin_planner.ppl" { F[4] } } } { "CLAParcial8.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 3a/CLAParcial8.vhd" 11 0 0 } } { "/home/altera13sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/altera13sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { F[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 3a/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1492816469841 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[5\] " "Pin F\[5\] not assigned to an exact location on the device" {  } { { "/home/altera13sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/altera13sp1/quartus/linux/pin_planner.ppl" { F[5] } } } { "CLAParcial8.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 3a/CLAParcial8.vhd" 11 0 0 } } { "/home/altera13sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/altera13sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { F[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 3a/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1492816469841 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[6\] " "Pin F\[6\] not assigned to an exact location on the device" {  } { { "/home/altera13sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/altera13sp1/quartus/linux/pin_planner.ppl" { F[6] } } } { "CLAParcial8.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 3a/CLAParcial8.vhd" 11 0 0 } } { "/home/altera13sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/altera13sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { F[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 3a/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1492816469841 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[7\] " "Pin F\[7\] not assigned to an exact location on the device" {  } { { "/home/altera13sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/altera13sp1/quartus/linux/pin_planner.ppl" { F[7] } } } { "CLAParcial8.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 3a/CLAParcial8.vhd" 11 0 0 } } { "/home/altera13sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/altera13sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { F[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 3a/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1492816469841 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X\[6\] " "Pin X\[6\] not assigned to an exact location on the device" {  } { { "/home/altera13sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/altera13sp1/quartus/linux/pin_planner.ppl" { X[6] } } } { "CLAParcial8.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 3a/CLAParcial8.vhd" 7 0 0 } } { "/home/altera13sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/altera13sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { X[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 3a/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1492816469841 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[6\] " "Pin Y\[6\] not assigned to an exact location on the device" {  } { { "/home/altera13sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/altera13sp1/quartus/linux/pin_planner.ppl" { Y[6] } } } { "CLAParcial8.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 3a/CLAParcial8.vhd" 8 0 0 } } { "/home/altera13sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/altera13sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Y[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 3a/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1492816469841 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X\[4\] " "Pin X\[4\] not assigned to an exact location on the device" {  } { { "/home/altera13sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/altera13sp1/quartus/linux/pin_planner.ppl" { X[4] } } } { "CLAParcial8.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 3a/CLAParcial8.vhd" 7 0 0 } } { "/home/altera13sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/altera13sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { X[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 3a/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1492816469841 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[4\] " "Pin Y\[4\] not assigned to an exact location on the device" {  } { { "/home/altera13sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/altera13sp1/quartus/linux/pin_planner.ppl" { Y[4] } } } { "CLAParcial8.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 3a/CLAParcial8.vhd" 8 0 0 } } { "/home/altera13sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/altera13sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Y[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 3a/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1492816469841 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X\[2\] " "Pin X\[2\] not assigned to an exact location on the device" {  } { { "/home/altera13sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/altera13sp1/quartus/linux/pin_planner.ppl" { X[2] } } } { "CLAParcial8.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 3a/CLAParcial8.vhd" 7 0 0 } } { "/home/altera13sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/altera13sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { X[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 3a/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1492816469841 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[2\] " "Pin Y\[2\] not assigned to an exact location on the device" {  } { { "/home/altera13sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/altera13sp1/quartus/linux/pin_planner.ppl" { Y[2] } } } { "CLAParcial8.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 3a/CLAParcial8.vhd" 8 0 0 } } { "/home/altera13sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/altera13sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Y[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 3a/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1492816469841 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X\[1\] " "Pin X\[1\] not assigned to an exact location on the device" {  } { { "/home/altera13sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/altera13sp1/quartus/linux/pin_planner.ppl" { X[1] } } } { "CLAParcial8.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 3a/CLAParcial8.vhd" 7 0 0 } } { "/home/altera13sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/altera13sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { X[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 3a/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1492816469841 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[1\] " "Pin Y\[1\] not assigned to an exact location on the device" {  } { { "/home/altera13sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/altera13sp1/quartus/linux/pin_planner.ppl" { Y[1] } } } { "CLAParcial8.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 3a/CLAParcial8.vhd" 8 0 0 } } { "/home/altera13sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/altera13sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Y[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 3a/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1492816469841 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X\[0\] " "Pin X\[0\] not assigned to an exact location on the device" {  } { { "/home/altera13sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/altera13sp1/quartus/linux/pin_planner.ppl" { X[0] } } } { "CLAParcial8.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 3a/CLAParcial8.vhd" 7 0 0 } } { "/home/altera13sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/altera13sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { X[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 3a/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1492816469841 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[0\] " "Pin Y\[0\] not assigned to an exact location on the device" {  } { { "/home/altera13sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/altera13sp1/quartus/linux/pin_planner.ppl" { Y[0] } } } { "CLAParcial8.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 3a/CLAParcial8.vhd" 8 0 0 } } { "/home/altera13sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/altera13sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Y[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 3a/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1492816469841 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cin " "Pin cin not assigned to an exact location on the device" {  } { { "/home/altera13sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/altera13sp1/quartus/linux/pin_planner.ppl" { cin } } } { "CLAParcial8.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 3a/CLAParcial8.vhd" 9 0 0 } } { "/home/altera13sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/altera13sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { cin } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 3a/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1492816469841 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X\[3\] " "Pin X\[3\] not assigned to an exact location on the device" {  } { { "/home/altera13sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/altera13sp1/quartus/linux/pin_planner.ppl" { X[3] } } } { "CLAParcial8.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 3a/CLAParcial8.vhd" 7 0 0 } } { "/home/altera13sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/altera13sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { X[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 3a/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1492816469841 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[3\] " "Pin Y\[3\] not assigned to an exact location on the device" {  } { { "/home/altera13sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/altera13sp1/quartus/linux/pin_planner.ppl" { Y[3] } } } { "CLAParcial8.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 3a/CLAParcial8.vhd" 8 0 0 } } { "/home/altera13sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/altera13sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Y[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 3a/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1492816469841 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X\[5\] " "Pin X\[5\] not assigned to an exact location on the device" {  } { { "/home/altera13sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/altera13sp1/quartus/linux/pin_planner.ppl" { X[5] } } } { "CLAParcial8.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 3a/CLAParcial8.vhd" 7 0 0 } } { "/home/altera13sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/altera13sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { X[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 3a/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1492816469841 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[5\] " "Pin Y\[5\] not assigned to an exact location on the device" {  } { { "/home/altera13sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/altera13sp1/quartus/linux/pin_planner.ppl" { Y[5] } } } { "CLAParcial8.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 3a/CLAParcial8.vhd" 8 0 0 } } { "/home/altera13sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/altera13sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Y[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 3a/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1492816469841 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X\[7\] " "Pin X\[7\] not assigned to an exact location on the device" {  } { { "/home/altera13sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/altera13sp1/quartus/linux/pin_planner.ppl" { X[7] } } } { "CLAParcial8.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 3a/CLAParcial8.vhd" 7 0 0 } } { "/home/altera13sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/altera13sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { X[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 3a/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1492816469841 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[7\] " "Pin Y\[7\] not assigned to an exact location on the device" {  } { { "/home/altera13sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/altera13sp1/quartus/linux/pin_planner.ppl" { Y[7] } } } { "CLAParcial8.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 3a/CLAParcial8.vhd" 8 0 0 } } { "/home/altera13sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/altera13sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Y[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 3a/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1492816469841 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1492816469841 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CLAParcial8.sdc " "Synopsys Design Constraints File file not found: 'CLAParcial8.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1492816469931 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1492816469931 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1492816469932 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1492816469933 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1492816469934 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1492816469937 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1492816469937 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1492816469937 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1492816469939 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1492816469939 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1492816469939 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1492816469939 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1492816469939 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1492816469939 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1492816469940 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1492816469940 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "26 unused 3.3V 17 9 0 " "Number of I/O pins in group: 26 (unused VREF, 3.3V VCCIO, 17 input, 9 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1492816469941 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1492816469941 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1492816469941 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 41 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1492816469943 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1492816469943 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1492816469943 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1492816469943 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1492816469943 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1492816469943 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1492816469943 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1492816469943 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1492816469943 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1492816469943 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1492816469952 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1492816470738 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1492816471140 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1492816471148 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1492816471284 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1492816471285 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1492816471327 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X38_Y14 X50_Y27 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X38_Y14 to location X50_Y27" {  } { { "loc" "" { Generic "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 3a/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X38_Y14 to location X50_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X38_Y14 to location X50_Y27"} 38 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1492816471870 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1492816471870 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1492816471921 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1492816471923 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1492816471923 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1492816471923 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.13 " "Total time spent on timing analysis during the Fitter is 0.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1492816471930 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1492816471934 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "9 " "Found 9 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cout 0 " "Pin \"cout\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492816471936 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F\[0\] 0 " "Pin \"F\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492816471936 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F\[1\] 0 " "Pin \"F\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492816471936 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F\[2\] 0 " "Pin \"F\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492816471936 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F\[3\] 0 " "Pin \"F\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492816471936 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F\[4\] 0 " "Pin \"F\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492816471936 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F\[5\] 0 " "Pin \"F\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492816471936 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F\[6\] 0 " "Pin \"F\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492816471936 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F\[7\] 0 " "Pin \"F\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492816471936 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1492816471936 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1492816472018 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1492816472027 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1492816472101 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1492816472334 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1492816472353 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 3a/output_files/CLAParcial8.fit.smsg " "Generated suppressed messages file /home/ec2015/ra177012/Documents/MC613/lab 6/ex 3a/output_files/CLAParcial8.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1492816472407 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "438 " "Peak virtual memory: 438 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1492816472482 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 21 20:14:32 2017 " "Processing ended: Fri Apr 21 20:14:32 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1492816472482 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1492816472482 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1492816472482 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1492816472482 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1492816473827 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1492816473828 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 21 20:14:33 2017 " "Processing started: Fri Apr 21 20:14:33 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1492816473828 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1492816473828 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ex3a -c CLAParcial8 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ex3a -c CLAParcial8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1492816473828 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1492816474588 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1492816474619 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "339 " "Peak virtual memory: 339 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1492816474947 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 21 20:14:34 2017 " "Processing ended: Fri Apr 21 20:14:34 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1492816474947 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1492816474947 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1492816474947 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1492816474947 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1492816475002 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1492816476082 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1492816476083 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 21 20:14:35 2017 " "Processing started: Fri Apr 21 20:14:35 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1492816476083 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1492816476083 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ex3a -c CLAParcial8 " "Command: quartus_sta ex3a -c CLAParcial8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1492816476084 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1492816476110 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1492816476223 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1492816476242 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1492816476242 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CLAParcial8.sdc " "Synopsys Design Constraints File file not found: 'CLAParcial8.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1492816476290 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1492816476290 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1492816476291 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1492816476291 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1492816476292 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1492816476296 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1492816476297 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1492816476297 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1492816476299 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1492816476299 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1492816476300 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1492816476300 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1492816476300 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1492816476306 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1492816476307 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1492816476315 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1492816476315 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1492816476315 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1492816476316 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1492816476317 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1492816476317 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1492816476318 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1492816476318 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1492816476323 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1492816476336 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1492816476337 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "296 " "Peak virtual memory: 296 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1492816476357 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 21 20:14:36 2017 " "Processing ended: Fri Apr 21 20:14:36 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1492816476357 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1492816476357 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1492816476357 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1492816476357 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1492816479521 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1492816479523 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 21 20:14:39 2017 " "Processing started: Fri Apr 21 20:14:39 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1492816479523 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1492816479523 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ex3a -c CLAParcial8 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ex3a -c CLAParcial8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1492816479523 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "CLAParcial8.vho\", \"CLAParcial8_fast.vho CLAParcial8_vhd.sdo CLAParcial8_vhd_fast.sdo /home/ec2015/ra177012/Documents/MC613/lab 6/ex 3a/simulation/modelsim/ simulation " "Generated files \"CLAParcial8.vho\", \"CLAParcial8_fast.vho\", \"CLAParcial8_vhd.sdo\" and \"CLAParcial8_vhd_fast.sdo\" in directory \"/home/ec2015/ra177012/Documents/MC613/lab 6/ex 3a/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1492816479739 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "318 " "Peak virtual memory: 318 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1492816479766 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 21 20:14:39 2017 " "Processing ended: Fri Apr 21 20:14:39 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1492816479766 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1492816479766 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1492816479766 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1492816479766 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 14 s " "Quartus II Full Compilation was successful. 0 errors, 14 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1492816479818 ""}
