read -sv run_verilog_mid/adder_32b_9_72_0e6abbc4e8d7f14205c36893fc274e9c.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_72_0e6abbc4e8d7f14205c36893fc274e9c_yosys.v
