#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x11c613cc0 .scope package, "$unit" "$unit" 2 1;
 .timescale -9 -12;
S_0x11c614960 .scope module, "wrapper_dispatcher" "wrapper_dispatcher" 3 2;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "thread_count";
    .port_info 3 /INPUT 1 "kernel_start";
    .port_info 4 /INPUT 4 "cu_complete";
    .port_info 5 /OUTPUT 4 "cu_enable";
    .port_info 6 /OUTPUT 4 "cu_reset";
    .port_info 7 /OUTPUT 12 "cu_active_threads";
    .port_info 8 /OUTPUT 1 "kernel_complete";
P_0x11c60f270 .param/l "NUM_CORES" 0 3 3, +C4<00000000000000000000000000000100>;
v0x11c62af90_0 .array/port v0x11c62af90, 0;
L_0x11c62ca30 .functor BUFZ 3, v0x11c62af90_0, C4<000>, C4<000>, C4<000>;
v0x11c62af90_1 .array/port v0x11c62af90, 1;
L_0x11c62caa0 .functor BUFZ 3, v0x11c62af90_1, C4<000>, C4<000>, C4<000>;
v0x11c62af90_2 .array/port v0x11c62af90, 2;
L_0x11c62cb10 .functor BUFZ 3, v0x11c62af90_2, C4<000>, C4<000>, C4<000>;
v0x11c62af90_3 .array/port v0x11c62af90, 3;
L_0x11c62cb80 .functor BUFZ 3, v0x11c62af90_3, C4<000>, C4<000>, C4<000>;
o0x110008100 .functor BUFZ 1, C4<z>; HiZ drive
v0x11c62bb40_0 .net "clk", 0 0, o0x110008100;  0 drivers
v0x11c62bbd0 .array "cu_active_threads", 0 3;
v0x11c62bbd0_0 .net v0x11c62bbd0 0, 2 0, L_0x11c62ca30; 1 drivers
v0x11c62bbd0_1 .net v0x11c62bbd0 1, 2 0, L_0x11c62caa0; 1 drivers
v0x11c62bbd0_2 .net v0x11c62bbd0 2, 2 0, L_0x11c62cb10; 1 drivers
v0x11c62bbd0_3 .net v0x11c62bbd0 3, 2 0, L_0x11c62cb80; 1 drivers
o0x1100082e0 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x11c62bc60_0 .net "cu_complete", 3 0, o0x1100082e0;  0 drivers
v0x11c62bcf0_0 .net "cu_enable", 3 0, L_0x11c62c210;  1 drivers
v0x11c62bda0_0 .net "cu_reset", 3 0, L_0x11c62c2d0;  1 drivers
v0x11c62be70_0 .net "kernel_complete", 0 0, L_0x11c62c610;  1 drivers
o0x1100084c0 .functor BUFZ 1, C4<z>; HiZ drive
v0x11c62bf20_0 .net "kernel_start", 0 0, o0x1100084c0;  0 drivers
o0x1100084f0 .functor BUFZ 1, C4<z>; HiZ drive
v0x11c62bfd0_0 .net "reset", 0 0, o0x1100084f0;  0 drivers
o0x110008520 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x11c62c080_0 .net "thread_count", 4 0, o0x110008520;  0 drivers
S_0x11c615e90 .scope module, "inst_dispatcher" "dispatcher" 3 24, 4 29 0, S_0x11c614960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "thread_count";
    .port_info 3 /INPUT 1 "kernel_start";
    .port_info 4 /INPUT 4 "cu_complete";
    .port_info 5 /OUTPUT 4 "cu_enable";
    .port_info 6 /OUTPUT 4 "cu_reset";
    .port_info 7 /OUTPUT 12 "cu_active_threads";
    .port_info 8 /OUTPUT 1 "kernel_complete";
P_0x11c60e8d0 .param/l "NUM_CORES" 0 4 30, +C4<00000000000000000000000000000100>;
L_0x11c62c210 .functor BUFZ 4, v0x11c62b310_0, C4<0000>, C4<0000>, C4<0000>;
L_0x11c62c2d0 .functor BUFZ 4, v0x11c62b470_0, C4<0000>, C4<0000>, C4<0000>;
L_0x11c62c610 .functor BUFZ 1, v0x11c62b7e0_0, C4<0>, C4<0>, C4<0>;
L_0x11c62c700 .functor BUFZ 3, v0x11c62af90_0, C4<000>, C4<000>, C4<000>;
L_0x11c62c7b0 .functor BUFZ 3, v0x11c62af90_1, C4<000>, C4<000>, C4<000>;
L_0x11c62c8b0 .functor BUFZ 3, v0x11c62af90_2, C4<000>, C4<000>, C4<000>;
L_0x11c62c920 .functor BUFZ 3, v0x11c62af90_3, C4<000>, C4<000>, C4<000>;
v0x11c614730_0 .var "active_cores", 2 0;
v0x11c62aad0_0 .net "active_thread0", 2 0, L_0x11c62c700;  1 drivers
v0x11c62ab70_0 .net "active_thread1", 2 0, L_0x11c62c7b0;  1 drivers
v0x11c62ac00_0 .net "active_thread2", 2 0, L_0x11c62c8b0;  1 drivers
v0x11c62ac90_0 .net "active_thread3", 2 0, L_0x11c62c920;  1 drivers
v0x11c62ad60_0 .net "clk", 0 0, o0x110008100;  alias, 0 drivers
v0x11c62ae00_0 .var "counter", 4 0;
v0x11c62aeb0 .array "cu_active_threads", 0 3;
v0x11c62aeb0_0 .net v0x11c62aeb0 0, 2 0, v0x11c62af90_0; 1 drivers
v0x11c62aeb0_1 .net v0x11c62aeb0 1, 2 0, v0x11c62af90_1; 1 drivers
v0x11c62aeb0_2 .net v0x11c62aeb0 2, 2 0, v0x11c62af90_2; 1 drivers
v0x11c62aeb0_3 .net v0x11c62aeb0 3, 2 0, v0x11c62af90_3; 1 drivers
v0x11c62af90 .array "cu_active_threads_reg", 0 3, 2 0;
v0x11c62b110_0 .net "cu_complete", 3 0, o0x1100082e0;  alias, 0 drivers
v0x11c62b1c0_0 .var "cu_complete_check", 0 0;
v0x11c62b260_0 .net "cu_enable", 3 0, L_0x11c62c210;  alias, 1 drivers
v0x11c62b310_0 .var "cu_enable_reg", 3 0;
v0x11c62b3c0_0 .net "cu_reset", 3 0, L_0x11c62c2d0;  alias, 1 drivers
v0x11c62b470_0 .var "cu_reset_reg", 3 0;
v0x11c62b520_0 .var "initial_reset", 0 0;
v0x11c62b5c0_0 .var/i "j", 31 0;
v0x11c62b750_0 .net "kernel_complete", 0 0, L_0x11c62c610;  alias, 1 drivers
v0x11c62b7e0_0 .var "kernel_complete_reg", 0 0;
v0x11c62b870_0 .net "kernel_start", 0 0, o0x1100084c0;  alias, 0 drivers
v0x11c62b910_0 .net "reset", 0 0, o0x1100084f0;  alias, 0 drivers
v0x11c62b9b0_0 .net "thread_count", 4 0, o0x110008520;  alias, 0 drivers
E_0x11c60ce40 .event posedge, v0x11c62ad60_0;
E_0x11c60d960 .event anyedge, v0x11c62b9b0_0;
    .scope S_0x11c615e90;
T_0 ;
    %wait E_0x11c60d960;
    %load/vec4 v0x11c62b9b0_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %pushi/vec4 4, 0, 32;
    %div;
    %pad/u 3;
    %store/vec4 v0x11c614730_0, 0, 3;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x11c615e90;
T_1 ;
    %wait E_0x11c60ce40;
    %load/vec4 v0x11c62b910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x11c62b310_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x11c62b470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11c62b7e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11c62b5c0_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x11c62b5c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 3;
    %ix/getv/s 3, v0x11c62b5c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11c62af90, 0, 4;
    %load/vec4 v0x11c62b5c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x11c62b5c0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x11c62ae00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11c62b520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11c62b1c0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x11c62b870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x11c62ae00_0, 0;
    %load/vec4 v0x11c62b520_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11c62b520_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11c62b5c0_0, 0, 32;
T_1.8 ;
    %load/vec4 v0x11c62b5c0_0;
    %load/vec4 v0x11c614730_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_1.9, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x11c62b5c0_0;
    %assign/vec4/off/d v0x11c62b470_0, 4, 5;
    %load/vec4 v0x11c62b5c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x11c62b5c0_0, 0, 32;
    %jmp T_1.8;
T_1.9 ;
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11c62b5c0_0, 0, 32;
T_1.10 ;
    %load/vec4 v0x11c62b5c0_0;
    %load/vec4 v0x11c614730_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_1.11, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x11c62b5c0_0;
    %assign/vec4/off/d v0x11c62b470_0, 4, 5;
    %load/vec4 v0x11c62b5c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x11c62b5c0_0, 0, 32;
    %jmp T_1.10;
T_1.11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11c62b5c0_0, 0, 32;
T_1.12 ;
    %load/vec4 v0x11c62b5c0_0;
    %load/vec4 v0x11c614730_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_1.13, 5;
    %load/vec4 v0x11c62b9b0_0;
    %pad/u 32;
    %load/vec4 v0x11c62ae00_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %cmp/u;
    %jmp/0xz  T_1.14, 5;
    %load/vec4 v0x11c62b9b0_0;
    %load/vec4 v0x11c62ae00_0;
    %sub;
    %pad/u 3;
    %ix/getv/s 3, v0x11c62b5c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11c62af90, 0, 4;
    %jmp T_1.15;
T_1.14 ;
    %pushi/vec4 4, 0, 3;
    %ix/getv/s 3, v0x11c62b5c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11c62af90, 0, 4;
    %load/vec4 v0x11c62ae00_0;
    %addi 4, 0, 5;
    %store/vec4 v0x11c62ae00_0, 0, 5;
T_1.15 ;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x11c62b5c0_0;
    %store/vec4 v0x11c62b310_0, 4, 1;
    %load/vec4 v0x11c62b110_0;
    %load/vec4 v0x11c62b5c0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.18, 9;
    %load/vec4 v0x11c62b310_0;
    %load/vec4 v0x11c62b5c0_0;
    %part/s 1;
    %and;
T_1.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.16, 8;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x11c62b5c0_0;
    %store/vec4 v0x11c62b310_0, 4, 1;
T_1.16 ;
    %load/vec4 v0x11c62b5c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x11c62b5c0_0, 0, 32;
    %jmp T_1.12;
T_1.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c62b1c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11c62b5c0_0, 0, 32;
T_1.19 ;
    %load/vec4 v0x11c62b5c0_0;
    %load/vec4 v0x11c614730_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_1.20, 5;
    %load/vec4 v0x11c62b110_0;
    %load/vec4 v0x11c62b5c0_0;
    %part/s 1;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.23, 9;
    %load/vec4 v0x11c62b310_0;
    %load/vec4 v0x11c62b5c0_0;
    %part/s 1;
    %and;
T_1.23;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.21, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c62b1c0_0, 0, 1;
T_1.21 ;
    %load/vec4 v0x11c62b5c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x11c62b5c0_0, 0, 32;
    %jmp T_1.19;
T_1.20 ;
    %load/vec4 v0x11c62b1c0_0;
    %nor/r;
    %assign/vec4 v0x11c62b7e0_0, 0;
T_1.7 ;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x11c614960;
T_2 ;
    %vpi_call/w 3 37 "$dumpfile", "dispatcher_dump.vcd" {0 0 0};
    %vpi_call/w 3 38 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x11c615e90 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/Users/mhui/Documents/proj_hdl/proj_minigpu/wrapper/dispatcher/wrapper_dispatcher.v";
    "./../../src/dispatcher/dispatcher.v";
