int\r\nF_1 ( T_1 )\r\n{\r\nstruct V_1 * V_2 = V_3 -> V_4 . V_5 . V_6 . V_2 ;\r\nunion {\r\nstruct V_7 V_8 ;\r\n} * args = V_9 ;\r\nconst T_2 V_10 = V_11 -> V_12 * 0x800 ;\r\nint V_13 , V_14 ;\r\nF_2 ( V_15 , L_1 , V_16 ) ;\r\nif ( F_3 ( args -> V_8 , 0 , 0 , true ) ) {\r\nF_2 ( V_15 , L_2 ,\r\nargs -> V_8 . V_17 ) ;\r\nif ( V_16 > 0x60 )\r\nreturn - V_18 ;\r\n} else\r\nreturn V_13 ;\r\nif ( V_16 && args -> V_8 . V_9 [ 0 ] ) {\r\nif ( V_11 -> V_19 . type == V_20 ) {\r\nF_4 ( V_2 , 0x61c1e0 + V_10 , 0x8000000d , 0x80000001 ) ;\r\nF_5 (device, 2000 ,\r\nu32 tmp = nvkm_rd32(device, 0x61c1e0 + soff);\r\nif (!(tmp & 0x80000000))\r\nbreak;\r\n) ;\r\n}\r\nfor ( V_14 = 0 ; V_14 < V_16 ; V_14 ++ )\r\nF_6 ( V_2 , 0x61c440 + V_10 , ( V_14 << 8 ) | args -> V_8 . V_9 [ 0 ] ) ;\r\nfor (; V_14 < 0x60 ; V_14 ++ )\r\nF_6 ( V_2 , 0x61c440 + V_10 , ( V_14 << 8 ) ) ;\r\nF_4 ( V_2 , 0x61c448 + V_10 , 0x80000003 , 0x80000003 ) ;\r\n} else {\r\nif ( V_11 -> V_19 . type == V_20 ) {\r\nF_4 ( V_2 , 0x61c1e0 + V_10 , 0x80000001 , 0x80000000 ) ;\r\nF_5 (device, 2000 ,\r\nu32 tmp = nvkm_rd32(device, 0x61c1e0 + soff);\r\nif (!(tmp & 0x80000000))\r\nbreak;\r\n) ;\r\n}\r\nF_4 ( V_2 , 0x61c448 + V_10 , 0x80000003 , 0x80000000 | ! ! V_16 ) ;\r\n}\r\nreturn 0 ;\r\n}
