

================================================================
== Vitis HLS Report for 'readStage'
================================================================
* Date:           Wed Mar  5 03:43:34 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        baseline
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: spartan7
* Target device:  xc7s100-fgga676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.030 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_28_1  |        ?|        ?|        41|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 41


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 41
* Pipeline : 1
  Pipeline-0 : II = 1, D = 41, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.57>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %partialSy, void @empty_5, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %partialSx, void @empty_5, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %partialS, void @empty_5, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %last3, void @empty_5, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %last2, void @empty_5, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %last1, void @empty_5, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %sigmaSquaredDiv1, void @empty_5, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %sigmaDiv1, void @empty_5, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %y2, void @empty_5, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %y1, void @empty_5, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %x2, void @empty_5, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %x1, void @empty_5, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_10, i32 1, i32 1, void @empty_9, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln28 = br void %while.cond" [baseline/fit.cpp:28]   --->   Operation 57 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 58 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i64P128A, i64 %input_r, i32 1" [baseline/fit.cpp:28]   --->   Operation 59 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %tmp, void %while.end, void %_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit" [baseline/fit.cpp:28]   --->   Operation 60 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%input_r_read = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %input_r" [baseline/fit.cpp:29]   --->   Operation 61 'read' 'input_r_read' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%obs_x = trunc i64 %input_r_read" [baseline/fit.cpp:29]   --->   Operation 62 'trunc' 'obs_x' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%obs_y = partselect i12 @_ssdm_op_PartSelect.i12.i64.i32.i32, i64 %input_r_read, i32 16, i32 27" [baseline/fit.cpp:29]   --->   Operation 63 'partselect' 'obs_y' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%obs_sigma = partselect i12 @_ssdm_op_PartSelect.i12.i64.i32.i32, i64 %input_r_read, i32 32, i32 43" [baseline/fit.cpp:29]   --->   Operation 64 'partselect' 'obs_sigma' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%obs_last = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %input_r_read, i32 48, i32 49" [baseline/fit.cpp:29]   --->   Operation 65 'partselect' 'obs_last' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i12 %obs_sigma" [baseline/fit.cpp:36]   --->   Operation 66 'sext' 'sext_ln36' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 67 [38/38] (3.57ns)   --->   "%sigmaInv = sdiv i34 4294967296, i34 %sext_ln36" [baseline/fit.cpp:36]   --->   Operation 67 'sdiv' 'sigmaInv' <Predicate = (tmp)> <Delay = 3.57> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.57>
ST_2 : Operation 68 [37/38] (3.57ns)   --->   "%sigmaInv = sdiv i34 4294967296, i34 %sext_ln36" [baseline/fit.cpp:36]   --->   Operation 68 'sdiv' 'sigmaInv' <Predicate = true> <Delay = 3.57> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.57>
ST_3 : Operation 69 [36/38] (3.57ns)   --->   "%sigmaInv = sdiv i34 4294967296, i34 %sext_ln36" [baseline/fit.cpp:36]   --->   Operation 69 'sdiv' 'sigmaInv' <Predicate = true> <Delay = 3.57> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.57>
ST_4 : Operation 70 [35/38] (3.57ns)   --->   "%sigmaInv = sdiv i34 4294967296, i34 %sext_ln36" [baseline/fit.cpp:36]   --->   Operation 70 'sdiv' 'sigmaInv' <Predicate = true> <Delay = 3.57> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.57>
ST_5 : Operation 71 [34/38] (3.57ns)   --->   "%sigmaInv = sdiv i34 4294967296, i34 %sext_ln36" [baseline/fit.cpp:36]   --->   Operation 71 'sdiv' 'sigmaInv' <Predicate = true> <Delay = 3.57> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.57>
ST_6 : Operation 72 [33/38] (3.57ns)   --->   "%sigmaInv = sdiv i34 4294967296, i34 %sext_ln36" [baseline/fit.cpp:36]   --->   Operation 72 'sdiv' 'sigmaInv' <Predicate = true> <Delay = 3.57> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.57>
ST_7 : Operation 73 [32/38] (3.57ns)   --->   "%sigmaInv = sdiv i34 4294967296, i34 %sext_ln36" [baseline/fit.cpp:36]   --->   Operation 73 'sdiv' 'sigmaInv' <Predicate = true> <Delay = 3.57> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.57>
ST_8 : Operation 74 [31/38] (3.57ns)   --->   "%sigmaInv = sdiv i34 4294967296, i34 %sext_ln36" [baseline/fit.cpp:36]   --->   Operation 74 'sdiv' 'sigmaInv' <Predicate = true> <Delay = 3.57> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.57>
ST_9 : Operation 75 [30/38] (3.57ns)   --->   "%sigmaInv = sdiv i34 4294967296, i34 %sext_ln36" [baseline/fit.cpp:36]   --->   Operation 75 'sdiv' 'sigmaInv' <Predicate = true> <Delay = 3.57> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.57>
ST_10 : Operation 76 [29/38] (3.57ns)   --->   "%sigmaInv = sdiv i34 4294967296, i34 %sext_ln36" [baseline/fit.cpp:36]   --->   Operation 76 'sdiv' 'sigmaInv' <Predicate = true> <Delay = 3.57> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.57>
ST_11 : Operation 77 [28/38] (3.57ns)   --->   "%sigmaInv = sdiv i34 4294967296, i34 %sext_ln36" [baseline/fit.cpp:36]   --->   Operation 77 'sdiv' 'sigmaInv' <Predicate = true> <Delay = 3.57> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.57>
ST_12 : Operation 78 [27/38] (3.57ns)   --->   "%sigmaInv = sdiv i34 4294967296, i34 %sext_ln36" [baseline/fit.cpp:36]   --->   Operation 78 'sdiv' 'sigmaInv' <Predicate = true> <Delay = 3.57> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.57>
ST_13 : Operation 79 [26/38] (3.57ns)   --->   "%sigmaInv = sdiv i34 4294967296, i34 %sext_ln36" [baseline/fit.cpp:36]   --->   Operation 79 'sdiv' 'sigmaInv' <Predicate = true> <Delay = 3.57> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.57>
ST_14 : Operation 80 [25/38] (3.57ns)   --->   "%sigmaInv = sdiv i34 4294967296, i34 %sext_ln36" [baseline/fit.cpp:36]   --->   Operation 80 'sdiv' 'sigmaInv' <Predicate = true> <Delay = 3.57> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.57>
ST_15 : Operation 81 [24/38] (3.57ns)   --->   "%sigmaInv = sdiv i34 4294967296, i34 %sext_ln36" [baseline/fit.cpp:36]   --->   Operation 81 'sdiv' 'sigmaInv' <Predicate = true> <Delay = 3.57> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.57>
ST_16 : Operation 82 [23/38] (3.57ns)   --->   "%sigmaInv = sdiv i34 4294967296, i34 %sext_ln36" [baseline/fit.cpp:36]   --->   Operation 82 'sdiv' 'sigmaInv' <Predicate = true> <Delay = 3.57> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.57>
ST_17 : Operation 83 [22/38] (3.57ns)   --->   "%sigmaInv = sdiv i34 4294967296, i34 %sext_ln36" [baseline/fit.cpp:36]   --->   Operation 83 'sdiv' 'sigmaInv' <Predicate = true> <Delay = 3.57> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.57>
ST_18 : Operation 84 [21/38] (3.57ns)   --->   "%sigmaInv = sdiv i34 4294967296, i34 %sext_ln36" [baseline/fit.cpp:36]   --->   Operation 84 'sdiv' 'sigmaInv' <Predicate = true> <Delay = 3.57> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.57>
ST_19 : Operation 85 [20/38] (3.57ns)   --->   "%sigmaInv = sdiv i34 4294967296, i34 %sext_ln36" [baseline/fit.cpp:36]   --->   Operation 85 'sdiv' 'sigmaInv' <Predicate = true> <Delay = 3.57> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.57>
ST_20 : Operation 86 [19/38] (3.57ns)   --->   "%sigmaInv = sdiv i34 4294967296, i34 %sext_ln36" [baseline/fit.cpp:36]   --->   Operation 86 'sdiv' 'sigmaInv' <Predicate = true> <Delay = 3.57> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.57>
ST_21 : Operation 87 [18/38] (3.57ns)   --->   "%sigmaInv = sdiv i34 4294967296, i34 %sext_ln36" [baseline/fit.cpp:36]   --->   Operation 87 'sdiv' 'sigmaInv' <Predicate = true> <Delay = 3.57> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.57>
ST_22 : Operation 88 [17/38] (3.57ns)   --->   "%sigmaInv = sdiv i34 4294967296, i34 %sext_ln36" [baseline/fit.cpp:36]   --->   Operation 88 'sdiv' 'sigmaInv' <Predicate = true> <Delay = 3.57> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.57>
ST_23 : Operation 89 [16/38] (3.57ns)   --->   "%sigmaInv = sdiv i34 4294967296, i34 %sext_ln36" [baseline/fit.cpp:36]   --->   Operation 89 'sdiv' 'sigmaInv' <Predicate = true> <Delay = 3.57> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.57>
ST_24 : Operation 90 [15/38] (3.57ns)   --->   "%sigmaInv = sdiv i34 4294967296, i34 %sext_ln36" [baseline/fit.cpp:36]   --->   Operation 90 'sdiv' 'sigmaInv' <Predicate = true> <Delay = 3.57> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.57>
ST_25 : Operation 91 [14/38] (3.57ns)   --->   "%sigmaInv = sdiv i34 4294967296, i34 %sext_ln36" [baseline/fit.cpp:36]   --->   Operation 91 'sdiv' 'sigmaInv' <Predicate = true> <Delay = 3.57> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.57>
ST_26 : Operation 92 [13/38] (3.57ns)   --->   "%sigmaInv = sdiv i34 4294967296, i34 %sext_ln36" [baseline/fit.cpp:36]   --->   Operation 92 'sdiv' 'sigmaInv' <Predicate = true> <Delay = 3.57> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.57>
ST_27 : Operation 93 [12/38] (3.57ns)   --->   "%sigmaInv = sdiv i34 4294967296, i34 %sext_ln36" [baseline/fit.cpp:36]   --->   Operation 93 'sdiv' 'sigmaInv' <Predicate = true> <Delay = 3.57> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.57>
ST_28 : Operation 94 [11/38] (3.57ns)   --->   "%sigmaInv = sdiv i34 4294967296, i34 %sext_ln36" [baseline/fit.cpp:36]   --->   Operation 94 'sdiv' 'sigmaInv' <Predicate = true> <Delay = 3.57> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.57>
ST_29 : Operation 95 [10/38] (3.57ns)   --->   "%sigmaInv = sdiv i34 4294967296, i34 %sext_ln36" [baseline/fit.cpp:36]   --->   Operation 95 'sdiv' 'sigmaInv' <Predicate = true> <Delay = 3.57> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.57>
ST_30 : Operation 96 [9/38] (3.57ns)   --->   "%sigmaInv = sdiv i34 4294967296, i34 %sext_ln36" [baseline/fit.cpp:36]   --->   Operation 96 'sdiv' 'sigmaInv' <Predicate = true> <Delay = 3.57> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 3.57>
ST_31 : Operation 97 [8/38] (3.57ns)   --->   "%sigmaInv = sdiv i34 4294967296, i34 %sext_ln36" [baseline/fit.cpp:36]   --->   Operation 97 'sdiv' 'sigmaInv' <Predicate = true> <Delay = 3.57> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 3.57>
ST_32 : Operation 98 [7/38] (3.57ns)   --->   "%sigmaInv = sdiv i34 4294967296, i34 %sext_ln36" [baseline/fit.cpp:36]   --->   Operation 98 'sdiv' 'sigmaInv' <Predicate = true> <Delay = 3.57> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 3.57>
ST_33 : Operation 99 [6/38] (3.57ns)   --->   "%sigmaInv = sdiv i34 4294967296, i34 %sext_ln36" [baseline/fit.cpp:36]   --->   Operation 99 'sdiv' 'sigmaInv' <Predicate = true> <Delay = 3.57> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 3.57>
ST_34 : Operation 100 [5/38] (3.57ns)   --->   "%sigmaInv = sdiv i34 4294967296, i34 %sext_ln36" [baseline/fit.cpp:36]   --->   Operation 100 'sdiv' 'sigmaInv' <Predicate = true> <Delay = 3.57> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 3.57>
ST_35 : Operation 101 [4/38] (3.57ns)   --->   "%sigmaInv = sdiv i34 4294967296, i34 %sext_ln36" [baseline/fit.cpp:36]   --->   Operation 101 'sdiv' 'sigmaInv' <Predicate = true> <Delay = 3.57> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 3.57>
ST_36 : Operation 102 [3/38] (3.57ns)   --->   "%sigmaInv = sdiv i34 4294967296, i34 %sext_ln36" [baseline/fit.cpp:36]   --->   Operation 102 'sdiv' 'sigmaInv' <Predicate = true> <Delay = 3.57> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 3.57>
ST_37 : Operation 103 [2/38] (3.57ns)   --->   "%sigmaInv = sdiv i34 4294967296, i34 %sext_ln36" [baseline/fit.cpp:36]   --->   Operation 103 'sdiv' 'sigmaInv' <Predicate = true> <Delay = 3.57> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 3.57>
ST_38 : Operation 104 [1/38] (3.57ns)   --->   "%sigmaInv = sdiv i34 4294967296, i34 %sext_ln36" [baseline/fit.cpp:36]   --->   Operation 104 'sdiv' 'sigmaInv' <Predicate = true> <Delay = 3.57> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 37> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 7.03>
ST_39 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln38 = sext i34 %sigmaInv" [baseline/fit.cpp:38]   --->   Operation 105 'sext' 'sext_ln38' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 106 [1/1] (7.03ns)   --->   "%mul_ln38 = mul i68 %sext_ln38, i68 %sext_ln38" [baseline/fit.cpp:38]   --->   Operation 106 'mul' 'mul_ln38' <Predicate = true> <Delay = 7.03> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 7.03> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 107 [1/1] (0.00ns)   --->   "%sigmaSquaredInv = partselect i36 @_ssdm_op_PartSelect.i36.i68.i32.i32, i68 %mul_ln38, i32 32, i32 67" [baseline/fit.cpp:38]   --->   Operation 107 'partselect' 'sigmaSquaredInv' <Predicate = true> <Delay = 0.00>

State 40 <SV = 39> <Delay = 7.02>
ST_40 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln38_2 = sext i36 %sigmaSquaredInv" [baseline/fit.cpp:38]   --->   Operation 108 'sext' 'sext_ln38_2' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln45 = sext i12 %obs_x" [baseline/fit.cpp:45]   --->   Operation 109 'sext' 'sext_ln45' <Predicate = true> <Delay = 0.00>
ST_40 : [1/1] (1.29ns)   --->   Input mux for Operation 110 '%mul_ln45 = mul i48 %sext_ln38_2, i48 %sext_ln45'
ST_40 : Operation 110 [1/1] (5.72ns)   --->   "%mul_ln45 = mul i48 %sext_ln38_2, i48 %sext_ln45" [baseline/fit.cpp:45]   --->   Operation 110 'mul' 'mul_ln45' <Predicate = true> <Delay = 5.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 7.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln46 = sext i12 %obs_y" [baseline/fit.cpp:46]   --->   Operation 111 'sext' 'sext_ln46' <Predicate = true> <Delay = 0.00>
ST_40 : [1/1] (1.29ns)   --->   Input mux for Operation 112 '%mul_ln46 = mul i48 %sext_ln38_2, i48 %sext_ln46'
ST_40 : Operation 112 [1/1] (5.72ns)   --->   "%mul_ln46 = mul i48 %sext_ln38_2, i48 %sext_ln46" [baseline/fit.cpp:46]   --->   Operation 112 'mul' 'mul_ln46' <Predicate = true> <Delay = 5.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 7.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 131 [1/1] (0.00ns)   --->   "%ret_ln79 = ret" [baseline/fit.cpp:79]   --->   Operation 131 'ret' 'ret_ln79' <Predicate = (!tmp)> <Delay = 0.00>

State 41 <SV = 40> <Delay = 3.42>
ST_41 : Operation 113 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [baseline/fit.cpp:28]   --->   Operation 113 'specloopname' 'specloopname_ln28' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 114 [1/1] (3.42ns)   --->   "%write_ln31 = write void @_ssdm_op_Write.ap_fifo.volatile.i12P0A, i12 %x1, i12 %obs_x" [baseline/fit.cpp:31]   --->   Operation 114 'write' 'write_ln31' <Predicate = true> <Delay = 3.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 10> <FIFO>
ST_41 : Operation 115 [1/1] (3.42ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_fifo.volatile.i12P0A, i12 %x2, i12 %obs_x" [baseline/fit.cpp:32]   --->   Operation 115 'write' 'write_ln32' <Predicate = true> <Delay = 3.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 10> <FIFO>
ST_41 : Operation 116 [1/1] (3.42ns)   --->   "%write_ln33 = write void @_ssdm_op_Write.ap_fifo.volatile.i12P0A, i12 %y1, i12 %obs_y" [baseline/fit.cpp:33]   --->   Operation 116 'write' 'write_ln33' <Predicate = true> <Delay = 3.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 10> <FIFO>
ST_41 : Operation 117 [1/1] (3.42ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_fifo.volatile.i12P0A, i12 %y2, i12 %obs_y" [baseline/fit.cpp:34]   --->   Operation 117 'write' 'write_ln34' <Predicate = true> <Delay = 3.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 10> <FIFO>
ST_41 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln36_1 = sext i34 %sigmaInv" [baseline/fit.cpp:36]   --->   Operation 118 'sext' 'sext_ln36_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 119 [1/1] (3.42ns)   --->   "%write_ln37 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %sigmaDiv1, i64 %sext_ln36_1" [baseline/fit.cpp:37]   --->   Operation 119 'write' 'write_ln37' <Predicate = true> <Delay = 3.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 10> <FIFO>
ST_41 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln38_1 = sext i36 %sigmaSquaredInv" [baseline/fit.cpp:38]   --->   Operation 120 'sext' 'sext_ln38_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 121 [1/1] (3.42ns)   --->   "%write_ln39 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %sigmaSquaredDiv1, i64 %sext_ln38_1" [baseline/fit.cpp:39]   --->   Operation 121 'write' 'write_ln39' <Predicate = true> <Delay = 3.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 10> <FIFO>
ST_41 : Operation 122 [1/1] (3.42ns)   --->   "%write_ln41 = write void @_ssdm_op_Write.ap_fifo.volatile.i2P0A, i2 %last1, i2 %obs_last" [baseline/fit.cpp:41]   --->   Operation 122 'write' 'write_ln41' <Predicate = true> <Delay = 3.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 10> <FIFO>
ST_41 : Operation 123 [1/1] (3.42ns)   --->   "%write_ln42 = write void @_ssdm_op_Write.ap_fifo.volatile.i2P0A, i2 %last2, i2 %obs_last" [baseline/fit.cpp:42]   --->   Operation 123 'write' 'write_ln42' <Predicate = true> <Delay = 3.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 10> <FIFO>
ST_41 : Operation 124 [1/1] (3.42ns)   --->   "%write_ln43 = write void @_ssdm_op_Write.ap_fifo.volatile.i2P0A, i2 %last3, i2 %obs_last" [baseline/fit.cpp:43]   --->   Operation 124 'write' 'write_ln43' <Predicate = true> <Delay = 3.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 10> <FIFO>
ST_41 : Operation 125 [1/1] (3.42ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %partialS, i64 %sext_ln38_1" [baseline/fit.cpp:44]   --->   Operation 125 'write' 'write_ln44' <Predicate = true> <Delay = 3.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 10> <FIFO>
ST_41 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln45_1 = sext i48 %mul_ln45" [baseline/fit.cpp:45]   --->   Operation 126 'sext' 'sext_ln45_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 127 [1/1] (3.42ns)   --->   "%write_ln45 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %partialSx, i64 %sext_ln45_1" [baseline/fit.cpp:45]   --->   Operation 127 'write' 'write_ln45' <Predicate = true> <Delay = 3.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 10> <FIFO>
ST_41 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln46_1 = sext i48 %mul_ln46" [baseline/fit.cpp:46]   --->   Operation 128 'sext' 'sext_ln46_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 129 [1/1] (3.42ns)   --->   "%write_ln46 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %partialSy, i64 %sext_ln46_1" [baseline/fit.cpp:46]   --->   Operation 129 'write' 'write_ln46' <Predicate = true> <Delay = 3.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 10> <FIFO>
ST_41 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln28 = br void %while.cond" [baseline/fit.cpp:28]   --->   Operation 130 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.574ns
The critical path consists of the following:
	axis read operation ('input_r_read', baseline/fit.cpp:29) on port 'input_r' (baseline/fit.cpp:29) [34]  (0.000 ns)
	'sdiv' operation ('sigmaInv', baseline/fit.cpp:36) [44]  (3.574 ns)

 <State 2>: 3.574ns
The critical path consists of the following:
	'sdiv' operation ('sigmaInv', baseline/fit.cpp:36) [44]  (3.574 ns)

 <State 3>: 3.574ns
The critical path consists of the following:
	'sdiv' operation ('sigmaInv', baseline/fit.cpp:36) [44]  (3.574 ns)

 <State 4>: 3.574ns
The critical path consists of the following:
	'sdiv' operation ('sigmaInv', baseline/fit.cpp:36) [44]  (3.574 ns)

 <State 5>: 3.574ns
The critical path consists of the following:
	'sdiv' operation ('sigmaInv', baseline/fit.cpp:36) [44]  (3.574 ns)

 <State 6>: 3.574ns
The critical path consists of the following:
	'sdiv' operation ('sigmaInv', baseline/fit.cpp:36) [44]  (3.574 ns)

 <State 7>: 3.574ns
The critical path consists of the following:
	'sdiv' operation ('sigmaInv', baseline/fit.cpp:36) [44]  (3.574 ns)

 <State 8>: 3.574ns
The critical path consists of the following:
	'sdiv' operation ('sigmaInv', baseline/fit.cpp:36) [44]  (3.574 ns)

 <State 9>: 3.574ns
The critical path consists of the following:
	'sdiv' operation ('sigmaInv', baseline/fit.cpp:36) [44]  (3.574 ns)

 <State 10>: 3.574ns
The critical path consists of the following:
	'sdiv' operation ('sigmaInv', baseline/fit.cpp:36) [44]  (3.574 ns)

 <State 11>: 3.574ns
The critical path consists of the following:
	'sdiv' operation ('sigmaInv', baseline/fit.cpp:36) [44]  (3.574 ns)

 <State 12>: 3.574ns
The critical path consists of the following:
	'sdiv' operation ('sigmaInv', baseline/fit.cpp:36) [44]  (3.574 ns)

 <State 13>: 3.574ns
The critical path consists of the following:
	'sdiv' operation ('sigmaInv', baseline/fit.cpp:36) [44]  (3.574 ns)

 <State 14>: 3.574ns
The critical path consists of the following:
	'sdiv' operation ('sigmaInv', baseline/fit.cpp:36) [44]  (3.574 ns)

 <State 15>: 3.574ns
The critical path consists of the following:
	'sdiv' operation ('sigmaInv', baseline/fit.cpp:36) [44]  (3.574 ns)

 <State 16>: 3.574ns
The critical path consists of the following:
	'sdiv' operation ('sigmaInv', baseline/fit.cpp:36) [44]  (3.574 ns)

 <State 17>: 3.574ns
The critical path consists of the following:
	'sdiv' operation ('sigmaInv', baseline/fit.cpp:36) [44]  (3.574 ns)

 <State 18>: 3.574ns
The critical path consists of the following:
	'sdiv' operation ('sigmaInv', baseline/fit.cpp:36) [44]  (3.574 ns)

 <State 19>: 3.574ns
The critical path consists of the following:
	'sdiv' operation ('sigmaInv', baseline/fit.cpp:36) [44]  (3.574 ns)

 <State 20>: 3.574ns
The critical path consists of the following:
	'sdiv' operation ('sigmaInv', baseline/fit.cpp:36) [44]  (3.574 ns)

 <State 21>: 3.574ns
The critical path consists of the following:
	'sdiv' operation ('sigmaInv', baseline/fit.cpp:36) [44]  (3.574 ns)

 <State 22>: 3.574ns
The critical path consists of the following:
	'sdiv' operation ('sigmaInv', baseline/fit.cpp:36) [44]  (3.574 ns)

 <State 23>: 3.574ns
The critical path consists of the following:
	'sdiv' operation ('sigmaInv', baseline/fit.cpp:36) [44]  (3.574 ns)

 <State 24>: 3.574ns
The critical path consists of the following:
	'sdiv' operation ('sigmaInv', baseline/fit.cpp:36) [44]  (3.574 ns)

 <State 25>: 3.574ns
The critical path consists of the following:
	'sdiv' operation ('sigmaInv', baseline/fit.cpp:36) [44]  (3.574 ns)

 <State 26>: 3.574ns
The critical path consists of the following:
	'sdiv' operation ('sigmaInv', baseline/fit.cpp:36) [44]  (3.574 ns)

 <State 27>: 3.574ns
The critical path consists of the following:
	'sdiv' operation ('sigmaInv', baseline/fit.cpp:36) [44]  (3.574 ns)

 <State 28>: 3.574ns
The critical path consists of the following:
	'sdiv' operation ('sigmaInv', baseline/fit.cpp:36) [44]  (3.574 ns)

 <State 29>: 3.574ns
The critical path consists of the following:
	'sdiv' operation ('sigmaInv', baseline/fit.cpp:36) [44]  (3.574 ns)

 <State 30>: 3.574ns
The critical path consists of the following:
	'sdiv' operation ('sigmaInv', baseline/fit.cpp:36) [44]  (3.574 ns)

 <State 31>: 3.574ns
The critical path consists of the following:
	'sdiv' operation ('sigmaInv', baseline/fit.cpp:36) [44]  (3.574 ns)

 <State 32>: 3.574ns
The critical path consists of the following:
	'sdiv' operation ('sigmaInv', baseline/fit.cpp:36) [44]  (3.574 ns)

 <State 33>: 3.574ns
The critical path consists of the following:
	'sdiv' operation ('sigmaInv', baseline/fit.cpp:36) [44]  (3.574 ns)

 <State 34>: 3.574ns
The critical path consists of the following:
	'sdiv' operation ('sigmaInv', baseline/fit.cpp:36) [44]  (3.574 ns)

 <State 35>: 3.574ns
The critical path consists of the following:
	'sdiv' operation ('sigmaInv', baseline/fit.cpp:36) [44]  (3.574 ns)

 <State 36>: 3.574ns
The critical path consists of the following:
	'sdiv' operation ('sigmaInv', baseline/fit.cpp:36) [44]  (3.574 ns)

 <State 37>: 3.574ns
The critical path consists of the following:
	'sdiv' operation ('sigmaInv', baseline/fit.cpp:36) [44]  (3.574 ns)

 <State 38>: 3.574ns
The critical path consists of the following:
	'sdiv' operation ('sigmaInv', baseline/fit.cpp:36) [44]  (3.574 ns)

 <State 39>: 7.030ns
The critical path consists of the following:
	'mul' operation ('mul_ln38', baseline/fit.cpp:38) [48]  (7.030 ns)

 <State 40>: 7.020ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (1.294 ns)
'mul' operation ('mul_ln45', baseline/fit.cpp:45) [58]  (5.726 ns)

 <State 41>: 3.427ns
The critical path consists of the following:
	fifo write operation ('write_ln31', baseline/fit.cpp:31) on port 'x1' (baseline/fit.cpp:31) [39]  (3.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
