# Create a Makefile
CC=gcc
SRC=main.c school.c
OBJ=main.o school.o
NAME=school

all: $(NAME)

school: $(OBJ)
	$(CC) $(OBJ) -o $(NAME)

%.o: %.c
	$(CC) -c -o $@ $<
