<?xml version="1.0" encoding="utf-8" standalone="yes" ?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title>Genetic Logic Lab</title>
    <link>/</link>
      <atom:link href="/index.xml" rel="self" type="application/rss+xml" />
    <description>Genetic Logic Lab</description>
    <generator>Source Themes Academic (https://sourcethemes.com/academic/)</generator><language>en-us</language><lastBuildDate>Sun, 27 Sep 2020 19:55:14 +0000</lastBuildDate>
    <image>
      <url>/images/icon_hu98f8dd200ffb525419093529eb1e5d7e_937188_512x512_fill_lanczos_center_2.png</url>
      <title>Genetic Logic Lab</title>
      <link>/</link>
    </image>
    
    <item>
      <title>Example Page 1</title>
      <link>/courses/example/example1/</link>
      <pubDate>Sun, 05 May 2019 00:00:00 +0100</pubDate>
      <guid>/courses/example/example1/</guid>
      <description>&lt;p&gt;In this tutorial, I&amp;rsquo;ll share my top 10 tips for getting started with Academic:&lt;/p&gt;
&lt;h2 id=&#34;tip-1&#34;&gt;Tip 1&lt;/h2&gt;
&lt;p&gt;Lorem ipsum dolor sit amet, consectetur adipiscing elit. Duis posuere tellus ac convallis placerat. Proin tincidunt magna sed ex sollicitudin condimentum. Sed ac faucibus dolor, scelerisque sollicitudin nisi. Cras purus urna, suscipit quis sapien eu, pulvinar tempor diam. Quisque risus orci, mollis id ante sit amet, gravida egestas nisl. Sed ac tempus magna. Proin in dui enim. Donec condimentum, sem id dapibus fringilla, tellus enim condimentum arcu, nec volutpat est felis vel metus. Vestibulum sit amet erat at nulla eleifend gravida.&lt;/p&gt;
&lt;p&gt;Nullam vel molestie justo. Curabitur vitae efficitur leo. In hac habitasse platea dictumst. Sed pulvinar mauris dui, eget varius purus congue ac. Nulla euismod, lorem vel elementum dapibus, nunc justo porta mi, sed tempus est est vel tellus. Nam et enim eleifend, laoreet sem sit amet, elementum sem. Morbi ut leo congue, maximus velit ut, finibus arcu. In et libero cursus, rutrum risus non, molestie leo. Nullam congue quam et volutpat malesuada. Sed risus tortor, pulvinar et dictum nec, sodales non mi. Phasellus lacinia commodo laoreet. Nam mollis, erat in feugiat consectetur, purus eros egestas tellus, in auctor urna odio at nibh. Mauris imperdiet nisi ac magna convallis, at rhoncus ligula cursus.&lt;/p&gt;
&lt;p&gt;Cras aliquam rhoncus ipsum, in hendrerit nunc mattis vitae. Duis vitae efficitur metus, ac tempus leo. Cras nec fringilla lacus. Quisque sit amet risus at ipsum pharetra commodo. Sed aliquam mauris at consequat eleifend. Praesent porta, augue sed viverra bibendum, neque ante euismod ante, in vehicula justo lorem ac eros. Suspendisse augue libero, venenatis eget tincidunt ut, malesuada at lorem. Donec vitae bibendum arcu. Aenean maximus nulla non pretium iaculis. Quisque imperdiet, nulla in pulvinar aliquet, velit quam ultrices quam, sit amet fringilla leo sem vel nunc. Mauris in lacinia lacus.&lt;/p&gt;
&lt;p&gt;Suspendisse a tincidunt lacus. Curabitur at urna sagittis, dictum ante sit amet, euismod magna. Sed rutrum massa id tortor commodo, vitae elementum turpis tempus. Lorem ipsum dolor sit amet, consectetur adipiscing elit. Aenean purus turpis, venenatis a ullamcorper nec, tincidunt et massa. Integer posuere quam rutrum arcu vehicula imperdiet. Mauris ullamcorper quam vitae purus congue, quis euismod magna eleifend. Vestibulum semper vel augue eget tincidunt. Fusce eget justo sodales, dapibus odio eu, ultrices lorem. Duis condimentum lorem id eros commodo, in facilisis mauris scelerisque. Morbi sed auctor leo. Nullam volutpat a lacus quis pharetra. Nulla congue rutrum magna a ornare.&lt;/p&gt;
&lt;p&gt;Aliquam in turpis accumsan, malesuada nibh ut, hendrerit justo. Cum sociis natoque penatibus et magnis dis parturient montes, nascetur ridiculus mus. Quisque sed erat nec justo posuere suscipit. Donec ut efficitur arcu, in malesuada neque. Nunc dignissim nisl massa, id vulputate nunc pretium nec. Quisque eget urna in risus suscipit ultricies. Pellentesque odio odio, tincidunt in eleifend sed, posuere a diam. Nam gravida nisl convallis semper elementum. Morbi vitae felis faucibus, vulputate orci placerat, aliquet nisi. Aliquam erat volutpat. Maecenas sagittis pulvinar purus, sed porta quam laoreet at.&lt;/p&gt;
&lt;h2 id=&#34;tip-2&#34;&gt;Tip 2&lt;/h2&gt;
&lt;p&gt;Lorem ipsum dolor sit amet, consectetur adipiscing elit. Duis posuere tellus ac convallis placerat. Proin tincidunt magna sed ex sollicitudin condimentum. Sed ac faucibus dolor, scelerisque sollicitudin nisi. Cras purus urna, suscipit quis sapien eu, pulvinar tempor diam. Quisque risus orci, mollis id ante sit amet, gravida egestas nisl. Sed ac tempus magna. Proin in dui enim. Donec condimentum, sem id dapibus fringilla, tellus enim condimentum arcu, nec volutpat est felis vel metus. Vestibulum sit amet erat at nulla eleifend gravida.&lt;/p&gt;
&lt;p&gt;Nullam vel molestie justo. Curabitur vitae efficitur leo. In hac habitasse platea dictumst. Sed pulvinar mauris dui, eget varius purus congue ac. Nulla euismod, lorem vel elementum dapibus, nunc justo porta mi, sed tempus est est vel tellus. Nam et enim eleifend, laoreet sem sit amet, elementum sem. Morbi ut leo congue, maximus velit ut, finibus arcu. In et libero cursus, rutrum risus non, molestie leo. Nullam congue quam et volutpat malesuada. Sed risus tortor, pulvinar et dictum nec, sodales non mi. Phasellus lacinia commodo laoreet. Nam mollis, erat in feugiat consectetur, purus eros egestas tellus, in auctor urna odio at nibh. Mauris imperdiet nisi ac magna convallis, at rhoncus ligula cursus.&lt;/p&gt;
&lt;p&gt;Cras aliquam rhoncus ipsum, in hendrerit nunc mattis vitae. Duis vitae efficitur metus, ac tempus leo. Cras nec fringilla lacus. Quisque sit amet risus at ipsum pharetra commodo. Sed aliquam mauris at consequat eleifend. Praesent porta, augue sed viverra bibendum, neque ante euismod ante, in vehicula justo lorem ac eros. Suspendisse augue libero, venenatis eget tincidunt ut, malesuada at lorem. Donec vitae bibendum arcu. Aenean maximus nulla non pretium iaculis. Quisque imperdiet, nulla in pulvinar aliquet, velit quam ultrices quam, sit amet fringilla leo sem vel nunc. Mauris in lacinia lacus.&lt;/p&gt;
&lt;p&gt;Suspendisse a tincidunt lacus. Curabitur at urna sagittis, dictum ante sit amet, euismod magna. Sed rutrum massa id tortor commodo, vitae elementum turpis tempus. Lorem ipsum dolor sit amet, consectetur adipiscing elit. Aenean purus turpis, venenatis a ullamcorper nec, tincidunt et massa. Integer posuere quam rutrum arcu vehicula imperdiet. Mauris ullamcorper quam vitae purus congue, quis euismod magna eleifend. Vestibulum semper vel augue eget tincidunt. Fusce eget justo sodales, dapibus odio eu, ultrices lorem. Duis condimentum lorem id eros commodo, in facilisis mauris scelerisque. Morbi sed auctor leo. Nullam volutpat a lacus quis pharetra. Nulla congue rutrum magna a ornare.&lt;/p&gt;
&lt;p&gt;Aliquam in turpis accumsan, malesuada nibh ut, hendrerit justo. Cum sociis natoque penatibus et magnis dis parturient montes, nascetur ridiculus mus. Quisque sed erat nec justo posuere suscipit. Donec ut efficitur arcu, in malesuada neque. Nunc dignissim nisl massa, id vulputate nunc pretium nec. Quisque eget urna in risus suscipit ultricies. Pellentesque odio odio, tincidunt in eleifend sed, posuere a diam. Nam gravida nisl convallis semper elementum. Morbi vitae felis faucibus, vulputate orci placerat, aliquet nisi. Aliquam erat volutpat. Maecenas sagittis pulvinar purus, sed porta quam laoreet at.&lt;/p&gt;
</description>
    </item>
    
    <item>
      <title>Example Page 2</title>
      <link>/courses/example/example2/</link>
      <pubDate>Sun, 05 May 2019 00:00:00 +0100</pubDate>
      <guid>/courses/example/example2/</guid>
      <description>&lt;p&gt;Here are some more tips for getting started with Academic:&lt;/p&gt;
&lt;h2 id=&#34;tip-3&#34;&gt;Tip 3&lt;/h2&gt;
&lt;p&gt;Lorem ipsum dolor sit amet, consectetur adipiscing elit. Duis posuere tellus ac convallis placerat. Proin tincidunt magna sed ex sollicitudin condimentum. Sed ac faucibus dolor, scelerisque sollicitudin nisi. Cras purus urna, suscipit quis sapien eu, pulvinar tempor diam. Quisque risus orci, mollis id ante sit amet, gravida egestas nisl. Sed ac tempus magna. Proin in dui enim. Donec condimentum, sem id dapibus fringilla, tellus enim condimentum arcu, nec volutpat est felis vel metus. Vestibulum sit amet erat at nulla eleifend gravida.&lt;/p&gt;
&lt;p&gt;Nullam vel molestie justo. Curabitur vitae efficitur leo. In hac habitasse platea dictumst. Sed pulvinar mauris dui, eget varius purus congue ac. Nulla euismod, lorem vel elementum dapibus, nunc justo porta mi, sed tempus est est vel tellus. Nam et enim eleifend, laoreet sem sit amet, elementum sem. Morbi ut leo congue, maximus velit ut, finibus arcu. In et libero cursus, rutrum risus non, molestie leo. Nullam congue quam et volutpat malesuada. Sed risus tortor, pulvinar et dictum nec, sodales non mi. Phasellus lacinia commodo laoreet. Nam mollis, erat in feugiat consectetur, purus eros egestas tellus, in auctor urna odio at nibh. Mauris imperdiet nisi ac magna convallis, at rhoncus ligula cursus.&lt;/p&gt;
&lt;p&gt;Cras aliquam rhoncus ipsum, in hendrerit nunc mattis vitae. Duis vitae efficitur metus, ac tempus leo. Cras nec fringilla lacus. Quisque sit amet risus at ipsum pharetra commodo. Sed aliquam mauris at consequat eleifend. Praesent porta, augue sed viverra bibendum, neque ante euismod ante, in vehicula justo lorem ac eros. Suspendisse augue libero, venenatis eget tincidunt ut, malesuada at lorem. Donec vitae bibendum arcu. Aenean maximus nulla non pretium iaculis. Quisque imperdiet, nulla in pulvinar aliquet, velit quam ultrices quam, sit amet fringilla leo sem vel nunc. Mauris in lacinia lacus.&lt;/p&gt;
&lt;p&gt;Suspendisse a tincidunt lacus. Curabitur at urna sagittis, dictum ante sit amet, euismod magna. Sed rutrum massa id tortor commodo, vitae elementum turpis tempus. Lorem ipsum dolor sit amet, consectetur adipiscing elit. Aenean purus turpis, venenatis a ullamcorper nec, tincidunt et massa. Integer posuere quam rutrum arcu vehicula imperdiet. Mauris ullamcorper quam vitae purus congue, quis euismod magna eleifend. Vestibulum semper vel augue eget tincidunt. Fusce eget justo sodales, dapibus odio eu, ultrices lorem. Duis condimentum lorem id eros commodo, in facilisis mauris scelerisque. Morbi sed auctor leo. Nullam volutpat a lacus quis pharetra. Nulla congue rutrum magna a ornare.&lt;/p&gt;
&lt;p&gt;Aliquam in turpis accumsan, malesuada nibh ut, hendrerit justo. Cum sociis natoque penatibus et magnis dis parturient montes, nascetur ridiculus mus. Quisque sed erat nec justo posuere suscipit. Donec ut efficitur arcu, in malesuada neque. Nunc dignissim nisl massa, id vulputate nunc pretium nec. Quisque eget urna in risus suscipit ultricies. Pellentesque odio odio, tincidunt in eleifend sed, posuere a diam. Nam gravida nisl convallis semper elementum. Morbi vitae felis faucibus, vulputate orci placerat, aliquet nisi. Aliquam erat volutpat. Maecenas sagittis pulvinar purus, sed porta quam laoreet at.&lt;/p&gt;
&lt;h2 id=&#34;tip-4&#34;&gt;Tip 4&lt;/h2&gt;
&lt;p&gt;Lorem ipsum dolor sit amet, consectetur adipiscing elit. Duis posuere tellus ac convallis placerat. Proin tincidunt magna sed ex sollicitudin condimentum. Sed ac faucibus dolor, scelerisque sollicitudin nisi. Cras purus urna, suscipit quis sapien eu, pulvinar tempor diam. Quisque risus orci, mollis id ante sit amet, gravida egestas nisl. Sed ac tempus magna. Proin in dui enim. Donec condimentum, sem id dapibus fringilla, tellus enim condimentum arcu, nec volutpat est felis vel metus. Vestibulum sit amet erat at nulla eleifend gravida.&lt;/p&gt;
&lt;p&gt;Nullam vel molestie justo. Curabitur vitae efficitur leo. In hac habitasse platea dictumst. Sed pulvinar mauris dui, eget varius purus congue ac. Nulla euismod, lorem vel elementum dapibus, nunc justo porta mi, sed tempus est est vel tellus. Nam et enim eleifend, laoreet sem sit amet, elementum sem. Morbi ut leo congue, maximus velit ut, finibus arcu. In et libero cursus, rutrum risus non, molestie leo. Nullam congue quam et volutpat malesuada. Sed risus tortor, pulvinar et dictum nec, sodales non mi. Phasellus lacinia commodo laoreet. Nam mollis, erat in feugiat consectetur, purus eros egestas tellus, in auctor urna odio at nibh. Mauris imperdiet nisi ac magna convallis, at rhoncus ligula cursus.&lt;/p&gt;
&lt;p&gt;Cras aliquam rhoncus ipsum, in hendrerit nunc mattis vitae. Duis vitae efficitur metus, ac tempus leo. Cras nec fringilla lacus. Quisque sit amet risus at ipsum pharetra commodo. Sed aliquam mauris at consequat eleifend. Praesent porta, augue sed viverra bibendum, neque ante euismod ante, in vehicula justo lorem ac eros. Suspendisse augue libero, venenatis eget tincidunt ut, malesuada at lorem. Donec vitae bibendum arcu. Aenean maximus nulla non pretium iaculis. Quisque imperdiet, nulla in pulvinar aliquet, velit quam ultrices quam, sit amet fringilla leo sem vel nunc. Mauris in lacinia lacus.&lt;/p&gt;
&lt;p&gt;Suspendisse a tincidunt lacus. Curabitur at urna sagittis, dictum ante sit amet, euismod magna. Sed rutrum massa id tortor commodo, vitae elementum turpis tempus. Lorem ipsum dolor sit amet, consectetur adipiscing elit. Aenean purus turpis, venenatis a ullamcorper nec, tincidunt et massa. Integer posuere quam rutrum arcu vehicula imperdiet. Mauris ullamcorper quam vitae purus congue, quis euismod magna eleifend. Vestibulum semper vel augue eget tincidunt. Fusce eget justo sodales, dapibus odio eu, ultrices lorem. Duis condimentum lorem id eros commodo, in facilisis mauris scelerisque. Morbi sed auctor leo. Nullam volutpat a lacus quis pharetra. Nulla congue rutrum magna a ornare.&lt;/p&gt;
&lt;p&gt;Aliquam in turpis accumsan, malesuada nibh ut, hendrerit justo. Cum sociis natoque penatibus et magnis dis parturient montes, nascetur ridiculus mus. Quisque sed erat nec justo posuere suscipit. Donec ut efficitur arcu, in malesuada neque. Nunc dignissim nisl massa, id vulputate nunc pretium nec. Quisque eget urna in risus suscipit ultricies. Pellentesque odio odio, tincidunt in eleifend sed, posuere a diam. Nam gravida nisl convallis semper elementum. Morbi vitae felis faucibus, vulputate orci placerat, aliquet nisi. Aliquam erat volutpat. Maecenas sagittis pulvinar purus, sed porta quam laoreet at.&lt;/p&gt;
</description>
    </item>
    
    <item>
      <title>Genetic Circuit Hazard Analysis Using STAMINA</title>
      <link>/publication/genetic-circuit-hazard-bucherl-2020/</link>
      <pubDate>Sun, 27 Sep 2020 19:55:14 +0000</pubDate>
      <guid>/publication/genetic-circuit-hazard-bucherl-2020/</guid>
      <description></description>
    </item>
    
    <item>
      <title>The Case for Analog Circuit Verification</title>
      <link>/publication/case-analog-circuit-myers-/</link>
      <pubDate>Sun, 27 Sep 2020 19:54:54 +0000</pubDate>
      <guid>/publication/case-analog-circuit-myers-/</guid>
      <description></description>
    </item>
    
    <item>
      <title>SBOL</title>
      <link>/project/sbol/</link>
      <pubDate>Mon, 07 Sep 2020 10:03:07 -0300</pubDate>
      <guid>/project/sbol/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Genetic Circuit Dynamics: Hazard and Glitch Analysis</title>
      <link>/publication/genetic-circuit-dynamics-fontanarrosa-2020/</link>
      <pubDate>Sat, 01 Aug 2020 00:00:00 +0000</pubDate>
      <guid>/publication/genetic-circuit-dynamics-fontanarrosa-2020/</guid>
      <description></description>
    </item>
    
    <item>
      <title>SBML Level 3: An Extensible Format for the Exchange and Reuse of Biological Models</title>
      <link>/publication/sbml-level-extensible-keating-2020/</link>
      <pubDate>Sat, 01 Aug 2020 00:00:00 +0000</pubDate>
      <guid>/publication/sbml-level-extensible-keating-2020/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Systems Biology Markup Language (SBML) Level 3 Package: Distributions, Version 1, Release 1</title>
      <link>/publication/systems-biology-markup-smith-2020/</link>
      <pubDate>Wed, 01 Jul 2020 00:00:00 +0000</pubDate>
      <guid>/publication/systems-biology-markup-smith-2020/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Specifications of Standards in Systems and Synthetic Biology: Status and Developments in 2020</title>
      <link>/publication/specifications-standards-systems-schreiber-2020/</link>
      <pubDate>Mon, 01 Jun 2020 00:00:00 +0000</pubDate>
      <guid>/publication/specifications-standards-systems-schreiber-2020/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Synthetic Biology Open Language (SBOL) Version 3.0.0</title>
      <link>/publication/synthetic-biology-open-baig-2020-a/</link>
      <pubDate>Mon, 01 Jun 2020 00:00:00 +0000</pubDate>
      <guid>/publication/synthetic-biology-open-baig-2020-a/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Synthetic Biology Open Language Visual (SBOL Visual) Version 2.2</title>
      <link>/publication/synthetic-biology-open-baig-2020/</link>
      <pubDate>Mon, 01 Jun 2020 00:00:00 +0000</pubDate>
      <guid>/publication/synthetic-biology-open-baig-2020/</guid>
      <description></description>
    </item>
    
    <item>
      <title>The First 10 Years of the International Coordination Network for Standards in Systems and Synthetic Biology (COMBINE)</title>
      <link>/publication/first-10-years-waltemath-2020/</link>
      <pubDate>Mon, 01 Jun 2020 00:00:00 +0000</pubDate>
      <guid>/publication/first-10-years-waltemath-2020/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Extending SynBioHub&#39;s Functionality with Plugins</title>
      <link>/publication/extending-syn-bio-hub-functionality-mante-2020/</link>
      <pubDate>Fri, 01 May 2020 00:00:00 +0000</pubDate>
      <guid>/publication/extending-syn-bio-hub-functionality-mante-2020/</guid>
      <description></description>
    </item>
    
    <item>
      <title>The Long Journey towards Standards for Engineering Biosystems</title>
      <link>/publication/long-journey-standards-beal-2020/</link>
      <pubDate>Fri, 01 May 2020 00:00:00 +0000</pubDate>
      <guid>/publication/long-journey-standards-beal-2020/</guid>
      <description></description>
    </item>
    
    <item>
      <title>SBOL Visual 2 Ontology</title>
      <link>/publication/sbol-visual-ontology-misirli-2020/</link>
      <pubDate>Wed, 01 Apr 2020 00:00:00 +0000</pubDate>
      <guid>/publication/sbol-visual-ontology-misirli-2020/</guid>
      <description></description>
    </item>
    
    <item>
      <title>The Synthetic Biology Open Language (SBOL) Version 3: Simplified Data Exchange for Bioengineering</title>
      <link>/publication/synthetic-biology-open-mclaughlin-2020/</link>
      <pubDate>Wed, 01 Jan 2020 00:00:00 +0000</pubDate>
      <guid>/publication/synthetic-biology-open-mclaughlin-2020/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Asynchronous Genetic Design</title>
      <link>/publication/asynchronous-genetic-design-nguyen-2019/</link>
      <pubDate>Sun, 01 Dec 2019 00:00:00 +0000</pubDate>
      <guid>/publication/asynchronous-genetic-design-nguyen-2019/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Automated Generation of Dynamic Models for Genetic Regulatory Networks</title>
      <link>/publication/automated-generation-dynamic-fontanarrosa-2019/</link>
      <pubDate>Sun, 01 Dec 2019 00:00:00 +0000</pubDate>
      <guid>/publication/automated-generation-dynamic-fontanarrosa-2019/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Improving Authentication and Authorization on SynBioHub</title>
      <link>/publication/improving-authentication-authorization-zundel-2019/</link>
      <pubDate>Sun, 01 Dec 2019 00:00:00 +0000</pubDate>
      <guid>/publication/improving-authentication-authorization-zundel-2019/</guid>
      <description></description>
    </item>
    
    <item>
      <title>SBOLExplorer: Data Infrastructure and Data Mining for Genetic Design Repositories</title>
      <link>/publication/sbol-explorer-data-infrastructure-zhang-2019/</link>
      <pubDate>Tue, 01 Oct 2019 00:00:00 +0000</pubDate>
      <guid>/publication/sbol-explorer-data-infrastructure-zhang-2019/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Communicating Structure and Function in Synthetic Biology Diagrams</title>
      <link>/publication/communicating-structure-function-beal-2019/</link>
      <pubDate>Thu, 01 Aug 2019 00:00:00 +0000</pubDate>
      <guid>/publication/communicating-structure-function-beal-2019/</guid>
      <description></description>
    </item>
    
    <item>
      <title>A Computational Workflow for the Automated Generation of Models of Genetic Designs</title>
      <link>/publication/computational-workflow-automated-misirli-2019/</link>
      <pubDate>Mon, 01 Jul 2019 00:00:00 +0000</pubDate>
      <guid>/publication/computational-workflow-automated-misirli-2019/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Analyzing Genetic Circuits for Hazards and Glitches</title>
      <link>/publication/analyzing-genetic-circuits-fontanarrosa-2019/</link>
      <pubDate>Mon, 01 Jul 2019 00:00:00 +0000</pubDate>
      <guid>/publication/analyzing-genetic-circuits-fontanarrosa-2019/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Design of Asynchronous Genetic Circuits</title>
      <link>/publication/design-asynchronous-genetic-nguyen-2019/</link>
      <pubDate>Mon, 01 Jul 2019 00:00:00 +0000</pubDate>
      <guid>/publication/design-asynchronous-genetic-nguyen-2019/</guid>
      <description></description>
    </item>
    
    <item>
      <title>iBioSim 3: A Tool for Model-Based Genetic Circuit Design</title>
      <link>/publication/i-bio-sim-tool-model-based-watanabe-2019/</link>
      <pubDate>Mon, 01 Jul 2019 00:00:00 +0000</pubDate>
      <guid>/publication/i-bio-sim-tool-model-based-watanabe-2019/</guid>
      <description></description>
    </item>
    
    <item>
      <title>pySBOL: A Python Package for Genetic Design Automation and Standardization</title>
      <link>/publication/py-sbol-python-package-bartley-2019/</link>
      <pubDate>Mon, 01 Jul 2019 00:00:00 +0000</pubDate>
      <guid>/publication/py-sbol-python-package-bartley-2019/</guid>
      <description></description>
    </item>
    
    <item>
      <title>SBOL-OWL: An Ontological Approach for Formal and Semantic Representation of Synthetic Biology Information</title>
      <link>/publication/sbolowl-ontological-approach-misirli-2019/</link>
      <pubDate>Mon, 01 Jul 2019 00:00:00 +0000</pubDate>
      <guid>/publication/sbolowl-ontological-approach-misirli-2019/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Specifications of Standards in Systems and Synthetic Biology: Status and Developments in 2019</title>
      <link>/publication/specifications-standards-systems-schreiber-2019/</link>
      <pubDate>Mon, 01 Jul 2019 00:00:00 +0000</pubDate>
      <guid>/publication/specifications-standards-systems-schreiber-2019/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Specifying Combinatorial Designs with the Synthetic Biology Open Language (SBOL)</title>
      <link>/publication/specifying-combinatorial-designs-roehner-2019/</link>
      <pubDate>Mon, 01 Jul 2019 00:00:00 +0000</pubDate>
      <guid>/publication/specifying-combinatorial-designs-roehner-2019/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Stochastic Analysis of an Genetic Sensor</title>
      <link>/publication/stochastic-analysis-genetic-mante-2019/</link>
      <pubDate>Mon, 01 Jul 2019 00:00:00 +0000</pubDate>
      <guid>/publication/stochastic-analysis-genetic-mante-2019/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Synthetic Biology Open Language (SBOL) Version 2.3</title>
      <link>/publication/synthetic-biology-open-madsen-2019-a/</link>
      <pubDate>Sat, 01 Jun 2019 00:00:00 +0000</pubDate>
      <guid>/publication/synthetic-biology-open-madsen-2019-a/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Synthetic Biology Open Language Visual (SBOL Visual) Version 2.1</title>
      <link>/publication/synthetic-biology-open-madsen-2019/</link>
      <pubDate>Sat, 01 Jun 2019 00:00:00 +0000</pubDate>
      <guid>/publication/synthetic-biology-open-madsen-2019/</guid>
      <description></description>
    </item>
    
    <item>
      <title>The Systems Biology Markup Language (SBML): Language Specification for Level 3 Version 2 Core Release 2</title>
      <link>/publication/systems-biology-markup-hucka-2019/</link>
      <pubDate>Sat, 01 Jun 2019 00:00:00 +0000</pubDate>
      <guid>/publication/systems-biology-markup-hucka-2019/</guid>
      <description></description>
    </item>
    
    <item>
      <title>SBOLExplorer: Data Infrastructure and Data Mining for Genetic Design Repositories</title>
      <link>/publication/sbol-explorer-data-infrastructure-zhang-2019-a/</link>
      <pubDate>Wed, 01 May 2019 00:00:00 +0000</pubDate>
      <guid>/publication/sbol-explorer-data-infrastructure-zhang-2019-a/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Scalable and Reproducible Modeling and Simulation for Heterogeneous Populations</title>
      <link>/publication/scalable-reproducible-modeling-watanabe-2019/</link>
      <pubDate>Wed, 01 May 2019 00:00:00 +0000</pubDate>
      <guid>/publication/scalable-reproducible-modeling-watanabe-2019/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Software Compliance Testing for Workflows Using the Synthetic Biology Open Language</title>
      <link>/publication/software-compliance-testing-samineni-2019/</link>
      <pubDate>Wed, 01 May 2019 00:00:00 +0000</pubDate>
      <guid>/publication/software-compliance-testing-samineni-2019/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Harmonizing Semantic Annotations for Computational Models in Biology</title>
      <link>/publication/harmonizing-semantic-annotations-neal-2019/</link>
      <pubDate>Fri, 01 Mar 2019 00:00:00 +0000</pubDate>
      <guid>/publication/harmonizing-semantic-annotations-neal-2019/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Approximation Techniques for Stochastic Analysis of Biological Systems</title>
      <link>/publication/approximation-techniques-stochastic-neupane-2019/</link>
      <pubDate>Tue, 01 Jan 2019 00:00:00 +0000</pubDate>
      <guid>/publication/approximation-techniques-stochastic-neupane-2019/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Sboljs: Bringing the Synthetic Biology Open Language to the Web Browser</title>
      <link>/publication/sboljs-bringing-synthetic-mclaughlin-2019/</link>
      <pubDate>Tue, 01 Jan 2019 00:00:00 +0000</pubDate>
      <guid>/publication/sboljs-bringing-synthetic-mclaughlin-2019/</guid>
      <description></description>
    </item>
    
    <item>
      <title>An Improved Model Generation Method Using Cello&#39;s Optimized Parameters</title>
      <link>/publication/improved-model-generation-fontanarrosa-2018/</link>
      <pubDate>Mon, 01 Oct 2018 00:00:00 +0000</pubDate>
      <guid>/publication/improved-model-generation-fontanarrosa-2018/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Toward Reproducible Disease Models Using the Systems Biology Markup Language:</title>
      <link>/publication/reproducible-disease-models-watanabe-2018/</link>
      <pubDate>Sat, 01 Sep 2018 00:00:00 +0000</pubDate>
      <guid>/publication/reproducible-disease-models-watanabe-2018/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Myers, iBioSim 3: A Tool for Model-Based Genetic Circuit Design</title>
      <link>/publication/myers-i-bio-sim-tool-watanabe-2018/</link>
      <pubDate>Fri, 01 Jun 2018 00:00:00 +0000</pubDate>
      <guid>/publication/myers-i-bio-sim-tool-watanabe-2018/</guid>
      <description></description>
    </item>
    
    <item>
      <title>SBOLDesigner: A Hierarchical Genetic Design Editor</title>
      <link>/publication/sbol-designer-hierarchical-genetic-zhang-2018/</link>
      <pubDate>Sun, 01 Apr 2018 00:00:00 +0000</pubDate>
      <guid>/publication/sbol-designer-hierarchical-genetic-zhang-2018/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Synthetic Biology Open Language (SBOL) Version 2.2.0</title>
      <link>/publication/synthetic-biology-open-cox-2018-a/</link>
      <pubDate>Sun, 01 Apr 2018 00:00:00 +0000</pubDate>
      <guid>/publication/synthetic-biology-open-cox-2018-a/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Specifications of Standards in Systems and Synthetic Biology: Status and Developments in 2017</title>
      <link>/publication/specifications-standards-systems-schreiber-2018/</link>
      <pubDate>Thu, 01 Mar 2018 00:00:00 +0000</pubDate>
      <guid>/publication/specifications-standards-systems-schreiber-2018/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Synthetic Biology Open Language Visual (SBOL Visual) Version 2.0</title>
      <link>/publication/synthetic-biology-open-cox-2018/</link>
      <pubDate>Thu, 01 Mar 2018 00:00:00 +0000</pubDate>
      <guid>/publication/synthetic-biology-open-cox-2018/</guid>
      <description></description>
    </item>
    
    <item>
      <title>The Systems Biology Markup Language (SBML): Language Specification for Level 3 Version 2 Core</title>
      <link>/publication/systems-biology-markup-hucka-2018/</link>
      <pubDate>Thu, 01 Mar 2018 00:00:00 +0000</pubDate>
      <guid>/publication/systems-biology-markup-hucka-2018/</guid>
      <description></description>
    </item>
    
    <item>
      <title>SynBioHub: A Standards-Enabled Design Repository for Synthetic Biology</title>
      <link>/publication/syn-bio-hub-standards-enabled-design-mclaughlin-2018/</link>
      <pubDate>Thu, 01 Feb 2018 00:00:00 +0000</pubDate>
      <guid>/publication/syn-bio-hub-standards-enabled-design-mclaughlin-2018/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Dynamic Flux Balance Analysis Models in SBML</title>
      <link>/publication/dynamic-flux-balance-watanabe-2018/</link>
      <pubDate>Mon, 01 Jan 2018 00:00:00 +0000</pubDate>
      <guid>/publication/dynamic-flux-balance-watanabe-2018/</guid>
      <description></description>
    </item>
    
    <item>
      <title>A Brief History of COMBINE</title>
      <link>/publication/brief-history-combine-myers-2017/</link>
      <pubDate>Fri, 01 Dec 2017 00:00:00 +0000</pubDate>
      <guid>/publication/brief-history-combine-myers-2017/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Software Compliance Testing for the Synthetic Biology Open Language</title>
      <link>/publication/software-compliance-testing-samineni-2017/</link>
      <pubDate>Tue, 01 Aug 2017 00:00:00 +0000</pubDate>
      <guid>/publication/software-compliance-testing-samineni-2017/</guid>
      <description></description>
    </item>
    
    <item>
      <title>A Validator and Converter for the Synthetic Biology Open Language</title>
      <link>/publication/validator-converter-synthetic-zundel-2017/</link>
      <pubDate>Sat, 01 Jul 2017 00:00:00 +0000</pubDate>
      <guid>/publication/validator-converter-synthetic-zundel-2017/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Model Discovery for Analog/Mixed-Signal Circuits</title>
      <link>/publication/model-discovery-analog-dubikhin-2017/</link>
      <pubDate>Sat, 01 Jul 2017 00:00:00 +0000</pubDate>
      <guid>/publication/model-discovery-analog-dubikhin-2017/</guid>
      <description></description>
    </item>
    
    <item>
      <title>SBOLDesigner 2: An Intuitive Tool for Structural Genetic Design</title>
      <link>/publication/sbol-designer-intuitive-tool-zhang-2017/</link>
      <pubDate>Sat, 01 Jul 2017 00:00:00 +0000</pubDate>
      <guid>/publication/sbol-designer-intuitive-tool-zhang-2017/</guid>
      <description></description>
    </item>
    
    <item>
      <title>A Standard-Enabled Workflow for Synthetic Biology</title>
      <link>/publication/standardenabled-workflow-synthetic-myers-2017/</link>
      <pubDate>Thu, 01 Jun 2017 00:00:00 +0000</pubDate>
      <guid>/publication/standardenabled-workflow-synthetic-myers-2017/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Invited: Advances in Formal Methods for the Design of Analog/Mixed-Signal Systems</title>
      <link>/publication/invited-advances-formal-dubikhin-2017/</link>
      <pubDate>Thu, 01 Jun 2017 00:00:00 +0000</pubDate>
      <guid>/publication/invited-advances-formal-dubikhin-2017/</guid>
      <description></description>
    </item>
    
    <item>
      <title>SBOLme: A Repository of SBOL Parts for Metabolic Engineering</title>
      <link>/publication/sbo-lme-repository-sbol-kuwahara-2017/</link>
      <pubDate>Sat, 01 Apr 2017 00:00:00 +0000</pubDate>
      <guid>/publication/sbo-lme-repository-sbol-kuwahara-2017/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Specifications of Standards in Systems and Synthetic Biology: Status and Developments in 2016</title>
      <link>/publication/specifications-standards-systems-schreiber-2016/</link>
      <pubDate>Thu, 01 Dec 2016 00:00:00 +0000</pubDate>
      <guid>/publication/specifications-standards-systems-schreiber-2016/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Synthetic Biology Open Language (SBOL) Version 2.1.0</title>
      <link>/publication/synthetic-biology-open-beal-2016/</link>
      <pubDate>Thu, 01 Dec 2016 00:00:00 +0000</pubDate>
      <guid>/publication/synthetic-biology-open-beal-2016/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Design of Mixed-Signal Systems With Asynchronous Control</title>
      <link>/publication/design-mixed-signal-systems-dubikhin-2016/</link>
      <pubDate>Sat, 01 Oct 2016 00:00:00 +0000</pubDate>
      <guid>/publication/design-mixed-signal-systems-dubikhin-2016/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Toward Community Standards and Software for Whole-Cell Modeling</title>
      <link>/publication/community-standards-software-waltemath-2016/</link>
      <pubDate>Sat, 01 Oct 2016 00:00:00 +0000</pubDate>
      <guid>/publication/community-standards-software-waltemath-2016/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Efficient Analysis of Systems Biology Markup Language Models of Cellular Populations Using Arrays</title>
      <link>/publication/efficient-analysis-systems-watanabe-2016/</link>
      <pubDate>Mon, 01 Aug 2016 00:00:00 +0000</pubDate>
      <guid>/publication/efficient-analysis-systems-watanabe-2016/</guid>
      <description></description>
    </item>
    
    <item>
      <title>A Converter from the Systems Biology Markup Language to the Synthetic Biology Open Language</title>
      <link>/publication/converter-systems-biology-nguyen-2016/</link>
      <pubDate>Wed, 01 Jun 2016 00:00:00 +0000</pubDate>
      <guid>/publication/converter-systems-biology-nguyen-2016/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Sharing Structure and Function in Biological Design with SBOL 2.0</title>
      <link>/publication/sharing-structure-function-roehner-2016/</link>
      <pubDate>Wed, 01 Jun 2016 00:00:00 +0000</pubDate>
      <guid>/publication/sharing-structure-function-roehner-2016/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Verification Methodologies for Fault-Tolerant Network-on-Chip Systems</title>
      <link>/publication/verification-methodologies-fault-tolerant-zhang-2016/</link>
      <pubDate>Sun, 01 May 2016 00:00:00 +0000</pubDate>
      <guid>/publication/verification-methodologies-fault-tolerant-zhang-2016/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Engineering Genetic Circuits</title>
      <link>/publication/engineering-genetic-circuits-myers-2016/</link>
      <pubDate>Fri, 01 Apr 2016 00:00:00 +0000</pubDate>
      <guid>/publication/engineering-genetic-circuits-myers-2016/</guid>
      <description></description>
    </item>
    
    <item>
      <title>An Improved Fault-Tolerant Routing Algorithm for a Network-on-Chip Derived with Formal Analysis</title>
      <link>/publication/improved-faulttolerant-routing-zhang-2016/</link>
      <pubDate>Tue, 01 Mar 2016 00:00:00 +0000</pubDate>
      <guid>/publication/improved-faulttolerant-routing-zhang-2016/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Introduction to the Special Issue on Computational Synthetic Biology</title>
      <link>/publication/introduction-special-issue-myers-2015/</link>
      <pubDate>Tue, 01 Dec 2015 00:00:00 +0000</pubDate>
      <guid>/publication/introduction-special-issue-myers-2015/</guid>
      <description></description>
    </item>
    
    <item>
      <title>libSBOLj 2.0: A Java Library to Support SBOL 2.0</title>
      <link>/publication/lib-sbo-lj-java-library-zhang-2015/</link>
      <pubDate>Tue, 01 Dec 2015 00:00:00 +0000</pubDate>
      <guid>/publication/lib-sbo-lj-java-library-zhang-2015/</guid>
      <description></description>
    </item>
    
    <item>
      <title>SBOL Visual: A Graphical Language for Genetic Designs</title>
      <link>/publication/sbol-visual-graphical-quinn-2015/</link>
      <pubDate>Tue, 01 Dec 2015 00:00:00 +0000</pubDate>
      <guid>/publication/sbol-visual-graphical-quinn-2015/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Stochastic Model Checking of Genetic Circuits</title>
      <link>/publication/stochastic-model-checking-madsen-2015/</link>
      <pubDate>Tue, 01 Dec 2015 00:00:00 +0000</pubDate>
      <guid>/publication/stochastic-model-checking-madsen-2015/</guid>
      <description></description>
    </item>
    
    <item>
      <title>JSBML 1.0: Providing a Smorgasbord of Options to Encode Systems Biology Models</title>
      <link>/publication/jsbml-providing-smorgasbord-rodriguez-2015/</link>
      <pubDate>Thu, 01 Oct 2015 00:00:00 +0000</pubDate>
      <guid>/publication/jsbml-providing-smorgasbord-rodriguez-2015/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Synthetic Biology Open Language (SBOL) Version 2.0.0</title>
      <link>/publication/synthetic-biology-open-bartley-2015/</link>
      <pubDate>Tue, 01 Sep 2015 00:00:00 +0000</pubDate>
      <guid>/publication/synthetic-biology-open-bartley-2015/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Systems Biology Markup Language (SBML) Level 2 Version 5: Structures and Facilities for Model Definitions</title>
      <link>/publication/systems-biology-markup-hucka-2015/</link>
      <pubDate>Tue, 01 Sep 2015 00:00:00 +0000</pubDate>
      <guid>/publication/systems-biology-markup-hucka-2015/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Efficient, Sound Formal Verification for Analog/Mixed-Signal Circuits</title>
      <link>/publication/efficient-sound-formal-fisher-2015/</link>
      <pubDate>Sat, 01 Aug 2015 00:00:00 +0000</pubDate>
      <guid>/publication/efficient-sound-formal-fisher-2015/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Generating Systems Biology Markup Language Models from the Synthetic Biology Open Language</title>
      <link>/publication/generating-systems-biology-roehner-2015/</link>
      <pubDate>Sat, 01 Aug 2015 00:00:00 +0000</pubDate>
      <guid>/publication/generating-systems-biology-roehner-2015/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Compositional Model Checking of Concurrent Systems</title>
      <link>/publication/compositional-model-checking-zheng-2015/</link>
      <pubDate>Mon, 01 Jun 2015 00:00:00 +0000</pubDate>
      <guid>/publication/compositional-model-checking-zheng-2015/</guid>
      <description></description>
    </item>
    
    <item>
      <title>SBML Level 3 Package: Hierarchical Model Composition, Version 1 Release 3</title>
      <link>/publication/sbml-level-package-smith-2015/</link>
      <pubDate>Mon, 01 Jun 2015 00:00:00 +0000</pubDate>
      <guid>/publication/sbml-level-package-smith-2015/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Specifications of Standards in Systems and Synthetic Biology</title>
      <link>/publication/specifications-standards-systems-schreiber-2015/</link>
      <pubDate>Mon, 01 Jun 2015 00:00:00 +0000</pubDate>
      <guid>/publication/specifications-standards-systems-schreiber-2015/</guid>
      <description></description>
    </item>
    
    <item>
      <title>A New Assertion Property Language for Analog/Mixed-Signal Circuits</title>
      <link>/publication/new-assertion-property-fisher-2015/</link>
      <pubDate>Thu, 01 Jan 2015 00:00:00 +0000</pubDate>
      <guid>/publication/new-assertion-property-fisher-2015/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Computational Synthetic Biology: Progress and the Road Ahead</title>
      <link>/publication/computational-synthetic-biology-myers-2015/</link>
      <pubDate>Thu, 01 Jan 2015 00:00:00 +0000</pubDate>
      <guid>/publication/computational-synthetic-biology-myers-2015/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Efficient Analysis Methods in Synthetic Biology</title>
      <link>/publication/efficient-analysis-methods-madsen-2015/</link>
      <pubDate>Thu, 01 Jan 2015 00:00:00 +0000</pubDate>
      <guid>/publication/efficient-analysis-methods-madsen-2015/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Promoting Coordinated Development of Community-Based Information Standards for Modeling in Biology: The COMBINE Initiative</title>
      <link>/publication/promoting-coordinated-development-hucka-2015/</link>
      <pubDate>Thu, 01 Jan 2015 00:00:00 +0000</pubDate>
      <guid>/publication/promoting-coordinated-development-hucka-2015/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Proposed Data Model for the Next Version of the Synthetic Biology Open Language</title>
      <link>/publication/proposed-data-model-roehner-2015/</link>
      <pubDate>Thu, 01 Jan 2015 00:00:00 +0000</pubDate>
      <guid>/publication/proposed-data-model-roehner-2015/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Reachability Analysis Using Extremal Rates</title>
      <link>/publication/reachability-analysis-using-fisher-2015/</link>
      <pubDate>Thu, 01 Jan 2015 00:00:00 +0000</pubDate>
      <guid>/publication/reachability-analysis-using-fisher-2015/</guid>
      <description></description>
    </item>
    
    <item>
      <title>The Synthetic Biology Open Language</title>
      <link>/publication/synthetic-biology-open-myers-2015/</link>
      <pubDate>Thu, 01 Jan 2015 00:00:00 +0000</pubDate>
      <guid>/publication/synthetic-biology-open-myers-2015/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Technology Mapping of Genetic Circuits Designs</title>
      <link>/publication/technology-mapping-genetic-roehner-2014/</link>
      <pubDate>Mon, 01 Dec 2014 00:00:00 +0000</pubDate>
      <guid>/publication/technology-mapping-genetic-roehner-2014/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Directed Acyclic Graph-Based Technology Mapping of Genetic Circuit Models</title>
      <link>/publication/directed-acyclic-graph-based-roehner-2014/</link>
      <pubDate>Fri, 01 Aug 2014 00:00:00 +0000</pubDate>
      <guid>/publication/directed-acyclic-graph-based-roehner-2014/</guid>
      <description></description>
    </item>
    
    <item>
      <title>LEMA: A Tool for the Formal Verification of Digitally-Intensive Analog/Mixed-Signal Circuits</title>
      <link>/publication/lema-tool-formal-fisher-2014/</link>
      <pubDate>Fri, 01 Aug 2014 00:00:00 +0000</pubDate>
      <guid>/publication/lema-tool-formal-fisher-2014/</guid>
      <description></description>
    </item>
    
    <item>
      <title>The Synthetic Biology Open Language (SBOL) Provides a Community Standard for Communicating Designs in Synthetic Biology</title>
      <link>/publication/synthetic-biology-open-galdzicki-2014/</link>
      <pubDate>Sun, 01 Jun 2014 00:00:00 +0000</pubDate>
      <guid>/publication/synthetic-biology-open-galdzicki-2014/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Hierarchical Stochastic Simulation of Genetic Circuits</title>
      <link>/publication/hierarchical-stochastic-simulation-watanabe-2014-a/</link>
      <pubDate>Thu, 01 May 2014 00:00:00 +0000</pubDate>
      <guid>/publication/hierarchical-stochastic-simulation-watanabe-2014-a/</guid>
      <description></description>
    </item>
    
    <item>
      <title>QDI Logic for Signaling Data Validity in Bundled-Data Design: A Kogge-Stone Case Study</title>
      <link>/publication/qdi-logic-signaling-butzke-2014/</link>
      <pubDate>Thu, 01 May 2014 00:00:00 +0000</pubDate>
      <guid>/publication/qdi-logic-signaling-butzke-2014/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Hierarchical Stochastic Simulation of Genetic Circuits</title>
      <link>/publication/hierarchical-stochastic-simulation-watanabe-2014-b/</link>
      <pubDate>Tue, 01 Apr 2014 00:00:00 +0000</pubDate>
      <guid>/publication/hierarchical-stochastic-simulation-watanabe-2014-b/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Meeting Report from the Fourth Meeting of the Computational Modeling in Biology Network (COMBINE)</title>
      <link>/publication/meeting-report-fourth-waltemath-2014/</link>
      <pubDate>Sat, 01 Mar 2014 00:00:00 +0000</pubDate>
      <guid>/publication/meeting-report-fourth-waltemath-2014/</guid>
      <description></description>
    </item>
    
    <item>
      <title>A Methodology to Annotate Systems Biology Markup Language Models with the Synthetic Biology Open Language</title>
      <link>/publication/methodology-annotate-systems-roehner-2014/</link>
      <pubDate>Sat, 01 Feb 2014 00:00:00 +0000</pubDate>
      <guid>/publication/methodology-annotate-systems-roehner-2014/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Formal Analysis of a Fault-Tolerant Routing Algorithm for a Network-on-Chip</title>
      <link>/publication/formal-analysis-fault-tolerant-zhang-2014/</link>
      <pubDate>Wed, 01 Jan 2014 00:00:00 +0000</pubDate>
      <guid>/publication/formal-analysis-fault-tolerant-zhang-2014/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Hierarchical Stochastic Simulation Algorithm for SBML Models of Genetic Circuits</title>
      <link>/publication/hierarchical-stochastic-simulation-watanabe-2014/</link>
      <pubDate>Wed, 01 Jan 2014 00:00:00 +0000</pubDate>
      <guid>/publication/hierarchical-stochastic-simulation-watanabe-2014/</guid>
      <description></description>
    </item>
    
    <item>
      <title>A New Assertion Property Language for Analog/Mixed-Signal Circuits</title>
      <link>/publication/new-assertion-property-kulkarni-2013/</link>
      <pubDate>Sun, 01 Sep 2013 00:00:00 +0000</pubDate>
      <guid>/publication/new-assertion-property-kulkarni-2013/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Asynchronous Circuit Design (in Chinese)</title>
      <link>/publication/asynchronous-circuit-design-myers-2013/</link>
      <pubDate>Sun, 01 Sep 2013 00:00:00 +0000</pubDate>
      <guid>/publication/asynchronous-circuit-design-myers-2013/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Improved Model Generation and Property Specification for Analog/Mixed-Signal Circuits</title>
      <link>/publication/improved-model-generation-kulkarni-2013/</link>
      <pubDate>Thu, 01 Aug 2013 00:00:00 +0000</pubDate>
      <guid>/publication/improved-model-generation-kulkarni-2013/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Stochastic Analysis of Synthetic Genetic Circuits</title>
      <link>/publication/stochastic-analysis-synthetic-madsen-2013/</link>
      <pubDate>Thu, 01 Aug 2013 00:00:00 +0000</pubDate>
      <guid>/publication/stochastic-analysis-synthetic-madsen-2013/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Dynamic Modeling of Cellular Populations within iBioSim</title>
      <link>/publication/dynamic-modeling-cellular-stevens-2013/</link>
      <pubDate>Wed, 01 May 2013 00:00:00 +0000</pubDate>
      <guid>/publication/dynamic-modeling-cellular-stevens-2013/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Verification of Digitally-Intensive Analog Circuits via Kernel Ridge Regression and Hybrid Reachability Analysis</title>
      <link>/publication/verification-digitallyintensive-analog-lin-2013/</link>
      <pubDate>Wed, 01 May 2013 00:00:00 +0000</pubDate>
      <guid>/publication/verification-digitallyintensive-analog-lin-2013/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Platforms for Genetic Design Automation</title>
      <link>/publication/platforms-genetic-design-myers-2013/</link>
      <pubDate>Tue, 01 Jan 2013 00:00:00 +0000</pubDate>
      <guid>/publication/platforms-genetic-design-myers-2013/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Modeling and Design Automation of Biological Circuits and Systems</title>
      <link>/publication/modeling-design-automation-miskov-zivanov-2012/</link>
      <pubDate>Thu, 01 Nov 2012 00:00:00 +0000</pubDate>
      <guid>/publication/modeling-design-automation-miskov-zivanov-2012/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Using Decision Diagrams to Compactly Represent the State Space for Explicit Model Checking</title>
      <link>/publication/using-decision-diagrams-zheng-2012/</link>
      <pubDate>Thu, 01 Nov 2012 00:00:00 +0000</pubDate>
      <guid>/publication/using-decision-diagrams-zheng-2012/</guid>
      <description></description>
    </item>
    
    <item>
      <title>An Improvement in Partial Order Reduction Using Behavioral Analysis</title>
      <link>/publication/improvement-partial-order-zhang-2012/</link>
      <pubDate>Wed, 01 Aug 2012 00:00:00 +0000</pubDate>
      <guid>/publication/improvement-partial-order-zhang-2012/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Design and Test of Genetic Circuits Using $ tt iBioSim$iBioSim</title>
      <link>/publication/design-test-genetic-madsen-2012/</link>
      <pubDate>Fri, 01 Jun 2012 00:00:00 +0000</pubDate>
      <guid>/publication/design-test-genetic-madsen-2012/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Utilizing Stochastic Model Checking to Analyze Genetic Circuits</title>
      <link>/publication/utilizing-stochastic-model-madsen-2012/</link>
      <pubDate>Tue, 01 May 2012 00:00:00 +0000</pubDate>
      <guid>/publication/utilizing-stochastic-model-madsen-2012/</guid>
      <description></description>
    </item>
    
    <item>
      <title>A Compositional Minimization Approach for Large Asynchronous Design Verification</title>
      <link>/publication/compositional-minimization-approach-zheng-2012/</link>
      <pubDate>Sun, 01 Jan 2012 00:00:00 +0000</pubDate>
      <guid>/publication/compositional-minimization-approach-zheng-2012/</guid>
      <description></description>
    </item>
    
    <item>
      <title>A Fault-Tolerant Routing Algorithm for a Network-on-Chip Using a Link Fault Model</title>
      <link>/publication/fault-tolerant-routing-algorithm-wu-2011/</link>
      <pubDate>Tue, 01 Nov 2011 00:00:00 +0000</pubDate>
      <guid>/publication/fault-tolerant-routing-algorithm-wu-2011/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Erlang-Delayed Stochastic Chemical Kinetic Formalism for Efficient Analysis of Biological Systems with Non-Elementary Reaction Effects</title>
      <link>/publication/erlangdelayed-stochastic-chemical-kuwahara-2011/</link>
      <pubDate>Mon, 01 Aug 2011 00:00:00 +0000</pubDate>
      <guid>/publication/erlangdelayed-stochastic-chemical-kuwahara-2011/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Automated Abstraction of Labeled Petri Nets</title>
      <link>/publication/automated-abstraction-labeled-jones-2011/</link>
      <pubDate>Sun, 01 May 2011 00:00:00 +0000</pubDate>
      <guid>/publication/automated-abstraction-labeled-jones-2011/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Modeling and Visualization of Synthetic Genetic Circuits</title>
      <link>/publication/modeling-visualization-synthetic-patterson-2011/</link>
      <pubDate>Sun, 01 May 2011 00:00:00 +0000</pubDate>
      <guid>/publication/modeling-visualization-synthetic-patterson-2011/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Verification of Analog/Mixed-Signal Circuits Using Labeled Hybrid Petri Nets</title>
      <link>/publication/verification-analog-mixed-signal-little-2011/</link>
      <pubDate>Fri, 01 Apr 2011 00:00:00 +0000</pubDate>
      <guid>/publication/verification-analog-mixed-signal-little-2011/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Learning Genetic Regulatory Network Connectivity from Time Series Data</title>
      <link>/publication/learning-genetic-regulatory-barker-2011/</link>
      <pubDate>Sat, 01 Jan 2011 00:00:00 +0000</pubDate>
      <guid>/publication/learning-genetic-regulatory-barker-2011/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Automatic Extraction of Behavioral Models from Simulations of Analog/Mixed-Signal (AMS) Circuits</title>
      <link>/publication/automatic-extraction-behavioral-batchu-2010/</link>
      <pubDate>Wed, 01 Dec 2010 00:00:00 +0000</pubDate>
      <guid>/publication/automatic-extraction-behavioral-batchu-2010/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Effecient Stochastic Simulation to Analyze Targeted Properties of Biological Systems</title>
      <link>/publication/effecient-stochastic-simulation-kuwahara-2010/</link>
      <pubDate>Sun, 01 Aug 2010 00:00:00 +0000</pubDate>
      <guid>/publication/effecient-stochastic-simulation-kuwahara-2010/</guid>
      <description></description>
    </item>
    
    <item>
      <title>State Space Reductions for Scalable Verification of Asynchronous Designs</title>
      <link>/publication/state-space-reductions-yao-2010/</link>
      <pubDate>Tue, 01 Jun 2010 00:00:00 +0000</pubDate>
      <guid>/publication/state-space-reductions-yao-2010/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Design and Analysis of a Robust Genetic Muller C-Element</title>
      <link>/publication/design-analysis-robust-nguyen-2010/</link>
      <pubDate>Sat, 01 May 2010 00:00:00 +0000</pubDate>
      <guid>/publication/design-analysis-robust-nguyen-2010/</guid>
      <description></description>
    </item>
    
    <item>
      <title>iSSA: An Incremental Stochastic Simulation Algorithm for Genetic Circuits</title>
      <link>/publication/issa-incremental-stochastic-winstead-2010/</link>
      <pubDate>Sat, 01 May 2010 00:00:00 +0000</pubDate>
      <guid>/publication/issa-incremental-stochastic-winstead-2010/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Analog/Mixed-Signal Circuit Verification Using Models Generated from Simulation Traces</title>
      <link>/publication/analog-mixedsignal-circuit-little-2010/</link>
      <pubDate>Thu, 01 Apr 2010 00:00:00 +0000</pubDate>
      <guid>/publication/analog-mixedsignal-circuit-little-2010/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Automatic Abstraction for Verification of Cyber-Physical Systems</title>
      <link>/publication/automatic-abstraction-verification-thacker-2010/</link>
      <pubDate>Thu, 01 Apr 2010 00:00:00 +0000</pubDate>
      <guid>/publication/automatic-abstraction-verification-thacker-2010/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Temperature Control of Fimbriation Circuit Switch in Uropathogenic Escherichia Coli: Quantitative Analysis via Automated Model Abstraction</title>
      <link>/publication/temperature-control-fimbriation-kuwahara-2010/</link>
      <pubDate>Mon, 01 Mar 2010 00:00:00 +0000</pubDate>
      <guid>/publication/temperature-control-fimbriation-kuwahara-2010/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Abstraction Methods for Analysis of Gene Regulatory Networks</title>
      <link>/publication/abstraction-methods-analysis-kuwahara-2010/</link>
      <pubDate>Fri, 01 Jan 2010 00:00:00 +0000</pubDate>
      <guid>/publication/abstraction-methods-analysis-kuwahara-2010/</guid>
      <description></description>
    </item>
    
    <item>
      <title>A New Verification Method For Embedded Systems</title>
      <link>/publication/new-verification-method-thacker-2009/</link>
      <pubDate>Tue, 01 Dec 2009 00:00:00 +0000</pubDate>
      <guid>/publication/new-verification-method-thacker-2009/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Genetic Design Automation</title>
      <link>/publication/genetic-design-automation-myers-2009/</link>
      <pubDate>Sun, 01 Nov 2009 00:00:00 +0000</pubDate>
      <guid>/publication/genetic-design-automation-myers-2009/</guid>
      <description></description>
    </item>
    
    <item>
      <title>iBioSim: A Tool for the Analysis and Design of Genetic Circuits</title>
      <link>/publication/i-bio-sim-tool-analysis-myers-2009/</link>
      <pubDate>Sun, 01 Nov 2009 00:00:00 +0000</pubDate>
      <guid>/publication/i-bio-sim-tool-analysis-myers-2009/</guid>
      <description></description>
    </item>
    
    <item>
      <title>A New Verification Method for Embedded Systems</title>
      <link>/publication/new-verification-method-thacker-2009-a/</link>
      <pubDate>Thu, 01 Oct 2009 00:00:00 +0000</pubDate>
      <guid>/publication/new-verification-method-thacker-2009-a/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Representing Genetic Networks as Labeled Hybrid Petri Nets for State Space Exploration and Markov Chain Analysis</title>
      <link>/publication/representing-genetic-networks-madsen-2009/</link>
      <pubDate>Mon, 01 Jun 2009 00:00:00 +0000</pubDate>
      <guid>/publication/representing-genetic-networks-madsen-2009/</guid>
      <description></description>
    </item>
    
    <item>
      <title>A Behavioral Synthesis System for Asynchronous Circuits with Bundled-Data Implementation</title>
      <link>/publication/behavioral-synthesis-system-hamada-2009/</link>
      <pubDate>Thu, 01 Jan 2009 00:00:00 +0000</pubDate>
      <guid>/publication/behavioral-synthesis-system-hamada-2009/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Efficient Modeling and Verification of Analog/Mixed-Signal Circuits Using Labeled Hybrid Petri Nets</title>
      <link>/publication/efficient-modeling-verification-little-2008/</link>
      <pubDate>Mon, 01 Dec 2008 00:00:00 +0000</pubDate>
      <guid>/publication/efficient-modeling-verification-little-2008/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Verification of Analog/Mixed-Signal Circuits Using Symbolic Methods</title>
      <link>/publication/verification-analog-mixed-signal-walter-2008/</link>
      <pubDate>Mon, 01 Dec 2008 00:00:00 +0000</pubDate>
      <guid>/publication/verification-analog-mixed-signal-walter-2008/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Production-Passage-Time Approximation: A New Approximation Method to Accelerate the Simulation Process of Enzymatic Reactions</title>
      <link>/publication/productionpassagetime-approximation-new-kuwahara-2008/</link>
      <pubDate>Mon, 01 Sep 2008 00:00:00 +0000</pubDate>
      <guid>/publication/productionpassagetime-approximation-new-kuwahara-2008/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Design and Analysis of Genetic Circuits</title>
      <link>/publication/design-analysis-genetic-nguyen-2008/</link>
      <pubDate>Fri, 01 Aug 2008 00:00:00 +0000</pubDate>
      <guid>/publication/design-analysis-genetic-nguyen-2008/</guid>
      <description></description>
    </item>
    
    <item>
      <title>A Behavioral Synthesis Method for Asynchronous Circuits with Bundled-Data Implementation (Tool Paper)</title>
      <link>/publication/behavioral-synthesis-method-naohirohamada-2008/</link>
      <pubDate>Sun, 01 Jun 2008 00:00:00 +0000</pubDate>
      <guid>/publication/behavioral-synthesis-method-naohirohamada-2008/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Synthesis of Genetic Circuits from Graphical Specifications</title>
      <link>/publication/synthesis-genetic-circuits-nguyen-2008/</link>
      <pubDate>Sun, 01 Jun 2008 00:00:00 +0000</pubDate>
      <guid>/publication/synthesis-genetic-circuits-nguyen-2008/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Abstract Modeling and Simulation Aided Verification of Analog/Mixed-Signal Circuits</title>
      <link>/publication/abstract-modeling-simulation-little-2008/</link>
      <pubDate>Tue, 01 Jan 2008 00:00:00 +0000</pubDate>
      <guid>/publication/abstract-modeling-simulation-little-2008/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Fate and Fortune in Rural China: Social Organization and Population Behavior in Liaoning, 1774-1873</title>
      <link>/publication/fate-fortune-rural-huang-2008/</link>
      <pubDate>Tue, 01 Jan 2008 00:00:00 +0000</pubDate>
      <guid>/publication/fate-fortune-rural-huang-2008/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Application of Automated Model Generation Techniques to Analog/Mixed-Signal Circuits</title>
      <link>/publication/application-automated-model-little-2007/</link>
      <pubDate>Sat, 01 Dec 2007 00:00:00 +0000</pubDate>
      <guid>/publication/application-automated-model-little-2007/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Learning Genetic Regulatory Network Connectivity from Time Series Data</title>
      <link>/publication/learning-genetic-regulatory-barker-2007/</link>
      <pubDate>Sat, 01 Dec 2007 00:00:00 +0000</pubDate>
      <guid>/publication/learning-genetic-regulatory-barker-2007/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Model Abstraction and Temporal Behavior Analysis of Genetic Regulatory Networks</title>
      <link>/publication/model-abstraction-temporal-kuwahara-2007/</link>
      <pubDate>Sat, 01 Dec 2007 00:00:00 +0000</pubDate>
      <guid>/publication/model-abstraction-temporal-kuwahara-2007/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Scheduling Methods for Asynchronous Circuits with Bundled-Data Implementations Based on the Approximation of Start Times</title>
      <link>/publication/scheduling-methods-asynchronous-saito-2007/</link>
      <pubDate>Sat, 01 Dec 2007 00:00:00 +0000</pubDate>
      <guid>/publication/scheduling-methods-asynchronous-saito-2007/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Verification of Analog and Mixed-Signal Circuits Using Symbolic Methods</title>
      <link>/publication/verification-analog-mixed-signal-walter-2007/</link>
      <pubDate>Wed, 01 Aug 2007 00:00:00 +0000</pubDate>
      <guid>/publication/verification-analog-mixed-signal-walter-2007/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Hazard Checking of Timed Asynchronous Circuits Revisited</title>
      <link>/publication/hazard-checking-timed-beal-2007/</link>
      <pubDate>Sun, 01 Jul 2007 00:00:00 +0000</pubDate>
      <guid>/publication/hazard-checking-timed-beal-2007/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Synthesis of Timed Circuits Based on Decomposition</title>
      <link>/publication/synthesis-timed-circuits-yoneda-2007/</link>
      <pubDate>Sun, 01 Jul 2007 00:00:00 +0000</pubDate>
      <guid>/publication/synthesis-timed-circuits-yoneda-2007/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Efficient Verification of Hazard-Freedom in Gate-Level Timed Asynchronous Circuits</title>
      <link>/publication/efficient-verification-hazard-freedom-nelson-2007/</link>
      <pubDate>Thu, 01 Mar 2007 00:00:00 +0000</pubDate>
      <guid>/publication/efficient-verification-hazard-freedom-nelson-2007/</guid>
      <description></description>
    </item>
    
    <item>
      <title>The Design of a Genetic Muller C-Element</title>
      <link>/publication/design-genetic-muller-nguyen-2007-a/</link>
      <pubDate>Thu, 01 Mar 2007 00:00:00 +0000</pubDate>
      <guid>/publication/design-genetic-muller-nguyen-2007-a/</guid>
      <description></description>
    </item>
    
    <item>
      <title>The Design of a Genetic Muller C-Element</title>
      <link>/publication/design-genetic-muller-nguyen-2007/</link>
      <pubDate>Thu, 01 Mar 2007 00:00:00 +0000</pubDate>
      <guid>/publication/design-genetic-muller-nguyen-2007/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Analog/Mixed-Signal Circuit Verification Using Models Generated from Simulation Traces</title>
      <link>/publication/analog-mixed-signal-circuit-little-2007-a/</link>
      <pubDate>Mon, 01 Jan 2007 00:00:00 +0000</pubDate>
      <guid>/publication/analog-mixed-signal-circuit-little-2007-a/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Analog/Mixed-Signal Circuit Verification Using Models Generated from Simulation Traces</title>
      <link>/publication/analog-mixed-signal-circuit-little-2007/</link>
      <pubDate>Mon, 01 Jan 2007 00:00:00 +0000</pubDate>
      <guid>/publication/analog-mixed-signal-circuit-little-2007/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Bounded Model Checking of Analog and Mixed-Signal Circuits Using an SMT Solver</title>
      <link>/publication/bounded-model-checking-walter-2007-a/</link>
      <pubDate>Mon, 01 Jan 2007 00:00:00 +0000</pubDate>
      <guid>/publication/bounded-model-checking-walter-2007-a/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Bounded Model Checking of Analog and Mixed-Signal Circuits Using an SMT Solver</title>
      <link>/publication/bounded-model-checking-walter-2007/</link>
      <pubDate>Mon, 01 Jan 2007 00:00:00 +0000</pubDate>
      <guid>/publication/bounded-model-checking-walter-2007/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Production-Passage-Time Approximation: A New Approximation Method to Accelerate the Simulation Process of Enzymatic Reactions</title>
      <link>/publication/production-passage-time-approximation-new-kuwahara-2007/</link>
      <pubDate>Mon, 01 Jan 2007 00:00:00 +0000</pubDate>
      <guid>/publication/production-passage-time-approximation-new-kuwahara-2007/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Symbolic Model Checking of Analog/Mixed-Signal Circuits</title>
      <link>/publication/symbolic-model-checking-walter-2007-a/</link>
      <pubDate>Mon, 01 Jan 2007 00:00:00 +0000</pubDate>
      <guid>/publication/symbolic-model-checking-walter-2007-a/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Symbolic Model Checking of Analog/Mixed-Signal Circuits</title>
      <link>/publication/symbolic-model-checking-walter-2007/</link>
      <pubDate>Mon, 01 Jan 2007 00:00:00 +0000</pubDate>
      <guid>/publication/symbolic-model-checking-walter-2007/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Verification of Analog/Mixed-Signal Circuits Using Labeled Hybrid Petri Nets</title>
      <link>/publication/verification-analog-mixed-signal-little-2006/</link>
      <pubDate>Wed, 01 Nov 2006 00:00:00 +0000</pubDate>
      <guid>/publication/verification-analog-mixed-signal-little-2006/</guid>
      <description></description>
    </item>
    
    <item>
      <title>ILP-Based Scheduling for Asynchronous Circuits in Bundled-Data Implementation</title>
      <link>/publication/il-pbased-scheduling-asynchronous-saito-2006/</link>
      <pubDate>Fri, 01 Sep 2006 00:00:00 +0000</pubDate>
      <guid>/publication/il-pbased-scheduling-asynchronous-saito-2006/</guid>
      <description></description>
    </item>
    
    <item>
      <title>The Case for Analog Circuit Verification</title>
      <link>/publication/case-analog-circuit-myers-2006/</link>
      <pubDate>Thu, 01 Jun 2006 00:00:00 +0000</pubDate>
      <guid>/publication/case-analog-circuit-myers-2006/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Verification of Timed Circuits with Failure-Directed Abstractions</title>
      <link>/publication/verification-timed-circuits-haozheng-2006/</link>
      <pubDate>Wed, 01 Mar 2006 00:00:00 +0000</pubDate>
      <guid>/publication/verification-timed-circuits-haozheng-2006/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Abstracted Stochastic Analysis of Type 1 Pili Expression in E. Coli</title>
      <link>/publication/abstracted-stochastic-analysis-kuwahara-2006/</link>
      <pubDate>Sun, 01 Jan 2006 00:00:00 +0000</pubDate>
      <guid>/publication/abstracted-stochastic-analysis-kuwahara-2006/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Automated Abstraction Methodology for Genetic Regulatory Networks</title>
      <link>/publication/automated-abstraction-methodology-kuwahara-2006/</link>
      <pubDate>Sun, 01 Jan 2006 00:00:00 +0000</pubDate>
      <guid>/publication/automated-abstraction-methodology-kuwahara-2006/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Learning Genetic Regulatory Network Connectivity from Time Series Data</title>
      <link>/publication/learning-genetic-regulatory-barker-2006/</link>
      <pubDate>Sun, 01 Jan 2006 00:00:00 +0000</pubDate>
      <guid>/publication/learning-genetic-regulatory-barker-2006/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Failure Trace Analysis of Timed Circuits for Automatic Timing Constraints Derivation</title>
      <link>/publication/failure-trace-analysis-kitai-2005/</link>
      <pubDate>Tue, 01 Nov 2005 00:00:00 +0000</pubDate>
      <guid>/publication/failure-trace-analysis-kitai-2005/</guid>
      <description></description>
    </item>
    
    <item>
      <title>A Scheduling Method for Asynchronous Bundled-Data Implementations Based on The Completion of Data Operations</title>
      <link>/publication/scheduling-method-asynchronous-saito-2005/</link>
      <pubDate>Fri, 01 Jul 2005 00:00:00 +0000</pubDate>
      <guid>/publication/scheduling-method-asynchronous-saito-2005/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Partial Order Reduction for Detecting Safety and Timing Failures of Timed Circuits</title>
      <link>/publication/partial-order-reduction-pradubsuwun-2005/</link>
      <pubDate>Fri, 01 Jul 2005 00:00:00 +0000</pubDate>
      <guid>/publication/partial-order-reduction-pradubsuwun-2005/</guid>
      <description></description>
    </item>
    
    <item>
      <title>A Scheduling Method for Asynchronous Bundled-Data Implementations</title>
      <link>/publication/scheduling-method-asynchronous-saito-2005-a/</link>
      <pubDate>Wed, 01 Jun 2005 00:00:00 +0000</pubDate>
      <guid>/publication/scheduling-method-asynchronous-saito-2005-a/</guid>
      <description></description>
    </item>
    
    <item>
      <title>High Level Synthesis of Timed Asynchronous Circuits</title>
      <link>/publication/high-level-synthesis-yoneda-2005-a/</link>
      <pubDate>Tue, 01 Mar 2005 00:00:00 +0000</pubDate>
      <guid>/publication/high-level-synthesis-yoneda-2005-a/</guid>
      <description></description>
    </item>
    
    <item>
      <title>High Level Synthesis of Timed Asynchronous Circuits</title>
      <link>/publication/high-level-synthesis-yoneda-2005/</link>
      <pubDate>Tue, 01 Mar 2005 00:00:00 +0000</pubDate>
      <guid>/publication/high-level-synthesis-yoneda-2005/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Asynchronous Abstraction Methodology for Genetic Regulatory Networks</title>
      <link>/publication/asynchronous-abstraction-methodology-kuwahara-2005/</link>
      <pubDate>Sat, 01 Jan 2005 00:00:00 +0000</pubDate>
      <guid>/publication/asynchronous-abstraction-methodology-kuwahara-2005/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Application of Synchronous Synthesis Tools for High-Level Asynchronous Design</title>
      <link>/publication/application-synchronous-synthesis-yanyi-2004/</link>
      <pubDate>Wed, 01 Dec 2004 00:00:00 +0000</pubDate>
      <guid>/publication/application-synchronous-synthesis-yanyi-2004/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Technology Mapping of Timed Asynchronous Circuits</title>
      <link>/publication/technology-mapping-timed-nelson-2004/</link>
      <pubDate>Wed, 01 Dec 2004 00:00:00 +0000</pubDate>
      <guid>/publication/technology-mapping-timed-nelson-2004/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Interlocked Synchronous Pipelines</title>
      <link>/publication/interlocked-synchronous-pipelines-jacobson-2004/</link>
      <pubDate>Sat, 01 May 2004 00:00:00 +0000</pubDate>
      <guid>/publication/interlocked-synchronous-pipelines-jacobson-2004/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Synthesis of Speed Independent Circuits Based on Decomposition</title>
      <link>/publication/synthesis-speed-independent-yoneda-2004/</link>
      <pubDate>Thu, 01 Apr 2004 00:00:00 +0000</pubDate>
      <guid>/publication/synthesis-speed-independent-yoneda-2004/</guid>
      <description></description>
    </item>
    
    <item>
      <title>CMOS Analog MAP Decoder for (8,4) Hamming Code</title>
      <link>/publication/cmos-analog-map-winstead-2004/</link>
      <pubDate>Thu, 01 Jan 2004 00:00:00 +0000</pubDate>
      <guid>/publication/cmos-analog-map-winstead-2004/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Partial Order Reduction for Detecting Safety and Timing Failures of Timed Circuits</title>
      <link>/publication/partial-order-reduction-pradubsuwun-2004/</link>
      <pubDate>Thu, 01 Jan 2004 00:00:00 +0000</pubDate>
      <guid>/publication/partial-order-reduction-pradubsuwun-2004/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Verification of Analog and Mixed-Signal Circuits Using Timed Hybrid Petri Nets</title>
      <link>/publication/verification-analog-mixed-signal-little-2004-a/</link>
      <pubDate>Thu, 01 Jan 2004 00:00:00 +0000</pubDate>
      <guid>/publication/verification-analog-mixed-signal-little-2004-a/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Verification of Analog and Mixed-Signal Circuits Using Timed Hybrid Petri Nets</title>
      <link>/publication/verification-analog-mixed-signal-little-2004/</link>
      <pubDate>Thu, 01 Jan 2004 00:00:00 +0000</pubDate>
      <guid>/publication/verification-analog-mixed-signal-little-2004/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Partial Order Reduction for Timed Circuit Verification Based on Level Oriented Model</title>
      <link>/publication/partial-order-reduction-kitai-2003/</link>
      <pubDate>Mon, 01 Dec 2003 00:00:00 +0000</pubDate>
      <guid>/publication/partial-order-reduction-kitai-2003/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Efficient Verification of Hazard-Freedom in Gate-Level Timed Asynchronous Circuits</title>
      <link>/publication/efficient-verification-hazardfreedom-nelson-2003/</link>
      <pubDate>Sat, 01 Nov 2003 00:00:00 +0000</pubDate>
      <guid>/publication/efficient-verification-hazardfreedom-nelson-2003/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Verification of Timed Circuits with Failure Directed Abstractions</title>
      <link>/publication/verification-timed-circuits-zheng-2003/</link>
      <pubDate>Wed, 01 Oct 2003 00:00:00 +0000</pubDate>
      <guid>/publication/verification-timed-circuits-zheng-2003/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Asynchronous Circuit Design (in Japanese)</title>
      <link>/publication/asynchronous-circuit-design-myers-2003/</link>
      <pubDate>Mon, 01 Sep 2003 00:00:00 +0000</pubDate>
      <guid>/publication/asynchronous-circuit-design-myers-2003/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Modular Verification of Timed Circuits Using Automatic Abstraction</title>
      <link>/publication/modular-verification-timed-haozheng-2003/</link>
      <pubDate>Mon, 01 Sep 2003 00:00:00 +0000</pubDate>
      <guid>/publication/modular-verification-timed-haozheng-2003/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Verifying Synchronization Strategies</title>
      <link>/publication/verifying-synchronization-strategies-myers-2003/</link>
      <pubDate>Mon, 01 Sep 2003 00:00:00 +0000</pubDate>
      <guid>/publication/verifying-synchronization-strategies-myers-2003/</guid>
      <description></description>
    </item>
    
    <item>
      <title>A Comparison of Timed State Space Analysis Methods</title>
      <link>/publication/comparison-timed-state-little-2003/</link>
      <pubDate>Sun, 01 Jun 2003 00:00:00 +0000</pubDate>
      <guid>/publication/comparison-timed-state-little-2003/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Design of an Asynchronous Ditherer for an MPEG Decoder</title>
      <link>/publication/design-asynchronous-ditherer-zhao-2003/</link>
      <pubDate>Sun, 01 Jun 2003 00:00:00 +0000</pubDate>
      <guid>/publication/design-asynchronous-ditherer-zhao-2003/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Complete State Coding of Timed Asynchronous Circuits</title>
      <link>/publication/complete-state-coding-krieger-2002/</link>
      <pubDate>Sun, 01 Dec 2002 00:00:00 +0000</pubDate>
      <guid>/publication/complete-state-coding-krieger-2002/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Correctness and Reduction in Timed Circuit Analysis</title>
      <link>/publication/correctness-reduction-timed-mercer-2002/</link>
      <pubDate>Sun, 01 Dec 2002 00:00:00 +0000</pubDate>
      <guid>/publication/correctness-reduction-timed-mercer-2002/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Design Methodology for Analog VLSI Implementations of Error Control Decoders</title>
      <link>/publication/design-methodology-analog-dai-2002/</link>
      <pubDate>Sun, 01 Dec 2002 00:00:00 +0000</pubDate>
      <guid>/publication/design-methodology-analog-dai-2002/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Level Oriented Formal Model for Asynchronous Circuit Verification and Its Efficient Analysis Method</title>
      <link>/publication/level-oriented-formal-kitai-2002/</link>
      <pubDate>Sun, 01 Dec 2002 00:00:00 +0000</pubDate>
      <guid>/publication/level-oriented-formal-kitai-2002/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Modular Synthesis of Timed Circuits Using Partial Order Reduction</title>
      <link>/publication/modular-synthesis-timed-yoneda-2002/</link>
      <pubDate>Sun, 01 Dec 2002 00:00:00 +0000</pubDate>
      <guid>/publication/modular-synthesis-timed-yoneda-2002/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Efficient Algorithms for Exact Two-Level Hazard-Free Logic Minimization</title>
      <link>/publication/efficient-algorithms-exact-jacobson-2002/</link>
      <pubDate>Fri, 01 Nov 2002 00:00:00 +0000</pubDate>
      <guid>/publication/efficient-algorithms-exact-jacobson-2002/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Framework of Timed Trace Theoretic Verification Revisited</title>
      <link>/publication/framework-timed-trace-zhou-2002/</link>
      <pubDate>Tue, 01 Oct 2002 00:00:00 +0000</pubDate>
      <guid>/publication/framework-timed-trace-zhou-2002/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Protocol Selection, Implementation, and Analysis for Asynchronous Circuits</title>
      <link>/publication/protocol-selection-implementation-peskin-2002/</link>
      <pubDate>Thu, 01 Aug 2002 00:00:00 +0000</pubDate>
      <guid>/publication/protocol-selection-implementation-peskin-2002/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Analog Decoding of Product Codes</title>
      <link>/publication/analog-decoding-product-winstead-2002/</link>
      <pubDate>Sat, 01 Jun 2002 00:00:00 +0000</pubDate>
      <guid>/publication/analog-decoding-product-winstead-2002/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Analysis and Characterization of a Locally-Clocked Module</title>
      <link>/publication/analysis-characterization-locally-clocked-killpack-2002/</link>
      <pubDate>Wed, 01 May 2002 00:00:00 +0000</pubDate>
      <guid>/publication/analysis-characterization-locally-clocked-killpack-2002/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Cell Library for Automatic Synthesis of Analog Error Control Decoders</title>
      <link>/publication/cell-library-automatic-jiedai-2002/</link>
      <pubDate>Wed, 01 May 2002 00:00:00 +0000</pubDate>
      <guid>/publication/cell-library-automatic-jiedai-2002/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Modular Synthesis of Timed Circuits Using Partial Orders on LPNs</title>
      <link>/publication/modular-synthesis-timed-mercer-2002/</link>
      <pubDate>Mon, 01 Apr 2002 00:00:00 +0000</pubDate>
      <guid>/publication/modular-synthesis-timed-mercer-2002/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Synchronous Interlocked Pipelines</title>
      <link>/publication/synchronous-interlocked-pipelines-jacobson-2002/</link>
      <pubDate>Mon, 01 Apr 2002 00:00:00 +0000</pubDate>
      <guid>/publication/synchronous-interlocked-pipelines-jacobson-2002/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Direct Synthesis of Timed Circuits from Free-Choice STGs</title>
      <link>/publication/direct-synthesis-timed-sung-taejung-2002/</link>
      <pubDate>Fri, 01 Mar 2002 00:00:00 +0000</pubDate>
      <guid>/publication/direct-synthesis-timed-sung-taejung-2002/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Automatic Derivation of Timing Constraints by Failure Analysis</title>
      <link>/publication/automatic-derivation-timing-yoneda-2002/</link>
      <pubDate>Tue, 01 Jan 2002 00:00:00 +0000</pubDate>
      <guid>/publication/automatic-derivation-timing-yoneda-2002/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Framework of Timed Trace Theoretic Verification Revisited</title>
      <link>/publication/framework-timed-trace-zhou-2001/</link>
      <pubDate>Thu, 01 Nov 2001 00:00:00 +0000</pubDate>
      <guid>/publication/framework-timed-trace-zhou-2001/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Improved POSET Timing Analysis in Timed Petri Nets</title>
      <link>/publication/improved-poset-timing-mercer-2001-a/</link>
      <pubDate>Mon, 01 Oct 2001 00:00:00 +0000</pubDate>
      <guid>/publication/improved-poset-timing-mercer-2001-a/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Modular Synthesis of Timed Circuits Using Partial Orders on LPNs</title>
      <link>/publication/modular-synthesis-timed-mercer-2001/</link>
      <pubDate>Mon, 01 Oct 2001 00:00:00 +0000</pubDate>
      <guid>/publication/modular-synthesis-timed-mercer-2001/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Analog Decoding of Product Codes</title>
      <link>/publication/analog-decoding-product-winstead-2001/</link>
      <pubDate>Sat, 01 Sep 2001 00:00:00 +0000</pubDate>
      <guid>/publication/analog-decoding-product-winstead-2001/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Modular Synthesis and Verification of Timed Circuits Using Automatic Abstraction</title>
      <link>/publication/modular-synthesis-verification-zheng-2001/</link>
      <pubDate>Wed, 01 Aug 2001 00:00:00 +0000</pubDate>
      <guid>/publication/modular-synthesis-verification-zheng-2001/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Asynchronous Circuit Design</title>
      <link>/publication/asynchronous-circuit-design-myers-2001/</link>
      <pubDate>Sun, 01 Jul 2001 00:00:00 +0000</pubDate>
      <guid>/publication/asynchronous-circuit-design-myers-2001/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Analog MAP Decoder for (8, 4) Hamming Code in Subthreshold CMOS</title>
      <link>/publication/analog-map-decoder-winstead-2001-a/</link>
      <pubDate>Fri, 01 Jun 2001 00:00:00 +0000</pubDate>
      <guid>/publication/analog-map-decoder-winstead-2001-a/</guid>
      <description></description>
    </item>
    
    <item>
      <title>2001 Conference on Advanced Research in VLSI</title>
      <link>/publication/2001-conference-advanced-brunvand-2001/</link>
      <pubDate>Thu, 01 Mar 2001 00:00:00 +0000</pubDate>
      <guid>/publication/2001-conference-advanced-brunvand-2001/</guid>
      <description></description>
    </item>
    
    <item>
      <title>A Standard-Cell Self-Timed Multiplier for Energy and Area Critical Synchronous Systems</title>
      <link>/publication/standardcell-selftimed-multiplier-killpack-2001/</link>
      <pubDate>Thu, 01 Mar 2001 00:00:00 +0000</pubDate>
      <guid>/publication/standardcell-selftimed-multiplier-killpack-2001/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Analog MAP Decoder for (8, 4) Hamming Code in Subthreshold CMOS</title>
      <link>/publication/analog-map-decoder-winstead-2001/</link>
      <pubDate>Thu, 01 Mar 2001 00:00:00 +0000</pubDate>
      <guid>/publication/analog-map-decoder-winstead-2001/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Efficient Exact Two-Level Hazard-Free Logic Minimization</title>
      <link>/publication/efficient-exact-twolevel-myers-2001/</link>
      <pubDate>Thu, 01 Mar 2001 00:00:00 +0000</pubDate>
      <guid>/publication/efficient-exact-twolevel-myers-2001/</guid>
      <description></description>
    </item>
    
    <item>
      <title>An Asynchronous Instruction Length Decoder</title>
      <link>/publication/asynchronous-instruction-length-stevens-2001/</link>
      <pubDate>Thu, 01 Feb 2001 00:00:00 +0000</pubDate>
      <guid>/publication/asynchronous-instruction-length-stevens-2001/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Automatic Abstraction for Verification of Timed Circuits and Systems?</title>
      <link>/publication/automatic-abstraction-verification-zheng-2001-a/</link>
      <pubDate>Mon, 01 Jan 2001 00:00:00 +0000</pubDate>
      <guid>/publication/automatic-abstraction-verification-zheng-2001-a/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Automatic Abstraction for Verification of Timed Circuits and Systems?</title>
      <link>/publication/automatic-abstraction-verification-zheng-2001/</link>
      <pubDate>Mon, 01 Jan 2001 00:00:00 +0000</pubDate>
      <guid>/publication/automatic-abstraction-verification-zheng-2001/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Improved POSET Timing Analysis in Timed Petri Nets</title>
      <link>/publication/improved-poset-timing-mercer-2001/</link>
      <pubDate>Mon, 01 Jan 2001 00:00:00 +0000</pubDate>
      <guid>/publication/improved-poset-timing-mercer-2001/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Timed Circuit Verification Using TEL Structures</title>
      <link>/publication/timed-circuit-verification-belluomini-2001/</link>
      <pubDate>Mon, 01 Jan 2001 00:00:00 +0000</pubDate>
      <guid>/publication/timed-circuit-verification-belluomini-2001/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Timed Circuits: A New Paradigm for High-Speed Design</title>
      <link>/publication/timed-circuits-new-myers-2001-a/</link>
      <pubDate>Mon, 01 Jan 2001 00:00:00 +0000</pubDate>
      <guid>/publication/timed-circuits-new-myers-2001-a/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Timed Circuits: A New Paradigm for High-Speed Design</title>
      <link>/publication/timed-circuits-new-myers-2001/</link>
      <pubDate>Mon, 01 Jan 2001 00:00:00 +0000</pubDate>
      <guid>/publication/timed-circuits-new-myers-2001/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Automatic Abstraction for Synthesis and Verification of Deterministic Timed Systems</title>
      <link>/publication/automatic-abstraction-synthesis-zheng-2000/</link>
      <pubDate>Fri, 01 Dec 2000 00:00:00 +0000</pubDate>
      <guid>/publication/automatic-abstraction-synthesis-zheng-2000/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Achieving Fast and Exact Hazard-Free Logic Minimization of Extended Burst-Mode gC Finite State Machines</title>
      <link>/publication/achieving-fast-exact-jacobson-2000-a/</link>
      <pubDate>Wed, 01 Nov 2000 00:00:00 +0000</pubDate>
      <guid>/publication/achieving-fast-exact-jacobson-2000-a/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Achieving Fast and Exact Hazard-Free Logic Minimization of Extended Burst-Mode gC Finite State Machines</title>
      <link>/publication/achieving-fast-exact-jacobson-2000/</link>
      <pubDate>Wed, 01 Nov 2000 00:00:00 +0000</pubDate>
      <guid>/publication/achieving-fast-exact-jacobson-2000/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Interfacing Synchronous and Asynchronous Modules within a High-Speed Pipeline</title>
      <link>/publication/interfacing-synchronous-asynchronous-sjogren-2000-a/</link>
      <pubDate>Sun, 01 Oct 2000 00:00:00 +0000</pubDate>
      <guid>/publication/interfacing-synchronous-asynchronous-sjogren-2000-a/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Interfacing Synchronous and Asynchronous Modules within a High-Speed Pipeline</title>
      <link>/publication/interfacing-synchronous-asynchronous-sjogren-2000/</link>
      <pubDate>Sun, 01 Oct 2000 00:00:00 +0000</pubDate>
      <guid>/publication/interfacing-synchronous-asynchronous-sjogren-2000/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Stochastic Cycle Period Analysis in Timed Circuits</title>
      <link>/publication/stochastic-cycle-period-mercer-2000/</link>
      <pubDate>Mon, 01 May 2000 00:00:00 +0000</pubDate>
      <guid>/publication/stochastic-cycle-period-mercer-2000/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Timed State Space Exploration Using POSETs</title>
      <link>/publication/timed-state-space-belluomini-2000/</link>
      <pubDate>Mon, 01 May 2000 00:00:00 +0000</pubDate>
      <guid>/publication/timed-state-space-belluomini-2000/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Apparatus and Method for Parallel Processing and Self-Timed Serial Marking of Variable Length Instructions</title>
      <link>/publication/apparatus-method-parallel-ginosar-1999/</link>
      <pubDate>Mon, 01 Nov 1999 00:00:00 +0000</pubDate>
      <guid>/publication/apparatus-method-parallel-ginosar-1999/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Direct Synthesis of Timed Asynchronous Circuits</title>
      <link>/publication/direct-synthesis-timed-sungtaejung-1999/</link>
      <pubDate>Mon, 01 Nov 1999 00:00:00 +0000</pubDate>
      <guid>/publication/direct-synthesis-timed-sungtaejung-1999/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Architectural Synthesis of Timed Asynchronous Systems</title>
      <link>/publication/architectural-synthesis-timed-bachman-1999-a/</link>
      <pubDate>Fri, 01 Oct 1999 00:00:00 +0000</pubDate>
      <guid>/publication/architectural-synthesis-timed-bachman-1999-a/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Architectural Synthesis of Timed Asynchronous Systems</title>
      <link>/publication/architectural-synthesis-timed-bachman-1999/</link>
      <pubDate>Fri, 01 Oct 1999 00:00:00 +0000</pubDate>
      <guid>/publication/architectural-synthesis-timed-bachman-1999/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Algorithms for Synthesis and Verification of Timed Circuits and Systems</title>
      <link>/publication/algorithms-synthesis-verification-belluomini-1999/</link>
      <pubDate>Wed, 01 Sep 1999 00:00:00 +0000</pubDate>
      <guid>/publication/algorithms-synthesis-verification-belluomini-1999/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Apparatus and Method for Self-Timed Marking of Variable Length Instructions Having Length-Affecting Prefix Bytes</title>
      <link>/publication/apparatus-method-selftimed-ginosar-1999/</link>
      <pubDate>Wed, 01 Sep 1999 00:00:00 +0000</pubDate>
      <guid>/publication/apparatus-method-selftimed-ginosar-1999/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Branch Instruction Handling in a Self-Timed Marking System</title>
      <link>/publication/branch-instruction-handling-ginosar-1999/</link>
      <pubDate>Sun, 01 Aug 1999 00:00:00 +0000</pubDate>
      <guid>/publication/branch-instruction-handling-ginosar-1999/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Efficient Self-Timed Marking of Lengthy Variable Length Instructions</title>
      <link>/publication/efficient-selftimed-marking-ginosar-1999/</link>
      <pubDate>Sun, 01 Aug 1999 00:00:00 +0000</pubDate>
      <guid>/publication/efficient-selftimed-marking-ginosar-1999/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Direct Synthesis of Timed Asynchronous Circuits</title>
      <link>/publication/direct-synthesis-timed-sungtaejung-1999-a/</link>
      <pubDate>Thu, 01 Jul 1999 00:00:00 +0000</pubDate>
      <guid>/publication/direct-synthesis-timed-sungtaejung-1999-a/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Stochastic Cycle Period Analysis in Timed Circuits</title>
      <link>/publication/stochastic-cycle-period-mercer-1999-a/</link>
      <pubDate>Thu, 01 Jul 1999 00:00:00 +0000</pubDate>
      <guid>/publication/stochastic-cycle-period-mercer-1999-a/</guid>
      <description></description>
    </item>
    
    <item>
      <title>POSET Timing and Its Application to the Synthesis and Verification of Gate-Level Timed Circuits</title>
      <link>/publication/poset-timing-its-myers-1999/</link>
      <pubDate>Tue, 01 Jun 1999 00:00:00 +0000</pubDate>
      <guid>/publication/poset-timing-its-myers-1999/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Stochastic Cycle Period Analysis in Timed Circuits</title>
      <link>/publication/stochastic-cycle-period-mercer-1999/</link>
      <pubDate>Sat, 01 May 1999 00:00:00 +0000</pubDate>
      <guid>/publication/stochastic-cycle-period-mercer-1999/</guid>
      <description></description>
    </item>
    
    <item>
      <title>RAPPID: An Asynchronous Instruction Length Decoder</title>
      <link>/publication/rappid-asynchronous-instruction-rotem-1999/</link>
      <pubDate>Thu, 01 Apr 1999 00:00:00 +0000</pubDate>
      <guid>/publication/rappid-asynchronous-instruction-rotem-1999/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Verification of Delayed-Reset Domino Circuits Using ATACS</title>
      <link>/publication/verification-delayedreset-domino-belluomini-1999-a/</link>
      <pubDate>Thu, 01 Apr 1999 00:00:00 +0000</pubDate>
      <guid>/publication/verification-delayedreset-domino-belluomini-1999-a/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Verification of Delayed-Reset Domino Circuits Using ATACS</title>
      <link>/publication/verification-delayedreset-domino-belluomini-1999/</link>
      <pubDate>Thu, 01 Apr 1999 00:00:00 +0000</pubDate>
      <guid>/publication/verification-delayedreset-domino-belluomini-1999/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Verification of Delayed-Reset Domino Circuits Using ATACS</title>
      <link>/publication/verification-delayedreset-domino-belluomini-1999-b/</link>
      <pubDate>Mon, 01 Mar 1999 00:00:00 +0000</pubDate>
      <guid>/publication/verification-delayedreset-domino-belluomini-1999-b/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Timed Circuit Synthesis Using Implicit Methods</title>
      <link>/publication/timed-circuit-synthesis-thacker-1999/</link>
      <pubDate>Fri, 01 Jan 1999 00:00:00 +0000</pubDate>
      <guid>/publication/timed-circuit-synthesis-thacker-1999/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Architectural-Level Synthesis of Asynchronous Systems</title>
      <link>/publication/architectural-level-synthesis-asynchronous-bachman-1998/</link>
      <pubDate>Tue, 01 Dec 1998 00:00:00 +0000</pubDate>
      <guid>/publication/architectural-level-synthesis-asynchronous-bachman-1998/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Implicit Methods for Timed Circuit Synthesis</title>
      <link>/publication/implicit-methods-timed-thacker-1998/</link>
      <pubDate>Mon, 01 Jun 1998 00:00:00 +0000</pubDate>
      <guid>/publication/implicit-methods-timed-thacker-1998/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Specification and Compilation of Timed Systems</title>
      <link>/publication/specification-compilation-timed-zheng-1998/</link>
      <pubDate>Mon, 01 Jun 1998 00:00:00 +0000</pubDate>
      <guid>/publication/specification-compilation-timed-zheng-1998/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Average-Case Optimized Technology Mapping of One-Hot Domino Circuits</title>
      <link>/publication/averagecase-optimized-technology-wei-chunchou-1998/</link>
      <pubDate>Sun, 01 Mar 1998 00:00:00 +0000</pubDate>
      <guid>/publication/averagecase-optimized-technology-wei-chunchou-1998/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Covering Conditions and Algorithms for the Synthesis of Speed-Independent Circuits</title>
      <link>/publication/covering-conditions-algorithms-beerel-1998/</link>
      <pubDate>Sun, 01 Mar 1998 00:00:00 +0000</pubDate>
      <guid>/publication/covering-conditions-algorithms-beerel-1998/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Verification of Timed Systems Using POSETs</title>
      <link>/publication/verification-timed-systems-belluomini-1998/</link>
      <pubDate>Thu, 01 Jan 1998 00:00:00 +0000</pubDate>
      <guid>/publication/verification-timed-systems-belluomini-1998/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Timed Event/Level Structures</title>
      <link>/publication/timed-event-level-belluomini-1997/</link>
      <pubDate>Mon, 01 Dec 1997 00:00:00 +0000</pubDate>
      <guid>/publication/timed-event-level-belluomini-1997/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Synthesis of Timed Circuits Using BDDs</title>
      <link>/publication/synthesis-timed-circuits-thacker-1997/</link>
      <pubDate>Thu, 01 May 1997 00:00:00 +0000</pubDate>
      <guid>/publication/synthesis-timed-circuits-thacker-1997/</guid>
      <description></description>
    </item>
    
    <item>
      <title>An Asynchronous Implementation of the Maxlist Algorithm</title>
      <link>/publication/asynchronous-implementation-maxlist-myers-1997/</link>
      <pubDate>Tue, 01 Apr 1997 00:00:00 +0000</pubDate>
      <guid>/publication/asynchronous-implementation-maxlist-myers-1997/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Efficient Timing Analysis Algorithms for Timed State Space Exploration</title>
      <link>/publication/efficient-timing-analysis-belluomini-1997/</link>
      <pubDate>Tue, 01 Apr 1997 00:00:00 +0000</pubDate>
      <guid>/publication/efficient-timing-analysis-belluomini-1997/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Computer Aided Synthesis and Verification of Gate-Level Timed Circuits</title>
      <link>/publication/computer-aided-synthesis-myers-1995/</link>
      <pubDate>Sun, 01 Oct 1995 00:00:00 +0000</pubDate>
      <guid>/publication/computer-aided-synthesis-myers-1995/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Technology Mapping of Timed Circuits</title>
      <link>/publication/technology-mapping-timed-myers-1995/</link>
      <pubDate>Mon, 01 May 1995 00:00:00 +0000</pubDate>
      <guid>/publication/technology-mapping-timed-myers-1995/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Automatic Synthesis of Gate-Level Timed Circuits with Choice</title>
      <link>/publication/automatic-synthesis-gatelevel-myers-1995/</link>
      <pubDate>Wed, 01 Mar 1995 00:00:00 +0000</pubDate>
      <guid>/publication/automatic-synthesis-gatelevel-myers-1995/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Automatic Verification of Timed Circuits</title>
      <link>/publication/automatic-verification-timed-rokicki-1994/</link>
      <pubDate>Sat, 01 Jan 1994 00:00:00 +0000</pubDate>
      <guid>/publication/automatic-verification-timed-rokicki-1994/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Machine Analysis and Data Coding of the Qing Imperial Lineage (in Chinese)</title>
      <link>/publication/machine-analysis-data-1994/</link>
      <pubDate>Sat, 01 Jan 1994 00:00:00 +0000</pubDate>
      <guid>/publication/machine-analysis-data-1994/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Synthesis of Timed Asynchronous Circuits</title>
      <link>/publication/synthesis-timed-asynchronous-myers-1993/</link>
      <pubDate>Tue, 01 Jun 1993 00:00:00 +0000</pubDate>
      <guid>/publication/synthesis-timed-asynchronous-myers-1993/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Synthesis of Timed Asynchronous Circuits</title>
      <link>/publication/synthesis-timed-asynchronous-myers-1992/</link>
      <pubDate>Thu, 01 Oct 1992 00:00:00 +0000</pubDate>
      <guid>/publication/synthesis-timed-asynchronous-myers-1992/</guid>
      <description></description>
    </item>
    
    <item>
      <title>People</title>
      <link>/people-genetic-logic-lab/</link>
      <pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate>
      <guid>/people-genetic-logic-lab/</guid>
      <description>&lt;h4 id=&#34;professor&#34;&gt;Professor&lt;/h4&gt;
&lt;p&gt;&lt;img src=&#34;/home/j/myersresearchgroup.github.io/content/People-Genetic-Logic-Lab/images/myers.jpg&#34; style=&#34;zoom: 25%;&#34; /&gt; Professor Myers&lt;/p&gt;
&lt;h4 id=&#34;graduate-students&#34;&gt;Graduate Students&lt;/h4&gt;
&lt;p&gt;Pedro Fontanarrosa, Phd Candidate&lt;/p&gt;
&lt;p&gt;Jet Mante, Phd Candidate&lt;/p&gt;
&lt;p&gt;Lukas Buecherl, Phd Candidate&lt;/p&gt;
&lt;p&gt;Logan Terry, MS&lt;/p&gt;
&lt;h4 id=&#34;undergraduate-students&#34;&gt;Undergraduate Students&lt;/h4&gt;
&lt;p&gt;James Scholz&lt;/p&gt;
&lt;p&gt;Eric Yu&lt;/p&gt;
&lt;p&gt;Ben Hatch&lt;/p&gt;
&lt;h4 id=&#34;alumni&#34;&gt;Alumni&lt;/h4&gt;
&lt;h2 id=&#34;postdoctoral-fellows&#34;&gt;Postdoctoral Fellows&lt;/h2&gt;
&lt;ul&gt;
&lt;li&gt;
&lt;h5 id=&#34;sung-tae-jung-professor-wonkwang-university-korea&#34;&gt;Sung-Tae Jung, Professor, Wonkwang University, Korea.&lt;/h5&gt;
&lt;/li&gt;
&lt;li&gt;
&lt;p&gt;Jian Wu, Toshiba America Electronic Components, Inc., San Jose, CA, USA&lt;/p&gt;
&lt;/li&gt;
&lt;/ul&gt;
&lt;h2 id=&#34;phd-students&#34;&gt;PhD Students&lt;/h2&gt;
&lt;ul&gt;
&lt;li&gt;
&lt;a href=&#34;http://www.suu.edu/faculty/barkern/&#34; target=&#34;_blank&#34; rel=&#34;noopener&#34;&gt;Nathan Barker&lt;/a&gt;, Southern Utah University, Cedar City, UT.&lt;/li&gt;
&lt;li&gt;
&lt;a href=&#34;https://www.researchgate.net/profile/Wendy_Belluomini&#34; target=&#34;_blank&#34; rel=&#34;noopener&#34;&gt;Wendy Belluomini&lt;/a&gt;, IBM Almaden, San Jose, CA.&lt;/li&gt;
&lt;li&gt;
&lt;a href=&#34;http://www.async.ece.utah.edu/~jack&#34; target=&#34;_blank&#34; rel=&#34;noopener&#34;&gt;Jie Dai&lt;/a&gt;, Director of IP Dept. in Brite Semiconductor (Shanghai) Corporation.&lt;/li&gt;
&lt;li&gt;
&lt;a href=&#34;http://www.async.ece.utah.edu/~andrewf&#34; target=&#34;_blank&#34; rel=&#34;noopener&#34;&gt;Andrew Fisher&lt;/a&gt;, Sandia National Laboratories, Albuquerque, NM.&lt;/li&gt;
&lt;li&gt;
&lt;a href=&#34;http://www.cs.utah.edu/~hans&#34; target=&#34;_blank&#34; rel=&#34;noopener&#34;&gt;Hans Jacobson&lt;/a&gt;, IBM Yorktown, NY.&lt;/li&gt;
&lt;li&gt;
&lt;a href=&#34;https://sfb.kaust.edu.sa/Pages/Kuwahara.aspx&#34; target=&#34;_blank&#34; rel=&#34;noopener&#34;&gt;Hiroyuki Kuwahara&lt;/a&gt;, KAUST, Thuwal, Saudi Arabia.&lt;/li&gt;
&lt;li&gt;
&lt;a href=&#34;http://www.async.ece.utah.edu/~little&#34; target=&#34;_blank&#34; rel=&#34;noopener&#34;&gt;Scott Little&lt;/a&gt;, Mentor Graphics, Hillsboro, OR.&lt;/li&gt;
&lt;li&gt;
&lt;a href=&#34;http://homepages.cs.ncl.ac.uk/curtis.madsen/&#34; target=&#34;_blank&#34; rel=&#34;noopener&#34;&gt;Curtis Madsen&lt;/a&gt;, Sandia National Laboratories, Albuquerque, NM.&lt;/li&gt;
&lt;li&gt;
&lt;a href=&#34;http://faculty.cs.byu.edu/~egm/&#34; target=&#34;_blank&#34; rel=&#34;noopener&#34;&gt;Eric Mercer&lt;/a&gt;, Associate Professor, Brigham Young University, Provo, UT.&lt;/li&gt;
&lt;li&gt;
&lt;a href=&#34;http://people.wallawalla.edu/~curt.nelson/&#34; target=&#34;_blank&#34; rel=&#34;noopener&#34;&gt;Curt Nelson&lt;/a&gt;, Professor, Walla Walla University, Walla Walla, WA.&lt;/li&gt;
&lt;li&gt;
&lt;a href=&#34;https://tramyn.github.io&#34; target=&#34;_blank&#34; rel=&#34;noopener&#34;&gt;Tramy Nguyen&lt;/a&gt;, BBN/Raytheon, Boston, MA.&lt;/li&gt;
&lt;li&gt;
&lt;a href=&#34;http://www.med.nyu.edu/chibi/about-us/faculty/eric-r-peskin-phd&#34; target=&#34;_blank&#34; rel=&#34;noopener&#34;&gt;Eric Peskin&lt;/a&gt;, Center for Health Informatics and Bioinformatics, New York, NY.&lt;/li&gt;
&lt;li&gt;
&lt;a href=&#34;http://www.async.ece.utah.edu/~nroehner&#34; target=&#34;_blank&#34; rel=&#34;noopener&#34;&gt;Nicholas Roehner&lt;/a&gt;, BBN/Raytheon, Boston, MA.&lt;/li&gt;
&lt;li&gt;
&lt;a href=&#34;http://www.cs.utah.edu/~thacker&#34; target=&#34;_blank&#34; rel=&#34;noopener&#34;&gt;Robert Thacker&lt;/a&gt;, AMD Austin, TX.&lt;/li&gt;
&lt;li&gt;
&lt;a href=&#34;https://www.linkedin.com/in/dwalter&#34; target=&#34;_blank&#34; rel=&#34;noopener&#34;&gt;David Walter&lt;/a&gt;, Capital One, Richmond, VA.&lt;/li&gt;
&lt;li&gt;
&lt;a href=&#34;https://www.async.ece.utah.edu/~watanabe&#34; target=&#34;_blank&#34; rel=&#34;noopener&#34;&gt;Leandro Watanabe&lt;/a&gt;, Google, Seattle, CA.&lt;/li&gt;
&lt;li&gt;
&lt;a href=&#34;https://www.researchgate.net/profile/Zhen_Zhang66&#34; target=&#34;_blank&#34; rel=&#34;noopener&#34;&gt;Zhen Zhang&lt;/a&gt;, Assistant Professor, Utah State University, Logan, UT.&lt;/li&gt;
&lt;li&gt;
&lt;a href=&#34;http://www.csee.usf.edu/~zheng/&#34; target=&#34;_blank&#34; rel=&#34;noopener&#34;&gt;Hao Zheng&lt;/a&gt;, Associate Professor, University of South Florida, Tampa, FL.&lt;/li&gt;
&lt;/ul&gt;
&lt;h2 id=&#34;ms-students&#34;&gt;MS Students&lt;/h2&gt;
&lt;ul&gt;
&lt;li&gt;Brandon Bachman, Intel Corporation, Folsom, CA.&lt;/li&gt;
&lt;li&gt;Satish Batchu, Qualcomm, Raleigh, NC.&lt;/li&gt;
&lt;li&gt;
&lt;a href=&#34;http://www.async.ece.utah.edu/~killpack&#34; target=&#34;_blank&#34; rel=&#34;noopener&#34;&gt;Kip Killpack&lt;/a&gt;, Intel Corporation, Hillsboro, OR.&lt;/li&gt;
&lt;li&gt;Christopher Krieger, Intel Corporation, Fort Collins, CO.&lt;/li&gt;
&lt;li&gt;Dhanashree Kulkarni, Intel Corporation, Hillsboro, OR.&lt;/li&gt;
&lt;li&gt;Nam Nguyen, University of Illinois in Urbana-Champaign, IL.&lt;/li&gt;
&lt;li&gt;
&lt;a href=&#34;https://mehersam.github.io/Meher-Samineni/&#34; target=&#34;_blank&#34; rel=&#34;noopener&#34;&gt;Meher Samineni&lt;/a&gt;, REI, Seattle, CA.&lt;/li&gt;
&lt;li&gt;
&lt;a href=&#34;https://www.linkedin.com/in/michael13162/&#34; target=&#34;_blank&#34; rel=&#34;noopener&#34;&gt;Michael Zhang&lt;/a&gt;, Google, Sunnyvale, CA.&lt;/li&gt;
&lt;li&gt;
&lt;a href=&#34;http://www.async.ece.utah.edu/~yzhao&#34; target=&#34;_blank&#34; rel=&#34;noopener&#34;&gt;Yanyi Zhao&lt;/a&gt;, Stryker, San Jose, CA.&lt;/li&gt;
&lt;/ul&gt;
&lt;h2 id=&#34;undergraduate-students-1&#34;&gt;Undergraduate Students&lt;/h2&gt;
&lt;ul&gt;
&lt;li&gt;Jeff Cuthbert, Raytheon, Dallas, TX.&lt;/li&gt;
&lt;li&gt;Scott Glass, University of Utah, UT.&lt;/li&gt;
&lt;li&gt;
&lt;a href=&#34;http://www.async.ece.utah.edu/~kjones&#34; target=&#34;_blank&#34; rel=&#34;noopener&#34;&gt;Kevin Jones&lt;/a&gt;, Aberdeen Proving Ground, Philadelphia, PA.&lt;/li&gt;
&lt;li&gt;Tyler Patterson, DataStax, Salt Lake City, UT.&lt;/li&gt;
&lt;li&gt;John Perry, JPMorgan, New York City, NY.&lt;/li&gt;
&lt;li&gt;Nick Seegmiller, Backcountry.com, Park City, UT.&lt;/li&gt;
&lt;li&gt;Allen Sjogren, Hart Scientific, Salt Lake City, UT.&lt;/li&gt;
&lt;li&gt;
&lt;a href=&#34;http://www.async.ece.utah.edu/~jstev&#34; target=&#34;_blank&#34; rel=&#34;noopener&#34;&gt;Jason Stevens&lt;/a&gt;, Expeditors, Seattle, WA.&lt;/li&gt;
&lt;/ul&gt;
</description>
    </item>
    
    <item>
      <title>People</title>
      <link>/tools/</link>
      <pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate>
      <guid>/tools/</guid>
      <description></description>
    </item>
    
  </channel>
</rss>
