library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.all;

entity adam_dire_jkff is 
	Port (clk : in std_logic;
			J : in std_logic;
			K : in std_logic;
			Q : out std_logic;)
end adam_dire_jkff ;