#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Mar 21 10:41:00 2023
# Process ID: 13368
# Current directory: C:/Users/Sam/Desktop/ECE532/mid_demo_v6_timer_gtracker/mid_demo/mid_demo.runs/mid_project_kb_slave_0_0_synth_1
# Command line: vivado.exe -log mid_project_kb_slave_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mid_project_kb_slave_0_0.tcl
# Log file: C:/Users/Sam/Desktop/ECE532/mid_demo_v6_timer_gtracker/mid_demo/mid_demo.runs/mid_project_kb_slave_0_0_synth_1/mid_project_kb_slave_0_0.vds
# Journal file: C:/Users/Sam/Desktop/ECE532/mid_demo_v6_timer_gtracker/mid_demo/mid_demo.runs/mid_project_kb_slave_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source mid_project_kb_slave_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Sam/Desktop/ECE532/mid_demo_v6_timer_gtracker/ip_repo/kb_slave_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Sam/Desktop/ECE532/mid_demo_v6_timer_gtracker/ip_repo/audio_core_axi_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Sam/Desktop/ECE532/mid_demo_v6_timer_gtracker/ip_repo/audio_axi_slave_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Sam/Desktop/ECE532/mid_demo_v6_timer_gtracker/vivado-library-hotfix-PmodOLED_RGB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/Sam/Desktop/ECE532/mid_demo_v6_timer_gtracker/mid_demo/mid_demo.cache/ip 
Command: synth_design -top mid_project_kb_slave_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16968 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 523.988 ; gain = 102.805
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mid_project_kb_slave_0_0' [c:/Users/Sam/Desktop/ECE532/mid_demo_v6_timer_gtracker/mid_demo/mid_demo.srcs/sources_1/bd/mid_project/ip/mid_project_kb_slave_0_0/synth/mid_project_kb_slave_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'kb_slave_v1_0' [c:/Users/Sam/Desktop/ECE532/mid_demo_v6_timer_gtracker/mid_demo/mid_demo.srcs/sources_1/bd/mid_project/ipshared/d928/hdl/kb_slave_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'PS2Receiver' [c:/Users/Sam/Desktop/ECE532/mid_demo_v6_timer_gtracker/mid_demo/mid_demo.srcs/sources_1/bd/mid_project/ipshared/d928/src/PS2Receiver.v:23]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [c:/Users/Sam/Desktop/ECE532/mid_demo_v6_timer_gtracker/mid_demo/mid_demo.srcs/sources_1/bd/mid_project/ipshared/d928/src/debouncer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (1#1) [c:/Users/Sam/Desktop/ECE532/mid_demo_v6_timer_gtracker/mid_demo/mid_demo.srcs/sources_1/bd/mid_project/ipshared/d928/src/debouncer.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Sam/Desktop/ECE532/mid_demo_v6_timer_gtracker/mid_demo/mid_demo.srcs/sources_1/bd/mid_project/ipshared/d928/src/PS2Receiver.v:53]
INFO: [Synth 8-6155] done synthesizing module 'PS2Receiver' (2#1) [c:/Users/Sam/Desktop/ECE532/mid_demo_v6_timer_gtracker/mid_demo/mid_demo.srcs/sources_1/bd/mid_project/ipshared/d928/src/PS2Receiver.v:23]
INFO: [Synth 8-6157] synthesizing module 'seg7decimal' [c:/Users/Sam/Desktop/ECE532/mid_demo_v6_timer_gtracker/mid_demo/mid_demo.srcs/sources_1/bd/mid_project/ipshared/d928/src/Seg_7_Display.v:21]
INFO: [Synth 8-226] default block is never used [c:/Users/Sam/Desktop/ECE532/mid_demo_v6_timer_gtracker/mid_demo/mid_demo.srcs/sources_1/bd/mid_project/ipshared/d928/src/Seg_7_Display.v:45]
INFO: [Synth 8-226] default block is never used [c:/Users/Sam/Desktop/ECE532/mid_demo_v6_timer_gtracker/mid_demo/mid_demo.srcs/sources_1/bd/mid_project/ipshared/d928/src/Seg_7_Display.v:62]
INFO: [Synth 8-6155] done synthesizing module 'seg7decimal' (3#1) [c:/Users/Sam/Desktop/ECE532/mid_demo_v6_timer_gtracker/mid_demo/mid_demo.srcs/sources_1/bd/mid_project/ipshared/d928/src/Seg_7_Display.v:21]
INFO: [Synth 8-6157] synthesizing module 'kb_slave_v1_0_S00_AXI' [c:/Users/Sam/Desktop/ECE532/mid_demo_v6_timer_gtracker/mid_demo/mid_demo.srcs/sources_1/bd/mid_project/ipshared/d928/hdl/kb_slave_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/Sam/Desktop/ECE532/mid_demo_v6_timer_gtracker/mid_demo/mid_demo.srcs/sources_1/bd/mid_project/ipshared/d928/hdl/kb_slave_v1_0_S00_AXI.v:233]
INFO: [Synth 8-226] default block is never used [c:/Users/Sam/Desktop/ECE532/mid_demo_v6_timer_gtracker/mid_demo/mid_demo.srcs/sources_1/bd/mid_project/ipshared/d928/hdl/kb_slave_v1_0_S00_AXI.v:374]
INFO: [Synth 8-6155] done synthesizing module 'kb_slave_v1_0_S00_AXI' (4#1) [c:/Users/Sam/Desktop/ECE532/mid_demo_v6_timer_gtracker/mid_demo/mid_demo.srcs/sources_1/bd/mid_project/ipshared/d928/hdl/kb_slave_v1_0_S00_AXI.v:4]
WARNING: [Synth 8-3848] Net UART_TXD in module/entity kb_slave_v1_0 does not have driver. [c:/Users/Sam/Desktop/ECE532/mid_demo_v6_timer_gtracker/mid_demo/mid_demo.srcs/sources_1/bd/mid_project/ipshared/d928/hdl/kb_slave_v1_0.v:23]
INFO: [Synth 8-6155] done synthesizing module 'kb_slave_v1_0' (5#1) [c:/Users/Sam/Desktop/ECE532/mid_demo_v6_timer_gtracker/mid_demo/mid_demo.srcs/sources_1/bd/mid_project/ipshared/d928/hdl/kb_slave_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'mid_project_kb_slave_0_0' (6#1) [c:/Users/Sam/Desktop/ECE532/mid_demo_v6_timer_gtracker/mid_demo/mid_demo.srcs/sources_1/bd/mid_project/ip/mid_project_kb_slave_0_0/synth/mid_project_kb_slave_0_0.v:57]
WARNING: [Synth 8-3331] design kb_slave_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design kb_slave_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design kb_slave_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design kb_slave_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design kb_slave_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design kb_slave_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design kb_slave_v1_0 has unconnected port UART_TXD
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 580.457 ; gain = 159.273
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 580.457 ; gain = 159.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 580.457 ; gain = 159.273
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 909.363 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 909.363 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 912.520 ; gain = 3.156
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 912.520 ; gain = 491.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 912.520 ; gain = 491.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 912.520 ; gain = 491.336
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "O0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "O1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 912.520 ; gain = 491.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module debouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module PS2Receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 2     
Module seg7decimal 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module kb_slave_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module kb_slave_v1_0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3917] design mid_project_kb_slave_0_0 has port DP driven by constant 1
WARNING: [Synth 8-3331] design mid_project_kb_slave_0_0 has unconnected port UART_TXD
WARNING: [Synth 8-3331] design mid_project_kb_slave_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design mid_project_kb_slave_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design mid_project_kb_slave_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design mid_project_kb_slave_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design mid_project_kb_slave_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design mid_project_kb_slave_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/keyboard/dataprev_reg[6]' (FDE) to 'inst/keyboard/keycode_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/keyboard/dataprev_reg[7]' (FDE) to 'inst/keyboard/keycode_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/keyboard/dataprev_reg[0]' (FDE) to 'inst/keyboard/keycode_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/keyboard/dataprev_reg[1]' (FDE) to 'inst/keyboard/keycode_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/keyboard/dataprev_reg[2]' (FDE) to 'inst/keyboard/keycode_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/keyboard/dataprev_reg[3]' (FDE) to 'inst/keyboard/keycode_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/keyboard/dataprev_reg[4]' (FDE) to 'inst/keyboard/keycode_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/keyboard/dataprev_reg[5]' (FDE) to 'inst/keyboard/keycode_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/kb_slave_v1_0_S00_AXI_inst/slv_reg1_reg[0]' (FDRE) to 'inst/kb_slave_v1_0_S00_AXI_inst/slv_reg1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/kb_slave_v1_0_S00_AXI_inst/slv_reg1_reg[1]' (FDRE) to 'inst/kb_slave_v1_0_S00_AXI_inst/slv_reg1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/kb_slave_v1_0_S00_AXI_inst/slv_reg1_reg[2]' (FDRE) to 'inst/kb_slave_v1_0_S00_AXI_inst/slv_reg1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/kb_slave_v1_0_S00_AXI_inst/slv_reg1_reg[3]' (FDRE) to 'inst/kb_slave_v1_0_S00_AXI_inst/slv_reg1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/kb_slave_v1_0_S00_AXI_inst/slv_reg1_reg[4]' (FDRE) to 'inst/kb_slave_v1_0_S00_AXI_inst/slv_reg1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/kb_slave_v1_0_S00_AXI_inst/slv_reg1_reg[5]' (FDRE) to 'inst/kb_slave_v1_0_S00_AXI_inst/slv_reg1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/kb_slave_v1_0_S00_AXI_inst/slv_reg1_reg[6]' (FDRE) to 'inst/kb_slave_v1_0_S00_AXI_inst/slv_reg1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/kb_slave_v1_0_S00_AXI_inst/slv_reg1_reg[7]' (FDRE) to 'inst/kb_slave_v1_0_S00_AXI_inst/slv_reg1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/kb_slave_v1_0_S00_AXI_inst/slv_reg1_reg[8]' (FDRE) to 'inst/kb_slave_v1_0_S00_AXI_inst/slv_reg1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/kb_slave_v1_0_S00_AXI_inst/slv_reg1_reg[9]' (FDRE) to 'inst/kb_slave_v1_0_S00_AXI_inst/slv_reg1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/kb_slave_v1_0_S00_AXI_inst/slv_reg1_reg[10]' (FDRE) to 'inst/kb_slave_v1_0_S00_AXI_inst/slv_reg1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/kb_slave_v1_0_S00_AXI_inst/slv_reg1_reg[11]' (FDRE) to 'inst/kb_slave_v1_0_S00_AXI_inst/slv_reg1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/kb_slave_v1_0_S00_AXI_inst/slv_reg1_reg[12]' (FDRE) to 'inst/kb_slave_v1_0_S00_AXI_inst/slv_reg1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/kb_slave_v1_0_S00_AXI_inst/slv_reg1_reg[13]' (FDRE) to 'inst/kb_slave_v1_0_S00_AXI_inst/slv_reg1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/kb_slave_v1_0_S00_AXI_inst/slv_reg1_reg[14]' (FDRE) to 'inst/kb_slave_v1_0_S00_AXI_inst/slv_reg1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/kb_slave_v1_0_S00_AXI_inst/slv_reg1_reg[15]' (FDRE) to 'inst/kb_slave_v1_0_S00_AXI_inst/slv_reg1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/kb_slave_v1_0_S00_AXI_inst/slv_reg1_reg[16]' (FDRE) to 'inst/kb_slave_v1_0_S00_AXI_inst/slv_reg1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/kb_slave_v1_0_S00_AXI_inst/slv_reg1_reg[17]' (FDRE) to 'inst/kb_slave_v1_0_S00_AXI_inst/slv_reg1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/kb_slave_v1_0_S00_AXI_inst/slv_reg1_reg[18]' (FDRE) to 'inst/kb_slave_v1_0_S00_AXI_inst/slv_reg1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/kb_slave_v1_0_S00_AXI_inst/slv_reg1_reg[19]' (FDRE) to 'inst/kb_slave_v1_0_S00_AXI_inst/slv_reg1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/kb_slave_v1_0_S00_AXI_inst/slv_reg1_reg[20]' (FDRE) to 'inst/kb_slave_v1_0_S00_AXI_inst/slv_reg1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/kb_slave_v1_0_S00_AXI_inst/slv_reg1_reg[21]' (FDRE) to 'inst/kb_slave_v1_0_S00_AXI_inst/slv_reg1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/kb_slave_v1_0_S00_AXI_inst/slv_reg1_reg[22]' (FDRE) to 'inst/kb_slave_v1_0_S00_AXI_inst/slv_reg1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/kb_slave_v1_0_S00_AXI_inst/slv_reg1_reg[23]' (FDRE) to 'inst/kb_slave_v1_0_S00_AXI_inst/slv_reg1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/kb_slave_v1_0_S00_AXI_inst/slv_reg1_reg[24]' (FDRE) to 'inst/kb_slave_v1_0_S00_AXI_inst/slv_reg1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/kb_slave_v1_0_S00_AXI_inst/slv_reg1_reg[25]' (FDRE) to 'inst/kb_slave_v1_0_S00_AXI_inst/slv_reg1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/kb_slave_v1_0_S00_AXI_inst/slv_reg1_reg[26]' (FDRE) to 'inst/kb_slave_v1_0_S00_AXI_inst/slv_reg1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/kb_slave_v1_0_S00_AXI_inst/slv_reg1_reg[27]' (FDRE) to 'inst/kb_slave_v1_0_S00_AXI_inst/slv_reg1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/kb_slave_v1_0_S00_AXI_inst/slv_reg1_reg[28]' (FDRE) to 'inst/kb_slave_v1_0_S00_AXI_inst/slv_reg1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/kb_slave_v1_0_S00_AXI_inst/slv_reg1_reg[29]' (FDRE) to 'inst/kb_slave_v1_0_S00_AXI_inst/slv_reg1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/kb_slave_v1_0_S00_AXI_inst/slv_reg1_reg[30]' (FDRE) to 'inst/kb_slave_v1_0_S00_AXI_inst/slv_reg1_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/kb_slave_v1_0_S00_AXI_inst/slv_reg1_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/kb_slave_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/kb_slave_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/kb_slave_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/kb_slave_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/kb_slave_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/kb_slave_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 912.520 ; gain = 491.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:33 . Memory (MB): peak = 912.520 ; gain = 491.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:33 . Memory (MB): peak = 912.520 ; gain = 491.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:33 . Memory (MB): peak = 929.977 ; gain = 508.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:34 . Memory (MB): peak = 929.977 ; gain = 508.793
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:34 . Memory (MB): peak = 929.977 ; gain = 508.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:34 . Memory (MB): peak = 929.977 ; gain = 508.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:34 . Memory (MB): peak = 929.977 ; gain = 508.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:34 . Memory (MB): peak = 929.977 ; gain = 508.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:34 . Memory (MB): peak = 929.977 ; gain = 508.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     5|
|2     |LUT1   |     5|
|3     |LUT2   |    37|
|4     |LUT3   |    11|
|5     |LUT4   |    28|
|6     |LUT5   |    40|
|7     |LUT6   |    28|
|8     |FDRE   |   220|
|9     |FDSE   |     2|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------+----------------------+------+
|      |Instance                       |Module                |Cells |
+------+-------------------------------+----------------------+------+
|1     |top                            |                      |   376|
|2     |  inst                         |kb_slave_v1_0         |   376|
|3     |    kb_slave_v1_0_S00_AXI_inst |kb_slave_v1_0_S00_AXI |   195|
|4     |    keyboard                   |PS2Receiver           |   130|
|5     |      debounce                 |debouncer             |    31|
|6     |    sevenSeg                   |seg7decimal           |    49|
+------+-------------------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:34 . Memory (MB): peak = 929.977 ; gain = 508.793
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 929.977 ; gain = 176.730
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:34 . Memory (MB): peak = 929.977 ; gain = 508.793
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 933.043 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
84 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:36 . Memory (MB): peak = 933.043 ; gain = 523.387
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 933.043 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Sam/Desktop/ECE532/mid_demo_v6_timer_gtracker/mid_demo/mid_demo.runs/mid_project_kb_slave_0_0_synth_1/mid_project_kb_slave_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP mid_project_kb_slave_0_0, cache-ID = 4ce60498e3e4c072
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 933.043 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Sam/Desktop/ECE532/mid_demo_v6_timer_gtracker/mid_demo/mid_demo.runs/mid_project_kb_slave_0_0_synth_1/mid_project_kb_slave_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mid_project_kb_slave_0_0_utilization_synth.rpt -pb mid_project_kb_slave_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 21 10:41:44 2023...
