From 43a5ed8fee350d084e75770d388a0b0500b09b8a Mon Sep 17 00:00:00 2001
From: Sandor Yu <R01008@freescale.com>
Date: Thu, 28 Aug 2014 13:38:15 +0800
Subject: [PATCH 0077/1594] ENGR00329096 clk: Add dcic clock define for imx6q

commit 07123af971dc7029aeb0768051f057322811a0ae from
git://git.freescale.com/imx/linux-2.6-imx.git

Add dcic1 and dcic define in imx6q clock tree.

Signed-off-by: Sandor Yu <R01008@freescale.com>
---
 arch/arm/mach-imx/clk-imx6q.c             |    2 ++
 include/dt-bindings/clock/imx6qdl-clock.h |    4 +++-
 2 files changed, 5 insertions(+), 1 deletions(-)

diff --git a/arch/arm/mach-imx/clk-imx6q.c b/arch/arm/mach-imx/clk-imx6q.c
index d254aa9..1054d5c 100644
--- a/arch/arm/mach-imx/clk-imx6q.c
+++ b/arch/arm/mach-imx/clk-imx6q.c
@@ -382,6 +382,8 @@ static void __init imx6q_clocks_init(struct device_node *ccm_node)
 	clk[IMX6QDL_CLK_CAN1_SERIAL]  = imx_clk_gate2("can1_serial",   "can_root",          base + 0x68, 16);
 	clk[IMX6QDL_CLK_CAN2_IPG]     = imx_clk_gate2("can2_ipg",      "ipg",               base + 0x68, 18);
 	clk[IMX6QDL_CLK_CAN2_SERIAL]  = imx_clk_gate2("can2_serial",   "can_root",          base + 0x68, 20);
+	clk[IMX6QDL_CLK_DCIC1]        = imx_clk_gate2("dcic1",         "ipu1_podf",         base + 0x68, 24);
+	clk[IMX6QDL_CLK_DCIC2]        = imx_clk_gate2("dcic2",         "ipu2_podf",         base + 0x68, 26);
 	clk[IMX6QDL_CLK_ECSPI1]       = imx_clk_gate2("ecspi1",        "ecspi_root",        base + 0x6c, 0);
 	clk[IMX6QDL_CLK_ECSPI2]       = imx_clk_gate2("ecspi2",        "ecspi_root",        base + 0x6c, 2);
 	clk[IMX6QDL_CLK_ECSPI3]       = imx_clk_gate2("ecspi3",        "ecspi_root",        base + 0x6c, 4);
diff --git a/include/dt-bindings/clock/imx6qdl-clock.h b/include/dt-bindings/clock/imx6qdl-clock.h
index 119d329..b5db42b 100644
--- a/include/dt-bindings/clock/imx6qdl-clock.h
+++ b/include/dt-bindings/clock/imx6qdl-clock.h
@@ -253,6 +253,8 @@
 #define IMX6QDL_CLK_LDB_DI1_DIV_7		242
 #define IMX6QDL_CLK_LDB_DI0_DIV_SEL		243
 #define IMX6QDL_CLK_LDB_DI1_DIV_SEL		244
-#define IMX6QDL_CLK_END				245
+#define IMX6QDL_CLK_DCIC1				245
+#define IMX6QDL_CLK_DCIC2				246
+#define IMX6QDL_CLK_END				247
 
 #endif /* __DT_BINDINGS_CLOCK_IMX6QDL_H */
-- 
1.7.5.4

