$date
	Sun Oct 23 03:18:26 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#317157
b11 !
1"
#317158
b11 &
b11 %
1$
#317159
0"
#317162
b1010 &
b1010 %
#317166
b101 &
b101 %
#317170
b10000 &
b10000 %
#317174
b1000 &
b1000 %
#317178
b100 &
b100 %
#317182
b10 &
b10 %
#317186
b1 &
b1 %
1#
#317190
b0 &
0#
b0 %
0$
#1271806
b11001 &
b11001 %
1$
b11001 !
1"
#1271807
0"
#1271810
b1001100 &
b1001100 %
#1271814
b100110 &
b100110 %
#1271818
b10011 &
b10011 %
#1271822
b111010 &
b111010 %
#1271826
b11101 &
b11101 %
#1271830
b1011000 &
b1011000 %
#1271834
b101100 &
b101100 %
#1271838
b10110 &
b10110 %
#1271842
b1011 &
b1011 %
#1271846
b100010 &
b100010 %
#1271850
b10001 &
b10001 %
#1271854
b110100 &
b110100 %
#1271858
b11010 &
b11010 %
#1271862
b1101 &
b1101 %
#1271866
b101000 &
b101000 %
#1271870
b10100 &
b10100 %
#1271874
b1010 &
b1010 %
#1271878
b101 &
b101 %
#1271882
b10000 &
b10000 %
#1271886
b1000 &
b1000 %
#1271890
b100 &
b100 %
#1271894
b10 &
b10 %
#1271898
b1 &
b1 %
1#
#1271902
b0 &
0#
b0 %
0$
#2276652
b101 !
1"
#2276654
b101 &
b101 %
1$
#2276655
0"
#2276658
b10000 &
b10000 %
#2276662
b1000 &
b1000 %
#2276666
b100 &
b100 %
#2276670
b10 &
b10 %
#2276674
b1 &
b1 %
1#
#2276678
b0 &
0#
b0 %
0$
#4500012
