$date
	Sat Jun 21 19:14:10 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module dff_res_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 1 $ res $end
$scope module circuit1 $end
$var wire 1 " clk $end
$var wire 1 $ d $end
$var wire 1 # res $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1$
0#
0"
x!
$end
#10
1!
1"
#20
0!
1#
0$
1"
