
*** Running vivado
    with args -log mouse_basys3_FPGA.vds -m32 -mode batch -messageDb vivado.pb -source mouse_basys3_FPGA.tcl


****** Vivado v2014.2
  **** SW Build 932637 on Wed Jun 11 13:27:54 MDT 2014
  **** IP Build 924643 on Fri May 30 09:20:16 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source mouse_basys3_FPGA.tcl
# set_param gui.test TreeTableDev
# set_param xicom.use_bs_reader 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# set_msg_config -id {Labtools 27-147} -limit 4294967295
# create_project -in_memory -part xc7a35tcpg236-1
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - D:/Xilinx/Vivado/2014.2/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml, The board part 'xc7k325tffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - D:/Xilinx/Vivado/2014.2/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml, The board part 'xc7k325tffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - D:/Xilinx/Vivado/2014.2/data/boards/board_parts/zynq/zc706/0.9/board_part.xml, The board part 'xc7z045ffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - D:/Xilinx/Vivado/2014.2/data/boards/board_parts/zynq/zc706/1.0/board_part.xml, The board part 'xc7z045ffg900-2' is either not supported or invalid.
# set_property target_language Verilog [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property default_lib xil_defaultlib [current_project]
# read_verilog -library xil_defaultlib D:/Zynq_project/mouse_basys3_FPGA/mouse_basys3_FPGA.srcs/sources_1/new/mouse_basys3_FPGA.v
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Zynq_project/mouse_basys3_FPGA/mouse_basys3_FPGA.srcs/sources_1/new/mouse_basys3_FPGA.v]
# read_xdc D:/Zynq_project/mouse_basys3_FPGA/mouse_basys3_FPGA.srcs/constrs_1/new/pin.xdc
# set_property used_in_implementation false [get_files D:/Zynq_project/mouse_basys3_FPGA/mouse_basys3_FPGA.srcs/constrs_1/new/pin.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir D:/Zynq_project/mouse_basys3_FPGA/mouse_basys3_FPGA.cache/wt [current_project]
# set_property parent.project_dir D:/Zynq_project/mouse_basys3_FPGA [current_project]
# catch { write_hwdef -file mouse_basys3_FPGA.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top mouse_basys3_FPGA -part xc7a35tcpg236-1
Command: synth_design -top mouse_basys3_FPGA -part xc7a35tcpg236-1

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 339.563 ; gain = 35.715
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mouse_basys3_FPGA' [D:/Zynq_project/mouse_basys3_FPGA/mouse_basys3_FPGA.srcs/sources_1/new/mouse_basys3_FPGA.v:3]
INFO: [Synth 8-638] synthesizing module 'debounce_better_version' [D:/Zynq_project/mouse_basys3_FPGA/mouse_basys3_FPGA.srcs/sources_1/new/mouse_basys3_FPGA.v:109]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [D:/Zynq_project/mouse_basys3_FPGA/mouse_basys3_FPGA.srcs/sources_1/new/mouse_basys3_FPGA.v:119]
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [D:/Zynq_project/mouse_basys3_FPGA/mouse_basys3_FPGA.srcs/sources_1/new/mouse_basys3_FPGA.v:119]
INFO: [Synth 8-638] synthesizing module 'my_dff_en' [D:/Zynq_project/mouse_basys3_FPGA/mouse_basys3_FPGA.srcs/sources_1/new/mouse_basys3_FPGA.v:131]
INFO: [Synth 8-256] done synthesizing module 'my_dff_en' (2#1) [D:/Zynq_project/mouse_basys3_FPGA/mouse_basys3_FPGA.srcs/sources_1/new/mouse_basys3_FPGA.v:131]
INFO: [Synth 8-256] done synthesizing module 'debounce_better_version' (3#1) [D:/Zynq_project/mouse_basys3_FPGA/mouse_basys3_FPGA.srcs/sources_1/new/mouse_basys3_FPGA.v:109]
WARNING: [Synth 8-3848] Net left_click in module/entity mouse_basys3_FPGA does not have driver. [D:/Zynq_project/mouse_basys3_FPGA/mouse_basys3_FPGA.srcs/sources_1/new/mouse_basys3_FPGA.v:23]
WARNING: [Synth 8-3848] Net right_click in module/entity mouse_basys3_FPGA does not have driver. [D:/Zynq_project/mouse_basys3_FPGA/mouse_basys3_FPGA.srcs/sources_1/new/mouse_basys3_FPGA.v:24]
INFO: [Synth 8-256] done synthesizing module 'mouse_basys3_FPGA' (4#1) [D:/Zynq_project/mouse_basys3_FPGA/mouse_basys3_FPGA.srcs/sources_1/new/mouse_basys3_FPGA.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 356.215 ; gain = 52.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin u1:pb_1 to constant 0 [D:/Zynq_project/mouse_basys3_FPGA/mouse_basys3_FPGA.srcs/sources_1/new/mouse_basys3_FPGA.v:23]
WARNING: [Synth 8-3295] tying undriven pin u2:pb_1 to constant 0 [D:/Zynq_project/mouse_basys3_FPGA/mouse_basys3_FPGA.srcs/sources_1/new/mouse_basys3_FPGA.v:24]
Loading clock regions from D:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a35t/ClockRegion.xml
Loading clock buffers from D:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a35t/ClockBuffers.xml
Loading clock placement rules from D:/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from D:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from D:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a35t/cpg236/Package.xml
Loading io standards from D:/Xilinx/Vivado/2014.2/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from D:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/ConfigModes.xml

Processing XDC Constraints
Parsing XDC File [D:/Zynq_project/mouse_basys3_FPGA/mouse_basys3_FPGA.srcs/constrs_1/new/pin.xdc]
Finished Parsing XDC File [D:/Zynq_project/mouse_basys3_FPGA/mouse_basys3_FPGA.srcs/constrs_1/new/pin.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 499.887 ; gain = 196.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 499.887 ; gain = 196.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 499.887 ; gain = 196.039
---------------------------------------------------------------------------------
WARNING: [Synth 8-3848] Net left_click in module/entity mouse_basys3_FPGA does not have driver. [D:/Zynq_project/mouse_basys3_FPGA/mouse_basys3_FPGA.srcs/sources_1/new/mouse_basys3_FPGA.v:23]
WARNING: [Synth 8-3848] Net right_click in module/entity mouse_basys3_FPGA does not have driver. [D:/Zynq_project/mouse_basys3_FPGA/mouse_basys3_FPGA.srcs/sources_1/new/mouse_basys3_FPGA.v:24]
INFO: [Synth 8-223] decloning instance 'u1' (debounce_better_version) to 'u2'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  11 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mouse_basys3_FPGA 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	  11 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module clock_enable 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module my_dff_en 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module debounce_better_version 
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Workers Ready, Starting Parallel Section  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 499.887 ; gain = 196.039
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 499.887 ; gain = 196.039
---------------------------------------------------------------------------------
Finished Parallel Reinfer  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 499.887 ; gain = 196.039
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\u1/d1/Q_reg ) is unused and will be removed from module mouse_basys3_FPGA.
WARNING: [Synth 8-3332] Sequential element (\u1/u1/counter_reg[0] ) is unused and will be removed from module mouse_basys3_FPGA.
WARNING: [Synth 8-3332] Sequential element (\u1/u1/counter_reg[1] ) is unused and will be removed from module mouse_basys3_FPGA.
WARNING: [Synth 8-3332] Sequential element (\u1/u1/counter_reg[2] ) is unused and will be removed from module mouse_basys3_FPGA.
WARNING: [Synth 8-3332] Sequential element (\u1/u1/counter_reg[3] ) is unused and will be removed from module mouse_basys3_FPGA.
WARNING: [Synth 8-3332] Sequential element (\u1/u1/counter_reg[4] ) is unused and will be removed from module mouse_basys3_FPGA.
WARNING: [Synth 8-3332] Sequential element (\u1/u1/counter_reg[5] ) is unused and will be removed from module mouse_basys3_FPGA.
WARNING: [Synth 8-3332] Sequential element (\u1/u1/counter_reg[6] ) is unused and will be removed from module mouse_basys3_FPGA.
WARNING: [Synth 8-3332] Sequential element (\u1/u1/counter_reg[7] ) is unused and will be removed from module mouse_basys3_FPGA.
WARNING: [Synth 8-3332] Sequential element (\u1/u1/counter_reg[8] ) is unused and will be removed from module mouse_basys3_FPGA.
WARNING: [Synth 8-3332] Sequential element (\u1/u1/counter_reg[9] ) is unused and will be removed from module mouse_basys3_FPGA.
WARNING: [Synth 8-3332] Sequential element (\u1/u1/counter_reg[10] ) is unused and will be removed from module mouse_basys3_FPGA.
WARNING: [Synth 8-3332] Sequential element (\u1/u1/counter_reg[11] ) is unused and will be removed from module mouse_basys3_FPGA.
WARNING: [Synth 8-3332] Sequential element (\u1/u1/counter_reg[12] ) is unused and will be removed from module mouse_basys3_FPGA.
WARNING: [Synth 8-3332] Sequential element (\u1/u1/counter_reg[13] ) is unused and will be removed from module mouse_basys3_FPGA.
WARNING: [Synth 8-3332] Sequential element (\u1/u1/counter_reg[14] ) is unused and will be removed from module mouse_basys3_FPGA.
WARNING: [Synth 8-3332] Sequential element (\u1/u1/counter_reg[15] ) is unused and will be removed from module mouse_basys3_FPGA.
WARNING: [Synth 8-3332] Sequential element (\u1/u1/counter_reg[16] ) is unused and will be removed from module mouse_basys3_FPGA.
WARNING: [Synth 8-3332] Sequential element (\u1/u1/counter_reg[17] ) is unused and will be removed from module mouse_basys3_FPGA.
WARNING: [Synth 8-3332] Sequential element (\u1/u1/counter_reg[18] ) is unused and will be removed from module mouse_basys3_FPGA.
WARNING: [Synth 8-3332] Sequential element (\u1/u1/counter_reg[19] ) is unused and will be removed from module mouse_basys3_FPGA.
WARNING: [Synth 8-3332] Sequential element (\u1/u1/counter_reg[20] ) is unused and will be removed from module mouse_basys3_FPGA.
WARNING: [Synth 8-3332] Sequential element (\u1/u1/counter_reg[21] ) is unused and will be removed from module mouse_basys3_FPGA.
WARNING: [Synth 8-3332] Sequential element (\u1/u1/counter_reg[22] ) is unused and will be removed from module mouse_basys3_FPGA.
WARNING: [Synth 8-3332] Sequential element (\u1/u1/counter_reg[23] ) is unused and will be removed from module mouse_basys3_FPGA.
WARNING: [Synth 8-3332] Sequential element (\u1/u1/counter_reg[24] ) is unused and will be removed from module mouse_basys3_FPGA.
WARNING: [Synth 8-3332] Sequential element (\u1/u1/counter_reg[25] ) is unused and will be removed from module mouse_basys3_FPGA.
WARNING: [Synth 8-3332] Sequential element (\u1/u1/counter_reg[26] ) is unused and will be removed from module mouse_basys3_FPGA.
WARNING: [Synth 8-3332] Sequential element (\u1/d2/Q_reg ) is unused and will be removed from module mouse_basys3_FPGA.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 499.887 ; gain = 196.039
---------------------------------------------------------------------------------
Finished Parallel Area Opt  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 499.887 ; gain = 196.039
Finished Parallel Section  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 499.887 ; gain = 196.039
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:57 . Memory (MB): peak = 518.375 ; gain = 214.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:57 . Memory (MB): peak = 518.375 ; gain = 214.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:47 ; elapsed = 00:00:57 . Memory (MB): peak = 529.070 ; gain = 225.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:00:58 . Memory (MB): peak = 529.070 ; gain = 225.223
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:00:58 . Memory (MB): peak = 529.070 ; gain = 225.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:00:58 . Memory (MB): peak = 529.070 ; gain = 225.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    56|
|3     |INV    |     1|
|4     |LUT1   |    48|
|5     |LUT2   |    98|
|6     |LUT3   |    27|
|7     |LUT4   |    52|
|8     |LUT5   |    32|
|9     |LUT6   |    59|
|10    |FDCE   |    43|
|11    |IBUF   |     4|
|12    |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   433|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:00:58 . Memory (MB): peak = 529.070 ; gain = 225.223
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 31 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:00:58 . Memory (MB): peak = 529.070 ; gain = 225.223
INFO: [Netlist 29-17] Analyzing 60 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 16 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:55 . Memory (MB): peak = 529.070 ; gain = 192.160
# write_checkpoint mouse_basys3_FPGA.dcp
# report_utilization -file mouse_basys3_FPGA_utilization_synth.rpt -pb mouse_basys3_FPGA_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 529.070 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Dec 09 12:42:35 2017...
