

================================================================
== Vivado HLS Report for 'dut'
================================================================
* Date:           Mon Nov 25 03:52:22 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        superres.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.510 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   237579|   237579| 2.376 ms | 2.376 ms |  237579|  237579|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                               |                    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |            Instance           |       Module       |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_convolve_40_40_5_s_fu_213  |convolve_40_40_5_s  |    68493|    68493|  0.685 ms |  0.685 ms |  68493|  68493|   none  |
        |grp_relu_40_40_s_fu_218        |relu_40_40_s        |     4921|     4921| 49.210 us | 49.210 us |   4921|   4921|   none  |
        |grp_upsample_20_20_2_s_fu_223  |upsample_20_20_2_s  |     2402|     2402| 24.020 us | 24.020 us |   2402|   2402|   none  |
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1         |     2040|     2040|       102|          -|          -|    20|    no    |
        | + Loop 1.1      |      100|      100|         5|          -|          -|    20|    no    |
        |  ++ Loop 1.1.1  |        3|        3|         1|          -|          -|     3|    no    |
        |- Loop 2         |    12880|    12880|       322|          -|          -|    40|    no    |
        | + Loop 2.1      |      320|      320|         8|          -|          -|    40|    no    |
        |  ++ Loop 2.1.1  |        6|        6|         2|          -|          -|     3|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    256|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |       16|    102|   12060|  22886|    0|
|Memory           |       20|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    384|    -|
|Register         |        -|      -|     117|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       36|    102|   12177|  23526|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       12|     46|      11|     44|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+--------------------+---------+-------+------+-------+-----+
    |            Instance           |       Module       | BRAM_18K| DSP48E|  FF  |  LUT  | URAM|
    +-------------------------------+--------------------+---------+-------+------+-------+-----+
    |grp_convolve_40_40_5_s_fu_213  |convolve_40_40_5_s  |       16|    102|  5686|  13206|    0|
    |grp_relu_40_40_s_fu_218        |relu_40_40_s        |        0|      0|  5192|   5107|    0|
    |grp_upsample_20_20_2_s_fu_223  |upsample_20_20_2_s  |        0|      0|  1182|   4573|    0|
    +-------------------------------+--------------------+---------+-------+------+-------+-----+
    |Total                          |                    |       16|    102| 12060|  22886|    0|
    +-------------------------------+--------------------+---------+-------+------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |output_image_V_assig_U  |convolve_40_40_5_bkb  |       16|  0|   0|    0|  4800|   32|     1|       153600|
    |input_image_V_U         |dut_input_image_V     |        4|  0|   0|    0|  1200|   32|     1|        38400|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                   |                      |       20|  0|   0|    0|  6000|   64|     2|       192000|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln203_267_fu_287_p2  |     +    |      0|  0|  14|          10|          10|
    |add_ln203_268_fu_326_p2  |     +    |      0|  0|  12|          12|          12|
    |add_ln203_fu_265_p2      |     +    |      0|  0|  14|          10|          10|
    |add_ln612_1_fu_394_p2    |     +    |      0|  0|  12|          12|          12|
    |add_ln612_2_fu_433_p2    |     +    |      0|  0|  19|          14|          14|
    |add_ln612_fu_372_p2      |     +    |      0|  0|  12|          12|          12|
    |c_1_fu_384_p2            |     +    |      0|  0|  15|           6|           1|
    |c_fu_277_p2              |     +    |      0|  0|  15|           5|           1|
    |chan_1_fu_423_p2         |     +    |      0|  0|  10|           2|           1|
    |chan_fu_316_p2           |     +    |      0|  0|  10|           2|           1|
    |r_1_fu_342_p2            |     +    |      0|  0|  15|           6|           1|
    |r_fu_235_p2              |     +    |      0|  0|  15|           5|           1|
    |sub_ln203_fu_304_p2      |     -    |      0|  0|  12|          12|          12|
    |sub_ln612_fu_411_p2      |     -    |      0|  0|  19|          14|          14|
    |ap_block_state4          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln24_1_fu_271_p2    |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln24_2_fu_310_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln24_fu_229_p2      |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln31_1_fu_378_p2    |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln31_2_fu_417_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln31_fu_336_p2      |   icmp   |      0|  0|  11|           6|           6|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 256|         149|         129|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+-----+-----------+-----+-----------+
    |              Name             | LUT | Input Size| Bits| Total Bits|
    +-------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                      |  105|         22|    1|         22|
    |c15_0_reg_191                  |    9|          2|    6|         12|
    |c_0_reg_158                    |    9|          2|    5|         10|
    |chan16_0_reg_202               |    9|          2|    2|          4|
    |chan_0_reg_169                 |    9|          2|    2|          4|
    |input_image_V_address0         |   15|          3|   11|         33|
    |input_image_V_ce0              |   15|          3|    1|          3|
    |input_image_V_ce1              |    9|          2|    1|          2|
    |output_image_V_assig_address0  |   27|          5|   13|         65|
    |output_image_V_assig_address1  |   21|          4|   13|         52|
    |output_image_V_assig_ce0       |   27|          5|    1|          5|
    |output_image_V_assig_ce1       |   21|          4|    1|          4|
    |output_image_V_assig_d0        |   15|          3|   32|         96|
    |output_image_V_assig_d1        |   21|          4|   32|        128|
    |output_image_V_assig_we0       |   15|          3|    1|          3|
    |output_image_V_assig_we1       |   21|          4|    1|          4|
    |r14_0_reg_180                  |    9|          2|    6|         12|
    |r_0_reg_147                    |    9|          2|    5|         10|
    |strm_in_V_V_blk_n              |    9|          2|    1|          2|
    |strm_out_V_V_blk_n             |    9|          2|    1|          2|
    +-------------------------------+-----+-----------+-----+-----------+
    |Total                          |  384|         78|  136|        473|
    +-------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |add_ln203_reg_451                           |   8|   0|   10|          2|
    |add_ln612_reg_485                           |   9|   0|   12|          3|
    |ap_CS_fsm                                   |  21|   0|   21|          0|
    |c15_0_reg_191                               |   6|   0|    6|          0|
    |c_0_reg_158                                 |   5|   0|    5|          0|
    |c_1_reg_493                                 |   6|   0|    6|          0|
    |c_reg_459                                   |   5|   0|    5|          0|
    |chan16_0_reg_202                            |   2|   0|    2|          0|
    |chan_0_reg_169                              |   2|   0|    2|          0|
    |chan_1_reg_506                              |   2|   0|    2|          0|
    |grp_convolve_40_40_5_s_fu_213_ap_start_reg  |   1|   0|    1|          0|
    |grp_relu_40_40_s_fu_218_ap_start_reg        |   1|   0|    1|          0|
    |grp_upsample_20_20_2_s_fu_223_ap_start_reg  |   1|   0|    1|          0|
    |r14_0_reg_180                               |   6|   0|    6|          0|
    |r_0_reg_147                                 |   5|   0|    5|          0|
    |r_1_reg_480                                 |   6|   0|    6|          0|
    |r_reg_446                                   |   5|   0|    5|          0|
    |sub_ln203_reg_464                           |  12|   0|   12|          0|
    |sub_ln612_reg_498                           |  14|   0|   14|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 117|   0|  122|          5|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_start             |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_done              | out |    1| ap_ctrl_hs |      dut     | return value |
|ap_idle              | out |    1| ap_ctrl_hs |      dut     | return value |
|ap_ready             | out |    1| ap_ctrl_hs |      dut     | return value |
|strm_in_V_V_dout     |  in |   32|   ap_fifo  |  strm_in_V_V |    pointer   |
|strm_in_V_V_empty_n  |  in |    1|   ap_fifo  |  strm_in_V_V |    pointer   |
|strm_in_V_V_read     | out |    1|   ap_fifo  |  strm_in_V_V |    pointer   |
|strm_out_V_V_din     | out |   32|   ap_fifo  | strm_out_V_V |    pointer   |
|strm_out_V_V_full_n  |  in |    1|   ap_fifo  | strm_out_V_V |    pointer   |
|strm_out_V_V_write   | out |    1|   ap_fifo  | strm_out_V_V |    pointer   |
+---------------------+-----+-----+------------+--------------+--------------+

