[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   5915       tick       3211611       1470041       1420415       3211611 
      2   5915       tick       4618618       2221371       2202770       4618618 
      3   5915       tick       4613150       2217600       2197952       4613150 
      4   5915       tick       4618399       2222203       2207026       4618399 
      5   5915       tick       4610970       2216103       2197985       4610970 
      6   5915       tick       4474556       2153123       2138087       4474556 
      7   5915       tick       4745618       2281943       2261039       4745618 
      8   5915       tick       4619870       2221777       2206252       4619870 
      9   5915       tick       4609564       2217290       2199150       4609564 
     10   5915       tick       4610339       2215750       2196314       4610339 
     11   5915       tick       4614763       2220293       2200109       4614763 
     12   5915       tick       4609599       2216666       2199697       4609599 
     13   5915       tick       4624851       2225141       2190772       4624851 
     14   5915       tick       4616540       2220728       2189338       4616540 
     15   5915       tick       4635043       2228279       2186263       4635043 
     16   5915       tick       4599503       2211821       2189505       4599503 
     17   5915       tick       4615020       2219416       2198843       4615020 
     18   5915       tick       4611437       2216491       2200624       4611437 
     19   5915       tick       4618410       2220985       2202941       4618410 
     20   5915       exit        588954        283483        277918        588954 
