--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
main_0.twr -v 30 -l 30 main_0_routed.ncd main_0.pcf

Design file:              main_0_routed.ncd
Physical constraint file: main_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1368 paths analyzed, 63 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.175ns.
--------------------------------------------------------------------------------
Slack:                  15.825ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_25 (FF)
  Destination:          ctr/M_ctr_q_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.125ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.322 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_25 to ctr/M_ctr_q_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y23.CQ       Tcko                  0.430   ctr/M_ctr_q[26]
                                                       ctr/M_ctr_q_25
    SLICE_X7Y24.C2       net (fanout=2)        0.758   ctr/M_ctr_q[25]
    SLICE_X7Y24.C        Tilo                  0.259   M_ctr_value[3]
                                                       ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_03
    SLICE_X5Y21.B4       net (fanout=2)        1.087   ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_03
    SLICE_X5Y21.B        Tilo                  0.259   ctr/M_ctr_q[17]
                                                       ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_06_1
    SLICE_X7Y25.B5       net (fanout=14)       0.959   ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_06
    SLICE_X7Y25.CLK      Tas                   0.373   ctr/M_ctr_q[29]
                                                       ctr/M_ctr_q_29_rstpot
                                                       ctr/M_ctr_q_29
    -------------------------------------------------  ---------------------------
    Total                                      4.125ns (1.321ns logic, 2.804ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  15.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_25 (FF)
  Destination:          ctr/M_ctr_q_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.120ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.322 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_25 to ctr/M_ctr_q_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y23.CQ       Tcko                  0.430   ctr/M_ctr_q[26]
                                                       ctr/M_ctr_q_25
    SLICE_X7Y24.C2       net (fanout=2)        0.758   ctr/M_ctr_q[25]
    SLICE_X7Y24.C        Tilo                  0.259   M_ctr_value[3]
                                                       ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_03
    SLICE_X5Y21.B4       net (fanout=2)        1.087   ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_03
    SLICE_X5Y21.B        Tilo                  0.259   ctr/M_ctr_q[17]
                                                       ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_06_1
    SLICE_X7Y25.A5       net (fanout=14)       0.954   ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_06
    SLICE_X7Y25.CLK      Tas                   0.373   ctr/M_ctr_q[29]
                                                       ctr/M_ctr_q_28_rstpot
                                                       ctr/M_ctr_q_28
    -------------------------------------------------  ---------------------------
    Total                                      4.120ns (1.321ns logic, 2.799ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack:                  15.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_27 (FF)
  Destination:          ctr/M_ctr_q_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.090ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.185 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_27 to ctr/M_ctr_q_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y24.BQ       Tcko                  0.430   M_ctr_value[3]
                                                       ctr/M_ctr_q_27
    SLICE_X7Y24.C1       net (fanout=7)        0.723   M_ctr_value[3]
    SLICE_X7Y24.C        Tilo                  0.259   M_ctr_value[3]
                                                       ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_03
    SLICE_X5Y21.B4       net (fanout=2)        1.087   ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_03
    SLICE_X5Y21.B        Tilo                  0.259   ctr/M_ctr_q[17]
                                                       ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_06_1
    SLICE_X7Y25.B5       net (fanout=14)       0.959   ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_06
    SLICE_X7Y25.CLK      Tas                   0.373   ctr/M_ctr_q[29]
                                                       ctr/M_ctr_q_29_rstpot
                                                       ctr/M_ctr_q_29
    -------------------------------------------------  ---------------------------
    Total                                      4.090ns (1.321ns logic, 2.769ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  15.871ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_27 (FF)
  Destination:          ctr/M_ctr_q_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.085ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.185 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_27 to ctr/M_ctr_q_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y24.BQ       Tcko                  0.430   M_ctr_value[3]
                                                       ctr/M_ctr_q_27
    SLICE_X7Y24.C1       net (fanout=7)        0.723   M_ctr_value[3]
    SLICE_X7Y24.C        Tilo                  0.259   M_ctr_value[3]
                                                       ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_03
    SLICE_X5Y21.B4       net (fanout=2)        1.087   ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_03
    SLICE_X5Y21.B        Tilo                  0.259   ctr/M_ctr_q[17]
                                                       ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_06_1
    SLICE_X7Y25.A5       net (fanout=14)       0.954   ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_06
    SLICE_X7Y25.CLK      Tas                   0.373   ctr/M_ctr_q[29]
                                                       ctr/M_ctr_q_28_rstpot
                                                       ctr/M_ctr_q_28
    -------------------------------------------------  ---------------------------
    Total                                      4.085ns (1.321ns logic, 2.764ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  15.993ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_25 (FF)
  Destination:          ctr/M_ctr_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.972ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_25 to ctr/M_ctr_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y23.CQ       Tcko                  0.430   ctr/M_ctr_q[26]
                                                       ctr/M_ctr_q_25
    SLICE_X7Y24.C2       net (fanout=2)        0.758   ctr/M_ctr_q[25]
    SLICE_X7Y24.C        Tilo                  0.259   M_ctr_value[3]
                                                       ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_03
    SLICE_X5Y21.B4       net (fanout=2)        1.087   ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_03
    SLICE_X5Y21.B        Tilo                  0.259   ctr/M_ctr_q[17]
                                                       ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_06_1
    SLICE_X7Y23.C4       net (fanout=14)       0.806   ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_06
    SLICE_X7Y23.CLK      Tas                   0.373   ctr/M_ctr_q[26]
                                                       ctr/M_ctr_q_25_rstpot
                                                       ctr/M_ctr_q_25
    -------------------------------------------------  ---------------------------
    Total                                      3.972ns (1.321ns logic, 2.651ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  16.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_25 (FF)
  Destination:          ctr/M_ctr_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.958ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.190 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_25 to ctr/M_ctr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y23.CQ       Tcko                  0.430   ctr/M_ctr_q[26]
                                                       ctr/M_ctr_q_25
    SLICE_X7Y24.C2       net (fanout=2)        0.758   ctr/M_ctr_q[25]
    SLICE_X7Y24.C        Tilo                  0.259   M_ctr_value[3]
                                                       ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_03
    SLICE_X4Y19.B4       net (fanout=2)        1.269   ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_03
    SLICE_X4Y19.B        Tilo                  0.254   ctr/M_ctr_q[2]
                                                       ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_06
    SLICE_X7Y20.C4       net (fanout=16)       0.615   ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_0
    SLICE_X7Y20.CLK      Tas                   0.373   ctr/M_ctr_q[14]
                                                       ctr/M_ctr_q_13_rstpot
                                                       ctr/M_ctr_q_13
    -------------------------------------------------  ---------------------------
    Total                                      3.958ns (1.316ns logic, 2.642ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  16.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_25 (FF)
  Destination:          ctr/M_ctr_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.960ns (Levels of Logic = 3)
  Clock Path Skew:      -0.002ns (0.192 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_25 to ctr/M_ctr_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y23.CQ       Tcko                  0.430   ctr/M_ctr_q[26]
                                                       ctr/M_ctr_q_25
    SLICE_X7Y24.C2       net (fanout=2)        0.758   ctr/M_ctr_q[25]
    SLICE_X7Y24.C        Tilo                  0.259   M_ctr_value[3]
                                                       ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_03
    SLICE_X4Y19.B4       net (fanout=2)        1.269   ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_03
    SLICE_X4Y19.B        Tilo                  0.254   ctr/M_ctr_q[2]
                                                       ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_06
    SLICE_X7Y19.B4       net (fanout=16)       0.617   ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_0
    SLICE_X7Y19.CLK      Tas                   0.373   ctr/M_ctr_q[6]
                                                       ctr/M_ctr_q_4_rstpot
                                                       ctr/M_ctr_q_4
    -------------------------------------------------  ---------------------------
    Total                                      3.960ns (1.316ns logic, 2.644ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  16.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_25 (FF)
  Destination:          ctr/M_ctr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.949ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.330 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_25 to ctr/M_ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y23.CQ       Tcko                  0.430   ctr/M_ctr_q[26]
                                                       ctr/M_ctr_q_25
    SLICE_X7Y24.C2       net (fanout=2)        0.758   ctr/M_ctr_q[25]
    SLICE_X7Y24.C        Tilo                  0.259   M_ctr_value[3]
                                                       ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_03
    SLICE_X4Y19.B4       net (fanout=2)        1.269   ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_03
    SLICE_X4Y19.B        Tilo                  0.254   ctr/M_ctr_q[2]
                                                       ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_06
    SLICE_X4Y19.D1       net (fanout=16)       0.640   ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_0
    SLICE_X4Y19.CLK      Tas                   0.339   ctr/M_ctr_q[2]
                                                       ctr/M_ctr_q_2_rstpot
                                                       ctr/M_ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.949ns (1.282ns logic, 2.667ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack:                  16.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_27 (FF)
  Destination:          ctr/M_ctr_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.937ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.320 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_27 to ctr/M_ctr_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y24.BQ       Tcko                  0.430   M_ctr_value[3]
                                                       ctr/M_ctr_q_27
    SLICE_X7Y24.C1       net (fanout=7)        0.723   M_ctr_value[3]
    SLICE_X7Y24.C        Tilo                  0.259   M_ctr_value[3]
                                                       ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_03
    SLICE_X5Y21.B4       net (fanout=2)        1.087   ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_03
    SLICE_X5Y21.B        Tilo                  0.259   ctr/M_ctr_q[17]
                                                       ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_06_1
    SLICE_X7Y23.C4       net (fanout=14)       0.806   ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_06
    SLICE_X7Y23.CLK      Tas                   0.373   ctr/M_ctr_q[26]
                                                       ctr/M_ctr_q_25_rstpot
                                                       ctr/M_ctr_q_25
    -------------------------------------------------  ---------------------------
    Total                                      3.937ns (1.321ns logic, 2.616ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  16.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_25 (FF)
  Destination:          ctr/M_ctr_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.930ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.320 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_25 to ctr/M_ctr_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y23.CQ       Tcko                  0.430   ctr/M_ctr_q[26]
                                                       ctr/M_ctr_q_25
    SLICE_X7Y24.C2       net (fanout=2)        0.758   ctr/M_ctr_q[25]
    SLICE_X7Y24.C        Tilo                  0.259   M_ctr_value[3]
                                                       ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_03
    SLICE_X5Y21.B4       net (fanout=2)        1.087   ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_03
    SLICE_X5Y21.B        Tilo                  0.259   ctr/M_ctr_q[17]
                                                       ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_06_1
    SLICE_X7Y24.A5       net (fanout=14)       0.764   ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_06
    SLICE_X7Y24.CLK      Tas                   0.373   M_ctr_value[3]
                                                       ctr/M_ctr_q_24_rstpot
                                                       ctr/M_ctr_q_24
    -------------------------------------------------  ---------------------------
    Total                                      3.930ns (1.321ns logic, 2.609ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  16.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_25 (FF)
  Destination:          ctr/M_ctr_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.942ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_25 to ctr/M_ctr_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y23.CQ       Tcko                  0.430   ctr/M_ctr_q[26]
                                                       ctr/M_ctr_q_25
    SLICE_X7Y24.C2       net (fanout=2)        0.758   ctr/M_ctr_q[25]
    SLICE_X7Y24.C        Tilo                  0.259   M_ctr_value[3]
                                                       ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_03
    SLICE_X5Y21.B4       net (fanout=2)        1.087   ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_03
    SLICE_X5Y21.B        Tilo                  0.259   ctr/M_ctr_q[17]
                                                       ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_06_1
    SLICE_X7Y23.D4       net (fanout=14)       0.776   ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_06
    SLICE_X7Y23.CLK      Tas                   0.373   ctr/M_ctr_q[26]
                                                       ctr/M_ctr_q_26_rstpot
                                                       ctr/M_ctr_q_26
    -------------------------------------------------  ---------------------------
    Total                                      3.942ns (1.321ns logic, 2.621ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  16.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_27 (FF)
  Destination:          ctr/M_ctr_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.923ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.327 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_27 to ctr/M_ctr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y24.BQ       Tcko                  0.430   M_ctr_value[3]
                                                       ctr/M_ctr_q_27
    SLICE_X7Y24.C1       net (fanout=7)        0.723   M_ctr_value[3]
    SLICE_X7Y24.C        Tilo                  0.259   M_ctr_value[3]
                                                       ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_03
    SLICE_X4Y19.B4       net (fanout=2)        1.269   ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_03
    SLICE_X4Y19.B        Tilo                  0.254   ctr/M_ctr_q[2]
                                                       ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_06
    SLICE_X7Y20.C4       net (fanout=16)       0.615   ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_0
    SLICE_X7Y20.CLK      Tas                   0.373   ctr/M_ctr_q[14]
                                                       ctr/M_ctr_q_13_rstpot
                                                       ctr/M_ctr_q_13
    -------------------------------------------------  ---------------------------
    Total                                      3.923ns (1.316ns logic, 2.607ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  16.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_27 (FF)
  Destination:          ctr/M_ctr_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.925ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.329 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_27 to ctr/M_ctr_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y24.BQ       Tcko                  0.430   M_ctr_value[3]
                                                       ctr/M_ctr_q_27
    SLICE_X7Y24.C1       net (fanout=7)        0.723   M_ctr_value[3]
    SLICE_X7Y24.C        Tilo                  0.259   M_ctr_value[3]
                                                       ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_03
    SLICE_X4Y19.B4       net (fanout=2)        1.269   ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_03
    SLICE_X4Y19.B        Tilo                  0.254   ctr/M_ctr_q[2]
                                                       ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_06
    SLICE_X7Y19.B4       net (fanout=16)       0.617   ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_0
    SLICE_X7Y19.CLK      Tas                   0.373   ctr/M_ctr_q[6]
                                                       ctr/M_ctr_q_4_rstpot
                                                       ctr/M_ctr_q_4
    -------------------------------------------------  ---------------------------
    Total                                      3.925ns (1.316ns logic, 2.609ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  16.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_25 (FF)
  Destination:          ctr/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.928ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.190 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_25 to ctr/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y23.CQ       Tcko                  0.430   ctr/M_ctr_q[26]
                                                       ctr/M_ctr_q_25
    SLICE_X7Y24.C2       net (fanout=2)        0.758   ctr/M_ctr_q[25]
    SLICE_X7Y24.C        Tilo                  0.259   M_ctr_value[3]
                                                       ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_03
    SLICE_X4Y19.B4       net (fanout=2)        1.269   ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_03
    SLICE_X4Y19.B        Tilo                  0.254   ctr/M_ctr_q[2]
                                                       ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_06
    SLICE_X7Y20.D4       net (fanout=16)       0.585   ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_0
    SLICE_X7Y20.CLK      Tas                   0.373   ctr/M_ctr_q[14]
                                                       ctr/M_ctr_q_14_rstpot
                                                       ctr/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.928ns (1.316ns logic, 2.612ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  16.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_27 (FF)
  Destination:          ctr/M_ctr_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.907ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.320 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_27 to ctr/M_ctr_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y24.BQ       Tcko                  0.430   M_ctr_value[3]
                                                       ctr/M_ctr_q_27
    SLICE_X7Y24.C1       net (fanout=7)        0.723   M_ctr_value[3]
    SLICE_X7Y24.C        Tilo                  0.259   M_ctr_value[3]
                                                       ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_03
    SLICE_X5Y21.B4       net (fanout=2)        1.087   ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_03
    SLICE_X5Y21.B        Tilo                  0.259   ctr/M_ctr_q[17]
                                                       ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_06_1
    SLICE_X7Y23.D4       net (fanout=14)       0.776   ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_06
    SLICE_X7Y23.CLK      Tas                   0.373   ctr/M_ctr_q[26]
                                                       ctr/M_ctr_q_26_rstpot
                                                       ctr/M_ctr_q_26
    -------------------------------------------------  ---------------------------
    Total                                      3.907ns (1.321ns logic, 2.586ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack:                  16.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_27 (FF)
  Destination:          ctr/M_ctr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.914ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.330 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_27 to ctr/M_ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y24.BQ       Tcko                  0.430   M_ctr_value[3]
                                                       ctr/M_ctr_q_27
    SLICE_X7Y24.C1       net (fanout=7)        0.723   M_ctr_value[3]
    SLICE_X7Y24.C        Tilo                  0.259   M_ctr_value[3]
                                                       ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_03
    SLICE_X4Y19.B4       net (fanout=2)        1.269   ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_03
    SLICE_X4Y19.B        Tilo                  0.254   ctr/M_ctr_q[2]
                                                       ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_06
    SLICE_X4Y19.D1       net (fanout=16)       0.640   ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_0
    SLICE_X4Y19.CLK      Tas                   0.339   ctr/M_ctr_q[2]
                                                       ctr/M_ctr_q_2_rstpot
                                                       ctr/M_ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.914ns (1.282ns logic, 2.632ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  16.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_25 (FF)
  Destination:          ctr/M_ctr_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.908ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.328 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_25 to ctr/M_ctr_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y23.CQ       Tcko                  0.430   ctr/M_ctr_q[26]
                                                       ctr/M_ctr_q_25
    SLICE_X7Y24.C2       net (fanout=2)        0.758   ctr/M_ctr_q[25]
    SLICE_X7Y24.C        Tilo                  0.259   M_ctr_value[3]
                                                       ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_03
    SLICE_X4Y19.B4       net (fanout=2)        1.269   ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_03
    SLICE_X4Y19.B        Tilo                  0.254   ctr/M_ctr_q[2]
                                                       ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_06
    SLICE_X5Y20.C4       net (fanout=16)       0.565   ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_0
    SLICE_X5Y20.CLK      Tas                   0.373   ctr/M_ctr_q[10]
                                                       ctr/M_ctr_q_9_rstpot
                                                       ctr/M_ctr_q_9
    -------------------------------------------------  ---------------------------
    Total                                      3.908ns (1.316ns logic, 2.592ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack:                  16.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_25 (FF)
  Destination:          ctr/M_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.906ns (Levels of Logic = 3)
  Clock Path Skew:      -0.002ns (0.192 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_25 to ctr/M_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y23.CQ       Tcko                  0.430   ctr/M_ctr_q[26]
                                                       ctr/M_ctr_q_25
    SLICE_X7Y24.C2       net (fanout=2)        0.758   ctr/M_ctr_q[25]
    SLICE_X7Y24.C        Tilo                  0.259   M_ctr_value[3]
                                                       ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_03
    SLICE_X4Y19.B4       net (fanout=2)        1.269   ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_03
    SLICE_X4Y19.B        Tilo                  0.254   ctr/M_ctr_q[2]
                                                       ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_06
    SLICE_X7Y19.A4       net (fanout=16)       0.563   ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_0
    SLICE_X7Y19.CLK      Tas                   0.373   ctr/M_ctr_q[6]
                                                       ctr/M_ctr_q_3_rstpot
                                                       ctr/M_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.906ns (1.316ns logic, 2.590ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack:                  16.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_27 (FF)
  Destination:          ctr/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.893ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.327 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_27 to ctr/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y24.BQ       Tcko                  0.430   M_ctr_value[3]
                                                       ctr/M_ctr_q_27
    SLICE_X7Y24.C1       net (fanout=7)        0.723   M_ctr_value[3]
    SLICE_X7Y24.C        Tilo                  0.259   M_ctr_value[3]
                                                       ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_03
    SLICE_X4Y19.B4       net (fanout=2)        1.269   ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_03
    SLICE_X4Y19.B        Tilo                  0.254   ctr/M_ctr_q[2]
                                                       ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_06
    SLICE_X7Y20.D4       net (fanout=16)       0.585   ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_0
    SLICE_X7Y20.CLK      Tas                   0.373   ctr/M_ctr_q[14]
                                                       ctr/M_ctr_q_14_rstpot
                                                       ctr/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.893ns (1.316ns logic, 2.577ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack:                  16.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_0 (FF)
  Destination:          ctr/M_ctr_q_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.874ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.322 - 0.347)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_0 to ctr/M_ctr_q_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y19.AQ       Tcko                  0.525   ctr/M_ctr_q[2]
                                                       ctr/M_ctr_q_0
    SLICE_X5Y19.A2       net (fanout=2)        0.757   ctr/M_ctr_q[0]
    SLICE_X5Y19.A        Tilo                  0.259   ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_01
                                                       ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_02
    SLICE_X5Y21.B1       net (fanout=2)        0.742   ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_02
    SLICE_X5Y21.B        Tilo                  0.259   ctr/M_ctr_q[17]
                                                       ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_06_1
    SLICE_X7Y25.B5       net (fanout=14)       0.959   ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_06
    SLICE_X7Y25.CLK      Tas                   0.373   ctr/M_ctr_q[29]
                                                       ctr/M_ctr_q_29_rstpot
                                                       ctr/M_ctr_q_29
    -------------------------------------------------  ---------------------------
    Total                                      3.874ns (1.416ns logic, 2.458ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack:                  16.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_27 (FF)
  Destination:          ctr/M_ctr_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.895ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_27 to ctr/M_ctr_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y24.BQ       Tcko                  0.430   M_ctr_value[3]
                                                       ctr/M_ctr_q_27
    SLICE_X7Y24.C1       net (fanout=7)        0.723   M_ctr_value[3]
    SLICE_X7Y24.C        Tilo                  0.259   M_ctr_value[3]
                                                       ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_03
    SLICE_X5Y21.B4       net (fanout=2)        1.087   ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_03
    SLICE_X5Y21.B        Tilo                  0.259   ctr/M_ctr_q[17]
                                                       ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_06_1
    SLICE_X7Y24.A5       net (fanout=14)       0.764   ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_06
    SLICE_X7Y24.CLK      Tas                   0.373   M_ctr_value[3]
                                                       ctr/M_ctr_q_24_rstpot
                                                       ctr/M_ctr_q_24
    -------------------------------------------------  ---------------------------
    Total                                      3.895ns (1.321ns logic, 2.574ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack:                  16.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_0 (FF)
  Destination:          ctr/M_ctr_q_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.869ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.322 - 0.347)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_0 to ctr/M_ctr_q_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y19.AQ       Tcko                  0.525   ctr/M_ctr_q[2]
                                                       ctr/M_ctr_q_0
    SLICE_X5Y19.A2       net (fanout=2)        0.757   ctr/M_ctr_q[0]
    SLICE_X5Y19.A        Tilo                  0.259   ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_01
                                                       ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_02
    SLICE_X5Y21.B1       net (fanout=2)        0.742   ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_02
    SLICE_X5Y21.B        Tilo                  0.259   ctr/M_ctr_q[17]
                                                       ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_06_1
    SLICE_X7Y25.A5       net (fanout=14)       0.954   ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_06
    SLICE_X7Y25.CLK      Tas                   0.373   ctr/M_ctr_q[29]
                                                       ctr/M_ctr_q_28_rstpot
                                                       ctr/M_ctr_q_28
    -------------------------------------------------  ---------------------------
    Total                                      3.869ns (1.416ns logic, 2.453ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack:                  16.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_25 (FF)
  Destination:          ctr/M_ctr_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.878ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.328 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_25 to ctr/M_ctr_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y23.CQ       Tcko                  0.430   ctr/M_ctr_q[26]
                                                       ctr/M_ctr_q_25
    SLICE_X7Y24.C2       net (fanout=2)        0.758   ctr/M_ctr_q[25]
    SLICE_X7Y24.C        Tilo                  0.259   M_ctr_value[3]
                                                       ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_03
    SLICE_X4Y19.B4       net (fanout=2)        1.269   ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_03
    SLICE_X4Y19.B        Tilo                  0.254   ctr/M_ctr_q[2]
                                                       ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_06
    SLICE_X5Y20.D4       net (fanout=16)       0.535   ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_0
    SLICE_X5Y20.CLK      Tas                   0.373   ctr/M_ctr_q[10]
                                                       ctr/M_ctr_q_10_rstpot
                                                       ctr/M_ctr_q_10
    -------------------------------------------------  ---------------------------
    Total                                      3.878ns (1.316ns logic, 2.562ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack:                  16.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_25 (FF)
  Destination:          ctr/M_ctr_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.887ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_25 to ctr/M_ctr_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y23.CQ       Tcko                  0.430   ctr/M_ctr_q[26]
                                                       ctr/M_ctr_q_25
    SLICE_X7Y24.C2       net (fanout=2)        0.758   ctr/M_ctr_q[25]
    SLICE_X7Y24.C        Tilo                  0.259   M_ctr_value[3]
                                                       ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_03
    SLICE_X5Y21.B4       net (fanout=2)        1.087   ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_03
    SLICE_X5Y21.B        Tilo                  0.259   ctr/M_ctr_q[17]
                                                       ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_06_1
    SLICE_X7Y23.B5       net (fanout=14)       0.721   ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_06
    SLICE_X7Y23.CLK      Tas                   0.373   ctr/M_ctr_q[26]
                                                       ctr/M_ctr_q_23_rstpot
                                                       ctr/M_ctr_q_23
    -------------------------------------------------  ---------------------------
    Total                                      3.887ns (1.321ns logic, 2.566ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  16.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_27 (FF)
  Destination:          ctr/M_ctr_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.873ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.328 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_27 to ctr/M_ctr_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y24.BQ       Tcko                  0.430   M_ctr_value[3]
                                                       ctr/M_ctr_q_27
    SLICE_X7Y24.C1       net (fanout=7)        0.723   M_ctr_value[3]
    SLICE_X7Y24.C        Tilo                  0.259   M_ctr_value[3]
                                                       ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_03
    SLICE_X4Y19.B4       net (fanout=2)        1.269   ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_03
    SLICE_X4Y19.B        Tilo                  0.254   ctr/M_ctr_q[2]
                                                       ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_06
    SLICE_X5Y20.C4       net (fanout=16)       0.565   ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_0
    SLICE_X5Y20.CLK      Tas                   0.373   ctr/M_ctr_q[10]
                                                       ctr/M_ctr_q_9_rstpot
                                                       ctr/M_ctr_q_9
    -------------------------------------------------  ---------------------------
    Total                                      3.873ns (1.316ns logic, 2.557ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  16.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_25 (FF)
  Destination:          ctr/M_ctr_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.882ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_25 to ctr/M_ctr_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y23.CQ       Tcko                  0.430   ctr/M_ctr_q[26]
                                                       ctr/M_ctr_q_25
    SLICE_X7Y24.C2       net (fanout=2)        0.758   ctr/M_ctr_q[25]
    SLICE_X7Y24.C        Tilo                  0.259   M_ctr_value[3]
                                                       ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_03
    SLICE_X5Y21.B4       net (fanout=2)        1.087   ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_03
    SLICE_X5Y21.B        Tilo                  0.259   ctr/M_ctr_q[17]
                                                       ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_06_1
    SLICE_X7Y23.A5       net (fanout=14)       0.716   ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_06
    SLICE_X7Y23.CLK      Tas                   0.373   ctr/M_ctr_q[26]
                                                       ctr/M_ctr_q_22_rstpot
                                                       ctr/M_ctr_q_22
    -------------------------------------------------  ---------------------------
    Total                                      3.882ns (1.321ns logic, 2.561ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  16.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_29 (FF)
  Destination:          ctr/M_ctr_q_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.881ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_29 to ctr/M_ctr_q_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y25.BQ       Tcko                  0.430   ctr/M_ctr_q[29]
                                                       ctr/M_ctr_q_29
    SLICE_X7Y24.C4       net (fanout=2)        0.514   ctr/M_ctr_q[29]
    SLICE_X7Y24.C        Tilo                  0.259   M_ctr_value[3]
                                                       ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_03
    SLICE_X5Y21.B4       net (fanout=2)        1.087   ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_03
    SLICE_X5Y21.B        Tilo                  0.259   ctr/M_ctr_q[17]
                                                       ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_06_1
    SLICE_X7Y25.B5       net (fanout=14)       0.959   ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_06
    SLICE_X7Y25.CLK      Tas                   0.373   ctr/M_ctr_q[29]
                                                       ctr/M_ctr_q_29_rstpot
                                                       ctr/M_ctr_q_29
    -------------------------------------------------  ---------------------------
    Total                                      3.881ns (1.321ns logic, 2.560ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  16.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_27 (FF)
  Destination:          ctr/M_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.871ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.329 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_27 to ctr/M_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y24.BQ       Tcko                  0.430   M_ctr_value[3]
                                                       ctr/M_ctr_q_27
    SLICE_X7Y24.C1       net (fanout=7)        0.723   M_ctr_value[3]
    SLICE_X7Y24.C        Tilo                  0.259   M_ctr_value[3]
                                                       ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_03
    SLICE_X4Y19.B4       net (fanout=2)        1.269   ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_03
    SLICE_X4Y19.B        Tilo                  0.254   ctr/M_ctr_q[2]
                                                       ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_06
    SLICE_X7Y19.A4       net (fanout=16)       0.563   ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_0
    SLICE_X7Y19.CLK      Tas                   0.373   ctr/M_ctr_q[6]
                                                       ctr/M_ctr_q_3_rstpot
                                                       ctr/M_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.871ns (1.316ns logic, 2.555ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  16.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_29 (FF)
  Destination:          ctr/M_ctr_q_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.876ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_29 to ctr/M_ctr_q_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y25.BQ       Tcko                  0.430   ctr/M_ctr_q[29]
                                                       ctr/M_ctr_q_29
    SLICE_X7Y24.C4       net (fanout=2)        0.514   ctr/M_ctr_q[29]
    SLICE_X7Y24.C        Tilo                  0.259   M_ctr_value[3]
                                                       ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_03
    SLICE_X5Y21.B4       net (fanout=2)        1.087   ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_03
    SLICE_X5Y21.B        Tilo                  0.259   ctr/M_ctr_q[17]
                                                       ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_06_1
    SLICE_X7Y25.A5       net (fanout=14)       0.954   ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_06
    SLICE_X7Y25.CLK      Tas                   0.373   ctr/M_ctr_q[29]
                                                       ctr/M_ctr_q_28_rstpot
                                                       ctr/M_ctr_q_28
    -------------------------------------------------  ---------------------------
    Total                                      3.876ns (1.321ns logic, 2.555ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack:                  16.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_25 (FF)
  Destination:          ctr/M_ctr_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.868ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.190 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_25 to ctr/M_ctr_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y23.CQ       Tcko                  0.430   ctr/M_ctr_q[26]
                                                       ctr/M_ctr_q_25
    SLICE_X7Y24.C2       net (fanout=2)        0.758   ctr/M_ctr_q[25]
    SLICE_X7Y24.C        Tilo                  0.259   M_ctr_value[3]
                                                       ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_03
    SLICE_X4Y19.B4       net (fanout=2)        1.269   ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_03
    SLICE_X4Y19.B        Tilo                  0.254   ctr/M_ctr_q[2]
                                                       ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_06
    SLICE_X7Y20.A5       net (fanout=16)       0.525   ctr/M_ctr_q[29]_PWR_20_o_equal_2_o_0
    SLICE_X7Y20.CLK      Tas                   0.373   ctr/M_ctr_q[14]
                                                       ctr/M_ctr_q_11_rstpot
                                                       ctr/M_ctr_q_11
    -------------------------------------------------  ---------------------------
    Total                                      3.868ns (1.316ns logic, 2.552ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[2]/CLK
  Logical resource: ctr/M_ctr_q_0/CK
  Location pin: SLICE_X4Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[2]/CLK
  Logical resource: ctr/M_ctr_q_1/CK
  Location pin: SLICE_X4Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[2]/CLK
  Logical resource: ctr/M_ctr_q_2/CK
  Location pin: SLICE_X4Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[10]/CLK
  Logical resource: ctr/M_ctr_q_7/CK
  Location pin: SLICE_X5Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[10]/CLK
  Logical resource: ctr/M_ctr_q_8/CK
  Location pin: SLICE_X5Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[10]/CLK
  Logical resource: ctr/M_ctr_q_9/CK
  Location pin: SLICE_X5Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[10]/CLK
  Logical resource: ctr/M_ctr_q_10/CK
  Location pin: SLICE_X5Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[17]/CLK
  Logical resource: ctr/M_ctr_q_15/CK
  Location pin: SLICE_X5Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[17]/CLK
  Logical resource: ctr/M_ctr_q_16/CK
  Location pin: SLICE_X5Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[17]/CLK
  Logical resource: ctr/M_ctr_q_17/CK
  Location pin: SLICE_X5Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[6]/CLK
  Logical resource: ctr/M_ctr_q_3/CK
  Location pin: SLICE_X7Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[6]/CLK
  Logical resource: ctr/M_ctr_q_4/CK
  Location pin: SLICE_X7Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[6]/CLK
  Logical resource: ctr/M_ctr_q_5/CK
  Location pin: SLICE_X7Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[6]/CLK
  Logical resource: ctr/M_ctr_q_6/CK
  Location pin: SLICE_X7Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[14]/CLK
  Logical resource: ctr/M_ctr_q_11/CK
  Location pin: SLICE_X7Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[14]/CLK
  Logical resource: ctr/M_ctr_q_12/CK
  Location pin: SLICE_X7Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[14]/CLK
  Logical resource: ctr/M_ctr_q_13/CK
  Location pin: SLICE_X7Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[14]/CLK
  Logical resource: ctr/M_ctr_q_14/CK
  Location pin: SLICE_X7Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[21]/CLK
  Logical resource: ctr/M_ctr_q_18/CK
  Location pin: SLICE_X7Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[21]/CLK
  Logical resource: ctr/M_ctr_q_19/CK
  Location pin: SLICE_X7Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[21]/CLK
  Logical resource: ctr/M_ctr_q_20/CK
  Location pin: SLICE_X7Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[21]/CLK
  Logical resource: ctr/M_ctr_q_21/CK
  Location pin: SLICE_X7Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[26]/CLK
  Logical resource: ctr/M_ctr_q_22/CK
  Location pin: SLICE_X7Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[26]/CLK
  Logical resource: ctr/M_ctr_q_23/CK
  Location pin: SLICE_X7Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[26]/CLK
  Logical resource: ctr/M_ctr_q_25/CK
  Location pin: SLICE_X7Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[26]/CLK
  Logical resource: ctr/M_ctr_q_26/CK
  Location pin: SLICE_X7Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_ctr_value[3]/CLK
  Logical resource: ctr/M_ctr_q_24/CK
  Location pin: SLICE_X7Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_ctr_value[3]/CLK
  Logical resource: ctr/M_ctr_q_27/CK
  Location pin: SLICE_X7Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[29]/CLK
  Logical resource: ctr/M_ctr_q_28/CK
  Location pin: SLICE_X7Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.175|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1368 paths, 0 nets, and 150 connections

Design statistics:
   Minimum period:   4.175ns{1}   (Maximum frequency: 239.521MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec 07 21:45:57 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 222 MB



