# Reading C:/developer-apps/altera/modelsim_ase/tcl/vsim/pref.tcl 
# do bregMIPS_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\developer-apps\altera\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\developer-apps\altera\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bregMIPS
# -- Compiling architecture behaviour of bregMIPS
# 
# vcom -93 -work work {Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bregMIPS_tb
# -- Compiling architecture arch of bregMIPS_tb
# ** Warning: [4] Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/bregMIPS_tb.vhd(68): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  bregMIPS_tb
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=\"+acc\" -t 1ps bregMIPS_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.bregmips_tb(arch)
# Loading work.bregmips(behaviour)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
pwd
# Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/simulation/modelsim
cd ..
# Cannot change directory while a simulation is in progress.
# Use the "quit -sim" command to unload the design first.
cd ..
# Cannot change directory while a simulation is in progress.
# Use the "quit -sim" command to unload the design first.
stop
cd ..
# Cannot change directory while a simulation is in progress.
# Use the "quit -sim" command to unload the design first.
quit -sim
pwd
# Z:/workspace/mestrado/sistemasVLSI/projeto_final/bregMIPS/simulation/modelsim
cd ..
# reading C:\developer-apps\altera\modelsim_ase\win32aloem/../modelsim.ini
cd Z:/workspace/mestrado/sistemasVLSI/projeto_final/
pwd
# Z:/workspace/mestrado/sistemasVLSI/projeto_final
