// Seed: 3259617932
module module_0 (
    input uwire id_0,
    input supply0 id_1,
    input wire id_2,
    output supply0 id_3,
    input wor id_4,
    input supply0 id_5,
    input supply0 id_6
);
  wire id_8;
  wire id_9;
  tri  id_10 = 1 - id_2;
  id_11 :
  assert property (@(posedge "" ==? id_2) 1 & id_11)
  else id_11 = 1;
  wire id_12;
endmodule
module module_1 (
    input logic id_0,
    input logic id_1,
    input logic id_2,
    output supply1 id_3,
    output wand id_4,
    input uwire id_5
    , id_14,
    output wor id_6,
    input supply0 id_7,
    input logic id_8,
    input uwire id_9,
    input tri0 id_10,
    input wand id_11,
    output supply0 id_12
);
  id_15 :
  assert property (@(posedge 1 ? 1'b0 : id_1) id_0)
  else id_14 <= 1;
  assign id_6 = 1 ^ 1 == id_15;
  wire id_16;
  always @* {id_15, 1} <= id_2;
  wire id_17;
  wand id_18 = id_5;
  module_0 modCall_1 (
      id_7,
      id_11,
      id_18,
      id_4,
      id_11,
      id_5,
      id_18
  );
endmodule
