<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Embedded Co-Design (VHDL and C): /home/student/netlabhome/Altera_Systems_Labs/New_FreeRTOS/FreeRTOS/Demo/NiosII_CycloneIII_DBC3C40_GCC/RTOSDemo/Common_Demo_Tasks/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Interface.vhd Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div class="navpath">
    <ul>
      <li><a class="el" href="dir_75b82e7e4a5feb05200b9ad7adf06257.html">home</a>      </li>
      <li><a class="el" href="dir_838608702a48ab2d6d07b5477858f42f.html">student</a>      </li>
      <li><a class="el" href="dir_dba29d339fe0f0e9eee2d0d877a9f2a7.html">netlabhome</a>      </li>
      <li><a class="el" href="dir_a1039001424a9b65c15134c0a4418042.html">Altera_Systems_Labs</a>      </li>
      <li><a class="el" href="dir_cf3df47d55074d431f85fc2cd798e2fb.html">New_FreeRTOS</a>      </li>
      <li><a class="el" href="dir_1a0c7a950cc55f3c0c8cecb3833d96b2.html">FreeRTOS</a>      </li>
      <li><a class="el" href="dir_c5e400573fa88499f74521c358c36f55.html">Demo</a>      </li>
      <li><a class="el" href="dir_702e5a272eb1478983a0f996116659b7.html">NiosII_CycloneIII_DBC3C40_GCC</a>      </li>
      <li><a class="el" href="dir_c4f2b08ffc1861ab78e1f05032156428.html">RTOSDemo</a>      </li>
      <li><a class="el" href="dir_d2083d98d58c08fd685266749bdc3d3a.html">Common_Demo_Tasks</a>      </li>
      <li><a class="el" href="dir_4295937e68126f1fdc0adb2a91ae2fd4.html">altera_up_sd_card_avalon_interface</a>      </li>
      <li><a class="el" href="dir_700a4cab3c99d88ded2c85f75a4d0546.html">hdl</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<h1>Altera_UP_SD_Card_Interface.vhd</h1>  </div>
</div>
<div class="contents">
<a href="_altera___u_p___s_d___card___interface_8vhd.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">-------------------------------------------------------------------------------------</span><span class="comment"></span>
<a name="l00002"></a>00002 <span class="comment">-- This module <span class="vhdlkeyword">is</span> an interface <span class="vhdlkeyword">to</span> the Secure Data Card. This module <span class="vhdlkeyword">is</span> intended <span class="vhdlkeyword">to</span> be</span><span class="comment"></span>
<a name="l00003"></a>00003 <span class="comment">-- used <span class="vhdlkeyword">with</span> the DE2 board.</span><span class="comment"></span>
<a name="l00004"></a>00004 <span class="comment">--</span><span class="comment"></span>
<a name="l00005"></a>00005 <span class="comment">-- This version <span class="vhdlkeyword">of</span> the interface supports only a 1-bit serial data transfer. This</span><span class="comment"></span>
<a name="l00006"></a>00006 <span class="comment">-- allows the interface <span class="vhdlkeyword">to</span> support a MultiMedia card as well.</span><span class="comment"></span>
<a name="l00007"></a>00007 <span class="comment">--</span><span class="comment"></span>
<a name="l00008"></a>00008 <span class="comment">-- NOTES/REVISIONS:</span><span class="comment"></span>
<a name="l00009"></a>00009 <span class="comment">-------------------------------------------------------------------------------------</span>
<a name="l00010"></a><a class="code" href="class_altera___u_p___s_d___card___interface.html#acbe0bfecfa56fa4103ea80a491bfdbc8">00010</a> <span class="vhdlkeyword">library </span><span class="keywordflow">ieee</span>;
<a name="l00011"></a><a class="code" href="class_altera___u_p___s_d___card___interface.html#a75f07bd8bde6f849270ce9de65573a4f">00011</a> <span class="vhdlkeyword">use </span><span class="vhdlkeyword">ieee</span>.<span class="vhdlkeyword">std_logic_1164</span>.<span class="vhdlkeyword">all</span>;
<a name="l00012"></a><a class="code" href="class_altera___u_p___s_d___card___interface.html#a7ce3e69c14fd4b9f7dd9b646f23d3508">00012</a> <span class="vhdlkeyword">use </span><span class="vhdlkeyword">ieee</span>.<span class="vhdlkeyword">numeric_std</span>.<span class="vhdlkeyword">all</span>;
<a name="l00013"></a>00013 
<a name="l00014"></a><a class="code" href="class_altera___u_p___s_d___card___interface.html">00014</a> <span class="keywordflow">entity </span><a class="code" href="class_altera___u_p___s_d___card___interface.html">Altera_UP_SD_Card_Interface</a> <span class="vhdlkeyword">is</span>
<a name="l00015"></a>00015 
<a name="l00016"></a>00016         <span class="vhdlkeyword">port</span>
<a name="l00017"></a>00017         <span class="vhdlchar">(</span>
<a name="l00018"></a><a class="code" href="class_altera___u_p___s_d___card___interface.html#ac2805d096971833c0f937cfa77ebc17b">00018</a>                 <span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___interface.html#ac2805d096971833c0f937cfa77ebc17b">i_clock</a></span>                         <span class="vhdlchar">:</span> <span class="vhdlkeyword">in</span> <span class="comment">std_logic</span>;
<a name="l00019"></a><a class="code" href="class_altera___u_p___s_d___card___interface.html#ae22af325352b96156f6cc9ff908b1b59">00019</a>                 <span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___interface.html#ae22af325352b96156f6cc9ff908b1b59">i_reset_n</a></span>                       <span class="vhdlchar">:</span> <span class="vhdlkeyword">in</span> <span class="comment">std_logic</span>;
<a name="l00020"></a>00020 <span class="comment"></span>
<a name="l00021"></a>00021 <span class="comment">                -- Command interface</span>
<a name="l00022"></a><a class="code" href="class_altera___u_p___s_d___card___interface.html#ae33eab7a4acfa3320bbfb8636795582f">00022</a>                 <span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___interface.html#ae33eab7a4acfa3320bbfb8636795582f">b_SD_cmd</a></span>                        <span class="vhdlchar">:</span> <span class="vhdlkeyword">inout</span> <span class="comment">std_logic</span>;
<a name="l00023"></a><a class="code" href="class_altera___u_p___s_d___card___interface.html#aa9805b69ec910a1b65aab058dbd0c380">00023</a>                 <span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___interface.html#aa9805b69ec910a1b65aab058dbd0c380">b_SD_dat</a></span>                        <span class="vhdlchar">:</span> <span class="vhdlkeyword">inout</span> <span class="comment">std_logic</span>;
<a name="l00024"></a><a class="code" href="class_altera___u_p___s_d___card___interface.html#a31f0b69d1059511988a820c2ca3dec21">00024</a>                 <span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___interface.html#a31f0b69d1059511988a820c2ca3dec21">b_SD_dat3</a></span>                       <span class="vhdlchar">:</span> <span class="vhdlkeyword">inout</span> <span class="comment">std_logic</span>;
<a name="l00025"></a><a class="code" href="class_altera___u_p___s_d___card___interface.html#a83e43f631d0d4e1e7b4ae5e7a994bca4">00025</a>                 <span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___interface.html#a83e43f631d0d4e1e7b4ae5e7a994bca4">i_command_ID</a></span>            <span class="vhdlchar">:</span> <span class="vhdlkeyword">in</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">5</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;
<a name="l00026"></a><a class="code" href="class_altera___u_p___s_d___card___interface.html#a8a9d4177897715f88b38c9ec9892b5f5">00026</a>                 <span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___interface.html#a8a9d4177897715f88b38c9ec9892b5f5">i_argument</a></span>                      <span class="vhdlchar">:</span> <span class="vhdlkeyword">in</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;             
<a name="l00027"></a><a class="code" href="class_altera___u_p___s_d___card___interface.html#adb911587bded3db8a2e28eaa4641e122">00027</a>                 <span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___interface.html#adb911587bded3db8a2e28eaa4641e122">i_user_command_ready</a></span><span class="vhdlchar">:</span> <span class="vhdlkeyword">in</span> <span class="comment">std_logic</span>;
<a name="l00028"></a>00028                 
<a name="l00029"></a><a class="code" href="class_altera___u_p___s_d___card___interface.html#afe6e97b72253c5a106247d1ae59dc806">00029</a>                 <span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___interface.html#afe6e97b72253c5a106247d1ae59dc806">o_SD_clock</a></span>                      <span class="vhdlchar">:</span> <span class="vhdlkeyword">out</span> <span class="comment">std_logic</span>;
<a name="l00030"></a><a class="code" href="class_altera___u_p___s_d___card___interface.html#a7a300bfb0ae966a4941e9988b22e23f9">00030</a>                 <span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___interface.html#a7a300bfb0ae966a4941e9988b22e23f9">o_card_connected</a></span>        <span class="vhdlchar">:</span> <span class="vhdlkeyword">out</span> <span class="comment">std_logic</span>;
<a name="l00031"></a><a class="code" href="class_altera___u_p___s_d___card___interface.html#a43396da6213d689596a1aacc44ca6f2e">00031</a>                 <span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___interface.html#a43396da6213d689596a1aacc44ca6f2e">o_command_completed</a></span>     <span class="vhdlchar">:</span> <span class="vhdlkeyword">out</span> <span class="comment">std_logic</span>;
<a name="l00032"></a><a class="code" href="class_altera___u_p___s_d___card___interface.html#a6a9ce7f051dc5570064c8a0bd6b2ea1f">00032</a>                 <span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___interface.html#a6a9ce7f051dc5570064c8a0bd6b2ea1f">o_command_valid</a></span>         <span class="vhdlchar">:</span> <span class="vhdlkeyword">out</span> <span class="comment">std_logic</span>;
<a name="l00033"></a><a class="code" href="class_altera___u_p___s_d___card___interface.html#a5a9ac72b3728fab7f16d16d5f2915678">00033</a>                 <span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___interface.html#a5a9ac72b3728fab7f16d16d5f2915678">o_command_timed_out</a></span>     <span class="vhdlchar">:</span> <span class="vhdlkeyword">out</span> <span class="comment">std_logic</span>;
<a name="l00034"></a><a class="code" href="class_altera___u_p___s_d___card___interface.html#af2c4f8c3a08c0209d381c73e020b15b2">00034</a>                 <span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___interface.html#af2c4f8c3a08c0209d381c73e020b15b2">o_command_crc_failed</a></span><span class="vhdlchar">:</span> <span class="vhdlkeyword">out</span> <span class="comment">std_logic</span>;
<a name="l00035"></a>00035                 <span class="comment"></span>
<a name="l00036"></a>00036 <span class="comment">                -- <span class="vhdlkeyword">Buffer</span> <span class="vhdlkeyword">access</span></span>
<a name="l00037"></a><a class="code" href="class_altera___u_p___s_d___card___interface.html#a7634f4515d604220382dbefe1dd4fe9d">00037</a>                 <span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___interface.html#a7634f4515d604220382dbefe1dd4fe9d">i_buffer_enable</a></span>         <span class="vhdlchar">:</span> <span class="vhdlkeyword">in</span> <span class="comment">std_logic</span>;
<a name="l00038"></a><a class="code" href="class_altera___u_p___s_d___card___interface.html#a3a7ead94b792e334acba54198ed0a58e">00038</a>                 <span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___interface.html#a3a7ead94b792e334acba54198ed0a58e">i_buffer_address</a></span>        <span class="vhdlchar">:</span> <span class="vhdlkeyword">in</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;
<a name="l00039"></a><a class="code" href="class_altera___u_p___s_d___card___interface.html#a4042b9a7f5b89d8b98d7ae26e55b65fc">00039</a>                 <span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___interface.html#a4042b9a7f5b89d8b98d7ae26e55b65fc">i_buffer_write</a></span>          <span class="vhdlchar">:</span> <span class="vhdlkeyword">in</span> <span class="comment">std_logic</span>;
<a name="l00040"></a><a class="code" href="class_altera___u_p___s_d___card___interface.html#a0d46fc47ff63c9c5900aaed9150559cc">00040</a>                 <span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___interface.html#a0d46fc47ff63c9c5900aaed9150559cc">i_buffer_data_in</a></span>        <span class="vhdlchar">:</span> <span class="vhdlkeyword">in</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;
<a name="l00041"></a><a class="code" href="class_altera___u_p___s_d___card___interface.html#a399c7f91fb872fe3502c59f894bb5636">00041</a>                 <span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___interface.html#a399c7f91fb872fe3502c59f894bb5636">o_buffer_data_out</a></span>       <span class="vhdlchar">:</span> <span class="vhdlkeyword">out</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;
<a name="l00042"></a>00042                 <span class="comment"></span>
<a name="l00043"></a>00043 <span class="comment">                -- Show SD Card registers as outputs</span>
<a name="l00044"></a><a class="code" href="class_altera___u_p___s_d___card___interface.html#a16d4c1f18724b2291eda403dccad81e6">00044</a>                 <span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___interface.html#a16d4c1f18724b2291eda403dccad81e6">o_SD_REG_card_identification_number</a></span>     <span class="vhdlchar">:</span> <span class="vhdlkeyword">out</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">127</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;
<a name="l00045"></a><a class="code" href="class_altera___u_p___s_d___card___interface.html#af95dc8af72abaf9ac9619d2fccd84b80">00045</a>                 <span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___interface.html#af95dc8af72abaf9ac9619d2fccd84b80">o_SD_REG_relative_card_address</a></span>                  <span class="vhdlchar">:</span> <span class="vhdlkeyword">out</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;
<a name="l00046"></a><a class="code" href="class_altera___u_p___s_d___card___interface.html#a0603d84c100e8935df98787bac337694">00046</a>                 <span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___interface.html#a0603d84c100e8935df98787bac337694">o_SD_REG_operating_conditions_register</a></span>  <span class="vhdlchar">:</span> <span class="vhdlkeyword">out</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;
<a name="l00047"></a><a class="code" href="class_altera___u_p___s_d___card___interface.html#afc884636f1ccf26e396dfdcede8bc3b0">00047</a>                 <span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___interface.html#afc884636f1ccf26e396dfdcede8bc3b0">o_SD_REG_card_specific_data</a></span>                     <span class="vhdlchar">:</span> <span class="vhdlkeyword">out</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">127</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;
<a name="l00048"></a><a class="code" href="class_altera___u_p___s_d___card___interface.html#a9c4dcac218d4c849f8b44dce9b270f59">00048</a>                 <span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___interface.html#a9c4dcac218d4c849f8b44dce9b270f59">o_SD_REG_status_register</a></span>                                <span class="vhdlchar">:</span> <span class="vhdlkeyword">out</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;
<a name="l00049"></a><a class="code" href="class_altera___u_p___s_d___card___interface.html#a790014810bf7db55319bfb086f3e5c2d">00049</a>                 <span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___interface.html#a790014810bf7db55319bfb086f3e5c2d">o_SD_REG_response_R1</a></span>                                    <span class="vhdlchar">:</span> <span class="vhdlkeyword">out</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;            
<a name="l00050"></a><a class="code" href="class_altera___u_p___s_d___card___interface.html#a8d8f94e1886f53ac1e1e543612cbae21">00050</a>                 <span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___interface.html#a8d8f94e1886f53ac1e1e543612cbae21">o_SD_REG_status_register_valid</a></span>                  <span class="vhdlchar">:</span> <span class="vhdlkeyword">out</span> <span class="comment">std_logic</span>         
<a name="l00051"></a>00051         <span class="vhdlchar">)</span>;
<a name="l00052"></a>00052 
<a name="l00053"></a>00053 <span class="vhdlkeyword">end</span> <span class="vhdlkeyword">entity</span>;
<a name="l00054"></a>00054 
<a name="l00055"></a>00055 <span class="vhdlkeyword">architecture</span> rtl <span class="vhdlkeyword">of</span> <a class="code" href="class_altera___u_p___s_d___card___interface.html">Altera_UP_SD_Card_Interface</a> is
<a name="l00056"></a>00056         
<a name="l00057"></a>00057         <span class="vhdlkeyword">component</span> <a class="code" href="class_altera___u_p___s_d___card___clock.html">Altera_UP_SD_Card_Clock</a>
<a name="l00058"></a>00058 
<a name="l00059"></a>00059         <span class="vhdlkeyword">port</span>
<a name="l00060"></a>00060         (
<a name="l00061"></a>00061                 <a class="code" href="class_altera___u_p___s_d___card___clock.html#ac2805d096971833c0f937cfa77ebc17b">i_clock</a>                         : <span class="vhdlkeyword">in</span> <span class="comment">std_logic</span>;
<a name="l00062"></a>00062                 <a class="code" href="class_altera___u_p___s_d___card___clock.html#ae22af325352b96156f6cc9ff908b1b59">i_reset_n</a>                       : <span class="vhdlkeyword">in</span> <span class="comment">std_logic</span>;
<a name="l00063"></a>00063                 <a class="code" href="class_altera___u_p___s_d___card___clock.html#a8827967120dea567d745697ffc0af9b6">i_enable</a>                        : <span class="vhdlkeyword">in</span> <span class="comment">std_logic</span>;
<a name="l00064"></a>00064                 <a class="code" href="class_altera___u_p___s_d___card___clock.html#ab64e493c17f8d01ee85d5babcc4183b7">i_mode</a>                          : <span class="vhdlkeyword">in</span> <span class="comment">std_logic</span>; <span class="comment">-- </span><span class="vhdllogic">0</span> <span class="vhdlkeyword">for</span> card identification mode, <span class="vhdllogic">1</span> <span class="vhdlkeyword">for</span> data transfer mode.
<a name="l00065"></a>00065                 <a class="code" href="class_altera___u_p___s_d___card___clock.html#afe6e97b72253c5a106247d1ae59dc806">o_SD_clock</a>                      : <span class="vhdlkeyword">out</span> <span class="comment">std_logic</span>;
<a name="l00066"></a>00066                 <a class="code" href="class_altera___u_p___s_d___card___clock.html#aa827dcb8849a78621e0dcfaea773fb95">o_clock_mode</a>            : <span class="vhdlkeyword">out</span> <span class="comment">std_logic</span>;
<a name="l00067"></a>00067                 <a class="code" href="class_altera___u_p___s_d___card___clock.html#af8ac9e790b574642b91414fb474bdb9b">o_trigger_receive</a>       : <span class="vhdlkeyword">out</span> <span class="comment">std_logic</span>;
<a name="l00068"></a>00068                 <a class="code" href="class_altera___u_p___s_d___card___clock.html#a8adda48bed57cfdacf777aeb2af1d672">o_trigger_send</a>          : <span class="vhdlkeyword">out</span> <span class="comment">std_logic</span>
<a name="l00069"></a>00069         );
<a name="l00070"></a>00070 
<a name="l00071"></a>00071         <span class="vhdlkeyword">end</span> <span class="vhdlkeyword">component</span>;
<a name="l00072"></a>00072         
<a name="l00073"></a>00073         <span class="vhdlkeyword">component</span> <a class="code" href="class_altera___u_p___s_d___c_r_c7___generator.html">Altera_UP_SD_CRC7_Generator</a>
<a name="l00074"></a>00074         <span class="vhdlkeyword">port</span>
<a name="l00075"></a>00075         (
<a name="l00076"></a>00076                 <a class="code" href="class_altera___u_p___s_d___c_r_c7___generator.html#ac2805d096971833c0f937cfa77ebc17b">i_clock</a>                 : <span class="vhdlkeyword">in</span> <span class="comment">std_logic</span>;
<a name="l00077"></a>00077                 <a class="code" href="class_altera___u_p___s_d___c_r_c7___generator.html#a8827967120dea567d745697ffc0af9b6">i_enable</a>        : <span class="vhdlkeyword">in</span> <span class="comment">std_logic</span>;
<a name="l00078"></a>00078                 <a class="code" href="class_altera___u_p___s_d___c_r_c7___generator.html#ae22af325352b96156f6cc9ff908b1b59">i_reset_n</a>               : <span class="vhdlkeyword">in</span> <span class="comment">std_logic</span>;
<a name="l00079"></a>00079                 <a class="code" href="class_altera___u_p___s_d___c_r_c7___generator.html#a3f1af2eedbccf6e99ab35af7606b03aa">i_shift</a>                 : <span class="vhdlkeyword">in</span> <span class="comment">std_logic</span>;
<a name="l00080"></a>00080                 <a class="code" href="class_altera___u_p___s_d___c_r_c7___generator.html#a497bb36241b0130164b1a6a85ca5c1d6">i_datain</a>                : <span class="vhdlkeyword">in</span> <span class="comment">std_logic</span>;
<a name="l00081"></a>00081                 <a class="code" href="class_altera___u_p___s_d___c_r_c7___generator.html#a4ee1930fd430ecee99a9901b203ec63a">o_dataout</a>               : <span class="vhdlkeyword">out</span> <span class="comment">std_logic</span>;
<a name="l00082"></a>00082                 <a class="code" href="class_altera___u_p___s_d___c_r_c7___generator.html#a021e7274adad81a9a2b1580dcaa1a995">o_crcout</a>                : <span class="vhdlkeyword">out</span> <span class="comment">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">6</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>)
<a name="l00083"></a>00083         );
<a name="l00084"></a>00084         <span class="vhdlkeyword">end</span> <span class="vhdlkeyword">component</span>;  
<a name="l00085"></a>00085 
<a name="l00086"></a>00086         <span class="vhdlkeyword">component</span> <a class="code" href="class_altera___u_p___s_d___c_r_c16___generator.html">Altera_UP_SD_CRC16_Generator</a>
<a name="l00087"></a>00087         <span class="vhdlkeyword">port</span>
<a name="l00088"></a>00088         (
<a name="l00089"></a>00089                 <a class="code" href="class_altera___u_p___s_d___c_r_c16___generator.html#ac2805d096971833c0f937cfa77ebc17b">i_clock</a>                 : <span class="vhdlkeyword">in</span> <span class="comment">std_logic</span>;
<a name="l00090"></a>00090                 <a class="code" href="class_altera___u_p___s_d___c_r_c16___generator.html#a8827967120dea567d745697ffc0af9b6">i_enable</a>                : <span class="vhdlkeyword">in</span> <span class="comment">std_logic</span>;
<a name="l00091"></a>00091                 <a class="code" href="class_altera___u_p___s_d___c_r_c16___generator.html#ae22af325352b96156f6cc9ff908b1b59">i_reset_n</a>               : <span class="vhdlkeyword">in</span> <span class="comment">std_logic</span>;
<a name="l00092"></a>00092                 <a class="code" href="class_altera___u_p___s_d___c_r_c16___generator.html#a3f1af2eedbccf6e99ab35af7606b03aa">i_shift</a>                 : <span class="vhdlkeyword">in</span> <span class="comment">std_logic</span>;
<a name="l00093"></a>00093                 <a class="code" href="class_altera___u_p___s_d___c_r_c16___generator.html#a497bb36241b0130164b1a6a85ca5c1d6">i_datain</a>                : <span class="vhdlkeyword">in</span> <span class="comment">std_logic</span>;
<a name="l00094"></a>00094                 <a class="code" href="class_altera___u_p___s_d___c_r_c16___generator.html#a4ee1930fd430ecee99a9901b203ec63a">o_dataout</a>               : <span class="vhdlkeyword">out</span> <span class="comment">std_logic</span>;
<a name="l00095"></a>00095                 <a class="code" href="class_altera___u_p___s_d___c_r_c16___generator.html#a76bee300b8dbe7ff95ad5f09bf8bcbf6">o_crcout</a>                : <span class="vhdlkeyword">out</span> <span class="comment">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>)
<a name="l00096"></a>00096         );
<a name="l00097"></a>00097         <span class="vhdlkeyword">end</span> <span class="vhdlkeyword">component</span>;  
<a name="l00098"></a>00098 
<a name="l00099"></a>00099         <span class="vhdlkeyword">component</span> <a class="code" href="class_altera___u_p___s_d___signal___trigger.html">Altera_UP_SD_Signal_Trigger</a>
<a name="l00100"></a>00100         <span class="vhdlkeyword">port</span>
<a name="l00101"></a>00101         (
<a name="l00102"></a>00102                 <a class="code" href="class_altera___u_p___s_d___signal___trigger.html#ac2805d096971833c0f937cfa77ebc17b">i_clock</a>                 : <span class="vhdlkeyword">in</span> <span class="comment">std_logic</span>;
<a name="l00103"></a>00103                 <a class="code" href="class_altera___u_p___s_d___signal___trigger.html#ae22af325352b96156f6cc9ff908b1b59">i_reset_n</a>               : <span class="vhdlkeyword">in</span> <span class="comment">std_logic</span>;
<a name="l00104"></a>00104                 <a class="code" href="class_altera___u_p___s_d___signal___trigger.html#a27dcb88480efe6bb81be6447f064c59e">i_signal</a>                : <span class="vhdlkeyword">in</span> <span class="comment">std_logic</span>;
<a name="l00105"></a>00105                 <a class="code" href="class_altera___u_p___s_d___signal___trigger.html#a8dbaad0aa9fb26a226013246e6897607">o_trigger</a>               : <span class="vhdlkeyword">out</span> <span class="comment">std_logic</span>
<a name="l00106"></a>00106         );
<a name="l00107"></a>00107         <span class="vhdlkeyword">end</span> <span class="vhdlkeyword">component</span>;
<a name="l00108"></a>00108         
<a name="l00109"></a>00109         <span class="vhdlkeyword">component</span> <a class="code" href="class_altera___u_p___s_d___card__48__bit___command___generator.html">Altera_UP_SD_Card_48_bit_Command_Generator</a>
<a name="l00110"></a>00110         <span class="vhdlkeyword">generic</span> (<span class="comment"></span>
<a name="l00111"></a>00111 <span class="comment">                -- Basic commands</span>
<a name="l00112"></a>00112                 <a class="code" href="class_altera___u_p___s_d___card__48__bit___command___generator.html#af8a289948bd2f4514472bda4aa6537b8">COMMAND_0_GO_IDLE</a>                               : <span class="comment">STD_LOGIC_VECTOR</span>(<span class="vhdllogic"></span><span class="vhdllogic">5</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>) := &quot;<span class="vhdllogic">000000</span>&quot;;
<a name="l00113"></a>00113                 <a class="code" href="class_altera___u_p___s_d___card__48__bit___command___generator.html#a03fbe9b57903a1aee3096042fae1a336">COMMAND_2_ALL_SEND_CID</a>                  : <span class="comment">STD_LOGIC_VECTOR</span>(<span class="vhdllogic"></span><span class="vhdllogic">5</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>) := &quot;<span class="vhdllogic">000010</span>&quot;;
<a name="l00114"></a>00114                 <a class="code" href="class_altera___u_p___s_d___card__48__bit___command___generator.html#a9d6aefdc6298524d6e12ed58bf3e8fe1">COMMAND_3_SEND_RCA</a>                              : <span class="comment">STD_LOGIC_VECTOR</span>(<span class="vhdllogic"></span><span class="vhdllogic">5</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>) := &quot;<span class="vhdllogic">000011</span>&quot;;
<a name="l00115"></a>00115                 <a class="code" href="class_altera___u_p___s_d___card__48__bit___command___generator.html#a13ae24d0231ed1dd3db0a0356d8e53b9">COMMAND_4_SET_DSR</a>                               : <span class="comment">STD_LOGIC_VECTOR</span>(<span class="vhdllogic"></span><span class="vhdllogic">5</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>) := &quot;<span class="vhdllogic">000100</span>&quot;;
<a name="l00116"></a>00116                 <a class="code" href="class_altera___u_p___s_d___card__48__bit___command___generator.html#acb3016e69ca5488229807dc8f7a6286c">COMMAND_6_SWITCH_FUNCTION</a>               : <span class="comment">STD_LOGIC_VECTOR</span>(<span class="vhdllogic"></span><span class="vhdllogic">5</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>) := &quot;<span class="vhdllogic">000110</span>&quot;;
<a name="l00117"></a>00117                 <a class="code" href="class_altera___u_p___s_d___card__48__bit___command___generator.html#a54a6181cb24a496c95f6acdcf19ca424">COMMAND_7_SELECT_CARD</a>                   : <span class="comment">STD_LOGIC_VECTOR</span>(<span class="vhdllogic"></span><span class="vhdllogic">5</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>) := &quot;<span class="vhdllogic">000111</span>&quot;;
<a name="l00118"></a>00118                 <a class="code" href="class_altera___u_p___s_d___card__48__bit___command___generator.html#a3ee60c6d12f29b45a051f86ac67581a6">COMMAND_9_SEND_CSD</a>                              : <span class="comment">STD_LOGIC_VECTOR</span>(<span class="vhdllogic"></span><span class="vhdllogic">5</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>) := &quot;<span class="vhdllogic">001001</span>&quot;;
<a name="l00119"></a>00119                 <a class="code" href="class_altera___u_p___s_d___card__48__bit___command___generator.html#aed1cf5d6ee9b70470fbbc63edc09e0c6">COMMAND_10_SEND_CID</a>                     : <span class="comment">STD_LOGIC_VECTOR</span>(<span class="vhdllogic"></span><span class="vhdllogic">5</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>) := &quot;<span class="vhdllogic">001010</span>&quot;;
<a name="l00120"></a>00120                 <a class="code" href="class_altera___u_p___s_d___card__48__bit___command___generator.html#a76f426f6172746c8c32a38ca42e7bdd1">COMMAND_12_STOP_TRANSMISSION</a>    : <span class="comment">STD_LOGIC_VECTOR</span>(<span class="vhdllogic"></span><span class="vhdllogic">5</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>) := &quot;<span class="vhdllogic">001100</span>&quot;;
<a name="l00121"></a>00121                 <a class="code" href="class_altera___u_p___s_d___card__48__bit___command___generator.html#a233cb90e39682d559f2d1a07c58f595d">COMMAND_13_SEND_STATUS</a>                  : <span class="comment">STD_LOGIC_VECTOR</span>(<span class="vhdllogic"></span><span class="vhdllogic">5</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>) := &quot;<span class="vhdllogic">001101</span>&quot;;
<a name="l00122"></a>00122                 <a class="code" href="class_altera___u_p___s_d___card__48__bit___command___generator.html#a9c1c6647ba615d7a6641ca6c80470adc">COMMAND_15_GO_INACTIVE</a>                  : <span class="comment">STD_LOGIC_VECTOR</span>(<span class="vhdllogic"></span><span class="vhdllogic">5</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>) := &quot;<span class="vhdllogic">001111</span>&quot;;<span class="comment"></span>
<a name="l00123"></a>00123 <span class="comment">                -- <span class="vhdlkeyword">Block</span> oriented read/write/lock commands</span>
<a name="l00124"></a>00124                 <a class="code" href="class_altera___u_p___s_d___card__48__bit___command___generator.html#a8ab414e2921c413b19e70a5c2cc4ac6f">COMMAND_16_SET_BLOCK_LENGTH</a>     : <span class="comment">STD_LOGIC_VECTOR</span>(<span class="vhdllogic"></span><span class="vhdllogic">5</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>) := &quot;<span class="vhdllogic">010000</span>&quot;;<span class="comment"></span>
<a name="l00125"></a>00125 <span class="comment">                -- <span class="vhdlkeyword">Block</span> oriented read commands</span>
<a name="l00126"></a>00126                 <a class="code" href="class_altera___u_p___s_d___card__48__bit___command___generator.html#abbb1dd873a649d6301a0662e00292696">COMMAND_17_READ_BLOCK</a>                   : <span class="comment">STD_LOGIC_VECTOR</span>(<span class="vhdllogic"></span><span class="vhdllogic">5</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>) := &quot;<span class="vhdllogic">010001</span>&quot;;
<a name="l00127"></a>00127                 <a class="code" href="class_altera___u_p___s_d___card__48__bit___command___generator.html#a67b232838ba382d8c9c839fbf36996e5">COMMAND_18_READ_MULTIPLE_BLOCKS</a> : <span class="comment">STD_LOGIC_VECTOR</span>(<span class="vhdllogic"></span><span class="vhdllogic">5</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>) := &quot;<span class="vhdllogic">010010</span>&quot;;<span class="comment"></span>
<a name="l00128"></a>00128 <span class="comment">                -- <span class="vhdlkeyword">Block</span> oriented write commands</span>
<a name="l00129"></a>00129                 <a class="code" href="class_altera___u_p___s_d___card__48__bit___command___generator.html#a78df781f18cb23c511a133a62e705f7e">COMMAND_24_WRITE_BLOCK</a>                  : <span class="comment">STD_LOGIC_VECTOR</span>(<span class="vhdllogic"></span><span class="vhdllogic">5</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>) := &quot;<span class="vhdllogic">011000</span>&quot;;
<a name="l00130"></a>00130                 <a class="code" href="class_altera___u_p___s_d___card__48__bit___command___generator.html#a9ad0828ec3a1034b248879c4b0af5e65">COMMAND_25_WRITE_MULTIPLE_BLOCKS</a>: <span class="comment">STD_LOGIC_VECTOR</span>(<span class="vhdllogic"></span><span class="vhdllogic">5</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>) := &quot;<span class="vhdllogic">011001</span>&quot;;
<a name="l00131"></a>00131                 <a class="code" href="class_altera___u_p___s_d___card__48__bit___command___generator.html#ac641ad92a6ddd849c7007e38d0f62cf1">COMMAND_27_PROGRAM_CSD</a>                  : <span class="comment">STD_LOGIC_VECTOR</span>(<span class="vhdllogic"></span><span class="vhdllogic">5</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>) := &quot;<span class="vhdllogic">011011</span>&quot;;<span class="comment"></span>
<a name="l00132"></a>00132 <span class="comment">                -- <span class="vhdlkeyword">Block</span> oriented write-protection commands</span>
<a name="l00133"></a>00133                 <a class="code" href="class_altera___u_p___s_d___card__48__bit___command___generator.html#a6a90f0881ca622e7eb8e2cb78e3a593f">COMMAND_28_SET_WRITE_PROTECT</a>    : <span class="comment">STD_LOGIC_VECTOR</span>(<span class="vhdllogic"></span><span class="vhdllogic">5</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>) := &quot;<span class="vhdllogic">011100</span>&quot;;
<a name="l00134"></a>00134                 <a class="code" href="class_altera___u_p___s_d___card__48__bit___command___generator.html#a2058d17667d6a0a3d8190f35a7fa21bf">COMMAND_29_CLEAR_WRITE_PROTECT</a>  : <span class="comment">STD_LOGIC_VECTOR</span>(<span class="vhdllogic"></span><span class="vhdllogic">5</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>) := &quot;<span class="vhdllogic">011101</span>&quot;;
<a name="l00135"></a>00135                 <a class="code" href="class_altera___u_p___s_d___card__48__bit___command___generator.html#ad9c5c1e17ab6a95609332d73a697a73d">COMMAND_30_SEND_PROTECTED_GROUPS</a>: <span class="comment">STD_LOGIC_VECTOR</span>(<span class="vhdllogic"></span><span class="vhdllogic">5</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>) := &quot;<span class="vhdllogic">011110</span>&quot;;<span class="comment"></span>
<a name="l00136"></a>00136 <span class="comment">                -- Erase commands</span>
<a name="l00137"></a>00137                 <a class="code" href="class_altera___u_p___s_d___card__48__bit___command___generator.html#a904bedec6200827e01afa71d78ff2d2a">COMMAND_32_ERASE_BLOCK_START</a>    : <span class="comment">STD_LOGIC_VECTOR</span>(<span class="vhdllogic"></span><span class="vhdllogic">5</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>) := &quot;<span class="vhdllogic">100000</span>&quot;;
<a name="l00138"></a>00138                 <a class="code" href="class_altera___u_p___s_d___card__48__bit___command___generator.html#a240dd4fc4d9d7c50235613d905b34818">COMMAND_33_ERASE_BLOCK_END</a>              : <span class="comment">STD_LOGIC_VECTOR</span>(<span class="vhdllogic"></span><span class="vhdllogic">5</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>) := &quot;<span class="vhdllogic">100001</span>&quot;;
<a name="l00139"></a>00139                 <a class="code" href="class_altera___u_p___s_d___card__48__bit___command___generator.html#a8d423bf0025890bc5f7c0d96edcdb59f">COMMAND_38_ERASE_SELECTED_GROUPS</a>: <span class="comment">STD_LOGIC_VECTOR</span>(<span class="vhdllogic"></span><span class="vhdllogic">5</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>) := &quot;<span class="vhdllogic">100110</span>&quot;;<span class="comment"></span>
<a name="l00140"></a>00140 <span class="comment">                -- <span class="vhdlkeyword">Block</span> lock commands</span>
<a name="l00141"></a>00141                 <a class="code" href="class_altera___u_p___s_d___card__48__bit___command___generator.html#aca0d2d72a1f35e828ad6fc8c07698314">COMMAND_42_LOCK_UNLOCK</a>                  : <span class="comment">STD_LOGIC_VECTOR</span>(<span class="vhdllogic"></span><span class="vhdllogic">5</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>) := &quot;<span class="vhdllogic">101010</span>&quot;;<span class="comment"></span>
<a name="l00142"></a>00142 <span class="comment">                -- Command <span class="vhdlkeyword">Type</span> Settings</span>
<a name="l00143"></a>00143                 <a class="code" href="class_altera___u_p___s_d___card__48__bit___command___generator.html#a7f9f9e540423d8cadf4a5e1a706b7950">COMMAND_55_APP_CMD</a>                              : <span class="comment">STD_LOGIC_VECTOR</span>(<span class="vhdllogic"></span><span class="vhdllogic">5</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>) := &quot;<span class="vhdllogic">110111</span>&quot;;
<a name="l00144"></a>00144                 <a class="code" href="class_altera___u_p___s_d___card__48__bit___command___generator.html#ae4b2191b29ace6eddabb1c229f3772bf">COMMAND_56_GEN_CMD</a>                              : <span class="comment">STD_LOGIC_VECTOR</span>(<span class="vhdllogic"></span><span class="vhdllogic">5</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>) := &quot;<span class="vhdllogic">111000</span>&quot;;<span class="comment"></span>
<a name="l00145"></a>00145 <span class="comment">                -- Application Specific commands - must be preceeded <span class="vhdlkeyword">with</span> command </span><span class="vhdllogic">55</span>.
<a name="l00146"></a>00146                 <a class="code" href="class_altera___u_p___s_d___card__48__bit___command___generator.html#a390f16948e5a5275d328d041664b4cf0">ACOMMAND_6_SET_BUS_WIDTH</a>                : <span class="comment">STD_LOGIC_VECTOR</span>(<span class="vhdllogic"></span><span class="vhdllogic">5</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>) := &quot;<span class="vhdllogic">000110</span>&quot;;
<a name="l00147"></a>00147                 <a class="code" href="class_altera___u_p___s_d___card__48__bit___command___generator.html#a10c224347e84927766ab2956d066ace6">ACOMMAND_13_SD_STATUS</a>                   : <span class="comment">STD_LOGIC_VECTOR</span>(<span class="vhdllogic"></span><span class="vhdllogic">5</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>) := &quot;<span class="vhdllogic">001101</span>&quot;;
<a name="l00148"></a>00148                 <a class="code" href="class_altera___u_p___s_d___card__48__bit___command___generator.html#a15cd25fdb51e7cf4942bff93d53ed0eb">ACOMMAND_22_SEND_NUM_WR_BLOCKS</a>  : <span class="comment">STD_LOGIC_VECTOR</span>(<span class="vhdllogic"></span><span class="vhdllogic">5</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>) := &quot;<span class="vhdllogic">010100</span>&quot;;
<a name="l00149"></a>00149                 <a class="code" href="class_altera___u_p___s_d___card__48__bit___command___generator.html#aeea37bc5729e003f5e78fff136ea949d">ACOMMAND_23_SET_BLK_ERASE_COUNT</a> : <span class="comment">STD_LOGIC_VECTOR</span>(<span class="vhdllogic"></span><span class="vhdllogic">5</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>) := &quot;<span class="vhdllogic">010101</span>&quot;;
<a name="l00150"></a>00150                 <a class="code" href="class_altera___u_p___s_d___card__48__bit___command___generator.html#a6e8dfedeb91c016cc4f66aeb88d91594">ACOMMAND_41_SEND_OP_CONDITION</a>   : <span class="comment">STD_LOGIC_VECTOR</span>(<span class="vhdllogic"></span><span class="vhdllogic">5</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>) := &quot;<span class="vhdllogic">101001</span>&quot;;
<a name="l00151"></a>00151                 <a class="code" href="class_altera___u_p___s_d___card__48__bit___command___generator.html#adf174a280a36cb275f4781964c4ec4a6">ACOMMAND_42_SET_CLR_CARD_DETECT</a> : <span class="comment">STD_LOGIC_VECTOR</span>(<span class="vhdllogic"></span><span class="vhdllogic">5</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>) := &quot;<span class="vhdllogic">101010</span>&quot;;
<a name="l00152"></a>00152                 <a class="code" href="class_altera___u_p___s_d___card__48__bit___command___generator.html#a4badc98de869abfe8e229fe7038ed76f">ACOMMAND_51_SEND_SCR</a>                    : <span class="comment">STD_LOGIC_VECTOR</span>(<span class="vhdllogic"></span><span class="vhdllogic">5</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>) := &quot;<span class="vhdllogic">110011</span>&quot;;<span class="comment"></span>
<a name="l00153"></a>00153 <span class="comment">                -- First custom_command</span>
<a name="l00154"></a>00154                 <a class="code" href="class_altera___u_p___s_d___card__48__bit___command___generator.html#a6485477f4d24c60dc471fcc2156ff3c1">FIRST_NON_PREDEFINED_COMMAND</a>    : <span class="comment">STD_LOGIC_VECTOR</span>(<span class="vhdllogic"></span><span class="vhdllogic">3</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>) := &quot;<span class="vhdllogic">1010</span>&quot;                
<a name="l00155"></a>00155         );
<a name="l00156"></a>00156         <span class="vhdlkeyword">port</span>
<a name="l00157"></a>00157         (
<a name="l00158"></a>00158                 <a class="code" href="class_altera___u_p___s_d___card__48__bit___command___generator.html#ac2805d096971833c0f937cfa77ebc17b">i_clock</a>                         : <span class="vhdlkeyword">in</span> <span class="comment">std_logic</span>;
<a name="l00159"></a>00159                 <a class="code" href="class_altera___u_p___s_d___card__48__bit___command___generator.html#ae22af325352b96156f6cc9ff908b1b59">i_reset_n</a>                       : <span class="vhdlkeyword">in</span> <span class="comment">std_logic</span>;
<a name="l00160"></a>00160                 <a class="code" href="class_altera___u_p___s_d___card__48__bit___command___generator.html#acd93f59e6a4313aec2e702942a0314d0">i_message_bit_out</a>       : <span class="vhdlkeyword">in</span> <span class="comment">std_logic</span>;
<a name="l00161"></a>00161                 <a class="code" href="class_altera___u_p___s_d___card__48__bit___command___generator.html#a83e43f631d0d4e1e7b4ae5e7a994bca4">i_command_ID</a>            : <span class="vhdlkeyword">in</span> <span class="comment">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">5</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);
<a name="l00162"></a>00162                 <a class="code" href="class_altera___u_p___s_d___card__48__bit___command___generator.html#a8a9d4177897715f88b38c9ec9892b5f5">i_argument</a>                      : <span class="vhdlkeyword">in</span> <span class="comment">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);
<a name="l00163"></a>00163                 <a class="code" href="class_altera___u_p___s_d___card__48__bit___command___generator.html#a5ac6b153281103873e1f7124ca2fa9b4">i_predefined_message</a>: <span class="vhdlkeyword">in</span> <span class="comment">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">3</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);
<a name="l00164"></a>00164                 <a class="code" href="class_altera___u_p___s_d___card__48__bit___command___generator.html#ad4cdc531447bbf1dc282d92bff25c96f">i_generate</a>                      : <span class="vhdlkeyword">in</span> <span class="comment">std_logic</span>;
<a name="l00165"></a>00165                 <a class="code" href="class_altera___u_p___s_d___card__48__bit___command___generator.html#a59762a9ac2d7ad93a221de86aee8fa0d">i_DSR</a>                           : <span class="vhdlkeyword">in</span> <span class="comment">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);
<a name="l00166"></a>00166                 <a class="code" href="class_altera___u_p___s_d___card__48__bit___command___generator.html#af65d70b9715c1fefd6173ec173b2f62d">i_OCR</a>                           : <span class="vhdlkeyword">in</span> <span class="comment">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);
<a name="l00167"></a>00167                 <a class="code" href="class_altera___u_p___s_d___card__48__bit___command___generator.html#a142da9167833b3ce79ba2bc81752a831">i_RCA</a>                           : <span class="vhdlkeyword">in</span> <span class="comment">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);             
<a name="l00168"></a>00168                 <a class="code" href="class_altera___u_p___s_d___card__48__bit___command___generator.html#a4ee1930fd430ecee99a9901b203ec63a">o_dataout</a>                       : <span class="vhdlkeyword">out</span> <span class="comment">std_logic</span>;
<a name="l00169"></a>00169                 <a class="code" href="class_altera___u_p___s_d___card__48__bit___command___generator.html#a03d94a8c4fc645cfd09b88139c4b1edc">o_message_done</a>          : <span class="vhdlkeyword">out</span> <span class="comment">std_logic</span>;
<a name="l00170"></a>00170                 <a class="code" href="class_altera___u_p___s_d___card__48__bit___command___generator.html#a3300d20aa3820560e6dc7f9ca0613bfd">o_valid</a>                         : <span class="vhdlkeyword">out</span> <span class="comment">std_logic</span>;
<a name="l00171"></a>00171                 <a class="code" href="class_altera___u_p___s_d___card__48__bit___command___generator.html#ac79aebbdf6531df2e02acee8c69e1223">o_returning_ocr</a>         : <span class="vhdlkeyword">out</span> <span class="comment">std_logic</span>;
<a name="l00172"></a>00172                 <a class="code" href="class_altera___u_p___s_d___card__48__bit___command___generator.html#a8d8313e6d3c1475b30993104ad0e0420">o_returning_cid</a>         : <span class="vhdlkeyword">out</span> <span class="comment">std_logic</span>;
<a name="l00173"></a>00173                 <a class="code" href="class_altera___u_p___s_d___card__48__bit___command___generator.html#ad5cf4bd7e5cc637278161b33ea1af5a2">o_returning_rca</a>         : <span class="vhdlkeyword">out</span> <span class="comment">std_logic</span>;
<a name="l00174"></a>00174                 <a class="code" href="class_altera___u_p___s_d___card__48__bit___command___generator.html#a46525d5c3df202142e219c343a0e35f5">o_returning_csd</a>         : <span class="vhdlkeyword">out</span> <span class="comment">std_logic</span>;
<a name="l00175"></a>00175                 <a class="code" href="class_altera___u_p___s_d___card__48__bit___command___generator.html#a4a5bfbbb3f4b8b2b80341be726c35c2e">o_returning_status</a>      : <span class="vhdlkeyword">out</span> <span class="comment">std_logic</span>;
<a name="l00176"></a>00176                 <a class="code" href="class_altera___u_p___s_d___card__48__bit___command___generator.html#aa116b4aa00814cf4078656560dc06d81">o_data_read</a>                     : <span class="vhdlkeyword">out</span> <span class="comment">std_logic</span>;
<a name="l00177"></a>00177                 <a class="code" href="class_altera___u_p___s_d___card__48__bit___command___generator.html#ade1faa464aec6f2d6b5d663ac30dcfa5">o_data_write</a>            : <span class="vhdlkeyword">out</span> <span class="comment">std_logic</span>;
<a name="l00178"></a>00178                 <a class="code" href="class_altera___u_p___s_d___card__48__bit___command___generator.html#a63ca13560b4ecf0cbdcafe98035cc73a">o_wait_cmd_busy</a>         : <span class="vhdlkeyword">out</span> <span class="comment">std_logic</span>;
<a name="l00179"></a>00179                 <a class="code" href="class_altera___u_p___s_d___card__48__bit___command___generator.html#ae81b60d6a141b710406ff8c593b9920e">o_last_cmd_was_55</a>       : <span class="vhdlkeyword">out</span> <span class="comment">std_logic</span>;                
<a name="l00180"></a>00180                 <a class="code" href="class_altera___u_p___s_d___card__48__bit___command___generator.html#a8fb97a97d1a77e5eac67b15dec11e4bd">o_response_type</a>         : <span class="vhdlkeyword">out</span> <span class="comment">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">2</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>)
<a name="l00181"></a>00181         );
<a name="l00182"></a>00182         <span class="vhdlkeyword">end</span> <span class="vhdlkeyword">component</span>;  
<a name="l00183"></a>00183         
<a name="l00184"></a>00184         <span class="vhdlkeyword">component</span> <a class="code" href="class_altera___u_p___s_d___card___response___receiver.html">Altera_UP_SD_Card_Response_Receiver</a>
<a name="l00185"></a>00185         <span class="vhdlkeyword">generic</span> (
<a name="l00186"></a>00186                 <a class="code" href="class_altera___u_p___s_d___card___response___receiver.html#a74b82403d932051494054f9c8976e225">TIMEOUT</a> : <span class="comment">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>) := &quot;<span class="vhdllogic">00111000</span>&quot;;
<a name="l00187"></a>00187                 <a class="code" href="class_altera___u_p___s_d___card___response___receiver.html#af29e823cb10ca394e0c64ac6867414cb">BUSY_WAIT</a>       : <span class="comment">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>) := &quot;<span class="vhdllogic">00110000</span>&quot;;           
<a name="l00188"></a>00188                 <a class="code" href="class_altera___u_p___s_d___card___response___receiver.html#a06a8e4bdbf97a4b92df56498c37ec041">PROCESSING_DELAY</a>        : <span class="comment">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>) := &quot;<span class="vhdllogic">00001000</span>&quot;
<a name="l00189"></a>00189         );
<a name="l00190"></a>00190         <span class="vhdlkeyword">port</span>
<a name="l00191"></a>00191         (
<a name="l00192"></a>00192                 <a class="code" href="class_altera___u_p___s_d___card___response___receiver.html#ac2805d096971833c0f937cfa77ebc17b">i_clock</a>                         : <span class="vhdlkeyword">in</span> <span class="comment">std_logic</span>;
<a name="l00193"></a>00193                 <a class="code" href="class_altera___u_p___s_d___card___response___receiver.html#ae22af325352b96156f6cc9ff908b1b59">i_reset_n</a>                       : <span class="vhdlkeyword">in</span> <span class="comment">std_logic</span>;
<a name="l00194"></a>00194                 <a class="code" href="class_altera___u_p___s_d___card___response___receiver.html#af0d026b061fd1925fe85f3944c576095">i_begin</a>                         : <span class="vhdlkeyword">in</span> <span class="comment">std_logic</span>;
<a name="l00195"></a>00195                 <a class="code" href="class_altera___u_p___s_d___card___response___receiver.html#a2bab7e73d6bb61109f6722d1ad33309e">i_scan_pulse</a>            : <span class="vhdlkeyword">in</span> <span class="comment">std_logic</span>;
<a name="l00196"></a>00196                 <a class="code" href="class_altera___u_p___s_d___card___response___receiver.html#a497bb36241b0130164b1a6a85ca5c1d6">i_datain</a>                        : <span class="vhdlkeyword">in</span> <span class="comment">std_logic</span>;
<a name="l00197"></a>00197                 <a class="code" href="class_altera___u_p___s_d___card___response___receiver.html#a7393a47b9743902fcb36cc8746024ec0">i_wait_cmd_busy</a>         : <span class="vhdlkeyword">in</span> <span class="comment">std_logic</span>;
<a name="l00198"></a>00198                 <a class="code" href="class_altera___u_p___s_d___card___response___receiver.html#a0d5b4819ee1ea2e3f895106b8d227a1c">i_response_type</a>         : <span class="vhdlkeyword">in</span> <span class="comment">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">2</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);
<a name="l00199"></a>00199                 <a class="code" href="class_altera___u_p___s_d___card___response___receiver.html#a48f45ca9c37ac207dff9a67c1363e14f">o_data</a>                          : <span class="vhdlkeyword">out</span> <span class="comment">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">127</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);
<a name="l00200"></a>00200                 <a class="code" href="class_altera___u_p___s_d___card___response___receiver.html#a7cc1601beeab4375ae0fafb6a280f821">o_CRC_passed</a>            : <span class="vhdlkeyword">out</span> <span class="comment">std_logic</span>;
<a name="l00201"></a>00201                 <a class="code" href="class_altera___u_p___s_d___card___response___receiver.html#ad08f7f3e2ddf0c51973b9158965772f9">o_timeout</a>                       : <span class="vhdlkeyword">out</span> <span class="comment">std_logic</span>;
<a name="l00202"></a>00202                 <a class="code" href="class_altera___u_p___s_d___card___response___receiver.html#a151d3192de547e93f4ae5af1fd1e26e8">o_done</a>                          : <span class="vhdlkeyword">out</span> <span class="comment">std_logic</span>
<a name="l00203"></a>00203         );
<a name="l00204"></a>00204         <span class="vhdlkeyword">end</span> <span class="vhdlkeyword">component</span>;
<a name="l00205"></a>00205         
<a name="l00206"></a>00206         <span class="vhdlkeyword">component</span> <a class="code" href="class_altera___u_p___s_d___card___control___f_s_m.html">Altera_UP_SD_Card_Control_FSM</a>
<a name="l00207"></a>00207         <span class="vhdlkeyword">generic</span> (
<a name="l00208"></a>00208                 <a class="code" href="class_altera___u_p___s_d___card___control___f_s_m.html#a4c7dca31375e32e1fdc5918c2ca3589b">PREDEFINED_COMMAND_GET_STATUS</a>   : <span class="comment">STD_LOGIC_VECTOR</span>(<span class="vhdllogic"></span><span class="vhdllogic">3</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>) := &quot;<span class="vhdllogic">1001</span>&quot;                
<a name="l00209"></a>00209         );      
<a name="l00210"></a>00210         <span class="vhdlkeyword">port</span>
<a name="l00211"></a>00211         (<span class="comment"></span>
<a name="l00212"></a>00212 <span class="comment">                -- Clock <span class="vhdllogic">and</span> Reset signals </span>
<a name="l00213"></a>00213                 <a class="code" href="class_altera___u_p___s_d___card___control___f_s_m.html#ac2805d096971833c0f937cfa77ebc17b">i_clock</a>         : <span class="vhdlkeyword">in</span> <span class="comment">STD_LOGIC</span>;
<a name="l00214"></a>00214                 <a class="code" href="class_altera___u_p___s_d___card___control___f_s_m.html#ae22af325352b96156f6cc9ff908b1b59">i_reset_n</a>       : <span class="vhdlkeyword">in</span> <span class="comment">STD_LOGIC</span>;
<a name="l00215"></a>00215                                 <span class="comment"></span>
<a name="l00216"></a>00216 <span class="comment">                -- FSM Inputs</span>
<a name="l00217"></a>00217                 <a class="code" href="class_altera___u_p___s_d___card___control___f_s_m.html#adb911587bded3db8a2e28eaa4641e122">i_user_command_ready</a> : <span class="vhdlkeyword">in</span> <span class="comment">std_logic</span>;            
<a name="l00218"></a>00218                 <a class="code" href="class_altera___u_p___s_d___card___control___f_s_m.html#ace583e28eb8d645e01e79261f4dcdf3c">i_response_received</a> : <span class="vhdlkeyword">in</span> <span class="comment">STD_LOGIC</span>;
<a name="l00219"></a>00219                 <a class="code" href="class_altera___u_p___s_d___card___control___f_s_m.html#a861348b58008397fdee7d0f037a48e41">i_response_timed_out</a> : <span class="vhdlkeyword">in</span> <span class="comment">STD_LOGIC</span>;
<a name="l00220"></a>00220                 <a class="code" href="class_altera___u_p___s_d___card___control___f_s_m.html#a1d4c5ad747a878613d53feb1bd0a0199">i_response_crc_passed</a> : <span class="vhdlkeyword">in</span> <span class="comment">STD_LOGIC</span>;
<a name="l00221"></a>00221                 <a class="code" href="class_altera___u_p___s_d___card___control___f_s_m.html#aed21eff160a7aa922b871b0eddb7b283">i_command_sent</a> : <span class="vhdlkeyword">in</span> <span class="comment">STD_LOGIC</span>;
<a name="l00222"></a>00222                 <a class="code" href="class_altera___u_p___s_d___card___control___f_s_m.html#a7ac8543caa0bb678f0451b71817d8064">i_powerup_busy_n</a> : <span class="vhdlkeyword">in</span> <span class="comment">STD_LOGIC</span>;
<a name="l00223"></a>00223                 <a class="code" href="class_altera___u_p___s_d___card___control___f_s_m.html#a142937e20e6b5964f1e5188c8541750b">i_clocking_pulse_enable</a> : <span class="vhdlkeyword">in</span> <span class="comment">std_logic</span>;
<a name="l00224"></a>00224                 <a class="code" href="class_altera___u_p___s_d___card___control___f_s_m.html#ad0a1361d798722b6ba0327ba92a42326">i_current_clock_mode</a> : <span class="vhdlkeyword">in</span> <span class="comment">std_logic</span>;
<a name="l00225"></a>00225                 <a class="code" href="class_altera___u_p___s_d___card___control___f_s_m.html#a031b57a27b9a8dee7097312e6e7b283d">i_user_message_valid</a> : <span class="vhdlkeyword">in</span> <span class="comment">std_logic</span>;            
<a name="l00226"></a>00226                 <a class="code" href="class_altera___u_p___s_d___card___control___f_s_m.html#a5d0290ffa0b0785dd746a7c0728f1b32">i_last_cmd_was_55</a> : <span class="vhdlkeyword">in</span> <span class="comment">std_logic</span>;
<a name="l00227"></a>00227                 <a class="code" href="class_altera___u_p___s_d___card___control___f_s_m.html#aaecbba1a6635247bb354032509f3bfa0">i_allow_partial_rw</a> : <span class="vhdlkeyword">in</span> <span class="comment">std_logic</span>;                              
<a name="l00228"></a>00228 <span class="comment"></span>
<a name="l00229"></a>00229 <span class="comment">                -- FSM Outputs</span>
<a name="l00230"></a>00230                 <a class="code" href="class_altera___u_p___s_d___card___control___f_s_m.html#a6adcda04bdc26757051755694840427d">o_generate_command</a> : <span class="vhdlkeyword">out</span> <span class="comment">STD_LOGIC</span>;                                             
<a name="l00231"></a>00231                 <a class="code" href="class_altera___u_p___s_d___card___control___f_s_m.html#a8a43fe62108d6926a14da622cd28f8fe">o_predefined_command_ID</a> : <span class="vhdlkeyword">out</span> <span class="comment">STD_LOGIC_VECTOR</span>(<span class="vhdllogic"></span><span class="vhdllogic">3</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);
<a name="l00232"></a>00232                 <a class="code" href="class_altera___u_p___s_d___card___control___f_s_m.html#a7b54471524c0a4921add022db514e3ff">o_receive_response</a> : <span class="vhdlkeyword">out</span> <span class="comment">STD_LOGIC</span>;
<a name="l00233"></a>00233                 <a class="code" href="class_altera___u_p___s_d___card___control___f_s_m.html#a457a6e846599bbd7ae985910fb0b4d1a">o_drive_CMD_line</a> : <span class="vhdlkeyword">out</span> <span class="comment">STD_LOGIC</span>;
<a name="l00234"></a>00234                 <a class="code" href="class_altera___u_p___s_d___card___control___f_s_m.html#a207e1331dda174a955b107363b1a6558">o_SD_clock_mode</a> : <span class="vhdlkeyword">out</span> <span class="comment">STD_LOGIC</span>; <span class="comment">-- </span><span class="vhdllogic">0</span> means slow clock <span class="vhdlkeyword">for</span> card identification, <span class="vhdllogic">1</span> means fast clock <span class="vhdlkeyword">for</span> transfer mode.
<a name="l00235"></a>00235                 <a class="code" href="class_altera___u_p___s_d___card___control___f_s_m.html#ae12436bfe35101d4cb6f1733e4896b28">o_resetting</a>     : <span class="vhdlkeyword">out</span> <span class="comment">std_logic</span>;
<a name="l00236"></a>00236                 <a class="code" href="class_altera___u_p___s_d___card___control___f_s_m.html#a7a300bfb0ae966a4941e9988b22e23f9">o_card_connected</a> : <span class="vhdlkeyword">out</span> <span class="comment">STD_LOGIC</span>;
<a name="l00237"></a>00237                 <a class="code" href="class_altera___u_p___s_d___card___control___f_s_m.html#a43396da6213d689596a1aacc44ca6f2e">o_command_completed</a> : <span class="vhdlkeyword">out</span> <span class="comment">std_logic</span>;
<a name="l00238"></a>00238                 <a class="code" href="class_altera___u_p___s_d___card___control___f_s_m.html#a3c742b3acdd0707bf2f0480c7ce25ff1">o_clear_response_register</a> : <span class="vhdlkeyword">out</span> <span class="comment">std_logic</span>;
<a name="l00239"></a>00239                 <a class="code" href="class_altera___u_p___s_d___card___control___f_s_m.html#afc2e12c1f552729e30c52ce22e2c4358">o_enable_clock_generator</a> : <span class="vhdlkeyword">out</span> <span class="comment">std_logic</span>
<a name="l00240"></a>00240         );
<a name="l00241"></a>00241         <span class="vhdlkeyword">end</span> <span class="vhdlkeyword">component</span>;
<a name="l00242"></a>00242         
<a name="l00243"></a>00243         <span class="vhdlkeyword">component</span> <a class="code" href="class_altera___u_p___s_d___card___buffer.html">Altera_UP_SD_Card_Buffer</a>
<a name="l00244"></a>00244         <span class="vhdlkeyword">generic</span> (
<a name="l00245"></a>00245                 <a class="code" href="class_altera___u_p___s_d___card___buffer.html#a6b3dccd1902055ae8f4de33d18777f3f">TIMEOUT</a>         : <span class="comment">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>) := &quot;<span class="vhdllogic">1111111111111111</span>&quot;;
<a name="l00246"></a>00246                 <a class="code" href="class_altera___u_p___s_d___card___buffer.html#a4bf15d0776585da5ba437264e0b7e296">BUSY_WAIT</a>       : <span class="comment">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>) := &quot;<span class="vhdllogic">0000001111110000</span>&quot;           
<a name="l00247"></a>00247         );
<a name="l00248"></a>00248         <span class="vhdlkeyword">port</span>
<a name="l00249"></a>00249         (
<a name="l00250"></a>00250                 <a class="code" href="class_altera___u_p___s_d___card___buffer.html#ac2805d096971833c0f937cfa77ebc17b">i_clock</a>                 : <span class="vhdlkeyword">in</span> <span class="comment">std_logic</span>;
<a name="l00251"></a>00251                 <a class="code" href="class_altera___u_p___s_d___card___buffer.html#ae22af325352b96156f6cc9ff908b1b59">i_reset_n</a>               : <span class="vhdlkeyword">in</span> <span class="comment">std_logic</span>;
<a name="l00252"></a>00252 <span class="comment"></span>
<a name="l00253"></a>00253 <span class="comment">                -- </span><span class="vhdllogic">1</span> <span class="comment">bit</span> <span class="vhdlkeyword">port</span> <span class="vhdlkeyword">to</span> transmit <span class="vhdllogic">and</span> receive data <span class="vhdlkeyword">on</span> the data <span class="vhdlkeyword">line</span>.
<a name="l00254"></a>00254                 <a class="code" href="class_altera___u_p___s_d___card___buffer.html#af0d026b061fd1925fe85f3944c576095">i_begin</a>                                         : <span class="vhdlkeyword">in</span> <span class="comment">std_logic</span>;
<a name="l00255"></a>00255                 <a class="code" href="class_altera___u_p___s_d___card___buffer.html#a1348df0309d91107efe2fd7a3591f028">i_sd_clock_pulse_trigger</a>        : <span class="vhdlkeyword">in</span> <span class="comment">std_logic</span>;
<a name="l00256"></a>00256                 <a class="code" href="class_altera___u_p___s_d___card___buffer.html#ae98676302a76453021c3a9968ed41561">i_transmit</a>                                      : <span class="vhdlkeyword">in</span> <span class="comment">std_logic</span>;
<a name="l00257"></a>00257                 <a class="code" href="class_altera___u_p___s_d___card___buffer.html#ab3925eb54544a64393d0efd3ea71c060">i_1bit_data_in</a>                          : <span class="vhdlkeyword">in</span> <span class="comment">std_logic</span>;
<a name="l00258"></a>00258                 <a class="code" href="class_altera___u_p___s_d___card___buffer.html#a5ce3a8b3b9baf92e6e39074acfb09853">o_1bit_data_out</a>                         : <span class="vhdlkeyword">out</span> <span class="comment">std_logic</span>;
<a name="l00259"></a>00259                 <a class="code" href="class_altera___u_p___s_d___card___buffer.html#a6ed44ebb05394098100469e42a9cbf8d">o_operation_complete</a>            : <span class="vhdlkeyword">out</span> <span class="comment">std_logic</span>;
<a name="l00260"></a>00260                 <a class="code" href="class_altera___u_p___s_d___card___buffer.html#ad6c09a5cbb8f4f90c1951117285efc4a">o_crc_passed</a>                            : <span class="vhdlkeyword">out</span> <span class="comment">std_logic</span>;
<a name="l00261"></a>00261                 <a class="code" href="class_altera___u_p___s_d___card___buffer.html#a849c261a082863b854d60ffc863452a8">o_timed_out</a>                                     : <span class="vhdlkeyword">out</span> <span class="comment">std_logic</span>;
<a name="l00262"></a>00262                 <a class="code" href="class_altera___u_p___s_d___card___buffer.html#aec8055208256295f20a10a817ffb88bd">o_dat_direction</a>                         : <span class="vhdlkeyword">out</span> <span class="comment">std_logic</span>; <span class="comment">-- set <span class="vhdlkeyword">to</span> </span><span class="vhdllogic">1</span> <span class="vhdlkeyword">to</span> send data, set <span class="vhdlkeyword">to</span> <span class="vhdllogic">0</span> <span class="vhdlkeyword">to</span> receive it.
<a name="l00263"></a>00263                 <span class="comment"></span>
<a name="l00264"></a>00264 <span class="comment">                -- </span><span class="vhdllogic">16</span> <span class="comment">bit</span> <span class="vhdlkeyword">port</span> <span class="vhdlkeyword">to</span> be accessed by a user circuit.
<a name="l00265"></a>00265                 <a class="code" href="class_altera___u_p___s_d___card___buffer.html#a71f51ef20ee58769b9e1ba1c4ec2dfea">i_enable_16bit_port</a> : <span class="vhdlkeyword">in</span> <span class="comment">std_logic</span>;
<a name="l00266"></a>00266                 <a class="code" href="class_altera___u_p___s_d___card___buffer.html#aa4b577301226046c083f4e6a7ddf3cf1">i_address_16bit_port</a>: <span class="vhdlkeyword">in</span> <span class="comment">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);
<a name="l00267"></a>00267                 <a class="code" href="class_altera___u_p___s_d___card___buffer.html#ab493b86804c8d86d935f91c430510e14">i_write_16bit</a>           : <span class="vhdlkeyword">in</span> <span class="comment">std_logic</span>;
<a name="l00268"></a>00268                 <a class="code" href="class_altera___u_p___s_d___card___buffer.html#a2e517c08ff1059b7cfd847600bbb81cb">i_16bit_data_in</a>         : <span class="vhdlkeyword">in</span> <span class="comment">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);
<a name="l00269"></a>00269                 <a class="code" href="class_altera___u_p___s_d___card___buffer.html#a4324e3fd97cd178d22e5888326228407">o_16bit_data_out</a>        : <span class="vhdlkeyword">out</span> <span class="comment">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>)
<a name="l00270"></a>00270         );
<a name="l00271"></a>00271         <span class="vhdlkeyword">end</span> <span class="vhdlkeyword">component</span>;  
<a name="l00272"></a>00272         <span class="comment"></span>
<a name="l00273"></a>00273 <span class="comment">        -- Local wires</span><span class="comment"></span>
<a name="l00274"></a>00274 <span class="comment">        -- REGISTERED</span>
<a name="l00275"></a>00275         <span class="vhdlkeyword">signal</span>  <span class="vhdlchar">sd_mode</span> <span class="vhdlchar">:</span> <span class="comment">std_logic</span>;<span class="comment"></span>
<a name="l00276"></a>00276 <span class="comment">        -- SD Card Registers:</span>
<a name="l00277"></a>00277         <span class="vhdlkeyword">signal</span> <span class="vhdlchar">SD_REG_card_identification_number</span> <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">127</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;
<a name="l00278"></a>00278         <span class="vhdlkeyword">signal</span> <span class="vhdlchar">SD_REG_response_R1</span> <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;
<a name="l00279"></a>00279         <span class="vhdlkeyword">signal</span> <span class="vhdlchar">SD_REG_relative_card_address</span> <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;
<a name="l00280"></a>00280         <span class="vhdlkeyword">signal</span> <span class="vhdlchar">SD_REG_driver_stage_register</span> <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;
<a name="l00281"></a>00281         <span class="vhdlkeyword">signal</span> <span class="vhdlchar">SD_REG_card_specific_data</span> <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">127</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;
<a name="l00282"></a>00282         <span class="vhdlkeyword">signal</span> <span class="vhdlchar">SD_REG_operating_conditions_register</span> <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;
<a name="l00283"></a>00283         <span class="vhdlkeyword">signal</span> <span class="vhdlchar">SD_REG_status_register</span> <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;
<a name="l00284"></a>00284         <span class="vhdlkeyword">signal</span> <span class="vhdlchar">SD_REG_status_register_valid</span> <span class="vhdlchar">:</span> <span class="comment">std_logic</span>;<span class="comment"></span>
<a name="l00285"></a>00285 <span class="comment">        -- UNREGISTERED</span>
<a name="l00286"></a>00286         <span class="vhdlkeyword">signal</span> <span class="vhdlchar">data_from_buffer</span> <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;
<a name="l00287"></a>00287         <span class="vhdlkeyword">signal</span> <span class="vhdlchar">clock_generator_mode</span><span class="vhdlchar">,</span> <span class="vhdlchar">enable_generator</span><span class="vhdlchar">,</span> <span class="vhdlchar">SD_clock</span><span class="vhdlchar">,</span> <span class="vhdlchar">create_message</span> <span class="vhdlchar">:</span> <span class="comment">std_logic</span>;
<a name="l00288"></a>00288         <span class="vhdlkeyword">signal</span> <span class="vhdlchar">send_next_bit</span><span class="vhdlchar">,</span> <span class="vhdlchar">receive_next_bit</span> <span class="vhdlchar">:</span> <span class="comment">std_logic</span>;
<a name="l00289"></a>00289         <span class="vhdlkeyword">signal</span> <span class="vhdlchar">timed_out</span><span class="vhdlchar">,</span> <span class="vhdlchar">response_done</span><span class="vhdlchar">,</span> <span class="vhdlchar">passed_crc</span><span class="vhdlchar">,</span> <span class="vhdlchar">begin_reading_response</span><span class="vhdlchar">,</span> <span class="vhdlchar">resetting</span> <span class="vhdlchar">:</span> <span class="comment">std_logic</span>;
<a name="l00290"></a>00290         <span class="vhdlkeyword">signal</span> <span class="vhdlchar">returning_cid</span><span class="vhdlchar">,</span> <span class="vhdlchar">returning_rca</span><span class="vhdlchar">,</span> <span class="vhdlchar">returning_csd</span><span class="vhdlchar">,</span> <span class="vhdlchar">returning_ocr</span> <span class="vhdlchar">:</span> <span class="comment">std_logic</span>;
<a name="l00291"></a>00291         <span class="vhdlkeyword">signal</span> <span class="vhdlchar">response_type</span> <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">2</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;
<a name="l00292"></a>00292         <span class="vhdlkeyword">signal</span> <span class="vhdlchar">message_valid</span><span class="vhdlchar">,</span> <span class="vhdlchar">messange_sent</span><span class="vhdlchar">,</span> <span class="vhdlchar">data_to_CMD_line</span><span class="vhdlchar">,</span> <span class="vhdlchar">CMD_tristate_buffer_enable</span><span class="vhdlchar">,</span> <span class="vhdlchar">message_sent</span><span class="vhdlchar">:</span> <span class="comment">std_logic</span>;
<a name="l00293"></a>00293         <span class="vhdlkeyword">signal</span> <span class="vhdlchar">predef_message_ID</span> <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">3</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;
<a name="l00294"></a>00294         <span class="vhdlkeyword">signal</span> <span class="vhdlchar">receive_data_out</span> <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">127</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;
<a name="l00295"></a>00295         <span class="vhdlkeyword">signal</span> <span class="vhdlchar">data_line_done</span><span class="vhdlchar">,</span> <span class="vhdlchar">data_line_crc</span><span class="vhdlchar">,</span> <span class="vhdlchar">data_line_timeout</span><span class="vhdlchar">,</span> <span class="vhdlchar">data_line_direction</span><span class="vhdlchar">,</span> <span class="vhdlchar">data_line_out</span> <span class="vhdlchar">:</span> <span class="comment">std_logic</span>;
<a name="l00296"></a>00296         <span class="vhdlkeyword">signal</span> <span class="vhdlchar">data_read</span><span class="vhdlchar">,</span> <span class="vhdlchar">data_write</span><span class="vhdlchar">,</span> <span class="vhdlchar">wait_cmd_busy</span><span class="vhdlchar">,</span> <span class="vhdlchar">clear_response_register</span> <span class="vhdlchar">:</span> <span class="comment">std_logic</span>;
<a name="l00297"></a>00297         <span class="vhdlkeyword">signal</span> <span class="vhdlchar">response_done_combined</span> <span class="vhdlchar">:</span> <span class="comment">std_logic</span>;
<a name="l00298"></a>00298         <span class="vhdlkeyword">signal</span> <span class="vhdlchar">timeout_combined</span> <span class="vhdlchar">:</span> <span class="comment">std_logic</span>;
<a name="l00299"></a>00299         <span class="vhdlkeyword">signal</span> <span class="vhdlchar">crc_combined</span><span class="vhdlchar">,</span> <span class="vhdlchar">allow_partial_rw</span> <span class="vhdlchar">:</span> <span class="comment">std_logic</span>;
<a name="l00300"></a>00300         <span class="vhdlkeyword">signal</span> <span class="vhdlchar">begin_data_line_operations</span><span class="vhdlchar">,</span> <span class="vhdlchar">last_cmd_was_55</span><span class="vhdlchar">,</span> <span class="vhdlchar">message_sent_trigger</span><span class="vhdlchar">,</span> <span class="vhdlchar">returning_status</span> <span class="vhdlchar">:</span> <span class="comment">std_logic</span>;
<a name="l00301"></a>00301 <span class="vhdlkeyword">begin</span><span class="comment"></span>
<a name="l00302"></a>00302 <span class="comment">        -- Glue logic</span>
<a name="l00303"></a>00303         <span class="vhdlchar">SD_REG_driver_stage_register</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="vhdlkeyword">OTHERS</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;
<a name="l00304"></a>00304         <span class="vhdlchar">response_done_combined</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="vhdlchar">response_done</span> <span class="vhdllogic">and</span> <span class="vhdlchar">(</span><span class="vhdllogic">not</span> <span class="vhdlchar">data_read</span><span class="vhdlchar">)</span> <span class="vhdllogic">and</span> <span class="vhdlchar">(</span><span class="vhdllogic">not</span> <span class="vhdlchar">data_write</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="vhdllogic">or</span>
<a name="l00305"></a>00305                                                           <span class="vhdlchar">(</span><span class="vhdlchar">response_done</span> <span class="vhdllogic">and</span> <span class="vhdlchar">(</span><span class="vhdlchar">data_read</span> <span class="vhdllogic">or</span> <span class="vhdlchar">data_write</span><span class="vhdlchar">)</span> <span class="vhdllogic">and</span> <span class="vhdlchar">data_line_done</span><span class="vhdlchar">)</span>;
<a name="l00306"></a>00306         <span class="vhdlchar">timeout_combined</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="vhdlchar">timed_out</span> <span class="vhdllogic">and</span> <span class="vhdlchar">(</span><span class="vhdllogic">not</span> <span class="vhdlchar">data_read</span><span class="vhdlchar">)</span> <span class="vhdllogic">and</span> <span class="vhdlchar">(</span><span class="vhdllogic">not</span> <span class="vhdlchar">data_write</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="vhdllogic">or</span>
<a name="l00307"></a>00307                                                 <span class="vhdlchar">(</span><span class="vhdlchar">timed_out</span> <span class="vhdllogic">and</span> <span class="vhdlchar">(</span><span class="vhdlchar">data_read</span> <span class="vhdllogic">or</span> <span class="vhdlchar">data_write</span><span class="vhdlchar">)</span> <span class="vhdllogic">and</span> <span class="vhdlchar">data_line_timeout</span><span class="vhdlchar">)</span>;
<a name="l00308"></a>00308         <span class="vhdlchar">crc_combined</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="vhdlchar">passed_crc</span> <span class="vhdllogic">and</span> <span class="vhdlchar">(</span><span class="vhdllogic">not</span> <span class="vhdlchar">data_read</span><span class="vhdlchar">)</span> <span class="vhdllogic">and</span> <span class="vhdlchar">(</span><span class="vhdllogic">not</span> <span class="vhdlchar">data_write</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="vhdllogic">or</span>
<a name="l00309"></a>00309                                         <span class="vhdlchar">(</span><span class="vhdlchar">passed_crc</span> <span class="vhdllogic">and</span> <span class="vhdlchar">(</span><span class="vhdlchar">data_read</span> <span class="vhdllogic">or</span> <span class="vhdlchar">data_write</span><span class="vhdlchar">)</span> <span class="vhdllogic">and</span> <span class="vhdlchar">data_line_crc</span><span class="vhdlchar">)</span>;
<a name="l00310"></a>00310 <span class="vhdlkeyword">        begin</span><span class="vhdlchar">_data_line_operations</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="vhdlchar">data_read</span> <span class="vhdllogic">and</span> <span class="vhdlchar">message_sent</span><span class="vhdlchar">)</span> <span class="vhdllogic">or</span> <span class="vhdlchar">(</span><span class="vhdlchar">data_write</span> <span class="vhdllogic">and</span> <span class="vhdlchar">response_done</span><span class="vhdlchar">)</span>;
<a name="l00311"></a>00311         <span class="comment"></span>
<a name="l00312"></a>00312 <span class="comment">        -- Partial read <span class="vhdllogic">and</span> write are only allowed <span class="vhdlkeyword">when</span> both <span class="comment">bit</span> </span><span class="vhdllogic">79</span> (partial read allowed) <span class="vhdlkeyword">is</span> high <span class="vhdllogic">and</span><span class="comment"></span>
<a name="l00313"></a>00313 <span class="comment">        -- <span class="comment">bit</span> </span><span class="vhdllogic">21</span> (partial write allowed) <span class="vhdlkeyword">is</span> high.
<a name="l00314"></a>00314         <span class="vhdlchar">allow_partial_rw</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">SD_REG_card_specific_data</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">79</span><span class="vhdlchar">)</span> <span class="vhdllogic">and</span> <span class="vhdlchar">SD_REG_card_specific_data</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">21</span><span class="vhdlchar">)</span>;
<a name="l00315"></a>00315 <span class="comment"></span>
<a name="l00316"></a>00316 <span class="comment">        -- SD Card control registers</span>
<a name="l00317"></a>00317         control_regs: <span class="vhdlkeyword">process</span> (<a class="code" href="class_altera___u_p___s_d___card___interface.html#ac2805d096971833c0f937cfa77ebc17b">i_clock</a>, <a class="code" href="class_altera___u_p___s_d___card___interface.html#ae22af325352b96156f6cc9ff908b1b59">i_reset_n</a>)
<a name="l00318"></a>00318 <span class="vhdlkeyword">        begin</span>
<a name="l00319"></a>00319                 <span class="vhdlkeyword">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___interface.html#ae22af325352b96156f6cc9ff908b1b59">i_reset_n</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="vhdlkeyword">then</span>
<a name="l00320"></a>00320                         <span class="vhdlchar">SD_REG_operating_conditions_register</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="vhdlkeyword">OTHERS</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;
<a name="l00321"></a>00321                         <span class="vhdlchar">SD_REG_card_identification_number</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="vhdlkeyword">OTHERS</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;
<a name="l00322"></a>00322                         <span class="vhdlchar">SD_REG_relative_card_address</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="vhdlkeyword">OTHERS</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;
<a name="l00323"></a>00323                         <span class="vhdlchar">SD_REG_card_specific_data</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="vhdlkeyword">OTHERS</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;
<a name="l00324"></a>00324                         <span class="vhdlchar">SD_REG_status_register</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="vhdlkeyword">OTHERS</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;
<a name="l00325"></a>00325                         <span class="vhdlchar">SD_REG_response_R1</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="vhdlkeyword">OTHERS</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;
<a name="l00326"></a>00326                         <span class="vhdlchar">SD_REG_status_register_valid</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;
<a name="l00327"></a>00327                 <span class="vhdlkeyword">elsif</span> <span class="vhdlchar">(</span><span class="vhdlkeyword">rising_edge</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___interface.html#ac2805d096971833c0f937cfa77ebc17b">i_clock</a></span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="vhdlkeyword">then</span>
<a name="l00328"></a>00328                         <span class="vhdlkeyword">if</span> <span class="vhdlchar">(</span><span class="vhdlchar">(</span><span class="vhdlchar">response_type</span> <span class="vhdlchar">=</span> <span class="vhdllogic">&quot;001&quot;</span><span class="vhdlchar">)</span> <span class="vhdllogic">and</span> <span class="vhdlchar">(</span><span class="vhdlchar">response_done</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="vhdllogic">and</span> <span class="vhdlchar">(</span><span class="vhdlchar">returning_status</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="vhdllogic">and</span> <span class="vhdlchar">(</span><span class="vhdlchar">clear_response_register</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="vhdlkeyword">then</span>
<a name="l00329"></a>00329                                 <span class="vhdlchar">SD_REG_response_R1</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">receive_data_out</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;
<a name="l00330"></a>00330                         <span class="vhdlkeyword">elsif</span> <span class="vhdlchar">(</span><span class="vhdlchar">clear_response_register</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="vhdlkeyword">then</span>
<a name="l00331"></a>00331                                 <span class="vhdlchar">SD_REG_response_R1</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="vhdlkeyword">OTHERS</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;
<a name="l00332"></a>00332                         <span class="vhdlkeyword">end</span> <span class="vhdlkeyword">if</span>;
<a name="l00333"></a>00333                         <span class="vhdlkeyword">if</span> <span class="vhdlchar">(</span><span class="vhdlchar">resetting</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="vhdlkeyword">then</span>
<a name="l00334"></a>00334                                 <span class="vhdlchar">SD_REG_operating_conditions_register</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="vhdlkeyword">OTHERS</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;
<a name="l00335"></a>00335                         <span class="vhdlkeyword">elsif</span> <span class="vhdlchar">(</span><span class="vhdlchar">(</span><span class="vhdlchar">returning_ocr</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="vhdllogic">and</span> <span class="vhdlchar">(</span><span class="vhdlchar">passed_crc</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="vhdllogic">and</span> <span class="vhdlchar">(</span><span class="vhdlchar">response_done</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="vhdllogic">and</span> <span class="vhdlchar">(</span><span class="vhdlchar">timed_out</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="vhdlkeyword">then</span>
<a name="l00336"></a>00336                                 <span class="vhdlchar">SD_REG_operating_conditions_register</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">receive_data_out</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;
<a name="l00337"></a>00337                         <span class="vhdlkeyword">end</span> <span class="vhdlkeyword">if</span>;
<a name="l00338"></a>00338                         <span class="vhdlkeyword">if</span> <span class="vhdlchar">(</span><span class="vhdlchar">(</span><span class="vhdlchar">returning_cid</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="vhdllogic">and</span> <span class="vhdlchar">(</span><span class="vhdlchar">passed_crc</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="vhdllogic">and</span> <span class="vhdlchar">(</span><span class="vhdlchar">response_done</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="vhdllogic">and</span> <span class="vhdlchar">(</span><span class="vhdlchar">timed_out</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="vhdlkeyword">then</span>
<a name="l00339"></a>00339                                 <span class="vhdlchar">SD_REG_card_identification_number</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">receive_data_out</span>;
<a name="l00340"></a>00340                         <span class="vhdlkeyword">end</span> <span class="vhdlkeyword">if</span>;
<a name="l00341"></a>00341                         <span class="vhdlkeyword">if</span> <span class="vhdlchar">(</span><span class="vhdlchar">(</span><span class="vhdlchar">returning_rca</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="vhdllogic">and</span> <span class="vhdlchar">(</span><span class="vhdlchar">passed_crc</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="vhdllogic">and</span> <span class="vhdlchar">(</span><span class="vhdlchar">response_done</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="vhdllogic">and</span> <span class="vhdlchar">(</span><span class="vhdlchar">timed_out</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="vhdlkeyword">then</span>
<a name="l00342"></a>00342                                 <span class="vhdlchar">SD_REG_relative_card_address</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">receive_data_out</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">16</span><span class="vhdlchar">)</span>;
<a name="l00343"></a>00343                         <span class="vhdlkeyword">end</span> <span class="vhdlkeyword">if</span>;
<a name="l00344"></a>00344                         <span class="vhdlkeyword">if</span> <span class="vhdlchar">(</span><span class="vhdlchar">(</span><span class="vhdlchar">returning_csd</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="vhdllogic">and</span> <span class="vhdlchar">(</span><span class="vhdlchar">passed_crc</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="vhdllogic">and</span> <span class="vhdlchar">(</span><span class="vhdlchar">response_done</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="vhdllogic">and</span> <span class="vhdlchar">(</span><span class="vhdlchar">timed_out</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="vhdlkeyword">then</span>
<a name="l00345"></a>00345                                 <span class="vhdlchar">SD_REG_card_specific_data</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">receive_data_out</span>;
<a name="l00346"></a>00346                         <span class="vhdlkeyword">end</span> <span class="vhdlkeyword">if</span>;
<a name="l00347"></a>00347                         <span class="vhdlkeyword">if</span> <span class="vhdlchar">(</span><span class="vhdlchar">message_sent_trigger</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="vhdlkeyword">then</span>
<a name="l00348"></a>00348                                 <span class="vhdlchar">SD_REG_status_register_valid</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;
<a name="l00349"></a>00349                         <span class="vhdlkeyword">elsif</span> <span class="vhdlchar">(</span><span class="vhdlchar">(</span><span class="vhdlchar">returning_status</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="vhdllogic">and</span> <span class="vhdlchar">(</span><span class="vhdlchar">passed_crc</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="vhdllogic">and</span> <span class="vhdlchar">(</span><span class="vhdlchar">response_done</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="vhdllogic">and</span> <span class="vhdlchar">(</span><span class="vhdlchar">timed_out</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="vhdlkeyword">then</span>
<a name="l00350"></a>00350                                 <span class="vhdlchar">SD_REG_status_register</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">receive_data_out</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;
<a name="l00351"></a>00351                                 <span class="vhdlchar">SD_REG_status_register_valid</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;
<a name="l00352"></a>00352                         <span class="vhdlkeyword">end</span> <span class="vhdlkeyword">if</span>;                 
<a name="l00353"></a>00353                 <span class="vhdlkeyword">end</span> <span class="vhdlkeyword">if</span>;
<a name="l00354"></a>00354         <span class="vhdlkeyword">end</span> <span class="vhdlkeyword">process</span>;
<a name="l00355"></a>00355         <span class="comment"></span>
<a name="l00356"></a>00356 <span class="comment">        -- Instantiated components </span>
<a name="l00357"></a>00357         command_generator: <a class="code" href="class_altera___u_p___s_d___card__48__bit___command___generator.html">Altera_UP_SD_Card_48_bit_Command_Generator</a> <span class="vhdlkeyword">PORT</span> <span class="vhdlkeyword">MAP</span>
<a name="l00358"></a>00358         (
<a name="l00359"></a>00359                 <a class="code" href="class_altera___u_p___s_d___card__48__bit___command___generator.html#ac2805d096971833c0f937cfa77ebc17b">i_clock</a>  =&gt; <a class="code" href="class_altera___u_p___s_d___card___interface.html#ac2805d096971833c0f937cfa77ebc17b">i_clock</a>,
<a name="l00360"></a>00360                 <a class="code" href="class_altera___u_p___s_d___card__48__bit___command___generator.html#ae22af325352b96156f6cc9ff908b1b59">i_reset_n</a>  =&gt; <a class="code" href="class_altera___u_p___s_d___card___interface.html#ae22af325352b96156f6cc9ff908b1b59">i_reset_n</a> ,
<a name="l00361"></a>00361                 <a class="code" href="class_altera___u_p___s_d___card__48__bit___command___generator.html#acd93f59e6a4313aec2e702942a0314d0">i_message_bit_out</a>  =&gt; send_next_bit ,
<a name="l00362"></a>00362                 <a class="code" href="class_altera___u_p___s_d___card__48__bit___command___generator.html#a83e43f631d0d4e1e7b4ae5e7a994bca4">i_command_ID</a>  =&gt; <a class="code" href="class_altera___u_p___s_d___card___interface.html#a83e43f631d0d4e1e7b4ae5e7a994bca4">i_command_ID</a> ,
<a name="l00363"></a>00363                 <a class="code" href="class_altera___u_p___s_d___card__48__bit___command___generator.html#a8a9d4177897715f88b38c9ec9892b5f5">i_argument</a>  =&gt; <a class="code" href="class_altera___u_p___s_d___card___interface.html#a8a9d4177897715f88b38c9ec9892b5f5">i_argument</a>,
<a name="l00364"></a>00364                 <a class="code" href="class_altera___u_p___s_d___card__48__bit___command___generator.html#a5ac6b153281103873e1f7124ca2fa9b4">i_predefined_message</a>  =&gt; predef_message_ID ,
<a name="l00365"></a>00365                 <a class="code" href="class_altera___u_p___s_d___card__48__bit___command___generator.html#ad4cdc531447bbf1dc282d92bff25c96f">i_generate</a>  =&gt; create_message ,
<a name="l00366"></a>00366                 <a class="code" href="class_altera___u_p___s_d___card__48__bit___command___generator.html#a59762a9ac2d7ad93a221de86aee8fa0d">i_DSR</a>  =&gt; SD_REG_driver_stage_register ,
<a name="l00367"></a>00367                 <a class="code" href="class_altera___u_p___s_d___card__48__bit___command___generator.html#af65d70b9715c1fefd6173ec173b2f62d">i_OCR</a>  =&gt; SD_REG_operating_conditions_register ,
<a name="l00368"></a>00368                 <a class="code" href="class_altera___u_p___s_d___card__48__bit___command___generator.html#a142da9167833b3ce79ba2bc81752a831">i_RCA</a>  =&gt; SD_REG_relative_card_address ,
<a name="l00369"></a>00369                 <a class="code" href="class_altera___u_p___s_d___card__48__bit___command___generator.html#a4ee1930fd430ecee99a9901b203ec63a">o_dataout</a>  =&gt; data_to_CMD_line ,
<a name="l00370"></a>00370                 <a class="code" href="class_altera___u_p___s_d___card__48__bit___command___generator.html#a03d94a8c4fc645cfd09b88139c4b1edc">o_message_done</a>  =&gt; message_sent,
<a name="l00371"></a>00371                 <a class="code" href="class_altera___u_p___s_d___card__48__bit___command___generator.html#a3300d20aa3820560e6dc7f9ca0613bfd">o_valid</a>  =&gt; message_valid ,
<a name="l00372"></a>00372                 <a class="code" href="class_altera___u_p___s_d___card__48__bit___command___generator.html#ac79aebbdf6531df2e02acee8c69e1223">o_returning_ocr</a>  =&gt; returning_ocr,
<a name="l00373"></a>00373                 <a class="code" href="class_altera___u_p___s_d___card__48__bit___command___generator.html#a8d8313e6d3c1475b30993104ad0e0420">o_returning_cid</a>  =&gt; returning_cid,
<a name="l00374"></a>00374                 <a class="code" href="class_altera___u_p___s_d___card__48__bit___command___generator.html#ad5cf4bd7e5cc637278161b33ea1af5a2">o_returning_rca</a>  =&gt; returning_rca,
<a name="l00375"></a>00375                 <a class="code" href="class_altera___u_p___s_d___card__48__bit___command___generator.html#a46525d5c3df202142e219c343a0e35f5">o_returning_csd</a>  =&gt; returning_csd,
<a name="l00376"></a>00376                 <a class="code" href="class_altera___u_p___s_d___card__48__bit___command___generator.html#a4a5bfbbb3f4b8b2b80341be726c35c2e">o_returning_status</a>  =&gt; returning_status ,
<a name="l00377"></a>00377                 <a class="code" href="class_altera___u_p___s_d___card__48__bit___command___generator.html#aa116b4aa00814cf4078656560dc06d81">o_data_read</a>      =&gt; data_read ,
<a name="l00378"></a>00378                 <a class="code" href="class_altera___u_p___s_d___card__48__bit___command___generator.html#ade1faa464aec6f2d6b5d663ac30dcfa5">o_data_write</a>  =&gt; data_write,
<a name="l00379"></a>00379                 <a class="code" href="class_altera___u_p___s_d___card__48__bit___command___generator.html#a63ca13560b4ecf0cbdcafe98035cc73a">o_wait_cmd_busy</a>  =&gt; wait_cmd_busy,
<a name="l00380"></a>00380                 <a class="code" href="class_altera___u_p___s_d___card__48__bit___command___generator.html#ae81b60d6a141b710406ff8c593b9920e">o_last_cmd_was_55</a>  =&gt; last_cmd_was_55 ,
<a name="l00381"></a>00381                 <a class="code" href="class_altera___u_p___s_d___card__48__bit___command___generator.html#a8fb97a97d1a77e5eac67b15dec11e4bd">o_response_type</a>  =&gt; response_type
<a name="l00382"></a>00382         <span class="vhdlchar">)</span>;
<a name="l00383"></a>00383         
<a name="l00384"></a>00384         response_receiver: <a class="code" href="class_altera___u_p___s_d___card___response___receiver.html">Altera_UP_SD_Card_Response_Receiver</a> <span class="vhdlkeyword">PORT</span> <span class="vhdlkeyword">MAP</span>
<a name="l00385"></a>00385         (
<a name="l00386"></a>00386                 <a class="code" href="class_altera___u_p___s_d___card___response___receiver.html#ac2805d096971833c0f937cfa77ebc17b">i_clock</a>  =&gt; <a class="code" href="class_altera___u_p___s_d___card___interface.html#ac2805d096971833c0f937cfa77ebc17b">i_clock</a>,
<a name="l00387"></a>00387                 <a class="code" href="class_altera___u_p___s_d___card___response___receiver.html#ae22af325352b96156f6cc9ff908b1b59">i_reset_n</a>  =&gt; <a class="code" href="class_altera___u_p___s_d___card___interface.html#ae22af325352b96156f6cc9ff908b1b59">i_reset_n</a> ,
<a name="l00388"></a>00388                 <a class="code" href="class_altera___u_p___s_d___card___response___receiver.html#af0d026b061fd1925fe85f3944c576095">i_begin</a>  =&gt; begin_reading_response ,
<a name="l00389"></a>00389                 <a class="code" href="class_altera___u_p___s_d___card___response___receiver.html#a2bab7e73d6bb61109f6722d1ad33309e">i_scan_pulse</a>  =&gt; receive_next_bit ,
<a name="l00390"></a>00390                 <a class="code" href="class_altera___u_p___s_d___card___response___receiver.html#a497bb36241b0130164b1a6a85ca5c1d6">i_datain</a> =&gt; <a class="code" href="class_altera___u_p___s_d___card___interface.html#ae33eab7a4acfa3320bbfb8636795582f">b_SD_cmd</a> ,
<a name="l00391"></a>00391                 <a class="code" href="class_altera___u_p___s_d___card___response___receiver.html#a0d5b4819ee1ea2e3f895106b8d227a1c">i_response_type</a>  =&gt; response_type,
<a name="l00392"></a>00392                 <a class="code" href="class_altera___u_p___s_d___card___response___receiver.html#a7393a47b9743902fcb36cc8746024ec0">i_wait_cmd_busy</a>  =&gt; wait_cmd_busy,
<a name="l00393"></a>00393                 <a class="code" href="class_altera___u_p___s_d___card___response___receiver.html#a48f45ca9c37ac207dff9a67c1363e14f">o_data</a>  =&gt; receive_data_out ,
<a name="l00394"></a>00394                 <a class="code" href="class_altera___u_p___s_d___card___response___receiver.html#a7cc1601beeab4375ae0fafb6a280f821">o_CRC_passed</a>  =&gt; passed_crc,
<a name="l00395"></a>00395                 <a class="code" href="class_altera___u_p___s_d___card___response___receiver.html#ad08f7f3e2ddf0c51973b9158965772f9">o_timeout</a>  =&gt; timed_out ,
<a name="l00396"></a>00396                 <a class="code" href="class_altera___u_p___s_d___card___response___receiver.html#a151d3192de547e93f4ae5af1fd1e26e8">o_done</a>  =&gt; response_done 
<a name="l00397"></a>00397         <span class="vhdlchar">)</span>;
<a name="l00398"></a>00398         
<a name="l00399"></a>00399         control_FSM: <a class="code" href="class_altera___u_p___s_d___card___control___f_s_m.html">Altera_UP_SD_Card_Control_FSM</a> <span class="vhdlkeyword">PORT</span> <span class="vhdlkeyword">MAP</span>
<a name="l00400"></a>00400         (<span class="comment"></span>
<a name="l00401"></a>00401 <span class="comment">                -- Clock <span class="vhdllogic">and</span> Reset signals </span>
<a name="l00402"></a>00402                 <a class="code" href="class_altera___u_p___s_d___card___control___f_s_m.html#ac2805d096971833c0f937cfa77ebc17b">i_clock</a>  =&gt; <a class="code" href="class_altera___u_p___s_d___card___interface.html#ac2805d096971833c0f937cfa77ebc17b">i_clock</a>,
<a name="l00403"></a>00403                 <a class="code" href="class_altera___u_p___s_d___card___control___f_s_m.html#ae22af325352b96156f6cc9ff908b1b59">i_reset_n</a>  =&gt; <a class="code" href="class_altera___u_p___s_d___card___interface.html#ae22af325352b96156f6cc9ff908b1b59">i_reset_n</a> ,
<a name="l00404"></a>00404                                 <span class="comment"></span>
<a name="l00405"></a>00405 <span class="comment">                -- FSM Inputs</span>
<a name="l00406"></a>00406                 <a class="code" href="class_altera___u_p___s_d___card___control___f_s_m.html#adb911587bded3db8a2e28eaa4641e122">i_user_command_ready</a>  =&gt; <a class="code" href="class_altera___u_p___s_d___card___interface.html#adb911587bded3db8a2e28eaa4641e122">i_user_command_ready</a> ,
<a name="l00407"></a>00407                 <a class="code" href="class_altera___u_p___s_d___card___control___f_s_m.html#a142937e20e6b5964f1e5188c8541750b">i_clocking_pulse_enable</a>  =&gt; receive_next_bit ,
<a name="l00408"></a>00408                 <a class="code" href="class_altera___u_p___s_d___card___control___f_s_m.html#ace583e28eb8d645e01e79261f4dcdf3c">i_response_received</a>  =&gt; response_done_combined ,
<a name="l00409"></a>00409                 <a class="code" href="class_altera___u_p___s_d___card___control___f_s_m.html#a861348b58008397fdee7d0f037a48e41">i_response_timed_out</a>  =&gt; timeout_combined ,
<a name="l00410"></a>00410                 <a class="code" href="class_altera___u_p___s_d___card___control___f_s_m.html#a1d4c5ad747a878613d53feb1bd0a0199">i_response_crc_passed</a>  =&gt; crc_combined ,
<a name="l00411"></a>00411                 <a class="code" href="class_altera___u_p___s_d___card___control___f_s_m.html#aed21eff160a7aa922b871b0eddb7b283">i_command_sent</a>  =&gt; message_sent,
<a name="l00412"></a>00412                 <a class="code" href="class_altera___u_p___s_d___card___control___f_s_m.html#a7ac8543caa0bb678f0451b71817d8064">i_powerup_busy_n</a> =&gt; SD_REG_operating_conditions_register <span class="vhdlchar">(</span><span class="vhdllogic">31</span><span class="vhdlchar">)</span>,
<a name="l00413"></a>00413                 <a class="code" href="class_altera___u_p___s_d___card___control___f_s_m.html#ad0a1361d798722b6ba0327ba92a42326">i_current_clock_mode</a>  =&gt; clock_generator_mode ,
<a name="l00414"></a>00414                 <a class="code" href="class_altera___u_p___s_d___card___control___f_s_m.html#a031b57a27b9a8dee7097312e6e7b283d">i_user_message_valid</a>  =&gt; message_valid ,
<a name="l00415"></a>00415                 <a class="code" href="class_altera___u_p___s_d___card___control___f_s_m.html#a5d0290ffa0b0785dd746a7c0728f1b32">i_last_cmd_was_55</a>  =&gt; last_cmd_was_55 ,
<a name="l00416"></a>00416                 <a class="code" href="class_altera___u_p___s_d___card___control___f_s_m.html#aaecbba1a6635247bb354032509f3bfa0">i_allow_partial_rw</a>  =&gt; allow_partial_rw ,
<a name="l00417"></a>00417                 <span class="comment"></span>
<a name="l00418"></a>00418 <span class="comment">                -- FSM Outputs</span>
<a name="l00419"></a>00419                 <a class="code" href="class_altera___u_p___s_d___card___control___f_s_m.html#a6adcda04bdc26757051755694840427d">o_generate_command</a>  =&gt; create_message ,
<a name="l00420"></a>00420                 <a class="code" href="class_altera___u_p___s_d___card___control___f_s_m.html#a8a43fe62108d6926a14da622cd28f8fe">o_predefined_command_ID</a>  =&gt; predef_message_ID ,
<a name="l00421"></a>00421                 <a class="code" href="class_altera___u_p___s_d___card___control___f_s_m.html#a7b54471524c0a4921add022db514e3ff">o_receive_response</a>  =&gt; begin_reading_response ,
<a name="l00422"></a>00422                 <a class="code" href="class_altera___u_p___s_d___card___control___f_s_m.html#a457a6e846599bbd7ae985910fb0b4d1a">o_drive_CMD_line</a> =&gt; CMD_tristate_buffer_enable,
<a name="l00423"></a>00423                 <a class="code" href="class_altera___u_p___s_d___card___control___f_s_m.html#a207e1331dda174a955b107363b1a6558">o_SD_clock_mode</a>  =&gt; sd_mode,<span class="comment"> -- </span><span class="vhdllogic">0</span> means slow clock <span class="vhdlkeyword">for</span> card identification, <span class="vhdllogic">1</span> means fast clock <span class="vhdlkeyword">for</span> transfer mode.
<a name="l00424"></a>00424                 <a class="code" href="class_altera___u_p___s_d___card___control___f_s_m.html#a7a300bfb0ae966a4941e9988b22e23f9">o_card_connected</a> =&gt; <a class="code" href="class_altera___u_p___s_d___card___interface.html#a7a300bfb0ae966a4941e9988b22e23f9">o_card_connected</a> ,
<a name="l00425"></a>00425                 <a class="code" href="class_altera___u_p___s_d___card___control___f_s_m.html#a43396da6213d689596a1aacc44ca6f2e">o_command_completed</a>  =&gt; <a class="code" href="class_altera___u_p___s_d___card___interface.html#a43396da6213d689596a1aacc44ca6f2e">o_command_completed</a> ,   
<a name="l00426"></a>00426                 <a class="code" href="class_altera___u_p___s_d___card___control___f_s_m.html#ae12436bfe35101d4cb6f1733e4896b28">o_resetting</a>  =&gt; resetting ,
<a name="l00427"></a>00427                 <a class="code" href="class_altera___u_p___s_d___card___control___f_s_m.html#a3c742b3acdd0707bf2f0480c7ce25ff1">o_clear_response_register</a>  =&gt; clear_response_register ,
<a name="l00428"></a>00428                 <a class="code" href="class_altera___u_p___s_d___card___control___f_s_m.html#afc2e12c1f552729e30c52ce22e2c4358">o_enable_clock_generator</a> =&gt; enable_generator 
<a name="l00429"></a>00429         <span class="vhdlchar">)</span>;
<a name="l00430"></a>00430         
<a name="l00431"></a>00431         clock_generator: <a class="code" href="class_altera___u_p___s_d___card___clock.html">Altera_UP_SD_Card_Clock</a> <span class="vhdlkeyword">PORT</span> <span class="vhdlkeyword">MAP</span>
<a name="l00432"></a>00432         (
<a name="l00433"></a>00433                 <a class="code" href="class_altera___u_p___s_d___card___clock.html#ac2805d096971833c0f937cfa77ebc17b">i_clock</a>  =&gt; <a class="code" href="class_altera___u_p___s_d___card___interface.html#ac2805d096971833c0f937cfa77ebc17b">i_clock</a>,
<a name="l00434"></a>00434                 <a class="code" href="class_altera___u_p___s_d___card___clock.html#ae22af325352b96156f6cc9ff908b1b59">i_reset_n</a>  =&gt; <a class="code" href="class_altera___u_p___s_d___card___interface.html#ae22af325352b96156f6cc9ff908b1b59">i_reset_n</a> ,
<a name="l00435"></a>00435                 <a class="code" href="class_altera___u_p___s_d___card___clock.html#ab64e493c17f8d01ee85d5babcc4183b7">i_mode</a>  =&gt; sd_mode,
<a name="l00436"></a>00436                 <a class="code" href="class_altera___u_p___s_d___card___clock.html#a8827967120dea567d745697ffc0af9b6">i_enable</a> =&gt; enable_generator ,
<a name="l00437"></a>00437                 <a class="code" href="class_altera___u_p___s_d___card___clock.html#afe6e97b72253c5a106247d1ae59dc806">o_SD_clock</a>  =&gt; SD_clock ,
<a name="l00438"></a>00438                 <a class="code" href="class_altera___u_p___s_d___card___clock.html#aa827dcb8849a78621e0dcfaea773fb95">o_clock_mode</a>  =&gt; clock_generator_mode ,
<a name="l00439"></a>00439                 <a class="code" href="class_altera___u_p___s_d___card___clock.html#af8ac9e790b574642b91414fb474bdb9b">o_trigger_receive</a>  =&gt; receive_next_bit ,
<a name="l00440"></a>00440                 <a class="code" href="class_altera___u_p___s_d___card___clock.html#a8adda48bed57cfdacf777aeb2af1d672">o_trigger_send</a>  =&gt; send_next_bit
<a name="l00441"></a>00441         <span class="vhdlchar">)</span>;
<a name="l00442"></a>00442         
<a name="l00443"></a>00443         SD_clock_pulse_trigger: <a class="code" href="class_altera___u_p___s_d___signal___trigger.html">Altera_UP_SD_Signal_Trigger</a> <span class="vhdlkeyword">PORT</span> <span class="vhdlkeyword">MAP</span>
<a name="l00444"></a>00444         (
<a name="l00445"></a>00445                 <a class="code" href="class_altera___u_p___s_d___signal___trigger.html#ac2805d096971833c0f937cfa77ebc17b">i_clock</a>  =&gt; <a class="code" href="class_altera___u_p___s_d___card___interface.html#ac2805d096971833c0f937cfa77ebc17b">i_clock</a> ,
<a name="l00446"></a>00446                 <a class="code" href="class_altera___u_p___s_d___signal___trigger.html#ae22af325352b96156f6cc9ff908b1b59">i_reset_n</a>  =&gt; <a class="code" href="class_altera___u_p___s_d___card___interface.html#ae22af325352b96156f6cc9ff908b1b59">i_reset_n</a> ,
<a name="l00447"></a>00447                 <a class="code" href="class_altera___u_p___s_d___signal___trigger.html#a27dcb88480efe6bb81be6447f064c59e">i_signal</a> =&gt; message_sent ,
<a name="l00448"></a>00448                 <a class="code" href="class_altera___u_p___s_d___signal___trigger.html#a8dbaad0aa9fb26a226013246e6897607">o_trigger</a>  =&gt; message_sent_trigger 
<a name="l00449"></a>00449         <span class="vhdlchar">)</span>;
<a name="l00450"></a>00450         
<a name="l00451"></a>00451         data_line: <a class="code" href="class_altera___u_p___s_d___card___buffer.html">Altera_UP_SD_Card_Buffer</a>
<a name="l00452"></a>00452         <span class="vhdlkeyword">port</span> <span class="vhdlkeyword">map</span>
<a name="l00453"></a>00453         (
<a name="l00454"></a>00454                 <a class="code" href="class_altera___u_p___s_d___card___buffer.html#ac2805d096971833c0f937cfa77ebc17b">i_clock</a>  =&gt; <a class="code" href="class_altera___u_p___s_d___card___interface.html#ac2805d096971833c0f937cfa77ebc17b">i_clock</a> ,
<a name="l00455"></a>00455                 <a class="code" href="class_altera___u_p___s_d___card___buffer.html#ae22af325352b96156f6cc9ff908b1b59">i_reset_n</a>  =&gt; <a class="code" href="class_altera___u_p___s_d___card___interface.html#ae22af325352b96156f6cc9ff908b1b59">i_reset_n</a> ,
<a name="l00456"></a>00456 <span class="comment"></span>
<a name="l00457"></a>00457 <span class="comment">                -- </span><span class="vhdllogic">1</span> <span class="comment">bit</span> <span class="vhdlkeyword">port</span> <span class="vhdlkeyword">to</span> transmit <span class="vhdllogic">and</span> receive data <span class="vhdlkeyword">on</span> the data <span class="vhdlkeyword">line</span>.
<a name="l00458"></a>00458                 <a class="code" href="class_altera___u_p___s_d___card___buffer.html#af0d026b061fd1925fe85f3944c576095">i_begin</a>  =&gt; begin_data_line_operations,
<a name="l00459"></a>00459                 <a class="code" href="class_altera___u_p___s_d___card___buffer.html#a1348df0309d91107efe2fd7a3591f028">i_sd_clock_pulse_trigger</a> =&gt; <span class="vhdlchar">(</span>data_write <span class="vhdllogic">and</span> send_next_bit<span class="vhdlchar">)</span> <span class="vhdllogic">or</span> <span class="vhdlchar">(</span><span class="vhdlchar">(</span><span class="vhdllogic">not</span> data_write<span class="vhdlchar">)</span> <span class="vhdllogic">and</span> receive_next_bit<span class="vhdlchar">)</span>,
<a name="l00460"></a>00460                 <a class="code" href="class_altera___u_p___s_d___card___buffer.html#ae98676302a76453021c3a9968ed41561">i_transmit</a>  =&gt; data_write,
<a name="l00461"></a>00461                 <a class="code" href="class_altera___u_p___s_d___card___buffer.html#ab3925eb54544a64393d0efd3ea71c060">i_1bit_data_in</a>  =&gt; <a class="code" href="class_altera___u_p___s_d___card___interface.html#aa9805b69ec910a1b65aab058dbd0c380">b_SD_dat</a> ,
<a name="l00462"></a>00462                 <a class="code" href="class_altera___u_p___s_d___card___buffer.html#a5ce3a8b3b9baf92e6e39074acfb09853">o_1bit_data_out</a>  =&gt; data_line_out,
<a name="l00463"></a>00463                 <a class="code" href="class_altera___u_p___s_d___card___buffer.html#a6ed44ebb05394098100469e42a9cbf8d">o_operation_complete</a>  =&gt; data_line_done ,
<a name="l00464"></a>00464                 <a class="code" href="class_altera___u_p___s_d___card___buffer.html#ad6c09a5cbb8f4f90c1951117285efc4a">o_crc_passed</a>  =&gt; data_line_crc,
<a name="l00465"></a>00465                 <a class="code" href="class_altera___u_p___s_d___card___buffer.html#a849c261a082863b854d60ffc863452a8">o_timed_out</a>      =&gt; data_line_timeout ,
<a name="l00466"></a>00466                 <a class="code" href="class_altera___u_p___s_d___card___buffer.html#aec8055208256295f20a10a817ffb88bd">o_dat_direction</a>  =&gt; data_line_direction ,
<a name="l00467"></a>00467                 <span class="comment"></span>
<a name="l00468"></a>00468 <span class="comment">                -- </span><span class="vhdllogic">16</span> <span class="comment">bit</span> <span class="vhdlkeyword">port</span> <span class="vhdlkeyword">to</span> be accessed by a user circuit.
<a name="l00469"></a>00469                 <a class="code" href="class_altera___u_p___s_d___card___buffer.html#a71f51ef20ee58769b9e1ba1c4ec2dfea">i_enable_16bit_port</a>  =&gt; <a class="code" href="class_altera___u_p___s_d___card___interface.html#a7634f4515d604220382dbefe1dd4fe9d">i_buffer_enable</a> ,
<a name="l00470"></a>00470                 <a class="code" href="class_altera___u_p___s_d___card___buffer.html#aa4b577301226046c083f4e6a7ddf3cf1">i_address_16bit_port</a>  =&gt; <a class="code" href="class_altera___u_p___s_d___card___interface.html#a3a7ead94b792e334acba54198ed0a58e">i_buffer_address</a> ,
<a name="l00471"></a>00471                 <a class="code" href="class_altera___u_p___s_d___card___buffer.html#ab493b86804c8d86d935f91c430510e14">i_write_16bit</a>  =&gt; <a class="code" href="class_altera___u_p___s_d___card___interface.html#a4042b9a7f5b89d8b98d7ae26e55b65fc">i_buffer_write</a>,
<a name="l00472"></a>00472                 <a class="code" href="class_altera___u_p___s_d___card___buffer.html#a2e517c08ff1059b7cfd847600bbb81cb">i_16bit_data_in</a>  =&gt; <a class="code" href="class_altera___u_p___s_d___card___interface.html#a0d46fc47ff63c9c5900aaed9150559cc">i_buffer_data_in</a>,
<a name="l00473"></a>00473                 <a class="code" href="class_altera___u_p___s_d___card___buffer.html#a4324e3fd97cd178d22e5888326228407">o_16bit_data_out</a> =&gt; data_from_buffer 
<a name="l00474"></a>00474         <span class="vhdlchar">)</span>;
<a name="l00475"></a>00475         <span class="comment"></span>
<a name="l00476"></a>00476 <span class="comment">        -- <span class="vhdlkeyword">Buffer</span> output registers.</span>
<a name="l00477"></a>00477         buff_regs: <span class="vhdlkeyword">process</span>(<a class="code" href="class_altera___u_p___s_d___card___interface.html#ac2805d096971833c0f937cfa77ebc17b">i_clock</a>, <a class="code" href="class_altera___u_p___s_d___card___interface.html#ae22af325352b96156f6cc9ff908b1b59">i_reset_n</a>, data_from_buffer)
<a name="l00478"></a>00478 <span class="vhdlkeyword">        begin</span>
<a name="l00479"></a>00479                 <span class="vhdlkeyword">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___interface.html#ae22af325352b96156f6cc9ff908b1b59">i_reset_n</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="vhdlkeyword">then</span>
<a name="l00480"></a>00480                         <span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___interface.html#a399c7f91fb872fe3502c59f894bb5636">o_buffer_data_out</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="vhdlkeyword">OTHERS</span><span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;
<a name="l00481"></a>00481                 <span class="vhdlkeyword">elsif</span> <span class="vhdlchar">(</span><span class="vhdlkeyword">rising_edge</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___interface.html#ac2805d096971833c0f937cfa77ebc17b">i_clock</a></span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="vhdlkeyword">then</span>
<a name="l00482"></a>00482                         <span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___interface.html#a399c7f91fb872fe3502c59f894bb5636">o_buffer_data_out</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">data_from_buffer</span>;
<a name="l00483"></a>00483                 <span class="vhdlkeyword">end</span> <span class="vhdlkeyword">if</span>;
<a name="l00484"></a>00484         <span class="vhdlkeyword">end</span> <span class="vhdlkeyword">process</span>;
<a name="l00485"></a>00485         <span class="comment"></span>
<a name="l00486"></a>00486 <span class="comment">        -- Circuit outputs.</span>
<a name="l00487"></a>00487         <span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___interface.html#a6a9ce7f051dc5570064c8a0bd6b2ea1f">o_command_valid</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">message_valid</span>;
<a name="l00488"></a>00488         <span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___interface.html#a5a9ac72b3728fab7f16d16d5f2915678">o_command_timed_out</a></span>     <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">timeout_combined</span>;
<a name="l00489"></a>00489         <span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___interface.html#af2c4f8c3a08c0209d381c73e020b15b2">o_command_crc_failed</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdllogic">not</span> <span class="vhdlchar">crc_combined</span>;
<a name="l00490"></a>00490         <span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___interface.html#afe6e97b72253c5a106247d1ae59dc806">o_SD_clock</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">SD_clock</span>;
<a name="l00491"></a>00491         <span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___interface.html#ae33eab7a4acfa3320bbfb8636795582f">b_SD_cmd</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">data_to_CMD_line</span> <span class="vhdlkeyword">when</span> <span class="vhdlchar">(</span><span class="vhdlchar">CMD_tristate_buffer_enable</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="vhdlkeyword">else</span> <span class="vhdlchar">&#39;</span><span class="vhdlchar">Z</span><span class="vhdlchar">&#39;</span>;
<a name="l00492"></a>00492         <span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___interface.html#aa9805b69ec910a1b65aab058dbd0c380">b_SD_dat</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">data_line_out</span> <span class="vhdlkeyword">when</span> <span class="vhdlchar">(</span><span class="vhdlchar">data_line_direction</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="vhdlkeyword">else</span> <span class="vhdlchar">&#39;</span><span class="vhdlchar">Z</span><span class="vhdlchar">&#39;</span>;
<a name="l00493"></a>00493         <span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___interface.html#a31f0b69d1059511988a820c2ca3dec21">b_SD_dat3</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdlchar">Z</span><span class="vhdlchar">&#39;</span>;<span class="comment"> -- Set SD card <span class="vhdlkeyword">to</span> SD mode.</span><span class="comment"></span>
<a name="l00494"></a>00494 <span class="comment">        -- SD card registers</span>
<a name="l00495"></a>00495         <span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___interface.html#a16d4c1f18724b2291eda403dccad81e6">o_SD_REG_card_identification_number</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">SD_REG_card_identification_number</span>;
<a name="l00496"></a>00496         <span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___interface.html#af95dc8af72abaf9ac9619d2fccd84b80">o_SD_REG_relative_card_address</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">SD_REG_relative_card_address</span>;
<a name="l00497"></a>00497         <span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___interface.html#a0603d84c100e8935df98787bac337694">o_SD_REG_operating_conditions_register</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">SD_REG_operating_conditions_register</span>;
<a name="l00498"></a>00498         <span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___interface.html#afc884636f1ccf26e396dfdcede8bc3b0">o_SD_REG_card_specific_data</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">SD_REG_card_specific_data</span>;
<a name="l00499"></a>00499         <span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___interface.html#a9c4dcac218d4c849f8b44dce9b270f59">o_SD_REG_status_register</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">SD_REG_status_register</span>;
<a name="l00500"></a>00500         <span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___interface.html#a790014810bf7db55319bfb086f3e5c2d">o_SD_REG_response_R1</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">SD_REG_response_R1</span>;     
<a name="l00501"></a>00501         <span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___interface.html#a8d8f94e1886f53ac1e1e543612cbae21">o_SD_REG_status_register_valid</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">SD_REG_status_register_valid</span>;         
<a name="l00502"></a>00502 
<a name="l00503"></a>00503 <span class="vhdlkeyword">end</span> <span class="vhdlchar">rtl</span>;
</pre></div></div>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated on Tue Mar 27 2012 15:09:47 for Embedded Co-Design (VHDL and C) by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.1 </small></address>
</body>
</html>
