Static timing analysis (STA) is a timing estimation method for digital circuits.

The codes were developed for the PATMOS timing analysis contest. The codes are reference for subsequent contests (e.g., TAU 2017).
