#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xd23ce0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xd23960 .scope module, "tb" "tb" 3 63;
 .timescale -12 -12;
L_0xd3a100 .functor NOT 1, L_0xd74100, C4<0>, C4<0>, C4<0>;
L_0xd73ee0 .functor XOR 2, L_0xd73c80, L_0xd73e40, C4<00>, C4<00>;
L_0xd73ff0 .functor XOR 2, L_0xd73ee0, L_0xd73f50, C4<00>, C4<00>;
v0xd61720_0 .net *"_ivl_10", 1 0, L_0xd73f50;  1 drivers
v0xd61820_0 .net *"_ivl_12", 1 0, L_0xd73ff0;  1 drivers
v0xd61900_0 .net *"_ivl_2", 1 0, L_0xd73be0;  1 drivers
v0xd619c0_0 .net *"_ivl_4", 1 0, L_0xd73c80;  1 drivers
v0xd61aa0_0 .net *"_ivl_6", 1 0, L_0xd73e40;  1 drivers
v0xd61bd0_0 .net *"_ivl_8", 1 0, L_0xd73ee0;  1 drivers
v0xd61cb0_0 .var "clk", 0 0;
v0xd61d50_0 .net "f_dut", 0 0, L_0xd73310;  1 drivers
v0xd61df0_0 .net "f_ref", 0 0, L_0xd72720;  1 drivers
v0xd61e90_0 .net "g_dut", 0 0, L_0xd739c0;  1 drivers
v0xd61f30_0 .net "g_ref", 0 0, L_0xd27690;  1 drivers
v0xd61fd0_0 .net "resetn", 0 0, v0xd5f9b0_0;  1 drivers
v0xd62070_0 .var/2u "stats1", 223 0;
v0xd62110_0 .var/2u "strobe", 0 0;
v0xd621b0_0 .net "tb_match", 0 0, L_0xd74100;  1 drivers
v0xd62250_0 .net "tb_mismatch", 0 0, L_0xd3a100;  1 drivers
v0xd62310_0 .net "x", 0 0, v0xd5fa80_0;  1 drivers
v0xd624c0_0 .net "y", 0 0, v0xd5fb80_0;  1 drivers
L_0xd73be0 .concat [ 1 1 0 0], L_0xd27690, L_0xd72720;
L_0xd73c80 .concat [ 1 1 0 0], L_0xd27690, L_0xd72720;
L_0xd73e40 .concat [ 1 1 0 0], L_0xd739c0, L_0xd73310;
L_0xd73f50 .concat [ 1 1 0 0], L_0xd27690, L_0xd72720;
L_0xd74100 .cmp/eeq 2, L_0xd73be0, L_0xd73ff0;
S_0xd17090 .scope module, "good1" "reference_module" 3 110, 3 4 0, S_0xd23960;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /OUTPUT 1 "f";
    .port_info 5 /OUTPUT 1 "g";
P_0xd17270 .param/l "A" 0 3 12, +C4<00000000000000000000000000000000>;
P_0xd172b0 .param/l "B" 0 3 12, +C4<00000000000000000000000000000001>;
P_0xd172f0 .param/l "G1" 0 3 12, +C4<00000000000000000000000000000101>;
P_0xd17330 .param/l "G2" 0 3 12, +C4<00000000000000000000000000000110>;
P_0xd17370 .param/l "P0" 0 3 12, +C4<00000000000000000000000000000111>;
P_0xd173b0 .param/l "P1" 0 3 12, +C4<00000000000000000000000000001000>;
P_0xd173f0 .param/l "S0" 0 3 12, +C4<00000000000000000000000000000010>;
P_0xd17430 .param/l "S1" 0 3 12, +C4<00000000000000000000000000000011>;
P_0xd17470 .param/l "S10" 0 3 12, +C4<00000000000000000000000000000100>;
L_0xd274b0 .functor OR 1, L_0xd729f0, L_0xd72ca0, C4<0>, C4<0>;
L_0xd27690 .functor OR 1, L_0xd274b0, L_0xd72f60, C4<0>, C4<0>;
v0xd3a2f0_0 .net *"_ivl_0", 31 0, L_0xd625b0;  1 drivers
L_0x7f65f78560a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xd3a390_0 .net *"_ivl_11", 27 0, L_0x7f65f78560a8;  1 drivers
L_0x7f65f78560f0 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0xd27520_0 .net/2u *"_ivl_12", 31 0, L_0x7f65f78560f0;  1 drivers
v0xd27700_0 .net *"_ivl_14", 0 0, L_0xd729f0;  1 drivers
v0xd5e580_0 .net *"_ivl_16", 31 0, L_0xd72b60;  1 drivers
L_0x7f65f7856138 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xd5e6b0_0 .net *"_ivl_19", 27 0, L_0x7f65f7856138;  1 drivers
L_0x7f65f7856180 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0xd5e790_0 .net/2u *"_ivl_20", 31 0, L_0x7f65f7856180;  1 drivers
v0xd5e870_0 .net *"_ivl_22", 0 0, L_0xd72ca0;  1 drivers
v0xd5e930_0 .net *"_ivl_25", 0 0, L_0xd274b0;  1 drivers
v0xd5e9f0_0 .net *"_ivl_26", 31 0, L_0xd72ec0;  1 drivers
L_0x7f65f78561c8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xd5ead0_0 .net *"_ivl_29", 27 0, L_0x7f65f78561c8;  1 drivers
L_0x7f65f7856018 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xd5ebb0_0 .net *"_ivl_3", 27 0, L_0x7f65f7856018;  1 drivers
L_0x7f65f7856210 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0xd5ec90_0 .net/2u *"_ivl_30", 31 0, L_0x7f65f7856210;  1 drivers
v0xd5ed70_0 .net *"_ivl_32", 0 0, L_0xd72f60;  1 drivers
L_0x7f65f7856060 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xd5ee30_0 .net/2u *"_ivl_4", 31 0, L_0x7f65f7856060;  1 drivers
v0xd5ef10_0 .net *"_ivl_8", 31 0, L_0xd728b0;  1 drivers
v0xd5eff0_0 .net "clk", 0 0, v0xd61cb0_0;  1 drivers
v0xd5f0b0_0 .net "f", 0 0, L_0xd72720;  alias, 1 drivers
v0xd5f170_0 .net "g", 0 0, L_0xd27690;  alias, 1 drivers
v0xd5f230_0 .var "next", 3 0;
v0xd5f310_0 .net "resetn", 0 0, v0xd5f9b0_0;  alias, 1 drivers
v0xd5f3d0_0 .var "state", 3 0;
v0xd5f4b0_0 .net "x", 0 0, v0xd5fa80_0;  alias, 1 drivers
v0xd5f570_0 .net "y", 0 0, v0xd5fb80_0;  alias, 1 drivers
E_0xd0f1f0 .event anyedge, v0xd5f3d0_0, v0xd5f4b0_0, v0xd5f570_0;
E_0xd0f6f0 .event posedge, v0xd5eff0_0;
L_0xd625b0 .concat [ 4 28 0 0], v0xd5f3d0_0, L_0x7f65f7856018;
L_0xd72720 .cmp/eq 32, L_0xd625b0, L_0x7f65f7856060;
L_0xd728b0 .concat [ 4 28 0 0], v0xd5f3d0_0, L_0x7f65f78560a8;
L_0xd729f0 .cmp/eq 32, L_0xd728b0, L_0x7f65f78560f0;
L_0xd72b60 .concat [ 4 28 0 0], v0xd5f3d0_0, L_0x7f65f7856138;
L_0xd72ca0 .cmp/eq 32, L_0xd72b60, L_0x7f65f7856180;
L_0xd72ec0 .concat [ 4 28 0 0], v0xd5f3d0_0, L_0x7f65f78561c8;
L_0xd72f60 .cmp/eq 32, L_0xd72ec0, L_0x7f65f7856210;
S_0xd5f6f0 .scope module, "stim1" "stimulus_gen" 3 104, 3 40 0, S_0xd23960;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "resetn";
    .port_info 2 /OUTPUT 1 "x";
    .port_info 3 /OUTPUT 1 "y";
v0xd5f8c0_0 .net "clk", 0 0, v0xd61cb0_0;  alias, 1 drivers
v0xd5f9b0_0 .var "resetn", 0 0;
v0xd5fa80_0 .var "x", 0 0;
v0xd5fb80_0 .var "y", 0 0;
E_0xd0ef90/0 .event negedge, v0xd5eff0_0;
E_0xd0ef90/1 .event posedge, v0xd5eff0_0;
E_0xd0ef90 .event/or E_0xd0ef90/0, E_0xd0ef90/1;
S_0xd5fc80 .scope module, "top_module1" "top_module" 3 118, 4 1 0, S_0xd23960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /OUTPUT 1 "f";
    .port_info 5 /OUTPUT 1 "g";
enum0xcf31e0 .enum2/s (32)
   "A" 0,
   "B" 1,
   "S0" 2,
   "S1" 3,
   "S10" 4,
   "G1" 5,
   "G2" 6,
   "P0" 7,
   "P1" 8
 ;
L_0xd17d60 .functor OR 1, L_0xd734f0, L_0xd73630, C4<0>, C4<0>;
L_0xd3a170 .functor OR 1, L_0xd17d60, L_0xd737f0, C4<0>, C4<0>;
L_0x7f65f7856258 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xd5ffb0_0 .net/2s *"_ivl_0", 31 0, L_0x7f65f7856258;  1 drivers
L_0x7f65f7856330 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0xd600b0_0 .net/2s *"_ivl_10", 31 0, L_0x7f65f7856330;  1 drivers
v0xd60190_0 .net *"_ivl_12", 0 0, L_0xd734f0;  1 drivers
L_0x7f65f7856378 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0xd60260_0 .net/2s *"_ivl_14", 31 0, L_0x7f65f7856378;  1 drivers
v0xd60340_0 .net *"_ivl_16", 0 0, L_0xd73630;  1 drivers
v0xd60450_0 .net/2u *"_ivl_19", 0 0, L_0xd17d60;  1 drivers
v0xd60510_0 .net *"_ivl_2", 0 0, L_0xd73270;  1 drivers
L_0x7f65f78563c0 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0xd605d0_0 .net/2s *"_ivl_20", 31 0, L_0x7f65f78563c0;  1 drivers
v0xd606b0_0 .net *"_ivl_22", 0 0, L_0xd737f0;  1 drivers
v0xd60800_0 .net/2u *"_ivl_25", 0 0, L_0xd3a170;  1 drivers
L_0x7f65f7856408 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0xd608c0_0 .net/2u *"_ivl_26", 0 0, L_0x7f65f7856408;  1 drivers
L_0x7f65f7856450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xd609a0_0 .net/2u *"_ivl_28", 0 0, L_0x7f65f7856450;  1 drivers
L_0x7f65f78562a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0xd60a80_0 .net/2u *"_ivl_4", 0 0, L_0x7f65f78562a0;  1 drivers
L_0x7f65f78562e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xd60b60_0 .net/2u *"_ivl_6", 0 0, L_0x7f65f78562e8;  1 drivers
v0xd60c40_0 .net "clk", 0 0, v0xd61cb0_0;  alias, 1 drivers
v0xd60ce0_0 .net "f", 0 0, L_0xd73310;  alias, 1 drivers
v0xd60da0_0 .net "g", 0 0, L_0xd739c0;  alias, 1 drivers
v0xd60f70_0 .var/2s "next_state", 31 0;
v0xd61050_0 .net "resetn", 0 0, v0xd5f9b0_0;  alias, 1 drivers
v0xd61140_0 .var/2s "state", 31 0;
v0xd61220_0 .net "x", 0 0, v0xd5fa80_0;  alias, 1 drivers
v0xd61310_0 .net "y", 0 0, v0xd5fb80_0;  alias, 1 drivers
E_0xd407d0 .event anyedge, v0xd61140_0, v0xd5f4b0_0, v0xd5f570_0;
E_0xd5ff50/0 .event negedge, v0xd5f310_0;
E_0xd5ff50/1 .event posedge, v0xd5eff0_0;
E_0xd5ff50 .event/or E_0xd5ff50/0, E_0xd5ff50/1;
L_0xd73270 .cmp/eq 32, v0xd61140_0, L_0x7f65f7856258;
L_0xd73310 .functor MUXZ 1, L_0x7f65f78562e8, L_0x7f65f78562a0, L_0xd73270, C4<>;
L_0xd734f0 .cmp/eq 32, v0xd61140_0, L_0x7f65f7856330;
L_0xd73630 .cmp/eq 32, v0xd61140_0, L_0x7f65f7856378;
L_0xd737f0 .cmp/eq 32, v0xd61140_0, L_0x7f65f78563c0;
L_0xd739c0 .functor MUXZ 1, L_0x7f65f7856450, L_0x7f65f7856408, L_0xd3a170, C4<>;
S_0xd61500 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 128, 3 128 0, S_0xd23960;
 .timescale -12 -12;
E_0xd404b0 .event anyedge, v0xd62110_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xd62110_0;
    %nor/r;
    %assign/vec4 v0xd62110_0, 0;
    %wait E_0xd404b0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xd5f6f0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd5f9b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd5fa80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd5fb80_0, 0, 1;
    %wait E_0xd0f6f0;
    %wait E_0xd0f6f0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xd5f9b0_0, 0, 1;
    %pushi/vec4 500, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xd0ef90;
    %vpi_func 3 54 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v0xd5f9b0_0, 0;
    %vpi_func 3 55 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0xd5fb80_0, 0;
    %assign/vec4 v0xd5fa80_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 58 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0xd17090;
T_2 ;
    %wait E_0xd0f6f0;
    %load/vec4 v0xd5f310_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xd5f3d0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0xd5f230_0;
    %assign/vec4 v0xd5f3d0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0xd17090;
T_3 ;
Ewait_0 .event/or E_0xd0f1f0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0xd5f3d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0xd5f230_0, 0, 4;
    %jmp T_3.10;
T_3.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0xd5f230_0, 0, 4;
    %jmp T_3.10;
T_3.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0xd5f230_0, 0, 4;
    %jmp T_3.10;
T_3.2 ;
    %load/vec4 v0xd5f4b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.11, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.12, 8;
T_3.11 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_3.12, 8;
 ; End of false expr.
    %blend;
T_3.12;
    %pad/s 4;
    %store/vec4 v0xd5f230_0, 0, 4;
    %jmp T_3.10;
T_3.3 ;
    %load/vec4 v0xd5f4b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.13, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.14, 8;
T_3.13 ; End of true expr.
    %pushi/vec4 4, 0, 32;
    %jmp/0 T_3.14, 8;
 ; End of false expr.
    %blend;
T_3.14;
    %pad/s 4;
    %store/vec4 v0xd5f230_0, 0, 4;
    %jmp T_3.10;
T_3.4 ;
    %load/vec4 v0xd5f4b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.15, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_3.16, 8;
T_3.15 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_3.16, 8;
 ; End of false expr.
    %blend;
T_3.16;
    %pad/s 4;
    %store/vec4 v0xd5f230_0, 0, 4;
    %jmp T_3.10;
T_3.5 ;
    %load/vec4 v0xd5f570_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.17, 8;
    %pushi/vec4 8, 0, 32;
    %jmp/1 T_3.18, 8;
T_3.17 ; End of true expr.
    %pushi/vec4 6, 0, 32;
    %jmp/0 T_3.18, 8;
 ; End of false expr.
    %blend;
T_3.18;
    %pad/s 4;
    %store/vec4 v0xd5f230_0, 0, 4;
    %jmp T_3.10;
T_3.6 ;
    %load/vec4 v0xd5f570_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.19, 8;
    %pushi/vec4 8, 0, 32;
    %jmp/1 T_3.20, 8;
T_3.19 ; End of true expr.
    %pushi/vec4 7, 0, 32;
    %jmp/0 T_3.20, 8;
 ; End of false expr.
    %blend;
T_3.20;
    %pad/s 4;
    %store/vec4 v0xd5f230_0, 0, 4;
    %jmp T_3.10;
T_3.7 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0xd5f230_0, 0, 4;
    %jmp T_3.10;
T_3.8 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0xd5f230_0, 0, 4;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0xd5fc80;
T_4 ;
    %wait E_0xd5ff50;
    %load/vec4 v0xd61050_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xd61140_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0xd60f70_0;
    %assign/vec4 v0xd61140_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xd5fc80;
T_5 ;
Ewait_1 .event/or E_0xd407d0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0xd61140_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %jmp T_5.9;
T_5.0 ;
    %load/vec4 v0xd61220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0xd60f70_0, 0, 32;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0xd60f70_0, 0, 32;
T_5.11 ;
    %jmp T_5.9;
T_5.1 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0xd60f70_0, 0, 32;
    %jmp T_5.9;
T_5.2 ;
    %load/vec4 v0xd61220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0xd60f70_0, 0, 32;
    %jmp T_5.13;
T_5.12 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0xd60f70_0, 0, 32;
T_5.13 ;
    %jmp T_5.9;
T_5.3 ;
    %load/vec4 v0xd61220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0xd60f70_0, 0, 32;
    %jmp T_5.15;
T_5.14 ;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0xd60f70_0, 0, 32;
T_5.15 ;
    %jmp T_5.9;
T_5.4 ;
    %load/vec4 v0xd61220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.16, 8;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0xd60f70_0, 0, 32;
    %jmp T_5.17;
T_5.16 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0xd60f70_0, 0, 32;
T_5.17 ;
    %jmp T_5.9;
T_5.5 ;
    %load/vec4 v0xd61310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.18, 8;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0xd60f70_0, 0, 32;
    %jmp T_5.19;
T_5.18 ;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0xd60f70_0, 0, 32;
T_5.19 ;
    %jmp T_5.9;
T_5.6 ;
    %load/vec4 v0xd61310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.20, 8;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0xd60f70_0, 0, 32;
    %jmp T_5.21;
T_5.20 ;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0xd60f70_0, 0, 32;
T_5.21 ;
    %jmp T_5.9;
T_5.7 ;
    %load/vec4 v0xd61140_0;
    %store/vec4 v0xd60f70_0, 0, 32;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v0xd61140_0;
    %store/vec4 v0xd60f70_0, 0, 32;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0xd23960;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd61cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd62110_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xd23960;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xd61cb0_0;
    %inv;
    %store/vec4 v0xd61cb0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xd23960;
T_8 ;
    %vpi_call/w 3 96 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 97 "$dumpvars", 32'sb00000000000000000000000000000001, v0xd5f8c0_0, v0xd62250_0, v0xd61cb0_0, v0xd61fd0_0, v0xd62310_0, v0xd624c0_0, v0xd61df0_0, v0xd61d50_0, v0xd61f30_0, v0xd61e90_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xd23960;
T_9 ;
    %load/vec4 v0xd62070_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xd62070_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xd62070_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 137 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 138 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_9.1 ;
    %load/vec4 v0xd62070_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xd62070_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xd62070_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 139 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "g", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 140 "$display", "Hint: Output '%s' has no mismatches.", "g" {0 0 0};
T_9.3 ;
    %load/vec4 v0xd62070_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xd62070_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 142 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 143 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xd62070_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xd62070_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 144 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xd23960;
T_10 ;
    %wait E_0xd0ef90;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd62070_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd62070_0, 4, 32;
    %load/vec4 v0xd621b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xd62070_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 155 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd62070_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd62070_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd62070_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xd61df0_0;
    %load/vec4 v0xd61df0_0;
    %load/vec4 v0xd61d50_0;
    %xor;
    %load/vec4 v0xd61df0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xd62070_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 159 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd62070_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xd62070_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd62070_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xd61f30_0;
    %load/vec4 v0xd61f30_0;
    %load/vec4 v0xd61e90_0;
    %xor;
    %load/vec4 v0xd61f30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xd62070_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 162 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd62070_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xd62070_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd62070_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/2013_q2bfsm/2013_q2bfsm_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth5/machine/2013_q2bfsm/iter1/response0/top_module.sv";
