

================================================================
== Vivado HLS Report for 'sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config19_s'
================================================================
* Date:           Fri Jun 27 09:43:07 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.958 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1031|     1031| 5.155 us | 5.155 us |  1031|  1031|   none  |
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- SigmoidActLoop  |     1029|     1029|         7|          1|          1|  1024|    yes   |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    165|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        1|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|     75|    -|
|Register         |        0|      -|     149|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      0|     149|    272|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +------------------+------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory      |                                    Module                                    | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |sigmoid_table1_U  |sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config19_s_sigmoid_table1  |        1|  0|   0|    0|  1024|   10|     1|        10240|
    +------------------+------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total             |                                                                              |        1|  0|   0|    0|  1024|   10|     1|        10240|
    +------------------+------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln700_fu_179_p2               |     +    |      0|  0|  17|           1|          13|
    |add_ln91_fu_203_p2                |     +    |      0|  0|  17|          10|          13|
    |i_fu_129_p2                       |     +    |      0|  0|  13|          11|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state8_pp0_stage0_iter6  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln80_fu_123_p2               |   icmp   |      0|  0|  13|          11|          12|
    |icmp_ln850_fu_173_p2              |   icmp   |      0|  0|  18|          26|           5|
    |icmp_ln851_fu_157_p2              |   icmp   |      0|  0|  13|          10|           1|
    |icmp_ln94_fu_232_p2               |   icmp   |      0|  0|   9|           3|           1|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |or_ln92_fu_252_p2                 |    or    |      0|  0|   2|           1|           1|
    |select_ln850_fu_192_p3            |  select  |      0|  0|  13|           1|          13|
    |select_ln851_fu_185_p3            |  select  |      0|  0|  13|           1|          13|
    |select_ln92_1_fu_258_p3           |  select  |      0|  0|  10|           1|          10|
    |select_ln92_fu_244_p3             |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |xor_ln91_fu_208_p2                |    xor   |      0|  0|  11|          10|          11|
    |xor_ln92_fu_238_p2                |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 165|          95|         105|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter6  |   9|          2|    1|          2|
    |data_V_data_V_blk_n      |   9|          2|    1|          2|
    |i_0_reg_112              |   9|          2|   11|         22|
    |res_V_data_V_blk_n       |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  75|         16|   17|         36|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   3|   0|    3|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6      |   1|   0|    1|          0|
    |i_0_reg_112                  |  11|   0|   11|          0|
    |icmp_ln80_reg_274            |   1|   0|    1|          0|
    |icmp_ln851_reg_293           |   1|   0|    1|          0|
    |select_ln850_reg_298         |  13|   0|   13|          0|
    |select_ln92_1_reg_304        |  10|   0|   10|          0|
    |sigmoid_table1_load_reg_314  |  10|   0|   10|          0|
    |tmp_data_0_V_reg_283         |  16|   0|   16|          0|
    |tmp_s_reg_288                |  12|   0|   12|          0|
    |icmp_ln80_reg_274            |  64|  32|    1|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 149|  32|   86|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                          Source Object                         |    C Type    |
+-----------------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | sigmoid<array,array<ap_fixed<16,6,5,3,0>,1u>,sigmoid_config19> | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | sigmoid<array,array<ap_fixed<16,6,5,3,0>,1u>,sigmoid_config19> | return value |
|ap_start               |  in |    1| ap_ctrl_hs | sigmoid<array,array<ap_fixed<16,6,5,3,0>,1u>,sigmoid_config19> | return value |
|ap_done                | out |    1| ap_ctrl_hs | sigmoid<array,array<ap_fixed<16,6,5,3,0>,1u>,sigmoid_config19> | return value |
|ap_continue            |  in |    1| ap_ctrl_hs | sigmoid<array,array<ap_fixed<16,6,5,3,0>,1u>,sigmoid_config19> | return value |
|ap_idle                | out |    1| ap_ctrl_hs | sigmoid<array,array<ap_fixed<16,6,5,3,0>,1u>,sigmoid_config19> | return value |
|ap_ready               | out |    1| ap_ctrl_hs | sigmoid<array,array<ap_fixed<16,6,5,3,0>,1u>,sigmoid_config19> | return value |
|data_V_data_V_dout     |  in |   16|   ap_fifo  |                          data_V_data_V                         |    pointer   |
|data_V_data_V_empty_n  |  in |    1|   ap_fifo  |                          data_V_data_V                         |    pointer   |
|data_V_data_V_read     | out |    1|   ap_fifo  |                          data_V_data_V                         |    pointer   |
|res_V_data_V_din       | out |   16|   ap_fifo  |                          res_V_data_V                          |    pointer   |
|res_V_data_V_full_n    |  in |    1|   ap_fifo  |                          res_V_data_V                          |    pointer   |
|res_V_data_V_write     | out |    1|   ap_fifo  |                          res_V_data_V                          |    pointer   |
+-----------------------+-----+-----+------------+----------------------------------------------------------------+--------------+

