#-----------------------------------------------------------
# xsim v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Aug  9 21:04:36 2023
# Process ID: 24272
# Current directory: C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/poolMini/pool/Filter_pipeline/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/max_pool_1/xsim_script.tcl}
# Log file: C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/poolMini/pool/Filter_pipeline/sim/verilog/xsim.log
# Journal file: C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/poolMini/pool/Filter_pipeline/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/max_pool_1/xsim_script.tcl
# xsim {max_pool_1} -autoloadwcfg -tclbatch {max_pool_1.tcl}
Vivado Simulator 2020.1
Time resolution is 1 ps
source max_pool_1.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "180000"
// RTL Simulation : 1 / 1 [100.00%] @ "980000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 1140 ns : File "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/poolMini/pool/Filter_pipeline/sim/verilog/max_pool_1.autotb.v" Line 284
## quit
INFO: [Common 17-206] Exiting xsim at Wed Aug  9 21:04:40 2023...
