$date
	Sun Apr 14 17:28:58 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_add_sub $end
$var wire 4 ! w_sum [3:0] $end
$var wire 1 " w_cout $end
$var reg 4 # r_a [3:0] $end
$var reg 4 $ r_b [3:0] $end
$var reg 1 % r_s $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
b0 $
b0 #
0"
b0 !
$end
#10
1"
b11 !
1%
b1 $
b100 #
#20
0"
b110 !
b1101 $
b11 #
#30
1"
b11 !
b10 $
b101 #
#40
b111 !
b110 $
b1101 #
#50
b1 !
1"
b1100 $
#60
0"
b1011 !
0%
b101 $
b110 #
#70
b1100 !
b111 $
b101 #
#80
1"
b1 !
b10 $
b1111 #
#90
0"
b1101 !
b101 $
b1000 #
#100
1"
b0 !
1%
b1101 $
b1101 #
#110
0"
b1101 !
0%
b1010 $
b11 #
#120
b110 !
1%
b0 #
#130
1"
b11 !
b11 $
b110 #
#140
0"
b1000 !
b1011 $
b11 #
#150
b100 !
b1110 $
b10 #
#160
1"
b10 !
0%
b11 $
b1111 #
#170
b110 !
b1100 $
b1010 #
#180
b1011 !
0"
b1 $
#190
0"
b1111 !
1%
b1001 $
b1000 #
#200
b1100 !
0%
b110 $
b110 #
#210
1"
b10 !
1%
b1010 $
b1100 #
#220
0"
b1100 !
b101 $
b1 #
#230
1"
b101 !
0%
b1010 $
b1011 #
#240
1"
b100 !
1%
b1 $
b101 #
#250
0"
b110 !
b1100 $
b10 #
#260
1"
b111 !
b1000 $
b1111 #
#270
1"
b11 !
b1100 $
#280
b10 !
0%
b1001 $
b1001 #
#290
b1000 !
0"
b1 $
b111 #
#300
0"
b1110 !
b10 $
b1100 #
#310
1"
b100 !
b1101 $
b111 #
#320
1"
b1 !
1%
b1110 #
