`timescale 1ns / 1ps
/*
Copyright
All right reserved.
Module Name: rom_syn
Author  : Zichuan Liu, Yixing Li and Wenye Liu.
Description:
A synthesized ROM: ROM_DEP x ROM_WID
*/
module AD_W_ROM_18(
// inputs
clk,
en,
addr,
// outputs
dout
);
localparam ROM_WID = 153;
localparam ROM_DEP = 4;
localparam ROM_ADDR = 2;
// input definition
input clk;
input en;
input [ROM_ADDR-1:0] addr;
// output definition
output [ROM_WID-1:0] dout;
reg [ROM_WID-1:0] data;
always @(posedge clk)
begin
if (en) begin
case(addr)
		2'd0: data <= 153'b111111011101011100000000000101111011111111101111101000000011001101010000010010111001111111110000011101111111110110110011111111010111000011111111100111000;
		2'd1: data <= 153'b000000100110101100000000011010011000000000100100000111111001110001111111110001111110100000001100000001000000001111011111111111111111111000000000011111100;
		2'd2: data <= 153'b111111111010011100000000000110000100000000010101100000000000001010101111111110000010011111111011001100111111111111110010000000000010100100000000000110000;
		2'd3: data <= 153'b111111111110100100000000010111001000000000011111000000000001010001011111101100100110011111111110010001000000000000100010000001100110011000000000000110001;
		endcase
		end
	end
	assign dout = data;
endmodule
