<p>I am trying to be multiply the values in the line:</p>  <p>Q&lt;= unsigned(reg_output) or (unsigned(multiplicand) and unsigned(shifted_lsb)*"0010");</p>  <p>note: I know multiplicand is a std_logic_vector, I did this for comparison via the if's.</p>  <p>Everytime I compile I get the error: Illegal type conversion from ieee.std_logic_1164.STD_LOGIC to ieee.NUMERIC_STD.UNSIGNED (non-numeric to array).</p>  <p>here is my code below:</p>  <pre><code>library ieee; use ieee.std_logic_1164.all; use ieee.numeric_std.all;  entity shiftaddr is  port(  clk, clear : in std_logic;  multiplicand: in std_logic_vector(3 downto 0);  reg_output: in unsigned(7 downto 0);  shifted_lsb: in std_logic;  Q: out unsigned(7 downto 0) ); end shiftaddr;  architecture arch of shiftaddr is  signal temp: std_logic_vector(3 downto 0); begin   shift: process(clk,clear,multiplicand, shifted_lsb,reg_output) --Define a process and state the inputs   begin  if (clk = '0') then  Q &lt;= reg_output; end if;  if (clk = '1') then       if (multiplicand(0) = '1') then Q &lt;= (reg_output);     end if;      if (multiplicand(1) = '1') then      Q&lt;= unsigned(reg_output) or (unsigned(multiplicand) and unsigned(shifted_lsb)*"0010");     end if; end if;   end process; end arch; </code></pre>  <p>How do I go about fixing this? Thanks</p>