# Verilog Simulation Outputs (regenerate these)
*.vcd
*.vout
*.tv.out
*.out
*.log
*.lst

# Icarus Verilog / iverilog temp files
ivl*
vvp*

# VSCode / Editor
.vscode/settings.json
*.swp
*.swo

# OS generated
.DS_Store
Thumbs.db
.DS_Store?
._*
*.log

# Large binaries (keep program.hex)
*.raw
*.bin
build/
obj/
