pin,slack
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[109]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[109]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[109]:CLK,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[109]:D,11444
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[109]:EN,5842
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[109]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[109]:Q,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[109]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[109]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_45:A,3318
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_45:B,995847
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_45:C,995757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_45:D,2923
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_45:FCI,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_45:FCO,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[98]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[98]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[98]:CLK,3250
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[98]:D,11460
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[98]:EN,7018
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[98]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[98]:Q,3250
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[98]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[98]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_31:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_31:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[14]:A,5670
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[14]:B,5128
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[14]:C,7615
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[14]:D,7310
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[14]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[14]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[14]:Y,5128
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un25_fixed_config:A,10689
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un25_fixed_config:B,10582
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un25_fixed_config:Y,10582
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[1]:ALn,10489
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[1]:CLK,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[1]:D,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[1]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[1]:Q,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[5]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[5]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[5]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[5]:D,11375
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[5]:EN,6544
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[5]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[5]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[5]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[5]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_3[1]:A,2017
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_3[1]:B,1926
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_3[1]:C,1842
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_3[1]:D,537
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_3[1]:Y,537
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_45:A,3318
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_45:B,995847
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_45:C,995757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_45:D,2923
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_45:FCI,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_45:FCO,2855
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[1]:ALn,10489
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[1]:CLK,537
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[1]:D,12930
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[1]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[1]:Q,537
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[1]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_162:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_162:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_162:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_162:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_162:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[78]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[78]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[78]:CLK,3455
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[78]:D,11296
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[78]:EN,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[78]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[78]:Q,3455
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[78]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[78]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_26:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_26:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un7_psel_0_a2:A,5279
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un7_psel_0_a2:B,5100
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un7_psel_0_a2:C,4871
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un7_psel_0_a2:D,2933
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un7_psel_0_a2:Y,2933
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_46:A,7985
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_46:B,5762
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_46:C,9409
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_46:Y,5762
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_201:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_201:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_201:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_201:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_201:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[123]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[123]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[123]:CLK,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[123]:D,11431
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[123]:EN,5698
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[123]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[123]:Q,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[123]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[123]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[3]:A,2236
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[3]:B,3255
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[3]:C,5752
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[3]:D,5470
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[3]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[3]:Y,2236
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_sm_rx_byte_xhdl5_2[7]:A,11860
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_sm_rx_byte_xhdl5_2[7]:B,11839
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_sm_rx_byte_xhdl5_2[7]:Y,11839
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[12]:A,7818
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[12]:B,7636
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[12]:C,4716
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[12]:D,4567
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[12]:Y,4567
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[60]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[60]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[60]:CLK,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[60]:D,11399
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[60]:EN,5767
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[60]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[60]:Q,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[60]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[60]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_41:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_41:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_41:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_41:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_41:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_45:A,3318
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_45:B,995847
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_45:C,995757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_45:D,2923
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_45:FCI,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_45:FCO,2855
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_7:A,9142
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_7:B,9086
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_7:C,8998
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_7:D,8888
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_7:Y,8888
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[44]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[44]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[44]:CLK,3335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[44]:D,11399
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[44]:EN,5767
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[44]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[44]:Q,3335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[44]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[44]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_15:A,3534
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_15:B,3475
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_15:C,3385
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_15:D,3139
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_15:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_15:FCO,3105
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_80:A,5695
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_80:B,5242
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_80:C,5704
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_80:D,4628
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_80:Y,4628
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_21:A,3369
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_21:B,995898
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_21:C,995808
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_21:D,2974
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_21:FCI,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_21:FCO,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[93]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[93]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[93]:CLK,2957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[93]:D,11444
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[93]:EN,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[93]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[93]:Q,2957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[93]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[93]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_27:A,3551
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_27:B,3492
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_27:C,3402
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_27:D,3156
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_27:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_27:FCO,3105
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR[0],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR[1],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR[2],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR[3],2300
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR[4],2572
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR[5],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR[6],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR[7],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR[8],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR[9],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR_ARST_N,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR_CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR_EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR_LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR_SRST_N,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_BLK[0],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_BLK[1],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT[0],3166
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT[1],3042
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT[2],2300
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT[3],5258
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT[4],3063
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT[5],2973
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT[6],3196
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT[7],3175
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT_ARST_N,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT_CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT_EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT_LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT_SRST_N,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_WIDTH[0],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_WIDTH[1],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_WIDTH[2],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR[0],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR[1],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR[2],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR[3],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR[4],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR[5],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR[6],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR[7],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR[8],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR[9],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR_ARST_N,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR_CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR_EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR_LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR_SRST_N,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_BLK[0],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_BLK[1],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_DOUT_ARST_N,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_DOUT_CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_DOUT_EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_DOUT_LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_DOUT_SRST_N,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_WIDTH[0],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_WIDTH[1],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_WIDTH[2],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_ADDR[0],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_ADDR[1],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_ADDR[2],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_ADDR[3],10583
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_ADDR[4],10922
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_ADDR[5],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_ADDR[6],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_ADDR[7],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_ADDR[8],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_ADDR[9],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_ARST_N,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_BLK[0],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_BLK[1],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[0],11600
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[10],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[11],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[12],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[13],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[14],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[15],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[16],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[17],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[1],11488
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[2],11455
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[3],11621
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[4],11500
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[5],11494
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[6],11413
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[7],11415
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[8],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[9],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_WEN,6772
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_WIDTH[0],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_WIDTH[1],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_WIDTH[2],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:SII_LOCK,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_56:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_56:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_56:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_56:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_56:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_4:A,2300
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_4:B,4750
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_4:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_4:IPA,2300
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_4:IPB,4750
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_189:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_189:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_189:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_189:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[92]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[92]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[92]:CLK,3335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[92]:D,11399
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[92]:EN,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[92]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[92]:Q,3335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[92]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[92]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[108]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[108]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[108]:CLK,3335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[108]:D,11399
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[108]:EN,7018
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[108]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[108]:Q,3335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[108]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[108]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_m2_0[0]:A,4429
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_m2_0[0]:B,4212
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_m2_0[0]:C,4289
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_m2_0[0]:D,1874
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_m2_0[0]:Y,1874
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[7]:A,10291
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[7]:B,5608
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[7]:C,11796
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[7]:Y,5608
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_235:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_235:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_235:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_235:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_235:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_105:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_105:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_105:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_105:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_105:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[3]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[3]:CLK,9609
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[3]:D,12946
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[3]:EN,9232
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[3]:Q,9609
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un3_psel_0_a2:A,5698
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un3_psel_0_a2:B,7687
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un3_psel_0_a2:C,7348
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un3_psel_0_a2:Y,5698
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[52]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[52]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[52]:CLK,3360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[52]:D,11560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[52]:EN,5767
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[52]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[52]:Q,3360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[52]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[52]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[10]:A,5011
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[10]:B,4718
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[10]:C,8928
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[10]:D,8956
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[10]:Y,4718
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_8:A,10335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_8:B,2790
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_8:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_8:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_8:FCI,2646
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_8:FCO,2646
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[10]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[10]:B,996116
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[10]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[10]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[10]:FCI,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[10]:FCO,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[10]:S,996013
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_clock_int:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_clock_int:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_clock_int:CLK,7684
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_clock_int:D,10123
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_clock_int:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_clock_int:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_clock_int:Q,7684
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_clock_int:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_clock_int:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_1:A,3341
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_1:B,995827
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_1:C,995786
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_1:D,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_1:FCO,2890
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_249:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_249:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_249:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_249:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_249:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rxrdy_xhdl4:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rxrdy_xhdl4:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rxrdy_xhdl4:CLK,3048
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rxrdy_xhdl4:D,12930
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rxrdy_xhdl4:EN,11727
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rxrdy_xhdl4:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rxrdy_xhdl4:Q,3048
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rxrdy_xhdl4:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rxrdy_xhdl4:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_15:A,3379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_15:B,995873
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_15:C,995824
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_15:D,2928
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_15:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_15:FCO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[104]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[104]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[104]:CLK,3301
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[104]:D,11292
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[104]:EN,7018
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[104]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[104]:Q,3301
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[104]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[104]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[117]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[117]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[117]:CLK,2928
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[117]:D,11386
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[117]:EN,5842
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[117]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[117]:Q,2928
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[117]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[117]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_1:A,3500
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_1:B,3441
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_1:C,3351
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_1:D,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_1:FCO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[11]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[11]:ALn,3493
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[11]:CLK,2841
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[11]:D,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[11]:EN,2865
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[11]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[11]:Q,2841
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[11]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[11]:SLn,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK0,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK0_PAD,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK1,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK1_PAD,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK2,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK2_PAD,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK3,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK3_PAD,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL1,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GPD0_ARST_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GPD1_ARST_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GPD2_ARST_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GPD3_ARST_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:LOCK,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX0_ARST_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX0_HOLD_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX0_SEL,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX1_ARST_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX1_HOLD_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX1_SEL,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX2_ARST_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX2_HOLD_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX2_SEL,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX3_ARST_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX3_HOLD_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX3_SEL,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PADDR[2],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PADDR[3],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PADDR[4],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PADDR[5],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PADDR[6],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PADDR[7],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PCLK,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PENABLE,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PLL_ARST_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PLL_BYPASS_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PLL_POWERDOWN_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PRESET_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PSEL,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[0],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[1],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[2],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[3],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[4],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[5],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[6],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[7],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWRITE,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:RCOSC_1MHZ,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:RCOSC_25_50MHZ,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:XTLOSC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_33:A,3335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_33:B,995864
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_33:C,995774
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_33:D,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_33:FCI,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_33:FCO,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_21_FCINST1:CO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_21_FCINST1:FCI,2890
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_137:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_137:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_137:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_137:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_137:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[3]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[3]:CLK,11641
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[3]:D,10511
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[3]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[3]:Q,11641
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_3:A,10250
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_3:B,2705
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_3:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_3:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_3:FCI,2646
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_3:FCO,2646
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[80]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[80]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[80]:CLK,3474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[80]:D,11400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[80]:EN,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[80]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[80]:Q,3474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[80]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[80]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[8]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[8]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[8]:CLK,3287
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[8]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[8]:EN,2406
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[8]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[8]:Q,3287
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[8]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[8]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[98]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[98]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[98]:CLK,3341
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[98]:D,11460
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[98]:EN,5842
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[98]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[98]:Q,3341
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[98]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[98]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[14]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[14]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[14]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[14]:D,11512
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[14]:EN,7109
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[14]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[14]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[14]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[14]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[13]:A,5305
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[13]:B,4783
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[13]:C,7240
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[13]:D,6935
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[13]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[13]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[13]:Y,4783
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_neg_7_iv_i[0]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_neg_7_iv_i[0]:B,11793
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_neg_7_iv_i[0]:C,10666
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_neg_7_iv_i[0]:D,10206
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_neg_7_iv_i[0]:Y,10206
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_176:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_176:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_176:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_176:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_176:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[4]:A,3653
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[4]:B,4698
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[4]:C,7155
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[4]:D,6850
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[4]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[4]:Y,3653
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[121]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[121]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[121]:CLK,2923
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[121]:D,11353
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[121]:EN,5698
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[121]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[121]:Q,2923
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[121]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[121]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[7]:A,4884
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[7]:B,5929
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[7]:C,8386
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[7]:D,8081
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[7]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[7]:Y,4884
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_RNO_4[3]:A,6789
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_RNO_4[3]:B,6859
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_RNO_4[3]:C,3655
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_RNO_4[3]:D,2239
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_RNO_4[3]:Y,2239
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_198:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_198:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_198:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_198:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_198:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_xhdl2:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_xhdl2:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_xhdl2:CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_xhdl2:D,8089
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_xhdl2:EN,10342
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_xhdl2:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_xhdl2:Q,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_xhdl2:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_xhdl2:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_27:A,3551
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_27:B,3492
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_27:C,3402
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_27:D,3156
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_27:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_27:FCO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[24]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[24]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[24]:CLK,3301
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[24]:D,11292
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[24]:EN,5995
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[24]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[24]:Q,3301
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[24]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[24]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[13]:A,4932
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[13]:B,5977
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[13]:C,8434
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[13]:D,8129
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[13]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[13]:Y,4932
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_99:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_99:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_99:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_99:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_99:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[6]:A,3254
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[6]:B,996212
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[6]:Y,3254
SF2_MSS_sys_sb_0/OR3_1/U0:A,2987
SF2_MSS_sys_sb_0/OR3_1/U0:B,4063
SF2_MSS_sys_sb_0/OR3_1/U0:C,4010
SF2_MSS_sys_sb_0/OR3_1/U0:Y,2987
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_15:A,3379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_15:B,995873
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_15:C,995824
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_15:D,2928
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_15:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_15:FCO,2890
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_149:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_149:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_149:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_149:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_149:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[50]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[50]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[50]:CLK,3250
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[50]:D,11460
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[50]:EN,5767
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[50]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[50]:Q,3250
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[50]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[50]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[0]:A,3254
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[0]:B,997534
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[0]:Y,3254
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2:CLK,2987
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2:D,7008
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2:EN,6733
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2:Q,2987
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[6]:A,4965
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[6]:B,6009
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[6]:C,8467
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[6]:D,8162
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[6]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[6]:Y,4965
PWM_obuf[4]/U0/U_IOENFF:A,
PWM_obuf[4]/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[10]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[10]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[10]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[10]:D,11431
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[10]:EN,7109
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[10]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[10]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[10]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[10]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_RNO[0]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_RNO[0]:B,11793
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_RNO[0]:C,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_RNO[0]:D,10206
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_RNO[0]:Y,10206
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[5]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[5]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[5]:CLK,2052
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[5]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[5]:EN,2406
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[5]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[5]:Q,2052
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[5]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[5]:SLn,
PWM_obuf[0]/U0/U_IOPAD:D,
PWM_obuf[0]/U0/U_IOPAD:E,
PWM_obuf[0]/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_264:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_264:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_264:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_264:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_264:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_264:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[75]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[75]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[75]:CLK,2985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[75]:D,11431
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[75]:EN,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[75]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[75]:Q,2985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[75]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[75]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0[3]:A,5053
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0[3]:B,4962
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0[3]:C,2827
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0[3]:D,2239
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0[3]:Y,2239
PWM_obuf[6]/U0/U_IOPAD:D,
PWM_obuf[6]/U0/U_IOPAD:E,
PWM_obuf[6]/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_89:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_89:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_89:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_89:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_89:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/overflow_xhdl1_1_sqmuxa_i:A,7031
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/overflow_xhdl1_1_sqmuxa_i:B,11727
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/overflow_xhdl1_1_sqmuxa_i:C,11466
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/overflow_xhdl1_1_sqmuxa_i:Y,7031
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[5]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[5]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[5]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[5]:D,11375
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[5]:EN,7109
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[5]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[5]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[5]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[5]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[0]:A,2845
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[0]:B,2303
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[0]:C,4790
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[0]:D,4485
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[0]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[0]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[0]:Y,2303
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un43_fixed_config:A,10680
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un43_fixed_config:B,10582
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un43_fixed_config:Y,10582
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_21:A,3619
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_21:B,3560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_21:C,3470
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_21:D,3224
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_21:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_21:FCO,3105
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_219:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_219:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_219:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_219:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_219:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[0]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[0]:CLK,7154
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[0]:D,9379
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[0]:Q,7154
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[0]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_207:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_207:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_207:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_207:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_207:IPB,
GPIO_IN_ibuf[1]/U0/U_IOINFF:A,
GPIO_IN_ibuf[1]/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_21_FCINST1:CO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_21_FCINST1:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[2]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[2]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[2]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[2]:D,11403
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[2]:EN,6544
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[2]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[2]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[2]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[2]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_47:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_47:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_47:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_47:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_1:A,10216
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_1:B,2671
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_1:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_1:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_1:FCI,2646
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_1:FCO,2646
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[1]:A,11852
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[1]:B,11804
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[1]:C,9379
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[1]:D,10216
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[1]:Y,9379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[11]:A,5083
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[11]:B,4992
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[11]:C,7762
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[11]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[11]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[11]:Y,4992
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_68:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_68:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_68:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_68:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_68:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_33:A,3585
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_33:B,3526
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_33:C,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_33:D,3190
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_33:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_33:FCO,3105
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_156:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_156:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_156:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_156:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_286:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_286:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_286:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_286:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_286:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[11]:A,5083
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[11]:B,6128
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[11]:C,8585
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[11]:D,8280
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[11]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[11]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[11]:Y,5083
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_8:A,9331
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_8:B,4862
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_8:C,4778
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_8:D,4224
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_8:Y,4224
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_27:A,3301
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_27:B,995830
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_27:C,995740
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_27:D,2906
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_27:FCI,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_27:FCO,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_9:A,3360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_9:B,995854
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_9:C,995805
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_9:D,2909
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_9:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_9:FCO,2890
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[6]:A,10296
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[6]:B,5884
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[6]:C,11780
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[6]:Y,5884
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[13]:A,10670
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[13]:B,10579
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[13]:C,6136
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[13]:D,5355
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[13]:Y,5355
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[13]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[13]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[13]:CLK,2204
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[13]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[13]:EN,2406
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[13]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[13]:Q,2204
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[13]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[13]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[9]:A,5272
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[9]:B,4750
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[9]:C,7207
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[9]:D,6902
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[9]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[9]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[9]:Y,4750
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[6]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[6]:ALn,10489
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[6]:CLK,554
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[6]:D,5884
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[6]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[6]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[6]:Q,554
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[6]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[6]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_52:A,8106
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_52:B,7898
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_52:C,3584
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_52:D,4743
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_52:Y,3584
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_4:A,3219
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_4:B,995694
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_4:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_4:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_4:FCI,3151
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_4:FCO,3151
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_119:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_119:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_119:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_119:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_21:A,3474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_21:B,995968
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_21:C,995919
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_21:D,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_21:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_21:FCO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[77]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[77]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[77]:CLK,2957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[77]:D,11444
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[77]:EN,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[77]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[77]:Q,2957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[77]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[77]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_21:A,3619
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_21:B,3560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_21:C,3470
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_21:D,3224
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_21:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_21:FCO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[95]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[95]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[95]:CLK,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[95]:D,11512
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[95]:EN,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[95]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[95]:Q,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[95]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[95]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[34]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[34]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[34]:CLK,3341
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[34]:D,11460
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[34]:EN,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[34]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[34]:Q,3341
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[34]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[34]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[59]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[59]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[59]:CLK,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[59]:D,11431
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[59]:EN,5767
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[59]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[59]:Q,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[59]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[59]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_15:A,3534
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_15:B,3475
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_15:C,3385
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_15:D,3139
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_15:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_15:FCO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[73]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[73]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[73]:CLK,2966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[73]:D,11353
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[73]:EN,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[73]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[73]:Q,2966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[73]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[73]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_parity_err_xhdl2_0_sqmuxa_0_a2:A,10627
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_parity_err_xhdl2_0_sqmuxa_0_a2:B,10497
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_parity_err_xhdl2_0_sqmuxa_0_a2:C,9193
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_parity_err_xhdl2_0_sqmuxa_0_a2:D,7990
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_parity_err_xhdl2_0_sqmuxa_0_a2:Y,7990
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GPOUT_GPIO_OUT_i_1[0]:A,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GPOUT_GPIO_OUT_i_1[0]:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GPOUT_GPIO_OUT_i_1[0]:Y,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_16:A,7307
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_16:B,7119
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_16:C,7016
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_16:Y,7016
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_45:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_45:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_45:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_45:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_45:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_27:A,3551
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_27:B,3492
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_27:C,3402
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_27:D,3156
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_27:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_27:FCO,3105
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_full_int:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_full_int:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_full_int:CLK,11601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_full_int:D,8158
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_full_int:EN,6754
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_full_int:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_full_int:Q,11601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_full_int:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_full_int:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[15]:A,5578
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[15]:B,5036
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[15]:C,7516
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[15]:D,7211
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[15]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[15]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[15]:Y,5036
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_30_i:A,3783
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_30_i:B,1957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_30_i:Y,1957
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_126:A,417
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_126:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_126:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_126:IPA,417
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_126:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[28]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[28]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[28]:CLK,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[28]:D,11399
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[28]:EN,7018
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[28]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[28]:Q,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[28]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[28]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[12]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[12]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[12]:CLK,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[12]:D,11399
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[12]:EN,6660
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[12]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[12]:Q,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[12]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[12]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_64:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_64:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_64:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_64:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_64:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_15:A,3284
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_15:B,995813
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_15:C,995723
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_15:D,2889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_15:FCI,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_15:FCO,2855
PWM_obuf[3]/U0/U_IOPAD:D,
PWM_obuf[3]/U0/U_IOPAD:E,
PWM_obuf[3]/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_246:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_246:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_246:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_246:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_246:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[5]:A,10374
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[5]:B,5884
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[5]:C,11788
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[5]:Y,5884
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[9]:A,996253
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[9]:B,3156
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[9]:Y,3156
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[4]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[4]:ALn,3493
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[4]:CLK,2482
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[4]:D,3254
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[4]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[4]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[4]:Q,2482
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[4]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[4]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[12]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[12]:ALn,3493
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[12]:CLK,2618
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[12]:D,3156
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[12]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[12]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[12]:Q,2618
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[12]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[12]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNI4IEV1:A,3516
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNI4IEV1:B,8312
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNI4IEV1:C,3042
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNI4IEV1:D,3395
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNI4IEV1:Y,3042
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_45:A,3318
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_45:B,995847
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_45:C,995757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_45:D,2923
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_45:FCI,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_45:FCO,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[2]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[2]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[2]:CLK,1995
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[2]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[2]:EN,2406
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[2]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[2]:Q,1995
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[2]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[0]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[0]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[0]:CLK,1957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[0]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[0]:EN,2406
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[0]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[0]:Q,1957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[0]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[0]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_279:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_279:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_279:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_279:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_279:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_1:A,3250
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_1:B,995771
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_1:C,995689
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_1:D,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_1:FCO,2855
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_0:CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_0:IPCLKn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[11]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[11]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[11]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[11]:D,11399
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[11]:EN,6544
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[11]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[11]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[11]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[11]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_21:A,3474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_21:B,995968
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_21:C,995919
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_21:D,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_21:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_21:FCO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[45]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[45]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[45]:CLK,2957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[45]:D,11444
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[45]:EN,5767
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[45]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[45]:Q,2957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[45]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[45]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_0:A,1957
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_0:B,2406
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_0:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_0:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_0:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_0:FCO,1957
SPI_0_SS0_M2F_obuf/U0/U_IOOUTFF:A,
SPI_0_SS0_M2F_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_23:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_42:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_42:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_42:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_42:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_42:IPB,
GPIO_OUT_obuf[2]/U0/U_IOOUTFF:A,
GPIO_OUT_obuf[2]/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_xhdl2_RNO:A,11810
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_xhdl2_RNO:B,11711
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_xhdl2_RNO:C,10342
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_xhdl2_RNO:Y,10342
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[8]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[8]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[8]:CLK,8816
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[8]:D,8669
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[8]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[8]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[8]:Q,8816
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[8]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[8]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_21:A,3369
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_21:B,995898
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_21:C,995808
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_21:D,2974
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_21:FCI,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_21:FCO,2855
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_RNI97001:A,5487
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_RNI97001:B,4750
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_RNI97001:C,6915
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_RNI97001:D,5322
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_RNI97001:Y,4750
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[93]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[93]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[93]:CLK,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[93]:D,11444
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[93]:EN,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[93]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[93]:Q,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[93]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[93]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_27:A,3398
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_27:B,995892
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_27:C,995843
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_27:D,2947
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_27:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_27:FCO,2890
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_238:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_238:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_238:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_238:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_238:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[0]:ALn,10489
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[0]:CLK,10680
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[0]:D,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[0]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[0]:Q,10680
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[0]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_63:A,5851
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_63:B,5755
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_63:C,9340
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_63:Y,5755
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_9:A,3360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_9:B,995854
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_9:C,995805
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_9:D,2909
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_9:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_9:FCO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_15_FCINST1:CO,3151
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_15_FCINST1:FCI,3151
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[0]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[0]:ALn,3493
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[0]:CLK,2646
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[0]:D,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[0]:EN,2865
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[0]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[0]:Q,2646
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[0]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[0]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[0]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[0]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[0]:D,11458
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[0]:EN,7890
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[0]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un9_psel_0_a2:A,5909
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un9_psel_0_a2:B,5387
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un9_psel_0_a2:C,4729
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un9_psel_0_a2:Y,4729
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[8]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[8]:B,996078
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[8]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[8]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[8]:FCI,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[8]:FCO,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[8]:S,996051
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_61:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_61:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_61:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_61:IPA,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[3]:A,10559
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[3]:B,5608
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[3]:C,11734
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[3]:Y,5608
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_45:A,3568
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_45:B,3509
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_45:C,3419
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_45:D,3173
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_45:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_45:FCO,3105
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_216:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_216:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_216:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_216:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_216:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_216:IPC,
PWM_obuf[0]/U0/U_IOOUTFF:A,
PWM_obuf[0]/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_2:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_2:ALn,10489
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_2:CLK,6422
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_2:D,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_2:EN,6598
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_2:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_2:Q,6422
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_2:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_2:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_179:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_179:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_179:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_179:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIMMTFA[9]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIMMTFA[9]:B,11669
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIMMTFA[9]:C,8754
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIMMTFA[9]:D,11312
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIMMTFA[9]:FCI,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIMMTFA[9]:FCO,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIMMTFA[9]:S,8652
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[37]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[37]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[37]:CLK,2889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[37]:D,11386
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[37]:EN,5767
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[37]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[37]:Q,2889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[37]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[37]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_15_FCINST1:CO,1957
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_15_FCINST1:FCI,1957
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_11:B,10922
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_11:C,10583
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_11:IPB,10922
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_11:IPC,10583
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_134:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_134:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_134:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_134:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_6:A,3002
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_6:B,4699
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_6:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_6:IPA,3002
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_6:IPB,4699
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_259:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_259:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_259:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_259:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_259:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_26:A,5634
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_26:B,4500
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_26:C,10541
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_26:D,5486
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_26:Y,4500
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[0]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[0]:CLK,10507
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[0]:D,11691
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[0]:Q,10507
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[11]:A,4992
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[11]:B,6037
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[11]:C,8494
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[11]:D,8189
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[11]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[11]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[11]:Y,4992
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[0]:ALn,10489
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[0]:CLK,8634
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[0]:D,11458
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[0]:EN,6924
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[0]:Q,8634
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[0]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_par_calc_rx_parity_calc_1:A,9571
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_par_calc_rx_parity_calc_1:B,10729
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_par_calc_rx_parity_calc_1:Y,9571
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_7_0_a2:A,9631
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_7_0_a2:B,9095
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_7_0_a2:C,5767
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_7_0_a2:Y,5767
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[4]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[4]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[4]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[4]:D,11386
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[4]:EN,7109
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[4]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[4]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[4]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[4]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[25]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[25]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[25]:CLK,2923
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[25]:D,11353
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[25]:EN,5995
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[25]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[25]:Q,2923
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[25]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[25]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[125]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[125]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[125]:CLK,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[125]:D,11444
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[125]:EN,5842
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[125]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[125]:Q,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[125]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[125]:SLn,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_0:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_0:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_0:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_0:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_0:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[25]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[25]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[25]:CLK,2966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[25]:D,11353
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[25]:EN,7018
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[25]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[25]:Q,2966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[25]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[25]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[11]:A,4699
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[11]:B,5718
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[11]:C,8215
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[11]:D,7915
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[11]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[11]:Y,4699
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_76:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_76:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_76:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_76:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_76:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_230:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_230:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_230:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_230:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_230:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[1]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[1]:CLK,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[1]:D,10726
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[1]:EN,10198
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[1]:Q,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[1]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_55:A,9295
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_55:B,7636
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_55:C,6303
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_55:D,5359
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_55:Y,5359
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_285:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_285:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_285:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_285:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_285:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/make_last_bit_un30_baud_clock_0_a4:A,8332
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/make_last_bit_un30_baud_clock_0_a4:B,10714
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/make_last_bit_un30_baud_clock_0_a4:Y,8332
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[4]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[4]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[4]:CLK,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[4]:D,10726
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[4]:EN,10198
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[4]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[4]:Q,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[4]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[4]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_39:A,3352
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_39:B,995881
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_39:C,995791
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_39:D,2957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_39:FCI,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_39:FCO,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[11]:A,5390
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[11]:B,4848
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[11]:C,7335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[11]:D,7030
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[11]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[11]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[11]:Y,4848
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_2_RNIPQ2B1:A,4034
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_2_RNIPQ2B1:B,2750
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_2_RNIPQ2B1:C,6422
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_2_RNIPQ2B1:D,4200
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_2_RNIPQ2B1:Y,2750
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[0]:A,10726
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[0]:B,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[0]:Y,10726
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[2]:A,5010
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[2]:B,6048
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[2]:C,8512
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[2]:D,8207
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[2]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[2]:Y,5010
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_69:A,5849
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_69:B,5138
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_69:C,5085
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_69:Y,5085
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_187:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_187:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_187:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_187:IPA,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_parity_err_xhdl2_0_sqmuxa_1_0_a2:A,10689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_parity_err_xhdl2_0_sqmuxa_1_0_a2:B,10570
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_parity_err_xhdl2_0_sqmuxa_1_0_a2:C,9246
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_parity_err_xhdl2_0_sqmuxa_1_0_a2:D,8043
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_parity_err_xhdl2_0_sqmuxa_1_0_a2:Y,8043
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[2]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[2]:CLK,8435
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[2]:D,7772
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[2]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[2]:Q,8435
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[6]:A,9361
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[6]:B,9270
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[6]:C,4282
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[6]:D,4046
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[6]:Y,4046
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNI7ELE1[1]:A,7537
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNI7ELE1[1]:B,7489
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNI7ELE1[1]:C,2777
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNI7ELE1[1]:D,7244
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNI7ELE1[1]:Y,2777
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[80]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[80]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[80]:CLK,3369
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[80]:D,11400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[80]:EN,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[80]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[80]:Q,3369
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[80]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[80]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_159:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_159:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_159:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_159:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_159:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_9:A,3517
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_9:B,3458
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_9:C,3368
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_9:D,3122
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_9:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_9:FCO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_39:A,3602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_39:B,3543
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_39:C,3453
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_39:D,3207
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_39:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_39:FCO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_9:A,3360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_9:B,995854
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_9:C,995805
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_9:D,2909
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_9:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_9:FCO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[125]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[125]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[125]:CLK,2957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[125]:D,11444
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[125]:EN,5698
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[125]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[125]:Q,2957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[125]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[125]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_229:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_229:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_229:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_229:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_229:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_229:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/stop_strobe_i:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/stop_strobe_i:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/stop_strobe_i:CLK,11727
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/stop_strobe_i:D,10621
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/stop_strobe_i:EN,12625
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/stop_strobe_i:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/stop_strobe_i:Q,11727
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/stop_strobe_i:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/stop_strobe_i:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[121]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[121]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[121]:CLK,2966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[121]:D,11353
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[121]:EN,5842
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[121]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[121]:Q,2966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[121]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[121]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_3_0_a2:A,10141
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_3_0_a2:B,9540
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_3_0_a2:C,5698
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_3_0_a2:D,8940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_3_0_a2:Y,5698
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0[0]:A,9472
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0[0]:B,7318
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0[0]:C,6805
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0[0]:Y,6805
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[3]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[3]:ALn,3493
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[3]:CLK,2705
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[3]:D,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[3]:EN,2865
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[3]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[3]:Q,2705
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[3]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[3]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[1]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[1]:CLK,8382
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[1]:D,7684
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[1]:Q,8382
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[13]:A,5709
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[13]:B,5167
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[13]:C,7654
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[13]:D,7349
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[13]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[13]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[13]:Y,5167
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_6_0_a2_0_1:A,8993
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_6_0_a2_0_1:B,8542
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_6_0_a2_0_1:C,8979
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_6_0_a2_0_1:D,7925
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_6_0_a2_0_1:Y,7925
SF2_MSS_sys_sb_0/CoreGPIO_0/g0_12:A,2777
SF2_MSS_sys_sb_0/CoreGPIO_0/g0_12:B,3723
SF2_MSS_sys_sb_0/CoreGPIO_0/g0_12:C,3618
SF2_MSS_sys_sb_0/CoreGPIO_0/g0_12:D,3547
SF2_MSS_sys_sb_0/CoreGPIO_0/g0_12:Y,2777
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[4]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[4]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[4]:CLK,9409
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[4]:D,11386
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[4]:EN,6934
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[4]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[4]:Q,9409
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[4]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[4]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_1:A,3341
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_1:B,995827
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_1:C,995786
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_1:D,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_1:FCO,2890
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_17:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_17:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_17:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_17:IPB,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_17:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0[1]:A,9472
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0[1]:B,7318
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0[1]:C,6805
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0[1]:Y,6805
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[23]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[23]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[23]:CLK,2947
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[23]:D,11297
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[23]:EN,7018
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[23]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[23]:Q,2947
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[23]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[23]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[8]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[8]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[8]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[8]:D,11353
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[8]:EN,7109
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[8]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[8]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[8]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[8]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_245:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_245:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_245:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_245:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_245:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_193:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_193:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_193:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_193:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_193:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_193:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_s2_0_a2:A,10729
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_s2_0_a2:B,10666
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_s2_0_a2:Y,10666
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[67]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[67]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[67]:CLK,2909
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[67]:D,11403
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[67]:EN,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[67]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[67]:Q,2909
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[67]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[67]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_67:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_67:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_67:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_67:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_67:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_33:A,3585
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_33:B,3526
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_33:C,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_33:D,3190
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_33:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_33:FCO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_3:A,3202
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_3:B,995677
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_3:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_3:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_3:FCI,3151
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_3:FCO,3151
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[3]:A,2354
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[3]:B,3373
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[3]:C,5870
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[3]:D,5576
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[3]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[3]:Y,2354
PWM_obuf[1]/U0/U_IOOUTFF:A,
PWM_obuf[1]/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[3]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[3]:CLK,9503
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[3]:D,11560
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[3]:EN,6867
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[3]:Q,9503
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_15:A,3379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_15:B,995873
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_15:C,995824
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_15:D,2928
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_15:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_15:FCO,2890
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_276:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_276:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_276:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_276:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_276:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_276:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_30:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_30:IPC,
PWM_obuf[6]/U0/U_IOENFF:A,
PWM_obuf[6]/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[11]:A,7950
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[11]:B,7768
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[11]:C,4848
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[11]:D,4699
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[11]:Y,4699
GPIO_OUT_obuf[2]/U0/U_IOENFF:A,
GPIO_OUT_obuf[2]/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_33:A,3345
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_33:B,995997
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_33:C,995907
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_33:D,2950
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_33:FCI,2865
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_33:FCO,2865
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_108_3:A,8270
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_108_3:B,7154
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_108_3:C,10550
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_108_3:D,9227
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_108_3:Y,7154
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[5]:A,4126
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[5]:B,3584
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[5]:C,6071
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[5]:D,5766
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[5]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[5]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[5]:Y,3584
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_147:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_147:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_147:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_147:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_147:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_129:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_129:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_129:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_129:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_129:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[1]:A,5338
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[1]:B,4796
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[1]:C,7282
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[1]:D,6977
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[1]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[1]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[1]:Y,4796
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[66]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[66]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[66]:CLK,3341
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[66]:D,11460
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[66]:EN,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[66]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[66]:Q,3341
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[66]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[66]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_RNO_0[1]:A,10676
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_RNO_0[1]:B,10738
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_RNO_0[1]:Y,10676
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_3:A,11945
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_3:B,11855
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_3:C,11796
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_3:Y,11796
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[8]:A,996272
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[8]:B,3156
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[8]:Y,3156
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_a3[1]:A,11875
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_a3[1]:B,11839
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_a3[1]:Y,11839
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[32]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[32]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[32]:CLK,3474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[32]:D,11400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[32]:EN,7018
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[32]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[32]:Q,3474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[32]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[32]:SLn,
GPIO_IN_ibuf[0]/U0/U_IOINFF:A,
GPIO_IN_ibuf[0]/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_19:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_19:C,11415
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_19:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_19:IPC,11415
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un7_psel_0_a2_0:A,3461
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un7_psel_0_a2_0:B,2415
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un7_psel_0_a2_0:C,2780
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un7_psel_0_a2_0:Y,2415
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[89]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[89]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[89]:CLK,2923
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[89]:D,11353
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[89]:EN,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[89]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[89]:Q,2923
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[89]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[89]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_45:A,3568
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_45:B,3509
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_45:C,3419
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_45:D,3173
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_45:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_45:FCO,3105
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[4]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[4]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[4]:CLK,11796
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[4]:D,11839
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[4]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[4]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[4]:Q,11796
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[4]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[4]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[13]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[13]:B,996394
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[13]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[13]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[13]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[13]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[13]:S,996177
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[6]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[6]:ALn,10489
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[6]:CLK,673
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[6]:D,5608
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[6]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[6]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[6]:Q,673
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[6]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[6]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[87]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[87]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[87]:CLK,2947
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[87]:D,11297
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[87]:EN,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[87]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[87]:Q,2947
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[87]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[87]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[1]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[1]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[1]:CLK,3783
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[1]:D,11458
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[1]:EN,6721
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[1]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[1]:Q,3783
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[1]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[1]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[5]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[5]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[5]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[5]:D,11375
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[5]:EN,7890
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[5]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[5]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[5]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[5]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_88:A,4637
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_88:B,4701
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_88:Y,4637
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[2]:A,5551
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[2]:B,5010
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[2]:C,7486
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[2]:D,7181
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[2]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[2]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[2]:Y,5010
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_7:A,3270
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_7:B,995745
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_7:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_7:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_7:FCI,3151
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_7:FCO,3151
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[0]:A,11852
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[0]:B,10429
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[0]:C,9379
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[0]:Y,9379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[6]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[6]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[6]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[6]:D,11297
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[6]:EN,6544
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[6]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[6]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[6]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[6]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[8]:A,4714
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[8]:B,5733
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[8]:C,8230
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[8]:D,7945
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[8]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[8]:Y,4714
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_54:A,9452
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_54:B,9361
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_54:C,4373
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_54:D,4798
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_54:Y,4373
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_65:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_65:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_65:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_65:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_65:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[6]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[6]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[6]:CLK,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[6]:D,8703
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[6]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[6]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[6]:Q,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[6]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[6]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_RNIP3001:A,5455
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_RNIP3001:B,4718
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_RNIP3001:C,6891
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_RNIP3001:D,5290
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_RNIP3001:Y,4718
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_256:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_256:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_256:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_256:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_256:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_215:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_215:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_215:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_215:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_215:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m8:A,9456
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m8:B,9358
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m8:C,9307
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m8:D,9227
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m8:Y,9227
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[14]:A,5579
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[14]:B,5037
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[14]:C,7524
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[14]:D,7219
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[14]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[14]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[14]:Y,5037
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[1]:ALn,10489
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[1]:CLK,8551
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[1]:D,11460
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[1]:EN,6874
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[1]:Q,8551
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_15:A,3284
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_15:B,995813
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_15:C,995723
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_15:D,2889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_15:FCI,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_15:FCO,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[86]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[86]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[86]:CLK,3379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[86]:D,11375
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[86]:EN,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[86]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[86]:Q,3379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[86]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[86]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[69]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[69]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[69]:CLK,2928
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[69]:D,11386
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[69]:EN,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[69]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[69]:Q,2928
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[69]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[69]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_10:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_10:B,4743
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_10:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_10:IPB,4743
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_pulse:A,9281
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_pulse:B,9391
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_pulse:Y,9281
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_27:A,3301
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_27:B,995830
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_27:C,995740
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_27:D,2906
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_27:FCI,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_27:FCO,2855
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[2]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[2]:ALn,10489
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[2]:CLK,10680
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[2]:D,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[2]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[2]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[2]:Q,10680
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[2]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[94]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[94]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[94]:CLK,3352
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[94]:D,11296
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[94]:EN,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[94]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[94]:Q,3352
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[94]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[94]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[7]:A,996291
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[7]:B,3156
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[7]:Y,3156
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_117:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_117:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_117:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_117:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_117:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[8]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[8]:ALn,3493
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[8]:CLK,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[8]:D,1985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[8]:EN,1957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[8]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[8]:Q,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[8]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[8]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un15_fixed_config_0_a2_RNIG0QQ:A,3688
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un15_fixed_config_0_a2_RNIG0QQ:B,6663
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un15_fixed_config_0_a2_RNIG0QQ:C,3445
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un15_fixed_config_0_a2_RNIG0QQ:D,3410
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un15_fixed_config_0_a2_RNIG0QQ:Y,3410
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[7]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[7]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[7]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[7]:D,11292
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[7]:EN,7109
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[7]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[7]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[7]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[7]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[0]:A,2303
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[0]:B,3348
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[0]:C,5805
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[0]:D,5500
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[0]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[0]:Y,2303
PWM_obuf[3]/U0/U_IOOUTFF:A,
PWM_obuf[3]/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[5]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[5]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[5]:CLK,11855
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[5]:D,12946
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[5]:EN,9232
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[5]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[5]:Q,11855
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[5]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[5]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[123]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[123]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[123]:CLK,2985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[123]:D,11431
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[123]:EN,5842
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[123]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[123]:Q,2985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[123]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[123]:SLn,
SF2_MSS_sys_sb_0/SYSRESET_POR/IP_INTERFACE_0:A,
SF2_MSS_sys_sb_0/SYSRESET_POR/IP_INTERFACE_0:B,
SF2_MSS_sys_sb_0/SYSRESET_POR/IP_INTERFACE_0:C,
SF2_MSS_sys_sb_0/SYSRESET_POR/IP_INTERFACE_0:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[4]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[4]:ALn,3493
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[4]:CLK,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[4]:D,1985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[4]:EN,1957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[4]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[4]:Q,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[4]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[4]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[117]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[117]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[117]:CLK,2889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[117]:D,11386
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[117]:EN,5698
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[117]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[117]:Q,2889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[117]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[117]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[7]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[7]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[7]:CLK,10626
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[7]:D,7885
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[7]:EN,8034
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[7]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[7]:Q,10626
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[7]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[7]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[41]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[41]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[41]:CLK,2966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[41]:D,11353
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[41]:EN,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[41]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[41]:Q,2966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[41]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[41]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[58]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[58]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[58]:CLK,3318
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[58]:D,11376
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[58]:EN,5767
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[58]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[58]:Q,3318
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[58]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[58]:SLn,
SPI_0_DI_F2M_ibuf/U0/U_IOPAD:PAD,
SPI_0_DI_F2M_ibuf/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[46]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[46]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[46]:CLK,3352
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[46]:D,11296
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[46]:EN,5767
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[46]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[46]:Q,3352
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[46]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[46]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_15:A,3284
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_15:B,995813
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_15:C,995723
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_15:D,2889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_15:FCI,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_15:FCO,2855
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_pos_31_iv_i[2]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_pos_31_iv_i[2]:B,11785
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_pos_31_iv_i[2]:C,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_pos_31_iv_i[2]:D,10128
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_pos_31_iv_i[2]:Y,10128
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_62:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_62:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_62:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_62:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[10]:A,5102
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[10]:B,5011
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[10]:C,7781
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[10]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[10]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[10]:Y,5011
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_168:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_168:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_168:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_168:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[89]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[89]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[89]:CLK,2966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[89]:D,11353
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[89]:EN,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[89]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[89]:Q,2966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[89]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[89]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_226:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_226:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_226:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_226:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_226:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[122]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[122]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[122]:CLK,3417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[122]:D,11376
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[122]:EN,5842
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[122]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[122]:Q,3417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[122]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[122]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_96:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_96:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_96:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_96:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[11]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[11]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[11]:CLK,2166
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[11]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[11]:EN,2406
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[11]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[11]:Q,2166
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[11]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[11]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[10]:A,5102
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[10]:B,6147
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[10]:C,8604
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[10]:D,8299
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[10]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[10]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[10]:Y,5102
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_2[2]:A,7698
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_2[2]:B,7138
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_2[2]:C,6064
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_2[2]:Y,6064
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_100:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_100:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_100:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_100:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_100:IPB,
PWM_obuf[7]/U0/U_IOOUTFF:A,
PWM_obuf[7]/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_wmux_2:A,8191
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_wmux_2:B,9541
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_wmux_2:C,9555
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_wmux_2:D,9285
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_wmux_2:FCI,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_wmux_2:FCO,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_wmux_2:Y,8191
PWM_obuf[4]/U0/U_IOOUTFF:A,
PWM_obuf[4]/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_27:A,3398
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_27:B,995892
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_27:C,995843
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_27:D,2947
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_27:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_27:FCO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[4]:A,8317
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[4]:B,8226
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[4]:C,3238
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[4]:D,3002
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[4]:Y,3002
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_15:A,10454
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_15:B,2909
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_15:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_15:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_15:FCI,2646
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_15:FCO,2646
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_9:A,3517
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_9:B,3458
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_9:C,3368
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_9:D,3122
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_9:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_9:FCO,3105
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[2]:A,11883
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[2]:B,11819
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[2]:C,10516
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[2]:Y,10516
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5[6]:A,9849
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5[6]:B,11855
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5[6]:C,7885
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5[6]:D,9802
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5[6]:Y,7885
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_86:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_86:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_86:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_86:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_86:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[12]:A,4860
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[12]:B,4567
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[12]:C,8777
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[12]:D,8805
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[12]:Y,4567
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[12]:A,5402
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[12]:B,4860
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[12]:C,7347
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[12]:D,7042
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[12]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[12]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[12]:Y,4860
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[15]:A,3443
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[15]:B,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[15]:C,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[15]:Y,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[15]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[15]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[15]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[15]:D,11400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[15]:EN,7109
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[15]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[15]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[15]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[15]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[3]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[3]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[3]:CLK,7252
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[3]:D,11560
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[3]:EN,6934
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[3]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[3]:Q,7252
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[3]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[4]:A,4812
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[4]:B,5857
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[4]:C,8314
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[4]:D,8009
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[4]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[4]:Y,4812
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[11]:A,3443
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[11]:B,995994
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[11]:C,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[11]:Y,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_15:A,3534
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_15:B,3475
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_15:C,3385
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_15:D,3139
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_15:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_15:FCO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[53]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[53]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[53]:CLK,2889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[53]:D,11386
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[53]:EN,5767
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[53]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[53]:Q,2889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[53]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[53]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_9:A,3517
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_9:B,3458
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_9:C,3368
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_9:D,3122
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_9:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_9:FCO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[15]:A,5669
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[15]:B,5127
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[15]:C,7614
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[15]:D,7309
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[15]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[15]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[15]:Y,5127
PWM_obuf[7]/U0/U_IOENFF:A,
PWM_obuf[7]/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[52]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[52]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[52]:CLK,3267
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[52]:D,11560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[52]:EN,5767
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[52]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[52]:Q,3267
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[52]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[52]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[7]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[7]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[7]:CLK,9572
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[7]:D,11292
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[7]:EN,6934
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[7]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[7]:Q,9572
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[7]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[7]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_par_calc_rx_parity_calc_3_u:A,11891
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_par_calc_rx_parity_calc_3_u:B,10666
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_par_calc_rx_parity_calc_3_u:C,10526
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_par_calc_rx_parity_calc_3_u:D,9277
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_par_calc_rx_parity_calc_3_u:Y,9277
SPI_0_CLK_M2F_obuf/U0/U_IOOUTFF:A,
SPI_0_CLK_M2F_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[7]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[7]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[7]:CLK,9682
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[7]:D,9464
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[7]:EN,10198
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[7]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[7]:Q,9682
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[7]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[7]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_1_0[6]:A,10741
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_1_0[6]:B,10691
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_1_0[6]:C,8498
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_1_0[6]:D,7885
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_1_0[6]:Y,7885
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[26]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[26]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[26]:CLK,3318
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[26]:D,11376
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[26]:EN,5995
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[26]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[26]:Q,3318
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[26]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[26]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg_0_sqmuxa:A,9137
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg_0_sqmuxa:B,8760
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg_0_sqmuxa:C,6806
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg_0_sqmuxa:D,5620
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg_0_sqmuxa:Y,5620
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[1]:ALn,10489
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[1]:CLK,8312
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[1]:D,5789
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[1]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[1]:Q,8312
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[1]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_275:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_275:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_275:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_275:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_275:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_184:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_184:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_184:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_184:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_184:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_i:A,11765
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_i:B,10582
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_i:C,5620
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_i:Y,5620
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_73:A,6303
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_73:B,6367
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_73:Y,6303
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/RXRDY_NEW_un1_rx_fifo:A,11803
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/RXRDY_NEW_un1_rx_fifo:B,11727
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/RXRDY_NEW_un1_rx_fifo:Y,11727
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_30:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_30:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_30:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_30:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_30:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_98:A,9184
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_98:B,8156
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_98:C,11749
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_98:D,11427
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_98:Y,8156
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[5]:A,4743
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[5]:B,5788
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[5]:C,8245
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[5]:D,7940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[5]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[5]:Y,4743
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_7:A,2090
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_7:B,2533
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_7:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_7:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_7:FCI,1957
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_7:FCO,1957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_35_i:A,3783
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_35_i:B,1957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_35_i:Y,1957
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[3]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[3]:B,996204
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[3]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[3]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[3]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[3]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[3]:S,996269
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIJANI3[2]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIJANI3[2]:B,11536
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIJANI3[2]:C,8635
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIJANI3[2]:D,11179
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIJANI3[2]:FCI,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIJANI3[2]:FCO,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIJANI3[2]:S,8764
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[115]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[115]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[115]:CLK,2909
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[115]:D,11403
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[115]:EN,5842
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[115]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[115]:Q,2909
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[115]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[115]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_21_FCINST1:CO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_21_FCINST1:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_1:A,3341
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_1:B,995827
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_1:C,995786
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_1:D,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_1:FCO,2890
SF2_MSS_sys_sb_0/CoreGPIO_0/g0_4:A,2725
SF2_MSS_sys_sb_0/CoreGPIO_0/g0_4:B,3066
SF2_MSS_sys_sb_0/CoreGPIO_0/g0_4:Y,2725
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_280:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_280:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_280:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_280:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_280:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_33:A,3585
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_33:B,3526
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_33:C,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_33:D,3190
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_33:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_33:FCO,3105
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_93:A,4540
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_93:B,4594
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_93:C,4526
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_93:D,4118
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_93:Y,4118
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_67:A,6686
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_67:B,5875
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_67:C,4628
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_67:D,2303
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_67:Y,2303
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_177:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_177:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_177:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_177:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_177:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_2[0]:A,7698
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_2[0]:B,7138
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_2[0]:C,6064
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_2[0]:Y,6064
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_23:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_23:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_23:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_23:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_1:A,3500
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_1:B,3441
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_1:C,3351
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_1:D,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_1:FCO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[9]:A,4899
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[9]:B,5938
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[9]:C,8401
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[9]:D,8096
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[9]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[9]:Y,4899
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_receive_full_int_1_sqmuxa_i_a2:A,10566
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_receive_full_int_1_sqmuxa_i_a2:B,10521
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_receive_full_int_1_sqmuxa_i_a2:C,8274
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_receive_full_int_1_sqmuxa_i_a2:D,10302
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_receive_full_int_1_sqmuxa_i_a2:Y,8274
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_9:A,3517
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_9:B,3458
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_9:C,3368
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_9:D,3122
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_9:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_9:FCO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[70]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[70]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[70]:CLK,3284
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[70]:D,11375
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[70]:EN,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[70]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[70]:Q,3284
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[70]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[70]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_248:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_248:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_248:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_248:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_248:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[4]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[4]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[4]:CLK,3219
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[4]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[4]:EN,2406
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[4]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[4]:Q,3219
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[4]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[4]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[2]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[2]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[2]:CLK,3250
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[2]:D,11460
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[2]:EN,5942
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[2]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[2]:Q,3250
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[2]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_1:A,3500
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_1:B,3441
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_1:C,3351
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_1:D,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_1:FCO,3105
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_102:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_102:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_102:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_102:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_102:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[1]:A,1957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[1]:B,4765
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[1]:C,2973
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[1]:D,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[1]:Y,1957
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[6]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[6]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[6]:CLK,10604
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[6]:D,7885
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[6]:EN,8034
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[6]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[6]:Q,10604
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[6]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[6]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[14]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[14]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[14]:CLK,2223
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[14]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[14]:EN,2406
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[14]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[14]:Q,2223
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[14]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[14]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_61:A,4618
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_61:B,5786
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_61:C,5705
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_61:D,3063
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_61:Y,3063
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[4]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[4]:ALn,3493
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[4]:CLK,2722
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[4]:D,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[4]:EN,2865
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[4]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[4]:Q,2722
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[4]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[4]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_255:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_255:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_255:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_255:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_255:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[2]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[2]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[2]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[2]:D,11403
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[2]:EN,7109
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[2]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[2]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[2]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[2]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[2]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[2]:ALn,10489
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[2]:CLK,2017
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[2]:D,10128
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[2]:EN,5620
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[2]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[2]:Q,2017
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[2]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[2]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_144:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_144:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_144:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_144:IPA,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns[0]:A,11937
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns[0]:B,11831
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns[0]:C,11780
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns[0]:D,10380
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns[0]:Y,10380
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_1:A,3500
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_1:B,3441
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_1:C,3351
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_1:D,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_1:FCO,3105
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2_RNIN3JI_0[2]:A,10689
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2_RNIN3JI_0[2]:B,10582
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2_RNIN3JI_0[2]:Y,10582
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[111]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[111]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[111]:CLK,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[111]:D,11512
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[111]:EN,5842
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[111]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[111]:Q,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[111]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[111]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_262:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_262:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_262:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_262:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_262:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/make_parity_err_parity_err_xhdl2_9_iv:A,8320
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/make_parity_err_parity_err_xhdl2_9_iv:B,9571
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/make_parity_err_parity_err_xhdl2_9_iv:C,7008
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/make_parity_err_parity_err_xhdl2_9_iv:D,8076
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/make_parity_err_parity_err_xhdl2_9_iv:Y,7008
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[51]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[51]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[51]:CLK,2909
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[51]:D,11403
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[51]:EN,5767
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[51]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[51]:Q,2909
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[51]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[51]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[3]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[3]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[3]:CLK,2872
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[3]:D,11403
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[3]:EN,5942
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[3]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[3]:Q,2872
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[3]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[3]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[4]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[4]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[4]:CLK,11574
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[4]:D,11386
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[4]:EN,6867
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[4]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[4]:Q,11574
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[4]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[4]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_79:A,5875
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_79:B,7359
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_79:Y,5875
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_50:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_50:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_50:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_50:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[40]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[40]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[40]:CLK,3398
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[40]:D,11292
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[40]:EN,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[40]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[40]:Q,3398
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[40]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[40]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[1]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[1]:CLK,8507
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[1]:D,10423
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[1]:Q,8507
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_33:A,3585
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_33:B,3526
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_33:C,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_33:D,3190
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_33:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_33:FCO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[13]:A,4783
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[13]:B,5802
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[13]:C,8299
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[13]:D,7995
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[13]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[13]:Y,4783
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_240:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_240:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_240:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_240:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_240:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_240:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_157:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_157:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_157:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_157:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[17]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[17]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[17]:CLK,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[17]:D,11458
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[17]:EN,5995
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[17]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[17]:Q,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[17]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[17]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[1]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[1]:B,995945
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[1]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[1]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[1]:FCI,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[1]:FCO,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[1]:S,996272
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[14]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[14]:ALn,3493
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[14]:CLK,2892
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[14]:D,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[14]:EN,2865
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[14]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[14]:Q,2892
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[14]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[14]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_15:A,3379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_15:B,995873
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_15:C,995824
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_15:D,2928
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_15:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_15:FCO,2890
SPI_0_SS4_M2F_obuf/U0/U_IOENFF:A,
SPI_0_SS4_M2F_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[119]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[119]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[119]:CLK,2906
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[119]:D,11297
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[119]:EN,5698
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[119]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[119]:Q,2906
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[119]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[119]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[2]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[2]:CLK,8089
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[2]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[2]:EN,10431
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[2]:Q,8089
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[2]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/un1_tx_parity_1_sqmuxa_0_a2:A,10596
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/un1_tx_parity_1_sqmuxa_0_a2:B,9281
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/un1_tx_parity_1_sqmuxa_0_a2:C,10486
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/un1_tx_parity_1_sqmuxa_0_a2:Y,9281
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_131:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_131:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_131:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_131:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_27:A,3301
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_27:B,995830
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_27:C,995740
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_27:D,2906
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_27:FCI,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_27:FCO,2855
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNIARCV3:A,4884
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNIARCV3:B,4846
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNIARCV3:C,3042
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNIARCV3:D,3442
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNIARCV3:Y,3042
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg2Seq_un13_psel:A,9237
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg2Seq_un13_psel:B,6867
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg2Seq_un13_psel:C,9548
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg2Seq_un13_psel:D,9647
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg2Seq_un13_psel:Y,6867
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_9:A,3517
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_9:B,3458
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_9:C,3368
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_9:D,3122
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_9:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_9:FCO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_10:A,3321
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_10:B,995796
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_10:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_10:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_10:FCI,3151
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_10:FCO,3151
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[6]:A,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[6]:B,1985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[6]:C,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[6]:D,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[6]:Y,1985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[10]:A,4718
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[10]:B,5737
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[10]:C,8234
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[10]:D,7949
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[10]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[10]:Y,4718
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[10]:A,5011
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[10]:B,6056
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[10]:C,8513
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[10]:D,8208
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[10]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[10]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[10]:Y,5011
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_neg_19_iv_i[1]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_neg_19_iv_i[1]:B,11785
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_neg_19_iv_i[1]:C,10666
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_neg_19_iv_i[1]:D,10209
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_neg_19_iv_i[1]:Y,10209
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_39:A,3455
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_39:B,995949
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_39:C,995900
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_39:D,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_39:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_39:FCO,2890
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[3]:A,10559
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[3]:B,5884
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[3]:C,11742
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[3]:Y,5884
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_218:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_218:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_218:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_218:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_218:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_33:A,8035
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_33:B,7830
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_33:C,4923
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_33:D,4784
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_33:Y,4784
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[79]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[79]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[79]:CLK,2974
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[79]:D,11512
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[79]:EN,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[79]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[79]:Q,2974
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[79]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[79]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[2]:A,4923
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[2]:B,5945
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[2]:C,8425
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[2]:D,8120
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[2]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[2]:Y,4923
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_11:A,2166
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_11:B,2601
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_11:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_11:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_11:FCI,1957
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_11:FCO,1957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[5]:A,8248
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[5]:B,8157
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[5]:C,3169
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[5]:D,2933
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[5]:Y,2933
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[4]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[4]:B,996002
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[4]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[4]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[4]:FCI,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[4]:FCO,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[4]:S,996225
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[5]:A,10374
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[5]:B,5608
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[5]:C,11780
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[5]:Y,5608
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_225:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_225:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_225:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_225:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_225:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[95]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[95]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[95]:CLK,2974
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[95]:D,11512
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[95]:EN,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[95]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[95]:Q,2974
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[95]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[95]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNO[0]:A,11798
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNO[0]:B,11750
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNO[0]:Y,11750
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[6]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[6]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[6]:CLK,11855
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[6]:D,12946
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[6]:EN,9232
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[6]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[6]:Q,11855
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[6]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[6]:SLn,
PWM_obuf[5]/U0/U_IOOUTFF:A,
PWM_obuf[5]/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[2]:A,5448
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[2]:B,4923
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[2]:C,7383
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[2]:D,7078
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[2]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[2]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[2]:Y,4923
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_21_FCINST1:CO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_21_FCINST1:FCI,3105
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_10:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_10:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_10:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_10:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_114:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_114:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_114:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_114:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_114:IPB,
SPI_0_SS0_M2F_OE_obuf/U0/U_IOENFF:A,
SPI_0_SS0_M2F_OE_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[5]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[5]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[5]:CLK,9142
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[5]:D,8720
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[5]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[5]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[5]:Q,9142
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[5]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[5]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[30]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[30]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[30]:CLK,3352
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[30]:D,11296
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[30]:EN,5995
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[30]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[30]:Q,3352
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[30]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[30]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/g0_8:A,2725
SF2_MSS_sys_sb_0/CoreGPIO_0/g0_8:B,3124
SF2_MSS_sys_sb_0/CoreGPIO_0/g0_8:C,3578
SF2_MSS_sys_sb_0/CoreGPIO_0/g0_8:D,3486
SF2_MSS_sys_sb_0/CoreGPIO_0/g0_8:Y,2725
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_127:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_127:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_127:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_127:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_127:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[0]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[0]:CLK,8139
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[0]:D,10423
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[0]:Q,8139
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[0]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_1_0[5]:A,10741
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_1_0[5]:B,10691
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_1_0[5]:C,8498
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_1_0[5]:D,7885
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_1_0[5]:Y,7885
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_1_RNISCLM:A,7201
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_1_RNISCLM:B,6875
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_1_RNISCLM:C,5884
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_1_RNISCLM:Y,5884
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[67]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[67]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[67]:CLK,2872
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[67]:D,11403
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[67]:EN,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[67]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[67]:Q,2872
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[67]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[67]:SLn,
SPI_0_CLK_F2M_ibuf/U0/U_IOPAD:PAD,
SPI_0_CLK_F2M_ibuf/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_204:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_204:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_204:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_204:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_204:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_204:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_210:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_210:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_210:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_210:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_210:IPB,
PWM_obuf[7]/U0/U_IOPAD:D,
PWM_obuf[7]/U0/U_IOPAD:E,
PWM_obuf[7]/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[0]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[0]:ALn,3493
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[0]:CLK,2406
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[0]:D,3254
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[0]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[0]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[0]:Q,2406
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[0]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[0]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_60:A,5920
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_60:B,5824
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_60:C,9409
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_60:Y,5824
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_114:A,11844
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_114:B,11812
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_114:C,10423
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_114:D,11647
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_114:Y,10423
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_45:A,3568
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_45:B,3509
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_45:C,3419
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_45:D,3173
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_45:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_45:FCO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_21:A,3619
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_21:B,3560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_21:C,3470
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_21:D,3224
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_21:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_21:FCO,3105
SPI_0_SS3_M2F_obuf/U0/U_IOPAD:D,
SPI_0_SS3_M2F_obuf/U0/U_IOPAD:E,
SPI_0_SS3_M2F_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[5]:A,10726
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[5]:B,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[5]:Y,10726
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/overflow_xhdl1:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/overflow_xhdl1:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/overflow_xhdl1:CLK,4063
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/overflow_xhdl1:D,8158
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/overflow_xhdl1:EN,7031
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/overflow_xhdl1:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/overflow_xhdl1:Q,4063
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/overflow_xhdl1:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/overflow_xhdl1:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[2]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[2]:ALn,10489
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[2]:CLK,7579
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[2]:D,11403
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[2]:EN,6924
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[2]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[2]:Q,7579
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[2]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[2]:SLn,
SPI_0_SS4_M2F_obuf/U0/U_IOOUTFF:A,
SPI_0_SS4_M2F_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_3:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_3:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[7]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[7]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[7]:CLK,11855
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[7]:D,11839
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[7]:EN,9232
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[7]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[7]:Q,11855
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[7]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[7]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[88]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[88]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[88]:CLK,3301
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[88]:D,11292
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[88]:EN,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[88]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[88]:Q,3301
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[88]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[88]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_196:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_196:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_196:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_196:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_196:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_39:A,3352
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_39:B,995881
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_39:C,995791
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_39:D,2957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_39:FCI,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_39:FCO,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_6_0_a2_0:A,8822
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_6_0_a2_0:B,8643
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_6_0_a2_0:C,8435
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_6_0_a2_0:Y,8435
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_12:A,10403
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_12:B,2858
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_12:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_12:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_12:FCI,2646
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_12:FCO,2646
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[14]:A,10631
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[14]:B,10540
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[14]:C,6097
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[14]:D,5316
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[14]:Y,5316
GPIO_IN_ibuf[0]/U0/U_IOPAD:PAD,
GPIO_IN_ibuf[0]/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_39:A,8042
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_39:B,8096
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_39:C,8028
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_39:D,7620
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_39:Y,7620
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[7]:A,4934
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[7]:B,5979
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[7]:C,8436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[7]:D,8131
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[7]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[7]:Y,4934
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_pos_7_iv_i[0]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_pos_7_iv_i[0]:B,11793
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_pos_7_iv_i[0]:C,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_pos_7_iv_i[0]:D,10206
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_pos_7_iv_i[0]:Y,10206
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[0]:ALn,10489
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[0]:CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[0]:D,11458
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[0]:EN,6598
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[0]:Q,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[0]:SLn,
SF2_MSS_sys_sb_0/CORERESETP_0/un6_fic_2_apb_m_preset_n_clk_base:A,11810
SF2_MSS_sys_sb_0/CORERESETP_0/un6_fic_2_apb_m_preset_n_clk_base:B,11727
SF2_MSS_sys_sb_0/CORERESETP_0/un6_fic_2_apb_m_preset_n_clk_base:Y,11727
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_45:A,3417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_45:B,995911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_45:C,995862
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_45:D,2966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_45:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_45:FCO,2890
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_1_sqmuxa_0_a4:A,9379
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_1_sqmuxa_0_a4:B,10433
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_1_sqmuxa_0_a4:Y,9379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[4]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[4]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[4]:CLK,3360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[4]:D,11560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[4]:EN,6660
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[4]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[4]:Q,3360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[4]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[4]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_RNIEE8N[0]:A,6035
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_RNIEE8N[0]:B,5868
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_RNIEE8N[0]:C,5756
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_RNIEE8N[0]:Y,5756
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[1]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[1]:CLK,8411
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[1]:D,11742
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[1]:EN,9266
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[1]:Q,8411
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_21_FCINST1:CO,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_21_FCINST1:FCI,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[113]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[113]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[113]:CLK,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[113]:D,11458
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[113]:EN,5842
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[113]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[113]:Q,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[113]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[113]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_9:A,3517
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_9:B,3458
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_9:C,3368
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_9:D,3122
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_9:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_9:FCO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_21_FCINST1:CO,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_21_FCINST1:FCI,2855
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_9:A,3277
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_9:B,995929
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_9:C,995839
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_9:D,2882
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_9:FCI,2865
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_9:FCO,2865
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[0]:A,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[0]:B,2481
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[0]:C,4962
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[0]:D,4657
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[0]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[0]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[0]:Y,2481
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[2]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[2]:B,995964
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[2]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[2]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[2]:FCI,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[2]:FCO,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[2]:S,996263
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIRPRF7[6]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIRPRF7[6]:B,11612
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIRPRF7[6]:C,8703
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIRPRF7[6]:D,11255
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIRPRF7[6]:FCI,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIRPRF7[6]:FCO,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIRPRF7[6]:S,8703
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_231:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_231:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_231:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_231:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_231:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[6]:A,4912
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[6]:B,5957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[6]:C,8414
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[6]:D,8109
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[6]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[6]:Y,4912
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_39:A,3455
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_39:B,995949
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_39:C,995900
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_39:D,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_39:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_39:FCO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[6]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[6]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[6]:CLK,3253
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[6]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[6]:EN,2406
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[6]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[6]:Q,3253
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[6]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[6]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_GPOUT_GPIO_OUT_i_3[1]:A,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_GPOUT_GPIO_OUT_i_3[1]:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_GPOUT_GPIO_OUT_i_3[1]:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_77:A,11922
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_77:B,11824
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_77:C,11547
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_77:Y,11547
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_1:A,3250
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_1:B,995771
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_1:C,995689
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_1:D,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_1:FCO,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[0]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[0]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[0]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[0]:D,11458
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[0]:EN,7109
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[0]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[0]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[0]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[0]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_278:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_278:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_278:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_278:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_278:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[50]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[50]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[50]:CLK,3341
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[50]:D,11460
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[50]:EN,5767
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[50]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[50]:Q,3341
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[50]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[50]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[39]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[39]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[39]:CLK,2906
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[39]:D,11297
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[39]:EN,5767
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[39]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[39]:Q,2906
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[39]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[39]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[112]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[112]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[112]:CLK,3474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[112]:D,11400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[112]:EN,5842
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[112]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[112]:Q,3474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[112]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[112]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[83]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[83]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[83]:CLK,2872
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[83]:D,11403
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[83]:EN,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[83]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[83]:Q,2872
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[83]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[83]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[3]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[3]:B,995983
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[3]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[3]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[3]:FCI,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[3]:FCO,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[3]:S,996244
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_49:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_49:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_49:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_49:IPA,
SF2_MSS_sys_sb_0/OR3_0/U0:A,3123
SF2_MSS_sys_sb_0/OR3_0/U0:B,3048
SF2_MSS_sys_sb_0/OR3_0/U0:C,2987
SF2_MSS_sys_sb_0/OR3_0/U0:Y,2987
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[11]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[11]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[11]:CLK,2985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[11]:D,11431
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[11]:EN,6660
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[11]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[11]:Q,2985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[11]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[11]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[82]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[82]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[82]:CLK,3250
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[82]:D,11460
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[82]:EN,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[82]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[82]:Q,3250
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[82]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[82]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_2[1]:A,673
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_2[1]:B,597
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_2[1]:C,537
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_2[1]:Y,537
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int:ADn,
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int:ALn,12821
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int:CLK,
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int:D,11796
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int:EN,
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int:LAT,
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int:Q,
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int:SD,
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[9]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[9]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[9]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[9]:D,11376
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[9]:EN,7109
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[9]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[9]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[9]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[9]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[7]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[7]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[7]:CLK,2090
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[7]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[7]:EN,2406
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[7]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[7]:Q,2090
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[7]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[7]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[10]:A,5553
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[10]:B,5011
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[10]:C,7498
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[10]:D,7193
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[10]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[10]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[10]:Y,5011
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[13]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[13]:ALn,3493
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[13]:CLK,2875
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[13]:D,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[13]:EN,2865
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[13]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[13]:Q,2875
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[13]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[13]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_0_a2:A,7109
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_0_a2:B,6660
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_0_a2:Y,6660
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_163:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_163:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_163:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_163:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_163:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[120]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[120]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[120]:CLK,3398
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[120]:D,11292
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[120]:EN,5842
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[120]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[120]:Q,3398
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[120]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[120]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO:A,8260
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO:B,1874
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO:C,11768
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO:D,8006
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO:Y,1874
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_8:A,2109
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_8:B,2550
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_8:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_8:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_8:FCI,1957
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_8:FCO,1957
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[1]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[1]:ALn,3493
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[1]:CLK,2431
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[1]:D,3254
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[1]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[1]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[1]:Q,2431
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[1]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[1]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_56:A,9579
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_56:B,9488
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_56:C,4500
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_56:D,4925
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_56:Y,4500
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_135:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_135:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_135:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_135:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_135:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_174:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_174:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_174:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_174:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_174:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i_RNO:A,7031
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i_RNO:B,11719
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i_RNO:C,11466
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i_RNO:Y,7031
SF2_MSS_sys_sb_0/CoreGPIO_0/g0_13:A,3711
SF2_MSS_sys_sb_0/CoreGPIO_0/g0_13:B,3503
SF2_MSS_sys_sb_0/CoreGPIO_0/g0_13:Y,3503
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[2]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[2]:CLK,8888
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[2]:D,8764
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[2]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[2]:Q,8888
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_9:A,3267
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_9:B,995796
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_9:C,995706
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_9:D,2872
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_9:FCI,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_9:FCO,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[6]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[6]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[6]:CLK,3783
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[6]:D,11375
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[6]:EN,6721
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[6]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[6]:Q,3783
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[6]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[6]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[2]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[2]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[2]:CLK,3783
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[2]:D,11460
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[2]:EN,6721
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[2]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[2]:Q,3783
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[2]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[2]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_82:A,4637
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_82:B,7378
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_82:C,2390
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_82:D,2415
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_82:Y,2390
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[6]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[6]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[6]:CLK,10691
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[6]:D,11297
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[6]:EN,6867
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[6]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[6]:Q,10691
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[6]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[6]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_am[0]:A,8634
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_am[0]:B,8551
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_am[0]:C,3847
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_am[0]:D,8364
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_am[0]:Y,3847
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_45:A,3568
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_45:B,3509
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_45:C,3419
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_45:D,3173
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_45:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_45:FCO,3105
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_23:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_23:IPENn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_270:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_270:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_270:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_270:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_270:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[5]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[5]:ALn,3493
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[5]:CLK,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[5]:D,1985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[5]:EN,1957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[5]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[5]:Q,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[5]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[5]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[9]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[9]:ALn,3493
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[9]:CLK,2807
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[9]:D,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[9]:EN,2865
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[9]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[9]:Q,2807
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[9]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[9]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_20:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_20:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[6]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[6]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[6]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[6]:D,11297
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[6]:EN,7109
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[6]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[6]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[6]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[6]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[116]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[116]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[116]:CLK,3267
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[116]:D,11560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[116]:EN,5698
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[116]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[116]:Q,3267
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[116]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[116]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[6]:A,8067
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[6]:B,7862
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[6]:C,4965
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[6]:D,4862
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[6]:Y,4862
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_6:A,9249
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_6:B,4780
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_6:C,4671
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_6:D,4142
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_6:Y,4142
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_263:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_263:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_263:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_263:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_263:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_258:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_258:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_258:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_258:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_258:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[14]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[14]:B,996395
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[14]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[14]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[14]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[14]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[14]:S,996158
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0_RGB1:An,
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0_RGB1:ENn,
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0_RGB1:YL,3493
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[4]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[4]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[4]:CLK,2033
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[4]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[4]:EN,2406
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[4]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[4]:Q,2033
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[4]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[4]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[5]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[5]:ALn,10489
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[5]:CLK,597
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[5]:D,5608
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[5]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[5]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[5]:Q,597
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[5]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[5]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[1]:A,10726
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[1]:B,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[1]:Y,10726
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[0]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[0]:CLK,7396
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[0]:D,11750
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[0]:EN,9266
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[0]:Q,7396
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_27:A,3311
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_27:B,995963
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_27:C,995873
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_27:D,2916
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_27:FCI,2865
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_27:FCO,2865
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[12]:A,5493
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[12]:B,4951
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[12]:C,7438
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[12]:D,7133
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[12]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[12]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[12]:Y,4951
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_28:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_28:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_28:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_28:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_28:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_39:A,3455
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_39:B,995949
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_39:C,995900
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_39:D,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_39:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_39:FCO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[7]:A,5342
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[7]:B,4800
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[7]:C,7287
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[7]:D,6982
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[7]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[7]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[7]:Y,4800
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[7]:A,1957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[7]:B,4765
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[7]:C,2973
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[7]:D,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[7]:Y,1957
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_154:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_154:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_154:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_154:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[2]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[2]:CLK,10486
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[2]:D,9446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[2]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[2]:Q,10486
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[68]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[68]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[68]:CLK,3360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[68]:D,11560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[68]:EN,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[68]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[68]:Q,3360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[68]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[68]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc:CLK,10729
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc:D,9277
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc:EN,12625
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc:Q,10729
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0[3]:A,8356
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0[3]:B,7340
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0[3]:C,11796
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0[3]:D,9620
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0[3]:Y,7340
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[8]:A,5007
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[8]:B,4714
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[8]:C,8924
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[8]:D,8952
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[8]:Y,4714
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_1:A,3500
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_1:B,3441
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_1:C,3351
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_1:D,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_1:FCO,3105
SPI_0_SS0_F2M_ibuf/U0/U_IOINFF:A,
SPI_0_SS0_F2M_ibuf/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[4]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[4]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[4]:CLK,9086
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[4]:D,8737
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[4]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[4]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[4]:Q,9086
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[4]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[4]:SLn,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_4:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_4:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_4:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_4:IPB,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_4:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[41]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[41]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[41]:CLK,2923
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[41]:D,11353
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[41]:EN,5767
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[41]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[41]:Q,2923
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[41]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[41]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_77:A,3063
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_77:B,6609
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_77:Y,3063
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_237:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_237:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_237:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_237:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_237:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[10]:A,7969
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[10]:B,7787
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[10]:C,4867
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[10]:D,4718
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[10]:Y,4718
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_1[0]:A,10803
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_1[0]:B,10612
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_1[0]:C,8079
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_1[0]:D,6805
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_1[0]:Y,6805
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[8]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[8]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[8]:CLK,3398
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[8]:D,11292
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[8]:EN,6660
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[8]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[8]:Q,3398
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[8]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[8]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_250:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_250:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_250:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_250:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_250:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_21_FCINST1:CO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_21_FCINST1:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[5]:A,3584
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[5]:B,4629
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[5]:C,7086
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[5]:D,6781
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[5]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[5]:Y,3584
SPI_0_SS0_M2F_OE_obuf/U0/U_IOPAD:D,
SPI_0_SS0_M2F_OE_obuf/U0/U_IOPAD:E,
SPI_0_SS0_M2F_OE_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[7]:A,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[7]:B,1985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[7]:C,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[7]:D,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[7]:Y,1985
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_228:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_228:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_228:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_228:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_228:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_228:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[6]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[6]:ALn,10489
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[6]:CLK,764
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[6]:D,5608
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[6]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[6]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[6]:Q,764
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[6]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[6]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_RNO_1[3]:A,7791
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_RNO_1[3]:B,3325
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_RNO_1[3]:C,2239
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_RNO_1[3]:D,2236
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_RNO_1[3]:Y,2236
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns[5]:A,10567
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns[5]:B,8139
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns[5]:C,11788
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns[5]:D,11685
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns[5]:Y,8139
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[0]:ALn,10489
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[0]:CLK,1541
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[0]:D,12930
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[0]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[0]:Q,1541
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[0]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_70:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_70:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_70:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_70:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIAB0I4[3]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIAB0I4[3]:B,11555
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIAB0I4[3]:C,8652
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIAB0I4[3]:D,11198
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIAB0I4[3]:FCI,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIAB0I4[3]:FCO,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIAB0I4[3]:S,8754
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[8]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[8]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[8]:CLK,3783
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[8]:D,11292
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[8]:EN,6721
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[8]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[8]:Q,3783
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[8]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[8]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_1:A,3341
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_1:B,995827
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_1:C,995786
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_1:D,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_1:FCO,2890
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[1]:A,10660
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[1]:B,11819
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[1]:Y,10660
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[88]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[88]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[88]:CLK,3398
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[88]:D,11292
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[88]:EN,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[88]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[88]:Q,3398
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[88]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[88]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_71:A,3196
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_71:B,6751
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_71:Y,3196
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_15:A,3284
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_15:B,995813
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_15:C,995723
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_15:D,2889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_15:FCI,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_15:FCO,2855
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_24:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_24:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_24:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_24:IPA,
PWM_obuf[1]/U0/U_IOENFF:A,
PWM_obuf[1]/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_124:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_124:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_124:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_124:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_124:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[11]:A,4848
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[11]:B,5893
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[11]:C,8350
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[11]:D,8045
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[11]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[11]:Y,4848
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_34:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_34:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_34:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_34:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0[3]:A,10846
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0[3]:B,8896
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0[3]:C,8130
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0[3]:D,7340
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0[3]:Y,7340
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNIA523:A,4314
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNIA523:B,4393
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNIA523:Y,4314
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_181:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_181:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_181:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_181:IPA,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_par_calc_tx_parity_4:A,11875
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_par_calc_tx_parity_4:B,8220
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_par_calc_tx_parity_4:C,11747
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_par_calc_tx_parity_4:Y,8220
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[10]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[10]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[10]:CLK,3417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[10]:D,11376
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[10]:EN,6660
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[10]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[10]:Q,3417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[10]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[10]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[4]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[4]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[4]:CLK,3783
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[4]:D,11560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[4]:EN,6721
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[4]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[4]:Q,3783
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[4]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[4]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[8]:A,3443
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[8]:B,996051
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[8]:C,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[8]:Y,3105
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_GPOUT_GPIO_OUT_i_5[2]:A,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_GPOUT_GPIO_OUT_i_5[2]:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_GPOUT_GPIO_OUT_i_5[2]:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[7]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[7]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[7]:CLK,8719
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[7]:D,8686
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[7]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[7]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[7]:Q,8719
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[7]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[7]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_91:A,4582
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_91:B,3998
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_91:Y,3998
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_199:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_199:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_199:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_199:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_199:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[96]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[96]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[96]:CLK,3369
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[96]:D,11400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[96]:EN,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[96]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[96]:Q,3369
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[96]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[96]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_220:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_220:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_220:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_220:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_220:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_21:A,3619
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_21:B,3560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_21:C,3470
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_21:D,3224
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_21:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_21:FCO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_4_0_a2_0:A,8676
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_4_0_a2_0:B,5767
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_4_0_a2_0:C,8790
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_4_0_a2_0:D,8543
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_4_0_a2_0:Y,5767
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[6]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[6]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[6]:CLK,3284
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[6]:D,11375
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[6]:EN,5942
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[6]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[6]:Q,3284
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[6]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[6]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[21]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[21]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[21]:CLK,2889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[21]:D,11386
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[21]:EN,5995
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[21]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[21]:Q,2889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[21]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[21]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_receive_full_int_1_sqmuxa_i_a2_2:A,8362
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_receive_full_int_1_sqmuxa_i_a2_2:B,8274
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_receive_full_int_1_sqmuxa_i_a2_2:C,9323
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_receive_full_int_1_sqmuxa_i_a2_2:D,9056
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_receive_full_int_1_sqmuxa_i_a2_2:Y,8274
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:ADn,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:ALn,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:CLK,12821
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:D,12954
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:EN,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:LAT,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:Q,12821
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:SD,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s_200:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s_200:B,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s_200:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s_200:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s_200:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s_200:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[8]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[8]:B,996299
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[8]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[8]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[8]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[8]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[8]:S,996272
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[5]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[5]:ALn,3493
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[5]:CLK,2499
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[5]:D,3254
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[5]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[5]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[5]:Q,2499
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[5]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[5]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_9_3_1_1[7]:A,9740
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_9_3_1_1[7]:B,9682
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_9_3_1_1[7]:C,9494
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_9_3_1_1[7]:Y,9494
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[9]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[9]:ALn,3493
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[9]:CLK,2567
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[9]:D,3156
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[9]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[9]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[9]:Q,2567
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[9]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[9]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_85:A,4118
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_85:B,2481
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_85:C,1874
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_85:Y,1874
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[1]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[1]:CLK,7940
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[1]:D,9248
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[1]:Q,7940
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_33:A,3335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_33:B,995864
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_33:C,995774
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_33:D,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_33:FCI,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_33:FCO,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[104]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[104]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[104]:CLK,3398
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[104]:D,11292
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[104]:EN,5842
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[104]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[104]:Q,3398
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[104]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[104]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[65]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[65]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[65]:CLK,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[65]:D,11458
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[65]:EN,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[65]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[65]:Q,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[65]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[65]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_8:A,8866
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_8:B,8816
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_8:C,8719
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_8:D,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_8:Y,8601
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[54]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[54]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[54]:CLK,3284
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[54]:D,11375
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[54]:EN,5767
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[54]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[54]:Q,3284
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[54]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[54]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg1Seq_un3_psel:A,9213
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg1Seq_un3_psel:B,8836
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg1Seq_un3_psel:C,6867
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg1Seq_un3_psel:Y,6867
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[13]:A,5076
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[13]:B,4783
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[13]:C,8993
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[13]:D,9021
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[13]:Y,4783
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_0_RNIRPTQ:A,8224
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_0_RNIRPTQ:B,8605
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_0_RNIRPTQ:C,5884
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_0_RNIRPTQ:D,5608
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_0_RNIRPTQ:Y,5608
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_select:ADn,
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_select:ALn,12821
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_select:CLK,11855
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_select:D,
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_select:EN,11727
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_select:LAT,
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_select:Q,11855
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_select:SD,
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_select:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[78]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[78]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[78]:CLK,3352
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[78]:D,11296
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[78]:EN,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[78]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[78]:Q,3352
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[78]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[78]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[108]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[108]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[108]:CLK,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[108]:D,11399
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[108]:EN,5842
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[108]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[108]:Q,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[108]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[108]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update:CLK,7359
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update:D,11458
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update:EN,7058
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update:Q,7359
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_37_i:A,3783
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_37_i:B,1957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_37_i:Y,1957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[5]:A,5285
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[5]:B,4743
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[5]:C,7230
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[5]:D,6925
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[5]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[5]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[5]:Y,4743
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_37:A,8036
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_37:B,7854
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_37:C,4934
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_37:D,4800
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_37:Y,4800
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_26:EN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_141:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_141:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_141:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_141:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_141:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[118]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[118]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[118]:CLK,3284
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[118]:D,11375
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[118]:EN,5698
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[118]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[118]:Q,3284
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[118]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[118]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_21:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_21:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_21:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_21:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_21:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[12]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[12]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[12]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[12]:D,11444
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[12]:EN,7109
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[12]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[12]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[12]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[12]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_27:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_21_FCINST1:CO,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_21_FCINST1:FCI,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[31]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[31]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[31]:CLK,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[31]:D,11512
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[31]:EN,7018
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[31]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[31]:Q,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[31]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[31]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3_1_sqmuxa_0_a2:A,10784
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3_1_sqmuxa_0_a2:B,10741
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3_1_sqmuxa_0_a2:Y,10741
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[47]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[47]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[47]:CLK,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[47]:D,11512
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[47]:EN,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[47]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[47]:Q,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[47]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[47]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[114]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[114]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[114]:CLK,3250
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[114]:D,11460
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[114]:EN,5698
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[114]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[114]:Q,3250
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[114]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[114]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_45:A,3417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_45:B,995911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_45:C,995862
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_45:D,2966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_45:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_45:FCO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[15]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[15]:ALn,3493
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[15]:CLK,2669
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[15]:D,3156
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[15]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[15]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[15]:Q,2669
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[15]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[15]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_15:A,3534
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_15:B,3475
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_15:C,3385
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_15:D,3139
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_15:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_15:FCO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_39:A,3455
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_39:B,995949
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_39:C,995900
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_39:D,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_39:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_39:FCO,2890
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_2:A,1874
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_2:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_2:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_2:IPA,1874
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[1]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[1]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[1]:CLK,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[1]:D,11458
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[1]:EN,5942
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[1]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[1]:Q,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[1]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_45:A,3568
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_45:B,3509
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_45:C,3419
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_45:D,3173
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_45:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_45:FCO,3105
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_70:A,6448
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_70:B,6665
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_70:C,5386
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_70:D,2835
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_70:Y,2835
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[85]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[85]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[85]:CLK,2928
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[85]:D,11386
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[85]:EN,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[85]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[85]:Q,2928
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[85]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[85]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[127]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[127]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[127]:CLK,2974
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[127]:D,11512
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[127]:EN,5698
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[127]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[127]:Q,2974
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[127]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[127]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_45:A,3568
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_45:B,3509
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_45:C,3419
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_45:D,3173
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_45:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_45:FCO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_11:A,10386
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_11:B,2841
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_11:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_11:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_11:FCI,2646
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_11:FCO,2646
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_RNO_7[3]:A,5609
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_RNO_7[3]:B,7252
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_RNO_7[3]:Y,5609
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_31:A,7923
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_31:B,7713
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_31:C,4796
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_31:D,4671
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_31:Y,4671
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[46]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[46]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[46]:CLK,3455
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[46]:D,11296
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[46]:EN,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[46]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[46]:Q,3455
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[46]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[46]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[1]:A,4883
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[1]:B,5928
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[1]:C,8385
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[1]:D,8080
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[1]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[1]:Y,4883
SPI_0_SS2_M2F_obuf/U0/U_IOENFF:A,
SPI_0_SS2_M2F_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_27:A,3551
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_27:B,3492
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_27:C,3402
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_27:D,3156
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_27:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_27:FCO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[106]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[106]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[106]:CLK,3417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[106]:D,11376
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[106]:EN,5842
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[106]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[106]:Q,3417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[106]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[106]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[73]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[73]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[73]:CLK,2923
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[73]:D,11353
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[73]:EN,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[73]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[73]:Q,2923
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[73]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[73]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_1:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_1:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns[4]:A,11937
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns[4]:B,9369
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns[4]:C,10423
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns[4]:D,9281
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns[4]:Y,9281
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_parity_err_xhdl222_1:A,10564
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_parity_err_xhdl222_1:B,9363
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_parity_err_xhdl222_1:C,10527
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_parity_err_xhdl222_1:Y,9363
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21_RNI6H0E:A,3012
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21_RNI6H0E:B,3151
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21_RNI6H0E:C,2865
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21_RNI6H0E:Y,2865
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[72]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[72]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[72]:CLK,3301
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[72]:D,11292
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[72]:EN,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[72]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[72]:Q,3301
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[72]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[72]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_69:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_69:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_69:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_69:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_69:IPB,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_RNIT7001:A,5304
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_RNIT7001:B,4567
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_RNIT7001:C,6740
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_RNIT7001:D,5139
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_RNIT7001:Y,4567
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_90:A,6363
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_90:B,3759
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_90:C,6219
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_90:Y,3759
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_2_i:A,11757
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_2_i:B,10632
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_2_i:C,5620
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_2_i:Y,5620
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[63]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[63]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[63]:CLK,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[63]:D,11512
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[63]:EN,5767
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[63]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[63]:Q,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[63]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[63]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[4]:A,4298
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[4]:B,3756
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[4]:C,6243
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[4]:D,5938
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[4]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[4]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[4]:Y,3756
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_281:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_281:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_281:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_281:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_281:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[1]:A,5322
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[1]:B,4780
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[1]:C,7267
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[1]:D,6962
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[1]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[1]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[1]:Y,4780
SPI_0_SS3_M2F_obuf/U0/U_IOENFF:A,
SPI_0_SS3_M2F_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_5:A,3236
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_5:B,995711
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_5:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_5:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_5:FCI,3151
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_5:FCO,3151
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[6]:A,5404
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[6]:B,4862
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[6]:C,7349
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[6]:D,7044
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[6]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[6]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[6]:Y,4862
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_i:A,11757
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_i:B,10632
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_i:C,5620
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_i:Y,5620
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_4[2]:A,6064
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_4[2]:B,8530
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_4[2]:Y,6064
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:ADn,
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:ALn,
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:CLK,11945
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:D,12954
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:EN,
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:LAT,
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:Q,11945
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:SD,
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[10]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[10]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[10]:CLK,3318
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[10]:D,11376
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[10]:EN,5942
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[10]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[10]:Q,3318
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[10]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[10]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_111:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_111:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_111:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_111:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_111:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[7]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[7]:B,996059
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[7]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[7]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[7]:FCI,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[7]:FCO,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[7]:S,996070
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[110]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[110]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[110]:CLK,3455
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[110]:D,11296
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[110]:EN,5842
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[110]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[110]:Q,3455
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[110]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[110]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_pos_19_iv_i[1]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_pos_19_iv_i[1]:B,11785
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_pos_19_iv_i[1]:C,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_pos_19_iv_i[1]:D,10209
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_pos_19_iv_i[1]:Y,10209
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[5]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[5]:ALn,10489
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[5]:CLK,417
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[5]:D,5884
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[5]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[5]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[5]:Q,417
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[5]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[5]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_2_RNIKSCN[1]:A,627
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_2_RNIKSCN[1]:B,567
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_2_RNIKSCN[1]:C,1761
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_2_RNIKSCN[1]:Y,567
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_11:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_11:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_11:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_11:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_11:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_185:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_185:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_185:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_185:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_185:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[100]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[100]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[100]:CLK,3267
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[100]:D,11560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[100]:EN,7018
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[100]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[100]:Q,3267
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[100]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[100]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_a2[14]:A,9089
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_a2[14]:B,8755
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_a2[14]:C,5304
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_a2[14]:Y,5304
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[49]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[49]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[49]:CLK,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[49]:D,11458
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[49]:EN,5767
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[49]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[49]:Q,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[49]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[49]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[11]:A,5221
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[11]:B,4699
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[11]:C,7156
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[11]:D,6851
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[11]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[11]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[11]:Y,4699
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[6]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[6]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[6]:CLK,2071
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[6]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[6]:EN,2406
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[6]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[6]:Q,2071
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[6]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[6]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[1]:A,4796
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[1]:B,5841
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[1]:C,8298
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[1]:D,7993
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[1]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[1]:Y,4796
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_4[1]:A,6064
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_4[1]:B,8538
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_4[1]:Y,6064
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_43:A,6071
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_43:B,5975
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_43:C,9560
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_43:Y,5975
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[3]:A,3655
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[3]:B,4674
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[3]:C,7158
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[3]:D,6853
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[3]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[3]:Y,3655
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_84:A,4425
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_84:B,4492
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_84:C,2520
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_84:D,1874
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_84:Y,1874
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[3]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[3]:CLK,7291
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[3]:D,9235
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[3]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[3]:Q,7291
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[38]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[38]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[38]:CLK,3284
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[38]:D,11375
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[38]:EN,5767
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[38]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[38]:Q,3284
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[38]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[38]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[3]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[3]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[3]:CLK,3783
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[3]:D,11403
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[3]:EN,6721
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[3]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[3]:Q,3783
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[3]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[3]:SLn,
GPIO_IN_ibuf[1]/U0/U_IOPAD:PAD,
GPIO_IN_ibuf[1]/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[9]:A,5043
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[9]:B,4750
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[9]:C,8960
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[9]:D,8988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[9]:Y,4750
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[83]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[83]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[83]:CLK,2909
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[83]:D,11403
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[83]:EN,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[83]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[83]:Q,2909
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[83]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[83]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_35:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_35:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_35:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_35:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_45:A,3318
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_45:B,995847
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_45:C,995757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_45:D,2923
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_45:FCI,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_45:FCO,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[10]:A,5409
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[10]:B,4867
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[10]:C,7354
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[10]:D,7049
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[10]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[10]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[10]:Y,4867
SPI_0_SS1_M2F_obuf/U0/U_IOPAD:D,
SPI_0_SS1_M2F_obuf/U0/U_IOPAD:E,
SPI_0_SS1_M2F_obuf/U0/U_IOPAD:PAD,
SPI_0_SS0_M2F_obuf/U0/U_IOPAD:D,
SPI_0_SS0_M2F_obuf/U0/U_IOPAD:E,
SPI_0_SS0_M2F_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_27:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_27:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_27:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_27:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_27:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_108:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_108:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_108:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_108:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_33:A,3335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_33:B,995864
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_33:C,995774
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_33:D,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_33:FCI,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_33:FCO,2855
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_241:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_241:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_241:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_241:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_241:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_241:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[9]:A,5676
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[9]:B,5134
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[9]:C,7621
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[9]:D,7316
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[9]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[9]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[9]:Y,5134
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_1_i:A,11757
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_1_i:B,10582
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_1_i:C,5620
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_1_i:Y,5620
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_90:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_90:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_90:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_90:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_90:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[12]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[12]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[12]:CLK,2185
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[12]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[12]:EN,2406
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[12]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[12]:Q,2185
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[12]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[12]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNIDUER3[7]:A,659
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNIDUER3[7]:B,2930
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNIDUER3[7]:C,417
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNIDUER3[7]:Y,417
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_0[1]:A,890
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_0[1]:B,768
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_0[1]:C,769
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_0[1]:D,627
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_0[1]:Y,627
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_68:A,2390
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_68:B,3759
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_68:C,1874
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_68:D,1874
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_68:Y,1874
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[60]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[60]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[60]:CLK,3335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[60]:D,11399
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[60]:EN,5767
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[60]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[60]:Q,3335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[60]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[60]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_30:A,5756
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_30:B,5755
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_30:C,2973
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_30:D,2933
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_30:Y,2933
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_1:A,1976
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_1:B,2431
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_1:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_1:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_1:FCI,1957
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_1:FCO,1957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_9:A,3360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_9:B,995854
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_9:C,995805
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_9:D,2909
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_9:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_9:FCO,2890
SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0:An,
SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0:ENn,
SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0:YWn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_80:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_80:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_80:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_80:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_80:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[9]:A,10637
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[9]:B,10546
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[9]:C,6103
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[9]:D,5322
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[9]:Y,5322
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_145:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_145:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_145:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_145:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[19]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[19]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[19]:CLK,2872
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[19]:D,11403
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[19]:EN,5995
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[19]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[19]:Q,2872
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[19]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[19]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_7:A,9376
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_7:B,4907
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_7:C,4784
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_7:D,4269
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_7:Y,4269
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[33]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[33]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[33]:CLK,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[33]:D,11458
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[33]:EN,5767
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[33]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[33]:Q,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[33]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[33]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[74]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[74]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[74]:CLK,3417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[74]:D,11376
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[74]:EN,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[74]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[74]:Q,3417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[74]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[74]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[57]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[57]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[57]:CLK,2966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[57]:D,11353
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[57]:EN,5767
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[57]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[57]:Q,2966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[57]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[57]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[6]:A,5454
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[6]:B,4912
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[6]:C,7396
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[6]:D,7091
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[6]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[6]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[6]:Y,4912
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[32]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[32]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[32]:CLK,3369
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[32]:D,11400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[32]:EN,5995
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[32]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[32]:Q,3369
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[32]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[32]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[3]:A,2876
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[3]:B,2354
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[3]:C,4811
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[3]:D,4506
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[3]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[3]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[3]:Y,2354
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_38_i:A,3783
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_38_i:B,1957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_38_i:Y,1957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[30]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[30]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[30]:CLK,3455
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[30]:D,11296
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[30]:EN,7018
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[30]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[30]:Q,3455
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[30]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[30]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw[2]:A,6748
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw[2]:B,5636
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw[2]:C,6653
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw[2]:D,6554
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw[2]:Y,5636
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_166:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_166:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_166:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_166:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_2[2]:A,764
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_2[2]:B,688
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_2[2]:C,628
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_2[2]:Y,628
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_6:A,10301
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_6:B,2756
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_6:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_6:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_6:FCI,2646
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_6:FCO,2646
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_287:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_287:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_287:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_287:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_287:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_9:A,9353
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_9:B,4884
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_9:C,4800
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_9:D,4246
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_9:Y,4246
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_49:A,4768
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_49:B,5950
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_49:C,5866
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_49:D,3175
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_49:Y,3175
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int_1_sqmuxa_i:A,6875
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int_1_sqmuxa_i:B,11696
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int_1_sqmuxa_i:C,10342
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int_1_sqmuxa_i:Y,6875
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_samples8_1_0:A,11548
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_samples8_1_0:B,10312
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_samples8_1_0:C,10198
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_samples8_1_0:Y,10198
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_25:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_25:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_25:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_25:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[56]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[56]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[56]:CLK,3398
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[56]:D,11292
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[56]:EN,5767
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[56]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[56]:Q,3398
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[56]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[56]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[8]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[8]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[8]:CLK,3301
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[8]:D,11292
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[8]:EN,5942
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[8]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[8]:Q,3301
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[8]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[8]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[1]:A,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[1]:B,1985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[1]:C,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[1]:D,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[1]:Y,1985
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_INTR_reg_36[0]:A,10460
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_INTR_reg_36[0]:B,5789
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_INTR_reg_36[0]:C,11796
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_INTR_reg_36[0]:D,8080
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_INTR_reg_36[0]:Y,5789
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_171:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_171:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_171:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_171:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_171:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[2]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[2]:ALn,10489
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[2]:CLK,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[2]:D,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[2]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[2]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[2]:Q,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[2]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_33:A,3335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_33:B,995864
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_33:C,995774
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_33:D,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_33:FCI,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_33:FCO,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[15]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[15]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[15]:CLK,3406
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[15]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[15]:EN,2406
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[15]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[15]:Q,3406
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[15]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[15]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0:ALn,10489
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0:CLK,5413
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0:D,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0:EN,6874
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0:Q,5413
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[6]:A,4862
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[6]:B,5907
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[6]:C,8364
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[6]:D,8059
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[6]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[6]:Y,4862
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_211:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_211:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_211:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_211:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_211:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[7]:A,9383
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[7]:B,9292
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[7]:C,4304
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[7]:D,4068
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_0[7]:Y,4068
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_3_iv_i_RNO:A,10724
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_3_iv_i_RNO:B,10625
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_3_iv_i_RNO:C,10588
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_3_iv_i_RNO:Y,10588
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[55]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[55]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[55]:CLK,2906
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[55]:D,11297
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[55]:EN,5767
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[55]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[55]:Q,2906
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[55]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[55]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNIKAQ42:A,2750
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNIKAQ42:B,7579
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNIKAQ42:C,2300
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNIKAQ42:D,2725
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNIKAQ42:Y,2300
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_13:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNIMUC71[1]:A,8221
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNIMUC71[1]:B,8173
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNIMUC71[1]:C,3442
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNIMUC71[1]:D,7933
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNIMUC71[1]:Y,3442
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[5]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[5]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[5]:CLK,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[5]:D,10726
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[5]:EN,10198
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[5]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[5]:Q,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[5]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[5]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_1_0_a2:A,5842
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_1_0_a2:B,7973
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_1_0_a2:Y,5842
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[12]:A,10454
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[12]:B,10363
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[12]:C,5920
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[12]:D,5139
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[12]:Y,5139
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_10:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_10:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[0]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[0]:CLK,7990
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[0]:D,7154
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[0]:Q,7990
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[0]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[3]:A,10559
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[3]:B,5608
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[3]:C,11734
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[3]:Y,5608
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_0_sqmuxa_0_a4:A,10670
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_0_sqmuxa_0_a4:B,10685
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_0_sqmuxa_0_a4:C,10440
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_0_sqmuxa_0_a4:Y,10440
SPI_0_SS2_M2F_obuf/U0/U_IOPAD:D,
SPI_0_SS2_M2F_obuf/U0/U_IOPAD:E,
SPI_0_SS2_M2F_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_46:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_46:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_46:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_46:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[69]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[69]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[69]:CLK,2889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[69]:D,11386
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[69]:EN,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[69]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[69]:Q,2889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[69]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[69]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[6]:A,10296
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[6]:B,5608
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[6]:C,11765
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[6]:Y,5608
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[0]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[0]:CLK,9472
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[0]:D,11458
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[0]:EN,6867
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[0]:Q,9472
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_21:A,3369
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_21:B,995898
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_21:C,995808
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_21:D,2974
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_21:FCI,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_21:FCO,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[8]:A,5549
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[8]:B,5007
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[8]:C,7494
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[8]:D,7189
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[8]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[8]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[8]:Y,5007
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[0]:ALn,10489
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[0]:CLK,723
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[0]:D,10206
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[0]:EN,5620
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[0]:Q,723
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[0]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_i:A,11765
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_i:B,10582
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_i:C,5620
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_i:Y,5620
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_115:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_115:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_115:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_115:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_115:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[94]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[94]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[94]:CLK,3455
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[94]:D,11296
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[94]:EN,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[94]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[94]:Q,3455
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[94]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[94]:SLn,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:ADn,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:ALn,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:CLK,12954
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:D,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:EN,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:LAT,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:Q,12954
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:SD,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_21_FCINST1:CO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_21_FCINST1:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[59]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[59]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[59]:CLK,2985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[59]:D,11431
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[59]:EN,5767
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[59]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[59]:Q,2985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[59]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[59]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[84]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[84]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[84]:CLK,3267
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[84]:D,11560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[84]:EN,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[84]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[84]:Q,3267
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[84]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[84]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_13:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_13:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_13:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_13:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_247:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_247:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_247:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_247:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_247:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_1_0[7]:A,10741
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_1_0[7]:B,10691
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_1_0[7]:C,8498
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_1_0[7]:D,7885
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_1_0[7]:Y,7885
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[15]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[15]:ALn,3493
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[15]:CLK,2909
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[15]:D,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[15]:EN,2865
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[15]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[15]:Q,2909
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[15]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[15]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_22:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_22:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_22:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_22:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_21_FCINST1:CO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_21_FCINST1:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[8]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[8]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[8]:CLK,2109
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[8]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[8]:EN,2406
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[8]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[8]:Q,2109
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[8]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[8]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_14:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_14:C,11455
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_14:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_14:IPC,11455
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_202:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_202:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_202:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_202:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_202:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[2]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[2]:CLK,9201
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[2]:D,11691
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[2]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[2]:Q,9201
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[2]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[5]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[5]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[5]:CLK,9340
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[5]:D,7885
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[5]:EN,8034
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[5]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[5]:Q,9340
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[5]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[5]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_151:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_151:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_151:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_151:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_151:IPB,
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_6_0_a2_0[0]:A,5671
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_6_0_a2_0[0]:B,5636
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_6_0_a2_0[0]:Y,5636
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_27:A,3301
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_27:B,995830
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_27:C,995740
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_27:D,2906
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_27:FCI,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_27:FCO,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[1]:A,7985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[1]:B,7780
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[1]:C,4883
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[1]:D,4780
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[1]:Y,4780
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_3[0]:A,8372
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_3[0]:B,7265
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_3[0]:C,6064
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_3[0]:Y,6064
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[0]:ALn,10489
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[0]:CLK,1964
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[0]:D,10206
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[0]:EN,5620
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[0]:Q,1964
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[0]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_197:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_197:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_197:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_197:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_197:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_1:A,3168
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_1:B,995643
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_1:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_1:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_1:FCI,3151
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_1:FCO,3151
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1:ALn,10489
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1:CLK,5463
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1:D,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1:EN,6598
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1:Q,5463
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1:SLn,
GPIO_OUT_obuf[0]/U0/U_IOENFF:A,
GPIO_OUT_obuf[0]/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_3:A,5595
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_3:B,5693
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_3:C,3584
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_3:D,2933
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_3:Y,2933
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_1_0_a2_0:A,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_1_0_a2_0:B,2390
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_1_0_a2_0:C,2782
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_1_0_a2_0:Y,2390
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[107]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[107]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[107]:CLK,2985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[107]:D,11431
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[107]:EN,5842
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[107]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[107]:Q,2985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[107]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[107]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[1]:ALn,10489
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[1]:CLK,10680
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[1]:D,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[1]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[1]:Q,10680
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_39_i:A,3783
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_39_i:B,1957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_39_i:Y,1957
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[6]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[6]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[6]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[6]:D,11297
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[6]:EN,7890
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[6]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[6]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[6]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[6]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/m1_e:A,5608
SF2_MSS_sys_sb_0/CoreGPIO_0/m1_e:B,6499
SF2_MSS_sys_sb_0/CoreGPIO_0/m1_e:Y,5608
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_78:A,11691
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_78:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_78:C,11773
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_78:Y,11691
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[10]:A,10605
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[10]:B,10514
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[10]:C,6071
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[10]:D,5290
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[10]:Y,5290
SF2_MSS_sys_sb_0/CoreGPIO_0/g0_9:A,2777
SF2_MSS_sys_sb_0/CoreGPIO_0/g0_9:B,2883
SF2_MSS_sys_sb_0/CoreGPIO_0/g0_9:Y,2777
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_13:A,5975
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_13:B,5899
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_13:C,3042
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_13:D,4496
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_13:Y,3042
TX_obuf/U0/U_IOOUTFF:A,
TX_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_2:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_8:A,3287
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_8:B,995762
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_8:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_8:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_8:FCI,3151
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_8:FCO,3151
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_15:A,3534
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_15:B,3475
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_15:C,3385
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_15:D,3139
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_15:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_15:FCO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[13]:A,5618
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[13]:B,5076
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[13]:C,7559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[13]:D,7254
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[13]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[13]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[13]:Y,5076
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn_i_0:A,10177
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn_i_0:B,10407
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn_i_0:C,8117
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn_i_0:D,8015
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn_i_0:Y,8015
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_130:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_130:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_130:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_130:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[3]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[3]:CLK,10748
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[3]:D,7340
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[3]:EN,8034
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[3]:Q,10748
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[2]:A,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[2]:B,1985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[2]:C,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[2]:D,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[2]:Y,1985
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_0:A,3151
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_0:B,995618
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_0:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_0:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_0:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_0:FCO,3151
SF2_MSS_sys_sb_0/CoreUARTapb_0/un1_nxtprdata_xhdl722_0:A,8911
SF2_MSS_sys_sb_0/CoreUARTapb_0/un1_nxtprdata_xhdl722_0:B,9044
SF2_MSS_sys_sb_0/CoreUARTapb_0/un1_nxtprdata_xhdl722_0:C,8518
SF2_MSS_sys_sb_0/CoreUARTapb_0/un1_nxtprdata_xhdl722_0:Y,8518
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[14]:A,5128
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[14]:B,5037
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[14]:C,7807
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[14]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[14]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[14]:Y,5037
SPI_0_SS3_M2F_obuf/U0/U_IOOUTFF:A,
SPI_0_SS3_M2F_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_271:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_271:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_271:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_271:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_271:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_217:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_217:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_217:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_217:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_217:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_217:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_121:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_121:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_121:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_121:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_9:A,3267
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_9:B,995796
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_9:C,995706
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_9:D,2872
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_9:FCI,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_9:FCO,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[8]:A,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[8]:B,1985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[8]:C,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[8]:D,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[8]:Y,1985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[17]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[17]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[17]:CLK,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[17]:D,11458
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[17]:EN,7018
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[17]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[17]:Q,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[17]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[17]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[14]:A,5128
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[14]:B,6173
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[14]:C,8630
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[14]:D,8325
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[14]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[14]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[14]:Y,5128
PWM_obuf[2]/U0/U_IOENFF:A,
PWM_obuf[2]/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[6]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[6]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[6]:CLK,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[6]:D,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[6]:EN,10198
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[6]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[6]:Q,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[6]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[6]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_RNO_3[3]:A,3325
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_RNO_3[3]:B,6916
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_RNO_3[3]:Y,3325
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns[2]:A,11922
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns[2]:B,10511
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns[2]:C,11796
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns[2]:Y,10511
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_neg_31_iv_i[2]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_neg_31_iv_i[2]:B,11785
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_neg_31_iv_i[2]:C,10666
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_neg_31_iv_i[2]:D,10128
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_neg_31_iv_i[2]:Y,10128
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_269:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_269:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_269:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_269:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_269:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA_RNO[1]:A,6064
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA_RNO[1]:B,9995
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA_RNO[1]:C,6805
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA_RNO[1]:Y,6064
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_5:A,2052
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_5:B,2499
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_5:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_5:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_5:FCI,1957
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_5:FCO,1957
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[11]:A,996215
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[11]:B,3156
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[11]:Y,3156
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_15:A,3284
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_15:B,995813
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_15:C,995723
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_15:D,2889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_15:FCI,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_15:FCO,2855
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[4]:A,996225
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[4]:B,3345
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[4]:C,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[4]:Y,3105
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[11]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[11]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[11]:CLK,9195
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[11]:D,8618
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[11]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[11]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[11]:Q,9195
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[11]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[11]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_175:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_175:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_175:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_175:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_175:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[16]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[16]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[16]:CLK,3474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[16]:D,11400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[16]:EN,6660
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[16]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[16]:Q,3474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[16]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[16]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[9]:A,4750
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[9]:B,5769
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[9]:C,8260
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[9]:D,7955
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[9]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[9]:Y,4750
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5[7]:A,9849
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5[7]:B,11855
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5[7]:C,7885
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5[7]:D,9802
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5[7]:Y,7885
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[91]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[91]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[91]:CLK,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[91]:D,11431
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[91]:EN,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[91]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[91]:Q,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[91]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[91]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_33:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_33:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_33:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_33:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_33:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[3]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[3]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[3]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[3]:D,11560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[3]:EN,6544
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[3]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[3]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[3]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[24]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[24]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[24]:CLK,3398
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[24]:D,11292
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[24]:EN,7018
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[24]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[24]:Q,3398
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[24]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[24]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[0]:ALn,10489
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[0]:CLK,668
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[0]:D,10206
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[0]:EN,5620
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[0]:Q,668
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_33:A,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_33:B,995930
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_33:C,995881
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_33:D,2985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_33:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_33:FCO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[102]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[102]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[102]:CLK,3284
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[102]:D,11375
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[102]:EN,7018
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[102]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[102]:Q,3284
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[102]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[102]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_19:A,7150
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_19:B,6983
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_19:C,6871
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_19:Y,6871
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[11]:A,5534
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[11]:B,4992
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[11]:C,7479
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[11]:D,7174
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[11]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[11]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[11]:Y,4992
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[1]:ALn,10489
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[1]:CLK,8173
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[1]:D,11460
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[1]:EN,6598
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[1]:Q,8173
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[4]:A,6524
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[4]:B,5982
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[4]:C,8469
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[4]:D,8164
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[4]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[4]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[4]:Y,5982
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_21:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[7]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[7]:ALn,10489
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[7]:CLK,2888
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[7]:D,5608
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[7]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[7]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[7]:Q,2888
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[7]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[7]:SLn,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_10:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_10:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_10:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_10:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_10:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_251:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_251:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_251:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_251:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_251:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_9:A,3360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_9:B,995854
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_9:C,995805
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_9:D,2909
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_9:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_9:FCO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_21:A,3369
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_21:B,995898
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_21:C,995808
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_21:D,2974
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_21:FCI,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_21:FCO,2855
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_16:EN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_169:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_169:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_169:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_169:IPA,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_o2[1]:A,9454
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_o2[1]:B,9398
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_o2[1]:Y,9398
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[1]:ALn,10489
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[1]:CLK,2017
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[1]:D,10209
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[1]:EN,5620
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[1]:Q,2017
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[1]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_RNIV9001:A,5520
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_RNIV9001:B,4783
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_RNIV9001:C,6955
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_RNIV9001:D,5355
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_RNIV9001:Y,4783
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[2]:A,3254
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[2]:B,996288
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[2]:Y,3254
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_17:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[7]:A,10291
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[7]:B,5608
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[7]:C,11796
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[7]:Y,5608
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[14]:A,5435
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[14]:B,4893
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[14]:C,7380
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[14]:D,7075
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[14]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[14]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[14]:Y,4893
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_132:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_132:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_132:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_132:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_23:A,3653
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_23:B,5823
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_23:C,4217
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_23:Y,3653
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[126]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[126]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[126]:CLK,3352
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[126]:D,11296
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[126]:EN,5698
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[126]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[126]:Q,3352
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[126]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[126]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[19]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[19]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[19]:CLK,2909
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[19]:D,11403
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[19]:EN,7018
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[19]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[19]:Q,2909
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[19]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[19]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un4_fixed_config:A,10680
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un4_fixed_config:B,10632
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un4_fixed_config:Y,10632
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[3]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[3]:CLK,8535
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[3]:D,8156
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[3]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[3]:Q,8535
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[72]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[72]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[72]:CLK,3398
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[72]:D,11292
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[72]:EN,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[72]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[72]:Q,3398
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[72]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[72]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_39:A,3352
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_39:B,995881
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_39:C,995791
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_39:D,2957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_39:FCI,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_39:FCO,2855
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_155:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_155:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_155:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_155:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[3]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[3]:CLK,7459
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[3]:D,11762
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[3]:EN,9266
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[3]:Q,7459
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_4_0_a2:A,9145
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_4_0_a2:B,9557
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_4_0_a2:C,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_4_0_a2:D,8435
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_4_0_a2:Y,6889
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_32:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_32:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_39:A,3352
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_39:B,995881
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_39:C,995791
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_39:D,2957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_39:FCI,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_39:FCO,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[4]:A,6858
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[4]:B,6653
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[4]:C,3756
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[4]:D,3653
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[4]:Y,3653
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[8]:A,5640
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[8]:B,5098
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[8]:C,7585
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[8]:D,7280
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[8]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[8]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[8]:Y,5098
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_un81_fixed_config:A,10689
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_un81_fixed_config:B,10582
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_un81_fixed_config:Y,10582
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_15:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_15:C,11621
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_15:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_15:IPC,11621
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_103:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_103:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_103:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_103:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_103:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_21:A,3619
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_21:B,3560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_21:C,3470
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_21:D,3224
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_21:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_21:FCO,3105
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_53:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_53:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_53:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_53:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_53:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[1]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[1]:CLK,9254
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[1]:D,11547
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[1]:Q,9254
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_45:A,3318
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_45:B,995847
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_45:C,995757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_45:D,2923
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_45:FCI,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_45:FCO,2855
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_277:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_277:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_277:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_277:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_277:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[9]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[9]:B,996097
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[9]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[9]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[9]:FCI,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[9]:FCO,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[9]:S,996032
ip_interface_inst:A,
ip_interface_inst:B,
ip_interface_inst:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_47:A,7916
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_47:B,5693
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_47:C,9340
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_47:Y,5693
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[2]:A,4784
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[2]:B,5803
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[2]:C,8300
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[2]:D,7995
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[2]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[2]:Y,4784
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[2]:A,4907
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[2]:B,5952
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[2]:C,8409
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[2]:D,8104
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[2]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[2]:Y,4907
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[2]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[2]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[2]:CLK,3185
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[2]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[2]:EN,2406
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[2]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[2]:Q,3185
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[2]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[2]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_221:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_221:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_221:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_221:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_221:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_9:A,3267
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_9:B,995796
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_9:C,995706
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_9:D,2872
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_9:FCI,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_9:FCO,2855
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_RNI7EQ31[0]:A,723
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_RNI7EQ31[0]:B,668
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_RNI7EQ31[0]:C,554
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_RNI7EQ31[0]:D,417
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_RNI7EQ31[0]:Y,417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[9]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[9]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[9]:CLK,2923
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[9]:D,11353
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[9]:EN,5942
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[9]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[9]:Q,2923
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[9]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[9]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[10]:A,996234
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[10]:B,3156
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[10]:Y,3156
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_8:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_8:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_8:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_8:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_8:IPB,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_8:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_15:A,3534
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_15:B,3475
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_15:C,3385
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_15:D,3139
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_15:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_15:FCO,3105
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[6]:A,10296
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[6]:B,5608
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[6]:C,11765
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[6]:Y,5608
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_78:A,2973
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_78:B,6540
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_78:Y,2973
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_wmux_3:A,8191
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_wmux_3:B,8089
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_wmux_3:C,10485
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_wmux_3:D,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_wmux_3:FCI,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_wmux_3:Y,8089
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[85]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[85]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[85]:CLK,2889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[85]:D,11386
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[85]:EN,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[85]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[85]:Q,2889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[85]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[85]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_15:A,3379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_15:B,995873
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_15:C,995824
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_15:D,2928
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_15:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_15:FCO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[15]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[15]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[15]:CLK,2242
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[15]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[15]:EN,2406
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[15]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[15]:Q,2242
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[15]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[15]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[12]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[12]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[12]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[12]:D,11444
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[12]:EN,6544
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[12]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[12]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[12]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[12]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_125:A,2987
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_125:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_125:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_125:IPA,2987
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_125:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_45:A,3417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_45:B,995911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_45:C,995862
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_45:D,2966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_45:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_45:FCO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_27:A,3398
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_27:B,995892
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_27:C,995843
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_27:D,2947
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_27:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_27:FCO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_15_FCINST1:CO,2646
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_15_FCINST1:FCI,2646
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_203:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_203:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_203:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_203:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_203:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA_RNO[2]:A,6064
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA_RNO[2]:B,9995
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA_RNO[2]:C,6805
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA_RNO[2]:Y,6064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_33:A,3335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_33:B,995864
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_33:C,995774
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_33:D,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_33:FCI,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_33:FCO,2855
SPI_0_CLK_M2F_obuf/U0/U_IOENFF:A,
SPI_0_CLK_M2F_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_41:A,3847
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_41:B,3861
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_41:C,3166
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_41:D,3410
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_41:Y,3166
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_29:A,5825
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_29:B,5824
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_29:C,3063
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_29:D,3002
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_29:Y,3002
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[92]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[92]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[92]:CLK,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[92]:D,11399
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[92]:EN,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[92]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[92]:Q,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[92]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[92]:SLn,
SPI_0_SS0_F2M_ibuf/U0/U_IOPAD:PAD,
SPI_0_SS0_F2M_ibuf/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[56]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[56]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[56]:CLK,3301
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[56]:D,11292
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[56]:EN,5767
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[56]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[56]:Q,3301
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[56]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[56]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[14]:A,5037
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[14]:B,6082
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[14]:C,8539
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[14]:D,8234
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[14]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[14]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[14]:Y,5037
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[2]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[2]:ALn,3493
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[2]:CLK,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[2]:D,1985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[2]:EN,1957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[2]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[2]:Q,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[2]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[2]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_86:A,7293
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_86:B,5138
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_86:C,7146
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_86:Y,5138
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[3]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[3]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[3]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[3]:D,11560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[3]:EN,7109
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[3]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[3]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[3]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[18]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[18]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[18]:CLK,3250
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[18]:D,11460
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[18]:EN,5995
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[18]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[18]:Q,3250
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[18]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[18]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[11]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[11]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[11]:CLK,3338
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[11]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[11]:EN,2406
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[11]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[11]:Q,3338
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[11]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[11]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_3_RNIIS2V1[2]:A,628
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_3_RNIIS2V1[2]:B,658
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_3_RNIIS2V1[2]:C,2979
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_3_RNIIS2V1[2]:D,2805
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_3_RNIIS2V1[2]:Y,628
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_27:A,3398
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_27:B,995892
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_27:C,995843
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_27:D,2947
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_27:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_27:FCO,2890
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_66:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_66:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_66:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_66:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_66:IPB,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_RNO_0[3]:A,9709
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_RNO_0[3]:B,9653
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_RNO_0[3]:C,4630
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_RNO_0[3]:D,4394
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_RNO_0[3]:Y,4394
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_2:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_2:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_2:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_2:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_2:IPB,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_2:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_266:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_266:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_266:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_266:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_266:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_194:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_194:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_194:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_194:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_194:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2_i_m2[3]:A,9609
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2_i_m2[3]:B,9503
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2_i_m2[3]:C,7340
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2_i_m2[3]:Y,7340
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_257:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_257:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_257:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_257:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_257:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_21_FCINST1:CO,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_21_FCINST1:FCI,2855
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[4]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[4]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[4]:CLK,9609
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[4]:D,12946
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[4]:EN,9232
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[4]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[4]:Q,9609
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[4]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[4]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[74]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[74]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[74]:CLK,3318
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[74]:D,11376
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[74]:EN,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[74]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[74]:Q,3318
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[74]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[74]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[15]:A,5265
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[15]:B,4743
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[15]:C,7200
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[15]:D,6895
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[15]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[15]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[15]:Y,4743
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[2]:A,8112
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[2]:B,7907
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[2]:C,5010
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[2]:D,4907
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[2]:Y,4907
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[4]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[4]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[4]:CLK,8496
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[4]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[4]:EN,10431
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[4]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[4]:Q,8496
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[4]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[4]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_234:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_234:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_234:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_234:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_234:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[9]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[9]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[9]:CLK,3304
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[9]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[9]:EN,2406
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[9]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[9]:Q,3304
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[9]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[9]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[5]:A,3254
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[5]:B,996231
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[5]:Y,3254
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_29:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_29:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_RNO[1]:A,10676
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_RNO[1]:B,11788
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_RNO[1]:C,9271
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_RNO[1]:D,9248
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_RNO[1]:Y,9248
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[7]:A,4800
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[7]:B,5845
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[7]:C,8302
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[7]:D,7997
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[7]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[7]:Y,4800
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[103]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[103]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[103]:CLK,2906
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[103]:D,11297
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[103]:EN,7018
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[103]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[103]:Q,2906
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[103]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[103]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2_RNIN3JI[2]:A,10680
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2_RNIN3JI[2]:B,10582
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2_RNIN3JI[2]:Y,10582
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[48]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[48]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[48]:CLK,3474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[48]:D,11400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[48]:EN,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[48]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[48]:Q,3474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[48]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[48]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_18:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_18:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_18:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_18:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_18:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_0_sqmuxa_0_a2:A,7990
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_0_sqmuxa_0_a2:B,7940
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_0_sqmuxa_0_a2:C,7684
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_0_sqmuxa_0_a2:Y,7684
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[11]:A,10586
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[11]:B,10495
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[11]:C,6052
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[11]:D,5271
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[11]:Y,5271
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[2]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[2]:ALn,10489
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[2]:CLK,628
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[2]:D,12930
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[2]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[2]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[2]:Q,628
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[2]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[2]:SLn,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_3:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_3:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_3:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_3:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_3:IPB,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_3:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIBF5K1[0]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIBF5K1[0]:B,11498
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIBF5K1[0]:C,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIBF5K1[0]:D,11141
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIBF5K1[0]:FCI,9851
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIBF5K1[0]:FCO,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIBF5K1[0]:S,8764
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[13]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[13]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[13]:CLK,2957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[13]:D,11444
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[13]:EN,5942
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[13]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[13]:Q,2957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[13]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[13]:SLn,
PWM_obuf[2]/U0/U_IOPAD:D,
PWM_obuf[2]/U0/U_IOPAD:E,
PWM_obuf[2]/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[7]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[7]:ALn,3493
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[7]:CLK,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[7]:D,1985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[7]:EN,1957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[7]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[7]:Q,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[7]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[7]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[12]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[12]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[12]:CLK,3335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[12]:D,11399
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[12]:EN,5942
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[12]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[12]:Q,3335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[12]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[12]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_62:A,3002
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_62:B,9276
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_62:C,4798
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_62:Y,3002
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_18:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_18:C,11413
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_18:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_18:IPC,11413
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[6]:A,4778
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[6]:B,5823
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[6]:C,8280
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[6]:D,7975
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[6]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[6]:Y,4778
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_25:CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_25:IPCLKn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[37]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[37]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[37]:CLK,2928
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[37]:D,11386
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[37]:EN,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[37]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[37]:Q,2928
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[37]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[37]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[68]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[68]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[68]:CLK,3267
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[68]:D,11560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[68]:EN,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[68]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[68]:Q,3267
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[68]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[68]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[0]:A,3443
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[0]:B,997411
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[0]:C,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[0]:Y,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[2]:A,1957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[2]:B,4765
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[2]:C,2973
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[2]:D,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[2]:Y,1957
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_8:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_8:IPENn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_227:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_227:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_227:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_227:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_227:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_15:A,3379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_15:B,995873
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_15:C,995824
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_15:D,2928
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_15:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_15:FCO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[7]:A,5426
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[7]:B,4884
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[7]:C,7371
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[7]:D,7066
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[7]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[7]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[7]:Y,4884
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CAN_RXBUS_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CAN_RXBUS_USBA_DATA1_MGPIO3A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CAN_TXBUS_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CAN_TXBUS_USBA_DATA0_MGPIO2A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CAN_TX_EBL_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CAN_TX_EBL_USBA_DATA2_MGPIO4A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CLK_BASE,1874
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CLK_MDDR_APB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:COLF,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CONFIG_PRESET_N,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CRSF,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DM_IN[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DM_IN[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DM_IN[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQS_IN[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQS_IN[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQS_IN[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[10],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[11],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[12],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[13],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[14],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[15],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[16],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[17],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[8],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[9],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_FIFO_WE_IN[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_FIFO_WE_IN[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2HCALIB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[0],2987
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[10],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[11],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[12],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[13],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[14],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[15],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[1],417
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[8],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[9],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2_DMAREADY[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2_DMAREADY[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_AVALID,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_HOSTDISCON,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_IDDIG,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_LINESTATE[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_LINESTATE[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_M3_RESET_N,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_PLL_LOCK,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_RXACTIVE,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_RXERROR,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_RXVALID,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_RXVALIDH,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_SESSEND,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_TXREADY,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_VBUSVALID,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_VSTATUS[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_VSTATUS[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_VSTATUS[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_VSTATUS[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_VSTATUS[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_VSTATUS[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_VSTATUS[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_VSTATUS[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_XDATAIN[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_XDATAIN[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_XDATAIN[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_XDATAIN[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_XDATAIN[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_XDATAIN[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_XDATAIN[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_XDATAIN[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FPGA_MDDR_ARESET_N,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FPGA_RESET_N,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[10],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[11],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[12],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[13],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[14],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[15],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[16],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[17],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[18],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[19],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[20],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[21],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[22],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[23],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[24],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[25],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[26],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[27],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[28],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[29],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[30],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[31],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[8],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[9],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARBURST_HTRANS1[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARBURST_HTRANS1[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARID_HSEL1[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARID_HSEL1[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARID_HSEL1[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARID_HSEL1[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARLEN_HBURST1[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARLEN_HBURST1[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARLEN_HBURST1[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARLEN_HBURST1[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARLOCK_HMASTLOCK1[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARLOCK_HMASTLOCK1[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARSIZE_HSIZE1[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARSIZE_HSIZE1[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARVALID_HWRITE1,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[10],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[11],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[12],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[13],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[14],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[15],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[16],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[17],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[18],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[19],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[20],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[21],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[22],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[23],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[24],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[25],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[26],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[27],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[28],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[29],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[30],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[31],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[8],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[9],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWBURST_HTRANS0[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWBURST_HTRANS0[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWID_HSEL0[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWID_HSEL0[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWID_HSEL0[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWID_HSEL0[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWLEN_HBURST0[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWLEN_HBURST0[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWLEN_HBURST0[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWLEN_HBURST0[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWLOCK_HMASTLOCK0[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWLOCK_HMASTLOCK0[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWSIZE_HSIZE0[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWSIZE_HSIZE0[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWVALID_HWRITE0,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_BREADY,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_DMAREADY[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_DMAREADY[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[10],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[11],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[12],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[13],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[14],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[15],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[16],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[17],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[18],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[19],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[20],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[21],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[22],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[23],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[24],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[25],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[26],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[27],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[28],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[29],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[30],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[31],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[8],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[9],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ENABLE,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_MASTLOCK,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_READY,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_SEL,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_SIZE[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_SIZE[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_TRANS1,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[10],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[11],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[12],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[13],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[14],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[15],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[16],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[17],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[18],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[19],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[20],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[21],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[22],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[23],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[24],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[25],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[26],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[27],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[28],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[29],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[30],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[31],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[8],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[9],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WRITE,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[0],3394
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[12],6653
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[13],6554
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[14],5636
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[15],5671
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[1],3465
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[2],1874
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[3],2481
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[4],3066
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[5],3436
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[6],2927
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[7],3106
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ENABLE,7687
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[0],1874
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[10],4718
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[11],4699
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[12],4567
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[13],4783
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[14],4744
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[15],4743
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[16],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[17],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[18],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[19],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[1],3042
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[20],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[21],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[22],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[23],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[24],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[25],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[26],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[27],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[28],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[29],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[2],2300
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[30],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[31],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[3],2236
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[4],3002
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[5],2933
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[6],3196
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[7],3175
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[8],4714
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[9],4750
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_READY,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RESP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_SEL,6748
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[0],10206
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[10],11431
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[11],11399
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[12],11444
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[13],11296
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[14],11512
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[15],11400
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[1],10209
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[2],10128
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[3],10559
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[4],11386
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[5],10374
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[6],10296
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[7],10291
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[8],11353
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[9],11376
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WRITE,7348
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_RMW_AXI,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_RREADY,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[10],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[11],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[12],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[13],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[14],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[15],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[16],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[17],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[18],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[19],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[20],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[21],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[22],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[23],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[24],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[25],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[26],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[27],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[28],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[29],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[30],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[31],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[32],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[33],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[34],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[35],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[36],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[37],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[38],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[39],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[40],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[41],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[42],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[43],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[44],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[45],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[46],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[47],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[48],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[49],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[50],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[51],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[52],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[53],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[54],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[55],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[56],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[57],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[58],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[59],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[60],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[61],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[62],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[63],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[8],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[9],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WID_HREADY01[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WID_HREADY01[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WID_HREADY01[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WID_HREADY01[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WLAST,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WSTRB[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WSTRB[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WSTRB[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WSTRB[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WSTRB[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WSTRB[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WSTRB[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WSTRB[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WVALID,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:GTX_CLKPF,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C0_BCLK,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C0_SCL_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C0_SCL_USBC_DATA1_MGPIO31B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C0_SDA_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C0_SDA_USBC_DATA0_MGPIO30B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C1_BCLK,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C1_SCL_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C1_SCL_USBA_DATA4_MGPIO1A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C1_SDA_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C1_SDA_USBA_DATA3_MGPIO0A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[10],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[8],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[9],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PENABLE,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PSEL,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[10],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[11],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[12],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[13],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[14],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[15],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[8],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[9],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWRITE,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDIF,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO0A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO10A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO11A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO11B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO12A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO13A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO14A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO15A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO16A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO17B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO18B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO19B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO1A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO20B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO21B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO22B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO24B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO25A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO25B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO26A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO26B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO27B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO28B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO29B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO2A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO30B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO31B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO3A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO4A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO5A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO6A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO7A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO8A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO9A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_CTS_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_CTS_USBC_DATA7_MGPIO19B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_DCD_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_DCD_MGPIO22B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_DSR_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_DSR_MGPIO20B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_DTR_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_DTR_USBC_DATA6_MGPIO18B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_RI_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_RI_MGPIO21B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_RTS_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_RTS_USBC_DATA5_MGPIO17B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_RXD_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_RXD_USBC_STP_MGPIO28B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_SCK_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_SCK_USBC_NXT_MGPIO29B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_TXD_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_TXD_USBC_DIR_MGPIO27B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_CTS_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_CTS_MGPIO13B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_DCD_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_DCD_MGPIO16B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_DSR_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_DSR_MGPIO14B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_DTR_MGPIO12B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_RI_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_RI_MGPIO15B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_RTS_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_RTS_MGPIO11B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_RXD_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_RXD_USBC_DATA3_MGPIO26B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_SCK_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_SCK_USBC_DATA4_MGPIO25B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_TXD_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_TXD_USBC_DATA2_MGPIO24B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[10],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[11],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[12],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[13],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[14],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[15],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[16],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[17],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[18],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[19],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[20],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[21],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[22],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[23],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[24],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[25],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[26],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[27],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[28],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[29],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[30],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[31],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[8],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[9],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PREADY,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PSLVERR,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PRESET_N,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[8],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[9],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_MDC_RMII_MDC_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_MDIO_RMII_MDIO_USBB_DATA7_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_RXD0_RMII_RXD0_USBB_DATA0_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_RXD1_RMII_RXD1_USBB_DATA1_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_RXD2_RMII_RX_ER_USBB_DATA3_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_RXD3_USBB_DATA4_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_RX_CLK_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_TXD0_RMII_TXD0_USBB_DIR_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_TXD1_RMII_TXD1_USBB_STP_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_TXD2_USBB_DATA5_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_TXD3_USBB_DATA6_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_TX_CLK_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RXDF[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RXDF[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RXDF[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RXDF[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RXDF[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RXDF[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RXDF[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RXDF[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RX_CLKPF,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RX_DVF,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RX_ERRF,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RX_EV,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SLEEPHOLDREQ,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SMBALERT_NI0,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SMBALERT_NI1,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SMBSUS_NI0,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SMBSUS_NI1,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_CLK_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_CLK_OUT,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SCK_USBA_XCLK_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SDI_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SDI_USBA_DIR_MGPIO5A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SDO_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SDO_MGPIO6A_H2F_A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SDO_USBA_STP_MGPIO6A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS0_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS0_MGPIO7A_H2F_A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS0_MGPIO7A_H2F_B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS0_USBA_NXT_MGPIO7A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS1_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS1_MGPIO8A_H2F_A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS1_USBA_DATA5_MGPIO8A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS2_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS2_MGPIO9A_H2F_A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS2_USBA_DATA6_MGPIO9A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS3_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS3_MGPIO10A_H2F_A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS3_USBA_DATA7_MGPIO10A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS4_MGPIO19A_H2F_A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS4_MGPIO19A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS5_MGPIO20A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS6_MGPIO21A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS7_MGPIO22A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_CLK_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SCK_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SDI_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SDI_MGPIO11A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SDO_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SDO_MGPIO12A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS0_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS0_MGPIO13A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS1_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS1_MGPIO14A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS2_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS2_MGPIO15A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS3_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS3_MGPIO16A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS4_MGPIO17A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS5_MGPIO18A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS6_MGPIO23A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS7_MGPIO24A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:TX_CLKPF,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:USBC_XCLK_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:USER_MSS_GPIO_RESET_N,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:USER_MSS_RESET_N,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:XCLK_FAB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[2]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[2]:CLK,8083
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[2]:D,9235
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[2]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[2]:Q,8083
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[128]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[128]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[128]:CLK,3369
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[128]:D,11400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[128]:EN,5698
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[128]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[128]:Q,3369
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[128]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[128]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[13]:A,8034
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[13]:B,7852
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[13]:C,4932
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[13]:D,4783
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[13]:Y,4783
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNIMH261[0]:A,7459
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNIMH261[0]:B,7396
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNIMH261[0]:C,7291
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNIMH261[0]:D,7154
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNIMH261[0]:Y,7154
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_3[2]:A,8372
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_3[2]:B,7265
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_3[2]:C,6064
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_3[2]:Y,6064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[3]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[3]:ALn,3493
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[3]:CLK,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[3]:D,1985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[3]:EN,1957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[3]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[3]:Q,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[3]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_5_0_a2:A,8671
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_5_0_a2:B,5995
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_5_0_a2:C,9487
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_5_0_a2:D,8940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_5_0_a2:Y,5995
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_1:A,3341
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_1:B,995827
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_1:C,995786
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_1:D,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_1:FCO,2890
SPI_0_SS4_M2F_obuf/U0/U_IOPAD:D,
SPI_0_SS4_M2F_obuf/U0/U_IOPAD:E,
SPI_0_SS4_M2F_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[4]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[4]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[4]:CLK,9503
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[4]:D,11386
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[4]:EN,6867
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[4]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[4]:Q,9503
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[4]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[4]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_3_0_a2_1:A,8937
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_3_0_a2_1:B,8742
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_3_0_a2_1:C,8529
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_3_0_a2_1:D,5698
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_3_0_a2_1:Y,5698
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[13]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[13]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[13]:CLK,3372
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[13]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[13]:EN,2406
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[13]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[13]:Q,3372
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[13]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[13]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_38:A,8031
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_38:B,7697
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_38:C,4246
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_38:Y,4246
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_3[1]:A,8372
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_3[1]:B,7265
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_3[1]:C,6064
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_3[1]:Y,6064
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[3]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[3]:CLK,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[3]:D,10726
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[3]:EN,10198
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[3]:Q,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[36]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[36]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[36]:CLK,3360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[36]:D,11560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[36]:EN,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[36]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[36]:Q,3360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[36]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[36]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[124]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[124]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[124]:CLK,3335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[124]:D,11399
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[124]:EN,5698
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[124]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[124]:Q,3335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[124]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[124]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[9]:A,3443
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[9]:B,996032
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[9]:C,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[9]:Y,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_45:A,3417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_45:B,995911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_45:C,995862
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_45:D,2966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_45:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_45:FCO,2890
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[5]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[5]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[5]:CLK,11711
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[5]:D,10380
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[5]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[5]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[5]:Q,11711
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[5]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[5]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_un8_baud_clock_int:A,11937
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_un8_baud_clock_int:B,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_un8_baud_clock_int:C,11780
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_un8_baud_clock_int:D,11708
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_un8_baud_clock_int:Y,11708
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[7]:A,3443
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[7]:B,996070
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[7]:C,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[7]:Y,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_21_FCINST1:CO,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_21_FCINST1:FCI,2855
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_40:A,7973
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_40:B,8027
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_40:C,7959
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_40:D,7551
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_40:Y,7551
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[8]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[8]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[8]:CLK,9740
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[8]:D,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[8]:EN,10198
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[8]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[8]:Q,9740
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[8]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[8]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[1]:A,5205
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[1]:B,4671
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[1]:C,7140
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[1]:D,6835
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[1]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[1]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[1]:Y,4671
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_0:A,10199
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_0:B,2646
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_0:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_0:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_0:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_0:FCO,2646
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_21:A,3474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_21:B,995968
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_21:C,995919
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_21:D,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_21:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_21:FCO,2890
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_180:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_180:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_180:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_180:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_27:A,3398
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_27:B,995892
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_27:C,995843
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_27:D,2947
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_27:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_27:FCO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[101]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[101]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[101]:CLK,2889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[101]:D,11386
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[101]:EN,7018
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[101]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[101]:Q,2889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[101]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[101]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[0]:A,2520
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[0]:B,3553
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[0]:C,6022
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[0]:D,5717
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[0]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[0]:Y,2520
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_14:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_14:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_14:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_14:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_21_FCINST1:CO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_21_FCINST1:FCI,3105
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_4:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_4:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[0]:ALn,10489
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[0]:CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[0]:D,11458
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[0]:EN,6874
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[0]:Q,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_21:A,3619
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_21:B,3560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_21:C,3470
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_21:D,3224
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_21:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_21:FCO,3105
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_22:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_22:IPENn,
GPIO_OUT_obuf[1]/U0/U_IOENFF:A,
GPIO_OUT_obuf[1]/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[14]:A,3443
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[14]:B,995937
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[14]:C,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[14]:Y,3105
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_3[2]:A,2108
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_3[2]:B,2017
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_3[2]:C,1933
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_3[2]:D,628
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_3[2]:Y,628
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[63]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[63]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[63]:CLK,2974
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[63]:D,11512
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[63]:EN,5767
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[63]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[63]:Q,2974
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[63]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[63]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[22]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[22]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[22]:CLK,3379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[22]:D,11375
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[22]:EN,7018
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[22]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[22]:Q,3379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[22]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[22]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_2[1]:A,7698
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_2[1]:B,7138
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_2[1]:C,6064
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_2[1]:Y,6064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_27:A,3398
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_27:B,995892
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_27:C,995843
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_27:D,2947
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_27:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_27:FCO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[62]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[62]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[62]:CLK,3352
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[62]:D,11296
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[62]:EN,5767
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[62]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[62]:Q,3352
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[62]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[62]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21:A,3379
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21:B,996031
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21:C,995941
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21:D,2984
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21:FCI,2865
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21:FCO,2865
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[7]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[7]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[7]:CLK,10691
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[7]:D,11292
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[7]:EN,6867
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[7]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[7]:Q,10691
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[7]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[7]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[34]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[34]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[34]:CLK,3250
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[34]:D,11460
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[34]:EN,5767
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[34]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[34]:Q,3250
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[34]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[34]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_s0_0_a2:A,10632
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_s0_0_a2:B,10582
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_s0_0_a2:Y,10582
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_2:A,1995
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_2:B,2448
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_2:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_2:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_2:FCI,1957
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_2:FCO,1957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[3]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[3]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[3]:CLK,3202
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[3]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[3]:EN,2406
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[3]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[3]:Q,3202
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[3]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[3]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[5]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[5]:ALn,10489
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[5]:CLK,688
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[5]:D,5608
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[5]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[5]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[5]:Q,688
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[5]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[5]:SLn,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_5:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_5:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_5:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_5:IPB,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_5:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_17:A,8971
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_17:B,9029
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_17:C,5823
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_17:D,5762
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_17:Y,5762
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[39]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[39]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[39]:CLK,2947
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[39]:D,11297
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[39]:EN,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[39]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[39]:Q,2947
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[39]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[39]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_21_FCINST1:CO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_21_FCINST1:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_15:A,3284
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_15:B,995813
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_15:C,995723
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_15:D,2889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_15:FCI,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_15:FCO,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[8]:A,5007
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[8]:B,6052
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[8]:C,8509
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[8]:D,8204
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[8]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[8]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[8]:Y,5007
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_sm_overflow_int_3:A,11929
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_sm_overflow_int_3:B,10665
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_sm_overflow_int_3:C,9343
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_sm_overflow_int_3:Y,9343
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_39:A,3455
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_39:B,995949
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_39:C,995900
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_39:D,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_39:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_39:FCO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[45]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[45]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[45]:CLK,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[45]:D,11444
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[45]:EN,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[45]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[45]:Q,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[45]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[45]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[15]:A,4892
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[15]:B,5935
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[15]:C,8394
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[15]:D,8089
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[15]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[15]:Y,4892
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNIRE352[1]:A,8516
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNIRE352[1]:B,7154
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNIRE352[1]:C,8411
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNIRE352[1]:D,8268
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNIRE352[1]:Y,7154
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_CO0:A,10406
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_CO0:B,10507
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_CO0:Y,10406
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_38:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_38:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_38:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_38:IPA,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un15_fixed_config_0_a2_RNIMMOC4:A,2300
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un15_fixed_config_0_a2_RNIMMOC4:B,2777
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un15_fixed_config_0_a2_RNIMMOC4:C,2624
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un15_fixed_config_0_a2_RNIMMOC4:Y,2300
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_33:A,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_33:B,995930
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_33:C,995881
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_33:D,2985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_33:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_33:FCO,2890
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_95:A,8332
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_95:B,7772
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_95:C,11700
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_95:D,11422
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_95:Y,7772
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_9:A,10352
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_9:B,2807
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_9:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_9:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_9:FCI,2646
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_9:FCO,2646
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[5]:A,4229
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[5]:B,3687
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[5]:C,6174
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[5]:D,5869
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[5]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[5]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[5]:Y,3687
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_140:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_140:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_140:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_140:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_140:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[7]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[7]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[7]:CLK,2906
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[7]:D,11297
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[7]:EN,5942
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[7]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[7]:Q,2906
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[7]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[7]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIUD0RB[10]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIUD0RB[10]:B,11688
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIUD0RB[10]:C,8764
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIUD0RB[10]:D,11331
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIUD0RB[10]:FCI,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIUD0RB[10]:FCO,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIUD0RB[10]:S,8635
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_21:A,3369
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_21:B,995898
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_21:C,995808
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_21:D,2974
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_21:FCI,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_21:FCO,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[5]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[5]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[5]:CLK,2889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[5]:D,11386
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[5]:EN,5942
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[5]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[5]:Q,2889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[5]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[5]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_11:A,5595
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_11:B,5901
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_11:C,7551
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_11:D,5913
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_11:Y,5595
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_11:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_11:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_11:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_11:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[0]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[0]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[0]:D,10726
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[0]:EN,10198
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[0]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_15:A,3284
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_15:B,995813
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_15:C,995723
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_15:D,2889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_15:FCI,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_15:FCO,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_21:A,3619
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_21:B,3560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_21:C,3470
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_21:D,3224
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_21:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_21:FCO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[58]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[58]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[58]:CLK,3417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[58]:D,11376
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[58]:EN,5767
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[58]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[58]:Q,3417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[58]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[58]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[6]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[6]:B,996040
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[6]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[6]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[6]:FCI,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[6]:FCO,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[6]:S,996187
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[2]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[2]:CLK,10803
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[2]:D,12946
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[2]:EN,9232
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[2]:Q,10803
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_33:A,3585
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_33:B,3526
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_33:C,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_33:D,3190
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_33:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_33:FCO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[14]:A,4893
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[14]:B,5938
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[14]:C,8395
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[14]:D,8090
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[14]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[14]:Y,4893
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_12:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_12:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_12:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_12:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_12:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_265:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_265:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_265:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_265:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_265:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_265:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_1:CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_1:IPCLKn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_182:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_182:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_182:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_182:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[9]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[9]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[9]:CLK,2966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[9]:D,11353
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[9]:EN,6660
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[9]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[9]:Q,2966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[9]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[9]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[10]:A,5240
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[10]:B,4718
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[10]:C,7175
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[10]:D,6870
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[10]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[10]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[10]:Y,4718
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_13:A,10420
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_13:B,2875
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_13:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_13:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_13:FCI,2646
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_13:FCO,2646
TX_obuf/U0/U_IOENFF:A,
TX_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_1:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_1:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_1:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_1:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_1:A,3250
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_1:B,995771
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_1:C,995689
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_1:D,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_1:FCO,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[8]:A,5405
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[8]:B,4863
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[8]:C,7350
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[8]:D,7045
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[8]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[8]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[8]:Y,4863
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_39:A,3352
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_39:B,995881
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_39:C,995791
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_39:D,2957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_39:FCI,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_39:FCO,2855
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_9:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_9:IPENn,
SPI_0_CLK_F2M_ibuf/U0/U_IOINFF:A,
SPI_0_CLK_F2M_ibuf/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_45:A,3417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_45:B,995911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_45:C,995862
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_45:D,2966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_45:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_45:FCO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[13]:A,5167
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[13]:B,5076
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[13]:C,7846
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[13]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[13]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[13]:Y,5076
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_65:A,2933
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_65:B,9207
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_65:C,4729
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_65:Y,2933
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_167:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_167:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_167:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_167:IPB,
SPI_0_SS1_M2F_obuf/U0/U_IOENFF:A,
SPI_0_SS1_M2F_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[3]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[3]:ALn,10489
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[3]:CLK,567
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[3]:D,5608
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[3]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[3]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[3]:Q,567
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[3]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[3]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_4:A,4224
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_4:B,6994
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_4:C,3196
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_4:D,4046
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_4:Y,3196
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_1:A,3250
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_1:B,995771
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_1:C,995689
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_1:D,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_1:FCO,2855
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_34:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_34:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_34:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_34:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_33:A,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_33:B,995930
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_33:C,995881
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_33:D,2985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_33:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_33:FCO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[13]:A,5167
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[13]:B,6212
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[13]:C,8669
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[13]:D,8364
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[13]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[13]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[13]:Y,5167
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_73:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_73:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_73:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_73:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[43]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[43]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[43]:CLK,2985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[43]:D,11431
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[43]:EN,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[43]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[43]:Q,2985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[43]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[43]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_RNO_5[3]:A,5609
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_RNO_5[3]:B,6690
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_RNO_5[3]:C,2236
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_RNO_5[3]:D,4370
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_RNO_5[3]:Y,2236
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_58:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_58:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_58:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_58:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[0]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[0]:CLK,8941
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[0]:D,8764
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[0]:Q,8941
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[3]:A,4177
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[3]:B,3655
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[3]:C,6112
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[3]:D,5807
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[3]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[3]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[3]:Y,3655
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[2]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[2]:ALn,10489
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[2]:CLK,2108
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[2]:D,10128
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[2]:EN,5620
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[2]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[2]:Q,2108
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[2]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[75]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[75]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[75]:CLK,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[75]:D,11431
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[75]:EN,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[75]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[75]:Q,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[75]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[75]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_21:EN,6772
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_21:IPENn,6772
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[5]:A,10374
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[5]:B,5608
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[5]:C,11780
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[5]:Y,5608
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[8]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[8]:ALn,3493
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[8]:CLK,2790
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[8]:D,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[8]:EN,2865
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[8]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[8]:Q,2790
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[8]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[8]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_110:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_110:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_110:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_110:IPA,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_12:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_12:C,11600
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_12:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_12:IPC,11600
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[86]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[86]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[86]:CLK,3284
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[86]:D,11375
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[86]:EN,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[86]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[86]:Q,3284
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[86]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[86]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[47]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[47]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[47]:CLK,2974
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[47]:D,11512
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[47]:EN,5767
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[47]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[47]:Q,2974
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[47]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[47]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_10:A,2147
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_10:B,2584
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_10:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_10:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_10:FCI,1957
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_10:FCO,1957
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_27:A,10640
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_27:B,5614
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_27:C,6106
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_27:D,4046
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_27:Y,4046
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_5:A,10284
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_5:B,2739
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_5:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_5:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_5:FCI,2646
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_5:FCO,2646
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[12]:A,3443
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[12]:B,995975
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[12]:C,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[12]:Y,3105
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[1]:ALn,10489
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[1]:CLK,8221
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[1]:D,11460
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[1]:EN,6924
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[1]:Q,8221
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[1]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_RNIR5001:A,5436
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_RNIR5001:B,4699
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_RNIR5001:C,6872
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_RNIR5001:D,5271
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_RNIR5001:Y,4699
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_142:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_142:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_142:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_142:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[6]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[6]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[6]:CLK,10741
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[6]:D,11297
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[6]:EN,6867
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[6]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[6]:Q,10741
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[6]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[6]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH_0_sqmuxa_3:A,8885
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH_0_sqmuxa_3:B,8945
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH_0_sqmuxa_3:C,8627
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH_0_sqmuxa_3:D,8244
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH_0_sqmuxa_3:Y,8244
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[3]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[3]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[3]:D,11560
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[3]:EN,7890
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[3]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[6]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[6]:ALn,3493
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[6]:CLK,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[6]:D,1985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[6]:EN,1957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[6]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[6]:Q,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[6]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[6]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH_0_sqmuxa:A,10202
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH_0_sqmuxa:B,9156
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH_0_sqmuxa:C,8244
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH_0_sqmuxa:D,6934
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH_0_sqmuxa:Y,6934
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_2_0_a2:A,9145
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_2_0_a2:B,9540
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_2_0_a2:C,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_2_0_a2:D,8435
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_2_0_a2:Y,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[10]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[10]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[10]:CLK,2147
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[10]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[10]:EN,2406
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[10]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[10]:Q,2147
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[10]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[10]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_10:A,5664
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_10:B,5970
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_10:C,7620
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_10:D,5982
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_10:Y,5664
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[0]:ALn,10489
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[0]:CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[0]:D,11458
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[0]:EN,6598
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[0]:Q,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[0]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_21:A,7110
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_21:B,3196
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_21:C,10604
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_21:D,6848
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_21:Y,3196
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_108_2_1:A,8608
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_108_2_1:B,8538
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_108_2_1:C,8450
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_108_2_1:D,8340
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_108_2_1:Y,8340
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[119]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[119]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[119]:CLK,2947
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[119]:D,11297
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[119]:EN,5842
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[119]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[119]:Q,2947
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[119]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[119]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[9]:A,5134
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[9]:B,6179
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[9]:C,8636
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[9]:D,8331
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[9]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[9]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[9]:Y,5134
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[55]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[55]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[55]:CLK,2947
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[55]:D,11297
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[55]:EN,5767
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[55]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[55]:Q,2947
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[55]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[55]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[5]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[5]:ALn,3493
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[5]:CLK,2739
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[5]:D,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[5]:EN,2865
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[5]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[5]:Q,2739
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[5]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[5]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_54:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_54:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_54:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_54:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_54:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_31:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_31:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_31:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_31:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_31:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_17:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_17:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_17:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_17:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_17:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[1]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[1]:CLK,10724
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[1]:D,9281
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[1]:Q,10724
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_1:A,3250
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_1:B,995771
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_1:C,995689
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_1:D,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_1:FCO,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[1]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[1]:ALn,3493
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[1]:CLK,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[1]:D,1985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[1]:EN,1957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[1]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[1]:Q,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[1]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_21_FCINST1:CO,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_21_FCINST1:FCI,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_39:A,3602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_39:B,3543
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_39:C,3453
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_39:D,3207
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_39:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_39:FCO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_39:A,3602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_39:B,3543
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_39:C,3453
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_39:D,3207
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_39:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_39:FCO,3105
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_33:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_33:IPENn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_284:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_284:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_284:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_284:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_284:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s_201:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s_201:B,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s_201:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s_201:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s_201:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s_201:FCO,995918
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[27]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[27]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[27]:CLK,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[27]:D,11431
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[27]:EN,5995
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[27]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[27]:Q,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[27]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[27]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_30:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_30:IPENn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_20:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_20:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_20:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_20:IPC,
RX_ibuf/U0/U_IOPAD:PAD,
RX_ibuf/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_106:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_106:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_106:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_106:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_33:A,3585
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_33:B,3526
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_33:C,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_33:D,3190
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_33:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_33:FCO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_39:A,3455
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_39:B,995949
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_39:C,995900
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_39:D,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_39:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_39:FCO,2890
GPIO_OUT_obuf[2]/U0/U_IOPAD:D,
GPIO_OUT_obuf[2]/U0/U_IOPAD:E,
GPIO_OUT_obuf[2]/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_3:A,3042
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_3:B,4714
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_3:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_3:IPA,3042
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_3:IPB,4714
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_N_3L3_1:A,9055
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_N_3L3_1:B,5663
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_N_3L3_1:C,5258
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_N_3L3_1:Y,5258
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_3_2:A,8861
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_3_2:B,8682
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_3_2:C,8209
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_3_2:Y,8209
PWM_obuf[0]/U0/U_IOENFF:A,
PWM_obuf[0]/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_29:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_29:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_29:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_29:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_29:IPB,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_14:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_14:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_14:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_14:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_14:IPB,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_14:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_1_i:A,11757
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_1_i:B,10582
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_1_i:C,5620
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_1_i:Y,5620
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[6]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[6]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[6]:CLK,9550
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[6]:D,11297
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[6]:EN,6934
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[6]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[6]:Q,9550
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[6]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[6]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[2]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[2]:CLK,9486
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[2]:D,10511
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[2]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[2]:Q,9486
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[2]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO[3]:A,11891
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO[3]:B,10705
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO[3]:C,11747
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO[3]:D,11621
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO[3]:Y,10705
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_13:A,3372
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_13:B,995847
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_13:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_13:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_13:FCI,3151
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_13:FCO,3151
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_112:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_112:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_112:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_112:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_112:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_1[1]:A,10803
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_1[1]:B,10604
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_1[1]:C,8079
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_1[1]:D,6805
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_1[1]:Y,6805
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[7]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[7]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[7]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[7]:D,11292
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[7]:EN,6544
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[7]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[7]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[7]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[7]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[5]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[5]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[5]:CLK,3783
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[5]:D,11386
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[5]:EN,6721
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[5]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[5]:Q,3783
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[5]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[5]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[105]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[105]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[105]:CLK,2966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[105]:D,11353
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[105]:EN,5842
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[105]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[105]:Q,2966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[105]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[105]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[5]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[5]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[5]:CLK,3236
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[5]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[5]:EN,2406
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[5]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[5]:Q,3236
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[5]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[5]:SLn,
PWM_obuf[4]/U0/U_IOPAD:D,
PWM_obuf[4]/U0/U_IOPAD:E,
PWM_obuf[4]/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_64:A,4561
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_64:B,5717
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_64:C,5636
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_64:D,2973
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_64:Y,2973
SF2_MSS_sys_sb_0/CoreUARTapb_0/un1_nxtprdata_xhdl722_0_RNIA1KG:A,8518
SF2_MSS_sys_sb_0/CoreUARTapb_0/un1_nxtprdata_xhdl722_0_RNIA1KG:B,8034
SF2_MSS_sys_sb_0/CoreUARTapb_0/un1_nxtprdata_xhdl722_0_RNIA1KG:C,11603
SF2_MSS_sys_sb_0/CoreUARTapb_0/un1_nxtprdata_xhdl722_0_RNIA1KG:D,9991
SF2_MSS_sys_sb_0/CoreUARTapb_0/un1_nxtprdata_xhdl722_0_RNIA1KG:Y,8034
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[18]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[18]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[18]:CLK,3341
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[18]:D,11460
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[18]:EN,7018
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[18]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[18]:Q,3341
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[18]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[18]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[0]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[0]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[0]:CLK,3151
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[0]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[0]:EN,2406
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[0]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[0]:Q,3151
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[0]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[0]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_0:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_0:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[35]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[35]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[35]:CLK,2872
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[35]:D,11403
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[35]:EN,5767
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[35]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[35]:Q,2872
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[35]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[35]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[9]:A,8001
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[9]:B,7815
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[9]:C,4899
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[9]:D,4750
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[9]:Y,4750
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[14]:A,996158
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[14]:B,3156
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[14]:Y,3156
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[11]:A,5625
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[11]:B,5083
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[11]:C,7570
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[11]:D,7265
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[11]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[11]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[11]:Y,5083
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_21:A,3369
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_21:B,995898
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_21:C,995808
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_21:D,2974
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_21:FCI,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_21:FCO,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_45:A,3417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_45:B,995911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_45:C,995862
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_45:D,2966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_45:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_45:FCO,2890
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_170:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_170:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_170:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_170:IPA,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_i_x2[3]:A,8192
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_i_x2[3]:B,8139
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_i_x2[3]:Y,8139
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_15:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_15:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_15:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_15:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_15:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m10:A,8535
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m10:B,8435
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m10:C,8382
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m10:D,8270
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m10:Y,8270
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_0_a3_1:A,5942
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_0_a3_1:B,8924
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_0_a3_1:Y,5942
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_40:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_40:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_40:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_40:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_40:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_51:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_51:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_51:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_51:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_51:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[53]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[53]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[53]:CLK,2928
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[53]:D,11386
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[53]:EN,5767
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[53]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[53]:Q,2928
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[53]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[53]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_72:A,3175
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_72:B,6773
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_72:Y,3175
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_INTR_reg_60[2]:A,10382
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_INTR_reg_60[2]:B,5789
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_INTR_reg_60[2]:C,11796
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_INTR_reg_60[2]:D,8163
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_INTR_reg_60[2]:Y,5789
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_244:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_244:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_244:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_244:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_244:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[3]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[3]:CLK,9194
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[3]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[3]:EN,10431
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[3]:Q,9194
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[3]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1:A,9195
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1:B,9139
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1:C,9051
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1:D,8941
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1:Y,8941
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[13]:A,5076
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[13]:B,6121
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[13]:C,8578
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[13]:D,8273
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[13]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[13]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[13]:Y,5076
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[105]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[105]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[105]:CLK,2923
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[105]:D,11353
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[105]:EN,7018
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[105]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[105]:Q,2923
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[105]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[105]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[9]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[9]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[9]:CLK,2128
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[9]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[9]:EN,2406
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[9]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[9]:Q,2128
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[9]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[9]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[1]:A,4671
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[1]:B,5702
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[1]:C,8173
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[1]:D,7868
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[1]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[1]:Y,4671
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0:An,
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0:ENn,
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0:YWn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_15:A,3534
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_15:B,3475
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_15:C,3385
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_15:D,3139
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_15:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_15:FCO,3105
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_7:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_7:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_7:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_7:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_7:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_5:A,2236
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_5:B,4718
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_5:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_5:IPA,2236
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_5:IPB,4718
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[101]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[101]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[101]:CLK,2928
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[101]:D,11386
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[101]:EN,5842
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[101]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[101]:Q,2928
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[101]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[101]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_92:A,4793
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_92:B,4425
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_92:Y,4425
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_20:A,7277
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_20:B,7085
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_20:C,6982
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_20:Y,6982
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[2]:A,5306
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[2]:B,4784
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[2]:C,7241
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[2]:D,6936
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[2]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[2]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[2]:Y,4784
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[1]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[1]:CLK,9494
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[1]:D,11460
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[1]:EN,6867
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[1]:Q,9494
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[51]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[51]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[51]:CLK,2872
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[51]:D,11403
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[51]:EN,5767
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[51]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[51]:Q,2872
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[51]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[51]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[15]:A,5127
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[15]:B,5036
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[15]:C,7806
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[15]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[15]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[15]:Y,5036
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_33:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_33:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_33:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_33:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[7]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[7]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[7]:CLK,10741
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[7]:D,11292
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[7]:EN,6867
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[7]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[7]:Q,10741
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[7]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[7]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_39:A,3602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_39:B,3543
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_39:C,3453
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_39:D,3207
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_39:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_39:FCO,3105
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_2[2]:A,948
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_2[2]:B,899
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_2[2]:C,787
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_2[2]:D,658
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_2[2]:Y,658
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_1:A,4269
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_1:B,2300
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_1:C,6982
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_1:D,4500
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_1:Y,2300
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_9:A,3304
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_9:B,995779
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_9:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_9:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_9:FCI,3151
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_9:FCO,3151
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_17:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_17:C,11494
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_17:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_17:IPC,11494
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_37:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_37:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_37:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_37:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_21_FCINST1:CO,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_21_FCINST1:FCI,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[15]:A,5127
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[15]:B,6172
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[15]:C,8629
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[15]:D,8324
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[15]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[15]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[15]:Y,5127
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21_FCINST1:CO,2865
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21_FCINST1:FCI,2865
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_21_FCINST1:CO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_21_FCINST1:FCI,3105
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_12:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_12:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_12:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_12:IPA,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[3]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[3]:CLK,9546
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[3]:D,10705
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[3]:EN,11501
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[3]:Q,9546
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[0]:A,3056
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[0]:B,2520
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[0]:C,4991
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[0]:D,4686
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[0]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[0]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[0]:Y,2520
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_150:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_150:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_150:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_150:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_150:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIUBEJ2[1]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIUBEJ2[1]:B,11517
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIUBEJ2[1]:C,8618
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIUBEJ2[1]:D,11160
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIUBEJ2[1]:FCI,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIUBEJ2[1]:FCO,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIUBEJ2[1]:S,8764
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[1]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[1]:CLK,10803
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[1]:D,12946
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[1]:EN,9232
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[1]:Q,10803
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un9_psel_0_a2_RNO:A,5126
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un9_psel_0_a2_RNO:B,5205
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un9_psel_0_a2_RNO:C,5137
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un9_psel_0_a2_RNO:D,4729
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un9_psel_0_a2_RNO:Y,4729
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_138:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_138:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_138:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_138:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_138:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_93:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_93:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_93:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_93:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_7:A,10318
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_7:B,2773
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_7:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_7:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_7:FCI,2646
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_7:FCO,2646
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_9:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_9:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_9:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_9:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_9:IPB,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_9:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m14:A,9709
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m14:B,9660
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m14:C,8270
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m14:D,9451
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m14:Y,8270
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_15:EN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_53:A,7933
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_53:B,7599
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_53:C,4148
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_53:Y,4148
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[8]:A,7965
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[8]:B,7783
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[8]:C,4863
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[8]:D,4714
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[8]:Y,4714
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_164:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_164:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_164:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_164:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_164:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_s1_0_a4:A,8315
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_s1_0_a4:B,8274
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_s1_0_a4:Y,8274
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_214:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_214:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_214:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_214:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_214:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_a3[5]:A,10699
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_a3[5]:B,10694
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_a3[5]:C,9387
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_a3[5]:D,8139
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_a3[5]:Y,8139
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_1:A,7876
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_1:B,5884
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_1:C,7861
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_1:D,7888
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_1:Y,5884
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_24:CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_24:IPCLKn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_i_a2[3]:A,9546
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_i_a2[3]:B,9486
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_i_a2[3]:C,9428
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_i_a2[3]:D,8139
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns_i_a2[3]:Y,8139
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_172:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_172:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_172:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_172:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_172:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_15:A,3379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_15:B,995873
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_15:C,995824
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_15:D,2928
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_15:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_15:FCO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[15]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[15]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[15]:CLK,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[15]:D,11512
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[15]:EN,6660
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[15]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[15]:Q,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[15]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[15]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_5:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_5:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_83:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_83:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_83:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_83:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_33:A,3585
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_33:B,3526
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_33:C,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_33:D,3190
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_33:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_33:FCO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[11]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[11]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[11]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[11]:D,11399
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[11]:EN,7109
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[11]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[11]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[11]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[11]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[15]:A,7994
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[15]:B,7812
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[15]:C,4892
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[15]:D,4743
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[15]:Y,4743
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNO[12]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNO[12]:B,11689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNO[12]:C,8764
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNO[12]:D,11338
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNO[12]:FCI,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNO[12]:S,8601
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_260:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_260:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_260:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_260:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_260:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQKSK:A,10297
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQKSK:B,8941
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQKSK:C,8888
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQKSK:D,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQKSK:FCI,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQKSK:FCO,9851
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNIQKSK:Y,8601
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_27:A,3551
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_27:B,3492
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_27:C,3402
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_27:D,3156
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_27:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un201_pwm_enable_reg_1_I_27:FCO,3105
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_16:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_16:C,11500
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_16:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_16:IPC,11500
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un4_pwm_enable_reg:A,3783
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un4_pwm_enable_reg:B,1957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un4_pwm_enable_reg:Y,1957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_0_a2_0_0:A,9006
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_0_a2_0_0:B,8827
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_0_a2_0_0:C,8619
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_0_a2_0_0:D,6660
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_0_a2_0_0:Y,6660
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[1]:ALn,10489
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[1]:CLK,1926
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[1]:D,10209
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[1]:EN,5620
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[1]:Q,1926
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[1]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[2]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[2]:ALn,10489
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[2]:CLK,860
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[2]:D,10128
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[2]:EN,5620
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[2]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[2]:Q,860
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[2]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[2]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw[1]:A,6805
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw[1]:B,5717
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw[1]:C,6755
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw[1]:D,6575
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw[1]:Y,5717
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_209:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_209:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_209:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_209:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_209:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_35:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_35:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_35:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_35:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_9:A,3267
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_9:B,995796
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_9:C,995706
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_9:D,2872
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_9:FCI,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_9:FCO,2855
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[4]:A,3254
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[4]:B,996250
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[4]:Y,3254
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_32:A,7927
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_32:B,7593
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_32:C,4142
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_32:Y,4142
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[11]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[11]:B,996356
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[11]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[11]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[11]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[11]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[11]:S,996215
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_120:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_120:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_120:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_120:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[5]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[5]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[5]:CLK,9340
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[5]:D,11375
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[5]:EN,6934
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[5]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[5]:Q,9340
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[5]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[5]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_57:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_57:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_57:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_57:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_57:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_parity_err_xhdl2_0_sqmuxa_1_0_a4_3:A,9456
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_parity_err_xhdl2_0_sqmuxa_1_0_a4_3:B,9354
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_parity_err_xhdl2_0_sqmuxa_1_0_a4_3:C,9293
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_parity_err_xhdl2_0_sqmuxa_1_0_a4_3:D,9193
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_parity_err_xhdl2_0_sqmuxa_1_0_a4_3:Y,9193
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_7:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_7:IPENn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_12:CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_12:IPCLKn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_receive_full_int_1_sqmuxa_i_0_1:A,10620
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_receive_full_int_1_sqmuxa_i_0_1:B,10578
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_receive_full_int_1_sqmuxa_i_0_1:C,9254
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_receive_full_int_1_sqmuxa_i_0_1:D,10268
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_receive_full_int_1_sqmuxa_i_0_1:Y,9254
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[14]:A,5266
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[14]:B,4744
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[14]:C,7201
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[14]:D,6896
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[14]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[14]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[14]:Y,4744
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_21_FCINST1:CO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_21_FCINST1:FCI,3105
SF2_MSS_sys_sb_0/SYSRESET_POR/INST_SYSRESET_FF_IP:DEVRST_N,
SF2_MSS_sys_sb_0/SYSRESET_POR/INST_SYSRESET_FF_IP:FF_TO_START,
SF2_MSS_sys_sb_0/SYSRESET_POR/INST_SYSRESET_FF_IP:POWER_ON_RESET_N,
SF2_MSS_sys_sb_0/SYSRESET_POR/INST_SYSRESET_FF_IP:TCK,
SF2_MSS_sys_sb_0/SYSRESET_POR/INST_SYSRESET_FF_IP:TDI,
SF2_MSS_sys_sb_0/SYSRESET_POR/INST_SYSRESET_FF_IP:TMS,
SF2_MSS_sys_sb_0/SYSRESET_POR/INST_SYSRESET_FF_IP:TRSTB,
SF2_MSS_sys_sb_0/SYSRESET_POR/INST_SYSRESET_FF_IP:UTDO,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[2]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[2]:CLK,9472
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[2]:D,11403
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[2]:EN,6867
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[2]:Q,9472
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_21:A,3369
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_21:B,995898
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_21:C,995808
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_21:D,2974
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_21:FCI,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_21:FCO,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[2]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[2]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[2]:CLK,3341
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[2]:D,11460
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[2]:EN,6660
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[2]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[2]:Q,3341
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[2]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[14]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[14]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[14]:CLK,3352
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[14]:D,11296
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[14]:EN,5942
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[14]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[14]:Q,3352
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[14]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[14]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_6:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_6:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[76]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[76]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[76]:CLK,3335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[76]:D,11399
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[76]:EN,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[76]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[76]:Q,3335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[76]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[76]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_78:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_78:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_78:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_78:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_78:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[14]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[14]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[14]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[14]:D,11512
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[14]:EN,6544
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[14]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[14]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[14]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[14]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[10]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[10]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[10]:CLK,3321
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[10]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[10]:EN,2406
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[10]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[10]:Q,3321
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[10]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[10]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_wmux_1:A,8609
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_wmux_1:B,8494
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_wmux_1:C,8496
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_wmux_1:D,8191
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_wmux_1:FCI,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_wmux_1:FCO,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_wmux_1:Y,8191
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[3]:A,11868
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[3]:B,11819
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[3]:C,9235
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[3]:D,10216
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[3]:Y,9235
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_2:A,5664
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_2:B,5762
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_2:C,3653
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_2:D,3002
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_2:Y,3002
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:ADn,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:ALn,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:CLK,12954
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:D,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:EN,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:LAT,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:Q,12954
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:SD,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_33:A,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_33:B,995930
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_33:C,995881
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_33:D,2985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_33:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_33:FCO,2890
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_48:A,4746
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_48:B,5928
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_48:C,5844
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_48:D,3196
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_48:Y,3196
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_152:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_152:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_152:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_152:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_152:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNINBHF9[8]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNINBHF9[8]:B,11650
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNINBHF9[8]:C,8737
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNINBHF9[8]:D,11293
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNINBHF9[8]:FCI,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNINBHF9[8]:FCO,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNINBHF9[8]:S,8669
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[10]:A,4867
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[10]:B,5912
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[10]:C,8369
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[10]:D,8064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[10]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[10]:Y,4867
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_59:A,9572
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_59:B,7913
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_59:C,6580
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_59:D,5636
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_59:Y,5636
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_9:A,3360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_9:B,995854
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_9:C,995805
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_9:D,2909
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_9:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_9:FCO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_14:A,10437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_14:B,2892
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_14:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_14:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_14:FCI,2646
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_14:FCO,2646
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un15_fixed_config_0_a2:A,3503
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un15_fixed_config_0_a2:B,2624
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un15_fixed_config_0_a2:C,4577
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un15_fixed_config_0_a2:D,4179
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un15_fixed_config_0_a2:Y,2624
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_1:A,3250
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_1:B,995771
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_1:C,995689
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_1:D,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_1:FCO,2855
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_75:A,6558
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_75:B,6622
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_75:Y,6558
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_6:A,3253
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_6:B,995728
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_6:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_6:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_6:FCI,3151
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_6:FCO,3151
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_109:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_109:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_109:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_109:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[103]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[103]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[103]:CLK,2947
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[103]:D,11297
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[103]:EN,5842
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[103]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[103]:Q,2947
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[103]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[103]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_39:A,3602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_39:B,3543
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_39:C,3453
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_39:D,3207
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_39:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_39:FCO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[4]:A,3756
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[4]:B,4801
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[4]:C,7258
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[4]:D,6953
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[4]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[4]:Y,3756
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNI25KI7[7]:A,628
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNI25KI7[7]:B,537
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNI25KI7[7]:C,417
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNI25KI7[7]:Y,417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[13]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[13]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[13]:CLK,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[13]:D,11444
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[13]:EN,6660
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[13]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[13]:Q,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[13]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[13]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[7]:A,4987
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[7]:B,6031
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[7]:C,8489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[7]:D,8184
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[7]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[7]:Y,4987
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[71]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[71]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[71]:CLK,2947
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[71]:D,11297
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[71]:EN,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[71]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[71]:Q,2947
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[71]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[71]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_32:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_32:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_32:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_32:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_32:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[0]:A,11691
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[0]:B,11827
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[0]:Y,11691
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[9]:A,5441
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[9]:B,4899
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[9]:C,7376
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[9]:D,7071
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[9]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[9]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[9]:Y,4899
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_195:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_195:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_195:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_195:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_195:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_27:A,3398
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_27:B,995892
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_27:C,995843
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_27:D,2947
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_27:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_27:FCO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_1:A,3500
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_1:B,3441
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_1:C,3351
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_1:D,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_1:FCO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[1]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[1]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[1]:CLK,9295
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[1]:D,11460
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[1]:EN,6934
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[1]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[1]:Q,9295
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[1]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[1]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_55:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_55:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_55:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_55:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_55:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_36_i:A,3783
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_36_i:B,1957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_36_i:Y,1957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[102]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[102]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[102]:CLK,3379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[102]:D,11375
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[102]:EN,5842
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[102]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[102]:Q,3379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[102]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[102]:SLn,
SPI_0_DO_M2F_obuf/U0/U_IOENFF:A,
SPI_0_DO_M2F_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_0[2]:A,981
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_0[2]:B,859
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_0[2]:C,860
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_0[2]:D,718
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_0[2]:Y,718
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_232:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_232:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_232:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_232:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_232:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_27:A,3551
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_27:B,3492
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_27:C,3402
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_27:D,3156
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_27:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_27:FCO,3105
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_temp_xhdl10:A,6795
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_temp_xhdl10:B,6733
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_temp_xhdl10:C,8228
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_temp_xhdl10:D,8392
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_temp_xhdl10:Y,6733
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[13]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[13]:B,996173
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[13]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[13]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[13]:FCI,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[13]:FCO,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[13]:S,995956
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_274:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_274:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_274:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_274:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_274:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_o4[0]:A,10669
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_o4[0]:B,10578
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_o4[0]:C,9372
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_o4[0]:D,7684
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_o4[0]:Y,7684
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[1]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[1]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[1]:D,11460
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[1]:EN,7890
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[1]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[38]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[38]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[38]:CLK,3379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[38]:D,11375
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[38]:EN,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[38]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[38]:Q,3379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[38]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[38]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[64]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[64]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[64]:CLK,3369
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[64]:D,11400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[64]:EN,5767
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[64]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[64]:Q,3369
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[64]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[64]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[15]:A,5036
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[15]:B,6078
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[15]:C,8538
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[15]:D,8233
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[15]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[15]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[15]:Y,5036
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[64]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[64]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[64]:CLK,3474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[64]:D,11400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[64]:EN,5767
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[64]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[64]:Q,3474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[64]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[64]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_74:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_74:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_74:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_74:IPA,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[0]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[0]:CLK,8394
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[0]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[0]:EN,10431
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[0]:Q,8394
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_45:A,3417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_45:B,995911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_45:C,995862
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_45:D,2966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_45:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_45:FCO,2890
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_122:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_122:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_122:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_122:IPA,
PWM_obuf[1]/U0/U_IOPAD:D,
PWM_obuf[1]/U0/U_IOPAD:E,
PWM_obuf[1]/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_un99_fixed_config:A,10680
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_un99_fixed_config:B,10582
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_un99_fixed_config:Y,10582
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_15:A,3534
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_15:B,3475
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_15:C,3385
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_15:D,3139
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_15:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_15:FCO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_21:A,3474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_21:B,995968
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_21:C,995919
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_21:D,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_21:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_21:FCO,2890
TX_obuf/U0/U_IOPAD:D,
TX_obuf/U0/U_IOPAD:E,
TX_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[110]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[110]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[110]:CLK,3352
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[110]:D,11296
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[110]:EN,7018
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[110]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[110]:Q,3352
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[110]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[110]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[15]:A,10630
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[15]:B,10539
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[15]:C,6096
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[15]:D,5315
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[15]:Y,5315
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_2_i:A,11757
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_2_i:B,10582
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_2_i:C,5620
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_2_i:Y,5620
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_108_2:A,8340
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_108_2:B,7154
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_108_2:C,9451
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_108_2:D,9325
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_108_2:Y,7154
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[91]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[91]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[91]:CLK,2985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[91]:D,11431
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[91]:EN,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[91]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[91]:Q,2985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[91]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[91]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[2]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[2]:CLK,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[2]:D,10726
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[2]:EN,10198
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[2]:Q,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[2]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_52:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_52:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_52:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_52:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_52:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[10]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[10]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[10]:CLK,9139
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[10]:D,8635
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[10]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[10]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[10]:Q,9139
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[10]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[10]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_97:A,10779
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_97:B,7772
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_97:C,11700
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_97:D,11427
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_97:Y,7772
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_33:A,3585
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_33:B,3526
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_33:C,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_33:D,3190
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_33:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_33:FCO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[3]:A,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[3]:B,1985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[3]:C,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[3]:D,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[3]:Y,1985
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[1]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[1]:CLK,11731
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[1]:D,10660
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[1]:Q,11731
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[13]:A,5474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[13]:B,4932
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[13]:C,7416
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[13]:D,7111
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[13]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[13]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[13]:Y,4932
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s[15]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s[15]:B,996395
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s[15]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s[15]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s[15]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s[15]:S,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_14:A,3389
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_14:B,995864
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_14:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_14:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_14:FCI,3151
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_14:FCO,3151
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_11:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_11:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_parity_err_xhdl2_0_sqmuxa_1_0_a4_0:A,9334
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_parity_err_xhdl2_0_sqmuxa_1_0_a4_0:B,9276
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_parity_err_xhdl2_0_sqmuxa_1_0_a4_0:C,9127
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_parity_err_xhdl2_0_sqmuxa_1_0_a4_0:D,7990
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_parity_err_xhdl2_0_sqmuxa_1_0_a4_0:Y,7990
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[36]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[36]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[36]:CLK,3267
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[36]:D,11560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[36]:EN,5767
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[36]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[36]:Q,3267
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[36]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[36]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_21_FCINST1:CO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_21_FCINST1:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_6_0_a2:A,8671
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_6_0_a2:B,7018
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_6_0_a2:C,7920
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_6_0_a2:Y,7018
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_N_6L10_1:A,7250
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_N_6L10_1:B,7179
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_N_6L10_1:C,10748
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_N_6L10_1:Y,7179
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_1:A,3250
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_1:B,995771
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_1:C,995689
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_1:D,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_1:FCO,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_21:A,3474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_21:B,995968
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_21:C,995919
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_21:D,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_21:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_21:FCO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[84]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[84]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[84]:CLK,3360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[84]:D,11560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[84]:EN,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[84]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[84]:Q,3360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[84]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[84]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_254:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_254:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_254:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_254:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_254:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[9]:A,5134
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[9]:B,5043
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[9]:C,7813
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[9]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[9]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[9]:Y,5043
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_60:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_60:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_60:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_60:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_35:A,8014
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_35:B,7832
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_35:C,4912
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_35:D,4778
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_35:Y,4778
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[9]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[9]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[9]:CLK,8866
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[9]:D,8652
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[9]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[9]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[9]:Q,8866
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[9]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[9]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_206:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_206:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_206:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_206:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_206:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[8]:A,10749
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[8]:B,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[8]:C,10582
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[8]:D,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[8]:Y,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIUIIG6[5]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIUIIG6[5]:B,11593
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIUIIG6[5]:C,8686
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIUIIG6[5]:D,11236
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIUIIG6[5]:FCI,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIUIIG6[5]:FCO,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIUIIG6[5]:S,8720
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[2]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[2]:CLK,10625
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[2]:D,11403
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[2]:EN,6867
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[2]:Q,10625
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[9]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[9]:B,996318
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[9]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[9]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[9]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[9]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[9]:S,996253
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_q1:ADn,
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_q1:ALn,
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_q1:CLK,12954
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_q1:D,
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_q1:EN,
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_q1:LAT,
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_q1:Q,12954
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_q1:SD,
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_q1:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_1:A,3500
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_1:B,3441
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_1:C,3351
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_1:D,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_1:FCO,3105
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_2_sqmuxa_0_a4:A,10621
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_2_sqmuxa_0_a4:B,10685
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_2_sqmuxa_0_a4:Y,10621
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_71:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_71:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_71:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_71:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[81]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[81]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[81]:CLK,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[81]:D,11458
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[81]:EN,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[81]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[81]:Q,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[81]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[81]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_74:A,6430
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_74:B,6494
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_74:Y,6430
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[0]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[0]:CLK,10803
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[0]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[0]:EN,9232
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[0]:Q,10803
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_39:A,3352
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_39:B,995881
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_39:C,995791
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_39:D,2957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_39:FCI,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_39:FCO,2855
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[10]:A,3443
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[10]:B,996013
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[10]:C,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[10]:Y,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_39:A,3602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_39:B,3543
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_39:C,3453
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_39:D,3207
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_39:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_39:FCO,3105
SPI_0_SS2_M2F_obuf/U0/U_IOOUTFF:A,
SPI_0_SS2_M2F_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[6]:A,10741
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[6]:B,11839
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[6]:C,10582
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[6]:D,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[6]:Y,10489
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_2:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_2:IPC,
SPI_0_SS1_M2F_obuf/U0/U_IOOUTFF:A,
SPI_0_SS1_M2F_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_7:A,2933
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_7:B,4567
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_7:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_7:IPA,2933
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_7:IPB,4567
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/un1_tx_parity_1_sqmuxa_0:A,11756
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/un1_tx_parity_1_sqmuxa_0:B,11703
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/un1_tx_parity_1_sqmuxa_0:C,10342
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/un1_tx_parity_1_sqmuxa_0:D,11481
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/un1_tx_parity_1_sqmuxa_0:Y,10342
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[5]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[5]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[5]:CLK,9555
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[5]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[5]:EN,10431
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[5]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[5]:Q,9555
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[5]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[5]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_receive_full_int_1_sqmuxa_i_0:A,10683
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_receive_full_int_1_sqmuxa_i_0:B,9254
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_receive_full_int_1_sqmuxa_i_0:C,8274
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_receive_full_int_1_sqmuxa_i_0:D,6754
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_receive_full_int_1_sqmuxa_i_0:Y,6754
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[15]:A,5036
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[15]:B,4743
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[15]:C,8953
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[15]:D,8981
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[15]:Y,4743
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[1]:A,4780
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[1]:B,5825
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[1]:C,8282
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[1]:D,7977
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[1]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux_0[1]:Y,4780
SF2_MSS_sys_sb_0/CCC_0/GL1_INST/U0_RGB1:An,
SF2_MSS_sys_sb_0/CCC_0/GL1_INST/U0_RGB1:ENn,
SF2_MSS_sys_sb_0/CCC_0/GL1_INST/U0_RGB1:YL,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[35]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[35]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[35]:CLK,2909
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[35]:D,11403
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[35]:EN,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[35]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[35]:Q,2909
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[35]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[35]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[40]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[40]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[40]:CLK,3301
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[40]:D,11292
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[40]:EN,5767
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[40]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[40]:Q,3301
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[40]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[40]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_33:A,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_33:B,995930
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_33:C,995881
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_33:D,2985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_33:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_33:FCO,2890
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_224:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_224:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_224:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_224:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_224:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[70]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[70]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[70]:CLK,3379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[70]:D,11375
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[70]:EN,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[70]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[70]:Q,3379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[70]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[70]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_5:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_5:IPENn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_6:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_6:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[2]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[2]:B,996185
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[2]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[2]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[2]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[2]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[2]:S,996288
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[3]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[3]:CLK,11555
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[3]:D,11560
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[3]:EN,6867
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[3]:Q,11555
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[7]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[7]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[7]:CLK,3783
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[7]:D,11297
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[7]:EN,6721
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[7]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[7]:Q,3783
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[7]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[7]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[7]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[7]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[7]:CLK,9285
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[7]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[7]:EN,10431
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[7]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[7]:Q,9285
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[7]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[7]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_RNO[2]:A,9446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_RNO[2]:B,10511
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_RNO[2]:C,11773
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_RNO[2]:D,11609
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_RNO[2]:Y,9446
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_18:A,8902
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_18:B,8966
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_18:C,5757
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_18:D,5693
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_18:Y,5693
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA_RNO[0]:A,6064
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA_RNO[0]:B,9995
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA_RNO[0]:C,6805
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA_RNO[0]:Y,6064
SF2_MSS_sys_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/U0:CLKOUT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[97]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[97]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[97]:CLK,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[97]:D,11458
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[97]:EN,7018
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[97]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[97]:Q,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[97]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[97]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_11:A,3338
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_11:B,995813
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_11:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_11:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_11:FCI,3151
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_11:FCO,3151
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_188:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_188:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_188:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_188:IPA,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[7]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[7]:ALn,10489
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[7]:CLK,1865
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[7]:D,5884
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[7]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[7]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[7]:Q,1865
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[7]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[7]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_13:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_13:C,11488
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_13:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_13:IPC,11488
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_66:A,3893
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_66:B,3861
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_66:Y,3861
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3_1_sqmuxa_0_a2_i:A,11852
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3_1_sqmuxa_0_a2_i:B,11762
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3_1_sqmuxa_0_a2_i:Y,11762
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[2]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[2]:CLK,10702
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[2]:D,6064
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[2]:EN,8034
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[2]:Q,10702
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[2]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[3]:A,10726
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[3]:B,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[3]:Y,10726
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_98:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_98:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_98:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_98:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[15]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[15]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[15]:CLK,2974
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[15]:D,11512
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[15]:EN,5942
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[15]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[15]:Q,2974
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[15]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[15]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i:CLK,4010
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i:D,11745
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i:EN,7031
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i:Q,4010
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[6]:A,996187
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[6]:B,3345
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[6]:C,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[6]:Y,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[8]:A,1957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[8]:B,4765
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[8]:C,2973
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[8]:D,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[8]:Y,1957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[12]:A,4951
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[12]:B,4860
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[12]:C,7630
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[12]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[12]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[12]:Y,4860
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_7:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_7:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[21]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[21]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[21]:CLK,2928
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[21]:D,11386
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[21]:EN,7018
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[21]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[21]:Q,2928
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[21]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[21]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_133:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_133:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_133:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_133:IPA,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[7]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[7]:ALn,10489
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[7]:CLK,2979
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[7]:D,5608
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[7]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[7]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[7]:Q,2979
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[7]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[7]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[10]:A,5644
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[10]:B,5102
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[10]:C,7589
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[10]:D,7284
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[10]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[10]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_1[10]:Y,5102
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_3_RNI3A2O1[1]:A,537
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_3_RNI3A2O1[1]:B,567
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_3_RNI3A2O1[1]:C,2888
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_3_RNI3A2O1[1]:D,2714
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_3_RNI3A2O1[1]:Y,537
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[5]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[5]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[5]:CLK,2928
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[5]:D,11386
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[5]:EN,6660
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[5]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[5]:Q,2928
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[5]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[5]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[12]:A,4951
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[12]:B,5996
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[12]:C,8453
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[12]:D,8148
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[12]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[12]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[12]:Y,4951
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[20]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[20]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[20]:CLK,3267
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[20]:D,11560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[20]:EN,5995
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[20]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[20]:Q,3267
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[20]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[20]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_88:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_88:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_88:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_88:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_88:IPB,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:ADn,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:ALn,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:CLK,11796
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:D,12954
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:EN,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:LAT,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:Q,11796
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:SD,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[5]:A,1957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[5]:B,4765
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[5]:C,2973
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[5]:D,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[5]:Y,1957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[2]:A,5449
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[2]:B,4907
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[2]:C,7391
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[2]:D,7086
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[2]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[2]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[2]:Y,4907
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_a2_1_2[3]:A,8175
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_a2_1_2[3]:B,8831
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_a2_1_2[3]:Y,8175
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[33]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[33]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[33]:CLK,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[33]:D,11458
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[33]:EN,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[33]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[33]:Q,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[33]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[33]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_26:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_26:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_26:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_26:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[90]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[90]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[90]:CLK,3417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[90]:D,11376
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[90]:EN,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[90]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[90]:Q,3417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[90]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[90]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[49]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[49]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[49]:CLK,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[49]:D,11458
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[49]:EN,5767
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[49]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[49]:Q,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[49]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[49]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_33:A,3335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_33:B,995864
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_33:C,995774
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_33:D,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_33:FCI,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_33:FCO,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_45:A,3417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_45:B,995911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_45:C,995862
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_45:D,2966
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_45:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_45:FCO,2890
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_RNO[1]:A,11937
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_RNO[1]:B,11785
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_RNO[1]:C,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_RNO[1]:D,10209
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_RNO[1]:Y,10209
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[1]:ALn,10489
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[1]:CLK,7489
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[1]:D,11460
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[1]:EN,6598
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[1]:Q,7489
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[1]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_34:A,8054
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_34:B,7720
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_34:C,4269
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_34:Y,4269
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_77:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_77:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_77:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_77:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_77:IPB,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_1:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_1:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_1:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_1:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_1:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_33:A,3335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_33:B,995864
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_33:C,995774
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_33:D,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_33:FCI,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_33:FCO,2855
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_3:EN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_57:A,9422
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_57:B,7763
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_57:C,6430
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_57:D,5486
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_57:Y,5486
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_233:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_233:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_233:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_233:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_233:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_148:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_148:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_148:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_148:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_148:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_33:A,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_33:B,995930
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_33:C,995881
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_33:D,2985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_33:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un280_pwm_enable_reg_1_I_33:FCO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_27:A,3301
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_27:B,995830
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_27:C,995740
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_27:D,2906
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_27:FCI,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_27:FCO,2855
RX_ibuf/U0/U_IOINFF:A,
RX_ibuf/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[65]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[65]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[65]:CLK,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[65]:D,11458
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[65]:EN,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[65]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[65]:Q,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[65]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[65]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[3]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[3]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[3]:CLK,2909
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[3]:D,11403
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[3]:EN,6660
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[3]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[3]:Q,2909
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[3]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[3]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_INTR_reg_48[1]:A,10463
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_INTR_reg_48[1]:B,5789
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_INTR_reg_48[1]:C,11796
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_INTR_reg_48[1]:D,8163
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_INTR_reg_48[1]:Y,5789
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA[3]:A,7179
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA[3]:B,8190
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA[3]:C,2236
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA[3]:D,5258
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA[3]:Y,2236
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_9:A,3360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_9:B,995854
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_9:C,995805
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_9:D,2909
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_9:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_9:FCO,2890
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_cnt_xmit_bit_sel_3_i_0_o2[1]:A,10737
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_cnt_xmit_bit_sel_3_i_0_o2[1]:B,10705
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_cnt_xmit_bit_sel_3_i_0_o2[1]:Y,10705
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_39:A,3602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_39:B,3543
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_39:C,3453
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_39:D,3207
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_39:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_39:FCO,3105
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_bm[0]:A,3604
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_bm[0]:B,8399
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_bm[0]:C,3166
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_bm[0]:D,3513
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_bm[0]:Y,3166
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[7]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[7]:B,996280
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[7]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[7]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[7]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[7]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[7]:S,996291
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[1]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[1]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[1]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[1]:D,11460
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[1]:EN,6544
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[1]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[1]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[1]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[1]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[3]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[3]:ALn,10489
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[3]:CLK,659
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[3]:D,5884
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[3]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[3]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[3]:Q,659
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[3]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[3]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_28:A,10662
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_28:B,5636
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_28:C,6128
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_28:D,4068
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_28:Y,4068
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_84:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_84:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_84:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_84:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_84:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_1:A,3341
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_1:B,995827
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_1:C,995786
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_1:D,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_1:FCO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_21_FCINST1:CO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_21_FCINST1:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[10]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[10]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[10]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[10]:D,11431
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[10]:EN,6544
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[10]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[10]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[10]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[10]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_51:A,8002
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_51:B,7668
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_51:C,4217
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_51:Y,4217
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_2_i:A,11757
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_2_i:B,10582
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_2_i:C,5620
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_2_i:Y,5620
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_205:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_205:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_205:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_205:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_205:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_205:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[62]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[62]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[62]:CLK,3455
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[62]:D,11296
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[62]:EN,5767
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[62]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[62]:Q,3455
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[62]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[62]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[3]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[3]:ALn,10489
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[3]:CLK,658
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[3]:D,5608
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[3]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[3]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[3]:Q,658
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[3]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[3]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_0:A,7945
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_0:B,5608
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_0:C,7845
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_0:Y,5608
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[29]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[29]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[29]:CLK,2957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[29]:D,11444
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[29]:EN,5995
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[29]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[29]:Q,2957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[29]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[29]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[14]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[14]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[14]:CLK,3389
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[14]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[14]:EN,2406
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[14]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[14]:Q,3389
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[14]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[14]:SLn,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_15:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_15:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_15:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_15:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_15:IPB,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_15:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_75:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_75:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_75:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_75:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_75:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_161:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_161:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_161:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_161:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_161:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_113:A,11844
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_113:B,11793
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_113:C,10423
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_113:Y,10423
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_15:A,3379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_15:B,995873
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_15:C,995824
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_15:D,2928
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_15:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_15:FCO,2890
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_14:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int:CLK,3123
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int:D,8015
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int:EN,6875
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int:Q,3123
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int:CLK,11719
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int:D,10440
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int:EN,12625
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int:Q,11719
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[11]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[11]:B,996135
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[11]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[11]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[11]:FCI,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[11]:FCO,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[11]:S,995994
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI3E9H5[4]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI3E9H5[4]:B,11574
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI3E9H5[4]:C,8669
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI3E9H5[4]:D,11217
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI3E9H5[4]:FCI,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI3E9H5[4]:FCO,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI3E9H5[4]:S,8737
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_107:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_107:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_107:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_107:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[0]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[0]:CLK,11768
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[0]:D,6064
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[0]:EN,8034
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[0]:Q,11768
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[1]:A,5425
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[1]:B,4883
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[1]:C,7370
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[1]:D,7065
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[1]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[1]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[1]:Y,4883
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_282:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_282:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_282:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_282:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_282:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[7]:A,8089
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[7]:B,7884
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[7]:C,4987
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[7]:D,4884
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[7]:Y,4884
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un15_fixed_config_0_a2_RNIRT8P:A,2867
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un15_fixed_config_0_a2_RNIRT8P:B,2754
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un15_fixed_config_0_a2_RNIRT8P:C,2624
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un15_fixed_config_0_a2_RNIRT8P:Y,2624
PWM_obuf[5]/U0/U_IOENFF:A,
PWM_obuf[5]/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[6]:A,5507
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[6]:B,4965
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[6]:C,7447
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[6]:D,7142
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[6]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[6]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[6]:Y,4965
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[1]:A,3254
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[1]:B,996297
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[1]:Y,3254
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[0]:ALn,10489
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[0]:CLK,8399
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[0]:D,5789
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[0]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[0]:Q,8399
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[0]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_118:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_118:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_118:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_118:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[5]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[5]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[5]:CLK,10691
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[5]:D,11375
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[5]:EN,6867
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[5]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[5]:Q,10691
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[5]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[5]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[100]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[100]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[100]:CLK,3360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[100]:D,11560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[100]:EN,5842
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[100]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[100]:Q,3360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[100]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[100]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_1_i:A,11765
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_1_i:B,10632
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_1_i:C,5620
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_1_i:Y,5620
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_RNI3E001:A,5480
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_RNI3E001:B,4743
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_RNI3E001:C,6912
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_RNI3E001:D,5315
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_RNI3E001:Y,4743
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_0_RNIRPTQ_0:A,8241
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_0_RNIRPTQ_0:B,8626
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_0_RNIRPTQ_0:C,5884
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_0_RNIRPTQ_0:D,5608
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_0_a2_0_RNIRPTQ_0:Y,5608
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[13]:A,996177
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[13]:B,3156
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[13]:Y,3156
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_91:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_91:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_91:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_91:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_91:IPB,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_RNO[3]:A,4394
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_RNO[3]:B,2236
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_RNO[3]:C,7066
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_RNO[3]:D,5051
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_RNO[3]:Y,2236
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNIU0EI[5]:A,659
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNIU0EI[5]:B,664
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNIU0EI[5]:Y,659
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[1]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[1]:CLK,9560
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[1]:D,6064
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[1]:EN,8034
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[1]:Q,9560
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[1]:SLn,
SPI_0_DO_M2F_obuf/U0/U_IOOUTFF:A,
SPI_0_DO_M2F_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[82]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[82]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[82]:CLK,3341
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[82]:D,11460
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[82]:EN,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[82]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[82]:Q,3341
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[82]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[82]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_24:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_24:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[6]:A,5320
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[6]:B,4778
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[6]:C,7265
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[6]:D,6960
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[6]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[6]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[6]:Y,4778
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[12]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[12]:ALn,3493
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[12]:CLK,2858
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[12]:D,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[12]:EN,2865
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[12]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[12]:Q,2858
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[12]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[12]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[0]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[0]:CLK,8270
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[0]:D,7772
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[0]:Q,8270
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[112]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[112]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[112]:CLK,3369
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[112]:D,11400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[112]:EN,7018
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[112]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[112]:Q,3369
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[112]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[112]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[4]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[4]:B,996223
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[4]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[4]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[4]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[4]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[4]:S,996250
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[2]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[2]:ALn,10489
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[2]:CLK,7537
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[2]:D,5789
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[2]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[2]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[2]:Q,7537
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[2]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[2]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_9:A,3175
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_9:B,4744
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_9:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_9:IPA,3175
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_9:IPB,4744
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_45:A,3328
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_45:B,995980
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_45:C,995890
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_45:D,2933
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_45:FCI,2865
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_45:FCO,2865
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_81:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_81:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_81:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_81:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_81:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i_0_sqmuxa:A,11745
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i_0_sqmuxa:B,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i_0_sqmuxa:Y,11745
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[20]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[20]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[20]:CLK,3360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[20]:D,11560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[20]:EN,7018
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[20]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[20]:Q,3360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[20]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[20]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_72:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_72:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_72:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_72:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[11]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[11]:ALn,3493
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[11]:CLK,2601
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[11]:D,3156
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[11]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[11]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[11]:Q,2601
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[11]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[11]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[3]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[3]:ALn,3493
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[3]:CLK,2465
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[3]:D,3254
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[3]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[3]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[3]:Q,2465
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[3]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[12]:A,5089
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[12]:B,4567
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[12]:C,7024
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[12]:D,6719
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[12]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[12]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[12]:Y,4567
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[2]:A,11868
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[2]:B,10429
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[2]:C,9235
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[2]:Y,9235
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[12]:A,4860
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[12]:B,5905
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[12]:C,8362
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[12]:D,8057
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[12]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[12]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[12]:Y,4860
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[2]:A,10726
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[2]:B,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[2]:Y,10726
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_RNO_9[3]:A,3618
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_RNO_9[3]:B,2239
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_RNO_9[3]:C,6021
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_RNO_9[3]:D,5895
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_RNO_9[3]:Y,2239
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un3_psel_0_a2_RNI865N:A,7109
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un3_psel_0_a2_RNI865N:B,7205
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un3_psel_0_a2_RNI865N:Y,7109
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[1]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[1]:ALn,3493
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[1]:CLK,2671
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[1]:D,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[1]:EN,2865
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[1]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[1]:Q,2671
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[1]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[1]:SLn,
GPIO_OUT_obuf[0]/U0/U_IOPAD:D,
GPIO_OUT_obuf[0]/U0/U_IOPAD:E,
GPIO_OUT_obuf[0]/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_8:A,3196
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_8:B,4783
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_8:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_8:IPA,3196
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_8:IPB,4783
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_3:A,2014
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_3:B,2465
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_3:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_3:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_3:FCI,1957
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_3:FCO,1957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[71]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[71]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[71]:CLK,2906
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[71]:D,11297
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[71]:EN,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[71]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[71]:Q,2906
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[71]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[71]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_242:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_242:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_242:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_242:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_242:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[3]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[3]:CLK,8998
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[3]:D,8754
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[3]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[3]:Q,8998
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[3]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[12]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[12]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[12]:CLK,10297
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[12]:D,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[12]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[12]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[12]:Q,10297
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[12]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[12]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_42:A,2303
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_42:B,1874
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_42:C,5085
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_42:D,2835
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_42:Y,1874
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[12]:A,4567
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[12]:B,5586
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[12]:C,8083
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[12]:D,7798
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[12]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[12]:Y,4567
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[3]:A,3254
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[3]:B,996269
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[3]:Y,3254
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_50:A,8175
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_50:B,7967
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_50:C,3653
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_50:D,4812
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_50:Y,3653
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_4:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_4:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_4[0]:A,6064
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_4[0]:B,8522
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_4[0]:Y,6064
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_0_sqmuxa_0_a4_2:A,10748
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_0_sqmuxa_0_a4_2:B,10650
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_0_sqmuxa_0_a4_2:C,10599
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_0_sqmuxa_0_a4_2:D,10440
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_0_sqmuxa_0_a4_2:Y,10440
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_21:A,3474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_21:B,995968
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_21:C,995919
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_21:D,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_21:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_21:FCO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_13:A,2204
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_13:B,2635
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_13:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_13:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_13:FCI,1957
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_13:FCO,1957
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_39:A,3362
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_39:B,996014
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_39:C,995924
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_39:D,2967
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_39:FCI,2865
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_39:FCO,2865
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[4]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[4]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[4]:CLK,9409
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[4]:D,7340
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[4]:EN,8034
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[4]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[4]:Q,9409
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[4]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[4]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIQ25F8[7]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIQ25F8[7]:B,11631
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIQ25F8[7]:C,8720
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIQ25F8[7]:D,11274
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIQ25F8[7]:FCI,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIQ25F8[7]:FCO,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIQ25F8[7]:S,8686
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn_0_0:A,7631
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn_0_0:B,6875
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn_0_0:C,7240
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn_0_0:Y,6875
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_3_iv_i:A,11868
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_3_iv_i:B,11781
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_3_iv_i:C,10588
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_3_iv_i:D,8089
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_3_iv_i:Y,8089
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[1]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[1]:B,996166
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[1]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[1]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[1]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[1]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[1]:S,996297
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[1]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[1]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[1]:CLK,1976
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[1]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[1]:EN,2406
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[1]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[1]:Q,1976
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[1]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[1]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_261:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_261:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_261:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_261:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_261:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[3]:A,11891
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[3]:B,11827
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[3]:C,11731
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[3]:D,10406
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[3]:Y,10406
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_2:A,3185
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_2:B,995660
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_2:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_2:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_2:FCI,3151
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_2:FCO,3151
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[13]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[13]:ALn,3493
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[13]:CLK,2635
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[13]:D,3156
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[13]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[13]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[13]:Q,2635
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[13]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[13]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/g0_10:A,2624
SF2_MSS_sys_sb_0/CoreGPIO_0/g0_10:B,3036
SF2_MSS_sys_sb_0/CoreGPIO_0/g0_10:C,3465
SF2_MSS_sys_sb_0/CoreGPIO_0/g0_10:D,3394
SF2_MSS_sys_sb_0/CoreGPIO_0/g0_10:Y,2624
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_39:A,3602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_39:B,3543
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_39:C,3453
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_39:D,3207
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_39:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_39:FCO,3105
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[3]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[3]:CLK,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[3]:D,10406
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[3]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[3]:Q,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[3]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_filtered_i_o2:A,9613
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_filtered_i_o2:B,9522
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_filtered_i_o2:C,9464
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_filtered_i_o2:Y,9464
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_9:B,2572
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_9:C,2300
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_9:IPB,2572
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_9:IPC,2300
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_21_FCINST1:CO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_21_FCINST1:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_4_0_a2:A,9607
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_4_0_a2:B,9085
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_4_0_a2:C,5767
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_4_0_a2:Y,5767
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_parity:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_parity:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_parity:CLK,10588
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_parity:D,8220
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_parity:EN,10342
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_parity:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_parity:Q,10588
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_parity:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_parity:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_28:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_28:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[6]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[6]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[6]:CLK,3379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[6]:D,11375
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[6]:EN,6660
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[6]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[6]:Q,3379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[6]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[6]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0_RNIG46R:A,5463
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0_RNIG46R:B,5413
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0_RNIG46R:C,2750
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0_RNIG46R:Y,2750
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_178:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_178:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_178:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_178:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[12]:A,996196
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[12]:B,3156
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[12]:Y,3156
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_21_FCINST1:CO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un242_pwm_enable_reg_1_I_21_FCINST1:FCI,2890
PWM_obuf[2]/U0/U_IOOUTFF:A,
PWM_obuf[2]/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un11_psel_0_a2:A,4674
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un11_psel_0_a2:B,4495
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un11_psel_0_a2:C,4266
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un11_psel_0_a2:D,2390
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un11_psel_0_a2:Y,2390
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_97:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_97:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_97:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_97:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[8]:A,5098
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[8]:B,5007
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[8]:C,7777
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[8]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[8]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_3[8]:Y,5007
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_19:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_19:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_19:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_19:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_19:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_165:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_165:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_165:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_165:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_165:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_212:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_212:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_212:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_212:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_212:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[2]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[2]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[2]:D,11403
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[2]:EN,7890
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[2]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_39:A,3352
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_39:B,995881
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_39:C,995791
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_39:D,2957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_39:FCI,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_39:FCO,2855
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_0:A,4142
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_0:B,3042
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_0:C,6871
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_0:D,4373
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_0:Y,3042
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_1:A,3260
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_1:B,995904
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_1:C,995822
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_1:D,2865
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_1:FCO,2865
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[16]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[16]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[16]:CLK,3369
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[16]:D,11400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[16]:EN,5942
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[16]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[16]:Q,3369
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[16]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[16]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[14]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[14]:ALn,3493
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[14]:CLK,2652
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[14]:D,3156
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[14]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[14]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[14]:Q,2652
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[14]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[14]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[4]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[4]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[4]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[4]:D,11386
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[4]:EN,6544
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[4]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[4]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[4]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[4]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_87:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_87:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_87:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_87:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_87:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[1]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[1]:CLK,8516
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[1]:D,9379
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[1]:Q,8516
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[1]:SLn,
GPIO_OUT_obuf[1]/U0/U_IOOUTFF:A,
GPIO_OUT_obuf[1]/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_21:A,3369
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_21:B,995898
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_21:C,995808
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_21:D,2974
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_21:FCI,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_21:FCO,2855
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[1]:A,996272
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[1]:B,3345
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[1]:C,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[1]:Y,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[6]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[6]:ALn,3493
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[6]:CLK,2516
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[6]:D,3254
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[6]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[6]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[6]:Q,2516
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[6]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[6]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[5]:A,996206
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[5]:B,3345
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[5]:C,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[5]:Y,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[2]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[2]:ALn,3493
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[2]:CLK,2688
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[2]:D,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[2]:EN,2865
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[2]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[2]:Q,2688
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[2]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[2]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/g0_7:A,3459
SF2_MSS_sys_sb_0/CoreGPIO_0/g0_7:B,3510
SF2_MSS_sys_sb_0/CoreGPIO_0/g0_7:C,3488
SF2_MSS_sys_sb_0/CoreGPIO_0/g0_7:D,3066
SF2_MSS_sys_sb_0/CoreGPIO_0/g0_7:Y,3066
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_RNIEE8N_0[0]:A,6104
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_RNIEE8N_0[0]:B,5926
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_RNIEE8N_0[0]:C,5823
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_RNIEE8N_0[0]:Y,5823
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_1[2]:A,10803
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_1[2]:B,10681
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_1[2]:C,8079
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_1[2]:D,6805
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_1[2]:Y,6805
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_183:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_183:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_183:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_183:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_183:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_35:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_35:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[31]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[31]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[31]:CLK,2974
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[31]:D,11512
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[31]:EN,5995
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[31]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[31]:Q,2974
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[31]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[31]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[2]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[2]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[2]:CLK,9422
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[2]:D,11403
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[2]:EN,6934
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[2]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[2]:Q,9422
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[2]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[113]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[113]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[113]:CLK,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[113]:D,11458
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[113]:EN,5698
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[113]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[113]:Q,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[113]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[113]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[0]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[0]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[0]:CLK,6062
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[0]:D,11458
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[0]:EN,6934
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[0]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[0]:Q,6062
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[0]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_3_2_1_a3_1:A,7652
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_3_2_1_a3_1:B,5767
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_3_2_1_a3_1:C,7697
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_3_2_1_a3_1:D,7702
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_3_2_1_a3_1:Y,5767
PWM_obuf[5]/U0/U_IOPAD:D,
PWM_obuf[5]/U0/U_IOPAD:E,
PWM_obuf[5]/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un3_psel_0_a2_RNI6IAK:A,7109
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un3_psel_0_a2_RNI6IAK:B,6544
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un3_psel_0_a2_RNI6IAK:Y,6544
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_76:A,6580
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_76:B,6644
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_76:Y,6580
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_1:A,3500
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_1:B,3441
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_1:C,3351
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_1:D,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un277_pwm_enable_reg_1_I_1:FCO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_45:A,3568
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_45:B,3509
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_45:C,3419
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_45:D,3173
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_45:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_45:FCO,3105
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_158:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_158:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_158:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_158:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[6]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[6]:ALn,3493
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[6]:CLK,2756
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[6]:D,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[6]:EN,2865
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[6]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[6]:Q,2756
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[6]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[6]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[124]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[124]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[124]:CLK,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[124]:D,11399
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[124]:EN,5842
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[124]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[124]:Q,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[124]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[124]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[5]:A,6789
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[5]:B,6584
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[5]:C,3687
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[5]:D,3584
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_16[5]:Y,3584
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_5:A,4246
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_5:B,7016
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_5:C,3175
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_5:D,4068
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_5:Y,3175
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_208:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_208:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_208:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_208:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_208:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_1:A,3250
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_1:B,995771
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_1:C,995689
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_1:D,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_1:FCO,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_39:A,3455
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_39:B,995949
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_39:C,995900
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_39:D,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_39:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_39:FCO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_40_i:A,3783
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_40_i:B,1957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/N_40_i:Y,1957
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_0_wmux:A,8507
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_0_wmux:B,8392
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_0_wmux:C,8394
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_0_wmux:D,8089
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_0_wmux:FCI,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_0_wmux:FCO,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_0_wmux:Y,8089
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_9:A,3517
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_9:B,3458
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_9:C,3368
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_9:D,3122
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_9:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_9:FCO,3105
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_25:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_25:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[0]:A,2481
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[0]:B,3524
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[0]:C,5983
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[0]:D,5678
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[0]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[0]:Y,2481
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[128]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[128]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[128]:CLK,3474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[128]:D,11400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[128]:EN,5842
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[128]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[128]:Q,3474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[128]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[128]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[12]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[12]:B,996154
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[12]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[12]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[12]:FCI,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[12]:FCO,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[12]:S,995975
GPIO_IN_ibuf[2]/U0/U_IOPAD:PAD,
GPIO_IN_ibuf[2]/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[66]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[66]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[66]:CLK,3250
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[66]:D,11460
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[66]:EN,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[66]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[66]:Q,3250
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[66]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[66]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_85:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_85:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_85:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_85:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_85:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_283:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_283:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_283:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_283:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_283:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[77]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[77]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[77]:CLK,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[77]:D,11444
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[77]:EN,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[77]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[77]:Q,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[77]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[77]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_RNO_8[3]:A,5629
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_RNO_8[3]:B,5405
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_RNO_8[3]:C,2354
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_RNO_8[3]:D,2236
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_RNO_8[3]:Y,2236
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_267:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_267:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_267:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_267:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_267:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_4:A,2033
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_4:B,2482
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_4:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_4:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_4:FCI,1957
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_4:FCO,1957
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_45:A,3782
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_45:B,2300
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_45:C,5973
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_45:D,5824
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_45:Y,2300
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[8]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[8]:ALn,3493
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[8]:CLK,2550
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[8]:D,3156
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[8]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[8]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[8]:Q,2550
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[8]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[8]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_32:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_32:IPENn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_RNI1C001:A,5481
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_RNI1C001:B,4744
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_RNI1C001:C,6917
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_RNI1C001:D,5316
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_RNI1C001:Y,4744
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_104:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_104:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_104:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_104:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_104:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[7]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[7]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[7]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[7]:D,11292
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[7]:EN,7890
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[7]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[7]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[7]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[7]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn:A,9019
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn:B,9214
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn:C,6959
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn:D,6875
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn:Y,6875
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[4]:A,5354
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[4]:B,4812
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[4]:C,7299
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[4]:D,6994
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[4]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[4]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[4]:Y,4812
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[0]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[0]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[0]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[0]:D,11458
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[0]:EN,6544
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[0]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[0]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[0]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[107]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[107]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[107]:CLK,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[107]:D,11431
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[107]:EN,7018
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[107]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[107]:Q,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[107]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[107]:SLn,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_13:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_13:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_13:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_13:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_13:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_143:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_143:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_143:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_143:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[48]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[48]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[48]:CLK,3369
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[48]:D,11400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[48]:EN,5767
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[48]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[48]:Q,3369
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[48]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[48]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_27:A,3551
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_27:B,3492
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_27:C,3402
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_27:D,3156
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_27:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un239_pwm_enable_reg_1_I_27:FCO,3105
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa:A,7019
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa:B,6852
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa:C,6740
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa:Y,6740
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_9:A,3267
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_9:B,995796
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_9:C,995706
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_9:D,2872
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_9:FCI,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_9:FCO,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[76]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[76]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[76]:CLK,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[76]:D,11399
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[76]:EN,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[76]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[76]:Q,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[76]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[76]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_7_0_a2:A,9176
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_7_0_a2:B,9540
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_7_0_a2:C,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_7_0_a2:D,8435
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_7_0_a2:Y,6889
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_RNIB94I1[0]:A,1964
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_RNIB94I1[0]:B,1865
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_RNIB94I1[0]:C,1810
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_RNIB94I1[0]:D,659
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_RNIB94I1[0]:Y,659
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_200:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_200:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_200:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_200:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_200:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_128:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_128:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_128:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_128:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_128:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_39:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_39:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_39:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_39:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_39:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[111]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[111]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[111]:CLK,2974
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[111]:D,11512
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[111]:EN,7018
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[111]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[111]:Q,2974
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[111]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[111]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[13]:A,3443
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[13]:B,995956
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[13]:C,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[13]:Y,3105
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_272:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_272:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_272:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_272:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_272:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_29:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_29:IPENn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_92:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_92:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_92:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_92:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_92:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[126]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[126]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[126]:CLK,3455
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[126]:D,11296
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[126]:EN,5842
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[126]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[126]:Q,3455
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[126]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[126]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_12:A,7193
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_12:B,7244
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_12:C,3166
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_12:D,1874
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_12:Y,1874
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_136:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_136:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_136:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_136:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_136:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[2]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[2]:CLK,11827
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[2]:D,10516
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[2]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[2]:Q,11827
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[1]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[1]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[1]:CLK,3168
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[1]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[1]:EN,2406
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[1]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[1]:Q,3168
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[1]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[1]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2_RNIN3JI_1[2]:A,10680
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2_RNIN3JI_1[2]:B,10632
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2_RNIN3JI_1[2]:Y,10632
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw[0]:A,6786
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw[0]:B,5698
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw[0]:C,6715
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw[0]:D,6556
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw[0]:Y,5698
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_83:A,3759
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_83:B,4545
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_83:C,5393
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_83:D,3998
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_83:Y,3759
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5[5]:A,9849
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5[5]:B,11855
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5[5]:C,7885
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5[5]:D,9802
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5[5]:Y,7885
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3_0_sqmuxa_i:A,10792
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3_0_sqmuxa_i:B,10749
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3_0_sqmuxa_i:Y,10749
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_27:A,3301
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_27:B,995830
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_27:C,995740
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_27:D,2906
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_27:FCI,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_27:FCO,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[9]:A,5584
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[9]:B,5043
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[9]:C,7519
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[9]:D,7214
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[9]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[9]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux[9]:Y,5043
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[15]:A,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[15]:B,3156
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[15]:Y,3156
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_82:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_82:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_82:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_82:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_21_FCINST1:CO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_21_FCINST1:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_0_a3_1_0:A,8618
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_0_a3_1_0:B,7834
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_0_a3_1_0:C,8209
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_0_a3_1_0:Y,7834
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_243:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_243:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_243:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_243:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_243:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5_1_sqmuxa:A,10628
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5_1_sqmuxa:B,9232
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5_1_sqmuxa:C,11601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5_1_sqmuxa:D,11319
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5_1_sqmuxa:Y,9232
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_10:A,10369
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_10:B,2824
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_10:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_10:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_10:FCI,2646
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_10:FCO,2646
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_27:A,3301
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_27:B,995830
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_27:C,995740
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_27:D,2906
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_27:FCI,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_27:FCO,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[97]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[97]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[97]:CLK,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[97]:D,11458
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[97]:EN,5842
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[97]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[97]:Q,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[97]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[97]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[9]:A,5043
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[9]:B,6081
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[9]:C,8545
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[9]:D,8240
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[9]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[9]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_0[9]:Y,5043
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_6:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_6:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_6:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_6:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_6:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_192:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_192:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_192:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_192:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_192:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_192:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_1_0_a2:A,9631
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_1_0_a2:B,9085
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_1_0_a2:C,5767
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_1_0_a2:Y,5767
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_0_a3:A,9983
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_0_a3:B,10062
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_0_a3:C,5942
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_0_a3:D,7834
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_0_a3:Y,5942
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[43]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[43]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[43]:CLK,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[43]:D,11431
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[43]:EN,5767
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[43]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[43]:Q,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[43]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[43]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_36:A,8009
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_36:B,7675
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_36:C,4224
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_36:Y,4224
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[90]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[90]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[90]:CLK,3318
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[90]:D,11376
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[90]:EN,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[90]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[90]:Q,3318
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[90]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[90]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[42]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[42]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[42]:CLK,3318
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[42]:D,11376
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[42]:EN,5767
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[42]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[42]:Q,3318
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[42]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[42]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_RNII0DL[3]:A,10431
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_RNII0DL[3]:B,11641
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_RNII0DL[3]:Y,10431
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[79]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[79]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[79]:CLK,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[79]:D,11512
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[79]:EN,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[79]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[79]:Q,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[79]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[79]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[28]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[28]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[28]:CLK,3335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[28]:D,11399
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[28]:EN,5995
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[28]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[28]:Q,3335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[28]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[28]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_21:A,3474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_21:B,995968
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_21:C,995919
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_21:D,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_21:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_21:FCO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[120]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[120]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[120]:CLK,3301
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[120]:D,11292
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[120]:EN,5698
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[120]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[120]:Q,3301
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[120]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[120]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[7]:A,9464
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[7]:B,10670
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[7]:Y,9464
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_45:A,3568
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_45:B,3509
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_45:C,3419
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_45:D,3173
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_45:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_45:FCO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[7]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[7]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[7]:CLK,3270
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[7]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[7]:EN,2406
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[7]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[7]:Q,3270
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[7]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[7]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_43:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_43:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_43:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_43:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_43:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_113:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_113:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_113:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_113:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_113:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[96]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[96]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[96]:CLK,3474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[96]:D,11400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[96]:EN,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[96]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[96]:Q,3474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[96]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[96]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_252:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_252:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_252:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_252:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_252:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_252:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_28:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_28:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_59:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_59:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_59:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_59:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_1:A,3341
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_1:B,995827
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_1:C,995786
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_1:D,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_1:FCO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[15]:A,5434
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[15]:B,4892
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[15]:C,7373
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[15]:D,7068
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[15]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[15]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[15]:Y,4892
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[15]:A,4743
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[15]:B,5762
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[15]:C,8257
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[15]:D,7952
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[15]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[15]:Y,4743
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_21:A,3619
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_21:B,3560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_21:C,3470
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_21:D,3224
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_21:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_21:FCO,3105
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[0]:ALn,10489
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[0]:CLK,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[0]:D,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[0]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[0]:Q,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[0]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_2[1]:A,857
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_2[1]:B,808
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_2[1]:C,696
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_2[1]:D,567
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_2[1]:Y,567
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[1]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[1]:CLK,9051
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[1]:D,8764
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[1]:Q,9051
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_15:A,3406
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_15:B,995881
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_15:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_15:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_15:FCI,3151
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_15:FCO,3151
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_3:A,9145
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_3:B,9801
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_3:C,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_3:D,8209
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_3:Y,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[5]:A,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[5]:B,1985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[5]:C,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[5]:D,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[5]:Y,1985
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[6]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[6]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[6]:CLK,8191
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[6]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[6]:EN,10431
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[6]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[6]:Q,8191
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[6]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[6]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[7]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[7]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[7]:CLK,2947
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[7]:D,11297
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[7]:EN,6660
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[7]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[7]:Q,2947
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[7]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[7]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_89:A,4638
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_89:B,2415
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_89:C,6062
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_89:Y,2415
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[8]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[8]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[8]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[8]:D,11353
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[8]:EN,6544
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[8]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[8]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[8]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[8]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_31:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_31:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[7]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[7]:ALn,3493
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[7]:CLK,2533
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[7]:D,3156
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[7]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[7]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[7]:Q,2533
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[7]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[7]:SLn,
SPI_0_DO_M2F_obuf/U0/U_IOPAD:D,
SPI_0_DO_M2F_obuf/U0/U_IOPAD:E,
SPI_0_DO_M2F_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_44:A,5965
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_44:B,5899
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_44:Y,5899
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_76:A,11922
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_76:B,11635
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_76:C,11780
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_76:Y,11635
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[11]:A,4992
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[11]:B,4699
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[11]:C,8909
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[11]:D,8937
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[11]:Y,4699
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[23]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[23]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[23]:CLK,2906
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[23]:D,11297
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[23]:EN,5995
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[23]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[23]:Q,2906
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[23]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[23]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[1]:ALn,10489
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[1]:CLK,769
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[1]:D,10209
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[1]:EN,5620
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[1]:Q,769
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[1]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_213:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_213:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_213:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_213:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_213:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_27:A,3398
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_27:B,995892
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_27:C,995843
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_27:D,2947
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_27:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un128_pwm_enable_reg_1_I_27:FCO,2890
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[1]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[1]:CLK,9453
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[1]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[1]:EN,10431
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[1]:Q,9453
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[1]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_RNO[0]:A,11898
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_RNO[0]:B,11635
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_RNO[0]:C,7154
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_RNO[0]:Y,7154
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[22]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[22]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[22]:CLK,3284
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[22]:D,11375
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[22]:EN,5995
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[22]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[22]:Q,3284
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[22]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[22]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[2]:A,996263
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[2]:B,3345
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[2]:C,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[2]:Y,3105
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_22:A,7132
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_22:B,3175
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_22:C,10626
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_22:D,6870
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_22:Y,3175
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[99]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[99]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[99]:CLK,2909
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[99]:D,11403
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[99]:EN,5842
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[99]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[99]:Q,2909
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[99]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[99]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_o2_0[0]:A,3106
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_o2_0[0]:B,2927
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_o2_0[0]:C,2481
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_o2_0[0]:D,1874
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_iv_0_o2_0[0]:Y,1874
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update_0_sqmuxa_0_a2:A,7984
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update_0_sqmuxa_0_a2:B,7058
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update_0_sqmuxa_0_a2:C,9820
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update_0_sqmuxa_0_a2:Y,7058
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[44]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[44]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[44]:CLK,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[44]:D,11399
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[44]:EN,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[44]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[44]:Q,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[44]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[44]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_222:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_222:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_222:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_222:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_222:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[99]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[99]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[99]:CLK,2872
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[99]:D,11403
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[99]:EN,7018
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[99]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[99]:Q,2872
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[99]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[99]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[0]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[0]:CLK,9352
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[0]:D,11635
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[0]:Q,9352
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_27:A,3551
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_27:B,3492
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_27:C,3402
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_27:D,3156
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_27:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un163_pwm_enable_reg_1_I_27:FCO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un11_psel_0_a2_RNIHCAK:A,7170
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un11_psel_0_a2_RNIHCAK:B,6721
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un11_psel_0_a2_RNIHCAK:Y,6721
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_wmux_0:A,8089
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_wmux_0:B,9439
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_wmux_0:C,9453
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_wmux_0:D,9194
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_wmux_0:FCI,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_wmux_0:FCO,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_sel_tx_xhdl2_1_7_i_m2_4_wmux_0:Y,8089
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[14]:A,5037
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[14]:B,4744
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[14]:C,8954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[14]:D,8982
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17[14]:Y,4744
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2_i_m2[4]:A,9609
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2_i_m2[4]:B,9503
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2_i_m2[4]:C,7340
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2_i_m2[4]:Y,7340
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[57]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[57]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[57]:CLK,2923
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[57]:D,11353
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[57]:EN,5767
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[57]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[57]:Q,2923
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[57]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[57]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_prescale_reg7:A,2646
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_prescale_reg7:B,2406
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_prescale_reg7:Y,2406
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[10]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[10]:B,996337
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[10]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[10]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[10]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[10]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[10]:S,996234
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/overflow_int:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/overflow_int:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/overflow_int:CLK,11727
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/overflow_int:D,9343
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/overflow_int:EN,12625
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/overflow_int:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/overflow_int:Q,11727
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/overflow_int:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/overflow_int:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[0]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[0]:CLK,11685
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[0]:D,8139
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[0]:Q,11685
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[13]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[13]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[13]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[13]:D,11296
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[13]:EN,7109
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[13]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[13]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[13]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[13]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[109]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[109]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[109]:CLK,2957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[109]:D,11444
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[109]:EN,7018
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[109]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[109]:Q,2957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[109]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[109]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[10]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[10]:ALn,3493
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[10]:CLK,2824
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[10]:D,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[10]:EN,2865
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[10]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[10]:Q,2824
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[10]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[10]:SLn,
SPI_0_DI_F2M_ibuf/U0/U_IOINFF:A,
SPI_0_DI_F2M_ibuf/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[8]:A,4863
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[8]:B,5908
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[8]:C,8365
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[8]:D,8060
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[8]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[8]:Y,4863
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_15:A,7285
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_15:B,7097
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_15:C,6994
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_15:Y,6994
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[12]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[12]:B,996375
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[12]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[12]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[12]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[12]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[12]:S,996196
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_239:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_239:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_239:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_239:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_239:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[27]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[27]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[27]:CLK,2985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[27]:D,11431
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[27]:EN,7018
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[27]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[27]:Q,2985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[27]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[27]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_15:A,3284
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_15:B,995813
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_15:C,995723
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_15:D,2889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_15:FCI,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_15:FCO,2855
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[3]:A,996244
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[3]:B,3345
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[3]:C,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[3]:Y,3105
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_both_31_iv_i[2]:A,11937
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_both_31_iv_i[2]:B,11785
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_both_31_iv_i[2]:C,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_both_31_iv_i[2]:D,10128
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_both_31_iv_i[2]:Y,10128
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_clock:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_clock:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_clock:CLK,9391
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_clock:D,11708
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_clock:EN,12625
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_clock:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_clock:Q,9391
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_clock:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_clock:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[7]:A,5476
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[7]:B,4934
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[7]:C,7418
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[7]:D,7113
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[7]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[7]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[7]:Y,4934
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_173:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_173:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_173:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_173:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_173:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_0[3]:A,10773
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_0[3]:B,10682
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_0[3]:C,8156
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_0[3]:D,9398
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_0[3]:Y,8156
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[14]:A,7995
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[14]:B,7813
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[14]:C,4893
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[14]:D,4744
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_17_1_0[14]:Y,4744
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_1_sqmuxa_i:A,9363
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_1_sqmuxa_i:B,8043
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_1_sqmuxa_i:C,7990
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_1_sqmuxa_i:D,6733
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_1_sqmuxa_i:Y,6733
GPIO_OUT_obuf[1]/U0/U_IOPAD:D,
GPIO_OUT_obuf[1]/U0/U_IOPAD:E,
GPIO_OUT_obuf[1]/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[0]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[0]:CLK,8192
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[0]:D,11458
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[0]:EN,6867
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[0]:Q,8192
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[26]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[26]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[26]:CLK,3417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[26]:D,11376
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[26]:EN,7018
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[26]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[26]:Q,3417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[26]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[26]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[4]:A,10726
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[4]:B,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[4]:Y,10726
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0[2]:A,9472
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0[2]:B,7318
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0[2]:C,6805
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0[2]:Y,6805
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[7]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[7]:ALn,3493
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[7]:CLK,2773
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[7]:D,3105
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[7]:EN,2865
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[7]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[7]:Q,2773
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[7]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[7]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_5_0_a2:A,5842
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_5_0_a2:B,7911
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_5_0_a2:Y,5842
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[14]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[14]:B,996174
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[14]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[14]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[14]:FCI,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[14]:FCO,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[14]:S,995937
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[12]:A,5258
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[12]:B,4716
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[12]:C,7203
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[12]:D,6898
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[12]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[12]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[12]:Y,4716
GPIO_IN_ibuf[2]/U0/U_IOINFF:A,
GPIO_IN_ibuf[2]/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/CCC_0/GL1_INST/U0:An,
SF2_MSS_sys_sb_0/CCC_0/GL1_INST/U0:ENn,
SF2_MSS_sys_sb_0/CCC_0/GL1_INST/U0:YWn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_2:A,10233
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_2:B,2688
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_2:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_2:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_2:FCI,2646
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_2:FCO,2646
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_39:A,3352
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_39:B,995881
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_39:C,995791
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_39:D,2957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_39:FCI,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_39:FCO,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_9:A,3517
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_9:B,3458
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_9:C,3368
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_9:D,3122
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_9:FCI,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un125_pwm_enable_reg_1_I_9:FCO,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_45:A,3318
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_45:B,995847
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_45:C,995757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_45:D,2923
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_45:FCI,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_45:FCO,2855
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_139:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_139:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_139:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_139:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_139:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_273:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_273:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_273:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_273:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_273:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI8736D[11]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI8736D[11]:B,11689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI8736D[11]:C,8764
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI8736D[11]:D,11338
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI8736D[11]:FCI,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI8736D[11]:FCO,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI8736D[11]:S,8618
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[114]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[114]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[114]:CLK,3341
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[114]:D,11460
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[114]:EN,5842
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[114]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[114]:Q,3341
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[114]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[114]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[8]:A,5098
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[8]:B,6143
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[8]:C,8600
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[8]:D,8295
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[8]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[8]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_4_0_wmux_2[8]:Y,5098
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_RNO_6[3]:A,2239
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_RNO_6[3]:B,2451
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_RNO_6[3]:C,5324
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_RNO_6[3]:Y,2239
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_a2_1_0[0]:A,9510
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_a2_1_0[0]:B,9419
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_a2_1_0[0]:C,9372
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_a2_1_0[0]:Y,9372
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_15:A,3294
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_15:B,995946
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_15:C,995856
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_15:D,2899
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_15:FCI,2865
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_15:FCO,2865
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[5]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[5]:B,996021
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[5]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[5]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[5]:FCI,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[5]:FCO,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[5]:S,996206
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNIGH302[6]:A,1766
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNIGH302[6]:B,417
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNIGH302[6]:C,1660
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNIGH302[6]:D,1541
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNIGH302[6]:Y,417
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_6:A,2071
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_6:B,2516
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_6:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_6:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_6:FCI,1957
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_6:FCO,1957
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[4]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[4]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[4]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[4]:D,11386
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[4]:EN,7890
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[4]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[4]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[4]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[4]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[127]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[127]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[127]:CLK,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[127]:D,11512
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[127]:EN,5842
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[127]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[127]:Q,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[127]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[127]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[7]:A,5529
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[7]:B,4987
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[7]:C,7469
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[7]:D,7164
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[7]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[7]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[7]:Y,4987
PWM_obuf[6]/U0/U_IOOUTFF:A,
PWM_obuf[6]/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_153:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_153:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_153:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_153:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_153:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_0:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_0:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_0:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_0:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[118]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[118]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[118]:CLK,3379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[118]:D,11375
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[118]:EN,5842
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[118]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[118]:Q,3379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[118]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[118]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_58:A,9550
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_58:B,7891
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_58:C,6558
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_58:D,5614
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_58:Y,5614
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[3]:A,1957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[3]:B,4765
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[3]:C,2973
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[3]:D,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[3]:Y,1957
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNO:A,7042
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNO:B,6772
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNO:Y,6772
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_18:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[29]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[29]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[29]:CLK,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[29]:D,11444
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[29]:EN,7018
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[29]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[29]:Q,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[29]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[29]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[8]:A,10601
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[8]:B,10510
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[8]:C,6067
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[8]:D,5286
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_0_iv_0_0[8]:Y,5286
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[1]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[1]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[1]:CLK,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[1]:D,11458
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[1]:EN,6660
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[1]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[1]:Q,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[1]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[5]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[5]:B,996242
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[5]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[5]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[5]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[5]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[5]:S,996231
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_22:B,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_21:A,3474
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_21:B,995968
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_21:C,995919
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_21:D,3023
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_21:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_21:FCO,2890
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_96:A,11844
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_96:B,11788
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_96:C,7684
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_96:D,11427
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_96:Y,7684
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[4]:A,5982
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[4]:B,7027
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[4]:C,9484
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[4]:D,9179
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[4]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[4]:Y,5982
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_25:A,5507
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_25:B,4373
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_25:C,10414
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_25:D,5359
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_25:Y,4373
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_temp_xhdl10_1:A,7792
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_temp_xhdl10_1:B,6795
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_temp_xhdl10_1:C,7832
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_temp_xhdl10_1:Y,6795
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_9:A,3360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_9:B,995854
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_9:C,995805
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_9:D,2909
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_9:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_9:FCO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[54]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[54]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[54]:CLK,3379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[54]:D,11375
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[54]:EN,5767
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[54]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[54]:Q,3379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[54]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[54]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[5]:A,3687
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[5]:B,4732
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[5]:C,7189
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[5]:D,6884
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[5]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux_0[5]:Y,3687
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[115]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[115]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[115]:CLK,2872
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[115]:D,11403
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[115]:EN,5698
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[115]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[115]:Q,2872
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[115]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[115]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[7]:A,10291
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[7]:B,5884
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[7]:C,11788
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[7]:Y,5884
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_16:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_16:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_16:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_16:IPB,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_16:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[4]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[4]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[4]:CLK,3267
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[4]:D,11560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[4]:EN,5942
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[4]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[4]:Q,3267
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[4]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[4]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_20:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_20:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_20:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_20:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_20:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_a4[3]:A,9352
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_a4[3]:B,9254
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_a4[3]:C,9201
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_a4[3]:D,7684
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_a4[3]:Y,7684
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg1Seq_un5_psel:A,8175
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg1Seq_un5_psel:B,6867
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg1Seq_un5_psel:C,9548
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg1Seq_un5_psel:Y,6867
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_253:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_253:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_253:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_253:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_253:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_253:IPC,
SPI_0_SS0_M2F_OE_obuf/U0/U_IOOUTFF:A,
SPI_0_SS0_M2F_OE_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_14:A,7208
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_14:B,2300
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_14:C,10702
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_14:D,6938
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_14:Y,2300
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_12:A,2185
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_12:B,2618
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_12:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_12:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_12:FCI,1957
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_12:FCO,1957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[116]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[116]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[116]:CLK,3360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[116]:D,11560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[116]:EN,5842
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[116]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[116]:Q,3360
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[116]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[116]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[4]:A,4195
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[4]:B,3653
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[4]:C,6140
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[4]:D,5835
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[4]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[4]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_0_0_wmux[4]:Y,3653
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_186:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_186:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_186:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_186:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_39:A,3455
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_39:B,995949
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_39:C,995900
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_39:D,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_39:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_39:FCO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[5]:A,5913
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[5]:B,6958
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[5]:C,9415
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[5]:D,9110
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[5]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[5]:Y,5913
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_9_3[7]:A,10805
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_9_3[7]:B,10741
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_9_3[7]:C,9494
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_9_3[7]:D,9464
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_9_3[7]:Y,9464
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_33:A,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_33:B,995930
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_33:C,995881
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_33:D,2985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_33:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un166_pwm_enable_reg_1_I_33:FCO,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[15]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[15]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[15]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[15]:D,11400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[15]:EN,6544
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[15]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[15]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[15]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[15]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[10]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[10]:ALn,3493
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[10]:CLK,2584
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[10]:D,3156
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[10]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[10]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[10]:Q,2584
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[10]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[10]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[8]:A,5236
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[8]:B,4714
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[8]:C,7171
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[8]:D,6866
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[8]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[8]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux[8]:Y,4714
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[11]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[11]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[11]:CLK,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[11]:D,11431
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[11]:EN,5942
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[11]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[11]:Q,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[11]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[11]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_123:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_123:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_123:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_123:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_123:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[5]:A,6455
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[5]:B,5913
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[5]:C,8400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[5]:D,8095
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[5]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[5]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux[5]:Y,5913
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_2_RNIT3LP[2]:A,718
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_2_RNIT3LP[2]:B,658
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_2_RNIT3LP[2]:C,1852
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_2_RNIT3LP[2]:Y,658
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_9:A,3267
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_9:B,995796
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_9:C,995706
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_9:D,2872
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_9:FCI,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_7_PWM_output_generation_un259_pwm_enable_reg_0_I_9:FCO,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_33:A,3335
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_33:B,995864
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_33:C,995774
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_33:D,2940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_33:FCI,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_33:FCO,2855
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_12:A,3355
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_12:B,995830
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_12:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_12:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_12:FCI,3151
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_12:FCO,3151
SF2_MSS_sys_sb_0/CoreGPIO_0/g0_11:A,3522
SF2_MSS_sys_sb_0/CoreGPIO_0/g0_11:B,3573
SF2_MSS_sys_sb_0/CoreGPIO_0/g0_11:C,3261
SF2_MSS_sys_sb_0/CoreGPIO_0/g0_11:D,2883
SF2_MSS_sys_sb_0/CoreGPIO_0/g0_11:Y,2883
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_21_FCINST1:CO,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_4_PWM_output_generation_un145_pwm_enable_reg_0_I_21_FCINST1:FCI,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[9]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[9]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[9]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[9]:D,11376
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[9]:EN,6544
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[9]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[9]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[9]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[9]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[1]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[1]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[1]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[1]:D,11460
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[1]:EN,7109
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[1]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[1]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[1]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[3]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[3]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[3]:CLK,2014
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[3]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[3]:EN,2406
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[3]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[3]:Q,2014
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[3]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[3]:SLn,
GPIO_OUT_obuf[0]/U0/U_IOOUTFF:A,
GPIO_OUT_obuf[0]/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_34:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_34:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[4]:A,1957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[4]:B,4765
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[4]:C,2973
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[4]:D,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[4]:Y,1957
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_state:ADn,
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_state:ALn,12821
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_state:CLK,11727
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_state:D,
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_state:EN,12825
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_state:LAT,
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_state:Q,11727
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_state:SD,
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_state:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_1:A,3341
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_1:B,995827
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_1:C,995786
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_1:D,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_1:FCO,2890
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_16:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_16:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_16:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_16:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_16:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_a2[3]:A,9615
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_a2[3]:B,8156
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_a2[3]:C,9468
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_a2[3]:D,9350
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_a2[3]:Y,8156
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_RNI75001:A,5451
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_RNI75001:B,4714
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_RNI75001:C,6887
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_RNI75001:D,5286
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_RNI75001:Y,4714
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_63:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_63:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_63:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_63:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_63:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[122]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[122]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[122]:CLK,3318
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[122]:D,11376
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[122]:EN,5698
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[122]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[122]:Q,3318
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[122]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[122]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_4:A,10267
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_4:B,2722
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_4:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_4:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_4:FCI,2646
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_4:FCO,2646
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_236:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_236:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_236:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_236:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_236:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[61]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[61]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[61]:CLK,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[61]:D,11444
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[61]:EN,5767
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[61]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[61]:Q,3004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[61]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[61]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[12]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[12]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[12]:CLK,3355
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[12]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[12]:EN,2406
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[12]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[12]:Q,3355
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[12]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[12]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s[15]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s[15]:B,996174
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s[15]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s[15]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s[15]:FCI,995918
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s[15]:S,995918
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_48:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_48:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_48:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_48:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_223:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_223:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_223:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_223:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_223:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[106]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[106]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[106]:CLK,3318
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[106]:D,11376
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[106]:EN,7018
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[106]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[106]:Q,3318
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[106]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[106]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_79:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_79:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_79:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_79:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_79:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_87:A,7240
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_87:B,5085
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_87:C,7093
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_87:Y,5085
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_101:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_101:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_101:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_101:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_101:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_45:A,3318
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_45:B,995847
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_45:C,995757
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_45:D,2923
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_45:FCI,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_8_PWM_output_generation_un297_pwm_enable_reg_0_I_45:FCO,2855
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[6]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[6]:B,996261
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[6]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[6]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[6]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[6]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[6]:S,996212
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_146:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_146:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_146:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_146:IPA,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[1]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[1]:CLK,9472
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[1]:D,11460
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[1]:EN,6867
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[1]:Q,9472
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_9:A,3267
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_9:B,995796
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_9:C,995706
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_9:D,2872
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_9:FCI,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_9:FCO,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[4]:A,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[4]:B,1985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[4]:C,3105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[4]:D,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[4]:Y,1985
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_14:A,2223
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_14:B,2652
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_14:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_14:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_14:FCI,1957
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_14:FCO,1957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[42]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[42]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[42]:CLK,3417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[42]:D,11376
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[42]:EN,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[42]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[42]:Q,3417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[42]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[42]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[61]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[61]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[61]:CLK,2957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[61]:D,11444
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[61]:EN,5767
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[61]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[61]:Q,2957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[61]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[61]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[12]:A,4716
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[12]:B,5761
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[12]:C,8218
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[12]:D,7913
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[12]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_6_0_0_wmux_0[12]:Y,4716
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_15:A,2242
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_15:B,2669
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_15:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_15:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_15:FCI,1957
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_15:FCO,1957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[6]:A,1957
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[6]:B,4765
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[6]:C,2973
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[6]:D,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO_0[6]:Y,1957
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_9:A,2128
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_9:B,2567
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_9:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_9:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_9:FCI,1957
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_9:FCO,1957
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_RNO_2[3]:A,5051
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_RNO_2[3]:B,9350
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_RNO_2[3]:Y,5051
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_160:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_160:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_160:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_160:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_160:IPB,
SPI_0_SS0_M2F_obuf/U0/U_IOENFF:A,
SPI_0_SS0_M2F_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[13]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[13]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[13]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[13]:D,11296
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[13]:EN,6544
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[13]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[13]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[13]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[13]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[81]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[81]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[81]:CLK,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[81]:D,11458
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[81]:EN,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[81]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[81]:Q,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[81]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[81]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_19:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_6_0_a2:A,7925
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_6_0_a2:B,7018
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_6_0_a2:C,9965
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_6_0_a2:D,9586
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_6_0_a2:Y,7018
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[87]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[87]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[87]:CLK,2906
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[87]:D,11297
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[87]:EN,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[87]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[87]:Q,2906
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[87]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[87]:SLn,
SPI_0_CLK_M2F_obuf/U0/U_IOPAD:D,
SPI_0_CLK_M2F_obuf/U0/U_IOPAD:E,
SPI_0_CLK_M2F_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_81:A,5383
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_81:B,5592
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_81:C,4314
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_81:D,2303
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_81:Y,2303
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_24:A,3584
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_24:B,5757
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_24:C,4148
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST_RNO_24:Y,3584
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[3]:A,2758
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[3]:B,2236
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[3]:C,4693
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[3]:D,4388
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[3]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[3]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_15_2_0_wmux[3]:Y,2236
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[2]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[2]:ALn,3493
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[2]:CLK,2448
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[2]:D,3254
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[2]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[2]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[2]:Q,2448
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[2]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_27:A,3301
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_27:B,995830
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_27:C,995740
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_27:D,2906
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_27:FCI,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_5_PWM_output_generation_un183_pwm_enable_reg_0_I_27:FCO,2855
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_un61_fixed_config:A,10680
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_un61_fixed_config:B,10632
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_un61_fixed_config:Y,10632
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_receive_full_int_1_sqmuxa_i_a2_1_0:A,8083
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_receive_full_int_1_sqmuxa_i_a2_1_0:B,7990
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_receive_full_int_1_sqmuxa_i_a2_1_0:Y,7990
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_44:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_44:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_44:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_44:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_44:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0[4]:A,10846
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0[4]:B,8896
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0[4]:C,8130
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0[4]:D,7340
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0_0[4]:Y,7340
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_33:A,3436
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_33:B,995930
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_33:C,995881
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_33:D,2985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_33:FCI,2890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un204_pwm_enable_reg_1_I_33:FCO,2890
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_115:A,10803
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_115:B,10511
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_115:C,11731
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_115:D,11647
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_115:Y,10511
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_27:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_27:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_par_calc_un79_baud_clock:A,9277
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_par_calc_un79_baud_clock:B,10438
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_par_calc_un79_baud_clock:Y,9277
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0[4]:A,8356
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0[4]:B,7340
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0[4]:C,11796
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0[4]:D,9620
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_0[4]:Y,7340
SF2_MSS_sys_sb_0/CoreGPIO_0/m69:A,10366
SF2_MSS_sys_sb_0/CoreGPIO_0/m69:B,9989
SF2_MSS_sys_sb_0/CoreGPIO_0/m69:C,8035
SF2_MSS_sys_sb_0/CoreGPIO_0/m69:D,6924
SF2_MSS_sys_sb_0/CoreGPIO_0/m69:Y,6924
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[14]:A,4744
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[14]:B,5763
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[14]:C,8260
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[14]:D,7975
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[14]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_generated_3_0_0_wmux_0[14]:Y,4744
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_8:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_8:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[14]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[14]:ALn,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[14]:CLK,3455
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[14]:D,11296
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[14]:EN,6660
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[14]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[14]:Q,3455
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[14]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[14]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_36:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_36:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_36:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_36:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_116:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_116:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_116:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_116:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_116:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_9:A,3267
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_9:B,995796
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_9:C,995706
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_9:D,2872
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_9:FCI,2855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_6_PWM_output_generation_un221_pwm_enable_reg_0_I_9:FCO,2855
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_rx_bit_cnt_1_1_CO1:A,10685
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_rx_bit_cnt_1_1_CO1:B,10602
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_rx_bit_cnt_1_1_CO1:C,9235
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_rx_bit_cnt_1_1_CO1:D,10288
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_rx_bit_cnt_1_1_CO1:Y,9235
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[5]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[5]:ALn,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[5]:CLK,10741
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[5]:D,11375
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[5]:EN,6867
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[5]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[5]:Q,10741
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[5]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[5]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_2_0_a2:A,9176
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_2_0_a2:B,9557
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_2_0_a2:C,6889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_2_0_a2:D,8435
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_2_0_a2:Y,6889
SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1:An,
SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1:ENn,
SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1:YL,
PWM_obuf[3]/U0/U_IOENFF:A,
PWM_obuf[3]/U0/U_IOENFF:Y,
DEVRST_N,
GPIO_IN<0>,
GPIO_IN<1>,
GPIO_IN<2>,
RX,
SPI_0_CLK_F2M,
SPI_0_DI_F2M,
SPI_0_SS0_F2M,
GPIO_OUT<0>,
GPIO_OUT<1>,
GPIO_OUT<2>,
PWM<0>,
PWM<1>,
PWM<2>,
PWM<3>,
PWM<4>,
PWM<5>,
PWM<6>,
PWM<7>,
SPI_0_CLK_M2F,
SPI_0_DO_M2F,
SPI_0_SS0_M2F,
SPI_0_SS0_M2F_OE,
SPI_0_SS1_M2F,
SPI_0_SS2_M2F,
SPI_0_SS3_M2F,
SPI_0_SS4_M2F,
TX,
