Analysis & Synthesis report for IOP
Tue Aug 30 10:32:11 2011
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. Removed Registers Triggering Further Register Optimizations
 10. General Register Statistics
 11. Source assignments for counter8:inst14|lpm_counter:lpm_counter_component
 12. Parameter Settings for User Entity Instance: S_24:inst46|lpm_shiftreg:lpm_shiftreg_component
 13. Parameter Settings for User Entity Instance: VHI:inst44|lpm_constant:lpm_constant_component
 14. Parameter Settings for User Entity Instance: CONS24:inst75|lpm_constant:lpm_constant_component
 15. Parameter Settings for User Entity Instance: not2:inst91|lpm_inv:lpm_inv_component
 16. Parameter Settings for User Entity Instance: counter8:inst14|lpm_counter:lpm_counter_component
 17. Parameter Settings for User Entity Instance: VHI:inst45|lpm_constant:lpm_constant_component
 18. Parameter Settings for User Entity Instance: VHI:inst47|lpm_constant:lpm_constant_component
 19. Parameter Settings for User Entity Instance: not2:inst92|lpm_inv:lpm_inv_component
 20. lpm_shiftreg Parameter Settings by Entity Instance
 21. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; Analysis & Synthesis Summary                                          ;
+-----------------------------+-----------------------------------------+
; Analysis & Synthesis Status ; Successful - Tue Aug 30 10:32:11 2011   ;
; Quartus II Version          ; 9.1 Build 222 10/21/2009 SJ Web Edition ;
; Revision Name               ; IOP                                     ;
; Top-level Entity Name       ; IOP                                     ;
; Family                      ; MAX II                                  ;
; Total logic elements        ; 4                                       ;
; Total pins                  ; 82                                      ;
; Total virtual pins          ; 0                                       ;
; UFM blocks                  ; 1 / 1 ( 100 % )                         ;
+-----------------------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EPM2210F256C3      ;                    ;
; Top-level entity name                                                      ; IOP                ; IOP                ;
; Family name                                                                ; MAX II             ; Stratix II         ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------+
; IOP.bdf                          ; yes             ; User Block Diagram/Schematic File  ; E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/IOP.bdf         ;
; counter8.vhd                     ; yes             ; User Wizard-Generated File         ; E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/counter8.vhd    ;
; oscillator.vhd                   ; yes             ; User Wizard-Generated File         ; E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/oscillator.vhd  ;
; S_24.vhd                         ; yes             ; User Wizard-Generated File         ; E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/S_24.vhd        ;
; CONS24.vhd                       ; yes             ; User Wizard-Generated File         ; E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/CONS24.vhd      ;
; lpm_shiftreg.tdf                 ; yes             ; Megafunction                       ; c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf               ;
; vhi.vhd                          ; yes             ; Auto-Found Wizard-Generated File   ; E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/vhi.vhd         ;
; lpm_constant.tdf                 ; yes             ; Megafunction                       ; c:/altera/91/quartus/libraries/megafunctions/lpm_constant.tdf               ;
; not2.vhd                         ; yes             ; Auto-Found Wizard-Generated File   ; E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/not2.vhd        ;
; lpm_inv.tdf                      ; yes             ; Megafunction                       ; c:/altera/91/quartus/libraries/megafunctions/lpm_inv.tdf                    ;
; lpm_counter.tdf                  ; yes             ; Megafunction                       ; c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf                ;
; db/cntr_obi.tdf                  ; yes             ; Auto-Generated Megafunction        ; E:/Projects/ngp/schematic design/IOP ANALOG/CPLD/IOP_ANALOG/db/cntr_obi.tdf ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                   ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                           ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------+
; Total logic elements                        ; 4                                                                                               ;
;     -- Combinational with no register       ; 1                                                                                               ;
;     -- Register only                        ; 0                                                                                               ;
;     -- Combinational with a register        ; 3                                                                                               ;
;                                             ;                                                                                                 ;
; Logic element usage by number of LUT inputs ;                                                                                                 ;
;     -- 4 input functions                    ; 0                                                                                               ;
;     -- 3 input functions                    ; 0                                                                                               ;
;     -- 2 input functions                    ; 0                                                                                               ;
;     -- 1 input functions                    ; 3                                                                                               ;
;     -- 0 input functions                    ; 1                                                                                               ;
;                                             ;                                                                                                 ;
; Logic elements by mode                      ;                                                                                                 ;
;     -- normal mode                          ; 4                                                                                               ;
;     -- arithmetic mode                      ; 0                                                                                               ;
;     -- qfbk mode                            ; 0                                                                                               ;
;     -- register cascade mode                ; 0                                                                                               ;
;     -- synchronous clear/load mode          ; 0                                                                                               ;
;     -- asynchronous clear/load mode         ; 0                                                                                               ;
;                                             ;                                                                                                 ;
; Total registers                             ; 3                                                                                               ;
; I/O pins                                    ; 82                                                                                              ;
; UFM blocks                                  ; 1                                                                                               ;
; Maximum fan-out node                        ; oscillator:inst2|oscillator_altufm_osc_lv5:oscillator_altufm_osc_lv5_component|maxii_ufm_block1 ;
; Maximum fan-out                             ; 4                                                                                               ;
; Total fan-out                               ; 12                                                                                              ;
; Average fan-out                             ; 0.14                                                                                            ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                            ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                 ; Library Name ;
+-----------------------------------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------+--------------+
; |IOP                                                                  ; 4 (1)       ; 3            ; 1          ; 82   ; 0            ; 1 (1)        ; 0 (0)             ; 3 (0)            ; 0 (0)           ; 0 (0)      ; |IOP                                                                                ; work         ;
;    |counter8:inst14|                                                  ; 3 (0)       ; 3            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (0)            ; 0 (0)           ; 0 (0)      ; |IOP|counter8:inst14                                                                ; work         ;
;       |lpm_counter:lpm_counter_component|                             ; 3 (0)       ; 3            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (0)            ; 0 (0)           ; 0 (0)      ; |IOP|counter8:inst14|lpm_counter:lpm_counter_component                              ; work         ;
;          |cntr_obi:auto_generated|                                    ; 3 (3)       ; 3            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; 0 (0)           ; 0 (0)      ; |IOP|counter8:inst14|lpm_counter:lpm_counter_component|cntr_obi:auto_generated      ; work         ;
;    |oscillator:inst2|                                                 ; 0 (0)       ; 0            ; 1          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |IOP|oscillator:inst2                                                               ; work         ;
;       |oscillator_altufm_osc_lv5:oscillator_altufm_osc_lv5_component| ; 0 (0)       ; 0            ; 1          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |IOP|oscillator:inst2|oscillator_altufm_osc_lv5:oscillator_altufm_osc_lv5_component ; work         ;
+-----------------------------------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                  ;
+----------------------------------------------------------------------------------------------+--------------------------------------+
; Register name                                                                                ; Reason for Removal                   ;
+----------------------------------------------------------------------------------------------+--------------------------------------+
; S_24:inst46|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                     ; Stuck at GND due to stuck port clock ;
; S_24:inst46|lpm_shiftreg:lpm_shiftreg_component|dffs[0..22]                                  ; Lost fanout                          ;
; counter8:inst14|lpm_counter:lpm_counter_component|cntr_obi:auto_generated|safe_q[0..6,8..17] ; Lost fanout                          ;
; Total Number of Removed Registers = 41                                                       ;                                      ;
+----------------------------------------------------------------------------------------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                    ;
+----------------------------------------------------------+-------------------------+-----------------------------------------------------------+
; Register name                                            ; Reason for Removal      ; Registers Removed due to This Register                    ;
+----------------------------------------------------------+-------------------------+-----------------------------------------------------------+
; S_24:inst46|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; Stuck at GND            ; S_24:inst46|lpm_shiftreg:lpm_shiftreg_component|dffs[22], ;
;                                                          ; due to stuck port clock ; S_24:inst46|lpm_shiftreg:lpm_shiftreg_component|dffs[21], ;
;                                                          ;                         ; S_24:inst46|lpm_shiftreg:lpm_shiftreg_component|dffs[20], ;
;                                                          ;                         ; S_24:inst46|lpm_shiftreg:lpm_shiftreg_component|dffs[19], ;
;                                                          ;                         ; S_24:inst46|lpm_shiftreg:lpm_shiftreg_component|dffs[18], ;
;                                                          ;                         ; S_24:inst46|lpm_shiftreg:lpm_shiftreg_component|dffs[17], ;
;                                                          ;                         ; S_24:inst46|lpm_shiftreg:lpm_shiftreg_component|dffs[16], ;
;                                                          ;                         ; S_24:inst46|lpm_shiftreg:lpm_shiftreg_component|dffs[15], ;
;                                                          ;                         ; S_24:inst46|lpm_shiftreg:lpm_shiftreg_component|dffs[14], ;
;                                                          ;                         ; S_24:inst46|lpm_shiftreg:lpm_shiftreg_component|dffs[13], ;
;                                                          ;                         ; S_24:inst46|lpm_shiftreg:lpm_shiftreg_component|dffs[12], ;
;                                                          ;                         ; S_24:inst46|lpm_shiftreg:lpm_shiftreg_component|dffs[11], ;
;                                                          ;                         ; S_24:inst46|lpm_shiftreg:lpm_shiftreg_component|dffs[10], ;
;                                                          ;                         ; S_24:inst46|lpm_shiftreg:lpm_shiftreg_component|dffs[9],  ;
;                                                          ;                         ; S_24:inst46|lpm_shiftreg:lpm_shiftreg_component|dffs[8],  ;
;                                                          ;                         ; S_24:inst46|lpm_shiftreg:lpm_shiftreg_component|dffs[7],  ;
;                                                          ;                         ; S_24:inst46|lpm_shiftreg:lpm_shiftreg_component|dffs[6],  ;
;                                                          ;                         ; S_24:inst46|lpm_shiftreg:lpm_shiftreg_component|dffs[5],  ;
;                                                          ;                         ; S_24:inst46|lpm_shiftreg:lpm_shiftreg_component|dffs[4],  ;
;                                                          ;                         ; S_24:inst46|lpm_shiftreg:lpm_shiftreg_component|dffs[3],  ;
;                                                          ;                         ; S_24:inst46|lpm_shiftreg:lpm_shiftreg_component|dffs[2],  ;
;                                                          ;                         ; S_24:inst46|lpm_shiftreg:lpm_shiftreg_component|dffs[1],  ;
;                                                          ;                         ; S_24:inst46|lpm_shiftreg:lpm_shiftreg_component|dffs[0]   ;
+----------------------------------------------------------+-------------------------+-----------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------+
; Source assignments for counter8:inst14|lpm_counter:lpm_counter_component ;
+---------------------------+-------+------+-------------------------------+
; Assignment                ; Value ; From ; To                            ;
+---------------------------+-------+------+-------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                             ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                             ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                             ;
+---------------------------+-------+------+-------------------------------+


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S_24:inst46|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+--------+------------------------------------------------------------+
; Parameter Name         ; Value  ; Type                                                       ;
+------------------------+--------+------------------------------------------------------------+
; LPM_WIDTH              ; 24     ; Signed Integer                                             ;
; LPM_DIRECTION          ; LEFT   ; Untyped                                                    ;
; LPM_AVALUE             ; UNUSED ; Untyped                                                    ;
; LPM_SVALUE             ; UNUSED ; Untyped                                                    ;
; DEVICE_FAMILY          ; MAX II ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON     ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF    ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON     ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF    ; IGNORE_CASCADE                                             ;
+------------------------+--------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VHI:inst44|lpm_constant:lpm_constant_component ;
+--------------------+------------------+-----------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                ;
+--------------------+------------------+-----------------------------------------------------+
; LPM_WIDTH          ; 1                ; Signed Integer                                      ;
; LPM_CVALUE         ; 1                ; Signed Integer                                      ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                             ;
; CBXI_PARAMETER     ; lpm_constant_4e6 ; Untyped                                             ;
+--------------------+------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CONS24:inst75|lpm_constant:lpm_constant_component ;
+--------------------+------------------+--------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                   ;
+--------------------+------------------+--------------------------------------------------------+
; LPM_WIDTH          ; 24               ; Signed Integer                                         ;
; LPM_CVALUE         ; 1052688          ; Signed Integer                                         ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                ;
; CBXI_PARAMETER     ; lpm_constant_cn6 ; Untyped                                                ;
+--------------------+------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: not2:inst91|lpm_inv:lpm_inv_component ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; LPM_WIDTH      ; 1     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: counter8:inst14|lpm_counter:lpm_counter_component ;
+------------------------+-------------+---------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                    ;
+------------------------+-------------+---------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                          ;
; LPM_WIDTH              ; 20          ; Signed Integer                                          ;
; LPM_DIRECTION          ; UP          ; Untyped                                                 ;
; LPM_MODULUS            ; 0           ; Untyped                                                 ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                 ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                 ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                 ;
; DEVICE_FAMILY          ; MAX II      ; Untyped                                                 ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                 ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                      ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                      ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                 ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                 ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                 ;
; CBXI_PARAMETER         ; cntr_obi    ; Untyped                                                 ;
+------------------------+-------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VHI:inst45|lpm_constant:lpm_constant_component ;
+--------------------+------------------+-----------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                ;
+--------------------+------------------+-----------------------------------------------------+
; LPM_WIDTH          ; 1                ; Signed Integer                                      ;
; LPM_CVALUE         ; 1                ; Signed Integer                                      ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                             ;
; CBXI_PARAMETER     ; lpm_constant_4e6 ; Untyped                                             ;
+--------------------+------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VHI:inst47|lpm_constant:lpm_constant_component ;
+--------------------+------------------+-----------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                ;
+--------------------+------------------+-----------------------------------------------------+
; LPM_WIDTH          ; 1                ; Signed Integer                                      ;
; LPM_CVALUE         ; 1                ; Signed Integer                                      ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                             ;
; CBXI_PARAMETER     ; lpm_constant_4e6 ; Untyped                                             ;
+--------------------+------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: not2:inst92|lpm_inv:lpm_inv_component ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; LPM_WIDTH      ; 1     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; lpm_shiftreg Parameter Settings by Entity Instance                           ;
+----------------------------+-------------------------------------------------+
; Name                       ; Value                                           ;
+----------------------------+-------------------------------------------------+
; Number of entity instances ; 1                                               ;
; Entity Instance            ; S_24:inst46|lpm_shiftreg:lpm_shiftreg_component ;
;     -- LPM_WIDTH           ; 24                                              ;
;     -- LPM_DIRECTION       ; LEFT                                            ;
+----------------------------+-------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Tue Aug 30 10:31:57 2011
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off IOP -c IOP
Warning: Tcl Script File ADCCONVST.qip not found
    Info: set_global_assignment -name QIP_FILE ADCCONVST.qip
Info: Found 1 design units, including 1 entities, in source file iop.bdf
    Info: Found entity 1: IOP
Info: Found 2 design units, including 1 entities, in source file counter8.vhd
    Info: Found design unit 1: counter8-SYN
    Info: Found entity 1: counter8
Info: Found 2 design units, including 1 entities, in source file and_3.vhd
    Info: Found design unit 1: and_3-SYN
    Info: Found entity 1: AND_3
Warning: Entity "OR4" will be ignored because it conflicts with Quartus II primitive name
Info: Found 2 design units, including 1 entities, in source file or4.vhd
    Info: Found design unit 1: or4-SYN
Info: Found 2 design units, including 1 entities, in source file or_2.vhd
    Info: Found design unit 1: or_2-SYN
    Info: Found entity 1: OR_2
Info: Found 2 design units, including 1 entities, in source file and_2.vhd
    Info: Found design unit 1: and_2-SYN
    Info: Found entity 1: AND_2
Info: Found 2 design units, including 1 entities, in source file or_4.vhd
    Info: Found design unit 1: or_4-SYN
    Info: Found entity 1: OR_4
Info: Found 2 design units, including 1 entities, in source file and_4.vhd
    Info: Found design unit 1: and_4-SYN
    Info: Found entity 1: AND_4
Info: Found 2 design units, including 1 entities, in source file nor_4.vhd
    Info: Found design unit 1: NOR_4-arc
    Info: Found entity 1: NOR_4
Info: Found 2 design units, including 1 entities, in source file nand_2.vhd
    Info: Found design unit 1: NAND_2-arc_nand
    Info: Found entity 1: NAND_2
Info: Found 2 design units, including 1 entities, in source file dff_1.vhd
    Info: Found design unit 1: dff_1-SYN
    Info: Found entity 1: DFF_1
Info: Found 2 design units, including 1 entities, in source file vlo.vhd
    Info: Found design unit 1: vlo-SYN
    Info: Found entity 1: VLO
Info: Found 2 design units, including 1 entities, in source file cnt3.vhd
    Info: Found design unit 1: cnt3-SYN
    Info: Found entity 1: CNT3
Info: Found 2 design units, including 1 entities, in source file cnt4.vhd
    Info: Found design unit 1: cnt4-SYN
    Info: Found entity 1: CNT4
Info: Found 2 design units, including 1 entities, in source file t_ff.vhd
    Info: Found design unit 1: T_FF-BEHAVE
    Info: Found entity 1: T_FF
Info: Found 2 design units, including 1 entities, in source file delay_500ns.vhd
    Info: Found design unit 1: delay_500ns-SYN
    Info: Found entity 1: DELAY_500ns
Info: Found 2 design units, including 1 entities, in source file conv_st.vhd
    Info: Found design unit 1: conv_st-SYN
    Info: Found entity 1: CONV_ST
Info: Found 2 design units, including 1 entities, in source file adc_conv.vhd
    Info: Found design unit 1: adc_conv-SYN
    Info: Found entity 1: ADC_CONV
Info: Found 2 design units, including 1 entities, in source file lled_ff.vhd
    Info: Found design unit 1: lled_ff-SYN
    Info: Found entity 1: lLED_FF
Info: Found 4 design units, including 2 entities, in source file oscillator.vhd
    Info: Found design unit 1: oscillator_altufm_osc_lv5-RTL
    Info: Found design unit 2: oscillator-RTL
    Info: Found entity 1: oscillator_altufm_osc_lv5
    Info: Found entity 2: oscillator
Info: Found 2 design units, including 1 entities, in source file mem_1.vhd
    Info: Found design unit 1: mem_1-SYN
    Info: Found entity 1: MEM_1
Info: Found 2 design units, including 1 entities, in source file memory.vhd
    Info: Found design unit 1: memory-SYN
    Info: Found entity 1: MEMORY
Info: Found 2 design units, including 1 entities, in source file counter5.vhd
    Info: Found design unit 1: counter5-SYN
    Info: Found entity 1: COUNTER5
Info: Found 2 design units, including 1 entities, in source file dff_16.vhd
    Info: Found design unit 1: dff_16-SYN
    Info: Found entity 1: DFF_16
Info: Found 2 design units, including 1 entities, in source file s_16.vhd
    Info: Found design unit 1: s_16-SYN
    Info: Found entity 1: S_16
Info: Found 2 design units, including 1 entities, in source file counter4.vhd
    Info: Found design unit 1: counter4-SYN
    Info: Found entity 1: COUNTER4
Info: Found 2 design units, including 1 entities, in source file const16.vhd
    Info: Found design unit 1: const16-SYN
    Info: Found entity 1: CONST16
Info: Found 2 design units, including 1 entities, in source file dff_2.vhd
    Info: Found design unit 1: dff_2-SYN
    Info: Found entity 1: DFF_2
Warning: Entity "OR2" will be ignored because it conflicts with Quartus II primitive name
Info: Found 2 design units, including 1 entities, in source file or2.vhd
    Info: Found design unit 1: or2-SYN
Info: Found 2 design units, including 1 entities, in source file s_24.vhd
    Info: Found design unit 1: s_24-SYN
    Info: Found entity 1: S_24
Info: Found 2 design units, including 1 entities, in source file cons24.vhd
    Info: Found design unit 1: cons24-SYN
    Info: Found entity 1: CONS24
Info: Found 2 design units, including 1 entities, in source file and_7.vhd
    Info: Found design unit 1: and_7-SYN
    Info: Found entity 1: AND_7
Info: Elaborating entity "IOP" for the top level hierarchy
Warning: Pin "CLEAR1" is missing source
Warning: Pin "CLEAR2" is missing source
Warning: Pin "CLEAR3" is missing source
Warning: Pin "CLEAR4" is missing source
Warning: Pin "LATCH1" is missing source
Warning: Pin "LATCH2" is missing source
Warning: Pin "LATCH3" is missing source
Warning: Pin "LATCH4" is missing source
Warning: Pin "SCK_DAC1" is missing source
Warning: Pin "SCK_DAC2" is missing source
Warning: Pin "SCK_DAC3" is missing source
Warning: Pin "SCK_DAC4" is missing source
Warning: Pin "SDIN_DAC2" is missing source
Warning: Pin "SDIN_DAC3" is missing source
Warning: Pin "SDIN_DAC4" is missing source
Warning: Pin "CS_ADC1" is missing source
Warning: Pin "CS_ADC2" is missing source
Warning: Pin "CS_ADC3" is missing source
Warning: Pin "CS_ADC4" is missing source
Warning: Pin "SDIN_ADC" is missing source
Warning: Pin "SCK_ADC" is missing source
Warning: Pin "H1" is missing source
Warning: Pin "H2" is missing source
Warning: Pin "H3" is missing source
Warning: Pin "H4" is missing source
Warning: Pin "H5" is missing source
Warning: Pin "RB_DL_D" not connected
Warning: Pin "RB_DL_C" not connected
Warning: Pin "RB_DL_B" not connected
Warning: Pin "RB_DL_A" not connected
Warning: Pin "SDO_DAC1" not connected
Warning: Pin "SDO_DAC4" not connected
Warning: Pin "SDO_DAC2" not connected
Warning: Pin "SDO_DAC3" not connected
Warning: Pin "BD5" not connected
Warning: Pin "SDO_ADC" not connected
Warning: Pin "SPARE1" not connected
Warning: Pin "SPARE2" not connected
Warning: Pin "SPARE3" not connected
Warning: Pin "P_RD_W" not connected
Warning: Pin "P_CS" not connected
Warning: Pin "P_OE" not connected
Warning: Pin "RST_IN" not connected
Warning: Pin "P_ADDR" not connected
Info: Elaborating entity "S_24" for hierarchy "S_24:inst46"
Info: Elaborating entity "lpm_shiftreg" for hierarchy "S_24:inst46|lpm_shiftreg:lpm_shiftreg_component"
Info: Elaborated megafunction instantiation "S_24:inst46|lpm_shiftreg:lpm_shiftreg_component"
Info: Instantiated megafunction "S_24:inst46|lpm_shiftreg:lpm_shiftreg_component" with the following parameter:
    Info: Parameter "lpm_direction" = "LEFT"
    Info: Parameter "lpm_type" = "LPM_SHIFTREG"
    Info: Parameter "lpm_width" = "24"
Warning: Using design file vhi.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: vhi-SYN
    Info: Found entity 1: VHI
Info: Elaborating entity "VHI" for hierarchy "VHI:inst44"
Info: Elaborating entity "lpm_constant" for hierarchy "VHI:inst44|lpm_constant:lpm_constant_component"
Info: Elaborated megafunction instantiation "VHI:inst44|lpm_constant:lpm_constant_component"
Info: Instantiated megafunction "VHI:inst44|lpm_constant:lpm_constant_component" with the following parameter:
    Info: Parameter "lpm_cvalue" = "1"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "LPM_CONSTANT"
    Info: Parameter "lpm_width" = "1"
Info: Elaborating entity "CONS24" for hierarchy "CONS24:inst75"
Info: Elaborating entity "lpm_constant" for hierarchy "CONS24:inst75|lpm_constant:lpm_constant_component"
Info: Elaborated megafunction instantiation "CONS24:inst75|lpm_constant:lpm_constant_component"
Info: Instantiated megafunction "CONS24:inst75|lpm_constant:lpm_constant_component" with the following parameter:
    Info: Parameter "lpm_cvalue" = "1052688"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "LPM_CONSTANT"
    Info: Parameter "lpm_width" = "24"
Warning: Using design file not2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: not2-SYN
    Info: Found entity 1: not2
Info: Elaborating entity "not2" for hierarchy "not2:inst91"
Info: Elaborating entity "lpm_inv" for hierarchy "not2:inst91|lpm_inv:lpm_inv_component"
Info: Elaborated megafunction instantiation "not2:inst91|lpm_inv:lpm_inv_component"
Info: Instantiated megafunction "not2:inst91|lpm_inv:lpm_inv_component" with the following parameter:
    Info: Parameter "lpm_type" = "LPM_INV"
    Info: Parameter "lpm_width" = "1"
Info: Elaborating entity "counter8" for hierarchy "counter8:inst14"
Info: Elaborating entity "lpm_counter" for hierarchy "counter8:inst14|lpm_counter:lpm_counter_component"
Info: Elaborated megafunction instantiation "counter8:inst14|lpm_counter:lpm_counter_component"
Info: Instantiated megafunction "counter8:inst14|lpm_counter:lpm_counter_component" with the following parameter:
    Info: Parameter "lpm_direction" = "UP"
    Info: Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info: Parameter "lpm_type" = "LPM_COUNTER"
    Info: Parameter "lpm_width" = "20"
Info: Found 1 design units, including 1 entities, in source file db/cntr_obi.tdf
    Info: Found entity 1: cntr_obi
Info: Elaborating entity "cntr_obi" for hierarchy "counter8:inst14|lpm_counter:lpm_counter_component|cntr_obi:auto_generated"
Info: Elaborating entity "oscillator" for hierarchy "oscillator:inst2"
Info: Elaborating entity "oscillator_altufm_osc_lv5" for hierarchy "oscillator:inst2|oscillator_altufm_osc_lv5:oscillator_altufm_osc_lv5_component"
Warning: The following bidir pins have no drivers
    Warning: Bidir "P_DATA" has no driver
    Warning: Bidir "P_DATA" has no driver
    Warning: Bidir "P_DATA" has no driver
    Warning: Bidir "P_DATA" has no driver
    Warning: Bidir "P_DATA" has no driver
    Warning: Bidir "P_DATA" has no driver
    Warning: Bidir "P_DATA" has no driver
    Warning: Bidir "P_DATA" has no driver
    Warning: Bidir "P_DATA" has no driver
    Warning: Bidir "P_DATA" has no driver
    Warning: Bidir "P_DATA" has no driver
    Warning: Bidir "P_DATA" has no driver
    Warning: Bidir "P_DATA" has no driver
    Warning: Bidir "P_DATA" has no driver
    Warning: Bidir "P_DATA" has no driver
    Warning: Bidir "P_DATA" has no driver
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "CLEAR1" is stuck at GND
    Warning (13410): Pin "CLEAR2" is stuck at GND
    Warning (13410): Pin "CLEAR3" is stuck at GND
    Warning (13410): Pin "CLEAR4" is stuck at GND
    Warning (13410): Pin "LATCH1" is stuck at GND
    Warning (13410): Pin "LATCH2" is stuck at GND
    Warning (13410): Pin "LATCH3" is stuck at GND
    Warning (13410): Pin "LATCH4" is stuck at GND
    Warning (13410): Pin "SCK_DAC1" is stuck at GND
    Warning (13410): Pin "SCK_DAC2" is stuck at GND
    Warning (13410): Pin "SCK_DAC3" is stuck at GND
    Warning (13410): Pin "SCK_DAC4" is stuck at GND
    Warning (13410): Pin "SDIN_DAC1" is stuck at GND
    Warning (13410): Pin "SDIN_DAC2" is stuck at GND
    Warning (13410): Pin "SDIN_DAC3" is stuck at GND
    Warning (13410): Pin "SDIN_DAC4" is stuck at GND
    Warning (13410): Pin "CS_ADC1" is stuck at GND
    Warning (13410): Pin "CS_ADC2" is stuck at GND
    Warning (13410): Pin "CS_ADC3" is stuck at GND
    Warning (13410): Pin "CS_ADC4" is stuck at GND
    Warning (13410): Pin "SDIN_ADC" is stuck at GND
    Warning (13410): Pin "SCK_ADC" is stuck at GND
    Warning (13410): Pin "H1" is stuck at GND
    Warning (13410): Pin "H2" is stuck at GND
    Warning (13410): Pin "H3" is stuck at GND
    Warning (13410): Pin "H4" is stuck at GND
    Warning (13410): Pin "H5" is stuck at GND
    Warning (13410): Pin "P_LE" is stuck at VCC
Info: 40 registers lost all their fanouts during netlist optimizations. The first 40 are displayed below.
    Info: Register "S_24:inst46|lpm_shiftreg:lpm_shiftreg_component|dffs[22]" lost all its fanouts during netlist optimizations.
    Info: Register "S_24:inst46|lpm_shiftreg:lpm_shiftreg_component|dffs[21]" lost all its fanouts during netlist optimizations.
    Info: Register "S_24:inst46|lpm_shiftreg:lpm_shiftreg_component|dffs[20]" lost all its fanouts during netlist optimizations.
    Info: Register "S_24:inst46|lpm_shiftreg:lpm_shiftreg_component|dffs[19]" lost all its fanouts during netlist optimizations.
    Info: Register "S_24:inst46|lpm_shiftreg:lpm_shiftreg_component|dffs[18]" lost all its fanouts during netlist optimizations.
    Info: Register "S_24:inst46|lpm_shiftreg:lpm_shiftreg_component|dffs[17]" lost all its fanouts during netlist optimizations.
    Info: Register "S_24:inst46|lpm_shiftreg:lpm_shiftreg_component|dffs[16]" lost all its fanouts during netlist optimizations.
    Info: Register "S_24:inst46|lpm_shiftreg:lpm_shiftreg_component|dffs[15]" lost all its fanouts during netlist optimizations.
    Info: Register "S_24:inst46|lpm_shiftreg:lpm_shiftreg_component|dffs[14]" lost all its fanouts during netlist optimizations.
    Info: Register "S_24:inst46|lpm_shiftreg:lpm_shiftreg_component|dffs[13]" lost all its fanouts during netlist optimizations.
    Info: Register "S_24:inst46|lpm_shiftreg:lpm_shiftreg_component|dffs[12]" lost all its fanouts during netlist optimizations.
    Info: Register "S_24:inst46|lpm_shiftreg:lpm_shiftreg_component|dffs[11]" lost all its fanouts during netlist optimizations.
    Info: Register "S_24:inst46|lpm_shiftreg:lpm_shiftreg_component|dffs[10]" lost all its fanouts during netlist optimizations.
    Info: Register "S_24:inst46|lpm_shiftreg:lpm_shiftreg_component|dffs[9]" lost all its fanouts during netlist optimizations.
    Info: Register "S_24:inst46|lpm_shiftreg:lpm_shiftreg_component|dffs[8]" lost all its fanouts during netlist optimizations.
    Info: Register "S_24:inst46|lpm_shiftreg:lpm_shiftreg_component|dffs[7]" lost all its fanouts during netlist optimizations.
    Info: Register "S_24:inst46|lpm_shiftreg:lpm_shiftreg_component|dffs[6]" lost all its fanouts during netlist optimizations.
    Info: Register "S_24:inst46|lpm_shiftreg:lpm_shiftreg_component|dffs[5]" lost all its fanouts during netlist optimizations.
    Info: Register "S_24:inst46|lpm_shiftreg:lpm_shiftreg_component|dffs[4]" lost all its fanouts during netlist optimizations.
    Info: Register "S_24:inst46|lpm_shiftreg:lpm_shiftreg_component|dffs[3]" lost all its fanouts during netlist optimizations.
    Info: Register "S_24:inst46|lpm_shiftreg:lpm_shiftreg_component|dffs[2]" lost all its fanouts during netlist optimizations.
    Info: Register "S_24:inst46|lpm_shiftreg:lpm_shiftreg_component|dffs[1]" lost all its fanouts during netlist optimizations.
    Info: Register "S_24:inst46|lpm_shiftreg:lpm_shiftreg_component|dffs[0]" lost all its fanouts during netlist optimizations.
    Info: Register "counter8:inst14|lpm_counter:lpm_counter_component|cntr_obi:auto_generated|safe_q[0]" lost all its fanouts during netlist optimizations.
    Info: Register "counter8:inst14|lpm_counter:lpm_counter_component|cntr_obi:auto_generated|safe_q[1]" lost all its fanouts during netlist optimizations.
    Info: Register "counter8:inst14|lpm_counter:lpm_counter_component|cntr_obi:auto_generated|safe_q[2]" lost all its fanouts during netlist optimizations.
    Info: Register "counter8:inst14|lpm_counter:lpm_counter_component|cntr_obi:auto_generated|safe_q[3]" lost all its fanouts during netlist optimizations.
    Info: Register "counter8:inst14|lpm_counter:lpm_counter_component|cntr_obi:auto_generated|safe_q[4]" lost all its fanouts during netlist optimizations.
    Info: Register "counter8:inst14|lpm_counter:lpm_counter_component|cntr_obi:auto_generated|safe_q[5]" lost all its fanouts during netlist optimizations.
    Info: Register "counter8:inst14|lpm_counter:lpm_counter_component|cntr_obi:auto_generated|safe_q[6]" lost all its fanouts during netlist optimizations.
    Info: Register "counter8:inst14|lpm_counter:lpm_counter_component|cntr_obi:auto_generated|safe_q[8]" lost all its fanouts during netlist optimizations.
    Info: Register "counter8:inst14|lpm_counter:lpm_counter_component|cntr_obi:auto_generated|safe_q[9]" lost all its fanouts during netlist optimizations.
    Info: Register "counter8:inst14|lpm_counter:lpm_counter_component|cntr_obi:auto_generated|safe_q[10]" lost all its fanouts during netlist optimizations.
    Info: Register "counter8:inst14|lpm_counter:lpm_counter_component|cntr_obi:auto_generated|safe_q[11]" lost all its fanouts during netlist optimizations.
    Info: Register "counter8:inst14|lpm_counter:lpm_counter_component|cntr_obi:auto_generated|safe_q[12]" lost all its fanouts during netlist optimizations.
    Info: Register "counter8:inst14|lpm_counter:lpm_counter_component|cntr_obi:auto_generated|safe_q[13]" lost all its fanouts during netlist optimizations.
    Info: Register "counter8:inst14|lpm_counter:lpm_counter_component|cntr_obi:auto_generated|safe_q[14]" lost all its fanouts during netlist optimizations.
    Info: Register "counter8:inst14|lpm_counter:lpm_counter_component|cntr_obi:auto_generated|safe_q[15]" lost all its fanouts during netlist optimizations.
    Info: Register "counter8:inst14|lpm_counter:lpm_counter_component|cntr_obi:auto_generated|safe_q[16]" lost all its fanouts during netlist optimizations.
    Info: Register "counter8:inst14|lpm_counter:lpm_counter_component|cntr_obi:auto_generated|safe_q[17]" lost all its fanouts during netlist optimizations.
Warning: Design contains 32 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "RB_DL_D"
    Warning (15610): No output dependent on input pin "RB_DL_C"
    Warning (15610): No output dependent on input pin "RB_DL_B"
    Warning (15610): No output dependent on input pin "RB_DL_A"
    Warning (15610): No output dependent on input pin "SDO_DAC1"
    Warning (15610): No output dependent on input pin "SDO_DAC4"
    Warning (15610): No output dependent on input pin "SDO_DAC2"
    Warning (15610): No output dependent on input pin "SDO_DAC3"
    Warning (15610): No output dependent on input pin "BD5"
    Warning (15610): No output dependent on input pin "SDO_ADC"
    Warning (15610): No output dependent on input pin "SPARE1"
    Warning (15610): No output dependent on input pin "SPARE2"
    Warning (15610): No output dependent on input pin "SPARE3"
    Warning (15610): No output dependent on input pin "P_RD_W"
    Warning (15610): No output dependent on input pin "P_CS"
    Warning (15610): No output dependent on input pin "P_OE"
    Warning (15610): No output dependent on input pin "RST_IN"
    Warning (15610): No output dependent on input pin "P_ADDR[30]"
    Warning (15610): No output dependent on input pin "P_ADDR[29]"
    Warning (15610): No output dependent on input pin "P_ADDR[28]"
    Warning (15610): No output dependent on input pin "P_ADDR[27]"
    Warning (15610): No output dependent on input pin "P_ADDR[26]"
    Warning (15610): No output dependent on input pin "P_ADDR[25]"
    Warning (15610): No output dependent on input pin "P_ADDR[24]"
    Warning (15610): No output dependent on input pin "P_ADDR[23]"
    Warning (15610): No output dependent on input pin "P_ADDR[22]"
    Warning (15610): No output dependent on input pin "P_ADDR[21]"
    Warning (15610): No output dependent on input pin "P_ADDR[20]"
    Warning (15610): No output dependent on input pin "P_ADDR[19]"
    Warning (15610): No output dependent on input pin "P_ADDR[18]"
    Warning (15610): No output dependent on input pin "P_ADDR[17]"
    Warning (15610): No output dependent on input pin "P_ADDR[16]"
Info: Implemented 87 device resources after synthesis - the final resource count might be different
    Info: Implemented 33 input pins
    Info: Implemented 33 output pins
    Info: Implemented 16 bidirectional pins
    Info: Implemented 4 logic cells
    Info: Implemented 1 User Flash Memory blocks
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 128 warnings
    Info: Peak virtual memory: 191 megabytes
    Info: Processing ended: Tue Aug 30 10:32:11 2011
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:05


