/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* P */
#define P__0__INTTYPE CYREG_PICU12_INTTYPE6
#define P__0__MASK 0x40u
#define P__0__PC CYREG_PRT12_PC6
#define P__0__PORT 12u
#define P__0__SHIFT 6u
#define P__AG CYREG_PRT12_AG
#define P__BIE CYREG_PRT12_BIE
#define P__BIT_MASK CYREG_PRT12_BIT_MASK
#define P__BYP CYREG_PRT12_BYP
#define P__DM0 CYREG_PRT12_DM0
#define P__DM1 CYREG_PRT12_DM1
#define P__DM2 CYREG_PRT12_DM2
#define P__DR CYREG_PRT12_DR
#define P__INP_DIS CYREG_PRT12_INP_DIS
#define P__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define P__MASK 0x40u
#define P__PORT 12u
#define P__PRT CYREG_PRT12_PRT
#define P__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define P__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define P__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define P__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define P__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define P__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define P__PS CYREG_PRT12_PS
#define P__SHIFT 6u
#define P__SIO_CFG CYREG_PRT12_SIO_CFG
#define P__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define P__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define P__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define P__SLW CYREG_PRT12_SLW

/* S */
#define S__0__INTTYPE CYREG_PICU3_INTTYPE0
#define S__0__MASK 0x01u
#define S__0__PC CYREG_PRT3_PC0
#define S__0__PORT 3u
#define S__0__SHIFT 0u
#define S__AG CYREG_PRT3_AG
#define S__AMUX CYREG_PRT3_AMUX
#define S__BIE CYREG_PRT3_BIE
#define S__BIT_MASK CYREG_PRT3_BIT_MASK
#define S__BYP CYREG_PRT3_BYP
#define S__CTL CYREG_PRT3_CTL
#define S__DM0 CYREG_PRT3_DM0
#define S__DM1 CYREG_PRT3_DM1
#define S__DM2 CYREG_PRT3_DM2
#define S__DR CYREG_PRT3_DR
#define S__INP_DIS CYREG_PRT3_INP_DIS
#define S__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define S__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define S__LCD_EN CYREG_PRT3_LCD_EN
#define S__MASK 0x01u
#define S__PORT 3u
#define S__PRT CYREG_PRT3_PRT
#define S__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define S__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define S__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define S__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define S__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define S__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define S__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define S__PS CYREG_PRT3_PS
#define S__SHIFT 0u
#define S__SLW CYREG_PRT3_SLW

/* V1 */
#define V1__0__INTTYPE CYREG_PICU3_INTTYPE1
#define V1__0__MASK 0x02u
#define V1__0__PC CYREG_PRT3_PC1
#define V1__0__PORT 3u
#define V1__0__SHIFT 1u
#define V1__AG CYREG_PRT3_AG
#define V1__AMUX CYREG_PRT3_AMUX
#define V1__BIE CYREG_PRT3_BIE
#define V1__BIT_MASK CYREG_PRT3_BIT_MASK
#define V1__BYP CYREG_PRT3_BYP
#define V1__CTL CYREG_PRT3_CTL
#define V1__DM0 CYREG_PRT3_DM0
#define V1__DM1 CYREG_PRT3_DM1
#define V1__DM2 CYREG_PRT3_DM2
#define V1__DR CYREG_PRT3_DR
#define V1__INP_DIS CYREG_PRT3_INP_DIS
#define V1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define V1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define V1__LCD_EN CYREG_PRT3_LCD_EN
#define V1__MASK 0x02u
#define V1__PORT 3u
#define V1__PRT CYREG_PRT3_PRT
#define V1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define V1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define V1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define V1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define V1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define V1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define V1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define V1__PS CYREG_PRT3_PS
#define V1__SHIFT 1u
#define V1__SLW CYREG_PRT3_SLW

/* V2 */
#define V2__0__INTTYPE CYREG_PICU3_INTTYPE2
#define V2__0__MASK 0x04u
#define V2__0__PC CYREG_PRT3_PC2
#define V2__0__PORT 3u
#define V2__0__SHIFT 2u
#define V2__AG CYREG_PRT3_AG
#define V2__AMUX CYREG_PRT3_AMUX
#define V2__BIE CYREG_PRT3_BIE
#define V2__BIT_MASK CYREG_PRT3_BIT_MASK
#define V2__BYP CYREG_PRT3_BYP
#define V2__CTL CYREG_PRT3_CTL
#define V2__DM0 CYREG_PRT3_DM0
#define V2__DM1 CYREG_PRT3_DM1
#define V2__DM2 CYREG_PRT3_DM2
#define V2__DR CYREG_PRT3_DR
#define V2__INP_DIS CYREG_PRT3_INP_DIS
#define V2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define V2__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define V2__LCD_EN CYREG_PRT3_LCD_EN
#define V2__MASK 0x04u
#define V2__PORT 3u
#define V2__PRT CYREG_PRT3_PRT
#define V2__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define V2__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define V2__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define V2__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define V2__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define V2__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define V2__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define V2__PS CYREG_PRT3_PS
#define V2__SHIFT 2u
#define V2__SLW CYREG_PRT3_SLW

/* t1 */
#define t1__0__INTTYPE CYREG_PICU2_INTTYPE7
#define t1__0__MASK 0x80u
#define t1__0__PC CYREG_PRT2_PC7
#define t1__0__PORT 2u
#define t1__0__SHIFT 7u
#define t1__AG CYREG_PRT2_AG
#define t1__AMUX CYREG_PRT2_AMUX
#define t1__BIE CYREG_PRT2_BIE
#define t1__BIT_MASK CYREG_PRT2_BIT_MASK
#define t1__BYP CYREG_PRT2_BYP
#define t1__CTL CYREG_PRT2_CTL
#define t1__DM0 CYREG_PRT2_DM0
#define t1__DM1 CYREG_PRT2_DM1
#define t1__DM2 CYREG_PRT2_DM2
#define t1__DR CYREG_PRT2_DR
#define t1__INP_DIS CYREG_PRT2_INP_DIS
#define t1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define t1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define t1__LCD_EN CYREG_PRT2_LCD_EN
#define t1__MASK 0x80u
#define t1__PORT 2u
#define t1__PRT CYREG_PRT2_PRT
#define t1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define t1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define t1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define t1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define t1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define t1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define t1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define t1__PS CYREG_PRT2_PS
#define t1__SHIFT 7u
#define t1__SLW CYREG_PRT2_SLW

/* t2 */
#define t2__0__INTTYPE CYREG_PICU15_INTTYPE7
#define t2__0__MASK 0x80u
#define t2__0__PC CYREG_IO_PC_PRT15_7_6_PC1
#define t2__0__PORT 15u
#define t2__0__SHIFT 7u
#define t2__AG CYREG_PRT15_AG
#define t2__AMUX CYREG_PRT15_AMUX
#define t2__BIE CYREG_PRT15_BIE
#define t2__BIT_MASK CYREG_PRT15_BIT_MASK
#define t2__BYP CYREG_PRT15_BYP
#define t2__CTL CYREG_PRT15_CTL
#define t2__DM0 CYREG_PRT15_DM0
#define t2__DM1 CYREG_PRT15_DM1
#define t2__DM2 CYREG_PRT15_DM2
#define t2__DR CYREG_PRT15_DR
#define t2__INP_DIS CYREG_PRT15_INP_DIS
#define t2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define t2__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define t2__LCD_EN CYREG_PRT15_LCD_EN
#define t2__MASK 0x80u
#define t2__PORT 15u
#define t2__PRT CYREG_PRT15_PRT
#define t2__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define t2__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define t2__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define t2__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define t2__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define t2__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define t2__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define t2__PS CYREG_PRT15_PS
#define t2__SHIFT 7u
#define t2__SLW CYREG_PRT15_SLW

/* t3 */
#define t3__0__INTTYPE CYREG_PICU2_INTTYPE2
#define t3__0__MASK 0x04u
#define t3__0__PC CYREG_PRT2_PC2
#define t3__0__PORT 2u
#define t3__0__SHIFT 2u
#define t3__AG CYREG_PRT2_AG
#define t3__AMUX CYREG_PRT2_AMUX
#define t3__BIE CYREG_PRT2_BIE
#define t3__BIT_MASK CYREG_PRT2_BIT_MASK
#define t3__BYP CYREG_PRT2_BYP
#define t3__CTL CYREG_PRT2_CTL
#define t3__DM0 CYREG_PRT2_DM0
#define t3__DM1 CYREG_PRT2_DM1
#define t3__DM2 CYREG_PRT2_DM2
#define t3__DR CYREG_PRT2_DR
#define t3__INP_DIS CYREG_PRT2_INP_DIS
#define t3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define t3__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define t3__LCD_EN CYREG_PRT2_LCD_EN
#define t3__MASK 0x04u
#define t3__PORT 2u
#define t3__PRT CYREG_PRT2_PRT
#define t3__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define t3__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define t3__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define t3__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define t3__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define t3__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define t3__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define t3__PS CYREG_PRT2_PS
#define t3__SHIFT 2u
#define t3__SLW CYREG_PRT2_SLW

/* t4 */
#define t4__0__INTTYPE CYREG_PICU1_INTTYPE7
#define t4__0__MASK 0x80u
#define t4__0__PC CYREG_PRT1_PC7
#define t4__0__PORT 1u
#define t4__0__SHIFT 7u
#define t4__AG CYREG_PRT1_AG
#define t4__AMUX CYREG_PRT1_AMUX
#define t4__BIE CYREG_PRT1_BIE
#define t4__BIT_MASK CYREG_PRT1_BIT_MASK
#define t4__BYP CYREG_PRT1_BYP
#define t4__CTL CYREG_PRT1_CTL
#define t4__DM0 CYREG_PRT1_DM0
#define t4__DM1 CYREG_PRT1_DM1
#define t4__DM2 CYREG_PRT1_DM2
#define t4__DR CYREG_PRT1_DR
#define t4__INP_DIS CYREG_PRT1_INP_DIS
#define t4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define t4__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define t4__LCD_EN CYREG_PRT1_LCD_EN
#define t4__MASK 0x80u
#define t4__PORT 1u
#define t4__PRT CYREG_PRT1_PRT
#define t4__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define t4__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define t4__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define t4__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define t4__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define t4__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define t4__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define t4__PS CYREG_PRT1_PS
#define t4__SHIFT 7u
#define t4__SLW CYREG_PRT1_SLW

/* Clk2 */
#define Clk2__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clk2__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clk2__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clk2__CFG2_SRC_SEL_MASK 0x07u
#define Clk2__INDEX 0x00u
#define Clk2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clk2__PM_ACT_MSK 0x01u
#define Clk2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clk2__PM_STBY_MSK 0x01u

/* Rx_1 */
#define Rx_1__0__INTTYPE CYREG_PICU1_INTTYPE2
#define Rx_1__0__MASK 0x04u
#define Rx_1__0__PC CYREG_PRT1_PC2
#define Rx_1__0__PORT 1u
#define Rx_1__0__SHIFT 2u
#define Rx_1__AG CYREG_PRT1_AG
#define Rx_1__AMUX CYREG_PRT1_AMUX
#define Rx_1__BIE CYREG_PRT1_BIE
#define Rx_1__BIT_MASK CYREG_PRT1_BIT_MASK
#define Rx_1__BYP CYREG_PRT1_BYP
#define Rx_1__CTL CYREG_PRT1_CTL
#define Rx_1__DM0 CYREG_PRT1_DM0
#define Rx_1__DM1 CYREG_PRT1_DM1
#define Rx_1__DM2 CYREG_PRT1_DM2
#define Rx_1__DR CYREG_PRT1_DR
#define Rx_1__INP_DIS CYREG_PRT1_INP_DIS
#define Rx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Rx_1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Rx_1__LCD_EN CYREG_PRT1_LCD_EN
#define Rx_1__MASK 0x04u
#define Rx_1__PORT 1u
#define Rx_1__PRT CYREG_PRT1_PRT
#define Rx_1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Rx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Rx_1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Rx_1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Rx_1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Rx_1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Rx_1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Rx_1__PS CYREG_PRT1_PS
#define Rx_1__SHIFT 2u
#define Rx_1__SLW CYREG_PRT1_SLW

/* Tx_1 */
#define Tx_1__0__INTTYPE CYREG_PICU2_INTTYPE5
#define Tx_1__0__MASK 0x20u
#define Tx_1__0__PC CYREG_PRT2_PC5
#define Tx_1__0__PORT 2u
#define Tx_1__0__SHIFT 5u
#define Tx_1__AG CYREG_PRT2_AG
#define Tx_1__AMUX CYREG_PRT2_AMUX
#define Tx_1__BIE CYREG_PRT2_BIE
#define Tx_1__BIT_MASK CYREG_PRT2_BIT_MASK
#define Tx_1__BYP CYREG_PRT2_BYP
#define Tx_1__CTL CYREG_PRT2_CTL
#define Tx_1__DM0 CYREG_PRT2_DM0
#define Tx_1__DM1 CYREG_PRT2_DM1
#define Tx_1__DM2 CYREG_PRT2_DM2
#define Tx_1__DR CYREG_PRT2_DR
#define Tx_1__INP_DIS CYREG_PRT2_INP_DIS
#define Tx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Tx_1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Tx_1__LCD_EN CYREG_PRT2_LCD_EN
#define Tx_1__MASK 0x20u
#define Tx_1__PORT 2u
#define Tx_1__PRT CYREG_PRT2_PRT
#define Tx_1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Tx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Tx_1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Tx_1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Tx_1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Tx_1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Tx_1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Tx_1__PS CYREG_PRT2_PS
#define Tx_1__SHIFT 5u
#define Tx_1__SLW CYREG_PRT2_SLW

/* LED_D */
#define LED_D__0__INTTYPE CYREG_PICU2_INTTYPE3
#define LED_D__0__MASK 0x08u
#define LED_D__0__PC CYREG_PRT2_PC3
#define LED_D__0__PORT 2u
#define LED_D__0__SHIFT 3u
#define LED_D__AG CYREG_PRT2_AG
#define LED_D__AMUX CYREG_PRT2_AMUX
#define LED_D__BIE CYREG_PRT2_BIE
#define LED_D__BIT_MASK CYREG_PRT2_BIT_MASK
#define LED_D__BYP CYREG_PRT2_BYP
#define LED_D__CTL CYREG_PRT2_CTL
#define LED_D__DM0 CYREG_PRT2_DM0
#define LED_D__DM1 CYREG_PRT2_DM1
#define LED_D__DM2 CYREG_PRT2_DM2
#define LED_D__DR CYREG_PRT2_DR
#define LED_D__INP_DIS CYREG_PRT2_INP_DIS
#define LED_D__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LED_D__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LED_D__LCD_EN CYREG_PRT2_LCD_EN
#define LED_D__MASK 0x08u
#define LED_D__PORT 2u
#define LED_D__PRT CYREG_PRT2_PRT
#define LED_D__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LED_D__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LED_D__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LED_D__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LED_D__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LED_D__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LED_D__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LED_D__PS CYREG_PRT2_PS
#define LED_D__SHIFT 3u
#define LED_D__SLW CYREG_PRT2_SLW

/* LED_F */
#define LED_F__0__INTTYPE CYREG_PICU1_INTTYPE4
#define LED_F__0__MASK 0x10u
#define LED_F__0__PC CYREG_PRT1_PC4
#define LED_F__0__PORT 1u
#define LED_F__0__SHIFT 4u
#define LED_F__AG CYREG_PRT1_AG
#define LED_F__AMUX CYREG_PRT1_AMUX
#define LED_F__BIE CYREG_PRT1_BIE
#define LED_F__BIT_MASK CYREG_PRT1_BIT_MASK
#define LED_F__BYP CYREG_PRT1_BYP
#define LED_F__CTL CYREG_PRT1_CTL
#define LED_F__DM0 CYREG_PRT1_DM0
#define LED_F__DM1 CYREG_PRT1_DM1
#define LED_F__DM2 CYREG_PRT1_DM2
#define LED_F__DR CYREG_PRT1_DR
#define LED_F__INP_DIS CYREG_PRT1_INP_DIS
#define LED_F__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define LED_F__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define LED_F__LCD_EN CYREG_PRT1_LCD_EN
#define LED_F__MASK 0x10u
#define LED_F__PORT 1u
#define LED_F__PRT CYREG_PRT1_PRT
#define LED_F__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define LED_F__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define LED_F__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define LED_F__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define LED_F__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define LED_F__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define LED_F__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define LED_F__PS CYREG_PRT1_PS
#define LED_F__SHIFT 4u
#define LED_F__SLW CYREG_PRT1_SLW

/* irq_P */
#define irq_P__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define irq_P__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define irq_P__INTC_MASK 0x04u
#define irq_P__INTC_NUMBER 2u
#define irq_P__INTC_PRIOR_NUM 7u
#define irq_P__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define irq_P__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define irq_P__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Echo_1 */
#define Echo_1__0__INTTYPE CYREG_PICU15_INTTYPE5
#define Echo_1__0__MASK 0x20u
#define Echo_1__0__PC CYREG_IO_PC_PRT15_PC5
#define Echo_1__0__PORT 15u
#define Echo_1__0__SHIFT 5u
#define Echo_1__AG CYREG_PRT15_AG
#define Echo_1__AMUX CYREG_PRT15_AMUX
#define Echo_1__BIE CYREG_PRT15_BIE
#define Echo_1__BIT_MASK CYREG_PRT15_BIT_MASK
#define Echo_1__BYP CYREG_PRT15_BYP
#define Echo_1__CTL CYREG_PRT15_CTL
#define Echo_1__DM0 CYREG_PRT15_DM0
#define Echo_1__DM1 CYREG_PRT15_DM1
#define Echo_1__DM2 CYREG_PRT15_DM2
#define Echo_1__DR CYREG_PRT15_DR
#define Echo_1__INP_DIS CYREG_PRT15_INP_DIS
#define Echo_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Echo_1__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Echo_1__LCD_EN CYREG_PRT15_LCD_EN
#define Echo_1__MASK 0x20u
#define Echo_1__PORT 15u
#define Echo_1__PRT CYREG_PRT15_PRT
#define Echo_1__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Echo_1__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Echo_1__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Echo_1__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Echo_1__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Echo_1__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Echo_1__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Echo_1__PS CYREG_PRT15_PS
#define Echo_1__SHIFT 5u
#define Echo_1__SLW CYREG_PRT15_SLW

/* Echo_2 */
#define Echo_2__0__INTTYPE CYREG_PICU2_INTTYPE4
#define Echo_2__0__MASK 0x10u
#define Echo_2__0__PC CYREG_PRT2_PC4
#define Echo_2__0__PORT 2u
#define Echo_2__0__SHIFT 4u
#define Echo_2__AG CYREG_PRT2_AG
#define Echo_2__AMUX CYREG_PRT2_AMUX
#define Echo_2__BIE CYREG_PRT2_BIE
#define Echo_2__BIT_MASK CYREG_PRT2_BIT_MASK
#define Echo_2__BYP CYREG_PRT2_BYP
#define Echo_2__CTL CYREG_PRT2_CTL
#define Echo_2__DM0 CYREG_PRT2_DM0
#define Echo_2__DM1 CYREG_PRT2_DM1
#define Echo_2__DM2 CYREG_PRT2_DM2
#define Echo_2__DR CYREG_PRT2_DR
#define Echo_2__INP_DIS CYREG_PRT2_INP_DIS
#define Echo_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Echo_2__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Echo_2__LCD_EN CYREG_PRT2_LCD_EN
#define Echo_2__MASK 0x10u
#define Echo_2__PORT 2u
#define Echo_2__PRT CYREG_PRT2_PRT
#define Echo_2__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Echo_2__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Echo_2__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Echo_2__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Echo_2__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Echo_2__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Echo_2__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Echo_2__PS CYREG_PRT2_PS
#define Echo_2__SHIFT 4u
#define Echo_2__SLW CYREG_PRT2_SLW

/* Echo_3 */
#define Echo_3__0__INTTYPE CYREG_PICU1_INTTYPE6
#define Echo_3__0__MASK 0x40u
#define Echo_3__0__PC CYREG_PRT1_PC6
#define Echo_3__0__PORT 1u
#define Echo_3__0__SHIFT 6u
#define Echo_3__AG CYREG_PRT1_AG
#define Echo_3__AMUX CYREG_PRT1_AMUX
#define Echo_3__BIE CYREG_PRT1_BIE
#define Echo_3__BIT_MASK CYREG_PRT1_BIT_MASK
#define Echo_3__BYP CYREG_PRT1_BYP
#define Echo_3__CTL CYREG_PRT1_CTL
#define Echo_3__DM0 CYREG_PRT1_DM0
#define Echo_3__DM1 CYREG_PRT1_DM1
#define Echo_3__DM2 CYREG_PRT1_DM2
#define Echo_3__DR CYREG_PRT1_DR
#define Echo_3__INP_DIS CYREG_PRT1_INP_DIS
#define Echo_3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Echo_3__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Echo_3__LCD_EN CYREG_PRT1_LCD_EN
#define Echo_3__MASK 0x40u
#define Echo_3__PORT 1u
#define Echo_3__PRT CYREG_PRT1_PRT
#define Echo_3__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Echo_3__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Echo_3__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Echo_3__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Echo_3__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Echo_3__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Echo_3__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Echo_3__PS CYREG_PRT1_PS
#define Echo_3__SHIFT 6u
#define Echo_3__SLW CYREG_PRT1_SLW

/* Echo_4 */
#define Echo_4__0__INTTYPE CYREG_PICU1_INTTYPE5
#define Echo_4__0__MASK 0x20u
#define Echo_4__0__PC CYREG_PRT1_PC5
#define Echo_4__0__PORT 1u
#define Echo_4__0__SHIFT 5u
#define Echo_4__AG CYREG_PRT1_AG
#define Echo_4__AMUX CYREG_PRT1_AMUX
#define Echo_4__BIE CYREG_PRT1_BIE
#define Echo_4__BIT_MASK CYREG_PRT1_BIT_MASK
#define Echo_4__BYP CYREG_PRT1_BYP
#define Echo_4__CTL CYREG_PRT1_CTL
#define Echo_4__DM0 CYREG_PRT1_DM0
#define Echo_4__DM1 CYREG_PRT1_DM1
#define Echo_4__DM2 CYREG_PRT1_DM2
#define Echo_4__DR CYREG_PRT1_DR
#define Echo_4__INP_DIS CYREG_PRT1_INP_DIS
#define Echo_4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Echo_4__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Echo_4__LCD_EN CYREG_PRT1_LCD_EN
#define Echo_4__MASK 0x20u
#define Echo_4__PORT 1u
#define Echo_4__PRT CYREG_PRT1_PRT
#define Echo_4__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Echo_4__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Echo_4__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Echo_4__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Echo_4__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Echo_4__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Echo_4__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Echo_4__PS CYREG_PRT1_PS
#define Echo_4__SHIFT 5u
#define Echo_4__SLW CYREG_PRT1_SLW

/* Segmento */
#define Segmento__0__INTTYPE CYREG_PICU0_INTTYPE0
#define Segmento__0__MASK 0x01u
#define Segmento__0__PC CYREG_PRT0_PC0
#define Segmento__0__PORT 0u
#define Segmento__0__SHIFT 0u
#define Segmento__1__INTTYPE CYREG_PICU0_INTTYPE1
#define Segmento__1__MASK 0x02u
#define Segmento__1__PC CYREG_PRT0_PC1
#define Segmento__1__PORT 0u
#define Segmento__1__SHIFT 1u
#define Segmento__2__INTTYPE CYREG_PICU0_INTTYPE2
#define Segmento__2__MASK 0x04u
#define Segmento__2__PC CYREG_PRT0_PC2
#define Segmento__2__PORT 0u
#define Segmento__2__SHIFT 2u
#define Segmento__3__INTTYPE CYREG_PICU0_INTTYPE3
#define Segmento__3__MASK 0x08u
#define Segmento__3__PC CYREG_PRT0_PC3
#define Segmento__3__PORT 0u
#define Segmento__3__SHIFT 3u
#define Segmento__4__INTTYPE CYREG_PICU0_INTTYPE4
#define Segmento__4__MASK 0x10u
#define Segmento__4__PC CYREG_PRT0_PC4
#define Segmento__4__PORT 0u
#define Segmento__4__SHIFT 4u
#define Segmento__5__INTTYPE CYREG_PICU0_INTTYPE5
#define Segmento__5__MASK 0x20u
#define Segmento__5__PC CYREG_PRT0_PC5
#define Segmento__5__PORT 0u
#define Segmento__5__SHIFT 5u
#define Segmento__6__INTTYPE CYREG_PICU0_INTTYPE6
#define Segmento__6__MASK 0x40u
#define Segmento__6__PC CYREG_PRT0_PC6
#define Segmento__6__PORT 0u
#define Segmento__6__SHIFT 6u
#define Segmento__7__INTTYPE CYREG_PICU0_INTTYPE7
#define Segmento__7__MASK 0x80u
#define Segmento__7__PC CYREG_PRT0_PC7
#define Segmento__7__PORT 0u
#define Segmento__7__SHIFT 7u
#define Segmento__AG CYREG_PRT0_AG
#define Segmento__AMUX CYREG_PRT0_AMUX
#define Segmento__BIE CYREG_PRT0_BIE
#define Segmento__BIT_MASK CYREG_PRT0_BIT_MASK
#define Segmento__BYP CYREG_PRT0_BYP
#define Segmento__CTL CYREG_PRT0_CTL
#define Segmento__DM0 CYREG_PRT0_DM0
#define Segmento__DM1 CYREG_PRT0_DM1
#define Segmento__DM2 CYREG_PRT0_DM2
#define Segmento__DR CYREG_PRT0_DR
#define Segmento__INP_DIS CYREG_PRT0_INP_DIS
#define Segmento__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Segmento__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Segmento__LCD_EN CYREG_PRT0_LCD_EN
#define Segmento__MASK 0xFFu
#define Segmento__PORT 0u
#define Segmento__PRT CYREG_PRT0_PRT
#define Segmento__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Segmento__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Segmento__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Segmento__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Segmento__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Segmento__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Segmento__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Segmento__PS CYREG_PRT0_PS
#define Segmento__SHIFT 0u
#define Segmento__SLW CYREG_PRT0_SLW

/* Clk_100Hz */
#define Clk_100Hz__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define Clk_100Hz__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define Clk_100Hz__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define Clk_100Hz__CFG2_SRC_SEL_MASK 0x07u
#define Clk_100Hz__INDEX 0x03u
#define Clk_100Hz__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clk_100Hz__PM_ACT_MSK 0x08u
#define Clk_100Hz__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clk_100Hz__PM_STBY_MSK 0x08u

/* Clk_200Hz */
#define Clk_200Hz__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define Clk_200Hz__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define Clk_200Hz__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define Clk_200Hz__CFG2_SRC_SEL_MASK 0x07u
#define Clk_200Hz__INDEX 0x02u
#define Clk_200Hz__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clk_200Hz__PM_ACT_MSK 0x04u
#define Clk_200Hz__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clk_200Hz__PM_STBY_MSK 0x04u

/* Trigger_out */
#define Trigger_out_Sync_ctrl_reg__0__MASK 0x01u
#define Trigger_out_Sync_ctrl_reg__0__POS 0
#define Trigger_out_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define Trigger_out_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define Trigger_out_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB09_10_CTL
#define Trigger_out_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define Trigger_out_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB09_10_CTL
#define Trigger_out_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB09_10_MSK
#define Trigger_out_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define Trigger_out_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB09_10_MSK
#define Trigger_out_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define Trigger_out_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define Trigger_out_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB09_CTL
#define Trigger_out_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB09_ST_CTL
#define Trigger_out_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB09_CTL
#define Trigger_out_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB09_ST_CTL
#define Trigger_out_Sync_ctrl_reg__MASK 0x01u
#define Trigger_out_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define Trigger_out_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define Trigger_out_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB09_MSK

/* UART_Atmega */
#define UART_Atmega_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define UART_Atmega_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define UART_Atmega_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB10_11_CTL
#define UART_Atmega_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define UART_Atmega_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB10_11_CTL
#define UART_Atmega_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB10_11_MSK
#define UART_Atmega_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define UART_Atmega_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB10_11_MSK
#define UART_Atmega_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define UART_Atmega_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define UART_Atmega_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB10_CTL
#define UART_Atmega_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB10_ST_CTL
#define UART_Atmega_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB10_CTL
#define UART_Atmega_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB10_ST_CTL
#define UART_Atmega_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define UART_Atmega_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define UART_Atmega_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB10_MSK
#define UART_Atmega_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define UART_Atmega_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB10_11_ST
#define UART_Atmega_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB10_MSK
#define UART_Atmega_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define UART_Atmega_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define UART_Atmega_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define UART_Atmega_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB10_ST_CTL
#define UART_Atmega_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB10_ST_CTL
#define UART_Atmega_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB10_ST
#define UART_Atmega_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define UART_Atmega_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define UART_Atmega_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define UART_Atmega_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define UART_Atmega_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define UART_Atmega_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define UART_Atmega_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define UART_Atmega_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define UART_Atmega_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB09_A0
#define UART_Atmega_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB09_A1
#define UART_Atmega_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define UART_Atmega_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB09_D0
#define UART_Atmega_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB09_D1
#define UART_Atmega_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define UART_Atmega_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define UART_Atmega_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB09_F0
#define UART_Atmega_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB09_F1
#define UART_Atmega_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define UART_Atmega_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB09_10_ST
#define UART_Atmega_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_Atmega_BUART_sRX_RxSts__3__POS 3
#define UART_Atmega_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_Atmega_BUART_sRX_RxSts__4__POS 4
#define UART_Atmega_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_Atmega_BUART_sRX_RxSts__5__POS 5
#define UART_Atmega_BUART_sRX_RxSts__MASK 0x38u
#define UART_Atmega_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB09_MSK
#define UART_Atmega_BUART_sRX_RxSts__MASK_ST_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define UART_Atmega_BUART_sRX_RxSts__PER_ST_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define UART_Atmega_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define UART_Atmega_BUART_sRX_RxSts__STATUS_CNT_REG CYREG_B0_UDB09_ST_CTL
#define UART_Atmega_BUART_sRX_RxSts__STATUS_CONTROL_REG CYREG_B0_UDB09_ST_CTL
#define UART_Atmega_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB09_ST
#define UART_Atmega_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define UART_Atmega_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define UART_Atmega_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define UART_Atmega_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define UART_Atmega_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_Atmega_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define UART_Atmega_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define UART_Atmega_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define UART_Atmega_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B1_UDB08_A0
#define UART_Atmega_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B1_UDB08_A1
#define UART_Atmega_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define UART_Atmega_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B1_UDB08_D0
#define UART_Atmega_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B1_UDB08_D1
#define UART_Atmega_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_Atmega_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define UART_Atmega_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B1_UDB08_F0
#define UART_Atmega_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B1_UDB08_F1
#define UART_Atmega_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B1_UDB10_11_A0
#define UART_Atmega_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B1_UDB10_11_A1
#define UART_Atmega_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B1_UDB10_11_D0
#define UART_Atmega_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B1_UDB10_11_D1
#define UART_Atmega_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define UART_Atmega_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B1_UDB10_11_F0
#define UART_Atmega_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B1_UDB10_11_F1
#define UART_Atmega_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B1_UDB10_A0_A1
#define UART_Atmega_BUART_sTX_TxShifter_u0__A0_REG CYREG_B1_UDB10_A0
#define UART_Atmega_BUART_sTX_TxShifter_u0__A1_REG CYREG_B1_UDB10_A1
#define UART_Atmega_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B1_UDB10_D0_D1
#define UART_Atmega_BUART_sTX_TxShifter_u0__D0_REG CYREG_B1_UDB10_D0
#define UART_Atmega_BUART_sTX_TxShifter_u0__D1_REG CYREG_B1_UDB10_D1
#define UART_Atmega_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define UART_Atmega_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B1_UDB10_F0_F1
#define UART_Atmega_BUART_sTX_TxShifter_u0__F0_REG CYREG_B1_UDB10_F0
#define UART_Atmega_BUART_sTX_TxShifter_u0__F1_REG CYREG_B1_UDB10_F1
#define UART_Atmega_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define UART_Atmega_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define UART_Atmega_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_Atmega_BUART_sTX_TxSts__0__POS 0
#define UART_Atmega_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_Atmega_BUART_sTX_TxSts__1__POS 1
#define UART_Atmega_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define UART_Atmega_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define UART_Atmega_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_Atmega_BUART_sTX_TxSts__2__POS 2
#define UART_Atmega_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_Atmega_BUART_sTX_TxSts__3__POS 3
#define UART_Atmega_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_Atmega_BUART_sTX_TxSts__MASK_REG CYREG_B1_UDB09_MSK
#define UART_Atmega_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define UART_Atmega_BUART_sTX_TxSts__STATUS_REG CYREG_B1_UDB09_ST
#define UART_Atmega_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define UART_Atmega_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define UART_Atmega_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define UART_Atmega_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_Atmega_IntClock__INDEX 0x01u
#define UART_Atmega_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_Atmega_IntClock__PM_ACT_MSK 0x02u
#define UART_Atmega_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_Atmega_IntClock__PM_STBY_MSK 0x02u

/* UART_RX_ISR */
#define UART_RX_ISR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART_RX_ISR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART_RX_ISR__INTC_MASK 0x01u
#define UART_RX_ISR__INTC_NUMBER 0u
#define UART_RX_ISR__INTC_PRIOR_NUM 7u
#define UART_RX_ISR__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define UART_RX_ISR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART_RX_ISR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Timer_Lectura */
#define Timer_Lectura_TimerHW__CAP0 CYREG_TMR0_CAP0
#define Timer_Lectura_TimerHW__CAP1 CYREG_TMR0_CAP1
#define Timer_Lectura_TimerHW__CFG0 CYREG_TMR0_CFG0
#define Timer_Lectura_TimerHW__CFG1 CYREG_TMR0_CFG1
#define Timer_Lectura_TimerHW__CFG2 CYREG_TMR0_CFG2
#define Timer_Lectura_TimerHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define Timer_Lectura_TimerHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define Timer_Lectura_TimerHW__PER0 CYREG_TMR0_PER0
#define Timer_Lectura_TimerHW__PER1 CYREG_TMR0_PER1
#define Timer_Lectura_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Timer_Lectura_TimerHW__PM_ACT_MSK 0x01u
#define Timer_Lectura_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Timer_Lectura_TimerHW__PM_STBY_MSK 0x01u
#define Timer_Lectura_TimerHW__RT0 CYREG_TMR0_RT0
#define Timer_Lectura_TimerHW__RT1 CYREG_TMR0_RT1
#define Timer_Lectura_TimerHW__SR0 CYREG_TMR0_SR0

/* Timer_Selector */
#define Timer_Selector_TimerHW__CAP0 CYREG_TMR1_CAP0
#define Timer_Selector_TimerHW__CAP1 CYREG_TMR1_CAP1
#define Timer_Selector_TimerHW__CFG0 CYREG_TMR1_CFG0
#define Timer_Selector_TimerHW__CFG1 CYREG_TMR1_CFG1
#define Timer_Selector_TimerHW__CFG2 CYREG_TMR1_CFG2
#define Timer_Selector_TimerHW__CNT_CMP0 CYREG_TMR1_CNT_CMP0
#define Timer_Selector_TimerHW__CNT_CMP1 CYREG_TMR1_CNT_CMP1
#define Timer_Selector_TimerHW__PER0 CYREG_TMR1_PER0
#define Timer_Selector_TimerHW__PER1 CYREG_TMR1_PER1
#define Timer_Selector_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Timer_Selector_TimerHW__PM_ACT_MSK 0x02u
#define Timer_Selector_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Timer_Selector_TimerHW__PM_STBY_MSK 0x02u
#define Timer_Selector_TimerHW__RT0 CYREG_TMR1_RT0
#define Timer_Selector_TimerHW__RT1 CYREG_TMR1_RT1
#define Timer_Selector_TimerHW__SR0 CYREG_TMR1_SR0

/* Contador_Estado */
#define Contador_Estado_sts_sts_reg__0__MASK 0x01u
#define Contador_Estado_sts_sts_reg__0__POS 0
#define Contador_Estado_sts_sts_reg__1__MASK 0x02u
#define Contador_Estado_sts_sts_reg__1__POS 1
#define Contador_Estado_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define Contador_Estado_sts_sts_reg__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define Contador_Estado_sts_sts_reg__MASK 0x03u
#define Contador_Estado_sts_sts_reg__MASK_REG CYREG_B0_UDB08_MSK
#define Contador_Estado_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define Contador_Estado_sts_sts_reg__STATUS_REG CYREG_B0_UDB08_ST

/* irq_Activacion_triger */
#define irq_Activacion_triger__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define irq_Activacion_triger__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define irq_Activacion_triger__INTC_MASK 0x40000u
#define irq_Activacion_triger__INTC_NUMBER 18u
#define irq_Activacion_triger__INTC_PRIOR_NUM 7u
#define irq_Activacion_triger__INTC_PRIOR_REG CYREG_NVIC_PRI_18
#define irq_Activacion_triger__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define irq_Activacion_triger__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* irq_Activacion_Lectura */
#define irq_Activacion_Lectura__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define irq_Activacion_Lectura__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define irq_Activacion_Lectura__INTC_MASK 0x02u
#define irq_Activacion_Lectura__INTC_NUMBER 1u
#define irq_Activacion_Lectura__INTC_PRIOR_NUM 7u
#define irq_Activacion_Lectura__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define irq_Activacion_Lectura__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define irq_Activacion_Lectura__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "ISEP6-Viviana"
#define CY_VERSION "PSoC Creator  4.4"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 26u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 26u
#define CYDEV_CHIP_MEMBER_4AA 25u
#define CYDEV_CHIP_MEMBER_4AB 30u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4AD 15u
#define CYDEV_CHIP_MEMBER_4AE 16u
#define CYDEV_CHIP_MEMBER_4D 20u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 27u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 24u
#define CYDEV_CHIP_MEMBER_4I 32u
#define CYDEV_CHIP_MEMBER_4J 21u
#define CYDEV_CHIP_MEMBER_4K 22u
#define CYDEV_CHIP_MEMBER_4L 31u
#define CYDEV_CHIP_MEMBER_4M 29u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 28u
#define CYDEV_CHIP_MEMBER_4Q 17u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 23u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 18u
#define CYDEV_CHIP_MEMBER_4Z 19u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 33u
#define CYDEV_CHIP_MEMBER_FM3 37u
#define CYDEV_CHIP_MEMBER_FM4 38u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 34u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 35u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 36u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AD_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AE_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000007u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
