// Seed: 2828328144
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  id_8 :
  assert property (@(posedge {-1{-1}} or id_1 + 1) 1);
  module_0 modCall_1 (
      id_3,
      id_6,
      id_6,
      id_1,
      id_7
  );
endmodule
