Shreyansh Sharma

Email: [shreyanshsharma639@gmail.com](mailto:shreyanshsharma639@gmail.com)

Aspiring VLSI engineer with a strong focus on RTL design and verification. Currently advancing skills in SystemVerilog, with hands-on experience in developing and verifying digital circuits. Open to collaborative projects and knowledge-sharing opportunities in the field of semiconductor design and verification.

Areas of Interest:

* VLSI Design and Verification
* RTL Design
* Verilog 

Collaboration:
Open to collaborative projects in RTL design and verification. Actively seeking opportunities to contribute to professional development in VLSI engineering.


