module Width_Word_S (
	input i_Clk,
	input i_Rst,
	input i_Enb,
	input [31:0] iv_Data_Word,
	input[3:0] iv_Alu_opcode,  // Bits 6,5,4 y 2 del Opcode
	input [2:0] iv_funct3,  //Bits 14:12 de las instrucciones
	output [31:0] ov_Data_Word_S


);

reg [31:0] ov_Data_Word_Q;
reg [31:0] ov_Data_Word_D;

assign ov_Data_Word_S = ov_Data_Word_Q;
always@(posedge i_Clk or posedge i_Rst)
begin
	if(i_Rst)
	begin
		ov_Data_Word_Q <= 0;
	end
	else if(i_Enb)
	begin
		ov_Data_Word_Q <= ov_Data_Word_D;
	end
	else
	begin
		ov_Data_Word_Q <= ov_Data_Word_Q;
	end
end

always@*
begin
	case({iv_Alu_opcode,iv_funct3})
		7'b0100_000: ov_Data_Word_D = {24'b0,iv_Data_Word[7:0]}; //sb
		7'b0100_001: ov_Data_Word_D = {16'b0,iv_Data_Word[15:0]};//sh
		7'b0100_010: ov_Data_Word_D = iv_Data_Word;		 //sw
		default ov_Data_Word_D = iv_Data_Word;
	endcase

end



endmodule 