--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\ISE\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2L -n 3
-fastpaths -xml mips_top.twx mips_top.ncd -o mips_top.twr mips_top.pcf -ucf
mips_top.ucf

Design file:              mips_top.ncd
Physical constraint file: mips_top.pcf
Device,package,speed:     xc7k325t,fbg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLKIN = PERIOD TIMEGRP "TM_CLK" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLKIN = PERIOD TIMEGRP "TM_CLK" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tmmcmpw_CLKIN1_200_250)
  Physical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Logical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y0.CLKIN1
  Clock network: clk200MHz
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tmmcmpw_CLKIN1_200_250)
  Physical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Logical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y0.CLKIN1
  Clock network: clk200MHz
--------------------------------------------------------------------------------
Slack: 3.929ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.071ns (933.707MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Logical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y0.CLKIN1
  Clock network: clk200MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP "CLK_GEN_clkout3" 
TS_CLKIN / 0.05 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 18390522 paths analyzed, 3957 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  22.715ns.
--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/fwdb_exe_4 (SLICE_X44Y34.SR), 36 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_SCAN/result_16 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/fwdb_exe_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.974ns (Levels of Logic = 1)
  Clock Path Skew:      -0.354ns (4.075 - 4.429)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: BTN_SCAN/result_16 to MIPS/MIPS_CORE/DATAPATH/fwdb_exe_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X146Y13.AQ     Tcko                  0.223   BTN_X_4_OBUF
                                                       BTN_SCAN/result_16
    SLICE_X61Y39.B4      net (fanout=5)        2.235   btn<16>
    SLICE_X61Y39.BMUX    Tilo                  0.149   MIPS/MIPS_CORE/id_en
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_exe_rst11
    SLICE_X44Y34.SR      net (fanout=42)       1.063   MIPS/MIPS_CORE/exe_rst
    SLICE_X44Y34.CLK     Tsrck                 0.304   MIPS/MIPS_CORE/DATAPATH/fwdb_exe<7>
                                                       MIPS/MIPS_CORE/DATAPATH/fwdb_exe_4
    -------------------------------------------------  ---------------------------
    Total                                      3.974ns (0.676ns logic, 3.298ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     95.932ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/inst_data_id_1 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/fwdb_exe_4 (FF)
  Requirement:          100.000ns
  Data Path Delay:      3.930ns (Levels of Logic = 5)
  Clock Path Skew:      -0.043ns (0.602 - 0.645)
  Source Clock:         clk_cpu rising at 0.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/inst_data_id_1 to MIPS/MIPS_CORE/DATAPATH/fwdb_exe_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y34.BQ      Tcko                  0.223   MIPS/MIPS_CORE/inst_data_ctrl<3>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_data_id_1
    SLICE_X54Y36.D2      net (fanout=11)       0.893   MIPS/MIPS_CORE/inst_data_ctrl<1>
    SLICE_X54Y36.D       Tilo                  0.043   MIPS/MIPS_CORE/CONTROLLER/N0
                                                       MIPS/MIPS_CORE/CONTROLLER/pc_src<1>1_SW0
    SLICE_X54Y36.B1      net (fanout=1)        0.363   MIPS/MIPS_CORE/CONTROLLER/N0
    SLICE_X54Y36.B       Tilo                  0.043   MIPS/MIPS_CORE/CONTROLLER/N0
                                                       MIPS/MIPS_CORE/CONTROLLER/pc_src<1>1
    SLICE_X54Y36.A4      net (fanout=2)        0.251   MIPS/MIPS_CORE/CONTROLLER/pc_src<1>1
    SLICE_X54Y36.A       Tilo                  0.043   MIPS/MIPS_CORE/CONTROLLER/N0
                                                       MIPS/MIPS_CORE/CONTROLLER/load_stall_SW0
    SLICE_X61Y39.A5      net (fanout=1)        0.364   MIPS/MIPS_CORE/CONTROLLER/N2
    SLICE_X61Y39.A       Tilo                  0.043   MIPS/MIPS_CORE/id_en
                                                       MIPS/MIPS_CORE/CONTROLLER/load_stall
    SLICE_X61Y39.B5      net (fanout=1)        0.149   MIPS/MIPS_CORE/CONTROLLER/load_stall
    SLICE_X61Y39.BMUX    Tilo                  0.148   MIPS/MIPS_CORE/id_en
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_exe_rst11
    SLICE_X44Y34.SR      net (fanout=42)       1.063   MIPS/MIPS_CORE/exe_rst
    SLICE_X44Y34.CLK     Tsrck                 0.304   MIPS/MIPS_CORE/DATAPATH/fwdb_exe<7>
                                                       MIPS/MIPS_CORE/DATAPATH/fwdb_exe_4
    -------------------------------------------------  ---------------------------
    Total                                      3.930ns (0.847ns logic, 3.083ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     95.953ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_all (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/fwdb_exe_4 (FF)
  Requirement:          100.000ns
  Data Path Delay:      3.754ns (Levels of Logic = 1)
  Clock Path Skew:      -0.198ns (1.041 - 1.239)
  Source Clock:         clk_cpu rising at 0.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rst_all to MIPS/MIPS_CORE/DATAPATH/fwdb_exe_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X152Y2.AQ      Tcko                  0.259   rst_all
                                                       rst_all
    SLICE_X61Y39.B3      net (fanout=101)      1.980   rst_all
    SLICE_X61Y39.BMUX    Tilo                  0.148   MIPS/MIPS_CORE/id_en
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_exe_rst11
    SLICE_X44Y34.SR      net (fanout=42)       1.063   MIPS/MIPS_CORE/exe_rst
    SLICE_X44Y34.CLK     Tsrck                 0.304   MIPS/MIPS_CORE/DATAPATH/fwdb_exe<7>
                                                       MIPS/MIPS_CORE/DATAPATH/fwdb_exe_4
    -------------------------------------------------  ---------------------------
    Total                                      3.754ns (0.711ns logic, 3.043ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/fwdb_exe_5 (SLICE_X44Y34.SR), 36 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_SCAN/result_16 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/fwdb_exe_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.974ns (Levels of Logic = 1)
  Clock Path Skew:      -0.354ns (4.075 - 4.429)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: BTN_SCAN/result_16 to MIPS/MIPS_CORE/DATAPATH/fwdb_exe_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X146Y13.AQ     Tcko                  0.223   BTN_X_4_OBUF
                                                       BTN_SCAN/result_16
    SLICE_X61Y39.B4      net (fanout=5)        2.235   btn<16>
    SLICE_X61Y39.BMUX    Tilo                  0.149   MIPS/MIPS_CORE/id_en
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_exe_rst11
    SLICE_X44Y34.SR      net (fanout=42)       1.063   MIPS/MIPS_CORE/exe_rst
    SLICE_X44Y34.CLK     Tsrck                 0.304   MIPS/MIPS_CORE/DATAPATH/fwdb_exe<7>
                                                       MIPS/MIPS_CORE/DATAPATH/fwdb_exe_5
    -------------------------------------------------  ---------------------------
    Total                                      3.974ns (0.676ns logic, 3.298ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     95.932ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/inst_data_id_1 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/fwdb_exe_5 (FF)
  Requirement:          100.000ns
  Data Path Delay:      3.930ns (Levels of Logic = 5)
  Clock Path Skew:      -0.043ns (0.602 - 0.645)
  Source Clock:         clk_cpu rising at 0.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/inst_data_id_1 to MIPS/MIPS_CORE/DATAPATH/fwdb_exe_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y34.BQ      Tcko                  0.223   MIPS/MIPS_CORE/inst_data_ctrl<3>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_data_id_1
    SLICE_X54Y36.D2      net (fanout=11)       0.893   MIPS/MIPS_CORE/inst_data_ctrl<1>
    SLICE_X54Y36.D       Tilo                  0.043   MIPS/MIPS_CORE/CONTROLLER/N0
                                                       MIPS/MIPS_CORE/CONTROLLER/pc_src<1>1_SW0
    SLICE_X54Y36.B1      net (fanout=1)        0.363   MIPS/MIPS_CORE/CONTROLLER/N0
    SLICE_X54Y36.B       Tilo                  0.043   MIPS/MIPS_CORE/CONTROLLER/N0
                                                       MIPS/MIPS_CORE/CONTROLLER/pc_src<1>1
    SLICE_X54Y36.A4      net (fanout=2)        0.251   MIPS/MIPS_CORE/CONTROLLER/pc_src<1>1
    SLICE_X54Y36.A       Tilo                  0.043   MIPS/MIPS_CORE/CONTROLLER/N0
                                                       MIPS/MIPS_CORE/CONTROLLER/load_stall_SW0
    SLICE_X61Y39.A5      net (fanout=1)        0.364   MIPS/MIPS_CORE/CONTROLLER/N2
    SLICE_X61Y39.A       Tilo                  0.043   MIPS/MIPS_CORE/id_en
                                                       MIPS/MIPS_CORE/CONTROLLER/load_stall
    SLICE_X61Y39.B5      net (fanout=1)        0.149   MIPS/MIPS_CORE/CONTROLLER/load_stall
    SLICE_X61Y39.BMUX    Tilo                  0.148   MIPS/MIPS_CORE/id_en
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_exe_rst11
    SLICE_X44Y34.SR      net (fanout=42)       1.063   MIPS/MIPS_CORE/exe_rst
    SLICE_X44Y34.CLK     Tsrck                 0.304   MIPS/MIPS_CORE/DATAPATH/fwdb_exe<7>
                                                       MIPS/MIPS_CORE/DATAPATH/fwdb_exe_5
    -------------------------------------------------  ---------------------------
    Total                                      3.930ns (0.847ns logic, 3.083ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     95.953ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_all (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/fwdb_exe_5 (FF)
  Requirement:          100.000ns
  Data Path Delay:      3.754ns (Levels of Logic = 1)
  Clock Path Skew:      -0.198ns (1.041 - 1.239)
  Source Clock:         clk_cpu rising at 0.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rst_all to MIPS/MIPS_CORE/DATAPATH/fwdb_exe_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X152Y2.AQ      Tcko                  0.259   rst_all
                                                       rst_all
    SLICE_X61Y39.B3      net (fanout=101)      1.980   rst_all
    SLICE_X61Y39.BMUX    Tilo                  0.148   MIPS/MIPS_CORE/id_en
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_exe_rst11
    SLICE_X44Y34.SR      net (fanout=42)       1.063   MIPS/MIPS_CORE/exe_rst
    SLICE_X44Y34.CLK     Tsrck                 0.304   MIPS/MIPS_CORE/DATAPATH/fwdb_exe<7>
                                                       MIPS/MIPS_CORE/DATAPATH/fwdb_exe_5
    -------------------------------------------------  ---------------------------
    Total                                      3.754ns (0.711ns logic, 3.043ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/fwdb_exe_6 (SLICE_X44Y34.SR), 36 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_SCAN/result_16 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/fwdb_exe_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.974ns (Levels of Logic = 1)
  Clock Path Skew:      -0.354ns (4.075 - 4.429)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: BTN_SCAN/result_16 to MIPS/MIPS_CORE/DATAPATH/fwdb_exe_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X146Y13.AQ     Tcko                  0.223   BTN_X_4_OBUF
                                                       BTN_SCAN/result_16
    SLICE_X61Y39.B4      net (fanout=5)        2.235   btn<16>
    SLICE_X61Y39.BMUX    Tilo                  0.149   MIPS/MIPS_CORE/id_en
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_exe_rst11
    SLICE_X44Y34.SR      net (fanout=42)       1.063   MIPS/MIPS_CORE/exe_rst
    SLICE_X44Y34.CLK     Tsrck                 0.304   MIPS/MIPS_CORE/DATAPATH/fwdb_exe<7>
                                                       MIPS/MIPS_CORE/DATAPATH/fwdb_exe_6
    -------------------------------------------------  ---------------------------
    Total                                      3.974ns (0.676ns logic, 3.298ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     95.932ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/inst_data_id_1 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/fwdb_exe_6 (FF)
  Requirement:          100.000ns
  Data Path Delay:      3.930ns (Levels of Logic = 5)
  Clock Path Skew:      -0.043ns (0.602 - 0.645)
  Source Clock:         clk_cpu rising at 0.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/inst_data_id_1 to MIPS/MIPS_CORE/DATAPATH/fwdb_exe_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y34.BQ      Tcko                  0.223   MIPS/MIPS_CORE/inst_data_ctrl<3>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_data_id_1
    SLICE_X54Y36.D2      net (fanout=11)       0.893   MIPS/MIPS_CORE/inst_data_ctrl<1>
    SLICE_X54Y36.D       Tilo                  0.043   MIPS/MIPS_CORE/CONTROLLER/N0
                                                       MIPS/MIPS_CORE/CONTROLLER/pc_src<1>1_SW0
    SLICE_X54Y36.B1      net (fanout=1)        0.363   MIPS/MIPS_CORE/CONTROLLER/N0
    SLICE_X54Y36.B       Tilo                  0.043   MIPS/MIPS_CORE/CONTROLLER/N0
                                                       MIPS/MIPS_CORE/CONTROLLER/pc_src<1>1
    SLICE_X54Y36.A4      net (fanout=2)        0.251   MIPS/MIPS_CORE/CONTROLLER/pc_src<1>1
    SLICE_X54Y36.A       Tilo                  0.043   MIPS/MIPS_CORE/CONTROLLER/N0
                                                       MIPS/MIPS_CORE/CONTROLLER/load_stall_SW0
    SLICE_X61Y39.A5      net (fanout=1)        0.364   MIPS/MIPS_CORE/CONTROLLER/N2
    SLICE_X61Y39.A       Tilo                  0.043   MIPS/MIPS_CORE/id_en
                                                       MIPS/MIPS_CORE/CONTROLLER/load_stall
    SLICE_X61Y39.B5      net (fanout=1)        0.149   MIPS/MIPS_CORE/CONTROLLER/load_stall
    SLICE_X61Y39.BMUX    Tilo                  0.148   MIPS/MIPS_CORE/id_en
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_exe_rst11
    SLICE_X44Y34.SR      net (fanout=42)       1.063   MIPS/MIPS_CORE/exe_rst
    SLICE_X44Y34.CLK     Tsrck                 0.304   MIPS/MIPS_CORE/DATAPATH/fwdb_exe<7>
                                                       MIPS/MIPS_CORE/DATAPATH/fwdb_exe_6
    -------------------------------------------------  ---------------------------
    Total                                      3.930ns (0.847ns logic, 3.083ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     95.953ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_all (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/fwdb_exe_6 (FF)
  Requirement:          100.000ns
  Data Path Delay:      3.754ns (Levels of Logic = 1)
  Clock Path Skew:      -0.198ns (1.041 - 1.239)
  Source Clock:         clk_cpu rising at 0.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rst_all to MIPS/MIPS_CORE/DATAPATH/fwdb_exe_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X152Y2.AQ      Tcko                  0.259   rst_all
                                                       rst_all
    SLICE_X61Y39.B3      net (fanout=101)      1.980   rst_all
    SLICE_X61Y39.BMUX    Tilo                  0.148   MIPS/MIPS_CORE/id_en
                                                       MIPS/MIPS_CORE/CONTROLLER/Mmux_exe_rst11
    SLICE_X44Y34.SR      net (fanout=42)       1.063   MIPS/MIPS_CORE/exe_rst
    SLICE_X44Y34.CLK     Tsrck                 0.304   MIPS/MIPS_CORE/DATAPATH/fwdb_exe<7>
                                                       MIPS/MIPS_CORE/DATAPATH/fwdb_exe_6
    -------------------------------------------------  ---------------------------
    Total                                      3.754ns (0.711ns logic, 3.043ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP "CLK_GEN_clkout3" TS_CLKIN / 0.05 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/alu_out_wb_0 (SLICE_X43Y36.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.123ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIPS/MIPS_CORE/DATAPATH/alu_out_mem_0 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/alu_out_wb_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIPS/MIPS_CORE/DATAPATH/alu_out_mem_0 to MIPS/MIPS_CORE/DATAPATH/alu_out_wb_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y36.AQ      Tcko                  0.100   MIPS/MIPS_CORE/mem_addr<1>
                                                       MIPS/MIPS_CORE/DATAPATH/alu_out_mem_0
    SLICE_X43Y36.AX      net (fanout=4)        0.070   MIPS/MIPS_CORE/mem_addr<0>
    SLICE_X43Y36.CLK     Tckdi       (-Th)     0.047   MIPS/MIPS_CORE/mem_addr<1>
                                                       MIPS/MIPS_CORE/DATAPATH/alu_out_wb_0
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (0.053ns logic, 0.070ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/alu_out_wb_22 (SLICE_X44Y43.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.138ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIPS/MIPS_CORE/DATAPATH/alu_out_mem_22 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/alu_out_wb_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.171ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.356 - 0.323)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIPS/MIPS_CORE/DATAPATH/alu_out_mem_22 to MIPS/MIPS_CORE/DATAPATH/alu_out_wb_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y43.CQ      Tcko                  0.100   MIPS/mem_addr<22>
                                                       MIPS/MIPS_CORE/DATAPATH/alu_out_mem_22
    SLICE_X44Y43.CX      net (fanout=5)        0.118   MIPS/mem_addr<22>
    SLICE_X44Y43.CLK     Tckdi       (-Th)     0.047   MIPS/MIPS_CORE/DATAPATH/mux15_91
                                                       MIPS/MIPS_CORE/DATAPATH/alu_out_wb_22
    -------------------------------------------------  ---------------------------
    Total                                      0.171ns (0.053ns logic, 0.118ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/data_rt_mem_11 (SLICE_X43Y34.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.141ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIPS/MIPS_CORE/DATAPATH/fwdb_exe_11 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/data_rt_mem_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.153ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.073 - 0.061)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIPS/MIPS_CORE/DATAPATH/fwdb_exe_11 to MIPS/MIPS_CORE/DATAPATH/data_rt_mem_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y35.DQ      Tcko                  0.100   MIPS/MIPS_CORE/DATAPATH/fwdb_exe<11>
                                                       MIPS/MIPS_CORE/DATAPATH/fwdb_exe_11
    SLICE_X43Y34.DX      net (fanout=2)        0.102   MIPS/MIPS_CORE/DATAPATH/fwdb_exe<11>
    SLICE_X43Y34.CLK     Tckdi       (-Th)     0.049   MIPS/MIPS_CORE/DATAPATH/mem_din_wb<10>
                                                       MIPS/MIPS_CORE/DATAPATH/data_rt_mem_11
    -------------------------------------------------  ---------------------------
    Total                                      0.153ns (0.051ns logic, 0.102ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP "CLK_GEN_clkout3" TS_CLKIN / 0.05 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 98.161ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: MIPS/DATA_RAM/Mram_data1/CLKARDCLK
  Logical resource: MIPS/DATA_RAM/Mram_data1/CLKARDCLK
  Location pin: RAMB18_X2Y15.CLKARDCLK
  Clock network: clk_cpu
--------------------------------------------------------------------------------
Slack: 98.161ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: MIPS/DATA_RAM/Mram_data1/CLKBWRCLK
  Logical resource: MIPS/DATA_RAM/Mram_data1/CLKBWRCLK
  Location pin: RAMB18_X2Y15.CLKBWRCLK
  Clock network: clk_cpu
--------------------------------------------------------------------------------
Slack: 98.464ns (period - (min low pulse limit / (low pulse / period)))
  Period: 100.000ns
  Low pulse: 50.000ns
  Low pulse limit: 0.768ns (Tmpw)
  Physical resource: MIPS/MIPS_CORE/DATAPATH/REGFILE/addr_b[4]_read_port_7_OUT<5>/CLK
  Logical resource: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile11_RAMA/CLK
  Location pin: SLICE_X38Y33.CLK
  Clock network: clk_cpu
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP "CLK_GEN_clkout2" 
TS_CLKIN / 0.125 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 132842 paths analyzed, 1347 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.896ns.
--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf1_RAMA_D1 (SLICE_X20Y45.AX), 68 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMA_D1 (RAM)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMA_D1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      2.743ns (Levels of Logic = 2)
  Clock Path Skew:      -0.266ns (4.094 - 4.360)
  Source Clock:         clk_cpu falling at 150.000ns
  Destination Clock:    clk_disp rising at 160.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMA_D1 to VGA_DEBUG/Mram_data_buf1_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y36.A       Tshcko                0.696   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<5>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMA_D1
    SLICE_X38Y42.A1      net (fanout=1)        0.686   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<1>
    SLICE_X38Y42.A       Tilo                  0.043   debug_data<20>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mmux_debug_data121
    SLICE_X38Y42.C1      net (fanout=1)        0.363   MIPS/MIPS_CORE/DATAPATH/debug_data_reg<1>
    SLICE_X38Y42.CMUX    Tilo                  0.135   debug_data<20>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data121
    SLICE_X20Y45.AX      net (fanout=1)        0.680   debug_data<1>
    SLICE_X20Y45.CLK     Tds                   0.140   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      2.743ns (1.014ns logic, 1.729ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.636ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/debug_data_signal_1 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMA_D1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      1.885ns (Levels of Logic = 1)
  Clock Path Skew:      -0.264ns (4.094 - 4.358)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_disp rising at 120.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/debug_data_signal_1 to VGA_DEBUG/Mram_data_buf1_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y35.CQ      Tcko                  0.259   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<1>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_1
    SLICE_X38Y42.C2      net (fanout=1)        0.671   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<1>
    SLICE_X38Y42.CMUX    Tilo                  0.135   debug_data<20>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data121
    SLICE_X20Y45.AX      net (fanout=1)        0.680   debug_data<1>
    SLICE_X20Y45.CLK     Tds                   0.140   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      1.885ns (0.534ns logic, 1.351ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_1 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMA_D1 (RAM)
  Requirement:          40.000ns
  Data Path Delay:      4.622ns (Levels of Logic = 5)
  Clock Path Skew:      0.049ns (1.230 - 1.181)
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.146ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_1 to VGA_DEBUG/Mram_data_buf1_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y50.BQ      Tcko                  0.259   vga_v_count<3>
                                                       VGA/v_count_1
    SLICE_X21Y47.B3      net (fanout=11)       0.583   vga_v_count<1>
    SLICE_X21Y47.B       Tilo                  0.043   VGA_DEBUG/strdata<26>
                                                       VGA_DEBUG/Msub_row_addr_cy<5>11
    SLICE_X19Y46.C4      net (fanout=31)       0.453   VGA_DEBUG/Msub_row_addr_cy<5>
    SLICE_X19Y46.C       Tilo                  0.043   VGA_DEBUG/strdata<13>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X38Y36.A5      net (fanout=128)      1.151   debug_addr<4>
    SLICE_X38Y36.A       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<5>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMA_D1
    SLICE_X38Y42.A1      net (fanout=1)        0.686   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<1>
    SLICE_X38Y42.A       Tilo                  0.043   debug_data<20>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mmux_debug_data121
    SLICE_X38Y42.C1      net (fanout=1)        0.363   MIPS/MIPS_CORE/DATAPATH/debug_data_reg<1>
    SLICE_X38Y42.CMUX    Tilo                  0.135   debug_data<20>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data121
    SLICE_X20Y45.AX      net (fanout=1)        0.680   debug_data<1>
    SLICE_X20Y45.CLK     Tds                   0.140   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      4.622ns (0.706ns logic, 3.916ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf1_RAMB (SLICE_X20Y45.BI), 68 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMB (RAM)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMB (RAM)
  Requirement:          10.000ns
  Data Path Delay:      2.632ns (Levels of Logic = 2)
  Clock Path Skew:      -0.266ns (4.094 - 4.360)
  Source Clock:         clk_cpu falling at 150.000ns
  Destination Clock:    clk_disp rising at 160.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMB to VGA_DEBUG/Mram_data_buf1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y36.BMUX    Tshcko                0.812   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<5>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMB
    SLICE_X38Y46.B1      net (fanout=1)        0.722   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<2>
    SLICE_X38Y46.B       Tilo                  0.043   debug_data<2>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mmux_debug_data231
    SLICE_X38Y46.C5      net (fanout=1)        0.256   MIPS/MIPS_CORE/DATAPATH/debug_data_reg<2>
    SLICE_X38Y46.C       Tilo                  0.043   debug_data<2>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data231
    SLICE_X20Y45.BI      net (fanout=1)        0.645   debug_data<2>
    SLICE_X20Y45.CLK     Tds                   0.111   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      2.632ns (1.009ns logic, 1.623ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/debug_data_signal_2 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMB (RAM)
  Requirement:          20.000ns
  Data Path Delay:      1.626ns (Levels of Logic = 1)
  Clock Path Skew:      -0.266ns (4.094 - 4.360)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_disp rising at 120.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/debug_data_signal_2 to VGA_DEBUG/Mram_data_buf1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y36.CQ      Tcko                  0.223   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<2>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_2
    SLICE_X38Y46.C4      net (fanout=1)        0.604   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<2>
    SLICE_X38Y46.C       Tilo                  0.043   debug_data<2>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data231
    SLICE_X20Y45.BI      net (fanout=1)        0.645   debug_data<2>
    SLICE_X20Y45.CLK     Tds                   0.111   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      1.626ns (0.377ns logic, 1.249ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.438ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_1 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMB (RAM)
  Requirement:          40.000ns
  Data Path Delay:      4.530ns (Levels of Logic = 5)
  Clock Path Skew:      0.049ns (1.230 - 1.181)
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.146ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_1 to VGA_DEBUG/Mram_data_buf1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y50.BQ      Tcko                  0.259   vga_v_count<3>
                                                       VGA/v_count_1
    SLICE_X21Y47.B3      net (fanout=11)       0.583   vga_v_count<1>
    SLICE_X21Y47.B       Tilo                  0.043   VGA_DEBUG/strdata<26>
                                                       VGA_DEBUG/Msub_row_addr_cy<5>11
    SLICE_X19Y46.C4      net (fanout=31)       0.453   VGA_DEBUG/Msub_row_addr_cy<5>
    SLICE_X19Y46.C       Tilo                  0.043   VGA_DEBUG/strdata<13>
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X38Y36.B5      net (fanout=128)      1.183   debug_addr<4>
    SLICE_X38Y36.BMUX    Tilo                  0.146   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<5>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMB
    SLICE_X38Y46.B1      net (fanout=1)        0.722   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<2>
    SLICE_X38Y46.B       Tilo                  0.043   debug_data<2>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mmux_debug_data231
    SLICE_X38Y46.C5      net (fanout=1)        0.256   MIPS/MIPS_CORE/DATAPATH/debug_data_reg<2>
    SLICE_X38Y46.C       Tilo                  0.043   debug_data<2>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data231
    SLICE_X20Y45.BI      net (fanout=1)        0.645   debug_data<2>
    SLICE_X20Y45.CLK     Tds                   0.111   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      4.530ns (0.688ns logic, 3.842ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf61/DP (SLICE_X22Y48.DI), 68 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.909ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile261/DP (RAM)
  Destination:          VGA_DEBUG/Mram_data_buf61/DP (RAM)
  Requirement:          10.000ns
  Data Path Delay:      2.609ns (Levels of Logic = 2)
  Clock Path Skew:      -0.267ns (4.094 - 4.361)
  Source Clock:         clk_cpu falling at 150.000ns
  Destination Clock:    clk_disp rising at 160.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile261/DP to VGA_DEBUG/Mram_data_buf61/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y47.A       Tshcko                0.696   MIPS/MIPS_CORE/DATAPATH/REGFILE/addr_b[4]_read_port_7_OUT<30>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile261/DP
    SLICE_X44Y47.A2      net (fanout=1)        0.442   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<30>
    SLICE_X44Y47.A       Tilo                  0.043   debug_data<31>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mmux_debug_data241
    SLICE_X44Y47.C1      net (fanout=1)        0.359   MIPS/MIPS_CORE/DATAPATH/debug_data_reg<30>
    SLICE_X44Y47.CMUX    Tilo                  0.139   debug_data<31>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data241
    SLICE_X22Y48.DI      net (fanout=1)        0.672   debug_data<30>
    SLICE_X22Y48.CLK     Tds                   0.258   VGA_DEBUG/Sh58
                                                       VGA_DEBUG/Mram_data_buf61/DP
    -------------------------------------------------  ---------------------------
    Total                                      2.609ns (1.136ns logic, 1.473ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.983ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/debug_data_signal_30 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf61/DP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      1.533ns (Levels of Logic = 1)
  Clock Path Skew:      -0.269ns (4.094 - 4.363)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_disp rising at 120.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/debug_data_signal_30 to VGA_DEBUG/Mram_data_buf61/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y47.CQ      Tcko                  0.223   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<30>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_30
    SLICE_X44Y47.C4      net (fanout=1)        0.239   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<30>
    SLICE_X44Y47.CMUX    Tilo                  0.141   debug_data<31>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data241
    SLICE_X22Y48.DI      net (fanout=1)        0.672   debug_data<30>
    SLICE_X22Y48.CLK     Tds                   0.258   VGA_DEBUG/Sh58
                                                       VGA_DEBUG/Mram_data_buf61/DP
    -------------------------------------------------  ---------------------------
    Total                                      1.533ns (0.622ns logic, 0.911ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.605ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_2 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf61/DP (RAM)
  Requirement:          40.000ns
  Data Path Delay:      4.363ns (Levels of Logic = 4)
  Clock Path Skew:      0.049ns (1.230 - 1.181)
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.146ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_2 to VGA_DEBUG/Mram_data_buf61/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y50.CQ      Tcko                  0.259   vga_v_count<3>
                                                       VGA/v_count_2
    SLICE_X38Y38.B1      net (fanout=10)       1.137   vga_v_count<2>
    SLICE_X38Y38.BMUX    Tilo                  0.146   VGA_DEBUG/row_addr<3>
                                                       VGA_DEBUG/Msub_row_addr_xor<4>11
    SLICE_X46Y47.A3      net (fanout=176)      0.865   debug_addr<2>
    SLICE_X46Y47.A       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/REGFILE/addr_b[4]_read_port_7_OUT<30>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile261/DP
    SLICE_X44Y47.A2      net (fanout=1)        0.442   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<30>
    SLICE_X44Y47.A       Tilo                  0.043   debug_data<31>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mmux_debug_data241
    SLICE_X44Y47.C1      net (fanout=1)        0.359   MIPS/MIPS_CORE/DATAPATH/debug_data_reg<30>
    SLICE_X44Y47.CMUX    Tilo                  0.139   debug_data<31>
                                                       MIPS/MIPS_CORE/DATAPATH/Mmux_debug_data241
    SLICE_X22Y48.DI      net (fanout=1)        0.672   debug_data<30>
    SLICE_X22Y48.CLK     Tds                   0.258   VGA_DEBUG/Sh58
                                                       VGA_DEBUG/Mram_data_buf61/DP
    -------------------------------------------------  ---------------------------
    Total                                      4.363ns (0.888ns logic, 3.475ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP "CLK_GEN_clkout2" TS_CLKIN / 0.125 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0 (RAMB18_X1Y21.ADDRARDADDR12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.020ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VGA_DEBUG/ascii_code_5 (FF)
  Destination:          VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.187ns (Levels of Logic = 0)
  Clock Path Skew:      0.167ns (0.751 - 0.584)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: VGA_DEBUG/ascii_code_5 to VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X19Y49.CQ            Tcko                  0.100   VGA_DEBUG/ascii_code<6>
                                                             VGA_DEBUG/ascii_code_5
    RAMB18_X1Y21.ADDRARDADDR12 net (fanout=1)        0.270   VGA_DEBUG/ascii_code<5>
    RAMB18_X1Y21.CLKARDCLK     Trckc_ADDRA (-Th)     0.183   VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0
                                                             VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0
    -------------------------------------------------------  ---------------------------
    Total                                            0.187ns (-0.083ns logic, 0.270ns route)
                                                             (-44.4% logic, 144.4% route)

--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf5_RAMA (SLICE_X22Y47.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.020ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VGA/h_count_4 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf5_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.282ns (Levels of Logic = 0)
  Clock Path Skew:      0.262ns (0.794 - 0.532)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: VGA/h_count_4 to VGA_DEBUG/Mram_data_buf5_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y51.AQ      Tcko                  0.100   vga_h_count<7>
                                                       VGA/h_count_4
    SLICE_X22Y47.D2      net (fanout=233)      0.476   debug_addr<1>
    SLICE_X22Y47.CLK     Tah         (-Th)     0.294   VGA_DEBUG/Sh57
                                                       VGA_DEBUG/Mram_data_buf5_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.282ns (-0.194ns logic, 0.476ns route)
                                                       (-68.8% logic, 168.8% route)

--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf5_RAMA_D1 (SLICE_X22Y47.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.020ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VGA/h_count_4 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf5_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.282ns (Levels of Logic = 0)
  Clock Path Skew:      0.262ns (0.794 - 0.532)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: VGA/h_count_4 to VGA_DEBUG/Mram_data_buf5_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y51.AQ      Tcko                  0.100   vga_h_count<7>
                                                       VGA/h_count_4
    SLICE_X22Y47.D2      net (fanout=233)      0.476   debug_addr<1>
    SLICE_X22Y47.CLK     Tah         (-Th)     0.294   VGA_DEBUG/Sh57
                                                       VGA_DEBUG/Mram_data_buf5_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.282ns (-0.194ns logic, 0.476ns route)
                                                       (-68.8% logic, 168.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP "CLK_GEN_clkout2" TS_CLKIN / 0.125 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 38.161ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  Logical resource: VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  Location pin: RAMB18_X1Y21.CLKARDCLK
  Clock network: clk_disp
--------------------------------------------------------------------------------
Slack: 38.464ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.768ns (Tmpw)
  Physical resource: VGA_DEBUG/Sh33/CLK
  Logical resource: VGA_DEBUG/Mram_data_buf1_RAMA/CLK
  Location pin: SLICE_X20Y45.CLK
  Clock network: clk_disp
--------------------------------------------------------------------------------
Slack: 38.464ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.768ns (Tmpw)
  Physical resource: VGA_DEBUG/Sh33/CLK
  Logical resource: VGA_DEBUG/Mram_data_buf1_RAMA/CLK
  Location pin: SLICE_X20Y45.CLK
  Clock network: clk_disp
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLKIN
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLKIN                       |      5.000ns|      2.800ns|      1.612ns|            0|            0|            0|     18523364|
| TS_CLK_GEN_clkout3            |    100.000ns|     22.715ns|          N/A|            0|            0|     18390522|            0|
| TS_CLK_GEN_clkout2            |     40.000ns|     12.896ns|          N/A|            0|            0|       132842|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_200M_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_200M_N     |    8.680|    7.781|    2.924|         |
CLK_200M_P     |    8.680|    7.781|    2.924|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_200M_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_200M_N     |    8.680|    7.781|    2.924|         |
CLK_200M_P     |    8.680|    7.781|    2.924|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 18523364 paths, 0 nets, and 7030 connections

Design statistics:
   Minimum period:  22.715ns{1}   (Maximum frequency:  44.024MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Nov 24 12:58:45 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 670 MB



