# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../DDS_SineWave.srcs/sources_1/new/DDS_SineWave.vhd" \
"../../../../DDS_SineWave.srcs/sources_1/new/Main_Driver.vhd" \

# Do not sort compile order
nosort
