# Tests for VHDL parser backend
