{
  "sha": "32e31ad7da96b36879a64235f73926a7f83be4e0",
  "node_id": "MDY6Q29tbWl0MTM4Njg2ODE6MzJlMzFhZDdkYTk2YjM2ODc5YTY0MjM1ZjczOTI2YTdmODNiZTRlMA==",
  "commit": {
    "author": {
      "name": "Jan Beulich",
      "email": "jbeulich@suse.com",
      "date": "2021-03-10T07:19:43Z"
    },
    "committer": {
      "name": "Jan Beulich",
      "email": "jbeulich@suse.com",
      "date": "2021-03-10T07:19:43Z"
    },
    "message": "x86: re-arrange enumerator and table entry order\n\nSome of the enumerators have ended up misplaced under the general\ncurrent ordering scheme. Move them (and their table entries) around\naccordingly. Add a couple of blank lines as separators when close to\ncode being touched anyway. Also drop the odd 0F from 0FXOP (there's no\n\"0f\" involved there anywhere) infixes where the respective enum gets\nplayed with anyway.",
    "tree": {
      "sha": "d3ec2579440d36aec863b3a48f624180aafcff35",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/git/trees/d3ec2579440d36aec863b3a48f624180aafcff35"
    },
    "url": "https://api.github.com/repos/bminor/binutils-gdb/git/commits/32e31ad7da96b36879a64235f73926a7f83be4e0",
    "comment_count": 0,
    "verification": {
      "verified": false,
      "reason": "unsigned",
      "signature": null,
      "payload": null
    }
  },
  "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/32e31ad7da96b36879a64235f73926a7f83be4e0",
  "html_url": "https://github.com/bminor/binutils-gdb/commit/32e31ad7da96b36879a64235f73926a7f83be4e0",
  "comments_url": "https://api.github.com/repos/bminor/binutils-gdb/commits/32e31ad7da96b36879a64235f73926a7f83be4e0/comments",
  "author": {
    "login": "jbeulich",
    "id": 5610135,
    "node_id": "MDQ6VXNlcjU2MTAxMzU=",
    "avatar_url": "https://avatars.githubusercontent.com/u/5610135?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/jbeulich",
    "html_url": "https://github.com/jbeulich",
    "followers_url": "https://api.github.com/users/jbeulich/followers",
    "following_url": "https://api.github.com/users/jbeulich/following{/other_user}",
    "gists_url": "https://api.github.com/users/jbeulich/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/jbeulich/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/jbeulich/subscriptions",
    "organizations_url": "https://api.github.com/users/jbeulich/orgs",
    "repos_url": "https://api.github.com/users/jbeulich/repos",
    "events_url": "https://api.github.com/users/jbeulich/events{/privacy}",
    "received_events_url": "https://api.github.com/users/jbeulich/received_events",
    "type": "User",
    "site_admin": false
  },
  "committer": {
    "login": "jbeulich",
    "id": 5610135,
    "node_id": "MDQ6VXNlcjU2MTAxMzU=",
    "avatar_url": "https://avatars.githubusercontent.com/u/5610135?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/jbeulich",
    "html_url": "https://github.com/jbeulich",
    "followers_url": "https://api.github.com/users/jbeulich/followers",
    "following_url": "https://api.github.com/users/jbeulich/following{/other_user}",
    "gists_url": "https://api.github.com/users/jbeulich/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/jbeulich/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/jbeulich/subscriptions",
    "organizations_url": "https://api.github.com/users/jbeulich/orgs",
    "repos_url": "https://api.github.com/users/jbeulich/repos",
    "events_url": "https://api.github.com/users/jbeulich/events{/privacy}",
    "received_events_url": "https://api.github.com/users/jbeulich/received_events",
    "type": "User",
    "site_admin": false
  },
  "parents": [
    {
      "sha": "85ba7507f695f914d0ad22b6d1c60bc3571f5345",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/85ba7507f695f914d0ad22b6d1c60bc3571f5345",
      "html_url": "https://github.com/bminor/binutils-gdb/commit/85ba7507f695f914d0ad22b6d1c60bc3571f5345"
    }
  ],
  "stats": {
    "total": 177,
    "additions": 100,
    "deletions": 77
  },
  "files": [
    {
      "sha": "aa691eefb97264cc636fe54cfaf012778d1162ec",
      "filename": "opcodes/ChangeLog",
      "status": "modified",
      "additions": 21,
      "deletions": 0,
      "changes": 21,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/32e31ad7da96b36879a64235f73926a7f83be4e0/opcodes/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/32e31ad7da96b36879a64235f73926a7f83be4e0/opcodes/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/ChangeLog?ref=32e31ad7da96b36879a64235f73926a7f83be4e0",
      "patch": "@@ -1,3 +1,24 @@\n+2021-03-10  Jan Beulich  <jbeulich@suse.com>\n+\n+\t* opcodes/i386-dis.c (REG_0FXOP_09_01_L_0, REG_0FXOP_09_02_L_0,\n+\tREG_0FXOP_09_12_M_1_L_0, REG_0FXOP_0A_12_L_0,\n+\tMOD_VEX_0FXOP_09_12): Rename to ...\n+\t(REG_XOP_09_01_L_0, REG_XOP_09_02_L_0, REG_XOP_09_12_M_1_L_0,\n+\tREG_XOP_0A_12_L_0, MOD_XOP_09_12): ... these.\n+\t(MOD_62_32BIT, MOD_8D, MOD_C4_32BIT, MOD_C5_32BIT,\n+\tRM_0F3A0F_P_1_MOD_3_REG_0, X86_64_0F24, X86_64_0F26,\n+\tX86_64_VEX_0F3849, X86_64_VEX_0F384B, X86_64_VEX_0F385C,\n+\tX86_64_VEX_0F385E, X86_64_0FC7_REG_6_MOD_3_PREFIX_1): Move.\n+\t(reg_table): Adjust comments.\n+\t(x86_64_table): Move X86_64_0F24, X86_64_0F26,\n+\tX86_64_VEX_0F3849, X86_64_VEX_0F384B, X86_64_VEX_0F385C,\n+\tX86_64_VEX_0F385E, and X86_64_0FC7_REG_6_MOD_3_PREFIX_1 entries.\n+\t(xop_table): Adjust opcode 09_01, 09_02, and 09_12 entries.\n+\t(vex_len_table): Adjust opcode 0A_12 entry.\n+\t(mod_table): Move MOD_62_32BIT, MOD_8D, MOD_C4_32BIT,\n+\tMOD_C5_32BIT, and MOD_XOP_09_12 entries.\n+\t(rm_table): Move hreset entry.\n+\n 2021-03-10  Jan Beulich  <jbeulich@suse.com>\n \n \t* opcodes/i386-dis.c (EVEX_LEN_0F6E, EVEX_LEN_0F7E_P_1,"
    },
    {
      "sha": "98d340c05ba0315052203d1ad9291a5ad4662635",
      "filename": "opcodes/i386-dis.c",
      "status": "modified",
      "additions": 79,
      "deletions": 77,
      "changes": 156,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/32e31ad7da96b36879a64235f73926a7f83be4e0/opcodes/i386-dis.c",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/32e31ad7da96b36879a64235f73926a7f83be4e0/opcodes/i386-dis.c",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/i386-dis.c?ref=32e31ad7da96b36879a64235f73926a7f83be4e0",
      "patch": "@@ -708,10 +708,10 @@ enum\n   REG_VEX_0F3849_X86_64_P_0_W_0_M_1,\n   REG_VEX_0F38F3_L_0,\n \n-  REG_0FXOP_09_01_L_0,\n-  REG_0FXOP_09_02_L_0,\n-  REG_0FXOP_09_12_M_1_L_0,\n-  REG_0FXOP_0A_12_L_0,\n+  REG_XOP_09_01_L_0,\n+  REG_XOP_09_02_L_0,\n+  REG_XOP_09_12_M_1_L_0,\n+  REG_XOP_0A_12_L_0,\n \n   REG_EVEX_0F71,\n   REG_EVEX_0F72,\n@@ -723,7 +723,10 @@ enum\n \n enum\n {\n-  MOD_8D = 0,\n+  MOD_62_32BIT = 0,\n+  MOD_8D,\n+  MOD_C4_32BIT,\n+  MOD_C5_32BIT,\n   MOD_C6_REG_7,\n   MOD_C7_REG_7,\n   MOD_FF_REG_3,\n@@ -791,9 +794,7 @@ enum\n   MOD_0F38FA_PREFIX_1,\n   MOD_0F38FB_PREFIX_1,\n   MOD_0F3A0F_PREFIX_1,\n-  MOD_62_32BIT,\n-  MOD_C4_32BIT,\n-  MOD_C5_32BIT,\n+\n   MOD_VEX_0F12_PREFIX_0,\n   MOD_VEX_0F12_PREFIX_2,\n   MOD_VEX_0F13,\n@@ -848,7 +849,7 @@ enum\n   MOD_VEX_0F3A32_L_0,\n   MOD_VEX_0F3A33_L_0,\n \n-  MOD_VEX_0FXOP_09_12,\n+  MOD_XOP_09_12,\n \n   MOD_EVEX_0F12_PREFIX_0,\n   MOD_EVEX_0F12_PREFIX_2,\n@@ -883,9 +884,10 @@ enum\n   RM_0F01_REG_5_MOD_3,\n   RM_0F01_REG_7_MOD_3,\n   RM_0F1E_P_1_MOD_3_REG_7,\n-  RM_0F3A0F_P_1_MOD_3_REG_0,\n   RM_0FAE_REG_6_MOD_3_P_0,\n   RM_0FAE_REG_7_MOD_3,\n+  RM_0F3A0F_P_1_MOD_3_REG_0,\n+\n   RM_VEX_0F3849_X86_64_P_0_W_0_M_1_R_0\n };\n \n@@ -1145,20 +1147,21 @@ enum\n   X86_64_0F01_REG_1_RM_7_PREFIX_2,\n   X86_64_0F01_REG_2,\n   X86_64_0F01_REG_3,\n-  X86_64_0F24,\n-  X86_64_0F26,\n-  X86_64_VEX_0F3849,\n-  X86_64_VEX_0F384B,\n-  X86_64_VEX_0F385C,\n-  X86_64_VEX_0F385E,\n   X86_64_0F01_REG_5_MOD_3_RM_4_PREFIX_1,\n   X86_64_0F01_REG_5_MOD_3_RM_5_PREFIX_1,\n   X86_64_0F01_REG_5_MOD_3_RM_6_PREFIX_1,\n   X86_64_0F01_REG_5_MOD_3_RM_7_PREFIX_1,\n   X86_64_0F01_REG_7_MOD_3_RM_6_PREFIX_1,\n   X86_64_0F01_REG_7_MOD_3_RM_6_PREFIX_3,\n   X86_64_0F01_REG_7_MOD_3_RM_7_PREFIX_1,\n-  X86_64_0FC7_REG_6_MOD_3_PREFIX_1\n+  X86_64_0F24,\n+  X86_64_0F26,\n+  X86_64_0FC7_REG_6_MOD_3_PREFIX_1,\n+\n+  X86_64_VEX_0F3849,\n+  X86_64_VEX_0F384B,\n+  X86_64_VEX_0F385C,\n+  X86_64_VEX_0F385E\n };\n \n enum\n@@ -2944,7 +2947,7 @@ static const struct dis386 reg_table[][8] = {\n     { \"blsmskS\",\t{ VexGdq, Edq }, PREFIX_OPCODE },\n     { \"blsiS\",\t\t{ VexGdq, Edq }, PREFIX_OPCODE },\n   },\n-  /* REG_0FXOP_09_01_L_0 */\n+  /* REG_XOP_09_01_L_0 */\n   {\n     { Bad_Opcode },\n     { \"blcfill\",\t{ VexGdq, Edq }, 0 },\n@@ -2955,7 +2958,7 @@ static const struct dis386 reg_table[][8] = {\n     { \"blsic\",\t{ VexGdq, Edq }, 0 },\n     { \"t1mskc\",\t{ VexGdq, Edq }, 0 },\n   },\n-  /* REG_0FXOP_09_02_L_0 */\n+  /* REG_XOP_09_02_L_0 */\n   {\n     { Bad_Opcode },\n     { \"blcmsk\",\t{ VexGdq, Edq }, 0 },\n@@ -2965,12 +2968,12 @@ static const struct dis386 reg_table[][8] = {\n     { Bad_Opcode },\n     { \"blci\",\t{ VexGdq, Edq }, 0 },\n   },\n-  /* REG_0FXOP_09_12_M_1_L_0 */\n+  /* REG_XOP_09_12_M_1_L_0 */\n   {\n     { \"llwpcb\",\t{ Edq }, 0 },\n     { \"slwpcb\",\t{ Edq }, 0 },\n   },\n-  /* REG_0FXOP_0A_12_L_0 */\n+  /* REG_XOP_0A_12_L_0 */\n   {\n     { \"lwpins\",\t{ VexGdq, Ed, Id }, 0 },\n     { \"lwpval\",\t{ VexGdq, Ed, Id }, 0 },\n@@ -4316,86 +4319,86 @@ static const struct dis386 x86_64_table[][2] = {\n     { \"lidt\", { M }, 0 },\n   },\n \n+  /* X86_64_0F01_REG_5_MOD_3_RM_4_PREFIX_1 */\n   {\n-    /* X86_64_0F24 */\n-    { \"movZ\",\t\t{ Em, Td }, 0 },\n+    { Bad_Opcode },\n+    { \"uiret\",\t{ Skip_MODRM }, 0 },\n   },\n \n+  /* X86_64_0F01_REG_5_MOD_3_RM_5_PREFIX_1 */\n   {\n-    /* X86_64_0F26 */\n-    { \"movZ\",\t\t{ Td, Em }, 0 },\n+    { Bad_Opcode },\n+    { \"testui\",\t{ Skip_MODRM }, 0 },\n   },\n \n-  /* X86_64_VEX_0F3849 */\n+  /* X86_64_0F01_REG_5_MOD_3_RM_6_PREFIX_1 */\n   {\n     { Bad_Opcode },\n-    { PREFIX_TABLE (PREFIX_VEX_0F3849_X86_64) },\n+    { \"clui\",\t{ Skip_MODRM }, 0 },\n   },\n \n-  /* X86_64_VEX_0F384B */\n+  /* X86_64_0F01_REG_5_MOD_3_RM_7_PREFIX_1 */\n   {\n     { Bad_Opcode },\n-    { PREFIX_TABLE (PREFIX_VEX_0F384B_X86_64) },\n+    { \"stui\",\t{ Skip_MODRM }, 0 },\n   },\n \n-  /* X86_64_VEX_0F385C */\n+  /* X86_64_0F01_REG_7_MOD_3_RM_6_PREFIX_1 */\n   {\n     { Bad_Opcode },\n-    { PREFIX_TABLE (PREFIX_VEX_0F385C_X86_64) },\n+    { \"rmpadjust\",\t{ Skip_MODRM }, 0 },\n   },\n \n-  /* X86_64_VEX_0F385E */\n+  /* X86_64_0F01_REG_7_MOD_3_RM_6_PREFIX_3 */\n   {\n     { Bad_Opcode },\n-    { PREFIX_TABLE (PREFIX_VEX_0F385E_X86_64) },\n+    { \"rmpupdate\",\t{ Skip_MODRM }, 0 },\n   },\n \n-  /* X86_64_0F01_REG_5_MOD_3_RM_4_PREFIX_1 */\n+  /* X86_64_0F01_REG_7_MOD_3_RM_7_PREFIX_1 */\n   {\n     { Bad_Opcode },\n-    { \"uiret\",\t{ Skip_MODRM }, 0 },\n+    { \"psmash\",\t{ Skip_MODRM }, 0 },\n   },\n \n-  /* X86_64_0F01_REG_5_MOD_3_RM_5_PREFIX_1 */\n   {\n-    { Bad_Opcode },\n-    { \"testui\",\t{ Skip_MODRM }, 0 },\n+    /* X86_64_0F24 */\n+    { \"movZ\",\t\t{ Em, Td }, 0 },\n   },\n \n-  /* X86_64_0F01_REG_5_MOD_3_RM_6_PREFIX_1 */\n   {\n-    { Bad_Opcode },\n-    { \"clui\",\t{ Skip_MODRM }, 0 },\n+    /* X86_64_0F26 */\n+    { \"movZ\",\t\t{ Td, Em }, 0 },\n   },\n \n-  /* X86_64_0F01_REG_5_MOD_3_RM_7_PREFIX_1 */\n+  /* X86_64_0FC7_REG_6_MOD_3_PREFIX_1 */\n   {\n     { Bad_Opcode },\n-    { \"stui\",\t{ Skip_MODRM }, 0 },\n+    { \"senduipi\",\t{ Eq }, 0 },\n   },\n \n-  /* X86_64_0F01_REG_7_MOD_3_RM_6_PREFIX_1 */\n+  /* X86_64_VEX_0F3849 */\n   {\n     { Bad_Opcode },\n-    { \"rmpadjust\",\t{ Skip_MODRM }, 0 },\n+    { PREFIX_TABLE (PREFIX_VEX_0F3849_X86_64) },\n   },\n \n-  /* X86_64_0F01_REG_7_MOD_3_RM_6_PREFIX_3 */\n+  /* X86_64_VEX_0F384B */\n   {\n     { Bad_Opcode },\n-    { \"rmpupdate\",\t{ Skip_MODRM }, 0 },\n+    { PREFIX_TABLE (PREFIX_VEX_0F384B_X86_64) },\n   },\n \n-  /* X86_64_0F01_REG_7_MOD_3_RM_7_PREFIX_1 */\n+  /* X86_64_VEX_0F385C */\n   {\n     { Bad_Opcode },\n-    { \"psmash\",\t{ Skip_MODRM }, 0 },\n+    { PREFIX_TABLE (PREFIX_VEX_0F385C_X86_64) },\n   },\n \n-  /* X86_64_0FC7_REG_6_MOD_3_PREFIX_1 */\n+  /* X86_64_VEX_0F385E */\n   {\n     { Bad_Opcode },\n-    { \"senduipi\",\t{ Eq }, 0 },\n+    { PREFIX_TABLE (PREFIX_VEX_0F385E_X86_64) },\n   },\n };\n \n@@ -5300,7 +5303,7 @@ static const struct dis386 xop_table[][256] = {\n     /* 10 */\n     { Bad_Opcode },\n     { Bad_Opcode },\n-    { MOD_TABLE (MOD_VEX_0FXOP_09_12) },\n+    { MOD_TABLE (MOD_XOP_09_12) },\n     { Bad_Opcode },\n     { Bad_Opcode },\n     { Bad_Opcode },\n@@ -7287,17 +7290,17 @@ static const struct dis386 vex_len_table[][2] = {\n \n   /* VEX_LEN_0FXOP_09_01 */\n   {\n-    { REG_TABLE (REG_0FXOP_09_01_L_0) },\n+    { REG_TABLE (REG_XOP_09_01_L_0) },\n   },\n \n   /* VEX_LEN_0FXOP_09_02 */\n   {\n-    { REG_TABLE (REG_0FXOP_09_02_L_0) },\n+    { REG_TABLE (REG_XOP_09_02_L_0) },\n   },\n \n   /* VEX_LEN_0FXOP_09_12_M_1 */\n   {\n-    { REG_TABLE (REG_0FXOP_09_12_M_1_L_0) },\n+    { REG_TABLE (REG_XOP_09_12_M_1_L_0) },\n   },\n \n   /* VEX_LEN_0FXOP_09_82_W_0 */\n@@ -7447,7 +7450,7 @@ static const struct dis386 vex_len_table[][2] = {\n \n   /* VEX_LEN_0FXOP_0A_12 */\n   {\n-    { REG_TABLE (REG_0FXOP_0A_12_L_0) },\n+    { REG_TABLE (REG_XOP_0A_12_L_0) },\n   },\n };\n \n@@ -7917,10 +7920,25 @@ static const struct dis386 vex_w_table[][2] = {\n };\n \n static const struct dis386 mod_table[][2] = {\n+  {\n+    /* MOD_62_32BIT */\n+    { \"bound{S|}\",\t{ Gv, Ma }, 0 },\n+    { EVEX_TABLE (EVEX_0F) },\n+  },\n   {\n     /* MOD_8D */\n     { \"leaS\",\t\t{ Gv, M }, 0 },\n   },\n+  {\n+    /* MOD_C4_32BIT */\n+    { \"lesS\",\t\t{ Gv, Mp }, 0 },\n+    { VEX_C4_TABLE (VEX_0F) },\n+  },\n+  {\n+    /* MOD_C5_32BIT */\n+    { \"ldsS\",\t\t{ Gv, Mp }, 0 },\n+    { VEX_C5_TABLE (VEX_0F) },\n+  },\n   {\n     /* MOD_C6_REG_7 */\n     { Bad_Opcode },\n@@ -8227,21 +8245,6 @@ static const struct dis386 mod_table[][2] = {\n     { Bad_Opcode },\n     { REG_TABLE (REG_0F3A0F_PREFIX_1_MOD_3) },\n   },\n-  {\n-    /* MOD_62_32BIT */\n-    { \"bound{S|}\",\t{ Gv, Ma }, 0 },\n-    { EVEX_TABLE (EVEX_0F) },\n-  },\n-  {\n-    /* MOD_C4_32BIT */\n-    { \"lesS\",\t\t{ Gv, Mp }, 0 },\n-    { VEX_C4_TABLE (VEX_0F) },\n-  },\n-  {\n-    /* MOD_C5_32BIT */\n-    { \"ldsS\",\t\t{ Gv, Mp }, 0 },\n-    { VEX_C5_TABLE (VEX_0F) },\n-  },\n   {\n     /* MOD_VEX_0F12_PREFIX_0 */\n     { VEX_LEN_TABLE (VEX_LEN_0F12_P_0_M_0) },\n@@ -8485,7 +8488,7 @@ static const struct dis386 mod_table[][2] = {\n     { \"kshiftl%DQ\",\t{ MaskG, MaskE, Ib }, PREFIX_DATA },\n   },\n   {\n-    /* MOD_VEX_0FXOP_09_12 */\n+    /* MOD_XOP_09_12 */\n     { Bad_Opcode },\n     { VEX_LEN_TABLE (VEX_LEN_0FXOP_09_12_M_1) },\n   },\n@@ -8577,18 +8580,17 @@ static const struct dis386 rm_table[][8] = {\n     { \"nopQ\",\t\t{ Ev }, PREFIX_IGNORED },\n     { \"nopQ\",\t\t{ Ev }, PREFIX_IGNORED },\n   },\n-  {\n-    /* RM_0F3A0F_P_1_MOD_3_REG_0 */\n-    { \"hreset\",\t\t{ Skip_MODRM, Ib }, 0 },\n-  },\n   {\n     /* RM_0FAE_REG_6_MOD_3 */\n     { \"mfence\",\t\t{ Skip_MODRM }, 0 },\n   },\n   {\n     /* RM_0FAE_REG_7_MOD_3 */\n     { \"sfence\",\t\t{ Skip_MODRM }, 0 },\n-\n+  },\n+  {\n+    /* RM_0F3A0F_P_1_MOD_3_REG_0 */\n+    { \"hreset\",\t\t{ Skip_MODRM, Ib }, 0 },\n   },\n   {\n     /* RM_VEX_0F3849_X86_64_P_0_W_0_M_1_R_0 */"
    }
  ]
}