Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Jul 06 11:17:01 2021
| Host         : B3-LAB307-PC02 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Time_multiplexing_timing_summary_routed.rpt -rpx Time_multiplexing_timing_summary_routed.rpx
| Design       : Time_multiplexing
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 36 register/latch pins with no clock driven by root clock pin: inst0/clock_out_reg/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: refresh_counter_reg[18]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: refresh_counter_reg[19]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 111 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.734        0.000                      0                   85        0.106        0.000                      0                   85        4.500        0.000                       0                    54  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.734        0.000                      0                   85        0.106        0.000                      0                   85        4.500        0.000                       0                    54  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.734ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.734ns  (required time - arrival time)
  Source:                 inst0/counter_out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst0/counter_out_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.664ns  (logic 1.058ns (22.686%)  route 3.606ns (77.314%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.635     5.238    inst0/clock_100Mhz_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  inst0/counter_out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456     5.694 r  inst0/counter_out_reg[27]/Q
                         net (fo=2, routed)           0.981     6.675    inst0/counter_out_reg[27]
    SLICE_X48Y100        LUT6 (Prop_lut6_I4_O)        0.124     6.799 f  inst0/counter_out[0]_i_14/O
                         net (fo=4, routed)           0.989     7.787    inst0/counter_out[0]_i_14_n_0
    SLICE_X50Y97         LUT5 (Prop_lut5_I0_O)        0.150     7.937 f  inst0/counter_out[0]_i_6/O
                         net (fo=2, routed)           0.809     8.746    inst0/counter_out[0]_i_6_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I4_O)        0.328     9.074 r  inst0/counter_out[0]_i_1/O
                         net (fo=32, routed)          0.827     9.901    inst0/clear
    SLICE_X49Y100        FDRE                                         r  inst0/counter_out_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clock_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.498    14.920    inst0/clock_100Mhz_IBUF_BUFG
    SLICE_X49Y100        FDRE                                         r  inst0/counter_out_reg[28]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X49Y100        FDRE (Setup_fdre_C_R)       -0.429    14.636    inst0/counter_out_reg[28]
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                          -9.901    
  -------------------------------------------------------------------
                         slack                                  4.734    

Slack (MET) :             4.734ns  (required time - arrival time)
  Source:                 inst0/counter_out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst0/counter_out_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.664ns  (logic 1.058ns (22.686%)  route 3.606ns (77.314%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.635     5.238    inst0/clock_100Mhz_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  inst0/counter_out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456     5.694 r  inst0/counter_out_reg[27]/Q
                         net (fo=2, routed)           0.981     6.675    inst0/counter_out_reg[27]
    SLICE_X48Y100        LUT6 (Prop_lut6_I4_O)        0.124     6.799 f  inst0/counter_out[0]_i_14/O
                         net (fo=4, routed)           0.989     7.787    inst0/counter_out[0]_i_14_n_0
    SLICE_X50Y97         LUT5 (Prop_lut5_I0_O)        0.150     7.937 f  inst0/counter_out[0]_i_6/O
                         net (fo=2, routed)           0.809     8.746    inst0/counter_out[0]_i_6_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I4_O)        0.328     9.074 r  inst0/counter_out[0]_i_1/O
                         net (fo=32, routed)          0.827     9.901    inst0/clear
    SLICE_X49Y100        FDRE                                         r  inst0/counter_out_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clock_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.498    14.920    inst0/clock_100Mhz_IBUF_BUFG
    SLICE_X49Y100        FDRE                                         r  inst0/counter_out_reg[29]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X49Y100        FDRE (Setup_fdre_C_R)       -0.429    14.636    inst0/counter_out_reg[29]
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                          -9.901    
  -------------------------------------------------------------------
                         slack                                  4.734    

Slack (MET) :             4.734ns  (required time - arrival time)
  Source:                 inst0/counter_out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst0/counter_out_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.664ns  (logic 1.058ns (22.686%)  route 3.606ns (77.314%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.635     5.238    inst0/clock_100Mhz_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  inst0/counter_out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456     5.694 r  inst0/counter_out_reg[27]/Q
                         net (fo=2, routed)           0.981     6.675    inst0/counter_out_reg[27]
    SLICE_X48Y100        LUT6 (Prop_lut6_I4_O)        0.124     6.799 f  inst0/counter_out[0]_i_14/O
                         net (fo=4, routed)           0.989     7.787    inst0/counter_out[0]_i_14_n_0
    SLICE_X50Y97         LUT5 (Prop_lut5_I0_O)        0.150     7.937 f  inst0/counter_out[0]_i_6/O
                         net (fo=2, routed)           0.809     8.746    inst0/counter_out[0]_i_6_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I4_O)        0.328     9.074 r  inst0/counter_out[0]_i_1/O
                         net (fo=32, routed)          0.827     9.901    inst0/clear
    SLICE_X49Y100        FDRE                                         r  inst0/counter_out_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clock_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.498    14.920    inst0/clock_100Mhz_IBUF_BUFG
    SLICE_X49Y100        FDRE                                         r  inst0/counter_out_reg[30]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X49Y100        FDRE (Setup_fdre_C_R)       -0.429    14.636    inst0/counter_out_reg[30]
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                          -9.901    
  -------------------------------------------------------------------
                         slack                                  4.734    

Slack (MET) :             4.734ns  (required time - arrival time)
  Source:                 inst0/counter_out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst0/counter_out_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.664ns  (logic 1.058ns (22.686%)  route 3.606ns (77.314%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.635     5.238    inst0/clock_100Mhz_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  inst0/counter_out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456     5.694 r  inst0/counter_out_reg[27]/Q
                         net (fo=2, routed)           0.981     6.675    inst0/counter_out_reg[27]
    SLICE_X48Y100        LUT6 (Prop_lut6_I4_O)        0.124     6.799 f  inst0/counter_out[0]_i_14/O
                         net (fo=4, routed)           0.989     7.787    inst0/counter_out[0]_i_14_n_0
    SLICE_X50Y97         LUT5 (Prop_lut5_I0_O)        0.150     7.937 f  inst0/counter_out[0]_i_6/O
                         net (fo=2, routed)           0.809     8.746    inst0/counter_out[0]_i_6_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I4_O)        0.328     9.074 r  inst0/counter_out[0]_i_1/O
                         net (fo=32, routed)          0.827     9.901    inst0/clear
    SLICE_X49Y100        FDRE                                         r  inst0/counter_out_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clock_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.498    14.920    inst0/clock_100Mhz_IBUF_BUFG
    SLICE_X49Y100        FDRE                                         r  inst0/counter_out_reg[31]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X49Y100        FDRE (Setup_fdre_C_R)       -0.429    14.636    inst0/counter_out_reg[31]
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                          -9.901    
  -------------------------------------------------------------------
                         slack                                  4.734    

Slack (MET) :             4.803ns  (required time - arrival time)
  Source:                 inst0/counter_out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst0/counter_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.707ns  (logic 1.058ns (22.479%)  route 3.649ns (77.521%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.635     5.238    inst0/clock_100Mhz_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  inst0/counter_out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456     5.694 r  inst0/counter_out_reg[27]/Q
                         net (fo=2, routed)           0.981     6.675    inst0/counter_out_reg[27]
    SLICE_X48Y100        LUT6 (Prop_lut6_I4_O)        0.124     6.799 f  inst0/counter_out[0]_i_14/O
                         net (fo=4, routed)           0.989     7.787    inst0/counter_out[0]_i_14_n_0
    SLICE_X50Y97         LUT5 (Prop_lut5_I0_O)        0.150     7.937 f  inst0/counter_out[0]_i_6/O
                         net (fo=2, routed)           0.809     8.746    inst0/counter_out[0]_i_6_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I4_O)        0.328     9.074 r  inst0/counter_out[0]_i_1/O
                         net (fo=32, routed)          0.870     9.944    inst0/clear
    SLICE_X49Y93         FDRE                                         r  inst0/counter_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clock_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.513    14.936    inst0/clock_100Mhz_IBUF_BUFG
    SLICE_X49Y93         FDRE                                         r  inst0/counter_out_reg[0]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X49Y93         FDRE (Setup_fdre_C_R)       -0.429    14.747    inst0/counter_out_reg[0]
  -------------------------------------------------------------------
                         required time                         14.747    
                         arrival time                          -9.944    
  -------------------------------------------------------------------
                         slack                                  4.803    

Slack (MET) :             4.803ns  (required time - arrival time)
  Source:                 inst0/counter_out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst0/counter_out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.707ns  (logic 1.058ns (22.479%)  route 3.649ns (77.521%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.635     5.238    inst0/clock_100Mhz_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  inst0/counter_out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456     5.694 r  inst0/counter_out_reg[27]/Q
                         net (fo=2, routed)           0.981     6.675    inst0/counter_out_reg[27]
    SLICE_X48Y100        LUT6 (Prop_lut6_I4_O)        0.124     6.799 f  inst0/counter_out[0]_i_14/O
                         net (fo=4, routed)           0.989     7.787    inst0/counter_out[0]_i_14_n_0
    SLICE_X50Y97         LUT5 (Prop_lut5_I0_O)        0.150     7.937 f  inst0/counter_out[0]_i_6/O
                         net (fo=2, routed)           0.809     8.746    inst0/counter_out[0]_i_6_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I4_O)        0.328     9.074 r  inst0/counter_out[0]_i_1/O
                         net (fo=32, routed)          0.870     9.944    inst0/clear
    SLICE_X49Y93         FDRE                                         r  inst0/counter_out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clock_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.513    14.936    inst0/clock_100Mhz_IBUF_BUFG
    SLICE_X49Y93         FDRE                                         r  inst0/counter_out_reg[1]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X49Y93         FDRE (Setup_fdre_C_R)       -0.429    14.747    inst0/counter_out_reg[1]
  -------------------------------------------------------------------
                         required time                         14.747    
                         arrival time                          -9.944    
  -------------------------------------------------------------------
                         slack                                  4.803    

Slack (MET) :             4.803ns  (required time - arrival time)
  Source:                 inst0/counter_out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst0/counter_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.707ns  (logic 1.058ns (22.479%)  route 3.649ns (77.521%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.635     5.238    inst0/clock_100Mhz_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  inst0/counter_out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456     5.694 r  inst0/counter_out_reg[27]/Q
                         net (fo=2, routed)           0.981     6.675    inst0/counter_out_reg[27]
    SLICE_X48Y100        LUT6 (Prop_lut6_I4_O)        0.124     6.799 f  inst0/counter_out[0]_i_14/O
                         net (fo=4, routed)           0.989     7.787    inst0/counter_out[0]_i_14_n_0
    SLICE_X50Y97         LUT5 (Prop_lut5_I0_O)        0.150     7.937 f  inst0/counter_out[0]_i_6/O
                         net (fo=2, routed)           0.809     8.746    inst0/counter_out[0]_i_6_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I4_O)        0.328     9.074 r  inst0/counter_out[0]_i_1/O
                         net (fo=32, routed)          0.870     9.944    inst0/clear
    SLICE_X49Y93         FDRE                                         r  inst0/counter_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clock_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.513    14.936    inst0/clock_100Mhz_IBUF_BUFG
    SLICE_X49Y93         FDRE                                         r  inst0/counter_out_reg[2]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X49Y93         FDRE (Setup_fdre_C_R)       -0.429    14.747    inst0/counter_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.747    
                         arrival time                          -9.944    
  -------------------------------------------------------------------
                         slack                                  4.803    

Slack (MET) :             4.803ns  (required time - arrival time)
  Source:                 inst0/counter_out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst0/counter_out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.707ns  (logic 1.058ns (22.479%)  route 3.649ns (77.521%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.635     5.238    inst0/clock_100Mhz_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  inst0/counter_out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456     5.694 r  inst0/counter_out_reg[27]/Q
                         net (fo=2, routed)           0.981     6.675    inst0/counter_out_reg[27]
    SLICE_X48Y100        LUT6 (Prop_lut6_I4_O)        0.124     6.799 f  inst0/counter_out[0]_i_14/O
                         net (fo=4, routed)           0.989     7.787    inst0/counter_out[0]_i_14_n_0
    SLICE_X50Y97         LUT5 (Prop_lut5_I0_O)        0.150     7.937 f  inst0/counter_out[0]_i_6/O
                         net (fo=2, routed)           0.809     8.746    inst0/counter_out[0]_i_6_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I4_O)        0.328     9.074 r  inst0/counter_out[0]_i_1/O
                         net (fo=32, routed)          0.870     9.944    inst0/clear
    SLICE_X49Y93         FDRE                                         r  inst0/counter_out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clock_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.513    14.936    inst0/clock_100Mhz_IBUF_BUFG
    SLICE_X49Y93         FDRE                                         r  inst0/counter_out_reg[3]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X49Y93         FDRE (Setup_fdre_C_R)       -0.429    14.747    inst0/counter_out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.747    
                         arrival time                          -9.944    
  -------------------------------------------------------------------
                         slack                                  4.803    

Slack (MET) :             4.852ns  (required time - arrival time)
  Source:                 inst0/counter_out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst0/counter_out_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.658ns  (logic 1.058ns (22.716%)  route 3.600ns (77.284%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.635     5.238    inst0/clock_100Mhz_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  inst0/counter_out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456     5.694 r  inst0/counter_out_reg[27]/Q
                         net (fo=2, routed)           0.981     6.675    inst0/counter_out_reg[27]
    SLICE_X48Y100        LUT6 (Prop_lut6_I4_O)        0.124     6.799 f  inst0/counter_out[0]_i_14/O
                         net (fo=4, routed)           0.989     7.787    inst0/counter_out[0]_i_14_n_0
    SLICE_X50Y97         LUT5 (Prop_lut5_I0_O)        0.150     7.937 f  inst0/counter_out[0]_i_6/O
                         net (fo=2, routed)           0.809     8.746    inst0/counter_out[0]_i_6_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I4_O)        0.328     9.074 r  inst0/counter_out[0]_i_1/O
                         net (fo=32, routed)          0.821     9.895    inst0/clear
    SLICE_X49Y94         FDRE                                         r  inst0/counter_out_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clock_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.513    14.936    inst0/clock_100Mhz_IBUF_BUFG
    SLICE_X49Y94         FDRE                                         r  inst0/counter_out_reg[4]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X49Y94         FDRE (Setup_fdre_C_R)       -0.429    14.747    inst0/counter_out_reg[4]
  -------------------------------------------------------------------
                         required time                         14.747    
                         arrival time                          -9.895    
  -------------------------------------------------------------------
                         slack                                  4.852    

Slack (MET) :             4.852ns  (required time - arrival time)
  Source:                 inst0/counter_out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst0/counter_out_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.658ns  (logic 1.058ns (22.716%)  route 3.600ns (77.284%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.635     5.238    inst0/clock_100Mhz_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  inst0/counter_out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.456     5.694 r  inst0/counter_out_reg[27]/Q
                         net (fo=2, routed)           0.981     6.675    inst0/counter_out_reg[27]
    SLICE_X48Y100        LUT6 (Prop_lut6_I4_O)        0.124     6.799 f  inst0/counter_out[0]_i_14/O
                         net (fo=4, routed)           0.989     7.787    inst0/counter_out[0]_i_14_n_0
    SLICE_X50Y97         LUT5 (Prop_lut5_I0_O)        0.150     7.937 f  inst0/counter_out[0]_i_6/O
                         net (fo=2, routed)           0.809     8.746    inst0/counter_out[0]_i_6_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I4_O)        0.328     9.074 r  inst0/counter_out[0]_i_1/O
                         net (fo=32, routed)          0.821     9.895    inst0/clear
    SLICE_X49Y94         FDRE                                         r  inst0/counter_out_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clock_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.513    14.936    inst0/clock_100Mhz_IBUF_BUFG
    SLICE_X49Y94         FDRE                                         r  inst0/counter_out_reg[5]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X49Y94         FDRE (Setup_fdre_C_R)       -0.429    14.747    inst0/counter_out_reg[5]
  -------------------------------------------------------------------
                         required time                         14.747    
                         arrival time                          -9.895    
  -------------------------------------------------------------------
                         slack                                  4.852    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 inst0/counter_out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst0/counter_out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.567     1.486    inst0/clock_100Mhz_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  inst0/counter_out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  inst0/counter_out_reg[27]/Q
                         net (fo=2, routed)           0.120     1.748    inst0/counter_out_reg[27]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.908 r  inst0/counter_out_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.908    inst0/counter_out_reg[24]_i_1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.962 r  inst0/counter_out_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.962    inst0/counter_out_reg[28]_i_1_n_7
    SLICE_X49Y100        FDRE                                         r  inst0/counter_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.832     1.997    inst0/clock_100Mhz_IBUF_BUFG
    SLICE_X49Y100        FDRE                                         r  inst0/counter_out_reg[28]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.105     1.856    inst0/counter_out_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 inst0/counter_out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst0/counter_out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.567     1.486    inst0/clock_100Mhz_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  inst0/counter_out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  inst0/counter_out_reg[27]/Q
                         net (fo=2, routed)           0.120     1.748    inst0/counter_out_reg[27]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.908 r  inst0/counter_out_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.908    inst0/counter_out_reg[24]_i_1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.973 r  inst0/counter_out_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.973    inst0/counter_out_reg[28]_i_1_n_5
    SLICE_X49Y100        FDRE                                         r  inst0/counter_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.832     1.997    inst0/clock_100Mhz_IBUF_BUFG
    SLICE_X49Y100        FDRE                                         r  inst0/counter_out_reg[30]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.105     1.856    inst0/counter_out_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 inst0/counter_out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst0/counter_out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.567     1.486    inst0/clock_100Mhz_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  inst0/counter_out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  inst0/counter_out_reg[27]/Q
                         net (fo=2, routed)           0.120     1.748    inst0/counter_out_reg[27]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.908 r  inst0/counter_out_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.908    inst0/counter_out_reg[24]_i_1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.998 r  inst0/counter_out_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.998    inst0/counter_out_reg[28]_i_1_n_6
    SLICE_X49Y100        FDRE                                         r  inst0/counter_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.832     1.997    inst0/clock_100Mhz_IBUF_BUFG
    SLICE_X49Y100        FDRE                                         r  inst0/counter_out_reg[29]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.105     1.856    inst0/counter_out_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 inst0/counter_out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst0/counter_out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.567     1.486    inst0/clock_100Mhz_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  inst0/counter_out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  inst0/counter_out_reg[27]/Q
                         net (fo=2, routed)           0.120     1.748    inst0/counter_out_reg[27]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.908 r  inst0/counter_out_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.908    inst0/counter_out_reg[24]_i_1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.998 r  inst0/counter_out_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.998    inst0/counter_out_reg[28]_i_1_n_4
    SLICE_X49Y100        FDRE                                         r  inst0/counter_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.832     1.997    inst0/clock_100Mhz_IBUF_BUFG
    SLICE_X49Y100        FDRE                                         r  inst0/counter_out_reg[31]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.105     1.856    inst0/counter_out_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 inst0/counter_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst0/clock_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.186ns (45.018%)  route 0.227ns (54.982%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.566     1.485    inst0/clock_100Mhz_IBUF_BUFG
    SLICE_X49Y94         FDRE                                         r  inst0/counter_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  inst0/counter_out_reg[7]/Q
                         net (fo=3, routed)           0.227     1.853    inst0/counter_out_reg[7]
    SLICE_X50Y96         LUT6 (Prop_lut6_I3_O)        0.045     1.898 r  inst0/clock_out_i_1/O
                         net (fo=1, routed)           0.000     1.898    inst0/clock_out_i_1_n_0
    SLICE_X50Y96         FDRE                                         r  inst0/clock_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.835     2.000    inst0/clock_100Mhz_IBUF_BUFG
    SLICE_X50Y96         FDRE                                         r  inst0/clock_out_reg/C
                         clock pessimism             -0.479     1.520    
    SLICE_X50Y96         FDRE (Hold_fdre_C_D)         0.120     1.640    inst0/clock_out_reg
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 inst0/counter_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst0/counter_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.566     1.485    inst0/clock_100Mhz_IBUF_BUFG
    SLICE_X49Y96         FDRE                                         r  inst0/counter_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  inst0/counter_out_reg[15]/Q
                         net (fo=2, routed)           0.117     1.744    inst0/counter_out_reg[15]
    SLICE_X49Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.852 r  inst0/counter_out_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.852    inst0/counter_out_reg[12]_i_1_n_4
    SLICE_X49Y96         FDRE                                         r  inst0/counter_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.837     2.002    inst0/clock_100Mhz_IBUF_BUFG
    SLICE_X49Y96         FDRE                                         r  inst0/counter_out_reg[15]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X49Y96         FDRE (Hold_fdre_C_D)         0.105     1.590    inst0/counter_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 inst0/counter_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst0/counter_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.566     1.485    inst0/clock_100Mhz_IBUF_BUFG
    SLICE_X49Y95         FDRE                                         r  inst0/counter_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  inst0/counter_out_reg[11]/Q
                         net (fo=2, routed)           0.119     1.746    inst0/counter_out_reg[11]
    SLICE_X49Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.854 r  inst0/counter_out_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.854    inst0/counter_out_reg[8]_i_1_n_4
    SLICE_X49Y95         FDRE                                         r  inst0/counter_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.837     2.002    inst0/clock_100Mhz_IBUF_BUFG
    SLICE_X49Y95         FDRE                                         r  inst0/counter_out_reg[11]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X49Y95         FDRE (Hold_fdre_C_D)         0.105     1.590    inst0/counter_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 inst0/counter_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst0/counter_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.566     1.485    inst0/clock_100Mhz_IBUF_BUFG
    SLICE_X49Y93         FDRE                                         r  inst0/counter_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  inst0/counter_out_reg[3]/Q
                         net (fo=2, routed)           0.119     1.746    inst0/counter_out_reg[3]
    SLICE_X49Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.854 r  inst0/counter_out_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.854    inst0/counter_out_reg[0]_i_2_n_4
    SLICE_X49Y93         FDRE                                         r  inst0/counter_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.837     2.002    inst0/clock_100Mhz_IBUF_BUFG
    SLICE_X49Y93         FDRE                                         r  inst0/counter_out_reg[3]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X49Y93         FDRE (Hold_fdre_C_D)         0.105     1.590    inst0/counter_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 inst0/counter_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst0/counter_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.566     1.485    inst0/clock_100Mhz_IBUF_BUFG
    SLICE_X49Y94         FDRE                                         r  inst0/counter_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  inst0/counter_out_reg[7]/Q
                         net (fo=3, routed)           0.120     1.747    inst0/counter_out_reg[7]
    SLICE_X49Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.855 r  inst0/counter_out_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.855    inst0/counter_out_reg[4]_i_1_n_4
    SLICE_X49Y94         FDRE                                         r  inst0/counter_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.837     2.002    inst0/clock_100Mhz_IBUF_BUFG
    SLICE_X49Y94         FDRE                                         r  inst0/counter_out_reg[7]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X49Y94         FDRE (Hold_fdre_C_D)         0.105     1.590    inst0/counter_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 inst0/counter_out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst0/counter_out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.567     1.486    inst0/clock_100Mhz_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  inst0/counter_out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  inst0/counter_out_reg[27]/Q
                         net (fo=2, routed)           0.120     1.748    inst0/counter_out_reg[27]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.856 r  inst0/counter_out_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.856    inst0/counter_out_reg[24]_i_1_n_4
    SLICE_X49Y99         FDRE                                         r  inst0/counter_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.838     2.003    inst0/clock_100Mhz_IBUF_BUFG
    SLICE_X49Y99         FDRE                                         r  inst0/counter_out_reg[27]/C
                         clock pessimism             -0.516     1.486    
    SLICE_X49Y99         FDRE (Hold_fdre_C_D)         0.105     1.591    inst0/counter_out_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_100Mhz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_100Mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y93    inst0/counter_out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y95    inst0/counter_out_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y95    inst0/counter_out_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y96    inst0/counter_out_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y96    inst0/counter_out_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y96    inst0/counter_out_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y97    inst0/counter_out_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y97    inst0/counter_out_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y97    inst0/counter_out_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     refresh_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     refresh_counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     refresh_counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     refresh_counter_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     refresh_counter_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     refresh_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     refresh_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     refresh_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     refresh_counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     refresh_counter_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y93    inst0/counter_out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y93    inst0/counter_out_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y95    inst0/counter_out_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y95    inst0/counter_out_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y95    inst0/counter_out_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y95    inst0/counter_out_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y96    inst0/counter_out_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y96    inst0/counter_out_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y96    inst0/counter_out_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y96    inst0/counter_out_reg[14]/C



