	; Module start
	.compiler_version	"TASKING VX-toolset for TriCore: C compiler v6.2r2 Build 18041957 SN 09003395"
	.compiler_invocation	"ctc -f cc10448a --dep-file=Mcal\\Tricore\\Spi\\ssc\\src\\.Spi.o.d -c99 --fp-model=3cflnrSTz -D__CPU__=tc39x -D__CPU_TC39X__ --core=tc1.6.2 --fp-model=+float -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\EB_Cfg -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\EB_Cfg\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\EB_Cfg\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Autosar_Srv -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Autosar_Srv\\AS440 -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Cfg_Ssw -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Cfg_Ssw\\TC39B -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Integration -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Irq -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Irq\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Irq\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Irq\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Platform -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Platform\\AS440 -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Sfr -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Sfr\\TC39xB -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Sfr\\TC39xB\\_Reg -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Ssw -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Ssw\\TC39B -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Ssw\\TC39B\\Tricore -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Adc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Adc\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Adc\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Adc\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Can_17_McmCan -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Can_17_McmCan\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Can_17_McmCan\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Can_17_McmCan\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Dio -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Dio\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Dio\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Dio\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Eth_17_GEthMacV2 -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Fee -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Fee\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Fee\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Fee\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Fls_17_Dmu -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Fls_17_Dmu\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Fls_17_Dmu\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Fls_17_Dmu\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Gpt -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Gpt\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Gpt\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Gpt\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\I2c -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\I2c\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\I2c\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\I2c\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Icu_17_TimerIp -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Icu_17_TimerIp\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Icu_17_TimerIp\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Icu_17_TimerIp\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\McalLib -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\McalLib\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\McalLib\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\McalLib\\ssc\\inc\\AS440 -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\McalLib\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Mcu -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Mcu\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Mcu\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Mcu\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Ocu -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Ocu\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Ocu\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Ocu\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Port -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Port\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Port\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Port\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Pwm_17_GtmCcu6 -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Pwm_17_GtmCcu6\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Pwm_17_GtmCcu6\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Pwm_17_GtmCcu6\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Smu -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Smu\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Smu\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Smu\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Spi -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Spi\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Spi\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Spi\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Stm -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Stm\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Stm\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Stm\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Uart -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Uart\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Uart\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Uart\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Wdg_17_Scu -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Wdg_17_Scu\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Wdg_17_Scu\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Wdg_17_Scu\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Srval -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Srval\\Lib -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Srval\\App_Func -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Srval\\demo -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Srval\\Irq -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Srval\\Irq\\Adc_Irq -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Srval\\Irq\\Gtm_Irq -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Srval\\Irq\\AscLin_Irq -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Srval\\Irq\\Can_Irq -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Srval\\Irq\\EthV2_Irq -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Srval\\Irq\\Stm_Irq -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Srval\\Main -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\APP -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\BswM -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\CanIf -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\CanNm -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\CanSm -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\CanTp -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\CanTSyn -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Com -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\ComM -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Common -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Crc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Dcm -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Dem -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Det -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\DoIP -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\EcuM -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Eth -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\EthIf -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\EthSM -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\EthTrcv -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\EthTSyn -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\FiM -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\FlsTst -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\MemIf -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Nm -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\NvM -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\OS -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\OS\\Kernel -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\OS\\Portable -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\PduR -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\RamTst -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\SoAd -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\StbM -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2 -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\api -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\arch -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\core -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\core\\ipv4 -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\core\\ipv6 -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include\\compat -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include\\compat\\posix -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include\\compat\\posix\\arpa -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include\\compat\\posix\\net -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include\\compat\\posix\\sys -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include\\compat\\stdc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include\\lwip -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include\\lwip\\apps -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include\\lwip\\priv -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include\\lwip\\prot -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include\\netif -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include\\netif\\ppp -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include\\netif\\ppp\\polarssl -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\netif -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\netif\\ppp -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\netif\\ppp\\polarssl -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\UdpNm -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\WdgIf -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\WdgM -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Xcp -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Xcp\\Cal -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Xcp\\Daq -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Xcp\\Pag -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Xcp\\Pgm -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Xcp\\Std -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Xcp\\XcpOnEth -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\Callout -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\Config -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\Library\\Vfx_ComE2E -g2 --make-target=Mcal\\Tricore\\Spi\\ssc\\src\\Spi.o -t2 --language=-gcc,-volatile,+strings,-kanji --default-near-size=0 -O1 --default-a1-size=0 --default-a0-size=0 --source --align=0 --switch=auto --error-limit=42 -o Mcal\\Tricore\\Spi\\ssc\\src\\Spi.src ..\\Mcal\\Tricore\\Spi\\ssc\\src\\Spi.c"
	.compiler_name		"ctc"
	;source	'..\\Mcal\\Tricore\\Spi\\ssc\\src\\Spi.c'

	
$TC162
	
	.sdecl	'.text.Spi_lReportRuntimeDetError.Code.Cpu0',code,cluster('Spi_lReportRuntimeDetError')
	.sect	'.text.Spi_lReportRuntimeDetError.Code.Cpu0'
	.align	2
	

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	     1  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	     2  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	     3  ** Copyright (C) Infineon Technologies (2023)                                 **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	     4  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	     5  ** All rights reserved.                                                       **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	     6  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	     7  ** This document contains proprietary information belonging to Infineon       **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	     8  ** Technologies. Passing on and copying of this document, and communication   **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	     9  ** of its contents is not permitted without prior written authorization.      **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    10  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    11  ********************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    12  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    13  **  FILENAME     : Spi.c                                                      **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    14  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    15  **  VERSION      : 55.0.0                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    16  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    17  **  DATE         : 2023-05-23                                                 **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    18  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    19  **  VARIANT      : Variant PB                                                 **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    20  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    21  **  PLATFORM     : Infineon AURIX2G                                           **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    22  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    23  **  AUTHOR       : DL-AUTOSAR-Engineering                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    24  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    25  **  VENDOR       : Infineon Technologies                                      **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    26  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    27  **  DESCRIPTION  : Spi Driver source file                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    28  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    29  **  SPECIFICATION(S) : Specification of Spi Driver, AUTOSAR Release 4.2.2     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    30  **                     Specification of Spi Driver, AUTOSAR Release 4.4.0     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    31  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    32  **  MAY BE CHANGED BY USER : no                                               **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    33  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    34  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    35  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    36  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    37    TRACEABILITY : [cover parentID={36369FEE-198F-4830-8AC3-FC974DFDA4C9}][/cover]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    38  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    39  /* [cover parentID={7C35F255-0050-45c9-9E36-A1955AB1863B}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    40  /* [cover parentID={F5CF0050-FA3F-4e14-8C3E-FD0E8CB08831}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    41  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    42  **                      Includes                                              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    43  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    44  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    45  /* [cover parentID={2436DE99-75DC-4335-A759-DD23D7091616}] No SRC
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    46  register accessed [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    47  /* Include own header file */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    48  #include "Spi.h"
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    49  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    50  #include "Std_Types.h"
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    51  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    52  /* Include QSPI SFR Header file */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    53  #include "IfxQspi_reg.h"
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    54  #include "IfxQspi_bf.h"
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    55  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    56  #if(SPI_LEVEL_DELIVERED != 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    57  #include "IfxDma_bf.h"
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    58  #include "IfxDma_reg.h"
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    59  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    60  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    61  /* Include Port SFR file to access OMR register for CS_VIA_GPIO */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    62  #include "IfxPort_reg.h"
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    63  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    64  /* Inclusion of Mcal_Wrapper.h */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    65  #if((SPI_HW_ERROR_DEM_REPORT == SPI_DEM_REPORT_ENABLED) || (SPI_RUNTIME_ERROR_DETECT == STD_ON))
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    66  #include "Mcal_Wrapper.h"
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    67  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    68  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    69  /* [cover parentID={50933CF9-6589-450c-9A31-477BEEFC80EB}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    70  #if((SPI_DEV_ERROR_DETECT == STD_ON) || (MCAL_AR_VERSION == MCAL_AR_440))
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    71  #include "Det.h"
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    72  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    73  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    74  /* Critical section protection header file */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    75  #include "SchM_Spi.h"
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    76  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    77  /*User Mode and Supervisor Mode Macros*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    78  #if( (SPI_INIT_DEINIT_API_MODE != SPI_MCAL_SUPERVISOR)||\ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    79       (SPI_RUN_TIME_API_MODE != SPI_MCAL_SUPERVISOR) )
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    80  #include "McalLib_OsStub.h"
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    81  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    82  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    83  #if (SPI_SAFETY_ENABLE == STD_ON)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    84  #include "Mcal_SafetyError.h"
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    85  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    86  #include "IfxCpu_reg.h"
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    87  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    88  **                      Imported Compiler Switch Checks                       **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    89  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    90  #ifndef SPI_SW_MAJOR_VERSION
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    91  #error "SPI_SW_MAJOR_VERSION is not defined."
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    92  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    93  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    94  #ifndef SPI_SW_MINOR_VERSION
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    95  #error "SPI_SW_MINOR_VERSION is not defined."
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    96  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    97  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    98  #ifndef SPI_SW_PATCH_VERSION
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	    99  #error "SPI_SW_PATCH_VERSION is not defined."
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   100  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   101  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   102  #if(SPI_SW_MAJOR_VERSION != 20U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   103  #error "SPI_SW_MAJOR_VERSION does not match."
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   104  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   105  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   106  #if(SPI_SW_MINOR_VERSION != 25U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   107  #error "SPI_SW_MINOR_VERSION does not match."
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   108  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   109  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   110  #if(SPI_SW_PATCH_VERSION != 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   111  #error "SPI_SW_PATCH_VERSION does not match."
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   112  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   113  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   114  /* AUTOSAR Secification File Version Check */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   115  #ifndef SPI_AR_RELEASE_MAJOR_VERSION
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   116  #error "SPI_AR_RELEASE_MAJOR_VERSION is not defined."
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   117  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   118  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   119  /* [cover parentID={795888B7-6661-4e89-9B1C-495A156B555F}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   120  AUTOSAR Major and Minor release version check [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   121  #if(SPI_AR_RELEASE_MAJOR_VERSION != MCAL_AR_RELEASE_MAJOR_VERSION)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   122  #error "SPI_AR_RELEASE_MAJOR_VERSION does not match."
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   123  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   124  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   125  /* AUTOSAR Secification File Version Check */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   126  #ifndef SPI_AR_RELEASE_MINOR_VERSION
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   127  #error "SPI_AR_RELEASE_MINOR_VERSION is not defined."
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   128  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   129  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   130  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   131  #if(SPI_AR_RELEASE_MINOR_VERSION != MCAL_AR_RELEASE_MINOR_VERSION)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   132  #error "SPI_AR_RELEASE_MINOR_VERSION does not match."
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   133  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   134  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   135  /* AUTOSAR Secification File Version Check */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   136  #ifndef SPI_AR_RELEASE_REVISION_VERSION
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   137  #error "SPI_AR_RELEASE_REVISION_VERSION is not defined."
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   138  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   139  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   140  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   141  #if(SPI_AR_RELEASE_REVISION_VERSION != MCAL_AR_RELEASE_REVISION_VERSION)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   142  #error "SPI_AR_RELEASE_REVISION_VERSION does not match."
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   143  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   144  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   145  /* Inter Module Check for the correct version usage in the used modules */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   146  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   147  /* [cover parentID={7DAC82BA-49FC-4584-B98C-7A9927665691}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   148  Version Check [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   149  /* Version check for DET module inclusion */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   150  #if(SPI_DEV_ERROR_DETECT == STD_ON)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   151  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   152  #ifndef DET_AR_RELEASE_MAJOR_VERSION
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   153  #error "DET_AR_RELEASE_MAJOR_VERSION is not defined."
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   154  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   155  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   156  #if (DET_AR_RELEASE_MAJOR_VERSION != SPI_AR_RELEASE_MAJOR_VERSION)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   157  #error "DET_AR_RELEASE_MAJOR_VERSION does not match."
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   158  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   159  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   160  #endif /* SPI_DEV_ERROR_DETECT == STD_ON */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   161  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   162  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   163  **                      Private Macro Definitions                             **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   164  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   165  #define SPI_FIFO_ENTRY                  (0x00U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   166  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   167  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   168  /* MISRA2012_RULE_2_5_JUSTIFICATION: Used in multiple configuration
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   169  combination */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   170  #define SPI_DMA_ADICR_DEST_NULL         (0x03C1080U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   171  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   172  /* All kernel types */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   173  #define SPI_TOTAL_KERNEL_TYPE_BITS      (0x03U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   174  #if(SPI_LEVEL_DELIVERED != 1U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   175  #define SPI_SYNC_KERNEL                 (0x01U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   176  /* Comms type supported */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   177  #define SPI_SYNC_COMMS_TYPE             (0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   178  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   179  #define SPI_KERNEL_TYPE_MASK            (0x03U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   180  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   181  /* Enable / Disable DET reporting */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   182  /* MISRA2012_RULE_2_5_JUSTIFICATION: Used in multiple configuration
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   183  combination */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   184  #define SPI_REPORT_DET                  (1U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   185  #define SPI_DET_DISABLE                 (0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   186  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   187  /* MISRA2012_RULE_2_5_JUSTIFICATION: Used in multiple configuration
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   188  combination */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   189  #define SPI_IGNORE_COMMS_TYPE_CHECK     (4U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   190  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   191  /* Core Definition */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   192  #define CORE0                           (0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   193  #define CORE1                           (1U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   194  #define CORE2                           (2U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   195  #define CORE3                           (3U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   196  #define CORE4                           (4U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   197  #ifdef SPI_CORE5_ENABLE
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   198  #define CORE5                           (5U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   199  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   200  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   201  #if(SPI_LEVEL_DELIVERED != 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   202  #define SPI_MOVE_COUNTER_LIMIT          (8190U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   203  #define SPI_ASYNC_KERNEL                (0x02U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   204  #define SPI_WAIT_STATE                  (0x05U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   205  #define SPI_TRIGGER_ENABLE              (0x01U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   206  #define SPI_RETAIN_ICH_BIT_STATUS       (0x01U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   207  #define SPI_ASYNC_COMMS_TYPE            (1U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   208  #define SPI_SKIP_JOB_VAL             ((uint16)0x8000U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   209  /* Fixed value of ADICR based on Source and destination pointers */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   210  #define SPI_DMA_ADICR_SRC_NULL          (0x03C0000U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   211  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   212  /* MISRA2012_RULE_2_5_JUSTIFICATION: Used only in TC39x */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   213  #define SPI_KERNEL5                     (5U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   214  /* Kernel Definition for SPI */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   215  #define SPI_KERNEL0                     (0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   216  #define SPI_KERNEL1                     (1U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   217  #define SPI_KERNEL2                     (2U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   218  #define SPI_KERNEL3                     (3U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   219  /* MISRA2012_RULE_2_5_JUSTIFICATION: Used only in TC37x, TC38x and TC39x */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   220  #define SPI_KERNEL4                     (4U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   221  /* Base Address for the QSPI Hw module instances (usually, 0xF0001C00) */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   222  #define SPI_HW_MODULE    ((volatile Ifx_QSPI*)(volatile void*)&(MODULE_QSPI0))
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   223  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   224  /* Base address of the port pin P00 */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   225  #define SPI_PORT_BASE_ADDR    ((volatile Ifx_P*)(volatile void*)&(MODULE_P00))
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   226  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   227  /* Number ECON SFR per QSPI HW */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   228  #define SPI_MAX_ECON_CHANNEL         (8U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   229  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   230  /* value to disable the Clock */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   231  #define SPI_QSPI_CLC_DISR_DISABLE    (0x00000001U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   232  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   233  /* Reset value for the SFR, PISEL */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   234  #define SPI_PISEL_RST_VAL            (0x00000000U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   235  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   236  /* Resest value for the SFR, SSOC */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   237  #define SPI_SSOC_RST_VAL             (0x00000000U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   238  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   239  /* Reset value for the SFR, GLOBALCON */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   240  #define SPI_GLOBALCON_RST_VAL        (0x000F30FFU)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   241  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   242  /* Reset value for the SFR, GLOBALCON1 */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   243  #define SPI_GLOBALCON1_RST_VAL       (0x00050000U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   244  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   245  /* Reset value for the SFR, ECON */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   246  #define SPI_ECON_RST_VAL             (0x00001450U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   247  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   248  /* Reset value for the SFR, FLAGSCLEAR */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   249  #define SPI_FLAGSCLEAR_RST_VAL       (0x00009FFFU)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   250  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   251  /* 32-Bit mask for bit fields [3:0] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   252  #define SPI_BIT_MASK_3_TO_0          (0x0000000FU)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   253  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   254  /* 32-Bit mask for bit fields [6:0] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   255  #define SPI_BIT_MASK_6_TO_0          (0x0000007FU)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   256  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   257  /* GLOBALCON default value */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   258  /* Set MS = 0, EN = 1, EXPECT = 0xF , SRF = 1 */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   259  #define SPI_GLOBALCON_VAL            (0x21203C00U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   260  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   261  #if(SPI_LEVEL_DELIVERED != 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   262  #define SPI_GLOBALCON1_INT_MASK      (0x000017FFU)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   263  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   264  /* GLOBALCON1 */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   265  /* PT2 set */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   266  /* Set, TxFM = RxFM = 1(Single Move mode)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   267          Disable peripheral interrupts    */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   268  #define SPI_GLOBALCON1_VAL           (0x17000000U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   269  /* DEL0 GLOBALCON */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   270  #define SPI_GLOBALCON_DEL0_SET       (0x00008000U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   271  /* STROBE bit shift */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   272  #define SPI_STROBE_SHIFT (0x10U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   273  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   274  /* Defines for FLAGSCLEAR register */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   275  #define SPI_QSPI_FLAGSCLEAR_VALUE    (0x00000FFFU)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   276  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   277  #if(SPI_LEVEL_DELIVERED != 1U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   278  #define SPI_TXF_RXFIFO_MASK          (0x00380200U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   279  /* TXF is Set and 1 FIFO level is received */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   280  #define SPI_TXF_RXFIFO_1_SET         (0x00080200U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   281  #define SPI_HW_ERROR_MASK            (0x0000007FU)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   282  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   283  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   284  /* HW channels vary from 0 - 15
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   285     but the ECON maps 8 - 15 to 0 to 7.   */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   286  #define SPI_QSPI_ECON_CH_MASK        (0x7U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   287  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   288  #if(SPI_LEVEL_DELIVERED != 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   289  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   290  #if(SPI_INTERRUPTIBLE_SEQ_ALLOWED == STD_ON)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   291  /* 12-bit shift value */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   292  #define SPI_SEQ_INTERRUPTABLE_BIT_OFFSET             (12U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   293  #define SPI_SEQ_PROP_COMP (1U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   294  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   295  #define SPI_BIT_MASK_9_TO_8          (0x00000300U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   296  #define SPI_JOBS_OF_DIFF_SEQ   (1U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   297  #define SPI_JOBS_OF_SAME_SEQ   (0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   298  #define SPI_SEQ_ID_COMP (0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   299  #define SPI_BOTH_SEQ_INTERRUPTABLE (1U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   300  #define SPI_ONE_SEQ_NON_INTERRUPTABLE (0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   301  #define SPI_JOB_NOT_TO_INSERT (0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   302  #define SPI_JOB_TO_INSERT (1U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   303  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   304  /* 8-bit shift value */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   305  #define SPI_JOB_PRIORITY_BIT_OFFSET              (8U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   306  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   307  #define SPI_DMA_ENABLE_INTR          ((uint8)0x02U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   308  /* DMA RX Channel Address Control Reg Value :
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   309     Dest Address  Increment : 1*CHDW
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   310     Src  Address  Increment : 0
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   311     CBLD = 0xF; INCD =1; SMF = DMF = 0 i.e 1*CHDW (i.e.CHCRxz.CHDW)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   312  */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   313  #define SPI_DMA_RX_ADICR_VAL         (0x003CF080U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   314  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   315  /* DMA TX Channel Address Control Reg Value :
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   316     Src  Address  Increment : 1*CHDW
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   317     Dest  Address  Increment : 0
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   318     CBLS = 0xF; INCS =1; SMF = DMF = 1*CHDW
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   319  */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   320  #define SPI_DMA_TX_ADICR_VAL         (0x003C0F08U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   321  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   322  #define SPI_DMA_TX_CHANNEL           (1U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   323  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   324  #define SPI_DMA_RX_CHANNEL           (0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   325  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   326  /* Enable error interrupts */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   327  #define SPI_GLOBALCON1_ERROREN       (0x0000007FU)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   328  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   329  /* GLOBALCON1 */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   330  /* Set, TxFM = RxFM = 1(Single Move mode)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   331     Enable peripheral interrupts TXEN = RXEN = PT2EN = 1 */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   332  #define SPI_GLOBALCON1_ASYNC_VAL     (0x0000067FU)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   333  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   334  #define SPI_BIT_MASK_7_TO_0          (0x000000FFU)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   335  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   336  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   337  #if(SPI_LEVEL_DELIVERED == 2U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   338  #define SPI_DMA_DISABLE_INTR         ((uint8)0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   339  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   340  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   341  /* To determine if data width > 16 */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   342  #define SPI_16BIT_DATAWIDTH          ((uint8)16U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   343  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   344  /* To determine if data width > 8 */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   345  #define SPI_8BIT_DATAWIDTH           ((uint8)8U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   346  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   347  /* Shift by 7 bits */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   348  #define SPI_DATA_SHIFT_DIRECTION_BIT_OFFSET   (7U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   349  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   350  /* QSPI Hw unit mask bit[3:0] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   351  #define SPI_HWUNIT_MASK              ((uint8)0x0FU)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   352  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   353  #define SPI_LOWER_HALF_WORD_MASK     (0x0000FFFFU)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   354  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   355  /* 16-bit shift value */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   356  #define SPI_GLOBALCON_LOWER_WORD_OFFSET      (16U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   357  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   358  #if(SPI_CHANNEL_BUFFERS_ALLOWED != 1U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   359  /* Channel data width offset */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   360  #define SPI_DATAWIDTH_BITS_OFFSET             (4U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   361  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   362  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   363  /* Port number offset */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   364  #define SPI_PORT_NUM_OFFSET                  (4U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   365  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   366  /* HW SLSO channel offset */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   367  #define SPI_SLSO_CHANNEL_NUM_OFFSET          (4U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   368  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   369  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   370  **                         User Mode Macros                                   **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   371  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   372  /* [cover parentID={A21FB581-44C4-473a-8B92-2FE1091D3207}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   373  /* [cover parentID={1A65EADD-AFD0-4845-B2D2-8257E086DD67}] User mode[/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   374  #if defined (SPI_MCAL_SUPERVISOR) || defined (SPI_MCAL_USER1)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   375  #if(SPI_INIT_DEINIT_API_MODE == SPI_MCAL_SUPERVISOR)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   376  /* MISRA2012_RULE_4_9_JUSTIFICATION: Function like macro is defined for
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   377     User mode support in code. No side effects foreseen by violating this MISRA
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   378     rule. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   379  #define SPI_INIT_DEINIT_WRITE_PERIP_ENDINIT_PROTREG(RegAdd,Data)   \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   380      Mcal_WritePeripEndInitProtReg(RegAdd,Data)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   381  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   382  /* Supervisory mode registers */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   383    /* MISRA2012_RULE_4_9_JUSTIFICATION: Function like macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   384     * SPI_SFR_INIT_DEINIT_WRITE32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   385     * defined for User mode support in code.
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   386     * No side effects foreseen by violating this MISRA rule. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   387    #define SPI_SFR_INIT_DEINIT_WRITE32(reg, value) (*(reg) = (uint32)(value))
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   388  #else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   389  /* MISRA2012_RULE_4_9_JUSTIFICATION: Function like macro is defined for
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   390     User mode support in code. No side effects foreseen by violating this MISRA
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   391     rule. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   392  #define SPI_INIT_DEINIT_WRITE_PERIP_ENDINIT_PROTREG(RegAdd,Data)   \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   393      MCAL_LIB_WRITEPERIPENDINITPROTREG(RegAdd,Data)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   394  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   395  /* Supervisory mode registers */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   396  /* MISRA2012_RULE_4_9_JUSTIFICATION: Function like macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   397  * SPI_SFR_INIT_DEINIT_WRITE32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   398  * defined for User mode support in code.
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   399  * No side effects foreseen by violating this MISRA rule. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   400  #define SPI_SFR_INIT_DEINIT_WRITE32(reg, value)    \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   401              MCAL_SFR_OS_WRITE32(SPI_MODULE_ID, reg, value)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   402  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   403  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   404  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   405  #if defined (SPI_MCAL_SUPERVISOR) || defined (SPI_MCAL_USER1)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   406  #if(SPI_RUN_TIME_API_MODE == SPI_MCAL_SUPERVISOR)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   407  /* Supervisory mode registers */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   408    /* MISRA2012_RULE_4_9_JUSTIFICATION: Function like macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   409     * SPI_SFR_RUN_TIME_WRITE32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   410     * defined for User mode support in code.
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   411     * No side effects foreseen by violating this MISRA rule. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   412    #define SPI_SFR_RUN_TIME_WRITE32(reg, value) (*(reg) = (uint32)(value))
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   413  #else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   414  /* Supervisory mode registers */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   415  /* MISRA2012_RULE_4_9_JUSTIFICATION: Function like macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   416  * SPI_SFR_RUN_TIME_WRITE32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   417  * defined for User mode support in code.
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   418  * No side effects foreseen by violating this MISRA rule. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   419  #define SPI_SFR_RUN_TIME_WRITE32(reg, value)    \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   420              MCAL_SFR_OS_WRITE32(SPI_MODULE_ID, reg, value)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   421  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   422  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   423  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   424  **                      Private Type Definitions                              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   425  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   426  /* [cover parentID={9FB4DBC2-B742-48B6-9A1C-1162B81BA31A}] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   427  /* Type : SpiCommsTypes
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   428     This type defines a range of communication supported in QSPI module */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   429  typedef enum
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   430  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   431    SPI_SYNC_COMMS = 1,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   432    SPI_ASYNC_COMMS,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   433    SPI_BOTH
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   434  } SpiCommsTypes;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   435  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   436  #if(SPI_LEVEL_DELIVERED != 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   437  /* Type: Spi_JobAndSeqQueueType
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   438     Holds the JobId(s) for QSPIx HW.
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   439     Holds the job properties like priority, Sequenceid for the corresponding
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   440     JobId.
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   441     It is a pointer to an array of size [SPI_JOB_QUEUE_LENGTH_QSPIx]      */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   442  /* [cover parentID={939E5A2B-9D5F-4810-A235-9CB877D64FCD}] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   443  typedef struct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   444  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   445    /* Holds the JobId(s) into the queue which are on a particular QSPIx HW */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   446    Spi_JobType QueueJobId;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   447  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   448    /* Holds the Sequenceid for the corresponding JobId ([7:0] lower 8 bits),
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   449       priority of the job ([9:8] 2-bits) and
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   450       sequence interruptible flag (12th bit position).
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   451       Bit [15],
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   452       If the Sequence needs to be skipped
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   453       Bit [12],
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   454       Non_Interruptible = 0,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   455       Interruptible = 1
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   456       Bit [9:8],
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   457       JobPriotrity: 00B, 01B, 10B, 11B
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   458       Eg, If Sequence S1(ID = 16) has Job J1(ID = 8) with priority 2
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   459       QueueJobId  = 0x0008H (uint16)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   460       JobProperty = 0x0210H (Non_Interruptible)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   461       JobProperty = 0x1210H (Interruptible)                              */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   462    uint16 JobProperty;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   463  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   464  } Spi_JobAndSeqQueueType;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   465  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   466  /* [cover parentID={041DEDE2-2401-44e3-927E-984946A802CF}] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   467  /* Type: Spi_DmaTCSType
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   468     DMA-TCS - Note that this must be aligned to 32-byte boundary. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   469  typedef struct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   470  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   471    Ifx_DMA_CH_RDCRCR DmaRDCRC; /* RD CRC */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   472    Ifx_DMA_CH_SDCRCR DmaSDCRC; /* SD CRC */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   473    Ifx_DMA_CH_SADR DmaSADR;    /* Source Address */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   474    Ifx_DMA_CH_DADR DmaDADR;    /* Destination Address */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   475    Ifx_DMA_CH_ADICR DmaADICR;  /* Control register */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   476    Ifx_DMA_CH_CHCFGR DmaCHCFGR;/* Channel Configuration register */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   477    Ifx_DMA_CH_SHADR DmaSHADR;  /* Shadow register */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   478    Ifx_DMA_CH_CHCSR DmaCHCSR;  /* Channel status register */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   479  } Spi_DmaTCSType;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   480  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   481  /* Type: Spi_QueueType
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   482     Structure which processes the Job trnasmission requests */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   483  /* [cover parentID={487ABEF5-4879-4716-BEC6-46B7A2FE3E4F}] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   484  typedef struct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   485  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   486    /* Holds the JobId(s) into the queue which are on a particular QSPIx HW.
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   487       Holds the Sequenceid for the corresponding JobId.
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   488       It is a pointer to an array of size [SPI_JOB_QUEUE_LENGTH_QSPIx]     */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   489    Spi_JobAndSeqQueueType *JobAndSeqQueuePtr;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   490  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   491    /* Temporary array variable holding jobs and
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   492       sequence information while re-scheduling.
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   493       It is a pointer to an array of size [SPI_JOB_QUEUE_LENGTH_QSPIx]     */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   494    Spi_JobAndSeqQueueType *JobAndSeqQueueRearrangePtr;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   495  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   496    /* This array acts as the transaction control set
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   497       for the Tx Dma channel associated with QSPIz.
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   498       It is a pointer to an array of size [SPI_DMA_MAX_TCS_NUM_QSPIz]      */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   499    Spi_DmaTCSType *DmaTxTCSPtr;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   500  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   501    /* This array acts as the transaction control set
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   502       for the Rx Dma channel associated with QSPIz.
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   503       It is a pointer to an array of size [SPI_DMA_MAX_TCS_NUM_QSPIz]      */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   504    Spi_DmaTCSType *DmaRxTCSPtr;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   505  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   506    /* Points to the current Job Id to be transmitted */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   507    Spi_JobType QueueStartIndex;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   508  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   509    /* Points to the last Job Id to be transmitted which is still in the Queue */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   510    Spi_JobType QueueEndIndex;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   511  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   512    /* Variable to point the current job index of a sequence being transmitted
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   513       in the queue. Available if all the Sequences are non-interruptible    */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   514    Spi_JobType CurrentJobIndex;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   515  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   516    /* Variable to point the current channel index in a job */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   517    Spi_ChannelType CurrentChannelIndex;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   518  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   519  } Spi_QueueType;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   520  #endif /* SPI_LEVEL_DELIVERED != 0U */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   521  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   522  /* [cover parentID={37D6305E-A8F3-4419-8452-729B45C311D5}] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   523  typedef struct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   524  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   525  #if(SPI_LEVEL_DELIVERED != 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   526    /* Job Queue Ptr */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   527    Spi_QueueType *JobQueuePtr;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   528  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   529    /* Async Communication status of kernel */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   530    Spi_StatusType AsyncComStatus;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   531  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   532    /* Dummy variable used to read data from QSPI when RX buffer is NULL */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   533    uint32 DummyRead;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   534  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   535    Ifx_QSPI_BACON *BaconChannelArray;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   536  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   537    /* Variable to hold the kernel status */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   538    Spi_StatusType KernelStatus;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   539  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   540  } Spi_RuntimeKernelType;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   541  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   542  /* [cover parentID={21BD6BE8-BB4F-4e98-B43A-62CEFD39C1C0}] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   543  typedef struct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   544  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   545    /* Lock to indicate if independent bus us busy transmitting for
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   546    Sync transfer */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   547    uint32 KernelLock;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   548  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   549    #if (SPI_LEVEL_DELIVERED == 2U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   550    /* This variable specifies the asynchronous mode
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   551       for the transmission of a sequence in Level 2 */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   552    Spi_AsyncModeType AsyncMode;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   553    #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   554  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   555    /* Sequence result array */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   556    Spi_SeqResultType *SeqStatus;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   557  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   558    /* Job result array */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   559    Spi_JobResultType *JobStatus;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   560  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   561    /* Pointer to TX array */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   562    const Spi_DataBufferType *TxBuffer;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   563  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   564    /* Pointer to RX array */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   565    const Spi_DataBufferType *RxBuffer;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   566  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   567    /* Buffer pointer table */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   568    Spi_BufferType *ChannelBufPointers;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   569  } Spi_RunTimeCoreConfigType;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   570  /*  [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   571  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   572  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   573  **                     Private Function Declaration                           **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   574  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   575  /* [cover parentID={9434323F-821F-4f9f-8643-2734E74E5311}] Header file structure
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   576  [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   577  /* [cover parentID={EA0715EE-3E3C-4aac-A42E-4B5CFC96CEED}] Memory section
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   578  Definition
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   579  [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   580  /* [cover parentID={5713A17A-3FA1-427f-A0B6-89125A17689A}] Memory map for
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   581  constants
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   582  [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   583  /* [cover parentID={4579FE20-92DA-4848-93DB-7AD4FD35DD50}] Memmap section
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   584  for code [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   585  /* [cover parentID={566ED99C-0D96-46ac-97BF-E97B04E2C700}] Callout
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   586  memmap [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   587  #define SPI_START_SEC_CODE_ASIL_B_GLOBAL
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   588  /* MISRA2012_RULE_4_10_JUSTIFICATION: Spi_Memmap.h is repeatedly included
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   589   * without include guard. This is as per AUTOSAR */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   590  /* MISRA2012_RULE_20_1_JUSTIFICATION: Declaration before #include,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   591   * this is due to inclusion of memmap.h to specify the location to which
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   592   * the variable has to be placed. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   593  #include "Spi_MemMap.h"
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   594  static void Spi_lAsyncInitPtrRuntimeVar(const uint8 Hwkernel);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   595  #if(SPI_HW_ERROR_DEM_REPORT == SPI_DEM_REPORT_ENABLED)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   596  static void Spi_lReportDemError(Dem_EventIdType EventId,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   597                                   Dem_EventStatusType EventStatus);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   598  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   599  static uint8 Spi_lGetChannelDataWidth(
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   600          const Spi_ChannelConfigType* const ChnlConfigPtr);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   601  static void Spi_lClearMem(uint8 *const BufferPtr, const uint32 BufferSize);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   602  #if (((MCAL_AR_VERSION == MCAL_AR_422) && ((SPI_DEV_ERROR_DETECT == STD_ON) || \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   603  (SPI_SAFETY_ENABLE == STD_ON))) ||((MCAL_AR_VERSION == MCAL_AR_440) && \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   604  (SPI_RUNTIME_ERROR_DETECT == STD_ON)))
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   605  static void Spi_lReportRuntimeDetError(const uint8 ApiId, const uint8 ErrorId);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   606  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   607  #if(SPI_DEV_ERROR_DETECT == STD_ON) || (SPI_SAFETY_ENABLE == STD_ON)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   608  static void Spi_lReportError(const uint8 ApiId, const uint8 ErrorId);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   609  static Std_ReturnType Spi_lCheckChannelParam(const uint8 Api,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   610                                               uint8 * const Channel,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   611               const uint8 ApplicationChannelNumber, const uint8 BufEbIb);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   612  static Std_ReturnType Spi_lCheckSeqParam(const uint8 Api,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   613      Spi_SequenceType *const Sequence, const Spi_SequenceType AppSequenceId,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   614      const uint8 SyncAsyncIgnore);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   615  static Std_ReturnType Spi_lCheckSpiInitParam(
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   616                     const Spi_ConfigType* const ConfigPtr);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   617  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   618  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   619  #if (SPI_MULTICORE_ERROR_DETECT == STD_ON)|| (SPI_SAFETY_ENABLE == STD_ON)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   620  static void Spi_lReportMulticoreError(const uint8 ApiId,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   621                                        const uint8 ErrorId);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   622  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   623  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   624  #if(SPI_CHANNEL_BUFFERS_ALLOWED != 1U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   625  static void Spi_lIBCopyData(const uint8* const SrcAddrPtr,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   626                              uint8* const DestAddrPtr, const uint32 Length,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   627                              const uint8 DataWidthAndIncrementSource);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   628  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   629  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   630  #if (SPI_INIT_CHECK_API == STD_ON)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   631  static Std_ReturnType Spi_lCheckBusStatus(void);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   632  #if(SPI_LEVEL_DELIVERED != 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   633  static Std_ReturnType Spi_lCheckKernelVar(const uint32 KernelId);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   634  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   635  static Std_ReturnType Spi_lCheckRegisters(const uint32 KernelId);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   636  static Std_ReturnType Spi_lCheckCoreVar(const uint32 CoreId);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   637  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   638  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   639  static void Spi_lCoreInit(const uint32 CoreId);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   640  static void Spi_lInitIBBuffer(void);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   641  static uint8 Spi_lGetTotalIBChannelsInCore(const uint32 CoreId);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   642  #if (MCAL_AR_VERSION == MCAL_AR_440)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   643  #if(SPI_LEVEL_DELIVERED == 2U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   644  static Std_ReturnType Spi_lValidateDMAConfiguration(const Spi_SequenceType Sequence);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   645  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   646  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   647  #if(SPI_LEVEL_DELIVERED != 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   648  static Std_ReturnType Spi_lValidateMoveCounterLimit(const Spi_SequenceType Sequence);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   649  static uint32 Spi_lGetTotalBytesOfJob(const Spi_JobConfigType *const  JobPtr);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   650  /* Add seq Jobs to Queue */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   651  static Spi_JobType Spi_lAddSeqJobInQueue(const uint8 HwModule,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   652      const Spi_SequenceType Sequence, const Spi_JobType EndIndex,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   653      const Spi_JobType JobIndex);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   654  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   655  /* Resets the global Queue variables */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   656  static void Spi_lResetAsyncQueueVar(const uint8 ModIndex);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   657  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   658  /* This function checks if the QSPI module
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   659     is configure and is used as asynchronous */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   660  static Std_ReturnType Spi_lIsQSPIHwConfiguredAsync(const uint8 HwModule);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   661  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   662  /* This function initializes the global variables related to
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   663     asynchronous QSPI.
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   664     It partially(rest is updated at runtime) initializes the
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   665     transaction control set needed for the
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   666     DMA linked list implementation per QSPI module */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   667  static void Spi_lQSPIHwDMAInit(const uint8 ModIndex);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   668  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   669  /* This function checks if the slots are available
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   670     in the Queue to be scheduled for transmission */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   671  static Std_ReturnType Spi_lIsSlotsAvailableInQueue
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   672  (
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   673    const uint16 NoOfJobs,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   674    const uint8 Module
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   675  );
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   676  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   677  /* Checks if the Job is not shared with other
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   678      sequences which are already in SPI_SEQ_PENDING state */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   679  static Std_ReturnType Spi_lCheckJobIsNotShared(const Spi_SequenceType Sequence);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   680  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   681  /* This function inserts jobs assigned to the sequence
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   682     in the Queue based on the Job priority */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   683  static void Spi_lInsertSeqInQueue(const Spi_SequenceType Sequence);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   684  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   685  /* Increments the Index and if the value is equal to the
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   686     queue length then the index is rounded to initial
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   687     value of zero(in order to implement circular Job queue) */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   688  static Spi_JobType Spi_lIncrementRoundIndex
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   689  (
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   690    const Spi_JobType Index,  const uint8 HwModule
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   691  );
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   692  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   693  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   694  /* This function copies the Job from Main Q to Local Q */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   695  static void Spi_lPushToLocalQ
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   696  (
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   697    const Spi_JobType LocalStartIndex, const Spi_JobType LocalEndIndex,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   698    const uint8 HwModule
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   699  );
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   700  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   701  /* This function pops the elements present in the Local Q
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   702     to the Main Q after the jobs are inserted as per their priority */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   703  static uint16 Spi_lPopFromLocalQ
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   704  (
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   705    const Spi_JobType LocalStartIndex, const Spi_JobType LocalEndIndex,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   706    const Spi_JobType CopyIndex, const uint8 HwModule
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   707  );
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   708  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   709  /* This function checks whether job to be inserted in the curretn location by
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   710  comparing the priorities */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   711  static uint8 Spi_lCheckForJobInsert(const uint8 JobPriority,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   712                                      const uint8 PrioOfJobInQ,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   713                                      const uint8 PrioOfNextJobInQ);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   714  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   715  /* This function comapares the seqeuence ID and Sequence properties
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   716  based on the type of comparison */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   717  static uint8 Spi_lGetCompareResult(const uint8 FirstParam,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   718                                  const uint8 SecondParam, const uint8 CompOper);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   719  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   720  /* This function gives the priority for the Job.
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   721     Wrt Interruptible sequences, the priority of the job is as
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   722     configured. However, for Non_Interruptible sequences the
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   723     priority of all the jobs in that sequence is elevated
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   724     to the highest priority configured for any job in that sequence */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   725  static uint8 Spi_lModPrioforNonIntrSeq
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   726  (
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   727    const Spi_SequenceType SeqId,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   728    const Spi_JobType JobId
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   729  );
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   730  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   731  /* This function sets up the job for asynchronous
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   732     transmission. Available for Level 1 or 2. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   733  static void Spi_lAsyncStartJob(const Spi_JobType Job);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   734  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   735  /* Configures the Transaction Control Sets per each channel for the Job */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   736  static void Spi_lSetDmaTcs(const Spi_JobType JobId, const uint8 DmaChannelType);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   737  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   738  /* This function sets up the transmission for next job if
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   739     present else will terminate the transmission by setting
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   740     up the statuses for Sequence and jobs, also it invokes
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   741     notification function if configured. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   742  static void Spi_lBusHandler
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   743  (
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   744    const uint8 Module,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   745    const Spi_SeqResultType SeqRes,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   746    const Spi_JobResultType JobRes
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   747  );
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   748  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   749  /* This function handles the Hw error event raised by QSPI
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   750    when the driver is busy */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   751  static void Spi_lErrorHandler(const uint8 Module);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   752  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   753  /* Disable QSPI error interrupts */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   754  static void Spi_lDisQspiErrIntr(const uint8 Module);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   755  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   756  #endif /* SPI_LEVEL_DELIVERED !=0U */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   757  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   758  #if(SPI_LEVEL_DELIVERED == 2U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   759  /* Performs Polling operation to propogate the state
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   760     machine for Job transmission per QSPI module */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   761  static void Spi_lModMainFunction(const uint8 Module);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   762  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   763  #endif /* SPI_LEVEL_DELIVERED == 2U */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   764  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   765  /* This local function checks whether the SPI driver is initialized */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   766  static Std_ReturnType Spi_lCheckInitStatus(const uint8 ApiId,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   767      const uint8 DetRaise);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   768  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   769  /* This function checks if the driver is BUSY or not */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   770  static Std_ReturnType Spi_lIsStatusBusy(const SpiCommsTypes CheckCommsType);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   771  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   772  #if(SPI_LEVEL_DELIVERED != 1U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   773  /* This function checks if the QSPI module
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   774     is configure and is used as synchronous */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   775  static Std_ReturnType Spi_lIsQSPIHwConfiguredSync(const uint8 HwModule);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   776  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   777  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   778  /* This function checks if the QSPI module */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   779  static Std_ReturnType Spi_lIsQSPIHwConfigured(const uint8 HwModule);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   780  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   781  /* This function initialize the SFR related to QSPI
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   782     indexed by the ModIndex. Initializes CLC, PISEL, GLOBALCON
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   783     and SSOC SFRs for QSPI[ModIndex] with the RESET values of SFR */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   784  static void Spi_lQSPIHwResetInit(const uint8 ModIndex);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   785  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   786  /* This function initialize the SFR related to QSPI indexed by the ModIndex.
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   787     Initializes CLC, PISEL, GLOBALCON and SSOC SFRs for QSPI[ModIndex] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   788  static void Spi_lQSPIHwInit(const uint8 ModIndex);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   789  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   790  #if(SPI_LEVEL_DELIVERED != 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   791  /* Function sets the asynchronous driver status
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   792     to the desired value requested in the argument */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   793  static void Spi_lIsrDmaQspiRx(const uint8 Module);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   794  static void Spi_lQspiTriggerNextJob(const uint8 Module, const uint8 ApiId,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   795                                           const uint8 Pt2Status);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   796  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   797  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   798  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   799  #if(SPI_LEVEL_DELIVERED != 1U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   800  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   801  static Std_ReturnType Spi_lSyncTransmitData32Bit
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   802  (
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   803    const Spi_ChannelType ChannelId,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   804    const Spi_JobConfigType* const JobConfigPtr,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   805    const uint8 IsFirstChnl,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   806    const uint8 IsLastChnl
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   807  );
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   808  static Std_ReturnType Spi_lSyncTransmitData16Bit
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   809  (
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   810    const Spi_ChannelType ChannelId,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   811    const Spi_JobConfigType* const JobConfigPtr,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   812    const uint8 IsFirstChnl,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   813    const uint8 IsLastChnl
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   814  );
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   815  static Std_ReturnType Spi_lSyncTransmitData8Bit
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   816  (
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   817    const Spi_ChannelType ChannelId,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   818    const Spi_JobConfigType* const JobConfigPtr,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   819    const uint8 IsFirstChnl,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   820    const uint8 IsLastChnl
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   821  );
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   822  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   823  /* Available only for SpiLevelDelivered 0 or 2.
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   824     This function initiates transmission at the sequence level */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   825  static Std_ReturnType Spi_lSyncTransmit(const Spi_SequenceType Sequence);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   826  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   827  /* This function initiates the transmission at the Job level */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   828  static Std_ReturnType Spi_lSyncStartJob(const Spi_JobType JobId);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   829  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   830  /* Polls for the Tx data to be shifted-out and  Rx data to be
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   831     shifted-in till the LOOP timeout counter expires.
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   832     Also Checks for any transmission errors */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   833  static Std_ReturnType Spi_lSynTransErrCheck(const Ifx_QSPI* ModulePtr);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   834  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   835  #endif /* SPI_LEVEL_DELIVERED != 1U */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   836  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   837  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   838  /* This function configures the SFR wrt the Channel properties,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   839     such as datawidth, LSB/MSB, default data etc. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   840  static Ifx_QSPI_BACON Spi_lHwSetChannelConfig
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   841  (
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   842    const Spi_ChannelType SpiChId,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   843    const Spi_JobConfigType* const JobConfigPtr,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   844    const uint8 ToggleCs
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   845  );
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   846  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   847  /* This function configures the SFR wrt the Job properties assigned to
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   848     the hardware, such as baudrate, parity, CS polarity, CLK phase etc. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   849  static void Spi_lHwSetJobConfig
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   850  (
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   851    const Spi_JobConfigType* const JobConfigPtr,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   852    const uint8 IsAsynchronous
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   853  );
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   854  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   855  /* Sets the port pin to the desired level */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   856  static void Spi_lSetCsViaGpio(const uint8 Port, const uint8 Pin,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   857                                const uint8 Level);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   858  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   859  /* [cover parentID={4579FE20-92DA-4848-93DB-7AD4FD35DD50}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   860  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   861   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   862  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   863   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   864  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   865   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   866  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   867   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   868  #define SPI_STOP_SEC_CODE_ASIL_B_GLOBAL
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   869  /* MISRA2012_RULE_4_10_JUSTIFICATION: Spi_Memmap.h is repeatedly included
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   870   * without include guard. This is as per AUTOSAR */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   871  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   872   * guideline. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   873  #include "Spi_MemMap.h"
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   874  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   875  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   876  **                      Global variables Definition                           **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   877  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   878  /* [cover parentID={72DABBEB-F27B-4677-B6B4-B53F634341BA}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   879  #define SPI_START_SEC_VAR_CLEARED_ASIL_B_GLOBAL_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   880  /* MISRA2012_RULE_4_10_JUSTIFICATION: Spi_Memmap.h is repeatedly included
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   881   * without include guard. This is as per AUTOSAR */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   882  /* MISRA2012_RULE_20_1_JUSTIFICATION: Declaration before #include,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   883   * this is due to inclusion of memmap.h to specify the location to which the
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   884   * variable has to be placed. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   885  #include "Spi_MemMap.h"
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   886  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   887  static Spi_RunTimeCoreConfigType   *Spi_RuntimeCoreVar[MCAL_NO_OF_CORES];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   888  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   889  static Spi_RuntimeKernelType       *Spi_RuntimeKernelVar[SPI_MAX_HW_UNIT];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   890  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   891  /* This is a pointer to the configuration of type const Spi_ConfigType */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   892  static const Spi_ConfigType *Spi_kGlobalConfigPtr;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   893  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   894  /* [cover parentID={72DABBEB-F27B-4677-B6B4-B53F634341BA}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   895  #define SPI_STOP_SEC_VAR_CLEARED_ASIL_B_GLOBAL_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   896  /* MISRA2012_RULE_4_10_JUSTIFICATION: Spi_Memmap.h is repeatedly included
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   897   * without include guard. This is as per AUTOSAR */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   898  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   899   * guideline. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   900  #include "Spi_MemMap.h"
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   901  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   902  #if(SPI_CORE0_ENABLE == STD_ON)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   903  /************************* Start - Core - 0 ******************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   904  /* [cover parentID={72DABBEB-F27B-4677-B6B4-B53F634341BA}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   905  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   906   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   907  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   908   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   909  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   910   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   911  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   912   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   913  #define SPI_START_SEC_VAR_CLEARED_ASIL_B_CORE0_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   914  /* MISRA2012_RULE_4_10_JUSTIFICATION: Spi_Memmap.h is repeatedly included
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   915   * without include guard. This is as per AUTOSAR */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   916  /* MISRA2012_RULE_20_1_JUSTIFICATION: Declaration before #include,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   917   * this is due to inclusion of memmap.h to specify the location to which the
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   918   * variable has to be placed. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   919  #include "Spi_MemMap.h"
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   920  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   921  /* MISRA2012_RULE_8_9_JUSTIFICATION: This variable is accessed as pointer in
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   922     multiple functions. Hence it is made as a global variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   923  static Spi_RunTimeCoreConfigType Spi_RuntimeCore0Var;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   924  /* [cover parentID={6725C750-0A11-4A84-BAAE-542C981E9D45}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   925  #if ((SPI_NUM_IB_CHANNELS_CORE0 + SPI_NUM_EB_CHANNELS_CORE0) > 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   926  /* MISRA2012_RULE_8_9_JUSTIFICATION: This variable is accessed as pointer in
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   927     multiple functions. Hence it is made as a global variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   928  static Spi_BufferType Spi_BufferCore0[SPI_NUM_IB_CHANNELS_CORE0 +             \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   929                                                                  SPI_NUM_EB_CHANNELS_CORE0];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   930  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   931  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   932  #if(SPI_IB_BUFFER_SIZE_CORE0 > 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   933  /* MISRA2012_RULE_8_9_JUSTIFICATION: This variable is accessed as pointer in
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   934     multiple functions. Hence it is made as a global variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   935  static Spi_DataBufferType  Spi_TxIBBufferCore0[SPI_IB_BUFFER_SIZE_CORE0];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   936  /* MISRA2012_RULE_8_9_JUSTIFICATION: This variable is accessed as pointer in
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   937     multiple functions. Hence it is made as a global variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   938  static Spi_DataBufferType  Spi_RxIBBufferCore0[SPI_IB_BUFFER_SIZE_CORE0];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   939  #endif /* SPI_ASYNC_IB_BUFFER_SIZE_QSPI0 > 0U */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   940  /* [cover parentID={389F75A6-EC4A-4e22-8466-71C685E2ADC1}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   941  /* MISRA2012_RULE_8_9_JUSTIFICATION: This variable is accessed as pointer in
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   942     multiple functions. Hence it is made as a global variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   943  static Spi_SeqResultType Spi_SequenceStatusCore0[SPI_SEQUENCE_COUNT_CORE0];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   944  /* MISRA2012_RULE_8_9_JUSTIFICATION: This variable is accessed as pointer in
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   945     multiple functions. Hence it is made as a global variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   946  static Spi_JobResultType Spi_JobStatusCore0[SPI_JOB_COUNT_CORE0];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   947  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   948  /* [cover parentID={72DABBEB-F27B-4677-B6B4-B53F634341BA}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   949  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   950   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   951  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   952   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   953  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   954   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   955  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   956   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   957  #define SPI_STOP_SEC_VAR_CLEARED_ASIL_B_CORE0_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   958  /* MISRA2012_RULE_4_10_JUSTIFICATION: Spi_Memmap.h is repeatedly included
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   959   * without include guard. This is as per AUTOSAR */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   960  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   961   * guideline. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   962  #include "Spi_MemMap.h"
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   963  /* end - Core - 0 */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   964  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   965  #ifdef SPI_CORE1_ENABLE
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   966  #if (SPI_CORE1_ENABLE == STD_ON)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   967  /************************* Start - Core - 1 ******************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   968  /* [cover parentID={72DABBEB-F27B-4677-B6B4-B53F634341BA}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   969  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   970   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   971  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   972   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   973  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   974   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   975  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   976   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   977  #define SPI_START_SEC_VAR_CLEARED_ASIL_B_CORE1_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   978  /* MISRA2012_RULE_4_10_JUSTIFICATION: Spi_Memmap.h is repeatedly included
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   979   * without include guard. This is as per AUTOSAR */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   980  /* MISRA2012_RULE_20_1_JUSTIFICATION: Declaration before #include,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   981   * this is due to inclusion of memmap.h to specify the location to which the
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   982   * variable has to be placed. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   983  #include "Spi_MemMap.h"
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   984  /* MISRA2012_RULE_8_9_JUSTIFICATION: This variable is accessed as pointer in
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   985     multiple functions. Hence it is made as a global variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   986  static Spi_RunTimeCoreConfigType Spi_RuntimeCore1Var;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   987  /* [cover parentID={6725C750-0A11-4A84-BAAE-542C981E9D45}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   988  #if ((SPI_NUM_IB_CHANNELS_CORE1 + SPI_NUM_EB_CHANNELS_CORE1) > 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   989  /* MISRA2012_RULE_8_9_JUSTIFICATION: This variable is accessed as pointer in
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   990     multiple functions. Hence it is made as a global variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   991  static Spi_BufferType Spi_BufferCore1[SPI_NUM_IB_CHANNELS_CORE1 +             \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   992                                                                  SPI_NUM_EB_CHANNELS_CORE1];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   993  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   994  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   995  #if(SPI_IB_BUFFER_SIZE_CORE1 > 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   996  /* MISRA2012_RULE_8_9_JUSTIFICATION: This variable is accessed as pointer in
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   997     multiple functions. Hence it is made as a global variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   998  static Spi_DataBufferType  Spi_TxIBBufferCore1[SPI_IB_BUFFER_SIZE_CORE1];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	   999  /* MISRA2012_RULE_8_9_JUSTIFICATION: This variable is accessed as pointer in
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1000     multiple functions. Hence it is made as a global variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1001  static Spi_DataBufferType  Spi_RxIBBufferCore1[SPI_IB_BUFFER_SIZE_CORE1];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1002  #endif /* SPI_ASYNC_IB_BUFFER_SIZE_Core1 > 0U */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1003  /* [cover parentID={389F75A6-EC4A-4e22-8466-71C685E2ADC1}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1004  /* MISRA2012_RULE_8_9_JUSTIFICATION: This variable is accessed as pointer in
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1005     multiple functions. Hence it is made as a global variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1006  static Spi_SeqResultType Spi_SequenceStatusCore1[SPI_SEQUENCE_COUNT_CORE1];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1007  /* MISRA2012_RULE_8_9_JUSTIFICATION: This variable is accessed as pointer in
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1008     multiple functions. Hence it is made as a global variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1009  static Spi_JobResultType Spi_JobStatusCore1[SPI_JOB_COUNT_CORE1];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1010  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1011  /* [cover parentID={72DABBEB-F27B-4677-B6B4-B53F634341BA}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1012  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1013   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1014  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1015   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1016  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1017   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1018  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1019   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1020  #define SPI_STOP_SEC_VAR_CLEARED_ASIL_B_CORE1_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1021  /* MISRA2012_RULE_4_10_JUSTIFICATION: Spi_Memmap.h is repeatedly included
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1022   * without include guard. This is as per AUTOSAR */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1023  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1024   * guideline. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1025  #include "Spi_MemMap.h"
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1026  /* end - Core 1 */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1027  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1028  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1029  #ifdef SPI_CORE2_ENABLE
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1030  #if (SPI_CORE2_ENABLE == STD_ON)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1031  /************************* Start - Core - 2 ******************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1032  /* [cover parentID={72DABBEB-F27B-4677-B6B4-B53F634341BA}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1033  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1034   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1035  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1036   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1037  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1038   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1039  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1040   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1041  #define SPI_START_SEC_VAR_CLEARED_ASIL_B_CORE2_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1042  /* MISRA2012_RULE_4_10_JUSTIFICATION: Spi_Memmap.h is repeatedly included
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1043   * without include guard. This is as per AUTOSAR */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1044  /* MISRA2012_RULE_20_1_JUSTIFICATION: Declaration before #include,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1045   * this is due to inclusion of memmap.h to specify the location to which the
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1046   * variable has to be placed. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1047  #include "Spi_MemMap.h"
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1048  /* MISRA2012_RULE_8_9_JUSTIFICATION: This variable is accessed as pointer in
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1049     multiple functions. Hence it is made as a global variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1050  static Spi_RunTimeCoreConfigType Spi_RuntimeCore2Var;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1051  /* [cover parentID={6725C750-0A11-4A84-BAAE-542C981E9D45}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1052  #if ((SPI_NUM_IB_CHANNELS_CORE2 + SPI_NUM_EB_CHANNELS_CORE2) > 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1053  /* MISRA2012_RULE_8_9_JUSTIFICATION: This variable is accessed as pointer in
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1054     multiple functions. Hence it is made as a global variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1055  static Spi_BufferType Spi_BufferCore2[SPI_NUM_IB_CHANNELS_CORE2 + \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1056                                                                  SPI_NUM_EB_CHANNELS_CORE2];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1057  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1058  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1059  #if(SPI_IB_BUFFER_SIZE_CORE2 > 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1060  /* MISRA2012_RULE_8_9_JUSTIFICATION: This variable is accessed as pointer in
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1061     multiple functions. Hence it is made as a global variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1062  static Spi_DataBufferType Spi_TxIBBufferCore2[SPI_IB_BUFFER_SIZE_CORE2];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1063  /* MISRA2012_RULE_8_9_JUSTIFICATION: This variable is accessed as pointer in
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1064     multiple functions. Hence it is made as a global variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1065  static Spi_DataBufferType Spi_RxIBBufferCore2[SPI_IB_BUFFER_SIZE_CORE2];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1066  #endif /* SPI_ASYNC_IB_BUFFER_SIZE_CORE2 > 0U */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1067  /* [cover parentID={389F75A6-EC4A-4e22-8466-71C685E2ADC1}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1068  /* MISRA2012_RULE_8_9_JUSTIFICATION: This variable is accessed as pointer in
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1069     multiple functions. Hence it is made as a global variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1070  static Spi_SeqResultType Spi_SequenceStatusCore2[SPI_SEQUENCE_COUNT_CORE2];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1071  /* MISRA2012_RULE_8_9_JUSTIFICATION: This variable is accessed as pointer in
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1072     multiple functions. Hence it is made as a global variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1073  static Spi_JobResultType Spi_JobStatusCore2[SPI_JOB_COUNT_CORE2];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1074  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1075  /* [cover parentID={72DABBEB-F27B-4677-B6B4-B53F634341BA}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1076  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1077   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1078  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1079   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1080  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1081   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1082  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1083   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1084  #define SPI_STOP_SEC_VAR_CLEARED_ASIL_B_CORE2_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1085  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1086  /* MISRA2012_RULE_4_10_JUSTIFICATION: Spi_Memmap.h is repeatedly included
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1087   * without include guard. This is as per AUTOSAR */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1088  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1089   * guideline. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1090  #include "Spi_MemMap.h"
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1091  /* End - Core - 2 */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1092  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1093  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1094  #ifdef SPI_CORE3_ENABLE
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1095  #if (SPI_CORE3_ENABLE == STD_ON)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1096  /************************* Start - Core - 3 ******************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1097  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1098  /* [cover parentID={5713A17A-3FA1-427f-A0B6-89125A17689A}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1099  Const Section[/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1100  /* [cover parentID={72DABBEB-F27B-4677-B6B4-B53F634341BA}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1101  Var cleared section[/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1102  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1103   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1104  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1105   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1106  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1107   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1108  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1109   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1110  #define SPI_START_SEC_VAR_CLEARED_ASIL_B_CORE3_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1111  /* MISRA2012_RULE_4_10_JUSTIFICATION: Spi_Memmap.h is repeatedly included
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1112   * without include guard. This is as per AUTOSAR */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1113  /* MISRA2012_RULE_20_1_JUSTIFICATION: Declaration before #include,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1114   * this is due to inclusion of memmap.h to specify the location to which the
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1115   * variable has to be placed. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1116  #include "Spi_MemMap.h"
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1117  /* MISRA2012_RULE_8_9_JUSTIFICATION: This variable is accessed as pointer in
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1118     multiple functions. Hence it is made as a global variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1119  static Spi_RunTimeCoreConfigType Spi_RuntimeCore3Var;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1120  /* [cover parentID={6725C750-0A11-4A84-BAAE-542C981E9D45}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1121  #if ((SPI_NUM_IB_CHANNELS_CORE3 + SPI_NUM_EB_CHANNELS_CORE3) > 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1122  /* MISRA2012_RULE_8_9_JUSTIFICATION: This variable is accessed as pointer in
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1123     multiple functions. Hence it is made as a global variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1124  static Spi_BufferType Spi_BufferCore3[SPI_NUM_IB_CHANNELS_CORE3 + \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1125                                                                  SPI_NUM_EB_CHANNELS_CORE3];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1126  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1127  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1128  #if(SPI_IB_BUFFER_SIZE_CORE3 > 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1129  /* MISRA2012_RULE_8_9_JUSTIFICATION: This variable is accessed as pointer in
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1130     multiple functions. Hence it is made as a global variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1131  static Spi_DataBufferType Spi_TxIBBufferCore3[SPI_IB_BUFFER_SIZE_CORE3];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1132  /* MISRA2012_RULE_8_9_JUSTIFICATION: This variable is accessed as pointer in
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1133     multiple functions. Hence it is made as a global variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1134  static Spi_DataBufferType Spi_RxIBBufferCore3[SPI_IB_BUFFER_SIZE_CORE3];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1135  #endif /* SPI_ASYNC_IB_BUFFER_SIZE_CORE3 > 0U */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1136  /* [cover parentID={389F75A6-EC4A-4e22-8466-71C685E2ADC1}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1137  /* MISRA2012_RULE_8_9_JUSTIFICATION: This variable is accessed as pointer in
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1138     multiple functions. Hence it is made as a global variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1139  static Spi_SeqResultType Spi_SequenceStatusCore3[SPI_SEQUENCE_COUNT_CORE3];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1140  /* MISRA2012_RULE_8_9_JUSTIFICATION: This variable is accessed as pointer in
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1141     multiple functions. Hence it is made as a global variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1142  static Spi_JobResultType Spi_JobStatusCore3[SPI_JOB_COUNT_CORE3];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1143  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1144  /* [cover parentID={72DABBEB-F27B-4677-B6B4-B53F634341BA}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1145  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1146   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1147  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1148   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1149  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1150   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1151  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1152   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1153  #define SPI_STOP_SEC_VAR_CLEARED_ASIL_B_CORE3_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1154  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1155  /* MISRA2012_RULE_4_10_JUSTIFICATION: Spi_Memmap.h is repeatedly included
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1156   * without include guard. This is as per AUTOSAR */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1157  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1158   * guideline. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1159  #include "Spi_MemMap.h"
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1160  /* End - Core - 3 */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1161  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1162  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1163  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1164  #ifdef SPI_CORE4_ENABLE
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1165  #if (SPI_CORE4_ENABLE == STD_ON)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1166  /************************* Start - Core - 4 ******************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1167  /* [cover parentID={72DABBEB-F27B-4677-B6B4-B53F634341BA}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1168  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1169   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1170  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1171   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1172  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1173   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1174  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1175   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1176  #define SPI_START_SEC_VAR_CLEARED_ASIL_B_CORE4_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1177  /* MISRA2012_RULE_4_10_JUSTIFICATION: Spi_Memmap.h is repeatedly included
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1178   * without include guard. This is as per AUTOSAR */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1179  /* MISRA2012_RULE_20_1_JUSTIFICATION: Declaration before #include,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1180   * this is due to inclusion of memmap.h to specify the location to which the
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1181   * variable has to be placed. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1182  #include "Spi_MemMap.h"
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1183  /* MISRA2012_RULE_8_9_JUSTIFICATION: This variable is accessed as pointer in
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1184     multiple functions. Hence it is made as a global variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1185  static Spi_RunTimeCoreConfigType Spi_RuntimeCore4Var;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1186  /* [cover parentID={6725C750-0A11-4A84-BAAE-542C981E9D45}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1187  #if ((SPI_NUM_IB_CHANNELS_CORE4 + SPI_NUM_EB_CHANNELS_CORE4) > 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1188  /* MISRA2012_RULE_8_9_JUSTIFICATION: This variable is accessed as pointer in
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1189     multiple functions. Hence it is made as a global variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1190  static Spi_BufferType Spi_BufferCore4[SPI_NUM_IB_CHANNELS_CORE4 + \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1191                                                                  SPI_NUM_EB_CHANNELS_CORE4];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1192  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1193  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1194  #if(SPI_IB_BUFFER_SIZE_CORE4 > 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1195  /* MISRA2012_RULE_8_9_JUSTIFICATION: This variable is accessed as pointer in
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1196     multiple functions. Hence it is made as a global variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1197  static Spi_DataBufferType Spi_TxIBBufferCore4[SPI_IB_BUFFER_SIZE_CORE4];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1198  /* MISRA2012_RULE_8_9_JUSTIFICATION: This variable is accessed as pointer in
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1199     multiple functions. Hence it is made as a global variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1200  static Spi_DataBufferType Spi_RxIBBufferCore4[SPI_IB_BUFFER_SIZE_CORE4];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1201  #endif /* SPI_ASYNC_IB_BUFFER_SIZE_CORE4 > 0U */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1202  /* [cover parentID={389F75A6-EC4A-4e22-8466-71C685E2ADC1}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1203  /* MISRA2012_RULE_8_9_JUSTIFICATION: This variable is accessed as pointer in
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1204     multiple functions. Hence it is made as a global variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1205  static Spi_SeqResultType Spi_SequenceStatusCore4[SPI_SEQUENCE_COUNT_CORE4];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1206  /* MISRA2012_RULE_8_9_JUSTIFICATION: This variable is accessed as pointer in
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1207     multiple functions. Hence it is made as a global variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1208  static Spi_JobResultType Spi_JobStatusCore4[SPI_JOB_COUNT_CORE4];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1209  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1210  /* [cover parentID={72DABBEB-F27B-4677-B6B4-B53F634341BA}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1211  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1212   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1213  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1214   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1215  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1216   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1217  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1218   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1219  #define SPI_STOP_SEC_VAR_CLEARED_ASIL_B_CORE4_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1220  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1221  /* MISRA2012_RULE_4_10_JUSTIFICATION: Spi_Memmap.h is repeatedly included
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1222   * without include guard. This is as per AUTOSAR */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1223  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1224   * guideline. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1225  #include "Spi_MemMap.h"
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1226  /* End - Core - 4 */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1227  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1228  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1229  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1230  #ifdef SPI_CORE5_ENABLE
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1231  #if (SPI_CORE5_ENABLE == STD_ON)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1232  /************************* Start - Core - 5 ******************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1233  /* [cover parentID={72DABBEB-F27B-4677-B6B4-B53F634341BA}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1234  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1235   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1236  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1237   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1238  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1239   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1240  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1241   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1242  #define SPI_START_SEC_VAR_CLEARED_ASIL_B_CORE5_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1243  /* MISRA2012_RULE_4_10_JUSTIFICATION: Spi_Memmap.h is repeatedly included
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1244   * without include guard. This is as per AUTOSAR */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1245  /* MISRA2012_RULE_20_1_JUSTIFICATION: Declaration before #include,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1246   * this is due to inclusion of memmap.h to specify the location to which the
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1247   * variable has to be placed. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1248  #include "Spi_MemMap.h"
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1249  /* MISRA2012_RULE_8_9_JUSTIFICATION: This variable is accessed as pointer in
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1250     multiple functions. Hence it is made as a global variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1251  static Spi_RunTimeCoreConfigType Spi_RuntimeCore5Var;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1252  /* [cover parentID={6725C750-0A11-4A84-BAAE-542C981E9D45}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1253  #if ((SPI_NUM_IB_CHANNELS_CORE5 + SPI_NUM_EB_CHANNELS_CORE5) > 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1254  /* MISRA2012_RULE_8_9_JUSTIFICATION: This variable is accessed as pointer in
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1255     multiple functions. Hence it is made as a global variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1256  static Spi_BufferType Spi_BufferCore5[SPI_NUM_IB_CHANNELS_CORE5 + \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1257                                                                  SPI_NUM_EB_CHANNELS_CORE5];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1258  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1259  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1260  #if(SPI_IB_BUFFER_SIZE_CORE5 > 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1261  /* MISRA2012_RULE_8_9_JUSTIFICATION: This variable is accessed as pointer in
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1262    multiple functions. Hence it is made as a global variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1263  static Spi_DataBufferType Spi_TxIBBufferCore5[SPI_IB_BUFFER_SIZE_CORE5];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1264  /* MISRA2012_RULE_8_9_JUSTIFICATION: This variable is accessed as pointer in
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1265     multiple functions. Hence it is made as a global variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1266  static Spi_DataBufferType Spi_RxIBBufferCore5[SPI_IB_BUFFER_SIZE_CORE5];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1267  #endif /* SPI_ASYNC_IB_BUFFER_SIZE_CORE5 > 0U */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1268  /* [cover parentID={389F75A6-EC4A-4e22-8466-71C685E2ADC1}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1269  /* MISRA2012_RULE_8_9_JUSTIFICATION: This variable is accessed as pointer in
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1270     multiple functions. Hence it is made as a global variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1271  static Spi_SeqResultType Spi_SequenceStatusCore5[SPI_SEQUENCE_COUNT_CORE5];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1272  /* MISRA2012_RULE_8_9_JUSTIFICATION: This variable is accessed as pointer in
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1273     multiple functions. Hence it is made as a global variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1274  static Spi_JobResultType Spi_JobStatusCore5[SPI_JOB_COUNT_CORE5];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1275  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1276  /* [cover parentID={72DABBEB-F27B-4677-B6B4-B53F634341BA}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1277  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1278   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1279  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1280   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1281  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1282   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1283  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1284   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1285  #define SPI_STOP_SEC_VAR_CLEARED_ASIL_B_CORE5_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1286  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1287  /* MISRA2012_RULE_4_10_JUSTIFICATION: Spi_Memmap.h is repeatedly included
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1288   * without include guard. This is as per AUTOSAR */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1289  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1290   * guideline. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1291  #include "Spi_MemMap.h"
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1292  /* End - Core - 5 */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1293  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1294  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1295  /**************************** END CORE CONFIGURATION *************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1296  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1297  /***************************** Start - QSPI0 *********************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1298  /* variable specific to QSPI0 */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1299  /* [cover parentID={72DABBEB-F27B-4677-B6B4-B53F634341BA}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1300  #if(SPI_HW_QSPI0_USED == STD_ON)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1301  #if (SPI_QSPI0_CORE == 0)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1302  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1303   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1304  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1305   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1306  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1307   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1308  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1309   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1310  #define SPI_START_SEC_VAR_CLEARED_ASIL_B_CORE0_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1311  #elif (SPI_QSPI0_CORE == 1)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1312  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1313   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1314  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1315   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1316  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1317   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1318  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1319   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1320  #define SPI_START_SEC_VAR_CLEARED_ASIL_B_CORE1_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1321  #elif (SPI_QSPI0_CORE == 2)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1322  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1323   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1324  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1325   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1326  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1327   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1328  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1329   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1330  #define SPI_START_SEC_VAR_CLEARED_ASIL_B_CORE2_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1331  #elif (SPI_QSPI0_CORE == 3)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1332  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1333   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1334  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1335   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1336  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1337   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1338  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1339   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1340  #define SPI_START_SEC_VAR_CLEARED_ASIL_B_CORE3_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1341  #elif (SPI_QSPI0_CORE == 4)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1342  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1343   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1344  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1345   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1346  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1347   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1348  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1349   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1350  #define SPI_START_SEC_VAR_CLEARED_ASIL_B_CORE4_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1351  #elif (SPI_QSPI0_CORE == 5)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1352  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1353   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1354  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1355   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1356  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1357   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1358  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1359   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1360  #define SPI_START_SEC_VAR_CLEARED_ASIL_B_CORE5_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1361  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1362  /* MISRA2012_RULE_4_10_JUSTIFICATION: Spi_Memmap.h is repeatedly included
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1363   * without include guard. This is as per AUTOSAR */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1364  /* MISRA2012_RULE_20_1_JUSTIFICATION: Declaration before #include,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1365   * this is due to inclusion of memmap.h to specify the location to which the
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1366   * variable has to be placed. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1367  #include "Spi_MemMap.h"
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1368  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1369  /* MISRA2012_RULE_8_9_JUSTIFICATION: This variable is accessed as pointer in
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1370     multiple functions. Hence it is made as a global variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1371  static Spi_RuntimeKernelType Spi_RuntimeKernelQSPI0;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1372  #if(SPI_LEVEL_DELIVERED != 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1373  #if(SPI_QSPI0_HWTYPE == SPI_ASYNC_BUS)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1374  /* MISRA2012_RULE_8_9_JUSTIFICATION: This variable is accessed as pointer in
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1375     multiple functions. Hence it is made as a global variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1376  static Spi_QueueType Spi_JobQueueQSPI0;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1377  /* MISRA2012_RULE_8_9_JUSTIFICATION: This variable is accessed as pointer in
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1378     multiple functions. Hence it is made as a global variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1379  static Spi_JobAndSeqQueueType Spi_JobAndSeqQueueQSPI0[                        \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1380      SPI_JOB_QUEUE_LENGTH_QSPI0];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1381  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1382    in source code due to Autosar Naming constraints. Since compiler support
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1383     more than 32 characters, no side effects seen*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1384  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1385    in source code due to Autosar Naming constraints. Since compiler support
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1386     more than 32 characters, no side effects seen*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1387  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1388    in source code due to Autosar Naming constraints. Since compiler support
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1389     more than 32 characters, no side effects seen*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1390  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1391    in source code due to Autosar Naming constraints. Since compiler support
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1392     more than 32 characters, no side effects seen*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1393  /* MISRA2012_RULE_8_9_JUSTIFICATION: This variable is accessed as pointer in
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1394     multiple functions. Hence it is made as a global variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1395  static Spi_JobAndSeqQueueType Spi_JobAndSeqQueueRearrangeQSPI0[               \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1396      SPI_JOB_QUEUE_LENGTH_QSPI0];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1397  /* BACON Array for holding BACONS of all channels in a job */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1398  /* MISRA2012_RULE_19_2_JUSTIFICATION: register type Definition */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1399  /* MISRA2012_RULE_8_9_JUSTIFICATION: This variable is accessed as pointer in
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1400     multiple functions. Hence it is made as a global variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1401  static Ifx_QSPI_BACON Spi_Qspi0Bacon[SPI_DMA_MAX_TCS_NUM_QSPI0];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1402  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1403  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1404  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1405  /* [cover parentID={72DABBEB-F27B-4677-B6B4-B53F634341BA}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1406  #if (SPI_QSPI0_CORE == 0)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1407  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1408   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1409  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1410   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1411  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1412   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1413  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1414   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1415  #define SPI_STOP_SEC_VAR_CLEARED_ASIL_B_CORE0_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1416  #elif (SPI_QSPI0_CORE == 1)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1417  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1418   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1419  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1420   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1421  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1422   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1423  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1424   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1425  #define SPI_STOP_SEC_VAR_CLEARED_ASIL_B_CORE1_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1426  #elif (SPI_QSPI0_CORE == 2)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1427  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1428   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1429  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1430   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1431  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1432   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1433  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1434   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1435  #define SPI_STOP_SEC_VAR_CLEARED_ASIL_B_CORE2_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1436  #elif (SPI_QSPI0_CORE == 3)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1437  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1438   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1439  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1440   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1441  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1442   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1443  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1444   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1445  #define SPI_STOP_SEC_VAR_CLEARED_ASIL_B_CORE3_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1446  #elif (SPI_QSPI0_CORE == 4)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1447  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1448   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1449  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1450   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1451  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1452   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1453  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1454   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1455  #define SPI_STOP_SEC_VAR_CLEARED_ASIL_B_CORE4_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1456  #elif (SPI_QSPI0_CORE == 5)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1457  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1458   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1459  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1460   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1461  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1462   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1463  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1464   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1465  #define SPI_STOP_SEC_VAR_CLEARED_ASIL_B_CORE5_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1466  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1467  /* MISRA2012_RULE_4_10_JUSTIFICATION: Spi_Memmap.h is repeatedly included
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1468   * without include guard. This is as per AUTOSAR */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1469  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1470   * guideline. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1471  #include "Spi_MemMap.h"
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1472  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1473  /* [cover parentID={72DABBEB-F27B-4677-B6B4-B53F634341BA}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1474  #if(SPI_LEVEL_DELIVERED != 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1475  #if(SPI_QSPI0_HWTYPE == SPI_ASYNC_BUS)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1476  #if (SPI_QSPI0_CORE == 0)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1477  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1478   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1479  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1480   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1481  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1482   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1483  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1484   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1485  #define SPI_START_SEC_VAR_CLEARED_ASIL_B_CORE0_256
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1486  #elif (SPI_QSPI0_CORE == 1)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1487  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1488   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1489  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1490   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1491  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1492   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1493  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1494   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1495  #define SPI_START_SEC_VAR_CLEARED_ASIL_B_CORE1_256
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1496  #elif (SPI_QSPI0_CORE == 2)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1497  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1498   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1499  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1500   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1501  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1502   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1503  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1504   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1505  #define SPI_START_SEC_VAR_CLEARED_ASIL_B_CORE2_256
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1506  #elif (SPI_QSPI0_CORE == 3)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1507  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1508   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1509  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1510   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1511  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1512   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1513  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1514   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1515  #define SPI_START_SEC_VAR_CLEARED_ASIL_B_CORE3_256
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1516  #elif (SPI_QSPI0_CORE == 4)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1517  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1518   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1519  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1520   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1521  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1522   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1523  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1524   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1525  #define SPI_START_SEC_VAR_CLEARED_ASIL_B_CORE4_256
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1526  #elif (SPI_QSPI0_CORE == 5)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1527  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1528   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1529  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1530   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1531  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1532   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1533  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1534   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1535  #define SPI_START_SEC_VAR_CLEARED_ASIL_B_CORE5_256
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1536  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1537  /* MISRA2012_RULE_4_10_JUSTIFICATION: Spi_Memmap.h is repeatedly included
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1538   * without include guard. This is as per AUTOSAR */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1539  /* MISRA2012_RULE_20_1_JUSTIFICATION: Declaration before #include,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1540   * this is due to inclusion of memmap.h to specify the location to which the
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1541   * variable has to be placed. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1542  #include "Spi_MemMap.h"
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1543  /* MISRA2012_RULE_8_9_JUSTIFICATION: This variable is accessed as pointer in
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1544     multiple functions. Hence it is made as a global variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1545  static Spi_DmaTCSType Spi_DmaTxControlSetArrayQSPI0[SPI_DMA_MAX_TCS_NUM_QSPI0];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1546  /* MISRA2012_RULE_8_9_JUSTIFICATION: This variable is accessed as pointer in
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1547     multiple functions. Hence it is made as a global variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1548  static Spi_DmaTCSType Spi_DmaRxControlSetArrayQSPI0[SPI_DMA_MAX_TCS_NUM_QSPI0];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1549  /* [cover parentID={72DABBEB-F27B-4677-B6B4-B53F634341BA}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1550  #if (SPI_QSPI0_CORE == 0)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1551  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1552   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1553  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1554   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1555  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1556   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1557  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1558   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1559  #define SPI_STOP_SEC_VAR_CLEARED_ASIL_B_CORE0_256
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1560  #elif (SPI_QSPI0_CORE == 1)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1561  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1562   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1563  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1564   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1565  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1566   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1567  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1568   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1569  #define SPI_STOP_SEC_VAR_CLEARED_ASIL_B_CORE1_256
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1570  #elif (SPI_QSPI0_CORE == 2)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1571  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1572   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1573  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1574   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1575  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1576   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1577  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1578   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1579  #define SPI_STOP_SEC_VAR_CLEARED_ASIL_B_CORE2_256
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1580  #elif (SPI_QSPI0_CORE == 3)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1581  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1582   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1583  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1584   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1585  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1586   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1587  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1588   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1589  #define SPI_STOP_SEC_VAR_CLEARED_ASIL_B_CORE3_256
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1590  #elif (SPI_QSPI0_CORE == 4)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1591  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1592   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1593  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1594   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1595  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1596   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1597  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1598   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1599  #define SPI_STOP_SEC_VAR_CLEARED_ASIL_B_CORE4_256
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1600  #elif (SPI_QSPI0_CORE == 5)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1601  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1602   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1603  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1604   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1605  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1606   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1607  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1608   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1609  #define SPI_STOP_SEC_VAR_CLEARED_ASIL_B_CORE5_256
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1610  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1611  /* MISRA2012_RULE_4_10_JUSTIFICATION: Spi_Memmap.h is repeatedly included
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1612   * without include guard. This is as per AUTOSAR */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1613  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1614   * guideline. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1615  #include "Spi_MemMap.h"
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1616  #endif /* (SPI_QSPI0_HWTYPE == SPI_ASYNC_BUS) */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1617  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1618  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1619  #endif /* (SPI_HW_QSPI0_USED == STD_ON) */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1620  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1621  /***************************** Start - QSPI1 *********************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1622  /* variable specific to QSPI1 */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1623  #if(SPI_HW_QSPI1_USED == STD_ON)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1624  #if defined (SPI_QSPI1_CORE) && (SPI_QSPI1_CORE == 0)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1625  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1626   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1627  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1628   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1629  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1630   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1631  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1632   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1633  #define SPI_START_SEC_VAR_CLEARED_ASIL_B_CORE0_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1634  #elif (SPI_QSPI1_CORE == 1)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1635  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1636   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1637  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1638   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1639  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1640   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1641  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1642   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1643  #define SPI_START_SEC_VAR_CLEARED_ASIL_B_CORE1_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1644  #elif (SPI_QSPI1_CORE == 2)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1645  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1646   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1647  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1648   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1649  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1650   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1651  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1652   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1653  #define SPI_START_SEC_VAR_CLEARED_ASIL_B_CORE2_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1654  #elif (SPI_QSPI1_CORE == 3)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1655  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1656   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1657  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1658   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1659  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1660   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1661  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1662   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1663  #define SPI_START_SEC_VAR_CLEARED_ASIL_B_CORE3_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1664  #elif (SPI_QSPI1_CORE == 4)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1665  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1666   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1667  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1668   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1669  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1670   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1671  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1672   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1673  #define SPI_START_SEC_VAR_CLEARED_ASIL_B_CORE4_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1674  #elif (SPI_QSPI1_CORE == 5)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1675  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1676   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1677  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1678   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1679  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1680   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1681  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1682   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1683  #define SPI_START_SEC_VAR_CLEARED_ASIL_B_CORE5_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1684  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1685  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1686  /* MISRA2012_RULE_4_10_JUSTIFICATION: Spi_Memmap.h is repeatedly included
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1687   * without include guard. This is as per AUTOSAR */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1688  /* MISRA2012_RULE_20_1_JUSTIFICATION: Declaration before #include,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1689   * this is due to inclusion of memmap.h to specify the location to which the
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1690   * variable has to be placed. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1691  #include "Spi_MemMap.h"
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1692  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1693  /* MISRA2012_RULE_8_9_JUSTIFICATION: This variable is accessed as pointer in
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1694     multiple functions. Hence it is made as a global variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1695  static Spi_RuntimeKernelType Spi_RuntimeKernelQSPI1;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1696  #if(SPI_LEVEL_DELIVERED != 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1697  #if(SPI_QSPI1_HWTYPE == SPI_ASYNC_BUS)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1698  /* MISRA2012_RULE_8_9_JUSTIFICATION: This variable is accessed as pointer in
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1699     multiple functions. Hence it is made as a global variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1700  static Spi_QueueType Spi_JobQueueQSPI1;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1701  /* MISRA2012_RULE_8_9_JUSTIFICATION: This variable is accessed as pointer in
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1702     multiple functions. Hence it is made as a global variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1703  static Spi_JobAndSeqQueueType Spi_JobAndSeqQueueQSPI1[                        \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1704      SPI_JOB_QUEUE_LENGTH_QSPI1];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1705  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1706    in source code due to Autosar Naming constraints. Since compiler support
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1707     more than 32 characters, no side effects seen*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1708  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1709    in source code due to Autosar Naming constraints. Since compiler support
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1710     more than 32 characters, no side effects seen*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1711  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1712    in source code due to Autosar Naming constraints. Since compiler support
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1713     more than 32 characters, no side effects seen*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1714  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1715    in source code due to Autosar Naming constraints. Since compiler support
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1716     more than 32 characters, no side effects seen*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1717  /* MISRA2012_RULE_8_9_JUSTIFICATION: This variable is accessed as pointer in
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1718     multiple functions. Hence it is made as a global variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1719  static Spi_JobAndSeqQueueType Spi_JobAndSeqQueueRearrangeQSPI1[               \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1720      SPI_JOB_QUEUE_LENGTH_QSPI1];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1721  /* BACON Array for holding BACONS of all channels in a job */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1722  /* MISRA2012_RULE_19_2_JUSTIFICATION: register type Definition */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1723  /* MISRA2012_RULE_8_9_JUSTIFICATION: This variable is accessed as pointer in
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1724     multiple functions. Hence it is made as a global variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1725  static Ifx_QSPI_BACON Spi_Qspi1Bacon[SPI_DMA_MAX_TCS_NUM_QSPI1];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1726  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1727  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1728  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1729  #if (SPI_QSPI1_CORE == 0)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1730  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1731   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1732  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1733   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1734  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1735   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1736  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1737   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1738  #define SPI_STOP_SEC_VAR_CLEARED_ASIL_B_CORE0_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1739  #elif (SPI_QSPI1_CORE == 1)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1740  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1741   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1742  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1743   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1744  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1745   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1746  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1747   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1748  #define SPI_STOP_SEC_VAR_CLEARED_ASIL_B_CORE1_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1749  #elif (SPI_QSPI1_CORE == 2)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1750  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1751   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1752  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1753   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1754  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1755   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1756  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1757   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1758  #define SPI_STOP_SEC_VAR_CLEARED_ASIL_B_CORE2_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1759  #elif (SPI_QSPI1_CORE == 3)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1760  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1761   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1762  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1763   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1764  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1765   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1766  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1767   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1768  #define SPI_STOP_SEC_VAR_CLEARED_ASIL_B_CORE3_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1769  #elif (SPI_QSPI1_CORE == 4)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1770  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1771   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1772  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1773   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1774  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1775   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1776  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1777   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1778  #define SPI_STOP_SEC_VAR_CLEARED_ASIL_B_CORE4_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1779  #elif (SPI_QSPI1_CORE == 5)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1780  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1781   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1782  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1783   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1784  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1785   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1786  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1787   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1788  #define SPI_STOP_SEC_VAR_CLEARED_ASIL_B_CORE5_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1789  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1790  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1791  /* MISRA2012_RULE_4_10_JUSTIFICATION: Spi_Memmap.h is repeatedly included
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1792   * without include guard. This is as per AUTOSAR */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1793  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1794   * guideline. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1795  #include "Spi_MemMap.h"
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1796  #if(SPI_LEVEL_DELIVERED != 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1797  #if(SPI_QSPI1_HWTYPE == SPI_ASYNC_BUS)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1798  #if (SPI_QSPI1_CORE == 0)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1799  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1800   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1801  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1802   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1803  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1804   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1805  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1806   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1807  #define SPI_START_SEC_VAR_CLEARED_ASIL_B_CORE0_256
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1808  #elif (SPI_QSPI1_CORE == 1)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1809  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1810   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1811  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1812   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1813  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1814   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1815  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1816   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1817  #define SPI_START_SEC_VAR_CLEARED_ASIL_B_CORE1_256
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1818  #elif (SPI_QSPI1_CORE == 2)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1819  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1820   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1821  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1822   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1823  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1824   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1825  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1826   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1827  #define SPI_START_SEC_VAR_CLEARED_ASIL_B_CORE2_256
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1828  #elif (SPI_QSPI1_CORE == 3)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1829  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1830   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1831  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1832   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1833  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1834   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1835  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1836   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1837  #define SPI_START_SEC_VAR_CLEARED_ASIL_B_CORE3_256
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1838  #elif (SPI_QSPI1_CORE == 4)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1839  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1840   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1841  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1842   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1843  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1844   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1845  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1846   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1847  #define SPI_START_SEC_VAR_CLEARED_ASIL_B_CORE4_256
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1848  #elif (SPI_QSPI1_CORE == 5)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1849  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1850   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1851  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1852   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1853  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1854   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1855  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1856   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1857  #define SPI_START_SEC_VAR_CLEARED_ASIL_B_CORE5_256
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1858  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1859  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1860  /* MISRA2012_RULE_4_10_JUSTIFICATION: Spi_Memmap.h is repeatedly included
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1861   * without include guard. This is as per AUTOSAR */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1862  /* MISRA2012_RULE_20_1_JUSTIFICATION: Declaration before #include,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1863   * this is due to inclusion of memmap.h to specify the location to which the
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1864   * variable has to be placed.. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1865  #include "Spi_MemMap.h"
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1866  /* MISRA2012_RULE_8_9_JUSTIFICATION: This variable is accessed as pointer in
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1867     multiple functions. Hence it is made as a global variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1868  static Spi_DmaTCSType Spi_DmaTxControlSetArrayQSPI1[SPI_DMA_MAX_TCS_NUM_QSPI1];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1869  /* MISRA2012_RULE_8_9_JUSTIFICATION: This variable is accessed as pointer in
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1870     multiple functions. Hence it is made as a global variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1871  static Spi_DmaTCSType Spi_DmaRxControlSetArrayQSPI1[SPI_DMA_MAX_TCS_NUM_QSPI1];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1872  #if (SPI_QSPI1_CORE == 0)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1873  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1874   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1875  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1876   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1877  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1878   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1879  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1880   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1881  #define SPI_STOP_SEC_VAR_CLEARED_ASIL_B_CORE0_256
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1882  #elif (SPI_QSPI1_CORE == 1)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1883  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1884   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1885  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1886   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1887  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1888   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1889  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1890   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1891  #define SPI_STOP_SEC_VAR_CLEARED_ASIL_B_CORE1_256
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1892  #elif (SPI_QSPI1_CORE == 2)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1893  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1894   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1895  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1896   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1897  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1898   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1899  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1900   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1901  #define SPI_STOP_SEC_VAR_CLEARED_ASIL_B_CORE2_256
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1902  #elif (SPI_QSPI1_CORE == 3)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1903  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1904   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1905  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1906   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1907  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1908   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1909  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1910   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1911  #define SPI_STOP_SEC_VAR_CLEARED_ASIL_B_CORE3_256
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1912  #elif (SPI_QSPI1_CORE == 4)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1913  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1914   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1915  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1916   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1917  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1918   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1919  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1920   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1921  #define SPI_STOP_SEC_VAR_CLEARED_ASIL_B_CORE4_256
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1922  #elif (SPI_QSPI1_CORE == 5)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1923  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1924   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1925  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1926   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1927  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1928   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1929  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1930   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1931  #define SPI_STOP_SEC_VAR_CLEARED_ASIL_B_CORE5_256
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1932  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1933  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1934  /* MISRA2012_RULE_4_10_JUSTIFICATION: Spi_Memmap.h is repeatedly included
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1935   * without include guard. This is as per AUTOSAR */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1936  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1937   * guideline. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1938  #include "Spi_MemMap.h"
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1939  #endif /* (SPI_QSPI1_HWTYPE == SPI_ASYNC_BUS) */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1940  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1941  #endif /* (SPI_HW_QSPI1_USED == STD_ON) */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1942  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1943  /***************************** Start - QSPI2 *********************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1944  /* variable specific to QSPI2 */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1945  #if(SPI_HW_QSPI2_USED == STD_ON)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1946  #if (SPI_QSPI2_CORE == 0)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1947  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1948   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1949  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1950   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1951  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1952   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1953  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1954   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1955  #define SPI_START_SEC_VAR_CLEARED_ASIL_B_CORE0_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1956  #elif (SPI_QSPI2_CORE == 1)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1957  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1958   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1959  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1960   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1961  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1962   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1963  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1964   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1965  #define SPI_START_SEC_VAR_CLEARED_ASIL_B_CORE1_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1966  #elif (SPI_QSPI2_CORE == 2)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1967  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1968   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1969  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1970   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1971  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1972   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1973  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1974   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1975  #define SPI_START_SEC_VAR_CLEARED_ASIL_B_CORE2_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1976  #elif (SPI_QSPI2_CORE == 3)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1977  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1978   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1979  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1980   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1981  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1982   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1983  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1984   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1985  #define SPI_START_SEC_VAR_CLEARED_ASIL_B_CORE3_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1986  #elif (SPI_QSPI2_CORE == 4)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1987  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1988   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1989  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1990   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1991  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1992   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1993  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1994   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1995  #define SPI_START_SEC_VAR_CLEARED_ASIL_B_CORE4_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1996  #elif (SPI_QSPI2_CORE == 5)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1997  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1998   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  1999  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2000   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2001  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2002   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2003  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2004   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2005  #define SPI_START_SEC_VAR_CLEARED_ASIL_B_CORE5_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2006  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2007  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2008  /* MISRA2012_RULE_4_10_JUSTIFICATION: Spi_Memmap.h is repeatedly included
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2009   * without include guard. This is as per AUTOSAR */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2010  /* MISRA2012_RULE_20_1_JUSTIFICATION: Declaration before #include,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2011   * this is due to inclusion of memmap.h to specify the location to which the
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2012   * variable has to be placed. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2013  #include "Spi_MemMap.h"
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2014  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2015  /* MISRA2012_RULE_8_9_JUSTIFICATION: This variable is accessed as pointer in
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2016     multiple functions. Hence it is made as a global variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2017  static Spi_RuntimeKernelType Spi_RuntimeKernelQSPI2;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2018  #if(SPI_LEVEL_DELIVERED != 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2019  #if(SPI_QSPI2_HWTYPE == SPI_ASYNC_BUS)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2020  /* MISRA2012_RULE_8_9_JUSTIFICATION: This variable is accessed as pointer in
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2021     multiple functions. Hence it is made as a global variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2022  static Spi_QueueType Spi_JobQueueQSPI2;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2023  /* MISRA2012_RULE_8_9_JUSTIFICATION: This variable is accessed as pointer in
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2024     multiple functions. Hence it is made as a global variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2025  static Spi_JobAndSeqQueueType Spi_JobAndSeqQueueQSPI2[                        \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2026      SPI_JOB_QUEUE_LENGTH_QSPI2];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2027  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2028    in source code due to Autosar Naming constraints. Since compiler support
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2029     more than 32 characters, no side effects seen*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2030  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2031    in source code due to Autosar Naming constraints. Since compiler support
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2032     more than 32 characters, no side effects seen*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2033  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2034    in source code due to Autosar Naming constraints. Since compiler support
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2035     more than 32 characters, no side effects seen*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2036  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2037    in source code due to Autosar Naming constraints. Since compiler support
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2038     more than 32 characters, no side effects seen*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2039  /* MISRA2012_RULE_8_9_JUSTIFICATION: This variable is accessed as pointer in
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2040     multiple functions. Hence it is made as a global variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2041  static Spi_JobAndSeqQueueType Spi_JobAndSeqQueueRearrangeQSPI2[               \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2042      SPI_JOB_QUEUE_LENGTH_QSPI2];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2043  /* BACON Array for holding BACONS of all channels in a job */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2044  /* MISRA2012_RULE_19_2_JUSTIFICATION: register type Definition */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2045  /* MISRA2012_RULE_8_9_JUSTIFICATION: This variable is accessed as pointer in
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2046     multiple functions. Hence it is made as a global variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2047  static Ifx_QSPI_BACON Spi_Qspi2Bacon[SPI_DMA_MAX_TCS_NUM_QSPI2];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2048  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2049  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2050  #if (SPI_QSPI2_CORE == 0)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2051  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2052   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2053  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2054   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2055  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2056   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2057  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2058   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2059  #define SPI_STOP_SEC_VAR_CLEARED_ASIL_B_CORE0_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2060  #elif (SPI_QSPI2_CORE == 1)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2061  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2062   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2063  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2064   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2065  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2066   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2067  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2068   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2069  #define SPI_STOP_SEC_VAR_CLEARED_ASIL_B_CORE1_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2070  #elif (SPI_QSPI2_CORE == 2)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2071  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2072   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2073  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2074   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2075  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2076   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2077  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2078   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2079  #define SPI_STOP_SEC_VAR_CLEARED_ASIL_B_CORE2_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2080  #elif (SPI_QSPI2_CORE == 3)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2081  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2082   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2083  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2084   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2085  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2086   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2087  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2088   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2089  #define SPI_STOP_SEC_VAR_CLEARED_ASIL_B_CORE3_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2090  #elif (SPI_QSPI2_CORE == 4)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2091  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2092   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2093  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2094   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2095  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2096   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2097  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2098   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2099  #define SPI_STOP_SEC_VAR_CLEARED_ASIL_B_CORE4_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2100  #elif (SPI_QSPI2_CORE == 5)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2101  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2102   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2103  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2104   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2105  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2106   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2107  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2108   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2109  #define SPI_STOP_SEC_VAR_CLEARED_ASIL_B_CORE5_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2110  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2111  /* MISRA2012_RULE_4_10_JUSTIFICATION: Spi_Memmap.h is repeatedly included
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2112   * without include guard. This is as per AUTOSAR */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2113  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2114   * guideline. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2115  #include "Spi_MemMap.h"
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2116  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2117  #if(SPI_LEVEL_DELIVERED != 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2118  #if(SPI_QSPI2_HWTYPE == SPI_ASYNC_BUS)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2119  #if (SPI_QSPI2_CORE == 0)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2120  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2121   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2122  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2123   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2124  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2125   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2126  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2127   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2128  #define SPI_START_SEC_VAR_CLEARED_ASIL_B_CORE0_256
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2129  #elif (SPI_QSPI2_CORE == 1)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2130  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2131   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2132  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2133   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2134  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2135   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2136  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2137   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2138  #define SPI_START_SEC_VAR_CLEARED_ASIL_B_CORE1_256
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2139  #elif (SPI_QSPI2_CORE == 2)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2140  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2141   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2142  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2143   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2144  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2145   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2146  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2147   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2148  #define SPI_START_SEC_VAR_CLEARED_ASIL_B_CORE2_256
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2149  #elif (SPI_QSPI2_CORE == 3)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2150  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2151   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2152  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2153   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2154  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2155   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2156  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2157   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2158  #define SPI_START_SEC_VAR_CLEARED_ASIL_B_CORE3_256
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2159  #elif (SPI_QSPI2_CORE == 4)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2160  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2161   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2162  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2163   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2164  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2165   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2166  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2167   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2168  #define SPI_START_SEC_VAR_CLEARED_ASIL_B_CORE4_256
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2169  #elif (SPI_QSPI2_CORE == 5)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2170  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2171   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2172  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2173   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2174  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2175   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2176  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2177   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2178  #define SPI_START_SEC_VAR_CLEARED_ASIL_B_CORE5_256
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2179  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2180  /* MISRA2012_RULE_4_10_JUSTIFICATION: Spi_Memmap.h is repeatedly included
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2181   * without include guard. This is as per AUTOSAR */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2182  /* MISRA2012_RULE_20_1_JUSTIFICATION: Declaration before #include,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2183   * this is due to inclusion of memmap.h to specify the location to which the
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2184   * variable has to be placed. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2185  #include "Spi_MemMap.h"
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2186  /* MISRA2012_RULE_8_9_JUSTIFICATION: This variable is accessed as pointer in
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2187     multiple functions. Hence it is made as a global variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2188  static Spi_DmaTCSType Spi_DmaTxControlSetArrayQSPI2[SPI_DMA_MAX_TCS_NUM_QSPI2];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2189  /* MISRA2012_RULE_8_9_JUSTIFICATION: This variable is accessed as pointer in
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2190     multiple functions. Hence it is made as a global variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2191  static Spi_DmaTCSType Spi_DmaRxControlSetArrayQSPI2[SPI_DMA_MAX_TCS_NUM_QSPI2];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2192  #if (SPI_QSPI2_CORE == 0)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2193  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2194   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2195  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2196   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2197  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2198   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2199  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2200   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2201  #define SPI_STOP_SEC_VAR_CLEARED_ASIL_B_CORE0_256
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2202  #elif (SPI_QSPI2_CORE == 1)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2203  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2204   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2205  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2206   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2207  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2208   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2209  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2210   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2211  #define SPI_STOP_SEC_VAR_CLEARED_ASIL_B_CORE1_256
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2212  #elif (SPI_QSPI2_CORE == 2)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2213  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2214   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2215  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2216   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2217  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2218   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2219  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2220   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2221  #define SPI_STOP_SEC_VAR_CLEARED_ASIL_B_CORE2_256
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2222  #elif (SPI_QSPI2_CORE == 3)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2223  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2224   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2225  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2226   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2227  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2228   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2229  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2230   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2231  #define SPI_STOP_SEC_VAR_CLEARED_ASIL_B_CORE3_256
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2232  #elif (SPI_QSPI2_CORE == 4)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2233  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2234   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2235  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2236   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2237  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2238   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2239  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2240   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2241  #define SPI_STOP_SEC_VAR_CLEARED_ASIL_B_CORE4_256
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2242  #elif (SPI_QSPI2_CORE == 5)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2243  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2244   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2245  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2246   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2247  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2248   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2249  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2250   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2251  #define SPI_STOP_SEC_VAR_CLEARED_ASIL_B_CORE5_256
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2252  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2253  /* MISRA2012_RULE_4_10_JUSTIFICATION: Spi_Memmap.h is repeatedly included
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2254   * without include guard. This is as per AUTOSAR */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2255  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2256   * guideline. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2257  #include "Spi_MemMap.h"
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2258  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2259  #endif /* (SPI_QSPI2_HWTYPE == SPI_ASYNC_BUS) */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2260  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2261  #endif /* (SPI_HW_QSPI2_USED == STD_ON) */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2262  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2263  /***************************** Start - QSPI3 *********************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2264  /* variable specific to QSPI3 */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2265  #if(SPI_HW_QSPI3_USED == STD_ON)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2266  #if (SPI_QSPI3_CORE == 0)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2267  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2268   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2269  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2270   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2271  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2272   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2273  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2274   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2275  #define SPI_START_SEC_VAR_CLEARED_ASIL_B_CORE0_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2276  #elif (SPI_QSPI3_CORE == 1)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2277  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2278   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2279  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2280   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2281  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2282   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2283  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2284   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2285  #define SPI_START_SEC_VAR_CLEARED_ASIL_B_CORE1_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2286  #elif (SPI_QSPI3_CORE == 2)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2287  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2288   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2289  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2290   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2291  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2292   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2293  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2294   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2295  #define SPI_START_SEC_VAR_CLEARED_ASIL_B_CORE2_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2296  #elif (SPI_QSPI3_CORE == 3)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2297  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2298   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2299  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2300   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2301  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2302   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2303  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2304   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2305  #define SPI_START_SEC_VAR_CLEARED_ASIL_B_CORE3_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2306  #elif (SPI_QSPI3_CORE == 4)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2307  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2308   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2309  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2310   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2311  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2312   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2313  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2314   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2315  #define SPI_START_SEC_VAR_CLEARED_ASIL_B_CORE4_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2316  #elif (SPI_QSPI3_CORE == 5)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2317  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2318   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2319  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2320   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2321  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2322   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2323  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2324   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2325  #define SPI_START_SEC_VAR_CLEARED_ASIL_B_CORE5_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2326  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2327  /* MISRA2012_RULE_4_10_JUSTIFICATION: Spi_Memmap.h is repeatedly included
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2328   * without include guard. This is as per AUTOSAR */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2329  /* MISRA2012_RULE_20_1_JUSTIFICATION: Declaration before #include,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2330   * this is due to inclusion of memmap.h to specify the location to which the
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2331   * variable has to be placed. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2332  #include "Spi_MemMap.h"
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2333  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2334  /* MISRA2012_RULE_8_9_JUSTIFICATION: This variable is accessed as pointer in
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2335     multiple functions. Hence it is made as a global variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2336  static Spi_RuntimeKernelType Spi_RuntimeKernelQSPI3;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2337  #if(SPI_LEVEL_DELIVERED != 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2338  #if(SPI_QSPI3_HWTYPE == SPI_ASYNC_BUS)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2339  /* MISRA2012_RULE_8_9_JUSTIFICATION: This variable is accessed as pointer in
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2340     multiple functions. Hence it is made as a global variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2341  static Spi_QueueType Spi_JobQueueQSPI3;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2342  /* MISRA2012_RULE_8_9_JUSTIFICATION: This variable is accessed as pointer in
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2343     multiple functions. Hence it is made as a global variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2344  static Spi_JobAndSeqQueueType Spi_JobAndSeqQueueQSPI3[                        \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2345      SPI_JOB_QUEUE_LENGTH_QSPI3];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2346  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2347    in source code due to Autosar Naming constraints. Since compiler support
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2348     more than 32 characters, no side effects seen*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2349  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2350    in source code due to Autosar Naming constraints. Since compiler support
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2351     more than 32 characters, no side effects seen*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2352  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2353    in source code due to Autosar Naming constraints. Since compiler support
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2354     more than 32 characters, no side effects seen*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2355  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2356    in source code due to Autosar Naming constraints. Since compiler support
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2357     more than 32 characters, no side effects seen*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2358  /* MISRA2012_RULE_8_9_JUSTIFICATION: This variable is accessed as pointer in
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2359     multiple functions. Hence it is made as a global variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2360  static Spi_JobAndSeqQueueType Spi_JobAndSeqQueueRearrangeQSPI3[               \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2361      SPI_JOB_QUEUE_LENGTH_QSPI3];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2362  /* BACON Array for holding BACONS of all channels in a job */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2363  /* MISRA2012_RULE_19_2_JUSTIFICATION: register type Definition */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2364  /* MISRA2012_RULE_8_9_JUSTIFICATION: This variable is accessed as pointer in
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2365     multiple functions. Hence it is made as a global variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2366  static Ifx_QSPI_BACON Spi_Qspi3Bacon[SPI_DMA_MAX_TCS_NUM_QSPI3];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2367  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2368  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2369  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2370  #if (SPI_QSPI3_CORE == 0)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2371  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2372   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2373  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2374   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2375  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2376   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2377  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2378   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2379  #define SPI_STOP_SEC_VAR_CLEARED_ASIL_B_CORE0_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2380  #elif (SPI_QSPI3_CORE == 1)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2381  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2382   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2383  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2384   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2385  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2386   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2387  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2388   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2389  #define SPI_STOP_SEC_VAR_CLEARED_ASIL_B_CORE1_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2390  #elif (SPI_QSPI3_CORE == 2)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2391  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2392   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2393  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2394   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2395  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2396   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2397  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2398   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2399  #define SPI_STOP_SEC_VAR_CLEARED_ASIL_B_CORE2_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2400  #elif (SPI_QSPI3_CORE == 3)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2401  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2402   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2403  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2404   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2405  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2406   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2407  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2408   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2409  #define SPI_STOP_SEC_VAR_CLEARED_ASIL_B_CORE3_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2410  #elif (SPI_QSPI3_CORE == 4)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2411  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2412   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2413  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2414   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2415  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2416   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2417  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2418   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2419  #define SPI_STOP_SEC_VAR_CLEARED_ASIL_B_CORE4_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2420  #elif (SPI_QSPI3_CORE == 5)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2421  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2422   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2423  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2424   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2425  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2426   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2427  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2428   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2429  #define SPI_STOP_SEC_VAR_CLEARED_ASIL_B_CORE5_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2430  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2431  /* MISRA2012_RULE_4_10_JUSTIFICATION: Spi_Memmap.h is repeatedly included
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2432   * without include guard. This is as per AUTOSAR */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2433  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2434   * guideline. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2435  #include "Spi_MemMap.h"
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2436  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2437  #if(SPI_LEVEL_DELIVERED != 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2438  #if(SPI_QSPI3_HWTYPE == SPI_ASYNC_BUS)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2439  #if (SPI_QSPI3_CORE == 0)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2440  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2441   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2442  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2443   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2444  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2445   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2446  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2447   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2448  #define SPI_START_SEC_VAR_CLEARED_ASIL_B_CORE0_256
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2449  #elif (SPI_QSPI3_CORE == 1)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2450  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2451   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2452  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2453   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2454  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2455   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2456  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2457   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2458  #define SPI_START_SEC_VAR_CLEARED_ASIL_B_CORE1_256
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2459  #elif (SPI_QSPI3_CORE == 2)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2460  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2461   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2462  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2463   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2464  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2465   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2466  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2467   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2468  #define SPI_START_SEC_VAR_CLEARED_ASIL_B_CORE2_256
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2469  #elif (SPI_QSPI3_CORE == 3)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2470  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2471   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2472  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2473   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2474  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2475   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2476  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2477   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2478  #define SPI_START_SEC_VAR_CLEARED_ASIL_B_CORE3_256
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2479  #elif (SPI_QSPI3_CORE == 4)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2480  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2481   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2482  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2483   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2484  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2485   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2486  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2487   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2488  #define SPI_START_SEC_VAR_CLEARED_ASIL_B_CORE4_256
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2489  #elif (SPI_QSPI3_CORE == 5)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2490  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2491   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2492  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2493   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2494  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2495   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2496  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2497   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2498  #define SPI_START_SEC_VAR_CLEARED_ASIL_B_CORE5_256
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2499  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2500  /* MISRA2012_RULE_4_10_JUSTIFICATION: Spi_Memmap.h is repeatedly included
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2501   * without include guard. This is as per AUTOSAR */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2502  /* MISRA2012_RULE_20_1_JUSTIFICATION: Declaration before #include,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2503   * this is due to inclusion of memmap.h to specify the location to which the
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2504   * variable has to be placed. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2505  #include "Spi_MemMap.h"
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2506  /* MISRA2012_RULE_8_9_JUSTIFICATION: This variable is accessed as pointer in
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2507     multiple functions. Hence it is made as a global variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2508  static Spi_DmaTCSType Spi_DmaTxControlSetArrayQSPI3[SPI_DMA_MAX_TCS_NUM_QSPI3];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2509  /* MISRA2012_RULE_8_9_JUSTIFICATION: This variable is accessed as pointer in
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2510     multiple functions. Hence it is made as a global variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2511  static Spi_DmaTCSType Spi_DmaRxControlSetArrayQSPI3[SPI_DMA_MAX_TCS_NUM_QSPI3];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2512  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2513  #if (SPI_QSPI3_CORE == 0)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2514  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2515   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2516  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2517   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2518  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2519   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2520  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2521   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2522  #define SPI_STOP_SEC_VAR_CLEARED_ASIL_B_CORE0_256
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2523  #elif (SPI_QSPI3_CORE == 1)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2524  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2525   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2526  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2527   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2528  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2529   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2530  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2531   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2532  #define SPI_STOP_SEC_VAR_CLEARED_ASIL_B_CORE1_256
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2533  #elif (SPI_QSPI3_CORE == 2)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2534  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2535   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2536  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2537   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2538  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2539   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2540  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2541   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2542  #define SPI_STOP_SEC_VAR_CLEARED_ASIL_B_CORE2_256
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2543  #elif (SPI_QSPI3_CORE == 3)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2544  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2545   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2546  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2547   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2548  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2549   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2550  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2551   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2552  #define SPI_STOP_SEC_VAR_CLEARED_ASIL_B_CORE3_256
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2553  #elif (SPI_QSPI3_CORE == 4)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2554  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2555   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2556  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2557   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2558  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2559   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2560  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2561   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2562  #define SPI_STOP_SEC_VAR_CLEARED_ASIL_B_CORE4_256
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2563  #elif (SPI_QSPI3_CORE == 5)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2564  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2565   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2566  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2567   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2568  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2569   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2570  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2571   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2572  #define SPI_STOP_SEC_VAR_CLEARED_ASIL_B_CORE5_256
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2573  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2574  /* MISRA2012_RULE_4_10_JUSTIFICATION: Spi_Memmap.h is repeatedly included
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2575   * without include guard. This is as per AUTOSAR */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2576  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2577   * guideline. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2578  #include "Spi_MemMap.h"
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2579  #endif /* (SPI_QSPI3_HWTYPE == SPI_ASYNC_BUS) */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2580  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2581  #endif /* (SPI_HW_QSPI3_USED == STD_ON) */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2582  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2583  /***************************** Start - QSPI4 *********************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2584  /* variable specific to QSPI4 */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2585  #ifdef SPI_HW_QSPI4_USED
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2586  #if(SPI_HW_QSPI4_USED == STD_ON)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2587  #if (SPI_QSPI4_CORE == 0)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2588  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2589   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2590  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2591   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2592  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2593   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2594  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2595   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2596  #define SPI_START_SEC_VAR_CLEARED_ASIL_B_CORE0_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2597  #elif (SPI_QSPI4_CORE == 1)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2598  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2599   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2600  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2601   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2602  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2603   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2604  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2605   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2606  #define SPI_START_SEC_VAR_CLEARED_ASIL_B_CORE1_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2607  #elif (SPI_QSPI4_CORE == 2)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2608  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2609   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2610  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2611   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2612  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2613   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2614  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2615   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2616  #define SPI_START_SEC_VAR_CLEARED_ASIL_B_CORE2_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2617  #elif (SPI_QSPI4_CORE == 3)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2618  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2619   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2620  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2621   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2622  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2623   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2624  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2625   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2626  #define SPI_START_SEC_VAR_CLEARED_ASIL_B_CORE3_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2627  #elif (SPI_QSPI4_CORE == 4)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2628  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2629   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2630  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2631   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2632  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2633   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2634  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2635   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2636  #define SPI_START_SEC_VAR_CLEARED_ASIL_B_CORE4_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2637  #elif (SPI_QSPI4_CORE == 5)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2638  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2639   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2640  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2641   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2642  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2643   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2644  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2645   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2646  #define SPI_START_SEC_VAR_CLEARED_ASIL_B_CORE5_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2647  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2648  /* MISRA2012_RULE_4_10_JUSTIFICATION: Spi_Memmap.h is repeatedly included
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2649   * without include guard. This is as per AUTOSAR */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2650  /* MISRA2012_RULE_20_1_JUSTIFICATION: Declaration before #include,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2651   * this is due to inclusion of memmap.h to specify the location to which the
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2652   * variable has to be placed. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2653  #include "Spi_MemMap.h"
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2654  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2655  /* MISRA2012_RULE_8_9_JUSTIFICATION: This variable is accessed as pointer in
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2656     multiple functions. Hence it is made as a global variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2657  static Spi_RuntimeKernelType Spi_RuntimeKernelQSPI4;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2658  #if(SPI_LEVEL_DELIVERED != 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2659  #if(SPI_QSPI4_HWTYPE == SPI_ASYNC_BUS)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2660  /* MISRA2012_RULE_8_9_JUSTIFICATION: This variable is accessed as pointer in
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2661     multiple functions. Hence it is made as a global variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2662  static Spi_QueueType Spi_JobQueueQSPI4;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2663  /* MISRA2012_RULE_8_9_JUSTIFICATION: This variable is accessed as pointer in
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2664     multiple functions. Hence it is made as a global variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2665  static Spi_JobAndSeqQueueType Spi_JobAndSeqQueueQSPI4[                        \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2666      SPI_JOB_QUEUE_LENGTH_QSPI4];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2667  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2668    in source code due to Autosar Naming constraints. Since compiler support
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2669     more than 32 characters, no side effects seen*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2670  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2671    in source code due to Autosar Naming constraints. Since compiler support
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2672     more than 32 characters, no side effects seen*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2673  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2674    in source code due to Autosar Naming constraints. Since compiler support
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2675     more than 32 characters, no side effects seen*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2676  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2677    in source code due to Autosar Naming constraints. Since compiler support
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2678     more than 32 characters, no side effects seen*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2679  /* MISRA2012_RULE_8_9_JUSTIFICATION: This variable is accessed as pointer in
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2680     multiple functions. Hence it is made as a global variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2681  static Spi_JobAndSeqQueueType Spi_JobAndSeqQueueRearrangeQSPI4[               \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2682      SPI_JOB_QUEUE_LENGTH_QSPI4];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2683  /* BACON Array for holding BACONS of all channels in a job */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2684  /* MISRA2012_RULE_19_2_JUSTIFICATION: register type Definition */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2685  /* MISRA2012_RULE_8_9_JUSTIFICATION: This variable is accessed as pointer in
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2686     multiple functions. Hence it is made as a global variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2687  static Ifx_QSPI_BACON Spi_Qspi4Bacon[SPI_DMA_MAX_TCS_NUM_QSPI4];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2688  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2689  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2690  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2691  #if (SPI_QSPI4_CORE == 0)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2692  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2693   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2694  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2695   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2696  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2697   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2698  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2699   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2700  #define SPI_STOP_SEC_VAR_CLEARED_ASIL_B_CORE0_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2701  #elif (SPI_QSPI4_CORE == 1)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2702  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2703   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2704  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2705   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2706  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2707   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2708  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2709   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2710  #define SPI_STOP_SEC_VAR_CLEARED_ASIL_B_CORE1_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2711  #elif (SPI_QSPI4_CORE == 2)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2712  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2713   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2714  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2715   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2716  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2717   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2718  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2719   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2720  #define SPI_STOP_SEC_VAR_CLEARED_ASIL_B_CORE2_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2721  #elif (SPI_QSPI4_CORE == 3)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2722  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2723   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2724  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2725   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2726  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2727   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2728  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2729   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2730  #define SPI_STOP_SEC_VAR_CLEARED_ASIL_B_CORE3_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2731  #elif (SPI_QSPI4_CORE == 4)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2732  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2733   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2734  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2735   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2736  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2737   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2738  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2739   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2740  #define SPI_STOP_SEC_VAR_CLEARED_ASIL_B_CORE4_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2741  #elif (SPI_QSPI4_CORE == 5)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2742  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2743   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2744  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2745   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2746  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2747   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2748  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2749   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2750  #define SPI_STOP_SEC_VAR_CLEARED_ASIL_B_CORE5_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2751  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2752  /* MISRA2012_RULE_4_10_JUSTIFICATION: Spi_Memmap.h is repeatedly included
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2753   * without include guard. This is as per AUTOSAR */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2754  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2755   * guideline. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2756  #include "Spi_MemMap.h"
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2757  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2758  #if(SPI_LEVEL_DELIVERED != 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2759  #if(SPI_QSPI4_HWTYPE == SPI_ASYNC_BUS)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2760  #if (SPI_QSPI4_CORE == 0)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2761  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2762   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2763  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2764   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2765  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2766   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2767  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2768   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2769  #define SPI_START_SEC_VAR_CLEARED_ASIL_B_CORE0_256
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2770  #elif (SPI_QSPI4_CORE == 1)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2771  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2772   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2773  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2774   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2775  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2776   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2777  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2778   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2779  #define SPI_START_SEC_VAR_CLEARED_ASIL_B_CORE1_256
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2780  #elif (SPI_QSPI4_CORE == 2)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2781  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2782   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2783  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2784   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2785  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2786   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2787  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2788   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2789  #define SPI_START_SEC_VAR_CLEARED_ASIL_B_CORE2_256
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2790  #elif (SPI_QSPI4_CORE == 3)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2791  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2792   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2793  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2794   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2795  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2796   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2797  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2798   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2799  #define SPI_START_SEC_VAR_CLEARED_ASIL_B_CORE3_256
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2800  #elif (SPI_QSPI4_CORE == 4)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2801  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2802   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2803  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2804   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2805  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2806   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2807  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2808   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2809  #define SPI_START_SEC_VAR_CLEARED_ASIL_B_CORE4_256
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2810  #elif (SPI_QSPI4_CORE == 5)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2811  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2812   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2813  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2814   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2815  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2816   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2817  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2818   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2819  #define SPI_START_SEC_VAR_CLEARED_ASIL_B_CORE5_256
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2820  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2821  /* MISRA2012_RULE_4_10_JUSTIFICATION: Spi_Memmap.h is repeatedly included
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2822   * without include guard. This is as per AUTOSAR */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2823  /* MISRA2012_RULE_20_1_JUSTIFICATION: Declaration before #include,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2824   * this is due to inclusion of memmap.h to specify the location to which the
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2825   * variable has to be placed. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2826  #include "Spi_MemMap.h"
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2827  /* MISRA2012_RULE_8_9_JUSTIFICATION: This variable is accessed as pointer in
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2828     multiple functions. Hence it is made as a global variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2829  static Spi_DmaTCSType Spi_DmaTxControlSetArrayQSPI4[SPI_DMA_MAX_TCS_NUM_QSPI4];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2830  /* MISRA2012_RULE_8_9_JUSTIFICATION: This variable is accessed as pointer in
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2831     multiple functions. Hence it is made as a global variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2832  static Spi_DmaTCSType Spi_DmaRxControlSetArrayQSPI4[SPI_DMA_MAX_TCS_NUM_QSPI4];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2833  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2834  #if (SPI_QSPI4_CORE == 0)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2835  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2836   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2837  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2838   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2839  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2840   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2841  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2842   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2843  #define SPI_STOP_SEC_VAR_CLEARED_ASIL_B_CORE0_256
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2844  #elif (SPI_QSPI4_CORE == 1)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2845  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2846   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2847  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2848   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2849  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2850   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2851  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2852   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2853  #define SPI_STOP_SEC_VAR_CLEARED_ASIL_B_CORE1_256
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2854  #elif (SPI_QSPI4_CORE == 2)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2855  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2856   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2857  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2858   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2859  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2860   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2861  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2862   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2863  #define SPI_STOP_SEC_VAR_CLEARED_ASIL_B_CORE2_256
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2864  #elif (SPI_QSPI4_CORE == 3)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2865  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2866   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2867  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2868   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2869  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2870   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2871  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2872   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2873  #define SPI_STOP_SEC_VAR_CLEARED_ASIL_B_CORE3_256
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2874  #elif (SPI_QSPI4_CORE == 4)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2875  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2876   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2877  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2878   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2879  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2880   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2881  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2882   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2883  #define SPI_STOP_SEC_VAR_CLEARED_ASIL_B_CORE4_256
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2884  #elif (SPI_QSPI4_CORE == 5)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2885  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2886   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2887  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2888   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2889  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2890   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2891  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2892   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2893  #define SPI_STOP_SEC_VAR_CLEARED_ASIL_B_CORE5_256
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2894  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2895  /* MISRA2012_RULE_4_10_JUSTIFICATION: Spi_Memmap.h is repeatedly included
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2896   * without include guard. This is as per AUTOSAR */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2897  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2898   * guideline. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2899  #include "Spi_MemMap.h"
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2900  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2901  #endif /* (SPI_QSPI4_HWTYPE == SPI_ASYNC_BUS) */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2902  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2903  #endif /* (SPI_HW_QSPI4_USED == STD_ON) */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2904  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2905  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2906  /***************************** Start - QSPI5 *********************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2907  /* variable specific to QSPI5 */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2908  #ifdef SPI_HW_QSPI5_USED
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2909  #if(SPI_HW_QSPI5_USED == STD_ON)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2910  #if (SPI_QSPI5_CORE == 0)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2911  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2912   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2913  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2914   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2915  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2916   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2917  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2918   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2919  #define SPI_START_SEC_VAR_CLEARED_ASIL_B_CORE0_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2920  #elif (SPI_QSPI5_CORE == 1)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2921  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2922   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2923  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2924   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2925  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2926   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2927  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2928   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2929  #define SPI_START_SEC_VAR_CLEARED_ASIL_B_CORE1_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2930  #elif (SPI_QSPI5_CORE == 2)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2931  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2932   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2933  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2934   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2935  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2936   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2937  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2938   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2939  #define SPI_START_SEC_VAR_CLEARED_ASIL_B_CORE2_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2940  #elif (SPI_QSPI5_CORE == 3)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2941  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2942   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2943  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2944   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2945  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2946   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2947  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2948   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2949  #define SPI_START_SEC_VAR_CLEARED_ASIL_B_CORE3_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2950  #elif (SPI_QSPI5_CORE == 4)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2951  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2952   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2953  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2954   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2955  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2956   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2957  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2958   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2959  #define SPI_START_SEC_VAR_CLEARED_ASIL_B_CORE4_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2960  #elif (SPI_QSPI5_CORE == 5)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2961  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2962   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2963  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2964   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2965  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2966   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2967  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2968   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2969  #define SPI_START_SEC_VAR_CLEARED_ASIL_B_CORE5_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2970  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2971  /* MISRA2012_RULE_4_10_JUSTIFICATION: Spi_Memmap.h is repeatedly included
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2972   * without include guard. This is as per AUTOSAR */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2973  /* MISRA2012_RULE_20_1_JUSTIFICATION: Declaration before #include,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2974   * this is due to inclusion of memmap.h to specify the location to which the
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2975   * variable has to be placed. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2976  #include "Spi_MemMap.h"
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2977  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2978  /* MISRA2012_RULE_8_9_JUSTIFICATION: This variable is accessed as pointer in
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2979     multiple functions. Hence it is made as a global variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2980  static Spi_RuntimeKernelType Spi_RuntimeKernelQSPI5;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2981  #if(SPI_LEVEL_DELIVERED != 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2982  #if(SPI_QSPI5_HWTYPE == SPI_ASYNC_BUS)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2983  /* MISRA2012_RULE_8_9_JUSTIFICATION: This variable is accessed as pointer in
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2984     multiple functions. Hence it is made as a global variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2985  static Spi_QueueType Spi_JobQueueQSPI5;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2986  /* MISRA2012_RULE_8_9_JUSTIFICATION: This variable is accessed as pointer in
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2987     multiple functions. Hence it is made as a global variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2988  static Spi_JobAndSeqQueueType Spi_JobAndSeqQueueQSPI5[                        \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2989      SPI_JOB_QUEUE_LENGTH_QSPI5];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2990  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2991   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2992  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2993   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2994  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2995   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2996  /* MISRA2012_RULE_5_5_JUSTIFICATION: Variable for each kernel */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2997  /* MISRA2012_RULE_8_9_JUSTIFICATION: This variable is accessed as pointer in
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2998     multiple functions. Hence it is made as a global variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  2999  static Spi_JobAndSeqQueueType Spi_JobAndSeqQueueRearrangeQSPI5[               \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3000      SPI_JOB_QUEUE_LENGTH_QSPI5];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3001  /* BACON Array for holding BACONS of all channels in a job */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3002  /* MISRA2012_RULE_19_2_JUSTIFICATION: register type Definition */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3003  /* MISRA2012_RULE_8_9_JUSTIFICATION: This variable is accessed as pointer in
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3004     multiple functions. Hence it is made as a global variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3005  static Ifx_QSPI_BACON Spi_Qspi5Bacon[SPI_DMA_MAX_TCS_NUM_QSPI5];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3006  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3007  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3008  #if (SPI_QSPI5_CORE == 0)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3009  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3010   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3011  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3012   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3013  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3014   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3015  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3016   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3017  #define SPI_STOP_SEC_VAR_CLEARED_ASIL_B_CORE0_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3018  #elif (SPI_QSPI5_CORE == 1)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3019  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3020   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3021  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3022   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3023  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3024   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3025  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3026   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3027  #define SPI_STOP_SEC_VAR_CLEARED_ASIL_B_CORE1_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3028  #elif (SPI_QSPI5_CORE == 2)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3029  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3030   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3031  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3032   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3033  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3034   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3035  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3036   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3037  #define SPI_STOP_SEC_VAR_CLEARED_ASIL_B_CORE2_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3038  #elif (SPI_QSPI5_CORE == 3)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3039  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3040   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3041  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3042   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3043  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3044   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3045  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3046   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3047  #define SPI_STOP_SEC_VAR_CLEARED_ASIL_B_CORE3_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3048  #elif (SPI_QSPI5_CORE == 4)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3049  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3050   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3051  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3052   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3053  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3054   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3055  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3056   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3057  #define SPI_STOP_SEC_VAR_CLEARED_ASIL_B_CORE4_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3058  #elif (SPI_QSPI5_CORE == 5)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3059  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3060   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3061  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3062   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3063  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3064   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3065  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3066   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3067  #define SPI_STOP_SEC_VAR_CLEARED_ASIL_B_CORE5_32
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3068  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3069  /* MISRA2012_RULE_4_10_JUSTIFICATION: Spi_Memmap.h is repeatedly included
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3070   * without include guard. This is as per AUTOSAR */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3071  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3072   * guideline. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3073  #include "Spi_MemMap.h"
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3074  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3075  #if(SPI_LEVEL_DELIVERED != 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3076  #if(SPI_QSPI5_HWTYPE == SPI_ASYNC_BUS)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3077  #if (SPI_QSPI5_CORE == 0)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3078  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3079   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3080  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3081   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3082  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3083   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3084  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3085   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3086  #define SPI_START_SEC_VAR_CLEARED_ASIL_B_CORE0_256
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3087  #elif (SPI_QSPI5_CORE == 1)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3088  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3089   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3090  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3091   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3092  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3093   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3094  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3095   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3096  #define SPI_START_SEC_VAR_CLEARED_ASIL_B_CORE1_256
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3097  #elif (SPI_QSPI5_CORE == 2)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3098  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3099   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3100  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3101   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3102  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3103   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3104  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3105   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3106  #define SPI_START_SEC_VAR_CLEARED_ASIL_B_CORE2_256
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3107  #elif (SPI_QSPI5_CORE == 3)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3108  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3109   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3110  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3111   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3112  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3113   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3114  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3115   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3116  #define SPI_START_SEC_VAR_CLEARED_ASIL_B_CORE3_256
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3117  #elif (SPI_QSPI5_CORE == 4)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3118  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3119   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3120  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3121   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3122  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3123   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3124  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3125   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3126  #define SPI_START_SEC_VAR_CLEARED_ASIL_B_CORE4_256
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3127  #elif (SPI_QSPI5_CORE == 5)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3128  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3129   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3130  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3131   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3132  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3133   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3134  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3135   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3136  #define SPI_START_SEC_VAR_CLEARED_ASIL_B_CORE5_256
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3137  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3138  /* MISRA2012_RULE_4_10_JUSTIFICATION: Spi_Memmap.h is repeatedly included
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3139   * without include guard. This is as per AUTOSAR */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3140  /* MISRA2012_RULE_20_1_JUSTIFICATION: Declaration before #include,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3141   * this is due to inclusion of memmap.h to specify the location to which the
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3142   * variable has to be placed. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3143  #include "Spi_MemMap.h"
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3144  /* MISRA2012_RULE_8_9_JUSTIFICATION: This variable is accessed as pointer in
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3145     multiple functions. Hence it is made as a global variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3146  static Spi_DmaTCSType Spi_DmaTxControlSetArrayQSPI5[SPI_DMA_MAX_TCS_NUM_QSPI5];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3147  /* MISRA2012_RULE_8_9_JUSTIFICATION: This variable is accessed as pointer in
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3148     multiple functions. Hence it is made as a global variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3149  static Spi_DmaTCSType Spi_DmaRxControlSetArrayQSPI5[SPI_DMA_MAX_TCS_NUM_QSPI5];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3150  #if (SPI_QSPI5_CORE == 0)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3151  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3152   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3153  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3154   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3155  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3156   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3157  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3158   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3159  #define SPI_STOP_SEC_VAR_CLEARED_ASIL_B_CORE0_256
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3160  #elif (SPI_QSPI5_CORE == 1)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3161  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3162   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3163  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3164   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3165  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3166   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3167  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3168   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3169  #define SPI_STOP_SEC_VAR_CLEARED_ASIL_B_CORE1_256
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3170  #elif (SPI_QSPI5_CORE == 2)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3171  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3172   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3173  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3174   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3175  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3176   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3177  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3178   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3179  #define SPI_STOP_SEC_VAR_CLEARED_ASIL_B_CORE2_256
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3180  #elif (SPI_QSPI5_CORE == 3)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3181  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3182   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3183  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3184   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3185  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3186   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3187  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3188   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3189  #define SPI_STOP_SEC_VAR_CLEARED_ASIL_B_CORE3_256
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3190  #elif (SPI_QSPI5_CORE == 4)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3191  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3192   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3193  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3194   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3195  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3196   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3197  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3198   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3199  #define SPI_STOP_SEC_VAR_CLEARED_ASIL_B_CORE4_256
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3200  #elif (SPI_QSPI5_CORE == 5)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3201  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3202   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3203  /* MISRA2012_RULE_5_2_JUSTIFICATION: Identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3204   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3205  /* MISRA2012_RULE_5_4_JUSTIFICATION: Macro identifiers shall be distinct
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3206   * because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3207  /* MISRA2012_RULE_5_5_JUSTIFICATION: Identifiers shall be distinct from macro
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3208   * names because of AS naming convention */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3209  #define SPI_STOP_SEC_VAR_CLEARED_ASIL_B_CORE5_256
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3210  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3211  /* MISRA2012_RULE_4_10_JUSTIFICATION: Spi_Memmap.h is repeatedly included
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3212   * without include guard. This is as per AUTOSAR */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3213  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3214   * guideline. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3215  #include "Spi_MemMap.h"
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3216  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3217  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3218  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3219  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3220  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3221  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3222  **                      Global Function Definitions                           **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3223  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3224  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3225  /* [cover parentID={4579FE20-92DA-4848-93DB-7AD4FD35DD50}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3226  #define SPI_START_SEC_CODE_ASIL_B_GLOBAL
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3227  /* MISRA2012_RULE_4_10_JUSTIFICATION: Spi_Memmap.h is repeatedly included
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3228   * without include guard. This is as per AUTOSAR */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3229  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3230   * guideline. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3231  #include "Spi_MemMap.h"
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3232  #if(SPI_HW_ERROR_DEM_REPORT == SPI_DEM_REPORT_ENABLED)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3233  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3234  ** Traceability     : [cover parentID={459CD033-C266-46a5-BE76-550CFD4DE896}] **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3235  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3236  ** Syntax          :  Spi_lReportDemError(Dem_EventIdType EventId,            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3237  **                               Dem_EventStatusType EventStatus)             **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3238  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3239  ** Service ID      :  NA                                                      **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3240  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3241  ** Sync/Async      :  Synchronous                                             **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3242  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3243  ** Reentrancy      :  Reentrant                                               **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3244  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3245  ** Parameters (in) :  EventId  - Indicates the Event ID                       **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3246  **                    EventStatus - Indicates the event status                **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3247  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3248  ** Parameters (out):  None                                                    **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3249  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3250  ** Return value    :  None                                                    **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3251  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3252  ** Description     : Function reports Production Error
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3253  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3254  static void Spi_lReportDemError(Dem_EventIdType EventId,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3255                                        Dem_EventStatusType EventStatus)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3256  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3257    /*[cover parentID={6C6AC0A0-7E83-41e1-A62D-08B24A1D3A04}][/cover]*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3258    #if(MCAL_AR_VERSION == MCAL_AR_422)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3259    /*[cover parentID={1475BFFE-2912-4b74-B4D8-22884A9F7610}][/cover]*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3260    Mcal_Wrapper_Dem_ReportErrorStatus(EventId, EventStatus);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3261    #else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3262    /*[cover parentID={E5D3C103-695C-4037-B26B-EC2CA859D1D9}][/cover]*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3263    /*[cover parentID={429B3FF7-703B-42fc-AEFD-FF9B4E8CA080}][/cover]*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3264    (void)Mcal_Wrapper_Dem_SetEventStatus(EventId, EventStatus);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3265    #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3266  }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3267  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3268  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3269  ** Traceability     : [cover parentID={BE28B796-3871-48C9-B2C3-6DA7FC1FBECE}] **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3270  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3271  ** Syntax          :  Spi_lReportMulticoreError(const uint8 ApiId,            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3272                        const uint8 ErrorId)                                    **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3273  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3274  ** Service ID      :  NA                                                      **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3275  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3276  ** Sync/Async      :  Synchronous                                             **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3277  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3278  ** Reentrancy      :  Reentrant                                               **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3279  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3280  ** Parameters (in) :  ApiId  - API                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3281  **                    ErrorId - Error passed from API                         **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3282  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3283  ** Parameters (out):  None                                                    **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3284  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3285  ** Return value    :  None                                                    **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3286  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3287  ** Description     : Function reports multicore DET, enabled                  **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3288  **                      when Safety is enabled or multicore DET is enabled.   **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3289  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3290  #if (SPI_MULTICORE_ERROR_DETECT == STD_ON)|| (SPI_SAFETY_ENABLE == STD_ON)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3291  /*[cover parentID={775C916C-9F17-44e7-B213-7D8F8472F530}][/cover]*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3292  static void Spi_lReportMulticoreError(const uint8 ApiId,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3293                                        const uint8 ErrorId)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3294  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3295    #if (SPI_MULTICORE_ERROR_DETECT == STD_ON)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3296    (void)Det_ReportError(
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3297      SPI_MODULE_ID,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3298      SPI_INSTANCE_ID,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3299      ApiId,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3300      ErrorId);/* End of report to DET */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3301    #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3302  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3303    #if (SPI_SAFETY_ENABLE == STD_ON)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3304    Mcal_ReportSafetyError(
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3305      SPI_MODULE_ID,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3306      SPI_INSTANCE_ID,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3307      ApiId,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3308      ErrorId);/* End of report to Safety */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3309    #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3310  }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3311  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3312  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3313  #if ((SPI_DEV_ERROR_DETECT == STD_ON) || (SPI_SAFETY_ENABLE == STD_ON))
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3314  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3315  ** Traceability     : [cover parentID={BE28B796-3871-48C9-B2C3-6DA7FC1FBECE}] **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3316  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3317  ** Syntax          :  Spi_lReportError(const uint8 ApiId, const uint8 ErrorId)**
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3318  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3319  ** Service ID      :  NA                                                      **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3320  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3321  ** Sync/Async      :  Synchronous                                             **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3322  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3323  ** Reentrancy      :  Reentrant                                               **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3324  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3325  ** Parameters (in) :  ApiId  - API                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3326  **                    ErrorId - Error passed from API                         **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3327  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3328  ** Parameters (out):  None                                                    **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3329  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3330  ** Return value    :  None                                                    **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3331  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3332  ** Description     :  This API is called by all the API functions to          **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3333  **                    report either Safety error or DET. Based on the         **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3334  **                    whether DET or Safety is enabled, errors are reported.  **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3335  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3336  static void Spi_lReportError(const uint8 ApiId, const uint8 ErrorId)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3337  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3338    /*  [cover parentID={2DA275A7-193F-49fb-9F1C-5BFD76363ADB}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3339        Report DET through Det_ReportError API
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3340        [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3341    #if (SPI_DEV_ERROR_DETECT == STD_ON)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3342    (void)Det_ReportError(
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3343      SPI_MODULE_ID,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3344      SPI_INSTANCE_ID,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3345      ApiId,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3346      ErrorId);/* End of report to DET */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3347    #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3348  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3349    #if (SPI_SAFETY_ENABLE == STD_ON)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3350    Mcal_ReportSafetyError(
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3351      SPI_MODULE_ID,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3352      SPI_INSTANCE_ID,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3353      ApiId,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3354      ErrorId);/* End of report to Safety */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3355    #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3356  }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3357  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3358  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3359  #if (((MCAL_AR_VERSION == MCAL_AR_422) && ((SPI_DEV_ERROR_DETECT == STD_ON) || \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3360  (SPI_SAFETY_ENABLE == STD_ON))) ||((MCAL_AR_VERSION == MCAL_AR_440) && \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3361  (SPI_RUNTIME_ERROR_DETECT == STD_ON)))
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3362  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3363  ** Traceability     : [cover parentID={9939FF3D-7731-4fc1-AD0F-8B1B24700E75}] **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3364  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3365  ** Syntax          :  Spi_lReportRuntimeDetError(const uint8 ApiId,           **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3366  **                                                 const uint8 ErrorId)       **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3367  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3368  ** Service ID      :  NA                                                      **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3369  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3370  ** Sync/Async      :  Synchronous                                             **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3371  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3372  ** Reentrancy      :  Reentrant                                               **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3373  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3374  ** Parameters (in) :  ApiId  - API                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3375  **                    ErrorId - Error passed from API                         **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3376  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3377  ** Parameters (out):  None                                                    **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3378  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3379  ** Return value    :  None                                                    **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3380  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3381  ** Description     :  This API is called by all the API functions to          **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3382  **                    report Safety error or Runtime Error or DET.            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3383  **                    Based on the whether DET or Runtime Error or Safety     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3384  **                    Error is enabled, errors are reported.                  **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3385  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3386  static void Spi_lReportRuntimeDetError(const uint8 ApiId, const uint8 ErrorId)
; Function Spi_lReportRuntimeDetError
.L132:
Spi_lReportRuntimeDetError:	.type	func
	mov	e6,d5,d4
.L1113:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3387  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3388    /*[cover parentID={90618A22-B613-4225-ADA6-C4C755D1199F}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3389      Report Runtime Error through Mcal_Wrapper_Det_ReportRuntimeError API
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3390    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3391    #if(MCAL_AR_VERSION == MCAL_AR_440)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3392      #if (SPI_RUNTIME_ERROR_DETECT == STD_ON)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3393      /* [cover parentID={C7854565-52E1-4e6b-94CD-2167ABAFAB29}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3394      (void)Mcal_Wrapper_Det_ReportRuntimeError(SPI_MODULE_ID, SPI_INSTANCE_ID, ApiId, ErrorId);
	mov	d4,#83
.L642:
	mov	d5,#0
.L643:
	j	Mcal_Wrapper_Det_ReportRuntimeError
.L422:
	
__Spi_lReportRuntimeDetError_function_end:
	.size	Spi_lReportRuntimeDetError,__Spi_lReportRuntimeDetError_function_end-Spi_lReportRuntimeDetError
.L247:
	; End of function
	
	.sdecl	'.text.Spi_Init.Code.Cpu0',code,cluster('Spi_Init')
	.sect	'.text.Spi_Init.Code.Cpu0'
	.align	2
	
	.global	Spi_Init

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3395    #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3396    #else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3397      #if (SPI_DEV_ERROR_DETECT == STD_ON)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3398        /* [cover parentID={45C36E86-9FB6-43C4-BD27-159CDB065C17}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3399      (void)Det_ReportError(SPI_MODULE_ID, SPI_INSTANCE_ID, ApiId, ErrorId);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3400      #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3401  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3402      #if (SPI_SAFETY_ENABLE == STD_ON)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3403        /* [cover parentID={64395834-BFDD-47dd-A290-3BBEAEC2B51C}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3404      Mcal_ReportSafetyError(SPI_MODULE_ID, SPI_INSTANCE_ID, ApiId, ErrorId);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3405      #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3406    #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3407  }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3408  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3409  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3410  ** Traceability     : [cover parentID={50921691-EB6D-49da-BCCC-5ADBFE87AD6A}] **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3411  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3412  ** Syntax          : Std_ReturnType Spi_lCheckSpiInitParam                    **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3413  **                                   (const Spi_ConfigType* const ConfigPtr)  **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3414  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3415  ** Service ID      :  NA                                                      **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3416  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3417  ** Sync/Async      :  Synchronous                                             **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3418  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3419  ** Reentrancy      :  Non Reentrant                                           **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3420  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3421  ** Parameters (in) :  ConfigPtr - Pointer to configuration set                **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3422  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3423  ** Parameters (out):  None                                                    **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3424  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3425  ** Return value    :  Returns E_OK if the param passed is proper,             **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3426  **                    else returns E_NOT_OK                                   **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3427  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3428  ** Description     : Checks for the initialization of driver                  **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3429  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3430  #if ((SPI_DEV_ERROR_DETECT == STD_ON) || (SPI_SAFETY_ENABLE == STD_ON))
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3431  static Std_ReturnType Spi_lCheckSpiInitParam(
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3432    const Spi_ConfigType* const ConfigPtr)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3433  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3434    Std_ReturnType ErrStatus = E_NOT_OK;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3435  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3436    /* [cover parentID={4804DF01-13FA-4c7c-B461-AD6E94139744}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3437    Check Config pointer
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3438    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3439    /* [cover parentID={39DDE0B3-A336-4b57-BE9E-6D0700EBE8B8}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3440    Configuration pointer is not valid
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3441    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3442    if(ConfigPtr == NULL_PTR)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3443    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3444      Spi_lReportError(SPI_SID_INIT,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3445                       SPI_E_PARAM_POINTER);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3446    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3447    else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3448    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3449      /* Check if Driver is already initialized */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3450      /* [cover parentID={22931E9D-EC22-4844-B695-748FE37681DE}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3451      Check if same input config pointer is not passed in different cores
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3452      if error status is E_OK
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3453      [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3454      /* [cover parentID={E78A2D27-479B-41b3-8CF8-D9ADAB7833B4}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3455      Driver is already initialized
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3456      [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3457      ErrStatus = Spi_lCheckInitStatus(SPI_SID_INIT, (uint8)SPI_DET_DISABLE);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3458      if(ErrStatus != (uint8)E_OK)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3459      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3460        /* [cover parentID={978CA36E-0172-486e-9DD2-26DF526931E5}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3461         Report error SPI_E_ALREADY_INITIALIZED
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3462        [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3463        Spi_lReportError(SPI_SID_INIT,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3464                         SPI_E_ALREADY_INITIALIZED);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3465      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3466      /* [cover parentID={1ACBA0A1-3211-49a1-A108-33F0FC397751}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3467           Check if config pointer is proper one
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3468          [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3469      else if(Spi_kGlobalConfigPtr != NULL_PTR)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3470      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3471        if(Spi_kGlobalConfigPtr != ConfigPtr)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3472        {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3473          /* [cover parentID={69DEF670-ED12-47d8-BFEF-4C9A3BE610E5}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3474          Spi_lReportError(SPI_SID_INIT,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3475                           SPI_E_INIT_FAILED);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3476          ErrStatus = E_NOT_OK;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3477        }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3478      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3479      else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3480      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3481        /* Dummy */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3482      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3483    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3484  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3485    return ErrStatus;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3486  }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3487  #endif /* SPI_DEV_ERROR_DETECT == STD_ON */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3488  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3489  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3490  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3491  ** Traceability     : [cover parentID={8BF4C15E-F036-422a-B2CB-8639229AF82E}] **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3492  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3493  ** Syntax         : Std_ReturnType Spi_InitCheck(const Spi_ConfigType* const  **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3494  **                                                     ConfigPtr)             **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3495  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3496  ** Service ID      :  0x20                                                    **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3497  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3498  ** Sync/Async      :  Synchronous                                             **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3499  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3500  ** Reentrancy      :  Reentrant for the different core                        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3501  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3502  ** Parameters (in) :  ConfigPtr - Pointer to configuration set                **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3503  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3504  ** Parameters (out):  None                                                    **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3505  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3506  ** Return value    :  E_OK on successfully checking the mentioned             **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3507  **                             global variables / SFRs.                       **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3508  **                    E_NOT_OK if any of the global variables or SFR          **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3509  **                    is not set as expected.                                 **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3510  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3511  ** Description     : Check for all the globals and registers to be            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3512                        initialized as per the configuration.                   **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3513  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3514  #if (SPI_INIT_CHECK_API == STD_ON)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3515  Std_ReturnType Spi_InitCheck(const Spi_ConfigType* const  ConfigPtr)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3516  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3517    uint32 CoreId = 0;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3518    Std_ReturnType ErrStatus = E_NOT_OK;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3519    uint8 Breakloop = 0;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3520    uint8 HwMap = 0;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3521  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3522    CoreId = Mcal_GetCpuIndex();
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3523    ErrStatus = Spi_lCheckInitStatus(SPI_SID_INITCHECK, (uint8)SPI_DET_DISABLE);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3524  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3525    /* [cover parentID={FEBF2ED1-49C7-40e1-A64D-926EC3588AF4}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3526     Check if Init is proper
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3527    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3528    if(ErrStatus == (uint8)E_OK)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3529    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3530      /* Check if a valid configuration pointer is obtained */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3531      if((Spi_kGlobalConfigPtr == ConfigPtr) && (ConfigPtr != NULL_PTR))
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3532      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3533        /*[cover parentID={A99AECA4-8D98-4250-92A5-6EE7B1D75CE4}] All critical
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3534        variables configured as expected
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3535        [/cover]*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3536        /* Check for all the core variables if initialized as expected */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3537        ErrStatus = Spi_lCheckCoreVar(CoreId);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3538        if(ErrStatus == E_OK)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3539        {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3540          /*[cover parentID={CB60FA36-6061-4ce2-A3BF-79FE8B49E993}] Check
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3541          critical variables for all assigned kernels
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3542          [/cover]*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3543          for(HwMap = 0; HwMap < SPI_MAX_HW_UNIT; HwMap++)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3544          {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3545            /* Is QSPI kernel configured */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3546            /*[cover parentID= {9BB7E2B4-63DA-4DCB-AAE8-2F0EBBEFFFAC}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3547                  Check if kernel is configured [/cover]*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3548            if(Spi_lIsQSPIHwConfigured(HwMap) == (uint8)E_OK)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3549            {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3550              /* Check if all registers are initialized as expected */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3551              ErrStatus = Spi_lCheckRegisters(HwMap);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3552              if(ErrStatus != E_OK)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3553              {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3554                Breakloop = 1U;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3555              }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3556              #if(SPI_LEVEL_DELIVERED != 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3557              if(ErrStatus == E_OK)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3558              {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3559                  /*[cover parentID= {C9E09139-EE6C-4a9f-BAB0-6AD060B592E3}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3560                  Async Type [/cover]*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3561                if(Spi_lIsQSPIHwConfiguredAsync(HwMap) == (uint8)E_OK)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3562                {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3563                  /*[cover parentID=
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3564                  {A120FA62-3DF6-4448-97C3-74284FE54638}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3565                  All critical kernel
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3566                  variables configured as expected
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3567                  [/cover]*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3568                  /* Check if all kernel variables are initialized */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3569                  ErrStatus = Spi_lCheckKernelVar(HwMap);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3570                  if(ErrStatus != E_OK)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3571                  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3572                    Breakloop = 1U;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3573                  }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3574                }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3575              }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3576              #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3577            }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3578            /*[cover parentID= {5A34F2E3-037B-4236-BD02-9DCB9FE999A6}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3579                  Any error observed[/cover]*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3580            /* Break loop if any error occurred */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3581            if(Breakloop == 1U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3582            {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3583              break;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3584            }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3585          }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3586        }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3587      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3588      else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3589      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3590        /*[cover parentID={CBC36DB3-BF9A-4f62-B792-1BA0300D1537}] No valid config
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3591        pointer passed
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3592        [/cover]*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3593        ErrStatus = E_NOT_OK;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3594      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3595    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3596  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3597    return ErrStatus;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3598  }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3599  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3600  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3601  ** Traceability     : [cover parentID={1516BE38-4D60-4484-8EA3-17EA6472A33F}] **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3602  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3603  ** Syntax       : static Std_ReturnType Spi_lCheckBusStatus(void)             **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3604  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3605  ** Service ID      :  NA                                                      **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3606  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3607  ** Sync/Async      :  Synchronous                                             **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3608  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3609  ** Reentrancy      :  Non reentrant                                           **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3610  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3611  ** Parameters (in) :  None                                                    **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3612  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3613  ** Parameters (out):  None                                                    **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3614  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3615  ** Return value    :  E_OK : Bus is IDLE                                      **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3616  **                    E_NOT_OK : Bus is Busy                                  **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3617  ** Description     : Check all bus status variables.                          **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3618  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3619  static Std_ReturnType Spi_lCheckBusStatus(void)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3620  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3621    Std_ReturnType ReturnVal = E_OK;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3622  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3623    uint8 HwMap = 0;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3624  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3625    uint32 CoreId = Mcal_GetCpuIndex();
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3626    /*[cover parentID={D72507E3-103B-448b-B943-1A6C6F503175}][/cover]*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3627    if(Spi_RuntimeCoreVar[CoreId]->KernelLock != 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3628    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3629      ReturnVal = E_NOT_OK;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3630    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3631  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3632    /* Check for Async bus status - Must be in IDLE state */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3633    for(HwMap = 0; HwMap < SPI_MAX_HW_UNIT; HwMap++)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3634    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3635      #if(SPI_LEVEL_DELIVERED != 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3636      /* Is QSPI kernel configured */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3637      /*[cover parentID={2D0C845C-9524-4f63-B9A6-95D3CB1EBEC5}][/cover]*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3638      if(Spi_lIsQSPIHwConfiguredAsync(HwMap) == (uint8)E_OK)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3639      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3640         /*[cover parentID={EDA8FFF0-785F-4519-9E81-F97C7CFD2ADF}][/cover]*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3641        if(Spi_RuntimeKernelVar[HwMap]->AsyncComStatus != SPI_IDLE)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3642        {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3643          ReturnVal = E_NOT_OK;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3644        }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3645      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3646      #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3647      /*[cover parentID={8931D66B-81E2-4442-8518-35D3DAD7CD5E}][/cover]*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3648      if(Spi_lIsQSPIHwConfigured(HwMap) == (uint8)E_OK)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3649      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3650        /*[cover parentID={C0F37100-07B5-4425-9B06-015246A0A739}][/cover]*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3651        if(Spi_RuntimeKernelVar[HwMap]->KernelStatus != SPI_IDLE)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3652        {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3653          ReturnVal = E_NOT_OK;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3654        }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3655      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3656      if (ReturnVal == E_NOT_OK)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3657      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3658        break;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3659      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3660    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3661  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3662    return ReturnVal;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3663  }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3664  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3665  ** Traceability     : [cover parentID={B9CDB231-6453-4eab-8768-FC3C9C7FBD45}] **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3666  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3667  ** Syntax       : static Std_ReturnType Spi_lCheckCoreVar(const uint32 CoreId)**
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3668  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3669  ** Service ID      :  NA                                                      **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3670  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3671  ** Sync/Async      :  Synchronous                                             **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3672  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3673  ** Reentrancy      :  Non reentrant                                           **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3674  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3675  ** Parameters (in) :  CoreId - Core id for which all the core variables are   **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3676  ** to be verified.                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3677  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3678  ** Parameters (out):  None                                                    **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3679  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3680  ** Return value    :  E_OK: When core variables are initialized else returns  **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3681  **                             E_NOT_OK.                                      **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3682  ** Description     : Check for all the globals and registers to be            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3683  **                    initialized as per the configuration.                   **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3684  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3685  static Std_ReturnType Spi_lCheckCoreVar(const uint32 CoreId)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3686  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3687    Std_ReturnType ReturnVal = E_OK;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3688  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3689    /*[cover parentID={2E13F810-D5D3-44e5-BC54-92E79C3B2789}] Check for
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3690    IB buffer pointers
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3691    [/cover]*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3692    /* Check if IB buffer is initialized */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3693    /*[cover parentID={8B8E261A-2203-41cf-A153-FC76A90D1890}][/cover]*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3694    #if (SPI_CHANNEL_BUFFERS_ALLOWED != 1U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3695    if(Spi_lGetTotalIBChannelsInCore(CoreId) != 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3696    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3697      if((Spi_RuntimeCoreVar[CoreId]->TxBuffer == NULL_PTR) \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3698          || (Spi_RuntimeCoreVar[CoreId]->RxBuffer == NULL_PTR))
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3699      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3700        ReturnVal = E_NOT_OK;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3701      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3702    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3703    if(ReturnVal == E_OK)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3704    #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3705  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3706    /* Check if mode is properly initialized */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3707    #if (SPI_LEVEL_DELIVERED == 2U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3708    /*[cover parentID={43A2EBAA-F522-447c-BF12-73A1EBE9FEE2}][/cover]*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3709    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3710      if(Spi_RuntimeCoreVar[CoreId]->AsyncMode != SPI_POLLING_MODE)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3711      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3712        ReturnVal = E_NOT_OK;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3713      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3714    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3715    if(ReturnVal == E_OK)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3716    #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3717    /*[cover parentID={7207F3D8-1C05-4825-9473-ED769BC38F2D}][/cover]*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3718    /* Check for IDLe bus status */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3719    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3720      ReturnVal = Spi_lCheckBusStatus();
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3721    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3722  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3723    #if ((SPI_CHANNEL_BUFFERS_ALLOWED == 1U) || (SPI_LEVEL_DELIVERED != 2U))
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3724    UNUSED_PARAMETER(CoreId);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3725    #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3726  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3727    return ReturnVal;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3728  }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3729  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3730  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3731  ** Traceability     :                                                         **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3732  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3733  ** Syntax   : static Std_ReturnType Spi_lCheckRegisters(const uint32 KernelId)**
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3734  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3735  ** Service ID      :  NA                                                      **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3736  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3737  ** Sync/Async      :  Synchronous                                             **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3738  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3739  ** Reentrancy      :  Non reentrant                                           **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3740  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3741  ** Parameters (in) :  KernelId - KernelId for which all the variables are to  **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3742  **                      be verified.                                          **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3743  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3744  ** Parameters (out):  None                                                    **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3745  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3746  ** Return value    :  E_OK: if all registers are intialized as                **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3747  **                             per the configuration                          **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3748  **                    E_NOT_OK : Otherwise.                                   **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3749  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3750  ** Description     : Check for all QSPI registers to be initialized as per the**
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3751  **                     configuration.                                         **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3752  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3753  static Std_ReturnType Spi_lCheckRegisters(const uint32 KernelId)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3754  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3755    Std_ReturnType ReturnVal = E_OK;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3756    uint8 RegCheckCount = 0;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3757    uint8 LoopIndex;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3758    const Spi_CoreConfigType *CoreConfigPtr =
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3759      Spi_kGlobalConfigPtr->CoreConfigPtr[Mcal_GetCpuIndex()];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3760  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3761  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3762    /*[cover parentID={446562ED-FF54-455c-B4BC-30DF9336DE91}] Check if all
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3763    registers are updated as expected
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3764    [/cover]*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3765    /* Check all registers */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3766    /* MISRA2012_RULE_11_5_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3767       effects foreseen by violating this MISRA rule, as the pointer to
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3768       the object type that it is getting cast into, is a known type. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3769    /* MISRA2012_RULE_11_3_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3770     * effects foreseen by violating this MISRA rule, as the pointer to
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3771     * the object type that it is getting cast into, is a known type. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3772    if(SPI_HW_MODULE[KernelId].PISEL.U != (uint32) (IFX_QSPI_PISEL_MRIS_MSK & \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3773        (uint32)(CoreConfigPtr->QSPIHwConfigPtr[KernelId]->MasterReceivePortPin)))
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3774    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3775      RegCheckCount++;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3776    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3777    /* MISRA2012_RULE_11_5_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3778       effects foreseen by violating this MISRA rule, as the pointer to the
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3779       object type that it is getting cast into, is a known type. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3780    /* MISRA2012_RULE_11_3_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3781     * effects foreseen by violating this MISRA rule, as the pointer to
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3782     * the object type that it is getting cast into, is a known type. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3783    if(SPI_HW_MODULE[KernelId].SSOC.U != \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3784       (uint32) (CoreConfigPtr->QSPIHwConfigPtr[KernelId]->ActiveChipSelectLevel))
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3785    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3786      RegCheckCount++;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3787    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3788    /* MISRA2012_RULE_11_5_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3789       effects foreseen by violating this MISRA rule, as the pointer to the
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3790       object type that it is getting cast into, is a known type. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3791    /* MISRA2012_RULE_11_3_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3792     * effects foreseen by violating this MISRA rule, as the pointer to
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3793     * the object type that it is getting cast into, is a known type. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3794    if(SPI_HW_MODULE[KernelId].GLOBALCON.U != \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3795        (uint32) SPI_GLOBALCON_RST_VAL)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3796    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3797      RegCheckCount++;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3798    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3799    /* MISRA2012_RULE_11_5_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3800      effects foreseen by violating this MISRA rule, as the pointer
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3801      to the object type that it is getting cast into, is a known type. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3802    /* MISRA2012_RULE_11_3_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3803     * effects foreseen by violating this MISRA rule, as the pointer to
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3804     * the object type that it is getting cast into, is a known type. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3805    if(SPI_HW_MODULE[KernelId].GLOBALCON1.U != \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3806        (uint32) SPI_GLOBALCON1_RST_VAL)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3807    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3808      RegCheckCount++;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3809    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3810  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3811    if(RegCheckCount != 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3812    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3813      ReturnVal = E_NOT_OK;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3814    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3815  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3816    if(ReturnVal == E_OK)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3817    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3818      for(LoopIndex = 0U; LoopIndex < SPI_MAX_ECON_CHANNEL; LoopIndex++)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3819      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3820  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3821        /* MISRA2012_RULE_11_5_JUSTIFICATION: QSPI base address access.
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3822        No side effects foreseen by violating this MISRA rule, as the pointer
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3823        to the object type that it is getting cast into, is a known type. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3824        /* MISRA2012_RULE_11_3_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3825         * effects foreseen by violating this MISRA rule, as the pointer to
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3826         * the object type that it is getting cast into, is a known type. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3827        if(SPI_HW_MODULE[KernelId].ECON[LoopIndex].U != \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3828            ((uint32) SPI_ECON_RST_VAL))
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3829        {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3830          ReturnVal = E_NOT_OK;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3831          break;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3832        }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3833      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3834    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3835  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3836    return ReturnVal;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3837  }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3838  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3839  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3840  ** Traceability     : [cover parentID={8548AE32-985A-4554-8C5F-5675EC155EF0}] **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3841  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3842  ** Syntax   : static Std_ReturnType Spi_lCheckKernelVar(const uint32 KernelId)**
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3843  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3844  ** Service ID      :  NA                                                      **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3845  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3846  ** Sync/Async      :  Synchronous                                             **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3847  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3848  ** Reentrancy      :  Non reentrant                                           **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3849  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3850  ** Parameters (in) :  KernelId - KernelId for which all the kernel variables  **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3851  are to be verified.                                                           **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3852  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3853  ** Parameters (out):  None                                                    **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3854  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3855  ** Return value    :  E_OK: All kernel variables are initialized              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3856  **                    E_NOT_OK : Otherwise.                                   **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3857  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3858  ** Description     : Check for all QSPI kernel variables to be initialized    **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3859  **                   as per the configuration.                                **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3860  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3861  #if(SPI_LEVEL_DELIVERED != 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3862  static Std_ReturnType Spi_lCheckKernelVar(const uint32 KernelId)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3863  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3864    Std_ReturnType ReturnVal = E_NOT_OK;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3865    uint8 LoopIndex = 0U;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3866    const Spi_DmaTCSType *DmaTxTcsPtr;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3867    const Spi_DmaTCSType *DmaRxTcsPtr;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3868    const Spi_QueueType *JobQueuePtr;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3869    const Spi_CoreConfigType *CoreConfigPtr =
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3870      Spi_kGlobalConfigPtr->CoreConfigPtr[Mcal_GetCpuIndex()];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3871    JobQueuePtr = Spi_RuntimeKernelVar[KernelId]->JobQueuePtr;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3872  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3873    /* Check if kernel variables are initialized */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3874    if(Spi_RuntimeKernelVar[KernelId]->JobQueuePtr != NULL_PTR)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3875    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3876      DmaTxTcsPtr = JobQueuePtr->DmaTxTCSPtr;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3877      DmaRxTcsPtr = JobQueuePtr->DmaRxTCSPtr;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3878  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3879      if((Spi_RuntimeKernelVar[KernelId]->JobQueuePtr->\ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3880          QueueStartIndex == 0U) && \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3881          (Spi_RuntimeKernelVar[KernelId]->JobQueuePtr->\ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3882           QueueEndIndex == 0U) && \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3883          (Spi_RuntimeKernelVar[KernelId]->JobQueuePtr->\ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3884           CurrentChannelIndex == 0U) && \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3885          (Spi_RuntimeKernelVar[KernelId]->JobQueuePtr->\ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3886           CurrentJobIndex == 0U))
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3887      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3888        /*[cover parentID={DB18B8DF-4FED-4ca3-975B-9E9F3A06B44E}] Check if all
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3889        TCS RAM variables Destinationa nd receive addressed is updated
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3890        [/cover]*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3891        /* Traverse through all the DMA TCS */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3892        for(LoopIndex = 0U; \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3893            LoopIndex < CoreConfigPtr->\ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3894            QSPIHwConfigPtr[KernelId]->DMATCSCount;  \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3895            LoopIndex++)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3896        {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3897          /* Check for TX TCS destination address to be "QSPI TX register"
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3898          and RX TCS source to be QSPI RX exit register */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3899          /* MISRA2012_RULE_11_3_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3900           * effects foreseen by violating this MISRA rule, as the pointer to
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3901           * the object type that it is getting cast into, is a known type. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3902          /* MISRA2012_RULE_11_5_JUSTIFICATION: QSPI base address access.
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3903            No side effects foreseen by violating this MISRA rule, as the
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3904            pointer to the object type that it is getting cast into,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3905            is a known type. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3906          if((DmaTxTcsPtr[LoopIndex].DmaDADR.U == (uint32)&\ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3907              (SPI_HW_MODULE[KernelId].DATAENTRY[SPI_FIFO_ENTRY].U)) && \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3908              (DmaRxTcsPtr[LoopIndex].DmaSADR.U == (uint32)\ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3909               (&(SPI_HW_MODULE[KernelId].RXEXIT.U))))
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3910          {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3911            ReturnVal = E_OK;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3912          }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3913          else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3914          {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3915            break;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3916          }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3917        }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3918      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3919    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3920    return ReturnVal;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3921  }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3922  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3923  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3924  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3925  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3926  ** Traceability     : [cover parentID={2B2F0EC5-DD29-4445-B534-23C9114D1A3A}] **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3927  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3928  ** Syntax          : void Spi_Init(const Spi_ConfigType* const ConfigPtr)     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3929  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3930  ** Service ID      :  0x0                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3931  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3932  ** Sync/Async      :  Synchronous                                             **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3933  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3934  ** Reentrancy      :  Non reentrant                                           **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3935  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3936  ** Parameters (in) :  ConfigPtr - Pointer to configuration set                **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3937  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3938  ** Parameters (out):  None                                                    **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3939  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3940  ** Return value    :  None                                                    **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3941  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3942  ** Description     : Driver Module Initialization function                    **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3943  ** Service for SPI initialization. The Initialization function shall          **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3944  ** initialize all SPI relevant registers with the values of the structure     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3945  ** referenced by the parameter ConfigPtr.                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3946  ** For Level2 this Function shall set the Handler/Driver Asynchronous         **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3947  ** Mechanism Mode in POLLING MODE and all the interrupts may be disabled      **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3948  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3949  /*[cover parentID={890CF5BB-2DE2-41ef-B421-286B6DC41BD1}]*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3950  void Spi_Init(const Spi_ConfigType* const  ConfigPtr)
; Function Spi_Init
.L134:
Spi_Init:	.type	func
	mov.aa	a15,a4
.L645:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3951  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3952    uint32 CoreId = 0;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3953    const Spi_CoreConfigType *CoreConfigPtr = NULL_PTR;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3954    uint8 HwMap = 0;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3955  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3956    /*[cover parentID={A0996E5F-2DB7-417d-B982-2FCD377CA63B}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3957    No action if already initialized [/cover]*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3958    /* [cover parentID={FB02D20F-FE9A-4b2a-B8C9-29B1272B8EAD}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3959    SPI_DEV_ERROR_DETECT is ON
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3960    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3961    #if ((SPI_DEV_ERROR_DETECT == STD_ON) || (SPI_SAFETY_ENABLE == STD_ON))
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3962    Std_ReturnType ErrStatus = E_NOT_OK;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3963    ErrStatus = Spi_lCheckSpiInitParam(ConfigPtr);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3964    if(ErrStatus == (uint8)E_OK)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3965    #endif /* SPI_DEV_ERROR_DETECT == STD_ON */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3966    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3967      /* [cover parentID={471146E2-4B4B-4080-AA87-0D9C6B0A1DB3}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3968       Get Core config pointer
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3969      [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3970      CoreId = Mcal_GetCpuIndex();
	call	Mcal_GetCpuIndex
.L644:
	mov	d8,d2
.L648:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3971  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3972      Spi_kGlobalConfigPtr = ConfigPtr;
	movh.a	a2,#@his(Spi_kGlobalConfigPtr)
.L961:
	st.a	[a2]@los(Spi_kGlobalConfigPtr),a15
.L962:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3973  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3974      CoreConfigPtr = Spi_kGlobalConfigPtr->CoreConfigPtr[CoreId];
	addsc.a	a15,a15,d8,#2
.L646:
	ld.a	a12,[a15]
.L649:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3975  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3976      /* [cover parentID={74EE7998-B2EE-411b-BC98-9F908440A6F0}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3977       Initialize all the core run-time variables
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3978      [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3979      Spi_lCoreInit(CoreId);
	mov	d4,d8
.L647:
	call	Spi_lCoreInit
.L650:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3980      /* [cover parentID={D5F1A367-860D-4cee-94A0-234005FE3B84}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3981      for(HwMap = 0; HwMap < SPI_MAX_HW_UNIT; HwMap++)
	mov	d15,#0
.L651:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3982      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3983        /* [cover parentID={D33F1E17-967B-45bf-BF80-78DEB19DCA67}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3984        QSPIx kernel is configured [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3985        /* Is QSPI kernel configured */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3986        if(Spi_lIsQSPIHwConfigured(HwMap) == (uint8)E_OK)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3987        {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3988          #if defined (SPI_INIT_DEINIT_WRITE_PERIP_ENDINIT_PROTREG)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3989          /* MISRA2012_RULE_11_5_JUSTIFICATION: QSPI base address access.
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3990             No side effects foreseen by violating this MISRA rule,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3991             as the pointer to the object type that it is getting cast into,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3992             is a known type. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3993          /* MISRA2012_RULE_11_3_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3994           * effects foreseen by violating this MISRA rule, as the pointer to
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3995           * the object type that it is getting cast into, is a known type. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3996          SPI_INIT_DEINIT_WRITE_PERIP_ENDINIT_PROTREG(                  \ 
	lea	a13,0xf0001c00
.L963:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3997              &SPI_HW_MODULE[HwMap].CLC,                   \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3998              (uint32)CoreConfigPtr->QSPIHwConfigPtr[HwMap]->ClockSetting);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  3999          #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4000  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4001          /* Initialize the QSPI registers to reset values */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4002          Spi_lQSPIHwResetInit(HwMap);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4003  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4004          /* Set-up Chip select */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4005          /* [cover parentID={CE0BC812-3EDC-45d6-8473-EBEDF42F52F3}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4006           Set-up Chip select
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4007          [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4008          Spi_lQSPIHwInit(HwMap);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4009  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4010          Spi_lAsyncInitPtrRuntimeVar(HwMap);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4011  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4012          /* Update the QSPI Kernel Status to SPI_IDLE */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4013          Spi_RuntimeKernelVar[HwMap]->KernelStatus = SPI_IDLE;
	mov	d9,#1
.L964:
	j	.L2
.L3:
	mov	d4,d15
.L652:
	call	Spi_lIsQSPIHwConfigured
.L653:
	jne	d2,#0,.L4
.L965:
	sha	d0,d15,#8
	addsc.a	a4,a13,d0,#0
	addsc.a	a15,a12,d15,#2
	ld.a	a15,[a15]16
	ld.bu	d4,[a15]6
	call	Mcal_WritePeripEndInitProtReg
.L966:
	mov	d4,d15
.L654:
	call	Spi_lQSPIHwResetInit
.L655:
	mov	d4,d15
.L656:
	call	Spi_lQSPIHwInit
.L657:
	mov	d4,d15
.L658:
	call	Spi_lAsyncInitPtrRuntimeVar
.L659:
	movh.a	a15,#@his(Spi_RuntimeKernelVar)
	lea	a15,[a15]@los(Spi_RuntimeKernelVar)
.L967:
	addsc.a	a15,a15,d15,#2
	ld.a	a15,[a15]
.L968:
	st.b	[a15],d9
.L4:
	add	d15,#1
.L2:
	jlt.u	d15,#6,.L3
.L969:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4014  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4015          /* Set-up async run-time variables */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4016          #if(SPI_LEVEL_DELIVERED != 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4017          /* [cover parentID={09266F79-B50C-410d-8ACE-4A11C95CD7E5}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4018           QSPIx is asynchronous
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4019          [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4020          if(Spi_lIsQSPIHwConfiguredAsync(HwMap) == (uint8)E_OK)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4021          {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4022            Spi_lResetAsyncQueueVar(HwMap);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4023  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4024            Spi_lQSPIHwDMAInit(HwMap);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4025          }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4026          #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4027        }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4028      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4029  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4030      /* Check for IB buffer assigned to core,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4031       * Set-up IB buffer for all the IB channels in Core */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4032       /* [cover parentID={E63059F6-22B6-4c7b-9ABD-80834E8F58C9}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4033      if(Spi_lGetTotalIBChannelsInCore(CoreId) != 0U)
	mov	d4,d8
.L660:
	call	Spi_lGetTotalIBChannelsInCore
.L661:
	jeq	d2,#0,.L5
.L970:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4034      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4035        Spi_lInitIBBuffer();
	j	Spi_lInitIBBuffer
.L5:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4036      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4037  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4038      /* Always set default as polling - Applicable for L2 only */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4039      /* [cover parentID={8DD90C92-EC86-40d1-B523-26828F06D7FC}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4040       Level delivered is 2
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4041      [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4042      #if(SPI_LEVEL_DELIVERED == 2U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4043      /* [cover parentID={98C4A07F-DE8E-4a5e-B485-E1F644789A0A}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4044       Set default asynchronous mode as polling
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4045      [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4046      Spi_RuntimeCoreVar[CoreId]->AsyncMode = SPI_POLLING_MODE;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4047      #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4048  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4049      #if(SPI_LEVEL_DELIVERED != 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4050      for(HwMap = 0; HwMap < SPI_MAX_HW_UNIT; HwMap++)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4051      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4052        /* Is QSPI kernel configured */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4053        /* [cover parentID={724E4B82-C06B-4370-8CD1-B6A10C0B24AF}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4054        if(Spi_lIsQSPIHwConfiguredAsync(HwMap) == (uint8)E_OK)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4055        {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4056          Spi_RuntimeKernelVar[HwMap]->AsyncComStatus = SPI_IDLE;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4057        }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4058      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4059      #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4060  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4061    } /* ConfigPtr == NULL */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4062  } /* End of function Spi_Init */
	ret
.L356:
	
__Spi_Init_function_end:
	.size	Spi_Init,__Spi_Init_function_end-Spi_Init
.L197:
	; End of function
	
	.sdecl	'.text.Spi_DeInit.Code.Cpu0',code,cluster('Spi_DeInit')
	.sect	'.text.Spi_DeInit.Code.Cpu0'
	.align	2
	
	.global	Spi_DeInit

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4063  /*[/cover]*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4064  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4065  ** Traceability     : [cover parentID={C6A14379-14AA-4f08-A7FF-D9F7F845090C}] **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4066  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4067  ** Syntax          : Std_ReturnType Spi_DeInit(void)                          **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4068  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4069  ** Service ID      : 0x01                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4070  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4071  ** Sync/Async      : Synchronous                                              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4072  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4073  ** Reentrancy      : Non Reentrant                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4074  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4075  ** Parameters (in) : None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4076  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4077  ** Parameters (out): None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4078  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4079  ** Return value    : E_OK: de-initialization command has been accepted.       **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4080  **                   E_NOT_OK: de-initialization command has not been accepted**
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4081  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4082  ** Description     : This API de-initializes the hardware and                 **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4083  **                   global variables related to SPI driver                   **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4084  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4085  Std_ReturnType Spi_DeInit(void)
; Function Spi_DeInit
.L136:
Spi_DeInit:	.type	func

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4086  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4087    Std_ReturnType RetVal = E_OK;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4088    #if(SPI_LEVEL_DELIVERED != 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4089    uint8 HwMap = 0;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4090    #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4091    uint8 LoopIndex = 0U;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4092    /* [cover parentID={DC697E06-8903-4f2c-A99D-6C173F374843}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4093     Get Core Information
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4094    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4095    /* Get Core Information */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4096    uint32 CoreId = Mcal_GetCpuIndex();
	call	Mcal_GetCpuIndex
.L662:
	mov	d8,d2
.L664:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4097    SpiCommsTypes temp;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4098  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4099    uint8  ClearGlobalPtr = 1;
	mov	d9,#1
.L665:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4100    /* [cover parentID={AC451ECF-B933-4ec6-9574-7ABF1A7A7AEE}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4101     Check the driver is initialized
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4102    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4103    /* Check if Driver is initialized */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4104    /* [cover parentID={DCA5B64D-CFC4-490f-99F1-DE0A3D6AFF49}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4105     SPI_DEV_ERROR_DETECT is ON
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4106    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4107    #if ((SPI_DEV_ERROR_DETECT == STD_ON) || (SPI_SAFETY_ENABLE == STD_ON))
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4108    RetVal = Spi_lCheckInitStatus(SPI_SID_DEINIT, (uint8)SPI_REPORT_DET);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4109    /* [cover parentID={421B212B-FE7B-4c57-A5F3-A61F477A74A9}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4110     Driver is initialized
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4111    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4112    if(RetVal == (uint8)E_OK)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4113    #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4114    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4115      /* [cover parentID={BF2A8C33-312A-419c-B90E-6A7D86056FD9}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4116       Check the driver status is SPI_IDLE for processing deinit
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4117      [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4118      /* Check if the driver is IDLE for processing deinit */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4119      temp = SPI_BOTH;
	mov	d4,#3
.L666:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4120      /* [cover parentID={5DEBA144-2E9F-4ce2-A084-3074BD3F8B1E}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4121      /* [cover parentID={F625432D-FF17-4ce4-89EC-599ACD773B75}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4122      RetVal = Spi_lIsStatusBusy(temp);
	call	Spi_lIsStatusBusy
.L663:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4123      if(RetVal == (uint8)E_NOT_OK)
	jeq	d2,#0,.L6
.L975:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4124      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4125  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4126        #if(SPI_LEVEL_DELIVERED != 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4127        for(HwMap = 0; HwMap < SPI_MAX_HW_UNIT; HwMap++)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4128        {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4129          /* Is QSPI kernel configured */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4130          if(Spi_lIsQSPIHwConfiguredAsync(HwMap) == (uint8)E_OK)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4131          {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4132            Spi_RuntimeKernelVar[HwMap]->AsyncComStatus = SPI_UNINIT;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4133          }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4134        }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4135        #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4136  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4137        /* [cover parentID={BA66C133-A3D3-4100-8F72-324F1C83850A}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4138           Loop through all Kernels of core to check if configured
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4139          [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4140        /* Loop through all the QSPI configured for core */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4141        for(LoopIndex = 0U; LoopIndex < (uint8)SPI_MAX_HW_UNIT; LoopIndex++)
	mov	d10,#0
.L667:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4142        {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4143          /* [cover parentID={04CBA3FD-E74D-4ace-95AD-184FCA3B9679}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4144           Check QSPIx is configured
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4145          [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4146          if(Spi_lIsQSPIHwConfigured(LoopIndex) == (uint8)E_OK)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4147          {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4148          /* [cover parentID={25923553-38CB-48f4-9A76-4A6CF4DDE8A4}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4149           QSPIx is configured
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4150          [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4151            /* [cover parentID={1E8C16F8-8D0C-4818-A9F1-EB89976213DF}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4152             De-initialize QSPIx kernel configuration
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4153            [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4154            /* [cover parentID={D2475564-32F3-4c8f-B367-0726C8892013}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4155             De-Initialize variables and SFRs related to QSPI Hw
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4156            [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4157            /* De-Initialize variables and SFRs related to QSPI Hw */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4158            Spi_lQSPIHwResetInit(LoopIndex);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4159            /* MISRA2012_RULE_11_5_JUSTIFICATION: QSPI base address access.
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4160              No side effects foreseen by violating this MISRA rule,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4161              as the pointer to the object type that it is
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4162              getting cast into, is a known type. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4163            /* MISRA2012_RULE_11_3_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4164             * effects foreseen by violating this MISRA rule, as the pointer to
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4165             * the object type that it is getting cast into, is a known type. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4166            SPI_INIT_DEINIT_WRITE_PERIP_ENDINIT_PROTREG(                        \ 
	lea	a12,0xf0001c00
.L976:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4167                &SPI_HW_MODULE[LoopIndex].CLC,                     \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4168                (uint32)SPI_QSPI_CLC_DISR_DISABLE);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4169  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4170        /* set the KernelStatus to SPI_UNINIT */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4171            Spi_RuntimeKernelVar[LoopIndex]->KernelStatus = SPI_UNINIT;
	mov	d11,d10
.L669:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4172            Spi_RuntimeKernelVar[LoopIndex] = NULL_PTR;
	mov.a	a13,#0
.L977:
	j	.L7
.L8:
	mov	d4,d10
.L670:
	call	Spi_lIsQSPIHwConfigured
.L671:
	jne	d2,#0,.L9
.L978:
	mov	d4,d10
.L672:
	call	Spi_lQSPIHwResetInit
.L673:
	sha	d15,d10,#8
	addsc.a	a4,a12,d15,#0
	mov	d4,#1
	call	Mcal_WritePeripEndInitProtReg
.L979:
	movh.a	a15,#@his(Spi_RuntimeKernelVar)
	lea	a15,[a15]@los(Spi_RuntimeKernelVar)
.L980:
	addsc.a	a15,a15,d10,#2
	ld.a	a15,[a15]
.L674:
	st.b	[a15],d11
.L675:
	movh.a	a15,#@his(Spi_RuntimeKernelVar)
	lea	a15,[a15]@los(Spi_RuntimeKernelVar)
.L981:
	addsc.a	a15,a15,d10,#2
.L982:
	st.a	[a15],a13
.L9:
	add	d10,#1
.L7:
	jlt.u	d10,#6,.L8
.L983:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4173          }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4174        }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4175  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4176        /* Reset all kernel / core pointers */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4177        Spi_RuntimeCoreVar[CoreId] = NULL_PTR;
	movh.a	a15,#@his(Spi_RuntimeCoreVar)
	lea	a15,[a15]@los(Spi_RuntimeCoreVar)
.L984:
	addsc.a	a15,a15,d8,#2
.L985:
	mov.a	a2,#0
.L986:
	st.a	[a15],a2
.L987:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4178  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4179        for(LoopIndex = 0U; LoopIndex < (uint8)MCAL_NO_OF_CORES; LoopIndex++)
	mov	d0,#0
.L668:
	j	.L10
.L11:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4180        {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4181          /* Check if all run-time variables of all Cores are NULL */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4182          if(Spi_RuntimeCoreVar[LoopIndex] != NULL_PTR)
	movh.a	a15,#@his(Spi_RuntimeCoreVar)
	lea	a15,[a15]@los(Spi_RuntimeCoreVar)
.L988:
	addsc.a	a15,a15,d0,#2
	ld.w	d15,[a15]
.L989:
	jeq	d15,#0,.L12
.L990:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4183          {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4184            ClearGlobalPtr = 0U;
	mov	d9,#0
.L12:
	add	d0,#1
.L10:
	jlt.u	d0,#6,.L11
.L991:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4185          }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4186        }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4187  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4188        /* Clear global configuration */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4189        /* [cover parentID={358DDA74-9A5D-445a-B887-BCDBC51E310F}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4190        if(ClearGlobalPtr == 1U)
	jeq	d9,#0,.L13
.L992:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4191        {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4192          Spi_kGlobalConfigPtr = NULL_PTR;
	movh.a	a15,#@his(Spi_kGlobalConfigPtr)
.L993:
	st.a	[a15]@los(Spi_kGlobalConfigPtr),a2
.L13:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4193        }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4194  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4195        /* [cover parentID={13453510-8CF2-4cbb-9FDE-455EE6DD11B4}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4196         Set return value as E_OK
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4197        [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4198        /* Return E_OK */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4199        RetVal = E_OK;
	mov	d2,#0
.L676:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4200      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4201      else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4202      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4203        /* [cover parentID={F9A2D1F8-5C57-4791-BC61-029B45ED96E4}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4204         Set return value as E_NOT_OK
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4205        [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4206        RetVal = E_NOT_OK;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4207      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4208    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4209    return RetVal;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4210  } /* End of function Spi_DeInit */
	ret
.L6:
	mov	d2,#1
.L994:
	ret
.L365:
	
__Spi_DeInit_function_end:
	.size	Spi_DeInit,__Spi_DeInit_function_end-Spi_DeInit
.L202:
	; End of function
	
	.sdecl	'.text.Spi_SyncTransmit.Code.Cpu0',code,cluster('Spi_SyncTransmit')
	.sect	'.text.Spi_SyncTransmit.Code.Cpu0'
	.align	2
	
	.global	Spi_SyncTransmit

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4211  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4212  #if(SPI_DEV_ERROR_DETECT == STD_ON) || (SPI_SAFETY_ENABLE == STD_ON)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4213  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4214  ** Traceability     : [cover parentID={65CE97FF-E7D9-48d8-B4E0-2B099EA1EA08}] **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4215  ** Syntax          : Std_ReturnType Spi_lCheckChannelParam(                   **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4216  **                                   const uint8 Api,                         **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4217  **                                   uint8 *const Channel,                    **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4218  **                                   const uint8 ApplicationChannelNumber,    **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4219  **                                   const uint8 BufEbIb)                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4220  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4221  ** Service ID      : NA                                                       **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4222  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4223  ** Sync/Async      : Synchronous                                              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4224  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4225  ** Reentrancy      : Reentrant                                                **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4226  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4227  ** Parameters (in) : Api: Service ID of API                                   **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4228  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4229  **                   ApplicationChannelNumber : channel-id from application   **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4230  **                   DataWidth: Check if channel is EB or IB                  **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4231  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4232  ** Parameters (out):  Channel : Physical Channel ID if sequence is            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4233  **                                        valid                               **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4234  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4235  ** Return value    : E_OK for valid channel else E_NOT_OK                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4236  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4237  ** Description     : This function checks if the application passed           **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4238  **                   channel-id is valid before operating on the parameter,   **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4239  **                   this function returns the physical-id as well for the    **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4240  **                   application channel-id.                                  **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4241  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4242  static Std_ReturnType Spi_lCheckChannelParam(const uint8 Api,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4243                                         uint8 * const Channel,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4244                                        const uint8 ApplicationChannelNumber,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4245                                        const uint8 BufEbIb)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4246  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4247    /* Get core information */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4248    Std_ReturnType RetVal = E_NOT_OK;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4249    uint32 CoreId = Mcal_GetCpuIndex();
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4250    const Spi_CoreConfigType *CoreConfigPtr;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4251    uint8 ChannelId;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4252  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4253    /*  Check if driver is not initialized */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4254    /* [cover parentID={690F9C55-49C7-4c76-B0DD-4F91B9977A35}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4255    RetVal = Spi_lCheckInitStatus(Api, (uint8)SPI_REPORT_DET);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4256    if(RetVal == (uint8)E_OK)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4257    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4258      /* Check if channel is with-in range and assigned to Core */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4259      /* [cover parentID={BA0F6CB9-DFE8-460c-B8A0-38E9C95DBE6F}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4260       Implement parameter checking
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4261      [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4262      /* [cover parentID={61912013-07D4-4421-9FE2-A34ACD3CD77D}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4263       Channel is not with-in range
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4264      [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4265      if(ApplicationChannelNumber < Spi_kGlobalConfigPtr->NoOfChannels)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4266      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4267        ChannelId = \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4268                    Spi_kGlobalConfigPtr->ChannelLookup[ApplicationChannelNumber];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4269        /* Check for channel within Core configuration range and check if
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4270            valid channel configuration (EB / IB) */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4271        /* [cover parentID={F7AD0A4A-B09A-41a3-BA72-9C3F50F8308C}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4272        Check if channel is assigned to core [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4273        CoreConfigPtr = Spi_kGlobalConfigPtr->CoreConfigPtr[CoreId];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4274        if((ChannelId < CoreConfigPtr->NoOfChannels) &&
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4275            (CoreConfigPtr->ChannelConfigPtr[ChannelId].ChannelType ==
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4276             BufEbIb) &&
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4277            (CoreConfigPtr->ChannelConfigPtr[ChannelId].ChannelId ==
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4278             ApplicationChannelNumber))
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4279        {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4280          *Channel = ChannelId;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4281          RetVal = E_OK;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4282        }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4283        else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4284        {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4285        /* [cover parentID={E4BA4182-981B-4b73-A0F0-327CE57C575C}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4286         return not ok [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4287          RetVal = E_NOT_OK;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4288          #if (SPI_MULTICORE_ERROR_DETECT == STD_ON)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4289          /* Report DET for invalid channel */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4290          /* [cover parentID={7A1EE8D3-41B0-49d3-8A2A-ED3ED507E070}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4291          Spi_lReportMulticoreError(Api, SPI_E_NOT_CONFIGURED);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4292          #else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4293          /* [cover parentID={2A266F8F-B99B-461b-B694-955184727C91}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4294              Report error invalid channel SPI_E_PARAM_CHANNEL
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4295             [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4296          /* [cover parentID={689D7163-D48A-44cf-A233-6BF4236CDFD6}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4297           Report error invalid channel SPI_E_PARAM_CHANNEL
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4298          [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4299  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4300          Spi_lReportError(Api, SPI_E_PARAM_CHANNEL );
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4301          #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4302        }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4303      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4304      else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4305      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4306        /* [cover parentID={E4BA4182-981B-4b73-A0F0-327CE57C575C}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4307         return not ok [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4308        RetVal = E_NOT_OK;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4309        /* Report DET as not configured to this core */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4310        /* [cover parentID={2A266F8F-B99B-461b-B694-955184727C91}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4311         Report error invalid channel SPI_E_PARAM_CHANNEL
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4312        [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4313        Spi_lReportError(Api, SPI_E_PARAM_CHANNEL );
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4314      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4315    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4316    return RetVal;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4317  }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4318  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4319  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4320  ** Traceability     : [cover parentID={2D629E1A-1FC2-43ec-B76D-9D9B591B5F18}] **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4321  ** Syntax          : Std_ReturnType Spi_lCheckSeqParam(const uint8 Api,       **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4322  **                    Spi_SequenceType *const Sequence,                       **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4323  **                    const Spi_SequenceType AppSequenceId,                   **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4324  **                                        const uint8 SyncAsyncIgnore)        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4325  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4326  ** Service ID      : NA                                                       **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4327  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4328  ** Sync/Async      : Synchronous                                              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4329  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4330  ** Reentrancy      : Reentrant                                                **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4331  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4332  ** Parameters (in) : Api    : Service ID of API                               **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4333  **                   AppSequenceId: Sequence id passed from application       **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4334  **                   SyncAsyncIgnore  : Sync(0) Or Async(1) Comms Or Ignore   **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4335  **                   Ignore(4) - When no operation on Buffer                  **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4336  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4337  ** Parameters (out): Sequence     : Physical sequence ID if sequence is valid **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4338  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4339  ** Return value    : returns E_OK on valid sequence else E_NOT_OK             **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4340  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4341  ** Description     : Checks if the application passed sequence Id is a valid  **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4342  **                   sequence to be transmitted and returns the "physical id" **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4343                       in the core configuration.                               **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4344  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4345  static Std_ReturnType Spi_lCheckSeqParam
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4346  (
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4347    const uint8 Api, Spi_SequenceType *const Sequence,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4348    const Spi_SequenceType AppSequenceId, const uint8 SyncAsyncIgnore
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4349  )
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4350  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4351    /*Initialize return value as E_NOT_OK and check if Driver is
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4352    not initialized   */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4353    Std_ReturnType RetVal = E_NOT_OK;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4354    uint32 CoreId = Mcal_GetCpuIndex();
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4355    const Spi_CoreConfigType *CoreConfigPtr;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4356    #if (MCAL_AR_VERSION == MCAL_AR_422)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4357    uint8 SyncAsyncComms = 0;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4358    #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4359    uint8 SequenceId = 0;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4360  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4361    /* [cover parentID={72038943-B89A-4d8f-B465-566EA5511E86}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4362       Check if driver is initialized
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4363       [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4364    /* Check if Driver is initialized */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4365    RetVal = Spi_lCheckInitStatus(Api, (uint8)SPI_REPORT_DET);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4366    if(RetVal == (uint8)E_OK)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4367    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4368      /* [cover parentID={9CDA3989-F3DC-4a56-8691-1C2183A8D00E}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4369       Sequence is not with-in range
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4370      [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4371      /* [cover parentID={71727B87-A217-4f65-AEC3-1060E700662F}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4372       Sequence for valid sequence
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4373       [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4374      /* Check if sequence is with-in range and assigned to core */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4375      if(AppSequenceId < Spi_kGlobalConfigPtr->NoOfSequences)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4376      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4377        SequenceId = Spi_kGlobalConfigPtr->SequenceLookup[AppSequenceId];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4378        CoreConfigPtr = Spi_kGlobalConfigPtr->CoreConfigPtr[CoreId];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4379        #if (MCAL_AR_VERSION == MCAL_AR_422)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4380        if((SyncAsyncIgnore == (uint8)SPI_IGNORE_COMMS_TYPE_CHECK) || \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4381            (SyncAsyncIgnore == \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4382             CoreConfigPtr->SequenceConfigPtr[SequenceId].u8Comm))
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4383        {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4384          SyncAsyncComms = 1;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4385        }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4386        #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4387        /* [cover parentID={3CB7F28D-06CD-4b52-B1E1-B744D9642291}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4388        Check if sequence belongs to this core
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4389        [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4390        /* Check if the Sequence is of type Sync / Async and logical
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4391          sequence ID passed by application maps to physical sequence ID */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4392        #if (MCAL_AR_VERSION == MCAL_AR_422)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4393        if((SequenceId < CoreConfigPtr->NoOfSequences) && \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4394            (SyncAsyncComms == 1U) && \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4395            (CoreConfigPtr->SequenceConfigPtr[SequenceId].SequenceId == \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4396             AppSequenceId))
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4397        #else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4398        if((SequenceId < CoreConfigPtr->NoOfSequences) && \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4399            (CoreConfigPtr->SequenceConfigPtr[SequenceId].SequenceId == \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4400             AppSequenceId))
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4401        #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4402        {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4403          *Sequence = SequenceId;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4404          RetVal = E_OK;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4405        }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4406        else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4407        {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4408          RetVal = E_NOT_OK;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4409          #if ((SPI_MULTICORE_ERROR_DETECT == STD_ON) || (SPI_SAFETY_ENABLE == STD_ON))
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4410            /* [cover parentID={61EB7FDA-35AC-4bbd-B4D5-3D92B394092D}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4411            /* Report DET as not configured to this core */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4412            Spi_lReportMulticoreError(Api, SPI_E_NOT_CONFIGURED);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4413          #else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4414            /* [cover parentID={0259108B-0177-438f-98AE-3799412B5252}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4415            Spi_lReportError(Api, SPI_E_PARAM_SEQ);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4416          #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4417        }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4418      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4419      else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4420      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4421        RetVal = E_NOT_OK;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4422        /* [cover parentID={0A8DCEDF-FFD1-466c-BD79-AE02EE8D7B4B}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4423           Report error SPI_E_PARAM_SEQ
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4424           [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4425  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4426        Spi_lReportError(Api, SPI_E_PARAM_SEQ);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4427      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4428    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4429    #if (MCAL_AR_VERSION == MCAL_AR_440)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4430     UNUSED_PARAMETER(SyncAsyncIgnore);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4431    #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4432    return RetVal;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4433  }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4434  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4435  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4436  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4437  #if(SPI_LEVEL_DELIVERED != 1U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4438  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4439  ** Traceability     : [cover parentID={C188D8C7-1D99-46b0-A4A3-1D6954BA29AB}] **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4440  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4441  ** Syntax          : Std_ReturnType Spi_SyncTransmit                          **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4442  **                       (const Spi_SequenceType Sequence)                    **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4443  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4444  ** Service ID      : 0x0A                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4445  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4446  ** Sync/Async      : Synchronous                                              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4447  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4448  ** Reentrancy      : Reentrant                                                **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4449  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4450  ** Parameters (in) : Sequence - Sequence Id                                   **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4451  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4452  ** Parameters (out): None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4453  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4454  ** Return value    : E_OK     : Synchronous transmission request is accepted  **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4455  **                   E_NOT_OK : Synchronous transmission request is rejected  **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4456  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4457  ** Description     : This API transmits the sequence synchronously over the   **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4458  **                   QSPI buses defined by the jobs associated with the       **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4459  **                   sequence. This API is synchronous, which means the       **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4460  **                   application invoking the API is blocked till the         **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4461  **                   sequence is transmitted completely.                      **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4462  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4463  /* [cover parentID={9F00E433-7E5B-4b9f-81C7-51910D4AE4AC}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4464  /* [cover parentID={02B1AFF8-7D20-4762-8ECD-FE9C2EAB6182}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4465  Std_ReturnType Spi_SyncTransmit(const Spi_SequenceType Sequence)
; Function Spi_SyncTransmit
.L138:
Spi_SyncTransmit:	.type	func
	mov	d8,d4
.L678:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4466  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4467    /* [cover parentID={5E3F6E79-BF62-4338-9CF8-10C2C0EC32D9}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4468     Get core information and initialize the return value as E_NOT_OK
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4469    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4470    Std_ReturnType RetVal = E_NOT_OK;
	mov	d11,#1
.L680:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4471    uint32 CoreId = Mcal_GetCpuIndex();
	call	Mcal_GetCpuIndex
.L677:
	mov	d9,d2
.L683:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4472    const Spi_CoreConfigType *CoreConfigPtr;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4473    uint8 PhysicalSeqId = 0U;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4474    uint8 temp;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4475    #if (MCAL_AR_VERSION == MCAL_AR_440)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4476    #if (SPI_LEVEL_DELIVERED == 2U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4477    Spi_JobType StartId = 0U;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4478    Spi_JobType EndId = 0U;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4479    Spi_JobType JobId;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4480    #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4481    #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4482    /* [cover parentID={CAD07645-AE60-407a-876A-4B98D5D1F249}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4483    SPI_DEV_ERROR_DETECT or SPI_SAFETY_ENABLE is ON
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4484    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4485    #if ((SPI_DEV_ERROR_DETECT == STD_ON) || (SPI_SAFETY_ENABLE == STD_ON))
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4486    /* [cover parentID={F9320784-0056-4a5e-9DDF-CD66493E6AB1}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4487     Check the sequence ID passed is valid
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4488    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4489    /* MISRA2012_RULE_1_3_JUSTIFICATION: Address of variable PhysicalSeqId
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4490      is used inside Spi_lCheckSeqParam() only to read values.
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4491      The address is not stored for later usage in Spi_lCheckSeqParam().
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4492      Hence it is safe to pass the address of the local variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4493    RetVal = Spi_lCheckSeqParam(SPI_SID_SYNCTRANSMIT, &PhysicalSeqId,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4494                                Sequence, (uint8)SPI_SYNC_COMMS_TYPE);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4495    if(RetVal == (uint8)E_OK)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4496    #else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4497    /* [cover parentID={CB55B553-93ED-4562-9CCB-6ED3B6EE9023}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4498    /* If DET / SAFETY is OFF - Get sequence ID from look-up directly */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4499    PhysicalSeqId = Spi_kGlobalConfigPtr->SequenceLookup[Sequence];
	movh.a	a15,#@his(Spi_kGlobalConfigPtr)
	ld.a	a15,[a15]@los(Spi_kGlobalConfigPtr)
.L1046:
	ld.a	a2,[a15]24
.L1047:
	addsc.a	a2,a2,d8,#0
	ld.bu	d8,[a2]
.L679:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4500    #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4501      /* [cover parentID={E8817E95-6C6C-4f5e-8D45-B1B1E7847D28}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4502       Sequence ID is valid
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4503      [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4504    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4505      CoreConfigPtr = Spi_kGlobalConfigPtr->CoreConfigPtr[CoreId];
	addsc.a	a15,a15,d9,#2
	ld.a	a15,[a15]
.L684:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4506      temp = CoreConfigPtr->SequenceConfigPtr[PhysicalSeqId].HwModuleUsed;
	mul	d15,d8,#12
.L1048:
	ld.a	a15,[a15]
.L685:
	addsc.a	a15,a15,d15,#0
.L1049:
	ld.bu	d10,[a15]10
.L686:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4507  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4508      /* [cover parentID={18D86A38-926A-4dd7-9812-392EDBB48AB3}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4509        Lock and Update kernel / driver status to SPI_BUSY before transmission
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4510       [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4511      /* [cover parentID={2E4EB335-F754-4b65-90BA-D6D51A4A9B96}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4512      SchM_Enter_Spi_SyncLock();
	call	SchM_Enter_Spi_SyncLock
.L682:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4513  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4514      /* [cover parentID={6FFDE37E-7CDE-4c9d-BDCB-4AF43A9F5AC2}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4515       SPI_SUPPORT_CONCURRENT_SYNC_TRANSMIT
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4516      [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4517      #if(SPI_SUPPORT_CONCURRENT_SYNC_TRANSMIT == STD_ON)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4518      /* Check if QSPI IP is transmitting a sequence */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4519      if(Spi_RuntimeKernelVar[temp]->KernelStatus == SPI_IDLE)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4520        /* [cover parentID={C42E3840-F02B-4a99-85C7-85304B1D5C4B}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4521         Support for concurrent synchronous transmission is OFF
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4522        [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4523      #else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4524      /* Check if the QSPI driver status is BUSY - One of the QSPI assigned to
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4525          core is transmitting a sequence */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4526      if((Spi_RuntimeKernelVar[temp]->KernelStatus == SPI_IDLE)
	movh.a	a15,#@his(Spi_RuntimeKernelVar)
	lea	a15,[a15]@los(Spi_RuntimeKernelVar)
.L1050:
	addsc.a	a15,a15,d10,#2
	ld.a	a15,[a15]
.L1051:
	ld.bu	d0,[a15]
.L1052:
	jne	d0,#1,.L16
.L1053:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4527          && (Spi_RuntimeCoreVar[CoreId]->KernelLock == 0U))
	movh.a	a15,#@his(Spi_RuntimeCoreVar)
	lea	a15,[a15]@los(Spi_RuntimeCoreVar)
.L1054:
	addsc.a	a15,a15,d9,#2
	ld.a	a15,[a15]
.L1055:
	ld.w	d15,[a15]
.L1056:
	jne	d15,#0,.L17
.L1057:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4528      #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4529        /* [cover parentID={E9FA4584-684A-48db-9659-FDD68C5E573D}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4530         QSPI not busy
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4531        [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4532      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4533        /* [cover parentID={63A3DC8E-0A07-4304-A4DB-FB565C98014D}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4534         Lock kernel
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4535        [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4536        Spi_RuntimeCoreVar[CoreId]->KernelLock |= (uint32)(1UL<<temp);
	movh.a	a15,#@his(Spi_RuntimeCoreVar)
	lea	a15,[a15]@los(Spi_RuntimeCoreVar)
.L1058:
	addsc.a	a15,a15,d9,#2
	ld.a	a15,[a15]
.L1059:
	sh	d0,d0,d10
.L1060:
	st.w	[a15],d0
.L1061:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4537  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4538        /* [cover parentID={223FB761-0A30-4AD8-B380-A348933A8C25}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4539        /* Update the Kernel status to SPI_BUSY */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4540        Spi_RuntimeKernelVar[temp]->KernelStatus = SPI_BUSY;
	movh.a	a15,#@his(Spi_RuntimeKernelVar)
	lea	a15,[a15]@los(Spi_RuntimeKernelVar)
.L1062:
	addsc.a	a15,a15,d10,#2
	ld.a	a15,[a15]
.L1063:
	mov	d0,#2
.L1064:
	st.b	[a15],d0
.L1065:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4541  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4542        /* [cover parentID={186501B5-12E1-4987-8CC3-52F52EC321F9}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4543        Reentrant function [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4544        /* Release lock */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4545        SchM_Exit_Spi_SyncLock();
	call	SchM_Exit_Spi_SyncLock
.L1066:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4546  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4547        /* [cover parentID={D8357FF1-588C-4f23-B22F-4C2C6F770C45}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4548         Transmit
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4549        [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4550        /* [cover parentID={1F968DD8-4408-4054-B71F-F9AEDFD46ECD}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4551         Get the return value
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4552        [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4553        RetVal = Spi_lSyncTransmit(PhysicalSeqId);
	mov	d4,d8
.L687:
	call	Spi_lSyncTransmit
.L681:
	mov	d11,d2
.L689:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4554  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4555        /* [cover parentID={A0622DC3-D4F6-4987-BDB5-2D0195D96BF0}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4556        Reentrant function[/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4557        /* Lock and Update kernel / driver status to IDLE after transmission */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4558        SchM_Enter_Spi_SyncLock();
	call	SchM_Enter_Spi_SyncLock
.L688:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4559        Spi_RuntimeCoreVar[CoreId]->KernelLock &= (uint32)(~(1UL<<temp));
	movh.a	a15,#@his(Spi_RuntimeCoreVar)
	lea	a15,[a15]@los(Spi_RuntimeCoreVar)
.L1067:
	addsc.a	a15,a15,d9,#2
	ld.a	a15,[a15]
.L1068:
	movh.a	a2,#@his(Spi_RuntimeCoreVar)
	lea	a2,[a2]@los(Spi_RuntimeCoreVar)
.L1069:
	addsc.a	a2,a2,d9,#2
	ld.a	a2,[a2]
.L1070:
	ld.w	d15,[a2]
.L1071:
	mov	d1,#1
.L1072:
	sh	d0,d1,d10
.L1073:
	mov	d2,#-1
	xor	d0,d2
.L1074:
	and	d15,d0
	st.w	[a15],d15
.L1075:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4560  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4561        /* Update the Kernel status to SPI_IDLE */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4562        /* [cover parentID={2816B8E0-25CB-4b1f-97D3-05F32324CCD9}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4563        #if (MCAL_AR_VERSION == MCAL_AR_440)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4564        #if (SPI_LEVEL_DELIVERED == 2U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4565        /* [cover parentID={99628208-D609-4f4d-AA03-E0F0C63435B5}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4566        Check if JobQueuePtr is Initialized and StartId equals EndId[/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4567        if(Spi_RuntimeKernelVar[temp]->JobQueuePtr != NULL_PTR)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4568        {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4569          StartId = Spi_RuntimeKernelVar[temp]->JobQueuePtr->QueueStartIndex;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4570          EndId = Spi_RuntimeKernelVar[temp]->JobQueuePtr->QueueEndIndex;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4571        }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4572  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4573        if(StartId == EndId)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4574        #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4575        #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4576        {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4577         Spi_RuntimeKernelVar[temp]->KernelStatus = SPI_IDLE;
	movh.a	a15,#@his(Spi_RuntimeKernelVar)
	lea	a15,[a15]@los(Spi_RuntimeKernelVar)
.L1076:
	addsc.a	a15,a15,d10,#2
	ld.a	a15,[a15]
.L1077:
	st.b	[a15],d1
.L1078:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4578        }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4579        /* Release lock */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4580        SchM_Exit_Spi_SyncLock();
	call	SchM_Exit_Spi_SyncLock
.L1079:
	j	.L18
.L17:
.L16:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4581        /* [cover parentID={5FE4AFFA-9879-4edf-8326-128018961F40}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4582        #if(MCAL_AR_VERSION == MCAL_AR_440)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4583        #if (SPI_LEVEL_DELIVERED == 2U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4584        /* Enter SchM */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4585        SchM_Enter_Spi_Queue_Update();
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4586        /* [cover parentID={411B9922-1814-401d-833C-5FE6ED940045}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4587  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4588        if(StartId != EndId)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4589        {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4590          Spi_RuntimeKernelVar[temp]->AsyncComStatus = SPI_BUSY;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4591          JobId = Spi_RuntimeKernelVar[temp]->JobQueuePtr->
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4592                     JobAndSeqQueuePtr[StartId].QueueJobId;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4593          Spi_RuntimeKernelVar[temp]->JobQueuePtr->CurrentJobIndex = 0U;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4594  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4595          /* Start Next Job in the Queue */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4596          Spi_lAsyncStartJob(JobId);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4597        }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4598  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4599        /* Enter SchM */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4600        SchM_Exit_Spi_Queue_Update();
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4601        #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4602        #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4603      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4604      else  /* Report DET as Sequence in progress */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4605      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4606        /* [cover parentID={186501B5-12E1-4987-8CC3-52F52EC321F9}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4607        Reentrant function [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4608        /* Release lock */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4609        SchM_Exit_Spi_SyncLock();
	call	SchM_Exit_Spi_SyncLock
.L1080:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4610        #if ((SPI_DEV_ERROR_DETECT == STD_ON) || (SPI_SAFETY_ENABLE == STD_ON))
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4611        RetVal = E_NOT_OK;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4612        #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4613        #if (((MCAL_AR_VERSION == MCAL_AR_422) && \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4614        ((SPI_DEV_ERROR_DETECT == STD_ON) || (SPI_SAFETY_ENABLE == STD_ON))) || \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4615        ((MCAL_AR_VERSION == MCAL_AR_440) && (SPI_RUNTIME_ERROR_DETECT == STD_ON)))
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4616        /* [cover parentID={983EDCE2-A819-4ece-A83E-C0C6845002DB}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4617        Report runtime error [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4618        Spi_lReportRuntimeDetError(SPI_SID_SYNCTRANSMIT, SPI_E_SEQ_IN_PROCESS);
	mov	d4,#10
.L1081:
	mov	d5,#58
	call	Spi_lReportRuntimeDetError
.L18:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4619        #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4620      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4621  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4622    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4623    /* [cover parentID={DFD2402A-EB24-495f-9993-C1890F8E39C2}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4624     Return status
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4625    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4626    return RetVal;
	mov	d2,d11
.L690:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4627  }
	ret
.L401:
	
__Spi_SyncTransmit_function_end:
	.size	Spi_SyncTransmit,__Spi_SyncTransmit_function_end-Spi_SyncTransmit
.L227:
	; End of function
	
	.sdecl	'.text.Spi_lGetChannelDataWidth.Code.Cpu0',code,cluster('Spi_lGetChannelDataWidth')
	.sect	'.text.Spi_lGetChannelDataWidth.Code.Cpu0'
	.align	2
	

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4628  #endif /* SPI_LEVEL_DELIVERED != 1U */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4629  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4630  #if (MCAL_AR_VERSION == MCAL_AR_440)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4631  #if(SPI_LEVEL_DELIVERED == 2U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4632  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4633  ** Traceability     : [cover parentID={6062F736-AF8B-4256-B77B-436832840479}] **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4634  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4635  ** Syntax          : Std_ReturnType Spi_lValidateDMAConfiguration             **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4636  **                   (const Spi_SequenceType Sequence)                        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4637  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4638  ** Service ID      : NA                                                       **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4639  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4640  ** Sync/Async      : Synchronous                                              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4641  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4642  ** Reentrancy      : Reentrant                                                **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4643  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4644  ** Parameters (in) : Sequence - Sequence ID                                   **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4645  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4646  ** Parameters (out): None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4647  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4648  ** Return value    : E_OK: DMA Channels are configured                        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4649  **                   E_NOT_OK: DMA channels are not configured                **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4650  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4651  ** Description     : Checks for the DMA channel configuration                 **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4652  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4653  static Std_ReturnType Spi_lValidateDMAConfiguration(const Spi_SequenceType Sequence)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4654  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4655    Spi_JobType JobIndex;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4656    uint8 HwModule;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4657    Std_ReturnType RetVal = E_OK;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4658  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4659    /* Get the core information */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4660    uint32 CoreId = Mcal_GetCpuIndex();
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4661    const Spi_CoreConfigType *CoreConfigPtr =
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4662      Spi_kGlobalConfigPtr->CoreConfigPtr[CoreId];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4663  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4664    JobIndex =
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4665        CoreConfigPtr->SequenceConfigPtr[Sequence].JobLinkPtrPhysical[0U];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4666    HwModule = CoreConfigPtr->JobConfigPtr[JobIndex].HwUnit &           \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4667                 SPI_HWUNIT_MASK;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4668  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4669    /* Check if DMA channels are configured for the QSPI HW, If not reject
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4670     * the request */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4671    /* [cover parentID={24710AB8-025E-41f3-87D0-B594A9BF2191}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4672      Check for DMA configuration[/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4673    if ((CoreConfigPtr->QSPIHwConfigPtr[HwModule]->DMARxChannel == \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4674                                 SPI_DMA_CHNL_INVALID) \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4675          || (CoreConfigPtr->QSPIHwConfigPtr[HwModule]->DMATxChannel ==  \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4676                                 SPI_DMA_CHNL_INVALID))
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4677    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4678      /* [cover parentID={2FACFC68-7BB5-462a-ACDD-48364D56F70D}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4679      Report DET SPI_E_DMA_CHANNEL_NOT_CONFIGURED[/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4680      #if ((SPI_DEV_ERROR_DETECT == STD_ON) || (SPI_SAFETY_ENABLE == STD_ON))
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4681      Spi_lReportError(SPI_SID_ASYNCTRANSMIT,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4682                   SPI_E_DMA_CHANNEL_NOT_CONFIGURED);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4683      #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4684      RetVal = E_NOT_OK;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4685    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4686  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4687    return RetVal;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4688  }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4689  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4690  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4691  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4692  #if(SPI_LEVEL_DELIVERED != 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4693  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4694  ** Traceability     : [cover parentID={A9F5FE85-F0D8-45E1-B33E-6DDA2D01E937}] **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4695  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4696  ** Syntax          : Std_ReturnType Spi_lValidateMoveCounterLimit             **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4697  **                   (const Spi_SequenceType Sequence)                        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4698  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4699  ** Service ID      : NA                                                       **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4700  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4701  ** Sync/Async      : Synchronous                                              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4702  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4703  ** Reentrancy      : Reentrant                                                **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4704  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4705  ** Parameters (in) : Sequence - Sequence ID                                   **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4706  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4707  ** Parameters (out): None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4708  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4709  ** Return value    : E_OK: Move Counter limit is not exceeded                 **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4710  **                   E_NOT_OK: Move Counter limit is exceeded                 **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4711  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4712  ** Description     : Checks for the Move counter                              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4713  **                   8190 elements limitation                                 **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4714  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4715  static Std_ReturnType Spi_lValidateMoveCounterLimit(const Spi_SequenceType Sequence)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4716  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4717    const Spi_SequenceConfigType* SeqConfigPtr;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4718    const Spi_JobConfigType* JobConfigPtr;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4719    uint32 NoOfElements;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4720    Spi_JobType JobId, JobIndex;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4721    Std_ReturnType RetVal = E_OK;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4722  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4723    /* Get the core information */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4724    uint32 CoreId = Mcal_GetCpuIndex();
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4725    const Spi_CoreConfigType *CoreConfigPtr =
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4726      Spi_kGlobalConfigPtr->CoreConfigPtr[CoreId];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4727  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4728    /* Get the sequence configuration from core configuration */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4729    SeqConfigPtr = &CoreConfigPtr->SequenceConfigPtr[Sequence];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4730  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4731    /* Initialize Job Index to the first job and fetch first job */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4732    JobIndex = 0U;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4733    JobId = SeqConfigPtr->JobLinkPtrPhysical[JobIndex];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4734    do
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4735    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4736      JobConfigPtr = &CoreConfigPtr->JobConfigPtr[JobId];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4737      NoOfElements = Spi_lGetTotalBytesOfJob(JobConfigPtr);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4738      /* [cover parentID={AF8EAB64-B206-46aa-A6EC-63E0FB9F6D00}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4739      Check for 8190 elements[/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4740      if (NoOfElements > SPI_MOVE_COUNTER_LIMIT)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4741      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4742        RetVal = E_NOT_OK;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4743        break;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4744      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4745      /* Traverse through next job for transmisaion */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4746      JobIndex++;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4747      JobId = SeqConfigPtr->JobLinkPtrPhysical[JobIndex];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4748    /* Check if all jobs are transmitted */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4749    } while(JobId != SPI_JOB_DELIMITER);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4750  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4751    /* Report Move counter DET */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4752    if (RetVal == E_NOT_OK)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4753    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4754      /* [cover parentID={AF60586F-91B4-4376-8277-B591EEF3A069}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4755      Report SPI_E_MOVECOUNTER_LIMIT_EXCEEDED [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4756      #if ((SPI_DEV_ERROR_DETECT == STD_ON) || (SPI_SAFETY_ENABLE == STD_ON))
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4757      Spi_lReportError(SPI_SID_ASYNCTRANSMIT,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4758                 SPI_E_MOVECOUNTER_LIMIT_EXCEEDED);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4759      #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4760    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4761  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4762    return RetVal;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4763  }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4764  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4765  ** Traceability     : [cover parentID={04B0F0FC-AF2D-4fa7-9FC9-5C7C7230E393}] **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4766  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4767  ** Syntax          : Std_ReturnType Spi_AsyncTransmit                         **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4768  **                   (const Spi_SequenceType Sequence)                        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4769  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4770  ** Service ID      : 0x03                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4771  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4772  ** Sync/Async      : Asynchronous                                             **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4773  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4774  ** Reentrancy      : Reentrant                                                **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4775  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4776  ** Parameters (in) : Sequence - Sequence ID                                   **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4777  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4778  ** Parameters (out): None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4779  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4780  ** Return value    : E_OK: Transmit request accepted                          **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4781  **                   E_NOT_OK: Transmit request rejected                      **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4782  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4783  ** Description     : This API transmits the sequence asynchronously over the  **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4784  **                   QSPI buses defined by the jobs associated with the       **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4785  **                   sequence. This API is asynchronous, which means the      **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4786  **                   application invoking the API is not blocked till the     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4787  **                   sequence is transmitted completely and completion of     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4788  **                   transmission would be notified (if configured).          **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4789  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4790  /* [cover parentID={9F00E433-7E5B-4b9f-81C7-51910D4AE4AC}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4791  Std_ReturnType Spi_AsyncTransmit(const Spi_SequenceType Sequence)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4792  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4793    const Spi_JobType* SeqJobLinkPtr;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4794    Spi_JobType JobIndex;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4795    Std_ReturnType RetVal = E_NOT_OK;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4796    uint8 HwModule;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4797    uint32 CoreId;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4798    const Spi_CoreConfigType *CoreConfigPtr;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4799    uint8 SeqIndex = 0;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4800  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4801    /* [cover parentID={22753B04-4DC8-4052-950D-795AC66F3C8D}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4802     Get core information
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4803    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4804    /* Get Core information */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4805    CoreId = Mcal_GetCpuIndex();
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4806    /* [cover parentID={3B9C8D0A-6932-468c-ABA8-82309F1A10E1}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4807    SPI_DEV_ERROR_DETECT or SPI_SAFETY_ENABLE is ON
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4808    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4809    #if ((SPI_DEV_ERROR_DETECT == STD_ON) || (SPI_SAFETY_ENABLE == STD_ON))
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4810    /* [cover parentID={81B220A3-BCA0-4819-AA20-B6D9667DA441}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4811     Check if the sequence ID passed is valid
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4812    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4813    /* Check if the sequence ID passed is valid */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4814    /* MISRA2012_RULE_1_3_JUSTIFICATION: Address of variable SeqIndex
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4815      is used inside Spi_lCheckSeqParam() only to read values.
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4816      The address is not stored for later usage in Spi_lCheckSeqParam().
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4817      Hence it is safe to pass the address of the local variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4818    RetVal = Spi_lCheckSeqParam(SPI_SID_ASYNCTRANSMIT, &SeqIndex,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4819                                Sequence, (uint8)SPI_ASYNC_COMMS_TYPE);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4820    /* [cover parentID={7E4D63A8-E89D-44ce-B0DA-7BE84E849917}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4821     Sequence ID is valid
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4822    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4823    if(RetVal == (uint8)E_OK)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4824    #else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4825    /* [cover parentID={16FF7ECD-A916-4f5d-8244-BB0DACE8F803}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4826    /* If DET / SAFETY is OFF - Get the sequence ID from
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4827        look-up table directly */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4828    SeqIndex = Spi_kGlobalConfigPtr->SequenceLookup[Sequence];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4829    #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4830    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4831      CoreConfigPtr = Spi_kGlobalConfigPtr->CoreConfigPtr[CoreId];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4832      /* Get the first job ID of sequence */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4833      JobIndex =
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4834        CoreConfigPtr->SequenceConfigPtr[SeqIndex].JobLinkPtrPhysical[0U];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4835      HwModule = CoreConfigPtr->JobConfigPtr[JobIndex].HwUnit &           \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4836                 SPI_HWUNIT_MASK;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4837      RetVal =  Spi_lValidateMoveCounterLimit(SeqIndex);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4838      /* [cover parentID={ED8F1966-A634-45ee-BF62-074CE47A3257}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4839      if (RetVal == E_OK)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4840      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4841        /* [cover parentID={F1C29AF0-F44A-4672-9DF8-26E3AB7F8198}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4842        /* Check if Async transmit request can be accepted or not */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4843        #if (MCAL_AR_VERSION == MCAL_AR_440)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4844        #if (SPI_LEVEL_DELIVERED == 2U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4845        RetVal = Spi_lValidateDMAConfiguration(SeqIndex);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4846        /* [cover parentID={441C82F0-700B-48bc-A4D6-39150C950A2C}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4847        if (RetVal == E_OK)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4848        #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4849        #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4850        {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4851          /* [cover parentID={9E7704FD-A609-4af2-965A-2EF6DF91F70A}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4852           Enter SchM
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4853          [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4854          /* Enter SchM - Lock till Queue information is updated */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4855          SchM_Enter_Spi_Queue_Update();
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4856          /* [cover parentID={357A8EAF-6785-4f18-803F-1CAB43E4F933}] Return E_NOT_OK
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4857          if space is not available[/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4858          /* Check if Space is available in the Job Queue */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4859          RetVal = Spi_lIsSlotsAvailableInQueue(                                  \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4860               CoreConfigPtr->SequenceConfigPtr[SeqIndex].NoOfJobInSeq,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4861               HwModule);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4862          if(RetVal == (uint8)E_OK)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4863          {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4864            /* [cover parentID={9EBFF007-E03E-4f64-848F-4F1402C3A89C}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4865             Check the status of the sequence to be transmitted is SPI_SEQ_PENDING
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4866            [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4867            /* Check if the sequence to be transmitted is PENDING */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4868            if(Spi_RuntimeCoreVar[CoreId]->SeqStatus[SeqIndex] ==
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4869              SPI_SEQ_PENDING)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4870            {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4871              /* [cover parentID={D7E8E444-37FA-4441-B346-12E6873DD61F}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4872              Return E_NOT_OK
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4873              [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4874              /* [cover parentID={F3A5BC7D-385D-4dba-A34C-5A4AAEC97A66}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4875              Return E_NOT_OK
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4876              /cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4877              RetVal = E_NOT_OK;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4878            }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4879            else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4880            {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4881              /* [cover parentID={5683E7B6-3211-4e4c-ACD8-BB4399309C5E}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4882              /* Check if any of the jobs in sequence is in
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4883                Queue to be transmitted */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4884              RetVal = Spi_lCheckJobIsNotShared(SeqIndex);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4885            }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4886            /* [cover parentID={C249F613-B493-4eb4-9747-0CEB23306D93}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4887            if(RetVal == (uint8)E_OK)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4888            {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4889              /* [cover parentID={23F5859D-149F-4590-8A80-0795E4F1D0AB}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4890              Accepted to be transmitted, set the sequence status to be
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4891              SPI_SEQ_PENDING
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4892              [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4893              /* [cover parentID={7791E038-1371-46c5-B165-FAB25123602B}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4894               The status of the sequence to be transmitted is SPI_SEQ_PENDING
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4895              [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4896              /* Accepted to be transmitted, set Sequence status to pending */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4897              Spi_RuntimeCoreVar[CoreId]->SeqStatus[SeqIndex] = SPI_SEQ_PENDING;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4898                SeqJobLinkPtr =
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4899                 CoreConfigPtr->SequenceConfigPtr[SeqIndex].JobLinkPtrPhysical;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4900              /* Set the status of all the jobs belonging to the sequence to
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4901              SPI_JOB_QUEUED */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4902              JobIndex = 0U;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4903              do
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4904              {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4905                /* [cover parentID={F60B2913-0652-483d-B07A-95B754848BC8}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4906                 Set the status to SPI_JOB_QUEUED
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4907                [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4908                Spi_RuntimeCoreVar[CoreId]->JobStatus[SeqJobLinkPtr[JobIndex]] =
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4909                  SPI_JOB_QUEUED;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4910                JobIndex++;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4911              } while(SeqJobLinkPtr[JobIndex] != SPI_JOB_DELIMITER);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4912              /* [cover parentID={997FEA9D-A565-4a91-A115-5D60B44A4F49}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4913               Insert Jobs into the sequence as per priority
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4914              [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4915              /* [cover parentID={992BDC09-D63C-4c19-8FE7-9D5444D28D11}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4916               Next job with high priority
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4917              [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4918              /* insert Jobs into the sequence as per priority */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4919              Spi_lInsertSeqInQueue(SeqIndex);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4920  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4921              /* [cover parentID={0A618E6A-BA5B-44a8-92DE-A93EE67B52DE}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4922               Update kernel bus state to SPI_BUSY and call operation
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4923               Spi_lAsyncStartJob to start job transmission
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4924              [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4925              /* Update kernel bus status to BUSY, indicating transmission
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4926                in progress */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4927              if(Spi_RuntimeKernelVar[HwModule]->KernelStatus == SPI_IDLE)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4928              {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4929                Spi_RuntimeKernelVar[HwModule]->AsyncComStatus = SPI_BUSY;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4930                /* Update the HW unit status to SPI_BUSY */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4931                Spi_RuntimeKernelVar[HwModule]->KernelStatus = SPI_BUSY;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4932                Spi_RuntimeKernelVar[HwModule]->JobQueuePtr->
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4933                CurrentJobIndex = 0U;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4934  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4935                /* Get the first job ID and start transmission from Queue */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4936                JobIndex = CoreConfigPtr->
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4937                           SequenceConfigPtr[SeqIndex].JobLinkPtrPhysical[0U];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4938                Spi_lAsyncStartJob(JobIndex);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4939              }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4940              /* Exit SchM - Unlock and exit, return E_OK */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4941              SchM_Exit_Spi_Queue_Update();
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4942            }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4943            else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4944            {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4945              /* [cover parentID={0FAF292F-800D-4414-ABA7-1D502B1E6494}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4946              /* [cover parentID={B1E5D2FE-218E-4918-B479-36DD14664906}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4947              Report error as SPI_E_SEQ_PENDING
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4948             [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4949             #if (((MCAL_AR_VERSION == MCAL_AR_422) && \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4950             ((SPI_DEV_ERROR_DETECT == STD_ON) || (SPI_SAFETY_ENABLE == STD_ON))) \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4951             ||((MCAL_AR_VERSION == MCAL_AR_440) && \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4952              (SPI_RUNTIME_ERROR_DETECT == STD_ON)))
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4953             Spi_lReportRuntimeDetError(SPI_SID_ASYNCTRANSMIT, SPI_E_SEQ_PENDING);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4954             #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4955             /* Exit SchM - Unlock and exit, return E_OK */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4956             SchM_Exit_Spi_Queue_Update();
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4957            }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4958          }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4959          else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4960          {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4961            #if ((SPI_DEV_ERROR_DETECT == STD_ON) || (SPI_SAFETY_ENABLE == STD_ON))
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4962            /* [cover parentID={24A363E0-A2F6-4091-87B9-6BB52B9BA692}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4963            SPI_E_QUEUE_FULL DET [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4964            Spi_lReportError(SPI_SID_ASYNCTRANSMIT,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4965                     SPI_E_QUEUE_FULL);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4966            #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4967            /* Exit SchM - Unlock and exit */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4968            SchM_Exit_Spi_Queue_Update();
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4969          }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4970        }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4971      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4972    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4973    /* [cover parentID={C83B8CE7-2FAC-4cf8-B425-EE507919086B}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4974     Return status
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4975    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4976    return RetVal;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4977  } /* End of function Spi_AsyncTransmit */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4978  #endif /* SPI_LEVEL_DELIVERED != 0U */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4979  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4980  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4981  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4982  ** Traceability     : [cover parentID={7715CA85-2C2C-47af-9CD1-8E3E5DA801DB}] **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4983  ** Syntax          : static uint8 Spi_lGetChannelDataWidth(                   **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4984  **                    const Spi_ChannelConfigType* const ChnlConfigPtr)       **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4985  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4986  ** Service ID      : NA                                                       **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4987  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4988  ** Sync/Async      : Asynchronous                                             **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4989  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4990  ** Reentrancy      : Reentrant                                                **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4991  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4992  ** Parameters (in) : ChnlConfigPtr - Channel configuration                    **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4993  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4994  ** Parameters (out): None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4995  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4996  ** Return value    : Size of data configured in channel configuration         **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4997  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4998  ** Description     : Function returns the data width in bytes for which the   **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  4999  **                   HW has to be configured for, returns 1, 2 or 4 bytes.    **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5000  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5001  static uint8 Spi_lGetChannelDataWidth(
; Function Spi_lGetChannelDataWidth
.L140:
Spi_lGetChannelDataWidth:	.type	func

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5002      const Spi_ChannelConfigType* const ChnlConfigPtr)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5003  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5004    uint8 SizeofElement = 0;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5005  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5006    /* [cover parentID={63884B77-5C71-411e-A320-9F8053C47F13}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5007     Data width to be transmitted on SPI bus
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5008    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5009    /* [cover parentID={F6679606-E01B-42a3-A2A2-E8C2DCD31224}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5010      Check if 32-bit data to be transmitted [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5011    if(((ChnlConfigPtr->DataConfig) & (uint8)SPI_BIT_MASK_6_TO_0)        \ 
	ld.bu	d15,[a4]7
.L1096:
	and	d15,#127
.L1097:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5012        > SPI_16BIT_DATAWIDTH)
	mov	d0,#16
.L1098:
	jge.u	d0,d15,.L20
.L1099:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5013    { /* Size is 4 Bytes */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5014      SizeofElement = 4U;
	mov	d2,#4
.L691:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5015    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5016     /* [cover parentID={2520FC44-193A-4b3f-9F72-4183D4F29EF9}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5017      Check if 16-bit data to be transmitted [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5018    else if(((ChnlConfigPtr->DataConfig) & (uint8)SPI_BIT_MASK_6_TO_0)   \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5019            > SPI_8BIT_DATAWIDTH)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5020    { /* Size is 2 Bytes */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5021      SizeofElement = 2U;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5022    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5023    else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5024    /* [cover parentID={C06F312A-8D81-4118-B3FE-C4E4A3D81ECA}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5025      Check if 8-bit data to be transmitted [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5026    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5027      /* Size is 1 Byte */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5028      SizeofElement = 1U;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5029    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5030  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5031    /* Return Size */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5032    return SizeofElement;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5033  }
	ret
.L20:
	ld.bu	d15,[a4]7
.L1100:
	and	d15,#127
.L1101:
	mov	d0,#8
.L1102:
	lt.u	d2,d0,d15
.L692:
	add	d2,#1
.L1103:
	ret
.L412:
	
__Spi_lGetChannelDataWidth_function_end:
	.size	Spi_lGetChannelDataWidth,__Spi_lGetChannelDataWidth_function_end-Spi_lGetChannelDataWidth
.L237:
	; End of function
	
	.sdecl	'.text.Spi_SetupEB.Code.Cpu0',code,cluster('Spi_SetupEB')
	.sect	'.text.Spi_SetupEB.Code.Cpu0'
	.align	2
	
	.global	Spi_SetupEB

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5034  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5035  #if(SPI_CHANNEL_BUFFERS_ALLOWED != 1U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5036  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5037  ** Traceability     : [cover parentID={A7D8ABB9-C699-4875-8F58-3C9A3AFBB8F8}] **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5038  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5039  ** Syntax          : Std_ReturnType Spi_WriteIB                               **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5040  **                   (                                                        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5041  **                     const Spi_ChannelType Channel,                         **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5042  **                     const Spi_DataBufferType* const DataBufferPtr          **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5043  **                   )                                                        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5044  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5045  ** Service ID      : 0x02                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5046  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5047  ** Sync/Async      : Synchronous                                              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5048  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5049  ** Reentrancy      : Reentrant for different channels                         **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5050  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5051  ** Parameters (in) : Channel - Specifies the channel ID                       **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5052  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5053  ** Parameters (out): const DataBufferPtr* - Pointer to Source data buffer.    **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5054  **                   If this pointer points to NULL, it is assumed that the   **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5055  **                   data to be transmitted is not relevant and the default   **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5056  **                   transmit value of this channel will be used instead      **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5057  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5058  ** Return value    : E_OK: specifies the data in the source buffer is copied  **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5059  **                         into the local internal buffer                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5060  **                   E_NOT_OK: requested functionality is not done            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5061  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5062  ** Description     : This API copies the source data pointed by               **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5063  **                   DataBufferPtr into the internal buffer of the            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5064  **                   SPI driver for the specified channel.                    **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5065  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5066  Std_ReturnType Spi_WriteIB
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5067  (
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5068    const Spi_ChannelType Channel,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5069    const Spi_DataBufferType* const DataBufferPtr
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5070  )
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5071  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5072    const Spi_DataBufferType* SrcBuffPtr = NULL_PTR;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5073    const Spi_DataBufferType* DestBuffPtr = NULL_PTR;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5074    const Spi_ChannelConfigType* ChnlConfigPtr;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5075    Std_ReturnType RetVal = E_NOT_OK;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5076    uint8 incrementSource = 0;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5077    uint8 ChannelDataWidth;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5078  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5079    /* Get Core Information */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5080    const Spi_CoreConfigType *CoreConfigPtr;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5081    uint32 CoreId = Mcal_GetCpuIndex();
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5082    uint8 ChannelId = 0;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5083  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5084    /* DET / SAFETY ON - Check if the Channel ID passed is valid */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5085    /* [cover parentID={629A4B34-53A9-4cc4-BFD7-136928153944}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5086     SPI_DEV_ERROR_DETECT or SPI_SAFETY_ENABLE is ON
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5087    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5088    #if ((SPI_DEV_ERROR_DETECT == STD_ON) ||                                  \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5089    (SPI_SAFETY_ENABLE == STD_ON))
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5090    /* MISRA2012_RULE_1_3_JUSTIFICATION: Address of variable ChannelId
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5091      is used inside Spi_lCheckChannelParam() only to read values.
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5092      The address is not stored for later usage in Spi_lCheckChannelParam().
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5093      Hence it is safe to pass the address of the local variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5094    /* [cover parentID={63B348DB-4B7A-40d4-A31B-51B8D662E7A3}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5095     Check the Channel ID passed is valid
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5096    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5097    RetVal = Spi_lCheckChannelParam(SPI_SID_WRITEIB, &ChannelId,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5098                                    Channel, SPI_IB_CHANNEL);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5099    /* [cover parentID={3C661BFF-1768-4488-989A-9F4F845DF7FA}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5100     Channel is valid
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5101    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5102    if(RetVal == E_OK)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5103    #else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5104    /* If DET / SAFETY is OFF - Get the Channel ID from look-up
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5105        table directly */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5106    /* [cover parentID={602B71AE-23BF-4912-965D-99DDD1BB69D0}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5107    ChannelId = Spi_kGlobalConfigPtr->ChannelLookup[Channel];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5108    #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5109    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5110      CoreConfigPtr = Spi_kGlobalConfigPtr->CoreConfigPtr[CoreId];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5111      DestBuffPtr = Spi_RuntimeCoreVar[CoreId]-> \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5112                    ChannelBufPointers[ChannelId].SrcPtr;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5113  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5114      ChnlConfigPtr = &CoreConfigPtr->ChannelConfigPtr[ChannelId];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5115  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5116      /* [cover parentID={7D41DECC-2F8D-4621-9D03-482B75F0DBD6}] Check for
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5117      valid buffer from application[/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5118      /* Check for valid buffer from application */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5119      if(DataBufferPtr != NULL_PTR)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5120      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5121        /* Valid buffer - Use buffer as is, increment source buffer after
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5122            each data element copy */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5123        incrementSource = 1;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5124  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5125        /* [cover parentID={8F8DB71F-5A26-4be3-9823-A2E01CB4BEBB}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5126        Use buffer passed if not NULL
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5127        [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5128        SrcBuffPtr = DataBufferPtr;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5129      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5130      /* [cover parentID={089CA124-DE1E-4c3b-B7FD-AC99B3DDB216}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5131       Pointer to buffer is null
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5132      [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5133      else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5134      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5135        /*  Use default data (max 32-bit), do not increment while
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5136        copying data */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5137        incrementSource = 0;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5138        /* MISRA2012_RULE_11_8_JUSTIFICATION: The SrcBuffPtr is updated
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5139           only when the user wants to transmit default data.
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5140           Thus the const qualifier is not valid in this particular scenario. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5141        SrcBuffPtr = (Spi_DataBufferType*)&ChnlConfigPtr->Defaultdata;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5142      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5143  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5144      /* Get the channel Datawidth configured */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5145      ChannelDataWidth = Spi_lGetChannelDataWidth(ChnlConfigPtr);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5146  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5147      /* MISRA2012_RULE_11_8_JUSTIFICATION: The SrcBuffPtr and DestBuffPtr
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5148         is of type 'const Spi_DataBufferType*' which is
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5149         nothing but 'const uint8*'  */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5150      Spi_lIBCopyData((const uint8*)SrcBuffPtr, (uint8*)DestBuffPtr,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5151            ((uint32)ChnlConfigPtr->NoOfDataElements * (uint32)ChannelDataWidth),
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5152      ((uint8)(ChannelDataWidth << SPI_DATAWIDTH_BITS_OFFSET) | incrementSource));
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5153  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5154      /* [cover parentID={9703E25D-948C-4eba-BC64-F608C294EA51}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5155       Set return value as E_OK
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5156      [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5157      RetVal = E_OK;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5158    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5159    /* [cover parentID={B2C8080F-FB5E-4d11-AE57-019C2EB85A7D}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5160     Return status
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5161    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5162    return RetVal;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5163  } /* End of function Spi_WriteIB */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5164  #endif /* SPI_CHANNEL_BUFFERS_ALLOWED != 1U */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5165  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5166  #if(SPI_CHANNEL_BUFFERS_ALLOWED != 1U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5167  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5168  ** Traceability     : [cover parentID={890CF5BB-2DE2-41ef-B421-286B6DC41BD1}] **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5169  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5170  ** Syntax          : Std_ReturnType Spi_ReadIB                                **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5171  **                   (                                                        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5172  **                     const Spi_ChannelType Channel,                         **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5173  **                     Spi_DataBufferType* const DataBufferPointer            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5174  **                   )                                                        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5175  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5176  ** Service ID      : 0x04                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5177  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5178  ** Sync/Async      : Synchronous                                              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5179  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5180  ** Reentrancy      : Reentrant                                                **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5181  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5182  ** Parameters (in) : Channel - Specifies the channel ID                       **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5183  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5184  ** Parameters (out): DataBufferPointer - This is pointer to the destination   **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5185  **                   buffer to where the received data is copied.             **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5186  **                   If this pointer is NULL then Dets is raised              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5187  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5188  ** Return value    : E_OK: Data from Internal buffer to the destination       **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5189  **                         buffer is copied successfully                      **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5190  **                   E_NOT_OK: Data was not copied from internal buffer       **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5191  **                             to the destination buffer                      **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5192  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5193  ** Description     : This API copies the received channel data from           **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5194  **                   Internal buffer to the destination buffer. DET is raised **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5195  **                   if NULL address is given as destination address.         **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5196  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5197  Std_ReturnType Spi_ReadIB
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5198  (
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5199    const Spi_ChannelType Channel,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5200    Spi_DataBufferType* const DataBufferPointer
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5201  )
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5202  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5203    const Spi_DataBufferType* SrcInternalBuffPtr;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5204    const Spi_ChannelConfigType* ChnlConfigPtr;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5205    const Spi_CoreConfigType *CoreConfigPtr;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5206    uint8 ChannelId = 0;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5207    uint8 ChannelDataWidth;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5208    /* [cover parentID={C82FC100-05D4-4cc3-86D4-79E4601B2618}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5209    Std_ReturnType RetVal = E_OK;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5210  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5211    /* Get Core Information */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5212    uint32 CoreId = Mcal_GetCpuIndex();
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5213  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5214    /* [cover parentID={73038AB6-3BE8-44df-9503-D568FF8E1C8E}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5215     SPI_DEV_ERROR_DETECT or SPI_SAFETY_ENABLE is ON
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5216    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5217    #if ((SPI_DEV_ERROR_DETECT == STD_ON) || (SPI_SAFETY_ENABLE == STD_ON))
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5218    /* DET / SAFETY ON - Check if the Channel ID passed is valid */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5219    /* MISRA2012_RULE_1_3_JUSTIFICATION: Address of variable ChannelId
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5220      is used inside Spi_lCheckChannelParam() only to read values.
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5221      The address is not stored for later usage in Spi_lCheckChannelParam().
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5222      Hence it is safe to pass the address of the local variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5223    /* [cover parentID={64EA5437-051F-4a67-8FC3-0019A96DF890}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5224     Check the Channel ID passed is valid
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5225    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5226    RetVal = Spi_lCheckChannelParam(SPI_SID_READIB, &ChannelId,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5227                                    Channel, SPI_IB_CHANNEL);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5228  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5229    /* [cover parentID={6574970D-C101-474e-A8E7-30202CC5D723}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5230      Check for Valid buffer to copy data [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5231    if((RetVal == (uint8)E_OK) && (DataBufferPointer == NULL_PTR))
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5232    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5233      /* [cover parentID={AEFA5DDE-CCE0-4235-BE90-1C3A9C717F6F}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5234      DET reporting[/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5235      /* [cover parentID={813EE116-87D6-4926-9511-B38343238844}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5236      DET SPI_E_PARAM_POINTER[/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5237      Spi_lReportError(SPI_SID_READIB,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5238                       SPI_E_PARAM_POINTER);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5239      RetVal = E_NOT_OK;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5240    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5241    /* [cover parentID={C6519D90-62BE-4204-A237-7A402C4DABDD}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5242     Channel is valid
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5243    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5244    if(RetVal == (uint8)E_OK)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5245    #else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5246    /* [cover parentID={8EA8FC11-B317-49b2-8C39-10376FA26583}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5247    /* If DET / SAFETY is OFF - Get the Channel ID from look-up table directly */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5248    ChannelId = Spi_kGlobalConfigPtr->ChannelLookup[Channel];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5249    #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5250    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5251      CoreConfigPtr = Spi_kGlobalConfigPtr->CoreConfigPtr[CoreId];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5252      ChnlConfigPtr = &CoreConfigPtr->ChannelConfigPtr[ChannelId];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5253  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5254      /* [cover parentID={474223B5-EBBB-42ba-A27C-58F27C1890E5}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5255       Copy received data from IB buffer to buffer passed by application
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5256      [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5257      SrcInternalBuffPtr = Spi_RuntimeCoreVar[CoreId]->
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5258                             ChannelBufPointers[ChannelId].DestPtr;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5259  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5260      /*Get the channel data width */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5261      ChannelDataWidth = Spi_lGetChannelDataWidth(ChnlConfigPtr);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5262  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5263      Spi_lIBCopyData((const uint8*)SrcInternalBuffPtr,    \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5264                        (uint8*)DataBufferPointer, \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5265         ((uint32)ChnlConfigPtr->NoOfDataElements * (uint32)ChannelDataWidth), \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5266                   ((uint8)(ChannelDataWidth << SPI_DATAWIDTH_BITS_OFFSET) | 1U));
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5267    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5268    /* [cover parentID={B37768B1-0A34-4458-BEAB-4F78C3ACD81B}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5269     Return error status
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5270    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5271    return RetVal;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5272  } /* End of function Spi_ReadIB */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5273  #endif /* SPI_CHANNEL_BUFFERS_ALLOWED != 1U */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5274  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5275  #if(SPI_CHANNEL_BUFFERS_ALLOWED != 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5276  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5277  ** Traceability     : [cover parentID={545AF68B-5CD0-4e4b-A87F-29D8A6D8FE73}] **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5278  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5279  ** Syntax          : Std_ReturnType Spi_SetupEB                               **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5280  **                  (                                                         **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5281  **                      const Spi_ChannelType Channel,                        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5282  **                      const Spi_DataBufferType* const SrcDataBufferPtr,     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5283  **                      const Spi_DataBufferType* const DesDataBufferPtr,     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5284  **                      const Spi_NumberOfDataType Length                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5285  **                  )                                                         **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5286  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5287  ** Service ID      : 0x05                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5288  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5289  ** Sync/Async      : Synchronous                                              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5290  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5291  ** Reentrancy      : Reentrant for different channels                         **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5292  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5293  ** Parameters (in) : Channel - Channel ID of the respective EB channel        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5294  **                   SrcDataBufferPtr - This is the pointer to source buffer  **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5295  **                                               for the EB channel           **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5296  **                   DesDataBufferPtr - This is the pointer to destination    **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5297  **                               buffer to where the received data is copied  **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5298  **                   Length - Number of data elements to be transmitted.      **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5299  **                            i.e.,                                           **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5300  **                            for 8-bit channel, if length is 2, then         **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5301  **                            2 * 8-bit = 16 bits will be transferred,        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5302  **                            for 16-bit channel, if length is 2, then        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5303  **                            2 * 16-bit = 32 bits will be transferred and    **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5304  **                            for 32-bit channel, if length is 2, then        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5305  **                            2 * 32-bit = 64 bits will be transferred        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5306  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5307  ** Parameters (out): None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5308  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5309  ** Return value    : E_OK - Buffers has been setup for the EB channel         **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5310  **                   E_NOT_OK - Buffer setup for the channel has not          **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5311  **                                                     been accepted          **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5312  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5313  ** Description     : This API initializes the buffers and transfer length     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5314  **                   for the EB channels. No DET is raised for NULL address   **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5315  **                      if given to either source or destination buffers.     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5316  **        i.e., If Source address is NULL, then transfer default configured   **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5317  **              If Destination address is NULL, then ignore the received data **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5318  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5319  Std_ReturnType Spi_SetupEB
; Function Spi_SetupEB
.L142:
Spi_SetupEB:	.type	func
	mov	d15,d4
.L694:
	mov.aa	a12,a4
.L696:
	mov.aa	a13,a5
.L697:
	mov	d8,d5
.L698:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5320  (
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5321      const Spi_ChannelType Channel,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5322      const Spi_DataBufferType* const SrcDataBufferPtr,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5323      const Spi_DataBufferType* const DesDataBufferPtr,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5324      const Spi_NumberOfDataType Length
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5325  )
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5326  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5327    Std_ReturnType RetVal = E_NOT_OK;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5328  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5329    /* Get Core Information */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5330    uint32 CoreId = Mcal_GetCpuIndex();
	call	Mcal_GetCpuIndex
.L693:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5331    uint8 ChannelId = 0;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5332    /* [cover parentID={5D5DBCDB-C27F-4b1c-9072-A4B4FD34E413}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5333    SPI_DEV_ERROR_DETECT or SPI_SAFETY_ENABLE is ON
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5334    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5335    #if ((SPI_DEV_ERROR_DETECT == STD_ON) || (SPI_SAFETY_ENABLE == STD_ON))
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5336    const Spi_CoreConfigType *CoreConfigPtr;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5337    /* DET / SAFETY ON - Check if valid channel and length is received */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5338    Spi_NumberOfDataType MaxLength = 0U;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5339    /* [cover parentID={118A1C97-69C8-41ef-A696-D3C667909660}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5340     Check if valid channel
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5341    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5342    /* [cover parentID={23DA3682-D8C2-481d-89A3-2644B9DC983B}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5343    /* MISRA2012_RULE_1_3_JUSTIFICATION: Address of variable ChannelId
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5344      is used inside Spi_lCheckChannelParam() only to read values.
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5345      The address is not stored for later usage in Spi_lCheckChannelParam().
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5346      Hence it is safe to pass the address of the local variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5347    RetVal = Spi_lCheckChannelParam(SPI_SID_SETUPEB, &ChannelId,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5348                                    Channel, SPI_EB_CHANNEL);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5349  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5350    if(RetVal == (uint8)E_OK)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5351    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5352      CoreConfigPtr = Spi_kGlobalConfigPtr->CoreConfigPtr[CoreId];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5353  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5354      MaxLength =
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5355        CoreConfigPtr->ChannelConfigPtr[ChannelId].NoOfDataElements;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5356      /* [cover parentID={AE9787B0-81A7-4d2c-A231-B29ACAF0B97D}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5357       Check if valid length is received
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5358      [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5359      /* [cover parentID={D3E8BD17-8089-4779-ADAC-8DD1917003E2}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5360       Length is greater than maximum length
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5361      [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5362      if(((Length > MaxLength) ||
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5363          (Length == (Spi_NumberOfDataType)0U)))
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5364      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5365        /* [cover parentID={8D34308F-9101-4fac-9413-2A71F8AF2841}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5366         Report error as SPI_E_PARAM_LENGTH
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5367        [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5368        Spi_lReportError(SPI_SID_SETUPEB,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5369                         SPI_E_PARAM_LENGTH);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5370        /* [cover parentID={8F415694-7F84-42bd-A61D-EA19437EC4BA}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5371         Set return value E_NOT_OK
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5372        [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5373        RetVal = E_NOT_OK;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5374      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5375    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5376  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5377    if(RetVal == E_OK)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5378    #else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5379      /* [cover parentID={8614C92E-BC7F-4f1a-9BFD-DB183C05FB5F}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5380    /* If DET / SAFETY is OFF - Get the channel ID from look-up table */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5381    ChannelId = Spi_kGlobalConfigPtr->ChannelLookup[Channel];
	movh.a	a2,#@his(Spi_kGlobalConfigPtr)
	ld.a	a15,[a2]@los(Spi_kGlobalConfigPtr)
.L999:
	ld.a	a15,[a15]32
.L1000:
	addsc.a	a15,a15,d15,#0
	ld.bu	d15,[a15]
.L695:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5382    #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5383    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5384      /* Copy Source, Destination and Length for EB channel */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5385      Spi_RuntimeCoreVar[CoreId]->
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5386      ChannelBufPointers[ChannelId].SrcPtr  = SrcDataBufferPtr;
	mul	d15,d15,#12
.L700:
	movh.a	a15,#@his(Spi_RuntimeCoreVar)
	lea	a15,[a15]@los(Spi_RuntimeCoreVar)
.L1001:
	addsc.a	a15,a15,d2,#2
	ld.a	a15,[a15]
.L1002:
	ld.a	a15,[a15]20
.L1003:
	addsc.a	a15,a15,d15,#0
.L1004:
	st.a	[a15],a12
.L1005:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5387      Spi_RuntimeCoreVar[CoreId]->
	movh.a	a15,#@his(Spi_RuntimeCoreVar)
	lea	a15,[a15]@los(Spi_RuntimeCoreVar)
.L1006:
	addsc.a	a15,a15,d2,#2
	ld.a	a15,[a15]
.L1007:
	ld.a	a15,[a15]20
.L1008:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5388      ChannelBufPointers[ChannelId].DestPtr = DesDataBufferPtr;
	addsc.a	a15,a15,d15,#0
.L1009:
	st.a	[a15]4,a13
.L1010:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5389      Spi_RuntimeCoreVar[CoreId]->
	movh.a	a15,#@his(Spi_RuntimeCoreVar)
	lea	a15,[a15]@los(Spi_RuntimeCoreVar)
.L1011:
	addsc.a	a15,a15,d2,#2
	ld.a	a15,[a15]
.L1012:
	ld.a	a15,[a15]20
.L1013:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5390      ChannelBufPointers[ChannelId].TransferLength = Length;
	addsc.a	a15,a15,d15,#0
.L1014:
	st.h	[a15]8,d8
.L1015:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5391  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5392      /* [cover parentID={949FF942-C8FF-4a34-90F1-2F87D19D196E}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5393       Return value is E_OK
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5394      [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5395      RetVal = E_OK;
	mov	d2,#0
.L699:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5396    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5397    /* [cover parentID={38BF8DA5-74EE-431c-9B4E-546E757DF5FD}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5398     Return status
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5399    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5400    return RetVal;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5401  }
	ret
.L372:
	
__Spi_SetupEB_function_end:
	.size	Spi_SetupEB,__Spi_SetupEB_function_end-Spi_SetupEB
.L207:
	; End of function
	
	.sdecl	'.text.Spi_GetJobResult.Code.Cpu0',code,cluster('Spi_GetJobResult')
	.sect	'.text.Spi_GetJobResult.Code.Cpu0'
	.align	2
	
	.global	Spi_GetJobResult

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5402  /* End of function Spi_SetupEB */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5403  #endif /* SPI_CHANNEL_BUFFERS_ALLOWED != 0U */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5404  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5405  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5406  ** Traceability     : [cover parentID={76BC5DED-5216-453f-A482-F8B3D30EF4DB}] **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5407  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5408  ** Syntax          : Spi_JobResultType Spi_GetJobResult(const                 **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5409  **                       Spi_JobType Job)                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5410  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5411  ** Service ID      : 0x07                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5412  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5413  ** Sync/Async      : Synchronous                                              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5414  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5415  ** Reentrancy      : Reentrant                                                **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5416  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5417  ** Parameters (in) : Job - Job ID                                             **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5418  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5419  ** Parameters (out): None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5420  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5421  ** Return value    : Spi_JobResultType - status of the job                    **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5422  **                   returns SPI_JOB_FAILED for any errors                    **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5423  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5424  ** Description     : This service returns the last transmission result of the **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5425  **                   specified Job. API returns the status of the job         **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5426  **                   depending on whether job is queued, failed, pending or   **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5427  **                   successful.                                              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5428  **                   In multicore context, API can only return the status of  **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5429  **                   the jobs that are assigned to core in which API is called**
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5430  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5431  Spi_JobResultType Spi_GetJobResult(const Spi_JobType Job)
; Function Spi_GetJobResult
.L144:
Spi_GetJobResult:	.type	func
	mov	d15,d4
.L702:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5432  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5433    Spi_JobResultType JobResult = SPI_JOB_FAILED;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5434  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5435    /* Get Core configuration */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5436    uint32 CoreId = Mcal_GetCpuIndex();
	call	Mcal_GetCpuIndex
.L701:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5437  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5438    /* [cover parentID={72CA83A9-749B-4fd0-B17C-2C356234C6A2}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5439     SPI_DEV_ERROR_DETECT or SPI_SAFETY_ENABLE is ON
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5440    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5441    #if ((SPI_DEV_ERROR_DETECT == STD_ON) || (SPI_SAFETY_ENABLE == STD_ON))
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5442  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5443    #if (SPI_MULTICORE_ERROR_DETECT == STD_ON)|| (SPI_SAFETY_ENABLE == STD_ON)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5444    uint16 lJobId;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5445    const Spi_CoreConfigType *CoreConfigPtr;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5446    #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5447    Std_ReturnType ErrStatus = E_NOT_OK;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5448  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5449    /* [cover parentID={3115E937-7C8B-4e46-BBDB-A3CD09F87CA1}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5450     Check if driver is initialized
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5451    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5452    ErrStatus = Spi_lCheckInitStatus(SPI_SID_GETJOBRESULT, (uint8)SPI_REPORT_DET);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5453    if(ErrStatus == (uint8)E_OK)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5454    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5455      /* [cover parentID={4F90B49E-D433-43db-959B-4DFF5A823AF6}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5456      /* [cover parentID={E0FF30D9-5C1D-4ca3-B14F-1A4AD8250D8F}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5457       Job ID is valid
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5458      [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5459      if(Job < Spi_kGlobalConfigPtr->NoOfJobs)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5460      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5461        #if (SPI_MULTICORE_ERROR_DETECT == STD_ON)|| (SPI_SAFETY_ENABLE == STD_ON)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5462        /* Fetch the physical job ID from look-up table */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5463        lJobId = Spi_kGlobalConfigPtr->JobLookup[Job];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5464        CoreConfigPtr = Spi_kGlobalConfigPtr->CoreConfigPtr[CoreId];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5465  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5466        /* Check if the physical job-id is in core specific job
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5467            configuration */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5468        if((lJobId >= CoreConfigPtr->NoOfJobs) ||
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5469            (CoreConfigPtr->JobConfigPtr[lJobId].JobId != Job))
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5470        {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5471          /* Report DET as job not configured to this core */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5472          /* [cover parentID={48E19A23-6C33-4c39-8EEE-686A8B9A164E}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5473          Spi_lReportMulticoreError(SPI_SID_GETJOBRESULT,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5474                                    SPI_E_NOT_CONFIGURED);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5475          ErrStatus = E_NOT_OK;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5476        }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5477        #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5478      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5479      else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5480      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5481        /* Raise DET as Invalid Job ID */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5482        /* [cover parentID={16BA6955-E163-4c23-8F50-31593AD00BB4}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5483         Report error as invalid Job ID SPI_E_PARAM_JOB
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5484        [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5485        Spi_lReportError(SPI_SID_GETJOBRESULT, SPI_E_PARAM_JOB);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5486  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5487        ErrStatus = E_NOT_OK;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5488      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5489    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5490    if(ErrStatus == (uint8)E_OK)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5491    #endif /* SPI_DEV_ERROR_DETECT == STD_ON */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5492    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5493      JobResult =
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5494        Spi_RuntimeCoreVar[CoreId]->JobStatus\ 
	movh.a	a15,#@his(Spi_RuntimeCoreVar)
	lea	a15,[a15]@los(Spi_RuntimeCoreVar)
.L1028:
	addsc.a	a15,a15,d2,#2
	ld.a	a15,[a15]
.L1029:
	ld.a	a2,[a15]8
.L1030:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5495        [Spi_kGlobalConfigPtr->JobLookup[Job]];
	movh.a	a15,#@his(Spi_kGlobalConfigPtr)
	ld.a	a15,[a15]@los(Spi_kGlobalConfigPtr)
.L1031:
	ld.a	a15,[a15]28
.L1032:
	addsc.a	a15,a15,d15,#1
	ld.hu	d15,[a15]0
.L703:
	addsc.a	a15,a2,d15,#0
	ld.bu	d2,[a15]
.L704:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5496    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5497    /* [cover parentID={359D181D-9D16-43b1-9847-E003A1212D8E}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5498     Return job result
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5499    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5500    /* [cover parentID={B5126528-A292-444c-9FDA-7E3C5CACB453}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5501     Return job result - SPI_JOB_FAILED if driver is not initialized
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5502    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5503    return JobResult;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5504  } /* End of function Spi_GetJobResult */
	ret
.L389:
	
__Spi_GetJobResult_function_end:
	.size	Spi_GetJobResult,__Spi_GetJobResult_function_end-Spi_GetJobResult
.L217:
	; End of function
	
	.sdecl	'.text.Spi_GetSequenceResult.Code.Cpu0',code,cluster('Spi_GetSequenceResult')
	.sect	'.text.Spi_GetSequenceResult.Code.Cpu0'
	.align	2
	
	.global	Spi_GetSequenceResult

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5505  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5506  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5507  ** Traceability     : [cover parentID={B100A302-6050-43b1-BAB6-53F194D30679}] **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5508  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5509  ** Syntax          : Spi_SeqResultType Spi_GetSequenceResult                  **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5510  **                   (const Spi_SequenceType Sequence)                        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5511  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5512  ** Service ID      : 0x08                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5513  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5514  ** Sync/Async      : Synchronous                                              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5515  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5516  ** Reentrancy      : Reentrant                                                **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5517  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5518  ** Parameters (in) : Sequence - Sequence Id for which the status              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5519  **                   to be returned                                           **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5520  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5521  ** Parameters (out): None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5522  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5523  ** Return value    : Spi_SeqResultType - status of the Sequence               **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5524  **                   returns SPI_SEQ_FAILED for any errors                    **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5525  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5526  ** Description     : This API returns the status of the Seq depending on      **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5527  **                   whether Seq is cancelled, failed, pending or successful  **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5528  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5529  Spi_SeqResultType Spi_GetSequenceResult(const Spi_SequenceType Sequence)
; Function Spi_GetSequenceResult
.L146:
Spi_GetSequenceResult:	.type	func
	mov	d15,d4
.L706:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5530  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5531    Spi_SeqResultType SeqResult = SPI_SEQ_FAILED;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5532    /* [cover parentID={4DBB80B7-9C44-48a6-B26A-B33DD7D7F811}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5533     Get core information
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5534    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5535    uint32 CoreId = Mcal_GetCpuIndex();
	call	Mcal_GetCpuIndex
.L705:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5536    uint8 SeqIndex = 0;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5537  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5538    /* [cover parentID={0C2A1D20-D659-4b19-9AB9-113E55F79BF7}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5539     SPI_DEV_ERROR_DETECT or SPI_SAFETY_ENABLE is ON
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5540    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5541    #if ((SPI_DEV_ERROR_DETECT == STD_ON) || (SPI_SAFETY_ENABLE == STD_ON))
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5542    /* DET / SAFETY ON - Check if valid Sequence ID is received */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5543    /* [cover parentID={3C0ABB21-8E00-45ea-8185-F2DA61A18447}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5544     Check if valid Sequence ID is received
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5545    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5546    /* [cover parentID={C385059A-BF65-4f5f-98CC-BBA15BF60A54}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5547     Check API parameter - DET ON
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5548    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5549    Std_ReturnType RetVal = E_NOT_OK;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5550    /* MISRA2012_RULE_1_3_JUSTIFICATION: Address of variable SeqIndex
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5551      is used inside Spi_lCheckSeqParam() only to read values.
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5552      The address is not stored for later usage in Spi_lCheckSeqParam().
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5553      Hence it is safe to pass the address of the local variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5554    RetVal = Spi_lCheckSeqParam(SPI_SID_GETSEQUENCERESULT, &SeqIndex,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5555                                Sequence, (uint8)SPI_IGNORE_COMMS_TYPE_CHECK);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5556    /* [cover parentID={77312CC0-FC2C-498b-BA9C-7D650414459D}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5557      Report error as received sequence is not valid SPI_E_PARAM_SEQ
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5558    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5559    if(RetVal == E_OK)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5560    #else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5561      /* [cover parentID={A32278F2-8D74-46eb-B6AC-2BE181690A42}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5562    /* DET / SAFETY ON - Get the physical seq-id from look-up table */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5563    SeqIndex = Spi_kGlobalConfigPtr->SequenceLookup[Sequence];
	movh.a	a15,#@his(Spi_kGlobalConfigPtr)
	ld.a	a15,[a15]@los(Spi_kGlobalConfigPtr)
.L1037:
	ld.a	a15,[a15]24
.L1038:
	addsc.a	a15,a15,d15,#0
	ld.bu	d15,[a15]
.L707:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5564    #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5565    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5566      /* [cover parentID={159FA59F-37D7-4ebc-B435-08E003897A82}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5567       Fetch the status of sequence and return
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5568      [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5569      SeqResult = Spi_RuntimeCoreVar[CoreId]->SeqStatus[SeqIndex];
	movh.a	a15,#@his(Spi_RuntimeCoreVar)
	lea	a15,[a15]@los(Spi_RuntimeCoreVar)
.L1039:
	addsc.a	a15,a15,d2,#2
	ld.a	a15,[a15]
.L1040:
	ld.a	a15,[a15]4
.L1041:
	addsc.a	a15,a15,d15,#0
	ld.bu	d2,[a15]
.L708:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5570    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5571    return SeqResult;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5572  } /* End of function Spi_GetSequenceResult */
	ret
.L395:
	
__Spi_GetSequenceResult_function_end:
	.size	Spi_GetSequenceResult,__Spi_GetSequenceResult_function_end-Spi_GetSequenceResult
.L222:
	; End of function
	
	.sdecl	'.text.Spi_GetStatus.Code.Cpu0',code,cluster('Spi_GetStatus')
	.sect	'.text.Spi_GetStatus.Code.Cpu0'
	.align	2
	
	.global	Spi_GetStatus

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5573  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5574  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5575  ** Traceability     : [cover parentID={B5495E1C-9496-4abd-B5FE-3887D6B0A6BE}] **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5576  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5577  ** Syntax          : Spi_StatusType Spi_GetStatus(void)                       **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5578  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5579  ** Service ID      : 0x06                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5580  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5581  ** Sync/Async      : Synchronous                                              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5582  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5583  ** Reentrancy      : Reentrant                                                **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5584  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5585  ** Parameters (in) : None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5586  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5587  ** Parameters (out): None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5588  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5589  ** Return value    : SPI_UNINIT: The SPI Handler/Driver is not initialized.   **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5590  **                   SPI_IDLE : The SPI Handler/Driver is not currently       **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5591  **                   transmitting any Job.                                    **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5592  **                   SPI_BUSY: The SPI Handler/Driver is performing a SPI     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5593  **                   Job (transmit).                                          **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5594  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5595  ** Description     : This API returns the status of the driver as whole       **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5596  **                   including synchronous and asynchronous transmissions     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5597  **                   (if configured). After reset and before Spi_Init() API   **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5598  **                   is invoked, the status of the driver will be SPI_UNINIT  **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5599  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5600  Spi_StatusType Spi_GetStatus(void)
; Function Spi_GetStatus
.L148:
Spi_GetStatus:	.type	func

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5601  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5602    Spi_StatusType RetVal = SPI_UNINIT;
	mov	d15,#0
.L709:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5603    SpiCommsTypes temp = SPI_BOTH;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5604  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5605    /* [cover parentID={61C0CFB7-08AA-49c3-8DB8-7E191A17D5ED}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5606    DET error [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5607    #if ((SPI_DEV_ERROR_DETECT == STD_ON) || (SPI_SAFETY_ENABLE == STD_ON))
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5608    /* Check if Driver is initialized */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5609    /* [cover parentID={A4D35E82-0F76-4e0a-B86E-465256E8C9E8}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5610    /* [cover parentID={E6286888-D516-43fb-A5DF-EF10DFAC7FDC}][/cover]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5611    un-initialized DET */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5612    if(Spi_lCheckInitStatus(SPI_SID_GETSTATUS, (uint8)SPI_REPORT_DET) == \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5613        (uint8)E_OK)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5614    #else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5615    if(Spi_lCheckInitStatus(SPI_SID_GETSTATUS, (uint8)SPI_DET_DISABLE) == \ 
	mov	d4,#6
.L1020:
	mov	d5,d15
	call	Spi_lCheckInitStatus
.L1021:
	jne	d2,#0,.L26
.L1022:
	mov	d4,#3
.L710:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5616        (uint8)E_OK)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5617    #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5618    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5619      /* [cover parentID={D309F277-71BA-4d7c-BA96-FDFA6F187221}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5620       Check if driver is busy or idle
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5621      [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5622      if(Spi_lIsStatusBusy(temp) == E_OK)
	call	Spi_lIsStatusBusy
.L711:
	eq	d15,d2,#0
	add	d15,#1
.L26:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5623      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5624        /* [cover parentID={157CF446-7014-406e-AA77-167EDB3BCE8B}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5625         Transmitting data - Return SPI_BUSY
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5626        [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5627        /* [cover parentID={4F473541-9FA8-4713-93D7-A8081BE43BF2}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5628         Set status as busy
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5629        [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5630        RetVal = SPI_BUSY;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5631      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5632      else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5633      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5634        /* [cover parentID={D80410E5-794E-4ed2-9286-F3685168E0D1}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5635         Return SPI_IDLE if not transmitting
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5636        [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5637        /* [cover parentID={DD294243-2D48-40b1-A0CE-F30FF09791BC}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5638         Set status as idle
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5639        [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5640        RetVal = SPI_IDLE;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5641      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5642    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5643    /* [cover parentID={31AEF37F-D562-447a-9083-7352A6A879A5}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5644     Return status
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5645    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5646    return RetVal;
	mov	d2,d15
.L1023:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5647  } /* End of function Spi_GetStatus */
	ret
.L385:
	
__Spi_GetStatus_function_end:
	.size	Spi_GetStatus,__Spi_GetStatus_function_end-Spi_GetStatus
.L212:
	; End of function
	
	.sdecl	'.text.Spi_lCheckInitStatus.Code.Cpu0',code,cluster('Spi_lCheckInitStatus')
	.sect	'.text.Spi_lCheckInitStatus.Code.Cpu0'
	.align	2
	

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5648  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5649  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5650  ** Traceability     : [cover parentID={D7707344-4356-4546-8CCE-189ECF713C0F}] **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5651  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5652  ** Syntax          : Spi_StatusType Spi_GetHWUnitStatus                       **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5653  **                   (const Spi_HWUnitType HWUnit)                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5654  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5655  ** Service ID      : 0x0B                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5656  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5657  ** Sync/Async      : Synchronous                                              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5658  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5659  ** Reentrancy      : Reentrant                                                **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5660  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5661  ** Parameters (in) : HWUnit - QSPI Hw Unit                                    **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5662  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5663  ** Parameters (out): None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5664  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5665  ** Return value    : SPI_UNINIT - The QSPI Hardware is not initialized        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5666  **                   or not usable                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5667  **                   SPI_IDLE - The QSPI Hardware is not currently            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5668  **                   transmitting any Job                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5669  **                   SPI_BUSY - The QSPI Hardware is performing a SPI         **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5670  **                   Job(transmit)                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5671  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5672  ** Description     : This API returns the status of the QSPI Hw which is      **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5673  **                   either synchronous or asynchronous transmissions         **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5674  **                   (if configured). After reset and before Spi_Init() API   **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5675  **                   is invoked, the status of the QSPI Hw will be SPI_UNINIT **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5676  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5677  #if (SPI_HW_STATUS_API == STD_ON)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5678  Spi_StatusType Spi_GetHWUnitStatus(const Spi_HWUnitType HWUnit)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5679  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5680    Spi_StatusType RetVal = SPI_UNINIT;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5681    /* [cover parentID={38E88102-0BC3-4c66-A4B5-CDBC764FA3DB}] [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5682    #if ((SPI_DEV_ERROR_DETECT == STD_ON) || (SPI_SAFETY_ENABLE == STD_ON))
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5683    /* [cover parentID={6B0C8A4A-0A17-4ee7-A0B6-D84E9D35B60A}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5684     Check if Driver is initialized
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5685    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5686    if(Spi_lCheckInitStatus(SPI_SID_GETHWUNITSTATUS, (uint8)SPI_REPORT_DET) == \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5687        (uint8)E_OK)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5688    #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5689    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5690      /* [cover parentID={9E8D1C68-A57B-40f8-9A86-CEDB64C9096B}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5691       Check if the QSPI IP instance is in range and if assigned for a core
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5692      [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5693      /* [cover parentID={23BE0A7A-7CFF-4177-9551-C836B1093FCF}] [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5694      if(HWUnit < (uint8)SPI_MAX_HW_UNIT)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5695      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5696        if(Spi_lIsQSPIHwConfigured(HWUnit) == (uint8)E_OK)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5697        {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5698          /* Check if device is Idle, PHASE = 0 is wait state */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5699          /* [cover parentID={A021E0BB-9022-44e8-8D99-3FB8886CB761}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5700           Check if device is Idle
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5701          [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5702          if(Spi_RuntimeKernelVar[HWUnit]->KernelStatus == SPI_IDLE)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5703          {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5704            RetVal = SPI_IDLE;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5705          }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5706          else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5707          {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5708            RetVal = SPI_BUSY;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5709          }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5710        }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5711        else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5712        {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5713          /* DET - Invalid parameter */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5714          /* [cover parentID={78BC8DD4-D078-4680-B356-88D42D9C4CCF}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5715          SPI_DEV_ERROR_DETECT or SPI_SAFETY_ENABLE is ON
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5716          [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5717          #if ((SPI_DEV_ERROR_DETECT == STD_ON) || (SPI_SAFETY_ENABLE == STD_ON))
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5718          /* [cover parentID={2DE57FA2-3317-484c-B371-B6A52F218426}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5719           Report error as invalid parameter SPI_E_PARAM_UNIT
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5720          [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5721          Spi_lReportError(SPI_SID_GETHWUNITSTATUS,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5722                           SPI_E_PARAM_UNIT);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5723          #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5724  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5725        }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5726      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5727      else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5728      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5729        /* DET - Invalid parameter */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5730        #if ((SPI_DEV_ERROR_DETECT == STD_ON) || (SPI_SAFETY_ENABLE == STD_ON))
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5731        Spi_lReportError(SPI_SID_GETHWUNITSTATUS,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5732                         SPI_E_PARAM_UNIT);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5733        #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5734        /* MISRA2012_RULE_15_7_JUSTIFICATION: The DET or safety error is
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5735           reported only when the precompile options are enabled. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5736      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5737    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5738    /* [cover parentID={FE8A6019-8B2F-4f50-940D-D19721ED06B9}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5739     Return status
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5740    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5741    return RetVal;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5742  } /* End of function Spi_GetHWUnitStatus */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5743  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5744  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5745  #if(SPI_LEVEL_DELIVERED == 2U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5746  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5747  ** Traceability     : [cover parentID={C59E28B2-0CAA-4096-B7BE-56C323E58C1B}] **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5748  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5749  ** Syntax          : Std_ReturnType Spi_SetAsyncMode                          **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5750  **                   (                                                        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5751  **                     const Spi_AsyncModeType Mode                           **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5752  **                   )                                                        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5753  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5754  ** Service ID      : 0x0D                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5755  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5756  ** Sync/Async      : Synchronous                                              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5757  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5758  ** Reentrancy      : Non-Reentrant                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5759  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5760  ** Parameters (in) : Mode - Asynchronous mode (Interrupt/Polling)             **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5761  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5762  ** Parameters (out): None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5763  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5764  ** Return value    : E_OK - Asynchronous mode was updated successfully        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5765  **                   E_NOT_OK - Asynchronous mode was not changed             **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5766  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5767  ** Description     : This API sets the asynchronous mode of handling          **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5768  **                   transmission of sequences to either Polling mode or      **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5769  **                   Interrupt mode. Available only in Level 2 Mode cannot    **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5770  **                   be changed when the driver is busy in transmission of    **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5771  **                   the asynchronous sequence; however mode can be changed   **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5772  **                   if driver is busy with only synchronous transmission.    **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5773  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5774  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5775  Std_ReturnType Spi_SetAsyncMode(const Spi_AsyncModeType Mode)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5776  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5777    Std_ReturnType RetVal = E_OK;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5778    uint32 CoreId = Mcal_GetCpuIndex();
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5779  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5780    /* [cover parentID={B8B638EA-F404-493f-8BAE-5B9B828D0A14}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5781     SPI_DEV_ERROR_DETECT or SPI_SAFETY_ENABLE is ON
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5782    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5783    /* [cover parentID={32C2F6B2-6734-4ab4-B0D3-A9F86CC4A809}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5784    DET / SAFETY Enabled
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5785    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5786    #if ((SPI_DEV_ERROR_DETECT == STD_ON) || (SPI_SAFETY_ENABLE == STD_ON))
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5787    /* [cover parentID={DACBB041-7BAF-4e05-81D1-D9F5744437D2}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5788     Check if Driver is initialzed
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5789    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5790    RetVal = Spi_lCheckInitStatus(SPI_SID_SETASYNCMODE, (uint8)SPI_REPORT_DET);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5791    /* [cover parentID={8ED292E2-ADC3-4ab2-858D-A7EB97372607}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5792     Driver is initialized
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5793    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5794  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5795    if(RetVal == (uint8)E_OK)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5796    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5797    #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5798    #if (SPI_SAFETY_ENABLE == STD_ON)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5799      /* [cover parentID={E0A20CF5-B76D-4728-ADE1-71A31FD0869C}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5800       Check if parameter is valid
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5801      [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5802      /* [cover parentID={FFBC5162-0A45-47e4-8194-C8278CB28AA8}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5803       Check if parameter is valid
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5804      [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5805      if((Mode != SPI_POLLING_MODE) && (Mode != SPI_INTERRUPT_MODE))
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5806      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5807        /* Raise Safety error as invalid parameter */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5808        Mcal_ReportSafetyError(
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5809                      SPI_MODULE_ID,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5810                      SPI_INSTANCE_ID,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5811                      SPI_SID_SETASYNCMODE,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5812                      SPI_E_SAFETY_INVALID_PARAM);/* End of report to Safety */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5813  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5814        RetVal = E_NOT_OK;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5815      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5816   #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5817   #if ((SPI_DEV_ERROR_DETECT == STD_ON) || (SPI_SAFETY_ENABLE == STD_ON))
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5818    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5819    if(RetVal == (uint8)E_OK)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5820    #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5821    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5822  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5823      /* [cover parentID={C9F22F24-2450-4638-BFA5-F90B24D94AE2}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5824       Check if all the QSPI IP is IDLE
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5825      [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5826      /* [cover parentID={65E6B367-8CD7-4044-B0B2-4827E903A8EF}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5827       All QSPI is idle
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5828      [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5829      if(Spi_lIsStatusBusy(SPI_ASYNC_COMMS) == (uint8)E_NOT_OK)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5830      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5831        /* [cover parentID={02FBA700-BD38-4171-8499-E5BA00D735F7}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5832        Will update mode per core
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5833        [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5834        /* Set Aync comms mode to polling or interrupt */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5835        Spi_RuntimeCoreVar[CoreId]->AsyncMode = Mode;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5836  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5837        /* Update status to E_OK */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5838        /* [cover parentID={AE49F715-DABE-4277-88E0-AEB35798A159}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5839         Return E_OK
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5840        [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5841        RetVal = E_OK;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5842      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5843      else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5844      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5845        /* Update status to E_NOT_OK */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5846        /* [cover parentID={E7FC929B-D6CC-447d-89F0-05477BEE4F9F}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5847          Return E_NOT_OK
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5848        [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5849        RetVal = E_NOT_OK;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5850      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5851    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5852    return RetVal;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5853  } /* End of function Spi_SetAsyncMode */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5854  #endif /* SPI_LEVEL_DELIVERED == 2U */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5855  #if (SPI_CONTROL_LOOPBACK_API == STD_ON)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5856  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5857  ** Traceability     : [cover parentID={80E05435-4977-4761-97C1-337856427A89}] **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5858  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5859  ** Syntax          : Std_ReturnType Spi_ControlLoopBack                       **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5860  **      (const Spi_HWUnitType HWUnit, const Spi_LoopBackType EnableOrDisable) **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5861  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5862  ** Service ID      : 0x25                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5863  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5864  ** Sync/Async      : Synchronous                                              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5865  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5866  ** Reentrancy      : Reentrant for different QSPI HW                          **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5867  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5868  ** Parameters (in) :   HWUnit - QSPI Hw Unit                                  **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5869  **                     EnableOrDisable : Enable or disable loopback mode      **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5870  **                     SPI_LOOPBACK_ENABLE : Loopback Enable                  **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5871  **                     SPI_LOOPBACK_DISABLE : Loopback Disable                **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5872  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5873  ** Parameters (out): None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5874  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5875  ** Return value    : E_OK, If Loopback mode is enabled/disabled successful    **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5876  **                   E_NOT_OK, otherwise.                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5877  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5878  ** Description     : This API enables/disables the Loopback mode              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5879  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5880  Std_ReturnType Spi_ControlLoopBack(const Spi_HWUnitType HWUnit,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5881                                           const Spi_LoopBackType EnableOrDisable)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5882  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5883    Std_ReturnType RetVal = E_NOT_OK;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5884    /* MISRA2012_RULE_19_2_JUSTIFICATION: register type Definition */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5885    Ifx_QSPI_GLOBALCON GlobalConReg;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5886    /* [cover parentID={A239F96D-D2C7-4c6d-BBD0-673AC644BB77}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5887    #if ((SPI_DEV_ERROR_DETECT == STD_ON) || (SPI_SAFETY_ENABLE == STD_ON))
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5888    /* [cover parentID={29388982-E250-44d4-8F5D-3743291D6077}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5889    if(Spi_lCheckInitStatus(SPI_SID_CONTROLLOOPBACK, (uint8)SPI_REPORT_DET) == \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5890                (uint8)E_OK)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5891    #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5892    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5893      /*[cover parentID={7D505ACA-632F-42d6-B05F-5998BF84FB24}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5894      is parameter EnableOrDisable is valid
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5895      [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5896      if ((EnableOrDisable == SPI_LOOPBACK_ENABLE) || \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5897                              (EnableOrDisable == SPI_LOOPBACK_DISABLE))
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5898      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5899        /* [cover parentID={913199B3-F1F7-490a-A9CE-7330E8EF758D}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5900        Is QSPI Hw number is valid [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5901        if(HWUnit < (uint8)SPI_MAX_HW_UNIT)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5902        {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5903          /* [cover parentID={E3D966CF-07D7-44da-ADA4-2EDB45CC67E4}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5904          is QSPI HW configured
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5905          [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5906          if(Spi_lIsQSPIHwConfigured(HWUnit) == (uint8)E_OK)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5907          {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5908            /* [cover parentID={D840BBAC-8F1E-425e-9E0F-22A9990B9251}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5909            Is QSPI Hw is IDLE
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5910            [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5911            if(Spi_RuntimeKernelVar[HWUnit]->KernelStatus == SPI_IDLE)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5912            {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5913              /* MISRA2012_RULE_11_5_JUSTIFICATION: QSPI base address access.
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5914               No side effects foreseen by violating this MISRA rule,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5915               as the pointer to the object type that it is getting
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5916               cast into, is a known type. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5917              /* MISRA2012_RULE_11_3_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5918               * effects foreseen by violating this MISRA rule. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5919              GlobalConReg.U = SPI_HW_MODULE[HWUnit].GLOBALCON.U;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5920              if (EnableOrDisable == SPI_LOOPBACK_ENABLE)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5921              {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5922                GlobalConReg.U = (GlobalConReg.U | \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5923                            (1UL << (uint32)IFX_QSPI_GLOBALCON_LB_OFF));
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5924              }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5925              else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5926              {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5927                GlobalConReg.U = (GlobalConReg.U & \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5928                            ~(1UL << (uint32)IFX_QSPI_GLOBALCON_LB_OFF));
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5929              }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5930              /* MISRA2012_RULE_11_5_JUSTIFICATION: QSPI base address access.
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5931              No side effects foreseen by violating this MISRA rule, as the
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5932              pointer to the object type that it is getting cast into,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5933              is a known type. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5934              /* MISRA2012_RULE_11_3_JUSTIFICATION: QSPI base address access.
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5935              No side effects foreseen by violating this MISRA rule. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5936              SPI_SFR_RUN_TIME_WRITE32(&SPI_HW_MODULE[HWUnit]. \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5937                              GLOBALCON.U, GlobalConReg.U);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5938              RetVal = E_OK;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5939            }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5940          }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5941        }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5942        else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5943        {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5944          /* [cover parentID={E7A7E9DA-A12E-4717-8374-FE9EB81208BD}] [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5945          #if ((SPI_DEV_ERROR_DETECT == STD_ON) || (SPI_SAFETY_ENABLE == STD_ON))
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5946          /* [cover parentID={136AAD78-175D-4258-B0D9-C881526230F9}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5947          Report SPI_E_PARAM_UNIT
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5948          [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5949          Spi_lReportError(SPI_SID_CONTROLLOOPBACK,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5950                           SPI_E_PARAM_UNIT);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5951          #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5952  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5953        }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5954      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5955      else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5956      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5957        /* [cover parentID={F372A552-59AF-4f05-A5D1-B407B017041B}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5958        #if (SPI_SAFETY_ENABLE == STD_ON)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5959        /* [cover parentID={E5F93421-962F-432f-8CA5-87BCD7B3EB71}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5960          Report SPI_E_SAFETY_INVALID_PARAM
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5961          [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5962        Mcal_ReportSafetyError(
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5963                      SPI_MODULE_ID,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5964                      SPI_INSTANCE_ID,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5965                      SPI_SID_CONTROLLOOPBACK,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5966                      SPI_E_SAFETY_INVALID_PARAM);/* End of report to Safety */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5967        #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5968  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5969      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5970    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5971    return RetVal;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5972  }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5973  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5974  #if(SPI_CANCEL_API == STD_ON)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5975  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5976  ** Traceability     : [cover parentID={7D3C2244-E84A-4e5b-87B2-8471EE5FA4CA}] **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5977  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5978  ** Syntax          : void Spi_Cancel(const Spi_SequenceType Sequence)         **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5979  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5980  ** Service ID      : 0x0C                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5981  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5982  ** Sync/Async      : Asynchronous                                             **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5983  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5984  ** Reentrancy      : Reentrant                                                **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5985  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5986  ** Parameters (in) : Sequence - Sequence ID to be cancelled                   **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5987  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5988  ** Parameters (out): None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5989  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5990  ** Return value    : None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5991  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5992  ** Description     : This API cancels the on-going sequence transmission.     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5993  **                   Sets the sequence status to SPI_SEQ_CANCELLED            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5994  **                   and job status to SPI_JOB_OK.                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5995  **                   Sequence should be in SPI_SEQ_PENDING.                   **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5996  **                   i.e., for Sync Seq, the Sequence should be               **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5997  **                   under execution and for Async Seq the sequence should    **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5998  **                   be in Queue                                              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  5999  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6000  void Spi_Cancel(const Spi_SequenceType Sequence)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6001  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6002    #if(SPI_LEVEL_DELIVERED != 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6003    Spi_JobType StartId, EndId, JobId;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6004    Spi_SequenceType SeqId;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6005    uint8 HwId;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6006    #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6007  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6008    uint8 PhysicalSeqId = 0;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6009  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6010    /* Get the core information */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6011    uint32 CoreId = Mcal_GetCpuIndex();
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6012  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6013    #if(SPI_LEVEL_DELIVERED != 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6014    const Spi_CoreConfigType *CoreConfigPtr;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6015    #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6016  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6017    /* DET / SAFETY ON - Check if valid Sequence ID is received */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6018    /* [cover parentID={D3B6AD3A-E4CB-4bfb-B9EA-28F402877DC8}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6019    /* [cover parentID={038A9FE1-B373-4329-AE41-ED1C7750BE25}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6020    #if ((SPI_DEV_ERROR_DETECT == STD_ON) || (SPI_SAFETY_ENABLE == STD_ON))
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6021    Std_ReturnType RetVal = E_NOT_OK;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6022    /* [cover parentID={6CA23B89-7C30-4bd7-BBA5-F0366F8E747C}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6023    Check the Sequence ID passed is valid and sequence status is SPI_SEQ_PENDING
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6024    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6025    RetVal = Spi_lCheckInitStatus(SPI_SID_CANCEL, (uint8)SPI_REPORT_DET);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6026    if(RetVal == (uint8)E_OK)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6027    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6028      /* MISRA2012_RULE_1_3_JUSTIFICATION:  Address of variable PhysicalSeqId
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6029      is used inside Spi_lCheckSeqParam() only to read values.
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6030      The address is not stored for later usage in Spi_lCheckSeqParam().
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6031      Hence it is safe to pass the address of the local variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6032      RetVal = Spi_lCheckSeqParam(SPI_SID_CANCEL, &PhysicalSeqId, Sequence, \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6033                                  (uint8)SPI_IGNORE_COMMS_TYPE_CHECK);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6034    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6035    /* [cover parentID={5933D2E9-8F56-4eae-BECE-F34FD5E73119}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6036     Channel ID is valid and sequence status is SPI_SEQ_PENDING
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6037    [/cover]  */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6038    if(RetVal == E_OK)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6039    #else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6040    /* Read the physical index from the look-up table */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6041    PhysicalSeqId = Spi_kGlobalConfigPtr->SequenceLookup[Sequence];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6042    #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6043    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6044      /* Check if sequence transmission is ongoing or not */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6045      if (Spi_RuntimeCoreVar[CoreId]->SeqStatus[PhysicalSeqId] == SPI_SEQ_PENDING)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6046      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6047        /* Enter SchM - Cancel API */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6048        /* [cover parentID={812826F3-2E4D-46e8-BEBF-8D57CEF20372}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6049        Cancel API
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6050        [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6051        SchM_Enter_Spi_Queue_Update();
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6052  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6053        #if(SPI_LEVEL_DELIVERED != 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6054        CoreConfigPtr = Spi_kGlobalConfigPtr->CoreConfigPtr[CoreId];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6055        JobId =
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6056          CoreConfigPtr->SequenceConfigPtr[PhysicalSeqId].JobLinkPtrPhysical[0U];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6057        HwId = CoreConfigPtr->JobConfigPtr[JobId].HwUnit & SPI_HWUNIT_MASK;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6058  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6059  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6060        /*[cover parentID={F900B899-F708-4b4b-ABF3-8C7ADB65A82A}]QSPI is configured,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6061         Queue for particular QSPI to be checked for cancelling[/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6062        /* Check if the kernel sequence is configured as Async */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6063        if(Spi_lIsQSPIHwConfiguredAsync(HwId) == (uint8)E_OK)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6064        {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6065          /* Traverse through the Job Queue, Get sequence Id from properties */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6066          StartId = Spi_RuntimeKernelVar[HwId]->JobQueuePtr->QueueStartIndex;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6067          EndId = Spi_RuntimeKernelVar[HwId]->JobQueuePtr->QueueEndIndex;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6068        while(StartId != EndId)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6069        {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6070          SeqId =                                                              \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6071              (uint8)(Spi_RuntimeKernelVar[HwId]->
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6072                      JobQueuePtr->JobAndSeqQueuePtr[StartId].JobProperty \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6073                      & (uint16)SPI_BIT_MASK_7_TO_0);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6074  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6075            /* [cover parentID={B16DD5EC-879A-476d-8897-DAFC37A6535F}]Check if
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6076            job belongs to sequence being cancelled[/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6077            if(SeqId == PhysicalSeqId)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6078            {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6079              /* Set the job property variable to skip transmission */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6080              Spi_RuntimeKernelVar[HwId]->JobQueuePtr->
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6081              JobAndSeqQueuePtr[StartId].JobProperty |= SPI_SKIP_JOB_VAL;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6082              /* Set the Job status as JOB_OK */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6083              Spi_RuntimeCoreVar[CoreId]->JobStatus[
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6084              Spi_RuntimeKernelVar[HwId]->JobQueuePtr->
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6085              JobAndSeqQueuePtr[StartId].QueueJobId] = SPI_JOB_OK;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6086          }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6087          StartId = Spi_lIncrementRoundIndex(StartId, HwId);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6088        }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6089      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6090      #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6091      /* [cover parentID={A347C3B7-8DB3-48b3-A848-2A93704D9408}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6092       Set sequence status as SPI_SEQ_CANCELED
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6093      [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6094      /* Set the sequence status to CANCELLED */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6095      Spi_RuntimeCoreVar[CoreId]->SeqStatus[PhysicalSeqId] = SPI_SEQ_CANCELED;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6096  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6097      /* Exit SchM - Cancel API */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6098      SchM_Exit_Spi_Queue_Update();
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6099      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6100    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6101  } /* End of function Spi_Cancel */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6102  #endif /* SPI_CANCEL_API == STD_ON */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6103  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6104  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6105  **              Global functions called in the interrupt context              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6106  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6107  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6108  #if(SPI_LEVEL_DELIVERED != 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6109  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6110  ** Traceability     : [cover parentID={9FAF7F55-FF2A-4bbb-AC8A-E20267C39FB0}] **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6111  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6112  ** Syntax          : void Spi_QspiDmaCallout                                  **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6113  **                   (const uint8 Channel, const uint32 Event)                **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6114  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6115  ** Service ID      : 0x21                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6116  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6117  ** Sync/Async      : Synchronous                                              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6118  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6119  ** Reentrancy      : Reentrant for different QSPI HW                          **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6120  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6121  ** Parameters (in) : Channel - DMA channel number                             **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6122  **                   Event - DMA channel event                                **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6123  ** Parameters (out): None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6124  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6125  ** Return value    : None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6126  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6127  ** Description     : Invokes QSPI module specific ISRs                        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6128  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6129  /* [cover parentID={95F53E23-569B-460f-896B-4C4C67D5E32C}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6130  void Spi_QspiDmaCallout(const uint8 Channel, const uint32 Event)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6131  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6132    uint8 ModIndex;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6133    #if(SPI_SAFETY_ENABLE == STD_ON)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6134    uint8 InvalidChannel = 0xFF;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6135    #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6136    /* Get core configuration */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6137    const Spi_CoreConfigType *CoreConfigPtr;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6138    uint32 CoreId = Mcal_GetCpuIndex();
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6139    CoreConfigPtr = Spi_kGlobalConfigPtr->CoreConfigPtr[CoreId];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6140  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6141  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6142    /* [cover parentID={C0C2527E-02B6-4e0e-AFE3-A8E0E8FBB1DF}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6143    Loop through all kernels to process DMA RX event
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6144    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6145    /* Check if DMA has done the complete transfer */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6146    if((Event & (uint32)DMA_EVENT_CH_TRANSFER_COMPLETE) ==
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6147                      (uint32)DMA_EVENT_CH_TRANSFER_COMPLETE)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6148    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6149      #if(SPI_SAFETY_ENABLE == STD_ON)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6150      InvalidChannel = 1;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6151      #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6152      /* Loop through all kernels, check if the DMA is assigned to QSPI */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6153      for(ModIndex = 0U; ModIndex < SPI_MAX_HW_UNIT; ModIndex++)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6154      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6155        if(CoreConfigPtr->QSPIHwConfigPtr[ModIndex] != NULL_PTR)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6156        {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6157          /* [cover parentID={C535FDD8-4FBC-406e-A010-A911E9E60FBE}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6158          Check if RX channel of DMA is same as received channel
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6159          [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6160          if(Channel ==
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6161              CoreConfigPtr->QSPIHwConfigPtr[ModIndex]->DMARxChannel)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6162          {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6163          #if(SPI_SAFETY_ENABLE == STD_ON)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6164            /* Channel Found */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6165            InvalidChannel = 0;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6166          #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6167            /* Call Rx handler */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6168            Spi_lIsrDmaQspiRx(ModIndex);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6169  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6170            /* Break and return */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6171            break;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6172          }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6173        }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6174      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6175    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6176    /* [cover parentID={DA0D3325-104E-4013-A5DA-59F4C8624D42}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6177    #if(SPI_SAFETY_ENABLE == STD_ON)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6178     /* [cover parentID={95AC8E2E-D040-4a86-BC30-F96046E3DB71}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6179    /* Check for invalid DMA event and Invalid channel */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6180    if ((Event == (uint32)DMA_EVENT_NONE) || (InvalidChannel == 1U))
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6181    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6182      /* [cover parentID={8D42C7B2-F0A3-4df9-A2C7-6E75BDD23C2A}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6183      Mcal_ReportSafetyError(
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6184                      SPI_MODULE_ID,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6185                      SPI_INSTANCE_ID,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6186                      SPI_SID_RX_INTERRUPT,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6187                      SPI_E_SAFETY_INVALID_PARAM);/* End of report to Safety */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6188    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6189    #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6190  }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6191  #endif /* SPI_LEVEL_DELIVERED != 0U */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6192  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6193  #if(SPI_LEVEL_DELIVERED != 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6194  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6195  ** Traceability     : [cover parentID={1C6853BC-B738-4552-BDB1-29635CF6B975}] **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6196  ** Syntax          : static void Spi_lIsrDmaQspiRx(const uint8 Module)        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6197  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6198  ** Service ID      : NA                                                       **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6199  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6200  ** Sync/Async      : Synchronous                                              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6201  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6202  ** Reentrancy      : Reentrant for different QSPI HW                          **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6203  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6204  ** Parameters (in) : Module - QSPI module index                               **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6205  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6206  ** Parameters (out): None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6207  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6208  ** Return value    : None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6209  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6210  ** Description     : Function is called by DMA module on completion of        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6211  **                   transmission of a channel. Successive channel            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6212  **                   transmission is triggered by QSPI in this callback.      **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6213  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6214  static void Spi_lIsrDmaQspiRx(const uint8 Module)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6215  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6216    Spi_JobType JobId;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6217    Spi_ChannelType ChnlId, ChnlIndex;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6218    uint8 ToggleCs;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6219    Ifx_QSPI* ModulePtr;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6220  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6221    /* Get core configuration */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6222    const Spi_CoreConfigType *CoreConfigPtr;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6223    uint32 CoreId = Mcal_GetCpuIndex();
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6224    CoreConfigPtr = Spi_kGlobalConfigPtr->CoreConfigPtr[CoreId];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6225  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6226    /* MISRA2012_RULE_11_3_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6227     * effects foreseen by violating this MISRA rule. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6228    /* MISRA2012_RULE_11_5_JUSTIFICATION: QSPI base address access.
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6229    No side effects foreseen by violating this MISRA rule, as the pointer
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6230    to the object type that it is getting cast into, is a known type. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6231    ModulePtr = &(SPI_HW_MODULE[Module]);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6232  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6233    /* [cover parentID={46BB41A0-7BC0-49da-91D7-A3099E3118B4}] Start
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6234    transmission[/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6235    /* Check if the QSPI kernel is busy transmitting */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6236    if(Spi_RuntimeKernelVar[Module]->AsyncComStatus == SPI_BUSY)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6237    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6238      JobId =
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6239        Spi_RuntimeKernelVar[Module]->JobQueuePtr->JobAndSeqQueuePtr[  \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6240            Spi_RuntimeKernelVar[Module]->JobQueuePtr->QueueStartIndex].   \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6241        QueueJobId;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6242      ChnlIndex =
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6243        Spi_RuntimeKernelVar[Module]->JobQueuePtr->CurrentChannelIndex;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6244      ChnlIndex++;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6245      ChnlId =
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6246        CoreConfigPtr->JobConfigPtr[JobId].ChnlLinkPtrPhysical[ChnlIndex];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6247      ToggleCs = CoreConfigPtr->JobConfigPtr[JobId].FramebasedCs;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6248  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6249      /* [cover parentID={7EB92B50-CD09-4b55-AF79-EEB194FEA255}] Start
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6250      transmission of next channel[/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6251      /* Check if the current channel is last channel to be transmitted,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6252       * else PT2 interrupt will trigger indicating "end of frame" */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6253      if(ChnlId != SPI_CHANNEL_DELIMITER)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6254      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6255        Spi_RuntimeKernelVar[Module]->JobQueuePtr->CurrentChannelIndex++;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6256  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6257        /* [cover parentID={2316D2BB-0C35-4e5b-87D0-887B1C3ABE21}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6258        /* Enable RX DMA */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6259        Dma_ChEnableHardwareTrigger(                                         \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6260            (uint8)(CoreConfigPtr->QSPIHwConfigPtr[Module]->DMARxChannel));
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6261        /* [cover parentID={2A46A3C9-D9CA-4861-B99E-28FDEBCB63D5}][/cover]*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6262        /* Trigger the DMA TX for next channel */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6263        Dma_ChEnableHardwareTrigger(                                         \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6264            (uint8)(CoreConfigPtr->QSPIHwConfigPtr[Module]->DMATxChannel));
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6265        /* [cover parentID={2AD70796-65D8-4c5d-8034-9B6F3D67D6B6}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6266        /* Set channel configuration since the data-width can be different */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6267        ModulePtr->BACONENTRY.U = \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6268                   Spi_RuntimeKernelVar[Module]->BaconChannelArray[ChnlIndex].U;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6269      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6270      else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6271      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6272        /* [cover parentID={EA634B3D-A1AC-4f99-AEFF-879B2475B407}] Check if
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6273        frame based CS is enabled, call for next job[/cover]*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6274        if(ToggleCs == SPI_TRIGGER_ENABLE)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6275        {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6276          Spi_lQspiTriggerNextJob(Module, SPI_SID_RX_INTERRUPT, 0U);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6277        }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6278      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6279    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6280  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6281  } /* End of function Spi_lIsrDmaQspiRx */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6282  #endif /* SPI_LEVEL_DELIVERED != 0U */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6283  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6284  #if(SPI_LEVEL_DELIVERED != 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6285  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6286  ** Traceability     : [cover parentID={9D6F01FD-3633-458a-8DCA-1A033E01EF84}] **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6287  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6288  ** Syntax          : static void Spi_lQspiTriggerNextJob(const uint8 Module,  **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6289  **                                       const uint8 ApiId,                   **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6290  **                                       const uint8 Pt2Status)               **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6291  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6292  ** Service ID      : None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6293  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6294  ** Sync/Async      : Synchronous                                              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6295  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6296  ** Reentrancy      : Reentrant for different QSPI HW                          **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6297  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6298  ** Parameters (in) : Module - QSPI module index [0 to SPI_MAX_HW_UNIT]        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6299  **                   ApiId - Service ID of called function                    **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6300  **                   Pt2Status - Represents PT2 enable status                 **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6301  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6302  ** Parameters (out): None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6303  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6304  ** Return value    : None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6305  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6306  ** Description     : Triggers the next job transmission after checking for    **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6307  **                     PT2(End of frame) status of previous Job transmission  **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6308  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6309  static void Spi_lQspiTriggerNextJob(const uint8 Module, const uint8 ApiId,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6310                                             const uint8 Pt2Status)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6311  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6312    Spi_SequenceType SeqId;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6313    Spi_SeqResultType SeqResult;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6314    uint8 ToggleCs;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6315    Spi_JobType JobId;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6316  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6317    /* Get Core and kernel information */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6318    Ifx_QSPI* ModulePtr;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6319  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6320    /* MISRA2012_RULE_11_3_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6321     * effects foreseen by violating this MISRA rule. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6322    /* MISRA2012_RULE_11_5_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6323    effects foreseen by violating this MISRA rule, as the pointer
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6324    to the object type that it is getting cast into, is a known type. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6325    ModulePtr = &(SPI_HW_MODULE[Module]);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6326  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6327    /* Get core configuration */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6328    const Spi_CoreConfigType *CoreConfigPtr;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6329    uint32 CoreId = Mcal_GetCpuIndex();
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6330    CoreConfigPtr = Spi_kGlobalConfigPtr->CoreConfigPtr[CoreId];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6331  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6332    /* Fetch the Job ID transmitted */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6333    JobId = Spi_RuntimeKernelVar[Module]->JobQueuePtr->JobAndSeqQueuePtr[\ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6334            Spi_RuntimeKernelVar[Module]->JobQueuePtr->QueueStartIndex].   \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6335            QueueJobId;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6336  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6337    ToggleCs = CoreConfigPtr->JobConfigPtr[JobId].FramebasedCs;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6338    /* [cover parentID={36E6F05B-C76B-4c6f-80E4-83FE89A4046D}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6339    Check for source of interrupt - PT2
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6340    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6341    /* Check for Source of interrupt, either Job based CS / PT2 interrupt */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6342    if((ToggleCs == SPI_TRIGGER_ENABLE) || \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6343        (Pt2Status == SPI_TRIGGER_ENABLE))
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6344    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6345      /* Fetch the sequence ID in transmisison */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6346      SeqId = (Spi_SequenceType)\ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6347              (Spi_RuntimeKernelVar[Module]->JobQueuePtr->JobAndSeqQueuePtr[ \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6348                  Spi_RuntimeKernelVar[Module]->JobQueuePtr->QueueStartIndex]. \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6349               JobProperty & (uint16)SPI_BIT_MASK_7_TO_0);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6350  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6351      /* Disable Move counter - Since frame is complete */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6352      ModulePtr->MCCON.B.MCEN = 0;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6353  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6354      /* [cover parentID={FF3A678C-A7C4-411a-A970-16DCE204DDF2}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6355      Check for sequence status
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6356      [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6357      /* Get sequence status */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6358      if(Spi_RuntimeCoreVar[CoreId]->SeqStatus[SeqId] == SPI_SEQ_CANCELED)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6359      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6360        SeqResult = SPI_SEQ_CANCELED;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6361      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6362      else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6363      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6364        SeqResult = SPI_SEQ_OK;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6365      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6366  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6367      /* [cover parentID={19FDA54E-8B52-49fa-A0EE-EBB4DB94D551}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6368      Call lBusHandler to handle successive job transmission
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6369      [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6370      Spi_lBusHandler(Module, SeqResult, SPI_JOB_OK);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6371  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6372      /* Raise Production Error */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6373      /* [cover parentID={74823431-BBBF-42e4-80D9-26163D84DBA8}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6374      #if(SPI_HW_ERROR_DEM_REPORT == SPI_DEM_REPORT_ENABLED)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6375      /* [cover parentID={768F4DBD-274F-4FC3-B069-345E642E5297}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6376      Spi_lReportDemError(SPI_E_HARDWARE_ERROR, DEM_EVENT_STATUS_PASSED);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6377      #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6378    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6379    #if(SPI_SAFETY_ENABLE == STD_ON)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6380    else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6381    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6382      /* [cover parentID={35AF0CD6-D3E9-4cde-B778-D941186948BC}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6383      Spurious interrupt - DET
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6384      [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6385      /* ISR invalid ISR DET */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6386      Mcal_ReportSafetyError(
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6387                  SPI_MODULE_ID,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6388                  SPI_INSTANCE_ID,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6389                  ApiId,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6390                  SPI_E_SAFETY_SPURIOUS_INTERRUPT);/* End of report to Safety */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6391    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6392    #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6393    #if(SPI_SAFETY_ENABLE == STD_OFF)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6394    UNUSED_PARAMETER(ApiId);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6395    #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6396  }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6397  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6398  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6399  ** Traceability     : [cover parentID={D84AC1CE-5680-4e06-9123-2648FCE6AA9C}] **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6400  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6401  ** Syntax          : void Spi_IsrQspiPT2(const uint8 Module)                  **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6402  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6403  ** Service ID      : 0x22                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6404  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6405  ** Sync/Async      : Synchronous                                              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6406  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6407  ** Reentrancy      : Reentrant for different QSPI HW                          **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6408  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6409  ** Parameters (in) : Module - QSPI module index [0 to 5]                      **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6410  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6411  ** Parameters (out): None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6412  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6413  ** Return value    : None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6414  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6415  ** Description     : This Interrupt Service routine marks the end of the      **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6416  **                   frame transmission and is triggered only at the end of   **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6417  **                   the job transmission. Total number of elements to be     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6418  **                   transmitted in a next job is updated in the MCCOUNT      **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6419  **during this interrupt and respective DMA channels are re-triggered.         **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6420  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6421  void Spi_IsrQspiPT2(const uint8 Module)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6422  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6423    uint8 Pt2Status = 0;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6424    uint8 Pt2ENStatus = 0;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6425  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6426    /* [cover parentID={64D417FE-2506-4d54-B9FB-98A97E86CD42}] Check
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6427    parameter [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6428    if(Module < SPI_MAX_HW_UNIT)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6429    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6430      /* MISRA2012_RULE_11_3_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6431       * effects foreseen by violating this MISRA rule, as the pointer to
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6432       * the object type that it is getting cast into, is a known type. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6433      /* MISRA2012_RULE_11_5_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6434      effects foreseen by violating this MISRA rule, as the pointer
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6435      to the object type that it is getting cast into, is a known type. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6436      Pt2Status = (uint8) (SPI_HW_MODULE[Module].STATUS.B.PT2F);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6437  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6438      /* MISRA2012_RULE_11_3_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6439       * effects foreseen by violating this MISRA rule, as the pointer to
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6440       * the object type that it is getting cast into, is a known type. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6441      /* MISRA2012_RULE_11_5_JUSTIFICATION: QSPI base address access.
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6442      No side effects foreseen by violating this MISRA rule, as the pointer
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6443      to the object type that it is getting cast into, is a known type. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6444      SPI_HW_MODULE[Module].FLAGSCLEAR.B.PT2C = 1U;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6445  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6446      /* MISRA2012_RULE_11_3_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6447       * effects foreseen by violating this MISRA rule, as the pointer to
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6448       * the object type that it is getting cast into, is a known type. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6449      /* MISRA2012_RULE_11_5_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6450      effects foreseen by violating this MISRA rule, as the pointer
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6451      to the object type that it is getting cast into, is a known type. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6452      Pt2ENStatus = (uint8) (SPI_HW_MODULE[Module].GLOBALCON1.B.PT2EN);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6453      Pt2Status  = (Pt2Status & Pt2ENStatus);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6454      Spi_lQspiTriggerNextJob(Module, SPI_SID_PT2_INTERRUPT, Pt2Status);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6455  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6456    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6457    /* [cover parentID={068801CE-7D51-4218-B161-A52D0AC82FFA}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6458    #if(SPI_SAFETY_ENABLE == STD_ON)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6459    else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6460    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6461      /* [cover parentID={83F51FC5-FBD2-43b4-AAD5-E9476261B6D7}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6462      /* ISR invalid ISR DET */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6463      Mcal_ReportSafetyError(
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6464                      SPI_MODULE_ID,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6465                      SPI_INSTANCE_ID,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6466                      SPI_SID_PT2_INTERRUPT,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6467                      SPI_E_SAFETY_INVALID_PARAM);/* End of report to Safety */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6468    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6469    #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6470  }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6471  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6472  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6473  #if(SPI_LEVEL_DELIVERED != 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6474  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6475  ** Traceability    : [cover parentID={C5A29B57-E29D-4d36-82DB-44460A414EF2}]  **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6476  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6477  ** Syntax          : void Spi_IsrQspiError(const uint8 Module)                **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6478  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6479  ** Service ID      : 0x23                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6480  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6481  ** Sync/Async      : Synchronous                                              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6482  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6483  ** Reentrancy      : Reentrant for different QSPI HW                          **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6484  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6485  ** Parameters (in) : Module - QSPI module index                               **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6486  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6487  ** Parameters (out): None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6488  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6489  ** Return value    : None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6490  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6491  ** Description     : This interrupt service routine handles the QSPI errors   **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6492  **                   during asynchronous transmission. Sets the status of     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6493  **                   the Sequence to SPI_SEQ_FAILED and job status belonging  **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6494  **                   to the sequence except which are completed to            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6495  **                   SPI_JOB_FAILED.                                          **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6496  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6497  void Spi_IsrQspiError(const uint8 Module)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6498  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6499    /* [cover parentID={2647200E-4B51-4110-8A4A-626A07F04C85}] Check for
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6500    valid parameter in ISR [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6501    if(Module < SPI_MAX_HW_UNIT)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6502    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6503      /* Check if any QSPI error flags are SET */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6504      /* [cover parentID={E5786683-BC42-4f22-BD79-C04DEC8DCFE2}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6505      /* [cover parentID={C5DC981B-5373-4d12-BD17-1E57DCDC2D83}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6506      Check if any QSPI error flags are SET
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6507      [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6508      /* MISRA2012_RULE_11_3_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6509       * effects foreseen by violating this MISRA rule. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6510      /* MISRA2012_RULE_11_5_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6511      effects foreseen by violating this MISRA rule, as the pointer
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6512      to the object type that it is getting cast into, is a known type. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6513      if((SPI_HW_MODULE[Module].STATUS.B.ERRORFLAGS &                          \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6514          SPI_GLOBALCON1_ERROREN) != 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6515      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6516        /* Clear the error status */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6517        /* MISRA2012_RULE_11_3_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6518         * effects foreseen by violating this MISRA rule.*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6519        /* MISRA2012_RULE_11_5_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6520        effects foreseen by violating this MISRA rule, as the pointe
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6521        r to the object type that it is getting cast into, is a known type. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6522        SPI_HW_MODULE[Module].FLAGSCLEAR.U = (SPI_QSPI_FLAGSCLEAR_VALUE);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6523        /* MISRA2012_RULE_11_3_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6524         * effects foreseen by violating this MISRA rule. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6525        /* MISRA2012_RULE_11_5_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6526        effects foreseen by violating this MISRA rule, as the pointer
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6527        to the object type that it is getting cast into, is a known type. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6528        SPI_HW_MODULE[Module].FLAGSCLEAR.B.PT2C = 1U;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6529        /* [cover parentID={2160B614-23FF-4377-B5B4-89695321A82C}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6530        if(Spi_RuntimeKernelVar[Module]->AsyncComStatus == SPI_BUSY)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6531        {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6532          /* [cover parentID={F9C7D373-8B51-4873-916E-7C0855E22D6E}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6533           Call Error handler to stop the current sequence
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6534          [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6535          Spi_lErrorHandler(Module);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6536        }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6537      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6538      /* [cover parentID={EC31834E-BEFB-484b-A2AE-8644CFA7369A}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6539      #if(SPI_SAFETY_ENABLE == STD_ON)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6540      else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6541      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6542        /* [cover parentID={6E2BD464-AB22-47b9-B114-B3037A36E05C}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6543        Spurious interrupt - DET
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6544        [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6545        /* ISR invalid ISR DET */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6546        Mcal_ReportSafetyError(
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6547                  SPI_MODULE_ID,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6548                  SPI_INSTANCE_ID,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6549                  SPI_SID_QSPI_ERROR_INTERRUPT,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6550                  SPI_E_SAFETY_SPURIOUS_INTERRUPT);/* End of report to Safety */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6551      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6552    #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6553    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6554    /* [cover parentID={2E28B1B5-0F7A-4b71-8FC0-6A70B476BD70}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6555    #if(SPI_SAFETY_ENABLE == STD_ON)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6556    else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6557    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6558      /* [cover parentID={7176F4EA-1BC3-4a78-998C-606464C5E10A}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6559      /* Invalid ISR  DET */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6560      Mcal_ReportSafetyError(
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6561                      SPI_MODULE_ID,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6562                      SPI_INSTANCE_ID,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6563                      SPI_SID_QSPI_ERROR_INTERRUPT,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6564                      SPI_E_SAFETY_INVALID_PARAM);/* End of report to Safety */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6565    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6566    #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6567  } /* End of function Spi_IsrQspiError */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6568  #endif /* SPI_LEVEL_DELIVERED != 0U */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6569  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6570  #if(SPI_LEVEL_DELIVERED != 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6571  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6572  ** Traceability    : [cover parentID={2A951311-BDBE-44f9-965F-9AEFF4349B46}]  **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6573  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6574  ** Syntax          : void Spi_QspiDmaErrCallout(const uint8 Channel,          **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6575  **                              const uint32 Event)                           **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6576  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6577  ** Service ID      : 0x24                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6578  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6579  ** Sync/Async      : Synchronous                                              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6580  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6581  ** Reentrancy      : Reentrant for different QSPI HW                          **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6582  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6583  ** Parameters (in) : Channel - DMA channel number                             **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6584  **                   Event - DMA Kernel  event                                **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6585  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6586  ** Parameters (out): None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6587  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6588  ** Return value    : None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6589  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6590  ** Description     : Invokes QSPI specific DMA error handler                  **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6591  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6592  void Spi_QspiDmaErrCallout(const uint8 Channel, const uint32 Event)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6593  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6594    uint8 ModIndex;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6595    #if (SPI_SAFETY_ENABLE == STD_ON)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6596    uint8 InvalidChannel = 1;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6597    #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6598    /* Get the core information */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6599    const Spi_CoreConfigType *CoreConfigPtr;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6600    uint32 CoreId = Mcal_GetCpuIndex();
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6601    CoreConfigPtr = Spi_kGlobalConfigPtr->CoreConfigPtr[CoreId];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6602  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6603    /* Loop through all kernels, check if the DMA is assigned to QSPI */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6604    /* [cover parentID={A3215F04-3A09-4918-B5FA-36756B492231}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6605    Is QSPI kernel configured for core
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6606    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6607    for(ModIndex = 0U; ModIndex < SPI_MAX_HW_UNIT; ModIndex++)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6608    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6609      if(CoreConfigPtr->QSPIHwConfigPtr[ModIndex] != NULL_PTR)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6610      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6611        /* [cover parentID={98786E53-8337-469e-ACC6-3BF7D0FAF6AA}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6612        Check if RX channel matches to process error
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6613        [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6614        if((Channel ==
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6615            CoreConfigPtr->QSPIHwConfigPtr[ModIndex]->DMARxChannel) || \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6616            (Channel ==
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6617             CoreConfigPtr->QSPIHwConfigPtr[ModIndex]->DMATxChannel))
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6618        {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6619          #if (SPI_SAFETY_ENABLE == STD_ON)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6620          InvalidChannel = 0;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6621          #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6622          /* Call error handler */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6623          Spi_lErrorHandler(ModIndex);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6624        }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6625      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6626    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6627    UNUSED_PARAMETER(Event);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6628    /* [cover parentID={89B01D0D-DB2F-4005-BACF-90724A9B11C7}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6629    #if (SPI_SAFETY_ENABLE == STD_ON)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6630    /* [cover parentID={7DFAB88B-F316-4ab7-8496-4B232626B214}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6631    if (InvalidChannel == 1U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6632    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6633      /* [cover parentID={6569ED88-2C1B-46ee-8F3F-2D133B292604}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6634      Mcal_ReportSafetyError(
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6635                      SPI_MODULE_ID,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6636                      SPI_INSTANCE_ID,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6637                      SPI_SID_DMA_ERROR_INTERRUPT,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6638                      SPI_E_SAFETY_INVALID_PARAM);/* End of report to Safety */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6639    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6640    #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6641  }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6642  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6643  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6644  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6645  **                     Scheduled function                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6646  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6647  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6648  #if(SPI_LEVEL_DELIVERED == 2U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6649  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6650  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6651  ** Traceability     : [cover parentID={DB5B91F0-5941-4be1-9DBB-ABC8FB3C3B17}] **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6652  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6653  ** Syntax          : void Spi_MainFunction_Handling(void)                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6654  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6655  ** Service ID      : 0x10                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6656  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6657  ** Sync/Async      : Synchronous                                              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6658  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6659  ** Reentrancy      : Non-Reentrant                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6660  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6661  ** Parameters (in) : None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6662  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6663  ** Parameters (out): None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6664  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6665  ** Return value    : None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6666  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6667  ** Description     : This function polls the SPI interrupts linked to         **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6668  **                   QSPI HW units allocated to the transmission of SPI       **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6669  **                   sequences to enable the evolution of transmission        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6670  **                   state machine.                                           **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6671  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6672  void Spi_MainFunction_Handling(void)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6673  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6674    /* [cover parentID={F5642A9A-B4FB-4e46-8262-383CAFECF805}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6675       Spi_MainFunction_Handling
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6676    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6677    uint8 QspiModIndex;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6678    #if ((SPI_DEV_ERROR_DETECT == STD_ON) || (SPI_SAFETY_ENABLE == STD_ON))
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6679    Std_ReturnType RetVal;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6680    #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6681    uint32 CoreId = Mcal_GetCpuIndex();
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6682    /* Check if Driver is initialzed */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6683    /* [cover parentID={59FF2F41-5BD3-4260-990A-4C925780DB35}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6684     SPI_DEV_ERROR_DETECT or SPI_SAFETY_ENABLE is ON
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6685    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6686    #if ((SPI_DEV_ERROR_DETECT == STD_ON) || (SPI_SAFETY_ENABLE == STD_ON))
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6687    /* [cover parentID={A711865D-B4A5-4b77-B0CF-821BFCB942D1}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6688     Check if Driver is initialzed
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6689    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6690    RetVal = Spi_lCheckInitStatus(SPI_SID_MAINFUNCTION_HANDLING, \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6691                                  (uint8)SPI_DET_DISABLE);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6692    /* [cover parentID={B2225693-0DB1-4465-8D0F-846B5EEC0656}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6693     Driver is initialized
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6694    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6695    if(RetVal == (uint8)E_OK)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6696    #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6697    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6698      /* Applicable only if in "Polling mode" */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6699      /* [cover parentID={EA71C3F7-777F-4478-B1F2-A6FCA446D128}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6700       Check polling mode is ON
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6701      [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6702      if(Spi_RuntimeCoreVar[CoreId]->AsyncMode == SPI_POLLING_MODE)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6703      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6704        /* [cover parentID={B32E6868-8E27-44d8-816B-050E24258CF0}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6705         Check for all kernels
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6706        [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6707        /* Loop through all kernels */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6708        for(QspiModIndex = 0U; QspiModIndex < SPI_MAX_HW_UNIT; QspiModIndex++)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6709        {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6710          /* Check if kernel is assigned for async communication */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6711          /* [cover parentID={C76DFC2C-1B5D-4f76-B269-C50A27003B69}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6712          Check if kernel is async-type
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6713          [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6714          if(Spi_lIsQSPIHwConfiguredAsync(QspiModIndex) == (uint8)E_OK)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6715          {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6716            if (Spi_RuntimeKernelVar[QspiModIndex]->AsyncComStatus == SPI_BUSY)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6717            {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6718              Spi_lModMainFunction(QspiModIndex);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6719            }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6720          }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6721        }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6722      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6723    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6724  } /* End of function Spi_MainFunction_Handling */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6725  #endif /* SPI_LEVEL_DELIVERED == 2U */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6726  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6727  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6728  **                     Private Function Definitions                           **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6729  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6730  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6731  #if(SPI_LEVEL_DELIVERED != 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6732  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6733  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6734  ** Traceability     : [cover parentID={0C8E1ECF-3DEE-47bd-AF40-38025E434A30}] **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6735  ** Syntax          : static void Spi_lBusHandler                              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6736  **                   (                                                        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6737  **                     const uint8 Module,                                    **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6738  **                     const Spi_SeqResultType SeqRes,                        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6739  **                     const Spi_JobResultType JobRes                         **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6740  **                   )                                                        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6741  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6742  ** Service ID      : None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6743  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6744  ** Sync/Async      : Synchronous                                              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6745  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6746  ** Reentrancy      : Reentrant for different QSPI HW                          **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6747  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6748  ** Parameters (in) : Module - Qspi module index                               **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6749  **                   SeqRes - Seq Result to be updated                        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6750  **                   JobRes - Job Result to be updated                        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6751  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6752  ** Parameters (out): None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6753  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6754  ** Return value    : None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6755  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6756  ** Description     : This function sets up the transmission for next job      **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6757  **                   if present else will terminate the transmission by       **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6758  **                   setting up the statuses for Sequence and jobs, also it   **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6759  **                   invokes notification function if configured.             **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6760  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6761  static void Spi_lBusHandler
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6762  (
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6763    const uint8 Module,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6764    const Spi_SeqResultType SeqRes,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6765    const Spi_JobResultType JobRes
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6766  )
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6767  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6768    const Spi_JobConfigType* JobConfigPtr;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6769    Spi_JobType StartId, EndId;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6770    uint16 SeqStatus;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6771    Spi_SequenceType SeqId;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6772    uint8 CsPolarity;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6773    uint16 LastJobinSeq = 0;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6774    uint16 JobId = 0;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6775  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6776    /* Get the core config information */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6777    const Spi_CoreConfigType *CoreConfigPtr;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6778    uint32 CoreId = Mcal_GetCpuIndex();
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6779    CoreConfigPtr = Spi_kGlobalConfigPtr->CoreConfigPtr[CoreId];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6780  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6781    /* Disable Qspi Error interrupt */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6782    Spi_lDisQspiErrIntr(Module);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6783  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6784    /* Get the sequence, job id and job Queue location to be processed */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6785    StartId = Spi_RuntimeKernelVar[Module]->JobQueuePtr->QueueStartIndex;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6786    JobId = Spi_RuntimeKernelVar[Module]->JobQueuePtr->
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6787            JobAndSeqQueuePtr[StartId].QueueJobId;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6788    SeqId = (Spi_SequenceType)(Spi_RuntimeKernelVar[Module]->JobQueuePtr->\ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6789            JobAndSeqQueuePtr[StartId].JobProperty & (uint16)SPI_BIT_MASK_7_TO_0);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6790  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6791    /* Get job configuration pointer and channel Id to be processed*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6792    JobConfigPtr = &CoreConfigPtr->JobConfigPtr[JobId];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6793    Spi_RuntimeKernelVar[Module]->JobQueuePtr->CurrentJobIndex++;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6794  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6795    /* [cover parentID={0EBB2AAB-9001-495c-A9AB-E5A25C849D51}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6796     Handling Chip select after transmisison of job
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6797    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6798    /* If CS handled via port pin, enable CS based on polarity configured */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6799    if(JobConfigPtr->CSPortPin != SPI_CS_VIA_HW_OR_NONE)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6800    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6801      if(CoreConfigPtr->JobConfigPtr[JobId].CsPolarity == (uint8)STD_LOW)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6802      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6803        CsPolarity = (uint8)STD_LOW;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6804      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6805      else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6806      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6807        CsPolarity = (uint8)STD_HIGH;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6808      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6809  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6810      Spi_lSetCsViaGpio(
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6811        (uint8)((JobConfigPtr->CSPortPin) >> (uint16)SPI_PORT_NUM_OFFSET),     \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6812        (uint8)((JobConfigPtr->CSPortPin) & SPI_BIT_MASK_3_TO_0),       \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6813        CsPolarity);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6814    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6815  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6816    /* [cover parentID={1A914736-E4F5-491f-96FF-E0273FBA73DF}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6817     Update job status
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6818    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6819    Spi_RuntimeCoreVar[CoreId]->JobStatus[JobId] = JobRes;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6820    /* [cover parentID={8CC9B03C-4A5F-40e7-8880-4999A24B1E38}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6821    /* Check and call callback Notification function if configured */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6822    if(JobConfigPtr->JobNotification != NULL_PTR)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6823    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6824      JobConfigPtr->JobNotification();
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6825    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6826  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6827    LastJobinSeq = (CoreConfigPtr->SequenceConfigPtr[SeqId].\ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6828                    NoOfJobInSeq - 1U);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6829  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6830    /* [cover parentID={774B2859-543A-46b6-AC06-62A2895FA88E}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6831    /* [cover parentID={C9DD3816-4AEA-4023-BC55-F8DB43564E67}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6832         Reentrancy
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6833    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6834    /* Enter SchM - Since Queue / status variables are updated */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6835    SchM_Enter_Spi_Queue_Update();
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6836  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6837    /* [cover parentID={ADE4726E-01E1-4888-956B-A8FB30150401}] Check for
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6838       last job in sequence or check if error occured [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6839    /* Check if completed Job was the last job for sequence OR if
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6840        sequence is failed OR Cancelled */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6841    if((CoreConfigPtr->SequenceConfigPtr[SeqId].\ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6842        JobLinkPtrPhysical[LastJobinSeq] == JobId) ||
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6843        (SeqRes == SPI_SEQ_FAILED) || (SeqRes == SPI_SEQ_CANCELED))
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6844    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6845      Spi_RuntimeKernelVar[Module]->JobQueuePtr->CurrentJobIndex = 0U;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6846  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6847      /* [cover parentID={85D502FC-8737-46a9-A86E-9292CCD933AE}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6848       Update sequence result
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6849      [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6850      /* Set sequence status to SPI_SEQ_OK after the job is completed */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6851      Spi_RuntimeCoreVar[CoreId]->SeqStatus[SeqId] = SeqRes;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6852  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6853      /* Check and call seq notification if configured */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6854      /* [cover parentID={2C2344AF-972C-44f0-8B0E-7DC6C4D2083A}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6855       Call sequence notification function
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6856      [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6857      /* [cover parentID={3F7237E5-DA82-4018-9080-AFD6C96CA021}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6858       Sequence notification is configured
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6859      [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6860      /* [cover parentID={988246C2-69F9-4937-8376-5100E83EA1AA}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6861      if(CoreConfigPtr->SequenceConfigPtr[SeqId].SeqNotification != NULL_PTR)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6862      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6863        CoreConfigPtr->SequenceConfigPtr[SeqId].SeqNotification();
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6864      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6865    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6866  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6867    /* Clear the Queue variables */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6868    Spi_RuntimeKernelVar[Module]->JobQueuePtr->
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6869    JobAndSeqQueuePtr[StartId].QueueJobId = 0;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6870    Spi_RuntimeKernelVar[Module]->JobQueuePtr->
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6871    JobAndSeqQueuePtr[StartId].JobProperty = SPI_SEQUENCE_DELIMITER;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6872  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6873    /* Loop through rest of the jobs and skip cancelled sequences */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6874    StartId = Spi_RuntimeKernelVar[Module]->JobQueuePtr->QueueStartIndex;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6875    EndId = Spi_RuntimeKernelVar[Module]->JobQueuePtr->QueueEndIndex;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6876  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6877    /* [cover parentID={54BDE6E9-1A5B-4fe8-976F-AF02FEDCDFB5}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6878      Asynctransmit - Transmit next job from Queue, ignore cancelled jobs
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6879      [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6880    while(StartId != EndId)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6881    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6882      StartId = Spi_lIncrementRoundIndex(StartId, Module);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6883  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6884      SeqStatus =      \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6885                       (Spi_RuntimeKernelVar[Module]->JobQueuePtr->
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6886                        JobAndSeqQueuePtr[StartId].JobProperty);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6887  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6888      SeqStatus = (SeqStatus & SPI_SKIP_JOB_VAL);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6889  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6890      if(SeqStatus == 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6891      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6892        /* Break if job is available for transmission */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6893        break;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6894      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6895    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6896  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6897    /* [cover parentID={2342D461-0252-4e68-B495-D5C36CFEC793}] Check if more
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6898    jobs to be transmitted [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6899    /* Check if there are any more jobs on the queue to be transmitted */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6900    Spi_RuntimeKernelVar[Module]->JobQueuePtr->QueueStartIndex = StartId;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6901    if(StartId != EndId)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6902    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6903      JobId = Spi_RuntimeKernelVar[Module]->JobQueuePtr->
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6904              JobAndSeqQueuePtr[StartId].QueueJobId;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6905  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6906      /* Start Next Job in the Queue */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6907      Spi_lAsyncStartJob(JobId);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6908    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6909    else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6910    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6911      /* Last job in Queue transmitted, clear all Queue variables */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6912      Spi_RuntimeKernelVar[Module]->JobQueuePtr->QueueStartIndex = 0U;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6913      Spi_RuntimeKernelVar[Module]->JobQueuePtr->QueueEndIndex = 0U;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6914  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6915      /* Set bus status to IDLE since all jobs are transmitted */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6916      Spi_RuntimeKernelVar[Module]->AsyncComStatus = SPI_IDLE;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6917    /* Set bus KernelStatus to IDLE since all jobs are transmitted */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6918      Spi_RuntimeKernelVar[Module]->KernelStatus = SPI_IDLE;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6919    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6920    /* [cover parentID={9A0C63A6-81A6-4855-983C-8AA861AAA491}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6921       Reentrancy
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6922    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6923    /* Exit SchM */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6924    SchM_Exit_Spi_Queue_Update();
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6925  } /* End of function Spi_lBusHandler */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6926  #endif /* SPI_LEVEL_DELIVERED != 0U */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6927  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6928  #if(SPI_LEVEL_DELIVERED != 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6929  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6930  ** Traceability     : [cover parentID={4490D689-E691-46df-AFB6-A7E8203FAE25}] **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6931  ** Syntax          : static void Spi_lErrorHandler(const uint8 Module)        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6932  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6933  ** Service ID      : None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6934  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6935  ** Sync/Async      : Synchronous                                              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6936  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6937  ** Reentrancy      : Reentrant for different QSPI HW                          **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6938  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6939  ** Parameters (in) : Module - Qspi module index                               **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6940  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6941  ** Parameters (out): None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6942  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6943  ** Return value    : None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6944  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6945  ** Description     : This function handles the Hw error event raised by QSPI  **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6946  **                   when the driver is busy.                                 **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6947  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6948  static void Spi_lErrorHandler(const uint8 Module)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6949  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6950    Spi_JobType StartId, EndId;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6951    Spi_SequenceType SeqId, Sequence;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6952  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6953    const Spi_CoreConfigType *CoreConfigPtr;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6954    uint32 CoreId = Mcal_GetCpuIndex();
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6955    /* MISRA2012_RULE_19_2_JUSTIFICATION: register type Definition */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6956    Ifx_QSPI_GLOBALCON GlobalConReg;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6957    CoreConfigPtr = Spi_kGlobalConfigPtr->CoreConfigPtr[CoreId];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6958  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6959    StartId = Spi_RuntimeKernelVar[Module]->JobQueuePtr->QueueStartIndex;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6960    EndId = Spi_RuntimeKernelVar[Module]->JobQueuePtr->QueueEndIndex;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6961  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6962    /* Disable the Move counter */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6963    /* MISRA2012_RULE_11_5_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6964    effects foreseen by violating this MISRA rule, as the pointer
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6965    to the object type that it is getting cast into, is a known type. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6966    /* MISRA2012_RULE_11_3_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6967     * effects foreseen by violating this MISRA rule. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6968    SPI_HW_MODULE[Module].MCCON.B.MCEN = 0;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6969  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6970    /* Reset the Counter to 0 */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6971    /* MISRA2012_RULE_11_5_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6972    effects foreseen by violating this MISRA rule, as the pointer
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6973    to the object type that it is getting cast into, is a known type. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6974    /* MISRA2012_RULE_11_3_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6975     * effects foreseen by violating this MISRA rule. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6976    SPI_HW_MODULE[Module].MC.B.MCOUNT = 0;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6977  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6978    /* Reset QSPI HW state machine */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6979    /* MISRA2012_RULE_11_5_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6980    effects foreseen by violating this MISRA rule, as the pointer
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6981    to the object type that it is getting cast into, is a known type. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6982    /* MISRA2012_RULE_11_3_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6983     * effects foreseen by violating this MISRA rule. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6984    GlobalConReg.U = SPI_HW_MODULE[Module].GLOBALCON.U;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6985    GlobalConReg.B.RESETS = 1;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6986  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6987    /* MISRA2012_RULE_11_5_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6988    effects foreseen by violating this MISRA rule, as the pointer
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6989    to the object type that it is getting cast into, is a known type. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6990    /* MISRA2012_RULE_11_3_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6991     * effects foreseen by violating this MISRA rule. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6992    SPI_SFR_RUN_TIME_WRITE32(&SPI_HW_MODULE[Module]. \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6993                                          GLOBALCON.U, GlobalConReg.U);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6994  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6995    /* [cover parentID={261B4760-B189-43b7-A383-708480135ECA}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6996    /* Disable DMA Tx Channel */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6997    Dma_ChStopTransfer(CoreConfigPtr->QSPIHwConfigPtr[Module]->DMATxChannel);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6998  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  6999    /* Get the sequence being transmitted */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7000    Sequence =                                                                  \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7001        (Spi_SequenceType)(Spi_RuntimeKernelVar[Module]->JobQueuePtr->  \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7002                           JobAndSeqQueuePtr[StartId].JobProperty          \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7003                           & (uint16)SPI_BIT_MASK_7_TO_0);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7004  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7005    /* [cover parentID={39492211-3861-4f52-A38F-511579039259}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7006     Check all jobs in Async Queue assigned to sequence
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7007    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7008    /* Loop through all the jobs in Queue */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7009    while(StartId != EndId)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7010    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7011      /* Get sequence Id from the job pointer */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7012      SeqId =
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7013        (Spi_SequenceType)(Spi_RuntimeKernelVar[Module]->JobQueuePtr-> \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7014            JobAndSeqQueuePtr[StartId].JobProperty & (uint16)SPI_BIT_MASK_7_TO_0);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7015  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7016      /* [cover parentID={CE698A26-12E2-411a-9F98-0D8C5EFF4BD5}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7017      Ignore all jobs with sequence errors
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7018      [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7019      /* Set the Job property to be "skipped" and set the
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7020      job status to "SPI_JOB_FAILED" */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7021      if(SeqId == Sequence)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7022      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7023        /* Set the 15th bit in the Job Property varaible */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7024        Spi_RuntimeKernelVar[Module]->JobQueuePtr->
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7025        JobAndSeqQueuePtr[StartId].JobProperty |= SPI_SKIP_JOB_VAL;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7026        Spi_RuntimeCoreVar[CoreId]->JobStatus[Spi_RuntimeKernelVar[Module]->
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7027             JobQueuePtr->JobAndSeqQueuePtr[StartId].QueueJobId] = SPI_JOB_FAILED;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7028      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7029      StartId = Spi_lIncrementRoundIndex(StartId, Module);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7030    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7031  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7032    /* [cover parentID={943852F7-EA6C-41ac-94CB-8AD98AE6B320}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7033     Report Job, sequence failure
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7034    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7035    Spi_lBusHandler(Module, SPI_SEQ_FAILED, SPI_JOB_FAILED);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7036  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7037    /* Raise Production Error */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7038    /* [cover parentID={B7C31BAC-50EE-4708-B3FF-38DB00C8A7F5}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7039    #if(SPI_HW_ERROR_DEM_REPORT == SPI_DEM_REPORT_ENABLED)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7040    /* [cover parentID={78406A85-B1F0-46df-AA57-D1E05ED110A9}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7041    Spi_lReportDemError(SPI_E_HARDWARE_ERROR, DEM_EVENT_STATUS_FAILED);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7042    #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7043  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7044  } /* End of function Spi_lErrorHandler */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7045  #endif /* SPI_LEVEL_DELIVERED != 0U */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7046  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7047  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7048  ** Traceability     : [cover parentID={C1F17EBD-75A2-40b6-9B42-6B504F666F1B}] **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7049  ** Syntax          : static Std_ReturnType Spi_lCheckInitStatus               **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7050  **                   (                                                        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7051  **                      const uint8 ApiId                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7052  **                      const uint8 DetRaise                                  **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7053  **                   )                                                        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7054  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7055  ** Service ID      : None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7056  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7057  ** Sync/Async      : Synchronous                                              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7058  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7059  ** Reentrancy      : Reentrant                                                **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7060  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7061  ** Parameters (in) : ApiId - Service id of the API which is invoking          **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7062  **                   DetRaise - Is Det requiret to be raised,                 **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7063  **              i.e., 0U - Det should not be raised                           **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7064  **                    1U - Det should be raised                               **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7065  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7066  ** Parameters (out): None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7067  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7068  ** Return value    : E_OK: driver is initialized                              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7069  **                   E_NOT_OK: driver is not initialized                      **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7070  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7071  ** Description     : This local function checks whether the                   **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7072  **                                 SPI driver is initialized                  **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7073  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7074  static Std_ReturnType Spi_lCheckInitStatus(const uint8 ApiId,
; Function Spi_lCheckInitStatus
.L150:
Spi_lCheckInitStatus:	.type	func
	mov	d15,d4
.L713:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7075      const uint8 DetRaise)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7076  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7077    Std_ReturnType RetVal = E_OK;
	mov	d8,#0
.L715:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7078    uint8 LoopIndex = 0U;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7079  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7080    /* Get core information */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7081    uint32 CoreId = Mcal_GetCpuIndex();
	call	Mcal_GetCpuIndex
.L712:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7082  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7083    /* [cover parentID={DCBF474B-832E-4f35-88FF-A9FFC2CED2EB}]Check if INIT
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7084    API or another API [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7085    if((ApiId == SPI_SID_INIT))
	jne	d15,#0,.L28
.L1192:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7086    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7087      /* [cover parentID={87F9F6DA-66E5-4dde-A37B-4AD5DB8CE893}]Check
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7088      if core pointers are updated[/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7089      if((Spi_RuntimeCoreVar[CoreId] != NULL_PTR))
	movh.a	a15,#@his(Spi_RuntimeCoreVar)
	lea	a15,[a15]@los(Spi_RuntimeCoreVar)
.L1193:
	addsc.a	a15,a15,d2,#2
	ld.w	d15,[a15]
.L714:
	jeq	d15,#0,.L29
.L1194:
	j	.L30
.L28:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7090      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7091        RetVal = E_NOT_OK;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7092      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7093    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7094    else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7095    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7096      /* [cover parentID={C4DCCDE2-4EC6-4fb3-B4D0-568B40ED46E3}]Check if
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7097        core pointers are initialized [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7098      if((Spi_RuntimeCoreVar[CoreId] != NULL_PTR))
	movh.a	a15,#@his(Spi_RuntimeCoreVar)
	lea	a15,[a15]@los(Spi_RuntimeCoreVar)
.L1195:
	addsc.a	a15,a15,d2,#2
	ld.w	d15,[a15]
.L716:
	jeq	d15,#0,.L31
.L1196:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7099      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7100        /* If Level-1 OR Level-2, check the async kernel status if
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7101         * not initialized */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7102        for(LoopIndex = 0U; LoopIndex < SPI_MAX_HW_UNIT; LoopIndex++)
	mov	d9,#0
.L717:
	j	.L32
.L33:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7103        {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7104          #if((SPI_LEVEL_DELIVERED == 1U) || (SPI_LEVEL_DELIVERED == 2U))
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7105          if(Spi_lIsQSPIHwConfiguredAsync(LoopIndex) == (uint8)E_OK)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7106          {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7107            if(Spi_RuntimeKernelVar[LoopIndex]->AsyncComStatus == SPI_UNINIT)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7108            {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7109              /* Return E_NOT_OK and break */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7110              RetVal = E_NOT_OK;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7111            }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7112          }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7113          #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7114          /* [cover parentID={6218CC3A-0CC5-4588-9A23-67098181A7F0}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7115            Check if kernel status is UNINIT
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7116            [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7117          if(Spi_lIsQSPIHwConfigured(LoopIndex) == (uint8)E_OK)
	mov	d4,d9
.L718:
	call	Spi_lIsQSPIHwConfigured
.L719:
	jne	d2,#0,.L34
.L1197:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7118          {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7119            if(Spi_RuntimeKernelVar[LoopIndex]->KernelStatus == SPI_UNINIT)
	movh.a	a15,#@his(Spi_RuntimeKernelVar)
	lea	a15,[a15]@los(Spi_RuntimeKernelVar)
.L1198:
	addsc.a	a15,a15,d9,#2
	ld.a	a15,[a15]
.L1199:
	ld.bu	d15,[a15]
.L1200:
	jne	d15,#0,.L35
.L1201:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7120            {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7121              /* Return E_NOT_OK and break */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7122              RetVal = E_NOT_OK;
	mov	d8,#1
.L35:
.L34:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7123            }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7124          }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7125          if (RetVal == E_NOT_OK)
	jne	d8,#0,.L36
.L1202:
	add	d9,#1
.L32:
	jlt.u	d9,#6,.L33
.L1203:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7126          {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7127            break;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7128          }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7129        }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7130  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7131      }
	j	.L37
.L31:
.L30:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7132      else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7133      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7134        RetVal = E_NOT_OK;
	mov	d8,#1
.L37:
.L36:
.L29:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7135      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7136      /* [cover parentID={FD9707EC-08BA-4a96-91BB-98D3C35D9186}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7137      #if ((SPI_DEV_ERROR_DETECT == STD_ON) || \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7138      (SPI_SAFETY_ENABLE == STD_ON))
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7139      /* [cover parentID={DBA2A857-8885-483f-947C-BFF6449BC0BC}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7140      if(RetVal == (uint8)E_NOT_OK)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7141      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7142        if(DetRaise == SPI_REPORT_DET)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7143        {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7144          /* [cover parentID={12B45F62-BEE4-4835-A0F7-FE741A386E36}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7145           Report SPI_E_UNINIT error
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7146          [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7147          Spi_lReportError(ApiId, SPI_E_UNINIT);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7148        }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7149      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7150      #else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7151      UNUSED_PARAMETER(ApiId);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7152      UNUSED_PARAMETER(DetRaise);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7153      #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7154    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7155    return RetVal;
	mov	d2,d8
.L720:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7156  }
	ret
.L445:
	
__Spi_lCheckInitStatus_function_end:
	.size	Spi_lCheckInitStatus,__Spi_lCheckInitStatus_function_end-Spi_lCheckInitStatus
.L267:
	; End of function
	
	.sdecl	'.text.Spi_lCoreInit.Code.Cpu0',code,cluster('Spi_lCoreInit')
	.sect	'.text.Spi_lCoreInit.Code.Cpu0'
	.align	2
	

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7157  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7158  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7159  ** Traceability     : [cover parentID={D5F9304E-E7D3-4846-8025-5D813ADF3E78}] **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7160  ** Syntax          : static void Spi_lCoreInit(const uint32 CoreId)           **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7161  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7162  ** Service ID      : None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7163  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7164  ** Sync/Async      : Synchronous                                              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7165  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7166  ** Reentrancy      : Non reentrant                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7167  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7168  ** Parameters (in) : Coreid : ID of the corresponding core                    **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7169  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7170  ** Parameters (out): None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7171  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7172  ** Return value    : None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7173  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7174  ** Description     : This function initializes the pointers of RAM variable   **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7175  **  such as Job Queue and Internal buffer based on specific QSPI configured   **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7176  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7177  static void Spi_lCoreInit(const uint32 CoreId)
; Function Spi_lCoreInit
.L152:
Spi_lCoreInit:	.type	func
	mov	d15,d4
.L722:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7178  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7179    /* [cover parentID={558830A7-6750-4b4c-8530-61706BC1C3A3}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7180    /* Initialize the core-x run-time variables */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7181    /* Reset all core variables to "0" */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7182    /* Set the core status to IDLE */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7183    switch(CoreId)
	jne	d15,#1,.L39
.L1118:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7184    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7185      case CORE0:
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7186        #if defined (SPI_CORE0_ENABLE)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7187        #if (SPI_CORE0_ENABLE == STD_ON)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7188        Spi_RuntimeCoreVar[CoreId] = &Spi_RuntimeCore0Var;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7189        Spi_RuntimeCoreVar[CoreId]->KernelLock = 0;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7190        Spi_RuntimeCoreVar[CoreId]->ChannelBufPointers = Spi_BufferCore0;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7191        Spi_lClearMem((uint8*)Spi_BufferCore0, sizeof(Spi_BufferCore0));
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7192        #if ((SPI_NUM_IB_CHANNELS_CORE0) > 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7193        Spi_RuntimeCoreVar[CoreId]->TxBuffer = Spi_TxIBBufferCore0;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7194        Spi_RuntimeCoreVar[CoreId]->RxBuffer = Spi_RxIBBufferCore0;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7195        Spi_lClearMem((uint8*)Spi_TxIBBufferCore0, sizeof(Spi_TxIBBufferCore0));
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7196        Spi_lClearMem((uint8*)Spi_RxIBBufferCore0, sizeof(Spi_RxIBBufferCore0));
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7197        #else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7198        Spi_RuntimeCoreVar[CoreId]->TxBuffer = NULL_PTR;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7199        Spi_RuntimeCoreVar[CoreId]->RxBuffer = NULL_PTR;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7200        #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7201        Spi_RuntimeCoreVar[CoreId]->SeqStatus = Spi_SequenceStatusCore0;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7202        Spi_RuntimeCoreVar[CoreId]->JobStatus = Spi_JobStatusCore0;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7203        Spi_lClearMem((uint8*)Spi_SequenceStatusCore0,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7204                                   sizeof(Spi_SequenceStatusCore0));
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7205        Spi_lClearMem((uint8*)Spi_JobStatusCore0, sizeof(Spi_JobStatusCore0));
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7206        #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7207        #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7208        break;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7209  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7210      case CORE1:
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7211        #if defined (SPI_CORE1_ENABLE)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7212        #if (SPI_CORE1_ENABLE == STD_ON)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7213        Spi_RuntimeCoreVar[CoreId] = &Spi_RuntimeCore1Var;
	movh.a	a15,#@his(Spi_RuntimeCoreVar)
	lea	a15,[a15]@los(Spi_RuntimeCoreVar)
.L1119:
	addsc.a	a15,a15,d15,#2
.L1120:
	movh.a	a2,#@his(Spi_RuntimeCore1Var)
	lea	a2,[a2]@los(Spi_RuntimeCore1Var)
.L1121:
	st.a	[a15],a2
.L1122:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7214        Spi_RuntimeCoreVar[CoreId]->KernelLock = 0;
	movh.a	a15,#@his(Spi_RuntimeCore1Var)
.L1123:
	mov	d0,#0
.L1124:
	st.w	[a15]@los(Spi_RuntimeCore1Var),d0
.L1125:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7215        Spi_RuntimeCoreVar[CoreId]->ChannelBufPointers = Spi_BufferCore1;
	movh.a	a15,#@his(Spi_RuntimeCoreVar)
	lea	a15,[a15]@los(Spi_RuntimeCoreVar)
.L1126:
	addsc.a	a15,a15,d15,#2
	ld.a	a15,[a15]
.L1127:
	movh.a	a2,#@his(Spi_BufferCore1)
	lea	a2,[a2]@los(Spi_BufferCore1)
.L1128:
	st.a	[a15]20,a2
.L1129:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7216        Spi_lClearMem((uint8*)Spi_BufferCore1, sizeof(Spi_BufferCore1));
	movh.a	a4,#@his(Spi_BufferCore1)
	lea	a4,[a4]@los(Spi_BufferCore1)
.L1130:
	mov	d4,#24
.L721:
	call	Spi_lClearMem
.L1131:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7217        #if ((SPI_NUM_IB_CHANNELS_CORE1) > 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7218        Spi_RuntimeCoreVar[CoreId]->TxBuffer = Spi_TxIBBufferCore1;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7219        Spi_RuntimeCoreVar[CoreId]->RxBuffer = Spi_RxIBBufferCore1;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7220        Spi_lClearMem((uint8*)Spi_TxIBBufferCore1, sizeof(Spi_TxIBBufferCore1));
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7221        Spi_lClearMem((uint8*)Spi_RxIBBufferCore1, sizeof(Spi_RxIBBufferCore1));
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7222        #else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7223        Spi_RuntimeCoreVar[CoreId]->TxBuffer = NULL_PTR;
	movh.a	a15,#@his(Spi_RuntimeCoreVar)
	lea	a15,[a15]@los(Spi_RuntimeCoreVar)
.L1132:
	addsc.a	a15,a15,d15,#2
	ld.a	a2,[a15]
.L1133:
	mov.a	a15,#0
.L1134:
	st.a	[a2]12,a15
.L1135:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7224        Spi_RuntimeCoreVar[CoreId]->RxBuffer = NULL_PTR;
	movh.a	a2,#@his(Spi_RuntimeCoreVar)
	lea	a2,[a2]@los(Spi_RuntimeCoreVar)
.L1136:
	addsc.a	a2,a2,d15,#2
	ld.a	a2,[a2]
.L1137:
	st.a	[a2]16,a15
.L1138:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7225        #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7226        Spi_RuntimeCoreVar[CoreId]->SeqStatus = Spi_SequenceStatusCore1;
	movh.a	a15,#@his(Spi_RuntimeCoreVar)
	lea	a15,[a15]@los(Spi_RuntimeCoreVar)
.L1139:
	addsc.a	a15,a15,d15,#2
	ld.a	a15,[a15]
.L1140:
	movh.a	a2,#@his(Spi_SequenceStatusCore1)
	lea	a2,[a2]@los(Spi_SequenceStatusCore1)
.L1141:
	st.a	[a15]4,a2
.L1142:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7227        Spi_RuntimeCoreVar[CoreId]->JobStatus = Spi_JobStatusCore1;
	movh.a	a15,#@his(Spi_RuntimeCoreVar)
	lea	a15,[a15]@los(Spi_RuntimeCoreVar)
.L1143:
	addsc.a	a15,a15,d15,#2
	ld.a	a15,[a15]
.L1144:
	movh.a	a2,#@his(Spi_JobStatusCore1)
	lea	a2,[a2]@los(Spi_JobStatusCore1)
.L1145:
	st.a	[a15]8,a2
.L1146:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7228        Spi_lClearMem((uint8*)Spi_SequenceStatusCore1,
	movh.a	a4,#@his(Spi_SequenceStatusCore1)
	lea	a4,[a4]@los(Spi_SequenceStatusCore1)
.L1147:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7229                               sizeof(Spi_SequenceStatusCore1));
	mov	d4,#2
	call	Spi_lClearMem
.L1148:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7230        Spi_lClearMem((uint8*)Spi_JobStatusCore1, sizeof(Spi_JobStatusCore1));
	movh.a	a4,#@his(Spi_JobStatusCore1)
	lea	a4,[a4]@los(Spi_JobStatusCore1)
.L1149:
	mov	d4,#2
	j	Spi_lClearMem

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7231        #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7232        #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7233        break;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7234  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7235      case CORE2:
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7236        #if defined (SPI_CORE2_ENABLE)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7237        #if (SPI_CORE2_ENABLE == STD_ON)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7238        Spi_RuntimeCoreVar[CoreId] = &Spi_RuntimeCore2Var;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7239        Spi_RuntimeCoreVar[CoreId]->KernelLock = 0;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7240        Spi_RuntimeCoreVar[CoreId]->ChannelBufPointers = Spi_BufferCore2;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7241        Spi_lClearMem((uint8*)Spi_BufferCore2, sizeof(Spi_BufferCore2));
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7242        #if ((SPI_NUM_IB_CHANNELS_CORE2) > 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7243        Spi_RuntimeCoreVar[CoreId]->TxBuffer = Spi_TxIBBufferCore2;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7244        Spi_RuntimeCoreVar[CoreId]->RxBuffer = Spi_RxIBBufferCore2;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7245        Spi_lClearMem((uint8*)Spi_TxIBBufferCore2, sizeof(Spi_TxIBBufferCore2));
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7246        Spi_lClearMem((uint8*)Spi_RxIBBufferCore2, sizeof(Spi_RxIBBufferCore2));
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7247        #else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7248        Spi_RuntimeCoreVar[CoreId]->TxBuffer = NULL_PTR;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7249        Spi_RuntimeCoreVar[CoreId]->RxBuffer = NULL_PTR;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7250        #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7251        Spi_RuntimeCoreVar[CoreId]->SeqStatus = Spi_SequenceStatusCore2;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7252        Spi_RuntimeCoreVar[CoreId]->JobStatus = Spi_JobStatusCore2;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7253        Spi_lClearMem((uint8*)Spi_SequenceStatusCore2,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7254                                sizeof(Spi_SequenceStatusCore2));
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7255        Spi_lClearMem((uint8*)Spi_JobStatusCore2, sizeof(Spi_JobStatusCore2));
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7256        #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7257        #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7258        break;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7259  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7260      case CORE3:
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7261        #if defined (SPI_CORE3_ENABLE)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7262        #if (SPI_CORE3_ENABLE == STD_ON)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7263        Spi_RuntimeCoreVar[CoreId] = &Spi_RuntimeCore3Var;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7264        Spi_RuntimeCoreVar[CoreId]->KernelLock = 0;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7265        Spi_RuntimeCoreVar[CoreId]->ChannelBufPointers = Spi_BufferCore3;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7266        Spi_lClearMem((uint8*)Spi_BufferCore3, sizeof(Spi_BufferCore3));
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7267        #if ((SPI_NUM_IB_CHANNELS_CORE3) > 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7268        Spi_RuntimeCoreVar[CoreId]->TxBuffer = Spi_TxIBBufferCore3;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7269        Spi_RuntimeCoreVar[CoreId]->RxBuffer = Spi_RxIBBufferCore3;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7270        Spi_lClearMem((uint8*)Spi_TxIBBufferCore3, sizeof(Spi_TxIBBufferCore3));
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7271        Spi_lClearMem((uint8*)Spi_RxIBBufferCore3, sizeof(Spi_RxIBBufferCore3));
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7272        #else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7273        Spi_RuntimeCoreVar[CoreId]->TxBuffer = NULL_PTR;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7274        Spi_RuntimeCoreVar[CoreId]->RxBuffer = NULL_PTR;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7275        #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7276        Spi_RuntimeCoreVar[CoreId]->SeqStatus = Spi_SequenceStatusCore3;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7277        Spi_RuntimeCoreVar[CoreId]->JobStatus = Spi_JobStatusCore3;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7278        Spi_lClearMem((uint8*)Spi_SequenceStatusCore3,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7279                                 sizeof(Spi_SequenceStatusCore3));
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7280        Spi_lClearMem((uint8*)Spi_JobStatusCore3, sizeof(Spi_JobStatusCore3));
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7281        #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7282        #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7283        break;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7284  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7285      case CORE4:
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7286        #if defined (SPI_CORE4_ENABLE)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7287        #if (SPI_CORE4_ENABLE == STD_ON)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7288        Spi_RuntimeCoreVar[CoreId] = &Spi_RuntimeCore4Var;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7289        Spi_RuntimeCoreVar[CoreId]->KernelLock = 0;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7290        Spi_RuntimeCoreVar[CoreId]->ChannelBufPointers = Spi_BufferCore4;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7291        Spi_lClearMem((uint8*)Spi_BufferCore4, sizeof(Spi_BufferCore4));
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7292        #if ((SPI_NUM_IB_CHANNELS_CORE4) > 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7293        Spi_RuntimeCoreVar[CoreId]->TxBuffer = Spi_TxIBBufferCore4;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7294        Spi_RuntimeCoreVar[CoreId]->RxBuffer = Spi_RxIBBufferCore4;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7295        Spi_lClearMem((uint8*)Spi_TxIBBufferCore4, sizeof(Spi_TxIBBufferCore4));
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7296        Spi_lClearMem((uint8*)Spi_RxIBBufferCore4, sizeof(Spi_RxIBBufferCore4));
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7297        #else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7298        Spi_RuntimeCoreVar[CoreId]->TxBuffer = NULL_PTR;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7299        Spi_RuntimeCoreVar[CoreId]->RxBuffer = NULL_PTR;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7300        #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7301        Spi_RuntimeCoreVar[CoreId]->SeqStatus = Spi_SequenceStatusCore4;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7302        Spi_RuntimeCoreVar[CoreId]->JobStatus = Spi_JobStatusCore4;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7303        Spi_lClearMem((uint8*)Spi_SequenceStatusCore4,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7304                                sizeof(Spi_SequenceStatusCore4));
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7305        Spi_lClearMem((uint8*)Spi_JobStatusCore4, sizeof(Spi_JobStatusCore4));
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7306        #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7307        #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7308        break;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7309  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7310        #ifdef SPI_CORE5_ENABLE
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7311        #if defined (SPI_CORE5_ENABLE)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7312      case CORE5:
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7313        #if (SPI_CORE5_ENABLE == STD_ON)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7314        Spi_RuntimeCoreVar[CoreId] = &Spi_RuntimeCore5Var;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7315        Spi_RuntimeCoreVar[CoreId]->KernelLock = 0;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7316        Spi_RuntimeCoreVar[CoreId]->ChannelBufPointers = Spi_BufferCore5;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7317        Spi_lClearMem((uint8*)Spi_BufferCore5, sizeof(Spi_BufferCore5));
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7318        #if ((SPI_NUM_IB_CHANNELS_CORE5) > 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7319        Spi_RuntimeCoreVar[CoreId]->TxBuffer = Spi_TxIBBufferCore5;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7320        Spi_RuntimeCoreVar[CoreId]->RxBuffer = Spi_RxIBBufferCore5;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7321        Spi_lClearMem((uint8*)Spi_TxIBBufferCore5, sizeof(Spi_TxIBBufferCore5));
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7322        Spi_lClearMem((uint8*)Spi_RxIBBufferCore5, sizeof(Spi_RxIBBufferCore5));
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7323        #else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7324        Spi_RuntimeCoreVar[CoreId]->TxBuffer = NULL_PTR;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7325        Spi_RuntimeCoreVar[CoreId]->RxBuffer = NULL_PTR;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7326        #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7327        Spi_RuntimeCoreVar[CoreId]->SeqStatus = Spi_SequenceStatusCore5;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7328        Spi_RuntimeCoreVar[CoreId]->JobStatus = Spi_JobStatusCore5;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7329        Spi_lClearMem((uint8*)Spi_SequenceStatusCore5,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7330                                 sizeof(Spi_SequenceStatusCore5));
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7331        Spi_lClearMem((uint8*)Spi_JobStatusCore5, sizeof(Spi_JobStatusCore5));
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7332        #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7333        break;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7334        #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7335        #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7336  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7337      default: /* default case */
.L39:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7338        break;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7339    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7340  }
	ret
.L427:
	
__Spi_lCoreInit_function_end:
	.size	Spi_lCoreInit,__Spi_lCoreInit_function_end-Spi_lCoreInit
.L252:
	; End of function
	
	.sdecl	'.text.Spi_lGetTotalIBChannelsInCore.Code.Cpu0',code,cluster('Spi_lGetTotalIBChannelsInCore')
	.sect	'.text.Spi_lGetTotalIBChannelsInCore.Code.Cpu0'
	.align	2
	

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7341  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7342  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7343  ** Traceability     : [cover parentID={414C89D1-F8B0-432f-A268-C2BDA20E7DA0}] **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7344  ** Syntax          : static uint8 Spi_lGetTotalIBChannelsInCore               **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7345  **                   (const uint32 CoreId)                                    **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7346  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7347  ** Service ID      : NA                                                       **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7348  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7349  ** Sync/Async      : Synchronous                                              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7350  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7351  ** Reentrancy      : Non reentrant                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7352  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7353  ** Parameters (in) : CoreId - Core id.                                        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7354  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7355  ** Parameters (out): None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7356  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7357  ** Return value    : returns the total number of IB per core                  **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7358  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7359  ** Description     : Returns the total IB channels assigned in core.          **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7360  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7361  static uint8 Spi_lGetTotalIBChannelsInCore(const uint32 CoreId)
; Function Spi_lGetTotalIBChannelsInCore
.L154:
Spi_lGetTotalIBChannelsInCore:	.type	func

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7362  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7363    uint8 TotalIbChannels = 0;
	mov	d2,#0
.L723:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7364  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7365    switch(CoreId)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7366    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7367        #if (SPI_CORE0_ENABLE == STD_ON)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7368      case CORE0:
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7369        TotalIbChannels = SPI_NUM_IB_CHANNELS_CORE0;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7370        break;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7371        #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7372        #ifdef SPI_CORE1_ENABLE
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7373        #if (SPI_CORE1_ENABLE == STD_ON)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7374      case CORE1:
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7375        TotalIbChannels = SPI_NUM_IB_CHANNELS_CORE1;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7376        break;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7377        #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7378        #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7379        #ifdef SPI_CORE2_ENABLE
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7380        #if (SPI_CORE2_ENABLE == STD_ON)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7381      case CORE2:
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7382        TotalIbChannels = SPI_NUM_IB_CHANNELS_CORE2;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7383        break;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7384        #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7385        #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7386        #ifdef SPI_CORE3_ENABLE
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7387        #if (SPI_CORE3_ENABLE == STD_ON)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7388      case CORE3:
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7389        TotalIbChannels = SPI_NUM_IB_CHANNELS_CORE3;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7390        break;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7391        #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7392         #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7393  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7394        #ifdef SPI_CORE4_ENABLE
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7395        #if (SPI_CORE4_ENABLE == STD_ON)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7396      case CORE4:
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7397        TotalIbChannels = SPI_NUM_IB_CHANNELS_CORE4;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7398        break;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7399        #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7400        #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7401  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7402        #ifdef SPI_CORE5_ENABLE
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7403        #if (SPI_CORE5_ENABLE == STD_ON)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7404      case CORE5:
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7405        TotalIbChannels = SPI_NUM_IB_CHANNELS_CORE5;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7406        break;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7407        #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7408        #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7409  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7410      default:
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7411        /* Default case */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7412        break;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7413    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7414    return TotalIbChannels;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7415  }
	ret
.L441:
	
__Spi_lGetTotalIBChannelsInCore_function_end:
	.size	Spi_lGetTotalIBChannelsInCore,__Spi_lGetTotalIBChannelsInCore_function_end-Spi_lGetTotalIBChannelsInCore
.L262:
	; End of function
	
	.sdecl	'.text.Spi_lAsyncInitPtrRuntimeVar.Code.Cpu0',code,cluster('Spi_lAsyncInitPtrRuntimeVar')
	.sect	'.text.Spi_lAsyncInitPtrRuntimeVar.Code.Cpu0'
	.align	2
	

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7416  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7417  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7418  ** Traceability     : [cover parentID={6D792DCC-A1A8-48e1-9A3C-257C74FFBBF1}] **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7419  ** Syntax          : static void Spi_lAsyncInitPtrRuntimeVar                  **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7420  **                   (const uint8 Hwkernel)                                   **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7421  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7422  ** Service ID      : NA                                                       **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7423  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7424  ** Sync/Async      : Synchronous                                              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7425  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7426  ** Reentrancy      : Non reentrant                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7427  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7428  ** Parameters (in) : Hwkernel - QSPI HW kernel to be updated with.            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7429  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7430  ** Parameters (out): None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7431  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7432  ** Return value    : None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7433  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7434  ** Description     : Initialize the run-time variables for asynchronous       **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7435  **                   kernels. Resets all the kernel variables like JobQueue,  **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7436  **                   TCS to and sets the kernel status to "IDLE"              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7437  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7438  static void Spi_lAsyncInitPtrRuntimeVar(const uint8 Hwkernel)
; Function Spi_lAsyncInitPtrRuntimeVar
.L156:
Spi_lAsyncInitPtrRuntimeVar:	.type	func

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7439  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7440    /* Initialize the kernel-x run-time variables for Aync kernels */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7441    /* Reset all kernel variables to "0" */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7442    /* Set the kernel status to IDLE */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7443    switch(Hwkernel)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7444    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7445      case SPI_KERNEL0:
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7446        #if(SPI_HW_QSPI0_USED == STD_ON)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7447        Spi_RuntimeKernelVar[Hwkernel] = &Spi_RuntimeKernelQSPI0;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7448      #if(SPI_QSPI0_HWTYPE == SPI_ASYNC_BUS)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7449        Spi_RuntimeKernelVar[Hwkernel]->JobQueuePtr = &Spi_JobQueueQSPI0;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7450        Spi_RuntimeKernelVar[Hwkernel]->JobQueuePtr->JobAndSeqQueuePtr =
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7451          Spi_JobAndSeqQueueQSPI0;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7452        Spi_RuntimeKernelVar[Hwkernel]->JobQueuePtr->
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7453        JobAndSeqQueueRearrangePtr = Spi_JobAndSeqQueueRearrangeQSPI0;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7454        Spi_RuntimeKernelVar[Hwkernel]->JobQueuePtr->DmaTxTCSPtr =
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7455          Spi_DmaTxControlSetArrayQSPI0;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7456        Spi_RuntimeKernelVar[Hwkernel]->JobQueuePtr->DmaRxTCSPtr =
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7457          Spi_DmaRxControlSetArrayQSPI0;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7458  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7459        Spi_RuntimeKernelVar[Hwkernel]->BaconChannelArray = Spi_Qspi0Bacon;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7460  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7461        for(uint32 index = 0; index < SPI_JOB_QUEUE_LENGTH_QSPI0; index++)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7462        {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7463          Spi_JobAndSeqQueueQSPI0[index].QueueJobId = 0;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7464          Spi_JobAndSeqQueueQSPI0[index].JobProperty = SPI_SEQUENCE_DELIMITER;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7465        }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7466  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7467        Spi_lClearMem((uint8*)Spi_JobAndSeqQueueRearrangeQSPI0,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7468                     sizeof(Spi_JobAndSeqQueueRearrangeQSPI0));
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7469        Spi_lClearMem((uint8*)Spi_DmaTxControlSetArrayQSPI0,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7470                     sizeof(Spi_DmaTxControlSetArrayQSPI0));
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7471        Spi_lClearMem((uint8*)Spi_DmaRxControlSetArrayQSPI0,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7472                     sizeof(Spi_DmaRxControlSetArrayQSPI0));
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7473        #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7474        #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7475        break;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7476      case SPI_KERNEL1:
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7477        #if(SPI_HW_QSPI1_USED == STD_ON)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7478      Spi_RuntimeKernelVar[Hwkernel] = &Spi_RuntimeKernelQSPI1;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7479        #if(SPI_QSPI1_HWTYPE == SPI_ASYNC_BUS)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7480        Spi_RuntimeKernelVar[Hwkernel]->JobQueuePtr = &Spi_JobQueueQSPI1;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7481        Spi_RuntimeKernelVar[Hwkernel]->JobQueuePtr->JobAndSeqQueuePtr =
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7482          Spi_JobAndSeqQueueQSPI1;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7483        Spi_RuntimeKernelVar[Hwkernel]->JobQueuePtr->
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7484        JobAndSeqQueueRearrangePtr = Spi_JobAndSeqQueueRearrangeQSPI1;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7485        Spi_RuntimeKernelVar[Hwkernel]->JobQueuePtr->DmaTxTCSPtr =
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7486          Spi_DmaTxControlSetArrayQSPI1;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7487        Spi_RuntimeKernelVar[Hwkernel]->JobQueuePtr->DmaRxTCSPtr =
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7488          Spi_DmaRxControlSetArrayQSPI1;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7489  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7490        Spi_RuntimeKernelVar[Hwkernel]->BaconChannelArray = Spi_Qspi1Bacon;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7491  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7492        for(uint32 index = 0; index < SPI_JOB_QUEUE_LENGTH_QSPI1; index++)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7493        {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7494          Spi_JobAndSeqQueueQSPI1[index].QueueJobId = 0;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7495          Spi_JobAndSeqQueueQSPI1[index].JobProperty = SPI_SEQUENCE_DELIMITER;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7496        }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7497  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7498        Spi_lClearMem((uint8*)Spi_JobAndSeqQueueRearrangeQSPI1,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7499                     sizeof(Spi_JobAndSeqQueueRearrangeQSPI1));
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7500        Spi_lClearMem((uint8*)Spi_DmaTxControlSetArrayQSPI1,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7501                     sizeof(Spi_DmaTxControlSetArrayQSPI1));
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7502        Spi_lClearMem((uint8*)Spi_DmaRxControlSetArrayQSPI1,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7503                     sizeof(Spi_DmaRxControlSetArrayQSPI1));
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7504        #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7505        #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7506        break;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7507      case SPI_KERNEL2:
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7508        #if(SPI_HW_QSPI2_USED == STD_ON)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7509       Spi_RuntimeKernelVar[Hwkernel] = &Spi_RuntimeKernelQSPI2;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7510        #if (SPI_QSPI2_HWTYPE == SPI_ASYNC_BUS)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7511        Spi_RuntimeKernelVar[Hwkernel]->JobQueuePtr =
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7512          &Spi_JobQueueQSPI2;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7513        Spi_RuntimeKernelVar[Hwkernel]->JobQueuePtr->JobAndSeqQueuePtr =
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7514          Spi_JobAndSeqQueueQSPI2;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7515        Spi_RuntimeKernelVar[Hwkernel]->JobQueuePtr->
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7516        JobAndSeqQueueRearrangePtr = Spi_JobAndSeqQueueRearrangeQSPI2;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7517        Spi_RuntimeKernelVar[Hwkernel]->JobQueuePtr->DmaTxTCSPtr =
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7518          Spi_DmaTxControlSetArrayQSPI2;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7519        Spi_RuntimeKernelVar[Hwkernel]->JobQueuePtr->DmaRxTCSPtr =
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7520          Spi_DmaRxControlSetArrayQSPI2;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7521  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7522        Spi_RuntimeKernelVar[Hwkernel]->BaconChannelArray = Spi_Qspi2Bacon;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7523  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7524        for(uint32 index = 0; index < SPI_JOB_QUEUE_LENGTH_QSPI2; index++)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7525        {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7526          Spi_JobAndSeqQueueQSPI2[index].QueueJobId = 0;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7527          Spi_JobAndSeqQueueQSPI2[index].JobProperty = SPI_SEQUENCE_DELIMITER;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7528        }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7529  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7530        Spi_lClearMem((uint8*)Spi_JobAndSeqQueueRearrangeQSPI2,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7531                     sizeof(Spi_JobAndSeqQueueRearrangeQSPI2));
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7532        Spi_lClearMem((uint8*)Spi_DmaTxControlSetArrayQSPI2,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7533                     sizeof(Spi_DmaTxControlSetArrayQSPI2));
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7534        Spi_lClearMem((uint8*)Spi_DmaRxControlSetArrayQSPI2,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7535                     sizeof(Spi_DmaRxControlSetArrayQSPI2));
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7536        #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7537        #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7538        break;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7539      case SPI_KERNEL3:
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7540        #if(SPI_HW_QSPI3_USED == STD_ON)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7541      Spi_RuntimeKernelVar[Hwkernel] = &Spi_RuntimeKernelQSPI3;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7542        #if (SPI_QSPI3_HWTYPE == SPI_ASYNC_BUS)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7543        Spi_RuntimeKernelVar[Hwkernel]->JobQueuePtr = &Spi_JobQueueQSPI3;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7544        Spi_RuntimeKernelVar[Hwkernel]->JobQueuePtr->JobAndSeqQueuePtr =
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7545          Spi_JobAndSeqQueueQSPI3;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7546        Spi_RuntimeKernelVar[Hwkernel]->JobQueuePtr->
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7547        JobAndSeqQueueRearrangePtr = Spi_JobAndSeqQueueRearrangeQSPI3;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7548        Spi_RuntimeKernelVar[Hwkernel]->JobQueuePtr->DmaTxTCSPtr =
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7549          Spi_DmaTxControlSetArrayQSPI3;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7550        Spi_RuntimeKernelVar[Hwkernel]->JobQueuePtr->DmaRxTCSPtr =
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7551          Spi_DmaRxControlSetArrayQSPI3;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7552  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7553        Spi_RuntimeKernelVar[Hwkernel]->BaconChannelArray = Spi_Qspi3Bacon;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7554  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7555        for(uint32 index = 0; index < SPI_JOB_QUEUE_LENGTH_QSPI3; index++)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7556        {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7557          Spi_JobAndSeqQueueQSPI3[index].QueueJobId = 0;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7558          Spi_JobAndSeqQueueQSPI3[index].JobProperty = SPI_SEQUENCE_DELIMITER;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7559        }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7560        Spi_lClearMem((uint8*)Spi_JobAndSeqQueueRearrangeQSPI3,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7561                     sizeof(Spi_JobAndSeqQueueRearrangeQSPI3));
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7562        Spi_lClearMem((uint8*)Spi_DmaTxControlSetArrayQSPI3,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7563                     sizeof(Spi_DmaTxControlSetArrayQSPI3));
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7564        Spi_lClearMem((uint8*)Spi_DmaRxControlSetArrayQSPI3,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7565                     sizeof(Spi_DmaRxControlSetArrayQSPI3));
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7566        #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7567        #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7568        break;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7569        #ifdef SPI_HW_QSPI4_USED
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7570        #if(SPI_HW_QSPI4_USED == STD_ON)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7571      case SPI_KERNEL4:
	jeq	d4,#4,.L41
.L1086:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7572        Spi_RuntimeKernelVar[Hwkernel] = &Spi_RuntimeKernelQSPI4;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7573        #if (SPI_QSPI4_HWTYPE == SPI_ASYNC_BUS)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7574        Spi_RuntimeKernelVar[Hwkernel]->JobQueuePtr = &Spi_JobQueueQSPI4;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7575        Spi_RuntimeKernelVar[Hwkernel]->JobQueuePtr->JobAndSeqQueuePtr = \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7576            Spi_JobAndSeqQueueQSPI4;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7577        Spi_RuntimeKernelVar[Hwkernel]->JobQueuePtr->                   \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7578        JobAndSeqQueueRearrangePtr = Spi_JobAndSeqQueueRearrangeQSPI4;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7579        Spi_RuntimeKernelVar[Hwkernel]->JobQueuePtr->DmaTxTCSPtr =      \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7580            Spi_DmaTxControlSetArrayQSPI4;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7581        Spi_RuntimeKernelVar[Hwkernel]->JobQueuePtr->DmaRxTCSPtr =      \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7582            Spi_DmaRxControlSetArrayQSPI4;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7583  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7584        Spi_RuntimeKernelVar[Hwkernel]->BaconChannelArray = Spi_Qspi4Bacon;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7585  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7586        for(uint32 index = 0; index < SPI_JOB_QUEUE_LENGTH_QSPI4; index++)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7587        {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7588          Spi_JobAndSeqQueueQSPI4[index].QueueJobId = 0;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7589          Spi_JobAndSeqQueueQSPI4[index].JobProperty = SPI_SEQUENCE_DELIMITER;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7590        }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7591        Spi_lClearMem((uint8*)Spi_JobAndSeqQueueRearrangeQSPI4,                \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7592                     sizeof(Spi_JobAndSeqQueueRearrangeQSPI4));
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7593        Spi_lClearMem((uint8*)Spi_DmaTxControlSetArrayQSPI4,                   \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7594                     sizeof(Spi_DmaTxControlSetArrayQSPI4));
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7595        Spi_lClearMem((uint8*)Spi_DmaRxControlSetArrayQSPI4,                   \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7596                     sizeof(Spi_DmaRxControlSetArrayQSPI4));
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7597        #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7598        break;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7599        #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7600        #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7601  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7602        #ifdef SPI_HW_QSPI5_USED
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7603        #if(SPI_HW_QSPI5_USED == STD_ON)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7604      case SPI_KERNEL5:
	jeq	d4,#5,.L42
.L1087:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7605        Spi_RuntimeKernelVar[Hwkernel] = &Spi_RuntimeKernelQSPI5;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7606        #if (SPI_QSPI5_HWTYPE == SPI_ASYNC_BUS)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7607        Spi_RuntimeKernelVar[Hwkernel]->JobQueuePtr = &Spi_JobQueueQSPI5;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7608        Spi_RuntimeKernelVar[Hwkernel]->JobQueuePtr->JobAndSeqQueuePtr = \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7609            Spi_JobAndSeqQueueQSPI5;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7610        Spi_RuntimeKernelVar[Hwkernel]->JobQueuePtr->                   \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7611        JobAndSeqQueueRearrangePtr = Spi_JobAndSeqQueueRearrangeQSPI5;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7612        Spi_RuntimeKernelVar[Hwkernel]->JobQueuePtr->DmaTxTCSPtr =      \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7613            Spi_DmaTxControlSetArrayQSPI5;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7614        Spi_RuntimeKernelVar[Hwkernel]->JobQueuePtr->DmaRxTCSPtr =      \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7615            Spi_DmaRxControlSetArrayQSPI5;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7616  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7617        Spi_RuntimeKernelVar[Hwkernel]->BaconChannelArray = Spi_Qspi5Bacon;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7618  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7619        for(uint32 index = 0; index < SPI_JOB_QUEUE_LENGTH_QSPI5; index++)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7620        {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7621          Spi_JobAndSeqQueueQSPI5[index].QueueJobId = 0;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7622          Spi_JobAndSeqQueueQSPI5[index].JobProperty = SPI_SEQUENCE_DELIMITER;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7623        }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7624        Spi_lClearMem((uint8*)Spi_JobAndSeqQueueRearrangeQSPI5,                \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7625                     sizeof(Spi_JobAndSeqQueueRearrangeQSPI5));
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7626        Spi_lClearMem((uint8*)Spi_DmaTxControlSetArrayQSPI5,                   \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7627                     sizeof(Spi_DmaTxControlSetArrayQSPI5));
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7628        Spi_lClearMem((uint8*)Spi_DmaRxControlSetArrayQSPI5,                   \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7629                     sizeof(Spi_DmaRxControlSetArrayQSPI5));
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7630        #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7631        break;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7632        #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7633        #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7634  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7635      default: /* default case */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7636        break;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7637    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7638  }
	ret
.L41:
	movh.a	a2,#@his(Spi_RuntimeKernelQSPI4)
	lea	a2,[a2]@los(Spi_RuntimeKernelQSPI4)
.L1088:
	j	.L44
.L42:
	movh.a	a2,#@his(Spi_RuntimeKernelQSPI5)
	lea	a2,[a2]@los(Spi_RuntimeKernelQSPI5)
.L44:
	movh.a	a15,#@his(Spi_RuntimeKernelVar)
	lea	a15,[a15]@los(Spi_RuntimeKernelVar)
.L1089:
	addsc.a	a15,a15,d4,#2
.L1090:
	st.a	[a15],a2
.L1091:
	ret
.L409:
	
__Spi_lAsyncInitPtrRuntimeVar_function_end:
	.size	Spi_lAsyncInitPtrRuntimeVar,__Spi_lAsyncInitPtrRuntimeVar_function_end-Spi_lAsyncInitPtrRuntimeVar
.L232:
	; End of function
	
	.sdecl	'.text.Spi_lIsQSPIHwConfiguredSync.Code.Cpu0',code,cluster('Spi_lIsQSPIHwConfiguredSync')
	.sect	'.text.Spi_lIsQSPIHwConfiguredSync.Code.Cpu0'
	.align	2
	

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7639  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7640  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7641  #if(SPI_LEVEL_DELIVERED != 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7642  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7643  ** Traceability     : [cover parentID={1CBE3585-4483-4fe6-A63C-83BB735C9B35}] **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7644  ** Syntax          : static Std_ReturnType Spi_lIsQSPIHwConfiguredAsync       **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7645  **                                               (const uint8 HwModule)       **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7646  ** Service ID      : None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7647  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7648  ** Sync/Async      : Synchronous                                              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7649  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7650  ** Reentrancy      : Reentrant                                                **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7651  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7652  ** Parameters (in) : HwModule - QSPI Index                                    **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7653  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7654  ** Parameters (out): None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7655  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7656  ** Return value    :  E_OK - QSPI Hw is present and is Async                  **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7657  **                    E_NOT_OK - Qspi Hw is either not defined or is Sync     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7658  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7659  ** Description     : This function checks if the QSPI module is configure     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7660  **                              and is used as asynchronous                   **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7661  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7662  static Std_ReturnType Spi_lIsQSPIHwConfiguredAsync(const uint8 HwModule)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7663  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7664    /* Get core information */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7665    Std_ReturnType RetVal = E_NOT_OK;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7666    const Spi_CoreConfigType *CoreConfigPtr =
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7667      Spi_kGlobalConfigPtr->CoreConfigPtr[Mcal_GetCpuIndex()];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7668    Spi_QSPIHwMapConfigType HWType = (CoreConfigPtr->QSPIHwMap);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7669    HWType = HWType >> ((Spi_QSPIHwMapConfigType)HwModule *                      \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7670                    (Spi_QSPIHwMapConfigType)SPI_TOTAL_KERNEL_TYPE_BITS);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7671    HWType = HWType & (Spi_QSPIHwMapConfigType)SPI_KERNEL_TYPE_MASK;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7672  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7673    /* [cover parentID={E27EC4C8-09AD-4238-8269-1D5EB31E8A13}] Check
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7674    if sync / async kernel[/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7675    /* Check if kernel is assigned for Sync sequence transmission if so
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7676        update status as E_NOT_OK */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7677    if((Spi_QSPIHwMapConfigType)SPI_ASYNC_KERNEL == HWType)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7678    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7679      RetVal = E_OK;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7680    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7681    /* Return status */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7682    return RetVal;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7683  } /* End of function Spi_lIsQSPIHwConfiguredAsync */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7684  #endif /* SPI_LEVEL_DELIVERED != 0U */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7685  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7686  #if(SPI_LEVEL_DELIVERED != 1U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7687  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7688  ** Traceability     : [cover parentID={3296AF0D-C731-4694-A449-C07E9251A312}] **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7689  ** Syntax          : static Std_ReturnType Spi_lIsQSPIHwConfiguredSync        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7690  **                                               (const uint8 HwModule)       **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7691  ** Service ID      : None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7692  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7693  ** Sync/Async      : Synchronous                                              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7694  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7695  ** Reentrancy      : Reentrant                                                **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7696  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7697  ** Parameters (in) : HwModule - QSPI Index                                    **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7698  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7699  ** Parameters (out): None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7700  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7701  ** Return value    :  E_OK - QSPI Hw is present and is Sync                   **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7702  **                    E_NOT_OK - Qspi Hw is either not defined or is Async    **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7703  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7704  ** Description     : This function checks if the QSPI module is configure     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7705  **                              and is used as synchronous                    **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7706  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7707  static Std_ReturnType Spi_lIsQSPIHwConfiguredSync(const uint8 HwModule)
; Function Spi_lIsQSPIHwConfiguredSync
.L158:
Spi_lIsQSPIHwConfiguredSync:	.type	func
	mov	d8,d4
.L725:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7708  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7709    /* Get core information */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7710    Std_ReturnType RetVal = E_NOT_OK;
	mov	d9,#1
.L726:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7711    Spi_QSPIHwMapConfigType HWType = 0;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7712    const Spi_CoreConfigType *CoreConfigPtr =
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7713      Spi_kGlobalConfigPtr->CoreConfigPtr[Mcal_GetCpuIndex()];
	movh.a	a15,#@his(Spi_kGlobalConfigPtr)
	ld.a	a15,[a15]@los(Spi_kGlobalConfigPtr)
.L1218:
	call	Mcal_GetCpuIndex
.L724:
	addsc.a	a15,a15,d2,#2
	ld.a	a15,[a15]
.L727:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7714    HWType = (CoreConfigPtr->QSPIHwMap);
	ld.w	d15,[a15]40
.L1219:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7715    HWType = HWType >> ((Spi_QSPIHwMapConfigType)HwModule *                      \ 
	mul	d0,d8,#3
.L1220:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7716                    (Spi_QSPIHwMapConfigType)SPI_TOTAL_KERNEL_TYPE_BITS);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7717  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7718    /* [cover parentID={DC641145-BD34-4ccf-85D7-5EFD1D38D7B5}] Check
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7719    if sync / async kernel[/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7720    HWType = HWType & (Spi_QSPIHwMapConfigType)SPI_KERNEL_TYPE_MASK;
	extr.u	d15,d15,d0,#2
.L728:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7721    /* Check if kernel is assigned for Async sequence transmission if so
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7722        update status as E_NOT_OK */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7723    if((Spi_QSPIHwMapConfigType)SPI_SYNC_KERNEL == HWType)
	jne	d15,#1,.L45
.L1221:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7724    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7725      RetVal = E_OK;
	mov	d9,#0
.L45:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7726    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7727  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7728    return RetVal;
	mov	d2,d9
.L729:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7729  } /* End of function Spi_lIsQSPIHwConfiguredSync */
	ret
.L458:
	
__Spi_lIsQSPIHwConfiguredSync_function_end:
	.size	Spi_lIsQSPIHwConfiguredSync,__Spi_lIsQSPIHwConfiguredSync_function_end-Spi_lIsQSPIHwConfiguredSync
.L277:
	; End of function
	
	.sdecl	'.text.Spi_lIsQSPIHwConfigured.Code.Cpu0',code,cluster('Spi_lIsQSPIHwConfigured')
	.sect	'.text.Spi_lIsQSPIHwConfigured.Code.Cpu0'
	.align	2
	

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7730  #endif /* SPI_LEVEL_DELIVERED != 1U */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7731  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7732  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7733  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7734  ** Traceability     : [cover parentID={1FB24C9B-F815-4a35-81BC-CEF15D52C3E3}] **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7735  ** Syntax          : static Std_ReturnType Spi_lIsQSPIHwConfigured            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7736  **                                               (const uint8 HwModule)       **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7737  ** Service ID      : None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7738  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7739  ** Sync/Async      : Synchronous                                              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7740  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7741  ** Reentrancy      : Reentrant                                                **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7742  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7743  ** Parameters (in) : HwModule - QSPI Index                                    **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7744  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7745  ** Parameters (out): None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7746  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7747  ** Return value    :  E_OK - QSPI Hw is present                               **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7748  **                    E_NOT_OK - Qspi Hw is  not defined                      **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7749  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7750  ** Description     : This function checks if the QSPI module is configure     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7751  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7752  static Std_ReturnType Spi_lIsQSPIHwConfigured(const uint8 HwModule)
; Function Spi_lIsQSPIHwConfigured
.L160:
Spi_lIsQSPIHwConfigured:	.type	func

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7753  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7754    Std_ReturnType RetVal = E_NOT_OK;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7755  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7756    /* [cover parentID={1AB9562C-46FB-4fe1-B2D4-ECDA44FB7889}] Level 0 checks
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7757    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7758    #if(SPI_LEVEL_DELIVERED == 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7759    if(Spi_lIsQSPIHwConfiguredSync(HwModule) == (uint8)E_OK)
	call	Spi_lIsQSPIHwConfiguredSync
.L730:
	ne	d2,d2,#0
.L1226:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7760  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7761      /* [cover parentID={1668D229-D960-4db9-BB6C-B1375F8B6C85}] Level 1 checks
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7762       [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7763  #elif(SPI_LEVEL_DELIVERED == 1U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7764      if(Spi_lIsQSPIHwConfiguredAsync(HwModule) == (uint8)E_OK)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7765    #else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7766  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7767    /* [cover parentID={0CB468D5-5805-4268-B392-D09293497564}] Level 2 checks
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7768    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7769    Std_ReturnType RetVal1 = Spi_lIsQSPIHwConfiguredSync(HwModule);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7770    if((Spi_lIsQSPIHwConfiguredAsync(HwModule) == (uint8)E_OK) ||               \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7771        (RetVal1 == (uint8)E_OK))
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7772    #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7773      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7774        RetVal = E_OK;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7775      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7776    return RetVal;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7777  } /* End of function Spi_lIsQSPIHwConfigured */
	ret
.L464:
	
__Spi_lIsQSPIHwConfigured_function_end:
	.size	Spi_lIsQSPIHwConfigured,__Spi_lIsQSPIHwConfigured_function_end-Spi_lIsQSPIHwConfigured
.L282:
	; End of function
	
	.sdecl	'.text.Spi_lClearMem.Code.Cpu0',code,cluster('Spi_lClearMem')
	.sect	'.text.Spi_lClearMem.Code.Cpu0'
	.align	2
	

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7778  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7779  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7780  ** Traceability     : [cover parentID={BBC4509F-E4E2-437f-9DD4-A0A803994F8F}] **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7781  ** Syntax          : static void Spi_ClearMem(uint8 *const BufferPtr,         **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7782  **                                  const uint32 BufferSize)                  **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7783  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7784  ** Service ID      : NA                                                       **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7785  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7786  ** Sync/Async      : Synchronous                                              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7787  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7788  ** Reentrancy      : Non Reentrant                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7789  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7790  ** Parameters (in) : BufferPtr   -  Pointer to buffer to clear                **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7791  **                   BufferSize  -  Size of buffer to be cleared              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7792  ** Parameters (out): None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7793  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7794  ** Return value    : None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7795  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7796  ** Description     : Clears the memory by writing "Zero"                      **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7797  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7798  static void Spi_lClearMem(uint8 *const BufferPtr, const uint32 BufferSize)
; Function Spi_lClearMem
.L162:
Spi_lClearMem:	.type	func

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7799  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7800    /* Loop through all elements passed */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7801    /* Clear the value in pointer */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7802    uint32 LoopCount;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7803    for(LoopCount = 0; LoopCount < BufferSize; LoopCount++)
	mov	d15,#0
.L731:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7804    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7805      BufferPtr[LoopCount] = 0x00U;
	mov	d0,d15
.L732:
	j	.L48
.L49:
	addsc.a	a15,a4,d15,#0
.L733:
	st.b	[a15],d0
.L734:
	add	d15,#1
.L48:
	jlt.u	d15,d4,.L49
.L1108:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7806    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7807  }
	ret
.L416:
	
__Spi_lClearMem_function_end:
	.size	Spi_lClearMem,__Spi_lClearMem_function_end-Spi_lClearMem
.L242:
	; End of function
	
	.sdecl	'.text.Spi_lQSPIHwResetInit.Code.Cpu0',code,cluster('Spi_lQSPIHwResetInit')
	.sect	'.text.Spi_lQSPIHwResetInit.Code.Cpu0'
	.align	2
	

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7808  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7809  #if(SPI_LEVEL_DELIVERED != 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7810  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7811  ** Traceability     : [cover parentID={C364D89F-AFA8-4aaa-8FC2-EC48AAEF6FF1}] **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7812  ** Syntax          : static void Spi_lResetAsyncQueueVar(const uint8 ModIndex)**
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7813  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7814  ** Service ID      : None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7815  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7816  ** Sync/Async      : Synchronous                                              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7817  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7818  ** Reentrancy      : Non Reentrant                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7819  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7820  ** Parameters (in) : ModIndex :  QSPI HW index                                **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7821  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7822  ** Parameters (out): None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7823  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7824  ** Return value    : None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7825  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7826  ** Description     : Resets the global Queue variables                        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7827  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7828  static void Spi_lResetAsyncQueueVar(const uint8 ModIndex)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7829  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7830    /* Clear kernel specific Queue variables */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7831    if(Spi_RuntimeKernelVar[ModIndex]->JobQueuePtr != NULL_PTR)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7832    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7833      Spi_RuntimeKernelVar[ModIndex]->JobQueuePtr->QueueStartIndex = 0U;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7834      Spi_RuntimeKernelVar[ModIndex]->JobQueuePtr->QueueEndIndex = 0U;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7835      Spi_RuntimeKernelVar[ModIndex]->JobQueuePtr->
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7836      CurrentChannelIndex = 0U;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7837      Spi_RuntimeKernelVar[ModIndex]->JobQueuePtr->CurrentJobIndex = 0U;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7838    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7839  } /* End of function Spi_lResetAsyncQueueVar */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7840  #endif /* SPI_LEVEL_DELIVERED != 0U */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7841  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7842  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7843  ** Traceability     : [cover parentID={A35AF310-7D14-4349-BD8E-D21138B3736B}] **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7844  ** Syntax          : static void Spi_lQSPIHwResetInit(const uint8 ModIndex)   **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7845  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7846  ** Service ID      : None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7847  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7848  ** Sync/Async      : Synchronous                                              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7849  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7850  ** Reentrancy      : Non Reentrant                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7851  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7852  ** Parameters (in) : ModIndex - QSPI Hw index                                 **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7853  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7854  ** Parameters (out): None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7855  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7856  ** Return value    : None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7857  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7858  ** Description     : This function initialize the SFR related to              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7859  **       QSPI indexed by the ModIndex. Initializes CLC, PISEL, GLOBALCON and  **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7860  **                 SSOC SFRs for QSPI[ModIndex] with the RESET values of SFR  **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7861  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7862  static void Spi_lQSPIHwResetInit(const uint8 ModIndex)
; Function Spi_lQSPIHwResetInit
.L164:
Spi_lQSPIHwResetInit:	.type	func

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7863  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7864    uint8 LoopIndex;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7865    /* [cover parentID={D4952204-41F1-4bdb-8F70-B58FE0B6DB5B}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7866    /* Clear all these registers of QSPI kernel to POR values -
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7867     * PISEL, GLOBALCON, GLOBALCON1, ECON and FLAGSCLEAR */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7868  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7869     /* MISRA2012_RULE_11_5_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7870     effects foreseen by violating this MISRA rule, as the pointer
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7871     to the object type that it is getting cast into, is a known type. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7872    /* MISRA2012_RULE_11_3_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7873     * effects foreseen by violating this MISRA rule. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7874    SPI_SFR_INIT_DEINIT_WRITE32(&SPI_HW_MODULE[ModIndex].PISEL.U, \ 
	lea	a15,0xf0001c00
	sha	d15,d4,#8
	addsc.a	a15,a15,d15,#0
	mov	d0,#0
.L735:
	st.w	[a15]4,d0
.L1231:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7875                     SPI_PISEL_RST_VAL);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7876  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7877     /* MISRA2012_RULE_11_5_JUSTIFICATION: QSPI base address access.
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7878     No side effects foreseen by violating this MISRA rule, as the pointer
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7879     to the object type that it is getting cast into, is a known type. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7880    /* MISRA2012_RULE_11_3_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7881     * effects foreseen by violating this MISRA rule. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7882    SPI_SFR_INIT_DEINIT_WRITE32(&SPI_HW_MODULE[ModIndex].GLOBALCON.U, \ 
	mov	d15,#12543
	addih	d15,d15,#15
	st.w	[a15]16,d15
.L1232:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7883                     SPI_GLOBALCON_RST_VAL);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7884  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7885     /* MISRA2012_RULE_11_5_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7886     effects foreseen by violating this MISRA rule, as the pointer
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7887     to the object type that it is getting cast into, is a known type. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7888    /* MISRA2012_RULE_11_3_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7889     * effects foreseen by violating this MISRA rule. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7890    SPI_SFR_INIT_DEINIT_WRITE32(&SPI_HW_MODULE[ModIndex].GLOBALCON1.U, \ 
	movh	d15,#5
	st.w	[a15]20,d15
.L1233:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7891                SPI_GLOBALCON1_RST_VAL);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7892  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7893    for(LoopIndex = 0U; LoopIndex < SPI_MAX_ECON_CHANNEL; LoopIndex++)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7894    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7895       /* MISRA2012_RULE_11_5_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7896       effects foreseen by violating this MISRA rule, as the pointer
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7897       to the object type that it is getting cast into, is a known type. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7898      /* MISRA2012_RULE_11_3_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7899     * effects foreseen by violating this MISRA rule. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7900      SPI_SFR_INIT_DEINIT_WRITE32(&SPI_HW_MODULE[ModIndex].ECON[LoopIndex].U, \ 
	lea	a2,0xf0001c00
	sha	d15,d4,#8
	mov	d1,#5200
.L1234:
	j	.L50
.L51:
	addsc.a	a15,a2,d15,#0
	addsc.a	a15,a15,d0,#2
	st.w	[a15]32,d1
.L1235:
	add	d0,#1
.L50:
	jlt.u	d0,#8,.L51
.L1236:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7901                           SPI_ECON_RST_VAL);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7902    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7903  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7904    /* reset the SSOC SFR */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7905    /* MISRA2012_RULE_11_5_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7906    effects foreseen by violating this MISRA rule, as the pointer
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7907    to the object type that it is getting cast into, is a known type. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7908    /* MISRA2012_RULE_11_3_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7909     * effects foreseen by violating this MISRA rule. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7910    SPI_SFR_INIT_DEINIT_WRITE32(&SPI_HW_MODULE[ModIndex]. \ 
	mov.aa	a15,a2
	sha	d15,d4,#8
	addsc.a	a15,a15,d15,#0
	mov	d15,#0
	st.w	[a15]72,d15
.L1237:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7911                                          SSOC.U, SPI_SSOC_RST_VAL);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7912  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7913    /* MISRA2012_RULE_11_5_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7914    effects foreseen by violating this MISRA rule, as the pointer
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7915    to the object type that it is getting cast into, is a known type. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7916    /* MISRA2012_RULE_11_3_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7917     * effects foreseen by violating this MISRA rule. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7918    SPI_HW_MODULE[ModIndex].FLAGSCLEAR.U = SPI_FLAGSCLEAR_RST_VAL;
	mov.u	d15,#40959
.L1238:
	st.w	[a15]84,d15
.L1239:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7919  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7920  } /* End of function Spi_lQSPIHwResetInit */
	ret
.L468:
	
__Spi_lQSPIHwResetInit_function_end:
	.size	Spi_lQSPIHwResetInit,__Spi_lQSPIHwResetInit_function_end-Spi_lQSPIHwResetInit
.L287:
	; End of function
	
	.sdecl	'.text.Spi_lQSPIHwInit.Code.Cpu0',code,cluster('Spi_lQSPIHwInit')
	.sect	'.text.Spi_lQSPIHwInit.Code.Cpu0'
	.align	2
	

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7921  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7922  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7923  ** Traceability     : [cover parentID={13EDCBEA-5E33-4057-A9AA-D5B810DBC936}] **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7924  ** Syntax          : static void Spi_lQSPIHwInit(const uint8 ModIndex)        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7925  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7926  ** Service ID      : None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7927  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7928  ** Sync/Async      : Synchronous                                              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7929  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7930  ** Reentrancy      : Non Reentrant                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7931  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7932  ** Parameters (in) : ModIndex - QSPI Hw index                                 **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7933  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7934  ** Parameters (out): None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7935  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7936  ** Return value    : None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7937  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7938  ** Description     : This function initialize the SFR related to              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7939  **       QSPI indexed by the ModIndex. Initializes CLC, PISEL, GLOBALCON and  **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7940  **                 SSOC SFRs for QSPI[ModIndex]                               **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7941  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7942  static void Spi_lQSPIHwInit(const uint8 ModIndex)
; Function Spi_lQSPIHwInit
.L166:
Spi_lQSPIHwInit:	.type	func
	mov	d8,d4
.L737:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7943  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7944    const Spi_CoreConfigType *CoreConfigPtr =
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7945      Spi_kGlobalConfigPtr->CoreConfigPtr[Mcal_GetCpuIndex()];
	movh.a	a15,#@his(Spi_kGlobalConfigPtr)
	ld.a	a15,[a15]@los(Spi_kGlobalConfigPtr)
.L1244:
	call	Mcal_GetCpuIndex
.L736:
	addsc.a	a15,a15,d2,#2
	ld.a	a2,[a15]
.L738:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7946  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7947    /* Configure kernel specific HW registers */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7948    /* Set the MRST Pin */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7949    /* MISRA2012_RULE_11_3_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7950     * effects foreseen by violating this MISRA rule. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7951    /* MISRA2012_RULE_11_5_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7952    effects foreseen by violating this MISRA rule, as the pointer
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7953    to the object type that it is getting cast into, is a known type. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7954    SPI_SFR_INIT_DEINIT_WRITE32(&SPI_HW_MODULE[ModIndex].\ 
	lea	a15,0xf0001c00
	sha	d15,d8,#8
	addsc.a	a4,a15,d15,#0
	addsc.a	a15,a2,d8,#2
	ld.a	a2,[a15]16
.L739:
	ld.bu	d15,[a2]7
	and	d15,#7
	st.w	[a4]4,d15
.L1245:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7955        PISEL.U, (IFX_QSPI_PISEL_MRIS_MSK & (uint32)(CoreConfigPtr->         \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7956                  QSPIHwConfigPtr[ModIndex]->MasterReceivePortPin)));
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7957  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7958    /* [cover parentID={CC0D2C66-1AE7-44c7-A9CB-39EEDF879BE7}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7959    /* Set the Chip Select level */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7960    /* MISRA2012_RULE_11_3_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7961     * effects foreseen by violating this MISRA rule. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7962    /* MISRA2012_RULE_11_5_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7963    effects foreseen by violating this MISRA rule, as the pointer
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7964    to the object type that it is getting cast into, is a known type. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7965    SPI_SFR_INIT_DEINIT_WRITE32(&SPI_HW_MODULE[ModIndex].SSOC.U, \ 
	ld.a	a15,[a15]16
	ld.w	d15,[a15]
	st.w	[a4]72,d15
.L1246:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7966    (CoreConfigPtr->QSPIHwConfigPtr[ModIndex]->ActiveChipSelectLevel));
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7967  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7968  } /* End of function Spi_lQSPIHwInit */
	ret
.L472:
	
__Spi_lQSPIHwInit_function_end:
	.size	Spi_lQSPIHwInit,__Spi_lQSPIHwInit_function_end-Spi_lQSPIHwInit
.L292:
	; End of function
	
	.sdecl	'.text.Spi_lInitIBBuffer.Code.Cpu0',code,cluster('Spi_lInitIBBuffer')
	.sect	'.text.Spi_lInitIBBuffer.Code.Cpu0'
	.align	2
	

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7969  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7970  #if(SPI_LEVEL_DELIVERED != 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7971  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7972  ** Traceability     : [cover parentID={0506C9B7-4850-4435-BA33-FC0C1A648B36}] **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7973  ** Syntax          : static void Spi_lQSPIHwDMAInit(const uint8 ModIndex)     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7974  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7975  ** Service ID      : None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7976  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7977  ** Sync/Async      : Synchronous                                              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7978  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7979  ** Reentrancy      : Non Reentrant                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7980  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7981  ** Parameters (in) : ModIndex - QSPI Hw index                                 **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7982  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7983  ** Parameters (out): None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7984  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7985  ** Return value    : None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7986  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7987  ** Description     : This function initializes the global variables related   **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7988  **     to asynchronous QSPI. It partially (rest is updated at runtime)        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7989  **     initializes the transaction control set needed for the                 **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7990  **     DMA linked list implementation per QSPI module                         **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7991  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7992  static void Spi_lQSPIHwDMAInit(const uint8 ModIndex)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7993  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7994    /* Get the core configuration */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7995    const Spi_CoreConfigType *CoreConfigPtr =
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7996      Spi_kGlobalConfigPtr->CoreConfigPtr[Mcal_GetCpuIndex()];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7997    uint8 LoopIndex = 0U;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7998    Spi_DmaTCSType *DmaTxTcsPtr;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  7999    Spi_DmaTCSType *DmaRxTcsPtr;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8000    const Spi_QueueType *JobQueuePtr;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8001  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8002    JobQueuePtr = Spi_RuntimeKernelVar[ModIndex]->JobQueuePtr;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8003    DmaTxTcsPtr = JobQueuePtr->DmaTxTCSPtr;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8004    DmaRxTcsPtr = JobQueuePtr->DmaRxTCSPtr;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8005  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8006    /* [cover parentID={2AE846EC-7AB4-483a-84A8-5A324A067E66}] For Kernels working
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8007    in Async mode, configure the TCS destination and source address[/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8008    /* Traverse through all the DMA TCS */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8009    for(LoopIndex = 0U;                                                         \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8010        LoopIndex < CoreConfigPtr->QSPIHwConfigPtr[ModIndex]->DMATCSCount;  \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8011        LoopIndex++)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8012    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8013      /* Update TX TCS destination address to be "QSPI TX register" */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8014      /* MISRA2012_RULE_11_3_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8015       * effects foreseen by violating this MISRA rule, as the pointer to
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8016       * the object type that it is getting cast into, is a known type. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8017      /* MISRA2012_RULE_11_5_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8018      effects foreseen by violating this MISRA rule, as the pointer
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8019      to the object type that it is getting cast into, is a known type. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8020      DmaTxTcsPtr[LoopIndex].DmaDADR.U =                                        \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8021          (uint32) & (SPI_HW_MODULE[ModIndex].DATAENTRY[SPI_FIFO_ENTRY].U);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8022  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8023      /* Update RX TCS soruce address to be "QSPI RX register" */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8024      /* MISRA2012_RULE_11_3_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8025       * effects foreseen by violating this MISRA rule, as the pointer to
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8026       * the object type that it is getting cast into, is a known type. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8027      /* MISRA2012_RULE_11_5_JUSTIFICATION: QSPI base address access.
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8028      No side effects foreseen by violating this MISRA rule, as the pointer
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8029      to the object type that it is getting cast into, is a known type. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8030      DmaRxTcsPtr[LoopIndex].DmaSADR.U =                                        \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8031          (uint32)(&(SPI_HW_MODULE[ModIndex].RXEXIT.U));
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8032    } /*for loop*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8033  } /* End of function Spi_lQSPIHwDMAInit */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8034  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8035  #endif /* SPI_LEVEL_DELIVERED != 0U */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8036  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8037  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8038  ** Traceability     : [cover parentID={A2024C12-E5A2-4702-90B8-65A5A9E8DAF9}] **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8039  ** Syntax          : static void Spi_lInitIBBuffer(void)                      **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8040  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8041  ** Service ID      : None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8042  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8043  ** Sync/Async      : Synchronous                                              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8044  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8045  ** Reentrancy      : Non Reentrant                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8046  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8047  ** Parameters (in) : None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8048  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8049  ** Parameters (out): None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8050  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8051  ** Return value    : None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8052  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8053  ** Description     : This function initializes Internal bufferoffset          **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8054  **                   for IB channels assigned to asynchronous Hw              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8055  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8056  static void Spi_lInitIBBuffer(void)
; Function Spi_lInitIBBuffer
.L168:
Spi_lInitIBBuffer:	.type	func

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8057  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8058    /* Get the core congif */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8059    const Spi_ChannelConfigType *ChnlConfigPtr;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8060    uint8 ChannelIndex;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8061    uint32 CoreId = Mcal_GetCpuIndex();
	call	Mcal_GetCpuIndex
.L740:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8062    const Spi_CoreConfigType *CoreConfigPtr =
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8063      Spi_kGlobalConfigPtr->CoreConfigPtr[CoreId];
	movh.a	a15,#@his(Spi_kGlobalConfigPtr)
	ld.a	a15,[a15]@los(Spi_kGlobalConfigPtr)
.L1154:
	addsc.a	a15,a15,d2,#2
	ld.a	a4,[a15]
.L741:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8064    const Spi_DataBufferType *TxPtr =
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8065      Spi_RuntimeCoreVar[CoreId]->TxBuffer;
	movh.a	a2,#@his(Spi_RuntimeCoreVar)
	lea	a2,[a2]@los(Spi_RuntimeCoreVar)
.L1155:
	addsc.a	a2,a2,d2,#2
	ld.a	a15,[a2]
.L1156:
	ld.a	a5,[a15]12
.L742:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8066    const Spi_DataBufferType *RxPtr =
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8067      Spi_RuntimeCoreVar[CoreId]->RxBuffer;
	movh.a	a2,#@his(Spi_RuntimeCoreVar)
	lea	a2,[a2]@los(Spi_RuntimeCoreVar)
.L1157:
	addsc.a	a2,a2,d2,#2
	ld.a	a15,[a2]
.L1158:
	ld.a	a6,[a15]16
.L743:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8068    uint16 ChOffset = 0;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8069  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8070    /* [cover parentID={010C2C3D-77B8-41a5-90D6-EFBD56467CC6}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8071    /* Loop through all the channels assigned for Core */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8072    for(ChannelIndex = 0U; ChannelIndex < CoreConfigPtr->NoOfChannels;
	mov	d0,#0
.L744:
	j	.L52

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8073        ChannelIndex++)
.L53:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8074    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8075      /* Get the channel configuration */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8076      ChnlConfigPtr = &(CoreConfigPtr->ChannelConfigPtr[ChannelIndex]);
	mul	d15,d0,#12
.L1159:
	ld.a	a2,[a4]8
.L1160:
	addsc.a	a7,a2,d15,#0
.L746:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8077  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8078      ChOffset = CoreConfigPtr->ChannelOffsetInfo[ChannelIndex].ChannelOffset;
	ld.a	a2,[a4]12
.L1161:
	addsc.a	a2,a2,d0,#2
.L1162:
	ld.hu	d1,[a2]0
.L747:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8079  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8080      /* [cover parentID={4011B4E6-AA38-4de7-9476-6179FE45F2F6}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8081      /* Check if channel is IB */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8082      if(ChnlConfigPtr->ChannelType == SPI_IB_CHANNEL)
	ld.bu	d3,[a7]6
.L1163:
	jne	d3,#1,.L54
.L1164:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8083      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8084        /* Get the source and destination locations for IB buffer */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8085        Spi_RuntimeCoreVar[CoreId]->
	movh.a	a2,#@his(Spi_RuntimeCoreVar)
	lea	a2,[a2]@los(Spi_RuntimeCoreVar)
.L1165:
	addsc.a	a2,a2,d2,#2
	ld.a	a15,[a2]
.L1166:
	ld.a	a2,[a15]20
.L1167:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8086        ChannelBufPointers[ChannelIndex].SrcPtr  =
	addsc.a	a15,a2,d15,#0
.L1168:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8087          &TxPtr[ChOffset];
	addsc.a	a2,a5,d1,#0
.L1169:
	st.a	[a15],a2
.L1170:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8088  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8089        Spi_RuntimeCoreVar[CoreId]->
	movh.a	a15,#@his(Spi_RuntimeCoreVar)
	lea	a15,[a15]@los(Spi_RuntimeCoreVar)
.L1171:
	addsc.a	a15,a15,d2,#2
	ld.a	a15,[a15]
.L1172:
	ld.a	a15,[a15]20
.L1173:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8090        ChannelBufPointers[ChannelIndex].DestPtr =
	addsc.a	a2,a15,d15,#0
.L1174:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8091          &RxPtr[ChOffset];
	addsc.a	a15,a6,d1,#0
.L1175:
	st.a	[a2]4,a15
.L1176:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8092  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8093        /* Update the number of elements to be transmitted in this channel */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8094        Spi_RuntimeCoreVar[CoreId]->
	movh.a	a15,#@his(Spi_RuntimeCoreVar)
	lea	a15,[a15]@los(Spi_RuntimeCoreVar)
.L1177:
	addsc.a	a15,a15,d2,#2
	ld.a	a15,[a15]
.L1178:
	ld.a	a15,[a15]20
.L1179:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8095        ChannelBufPointers[ChannelIndex].TransferLength =
	addsc.a	a15,a15,d15,#0
.L1180:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8096          ChnlConfigPtr->NoOfDataElements;
	ld.hu	d15,[a7]4
.L1181:
	st.h	[a15]8,d15
.L54:
	add	d0,#1
.L745:
	extr.u	d0,d0,#0,#8
.L52:
	ld.bu	d15,[a4]48
.L1182:
	jlt.u	d0,d15,.L53
.L1183:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8097      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8098    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8099  }
	ret
.L430:
	
__Spi_lInitIBBuffer_function_end:
	.size	Spi_lInitIBBuffer,__Spi_lInitIBBuffer_function_end-Spi_lInitIBBuffer
.L257:
	; End of function
	
	.sdecl	'.text.Spi_lIsStatusBusy.Code.Cpu0',code,cluster('Spi_lIsStatusBusy')
	.sect	'.text.Spi_lIsStatusBusy.Code.Cpu0'
	.align	2
	

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8100  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8101  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8102  ** Traceability     : [cover parentID={49725F3A-35AF-4718-999F-3E07B3AEACF9}] **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8103  ** Syntax          : static Std_ReturnType Spi_lIsStatusBusy                  **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8104  **                            (const SpiCommsTypes CheckCommsType)            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8105  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8106  ** Service ID      : None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8107  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8108  ** Sync/Async      : Synchronous                                              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8109  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8110  ** Reentrancy      : Reentrant                                                **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8111  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8112  ** Parameters (in) : CheckCommsType - Specifies communication type            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8113  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8114  ** Parameters (out): None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8115  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8116  ** Return value    : E_OK: Driver is BUSY,                                    **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8117  **                   E_NOT_OK: Driver is not not BUSY                         **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8118  **                            (either SPI_IDLE/SPI_UNINIT)                    **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8119  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8120  ** Description     : This function checks if the driver is BUSY or not        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8121  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8122  static Std_ReturnType Spi_lIsStatusBusy(const SpiCommsTypes CheckCommsType)
; Function Spi_lIsStatusBusy
.L170:
Spi_lIsStatusBusy:	.type	func
	mov	d8,d4
.L748:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8123  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8124    Std_ReturnType RetVal = E_NOT_OK;
	mov	d9,#1
.L749:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8125    uint8 LoopIndex = 0U;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8126  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8127    /* [cover parentID={AEAE5CDF-C289-48d1-A8D5-328EC69C1925}] Loop through all
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8128    kernels to find sync and async kernels[/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8129    /* Loop through all the kernels */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8130    for(LoopIndex = 0U; LoopIndex < SPI_MAX_HW_UNIT; LoopIndex++)
	mov	d10,#0
.L750:
	j	.L55
.L56:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8131    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8132      /* Check if kernel is configured for comms */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8133      if(Spi_lIsQSPIHwConfigured(LoopIndex) == E_OK)
	mov	d4,d10
.L751:
	call	Spi_lIsQSPIHwConfigured
.L752:
	jne	d2,#0,.L57
.L1208:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8134      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8135        /* [cover parentID={6C903EC9-24EF-41ce-91D8-FF1516E8E9BB}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8136             Check what type of kernel to verify [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8137        /* Check if status is to be obtained for Synchronous
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8138            kernels only */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8139        /* [cover parentID={6467C961-9220-4490-8246-8C54B03AD1D2}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8140        Communication is for Sync or Both sync and async[/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8141        if(CheckCommsType == SPI_BOTH)
	jne	d8,#3,.L58
.L1209:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8142        {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8143          /* Check if the kernel is configured for Synchronous
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8144              communication */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8145          /* [cover parentID={91A26392-28D2-459c-8AF6-E5E4CC5A9B83}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8146          Check ststus if sync kernels[/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8147            /* Check if the QSPI kernel is busy transmitting */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8148            if(Spi_RuntimeKernelVar[LoopIndex]->KernelStatus ==
	movh.a	a15,#@his(Spi_RuntimeKernelVar)
	lea	a15,[a15]@los(Spi_RuntimeKernelVar)
.L1210:
	addsc.a	a15,a15,d10,#2
	ld.a	a15,[a15]
.L1211:
	ld.bu	d15,[a15]
.L1212:
	jne	d15,#2,.L59
.L1213:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8149                SPI_BUSY)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8150            {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8151              /* Break if one of the kernel is busy transmitting */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8152              RetVal = E_OK;
	mov	d9,#0
.L59:
.L58:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8153            }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8154        }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8155        #if (SPI_LEVEL_DELIVERED == 2U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8156        else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8157        {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8158          /* [cover parentID={509C1E7A-C933-4fed-9104-7689E05A1A2F}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8159          Check status if for Async kernels[/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8160          /* Check if the kernel is configured for Asynchronous
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8161          communication */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8162          if(Spi_lIsQSPIHwConfiguredAsync(LoopIndex) == E_OK)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8163          {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8164            /* Check if the QSPI kernel is busy transmitting */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8165            if(Spi_RuntimeKernelVar[LoopIndex]->AsyncComStatus ==
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8166              SPI_BUSY)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8167            {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8168              /* Break if one of the kernel is busy transmitting */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8169              RetVal = E_OK;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8170            }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8171          }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8172        }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8173        #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8174        if(RetVal == E_OK)
	jeq	d9,#0,.L60
.L57:
	add	d10,#1
.L55:
	jlt.u	d10,#6,.L56

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8175        {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8176          break;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8177        }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8178      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8179    }/* End of FOR loop */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8180  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8181    /* Retrun status */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8182    return RetVal;
.L60:
	mov	d2,d9
.L753:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8183  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8184  } /* End of function Spi_lIsStatusBusy */
	ret
.L453:
	
__Spi_lIsStatusBusy_function_end:
	.size	Spi_lIsStatusBusy,__Spi_lIsStatusBusy_function_end-Spi_lIsStatusBusy
.L272:
	; End of function
	
	.sdecl	'.text.Spi_lSyncTransmit.Code.Cpu0',code,cluster('Spi_lSyncTransmit')
	.sect	'.text.Spi_lSyncTransmit.Code.Cpu0'
	.align	2
	

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8185  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8186  #if(SPI_CHANNEL_BUFFERS_ALLOWED != 1U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8187  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8188  ** Traceability     : [cover parentID={57B30A42-FE26-41c3-BFF0-2665F068309C}] **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8189  ** Syntax          : static void Spi_lIBCopyData                              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8190  **                   (                                                        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8191  **                     const uint8* const SrcAddrPtr,                         **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8192  **                     uint8* const DestAddrPtr,                              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8193  **                     const uint32 Length,                                   **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8194  **                     const uint8 DataWidthAndIncrementSource                **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8195  **                   )                                                        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8196  ** Service ID      : None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8197  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8198  ** Sync/Async      : Synchronous                                              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8199  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8200  ** Reentrancy      : Reentrant                                                **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8201  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8202  ** Parameters (in) : SrcAddrPtr - Source data to be copied to                 **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8203  **                             destination buffer                             **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8204  **                   Length - this is the number of elements to be copied     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8205  **                   DataWidthAndIncrementSource-                             **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8206  **                      (Lower nibble:                                        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8207  **                        1U : represents source buffer is incremented.       **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8208  **                      0U : represents source buffer is not incremented.)    **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8209  **                      (Upper nibble:                                        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8210  **                      1U : Channel datawidth configured as 8Bit.            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8211  **                      2U : Channel datawidth configured as 16Bit.           **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8212  **                      4U : Channel datawidth configured as 32Bit.           **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8213  ** Parameters (out): DestAddrPtr - Points to the address to which data has    **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8214  **                                       to be copied from source address     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8215  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8216  ** Return value    : None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8217  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8218  ** Description     : This function copies the data provided by the user to    **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8219  **                   the internal buffer which is defined by the SPI driver   **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8220  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8221  static void Spi_lIBCopyData
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8222  (
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8223    const uint8* const SrcAddrPtr,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8224    uint8* const DestAddrPtr,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8225    const uint32 Length,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8226    const uint8 DataWidthAndIncrementSource
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8227  )
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8228  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8229    uint32 IBEndIndex = Length;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8230    uint8 ChannelDataWidth = \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8231                    (DataWidthAndIncrementSource >> SPI_DATAWIDTH_BITS_OFFSET);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8232    uint8 IncrementSource = (DataWidthAndIncrementSource & (uint8)0x0F);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8233    uint32 counterDes = 0;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8234    uint32 counterSrc = 0;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8235  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8236    /* Loop through number of elements passed */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8237    do
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8238    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8239      /* Copy source to destination */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8240      /* Point to next location of destination */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8241      DestAddrPtr[counterDes] = SrcAddrPtr[counterSrc];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8242      counterDes++;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8243      /* [cover parentID={5A2E1DED-9AD3-4635-8013-C8BC84B8687B}] Check
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8244      if source buffer to be incremented[/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8245      /* Check if Source has to be incremented, if so increment */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8246      if(IncrementSource > (uint8)0)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8247      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8248        counterSrc++;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8249      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8250      else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8251      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8252        /* [cover parentID={C472B469-5181-4e0b-87FE-065F4156F319}] Default values
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8253        copied if source is NULL[/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8254        /* check for 16/32bit channel data width configured */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8255        if ((ChannelDataWidth % 2U) == 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8256        {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8257          counterSrc++;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8258          if (counterSrc == ChannelDataWidth)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8259          {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8260            /* Reset the counter */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8261            counterSrc = 0U;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8262          }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8263        }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8264      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8265      /* Decrement the elements */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8266      IBEndIndex--;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8267      /* [cover parentID={055BB5A7-3C06-4602-878C-C213C925EE91}] ReadIB -
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8268      Copy till last element[/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8269    } while (IBEndIndex > 0U); /* Exit if all elements are copied */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8270  } /* End of function Spi_lIBCopyData */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8271  #endif /* SPI_CHANNEL_BUFFERS_ALLOWED != 1U */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8272  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8273  #if(SPI_LEVEL_DELIVERED != 1U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8274  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8275  ** Traceability     : [cover parentID={4CDA9A1E-BE4A-4be5-BCF1-F25BFE072C0E}] **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8276  ** Syntax          : static Std_ReturnType Spi_lSyncTransmit                  **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8277  **                     (const Spi_SeqeunceType Sequence)                      **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8278  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8279  ** Service ID      : None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8280  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8281  ** Sync/Async      : Synchronous                                              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8282  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8283  ** Reentrancy      : Reentrant                                                **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8284  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8285  ** Parameters (in) : Sequence - Sequence ID                                   **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8286  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8287  ** Parameters (out): None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8288  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8289  ** Return value    : E_OK : When all jobs are successfully transmitted        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8290  **                   E_NOT_OK: When HW error occurs                           **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8291  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8292  ** Description     : This function initiates transmission at the sequence     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8293  **                   level. Available only for SpiLevelDelivered 0 or 2       **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8294  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8295  static Std_ReturnType Spi_lSyncTransmit(const Spi_SequenceType Sequence)
; Function Spi_lSyncTransmit
.L172:
Spi_lSyncTransmit:	.type	func
	mov	d11,d4
.L755:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8296  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8297    const Spi_SequenceConfigType* SeqConfigPtr;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8298    Spi_JobType JobId, JobIndex;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8299    Std_ReturnType RetVal = E_NOT_OK;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8300  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8301    /* Get the core information */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8302    uint32 CoreId = Mcal_GetCpuIndex();
	call	Mcal_GetCpuIndex
.L754:
	mov	d12,d2
.L756:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8303    const Spi_CoreConfigType *CoreConfigPtr =
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8304      Spi_kGlobalConfigPtr->CoreConfigPtr[CoreId];
	movh.a	a15,#@his(Spi_kGlobalConfigPtr)
	ld.a	a15,[a15]@los(Spi_kGlobalConfigPtr)
.L1374:
	addsc.a	a15,a15,d12,#2
	ld.a	a2,[a15]
.L757:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8305  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8306    /* [cover parentID={CCBB9F04-0FE7-44ac-AC8E-74D8F59DE1B9}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8307     Set the sequence status to pending while in transmissison
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8308    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8309    Spi_RuntimeCoreVar[CoreId]->SeqStatus[Sequence] = SPI_SEQ_PENDING;
	movh.a	a15,#@his(Spi_RuntimeCoreVar)
	lea	a15,[a15]@los(Spi_RuntimeCoreVar)
.L1375:
	addsc.a	a15,a15,d12,#2
	ld.a	a15,[a15]
.L1376:
	ld.a	a15,[a15]4
.L1377:
	addsc.a	a15,a15,d11,#0
.L1378:
	mov	d0,#1
.L1379:
	st.b	[a15],d0
.L1380:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8310  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8311    /* Get the sequence configuration from core configuration */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8312    SeqConfigPtr = &CoreConfigPtr->SequenceConfigPtr[Sequence];
	mul	d15,d11,#12
.L1381:
	ld.a	a15,[a2]
.L1382:
	addsc.a	a12,a15,d15,#0
.L759:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8313  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8314    /* Initialize Job Index to the first job and fetch first job */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8315    JobIndex = 0U;
	mov	d15,#0
.L760:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8316    JobId = SeqConfigPtr->JobLinkPtrPhysical[JobIndex];
	ld.a	a2,[a12]4
.L758:
	addsc.a	a2,a2,d15,#1
	ld.hu	d8,[a2]0
.L762:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8317  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8318    /* [cover parentID={6D9E26DA-363B-43cf-8F20-AFA244F69400}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8319    Sync transmit API - Blocking call, transmit synchronously
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8320    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8321    /* Loop through all the jobs of sequence */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8322    do
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8323    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8324      /* [cover parentID={7C7B16B2-72D8-4753-AAAB-BCA22A85C11E}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8325       Start transmission
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8326      [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8327      /* [cover parentID={0543A937-1622-429f-8A09-91FF4C2976FC}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8328       Start job transmission
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8329      [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8330      RetVal = Spi_lSyncStartJob(JobId);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8331  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8332      /* [cover parentID={98521834-4FF3-4b42-9354-E6B92913733A}] Check
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8333      if job failed - update sequence result[/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8334      /* Check if the Job transmission has failed due to hardware error */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8335      if(Spi_RuntimeCoreVar[CoreId]->JobStatus[JobId] == SPI_JOB_FAILED)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8336      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8337        /* [cover parentID={B175779A-7F70-4db4-AA0A-06E8E9CFB63E}] Assign
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8338        the status of sequence - SPI_SEQ_FAILED [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8339        /* Assign sequence status to be failed */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8340        Spi_RuntimeCoreVar[CoreId]->SeqStatus[Sequence] = SPI_SEQ_FAILED;
	mov	d9,#2
.L1383:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8341  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8342        /* [cover parentID={4E3BAA9A-2762-4c74-A86F-D8E3BECA83DC}] Set all
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8343        jobs to SPI_JOB_FAILED [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8344        /* Loop through all jobs of sequence */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8345        while(JobId != SPI_JOB_DELIMITER)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8346        {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8347          /* Set the job status of sequence to be failed */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8348          Spi_RuntimeCoreVar[CoreId]->JobStatus[JobId] = SPI_JOB_FAILED;
	mov	d10,#2
.L1384:
	mov.u	d13,#65535
.L1385:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8349          JobIndex++;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8350          JobId = SeqConfigPtr->JobLinkPtrPhysical[JobIndex];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8351        }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8352      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8353      else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8354      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8355        /* Traverse through next job for transmisaion */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8356        JobIndex++;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8357        JobId = SeqConfigPtr->JobLinkPtrPhysical[JobIndex];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8358      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8359  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8360      /* [cover parentID={10F66A24-1CB6-4860-BC18-27E4E2FF6D4A}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8361      SpiCancel is enabled [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8362      /* Check if sequence is cancelled in between transmission */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8363      #if(SPI_CANCEL_API == STD_ON)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8364      /* [cover parentID={65DD0169-5278-4b18-8EC2-B4477D6C32F0}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8365      Check if sequence is cancelled,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8366      update job status accordingly [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8367      if(Spi_RuntimeCoreVar[CoreId]->SeqStatus[Sequence] ==
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8368          SPI_SEQ_CANCELED)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8369      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8370        /* [cover parentID={101A93D0-1678-491f-9C27-08FD72636EFF}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8371        Loop through all jobs of sequence and set the status
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8372        to SPI_JOB_OK[/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8373        /* Loop through all the jobs */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8374        while(JobId != SPI_JOB_DELIMITER)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8375        {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8376          /* Set the status of jobs to be OK */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8377          Spi_RuntimeCoreVar[CoreId]->JobStatus[JobId] = SPI_JOB_OK;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8378          JobIndex++;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8379          JobId = SeqConfigPtr->JobLinkPtrPhysical[JobIndex];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8380        }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8381      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8382      #endif /* SPI_CANCEL_API == STD_ON */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8383      /* Check if all jobs are transmitted */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8384    } while(JobId != SPI_JOB_DELIMITER);
	mov.u	d14,#65535
.L62:
	mov	d4,d8
.L763:
	call	Spi_lSyncStartJob
.L764:
	movh.a	a2,#@his(Spi_RuntimeCoreVar)
	lea	a2,[a2]@los(Spi_RuntimeCoreVar)
.L1386:
	addsc.a	a15,a2,d12,#2
	ld.a	a15,[a15]
.L1387:
	ld.a	a15,[a15]8
.L1388:
	addsc.a	a15,a15,d8,#0
	ld.bu	d0,[a15]
.L1389:
	jne	d0,#2,.L63
.L1390:
	movh.a	a15,#@his(Spi_RuntimeCoreVar)
	lea	a15,[a15]@los(Spi_RuntimeCoreVar)
.L1391:
	addsc.a	a15,a15,d12,#2
	ld.a	a15,[a15]
.L1392:
	ld.a	a15,[a15]4
.L1393:
	addsc.a	a15,a15,d11,#0
.L1394:
	st.b	[a15],d9
.L1395:
	j	.L64
.L65:
	movh.a	a15,#@his(Spi_RuntimeCoreVar)
	lea	a15,[a15]@los(Spi_RuntimeCoreVar)
.L1396:
	addsc.a	a15,a15,d12,#2
	ld.a	a15,[a15]
.L1397:
	ld.a	a15,[a15]8
.L1398:
	addsc.a	a15,a15,d8,#0
.L1399:
	st.b	[a15],d10
.L1400:
	add	d15,#1
.L761:
	extr.u	d15,d15,#0,#16
.L765:
	ld.a	a15,[a12]4
.L1401:
	addsc.a	a15,a15,d15,#1
	ld.hu	d8,[a15]0
.L64:
	jne	d8,d13,.L65
.L1402:
	j	.L66
.L63:
	add	d15,#1
.L766:
	extr.u	d15,d15,#0,#16
.L767:
	ld.a	a15,[a12]4
.L1403:
	addsc.a	a15,a15,d15,#1
	ld.hu	d8,[a15]0
.L66:
	jne	d8,d14,.L62
.L1404:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8385  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8386    /* [cover parentID={C8A9A2BF-20B8-461d-B1C3-BAB3A2AA075A}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8387    Set sequence result to SPI_SEQ_OK on successful transmission
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8388    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8389    /* Check if sequence is pending, update status to "OK" indicating
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8390        successful transmission */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8391    if(Spi_RuntimeCoreVar[CoreId]->SeqStatus[Sequence] == SPI_SEQ_PENDING)
	movh.a	a15,#@his(Spi_RuntimeCoreVar)
	lea	a15,[a15]@los(Spi_RuntimeCoreVar)
.L1405:
	addsc.a	a15,a15,d12,#2
	ld.a	a15,[a15]
.L1406:
	ld.a	a15,[a15]4
.L1407:
	addsc.a	a15,a15,d11,#0
	ld.bu	d15,[a15]
.L768:
	jne	d15,#1,.L67
.L1408:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8392    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8393      Spi_RuntimeCoreVar[CoreId]->SeqStatus[Sequence] = SPI_SEQ_OK;
	movh.a	a15,#@his(Spi_RuntimeCoreVar)
	lea	a15,[a15]@los(Spi_RuntimeCoreVar)
.L1409:
	addsc.a	a15,a15,d12,#2
	ld.a	a15,[a15]
.L1410:
	ld.a	a15,[a15]4
.L1411:
	addsc.a	a15,a15,d11,#0
.L1412:
	mov	d15,#0
.L1413:
	st.b	[a15],d15
.L67:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8394    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8395    return RetVal;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8396  } /* End of function Spi_lSyncTransmit */
	ret
.L556:
	
__Spi_lSyncTransmit_function_end:
	.size	Spi_lSyncTransmit,__Spi_lSyncTransmit_function_end-Spi_lSyncTransmit
.L312:
	; End of function
	
	.sdecl	'.text.Spi_lSyncStartJob.Code.Cpu0',code,cluster('Spi_lSyncStartJob')
	.sect	'.text.Spi_lSyncStartJob.Code.Cpu0'
	.align	2
	

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8397  #endif /* SPI_LEVEL_DELIVERED != 1U */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8398  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8399  #if(SPI_LEVEL_DELIVERED != 1U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8400  /*
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8401   CYCLOMATIC_Spi_lSyncStartJob_JUSTIFICATION: Function is used to initiate the
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8402   transmission of Jobs and the each channel in job is looped. Multiple
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8403   conditions are required to check each channel datawidth and to check
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8404   channel is last channel and time out is required to exit from the SFR
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8405   check loop. This function cannot be split further.
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8406  */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8407  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8408  ** Traceability     : [cover parentID={0A91EC86-52F0-4c7b-B65B-15C6A284CDC6}] **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8409  ** Syntax          : static Std_ReturnType Spi_lSyncStartJob                  **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8410  **                               (const Spi_JobType JobId)                    **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8411  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8412  ** Service ID      : None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8413  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8414  ** Sync/Async      : Synchronous                                              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8415  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8416  ** Reentrancy      : Reentrant                                                **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8417  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8418  ** Parameters (in) : JobId - job Id to be transmitted                         **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8419  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8420  ** Parameters (out): None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8421  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8422  ** Return value    : E_OK: When there is NO HW error during transmission      **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8423  **                   E_NOT_OK: Whene there is an error                        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8424  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8425  ** Description     : This function initiates the transmission                 **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8426  **                   at the Job level                                         **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8427  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8428  static Std_ReturnType Spi_lSyncStartJob(const Spi_JobType JobId)
; Function Spi_lSyncStartJob
.L174:
Spi_lSyncStartJob:	.type	func
	sub.a	a10,#24
.L769:
	st.w	[a10]12,d4
.L771:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8429  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8430    const Spi_JobConfigType* JobConfigPtr;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8431    Spi_ChannelType ChannelId;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8432    Std_ReturnType ChnlTxErr = E_OK;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8433    uint8 ChannelIndex = 0U;
	mov	d8,#0
.L772:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8434    uint8 IsFirstChnl = 1U;
	mov	d9,#1
.L774:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8435    uint8 IsLastChnl = 0U;
	mov	d10,d8
.L775:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8436    uint8 DataWidth = 0;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8437    uint8 HwId;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8438    uint8 CsPolarity;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8439  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8440    /* Get core information */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8441    uint32 CoreId = Mcal_GetCpuIndex();
	call	Mcal_GetCpuIndex
.L770:
	mov	d11,d2
.L777:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8442    const Spi_CoreConfigType *CoreConfigPtr =
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8443      Spi_kGlobalConfigPtr->CoreConfigPtr[CoreId];
	movh.a	a15,#@his(Spi_kGlobalConfigPtr)
	ld.a	a2,[a15]@los(Spi_kGlobalConfigPtr)
.L1418:
	addsc.a	a15,a2,d11,#2
	ld.a	a15,[a15]
.L778:
	st.a	[a10]4,a15
.L780:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8444    const Spi_ChannelConfigType* ChannelConfigPtr;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8445    /* MISRA2012_RULE_19_2_JUSTIFICATION: register type Definition */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8446    Ifx_QSPI_GLOBALCON GlobalConReg;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8447    const Ifx_QSPI* ModulePtr;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8448    uint8 port;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8449    /* MISRA2012_RULE_19_2_JUSTIFICATION: register type Definition */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8450    Ifx_QSPI_BACON lBacon;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8451    uint32 LoopCounter = Spi_kGlobalConfigPtr->SyncTimeout;
	ld.w	d12,[a2]42
.L781:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8452    /* [cover parentID={F0948AAD-B775-4060-A25F-13F0763106F8}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8453     Fetch the Job configuration and set jobs status to pending
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8454    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8455    /* Fetch the Job configuration */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8456    JobConfigPtr = &CoreConfigPtr->JobConfigPtr[JobId];
	ld.w	d15,[a10]12
.L782:
	mul	d15,d15,#24
.L783:
	ld.a	a15,[a15]4
.L779:
	addsc.a	a15,a15,d15,#0
.L784:
	st.a	[a10],a15
.L589:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8457    uint8 ToggleCs = JobConfigPtr->FramebasedCs;
	ld.bu	d15,[a15]22
.L786:
	st.w	[a10]16,d15
.L788:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8458  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8459    /* Set jobs status to pending */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8460    Spi_RuntimeCoreVar[CoreId]->JobStatus[JobId] = SPI_JOB_PENDING;
	movh.a	a15,#@his(Spi_RuntimeCoreVar)
.L785:
	lea	a15,[a15]@los(Spi_RuntimeCoreVar)
.L1419:
	addsc.a	a15,a15,d11,#2
	ld.a	a15,[a15]
.L1420:
	ld.a	a15,[a15]8
.L1421:
	ld.w	d15,[a10]12
.L787:
	addsc.a	a15,a15,d15,#0
.L1422:
	mov	d15,#1
.L789:
	st.b	[a15],d15
.L1423:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8461  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8462    /* Set Job parameters - Configure QSPI mode, Baud and Move counter */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8463    Spi_lHwSetJobConfig(JobConfigPtr, SPI_SYNC_COMMS_TYPE);
	mov	d4,#0
	ld.a	a4,[a10]
.L790:
	call	Spi_lHwSetJobConfig
.L776:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8464  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8465    /* Fetch first channel to be transmitted */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8466    ChannelId = JobConfigPtr->ChnlLinkPtrPhysical[ChannelIndex];
	ld.a	a15,[a10]
.L791:
	ld.a	a2,[a15]12
.L1424:
	ld.bu	d13,[+a2]0
.L793:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8467  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8468    HwId = JobConfigPtr->HwUnit & SPI_HWUNIT_MASK;
	ld.bu	d15,[a15]20
.L1425:
	and	d14,d15,#15
.L794:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8469  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8470    /* MISRA2012_RULE_11_5_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8471    effects foreseen by violating this MISRA rule, as the pointer
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8472    to the object type that it is getting cast into, is a known type. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8473    /* MISRA2012_RULE_11_3_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8474     * effects foreseen by violating this MISRA rule. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8475    ModulePtr = &(SPI_HW_MODULE[HwId]);
	lea	a15,0xf0001c00
.L792:
	sha	d15,d14,#8
.L1426:
	addsc.a	a12,a15,d15,#0
.L795:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8476  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8477    /* [cover parentID={26A31D3A-5D80-4a21-B20F-ED32F329D22C}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8478     Loop till all channels are transmitted
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8479    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8480    /* Loop till last channel is transmitted */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8481    do
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8482    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8483      /* Check if next channel is Last channel */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8484      if(JobConfigPtr->ChnlLinkPtrPhysical[ChannelIndex + 1U] ==
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8485          SPI_CHANNEL_DELIMITER)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8486      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8487        IsLastChnl = 1U;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8488      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8489  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8490      /* Set channel configuration - update BACON */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8491      lBacon = Spi_lHwSetChannelConfig(ChannelId, JobConfigPtr, ToggleCs);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8492  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8493      /* [cover parentID={26A31D3A-5D80-4a21-B20F-ED32F329D22C}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8494      Update BACON for Sync transmit
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8495      [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8496      /* MISRA2012_RULE_11_3_JUSTIFICATION: QSPI base address access.
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8497         No side effects foreseen by violating this MISRA rule. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8498      /* MISRA2012_RULE_11_5_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8499      effects foreseen by violating this MISRA rule, as the pointer
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8500      to the object type that it is getting cast into, is a known type. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8501      SPI_HW_MODULE[HwId].BACONENTRY.U = lBacon.U;
	mov.aa	a13,a15
.L1427:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8502  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8503      ChannelConfigPtr =
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8504        &CoreConfigPtr->ChannelConfigPtr[ChannelId];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8505  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8506      DataWidth = Spi_lGetChannelDataWidth(ChannelConfigPtr);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8507  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8508      /* [cover parentID={913B4B0F-5E19-44d7-8851-8D2A984FDA7F}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8509      Check Datawidth to be transmitted
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8510      [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8511      /* Start transmission */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8512      /* [cover parentID={5CC0752C-03B8-48dc-A952-035E7CB5372D}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8513      When Datawidth is 8Bit
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8514      [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8515      if(DataWidth == 1U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8516      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8517        ChnlTxErr = Spi_lSyncTransmitData8Bit( ChannelId, JobConfigPtr,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8518                                               IsFirstChnl, IsLastChnl);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8519      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8520      /* [cover parentID={BA48477B-1593-424e-B440-EE19D52EC2A3}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8521      When Datawidth is 16Bit
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8522      [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8523      else if(DataWidth == 2U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8524      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8525        ChnlTxErr = Spi_lSyncTransmitData16Bit( ChannelId, JobConfigPtr,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8526                                                IsFirstChnl, IsLastChnl);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8527  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8528      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8529      else /*DataWidth == 4U */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8530      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8531        ChnlTxErr = Spi_lSyncTransmitData32Bit( ChannelId, JobConfigPtr,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8532                                                IsFirstChnl, IsLastChnl);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8533      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8534  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8535      IsFirstChnl = 0U;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8536  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8537      /* [cover parentID={BCDDD87D-919B-4ea2-AA4B-36B5B096E148}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8538      Last channel of job - to operate CS [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8539      /* If CS is operated by port pin and is last channel */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8540      if((IsLastChnl == 1U) || (ChnlTxErr == E_NOT_OK))
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8541      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8542          /* [cover parentID={FF3AB9FA-FD0B-49b6-A71D-99BEC70B53B9}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8543          Wait till HW enters wait state and check for timeout occured [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8544          /* Wait till TRAIL phase completes */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8545          while((ModulePtr->STATUS.B.PHASE != 0U) && (LoopCounter != 0U))
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8546          {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8547            /* [cover parentID={C2E10AB2-01A7-4a7f-A017-1A6C30A94CDD}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8548            Check for any QSPI Hw error occur  [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8549            /* if error occurs break out of wait cycle */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8550            uint32 u32Sts = (ModulePtr->STATUS.U & SPI_HW_ERROR_MASK);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8551            if(u32Sts != 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8552            {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8553              break;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8554            }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8555            LoopCounter--;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8556          }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8557          /* [cover parentID={E44AD894-81BB-4f01-A3E6-8F2919A3ED86}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8558          Check if any QSPI Hw errors OR timeout occured [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8559          if(((ModulePtr->STATUS.U & SPI_HW_ERROR_MASK) != 0U) || (LoopCounter == 0U))
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8560          {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8561            ChnlTxErr = E_NOT_OK;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8562          }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8563        /* [cover parentID={CBFFF67B-0909-454e-92DC-C46307BDEEE9}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8564            Check if CS is GPIO [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8565        if(JobConfigPtr->CSPortPin != SPI_CS_VIA_HW_OR_NONE)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8566        {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8567          /* [cover parentID={3EE890D1-F3B7-4657-B4A4-4917929E7CCA}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8568          De-assert CS - GPIO configured as CS[/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8569          /* De-assert CS */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8570          if(JobConfigPtr->CsPolarity == (uint8)STD_LOW)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8571          {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8572            CsPolarity = (uint8)STD_LOW ;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8573          }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8574          else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8575          {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8576            CsPolarity = (uint8)STD_HIGH;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8577          }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8578  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8579          port = (uint8)((JobConfigPtr->CSPortPin) >> \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8580                         (uint16)SPI_PORT_NUM_OFFSET);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8581          Spi_lSetCsViaGpio(port,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8582                      (uint8)((JobConfigPtr->CSPortPin) & SPI_BIT_MASK_3_TO_0), \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8583                       CsPolarity);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8584        }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8585      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8586  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8587      /* [cover parentID={1843D50C-496A-48c5-8D52-438029E26A5A}] Stop
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8588      sequence on HW error[/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8589      /* Check for any HW transmission error */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8590      if(ChnlTxErr == (uint8)E_OK)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8591      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8592        /* Raise Production Error to indicate successful transmission */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8593        /* [cover parentID={1AF2287A-54B7-4071-9998-2650B57AA525}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8594        #if(SPI_HW_ERROR_DEM_REPORT == SPI_DEM_REPORT_ENABLED)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8595        /* [cover parentID={5C3BEDA6-5A4A-45E9-85DC-2FFACBF5FF54}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8596        Spi_lReportDemError(SPI_E_HARDWARE_ERROR, DEM_EVENT_STATUS_PASSED);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8597        #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8598        ChannelIndex++;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8599        ChannelId = JobConfigPtr->ChnlLinkPtrPhysical[ChannelIndex];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8600      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8601      else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8602      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8603        /* On transmission error - Raise Production Error indicating failure */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8604        /* [cover parentID={402D0D29-550A-41d3-A28D-E2FFC38B5DF2}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8605        #if(SPI_HW_ERROR_DEM_REPORT == SPI_DEM_REPORT_ENABLED)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8606        /* [cover parentID={76887FE1-8D1C-4bec-B881-951484F2DF3B}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8607        Spi_lReportDemError(SPI_E_HARDWARE_ERROR, DEM_EVENT_STATUS_FAILED);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8608        #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8609  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8610        /* Set the job status to failure and point to last channel */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8611        /* [cover parentID={8C2C0B0D-4A60-4c17-BB7E-33C49C84E715}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8612        Spi_RuntimeCoreVar[CoreId]->JobStatus[JobId] = SPI_JOB_FAILED;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8613  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8614        /* Reset QSPI HW state machine */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8615        /* MISRA2012_RULE_11_5_JUSTIFICATION: QSPI base address access.
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8616        No side effects foreseen by violating this MISRA rule, as the pointer
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8617        to the object type that it is getting cast into, is a known type. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8618        /* MISRA2012_RULE_11_3_JUSTIFICATION: QSPI base address access.
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8619           No side effects foreseen by violating this MISRA rule. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8620        GlobalConReg.U = SPI_HW_MODULE[HwId].GLOBALCON.U;
	mov.aa	a14,a15

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8621        GlobalConReg.B.RESETS = 1;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8622        /* MISRA2012_RULE_11_5_JUSTIFICATION: QSPI base address access.
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8623        No side effects foreseen by violating this MISRA rule, as the pointer
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8624        to the object type that it is getting cast into, is a known type. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8625        /* MISRA2012_RULE_11_3_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8626       * effects foreseen by violating this MISRA rule. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8627        SPI_SFR_RUN_TIME_WRITE32(&SPI_HW_MODULE[HwId]. \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8628                                              GLOBALCON.U, GlobalConReg.U);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8629        /* Exit tx loop */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8630        ChannelId = SPI_CHANNEL_DELIMITER;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8631      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8632    } while(ChannelId != SPI_CHANNEL_DELIMITER);
.L69:
	ld.a	a15,[a10]
.L796:
	ld.a	a15,[a15]12
.L797:
	addsc.a	a15,a15,d8,#0
	ld.bu	d0,[a15]1
.L1428:
	mov	d15,#255
.L1429:
	jne	d15,d0,.L70
.L1430:
	mov	d10,#1
.L70:
	mov	d4,d13
.L798:
	ld.a	a4,[a10]
.L800:
	ld.w	d5,[a10]16
.L801:
	call	Spi_lHwSetChannelConfig
.L799:
	sha	d15,d14,#8
.L1431:
	addsc.a	a15,a13,d15,#0
.L1432:
	st.w	[a15]96,d2
.L1433:
	mul	d15,d13,#12
.L1434:
	ld.a	a15,[a10]4
.L803:
	ld.a	a15,[a15]8
.L804:
	addsc.a	a4,a15,d15,#0
.L805:
	call	Spi_lGetChannelDataWidth
.L802:
	jne	d2,#1,.L71
.L1435:
	mov	d4,d13
.L807:
	ld.a	a4,[a10]
.L808:
	mov	d5,d9
.L809:
	mov	d6,d10
.L810:
	call	Spi_lSyncTransmitData8Bit
.L806:
	j	.L72
.L71:
	jne	d2,#2,.L73
.L1436:
	mov	d4,d13
.L812:
	ld.a	a4,[a10]
.L813:
	mov	d5,d9
.L814:
	mov	d6,d10
.L815:
	call	Spi_lSyncTransmitData16Bit
.L811:
	j	.L74
.L73:
	mov	d4,d13
.L816:
	ld.a	a4,[a10]
.L817:
	mov	d5,d9
.L818:
	mov	d6,d10
.L819:
	call	Spi_lSyncTransmitData32Bit
.L72:
.L74:
	st.w	[a10]8,d2
.L820:
	mov	d9,#0
.L1437:
	jne	d10,#0,.L77
.L821:
	mov	d15,d2
.L822:
	jeq	d15,#0,.L76
.L1438:
	j	.L77
.L78:
	ld.w	d15,[a12]64
.L823:
	and	d15,#127
.L1439:
	jne	d15,#0,.L79
.L1440:
	add	d12,#-1
.L77:
	ld.bu	d15,[a12]67
	extr.u	d15,d15,#4,#4
.L1441:
	jeq	d15,#0,.L80
.L1442:
	jne	d12,#0,.L78
.L80:
.L79:
	ld.w	d15,[a12]64
.L1443:
	and	d15,#127
.L1444:
	jne	d15,#0,.L81
.L1445:
	jne	d12,#0,.L82
.L81:
	mov	d15,#1
.L824:
	st.w	[a10]8,d15
.L82:
	ld.a	a15,[a10]
.L825:
	ld.hu	d0,[a15]16
.L1446:
	mov.u	d15,#65535
.L1447:
	jeq	d15,d0,.L83
.L1448:
	ld.bu	d15,[a15]19
	ne	d6,d15,#0
.L826:
	extr.u	d4,d0,#4,#8
.L827:
	and	d5,d0,#15
.L1449:
	call	Spi_lSetCsViaGpio
.L83:
.L76:
	ld.w	d15,[a10]8
.L828:
	jne	d15,#0,.L84
.L1450:
	add	d8,#1
.L773:
	extr.u	d8,d8,#0,#8
.L830:
	ld.a	a15,[a10]
.L831:
	ld.a	a15,[a15]12
.L832:
	addsc.a	a15,a15,d8,#0
	ld.bu	d13,[a15]
.L1451:
	j	.L85
.L84:
	movh.a	a15,#@his(Spi_RuntimeCoreVar)
	lea	a15,[a15]@los(Spi_RuntimeCoreVar)
.L1452:
	addsc.a	a15,a15,d11,#2
	ld.a	a15,[a15]
.L1453:
	ld.a	a15,[a15]8
.L1454:
	ld.w	d15,[a10]12
.L829:
	addsc.a	a15,a15,d15,#0
.L1455:
	mov	d15,#2
.L833:
	st.b	[a15],d15
.L1456:
	sha	d15,d14,#8
.L1457:
	addsc.a	a15,a14,d15,#0
.L1458:
	ld.w	d15,[a15]16
.L834:
	insert	d15,d15,#1,#30,#2
.L1459:
	st.w	[a15]16,d15
.L1460:
	mov	d13,#255
.L85:
	mov	d15,#255
.L1461:
	jne	d15,d13,.L69
.L1462:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8633  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8634    /* [cover parentID={3626F54D-0F26-4f0c-BABA-7F7540A6761D}] Set job status
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8635    to OK once successfully transmitted[/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8636    /* Check if the job status is "pending" */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8637    if(Spi_RuntimeCoreVar[CoreId]->JobStatus[JobId] == SPI_JOB_PENDING)
	movh.a	a15,#@his(Spi_RuntimeCoreVar)
	lea	a15,[a15]@los(Spi_RuntimeCoreVar)
.L1463:
	addsc.a	a15,a15,d11,#2
	ld.a	a15,[a15]
.L1464:
	ld.a	a15,[a15]8
.L1465:
	ld.w	d15,[a10]12
.L835:
	addsc.a	a15,a15,d15,#0
	ld.bu	d15,[a15]
.L836:
	jne	d15,#1,.L86
.L1466:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8638    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8639      /* Set the job status to "OK" - job successfully transmitted */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8640      Spi_RuntimeCoreVar[CoreId]->JobStatus[JobId] = SPI_JOB_OK;
	movh.a	a15,#@his(Spi_RuntimeCoreVar)
	lea	a15,[a15]@los(Spi_RuntimeCoreVar)
.L1467:
	addsc.a	a15,a15,d11,#2
	ld.a	a15,[a15]
.L1468:
	ld.a	a15,[a15]8
.L1469:
	ld.w	d15,[a10]12
.L837:
	addsc.a	a15,a15,d15,#0
.L1470:
	mov	d15,#0
.L838:
	st.b	[a15],d15
.L86:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8641    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8642    return ChnlTxErr;
	ld.w	d2,[a10]8
.L839:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8643  } /* End of function Spi_lSyncStartJob */
	ret
.L566:
	
__Spi_lSyncStartJob_function_end:
	.size	Spi_lSyncStartJob,__Spi_lSyncStartJob_function_end-Spi_lSyncStartJob
.L317:
	; End of function
	
	.sdecl	'.text.Spi_lHwSetJobConfig.Code.Cpu0',code,cluster('Spi_lHwSetJobConfig')
	.sect	'.text.Spi_lHwSetJobConfig.Code.Cpu0'
	.align	2
	

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8644  #endif /* SPI_LEVEL_DELIVERED != 1U */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8645  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8646  #if(SPI_LEVEL_DELIVERED != 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8647  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8648  ** Traceability     : [cover parentID={3C45E11A-C060-4320-A818-AA6E644FAA23}] **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8649  ** Syntax          : static uint32 Spi_lGetTotalBytesOfJob                    **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8650  **                   (const Spi_JobConfigType *const JobPtr)                  **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8651  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8652  ** Service ID      : NA                                                       **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8653  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8654  ** Sync/Async      : Synchronous                                              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8655  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8656  ** Reentrancy      : Reentrant                                                **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8657  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8658  ** Parameters (in) : JobPtr - Job configuration pointer                       **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8659  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8660  ** Parameters (out): None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8661  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8662  ** Return value    : Returns total bytes of a Job                             **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8663  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8664  ** Description     : Function calculates the total number of elements to be   **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8665  **                   transmitted for whole of the job. i.e. if 3 channels are **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8666  **                   assigned to a job, sum of all elements of all the 3      **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8667  **                   channels is returned.                                    **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8668  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8669  static uint32 Spi_lGetTotalBytesOfJob(const Spi_JobConfigType *const JobPtr)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8670  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8671    uint32 TotaljobBytes = 0;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8672    uint16 ChnlIndex = 0U;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8673    uint16 ChnlId = 0;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8674  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8675    /* Get the core information */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8676    uint32 CoreId = Mcal_GetCpuIndex();
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8677  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8678    /* [cover parentID={6C0E82BA-F691-49a8-8A21-712AB8BFADBC}] Get total bytes
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8679    to be transffered for job to load to Move counter [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8680    /* Loop through all channels */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8681    while(JobPtr->ChnlLinkPtrPhysical[ChnlIndex] != SPI_CHANNEL_DELIMITER)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8682    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8683      /* Get the total elements to be transmitted in a job */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8684      ChnlId = JobPtr->ChnlLinkPtrPhysical[ChnlIndex];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8685      TotaljobBytes += Spi_RuntimeCoreVar[CoreId]->
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8686                       ChannelBufPointers[ChnlId].TransferLength;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8687      ChnlIndex++;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8688    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8689  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8690    /* return total elements */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8691    return TotaljobBytes;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8692  }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8693  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8694  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8695  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8696  ** Syntax          : static void Spi_lHwSetJobConfig                          **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8697  **                   (                                                        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8698  **                     const Spi_JobConfigType *const JobConfigPtr,           **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8699  **                     const uint8 IsAsynchronous                             **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8700  **                   )                                                        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8701  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8702  ** Service ID      : None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8703  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8704  ** Sync/Async      : Synchronous                                              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8705  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8706  ** Reentrancy      : Reentrant                                                **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8707  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8708  ** Parameters (in) : JobConfigPtr - Job configuration pointer                 **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8709  **                   IsAsynchronous - Is the Job asynhronous                  **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8710  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8711  ** Parameters (out): None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8712  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8713  ** Return value    : None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8714  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8715  ** Description     : This function configures the SFR wrt the Job properties  **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8716  **                   assigned to the hardware, such as baudrate, parity,      **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8717  **                   CS polarity, CLK phase etc.                              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8718  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8719  static void Spi_lHwSetJobConfig
; Function Spi_lHwSetJobConfig
.L176:
Spi_lHwSetJobConfig:	.type	func
	mov.aa	a12,a4
.L841:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8720  (
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8721    const Spi_JobConfigType *const JobConfigPtr,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8722    const uint8 IsAsynchronous
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8723  )
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8724  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8725    Ifx_QSPI* ModulePtr;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8726    /* MISRA2012_RULE_19_2_JUSTIFICATION: register type Definition */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8727    Ifx_QSPI_GLOBALCON GlobalConReg;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8728    /* MISRA2012_RULE_19_2_JUSTIFICATION: register type Definition */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8729    Ifx_QSPI_GLOBALCON1 GlobalCon1Reg;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8730    /* MISRA2012_RULE_19_2_JUSTIFICATION: register type Definition */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8731    Ifx_QSPI_ECON EconReg;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8732    uint8 HwChannelno;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8733    uint8 HwUnitNum;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8734    uint32 Strobe;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8735    uint32 LBbitstatus;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8736    const Spi_CoreConfigType *CoreConfigPtr = NULL_PTR;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8737  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8738    #if(SPI_LEVEL_DELIVERED != 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8739    uint8 ToggleCs = JobConfigPtr->FramebasedCs;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8740    #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8741  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8742    uint32 CoreId = Mcal_GetCpuIndex();
	call	Mcal_GetCpuIndex
.L840:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8743  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8744    CoreConfigPtr = Spi_kGlobalConfigPtr->CoreConfigPtr[CoreId];
	movh.a	a15,#@his(Spi_kGlobalConfigPtr)
	ld.a	a15,[a15]@los(Spi_kGlobalConfigPtr)
.L1517:
	addsc.a	a15,a15,d2,#2
	ld.a	a2,[a15]
.L843:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8745  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8746    /* Get the kernel configuration */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8747    /* MISRA2012_RULE_11_5_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8748    effects foreseen by violating this MISRA rule, as the pointer
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8749    to the object type that it is getting cast into, is a known type. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8750    /* MISRA2012_RULE_11_3_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8751     * effects foreseen by violating this MISRA rule. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8752    ModulePtr = &(SPI_HW_MODULE[JobConfigPtr->HwUnit & SPI_HWUNIT_MASK]);
	lea	a15,0xf0001c00
.L1518:
	ld.bu	d0,[a12]20
.L1519:
	and	d1,d0,#15
	sha	d15,d1,#8
.L1520:
	addsc.a	a15,a15,d15,#0
.L845:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8753    HwUnitNum = (JobConfigPtr->HwUnit & SPI_HWUNIT_MASK);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8754    HwChannelno = JobConfigPtr->HwUnit >> SPI_SLSO_CHANNEL_NUM_OFFSET;
	sha	d0,#-4
.L1521:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8755  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8756    GlobalConReg.U = ((JobConfigPtr->BaudRateAndClockParam >> \ 
	ld.w	d15,[a12]2
.L1522:
	sh	d2,d15,#-16
.L842:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8757                     SPI_GLOBALCON_LOWER_WORD_OFFSET) & SPI_LOWER_HALF_WORD_MASK);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8758  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8759    /* Read the GLOBALCON register to get the status of Loopback mode */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8760    /* [cover parentID={8E837A82-BC83-4697-91E6-D5EED23D50B1}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8761       Retain the Loopback status[/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8762    LBbitstatus = (ModulePtr->GLOBALCON.U & \ 
	ld.w	d15,[a15]16
.L1523:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8763                          (1UL << (uint32)IFX_QSPI_GLOBALCON_LB_OFF));
	mov	d3,#16384
.L847:
	and	d15,d3
.L1524:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8764    GlobalConReg.U |= SPI_GLOBALCON_VAL;
	mov	d3,#15360
	addih	d3,d3,#8480
.L1525:
	or	d2,d3
.L1526:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8765    GlobalConReg.U |= LBbitstatus;
	or	d2,d15
.L1527:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8766  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8767    /* Check is External Demultiplexer mode is ON */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8768    /* [cover parentID={6D7A6AC3-647A-44bb-B08E-D4642503CAA7}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8769       Is external demultiplexer is enabled[/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8770    if ((CoreConfigPtr->QSPIHwConfigPtr[HwUnitNum]->ExternalDemuxEnabled) == 1U)
	addsc.a	a2,a2,d1,#2
.L844:
	ld.a	a2,[a2]16
.L1528:
	ld.bu	d15,[a2]9
.L848:
	jne	d15,#1,.L88
.L1529:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8771    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8772        Strobe = CoreConfigPtr->QSPIHwConfigPtr[HwUnitNum]->StrobeDelay;
	ld.w	d15,[a2]10
.L849:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8773        /* Set DEL0 bit */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8774        GlobalConReg.U |= SPI_GLOBALCON_DEL0_SET;
	insert	d2,d2,#1,#15,#1
.L846:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8775        /* Update the Strobe Value */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8776        GlobalConReg.U |= (Strobe << (uint32)SPI_STROBE_SHIFT);
	sh	d15,d15,#16
.L850:
	or	d2,d15
.L88:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8777    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8778    GlobalCon1Reg.U = SPI_GLOBALCON1_VAL;
	movh	d15,#5888
.L851:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8779  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8780    #if(SPI_LEVEL_DELIVERED == 2U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8781    if(IsAsynchronous == 1U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8782    #else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8783    UNUSED_PARAMETER(IsAsynchronous);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8784    #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8785  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8786    #if(SPI_LEVEL_DELIVERED != 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8787    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8788      GlobalCon1Reg.U |= SPI_GLOBALCON1_ASYNC_VAL;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8789    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8790    #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8791  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8792    /* [cover parentID={3DDDF10D-99D5-4fd3-917B-669BA0BD02CD}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8793        In polling mode, error flags will be polled [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8794    /* Disable error interrupt in polling mode */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8795    #if(SPI_LEVEL_DELIVERED == 2U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8796    if(Spi_RuntimeCoreVar[CoreId]->AsyncMode == SPI_POLLING_MODE)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8797    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8798      GlobalCon1Reg.B.ERRORENS = 0U;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8799    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8800    #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8801  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8802    #if(SPI_LEVEL_DELIVERED != 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8803    /* [cover parentID={C05EB50B-B642-4246-8956-648392AB17E5}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8804       Check if frame based CS is enabled[/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8805    /* Check if the "Frame based CS" feature is enabled, do not use MC
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8806    mode for transmission */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8807    if((ToggleCs == 0U) && (IsAsynchronous == 1U))
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8808    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8809      /* Enable frame completion interrupt and interrupt when "wait"
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8810          state is reached */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8811      GlobalCon1Reg.B.PT2 = SPI_WAIT_STATE;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8812  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8813      /* [cover parentID={CF56E0B6-C529-4709-838B-D0F81D351D25}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8814      PT2 not configured if in POLLING mode[/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8815      #if(SPI_LEVEL_DELIVERED == 2U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8816      if(Spi_RuntimeCoreVar[CoreId]->AsyncMode == SPI_INTERRUPT_MODE)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8817      #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8818      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8819        GlobalCon1Reg.B.PT2EN = SPI_TRIGGER_ENABLE;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8820      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8821  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8822      /* [cover parentID={1082AA91-88F0-4c5d-B662-A7E251DDE9BE}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8823      Enable HW driven Chip select mechanism to drive CS (SLSO)[/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8824      /* Enable move counter for totals elements in a job */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8825      /* MISRA2012_RULE_10_3_JUSTIFICATION: Assignment to a register
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8826         bit-field that is of narrower type. However the write is performed
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8827         within allowed range of values. As the total number of elements
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8828         that can be transmitted per job range from 1 to 8190. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8829      ModulePtr->MC.B.MCOUNT = Spi_lGetTotalBytesOfJob(JobConfigPtr);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8830      ModulePtr->MCCON.B.MCEN = 1;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8831    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8832    #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8833  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8834    /* Update Delays - ECON, Mode - GLOBALOCON1, GlobalCON and FLAGSCLEAR -
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8835    clear interrupt flags */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8836    EconReg.U = (JobConfigPtr->BaudRateAndClockParam & SPI_LOWER_HALF_WORD_MASK);
	ld.w	d1,[a12]2
.L1530:
	insert	d1,d1,#0,#16,#16
.L853:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8837  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8838    /* MISRA2012_RULE_11_5_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8839    effects foreseen by violating this MISRA rule, as the pointer
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8840    to the object type that it is getting cast into, is a known type. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8841    /* MISRA2012_RULE_11_3_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8842     * effects foreseen by violating this MISRA rule. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8843    SPI_SFR_RUN_TIME_WRITE32(&ModulePtr->GLOBALCON.U, GlobalConReg.U);
	st.w	[a15]16,d2
.L1531:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8844  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8845    /* [cover parentID={711CF276-9BDF-4D51-BAC2-2FAFE3D606D1}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8846     Enable TXF, RXF and PT2 [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8847    /* MISRA2012_RULE_11_5_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8848    effects foreseen by violating this MISRA rule, as the pointer
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8849    to the object type that it is getting cast into, is a known type. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8850    /* MISRA2012_RULE_11_3_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8851     * effects foreseen by violating this MISRA rule. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8852    SPI_SFR_RUN_TIME_WRITE32(&ModulePtr->GLOBALCON1.U,    \ 
	st.w	[a15]20,d15
.L1532:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8853                                          GlobalCon1Reg.U);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8854    /* MISRA2012_RULE_11_5_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8855    effects foreseen by violating this MISRA rule, as the pointer
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8856    to the object type that it is getting cast into, is a known type. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8857    /* MISRA2012_RULE_11_3_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8858     * effects foreseen by violating this MISRA rule. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8859    SPI_SFR_RUN_TIME_WRITE32(&ModulePtr->ECON[HwChannelno \ 
	and	d15,d0,#7
.L852:
	addsc.a	a2,a15,d15,#2
	st.w	[a2]32,d1
.L1533:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8860                                           & SPI_QSPI_ECON_CH_MASK].U, EconReg.U);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8861  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8862    ModulePtr->FLAGSCLEAR.U = (SPI_QSPI_FLAGSCLEAR_VALUE);
	mov	d15,#4095
.L1534:
	st.w	[a15]84,d15
.L1535:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8863  } /* End of function Spi_lHwSetJobConfig */
	ret
.L609:
	
__Spi_lHwSetJobConfig_function_end:
	.size	Spi_lHwSetJobConfig,__Spi_lHwSetJobConfig_function_end-Spi_lHwSetJobConfig
.L332:
	; End of function
	
	.sdecl	'.text.Spi_lHwSetChannelConfig.Code.Cpu0',code,cluster('Spi_lHwSetChannelConfig')
	.sect	'.text.Spi_lHwSetChannelConfig.Code.Cpu0'
	.align	2
	

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8864  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8865  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8866  ** Traceability     : [cover parentID={64D50C48-3F47-4fa3-8C90-16628172EBA4}] **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8867  ** Syntax          : static Ifx_QSPI_BACON Spi_lHwSetChannelConfig            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8868  **                   (                                                        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8869  **                       const Spi_ChannelType SpiChId,                       **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8870  **                       const Spi_JobConfigType* const JobConfigPtr,         **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8871  **                       const uint8 ToggleCs                                 **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8872  **                   )                                                        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8873  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8874  ** Service ID      : None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8875  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8876  ** Sync/Async      : Synchronous                                              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8877  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8878  ** Reentrancy      : Reentrant                                                **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8879  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8880  ** Parameters (in) : SpiChId - Channel Id                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8881  **                   JobConfigPtr - Job config pointer                        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8882  **                   ToggleCs - 1U: represents Frame based Cs is enabled.     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8883  **                              0U: repesents Frame based Cs is disabled.     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8884  ** Parameters (out): None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8885  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8886  ** Return value    : returns the value to be written to BACON register        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8887  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8888  ** Description     : This function configures the SFR wrt the Channel         **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8889  **                   properties, such as datawidth, LSB/MSB, default data     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8890  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8891  static Ifx_QSPI_BACON Spi_lHwSetChannelConfig
; Function Spi_lHwSetChannelConfig
.L178:
Spi_lHwSetChannelConfig:	.type	func
	mov	d15,d4
.L855:
	mov.aa	a12,a4
.L857:
	mov	d8,d5
.L858:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8892  (
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8893    const Spi_ChannelType SpiChId,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8894    const Spi_JobConfigType* const JobConfigPtr,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8895    const uint8 ToggleCs
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8896  )
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8897  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8898    /* MISRA2012_RULE_19_2_JUSTIFICATION: register type Definition */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8899    Ifx_QSPI_BACON BaconReg;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8900    Ifx_QSPI* ModulePtr;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8901  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8902    /* Get the Core and channel configuration */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8903    uint32 CoreId = Mcal_GetCpuIndex();
	call	Mcal_GetCpuIndex
.L854:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8904    const Spi_CoreConfigType *CoreConfigPtr =
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8905      Spi_kGlobalConfigPtr->CoreConfigPtr[CoreId];
	movh.a	a15,#@his(Spi_kGlobalConfigPtr)
	ld.a	a15,[a15]@los(Spi_kGlobalConfigPtr)
.L1492:
	addsc.a	a15,a15,d2,#2
	ld.a	a15,[a15]
.L860:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8906    const Spi_ChannelConfigType* ChannelConfigPtr =
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8907      &CoreConfigPtr->ChannelConfigPtr[SpiChId];
	mul	d15,d15,#12
.L856:
	ld.a	a15,[a15]8
.L861:
	addsc.a	a15,a15,d15,#0
.L862:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8908  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8909    /* MISRA2012_RULE_11_5_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8910    effects foreseen by violating this MISRA rule, as the pointer
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8911    to the object type that it is getting cast into, is a known type. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8912    /* MISRA2012_RULE_11_3_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8913     * effects foreseen by violating this MISRA rule. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8914    ModulePtr = &(SPI_HW_MODULE[JobConfigPtr->HwUnit & SPI_HWUNIT_MASK]);
	lea	a2,0xf0001c00
.L1493:
	ld.bu	d15,[a12]20
.L1494:
	and	d15,#15
	sha	d15,d15,#8
.L1495:
	addsc.a	a2,a2,d15,#0
.L863:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8915  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8916    /* Clear all interrupt flags */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8917    ModulePtr->FLAGSCLEAR.U = SPI_QSPI_FLAGSCLEAR_VALUE;
	mov	d15,#4095
.L1496:
	st.w	[a2]84,d15
.L1497:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8918  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8919    /* [cover parentID={633FDCBE-0D39-4d60-B971-8194F3932BC9}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8920    /* Update Idle/Lead/Trail configuration and also the Parity type */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8921    BaconReg.U = JobConfigPtr->IdleLeadTrailDelay;
	ld.w	d2,[a12]6
.L859:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8922    BaconReg.B.PARTYP = JobConfigPtr->ParitySupport;
	ld.bu	d15,[a12]21
.L1498:
	insert	d2,d2,d15,#19,#1
.L1499:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8923  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8924    /* [cover parentID={42A68107-8DCA-429e-A9DB-33ECC8C6E18D}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8925    /* Update SLSO to be operated */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8926    BaconReg.B.CS = JobConfigPtr->HwUnit >> SPI_SLSO_CHANNEL_NUM_OFFSET;
	ld.bu	d15,[a12]20
.L1500:
	sha	d15,#-4
.L1501:
	insert	d2,d2,d15,#28,#4
.L1502:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8927  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8928    /* set data direction */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8929    BaconReg.B.MSB = (ChannelConfigPtr->DataConfig) >> \ 
	ld.bu	d15,[a15]7
.L1503:
	sha	d0,d15,#-7
.L1504:
	insert	d2,d2,d0,#21,#1
.L1505:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8930                                 SPI_DATA_SHIFT_DIRECTION_BIT_OFFSET;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8931  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8932    /* Set the data length to be transmitted */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8933    /* for 2 bits, value should be 1
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8934                5 bits, value should be 4 */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8935    BaconReg.B.DL = ((ChannelConfigPtr->DataConfig) &                           \ 
	and	d15,#127
.L1506:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8936                     (uint8)SPI_BIT_MASK_6_TO_0) - 1U;
	add	d15,#-1
.L1507:
	insert	d2,d2,d15,#23,#5
.L1508:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8937  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8938    /* [cover parentID={6E791FDC-70C1-41a5-837F-9D5B43F9B87D}][/cover]  */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8939    /* Set Last - 0 indicates not last channel, 1 - indicates to de-assert SLSO */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8940    BaconReg.B.LAST = ToggleCs;
	insert	d2,d2,d8,#0,#1
.L1509:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8941  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8942    BaconReg.B.BYTE = 0U;
	extr.u	d15,d2,#16,#8
.L1510:
	insert	d15,d15,#0,#6,#1
.L1511:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8943    BaconReg.B.UINT = 1U;
	or	d15,#16
	insert	d2,d2,d15,#16,#8
.L1512:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8944  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8945    return BaconReg;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8946  } /* End of function Spi_lHwSetChannelConfig */
	ret
.L597:
	
__Spi_lHwSetChannelConfig_function_end:
	.size	Spi_lHwSetChannelConfig,__Spi_lHwSetChannelConfig_function_end-Spi_lHwSetChannelConfig
.L327:
	; End of function
	
	.sdecl	'.text.Spi_lSyncTransmitData8Bit.Code.Cpu0',code,cluster('Spi_lSyncTransmitData8Bit')
	.sect	'.text.Spi_lSyncTransmitData8Bit.Code.Cpu0'
	.align	2
	

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8947  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8948  #if(SPI_LEVEL_DELIVERED != 1U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8949  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8950  ** Traceability     : [cover parentID={8DE87DEF-26BA-4030-87DC-FD18EEB7B672}] **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8951  ** Syntax          : static Std_ReturnType Spi_lSyncTransmitData8bit          **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8952  **                   (                                                        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8953  **                     const Spi_ChannelType ChannelId,                       **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8954  **                     const Spi_JobConfigType* const JobConfigPtr,           **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8955  **                     const uint8 IsFirstChnl,                               **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8956  **                     const uint8 IsLastChnl                                 **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8957  **                   )                                                        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8958  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8959  ** Service ID      : None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8960  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8961  ** Sync/Async      : Synchronous                                              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8962  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8963  ** Reentrancy      : Reentrant for different QSPI HW                          **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8964  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8965  ** Parameters (in) : ChannelId : Channel id for which data has to             **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8966  **                                be transmitted                              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8967  **                   JobConfigPtr : Job Configuration pointer                 **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8968  **                   IsFirstChnl : Value of 1 indicates first channel else    **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8969  **                                   the value is 0.                          **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8970  **                   IsLastChnl : Value of 1 indicates last channel else      **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8971  **                                   the value is 0.                          **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8972  ** Parameters (out): None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8973  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8974  ** Return value    : E_OK : Upon successful transmision.                      **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8975  **                   E_NOT_OK: if any error occurs during transmission        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8976  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8977  ** Description     : This function initiates the transmission at the          **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8978  **                   channel level with 8-bit data width                      **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8979  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8980  static Std_ReturnType Spi_lSyncTransmitData8Bit
; Function Spi_lSyncTransmitData8Bit
.L180:
Spi_lSyncTransmitData8Bit:	.type	func
	sub.a	a10,#8
.L864:
	mov	d8,d4
.L866:
	mov.aa	a12,a4
.L867:
	mov	d9,d5
.L868:
	mov	d10,d6
.L869:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8981  (
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8982    const Spi_ChannelType ChannelId,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8983    const Spi_JobConfigType* const JobConfigPtr,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8984    const uint8 IsFirstChnl,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8985    const uint8 IsLastChnl
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8986  )
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8987  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8988    Ifx_QSPI* ModulePtr;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8989    const uint8* Src8BitPtr = NULL_PTR;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8990    uint8* Dest8BitPtr = NULL_PTR;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8991    uint8 CsPolarity = 0;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8992    Spi_NumberOfDataType TransferCount;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8993    Std_ReturnType RetVal = E_OK;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8994    uint8 HwId;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8995    uint8 SrcBufferNull = 0U;
	mov	d11,#0
.L870:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8996    uint8 DestBufferNull = 0U;
	mov	d12,d11
.L871:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8997    uint8 port;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8998    uint8 SyncDummyRead;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  8999    /* MISRA2012_RULE_19_2_JUSTIFICATION: register type Definition */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9000    Ifx_QSPI_BACON lBacon;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9001  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9002    /* Get core, channel configuration */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9003    uint32 CoreId = Mcal_GetCpuIndex();
	call	Mcal_GetCpuIndex
.L865:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9004    const Spi_CoreConfigType *CoreConfigPtr =
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9005      Spi_kGlobalConfigPtr->CoreConfigPtr[CoreId];
	movh.a	a15,#@his(Spi_kGlobalConfigPtr)
	ld.a	a15,[a15]@los(Spi_kGlobalConfigPtr)
.L1333:
	addsc.a	a15,a15,d2,#2
	ld.a	a15,[a15]
.L872:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9006    const Spi_ChannelConfigType* ChannelConfigPtr =
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9007      &CoreConfigPtr->ChannelConfigPtr[ChannelId];
	mul	d15,d8,#12
.L1334:
	ld.a	a15,[a15]8
.L873:
	addsc.a	a2,a15,d15,#0
.L874:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9008    HwId = JobConfigPtr->HwUnit & SPI_HWUNIT_MASK;
	ld.bu	d0,[a12]20
.L1335:
	and	d0,d0,#15
.L875:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9009  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9010    /* Assign Source / destination pointers based on data width */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9011    Src8BitPtr = Spi_RuntimeCoreVar[CoreId]->                                  \ 
	movh.a	a15,#@his(Spi_RuntimeCoreVar)
	lea	a15,[a15]@los(Spi_RuntimeCoreVar)
.L1336:
	addsc.a	a15,a15,d2,#2
	ld.a	a15,[a15]
.L1337:
	ld.a	a15,[a15]20
.L1338:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9012                 ChannelBufPointers[ChannelId].SrcPtr;
	addsc.a	a15,a15,d15,#0
.L1339:
	ld.a	a13,[a15]
.L877:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9013  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9014    /* MISRA2012_RULE_11_8_JUSTIFICATION: The Dest8BitPtr is updated only when
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9015     the destination buffer is NULL and a dummy variable is assigned to read data.
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9016     Thus the const qualifier is not valid in this particular scenario.  */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9017    Dest8BitPtr = (uint8*)Spi_RuntimeCoreVar[CoreId]->                         \ 
	movh.a	a15,#@his(Spi_RuntimeCoreVar)
	lea	a15,[a15]@los(Spi_RuntimeCoreVar)
.L1340:
	addsc.a	a15,a15,d2,#2
	ld.a	a15,[a15]
.L1341:
	ld.a	a15,[a15]20
.L1342:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9018                  ChannelBufPointers[ChannelId].DestPtr;
	addsc.a	a15,a15,d15,#0
.L1343:
	ld.a	a14,[a15]4
.L878:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9019  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9020    /* [cover parentID={48FF3DCA-5E16-43a3-9A68-6A900B781E55}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9021    Check if destination is NULL, assign dummy variable to read data [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9022    /* Check if destination / source buffer is NULL */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9023    if(Dest8BitPtr == NULL_PTR)
	jnz.a	a14,.L90
.L879:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9024    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9025      /* MISRA2012_RULE_1_3_JUSTIFICATION: Address of variable SyncDummyRead
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9026        is used only to read values.
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9027      The address is not stored for later usage in the function.
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9028      Hence it is safe to assign the address of the local variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9029      Dest8BitPtr = &SyncDummyRead;
	mov.aa	a14,a10
.L880:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9030      DestBufferNull = 1U;
	mov	d12,#1
.L90:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9031    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9032  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9033    /* [cover parentID={48FF3DCA-5E16-43a3-9A68-6A900B781E55}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9034    Check if source is NULL, assign default data to be transmitted [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9035    if(Src8BitPtr == NULL_PTR)
	jnz.a	a13,.L91
.L1344:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9036    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9037      Src8BitPtr = (const uint8*)&ChannelConfigPtr->Defaultdata;
	mov.aa	a13,a2
.L1345:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9038      SrcBufferNull = 1U;
	mov	d11,#1
.L91:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9039    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9040  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9041  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9042    /* Get the total elements to be transmitted */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9043    TransferCount = Spi_RuntimeCoreVar[CoreId]->
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9044                    ChannelBufPointers[ChannelId].TransferLength;
	mul	d15,d8,#12
.L1346:
	movh.a	a15,#@his(Spi_RuntimeCoreVar)
	lea	a15,[a15]@los(Spi_RuntimeCoreVar)
.L1347:
	addsc.a	a15,a15,d2,#2
	ld.a	a15,[a15]
.L1348:
	ld.a	a15,[a15]20
.L1349:
	addsc.a	a15,a15,d15,#0
.L1350:
	ld.hu	d13,[a15]8
.L881:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9045  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9046    /* Get the kernel pointer */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9047    /* MISRA2012_RULE_11_5_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9048    effects foreseen by violating this MISRA rule, as the pointer
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9049    to the object type that it is getting cast into, is a known type. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9050    /* MISRA2012_RULE_11_3_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9051     * effects foreseen by violating this MISRA rule. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9052    ModulePtr = &(SPI_HW_MODULE[HwId]);
	lea	a15,0xf0001c00
.L1351:
	sha	d15,d0,#8
.L1352:
	addsc.a	a15,a15,d15,#0
.L883:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9053  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9054    /* [cover parentID={2B837025-A3D0-4b3e-BD57-3DCE9749218D}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9055    Assert CS - GPIO configured as CS[/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9056    /* Check if CS is operated as port-pin and is the first channel,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9057        Asset CS pin */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9058    if((JobConfigPtr->CSPortPin != SPI_CS_VIA_HW_OR_NONE) && (IsFirstChnl == 1U))
	ld.hu	d0,[a12]16
.L876:
	mov.u	d15,#65535
.L1353:
	jeq	d15,d0,.L92
.L1354:
	jeq	d9,#0,.L93
.L1355:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9059    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9060      if(JobConfigPtr->CsPolarity == (uint8)STD_LOW)
	ld.bu	d15,[a12]19
.L1356:
	eq	d6,d15,#0
.L884:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9061      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9062        CsPolarity = (uint8)STD_HIGH ;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9063      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9064      else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9065      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9066        CsPolarity = (uint8)STD_LOW;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9067      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9068      port = (uint8)(((JobConfigPtr->CSPortPin) >> (uint16)SPI_PORT_NUM_OFFSET));
	extr.u	d4,d0,#4,#8
.L885:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9069      Spi_lSetCsViaGpio(port, (uint8)((JobConfigPtr->CSPortPin) &       \ 
	mov	d15,d0
.L1357:
	and	d5,d15,#15
.L1358:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9070                                      SPI_BIT_MASK_3_TO_0), (CsPolarity));
	call	Spi_lSetCsViaGpio
.L93:
.L92:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9071    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9072  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9073    /* loop through number of elements to be transmitted */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9074    do
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9075    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9076      /* Update BACON.LAST if it is last channel and last
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9077          * element to be transmitted */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9078      /* [cover parentID={7141019A-339E-4979-9060-FA7C1780EB8A}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9079        last element
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9080      [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9081      if(TransferCount == 1U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9082      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9083        if(IsLastChnl == 1U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9084        {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9085          lBacon = Spi_lHwSetChannelConfig(ChannelId, JobConfigPtr, 1U);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9086          ModulePtr->BACONENTRY.U = lBacon.U;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9087        }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9088      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9089  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9090      ModulePtr->FLAGSCLEAR.U = (((uint32)1U << IFX_QSPI_FLAGSCLEAR_RXC_OFF) |  \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9091                                 ((uint32)1U << IFX_QSPI_FLAGSCLEAR_TXC_OFF));
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9092  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9093      /* Copy data to TX FIFO */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9094      ModulePtr->DATAENTRY[SPI_FIFO_ENTRY].U = (uint32) * Src8BitPtr;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9095  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9096      /* [cover parentID={F6DEC17D-70EF-413f-BA43-7464C502A98D}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9097        If Source is NULL, do not increment
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9098        Source pointer - Always copy from default data [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9099      /* If Source is NULL, Do not increment source buffer
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9100      * transmit Default data*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9101      if(SrcBufferNull == 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9102      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9103        Src8BitPtr++;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9104      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9105  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9106      /* [cover parentID={00A323DB-96DE-45e7-859E-17FFA2432A11}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9107        HW error occured
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9108      [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9109      /* Check if any HW error occured during transmission,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9110          if error occured stop transmisison */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9111      RetVal = Spi_lSynTransErrCheck(ModulePtr);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9112      if(RetVal  == (uint8)E_OK)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9113      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9114        /* Read the receive data from the QSPI RX FIFO */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9115        *Dest8BitPtr = (uint8)ModulePtr->RXEXIT.U;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9116  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9117        /* [cover parentID={818D0A39-8146-40e6-BE6E-6C53FC3EAFB0}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9118        If destination is NULL, do not increment
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9119        destination pointer - Always copy to dummy [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9120        /* If Destination is NULL, Do not increment Destination
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9121         * buffer - Ignore received data*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9122        if(DestBufferNull == 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9123        {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9124          Dest8BitPtr++;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9125        }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9126  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9127        TransferCount--;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9128      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9129      else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9130      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9131        /* Break loop */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9132        break;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9133      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9134  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9135      /* Loop through till last element */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9136    } while(TransferCount > 0U);
.L94:
	jne	d13,#1,.L95
.L1359:
	jeq	d10,#0,.L96
.L1360:
	mov	d5,#1
	mov	d4,d8
.L886:
	mov.aa	a4,a12
.L888:
	call	Spi_lHwSetChannelConfig
.L887:
	st.w	[a15]96,d2
.L96:
.L95:
	mov	d15,#1536
.L1361:
	st.w	[a15]84,d15
.L1362:
	ld.bu	d15,[a13]
.L1363:
	st.w	[a15]100,d15
.L1364:
	jne	d11,#0,.L97
.L1365:
	add.a	a13,#1
.L97:
	mov.aa	a4,a15
.L889:
	call	Spi_lSynTransErrCheck
.L890:
	jne	d2,#0,.L98
.L1366:
	ld.w	d15,[a15]144
.L1367:
	st.b	[a14],d15
.L1368:
	jne	d12,#0,.L99
.L1369:
	add.a	a14,#1
.L99:
	add	d13,#-1
.L882:
	extr.u	d13,d13,#0,#16
.L891:
	jne	d13,#0,.L94
.L98:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9137  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9138    /* Return status */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9139    return RetVal;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9140  } /* End of function Spi_lSyncTransmitData */
	ret
.L530:
	
__Spi_lSyncTransmitData8Bit_function_end:
	.size	Spi_lSyncTransmitData8Bit,__Spi_lSyncTransmitData8Bit_function_end-Spi_lSyncTransmitData8Bit
.L307:
	; End of function
	
	.sdecl	'.text.Spi_lSyncTransmitData16Bit.Code.Cpu0',code,cluster('Spi_lSyncTransmitData16Bit')
	.sect	'.text.Spi_lSyncTransmitData16Bit.Code.Cpu0'
	.align	2
	

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9141  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9142  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9143  ** Traceability     : [cover parentID={0140913B-A56E-4a21-A2E5-299B45064D48}] **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9144  ** Syntax          : static Std_ReturnType Spi_lSyncTransmitData16bit         **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9145  **                   (                                                        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9146  **                     const Spi_ChannelType ChannelId,                       **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9147  **                     const Spi_JobConfigType* const JobConfigPtr,           **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9148  **                     const uint8 IsFirstChnl,                               **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9149  **                     const uint8 IsLastChnl                                 **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9150  **                   )                                                        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9151  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9152  ** Service ID      : None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9153  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9154  ** Sync/Async      : Synchronous                                              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9155  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9156  ** Reentrancy      : Reentrant for different QSPI HW                          **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9157  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9158  ** Parameters (in) : ChannelId : Channel id for which data has to             **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9159  **                                be transmitted                              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9160  **                   JobConfigPtr : Job Configuration pointer                 **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9161  **                   IsFirstChnl : Value of 1 indicates first channel else    **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9162  **                                   the value is 0.                          **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9163  **                   IsLastChnl : Value of 1 indicates last channel else      **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9164  **                                   the value is 0.                          **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9165  ** Parameters (out): None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9166  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9167  ** Return value    : E_OK : Upon successful transmision.                      **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9168  **                   E_NOT_OK: if any error occurs during transmission        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9169  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9170  ** Description     : This function initiates the transmission at the          **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9171  **                   channel level with 16-bit data width                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9172  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9173  static Std_ReturnType Spi_lSyncTransmitData16Bit
; Function Spi_lSyncTransmitData16Bit
.L182:
Spi_lSyncTransmitData16Bit:	.type	func
	sub.a	a10,#8
.L892:
	mov	d8,d4
.L894:
	mov.aa	a12,a4
.L895:
	mov	d9,d5
.L896:
	mov	d10,d6
.L897:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9174  (
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9175    const Spi_ChannelType ChannelId,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9176    const Spi_JobConfigType* const JobConfigPtr,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9177    const uint8 IsFirstChnl,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9178    const uint8 IsLastChnl
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9179  )
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9180  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9181    Ifx_QSPI* ModulePtr;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9182    const uint16* Src16BitPtr = NULL_PTR;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9183    uint16* Dest16BitPtr = NULL_PTR;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9184    uint8 CsPolarity = 0;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9185    Spi_NumberOfDataType TransferCount;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9186    Std_ReturnType RetVal = E_OK;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9187    uint8 HwId;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9188    uint8 SrcBufferNull = 0U;
	mov	d11,#0
.L898:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9189    uint8 DestBufferNull = 0U;
	mov	d12,d11
.L899:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9190    uint8 port;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9191    uint16 SyncDummyRead;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9192    /* MISRA2012_RULE_19_2_JUSTIFICATION: register type Definition */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9193    Ifx_QSPI_BACON lBacon;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9194  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9195    /* Get core, channel configuration */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9196    uint32 CoreId = Mcal_GetCpuIndex();
	call	Mcal_GetCpuIndex
.L893:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9197    const Spi_CoreConfigType *CoreConfigPtr =
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9198      Spi_kGlobalConfigPtr->CoreConfigPtr[CoreId];
	movh.a	a15,#@his(Spi_kGlobalConfigPtr)
	ld.a	a15,[a15]@los(Spi_kGlobalConfigPtr)
.L1292:
	addsc.a	a15,a15,d2,#2
	ld.a	a15,[a15]
.L900:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9199    const Spi_ChannelConfigType* ChannelConfigPtr =
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9200      &CoreConfigPtr->ChannelConfigPtr[ChannelId];
	mul	d15,d8,#12
.L1293:
	ld.a	a15,[a15]8
.L901:
	addsc.a	a2,a15,d15,#0
.L902:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9201    HwId = JobConfigPtr->HwUnit & SPI_HWUNIT_MASK;
	ld.bu	d0,[a12]20
.L1294:
	and	d0,d0,#15
.L903:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9202  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9203  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9204    /* MISRA2012_RULE_11_3_JUSTIFICATION: The casting is needed to perform 16 bit
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9205       access as per data size and buffer is memory aligned.   */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9206    Src16BitPtr = (const uint16*)Spi_RuntimeCoreVar[CoreId]->                  \ 
	movh.a	a15,#@his(Spi_RuntimeCoreVar)
	lea	a15,[a15]@los(Spi_RuntimeCoreVar)
.L1295:
	addsc.a	a15,a15,d2,#2
	ld.a	a15,[a15]
.L1296:
	ld.a	a15,[a15]20
.L1297:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9207                  ChannelBufPointers[ChannelId].SrcPtr;
	addsc.a	a15,a15,d15,#0
.L1298:
	ld.a	a13,[a15]
.L905:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9208  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9209    /* MISRA2012_RULE_11_3_JUSTIFICATION: The casting is needed to perform 16 bit
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9210       access as per data size and buffer is memory aligned.  */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9211    /* MISRA2012_RULE_11_8_JUSTIFICATION: The Dest16BitPtr is updated only when
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9212       the destination buffer is NULL and a dummy variable is assigned to read data.
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9213       Thus the const qualifier is not valid in this particular scenario.  */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9214    Dest16BitPtr = (uint16*)Spi_RuntimeCoreVar[CoreId]->                       \ 
	movh.a	a15,#@his(Spi_RuntimeCoreVar)
	lea	a15,[a15]@los(Spi_RuntimeCoreVar)
.L1299:
	addsc.a	a15,a15,d2,#2
	ld.a	a15,[a15]
.L1300:
	ld.a	a15,[a15]20
.L1301:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9215                   ChannelBufPointers[ChannelId].DestPtr;
	addsc.a	a15,a15,d15,#0
.L1302:
	ld.a	a14,[a15]4
.L906:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9216    /* [cover parentID={D0044A8B-303B-4117-9FA0-8908CC4CDE57}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9217      Check if destination is NULL, assign dummy variable to read data
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9218    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9219    /* Check if destination / source buffer is NULL */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9220    if(Dest16BitPtr == NULL_PTR)
	jnz.a	a14,.L101
.L907:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9221    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9222      /* MISRA2012_RULE_11_3_JUSTIFICATION: Address of SyncDummyRead
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9223         variable that is of uint16 as per the data transfer width,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9224         is assigned to the Dest16BitPtr and buffer is memory aligned.
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9225         No side effects foreseen by violating this MISRA rule. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9226      /* MISRA2012_RULE_1_3_JUSTIFICATION: Address of variable SyncDummyRead
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9227        is used only to read values.
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9228        The address is not stored for later usage in the function.
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9229        Hence it is safe to assign the address of the local variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9230      Dest16BitPtr = &SyncDummyRead;
	mov.aa	a14,a10
.L908:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9231      DestBufferNull = 1U;
	mov	d12,#1
.L101:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9232    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9233  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9234    /* [cover parentID={D0044A8B-303B-4117-9FA0-8908CC4CDE57}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9235      Check if source is NULL, assign default data to be transmitted
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9236     [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9237    if(Src16BitPtr == NULL_PTR)
	jnz.a	a13,.L102
.L1303:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9238    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9239      /* MISRA2012_RULE_11_3_JUSTIFICATION: The casting is needed to perform
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9240         16 bit access as per data size and buffer is memory aligned. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9241      /* MISRA2012_RULE_1_3_JUSTIFICATION: Address of variable Defaultdata
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9242        is used only to read values.
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9243        The address is not stored for later usage in the function.
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9244        Hence it is safe to assign the address of the local variable.  */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9245      Src16BitPtr = (const uint16*)&ChannelConfigPtr->Defaultdata;
	mov.aa	a13,a2
.L1304:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9246      SrcBufferNull = 1U;
	mov	d11,#1
.L102:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9247    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9248  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9249  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9250    /* Get the total elements to be transmitted */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9251    TransferCount = Spi_RuntimeCoreVar[CoreId]->
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9252                    ChannelBufPointers[ChannelId].TransferLength;
	mul	d15,d8,#12
.L1305:
	movh.a	a15,#@his(Spi_RuntimeCoreVar)
	lea	a15,[a15]@los(Spi_RuntimeCoreVar)
.L1306:
	addsc.a	a15,a15,d2,#2
	ld.a	a15,[a15]
.L1307:
	ld.a	a15,[a15]20
.L1308:
	addsc.a	a15,a15,d15,#0
.L1309:
	ld.hu	d13,[a15]8
.L909:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9253  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9254    /* Get the kernel pointer */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9255    /* MISRA2012_RULE_11_5_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9256    effects foreseen by violating this MISRA rule, as the pointer
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9257    to the object type that it is getting cast into, is a known type. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9258    /* MISRA2012_RULE_11_3_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9259     * effects foreseen by violating this MISRA rule. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9260    ModulePtr = &(SPI_HW_MODULE[HwId]);
	lea	a15,0xf0001c00
.L1310:
	sha	d15,d0,#8
.L1311:
	addsc.a	a15,a15,d15,#0
.L911:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9261    /* [cover parentID={D3EE13E3-D765-4e58-BB43-8EB7A80A1A2A}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9262      Assert CS - GPIO configured as CS
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9263    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9264    /* Check if CS is operated as port-pin and is the first channel,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9265        Asset CS pin */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9266    if((JobConfigPtr->CSPortPin != SPI_CS_VIA_HW_OR_NONE) && (IsFirstChnl == 1U))
	ld.hu	d0,[a12]16
.L904:
	mov.u	d15,#65535
.L1312:
	jeq	d15,d0,.L103
.L1313:
	jeq	d9,#0,.L104
.L1314:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9267    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9268      if(JobConfigPtr->CsPolarity == (uint8)STD_LOW)
	ld.bu	d15,[a12]19
.L1315:
	eq	d6,d15,#0
.L912:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9269      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9270        CsPolarity = (uint8)STD_HIGH ;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9271      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9272      else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9273      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9274        CsPolarity = (uint8)STD_LOW;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9275      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9276  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9277      port = (uint8)(((JobConfigPtr->CSPortPin) >> (uint16)SPI_PORT_NUM_OFFSET));
	extr.u	d4,d0,#4,#8
.L913:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9278      Spi_lSetCsViaGpio(port, (uint8)((JobConfigPtr->CSPortPin) &       \ 
	mov	d15,d0
.L1316:
	and	d5,d15,#15
.L1317:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9279                                      SPI_BIT_MASK_3_TO_0), (CsPolarity));
	call	Spi_lSetCsViaGpio
.L104:
.L103:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9280    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9281  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9282    /* loop through number of elements to be transmitted */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9283    do
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9284    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9285  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9286      /* Update BACON.LAST if it is last channel and last
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9287          * element to be transmitted */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9288      /* [cover parentID={9A3EF6D5-2DA9-4029-9DBE-7530FB19B14A}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9289        last element
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9290      [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9291      if(TransferCount == 1U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9292      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9293        if(IsLastChnl == 1U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9294        {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9295          lBacon = Spi_lHwSetChannelConfig(ChannelId, JobConfigPtr, 1U);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9296          ModulePtr->BACONENTRY.U = lBacon.U;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9297        }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9298      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9299  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9300      ModulePtr->FLAGSCLEAR.U = (((uint32)1U << IFX_QSPI_FLAGSCLEAR_RXC_OFF) |  \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9301                                 ((uint32)1U << IFX_QSPI_FLAGSCLEAR_TXC_OFF));
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9302  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9303  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9304      ModulePtr->DATAENTRY[SPI_FIFO_ENTRY].U = (uint32) * Src16BitPtr;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9305      /* [cover parentID={ABBB5C4C-0192-4299-B58F-937664C4245E}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9306        If Source is NULL, do not increment
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9307        Source pointer - Always copy from default data
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9308      [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9309      /* If Source is NULL, Do not increment source buffer
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9310      * transmit Default data*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9311      if(SrcBufferNull == 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9312      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9313        Src16BitPtr++;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9314      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9315  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9316      /* [cover parentID={8CCA61B0-83A8-4fa6-BE11-59105E686FD8}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9317       HW error occured
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9318      [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9319      /* Check if any HW error occured during transmission,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9320          if error occured stop transmisison */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9321      RetVal = Spi_lSynTransErrCheck(ModulePtr);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9322      if(RetVal  == (uint8)E_OK)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9323      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9324        *Dest16BitPtr = (uint16)ModulePtr->RXEXIT.U;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9325        /* [cover parentID={CC605B6D-CFDD-4b47-A2F4-0B70A976883D}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9326          If destination is NULL, do not increment
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9327          destination pointer - Always copy to dummy
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9328        [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9329        /* If Destination is NULL, Do not increment Destination buffer
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9330         * Ignore received data*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9331        if(DestBufferNull == 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9332        {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9333          Dest16BitPtr++;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9334        }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9335  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9336        TransferCount--;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9337      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9338      else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9339      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9340        /* Break loop */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9341        break;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9342      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9343  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9344      /* Loop through till last element */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9345    } while(TransferCount > 0U);
.L105:
	jne	d13,#1,.L106
.L1318:
	jeq	d10,#0,.L107
.L1319:
	mov	d5,#1
	mov	d4,d8
.L914:
	mov.aa	a4,a12
.L916:
	call	Spi_lHwSetChannelConfig
.L915:
	st.w	[a15]96,d2
.L107:
.L106:
	mov	d15,#1536
.L1320:
	st.w	[a15]84,d15
.L1321:
	ld.hu	d15,[a13]0
.L1322:
	st.w	[a15]100,d15
.L1323:
	jne	d11,#0,.L108
.L1324:
	add.a	a13,#2
.L108:
	mov.aa	a4,a15
.L917:
	call	Spi_lSynTransErrCheck
.L918:
	jne	d2,#0,.L109
.L1325:
	ld.w	d15,[a15]144
.L1326:
	st.h	[a14],d15
.L1327:
	jne	d12,#0,.L110
.L1328:
	add.a	a14,#2
.L110:
	add	d13,#-1
.L910:
	extr.u	d13,d13,#0,#16
.L919:
	jne	d13,#0,.L105
.L109:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9346  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9347    /* Return status */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9348    return RetVal;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9349  } /* End of function Spi_lSyncTransmitData */
	ret
.L504:
	
__Spi_lSyncTransmitData16Bit_function_end:
	.size	Spi_lSyncTransmitData16Bit,__Spi_lSyncTransmitData16Bit_function_end-Spi_lSyncTransmitData16Bit
.L302:
	; End of function
	
	.sdecl	'.text.Spi_lSyncTransmitData32Bit.Code.Cpu0',code,cluster('Spi_lSyncTransmitData32Bit')
	.sect	'.text.Spi_lSyncTransmitData32Bit.Code.Cpu0'
	.align	2
	

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9350  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9351  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9352  ** Traceability     : [cover parentID={3F1ADFE2-F8E8-46e1-8120-3D66E20C99CD}] **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9353  ** Syntax          : static Std_ReturnType Spi_lSyncTransmitData32bit         **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9354  **                   (                                                        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9355  **                     const Spi_ChannelType ChannelId,                       **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9356  **                     const Spi_JobConfigType* const JobConfigPtr,           **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9357  **                     const uint8 IsFirstChnl,                               **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9358  **                     const uint8 IsLastChnl                                 **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9359  **                   )                                                        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9360  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9361  ** Service ID      : None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9362  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9363  ** Sync/Async      : Synchronous                                              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9364  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9365  ** Reentrancy      : Reentrant for different QSPI HW                          **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9366  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9367  ** Parameters (in) : ChannelId : Channel id for which data has to             **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9368  **                                be transmitted                              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9369  **                   JobConfigPtr : Job Configuration pointer                 **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9370  **                   IsFirstChnl : Value of 1 indicates first channel else    **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9371  **                                   the value is 0.                          **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9372  **                   IsLastChnl : Value of 1 indicates last channel else      **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9373  **                                   the value is 0.                          **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9374  ** Parameters (out): None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9375  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9376  ** Return value    : E_OK : Upon successful transmision.                      **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9377  **                   E_NOT_OK: if any error occurs during transmission        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9378  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9379  ** Description     : This function initiates the transmission at the          **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9380  **                   channel level with 32-bit data width                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9381  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9382  static Std_ReturnType Spi_lSyncTransmitData32Bit
; Function Spi_lSyncTransmitData32Bit
.L184:
Spi_lSyncTransmitData32Bit:	.type	func
	sub.a	a10,#8
.L920:
	mov	d8,d4
.L922:
	mov.aa	a12,a4
.L923:
	mov	d9,d5
.L924:
	mov	d10,d6
.L925:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9383  (
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9384    const Spi_ChannelType ChannelId,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9385    const Spi_JobConfigType* const JobConfigPtr,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9386    const uint8 IsFirstChnl,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9387    const uint8 IsLastChnl
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9388  )
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9389  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9390    Ifx_QSPI* ModulePtr;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9391    const uint32* Src32BitPtr = NULL_PTR;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9392    uint32* Dest32BitPtr = NULL_PTR;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9393    uint8 CsPolarity = 0;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9394  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9395    Spi_NumberOfDataType TransferCount;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9396    Std_ReturnType RetVal = E_OK;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9397    uint8 HwId;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9398    uint8 SrcBufferNull = 0U;
	mov	d11,#0
.L926:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9399    uint8 DestBufferNull = 0U;
	mov	d12,d11
.L927:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9400    uint8 port;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9401    uint32 SyncDummyRead;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9402    /* MISRA2012_RULE_19_2_JUSTIFICATION: register type Definition */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9403    Ifx_QSPI_BACON lBacon;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9404  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9405    /* Get core, channel configuration */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9406    uint32 CoreId = Mcal_GetCpuIndex();
	call	Mcal_GetCpuIndex
.L921:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9407    const Spi_CoreConfigType *CoreConfigPtr =
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9408      Spi_kGlobalConfigPtr->CoreConfigPtr[CoreId];
	movh.a	a15,#@his(Spi_kGlobalConfigPtr)
	ld.a	a15,[a15]@los(Spi_kGlobalConfigPtr)
.L1251:
	addsc.a	a15,a15,d2,#2
	ld.a	a15,[a15]
.L928:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9409    const Spi_ChannelConfigType* ChannelConfigPtr =
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9410      &CoreConfigPtr->ChannelConfigPtr[ChannelId];
	mul	d15,d8,#12
.L1252:
	ld.a	a15,[a15]8
.L929:
	addsc.a	a2,a15,d15,#0
.L930:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9411    HwId = JobConfigPtr->HwUnit & SPI_HWUNIT_MASK;
	ld.bu	d0,[a12]20
.L1253:
	and	d0,d0,#15
.L931:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9412  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9413    /* MISRA2012_RULE_11_3_JUSTIFICATION: The casting is needed to perform
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9414       32 bit access as per data size and buffer is memory aligned. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9415    Src32BitPtr = (const uint32*)Spi_RuntimeCoreVar[CoreId]->                  \ 
	movh.a	a15,#@his(Spi_RuntimeCoreVar)
	lea	a15,[a15]@los(Spi_RuntimeCoreVar)
.L1254:
	addsc.a	a15,a15,d2,#2
	ld.a	a15,[a15]
.L1255:
	ld.a	a15,[a15]20
.L1256:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9416                  ChannelBufPointers[ChannelId].SrcPtr;
	addsc.a	a15,a15,d15,#0
.L1257:
	ld.a	a13,[a15]
.L933:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9417  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9418    /* MISRA2012_RULE_11_3_JUSTIFICATION: The casting is needed to perform
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9419       32 bit access as per data size and buffer is memory aligned. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9420    /* MISRA2012_RULE_11_8_JUSTIFICATION: The Dest8BitPtr is updated only when
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9421       the destination buffer is NULL and a dummy variable is assigned to
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9422       read data. Thus the const qualifier
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9423       is not valid in this particular scenario. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9424    Dest32BitPtr = (uint32*)Spi_RuntimeCoreVar[CoreId]->                       \ 
	movh.a	a15,#@his(Spi_RuntimeCoreVar)
	lea	a15,[a15]@los(Spi_RuntimeCoreVar)
.L1258:
	addsc.a	a15,a15,d2,#2
	ld.a	a15,[a15]
.L1259:
	ld.a	a15,[a15]20
.L1260:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9425                   ChannelBufPointers[ChannelId].DestPtr;
	addsc.a	a15,a15,d15,#0
.L1261:
	ld.a	a14,[a15]4
.L934:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9426  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9427    /* [cover parentID={BC30C7C6-A0A2-4923-8396-14C5DA812C7D}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9428      Check if destination is NULL, assign dummy variable to read data
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9429    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9430    /* Check if destination / source buffer is NULL */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9431    if(Dest32BitPtr == NULL_PTR)
	jnz.a	a14,.L112
.L935:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9432    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9433      /* MISRA2012_RULE_1_3_JUSTIFICATION: Address of variable SyncDummyRead
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9434        is used only to read values.
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9435        The address is not stored for later usage in the function.
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9436        Hence it is safe to assign the address of the local variable. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9437      Dest32BitPtr = &SyncDummyRead;
	mov.aa	a14,a10
.L936:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9438      DestBufferNull = 1U;
	mov	d12,#1
.L112:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9439    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9440  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9441    /* [cover parentID={BC30C7C6-A0A2-4923-8396-14C5DA812C7D}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9442      Check if source is NULL, assign default data to be transmitted
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9443    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9444    if(Src32BitPtr == NULL_PTR)
	jnz.a	a13,.L113
.L1262:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9445    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9446      Src32BitPtr = (const uint32*)&ChannelConfigPtr->Defaultdata;
	mov.aa	a13,a2
.L1263:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9447      SrcBufferNull = 1U;
	mov	d11,#1
.L113:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9448    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9449  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9450    /* Get the total elements to be transmitted */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9451    TransferCount = Spi_RuntimeCoreVar[CoreId]->
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9452                    ChannelBufPointers[ChannelId].TransferLength;
	mul	d15,d8,#12
.L1264:
	movh.a	a15,#@his(Spi_RuntimeCoreVar)
	lea	a15,[a15]@los(Spi_RuntimeCoreVar)
.L1265:
	addsc.a	a15,a15,d2,#2
	ld.a	a15,[a15]
.L1266:
	ld.a	a15,[a15]20
.L1267:
	addsc.a	a15,a15,d15,#0
.L1268:
	ld.hu	d13,[a15]8
.L937:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9453  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9454    /* Get the kernel pointer */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9455    /* MISRA2012_RULE_11_5_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9456    effects foreseen by violating this MISRA rule, as the pointer
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9457    to the object type that it is getting cast into, is a known type. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9458    /* MISRA2012_RULE_11_3_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9459     * effects foreseen by violating this MISRA rule. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9460    ModulePtr = &(SPI_HW_MODULE[HwId]);
	lea	a15,0xf0001c00
.L1269:
	sha	d15,d0,#8
.L1270:
	addsc.a	a15,a15,d15,#0
.L939:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9461    /* [cover parentID={602A71FF-3909-4b55-B1F0-DEB6DFC03A96}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9462     Assert CS - GPIO configured as CS
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9463    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9464    /* Check if CS is operated as port-pin and is the first channel,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9465        Asset CS pin */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9466    if((JobConfigPtr->CSPortPin != SPI_CS_VIA_HW_OR_NONE) && (IsFirstChnl == 1U))
	ld.hu	d0,[a12]16
.L932:
	mov.u	d15,#65535
.L1271:
	jeq	d15,d0,.L114
.L1272:
	jeq	d9,#0,.L115
.L1273:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9467    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9468      if(JobConfigPtr->CsPolarity == (uint8)STD_LOW)
	ld.bu	d15,[a12]19
.L1274:
	eq	d6,d15,#0
.L940:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9469      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9470        CsPolarity = (uint8)STD_HIGH ;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9471      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9472      else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9473      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9474        CsPolarity = (uint8)STD_LOW;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9475      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9476      port = (uint8)(((JobConfigPtr->CSPortPin) >> (uint16)SPI_PORT_NUM_OFFSET));
	extr.u	d4,d0,#4,#8
.L941:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9477      Spi_lSetCsViaGpio(port, (uint8)((JobConfigPtr->CSPortPin) &       \ 
	mov	d15,d0
.L1275:
	and	d5,d15,#15
.L1276:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9478                                      SPI_BIT_MASK_3_TO_0), (CsPolarity));
	call	Spi_lSetCsViaGpio
.L115:
.L114:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9479    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9480  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9481    /* loop through number of elements to be transmitted */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9482    do
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9483    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9484      /* Update BACON.LAST if it is last channel and last
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9485          * element to be transmitted */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9486      /* [cover parentID={448E467A-6ED3-49e6-8E12-0D4E71B2E653}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9487        last element
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9488      [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9489      if(TransferCount == 1U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9490      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9491        if(IsLastChnl == 1U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9492        {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9493          lBacon = Spi_lHwSetChannelConfig(ChannelId, JobConfigPtr, 1U);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9494          ModulePtr->BACONENTRY.U = lBacon.U;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9495        }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9496      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9497  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9498      ModulePtr->FLAGSCLEAR.U = (((uint32)1U << IFX_QSPI_FLAGSCLEAR_RXC_OFF) |  \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9499                                 ((uint32)1U << IFX_QSPI_FLAGSCLEAR_TXC_OFF));
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9500  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9501      ModulePtr->DATAENTRY[SPI_FIFO_ENTRY].U = (uint32) * Src32BitPtr;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9502      /* [cover parentID={703D5ABB-D6B5-43b1-BFEE-C88671AD1CFF}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9503        If Source is NULL, do not increment
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9504        Source pointer - Always copy from default data
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9505      [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9506      /* If Source is NULL, Do not increment source buffer
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9507      * transmit Default data*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9508      if(SrcBufferNull == 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9509      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9510        Src32BitPtr++;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9511      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9512  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9513      /* [cover parentID={756E4439-0073-4b95-A06E-AA20D66C5FDF}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9514         HW error occured
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9515      [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9516      /* Check if any HW error occured during transmission,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9517          if error occured stop transmisison */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9518      RetVal = Spi_lSynTransErrCheck(ModulePtr);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9519      if(RetVal  == (uint8)E_OK)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9520      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9521        *Dest32BitPtr = (uint32)ModulePtr->RXEXIT.U;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9522        /* [cover parentID={D563C396-2E19-4af5-A146-1A6ACA7AD937}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9523          If destination is NULL, do not increment
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9524          destination pointer - Always copy to dummy
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9525        [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9526        /* If Destination is NULL, Do not increment Destination buffer
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9527         * buffer - Ignore received data*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9528        if(DestBufferNull == 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9529        {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9530          Dest32BitPtr++;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9531        }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9532  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9533        TransferCount--;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9534      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9535      else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9536      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9537        /* Break loop */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9538        break;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9539      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9540  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9541      /* Loop through till last element */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9542    } while(TransferCount > 0U);
.L116:
	jne	d13,#1,.L117
.L1277:
	jeq	d10,#0,.L118
.L1278:
	mov	d5,#1
	mov	d4,d8
.L942:
	mov.aa	a4,a12
.L944:
	call	Spi_lHwSetChannelConfig
.L943:
	st.w	[a15]96,d2
.L118:
.L117:
	mov	d15,#1536
.L1279:
	st.w	[a15]84,d15
.L1280:
	ld.w	d15,[a13]
.L1281:
	st.w	[a15]100,d15
.L1282:
	jne	d11,#0,.L119
.L1283:
	add.a	a13,#4
.L119:
	mov.aa	a4,a15
.L945:
	call	Spi_lSynTransErrCheck
.L946:
	jne	d2,#0,.L120
.L1284:
	ld.w	d15,[a15]144
.L1285:
	st.w	[a14],d15
.L1286:
	jne	d12,#0,.L121
.L1287:
	add.a	a14,#4
.L121:
	add	d13,#-1
.L938:
	extr.u	d13,d13,#0,#16
.L947:
	jne	d13,#0,.L116
.L120:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9543  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9544    /* Return status */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9545    return RetVal;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9546  } /* End of function Spi_lSyncTransmitData */
	ret
.L476:
	
__Spi_lSyncTransmitData32Bit_function_end:
	.size	Spi_lSyncTransmitData32Bit,__Spi_lSyncTransmitData32Bit_function_end-Spi_lSyncTransmitData32Bit
.L297:
	; End of function
	
	.sdecl	'.text.Spi_lSynTransErrCheck.Code.Cpu0',code,cluster('Spi_lSynTransErrCheck')
	.sect	'.text.Spi_lSynTransErrCheck.Code.Cpu0'
	.align	2
	

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9547  #endif /* SPI_LEVEL_DELIVERED != 1U */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9548  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9549  #if(SPI_LEVEL_DELIVERED != 1U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9550  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9551  ** Traceability     : [cover parentID={7934371C-AD34-4f1a-9114-3DB56DF7CEE5}] **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9552  ** Syntax          : static Std_ReturnType Spi_lSynTransErrCheck              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9553  **                                    (const Ifx_QSPI* const ModulePtr)       **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9554  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9555  ** Service ID      : NA                                                       **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9556  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9557  ** Sync/Async      : Synchronous                                              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9558  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9559  ** Reentrancy      : Reentrant                                                **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9560  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9561  ** Parameters (in) : ModulePtr - QSPI module pointer                          **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9562  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9563  ** Parameters (out): None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9564  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9565  ** Return value    : E_OK - Tx Data is Shifted-out and Rx is Shifted-in       **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9566  **                   E_NOT_OK - Timeout or Hw error occurred                  **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9567  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9568  ** Description     : Polls for the Tx data to be shifted-out and              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9569  **                   Rx data to be shifted-in till the LOOP timeout counter   **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9570  **                   expires. Also Checks for any transmission errors         **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9571  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9572  static Std_ReturnType Spi_lSynTransErrCheck(const Ifx_QSPI* const ModulePtr)
; Function Spi_lSynTransErrCheck
.L186:
Spi_lSynTransErrCheck:	.type	func

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9573  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9574    uint32 LoopCounter = Spi_kGlobalConfigPtr->SyncTimeout;
	movh.a	a15,#@his(Spi_kGlobalConfigPtr)
	ld.a	a15,[a15]@los(Spi_kGlobalConfigPtr)
.L1475:
	ld.w	d0,[a15]42
.L948:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9575    Std_ReturnType RetVal = E_OK;
	mov	d2,#0
.L949:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9576  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9577    /* [cover parentID={E567C930-4083-43ee-9C64-C6EDC9B552D3}]Check for
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9578    timeout[/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9579    /* Check for data received on RX FIFO and check if timeout occured */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9580    while(((ModulePtr->STATUS.U & SPI_TXF_RXFIFO_MASK) != SPI_TXF_RXFIFO_1_SET) \ 
	mov	d1,#512
	addih	d1,d1,#56
.L1476:
	mov	d3,#512
	addih	d3,d3,#8
.L1477:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9581          && (LoopCounter != 0U))
	j	.L123
.L124:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9582    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9583      /* [cover parentID={D4DCC5DE-071D-4d82-8ED4-AD9395EF4F95}]Check for
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9584         errors[/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9585      /* Check if any QSPI Hw error occur */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9586      if((ModulePtr->STATUS.U & SPI_HW_ERROR_MASK) != 0U)
	ld.w	d15,[a4]64
.L1478:
	and	d15,#127
.L1479:
	jeq	d15,#0,.L125
.L1480:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9587      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9588        /* Update status as E_NOT_Ok */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9589        RetVal = E_NOT_OK;
	mov	d2,#1
.L1481:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9590        break;
	j	.L126
.L125:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9591      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9592      LoopCounter--;
	add	d0,#-1
.L123:
	ld.w	d15,[a4]64
.L1482:
	and	d15,d1
.L1483:
	jeq	d15,d3,.L127
.L1484:
	jne	d0,#0,.L124
.L127:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9593    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9594  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9595    /* [cover parentID={CF9A82CB-0602-4b40-85EE-14A56EE62CF6}]Check for
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9596    timeout or error occuring in synctransmit[/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9597    /* Check if any QSPI Hw error OR timeout occured */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9598    if(((ModulePtr->STATUS.U & SPI_HW_ERROR_MASK) != 0U) || (LoopCounter == 0U))
.L126:
	ld.w	d15,[a4]64
.L1485:
	and	d15,#127
.L1486:
	jne	d15,#0,.L128
.L1487:
	jne	d0,#0,.L129
.L128:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9599    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9600      /* update status E_NOT_OK */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9601      RetVal = E_NOT_OK;
	mov	d2,#1
.L129:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9602    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9603  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9604    /* Return status */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9605    return RetVal;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9606  } /* End of function Spi_lSynTransErrCheck */
	ret
.L592:
	
__Spi_lSynTransErrCheck_function_end:
	.size	Spi_lSynTransErrCheck,__Spi_lSynTransErrCheck_function_end-Spi_lSynTransErrCheck
.L322:
	; End of function
	
	.sdecl	'.text.Spi_lSetCsViaGpio.Code.Cpu0',code,cluster('Spi_lSetCsViaGpio')
	.sect	'.text.Spi_lSetCsViaGpio.Code.Cpu0'
	.align	2
	

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9607  #endif /* SPI_LEVEL_DELIVERED != 1U */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9608  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9609  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9610  ** Traceability     : [cover parentID={6DFE8631-7E75-42c3-82C5-CFCE204982EA}] **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9611  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9612  ** Syntax          : static void Spi_lSetCsViaGpio                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9613  **                   (const uint8 Port, const uint8 Pin, const uint8 Level)   **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9614  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9615  ** Service ID      : NA                                                       **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9616  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9617  ** Sync/Async      : Synchronous                                              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9618  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9619  ** Reentrancy      : Reentrant                                                **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9620  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9621  ** Parameters (in) : Port - Port Number                                       **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9622  **                   Pin - PortPin Number                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9623  **                   Level - Port level to be set                             **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9624  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9625  ** Parameters (out): None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9626  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9627  ** Return value    : None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9628  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9629  ** Description     : Sets the port pin to the desired level                   **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9630  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9631  static void Spi_lSetCsViaGpio(const uint8 Port,
; Function Spi_lSetCsViaGpio
.L188:
Spi_lSetCsViaGpio:	.type	func

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9632                                const uint8 Pin, const uint8 Level)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9633  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9634    uint32 PortOmrVal;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9635  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9636    /* wrt OMR, 'n' is the portpin and 'm' is the port.
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9637       if Pm(n) = 0 and Pm(n+16)  = 1, then Pm(n) = Clears
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9638       if Pm(n) = 0 and Pm(n+16)  = 1, then Pm(n) = Sets  */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9639    PortOmrVal = (uint32)(SPI_16BIT_DATAWIDTH) * Level;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9640    PortOmrVal += Pin;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9641    PortOmrVal = (uint32)1U << PortOmrVal;
	mov	d0,#1
.L1540:
	sh	d6,#4
.L950:
	add	d5,d6
.L951:
	sh	d0,d0,d5
.L952:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9642  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9643    /* Update port pin state as per the Level parameter */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9644    /* MISRA2012_RULE_11_3_JUSTIFICATION: PORT base address access.
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9645       No side effects foreseen by violating this MISRA rule. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9646    /* MISRA2012_RULE_11_5_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9647    effects foreseen by violating this MISRA rule, as the pointer
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9648    to the object type that it is getting cast into, is a known type. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9649    SPI_PORT_BASE_ADDR[Port].OMR.U = PortOmrVal;
	movh.a	a15,#61444
	lea	a15,[a15]@los(0xf003a000)
.L1541:
	sha	d15,d4,#8
.L1542:
	addsc.a	a15,a15,d15,#0
.L1543:
	st.w	[a15]4,d0
.L1544:

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9650  } /* End of function Spi_lSetCsViaGpio */
	ret
.L626:
	
__Spi_lSetCsViaGpio_function_end:
	.size	Spi_lSetCsViaGpio,__Spi_lSetCsViaGpio_function_end-Spi_lSetCsViaGpio
.L337:
	; End of function
	
	.sdecl	'.bss.Spi_RuntimeCoreVar.ClearedData.LmuNC.32bit',data,cluster('Spi_RuntimeCoreVar')
	.sect	'.bss.Spi_RuntimeCoreVar.ClearedData.LmuNC.32bit'
	.align	4
Spi_RuntimeCoreVar:	.type	object
	.size	Spi_RuntimeCoreVar,24
	.space	24
	.sdecl	'.bss.Spi_RuntimeKernelVar.ClearedData.LmuNC.32bit',data,cluster('Spi_RuntimeKernelVar')
	.sect	'.bss.Spi_RuntimeKernelVar.ClearedData.LmuNC.32bit'
	.align	4
Spi_RuntimeKernelVar:	.type	object
	.size	Spi_RuntimeKernelVar,24
	.space	24
	.sdecl	'.bss.Spi_kGlobalConfigPtr.ClearedData.LmuNC.32bit',data,cluster('Spi_kGlobalConfigPtr')
	.sect	'.bss.Spi_kGlobalConfigPtr.ClearedData.LmuNC.32bit'
	.align	4
Spi_kGlobalConfigPtr:	.type	object
	.size	Spi_kGlobalConfigPtr,4
	.space	4
	.sdecl	'.bss.Spi_RuntimeCore1Var.ClearedData.Cpu1.32bit',data,cluster('Spi_RuntimeCore1Var')
	.sect	'.bss.Spi_RuntimeCore1Var.ClearedData.Cpu1.32bit'
	.align	4
Spi_RuntimeCore1Var:	.type	object
	.size	Spi_RuntimeCore1Var,24
	.space	24
	.sdecl	'.bss.Spi_BufferCore1.ClearedData.Cpu1.32bit',data,cluster('Spi_BufferCore1')
	.sect	'.bss.Spi_BufferCore1.ClearedData.Cpu1.32bit'
	.align	4
Spi_BufferCore1:	.type	object
	.size	Spi_BufferCore1,24
	.space	24
	.sdecl	'.bss.Spi_SequenceStatusCore1.ClearedData.Cpu1.32bit',data,cluster('Spi_SequenceStatusCore1')
	.sect	'.bss.Spi_SequenceStatusCore1.ClearedData.Cpu1.32bit'
	.align	4
Spi_SequenceStatusCore1:	.type	object
	.size	Spi_SequenceStatusCore1,2
	.space	2
	.sdecl	'.bss.Spi_JobStatusCore1.ClearedData.Cpu1.32bit',data,cluster('Spi_JobStatusCore1')
	.sect	'.bss.Spi_JobStatusCore1.ClearedData.Cpu1.32bit'
	.align	4
Spi_JobStatusCore1:	.type	object
	.size	Spi_JobStatusCore1,2
	.space	2
	.sdecl	'.bss.Spi_RuntimeKernelQSPI4.ClearedData.Cpu1.32bit',data,cluster('Spi_RuntimeKernelQSPI4')
	.sect	'.bss.Spi_RuntimeKernelQSPI4.ClearedData.Cpu1.32bit'
	.align	4
Spi_RuntimeKernelQSPI4:	.type	object
	.size	Spi_RuntimeKernelQSPI4,1
	.space	1
	.sdecl	'.bss.Spi_RuntimeKernelQSPI5.ClearedData.Cpu1.32bit',data,cluster('Spi_RuntimeKernelQSPI5')
	.sect	'.bss.Spi_RuntimeKernelQSPI5.ClearedData.Cpu1.32bit'
	.align	4
Spi_RuntimeKernelQSPI5:	.type	object
	.size	Spi_RuntimeKernelQSPI5,1
	.space	1
	.calls	'Spi_lReportRuntimeDetError','Mcal_Wrapper_Det_ReportRuntimeError'
	.calls	'Spi_Init','Mcal_GetCpuIndex'
	.calls	'Spi_Init','Spi_lCoreInit'
	.calls	'Spi_Init','Spi_lIsQSPIHwConfigured'
	.calls	'Spi_Init','Mcal_WritePeripEndInitProtReg'
	.calls	'Spi_Init','Spi_lQSPIHwResetInit'
	.calls	'Spi_Init','Spi_lQSPIHwInit'
	.calls	'Spi_Init','Spi_lAsyncInitPtrRuntimeVar'
	.calls	'Spi_Init','Spi_lGetTotalIBChannelsInCore'
	.calls	'Spi_Init','Spi_lInitIBBuffer'
	.calls	'Spi_DeInit','Mcal_GetCpuIndex'
	.calls	'Spi_DeInit','Spi_lIsStatusBusy'
	.calls	'Spi_DeInit','Spi_lIsQSPIHwConfigured'
	.calls	'Spi_DeInit','Spi_lQSPIHwResetInit'
	.calls	'Spi_DeInit','Mcal_WritePeripEndInitProtReg'
	.calls	'Spi_SyncTransmit','Mcal_GetCpuIndex'
	.calls	'Spi_SyncTransmit','SchM_Enter_Spi_SyncLock'
	.calls	'Spi_SyncTransmit','SchM_Exit_Spi_SyncLock'
	.calls	'Spi_SyncTransmit','Spi_lSyncTransmit'
	.calls	'Spi_SyncTransmit','Spi_lReportRuntimeDetError'
	.calls	'Spi_SetupEB','Mcal_GetCpuIndex'
	.calls	'Spi_GetJobResult','Mcal_GetCpuIndex'
	.calls	'Spi_GetSequenceResult','Mcal_GetCpuIndex'
	.calls	'Spi_GetStatus','Spi_lCheckInitStatus'
	.calls	'Spi_GetStatus','Spi_lIsStatusBusy'
	.calls	'Spi_lCheckInitStatus','Mcal_GetCpuIndex'
	.calls	'Spi_lCheckInitStatus','Spi_lIsQSPIHwConfigured'
	.calls	'Spi_lCoreInit','Spi_lClearMem'
	.calls	'Spi_lIsQSPIHwConfiguredSync','Mcal_GetCpuIndex'
	.calls	'Spi_lIsQSPIHwConfigured','Spi_lIsQSPIHwConfiguredSync'
	.calls	'Spi_lQSPIHwInit','Mcal_GetCpuIndex'
	.calls	'Spi_lInitIBBuffer','Mcal_GetCpuIndex'
	.calls	'Spi_lIsStatusBusy','Spi_lIsQSPIHwConfigured'
	.calls	'Spi_lSyncTransmit','Mcal_GetCpuIndex'
	.calls	'Spi_lSyncTransmit','Spi_lSyncStartJob'
	.calls	'Spi_lSyncStartJob','Mcal_GetCpuIndex'
	.calls	'Spi_lSyncStartJob','Spi_lHwSetJobConfig'
	.calls	'Spi_lSyncStartJob','Spi_lHwSetChannelConfig'
	.calls	'Spi_lSyncStartJob','Spi_lGetChannelDataWidth'
	.calls	'Spi_lSyncStartJob','Spi_lSyncTransmitData8Bit'
	.calls	'Spi_lSyncStartJob','Spi_lSyncTransmitData16Bit'
	.calls	'Spi_lSyncStartJob','Spi_lSyncTransmitData32Bit'
	.calls	'Spi_lSyncStartJob','Spi_lSetCsViaGpio'
	.calls	'Spi_lHwSetJobConfig','Mcal_GetCpuIndex'
	.calls	'Spi_lHwSetChannelConfig','Mcal_GetCpuIndex'
	.calls	'Spi_lSyncTransmitData8Bit','Mcal_GetCpuIndex'
	.calls	'Spi_lSyncTransmitData8Bit','Spi_lSetCsViaGpio'
	.calls	'Spi_lSyncTransmitData8Bit','Spi_lHwSetChannelConfig'
	.calls	'Spi_lSyncTransmitData8Bit','Spi_lSynTransErrCheck'
	.calls	'Spi_lSyncTransmitData16Bit','Mcal_GetCpuIndex'
	.calls	'Spi_lSyncTransmitData16Bit','Spi_lSetCsViaGpio'
	.calls	'Spi_lSyncTransmitData16Bit','Spi_lHwSetChannelConfig'
	.calls	'Spi_lSyncTransmitData16Bit','Spi_lSynTransErrCheck'
	.calls	'Spi_lSyncTransmitData32Bit','Mcal_GetCpuIndex'
	.calls	'Spi_lSyncTransmitData32Bit','Spi_lSetCsViaGpio'
	.calls	'Spi_lSyncTransmitData32Bit','Spi_lHwSetChannelConfig'
	.calls	'Spi_lSyncTransmitData32Bit','Spi_lSynTransErrCheck'
	.calls	'Spi_lReportRuntimeDetError','',0
	.calls	'Spi_Init','',0
	.calls	'Spi_DeInit','',0
	.calls	'Spi_SyncTransmit','',0
	.calls	'Spi_lGetChannelDataWidth','',0
	.calls	'Spi_SetupEB','',0
	.calls	'Spi_GetJobResult','',0
	.calls	'Spi_GetSequenceResult','',0
	.calls	'Spi_GetStatus','',0
	.calls	'Spi_lCheckInitStatus','',0
	.calls	'Spi_lCoreInit','',0
	.calls	'Spi_lGetTotalIBChannelsInCore','',0
	.calls	'Spi_lAsyncInitPtrRuntimeVar','',0
	.calls	'Spi_lIsQSPIHwConfiguredSync','',0
	.calls	'Spi_lIsQSPIHwConfigured','',0
	.calls	'Spi_lClearMem','',0
	.calls	'Spi_lQSPIHwResetInit','',0
	.calls	'Spi_lQSPIHwInit','',0
	.calls	'Spi_lInitIBBuffer','',0
	.calls	'Spi_lIsStatusBusy','',0
	.calls	'Spi_lSyncTransmit','',0
	.calls	'Spi_lSyncStartJob','',24
	.calls	'Spi_lHwSetJobConfig','',0
	.calls	'Spi_lHwSetChannelConfig','',0
	.calls	'Spi_lSyncTransmitData8Bit','',8
	.calls	'Spi_lSyncTransmitData16Bit','',8
	.calls	'Spi_lSyncTransmitData32Bit','',8
	.calls	'Spi_lSynTransErrCheck','',0
	.extern	Mcal_WritePeripEndInitProtReg
	.extern	Mcal_GetCpuIndex
	.extern	Mcal_Wrapper_Det_ReportRuntimeError
	.extern	SchM_Enter_Spi_SyncLock
	.extern	SchM_Exit_Spi_SyncLock
	.calls	'Spi_lSetCsViaGpio','',0
	.sdecl	'.debug_info',debug
	.sect	'.debug_info'
.L190:
	.word	157200
	.half	3
	.word	.L191
	.byte	4
.L189:
	.byte	1
	.byte	'..\\Mcal\\Tricore\\Spi\\ssc\\src\\Spi.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L192
.L363:
	.byte	2
	.byte	'unsigned char',0,1,8,2
	.byte	'unsigned int',0,4,7,3
	.byte	'OsIntc_InISR2',0,3,1,227,1,31,1,1,4
	.byte	'CoreID',0,1,229,1,16
	.word	157
	.byte	4
	.byte	'ISRID',0,1,230,1,13
	.word	157
	.byte	4
	.byte	'val',0,1,231,1,15
	.word	174
	.byte	4
	.byte	'fcx',0,1,232,1,15
	.word	174
	.byte	5,0,6
	.byte	'void',0,7
	.word	271
	.byte	8
	.word	277
	.byte	9
	.word	282
.L359:
	.byte	2
	.byte	'unsigned long int',0,4,7,9
	.word	292
	.byte	10
	.byte	'Mcal_WritePeripEndInitProtReg',0,2,165,4,13,1,1,1,1,4
	.byte	'RegAddress',0,2,166,4,24
	.word	287
	.byte	4
	.byte	'DataValue',0,2,166,4,49
	.word	313
	.byte	0,11
	.byte	'Mcal_GetCpuIndex',0,2,183,6,15
	.word	292
	.byte	1,1,1,1
.L439:
	.byte	2
	.byte	'unsigned short int',0,2,7,9
	.word	427
	.byte	8
	.word	449
	.byte	12,3,164,2,9,12,13
	.byte	'SequenceId',0
	.word	157
	.byte	1,2,35,0,13
	.byte	'JobLinkPtrPhysical',0
	.word	454
	.byte	4,2,35,4,13
	.byte	'NoOfJobInSeq',0
	.word	427
	.byte	2,2,35,8,13
	.byte	'HwModuleUsed',0
	.word	157
	.byte	1,2,35,10,0,9
	.word	459
.L559:
	.byte	8
	.word	558
	.byte	9
	.word	157
	.byte	8
	.word	568
	.byte	12,3,205,2,9,24,13
	.byte	'JobId',0
	.word	427
	.byte	2,2,35,0,13
	.byte	'BaudRateAndClockParam',0
	.word	292
	.byte	4,2,35,2,13
	.byte	'IdleLeadTrailDelay',0
	.word	292
	.byte	4,2,35,6,13
	.byte	'ChnlLinkPtrPhysical',0
	.word	573
	.byte	4,2,35,12,13
	.byte	'CSPortPin',0
	.word	427
	.byte	2,2,35,16,13
	.byte	'JobPriority',0
	.word	157
	.byte	1,2,35,18,13
	.byte	'CsPolarity',0
	.word	157
	.byte	1,2,35,19,13
	.byte	'HwUnit',0
	.word	157
	.byte	1,2,35,20,13
	.byte	'ParitySupport',0
	.word	157
	.byte	1,2,35,21,13
	.byte	'FramebasedCs',0
	.word	157
	.byte	1,2,35,22,0,9
	.word	578
.L569:
	.byte	8
	.word	809
	.byte	12,3,172,3,9,12,13
	.byte	'Defaultdata',0
	.word	292
	.byte	4,2,35,0,13
	.byte	'NoOfDataElements',0
	.word	427
	.byte	2,2,35,4,13
	.byte	'ChannelType',0
	.word	157
	.byte	1,2,35,6,13
	.byte	'DataConfig',0
	.word	157
	.byte	1,2,35,7,13
	.byte	'ChannelId',0
	.word	157
	.byte	1,2,35,8,0,9
	.word	819
.L431:
	.byte	8
	.word	933
	.byte	12,3,216,3,9,4,13
	.byte	'ChannelOffset',0
	.word	427
	.byte	2,2,35,0,13
	.byte	'DataTransferLength',0
	.word	427
	.byte	2,2,35,2,0,9
	.word	943
	.byte	8
	.word	1001
	.byte	12,3,254,2,9,16,13
	.byte	'ActiveChipSelectLevel',0
	.word	292
	.byte	4,2,35,0,13
	.byte	'JobQueueLength',0
	.word	427
	.byte	2,2,35,4,13
	.byte	'ClockSetting',0
	.word	157
	.byte	1,2,35,6,13
	.byte	'MasterReceivePortPin',0
	.word	157
	.byte	1,2,35,7,13
	.byte	'MaxSequence',0
	.word	157
	.byte	1,2,35,8,13
	.byte	'ExternalDemuxEnabled',0
	.word	157
	.byte	1,2,35,9,13
	.byte	'StrobeDelay',0
	.word	292
	.byte	4,2,35,10,0,9
	.word	1011
	.byte	8
	.word	1197
	.byte	14,24
	.word	1202
	.byte	15,5,0,9
	.word	292
	.byte	12,3,223,3,9,52,13
	.byte	'SequenceConfigPtr',0
	.word	563
	.byte	4,2,35,0,13
	.byte	'JobConfigPtr',0
	.word	814
	.byte	4,2,35,4,13
	.byte	'ChannelConfigPtr',0
	.word	938
	.byte	4,2,35,8,13
	.byte	'ChannelOffsetInfo',0
	.word	1006
	.byte	4,2,35,12,13
	.byte	'QSPIHwConfigPtr',0
	.word	1207
	.byte	24,2,35,16,13
	.byte	'QSPIHwMap',0
	.word	1216
	.byte	4,2,35,40,13
	.byte	'NoOfSequences',0
	.word	157
	.byte	1,2,35,44,13
	.byte	'NoOfJobs',0
	.word	427
	.byte	2,2,35,46,13
	.byte	'NoOfChannels',0
	.word	157
	.byte	1,2,35,48,0,9
	.word	1221
.L361:
	.byte	8
	.word	1437
	.byte	14,24
	.word	1442
	.byte	15,5,0,9
	.word	157
.L540:
	.byte	8
	.word	1456
	.byte	9
	.word	427
.L514:
	.byte	8
	.word	1466
	.byte	12,3,130,4,9,48,13
	.byte	'CoreConfigPtr',0
	.word	1447
	.byte	24,2,35,0,13
	.byte	'SequenceLookup',0
	.word	1461
	.byte	4,2,35,24,13
	.byte	'JobLookup',0
	.word	1471
	.byte	4,2,35,28,13
	.byte	'ChannelLookup',0
	.word	1461
	.byte	4,2,35,32,13
	.byte	'NoOfSequences',0
	.word	157
	.byte	1,2,35,36,13
	.byte	'NoOfJobs',0
	.word	427
	.byte	2,2,35,38,13
	.byte	'NoOfChannels',0
	.word	157
	.byte	1,2,35,40,13
	.byte	'SyncTimeout',0
	.word	292
	.byte	4,2,35,42,0,9
	.word	1476
.L636:
	.byte	8
	.word	1656
.L357:
	.byte	9
	.word	1661
.L369:
	.byte	16,4,173,3,9,1,17
	.byte	'SPI_SYNC_COMMS',0,1,17
	.byte	'SPI_ASYNC_COMMS',0,2,17
	.byte	'SPI_BOTH',0,3,0
.L373:
	.byte	9
	.word	157
	.byte	9
	.word	157
.L436:
	.byte	8
	.word	1729
.L375:
	.byte	9
	.word	1734
.L377:
	.byte	9
	.word	1734
.L379:
	.byte	9
	.word	427
.L384:
	.byte	16,3,164,1,9,1,17
	.byte	'SPI_UNINIT',0,0,17
	.byte	'SPI_IDLE',0,1,17
	.byte	'SPI_BUSY',0,2,0
.L388:
	.byte	16,3,177,1,9,1,17
	.byte	'SPI_JOB_OK',0,0,17
	.byte	'SPI_JOB_PENDING',0,1,17
	.byte	'SPI_JOB_FAILED',0,2,17
	.byte	'SPI_JOB_QUEUED',0,3,0
.L390:
	.byte	9
	.word	427
.L394:
	.byte	16,3,191,1,9,1,17
	.byte	'SPI_SEQ_OK',0,0,17
	.byte	'SPI_SEQ_PENDING',0,1,17
	.byte	'SPI_SEQ_FAILED',0,2,17
	.byte	'SPI_SEQ_CANCELED',0,3,0
.L396:
	.byte	9
	.word	157
.L402:
	.byte	9
	.word	157
	.byte	18
	.word	190
	.byte	19
	.word	212
	.byte	19
	.word	228
	.byte	19
	.word	243
	.byte	19
	.word	256
	.byte	5,0,20
	.byte	'Mcal_Wrapper_Det_ReportRuntimeError',0,5,67,23
	.word	157
	.byte	1,1,1,1,4
	.byte	'ModuleId',0,5,67,66
	.word	427
	.byte	4
	.byte	'InstanceId',0,5,68,7
	.word	157
	.byte	4
	.byte	'ApiId',0,5,68,25
	.word	157
	.byte	4
	.byte	'ErrorId',0,5,68,38
	.word	157
	.byte	0,21
	.byte	'SchM_Enter_Spi_SyncLock',0,6,104,13,1,1,1,1,21
	.byte	'SchM_Exit_Spi_SyncLock',0,6,127,13,1,1,1,1
.L410:
	.byte	9
	.word	157
.L413:
	.byte	9
	.word	938
.L542:
	.byte	8
	.word	157
.L417:
	.byte	9
	.word	2172
.L419:
	.byte	9
	.word	292
.L423:
	.byte	9
	.word	157
.L425:
	.byte	9
	.word	157
.L428:
	.byte	9
	.word	292
.L442:
	.byte	9
	.word	292
.L446:
	.byte	9
	.word	157
.L448:
	.byte	9
	.word	157
.L454:
	.byte	9
	.word	1671
.L459:
	.byte	9
	.word	157
.L465:
	.byte	9
	.word	157
.L469:
	.byte	9
	.word	157
.L473:
	.byte	9
	.word	157
.L477:
	.byte	9
	.word	157
.L479:
	.byte	9
	.word	814
.L481:
	.byte	9
	.word	157
.L483:
	.byte	9
	.word	157
	.byte	2
	.byte	'int',0,4,5,22
	.byte	'_Ifx_QSPI_CLC_Bits',0,7,152,1,16,4,23
	.byte	'DISR',0,1
	.word	157
	.byte	1,7,2,35,0,23
	.byte	'DISS',0,1
	.word	157
	.byte	1,6,2,35,0,23
	.byte	'reserved_2',0,1
	.word	157
	.byte	1,5,2,35,0,23
	.byte	'EDIS',0,1
	.word	157
	.byte	1,4,2,35,0,23
	.byte	'reserved_4',0,4
	.word	174
	.byte	28,0,2,35,0,0,24,7,171,3,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	2269
	.byte	4,2,35,0,0,22
	.byte	'_Ifx_QSPI_PISEL_Bits',0,7,185,2,16,4,23
	.byte	'MRIS',0,1
	.word	157
	.byte	3,5,2,35,0,23
	.byte	'reserved_3',0,1
	.word	157
	.byte	1,4,2,35,0,23
	.byte	'SRIS',0,1
	.word	157
	.byte	3,1,2,35,0,23
	.byte	'reserved_7',0,1
	.word	157
	.byte	1,0,2,35,0,23
	.byte	'SCIS',0,1
	.word	157
	.byte	3,5,2,35,1,23
	.byte	'reserved_11',0,1
	.word	157
	.byte	1,4,2,35,1,23
	.byte	'SLSIS',0,1
	.word	157
	.byte	3,1,2,35,1,23
	.byte	'reserved_15',0,4
	.word	174
	.byte	17,0,2,35,0,0,24,7,155,4,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	2427
	.byte	4,2,35,0,0,22
	.byte	'_Ifx_QSPI_ID_Bits',0,7,238,1,16,4,23
	.byte	'MODREV',0,1
	.word	157
	.byte	8,0,2,35,0,23
	.byte	'MODTYPE',0,1
	.word	157
	.byte	8,0,2,35,1,23
	.byte	'MODNUMBER',0,2
	.word	427
	.byte	16,0,2,35,2,0,24,7,219,3,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	2650
	.byte	4,2,35,0,0,14,4
	.word	157
	.byte	15,3,0,22
	.byte	'_Ifx_QSPI_GLOBALCON_Bits',0,7,196,1,16,4,23
	.byte	'TQ',0,1
	.word	157
	.byte	8,0,2,35,0,23
	.byte	'reserved_8',0,1
	.word	157
	.byte	1,7,2,35,1,23
	.byte	'SI',0,1
	.word	157
	.byte	1,6,2,35,1,23
	.byte	'EXPECT',0,1
	.word	157
	.byte	4,2,2,35,1,23
	.byte	'LB',0,1
	.word	157
	.byte	1,1,2,35,1,23
	.byte	'DEL0',0,1
	.word	157
	.byte	1,0,2,35,1,23
	.byte	'STROBE',0,1
	.word	157
	.byte	5,3,2,35,2,23
	.byte	'SRF',0,1
	.word	157
	.byte	1,2,2,35,2,23
	.byte	'STIP',0,1
	.word	157
	.byte	1,1,2,35,2,23
	.byte	'reserved_23',0,1
	.word	157
	.byte	1,0,2,35,2,23
	.byte	'EN',0,1
	.word	157
	.byte	1,7,2,35,3,23
	.byte	'MS',0,1
	.word	157
	.byte	2,5,2,35,3,23
	.byte	'AREN',0,1
	.word	157
	.byte	1,4,2,35,3,23
	.byte	'reserved_28',0,1
	.word	157
	.byte	1,3,2,35,3,23
	.byte	'CLKSEL',0,1
	.word	157
	.byte	1,2,2,35,3,23
	.byte	'RESETS',0,1
	.word	157
	.byte	2,0,2,35,3,0
.L582:
	.byte	24,7,203,3,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	2782
	.byte	4,2,35,0,0,22
	.byte	'_Ifx_QSPI_GLOBALCON1_Bits',0,7,217,1,16,4,23
	.byte	'ERRORENS',0,2
	.word	427
	.byte	9,7,2,35,0,23
	.byte	'TXEN',0,1
	.word	157
	.byte	1,6,2,35,1,23
	.byte	'RXEN',0,1
	.word	157
	.byte	1,5,2,35,1,23
	.byte	'PT1EN',0,1
	.word	157
	.byte	1,4,2,35,1,23
	.byte	'PT2EN',0,1
	.word	157
	.byte	1,3,2,35,1,23
	.byte	'reserved_13',0,1
	.word	157
	.byte	1,2,2,35,1,23
	.byte	'reserved_14',0,1
	.word	157
	.byte	1,1,2,35,1,23
	.byte	'USREN',0,1
	.word	157
	.byte	1,0,2,35,1,23
	.byte	'TXFIFOINT',0,1
	.word	157
	.byte	2,6,2,35,2,23
	.byte	'RXFIFOINT',0,1
	.word	157
	.byte	2,4,2,35,2,23
	.byte	'PT1',0,1
	.word	157
	.byte	3,1,2,35,2,23
	.byte	'PT2',0,2
	.word	427
	.byte	3,6,2,35,2,23
	.byte	'TXFM',0,1
	.word	157
	.byte	2,4,2,35,3,23
	.byte	'RXFM',0,1
	.word	157
	.byte	2,2,2,35,3,23
	.byte	'reserved_30',0,1
	.word	157
	.byte	1,1,2,35,3,23
	.byte	'reserved_31',0,1
	.word	157
	.byte	1,0,2,35,3,0
.L616:
	.byte	24,7,211,3,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	3127
	.byte	4,2,35,0,0,22
	.byte	'_Ifx_QSPI_BACON_Bits',0,7,113,16,4,23
	.byte	'LAST',0,1
	.word	157
	.byte	1,7,2,35,0,23
	.byte	'IPRE',0,1
	.word	157
	.byte	3,4,2,35,0,23
	.byte	'IDLE',0,1
	.word	157
	.byte	3,1,2,35,0,23
	.byte	'LPRE',0,2
	.word	427
	.byte	3,6,2,35,0,23
	.byte	'LEAD',0,1
	.word	157
	.byte	3,3,2,35,1,23
	.byte	'TPRE',0,1
	.word	157
	.byte	3,0,2,35,1,23
	.byte	'TRAIL',0,1
	.word	157
	.byte	3,5,2,35,2,23
	.byte	'PARTYP',0,1
	.word	157
	.byte	1,4,2,35,2,23
	.byte	'UINT',0,1
	.word	157
	.byte	1,3,2,35,2,23
	.byte	'MSB',0,1
	.word	157
	.byte	1,2,2,35,2,23
	.byte	'BYTE',0,1
	.word	157
	.byte	1,1,2,35,2,23
	.byte	'DL',0,2
	.word	427
	.byte	5,4,2,35,2,23
	.byte	'CS',0,1
	.word	157
	.byte	4,0,2,35,3,0
.L499:
	.byte	24,7,147,3,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	3499
	.byte	4,2,35,0,0,22
	.byte	'_Ifx_QSPI_ECON_Bits',0,7,168,1,16,4,23
	.byte	'Q',0,1
	.word	157
	.byte	6,2,2,35,0,23
	.byte	'A',0,1
	.word	157
	.byte	2,0,2,35,0,23
	.byte	'B',0,1
	.word	157
	.byte	2,6,2,35,1,23
	.byte	'C',0,1
	.word	157
	.byte	2,4,2,35,1,23
	.byte	'CPH',0,1
	.word	157
	.byte	1,3,2,35,1,23
	.byte	'CPOL',0,1
	.word	157
	.byte	1,2,2,35,1,23
	.byte	'PAREN',0,1
	.word	157
	.byte	1,1,2,35,1,23
	.byte	'reserved_15',0,4
	.word	174
	.byte	15,2,2,35,0,23
	.byte	'BE',0,1
	.word	157
	.byte	2,0,2,35,3,0
.L618:
	.byte	24,7,187,3,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	3772
	.byte	4,2,35,0,0,14,32
	.word	3936
	.byte	15,7,0,22
	.byte	'_Ifx_QSPI_STATUS_Bits',0,7,217,2,16,4,23
	.byte	'ERRORFLAGS',0,2
	.word	427
	.byte	9,7,2,35,0,23
	.byte	'TXF',0,1
	.word	157
	.byte	1,6,2,35,1,23
	.byte	'RXF',0,1
	.word	157
	.byte	1,5,2,35,1,23
	.byte	'PT1F',0,1
	.word	157
	.byte	1,4,2,35,1,23
	.byte	'PT2F',0,1
	.word	157
	.byte	1,3,2,35,1,23
	.byte	'reserved_13',0,1
	.word	157
	.byte	1,2,2,35,1,23
	.byte	'reserved_14',0,1
	.word	157
	.byte	1,1,2,35,1,23
	.byte	'USRF',0,1
	.word	157
	.byte	1,0,2,35,1,23
	.byte	'TXFIFOLEVEL',0,1
	.word	157
	.byte	3,5,2,35,2,23
	.byte	'RXFIFOLEVEL',0,1
	.word	157
	.byte	3,2,2,35,2,23
	.byte	'SLAVESEL',0,2
	.word	427
	.byte	4,6,2,35,2,23
	.byte	'RPV',0,1
	.word	157
	.byte	1,5,2,35,3,23
	.byte	'TPV',0,1
	.word	157
	.byte	1,4,2,35,3,23
	.byte	'PHASE',0,1
	.word	157
	.byte	4,0,2,35,3,0,24,7,187,4,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	3985
	.byte	4,2,35,0,0,22
	.byte	'_Ifx_QSPI_STATUS1_Bits',0,7,236,2,16,4,23
	.byte	'BITCOUNT',0,1
	.word	157
	.byte	8,0,2,35,0,23
	.byte	'reserved_8',0,4
	.word	174
	.byte	20,4,2,35,0,23
	.byte	'BRDEN',0,1
	.word	157
	.byte	1,3,2,35,3,23
	.byte	'BRD',0,1
	.word	157
	.byte	1,2,2,35,3,23
	.byte	'SPDEN',0,1
	.word	157
	.byte	1,1,2,35,3,23
	.byte	'SPD',0,1
	.word	157
	.byte	1,0,2,35,3,0,24,7,195,4,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	4313
	.byte	4,2,35,0,0,22
	.byte	'_Ifx_QSPI_SSOC_Bits',0,7,210,2,16,4,23
	.byte	'AOL',0,2
	.word	427
	.byte	16,0,2,35,0,23
	.byte	'OEN',0,2
	.word	427
	.byte	16,0,2,35,2,0,24,7,179,4,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	4489
	.byte	4,2,35,0,0,14,8
	.word	157
	.byte	15,7,0,22
	.byte	'_Ifx_QSPI_FLAGSCLEAR_Bits',0,7,182,1,16,4,23
	.byte	'ERRORCLEARS',0,2
	.word	427
	.byte	9,7,2,35,0,23
	.byte	'TXC',0,1
	.word	157
	.byte	1,6,2,35,1,23
	.byte	'RXC',0,1
	.word	157
	.byte	1,5,2,35,1,23
	.byte	'PT1C',0,1
	.word	157
	.byte	1,4,2,35,1,23
	.byte	'PT2C',0,1
	.word	157
	.byte	1,3,2,35,1,23
	.byte	'reserved_13',0,1
	.word	157
	.byte	1,2,2,35,1,23
	.byte	'reserved_14',0,1
	.word	157
	.byte	1,1,2,35,1,23
	.byte	'USRC',0,1
	.word	157
	.byte	1,0,2,35,1,23
	.byte	'reserved_16',0,2
	.word	427
	.byte	16,0,2,35,2,0,24,7,195,3,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	4595
	.byte	4,2,35,0,0,22
	.byte	'_Ifx_QSPI_XXLCON_Bits',0,7,247,2,16,4,23
	.byte	'XDL',0,2
	.word	427
	.byte	16,0,2,35,0,23
	.byte	'BYTECOUNT',0,2
	.word	427
	.byte	16,0,2,35,2,0,24,7,203,4,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	4838
	.byte	4,2,35,0,0,22
	.byte	'_Ifx_QSPI_MIXENTRY_Bits',0,7,168,2,16,4,23
	.byte	'E',0,4
	.word	174
	.byte	32,0,2,35,0,0,24,7,139,4,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	4943
	.byte	4,2,35,0,0,22
	.byte	'_Ifx_QSPI_BACONENTRY_Bits',0,7,131,1,16,4,23
	.byte	'E',0,4
	.word	174
	.byte	32,0,2,35,0,0,24,7,155,3,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	5027
	.byte	4,2,35,0,0,22
	.byte	'_Ifx_QSPI_DATAENTRY_Bits',0,7,162,1,16,4,23
	.byte	'E',0,4
	.word	174
	.byte	32,0,2,35,0,0,24,7,179,3,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	5113
	.byte	4,2,35,0,0,14,32
	.word	5158
	.byte	15,7,0,14,12
	.word	157
	.byte	15,11,0,22
	.byte	'_Ifx_QSPI_RXEXIT_Bits',0,7,198,2,16,4,23
	.byte	'E',0,4
	.word	174
	.byte	32,0,2,35,0,0,24,7,163,4,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	5216
	.byte	4,2,35,0,0,22
	.byte	'_Ifx_QSPI_RXEXITD_Bits',0,7,204,2,16,4,23
	.byte	'E',0,4
	.word	174
	.byte	32,0,2,35,0,0,24,7,171,4,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	5298
	.byte	4,2,35,0,0,22
	.byte	'_Ifx_QSPI_CAPCON_Bits',0,7,137,1,16,4,23
	.byte	'CAP',0,2
	.word	427
	.byte	15,1,2,35,0,23
	.byte	'OVF',0,1
	.word	157
	.byte	1,0,2,35,1,23
	.byte	'EDGECON',0,1
	.word	157
	.byte	2,6,2,35,2,23
	.byte	'INS',0,1
	.word	157
	.byte	2,4,2,35,2,23
	.byte	'EN',0,1
	.word	157
	.byte	1,3,2,35,2,23
	.byte	'reserved_21',0,2
	.word	427
	.byte	7,4,2,35,2,23
	.byte	'CAPC',0,1
	.word	157
	.byte	1,3,2,35,3,23
	.byte	'CAPS',0,1
	.word	157
	.byte	1,2,2,35,3,23
	.byte	'CAPF',0,1
	.word	157
	.byte	1,1,2,35,3,23
	.byte	'CAPSEL',0,1
	.word	157
	.byte	1,0,2,35,3,0,24,7,163,3,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	5381
	.byte	4,2,35,0,0,22
	.byte	'_Ifx_QSPI_MC_Bits',0,7,140,2,16,4,23
	.byte	'MCOUNT',0,2
	.word	427
	.byte	13,3,2,35,0,23
	.byte	'reserved_13',0,1
	.word	157
	.byte	3,0,2,35,1,23
	.byte	'CURRENT',0,2
	.word	427
	.byte	13,3,2,35,2,23
	.byte	'reserved_29',0,1
	.word	157
	.byte	3,0,2,35,3,0,24,7,251,3,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	5617
	.byte	4,2,35,0,0,22
	.byte	'_Ifx_QSPI_MCCON_Bits',0,7,149,2,16,4,23
	.byte	'TPRE2',0,1
	.word	157
	.byte	3,5,2,35,0,23
	.byte	'TRAIL2',0,1
	.word	157
	.byte	3,2,2,35,0,23
	.byte	'reserved_6',0,2
	.word	427
	.byte	10,0,2,35,0,23
	.byte	'IBLEN',0,1
	.word	157
	.byte	1,7,2,35,2,23
	.byte	'IBLF',0,1
	.word	157
	.byte	1,6,2,35,2,23
	.byte	'IBLC',0,1
	.word	157
	.byte	1,5,2,35,2,23
	.byte	'IBLS',0,1
	.word	157
	.byte	1,4,2,35,2,23
	.byte	'IALEN',0,1
	.word	157
	.byte	1,3,2,35,2,23
	.byte	'IALF',0,1
	.word	157
	.byte	1,2,2,35,2,23
	.byte	'IALC',0,1
	.word	157
	.byte	1,1,2,35,2,23
	.byte	'IALS',0,1
	.word	157
	.byte	1,0,2,35,2,23
	.byte	'reserved_24',0,1
	.word	157
	.byte	6,2,2,35,3,23
	.byte	'T2EN',0,1
	.word	157
	.byte	1,1,2,35,3,23
	.byte	'MCEN',0,1
	.word	157
	.byte	1,0,2,35,3,0,24,7,131,4,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	5765
	.byte	4,2,35,0,0,14,60
	.word	157
	.byte	15,59,0,22
	.byte	'_Ifx_QSPI_OCS_Bits',0,7,174,2,16,4,23
	.byte	'reserved_0',0,1
	.word	157
	.byte	4,4,2,35,0,23
	.byte	'reserved_4',0,4
	.word	174
	.byte	20,8,2,35,0,23
	.byte	'SUS',0,1
	.word	157
	.byte	4,4,2,35,3,23
	.byte	'SUS_P',0,1
	.word	157
	.byte	1,3,2,35,3,23
	.byte	'SUSSTA',0,1
	.word	157
	.byte	1,2,2,35,3,23
	.byte	'reserved_30',0,1
	.word	157
	.byte	2,0,2,35,3,0,24,7,147,4,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	6084
	.byte	4,2,35,0,0,22
	.byte	'_Ifx_QSPI_KRSTCLR_Bits',0,7,133,2,16,4,23
	.byte	'CLR',0,1
	.word	157
	.byte	1,7,2,35,0,23
	.byte	'reserved_1',0,4
	.word	174
	.byte	31,0,2,35,0,0,24,7,243,3,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	6267
	.byte	4,2,35,0,0,22
	.byte	'_Ifx_QSPI_KRST1_Bits',0,7,254,1,16,4,23
	.byte	'RST',0,1
	.word	157
	.byte	1,7,2,35,0,23
	.byte	'reserved_1',0,4
	.word	174
	.byte	31,0,2,35,0,0,24,7,235,3,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	6374
	.byte	4,2,35,0,0,22
	.byte	'_Ifx_QSPI_KRST0_Bits',0,7,246,1,16,4,23
	.byte	'RST',0,1
	.word	157
	.byte	1,7,2,35,0,23
	.byte	'RSTSTAT',0,1
	.word	157
	.byte	1,6,2,35,0,23
	.byte	'reserved_2',0,4
	.word	174
	.byte	30,0,2,35,0,0,24,7,227,3,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	6479
	.byte	4,2,35,0,0,22
	.byte	'_Ifx_QSPI_ACCEN1_Bits',0,7,107,16,4,23
	.byte	'reserved_0',0,4
	.word	174
	.byte	32,0,2,35,0,0,24,7,139,3,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	6603
	.byte	4,2,35,0,0,22
	.byte	'_Ifx_QSPI_ACCEN0_Bits',0,7,70,16,4,23
	.byte	'EN0',0,1
	.word	157
	.byte	1,7,2,35,0,23
	.byte	'EN1',0,1
	.word	157
	.byte	1,6,2,35,0,23
	.byte	'EN2',0,1
	.word	157
	.byte	1,5,2,35,0,23
	.byte	'EN3',0,1
	.word	157
	.byte	1,4,2,35,0,23
	.byte	'EN4',0,1
	.word	157
	.byte	1,3,2,35,0,23
	.byte	'EN5',0,1
	.word	157
	.byte	1,2,2,35,0,23
	.byte	'EN6',0,1
	.word	157
	.byte	1,1,2,35,0,23
	.byte	'EN7',0,1
	.word	157
	.byte	1,0,2,35,0,23
	.byte	'EN8',0,1
	.word	157
	.byte	1,7,2,35,1,23
	.byte	'EN9',0,1
	.word	157
	.byte	1,6,2,35,1,23
	.byte	'EN10',0,1
	.word	157
	.byte	1,5,2,35,1,23
	.byte	'EN11',0,1
	.word	157
	.byte	1,4,2,35,1,23
	.byte	'EN12',0,1
	.word	157
	.byte	1,3,2,35,1,23
	.byte	'EN13',0,1
	.word	157
	.byte	1,2,2,35,1,23
	.byte	'EN14',0,1
	.word	157
	.byte	1,1,2,35,1,23
	.byte	'EN15',0,1
	.word	157
	.byte	1,0,2,35,1,23
	.byte	'EN16',0,1
	.word	157
	.byte	1,7,2,35,2,23
	.byte	'EN17',0,1
	.word	157
	.byte	1,6,2,35,2,23
	.byte	'EN18',0,1
	.word	157
	.byte	1,5,2,35,2,23
	.byte	'EN19',0,1
	.word	157
	.byte	1,4,2,35,2,23
	.byte	'EN20',0,1
	.word	157
	.byte	1,3,2,35,2,23
	.byte	'EN21',0,1
	.word	157
	.byte	1,2,2,35,2,23
	.byte	'EN22',0,1
	.word	157
	.byte	1,1,2,35,2,23
	.byte	'EN23',0,1
	.word	157
	.byte	1,0,2,35,2,23
	.byte	'EN24',0,1
	.word	157
	.byte	1,7,2,35,3,23
	.byte	'EN25',0,1
	.word	157
	.byte	1,6,2,35,3,23
	.byte	'EN26',0,1
	.word	157
	.byte	1,5,2,35,3,23
	.byte	'EN27',0,1
	.word	157
	.byte	1,4,2,35,3,23
	.byte	'EN28',0,1
	.word	157
	.byte	1,3,2,35,3,23
	.byte	'EN29',0,1
	.word	157
	.byte	1,2,2,35,3,23
	.byte	'EN30',0,1
	.word	157
	.byte	1,1,2,35,3,23
	.byte	'EN31',0,1
	.word	157
	.byte	1,0,2,35,3,0,24,7,131,3,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	6693
	.byte	4,2,35,0,0,22
	.byte	'_Ifx_QSPI',0,7,220,4,25,128,2,13
	.byte	'CLC',0
	.word	2387
	.byte	4,2,35,0,13
	.byte	'PISEL',0
	.word	2610
	.byte	4,2,35,4,13
	.byte	'ID',0
	.word	2733
	.byte	4,2,35,8,13
	.byte	'reserved_C',0
	.word	2773
	.byte	4,2,35,12,13
	.byte	'GLOBALCON',0
	.word	3087
	.byte	4,2,35,16,13
	.byte	'GLOBALCON1',0
	.word	3459
	.byte	4,2,35,20,13
	.byte	'BACON',0
	.word	3732
	.byte	4,2,35,24,13
	.byte	'reserved_1C',0
	.word	2773
	.byte	4,2,35,28,13
	.byte	'ECON',0
	.word	3976
	.byte	32,2,35,32,13
	.byte	'STATUS',0
	.word	4273
	.byte	4,2,35,64,13
	.byte	'STATUS1',0
	.word	4449
	.byte	4,2,35,68,13
	.byte	'SSOC',0
	.word	4546
	.byte	4,2,35,72,13
	.byte	'reserved_4C',0
	.word	4586
	.byte	8,2,35,76,13
	.byte	'FLAGSCLEAR',0
	.word	4798
	.byte	4,2,35,84,13
	.byte	'XXLCON',0
	.word	4903
	.byte	4,2,35,88,13
	.byte	'MIXENTRY',0
	.word	4987
	.byte	4,2,35,92,13
	.byte	'BACONENTRY',0
	.word	5073
	.byte	4,2,35,96,13
	.byte	'DATAENTRY',0
	.word	5198
	.byte	32,2,35,100,13
	.byte	'reserved_84',0
	.word	5207
	.byte	12,3,35,132,1,13
	.byte	'RXEXIT',0
	.word	5258
	.byte	4,3,35,144,1,13
	.byte	'RXEXITD',0
	.word	5341
	.byte	4,3,35,148,1,13
	.byte	'reserved_98',0
	.word	4586
	.byte	8,3,35,152,1,13
	.byte	'CAPCON',0
	.word	5577
	.byte	4,3,35,160,1,13
	.byte	'MC',0
	.word	5725
	.byte	4,3,35,164,1,13
	.byte	'MCCON',0
	.word	6035
	.byte	4,3,35,168,1,13
	.byte	'reserved_AC',0
	.word	6075
	.byte	60,3,35,172,1,13
	.byte	'OCS',0
	.word	6227
	.byte	4,3,35,232,1,13
	.byte	'KRSTCLR',0
	.word	6334
	.byte	4,3,35,236,1,13
	.byte	'KRST1',0
	.word	6439
	.byte	4,3,35,240,1,13
	.byte	'KRST0',0
	.word	6563
	.byte	4,3,35,244,1,13
	.byte	'ACCEN1',0
	.word	6653
	.byte	4,3,35,248,1,13
	.byte	'ACCEN0',0
	.word	7223
	.byte	4,3,35,252,1,0,7
	.word	7263
.L485:
	.byte	8
	.word	7836
	.byte	9
	.word	292
.L487:
	.byte	8
	.word	7846
.L489:
	.byte	8
	.word	292
.L505:
	.byte	9
	.word	157
.L507:
	.byte	9
	.word	814
.L509:
	.byte	9
	.word	157
.L511:
	.byte	9
	.word	157
.L516:
	.byte	8
	.word	427
.L531:
	.byte	9
	.word	157
.L533:
	.byte	9
	.word	814
.L535:
	.byte	9
	.word	157
.L537:
	.byte	9
	.word	157
.L557:
	.byte	9
	.word	157
.L567:
	.byte	9
	.word	427
	.byte	7
	.word	7263
	.byte	9
	.word	7916
.L584:
	.byte	8
	.word	7921
.L593:
	.byte	9
	.word	7926
.L598:
	.byte	9
	.word	157
.L600:
	.byte	9
	.word	814
.L602:
	.byte	9
	.word	157
.L610:
	.byte	9
	.word	814
.L612:
	.byte	9
	.word	157
.L627:
	.byte	9
	.word	157
.L629:
	.byte	9
	.word	157
.L631:
	.byte	9
	.word	157
	.byte	25,1,8
	.word	7976
	.byte	26
	.byte	'__codeptr',0,4,1,1
	.word	7978
	.byte	26
	.byte	'boolean',0,8,102,29
	.word	157
	.byte	26
	.byte	'uint8',0,8,106,29
	.word	157
	.byte	26
	.byte	'uint16',0,8,110,29
	.word	427
	.byte	26
	.byte	'uint32',0,8,114,29
	.word	292
	.byte	2
	.byte	'unsigned long long int',0,8,7,26
	.byte	'uint64',0,8,119,29
	.word	8061
	.byte	2
	.byte	'char',0,1,6,26
	.byte	'sint8',0,8,123,29
	.word	8102
	.byte	2
	.byte	'short int',0,2,5,26
	.byte	'sint16',0,8,127,29
	.word	8124
	.byte	2
	.byte	'long int',0,4,5,26
	.byte	'sint32',0,8,132,1,29
	.word	8152
	.byte	2
	.byte	'long long int',0,8,5,26
	.byte	'sint64',0,8,139,1,29
	.word	8180
	.byte	2
	.byte	'float',0,4,4,26
	.byte	'float32',0,8,168,1,29
	.word	8213
	.byte	26
	.byte	'StatusType',0,9,70,25
	.word	157
	.byte	26
	.byte	'Std_ReturnType',0,9,109,16
	.word	157
	.byte	26
	.byte	'Spi_StatusType',0,3,169,1,3
	.word	1754
	.byte	26
	.byte	'Spi_JobResultType',0,3,183,1,3
	.word	1796
	.byte	26
	.byte	'Spi_SeqResultType',0,3,197,1,3
	.word	1873
	.byte	26
	.byte	'Spi_DataBufferType',0,3,222,1,15
	.word	157
	.byte	26
	.byte	'Spi_NumberOfDataType',0,3,229,1,16
	.word	427
	.byte	26
	.byte	'Spi_ChannelType',0,3,235,1,15
	.word	157
	.byte	26
	.byte	'Spi_JobType',0,3,241,1,16
	.word	427
	.byte	26
	.byte	'Spi_SequenceType',0,3,247,1,15
	.word	157
	.byte	26
	.byte	'Spi_HWUnitType',0,3,253,1,15
	.word	157
	.byte	26
	.byte	'Spi_QSPIHwMapConfigType',0,3,129,2,16
	.word	292
	.byte	26
	.byte	'Spi_SequenceConfigType',0,3,198,2,3
	.word	459
	.byte	26
	.byte	'Spi_JobConfigType',0,3,246,2,3
	.word	578
	.byte	26
	.byte	'Spi_QspiHwConfigType',0,3,164,3,3
	.word	1011
	.byte	26
	.byte	'Spi_ChannelConfigType',0,3,192,3,3
	.word	819
	.byte	12,3,199,3,9,12,13
	.byte	'SrcPtr',0
	.word	1734
	.byte	4,2,35,0,13
	.byte	'DestPtr',0
	.word	1734
	.byte	4,2,35,4,13
	.byte	'TransferLength',0
	.word	427
	.byte	2,2,35,8,0,26
	.byte	'Spi_BufferType',0,3,210,3,3
	.word	8666
	.byte	26
	.byte	'Spi_CoreChannelOffsetType',0,3,220,3,3
	.word	943
	.byte	26
	.byte	'Spi_CoreConfigType',0,3,254,3,3
	.word	1221
	.byte	26
	.byte	'Spi_ConfigType',0,3,154,4,3
	.word	1476
	.byte	26
	.byte	'Ifx_UReg_8Bit',0,10,79,24
	.word	157
	.byte	26
	.byte	'Ifx_UReg_32Bit',0,10,81,24
	.word	174
	.byte	26
	.byte	'Ifx_SReg_32Bit',0,10,84,24
	.word	2262
	.byte	26
	.byte	'Ifx_QSPI_ACCEN0_Bits',0,7,104,3
	.word	6693
	.byte	26
	.byte	'Ifx_QSPI_ACCEN1_Bits',0,7,110,3
	.word	6603
	.byte	26
	.byte	'Ifx_QSPI_BACON_Bits',0,7,128,1,3
	.word	3499
	.byte	26
	.byte	'Ifx_QSPI_BACONENTRY_Bits',0,7,134,1,3
	.word	5027
	.byte	26
	.byte	'Ifx_QSPI_CAPCON_Bits',0,7,149,1,3
	.word	5381
	.byte	26
	.byte	'Ifx_QSPI_CLC_Bits',0,7,159,1,3
	.word	2269
	.byte	26
	.byte	'Ifx_QSPI_DATAENTRY_Bits',0,7,165,1,3
	.word	5113
	.byte	26
	.byte	'Ifx_QSPI_ECON_Bits',0,7,179,1,3
	.word	3772
	.byte	26
	.byte	'Ifx_QSPI_FLAGSCLEAR_Bits',0,7,193,1,3
	.word	4595
	.byte	26
	.byte	'Ifx_QSPI_GLOBALCON_Bits',0,7,214,1,3
	.word	2782
	.byte	26
	.byte	'Ifx_QSPI_GLOBALCON1_Bits',0,7,235,1,3
	.word	3127
	.byte	26
	.byte	'Ifx_QSPI_ID_Bits',0,7,243,1,3
	.word	2650
	.byte	26
	.byte	'Ifx_QSPI_KRST0_Bits',0,7,251,1,3
	.word	6479
	.byte	26
	.byte	'Ifx_QSPI_KRST1_Bits',0,7,130,2,3
	.word	6374
	.byte	26
	.byte	'Ifx_QSPI_KRSTCLR_Bits',0,7,137,2,3
	.word	6267
	.byte	26
	.byte	'Ifx_QSPI_MC_Bits',0,7,146,2,3
	.word	5617
	.byte	26
	.byte	'Ifx_QSPI_MCCON_Bits',0,7,165,2,3
	.word	5765
	.byte	26
	.byte	'Ifx_QSPI_MIXENTRY_Bits',0,7,171,2,3
	.word	4943
	.byte	26
	.byte	'Ifx_QSPI_OCS_Bits',0,7,182,2,3
	.word	6084
	.byte	26
	.byte	'Ifx_QSPI_PISEL_Bits',0,7,195,2,3
	.word	2427
	.byte	26
	.byte	'Ifx_QSPI_RXEXIT_Bits',0,7,201,2,3
	.word	5216
	.byte	26
	.byte	'Ifx_QSPI_RXEXITD_Bits',0,7,207,2,3
	.word	5298
	.byte	26
	.byte	'Ifx_QSPI_SSOC_Bits',0,7,214,2,3
	.word	4489
	.byte	26
	.byte	'Ifx_QSPI_STATUS_Bits',0,7,233,2,3
	.word	3985
	.byte	26
	.byte	'Ifx_QSPI_STATUS1_Bits',0,7,244,2,3
	.word	4313
	.byte	26
	.byte	'Ifx_QSPI_XXLCON_Bits',0,7,251,2,3
	.word	4838
	.byte	26
	.byte	'Ifx_QSPI_ACCEN0',0,7,136,3,3
	.word	7223
	.byte	26
	.byte	'Ifx_QSPI_ACCEN1',0,7,144,3,3
	.word	6653
	.byte	26
	.byte	'Ifx_QSPI_BACON',0,7,152,3,3
	.word	3732
	.byte	26
	.byte	'Ifx_QSPI_BACONENTRY',0,7,160,3,3
	.word	5073
	.byte	26
	.byte	'Ifx_QSPI_CAPCON',0,7,168,3,3
	.word	5577
	.byte	26
	.byte	'Ifx_QSPI_CLC',0,7,176,3,3
	.word	2387
	.byte	26
	.byte	'Ifx_QSPI_DATAENTRY',0,7,184,3,3
	.word	5158
	.byte	26
	.byte	'Ifx_QSPI_ECON',0,7,192,3,3
	.word	3936
	.byte	26
	.byte	'Ifx_QSPI_FLAGSCLEAR',0,7,200,3,3
	.word	4798
	.byte	26
	.byte	'Ifx_QSPI_GLOBALCON',0,7,208,3,3
	.word	3087
	.byte	26
	.byte	'Ifx_QSPI_GLOBALCON1',0,7,216,3,3
	.word	3459
	.byte	26
	.byte	'Ifx_QSPI_ID',0,7,224,3,3
	.word	2733
	.byte	26
	.byte	'Ifx_QSPI_KRST0',0,7,232,3,3
	.word	6563
	.byte	26
	.byte	'Ifx_QSPI_KRST1',0,7,240,3,3
	.word	6439
	.byte	26
	.byte	'Ifx_QSPI_KRSTCLR',0,7,248,3,3
	.word	6334
	.byte	26
	.byte	'Ifx_QSPI_MC',0,7,128,4,3
	.word	5725
	.byte	26
	.byte	'Ifx_QSPI_MCCON',0,7,136,4,3
	.word	6035
	.byte	26
	.byte	'Ifx_QSPI_MIXENTRY',0,7,144,4,3
	.word	4987
	.byte	26
	.byte	'Ifx_QSPI_OCS',0,7,152,4,3
	.word	6227
	.byte	26
	.byte	'Ifx_QSPI_PISEL',0,7,160,4,3
	.word	2610
	.byte	26
	.byte	'Ifx_QSPI_RXEXIT',0,7,168,4,3
	.word	5258
	.byte	26
	.byte	'Ifx_QSPI_RXEXITD',0,7,176,4,3
	.word	5341
	.byte	26
	.byte	'Ifx_QSPI_SSOC',0,7,184,4,3
	.word	4546
	.byte	26
	.byte	'Ifx_QSPI_STATUS',0,7,192,4,3
	.word	4273
	.byte	26
	.byte	'Ifx_QSPI_STATUS1',0,7,200,4,3
	.word	4449
	.byte	26
	.byte	'Ifx_QSPI_XXLCON',0,7,208,4,3
	.word	4903
	.byte	7
	.word	7263
	.byte	26
	.byte	'Ifx_QSPI',0,7,254,4,3
	.word	10337
	.byte	22
	.byte	'_Ifx_P_ACCEN0_Bits',0,11,70,16,4,23
	.byte	'EN0',0,1
	.word	157
	.byte	1,7,2,35,0,23
	.byte	'EN1',0,1
	.word	157
	.byte	1,6,2,35,0,23
	.byte	'EN2',0,1
	.word	157
	.byte	1,5,2,35,0,23
	.byte	'EN3',0,1
	.word	157
	.byte	1,4,2,35,0,23
	.byte	'EN4',0,1
	.word	157
	.byte	1,3,2,35,0,23
	.byte	'EN5',0,1
	.word	157
	.byte	1,2,2,35,0,23
	.byte	'EN6',0,1
	.word	157
	.byte	1,1,2,35,0,23
	.byte	'EN7',0,1
	.word	157
	.byte	1,0,2,35,0,23
	.byte	'EN8',0,1
	.word	157
	.byte	1,7,2,35,1,23
	.byte	'EN9',0,1
	.word	157
	.byte	1,6,2,35,1,23
	.byte	'EN10',0,1
	.word	157
	.byte	1,5,2,35,1,23
	.byte	'EN11',0,1
	.word	157
	.byte	1,4,2,35,1,23
	.byte	'EN12',0,1
	.word	157
	.byte	1,3,2,35,1,23
	.byte	'EN13',0,1
	.word	157
	.byte	1,2,2,35,1,23
	.byte	'EN14',0,1
	.word	157
	.byte	1,1,2,35,1,23
	.byte	'EN15',0,1
	.word	157
	.byte	1,0,2,35,1,23
	.byte	'EN16',0,1
	.word	157
	.byte	1,7,2,35,2,23
	.byte	'EN17',0,1
	.word	157
	.byte	1,6,2,35,2,23
	.byte	'EN18',0,1
	.word	157
	.byte	1,5,2,35,2,23
	.byte	'EN19',0,1
	.word	157
	.byte	1,4,2,35,2,23
	.byte	'EN20',0,1
	.word	157
	.byte	1,3,2,35,2,23
	.byte	'EN21',0,1
	.word	157
	.byte	1,2,2,35,2,23
	.byte	'EN22',0,1
	.word	157
	.byte	1,1,2,35,2,23
	.byte	'EN23',0,1
	.word	157
	.byte	1,0,2,35,2,23
	.byte	'EN24',0,1
	.word	157
	.byte	1,7,2,35,3,23
	.byte	'EN25',0,1
	.word	157
	.byte	1,6,2,35,3,23
	.byte	'EN26',0,1
	.word	157
	.byte	1,5,2,35,3,23
	.byte	'EN27',0,1
	.word	157
	.byte	1,4,2,35,3,23
	.byte	'EN28',0,1
	.word	157
	.byte	1,3,2,35,3,23
	.byte	'EN29',0,1
	.word	157
	.byte	1,2,2,35,3,23
	.byte	'EN30',0,1
	.word	157
	.byte	1,1,2,35,3,23
	.byte	'EN31',0,1
	.word	157
	.byte	1,0,2,35,3,0,26
	.byte	'Ifx_P_ACCEN0_Bits',0,11,104,3
	.word	10360
	.byte	22
	.byte	'_Ifx_P_ACCEN1_Bits',0,11,107,16,4,23
	.byte	'reserved_0',0,4
	.word	174
	.byte	32,0,2,35,0,0,26
	.byte	'Ifx_P_ACCEN1_Bits',0,11,110,3
	.word	10913
	.byte	22
	.byte	'_Ifx_P_ESR_Bits',0,11,113,16,4,23
	.byte	'EN0',0,1
	.word	157
	.byte	1,7,2,35,0,23
	.byte	'EN1',0,1
	.word	157
	.byte	1,6,2,35,0,23
	.byte	'EN2',0,1
	.word	157
	.byte	1,5,2,35,0,23
	.byte	'EN3',0,1
	.word	157
	.byte	1,4,2,35,0,23
	.byte	'EN4',0,1
	.word	157
	.byte	1,3,2,35,0,23
	.byte	'EN5',0,1
	.word	157
	.byte	1,2,2,35,0,23
	.byte	'EN6',0,1
	.word	157
	.byte	1,1,2,35,0,23
	.byte	'EN7',0,1
	.word	157
	.byte	1,0,2,35,0,23
	.byte	'EN8',0,1
	.word	157
	.byte	1,7,2,35,1,23
	.byte	'EN9',0,1
	.word	157
	.byte	1,6,2,35,1,23
	.byte	'EN10',0,1
	.word	157
	.byte	1,5,2,35,1,23
	.byte	'EN11',0,1
	.word	157
	.byte	1,4,2,35,1,23
	.byte	'EN12',0,1
	.word	157
	.byte	1,3,2,35,1,23
	.byte	'EN13',0,1
	.word	157
	.byte	1,2,2,35,1,23
	.byte	'EN14',0,1
	.word	157
	.byte	1,1,2,35,1,23
	.byte	'EN15',0,1
	.word	157
	.byte	1,0,2,35,1,23
	.byte	'reserved_16',0,2
	.word	427
	.byte	16,0,2,35,2,0,26
	.byte	'Ifx_P_ESR_Bits',0,11,132,1,3
	.word	10986
	.byte	22
	.byte	'_Ifx_P_ID_Bits',0,11,135,1,16,4,23
	.byte	'MODREV',0,1
	.word	157
	.byte	8,0,2,35,0,23
	.byte	'MODTYPE',0,1
	.word	157
	.byte	8,0,2,35,1,23
	.byte	'MODNUMBER',0,2
	.word	427
	.byte	16,0,2,35,2,0,26
	.byte	'Ifx_P_ID_Bits',0,11,140,1,3
	.word	11301
	.byte	22
	.byte	'_Ifx_P_IN_Bits',0,11,143,1,16,4,23
	.byte	'P0',0,1
	.word	157
	.byte	1,7,2,35,0,23
	.byte	'P1',0,1
	.word	157
	.byte	1,6,2,35,0,23
	.byte	'P2',0,1
	.word	157
	.byte	1,5,2,35,0,23
	.byte	'P3',0,1
	.word	157
	.byte	1,4,2,35,0,23
	.byte	'P4',0,1
	.word	157
	.byte	1,3,2,35,0,23
	.byte	'P5',0,1
	.word	157
	.byte	1,2,2,35,0,23
	.byte	'P6',0,1
	.word	157
	.byte	1,1,2,35,0,23
	.byte	'P7',0,1
	.word	157
	.byte	1,0,2,35,0,23
	.byte	'P8',0,1
	.word	157
	.byte	1,7,2,35,1,23
	.byte	'P9',0,1
	.word	157
	.byte	1,6,2,35,1,23
	.byte	'P10',0,1
	.word	157
	.byte	1,5,2,35,1,23
	.byte	'P11',0,1
	.word	157
	.byte	1,4,2,35,1,23
	.byte	'P12',0,1
	.word	157
	.byte	1,3,2,35,1,23
	.byte	'P13',0,1
	.word	157
	.byte	1,2,2,35,1,23
	.byte	'P14',0,1
	.word	157
	.byte	1,1,2,35,1,23
	.byte	'P15',0,1
	.word	157
	.byte	1,0,2,35,1,23
	.byte	'reserved_16',0,2
	.word	427
	.byte	16,0,2,35,2,0,26
	.byte	'Ifx_P_IN_Bits',0,11,162,1,3
	.word	11404
	.byte	22
	.byte	'_Ifx_P_IOCR0_Bits',0,11,165,1,16,4,23
	.byte	'reserved_0',0,1
	.word	157
	.byte	3,5,2,35,0,23
	.byte	'PC0',0,1
	.word	157
	.byte	5,0,2,35,0,23
	.byte	'reserved_8',0,1
	.word	157
	.byte	3,5,2,35,1,23
	.byte	'PC1',0,1
	.word	157
	.byte	5,0,2,35,1,23
	.byte	'reserved_16',0,1
	.word	157
	.byte	3,5,2,35,2,23
	.byte	'PC2',0,1
	.word	157
	.byte	5,0,2,35,2,23
	.byte	'reserved_24',0,1
	.word	157
	.byte	3,5,2,35,3,23
	.byte	'PC3',0,1
	.word	157
	.byte	5,0,2,35,3,0,26
	.byte	'Ifx_P_IOCR0_Bits',0,11,175,1,3
	.word	11702
	.byte	22
	.byte	'_Ifx_P_IOCR12_Bits',0,11,178,1,16,4,23
	.byte	'reserved_0',0,1
	.word	157
	.byte	3,5,2,35,0,23
	.byte	'PC12',0,1
	.word	157
	.byte	5,0,2,35,0,23
	.byte	'reserved_8',0,1
	.word	157
	.byte	3,5,2,35,1,23
	.byte	'PC13',0,1
	.word	157
	.byte	5,0,2,35,1,23
	.byte	'reserved_16',0,1
	.word	157
	.byte	3,5,2,35,2,23
	.byte	'PC14',0,1
	.word	157
	.byte	5,0,2,35,2,23
	.byte	'reserved_24',0,1
	.word	157
	.byte	3,5,2,35,3,23
	.byte	'PC15',0,1
	.word	157
	.byte	5,0,2,35,3,0,26
	.byte	'Ifx_P_IOCR12_Bits',0,11,188,1,3
	.word	11903
	.byte	22
	.byte	'_Ifx_P_IOCR4_Bits',0,11,191,1,16,4,23
	.byte	'reserved_0',0,1
	.word	157
	.byte	3,5,2,35,0,23
	.byte	'PC4',0,1
	.word	157
	.byte	5,0,2,35,0,23
	.byte	'reserved_8',0,1
	.word	157
	.byte	3,5,2,35,1,23
	.byte	'PC5',0,1
	.word	157
	.byte	5,0,2,35,1,23
	.byte	'reserved_16',0,1
	.word	157
	.byte	3,5,2,35,2,23
	.byte	'PC6',0,1
	.word	157
	.byte	5,0,2,35,2,23
	.byte	'reserved_24',0,1
	.word	157
	.byte	3,5,2,35,3,23
	.byte	'PC7',0,1
	.word	157
	.byte	5,0,2,35,3,0,26
	.byte	'Ifx_P_IOCR4_Bits',0,11,201,1,3
	.word	12110
	.byte	22
	.byte	'_Ifx_P_IOCR8_Bits',0,11,204,1,16,4,23
	.byte	'reserved_0',0,1
	.word	157
	.byte	3,5,2,35,0,23
	.byte	'PC8',0,1
	.word	157
	.byte	5,0,2,35,0,23
	.byte	'reserved_8',0,1
	.word	157
	.byte	3,5,2,35,1,23
	.byte	'PC9',0,1
	.word	157
	.byte	5,0,2,35,1,23
	.byte	'reserved_16',0,1
	.word	157
	.byte	3,5,2,35,2,23
	.byte	'PC10',0,1
	.word	157
	.byte	5,0,2,35,2,23
	.byte	'reserved_24',0,1
	.word	157
	.byte	3,5,2,35,3,23
	.byte	'PC11',0,1
	.word	157
	.byte	5,0,2,35,3,0,26
	.byte	'Ifx_P_IOCR8_Bits',0,11,214,1,3
	.word	12311
	.byte	22
	.byte	'_Ifx_P_LPCR_Bits',0,11,217,1,16,4,23
	.byte	'REN_CTRL',0,1
	.word	157
	.byte	1,7,2,35,0,23
	.byte	'RX_EN',0,1
	.word	157
	.byte	1,6,2,35,0,23
	.byte	'TERM',0,1
	.word	157
	.byte	1,5,2,35,0,23
	.byte	'LRXTERM',0,1
	.word	157
	.byte	3,2,2,35,0,23
	.byte	'LVDSM',0,1
	.word	157
	.byte	1,1,2,35,0,23
	.byte	'PS',0,1
	.word	157
	.byte	1,0,2,35,0,23
	.byte	'TEN_CTRL',0,1
	.word	157
	.byte	1,7,2,35,1,23
	.byte	'TX_EN',0,1
	.word	157
	.byte	1,6,2,35,1,23
	.byte	'VDIFFADJ',0,1
	.word	157
	.byte	2,4,2,35,1,23
	.byte	'VOSDYN',0,1
	.word	157
	.byte	1,3,2,35,1,23
	.byte	'VOSEXT',0,1
	.word	157
	.byte	1,2,2,35,1,23
	.byte	'TX_PD',0,1
	.word	157
	.byte	1,1,2,35,1,23
	.byte	'TX_PWDPD',0,1
	.word	157
	.byte	1,0,2,35,1,23
	.byte	'reserved_16',0,2
	.word	427
	.byte	16,0,2,35,2,0,26
	.byte	'Ifx_P_LPCR_Bits',0,11,233,1,3
	.word	12514
	.byte	22
	.byte	'_Ifx_P_OMCR_Bits',0,11,236,1,16,4,23
	.byte	'reserved_0',0,2
	.word	427
	.byte	16,0,2,35,0,23
	.byte	'PCL0',0,1
	.word	157
	.byte	1,7,2,35,2,23
	.byte	'PCL1',0,1
	.word	157
	.byte	1,6,2,35,2,23
	.byte	'PCL2',0,1
	.word	157
	.byte	1,5,2,35,2,23
	.byte	'PCL3',0,1
	.word	157
	.byte	1,4,2,35,2,23
	.byte	'PCL4',0,1
	.word	157
	.byte	1,3,2,35,2,23
	.byte	'PCL5',0,1
	.word	157
	.byte	1,2,2,35,2,23
	.byte	'PCL6',0,1
	.word	157
	.byte	1,1,2,35,2,23
	.byte	'PCL7',0,1
	.word	157
	.byte	1,0,2,35,2,23
	.byte	'PCL8',0,1
	.word	157
	.byte	1,7,2,35,3,23
	.byte	'PCL9',0,1
	.word	157
	.byte	1,6,2,35,3,23
	.byte	'PCL10',0,1
	.word	157
	.byte	1,5,2,35,3,23
	.byte	'PCL11',0,1
	.word	157
	.byte	1,4,2,35,3,23
	.byte	'PCL12',0,1
	.word	157
	.byte	1,3,2,35,3,23
	.byte	'PCL13',0,1
	.word	157
	.byte	1,2,2,35,3,23
	.byte	'PCL14',0,1
	.word	157
	.byte	1,1,2,35,3,23
	.byte	'PCL15',0,1
	.word	157
	.byte	1,0,2,35,3,0,26
	.byte	'Ifx_P_OMCR_Bits',0,11,255,1,3
	.word	12819
	.byte	22
	.byte	'_Ifx_P_OMCR0_Bits',0,11,130,2,16,4,23
	.byte	'reserved_0',0,2
	.word	427
	.byte	16,0,2,35,0,23
	.byte	'PCL0',0,1
	.word	157
	.byte	1,7,2,35,2,23
	.byte	'PCL1',0,1
	.word	157
	.byte	1,6,2,35,2,23
	.byte	'PCL2',0,1
	.word	157
	.byte	1,5,2,35,2,23
	.byte	'PCL3',0,1
	.word	157
	.byte	1,4,2,35,2,23
	.byte	'reserved_20',0,2
	.word	427
	.byte	12,0,2,35,2,0,26
	.byte	'Ifx_P_OMCR0_Bits',0,11,138,2,3
	.word	13152
	.byte	22
	.byte	'_Ifx_P_OMCR12_Bits',0,11,141,2,16,4,23
	.byte	'reserved_0',0,4
	.word	174
	.byte	28,4,2,35,0,23
	.byte	'PCL12',0,1
	.word	157
	.byte	1,3,2,35,3,23
	.byte	'PCL13',0,1
	.word	157
	.byte	1,2,2,35,3,23
	.byte	'PCL14',0,1
	.word	157
	.byte	1,1,2,35,3,23
	.byte	'PCL15',0,1
	.word	157
	.byte	1,0,2,35,3,0,26
	.byte	'Ifx_P_OMCR12_Bits',0,11,148,2,3
	.word	13312
	.byte	22
	.byte	'_Ifx_P_OMCR4_Bits',0,11,151,2,16,4,23
	.byte	'reserved_0',0,4
	.word	174
	.byte	20,12,2,35,0,23
	.byte	'PCL4',0,1
	.word	157
	.byte	1,3,2,35,2,23
	.byte	'PCL5',0,1
	.word	157
	.byte	1,2,2,35,2,23
	.byte	'PCL6',0,1
	.word	157
	.byte	1,1,2,35,2,23
	.byte	'PCL7',0,1
	.word	157
	.byte	1,0,2,35,2,23
	.byte	'reserved_24',0,1
	.word	157
	.byte	8,0,2,35,3,0,26
	.byte	'Ifx_P_OMCR4_Bits',0,11,159,2,3
	.word	13455
	.byte	22
	.byte	'_Ifx_P_OMCR8_Bits',0,11,162,2,16,4,23
	.byte	'reserved_0',0,4
	.word	174
	.byte	24,8,2,35,0,23
	.byte	'PCL8',0,1
	.word	157
	.byte	1,7,2,35,3,23
	.byte	'PCL9',0,1
	.word	157
	.byte	1,6,2,35,3,23
	.byte	'PCL10',0,1
	.word	157
	.byte	1,5,2,35,3,23
	.byte	'PCL11',0,1
	.word	157
	.byte	1,4,2,35,3,23
	.byte	'reserved_28',0,1
	.word	157
	.byte	4,0,2,35,3,0,26
	.byte	'Ifx_P_OMCR8_Bits',0,11,170,2,3
	.word	13615
	.byte	22
	.byte	'_Ifx_P_OMR_Bits',0,11,173,2,16,4,23
	.byte	'PS0',0,1
	.word	157
	.byte	1,7,2,35,0,23
	.byte	'PS1',0,1
	.word	157
	.byte	1,6,2,35,0,23
	.byte	'PS2',0,1
	.word	157
	.byte	1,5,2,35,0,23
	.byte	'PS3',0,1
	.word	157
	.byte	1,4,2,35,0,23
	.byte	'PS4',0,1
	.word	157
	.byte	1,3,2,35,0,23
	.byte	'PS5',0,1
	.word	157
	.byte	1,2,2,35,0,23
	.byte	'PS6',0,1
	.word	157
	.byte	1,1,2,35,0,23
	.byte	'PS7',0,1
	.word	157
	.byte	1,0,2,35,0,23
	.byte	'PS8',0,1
	.word	157
	.byte	1,7,2,35,1,23
	.byte	'PS9',0,1
	.word	157
	.byte	1,6,2,35,1,23
	.byte	'PS10',0,1
	.word	157
	.byte	1,5,2,35,1,23
	.byte	'PS11',0,1
	.word	157
	.byte	1,4,2,35,1,23
	.byte	'PS12',0,1
	.word	157
	.byte	1,3,2,35,1,23
	.byte	'PS13',0,1
	.word	157
	.byte	1,2,2,35,1,23
	.byte	'PS14',0,1
	.word	157
	.byte	1,1,2,35,1,23
	.byte	'PS15',0,1
	.word	157
	.byte	1,0,2,35,1,23
	.byte	'PCL0',0,1
	.word	157
	.byte	1,7,2,35,2,23
	.byte	'PCL1',0,1
	.word	157
	.byte	1,6,2,35,2,23
	.byte	'PCL2',0,1
	.word	157
	.byte	1,5,2,35,2,23
	.byte	'PCL3',0,1
	.word	157
	.byte	1,4,2,35,2,23
	.byte	'PCL4',0,1
	.word	157
	.byte	1,3,2,35,2,23
	.byte	'PCL5',0,1
	.word	157
	.byte	1,2,2,35,2,23
	.byte	'PCL6',0,1
	.word	157
	.byte	1,1,2,35,2,23
	.byte	'PCL7',0,1
	.word	157
	.byte	1,0,2,35,2,23
	.byte	'PCL8',0,1
	.word	157
	.byte	1,7,2,35,3,23
	.byte	'PCL9',0,1
	.word	157
	.byte	1,6,2,35,3,23
	.byte	'PCL10',0,1
	.word	157
	.byte	1,5,2,35,3,23
	.byte	'PCL11',0,1
	.word	157
	.byte	1,4,2,35,3,23
	.byte	'PCL12',0,1
	.word	157
	.byte	1,3,2,35,3,23
	.byte	'PCL13',0,1
	.word	157
	.byte	1,2,2,35,3,23
	.byte	'PCL14',0,1
	.word	157
	.byte	1,1,2,35,3,23
	.byte	'PCL15',0,1
	.word	157
	.byte	1,0,2,35,3,0,26
	.byte	'Ifx_P_OMR_Bits',0,11,207,2,3
	.word	13777
	.byte	22
	.byte	'_Ifx_P_OMSR_Bits',0,11,210,2,16,4,23
	.byte	'PS0',0,1
	.word	157
	.byte	1,7,2,35,0,23
	.byte	'PS1',0,1
	.word	157
	.byte	1,6,2,35,0,23
	.byte	'PS2',0,1
	.word	157
	.byte	1,5,2,35,0,23
	.byte	'PS3',0,1
	.word	157
	.byte	1,4,2,35,0,23
	.byte	'PS4',0,1
	.word	157
	.byte	1,3,2,35,0,23
	.byte	'PS5',0,1
	.word	157
	.byte	1,2,2,35,0,23
	.byte	'PS6',0,1
	.word	157
	.byte	1,1,2,35,0,23
	.byte	'PS7',0,1
	.word	157
	.byte	1,0,2,35,0,23
	.byte	'PS8',0,1
	.word	157
	.byte	1,7,2,35,1,23
	.byte	'PS9',0,1
	.word	157
	.byte	1,6,2,35,1,23
	.byte	'PS10',0,1
	.word	157
	.byte	1,5,2,35,1,23
	.byte	'PS11',0,1
	.word	157
	.byte	1,4,2,35,1,23
	.byte	'PS12',0,1
	.word	157
	.byte	1,3,2,35,1,23
	.byte	'PS13',0,1
	.word	157
	.byte	1,2,2,35,1,23
	.byte	'PS14',0,1
	.word	157
	.byte	1,1,2,35,1,23
	.byte	'PS15',0,1
	.word	157
	.byte	1,0,2,35,1,23
	.byte	'reserved_16',0,2
	.word	427
	.byte	16,0,2,35,2,0,26
	.byte	'Ifx_P_OMSR_Bits',0,11,229,2,3
	.word	14332
	.byte	22
	.byte	'_Ifx_P_OMSR0_Bits',0,11,232,2,16,4,23
	.byte	'PS0',0,1
	.word	157
	.byte	1,7,2,35,0,23
	.byte	'PS1',0,1
	.word	157
	.byte	1,6,2,35,0,23
	.byte	'PS2',0,1
	.word	157
	.byte	1,5,2,35,0,23
	.byte	'PS3',0,1
	.word	157
	.byte	1,4,2,35,0,23
	.byte	'reserved_4',0,4
	.word	174
	.byte	28,0,2,35,0,0,26
	.byte	'Ifx_P_OMSR0_Bits',0,11,239,2,3
	.word	14650
	.byte	22
	.byte	'_Ifx_P_OMSR12_Bits',0,11,242,2,16,4,23
	.byte	'reserved_0',0,2
	.word	427
	.byte	12,4,2,35,0,23
	.byte	'PS12',0,1
	.word	157
	.byte	1,3,2,35,1,23
	.byte	'PS13',0,1
	.word	157
	.byte	1,2,2,35,1,23
	.byte	'PS14',0,1
	.word	157
	.byte	1,1,2,35,1,23
	.byte	'PS15',0,1
	.word	157
	.byte	1,0,2,35,1,23
	.byte	'reserved_16',0,2
	.word	427
	.byte	16,0,2,35,2,0,26
	.byte	'Ifx_P_OMSR12_Bits',0,11,250,2,3
	.word	14783
	.byte	22
	.byte	'_Ifx_P_OMSR4_Bits',0,11,253,2,16,4,23
	.byte	'reserved_0',0,1
	.word	157
	.byte	4,4,2,35,0,23
	.byte	'PS4',0,1
	.word	157
	.byte	1,3,2,35,0,23
	.byte	'PS5',0,1
	.word	157
	.byte	1,2,2,35,0,23
	.byte	'PS6',0,1
	.word	157
	.byte	1,1,2,35,0,23
	.byte	'PS7',0,1
	.word	157
	.byte	1,0,2,35,0,23
	.byte	'reserved_8',0,4
	.word	174
	.byte	24,0,2,35,0,0,26
	.byte	'Ifx_P_OMSR4_Bits',0,11,133,3,3
	.word	14945
	.byte	22
	.byte	'_Ifx_P_OMSR8_Bits',0,11,136,3,16,4,23
	.byte	'reserved_0',0,1
	.word	157
	.byte	8,0,2,35,0,23
	.byte	'PS8',0,1
	.word	157
	.byte	1,7,2,35,1,23
	.byte	'PS9',0,1
	.word	157
	.byte	1,6,2,35,1,23
	.byte	'PS10',0,1
	.word	157
	.byte	1,5,2,35,1,23
	.byte	'PS11',0,1
	.word	157
	.byte	1,4,2,35,1,23
	.byte	'reserved_12',0,4
	.word	174
	.byte	20,0,2,35,0,0,26
	.byte	'Ifx_P_OMSR8_Bits',0,11,144,3,3
	.word	15100
	.byte	22
	.byte	'_Ifx_P_OUT_Bits',0,11,147,3,16,4,23
	.byte	'P0',0,1
	.word	157
	.byte	1,7,2,35,0,23
	.byte	'P1',0,1
	.word	157
	.byte	1,6,2,35,0,23
	.byte	'P2',0,1
	.word	157
	.byte	1,5,2,35,0,23
	.byte	'P3',0,1
	.word	157
	.byte	1,4,2,35,0,23
	.byte	'P4',0,1
	.word	157
	.byte	1,3,2,35,0,23
	.byte	'P5',0,1
	.word	157
	.byte	1,2,2,35,0,23
	.byte	'P6',0,1
	.word	157
	.byte	1,1,2,35,0,23
	.byte	'P7',0,1
	.word	157
	.byte	1,0,2,35,0,23
	.byte	'P8',0,1
	.word	157
	.byte	1,7,2,35,1,23
	.byte	'P9',0,1
	.word	157
	.byte	1,6,2,35,1,23
	.byte	'P10',0,1
	.word	157
	.byte	1,5,2,35,1,23
	.byte	'P11',0,1
	.word	157
	.byte	1,4,2,35,1,23
	.byte	'P12',0,1
	.word	157
	.byte	1,3,2,35,1,23
	.byte	'P13',0,1
	.word	157
	.byte	1,2,2,35,1,23
	.byte	'P14',0,1
	.word	157
	.byte	1,1,2,35,1,23
	.byte	'P15',0,1
	.word	157
	.byte	1,0,2,35,1,23
	.byte	'reserved_16',0,2
	.word	427
	.byte	16,0,2,35,2,0,26
	.byte	'Ifx_P_OUT_Bits',0,11,166,3,3
	.word	15258
	.byte	22
	.byte	'_Ifx_P_PCSR_Bits',0,11,169,3,16,4,23
	.byte	'SEL0',0,1
	.word	157
	.byte	1,7,2,35,0,23
	.byte	'SEL1',0,1
	.word	157
	.byte	1,6,2,35,0,23
	.byte	'SEL2',0,1
	.word	157
	.byte	1,5,2,35,0,23
	.byte	'SEL3',0,1
	.word	157
	.byte	1,4,2,35,0,23
	.byte	'SEL4',0,1
	.word	157
	.byte	1,3,2,35,0,23
	.byte	'SEL5',0,1
	.word	157
	.byte	1,2,2,35,0,23
	.byte	'SEL6',0,1
	.word	157
	.byte	1,1,2,35,0,23
	.byte	'SEL7',0,1
	.word	157
	.byte	1,0,2,35,0,23
	.byte	'SEL8',0,1
	.word	157
	.byte	1,7,2,35,1,23
	.byte	'SEL9',0,1
	.word	157
	.byte	1,6,2,35,1,23
	.byte	'SEL10',0,1
	.word	157
	.byte	1,5,2,35,1,23
	.byte	'SEL11',0,1
	.word	157
	.byte	1,4,2,35,1,23
	.byte	'SEL12',0,1
	.word	157
	.byte	1,3,2,35,1,23
	.byte	'SEL13',0,1
	.word	157
	.byte	1,2,2,35,1,23
	.byte	'SEL14',0,1
	.word	157
	.byte	1,1,2,35,1,23
	.byte	'SEL15',0,1
	.word	157
	.byte	1,0,2,35,1,23
	.byte	'reserved_16',0,2
	.word	427
	.byte	15,1,2,35,2,23
	.byte	'LCK',0,1
	.word	157
	.byte	1,0,2,35,3,0,26
	.byte	'Ifx_P_PCSR_Bits',0,11,189,3,3
	.word	15558
	.byte	22
	.byte	'_Ifx_P_PDISC_Bits',0,11,192,3,16,4,23
	.byte	'PDIS0',0,1
	.word	157
	.byte	1,7,2,35,0,23
	.byte	'PDIS1',0,1
	.word	157
	.byte	1,6,2,35,0,23
	.byte	'PDIS2',0,1
	.word	157
	.byte	1,5,2,35,0,23
	.byte	'PDIS3',0,1
	.word	157
	.byte	1,4,2,35,0,23
	.byte	'PDIS4',0,1
	.word	157
	.byte	1,3,2,35,0,23
	.byte	'PDIS5',0,1
	.word	157
	.byte	1,2,2,35,0,23
	.byte	'PDIS6',0,1
	.word	157
	.byte	1,1,2,35,0,23
	.byte	'PDIS7',0,1
	.word	157
	.byte	1,0,2,35,0,23
	.byte	'PDIS8',0,1
	.word	157
	.byte	1,7,2,35,1,23
	.byte	'PDIS9',0,1
	.word	157
	.byte	1,6,2,35,1,23
	.byte	'PDIS10',0,1
	.word	157
	.byte	1,5,2,35,1,23
	.byte	'PDIS11',0,1
	.word	157
	.byte	1,4,2,35,1,23
	.byte	'PDIS12',0,1
	.word	157
	.byte	1,3,2,35,1,23
	.byte	'PDIS13',0,1
	.word	157
	.byte	1,2,2,35,1,23
	.byte	'PDIS14',0,1
	.word	157
	.byte	1,1,2,35,1,23
	.byte	'PDIS15',0,1
	.word	157
	.byte	1,0,2,35,1,23
	.byte	'reserved_16',0,2
	.word	427
	.byte	16,0,2,35,2,0,26
	.byte	'Ifx_P_PDISC_Bits',0,11,211,3,3
	.word	15907
	.byte	22
	.byte	'_Ifx_P_PDR0_Bits',0,11,214,3,16,4,23
	.byte	'PD0',0,1
	.word	157
	.byte	2,6,2,35,0,23
	.byte	'PL0',0,1
	.word	157
	.byte	2,4,2,35,0,23
	.byte	'PD1',0,1
	.word	157
	.byte	2,2,2,35,0,23
	.byte	'PL1',0,1
	.word	157
	.byte	2,0,2,35,0,23
	.byte	'PD2',0,1
	.word	157
	.byte	2,6,2,35,1,23
	.byte	'PL2',0,1
	.word	157
	.byte	2,4,2,35,1,23
	.byte	'PD3',0,1
	.word	157
	.byte	2,2,2,35,1,23
	.byte	'PL3',0,1
	.word	157
	.byte	2,0,2,35,1,23
	.byte	'PD4',0,1
	.word	157
	.byte	2,6,2,35,2,23
	.byte	'PL4',0,1
	.word	157
	.byte	2,4,2,35,2,23
	.byte	'PD5',0,1
	.word	157
	.byte	2,2,2,35,2,23
	.byte	'PL5',0,1
	.word	157
	.byte	2,0,2,35,2,23
	.byte	'PD6',0,1
	.word	157
	.byte	2,6,2,35,3,23
	.byte	'PL6',0,1
	.word	157
	.byte	2,4,2,35,3,23
	.byte	'PD7',0,1
	.word	157
	.byte	2,2,2,35,3,23
	.byte	'PL7',0,1
	.word	157
	.byte	2,0,2,35,3,0,26
	.byte	'Ifx_P_PDR0_Bits',0,11,232,3,3
	.word	16259
	.byte	22
	.byte	'_Ifx_P_PDR1_Bits',0,11,235,3,16,4,23
	.byte	'PD8',0,1
	.word	157
	.byte	2,6,2,35,0,23
	.byte	'PL8',0,1
	.word	157
	.byte	2,4,2,35,0,23
	.byte	'PD9',0,1
	.word	157
	.byte	2,2,2,35,0,23
	.byte	'PL9',0,1
	.word	157
	.byte	2,0,2,35,0,23
	.byte	'PD10',0,1
	.word	157
	.byte	2,6,2,35,1,23
	.byte	'PL10',0,1
	.word	157
	.byte	2,4,2,35,1,23
	.byte	'PD11',0,1
	.word	157
	.byte	2,2,2,35,1,23
	.byte	'PL11',0,1
	.word	157
	.byte	2,0,2,35,1,23
	.byte	'PD12',0,1
	.word	157
	.byte	2,6,2,35,2,23
	.byte	'PL12',0,1
	.word	157
	.byte	2,4,2,35,2,23
	.byte	'PD13',0,1
	.word	157
	.byte	2,2,2,35,2,23
	.byte	'PL13',0,1
	.word	157
	.byte	2,0,2,35,2,23
	.byte	'PD14',0,1
	.word	157
	.byte	2,6,2,35,3,23
	.byte	'PL14',0,1
	.word	157
	.byte	2,4,2,35,3,23
	.byte	'PD15',0,1
	.word	157
	.byte	2,2,2,35,3,23
	.byte	'PL15',0,1
	.word	157
	.byte	2,0,2,35,3,0,26
	.byte	'Ifx_P_PDR1_Bits',0,11,253,3,3
	.word	16548
	.byte	24,11,133,4,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	10360
	.byte	4,2,35,0,0,26
	.byte	'Ifx_P_ACCEN0',0,11,138,4,3
	.word	16849
	.byte	24,11,141,4,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	10913
	.byte	4,2,35,0,0,26
	.byte	'Ifx_P_ACCEN1',0,11,146,4,3
	.word	16911
	.byte	24,11,149,4,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	10986
	.byte	4,2,35,0,0,26
	.byte	'Ifx_P_ESR',0,11,154,4,3
	.word	16973
	.byte	24,11,157,4,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	11301
	.byte	4,2,35,0,0,26
	.byte	'Ifx_P_ID',0,11,162,4,3
	.word	17032
	.byte	24,11,165,4,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	11404
	.byte	4,2,35,0,0,26
	.byte	'Ifx_P_IN',0,11,170,4,3
	.word	17090
	.byte	24,11,173,4,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	11702
	.byte	4,2,35,0,0,26
	.byte	'Ifx_P_IOCR0',0,11,178,4,3
	.word	17148
	.byte	24,11,181,4,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	11903
	.byte	4,2,35,0,0,26
	.byte	'Ifx_P_IOCR12',0,11,186,4,3
	.word	17209
	.byte	24,11,189,4,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	12110
	.byte	4,2,35,0,0,26
	.byte	'Ifx_P_IOCR4',0,11,194,4,3
	.word	17271
	.byte	24,11,197,4,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	12311
	.byte	4,2,35,0,0,26
	.byte	'Ifx_P_IOCR8',0,11,202,4,3
	.word	17332
	.byte	24,11,205,4,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	12514
	.byte	4,2,35,0,0,26
	.byte	'Ifx_P_LPCR',0,11,210,4,3
	.word	17393
	.byte	24,11,213,4,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	12819
	.byte	4,2,35,0,0,26
	.byte	'Ifx_P_OMCR',0,11,218,4,3
	.word	17453
	.byte	24,11,221,4,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	13152
	.byte	4,2,35,0,0,26
	.byte	'Ifx_P_OMCR0',0,11,226,4,3
	.word	17513
	.byte	24,11,229,4,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	13312
	.byte	4,2,35,0,0,26
	.byte	'Ifx_P_OMCR12',0,11,234,4,3
	.word	17574
	.byte	24,11,237,4,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	13455
	.byte	4,2,35,0,0,26
	.byte	'Ifx_P_OMCR4',0,11,242,4,3
	.word	17636
	.byte	24,11,245,4,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	13615
	.byte	4,2,35,0,0,26
	.byte	'Ifx_P_OMCR8',0,11,250,4,3
	.word	17697
	.byte	24,11,253,4,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	13777
	.byte	4,2,35,0,0,26
	.byte	'Ifx_P_OMR',0,11,130,5,3
	.word	17758
	.byte	24,11,133,5,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	14332
	.byte	4,2,35,0,0,26
	.byte	'Ifx_P_OMSR',0,11,138,5,3
	.word	17817
	.byte	24,11,141,5,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	14650
	.byte	4,2,35,0,0,26
	.byte	'Ifx_P_OMSR0',0,11,146,5,3
	.word	17877
	.byte	24,11,149,5,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	14783
	.byte	4,2,35,0,0,26
	.byte	'Ifx_P_OMSR12',0,11,154,5,3
	.word	17938
	.byte	24,11,157,5,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	14945
	.byte	4,2,35,0,0,26
	.byte	'Ifx_P_OMSR4',0,11,162,5,3
	.word	18000
	.byte	24,11,165,5,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	15100
	.byte	4,2,35,0,0,26
	.byte	'Ifx_P_OMSR8',0,11,170,5,3
	.word	18061
	.byte	24,11,173,5,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	15258
	.byte	4,2,35,0,0,26
	.byte	'Ifx_P_OUT',0,11,178,5,3
	.word	18122
	.byte	24,11,181,5,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	15558
	.byte	4,2,35,0,0,26
	.byte	'Ifx_P_PCSR',0,11,186,5,3
	.word	18181
	.byte	24,11,189,5,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	15907
	.byte	4,2,35,0,0,26
	.byte	'Ifx_P_PDISC',0,11,194,5,3
	.word	18241
	.byte	24,11,197,5,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	16259
	.byte	4,2,35,0,0,26
	.byte	'Ifx_P_PDR0',0,11,202,5,3
	.word	18302
	.byte	24,11,205,5,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	16548
	.byte	4,2,35,0,0,26
	.byte	'Ifx_P_PDR1',0,11,210,5,3
	.word	18362
	.byte	26
	.byte	'Dcm_SecLevelType',0,12,45,15
	.word	157
	.byte	26
	.byte	'Dcm_SesCtrlType',0,12,50,15
	.word	157
	.byte	26
	.byte	'Dcm_ProtocolType',0,12,54,15
	.word	157
	.byte	26
	.byte	'Dem_EventIdType',0,12,175,1,16
	.word	427
	.byte	26
	.byte	'Dem_EventStatusType',0,12,178,1,15
	.word	157
	.byte	26
	.byte	'Dem_UdsStatusByteType',0,12,202,1,15
	.word	157
	.byte	26
	.byte	'Dem_IndicatorStatusType',0,12,216,1,15
	.word	157
	.byte	26
	.byte	'ABSActive_IDT',0,12,151,3,15
	.word	157
	.byte	26
	.byte	'ABSFailed_IDT',0,12,152,3,15
	.word	157
	.byte	26
	.byte	'ABS_EBDFailed_IDT',0,12,153,3,15
	.word	157
	.byte	26
	.byte	'ABS_FLWheelDirection_IDT',0,12,154,3,15
	.word	157
	.byte	26
	.byte	'ABS_FLWheelSpeedInvalid_IDT',0,12,155,3,15
	.word	157
	.byte	26
	.byte	'ABS_FLWheelSpeedKPH_IDT',0,12,156,3,16
	.word	427
	.byte	26
	.byte	'ABS_FLWheelSpeedRCSts_IDT',0,12,157,3,15
	.word	157
	.byte	26
	.byte	'ABS_FLWheelSpeedRC_IDT',0,12,158,3,16
	.word	427
	.byte	26
	.byte	'ABS_FRWheelDirection_IDT',0,12,159,3,15
	.word	157
	.byte	26
	.byte	'ABS_FRWheelSpeedInvalid_IDT',0,12,160,3,15
	.word	157
	.byte	26
	.byte	'ABS_FRWheelSpeedKPH_IDT',0,12,161,3,16
	.word	427
	.byte	26
	.byte	'ABS_FRWheelSpeedRCSts_IDT',0,12,162,3,15
	.word	157
	.byte	26
	.byte	'ABS_FRWheelSpeedRC_IDT',0,12,163,3,16
	.word	427
	.byte	26
	.byte	'ABS_FWSpeMCUKPH_AliveCounter_IDT',0,12,164,3,15
	.word	157
	.byte	26
	.byte	'ABS_FWSpeMCUKPH_CheckSum_IDT',0,12,165,3,15
	.word	157
	.byte	26
	.byte	'ABS_HAZActive_IDT',0,12,166,3,15
	.word	157
	.byte	26
	.byte	'ABS_LowBrakeFluid_IDT',0,12,167,3,15
	.word	157
	.byte	26
	.byte	'ABS_RLWheelDirection_IDT',0,12,168,3,15
	.word	157
	.byte	26
	.byte	'ABS_RLWheelSpeedInvalid_IDT',0,12,169,3,15
	.word	157
	.byte	26
	.byte	'ABS_RLWheelSpeedKPH_IDT',0,12,170,3,16
	.word	427
	.byte	26
	.byte	'ABS_RLWheelSpeedRCSts_IDT',0,12,171,3,15
	.word	157
	.byte	26
	.byte	'ABS_RLWheelSpeedRC_IDT',0,12,172,3,16
	.word	427
	.byte	26
	.byte	'ABS_RRWheelDirection_IDT',0,12,173,3,15
	.word	157
	.byte	26
	.byte	'ABS_RRWheelSpeedInvalid_IDT',0,12,174,3,15
	.word	157
	.byte	26
	.byte	'ABS_RRWheelSpeedKPH_IDT',0,12,175,3,16
	.word	427
	.byte	26
	.byte	'ABS_RRWheelSpeedRCSts_IDT',0,12,176,3,15
	.word	157
	.byte	26
	.byte	'ABS_RRWheelSpeedRC_IDT',0,12,177,3,16
	.word	427
	.byte	26
	.byte	'ABS_RWSpeMCUKPH_AliveCounter_IDT',0,12,178,3,15
	.word	157
	.byte	26
	.byte	'ABS_RWSpeMCUKPH_CheckSum_IDT',0,12,179,3,15
	.word	157
	.byte	26
	.byte	'ABS_Status_AliveCounter_IDT',0,12,180,3,15
	.word	157
	.byte	26
	.byte	'ABS_Status_CheckSum_IDT',0,12,181,3,15
	.word	157
	.byte	26
	.byte	'ABS_VehicleSpeedInvalid_IDT',0,12,182,3,15
	.word	157
	.byte	26
	.byte	'ABS_VehicleSpeed_IDT',0,12,183,3,16
	.word	427
	.byte	26
	.byte	'ABS_WheelSpeMCURC_AliveCounter_IDT',0,12,184,3,15
	.word	157
	.byte	26
	.byte	'ABS_WheelSpeMCURC_CheckSum_IDT',0,12,185,3,15
	.word	157
	.byte	26
	.byte	'ACC_ObjDispSts_IDT',0,12,197,3,15
	.word	157
	.byte	12,12,198,3,9,36,13
	.byte	'ADAS_ACC_SpdUnit',0
	.word	157
	.byte	1,2,35,0,13
	.byte	'ADAS_ACC_TargetSpeed',0
	.word	157
	.byte	1,2,35,1,13
	.byte	'ADAS_ACC_OperatingSts',0
	.word	157
	.byte	1,2,35,2,13
	.byte	'ADAS_ACC_TimeGapLevel',0
	.word	157
	.byte	1,2,35,3,13
	.byte	'ADAS_ACC_DistanceLevel',0
	.word	157
	.byte	1,2,35,4,13
	.byte	'ADAS_ACC_ObjDispSts',0
	.word	157
	.byte	1,2,35,5,13
	.byte	'ADAS_ACC_TakeOverReq',0
	.word	157
	.byte	1,2,35,6,13
	.byte	'ADAS_AccelerationReq',0
	.word	8213
	.byte	4,2,35,8,13
	.byte	'ADAS_MaxSoftAcceleration',0
	.word	8213
	.byte	4,2,35,12,13
	.byte	'ADAS_MinSoftAcceleration',0
	.word	8213
	.byte	4,2,35,16,13
	.byte	'ADAS_IBS_StopReq',0
	.word	157
	.byte	1,2,35,20,13
	.byte	'ADAS_IBS_CarStarting',0
	.word	157
	.byte	1,2,35,21,13
	.byte	'ADAS_ACC_BrakePreferred',0
	.word	157
	.byte	1,2,35,22,13
	.byte	'ADAS_IBS_MinBreakReq',0
	.word	157
	.byte	1,2,35,23,13
	.byte	'ADAS_VLCShutDownReq',0
	.word	157
	.byte	1,2,35,24,13
	.byte	'ADAS_VLCModeReq',0
	.word	157
	.byte	1,2,35,25,13
	.byte	'ACC_AdtUpperJerkLimit',0
	.word	8213
	.byte	4,2,35,26,13
	.byte	'ACC_AdtLowerJerkLimit',0
	.word	8213
	.byte	4,2,35,30,13
	.byte	'ACC_TxtInfoForDriver',0
	.word	157
	.byte	1,2,35,34,13
	.byte	'ACC_DriveoffReq',0
	.word	157
	.byte	1,2,35,35,0,26
	.byte	'ACC_Output',0,12,220,3,3
	.word	19838
	.byte	26
	.byte	'ACC_TakeOverReq_IDT',0,12,222,3,15
	.word	157
	.byte	26
	.byte	'ACU_AirbagWarningStatus_IDT',0,12,224,3,15
	.word	157
	.byte	26
	.byte	'ACU_AliveCounter_IDT',0,12,225,3,15
	.word	157
	.byte	26
	.byte	'ACU_CheckSum_IDT',0,12,226,3,15
	.word	157
	.byte	26
	.byte	'ACU_CoDAirbagStatus_IDT',0,12,227,3,15
	.word	157
	.byte	26
	.byte	'ACU_CoDSeatOccupSensorStat_IDT',0,12,228,3,15
	.word	157
	.byte	26
	.byte	'ACU_CoDSeatbeltBucklestatus_IDT',0,12,229,3,15
	.word	157
	.byte	26
	.byte	'ACU_CoDSeatbletPTighten_IDT',0,12,230,3,15
	.word	157
	.byte	26
	.byte	'ACU_CrashFrontOutputSts_IDT',0,12,231,3,15
	.word	157
	.byte	26
	.byte	'ACU_CrashLeftOutputSts_IDT',0,12,232,3,15
	.word	157
	.byte	26
	.byte	'ACU_CrashRearOutputSts_IDT',0,12,233,3,15
	.word	157
	.byte	26
	.byte	'ACU_CrashRightOutputSts_IDT',0,12,234,3,15
	.word	157
	.byte	26
	.byte	'ACU_CrashSts_IDT',0,12,235,3,15
	.word	157
	.byte	26
	.byte	'ACU_DAirbagStatus_IDT',0,12,236,3,15
	.word	157
	.byte	26
	.byte	'ACU_DSeatOccupSensorStat_IDT',0,12,237,3,15
	.word	157
	.byte	26
	.byte	'ACU_DSeatbeltBucklestatus_IDT',0,12,238,3,15
	.word	157
	.byte	26
	.byte	'ACU_DSeatbletPTighten_IDT',0,12,239,3,15
	.word	157
	.byte	26
	.byte	'ACU_LCABsts_IDT',0,12,240,3,15
	.word	157
	.byte	26
	.byte	'ACU_LPSeatOccupSensorStat_IDT',0,12,241,3,15
	.word	157
	.byte	26
	.byte	'ACU_LPSeatbeltBucklestatus_IDT',0,12,242,3,15
	.word	157
	.byte	26
	.byte	'ACU_LSABsts_IDT',0,12,243,3,15
	.word	157
	.byte	26
	.byte	'ACU_MPSeatOccupSensorStat_IDT',0,12,244,3,15
	.word	157
	.byte	26
	.byte	'ACU_MPSeatbeltBucklestatus_IDT',0,12,245,3,15
	.word	157
	.byte	26
	.byte	'ACU_RCABsts_IDT',0,12,246,3,15
	.word	157
	.byte	26
	.byte	'ACU_RPSeatOccupSensorStat_IDT',0,12,247,3,15
	.word	157
	.byte	26
	.byte	'ACU_RPSeatbeltBucklestatus_IDT',0,12,248,3,15
	.word	157
	.byte	26
	.byte	'ACU_RSABsts_IDT',0,12,249,3,15
	.word	157
	.byte	26
	.byte	'ADAS_01_Checksum_IDT',0,12,250,3,15
	.word	157
	.byte	26
	.byte	'ADAS_01_RollingCounter_IDT',0,12,251,3,15
	.word	157
	.byte	26
	.byte	'ADAS_02_Checksum_IDT',0,12,252,3,15
	.word	157
	.byte	26
	.byte	'ADAS_02_RollingCounter_IDT',0,12,253,3,15
	.word	157
	.byte	26
	.byte	'ADAS_03_Checksum_IDT',0,12,254,3,15
	.word	157
	.byte	26
	.byte	'ADAS_03_RollingCounter_IDT',0,12,255,3,15
	.word	157
	.byte	26
	.byte	'ADAS_ACC_DistanceLevel_IDT',0,12,129,4,15
	.word	157
	.byte	26
	.byte	'ADAS_ACC_OperatingSts_IDT',0,12,131,4,15
	.word	157
	.byte	26
	.byte	'ADAS_ACC_SpdUnit_IDT',0,12,132,4,15
	.word	157
	.byte	26
	.byte	'ADAS_ACC_TargetSpeed_IDT',0,12,134,4,15
	.word	157
	.byte	26
	.byte	'ADAS_ACC_TimeGapLevel_IDT',0,12,135,4,15
	.word	157
	.byte	26
	.byte	'ADAS_AEB_TgtDecel_ReqValue_IDT',0,12,139,4,16
	.word	427
	.byte	26
	.byte	'ADAS_AccelerationReq_IDT',0,12,159,4,16
	.word	427
	.byte	12,12,160,4,9,20,13
	.byte	'ADAS_AEB_TgtDecel_ReqValue',0
	.word	8213
	.byte	4,2,35,0,13
	.byte	'ADAS_AEB_AbpReq',0
	.word	157
	.byte	1,2,35,4,13
	.byte	'ADAS_IBS_EBAReq',0
	.word	157
	.byte	1,2,35,5,13
	.byte	'AEB_AWB_Level',0
	.word	157
	.byte	1,2,35,6,13
	.byte	'AEB_ABA_Req',0
	.word	157
	.byte	1,2,35,7,13
	.byte	'AEB_VehHldReq',0
	.word	157
	.byte	1,2,35,8,13
	.byte	'AEB_TgtDecel_Req',0
	.word	157
	.byte	1,2,35,9,13
	.byte	'AEB_AWB_Req',0
	.word	157
	.byte	1,2,35,10,13
	.byte	'ADAS_AEB_AbaLevel',0
	.word	157
	.byte	1,2,35,11,13
	.byte	'ADAS_AEB_FuncSWResp',0
	.word	157
	.byte	1,2,35,12,13
	.byte	'AEB_FuncSts',0
	.word	157
	.byte	1,2,35,13,13
	.byte	'AEB_VehActive',0
	.word	157
	.byte	1,2,35,14,13
	.byte	'AEB_VRUActive',0
	.word	157
	.byte	1,2,35,15,13
	.byte	'AEB_ErrorSts',0
	.word	157
	.byte	1,2,35,16,13
	.byte	'AEB_FCW_SnvtyResp',0
	.word	157
	.byte	1,2,35,17,13
	.byte	'AEB_FCW_Warning',0
	.word	157
	.byte	1,2,35,18,0,26
	.byte	'AEB_OutPut',0,12,178,4,3
	.word	21829
	.byte	12,12,180,4,9,24,13
	.byte	'ADAS_LSS_AssidFormResp',0
	.word	157
	.byte	1,2,35,0,13
	.byte	'ADAS_LSS_AngCmdReqPortnValue',0
	.word	8213
	.byte	4,2,35,2,13
	.byte	'ADAS_EPS_TargetSteeringAngle',0
	.word	8213
	.byte	4,2,35,6,13
	.byte	'ADAS_EPS_Vibration_Req',0
	.word	157
	.byte	1,2,35,10,13
	.byte	'ADAS_LSS_VoiceWarn',0
	.word	157
	.byte	1,2,35,11,13
	.byte	'ADAS_LSS_HandsoffWarn',0
	.word	157
	.byte	1,2,35,12,13
	.byte	'ADAS_LSS_FuncResp',0
	.word	157
	.byte	1,2,35,13,13
	.byte	'ADAS_EPS_AngReqSts',0
	.word	157
	.byte	1,2,35,14,13
	.byte	'ADAS_LSS_LeLineTrackingSts',0
	.word	157
	.byte	1,2,35,15,13
	.byte	'ADAS_LSS_RiLineTrackingSts',0
	.word	157
	.byte	1,2,35,16,13
	.byte	'ADAS_LSS_Available',0
	.word	157
	.byte	1,2,35,17,13
	.byte	'ADAS_LSS_FunSts',0
	.word	157
	.byte	1,2,35,18,13
	.byte	'ADAS_LSS_ErrSts',0
	.word	157
	.byte	1,2,35,19,13
	.byte	'ADAS_LSS_WarnFromResp',0
	.word	157
	.byte	1,2,35,20,13
	.byte	'FC_CalibrationSts',0
	.word	157
	.byte	1,2,35,21,13
	.byte	'FC_BlockageSts',0
	.word	157
	.byte	1,2,35,22,0,26
	.byte	'LSS_Output',0,12,198,4,3
	.word	22253
	.byte	12,12,200,4,9,12,13
	.byte	'ADAS_TSR_SWSts',0
	.word	157
	.byte	1,2,35,0,13
	.byte	'TSR_SLWSwtResp',0
	.word	157
	.byte	1,2,35,1,13
	.byte	'ADAS_TSR_OperationSts',0
	.word	157
	.byte	1,2,35,2,13
	.byte	'ADAS_TSR_SpeedLimit',0
	.word	157
	.byte	1,2,35,3,13
	.byte	'TSR_TrafSign',0
	.word	157
	.byte	1,2,35,4,13
	.byte	'TSR_SpdAssistInfoDisp',0
	.word	157
	.byte	1,2,35,5,13
	.byte	'TSR_Warning_offset',0
	.word	157
	.byte	1,2,35,6,13
	.byte	'TSR_SLWVisualWarn',0
	.word	157
	.byte	1,2,35,7,13
	.byte	'TSR_SLWVoiceWarn',0
	.word	157
	.byte	1,2,35,8,0,26
	.byte	'TSR_Output',0,12,211,4,3
	.word	22766
	.byte	26
	.byte	'ADAS_EPS_AngReqSts_IDT',0,12,223,4,15
	.word	157
	.byte	26
	.byte	'ADAS_EPS_TargetSteeringAngle_IDT',0,12,224,4,16
	.word	427
	.byte	26
	.byte	'ADAS_EPS_Vibration_Req_IDT',0,12,225,4,15
	.word	157
	.byte	26
	.byte	'ADAS_LSS_AngCmdReqPortnValue_IDT',0,12,235,4,16
	.word	427
	.byte	26
	.byte	'ADAS_LSS_AssidFormResp_IDT',0,12,236,4,15
	.word	157
	.byte	26
	.byte	'ADAS_LSS_FuncResp_IDT',0,12,240,4,15
	.word	157
	.byte	26
	.byte	'ADAS_LSS_HandsoffWarn_IDT',0,12,241,4,15
	.word	157
	.byte	26
	.byte	'ADAS_LSS_LeLineTrackingSts_IDT',0,12,242,4,15
	.word	157
	.byte	26
	.byte	'ADAS_LSS_RiLineTrackingSts_IDT',0,12,243,4,15
	.word	157
	.byte	26
	.byte	'ADAS_LSS_VoiceWarn_IDT',0,12,244,4,15
	.word	157
	.byte	26
	.byte	'ADAS_MaxSoftAcceleration_IDT',0,12,247,4,16
	.word	427
	.byte	26
	.byte	'ADAS_MinSoftAcceleration_IDT',0,12,248,4,16
	.word	427
	.byte	14,16
	.word	157
	.byte	15,15,0,26
	.byte	'serial_number_16',0,12,170,5,15
	.word	23477
	.byte	12,12,171,5,9,84,13
	.byte	'time_stamp',0
	.word	8061
	.byte	8,2,35,0,13
	.byte	'frame_index',0
	.word	292
	.byte	4,2,35,8,13
	.byte	'p0_x',0
	.word	8213
	.byte	4,2,35,12,13
	.byte	'p0_y',0
	.word	8213
	.byte	4,2,35,16,13
	.byte	'p1_x',0
	.word	8213
	.byte	4,2,35,20,13
	.byte	'p1_y',0
	.word	8213
	.byte	4,2,35,24,13
	.byte	'p2_x',0
	.word	8213
	.byte	4,2,35,28,13
	.byte	'p2_y',0
	.word	8213
	.byte	4,2,35,32,13
	.byte	'p3_x',0
	.word	8213
	.byte	4,2,35,36,13
	.byte	'p3_y',0
	.word	8213
	.byte	4,2,35,40,13
	.byte	'width',0
	.word	8213
	.byte	4,2,35,44,13
	.byte	'depth',0
	.word	8213
	.byte	4,2,35,48,13
	.byte	'direction',0
	.word	157
	.byte	1,2,35,52,13
	.byte	'slot_type',0
	.word	157
	.byte	1,2,35,53,13
	.byte	'slot_status',0
	.word	157
	.byte	1,2,35,54,13
	.byte	'slot_detection_type',0
	.word	157
	.byte	1,2,35,55,13
	.byte	'slot_occupied',0
	.word	157
	.byte	1,2,35,56,13
	.byte	'quality',0
	.word	157
	.byte	1,2,35,57,13
	.byte	'angle',0
	.word	8213
	.byte	4,2,35,58,13
	.byte	'lane_width',0
	.word	8213
	.byte	4,2,35,62,13
	.byte	'tracking_id',0
	.word	157
	.byte	1,2,35,66,13
	.byte	'serial_number',0
	.word	23486
	.byte	16,2,35,67,0,26
	.byte	'ParkingSlot',0,12,195,5,3
	.word	23512
	.byte	14,16
	.word	157
	.byte	15,15,0,12,12,197,5,9,88,13
	.byte	'replan_counter',0
	.word	157
	.byte	1,2,35,0,13
	.byte	'planning_slot',0
	.word	23512
	.byte	84,2,35,4,0,26
	.byte	'PlanningSlotLocked',0,12,201,5,3
	.word	23939
	.byte	12,12,203,5,9,40,13
	.byte	'x',0
	.word	8213
	.byte	4,2,35,0,13
	.byte	'y',0
	.word	8213
	.byte	4,2,35,4,13
	.byte	'heading',0
	.word	8213
	.byte	4,2,35,8,13
	.byte	'arc_length_to_end',0
	.word	8213
	.byte	4,2,35,12,13
	.byte	'curve',0
	.word	8213
	.byte	4,2,35,16,13
	.byte	'steering_angle',0
	.word	8213
	.byte	4,2,35,20,13
	.byte	'maxvel',0
	.word	8213
	.byte	4,2,35,24,13
	.byte	'acc',0
	.word	8213
	.byte	4,2,35,28,13
	.byte	'speed',0
	.word	8213
	.byte	4,2,35,32,13
	.byte	'time_to_end',0
	.word	8213
	.byte	4,2,35,36,0,26
	.byte	'TrajectoryPoint',0,12,215,5,3
	.word	24021
	.byte	12,12,217,5,9,112,13
	.byte	'replan_counter',0
	.word	157
	.byte	1,2,35,0,13
	.byte	'trajectory_id',0
	.word	157
	.byte	1,2,35,1,13
	.byte	'trajectory_point_id',0
	.word	292
	.byte	4,2,35,2,13
	.byte	'cur_vehicle_brake',0
	.word	8213
	.byte	4,2,35,6,13
	.byte	'exp_vehicle_brake',0
	.word	8213
	.byte	4,2,35,10,13
	.byte	'cur_vehicle_throttle',0
	.word	8213
	.byte	4,2,35,14,13
	.byte	'exp_vehicle_throttle',0
	.word	8213
	.byte	4,2,35,18,13
	.byte	'cur_vehicle_lon_acc',0
	.word	8213
	.byte	4,2,35,22,13
	.byte	'exp_vehicle_lon_acc',0
	.word	8213
	.byte	4,2,35,26,13
	.byte	'cur_vehicle_gear',0
	.word	157
	.byte	1,2,35,30,13
	.byte	'exp_vehicle_gear',0
	.word	157
	.byte	1,2,35,31,13
	.byte	'exp_point',0
	.word	24021
	.byte	40,2,35,32,13
	.byte	'cur_point',0
	.word	24021
	.byte	40,2,35,72,0,26
	.byte	'TrackingPointsDebug',0,12,232,5,3
	.word	24223
	.byte	12,12,234,5,9,4,13
	.byte	'tracking_error_status',0
	.word	157
	.byte	1,2,35,0,13
	.byte	'cur_trajectory_finish',0
	.word	157
	.byte	1,2,35,1,13
	.byte	'points_to_end',0
	.word	157
	.byte	1,2,35,2,0,26
	.byte	'TrackingState',0,12,239,5,3
	.word	24597
	.byte	14,240,7
	.word	23512
	.byte	15,11,0,26
	.byte	'slot_set_12',0,12,241,5,21
	.word	24712
	.byte	12,12,242,5,9,136,8,13
	.byte	'time_stamp',0
	.word	8061
	.byte	8,2,35,0,13
	.byte	'time_stamp_slot',0
	.word	8061
	.byte	8,2,35,8,13
	.byte	'frame_index',0
	.word	292
	.byte	4,2,35,16,13
	.byte	'slot_cnt',0
	.word	157
	.byte	1,2,35,20,13
	.byte	'slot_set',0
	.word	24722
	.byte	240,7,2,35,24,0,26
	.byte	'ParkingSlotSet',0,12,249,5,3
	.word	24743
	.byte	14,240,7
	.word	23512
	.byte	15,11,0,26
	.byte	'APA_EPS_TargetSteeringAngle_IDT',0,12,136,6,16
	.word	427
	.byte	26
	.byte	'APA_WCB_BrakeControlReq_IDT',0,12,154,6,15
	.word	157
	.byte	26
	.byte	'ARS_CFGSTATE_CRC16_Checksum_IDT',0,12,147,7,16
	.word	427
	.byte	26
	.byte	'ARS_CFGSTATE_Mode_IDT',0,12,148,7,15
	.word	157
	.byte	26
	.byte	'ARS_CFGSTATE_MsgCounter_IDT',0,12,149,7,15
	.word	157
	.byte	26
	.byte	'ARS_CFGSTATE_SensorID_CFGflag_IDT',0,12,150,7,15
	.word	157
	.byte	26
	.byte	'ARS_CFGSTATE_SensorID_IDT',0,12,151,7,15
	.word	157
	.byte	26
	.byte	'ARS_CFGSTATE_VehParCoverDamping_IDT',0,12,152,7,16
	.word	427
	.byte	26
	.byte	'ARS_CFGSTATE_VehParLatPos_IDT',0,12,153,7,16
	.word	427
	.byte	26
	.byte	'ARS_CFGSTATE_VehParLongPos_IDT',0,12,154,7,16
	.word	427
	.byte	26
	.byte	'ARS_CFGSTATE_VehParSteeringRatio_IDT',0,12,155,7,16
	.word	427
	.byte	26
	.byte	'ARS_CFGSTATE_VehParVertPos_IDT',0,12,156,7,16
	.word	427
	.byte	26
	.byte	'ARS_CFGSTATE_VehParWheelBase_IDT',0,12,157,7,16
	.word	427
	.byte	26
	.byte	'ARS_CFGSTATE_VehParYawAngle_IDT',0,12,158,7,16
	.word	427
	.byte	26
	.byte	'ARS_CFGST_TmeSynEnFl_IDT',0,12,159,7,15
	.word	157
	.byte	26
	.byte	'ARS_CFGST_VehParStrRatio_CFGfl_IDT',0,12,160,7,15
	.word	157
	.byte	26
	.byte	'ARS_CFGST_VehPrAxLdDistr0_IDT',0,12,161,7,16
	.word	427
	.byte	26
	.byte	'ARS_CFGST_VehPrAxLdDstr_CFGfl_IDT',0,12,162,7,15
	.word	157
	.byte	26
	.byte	'ARS_CFGST_VehPrCntrGrvHght_CFGfl_IDT',0,12,163,7,15
	.word	157
	.byte	26
	.byte	'ARS_CFGST_VehPrCntrOfGrvHght_IDT',0,12,164,7,16
	.word	427
	.byte	26
	.byte	'ARS_CFGST_VehPrCvrDmp_CFGfl_IDT',0,12,165,7,15
	.word	157
	.byte	26
	.byte	'ARS_CFGST_VehPrLatPos_CFGfl_IDT',0,12,166,7,15
	.word	157
	.byte	26
	.byte	'ARS_CFGST_VehPrLngPosCoG_CFGfl_IDT',0,12,167,7,15
	.word	157
	.byte	26
	.byte	'ARS_CFGST_VehPrLngPosCoG_IDT',0,12,168,7,16
	.word	427
	.byte	26
	.byte	'ARS_CFGST_VehPrLngPos_CFGfl_IDT',0,12,169,7,15
	.word	157
	.byte	26
	.byte	'ARS_CFGST_VehPrSnsrOri_CFGfl_IDT',0,12,170,7,15
	.word	157
	.byte	26
	.byte	'ARS_CFGST_VehPrSnsrOri_IDT',0,12,171,7,15
	.word	157
	.byte	26
	.byte	'ARS_CFGST_VehPrTrWdFrnt_CFGfl_IDT',0,12,172,7,15
	.word	157
	.byte	26
	.byte	'ARS_CFGST_VehPrTrWdRear_CFGfl_IDT',0,12,173,7,15
	.word	157
	.byte	26
	.byte	'ARS_CFGST_VehPrTrkWdthFrnt_IDT',0,12,174,7,16
	.word	427
	.byte	26
	.byte	'ARS_CFGST_VehPrTrkWdthRear_IDT',0,12,175,7,16
	.word	427
	.byte	26
	.byte	'ARS_CFGST_VehPrVehWght_CFGfl_IDT',0,12,176,7,15
	.word	157
	.byte	26
	.byte	'ARS_CFGST_VehPrVehWght_IDT',0,12,177,7,16
	.word	427
	.byte	26
	.byte	'ARS_CFGST_VehPrVrtPos_CFGfl_IDT',0,12,178,7,15
	.word	157
	.byte	26
	.byte	'ARS_CFGST_VehPrWhlBs_CFGfl_IDT',0,12,179,7,15
	.word	157
	.byte	26
	.byte	'ARS_CFGST_VehPrYwAng_CFGfl_IDT',0,12,180,7,15
	.word	157
	.byte	26
	.byte	'ARS_CFG_ProtoclFlag_P_IDT',0,12,181,7,15
	.word	157
	.byte	26
	.byte	'ARS_CFG_VParPitchAngle_CFGflag_IDT',0,12,182,7,15
	.word	157
	.byte	26
	.byte	'ARS_CFG_VParPitchAngle_IDT',0,12,183,7,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsXStd_Obj_00_IDT',0,12,184,7,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsXStd_Obj_01_IDT',0,12,185,7,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsXStd_Obj_02_IDT',0,12,186,7,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsXStd_Obj_03_IDT',0,12,187,7,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsXStd_Obj_04_IDT',0,12,188,7,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsXStd_Obj_05_IDT',0,12,189,7,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsXStd_Obj_06_IDT',0,12,190,7,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsXStd_Obj_07_IDT',0,12,191,7,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsXStd_Obj_08_IDT',0,12,192,7,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsXStd_Obj_09_IDT',0,12,193,7,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsXStd_Obj_10_IDT',0,12,194,7,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsXStd_Obj_11_IDT',0,12,195,7,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsXStd_Obj_12_IDT',0,12,196,7,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsXStd_Obj_13_IDT',0,12,197,7,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsXStd_Obj_14_IDT',0,12,198,7,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsXStd_Obj_15_IDT',0,12,199,7,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsXStd_Obj_16_IDT',0,12,200,7,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsXStd_Obj_17_IDT',0,12,201,7,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsXStd_Obj_18_IDT',0,12,202,7,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsXStd_Obj_19_IDT',0,12,203,7,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsXStd_Obj_20_IDT',0,12,204,7,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsXStd_Obj_21_IDT',0,12,205,7,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsXStd_Obj_22_IDT',0,12,206,7,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsXStd_Obj_23_IDT',0,12,207,7,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsXStd_Obj_24_IDT',0,12,208,7,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsXStd_Obj_25_IDT',0,12,209,7,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsXStd_Obj_26_IDT',0,12,210,7,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsXStd_Obj_27_IDT',0,12,211,7,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsXStd_Obj_28_IDT',0,12,212,7,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsXStd_Obj_29_IDT',0,12,213,7,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsXStd_Obj_30_IDT',0,12,214,7,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsXStd_Obj_31_IDT',0,12,215,7,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsXStd_Obj_32_IDT',0,12,216,7,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsXStd_Obj_33_IDT',0,12,217,7,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsXStd_Obj_34_IDT',0,12,218,7,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsXStd_Obj_35_IDT',0,12,219,7,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsXStd_Obj_36_IDT',0,12,220,7,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsXStd_Obj_37_IDT',0,12,221,7,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsXStd_Obj_38_IDT',0,12,222,7,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsXStd_Obj_39_IDT',0,12,223,7,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsXStd_Obj_40_IDT',0,12,224,7,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsXStd_Obj_41_IDT',0,12,225,7,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsXStd_Obj_42_IDT',0,12,226,7,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsXStd_Obj_43_IDT',0,12,227,7,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsXStd_Obj_44_IDT',0,12,228,7,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsXStd_Obj_45_IDT',0,12,229,7,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsXStd_Obj_46_IDT',0,12,230,7,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsXStd_Obj_47_IDT',0,12,231,7,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsXStd_Obj_48_IDT',0,12,232,7,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsXStd_Obj_49_IDT',0,12,233,7,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsXStd_Obj_50_IDT',0,12,234,7,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsXStd_Obj_51_IDT',0,12,235,7,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsXStd_Obj_52_IDT',0,12,236,7,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsXStd_Obj_53_IDT',0,12,237,7,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsXStd_Obj_54_IDT',0,12,238,7,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsXStd_Obj_55_IDT',0,12,239,7,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsXStd_Obj_56_IDT',0,12,240,7,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsXStd_Obj_57_IDT',0,12,241,7,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsXStd_Obj_58_IDT',0,12,242,7,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsXStd_Obj_59_IDT',0,12,243,7,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsX_Obj_00_IDT',0,12,244,7,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsX_Obj_01_IDT',0,12,245,7,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsX_Obj_02_IDT',0,12,246,7,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsX_Obj_03_IDT',0,12,247,7,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsX_Obj_04_IDT',0,12,248,7,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsX_Obj_05_IDT',0,12,249,7,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsX_Obj_06_IDT',0,12,250,7,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsX_Obj_07_IDT',0,12,251,7,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsX_Obj_08_IDT',0,12,252,7,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsX_Obj_09_IDT',0,12,253,7,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsX_Obj_10_IDT',0,12,254,7,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsX_Obj_11_IDT',0,12,255,7,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsX_Obj_12_IDT',0,12,128,8,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsX_Obj_13_IDT',0,12,129,8,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsX_Obj_14_IDT',0,12,130,8,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsX_Obj_15_IDT',0,12,131,8,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsX_Obj_16_IDT',0,12,132,8,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsX_Obj_17_IDT',0,12,133,8,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsX_Obj_18_IDT',0,12,134,8,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsX_Obj_19_IDT',0,12,135,8,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsX_Obj_20_IDT',0,12,136,8,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsX_Obj_21_IDT',0,12,137,8,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsX_Obj_22_IDT',0,12,138,8,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsX_Obj_23_IDT',0,12,139,8,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsX_Obj_24_IDT',0,12,140,8,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsX_Obj_25_IDT',0,12,141,8,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsX_Obj_26_IDT',0,12,142,8,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsX_Obj_27_IDT',0,12,143,8,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsX_Obj_28_IDT',0,12,144,8,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsX_Obj_29_IDT',0,12,145,8,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsX_Obj_30_IDT',0,12,146,8,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsX_Obj_31_IDT',0,12,147,8,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsX_Obj_32_IDT',0,12,148,8,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsX_Obj_33_IDT',0,12,149,8,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsX_Obj_34_IDT',0,12,150,8,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsX_Obj_35_IDT',0,12,151,8,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsX_Obj_36_IDT',0,12,152,8,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsX_Obj_37_IDT',0,12,153,8,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsX_Obj_38_IDT',0,12,154,8,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsX_Obj_39_IDT',0,12,155,8,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsX_Obj_40_IDT',0,12,156,8,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsX_Obj_41_IDT',0,12,157,8,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsX_Obj_42_IDT',0,12,158,8,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsX_Obj_43_IDT',0,12,159,8,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsX_Obj_44_IDT',0,12,160,8,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsX_Obj_45_IDT',0,12,161,8,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsX_Obj_46_IDT',0,12,162,8,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsX_Obj_47_IDT',0,12,163,8,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsX_Obj_48_IDT',0,12,164,8,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsX_Obj_49_IDT',0,12,165,8,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsX_Obj_50_IDT',0,12,166,8,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsX_Obj_51_IDT',0,12,167,8,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsX_Obj_52_IDT',0,12,168,8,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsX_Obj_53_IDT',0,12,169,8,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsX_Obj_54_IDT',0,12,170,8,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsX_Obj_55_IDT',0,12,171,8,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsX_Obj_56_IDT',0,12,172,8,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsX_Obj_57_IDT',0,12,173,8,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsX_Obj_58_IDT',0,12,174,8,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsX_Obj_59_IDT',0,12,175,8,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsYStd_Obj_00_IDT',0,12,176,8,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsYStd_Obj_01_IDT',0,12,177,8,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsYStd_Obj_02_IDT',0,12,178,8,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsYStd_Obj_03_IDT',0,12,179,8,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsYStd_Obj_04_IDT',0,12,180,8,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsYStd_Obj_05_IDT',0,12,181,8,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsYStd_Obj_06_IDT',0,12,182,8,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsYStd_Obj_07_IDT',0,12,183,8,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsYStd_Obj_08_IDT',0,12,184,8,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsYStd_Obj_09_IDT',0,12,185,8,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsYStd_Obj_10_IDT',0,12,186,8,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsYStd_Obj_11_IDT',0,12,187,8,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsYStd_Obj_12_IDT',0,12,188,8,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsYStd_Obj_13_IDT',0,12,189,8,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsYStd_Obj_14_IDT',0,12,190,8,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsYStd_Obj_15_IDT',0,12,191,8,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsYStd_Obj_16_IDT',0,12,192,8,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsYStd_Obj_17_IDT',0,12,193,8,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsYStd_Obj_18_IDT',0,12,194,8,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsYStd_Obj_19_IDT',0,12,195,8,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsYStd_Obj_20_IDT',0,12,196,8,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsYStd_Obj_21_IDT',0,12,197,8,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsYStd_Obj_22_IDT',0,12,198,8,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsYStd_Obj_23_IDT',0,12,199,8,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsYStd_Obj_24_IDT',0,12,200,8,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsYStd_Obj_25_IDT',0,12,201,8,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsYStd_Obj_26_IDT',0,12,202,8,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsYStd_Obj_27_IDT',0,12,203,8,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsYStd_Obj_28_IDT',0,12,204,8,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsYStd_Obj_29_IDT',0,12,205,8,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsYStd_Obj_30_IDT',0,12,206,8,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsYStd_Obj_31_IDT',0,12,207,8,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsYStd_Obj_32_IDT',0,12,208,8,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsYStd_Obj_33_IDT',0,12,209,8,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsYStd_Obj_34_IDT',0,12,210,8,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsYStd_Obj_35_IDT',0,12,211,8,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsYStd_Obj_36_IDT',0,12,212,8,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsYStd_Obj_37_IDT',0,12,213,8,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsYStd_Obj_38_IDT',0,12,214,8,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsYStd_Obj_39_IDT',0,12,215,8,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsYStd_Obj_40_IDT',0,12,216,8,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsYStd_Obj_41_IDT',0,12,217,8,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsYStd_Obj_42_IDT',0,12,218,8,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsYStd_Obj_43_IDT',0,12,219,8,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsYStd_Obj_44_IDT',0,12,220,8,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsYStd_Obj_45_IDT',0,12,221,8,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsYStd_Obj_46_IDT',0,12,222,8,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsYStd_Obj_47_IDT',0,12,223,8,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsYStd_Obj_48_IDT',0,12,224,8,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsYStd_Obj_49_IDT',0,12,225,8,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsYStd_Obj_50_IDT',0,12,226,8,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsYStd_Obj_51_IDT',0,12,227,8,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsYStd_Obj_52_IDT',0,12,228,8,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsYStd_Obj_53_IDT',0,12,229,8,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsYStd_Obj_54_IDT',0,12,230,8,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsYStd_Obj_55_IDT',0,12,231,8,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsYStd_Obj_56_IDT',0,12,232,8,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsYStd_Obj_57_IDT',0,12,233,8,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsYStd_Obj_58_IDT',0,12,234,8,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsYStd_Obj_59_IDT',0,12,235,8,15
	.word	157
	.byte	26
	.byte	'ARS_OD_AabsY_Obj_00_IDT',0,12,236,8,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsY_Obj_01_IDT',0,12,237,8,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsY_Obj_02_IDT',0,12,238,8,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsY_Obj_03_IDT',0,12,239,8,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsY_Obj_04_IDT',0,12,240,8,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsY_Obj_05_IDT',0,12,241,8,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsY_Obj_06_IDT',0,12,242,8,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsY_Obj_07_IDT',0,12,243,8,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsY_Obj_08_IDT',0,12,244,8,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsY_Obj_09_IDT',0,12,245,8,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsY_Obj_10_IDT',0,12,246,8,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsY_Obj_11_IDT',0,12,247,8,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsY_Obj_12_IDT',0,12,248,8,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsY_Obj_13_IDT',0,12,249,8,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsY_Obj_14_IDT',0,12,250,8,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsY_Obj_15_IDT',0,12,251,8,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsY_Obj_16_IDT',0,12,252,8,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsY_Obj_17_IDT',0,12,253,8,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsY_Obj_18_IDT',0,12,254,8,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsY_Obj_19_IDT',0,12,255,8,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsY_Obj_20_IDT',0,12,128,9,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsY_Obj_21_IDT',0,12,129,9,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsY_Obj_22_IDT',0,12,130,9,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsY_Obj_23_IDT',0,12,131,9,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsY_Obj_24_IDT',0,12,132,9,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsY_Obj_25_IDT',0,12,133,9,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsY_Obj_26_IDT',0,12,134,9,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsY_Obj_27_IDT',0,12,135,9,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsY_Obj_28_IDT',0,12,136,9,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsY_Obj_29_IDT',0,12,137,9,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsY_Obj_30_IDT',0,12,138,9,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsY_Obj_31_IDT',0,12,139,9,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsY_Obj_32_IDT',0,12,140,9,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsY_Obj_33_IDT',0,12,141,9,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsY_Obj_34_IDT',0,12,142,9,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsY_Obj_35_IDT',0,12,143,9,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsY_Obj_36_IDT',0,12,144,9,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsY_Obj_37_IDT',0,12,145,9,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsY_Obj_38_IDT',0,12,146,9,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsY_Obj_39_IDT',0,12,147,9,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsY_Obj_40_IDT',0,12,148,9,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsY_Obj_41_IDT',0,12,149,9,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsY_Obj_42_IDT',0,12,150,9,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsY_Obj_43_IDT',0,12,151,9,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsY_Obj_44_IDT',0,12,152,9,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsY_Obj_45_IDT',0,12,153,9,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsY_Obj_46_IDT',0,12,154,9,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsY_Obj_47_IDT',0,12,155,9,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsY_Obj_48_IDT',0,12,156,9,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsY_Obj_49_IDT',0,12,157,9,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsY_Obj_50_IDT',0,12,158,9,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsY_Obj_51_IDT',0,12,159,9,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsY_Obj_52_IDT',0,12,160,9,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsY_Obj_53_IDT',0,12,161,9,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsY_Obj_54_IDT',0,12,162,9,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsY_Obj_55_IDT',0,12,163,9,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsY_Obj_56_IDT',0,12,164,9,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsY_Obj_57_IDT',0,12,165,9,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsY_Obj_58_IDT',0,12,166,9,16
	.word	427
	.byte	26
	.byte	'ARS_OD_AabsY_Obj_59_IDT',0,12,167,9,16
	.word	427
	.byte	26
	.byte	'ARS_OD_CRC16_Checksum_Header_IDT',0,12,168,9,16
	.word	427
	.byte	26
	.byte	'ARS_OD_CRC16_Checksum_Obj_00_01_IDT',0,12,169,9,16
	.word	427
	.byte	26
	.byte	'ARS_OD_CRC16_Checksum_Obj_02_03_IDT',0,12,170,9,16
	.word	427
	.byte	26
	.byte	'ARS_OD_CRC16_Checksum_Obj_04_05_IDT',0,12,171,9,16
	.word	427
	.byte	26
	.byte	'ARS_OD_CRC16_Checksum_Obj_06_07_IDT',0,12,172,9,16
	.word	427
	.byte	26
	.byte	'ARS_OD_CRC16_Checksum_Obj_08_09_IDT',0,12,173,9,16
	.word	427
	.byte	26
	.byte	'ARS_OD_CRC16_Checksum_Obj_10_11_IDT',0,12,174,9,16
	.word	427
	.byte	26
	.byte	'ARS_OD_CRC16_Checksum_Obj_12_13_IDT',0,12,175,9,16
	.word	427
	.byte	26
	.byte	'ARS_OD_CRC16_Checksum_Obj_14_15_IDT',0,12,176,9,16
	.word	427
	.byte	26
	.byte	'ARS_OD_CRC16_Checksum_Obj_16_17_IDT',0,12,177,9,16
	.word	427
	.byte	26
	.byte	'ARS_OD_CRC16_Checksum_Obj_18_19_IDT',0,12,178,9,16
	.word	427
	.byte	26
	.byte	'ARS_OD_CRC16_Checksum_Obj_20_21_IDT',0,12,179,9,16
	.word	427
	.byte	26
	.byte	'ARS_OD_CRC16_Checksum_Obj_22_23_IDT',0,12,180,9,16
	.word	427
	.byte	26
	.byte	'ARS_OD_CRC16_Checksum_Obj_24_25_IDT',0,12,181,9,16
	.word	427
	.byte	26
	.byte	'ARS_OD_CRC16_Checksum_Obj_26_27_IDT',0,12,182,9,16
	.word	427
	.byte	26
	.byte	'ARS_OD_CRC16_Checksum_Obj_28_29_IDT',0,12,183,9,16
	.word	427
	.byte	26
	.byte	'ARS_OD_CRC16_Checksum_Obj_30_31_IDT',0,12,184,9,16
	.word	427
	.byte	26
	.byte	'ARS_OD_CRC16_Checksum_Obj_32_33_IDT',0,12,185,9,16
	.word	427
	.byte	26
	.byte	'ARS_OD_CRC16_Checksum_Obj_34_35_IDT',0,12,186,9,16
	.word	427
	.byte	26
	.byte	'ARS_OD_CRC16_Checksum_Obj_36_37_IDT',0,12,187,9,16
	.word	427
	.byte	26
	.byte	'ARS_OD_CRC16_Checksum_Obj_38_39_IDT',0,12,188,9,16
	.word	427
	.byte	26
	.byte	'ARS_OD_CRC16_Checksum_Obj_40_41_IDT',0,12,189,9,16
	.word	427
	.byte	26
	.byte	'ARS_OD_CRC16_Checksum_Obj_42_43_IDT',0,12,190,9,16
	.word	427
	.byte	26
	.byte	'ARS_OD_CRC16_Checksum_Obj_44_45_IDT',0,12,191,9,16
	.word	427
	.byte	26
	.byte	'ARS_OD_CRC16_Checksum_Obj_46_47_IDT',0,12,192,9,16
	.word	427
	.byte	26
	.byte	'ARS_OD_CRC16_Checksum_Obj_48_49_IDT',0,12,193,9,16
	.word	427
	.byte	26
	.byte	'ARS_OD_CRC16_Checksum_Obj_50_51_IDT',0,12,194,9,16
	.word	427
	.byte	26
	.byte	'ARS_OD_CRC16_Checksum_Obj_52_53_IDT',0,12,195,9,16
	.word	427
	.byte	26
	.byte	'ARS_OD_CRC16_Checksum_Obj_54_55_IDT',0,12,196,9,16
	.word	427
	.byte	26
	.byte	'ARS_OD_CRC16_Checksum_Obj_56_57_IDT',0,12,197,9,16
	.word	427
	.byte	26
	.byte	'ARS_OD_CRC16_Checksum_Obj_58_59_IDT',0,12,198,9,16
	.word	427
	.byte	26
	.byte	'ARS_OD_ClassConf_Obj_00_IDT',0,12,199,9,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ClassConf_Obj_01_IDT',0,12,200,9,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ClassConf_Obj_02_IDT',0,12,201,9,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ClassConf_Obj_03_IDT',0,12,202,9,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ClassConf_Obj_04_IDT',0,12,203,9,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ClassConf_Obj_05_IDT',0,12,204,9,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ClassConf_Obj_06_IDT',0,12,205,9,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ClassConf_Obj_07_IDT',0,12,206,9,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ClassConf_Obj_08_IDT',0,12,207,9,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ClassConf_Obj_09_IDT',0,12,208,9,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ClassConf_Obj_10_IDT',0,12,209,9,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ClassConf_Obj_11_IDT',0,12,210,9,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ClassConf_Obj_12_IDT',0,12,211,9,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ClassConf_Obj_13_IDT',0,12,212,9,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ClassConf_Obj_14_IDT',0,12,213,9,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ClassConf_Obj_15_IDT',0,12,214,9,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ClassConf_Obj_16_IDT',0,12,215,9,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ClassConf_Obj_17_IDT',0,12,216,9,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ClassConf_Obj_18_IDT',0,12,217,9,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ClassConf_Obj_19_IDT',0,12,218,9,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ClassConf_Obj_20_IDT',0,12,219,9,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ClassConf_Obj_21_IDT',0,12,220,9,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ClassConf_Obj_22_IDT',0,12,221,9,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ClassConf_Obj_23_IDT',0,12,222,9,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ClassConf_Obj_24_IDT',0,12,223,9,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ClassConf_Obj_25_IDT',0,12,224,9,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ClassConf_Obj_26_IDT',0,12,225,9,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ClassConf_Obj_27_IDT',0,12,226,9,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ClassConf_Obj_28_IDT',0,12,227,9,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ClassConf_Obj_29_IDT',0,12,228,9,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ClassConf_Obj_30_IDT',0,12,229,9,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ClassConf_Obj_31_IDT',0,12,230,9,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ClassConf_Obj_32_IDT',0,12,231,9,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ClassConf_Obj_33_IDT',0,12,232,9,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ClassConf_Obj_34_IDT',0,12,233,9,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ClassConf_Obj_35_IDT',0,12,234,9,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ClassConf_Obj_36_IDT',0,12,235,9,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ClassConf_Obj_37_IDT',0,12,236,9,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ClassConf_Obj_38_IDT',0,12,237,9,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ClassConf_Obj_39_IDT',0,12,238,9,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ClassConf_Obj_40_IDT',0,12,239,9,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ClassConf_Obj_41_IDT',0,12,240,9,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ClassConf_Obj_42_IDT',0,12,241,9,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ClassConf_Obj_43_IDT',0,12,242,9,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ClassConf_Obj_44_IDT',0,12,243,9,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ClassConf_Obj_45_IDT',0,12,244,9,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ClassConf_Obj_46_IDT',0,12,245,9,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ClassConf_Obj_47_IDT',0,12,246,9,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ClassConf_Obj_48_IDT',0,12,247,9,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ClassConf_Obj_49_IDT',0,12,248,9,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ClassConf_Obj_50_IDT',0,12,249,9,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ClassConf_Obj_51_IDT',0,12,250,9,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ClassConf_Obj_52_IDT',0,12,251,9,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ClassConf_Obj_53_IDT',0,12,252,9,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ClassConf_Obj_54_IDT',0,12,253,9,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ClassConf_Obj_55_IDT',0,12,254,9,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ClassConf_Obj_56_IDT',0,12,255,9,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ClassConf_Obj_57_IDT',0,12,128,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ClassConf_Obj_58_IDT',0,12,129,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ClassConf_Obj_59_IDT',0,12,130,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Classification_Obj_00_IDT',0,12,131,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Classification_Obj_01_IDT',0,12,132,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Classification_Obj_02_IDT',0,12,133,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Classification_Obj_03_IDT',0,12,134,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Classification_Obj_04_IDT',0,12,135,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Classification_Obj_05_IDT',0,12,136,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Classification_Obj_06_IDT',0,12,137,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Classification_Obj_07_IDT',0,12,138,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Classification_Obj_08_IDT',0,12,139,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Classification_Obj_09_IDT',0,12,140,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Classification_Obj_10_IDT',0,12,141,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Classification_Obj_11_IDT',0,12,142,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Classification_Obj_12_IDT',0,12,143,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Classification_Obj_13_IDT',0,12,144,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Classification_Obj_14_IDT',0,12,145,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Classification_Obj_15_IDT',0,12,146,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Classification_Obj_16_IDT',0,12,147,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Classification_Obj_17_IDT',0,12,148,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Classification_Obj_18_IDT',0,12,149,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Classification_Obj_19_IDT',0,12,150,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Classification_Obj_20_IDT',0,12,151,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Classification_Obj_21_IDT',0,12,152,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Classification_Obj_22_IDT',0,12,153,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Classification_Obj_23_IDT',0,12,154,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Classification_Obj_24_IDT',0,12,155,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Classification_Obj_25_IDT',0,12,156,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Classification_Obj_26_IDT',0,12,157,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Classification_Obj_27_IDT',0,12,158,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Classification_Obj_28_IDT',0,12,159,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Classification_Obj_29_IDT',0,12,160,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Classification_Obj_30_IDT',0,12,161,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Classification_Obj_31_IDT',0,12,162,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Classification_Obj_32_IDT',0,12,163,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Classification_Obj_33_IDT',0,12,164,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Classification_Obj_34_IDT',0,12,165,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Classification_Obj_35_IDT',0,12,166,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Classification_Obj_36_IDT',0,12,167,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Classification_Obj_37_IDT',0,12,168,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Classification_Obj_38_IDT',0,12,169,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Classification_Obj_39_IDT',0,12,170,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Classification_Obj_40_IDT',0,12,171,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Classification_Obj_41_IDT',0,12,172,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Classification_Obj_42_IDT',0,12,173,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Classification_Obj_43_IDT',0,12,174,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Classification_Obj_44_IDT',0,12,175,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Classification_Obj_45_IDT',0,12,176,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Classification_Obj_46_IDT',0,12,177,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Classification_Obj_47_IDT',0,12,178,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Classification_Obj_48_IDT',0,12,179,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Classification_Obj_49_IDT',0,12,180,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Classification_Obj_50_IDT',0,12,181,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Classification_Obj_51_IDT',0,12,182,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Classification_Obj_52_IDT',0,12,183,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Classification_Obj_53_IDT',0,12,184,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Classification_Obj_54_IDT',0,12,185,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Classification_Obj_55_IDT',0,12,186,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Classification_Obj_56_IDT',0,12,187,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Classification_Obj_57_IDT',0,12,188,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Classification_Obj_58_IDT',0,12,189,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Classification_Obj_59_IDT',0,12,190,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_CycleCounter_IDT',0,12,191,10,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistXStd_Obj_00_IDT',0,12,192,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistXStd_Obj_01_IDT',0,12,193,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistXStd_Obj_02_IDT',0,12,194,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistXStd_Obj_03_IDT',0,12,195,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistXStd_Obj_04_IDT',0,12,196,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistXStd_Obj_05_IDT',0,12,197,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistXStd_Obj_06_IDT',0,12,198,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistXStd_Obj_07_IDT',0,12,199,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistXStd_Obj_08_IDT',0,12,200,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistXStd_Obj_09_IDT',0,12,201,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistXStd_Obj_10_IDT',0,12,202,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistXStd_Obj_11_IDT',0,12,203,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistXStd_Obj_12_IDT',0,12,204,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistXStd_Obj_13_IDT',0,12,205,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistXStd_Obj_14_IDT',0,12,206,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistXStd_Obj_15_IDT',0,12,207,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistXStd_Obj_16_IDT',0,12,208,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistXStd_Obj_17_IDT',0,12,209,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistXStd_Obj_18_IDT',0,12,210,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistXStd_Obj_19_IDT',0,12,211,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistXStd_Obj_20_IDT',0,12,212,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistXStd_Obj_21_IDT',0,12,213,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistXStd_Obj_22_IDT',0,12,214,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistXStd_Obj_23_IDT',0,12,215,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistXStd_Obj_24_IDT',0,12,216,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistXStd_Obj_25_IDT',0,12,217,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistXStd_Obj_26_IDT',0,12,218,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistXStd_Obj_27_IDT',0,12,219,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistXStd_Obj_28_IDT',0,12,220,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistXStd_Obj_29_IDT',0,12,221,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistXStd_Obj_30_IDT',0,12,222,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistXStd_Obj_31_IDT',0,12,223,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistXStd_Obj_32_IDT',0,12,224,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistXStd_Obj_33_IDT',0,12,225,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistXStd_Obj_34_IDT',0,12,226,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistXStd_Obj_35_IDT',0,12,227,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistXStd_Obj_36_IDT',0,12,228,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistXStd_Obj_37_IDT',0,12,229,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistXStd_Obj_38_IDT',0,12,230,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistXStd_Obj_39_IDT',0,12,231,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistXStd_Obj_40_IDT',0,12,232,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistXStd_Obj_41_IDT',0,12,233,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistXStd_Obj_42_IDT',0,12,234,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistXStd_Obj_43_IDT',0,12,235,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistXStd_Obj_44_IDT',0,12,236,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistXStd_Obj_45_IDT',0,12,237,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistXStd_Obj_46_IDT',0,12,238,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistXStd_Obj_47_IDT',0,12,239,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistXStd_Obj_48_IDT',0,12,240,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistXStd_Obj_49_IDT',0,12,241,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistXStd_Obj_50_IDT',0,12,242,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistXStd_Obj_51_IDT',0,12,243,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistXStd_Obj_52_IDT',0,12,244,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistXStd_Obj_53_IDT',0,12,245,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistXStd_Obj_54_IDT',0,12,246,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistXStd_Obj_55_IDT',0,12,247,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistXStd_Obj_56_IDT',0,12,248,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistXStd_Obj_57_IDT',0,12,249,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistXStd_Obj_58_IDT',0,12,250,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistXStd_Obj_59_IDT',0,12,251,10,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistX_Obj_00_IDT',0,12,252,10,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistX_Obj_01_IDT',0,12,253,10,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistX_Obj_02_IDT',0,12,254,10,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistX_Obj_03_IDT',0,12,255,10,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistX_Obj_04_IDT',0,12,128,11,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistX_Obj_05_IDT',0,12,129,11,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistX_Obj_06_IDT',0,12,130,11,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistX_Obj_07_IDT',0,12,131,11,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistX_Obj_08_IDT',0,12,132,11,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistX_Obj_09_IDT',0,12,133,11,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistX_Obj_10_IDT',0,12,134,11,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistX_Obj_11_IDT',0,12,135,11,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistX_Obj_12_IDT',0,12,136,11,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistX_Obj_13_IDT',0,12,137,11,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistX_Obj_14_IDT',0,12,138,11,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistX_Obj_15_IDT',0,12,139,11,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistX_Obj_16_IDT',0,12,140,11,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistX_Obj_17_IDT',0,12,141,11,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistX_Obj_18_IDT',0,12,142,11,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistX_Obj_19_IDT',0,12,143,11,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistX_Obj_20_IDT',0,12,144,11,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistX_Obj_21_IDT',0,12,145,11,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistX_Obj_22_IDT',0,12,146,11,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistX_Obj_23_IDT',0,12,147,11,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistX_Obj_24_IDT',0,12,148,11,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistX_Obj_25_IDT',0,12,149,11,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistX_Obj_26_IDT',0,12,150,11,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistX_Obj_27_IDT',0,12,151,11,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistX_Obj_28_IDT',0,12,152,11,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistX_Obj_29_IDT',0,12,153,11,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistX_Obj_30_IDT',0,12,154,11,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistX_Obj_31_IDT',0,12,155,11,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistX_Obj_32_IDT',0,12,156,11,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistX_Obj_33_IDT',0,12,157,11,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistX_Obj_34_IDT',0,12,158,11,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistX_Obj_35_IDT',0,12,159,11,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistX_Obj_36_IDT',0,12,160,11,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistX_Obj_37_IDT',0,12,161,11,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistX_Obj_38_IDT',0,12,162,11,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistX_Obj_39_IDT',0,12,163,11,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistX_Obj_40_IDT',0,12,164,11,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistX_Obj_41_IDT',0,12,165,11,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistX_Obj_42_IDT',0,12,166,11,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistX_Obj_43_IDT',0,12,167,11,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistX_Obj_44_IDT',0,12,168,11,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistX_Obj_45_IDT',0,12,169,11,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistX_Obj_46_IDT',0,12,170,11,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistX_Obj_47_IDT',0,12,171,11,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistX_Obj_48_IDT',0,12,172,11,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistX_Obj_49_IDT',0,12,173,11,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistX_Obj_50_IDT',0,12,174,11,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistX_Obj_51_IDT',0,12,175,11,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistX_Obj_52_IDT',0,12,176,11,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistX_Obj_53_IDT',0,12,177,11,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistX_Obj_54_IDT',0,12,178,11,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistX_Obj_55_IDT',0,12,179,11,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistX_Obj_56_IDT',0,12,180,11,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistX_Obj_57_IDT',0,12,181,11,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistX_Obj_58_IDT',0,12,182,11,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistX_Obj_59_IDT',0,12,183,11,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistYStd_Obj_00_IDT',0,12,184,11,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistYStd_Obj_01_IDT',0,12,185,11,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistYStd_Obj_02_IDT',0,12,186,11,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistYStd_Obj_03_IDT',0,12,187,11,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistYStd_Obj_04_IDT',0,12,188,11,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistYStd_Obj_05_IDT',0,12,189,11,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistYStd_Obj_06_IDT',0,12,190,11,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistYStd_Obj_07_IDT',0,12,191,11,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistYStd_Obj_08_IDT',0,12,192,11,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistYStd_Obj_09_IDT',0,12,193,11,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistYStd_Obj_10_IDT',0,12,194,11,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistYStd_Obj_11_IDT',0,12,195,11,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistYStd_Obj_12_IDT',0,12,196,11,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistYStd_Obj_13_IDT',0,12,197,11,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistYStd_Obj_14_IDT',0,12,198,11,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistYStd_Obj_15_IDT',0,12,199,11,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistYStd_Obj_16_IDT',0,12,200,11,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistYStd_Obj_17_IDT',0,12,201,11,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistYStd_Obj_18_IDT',0,12,202,11,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistYStd_Obj_19_IDT',0,12,203,11,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistYStd_Obj_20_IDT',0,12,204,11,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistYStd_Obj_21_IDT',0,12,205,11,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistYStd_Obj_22_IDT',0,12,206,11,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistYStd_Obj_23_IDT',0,12,207,11,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistYStd_Obj_24_IDT',0,12,208,11,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistYStd_Obj_25_IDT',0,12,209,11,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistYStd_Obj_26_IDT',0,12,210,11,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistYStd_Obj_27_IDT',0,12,211,11,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistYStd_Obj_28_IDT',0,12,212,11,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistYStd_Obj_29_IDT',0,12,213,11,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistYStd_Obj_30_IDT',0,12,214,11,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistYStd_Obj_31_IDT',0,12,215,11,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistYStd_Obj_32_IDT',0,12,216,11,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistYStd_Obj_33_IDT',0,12,217,11,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistYStd_Obj_34_IDT',0,12,218,11,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistYStd_Obj_35_IDT',0,12,219,11,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistYStd_Obj_36_IDT',0,12,220,11,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistYStd_Obj_37_IDT',0,12,221,11,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistYStd_Obj_38_IDT',0,12,222,11,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistYStd_Obj_39_IDT',0,12,223,11,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistYStd_Obj_40_IDT',0,12,224,11,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistYStd_Obj_41_IDT',0,12,225,11,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistYStd_Obj_42_IDT',0,12,226,11,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistYStd_Obj_43_IDT',0,12,227,11,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistYStd_Obj_44_IDT',0,12,228,11,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistYStd_Obj_45_IDT',0,12,229,11,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistYStd_Obj_46_IDT',0,12,230,11,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistYStd_Obj_47_IDT',0,12,231,11,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistYStd_Obj_48_IDT',0,12,232,11,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistYStd_Obj_49_IDT',0,12,233,11,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistYStd_Obj_50_IDT',0,12,234,11,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistYStd_Obj_51_IDT',0,12,235,11,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistYStd_Obj_52_IDT',0,12,236,11,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistYStd_Obj_53_IDT',0,12,237,11,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistYStd_Obj_54_IDT',0,12,238,11,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistYStd_Obj_55_IDT',0,12,239,11,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistYStd_Obj_56_IDT',0,12,240,11,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistYStd_Obj_57_IDT',0,12,241,11,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistYStd_Obj_58_IDT',0,12,242,11,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistYStd_Obj_59_IDT',0,12,243,11,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DistY_Obj_00_IDT',0,12,244,11,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistY_Obj_01_IDT',0,12,245,11,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistY_Obj_02_IDT',0,12,246,11,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistY_Obj_03_IDT',0,12,247,11,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistY_Obj_04_IDT',0,12,248,11,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistY_Obj_05_IDT',0,12,249,11,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistY_Obj_06_IDT',0,12,250,11,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistY_Obj_07_IDT',0,12,251,11,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistY_Obj_08_IDT',0,12,252,11,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistY_Obj_09_IDT',0,12,253,11,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistY_Obj_10_IDT',0,12,254,11,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistY_Obj_11_IDT',0,12,255,11,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistY_Obj_12_IDT',0,12,128,12,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistY_Obj_13_IDT',0,12,129,12,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistY_Obj_14_IDT',0,12,130,12,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistY_Obj_15_IDT',0,12,131,12,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistY_Obj_16_IDT',0,12,132,12,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistY_Obj_17_IDT',0,12,133,12,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistY_Obj_18_IDT',0,12,134,12,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistY_Obj_19_IDT',0,12,135,12,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistY_Obj_20_IDT',0,12,136,12,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistY_Obj_21_IDT',0,12,137,12,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistY_Obj_22_IDT',0,12,138,12,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistY_Obj_23_IDT',0,12,139,12,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistY_Obj_24_IDT',0,12,140,12,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistY_Obj_25_IDT',0,12,141,12,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistY_Obj_26_IDT',0,12,142,12,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistY_Obj_27_IDT',0,12,143,12,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistY_Obj_28_IDT',0,12,144,12,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistY_Obj_29_IDT',0,12,145,12,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistY_Obj_30_IDT',0,12,146,12,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistY_Obj_31_IDT',0,12,147,12,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistY_Obj_32_IDT',0,12,148,12,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistY_Obj_33_IDT',0,12,149,12,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistY_Obj_34_IDT',0,12,150,12,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistY_Obj_35_IDT',0,12,151,12,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistY_Obj_36_IDT',0,12,152,12,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistY_Obj_37_IDT',0,12,153,12,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistY_Obj_38_IDT',0,12,154,12,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistY_Obj_39_IDT',0,12,155,12,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistY_Obj_40_IDT',0,12,156,12,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistY_Obj_41_IDT',0,12,157,12,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistY_Obj_42_IDT',0,12,158,12,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistY_Obj_43_IDT',0,12,159,12,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistY_Obj_44_IDT',0,12,160,12,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistY_Obj_45_IDT',0,12,161,12,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistY_Obj_46_IDT',0,12,162,12,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistY_Obj_47_IDT',0,12,163,12,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistY_Obj_48_IDT',0,12,164,12,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistY_Obj_49_IDT',0,12,165,12,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistY_Obj_50_IDT',0,12,166,12,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistY_Obj_51_IDT',0,12,167,12,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistY_Obj_52_IDT',0,12,168,12,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistY_Obj_53_IDT',0,12,169,12,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistY_Obj_54_IDT',0,12,170,12,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistY_Obj_55_IDT',0,12,171,12,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistY_Obj_56_IDT',0,12,172,12,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistY_Obj_57_IDT',0,12,173,12,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistY_Obj_58_IDT',0,12,174,12,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DistY_Obj_59_IDT',0,12,175,12,16
	.word	427
	.byte	26
	.byte	'ARS_OD_DynConf_Obj_00_IDT',0,12,176,12,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynConf_Obj_01_IDT',0,12,177,12,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynConf_Obj_02_IDT',0,12,178,12,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynConf_Obj_03_IDT',0,12,179,12,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynConf_Obj_04_IDT',0,12,180,12,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynConf_Obj_05_IDT',0,12,181,12,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynConf_Obj_06_IDT',0,12,182,12,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynConf_Obj_07_IDT',0,12,183,12,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynConf_Obj_08_IDT',0,12,184,12,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynConf_Obj_09_IDT',0,12,185,12,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynConf_Obj_10_IDT',0,12,186,12,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynConf_Obj_11_IDT',0,12,187,12,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynConf_Obj_12_IDT',0,12,188,12,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynConf_Obj_13_IDT',0,12,189,12,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynConf_Obj_14_IDT',0,12,190,12,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynConf_Obj_15_IDT',0,12,191,12,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynConf_Obj_16_IDT',0,12,192,12,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynConf_Obj_17_IDT',0,12,193,12,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynConf_Obj_18_IDT',0,12,194,12,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynConf_Obj_19_IDT',0,12,195,12,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynConf_Obj_20_IDT',0,12,196,12,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynConf_Obj_21_IDT',0,12,197,12,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynConf_Obj_22_IDT',0,12,198,12,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynConf_Obj_23_IDT',0,12,199,12,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynConf_Obj_24_IDT',0,12,200,12,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynConf_Obj_25_IDT',0,12,201,12,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynConf_Obj_26_IDT',0,12,202,12,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynConf_Obj_27_IDT',0,12,203,12,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynConf_Obj_28_IDT',0,12,204,12,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynConf_Obj_29_IDT',0,12,205,12,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynConf_Obj_30_IDT',0,12,206,12,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynConf_Obj_31_IDT',0,12,207,12,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynConf_Obj_32_IDT',0,12,208,12,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynConf_Obj_33_IDT',0,12,209,12,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynConf_Obj_34_IDT',0,12,210,12,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynConf_Obj_35_IDT',0,12,211,12,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynConf_Obj_36_IDT',0,12,212,12,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynConf_Obj_37_IDT',0,12,213,12,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynConf_Obj_38_IDT',0,12,214,12,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynConf_Obj_39_IDT',0,12,215,12,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynConf_Obj_40_IDT',0,12,216,12,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynConf_Obj_41_IDT',0,12,217,12,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynConf_Obj_42_IDT',0,12,218,12,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynConf_Obj_43_IDT',0,12,219,12,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynConf_Obj_44_IDT',0,12,220,12,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynConf_Obj_45_IDT',0,12,221,12,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynConf_Obj_46_IDT',0,12,222,12,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynConf_Obj_47_IDT',0,12,223,12,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynConf_Obj_48_IDT',0,12,224,12,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynConf_Obj_49_IDT',0,12,225,12,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynConf_Obj_50_IDT',0,12,226,12,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynConf_Obj_51_IDT',0,12,227,12,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynConf_Obj_52_IDT',0,12,228,12,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynConf_Obj_53_IDT',0,12,229,12,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynConf_Obj_54_IDT',0,12,230,12,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynConf_Obj_55_IDT',0,12,231,12,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynConf_Obj_56_IDT',0,12,232,12,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynConf_Obj_57_IDT',0,12,233,12,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynConf_Obj_58_IDT',0,12,234,12,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynConf_Obj_59_IDT',0,12,235,12,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynProp_Obj_00_IDT',0,12,236,12,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynProp_Obj_01_IDT',0,12,237,12,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynProp_Obj_02_IDT',0,12,238,12,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynProp_Obj_03_IDT',0,12,239,12,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynProp_Obj_04_IDT',0,12,240,12,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynProp_Obj_05_IDT',0,12,241,12,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynProp_Obj_06_IDT',0,12,242,12,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynProp_Obj_07_IDT',0,12,243,12,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynProp_Obj_08_IDT',0,12,244,12,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynProp_Obj_09_IDT',0,12,245,12,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynProp_Obj_10_IDT',0,12,246,12,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynProp_Obj_11_IDT',0,12,247,12,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynProp_Obj_12_IDT',0,12,248,12,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynProp_Obj_13_IDT',0,12,249,12,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynProp_Obj_14_IDT',0,12,250,12,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynProp_Obj_15_IDT',0,12,251,12,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynProp_Obj_16_IDT',0,12,252,12,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynProp_Obj_17_IDT',0,12,253,12,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynProp_Obj_18_IDT',0,12,254,12,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynProp_Obj_19_IDT',0,12,255,12,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynProp_Obj_20_IDT',0,12,128,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynProp_Obj_21_IDT',0,12,129,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynProp_Obj_22_IDT',0,12,130,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynProp_Obj_23_IDT',0,12,131,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynProp_Obj_24_IDT',0,12,132,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynProp_Obj_25_IDT',0,12,133,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynProp_Obj_26_IDT',0,12,134,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynProp_Obj_27_IDT',0,12,135,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynProp_Obj_28_IDT',0,12,136,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynProp_Obj_29_IDT',0,12,137,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynProp_Obj_30_IDT',0,12,138,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynProp_Obj_31_IDT',0,12,139,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynProp_Obj_32_IDT',0,12,140,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynProp_Obj_33_IDT',0,12,141,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynProp_Obj_34_IDT',0,12,142,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynProp_Obj_35_IDT',0,12,143,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynProp_Obj_36_IDT',0,12,144,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynProp_Obj_37_IDT',0,12,145,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynProp_Obj_38_IDT',0,12,146,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynProp_Obj_39_IDT',0,12,147,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynProp_Obj_40_IDT',0,12,148,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynProp_Obj_41_IDT',0,12,149,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynProp_Obj_42_IDT',0,12,150,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynProp_Obj_43_IDT',0,12,151,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynProp_Obj_44_IDT',0,12,152,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynProp_Obj_45_IDT',0,12,153,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynProp_Obj_46_IDT',0,12,154,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynProp_Obj_47_IDT',0,12,155,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynProp_Obj_48_IDT',0,12,156,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynProp_Obj_49_IDT',0,12,157,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynProp_Obj_50_IDT',0,12,158,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynProp_Obj_51_IDT',0,12,159,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynProp_Obj_52_IDT',0,12,160,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynProp_Obj_53_IDT',0,12,161,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynProp_Obj_54_IDT',0,12,162,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynProp_Obj_55_IDT',0,12,163,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynProp_Obj_56_IDT',0,12,164,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynProp_Obj_57_IDT',0,12,165,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynProp_Obj_58_IDT',0,12,166,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_DynProp_Obj_59_IDT',0,12,167,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_EgoAcceleration_IDT',0,12,168,13,16
	.word	427
	.byte	26
	.byte	'ARS_OD_EgoCurvature_IDT',0,12,169,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_EgoVelocityStd_IDT',0,12,170,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_EgoVelocity_IDT',0,12,171,13,16
	.word	427
	.byte	26
	.byte	'ARS_OD_EgoYawRate_IDT',0,12,172,13,16
	.word	427
	.byte	26
	.byte	'ARS_OD_ExtendedCycleFlag_IDT',0,12,173,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ID_00_IDT',0,12,174,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ID_01_IDT',0,12,175,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ID_02_IDT',0,12,176,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ID_03_IDT',0,12,177,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ID_04_IDT',0,12,178,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ID_05_IDT',0,12,179,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ID_06_IDT',0,12,180,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ID_07_IDT',0,12,181,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ID_08_IDT',0,12,182,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ID_09_IDT',0,12,183,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ID_10_IDT',0,12,184,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ID_11_IDT',0,12,185,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ID_12_IDT',0,12,186,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ID_13_IDT',0,12,187,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ID_14_IDT',0,12,188,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ID_15_IDT',0,12,189,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ID_16_IDT',0,12,190,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ID_17_IDT',0,12,191,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ID_18_IDT',0,12,192,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ID_19_IDT',0,12,193,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ID_20_IDT',0,12,194,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ID_21_IDT',0,12,195,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ID_22_IDT',0,12,196,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ID_23_IDT',0,12,197,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ID_24_IDT',0,12,198,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ID_25_IDT',0,12,199,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ID_26_IDT',0,12,200,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ID_27_IDT',0,12,201,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ID_28_IDT',0,12,202,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ID_29_IDT',0,12,203,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ID_30_IDT',0,12,204,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ID_31_IDT',0,12,205,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ID_32_IDT',0,12,206,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ID_33_IDT',0,12,207,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ID_34_IDT',0,12,208,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ID_35_IDT',0,12,209,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ID_36_IDT',0,12,210,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ID_37_IDT',0,12,211,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ID_38_IDT',0,12,212,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ID_39_IDT',0,12,213,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ID_40_IDT',0,12,214,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ID_41_IDT',0,12,215,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ID_42_IDT',0,12,216,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ID_43_IDT',0,12,217,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ID_44_IDT',0,12,218,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ID_45_IDT',0,12,219,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ID_46_IDT',0,12,220,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ID_47_IDT',0,12,221,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ID_48_IDT',0,12,222,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ID_49_IDT',0,12,223,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ID_50_IDT',0,12,224,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ID_51_IDT',0,12,225,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ID_52_IDT',0,12,226,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ID_53_IDT',0,12,227,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ID_54_IDT',0,12,228,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ID_55_IDT',0,12,229,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ID_56_IDT',0,12,230,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ID_57_IDT',0,12,231,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ID_58_IDT',0,12,232,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ID_59_IDT',0,12,233,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Latency_IDT',0,12,234,13,16
	.word	427
	.byte	26
	.byte	'ARS_OD_Length_Obj_00_IDT',0,12,235,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Length_Obj_01_IDT',0,12,236,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Length_Obj_02_IDT',0,12,237,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Length_Obj_03_IDT',0,12,238,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Length_Obj_04_IDT',0,12,239,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Length_Obj_05_IDT',0,12,240,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Length_Obj_06_IDT',0,12,241,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Length_Obj_07_IDT',0,12,242,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Length_Obj_08_IDT',0,12,243,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Length_Obj_09_IDT',0,12,244,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Length_Obj_10_IDT',0,12,245,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Length_Obj_11_IDT',0,12,246,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Length_Obj_12_IDT',0,12,247,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Length_Obj_13_IDT',0,12,248,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Length_Obj_14_IDT',0,12,249,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Length_Obj_15_IDT',0,12,250,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Length_Obj_16_IDT',0,12,251,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Length_Obj_17_IDT',0,12,252,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Length_Obj_18_IDT',0,12,253,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Length_Obj_19_IDT',0,12,254,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Length_Obj_20_IDT',0,12,255,13,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Length_Obj_21_IDT',0,12,128,14,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Length_Obj_22_IDT',0,12,129,14,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Length_Obj_23_IDT',0,12,130,14,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Length_Obj_24_IDT',0,12,131,14,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Length_Obj_25_IDT',0,12,132,14,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Length_Obj_26_IDT',0,12,133,14,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Length_Obj_27_IDT',0,12,134,14,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Length_Obj_28_IDT',0,12,135,14,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Length_Obj_29_IDT',0,12,136,14,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Length_Obj_30_IDT',0,12,137,14,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Length_Obj_31_IDT',0,12,138,14,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Length_Obj_32_IDT',0,12,139,14,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Length_Obj_33_IDT',0,12,140,14,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Length_Obj_34_IDT',0,12,141,14,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Length_Obj_35_IDT',0,12,142,14,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Length_Obj_36_IDT',0,12,143,14,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Length_Obj_37_IDT',0,12,144,14,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Length_Obj_38_IDT',0,12,145,14,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Length_Obj_39_IDT',0,12,146,14,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Length_Obj_40_IDT',0,12,147,14,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Length_Obj_41_IDT',0,12,148,14,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Length_Obj_42_IDT',0,12,149,14,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Length_Obj_43_IDT',0,12,150,14,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Length_Obj_44_IDT',0,12,151,14,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Length_Obj_45_IDT',0,12,152,14,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Length_Obj_46_IDT',0,12,153,14,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Length_Obj_47_IDT',0,12,154,14,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Length_Obj_48_IDT',0,12,155,14,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Length_Obj_49_IDT',0,12,156,14,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Length_Obj_50_IDT',0,12,157,14,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Length_Obj_51_IDT',0,12,158,14,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Length_Obj_52_IDT',0,12,159,14,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Length_Obj_53_IDT',0,12,160,14,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Length_Obj_54_IDT',0,12,161,14,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Length_Obj_55_IDT',0,12,162,14,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Length_Obj_56_IDT',0,12,163,14,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Length_Obj_57_IDT',0,12,164,14,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Length_Obj_58_IDT',0,12,165,14,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Length_Obj_59_IDT',0,12,166,14,15
	.word	157
	.byte	26
	.byte	'ARS_OD_LifeCycle_Obj_00_IDT',0,12,167,14,16
	.word	427
	.byte	26
	.byte	'ARS_OD_LifeCycle_Obj_01_IDT',0,12,168,14,16
	.word	427
	.byte	26
	.byte	'ARS_OD_LifeCycle_Obj_02_IDT',0,12,169,14,16
	.word	427
	.byte	26
	.byte	'ARS_OD_LifeCycle_Obj_03_IDT',0,12,170,14,16
	.word	427
	.byte	26
	.byte	'ARS_OD_LifeCycle_Obj_04_IDT',0,12,171,14,16
	.word	427
	.byte	26
	.byte	'ARS_OD_LifeCycle_Obj_05_IDT',0,12,172,14,16
	.word	427
	.byte	26
	.byte	'ARS_OD_LifeCycle_Obj_06_IDT',0,12,173,14,16
	.word	427
	.byte	26
	.byte	'ARS_OD_LifeCycle_Obj_07_IDT',0,12,174,14,16
	.word	427
	.byte	26
	.byte	'ARS_OD_LifeCycle_Obj_08_IDT',0,12,175,14,16
	.word	427
	.byte	26
	.byte	'ARS_OD_LifeCycle_Obj_09_IDT',0,12,176,14,16
	.word	427
	.byte	26
	.byte	'ARS_OD_LifeCycle_Obj_10_IDT',0,12,177,14,16
	.word	427
	.byte	26
	.byte	'ARS_OD_LifeCycle_Obj_11_IDT',0,12,178,14,16
	.word	427
	.byte	26
	.byte	'ARS_OD_LifeCycle_Obj_12_IDT',0,12,179,14,16
	.word	427
	.byte	26
	.byte	'ARS_OD_LifeCycle_Obj_13_IDT',0,12,180,14,16
	.word	427
	.byte	26
	.byte	'ARS_OD_LifeCycle_Obj_14_IDT',0,12,181,14,16
	.word	427
	.byte	26
	.byte	'ARS_OD_LifeCycle_Obj_15_IDT',0,12,182,14,16
	.word	427
	.byte	26
	.byte	'ARS_OD_LifeCycle_Obj_16_IDT',0,12,183,14,16
	.word	427
	.byte	26
	.byte	'ARS_OD_LifeCycle_Obj_17_IDT',0,12,184,14,16
	.word	427
	.byte	26
	.byte	'ARS_OD_LifeCycle_Obj_18_IDT',0,12,185,14,16
	.word	427
	.byte	26
	.byte	'ARS_OD_LifeCycle_Obj_19_IDT',0,12,186,14,16
	.word	427
	.byte	26
	.byte	'ARS_OD_LifeCycle_Obj_20_IDT',0,12,187,14,16
	.word	427
	.byte	26
	.byte	'ARS_OD_LifeCycle_Obj_21_IDT',0,12,188,14,16
	.word	427
	.byte	26
	.byte	'ARS_OD_LifeCycle_Obj_22_IDT',0,12,189,14,16
	.word	427
	.byte	26
	.byte	'ARS_OD_LifeCycle_Obj_23_IDT',0,12,190,14,16
	.word	427
	.byte	26
	.byte	'ARS_OD_LifeCycle_Obj_24_IDT',0,12,191,14,16
	.word	427
	.byte	26
	.byte	'ARS_OD_LifeCycle_Obj_25_IDT',0,12,192,14,16
	.word	427
	.byte	26
	.byte	'ARS_OD_LifeCycle_Obj_26_IDT',0,12,193,14,16
	.word	427
	.byte	26
	.byte	'ARS_OD_LifeCycle_Obj_27_IDT',0,12,194,14,16
	.word	427
	.byte	26
	.byte	'ARS_OD_LifeCycle_Obj_28_IDT',0,12,195,14,16
	.word	427
	.byte	26
	.byte	'ARS_OD_LifeCycle_Obj_29_IDT',0,12,196,14,16
	.word	427
	.byte	26
	.byte	'ARS_OD_LifeCycle_Obj_30_IDT',0,12,197,14,16
	.word	427
	.byte	26
	.byte	'ARS_OD_LifeCycle_Obj_31_IDT',0,12,198,14,16
	.word	427
	.byte	26
	.byte	'ARS_OD_LifeCycle_Obj_32_IDT',0,12,199,14,16
	.word	427
	.byte	26
	.byte	'ARS_OD_LifeCycle_Obj_33_IDT',0,12,200,14,16
	.word	427
	.byte	26
	.byte	'ARS_OD_LifeCycle_Obj_34_IDT',0,12,201,14,16
	.word	427
	.byte	26
	.byte	'ARS_OD_LifeCycle_Obj_35_IDT',0,12,202,14,16
	.word	427
	.byte	26
	.byte	'ARS_OD_LifeCycle_Obj_36_IDT',0,12,203,14,16
	.word	427
	.byte	26
	.byte	'ARS_OD_LifeCycle_Obj_37_IDT',0,12,204,14,16
	.word	427
	.byte	26
	.byte	'ARS_OD_LifeCycle_Obj_38_IDT',0,12,205,14,16
	.word	427
	.byte	26
	.byte	'ARS_OD_LifeCycle_Obj_39_IDT',0,12,206,14,16
	.word	427
	.byte	26
	.byte	'ARS_OD_LifeCycle_Obj_40_IDT',0,12,207,14,16
	.word	427
	.byte	26
	.byte	'ARS_OD_LifeCycle_Obj_41_IDT',0,12,208,14,16
	.word	427
	.byte	26
	.byte	'ARS_OD_LifeCycle_Obj_42_IDT',0,12,209,14,16
	.word	427
	.byte	26
	.byte	'ARS_OD_LifeCycle_Obj_43_IDT',0,12,210,14,16
	.word	427
	.byte	26
	.byte	'ARS_OD_LifeCycle_Obj_44_IDT',0,12,211,14,16
	.word	427
	.byte	26
	.byte	'ARS_OD_LifeCycle_Obj_45_IDT',0,12,212,14,16
	.word	427
	.byte	26
	.byte	'ARS_OD_LifeCycle_Obj_46_IDT',0,12,213,14,16
	.word	427
	.byte	26
	.byte	'ARS_OD_LifeCycle_Obj_47_IDT',0,12,214,14,16
	.word	427
	.byte	26
	.byte	'ARS_OD_LifeCycle_Obj_48_IDT',0,12,215,14,16
	.word	427
	.byte	26
	.byte	'ARS_OD_LifeCycle_Obj_49_IDT',0,12,216,14,16
	.word	427
	.byte	26
	.byte	'ARS_OD_LifeCycle_Obj_50_IDT',0,12,217,14,16
	.word	427
	.byte	26
	.byte	'ARS_OD_LifeCycle_Obj_51_IDT',0,12,218,14,16
	.word	427
	.byte	26
	.byte	'ARS_OD_LifeCycle_Obj_52_IDT',0,12,219,14,16
	.word	427
	.byte	26
	.byte	'ARS_OD_LifeCycle_Obj_53_IDT',0,12,220,14,16
	.word	427
	.byte	26
	.byte	'ARS_OD_LifeCycle_Obj_54_IDT',0,12,221,14,16
	.word	427
	.byte	26
	.byte	'ARS_OD_LifeCycle_Obj_55_IDT',0,12,222,14,16
	.word	427
	.byte	26
	.byte	'ARS_OD_LifeCycle_Obj_56_IDT',0,12,223,14,16
	.word	427
	.byte	26
	.byte	'ARS_OD_LifeCycle_Obj_57_IDT',0,12,224,14,16
	.word	427
	.byte	26
	.byte	'ARS_OD_LifeCycle_Obj_58_IDT',0,12,225,14,16
	.word	427
	.byte	26
	.byte	'ARS_OD_LifeCycle_Obj_59_IDT',0,12,226,14,16
	.word	427
	.byte	26
	.byte	'ARS_OD_MaintenanceState_Obj_00_IDT',0,12,227,14,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MaintenanceState_Obj_01_IDT',0,12,228,14,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MaintenanceState_Obj_02_IDT',0,12,229,14,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MaintenanceState_Obj_03_IDT',0,12,230,14,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MaintenanceState_Obj_04_IDT',0,12,231,14,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MaintenanceState_Obj_05_IDT',0,12,232,14,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MaintenanceState_Obj_06_IDT',0,12,233,14,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MaintenanceState_Obj_07_IDT',0,12,234,14,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MaintenanceState_Obj_08_IDT',0,12,235,14,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MaintenanceState_Obj_09_IDT',0,12,236,14,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MaintenanceState_Obj_10_IDT',0,12,237,14,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MaintenanceState_Obj_11_IDT',0,12,238,14,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MaintenanceState_Obj_12_IDT',0,12,239,14,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MaintenanceState_Obj_13_IDT',0,12,240,14,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MaintenanceState_Obj_14_IDT',0,12,241,14,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MaintenanceState_Obj_15_IDT',0,12,242,14,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MaintenanceState_Obj_16_IDT',0,12,243,14,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MaintenanceState_Obj_17_IDT',0,12,244,14,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MaintenanceState_Obj_18_IDT',0,12,245,14,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MaintenanceState_Obj_19_IDT',0,12,246,14,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MaintenanceState_Obj_20_IDT',0,12,247,14,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MaintenanceState_Obj_21_IDT',0,12,248,14,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MaintenanceState_Obj_22_IDT',0,12,249,14,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MaintenanceState_Obj_23_IDT',0,12,250,14,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MaintenanceState_Obj_24_IDT',0,12,251,14,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MaintenanceState_Obj_25_IDT',0,12,252,14,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MaintenanceState_Obj_26_IDT',0,12,253,14,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MaintenanceState_Obj_27_IDT',0,12,254,14,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MaintenanceState_Obj_28_IDT',0,12,255,14,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MaintenanceState_Obj_29_IDT',0,12,128,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MaintenanceState_Obj_30_IDT',0,12,129,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MaintenanceState_Obj_31_IDT',0,12,130,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MaintenanceState_Obj_32_IDT',0,12,131,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MaintenanceState_Obj_33_IDT',0,12,132,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MaintenanceState_Obj_34_IDT',0,12,133,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MaintenanceState_Obj_35_IDT',0,12,134,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MaintenanceState_Obj_36_IDT',0,12,135,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MaintenanceState_Obj_37_IDT',0,12,136,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MaintenanceState_Obj_38_IDT',0,12,137,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MaintenanceState_Obj_39_IDT',0,12,138,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MaintenanceState_Obj_40_IDT',0,12,139,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MaintenanceState_Obj_41_IDT',0,12,140,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MaintenanceState_Obj_42_IDT',0,12,141,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MaintenanceState_Obj_43_IDT',0,12,142,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MaintenanceState_Obj_44_IDT',0,12,143,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MaintenanceState_Obj_45_IDT',0,12,144,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MaintenanceState_Obj_46_IDT',0,12,145,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MaintenanceState_Obj_47_IDT',0,12,146,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MaintenanceState_Obj_48_IDT',0,12,147,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MaintenanceState_Obj_49_IDT',0,12,148,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MaintenanceState_Obj_50_IDT',0,12,149,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MaintenanceState_Obj_51_IDT',0,12,150,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MaintenanceState_Obj_52_IDT',0,12,151,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MaintenanceState_Obj_53_IDT',0,12,152,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MaintenanceState_Obj_54_IDT',0,12,153,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MaintenanceState_Obj_55_IDT',0,12,154,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MaintenanceState_Obj_56_IDT',0,12,155,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MaintenanceState_Obj_57_IDT',0,12,156,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MaintenanceState_Obj_58_IDT',0,12,157,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MaintenanceState_Obj_59_IDT',0,12,158,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MeasCounter_IDT',0,12,159,15,16
	.word	427
	.byte	26
	.byte	'ARS_OD_MicroDopplerFlag_00_IDT',0,12,160,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MicroDopplerFlag_01_IDT',0,12,161,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MicroDopplerFlag_02_IDT',0,12,162,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MicroDopplerFlag_03_IDT',0,12,163,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MicroDopplerFlag_04_IDT',0,12,164,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MicroDopplerFlag_05_IDT',0,12,165,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MicroDopplerFlag_06_IDT',0,12,166,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MicroDopplerFlag_07_IDT',0,12,167,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MicroDopplerFlag_08_IDT',0,12,168,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MicroDopplerFlag_09_IDT',0,12,169,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MicroDopplerFlag_10_IDT',0,12,170,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MicroDopplerFlag_11_IDT',0,12,171,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MicroDopplerFlag_12_IDT',0,12,172,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MicroDopplerFlag_13_IDT',0,12,173,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MicroDopplerFlag_14_IDT',0,12,174,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MicroDopplerFlag_15_IDT',0,12,175,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MicroDopplerFlag_16_IDT',0,12,176,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MicroDopplerFlag_17_IDT',0,12,177,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MicroDopplerFlag_18_IDT',0,12,178,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MicroDopplerFlag_19_IDT',0,12,179,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MicroDopplerFlag_20_IDT',0,12,180,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MicroDopplerFlag_21_IDT',0,12,181,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MicroDopplerFlag_22_IDT',0,12,182,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MicroDopplerFlag_23_IDT',0,12,183,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MicroDopplerFlag_24_IDT',0,12,184,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MicroDopplerFlag_25_IDT',0,12,185,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MicroDopplerFlag_26_IDT',0,12,186,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MicroDopplerFlag_27_IDT',0,12,187,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MicroDopplerFlag_28_IDT',0,12,188,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MicroDopplerFlag_29_IDT',0,12,189,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MicroDopplerFlag_30_IDT',0,12,190,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MicroDopplerFlag_31_IDT',0,12,191,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MicroDopplerFlag_32_IDT',0,12,192,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MicroDopplerFlag_33_IDT',0,12,193,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MicroDopplerFlag_34_IDT',0,12,194,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MicroDopplerFlag_35_IDT',0,12,195,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MicroDopplerFlag_36_IDT',0,12,196,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MicroDopplerFlag_37_IDT',0,12,197,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MicroDopplerFlag_38_IDT',0,12,198,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MicroDopplerFlag_39_IDT',0,12,199,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MicroDopplerFlag_40_IDT',0,12,200,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MicroDopplerFlag_41_IDT',0,12,201,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MicroDopplerFlag_42_IDT',0,12,202,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MicroDopplerFlag_43_IDT',0,12,203,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MicroDopplerFlag_44_IDT',0,12,204,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MicroDopplerFlag_45_IDT',0,12,205,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MicroDopplerFlag_46_IDT',0,12,206,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MicroDopplerFlag_47_IDT',0,12,207,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MicroDopplerFlag_48_IDT',0,12,208,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MicroDopplerFlag_49_IDT',0,12,209,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MicroDopplerFlag_50_IDT',0,12,210,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MicroDopplerFlag_51_IDT',0,12,211,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MicroDopplerFlag_52_IDT',0,12,212,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MicroDopplerFlag_53_IDT',0,12,213,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MicroDopplerFlag_54_IDT',0,12,214,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MicroDopplerFlag_55_IDT',0,12,215,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MicroDopplerFlag_56_IDT',0,12,216,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MicroDopplerFlag_57_IDT',0,12,217,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MicroDopplerFlag_58_IDT',0,12,218,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MicroDopplerFlag_59_IDT',0,12,219,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MirrorProb_Obj_00_IDT',0,12,220,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MirrorProb_Obj_01_IDT',0,12,221,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MirrorProb_Obj_02_IDT',0,12,222,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MirrorProb_Obj_03_IDT',0,12,223,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MirrorProb_Obj_04_IDT',0,12,224,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MirrorProb_Obj_05_IDT',0,12,225,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MirrorProb_Obj_06_IDT',0,12,226,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MirrorProb_Obj_07_IDT',0,12,227,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MirrorProb_Obj_08_IDT',0,12,228,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MirrorProb_Obj_09_IDT',0,12,229,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MirrorProb_Obj_10_IDT',0,12,230,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MirrorProb_Obj_11_IDT',0,12,231,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MirrorProb_Obj_12_IDT',0,12,232,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MirrorProb_Obj_13_IDT',0,12,233,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MirrorProb_Obj_14_IDT',0,12,234,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MirrorProb_Obj_15_IDT',0,12,235,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MirrorProb_Obj_16_IDT',0,12,236,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MirrorProb_Obj_17_IDT',0,12,237,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MirrorProb_Obj_18_IDT',0,12,238,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MirrorProb_Obj_19_IDT',0,12,239,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MirrorProb_Obj_20_IDT',0,12,240,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MirrorProb_Obj_21_IDT',0,12,241,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MirrorProb_Obj_22_IDT',0,12,242,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MirrorProb_Obj_23_IDT',0,12,243,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MirrorProb_Obj_24_IDT',0,12,244,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MirrorProb_Obj_25_IDT',0,12,245,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MirrorProb_Obj_26_IDT',0,12,246,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MirrorProb_Obj_27_IDT',0,12,247,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MirrorProb_Obj_28_IDT',0,12,248,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MirrorProb_Obj_29_IDT',0,12,249,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MirrorProb_Obj_30_IDT',0,12,250,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MirrorProb_Obj_31_IDT',0,12,251,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MirrorProb_Obj_32_IDT',0,12,252,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MirrorProb_Obj_33_IDT',0,12,253,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MirrorProb_Obj_34_IDT',0,12,254,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MirrorProb_Obj_35_IDT',0,12,255,15,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MirrorProb_Obj_36_IDT',0,12,128,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MirrorProb_Obj_37_IDT',0,12,129,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MirrorProb_Obj_38_IDT',0,12,130,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MirrorProb_Obj_39_IDT',0,12,131,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MirrorProb_Obj_40_IDT',0,12,132,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MirrorProb_Obj_41_IDT',0,12,133,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MirrorProb_Obj_42_IDT',0,12,134,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MirrorProb_Obj_43_IDT',0,12,135,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MirrorProb_Obj_44_IDT',0,12,136,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MirrorProb_Obj_45_IDT',0,12,137,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MirrorProb_Obj_46_IDT',0,12,138,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MirrorProb_Obj_47_IDT',0,12,139,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MirrorProb_Obj_48_IDT',0,12,140,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MirrorProb_Obj_49_IDT',0,12,141,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MirrorProb_Obj_50_IDT',0,12,142,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MirrorProb_Obj_51_IDT',0,12,143,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MirrorProb_Obj_52_IDT',0,12,144,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MirrorProb_Obj_53_IDT',0,12,145,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MirrorProb_Obj_54_IDT',0,12,146,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MirrorProb_Obj_55_IDT',0,12,147,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MirrorProb_Obj_56_IDT',0,12,148,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MirrorProb_Obj_57_IDT',0,12,149,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MirrorProb_Obj_58_IDT',0,12,150,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MirrorProb_Obj_59_IDT',0,12,151,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MsgCounter_Header_IDT',0,12,152,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MsgCounter_Obj_00_01_IDT',0,12,153,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MsgCounter_Obj_02_03_IDT',0,12,154,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MsgCounter_Obj_04_05_IDT',0,12,155,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MsgCounter_Obj_06_07_IDT',0,12,156,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MsgCounter_Obj_08_09_IDT',0,12,157,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MsgCounter_Obj_10_11_IDT',0,12,158,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MsgCounter_Obj_12_13_IDT',0,12,159,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MsgCounter_Obj_14_15_IDT',0,12,160,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MsgCounter_Obj_16_17_IDT',0,12,161,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MsgCounter_Obj_18_19_IDT',0,12,162,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MsgCounter_Obj_20_21_IDT',0,12,163,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MsgCounter_Obj_22_23_IDT',0,12,164,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MsgCounter_Obj_24_25_IDT',0,12,165,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MsgCounter_Obj_26_27_IDT',0,12,166,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MsgCounter_Obj_28_29_IDT',0,12,167,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MsgCounter_Obj_30_31_IDT',0,12,168,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MsgCounter_Obj_32_33_IDT',0,12,169,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MsgCounter_Obj_34_35_IDT',0,12,170,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MsgCounter_Obj_36_37_IDT',0,12,171,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MsgCounter_Obj_38_39_IDT',0,12,172,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MsgCounter_Obj_40_41_IDT',0,12,173,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MsgCounter_Obj_42_43_IDT',0,12,174,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MsgCounter_Obj_44_45_IDT',0,12,175,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MsgCounter_Obj_46_47_IDT',0,12,176,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MsgCounter_Obj_48_49_IDT',0,12,177,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MsgCounter_Obj_50_51_IDT',0,12,178,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MsgCounter_Obj_52_53_IDT',0,12,179,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MsgCounter_Obj_54_55_IDT',0,12,180,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MsgCounter_Obj_56_57_IDT',0,12,181,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_MsgCounter_Obj_58_59_IDT',0,12,182,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_NumOfObjects_IDT',0,12,183,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ObstacleProb_Obj_00_IDT',0,12,184,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ObstacleProb_Obj_01_IDT',0,12,185,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ObstacleProb_Obj_02_IDT',0,12,186,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ObstacleProb_Obj_03_IDT',0,12,187,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ObstacleProb_Obj_04_IDT',0,12,188,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ObstacleProb_Obj_05_IDT',0,12,189,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ObstacleProb_Obj_06_IDT',0,12,190,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ObstacleProb_Obj_07_IDT',0,12,191,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ObstacleProb_Obj_08_IDT',0,12,192,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ObstacleProb_Obj_09_IDT',0,12,193,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ObstacleProb_Obj_10_IDT',0,12,194,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ObstacleProb_Obj_11_IDT',0,12,195,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ObstacleProb_Obj_12_IDT',0,12,196,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ObstacleProb_Obj_13_IDT',0,12,197,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ObstacleProb_Obj_14_IDT',0,12,198,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ObstacleProb_Obj_15_IDT',0,12,199,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ObstacleProb_Obj_16_IDT',0,12,200,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ObstacleProb_Obj_17_IDT',0,12,201,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ObstacleProb_Obj_18_IDT',0,12,202,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ObstacleProb_Obj_19_IDT',0,12,203,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ObstacleProb_Obj_20_IDT',0,12,204,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ObstacleProb_Obj_21_IDT',0,12,205,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ObstacleProb_Obj_22_IDT',0,12,206,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ObstacleProb_Obj_23_IDT',0,12,207,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ObstacleProb_Obj_24_IDT',0,12,208,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ObstacleProb_Obj_25_IDT',0,12,209,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ObstacleProb_Obj_26_IDT',0,12,210,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ObstacleProb_Obj_27_IDT',0,12,211,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ObstacleProb_Obj_28_IDT',0,12,212,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ObstacleProb_Obj_29_IDT',0,12,213,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ObstacleProb_Obj_30_IDT',0,12,214,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ObstacleProb_Obj_31_IDT',0,12,215,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ObstacleProb_Obj_32_IDT',0,12,216,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ObstacleProb_Obj_33_IDT',0,12,217,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ObstacleProb_Obj_34_IDT',0,12,218,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ObstacleProb_Obj_35_IDT',0,12,219,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ObstacleProb_Obj_36_IDT',0,12,220,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ObstacleProb_Obj_37_IDT',0,12,221,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ObstacleProb_Obj_38_IDT',0,12,222,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ObstacleProb_Obj_39_IDT',0,12,223,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ObstacleProb_Obj_40_IDT',0,12,224,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ObstacleProb_Obj_41_IDT',0,12,225,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ObstacleProb_Obj_42_IDT',0,12,226,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ObstacleProb_Obj_43_IDT',0,12,227,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ObstacleProb_Obj_44_IDT',0,12,228,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ObstacleProb_Obj_45_IDT',0,12,229,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ObstacleProb_Obj_46_IDT',0,12,230,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ObstacleProb_Obj_47_IDT',0,12,231,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ObstacleProb_Obj_48_IDT',0,12,232,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ObstacleProb_Obj_49_IDT',0,12,233,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ObstacleProb_Obj_50_IDT',0,12,234,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ObstacleProb_Obj_51_IDT',0,12,235,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ObstacleProb_Obj_52_IDT',0,12,236,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ObstacleProb_Obj_53_IDT',0,12,237,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ObstacleProb_Obj_54_IDT',0,12,238,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ObstacleProb_Obj_55_IDT',0,12,239,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ObstacleProb_Obj_56_IDT',0,12,240,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ObstacleProb_Obj_57_IDT',0,12,241,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ObstacleProb_Obj_58_IDT',0,12,242,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ObstacleProb_Obj_59_IDT',0,12,243,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_OrientationStd_Obj_00_IDT',0,12,244,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_OrientationStd_Obj_01_IDT',0,12,245,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_OrientationStd_Obj_02_IDT',0,12,246,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_OrientationStd_Obj_03_IDT',0,12,247,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_OrientationStd_Obj_04_IDT',0,12,248,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_OrientationStd_Obj_05_IDT',0,12,249,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_OrientationStd_Obj_06_IDT',0,12,250,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_OrientationStd_Obj_07_IDT',0,12,251,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_OrientationStd_Obj_08_IDT',0,12,252,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_OrientationStd_Obj_09_IDT',0,12,253,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_OrientationStd_Obj_10_IDT',0,12,254,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_OrientationStd_Obj_11_IDT',0,12,255,16,15
	.word	157
	.byte	26
	.byte	'ARS_OD_OrientationStd_Obj_12_IDT',0,12,128,17,15
	.word	157
	.byte	26
	.byte	'ARS_OD_OrientationStd_Obj_13_IDT',0,12,129,17,15
	.word	157
	.byte	26
	.byte	'ARS_OD_OrientationStd_Obj_14_IDT',0,12,130,17,15
	.word	157
	.byte	26
	.byte	'ARS_OD_OrientationStd_Obj_15_IDT',0,12,131,17,15
	.word	157
	.byte	26
	.byte	'ARS_OD_OrientationStd_Obj_16_IDT',0,12,132,17,15
	.word	157
	.byte	26
	.byte	'ARS_OD_OrientationStd_Obj_17_IDT',0,12,133,17,15
	.word	157
	.byte	26
	.byte	'ARS_OD_OrientationStd_Obj_18_IDT',0,12,134,17,15
	.word	157
	.byte	26
	.byte	'ARS_OD_OrientationStd_Obj_19_IDT',0,12,135,17,15
	.word	157
	.byte	26
	.byte	'ARS_OD_OrientationStd_Obj_20_IDT',0,12,136,17,15
	.word	157
	.byte	26
	.byte	'ARS_OD_OrientationStd_Obj_21_IDT',0,12,137,17,15
	.word	157
	.byte	26
	.byte	'ARS_OD_OrientationStd_Obj_22_IDT',0,12,138,17,15
	.word	157
	.byte	26
	.byte	'ARS_OD_OrientationStd_Obj_23_IDT',0,12,139,17,15
	.word	157
	.byte	26
	.byte	'ARS_OD_OrientationStd_Obj_24_IDT',0,12,140,17,15
	.word	157
	.byte	26
	.byte	'ARS_OD_OrientationStd_Obj_25_IDT',0,12,141,17,15
	.word	157
	.byte	26
	.byte	'ARS_OD_OrientationStd_Obj_26_IDT',0,12,142,17,15
	.word	157
	.byte	26
	.byte	'ARS_OD_OrientationStd_Obj_27_IDT',0,12,143,17,15
	.word	157
	.byte	26
	.byte	'ARS_OD_OrientationStd_Obj_28_IDT',0,12,144,17,15
	.word	157
	.byte	26
	.byte	'ARS_OD_OrientationStd_Obj_29_IDT',0,12,145,17,15
	.word	157
	.byte	26
	.byte	'ARS_OD_OrientationStd_Obj_30_IDT',0,12,146,17,15
	.word	157
	.byte	26
	.byte	'ARS_OD_OrientationStd_Obj_31_IDT',0,12,147,17,15
	.word	157
	.byte	26
	.byte	'ARS_OD_OrientationStd_Obj_32_IDT',0,12,148,17,15
	.word	157
	.byte	26
	.byte	'ARS_OD_OrientationStd_Obj_33_IDT',0,12,149,17,15
	.word	157
	.byte	26
	.byte	'ARS_OD_OrientationStd_Obj_34_IDT',0,12,150,17,15
	.word	157
	.byte	26
	.byte	'ARS_OD_OrientationStd_Obj_35_IDT',0,12,151,17,15
	.word	157
	.byte	26
	.byte	'ARS_OD_OrientationStd_Obj_36_IDT',0,12,152,17,15
	.word	157
	.byte	26
	.byte	'ARS_OD_OrientationStd_Obj_37_IDT',0,12,153,17,15
	.word	157
	.byte	26
	.byte	'ARS_OD_OrientationStd_Obj_38_IDT',0,12,154,17,15
	.word	157
	.byte	26
	.byte	'ARS_OD_OrientationStd_Obj_39_IDT',0,12,155,17,15
	.word	157
	.byte	26
	.byte	'ARS_OD_OrientationStd_Obj_40_IDT',0,12,156,17,15
	.word	157
	.byte	26
	.byte	'ARS_OD_OrientationStd_Obj_41_IDT',0,12,157,17,15
	.word	157
	.byte	26
	.byte	'ARS_OD_OrientationStd_Obj_42_IDT',0,12,158,17,15
	.word	157
	.byte	26
	.byte	'ARS_OD_OrientationStd_Obj_43_IDT',0,12,159,17,15
	.word	157
	.byte	26
	.byte	'ARS_OD_OrientationStd_Obj_44_IDT',0,12,160,17,15
	.word	157
	.byte	26
	.byte	'ARS_OD_OrientationStd_Obj_45_IDT',0,12,161,17,15
	.word	157
	.byte	26
	.byte	'ARS_OD_OrientationStd_Obj_46_IDT',0,12,162,17,15
	.word	157
	.byte	26
	.byte	'ARS_OD_OrientationStd_Obj_47_IDT',0,12,163,17,15
	.word	157
	.byte	26
	.byte	'ARS_OD_OrientationStd_Obj_48_IDT',0,12,164,17,15
	.word	157
	.byte	26
	.byte	'ARS_OD_OrientationStd_Obj_49_IDT',0,12,165,17,15
	.word	157
	.byte	26
	.byte	'ARS_OD_OrientationStd_Obj_50_IDT',0,12,166,17,15
	.word	157
	.byte	26
	.byte	'ARS_OD_OrientationStd_Obj_51_IDT',0,12,167,17,15
	.word	157
	.byte	26
	.byte	'ARS_OD_OrientationStd_Obj_52_IDT',0,12,168,17,15
	.word	157
	.byte	26
	.byte	'ARS_OD_OrientationStd_Obj_53_IDT',0,12,169,17,15
	.word	157
	.byte	26
	.byte	'ARS_OD_OrientationStd_Obj_54_IDT',0,12,170,17,15
	.word	157
	.byte	26
	.byte	'ARS_OD_OrientationStd_Obj_55_IDT',0,12,171,17,15
	.word	157
	.byte	26
	.byte	'ARS_OD_OrientationStd_Obj_56_IDT',0,12,172,17,15
	.word	157
	.byte	26
	.byte	'ARS_OD_OrientationStd_Obj_57_IDT',0,12,173,17,15
	.word	157
	.byte	26
	.byte	'ARS_OD_OrientationStd_Obj_58_IDT',0,12,174,17,15
	.word	157
	.byte	26
	.byte	'ARS_OD_OrientationStd_Obj_59_IDT',0,12,175,17,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Orientation_Obj_00_IDT',0,12,176,17,16
	.word	427
	.byte	26
	.byte	'ARS_OD_Orientation_Obj_01_IDT',0,12,177,17,16
	.word	427
	.byte	26
	.byte	'ARS_OD_Orientation_Obj_02_IDT',0,12,178,17,16
	.word	427
	.byte	26
	.byte	'ARS_OD_Orientation_Obj_03_IDT',0,12,179,17,16
	.word	427
	.byte	26
	.byte	'ARS_OD_Orientation_Obj_04_IDT',0,12,180,17,16
	.word	427
	.byte	26
	.byte	'ARS_OD_Orientation_Obj_05_IDT',0,12,181,17,16
	.word	427
	.byte	26
	.byte	'ARS_OD_Orientation_Obj_06_IDT',0,12,182,17,16
	.word	427
	.byte	26
	.byte	'ARS_OD_Orientation_Obj_07_IDT',0,12,183,17,16
	.word	427
	.byte	26
	.byte	'ARS_OD_Orientation_Obj_08_IDT',0,12,184,17,16
	.word	427
	.byte	26
	.byte	'ARS_OD_Orientation_Obj_09_IDT',0,12,185,17,16
	.word	427
	.byte	26
	.byte	'ARS_OD_Orientation_Obj_10_IDT',0,12,186,17,16
	.word	427
	.byte	26
	.byte	'ARS_OD_Orientation_Obj_11_IDT',0,12,187,17,16
	.word	427
	.byte	26
	.byte	'ARS_OD_Orientation_Obj_12_IDT',0,12,188,17,16
	.word	427
	.byte	26
	.byte	'ARS_OD_Orientation_Obj_13_IDT',0,12,189,17,16
	.word	427
	.byte	26
	.byte	'ARS_OD_Orientation_Obj_14_IDT',0,12,190,17,16
	.word	427
	.byte	26
	.byte	'ARS_OD_Orientation_Obj_15_IDT',0,12,191,17,16
	.word	427
	.byte	26
	.byte	'ARS_OD_Orientation_Obj_16_IDT',0,12,192,17,16
	.word	427
	.byte	26
	.byte	'ARS_OD_Orientation_Obj_17_IDT',0,12,193,17,16
	.word	427
	.byte	26
	.byte	'ARS_OD_Orientation_Obj_18_IDT',0,12,194,17,16
	.word	427
	.byte	26
	.byte	'ARS_OD_Orientation_Obj_19_IDT',0,12,195,17,16
	.word	427
	.byte	26
	.byte	'ARS_OD_Orientation_Obj_20_IDT',0,12,196,17,16
	.word	427
	.byte	26
	.byte	'ARS_OD_Orientation_Obj_21_IDT',0,12,197,17,16
	.word	427
	.byte	26
	.byte	'ARS_OD_Orientation_Obj_22_IDT',0,12,198,17,16
	.word	427
	.byte	26
	.byte	'ARS_OD_Orientation_Obj_23_IDT',0,12,199,17,16
	.word	427
	.byte	26
	.byte	'ARS_OD_Orientation_Obj_24_IDT',0,12,200,17,16
	.word	427
	.byte	26
	.byte	'ARS_OD_Orientation_Obj_25_IDT',0,12,201,17,16
	.word	427
	.byte	26
	.byte	'ARS_OD_Orientation_Obj_26_IDT',0,12,202,17,16
	.word	427
	.byte	26
	.byte	'ARS_OD_Orientation_Obj_27_IDT',0,12,203,17,16
	.word	427
	.byte	26
	.byte	'ARS_OD_Orientation_Obj_28_IDT',0,12,204,17,16
	.word	427
	.byte	26
	.byte	'ARS_OD_Orientation_Obj_29_IDT',0,12,205,17,16
	.word	427
	.byte	26
	.byte	'ARS_OD_Orientation_Obj_30_IDT',0,12,206,17,16
	.word	427
	.byte	26
	.byte	'ARS_OD_Orientation_Obj_31_IDT',0,12,207,17,16
	.word	427
	.byte	26
	.byte	'ARS_OD_Orientation_Obj_32_IDT',0,12,208,17,16
	.word	427
	.byte	26
	.byte	'ARS_OD_Orientation_Obj_33_IDT',0,12,209,17,16
	.word	427
	.byte	26
	.byte	'ARS_OD_Orientation_Obj_34_IDT',0,12,210,17,16
	.word	427
	.byte	26
	.byte	'ARS_OD_Orientation_Obj_35_IDT',0,12,211,17,16
	.word	427
	.byte	26
	.byte	'ARS_OD_Orientation_Obj_36_IDT',0,12,212,17,16
	.word	427
	.byte	26
	.byte	'ARS_OD_Orientation_Obj_37_IDT',0,12,213,17,16
	.word	427
	.byte	26
	.byte	'ARS_OD_Orientation_Obj_38_IDT',0,12,214,17,16
	.word	427
	.byte	26
	.byte	'ARS_OD_Orientation_Obj_39_IDT',0,12,215,17,16
	.word	427
	.byte	26
	.byte	'ARS_OD_Orientation_Obj_40_IDT',0,12,216,17,16
	.word	427
	.byte	26
	.byte	'ARS_OD_Orientation_Obj_41_IDT',0,12,217,17,16
	.word	427
	.byte	26
	.byte	'ARS_OD_Orientation_Obj_42_IDT',0,12,218,17,16
	.word	427
	.byte	26
	.byte	'ARS_OD_Orientation_Obj_43_IDT',0,12,219,17,16
	.word	427
	.byte	26
	.byte	'ARS_OD_Orientation_Obj_44_IDT',0,12,220,17,16
	.word	427
	.byte	26
	.byte	'ARS_OD_Orientation_Obj_45_IDT',0,12,221,17,16
	.word	427
	.byte	26
	.byte	'ARS_OD_Orientation_Obj_46_IDT',0,12,222,17,16
	.word	427
	.byte	26
	.byte	'ARS_OD_Orientation_Obj_47_IDT',0,12,223,17,16
	.word	427
	.byte	26
	.byte	'ARS_OD_Orientation_Obj_48_IDT',0,12,224,17,16
	.word	427
	.byte	26
	.byte	'ARS_OD_Orientation_Obj_49_IDT',0,12,225,17,16
	.word	427
	.byte	26
	.byte	'ARS_OD_Orientation_Obj_50_IDT',0,12,226,17,16
	.word	427
	.byte	26
	.byte	'ARS_OD_Orientation_Obj_51_IDT',0,12,227,17,16
	.word	427
	.byte	26
	.byte	'ARS_OD_Orientation_Obj_52_IDT',0,12,228,17,16
	.word	427
	.byte	26
	.byte	'ARS_OD_Orientation_Obj_53_IDT',0,12,229,17,16
	.word	427
	.byte	26
	.byte	'ARS_OD_Orientation_Obj_54_IDT',0,12,230,17,16
	.word	427
	.byte	26
	.byte	'ARS_OD_Orientation_Obj_55_IDT',0,12,231,17,16
	.word	427
	.byte	26
	.byte	'ARS_OD_Orientation_Obj_56_IDT',0,12,232,17,16
	.word	427
	.byte	26
	.byte	'ARS_OD_Orientation_Obj_57_IDT',0,12,233,17,16
	.word	427
	.byte	26
	.byte	'ARS_OD_Orientation_Obj_58_IDT',0,12,234,17,16
	.word	427
	.byte	26
	.byte	'ARS_OD_Orientation_Obj_59_IDT',0,12,235,17,16
	.word	427
	.byte	26
	.byte	'ARS_OD_ProbOfExist_Obj_00_IDT',0,12,236,17,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ProbOfExist_Obj_01_IDT',0,12,237,17,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ProbOfExist_Obj_02_IDT',0,12,238,17,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ProbOfExist_Obj_03_IDT',0,12,239,17,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ProbOfExist_Obj_04_IDT',0,12,240,17,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ProbOfExist_Obj_05_IDT',0,12,241,17,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ProbOfExist_Obj_06_IDT',0,12,242,17,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ProbOfExist_Obj_07_IDT',0,12,243,17,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ProbOfExist_Obj_08_IDT',0,12,244,17,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ProbOfExist_Obj_09_IDT',0,12,245,17,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ProbOfExist_Obj_10_IDT',0,12,246,17,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ProbOfExist_Obj_11_IDT',0,12,247,17,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ProbOfExist_Obj_12_IDT',0,12,248,17,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ProbOfExist_Obj_13_IDT',0,12,249,17,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ProbOfExist_Obj_14_IDT',0,12,250,17,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ProbOfExist_Obj_15_IDT',0,12,251,17,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ProbOfExist_Obj_16_IDT',0,12,252,17,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ProbOfExist_Obj_17_IDT',0,12,253,17,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ProbOfExist_Obj_18_IDT',0,12,254,17,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ProbOfExist_Obj_19_IDT',0,12,255,17,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ProbOfExist_Obj_20_IDT',0,12,128,18,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ProbOfExist_Obj_21_IDT',0,12,129,18,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ProbOfExist_Obj_22_IDT',0,12,130,18,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ProbOfExist_Obj_23_IDT',0,12,131,18,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ProbOfExist_Obj_24_IDT',0,12,132,18,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ProbOfExist_Obj_25_IDT',0,12,133,18,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ProbOfExist_Obj_26_IDT',0,12,134,18,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ProbOfExist_Obj_27_IDT',0,12,135,18,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ProbOfExist_Obj_28_IDT',0,12,136,18,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ProbOfExist_Obj_29_IDT',0,12,137,18,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ProbOfExist_Obj_30_IDT',0,12,138,18,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ProbOfExist_Obj_31_IDT',0,12,139,18,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ProbOfExist_Obj_32_IDT',0,12,140,18,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ProbOfExist_Obj_33_IDT',0,12,141,18,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ProbOfExist_Obj_34_IDT',0,12,142,18,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ProbOfExist_Obj_35_IDT',0,12,143,18,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ProbOfExist_Obj_36_IDT',0,12,144,18,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ProbOfExist_Obj_37_IDT',0,12,145,18,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ProbOfExist_Obj_38_IDT',0,12,146,18,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ProbOfExist_Obj_39_IDT',0,12,147,18,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ProbOfExist_Obj_40_IDT',0,12,148,18,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ProbOfExist_Obj_41_IDT',0,12,149,18,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ProbOfExist_Obj_42_IDT',0,12,150,18,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ProbOfExist_Obj_43_IDT',0,12,151,18,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ProbOfExist_Obj_44_IDT',0,12,152,18,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ProbOfExist_Obj_45_IDT',0,12,153,18,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ProbOfExist_Obj_46_IDT',0,12,154,18,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ProbOfExist_Obj_47_IDT',0,12,155,18,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ProbOfExist_Obj_48_IDT',0,12,156,18,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ProbOfExist_Obj_49_IDT',0,12,157,18,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ProbOfExist_Obj_50_IDT',0,12,158,18,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ProbOfExist_Obj_51_IDT',0,12,159,18,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ProbOfExist_Obj_52_IDT',0,12,160,18,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ProbOfExist_Obj_53_IDT',0,12,161,18,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ProbOfExist_Obj_54_IDT',0,12,162,18,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ProbOfExist_Obj_55_IDT',0,12,163,18,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ProbOfExist_Obj_56_IDT',0,12,164,18,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ProbOfExist_Obj_57_IDT',0,12,165,18,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ProbOfExist_Obj_58_IDT',0,12,166,18,15
	.word	157
	.byte	26
	.byte	'ARS_OD_ProbOfExist_Obj_59_IDT',0,12,167,18,15
	.word	157
	.byte	26
	.byte	'ARS_OD_RCS_Obj_00_IDT',0,12,168,18,16
	.word	427
	.byte	26
	.byte	'ARS_OD_RCS_Obj_01_IDT',0,12,169,18,16
	.word	427
	.byte	26
	.byte	'ARS_OD_RCS_Obj_02_IDT',0,12,170,18,16
	.word	427
	.byte	26
	.byte	'ARS_OD_RCS_Obj_03_IDT',0,12,171,18,16
	.word	427
	.byte	26
	.byte	'ARS_OD_RCS_Obj_04_IDT',0,12,172,18,16
	.word	427
	.byte	26
	.byte	'ARS_OD_RCS_Obj_05_IDT',0,12,173,18,16
	.word	427
	.byte	26
	.byte	'ARS_OD_RCS_Obj_06_IDT',0,12,174,18,16
	.word	427
	.byte	26
	.byte	'ARS_OD_RCS_Obj_07_IDT',0,12,175,18,16
	.word	427
	.byte	26
	.byte	'ARS_OD_RCS_Obj_08_IDT',0,12,176,18,16
	.word	427
	.byte	26
	.byte	'ARS_OD_RCS_Obj_09_IDT',0,12,177,18,16
	.word	427
	.byte	26
	.byte	'ARS_OD_RCS_Obj_10_IDT',0,12,178,18,16
	.word	427
	.byte	26
	.byte	'ARS_OD_RCS_Obj_11_IDT',0,12,179,18,16
	.word	427
	.byte	26
	.byte	'ARS_OD_RCS_Obj_12_IDT',0,12,180,18,16
	.word	427
	.byte	26
	.byte	'ARS_OD_RCS_Obj_13_IDT',0,12,181,18,16
	.word	427
	.byte	26
	.byte	'ARS_OD_RCS_Obj_14_IDT',0,12,182,18,16
	.word	427
	.byte	26
	.byte	'ARS_OD_RCS_Obj_15_IDT',0,12,183,18,16
	.word	427
	.byte	26
	.byte	'ARS_OD_RCS_Obj_16_IDT',0,12,184,18,16
	.word	427
	.byte	26
	.byte	'ARS_OD_RCS_Obj_17_IDT',0,12,185,18,16
	.word	427
	.byte	26
	.byte	'ARS_OD_RCS_Obj_18_IDT',0,12,186,18,16
	.word	427
	.byte	26
	.byte	'ARS_OD_RCS_Obj_19_IDT',0,12,187,18,16
	.word	427
	.byte	26
	.byte	'ARS_OD_RCS_Obj_20_IDT',0,12,188,18,16
	.word	427
	.byte	26
	.byte	'ARS_OD_RCS_Obj_21_IDT',0,12,189,18,16
	.word	427
	.byte	26
	.byte	'ARS_OD_RCS_Obj_22_IDT',0,12,190,18,16
	.word	427
	.byte	26
	.byte	'ARS_OD_RCS_Obj_23_IDT',0,12,191,18,16
	.word	427
	.byte	26
	.byte	'ARS_OD_RCS_Obj_24_IDT',0,12,192,18,16
	.word	427
	.byte	26
	.byte	'ARS_OD_RCS_Obj_25_IDT',0,12,193,18,16
	.word	427
	.byte	26
	.byte	'ARS_OD_RCS_Obj_26_IDT',0,12,194,18,16
	.word	427
	.byte	26
	.byte	'ARS_OD_RCS_Obj_27_IDT',0,12,195,18,16
	.word	427
	.byte	26
	.byte	'ARS_OD_RCS_Obj_28_IDT',0,12,196,18,16
	.word	427
	.byte	26
	.byte	'ARS_OD_RCS_Obj_29_IDT',0,12,197,18,16
	.word	427
	.byte	26
	.byte	'ARS_OD_RCS_Obj_30_IDT',0,12,198,18,16
	.word	427
	.byte	26
	.byte	'ARS_OD_RCS_Obj_31_IDT',0,12,199,18,16
	.word	427
	.byte	26
	.byte	'ARS_OD_RCS_Obj_32_IDT',0,12,200,18,16
	.word	427
	.byte	26
	.byte	'ARS_OD_RCS_Obj_33_IDT',0,12,201,18,16
	.word	427
	.byte	26
	.byte	'ARS_OD_RCS_Obj_34_IDT',0,12,202,18,16
	.word	427
	.byte	26
	.byte	'ARS_OD_RCS_Obj_35_IDT',0,12,203,18,16
	.word	427
	.byte	26
	.byte	'ARS_OD_RCS_Obj_36_IDT',0,12,204,18,16
	.word	427
	.byte	26
	.byte	'ARS_OD_RCS_Obj_37_IDT',0,12,205,18,16
	.word	427
	.byte	26
	.byte	'ARS_OD_RCS_Obj_38_IDT',0,12,206,18,16
	.word	427
	.byte	26
	.byte	'ARS_OD_RCS_Obj_39_IDT',0,12,207,18,16
	.word	427
	.byte	26
	.byte	'ARS_OD_RCS_Obj_40_IDT',0,12,208,18,16
	.word	427
	.byte	26
	.byte	'ARS_OD_RCS_Obj_41_IDT',0,12,209,18,16
	.word	427
	.byte	26
	.byte	'ARS_OD_RCS_Obj_42_IDT',0,12,210,18,16
	.word	427
	.byte	26
	.byte	'ARS_OD_RCS_Obj_43_IDT',0,12,211,18,16
	.word	427
	.byte	26
	.byte	'ARS_OD_RCS_Obj_44_IDT',0,12,212,18,16
	.word	427
	.byte	26
	.byte	'ARS_OD_RCS_Obj_45_IDT',0,12,213,18,16
	.word	427
	.byte	26
	.byte	'ARS_OD_RCS_Obj_46_IDT',0,12,214,18,16
	.word	427
	.byte	26
	.byte	'ARS_OD_RCS_Obj_47_IDT',0,12,215,18,16
	.word	427
	.byte	26
	.byte	'ARS_OD_RCS_Obj_48_IDT',0,12,216,18,16
	.word	427
	.byte	26
	.byte	'ARS_OD_RCS_Obj_49_IDT',0,12,217,18,16
	.word	427
	.byte	26
	.byte	'ARS_OD_RCS_Obj_50_IDT',0,12,218,18,16
	.word	427
	.byte	26
	.byte	'ARS_OD_RCS_Obj_51_IDT',0,12,219,18,16
	.word	427
	.byte	26
	.byte	'ARS_OD_RCS_Obj_52_IDT',0,12,220,18,16
	.word	427
	.byte	26
	.byte	'ARS_OD_RCS_Obj_53_IDT',0,12,221,18,16
	.word	427
	.byte	26
	.byte	'ARS_OD_RCS_Obj_54_IDT',0,12,222,18,16
	.word	427
	.byte	26
	.byte	'ARS_OD_RCS_Obj_55_IDT',0,12,223,18,16
	.word	427
	.byte	26
	.byte	'ARS_OD_RCS_Obj_56_IDT',0,12,224,18,16
	.word	427
	.byte	26
	.byte	'ARS_OD_RCS_Obj_57_IDT',0,12,225,18,16
	.word	427
	.byte	26
	.byte	'ARS_OD_RCS_Obj_58_IDT',0,12,226,18,16
	.word	427
	.byte	26
	.byte	'ARS_OD_RCS_Obj_59_IDT',0,12,227,18,16
	.word	427
	.byte	26
	.byte	'ARS_OD_RefPoint_Obj_00_IDT',0,12,228,18,15
	.word	157
	.byte	26
	.byte	'ARS_OD_RefPoint_Obj_01_IDT',0,12,229,18,15
	.word	157
	.byte	26
	.byte	'ARS_OD_RefPoint_Obj_02_IDT',0,12,230,18,15
	.word	157
	.byte	26
	.byte	'ARS_OD_RefPoint_Obj_03_IDT',0,12,231,18,15
	.word	157
	.byte	26
	.byte	'ARS_OD_RefPoint_Obj_04_IDT',0,12,232,18,15
	.word	157
	.byte	26
	.byte	'ARS_OD_RefPoint_Obj_05_IDT',0,12,233,18,15
	.word	157
	.byte	26
	.byte	'ARS_OD_RefPoint_Obj_06_IDT',0,12,234,18,15
	.word	157
	.byte	26
	.byte	'ARS_OD_RefPoint_Obj_07_IDT',0,12,235,18,15
	.word	157
	.byte	26
	.byte	'ARS_OD_RefPoint_Obj_08_IDT',0,12,236,18,15
	.word	157
	.byte	26
	.byte	'ARS_OD_RefPoint_Obj_09_IDT',0,12,237,18,15
	.word	157
	.byte	26
	.byte	'ARS_OD_RefPoint_Obj_10_IDT',0,12,238,18,15
	.word	157
	.byte	26
	.byte	'ARS_OD_RefPoint_Obj_11_IDT',0,12,239,18,15
	.word	157
	.byte	26
	.byte	'ARS_OD_RefPoint_Obj_12_IDT',0,12,240,18,15
	.word	157
	.byte	26
	.byte	'ARS_OD_RefPoint_Obj_13_IDT',0,12,241,18,15
	.word	157
	.byte	26
	.byte	'ARS_OD_RefPoint_Obj_14_IDT',0,12,242,18,15
	.word	157
	.byte	26
	.byte	'ARS_OD_RefPoint_Obj_15_IDT',0,12,243,18,15
	.word	157
	.byte	26
	.byte	'ARS_OD_RefPoint_Obj_16_IDT',0,12,244,18,15
	.word	157
	.byte	26
	.byte	'ARS_OD_RefPoint_Obj_17_IDT',0,12,245,18,15
	.word	157
	.byte	26
	.byte	'ARS_OD_RefPoint_Obj_18_IDT',0,12,246,18,15
	.word	157
	.byte	26
	.byte	'ARS_OD_RefPoint_Obj_19_IDT',0,12,247,18,15
	.word	157
	.byte	26
	.byte	'ARS_OD_RefPoint_Obj_20_IDT',0,12,248,18,15
	.word	157
	.byte	26
	.byte	'ARS_OD_RefPoint_Obj_21_IDT',0,12,249,18,15
	.word	157
	.byte	26
	.byte	'ARS_OD_RefPoint_Obj_22_IDT',0,12,250,18,15
	.word	157
	.byte	26
	.byte	'ARS_OD_RefPoint_Obj_23_IDT',0,12,251,18,15
	.word	157
	.byte	26
	.byte	'ARS_OD_RefPoint_Obj_24_IDT',0,12,252,18,15
	.word	157
	.byte	26
	.byte	'ARS_OD_RefPoint_Obj_25_IDT',0,12,253,18,15
	.word	157
	.byte	26
	.byte	'ARS_OD_RefPoint_Obj_26_IDT',0,12,254,18,15
	.word	157
	.byte	26
	.byte	'ARS_OD_RefPoint_Obj_27_IDT',0,12,255,18,15
	.word	157
	.byte	26
	.byte	'ARS_OD_RefPoint_Obj_28_IDT',0,12,128,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_RefPoint_Obj_29_IDT',0,12,129,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_RefPoint_Obj_30_IDT',0,12,130,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_RefPoint_Obj_31_IDT',0,12,131,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_RefPoint_Obj_32_IDT',0,12,132,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_RefPoint_Obj_33_IDT',0,12,133,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_RefPoint_Obj_34_IDT',0,12,134,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_RefPoint_Obj_35_IDT',0,12,135,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_RefPoint_Obj_36_IDT',0,12,136,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_RefPoint_Obj_37_IDT',0,12,137,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_RefPoint_Obj_38_IDT',0,12,138,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_RefPoint_Obj_39_IDT',0,12,139,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_RefPoint_Obj_40_IDT',0,12,140,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_RefPoint_Obj_41_IDT',0,12,141,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_RefPoint_Obj_42_IDT',0,12,142,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_RefPoint_Obj_43_IDT',0,12,143,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_RefPoint_Obj_44_IDT',0,12,144,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_RefPoint_Obj_45_IDT',0,12,145,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_RefPoint_Obj_46_IDT',0,12,146,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_RefPoint_Obj_47_IDT',0,12,147,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_RefPoint_Obj_48_IDT',0,12,148,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_RefPoint_Obj_49_IDT',0,12,149,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_RefPoint_Obj_50_IDT',0,12,150,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_RefPoint_Obj_51_IDT',0,12,151,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_RefPoint_Obj_52_IDT',0,12,152,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_RefPoint_Obj_53_IDT',0,12,153,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_RefPoint_Obj_54_IDT',0,12,154,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_RefPoint_Obj_55_IDT',0,12,155,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_RefPoint_Obj_56_IDT',0,12,156,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_RefPoint_Obj_57_IDT',0,12,157,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_RefPoint_Obj_58_IDT',0,12,158,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_RefPoint_Obj_59_IDT',0,12,159,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_TaskValidFlag_IDT',0,12,160,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_TimeStampGlobNanoSec_IDT',0,12,161,19,16
	.word	292
	.byte	26
	.byte	'ARS_OD_TimeStampGlobSec_IDT',0,12,162,19,16
	.word	292
	.byte	26
	.byte	'ARS_OD_TimeStampLocal_IDT',0,12,163,19,16
	.word	292
	.byte	26
	.byte	'ARS_OD_VabsXStd_Obj_00_IDT',0,12,164,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsXStd_Obj_01_IDT',0,12,165,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsXStd_Obj_02_IDT',0,12,166,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsXStd_Obj_03_IDT',0,12,167,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsXStd_Obj_04_IDT',0,12,168,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsXStd_Obj_05_IDT',0,12,169,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsXStd_Obj_06_IDT',0,12,170,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsXStd_Obj_07_IDT',0,12,171,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsXStd_Obj_08_IDT',0,12,172,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsXStd_Obj_09_IDT',0,12,173,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsXStd_Obj_10_IDT',0,12,174,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsXStd_Obj_11_IDT',0,12,175,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsXStd_Obj_12_IDT',0,12,176,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsXStd_Obj_13_IDT',0,12,177,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsXStd_Obj_14_IDT',0,12,178,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsXStd_Obj_15_IDT',0,12,179,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsXStd_Obj_16_IDT',0,12,180,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsXStd_Obj_17_IDT',0,12,181,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsXStd_Obj_18_IDT',0,12,182,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsXStd_Obj_19_IDT',0,12,183,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsXStd_Obj_20_IDT',0,12,184,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsXStd_Obj_21_IDT',0,12,185,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsXStd_Obj_22_IDT',0,12,186,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsXStd_Obj_23_IDT',0,12,187,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsXStd_Obj_24_IDT',0,12,188,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsXStd_Obj_25_IDT',0,12,189,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsXStd_Obj_26_IDT',0,12,190,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsXStd_Obj_27_IDT',0,12,191,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsXStd_Obj_28_IDT',0,12,192,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsXStd_Obj_29_IDT',0,12,193,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsXStd_Obj_30_IDT',0,12,194,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsXStd_Obj_31_IDT',0,12,195,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsXStd_Obj_32_IDT',0,12,196,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsXStd_Obj_33_IDT',0,12,197,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsXStd_Obj_34_IDT',0,12,198,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsXStd_Obj_35_IDT',0,12,199,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsXStd_Obj_36_IDT',0,12,200,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsXStd_Obj_37_IDT',0,12,201,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsXStd_Obj_38_IDT',0,12,202,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsXStd_Obj_39_IDT',0,12,203,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsXStd_Obj_40_IDT',0,12,204,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsXStd_Obj_41_IDT',0,12,205,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsXStd_Obj_42_IDT',0,12,206,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsXStd_Obj_43_IDT',0,12,207,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsXStd_Obj_44_IDT',0,12,208,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsXStd_Obj_45_IDT',0,12,209,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsXStd_Obj_46_IDT',0,12,210,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsXStd_Obj_47_IDT',0,12,211,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsXStd_Obj_48_IDT',0,12,212,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsXStd_Obj_49_IDT',0,12,213,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsXStd_Obj_50_IDT',0,12,214,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsXStd_Obj_51_IDT',0,12,215,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsXStd_Obj_52_IDT',0,12,216,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsXStd_Obj_53_IDT',0,12,217,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsXStd_Obj_54_IDT',0,12,218,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsXStd_Obj_55_IDT',0,12,219,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsXStd_Obj_56_IDT',0,12,220,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsXStd_Obj_57_IDT',0,12,221,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsXStd_Obj_58_IDT',0,12,222,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsXStd_Obj_59_IDT',0,12,223,19,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsX_Obj_00_IDT',0,12,224,19,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsX_Obj_01_IDT',0,12,225,19,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsX_Obj_02_IDT',0,12,226,19,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsX_Obj_03_IDT',0,12,227,19,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsX_Obj_04_IDT',0,12,228,19,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsX_Obj_05_IDT',0,12,229,19,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsX_Obj_06_IDT',0,12,230,19,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsX_Obj_07_IDT',0,12,231,19,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsX_Obj_08_IDT',0,12,232,19,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsX_Obj_09_IDT',0,12,233,19,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsX_Obj_10_IDT',0,12,234,19,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsX_Obj_11_IDT',0,12,235,19,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsX_Obj_12_IDT',0,12,236,19,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsX_Obj_13_IDT',0,12,237,19,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsX_Obj_14_IDT',0,12,238,19,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsX_Obj_15_IDT',0,12,239,19,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsX_Obj_16_IDT',0,12,240,19,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsX_Obj_17_IDT',0,12,241,19,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsX_Obj_18_IDT',0,12,242,19,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsX_Obj_19_IDT',0,12,243,19,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsX_Obj_20_IDT',0,12,244,19,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsX_Obj_21_IDT',0,12,245,19,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsX_Obj_22_IDT',0,12,246,19,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsX_Obj_23_IDT',0,12,247,19,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsX_Obj_24_IDT',0,12,248,19,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsX_Obj_25_IDT',0,12,249,19,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsX_Obj_26_IDT',0,12,250,19,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsX_Obj_27_IDT',0,12,251,19,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsX_Obj_28_IDT',0,12,252,19,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsX_Obj_29_IDT',0,12,253,19,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsX_Obj_30_IDT',0,12,254,19,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsX_Obj_31_IDT',0,12,255,19,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsX_Obj_32_IDT',0,12,128,20,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsX_Obj_33_IDT',0,12,129,20,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsX_Obj_34_IDT',0,12,130,20,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsX_Obj_35_IDT',0,12,131,20,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsX_Obj_36_IDT',0,12,132,20,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsX_Obj_37_IDT',0,12,133,20,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsX_Obj_38_IDT',0,12,134,20,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsX_Obj_39_IDT',0,12,135,20,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsX_Obj_40_IDT',0,12,136,20,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsX_Obj_41_IDT',0,12,137,20,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsX_Obj_42_IDT',0,12,138,20,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsX_Obj_43_IDT',0,12,139,20,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsX_Obj_44_IDT',0,12,140,20,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsX_Obj_45_IDT',0,12,141,20,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsX_Obj_46_IDT',0,12,142,20,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsX_Obj_47_IDT',0,12,143,20,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsX_Obj_48_IDT',0,12,144,20,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsX_Obj_49_IDT',0,12,145,20,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsX_Obj_50_IDT',0,12,146,20,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsX_Obj_51_IDT',0,12,147,20,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsX_Obj_52_IDT',0,12,148,20,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsX_Obj_53_IDT',0,12,149,20,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsX_Obj_54_IDT',0,12,150,20,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsX_Obj_55_IDT',0,12,151,20,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsX_Obj_56_IDT',0,12,152,20,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsX_Obj_57_IDT',0,12,153,20,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsX_Obj_58_IDT',0,12,154,20,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsX_Obj_59_IDT',0,12,155,20,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsYStd_Obj_00_IDT',0,12,156,20,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsYStd_Obj_01_IDT',0,12,157,20,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsYStd_Obj_02_IDT',0,12,158,20,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsYStd_Obj_03_IDT',0,12,159,20,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsYStd_Obj_04_IDT',0,12,160,20,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsYStd_Obj_05_IDT',0,12,161,20,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsYStd_Obj_06_IDT',0,12,162,20,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsYStd_Obj_07_IDT',0,12,163,20,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsYStd_Obj_08_IDT',0,12,164,20,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsYStd_Obj_09_IDT',0,12,165,20,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsYStd_Obj_10_IDT',0,12,166,20,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsYStd_Obj_11_IDT',0,12,167,20,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsYStd_Obj_12_IDT',0,12,168,20,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsYStd_Obj_13_IDT',0,12,169,20,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsYStd_Obj_14_IDT',0,12,170,20,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsYStd_Obj_15_IDT',0,12,171,20,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsYStd_Obj_16_IDT',0,12,172,20,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsYStd_Obj_17_IDT',0,12,173,20,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsYStd_Obj_18_IDT',0,12,174,20,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsYStd_Obj_19_IDT',0,12,175,20,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsYStd_Obj_20_IDT',0,12,176,20,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsYStd_Obj_21_IDT',0,12,177,20,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsYStd_Obj_22_IDT',0,12,178,20,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsYStd_Obj_23_IDT',0,12,179,20,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsYStd_Obj_24_IDT',0,12,180,20,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsYStd_Obj_25_IDT',0,12,181,20,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsYStd_Obj_26_IDT',0,12,182,20,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsYStd_Obj_27_IDT',0,12,183,20,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsYStd_Obj_28_IDT',0,12,184,20,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsYStd_Obj_29_IDT',0,12,185,20,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsYStd_Obj_30_IDT',0,12,186,20,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsYStd_Obj_31_IDT',0,12,187,20,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsYStd_Obj_32_IDT',0,12,188,20,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsYStd_Obj_33_IDT',0,12,189,20,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsYStd_Obj_34_IDT',0,12,190,20,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsYStd_Obj_35_IDT',0,12,191,20,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsYStd_Obj_36_IDT',0,12,192,20,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsYStd_Obj_37_IDT',0,12,193,20,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsYStd_Obj_38_IDT',0,12,194,20,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsYStd_Obj_39_IDT',0,12,195,20,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsYStd_Obj_40_IDT',0,12,196,20,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsYStd_Obj_41_IDT',0,12,197,20,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsYStd_Obj_42_IDT',0,12,198,20,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsYStd_Obj_43_IDT',0,12,199,20,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsYStd_Obj_44_IDT',0,12,200,20,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsYStd_Obj_45_IDT',0,12,201,20,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsYStd_Obj_46_IDT',0,12,202,20,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsYStd_Obj_47_IDT',0,12,203,20,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsYStd_Obj_48_IDT',0,12,204,20,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsYStd_Obj_49_IDT',0,12,205,20,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsYStd_Obj_50_IDT',0,12,206,20,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsYStd_Obj_51_IDT',0,12,207,20,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsYStd_Obj_52_IDT',0,12,208,20,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsYStd_Obj_53_IDT',0,12,209,20,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsYStd_Obj_54_IDT',0,12,210,20,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsYStd_Obj_55_IDT',0,12,211,20,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsYStd_Obj_56_IDT',0,12,212,20,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsYStd_Obj_57_IDT',0,12,213,20,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsYStd_Obj_58_IDT',0,12,214,20,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsYStd_Obj_59_IDT',0,12,215,20,15
	.word	157
	.byte	26
	.byte	'ARS_OD_VabsY_Obj_00_IDT',0,12,216,20,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsY_Obj_01_IDT',0,12,217,20,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsY_Obj_02_IDT',0,12,218,20,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsY_Obj_03_IDT',0,12,219,20,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsY_Obj_04_IDT',0,12,220,20,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsY_Obj_05_IDT',0,12,221,20,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsY_Obj_06_IDT',0,12,222,20,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsY_Obj_07_IDT',0,12,223,20,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsY_Obj_08_IDT',0,12,224,20,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsY_Obj_09_IDT',0,12,225,20,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsY_Obj_10_IDT',0,12,226,20,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsY_Obj_11_IDT',0,12,227,20,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsY_Obj_12_IDT',0,12,228,20,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsY_Obj_13_IDT',0,12,229,20,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsY_Obj_14_IDT',0,12,230,20,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsY_Obj_15_IDT',0,12,231,20,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsY_Obj_16_IDT',0,12,232,20,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsY_Obj_17_IDT',0,12,233,20,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsY_Obj_18_IDT',0,12,234,20,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsY_Obj_19_IDT',0,12,235,20,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsY_Obj_20_IDT',0,12,236,20,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsY_Obj_21_IDT',0,12,237,20,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsY_Obj_22_IDT',0,12,238,20,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsY_Obj_23_IDT',0,12,239,20,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsY_Obj_24_IDT',0,12,240,20,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsY_Obj_25_IDT',0,12,241,20,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsY_Obj_26_IDT',0,12,242,20,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsY_Obj_27_IDT',0,12,243,20,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsY_Obj_28_IDT',0,12,244,20,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsY_Obj_29_IDT',0,12,245,20,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsY_Obj_30_IDT',0,12,246,20,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsY_Obj_31_IDT',0,12,247,20,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsY_Obj_32_IDT',0,12,248,20,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsY_Obj_33_IDT',0,12,249,20,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsY_Obj_34_IDT',0,12,250,20,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsY_Obj_35_IDT',0,12,251,20,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsY_Obj_36_IDT',0,12,252,20,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsY_Obj_37_IDT',0,12,253,20,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsY_Obj_38_IDT',0,12,254,20,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsY_Obj_39_IDT',0,12,255,20,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsY_Obj_40_IDT',0,12,128,21,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsY_Obj_41_IDT',0,12,129,21,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsY_Obj_42_IDT',0,12,130,21,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsY_Obj_43_IDT',0,12,131,21,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsY_Obj_44_IDT',0,12,132,21,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsY_Obj_45_IDT',0,12,133,21,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsY_Obj_46_IDT',0,12,134,21,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsY_Obj_47_IDT',0,12,135,21,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsY_Obj_48_IDT',0,12,136,21,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsY_Obj_49_IDT',0,12,137,21,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsY_Obj_50_IDT',0,12,138,21,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsY_Obj_51_IDT',0,12,139,21,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsY_Obj_52_IDT',0,12,140,21,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsY_Obj_53_IDT',0,12,141,21,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsY_Obj_54_IDT',0,12,142,21,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsY_Obj_55_IDT',0,12,143,21,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsY_Obj_56_IDT',0,12,144,21,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsY_Obj_57_IDT',0,12,145,21,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsY_Obj_58_IDT',0,12,146,21,16
	.word	427
	.byte	26
	.byte	'ARS_OD_VabsY_Obj_59_IDT',0,12,147,21,16
	.word	427
	.byte	26
	.byte	'ARS_OD_Width_Obj_00_IDT',0,12,148,21,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Width_Obj_01_IDT',0,12,149,21,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Width_Obj_02_IDT',0,12,150,21,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Width_Obj_03_IDT',0,12,151,21,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Width_Obj_04_IDT',0,12,152,21,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Width_Obj_05_IDT',0,12,153,21,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Width_Obj_06_IDT',0,12,154,21,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Width_Obj_07_IDT',0,12,155,21,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Width_Obj_08_IDT',0,12,156,21,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Width_Obj_09_IDT',0,12,157,21,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Width_Obj_10_IDT',0,12,158,21,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Width_Obj_11_IDT',0,12,159,21,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Width_Obj_12_IDT',0,12,160,21,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Width_Obj_13_IDT',0,12,161,21,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Width_Obj_14_IDT',0,12,162,21,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Width_Obj_15_IDT',0,12,163,21,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Width_Obj_16_IDT',0,12,164,21,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Width_Obj_17_IDT',0,12,165,21,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Width_Obj_18_IDT',0,12,166,21,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Width_Obj_19_IDT',0,12,167,21,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Width_Obj_20_IDT',0,12,168,21,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Width_Obj_21_IDT',0,12,169,21,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Width_Obj_22_IDT',0,12,170,21,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Width_Obj_23_IDT',0,12,171,21,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Width_Obj_24_IDT',0,12,172,21,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Width_Obj_25_IDT',0,12,173,21,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Width_Obj_26_IDT',0,12,174,21,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Width_Obj_27_IDT',0,12,175,21,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Width_Obj_28_IDT',0,12,176,21,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Width_Obj_29_IDT',0,12,177,21,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Width_Obj_30_IDT',0,12,178,21,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Width_Obj_31_IDT',0,12,179,21,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Width_Obj_32_IDT',0,12,180,21,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Width_Obj_33_IDT',0,12,181,21,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Width_Obj_34_IDT',0,12,182,21,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Width_Obj_35_IDT',0,12,183,21,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Width_Obj_36_IDT',0,12,184,21,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Width_Obj_37_IDT',0,12,185,21,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Width_Obj_38_IDT',0,12,186,21,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Width_Obj_39_IDT',0,12,187,21,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Width_Obj_40_IDT',0,12,188,21,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Width_Obj_41_IDT',0,12,189,21,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Width_Obj_42_IDT',0,12,190,21,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Width_Obj_43_IDT',0,12,191,21,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Width_Obj_44_IDT',0,12,192,21,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Width_Obj_45_IDT',0,12,193,21,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Width_Obj_46_IDT',0,12,194,21,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Width_Obj_47_IDT',0,12,195,21,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Width_Obj_48_IDT',0,12,196,21,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Width_Obj_49_IDT',0,12,197,21,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Width_Obj_50_IDT',0,12,198,21,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Width_Obj_51_IDT',0,12,199,21,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Width_Obj_52_IDT',0,12,200,21,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Width_Obj_53_IDT',0,12,201,21,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Width_Obj_54_IDT',0,12,202,21,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Width_Obj_55_IDT',0,12,203,21,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Width_Obj_56_IDT',0,12,204,21,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Width_Obj_57_IDT',0,12,205,21,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Width_Obj_58_IDT',0,12,206,21,15
	.word	157
	.byte	26
	.byte	'ARS_OD_Width_Obj_59_IDT',0,12,207,21,15
	.word	157
	.byte	26
	.byte	'ARS_OD_YawRateAbsStd_Obj_00_IDT',0,12,208,21,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbsStd_Obj_01_IDT',0,12,209,21,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbsStd_Obj_02_IDT',0,12,210,21,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbsStd_Obj_03_IDT',0,12,211,21,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbsStd_Obj_04_IDT',0,12,212,21,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbsStd_Obj_05_IDT',0,12,213,21,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbsStd_Obj_06_IDT',0,12,214,21,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbsStd_Obj_07_IDT',0,12,215,21,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbsStd_Obj_08_IDT',0,12,216,21,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbsStd_Obj_09_IDT',0,12,217,21,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbsStd_Obj_10_IDT',0,12,218,21,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbsStd_Obj_11_IDT',0,12,219,21,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbsStd_Obj_12_IDT',0,12,220,21,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbsStd_Obj_13_IDT',0,12,221,21,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbsStd_Obj_14_IDT',0,12,222,21,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbsStd_Obj_15_IDT',0,12,223,21,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbsStd_Obj_16_IDT',0,12,224,21,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbsStd_Obj_17_IDT',0,12,225,21,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbsStd_Obj_18_IDT',0,12,226,21,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbsStd_Obj_19_IDT',0,12,227,21,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbsStd_Obj_20_IDT',0,12,228,21,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbsStd_Obj_21_IDT',0,12,229,21,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbsStd_Obj_22_IDT',0,12,230,21,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbsStd_Obj_23_IDT',0,12,231,21,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbsStd_Obj_24_IDT',0,12,232,21,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbsStd_Obj_25_IDT',0,12,233,21,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbsStd_Obj_26_IDT',0,12,234,21,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbsStd_Obj_27_IDT',0,12,235,21,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbsStd_Obj_28_IDT',0,12,236,21,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbsStd_Obj_29_IDT',0,12,237,21,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbsStd_Obj_30_IDT',0,12,238,21,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbsStd_Obj_31_IDT',0,12,239,21,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbsStd_Obj_32_IDT',0,12,240,21,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbsStd_Obj_33_IDT',0,12,241,21,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbsStd_Obj_34_IDT',0,12,242,21,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbsStd_Obj_35_IDT',0,12,243,21,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbsStd_Obj_36_IDT',0,12,244,21,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbsStd_Obj_37_IDT',0,12,245,21,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbsStd_Obj_38_IDT',0,12,246,21,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbsStd_Obj_39_IDT',0,12,247,21,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbsStd_Obj_40_IDT',0,12,248,21,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbsStd_Obj_41_IDT',0,12,249,21,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbsStd_Obj_42_IDT',0,12,250,21,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbsStd_Obj_43_IDT',0,12,251,21,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbsStd_Obj_44_IDT',0,12,252,21,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbsStd_Obj_45_IDT',0,12,253,21,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbsStd_Obj_46_IDT',0,12,254,21,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbsStd_Obj_47_IDT',0,12,255,21,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbsStd_Obj_48_IDT',0,12,128,22,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbsStd_Obj_49_IDT',0,12,129,22,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbsStd_Obj_50_IDT',0,12,130,22,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbsStd_Obj_51_IDT',0,12,131,22,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbsStd_Obj_52_IDT',0,12,132,22,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbsStd_Obj_53_IDT',0,12,133,22,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbsStd_Obj_54_IDT',0,12,134,22,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbsStd_Obj_55_IDT',0,12,135,22,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbsStd_Obj_56_IDT',0,12,136,22,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbsStd_Obj_57_IDT',0,12,137,22,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbsStd_Obj_58_IDT',0,12,138,22,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbsStd_Obj_59_IDT',0,12,139,22,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbs_Obj_00_IDT',0,12,140,22,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbs_Obj_01_IDT',0,12,141,22,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbs_Obj_02_IDT',0,12,142,22,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbs_Obj_03_IDT',0,12,143,22,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbs_Obj_04_IDT',0,12,144,22,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbs_Obj_05_IDT',0,12,145,22,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbs_Obj_06_IDT',0,12,146,22,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbs_Obj_07_IDT',0,12,147,22,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbs_Obj_08_IDT',0,12,148,22,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbs_Obj_09_IDT',0,12,149,22,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbs_Obj_10_IDT',0,12,150,22,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbs_Obj_11_IDT',0,12,151,22,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbs_Obj_12_IDT',0,12,152,22,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbs_Obj_13_IDT',0,12,153,22,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbs_Obj_14_IDT',0,12,154,22,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbs_Obj_15_IDT',0,12,155,22,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbs_Obj_16_IDT',0,12,156,22,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbs_Obj_17_IDT',0,12,157,22,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbs_Obj_18_IDT',0,12,158,22,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbs_Obj_19_IDT',0,12,159,22,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbs_Obj_20_IDT',0,12,160,22,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbs_Obj_21_IDT',0,12,161,22,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbs_Obj_22_IDT',0,12,162,22,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbs_Obj_23_IDT',0,12,163,22,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbs_Obj_24_IDT',0,12,164,22,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbs_Obj_25_IDT',0,12,165,22,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbs_Obj_26_IDT',0,12,166,22,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbs_Obj_27_IDT',0,12,167,22,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbs_Obj_28_IDT',0,12,168,22,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbs_Obj_29_IDT',0,12,169,22,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbs_Obj_30_IDT',0,12,170,22,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbs_Obj_31_IDT',0,12,171,22,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbs_Obj_32_IDT',0,12,172,22,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbs_Obj_33_IDT',0,12,173,22,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbs_Obj_34_IDT',0,12,174,22,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbs_Obj_35_IDT',0,12,175,22,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbs_Obj_36_IDT',0,12,176,22,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbs_Obj_37_IDT',0,12,177,22,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbs_Obj_38_IDT',0,12,178,22,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbs_Obj_39_IDT',0,12,179,22,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbs_Obj_40_IDT',0,12,180,22,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbs_Obj_41_IDT',0,12,181,22,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbs_Obj_42_IDT',0,12,182,22,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbs_Obj_43_IDT',0,12,183,22,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbs_Obj_44_IDT',0,12,184,22,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbs_Obj_45_IDT',0,12,185,22,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbs_Obj_46_IDT',0,12,186,22,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbs_Obj_47_IDT',0,12,187,22,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbs_Obj_48_IDT',0,12,188,22,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbs_Obj_49_IDT',0,12,189,22,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbs_Obj_50_IDT',0,12,190,22,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbs_Obj_51_IDT',0,12,191,22,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbs_Obj_52_IDT',0,12,192,22,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbs_Obj_53_IDT',0,12,193,22,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbs_Obj_54_IDT',0,12,194,22,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbs_Obj_55_IDT',0,12,195,22,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbs_Obj_56_IDT',0,12,196,22,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbs_Obj_57_IDT',0,12,197,22,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbs_Obj_58_IDT',0,12,198,22,16
	.word	427
	.byte	26
	.byte	'ARS_OD_YawRateAbs_Obj_59_IDT',0,12,199,22,16
	.word	427
	.byte	26
	.byte	'ARS_SP_CRC16_Checksum_IDT',0,12,201,22,16
	.word	427
	.byte	26
	.byte	'ARS_SP_ErrStateGroup_1_IDT',0,12,204,22,15
	.word	157
	.byte	26
	.byte	'ARS_SP_ErrStateGroup_2_IDT',0,12,205,22,15
	.word	157
	.byte	26
	.byte	'ARS_SP_ErrStateGroup_3_IDT',0,12,206,22,15
	.word	157
	.byte	26
	.byte	'ARS_SP_MsgCounter_IDT',0,12,208,22,15
	.word	157
	.byte	26
	.byte	'ARS_TSYNC_CRC16_Checksum_IDT',0,12,213,22,16
	.word	427
	.byte	26
	.byte	'ARS_TSYNC_LastTimeLeap_IDT',0,12,214,22,16
	.word	427
	.byte	26
	.byte	'ARS_TSYNC_MaxTimeLeap_IDT',0,12,215,22,16
	.word	427
	.byte	26
	.byte	'ARS_TSYNC_MsgCounter_IDT',0,12,216,22,15
	.word	157
	.byte	26
	.byte	'ARS_TSYNC_TimeStampGlobNSec_IDT',0,12,217,22,16
	.word	292
	.byte	26
	.byte	'ARS_TSYNC_TimeStampGlobSec_IDT',0,12,218,22,16
	.word	292
	.byte	12,12,219,22,9,20,13
	.byte	'distance',0
	.word	427
	.byte	2,2,35,0,13
	.byte	'type',0
	.word	157
	.byte	1,2,35,2,13
	.byte	'width',0
	.word	427
	.byte	2,2,35,4,13
	.byte	'peak',0
	.word	157
	.byte	1,2,35,6,13
	.byte	'counter',0
	.word	157
	.byte	1,2,35,7,13
	.byte	'time_stamp',0
	.word	8061
	.byte	8,2,35,8,13
	.byte	'reserve',0
	.word	157
	.byte	1,2,35,16,0,26
	.byte	'ApaDistT',0,12,228,22,3
	.word	97253
	.byte	12,12,230,22,9,80,13
	.byte	'ARS_OD_ID',0
	.word	157
	.byte	1,2,35,0,13
	.byte	'ARS_OD_DistX_Obj',0
	.word	8213
	.byte	4,2,35,2,13
	.byte	'ARS_OD_DistY_Obj',0
	.word	8213
	.byte	4,2,35,6,13
	.byte	'ARS_OD_VabsX_Obj',0
	.word	8213
	.byte	4,2,35,10,13
	.byte	'ARS_OD_VabsY_Obj',0
	.word	8213
	.byte	4,2,35,14,13
	.byte	'ARS_OD_AabsX_Obj',0
	.word	8213
	.byte	4,2,35,18,13
	.byte	'ARS_OD_AabsY_Obj',0
	.word	8213
	.byte	4,2,35,22,13
	.byte	'ARS_OD_DistXStd_Obj',0
	.word	157
	.byte	1,2,35,26,13
	.byte	'ARS_OD_DistYStd_Obj',0
	.word	157
	.byte	1,2,35,27,13
	.byte	'ARS_OD_VabsXStd_Obj',0
	.word	157
	.byte	1,2,35,28,13
	.byte	'ARS_OD_VabsYStd_Obj',0
	.word	157
	.byte	1,2,35,29,13
	.byte	'ARS_OD_AabsXStd_Obj',0
	.word	157
	.byte	1,2,35,30,13
	.byte	'ARS_OD_AabsYStd_Obj',0
	.word	157
	.byte	1,2,35,31,13
	.byte	'ARS_OD_RCS_Obj',0
	.word	8213
	.byte	4,2,35,32,13
	.byte	'ARS_OD_Length_Obj',0
	.word	8213
	.byte	4,2,35,36,13
	.byte	'ARS_OD_Width_Obj',0
	.word	8213
	.byte	4,2,35,40,13
	.byte	'ARS_OD_Orientation_Obj',0
	.word	8213
	.byte	4,2,35,44,13
	.byte	'ARS_OD_OrientationStd_Obj',0
	.word	8213
	.byte	4,2,35,48,13
	.byte	'ARS_OD_YawRateAbs_Obj',0
	.word	8213
	.byte	4,2,35,52,13
	.byte	'ARS_OD_YawRateAbsStd_Obj',0
	.word	8213
	.byte	4,2,35,56,13
	.byte	'ARS_OD_RefPoint',0
	.word	157
	.byte	1,2,35,60,13
	.byte	'ARS_OD_Classification_Obj',0
	.word	157
	.byte	1,2,35,61,13
	.byte	'ARS_OD_ClassConf_Obj',0
	.word	157
	.byte	1,2,35,62,13
	.byte	'ARS_OD_DynProp_Obj',0
	.word	157
	.byte	1,2,35,63,13
	.byte	'ARS_OD_DynConf_Obj',0
	.word	157
	.byte	1,2,35,64,13
	.byte	'ARS_OD_ProbOfExist_Obj',0
	.word	157
	.byte	1,2,35,65,13
	.byte	'ARS_OD_MirrorProb_Obj',0
	.word	157
	.byte	1,2,35,66,13
	.byte	'ARS_OD_ObstacleProb_Obj',0
	.word	157
	.byte	1,2,35,67,13
	.byte	'ARS_OD_MaintenanceState_Obj',0
	.word	157
	.byte	1,2,35,68,13
	.byte	'ARS_OD_LifeCycle_Obj',0
	.word	427
	.byte	2,2,35,70,13
	.byte	'ARS_OD_MicroDopplerFlag',0
	.word	157
	.byte	1,2,35,72,13
	.byte	'DistHeight_Obj',0
	.word	8213
	.byte	4,2,35,74,0,26
	.byte	'ArsObjectInfo',0,12,136,23,3
	.word	97393
	.byte	14,192,37
	.word	97393
	.byte	15,59,0,26
	.byte	'ArsObjectInfo_60',0,12,138,23,23
	.word	98347
	.byte	12,12,139,23,9,20,13
	.byte	'gear_status',0
	.word	157
	.byte	1,2,35,0,13
	.byte	'gear_enable',0
	.word	157
	.byte	1,2,35,1,13
	.byte	'driver_override',0
	.word	157
	.byte	1,2,35,2,13
	.byte	'can_time',0
	.word	8061
	.byte	8,2,35,4,13
	.byte	'system_time',0
	.word	8061
	.byte	8,2,35,12,0,26
	.byte	'AutoGearInfo',0,12,146,23,3
	.word	98383
	.byte	26
	.byte	'BAS_CtrlActv_IDT',0,12,148,23,15
	.word	157
	.byte	26
	.byte	'BAS_FlgFlt_IDT',0,12,149,23,15
	.word	157
	.byte	26
	.byte	'BCM_AmbeLightZone1Sts_IDT',0,12,151,23,15
	.word	157
	.byte	26
	.byte	'BCM_AmbeLightZone2Sts_IDT',0,12,152,23,15
	.word	157
	.byte	26
	.byte	'BCM_BrakeLightSts_IDT',0,12,154,23,15
	.word	157
	.byte	26
	.byte	'BCM_DayRunningLampSts_IDT',0,12,157,23,15
	.word	157
	.byte	26
	.byte	'BCM_FFogLampSWSts_IDT',0,12,163,23,15
	.word	157
	.byte	26
	.byte	'BCM_Fr_domelampSts_IDT',0,12,168,23,15
	.word	157
	.byte	26
	.byte	'BCM_FrontFogLampLightSts_IDT',0,12,169,23,15
	.word	157
	.byte	26
	.byte	'BCM_HeadLight_adjustSts_IDT',0,12,174,23,15
	.word	157
	.byte	26
	.byte	'BCM_HighBeamSWSts_IDT',0,12,175,23,15
	.word	157
	.byte	26
	.byte	'BCM_HighBeamSts_IDT',0,12,176,23,15
	.word	157
	.byte	26
	.byte	'BCM_LicensePlateLightSts_IDT',0,12,177,23,15
	.word	157
	.byte	26
	.byte	'BCM_LowBeamSWSts_IDT',0,12,178,23,15
	.word	157
	.byte	26
	.byte	'BCM_LowBeamSts_IDT',0,12,179,23,15
	.word	157
	.byte	26
	.byte	'BCM_PosLmpSts_IDT',0,12,180,23,15
	.word	157
	.byte	26
	.byte	'BCM_RFogLampSWSts_IDT',0,12,181,23,15
	.word	157
	.byte	26
	.byte	'BCM_RMarkerLightSts_IDT',0,12,184,23,15
	.word	157
	.byte	26
	.byte	'BCM_RearFogLampLightSts_IDT',0,12,187,23,15
	.word	157
	.byte	26
	.byte	'BCM_ReverseLightSts_IDT',0,12,194,23,15
	.word	157
	.byte	26
	.byte	'BCM_Rr_domelampSts_IDT',0,12,195,23,15
	.word	157
	.byte	26
	.byte	'BCM_STAT_HazardWarn_IDT',0,12,196,23,15
	.word	157
	.byte	26
	.byte	'BCM_STAT_Horn_IDT',0,12,197,23,15
	.word	157
	.byte	26
	.byte	'BCM_STAT_InteriorLight_IDT',0,12,198,23,15
	.word	157
	.byte	26
	.byte	'BCM_STAT_SwLightBrightness_IDT',0,12,199,23,15
	.word	157
	.byte	26
	.byte	'BCM_Tail_MicroSW_IDT',0,12,201,23,15
	.word	157
	.byte	26
	.byte	'BCM_TurnIndicatorSts_IDT',0,12,203,23,15
	.word	157
	.byte	26
	.byte	'BCM_TurnLightSWSts_IDT',0,12,204,23,15
	.word	157
	.byte	26
	.byte	'BCM_TurnLight_FaultSts_IDT',0,12,205,23,15
	.word	157
	.byte	26
	.byte	'BCM_WPC_Off_Req_IDT',0,12,206,23,15
	.word	157
	.byte	12,12,213,23,9,36,13
	.byte	'turn_light_status',0
	.word	157
	.byte	1,2,35,0,13
	.byte	'brake_light_status',0
	.word	157
	.byte	1,2,35,1,13
	.byte	'high_beam',0
	.word	157
	.byte	1,2,35,2,13
	.byte	'low_beam',0
	.word	157
	.byte	1,2,35,3,13
	.byte	'wiper',0
	.word	157
	.byte	1,2,35,4,13
	.byte	'door_driver',0
	.word	157
	.byte	1,2,35,5,13
	.byte	'door_passenger',0
	.word	157
	.byte	1,2,35,6,13
	.byte	'door_left_rear',0
	.word	157
	.byte	1,2,35,7,13
	.byte	'door_right_rear',0
	.word	157
	.byte	1,2,35,8,13
	.byte	'hood',0
	.word	157
	.byte	1,2,35,9,13
	.byte	'trunk',0
	.word	157
	.byte	1,2,35,10,13
	.byte	'passenger_detect',0
	.word	157
	.byte	1,2,35,11,13
	.byte	'driver_seat_belt',0
	.word	157
	.byte	1,2,35,12,13
	.byte	'passenger_seat_belt',0
	.word	157
	.byte	1,2,35,13,13
	.byte	'temperature',0
	.word	8213
	.byte	4,2,35,14,13
	.byte	'can_time',0
	.word	8061
	.byte	8,2,35,20,13
	.byte	'system_time',0
	.word	8061
	.byte	8,2,35,28,0,26
	.byte	'BodyInfo',0,12,232,23,3
	.word	99488
	.byte	12,12,234,23,9,16,13
	.byte	'x',0
	.word	8213
	.byte	4,2,35,0,13
	.byte	'y',0
	.word	8213
	.byte	4,2,35,4,13
	.byte	'width',0
	.word	8213
	.byte	4,2,35,8,13
	.byte	'height',0
	.word	8213
	.byte	4,2,35,12,0,26
	.byte	'BoxRect',0,12,240,23,3
	.word	99884
	.byte	12,12,242,23,9,12,13
	.byte	'brake_enable',0
	.word	157
	.byte	1,2,35,0,13
	.byte	'brake_prefill',0
	.word	157
	.byte	1,2,35,1,13
	.byte	'brake_system_mode',0
	.word	157
	.byte	1,2,35,2,13
	.byte	'brake_command',0
	.word	8213
	.byte	4,2,35,4,13
	.byte	'dec_to_stop_flag',0
	.word	157
	.byte	1,2,35,8,13
	.byte	'brake_control_mode',0
	.word	157
	.byte	1,2,35,9,0,26
	.byte	'BrakeCommand',0,12,250,23,3
	.word	99961
	.byte	12,12,252,23,9,32,13
	.byte	'braking_status',0
	.word	157
	.byte	1,2,35,0,13
	.byte	'brake_pedal_output',0
	.word	8213
	.byte	4,2,35,2,13
	.byte	'master_cylinder_pressure',0
	.word	8213
	.byte	4,2,35,6,13
	.byte	'brake_control_available',0
	.word	157
	.byte	1,2,35,10,13
	.byte	'brake_error',0
	.word	157
	.byte	1,2,35,11,13
	.byte	'brake_enable',0
	.word	157
	.byte	1,2,35,12,13
	.byte	'driver_override',0
	.word	157
	.byte	1,2,35,13,13
	.byte	'abs_enable',0
	.word	157
	.byte	1,2,35,14,13
	.byte	'abs_active',0
	.word	157
	.byte	1,2,35,15,13
	.byte	'can_time',0
	.word	8061
	.byte	8,2,35,16,13
	.byte	'system_time',0
	.word	8061
	.byte	8,2,35,24,0,26
	.byte	'BrakeInfo',0,12,137,24,3
	.word	100139
	.byte	12,12,155,24,9,28,13
	.byte	'calib_status',0
	.word	157
	.byte	1,2,35,0,13
	.byte	'yaw',0
	.word	8213
	.byte	4,2,35,2,13
	.byte	'pitch',0
	.word	8213
	.byte	4,2,35,6,13
	.byte	'roll',0
	.word	8213
	.byte	4,2,35,10,13
	.byte	'camera_x',0
	.word	8213
	.byte	4,2,35,14,13
	.byte	'camera_y',0
	.word	8213
	.byte	4,2,35,18,13
	.byte	'camera_z',0
	.word	8213
	.byte	4,2,35,22,0,26
	.byte	'Camera_Calib_Results',0,12,164,24,3
	.word	100431
	.byte	12,12,166,24,9,4,13
	.byte	'sensor_ID',0
	.word	292
	.byte	4,2,35,0,0,26
	.byte	'Camera_Intrinsic_Params',0,12,169,24,3
	.word	100586
	.byte	12,12,171,24,9,12,13
	.byte	'steer_enable',0
	.word	157
	.byte	1,2,35,0,13
	.byte	'steer_system_mode',0
	.word	157
	.byte	1,2,35,1,13
	.byte	'steer_clear',0
	.word	157
	.byte	1,2,35,2,13
	.byte	'steering_command',0
	.word	8213
	.byte	4,2,35,4,13
	.byte	'steering_speed_command',0
	.word	8213
	.byte	4,2,35,8,0,26
	.byte	'SteerCommand',0,12,178,24,3
	.word	100645
	.byte	12,12,180,24,9,12,13
	.byte	'throttle_enable',0
	.word	157
	.byte	1,2,35,0,13
	.byte	'throttle_ignore',0
	.word	157
	.byte	1,2,35,1,13
	.byte	'throttle_system_mode',0
	.word	157
	.byte	1,2,35,2,13
	.byte	'throttle_command',0
	.word	8213
	.byte	4,2,35,4,13
	.byte	'target_acce',0
	.word	8213
	.byte	4,2,35,8,0,26
	.byte	'ThrottleCommand',0,12,187,24,3
	.word	100802
	.byte	12,12,189,24,9,4,13
	.byte	'gear_enable',0
	.word	157
	.byte	1,2,35,0,13
	.byte	'gear_ignore',0
	.word	157
	.byte	1,2,35,1,13
	.byte	'gear_clear',0
	.word	157
	.byte	1,2,35,2,13
	.byte	'gear_command',0
	.word	157
	.byte	1,2,35,3,0,26
	.byte	'GearCommand',0,12,195,24,3
	.word	100961
	.byte	12,12,197,24,9,2,13
	.byte	'epb_enable',0
	.word	157
	.byte	1,2,35,0,13
	.byte	'epb_command',0
	.word	157
	.byte	1,2,35,1,0,26
	.byte	'EPBCommand',0,12,201,24,3
	.word	101073
	.byte	12,12,231,24,9,32,13
	.byte	'steering_angle',0
	.word	8213
	.byte	4,2,35,0,13
	.byte	'steering_enable',0
	.word	157
	.byte	1,2,35,4,13
	.byte	'steering_column_torque',0
	.word	8213
	.byte	4,2,35,6,13
	.byte	'driver_override',0
	.word	157
	.byte	1,2,35,10,13
	.byte	'steering_control_available',0
	.word	157
	.byte	1,2,35,11,13
	.byte	'steering_angle_speed',0
	.word	8213
	.byte	4,2,35,12,13
	.byte	'can_time',0
	.word	8061
	.byte	8,2,35,16,13
	.byte	'system_time',0
	.word	8061
	.byte	8,2,35,24,0,26
	.byte	'SteeringInfo',0,12,241,24,3
	.word	101141
	.byte	12,12,243,24,9,72,13
	.byte	'wheel_speed_rear_right',0
	.word	8213
	.byte	4,2,35,0,13
	.byte	'wheel_speed_rear_left',0
	.word	8213
	.byte	4,2,35,4,13
	.byte	'wheel_speed_front_right',0
	.word	8213
	.byte	4,2,35,8,13
	.byte	'wheel_speed_front_left',0
	.word	8213
	.byte	4,2,35,12,13
	.byte	'wheel_speed_rear_right_dir',0
	.word	157
	.byte	1,2,35,16,13
	.byte	'wheel_speed_rear_left_dir',0
	.word	157
	.byte	1,2,35,17,13
	.byte	'wheel_speed_front_right_dir',0
	.word	157
	.byte	1,2,35,18,13
	.byte	'wheel_speed_front_left_dir',0
	.word	157
	.byte	1,2,35,19,13
	.byte	'wheel_position_rear_right',0
	.word	8124
	.byte	2,2,35,20,13
	.byte	'wheel_position_rear_left',0
	.word	8124
	.byte	2,2,35,22,13
	.byte	'wheel_position_front_right',0
	.word	8124
	.byte	2,2,35,24,13
	.byte	'wheel_position_front_left',0
	.word	8124
	.byte	2,2,35,26,13
	.byte	'vehicle_speed',0
	.word	8213
	.byte	4,2,35,28,13
	.byte	'vehicle_stand_still',0
	.word	157
	.byte	1,2,35,32,13
	.byte	'longitude_acce',0
	.word	8213
	.byte	4,2,35,34,13
	.byte	'longitude_acce_valid',0
	.word	157
	.byte	1,2,35,38,13
	.byte	'lateral_acce',0
	.word	8213
	.byte	4,2,35,40,13
	.byte	'lateral_acce_valid',0
	.word	157
	.byte	1,2,35,44,13
	.byte	'roll_rate',0
	.word	8213
	.byte	4,2,35,46,13
	.byte	'yaw_rate',0
	.word	8213
	.byte	4,2,35,50,13
	.byte	'can_time',0
	.word	8061
	.byte	8,2,35,56,13
	.byte	'system_time',0
	.word	8061
	.byte	8,2,35,64,0,26
	.byte	'VehicleSpeedInfo',0,12,139,25,3
	.word	101381
	.byte	12,12,141,25,9,32,13
	.byte	'throttle_pedal_output',0
	.word	8213
	.byte	4,2,35,0,13
	.byte	'torque_output_fr',0
	.word	8213
	.byte	4,2,35,4,13
	.byte	'torque_output_rr',0
	.word	8213
	.byte	4,2,35,8,13
	.byte	'throttle_enable',0
	.word	157
	.byte	1,2,35,12,13
	.byte	'driver_override',0
	.word	157
	.byte	1,2,35,13,13
	.byte	'throttle_error',0
	.word	157
	.byte	1,2,35,14,13
	.byte	'throttle_control_available',0
	.word	157
	.byte	1,2,35,15,13
	.byte	'can_time',0
	.word	8061
	.byte	8,2,35,16,13
	.byte	'system_time',0
	.word	8061
	.byte	8,2,35,24,0,26
	.byte	'ThrottleInfo',0,12,152,25,3
	.word	102058
	.byte	12,12,154,25,9,20,13
	.byte	'epb_status',0
	.word	157
	.byte	1,2,35,0,13
	.byte	'driver_override',0
	.word	157
	.byte	1,2,35,1,13
	.byte	'epb_enable',0
	.word	157
	.byte	1,2,35,2,13
	.byte	'can_time',0
	.word	8061
	.byte	8,2,35,4,13
	.byte	'system_time',0
	.word	8061
	.byte	8,2,35,12,0,26
	.byte	'EPBInfo',0,12,161,25,3
	.word	102319
	.byte	12,12,175,25,9,12,13
	.byte	'front_left_pressure',0
	.word	427
	.byte	2,2,35,0,13
	.byte	'front_right_pressure',0
	.word	427
	.byte	2,2,35,2,13
	.byte	'rear_left_pressure',0
	.word	427
	.byte	2,2,35,4,13
	.byte	'rear_right_pressure',0
	.word	427
	.byte	2,2,35,6,13
	.byte	'front_left_pressure_alarm',0
	.word	157
	.byte	1,2,35,8,13
	.byte	'front_right_pressure_alarm',0
	.word	157
	.byte	1,2,35,9,13
	.byte	'rear_left_pressure_alarm',0
	.word	157
	.byte	1,2,35,10,13
	.byte	'rear_right_pressure_alarm',0
	.word	157
	.byte	1,2,35,11,0,26
	.byte	'TirePressureInfo',0,12,185,25,3
	.word	102447
	.byte	12,12,195,25,9,24,13
	.byte	'x',0
	.word	8213
	.byte	4,2,35,0,13
	.byte	'y',0
	.word	8213
	.byte	4,2,35,4,13
	.byte	'class_type',0
	.word	157
	.byte	1,2,35,8,13
	.byte	'edge',0
	.word	157
	.byte	1,2,35,9,13
	.byte	'id',0
	.word	427
	.byte	2,2,35,10,13
	.byte	'vehicle_x',0
	.word	8213
	.byte	4,2,35,12,13
	.byte	'vehicle_y',0
	.word	8213
	.byte	4,2,35,16,13
	.byte	'vehicle_heading',0
	.word	8213
	.byte	4,2,35,20,0,26
	.byte	'Cc_Point2f',0,12,205,25,3
	.word	102736
	.byte	26
	.byte	'CheckSum_0x106_IDT',0,12,207,25,15
	.word	157
	.byte	26
	.byte	'CheckSum_0x109_IDT',0,12,208,25,15
	.word	157
	.byte	26
	.byte	'CheckSum_0x17F_IDT',0,12,209,25,15
	.word	157
	.byte	26
	.byte	'CheckSum_0x3F1_IDT',0,12,210,25,15
	.word	157
	.byte	26
	.byte	'CheckSum_0x3F5_IDT',0,12,211,25,15
	.word	157
	.byte	26
	.byte	'CheckSum_0x3F7_IDT',0,12,212,25,15
	.word	157
	.byte	26
	.byte	'CheckSum_1F8_IDT',0,12,213,25,15
	.word	157
	.byte	26
	.byte	'Checksum_0x132_IDT',0,12,214,25,15
	.word	157
	.byte	26
	.byte	'Checksum_0x17E_IDT',0,12,215,25,15
	.word	157
	.byte	26
	.byte	'Checksum_230_IDT',0,12,217,25,15
	.word	157
	.byte	12,12,237,25,9,20,13
	.byte	'time_stamp',0
	.word	8061
	.byte	8,2,35,0,13
	.byte	'x',0
	.word	8213
	.byte	4,2,35,8,13
	.byte	'y',0
	.word	8213
	.byte	4,2,35,12,13
	.byte	'heading',0
	.word	8213
	.byte	4,2,35,16,0,26
	.byte	'LocationPoint',0,12,243,25,3
	.word	103170
	.byte	14,160,6
	.word	8213
	.byte	15,199,1,0,26
	.byte	'rt_Array_float32_200',0,12,245,25,17
	.word	103259
	.byte	12,12,246,25,9,196,37,13
	.byte	'x',0
	.word	103270
	.byte	160,6,2,35,0,13
	.byte	'y',0
	.word	103270
	.byte	160,6,3,35,160,6,13
	.byte	'heading',0
	.word	103270
	.byte	160,6,3,35,192,12,13
	.byte	'curve',0
	.word	103270
	.byte	160,6,3,35,224,18,13
	.byte	'acc',0
	.word	103270
	.byte	160,6,3,35,128,25,13
	.byte	'speed',0
	.word	103270
	.byte	160,6,3,35,160,31,13
	.byte	'gear',0
	.word	157
	.byte	1,3,35,192,37,13
	.byte	'points_cnt',0
	.word	157
	.byte	1,3,35,193,37,0,26
	.byte	'Trajectory',0,12,128,26,3
	.word	103300
	.byte	14,160,6
	.word	8213
	.byte	15,199,1,0,26
	.byte	'DistHeight_Obj_00_IDT',0,12,142,26,15
	.word	157
	.byte	26
	.byte	'DistHeight_Obj_01_IDT',0,12,143,26,15
	.word	157
	.byte	26
	.byte	'DistHeight_Obj_02_IDT',0,12,144,26,15
	.word	157
	.byte	26
	.byte	'DistHeight_Obj_03_IDT',0,12,145,26,15
	.word	157
	.byte	26
	.byte	'DistHeight_Obj_04_IDT',0,12,146,26,15
	.word	157
	.byte	26
	.byte	'DistHeight_Obj_05_IDT',0,12,147,26,15
	.word	157
	.byte	26
	.byte	'DistHeight_Obj_06_IDT',0,12,148,26,15
	.word	157
	.byte	26
	.byte	'DistHeight_Obj_07_IDT',0,12,149,26,15
	.word	157
	.byte	26
	.byte	'DistHeight_Obj_08_IDT',0,12,150,26,15
	.word	157
	.byte	26
	.byte	'DistHeight_Obj_09_IDT',0,12,151,26,15
	.word	157
	.byte	26
	.byte	'DistHeight_Obj_10_IDT',0,12,152,26,15
	.word	157
	.byte	26
	.byte	'DistHeight_Obj_11_IDT',0,12,153,26,15
	.word	157
	.byte	26
	.byte	'DistHeight_Obj_12_IDT',0,12,154,26,15
	.word	157
	.byte	26
	.byte	'DistHeight_Obj_13_IDT',0,12,155,26,15
	.word	157
	.byte	26
	.byte	'DistHeight_Obj_14_IDT',0,12,156,26,15
	.word	157
	.byte	26
	.byte	'DistHeight_Obj_15_IDT',0,12,157,26,15
	.word	157
	.byte	26
	.byte	'DistHeight_Obj_16_IDT',0,12,158,26,15
	.word	157
	.byte	26
	.byte	'DistHeight_Obj_17_IDT',0,12,159,26,15
	.word	157
	.byte	26
	.byte	'DistHeight_Obj_18_IDT',0,12,160,26,15
	.word	157
	.byte	26
	.byte	'DistHeight_Obj_19_IDT',0,12,161,26,15
	.word	157
	.byte	26
	.byte	'DistHeight_Obj_20_IDT',0,12,162,26,15
	.word	157
	.byte	26
	.byte	'DistHeight_Obj_21_IDT',0,12,163,26,15
	.word	157
	.byte	26
	.byte	'DistHeight_Obj_22_IDT',0,12,164,26,15
	.word	157
	.byte	26
	.byte	'DistHeight_Obj_23_IDT',0,12,165,26,15
	.word	157
	.byte	26
	.byte	'DistHeight_Obj_24_IDT',0,12,166,26,15
	.word	157
	.byte	26
	.byte	'DistHeight_Obj_25_IDT',0,12,167,26,15
	.word	157
	.byte	26
	.byte	'DistHeight_Obj_26_IDT',0,12,168,26,15
	.word	157
	.byte	26
	.byte	'DistHeight_Obj_27_IDT',0,12,169,26,15
	.word	157
	.byte	26
	.byte	'DistHeight_Obj_28_IDT',0,12,170,26,15
	.word	157
	.byte	26
	.byte	'DistHeight_Obj_29_IDT',0,12,171,26,15
	.word	157
	.byte	26
	.byte	'DistHeight_Obj_30_IDT',0,12,172,26,15
	.word	157
	.byte	26
	.byte	'DistHeight_Obj_31_IDT',0,12,173,26,15
	.word	157
	.byte	26
	.byte	'DistHeight_Obj_32_IDT',0,12,174,26,15
	.word	157
	.byte	26
	.byte	'DistHeight_Obj_33_IDT',0,12,175,26,15
	.word	157
	.byte	26
	.byte	'DistHeight_Obj_34_IDT',0,12,176,26,15
	.word	157
	.byte	26
	.byte	'DistHeight_Obj_35_IDT',0,12,177,26,15
	.word	157
	.byte	26
	.byte	'DistHeight_Obj_36_IDT',0,12,178,26,15
	.word	157
	.byte	26
	.byte	'DistHeight_Obj_37_IDT',0,12,179,26,15
	.word	157
	.byte	26
	.byte	'DistHeight_Obj_38_IDT',0,12,180,26,15
	.word	157
	.byte	26
	.byte	'DistHeight_Obj_39_IDT',0,12,181,26,15
	.word	157
	.byte	26
	.byte	'DistHeight_Obj_40_IDT',0,12,182,26,15
	.word	157
	.byte	26
	.byte	'DistHeight_Obj_41_IDT',0,12,183,26,15
	.word	157
	.byte	26
	.byte	'EPB_AVHFeedbackSts_IDT',0,12,188,26,15
	.word	157
	.byte	26
	.byte	'EPB_AVHStatIndReqV_IDT',0,12,189,26,15
	.word	157
	.byte	26
	.byte	'EPB_AVHStatIndReq_IDT',0,12,190,26,15
	.word	157
	.byte	26
	.byte	'EPB_AVHWrnIndReqV_IDT',0,12,191,26,15
	.word	157
	.byte	26
	.byte	'EPB_AVHWrnIndReq_IDT',0,12,192,26,15
	.word	157
	.byte	26
	.byte	'EPB_Sts_IDT',0,12,193,26,15
	.word	157
	.byte	26
	.byte	'EPB_SysBrkLtsReq_IDT',0,12,194,26,15
	.word	157
	.byte	26
	.byte	'EPB_SysDspMsgReqV_IDT',0,12,195,26,15
	.word	157
	.byte	26
	.byte	'EPB_SysDspMsgReq_IDT',0,12,196,26,15
	.word	157
	.byte	26
	.byte	'EPB_SysStatIndReqV_IDT',0,12,197,26,15
	.word	157
	.byte	26
	.byte	'EPB_SysStatIndReq_IDT',0,12,198,26,15
	.word	157
	.byte	26
	.byte	'EPB_SysWrnIndReqV_IDT',0,12,199,26,15
	.word	157
	.byte	26
	.byte	'EPB_SysWrnIndReq_IDT',0,12,200,26,15
	.word	157
	.byte	26
	.byte	'EPS_ADAS_CtrlAbortFeedback_IDT',0,12,201,26,15
	.word	157
	.byte	26
	.byte	'EPS_ADAS_ModActv_IDT',0,12,202,26,15
	.word	157
	.byte	26
	.byte	'EPS_ADAS_ModAvail_IDT',0,12,203,26,15
	.word	157
	.byte	26
	.byte	'EPS_DrStrTorqV_IDT',0,12,207,26,15
	.word	157
	.byte	26
	.byte	'EPS_DrStrTorqVal_IDT',0,12,208,26,15
	.word	157
	.byte	26
	.byte	'EPS_LKARespTorq_IDT',0,12,209,26,16
	.word	427
	.byte	26
	.byte	'EPS_SterFltMod_IDT',0,12,212,26,15
	.word	157
	.byte	26
	.byte	'EPS_SterModV_IDT',0,12,213,26,15
	.word	157
	.byte	26
	.byte	'EPS_SterMod_IDT',0,12,214,26,15
	.word	157
	.byte	26
	.byte	'ESC_EscCtrlActv_IDT',0,12,215,26,15
	.word	157
	.byte	26
	.byte	'ESC_EscDisableSts_IDT',0,12,216,26,15
	.word	157
	.byte	26
	.byte	'ESC_EscFlgFlt_IDT',0,12,217,26,15
	.word	157
	.byte	26
	.byte	'ESC_HBAFlgFlt_IDT',0,12,218,26,15
	.word	157
	.byte	26
	.byte	'ESC_HSA_Control_Status_IDT',0,12,219,26,15
	.word	157
	.byte	26
	.byte	'ESC_HSA_Status_Fault_IDT',0,12,220,26,15
	.word	157
	.byte	26
	.byte	'ESC_HbaCtrlActv_IDT',0,12,221,26,15
	.word	157
	.byte	26
	.byte	'ESC_MasterCylinderPressureV_IDT',0,12,226,26,15
	.word	157
	.byte	26
	.byte	'ESC_MasterCylinderPressure_IDT',0,12,227,26,16
	.word	427
	.byte	26
	.byte	'ESC_SlopeGradeAngle_IDT',0,12,228,26,15
	.word	157
	.byte	26
	.byte	'ESC_TcsCtrlActv_IDT',0,12,229,26,15
	.word	157
	.byte	26
	.byte	'ESC_TcsDisableSts_IDT',0,12,230,26,15
	.word	157
	.byte	26
	.byte	'ESC_TcsFlgFlt_IDT',0,12,231,26,15
	.word	157
	.byte	26
	.byte	'Float',0,12,242,26,17
	.word	8213
	.byte	14,128,75
	.word	102736
	.byte	15,143,3,0,26
	.byte	'vehicle_points_400',0,12,243,26,20
	.word	105858
	.byte	12,12,244,26,9,136,75,13
	.byte	'point_num',0
	.word	427
	.byte	2,2,35,0,13
	.byte	'closed_contour',0
	.word	157
	.byte	1,2,35,2,13
	.byte	'vehicle_points',0
	.word	105869
	.byte	128,75,2,35,4,13
	.byte	'color_type',0
	.word	157
	.byte	1,3,35,132,75,13
	.byte	'class_type',0
	.word	157
	.byte	1,3,35,133,75,0,26
	.byte	'FreespaceInfo',0,12,251,26,3
	.word	105897
	.byte	14,128,75
	.word	102736
	.byte	15,143,3,0,12,12,134,27,9,36,13
	.byte	'ARS_OD_TimeStampGlobSec',0
	.word	8061
	.byte	8,2,35,0,13
	.byte	'ARS_OD_TimeStampGlobNanoSec',0
	.word	8061
	.byte	8,2,35,8,13
	.byte	'ARS_OD_TimeStampLocal',0
	.word	8061
	.byte	8,2,35,16,13
	.byte	'ARS_OD_Latency',0
	.word	427
	.byte	2,2,35,24,13
	.byte	'ARS_OD_MeasCounter',0
	.word	427
	.byte	2,2,35,26,13
	.byte	'ARS_OD_CycleCounter',0
	.word	157
	.byte	1,2,35,28,13
	.byte	'ARS_OD_NumOfObjects',0
	.word	157
	.byte	1,2,35,29,13
	.byte	'ARS_OD_TaskValidFlag',0
	.word	157
	.byte	1,2,35,30,13
	.byte	'ARS_OD_ExtendedCycleFlag',0
	.word	157
	.byte	1,2,35,31,13
	.byte	'ARS_OD_MsgCounter_Header',0
	.word	157
	.byte	1,2,35,32,13
	.byte	'ARS_OD_CRC16_Checksum_Header',0
	.word	427
	.byte	2,2,35,34,0,26
	.byte	'RadarHeader',0,12,147,27,3
	.word	106049
	.byte	12,12,142,28,9,40,13
	.byte	'time_stamp',0
	.word	8061
	.byte	8,2,35,0,13
	.byte	'time_stamp_can',0
	.word	8061
	.byte	8,2,35,8,13
	.byte	'x',0
	.word	8213
	.byte	4,2,35,16,13
	.byte	'y',0
	.word	8213
	.byte	4,2,35,20,13
	.byte	'z',0
	.word	8213
	.byte	4,2,35,24,13
	.byte	'heading',0
	.word	8213
	.byte	4,2,35,28,13
	.byte	'pitch',0
	.word	8213
	.byte	4,2,35,32,13
	.byte	'roll',0
	.word	8213
	.byte	4,2,35,36,0,26
	.byte	'GlobalPoseEstimation',0,12,152,28,3
	.word	106424
	.byte	14,224,3
	.word	106424
	.byte	15,11,0,26
	.byte	'global_pose_10',0,12,154,28,30
	.word	106584
	.byte	26
	.byte	'IBS_ESCOFF_StsFB_IDT',0,12,174,28,15
	.word	157
	.byte	26
	.byte	'IPC_IPCTotalOdometerV_IDT',0,12,192,28,15
	.word	157
	.byte	26
	.byte	'IPC_IPCTotalOdometer_IDT',0,12,193,28,16
	.word	292
	.byte	26
	.byte	'IPC_Remain_Maintenance_IDT',0,12,194,28,16
	.word	427
	.byte	26
	.byte	'MFS_ACC_CruiseCancel_IDT',0,12,196,28,15
	.word	157
	.byte	26
	.byte	'MFS_ACC_CruiseGapSet_IDT',0,12,197,28,15
	.word	157
	.byte	26
	.byte	'MFS_ACC_CruiseOn_Off_IDT',0,12,198,28,15
	.word	157
	.byte	26
	.byte	'MFS_ACC_CruiseSpdDecrease_IDT',0,12,199,28,15
	.word	157
	.byte	26
	.byte	'MFS_ACC_CruiseSpdIncrease_IDT',0,12,200,28,15
	.word	157
	.byte	26
	.byte	'MFS_L1_Central_Control_IDT',0,12,201,28,15
	.word	157
	.byte	26
	.byte	'MFS_L1_DownControl_IDT',0,12,202,28,15
	.word	157
	.byte	26
	.byte	'MFS_L1_Failure_IDT',0,12,203,28,15
	.word	157
	.byte	26
	.byte	'MFS_L1_LeftControl_IDT',0,12,204,28,15
	.word	157
	.byte	26
	.byte	'MFS_L1_RightControl_IDT',0,12,205,28,15
	.word	157
	.byte	26
	.byte	'MFS_L1_UpControl_IDT',0,12,206,28,15
	.word	157
	.byte	26
	.byte	'MFS_L2_Failure_IDT',0,12,207,28,15
	.word	157
	.byte	12,12,239,28,9,52,13
	.byte	'distance_x',0
	.word	8213
	.byte	4,2,35,0,13
	.byte	'distance_y',0
	.word	8213
	.byte	4,2,35,4,13
	.byte	'tracking_id',0
	.word	427
	.byte	2,2,35,8,13
	.byte	'class_id',0
	.word	157
	.byte	1,2,35,10,13
	.byte	'angle_view',0
	.word	157
	.byte	1,2,35,11,13
	.byte	'confidence',0
	.word	157
	.byte	1,2,35,12,13
	.byte	'width',0
	.word	8213
	.byte	4,2,35,14,13
	.byte	'height',0
	.word	8213
	.byte	4,2,35,18,13
	.byte	'length',0
	.word	8213
	.byte	4,2,35,22,13
	.byte	'yaw',0
	.word	8213
	.byte	4,2,35,26,13
	.byte	'relative_velocity_x',0
	.word	8213
	.byte	4,2,35,30,13
	.byte	'relative_velocity_y',0
	.word	8213
	.byte	4,2,35,34,13
	.byte	'relative_acceleration_x',0
	.word	8213
	.byte	4,2,35,38,13
	.byte	'relative_acceleration_y',0
	.word	8213
	.byte	4,2,35,42,13
	.byte	'motion_status',0
	.word	157
	.byte	1,2,35,46,13
	.byte	'valid_status',0
	.word	427
	.byte	2,2,35,48,13
	.byte	'target_source',0
	.word	157
	.byte	1,2,35,50,0,26
	.byte	'ObjectInfo',0,12,130,29,3
	.word	107152
	.byte	14,128,26
	.word	107152
	.byte	15,63,0,26
	.byte	'object_set_64',0,12,132,29,20
	.word	107550
	.byte	26
	.byte	'PEPS_IGN1RelaySts_IDT',0,12,142,29,15
	.word	157
	.byte	26
	.byte	'PEPS_IGN1RelayValidity_IDT',0,12,143,29,15
	.word	157
	.byte	26
	.byte	'PEPS_Learning_Status_IDT',0,12,144,29,15
	.word	157
	.byte	26
	.byte	'PEPS_Message_Sts_AliveCounter_IDT',0,12,145,29,15
	.word	157
	.byte	26
	.byte	'PEPS_Message_Sts_CheckSum_IDT',0,12,146,29,15
	.word	157
	.byte	26
	.byte	'PEPS_PowerModeValidity_IDT',0,12,147,29,15
	.word	157
	.byte	26
	.byte	'PEPS_PowerMode_IDT',0,12,148,29,15
	.word	157
	.byte	26
	.byte	'PEPS_RemoteControlSt_IDT',0,12,149,29,15
	.word	157
	.byte	12,12,157,29,9,12,13
	.byte	'flc_info',0
	.word	157
	.byte	1,2,35,0,13
	.byte	'flm_info',0
	.word	157
	.byte	1,2,35,1,13
	.byte	'frm_info',0
	.word	157
	.byte	1,2,35,2,13
	.byte	'frc_info',0
	.word	157
	.byte	1,2,35,3,13
	.byte	'rlc_info',0
	.word	157
	.byte	1,2,35,4,13
	.byte	'rlm_info',0
	.word	157
	.byte	1,2,35,5,13
	.byte	'rrm_info',0
	.word	157
	.byte	1,2,35,6,13
	.byte	'rrc_info',0
	.word	157
	.byte	1,2,35,7,13
	.byte	'fls_info',0
	.word	157
	.byte	1,2,35,8,13
	.byte	'frs_info',0
	.word	157
	.byte	1,2,35,9,13
	.byte	'rls_info',0
	.word	157
	.byte	1,2,35,10,13
	.byte	'rrs_info',0
	.word	157
	.byte	1,2,35,11,0,26
	.byte	'PdcAlertInfo',0,12,171,29,3
	.word	107864
	.byte	12,12,173,29,9,24,13
	.byte	'flc_distance',0
	.word	427
	.byte	2,2,35,0,13
	.byte	'flm_distance',0
	.word	427
	.byte	2,2,35,2,13
	.byte	'frm_distance',0
	.word	427
	.byte	2,2,35,4,13
	.byte	'frc_distance',0
	.word	427
	.byte	2,2,35,6,13
	.byte	'rlc_distance',0
	.word	427
	.byte	2,2,35,8,13
	.byte	'rlm_distance',0
	.word	427
	.byte	2,2,35,10,13
	.byte	'rrm_distance',0
	.word	427
	.byte	2,2,35,12,13
	.byte	'rrc_distance',0
	.word	427
	.byte	2,2,35,14,13
	.byte	'fls_distance',0
	.word	427
	.byte	2,2,35,16,13
	.byte	'frs_distance',0
	.word	427
	.byte	2,2,35,18,13
	.byte	'rls_distance',0
	.word	427
	.byte	2,2,35,20,13
	.byte	'rrs_distance',0
	.word	427
	.byte	2,2,35,22,0,26
	.byte	'PdcDistInfo',0,12,187,29,3
	.word	108109
	.byte	12,12,189,29,9,40,13
	.byte	'flc_distance_left',0
	.word	427
	.byte	2,2,35,0,13
	.byte	'flc_distance_right',0
	.word	427
	.byte	2,2,35,2,13
	.byte	'flm_distance_left',0
	.word	427
	.byte	2,2,35,4,13
	.byte	'flm_distance_right',0
	.word	427
	.byte	2,2,35,6,13
	.byte	'frm_distance_left',0
	.word	427
	.byte	2,2,35,8,13
	.byte	'frm_distance_right',0
	.word	427
	.byte	2,2,35,10,13
	.byte	'frc_distance_left',0
	.word	427
	.byte	2,2,35,12,13
	.byte	'frc_distance_right',0
	.word	427
	.byte	2,2,35,14,13
	.byte	'rlc_distance_left',0
	.word	427
	.byte	2,2,35,16,13
	.byte	'rlc_distance_right',0
	.word	427
	.byte	2,2,35,18,13
	.byte	'rlm_distance_left',0
	.word	427
	.byte	2,2,35,20,13
	.byte	'rlm_distance_right',0
	.word	427
	.byte	2,2,35,22,13
	.byte	'rrm_distance_left',0
	.word	427
	.byte	2,2,35,24,13
	.byte	'rrm_distance_right',0
	.word	427
	.byte	2,2,35,26,13
	.byte	'rrc_distance_left',0
	.word	427
	.byte	2,2,35,28,13
	.byte	'rrc_distance_right',0
	.word	427
	.byte	2,2,35,30,13
	.byte	'fls_distance',0
	.word	427
	.byte	2,2,35,32,13
	.byte	'frs_distance',0
	.word	427
	.byte	2,2,35,34,13
	.byte	'rls_distance',0
	.word	427
	.byte	2,2,35,36,13
	.byte	'rrs_distance',0
	.word	427
	.byte	2,2,35,38,0,26
	.byte	'PdcDistInfoAvm',0,12,211,29,3
	.word	108401
	.byte	12,12,213,29,9,4,13
	.byte	'ls_info',0
	.word	157
	.byte	1,2,35,0,13
	.byte	'rs_info',0
	.word	157
	.byte	1,2,35,1,13
	.byte	'ls_distance',0
	.word	157
	.byte	1,2,35,2,13
	.byte	'rs_distance',0
	.word	157
	.byte	1,2,35,3,0,26
	.byte	'PdcSideInfo',0,12,219,29,3
	.word	108960
	.byte	14,12
	.word	108960
	.byte	15,2,0,26
	.byte	'PdcSideInfo_3',0,12,221,29,21
	.word	109064
	.byte	12,12,235,29,9,24,13
	.byte	'camera_position',0
	.word	8152
	.byte	4,2,35,0,13
	.byte	'timestamp',0
	.word	8180
	.byte	8,2,35,4,13
	.byte	'blockage_status',0
	.word	8102
	.byte	1,2,35,12,13
	.byte	'weather_status',0
	.word	8102
	.byte	1,2,35,13,13
	.byte	'illumination_status',0
	.word	8102
	.byte	1,2,35,14,13
	.byte	'image_limited_status',0
	.word	8102
	.byte	1,2,35,15,13
	.byte	'out_of_focus',0
	.word	157
	.byte	1,2,35,16,13
	.byte	'impacted_technologies',0
	.word	8152
	.byte	4,2,35,18,0,26
	.byte	'PerceptionFailsafe',0,12,245,29,3
	.word	109096
	.byte	14,160,2
	.word	109096
	.byte	15,11,0,26
	.byte	'PerceptionFailsafe_12',0,12,247,29,28
	.word	109336
	.byte	12,12,248,29,9,84,13
	.byte	'track_id',0
	.word	8152
	.byte	4,2,35,0,13
	.byte	'age',0
	.word	8152
	.byte	4,2,35,4,13
	.byte	'exist_probability',0
	.word	8213
	.byte	4,2,35,8,13
	.byte	'quality',0
	.word	157
	.byte	1,2,35,12,13
	.byte	'prediction_type',0
	.word	8180
	.byte	8,2,35,16,13
	.byte	'prediction_source',0
	.word	8180
	.byte	8,2,35,24,13
	.byte	'color',0
	.word	157
	.byte	1,2,35,32,13
	.byte	'color_confidence',0
	.word	8213
	.byte	4,2,35,34,13
	.byte	'lanemark_type',0
	.word	157
	.byte	1,2,35,38,13
	.byte	'lanemark_type_confidence',0
	.word	8213
	.byte	4,2,35,40,13
	.byte	'dlm_type',0
	.word	157
	.byte	1,2,35,44,13
	.byte	'role',0
	.word	157
	.byte	1,2,35,45,13
	.byte	'marker_width',0
	.word	8213
	.byte	4,2,35,46,13
	.byte	'marker_width_std',0
	.word	8213
	.byte	4,2,35,50,13
	.byte	'line_c3',0
	.word	8213
	.byte	4,2,35,54,13
	.byte	'line_c2',0
	.word	8213
	.byte	4,2,35,58,13
	.byte	'line_c1',0
	.word	8213
	.byte	4,2,35,62,13
	.byte	'line_c0',0
	.word	8213
	.byte	4,2,35,66,13
	.byte	'view_range_start',0
	.word	8213
	.byte	4,2,35,70,13
	.byte	'view_range_end',0
	.word	8213
	.byte	4,2,35,74,13
	.byte	'measured_view_range_end',0
	.word	8213
	.byte	4,2,35,78,13
	.byte	'camera_position',0
	.word	157
	.byte	1,2,35,82,13
	.byte	'is_valid',0
	.word	157
	.byte	1,2,35,83,0,26
	.byte	'PerceptionLaneAdjacent',0,12,145,30,3
	.word	109377
	.byte	14,208,2
	.word	109377
	.byte	15,3,0,26
	.byte	'PerceptionLaneAdjacent_4',0,12,147,30,32
	.word	109915
	.byte	12,12,148,30,9,132,1,13
	.byte	'timestamp',0
	.word	8180
	.byte	8,2,35,0,13
	.byte	'track_id',0
	.word	8152
	.byte	4,2,35,8,13
	.byte	'age',0
	.word	8152
	.byte	4,2,35,12,13
	.byte	'exist_probability',0
	.word	8213
	.byte	4,2,35,16,13
	.byte	'quality',0
	.word	157
	.byte	1,2,35,20,13
	.byte	'prediction_source',0
	.word	8180
	.byte	8,2,35,24,13
	.byte	'prediction_type',0
	.word	8180
	.byte	8,2,35,32,13
	.byte	'color',0
	.word	157
	.byte	1,2,35,40,13
	.byte	'color_confidence',0
	.word	8213
	.byte	4,2,35,42,13
	.byte	'lanemark_type',0
	.word	157
	.byte	1,2,35,46,13
	.byte	'lanemark_type_confidence',0
	.word	8213
	.byte	4,2,35,48,13
	.byte	'dlm_type',0
	.word	157
	.byte	1,2,35,52,13
	.byte	'decel_type',0
	.word	157
	.byte	1,2,35,53,13
	.byte	'side',0
	.word	157
	.byte	1,2,35,54,13
	.byte	'crossing',0
	.word	157
	.byte	1,2,35,55,13
	.byte	'marker_width',0
	.word	8213
	.byte	4,2,35,56,13
	.byte	'marker_width_std',0
	.word	8213
	.byte	4,2,35,60,13
	.byte	'dash_average_length',0
	.word	8213
	.byte	4,2,35,64,13
	.byte	'dash_average_gap',0
	.word	8213
	.byte	4,2,35,68,13
	.byte	'is_multi_clothoid',0
	.word	157
	.byte	1,2,35,72,13
	.byte	'first_line_c0',0
	.word	8213
	.byte	4,2,35,74,13
	.byte	'first_line_c1',0
	.word	8213
	.byte	4,2,35,78,13
	.byte	'first_line_c2',0
	.word	8213
	.byte	4,2,35,82,13
	.byte	'first_line_c3',0
	.word	8213
	.byte	4,2,35,86,13
	.byte	'first_view_range_start',0
	.word	8213
	.byte	4,2,35,90,13
	.byte	'first_view_range_end',0
	.word	8213
	.byte	4,2,35,94,13
	.byte	'first_measured_view_range_end',0
	.word	8213
	.byte	4,2,35,98,13
	.byte	'second_line_c0',0
	.word	8213
	.byte	4,2,35,102,13
	.byte	'second_line_c1',0
	.word	8213
	.byte	4,2,35,106,13
	.byte	'second_line_c2',0
	.word	8213
	.byte	4,2,35,110,13
	.byte	'second_line_c3',0
	.word	8213
	.byte	4,2,35,114,13
	.byte	'second_view_range_start',0
	.word	8213
	.byte	4,2,35,118,13
	.byte	'second_view_range_end',0
	.word	8213
	.byte	4,2,35,122,13
	.byte	'second_measured_view_range_end',0
	.word	8213
	.byte	4,2,35,126,13
	.byte	'camera_position',0
	.word	157
	.byte	1,3,35,130,1,13
	.byte	'is_valid',0
	.word	157
	.byte	1,3,35,131,1,0,26
	.byte	'PerceptionLaneHost',0,12,186,30,3
	.word	109959
	.byte	14,136,2
	.word	109959
	.byte	15,1,0,26
	.byte	'PerceptionLaneHost_2',0,12,188,30,28
	.word	110877
	.byte	12,12,189,30,9,216,1,13
	.byte	'timestamp',0
	.word	8061
	.byte	8,2,35,0,13
	.byte	'frame_index',0
	.word	8061
	.byte	8,2,35,8,13
	.byte	'camera_position',0
	.word	8102
	.byte	1,2,35,16,13
	.byte	'id',0
	.word	157
	.byte	1,2,35,17,13
	.byte	'class',0
	.word	8102
	.byte	1,2,35,18,13
	.byte	'subclass',0
	.word	8102
	.byte	1,2,35,19,13
	.byte	'confidence',0
	.word	8213
	.byte	4,2,35,20,13
	.byte	'bbox',0
	.word	99884
	.byte	16,2,35,24,13
	.byte	'length',0
	.word	8213
	.byte	4,2,35,40,13
	.byte	'length_std',0
	.word	8213
	.byte	4,2,35,44,13
	.byte	'width',0
	.word	8213
	.byte	4,2,35,48,13
	.byte	'width_std',0
	.word	8213
	.byte	4,2,35,52,13
	.byte	'height',0
	.word	8213
	.byte	4,2,35,56,13
	.byte	'height_std',0
	.word	8213
	.byte	4,2,35,60,13
	.byte	'age_count',0
	.word	8102
	.byte	1,2,35,64,13
	.byte	'age_seconds',0
	.word	8213
	.byte	4,2,35,66,13
	.byte	'visibility_side',0
	.word	8102
	.byte	1,2,35,70,13
	.byte	'heading',0
	.word	8213
	.byte	4,2,35,72,13
	.byte	'heading_std',0
	.word	8213
	.byte	4,2,35,76,13
	.byte	'inverse_ttc',0
	.word	8213
	.byte	4,2,35,80,13
	.byte	'inverse_ttc_std',0
	.word	8213
	.byte	4,2,35,84,13
	.byte	'angle_left',0
	.word	8213
	.byte	4,2,35,88,13
	.byte	'angle_right',0
	.word	8213
	.byte	4,2,35,92,13
	.byte	'angle_side',0
	.word	8213
	.byte	4,2,35,96,13
	.byte	'angle_rate',0
	.word	8213
	.byte	4,2,35,100,13
	.byte	'top_out_of_image',0
	.word	8102
	.byte	1,2,35,104,13
	.byte	'bottom_out_of_image',0
	.word	8102
	.byte	1,2,35,105,13
	.byte	'left_out_of_image',0
	.word	8102
	.byte	1,2,35,106,13
	.byte	'right_out_of_image',0
	.word	8102
	.byte	1,2,35,107,13
	.byte	'brake_light',0
	.word	8102
	.byte	1,2,35,108,13
	.byte	'turn_indicator_left',0
	.word	8102
	.byte	1,2,35,109,13
	.byte	'turn_indicator_right',0
	.word	8102
	.byte	1,2,35,110,13
	.byte	'measuring_status_0',0
	.word	8102
	.byte	1,2,35,111,13
	.byte	'measuring_status_1',0
	.word	8102
	.byte	1,2,35,112,13
	.byte	'measuring_status_2',0
	.word	8102
	.byte	1,2,35,113,13
	.byte	'motion_orientation',0
	.word	8102
	.byte	1,2,35,114,13
	.byte	'motion_category',0
	.word	8102
	.byte	1,2,35,115,13
	.byte	'motion_status',0
	.word	8102
	.byte	1,2,35,116,13
	.byte	'cutin_cutout',0
	.word	8102
	.byte	1,2,35,117,13
	.byte	'lat_distance',0
	.word	8213
	.byte	4,2,35,118,13
	.byte	'lat_distance_std',0
	.word	8213
	.byte	4,2,35,122,13
	.byte	'long_distance',0
	.word	8213
	.byte	4,2,35,126,13
	.byte	'long_distance_std',0
	.word	8213
	.byte	4,3,35,130,1,13
	.byte	'relative_lat_velocity',0
	.word	8213
	.byte	4,3,35,134,1,13
	.byte	'relative_lat_velocity_std',0
	.word	8213
	.byte	4,3,35,138,1,13
	.byte	'relative_long_velocity',0
	.word	8213
	.byte	4,3,35,142,1,13
	.byte	'relative_long_velocity_std',0
	.word	8213
	.byte	4,3,35,146,1,13
	.byte	'abs_lat_velocity',0
	.word	8213
	.byte	4,3,35,150,1,13
	.byte	'abs_lat_velocity_std',0
	.word	8213
	.byte	4,3,35,154,1,13
	.byte	'abs_long_velocity',0
	.word	8213
	.byte	4,3,35,158,1,13
	.byte	'abs_long_velocity_std',0
	.word	8213
	.byte	4,3,35,162,1,13
	.byte	'relative_lat_acc',0
	.word	8213
	.byte	4,3,35,166,1,13
	.byte	'relative_lat_acc_std',0
	.word	8213
	.byte	4,3,35,170,1,13
	.byte	'relative_long_acc',0
	.word	8213
	.byte	4,3,35,174,1,13
	.byte	'relative_long_acc_std',0
	.word	8213
	.byte	4,3,35,178,1,13
	.byte	'abs_lat_acc',0
	.word	8213
	.byte	4,3,35,182,1,13
	.byte	'abs_lat_acc_std',0
	.word	8213
	.byte	4,3,35,186,1,13
	.byte	'abs_long_acc',0
	.word	8213
	.byte	4,3,35,190,1,13
	.byte	'abs_long_acc_std',0
	.word	8213
	.byte	4,3,35,194,1,13
	.byte	'abs_speed',0
	.word	8213
	.byte	4,3,35,198,1,13
	.byte	'abs_speed_std',0
	.word	8213
	.byte	4,3,35,202,1,13
	.byte	'abs_acceleration',0
	.word	8213
	.byte	4,3,35,206,1,13
	.byte	'abs_acceleration_std',0
	.word	8213
	.byte	4,3,35,210,1,0,26
	.byte	'PerceptionOutObject',0,12,254,30,3
	.word	110917
	.byte	14,128,54
	.word	110917
	.byte	15,31,0,26
	.byte	'PerceptionOutObject_32',0,12,128,31,29
	.word	112479
	.byte	12,12,129,31,9,44,13
	.byte	'exist_probability',0
	.word	8213
	.byte	4,2,35,0,13
	.byte	'height',0
	.word	8213
	.byte	4,2,35,4,13
	.byte	'height_std',0
	.word	8213
	.byte	4,2,35,8,13
	.byte	'line_c3',0
	.word	8213
	.byte	4,2,35,12,13
	.byte	'line_c2',0
	.word	8213
	.byte	4,2,35,16,13
	.byte	'line_c1',0
	.word	8213
	.byte	4,2,35,20,13
	.byte	'line_c0',0
	.word	8213
	.byte	4,2,35,24,13
	.byte	'view_range_start',0
	.word	8213
	.byte	4,2,35,28,13
	.byte	'view_range_end',0
	.word	8213
	.byte	4,2,35,32,13
	.byte	'measured_view_range_end',0
	.word	8213
	.byte	4,2,35,36,13
	.byte	'camera_position',0
	.word	157
	.byte	1,2,35,40,0,26
	.byte	'PerceptionRoadEdge',0,12,142,31,3
	.word	112521
	.byte	14,88
	.word	112521
	.byte	15,1,0,26
	.byte	'PerceptionRoadEdge_2',0,12,144,31,28
	.word	112795
	.byte	12,12,145,31,9,44,13
	.byte	'bbox',0
	.word	99884
	.byte	16,2,35,0,13
	.byte	'height',0
	.word	8213
	.byte	4,2,35,16,13
	.byte	'width',0
	.word	8213
	.byte	4,2,35,20,13
	.byte	'lat_distance',0
	.word	8213
	.byte	4,2,35,24,13
	.byte	'lat_distance_std',0
	.word	8213
	.byte	4,2,35,28,13
	.byte	'long_distance',0
	.word	8213
	.byte	4,2,35,32,13
	.byte	'long_distance_std',0
	.word	8213
	.byte	4,2,35,36,13
	.byte	'relevance',0
	.word	157
	.byte	1,2,35,40,0,26
	.byte	'PerceptionTrafficSign',0,12,155,31,3
	.word	112834
	.byte	12,12,157,31,9,6,13
	.byte	'sign',0
	.word	8152
	.byte	4,2,35,0,13
	.byte	'type',0
	.word	157
	.byte	1,2,35,4,0,26
	.byte	'TrafficSignType',0,12,161,31,3
	.word	113034
	.byte	14,144,1
	.word	113034
	.byte	15,23,0,26
	.byte	'TrafficSignType_24',0,12,163,31,25
	.word	113094
	.byte	12,12,164,31,9,200,1,13
	.byte	'sign',0
	.word	113034
	.byte	6,2,35,0,13
	.byte	'derived_signs',0
	.word	113104
	.byte	144,1,2,35,6,13
	.byte	'bbox',0
	.word	99884
	.byte	16,3,35,152,1,13
	.byte	'lat_distance',0
	.word	8213
	.byte	4,3,35,168,1,13
	.byte	'long_distance',0
	.word	8213
	.byte	4,3,35,172,1,13
	.byte	'panel_width',0
	.word	8213
	.byte	4,3,35,176,1,13
	.byte	'panel_height',0
	.word	8213
	.byte	4,3,35,180,1,13
	.byte	'height',0
	.word	8213
	.byte	4,3,35,184,1,13
	.byte	'speed_limit',0
	.word	8213
	.byte	4,3,35,188,1,13
	.byte	'height_limit',0
	.word	8213
	.byte	4,3,35,192,1,13
	.byte	'weight_limit',0
	.word	8213
	.byte	4,3,35,196,1,0,26
	.byte	'PerceptionTrafficSignStatus',0,12,177,31,3
	.word	113132
	.byte	14,144,1
	.word	113034
	.byte	15,23,0,14,128,25
	.word	113132
	.byte	15,15,0,26
	.byte	'PerceptionTrafficSignStatus_16',0,12,179,31,37
	.word	113417
	.byte	14,192,5
	.word	112834
	.byte	15,15,0,26
	.byte	'PerceptionTrafficSign_16',0,12,180,31,31
	.word	113467
	.byte	26
	.byte	'RollingCounter_0x106_IDT',0,12,206,31,15
	.word	157
	.byte	26
	.byte	'RollingCounter_0x109_IDT',0,12,207,31,15
	.word	157
	.byte	26
	.byte	'RollingCounter_0x132_IDT',0,12,208,31,15
	.word	157
	.byte	26
	.byte	'RollingCounter_0x17F_IDT',0,12,209,31,15
	.word	157
	.byte	26
	.byte	'RollingCounter_0x3F1_IDT',0,12,211,31,15
	.word	157
	.byte	26
	.byte	'RollingCounter_0x3F5_IDT',0,12,212,31,15
	.word	157
	.byte	26
	.byte	'RollingCounter_0x3F7_IDT',0,12,213,31,15
	.word	157
	.byte	26
	.byte	'RollingCounter_1F8_IDT',0,12,214,31,15
	.word	157
	.byte	26
	.byte	'RollingCounter_230_IDT',0,12,215,31,15
	.word	157
	.byte	26
	.byte	'Rolling_counter_0x17E_IDT',0,12,216,31,15
	.word	157
	.byte	26
	.byte	'SAS_Calibrated_IDT',0,12,217,31,15
	.word	157
	.byte	26
	.byte	'SAS_SASFailure_IDT',0,12,218,31,15
	.word	157
	.byte	26
	.byte	'SAS_SASStsSnsr_IDT',0,12,219,31,15
	.word	157
	.byte	26
	.byte	'SAS_SteerWheelAngle_IDT',0,12,221,31,16
	.word	427
	.byte	26
	.byte	'SAS_SteerWhlRotSpdStatus_IDT',0,12,223,31,15
	.word	157
	.byte	26
	.byte	'SAS_SteerWhlRotSpd_IDT',0,12,224,31,16
	.word	427
	.byte	26
	.byte	'SAS_SteeringAngleValid_IDT',0,12,225,31,15
	.word	157
	.byte	26
	.byte	'STAT_Central_LockSts_IDT',0,12,226,31,15
	.word	157
	.byte	26
	.byte	'WCBS_Trailermode_Feedback_IDT',0,12,167,33,15
	.word	157
	.byte	26
	.byte	'VCU_ModeGearSts_IDT',0,12,128,34,15
	.word	157
	.byte	26
	.byte	'VCU_Warning_IMMO_Fail_IDT',0,12,129,34,15
	.word	157
	.byte	26
	.byte	'VCU_Ready_IDT',0,12,130,34,15
	.word	157
	.byte	26
	.byte	'VCU_RegencyLevInd_IDT',0,12,131,34,15
	.word	157
	.byte	26
	.byte	'VCU_Ctrl_AliveCounter_IDT',0,12,132,34,15
	.word	157
	.byte	26
	.byte	'VCU_LimpHomeSts_IDT',0,12,133,34,15
	.word	157
	.byte	26
	.byte	'VCU_Ctrl_CheckSum_IDT',0,12,134,34,15
	.word	157
	.byte	26
	.byte	'VCU_StsAccPedalFault_IDT',0,12,146,34,15
	.word	157
	.byte	26
	.byte	'VCU_StsSysFault_IDT',0,12,147,34,15
	.word	157
	.byte	26
	.byte	'VCU_AccPedalPosition_IDT',0,12,148,34,15
	.word	157
	.byte	26
	.byte	'VCU_AccPedal_Active_IDT',0,12,149,34,15
	.word	157
	.byte	26
	.byte	'VCU_StsEpt_AliveCounter_IDT',0,12,150,34,15
	.word	157
	.byte	26
	.byte	'VCU_StsEpt_CheckSum_IDT',0,12,151,34,15
	.word	157
	.byte	14,24
	.word	427
	.byte	15,11,0,26
	.byte	'distance_12',0,12,221,51,16
	.word	114557
	.byte	12,12,222,51,9,32,13
	.byte	'distance',0
	.word	114566
	.byte	24,2,35,0,13
	.byte	'time_stamp',0
	.word	8061
	.byte	8,2,35,24,0,26
	.byte	'UpaDistT',0,12,226,51,3
	.word	114587
	.byte	14,24
	.word	427
	.byte	15,11,0,14,24
	.word	8152
	.byte	15,5,0,26
	.byte	'x_6',0,12,228,51,16
	.word	114659
	.byte	26
	.byte	'y_6',0,12,229,51,16
	.word	114659
	.byte	14,6
	.word	157
	.byte	15,5,0,26
	.byte	'type_6',0,12,230,51,15
	.word	114694
	.byte	12,12,231,51,9,64,13
	.byte	'x',0
	.word	114668
	.byte	24,2,35,0,13
	.byte	'y',0
	.word	114681
	.byte	24,2,35,24,13
	.byte	'type',0
	.word	114703
	.byte	6,2,35,48,13
	.byte	'time_stamp',0
	.word	8061
	.byte	8,2,35,56,0,26
	.byte	'UpaObjectInfo',0,12,237,51,3
	.word	114719
	.byte	14,24
	.word	8152
	.byte	15,5,0,14,24
	.word	8152
	.byte	15,5,0,14,6
	.word	157
	.byte	15,5,0,14,192,1
	.word	114719
	.byte	15,2,0,26
	.byte	'upa_object_3',0,12,239,51,23
	.word	114832
	.byte	12,12,240,51,9,192,1,13
	.byte	'upa_object',0
	.word	114842
	.byte	192,1,2,35,0,0,26
	.byte	'UpaObjsT',0,12,243,51,3
	.word	114864
	.byte	14,192,1
	.word	114719
	.byte	15,2,0,14,80
	.word	97253
	.byte	15,3,0,26
	.byte	'apa_dist_info_4',0,12,251,51,18
	.word	114921
	.byte	14,128,3
	.word	114864
	.byte	15,1,0,26
	.byte	'upa_objs_2',0,12,252,51,18
	.word	114955
	.byte	14,64
	.word	114587
	.byte	15,1,0,26
	.byte	'upa_dist_2',0,12,253,51,18
	.word	114985
	.byte	26
	.byte	'min_distance_12',0,12,254,51,16
	.word	114557
	.byte	26
	.byte	'ring_time_uint16_array_12',0,12,136,52,16
	.word	114557
	.byte	14,56
	.word	157
	.byte	15,55,0,26
	.byte	'reserved_data_uint8_array_56',0,12,137,52,15
	.word	115074
	.byte	14,20
	.word	427
	.byte	15,9,0,26
	.byte	'distance_10',0,12,164,52,16
	.word	115121
	.byte	26
	.byte	'width_10',0,12,165,52,16
	.word	115121
	.byte	14,10
	.word	157
	.byte	15,9,0,26
	.byte	'peak_10',0,12,166,52,15
	.word	115169
	.byte	12,12,167,52,9,68,13
	.byte	'echo_num',0
	.word	157
	.byte	1,2,35,0,13
	.byte	'distance',0
	.word	115130
	.byte	20,2,35,2,13
	.byte	'width',0
	.word	115151
	.byte	20,2,35,22,13
	.byte	'peak',0
	.word	115178
	.byte	10,2,35,42,13
	.byte	'ring_time',0
	.word	427
	.byte	2,2,35,52,13
	.byte	'valid_fram',0
	.word	157
	.byte	1,2,35,54,13
	.byte	'confidence',0
	.word	157
	.byte	1,2,35,55,13
	.byte	'status_work',0
	.word	157
	.byte	1,2,35,56,13
	.byte	'counter',0
	.word	157
	.byte	1,2,35,57,13
	.byte	'system_time',0
	.word	8061
	.byte	8,2,35,60,0,26
	.byte	'UssRawData',0,12,179,52,3
	.word	115195
	.byte	14,20
	.word	427
	.byte	15,9,0,14,20
	.word	427
	.byte	15,9,0,14,10
	.word	157
	.byte	15,9,0,14,176,6
	.word	115195
	.byte	15,11,0,26
	.byte	'sensor_info_12',0,12,181,52,20
	.word	115432
	.byte	12,12,189,52,9,12,13
	.byte	'diagnosis_info',0
	.word	427
	.byte	2,2,35,0,13
	.byte	'remind_info',0
	.word	157
	.byte	1,2,35,2,13
	.byte	'counter',0
	.word	157
	.byte	1,2,35,3,13
	.byte	'system_time',0
	.word	8061
	.byte	8,2,35,4,0,26
	.byte	'UssStatus',0,12,195,52,3
	.word	115466
	.byte	14,144,1
	.word	115466
	.byte	15,11,0,26
	.byte	'sensor_status_12',0,12,197,52,19
	.word	115575
	.byte	26
	.byte	'PduIdType',0,13,37,21
	.word	157
	.byte	26
	.byte	'PduLengthType',0,13,41,22
	.word	427
	.byte	26
	.byte	'SduDataPtrType',0,14,189,1,40
	.word	2172
	.byte	16,14,204,1,9,1,17
	.byte	'TP_DATACONF',0,0,17
	.byte	'TP_DATARETRY',0,1,17
	.byte	'TP_CONFPENDING',0,2,0,26
	.byte	'TpDataStateType',0,14,216,1,3
	.word	115675
	.byte	26
	.byte	'Os_uint8',0,15,45,29
	.word	157
	.byte	26
	.byte	'Os_uint16',0,15,46,29
	.word	427
	.byte	26
	.byte	'Os_uint32',0,15,47,29
	.word	174
	.byte	26
	.byte	'Os_boolean',0,15,55,29
	.word	157
	.byte	26
	.byte	'Os_AddrType',0,15,60,20
	.word	174
	.byte	26
	.byte	'Os_TpTickType',0,16,40,19
	.word	174
	.byte	26
	.byte	'Os_SysTickType',0,16,41,19
	.word	174
	.byte	26
	.byte	'Os_Pl_SpinlockType',0,16,44,19
	.word	174
	.byte	16,16,47,9,1,17
	.byte	'ACCESSMODE_USER_0',0,0,17
	.byte	'ACCESSMODE_USER_1',0,1,17
	.byte	'ACCESSMODE_PRIVILEGED',0,2,0,26
	.byte	'Os_Pl_AccessModeType',0,16,52,3
	.word	115917
	.byte	26
	.byte	'ApplicationType',0,17,49,18
	.word	157
	.byte	16,17,53,9,1,17
	.byte	'APPLICATION_ACCESSIBLE',0,0,17
	.byte	'APPLICATION_RESTARTING',0,1,17
	.byte	'APPLICATION_TERMINATED',0,2,0,26
	.byte	'ApplicationStateType',0,17,58,3
	.word	116040
	.byte	26
	.byte	'ISRType',0,17,108,18
	.word	157
	.byte	16,17,136,1,9,1,17
	.byte	'SCHEDULETABLE_STOPPED',0,0,17
	.byte	'SCHEDULETABLE_NEXT',0,1,17
	.byte	'SCHEDULETABLE_WAITING',0,2,17
	.byte	'SCHEDULETABLE_RUNNING',0,3,17
	.byte	'SCHEDULETABLE_RUNNING_AND_SYNCHRONOUS',0,4,0,26
	.byte	'ScheduleTableStatusType',0,17,143,1,3
	.word	116166
	.byte	26
	.byte	'CounterType',0,17,152,1,19
	.word	157
	.byte	26
	.byte	'CoreIdType',0,17,179,1,18
	.word	157
	.byte	26
	.byte	'TaskType',0,18,55,18
	.word	157
	.byte	16,18,72,9,1,17
	.byte	'OS_TASK_SUSPENDED',0,0,17
	.byte	'OS_TASK_NEW',0,1,17
	.byte	'OS_TASK_READY',0,2,17
	.byte	'OS_TASK_RUNNING',0,3,17
	.byte	'OS_TASK_WAITING',0,4,17
	.byte	'OS_TASK_WAITING_TO_READY',0,5,0,26
	.byte	'TaskStateType',0,18,80,3
	.word	116397
	.byte	26
	.byte	'TickType',0,18,87,19
	.word	174
	.byte	12,18,89,9,12,13
	.byte	'maxallowedvalue',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'ticksperbase',0
	.word	174
	.byte	4,2,35,4,13
	.byte	'mincycle',0
	.word	174
	.byte	4,2,35,8,0,26
	.byte	'AlarmBaseType',0,18,94,3
	.word	116555
	.byte	26
	.byte	'AlarmType',0,18,97,18
	.word	157
	.byte	26
	.byte	'EventMaskType',0,18,112,19
	.word	174
	.byte	26
	.byte	'OSServiceIdType',0,18,120,19
	.word	427
	.byte	26
	.byte	'ResourceType',0,18,126,18
	.word	157
	.byte	22
	.byte	'_Os_SRC_SRCR_Bits',0,19,151,1,16,4,23
	.byte	'SRPN',0,1
	.word	157
	.byte	8,0,2,35,0,23
	.byte	'reserved_8',0,1
	.word	157
	.byte	2,6,2,35,1,23
	.byte	'SRE',0,1
	.word	157
	.byte	1,5,2,35,1,23
	.byte	'TOS',0,1
	.word	157
	.byte	3,2,2,35,1,23
	.byte	'reserved_14',0,1
	.word	157
	.byte	2,0,2,35,1,23
	.byte	'ECC',0,1
	.word	157
	.byte	5,3,2,35,2,23
	.byte	'reserved_21',0,1
	.word	157
	.byte	3,0,2,35,2,23
	.byte	'SRR',0,1
	.word	157
	.byte	1,7,2,35,3,23
	.byte	'CLRR',0,1
	.word	157
	.byte	1,6,2,35,3,23
	.byte	'SETR',0,1
	.word	157
	.byte	1,5,2,35,3,23
	.byte	'IOV',0,1
	.word	157
	.byte	1,4,2,35,3,23
	.byte	'IOVCLR',0,1
	.word	157
	.byte	1,3,2,35,3,23
	.byte	'SWS',0,1
	.word	157
	.byte	1,2,2,35,3,23
	.byte	'SWSCLR',0,1
	.word	157
	.byte	1,1,2,35,3,23
	.byte	'reserved_31',0,1
	.word	157
	.byte	1,0,2,35,3,0,26
	.byte	'Os_SRC_SRCR_Bits',0,19,172,1,3
	.word	116733
	.byte	26
	.byte	'Os_PrioType',0,20,178,1,19
	.word	427
	.byte	16,20,241,1,9,1,17
	.byte	'OS_ISR_SUSPENDED',0,0,17
	.byte	'OS_ISR_READY',0,1,17
	.byte	'OS_ISR_RUNNING',0,2,0,26
	.byte	'ISRStateType',0,20,246,1,3
	.word	117070
	.byte	12,20,166,2,9,4,13
	.byte	'Os_Q_front',0
	.word	427
	.byte	2,2,35,0,13
	.byte	'Os_Q_rear',0
	.word	427
	.byte	2,2,35,2,0,26
	.byte	'Os_TaskQueueCtlType',0,20,170,2,3
	.word	117150
	.byte	26
	.byte	'Os_ApplicationMaskType',0,20,208,2,19
	.word	174
	.byte	16,20,245,2,9,1,17
	.byte	'OS_TP_NONE',0,0,17
	.byte	'OS_TP_EXECBUDGET',0,1,17
	.byte	'OS_TP_RESOURCELOCK',0,2,17
	.byte	'OS_TP_ISRLOCK',0,3,17
	.byte	'OS_TP_FRAMECHECK',0,4,0,26
	.byte	'Os_TpMonitorType',0,20,252,2,3
	.word	117257
	.byte	27,1,1,8
	.word	117378
	.byte	26
	.byte	'Os_TaskFuncType',0,20,136,3,16
	.word	117381
	.byte	8
	.word	117150
	.byte	9
	.word	117411
	.byte	8
	.word	157
	.byte	9
	.word	117421
	.byte	12,20,200,3,9,12,13
	.byte	'Q_Ctl_Ptr',0
	.word	117416
	.byte	4,2,35,0,13
	.byte	'Q_Size',0
	.word	427
	.byte	2,2,35,4,13
	.byte	'Q_Buf',0
	.word	117426
	.byte	4,2,35,8,0,26
	.byte	'Os_TaskQueCfgType',0,20,210,3,3
	.word	117431
	.byte	8
	.word	174
	.byte	9
	.word	117515
	.byte	9
	.word	117515
	.byte	12,20,216,3,9,12,13
	.byte	'p_table_line',0
	.word	117520
	.byte	4,2,35,0,13
	.byte	'p_table',0
	.word	117525
	.byte	4,2,35,4,13
	.byte	'p_table_size',0
	.word	157
	.byte	1,2,35,8,0,26
	.byte	'Os_TaskPriReadyTblCfgType',0,20,221,3,3
	.word	117530
	.byte	8
	.word	271
	.byte	28,1,1,29
	.word	117633
	.byte	0,8
	.word	117638
	.byte	26
	.byte	'Os_TrustedFunctionPtrType',0,20,210,4,16
	.word	117647
	.byte	12,20,221,4,9,4,13
	.byte	'ObjId',0
	.word	174
	.byte	4,2,35,0,0,26
	.byte	'Os_CounterTreeQueEleType',0,20,228,4,3
	.word	117687
	.byte	16,20,252,4,9,1,17
	.byte	'OS_ALARM_TASK',0,0,17
	.byte	'OS_ALARM_EVENT',0,1,17
	.byte	'OS_ALARM_CALLBACK',0,2,17
	.byte	'OS_ALARM_INCREMENTCOUNTER',0,3,0,26
	.byte	'Os_AlarmActionType',0,20,130,5,3
	.word	117743
	.byte	16,20,239,5,9,1,17
	.byte	'OS_RES_TASK_ONLY',0,0,17
	.byte	'OS_RES_ISR_ONLY',0,1,17
	.byte	'OS_RES_SHARE',0,2,0,26
	.byte	'Os_ResAccessype',0,20,244,5,3
	.word	117859
	.byte	16,20,139,6,9,1,17
	.byte	'OS_LOCK_NOTHING',0,0,17
	.byte	'OS_LOCK_ALL_INTERRUPTS',0,1,17
	.byte	'OS_LOCK_CAT2_INTERRUPTS',0,2,17
	.byte	'OS_LOCK_WITH_RES_SCHEDULER',0,3,0,26
	.byte	'Os_SpinlockMethodType',0,20,145,6,3
	.word	117943
	.byte	26
	.byte	'NvM_RequestResultType',0,21,153,1,16
	.word	157
	.byte	26
	.byte	'NvM_BlockIdType',0,21,155,1,16
	.word	427
	.byte	16,21,158,1,9,1,17
	.byte	'NVM_BLOCK_NATIVE',0,0,17
	.byte	'NVM_BLOCK_REDUNDANT',0,1,17
	.byte	'NVM_BLOCK_DATASET',0,2,0,26
	.byte	'NvM_BlockManagementType',0,21,163,1,3
	.word	118135
	.byte	12,21,204,2,9,1,23
	.byte	'NvValid',0,1
	.word	157
	.byte	1,7,2,35,0,23
	.byte	'NvChanged',0,1
	.word	157
	.byte	1,6,2,35,0,23
	.byte	'res1',0,1
	.word	157
	.byte	1,5,2,35,0,23
	.byte	'res2',0,1
	.word	157
	.byte	1,4,2,35,0,23
	.byte	'lossRedundant',0,1
	.word	157
	.byte	1,3,2,35,0,23
	.byte	'unused',0,1
	.word	157
	.byte	3,0,2,35,0,0,26
	.byte	'NvM_AttriStruct_Type',0,21,226,2,3
	.word	118236
	.byte	24,21,229,2,9,1,13
	.byte	'AttriByte',0
	.word	157
	.byte	1,2,35,0,13
	.byte	'A',0
	.word	118236
	.byte	1,2,35,0,0,26
	.byte	'NvM_Attri_Type',0,21,233,2,3
	.word	118388
	.byte	26
	.byte	'Dem_DTCSeverityType',0,22,80,15
	.word	157
	.byte	26
	.byte	'Dem_EventMemoryEntryStorageTriggerType',0,22,158,3,15
	.word	157
	.byte	26
	.byte	'Dem_OperationCycleType',0,22,207,3,15
	.word	157
	.byte	12,22,246,3,9,8,13
	.byte	'Number',0
	.word	157
	.byte	1,2,35,0,13
	.byte	'DemEnableConditionRef',0
	.word	1461
	.byte	4,2,35,4,0,26
	.byte	'Dem_EnableConditionGroupType',0,22,251,3,3
	.word	118557
	.byte	26
	.byte	'Dem_UdsDTCType',0,22,200,4,16
	.word	292
	.byte	16,22,160,6,9,1,17
	.byte	'DEM_EVENT_SIGNIFICANCE_OCCURRENCE',0,0,17
	.byte	'DEM_EVENT_SIGNIFICANCE_FAULT',0,1,0,26
	.byte	'Dem_DTCSignificanceType',0,22,164,6,3
	.word	118673
	.byte	16,22,167,6,9,1,17
	.byte	'DEM_AGINGCTR_DOWNCNT',0,0,17
	.byte	'DEM_AGINGCTR_UPCNT',0,1,17
	.byte	'DEM_CURRENT_FDC',0,2,17
	.byte	'DEM_CYCLES_SINCE_FIRST_FAILED',0,3,17
	.byte	'DEM_CYCLES_SINCE_LAST_FAILED',0,4,17
	.byte	'DEM_FAILED_CYCLES',0,5,17
	.byte	'DEM_MAX_FDC_DURING_CURRENT_CYCLE',0,6,17
	.byte	'DEM_MAX_FDC_SINCE_LAST_CLEAR',0,7,17
	.byte	'DEM_OCCCTR',0,8,17
	.byte	'DEM_OVFLIND',0,9,17
	.byte	'DEM_SIGNIFICANCE',0,10,17
	.byte	'DEM_OBD_PASSED_CYCLES_SINCE_LAST_FAILED',0,14,17
	.byte	'DEM_AGED_COUNTER',0,15,0,26
	.byte	'Dem_InternalDataElementType',0,22,187,6,3
	.word	118780
	.byte	8
	.word	157
	.byte	30
	.word	157
	.byte	1,1,29
	.word	119142
	.byte	0,8
	.word	119147
	.byte	26
	.byte	'Dem_DataElementReadFncType',0,22,190,6,9
	.word	119160
	.byte	12,22,196,6,9,2,13
	.byte	'DemDataElementDataSize',0
	.word	157
	.byte	1,2,35,0,13
	.byte	'DemInternalDataElement',0
	.word	118780
	.byte	1,2,35,1,0,26
	.byte	'Dem_InternalDataElementClassType',0,22,202,6,3
	.word	119201
	.byte	12,22,205,6,9,12,13
	.byte	'DemDataElementDataSize',0
	.word	157
	.byte	1,2,35,0,13
	.byte	'DemDataElementReadFnc',0
	.word	119165
	.byte	4,2,35,4,13
	.byte	'DemDataElementUsePort',0
	.word	157
	.byte	1,2,35,8,0,26
	.byte	'Dem_ExternalCSDataElementClassType',0,22,213,6,3
	.word	119314
	.byte	8
	.word	119147
	.byte	9
	.word	119201
	.byte	8
	.word	119464
	.byte	9
	.word	119314
	.byte	8
	.word	119474
	.byte	12,22,217,6,9,8,13
	.byte	'DemInternalDataElementClass',0
	.word	119469
	.byte	4,2,35,0,13
	.byte	'DemExternalCSDataElementClass',0
	.word	119479
	.byte	4,2,35,4,0,26
	.byte	'Dem_DataElementClassType',0,22,223,6,3
	.word	119484
	.byte	12,22,250,6,9,8,13
	.byte	'Number',0
	.word	157
	.byte	1,2,35,0,13
	.byte	'DemJ1939NmNodeRef',0
	.word	1461
	.byte	4,2,35,4,0,26
	.byte	'Dem_J1939NodeType',0,22,255,6,3
	.word	119601
	.byte	26
	.byte	'Dem_PriorityType',0,22,130,7,16
	.word	427
	.byte	16,22,183,7,9,1,17
	.byte	'DEM_EVENT_KIND_BSW',0,0,17
	.byte	'DEM_EVENT_KIND_SWC',0,1,0,26
	.byte	'Dem_EventKindType',0,22,187,7,3
	.word	119704
	.byte	16,22,189,7,9,1,17
	.byte	'DEM_REPORT_AFTER_INIT',0,1,17
	.byte	'DEM_REPORT_BEFORE_INIT',0,2,0,26
	.byte	'Dem_ReportBehaviorType',0,22,193,7,3
	.word	119780
	.byte	16,22,195,7,9,1,17
	.byte	'DEM_DEBOUNCE_FREEZE',0,0,17
	.byte	'DEM_DEBOUNCE_RESET',0,1,0,26
	.byte	'Dem_DebounceBehaviorType',0,22,199,7,3
	.word	119868
	.byte	12,22,204,7,9,20,13
	.byte	'DemDebounceBehavior',0
	.word	119868
	.byte	1,2,35,0,13
	.byte	'DemDebounceCounterDecrementStepSize',0
	.word	427
	.byte	2,2,35,2,13
	.byte	'DemDebounceCounterIncrementStepSize',0
	.word	427
	.byte	2,2,35,4,13
	.byte	'DemDebounceCounterPassedThreshold',0
	.word	8124
	.byte	2,2,35,6,13
	.byte	'DemDebounceCounterFailedThreshold',0
	.word	8124
	.byte	2,2,35,8,13
	.byte	'DemDebounceCounterJumpDown',0
	.word	157
	.byte	1,2,35,10,13
	.byte	'DemDebounceCounterJumpUp',0
	.word	157
	.byte	1,2,35,11,13
	.byte	'DemDebounceCounterJumpDownValue',0
	.word	8124
	.byte	2,2,35,12,13
	.byte	'DemDebounceCounterJumpUpValue',0
	.word	8124
	.byte	2,2,35,14,13
	.byte	'DemDebounceCounterStorage',0
	.word	157
	.byte	1,2,35,16,0,26
	.byte	'Dem_DebounceCounterBasedClassType',0,22,226,7,3
	.word	119952
	.byte	12,22,232,7,9,12,13
	.byte	'DemDebounceBehavior',0
	.word	119868
	.byte	1,2,35,0,13
	.byte	'DemDebounceTimePassedThreshold',0
	.word	292
	.byte	4,2,35,2,13
	.byte	'DemDebounceTimeFailedThreshold',0
	.word	292
	.byte	4,2,35,6,0,26
	.byte	'Dem_DebounceTimeBaseClassType',0,22,240,7,3
	.word	120392
	.byte	8
	.word	8102
	.byte	30
	.word	157
	.byte	1,1,29
	.word	120547
	.byte	0,8
	.word	120552
	.byte	26
	.byte	'Dem_CallbackGetFDCFncType',0,22,243,7,9
	.word	120565
	.byte	9
	.word	119952
	.byte	8
	.word	120605
	.byte	9
	.word	120392
	.byte	8
	.word	120615
	.byte	9
	.word	120570
	.byte	12,22,250,7,9,12,13
	.byte	'DemDebounceCounterBasedClassRef',0
	.word	120610
	.byte	4,2,35,0,13
	.byte	'DemDebounceTimeBaseRef',0
	.word	120620
	.byte	4,2,35,4,13
	.byte	'DemCallbackGetFDCFnc',0
	.word	120625
	.byte	4,2,35,8,0,26
	.byte	'Dem_DebounceAlgorithmClassType',0,22,135,8,3
	.word	120630
	.byte	8
	.word	120552
	.byte	26
	.byte	'Dem_CallbackClearEventAllowedFncType',0,22,138,8,9
	.word	119160
	.byte	16,22,143,8,9,1,17
	.byte	'DEM_NO_STATUS_BYTE_CHANGE',0,0,17
	.byte	'DEM_ONLY_THIS_CYCLE_AND_READINESS',0,1,0,26
	.byte	'Dem_ClearEventAllowedBehaviorType',0,22,147,8,3
	.word	120831
	.byte	12,22,149,8,9,8,13
	.byte	'DemCallbackClearEventAllowedFnc',0
	.word	120785
	.byte	4,2,35,0,13
	.byte	'DemClearEventAllowedBehavior',0
	.word	120831
	.byte	1,2,35,4,0,26
	.byte	'Dem_CallbackClearEventAllowedType',0,22,155,8,3
	.word	120945
	.byte	8
	.word	119147
	.byte	31
	.word	157
	.byte	1,1,8
	.word	121079
	.byte	26
	.byte	'Dem_CallbackEventDataChangedFncType',0,22,158,8,9
	.word	121086
	.byte	30
	.word	157
	.byte	1,1,29
	.word	157
	.byte	29
	.word	157
	.byte	0,8
	.word	121136
	.byte	26
	.byte	'Dem_CallbackEventStatusChangedFncType',0,22,164,8,9
	.word	121154
	.byte	30
	.word	157
	.byte	1,1,29
	.word	157
	.byte	0,8
	.word	121206
	.byte	26
	.byte	'Dem_DemCallbackInitMForEFncType',0,22,171,8,9
	.word	121219
	.byte	16,22,154,9,9,1,17
	.byte	'DEM_UPDATE_RECORD_NO',0,0,17
	.byte	'DEM_UPDATE_RECORD_YES',0,1,0,26
	.byte	'Dem_RecordUpdateType',0,22,158,9,3
	.word	121265
	.byte	12,22,216,9,9,8,13
	.byte	'FirstFailedEvent',0
	.word	427
	.byte	2,2,35,0,13
	.byte	'FirstConfirmedEvent',0
	.word	427
	.byte	2,2,35,2,13
	.byte	'MostRecentFailedEvent',0
	.word	427
	.byte	2,2,35,4,13
	.byte	'MostRecentConfirmedEvent',0
	.word	427
	.byte	2,2,35,6,0,26
	.byte	'Dem_EventHeadType',0,22,226,9,3
	.word	121349
	.byte	12,22,228,9,9,16,13
	.byte	'EventFaultConfCnt',0
	.word	157
	.byte	1,2,35,0,13
	.byte	'EventOccurrence',0
	.word	157
	.byte	1,2,35,1,13
	.byte	'EventDebounceCnt',0
	.word	8124
	.byte	2,2,35,2,13
	.byte	'EventDebounceTimer',0
	.word	292
	.byte	4,2,35,4,13
	.byte	'TimerDirection',0
	.word	157
	.byte	1,2,35,8,13
	.byte	'EventMaxFdcDuringCurrentCycle',0
	.word	8102
	.byte	1,2,35,9,13
	.byte	'EventMaxFdcSinceLastClear',0
	.word	8102
	.byte	1,2,35,10,13
	.byte	'EventCyclesSinceLastFailed',0
	.word	157
	.byte	1,2,35,11,13
	.byte	'EventCyclesSinceFirstFailed',0
	.word	157
	.byte	1,2,35,12,13
	.byte	'EventFailedCyclesSinceLastCleared',0
	.word	157
	.byte	1,2,35,13,0,26
	.byte	'Dem_EventEntryType',0,22,148,10,3
	.word	121503
	.byte	12,22,150,10,9,6,13
	.byte	'DtcStatus',0
	.word	157
	.byte	1,2,35,0,13
	.byte	'DtcLastStatus',0
	.word	157
	.byte	1,2,35,1,13
	.byte	'DtcAgingCounter',0
	.word	157
	.byte	1,2,35,2,13
	.byte	'DtcAgedCounter',0
	.word	157
	.byte	1,2,35,3,13
	.byte	'DataEntryRef',0
	.word	427
	.byte	2,2,35,4,0,26
	.byte	'Dem_DTCEntryType',0,22,164,10,3
	.word	121858
	.byte	14,46
	.word	157
	.byte	15,45,0,14,8
	.word	157
	.byte	15,7,0,12,22,166,10,9,56,13
	.byte	'Used',0
	.word	157
	.byte	1,2,35,0,13
	.byte	'FreezeFrameData',0
	.word	122004
	.byte	46,2,35,1,13
	.byte	'ExtendedData',0
	.word	122013
	.byte	8,2,35,47,0,26
	.byte	'Dem_DTCDataEntryType',0,22,182,10,3
	.word	122022
	.byte	26
	.byte	'Dcm_SecRefType',0,23,67,16
	.word	427
	.byte	26
	.byte	'Dcm_SesRefType',0,23,68,16
	.word	427
	.byte	16,23,142,1,9,1,17
	.byte	'DCM_USE_BLOCK_ID',0,0,17
	.byte	'DCM_USE_DATA_ASYNCH_CLIENT_SERVER',0,1,17
	.byte	'DCM_USE_DATA_ASYNCH_CLIENT_SERVER_ERROR',0,2,17
	.byte	'DCM_USE_DATA_ASYNCH_FNC',0,3,17
	.byte	'DCM_USE_DATA_ASYNCH_FNC_ERROR',0,4,17
	.byte	'DCM_USE_DATA_SENDER_RECEIVER',0,5,17
	.byte	'DCM_USE_DATA_SENDER_RECEIVER_AS_SERVICE',0,6,17
	.byte	'DCM_USE_DATA_SYNCH_CLIENT_SERVER',0,7,17
	.byte	'DCM_USE_DATA_SYNCH_FNC',0,8,17
	.byte	'DCM_USE_ECU_SIGNAL',0,9,0,26
	.byte	'Dcm_DspDataUsePortType',0,23,154,1,3
	.word	122166
	.byte	26
	.byte	'Dcm_MsgItemType',0,23,192,1,15
	.word	157
	.byte	8
	.word	157
	.byte	26
	.byte	'Dcm_MsgType',0,23,194,1,57
	.word	122539
	.byte	26
	.byte	'Dcm_MsgLenType',0,23,196,1,16
	.word	292
	.byte	26
	.byte	'Dcm_BitType',0,23,200,1,15
	.word	157
	.byte	12,23,201,1,9,1,23
	.byte	'reqType',0,1
	.word	157
	.byte	1,7,2,35,0,23
	.byte	'suppressPosResponse',0,1
	.word	157
	.byte	1,6,2,35,0,0,26
	.byte	'Dcm_MsgAddInfoType',0,23,209,1,3
	.word	122610
	.byte	16,23,212,1,9,1,17
	.byte	'DCM_PHYSICAL_TYPE',0,0,17
	.byte	'DCM_FUNCTIONAL_TYPE',0,1,0,26
	.byte	'Dcm_RequestAddrseeType',0,23,216,1,3
	.word	122695
	.byte	26
	.byte	'Dcm_IdContextType',0,23,224,1,15
	.word	157
	.byte	12,23,226,1,9,28,13
	.byte	'reqData',0
	.word	122544
	.byte	4,2,35,0,13
	.byte	'reqDataLen',0
	.word	292
	.byte	4,2,35,4,13
	.byte	'resData',0
	.word	122544
	.byte	4,2,35,8,13
	.byte	'resDataLen',0
	.word	292
	.byte	4,2,35,12,13
	.byte	'CopyDataIndex',0
	.word	292
	.byte	4,2,35,16,13
	.byte	'msgAddInfo',0
	.word	122610
	.byte	1,2,35,20,13
	.byte	'resMaxDataLen',0
	.word	292
	.byte	4,2,35,22,13
	.byte	'idContext',0
	.word	157
	.byte	1,2,35,26,13
	.byte	'RxPduId',0
	.word	157
	.byte	1,2,35,27,0,8
	.word	122803
	.byte	30
	.word	157
	.byte	1,1,29
	.word	157
	.byte	29
	.word	122986
	.byte	29
	.word	119142
	.byte	0,8
	.word	122991
	.byte	26
	.byte	'EcucFunctionServiceFncDef',0,23,248,1,9
	.word	123014
	.byte	8
	.word	157
	.byte	12,23,128,2,9,12,13
	.byte	'DcmDsdSubServiceId',0
	.word	157
	.byte	1,2,35,0,13
	.byte	'DcmDsdSubServiceUsed',0
	.word	157
	.byte	1,2,35,1,13
	.byte	'DcmDsdSubServiceSupportAddress',0
	.word	157
	.byte	1,2,35,2,13
	.byte	'DcmDsdSubServiceSecurityLevelRef',0
	.word	427
	.byte	2,2,35,4,13
	.byte	'DcmDsdSubServiceSessionLevelRef',0
	.word	427
	.byte	2,2,35,6,13
	.byte	'DcmDsdSubServiceFnc',0
	.word	123019
	.byte	4,2,35,8,0,26
	.byte	'Dcm_DsdSubServiceType',0,23,145,2,3
	.word	123059
	.byte	8
	.word	122991
	.byte	9
	.word	123059
	.byte	8
	.word	123312
	.byte	12,23,148,2,9,24,13
	.byte	'DcmDsdSidTabServiceId',0
	.word	157
	.byte	1,2,35,0,13
	.byte	'DcmDsdServiceUsed',0
	.word	157
	.byte	1,2,35,1,13
	.byte	'DcmDsdServiceSupportAddress',0
	.word	157
	.byte	1,2,35,2,13
	.byte	'DcmDsdServiceMinLength',0
	.word	427
	.byte	2,2,35,4,13
	.byte	'DcmDsdSidTabFnc',0
	.word	123019
	.byte	4,2,35,8,13
	.byte	'DcmDsdSidTabSubfuncAvail',0
	.word	157
	.byte	1,2,35,12,13
	.byte	'DcmDsdSidTabSecurityLevelRef',0
	.word	427
	.byte	2,2,35,14,13
	.byte	'DcmDsdSidTabSessionLevelRef',0
	.word	427
	.byte	2,2,35,16,13
	.byte	'NumOfSubService',0
	.word	157
	.byte	1,2,35,18,13
	.byte	'DcmDsdSubService',0
	.word	123317
	.byte	4,2,35,20,0,26
	.byte	'Dcm_DsdServiceType',0,23,173,2,3
	.word	123322
	.byte	9
	.word	123322
	.byte	8
	.word	123669
	.byte	12,23,176,2,9,8,13
	.byte	'DcmDsdSidTabId',0
	.word	157
	.byte	1,2,35,0,13
	.byte	'NumOfService',0
	.word	157
	.byte	1,2,35,1,13
	.byte	'DcmDsdService',0
	.word	123674
	.byte	4,2,35,4,0,26
	.byte	'Dcm_DsdServiceTableType',0,23,183,2,3
	.word	123679
	.byte	12,23,192,2,9,8,13
	.byte	'DcmDslBufferSize',0
	.word	292
	.byte	4,2,35,0,13
	.byte	'DataPtr',0
	.word	2172
	.byte	4,2,35,4,0,26
	.byte	'Dcm_DslBufferType',0,23,197,2,3
	.word	123788
	.byte	16,23,209,2,9,1,17
	.byte	'DCM_TYPE1',0,0,17
	.byte	'DCM_TYPE2',0,1,0,26
	.byte	'Dcm_DslProtocolTransType',0,23,213,2,3
	.word	123865
	.byte	12,23,217,2,9,6,13
	.byte	'DcmDslProtocolRxAddrType',0
	.word	122695
	.byte	1,2,35,0,13
	.byte	'DcmDslProtocolRxPduId',0
	.word	427
	.byte	2,2,35,2,13
	.byte	'DcmDslProtocolRxPduRef',0
	.word	157
	.byte	1,2,35,4,0,26
	.byte	'Dcm_DslProtocolRxType',0,23,225,2,3
	.word	123930
	.byte	12,23,228,2,9,4,13
	.byte	'DcmDslTxConfirmationPduId',0
	.word	427
	.byte	2,2,35,0,13
	.byte	'DcmDslProtocolTxPduRef',0
	.word	157
	.byte	1,2,35,2,0,26
	.byte	'Dcm_DslProtocolTxType',0,23,234,2,3
	.word	124065
	.byte	12,23,238,2,9,4,13
	.byte	'DcmDslPeriodicTxConfirmationPduId',0
	.word	427
	.byte	2,2,35,0,13
	.byte	'DcmDslPeriodicTxPduRef',0
	.word	157
	.byte	1,2,35,2,0,26
	.byte	'Dcm_DslPeriodicConnectionType',0,23,244,2,3
	.word	124170
	.byte	9
	.word	124170
	.byte	8
	.word	124291
	.byte	12,23,248,2,9,8,13
	.byte	'NumOfPeriodicConnection',0
	.word	427
	.byte	2,2,35,0,13
	.byte	'DcmDslPeriodicConnection',0
	.word	124296
	.byte	4,2,35,4,0,26
	.byte	'Dcm_DslPeriodicTransmissionType',0,23,252,2,3
	.word	124301
	.byte	9
	.word	123930
	.byte	8
	.word	124416
	.byte	9
	.word	124065
	.byte	8
	.word	124426
	.byte	12,23,255,2,9,16,13
	.byte	'DcmDslProtocolRxTesterSourceAddr',0
	.word	427
	.byte	2,2,35,0,13
	.byte	'DcmDslProtocolComMChannelRef',0
	.word	157
	.byte	1,2,35,2,13
	.byte	'NumOfRxPdu',0
	.word	427
	.byte	2,2,35,4,13
	.byte	'DcmDslProtocolRx',0
	.word	124421
	.byte	4,2,35,8,13
	.byte	'DcmDslProtocolTx',0
	.word	124431
	.byte	4,2,35,12,0,26
	.byte	'Dcm_DslMainConnectionType',0,23,140,3,3
	.word	124436
	.byte	9
	.word	124436
	.byte	8
	.word	124630
	.byte	9
	.word	124301
	.byte	8
	.word	124640
	.byte	12,23,143,3,9,8,13
	.byte	'DcmDslMainConnection',0
	.word	124635
	.byte	4,2,35,0,13
	.byte	'DcmDslPeriodicTransmission',0
	.word	124645
	.byte	4,2,35,4,0,26
	.byte	'Dcm_DslConnectionType',0,23,148,3,3
	.word	124650
	.byte	16,23,187,3,9,1,17
	.byte	'DCM_OPAQUE',0,0,17
	.byte	'DCM_BIG_ENDIAN',0,1,17
	.byte	'DCM_LITTLE_ENDIAN',0,2,0,26
	.byte	'Dcm_DataEndiannessType',0,23,192,3,3
	.word	124754
	.byte	16,23,194,3,9,1,17
	.byte	'DCM_BOOLEAN',0,0,17
	.byte	'DCM_SINT16',0,1,17
	.byte	'DCM_SINT16_N',0,2,17
	.byte	'DCM_SINT32',0,3,17
	.byte	'DCM_SINT32_N',0,4,17
	.byte	'DCM_SINT8',0,5,17
	.byte	'DCM_SINT8_N',0,6,17
	.byte	'DCM_UINT16',0,7,17
	.byte	'DCM_UINT16_N',0,8,17
	.byte	'DCM_UINT32',0,9,17
	.byte	'DCM_UINT32_N',0,10,17
	.byte	'DCM_UINT8',0,11,17
	.byte	'DCM_UINT8_DYN',0,12,17
	.byte	'DCM_UINT8_N',0,13,17
	.byte	'DCM_VARIABLE_LENGTH',0,14,0,26
	.byte	'Dcm_DataType',0,23,211,3,3
	.word	124843
	.byte	16,23,251,3,9,1,17
	.byte	'DCM_NO_BOOT',0,0,17
	.byte	'DCM_OEM_BOOT',0,1,17
	.byte	'DCM_OEM_BOOT_RESPAPP',0,2,17
	.byte	'DCM_SYS_BOOT',0,3,17
	.byte	'DCM_SYS_BOOT_RESPAPP',0,4,0,26
	.byte	'Dcm_DspSessionForBootType',0,23,130,4,3
	.word	125088
	.byte	12,23,133,4,9,8,13
	.byte	'DcmDspSessionBoot',0
	.word	125088
	.byte	1,2,35,0,13
	.byte	'DcmDspSessionLevel',0
	.word	157
	.byte	1,2,35,1,13
	.byte	'DcmDspSessionMask',0
	.word	427
	.byte	2,2,35,2,13
	.byte	'DcmDspSessionP2ServerMax',0
	.word	427
	.byte	2,2,35,4,13
	.byte	'DcmDspSessionP2StarServerMax',0
	.word	427
	.byte	2,2,35,6,0,26
	.byte	'Dcm_DspSessionRowType',0,23,144,4,3
	.word	125220
	.byte	16,23,165,5,9,1,17
	.byte	'DCM_USE_ASYNCH_CLIENT_SERVER',0,0,17
	.byte	'DCM_USE_ASYNCH_FNC',0,1,0,26
	.byte	'Dcm_DspSecurityUsePortType',0,23,169,5,3
	.word	125412
	.byte	9
	.word	157
	.byte	8
	.word	125507
	.byte	30
	.word	157
	.byte	1,1,29
	.word	125512
	.byte	29
	.word	157
	.byte	29
	.word	119142
	.byte	29
	.word	119142
	.byte	0,8
	.word	125517
	.byte	26
	.byte	'EcucFncGetSeedDefA',0,23,174,5,9
	.word	125545
	.byte	30
	.word	157
	.byte	1,1,29
	.word	157
	.byte	29
	.word	119142
	.byte	29
	.word	119142
	.byte	0,8
	.word	125578
	.byte	26
	.byte	'EcucFncGetSeedDefB',0,23,182,5,9
	.word	125601
	.byte	30
	.word	157
	.byte	1,1,29
	.word	119142
	.byte	29
	.word	157
	.byte	29
	.word	119142
	.byte	0,8
	.word	125634
	.byte	26
	.byte	'EcucFncCompareKeyDef',0,23,189,5,9
	.word	125657
	.byte	30
	.word	157
	.byte	1,1,29
	.word	157
	.byte	29
	.word	119142
	.byte	0,8
	.word	125692
	.byte	26
	.byte	'EcucFncGetAttemptCounterDef',0,23,197,5,9
	.word	125710
	.byte	26
	.byte	'EcucFncSetAttemptCounterDef',0,23,203,5,9
	.word	121154
	.byte	12,23,209,5,9,44,13
	.byte	'DcmDspSecurityADRSize',0
	.word	292
	.byte	4,2,35,0,13
	.byte	'DcmDspSecurityAttemptCounterEnabled',0
	.word	157
	.byte	1,2,35,4,13
	.byte	'DcmDspSecurityCompareKeyFnc',0
	.word	125662
	.byte	4,2,35,8,13
	.byte	'DcmDspSecurityDelayTime',0
	.word	292
	.byte	4,2,35,12,13
	.byte	'DcmDspSecurityDelayTimeOnBoot',0
	.word	292
	.byte	4,2,35,16,13
	.byte	'DcmDspSecurityGetAttemptCounterFnc',0
	.word	125715
	.byte	4,2,35,20,13
	.byte	'DcmDspSecurityGetSeedFncIndex',0
	.word	157
	.byte	1,2,35,24,13
	.byte	'DcmDspSecurityKeySize',0
	.word	292
	.byte	4,2,35,26,13
	.byte	'DcmDspSecurityLevel',0
	.word	157
	.byte	1,2,35,30,13
	.byte	'DcmDspSecurityNumAttDelay',0
	.word	157
	.byte	1,2,35,31,13
	.byte	'DcmDspSecuritySeedSize',0
	.word	292
	.byte	4,2,35,32,13
	.byte	'DcmDspSecuritySetAttemptCounterFnc',0
	.word	125752
	.byte	4,2,35,36,13
	.byte	'DcmDspSecurityUsePort',0
	.word	125412
	.byte	1,2,35,40,13
	.byte	'DcmDspSecurityMask',0
	.word	427
	.byte	2,2,35,42,0,26
	.byte	'Dcm_DspSecurityRowType',0,23,239,5,3
	.word	125789
	.byte	8
	.word	125634
	.byte	8
	.word	125692
	.byte	8
	.word	121136
	.byte	26
	.byte	'EcucSwitchFncCommunicationControl',0,23,152,6,9
	.word	121219
	.byte	12,23,157,6,9,8,13
	.byte	'DcmDspComControlAllChannelUsed',0
	.word	157
	.byte	1,2,35,0,13
	.byte	'DcmDspAllComMChannelRef',0
	.word	157
	.byte	1,2,35,1,13
	.byte	'SwitchCommunicationControlAllChannelFnc',0
	.word	126341
	.byte	4,2,35,4,0,26
	.byte	'Dcm_DspComControlAllChannelType',0,23,164,6,3
	.word	126384
	.byte	8
	.word	121206
	.byte	12,23,174,6,9,8,13
	.byte	'DcmDspComControlSpecificChannelUsed',0
	.word	157
	.byte	1,2,35,0,13
	.byte	'DcmDspSubnetNumber',0
	.word	157
	.byte	1,2,35,1,13
	.byte	'DcmDspComMChannelRef',0
	.word	157
	.byte	1,2,35,2,13
	.byte	'SwitchCommunicationControlSpecificChannelFnc',0
	.word	126341
	.byte	4,2,35,4,0,26
	.byte	'Dcm_DspComControlSpecificChannelType',0,23,183,6,3
	.word	126559
	.byte	12,23,186,6,9,8,13
	.byte	'DcmDspComControlSubNodeId',0
	.word	427
	.byte	2,2,35,0,13
	.byte	'DcmDspComControlSubNodeUsed',0
	.word	157
	.byte	1,2,35,2,13
	.byte	'DcmDspComControlSubNodeComMChannelRef',0
	.word	157
	.byte	1,2,35,3,13
	.byte	'SwitchCommunicationControlSubNodeFnc',0
	.word	126341
	.byte	4,2,35,4,0,26
	.byte	'Dcm_DspComControlSubNodeType',0,23,195,6,3
	.word	126769
	.byte	26
	.byte	'EcucFncRoutineRequestResultDefA',0,23,167,7,9
	.word	125601
	.byte	8
	.word	427
	.byte	30
	.word	157
	.byte	1,1,29
	.word	157
	.byte	29
	.word	119142
	.byte	29
	.word	127020
	.byte	29
	.word	119142
	.byte	0,8
	.word	127025
	.byte	26
	.byte	'EcucFncRoutineRequestResultDefB',0,23,174,7,9
	.word	127053
	.byte	30
	.word	157
	.byte	1,1,29
	.word	119142
	.byte	29
	.word	157
	.byte	29
	.word	119142
	.byte	29
	.word	119142
	.byte	0,8
	.word	127099
	.byte	26
	.byte	'EcucFncRoutineStartStopDefA',0,23,184,7,9
	.word	127127
	.byte	30
	.word	157
	.byte	1,1,29
	.word	119142
	.byte	29
	.word	157
	.byte	29
	.word	119142
	.byte	29
	.word	127020
	.byte	29
	.word	119142
	.byte	0,8
	.word	127169
	.byte	26
	.byte	'EcucFncRoutineStartStopDefB',0,23,193,7,9
	.word	127202
	.byte	30
	.word	157
	.byte	1,1,29
	.word	119142
	.byte	29
	.word	157
	.byte	29
	.word	119142
	.byte	29
	.word	427
	.byte	29
	.word	119142
	.byte	0,8
	.word	127244
	.byte	26
	.byte	'EcucFncRoutineStartStopDefC',0,23,203,7,9
	.word	127277
	.byte	26
	.byte	'EcucFncRoutineStartStopDefD',0,23,213,7,9
	.word	127202
	.byte	12,23,222,7,9,12,13
	.byte	'DcmDspRoutineSignalEndianness',0
	.word	124754
	.byte	1,2,35,0,13
	.byte	'DcmDspRoutineSignalLength',0
	.word	292
	.byte	4,2,35,2,13
	.byte	'DcmDspRoutineSignalPos',0
	.word	292
	.byte	4,2,35,6,13
	.byte	'DcmDspRoutineSignalType',0
	.word	124843
	.byte	1,2,35,10,0,26
	.byte	'Dcm_DspRoutineSignalType',0,23,240,7,3
	.word	127356
	.byte	12,23,243,7,9,6,13
	.byte	'DcmDspCommonAuthorizationSupportAddress',0
	.word	157
	.byte	1,2,35,0,13
	.byte	'DcmDspCommonAuthorizationSecurityLevelRef',0
	.word	427
	.byte	2,2,35,2,13
	.byte	'DcmDspCommonAuthorizationSessionRef',0
	.word	427
	.byte	2,2,35,4,0,26
	.byte	'Dcm_DspCommonAuthorizationType',0,23,254,7,3
	.word	127536
	.byte	9
	.word	127536
	.byte	8
	.word	127728
	.byte	12,23,129,8,9,20,13
	.byte	'DcmDspRequestRoutineResultsFncIndex',0
	.word	427
	.byte	2,2,35,0,13
	.byte	'DcmDspRequestRoutineResultsCommonAuthorizationRef',0
	.word	127733
	.byte	4,2,35,4,13
	.byte	'DcmDspRequestRoutineResultsOut',0
	.word	127356
	.byte	12,2,35,8,0,26
	.byte	'Dcm_DspRequestRoutineResultsType',0,23,141,8,3
	.word	127738
	.byte	12,23,144,8,9,32,13
	.byte	'DcmDspStopRoutineFncIndex',0
	.word	427
	.byte	2,2,35,0,13
	.byte	'DcmDspStopRoutineCommonAuthorizationRef',0
	.word	127733
	.byte	4,2,35,4,13
	.byte	'DcmDspStopRoutineIn',0
	.word	127356
	.byte	12,2,35,8,13
	.byte	'DcmDspStopRoutineOut',0
	.word	127356
	.byte	12,2,35,20,0,26
	.byte	'Dcm_DspStopRoutineType',0,23,157,8,3
	.word	127931
	.byte	12,23,160,8,9,32,13
	.byte	'DcmDspStartRoutineFncIndex',0
	.word	427
	.byte	2,2,35,0,13
	.byte	'DcmDspStartRoutineCommonAuthorizationRef',0
	.word	127733
	.byte	4,2,35,4,13
	.byte	'DcmDspStartRoutineIn',0
	.word	127356
	.byte	12,2,35,8,13
	.byte	'DcmDspStartRoutineOut',0
	.word	127356
	.byte	12,2,35,20,0,26
	.byte	'Dcm_DspStartRoutineType',0,23,173,8,3
	.word	128113
	.byte	9
	.word	128113
	.byte	8
	.word	128300
	.byte	9
	.word	127931
	.byte	8
	.word	128310
	.byte	9
	.word	127738
	.byte	8
	.word	128320
	.byte	12,23,175,8,9,16,13
	.byte	'DcmDspRoutineIdentifier',0
	.word	427
	.byte	2,2,35,0,13
	.byte	'DcmDspRoutineUsePort',0
	.word	157
	.byte	1,2,35,2,13
	.byte	'DcmDspRoutineUsed',0
	.word	157
	.byte	1,2,35,3,13
	.byte	'DcmDspStartRoutine',0
	.word	128305
	.byte	4,2,35,4,13
	.byte	'DcmDspStopRoutine',0
	.word	128315
	.byte	4,2,35,8,13
	.byte	'DcmDspRequestRoutineResults',0
	.word	128325
	.byte	4,2,35,12,0,26
	.byte	'Dcm_DspRoutineIdInfoType',0,23,188,8,3
	.word	128330
	.byte	16,23,238,8,9,1,17
	.byte	'DCM_CONTROLMASK_EXTERNAL',0,0,17
	.byte	'DCM_CONTROLMASK_INTERNAL',0,1,17
	.byte	'DCM_CONTROLMASK_NO',0,2,0,26
	.byte	'Dcm_DspDidControlMaskType',0,23,243,8,3
	.word	128553
	.byte	12,23,246,8,9,1,13
	.byte	'DcmDspDidControlMaskBitPosition',0
	.word	157
	.byte	1,2,35,0,0,26
	.byte	'Dcm_DspDidControlEnableMaskType',0,23,250,8,3
	.word	128670
	.byte	12,23,153,9,9,6,13
	.byte	'DcmDspDidReadSupportAddress',0
	.word	157
	.byte	1,2,35,0,13
	.byte	'DcmDspDidReadSecurityLevelRef',0
	.word	427
	.byte	2,2,35,2,13
	.byte	'DcmDspDidReadSessionRef',0
	.word	427
	.byte	2,2,35,4,0,26
	.byte	'Dcm_DspDidReadType',0,23,164,9,3
	.word	128759
	.byte	12,23,167,9,9,6,13
	.byte	'DcmDspDidWriteSupportAddress',0
	.word	157
	.byte	1,2,35,0,13
	.byte	'DcmDspDidWriteSecurityLevelRef',0
	.word	427
	.byte	2,2,35,2,13
	.byte	'DcmDspDidWriteSessionRef',0
	.word	427
	.byte	2,2,35,4,0,26
	.byte	'Dcm_DspDidWriteType',0,23,178,9,3
	.word	128903
	.byte	9
	.word	128759
	.byte	8
	.word	129051
	.byte	9
	.word	128903
	.byte	8
	.word	129061
	.byte	12,23,184,9,9,8,13
	.byte	'DcmDspDidRead',0
	.word	129056
	.byte	4,2,35,0,13
	.byte	'DcmDspDidWrite',0
	.word	129066
	.byte	4,2,35,4,0,26
	.byte	'Dcm_DspDidInfoType',0,23,203,9,3
	.word	129071
	.byte	26
	.byte	'EcucFncDataServicesConditionCheckReadDefA',0,23,216,9,9
	.word	125710
	.byte	26
	.byte	'EcucFncDataServicesConditionCheckReadDefB',0,23,222,9,9
	.word	119160
	.byte	26
	.byte	'EcucFncDataServicesReadDataDefA',0,23,240,9,9
	.word	125710
	.byte	26
	.byte	'EcucFncDataServicesReadDataDefB',0,23,246,9,9
	.word	125601
	.byte	26
	.byte	'EcucFncDataServicesReadDataDefC',0,23,253,9,9
	.word	119160
	.byte	30
	.word	157
	.byte	1,1,29
	.word	157
	.byte	29
	.word	127020
	.byte	0,8
	.word	129378
	.byte	26
	.byte	'EcucFncDataServicesReadDataLengthDefA',0,23,133,10,9
	.word	129396
	.byte	30
	.word	157
	.byte	1,1,29
	.word	127020
	.byte	0,8
	.word	129448
	.byte	26
	.byte	'EcucFncDataServicesReadDataLengthDefB',0,23,140,10,9
	.word	129461
	.byte	26
	.byte	'EcucFncDataServicesWriteDataDefA',0,23,148,10,9
	.word	125657
	.byte	30
	.word	157
	.byte	1,1,29
	.word	119142
	.byte	29
	.word	427
	.byte	29
	.word	157
	.byte	29
	.word	119142
	.byte	0,8
	.word	129555
	.byte	26
	.byte	'EcucFncDataServicesWriteDataDefB',0,23,157,10,9
	.word	129583
	.byte	30
	.word	157
	.byte	1,1,29
	.word	119142
	.byte	29
	.word	119142
	.byte	0,8
	.word	129630
	.byte	26
	.byte	'EcucFncDataServicesWriteDataDefC',0,23,166,10,9
	.word	129648
	.byte	30
	.word	157
	.byte	1,1,29
	.word	119142
	.byte	29
	.word	427
	.byte	29
	.word	119142
	.byte	0,8
	.word	129695
	.byte	26
	.byte	'EcucFncDataServicesWriteDataDefD',0,23,173,10,9
	.word	129718
	.byte	12,23,165,11,9,20,13
	.byte	'DcmDspDataEndianness',0
	.word	124754
	.byte	1,2,35,0,13
	.byte	'DcmDspDataConditionCheckReadFncIndex',0
	.word	427
	.byte	2,2,35,2,13
	.byte	'DcmDspDataConditionCheckReadFncUsed',0
	.word	157
	.byte	1,2,35,4,13
	.byte	'DcmDspDataReadDataLengthFncIndex',0
	.word	427
	.byte	2,2,35,6,13
	.byte	'DcmDspDataReadFncIndex',0
	.word	427
	.byte	2,2,35,8,13
	.byte	'DcmDspDataSize',0
	.word	427
	.byte	2,2,35,10,13
	.byte	'DcmDspDataType',0
	.word	124843
	.byte	1,2,35,12,13
	.byte	'DcmDspDataUsePort',0
	.word	122166
	.byte	1,2,35,13,13
	.byte	'DcmDspDataWriteFncIndex',0
	.word	427
	.byte	2,2,35,14,13
	.byte	'DcmDspDataBlockIdRef',0
	.word	427
	.byte	2,2,35,16,0,26
	.byte	'Dcm_DspDataTableType',0,23,220,11,3
	.word	129765
	.byte	12,23,139,12,9,4,13
	.byte	'DcmDspDidDataPos',0
	.word	427
	.byte	2,2,35,0,13
	.byte	'DcmDspDidDataRef',0
	.word	427
	.byte	2,2,35,2,0,26
	.byte	'Dcm_DspDidSignalType',0,23,145,12,3
	.word	130135
	.byte	9
	.word	130135
	.byte	8
	.word	130224
	.byte	12,23,149,12,9,20,13
	.byte	'DcmDspDidIdentifier',0
	.word	427
	.byte	2,2,35,0,13
	.byte	'DcmDspDidUsed',0
	.word	157
	.byte	1,2,35,2,13
	.byte	'DcmDspDidInfoRef',0
	.word	129071
	.byte	8,2,35,4,13
	.byte	'NumOfDidSignal',0
	.word	427
	.byte	2,2,35,12,13
	.byte	'DcmDspDidSignal',0
	.word	130229
	.byte	4,2,35,16,0,26
	.byte	'Dcm_DspDidTableType',0,23,168,12,3
	.word	130234
	.byte	2
	.byte	'unsigned int',0,4,7,22
	.byte	'_Ifx_CPU_A_Bits',0,24,70,16,4,23
	.byte	'ADDR',0,4
	.word	130397
	.byte	32,0,2,35,0,0,26
	.byte	'Ifx_CPU_A_Bits',0,24,73,3
	.word	130413
	.byte	22
	.byte	'_Ifx_CPU_BIV_Bits',0,24,76,16,4,23
	.byte	'VSS',0,4
	.word	130397
	.byte	1,31,2,35,0,23
	.byte	'BIV',0,4
	.word	130397
	.byte	31,0,2,35,0,0,26
	.byte	'Ifx_CPU_BIV_Bits',0,24,80,3
	.word	130474
	.byte	22
	.byte	'_Ifx_CPU_BLK_OMASK_Bits',0,24,83,16,4,23
	.byte	'reserved_0',0,4
	.word	130397
	.byte	5,27,2,35,0,23
	.byte	'OMASK',0,4
	.word	130397
	.byte	12,15,2,35,0,23
	.byte	'ONE',0,4
	.word	130397
	.byte	11,4,2,35,0,23
	.byte	'reserved_28',0,4
	.word	130397
	.byte	4,0,2,35,0,0,26
	.byte	'Ifx_CPU_BLK_OMASK_Bits',0,24,89,3
	.word	130553
	.byte	22
	.byte	'_Ifx_CPU_BLK_OTAR_Bits',0,24,92,16,4,23
	.byte	'reserved_0',0,4
	.word	130397
	.byte	5,27,2,35,0,23
	.byte	'TBASE',0,4
	.word	130397
	.byte	23,4,2,35,0,23
	.byte	'reserved_28',0,4
	.word	130397
	.byte	4,0,2,35,0,0,26
	.byte	'Ifx_CPU_BLK_OTAR_Bits',0,24,97,3
	.word	130691
	.byte	22
	.byte	'_Ifx_CPU_BLK_RABR_Bits',0,24,100,16,4,23
	.byte	'reserved_0',0,4
	.word	130397
	.byte	5,27,2,35,0,23
	.byte	'OBASE',0,4
	.word	130397
	.byte	17,10,2,35,0,23
	.byte	'reserved_22',0,4
	.word	130397
	.byte	2,8,2,35,0,23
	.byte	'OMEM',0,4
	.word	130397
	.byte	4,4,2,35,0,23
	.byte	'reserved_28',0,4
	.word	130397
	.byte	3,1,2,35,0,23
	.byte	'OVEN',0,4
	.word	130397
	.byte	1,0,2,35,0,0,26
	.byte	'Ifx_CPU_BLK_RABR_Bits',0,24,108,3
	.word	130812
	.byte	22
	.byte	'_Ifx_CPU_BTV_Bits',0,24,111,16,4,23
	.byte	'reserved_0',0,4
	.word	130397
	.byte	1,31,2,35,0,23
	.byte	'BTV',0,4
	.word	130397
	.byte	31,0,2,35,0,0,26
	.byte	'Ifx_CPU_BTV_Bits',0,24,115,3
	.word	130988
	.byte	22
	.byte	'_Ifx_CPU_CCNT_Bits',0,24,118,16,4,23
	.byte	'COUNTVALUE',0,4
	.word	130397
	.byte	31,1,2,35,0,23
	.byte	'SOVF',0,4
	.word	130397
	.byte	1,0,2,35,0,0,26
	.byte	'Ifx_CPU_CCNT_Bits',0,24,122,3
	.word	131074
	.byte	22
	.byte	'_Ifx_CPU_CCTRL_Bits',0,24,125,16,4,23
	.byte	'CM',0,4
	.word	130397
	.byte	1,31,2,35,0,23
	.byte	'CE',0,4
	.word	130397
	.byte	1,30,2,35,0,23
	.byte	'M1',0,4
	.word	130397
	.byte	3,27,2,35,0,23
	.byte	'M2',0,4
	.word	130397
	.byte	3,24,2,35,0,23
	.byte	'M3',0,4
	.word	130397
	.byte	3,21,2,35,0,23
	.byte	'reserved_11',0,4
	.word	130397
	.byte	21,0,2,35,0,0,26
	.byte	'Ifx_CPU_CCTRL_Bits',0,24,133,1,3
	.word	131163
	.byte	22
	.byte	'_Ifx_CPU_COMPAT_Bits',0,24,136,1,16,4,23
	.byte	'reserved_0',0,4
	.word	130397
	.byte	3,29,2,35,0,23
	.byte	'RM',0,4
	.word	130397
	.byte	1,28,2,35,0,23
	.byte	'SP',0,4
	.word	130397
	.byte	1,27,2,35,0,23
	.byte	'reserved_5',0,4
	.word	130397
	.byte	27,0,2,35,0,0,26
	.byte	'Ifx_CPU_COMPAT_Bits',0,24,142,1,3
	.word	131310
	.byte	22
	.byte	'_Ifx_CPU_CORE_ID_Bits',0,24,145,1,16,4,23
	.byte	'CORE_ID',0,4
	.word	130397
	.byte	3,29,2,35,0,23
	.byte	'reserved_3',0,4
	.word	130397
	.byte	29,0,2,35,0,0,26
	.byte	'Ifx_CPU_CORE_ID_Bits',0,24,149,1,3
	.word	131439
	.byte	22
	.byte	'_Ifx_CPU_CPR_L_Bits',0,24,152,1,16,4,23
	.byte	'reserved_0',0,4
	.word	130397
	.byte	5,27,2,35,0,23
	.byte	'LOWBND',0,4
	.word	130397
	.byte	27,0,2,35,0,0,26
	.byte	'Ifx_CPU_CPR_L_Bits',0,24,156,1,3
	.word	131539
	.byte	22
	.byte	'_Ifx_CPU_CPR_U_Bits',0,24,159,1,16,4,23
	.byte	'reserved_0',0,4
	.word	130397
	.byte	5,27,2,35,0,23
	.byte	'UPPBND',0,4
	.word	130397
	.byte	27,0,2,35,0,0,26
	.byte	'Ifx_CPU_CPR_U_Bits',0,24,163,1,3
	.word	131634
	.byte	22
	.byte	'_Ifx_CPU_CPU_ID_Bits',0,24,166,1,16,4,23
	.byte	'MOD_REV',0,4
	.word	130397
	.byte	8,24,2,35,0,23
	.byte	'MOD_32B',0,4
	.word	130397
	.byte	8,16,2,35,0,23
	.byte	'MOD',0,4
	.word	130397
	.byte	16,0,2,35,0,0,26
	.byte	'Ifx_CPU_CPU_ID_Bits',0,24,171,1,3
	.word	131729
	.byte	22
	.byte	'_Ifx_CPU_CPXE_Bits',0,24,174,1,16,4,23
	.byte	'XE_N',0,4
	.word	130397
	.byte	10,22,2,35,0,23
	.byte	'reserved_10',0,4
	.word	130397
	.byte	22,0,2,35,0,0,26
	.byte	'Ifx_CPU_CPXE_Bits',0,24,178,1,3
	.word	131839
	.byte	22
	.byte	'_Ifx_CPU_CREVT_Bits',0,24,181,1,16,4,23
	.byte	'EVTA',0,4
	.word	130397
	.byte	3,29,2,35,0,23
	.byte	'BBM',0,4
	.word	130397
	.byte	1,28,2,35,0,23
	.byte	'BOD',0,4
	.word	130397
	.byte	1,27,2,35,0,23
	.byte	'SUSP',0,4
	.word	130397
	.byte	1,26,2,35,0,23
	.byte	'CNT',0,4
	.word	130397
	.byte	2,24,2,35,0,23
	.byte	'reserved_8',0,4
	.word	130397
	.byte	24,0,2,35,0,0,26
	.byte	'Ifx_CPU_CREVT_Bits',0,24,189,1,3
	.word	131931
	.byte	22
	.byte	'_Ifx_CPU_CUS_ID_Bits',0,24,192,1,16,4,23
	.byte	'CID',0,4
	.word	130397
	.byte	3,29,2,35,0,23
	.byte	'reserved_3',0,4
	.word	130397
	.byte	29,0,2,35,0,0,26
	.byte	'Ifx_CPU_CUS_ID_Bits',0,24,196,1,3
	.word	132085
	.byte	22
	.byte	'_Ifx_CPU_D_Bits',0,24,199,1,16,4,23
	.byte	'DATA',0,4
	.word	130397
	.byte	32,0,2,35,0,0,26
	.byte	'Ifx_CPU_D_Bits',0,24,202,1,3
	.word	132179
	.byte	22
	.byte	'_Ifx_CPU_DATR_Bits',0,24,205,1,16,4,23
	.byte	'reserved_0',0,4
	.word	130397
	.byte	3,29,2,35,0,23
	.byte	'SBE',0,4
	.word	130397
	.byte	1,28,2,35,0,23
	.byte	'reserved_4',0,4
	.word	130397
	.byte	5,23,2,35,0,23
	.byte	'CWE',0,4
	.word	130397
	.byte	1,22,2,35,0,23
	.byte	'CFE',0,4
	.word	130397
	.byte	1,21,2,35,0,23
	.byte	'reserved_11',0,4
	.word	130397
	.byte	3,18,2,35,0,23
	.byte	'SOE',0,4
	.word	130397
	.byte	1,17,2,35,0,23
	.byte	'reserved_15',0,4
	.word	130397
	.byte	1,16,2,35,0,23
	.byte	'reserved_16',0,4
	.word	130397
	.byte	16,0,2,35,0,0,26
	.byte	'Ifx_CPU_DATR_Bits',0,24,216,1,3
	.word	132242
	.byte	22
	.byte	'_Ifx_CPU_DBGSR_Bits',0,24,219,1,16,4,23
	.byte	'DE',0,4
	.word	130397
	.byte	1,31,2,35,0,23
	.byte	'HALT',0,4
	.word	130397
	.byte	2,29,2,35,0,23
	.byte	'SIH',0,4
	.word	130397
	.byte	1,28,2,35,0,23
	.byte	'SUSP',0,4
	.word	130397
	.byte	1,27,2,35,0,23
	.byte	'reserved_5',0,4
	.word	130397
	.byte	1,26,2,35,0,23
	.byte	'PREVSUSP',0,4
	.word	130397
	.byte	1,25,2,35,0,23
	.byte	'PEVT',0,4
	.word	130397
	.byte	1,24,2,35,0,23
	.byte	'EVTSRC',0,4
	.word	130397
	.byte	5,19,2,35,0,23
	.byte	'reserved_13',0,4
	.word	130397
	.byte	19,0,2,35,0,0,26
	.byte	'Ifx_CPU_DBGSR_Bits',0,24,230,1,3
	.word	132468
	.byte	22
	.byte	'_Ifx_CPU_DBGTCR_Bits',0,24,233,1,16,4,23
	.byte	'DTA',0,4
	.word	130397
	.byte	1,31,2,35,0,23
	.byte	'reserved_1',0,4
	.word	130397
	.byte	31,0,2,35,0,0,26
	.byte	'Ifx_CPU_DBGTCR_Bits',0,24,237,1,3
	.word	132683
	.byte	22
	.byte	'_Ifx_CPU_DCON0_Bits',0,24,240,1,16,4,23
	.byte	'reserved_0',0,4
	.word	130397
	.byte	1,31,2,35,0,23
	.byte	'DCBYP',0,4
	.word	130397
	.byte	1,30,2,35,0,23
	.byte	'reserved_2',0,4
	.word	130397
	.byte	30,0,2,35,0,0,26
	.byte	'Ifx_CPU_DCON0_Bits',0,24,245,1,3
	.word	132777
	.byte	22
	.byte	'_Ifx_CPU_DCON2_Bits',0,24,248,1,16,4,23
	.byte	'DCACHE_SZE',0,4
	.word	130397
	.byte	16,16,2,35,0,23
	.byte	'DSCRATCH_SZE',0,4
	.word	130397
	.byte	16,0,2,35,0,0,26
	.byte	'Ifx_CPU_DCON2_Bits',0,24,252,1,3
	.word	132893
	.byte	22
	.byte	'_Ifx_CPU_DCX_Bits',0,24,255,1,16,4,23
	.byte	'reserved_0',0,4
	.word	130397
	.byte	6,26,2,35,0,23
	.byte	'DCXVALUE',0,4
	.word	130397
	.byte	26,0,2,35,0,0,26
	.byte	'Ifx_CPU_DCX_Bits',0,24,131,2,3
	.word	132994
	.byte	22
	.byte	'_Ifx_CPU_DEADD_Bits',0,24,134,2,16,4,23
	.byte	'ERROR_ADDRESS',0,4
	.word	130397
	.byte	32,0,2,35,0,0,26
	.byte	'Ifx_CPU_DEADD_Bits',0,24,137,2,3
	.word	133087
	.byte	22
	.byte	'_Ifx_CPU_DIEAR_Bits',0,24,140,2,16,4,23
	.byte	'TA',0,4
	.word	130397
	.byte	32,0,2,35,0,0,26
	.byte	'Ifx_CPU_DIEAR_Bits',0,24,143,2,3
	.word	133167
	.byte	22
	.byte	'_Ifx_CPU_DIETR_Bits',0,24,146,2,16,4,23
	.byte	'IED',0,4
	.word	130397
	.byte	1,31,2,35,0,23
	.byte	'IE_T',0,4
	.word	130397
	.byte	1,30,2,35,0,23
	.byte	'IE_C',0,4
	.word	130397
	.byte	1,29,2,35,0,23
	.byte	'IE_S',0,4
	.word	130397
	.byte	1,28,2,35,0,23
	.byte	'IE_BI',0,4
	.word	130397
	.byte	1,27,2,35,0,23
	.byte	'E_INFO',0,4
	.word	130397
	.byte	6,21,2,35,0,23
	.byte	'IE_UNC',0,4
	.word	130397
	.byte	1,20,2,35,0,23
	.byte	'IE_SP',0,4
	.word	130397
	.byte	1,19,2,35,0,23
	.byte	'IE_BS',0,4
	.word	130397
	.byte	1,18,2,35,0,23
	.byte	'IE_DLMU',0,4
	.word	130397
	.byte	1,17,2,35,0,23
	.byte	'IE_LPB',0,4
	.word	130397
	.byte	1,16,2,35,0,23
	.byte	'IE_MTMV',0,4
	.word	130397
	.byte	1,15,2,35,0,23
	.byte	'reserved_17',0,4
	.word	130397
	.byte	15,0,2,35,0,0,26
	.byte	'Ifx_CPU_DIETR_Bits',0,24,161,2,3
	.word	133236
	.byte	22
	.byte	'_Ifx_CPU_DLMU_SPROT_RGNACCENA_R_Bits',0,24,164,2,16,4,23
	.byte	'EN0',0,4
	.word	130397
	.byte	1,31,2,35,0,23
	.byte	'EN1',0,4
	.word	130397
	.byte	1,30,2,35,0,23
	.byte	'EN2',0,4
	.word	130397
	.byte	1,29,2,35,0,23
	.byte	'EN3',0,4
	.word	130397
	.byte	1,28,2,35,0,23
	.byte	'EN4',0,4
	.word	130397
	.byte	1,27,2,35,0,23
	.byte	'EN5',0,4
	.word	130397
	.byte	1,26,2,35,0,23
	.byte	'EN6',0,4
	.word	130397
	.byte	1,25,2,35,0,23
	.byte	'EN7',0,4
	.word	130397
	.byte	1,24,2,35,0,23
	.byte	'EN8',0,4
	.word	130397
	.byte	1,23,2,35,0,23
	.byte	'EN9',0,4
	.word	130397
	.byte	1,22,2,35,0,23
	.byte	'EN10',0,4
	.word	130397
	.byte	1,21,2,35,0,23
	.byte	'EN11',0,4
	.word	130397
	.byte	1,20,2,35,0,23
	.byte	'EN12',0,4
	.word	130397
	.byte	1,19,2,35,0,23
	.byte	'EN13',0,4
	.word	130397
	.byte	1,18,2,35,0,23
	.byte	'EN14',0,4
	.word	130397
	.byte	1,17,2,35,0,23
	.byte	'EN15',0,4
	.word	130397
	.byte	1,16,2,35,0,23
	.byte	'EN16',0,4
	.word	130397
	.byte	1,15,2,35,0,23
	.byte	'EN17',0,4
	.word	130397
	.byte	1,14,2,35,0,23
	.byte	'EN18',0,4
	.word	130397
	.byte	1,13,2,35,0,23
	.byte	'EN19',0,4
	.word	130397
	.byte	1,12,2,35,0,23
	.byte	'EN20',0,4
	.word	130397
	.byte	1,11,2,35,0,23
	.byte	'EN21',0,4
	.word	130397
	.byte	1,10,2,35,0,23
	.byte	'EN22',0,4
	.word	130397
	.byte	1,9,2,35,0,23
	.byte	'EN23',0,4
	.word	130397
	.byte	1,8,2,35,0,23
	.byte	'EN24',0,4
	.word	130397
	.byte	1,7,2,35,0,23
	.byte	'EN25',0,4
	.word	130397
	.byte	1,6,2,35,0,23
	.byte	'EN26',0,4
	.word	130397
	.byte	1,5,2,35,0,23
	.byte	'EN27',0,4
	.word	130397
	.byte	1,4,2,35,0,23
	.byte	'EN28',0,4
	.word	130397
	.byte	1,3,2,35,0,23
	.byte	'EN29',0,4
	.word	130397
	.byte	1,2,2,35,0,23
	.byte	'EN30',0,4
	.word	130397
	.byte	1,1,2,35,0,23
	.byte	'EN31',0,4
	.word	130397
	.byte	1,0,2,35,0,0,26
	.byte	'Ifx_CPU_DLMU_SPROT_RGNACCENA_R_Bits',0,24,198,2,3
	.word	133520
	.byte	22
	.byte	'_Ifx_CPU_DLMU_SPROT_RGNACCENA_W_Bits',0,24,201,2,16,4,23
	.byte	'EN0',0,4
	.word	130397
	.byte	1,31,2,35,0,23
	.byte	'EN1',0,4
	.word	130397
	.byte	1,30,2,35,0,23
	.byte	'EN2',0,4
	.word	130397
	.byte	1,29,2,35,0,23
	.byte	'EN3',0,4
	.word	130397
	.byte	1,28,2,35,0,23
	.byte	'EN4',0,4
	.word	130397
	.byte	1,27,2,35,0,23
	.byte	'EN5',0,4
	.word	130397
	.byte	1,26,2,35,0,23
	.byte	'EN6',0,4
	.word	130397
	.byte	1,25,2,35,0,23
	.byte	'EN7',0,4
	.word	130397
	.byte	1,24,2,35,0,23
	.byte	'EN8',0,4
	.word	130397
	.byte	1,23,2,35,0,23
	.byte	'EN9',0,4
	.word	130397
	.byte	1,22,2,35,0,23
	.byte	'EN10',0,4
	.word	130397
	.byte	1,21,2,35,0,23
	.byte	'EN11',0,4
	.word	130397
	.byte	1,20,2,35,0,23
	.byte	'EN12',0,4
	.word	130397
	.byte	1,19,2,35,0,23
	.byte	'EN13',0,4
	.word	130397
	.byte	1,18,2,35,0,23
	.byte	'EN14',0,4
	.word	130397
	.byte	1,17,2,35,0,23
	.byte	'EN15',0,4
	.word	130397
	.byte	1,16,2,35,0,23
	.byte	'EN16',0,4
	.word	130397
	.byte	1,15,2,35,0,23
	.byte	'EN17',0,4
	.word	130397
	.byte	1,14,2,35,0,23
	.byte	'EN18',0,4
	.word	130397
	.byte	1,13,2,35,0,23
	.byte	'EN19',0,4
	.word	130397
	.byte	1,12,2,35,0,23
	.byte	'EN20',0,4
	.word	130397
	.byte	1,11,2,35,0,23
	.byte	'EN21',0,4
	.word	130397
	.byte	1,10,2,35,0,23
	.byte	'EN22',0,4
	.word	130397
	.byte	1,9,2,35,0,23
	.byte	'EN23',0,4
	.word	130397
	.byte	1,8,2,35,0,23
	.byte	'EN24',0,4
	.word	130397
	.byte	1,7,2,35,0,23
	.byte	'EN25',0,4
	.word	130397
	.byte	1,6,2,35,0,23
	.byte	'EN26',0,4
	.word	130397
	.byte	1,5,2,35,0,23
	.byte	'EN27',0,4
	.word	130397
	.byte	1,4,2,35,0,23
	.byte	'EN28',0,4
	.word	130397
	.byte	1,3,2,35,0,23
	.byte	'EN29',0,4
	.word	130397
	.byte	1,2,2,35,0,23
	.byte	'EN30',0,4
	.word	130397
	.byte	1,1,2,35,0,23
	.byte	'EN31',0,4
	.word	130397
	.byte	1,0,2,35,0,0,26
	.byte	'Ifx_CPU_DLMU_SPROT_RGNACCENA_W_Bits',0,24,235,2,3
	.word	134111
	.byte	22
	.byte	'_Ifx_CPU_DLMU_SPROT_RGNACCENB_R_Bits',0,24,238,2,16,4,23
	.byte	'EN32',0,4
	.word	130397
	.byte	1,31,2,35,0,23
	.byte	'EN33',0,4
	.word	130397
	.byte	1,30,2,35,0,23
	.byte	'EN34',0,4
	.word	130397
	.byte	1,29,2,35,0,23
	.byte	'EN35',0,4
	.word	130397
	.byte	1,28,2,35,0,23
	.byte	'EN36',0,4
	.word	130397
	.byte	1,27,2,35,0,23
	.byte	'EN37',0,4
	.word	130397
	.byte	1,26,2,35,0,23
	.byte	'EN38',0,4
	.word	130397
	.byte	1,25,2,35,0,23
	.byte	'EN39',0,4
	.word	130397
	.byte	1,24,2,35,0,23
	.byte	'EN40',0,4
	.word	130397
	.byte	1,23,2,35,0,23
	.byte	'EN41',0,4
	.word	130397
	.byte	1,22,2,35,0,23
	.byte	'EN42',0,4
	.word	130397
	.byte	1,21,2,35,0,23
	.byte	'EN43',0,4
	.word	130397
	.byte	1,20,2,35,0,23
	.byte	'EN44',0,4
	.word	130397
	.byte	1,19,2,35,0,23
	.byte	'EN45',0,4
	.word	130397
	.byte	1,18,2,35,0,23
	.byte	'EN46',0,4
	.word	130397
	.byte	1,17,2,35,0,23
	.byte	'EN47',0,4
	.word	130397
	.byte	1,16,2,35,0,23
	.byte	'EN48',0,4
	.word	130397
	.byte	1,15,2,35,0,23
	.byte	'EN49',0,4
	.word	130397
	.byte	1,14,2,35,0,23
	.byte	'EN50',0,4
	.word	130397
	.byte	1,13,2,35,0,23
	.byte	'EN51',0,4
	.word	130397
	.byte	1,12,2,35,0,23
	.byte	'EN52',0,4
	.word	130397
	.byte	1,11,2,35,0,23
	.byte	'EN53',0,4
	.word	130397
	.byte	1,10,2,35,0,23
	.byte	'EN54',0,4
	.word	130397
	.byte	1,9,2,35,0,23
	.byte	'EN55',0,4
	.word	130397
	.byte	1,8,2,35,0,23
	.byte	'EN56',0,4
	.word	130397
	.byte	1,7,2,35,0,23
	.byte	'EN57',0,4
	.word	130397
	.byte	1,6,2,35,0,23
	.byte	'EN58',0,4
	.word	130397
	.byte	1,5,2,35,0,23
	.byte	'EN59',0,4
	.word	130397
	.byte	1,4,2,35,0,23
	.byte	'EN60',0,4
	.word	130397
	.byte	1,3,2,35,0,23
	.byte	'EN61',0,4
	.word	130397
	.byte	1,2,2,35,0,23
	.byte	'EN62',0,4
	.word	130397
	.byte	1,1,2,35,0,23
	.byte	'EN63',0,4
	.word	130397
	.byte	1,0,2,35,0,0,26
	.byte	'Ifx_CPU_DLMU_SPROT_RGNACCENB_R_Bits',0,24,144,3,3
	.word	134702
	.byte	22
	.byte	'_Ifx_CPU_DLMU_SPROT_RGNACCENB_W_Bits',0,24,147,3,16,4,23
	.byte	'EN32',0,4
	.word	130397
	.byte	1,31,2,35,0,23
	.byte	'EN33',0,4
	.word	130397
	.byte	1,30,2,35,0,23
	.byte	'EN34',0,4
	.word	130397
	.byte	1,29,2,35,0,23
	.byte	'EN35',0,4
	.word	130397
	.byte	1,28,2,35,0,23
	.byte	'EN36',0,4
	.word	130397
	.byte	1,27,2,35,0,23
	.byte	'EN37',0,4
	.word	130397
	.byte	1,26,2,35,0,23
	.byte	'EN38',0,4
	.word	130397
	.byte	1,25,2,35,0,23
	.byte	'EN39',0,4
	.word	130397
	.byte	1,24,2,35,0,23
	.byte	'EN40',0,4
	.word	130397
	.byte	1,23,2,35,0,23
	.byte	'EN41',0,4
	.word	130397
	.byte	1,22,2,35,0,23
	.byte	'EN42',0,4
	.word	130397
	.byte	1,21,2,35,0,23
	.byte	'EN43',0,4
	.word	130397
	.byte	1,20,2,35,0,23
	.byte	'EN44',0,4
	.word	130397
	.byte	1,19,2,35,0,23
	.byte	'EN45',0,4
	.word	130397
	.byte	1,18,2,35,0,23
	.byte	'EN46',0,4
	.word	130397
	.byte	1,17,2,35,0,23
	.byte	'EN47',0,4
	.word	130397
	.byte	1,16,2,35,0,23
	.byte	'EN48',0,4
	.word	130397
	.byte	1,15,2,35,0,23
	.byte	'EN49',0,4
	.word	130397
	.byte	1,14,2,35,0,23
	.byte	'EN50',0,4
	.word	130397
	.byte	1,13,2,35,0,23
	.byte	'EN51',0,4
	.word	130397
	.byte	1,12,2,35,0,23
	.byte	'EN52',0,4
	.word	130397
	.byte	1,11,2,35,0,23
	.byte	'EN53',0,4
	.word	130397
	.byte	1,10,2,35,0,23
	.byte	'EN54',0,4
	.word	130397
	.byte	1,9,2,35,0,23
	.byte	'EN55',0,4
	.word	130397
	.byte	1,8,2,35,0,23
	.byte	'EN56',0,4
	.word	130397
	.byte	1,7,2,35,0,23
	.byte	'EN57',0,4
	.word	130397
	.byte	1,6,2,35,0,23
	.byte	'EN58',0,4
	.word	130397
	.byte	1,5,2,35,0,23
	.byte	'EN59',0,4
	.word	130397
	.byte	1,4,2,35,0,23
	.byte	'EN60',0,4
	.word	130397
	.byte	1,3,2,35,0,23
	.byte	'EN61',0,4
	.word	130397
	.byte	1,2,2,35,0,23
	.byte	'EN62',0,4
	.word	130397
	.byte	1,1,2,35,0,23
	.byte	'EN63',0,4
	.word	130397
	.byte	1,0,2,35,0,0,26
	.byte	'Ifx_CPU_DLMU_SPROT_RGNACCENB_W_Bits',0,24,181,3,3
	.word	135303
	.byte	22
	.byte	'_Ifx_CPU_DLMU_SPROT_RGNLA_Bits',0,24,184,3,16,4,23
	.byte	'reserved_0',0,4
	.word	130397
	.byte	5,27,2,35,0,23
	.byte	'ADDR',0,4
	.word	130397
	.byte	27,0,2,35,0,0,26
	.byte	'Ifx_CPU_DLMU_SPROT_RGNLA_Bits',0,24,188,3,3
	.word	135904
	.byte	22
	.byte	'_Ifx_CPU_DLMU_SPROT_RGNUA_Bits',0,24,191,3,16,4,23
	.byte	'reserved_0',0,4
	.word	130397
	.byte	5,27,2,35,0,23
	.byte	'ADDR',0,4
	.word	130397
	.byte	27,0,2,35,0,0,26
	.byte	'Ifx_CPU_DLMU_SPROT_RGNUA_Bits',0,24,195,3,3
	.word	136019
	.byte	22
	.byte	'_Ifx_CPU_DMS_Bits',0,24,198,3,16,4,23
	.byte	'reserved_0',0,4
	.word	130397
	.byte	1,31,2,35,0,23
	.byte	'DMSVALUE',0,4
	.word	130397
	.byte	31,0,2,35,0,0,26
	.byte	'Ifx_CPU_DMS_Bits',0,24,202,3,3
	.word	136134
	.byte	22
	.byte	'_Ifx_CPU_DPRE_Bits',0,24,205,3,16,4,23
	.byte	'RE_N',0,4
	.word	130397
	.byte	18,14,2,35,0,23
	.byte	'reserved_18',0,4
	.word	130397
	.byte	14,0,2,35,0,0,26
	.byte	'Ifx_CPU_DPRE_Bits',0,24,209,3,3
	.word	136227
	.byte	22
	.byte	'_Ifx_CPU_DPR_L_Bits',0,24,212,3,16,4,23
	.byte	'reserved_0',0,4
	.word	130397
	.byte	3,29,2,35,0,23
	.byte	'LOWBND',0,4
	.word	130397
	.byte	29,0,2,35,0,0,26
	.byte	'Ifx_CPU_DPR_L_Bits',0,24,216,3,3
	.word	136319
	.byte	22
	.byte	'_Ifx_CPU_DPR_U_Bits',0,24,219,3,16,4,23
	.byte	'reserved_0',0,4
	.word	130397
	.byte	3,29,2,35,0,23
	.byte	'UPPBND',0,4
	.word	130397
	.byte	29,0,2,35,0,0,26
	.byte	'Ifx_CPU_DPR_U_Bits',0,24,223,3,3
	.word	136414
	.byte	22
	.byte	'_Ifx_CPU_DPWE_Bits',0,24,226,3,16,4,23
	.byte	'WE_N',0,4
	.word	130397
	.byte	18,14,2,35,0,23
	.byte	'reserved_18',0,4
	.word	130397
	.byte	14,0,2,35,0,0,26
	.byte	'Ifx_CPU_DPWE_Bits',0,24,230,3,3
	.word	136509
	.byte	22
	.byte	'_Ifx_CPU_DSTR_Bits',0,24,233,3,16,4,23
	.byte	'SRE',0,4
	.word	130397
	.byte	1,31,2,35,0,23
	.byte	'GAE',0,4
	.word	130397
	.byte	1,30,2,35,0,23
	.byte	'LBE',0,4
	.word	130397
	.byte	1,29,2,35,0,23
	.byte	'DRE',0,4
	.word	130397
	.byte	1,28,2,35,0,23
	.byte	'reserved_4',0,4
	.word	130397
	.byte	2,26,2,35,0,23
	.byte	'CRE',0,4
	.word	130397
	.byte	1,25,2,35,0,23
	.byte	'reserved_7',0,4
	.word	130397
	.byte	7,18,2,35,0,23
	.byte	'DTME',0,4
	.word	130397
	.byte	1,17,2,35,0,23
	.byte	'LOE',0,4
	.word	130397
	.byte	1,16,2,35,0,23
	.byte	'SDE',0,4
	.word	130397
	.byte	1,15,2,35,0,23
	.byte	'SCE',0,4
	.word	130397
	.byte	1,14,2,35,0,23
	.byte	'CAC',0,4
	.word	130397
	.byte	1,13,2,35,0,23
	.byte	'MPE',0,4
	.word	130397
	.byte	1,12,2,35,0,23
	.byte	'CLE',0,4
	.word	130397
	.byte	1,11,2,35,0,23
	.byte	'reserved_21',0,4
	.word	130397
	.byte	3,8,2,35,0,23
	.byte	'ALN',0,4
	.word	130397
	.byte	1,7,2,35,0,23
	.byte	'reserved_25',0,4
	.word	130397
	.byte	7,0,2,35,0,0,26
	.byte	'Ifx_CPU_DSTR_Bits',0,24,252,3,3
	.word	136601
	.byte	22
	.byte	'_Ifx_CPU_EXEVT_Bits',0,24,255,3,16,4,23
	.byte	'EVTA',0,4
	.word	130397
	.byte	3,29,2,35,0,23
	.byte	'BBM',0,4
	.word	130397
	.byte	1,28,2,35,0,23
	.byte	'BOD',0,4
	.word	130397
	.byte	1,27,2,35,0,23
	.byte	'SUSP',0,4
	.word	130397
	.byte	1,26,2,35,0,23
	.byte	'CNT',0,4
	.word	130397
	.byte	2,24,2,35,0,23
	.byte	'reserved_8',0,4
	.word	130397
	.byte	24,0,2,35,0,0,26
	.byte	'Ifx_CPU_EXEVT_Bits',0,24,135,4,3
	.word	136940
	.byte	22
	.byte	'_Ifx_CPU_FCX_Bits',0,24,138,4,16,4,23
	.byte	'FCXO',0,4
	.word	130397
	.byte	16,16,2,35,0,23
	.byte	'FCXS',0,4
	.word	130397
	.byte	4,12,2,35,0,23
	.byte	'reserved_20',0,4
	.word	130397
	.byte	12,0,2,35,0,0,26
	.byte	'Ifx_CPU_FCX_Bits',0,24,143,4,3
	.word	137094
	.byte	22
	.byte	'_Ifx_CPU_FLASHCON0_Bits',0,24,146,4,16,4,23
	.byte	'TAG1',0,4
	.word	130397
	.byte	6,26,2,35,0,23
	.byte	'reserved_6',0,4
	.word	130397
	.byte	2,24,2,35,0,23
	.byte	'TAG2',0,4
	.word	130397
	.byte	6,18,2,35,0,23
	.byte	'reserved_14',0,4
	.word	130397
	.byte	2,16,2,35,0,23
	.byte	'TAG3',0,4
	.word	130397
	.byte	6,10,2,35,0,23
	.byte	'reserved_22',0,4
	.word	130397
	.byte	2,8,2,35,0,23
	.byte	'TAG4',0,4
	.word	130397
	.byte	6,2,2,35,0,23
	.byte	'reserved_30',0,4
	.word	130397
	.byte	2,0,2,35,0,0,26
	.byte	'Ifx_CPU_FLASHCON0_Bits',0,24,156,4,3
	.word	137200
	.byte	22
	.byte	'_Ifx_CPU_FLASHCON1_Bits',0,24,159,4,16,4,23
	.byte	'STALL',0,4
	.word	130397
	.byte	1,31,2,35,0,23
	.byte	'reserved_1',0,4
	.word	130397
	.byte	15,16,2,35,0,23
	.byte	'MASKUECC',0,4
	.word	130397
	.byte	2,14,2,35,0,23
	.byte	'reserved_18',0,4
	.word	130397
	.byte	6,8,2,35,0,23
	.byte	'reserved_24',0,4
	.word	130397
	.byte	2,6,2,35,0,23
	.byte	'reserved_26',0,4
	.word	130397
	.byte	6,0,2,35,0,0,26
	.byte	'Ifx_CPU_FLASHCON1_Bits',0,24,167,4,3
	.word	137418
	.byte	22
	.byte	'_Ifx_CPU_FLASHCON2_Bits',0,24,170,4,16,4,23
	.byte	'RECDIS',0,4
	.word	130397
	.byte	2,30,2,35,0,23
	.byte	'ECCCORDIS',0,4
	.word	130397
	.byte	2,28,2,35,0,23
	.byte	'reserved_4',0,4
	.word	130397
	.byte	4,24,2,35,0,23
	.byte	'HMARGIN',0,4
	.word	130397
	.byte	2,22,2,35,0,23
	.byte	'MSEL',0,4
	.word	130397
	.byte	2,20,2,35,0,23
	.byte	'reserved_12',0,4
	.word	130397
	.byte	4,16,2,35,0,23
	.byte	'ECCSCLR',0,4
	.word	130397
	.byte	2,14,2,35,0,23
	.byte	'reserved_18',0,4
	.word	130397
	.byte	6,8,2,35,0,23
	.byte	'SBABCLR',0,4
	.word	130397
	.byte	2,6,2,35,0,23
	.byte	'DBABCLR',0,4
	.word	130397
	.byte	2,4,2,35,0,23
	.byte	'MBABCLR',0,4
	.word	130397
	.byte	2,2,2,35,0,23
	.byte	'ZBABCLR',0,4
	.word	130397
	.byte	2,0,2,35,0,0,26
	.byte	'Ifx_CPU_FLASHCON2_Bits',0,24,184,4,3
	.word	137609
	.byte	22
	.byte	'_Ifx_CPU_FLASHCON3_Bits',0,24,187,4,16,4,23
	.byte	'ECCERRINJ',0,4
	.word	130397
	.byte	1,31,2,35,0,23
	.byte	'EDCERRINJ',0,4
	.word	130397
	.byte	1,30,2,35,0,23
	.byte	'SBABERRINJ',0,4
	.word	130397
	.byte	1,29,2,35,0,23
	.byte	'DBABERRINJ',0,4
	.word	130397
	.byte	1,28,2,35,0,23
	.byte	'MBABERRINJ',0,4
	.word	130397
	.byte	1,27,2,35,0,23
	.byte	'ZBABERRINJ',0,4
	.word	130397
	.byte	1,26,2,35,0,23
	.byte	'SBERERRINJ',0,4
	.word	130397
	.byte	1,25,2,35,0,23
	.byte	'DBERERRINJ',0,4
	.word	130397
	.byte	1,24,2,35,0,23
	.byte	'NVMCERRINJ',0,4
	.word	130397
	.byte	1,23,2,35,0,23
	.byte	'FLCONERRINJ',0,4
	.word	130397
	.byte	1,22,2,35,0,23
	.byte	'reserved_10',0,4
	.word	130397
	.byte	22,0,2,35,0,0,26
	.byte	'Ifx_CPU_FLASHCON3_Bits',0,24,200,4,3
	.word	137909
	.byte	22
	.byte	'_Ifx_CPU_FLASHCON4_Bits',0,24,203,4,16,4,23
	.byte	'DDIS',0,4
	.word	130397
	.byte	1,31,2,35,0,23
	.byte	'reserved_1',0,4
	.word	130397
	.byte	31,0,2,35,0,0,26
	.byte	'Ifx_CPU_FLASHCON4_Bits',0,24,207,4,3
	.word	138214
	.byte	22
	.byte	'_Ifx_CPU_FPU_TRAP_CON_Bits',0,24,210,4,16,4,23
	.byte	'TST',0,4
	.word	130397
	.byte	1,31,2,35,0,23
	.byte	'TCL',0,4
	.word	130397
	.byte	1,30,2,35,0,23
	.byte	'reserved_2',0,4
	.word	130397
	.byte	6,24,2,35,0,23
	.byte	'RM',0,4
	.word	130397
	.byte	2,22,2,35,0,23
	.byte	'reserved_10',0,4
	.word	130397
	.byte	8,14,2,35,0,23
	.byte	'FXE',0,4
	.word	130397
	.byte	1,13,2,35,0,23
	.byte	'FUE',0,4
	.word	130397
	.byte	1,12,2,35,0,23
	.byte	'FZE',0,4
	.word	130397
	.byte	1,11,2,35,0,23
	.byte	'FVE',0,4
	.word	130397
	.byte	1,10,2,35,0,23
	.byte	'FIE',0,4
	.word	130397
	.byte	1,9,2,35,0,23
	.byte	'reserved_23',0,4
	.word	130397
	.byte	3,6,2,35,0,23
	.byte	'FX',0,4
	.word	130397
	.byte	1,5,2,35,0,23
	.byte	'FU',0,4
	.word	130397
	.byte	1,4,2,35,0,23
	.byte	'FZ',0,4
	.word	130397
	.byte	1,3,2,35,0,23
	.byte	'FV',0,4
	.word	130397
	.byte	1,2,2,35,0,23
	.byte	'FI',0,4
	.word	130397
	.byte	1,1,2,35,0,23
	.byte	'reserved_31',0,4
	.word	130397
	.byte	1,0,2,35,0,0,26
	.byte	'Ifx_CPU_FPU_TRAP_CON_Bits',0,24,229,4,3
	.word	138315
	.byte	22
	.byte	'_Ifx_CPU_FPU_TRAP_OPC_Bits',0,24,232,4,16,4,23
	.byte	'OPC',0,4
	.word	130397
	.byte	8,24,2,35,0,23
	.byte	'FMT',0,4
	.word	130397
	.byte	1,23,2,35,0,23
	.byte	'reserved_9',0,4
	.word	130397
	.byte	7,16,2,35,0,23
	.byte	'DREG',0,4
	.word	130397
	.byte	4,12,2,35,0,23
	.byte	'reserved_20',0,4
	.word	130397
	.byte	12,0,2,35,0,0,26
	.byte	'Ifx_CPU_FPU_TRAP_OPC_Bits',0,24,239,4,3
	.word	138664
	.byte	22
	.byte	'_Ifx_CPU_FPU_TRAP_PC_Bits',0,24,242,4,16,4,23
	.byte	'PC',0,4
	.word	130397
	.byte	32,0,2,35,0,0,26
	.byte	'Ifx_CPU_FPU_TRAP_PC_Bits',0,24,245,4,3
	.word	138824
	.byte	22
	.byte	'_Ifx_CPU_FPU_TRAP_SRC1_Bits',0,24,248,4,16,4,23
	.byte	'SRC1',0,4
	.word	130397
	.byte	32,0,2,35,0,0,26
	.byte	'Ifx_CPU_FPU_TRAP_SRC1_Bits',0,24,251,4,3
	.word	138905
	.byte	22
	.byte	'_Ifx_CPU_FPU_TRAP_SRC2_Bits',0,24,254,4,16,4,23
	.byte	'SRC2',0,4
	.word	130397
	.byte	32,0,2,35,0,0,26
	.byte	'Ifx_CPU_FPU_TRAP_SRC2_Bits',0,24,129,5,3
	.word	138992
	.byte	22
	.byte	'_Ifx_CPU_FPU_TRAP_SRC3_Bits',0,24,132,5,16,4,23
	.byte	'SRC3',0,4
	.word	130397
	.byte	32,0,2,35,0,0,26
	.byte	'Ifx_CPU_FPU_TRAP_SRC3_Bits',0,24,135,5,3
	.word	139079
	.byte	22
	.byte	'_Ifx_CPU_ICNT_Bits',0,24,138,5,16,4,23
	.byte	'COUNTVALUE',0,4
	.word	130397
	.byte	31,1,2,35,0,23
	.byte	'SOVF',0,4
	.word	130397
	.byte	1,0,2,35,0,0,26
	.byte	'Ifx_CPU_ICNT_Bits',0,24,142,5,3
	.word	139166
	.byte	22
	.byte	'_Ifx_CPU_ICR_Bits',0,24,145,5,16,4,23
	.byte	'CCPN',0,4
	.word	130397
	.byte	8,24,2,35,0,23
	.byte	'reserved_8',0,4
	.word	130397
	.byte	7,17,2,35,0,23
	.byte	'IE',0,4
	.word	130397
	.byte	1,16,2,35,0,23
	.byte	'PIPN',0,4
	.word	130397
	.byte	8,8,2,35,0,23
	.byte	'reserved_24',0,4
	.word	130397
	.byte	8,0,2,35,0,0,26
	.byte	'Ifx_CPU_ICR_Bits',0,24,152,5,3
	.word	139257
	.byte	22
	.byte	'_Ifx_CPU_ISP_Bits',0,24,155,5,16,4,23
	.byte	'ISP',0,4
	.word	130397
	.byte	32,0,2,35,0,0,26
	.byte	'Ifx_CPU_ISP_Bits',0,24,158,5,3
	.word	139399
	.byte	22
	.byte	'_Ifx_CPU_KRST0_Bits',0,24,161,5,16,4,23
	.byte	'RST',0,4
	.word	130397
	.byte	1,31,2,35,0,23
	.byte	'RSTSTAT',0,4
	.word	130397
	.byte	2,29,2,35,0,23
	.byte	'reserved_3',0,4
	.word	130397
	.byte	29,0,2,35,0,0,26
	.byte	'Ifx_CPU_KRST0_Bits',0,24,166,5,3
	.word	139465
	.byte	22
	.byte	'_Ifx_CPU_KRST1_Bits',0,24,169,5,16,4,23
	.byte	'RST',0,4
	.word	130397
	.byte	1,31,2,35,0,23
	.byte	'reserved_1',0,4
	.word	130397
	.byte	31,0,2,35,0,0,26
	.byte	'Ifx_CPU_KRST1_Bits',0,24,173,5,3
	.word	139576
	.byte	22
	.byte	'_Ifx_CPU_KRSTCLR_Bits',0,24,176,5,16,4,23
	.byte	'CLR',0,4
	.word	130397
	.byte	1,31,2,35,0,23
	.byte	'reserved_1',0,4
	.word	130397
	.byte	31,0,2,35,0,0,26
	.byte	'Ifx_CPU_KRSTCLR_Bits',0,24,180,5,3
	.word	139668
	.byte	22
	.byte	'_Ifx_CPU_LCX_Bits',0,24,183,5,16,4,23
	.byte	'LCXO',0,4
	.word	130397
	.byte	16,16,2,35,0,23
	.byte	'LCXS',0,4
	.word	130397
	.byte	4,12,2,35,0,23
	.byte	'reserved_20',0,4
	.word	130397
	.byte	12,0,2,35,0,0,26
	.byte	'Ifx_CPU_LCX_Bits',0,24,188,5,3
	.word	139764
	.byte	22
	.byte	'_Ifx_CPU_LPB_SPROT_ACCENA_R_Bits',0,24,191,5,16,4,23
	.byte	'EN0',0,4
	.word	130397
	.byte	1,31,2,35,0,23
	.byte	'EN1',0,4
	.word	130397
	.byte	1,30,2,35,0,23
	.byte	'EN2',0,4
	.word	130397
	.byte	1,29,2,35,0,23
	.byte	'EN3',0,4
	.word	130397
	.byte	1,28,2,35,0,23
	.byte	'EN4',0,4
	.word	130397
	.byte	1,27,2,35,0,23
	.byte	'EN5',0,4
	.word	130397
	.byte	1,26,2,35,0,23
	.byte	'EN6',0,4
	.word	130397
	.byte	1,25,2,35,0,23
	.byte	'EN7',0,4
	.word	130397
	.byte	1,24,2,35,0,23
	.byte	'EN8',0,4
	.word	130397
	.byte	1,23,2,35,0,23
	.byte	'EN9',0,4
	.word	130397
	.byte	1,22,2,35,0,23
	.byte	'EN10',0,4
	.word	130397
	.byte	1,21,2,35,0,23
	.byte	'EN11',0,4
	.word	130397
	.byte	1,20,2,35,0,23
	.byte	'EN12',0,4
	.word	130397
	.byte	1,19,2,35,0,23
	.byte	'EN13',0,4
	.word	130397
	.byte	1,18,2,35,0,23
	.byte	'EN14',0,4
	.word	130397
	.byte	1,17,2,35,0,23
	.byte	'EN15',0,4
	.word	130397
	.byte	1,16,2,35,0,23
	.byte	'EN16',0,4
	.word	130397
	.byte	1,15,2,35,0,23
	.byte	'EN17',0,4
	.word	130397
	.byte	1,14,2,35,0,23
	.byte	'EN18',0,4
	.word	130397
	.byte	1,13,2,35,0,23
	.byte	'EN19',0,4
	.word	130397
	.byte	1,12,2,35,0,23
	.byte	'EN20',0,4
	.word	130397
	.byte	1,11,2,35,0,23
	.byte	'EN21',0,4
	.word	130397
	.byte	1,10,2,35,0,23
	.byte	'EN22',0,4
	.word	130397
	.byte	1,9,2,35,0,23
	.byte	'EN23',0,4
	.word	130397
	.byte	1,8,2,35,0,23
	.byte	'EN24',0,4
	.word	130397
	.byte	1,7,2,35,0,23
	.byte	'EN25',0,4
	.word	130397
	.byte	1,6,2,35,0,23
	.byte	'EN26',0,4
	.word	130397
	.byte	1,5,2,35,0,23
	.byte	'EN27',0,4
	.word	130397
	.byte	1,4,2,35,0,23
	.byte	'EN28',0,4
	.word	130397
	.byte	1,3,2,35,0,23
	.byte	'EN29',0,4
	.word	130397
	.byte	1,2,2,35,0,23
	.byte	'EN30',0,4
	.word	130397
	.byte	1,1,2,35,0,23
	.byte	'EN31',0,4
	.word	130397
	.byte	1,0,2,35,0,0,26
	.byte	'Ifx_CPU_LPB_SPROT_ACCENA_R_Bits',0,24,225,5,3
	.word	139870
	.byte	22
	.byte	'_Ifx_CPU_LPB_SPROT_ACCENB_R_Bits',0,24,228,5,16,4,23
	.byte	'EN32',0,4
	.word	130397
	.byte	1,31,2,35,0,23
	.byte	'EN33',0,4
	.word	130397
	.byte	1,30,2,35,0,23
	.byte	'EN34',0,4
	.word	130397
	.byte	1,29,2,35,0,23
	.byte	'EN35',0,4
	.word	130397
	.byte	1,28,2,35,0,23
	.byte	'EN36',0,4
	.word	130397
	.byte	1,27,2,35,0,23
	.byte	'EN37',0,4
	.word	130397
	.byte	1,26,2,35,0,23
	.byte	'EN38',0,4
	.word	130397
	.byte	1,25,2,35,0,23
	.byte	'EN39',0,4
	.word	130397
	.byte	1,24,2,35,0,23
	.byte	'EN40',0,4
	.word	130397
	.byte	1,23,2,35,0,23
	.byte	'EN41',0,4
	.word	130397
	.byte	1,22,2,35,0,23
	.byte	'EN42',0,4
	.word	130397
	.byte	1,21,2,35,0,23
	.byte	'EN43',0,4
	.word	130397
	.byte	1,20,2,35,0,23
	.byte	'EN44',0,4
	.word	130397
	.byte	1,19,2,35,0,23
	.byte	'EN45',0,4
	.word	130397
	.byte	1,18,2,35,0,23
	.byte	'EN46',0,4
	.word	130397
	.byte	1,17,2,35,0,23
	.byte	'EN47',0,4
	.word	130397
	.byte	1,16,2,35,0,23
	.byte	'EN48',0,4
	.word	130397
	.byte	1,15,2,35,0,23
	.byte	'EN49',0,4
	.word	130397
	.byte	1,14,2,35,0,23
	.byte	'EN50',0,4
	.word	130397
	.byte	1,13,2,35,0,23
	.byte	'EN51',0,4
	.word	130397
	.byte	1,12,2,35,0,23
	.byte	'EN52',0,4
	.word	130397
	.byte	1,11,2,35,0,23
	.byte	'EN53',0,4
	.word	130397
	.byte	1,10,2,35,0,23
	.byte	'EN54',0,4
	.word	130397
	.byte	1,9,2,35,0,23
	.byte	'EN55',0,4
	.word	130397
	.byte	1,8,2,35,0,23
	.byte	'EN56',0,4
	.word	130397
	.byte	1,7,2,35,0,23
	.byte	'EN57',0,4
	.word	130397
	.byte	1,6,2,35,0,23
	.byte	'EN58',0,4
	.word	130397
	.byte	1,5,2,35,0,23
	.byte	'EN59',0,4
	.word	130397
	.byte	1,4,2,35,0,23
	.byte	'EN60',0,4
	.word	130397
	.byte	1,3,2,35,0,23
	.byte	'EN61',0,4
	.word	130397
	.byte	1,2,2,35,0,23
	.byte	'EN62',0,4
	.word	130397
	.byte	1,1,2,35,0,23
	.byte	'EN63',0,4
	.word	130397
	.byte	1,0,2,35,0,0,26
	.byte	'Ifx_CPU_LPB_SPROT_ACCENB_R_Bits',0,24,134,6,3
	.word	140453
	.byte	22
	.byte	'_Ifx_CPU_M1CNT_Bits',0,24,137,6,16,4,23
	.byte	'COUNTVALUE',0,4
	.word	130397
	.byte	31,1,2,35,0,23
	.byte	'SOVF',0,4
	.word	130397
	.byte	1,0,2,35,0,0,26
	.byte	'Ifx_CPU_M1CNT_Bits',0,24,141,6,3
	.word	141046
	.byte	22
	.byte	'_Ifx_CPU_M2CNT_Bits',0,24,144,6,16,4,23
	.byte	'COUNTVALUE',0,4
	.word	130397
	.byte	31,1,2,35,0,23
	.byte	'SOVF',0,4
	.word	130397
	.byte	1,0,2,35,0,0,26
	.byte	'Ifx_CPU_M2CNT_Bits',0,24,148,6,3
	.word	141139
	.byte	22
	.byte	'_Ifx_CPU_M3CNT_Bits',0,24,151,6,16,4,23
	.byte	'COUNTVALUE',0,4
	.word	130397
	.byte	31,1,2,35,0,23
	.byte	'SOVF',0,4
	.word	130397
	.byte	1,0,2,35,0,0,26
	.byte	'Ifx_CPU_M3CNT_Bits',0,24,155,6,3
	.word	141232
	.byte	22
	.byte	'_Ifx_CPU_OSEL_Bits',0,24,158,6,16,4,23
	.byte	'SHOVEN_X',0,4
	.word	130397
	.byte	32,0,2,35,0,0,26
	.byte	'Ifx_CPU_OSEL_Bits',0,24,161,6,3
	.word	141325
	.byte	22
	.byte	'_Ifx_CPU_PC_Bits',0,24,164,6,16,4,23
	.byte	'reserved_0',0,4
	.word	130397
	.byte	1,31,2,35,0,23
	.byte	'PC',0,4
	.word	130397
	.byte	31,0,2,35,0,0,26
	.byte	'Ifx_CPU_PC_Bits',0,24,168,6,3
	.word	141398
	.byte	22
	.byte	'_Ifx_CPU_PCON0_Bits',0,24,171,6,16,4,23
	.byte	'reserved_0',0,4
	.word	130397
	.byte	1,31,2,35,0,23
	.byte	'PCBYP',0,4
	.word	130397
	.byte	1,30,2,35,0,23
	.byte	'reserved_2',0,4
	.word	130397
	.byte	30,0,2,35,0,0,26
	.byte	'Ifx_CPU_PCON0_Bits',0,24,176,6,3
	.word	141483
	.byte	22
	.byte	'_Ifx_CPU_PCON1_Bits',0,24,179,6,16,4,23
	.byte	'PCINV',0,4
	.word	130397
	.byte	1,31,2,35,0,23
	.byte	'PBINV',0,4
	.word	130397
	.byte	1,30,2,35,0,23
	.byte	'reserved_2',0,4
	.word	130397
	.byte	30,0,2,35,0,0,26
	.byte	'Ifx_CPU_PCON1_Bits',0,24,184,6,3
	.word	141599
	.byte	22
	.byte	'_Ifx_CPU_PCON2_Bits',0,24,187,6,16,4,23
	.byte	'PCACHE_SZE',0,4
	.word	130397
	.byte	16,16,2,35,0,23
	.byte	'PSCRATCH_SZE',0,4
	.word	130397
	.byte	16,0,2,35,0,0,26
	.byte	'Ifx_CPU_PCON2_Bits',0,24,191,6,3
	.word	141710
	.byte	22
	.byte	'_Ifx_CPU_PCXI_Bits',0,24,194,6,16,4,23
	.byte	'PCXO',0,4
	.word	130397
	.byte	16,16,2,35,0,23
	.byte	'PCXS',0,4
	.word	130397
	.byte	4,12,2,35,0,23
	.byte	'UL',0,4
	.word	130397
	.byte	1,11,2,35,0,23
	.byte	'PIE',0,4
	.word	130397
	.byte	1,10,2,35,0,23
	.byte	'PCPN',0,4
	.word	130397
	.byte	8,2,2,35,0,23
	.byte	'reserved_30',0,4
	.word	130397
	.byte	2,0,2,35,0,0,26
	.byte	'Ifx_CPU_PCXI_Bits',0,24,202,6,3
	.word	141811
	.byte	22
	.byte	'_Ifx_CPU_PIEAR_Bits',0,24,205,6,16,4,23
	.byte	'TA',0,4
	.word	130397
	.byte	32,0,2,35,0,0,26
	.byte	'Ifx_CPU_PIEAR_Bits',0,24,208,6,3
	.word	141964
	.byte	22
	.byte	'_Ifx_CPU_PIETR_Bits',0,24,211,6,16,4,23
	.byte	'IED',0,4
	.word	130397
	.byte	1,31,2,35,0,23
	.byte	'IE_T',0,4
	.word	130397
	.byte	1,30,2,35,0,23
	.byte	'IE_C',0,4
	.word	130397
	.byte	1,29,2,35,0,23
	.byte	'IE_S',0,4
	.word	130397
	.byte	1,28,2,35,0,23
	.byte	'IE_BI',0,4
	.word	130397
	.byte	1,27,2,35,0,23
	.byte	'E_INFO',0,4
	.word	130397
	.byte	6,21,2,35,0,23
	.byte	'IE_UNC',0,4
	.word	130397
	.byte	1,20,2,35,0,23
	.byte	'IE_SP',0,4
	.word	130397
	.byte	1,19,2,35,0,23
	.byte	'IE_BS',0,4
	.word	130397
	.byte	1,18,2,35,0,23
	.byte	'IE_ADDR',0,4
	.word	130397
	.byte	1,17,2,35,0,23
	.byte	'IE_LPB',0,4
	.word	130397
	.byte	1,16,2,35,0,23
	.byte	'IE_MTMV',0,4
	.word	130397
	.byte	1,15,2,35,0,23
	.byte	'reserved_17',0,4
	.word	130397
	.byte	15,0,2,35,0,0,26
	.byte	'Ifx_CPU_PIETR_Bits',0,24,226,6,3
	.word	142033
	.byte	22
	.byte	'_Ifx_CPU_PMA0_Bits',0,24,229,6,16,4,23
	.byte	'DAC',0,4
	.word	130397
	.byte	16,16,2,35,0,23
	.byte	'reserved_16',0,4
	.word	130397
	.byte	16,0,2,35,0,0,26
	.byte	'Ifx_CPU_PMA0_Bits',0,24,233,6,3
	.word	142317
	.byte	22
	.byte	'_Ifx_CPU_PMA1_Bits',0,24,236,6,16,4,23
	.byte	'CAC',0,4
	.word	130397
	.byte	16,16,2,35,0,23
	.byte	'reserved_16',0,4
	.word	130397
	.byte	16,0,2,35,0,0,26
	.byte	'Ifx_CPU_PMA1_Bits',0,24,240,6,3
	.word	142408
	.byte	22
	.byte	'_Ifx_CPU_PMA2_Bits',0,24,243,6,16,4,23
	.byte	'PSI',0,4
	.word	130397
	.byte	16,16,2,35,0,23
	.byte	'reserved_16',0,4
	.word	130397
	.byte	16,0,2,35,0,0,26
	.byte	'Ifx_CPU_PMA2_Bits',0,24,247,6,3
	.word	142499
	.byte	22
	.byte	'_Ifx_CPU_PSTR_Bits',0,24,250,6,16,4,23
	.byte	'FRE',0,4
	.word	130397
	.byte	1,31,2,35,0,23
	.byte	'reserved_1',0,4
	.word	130397
	.byte	1,30,2,35,0,23
	.byte	'FBE',0,4
	.word	130397
	.byte	1,29,2,35,0,23
	.byte	'reserved_3',0,4
	.word	130397
	.byte	9,20,2,35,0,23
	.byte	'FPE',0,4
	.word	130397
	.byte	1,19,2,35,0,23
	.byte	'reserved_13',0,4
	.word	130397
	.byte	1,18,2,35,0,23
	.byte	'FME',0,4
	.word	130397
	.byte	1,17,2,35,0,23
	.byte	'reserved_15',0,4
	.word	130397
	.byte	17,0,2,35,0,0,26
	.byte	'Ifx_CPU_PSTR_Bits',0,24,132,7,3
	.word	142590
	.byte	22
	.byte	'_Ifx_CPU_PSW_Bits',0,24,135,7,16,4,23
	.byte	'CDC',0,4
	.word	130397
	.byte	7,25,2,35,0,23
	.byte	'CDE',0,4
	.word	130397
	.byte	1,24,2,35,0,23
	.byte	'GW',0,4
	.word	130397
	.byte	1,23,2,35,0,23
	.byte	'IS',0,4
	.word	130397
	.byte	1,22,2,35,0,23
	.byte	'IO',0,4
	.word	130397
	.byte	2,20,2,35,0,23
	.byte	'PRS',0,4
	.word	130397
	.byte	2,18,2,35,0,23
	.byte	'S',0,4
	.word	130397
	.byte	1,17,2,35,0,23
	.byte	'PRS2',0,4
	.word	130397
	.byte	1,16,2,35,0,23
	.byte	'reserved_16',0,4
	.word	130397
	.byte	8,8,2,35,0,23
	.byte	'USB',0,4
	.word	130397
	.byte	8,0,2,35,0,0,26
	.byte	'Ifx_CPU_PSW_Bits',0,24,147,7,3
	.word	142793
	.byte	22
	.byte	'_Ifx_CPU_RGN_ACCENA_Bits',0,24,150,7,16,4,23
	.byte	'EN0',0,4
	.word	130397
	.byte	1,31,2,35,0,23
	.byte	'EN1',0,4
	.word	130397
	.byte	1,30,2,35,0,23
	.byte	'EN2',0,4
	.word	130397
	.byte	1,29,2,35,0,23
	.byte	'EN3',0,4
	.word	130397
	.byte	1,28,2,35,0,23
	.byte	'EN4',0,4
	.word	130397
	.byte	1,27,2,35,0,23
	.byte	'EN5',0,4
	.word	130397
	.byte	1,26,2,35,0,23
	.byte	'EN6',0,4
	.word	130397
	.byte	1,25,2,35,0,23
	.byte	'EN7',0,4
	.word	130397
	.byte	1,24,2,35,0,23
	.byte	'EN8',0,4
	.word	130397
	.byte	1,23,2,35,0,23
	.byte	'EN9',0,4
	.word	130397
	.byte	1,22,2,35,0,23
	.byte	'EN10',0,4
	.word	130397
	.byte	1,21,2,35,0,23
	.byte	'EN11',0,4
	.word	130397
	.byte	1,20,2,35,0,23
	.byte	'EN12',0,4
	.word	130397
	.byte	1,19,2,35,0,23
	.byte	'EN13',0,4
	.word	130397
	.byte	1,18,2,35,0,23
	.byte	'EN14',0,4
	.word	130397
	.byte	1,17,2,35,0,23
	.byte	'EN15',0,4
	.word	130397
	.byte	1,16,2,35,0,23
	.byte	'EN16',0,4
	.word	130397
	.byte	1,15,2,35,0,23
	.byte	'EN17',0,4
	.word	130397
	.byte	1,14,2,35,0,23
	.byte	'EN18',0,4
	.word	130397
	.byte	1,13,2,35,0,23
	.byte	'EN19',0,4
	.word	130397
	.byte	1,12,2,35,0,23
	.byte	'EN20',0,4
	.word	130397
	.byte	1,11,2,35,0,23
	.byte	'EN21',0,4
	.word	130397
	.byte	1,10,2,35,0,23
	.byte	'EN22',0,4
	.word	130397
	.byte	1,9,2,35,0,23
	.byte	'EN23',0,4
	.word	130397
	.byte	1,8,2,35,0,23
	.byte	'EN24',0,4
	.word	130397
	.byte	1,7,2,35,0,23
	.byte	'EN25',0,4
	.word	130397
	.byte	1,6,2,35,0,23
	.byte	'EN26',0,4
	.word	130397
	.byte	1,5,2,35,0,23
	.byte	'EN27',0,4
	.word	130397
	.byte	1,4,2,35,0,23
	.byte	'EN28',0,4
	.word	130397
	.byte	1,3,2,35,0,23
	.byte	'EN29',0,4
	.word	130397
	.byte	1,2,2,35,0,23
	.byte	'EN30',0,4
	.word	130397
	.byte	1,1,2,35,0,23
	.byte	'EN31',0,4
	.word	130397
	.byte	1,0,2,35,0,0,26
	.byte	'Ifx_CPU_RGN_ACCENA_Bits',0,24,184,7,3
	.word	142998
	.byte	22
	.byte	'_Ifx_CPU_RGN_ACCENB_Bits',0,24,187,7,16,4,23
	.byte	'EN32',0,4
	.word	130397
	.byte	1,31,2,35,0,23
	.byte	'EN33',0,4
	.word	130397
	.byte	1,30,2,35,0,23
	.byte	'EN34',0,4
	.word	130397
	.byte	1,29,2,35,0,23
	.byte	'EN35',0,4
	.word	130397
	.byte	1,28,2,35,0,23
	.byte	'EN36',0,4
	.word	130397
	.byte	1,27,2,35,0,23
	.byte	'EN37',0,4
	.word	130397
	.byte	1,26,2,35,0,23
	.byte	'EN38',0,4
	.word	130397
	.byte	1,25,2,35,0,23
	.byte	'EN39',0,4
	.word	130397
	.byte	1,24,2,35,0,23
	.byte	'EN40',0,4
	.word	130397
	.byte	1,23,2,35,0,23
	.byte	'EN41',0,4
	.word	130397
	.byte	1,22,2,35,0,23
	.byte	'EN42',0,4
	.word	130397
	.byte	1,21,2,35,0,23
	.byte	'EN43',0,4
	.word	130397
	.byte	1,20,2,35,0,23
	.byte	'EN44',0,4
	.word	130397
	.byte	1,19,2,35,0,23
	.byte	'EN45',0,4
	.word	130397
	.byte	1,18,2,35,0,23
	.byte	'EN46',0,4
	.word	130397
	.byte	1,17,2,35,0,23
	.byte	'EN47',0,4
	.word	130397
	.byte	1,16,2,35,0,23
	.byte	'EN48',0,4
	.word	130397
	.byte	1,15,2,35,0,23
	.byte	'EN49',0,4
	.word	130397
	.byte	1,14,2,35,0,23
	.byte	'EN50',0,4
	.word	130397
	.byte	1,13,2,35,0,23
	.byte	'EN51',0,4
	.word	130397
	.byte	1,12,2,35,0,23
	.byte	'EN52',0,4
	.word	130397
	.byte	1,11,2,35,0,23
	.byte	'EN53',0,4
	.word	130397
	.byte	1,10,2,35,0,23
	.byte	'EN54',0,4
	.word	130397
	.byte	1,9,2,35,0,23
	.byte	'EN55',0,4
	.word	130397
	.byte	1,8,2,35,0,23
	.byte	'EN56',0,4
	.word	130397
	.byte	1,7,2,35,0,23
	.byte	'EN57',0,4
	.word	130397
	.byte	1,6,2,35,0,23
	.byte	'EN58',0,4
	.word	130397
	.byte	1,5,2,35,0,23
	.byte	'EN59',0,4
	.word	130397
	.byte	1,4,2,35,0,23
	.byte	'EN60',0,4
	.word	130397
	.byte	1,3,2,35,0,23
	.byte	'EN61',0,4
	.word	130397
	.byte	1,2,2,35,0,23
	.byte	'EN62',0,4
	.word	130397
	.byte	1,1,2,35,0,23
	.byte	'EN63',0,4
	.word	130397
	.byte	1,0,2,35,0,0,26
	.byte	'Ifx_CPU_RGN_ACCENB_Bits',0,24,221,7,3
	.word	143565
	.byte	22
	.byte	'_Ifx_CPU_RGN_LA_Bits',0,24,224,7,16,4,23
	.byte	'reserved_0',0,4
	.word	130397
	.byte	5,27,2,35,0,23
	.byte	'ADDR',0,4
	.word	130397
	.byte	27,0,2,35,0,0,26
	.byte	'Ifx_CPU_RGN_LA_Bits',0,24,228,7,3
	.word	144142
	.byte	22
	.byte	'_Ifx_CPU_RGN_UA_Bits',0,24,231,7,16,4,23
	.byte	'reserved_0',0,4
	.word	130397
	.byte	5,27,2,35,0,23
	.byte	'ADDR',0,4
	.word	130397
	.byte	27,0,2,35,0,0,26
	.byte	'Ifx_CPU_RGN_UA_Bits',0,24,235,7,3
	.word	144237
	.byte	22
	.byte	'_Ifx_CPU_SEGEN_Bits',0,24,238,7,16,4,23
	.byte	'ADFLIP',0,4
	.word	130397
	.byte	8,24,2,35,0,23
	.byte	'ADTYPE',0,4
	.word	130397
	.byte	2,22,2,35,0,23
	.byte	'reserved_10',0,4
	.word	130397
	.byte	21,1,2,35,0,23
	.byte	'AE',0,4
	.word	130397
	.byte	1,0,2,35,0,0,26
	.byte	'Ifx_CPU_SEGEN_Bits',0,24,244,7,3
	.word	144332
	.byte	22
	.byte	'_Ifx_CPU_SFR_SPROT_ACCENA_W_Bits',0,24,247,7,16,4,23
	.byte	'EN0',0,4
	.word	130397
	.byte	1,31,2,35,0,23
	.byte	'EN1',0,4
	.word	130397
	.byte	1,30,2,35,0,23
	.byte	'EN2',0,4
	.word	130397
	.byte	1,29,2,35,0,23
	.byte	'EN3',0,4
	.word	130397
	.byte	1,28,2,35,0,23
	.byte	'EN4',0,4
	.word	130397
	.byte	1,27,2,35,0,23
	.byte	'EN5',0,4
	.word	130397
	.byte	1,26,2,35,0,23
	.byte	'EN6',0,4
	.word	130397
	.byte	1,25,2,35,0,23
	.byte	'EN7',0,4
	.word	130397
	.byte	1,24,2,35,0,23
	.byte	'EN8',0,4
	.word	130397
	.byte	1,23,2,35,0,23
	.byte	'EN9',0,4
	.word	130397
	.byte	1,22,2,35,0,23
	.byte	'EN10',0,4
	.word	130397
	.byte	1,21,2,35,0,23
	.byte	'EN11',0,4
	.word	130397
	.byte	1,20,2,35,0,23
	.byte	'EN12',0,4
	.word	130397
	.byte	1,19,2,35,0,23
	.byte	'EN13',0,4
	.word	130397
	.byte	1,18,2,35,0,23
	.byte	'EN14',0,4
	.word	130397
	.byte	1,17,2,35,0,23
	.byte	'EN15',0,4
	.word	130397
	.byte	1,16,2,35,0,23
	.byte	'EN16',0,4
	.word	130397
	.byte	1,15,2,35,0,23
	.byte	'EN17',0,4
	.word	130397
	.byte	1,14,2,35,0,23
	.byte	'EN18',0,4
	.word	130397
	.byte	1,13,2,35,0,23
	.byte	'EN19',0,4
	.word	130397
	.byte	1,12,2,35,0,23
	.byte	'EN20',0,4
	.word	130397
	.byte	1,11,2,35,0,23
	.byte	'EN21',0,4
	.word	130397
	.byte	1,10,2,35,0,23
	.byte	'EN22',0,4
	.word	130397
	.byte	1,9,2,35,0,23
	.byte	'EN23',0,4
	.word	130397
	.byte	1,8,2,35,0,23
	.byte	'EN24',0,4
	.word	130397
	.byte	1,7,2,35,0,23
	.byte	'EN25',0,4
	.word	130397
	.byte	1,6,2,35,0,23
	.byte	'EN26',0,4
	.word	130397
	.byte	1,5,2,35,0,23
	.byte	'EN27',0,4
	.word	130397
	.byte	1,4,2,35,0,23
	.byte	'EN28',0,4
	.word	130397
	.byte	1,3,2,35,0,23
	.byte	'EN29',0,4
	.word	130397
	.byte	1,2,2,35,0,23
	.byte	'EN30',0,4
	.word	130397
	.byte	1,1,2,35,0,23
	.byte	'EN31',0,4
	.word	130397
	.byte	1,0,2,35,0,0,26
	.byte	'Ifx_CPU_SFR_SPROT_ACCENA_W_Bits',0,24,153,8,3
	.word	144460
	.byte	22
	.byte	'_Ifx_CPU_SFR_SPROT_ACCENB_W_Bits',0,24,156,8,16,4,23
	.byte	'EN32',0,4
	.word	130397
	.byte	1,31,2,35,0,23
	.byte	'EN33',0,4
	.word	130397
	.byte	1,30,2,35,0,23
	.byte	'EN34',0,4
	.word	130397
	.byte	1,29,2,35,0,23
	.byte	'EN35',0,4
	.word	130397
	.byte	1,28,2,35,0,23
	.byte	'EN36',0,4
	.word	130397
	.byte	1,27,2,35,0,23
	.byte	'EN37',0,4
	.word	130397
	.byte	1,26,2,35,0,23
	.byte	'EN38',0,4
	.word	130397
	.byte	1,25,2,35,0,23
	.byte	'EN39',0,4
	.word	130397
	.byte	1,24,2,35,0,23
	.byte	'EN40',0,4
	.word	130397
	.byte	1,23,2,35,0,23
	.byte	'EN41',0,4
	.word	130397
	.byte	1,22,2,35,0,23
	.byte	'EN42',0,4
	.word	130397
	.byte	1,21,2,35,0,23
	.byte	'EN43',0,4
	.word	130397
	.byte	1,20,2,35,0,23
	.byte	'EN44',0,4
	.word	130397
	.byte	1,19,2,35,0,23
	.byte	'EN45',0,4
	.word	130397
	.byte	1,18,2,35,0,23
	.byte	'EN46',0,4
	.word	130397
	.byte	1,17,2,35,0,23
	.byte	'EN47',0,4
	.word	130397
	.byte	1,16,2,35,0,23
	.byte	'EN48',0,4
	.word	130397
	.byte	1,15,2,35,0,23
	.byte	'EN49',0,4
	.word	130397
	.byte	1,14,2,35,0,23
	.byte	'EN50',0,4
	.word	130397
	.byte	1,13,2,35,0,23
	.byte	'EN51',0,4
	.word	130397
	.byte	1,12,2,35,0,23
	.byte	'EN52',0,4
	.word	130397
	.byte	1,11,2,35,0,23
	.byte	'EN53',0,4
	.word	130397
	.byte	1,10,2,35,0,23
	.byte	'EN54',0,4
	.word	130397
	.byte	1,9,2,35,0,23
	.byte	'EN55',0,4
	.word	130397
	.byte	1,8,2,35,0,23
	.byte	'EN56',0,4
	.word	130397
	.byte	1,7,2,35,0,23
	.byte	'EN57',0,4
	.word	130397
	.byte	1,6,2,35,0,23
	.byte	'EN58',0,4
	.word	130397
	.byte	1,5,2,35,0,23
	.byte	'EN59',0,4
	.word	130397
	.byte	1,4,2,35,0,23
	.byte	'EN60',0,4
	.word	130397
	.byte	1,3,2,35,0,23
	.byte	'EN61',0,4
	.word	130397
	.byte	1,2,2,35,0,23
	.byte	'EN62',0,4
	.word	130397
	.byte	1,1,2,35,0,23
	.byte	'EN63',0,4
	.word	130397
	.byte	1,0,2,35,0,0,26
	.byte	'Ifx_CPU_SFR_SPROT_ACCENB_W_Bits',0,24,190,8,3
	.word	145043
	.byte	22
	.byte	'_Ifx_CPU_SMACON_Bits',0,24,193,8,16,4,23
	.byte	'reserved_0',0,4
	.word	130397
	.byte	24,8,2,35,0,23
	.byte	'IODT',0,4
	.word	130397
	.byte	1,7,2,35,0,23
	.byte	'reserved_25',0,4
	.word	130397
	.byte	7,0,2,35,0,0,26
	.byte	'Ifx_CPU_SMACON_Bits',0,24,198,8,3
	.word	145636
	.byte	22
	.byte	'_Ifx_CPU_SPR_SPROT_RGNACCENA_R_Bits',0,24,201,8,16,4,23
	.byte	'EN0',0,4
	.word	130397
	.byte	1,31,2,35,0,23
	.byte	'EN1',0,4
	.word	130397
	.byte	1,30,2,35,0,23
	.byte	'EN2',0,4
	.word	130397
	.byte	1,29,2,35,0,23
	.byte	'EN3',0,4
	.word	130397
	.byte	1,28,2,35,0,23
	.byte	'EN4',0,4
	.word	130397
	.byte	1,27,2,35,0,23
	.byte	'EN5',0,4
	.word	130397
	.byte	1,26,2,35,0,23
	.byte	'EN6',0,4
	.word	130397
	.byte	1,25,2,35,0,23
	.byte	'EN7',0,4
	.word	130397
	.byte	1,24,2,35,0,23
	.byte	'EN8',0,4
	.word	130397
	.byte	1,23,2,35,0,23
	.byte	'EN9',0,4
	.word	130397
	.byte	1,22,2,35,0,23
	.byte	'EN10',0,4
	.word	130397
	.byte	1,21,2,35,0,23
	.byte	'EN11',0,4
	.word	130397
	.byte	1,20,2,35,0,23
	.byte	'EN12',0,4
	.word	130397
	.byte	1,19,2,35,0,23
	.byte	'EN13',0,4
	.word	130397
	.byte	1,18,2,35,0,23
	.byte	'EN14',0,4
	.word	130397
	.byte	1,17,2,35,0,23
	.byte	'EN15',0,4
	.word	130397
	.byte	1,16,2,35,0,23
	.byte	'EN16',0,4
	.word	130397
	.byte	1,15,2,35,0,23
	.byte	'EN17',0,4
	.word	130397
	.byte	1,14,2,35,0,23
	.byte	'EN18',0,4
	.word	130397
	.byte	1,13,2,35,0,23
	.byte	'EN19',0,4
	.word	130397
	.byte	1,12,2,35,0,23
	.byte	'EN20',0,4
	.word	130397
	.byte	1,11,2,35,0,23
	.byte	'EN21',0,4
	.word	130397
	.byte	1,10,2,35,0,23
	.byte	'EN22',0,4
	.word	130397
	.byte	1,9,2,35,0,23
	.byte	'EN23',0,4
	.word	130397
	.byte	1,8,2,35,0,23
	.byte	'EN24',0,4
	.word	130397
	.byte	1,7,2,35,0,23
	.byte	'EN25',0,4
	.word	130397
	.byte	1,6,2,35,0,23
	.byte	'EN26',0,4
	.word	130397
	.byte	1,5,2,35,0,23
	.byte	'EN27',0,4
	.word	130397
	.byte	1,4,2,35,0,23
	.byte	'EN28',0,4
	.word	130397
	.byte	1,3,2,35,0,23
	.byte	'EN29',0,4
	.word	130397
	.byte	1,2,2,35,0,23
	.byte	'EN30',0,4
	.word	130397
	.byte	1,1,2,35,0,23
	.byte	'EN31',0,4
	.word	130397
	.byte	1,0,2,35,0,0,26
	.byte	'Ifx_CPU_SPR_SPROT_RGNACCENA_R_Bits',0,24,235,8,3
	.word	145754
	.byte	22
	.byte	'_Ifx_CPU_SPR_SPROT_RGNACCENB_R_Bits',0,24,238,8,16,4,23
	.byte	'EN32',0,4
	.word	130397
	.byte	1,31,2,35,0,23
	.byte	'EN33',0,4
	.word	130397
	.byte	1,30,2,35,0,23
	.byte	'EN34',0,4
	.word	130397
	.byte	1,29,2,35,0,23
	.byte	'EN35',0,4
	.word	130397
	.byte	1,28,2,35,0,23
	.byte	'EN36',0,4
	.word	130397
	.byte	1,27,2,35,0,23
	.byte	'EN37',0,4
	.word	130397
	.byte	1,26,2,35,0,23
	.byte	'EN38',0,4
	.word	130397
	.byte	1,25,2,35,0,23
	.byte	'EN39',0,4
	.word	130397
	.byte	1,24,2,35,0,23
	.byte	'EN40',0,4
	.word	130397
	.byte	1,23,2,35,0,23
	.byte	'EN41',0,4
	.word	130397
	.byte	1,22,2,35,0,23
	.byte	'EN42',0,4
	.word	130397
	.byte	1,21,2,35,0,23
	.byte	'EN43',0,4
	.word	130397
	.byte	1,20,2,35,0,23
	.byte	'EN44',0,4
	.word	130397
	.byte	1,19,2,35,0,23
	.byte	'EN45',0,4
	.word	130397
	.byte	1,18,2,35,0,23
	.byte	'EN46',0,4
	.word	130397
	.byte	1,17,2,35,0,23
	.byte	'EN47',0,4
	.word	130397
	.byte	1,16,2,35,0,23
	.byte	'EN48',0,4
	.word	130397
	.byte	1,15,2,35,0,23
	.byte	'EN49',0,4
	.word	130397
	.byte	1,14,2,35,0,23
	.byte	'EN50',0,4
	.word	130397
	.byte	1,13,2,35,0,23
	.byte	'EN51',0,4
	.word	130397
	.byte	1,12,2,35,0,23
	.byte	'EN52',0,4
	.word	130397
	.byte	1,11,2,35,0,23
	.byte	'EN53',0,4
	.word	130397
	.byte	1,10,2,35,0,23
	.byte	'EN54',0,4
	.word	130397
	.byte	1,9,2,35,0,23
	.byte	'EN55',0,4
	.word	130397
	.byte	1,8,2,35,0,23
	.byte	'EN56',0,4
	.word	130397
	.byte	1,7,2,35,0,23
	.byte	'EN57',0,4
	.word	130397
	.byte	1,6,2,35,0,23
	.byte	'EN58',0,4
	.word	130397
	.byte	1,5,2,35,0,23
	.byte	'EN59',0,4
	.word	130397
	.byte	1,4,2,35,0,23
	.byte	'EN60',0,4
	.word	130397
	.byte	1,3,2,35,0,23
	.byte	'EN61',0,4
	.word	130397
	.byte	1,2,2,35,0,23
	.byte	'EN62',0,4
	.word	130397
	.byte	1,1,2,35,0,23
	.byte	'EN63',0,4
	.word	130397
	.byte	1,0,2,35,0,0,26
	.byte	'Ifx_CPU_SPR_SPROT_RGNACCENB_R_Bits',0,24,144,9,3
	.word	146343
	.byte	22
	.byte	'_Ifx_CPU_SWEVT_Bits',0,24,147,9,16,4,23
	.byte	'EVTA',0,4
	.word	130397
	.byte	3,29,2,35,0,23
	.byte	'BBM',0,4
	.word	130397
	.byte	1,28,2,35,0,23
	.byte	'BOD',0,4
	.word	130397
	.byte	1,27,2,35,0,23
	.byte	'SUSP',0,4
	.word	130397
	.byte	1,26,2,35,0,23
	.byte	'CNT',0,4
	.word	130397
	.byte	2,24,2,35,0,23
	.byte	'reserved_8',0,4
	.word	130397
	.byte	24,0,2,35,0,0,26
	.byte	'Ifx_CPU_SWEVT_Bits',0,24,155,9,3
	.word	146942
	.byte	22
	.byte	'_Ifx_CPU_SYSCON_Bits',0,24,158,9,16,4,23
	.byte	'FCDSF',0,4
	.word	130397
	.byte	1,31,2,35,0,23
	.byte	'PROTEN',0,4
	.word	130397
	.byte	1,30,2,35,0,23
	.byte	'TPROTEN',0,4
	.word	130397
	.byte	1,29,2,35,0,23
	.byte	'IS',0,4
	.word	130397
	.byte	1,28,2,35,0,23
	.byte	'TS',0,4
	.word	130397
	.byte	1,27,2,35,0,23
	.byte	'reserved_5',0,4
	.word	130397
	.byte	3,24,2,35,0,23
	.byte	'ESDIS',0,4
	.word	130397
	.byte	1,23,2,35,0,23
	.byte	'reserved_9',0,4
	.word	130397
	.byte	7,16,2,35,0,23
	.byte	'U1_IED',0,4
	.word	130397
	.byte	1,15,2,35,0,23
	.byte	'U1_IOS',0,4
	.word	130397
	.byte	1,14,2,35,0,23
	.byte	'reserved_18',0,4
	.word	130397
	.byte	6,8,2,35,0,23
	.byte	'BHALT',0,4
	.word	130397
	.byte	1,7,2,35,0,23
	.byte	'reserved_25',0,4
	.word	130397
	.byte	7,0,2,35,0,0,26
	.byte	'Ifx_CPU_SYSCON_Bits',0,24,173,9,3
	.word	147096
	.byte	22
	.byte	'_Ifx_CPU_TASK_ASI_Bits',0,24,176,9,16,4,23
	.byte	'ASI',0,4
	.word	130397
	.byte	5,27,2,35,0,23
	.byte	'reserved_5',0,4
	.word	130397
	.byte	27,0,2,35,0,0,26
	.byte	'Ifx_CPU_TASK_ASI_Bits',0,24,180,9,3
	.word	147395
	.byte	22
	.byte	'_Ifx_CPU_TPS_CON_Bits',0,24,183,9,16,4,23
	.byte	'TEXP0',0,4
	.word	130397
	.byte	1,31,2,35,0,23
	.byte	'TEXP1',0,4
	.word	130397
	.byte	1,30,2,35,0,23
	.byte	'TEXP2',0,4
	.word	130397
	.byte	1,29,2,35,0,23
	.byte	'reserved_3',0,4
	.word	130397
	.byte	13,16,2,35,0,23
	.byte	'TTRAP',0,4
	.word	130397
	.byte	1,15,2,35,0,23
	.byte	'reserved_17',0,4
	.word	130397
	.byte	15,0,2,35,0,0,26
	.byte	'Ifx_CPU_TPS_CON_Bits',0,24,191,9,3
	.word	147493
	.byte	22
	.byte	'_Ifx_CPU_TPS_EXTIM_CLASS_EN_Bits',0,24,194,9,16,4,23
	.byte	'EXTIM_CLASS_EN',0,4
	.word	130397
	.byte	8,24,2,35,0,23
	.byte	'reserved_8',0,4
	.word	130397
	.byte	24,0,2,35,0,0,26
	.byte	'Ifx_CPU_TPS_EXTIM_CLASS_EN_Bits',0,24,198,9,3
	.word	147665
	.byte	22
	.byte	'_Ifx_CPU_TPS_EXTIM_ENTRY_CVAL_Bits',0,24,201,9,16,4,23
	.byte	'ENTRY_CVAL',0,4
	.word	130397
	.byte	12,20,2,35,0,23
	.byte	'reserved_12',0,4
	.word	130397
	.byte	20,0,2,35,0,0,26
	.byte	'Ifx_CPU_TPS_EXTIM_ENTRY_CVAL_Bits',0,24,205,9,3
	.word	147794
	.byte	22
	.byte	'_Ifx_CPU_TPS_EXTIM_ENTRY_LVAL_Bits',0,24,208,9,16,4,23
	.byte	'reserved_0',0,4
	.word	130397
	.byte	4,28,2,35,0,23
	.byte	'ENTRY_LVAL',0,4
	.word	130397
	.byte	8,20,2,35,0,23
	.byte	'reserved_12',0,4
	.word	130397
	.byte	20,0,2,35,0,0,26
	.byte	'Ifx_CPU_TPS_EXTIM_ENTRY_LVAL_Bits',0,24,213,9,3
	.word	147924
	.byte	22
	.byte	'_Ifx_CPU_TPS_EXTIM_EXIT_CVAL_Bits',0,24,216,9,16,4,23
	.byte	'EXIT_CVAL',0,4
	.word	130397
	.byte	24,8,2,35,0,23
	.byte	'reserved_24',0,4
	.word	130397
	.byte	8,0,2,35,0,0,26
	.byte	'Ifx_CPU_TPS_EXTIM_EXIT_CVAL_Bits',0,24,220,9,3
	.word	148076
	.byte	22
	.byte	'_Ifx_CPU_TPS_EXTIM_EXIT_LVAL_Bits',0,24,223,9,16,4,23
	.byte	'reserved_0',0,4
	.word	130397
	.byte	4,28,2,35,0,23
	.byte	'EXIT_LVAL',0,4
	.word	130397
	.byte	20,8,2,35,0,23
	.byte	'reserved_24',0,4
	.word	130397
	.byte	8,0,2,35,0,0,26
	.byte	'Ifx_CPU_TPS_EXTIM_EXIT_LVAL_Bits',0,24,228,9,3
	.word	148203
	.byte	22
	.byte	'_Ifx_CPU_TPS_EXTIM_FCX_Bits',0,24,231,9,16,4,23
	.byte	'EXIT_FCX',0,4
	.word	130397
	.byte	20,12,2,35,0,23
	.byte	'reserved_20',0,4
	.word	130397
	.byte	12,0,2,35,0,0,26
	.byte	'Ifx_CPU_TPS_EXTIM_FCX_Bits',0,24,235,9,3
	.word	148352
	.byte	22
	.byte	'_Ifx_CPU_TPS_EXTIM_STAT_Bits',0,24,238,9,16,4,23
	.byte	'EXIT_TIN',0,4
	.word	130397
	.byte	8,24,2,35,0,23
	.byte	'EXIT_CLASS',0,4
	.word	130397
	.byte	3,21,2,35,0,23
	.byte	'reserved_11',0,4
	.word	130397
	.byte	4,17,2,35,0,23
	.byte	'EXIT_AT',0,4
	.word	130397
	.byte	1,16,2,35,0,23
	.byte	'ENTRY_TIN',0,4
	.word	130397
	.byte	8,8,2,35,0,23
	.byte	'ENTRY_CLASS',0,4
	.word	130397
	.byte	3,5,2,35,0,23
	.byte	'reserved_27',0,4
	.word	130397
	.byte	4,1,2,35,0,23
	.byte	'ENTRY_AT',0,4
	.word	130397
	.byte	1,0,2,35,0,0,26
	.byte	'Ifx_CPU_TPS_EXTIM_STAT_Bits',0,24,248,9,3
	.word	148466
	.byte	22
	.byte	'_Ifx_CPU_TPS_TIMER_Bits',0,24,251,9,16,4,23
	.byte	'TIMER',0,4
	.word	130397
	.byte	32,0,2,35,0,0,26
	.byte	'Ifx_CPU_TPS_TIMER_Bits',0,24,254,9,3
	.word	148710
	.byte	22
	.byte	'_Ifx_CPU_TRIG_ACC_Bits',0,24,129,10,16,4,23
	.byte	'T0',0,4
	.word	130397
	.byte	1,31,2,35,0,23
	.byte	'T1',0,4
	.word	130397
	.byte	1,30,2,35,0,23
	.byte	'T2',0,4
	.word	130397
	.byte	1,29,2,35,0,23
	.byte	'T3',0,4
	.word	130397
	.byte	1,28,2,35,0,23
	.byte	'T4',0,4
	.word	130397
	.byte	1,27,2,35,0,23
	.byte	'T5',0,4
	.word	130397
	.byte	1,26,2,35,0,23
	.byte	'T6',0,4
	.word	130397
	.byte	1,25,2,35,0,23
	.byte	'T7',0,4
	.word	130397
	.byte	1,24,2,35,0,23
	.byte	'reserved_8',0,4
	.word	130397
	.byte	24,0,2,35,0,0,26
	.byte	'Ifx_CPU_TRIG_ACC_Bits',0,24,140,10,3
	.word	148790
	.byte	22
	.byte	'_Ifx_CPU_TR_ADR_Bits',0,24,143,10,16,4,23
	.byte	'ADDR',0,4
	.word	130397
	.byte	32,0,2,35,0,0,26
	.byte	'Ifx_CPU_TR_ADR_Bits',0,24,146,10,3
	.word	148985
	.byte	22
	.byte	'_Ifx_CPU_TR_EVT_Bits',0,24,149,10,16,4,23
	.byte	'EVTA',0,4
	.word	130397
	.byte	3,29,2,35,0,23
	.byte	'BBM',0,4
	.word	130397
	.byte	1,28,2,35,0,23
	.byte	'BOD',0,4
	.word	130397
	.byte	1,27,2,35,0,23
	.byte	'SUSP',0,4
	.word	130397
	.byte	1,26,2,35,0,23
	.byte	'CNT',0,4
	.word	130397
	.byte	2,24,2,35,0,23
	.byte	'reserved_8',0,4
	.word	130397
	.byte	4,20,2,35,0,23
	.byte	'TYP',0,4
	.word	130397
	.byte	1,19,2,35,0,23
	.byte	'RNG',0,4
	.word	130397
	.byte	1,18,2,35,0,23
	.byte	'reserved_14',0,4
	.word	130397
	.byte	1,17,2,35,0,23
	.byte	'ASI_EN',0,4
	.word	130397
	.byte	1,16,2,35,0,23
	.byte	'ASI',0,4
	.word	130397
	.byte	5,11,2,35,0,23
	.byte	'reserved_21',0,4
	.word	130397
	.byte	6,5,2,35,0,23
	.byte	'AST',0,4
	.word	130397
	.byte	1,4,2,35,0,23
	.byte	'ALD',0,4
	.word	130397
	.byte	1,3,2,35,0,23
	.byte	'reserved_29',0,4
	.word	130397
	.byte	3,0,2,35,0,0,26
	.byte	'Ifx_CPU_TR_EVT_Bits',0,24,166,10,3
	.word	149058
	.byte	24,24,174,10,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	130413
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_A',0,24,179,10,3
	.word	149376
	.byte	24,24,182,10,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	130474
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_BIV',0,24,187,10,3
	.word	149435
	.byte	24,24,190,10,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	130553
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_BLK_OMASK',0,24,195,10,3
	.word	149496
	.byte	24,24,198,10,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	130691
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_BLK_OTAR',0,24,203,10,3
	.word	149563
	.byte	24,24,206,10,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	130812
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_BLK_RABR',0,24,211,10,3
	.word	149629
	.byte	24,24,214,10,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	130988
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_BTV',0,24,219,10,3
	.word	149695
	.byte	24,24,222,10,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	131074
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_CCNT',0,24,227,10,3
	.word	149756
	.byte	24,24,230,10,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	131163
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_CCTRL',0,24,235,10,3
	.word	149818
	.byte	24,24,238,10,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	131310
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_COMPAT',0,24,243,10,3
	.word	149881
	.byte	24,24,246,10,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	131439
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_CORE_ID',0,24,251,10,3
	.word	149945
	.byte	24,24,254,10,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	131539
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_CPR_L',0,24,131,11,3
	.word	150010
	.byte	24,24,134,11,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	131634
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_CPR_U',0,24,139,11,3
	.word	150073
	.byte	24,24,142,11,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	131729
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_CPU_ID',0,24,147,11,3
	.word	150136
	.byte	24,24,150,11,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	131839
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_CPXE',0,24,155,11,3
	.word	150200
	.byte	24,24,158,11,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	131931
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_CREVT',0,24,163,11,3
	.word	150262
	.byte	24,24,166,11,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	132085
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_CUS_ID',0,24,171,11,3
	.word	150325
	.byte	24,24,174,11,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	132179
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_D',0,24,179,11,3
	.word	150389
	.byte	24,24,182,11,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	132242
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_DATR',0,24,187,11,3
	.word	150448
	.byte	24,24,190,11,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	132468
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_DBGSR',0,24,195,11,3
	.word	150510
	.byte	24,24,198,11,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	132683
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_DBGTCR',0,24,203,11,3
	.word	150573
	.byte	24,24,206,11,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	132777
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_DCON0',0,24,211,11,3
	.word	150637
	.byte	24,24,214,11,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	132893
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_DCON2',0,24,219,11,3
	.word	150700
	.byte	24,24,222,11,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	132994
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_DCX',0,24,227,11,3
	.word	150763
	.byte	24,24,230,11,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	133087
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_DEADD',0,24,235,11,3
	.word	150824
	.byte	24,24,238,11,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	133167
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_DIEAR',0,24,243,11,3
	.word	150887
	.byte	24,24,246,11,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	133236
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_DIETR',0,24,251,11,3
	.word	150950
	.byte	24,24,254,11,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	133520
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_DLMU_SPROT_RGNACCENA_R',0,24,131,12,3
	.word	151013
	.byte	24,24,134,12,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	134111
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_DLMU_SPROT_RGNACCENA_W',0,24,139,12,3
	.word	151093
	.byte	24,24,142,12,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	134702
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_DLMU_SPROT_RGNACCENB_R',0,24,147,12,3
	.word	151173
	.byte	24,24,150,12,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	135303
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_DLMU_SPROT_RGNACCENB_W',0,24,155,12,3
	.word	151253
	.byte	24,24,158,12,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	135904
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_DLMU_SPROT_RGNLA',0,24,163,12,3
	.word	151333
	.byte	24,24,166,12,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	136019
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_DLMU_SPROT_RGNUA',0,24,171,12,3
	.word	151407
	.byte	24,24,174,12,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	136134
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_DMS',0,24,179,12,3
	.word	151481
	.byte	24,24,182,12,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	136227
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_DPRE',0,24,187,12,3
	.word	151542
	.byte	24,24,190,12,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	136319
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_DPR_L',0,24,195,12,3
	.word	151604
	.byte	24,24,198,12,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	136414
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_DPR_U',0,24,203,12,3
	.word	151667
	.byte	24,24,206,12,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	136509
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_DPWE',0,24,211,12,3
	.word	151730
	.byte	24,24,214,12,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	136601
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_DSTR',0,24,219,12,3
	.word	151792
	.byte	24,24,222,12,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	136940
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_EXEVT',0,24,227,12,3
	.word	151854
	.byte	24,24,230,12,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	137094
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_FCX',0,24,235,12,3
	.word	151917
	.byte	24,24,238,12,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	137200
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_FLASHCON0',0,24,243,12,3
	.word	151978
	.byte	24,24,246,12,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	137418
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_FLASHCON1',0,24,251,12,3
	.word	152045
	.byte	24,24,254,12,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	137609
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_FLASHCON2',0,24,131,13,3
	.word	152112
	.byte	24,24,134,13,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	137909
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_FLASHCON3',0,24,139,13,3
	.word	152179
	.byte	24,24,142,13,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	138214
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_FLASHCON4',0,24,147,13,3
	.word	152246
	.byte	24,24,150,13,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	138315
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_FPU_TRAP_CON',0,24,155,13,3
	.word	152313
	.byte	24,24,158,13,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	138664
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_FPU_TRAP_OPC',0,24,163,13,3
	.word	152383
	.byte	24,24,166,13,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	138824
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_FPU_TRAP_PC',0,24,171,13,3
	.word	152453
	.byte	24,24,174,13,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	138905
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_FPU_TRAP_SRC1',0,24,179,13,3
	.word	152522
	.byte	24,24,182,13,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	138992
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_FPU_TRAP_SRC2',0,24,187,13,3
	.word	152593
	.byte	24,24,190,13,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	139079
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_FPU_TRAP_SRC3',0,24,195,13,3
	.word	152664
	.byte	24,24,198,13,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	139166
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_ICNT',0,24,203,13,3
	.word	152735
	.byte	24,24,206,13,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	139257
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_ICR',0,24,211,13,3
	.word	152797
	.byte	24,24,214,13,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	139399
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_ISP',0,24,219,13,3
	.word	152858
	.byte	24,24,222,13,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	139465
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_KRST0',0,24,227,13,3
	.word	152919
	.byte	24,24,230,13,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	139576
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_KRST1',0,24,235,13,3
	.word	152982
	.byte	24,24,238,13,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	139668
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_KRSTCLR',0,24,243,13,3
	.word	153045
	.byte	24,24,246,13,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	139764
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_LCX',0,24,251,13,3
	.word	153110
	.byte	24,24,254,13,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	139870
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_LPB_SPROT_ACCENA_R',0,24,131,14,3
	.word	153171
	.byte	24,24,134,14,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	140453
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_LPB_SPROT_ACCENB_R',0,24,139,14,3
	.word	153247
	.byte	24,24,142,14,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	141046
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_M1CNT',0,24,147,14,3
	.word	153323
	.byte	24,24,150,14,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	141139
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_M2CNT',0,24,155,14,3
	.word	153386
	.byte	24,24,158,14,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	141232
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_M3CNT',0,24,163,14,3
	.word	153449
	.byte	24,24,166,14,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	141325
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_OSEL',0,24,171,14,3
	.word	153512
	.byte	24,24,174,14,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	141398
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_PC',0,24,179,14,3
	.word	153574
	.byte	24,24,182,14,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	141483
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_PCON0',0,24,187,14,3
	.word	153634
	.byte	24,24,190,14,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	141599
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_PCON1',0,24,195,14,3
	.word	153697
	.byte	24,24,198,14,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	141710
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_PCON2',0,24,203,14,3
	.word	153760
	.byte	24,24,206,14,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	141811
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_PCXI',0,24,211,14,3
	.word	153823
	.byte	24,24,214,14,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	141964
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_PIEAR',0,24,219,14,3
	.word	153885
	.byte	24,24,222,14,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	142033
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_PIETR',0,24,227,14,3
	.word	153948
	.byte	24,24,230,14,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	142317
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_PMA0',0,24,235,14,3
	.word	154011
	.byte	24,24,238,14,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	142408
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_PMA1',0,24,243,14,3
	.word	154073
	.byte	24,24,246,14,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	142499
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_PMA2',0,24,251,14,3
	.word	154135
	.byte	24,24,254,14,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	142590
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_PSTR',0,24,131,15,3
	.word	154197
	.byte	24,24,134,15,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	142793
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_PSW',0,24,139,15,3
	.word	154259
	.byte	24,24,142,15,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	142998
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_RGN_ACCENA',0,24,147,15,3
	.word	154320
	.byte	24,24,150,15,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	143565
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_RGN_ACCENB',0,24,155,15,3
	.word	154388
	.byte	24,24,158,15,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	144142
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_RGN_LA',0,24,163,15,3
	.word	154456
	.byte	24,24,166,15,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	144237
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_RGN_UA',0,24,171,15,3
	.word	154520
	.byte	24,24,174,15,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	144332
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_SEGEN',0,24,179,15,3
	.word	154584
	.byte	24,24,182,15,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	144460
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_SFR_SPROT_ACCENA_W',0,24,187,15,3
	.word	154647
	.byte	24,24,190,15,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	145043
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_SFR_SPROT_ACCENB_W',0,24,195,15,3
	.word	154723
	.byte	24,24,198,15,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	145636
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_SMACON',0,24,203,15,3
	.word	154799
	.byte	24,24,206,15,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	145754
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_SPR_SPROT_RGNACCENA_R',0,24,211,15,3
	.word	154863
	.byte	24,24,214,15,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	146343
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_SPR_SPROT_RGNACCENB_R',0,24,219,15,3
	.word	154942
	.byte	24,24,222,15,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	146942
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_SWEVT',0,24,227,15,3
	.word	155021
	.byte	24,24,230,15,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	147096
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_SYSCON',0,24,235,15,3
	.word	155084
	.byte	24,24,238,15,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	147395
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_TASK_ASI',0,24,243,15,3
	.word	155148
	.byte	24,24,246,15,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	147493
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_TPS_CON',0,24,251,15,3
	.word	155214
	.byte	24,24,254,15,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	147665
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_TPS_EXTIM_CLASS_EN',0,24,131,16,3
	.word	155279
	.byte	24,24,134,16,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	147794
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_TPS_EXTIM_ENTRY_CVAL',0,24,139,16,3
	.word	155355
	.byte	24,24,142,16,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	147924
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_TPS_EXTIM_ENTRY_LVAL',0,24,147,16,3
	.word	155433
	.byte	24,24,150,16,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	148076
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_TPS_EXTIM_EXIT_CVAL',0,24,155,16,3
	.word	155511
	.byte	24,24,158,16,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	148203
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_TPS_EXTIM_EXIT_LVAL',0,24,163,16,3
	.word	155588
	.byte	24,24,166,16,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	148352
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_TPS_EXTIM_FCX',0,24,171,16,3
	.word	155665
	.byte	24,24,174,16,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	148466
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_TPS_EXTIM_STAT',0,24,179,16,3
	.word	155736
	.byte	24,24,182,16,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	148710
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_TPS_TIMER',0,24,187,16,3
	.word	155808
	.byte	24,24,190,16,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	148790
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_TRIG_ACC',0,24,195,16,3
	.word	155875
	.byte	24,24,198,16,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	148985
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_TR_ADR',0,24,203,16,3
	.word	155941
	.byte	24,24,206,16,9,4,13
	.byte	'U',0
	.word	174
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	2262
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	149058
	.byte	4,2,35,0,0,26
	.byte	'Ifx_CPU_TR_EVT',0,24,211,16,3
	.word	156005
	.byte	22
	.byte	'_Ifx_CPU_RGN',0,24,223,16,25,16,13
	.byte	'LA',0
	.word	154456
	.byte	4,2,35,0,13
	.byte	'UA',0
	.word	154520
	.byte	4,2,35,4,13
	.byte	'ACCENA',0
	.word	154320
	.byte	4,2,35,8,13
	.byte	'ACCENB',0
	.word	154388
	.byte	4,2,35,12,0,7
	.word	156069
	.byte	26
	.byte	'Ifx_CPU_RGN',0,24,229,16,3
	.word	156145
	.byte	22
	.byte	'_Ifx_CPU_BLK',0,24,244,16,25,12,13
	.byte	'RABR',0
	.word	149629
	.byte	4,2,35,0,13
	.byte	'OTAR',0
	.word	149563
	.byte	4,2,35,4,13
	.byte	'OMASK',0
	.word	149496
	.byte	4,2,35,8,0,7
	.word	156171
	.byte	26
	.byte	'Ifx_CPU_BLK',0,24,249,16,3
	.word	156234
	.byte	22
	.byte	'_Ifx_CPU_FPU_TRAP',0,24,136,17,25,28,13
	.byte	'CON',0
	.word	152313
	.byte	4,2,35,0,13
	.byte	'PC',0
	.word	152453
	.byte	4,2,35,4,13
	.byte	'OPC',0
	.word	152383
	.byte	4,2,35,8,13
	.byte	'reserved_C',0
	.word	2773
	.byte	4,2,35,12,13
	.byte	'SRC1',0
	.word	152522
	.byte	4,2,35,16,13
	.byte	'SRC2',0
	.word	152593
	.byte	4,2,35,20,13
	.byte	'SRC3',0
	.word	152664
	.byte	4,2,35,24,0,7
	.word	156260
	.byte	26
	.byte	'Ifx_CPU_FPU_TRAP',0,24,145,17,3
	.word	156385
	.byte	22
	.byte	'_Ifx_CPU_DPR',0,24,160,17,25,8,13
	.byte	'L',0
	.word	151604
	.byte	4,2,35,0,13
	.byte	'U',0
	.word	151667
	.byte	4,2,35,4,0,7
	.word	156416
	.byte	26
	.byte	'Ifx_CPU_DPR',0,24,164,17,3
	.word	156458
	.byte	22
	.byte	'_Ifx_CPU_CPR',0,24,179,17,25,8,13
	.byte	'L',0
	.word	150010
	.byte	4,2,35,0,13
	.byte	'U',0
	.word	150073
	.byte	4,2,35,4,0,7
	.word	156484
	.byte	26
	.byte	'Ifx_CPU_CPR',0,24,183,17,3
	.word	156526
	.byte	14,12
	.word	155808
	.byte	15,2,0,22
	.byte	'_Ifx_CPU_TPS',0,24,198,17,25,16,13
	.byte	'CON',0
	.word	155214
	.byte	4,2,35,0,13
	.byte	'TIMER',0
	.word	156552
	.byte	12,2,35,4,0,7
	.word	156561
	.byte	26
	.byte	'Ifx_CPU_TPS',0,24,202,17,3
	.word	156609
	.byte	22
	.byte	'_Ifx_CPU_TPS_EXTIM',0,24,217,17,25,28,13
	.byte	'ENTRY_LVAL',0
	.word	155433
	.byte	4,2,35,0,13
	.byte	'ENTRY_CVAL',0
	.word	155355
	.byte	4,2,35,4,13
	.byte	'EXIT_LVAL',0
	.word	155588
	.byte	4,2,35,8,13
	.byte	'EXIT_CVAL',0
	.word	155511
	.byte	4,2,35,12,13
	.byte	'CLASS_EN',0
	.word	155279
	.byte	4,2,35,16,13
	.byte	'STAT',0
	.word	155736
	.byte	4,2,35,20,13
	.byte	'FCX',0
	.word	155665
	.byte	4,2,35,24,0,7
	.word	156635
	.byte	26
	.byte	'Ifx_CPU_TPS_EXTIM',0,24,226,17,3
	.word	156784
	.byte	22
	.byte	'_Ifx_CPU_TR',0,24,241,17,25,8,13
	.byte	'EVT',0
	.word	156005
	.byte	4,2,35,0,13
	.byte	'ADR',0
	.word	155941
	.byte	4,2,35,4,0,7
	.word	156816
	.byte	26
	.byte	'Ifx_CPU_TR',0,24,245,17,3
	.word	156861
	.byte	26
	.byte	'SpiCommsTypes',0,4,178,3,3
	.word	1671
.L641:
	.byte	12,4,139,4,9,1,13
	.byte	'KernelStatus',0
	.word	1754
	.byte	1,2,35,0,0,26
	.byte	'Spi_RuntimeKernelType',0,4,156,4,3
	.word	156909
	.byte	8
	.word	1873
	.byte	8
	.word	1796
	.byte	8
	.word	8666
.L637:
	.byte	12,4,159,4,9,24,13
	.byte	'KernelLock',0
	.word	292
	.byte	4,2,35,0,13
	.byte	'SeqStatus',0
	.word	156969
	.byte	4,2,35,4,13
	.byte	'JobStatus',0
	.word	156974
	.byte	4,2,35,8,13
	.byte	'TxBuffer',0
	.word	1734
	.byte	4,2,35,12,13
	.byte	'RxBuffer',0
	.word	1734
	.byte	4,2,35,16,13
	.byte	'ChannelBufPointers',0
	.word	156979
	.byte	4,2,35,20,0,26
	.byte	'Spi_RunTimeCoreConfigType',0,4,185,4,3
	.word	156984
	.byte	8
	.word	156984
.L634:
	.byte	14,24
	.word	157148
	.byte	15,5,0,8
	.word	156909
.L635:
	.byte	14,24
	.word	157162
	.byte	15,5,0
.L638:
	.byte	14,24
	.word	8666
	.byte	15,1,0
.L639:
	.byte	14,2
	.word	1873
	.byte	15,1,0
.L640:
	.byte	14,2
	.word	1796
	.byte	15,1,0,0
	.sdecl	'.debug_abbrev',debug
	.sect	'.debug_abbrev'
.L191:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,16,6,0,0,2,36,0,3,8,11,15,62,15,0,0,3,46,1,3,8,32,13,58,15,59,15
	.byte	57,15,54,15,39,12,0,0,4,5,0,3,8,58,15,59,15,57,15,73,19,0,0,5,11,0,0,0,6,59,0,3,8,0,0,7,53,0,73,19,0,0
	.byte	8,15,0,73,19,0,0,9,38,0,73,19,0,0,10,46,1,3,8,58,15,59,15,57,15,54,15,39,12,63,12,60,12,0,0,11,46,0,3
	.byte	8,58,15,59,15,57,15,73,19,54,15,39,12,63,12,60,12,0,0,12,19,1,58,15,59,15,57,15,11,15,0,0,13,13,0,3,8
	.byte	73,19,11,15,56,9,0,0,14,1,1,11,15,73,19,0,0,15,33,0,47,15,0,0,16,4,1,58,15,59,15,57,15,11,15,0,0,17,40
	.byte	0,3,8,28,13,0,0,18,46,1,49,19,0,0,19,5,0,49,19,0,0,20,46,1,3,8,58,15,59,15,57,15,73,19,54,15,39,12,63
	.byte	12,60,12,0,0,21,46,0,3,8,58,15,59,15,57,15,54,15,39,12,63,12,60,12,0,0,22,19,1,3,8,58,15,59,15,57,15,11
	.byte	15,0,0,23,13,0,3,8,11,15,73,19,13,15,12,15,56,9,0,0,24,23,1,58,15,59,15,57,15,11,15,0,0,25,21,0,54,15
	.byte	0,0,26,22,0,3,8,58,15,59,15,57,15,73,19,0,0,27,21,0,54,15,39,12,0,0,28,21,1,54,15,39,12,0,0,29,5,0,73
	.byte	19,0,0,30,21,1,73,19,54,15,39,12,0,0,31,21,0,73,19,54,15,39,12,0,0,0
	.sdecl	'.debug_line',debug
	.sect	'.debug_line'
.L192:
	.word	.L954-.L953
.L953:
	.half	3
	.word	.L956-.L955
.L955:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\OS\\Portable',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\McalLib\\ssc\\inc',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Spi\\ssc\\inc',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Autosar_Srv',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Integration',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Sfr\\TC39xB\\_Reg',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Platform',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\Callout',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\Config',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\OS\\Kernel',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\NvM',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Dem',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Dcm',0,0
	.byte	'Os_Pl_Inl.h',0,1,0,0
	.byte	'McalLib.h',0,2,0,0
	.byte	'Spi.h',0,3,0,0
	.byte	'..\\Mcal\\Tricore\\Spi\\ssc\\src\\Spi.c',0,0,0,0
	.byte	'Mcal_Wrapper.h',0,4,0,0
	.byte	'SchM_Spi.h',0,5,0,0
	.byte	'IfxQspi_regdef.h',0,6,0,0
	.byte	'Platform_Types.h',0,7,0,0
	.byte	'Std_Types.h',0,7,0,0
	.byte	'Ifx_TypesReg.h',0,6,0,0
	.byte	'IfxPort_regdef.h',0,6,0,0
	.byte	'Rte_Type.h',0,8,0,0
	.byte	'ComStack_Types_Cfg.h',0,9,0,0
	.byte	'ComStack_Types.h',0,4,0,0
	.byte	'Os_BasicTypes.h',0,1,0,0
	.byte	'Os_Pl_Types.h',0,1,0,0
	.byte	'Os_AsrTypes.h',0,10,0,0
	.byte	'Os_OsekTypes.h',0,10,0,0
	.byte	'Os_Pl_HwDef.h',0,1,0,0
	.byte	'Os_Types.h',0,10,0,0
	.byte	'NvM_Types.h',0,11,0,0
	.byte	'Dem_Types.h',0,12,0,0
	.byte	'Dcm_Types.h',0,13,0,0
	.byte	'IfxCpu_regdef.h',0,6,0,0,0
.L956:
.L954:
	.sdecl	'.debug_info',debug,cluster('Spi_Init')
	.sect	'.debug_info'
.L193:
	.word	292
	.half	3
	.word	.L194
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Spi\\ssc\\src\\Spi.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L196,.L195
	.byte	2
	.word	.L189
	.byte	3
	.byte	'Spi_Init',0,1,238,30,6,1,1,1
	.word	.L134,.L356,.L133
	.byte	4
	.byte	'ConfigPtr',0,1,238,30,44
	.word	.L357,.L358
	.byte	5
	.word	.L134,.L356
	.byte	6
	.byte	'CoreId',0,1,240,30,10
	.word	.L359,.L360
	.byte	6
	.byte	'CoreConfigPtr',0,1,241,30,29
	.word	.L361,.L362
	.byte	6
	.byte	'HwMap',0,1,242,30,9
	.word	.L363,.L364
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Spi_Init')
	.sect	'.debug_abbrev'
.L194:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Spi_Init')
	.sect	'.debug_line'
.L195:
	.word	.L958-.L957
.L957:
	.half	3
	.word	.L960-.L959
.L959:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Spi\\ssc\\src\\Spi.c',0,0,0,0,0
.L960:
	.byte	5,6,7,0,5,2
	.word	.L134
	.byte	3,237,30,1,5,30,9
	.half	.L645-.L134
	.byte	3,20,1,5,12,9
	.half	.L644-.L645
	.byte	1,5,5,9
	.half	.L648-.L644
	.byte	3,2,1,5,26,9
	.half	.L961-.L648
	.byte	1,5,56,9
	.half	.L962-.L961
	.byte	3,2,1,5,19,9
	.half	.L649-.L962
	.byte	3,5,1,5,15,9
	.half	.L650-.L649
	.byte	3,2,1,5,9,9
	.half	.L651-.L650
	.byte	3,15,1,5,53,9
	.half	.L963-.L651
	.byte	3,17,1,5,43,9
	.half	.L964-.L963
	.byte	3,96,1,5,34,9
	.half	.L3-.L964
	.byte	3,5,1,5,7,9
	.half	.L653-.L3
	.byte	1,5,9,7,9
	.half	.L965-.L653
	.byte	3,10,1,5,30,9
	.half	.L966-.L965
	.byte	3,6,1,5,25,9
	.half	.L655-.L966
	.byte	3,6,1,5,37,9
	.half	.L657-.L655
	.byte	3,2,1,5,9,9
	.half	.L659-.L657
	.byte	3,3,1,5,29,9
	.half	.L967-.L659
	.byte	1,5,51,9
	.half	.L968-.L967
	.byte	1,5,50,9
	.half	.L4-.L968
	.byte	3,96,1,5,43,9
	.half	.L2-.L4
	.byte	1,5,38,7,9
	.half	.L969-.L2
	.byte	3,52,1,5,5,9
	.half	.L661-.L969
	.byte	1,5,24,7,9
	.half	.L970-.L661
	.byte	3,2,1,5,1,7,9
	.half	.L5-.L970
	.byte	3,27,1,7,9
	.half	.L197-.L5
	.byte	0,1,1
.L958:
	.sdecl	'.debug_ranges',debug,cluster('Spi_Init')
	.sect	'.debug_ranges'
.L196:
	.word	-1,.L134,0,.L197-.L134,0,0
	.sdecl	'.debug_info',debug,cluster('Spi_DeInit')
	.sect	'.debug_info'
.L198:
	.word	318
	.half	3
	.word	.L199
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Spi\\ssc\\src\\Spi.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L201,.L200
	.byte	2
	.word	.L189
	.byte	3
	.byte	'Spi_DeInit',0,1,245,31,16
	.word	.L363
	.byte	1,1,1
	.word	.L136,.L365,.L135
	.byte	4
	.word	.L136,.L365
	.byte	5
	.byte	'RetVal',0,1,247,31,18
	.word	.L363,.L366
	.byte	5
	.byte	'LoopIndex',0,1,251,31,9
	.word	.L363,.L367
	.byte	5
	.byte	'CoreId',0,1,128,32,10
	.word	.L359,.L368
	.byte	5
	.byte	'temp',0,1,129,32,17
	.word	.L369,.L370
	.byte	5
	.byte	'ClearGlobalPtr',0,1,131,32,10
	.word	.L363,.L371
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Spi_DeInit')
	.sect	'.debug_abbrev'
.L199:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Spi_DeInit')
	.sect	'.debug_line'
.L200:
	.word	.L972-.L971
.L971:
	.half	3
	.word	.L974-.L973
.L973:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Spi\\ssc\\src\\Spi.c',0,0,0,0,0
.L974:
	.byte	5,35,7,0,5,2
	.word	.L136
	.byte	3,255,31,1,5,17,9
	.half	.L662-.L136
	.byte	1,5,25,9
	.half	.L664-.L662
	.byte	3,3,1,5,10,9
	.half	.L665-.L664
	.byte	3,20,1,5,32,9
	.half	.L666-.L665
	.byte	3,3,1,5,5,9
	.half	.L663-.L666
	.byte	3,1,1,5,21,7,9
	.half	.L975-.L663
	.byte	3,18,1,5,11,9
	.half	.L667-.L975
	.byte	3,25,1,5,59,9
	.half	.L976-.L667
	.byte	3,5,1,5,45,9
	.half	.L669-.L976
	.byte	3,1,1,5,61,9
	.half	.L977-.L669
	.byte	3,97,1,5,36,9
	.half	.L8-.L977
	.byte	3,5,1,5,9,9
	.half	.L671-.L8
	.byte	1,5,32,7,9
	.half	.L978-.L671
	.byte	3,12,1,5,11,9
	.half	.L673-.L978
	.byte	3,8,1,9
	.half	.L979-.L673
	.byte	3,5,1,5,31,9
	.half	.L980-.L979
	.byte	1,5,57,9
	.half	.L674-.L980
	.byte	1,5,11,9
	.half	.L675-.L674
	.byte	3,1,1,5,31,9
	.half	.L981-.L675
	.byte	1,5,43,9
	.half	.L982-.L981
	.byte	1,5,72,9
	.half	.L9-.L982
	.byte	3,97,1,5,61,9
	.half	.L7-.L9
	.byte	1,5,7,7,9
	.half	.L983-.L7
	.byte	3,36,1,5,25,9
	.half	.L984-.L983
	.byte	1,5,36,9
	.half	.L985-.L984
	.byte	1,5,34,9
	.half	.L986-.L985
	.byte	1,5,21,9
	.half	.L987-.L986
	.byte	3,2,1,5,62,9
	.half	.L668-.L987
	.byte	1,5,12,9
	.half	.L11-.L668
	.byte	3,3,1,5,30,9
	.half	.L988-.L11
	.byte	1,5,9,9
	.half	.L989-.L988
	.byte	1,5,26,7,9
	.half	.L990-.L989
	.byte	3,2,1,5,73,9
	.half	.L12-.L990
	.byte	3,123,1,5,62,9
	.half	.L10-.L12
	.byte	1,5,7,7,9
	.half	.L991-.L10
	.byte	3,11,1,5,9,7,9
	.half	.L992-.L991
	.byte	3,2,1,5,30,9
	.half	.L993-.L992
	.byte	1,5,14,9
	.half	.L13-.L993
	.byte	3,7,1,5,1,9
	.half	.L676-.L13
	.byte	3,11,1,5,14,7,9
	.half	.L6-.L676
	.byte	3,124,1,5,1,9
	.half	.L994-.L6
	.byte	3,4,1,7,9
	.half	.L202-.L994
	.byte	0,1,1
.L972:
	.sdecl	'.debug_ranges',debug,cluster('Spi_DeInit')
	.sect	'.debug_ranges'
.L201:
	.word	-1,.L136,0,.L202-.L136,0,0
	.sdecl	'.debug_info',debug,cluster('Spi_SetupEB')
	.sect	'.debug_info'
.L203:
	.word	374
	.half	3
	.word	.L204
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Spi\\ssc\\src\\Spi.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L206,.L205
	.byte	2
	.word	.L189
	.byte	3
	.byte	'Spi_SetupEB',0,1,199,41,16
	.word	.L363
	.byte	1,1,1
	.word	.L142,.L372,.L141
	.byte	4
	.byte	'Channel',0,1,201,41,27
	.word	.L373,.L374
	.byte	4
	.byte	'SrcDataBufferPtr',0,1,202,41,37
	.word	.L375,.L376
	.byte	4
	.byte	'DesDataBufferPtr',0,1,203,41,37
	.word	.L377,.L378
	.byte	4
	.byte	'Length',0,1,204,41,32
	.word	.L379,.L380
	.byte	5
	.word	.L142,.L372
	.byte	6
	.byte	'RetVal',0,1,207,41,18
	.word	.L363,.L381
	.byte	6
	.byte	'CoreId',0,1,210,41,10
	.word	.L359,.L382
	.byte	6
	.byte	'ChannelId',0,1,211,41,9
	.word	.L363,.L383
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Spi_SetupEB')
	.sect	'.debug_abbrev'
.L204:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6
	.byte	52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Spi_SetupEB')
	.sect	'.debug_line'
.L205:
	.word	.L996-.L995
.L995:
	.half	3
	.word	.L998-.L997
.L997:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Spi\\ssc\\src\\Spi.c',0,0,0,0,0
.L998:
	.byte	5,16,7,0,5,2
	.word	.L142
	.byte	3,198,41,1,5,35,9
	.half	.L698-.L142
	.byte	3,11,1,5,15,9
	.half	.L693-.L698
	.byte	3,51,1,5,35,9
	.half	.L999-.L693
	.byte	1,5,50,9
	.half	.L1000-.L999
	.byte	1,5,23,9
	.half	.L695-.L1000
	.byte	3,5,1,5,5,9
	.half	.L700-.L695
	.byte	3,127,1,5,23,9
	.half	.L1001-.L700
	.byte	1,5,31,9
	.half	.L1002-.L1001
	.byte	1,5,23,9
	.half	.L1003-.L1002
	.byte	3,1,1,5,43,9
	.half	.L1004-.L1003
	.byte	1,5,5,9
	.half	.L1005-.L1004
	.byte	3,1,1,5,23,9
	.half	.L1006-.L1005
	.byte	1,5,31,9
	.half	.L1007-.L1006
	.byte	1,5,23,9
	.half	.L1008-.L1007
	.byte	3,1,1,5,43,9
	.half	.L1009-.L1008
	.byte	1,5,5,9
	.half	.L1010-.L1009
	.byte	3,1,1,5,23,9
	.half	.L1011-.L1010
	.byte	1,5,31,9
	.half	.L1012-.L1011
	.byte	1,5,23,9
	.half	.L1013-.L1012
	.byte	3,1,1,5,50,9
	.half	.L1014-.L1013
	.byte	1,5,12,9
	.half	.L1015-.L1014
	.byte	3,5,1,5,1,9
	.half	.L699-.L1015
	.byte	3,6,1,7,9
	.half	.L207-.L699
	.byte	0,1,1
.L996:
	.sdecl	'.debug_ranges',debug,cluster('Spi_SetupEB')
	.sect	'.debug_ranges'
.L206:
	.word	-1,.L142,0,.L207-.L142,0,0
	.sdecl	'.debug_info',debug,cluster('Spi_GetStatus')
	.sect	'.debug_info'
.L208:
	.word	250
	.half	3
	.word	.L209
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Spi\\ssc\\src\\Spi.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L211,.L210
	.byte	2
	.word	.L189
	.byte	3
	.byte	'Spi_GetStatus',0,1,224,43,16
	.word	.L384
	.byte	1,1,1
	.word	.L148,.L385,.L147
	.byte	4
	.word	.L148,.L385
	.byte	5
	.byte	'RetVal',0,1,226,43,18
	.word	.L384,.L386
	.byte	5
	.byte	'temp',0,1,227,43,17
	.word	.L369,.L387
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Spi_GetStatus')
	.sect	'.debug_abbrev'
.L209:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Spi_GetStatus')
	.sect	'.debug_line'
.L210:
	.word	.L1017-.L1016
.L1016:
	.half	3
	.word	.L1019-.L1018
.L1018:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Spi\\ssc\\src\\Spi.c',0,0,0,0,0
.L1019:
	.byte	5,25,7,0,5,2
	.word	.L148
	.byte	3,225,43,1,5,27,9
	.half	.L709-.L148
	.byte	3,13,1,5,46,9
	.half	.L1020-.L709
	.byte	1,5,3,9
	.half	.L1021-.L1020
	.byte	1,5,22,7,9
	.half	.L1022-.L1021
	.byte	3,116,1,5,26,9
	.half	.L710-.L1022
	.byte	3,19,1,5,32,9
	.half	.L711-.L710
	.byte	1,5,3,9
	.half	.L26-.L711
	.byte	3,24,1,5,1,9
	.half	.L1023-.L26
	.byte	3,1,1,7,9
	.half	.L212-.L1023
	.byte	0,1,1
.L1017:
	.sdecl	'.debug_ranges',debug,cluster('Spi_GetStatus')
	.sect	'.debug_ranges'
.L211:
	.word	-1,.L148,0,.L212-.L148,0,0
	.sdecl	'.debug_info',debug,cluster('Spi_GetJobResult')
	.sect	'.debug_info'
.L213:
	.word	275
	.half	3
	.word	.L214
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Spi\\ssc\\src\\Spi.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L216,.L215
	.byte	2
	.word	.L189
	.byte	3
	.byte	'Spi_GetJobResult',0,1,183,42,19
	.word	.L388
	.byte	1,1,1
	.word	.L144,.L389,.L143
	.byte	4
	.byte	'Job',0,1,183,42,54
	.word	.L390,.L391
	.byte	5
	.word	.L144,.L389
	.byte	6
	.byte	'JobResult',0,1,185,42,21
	.word	.L388,.L392
	.byte	6
	.byte	'CoreId',0,1,188,42,10
	.word	.L359,.L393
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Spi_GetJobResult')
	.sect	'.debug_abbrev'
.L214:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6
	.byte	52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Spi_GetJobResult')
	.sect	'.debug_line'
.L215:
	.word	.L1025-.L1024
.L1024:
	.half	3
	.word	.L1027-.L1026
.L1026:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Spi\\ssc\\src\\Spi.c',0,0,0,0,0
.L1027:
	.byte	5,19,7,0,5,2
	.word	.L144
	.byte	3,182,42,1,5,35,9
	.half	.L702-.L144
	.byte	3,5,1,5,7,9
	.half	.L701-.L702
	.byte	3,58,1,5,25,9
	.half	.L1028-.L701
	.byte	1,5,33,9
	.half	.L1029-.L1028
	.byte	1,5,8,9
	.half	.L1030-.L1029
	.byte	3,1,1,5,28,9
	.half	.L1031-.L1030
	.byte	1,5,39,9
	.half	.L1032-.L1031
	.byte	1,5,7,9
	.half	.L703-.L1032
	.byte	1,5,1,9
	.half	.L704-.L703
	.byte	3,9,1,7,9
	.half	.L217-.L704
	.byte	0,1,1
.L1025:
	.sdecl	'.debug_ranges',debug,cluster('Spi_GetJobResult')
	.sect	'.debug_ranges'
.L216:
	.word	-1,.L144,0,.L217-.L144,0,0
	.sdecl	'.debug_info',debug,cluster('Spi_GetSequenceResult')
	.sect	'.debug_info'
.L218:
	.word	307
	.half	3
	.word	.L219
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Spi\\ssc\\src\\Spi.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L221,.L220
	.byte	2
	.word	.L189
	.byte	3
	.byte	'Spi_GetSequenceResult',0,1,153,43,19
	.word	.L394
	.byte	1,1,1
	.word	.L146,.L395,.L145
	.byte	4
	.byte	'Sequence',0,1,153,43,64
	.word	.L396,.L397
	.byte	5
	.word	.L146,.L395
	.byte	6
	.byte	'SeqResult',0,1,155,43,21
	.word	.L394,.L398
	.byte	6
	.byte	'CoreId',0,1,159,43,10
	.word	.L359,.L399
	.byte	6
	.byte	'SeqIndex',0,1,160,43,9
	.word	.L363,.L400
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Spi_GetSequenceResult')
	.sect	'.debug_abbrev'
.L219:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6
	.byte	52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Spi_GetSequenceResult')
	.sect	'.debug_line'
.L220:
	.word	.L1034-.L1033
.L1033:
	.half	3
	.word	.L1036-.L1035
.L1035:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Spi\\ssc\\src\\Spi.c',0,0,0,0,0
.L1036:
	.byte	5,19,7,0,5,2
	.word	.L146
	.byte	3,152,43,1,5,35,9
	.half	.L706-.L146
	.byte	3,6,1,5,14,9
	.half	.L705-.L706
	.byte	3,28,1,5,34,9
	.half	.L1037-.L705
	.byte	1,5,50,9
	.half	.L1038-.L1037
	.byte	1,5,17,9
	.half	.L707-.L1038
	.byte	3,6,1,5,35,9
	.half	.L1039-.L707
	.byte	1,5,43,9
	.half	.L1040-.L1039
	.byte	1,5,54,9
	.half	.L1041-.L1040
	.byte	1,5,1,9
	.half	.L708-.L1041
	.byte	3,3,1,7,9
	.half	.L222-.L708
	.byte	0,1,1
.L1034:
	.sdecl	'.debug_ranges',debug,cluster('Spi_GetSequenceResult')
	.sect	'.debug_ranges'
.L221:
	.word	-1,.L146,0,.L222-.L146,0,0
	.sdecl	'.debug_info',debug,cluster('Spi_SyncTransmit')
	.sect	'.debug_info'
.L223:
	.word	349
	.half	3
	.word	.L224
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Spi\\ssc\\src\\Spi.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L226,.L225
	.byte	2
	.word	.L189
	.byte	3
	.byte	'Spi_SyncTransmit',0,1,241,34,16
	.word	.L363
	.byte	1,1,1
	.word	.L138,.L401,.L137
	.byte	4
	.byte	'Sequence',0,1,241,34,56
	.word	.L402,.L403
	.byte	5
	.word	.L138,.L401
	.byte	6
	.byte	'RetVal',0,1,246,34,18
	.word	.L363,.L404
	.byte	6
	.byte	'CoreId',0,1,247,34,10
	.word	.L359,.L405
	.byte	6
	.byte	'CoreConfigPtr',0,1,248,34,29
	.word	.L361,.L406
	.byte	6
	.byte	'PhysicalSeqId',0,1,249,34,9
	.word	.L363,.L407
	.byte	6
	.byte	'temp',0,1,250,34,9
	.word	.L363,.L408
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Spi_SyncTransmit')
	.sect	'.debug_abbrev'
.L224:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6
	.byte	52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Spi_SyncTransmit')
	.sect	'.debug_line'
.L225:
	.word	.L1043-.L1042
.L1042:
	.half	3
	.word	.L1045-.L1044
.L1044:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Spi\\ssc\\src\\Spi.c',0,0,0,0,0
.L1045:
	.byte	5,16,7,0,5,2
	.word	.L138
	.byte	3,240,34,1,5,25,9
	.half	.L678-.L138
	.byte	3,5,1,5,35,9
	.half	.L680-.L678
	.byte	3,1,1,5,17,9
	.half	.L677-.L680
	.byte	1,5,19,9
	.half	.L683-.L677
	.byte	3,28,1,5,39,9
	.half	.L1046-.L683
	.byte	1,5,55,9
	.half	.L1047-.L1046
	.byte	1,5,56,9
	.half	.L679-.L1047
	.byte	3,6,1,5,44,9
	.half	.L684-.L679
	.byte	3,1,1,5,25,9
	.half	.L1048-.L684
	.byte	1,5,44,9
	.half	.L685-.L1048
	.byte	1,5,59,9
	.half	.L1049-.L685
	.byte	1,5,28,9
	.half	.L686-.L1049
	.byte	3,6,1,5,9,9
	.half	.L682-.L686
	.byte	3,14,1,5,29,9
	.half	.L1050-.L682
	.byte	1,5,35,9
	.half	.L1051-.L1050
	.byte	1,5,8,9
	.half	.L1052-.L1051
	.byte	1,5,13,7,9
	.half	.L1053-.L1052
	.byte	3,1,1,5,31,9
	.half	.L1054-.L1053
	.byte	1,5,39,9
	.half	.L1055-.L1054
	.byte	1,5,52,9
	.half	.L1056-.L1055
	.byte	1,5,7,7,9
	.half	.L1057-.L1056
	.byte	3,9,1,5,25,9
	.half	.L1058-.L1057
	.byte	1,5,61,9
	.half	.L1059-.L1058
	.byte	1,5,46,9
	.half	.L1060-.L1059
	.byte	1,5,7,9
	.half	.L1061-.L1060
	.byte	3,4,1,5,27,9
	.half	.L1062-.L1061
	.byte	1,5,50,9
	.half	.L1063-.L1062
	.byte	1,5,48,9
	.half	.L1064-.L1063
	.byte	1,5,29,9
	.half	.L1065-.L1064
	.byte	3,5,1,5,34,9
	.half	.L1066-.L1065
	.byte	3,8,1,5,14,9
	.half	.L681-.L1066
	.byte	1,5,30,9
	.half	.L689-.L681
	.byte	3,5,1,5,7,9
	.half	.L688-.L689
	.byte	3,1,1,5,25,9
	.half	.L1067-.L688
	.byte	1,5,7,9
	.half	.L1068-.L1067
	.byte	1,5,25,9
	.half	.L1069-.L1068
	.byte	1,5,33,9
	.half	.L1070-.L1069
	.byte	1,5,60,9
	.half	.L1071-.L1070
	.byte	1,5,63,9
	.half	.L1072-.L1071
	.byte	1,5,58,9
	.half	.L1073-.L1072
	.byte	1,5,46,9
	.half	.L1074-.L1073
	.byte	1,5,8,9
	.half	.L1075-.L1074
	.byte	3,18,1,5,28,9
	.half	.L1076-.L1075
	.byte	1,5,49,9
	.half	.L1077-.L1076
	.byte	1,5,29,9
	.half	.L1078-.L1077
	.byte	3,3,1,5,68,9
	.half	.L1079-.L1078
	.byte	3,84,1,5,29,9
	.half	.L16-.L1079
	.byte	3,201,0,1,5,34,9
	.half	.L1080-.L16
	.byte	3,9,1,5,56,9
	.half	.L1081-.L1080
	.byte	1,5,3,9
	.half	.L18-.L1081
	.byte	3,8,1,5,1,9
	.half	.L690-.L18
	.byte	3,1,1,7,9
	.half	.L227-.L690
	.byte	0,1,1
.L1043:
	.sdecl	'.debug_ranges',debug,cluster('Spi_SyncTransmit')
	.sect	'.debug_ranges'
.L226:
	.word	-1,.L138,0,.L227-.L138,0,0
	.sdecl	'.debug_info',debug,cluster('Spi_lAsyncInitPtrRuntimeVar')
	.sect	'.debug_info'
.L228:
	.word	242
	.half	3
	.word	.L229
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Spi\\ssc\\src\\Spi.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L231,.L230
	.byte	2
	.word	.L189
	.byte	3
	.byte	'Spi_lAsyncInitPtrRuntimeVar',0,1,142,58,13,1,1
	.word	.L156,.L409,.L155
	.byte	4
	.byte	'Hwkernel',0,1,142,58,53
	.word	.L410,.L411
	.byte	5
	.word	.L156,.L409
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('Spi_lAsyncInitPtrRuntimeVar')
	.sect	'.debug_abbrev'
.L229:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('Spi_lAsyncInitPtrRuntimeVar')
	.sect	'.debug_line'
.L230:
	.word	.L1083-.L1082
.L1082:
	.half	3
	.word	.L1085-.L1084
.L1084:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Spi\\ssc\\src\\Spi.c',0,0,0,0,0
.L1085:
	.byte	5,10,7,0,5,2
	.word	.L156
	.byte	3,146,59,1,7,9
	.half	.L1086-.L156
	.byte	3,33,1,5,1,7,9
	.half	.L1087-.L1086
	.byte	3,34,1,5,41,7,9
	.half	.L41-.L1087
	.byte	3,190,127,1,5,7,9
	.half	.L1088-.L41
	.byte	3,26,1,5,41,9
	.half	.L42-.L1088
	.byte	3,7,1,5,7,9
	.half	.L44-.L42
	.byte	1,5,27,9
	.half	.L1089-.L44
	.byte	1,5,38,9
	.half	.L1090-.L1089
	.byte	1,5,1,9
	.half	.L1091-.L1090
	.byte	3,33,1,7,9
	.half	.L232-.L1091
	.byte	0,1,1
.L1083:
	.sdecl	'.debug_ranges',debug,cluster('Spi_lAsyncInitPtrRuntimeVar')
	.sect	'.debug_ranges'
.L231:
	.word	-1,.L156,0,.L232-.L156,0,0
	.sdecl	'.debug_info',debug,cluster('Spi_lGetChannelDataWidth')
	.sect	'.debug_info'
.L233:
	.word	276
	.half	3
	.word	.L234
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Spi\\ssc\\src\\Spi.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L236,.L235
	.byte	2
	.word	.L189
	.byte	3
	.byte	'Spi_lGetChannelDataWidth',0,1,137,39,14
	.word	.L363
	.byte	1,1
	.word	.L140,.L412,.L139
	.byte	4
	.byte	'ChnlConfigPtr',0,1,138,39,40
	.word	.L413,.L414
	.byte	5
	.word	.L140,.L412
	.byte	6
	.byte	'SizeofElement',0,1,140,39,9
	.word	.L363,.L415
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Spi_lGetChannelDataWidth')
	.sect	'.debug_abbrev'
.L234:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Spi_lGetChannelDataWidth')
	.sect	'.debug_line'
.L235:
	.word	.L1093-.L1092
.L1092:
	.half	3
	.word	.L1095-.L1094
.L1094:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Spi\\ssc\\src\\Spi.c',0,0,0,0,0
.L1095:
	.byte	5,21,7,0,5,2
	.word	.L140
	.byte	3,146,39,1,5,35,9
	.half	.L1096-.L140
	.byte	1,5,9,9
	.half	.L1097-.L1096
	.byte	3,1,1,5,3,9
	.half	.L1098-.L1097
	.byte	3,127,1,5,19,7,9
	.half	.L1099-.L1098
	.byte	3,3,1,5,1,9
	.half	.L691-.L1099
	.byte	3,19,1,5,26,7,9
	.half	.L20-.L691
	.byte	3,113,1,5,40,9
	.half	.L1100-.L20
	.byte	1,5,13,9
	.half	.L1101-.L1100
	.byte	3,1,1,5,11,9
	.half	.L1102-.L1101
	.byte	1,5,1,9
	.half	.L1103-.L1102
	.byte	3,14,1,7,9
	.half	.L237-.L1103
	.byte	0,1,1
.L1093:
	.sdecl	'.debug_ranges',debug,cluster('Spi_lGetChannelDataWidth')
	.sect	'.debug_ranges'
.L236:
	.word	-1,.L140,0,.L237-.L140,0,0
	.sdecl	'.debug_info',debug,cluster('Spi_lClearMem')
	.sect	'.debug_info'
.L238:
	.word	277
	.half	3
	.word	.L239
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Spi\\ssc\\src\\Spi.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L241,.L240
	.byte	2
	.word	.L189
	.byte	3
	.byte	'Spi_lClearMem',0,1,246,60,13,1,1
	.word	.L162,.L416,.L161
	.byte	4
	.byte	'BufferPtr',0,1,246,60,40
	.word	.L417,.L418
	.byte	4
	.byte	'BufferSize',0,1,246,60,64
	.word	.L419,.L420
	.byte	5
	.word	.L162,.L416
	.byte	6
	.byte	'LoopCount',0,1,250,60,10
	.word	.L359,.L421
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Spi_lClearMem')
	.sect	'.debug_abbrev'
.L239:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3,8,58
	.byte	15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Spi_lClearMem')
	.sect	'.debug_line'
.L240:
	.word	.L1105-.L1104
.L1104:
	.half	3
	.word	.L1107-.L1106
.L1106:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Spi\\ssc\\src\\Spi.c',0,0,0,0,0
.L1107:
	.byte	5,17,7,0,5,2
	.word	.L162
	.byte	3,250,60,1,5,28,9
	.half	.L731-.L162
	.byte	3,2,1,5,44,9
	.half	.L732-.L731
	.byte	3,126,1,5,14,9
	.half	.L49-.L732
	.byte	3,2,1,5,26,9
	.half	.L733-.L49
	.byte	1,5,55,9
	.half	.L734-.L733
	.byte	3,126,1,5,44,9
	.half	.L48-.L734
	.byte	1,5,1,7,9
	.half	.L1108-.L48
	.byte	3,4,1,7,9
	.half	.L242-.L1108
	.byte	0,1,1
.L1105:
	.sdecl	'.debug_ranges',debug,cluster('Spi_lClearMem')
	.sect	'.debug_ranges'
.L241:
	.word	-1,.L162,0,.L242-.L162,0,0
	.sdecl	'.debug_info',debug,cluster('Spi_lReportRuntimeDetError')
	.sect	'.debug_info'
.L243:
	.word	259
	.half	3
	.word	.L244
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Spi\\ssc\\src\\Spi.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L246,.L245
	.byte	2
	.word	.L189
	.byte	3
	.byte	'Spi_lReportRuntimeDetError',0,1,186,26,13,1,1
	.word	.L132,.L422,.L131
	.byte	4
	.byte	'ApiId',0,1,186,26,52
	.word	.L423,.L424
	.byte	4
	.byte	'ErrorId',0,1,186,26,71
	.word	.L425,.L426
	.byte	5
	.word	.L132,.L422
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('Spi_lReportRuntimeDetError')
	.sect	'.debug_abbrev'
.L244:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('Spi_lReportRuntimeDetError')
	.sect	'.debug_line'
.L245:
	.word	.L1110-.L1109
.L1109:
	.half	3
	.word	.L1112-.L1111
.L1111:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Spi\\ssc\\src\\Spi.c',0,0,0,0,0
.L1112:
	.byte	5,13,7,0,5,2
	.word	.L132
	.byte	3,185,26,1,5,47,9
	.half	.L1113-.L132
	.byte	3,8,1,5,62,9
	.half	.L642-.L1113
	.byte	1,5,86,9
	.half	.L643-.L642
	.byte	1,5,1,7,9
	.half	.L247-.L643
	.byte	3,13,0,1,1
.L1110:
	.sdecl	'.debug_ranges',debug,cluster('Spi_lReportRuntimeDetError')
	.sect	'.debug_ranges'
.L246:
	.word	-1,.L132,0,.L247-.L132,0,0
	.sdecl	'.debug_info',debug,cluster('Spi_lCoreInit')
	.sect	'.debug_info'
.L248:
	.word	226
	.half	3
	.word	.L249
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Spi\\ssc\\src\\Spi.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L251,.L250
	.byte	2
	.word	.L189
	.byte	3
	.byte	'Spi_lCoreInit',0,1,137,56,13,1,1
	.word	.L152,.L427,.L151
	.byte	4
	.byte	'CoreId',0,1,137,56,40
	.word	.L428,.L429
	.byte	5
	.word	.L152,.L427
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('Spi_lCoreInit')
	.sect	'.debug_abbrev'
.L249:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('Spi_lCoreInit')
	.sect	'.debug_line'
.L250:
	.word	.L1115-.L1114
.L1114:
	.half	3
	.word	.L1117-.L1116
.L1116:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Spi\\ssc\\src\\Spi.c',0,0,0,0,0
.L1117:
	.byte	5,13,7,0,5,2
	.word	.L152
	.byte	3,136,56,1,5,3,9
	.half	.L722-.L152
	.byte	3,6,1,5,7,7,9
	.half	.L1118-.L722
	.byte	3,30,1,5,25,9
	.half	.L1119-.L1118
	.byte	1,5,37,9
	.half	.L1120-.L1119
	.byte	1,5,34,9
	.half	.L1121-.L1120
	.byte	1,5,25,9
	.half	.L1122-.L1121
	.byte	3,1,1,5,48,9
	.half	.L1123-.L1122
	.byte	1,5,46,9
	.half	.L1124-.L1123
	.byte	1,5,7,9
	.half	.L1125-.L1124
	.byte	3,1,1,5,25,9
	.half	.L1126-.L1125
	.byte	1,5,56,9
	.half	.L1127-.L1126
	.byte	1,5,54,9
	.half	.L1128-.L1127
	.byte	1,5,29,9
	.half	.L1129-.L1128
	.byte	3,1,1,5,46,9
	.half	.L1130-.L1129
	.byte	1,5,7,9
	.half	.L1131-.L1130
	.byte	3,7,1,5,25,9
	.half	.L1132-.L1131
	.byte	1,5,46,9
	.half	.L1133-.L1132
	.byte	1,5,44,9
	.half	.L1134-.L1133
	.byte	1,5,7,9
	.half	.L1135-.L1134
	.byte	3,1,1,5,25,9
	.half	.L1136-.L1135
	.byte	1,5,44,9
	.half	.L1137-.L1136
	.byte	1,5,7,9
	.half	.L1138-.L1137
	.byte	3,2,1,5,25,9
	.half	.L1139-.L1138
	.byte	1,5,47,9
	.half	.L1140-.L1139
	.byte	1,5,45,9
	.half	.L1141-.L1140
	.byte	1,5,7,9
	.half	.L1142-.L1141
	.byte	3,1,1,5,25,9
	.half	.L1143-.L1142
	.byte	1,5,47,9
	.half	.L1144-.L1143
	.byte	1,5,45,9
	.half	.L1145-.L1144
	.byte	1,5,29,9
	.half	.L1146-.L1145
	.byte	3,1,1,5,30,9
	.half	.L1147-.L1146
	.byte	3,1,1,5,29,9
	.half	.L1148-.L1147
	.byte	3,1,1,5,49,9
	.half	.L1149-.L1148
	.byte	1,5,1,9
	.half	.L39-.L1149
	.byte	3,238,0,1,7,9
	.half	.L252-.L39
	.byte	0,1,1
.L1115:
	.sdecl	'.debug_ranges',debug,cluster('Spi_lCoreInit')
	.sect	'.debug_ranges'
.L251:
	.word	-1,.L152,0,.L252-.L152,0,0
	.sdecl	'.debug_info',debug,cluster('Spi_lInitIBBuffer')
	.sect	'.debug_info'
.L253:
	.word	371
	.half	3
	.word	.L254
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Spi\\ssc\\src\\Spi.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L256,.L255
	.byte	2
	.word	.L189
	.byte	3
	.byte	'Spi_lInitIBBuffer',0,1,248,62,13,1,1
	.word	.L168,.L430,.L167
	.byte	4
	.word	.L168,.L430
	.byte	5
	.byte	'ChnlConfigPtr',0,1,251,62,32
	.word	.L431,.L432
	.byte	5
	.byte	'ChannelIndex',0,1,252,62,9
	.word	.L363,.L433
	.byte	5
	.byte	'CoreId',0,1,253,62,10
	.word	.L359,.L434
	.byte	5
	.byte	'CoreConfigPtr',0,1,254,62,29
	.word	.L361,.L435
	.byte	5
	.byte	'TxPtr',0,1,128,63,29
	.word	.L436,.L437
	.byte	5
	.byte	'RxPtr',0,1,130,63,29
	.word	.L436,.L438
	.byte	5
	.byte	'ChOffset',0,1,132,63,10
	.word	.L439,.L440
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Spi_lInitIBBuffer')
	.sect	'.debug_abbrev'
.L254:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Spi_lInitIBBuffer')
	.sect	'.debug_line'
.L255:
	.word	.L1151-.L1150
.L1150:
	.half	3
	.word	.L1153-.L1152
.L1152:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Spi\\ssc\\src\\Spi.c',0,0,0,0,0
.L1153:
	.byte	5,35,7,0,5,2
	.word	.L168
	.byte	3,252,62,1,5,5,9
	.half	.L740-.L168
	.byte	3,2,1,5,40,9
	.half	.L1154-.L740
	.byte	1,5,5,9
	.half	.L741-.L1154
	.byte	3,2,1,5,23,9
	.half	.L1155-.L741
	.byte	1,5,31,9
	.half	.L1156-.L1155
	.byte	1,5,5,9
	.half	.L742-.L1156
	.byte	3,2,1,5,23,9
	.half	.L1157-.L742
	.byte	1,5,31,9
	.half	.L1158-.L1157
	.byte	1,5,20,9
	.half	.L743-.L1158
	.byte	3,5,1,5,68,9
	.half	.L744-.L743
	.byte	1,5,54,9
	.half	.L53-.L744
	.byte	3,4,1,5,36,9
	.half	.L1159-.L53
	.byte	1,5,54,9
	.half	.L1160-.L1159
	.byte	1,5,29,9
	.half	.L746-.L1160
	.byte	3,2,1,5,48,9
	.half	.L1161-.L746
	.byte	1,5,62,9
	.half	.L1162-.L1161
	.byte	1,5,21,9
	.half	.L747-.L1162
	.byte	3,4,1,5,5,9
	.half	.L1163-.L747
	.byte	1,5,7,7,9
	.half	.L1164-.L1163
	.byte	3,3,1,5,25,9
	.half	.L1165-.L1164
	.byte	1,5,33,9
	.half	.L1166-.L1165
	.byte	1,5,25,9
	.half	.L1167-.L1166
	.byte	3,1,1,5,15,9
	.half	.L1168-.L1167
	.byte	3,1,1,5,48,9
	.half	.L1169-.L1168
	.byte	3,127,1,5,7,9
	.half	.L1170-.L1169
	.byte	3,3,1,5,25,9
	.half	.L1171-.L1170
	.byte	1,5,33,9
	.half	.L1172-.L1171
	.byte	1,5,25,9
	.half	.L1173-.L1172
	.byte	3,1,1,5,15,9
	.half	.L1174-.L1173
	.byte	3,1,1,5,48,9
	.half	.L1175-.L1174
	.byte	3,127,1,5,7,9
	.half	.L1176-.L1175
	.byte	3,4,1,5,25,9
	.half	.L1177-.L1176
	.byte	1,5,33,9
	.half	.L1178-.L1177
	.byte	1,5,25,9
	.half	.L1179-.L1178
	.byte	3,1,1,5,22,9
	.half	.L1180-.L1179
	.byte	3,1,1,5,55,9
	.half	.L1181-.L1180
	.byte	3,127,1,5,19,9
	.half	.L54-.L1181
	.byte	3,106,1,5,54,9
	.half	.L52-.L54
	.byte	3,127,1,5,68,9
	.half	.L1182-.L52
	.byte	1,5,1,7,9
	.half	.L1183-.L1182
	.byte	3,27,1,7,9
	.half	.L257-.L1183
	.byte	0,1,1
.L1151:
	.sdecl	'.debug_ranges',debug,cluster('Spi_lInitIBBuffer')
	.sect	'.debug_ranges'
.L256:
	.word	-1,.L168,0,.L257-.L168,0,0
	.sdecl	'.debug_info',debug,cluster('Spi_lGetTotalIBChannelsInCore')
	.sect	'.debug_info'
.L258:
	.word	276
	.half	3
	.word	.L259
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Spi\\ssc\\src\\Spi.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L261,.L260
	.byte	2
	.word	.L189
	.byte	3
	.byte	'Spi_lGetTotalIBChannelsInCore',0,1,193,57,14
	.word	.L363
	.byte	1,1
	.word	.L154,.L441,.L153
	.byte	4
	.byte	'CoreId',0,1,193,57,57
	.word	.L442,.L443
	.byte	5
	.word	.L154,.L441
	.byte	6
	.byte	'TotalIbChannels',0,1,195,57,9
	.word	.L363,.L444
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Spi_lGetTotalIBChannelsInCore')
	.sect	'.debug_abbrev'
.L259:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Spi_lGetTotalIBChannelsInCore')
	.sect	'.debug_line'
.L260:
	.word	.L1185-.L1184
.L1184:
	.half	3
	.word	.L1187-.L1186
.L1186:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Spi\\ssc\\src\\Spi.c',0,0,0,0,0
.L1187:
	.byte	5,25,7,0,5,2
	.word	.L154
	.byte	3,194,57,1,5,1,9
	.half	.L723-.L154
	.byte	3,52,1,7,9
	.half	.L262-.L723
	.byte	0,1,1
.L1185:
	.sdecl	'.debug_ranges',debug,cluster('Spi_lGetTotalIBChannelsInCore')
	.sect	'.debug_ranges'
.L261:
	.word	-1,.L154,0,.L262-.L154,0,0
	.sdecl	'.debug_info',debug,cluster('Spi_lCheckInitStatus')
	.sect	'.debug_info'
.L263:
	.word	322
	.half	3
	.word	.L264
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Spi\\ssc\\src\\Spi.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L266,.L265
	.byte	2
	.word	.L189
	.byte	3
	.byte	'Spi_lCheckInitStatus',0,1,162,55,23
	.word	.L363
	.byte	1,1
	.word	.L150,.L445,.L149
	.byte	4
	.byte	'ApiId',0,1,162,55,56
	.word	.L446,.L447
	.byte	4
	.byte	'DetRaise',0,1,163,55,17
	.word	.L448,.L449
	.byte	5
	.word	.L150,.L445
	.byte	6
	.byte	'RetVal',0,1,165,55,18
	.word	.L363,.L450
	.byte	6
	.byte	'LoopIndex',0,1,166,55,9
	.word	.L363,.L451
	.byte	6
	.byte	'CoreId',0,1,169,55,10
	.word	.L359,.L452
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Spi_lCheckInitStatus')
	.sect	'.debug_abbrev'
.L264:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Spi_lCheckInitStatus')
	.sect	'.debug_line'
.L265:
	.word	.L1189-.L1188
.L1188:
	.half	3
	.word	.L1191-.L1190
.L1190:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Spi\\ssc\\src\\Spi.c',0,0,0,0,0
.L1191:
	.byte	5,23,7,0,5,2
	.word	.L150
	.byte	3,161,55,1,5,25,9
	.half	.L713-.L150
	.byte	3,3,1,5,35,9
	.half	.L715-.L713
	.byte	3,4,1,5,3,9
	.half	.L712-.L715
	.byte	3,4,1,5,9,7,9
	.half	.L1192-.L712
	.byte	3,4,1,5,27,9
	.half	.L1193-.L1192
	.byte	1,5,5,9
	.half	.L714-.L1193
	.byte	1,7,9
	.half	.L1194-.L714
	.byte	1,5,9,9
	.half	.L28-.L1194
	.byte	3,9,1,5,27,9
	.half	.L1195-.L28
	.byte	1,5,5,9
	.half	.L716-.L1195
	.byte	1,5,21,7,9
	.half	.L1196-.L716
	.byte	3,4,1,5,54,9
	.half	.L717-.L1196
	.byte	1,5,36,9
	.half	.L33-.L717
	.byte	3,15,1,5,9,9
	.half	.L719-.L33
	.byte	1,5,14,7,9
	.half	.L1197-.L719
	.byte	3,2,1,5,34,9
	.half	.L1198-.L1197
	.byte	1,5,45,9
	.half	.L1199-.L1198
	.byte	1,5,11,9
	.half	.L1200-.L1199
	.byte	1,5,20,7,9
	.half	.L1201-.L1200
	.byte	3,3,1,5,9,9
	.half	.L34-.L1201
	.byte	3,3,1,5,65,7,9
	.half	.L1202-.L34
	.byte	3,105,1,5,54,9
	.half	.L32-.L1202
	.byte	1,5,5,7,9
	.half	.L1203-.L32
	.byte	3,29,1,5,14,9
	.half	.L30-.L1203
	.byte	3,3,1,5,3,9
	.half	.L29-.L30
	.byte	3,21,1,5,1,9
	.half	.L720-.L29
	.byte	3,1,1,7,9
	.half	.L267-.L720
	.byte	0,1,1
.L1189:
	.sdecl	'.debug_ranges',debug,cluster('Spi_lCheckInitStatus')
	.sect	'.debug_ranges'
.L266:
	.word	-1,.L150,0,.L267-.L150,0,0
	.sdecl	'.debug_info',debug,cluster('Spi_lIsStatusBusy')
	.sect	'.debug_info'
.L268:
	.word	286
	.half	3
	.word	.L269
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Spi\\ssc\\src\\Spi.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L271,.L270
	.byte	2
	.word	.L189
	.byte	3
	.byte	'Spi_lIsStatusBusy',0,1,186,63,23
	.word	.L363
	.byte	1,1
	.word	.L170,.L453,.L169
	.byte	4
	.byte	'CheckCommsType',0,1,186,63,61
	.word	.L454,.L455
	.byte	5
	.word	.L170,.L453
	.byte	6
	.byte	'RetVal',0,1,188,63,18
	.word	.L363,.L456
	.byte	6
	.byte	'LoopIndex',0,1,189,63,9
	.word	.L363,.L457
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Spi_lIsStatusBusy')
	.sect	'.debug_abbrev'
.L269:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Spi_lIsStatusBusy')
	.sect	'.debug_line'
.L270:
	.word	.L1205-.L1204
.L1204:
	.half	3
	.word	.L1207-.L1206
.L1206:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Spi\\ssc\\src\\Spi.c',0,0,0,0,0
.L1207:
	.byte	5,23,7,0,5,2
	.word	.L170
	.byte	3,185,63,1,5,25,9
	.half	.L748-.L170
	.byte	3,2,1,5,17,9
	.half	.L749-.L748
	.byte	3,6,1,5,50,9
	.half	.L750-.L749
	.byte	1,5,32,9
	.half	.L56-.L750
	.byte	3,3,1,5,5,9
	.half	.L752-.L56
	.byte	1,5,7,7,9
	.half	.L1208-.L752
	.byte	3,8,1,5,14,7,9
	.half	.L1209-.L1208
	.byte	3,7,1,5,34,9
	.half	.L1210-.L1209
	.byte	1,5,45,9
	.half	.L1211-.L1210
	.byte	1,5,11,9
	.half	.L1212-.L1211
	.byte	1,5,20,7,9
	.half	.L1213-.L1212
	.byte	3,4,1,5,7,9
	.half	.L58-.L1213
	.byte	3,22,1,5,61,7,9
	.half	.L57-.L58
	.byte	3,84,1,5,50,9
	.half	.L55-.L57
	.byte	1,5,3,7,9
	.half	.L60-.L55
	.byte	3,52,1,5,1,9
	.half	.L753-.L60
	.byte	3,2,1,7,9
	.half	.L272-.L753
	.byte	0,1,1
.L1205:
	.sdecl	'.debug_ranges',debug,cluster('Spi_lIsStatusBusy')
	.sect	'.debug_ranges'
.L271:
	.word	-1,.L170,0,.L272-.L170,0,0
	.sdecl	'.debug_info',debug,cluster('Spi_lIsQSPIHwConfiguredSync')
	.sect	'.debug_info'
.L273:
	.word	314
	.half	3
	.word	.L274
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Spi\\ssc\\src\\Spi.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L276,.L275
	.byte	2
	.word	.L189
	.byte	3
	.byte	'Spi_lIsQSPIHwConfiguredSync',0,1,155,60,23
	.word	.L363
	.byte	1,1
	.word	.L158,.L458,.L157
	.byte	4
	.byte	'HwModule',0,1,155,60,63
	.word	.L459,.L460
	.byte	5
	.word	.L158,.L458
	.byte	6
	.byte	'RetVal',0,1,158,60,18
	.word	.L363,.L461
	.byte	6
	.byte	'HWType',0,1,159,60,27
	.word	.L359,.L462
	.byte	6
	.byte	'CoreConfigPtr',0,1,160,60,29
	.word	.L361,.L463
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Spi_lIsQSPIHwConfiguredSync')
	.sect	'.debug_abbrev'
.L274:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Spi_lIsQSPIHwConfiguredSync')
	.sect	'.debug_line'
.L275:
	.word	.L1215-.L1214
.L1214:
	.half	3
	.word	.L1217-.L1216
.L1216:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Spi\\ssc\\src\\Spi.c',0,0,0,0,0
.L1217:
	.byte	5,23,7,0,5,2
	.word	.L158
	.byte	3,154,60,1,5,25,9
	.half	.L725-.L158
	.byte	3,3,1,5,5,9
	.half	.L726-.L725
	.byte	3,3,1,5,57,9
	.half	.L1218-.L726
	.byte	1,5,40,9
	.half	.L724-.L1218
	.byte	1,5,26,9
	.half	.L727-.L724
	.byte	3,1,1,5,57,9
	.half	.L1219-.L727
	.byte	3,1,1,5,19,9
	.half	.L1220-.L1219
	.byte	3,5,1,5,3,9
	.half	.L728-.L1220
	.byte	3,3,1,5,12,7,9
	.half	.L1221-.L728
	.byte	3,2,1,5,3,9
	.half	.L45-.L1221
	.byte	3,3,1,5,1,9
	.half	.L729-.L45
	.byte	3,1,1,7,9
	.half	.L277-.L729
	.byte	0,1,1
.L1215:
	.sdecl	'.debug_ranges',debug,cluster('Spi_lIsQSPIHwConfiguredSync')
	.sect	'.debug_ranges'
.L276:
	.word	-1,.L158,0,.L277-.L158,0,0
	.sdecl	'.debug_info',debug,cluster('Spi_lIsQSPIHwConfigured')
	.sect	'.debug_info'
.L278:
	.word	263
	.half	3
	.word	.L279
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Spi\\ssc\\src\\Spi.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L281,.L280
	.byte	2
	.word	.L189
	.byte	3
	.byte	'Spi_lIsQSPIHwConfigured',0,1,200,60,23
	.word	.L363
	.byte	1,1
	.word	.L160,.L464,.L159
	.byte	4
	.byte	'HwModule',0,1,200,60,59
	.word	.L465,.L466
	.byte	5
	.word	.L160,.L464
	.byte	6
	.byte	'RetVal',0,1,202,60,18
	.word	.L363,.L467
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Spi_lIsQSPIHwConfigured')
	.sect	'.debug_abbrev'
.L279:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Spi_lIsQSPIHwConfigured')
	.sect	'.debug_line'
.L280:
	.word	.L1223-.L1222
.L1222:
	.half	3
	.word	.L1225-.L1224
.L1224:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Spi\\ssc\\src\\Spi.c',0,0,0,0,0
.L1225:
	.byte	5,34,7,0,5,2
	.word	.L160
	.byte	3,206,60,1,5,33,9
	.half	.L730-.L160
	.byte	1,5,1,9
	.half	.L1226-.L730
	.byte	3,18,1,7,9
	.half	.L282-.L1226
	.byte	0,1,1
.L1223:
	.sdecl	'.debug_ranges',debug,cluster('Spi_lIsQSPIHwConfigured')
	.sect	'.debug_ranges'
.L281:
	.word	-1,.L160,0,.L282-.L160,0,0
	.sdecl	'.debug_info',debug,cluster('Spi_lQSPIHwResetInit')
	.sect	'.debug_info'
.L283:
	.word	259
	.half	3
	.word	.L284
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Spi\\ssc\\src\\Spi.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L286,.L285
	.byte	2
	.word	.L189
	.byte	3
	.byte	'Spi_lQSPIHwResetInit',0,1,182,61,13,1,1
	.word	.L164,.L468,.L163
	.byte	4
	.byte	'ModIndex',0,1,182,61,46
	.word	.L469,.L470
	.byte	5
	.word	.L164,.L468
	.byte	6
	.byte	'LoopIndex',0,1,184,61,9
	.word	.L363,.L471
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Spi_lQSPIHwResetInit')
	.sect	'.debug_abbrev'
.L284:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3,8,58
	.byte	15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Spi_lQSPIHwResetInit')
	.sect	'.debug_line'
.L285:
	.word	.L1228-.L1227
.L1227:
	.half	3
	.word	.L1230-.L1229
.L1229:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Spi\\ssc\\src\\Spi.c',0,0,0,0,0
.L1230:
	.byte	5,3,7,0,5,2
	.word	.L164
	.byte	3,193,61,1,9
	.half	.L1231-.L164
	.byte	3,8,1,9
	.half	.L1232-.L1231
	.byte	3,8,1,5,5,9
	.half	.L1233-.L1232
	.byte	3,10,1,5,55,9
	.half	.L1234-.L1233
	.byte	3,121,1,5,5,9
	.half	.L51-.L1234
	.byte	3,7,1,5,66,9
	.half	.L1235-.L51
	.byte	3,121,1,5,55,9
	.half	.L50-.L1235
	.byte	1,5,3,7,9
	.half	.L1236-.L50
	.byte	3,17,1,5,42,9
	.half	.L1237-.L1236
	.byte	3,8,1,5,40,9
	.half	.L1238-.L1237
	.byte	1,5,1,9
	.half	.L1239-.L1238
	.byte	3,2,1,7,9
	.half	.L287-.L1239
	.byte	0,1,1
.L1228:
	.sdecl	'.debug_ranges',debug,cluster('Spi_lQSPIHwResetInit')
	.sect	'.debug_ranges'
.L286:
	.word	-1,.L164,0,.L287-.L164,0,0
	.sdecl	'.debug_info',debug,cluster('Spi_lQSPIHwInit')
	.sect	'.debug_info'
.L288:
	.word	258
	.half	3
	.word	.L289
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Spi\\ssc\\src\\Spi.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L291,.L290
	.byte	2
	.word	.L189
	.byte	3
	.byte	'Spi_lQSPIHwInit',0,1,134,62,13,1,1
	.word	.L166,.L472,.L165
	.byte	4
	.byte	'ModIndex',0,1,134,62,41
	.word	.L473,.L474
	.byte	5
	.word	.L166,.L472
	.byte	6
	.byte	'CoreConfigPtr',0,1,136,62,29
	.word	.L361,.L475
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Spi_lQSPIHwInit')
	.sect	'.debug_abbrev'
.L289:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3,8,58
	.byte	15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Spi_lQSPIHwInit')
	.sect	'.debug_line'
.L290:
	.word	.L1241-.L1240
.L1240:
	.half	3
	.word	.L1243-.L1242
.L1242:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Spi\\ssc\\src\\Spi.c',0,0,0,0,0
.L1243:
	.byte	5,13,7,0,5,2
	.word	.L166
	.byte	3,133,62,1,5,5,9
	.half	.L737-.L166
	.byte	3,3,1,5,57,9
	.half	.L1244-.L737
	.byte	1,5,40,9
	.half	.L736-.L1244
	.byte	1,5,3,9
	.half	.L738-.L736
	.byte	3,9,1,9
	.half	.L1245-.L738
	.byte	3,11,1,5,1,9
	.half	.L1246-.L1245
	.byte	3,3,1,7,9
	.half	.L292-.L1246
	.byte	0,1,1
.L1241:
	.sdecl	'.debug_ranges',debug,cluster('Spi_lQSPIHwInit')
	.sect	'.debug_ranges'
.L291:
	.word	-1,.L166,0,.L292-.L166,0,0
	.sdecl	'.debug_info',debug,cluster('Spi_lSyncTransmitData32Bit')
	.sect	'.debug_info'
.L293:
	.word	682
	.half	3
	.word	.L294
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Spi\\ssc\\src\\Spi.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L296,.L295
	.byte	2
	.word	.L189
	.byte	3
	.byte	'Spi_lSyncTransmitData32Bit',0,1,166,73,23
	.word	.L363
	.byte	1,1
	.word	.L184,.L476,.L183
	.byte	4
	.byte	'ChannelId',0,1,168,73,25
	.word	.L477,.L478
	.byte	4
	.byte	'JobConfigPtr',0,1,169,73,34
	.word	.L479,.L480
	.byte	4
	.byte	'IsFirstChnl',0,1,170,73,15
	.word	.L481,.L482
	.byte	4
	.byte	'IsLastChnl',0,1,171,73,15
	.word	.L483,.L484
	.byte	5
	.word	.L184,.L476
	.byte	6
	.byte	'ModulePtr',0,1,174,73,13
	.word	.L485,.L486
	.byte	6
	.byte	'Src32BitPtr',0,1,175,73,17
	.word	.L487,.L488
	.byte	6
	.byte	'Dest32BitPtr',0,1,176,73,11
	.word	.L489,.L490
	.byte	6
	.byte	'CsPolarity',0,1,177,73,9
	.word	.L363,.L491
	.byte	6
	.byte	'TransferCount',0,1,179,73,24
	.word	.L439,.L492
	.byte	6
	.byte	'RetVal',0,1,180,73,18
	.word	.L363,.L493
	.byte	6
	.byte	'HwId',0,1,181,73,9
	.word	.L363,.L494
	.byte	6
	.byte	'SrcBufferNull',0,1,182,73,9
	.word	.L363,.L495
	.byte	6
	.byte	'DestBufferNull',0,1,183,73,9
	.word	.L363,.L496
	.byte	6
	.byte	'port',0,1,184,73,9
	.word	.L363,.L497
	.byte	6
	.byte	'SyncDummyRead',0,1,185,73,10
	.word	.L359,.L498
	.byte	6
	.byte	'lBacon',0,1,187,73,18
	.word	.L499,.L500
	.byte	6
	.byte	'CoreId',0,1,190,73,10
	.word	.L359,.L501
	.byte	6
	.byte	'CoreConfigPtr',0,1,191,73,29
	.word	.L361,.L502
	.byte	6
	.byte	'ChannelConfigPtr',0,1,193,73,32
	.word	.L431,.L503
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Spi_lSyncTransmitData32Bit')
	.sect	'.debug_abbrev'
.L294:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Spi_lSyncTransmitData32Bit')
	.sect	'.debug_line'
.L295:
	.word	.L1248-.L1247
.L1247:
	.half	3
	.word	.L1250-.L1249
.L1249:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Spi\\ssc\\src\\Spi.c',0,0,0,0,0
.L1250:
	.byte	5,23,7,0,5,2
	.word	.L184
	.byte	3,165,201,0,1,9
	.half	.L925-.L184
	.byte	3,16,1,5,24,9
	.half	.L926-.L925
	.byte	3,1,1,5,35,9
	.half	.L927-.L926
	.byte	3,7,1,5,5,9
	.half	.L921-.L927
	.byte	3,2,1,5,40,9
	.half	.L1251-.L921
	.byte	1,5,37,9
	.half	.L928-.L1251
	.byte	3,2,1,5,19,9
	.half	.L1252-.L928
	.byte	1,5,37,9
	.half	.L929-.L1252
	.byte	1,5,22,9
	.half	.L930-.L929
	.byte	3,1,1,5,31,9
	.half	.L1253-.L930
	.byte	1,5,32,9
	.half	.L931-.L1253
	.byte	3,4,1,5,50,9
	.half	.L1254-.L931
	.byte	1,5,58,9
	.half	.L1255-.L1254
	.byte	1,5,35,9
	.half	.L1256-.L1255
	.byte	3,1,1,5,46,9
	.half	.L1257-.L1256
	.byte	1,5,27,9
	.half	.L933-.L1257
	.byte	3,8,1,5,45,9
	.half	.L1258-.L933
	.byte	1,5,53,9
	.half	.L1259-.L1258
	.byte	1,5,36,9
	.half	.L1260-.L1259
	.byte	3,1,1,5,47,9
	.half	.L1261-.L1260
	.byte	1,5,3,9
	.half	.L934-.L1261
	.byte	3,6,1,5,21,7,9
	.half	.L935-.L934
	.byte	3,6,1,5,20,9
	.half	.L936-.L935
	.byte	3,1,1,5,3,9
	.half	.L112-.L936
	.byte	3,6,1,5,17,7,9
	.half	.L1262-.L112
	.byte	3,2,1,5,19,9
	.half	.L1263-.L1262
	.byte	3,1,1,5,37,9
	.half	.L113-.L1263
	.byte	3,5,1,5,19,9
	.half	.L1264-.L113
	.byte	3,127,1,5,37,9
	.half	.L1265-.L1264
	.byte	1,5,45,9
	.half	.L1266-.L1265
	.byte	1,5,37,9
	.half	.L1267-.L1266
	.byte	3,1,1,5,48,9
	.half	.L1268-.L1267
	.byte	1,5,17,9
	.half	.L937-.L1268
	.byte	3,8,1,5,31,9
	.half	.L1269-.L937
	.byte	1,5,30,9
	.half	.L1270-.L1269
	.byte	1,5,19,9
	.half	.L939-.L1270
	.byte	3,6,1,5,34,9
	.half	.L932-.L939
	.byte	1,5,6,9
	.half	.L1271-.L932
	.byte	1,5,73,7,9
	.half	.L1272-.L1271
	.byte	1,5,20,7,9
	.half	.L1273-.L1272
	.byte	3,2,1,5,33,9
	.half	.L1274-.L1273
	.byte	1,5,12,9
	.half	.L940-.L1274
	.byte	3,8,1,5,50,9
	.half	.L941-.L940
	.byte	3,1,1,5,63,9
	.half	.L1275-.L941
	.byte	1,5,60,9
	.half	.L1276-.L1275
	.byte	3,1,1,5,5,9
	.half	.L116-.L1276
	.byte	3,11,1,5,7,7,9
	.half	.L1277-.L116
	.byte	3,2,1,5,67,7,9
	.half	.L1278-.L1277
	.byte	3,2,1,5,33,9
	.half	.L943-.L1278
	.byte	3,1,1,5,76,9
	.half	.L117-.L943
	.byte	3,4,1,5,29,9
	.half	.L1279-.L117
	.byte	1,5,55,9
	.half	.L1280-.L1279
	.byte	3,3,1,5,44,9
	.half	.L1281-.L1280
	.byte	1,5,5,9
	.half	.L1282-.L1281
	.byte	3,7,1,5,18,7,9
	.half	.L1283-.L1282
	.byte	3,2,1,5,36,9
	.half	.L119-.L1283
	.byte	3,8,1,5,5,9
	.half	.L946-.L119
	.byte	3,1,1,5,48,7,9
	.half	.L1284-.L946
	.byte	3,2,1,5,21,9
	.half	.L1285-.L1284
	.byte	1,5,7,9
	.half	.L1286-.L1285
	.byte	3,7,1,5,21,7,9
	.half	.L1287-.L1286
	.byte	3,2,1,5,20,9
	.half	.L121-.L1287
	.byte	3,3,1,5,30,9
	.half	.L947-.L121
	.byte	3,9,1,5,1,7,9
	.half	.L120-.L947
	.byte	3,4,1,7,9
	.half	.L297-.L120
	.byte	0,1,1
.L1248:
	.sdecl	'.debug_ranges',debug,cluster('Spi_lSyncTransmitData32Bit')
	.sect	'.debug_ranges'
.L296:
	.word	-1,.L184,0,.L297-.L184,0,0
	.sdecl	'.debug_info',debug,cluster('Spi_lSyncTransmitData16Bit')
	.sect	'.debug_info'
.L298:
	.word	682
	.half	3
	.word	.L299
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Spi\\ssc\\src\\Spi.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L301,.L300
	.byte	2
	.word	.L189
	.byte	3
	.byte	'Spi_lSyncTransmitData16Bit',0,1,213,71,23
	.word	.L363
	.byte	1,1
	.word	.L182,.L504,.L181
	.byte	4
	.byte	'ChannelId',0,1,215,71,25
	.word	.L505,.L506
	.byte	4
	.byte	'JobConfigPtr',0,1,216,71,34
	.word	.L507,.L508
	.byte	4
	.byte	'IsFirstChnl',0,1,217,71,15
	.word	.L509,.L510
	.byte	4
	.byte	'IsLastChnl',0,1,218,71,15
	.word	.L511,.L512
	.byte	5
	.word	.L182,.L504
	.byte	6
	.byte	'ModulePtr',0,1,221,71,13
	.word	.L485,.L513
	.byte	6
	.byte	'Src16BitPtr',0,1,222,71,17
	.word	.L514,.L515
	.byte	6
	.byte	'Dest16BitPtr',0,1,223,71,11
	.word	.L516,.L517
	.byte	6
	.byte	'CsPolarity',0,1,224,71,9
	.word	.L363,.L518
	.byte	6
	.byte	'TransferCount',0,1,225,71,24
	.word	.L439,.L519
	.byte	6
	.byte	'RetVal',0,1,226,71,18
	.word	.L363,.L520
	.byte	6
	.byte	'HwId',0,1,227,71,9
	.word	.L363,.L521
	.byte	6
	.byte	'SrcBufferNull',0,1,228,71,9
	.word	.L363,.L522
	.byte	6
	.byte	'DestBufferNull',0,1,229,71,9
	.word	.L363,.L523
	.byte	6
	.byte	'port',0,1,230,71,9
	.word	.L363,.L524
	.byte	6
	.byte	'SyncDummyRead',0,1,231,71,10
	.word	.L439,.L525
	.byte	6
	.byte	'lBacon',0,1,233,71,18
	.word	.L499,.L526
	.byte	6
	.byte	'CoreId',0,1,236,71,10
	.word	.L359,.L527
	.byte	6
	.byte	'CoreConfigPtr',0,1,237,71,29
	.word	.L361,.L528
	.byte	6
	.byte	'ChannelConfigPtr',0,1,239,71,32
	.word	.L431,.L529
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Spi_lSyncTransmitData16Bit')
	.sect	'.debug_abbrev'
.L299:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Spi_lSyncTransmitData16Bit')
	.sect	'.debug_line'
.L300:
	.word	.L1289-.L1288
.L1288:
	.half	3
	.word	.L1291-.L1290
.L1290:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Spi\\ssc\\src\\Spi.c',0,0,0,0,0
.L1291:
	.byte	5,23,7,0,5,2
	.word	.L182
	.byte	3,212,199,0,1,9
	.half	.L897-.L182
	.byte	3,15,1,5,24,9
	.half	.L898-.L897
	.byte	3,1,1,5,35,9
	.half	.L899-.L898
	.byte	3,7,1,5,5,9
	.half	.L893-.L899
	.byte	3,2,1,5,40,9
	.half	.L1292-.L893
	.byte	1,5,37,9
	.half	.L900-.L1292
	.byte	3,2,1,5,19,9
	.half	.L1293-.L900
	.byte	1,5,37,9
	.half	.L901-.L1293
	.byte	1,5,22,9
	.half	.L902-.L901
	.byte	3,1,1,5,31,9
	.half	.L1294-.L902
	.byte	1,5,32,9
	.half	.L903-.L1294
	.byte	3,5,1,5,50,9
	.half	.L1295-.L903
	.byte	1,5,58,9
	.half	.L1296-.L1295
	.byte	1,5,35,9
	.half	.L1297-.L1296
	.byte	3,1,1,5,46,9
	.half	.L1298-.L1297
	.byte	1,5,27,9
	.half	.L905-.L1298
	.byte	3,7,1,5,45,9
	.half	.L1299-.L905
	.byte	1,5,53,9
	.half	.L1300-.L1299
	.byte	1,5,36,9
	.half	.L1301-.L1300
	.byte	3,1,1,5,47,9
	.half	.L1302-.L1301
	.byte	1,5,3,9
	.half	.L906-.L1302
	.byte	3,5,1,5,21,7,9
	.half	.L907-.L906
	.byte	3,10,1,5,20,9
	.half	.L908-.L907
	.byte	3,1,1,5,3,9
	.half	.L101-.L908
	.byte	3,6,1,5,17,7,9
	.half	.L1303-.L101
	.byte	3,8,1,5,19,9
	.half	.L1304-.L1303
	.byte	3,1,1,5,37,9
	.half	.L102-.L1304
	.byte	3,6,1,5,19,9
	.half	.L1305-.L102
	.byte	3,127,1,5,37,9
	.half	.L1306-.L1305
	.byte	1,5,45,9
	.half	.L1307-.L1306
	.byte	1,5,37,9
	.half	.L1308-.L1307
	.byte	3,1,1,5,48,9
	.half	.L1309-.L1308
	.byte	1,5,17,9
	.half	.L909-.L1309
	.byte	3,8,1,5,31,9
	.half	.L1310-.L909
	.byte	1,5,30,9
	.half	.L1311-.L1310
	.byte	1,5,19,9
	.half	.L911-.L1311
	.byte	3,6,1,5,34,9
	.half	.L904-.L911
	.byte	1,5,6,9
	.half	.L1312-.L904
	.byte	1,5,73,7,9
	.half	.L1313-.L1312
	.byte	1,5,20,7,9
	.half	.L1314-.L1313
	.byte	3,2,1,5,33,9
	.half	.L1315-.L1314
	.byte	1,5,12,9
	.half	.L912-.L1315
	.byte	3,9,1,5,50,9
	.half	.L913-.L912
	.byte	3,1,1,5,63,9
	.half	.L1316-.L913
	.byte	1,5,60,9
	.half	.L1317-.L1316
	.byte	3,1,1,5,5,9
	.half	.L105-.L1317
	.byte	3,12,1,5,7,7,9
	.half	.L1318-.L105
	.byte	3,2,1,5,67,7,9
	.half	.L1319-.L1318
	.byte	3,2,1,5,33,9
	.half	.L915-.L1319
	.byte	3,1,1,5,76,9
	.half	.L106-.L915
	.byte	3,4,1,5,29,9
	.half	.L1320-.L106
	.byte	1,5,55,9
	.half	.L1321-.L1320
	.byte	3,4,1,5,44,9
	.half	.L1322-.L1321
	.byte	1,5,5,9
	.half	.L1323-.L1322
	.byte	3,7,1,5,18,7,9
	.half	.L1324-.L1323
	.byte	3,2,1,5,36,9
	.half	.L108-.L1324
	.byte	3,8,1,5,5,9
	.half	.L918-.L108
	.byte	3,1,1,5,48,7,9
	.half	.L1325-.L918
	.byte	3,2,1,5,21,9
	.half	.L1326-.L1325
	.byte	1,5,7,9
	.half	.L1327-.L1326
	.byte	3,7,1,5,21,7,9
	.half	.L1328-.L1327
	.byte	3,2,1,5,20,9
	.half	.L110-.L1328
	.byte	3,3,1,5,30,9
	.half	.L919-.L110
	.byte	3,9,1,5,1,7,9
	.half	.L109-.L919
	.byte	3,4,1,7,9
	.half	.L302-.L109
	.byte	0,1,1
.L1289:
	.sdecl	'.debug_ranges',debug,cluster('Spi_lSyncTransmitData16Bit')
	.sect	'.debug_ranges'
.L301:
	.word	-1,.L182,0,.L302-.L182,0,0
	.sdecl	'.debug_info',debug,cluster('Spi_lSyncTransmitData8Bit')
	.sect	'.debug_info'
.L303:
	.word	679
	.half	3
	.word	.L304
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Spi\\ssc\\src\\Spi.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L306,.L305
	.byte	2
	.word	.L189
	.byte	3
	.byte	'Spi_lSyncTransmitData8Bit',0,1,148,70,23
	.word	.L363
	.byte	1,1
	.word	.L180,.L530,.L179
	.byte	4
	.byte	'ChannelId',0,1,150,70,25
	.word	.L531,.L532
	.byte	4
	.byte	'JobConfigPtr',0,1,151,70,34
	.word	.L533,.L534
	.byte	4
	.byte	'IsFirstChnl',0,1,152,70,15
	.word	.L535,.L536
	.byte	4
	.byte	'IsLastChnl',0,1,153,70,15
	.word	.L537,.L538
	.byte	5
	.word	.L180,.L530
	.byte	6
	.byte	'ModulePtr',0,1,156,70,13
	.word	.L485,.L539
	.byte	6
	.byte	'Src8BitPtr',0,1,157,70,16
	.word	.L540,.L541
	.byte	6
	.byte	'Dest8BitPtr',0,1,158,70,10
	.word	.L542,.L543
	.byte	6
	.byte	'CsPolarity',0,1,159,70,9
	.word	.L363,.L544
	.byte	6
	.byte	'TransferCount',0,1,160,70,24
	.word	.L439,.L545
	.byte	6
	.byte	'RetVal',0,1,161,70,18
	.word	.L363,.L546
	.byte	6
	.byte	'HwId',0,1,162,70,9
	.word	.L363,.L547
	.byte	6
	.byte	'SrcBufferNull',0,1,163,70,9
	.word	.L363,.L548
	.byte	6
	.byte	'DestBufferNull',0,1,164,70,9
	.word	.L363,.L549
	.byte	6
	.byte	'port',0,1,165,70,9
	.word	.L363,.L550
	.byte	6
	.byte	'SyncDummyRead',0,1,166,70,9
	.word	.L363,.L551
	.byte	6
	.byte	'lBacon',0,1,168,70,18
	.word	.L499,.L552
	.byte	6
	.byte	'CoreId',0,1,171,70,10
	.word	.L359,.L553
	.byte	6
	.byte	'CoreConfigPtr',0,1,172,70,29
	.word	.L361,.L554
	.byte	6
	.byte	'ChannelConfigPtr',0,1,174,70,32
	.word	.L431,.L555
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Spi_lSyncTransmitData8Bit')
	.sect	'.debug_abbrev'
.L304:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Spi_lSyncTransmitData8Bit')
	.sect	'.debug_line'
.L305:
	.word	.L1330-.L1329
.L1329:
	.half	3
	.word	.L1332-.L1331
.L1331:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Spi\\ssc\\src\\Spi.c',0,0,0,0,0
.L1332:
	.byte	5,23,7,0,5,2
	.word	.L180
	.byte	3,147,198,0,1,9
	.half	.L869-.L180
	.byte	3,15,1,5,24,9
	.half	.L870-.L869
	.byte	3,1,1,5,35,9
	.half	.L871-.L870
	.byte	3,7,1,5,5,9
	.half	.L865-.L871
	.byte	3,2,1,5,40,9
	.half	.L1333-.L865
	.byte	1,5,37,9
	.half	.L872-.L1333
	.byte	3,2,1,5,19,9
	.half	.L1334-.L872
	.byte	1,5,37,9
	.half	.L873-.L1334
	.byte	1,5,22,9
	.half	.L874-.L873
	.byte	3,1,1,5,31,9
	.half	.L1335-.L874
	.byte	1,5,16,9
	.half	.L875-.L1335
	.byte	3,3,1,5,34,9
	.half	.L1336-.L875
	.byte	1,5,42,9
	.half	.L1337-.L1336
	.byte	1,5,34,9
	.half	.L1338-.L1337
	.byte	3,1,1,5,45,9
	.half	.L1339-.L1338
	.byte	1,5,25,9
	.half	.L877-.L1339
	.byte	3,5,1,5,43,9
	.half	.L1340-.L877
	.byte	1,5,51,9
	.half	.L1341-.L1340
	.byte	1,5,35,9
	.half	.L1342-.L1341
	.byte	3,1,1,5,46,9
	.half	.L1343-.L1342
	.byte	1,5,3,9
	.half	.L878-.L1343
	.byte	3,5,1,5,20,7,9
	.half	.L879-.L878
	.byte	3,6,1,9
	.half	.L880-.L879
	.byte	3,1,1,5,3,9
	.half	.L90-.L880
	.byte	3,5,1,5,16,7,9
	.half	.L1344-.L90
	.byte	3,2,1,5,19,9
	.half	.L1345-.L1344
	.byte	3,1,1,5,37,9
	.half	.L91-.L1345
	.byte	3,6,1,5,19,9
	.half	.L1346-.L91
	.byte	3,127,1,5,37,9
	.half	.L1347-.L1346
	.byte	1,5,45,9
	.half	.L1348-.L1347
	.byte	1,5,37,9
	.half	.L1349-.L1348
	.byte	3,1,1,5,48,9
	.half	.L1350-.L1349
	.byte	1,5,17,9
	.half	.L881-.L1350
	.byte	3,8,1,5,31,9
	.half	.L1351-.L881
	.byte	1,5,30,9
	.half	.L1352-.L1351
	.byte	1,5,19,9
	.half	.L883-.L1352
	.byte	3,6,1,5,34,9
	.half	.L876-.L883
	.byte	1,5,6,9
	.half	.L1353-.L876
	.byte	1,5,73,7,9
	.half	.L1354-.L1353
	.byte	1,5,20,7,9
	.half	.L1355-.L1354
	.byte	3,2,1,5,33,9
	.half	.L1356-.L1355
	.byte	1,5,12,9
	.half	.L884-.L1356
	.byte	3,8,1,5,50,9
	.half	.L885-.L884
	.byte	3,1,1,5,63,9
	.half	.L1357-.L885
	.byte	1,5,60,9
	.half	.L1358-.L1357
	.byte	3,1,1,5,5,9
	.half	.L94-.L1358
	.byte	3,11,1,5,7,7,9
	.half	.L1359-.L94
	.byte	3,2,1,5,67,7,9
	.half	.L1360-.L1359
	.byte	3,2,1,5,33,9
	.half	.L887-.L1360
	.byte	3,1,1,5,76,9
	.half	.L95-.L887
	.byte	3,4,1,5,29,9
	.half	.L1361-.L95
	.byte	1,5,55,9
	.half	.L1362-.L1361
	.byte	3,4,1,5,44,9
	.half	.L1363-.L1362
	.byte	1,5,5,9
	.half	.L1364-.L1363
	.byte	3,7,1,5,17,7,9
	.half	.L1365-.L1364
	.byte	3,2,1,5,36,9
	.half	.L97-.L1365
	.byte	3,8,1,5,5,9
	.half	.L890-.L97
	.byte	3,1,1,5,46,7,9
	.half	.L1366-.L890
	.byte	3,3,1,5,20,9
	.half	.L1367-.L1366
	.byte	1,5,7,9
	.half	.L1368-.L1367
	.byte	3,7,1,5,20,7,9
	.half	.L1369-.L1368
	.byte	3,2,1,9
	.half	.L99-.L1369
	.byte	3,3,1,5,30,9
	.half	.L891-.L99
	.byte	3,9,1,5,1,7,9
	.half	.L98-.L891
	.byte	3,4,1,7,9
	.half	.L307-.L98
	.byte	0,1,1
.L1330:
	.sdecl	'.debug_ranges',debug,cluster('Spi_lSyncTransmitData8Bit')
	.sect	'.debug_ranges'
.L306:
	.word	-1,.L180,0,.L307-.L180,0,0
	.sdecl	'.debug_info',debug,cluster('Spi_lSyncTransmit')
	.sect	'.debug_info'
.L308:
	.word	371
	.half	3
	.word	.L309
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Spi\\ssc\\src\\Spi.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L311,.L310
	.byte	2
	.word	.L189
	.byte	3
	.byte	'Spi_lSyncTransmit',0,1,231,64,23
	.word	.L363
	.byte	1,1
	.word	.L172,.L556,.L171
	.byte	4
	.byte	'Sequence',0,1,231,64,64
	.word	.L557,.L558
	.byte	5
	.word	.L172,.L556
	.byte	6
	.byte	'SeqConfigPtr',0,1,233,64,33
	.word	.L559,.L560
	.byte	6
	.byte	'JobId',0,1,234,64,15
	.word	.L439,.L561
	.byte	6
	.byte	'JobIndex',0,1,234,64,22
	.word	.L439,.L562
	.byte	6
	.byte	'RetVal',0,1,235,64,18
	.word	.L363,.L563
	.byte	6
	.byte	'CoreId',0,1,238,64,10
	.word	.L359,.L564
	.byte	6
	.byte	'CoreConfigPtr',0,1,239,64,29
	.word	.L361,.L565
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Spi_lSyncTransmit')
	.sect	'.debug_abbrev'
.L309:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Spi_lSyncTransmit')
	.sect	'.debug_line'
.L310:
	.word	.L1371-.L1370
.L1370:
	.half	3
	.word	.L1373-.L1372
.L1372:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Spi\\ssc\\src\\Spi.c',0,0,0,0,0
.L1373:
	.byte	5,23,7,0,5,2
	.word	.L172
	.byte	3,230,192,0,1,5,35,9
	.half	.L755-.L172
	.byte	3,7,1,5,17,9
	.half	.L754-.L755
	.byte	1,5,5,9
	.half	.L756-.L754
	.byte	3,2,1,5,40,9
	.half	.L1374-.L756
	.byte	1,5,3,9
	.half	.L757-.L1374
	.byte	3,5,1,5,21,9
	.half	.L1375-.L757
	.byte	1,5,29,9
	.half	.L1376-.L1375
	.byte	1,5,40,9
	.half	.L1377-.L1376
	.byte	1,5,53,9
	.half	.L1378-.L1377
	.byte	1,5,51,9
	.half	.L1379-.L1378
	.byte	1,9
	.half	.L1380-.L1379
	.byte	3,3,1,5,32,9
	.half	.L1381-.L1380
	.byte	1,5,51,9
	.half	.L1382-.L1381
	.byte	1,5,12,9
	.half	.L759-.L1382
	.byte	3,3,1,5,23,9
	.half	.L760-.L759
	.byte	3,1,1,5,43,9
	.half	.L758-.L760
	.byte	1,5,57,9
	.half	.L762-.L758
	.byte	3,24,1,5,56,9
	.half	.L1383-.L762
	.byte	3,8,1,5,22,9
	.half	.L1384-.L1383
	.byte	3,125,1,5,20,9
	.half	.L1385-.L1384
	.byte	3,39,1,5,32,9
	.half	.L62-.L1385
	.byte	3,74,1,5,8,9
	.half	.L764-.L62
	.byte	3,5,1,5,26,9
	.half	.L1386-.L764
	.byte	1,5,34,9
	.half	.L1387-.L1386
	.byte	1,5,45,9
	.half	.L1388-.L1387
	.byte	1,5,5,9
	.half	.L1389-.L1388
	.byte	1,5,7,7,9
	.half	.L1390-.L1389
	.byte	3,5,1,5,25,9
	.half	.L1391-.L1390
	.byte	1,5,33,9
	.half	.L1392-.L1391
	.byte	1,5,44,9
	.half	.L1393-.L1392
	.byte	1,5,55,9
	.half	.L1394-.L1393
	.byte	1,5,39,9
	.half	.L1395-.L1394
	.byte	3,5,1,5,9,9
	.half	.L65-.L1395
	.byte	3,3,1,5,27,9
	.half	.L1396-.L65
	.byte	1,5,35,9
	.half	.L1397-.L1396
	.byte	1,5,46,9
	.half	.L1398-.L1397
	.byte	1,5,54,9
	.half	.L1399-.L1398
	.byte	1,5,17,9
	.half	.L1400-.L1399
	.byte	3,1,1,5,29,9
	.half	.L765-.L1400
	.byte	3,1,1,5,49,9
	.half	.L1401-.L765
	.byte	1,5,39,9
	.half	.L64-.L1401
	.byte	3,123,1,7,9
	.half	.L1402-.L64
	.byte	1,5,15,9
	.half	.L63-.L1402
	.byte	3,11,1,5,27,9
	.half	.L767-.L63
	.byte	3,1,1,5,47,9
	.half	.L1403-.L767
	.byte	1,5,38,9
	.half	.L66-.L1403
	.byte	3,27,1,5,6,7,9
	.half	.L1404-.L66
	.byte	3,7,1,5,24,9
	.half	.L1405-.L1404
	.byte	1,5,32,9
	.half	.L1406-.L1405
	.byte	1,5,43,9
	.half	.L1407-.L1406
	.byte	1,5,3,9
	.half	.L768-.L1407
	.byte	1,5,5,7,9
	.half	.L1408-.L768
	.byte	3,2,1,5,23,9
	.half	.L1409-.L1408
	.byte	1,5,31,9
	.half	.L1410-.L1409
	.byte	1,5,42,9
	.half	.L1411-.L1410
	.byte	1,5,55,9
	.half	.L1412-.L1411
	.byte	1,5,53,9
	.half	.L1413-.L1412
	.byte	1,5,1,9
	.half	.L67-.L1413
	.byte	3,3,1,7,9
	.half	.L312-.L67
	.byte	0,1,1
.L1371:
	.sdecl	'.debug_ranges',debug,cluster('Spi_lSyncTransmit')
	.sect	'.debug_ranges'
.L311:
	.word	-1,.L172,0,.L312-.L172,0,0
	.sdecl	'.debug_info',debug,cluster('Spi_lSyncStartJob')
	.sect	'.debug_info'
.L313:
	.word	697
	.half	3
	.word	.L314
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Spi\\ssc\\src\\Spi.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L316,.L315
	.byte	2
	.word	.L189
	.byte	3
	.byte	'Spi_lSyncStartJob',0,1,236,65,23
	.word	.L363
	.byte	1,1
	.word	.L174,.L566,.L173
	.byte	4
	.byte	'JobId',0,1,236,65,59
	.word	.L567,.L568
	.byte	5
	.word	.L174,.L566
	.byte	6
	.byte	'JobConfigPtr',0,1,238,65,28
	.word	.L569,.L570
	.byte	6
	.byte	'ChannelId',0,1,239,65,19
	.word	.L363,.L571
	.byte	6
	.byte	'ChnlTxErr',0,1,240,65,18
	.word	.L363,.L572
	.byte	6
	.byte	'ChannelIndex',0,1,241,65,9
	.word	.L363,.L573
	.byte	6
	.byte	'IsFirstChnl',0,1,242,65,9
	.word	.L363,.L574
	.byte	6
	.byte	'IsLastChnl',0,1,243,65,9
	.word	.L363,.L575
	.byte	6
	.byte	'DataWidth',0,1,244,65,9
	.word	.L363,.L576
	.byte	6
	.byte	'HwId',0,1,245,65,9
	.word	.L363,.L577
	.byte	6
	.byte	'CsPolarity',0,1,246,65,9
	.word	.L363,.L578
	.byte	6
	.byte	'CoreId',0,1,249,65,10
	.word	.L359,.L579
	.byte	6
	.byte	'CoreConfigPtr',0,1,250,65,29
	.word	.L361,.L580
	.byte	6
	.byte	'ChannelConfigPtr',0,1,252,65,32
	.word	.L431,.L581
	.byte	6
	.byte	'GlobalConReg',0,1,254,65,22
	.word	.L582,.L583
	.byte	6
	.byte	'ModulePtr',0,1,255,65,19
	.word	.L584,.L585
	.byte	6
	.byte	'port',0,1,128,66,9
	.word	.L363,.L586
	.byte	6
	.byte	'lBacon',0,1,130,66,18
	.word	.L499,.L587
	.byte	6
	.byte	'LoopCounter',0,1,131,66,10
	.word	.L359,.L588
	.byte	5
	.word	.L589,.L566
	.byte	6
	.byte	'ToggleCs',0,1,137,66,9
	.word	.L363,.L590
	.byte	5
	.word	.L78,.L77
	.byte	6
	.byte	'u32Sts',0,1,230,66,18
	.word	.L359,.L591
	.byte	0,0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Spi_lSyncStartJob')
	.sect	'.debug_abbrev'
.L314:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Spi_lSyncStartJob')
	.sect	'.debug_line'
.L315:
	.word	.L1415-.L1414
.L1414:
	.half	3
	.word	.L1417-.L1416
.L1416:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Spi\\ssc\\src\\Spi.c',0,0,0,0,0
.L1417:
	.byte	5,23,7,0,5,2
	.word	.L174
	.byte	3,235,193,0,1,5,22,9
	.half	.L771-.L174
	.byte	3,5,1,5,21,9
	.half	.L772-.L771
	.byte	3,1,1,5,20,9
	.half	.L774-.L772
	.byte	3,1,1,5,35,9
	.half	.L775-.L774
	.byte	3,6,1,5,17,9
	.half	.L770-.L775
	.byte	1,5,5,9
	.half	.L777-.L770
	.byte	3,2,1,5,40,9
	.half	.L1418-.L777
	.byte	1,5,44,9
	.half	.L780-.L1418
	.byte	3,8,1,5,46,9
	.half	.L781-.L780
	.byte	3,5,1,5,32,9
	.half	.L783-.L781
	.byte	1,5,46,9
	.half	.L779-.L783
	.byte	1,5,32,9
	.half	.L589-.L779
	.byte	3,1,1,5,3,9
	.half	.L788-.L589
	.byte	3,3,1,5,21,9
	.half	.L1419-.L788
	.byte	1,5,29,9
	.half	.L1420-.L1419
	.byte	1,5,40,9
	.half	.L1421-.L1420
	.byte	1,5,50,9
	.half	.L1422-.L1421
	.byte	1,5,48,9
	.half	.L789-.L1422
	.byte	1,5,37,9
	.half	.L1423-.L789
	.byte	3,3,1,5,27,9
	.half	.L776-.L1423
	.byte	3,3,1,5,48,9
	.half	.L1424-.L776
	.byte	1,5,22,9
	.half	.L793-.L1424
	.byte	3,2,1,5,31,9
	.half	.L1425-.L793
	.byte	1,5,17,9
	.half	.L794-.L1425
	.byte	3,7,1,5,31,9
	.half	.L792-.L794
	.byte	1,5,30,9
	.half	.L1426-.L792
	.byte	1,5,5,9
	.half	.L795-.L1426
	.byte	3,26,1,5,24,9
	.half	.L1427-.L795
	.byte	3,247,0,1,5,20,9
	.half	.L69-.L1427
	.byte	3,248,126,1,5,41,9
	.half	.L797-.L69
	.byte	1,5,9,9
	.half	.L1428-.L797
	.byte	3,1,1,5,5,9
	.half	.L1429-.L1428
	.byte	3,127,1,5,18,7,9
	.half	.L1430-.L1429
	.byte	3,3,1,5,63,9
	.half	.L70-.L1430
	.byte	3,4,1,5,19,9
	.half	.L799-.L70
	.byte	3,10,1,5,18,9
	.half	.L1431-.L799
	.byte	1,5,38,9
	.half	.L1432-.L1431
	.byte	1,5,39,9
	.half	.L1433-.L1432
	.byte	3,3,1,5,21,9
	.half	.L1434-.L1433
	.byte	1,5,39,9
	.half	.L804-.L1434
	.byte	1,5,42,9
	.half	.L805-.L804
	.byte	3,2,1,5,5,9
	.half	.L802-.L805
	.byte	3,9,1,5,59,7,9
	.half	.L1435-.L802
	.byte	3,3,1,5,70,9
	.half	.L806-.L1435
	.byte	1,5,10,9
	.half	.L71-.L806
	.byte	3,5,1,5,60,7,9
	.half	.L1436-.L71
	.byte	3,3,1,5,71,9
	.half	.L811-.L1436
	.byte	1,5,60,9
	.half	.L73-.L811
	.byte	3,6,1,5,17,9
	.half	.L74-.L73
	.byte	3,127,1,9
	.half	.L820-.L74
	.byte	3,4,1,5,8,9
	.half	.L1437-.L820
	.byte	3,5,1,5,41,7,9
	.half	.L821-.L1437
	.byte	1,5,71,9
	.half	.L1438-.L821
	.byte	3,5,1,5,45,9
	.half	.L78-.L1438
	.byte	3,5,1,5,48,9
	.half	.L823-.L78
	.byte	1,5,11,9
	.half	.L1439-.L823
	.byte	3,1,1,5,22,7,9
	.half	.L1440-.L1439
	.byte	3,4,1,5,35,9
	.half	.L77-.L1440
	.byte	3,118,1,5,15,9
	.half	.L1441-.L77
	.byte	1,5,65,7,9
	.half	.L1442-.L1441
	.byte	1,5,31,7,9
	.half	.L79-.L1442
	.byte	3,14,1,5,34,9
	.half	.L1443-.L79
	.byte	1,5,12,9
	.half	.L1444-.L1443
	.byte	1,5,78,7,9
	.half	.L1445-.L1444
	.byte	1,5,21,7,9
	.half	.L81-.L1445
	.byte	3,2,1,5,22,9
	.half	.L82-.L81
	.byte	3,4,1,5,37,9
	.half	.L1446-.L82
	.byte	1,5,7,9
	.half	.L1447-.L1446
	.byte	1,5,24,7,9
	.half	.L1448-.L1447
	.byte	3,5,1,5,16,9
	.half	.L826-.L1448
	.byte	3,9,1,5,55,9
	.half	.L827-.L826
	.byte	3,3,1,5,22,9
	.half	.L1449-.L827
	.byte	3,1,1,5,5,9
	.half	.L76-.L1449
	.byte	3,7,1,5,19,9
	.half	.L1450-.L76
	.byte	3,8,1,5,31,9
	.half	.L830-.L1450
	.byte	3,1,1,5,52,9
	.half	.L832-.L830
	.byte	1,5,21,9
	.half	.L1451-.L832
	.byte	3,127,1,5,7,9
	.half	.L84-.L1451
	.byte	3,14,1,5,25,9
	.half	.L1452-.L84
	.byte	1,5,33,9
	.half	.L1453-.L1452
	.byte	1,5,44,9
	.half	.L1454-.L1453
	.byte	1,5,54,9
	.half	.L1455-.L1454
	.byte	1,5,52,9
	.half	.L833-.L1455
	.byte	1,5,38,9
	.half	.L1456-.L833
	.byte	3,8,1,5,37,9
	.half	.L1457-.L1456
	.byte	1,5,53,9
	.half	.L1458-.L1457
	.byte	1,5,29,9
	.half	.L834-.L1458
	.byte	3,1,1,5,7,9
	.half	.L1459-.L834
	.byte	3,6,1,5,17,9
	.half	.L1460-.L1459
	.byte	3,3,1,5,24,9
	.half	.L85-.L1460
	.byte	3,2,1,5,46,9
	.half	.L1461-.L85
	.byte	1,5,6,7,9
	.half	.L1462-.L1461
	.byte	3,5,1,5,24,9
	.half	.L1463-.L1462
	.byte	1,5,32,9
	.half	.L1464-.L1463
	.byte	1,5,43,9
	.half	.L1465-.L1464
	.byte	1,5,3,9
	.half	.L836-.L1465
	.byte	1,5,5,7,9
	.half	.L1466-.L836
	.byte	3,3,1,5,23,9
	.half	.L1467-.L1466
	.byte	1,5,31,9
	.half	.L1468-.L1467
	.byte	1,5,42,9
	.half	.L1469-.L1468
	.byte	1,5,52,9
	.half	.L1470-.L1469
	.byte	1,5,50,9
	.half	.L838-.L1470
	.byte	1,5,3,9
	.half	.L86-.L838
	.byte	3,2,1,5,1,9
	.half	.L839-.L86
	.byte	3,1,1,7,9
	.half	.L317-.L839
	.byte	0,1,1
.L1415:
	.sdecl	'.debug_ranges',debug,cluster('Spi_lSyncStartJob')
	.sect	'.debug_ranges'
.L316:
	.word	-1,.L174,0,.L317-.L174,0,0
	.sdecl	'.debug_info',debug,cluster('Spi_lSynTransErrCheck')
	.sect	'.debug_info'
.L318:
	.word	287
	.half	3
	.word	.L319
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Spi\\ssc\\src\\Spi.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L321,.L320
	.byte	2
	.word	.L189
	.byte	3
	.byte	'Spi_lSynTransErrCheck',0,1,228,74,23
	.word	.L363
	.byte	1,1
	.word	.L186,.L592,.L185
	.byte	4
	.byte	'ModulePtr',0,1,228,74,67
	.word	.L593,.L594
	.byte	5
	.word	.L186,.L592
	.byte	6
	.byte	'LoopCounter',0,1,230,74,10
	.word	.L359,.L595
	.byte	6
	.byte	'RetVal',0,1,231,74,18
	.word	.L363,.L596
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Spi_lSynTransErrCheck')
	.sect	'.debug_abbrev'
.L319:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Spi_lSynTransErrCheck')
	.sect	'.debug_line'
.L320:
	.word	.L1472-.L1471
.L1471:
	.half	3
	.word	.L1474-.L1473
.L1473:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Spi\\ssc\\src\\Spi.c',0,0,0,0,0
.L1474:
	.byte	5,24,7,0,5,2
	.word	.L186
	.byte	3,229,202,0,1,5,44,9
	.half	.L1475-.L186
	.byte	1,5,25,9
	.half	.L948-.L1475
	.byte	3,1,1,5,33,9
	.half	.L949-.L948
	.byte	3,5,1,5,57,9
	.half	.L1476-.L949
	.byte	1,5,31,9
	.half	.L1477-.L1476
	.byte	3,1,1,5,26,9
	.half	.L124-.L1477
	.byte	3,5,1,5,29,9
	.half	.L1478-.L124
	.byte	1,5,5,9
	.half	.L1479-.L1478
	.byte	1,5,14,7,9
	.half	.L1480-.L1479
	.byte	3,3,1,5,7,9
	.half	.L1481-.L1480
	.byte	3,1,1,5,16,9
	.half	.L125-.L1481
	.byte	3,2,1,5,28,9
	.half	.L123-.L125
	.byte	3,116,1,5,31,9
	.half	.L1482-.L123
	.byte	1,5,9,9
	.half	.L1483-.L1482
	.byte	1,5,25,7,9
	.half	.L1484-.L1483
	.byte	3,1,1,7,9
	.half	.L126-.L1484
	.byte	3,17,1,5,28,9
	.half	.L1485-.L126
	.byte	1,5,6,9
	.half	.L1486-.L1485
	.byte	1,5,72,7,9
	.half	.L1487-.L1486
	.byte	1,5,12,7,9
	.half	.L128-.L1487
	.byte	3,3,1,5,1,9
	.half	.L129-.L128
	.byte	3,5,1,7,9
	.half	.L322-.L129
	.byte	0,1,1
.L1472:
	.sdecl	'.debug_ranges',debug,cluster('Spi_lSynTransErrCheck')
	.sect	'.debug_ranges'
.L321:
	.word	-1,.L186,0,.L322-.L186,0,0
	.sdecl	'.debug_info',debug,cluster('Spi_lHwSetChannelConfig')
	.sect	'.debug_info'
.L323:
	.word	412
	.half	3
	.word	.L324
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Spi\\ssc\\src\\Spi.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L326,.L325
	.byte	2
	.word	.L189
	.byte	3
	.byte	'Spi_lHwSetChannelConfig',0,1,187,69,23
	.word	.L499
	.byte	1,1
	.word	.L178,.L597,.L177
	.byte	4
	.byte	'SpiChId',0,1,189,69,25
	.word	.L598,.L599
	.byte	4
	.byte	'JobConfigPtr',0,1,190,69,34
	.word	.L600,.L601
	.byte	4
	.byte	'ToggleCs',0,1,191,69,15
	.word	.L602,.L603
	.byte	5
	.word	.L178,.L597
	.byte	6
	.byte	'BaconReg',0,1,195,69,18
	.word	.L499,.L604
	.byte	6
	.byte	'ModulePtr',0,1,196,69,13
	.word	.L485,.L605
	.byte	6
	.byte	'CoreId',0,1,199,69,10
	.word	.L359,.L606
	.byte	6
	.byte	'CoreConfigPtr',0,1,200,69,29
	.word	.L361,.L607
	.byte	6
	.byte	'ChannelConfigPtr',0,1,202,69,32
	.word	.L431,.L608
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Spi_lHwSetChannelConfig')
	.sect	'.debug_abbrev'
.L324:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Spi_lHwSetChannelConfig')
	.sect	'.debug_line'
.L325:
	.word	.L1489-.L1488
.L1488:
	.half	3
	.word	.L1491-.L1490
.L1490:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Spi\\ssc\\src\\Spi.c',0,0,0,0,0
.L1491:
	.byte	5,23,7,0,5,2
	.word	.L178
	.byte	3,186,197,0,1,5,35,9
	.half	.L858-.L178
	.byte	3,12,1,5,5,9
	.half	.L854-.L858
	.byte	3,2,1,5,40,9
	.half	.L1492-.L854
	.byte	1,5,37,9
	.half	.L860-.L1492
	.byte	3,2,1,5,19,9
	.half	.L856-.L860
	.byte	1,5,37,9
	.half	.L861-.L856
	.byte	1,5,17,9
	.half	.L862-.L861
	.byte	3,7,1,5,43,9
	.half	.L1493-.L862
	.byte	1,5,52,9
	.half	.L1494-.L1493
	.byte	1,5,30,9
	.half	.L1495-.L1494
	.byte	1,5,29,9
	.half	.L863-.L1495
	.byte	3,3,1,5,27,9
	.half	.L1496-.L863
	.byte	1,5,28,9
	.half	.L1497-.L1496
	.byte	3,4,1,5,35,9
	.half	.L859-.L1497
	.byte	3,1,1,5,21,9
	.half	.L1498-.L859
	.byte	1,5,31,9
	.half	.L1499-.L1498
	.byte	3,4,1,5,40,9
	.half	.L1500-.L1499
	.byte	1,5,17,9
	.half	.L1501-.L1500
	.byte	1,5,37,9
	.half	.L1502-.L1501
	.byte	3,3,1,5,51,9
	.half	.L1503-.L1502
	.byte	1,5,18,9
	.half	.L1504-.L1503
	.byte	1,5,51,9
	.half	.L1505-.L1504
	.byte	3,6,1,5,48,9
	.half	.L1506-.L1505
	.byte	3,1,1,5,17,9
	.half	.L1507-.L1506
	.byte	3,127,1,5,19,9
	.half	.L1508-.L1507
	.byte	3,5,1,5,13,9
	.half	.L1509-.L1508
	.byte	3,2,1,5,19,9
	.half	.L1510-.L1509
	.byte	1,9
	.half	.L1511-.L1510
	.byte	3,1,1,5,1,9
	.half	.L1512-.L1511
	.byte	3,3,1,7,9
	.half	.L327-.L1512
	.byte	0,1,1
.L1489:
	.sdecl	'.debug_ranges',debug,cluster('Spi_lHwSetChannelConfig')
	.sect	'.debug_ranges'
.L326:
	.word	-1,.L178,0,.L327-.L178,0,0
	.sdecl	'.debug_info',debug,cluster('Spi_lHwSetJobConfig')
	.sect	'.debug_info'
.L328:
	.word	504
	.half	3
	.word	.L329
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Spi\\ssc\\src\\Spi.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L331,.L330
	.byte	2
	.word	.L189
	.byte	3
	.byte	'Spi_lHwSetJobConfig',0,1,143,68,13,1,1
	.word	.L176,.L609,.L175
	.byte	4
	.byte	'JobConfigPtr',0,1,145,68,34
	.word	.L610,.L611
	.byte	4
	.byte	'IsAsynchronous',0,1,146,68,15
	.word	.L612,.L613
	.byte	5
	.word	.L176,.L609
	.byte	6
	.byte	'ModulePtr',0,1,149,68,13
	.word	.L485,.L614
	.byte	6
	.byte	'GlobalConReg',0,1,151,68,22
	.word	.L582,.L615
	.byte	6
	.byte	'GlobalCon1Reg',0,1,153,68,23
	.word	.L616,.L617
	.byte	6
	.byte	'EconReg',0,1,155,68,17
	.word	.L618,.L619
	.byte	6
	.byte	'HwChannelno',0,1,156,68,9
	.word	.L363,.L620
	.byte	6
	.byte	'HwUnitNum',0,1,157,68,9
	.word	.L363,.L621
	.byte	6
	.byte	'Strobe',0,1,158,68,10
	.word	.L359,.L622
	.byte	6
	.byte	'LBbitstatus',0,1,159,68,10
	.word	.L359,.L623
	.byte	6
	.byte	'CoreConfigPtr',0,1,160,68,29
	.word	.L361,.L624
	.byte	6
	.byte	'CoreId',0,1,166,68,10
	.word	.L359,.L625
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Spi_lHwSetJobConfig')
	.sect	'.debug_abbrev'
.L329:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3,8,58
	.byte	15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Spi_lHwSetJobConfig')
	.sect	'.debug_line'
.L330:
	.word	.L1514-.L1513
.L1513:
	.half	3
	.word	.L1516-.L1515
.L1515:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Spi\\ssc\\src\\Spi.c',0,0,0,0,0
.L1516:
	.byte	5,13,7,0,5,2
	.word	.L176
	.byte	3,142,196,0,1,5,35,9
	.half	.L841-.L176
	.byte	3,23,1,5,19,9
	.half	.L840-.L841
	.byte	3,2,1,5,54,9
	.half	.L1517-.L840
	.byte	1,5,17,9
	.half	.L843-.L1517
	.byte	3,8,1,5,43,9
	.half	.L1518-.L843
	.byte	1,5,52,9
	.half	.L1519-.L1518
	.byte	1,5,30,9
	.half	.L1520-.L1519
	.byte	1,5,38,9
	.half	.L845-.L1520
	.byte	3,2,1,5,34,9
	.half	.L1521-.L845
	.byte	3,2,1,5,58,9
	.half	.L1522-.L1521
	.byte	1,5,38,9
	.half	.L842-.L1522
	.byte	3,6,1,5,30,9
	.half	.L1523-.L842
	.byte	3,1,1,5,41,9
	.half	.L847-.L1523
	.byte	3,127,1,5,21,9
	.half	.L1524-.L847
	.byte	3,2,1,5,18,9
	.half	.L1525-.L1524
	.byte	1,9
	.half	.L1526-.L1525
	.byte	3,1,1,5,38,9
	.half	.L1527-.L1526
	.byte	3,5,1,5,49,9
	.half	.L1528-.L1527
	.byte	1,5,3,9
	.half	.L848-.L1528
	.byte	1,5,57,7,9
	.half	.L1529-.L848
	.byte	3,2,1,5,22,9
	.half	.L849-.L1529
	.byte	3,2,1,5,33,9
	.half	.L846-.L849
	.byte	3,2,1,5,22,9
	.half	.L850-.L846
	.byte	1,5,21,9
	.half	.L88-.L850
	.byte	3,2,1,5,28,9
	.half	.L851-.L88
	.byte	3,58,1,5,52,9
	.half	.L1530-.L851
	.byte	1,5,3,9
	.half	.L853-.L1530
	.byte	3,7,1,9
	.half	.L1531-.L853
	.byte	3,9,1,9
	.half	.L1532-.L1531
	.byte	3,7,1,5,30,9
	.half	.L1533-.L1532
	.byte	3,3,1,5,27,9
	.half	.L1534-.L1533
	.byte	1,5,1,9
	.half	.L1535-.L1534
	.byte	3,1,1,7,9
	.half	.L332-.L1535
	.byte	0,1,1
.L1514:
	.sdecl	'.debug_ranges',debug,cluster('Spi_lHwSetJobConfig')
	.sect	'.debug_ranges'
.L331:
	.word	-1,.L176,0,.L332-.L176,0,0
	.sdecl	'.debug_info',debug,cluster('Spi_lSetCsViaGpio')
	.sect	'.debug_info'
.L333:
	.word	289
	.half	3
	.word	.L334
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Spi\\ssc\\src\\Spi.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L336,.L335
	.byte	2
	.word	.L189
	.byte	3
	.byte	'Spi_lSetCsViaGpio',0,1,159,75,13,1,1
	.word	.L188,.L626,.L187
	.byte	4
	.byte	'Port',0,1,159,75,43
	.word	.L627,.L628
	.byte	4
	.byte	'Pin',0,1,160,75,43
	.word	.L629,.L630
	.byte	4
	.byte	'Level',0,1,160,75,60
	.word	.L631,.L632
	.byte	5
	.word	.L188,.L626
	.byte	6
	.byte	'PortOmrVal',0,1,162,75,10
	.word	.L359,.L633
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Spi_lSetCsViaGpio')
	.sect	'.debug_abbrev'
.L334:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3,8,58
	.byte	15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Spi_lSetCsViaGpio')
	.sect	'.debug_line'
.L335:
	.word	.L1537-.L1536
.L1536:
	.half	3
	.word	.L1539-.L1538
.L1538:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Spi\\ssc\\src\\Spi.c',0,0,0,0,0
.L1539:
	.byte	5,16,7,0,5,2
	.word	.L188
	.byte	3,168,203,0,1,5,48,9
	.half	.L1540-.L188
	.byte	3,126,1,5,14,9
	.half	.L950-.L1540
	.byte	3,1,1,5,27,9
	.half	.L951-.L950
	.byte	3,1,1,5,3,9
	.half	.L952-.L951
	.byte	3,8,1,5,22,9
	.half	.L1541-.L952
	.byte	1,5,21,9
	.half	.L1542-.L1541
	.byte	1,5,34,9
	.half	.L1543-.L1542
	.byte	1,5,1,9
	.half	.L1544-.L1543
	.byte	3,1,1,7,9
	.half	.L337-.L1544
	.byte	0,1,1
.L1537:
	.sdecl	'.debug_ranges',debug,cluster('Spi_lSetCsViaGpio')
	.sect	'.debug_ranges'
.L336:
	.word	-1,.L188,0,.L337-.L188,0,0
	.sdecl	'.debug_info',debug,cluster('Spi_RuntimeCoreVar')
	.sect	'.debug_info'
.L338:
	.word	189
	.half	3
	.word	.L339
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Spi\\ssc\\src\\Spi.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1,2
	.word	.L189
	.byte	3
	.byte	'Spi_RuntimeCoreVar',0,4,247,6,37
	.word	.L634
	.byte	5,3
	.word	Spi_RuntimeCoreVar
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Spi_RuntimeCoreVar')
	.sect	'.debug_abbrev'
.L339:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('Spi_RuntimeKernelVar')
	.sect	'.debug_info'
.L340:
	.word	191
	.half	3
	.word	.L341
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Spi\\ssc\\src\\Spi.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1,2
	.word	.L189
	.byte	3
	.byte	'Spi_RuntimeKernelVar',0,4,249,6,37
	.word	.L635
	.byte	5,3
	.word	Spi_RuntimeKernelVar
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Spi_RuntimeKernelVar')
	.sect	'.debug_abbrev'
.L341:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('Spi_kGlobalConfigPtr')
	.sect	'.debug_info'
.L342:
	.word	191
	.half	3
	.word	.L343
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Spi\\ssc\\src\\Spi.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1,2
	.word	.L189
	.byte	3
	.byte	'Spi_kGlobalConfigPtr',0,4,252,6,30
	.word	.L636
	.byte	5,3
	.word	Spi_kGlobalConfigPtr
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Spi_kGlobalConfigPtr')
	.sect	'.debug_abbrev'
.L343:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('Spi_RuntimeCore1Var')
	.sect	'.debug_info'
.L344:
	.word	190
	.half	3
	.word	.L345
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Spi\\ssc\\src\\Spi.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1,2
	.word	.L189
	.byte	3
	.byte	'Spi_RuntimeCore1Var',0,4,218,7,34
	.word	.L637
	.byte	5,3
	.word	Spi_RuntimeCore1Var
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Spi_RuntimeCore1Var')
	.sect	'.debug_abbrev'
.L345:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('Spi_BufferCore1')
	.sect	'.debug_info'
.L346:
	.word	186
	.half	3
	.word	.L347
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Spi\\ssc\\src\\Spi.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1,2
	.word	.L189
	.byte	3
	.byte	'Spi_BufferCore1',0,4,223,7,23
	.word	.L638
	.byte	5,3
	.word	Spi_BufferCore1
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Spi_BufferCore1')
	.sect	'.debug_abbrev'
.L347:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('Spi_SequenceStatusCore1')
	.sect	'.debug_info'
.L348:
	.word	194
	.half	3
	.word	.L349
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Spi\\ssc\\src\\Spi.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1,2
	.word	.L189
	.byte	3
	.byte	'Spi_SequenceStatusCore1',0,4,238,7,26
	.word	.L639
	.byte	5,3
	.word	Spi_SequenceStatusCore1
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Spi_SequenceStatusCore1')
	.sect	'.debug_abbrev'
.L349:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('Spi_JobStatusCore1')
	.sect	'.debug_info'
.L350:
	.word	189
	.half	3
	.word	.L351
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Spi\\ssc\\src\\Spi.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1,2
	.word	.L189
	.byte	3
	.byte	'Spi_JobStatusCore1',0,4,241,7,26
	.word	.L640
	.byte	5,3
	.word	Spi_JobStatusCore1
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Spi_JobStatusCore1')
	.sect	'.debug_abbrev'
.L351:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('Spi_RuntimeKernelQSPI4')
	.sect	'.debug_info'
.L352:
	.word	193
	.half	3
	.word	.L353
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Spi\\ssc\\src\\Spi.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1,2
	.word	.L189
	.byte	3
	.byte	'Spi_RuntimeKernelQSPI4',0,4,225,20,30
	.word	.L641
	.byte	5,3
	.word	Spi_RuntimeKernelQSPI4
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Spi_RuntimeKernelQSPI4')
	.sect	'.debug_abbrev'
.L353:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('Spi_RuntimeKernelQSPI5')
	.sect	'.debug_info'
.L354:
	.word	193
	.half	3
	.word	.L355
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Spi\\ssc\\src\\Spi.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1,2
	.word	.L189
	.byte	3
	.byte	'Spi_RuntimeKernelQSPI5',0,4,164,23,30
	.word	.L641
	.byte	5,3
	.word	Spi_RuntimeKernelQSPI5
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Spi_RuntimeKernelQSPI5')
	.sect	'.debug_abbrev'
.L355:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_loc',debug,cluster('Spi_DeInit')
	.sect	'.debug_loc'
.L371:
	.word	-1,.L136,.L665-.L136,.L365-.L136
	.half	1
	.byte	89
	.word	0,0
.L368:
	.word	-1,.L136,.L662-.L136,.L663-.L136
	.half	1
	.byte	82
	.word	.L664-.L136,.L365-.L136
	.half	1
	.byte	88
	.word	0,0
.L367:
	.word	-1,.L136,.L667-.L136,.L668-.L136
	.half	1
	.byte	90
	.word	.L669-.L136,.L8-.L136
	.half	1
	.byte	91
	.word	.L670-.L136,.L671-.L136
	.half	1
	.byte	84
	.word	.L672-.L136,.L673-.L136
	.half	1
	.byte	84
	.word	.L674-.L136,.L675-.L136
	.half	1
	.byte	91
	.word	.L668-.L136,.L6-.L136
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L366:
	.word	-1,.L136,.L663-.L136,.L8-.L136
	.half	1
	.byte	82
	.word	.L676-.L136,.L365-.L136
	.half	1
	.byte	82
	.word	0,0
.L135:
	.word	-1,.L136,0,.L365-.L136
	.half	2
	.byte	138,0
	.word	0,0
.L370:
	.word	-1,.L136,.L666-.L136,.L663-.L136
	.half	1
	.byte	84
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Spi_GetJobResult')
	.sect	'.debug_loc'
.L393:
	.word	-1,.L144,.L701-.L144,.L704-.L144
	.half	1
	.byte	82
	.word	0,0
.L391:
	.word	-1,.L144,0,.L701-.L144
	.half	1
	.byte	84
	.word	.L702-.L144,.L703-.L144
	.half	1
	.byte	95
	.word	0,0
.L392:
	.word	-1,.L144,.L704-.L144,.L389-.L144
	.half	1
	.byte	82
	.word	0,0
.L143:
	.word	-1,.L144,0,.L389-.L144
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Spi_GetSequenceResult')
	.sect	'.debug_loc'
.L399:
	.word	-1,.L146,.L705-.L146,.L708-.L146
	.half	1
	.byte	82
	.word	0,0
.L400:
	.word	-1,.L146,.L707-.L146,.L395-.L146
	.half	1
	.byte	95
	.word	0,0
.L398:
	.word	-1,.L146,.L708-.L146,.L395-.L146
	.half	1
	.byte	82
	.word	0,0
.L397:
	.word	-1,.L146,0,.L705-.L146
	.half	1
	.byte	84
	.word	.L706-.L146,.L707-.L146
	.half	1
	.byte	95
	.word	0,0
.L145:
	.word	-1,.L146,0,.L395-.L146
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Spi_GetStatus')
	.sect	'.debug_loc'
.L386:
	.word	-1,.L148,.L709-.L148,.L385-.L148
	.half	1
	.byte	95
	.word	0,0
.L147:
	.word	-1,.L148,0,.L385-.L148
	.half	2
	.byte	138,0
	.word	0,0
.L387:
	.word	-1,.L148,.L710-.L148,.L711-.L148
	.half	1
	.byte	84
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Spi_Init')
	.sect	'.debug_loc'
.L358:
	.word	-1,.L134,0,.L644-.L134
	.half	1
	.byte	100
	.word	.L645-.L134,.L646-.L134
	.half	1
	.byte	111
	.word	0,0
.L362:
	.word	-1,.L134,.L649-.L134,.L356-.L134
	.half	1
	.byte	108
	.word	0,0
.L360:
	.word	-1,.L134,.L644-.L134,.L647-.L134
	.half	1
	.byte	82
	.word	.L648-.L134,.L356-.L134
	.half	1
	.byte	88
	.word	.L647-.L134,.L650-.L134
	.half	1
	.byte	84
	.word	.L660-.L134,.L661-.L134
	.half	1
	.byte	84
	.word	0,0
.L364:
	.word	-1,.L134,.L651-.L134,.L356-.L134
	.half	1
	.byte	95
	.word	.L652-.L134,.L653-.L134
	.half	1
	.byte	84
	.word	.L654-.L134,.L655-.L134
	.half	1
	.byte	84
	.word	.L656-.L134,.L657-.L134
	.half	1
	.byte	84
	.word	.L658-.L134,.L659-.L134
	.half	1
	.byte	84
	.word	0,0
.L133:
	.word	-1,.L134,0,.L356-.L134
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Spi_SetupEB')
	.sect	'.debug_loc'
.L374:
	.word	-1,.L142,0,.L693-.L142
	.half	1
	.byte	84
	.word	.L694-.L142,.L695-.L142
	.half	1
	.byte	95
	.word	0,0
.L383:
	.word	-1,.L142,.L695-.L142,.L700-.L142
	.half	1
	.byte	95
	.word	0,0
.L382:
	.word	-1,.L142,.L693-.L142,.L699-.L142
	.half	1
	.byte	82
	.word	0,0
.L378:
	.word	-1,.L142,0,.L693-.L142
	.half	1
	.byte	101
	.word	.L697-.L142,.L372-.L142
	.half	1
	.byte	109
	.word	0,0
.L380:
	.word	-1,.L142,0,.L693-.L142
	.half	1
	.byte	85
	.word	.L698-.L142,.L372-.L142
	.half	1
	.byte	88
	.word	0,0
.L381:
	.word	-1,.L142,.L699-.L142,.L372-.L142
	.half	1
	.byte	82
	.word	0,0
.L141:
	.word	-1,.L142,0,.L372-.L142
	.half	2
	.byte	138,0
	.word	0,0
.L376:
	.word	-1,.L142,0,.L693-.L142
	.half	1
	.byte	100
	.word	.L696-.L142,.L372-.L142
	.half	1
	.byte	108
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Spi_SyncTransmit')
	.sect	'.debug_loc'
.L406:
	.word	-1,.L138,.L684-.L138,.L685-.L138
	.half	1
	.byte	111
	.word	0,0
.L405:
	.word	-1,.L138,.L677-.L138,.L682-.L138
	.half	1
	.byte	82
	.word	.L683-.L138,.L401-.L138
	.half	1
	.byte	89
	.word	0,0
.L407:
	.word	-1,.L138,.L679-.L138,.L401-.L138
	.half	1
	.byte	88
	.word	.L687-.L138,.L681-.L138
	.half	1
	.byte	84
	.word	0,0
.L404:
	.word	-1,.L138,.L680-.L138,.L681-.L138
	.half	1
	.byte	91
	.word	.L681-.L138,.L688-.L138
	.half	1
	.byte	82
	.word	.L689-.L138,.L401-.L138
	.half	1
	.byte	91
	.word	.L690-.L138,.L401-.L138
	.half	1
	.byte	82
	.word	0,0
.L403:
	.word	-1,.L138,0,.L677-.L138
	.half	1
	.byte	84
	.word	.L678-.L138,.L679-.L138
	.half	1
	.byte	88
	.word	0,0
.L137:
	.word	-1,.L138,0,.L401-.L138
	.half	2
	.byte	138,0
	.word	0,0
.L408:
	.word	-1,.L138,.L686-.L138,.L401-.L138
	.half	1
	.byte	90
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Spi_lAsyncInitPtrRuntimeVar')
	.sect	'.debug_loc'
.L411:
	.word	-1,.L156,0,.L409-.L156
	.half	1
	.byte	84
	.word	0,0
.L155:
	.word	-1,.L156,0,.L409-.L156
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Spi_lCheckInitStatus')
	.sect	'.debug_loc'
.L447:
	.word	-1,.L150,0,.L712-.L150
	.half	1
	.byte	84
	.word	.L713-.L150,.L714-.L150
	.half	1
	.byte	95
	.word	.L28-.L150,.L716-.L150
	.half	1
	.byte	95
	.word	0,0
.L452:
	.word	-1,.L150,.L712-.L150,.L33-.L150
	.half	1
	.byte	82
	.word	.L30-.L150,.L29-.L150
	.half	1
	.byte	82
	.word	0,0
.L449:
	.word	-1,.L150,0,.L712-.L150
	.half	1
	.byte	85
	.word	0,0
.L451:
	.word	-1,.L150,.L717-.L150,.L30-.L150
	.half	1
	.byte	89
	.word	.L718-.L150,.L719-.L150
	.half	1
	.byte	84
	.word	0,0
.L450:
	.word	-1,.L150,.L715-.L150,.L445-.L150
	.half	1
	.byte	88
	.word	.L720-.L150,.L445-.L150
	.half	1
	.byte	82
	.word	0,0
.L149:
	.word	-1,.L150,0,.L445-.L150
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Spi_lClearMem')
	.sect	'.debug_loc'
.L418:
	.word	-1,.L162,0,.L416-.L162
	.half	1
	.byte	100
	.word	0,0
.L420:
	.word	-1,.L162,0,.L416-.L162
	.half	1
	.byte	84
	.word	0,0
.L421:
	.word	-1,.L162,.L731-.L162,.L416-.L162
	.half	1
	.byte	95
	.word	.L732-.L162,.L49-.L162
	.half	5
	.byte	144,32,157,32,0
	.word	.L733-.L162,.L734-.L162
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L161:
	.word	-1,.L162,0,.L416-.L162
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Spi_lCoreInit')
	.sect	'.debug_loc'
.L429:
	.word	-1,.L152,0,.L721-.L152
	.half	1
	.byte	84
	.word	.L722-.L152,.L427-.L152
	.half	1
	.byte	95
	.word	.L39-.L152,.L427-.L152
	.half	1
	.byte	84
	.word	0,0
.L151:
	.word	-1,.L152,0,.L427-.L152
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Spi_lGetChannelDataWidth')
	.sect	'.debug_loc'
.L414:
	.word	-1,.L140,0,.L412-.L140
	.half	1
	.byte	100
	.word	0,0
.L415:
	.word	-1,.L140,.L691-.L140,.L20-.L140
	.half	1
	.byte	82
	.word	.L692-.L140,.L412-.L140
	.half	1
	.byte	82
	.word	0,0
.L139:
	.word	-1,.L140,0,.L412-.L140
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Spi_lGetTotalIBChannelsInCore')
	.sect	'.debug_loc'
.L443:
	.word	-1,.L154,0,.L441-.L154
	.half	1
	.byte	84
	.word	0,0
.L153:
	.word	-1,.L154,0,.L441-.L154
	.half	2
	.byte	138,0
	.word	0,0
.L444:
	.word	-1,.L154,.L723-.L154,.L441-.L154
	.half	1
	.byte	82
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Spi_lHwSetChannelConfig')
	.sect	'.debug_loc'
.L604:
	.word	-1,.L178,.L859-.L178,.L597-.L178
	.half	1
	.byte	82
	.word	0,0
.L608:
	.word	-1,.L178,.L862-.L178,.L597-.L178
	.half	1
	.byte	111
	.word	0,0
.L607:
	.word	-1,.L178,.L860-.L178,.L861-.L178
	.half	1
	.byte	111
	.word	0,0
.L606:
	.word	-1,.L178,.L854-.L178,.L859-.L178
	.half	1
	.byte	82
	.word	0,0
.L601:
	.word	-1,.L178,0,.L854-.L178
	.half	1
	.byte	100
	.word	.L857-.L178,.L597-.L178
	.half	1
	.byte	108
	.word	0,0
.L605:
	.word	-1,.L178,.L863-.L178,.L597-.L178
	.half	1
	.byte	98
	.word	0,0
.L599:
	.word	-1,.L178,0,.L854-.L178
	.half	1
	.byte	84
	.word	.L855-.L178,.L856-.L178
	.half	1
	.byte	95
	.word	0,0
.L177:
	.word	-1,.L178,0,.L597-.L178
	.half	2
	.byte	138,0
	.word	0,0
.L603:
	.word	-1,.L178,0,.L854-.L178
	.half	1
	.byte	85
	.word	.L858-.L178,.L597-.L178
	.half	1
	.byte	88
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Spi_lHwSetJobConfig')
	.sect	'.debug_loc'
.L624:
	.word	-1,.L176,.L843-.L176,.L844-.L176
	.half	1
	.byte	98
	.word	0,0
.L625:
	.word	-1,.L176,.L840-.L176,.L842-.L176
	.half	1
	.byte	82
	.word	0,0
.L619:
	.word	-1,.L176,.L853-.L176,.L609-.L176
	.half	1
	.byte	81
	.word	0,0
.L617:
	.word	-1,.L176,.L851-.L176,.L852-.L176
	.half	1
	.byte	95
	.word	0,0
.L615:
	.word	-1,.L176,.L842-.L176,.L846-.L176
	.half	1
	.byte	82
	.word	.L850-.L176,.L609-.L176
	.half	1
	.byte	82
	.word	0,0
.L620:
	.word	-1,.L176,.L845-.L176,.L609-.L176
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L621:
	.word	0,0
.L613:
	.word	-1,.L176,0,.L840-.L176
	.half	1
	.byte	84
	.word	0,0
.L611:
	.word	-1,.L176,0,.L840-.L176
	.half	1
	.byte	100
	.word	.L841-.L176,.L609-.L176
	.half	1
	.byte	108
	.word	0,0
.L623:
	.word	-1,.L176,.L847-.L176,.L848-.L176
	.half	1
	.byte	95
	.word	0,0
.L614:
	.word	-1,.L176,.L845-.L176,.L609-.L176
	.half	1
	.byte	111
	.word	0,0
.L175:
	.word	-1,.L176,0,.L609-.L176
	.half	2
	.byte	138,0
	.word	0,0
.L622:
	.word	-1,.L176,.L849-.L176,.L850-.L176
	.half	1
	.byte	95
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Spi_lInitIBBuffer')
	.sect	'.debug_loc'
.L440:
	.word	-1,.L168,.L747-.L168,.L52-.L168
	.half	1
	.byte	81
	.word	0,0
.L433:
	.word	-1,.L168,.L744-.L168,.L745-.L168
	.half	5
	.byte	144,32,157,32,0
	.word	.L52-.L168,.L430-.L168
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L432:
	.word	-1,.L168,.L746-.L168,.L52-.L168
	.half	1
	.byte	103
	.word	0,0
.L435:
	.word	-1,.L168,.L741-.L168,.L430-.L168
	.half	1
	.byte	100
	.word	0,0
.L434:
	.word	-1,.L168,.L740-.L168,.L430-.L168
	.half	1
	.byte	82
	.word	0,0
.L438:
	.word	-1,.L168,.L743-.L168,.L430-.L168
	.half	1
	.byte	102
	.word	0,0
.L167:
	.word	-1,.L168,0,.L430-.L168
	.half	2
	.byte	138,0
	.word	0,0
.L437:
	.word	-1,.L168,.L742-.L168,.L430-.L168
	.half	1
	.byte	101
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Spi_lIsQSPIHwConfigured')
	.sect	'.debug_loc'
.L466:
	.word	-1,.L160,0,.L730-.L160
	.half	1
	.byte	84
	.word	0,0
.L467:
	.word	0,0
.L159:
	.word	-1,.L160,0,.L464-.L160
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Spi_lIsQSPIHwConfiguredSync')
	.sect	'.debug_loc'
.L463:
	.word	-1,.L158,.L727-.L158,.L458-.L158
	.half	1
	.byte	111
	.word	0,0
.L462:
	.word	-1,.L158,.L728-.L158,.L458-.L158
	.half	1
	.byte	95
	.word	0,0
.L460:
	.word	-1,.L158,0,.L724-.L158
	.half	1
	.byte	84
	.word	.L725-.L158,.L458-.L158
	.half	1
	.byte	88
	.word	0,0
.L461:
	.word	-1,.L158,.L726-.L158,.L458-.L158
	.half	1
	.byte	89
	.word	.L729-.L158,.L458-.L158
	.half	1
	.byte	82
	.word	0,0
.L157:
	.word	-1,.L158,0,.L458-.L158
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Spi_lIsStatusBusy')
	.sect	'.debug_loc'
.L455:
	.word	-1,.L170,0,.L56-.L170
	.half	1
	.byte	84
	.word	.L748-.L170,.L453-.L170
	.half	1
	.byte	88
	.word	0,0
.L457:
	.word	-1,.L170,.L750-.L170,.L453-.L170
	.half	1
	.byte	90
	.word	.L751-.L170,.L752-.L170
	.half	1
	.byte	84
	.word	0,0
.L456:
	.word	-1,.L170,.L749-.L170,.L453-.L170
	.half	1
	.byte	89
	.word	.L753-.L170,.L453-.L170
	.half	1
	.byte	82
	.word	0,0
.L169:
	.word	-1,.L170,0,.L453-.L170
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Spi_lQSPIHwInit')
	.sect	'.debug_loc'
.L475:
	.word	-1,.L166,.L738-.L166,.L739-.L166
	.half	1
	.byte	98
	.word	0,0
.L474:
	.word	-1,.L166,0,.L736-.L166
	.half	1
	.byte	84
	.word	.L737-.L166,.L472-.L166
	.half	1
	.byte	88
	.word	0,0
.L165:
	.word	-1,.L166,0,.L472-.L166
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Spi_lQSPIHwResetInit')
	.sect	'.debug_loc'
.L471:
	.word	-1,.L164,.L735-.L164,.L468-.L164
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L470:
	.word	-1,.L164,0,.L468-.L164
	.half	1
	.byte	84
	.word	0,0
.L163:
	.word	-1,.L164,0,.L468-.L164
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Spi_lReportRuntimeDetError')
	.sect	'.debug_loc'
.L424:
	.word	-1,.L132,0,.L642-.L132
	.half	1
	.byte	84
	.word	.L643-.L132,.L422-.L132
	.half	1
	.byte	86
	.word	0,0
.L426:
	.word	-1,.L132,0,.L643-.L132
	.half	1
	.byte	85
	.word	.L643-.L132,.L422-.L132
	.half	1
	.byte	87
	.word	0,0
.L131:
	.word	-1,.L132,0,.L422-.L132
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Spi_lSetCsViaGpio')
	.sect	'.debug_loc'
.L632:
	.word	-1,.L188,0,.L950-.L188
	.half	1
	.byte	86
	.word	0,0
.L630:
	.word	-1,.L188,0,.L951-.L188
	.half	1
	.byte	85
	.word	0,0
.L628:
	.word	-1,.L188,0,.L626-.L188
	.half	1
	.byte	84
	.word	0,0
.L633:
	.word	-1,.L188,.L952-.L188,.L626-.L188
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L187:
	.word	-1,.L188,0,.L626-.L188
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Spi_lSynTransErrCheck')
	.sect	'.debug_loc'
.L595:
	.word	-1,.L186,.L948-.L186,.L592-.L186
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L594:
	.word	-1,.L186,0,.L592-.L186
	.half	1
	.byte	100
	.word	0,0
.L596:
	.word	-1,.L186,.L949-.L186,.L592-.L186
	.half	1
	.byte	82
	.word	0,0
.L185:
	.word	-1,.L186,0,.L592-.L186
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Spi_lSyncStartJob')
	.sect	'.debug_loc'
.L581:
	.word	-1,.L174,.L805-.L174,.L802-.L174
	.half	1
	.byte	100
	.word	0,0
.L571:
	.word	-1,.L174,.L793-.L174,.L566-.L174
	.half	1
	.byte	93
	.word	.L798-.L174,.L799-.L174
	.half	1
	.byte	84
	.word	.L807-.L174,.L806-.L174
	.half	1
	.byte	84
	.word	.L812-.L174,.L811-.L174
	.half	1
	.byte	84
	.word	.L816-.L174,.L74-.L174
	.half	1
	.byte	84
	.word	0,0
.L573:
	.word	-1,.L174,.L772-.L174,.L773-.L174
	.half	1
	.byte	88
	.word	.L830-.L174,.L566-.L174
	.half	1
	.byte	88
	.word	0,0
.L572:
	.word	-1,.L174,.L74-.L174,.L820-.L174
	.half	1
	.byte	82
	.word	.L820-.L174,.L566-.L174
	.half	2
	.byte	145,112
	.word	.L821-.L174,.L822-.L174
	.half	1
	.byte	82
	.word	.L822-.L174,.L78-.L174
	.half	1
	.byte	95
	.word	.L824-.L174,.L82-.L174
	.half	1
	.byte	95
	.word	.L828-.L174,.L829-.L174
	.half	1
	.byte	95
	.word	.L839-.L174,.L566-.L174
	.half	1
	.byte	82
	.word	0,0
.L580:
	.word	-1,.L174,.L778-.L174,.L779-.L174
	.half	1
	.byte	111
	.word	.L780-.L174,.L566-.L174
	.half	2
	.byte	145,108
	.word	.L803-.L174,.L804-.L174
	.half	1
	.byte	111
	.word	0,0
.L579:
	.word	-1,.L174,.L770-.L174,.L776-.L174
	.half	1
	.byte	82
	.word	.L777-.L174,.L566-.L174
	.half	1
	.byte	91
	.word	0,0
.L578:
	.word	-1,.L174,.L826-.L174,.L76-.L174
	.half	1
	.byte	86
	.word	0,0
.L576:
	.word	-1,.L174,.L802-.L174,.L806-.L174
	.half	1
	.byte	82
	.word	.L71-.L174,.L811-.L174
	.half	1
	.byte	82
	.word	.L73-.L174,.L74-.L174
	.half	1
	.byte	82
	.word	0,0
.L583:
	.word	-1,.L174,.L834-.L174,.L85-.L174
	.half	1
	.byte	95
	.word	0,0
.L577:
	.word	-1,.L174,.L794-.L174,.L566-.L174
	.half	1
	.byte	94
	.word	0,0
.L574:
	.word	-1,.L174,.L774-.L174,.L566-.L174
	.half	1
	.byte	89
	.word	.L809-.L174,.L806-.L174
	.half	1
	.byte	85
	.word	.L814-.L174,.L811-.L174
	.half	1
	.byte	85
	.word	.L818-.L174,.L74-.L174
	.half	1
	.byte	85
	.word	0,0
.L575:
	.word	-1,.L174,.L775-.L174,.L566-.L174
	.half	1
	.byte	90
	.word	.L810-.L174,.L806-.L174
	.half	1
	.byte	86
	.word	.L815-.L174,.L811-.L174
	.half	1
	.byte	86
	.word	.L819-.L174,.L74-.L174
	.half	1
	.byte	86
	.word	0,0
.L570:
	.word	-1,.L174,.L784-.L174,.L785-.L174
	.half	1
	.byte	111
	.word	.L589-.L174,.L566-.L174
	.half	2
	.byte	145,104
	.word	.L790-.L174,.L776-.L174
	.half	1
	.byte	100
	.word	.L791-.L174,.L792-.L174
	.half	1
	.byte	111
	.word	.L796-.L174,.L797-.L174
	.half	1
	.byte	111
	.word	.L800-.L174,.L799-.L174
	.half	1
	.byte	100
	.word	.L808-.L174,.L806-.L174
	.half	1
	.byte	100
	.word	.L813-.L174,.L811-.L174
	.half	1
	.byte	100
	.word	.L817-.L174,.L74-.L174
	.half	1
	.byte	100
	.word	.L825-.L174,.L76-.L174
	.half	1
	.byte	111
	.word	.L831-.L174,.L832-.L174
	.half	1
	.byte	111
	.word	0,0
.L568:
	.word	-1,.L174,0,.L770-.L174
	.half	1
	.byte	84
	.word	.L771-.L174,.L566-.L174
	.half	2
	.byte	145,116
	.word	.L782-.L174,.L783-.L174
	.half	1
	.byte	95
	.word	.L787-.L174,.L789-.L174
	.half	1
	.byte	95
	.word	.L829-.L174,.L833-.L174
	.half	1
	.byte	95
	.word	.L835-.L174,.L836-.L174
	.half	1
	.byte	95
	.word	.L837-.L174,.L838-.L174
	.half	1
	.byte	95
	.word	0,0
.L588:
	.word	-1,.L174,.L781-.L174,.L566-.L174
	.half	1
	.byte	92
	.word	0,0
.L585:
	.word	-1,.L174,.L795-.L174,.L566-.L174
	.half	1
	.byte	108
	.word	0,0
.L173:
	.word	-1,.L174,0,.L769-.L174
	.half	2
	.byte	138,0
	.word	.L769-.L174,.L566-.L174
	.half	2
	.byte	138,24
	.word	.L566-.L174,.L566-.L174
	.half	2
	.byte	138,0
	.word	0,0
.L590:
	.word	-1,.L174,.L786-.L174,.L787-.L174
	.half	1
	.byte	95
	.word	.L788-.L174,.L566-.L174
	.half	2
	.byte	145,120
	.word	.L801-.L174,.L799-.L174
	.half	1
	.byte	85
	.word	0,0
.L587:
	.word	-1,.L174,.L799-.L174,.L802-.L174
	.half	1
	.byte	82
	.word	0,0
.L586:
	.word	-1,.L174,.L827-.L174,.L76-.L174
	.half	1
	.byte	84
	.word	0,0
.L591:
	.word	-1,.L174,.L823-.L174,.L77-.L174
	.half	1
	.byte	95
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Spi_lSyncTransmit')
	.sect	'.debug_loc'
.L565:
	.word	-1,.L172,.L757-.L172,.L758-.L172
	.half	1
	.byte	98
	.word	0,0
.L564:
	.word	-1,.L172,.L754-.L172,.L62-.L172
	.half	1
	.byte	82
	.word	.L756-.L172,.L556-.L172
	.half	1
	.byte	92
	.word	0,0
.L561:
	.word	-1,.L172,.L762-.L172,.L556-.L172
	.half	1
	.byte	88
	.word	.L763-.L172,.L764-.L172
	.half	1
	.byte	84
	.word	0,0
.L562:
	.word	-1,.L172,.L760-.L172,.L761-.L172
	.half	1
	.byte	95
	.word	.L765-.L172,.L766-.L172
	.half	1
	.byte	95
	.word	.L767-.L172,.L768-.L172
	.half	1
	.byte	95
	.word	0,0
.L563:
	.word	-1,.L172,.L764-.L172,.L556-.L172
	.half	1
	.byte	82
	.word	0,0
.L560:
	.word	-1,.L172,.L759-.L172,.L556-.L172
	.half	1
	.byte	108
	.word	0,0
.L558:
	.word	-1,.L172,0,.L754-.L172
	.half	1
	.byte	84
	.word	.L755-.L172,.L556-.L172
	.half	1
	.byte	91
	.word	0,0
.L171:
	.word	-1,.L172,0,.L556-.L172
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Spi_lSyncTransmitData16Bit')
	.sect	'.debug_loc'
.L529:
	.word	-1,.L182,.L902-.L182,.L105-.L182
	.half	1
	.byte	98
	.word	0,0
.L506:
	.word	-1,.L182,0,.L893-.L182
	.half	1
	.byte	84
	.word	.L894-.L182,.L504-.L182
	.half	1
	.byte	88
	.word	.L914-.L182,.L915-.L182
	.half	1
	.byte	84
	.word	0,0
.L528:
	.word	-1,.L182,.L900-.L182,.L901-.L182
	.half	1
	.byte	111
	.word	0,0
.L527:
	.word	-1,.L182,.L893-.L182,.L105-.L182
	.half	1
	.byte	82
	.word	0,0
.L518:
	.word	-1,.L182,.L912-.L182,.L105-.L182
	.half	1
	.byte	86
	.word	0,0
.L517:
	.word	-1,.L182,.L906-.L182,.L504-.L182
	.half	1
	.byte	110
	.word	.L907-.L182,.L908-.L182
	.half	1
	.byte	106
	.word	0,0
.L523:
	.word	-1,.L182,.L899-.L182,.L504-.L182
	.half	1
	.byte	92
	.word	0,0
.L521:
	.word	-1,.L182,.L903-.L182,.L904-.L182
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L510:
	.word	-1,.L182,0,.L893-.L182
	.half	1
	.byte	85
	.word	.L896-.L182,.L504-.L182
	.half	1
	.byte	89
	.word	0,0
.L512:
	.word	-1,.L182,0,.L893-.L182
	.half	1
	.byte	86
	.word	.L897-.L182,.L504-.L182
	.half	1
	.byte	90
	.word	0,0
.L508:
	.word	-1,.L182,0,.L893-.L182
	.half	1
	.byte	100
	.word	.L895-.L182,.L504-.L182
	.half	1
	.byte	108
	.word	.L916-.L182,.L915-.L182
	.half	1
	.byte	100
	.word	0,0
.L513:
	.word	-1,.L182,.L911-.L182,.L504-.L182
	.half	1
	.byte	111
	.word	.L917-.L182,.L918-.L182
	.half	1
	.byte	100
	.word	0,0
.L520:
	.word	-1,.L182,.L918-.L182,.L504-.L182
	.half	1
	.byte	82
	.word	0,0
.L181:
	.word	-1,.L182,0,.L892-.L182
	.half	2
	.byte	138,0
	.word	.L892-.L182,.L504-.L182
	.half	2
	.byte	138,8
	.word	.L504-.L182,.L504-.L182
	.half	2
	.byte	138,0
	.word	0,0
.L515:
	.word	-1,.L182,.L905-.L182,.L504-.L182
	.half	1
	.byte	109
	.word	0,0
.L522:
	.word	-1,.L182,.L898-.L182,.L504-.L182
	.half	1
	.byte	91
	.word	0,0
.L525:
	.word	-1,.L182,0,.L504-.L182
	.half	2
	.byte	145,120
	.word	0,0
.L519:
	.word	-1,.L182,.L909-.L182,.L910-.L182
	.half	1
	.byte	93
	.word	.L919-.L182,.L504-.L182
	.half	1
	.byte	93
	.word	0,0
.L526:
	.word	-1,.L182,.L915-.L182,.L106-.L182
	.half	1
	.byte	82
	.word	0,0
.L524:
	.word	-1,.L182,.L913-.L182,.L105-.L182
	.half	1
	.byte	84
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Spi_lSyncTransmitData32Bit')
	.sect	'.debug_loc'
.L503:
	.word	-1,.L184,.L930-.L184,.L116-.L184
	.half	1
	.byte	98
	.word	0,0
.L478:
	.word	-1,.L184,0,.L921-.L184
	.half	1
	.byte	84
	.word	.L922-.L184,.L476-.L184
	.half	1
	.byte	88
	.word	.L942-.L184,.L943-.L184
	.half	1
	.byte	84
	.word	0,0
.L502:
	.word	-1,.L184,.L928-.L184,.L929-.L184
	.half	1
	.byte	111
	.word	0,0
.L501:
	.word	-1,.L184,.L921-.L184,.L116-.L184
	.half	1
	.byte	82
	.word	0,0
.L491:
	.word	-1,.L184,.L940-.L184,.L116-.L184
	.half	1
	.byte	86
	.word	0,0
.L490:
	.word	-1,.L184,.L934-.L184,.L476-.L184
	.half	1
	.byte	110
	.word	.L935-.L184,.L936-.L184
	.half	1
	.byte	106
	.word	0,0
.L496:
	.word	-1,.L184,.L927-.L184,.L476-.L184
	.half	1
	.byte	92
	.word	0,0
.L494:
	.word	-1,.L184,.L931-.L184,.L932-.L184
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L482:
	.word	-1,.L184,0,.L921-.L184
	.half	1
	.byte	85
	.word	.L924-.L184,.L476-.L184
	.half	1
	.byte	89
	.word	0,0
.L484:
	.word	-1,.L184,0,.L921-.L184
	.half	1
	.byte	86
	.word	.L925-.L184,.L476-.L184
	.half	1
	.byte	90
	.word	0,0
.L480:
	.word	-1,.L184,0,.L921-.L184
	.half	1
	.byte	100
	.word	.L923-.L184,.L476-.L184
	.half	1
	.byte	108
	.word	.L944-.L184,.L943-.L184
	.half	1
	.byte	100
	.word	0,0
.L486:
	.word	-1,.L184,.L939-.L184,.L476-.L184
	.half	1
	.byte	111
	.word	.L945-.L184,.L946-.L184
	.half	1
	.byte	100
	.word	0,0
.L493:
	.word	-1,.L184,.L946-.L184,.L476-.L184
	.half	1
	.byte	82
	.word	0,0
.L183:
	.word	-1,.L184,0,.L920-.L184
	.half	2
	.byte	138,0
	.word	.L920-.L184,.L476-.L184
	.half	2
	.byte	138,8
	.word	.L476-.L184,.L476-.L184
	.half	2
	.byte	138,0
	.word	0,0
.L488:
	.word	-1,.L184,.L933-.L184,.L476-.L184
	.half	1
	.byte	109
	.word	0,0
.L495:
	.word	-1,.L184,.L926-.L184,.L476-.L184
	.half	1
	.byte	91
	.word	0,0
.L498:
	.word	-1,.L184,0,.L476-.L184
	.half	2
	.byte	145,120
	.word	0,0
.L492:
	.word	-1,.L184,.L937-.L184,.L938-.L184
	.half	1
	.byte	93
	.word	.L947-.L184,.L476-.L184
	.half	1
	.byte	93
	.word	0,0
.L500:
	.word	-1,.L184,.L943-.L184,.L117-.L184
	.half	1
	.byte	82
	.word	0,0
.L497:
	.word	-1,.L184,.L941-.L184,.L116-.L184
	.half	1
	.byte	84
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Spi_lSyncTransmitData8Bit')
	.sect	'.debug_loc'
.L555:
	.word	-1,.L180,.L874-.L180,.L94-.L180
	.half	1
	.byte	98
	.word	0,0
.L532:
	.word	-1,.L180,0,.L865-.L180
	.half	1
	.byte	84
	.word	.L866-.L180,.L530-.L180
	.half	1
	.byte	88
	.word	.L886-.L180,.L887-.L180
	.half	1
	.byte	84
	.word	0,0
.L554:
	.word	-1,.L180,.L872-.L180,.L873-.L180
	.half	1
	.byte	111
	.word	0,0
.L553:
	.word	-1,.L180,.L865-.L180,.L94-.L180
	.half	1
	.byte	82
	.word	0,0
.L544:
	.word	-1,.L180,.L884-.L180,.L94-.L180
	.half	1
	.byte	86
	.word	0,0
.L543:
	.word	-1,.L180,.L878-.L180,.L530-.L180
	.half	1
	.byte	110
	.word	.L879-.L180,.L880-.L180
	.half	1
	.byte	106
	.word	0,0
.L549:
	.word	-1,.L180,.L871-.L180,.L530-.L180
	.half	1
	.byte	92
	.word	0,0
.L547:
	.word	-1,.L180,.L875-.L180,.L876-.L180
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L536:
	.word	-1,.L180,0,.L865-.L180
	.half	1
	.byte	85
	.word	.L868-.L180,.L530-.L180
	.half	1
	.byte	89
	.word	0,0
.L538:
	.word	-1,.L180,0,.L865-.L180
	.half	1
	.byte	86
	.word	.L869-.L180,.L530-.L180
	.half	1
	.byte	90
	.word	0,0
.L534:
	.word	-1,.L180,0,.L865-.L180
	.half	1
	.byte	100
	.word	.L867-.L180,.L530-.L180
	.half	1
	.byte	108
	.word	.L888-.L180,.L887-.L180
	.half	1
	.byte	100
	.word	0,0
.L539:
	.word	-1,.L180,.L883-.L180,.L530-.L180
	.half	1
	.byte	111
	.word	.L889-.L180,.L890-.L180
	.half	1
	.byte	100
	.word	0,0
.L546:
	.word	-1,.L180,.L890-.L180,.L530-.L180
	.half	1
	.byte	82
	.word	0,0
.L179:
	.word	-1,.L180,0,.L864-.L180
	.half	2
	.byte	138,0
	.word	.L864-.L180,.L530-.L180
	.half	2
	.byte	138,8
	.word	.L530-.L180,.L530-.L180
	.half	2
	.byte	138,0
	.word	0,0
.L541:
	.word	-1,.L180,.L877-.L180,.L530-.L180
	.half	1
	.byte	109
	.word	0,0
.L548:
	.word	-1,.L180,.L870-.L180,.L530-.L180
	.half	1
	.byte	91
	.word	0,0
.L551:
	.word	-1,.L180,0,.L530-.L180
	.half	2
	.byte	145,120
	.word	0,0
.L545:
	.word	-1,.L180,.L881-.L180,.L882-.L180
	.half	1
	.byte	93
	.word	.L891-.L180,.L530-.L180
	.half	1
	.byte	93
	.word	0,0
.L552:
	.word	-1,.L180,.L887-.L180,.L95-.L180
	.half	1
	.byte	82
	.word	0,0
.L550:
	.word	-1,.L180,.L885-.L180,.L94-.L180
	.half	1
	.byte	84
	.word	0,0
	.sdecl	'.debug_frame',debug
	.sect	'.debug_frame'
.L1545:
	.word	48
	.word	-1
	.byte	3,0,2,1,27,12,26,0,8,27,8,26,8,28,8,29,8,30,8,31,8,34,8,35,8,32,8,33,8,16,8,17,8,24,8,25,8,36,8,37,8,38
	.byte	8,39
	.sdecl	'.debug_frame',debug,cluster('Spi_lReportRuntimeDetError')
	.sect	'.debug_frame'
	.word	12
	.word	.L1545,.L132,.L422-.L132
	.sdecl	'.debug_frame',debug,cluster('Spi_Init')
	.sect	'.debug_frame'
	.word	12
	.word	.L1545,.L134,.L356-.L134
	.sdecl	'.debug_frame',debug,cluster('Spi_DeInit')
	.sect	'.debug_frame'
	.word	12
	.word	.L1545,.L136,.L365-.L136
	.sdecl	'.debug_frame',debug,cluster('Spi_SyncTransmit')
	.sect	'.debug_frame'
	.word	12
	.word	.L1545,.L138,.L401-.L138
	.sdecl	'.debug_frame',debug,cluster('Spi_lGetChannelDataWidth')
	.sect	'.debug_frame'
	.word	24
	.word	.L1545,.L140,.L412-.L140
	.byte	8,18,8,19,8,21,8,22,8,23,0,0
	.sdecl	'.debug_frame',debug,cluster('Spi_SetupEB')
	.sect	'.debug_frame'
	.word	12
	.word	.L1545,.L142,.L372-.L142
	.sdecl	'.debug_frame',debug,cluster('Spi_GetJobResult')
	.sect	'.debug_frame'
	.word	12
	.word	.L1545,.L144,.L389-.L144
	.sdecl	'.debug_frame',debug,cluster('Spi_GetSequenceResult')
	.sect	'.debug_frame'
	.word	12
	.word	.L1545,.L146,.L395-.L146
	.sdecl	'.debug_frame',debug,cluster('Spi_GetStatus')
	.sect	'.debug_frame'
	.word	12
	.word	.L1545,.L148,.L385-.L148
	.sdecl	'.debug_frame',debug,cluster('Spi_lCheckInitStatus')
	.sect	'.debug_frame'
	.word	12
	.word	.L1545,.L150,.L445-.L150
	.sdecl	'.debug_frame',debug,cluster('Spi_lCoreInit')
	.sect	'.debug_frame'
	.word	12
	.word	.L1545,.L152,.L427-.L152
	.sdecl	'.debug_frame',debug,cluster('Spi_lGetTotalIBChannelsInCore')
	.sect	'.debug_frame'
	.word	24
	.word	.L1545,.L154,.L441-.L154
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('Spi_lAsyncInitPtrRuntimeVar')
	.sect	'.debug_frame'
	.word	24
	.word	.L1545,.L156,.L409-.L156
	.byte	8,19,8,20,8,21,8,22,8,23,0,0
	.sdecl	'.debug_frame',debug,cluster('Spi_lIsQSPIHwConfiguredSync')
	.sect	'.debug_frame'
	.word	12
	.word	.L1545,.L158,.L458-.L158
	.sdecl	'.debug_frame',debug,cluster('Spi_lIsQSPIHwConfigured')
	.sect	'.debug_frame'
	.word	12
	.word	.L1545,.L160,.L464-.L160
	.sdecl	'.debug_frame',debug,cluster('Spi_lClearMem')
	.sect	'.debug_frame'
	.word	24
	.word	.L1545,.L162,.L416-.L162
	.byte	8,18,8,19,8,21,8,22,8,23,0,0
	.sdecl	'.debug_frame',debug,cluster('Spi_lQSPIHwResetInit')
	.sect	'.debug_frame'
	.word	24
	.word	.L1545,.L164,.L468-.L164
	.byte	8,19,8,20,8,21,8,22,8,23,0,0
	.sdecl	'.debug_frame',debug,cluster('Spi_lQSPIHwInit')
	.sect	'.debug_frame'
	.word	12
	.word	.L1545,.L166,.L472-.L166
	.sdecl	'.debug_frame',debug,cluster('Spi_lInitIBBuffer')
	.sect	'.debug_frame'
	.word	12
	.word	.L1545,.L168,.L430-.L168
	.sdecl	'.debug_frame',debug,cluster('Spi_lIsStatusBusy')
	.sect	'.debug_frame'
	.word	12
	.word	.L1545,.L170,.L453-.L170
	.sdecl	'.debug_frame',debug,cluster('Spi_lSyncTransmit')
	.sect	'.debug_frame'
	.word	12
	.word	.L1545,.L172,.L556-.L172
	.sdecl	'.debug_frame',debug,cluster('Spi_lSyncStartJob')
	.sect	'.debug_frame'
	.word	36
	.word	.L1545,.L174,.L566-.L174
	.byte	4
	.word	(.L769-.L174)/2
	.byte	19,24,22,26,3,19,138,24,4
	.word	(.L566-.L769)/2
	.byte	19,0,8,26,0,0
	.sdecl	'.debug_frame',debug,cluster('Spi_lHwSetJobConfig')
	.sect	'.debug_frame'
	.word	12
	.word	.L1545,.L176,.L609-.L176
	.sdecl	'.debug_frame',debug,cluster('Spi_lHwSetChannelConfig')
	.sect	'.debug_frame'
	.word	12
	.word	.L1545,.L178,.L597-.L178
	.sdecl	'.debug_frame',debug,cluster('Spi_lSyncTransmitData8Bit')
	.sect	'.debug_frame'
	.word	36
	.word	.L1545,.L180,.L530-.L180
	.byte	4
	.word	(.L864-.L180)/2
	.byte	19,8,22,26,3,19,138,8,4
	.word	(.L530-.L864)/2
	.byte	19,0,8,26,0,0
	.sdecl	'.debug_frame',debug,cluster('Spi_lSyncTransmitData16Bit')
	.sect	'.debug_frame'
	.word	36
	.word	.L1545,.L182,.L504-.L182
	.byte	4
	.word	(.L892-.L182)/2
	.byte	19,8,22,26,3,19,138,8,4
	.word	(.L504-.L892)/2
	.byte	19,0,8,26,0,0
	.sdecl	'.debug_frame',debug,cluster('Spi_lSyncTransmitData32Bit')
	.sect	'.debug_frame'
	.word	36
	.word	.L1545,.L184,.L476-.L184
	.byte	4
	.word	(.L920-.L184)/2
	.byte	19,8,22,26,3,19,138,8,4
	.word	(.L476-.L920)/2
	.byte	19,0,8,26,0,0
	.sdecl	'.debug_frame',debug,cluster('Spi_lSynTransErrCheck')
	.sect	'.debug_frame'
	.word	24
	.word	.L1545,.L186,.L592-.L186
	.byte	8,18,8,19,8,21,8,22,8,23,0,0
	.sdecl	'.debug_frame',debug,cluster('Spi_lSetCsViaGpio')
	.sect	'.debug_frame'
	.word	24
	.word	.L1545,.L188,.L626-.L188
	.byte	8,18,8,19,8,20,8,21,8,22,8,23

; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9651  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9652  #if(SPI_LEVEL_DELIVERED != 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9653  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9654  ** Traceability     : [cover parentID={C156D2B5-1110-4b97-8541-93424952DCE7}] **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9655  ** Syntax          : Std_ReturnType Spi_lIsSlotsAvailableInQueue              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9656  **                   (                                                        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9657  **                     const uint16 NoOfJobs,                                 **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9658  **                     const uint8 Module                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9659  **                   )                                                        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9660  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9661  ** Service ID      : None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9662  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9663  ** Sync/Async      : Synchronous                                              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9664  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9665  ** Reentrancy      : Reentrant                                                **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9666  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9667  ** Parameters (in) : NoOfJobs - number Jobs assigned to the sequence          **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9668  **                   Module - QSPI module index                               **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9669  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9670  ** Parameters (out): None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9671  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9672  ** Return value    : E_OK - Slots available in the Jobqueue                   **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9673  **                   E_NOT_OK - Queue is full                                 **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9674  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9675  ** Description     : This function checks if the slots are available in the   **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9676  **                   Queue to be scheduled for transmission                   **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9677  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9678  static Std_ReturnType Spi_lIsSlotsAvailableInQueue(const uint16 NoOfJobs,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9679      const uint8 Module)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9680  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9681    Spi_JobType StartIndex, EndIndex, Length, Slots;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9682    Std_ReturnType RetVal = E_OK;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9683  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9684    /* Get core information */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9685    const Spi_CoreConfigType *CoreConfigPtr =
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9686      Spi_kGlobalConfigPtr->CoreConfigPtr[Mcal_GetCpuIndex()];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9687  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9688    /* Get the First, Last element in Queue and length of Queue */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9689    StartIndex = Spi_RuntimeKernelVar[Module]->JobQueuePtr->QueueStartIndex;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9690    EndIndex = Spi_RuntimeKernelVar[Module]->JobQueuePtr->QueueEndIndex;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9691    Length = CoreConfigPtr->QSPIHwConfigPtr[Module]->JobQueueLength;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9692  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9693    /* [cover parentID={3B4F00D1-CE6C-4a55-A8F2-92F5E8B7EEF1}]Check no elements
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9694    in Queue[/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9695    /* Check if Queue is empty */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9696    if(StartIndex == EndIndex)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9697    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9698      Slots = Length;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9699    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9700    /* [cover parentID={51243DB9-A55D-4d58-AD80-DC60816A7A99}]Check
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9701    for slots in Queue[/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9702    /* Check remaining slots in Queue */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9703    else if(StartIndex < EndIndex)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9704    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9705      Slots = ((Length - 1U) - EndIndex) + StartIndex;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9706    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9707    else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9708    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9709      Slots = StartIndex - (EndIndex - 1U);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9710    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9711  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9712    /* [cover parentID={391653D0-7F99-412d-86AD-3979A3ACFB57}]Check
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9713    if Queue can fit all jobs of sequence[/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9714    /* Check if the number jobs to be inserted are less than
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9715        number of slots available */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9716    if(NoOfJobs > Slots)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9717    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9718      /* If slots are less, update status as E_NOT_OK */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9719      RetVal = E_NOT_OK;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9720    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9721  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9722    /* return status*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9723    return RetVal;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9724  } /* End of function Spi_lIsSlotsAvailableInQueue */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9725  #endif /* SPI_LEVEL_DELIVERED != 0U */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9726  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9727  #if(SPI_LEVEL_DELIVERED != 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9728  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9729  ** Traceability     : [cover parentID={18759EE3-DA2B-4150-AE3B-2FA254136029}] **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9730  ** Syntax          : static Std_ReturnType Spi_lCheckJobIsNotShared           **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9731  **                   (const Spi_SequenceType Sequence)                        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9732  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9733  ** Service ID      : None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9734  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9735  ** Sync/Async      : Synchronous                                              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9736  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9737  ** Reentrancy      : Reentrant                                                **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9738  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9739  ** Parameters (in) : Sequence - Sequence ID                                   **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9740  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9741  ** Parameters (out): None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9742  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9743  ** Return value    : E_OK - Job is not shared with other sequence which       **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9744  **                          are in pending state                              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9745  **                   E_NOT_OK - Job is shared                                 **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9746  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9747  ** Description     : Checks if the Job is not shared with other sequences     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9748  **                   which are already in SPI_SEQ_PENDING state               **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9749  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9750  static Std_ReturnType Spi_lCheckJobIsNotShared(const Spi_SequenceType Sequence)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9751  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9752    const uint8 * SeqSharePtr;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9753    Std_ReturnType RetVal = E_OK;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9754    uint8 Index = 0U;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9755    uint8 SeqIndex = 0U;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9756  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9757    /* Get core information */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9758    uint32 CoreId = Mcal_GetCpuIndex();
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9759    const Spi_CoreConfigType *CoreConfigPtr =
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9760      Spi_kGlobalConfigPtr->CoreConfigPtr[CoreId];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9761  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9762    /* Get the shared sequence list */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9763    SeqSharePtr = CoreConfigPtr->SequenceConfigPtr[Sequence].SeqSharePtr;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9764  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9765    /* [cover parentID={5E3CE047-14BE-447a-98BF-61561C69BD93}]Check if sequences
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9766    are with shared jobs[/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9767    /* Loop through all shared sequence list */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9768    while(SeqSharePtr[Index] != SPI_SEQUENCE_DELIMITER)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9769    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9770      /* Convert the Logical Sequence Number to Physical */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9771      SeqIndex = Spi_kGlobalConfigPtr->SequenceLookup[SeqSharePtr[Index]];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9772  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9773      /* [cover parentID={72ABC1BC-6022-431e-B1F3-7E4B56D69446}] check if
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9774      sequence is in pending state[/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9775      /* Check if sequence is in pending state */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9776      if(Spi_RuntimeCoreVar[CoreId]->SeqStatus[SeqIndex] ==
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9777          SPI_SEQ_PENDING)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9778      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9779        /* Update status as E_NOT_OK and break */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9780        RetVal = E_NOT_OK;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9781        break;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9782      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9783      Index++;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9784    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9785  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9786    /* Return status */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9787    return RetVal;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9788  } /* End of function Spi_lCheckJobIsNotShared */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9789  #endif /* SPI_LEVEL_DELIVERED != 0U */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9790  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9791  #if(SPI_LEVEL_DELIVERED != 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9792  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9793  ** Traceability     : [cover parentID={B3516D81-2020-4c6d-BBFC-DE39A3EB2710}] **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9794  ** Syntax          : static void Spi_lAddSeqJobInQueue                        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9795  **                    (const uint8 HwModule, const Spi_SequenceType Sequence, **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9796  **                    const Spi_JobType EndIndex, const Spi_JobType JobIndex) **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9797  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9798  ** Service ID      : None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9799  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9800  ** Sync/Async      : Synchronous                                              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9801  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9802  ** Reentrancy      : Reentrant                                                **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9803  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9804  ** Parameters (in) : HwModule : QSPI Hw                                       **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9805  **                   Sequence : Sequence ID for which jobs are to be added    **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9806  **                   EndIndex : Index in JobQueue to which jobs are to be     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9807  **                   added                                                    **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9808  **                   JobIndex : Index from which jobs are to be fetched from  **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9809  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9810  ** Parameters (out): None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9811  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9812  ** Return value    : Returns the Index in which last job was inserted         **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9813  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9814  ** Description     : This function inserts jobs assigned to the sequence      **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9815  **                   in the Queue based on the Job priority.                  **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9816  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9817  static Spi_JobType Spi_lAddSeqJobInQueue(const uint8 HwModule,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9818      const Spi_SequenceType Sequence, const Spi_JobType EndIndex,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9819      const Spi_JobType JobIndex)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9820  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9821    uint16 JobProperty;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9822    Spi_JobType JobId;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9823    uint8 ModJobPrio;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9824    uint16 Job = JobIndex;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9825    Spi_JobType lEndIndex = EndIndex;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9826  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9827    /* Get core information */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9828    const Spi_CoreConfigType *CoreConfigPtr =
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9829      Spi_kGlobalConfigPtr->CoreConfigPtr[Mcal_GetCpuIndex()];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9830  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9831    /* [cover parentID={7C161B81-7D29-4538-915A-873F752D2002}] Async jobs
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9832    to be added to Queue for respective kernels [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9833    /* Loop through all the jobs for a sequence */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9834    while(CoreConfigPtr->
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9835          SequenceConfigPtr[Sequence].JobLinkPtrPhysical[Job] !=              \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9836          SPI_JOB_DELIMITER)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9837    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9838      JobId = CoreConfigPtr->
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9839              SequenceConfigPtr[Sequence].JobLinkPtrPhysical[Job];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9840  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9841      /* Update job property field to contain seq-id and modified priority */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9842      JobProperty = (uint16)Sequence;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9843      ModJobPrio = Spi_lModPrioforNonIntrSeq(Sequence, CoreConfigPtr->    \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9844                             SequenceConfigPtr[Sequence].JobLinkPtrPhysical[Job]);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9845      JobProperty |= ((uint16)ModJobPrio << SPI_JOB_PRIORITY_BIT_OFFSET);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9846  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9847      /* Update interruptible field in property */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9848      #if(SPI_INTERRUPTIBLE_SEQ_ALLOWED == STD_ON)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9849      JobProperty = JobProperty | ((uint16)CoreConfigPtr->               \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9850                              SequenceConfigPtr[Sequence].SeqInterruptible << \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9851                              SPI_SEQ_INTERRUPTABLE_BIT_OFFSET);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9852      #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9853  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9854      /* Update Job-Id and Job-Property in job Queue */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9855      Spi_RuntimeKernelVar[HwModule]->JobQueuePtr->                       \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9856      JobAndSeqQueuePtr[lEndIndex].QueueJobId = JobId;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9857      Spi_RuntimeKernelVar[HwModule]->JobQueuePtr->                       \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9858      JobAndSeqQueuePtr[lEndIndex].JobProperty = JobProperty;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9859  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9860      /* Point to next element in Queue */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9861      lEndIndex = Spi_lIncrementRoundIndex(lEndIndex, HwModule);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9862      Job++;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9863    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9864  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9865    /* Return the last location updated */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9866    return lEndIndex;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9867  }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9868  #endif /* SPI_LEVEL_DELIVERED != 0U */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9869  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9870  #if(SPI_LEVEL_DELIVERED != 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9871  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9872  ** Traceability     :                                                         **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9873  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9874  ** Syntax          : static uint8 Spi_lGetCompareResult                       **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9875  **                   (const uint8 FirstParam, const uint8 SecondParam,        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9876  **                                               const uint8 CompOper)        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9877  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9878  ** Service ID      : NA                                                       **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9879  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9880  ** Sync/Async      : Synchronous                                              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9881  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9882  ** Reentrancy      : Reentrant                                                **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9883  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9884  ** Parameters (in) : FirstParam : First number to be compared                 **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9885  **                   SecondParam : Second number to be compared               **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9886  **                   CompOper : SPI_SEQ_ID_COMP - Specifies Sequence ID       **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9887  **                                comparison                                  **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9888  **                              SPI_SEQ_PROP_COMP - Specifies Sequence        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9889  **                                property(interruptable/non-interruptable)   **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9890  **                                comparison.                                 **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9891  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9892  ** Parameters (out): None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9893  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9894  ** Return value    : SPI_JOBS_OF_DIFF_SEQ: Upon Sequence ID matches.          **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9895  **                   SPI_JOBS_OF_SAME_SEQ: Upon Sequence ID mismatch.         **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9896  **                   SPI_BOTH_SEQ_INTERRUPTABLE: when both sequences are      **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9897  **                                         interruptable.                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9898  **                   SPI_ONE_SEQ_NON_INTERRUPTABLE: when atleast one sequence **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9899  **                              is non-interrutable.                          **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9900  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9901  ** Description     : Compares the passed parameters based on the              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9902  **                   operation specified                                      **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9903  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9904  static uint8 Spi_lGetCompareResult(const uint8 FirstParam,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9905                                    const uint8 SecondParam, const uint8 CompOper)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9906  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9907    /* [cover parentID={66A73D49-ED59-4087-9390-C90214252F1E}] Async
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9908    transmit    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9909    uint8 Status = SPI_ONE_SEQ_NON_INTERRUPTABLE;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9910    /* When comparing Sequence Id */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9911    if (CompOper == SPI_SEQ_ID_COMP)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9912    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9913      if(FirstParam == SecondParam)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9914      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9915        Status = SPI_JOBS_OF_SAME_SEQ;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9916      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9917      else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9918      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9919        Status = SPI_JOBS_OF_DIFF_SEQ;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9920      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9921    } /* For comparing Sequences */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9922    else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9923    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9924      if(FirstParam == SecondParam)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9925      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9926        /* when both sequences are interruptable */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9927        if (FirstParam == SPI_BOTH_SEQ_INTERRUPTABLE)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9928        {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9929          Status = SPI_BOTH_SEQ_INTERRUPTABLE;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9930        }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9931      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9932      else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9933      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9934        Status = SPI_ONE_SEQ_NON_INTERRUPTABLE;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9935      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9936    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9937    return Status;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9938  }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9939  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9940  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9941  ** Traceability     : [cover parentID={25165797-127F-475c-8D4F-1EE28B1B8ABC}] **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9942  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9943  ** Syntax          : static uint8 Spi_lCheckForJobInsert(                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9944  **                                                   const uint8 JobPriority, **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9945  **                                           const uint8 PrioOfJobInQNew,     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9946  **                                           const uint8 PrioOfNextJobInQ)    **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9947  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9948  ** Service ID      : None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9949  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9950  ** Sync/Async      : Synchronous                                              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9951  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9952  ** Reentrancy      : Reentrant                                                **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9953  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9954  ** Parameters (in) : JobPriority : Priority of the Job to be inserted.        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9955  **                   PrioOfJobInQ : Priority of the Job in Queue.             **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9956  **                   PrioOfNextJobInQ : Priority of the next job in Queue.    **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9957  ** Parameters (out): None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9958  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9959  ** Return value    : SPI_JOB_TO_INSERT : represents the Job to be inserted    **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9960  **                   otherwise SPI_JOB_NOT_TO_INSERT.                         **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9961  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9962  ** Description     : This function compares the priority of incoming job      **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9963  **                    with the priorities of the jobs in queue.               **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9964  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9965  static uint8 Spi_lCheckForJobInsert(const uint8 JobPriority,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9966                                      const uint8 PrioOfJobInQ,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9967                                      const uint8 PrioOfNextJobInQ)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9968  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9969    uint8 status = SPI_JOB_NOT_TO_INSERT;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9970    uint8 result = FALSE;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9971    uint8 result1 = FALSE;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9972  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9973    /* Compare the priority of New Job with the Current job in Q and with the
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9974    * next job in Q */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9975    if((JobPriority <= PrioOfJobInQ) && (JobPriority > PrioOfNextJobInQ))
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9976    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9977      result = TRUE;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9978    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9979  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9980    /* Compare the priority of New Job with the Current job in Q and with the
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9981    * next job in Q */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9982    if((JobPriority > PrioOfJobInQ) && (JobPriority > PrioOfNextJobInQ))
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9983    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9984      result1 = TRUE;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9985    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9986  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9987    /* update the status variable */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9988    if ((result == TRUE) || (result1 == TRUE))
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9989    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9990      status = SPI_JOB_TO_INSERT;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9991    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9992  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9993    return status;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9994  }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9995  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9996  /*
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9997   CYCLOMATIC_Spi_lInsertSeqInQueue_JUSTIFICATION: Function is used to sort the
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9998   priority of jobs in Queue for incoming sequence and insert the jobs in Queue
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	  9999   in priority order, since multiple conditions play a role in sorting the Queue
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10000   this function cannot be split further.
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10001  */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10002  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10003  ** Traceability     : [cover parentID={2C113CD5-4BFA-4fa1-AA1D-63E08A508FAE}] **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10004  ** Syntax          : static void Spi_lInsertSeqInQueue                        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10005  **                   (const Spi_SequenceType Sequence)                        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10006  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10007  ** Service ID      : None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10008  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10009  ** Sync/Async      : Synchronous                                              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10010  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10011  ** Reentrancy      : Reentrant                                                **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10012  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10013  ** Parameters (in) : Sequence - Sequence id                                   **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10014  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10015  ** Parameters (out): None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10016  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10017  ** Return value    : None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10018  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10019  ** Description     : This function inserts jobs assigned to the sequence      **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10020  **                   in the Queue based on the Job priority.                  **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10021  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10022  static void Spi_lInsertSeqInQueue(const Spi_SequenceType Sequence)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10023  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10024    Spi_JobType EndIndex, JobIndex, JobId;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10025    uint8 HwModule;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10026    #if(SPI_INTERRUPTIBLE_SEQ_ALLOWED == STD_ON)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10027    uint8 PrioOfJobInQNew;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10028    uint8 CompareResult = 0;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10029    Spi_JobType StartIndexBackup;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10030    uint8 SeqInQueueInterruptible;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10031    uint8 ModJobPrio;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10032    Spi_JobAndSeqQueueType *QueueElementPtr;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10033    uint8 NewSeqInterruptable;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10034    #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10035    Spi_JobType StartIndex;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10036    uint8 PrioOfJobInQ, PrioOfNextJobInQ;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10037    Spi_JobType LocalStartIndex, LocalEndIndex;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10038    const Spi_JobType* SeqJobLinkPtr;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10039    uint8 Result = 0;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10040    uint8 Result1 = 0;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10041    uint8 JobPriority, CheckForInsert;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10042  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10043    uint16 PreviousJobInserted, AllJobsInQueue;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10044    uint8 JobsWithDifferentSequence = 0;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10045  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10046    /* Get the core information */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10047    const Spi_CoreConfigType *CoreConfigPtr =                             \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10048        Spi_kGlobalConfigPtr->CoreConfigPtr[Mcal_GetCpuIndex()];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10049  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10050    /* When SPI_INTERRUPTIBLE_SEQ_ALLOWED=OFF, entire sequence is placed in
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10051    * queue as per the priority of first job in sequence */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10052  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10053    /* When SPI_INTERRUPTIBLE_SEQ_ALLOWED=ON, the jobs are arranged in queue
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10054     * based on the sequence property and job priority */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10055  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10056    /* Get the Queue parameters like Start, end
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10057        total elements in Queue and Hw kernel */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10058    JobId =
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10059      CoreConfigPtr->SequenceConfigPtr[Sequence].JobLinkPtrPhysical[0U];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10060  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10061    HwModule = CoreConfigPtr->JobConfigPtr[JobId].HwUnit & SPI_HWUNIT_MASK;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10062  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10063    StartIndex = (Spi_RuntimeKernelVar[HwModule]->\ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10064                  JobQueuePtr->QueueStartIndex);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10065    AllJobsInQueue = Spi_RuntimeKernelVar[HwModule]->                      \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10066                     JobQueuePtr->QueueEndIndex;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10067  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10068    EndIndex = Spi_RuntimeKernelVar[HwModule]->JobQueuePtr->QueueEndIndex;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10069    JobIndex = 0U;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10070  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10071    /* Check if Queue is empty or jobs have least priority - insert in last */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10072  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10073    /* [cover parentID={DF11BEF6-ED7F-4fb1-935A-A3B382B46BF4}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10074     Queue is empty or jobs have least priority - insert in last
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10075    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10076    if((StartIndex == EndIndex) || (CoreConfigPtr->JobConfigPtr[JobId].   \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10077                                    JobPriority == 0U))
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10078    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10079      EndIndex = Spi_lAddSeqJobInQueue(HwModule, Sequence, EndIndex,        \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10080                                       JobIndex);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10081    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10082    /* [cover parentID={4BDBE87F-70C6-4002-9022-D4E080E4FD09}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10083    else    /* Re-arranging of jobs may be required */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10084    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10085      StartIndex = (Spi_RuntimeKernelVar[HwModule]->                         \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10086                    JobQueuePtr->QueueStartIndex + 1U);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10087      EndIndex = Spi_RuntimeKernelVar[HwModule]->                           \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10088                 JobQueuePtr->QueueEndIndex;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10089  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10090      SeqJobLinkPtr     = CoreConfigPtr->\ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10091                          SequenceConfigPtr[Sequence].JobLinkPtrPhysical;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10092  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10093      PreviousJobInserted = 0;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10094  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10095      /* [cover parentID={4A187DC8-9EEE-46d1-B70D-814AFE52F73A}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10096      /* Loop through all the jobs in Queue to check priority */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10097      /* [cover parentID={15106C5C-575C-41f6-91C3-E6C62C16E165}]Priority
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10098      rearrange[/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10099      while(AllJobsInQueue != 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10100      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10101        AllJobsInQueue--;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10102        #if(SPI_INTERRUPTIBLE_SEQ_ALLOWED == STD_ON)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10103        /* Check if job of particular index can be interrupted */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10104        SeqInQueueInterruptible = (uint8) (Spi_RuntimeKernelVar[HwModule]->\ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10105                       JobQueuePtr->JobAndSeqQueuePtr[StartIndex].JobProperty >> \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10106                        SPI_SEQ_INTERRUPTABLE_BIT_OFFSET);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10107  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10108        /* Check if new sequence to be inserted in interruptible */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10109        /* [cover parentID={96A7EF4C-52AA-4e1a-8273-015C8F1FBCAF}]Set
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10110        flag info to interruptible or non-interruptible[/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10111        NewSeqInterruptable = (uint8)                                   \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10112                              (CoreConfigPtr->SequenceConfigPtr[Sequence].       \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10113                               SeqInterruptible);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10114        #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10115        /* Check if the job in Queue and next job in Queue
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10116            are related to same sequence */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10117        /* [cover parentID={4D058FC3-6F14-4ac7-A22D-4851E3127E63}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10118        Result = (uint8)(Spi_RuntimeKernelVar[HwModule]->           \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10119                         JobQueuePtr->JobAndSeqQueuePtr[StartIndex].JobProperty\ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10120                         & 0xFFU);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10121        Result1 = (uint8)(Spi_RuntimeKernelVar[HwModule]->          \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10122                          JobQueuePtr->JobAndSeqQueuePtr[StartIndex + 1U].       \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10123                          JobProperty & 0xFFU);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10124  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10125        JobsWithDifferentSequence = Spi_lGetCompareResult(Result, Result1,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10126                                    SPI_SEQ_ID_COMP);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10127  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10128        LocalStartIndex = StartIndex;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10129        LocalEndIndex = EndIndex;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10130        #if(SPI_INTERRUPTIBLE_SEQ_ALLOWED == STD_ON)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10131        JobIndex = 0;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10132        #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10133  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10134        /* Get the priority of Queue element evaluated */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10135        PrioOfJobInQ = (uint8)((SPI_BIT_MASK_9_TO_8 &                     \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10136                                Spi_RuntimeKernelVar[HwModule]->JobQueuePtr->    \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10137       JobAndSeqQueuePtr[StartIndex].JobProperty) >> SPI_JOB_PRIORITY_BIT_OFFSET);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10138  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10139        #if(SPI_INTERRUPTIBLE_SEQ_ALLOWED == STD_ON)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10140        /* Check if both the sequences are interruptible */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10141        CompareResult = Spi_lGetCompareResult(SeqInQueueInterruptible,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10142                                              NewSeqInterruptable,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10143                                              SPI_SEQ_PROP_COMP);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10144  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10145        /* Sequence already in Queue is interruptible and new sequence
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10146        is also interruptible */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10147        /* [cover parentID={6C528F63-25D3-4c1b-B634-066CAC76031A}]Interruptable
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10148        sequence handling[/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10149        if(CompareResult == SPI_BOTH_SEQ_INTERRUPTABLE)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10150        {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10151          JobIndex = PreviousJobInserted;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10152  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10153          /* Loop through all the jobs of sequence */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10154          while(SeqJobLinkPtr[JobIndex] != SPI_JOB_DELIMITER)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10155          {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10156            LocalStartIndex = StartIndex;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10157            LocalEndIndex     = EndIndex;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10158  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10159            /* Get the priority of Queue element evaluated */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10160            PrioOfJobInQNew = (uint8)((SPI_BIT_MASK_9_TO_8 &             \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10161                              Spi_RuntimeKernelVar[HwModule]->JobQueuePtr->    \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10162                              JobAndSeqQueuePtr[StartIndex].JobProperty) >> \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10163                              SPI_JOB_PRIORITY_BIT_OFFSET);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10164  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10165            /* Get the priority of the next job in Q */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10166            PrioOfNextJobInQ = (uint8)((SPI_BIT_MASK_9_TO_8 &         \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10167                               Spi_RuntimeKernelVar[HwModule]->JobQueuePtr->     \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10168                              JobAndSeqQueuePtr[StartIndex + 1U].JobProperty) >> \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10169                              SPI_JOB_PRIORITY_BIT_OFFSET);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10170  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10171            /* Get the Job priority of the new Job to be inserted */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10172            JobPriority = CoreConfigPtr->JobConfigPtr \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10173                          [SeqJobLinkPtr[JobIndex]].JobPriority;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10174  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10175            /* Check the new job priority w.r.to Current Job in Q and
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10176             * next job in Q for proper placement of job
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10177             */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10178            /* [cover parentID={A89E4C12-9F74-4755-AAED-851A2BE5694B}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10179            priority comparsion[/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10180            CheckForInsert = Spi_lCheckForJobInsert(JobPriority,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10181                                                    PrioOfJobInQNew,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10182                                                    PrioOfNextJobInQ);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10183            /* If job has to be inserted */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10184            if(CheckForInsert == SPI_JOB_TO_INSERT)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10185            {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10186              /* Place the Job right after the current job */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10187              if (((JobPriority <= PrioOfJobInQNew) && \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10188                   (JobPriority > PrioOfNextJobInQ)))
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10189              {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10190                /* Increment the Index to next location */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10191                StartIndex = StartIndex + 1U;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10192                LocalStartIndex = LocalStartIndex + 1U;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10193              }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10194  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10195              /* get the Job's Queue Location */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10196              QueueElementPtr =                                     \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10197                  &Spi_RuntimeKernelVar[HwModule]->JobQueuePtr->\ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10198                  JobAndSeqQueuePtr[StartIndex];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10199  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10200              /* Elevate the priority of non-interruptible sequence
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10201                 to highest priority */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10202              ModJobPrio = Spi_lModPrioforNonIntrSeq(Sequence,       \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10203                              CoreConfigPtr->SequenceConfigPtr[Sequence].\ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10204                                               JobLinkPtrPhysical[JobIndex]);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10205  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10206              /* Copy Queue elements to temporary Queue */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10207              Spi_lPushToLocalQ(LocalStartIndex, LocalEndIndex, \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10208                                HwModule);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10209  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10210              /* Copy job-Id and job-properties */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10211              QueueElementPtr->QueueJobId = SeqJobLinkPtr[JobIndex];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10212              QueueElementPtr->JobProperty  =  (uint16) Sequence;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10213              QueueElementPtr->JobProperty |=  ((uint16)\ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10214                                       ModJobPrio << SPI_JOB_PRIORITY_BIT_OFFSET);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10215              QueueElementPtr->JobProperty |=  ((uint16)\ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10216                         NewSeqInterruptable << SPI_SEQ_INTERRUPTABLE_BIT_OFFSET);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10217  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10218              JobIndex++;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10219              PreviousJobInserted = JobIndex;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10220  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10221              /* Store the Current placed Job location,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10222              * because next job comparison starts from here */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10223              StartIndexBackup = StartIndex;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10224  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10225              /* This increment is needed to restore the
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10226              * jobs from Re-arrange buffer
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10227              */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10228              StartIndex =  Spi_lIncrementRoundIndex(StartIndex, \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10229                                                     HwModule);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10230  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10231              /* Copy Queue elements from temporary Queue
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10232                  to main Queue */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10233              EndIndex = Spi_lPopFromLocalQ(LocalStartIndex,        \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10234                                            LocalEndIndex, StartIndex, HwModule);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10235  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10236              /* next job comparison should start from this Job*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10237              StartIndex = StartIndexBackup;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10238            }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10239            else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10240            {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10241              /* Point to next element in Queue */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10242              StartIndex =  Spi_lIncrementRoundIndex(StartIndex,      \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10243                                                     HwModule);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10244              break;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10245            }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10246          }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10247        }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10248        /* Only sequence in Queue is interruptible */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10249        /* [cover parentID={95003603-C2CF-4946-90C6-D61D39C27D2D}]Priority
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10250        rearrange[/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10251        else if(SeqInQueueInterruptible == 1U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10252        {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10253          /* [cover parentID={B148395C-AC28-4e57-BF6A-3B7C12A2E78F}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10254          check for the priority[/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10255  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10256          /* Check the priority of job */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10257          if(CoreConfigPtr->JobConfigPtr[SeqJobLinkPtr[JobIndex]].  \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10258              JobPriority > PrioOfJobInQ)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10259          {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10260            /* Copy successive elements in Queue to temporary Queue */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10261            Spi_lPushToLocalQ(LocalStartIndex, LocalEndIndex, \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10262                              HwModule);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10263  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10264            /* Insert all new jobs in Main Queue */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10265            EndIndex = Spi_lAddSeqJobInQueue(HwModule, \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10266                                             Sequence, StartIndex, JobIndex);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10267            StartIndex =  EndIndex;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10268  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10269            /* Copy Queue elements from temporary Queue */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10270            EndIndex = Spi_lPopFromLocalQ(LocalStartIndex, \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10271                                          LocalEndIndex, StartIndex, HwModule);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10272  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10273            JobIndex += CoreConfigPtr->SequenceConfigPtr[Sequence].\ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10274                        NoOfJobInSeq;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10275            break;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10276          }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10277          else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10278          {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10279            /* Point to next element in Queue */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10280            StartIndex =  \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10281                          Spi_lIncrementRoundIndex(StartIndex, HwModule);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10282          }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10283        }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10284        /* Only New sequence is interruptable OR Both are
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10285            non-interruptable */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10286        else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10287        {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10288        #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10289          JobIndex = PreviousJobInserted;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10290          /* Either all the jobs are inserted OR parsed through
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10291              complete Queue */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10292          /* [cover parentID={A5046CA0-D182-4cf0-A5A5-78FCC479A4E3}]check
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10293          for non interruptable jobs remaining[/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10294  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10295          if((SeqJobLinkPtr[JobIndex] == SPI_JOB_DELIMITER) || \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10296              (StartIndex == EndIndex))
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10297          {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10298            /* MISRA2012_RULE_15_4_JUSTIFICATION: The loop is terminated
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10299               because there are no jobs remaining to be inserted
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10300               into the queue from the new sequence, or if the end
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10301               of the queue is reached. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10302            break;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10303          }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10304          /* [cover parentID={E6185C31-7E57-4023-872D-ADCAA0F2D065}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10305          check for jobs belonging to sequences[/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10306          /* Are the jobs belonging to Different sequences */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10307          else if(JobsWithDifferentSequence == SPI_JOBS_OF_DIFF_SEQ)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10308          {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10309            /* Get the priority of next job in Q */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10310            PrioOfNextJobInQ = (uint8)((SPI_BIT_MASK_9_TO_8 &         \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10311                              Spi_RuntimeKernelVar[HwModule]->JobQueuePtr->     \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10312                         JobAndSeqQueuePtr[StartIndex + 1U].JobProperty) >> \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10313                             SPI_JOB_PRIORITY_BIT_OFFSET);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10314  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10315            /* Get the Job priority of the new Job to be inserted */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10316            JobPriority = CoreConfigPtr->JobConfigPtr \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10317                          [SeqJobLinkPtr[JobIndex]].JobPriority;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10318  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10319            /* Check the New Job priority W.r.to the priorities
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10320            * of current job and Next job in Q
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10321            */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10322            CheckForInsert = Spi_lCheckForJobInsert(JobPriority,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10323                                                    PrioOfJobInQ,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10324                                                    PrioOfNextJobInQ);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10325            /* [cover parentID={E647D4FE-A8B4-44c6-B415-A6462AAB961D}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10326            check for job insertion[/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10327  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10328            /* If job has to be inserted */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10329            if(CheckForInsert == SPI_JOB_TO_INSERT)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10330            {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10331              /* If new sequence to be inserted is
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10332                 non-interruptible */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10333              /* [cover parentID={45404AB5-C918-4560-A0BB-9A8B0590152F}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10334              check for sequence interrutable[/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10335              #if(SPI_INTERRUPTIBLE_SEQ_ALLOWED == STD_ON)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10336              if(NewSeqInterruptable == 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10337              {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10338              #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10339                /* Copy all queue elements to temporary Queue
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10340                * Index is incremented to maintain sync between
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10341                * Job restore location.
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10342                */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10343                Spi_lPushToLocalQ(LocalStartIndex + 1U, \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10344                                  LocalEndIndex, HwModule);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10345  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10346                /* Copy the new job right after the current Job
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10347                * location.
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10348                */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10349                EndIndex = Spi_lAddSeqJobInQueue(HwModule, \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10350                                           Sequence, StartIndex + 1U, JobIndex);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10351  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10352                StartIndex =  EndIndex;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10353                /* Restore the Jobs from Local Q to Main Q
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10354                * in the same order that placed.
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10355                */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10356                EndIndex = Spi_lPopFromLocalQ(LocalStartIndex + 1U, \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10357                                              LocalEndIndex, \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10358                                              StartIndex, HwModule);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10359  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10360                JobIndex += CoreConfigPtr->SequenceConfigPtr\ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10361                            [Sequence].NoOfJobInSeq;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10362  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10363                /* MISRA2012_RULE_15_4_JUSTIFICATION: The loop is terminated
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10364                   after the non-interruptible sequence is
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10365                   inserted to main queue.  */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10366                break;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10367                #if(SPI_INTERRUPTIBLE_SEQ_ALLOWED == STD_ON)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10368              }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10369              else /* New sequence is interruptible */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10370              {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10371                /* Get the Next Job's location to insert the
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10372                * new job as the current Job priority is Greater
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10373                */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10374                QueueElementPtr = \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10375                                  &Spi_RuntimeKernelVar[HwModule]->JobQueuePtr->\ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10376                                  JobAndSeqQueuePtr[StartIndex + 1U];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10377  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10378                /* Get the highest priority of sequence */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10379                ModJobPrio = Spi_lModPrioforNonIntrSeq\ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10380                             (Sequence, \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10381                              CoreConfigPtr->SequenceConfigPtr[Sequence].\ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10382                              JobLinkPtrPhysical[JobIndex]);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10383  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10384                /* Push Queue elements to temporary Queue
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10385                * Index incremented to maintain Sync during restore
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10386                */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10387                Spi_lPushToLocalQ\ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10388                (LocalStartIndex + 1U, LocalEndIndex, HwModule);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10389  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10390                /* Copy Queue-id and properties */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10391                QueueElementPtr->QueueJobId = \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10392                                              SeqJobLinkPtr[JobIndex];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10393                QueueElementPtr->JobProperty  =  \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10394                                                 (uint16) Sequence;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10395                QueueElementPtr->JobProperty |=  \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10396                             ((uint16)ModJobPrio << SPI_JOB_PRIORITY_BIT_OFFSET);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10397                QueueElementPtr->JobProperty |=  \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10398                ((uint16)NewSeqInterruptable << SPI_SEQ_INTERRUPTABLE_BIT_OFFSET);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10399  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10400                JobIndex++;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10401                PreviousJobInserted = JobIndex;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10402  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10403                /* Store the location of inserted Job as it is
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10404                * required to start the comparison right from here */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10405                StartIndexBackup = StartIndex + 1U;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10406  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10407                /* Point to next location in Q to restore */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10408                StartIndex =  Spi_lIncrementRoundIndex    \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10409                              (StartIndex + 1U, HwModule);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10410  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10411                /* Copy Queue elements from temporary Queue */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10412                EndIndex = Spi_lPopFromLocalQ(LocalStartIndex + 1U, \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10413                                            LocalEndIndex, StartIndex, HwModule);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10414  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10415                /* Next Job should be compared with currently
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10416                * inserted Job */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10417                StartIndex = StartIndexBackup;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10418              }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10419                #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10420            }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10421            else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10422            {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10423              /* Point to next job in Queue */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10424              StartIndex =  Spi_lIncrementRoundIndex \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10425                            (StartIndex, HwModule);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10426            }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10427          }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10428          else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10429          {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10430            /* Point to next element in Queue */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10431            StartIndex =  \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10432                          Spi_lIncrementRoundIndex(StartIndex, HwModule);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10433          }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10434          #if(SPI_INTERRUPTIBLE_SEQ_ALLOWED == STD_ON)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10435        }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10436          #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10437      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10438  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10439      if(SeqJobLinkPtr[JobIndex] != SPI_JOB_DELIMITER)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10440      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10441        /* Reached End of Queue - Add remaining elements in Queue */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10442        EndIndex = Spi_lAddSeqJobInQueue(HwModule, Sequence, EndIndex, \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10443                                         PreviousJobInserted);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10444      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10445    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10446  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10447    /* Update End of Queue - index */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10448    Spi_RuntimeKernelVar[HwModule]->JobQueuePtr->QueueEndIndex = EndIndex;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10449  } /* End of function Spi_lInsertSeqInQueue */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10450  #endif /* SPI_LEVEL_DELIVERED != 0U */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10451  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10452  #if(SPI_LEVEL_DELIVERED != 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10453  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10454  ** Traceability     : [cover parentID={5BA06B1E-214D-4144-8A6C-8758C1DDD397}] **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10455  ** Syntax          : static Spi_JobType Spi_lIncrementRoundIndex              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10456  **                   (const Spi_JobType Index, const uint8 HwModule)          **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10457  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10458  ** Service ID      : None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10459  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10460  ** Sync/Async      : Synchronous                                              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10461  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10462  ** Reentrancy      : Reentrant                                                **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10463  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10464  ** Parameters (in) : Index - StartIndex of EndIndex for the Queue to be       **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10465  **                           incremented                                      **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10466  **                   HwModule - QSPI Hw index to fetch the Queue length       **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10467  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10468  ** Parameters (out): None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10469  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10470  ** Return value    : Spi_JobType - Incremented value for the Index            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10471  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10472  ** Description     : Increments the Index and if the value is equal to the    **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10473  **                   queue length then the index is rounded to initial value  **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10474  **                   of zero(in order to implement circular Job queue)        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10475  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10476  static Spi_JobType Spi_lIncrementRoundIndex(const Spi_JobType Index,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10477      const uint8 HwModule)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10478  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10479    Spi_JobType LocalIndex = Index;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10480  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10481    /* Get the core information */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10482    const Spi_CoreConfigType *CoreConfigPtr =                               \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10483        Spi_kGlobalConfigPtr->CoreConfigPtr[Mcal_GetCpuIndex()];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10484  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10485    /* Increment Queue index */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10486    LocalIndex++;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10487  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10488    /* [cover parentID={C3CC22AD-D448-494b-8A5F-3832AC86A2F2}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10489    Check if last element is reached in Queue
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10490    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10491    /* Set the index to "0" is end of Queue is reached */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10492    if (LocalIndex ==                                                           \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10493        (CoreConfigPtr->QSPIHwConfigPtr[HwModule]->JobQueueLength))
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10494    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10495      LocalIndex = 0U;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10496    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10497  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10498    /* return index */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10499    return LocalIndex;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10500  } /* End of function Spi_lIncrementRoundIndex */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10501  #endif /* SPI_LEVEL_DELIVERED != 0U */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10502  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10503  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10504  #if(SPI_LEVEL_DELIVERED != 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10505  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10506  ** Traceability     : [cover parentID={8AA2EB53-23DA-47ce-B111-27F53149014C}] **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10507  ** Syntax          : static void Spi_lPushToLocalQ                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10508  **                   (                                                        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10509  **                     const Spi_JobType LocalStartIndex,                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10510  **                     const Spi_JobType LocalEndIndex,                       **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10511  **                     const uint8 HwModule                                   **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10512  **                   )                                                        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10513  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10514  ** Service ID      : None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10515  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10516  ** Sync/Async      : Synchronous                                              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10517  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10518  ** Reentrancy      : Reentrant                                                **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10519  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10520  ** Parameters (in) : LocalStartIndex - StartIndex for the Local Q             **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10521  **                   LocalEndIndex - EndIndex for the Local Q                 **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10522  **                   HwModule - QSPI Hw index to fetch the QUeue length       **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10523  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10524  ** Parameters (out): None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10525  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10526  ** Return value    : None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10527  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10528  ** Description     : This function copies the Job from Main Q to Local Q      **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10529  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10530  static void Spi_lPushToLocalQ
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10531  (
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10532    const Spi_JobType LocalStartIndex,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10533    const Spi_JobType LocalEndIndex,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10534    const uint8 HwModule
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10535  )
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10536  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10537    Spi_JobType LocalStartId = LocalStartIndex;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10538  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10539    /* [cover parentID={700A9B83-E673-4143-B39E-D775FAE18A19}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10540    Push eleemnts into Queue to rearrange jobs as per priority
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10541    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10542    /* Loop through elements in Queue from start to end index */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10543    while(LocalStartId != LocalEndIndex)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10544    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10545      /* Copy job-id and job-property to temporary Queue */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10546      Spi_RuntimeKernelVar[HwModule]->JobQueuePtr->                       \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10547      JobAndSeqQueueRearrangePtr[LocalStartId] =                            \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10548          Spi_RuntimeKernelVar[HwModule]->JobQueuePtr->                   \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10549          JobAndSeqQueuePtr[LocalStartId];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10550      LocalStartId = Spi_lIncrementRoundIndex(LocalStartId, HwModule);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10551    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10552  } /* End of function Spi_lPushToLocalQ */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10553  #endif /* SPI_LEVEL_DELIVERED != 0U */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10554  #if(SPI_LEVEL_DELIVERED != 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10555  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10556  ** Traceability     : [cover parentID={04518EC7-75F0-4e4f-9ADF-4B30AD7EB21F}] **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10557  ** Syntax          : static void Spi_lPopFromLocalQ                           **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10558  **                   (                                                        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10559  **                     const Spi_JobType LocalStartIndex,                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10560  **                     const Spi_JobType LocalEndIndex,                       **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10561  **                     const Spi_JobType CopyIndex,                           **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10562  **                     const uint8 HwModule,                                  **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10563  **                   )                                                        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10564  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10565  ** Service ID      : None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10566  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10567  ** Sync/Async      : Synchronous                                              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10568  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10569  ** Reentrancy      : Reentrant                                                **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10570  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10571  ** Parameters (in) : LocalStartIndex - StartIndex for the local Q             **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10572  **                   LocalEndIndex - EndUndex for the local Q                 **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10573  **                   CopyIndex - Copy index of the Main Queue                 **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10574  **                   HwModule - QSPI module ID                                **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10575  ** Parameters (out): None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10576  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10577  ** Return value    : return the last index to which job info is copied        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10578  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10579  ** Description     : This function pops the elements present in the Local Q   **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10580  **                   to the Main Q after the jobs are inserted as per         **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10581  **                   their priority                                           **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10582  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10583  static uint16 Spi_lPopFromLocalQ
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10584  (
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10585    const Spi_JobType LocalStartIndex,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10586    const Spi_JobType LocalEndIndex,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10587    const Spi_JobType CopyIndex,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10588    const uint8 HwModule
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10589  )
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10590  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10591    Spi_JobType EndId, LocalStartId;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10592    EndId = CopyIndex;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10593    LocalStartId = LocalStartIndex;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10594  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10595    /* [cover parentID={52FB8079-8A52-438f-A48C-2C947C29BBCF}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10596      Loop through all elements pushed into Queue to rearrange as per priority
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10597      [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10598    /* Loop through elements in temporary Queue from start to end index */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10599    while(LocalStartId != LocalEndIndex)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10600    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10601      /* Copy elements from temporary Queue to Main Queue */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10602      Spi_RuntimeKernelVar[HwModule]->                                         \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10603      JobQueuePtr->JobAndSeqQueuePtr[EndId] =
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10604        Spi_RuntimeKernelVar[HwModule]->JobQueuePtr->                \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10605        JobAndSeqQueueRearrangePtr[LocalStartId];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10606      LocalStartId = Spi_lIncrementRoundIndex(LocalStartId, HwModule);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10607      EndId = Spi_lIncrementRoundIndex(EndId, HwModule);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10608    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10609  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10610    /* return the last index to which job info is copied */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10611    return EndId;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10612  } /* End of function Spi_lPopFromLocalQ */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10613  #endif /* SPI_LEVEL_DELIVERED != 0U */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10614  #if(SPI_LEVEL_DELIVERED != 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10615  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10616  ** Traceability     : [cover parentID={FF5362A4-4757-4c2e-8D5E-93B29A7586D2}] **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10617  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10618  ** Syntax          : static uint8 Spi_lModPrioforNonIntrSeq                   **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10619  **                   (                                                        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10620  **                     const Spi_SequenceType SeqId,                          **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10621  **                     const Spi_JobType JobId                                **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10622  **                   )                                                        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10623  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10624  ** Service ID      : None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10625  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10626  ** Sync/Async      : Synchronous                                              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10627  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10628  ** Reentrancy      : Reentrant                                                **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10629  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10630  ** Parameters (in) : SeqId - Sequence Id                                      **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10631  **                   JobId - JobId                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10632  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10633  ** Parameters (out): None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10634  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10635  ** Return value    : Priority - Priority for the Job                          **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10636  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10637  ** Description     : This function gives the priority for the Job.            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10638  **                   Wrt Interruptible sequences, the priority of the job     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10639  **                   is as configured. However, for Non_Interruptible         **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10640  **                   sequences the priority of all the jobs in that seqience  **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10641  **                   is elevated to the highest priority configured for any   **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10642  **                   job in that sequence                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10643  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10644  static uint8 Spi_lModPrioforNonIntrSeq
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10645  (
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10646    const Spi_SequenceType SeqId,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10647    const Spi_JobType JobId
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10648  )
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10649  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10650    Spi_JobType JobCounter, JobIndex;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10651    uint8 JobPriority = 0U;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10652  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10653    /* Get the core configuration */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10654    const Spi_CoreConfigType *CoreConfigPtr =                               \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10655        Spi_kGlobalConfigPtr->CoreConfigPtr[Mcal_GetCpuIndex()];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10656  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10657    /* return the priority of job as is if sequence is interruptible */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10658    #if(SPI_INTERRUPTIBLE_SEQ_ALLOWED == STD_ON)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10659    /* [cover parentID={42CD85A3-6B39-48c9-A2C7-37020049037C}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10660    Return the priority of job
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10661    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10662    if(CoreConfigPtr->SequenceConfigPtr[SeqId].SeqInterruptible ==          \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10663        SPI_SEQ_INT_TRUE)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10664    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10665      JobPriority = CoreConfigPtr->JobConfigPtr[JobId].JobPriority;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10666    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10667    else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10668    #else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10669    UNUSED_PARAMETER(JobId);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10670    #endif /* SPI_INTERRUPTIBLE_SEQ_ALLOWED == STD_ON */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10671    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10672      /* [cover parentID={44AE22C9-F8F6-4b9c-9D5B-D926ABCA66DB}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10673      Traverse through job list and return high priority job
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10674      [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10675      /* Traverse through all the jobs in the list */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10676      JobCounter = 0U;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10677      while(CoreConfigPtr->SequenceConfigPtr[SeqId].JobLinkPtrPhysical[      \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10678            JobCounter] != SPI_JOB_DELIMITER)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10679      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10680        JobIndex = CoreConfigPtr->SequenceConfigPtr[SeqId].               \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10681                   JobLinkPtrPhysical[JobCounter];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10682  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10683        /* Check for the highest priority*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10684        if(JobPriority < CoreConfigPtr->JobConfigPtr[JobIndex].JobPriority)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10685        {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10686          JobPriority = CoreConfigPtr->JobConfigPtr[JobIndex].JobPriority;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10687        }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10688        JobCounter++;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10689      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10690    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10691  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10692    /* return highest priority */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10693    return JobPriority;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10694  } /* End of function Spi_lModPrioforNonIntrSeq */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10695  #endif /* SPI_LEVEL_DELIVERED != 0U */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10696  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10697  #if(SPI_LEVEL_DELIVERED != 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10698  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10699  ** Traceability     : [cover parentID={51FDF870-1073-4077-BC89-E37B4E6ADC23}] **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10700  ** Syntax          : static void Spi_lAsyncStartJob(const Spi_JobType Job)    **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10701  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10702  ** Service ID      : None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10703  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10704  ** Sync/Async      : Asynchronous                                             **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10705  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10706  ** Reentrancy      : Reentrant                                                **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10707  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10708  ** Parameters (in) : None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10709  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10710  ** Parameters (out): None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10711  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10712  ** Return value    : None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10713  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10714  ** Description     : This function sets up the job for asynchronous           **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10715  **                   transmission. Available for Level 1 or 2.                **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10716  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10717  static void Spi_lAsyncStartJob(const Spi_JobType Job)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10718  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10719    const Spi_JobConfigType* JobConfigPtr;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10720    uint8 HwUnit;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10721    uint8 CsPolarity = 0;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10722    /* Get core configuration */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10723    uint32 CoreId = Mcal_GetCpuIndex();
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10724    const Spi_CoreConfigType *CoreConfigPtr =
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10725        Spi_kGlobalConfigPtr->CoreConfigPtr[CoreId];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10726  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10727    /* [cover parentID={E03B4A28-49C5-4dc6-8694-966A63581AE5}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10728     Fetch the job configuration and set Job Status to pending
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10729    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10730    JobConfigPtr = &CoreConfigPtr->JobConfigPtr[Job];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10731  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10732    /* Set Job Status to SPI_JOB_PENDING */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10733    Spi_RuntimeCoreVar[CoreId]->JobStatus[Job] = SPI_JOB_PENDING;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10734  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10735    /* Set Job parameters */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10736    Spi_lHwSetJobConfig(JobConfigPtr, SPI_ASYNC_COMMS_TYPE);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10737  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10738    /* [cover parentID={3ED49245-8513-46fe-A696-3973162D5832}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10739     Set DMA Rx Channel
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10740    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10741    Spi_lSetDmaTcs(Job, SPI_DMA_RX_CHANNEL);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10742  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10743    HwUnit = JobConfigPtr->HwUnit & SPI_HWUNIT_MASK;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10744    Spi_RuntimeKernelVar[HwUnit]->JobQueuePtr->CurrentChannelIndex =  0U;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10745  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10746    /* [cover parentID={C052C458-BCFC-4aee-91E4-A4B17508D776}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10747     Set DMA Tx Channel
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10748    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10749    Spi_lSetDmaTcs(Job, SPI_DMA_TX_CHANNEL);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10750  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10751    /* [cover parentID={13DF78F4-3176-4f5f-8AF2-01FB8A57BF5F}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10752    /* Assert CS if CS is a GPIO */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10753    if(JobConfigPtr->CSPortPin != SPI_CS_VIA_HW_OR_NONE)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10754    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10755      if(JobConfigPtr->CsPolarity == (uint8)STD_LOW)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10756      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10757        CsPolarity = (uint8)STD_HIGH ;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10758      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10759      else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10760      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10761        CsPolarity = (uint8)STD_LOW;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10762      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10763      Spi_lSetCsViaGpio(
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10764        (uint8)((JobConfigPtr->CSPortPin) >> (uint16)SPI_PORT_NUM_OFFSET),     \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10765        (uint8)((JobConfigPtr->CSPortPin) & SPI_BIT_MASK_3_TO_0),    \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10766        (CsPolarity));
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10767    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10768  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10769    /* MISRA2012_RULE_11_3_JUSTIFICATION: QSPI base address access.
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10770       No side effects foreseen by violating this MISRA rule. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10771    /* MISRA2012_RULE_11_5_JUSTIFICATION: QSPI base address access.
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10772       No side effects foreseen by violating this MISRA rule, as the pointer
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10773       to the object type that it is getting cast into, is a known type. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10774    SPI_HW_MODULE[HwUnit].BACONENTRY.U =
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10775                     Spi_RuntimeKernelVar[HwUnit]->BaconChannelArray[0].U;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10776  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10777  } /* End of function Spi_lAsyncStartJob */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10778  #endif /* SPI_LEVEL_DELIVERED != 0U */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10779  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10780  #if(SPI_LEVEL_DELIVERED != 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10781  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10782  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10783  ** Traceability     : [cover parentID={A80AB1A9-E50C-4f56-93B1-01A34D89D16E}] **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10784  ** Syntax          : static void Spi_lSetDmaTcs                               **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10785  **                   (                                                        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10786  **                     const Spi_JobType JobId,                               **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10787  **                     const uint8 DmaChannelType                             **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10788  **                   )                                                        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10789  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10790  ** Service ID      : None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10791  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10792  ** Sync/Async      : Synchronous                                              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10793  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10794  ** Reentrancy      : Reentrant                                                **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10795  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10796  ** Parameters (in) : JobId - Job Id                                           **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10797  **                   DmaChannelType - DMA CH type, Rx or Tx                   **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10798  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10799  ** Parameters (out): None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10800  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10801  ** Return value    : None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10802  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10803  ** Description     : Configures the Transaction Control Sets per each         **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10804  **                   channel for the Job                                      **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10805  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10806  static void Spi_lSetDmaTcs(const Spi_JobType JobId, const uint8 DmaChannelType)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10807  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10808    const Spi_JobConfigType* JobConfigPtr;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10809    const Spi_ChannelConfigType* ChConfigPtr = NULL_PTR;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10810    Dma_ConfigUpdateType DmaTCSVar = {0U};
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10811    Spi_DmaTCSType* SpiDmaTCSPtr;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10812    uint8 ChnlId = 0U;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10813    uint8 ChnlIndex, DmaChannelNum;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10814    uint8 HwId;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10815    uint8 ToggleCs;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10816    /* Set Channel configuration. configure Bacon */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10817    /* MISRA2012_RULE_19_2_JUSTIFICATION: register type Definition */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10818    Ifx_QSPI_BACON lBacon;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10819  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10820    /* Get core information */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10821    uint32 CoreId = Mcal_GetCpuIndex();
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10822    const Spi_CoreConfigType *CoreConfigPtr =
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10823      Spi_kGlobalConfigPtr->CoreConfigPtr[CoreId];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10824    JobConfigPtr = &CoreConfigPtr->JobConfigPtr[JobId];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10825    ToggleCs = CoreConfigPtr->JobConfigPtr[JobId].FramebasedCs;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10826  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10827    /* get the HW kernel */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10828    HwId = JobConfigPtr->HwUnit & SPI_HWUNIT_MASK;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10829  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10830  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10831    /* [cover parentID={5970DD8B-3880-4ca8-A822-C62CF841EC6E}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10832       Check if RX or TX DMA TCS are to be operated on
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10833       [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10834    /* DMA TCS configuration for TX or for RX */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10835    if(DmaChannelType == SPI_DMA_TX_CHANNEL)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10836    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10837      SpiDmaTCSPtr = Spi_RuntimeKernelVar[HwId]->JobQueuePtr->DmaTxTCSPtr;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10838      DmaChannelNum = CoreConfigPtr->QSPIHwConfigPtr[HwId]->DMATxChannel;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10839    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10840    else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10841    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10842      SpiDmaTCSPtr = Spi_RuntimeKernelVar[HwId]->JobQueuePtr->DmaRxTCSPtr;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10843      DmaChannelNum = CoreConfigPtr->QSPIHwConfigPtr[HwId]->DMARxChannel;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10844    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10845  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10846    /* [cover parentID={4AE06E53-0D11-4671-B934-5AA1569A3F5F}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10847     Loop through all channels of job
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10848     [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10849    /* Loop through all the channels of a job */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10850    ChnlIndex = 0U;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10851    while(JobConfigPtr->ChnlLinkPtrPhysical[ChnlIndex] != SPI_CHANNEL_DELIMITER)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10852    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10853      ChnlId = JobConfigPtr->ChnlLinkPtrPhysical[ChnlIndex];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10854      ChConfigPtr = &CoreConfigPtr->ChannelConfigPtr[ChnlId];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10855  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10856      /* Set Transfer count */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10857      SpiDmaTCSPtr[ChnlIndex].DmaCHCFGR.B.TREL =                                \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10858          Spi_RuntimeCoreVar[CoreId]->ChannelBufPointers[ChnlId].          \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10859          TransferLength;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10860  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10861      /* Set the data-width to be transmitted */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10862      /* 0, 1 or 2 represents 8-bit, 16-bit or 32-bit
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10863            Spi_lGetChannelDataWidth returns the size of elements so check and
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10864            subtract again for 4-byte elements */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10865      /* [cover parentID={95C23639-E2FE-44fe-9AD5-FBE7F79DB470}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10866      SpiDmaTCSPtr[ChnlIndex].DmaCHCFGR.B.CHDW =                                \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10867          (Spi_lGetChannelDataWidth(ChConfigPtr) - (uint8)1);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10868      if(SpiDmaTCSPtr[ChnlIndex].DmaCHCFGR.B.CHDW == 3U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10869      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10870        SpiDmaTCSPtr[ChnlIndex].DmaCHCFGR.B.CHDW = (SpiDmaTCSPtr[ChnlIndex].  \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10871            DmaCHCFGR.B.CHDW - 1U);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10872      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10873      /* Link the next TCS to form the linked list */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10874      /* MISRA2012_RULE_11_4_JUSTIFICATION: The SFR needs to be programmed
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10875         with the address of the buffer used for the DMA Tx channel
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10876         transaction control set. Hence the address is typecasted to uint32 */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10877      /* MISRA2012_RULE_11_6_JUSTIFICATION: The SFR needs to be programmed
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10878         with the address of the buffer used for the DMA Tx channel
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10879         transaction control set. Hence the address is typecasted to uint32 */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10880      SpiDmaTCSPtr[ChnlIndex].DmaSHADR.U = (uint32)&SpiDmaTCSPtr[ChnlIndex + 1U];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10881  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10882      /* [cover parentID={77F72D36-0391-4ff3-AC4D-49582367C15C}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10883         Check if RX DMA TCS is
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10884         configured - Level1, Level2 Async transmission mechaism
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10885         [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10886      /* Check if RX TCS is configured */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10887      if(DmaChannelType == SPI_DMA_RX_CHANNEL)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10888      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10889        if(ChnlIndex > 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10890        {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10891            /* ICH bit is cleared from hardware on reloading of TCS,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10892            so to retain the status this bit is to be SET by the SPI driver
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10893            which is copied from DMA ME engine */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10894          SpiDmaTCSPtr[ChnlIndex].DmaCHCSR.B.ICH = SPI_RETAIN_ICH_BIT_STATUS;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10895        }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10896        SpiDmaTCSPtr[ChnlIndex].DmaADICR.U = SPI_DMA_RX_ADICR_VAL;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10897  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10898        /* Check if received data can be ignored */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10899        #if((SPI_LEVEL_DELIVERED != 0U) && (SPI_CHANNEL_BUFFERS_ALLOWED != 0U))
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10900        /* [cover parentID={251A3C26-7C4E-4bff-B1D8-134272075106}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10901         Destination pointer is null
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10902        [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10903        /* [cover parentID={DF300986-E132-4652-BB75-51F09F6294E5}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10904        if(Spi_RuntimeCoreVar[CoreId]->ChannelBufPointers[ChnlId].       \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10905            DestPtr == NULL_PTR)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10906        {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10907          /* [cover parentID={FC571789-02A4-45d1-B0E4-58BE25E706CC}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10908           Point to dummy variable to hold the received data and
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10909           enable circular buffer
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10910          [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10911          /* MISRA2012_RULE_11_6_JUSTIFICATION: The SFR needs to be programmed
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10912             with the address of the DummyRead variable. Hence the address
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10913             is typecasted to uint32. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10914          /* MISRA2012_RULE_11_4_JUSTIFICATION: The SFR needs to be programmed
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10915             with the address of the DummyRead variable. Hence the address
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10916             is typecasted to uint32. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10917          SpiDmaTCSPtr[ChnlIndex].DmaDADR.U =                               \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10918              (uint32)&Spi_RuntimeKernelVar[HwId]->DummyRead;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10919  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10920          /* Enable circular buffer */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10921          SpiDmaTCSPtr[ChnlIndex].DmaADICR.U = SPI_DMA_ADICR_DEST_NULL;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10922        }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10923        else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10924        #endif /* SPI_LEVEL_DELIVERED != 0U &&
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10925          SPI_CHANNEL_BUFFERS_ALLOWED != 0U */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10926          {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10927            /* Point to destination buffer of channel */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10928            /* MISRA2012_RULE_11_4_JUSTIFICATION: The SFR needs to be programmed
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10929               with the address of Destination buffer. Hence the address
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10930               is typecasted to uint32. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10931            /* MISRA2012_RULE_11_6_JUSTIFICATION: The SFR needs to be programmed
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10932               with the address of Destination buffer. Hence the address
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10933               is typecasted to uint32. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10934            SpiDmaTCSPtr[ChnlIndex].DmaDADR.U = \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10935           (uint32)Spi_RuntimeCoreVar[CoreId]->ChannelBufPointers[ChnlId].DestPtr;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10936  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10937            /* Disable Circular buffer for Destination */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10938  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10939            SpiDmaTCSPtr[ChnlIndex].DmaADICR.B.DCBE = (uint8)0U;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10940          }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10941  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10942  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10943          /* [cover parentID={C4EBA7CA-BB56-42ff-9E8C-57542DDFDE07}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10944             Setup DMA interrupt based on polling / interrupt mode
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10945             [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10946          /* Enable DMA RX complete event of DMA -
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10947              callback after every channel RX */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10948        #if(SPI_LEVEL_DELIVERED == 2U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10949          if(Spi_RuntimeCoreVar[CoreId]->AsyncMode == SPI_POLLING_MODE)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10950          {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10951            SpiDmaTCSPtr[ChnlIndex].DmaADICR.B.INTCT = SPI_DMA_DISABLE_INTR;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10952          }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10953          else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10954        #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10955          {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10956            SpiDmaTCSPtr[ChnlIndex].DmaADICR.B.INTCT = SPI_DMA_ENABLE_INTR;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10957          }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10958      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10959      else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10960      {      /* SPI_DMA_TX_CHANNEL */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10961        /* compute BACON for the channels in a JOB */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10962        lBacon = Spi_lHwSetChannelConfig(ChnlId, JobConfigPtr, ToggleCs);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10963        Spi_RuntimeKernelVar[HwId]->BaconChannelArray[ChnlIndex].U = lBacon.U;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10964  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10965        /* Configure the DMA TCS for Tx registers */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10966        SpiDmaTCSPtr[ChnlIndex].DmaADICR.U = SPI_DMA_TX_ADICR_VAL;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10967  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10968        /* Check if the default data to be transmitted */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10969        /* [cover parentID={733BDC3A-A148-4658-B0AB-70059CA5A896}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10970         Source pointer is null
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10971        [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10972        if(Spi_RuntimeCoreVar[CoreId]->                                      \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10973            ChannelBufPointers[ChnlId].SrcPtr == NULL_PTR)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10974        {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10975          /* [cover parentID={99D1F2CE-B119-4748-8645-92A7016871B2}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10976           Enable circular buffer point to default data location
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10977          [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10978          /* MISRA2012_RULE_11_4_JUSTIFICATION: The SFR needs to be programmed
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10979             with the address of the Defaultdata variable. Hence the address
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10980             is typecasted to uint32. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10981          /* MISRA2012_RULE_11_6_JUSTIFICATION: The SFR needs to be programmed
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10982             with the address of the Defaultdata variable. Hence the address
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10983             is typecasted to uint32. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10984          SpiDmaTCSPtr[ChnlIndex].DmaSADR.U = (uint32) &ChConfigPtr->Defaultdata;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10985          SpiDmaTCSPtr[ChnlIndex].DmaADICR.U = SPI_DMA_ADICR_SRC_NULL;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10986        }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10987        /* [cover parentID={98383495-689C-47cd-B91F-7BD18398DFA6}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10988         Source pointer is not null
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10989        [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10990        else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10991        {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10992          /* Point to source address */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10993          /* MISRA2012_RULE_11_4_JUSTIFICATION: The SFR needs to be programmed
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10994             with the address of the Sorce buffer. Hence the address
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10995             is typecasted to uint32. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10996          /* MISRA2012_RULE_11_6_JUSTIFICATION: The SFR needs to be programmed
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10997             with the address of the Sorce buffer. Hence the address
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10998             is typecasted to uint32. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 10999          SpiDmaTCSPtr[ChnlIndex].DmaSADR.U = \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11000          (uint32)Spi_RuntimeCoreVar[CoreId]->ChannelBufPointers[ChnlId].SrcPtr;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11001  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11002          /* Disable Circular buffer for Source */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11003          SpiDmaTCSPtr[ChnlIndex].DmaADICR.B.SCBE = (uint8)0U;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11004        }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11005      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11006  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11007      ChnlIndex++;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11008    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11009  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11010    /* Last node of the Linked list - should point to NULL */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11011    SpiDmaTCSPtr[ChnlIndex - 1U].DmaSHADR.U = (uint32)NULL_PTR;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11012  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11013    /* Last node should not have the DMA linked list enabled */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11014    SpiDmaTCSPtr[ChnlIndex - 1U].DmaADICR.B.SHCT = (uint8)0U;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11015  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11016    /* Update DMA TCS variables as per DMA data structure */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11017    DmaTCSVar.SourceAddress = SpiDmaTCSPtr[0U].DmaSADR.U;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11018    DmaTCSVar.DestAddress = SpiDmaTCSPtr[0U].DmaDADR.U;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11019    DmaTCSVar.ControlAdicr = SpiDmaTCSPtr[0U].DmaADICR.U;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11020    DmaTCSVar.ControlChcsr = SpiDmaTCSPtr[0U].DmaCHCSR.U;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11021    DmaTCSVar.Config = SpiDmaTCSPtr[0U].DmaCHCFGR.U;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11022    DmaTCSVar.ShadowConfig = SpiDmaTCSPtr[0U].DmaSHADR.U;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11023  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11024    DmaTCSVar.UpdateSourceAddress = 1U;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11025    DmaTCSVar.UpdateDestAddress = 1U;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11026    DmaTCSVar.UpdateControlChcsr = 1U;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11027    DmaTCSVar.UpdateControlAdicr = 1U;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11028    DmaTCSVar.UpdateConfig = 1U;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11029    DmaTCSVar.UpdateShadowConfig = 1U;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11030  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11031    /*
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11032     * last channel / one channel - do not update shadow channel else trap will
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11033     * occur in DMA while updating shadow register
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11034     * */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11035    /* Only 1 channel to be transmitted, so do not update shadow */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11036    if((ChnlIndex - 1U) == 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11037    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11038      DmaTCSVar.UpdateShadowConfig = 0U;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11039    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11040  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11041    /* Update DMA registers for transfer */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11042    /* MISRA2012_RULE_1_3_JUSTIFICATION: Configuration information passed to DMA
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11043     * module, variable is declared local to function.  */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11044    Dma_ChUpdate(DmaChannelNum, &DmaTCSVar, NULL_PTR);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11045  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11046    /* Enable Hardware trigger */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11047    Dma_ChEnableHardwareTrigger(DmaChannelNum);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11048  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11049  } /* End of function Spi_lSetDmaTcs */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11050  #endif /* SPI_LEVEL_DELIVERED != 0U */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11051  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11052  #if(SPI_LEVEL_DELIVERED == 2U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11053  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11054  ** Traceability     : [cover parentID={22677AA6-478D-489d-9703-8E1EF11060D0}] **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11055  ** Syntax          : static void Spi_lModMainFunction                         **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11056  **                   (                                                        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11057  **                     const uint8 Module                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11058  **                   )                                                        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11059  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11060  ** Service ID      : None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11061  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11062  ** Sync/Async      : Synchronous                                              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11063  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11064  ** Reentrancy      : Non Reentrant                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11065  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11066  ** Parameters (in) : Module - QSPI Hw module index                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11067  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11068  ** Parameters (out): None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11069  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11070  ** Return value    : None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11071  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11072  ** Description     : Performs Polling operation to propagate the state        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11073  **                   machine for Job transmission per QSPI module             **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11074  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11075  static void Spi_lModMainFunction(const uint8 Module)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11076  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11077    uint8 DmaRxCh;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11078    uint8 DmaRxChStatus= E_NOT_OK;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11079    uint32 ChannelEvent;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11080    uint8 Pt2Status = 0;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11081    /* Get core configuration */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11082    const Spi_CoreConfigType *CoreConfigPtr =                               \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11083        Spi_kGlobalConfigPtr->CoreConfigPtr[Mcal_GetCpuIndex()];
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11084  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11085    /* [cover parentID={48044264-4061-4067-A455-DDA223B6ED1C}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11086        Check if any error occured during transmission
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11087        [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11088    /* Check if any QSPi error occured */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11089    /* MISRA2012_RULE_11_5_JUSTIFICATION: QSPI base address access.
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11090       No side effects foreseen by violating this MISRA rule, as
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11091       the pointer to the object type that it is getting cast into,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11092       is a known type. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11093    /* MISRA2012_RULE_11_3_JUSTIFICATION: QSPI base address access.
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11094       No side effects foreseen by violating this MISRA rule. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11095    if((SPI_HW_MODULE[Module].STATUS.B.ERRORFLAGS & SPI_GLOBALCON1_ERROREN)    \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11096        == 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11097    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11098      /* Check if DMA RX channel is asserted */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11099      DmaRxCh = CoreConfigPtr->QSPIHwConfigPtr[Module]->DMARxChannel;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11100      ChannelEvent = Dma_GetEvents(DmaRxCh);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11101      if (((uint32)ChannelEvent & (uint32)DMA_EVENT_CH_TRANSFER_COMPLETE) ==
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11102                    (uint32)DMA_EVENT_CH_TRANSFER_COMPLETE)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11103      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11104        DmaRxChStatus = E_OK;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11105      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11106      /* [cover parentID={1F0BC9DF-90B9-43ba-9692-12BE94F85FF9}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11107      Check if DMA transfer is complete for a channel
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11108      [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11109      /* Clear status and call DMA Rx handler */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11110      if(DmaRxChStatus == E_OK)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11111      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11112        Dma_ChStatusClear(DmaRxCh, DMA_EVENT_CH_TRANSFER_COMPLETE);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11113        Spi_lIsrDmaQspiRx(Module);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11114      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11115      /* MISRA2012_RULE_11_3_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11116       * effects foreseen by violating this MISRA rule, as the pointer to
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11117       * the object type that it is getting cast into, is a known type.  */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11118      /* MISRA2012_RULE_11_5_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11119      effects foreseen by violating this MISRA rule, as the pointe
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11120      r to the object type that it is getting cast into, is a known type. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11121      Pt2Status = (uint8) (SPI_HW_MODULE[Module].STATUS.B.PT2F);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11122      if(Pt2Status == SPI_TRIGGER_ENABLE)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11123      {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11124        Spi_lQspiTriggerNextJob(Module, SPI_SID_MAINFUNCTION_HANDLING,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11125                                                   Pt2Status);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11126        /* MISRA2012_RULE_11_3_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11127         * effects foreseen by violating this MISRA rule.  */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11128        /* MISRA2012_RULE_11_5_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11129        effects foreseen by violating this MISRA rule, as the pointer
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11130        to the object type that it is getting cast into, is a known type. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11131        SPI_HW_MODULE[Module].FLAGSCLEAR.B.PT2C = 1U;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11132      }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11133    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11134    else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11135    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11136      /* Stops the current job */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11137      Spi_lErrorHandler(Module);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11138      /* Clear Error Flags */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11139      /* MISRA2012_RULE_11_5_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11140      effects foreseen by violating this MISRA rule, as the pointer
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11141      to the object type that it is getting cast into, is a known type. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11142      /* MISRA2012_RULE_11_3_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11143       * effects foreseen by violating this MISRA rule.  */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11144      SPI_HW_MODULE[Module].FLAGSCLEAR.U = (SPI_QSPI_FLAGSCLEAR_VALUE);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11145    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11146  } /* End of function Spi_lModMainFunction */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11147  #endif /* SPI_LEVEL_DELIVERED == 2U */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11148  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11149  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11150  #if(SPI_LEVEL_DELIVERED != 0U)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11151  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11152  ** Traceability     : [cover parentID={3530681A-C404-4b49-BFAB-D685D44AD01A}] **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11153  ** Syntax          : static void Spi_lDisQspiErrIntr(const uint8 Module)      **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11154  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11155  ** Service ID      : None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11156  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11157  ** Sync/Async      : Synchronous                                              **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11158  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11159  ** Reentrancy      : Reentrant for different QSPI HW                          **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11160  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11161  ** Parameters (in) : Module - QSPI Hw module index                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11162  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11163  ** Parameters (out): None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11164  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11165  ** Return value    : None                                                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11166  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11167  ** Description     : Disable QSPI error interrupts                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11168  *******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11169  static void Spi_lDisQspiErrIntr(const uint8 Module)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11170  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11171    /* MISRA2012_RULE_19_2_JUSTIFICATION: register type Definition */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11172    Ifx_QSPI_GLOBALCON1 GlobalCon1Reg;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11173  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11174    /* Disable QSPI Hw errors */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11175    /* MISRA2012_RULE_11_5_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11176    effects foreseen by violating this MISRA rule, as the pointer
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11177    to the object type that it is getting cast into, is a known type. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11178    /* MISRA2012_RULE_11_3_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11179     * effects foreseen by violating this MISRA rule.  */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11180    GlobalCon1Reg.U = SPI_HW_MODULE[Module].GLOBALCON1.U;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11181  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11182    /* Clear TXEN, RXEN, PT2EN and ERRORENS */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11183    GlobalCon1Reg.U &= ~(SPI_GLOBALCON1_INT_MASK);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11184  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11185    /* MISRA2012_RULE_11_5_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11186    effects foreseen by violating this MISRA rule, as the pointer
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11187    to the object type that it is getting cast into, is a known type. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11188    /* MISRA2012_RULE_11_3_JUSTIFICATION: QSPI base address access. No side
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11189     * effects foreseen by violating this MISRA rule.  */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11190    SPI_SFR_RUN_TIME_WRITE32(&SPI_HW_MODULE[Module]. \ 
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11191                                          GLOBALCON1.U, GlobalCon1Reg.U);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11192  } /* End of function Spi_lDisQspiErrIntr */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11193  #endif /* SPI_LEVEL_DELIVERED != 0U */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11194  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11195  #if(SPI_VERSION_INFO_API == STD_ON)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11196  /*******************************************************************************
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11197  ** Traceability     : [cover parentID={915D92BA-7839-484c-B61F-DC93CE6F874B}] **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11198  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11199  ** Syntax           : void  Spi_GetVersionInfo                                **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11200  **                    (                                                       **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11201  **                      Std_VersionInfoType *const versioninfo                **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11202  **                    )                                                       **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11203  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11204  ** Service ID       : 0x09                                                    **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11205  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11206  ** Sync/Async       : Synchronous                                             **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11207  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11208  ** Reentrancy       : Reentrant                                               **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11209  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11210  ** Parameters (in)  : none                                                    **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11211  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11212  ** Parameters (out) : versioninfo - Pointer to where to store the             **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11213  **                    version information of this module.                     **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11214  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11215  ** Return value     : none                                                    **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11216  **                                                                            **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11217  ** Description      : This function:                                          **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11218  **   - This function returns the version information of this module           **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11219  **     The version information include : Module ID, Vendor ID,                **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11220  **     Vendor specific version numbers                                        **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11221  **   - This function is available if the SPI_VERSION_INFO_API is set STD_ON   **
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11222  ******************************************************************************/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11223  void Spi_GetVersionInfo(Std_VersionInfoType *const versioninfo)
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11224  {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11225    /* [cover parentID={DF5746C4-53DB-4efd-A796-9F2AEFA1375C}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11226      Spi_GetVersionInfo
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11227    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11228    /* [cover parentID={B6458B54-CDE1-4457-95AA-BAF96859DDFC}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11229     Check if input pointer is not valid
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11230    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11231    /* [cover parentID={37F066FC-B3FC-4166-A06E-3976CF7B67FD}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11232     Input pointer is not valid
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11233    [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11234    /* [cover parentID={DCD19E67-07CD-45e9-8518-773C548AA7ED}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11235    #if ((SPI_DEV_ERROR_DETECT == STD_ON) || (SPI_SAFETY_ENABLE == STD_ON))
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11236    if((versioninfo) == (NULL_PTR))
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11237    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11238      /* [cover parentID={438EC4B6-DA36-4531-8547-39EB204C9A0D}]
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11239       Report error as SPI_E_PARAM_POINTER
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11240      [/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11241      Spi_lReportError( SPI_SID_GETVERSIONINFO,
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11242                        SPI_E_PARAM_POINTER);
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11243    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11244    else
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11245    #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11246    {
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11247      /* [cover parentID={3BDED06B-B0A6-4d89-B24A-9FB1DF3CBD51}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11248      /* SPI Module ID */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11249      ((Std_VersionInfoType*)(versioninfo))->moduleID = SPI_MODULE_ID;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11250      /* SPI vendor ID */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11251      ((Std_VersionInfoType*)(versioninfo))->vendorID = SPI_VENDOR_ID;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11252      /* Major version of SPI */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11253      ((Std_VersionInfoType*)(versioninfo))->sw_major_version =
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11254        (uint8)SPI_SW_MAJOR_VERSION;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11255      /* Minor version of SPI */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11256      ((Std_VersionInfoType*)(versioninfo))->sw_minor_version =
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11257        (uint8)SPI_SW_MINOR_VERSION;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11258      /* Patch version of SPI */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11259      ((Std_VersionInfoType*)(versioninfo))->sw_patch_version =
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11260        (uint8)SPI_SW_PATCH_VERSION;
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11261    }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11262  }
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11263  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11264  #endif
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11265  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11266  /* [cover parentID={4579FE20-92DA-4848-93DB-7AD4FD35DD50}][/cover] */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11267  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11268   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11269  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11270   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11271  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11272   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11273  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11274   * because of AS naming convention*/
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11275  #define SPI_STOP_SEC_CODE_ASIL_B_GLOBAL
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11276  /* MISRA2012_RULE_4_10_JUSTIFICATION: Spi_Memmap.h is repeatedly included
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11277   * without include guard. This is as per AUTOSAR */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11278  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11279   * guideline. */
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11280  #include "Spi_MemMap.h"
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11281  
; ..\Mcal\Tricore\Spi\ssc\src\Spi.c	 11282  /* End Of File */

	; Module end
