# MIPS Single Cycle Processor ![CI status](https://img.shields.io/badge/build-passing-brightgreen.svg)

MIPS Single Cycle Processor is a simple processor developed in Verilog for course Computer Architecture and Organization

## Installation

### Requirements
* Quartus ( Any version )
* Altera FPGA with Cyclone IV ( Optional )

## Usage

Open Quartus
Open project with file Processador.qpf
Set file FX.v as topfile
Compile and test

## Contributing
Pull requests are welcome. For major changes, please open an issue first to discuss what you would like to change.

Please make sure to update tests as appropriate.
