module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  output id_2;
  input id_1;
  id_4 id_5 (
      .id_1(id_3),
      .id_1(id_2)
  );
  assign id_5 = id_3;
  id_6 id_7 (
      .id_5(id_3),
      .id_3(id_1),
      .id_2(id_5)
  );
  id_8 id_9 (
      .id_10(id_7),
      .id_7 (id_5)
  );
  id_11 id_12 (
      .id_1(1),
      .id_3(id_2),
      .id_9(id_2),
      .id_7(id_7)
  );
  id_13 id_14 (
      .id_12(id_5),
      .id_15(id_2),
      .id_1 (id_3),
      .id_10(id_5),
      .id_12(id_1[id_10])
  );
  id_16 id_17 (
      .id_10(id_15),
      .id_1 (id_10)
  );
  id_18 id_19 (
      .id_5(id_1),
      .id_9(id_10)
  );
  logic id_20;
endmodule
