# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec  9 2020 17:33:20

# File Generated:     Mar 13 2025 09:41:54

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40LP8K
Derating factors (Best:Typical:Worst) :-  ( 0.654293 : 0.85 : 1.03369 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for top|CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (top|CLK:R vs. top|CLK:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: RST_N
			6.1.2::Path details for port: SELDYN
			6.1.3::Path details for port: SELSTAT
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: signal_out
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: RST_N
			6.4.2::Path details for port: SELDYN
			6.4.3::Path details for port: SELSTAT
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: signal_out
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: top|CLK  | Frequency: 452.06 MHz  | Target: 255.10 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
top|CLK       top|CLK        3920             1708        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  
RST_N      CLK         4038         top|CLK:R              
SELDYN     CLK         2994         top|CLK:R              
SELSTAT    CLK         2157         top|CLK:R              


                       3.2::Clock to Out
                       -----------------

Data Port   Clock Port  Clock to Out  Clock Reference:Phase  
----------  ----------  ------------  ---------------------  
signal_out  CLK         13268         top|CLK:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  
RST_N      CLK         -3046       top|CLK:R              
SELDYN     CLK         -120        top|CLK:R              
SELSTAT    CLK         996         top|CLK:R              


               3.5::Minimum Clock to Out
               -------------------------

Data Port   Clock Port  Minimum Clock to Out  Clock Reference:Phase  
----------  ----------  --------------------  ---------------------  
signal_out  CLK         12660                 top|CLK:R              


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for top|CLK
*************************************
Clock: top|CLK
Frequency: 452.06 MHz | Target: 255.10 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_12_LC_3_13_1/lcout
Path End         : generator_inst1.REGSTAT_13_LC_3_14_6/in2
Capture Clock    : generator_inst1.REGSTAT_13_LC_3_14_6/clk
Setup Constraint : 3920p
Path slack       : 1708p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -548
----------------------------------------   ---- 
End-of-path required time (ps)             7309

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__395/I                                          ClkMux                         0              3482  RISE       1
I__395/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_12_LC_3_13_1/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_12_LC_3_13_1/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1708  RISE       1
I__275/I                                    LocalMux                       0              4733   1708  RISE       1
I__275/O                                    LocalMux                     486              5219   1708  RISE       1
I__276/I                                    InMux                          0              5219   1708  RISE       1
I__276/O                                    InMux                        382              5601   1708  RISE       1
I__277/I                                    CascadeMux                     0              5601   1708  RISE       1
I__277/O                                    CascadeMux                     0              5601   1708  RISE       1
generator_inst1.REGSTAT_13_LC_3_14_6/in2    LogicCell40_SEQ_MODE_1010      0              5601   1708  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__392/I                                          ClkMux                         0              3482  RISE       1
I__392/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_13_LC_3_14_6/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (top|CLK:R vs. top|CLK:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_12_LC_3_13_1/lcout
Path End         : generator_inst1.REGSTAT_13_LC_3_14_6/in2
Capture Clock    : generator_inst1.REGSTAT_13_LC_3_14_6/clk
Setup Constraint : 3920p
Path slack       : 1708p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -548
----------------------------------------   ---- 
End-of-path required time (ps)             7309

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__395/I                                          ClkMux                         0              3482  RISE       1
I__395/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_12_LC_3_13_1/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_12_LC_3_13_1/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1708  RISE       1
I__275/I                                    LocalMux                       0              4733   1708  RISE       1
I__275/O                                    LocalMux                     486              5219   1708  RISE       1
I__276/I                                    InMux                          0              5219   1708  RISE       1
I__276/O                                    InMux                        382              5601   1708  RISE       1
I__277/I                                    CascadeMux                     0              5601   1708  RISE       1
I__277/O                                    CascadeMux                     0              5601   1708  RISE       1
generator_inst1.REGSTAT_13_LC_3_14_6/in2    LogicCell40_SEQ_MODE_1010      0              5601   1708  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__392/I                                          ClkMux                         0              3482  RISE       1
I__392/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_13_LC_3_14_6/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: RST_N     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : RST_N
Clock Port        : CLK
Clock Reference   : top|CLK:R
Setup Time        : 4038


Data Path Delay                7975
+ Setup Time                      0
- Capture Clock Path Delay    -3937
---------------------------- ------
Setup to Clock                 4038

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
RST_N                                          top                        0      0                  RISE  1       
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                     0      0                  RISE  1       
RST_N_ibuf_iopad/DOUT                          IO_PAD                     760    760                RISE  1       
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001     0      760                RISE  1       
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001     910    1670               RISE  1       
I__142/I                                       Odrv4                      0      1670               RISE  1       
I__142/O                                       Odrv4                      517    2186               RISE  1       
I__143/I                                       Span4Mux_v                 0      2186               RISE  1       
I__143/O                                       Span4Mux_v                 517    2703               RISE  1       
I__144/I                                       LocalMux                   0      2703               RISE  1       
I__144/O                                       LocalMux                   486    3189               RISE  1       
I__145/I                                       InMux                      0      3189               RISE  1       
I__145/O                                       InMux                      382    3572               RISE  1       
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000  0      3572               RISE  1       
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000  465    4037               RISE  1       
I__137/I                                       Odrv4                      0      4037               RISE  1       
I__137/O                                       Odrv4                      517    4554               RISE  1       
I__138/I                                       Span4Mux_v                 0      4554               RISE  1       
I__138/O                                       Span4Mux_v                 517    5070               RISE  1       
I__139/I                                       Span4Mux_s0_h              0      5070               RISE  1       
I__139/O                                       Span4Mux_s0_h              217    5288               RISE  1       
I__140/I                                       LocalMux                   0      5288               RISE  1       
I__140/O                                       LocalMux                   486    5773               RISE  1       
I__141/I                                       IoInMux                    0      5773               RISE  1       
I__141/O                                       IoInMux                    382    6156               RISE  1       
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      6156               RISE  1       
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                     910    7066               RISE  106     
I__344/I                                       gio2CtrlBuf                0      7066               RISE  1       
I__344/O                                       gio2CtrlBuf                0      7066               RISE  1       
I__345/I                                       GlobalMux                  0      7066               RISE  1       
I__345/O                                       GlobalMux                  227    7293               RISE  1       
I__346/I                                       SRMux                      0      7293               RISE  1       
I__346/O                                       SRMux                      682    7975               RISE  1       
generator_inst1.REGSTAT_27_LC_2_16_7/sr        LogicCell40_SEQ_MODE_1010  0      7975               RISE  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               top                        0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__379/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__379/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__380/I                                          GlobalMux                  0      3255               RISE  1       
I__380/O                                          GlobalMux                  227    3482               RISE  1       
I__382/I                                          ClkMux                     0      3482               RISE  1       
I__382/O                                          ClkMux                     455    3937               RISE  1       
generator_inst1.REGSTAT_27_LC_2_16_7/clk          LogicCell40_SEQ_MODE_1010  0      3937               RISE  1       

6.1.2::Path details for port: SELDYN    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : SELDYN
Clock Port        : CLK
Clock Reference   : top|CLK:R
Setup Time        : 2994


Data Path Delay                6931
+ Setup Time                      0
- Capture Clock Path Delay    -3937
---------------------------- ------
Setup to Clock                 2994

Data Path
pin name                                               model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SELDYN                                                 top                        0      0                  RISE  1       
SELDYN_ibuf_iopad/PACKAGEPIN:in                        IO_PAD                     0      0                  RISE  1       
SELDYN_ibuf_iopad/DOUT                                 IO_PAD                     760    760                RISE  1       
SELDYN_ibuf_preio/PADIN                                PRE_IO_PIN_TYPE_000001     0      760                RISE  1       
SELDYN_ibuf_preio/DIN0                                 PRE_IO_PIN_TYPE_000001     910    1670               RISE  1       
I__168/I                                               Odrv4                      0      1670               RISE  1       
I__168/O                                               Odrv4                      517    2186               RISE  1       
I__169/I                                               Span4Mux_v                 0      2186               RISE  1       
I__169/O                                               Span4Mux_v                 517    2703               RISE  1       
I__170/I                                               LocalMux                   0      2703               RISE  1       
I__170/O                                               LocalMux                   486    3189               RISE  1       
I__172/I                                               InMux                      0      3189               RISE  1       
I__172/O                                               InMux                      382    3572               RISE  1       
generator_inst1.REGDYN7_LC_1_17_5/in3                  LogicCell40_SEQ_MODE_0000  0      3572               RISE  1       
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000  465    4037               RISE  1       
I__166/I                                               LocalMux                   0      4037               RISE  1       
I__166/O                                               LocalMux                   486    4523               RISE  1       
I__167/I                                               IoInMux                    0      4523               RISE  1       
I__167/O                                               IoInMux                    382    4905               RISE  1       
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      4905               RISE  1       
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                     910    5815               RISE  88      
I__363/I                                               gio2CtrlBuf                0      5815               RISE  1       
I__363/O                                               gio2CtrlBuf                0      5815               RISE  1       
I__364/I                                               GlobalMux                  0      5815               RISE  1       
I__364/O                                               GlobalMux                  227    6042               RISE  1       
I__365/I                                               CEMux                      0      6042               RISE  1       
I__365/O                                               CEMux                      889    6931               RISE  1       
generator_inst1.REGSTAT_21_LC_1_15_7/ce                LogicCell40_SEQ_MODE_1011  0      6931               RISE  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               top                        0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__379/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__379/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__380/I                                          GlobalMux                  0      3255               RISE  1       
I__380/O                                          GlobalMux                  227    3482               RISE  1       
I__381/I                                          ClkMux                     0      3482               RISE  1       
I__381/O                                          ClkMux                     455    3937               RISE  1       
generator_inst1.REGSTAT_21_LC_1_15_7/clk          LogicCell40_SEQ_MODE_1011  0      3937               RISE  1       

6.1.3::Path details for port: SELSTAT   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : SELSTAT
Clock Port        : CLK
Clock Reference   : top|CLK:R
Setup Time        : 2157


Data Path Delay                6094
+ Setup Time                      0
- Capture Clock Path Delay    -3937
---------------------------- ------
Setup to Clock                 2157

Data Path
pin name                                               model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SELSTAT                                                top                        0      0                  RISE  1       
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                     0      0                  RISE  1       
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                     760    760                RISE  1       
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001     0      760                RISE  1       
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001     910    1670               RISE  1       
I__182/I                                               LocalMux                   0      1670               RISE  1       
I__182/O                                               LocalMux                   486    2155               RISE  1       
I__184/I                                               InMux                      0      2155               RISE  1       
I__184/O                                               InMux                      382    2538               RISE  1       
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000  0      2538               RISE  1       
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000  662    3200               RISE  1       
I__166/I                                               LocalMux                   0      3200               RISE  1       
I__166/O                                               LocalMux                   486    3685               RISE  1       
I__167/I                                               IoInMux                    0      3685               RISE  1       
I__167/O                                               IoInMux                    382    4068               RISE  1       
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      4068               RISE  1       
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                     910    4977               RISE  88      
I__363/I                                               gio2CtrlBuf                0      4977               RISE  1       
I__363/O                                               gio2CtrlBuf                0      4977               RISE  1       
I__364/I                                               GlobalMux                  0      4977               RISE  1       
I__364/O                                               GlobalMux                  227    5205               RISE  1       
I__365/I                                               CEMux                      0      5205               RISE  1       
I__365/O                                               CEMux                      889    6094               RISE  1       
generator_inst1.REGSTAT_21_LC_1_15_7/ce                LogicCell40_SEQ_MODE_1011  0      6094               RISE  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               top                        0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__379/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__379/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__380/I                                          GlobalMux                  0      3255               RISE  1       
I__380/O                                          GlobalMux                  227    3482               RISE  1       
I__381/I                                          ClkMux                     0      3482               RISE  1       
I__381/O                                          ClkMux                     455    3937               RISE  1       
generator_inst1.REGSTAT_21_LC_1_15_7/clk          LogicCell40_SEQ_MODE_1011  0      3937               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: signal_out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : signal_out
Clock Port         : CLK
Clock Reference    : top|CLK:R
Clock to Out Delay : 13268


Launch Clock Path Delay        3937
+ Clock To Q Delay              796
+ Data Path Delay              8535
---------------------------- ------
Clock To Out Delay            13268

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               top                        0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__379/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__379/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__380/I                                          GlobalMux                  0      3255               RISE  1       
I__380/O                                          GlobalMux                  227    3482               RISE  1       
I__390/I                                          ClkMux                     0      3482               RISE  1       
I__390/O                                          ClkMux                     455    3937               RISE  1       
receptor_inst1.signal_out_LC_1_12_1/clk           LogicCell40_SEQ_MODE_1010  0      3937               RISE  1       

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
receptor_inst1.signal_out_LC_1_12_1/lcout  LogicCell40_SEQ_MODE_1010  796    4733               FALL  1       
I__129/I                                   Odrv4                      0      4733               FALL  1       
I__129/O                                   Odrv4                      548    5281               FALL  1       
I__130/I                                   IoSpan4Mux                 0      5281               FALL  1       
I__130/O                                   IoSpan4Mux                 475    5756               FALL  1       
I__131/I                                   IoSpan4Mux                 0      5756               FALL  1       
I__131/O                                   IoSpan4Mux                 475    6232               FALL  1       
I__132/I                                   IoSpan4Mux                 0      6232               FALL  1       
I__132/O                                   IoSpan4Mux                 475    6707               FALL  1       
I__133/I                                   LocalMux                   0      6707               FALL  1       
I__133/O                                   LocalMux                   455    7162               FALL  1       
I__134/I                                   IoInMux                    0      7162               FALL  1       
I__134/O                                   IoInMux                    320    7483               FALL  1       
signal_out_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      7483               FALL  1       
signal_out_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     3297   10780              FALL  1       
signal_out_obuf_iopad/DIN                  IO_PAD                     0      10780              FALL  1       
signal_out_obuf_iopad/PACKAGEPIN:out       IO_PAD                     2488   13268              FALL  1       
signal_out                                 top                        0      13268              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: RST_N     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : RST_N
Clock Port        : CLK
Clock Reference   : top|CLK:R
Hold Time         : -3046


Capture Clock Path Delay       3937
+ Hold  Time                      0
- Data Path Delay             -6983
---------------------------- ------
Hold Time                     -3046

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
RST_N                                          top                        0      0                  FALL  1       
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                     0      0                  FALL  1       
RST_N_ibuf_iopad/DOUT                          IO_PAD                     460    460                FALL  1       
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001     682    1142               FALL  1       
I__142/I                                       Odrv4                      0      1142               FALL  1       
I__142/O                                       Odrv4                      548    1690               FALL  1       
I__143/I                                       Span4Mux_v                 0      1690               FALL  1       
I__143/O                                       Span4Mux_v                 548    2238               FALL  1       
I__144/I                                       LocalMux                   0      2238               FALL  1       
I__144/O                                       LocalMux                   455    2693               FALL  1       
I__145/I                                       InMux                      0      2693               FALL  1       
I__145/O                                       InMux                      320    3013               FALL  1       
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000  0      3013               FALL  1       
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000  424    3437               FALL  1       
I__137/I                                       Odrv4                      0      3437               FALL  1       
I__137/O                                       Odrv4                      548    3985               FALL  1       
I__138/I                                       Span4Mux_v                 0      3985               FALL  1       
I__138/O                                       Span4Mux_v                 548    4533               FALL  1       
I__139/I                                       Span4Mux_s0_h              0      4533               FALL  1       
I__139/O                                       Span4Mux_s0_h              207    4739               FALL  1       
I__140/I                                       LocalMux                   0      4739               FALL  1       
I__140/O                                       LocalMux                   455    5194               FALL  1       
I__141/I                                       IoInMux                    0      5194               FALL  1       
I__141/O                                       IoInMux                    320    5515               FALL  1       
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      5515               FALL  1       
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                     827    6342               FALL  106     
I__344/I                                       gio2CtrlBuf                0      6342               FALL  1       
I__344/O                                       gio2CtrlBuf                0      6342               FALL  1       
I__345/I                                       GlobalMux                  0      6342               FALL  1       
I__345/O                                       GlobalMux                  114    6455               FALL  1       
I__346/I                                       SRMux                      0      6455               FALL  1       
I__346/O                                       SRMux                      527    6983               FALL  1       
generator_inst1.REGSTAT_27_LC_2_16_7/sr        LogicCell40_SEQ_MODE_1010  0      6983               FALL  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               top                        0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__379/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__379/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__380/I                                          GlobalMux                  0      3255               RISE  1       
I__380/O                                          GlobalMux                  227    3482               RISE  1       
I__382/I                                          ClkMux                     0      3482               RISE  1       
I__382/O                                          ClkMux                     455    3937               RISE  1       
generator_inst1.REGSTAT_27_LC_2_16_7/clk          LogicCell40_SEQ_MODE_1010  0      3937               RISE  1       

6.4.2::Path details for port: SELDYN    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : SELDYN
Clock Port        : CLK
Clock Reference   : top|CLK:R
Hold Time         : -120


Capture Clock Path Delay       3937
+ Hold  Time                      0
- Data Path Delay             -4057
---------------------------- ------
Hold Time                      -120

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
SELDYN                                 top                        0      0                  FALL  1       
SELDYN_ibuf_iopad/PACKAGEPIN:in        IO_PAD                     0      0                  FALL  1       
SELDYN_ibuf_iopad/DOUT                 IO_PAD                     460    460                FALL  1       
SELDYN_ibuf_preio/PADIN                PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
SELDYN_ibuf_preio/DIN0                 PRE_IO_PIN_TYPE_000001     682    1142               FALL  1       
I__168/I                               Odrv4                      0      1142               FALL  1       
I__168/O                               Odrv4                      548    1690               FALL  1       
I__169/I                               Span4Mux_v                 0      1690               FALL  1       
I__169/O                               Span4Mux_v                 548    2238               FALL  1       
I__171/I                               Span4Mux_v                 0      2238               FALL  1       
I__171/O                               Span4Mux_v                 548    2786               FALL  1       
I__173/I                               LocalMux                   0      2786               FALL  1       
I__173/O                               LocalMux                   455    3241               FALL  1       
I__175/I                               CEMux                      0      3241               FALL  1       
I__175/O                               CEMux                      817    4057               FALL  1       
generator_inst1.REGDYN_0_LC_1_14_7/ce  LogicCell40_SEQ_MODE_1011  0      4057               FALL  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               top                        0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__379/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__379/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__380/I                                          GlobalMux                  0      3255               RISE  1       
I__380/O                                          GlobalMux                  227    3482               RISE  1       
I__383/I                                          ClkMux                     0      3482               RISE  1       
I__383/O                                          ClkMux                     455    3937               RISE  1       
generator_inst1.REGDYN_0_LC_1_14_7/clk            LogicCell40_SEQ_MODE_1011  0      3937               RISE  1       

6.4.3::Path details for port: SELSTAT   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : SELSTAT
Clock Port        : CLK
Clock Reference   : top|CLK:R
Hold Time         : 996


Capture Clock Path Delay       3937
+ Hold  Time                      0
- Data Path Delay             -2941
---------------------------- ------
Hold Time                       996

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
SELSTAT                                   top                        0      0                  FALL  1       
SELSTAT_ibuf_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  FALL  1       
SELSTAT_ibuf_iopad/DOUT                   IO_PAD                     460    460                FALL  1       
SELSTAT_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
SELSTAT_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001     682    1142               FALL  1       
I__183/I                                  Odrv4                      0      1142               FALL  1       
I__183/O                                  Odrv4                      548    1690               FALL  1       
I__185/I                                  IoSpan4Mux                 0      1690               FALL  1       
I__185/O                                  IoSpan4Mux                 475    2166               FALL  1       
I__186/I                                  LocalMux                   0      2166               FALL  1       
I__186/O                                  LocalMux                   455    2620               FALL  1       
I__187/I                                  InMux                      0      2620               FALL  1       
I__187/O                                  InMux                      320    2941               FALL  1       
generator_inst1.signal_out_LC_1_12_0/in0  LogicCell40_SEQ_MODE_1010  0      2941               FALL  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               top                        0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__379/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__379/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__380/I                                          GlobalMux                  0      3255               RISE  1       
I__380/O                                          GlobalMux                  227    3482               RISE  1       
I__390/I                                          ClkMux                     0      3482               RISE  1       
I__390/O                                          ClkMux                     455    3937               RISE  1       
generator_inst1.signal_out_LC_1_12_0/clk          LogicCell40_SEQ_MODE_1010  0      3937               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: signal_out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : signal_out
Clock Port         : CLK
Clock Reference    : top|CLK:R
Clock to Out Delay : 12660


Launch Clock Path Delay        3937
+ Clock To Q Delay              796
+ Data Path Delay              7927
---------------------------- ------
Clock To Out Delay            12660

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               top                        0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__379/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__379/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__380/I                                          GlobalMux                  0      3255               RISE  1       
I__380/O                                          GlobalMux                  227    3482               RISE  1       
I__390/I                                          ClkMux                     0      3482               RISE  1       
I__390/O                                          ClkMux                     455    3937               RISE  1       
receptor_inst1.signal_out_LC_1_12_1/clk           LogicCell40_SEQ_MODE_1010  0      3937               RISE  1       

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
receptor_inst1.signal_out_LC_1_12_1/lcout  LogicCell40_SEQ_MODE_1010  796    4733               RISE  1       
I__129/I                                   Odrv4                      0      4733               RISE  1       
I__129/O                                   Odrv4                      517    5250               RISE  1       
I__130/I                                   IoSpan4Mux                 0      5250               RISE  1       
I__130/O                                   IoSpan4Mux                 424    5674               RISE  1       
I__131/I                                   IoSpan4Mux                 0      5674               RISE  1       
I__131/O                                   IoSpan4Mux                 424    6097               RISE  1       
I__132/I                                   IoSpan4Mux                 0      6097               RISE  1       
I__132/O                                   IoSpan4Mux                 424    6521               RISE  1       
I__133/I                                   LocalMux                   0      6521               RISE  1       
I__133/O                                   LocalMux                   486    7007               RISE  1       
I__134/I                                   IoInMux                    0      7007               RISE  1       
I__134/O                                   IoInMux                    382    7390               RISE  1       
signal_out_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      7390               RISE  1       
signal_out_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2956   10346              RISE  1       
signal_out_obuf_iopad/DIN                  IO_PAD                     0      10346              RISE  1       
signal_out_obuf_iopad/PACKAGEPIN:out       IO_PAD                     2314   12660              RISE  1       
signal_out                                 top                        0      12660              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_12_LC_3_13_1/lcout
Path End         : generator_inst1.REGSTAT_13_LC_3_14_6/in2
Capture Clock    : generator_inst1.REGSTAT_13_LC_3_14_6/clk
Setup Constraint : 3920p
Path slack       : 1708p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -548
----------------------------------------   ---- 
End-of-path required time (ps)             7309

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__395/I                                          ClkMux                         0              3482  RISE       1
I__395/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_12_LC_3_13_1/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_12_LC_3_13_1/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1708  RISE       1
I__275/I                                    LocalMux                       0              4733   1708  RISE       1
I__275/O                                    LocalMux                     486              5219   1708  RISE       1
I__276/I                                    InMux                          0              5219   1708  RISE       1
I__276/O                                    InMux                        382              5601   1708  RISE       1
I__277/I                                    CascadeMux                     0              5601   1708  RISE       1
I__277/O                                    CascadeMux                     0              5601   1708  RISE       1
generator_inst1.REGSTAT_13_LC_3_14_6/in2    LogicCell40_SEQ_MODE_1010      0              5601   1708  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__392/I                                          ClkMux                         0              3482  RISE       1
I__392/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_13_LC_3_14_6/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_15_LC_2_14_1/lcout
Path End         : generator_inst1.REGSTAT_16_LC_2_15_4/in2
Capture Clock    : generator_inst1.REGSTAT_16_LC_2_15_4/clk
Setup Constraint : 3920p
Path slack       : 1708p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -548
----------------------------------------   ---- 
End-of-path required time (ps)             7309

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__387/I                                          ClkMux                         0              3482  RISE       1
I__387/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_15_LC_2_14_1/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_15_LC_2_14_1/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1708  RISE       1
I__250/I                                    LocalMux                       0              4733   1708  RISE       1
I__250/O                                    LocalMux                     486              5219   1708  RISE       1
I__251/I                                    InMux                          0              5219   1708  RISE       1
I__251/O                                    InMux                        382              5601   1708  RISE       1
I__252/I                                    CascadeMux                     0              5601   1708  RISE       1
I__252/O                                    CascadeMux                     0              5601   1708  RISE       1
generator_inst1.REGSTAT_16_LC_2_15_4/in2    LogicCell40_SEQ_MODE_1011      0              5601   1708  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__384/I                                          ClkMux                         0              3482  RISE       1
I__384/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_16_LC_2_15_4/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGDYN_15_LC_1_13_5/lcout
Path End         : generator_inst1.signal_out_LC_1_12_0/in2
Capture Clock    : generator_inst1.signal_out_LC_1_12_0/clk
Setup Constraint : 3920p
Path slack       : 1708p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -548
----------------------------------------   ---- 
End-of-path required time (ps)             7309

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__386/I                                          ClkMux                         0              3482  RISE       1
I__386/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_15_LC_1_13_5/clk           LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGDYN_15_LC_1_13_5/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1708  RISE       1
I__118/I                                   LocalMux                       0              4733   1708  RISE       1
I__118/O                                   LocalMux                     486              5219   1708  RISE       1
I__119/I                                   InMux                          0              5219   1708  RISE       1
I__119/O                                   InMux                        382              5601   1708  RISE       1
I__120/I                                   CascadeMux                     0              5601   1708  RISE       1
I__120/O                                   CascadeMux                     0              5601   1708  RISE       1
generator_inst1.signal_out_LC_1_12_0/in2   LogicCell40_SEQ_MODE_1010      0              5601   1708  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__390/I                                          ClkMux                         0              3482  RISE       1
I__390/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.signal_out_LC_1_12_0/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_35_LC_4_16_6/lcout
Path End         : generator_inst1.REGSTAT_36_LC_4_15_2/in3
Capture Clock    : generator_inst1.REGSTAT_36_LC_4_15_2/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__389/I                                          ClkMux                         0              3482  RISE       1
I__389/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_35_LC_4_16_6/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_35_LC_4_16_6/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1853  RISE       1
I__398/I                                    LocalMux                       0              4733   1853  RISE       1
I__398/O                                    LocalMux                     486              5219   1853  RISE       1
I__399/I                                    InMux                          0              5219   1853  RISE       1
I__399/O                                    InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_36_LC_4_15_2/in3    LogicCell40_SEQ_MODE_1011      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__393/I                                          ClkMux                         0              3482  RISE       1
I__393/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_36_LC_4_15_2/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_41_LC_4_16_5/lcout
Path End         : generator_inst1.REGSTAT_42_LC_4_16_2/in3
Capture Clock    : generator_inst1.REGSTAT_42_LC_4_16_2/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__389/I                                          ClkMux                         0              3482  RISE       1
I__389/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_41_LC_4_16_5/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_41_LC_4_16_5/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1853  RISE       1
I__402/I                                    LocalMux                       0              4733   1853  RISE       1
I__402/O                                    LocalMux                     486              5219   1853  RISE       1
I__403/I                                    InMux                          0              5219   1853  RISE       1
I__403/O                                    InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_42_LC_4_16_2/in3    LogicCell40_SEQ_MODE_1011      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__389/I                                          ClkMux                         0              3482  RISE       1
I__389/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_42_LC_4_16_2/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_40_LC_4_16_4/lcout
Path End         : generator_inst1.REGSTAT_41_LC_4_16_5/in3
Capture Clock    : generator_inst1.REGSTAT_41_LC_4_16_5/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__389/I                                          ClkMux                         0              3482  RISE       1
I__389/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_40_LC_4_16_4/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_40_LC_4_16_4/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1853  RISE       1
I__404/I                                    LocalMux                       0              4733   1853  RISE       1
I__404/O                                    LocalMux                     486              5219   1853  RISE       1
I__405/I                                    InMux                          0              5219   1853  RISE       1
I__405/O                                    InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_41_LC_4_16_5/in3    LogicCell40_SEQ_MODE_1010      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__389/I                                          ClkMux                         0              3482  RISE       1
I__389/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_41_LC_4_16_5/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_42_LC_4_16_2/lcout
Path End         : generator_inst1.REGSTAT_43_LC_3_16_1/in3
Capture Clock    : generator_inst1.REGSTAT_43_LC_3_16_1/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__389/I                                          ClkMux                         0              3482  RISE       1
I__389/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_42_LC_4_16_2/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_42_LC_4_16_2/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1853  RISE       1
I__408/I                                    LocalMux                       0              4733   1853  RISE       1
I__408/O                                    LocalMux                     486              5219   1853  RISE       1
I__409/I                                    InMux                          0              5219   1853  RISE       1
I__409/O                                    InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_43_LC_3_16_1/in3    LogicCell40_SEQ_MODE_1011      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__385/I                                          ClkMux                         0              3482  RISE       1
I__385/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_43_LC_3_16_1/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_39_LC_4_16_0/lcout
Path End         : generator_inst1.REGSTAT_40_LC_4_16_4/in3
Capture Clock    : generator_inst1.REGSTAT_40_LC_4_16_4/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__389/I                                          ClkMux                         0              3482  RISE       1
I__389/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_39_LC_4_16_0/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_39_LC_4_16_0/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1853  RISE       1
I__406/I                                    LocalMux                       0              4733   1853  RISE       1
I__406/O                                    LocalMux                     486              5219   1853  RISE       1
I__407/I                                    InMux                          0              5219   1853  RISE       1
I__407/O                                    InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_40_LC_4_16_4/in3    LogicCell40_SEQ_MODE_1010      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__389/I                                          ClkMux                         0              3482  RISE       1
I__389/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_40_LC_4_16_4/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_37_LC_4_15_7/lcout
Path End         : generator_inst1.REGSTAT_38_LC_4_15_4/in3
Capture Clock    : generator_inst1.REGSTAT_38_LC_4_15_4/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__393/I                                          ClkMux                         0              3482  RISE       1
I__393/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_37_LC_4_15_7/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_37_LC_4_15_7/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1853  RISE       1
I__412/I                                    LocalMux                       0              4733   1853  RISE       1
I__412/O                                    LocalMux                     486              5219   1853  RISE       1
I__413/I                                    InMux                          0              5219   1853  RISE       1
I__413/O                                    InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_38_LC_4_15_4/in3    LogicCell40_SEQ_MODE_1011      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__393/I                                          ClkMux                         0              3482  RISE       1
I__393/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_38_LC_4_15_4/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_59_LC_4_15_6/lcout
Path End         : generator_inst1.REGSTAT_60_LC_3_14_3/in3
Capture Clock    : generator_inst1.REGSTAT_60_LC_3_14_3/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__393/I                                          ClkMux                         0              3482  RISE       1
I__393/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_59_LC_4_15_6/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_59_LC_4_15_6/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1853  RISE       1
I__416/I                                    LocalMux                       0              4733   1853  RISE       1
I__416/O                                    LocalMux                     486              5219   1853  RISE       1
I__417/I                                    InMux                          0              5219   1853  RISE       1
I__417/O                                    InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_60_LC_3_14_3/in3    LogicCell40_SEQ_MODE_1011      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__392/I                                          ClkMux                         0              3482  RISE       1
I__392/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_60_LC_3_14_3/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_58_LC_4_15_5/lcout
Path End         : generator_inst1.REGSTAT_59_LC_4_15_6/in3
Capture Clock    : generator_inst1.REGSTAT_59_LC_4_15_6/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__393/I                                          ClkMux                         0              3482  RISE       1
I__393/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_58_LC_4_15_5/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_58_LC_4_15_5/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1853  RISE       1
I__418/I                                    LocalMux                       0              4733   1853  RISE       1
I__418/O                                    LocalMux                     486              5219   1853  RISE       1
I__419/I                                    InMux                          0              5219   1853  RISE       1
I__419/O                                    InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_59_LC_4_15_6/in3    LogicCell40_SEQ_MODE_1011      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__393/I                                          ClkMux                         0              3482  RISE       1
I__393/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_59_LC_4_15_6/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_38_LC_4_15_4/lcout
Path End         : generator_inst1.REGSTAT_39_LC_4_16_0/in3
Capture Clock    : generator_inst1.REGSTAT_39_LC_4_16_0/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__393/I                                          ClkMux                         0              3482  RISE       1
I__393/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_38_LC_4_15_4/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_38_LC_4_15_4/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1853  RISE       1
I__410/I                                    LocalMux                       0              4733   1853  RISE       1
I__410/O                                    LocalMux                     486              5219   1853  RISE       1
I__411/I                                    InMux                          0              5219   1853  RISE       1
I__411/O                                    InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_39_LC_4_16_0/in3    LogicCell40_SEQ_MODE_1011      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__389/I                                          ClkMux                         0              3482  RISE       1
I__389/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_39_LC_4_16_0/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_36_LC_4_15_2/lcout
Path End         : generator_inst1.REGSTAT_37_LC_4_15_7/in3
Capture Clock    : generator_inst1.REGSTAT_37_LC_4_15_7/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__393/I                                          ClkMux                         0              3482  RISE       1
I__393/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_36_LC_4_15_2/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_36_LC_4_15_2/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1853  RISE       1
I__414/I                                    LocalMux                       0              4733   1853  RISE       1
I__414/O                                    LocalMux                     486              5219   1853  RISE       1
I__415/I                                    InMux                          0              5219   1853  RISE       1
I__415/O                                    InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_37_LC_4_15_7/in3    LogicCell40_SEQ_MODE_1010      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__393/I                                          ClkMux                         0              3482  RISE       1
I__393/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_37_LC_4_15_7/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_57_LC_4_15_1/lcout
Path End         : generator_inst1.REGSTAT_58_LC_4_15_5/in3
Capture Clock    : generator_inst1.REGSTAT_58_LC_4_15_5/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__393/I                                          ClkMux                         0              3482  RISE       1
I__393/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_57_LC_4_15_1/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_57_LC_4_15_1/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1853  RISE       1
I__420/I                                    LocalMux                       0              4733   1853  RISE       1
I__420/O                                    LocalMux                     486              5219   1853  RISE       1
I__421/I                                    InMux                          0              5219   1853  RISE       1
I__421/O                                    InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_58_LC_4_15_5/in3    LogicCell40_SEQ_MODE_1010      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__393/I                                          ClkMux                         0              3482  RISE       1
I__393/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_58_LC_4_15_5/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_56_LC_4_15_0/lcout
Path End         : generator_inst1.REGSTAT_57_LC_4_15_1/in3
Capture Clock    : generator_inst1.REGSTAT_57_LC_4_15_1/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__393/I                                          ClkMux                         0              3482  RISE       1
I__393/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_56_LC_4_15_0/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_56_LC_4_15_0/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1853  RISE       1
I__328/I                                    LocalMux                       0              4733   1853  RISE       1
I__328/O                                    LocalMux                     486              5219   1853  RISE       1
I__329/I                                    InMux                          0              5219   1853  RISE       1
I__329/O                                    InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_57_LC_4_15_1/in3    LogicCell40_SEQ_MODE_1010      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__393/I                                          ClkMux                         0              3482  RISE       1
I__393/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_57_LC_4_15_1/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_68_LC_4_14_6/lcout
Path End         : generator_inst1.REGSTAT_69_LC_4_14_3/in3
Capture Clock    : generator_inst1.REGSTAT_69_LC_4_14_3/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__396/I                                          ClkMux                         0              3482  RISE       1
I__396/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_68_LC_4_14_6/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_68_LC_4_14_6/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1853  RISE       1
I__332/I                                    LocalMux                       0              4733   1853  RISE       1
I__332/O                                    LocalMux                     486              5219   1853  RISE       1
I__333/I                                    InMux                          0              5219   1853  RISE       1
I__333/O                                    InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_69_LC_4_14_3/in3    LogicCell40_SEQ_MODE_1010      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__396/I                                          ClkMux                         0              3482  RISE       1
I__396/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_69_LC_4_14_3/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_70_LC_4_14_5/lcout
Path End         : generator_inst1.REGSTAT_71_LC_4_14_4/in3
Capture Clock    : generator_inst1.REGSTAT_71_LC_4_14_4/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__396/I                                          ClkMux                         0              3482  RISE       1
I__396/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_70_LC_4_14_5/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_70_LC_4_14_5/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1853  RISE       1
I__336/I                                    LocalMux                       0              4733   1853  RISE       1
I__336/O                                    LocalMux                     486              5219   1853  RISE       1
I__337/I                                    InMux                          0              5219   1853  RISE       1
I__337/O                                    InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_71_LC_4_14_4/in3    LogicCell40_SEQ_MODE_1010      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__396/I                                          ClkMux                         0              3482  RISE       1
I__396/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_71_LC_4_14_4/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_71_LC_4_14_4/lcout
Path End         : generator_inst1.REGSTAT_72_LC_3_14_4/in3
Capture Clock    : generator_inst1.REGSTAT_72_LC_3_14_4/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__396/I                                          ClkMux                         0              3482  RISE       1
I__396/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_71_LC_4_14_4/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_71_LC_4_14_4/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1853  RISE       1
I__340/I                                    LocalMux                       0              4733   1853  RISE       1
I__340/O                                    LocalMux                     486              5219   1853  RISE       1
I__341/I                                    InMux                          0              5219   1853  RISE       1
I__341/O                                    InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_72_LC_3_14_4/in3    LogicCell40_SEQ_MODE_1010      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__392/I                                          ClkMux                         0              3482  RISE       1
I__392/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_72_LC_3_14_4/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_69_LC_4_14_3/lcout
Path End         : generator_inst1.REGSTAT_70_LC_4_14_5/in3
Capture Clock    : generator_inst1.REGSTAT_70_LC_4_14_5/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__396/I                                          ClkMux                         0              3482  RISE       1
I__396/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_69_LC_4_14_3/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_69_LC_4_14_3/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1853  RISE       1
I__338/I                                    LocalMux                       0              4733   1853  RISE       1
I__338/O                                    LocalMux                     486              5219   1853  RISE       1
I__339/I                                    InMux                          0              5219   1853  RISE       1
I__339/O                                    InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_70_LC_4_14_5/in3    LogicCell40_SEQ_MODE_1011      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__396/I                                          ClkMux                         0              3482  RISE       1
I__396/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_70_LC_4_14_5/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_67_LC_4_14_1/lcout
Path End         : generator_inst1.REGSTAT_68_LC_4_14_6/in3
Capture Clock    : generator_inst1.REGSTAT_68_LC_4_14_6/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__396/I                                          ClkMux                         0              3482  RISE       1
I__396/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_67_LC_4_14_1/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_67_LC_4_14_1/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1853  RISE       1
I__334/I                                    LocalMux                       0              4733   1853  RISE       1
I__334/O                                    LocalMux                     486              5219   1853  RISE       1
I__335/I                                    InMux                          0              5219   1853  RISE       1
I__335/O                                    InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_68_LC_4_14_6/in3    LogicCell40_SEQ_MODE_1011      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__396/I                                          ClkMux                         0              3482  RISE       1
I__396/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_68_LC_4_14_6/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_66_LC_4_14_0/lcout
Path End         : generator_inst1.REGSTAT_67_LC_4_14_1/in3
Capture Clock    : generator_inst1.REGSTAT_67_LC_4_14_1/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__396/I                                          ClkMux                         0              3482  RISE       1
I__396/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_66_LC_4_14_0/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_66_LC_4_14_0/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1853  RISE       1
I__342/I                                    LocalMux                       0              4733   1853  RISE       1
I__342/O                                    LocalMux                     486              5219   1853  RISE       1
I__343/I                                    InMux                          0              5219   1853  RISE       1
I__343/O                                    InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_67_LC_4_14_1/in3    LogicCell40_SEQ_MODE_1010      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__396/I                                          ClkMux                         0              3482  RISE       1
I__396/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_67_LC_4_14_1/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_4_LC_4_13_7/lcout
Path End         : generator_inst1.REGSTAT_5_LC_4_13_4/in3
Capture Clock    : generator_inst1.REGSTAT_5_LC_4_13_4/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__397/I                                          ClkMux                         0              3482  RISE       1
I__397/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_4_LC_4_13_7/clk           LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_4_LC_4_13_7/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1853  RISE       1
I__310/I                                   LocalMux                       0              4733   1853  RISE       1
I__310/O                                   LocalMux                     486              5219   1853  RISE       1
I__311/I                                   InMux                          0              5219   1853  RISE       1
I__311/O                                   InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_5_LC_4_13_4/in3    LogicCell40_SEQ_MODE_1011      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__397/I                                          ClkMux                         0              3482  RISE       1
I__397/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_5_LC_4_13_4/clk           LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_1_LC_4_13_5/lcout
Path End         : generator_inst1.REGSTAT_2_LC_4_13_2/in3
Capture Clock    : generator_inst1.REGSTAT_2_LC_4_13_2/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__397/I                                          ClkMux                         0              3482  RISE       1
I__397/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_1_LC_4_13_5/clk           LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_1_LC_4_13_5/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1853  RISE       1
I__314/I                                   LocalMux                       0              4733   1853  RISE       1
I__314/O                                   LocalMux                     486              5219   1853  RISE       1
I__315/I                                   InMux                          0              5219   1853  RISE       1
I__315/O                                   InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_2_LC_4_13_2/in3    LogicCell40_SEQ_MODE_1011      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__397/I                                          ClkMux                         0              3482  RISE       1
I__397/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_2_LC_4_13_2/clk           LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_5_LC_4_13_4/lcout
Path End         : generator_inst1.REGSTAT_6_LC_3_13_3/in3
Capture Clock    : generator_inst1.REGSTAT_6_LC_3_13_3/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__397/I                                          ClkMux                         0              3482  RISE       1
I__397/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_5_LC_4_13_4/clk           LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_5_LC_4_13_4/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1853  RISE       1
I__318/I                                   LocalMux                       0              4733   1853  RISE       1
I__318/O                                   LocalMux                     486              5219   1853  RISE       1
I__319/I                                   InMux                          0              5219   1853  RISE       1
I__319/O                                   InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_6_LC_3_13_3/in3    LogicCell40_SEQ_MODE_1011      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__395/I                                          ClkMux                         0              3482  RISE       1
I__395/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_6_LC_3_13_3/clk           LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_3_LC_4_13_3/lcout
Path End         : generator_inst1.REGSTAT_4_LC_4_13_7/in3
Capture Clock    : generator_inst1.REGSTAT_4_LC_4_13_7/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__397/I                                          ClkMux                         0              3482  RISE       1
I__397/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_3_LC_4_13_3/clk           LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_3_LC_4_13_3/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1853  RISE       1
I__312/I                                   LocalMux                       0              4733   1853  RISE       1
I__312/O                                   LocalMux                     486              5219   1853  RISE       1
I__313/I                                   InMux                          0              5219   1853  RISE       1
I__313/O                                   InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_4_LC_4_13_7/in3    LogicCell40_SEQ_MODE_1010      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__397/I                                          ClkMux                         0              3482  RISE       1
I__397/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_4_LC_4_13_7/clk           LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_2_LC_4_13_2/lcout
Path End         : generator_inst1.REGSTAT_3_LC_4_13_3/in3
Capture Clock    : generator_inst1.REGSTAT_3_LC_4_13_3/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__397/I                                          ClkMux                         0              3482  RISE       1
I__397/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_2_LC_4_13_2/clk           LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_2_LC_4_13_2/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1853  RISE       1
I__320/I                                   LocalMux                       0              4733   1853  RISE       1
I__320/O                                   LocalMux                     486              5219   1853  RISE       1
I__321/I                                   InMux                          0              5219   1853  RISE       1
I__321/O                                   InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_3_LC_4_13_3/in3    LogicCell40_SEQ_MODE_1010      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__397/I                                          ClkMux                         0              3482  RISE       1
I__397/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_3_LC_4_13_3/clk           LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_0_LC_4_13_1/lcout
Path End         : generator_inst1.REGSTAT_1_LC_4_13_5/in3
Capture Clock    : generator_inst1.REGSTAT_1_LC_4_13_5/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__397/I                                          ClkMux                         0              3482  RISE       1
I__397/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_0_LC_4_13_1/clk           LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_0_LC_4_13_1/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1853  RISE       1
I__316/I                                   LocalMux                       0              4733   1853  RISE       1
I__316/O                                   LocalMux                     486              5219   1853  RISE       1
I__317/I                                   InMux                          0              5219   1853  RISE       1
I__317/O                                   InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_1_LC_4_13_5/in3    LogicCell40_SEQ_MODE_1011      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__397/I                                          ClkMux                         0              3482  RISE       1
I__397/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_1_LC_4_13_5/clk           LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_34_LC_3_16_6/lcout
Path End         : generator_inst1.REGSTAT_35_LC_4_16_6/in3
Capture Clock    : generator_inst1.REGSTAT_35_LC_4_16_6/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__385/I                                          ClkMux                         0              3482  RISE       1
I__385/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_34_LC_3_16_6/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_34_LC_3_16_6/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1853  RISE       1
I__400/I                                    LocalMux                       0              4733   1853  RISE       1
I__400/O                                    LocalMux                     486              5219   1853  RISE       1
I__401/I                                    InMux                          0              5219   1853  RISE       1
I__401/O                                    InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_35_LC_4_16_6/in3    LogicCell40_SEQ_MODE_1011      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__389/I                                          ClkMux                         0              3482  RISE       1
I__389/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_35_LC_4_16_6/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_46_LC_3_16_4/lcout
Path End         : generator_inst1.REGSTAT_47_LC_2_15_2/in3
Capture Clock    : generator_inst1.REGSTAT_47_LC_2_15_2/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__385/I                                          ClkMux                         0              3482  RISE       1
I__385/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_46_LC_3_16_4/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_46_LC_3_16_4/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1853  RISE       1
I__324/I                                    LocalMux                       0              4733   1853  RISE       1
I__324/O                                    LocalMux                     486              5219   1853  RISE       1
I__325/I                                    InMux                          0              5219   1853  RISE       1
I__325/O                                    InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_47_LC_2_15_2/in3    LogicCell40_SEQ_MODE_1011      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__384/I                                          ClkMux                         0              3482  RISE       1
I__384/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_47_LC_2_15_2/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_45_LC_3_16_3/lcout
Path End         : generator_inst1.REGSTAT_46_LC_3_16_4/in3
Capture Clock    : generator_inst1.REGSTAT_46_LC_3_16_4/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__385/I                                          ClkMux                         0              3482  RISE       1
I__385/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_45_LC_3_16_3/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_45_LC_3_16_3/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1853  RISE       1
I__326/I                                    LocalMux                       0              4733   1853  RISE       1
I__326/O                                    LocalMux                     486              5219   1853  RISE       1
I__327/I                                    InMux                          0              5219   1853  RISE       1
I__327/O                                    InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_46_LC_3_16_4/in3    LogicCell40_SEQ_MODE_1010      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__385/I                                          ClkMux                         0              3482  RISE       1
I__385/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_46_LC_3_16_4/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_44_LC_3_16_2/lcout
Path End         : generator_inst1.REGSTAT_45_LC_3_16_3/in3
Capture Clock    : generator_inst1.REGSTAT_45_LC_3_16_3/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__385/I                                          ClkMux                         0              3482  RISE       1
I__385/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_44_LC_3_16_2/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_44_LC_3_16_2/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1853  RISE       1
I__292/I                                    LocalMux                       0              4733   1853  RISE       1
I__292/O                                    LocalMux                     486              5219   1853  RISE       1
I__293/I                                    InMux                          0              5219   1853  RISE       1
I__293/O                                    InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_45_LC_3_16_3/in3    LogicCell40_SEQ_MODE_1011      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__385/I                                          ClkMux                         0              3482  RISE       1
I__385/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_45_LC_3_16_3/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_43_LC_3_16_1/lcout
Path End         : generator_inst1.REGSTAT_44_LC_3_16_2/in3
Capture Clock    : generator_inst1.REGSTAT_44_LC_3_16_2/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__385/I                                          ClkMux                         0              3482  RISE       1
I__385/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_43_LC_3_16_1/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_43_LC_3_16_1/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1853  RISE       1
I__294/I                                    LocalMux                       0              4733   1853  RISE       1
I__294/O                                    LocalMux                     486              5219   1853  RISE       1
I__295/I                                    InMux                          0              5219   1853  RISE       1
I__295/O                                    InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_44_LC_3_16_2/in3    LogicCell40_SEQ_MODE_1011      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__385/I                                          ClkMux                         0              3482  RISE       1
I__385/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_44_LC_3_16_2/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_53_LC_3_15_7/lcout
Path End         : generator_inst1.REGSTAT_54_LC_3_15_5/in3
Capture Clock    : generator_inst1.REGSTAT_54_LC_3_15_5/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__388/I                                          ClkMux                         0              3482  RISE       1
I__388/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_53_LC_3_15_7/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_53_LC_3_15_7/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1853  RISE       1
I__296/I                                    LocalMux                       0              4733   1853  RISE       1
I__296/O                                    LocalMux                     486              5219   1853  RISE       1
I__297/I                                    InMux                          0              5219   1853  RISE       1
I__297/O                                    InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_54_LC_3_15_5/in3    LogicCell40_SEQ_MODE_1010      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__388/I                                          ClkMux                         0              3482  RISE       1
I__388/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_54_LC_3_15_5/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_54_LC_3_15_5/lcout
Path End         : generator_inst1.REGSTAT_55_LC_3_15_0/in3
Capture Clock    : generator_inst1.REGSTAT_55_LC_3_15_0/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__388/I                                          ClkMux                         0              3482  RISE       1
I__388/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_54_LC_3_15_5/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_54_LC_3_15_5/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1853  RISE       1
I__300/I                                    LocalMux                       0              4733   1853  RISE       1
I__300/O                                    LocalMux                     486              5219   1853  RISE       1
I__301/I                                    InMux                          0              5219   1853  RISE       1
I__301/O                                    InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_55_LC_3_15_0/in3    LogicCell40_SEQ_MODE_1011      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__388/I                                          ClkMux                         0              3482  RISE       1
I__388/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_55_LC_3_15_0/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_52_LC_3_15_4/lcout
Path End         : generator_inst1.REGSTAT_53_LC_3_15_7/in3
Capture Clock    : generator_inst1.REGSTAT_53_LC_3_15_7/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__388/I                                          ClkMux                         0              3482  RISE       1
I__388/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_52_LC_3_15_4/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_52_LC_3_15_4/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1853  RISE       1
I__298/I                                    LocalMux                       0              4733   1853  RISE       1
I__298/O                                    LocalMux                     486              5219   1853  RISE       1
I__299/I                                    InMux                          0              5219   1853  RISE       1
I__299/O                                    InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_53_LC_3_15_7/in3    LogicCell40_SEQ_MODE_1010      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__388/I                                          ClkMux                         0              3482  RISE       1
I__388/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_53_LC_3_15_7/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_51_LC_3_15_3/lcout
Path End         : generator_inst1.REGSTAT_52_LC_3_15_4/in3
Capture Clock    : generator_inst1.REGSTAT_52_LC_3_15_4/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__388/I                                          ClkMux                         0              3482  RISE       1
I__388/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_51_LC_3_15_3/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_51_LC_3_15_3/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1853  RISE       1
I__302/I                                    LocalMux                       0              4733   1853  RISE       1
I__302/O                                    LocalMux                     486              5219   1853  RISE       1
I__303/I                                    InMux                          0              5219   1853  RISE       1
I__303/O                                    InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_52_LC_3_15_4/in3    LogicCell40_SEQ_MODE_1011      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__388/I                                          ClkMux                         0              3482  RISE       1
I__388/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_52_LC_3_15_4/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_50_LC_3_15_1/lcout
Path End         : generator_inst1.REGSTAT_51_LC_3_15_3/in3
Capture Clock    : generator_inst1.REGSTAT_51_LC_3_15_3/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__388/I                                          ClkMux                         0              3482  RISE       1
I__388/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_50_LC_3_15_1/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_50_LC_3_15_1/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1853  RISE       1
I__304/I                                    LocalMux                       0              4733   1853  RISE       1
I__304/O                                    LocalMux                     486              5219   1853  RISE       1
I__305/I                                    InMux                          0              5219   1853  RISE       1
I__305/O                                    InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_51_LC_3_15_3/in3    LogicCell40_SEQ_MODE_1011      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__388/I                                          ClkMux                         0              3482  RISE       1
I__388/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_51_LC_3_15_3/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_55_LC_3_15_0/lcout
Path End         : generator_inst1.REGSTAT_56_LC_4_15_0/in3
Capture Clock    : generator_inst1.REGSTAT_56_LC_4_15_0/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__388/I                                          ClkMux                         0              3482  RISE       1
I__388/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_55_LC_3_15_0/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_55_LC_3_15_0/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1853  RISE       1
I__330/I                                    LocalMux                       0              4733   1853  RISE       1
I__330/O                                    LocalMux                     486              5219   1853  RISE       1
I__331/I                                    InMux                          0              5219   1853  RISE       1
I__331/O                                    InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_56_LC_4_15_0/in3    LogicCell40_SEQ_MODE_1010      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__393/I                                          ClkMux                         0              3482  RISE       1
I__393/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_56_LC_4_15_0/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_65_LC_3_14_7/lcout
Path End         : generator_inst1.REGSTAT_66_LC_4_14_0/in3
Capture Clock    : generator_inst1.REGSTAT_66_LC_4_14_0/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__392/I                                          ClkMux                         0              3482  RISE       1
I__392/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_65_LC_3_14_7/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_65_LC_3_14_7/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1853  RISE       1
I__308/I                                    LocalMux                       0              4733   1853  RISE       1
I__308/O                                    LocalMux                     486              5219   1853  RISE       1
I__309/I                                    InMux                          0              5219   1853  RISE       1
I__309/O                                    InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_66_LC_4_14_0/in3    LogicCell40_SEQ_MODE_1011      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__396/I                                          ClkMux                         0              3482  RISE       1
I__396/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_66_LC_4_14_0/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_13_LC_3_14_6/lcout
Path End         : generator_inst1.REGSTAT_14_LC_2_14_7/in3
Capture Clock    : generator_inst1.REGSTAT_14_LC_2_14_7/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__392/I                                          ClkMux                         0              3482  RISE       1
I__392/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_13_LC_3_14_6/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_13_LC_3_14_6/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1853  RISE       1
I__273/I                                    LocalMux                       0              4733   1853  RISE       1
I__273/O                                    LocalMux                     486              5219   1853  RISE       1
I__274/I                                    InMux                          0              5219   1853  RISE       1
I__274/O                                    InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_14_LC_2_14_7/in3    LogicCell40_SEQ_MODE_1011      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__387/I                                          ClkMux                         0              3482  RISE       1
I__387/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_14_LC_2_14_7/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_61_LC_3_14_5/lcout
Path End         : generator_inst1.REGSTAT_62_LC_3_14_0/in3
Capture Clock    : generator_inst1.REGSTAT_62_LC_3_14_0/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__392/I                                          ClkMux                         0              3482  RISE       1
I__392/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_61_LC_3_14_5/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_61_LC_3_14_5/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1853  RISE       1
I__278/I                                    LocalMux                       0              4733   1853  RISE       1
I__278/O                                    LocalMux                     486              5219   1853  RISE       1
I__279/I                                    InMux                          0              5219   1853  RISE       1
I__279/O                                    InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_62_LC_3_14_0/in3    LogicCell40_SEQ_MODE_1011      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__392/I                                          ClkMux                         0              3482  RISE       1
I__392/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_62_LC_3_14_0/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_72_LC_3_14_4/lcout
Path End         : generator_inst1.REGSTAT_73_LC_2_14_5/in3
Capture Clock    : generator_inst1.REGSTAT_73_LC_2_14_5/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__392/I                                          ClkMux                         0              3482  RISE       1
I__392/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_72_LC_3_14_4/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_72_LC_3_14_4/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1853  RISE       1
I__282/I                                    LocalMux                       0              4733   1853  RISE       1
I__282/O                                    LocalMux                     486              5219   1853  RISE       1
I__283/I                                    InMux                          0              5219   1853  RISE       1
I__283/O                                    InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_73_LC_2_14_5/in3    LogicCell40_SEQ_MODE_1010      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__387/I                                          ClkMux                         0              3482  RISE       1
I__387/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_73_LC_2_14_5/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_60_LC_3_14_3/lcout
Path End         : generator_inst1.REGSTAT_61_LC_3_14_5/in3
Capture Clock    : generator_inst1.REGSTAT_61_LC_3_14_5/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__392/I                                          ClkMux                         0              3482  RISE       1
I__392/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_60_LC_3_14_3/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_60_LC_3_14_3/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1853  RISE       1
I__280/I                                    LocalMux                       0              4733   1853  RISE       1
I__280/O                                    LocalMux                     486              5219   1853  RISE       1
I__281/I                                    InMux                          0              5219   1853  RISE       1
I__281/O                                    InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_61_LC_3_14_5/in3    LogicCell40_SEQ_MODE_1011      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__392/I                                          ClkMux                         0              3482  RISE       1
I__392/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_61_LC_3_14_5/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_63_LC_3_14_2/lcout
Path End         : generator_inst1.REGSTAT_64_LC_3_14_1/in3
Capture Clock    : generator_inst1.REGSTAT_64_LC_3_14_1/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__392/I                                          ClkMux                         0              3482  RISE       1
I__392/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_63_LC_3_14_2/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_63_LC_3_14_2/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1853  RISE       1
I__284/I                                    LocalMux                       0              4733   1853  RISE       1
I__284/O                                    LocalMux                     486              5219   1853  RISE       1
I__285/I                                    InMux                          0              5219   1853  RISE       1
I__285/O                                    InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_64_LC_3_14_1/in3    LogicCell40_SEQ_MODE_1010      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__392/I                                          ClkMux                         0              3482  RISE       1
I__392/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_64_LC_3_14_1/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_64_LC_3_14_1/lcout
Path End         : generator_inst1.REGSTAT_65_LC_3_14_7/in3
Capture Clock    : generator_inst1.REGSTAT_65_LC_3_14_7/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__392/I                                          ClkMux                         0              3482  RISE       1
I__392/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_64_LC_3_14_1/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_64_LC_3_14_1/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1853  RISE       1
I__271/I                                    LocalMux                       0              4733   1853  RISE       1
I__271/O                                    LocalMux                     486              5219   1853  RISE       1
I__272/I                                    InMux                          0              5219   1853  RISE       1
I__272/O                                    InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_65_LC_3_14_7/in3    LogicCell40_SEQ_MODE_1011      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__392/I                                          ClkMux                         0              3482  RISE       1
I__392/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_65_LC_3_14_7/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_62_LC_3_14_0/lcout
Path End         : generator_inst1.REGSTAT_63_LC_3_14_2/in3
Capture Clock    : generator_inst1.REGSTAT_63_LC_3_14_2/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__392/I                                          ClkMux                         0              3482  RISE       1
I__392/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_62_LC_3_14_0/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_62_LC_3_14_0/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1853  RISE       1
I__286/I                                    LocalMux                       0              4733   1853  RISE       1
I__286/O                                    LocalMux                     486              5219   1853  RISE       1
I__287/I                                    InMux                          0              5219   1853  RISE       1
I__287/O                                    InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_63_LC_3_14_2/in3    LogicCell40_SEQ_MODE_1010      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__392/I                                          ClkMux                         0              3482  RISE       1
I__392/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_63_LC_3_14_2/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_9_LC_3_13_7/lcout
Path End         : generator_inst1.REGSTAT_10_LC_3_13_5/in3
Capture Clock    : generator_inst1.REGSTAT_10_LC_3_13_5/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__395/I                                          ClkMux                         0              3482  RISE       1
I__395/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_9_LC_3_13_7/clk           LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_9_LC_3_13_7/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1853  RISE       1
I__288/I                                   LocalMux                       0              4733   1853  RISE       1
I__288/O                                   LocalMux                     486              5219   1853  RISE       1
I__289/I                                   InMux                          0              5219   1853  RISE       1
I__289/O                                   InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_10_LC_3_13_5/in3   LogicCell40_SEQ_MODE_1011      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__395/I                                          ClkMux                         0              3482  RISE       1
I__395/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_10_LC_3_13_5/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_8_LC_3_13_6/lcout
Path End         : generator_inst1.REGSTAT_9_LC_3_13_7/in3
Capture Clock    : generator_inst1.REGSTAT_9_LC_3_13_7/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__395/I                                          ClkMux                         0              3482  RISE       1
I__395/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_8_LC_3_13_6/clk           LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_8_LC_3_13_6/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1853  RISE       1
I__290/I                                   LocalMux                       0              4733   1853  RISE       1
I__290/O                                   LocalMux                     486              5219   1853  RISE       1
I__291/I                                   InMux                          0              5219   1853  RISE       1
I__291/O                                   InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_9_LC_3_13_7/in3    LogicCell40_SEQ_MODE_1010      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__395/I                                          ClkMux                         0              3482  RISE       1
I__395/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_9_LC_3_13_7/clk           LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_10_LC_3_13_5/lcout
Path End         : generator_inst1.REGSTAT_11_LC_3_13_0/in3
Capture Clock    : generator_inst1.REGSTAT_11_LC_3_13_0/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__395/I                                          ClkMux                         0              3482  RISE       1
I__395/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_10_LC_3_13_5/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_10_LC_3_13_5/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1853  RISE       1
I__255/I                                    LocalMux                       0              4733   1853  RISE       1
I__255/O                                    LocalMux                     486              5219   1853  RISE       1
I__256/I                                    InMux                          0              5219   1853  RISE       1
I__256/O                                    InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_11_LC_3_13_0/in3    LogicCell40_SEQ_MODE_1010      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__395/I                                          ClkMux                         0              3482  RISE       1
I__395/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_11_LC_3_13_0/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_6_LC_3_13_3/lcout
Path End         : generator_inst1.REGSTAT_7_LC_3_13_2/in3
Capture Clock    : generator_inst1.REGSTAT_7_LC_3_13_2/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__395/I                                          ClkMux                         0              3482  RISE       1
I__395/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_6_LC_3_13_3/clk           LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_6_LC_3_13_3/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1853  RISE       1
I__257/I                                   LocalMux                       0              4733   1853  RISE       1
I__257/O                                   LocalMux                     486              5219   1853  RISE       1
I__258/I                                   InMux                          0              5219   1853  RISE       1
I__258/O                                   InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_7_LC_3_13_2/in3    LogicCell40_SEQ_MODE_1010      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__395/I                                          ClkMux                         0              3482  RISE       1
I__395/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_7_LC_3_13_2/clk           LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_7_LC_3_13_2/lcout
Path End         : generator_inst1.REGSTAT_8_LC_3_13_6/in3
Capture Clock    : generator_inst1.REGSTAT_8_LC_3_13_6/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__395/I                                          ClkMux                         0              3482  RISE       1
I__395/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_7_LC_3_13_2/clk           LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_7_LC_3_13_2/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1853  RISE       1
I__253/I                                   LocalMux                       0              4733   1853  RISE       1
I__253/O                                   LocalMux                     486              5219   1853  RISE       1
I__254/I                                   InMux                          0              5219   1853  RISE       1
I__254/O                                   InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_8_LC_3_13_6/in3    LogicCell40_SEQ_MODE_1011      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__395/I                                          ClkMux                         0              3482  RISE       1
I__395/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_8_LC_3_13_6/clk           LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_11_LC_3_13_0/lcout
Path End         : generator_inst1.REGSTAT_12_LC_3_13_1/in3
Capture Clock    : generator_inst1.REGSTAT_12_LC_3_13_1/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__395/I                                          ClkMux                         0              3482  RISE       1
I__395/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_11_LC_3_13_0/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_11_LC_3_13_0/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1853  RISE       1
I__259/I                                    LocalMux                       0              4733   1853  RISE       1
I__259/O                                    LocalMux                     486              5219   1853  RISE       1
I__260/I                                    InMux                          0              5219   1853  RISE       1
I__260/O                                    InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_12_LC_3_13_1/in3    LogicCell40_SEQ_MODE_1010      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__395/I                                          ClkMux                         0              3482  RISE       1
I__395/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_12_LC_3_13_1/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_27_LC_2_16_7/lcout
Path End         : generator_inst1.REGSTAT_28_LC_2_16_1/in3
Capture Clock    : generator_inst1.REGSTAT_28_LC_2_16_1/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__382/I                                          ClkMux                         0              3482  RISE       1
I__382/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_27_LC_2_16_7/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_27_LC_2_16_7/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1853  RISE       1
I__261/I                                    LocalMux                       0              4733   1853  RISE       1
I__261/O                                    LocalMux                     486              5219   1853  RISE       1
I__262/I                                    InMux                          0              5219   1853  RISE       1
I__262/O                                    InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_28_LC_2_16_1/in3    LogicCell40_SEQ_MODE_1011      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__382/I                                          ClkMux                         0              3482  RISE       1
I__382/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_28_LC_2_16_1/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_32_LC_2_16_6/lcout
Path End         : generator_inst1.REGSTAT_33_LC_2_16_0/in3
Capture Clock    : generator_inst1.REGSTAT_33_LC_2_16_0/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__382/I                                          ClkMux                         0              3482  RISE       1
I__382/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_32_LC_2_16_6/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_32_LC_2_16_6/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1853  RISE       1
I__265/I                                    LocalMux                       0              4733   1853  RISE       1
I__265/O                                    LocalMux                     486              5219   1853  RISE       1
I__266/I                                    InMux                          0              5219   1853  RISE       1
I__266/O                                    InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_33_LC_2_16_0/in3    LogicCell40_SEQ_MODE_1011      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__382/I                                          ClkMux                         0              3482  RISE       1
I__382/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_33_LC_2_16_0/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_31_LC_2_16_5/lcout
Path End         : generator_inst1.REGSTAT_32_LC_2_16_6/in3
Capture Clock    : generator_inst1.REGSTAT_32_LC_2_16_6/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__382/I                                          ClkMux                         0              3482  RISE       1
I__382/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_31_LC_2_16_5/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_31_LC_2_16_5/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1853  RISE       1
I__267/I                                    LocalMux                       0              4733   1853  RISE       1
I__267/O                                    LocalMux                     486              5219   1853  RISE       1
I__268/I                                    InMux                          0              5219   1853  RISE       1
I__268/O                                    InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_32_LC_2_16_6/in3    LogicCell40_SEQ_MODE_1010      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__382/I                                          ClkMux                         0              3482  RISE       1
I__382/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_32_LC_2_16_6/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_30_LC_2_16_4/lcout
Path End         : generator_inst1.REGSTAT_31_LC_2_16_5/in3
Capture Clock    : generator_inst1.REGSTAT_31_LC_2_16_5/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__382/I                                          ClkMux                         0              3482  RISE       1
I__382/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_30_LC_2_16_4/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_30_LC_2_16_4/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1853  RISE       1
I__269/I                                    LocalMux                       0              4733   1853  RISE       1
I__269/O                                    LocalMux                     486              5219   1853  RISE       1
I__270/I                                    InMux                          0              5219   1853  RISE       1
I__270/O                                    InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_31_LC_2_16_5/in3    LogicCell40_SEQ_MODE_1011      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__382/I                                          ClkMux                         0              3482  RISE       1
I__382/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_31_LC_2_16_5/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_29_LC_2_16_3/lcout
Path End         : generator_inst1.REGSTAT_30_LC_2_16_4/in3
Capture Clock    : generator_inst1.REGSTAT_30_LC_2_16_4/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__382/I                                          ClkMux                         0              3482  RISE       1
I__382/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_29_LC_2_16_3/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_29_LC_2_16_3/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1853  RISE       1
I__234/I                                    LocalMux                       0              4733   1853  RISE       1
I__234/O                                    LocalMux                     486              5219   1853  RISE       1
I__235/I                                    InMux                          0              5219   1853  RISE       1
I__235/O                                    InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_30_LC_2_16_4/in3    LogicCell40_SEQ_MODE_1011      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__382/I                                          ClkMux                         0              3482  RISE       1
I__382/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_30_LC_2_16_4/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_28_LC_2_16_1/lcout
Path End         : generator_inst1.REGSTAT_29_LC_2_16_3/in3
Capture Clock    : generator_inst1.REGSTAT_29_LC_2_16_3/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__382/I                                          ClkMux                         0              3482  RISE       1
I__382/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_28_LC_2_16_1/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_28_LC_2_16_1/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1853  RISE       1
I__236/I                                    LocalMux                       0              4733   1853  RISE       1
I__236/O                                    LocalMux                     486              5219   1853  RISE       1
I__237/I                                    InMux                          0              5219   1853  RISE       1
I__237/O                                    InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_29_LC_2_16_3/in3    LogicCell40_SEQ_MODE_1011      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__382/I                                          ClkMux                         0              3482  RISE       1
I__382/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_29_LC_2_16_3/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_33_LC_2_16_0/lcout
Path End         : generator_inst1.REGSTAT_34_LC_3_16_6/in3
Capture Clock    : generator_inst1.REGSTAT_34_LC_3_16_6/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__382/I                                          ClkMux                         0              3482  RISE       1
I__382/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_33_LC_2_16_0/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_33_LC_2_16_0/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1853  RISE       1
I__322/I                                    LocalMux                       0              4733   1853  RISE       1
I__322/O                                    LocalMux                     486              5219   1853  RISE       1
I__323/I                                    InMux                          0              5219   1853  RISE       1
I__323/O                                    InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_34_LC_3_16_6/in3    LogicCell40_SEQ_MODE_1011      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__385/I                                          ClkMux                         0              3482  RISE       1
I__385/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_34_LC_3_16_6/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_20_LC_2_15_7/lcout
Path End         : generator_inst1.REGSTAT_21_LC_1_15_7/in3
Capture Clock    : generator_inst1.REGSTAT_21_LC_1_15_7/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__384/I                                          ClkMux                         0              3482  RISE       1
I__384/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_20_LC_2_15_7/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_20_LC_2_15_7/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1853  RISE       1
I__238/I                                    LocalMux                       0              4733   1853  RISE       1
I__238/O                                    LocalMux                     486              5219   1853  RISE       1
I__239/I                                    InMux                          0              5219   1853  RISE       1
I__239/O                                    InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_21_LC_1_15_7/in3    LogicCell40_SEQ_MODE_1011      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__381/I                                          ClkMux                         0              3482  RISE       1
I__381/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_21_LC_1_15_7/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_19_LC_2_15_6/lcout
Path End         : generator_inst1.REGSTAT_20_LC_2_15_7/in3
Capture Clock    : generator_inst1.REGSTAT_20_LC_2_15_7/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__384/I                                          ClkMux                         0              3482  RISE       1
I__384/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_19_LC_2_15_6/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_19_LC_2_15_6/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1853  RISE       1
I__240/I                                    LocalMux                       0              4733   1853  RISE       1
I__240/O                                    LocalMux                     486              5219   1853  RISE       1
I__241/I                                    InMux                          0              5219   1853  RISE       1
I__241/O                                    InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_20_LC_2_15_7/in3    LogicCell40_SEQ_MODE_1010      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__384/I                                          ClkMux                         0              3482  RISE       1
I__384/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_20_LC_2_15_7/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_48_LC_2_15_5/lcout
Path End         : generator_inst1.REGSTAT_49_LC_2_15_3/in3
Capture Clock    : generator_inst1.REGSTAT_49_LC_2_15_3/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__384/I                                          ClkMux                         0              3482  RISE       1
I__384/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_48_LC_2_15_5/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_48_LC_2_15_5/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1853  RISE       1
I__244/I                                    LocalMux                       0              4733   1853  RISE       1
I__244/O                                    LocalMux                     486              5219   1853  RISE       1
I__245/I                                    InMux                          0              5219   1853  RISE       1
I__245/O                                    InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_49_LC_2_15_3/in3    LogicCell40_SEQ_MODE_1011      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__384/I                                          ClkMux                         0              3482  RISE       1
I__384/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_49_LC_2_15_3/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_16_LC_2_15_4/lcout
Path End         : generator_inst1.REGSTAT_17_LC_2_15_0/in3
Capture Clock    : generator_inst1.REGSTAT_17_LC_2_15_0/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__384/I                                          ClkMux                         0              3482  RISE       1
I__384/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_16_LC_2_15_4/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_16_LC_2_15_4/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1853  RISE       1
I__248/I                                    LocalMux                       0              4733   1853  RISE       1
I__248/O                                    LocalMux                     486              5219   1853  RISE       1
I__249/I                                    InMux                          0              5219   1853  RISE       1
I__249/O                                    InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_17_LC_2_15_0/in3    LogicCell40_SEQ_MODE_1011      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__384/I                                          ClkMux                         0              3482  RISE       1
I__384/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_17_LC_2_15_0/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_49_LC_2_15_3/lcout
Path End         : generator_inst1.REGSTAT_50_LC_3_15_1/in3
Capture Clock    : generator_inst1.REGSTAT_50_LC_3_15_1/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__384/I                                          ClkMux                         0              3482  RISE       1
I__384/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_49_LC_2_15_3/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_49_LC_2_15_3/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1853  RISE       1
I__306/I                                    LocalMux                       0              4733   1853  RISE       1
I__306/O                                    LocalMux                     486              5219   1853  RISE       1
I__307/I                                    InMux                          0              5219   1853  RISE       1
I__307/O                                    InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_50_LC_3_15_1/in3    LogicCell40_SEQ_MODE_1010      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__388/I                                          ClkMux                         0              3482  RISE       1
I__388/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_50_LC_3_15_1/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_47_LC_2_15_2/lcout
Path End         : generator_inst1.REGSTAT_48_LC_2_15_5/in3
Capture Clock    : generator_inst1.REGSTAT_48_LC_2_15_5/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__384/I                                          ClkMux                         0              3482  RISE       1
I__384/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_47_LC_2_15_2/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_47_LC_2_15_2/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1853  RISE       1
I__246/I                                    LocalMux                       0              4733   1853  RISE       1
I__246/O                                    LocalMux                     486              5219   1853  RISE       1
I__247/I                                    InMux                          0              5219   1853  RISE       1
I__247/O                                    InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_48_LC_2_15_5/in3    LogicCell40_SEQ_MODE_1010      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__384/I                                          ClkMux                         0              3482  RISE       1
I__384/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_48_LC_2_15_5/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_18_LC_2_15_1/lcout
Path End         : generator_inst1.REGSTAT_19_LC_2_15_6/in3
Capture Clock    : generator_inst1.REGSTAT_19_LC_2_15_6/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__384/I                                          ClkMux                         0              3482  RISE       1
I__384/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_18_LC_2_15_1/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_18_LC_2_15_1/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1853  RISE       1
I__242/I                                    LocalMux                       0              4733   1853  RISE       1
I__242/O                                    LocalMux                     486              5219   1853  RISE       1
I__243/I                                    InMux                          0              5219   1853  RISE       1
I__243/O                                    InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_19_LC_2_15_6/in3    LogicCell40_SEQ_MODE_1010      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__384/I                                          ClkMux                         0              3482  RISE       1
I__384/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_19_LC_2_15_6/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_17_LC_2_15_0/lcout
Path End         : generator_inst1.REGSTAT_18_LC_2_15_1/in3
Capture Clock    : generator_inst1.REGSTAT_18_LC_2_15_1/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__384/I                                          ClkMux                         0              3482  RISE       1
I__384/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_17_LC_2_15_0/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_17_LC_2_15_0/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1853  RISE       1
I__218/I                                    LocalMux                       0              4733   1853  RISE       1
I__218/O                                    LocalMux                     486              5219   1853  RISE       1
I__219/I                                    InMux                          0              5219   1853  RISE       1
I__219/O                                    InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_18_LC_2_15_1/in3    LogicCell40_SEQ_MODE_1010      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__384/I                                          ClkMux                         0              3482  RISE       1
I__384/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_18_LC_2_15_1/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_14_LC_2_14_7/lcout
Path End         : generator_inst1.REGSTAT_15_LC_2_14_1/in3
Capture Clock    : generator_inst1.REGSTAT_15_LC_2_14_1/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__387/I                                          ClkMux                         0              3482  RISE       1
I__387/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_14_LC_2_14_7/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_14_LC_2_14_7/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1853  RISE       1
I__220/I                                    LocalMux                       0              4733   1853  RISE       1
I__220/O                                    LocalMux                     486              5219   1853  RISE       1
I__221/I                                    InMux                          0              5219   1853  RISE       1
I__221/O                                    InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_15_LC_2_14_1/in3    LogicCell40_SEQ_MODE_1010      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__387/I                                          ClkMux                         0              3482  RISE       1
I__387/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_15_LC_2_14_1/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_75_LC_2_14_6/lcout
Path End         : generator_inst1.REGSTAT_76_LC_2_14_2/in3
Capture Clock    : generator_inst1.REGSTAT_76_LC_2_14_2/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__387/I                                          ClkMux                         0              3482  RISE       1
I__387/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_75_LC_2_14_6/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_75_LC_2_14_6/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1853  RISE       1
I__222/I                                    LocalMux                       0              4733   1853  RISE       1
I__222/O                                    LocalMux                     486              5219   1853  RISE       1
I__223/I                                    InMux                          0              5219   1853  RISE       1
I__223/O                                    InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_76_LC_2_14_2/in3    LogicCell40_SEQ_MODE_1011      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__387/I                                          ClkMux                         0              3482  RISE       1
I__387/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_76_LC_2_14_2/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_73_LC_2_14_5/lcout
Path End         : generator_inst1.REGSTAT_74_LC_2_14_3/in3
Capture Clock    : generator_inst1.REGSTAT_74_LC_2_14_3/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__387/I                                          ClkMux                         0              3482  RISE       1
I__387/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_73_LC_2_14_5/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_73_LC_2_14_5/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1853  RISE       1
I__226/I                                    LocalMux                       0              4733   1853  RISE       1
I__226/O                                    LocalMux                     486              5219   1853  RISE       1
I__227/I                                    InMux                          0              5219   1853  RISE       1
I__227/O                                    InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_74_LC_2_14_3/in3    LogicCell40_SEQ_MODE_1011      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__387/I                                          ClkMux                         0              3482  RISE       1
I__387/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_74_LC_2_14_3/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_74_LC_2_14_3/lcout
Path End         : generator_inst1.REGSTAT_75_LC_2_14_6/in3
Capture Clock    : generator_inst1.REGSTAT_75_LC_2_14_6/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__387/I                                          ClkMux                         0              3482  RISE       1
I__387/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_74_LC_2_14_3/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_74_LC_2_14_3/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1853  RISE       1
I__224/I                                    LocalMux                       0              4733   1853  RISE       1
I__224/O                                    LocalMux                     486              5219   1853  RISE       1
I__225/I                                    InMux                          0              5219   1853  RISE       1
I__225/O                                    InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_75_LC_2_14_6/in3    LogicCell40_SEQ_MODE_1010      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__387/I                                          ClkMux                         0              3482  RISE       1
I__387/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_75_LC_2_14_6/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_76_LC_2_14_2/lcout
Path End         : generator_inst1.REGSTAT_77_LC_2_13_1/in3
Capture Clock    : generator_inst1.REGSTAT_77_LC_2_13_1/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__387/I                                          ClkMux                         0              3482  RISE       1
I__387/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_76_LC_2_14_2/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_76_LC_2_14_2/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1853  RISE       1
I__228/I                                    LocalMux                       0              4733   1853  RISE       1
I__228/O                                    LocalMux                     486              5219   1853  RISE       1
I__229/I                                    InMux                          0              5219   1853  RISE       1
I__229/O                                    InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_77_LC_2_13_1/in3    LogicCell40_SEQ_MODE_1011      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__391/I                                          ClkMux                         0              3482  RISE       1
I__391/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_77_LC_2_13_1/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_80_LC_2_13_6/lcout
Path End         : generator_inst1.REGSTAT_81_LC_2_12_3/in3
Capture Clock    : generator_inst1.REGSTAT_81_LC_2_12_3/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__391/I                                          ClkMux                         0              3482  RISE       1
I__391/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_80_LC_2_13_6/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_80_LC_2_13_6/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1853  RISE       1
I__230/I                                    LocalMux                       0              4733   1853  RISE       1
I__230/O                                    LocalMux                     486              5219   1853  RISE       1
I__231/I                                    InMux                          0              5219   1853  RISE       1
I__231/O                                    InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_81_LC_2_12_3/in3    LogicCell40_SEQ_MODE_1011      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__394/I                                          ClkMux                         0              3482  RISE       1
I__394/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_81_LC_2_12_3/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_78_LC_2_13_3/lcout
Path End         : generator_inst1.REGSTAT_79_LC_2_13_0/in3
Capture Clock    : generator_inst1.REGSTAT_79_LC_2_13_0/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__391/I                                          ClkMux                         0              3482  RISE       1
I__391/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_78_LC_2_13_3/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_78_LC_2_13_3/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1853  RISE       1
I__200/I                                    LocalMux                       0              4733   1853  RISE       1
I__200/O                                    LocalMux                     486              5219   1853  RISE       1
I__201/I                                    InMux                          0              5219   1853  RISE       1
I__201/O                                    InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_79_LC_2_13_0/in3    LogicCell40_SEQ_MODE_1010      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__391/I                                          ClkMux                         0              3482  RISE       1
I__391/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_79_LC_2_13_0/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_77_LC_2_13_1/lcout
Path End         : generator_inst1.REGSTAT_78_LC_2_13_3/in3
Capture Clock    : generator_inst1.REGSTAT_78_LC_2_13_3/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__391/I                                          ClkMux                         0              3482  RISE       1
I__391/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_77_LC_2_13_1/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_77_LC_2_13_1/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1853  RISE       1
I__202/I                                    LocalMux                       0              4733   1853  RISE       1
I__202/O                                    LocalMux                     486              5219   1853  RISE       1
I__203/I                                    InMux                          0              5219   1853  RISE       1
I__203/O                                    InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_78_LC_2_13_3/in3    LogicCell40_SEQ_MODE_1010      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__391/I                                          ClkMux                         0              3482  RISE       1
I__391/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_78_LC_2_13_3/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_79_LC_2_13_0/lcout
Path End         : generator_inst1.REGSTAT_80_LC_2_13_6/in3
Capture Clock    : generator_inst1.REGSTAT_80_LC_2_13_6/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__391/I                                          ClkMux                         0              3482  RISE       1
I__391/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_79_LC_2_13_0/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_79_LC_2_13_0/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1853  RISE       1
I__232/I                                    LocalMux                       0              4733   1853  RISE       1
I__232/O                                    LocalMux                     486              5219   1853  RISE       1
I__233/I                                    InMux                          0              5219   1853  RISE       1
I__233/O                                    InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_80_LC_2_13_6/in3    LogicCell40_SEQ_MODE_1010      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__391/I                                          ClkMux                         0              3482  RISE       1
I__391/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_80_LC_2_13_6/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_82_LC_2_12_7/lcout
Path End         : generator_inst1.REGSTAT_83_LC_2_12_0/in3
Capture Clock    : generator_inst1.REGSTAT_83_LC_2_12_0/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__394/I                                          ClkMux                         0              3482  RISE       1
I__394/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_82_LC_2_12_7/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_82_LC_2_12_7/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1853  RISE       1
I__204/I                                    LocalMux                       0              4733   1853  RISE       1
I__204/O                                    LocalMux                     486              5219   1853  RISE       1
I__205/I                                    InMux                          0              5219   1853  RISE       1
I__205/O                                    InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_83_LC_2_12_0/in3    LogicCell40_SEQ_MODE_1010      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__394/I                                          ClkMux                         0              3482  RISE       1
I__394/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_83_LC_2_12_0/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_86_LC_2_12_6/lcout
Path End         : generator_inst1.REGSTAT_87_LC_2_12_5/in3
Capture Clock    : generator_inst1.REGSTAT_87_LC_2_12_5/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__394/I                                          ClkMux                         0              3482  RISE       1
I__394/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_86_LC_2_12_6/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_86_LC_2_12_6/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1853  RISE       1
I__208/I                                    LocalMux                       0              4733   1853  RISE       1
I__208/O                                    LocalMux                     486              5219   1853  RISE       1
I__209/I                                    InMux                          0              5219   1853  RISE       1
I__209/O                                    InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_87_LC_2_12_5/in3    LogicCell40_SEQ_MODE_1010      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__394/I                                          ClkMux                         0              3482  RISE       1
I__394/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_87_LC_2_12_5/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_87_LC_2_12_5/lcout
Path End         : generator_inst1.signal_out_LC_1_12_0/in3
Capture Clock    : generator_inst1.signal_out_LC_1_12_0/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__394/I                                          ClkMux                         0              3482  RISE       1
I__394/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_87_LC_2_12_5/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_87_LC_2_12_5/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1853  RISE       1
I__212/I                                    LocalMux                       0              4733   1853  RISE       1
I__212/O                                    LocalMux                     486              5219   1853  RISE       1
I__213/I                                    InMux                          0              5219   1853  RISE       1
I__213/O                                    InMux                        382              5601   1853  RISE       1
generator_inst1.signal_out_LC_1_12_0/in3    LogicCell40_SEQ_MODE_1010      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__390/I                                          ClkMux                         0              3482  RISE       1
I__390/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.signal_out_LC_1_12_0/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_85_LC_2_12_4/lcout
Path End         : generator_inst1.REGSTAT_86_LC_2_12_6/in3
Capture Clock    : generator_inst1.REGSTAT_86_LC_2_12_6/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__394/I                                          ClkMux                         0              3482  RISE       1
I__394/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_85_LC_2_12_4/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_85_LC_2_12_4/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1853  RISE       1
I__210/I                                    LocalMux                       0              4733   1853  RISE       1
I__210/O                                    LocalMux                     486              5219   1853  RISE       1
I__211/I                                    InMux                          0              5219   1853  RISE       1
I__211/O                                    InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_86_LC_2_12_6/in3    LogicCell40_SEQ_MODE_1010      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__394/I                                          ClkMux                         0              3482  RISE       1
I__394/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_86_LC_2_12_6/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_81_LC_2_12_3/lcout
Path End         : generator_inst1.REGSTAT_82_LC_2_12_7/in3
Capture Clock    : generator_inst1.REGSTAT_82_LC_2_12_7/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__394/I                                          ClkMux                         0              3482  RISE       1
I__394/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_81_LC_2_12_3/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_81_LC_2_12_3/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1853  RISE       1
I__206/I                                    LocalMux                       0              4733   1853  RISE       1
I__206/O                                    LocalMux                     486              5219   1853  RISE       1
I__207/I                                    InMux                          0              5219   1853  RISE       1
I__207/O                                    InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_82_LC_2_12_7/in3    LogicCell40_SEQ_MODE_1010      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__394/I                                          ClkMux                         0              3482  RISE       1
I__394/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_82_LC_2_12_7/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_84_LC_2_12_2/lcout
Path End         : generator_inst1.REGSTAT_85_LC_2_12_4/in3
Capture Clock    : generator_inst1.REGSTAT_85_LC_2_12_4/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__394/I                                          ClkMux                         0              3482  RISE       1
I__394/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_84_LC_2_12_2/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_84_LC_2_12_2/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1853  RISE       1
I__214/I                                    LocalMux                       0              4733   1853  RISE       1
I__214/O                                    LocalMux                     486              5219   1853  RISE       1
I__215/I                                    InMux                          0              5219   1853  RISE       1
I__215/O                                    InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_85_LC_2_12_4/in3    LogicCell40_SEQ_MODE_1010      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__394/I                                          ClkMux                         0              3482  RISE       1
I__394/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_85_LC_2_12_4/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_83_LC_2_12_0/lcout
Path End         : generator_inst1.REGSTAT_84_LC_2_12_2/in3
Capture Clock    : generator_inst1.REGSTAT_84_LC_2_12_2/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__394/I                                          ClkMux                         0              3482  RISE       1
I__394/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_83_LC_2_12_0/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_83_LC_2_12_0/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1853  RISE       1
I__216/I                                    LocalMux                       0              4733   1853  RISE       1
I__216/O                                    LocalMux                     486              5219   1853  RISE       1
I__217/I                                    InMux                          0              5219   1853  RISE       1
I__217/O                                    InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_84_LC_2_12_2/in3    LogicCell40_SEQ_MODE_1011      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__394/I                                          ClkMux                         0              3482  RISE       1
I__394/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_84_LC_2_12_2/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_21_LC_1_15_7/lcout
Path End         : generator_inst1.REGSTAT_22_LC_1_15_4/in3
Capture Clock    : generator_inst1.REGSTAT_22_LC_1_15_4/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__381/I                                          ClkMux                         0              3482  RISE       1
I__381/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_21_LC_1_15_7/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_21_LC_1_15_7/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1853  RISE       1
I__188/I                                    LocalMux                       0              4733   1853  RISE       1
I__188/O                                    LocalMux                     486              5219   1853  RISE       1
I__189/I                                    InMux                          0              5219   1853  RISE       1
I__189/O                                    InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_22_LC_1_15_4/in3    LogicCell40_SEQ_MODE_1010      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__381/I                                          ClkMux                         0              3482  RISE       1
I__381/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_22_LC_1_15_4/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_23_LC_1_15_5/lcout
Path End         : generator_inst1.REGSTAT_24_LC_1_15_0/in3
Capture Clock    : generator_inst1.REGSTAT_24_LC_1_15_0/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__381/I                                          ClkMux                         0              3482  RISE       1
I__381/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_23_LC_1_15_5/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_23_LC_1_15_5/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1853  RISE       1
I__190/I                                    LocalMux                       0              4733   1853  RISE       1
I__190/O                                    LocalMux                     486              5219   1853  RISE       1
I__191/I                                    InMux                          0              5219   1853  RISE       1
I__191/O                                    InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_24_LC_1_15_0/in3    LogicCell40_SEQ_MODE_1011      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__381/I                                          ClkMux                         0              3482  RISE       1
I__381/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_24_LC_1_15_0/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_22_LC_1_15_4/lcout
Path End         : generator_inst1.REGSTAT_23_LC_1_15_5/in3
Capture Clock    : generator_inst1.REGSTAT_23_LC_1_15_5/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__381/I                                          ClkMux                         0              3482  RISE       1
I__381/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_22_LC_1_15_4/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_22_LC_1_15_4/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1853  RISE       1
I__192/I                                    LocalMux                       0              4733   1853  RISE       1
I__192/O                                    LocalMux                     486              5219   1853  RISE       1
I__193/I                                    InMux                          0              5219   1853  RISE       1
I__193/O                                    InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_23_LC_1_15_5/in3    LogicCell40_SEQ_MODE_1010      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__381/I                                          ClkMux                         0              3482  RISE       1
I__381/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_23_LC_1_15_5/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_25_LC_1_15_3/lcout
Path End         : generator_inst1.REGSTAT_26_LC_1_15_2/in3
Capture Clock    : generator_inst1.REGSTAT_26_LC_1_15_2/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__381/I                                          ClkMux                         0              3482  RISE       1
I__381/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_25_LC_1_15_3/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_25_LC_1_15_3/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1853  RISE       1
I__194/I                                    LocalMux                       0              4733   1853  RISE       1
I__194/O                                    LocalMux                     486              5219   1853  RISE       1
I__195/I                                    InMux                          0              5219   1853  RISE       1
I__195/O                                    InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_26_LC_1_15_2/in3    LogicCell40_SEQ_MODE_1010      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__381/I                                          ClkMux                         0              3482  RISE       1
I__381/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_26_LC_1_15_2/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_26_LC_1_15_2/lcout
Path End         : generator_inst1.REGSTAT_27_LC_2_16_7/in3
Capture Clock    : generator_inst1.REGSTAT_27_LC_2_16_7/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__381/I                                          ClkMux                         0              3482  RISE       1
I__381/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_26_LC_1_15_2/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_26_LC_1_15_2/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1853  RISE       1
I__263/I                                    LocalMux                       0              4733   1853  RISE       1
I__263/O                                    LocalMux                     486              5219   1853  RISE       1
I__264/I                                    InMux                          0              5219   1853  RISE       1
I__264/O                                    InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_27_LC_2_16_7/in3    LogicCell40_SEQ_MODE_1010      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__382/I                                          ClkMux                         0              3482  RISE       1
I__382/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_27_LC_2_16_7/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_24_LC_1_15_0/lcout
Path End         : generator_inst1.REGSTAT_25_LC_1_15_3/in3
Capture Clock    : generator_inst1.REGSTAT_25_LC_1_15_3/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__381/I                                          ClkMux                         0              3482  RISE       1
I__381/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_24_LC_1_15_0/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_24_LC_1_15_0/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1853  RISE       1
I__196/I                                    LocalMux                       0              4733   1853  RISE       1
I__196/O                                    LocalMux                     486              5219   1853  RISE       1
I__197/I                                    InMux                          0              5219   1853  RISE       1
I__197/O                                    InMux                        382              5601   1853  RISE       1
generator_inst1.REGSTAT_25_LC_1_15_3/in3    LogicCell40_SEQ_MODE_1010      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__381/I                                          ClkMux                         0              3482  RISE       1
I__381/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_25_LC_1_15_3/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGDYN_0_LC_1_14_7/lcout
Path End         : generator_inst1.REGDYN_1_LC_1_14_0/in3
Capture Clock    : generator_inst1.REGDYN_1_LC_1_14_0/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__383/I                                          ClkMux                         0              3482  RISE       1
I__383/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_0_LC_1_14_7/clk            LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGDYN_0_LC_1_14_7/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1853  RISE       1
I__198/I                                  LocalMux                       0              4733   1853  RISE       1
I__198/O                                  LocalMux                     486              5219   1853  RISE       1
I__199/I                                  InMux                          0              5219   1853  RISE       1
I__199/O                                  InMux                        382              5601   1853  RISE       1
generator_inst1.REGDYN_1_LC_1_14_0/in3    LogicCell40_SEQ_MODE_1010      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__383/I                                          ClkMux                         0              3482  RISE       1
I__383/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_1_LC_1_14_0/clk            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGDYN_4_LC_1_14_6/lcout
Path End         : generator_inst1.REGDYN_5_LC_1_14_5/in3
Capture Clock    : generator_inst1.REGDYN_5_LC_1_14_5/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__383/I                                          ClkMux                         0              3482  RISE       1
I__383/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_4_LC_1_14_6/clk            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGDYN_4_LC_1_14_6/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1853  RISE       1
I__146/I                                  LocalMux                       0              4733   1853  RISE       1
I__146/O                                  LocalMux                     486              5219   1853  RISE       1
I__147/I                                  InMux                          0              5219   1853  RISE       1
I__147/O                                  InMux                        382              5601   1853  RISE       1
generator_inst1.REGDYN_5_LC_1_14_5/in3    LogicCell40_SEQ_MODE_1010      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__383/I                                          ClkMux                         0              3482  RISE       1
I__383/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_5_LC_1_14_5/clk            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGDYN_5_LC_1_14_5/lcout
Path End         : generator_inst1.REGDYN_6_LC_1_14_3/in3
Capture Clock    : generator_inst1.REGDYN_6_LC_1_14_3/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__383/I                                          ClkMux                         0              3482  RISE       1
I__383/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_5_LC_1_14_5/clk            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGDYN_5_LC_1_14_5/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1853  RISE       1
I__150/I                                  LocalMux                       0              4733   1853  RISE       1
I__150/O                                  LocalMux                     486              5219   1853  RISE       1
I__151/I                                  InMux                          0              5219   1853  RISE       1
I__151/O                                  InMux                        382              5601   1853  RISE       1
generator_inst1.REGDYN_6_LC_1_14_3/in3    LogicCell40_SEQ_MODE_1011      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__383/I                                          ClkMux                         0              3482  RISE       1
I__383/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_6_LC_1_14_3/clk            LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGDYN_7_LC_1_14_4/lcout
Path End         : generator_inst1.REGDYN_8_LC_1_13_1/in3
Capture Clock    : generator_inst1.REGDYN_8_LC_1_13_1/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__383/I                                          ClkMux                         0              3482  RISE       1
I__383/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_7_LC_1_14_4/clk            LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGDYN_7_LC_1_14_4/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1853  RISE       1
I__152/I                                  LocalMux                       0              4733   1853  RISE       1
I__152/O                                  LocalMux                     486              5219   1853  RISE       1
I__153/I                                  InMux                          0              5219   1853  RISE       1
I__153/O                                  InMux                        382              5601   1853  RISE       1
generator_inst1.REGDYN_8_LC_1_13_1/in3    LogicCell40_SEQ_MODE_1011      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__386/I                                          ClkMux                         0              3482  RISE       1
I__386/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_8_LC_1_13_1/clk            LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGDYN_6_LC_1_14_3/lcout
Path End         : generator_inst1.REGDYN_7_LC_1_14_4/in3
Capture Clock    : generator_inst1.REGDYN_7_LC_1_14_4/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__383/I                                          ClkMux                         0              3482  RISE       1
I__383/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_6_LC_1_14_3/clk            LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGDYN_6_LC_1_14_3/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1853  RISE       1
I__154/I                                  LocalMux                       0              4733   1853  RISE       1
I__154/O                                  LocalMux                     486              5219   1853  RISE       1
I__155/I                                  InMux                          0              5219   1853  RISE       1
I__155/O                                  InMux                        382              5601   1853  RISE       1
generator_inst1.REGDYN_7_LC_1_14_4/in3    LogicCell40_SEQ_MODE_1011      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__383/I                                          ClkMux                         0              3482  RISE       1
I__383/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_7_LC_1_14_4/clk            LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGDYN_3_LC_1_14_2/lcout
Path End         : generator_inst1.REGDYN_4_LC_1_14_6/in3
Capture Clock    : generator_inst1.REGDYN_4_LC_1_14_6/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__383/I                                          ClkMux                         0              3482  RISE       1
I__383/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_3_LC_1_14_2/clk            LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGDYN_3_LC_1_14_2/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1853  RISE       1
I__148/I                                  LocalMux                       0              4733   1853  RISE       1
I__148/O                                  LocalMux                     486              5219   1853  RISE       1
I__149/I                                  InMux                          0              5219   1853  RISE       1
I__149/O                                  InMux                        382              5601   1853  RISE       1
generator_inst1.REGDYN_4_LC_1_14_6/in3    LogicCell40_SEQ_MODE_1010      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__383/I                                          ClkMux                         0              3482  RISE       1
I__383/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_4_LC_1_14_6/clk            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGDYN_2_LC_1_14_1/lcout
Path End         : generator_inst1.REGDYN_3_LC_1_14_2/in3
Capture Clock    : generator_inst1.REGDYN_3_LC_1_14_2/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__383/I                                          ClkMux                         0              3482  RISE       1
I__383/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_2_LC_1_14_1/clk            LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGDYN_2_LC_1_14_1/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1853  RISE       1
I__156/I                                  LocalMux                       0              4733   1853  RISE       1
I__156/O                                  LocalMux                     486              5219   1853  RISE       1
I__157/I                                  InMux                          0              5219   1853  RISE       1
I__157/O                                  InMux                        382              5601   1853  RISE       1
generator_inst1.REGDYN_3_LC_1_14_2/in3    LogicCell40_SEQ_MODE_1011      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__383/I                                          ClkMux                         0              3482  RISE       1
I__383/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_3_LC_1_14_2/clk            LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGDYN_1_LC_1_14_0/lcout
Path End         : generator_inst1.REGDYN_2_LC_1_14_1/in3
Capture Clock    : generator_inst1.REGDYN_2_LC_1_14_1/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__383/I                                          ClkMux                         0              3482  RISE       1
I__383/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_1_LC_1_14_0/clk            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGDYN_1_LC_1_14_0/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1853  RISE       1
I__158/I                                  LocalMux                       0              4733   1853  RISE       1
I__158/O                                  LocalMux                     486              5219   1853  RISE       1
I__159/I                                  InMux                          0              5219   1853  RISE       1
I__159/O                                  InMux                        382              5601   1853  RISE       1
generator_inst1.REGDYN_2_LC_1_14_1/in3    LogicCell40_SEQ_MODE_1011      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__383/I                                          ClkMux                         0              3482  RISE       1
I__383/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_2_LC_1_14_1/clk            LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGDYN_10_LC_1_13_7/lcout
Path End         : generator_inst1.REGDYN_11_LC_1_13_6/in3
Capture Clock    : generator_inst1.REGDYN_11_LC_1_13_6/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__386/I                                          ClkMux                         0              3482  RISE       1
I__386/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_10_LC_1_13_7/clk           LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGDYN_10_LC_1_13_7/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1853  RISE       1
I__160/I                                   LocalMux                       0              4733   1853  RISE       1
I__160/O                                   LocalMux                     486              5219   1853  RISE       1
I__161/I                                   InMux                          0              5219   1853  RISE       1
I__161/O                                   InMux                        382              5601   1853  RISE       1
generator_inst1.REGDYN_11_LC_1_13_6/in3    LogicCell40_SEQ_MODE_1011      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__386/I                                          ClkMux                         0              3482  RISE       1
I__386/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_11_LC_1_13_6/clk           LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGDYN_11_LC_1_13_6/lcout
Path End         : generator_inst1.REGDYN_12_LC_1_13_2/in3
Capture Clock    : generator_inst1.REGDYN_12_LC_1_13_2/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__386/I                                          ClkMux                         0              3482  RISE       1
I__386/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_11_LC_1_13_6/clk           LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGDYN_11_LC_1_13_6/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1853  RISE       1
I__164/I                                   LocalMux                       0              4733   1853  RISE       1
I__164/O                                   LocalMux                     486              5219   1853  RISE       1
I__165/I                                   InMux                          0              5219   1853  RISE       1
I__165/O                                   InMux                        382              5601   1853  RISE       1
generator_inst1.REGDYN_12_LC_1_13_2/in3    LogicCell40_SEQ_MODE_1010      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__386/I                                          ClkMux                         0              3482  RISE       1
I__386/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_12_LC_1_13_2/clk           LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGDYN_14_LC_1_13_4/lcout
Path End         : generator_inst1.REGDYN_15_LC_1_13_5/in3
Capture Clock    : generator_inst1.REGDYN_15_LC_1_13_5/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__386/I                                          ClkMux                         0              3482  RISE       1
I__386/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_14_LC_1_13_4/clk           LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGDYN_14_LC_1_13_4/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1853  RISE       1
I__121/I                                   LocalMux                       0              4733   1853  RISE       1
I__121/O                                   LocalMux                     486              5219   1853  RISE       1
I__122/I                                   InMux                          0              5219   1853  RISE       1
I__122/O                                   InMux                        382              5601   1853  RISE       1
generator_inst1.REGDYN_15_LC_1_13_5/in3    LogicCell40_SEQ_MODE_1011      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__386/I                                          ClkMux                         0              3482  RISE       1
I__386/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_15_LC_1_13_5/clk           LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGDYN_13_LC_1_13_3/lcout
Path End         : generator_inst1.REGDYN_14_LC_1_13_4/in3
Capture Clock    : generator_inst1.REGDYN_14_LC_1_13_4/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__386/I                                          ClkMux                         0              3482  RISE       1
I__386/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_13_LC_1_13_3/clk           LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGDYN_13_LC_1_13_3/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1853  RISE       1
I__123/I                                   LocalMux                       0              4733   1853  RISE       1
I__123/O                                   LocalMux                     486              5219   1853  RISE       1
I__124/I                                   InMux                          0              5219   1853  RISE       1
I__124/O                                   InMux                        382              5601   1853  RISE       1
generator_inst1.REGDYN_14_LC_1_13_4/in3    LogicCell40_SEQ_MODE_1010      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__386/I                                          ClkMux                         0              3482  RISE       1
I__386/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_14_LC_1_13_4/clk           LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGDYN_12_LC_1_13_2/lcout
Path End         : generator_inst1.REGDYN_13_LC_1_13_3/in3
Capture Clock    : generator_inst1.REGDYN_13_LC_1_13_3/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__386/I                                          ClkMux                         0              3482  RISE       1
I__386/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_12_LC_1_13_2/clk           LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGDYN_12_LC_1_13_2/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1853  RISE       1
I__125/I                                   LocalMux                       0              4733   1853  RISE       1
I__125/O                                   LocalMux                     486              5219   1853  RISE       1
I__126/I                                   InMux                          0              5219   1853  RISE       1
I__126/O                                   InMux                        382              5601   1853  RISE       1
generator_inst1.REGDYN_13_LC_1_13_3/in3    LogicCell40_SEQ_MODE_1011      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__386/I                                          ClkMux                         0              3482  RISE       1
I__386/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_13_LC_1_13_3/clk           LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGDYN_8_LC_1_13_1/lcout
Path End         : generator_inst1.REGDYN_9_LC_1_13_0/in3
Capture Clock    : generator_inst1.REGDYN_9_LC_1_13_0/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__386/I                                          ClkMux                         0              3482  RISE       1
I__386/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_8_LC_1_13_1/clk            LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGDYN_8_LC_1_13_1/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1853  RISE       1
I__127/I                                  LocalMux                       0              4733   1853  RISE       1
I__127/O                                  LocalMux                     486              5219   1853  RISE       1
I__128/I                                  InMux                          0              5219   1853  RISE       1
I__128/O                                  InMux                        382              5601   1853  RISE       1
generator_inst1.REGDYN_9_LC_1_13_0/in3    LogicCell40_SEQ_MODE_1011      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__386/I                                          ClkMux                         0              3482  RISE       1
I__386/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_9_LC_1_13_0/clk            LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGDYN_9_LC_1_13_0/lcout
Path End         : generator_inst1.REGDYN_10_LC_1_13_7/in3
Capture Clock    : generator_inst1.REGDYN_10_LC_1_13_7/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__386/I                                          ClkMux                         0              3482  RISE       1
I__386/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_9_LC_1_13_0/clk            LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGDYN_9_LC_1_13_0/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1853  RISE       1
I__162/I                                  LocalMux                       0              4733   1853  RISE       1
I__162/O                                  LocalMux                     486              5219   1853  RISE       1
I__163/I                                  InMux                          0              5219   1853  RISE       1
I__163/O                                  InMux                        382              5601   1853  RISE       1
generator_inst1.REGDYN_10_LC_1_13_7/in3   LogicCell40_SEQ_MODE_1010      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__386/I                                          ClkMux                         0              3482  RISE       1
I__386/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_10_LC_1_13_7/clk           LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.signal_out_LC_1_12_0/lcout
Path End         : receptor_inst1.signal_out_LC_1_12_1/in3
Capture Clock    : receptor_inst1.signal_out_LC_1_12_1/clk
Setup Constraint : 3920p
Path slack       : 1853p

Capture Clock Arrival Time (top|CLK:R#2)   3920
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             7454

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__390/I                                          ClkMux                         0              3482  RISE       1
I__390/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.signal_out_LC_1_12_0/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.signal_out_LC_1_12_0/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1853  RISE       1
I__135/I                                    LocalMux                       0              4733   1853  RISE       1
I__135/O                                    LocalMux                     486              5219   1853  RISE       1
I__136/I                                    InMux                          0              5219   1853  RISE       1
I__136/O                                    InMux                        382              5601   1853  RISE       1
receptor_inst1.signal_out_LC_1_12_1/in3     LogicCell40_SEQ_MODE_1010      0              5601   1853  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__390/I                                          ClkMux                         0              3482  RISE       1
I__390/O                                          ClkMux                       455              3937  RISE       1
receptor_inst1.signal_out_LC_1_12_1/clk           LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_27_LC_2_16_7/sr
Capture Clock    : generator_inst1.REGSTAT_27_LC_2_16_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__346/I                                       SRMux                          0              6755   +INF  FALL       1
I__346/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_27_LC_2_16_7/sr        LogicCell40_SEQ_MODE_1010      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__382/I                                          ClkMux                         0              3482  RISE       1
I__382/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_27_LC_2_16_7/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_32_LC_2_16_6/sr
Capture Clock    : generator_inst1.REGSTAT_32_LC_2_16_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7233
---------------------------------------   ---- 
End-of-path arrival time (ps)             7233
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  FALL       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  FALL       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       710               710   +INF  FALL       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               710   +INF  FALL       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1392   +INF  FALL       1
I__142/I                                       Odrv4                          0              1392   +INF  FALL       1
I__142/O                                       Odrv4                        548              1940   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1940   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2488   +INF  FALL       1
I__144/I                                       LocalMux                       0              2488   +INF  FALL       1
I__144/O                                       LocalMux                     455              2943   +INF  FALL       1
I__145/I                                       InMux                          0              2943   +INF  FALL       1
I__145/O                                       InMux                        320              3263   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3263   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3687   +INF  FALL       1
I__137/I                                       Odrv4                          0              3687   +INF  FALL       1
I__137/O                                       Odrv4                        548              4235   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4235   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4783   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4783   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4989   +INF  FALL       1
I__140/I                                       LocalMux                       0              4989   +INF  FALL       1
I__140/O                                       LocalMux                     455              5444   +INF  FALL       1
I__141/I                                       IoInMux                        0              5444   +INF  FALL       1
I__141/O                                       IoInMux                      320              5765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5765   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6592   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6592   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6592   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6592   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6705   +INF  FALL       1
I__346/I                                       SRMux                          0              6705   +INF  FALL       1
I__346/O                                       SRMux                        527              7233   +INF  FALL       1
generator_inst1.REGSTAT_32_LC_2_16_6/sr        LogicCell40_SEQ_MODE_1010      0              7233   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__382/I                                          ClkMux                         0              3482  RISE       1
I__382/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_32_LC_2_16_6/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELDYN
Path End         : generator_inst1.REGSTAT_21_LC_1_15_7/ce
Capture Clock    : generator_inst1.REGSTAT_21_LC_1_15_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6270
---------------------------------------   ---- 
End-of-path arrival time (ps)             6270
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELDYN                                                 top                            0                 0   +INF  RISE       1
SELDYN_ibuf_iopad/PACKAGEPIN:in                        IO_PAD                         0                 0   +INF  RISE       1
SELDYN_ibuf_iopad/DOUT                                 IO_PAD                       760               760   +INF  RISE       1
SELDYN_ibuf_preio/PADIN                                PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELDYN_ibuf_preio/DIN0                                 PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__168/I                                               Odrv4                          0              1442   +INF  FALL       1
I__168/O                                               Odrv4                        548              1990   +INF  FALL       1
I__169/I                                               Span4Mux_v                     0              1990   +INF  FALL       1
I__169/O                                               Span4Mux_v                   548              2538   +INF  FALL       1
I__170/I                                               LocalMux                       0              2538   +INF  FALL       1
I__170/O                                               LocalMux                     455              2993   +INF  FALL       1
I__172/I                                               InMux                          0              2993   +INF  FALL       1
I__172/O                                               InMux                        320              3313   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in3                  LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__166/I                                               LocalMux                       0              3737   +INF  FALL       1
I__166/O                                               LocalMux                     455              4192   +INF  FALL       1
I__167/I                                               IoInMux                        0              4192   +INF  FALL       1
I__167/O                                               IoInMux                      320              4512   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4512   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              5339   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              5339   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              5339   +INF  FALL       1
I__364/I                                               GlobalMux                      0              5339   +INF  FALL       1
I__364/O                                               GlobalMux                    114              5453   +INF  FALL       1
I__365/I                                               CEMux                          0              5453   +INF  FALL       1
I__365/O                                               CEMux                        817              6270   +INF  FALL       1
generator_inst1.REGSTAT_21_LC_1_15_7/ce                LogicCell40_SEQ_MODE_1011      0              6270   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__381/I                                          ClkMux                         0              3482  RISE       1
I__381/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_21_LC_1_15_7/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELDYN
Path End         : generator_inst1.REGSTAT_23_LC_1_15_5/ce
Capture Clock    : generator_inst1.REGSTAT_23_LC_1_15_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6220
---------------------------------------   ---- 
End-of-path arrival time (ps)             6220
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELDYN                                                 top                            0                 0   +INF  FALL       1
SELDYN_ibuf_iopad/PACKAGEPIN:in                        IO_PAD                         0                 0   +INF  FALL       1
SELDYN_ibuf_iopad/DOUT                                 IO_PAD                       710               710   +INF  FALL       1
SELDYN_ibuf_preio/PADIN                                PRE_IO_PIN_TYPE_000001         0               710   +INF  FALL       1
SELDYN_ibuf_preio/DIN0                                 PRE_IO_PIN_TYPE_000001       682              1392   +INF  FALL       1
I__168/I                                               Odrv4                          0              1392   +INF  FALL       1
I__168/O                                               Odrv4                        548              1940   +INF  FALL       1
I__169/I                                               Span4Mux_v                     0              1940   +INF  FALL       1
I__169/O                                               Span4Mux_v                   548              2488   +INF  FALL       1
I__170/I                                               LocalMux                       0              2488   +INF  FALL       1
I__170/O                                               LocalMux                     455              2943   +INF  FALL       1
I__172/I                                               InMux                          0              2943   +INF  FALL       1
I__172/O                                               InMux                        320              3263   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in3                  LogicCell40_SEQ_MODE_0000      0              3263   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    424              3687   +INF  FALL       1
I__166/I                                               LocalMux                       0              3687   +INF  FALL       1
I__166/O                                               LocalMux                     455              4142   +INF  FALL       1
I__167/I                                               IoInMux                        0              4142   +INF  FALL       1
I__167/O                                               IoInMux                      320              4462   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4462   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              5289   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              5289   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              5289   +INF  FALL       1
I__364/I                                               GlobalMux                      0              5289   +INF  FALL       1
I__364/O                                               GlobalMux                    114              5403   +INF  FALL       1
I__365/I                                               CEMux                          0              5403   +INF  FALL       1
I__365/O                                               CEMux                        817              6220   +INF  FALL       1
generator_inst1.REGSTAT_23_LC_1_15_5/ce                LogicCell40_SEQ_MODE_1010      0              6220   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__381/I                                          ClkMux                         0              3482  RISE       1
I__381/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_23_LC_1_15_5/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_22_LC_1_15_4/ce
Capture Clock    : generator_inst1.REGSTAT_22_LC_1_15_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__365/I                                               CEMux                          0              4502   +INF  FALL       1
I__365/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_22_LC_1_15_4/ce                LogicCell40_SEQ_MODE_1010      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__381/I                                          ClkMux                         0              3482  RISE       1
I__381/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_22_LC_1_15_4/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_25_LC_1_15_3/ce
Capture Clock    : generator_inst1.REGSTAT_25_LC_1_15_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5269
---------------------------------------   ---- 
End-of-path arrival time (ps)             5269
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  FALL       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  FALL       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       710               710   +INF  FALL       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               710   +INF  FALL       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1392   +INF  FALL       1
I__182/I                                               LocalMux                       0              1392   +INF  FALL       1
I__182/O                                               LocalMux                     455              1847   +INF  FALL       1
I__184/I                                               InMux                          0              1847   +INF  FALL       1
I__184/O                                               InMux                        320              2168   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2168   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2736   +INF  FALL       1
I__166/I                                               LocalMux                       0              2736   +INF  FALL       1
I__166/O                                               LocalMux                     455              3191   +INF  FALL       1
I__167/I                                               IoInMux                        0              3191   +INF  FALL       1
I__167/O                                               IoInMux                      320              3511   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3511   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4338   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4338   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4338   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4338   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4452   +INF  FALL       1
I__365/I                                               CEMux                          0              4452   +INF  FALL       1
I__365/O                                               CEMux                        817              5269   +INF  FALL       1
generator_inst1.REGSTAT_25_LC_1_15_3/ce                LogicCell40_SEQ_MODE_1010      0              5269   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__381/I                                          ClkMux                         0              3482  RISE       1
I__381/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_25_LC_1_15_3/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_31_LC_2_16_5/sr
Capture Clock    : generator_inst1.REGSTAT_31_LC_2_16_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__346/I                                       SRMux                          0              6755   +INF  FALL       1
I__346/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_31_LC_2_16_5/sr        LogicCell40_SEQ_MODE_1011      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__382/I                                          ClkMux                         0              3482  RISE       1
I__382/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_31_LC_2_16_5/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_30_LC_2_16_4/sr
Capture Clock    : generator_inst1.REGSTAT_30_LC_2_16_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__346/I                                       SRMux                          0              6755   +INF  FALL       1
I__346/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_30_LC_2_16_4/sr        LogicCell40_SEQ_MODE_1011      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__382/I                                          ClkMux                         0              3482  RISE       1
I__382/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_30_LC_2_16_4/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_29_LC_2_16_3/sr
Capture Clock    : generator_inst1.REGSTAT_29_LC_2_16_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__346/I                                       SRMux                          0              6755   +INF  FALL       1
I__346/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_29_LC_2_16_3/sr        LogicCell40_SEQ_MODE_1011      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__382/I                                          ClkMux                         0              3482  RISE       1
I__382/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_29_LC_2_16_3/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_28_LC_2_16_1/sr
Capture Clock    : generator_inst1.REGSTAT_28_LC_2_16_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__346/I                                       SRMux                          0              6755   +INF  FALL       1
I__346/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_28_LC_2_16_1/sr        LogicCell40_SEQ_MODE_1011      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__382/I                                          ClkMux                         0              3482  RISE       1
I__382/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_28_LC_2_16_1/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_33_LC_2_16_0/sr
Capture Clock    : generator_inst1.REGSTAT_33_LC_2_16_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__346/I                                       SRMux                          0              6755   +INF  FALL       1
I__346/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_33_LC_2_16_0/sr        LogicCell40_SEQ_MODE_1011      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__382/I                                          ClkMux                         0              3482  RISE       1
I__382/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_33_LC_2_16_0/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELDYN
Path End         : generator_inst1.REGSTAT_26_LC_1_15_2/ce
Capture Clock    : generator_inst1.REGSTAT_26_LC_1_15_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6270
---------------------------------------   ---- 
End-of-path arrival time (ps)             6270
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELDYN                                                 top                            0                 0   +INF  RISE       1
SELDYN_ibuf_iopad/PACKAGEPIN:in                        IO_PAD                         0                 0   +INF  RISE       1
SELDYN_ibuf_iopad/DOUT                                 IO_PAD                       760               760   +INF  RISE       1
SELDYN_ibuf_preio/PADIN                                PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELDYN_ibuf_preio/DIN0                                 PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__168/I                                               Odrv4                          0              1442   +INF  FALL       1
I__168/O                                               Odrv4                        548              1990   +INF  FALL       1
I__169/I                                               Span4Mux_v                     0              1990   +INF  FALL       1
I__169/O                                               Span4Mux_v                   548              2538   +INF  FALL       1
I__170/I                                               LocalMux                       0              2538   +INF  FALL       1
I__170/O                                               LocalMux                     455              2993   +INF  FALL       1
I__172/I                                               InMux                          0              2993   +INF  FALL       1
I__172/O                                               InMux                        320              3313   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in3                  LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__166/I                                               LocalMux                       0              3737   +INF  FALL       1
I__166/O                                               LocalMux                     455              4192   +INF  FALL       1
I__167/I                                               IoInMux                        0              4192   +INF  FALL       1
I__167/O                                               IoInMux                      320              4512   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4512   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              5339   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              5339   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              5339   +INF  FALL       1
I__364/I                                               GlobalMux                      0              5339   +INF  FALL       1
I__364/O                                               GlobalMux                    114              5453   +INF  FALL       1
I__365/I                                               CEMux                          0              5453   +INF  FALL       1
I__365/O                                               CEMux                        817              6270   +INF  FALL       1
generator_inst1.REGSTAT_26_LC_1_15_2/ce                LogicCell40_SEQ_MODE_1010      0              6270   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__381/I                                          ClkMux                         0              3482  RISE       1
I__381/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_26_LC_1_15_2/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELDYN
Path End         : generator_inst1.REGSTAT_24_LC_1_15_0/ce
Capture Clock    : generator_inst1.REGSTAT_24_LC_1_15_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6270
---------------------------------------   ---- 
End-of-path arrival time (ps)             6270
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELDYN                                                 top                            0                 0   +INF  RISE       1
SELDYN_ibuf_iopad/PACKAGEPIN:in                        IO_PAD                         0                 0   +INF  RISE       1
SELDYN_ibuf_iopad/DOUT                                 IO_PAD                       760               760   +INF  RISE       1
SELDYN_ibuf_preio/PADIN                                PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELDYN_ibuf_preio/DIN0                                 PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__168/I                                               Odrv4                          0              1442   +INF  FALL       1
I__168/O                                               Odrv4                        548              1990   +INF  FALL       1
I__169/I                                               Span4Mux_v                     0              1990   +INF  FALL       1
I__169/O                                               Span4Mux_v                   548              2538   +INF  FALL       1
I__170/I                                               LocalMux                       0              2538   +INF  FALL       1
I__170/O                                               LocalMux                     455              2993   +INF  FALL       1
I__172/I                                               InMux                          0              2993   +INF  FALL       1
I__172/O                                               InMux                        320              3313   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in3                  LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__166/I                                               LocalMux                       0              3737   +INF  FALL       1
I__166/O                                               LocalMux                     455              4192   +INF  FALL       1
I__167/I                                               IoInMux                        0              4192   +INF  FALL       1
I__167/O                                               IoInMux                      320              4512   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4512   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              5339   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              5339   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              5339   +INF  FALL       1
I__364/I                                               GlobalMux                      0              5339   +INF  FALL       1
I__364/O                                               GlobalMux                    114              5453   +INF  FALL       1
I__365/I                                               CEMux                          0              5453   +INF  FALL       1
I__365/O                                               CEMux                        817              6270   +INF  FALL       1
generator_inst1.REGSTAT_24_LC_1_15_0/ce                LogicCell40_SEQ_MODE_1011      0              6270   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__381/I                                          ClkMux                         0              3482  RISE       1
I__381/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_24_LC_1_15_0/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : receptor_inst1.signal_out_LC_1_12_1/lcout
Path End         : signal_out
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|CLK:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          8442
---------------------------------------   ----- 
End-of-path arrival time (ps)             13175
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__390/I                                          ClkMux                         0              3482  RISE       1
I__390/O                                          ClkMux                       455              3937  RISE       1
receptor_inst1.signal_out_LC_1_12_1/clk           LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
receptor_inst1.signal_out_LC_1_12_1/lcout  LogicCell40_SEQ_MODE_1010    796              4733   +INF  RISE       1
I__129/I                                   Odrv4                          0              4733   +INF  RISE       1
I__129/O                                   Odrv4                        517              5250   +INF  RISE       1
I__130/I                                   IoSpan4Mux                     0              5250   +INF  RISE       1
I__130/O                                   IoSpan4Mux                   424              5674   +INF  RISE       1
I__131/I                                   IoSpan4Mux                     0              5674   +INF  RISE       1
I__131/O                                   IoSpan4Mux                   424              6097   +INF  RISE       1
I__132/I                                   IoSpan4Mux                     0              6097   +INF  RISE       1
I__132/O                                   IoSpan4Mux                   424              6521   +INF  RISE       1
I__133/I                                   LocalMux                       0              6521   +INF  RISE       1
I__133/O                                   LocalMux                     486              7007   +INF  RISE       1
I__134/I                                   IoInMux                        0              7007   +INF  RISE       1
I__134/O                                   IoInMux                      382              7390   +INF  RISE       1
signal_out_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001         0              7390   +INF  RISE       1
signal_out_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001      3297             10687   +INF  FALL       1
signal_out_obuf_iopad/DIN                  IO_PAD                         0             10687   +INF  FALL       1
signal_out_obuf_iopad/PACKAGEPIN:out       IO_PAD                      2488             13175   +INF  FALL       1
signal_out                                 top                            0             13175   +INF  FALL       1


++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELDYN
Path End         : generator_inst1.REGDYN_0_LC_1_14_7/ce
Capture Clock    : generator_inst1.REGDYN_0_LC_1_14_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4357
---------------------------------------   ---- 
End-of-path arrival time (ps)             4357
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELDYN                                 top                            0                 0   +INF  RISE       1
SELDYN_ibuf_iopad/PACKAGEPIN:in        IO_PAD                         0                 0   +INF  RISE       1
SELDYN_ibuf_iopad/DOUT                 IO_PAD                       760               760   +INF  RISE       1
SELDYN_ibuf_preio/PADIN                PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELDYN_ibuf_preio/DIN0                 PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__168/I                               Odrv4                          0              1442   +INF  FALL       1
I__168/O                               Odrv4                        548              1990   +INF  FALL       1
I__169/I                               Span4Mux_v                     0              1990   +INF  FALL       1
I__169/O                               Span4Mux_v                   548              2538   +INF  FALL       1
I__171/I                               Span4Mux_v                     0              2538   +INF  FALL       1
I__171/O                               Span4Mux_v                   548              3086   +INF  FALL       1
I__173/I                               LocalMux                       0              3086   +INF  FALL       1
I__173/O                               LocalMux                     455              3541   +INF  FALL       1
I__175/I                               CEMux                          0              3541   +INF  FALL       1
I__175/O                               CEMux                        817              4357   +INF  FALL       1
generator_inst1.REGDYN_0_LC_1_14_7/ce  LogicCell40_SEQ_MODE_1011      0              4357   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__383/I                                          ClkMux                         0              3482  RISE       1
I__383/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_0_LC_1_14_7/clk            LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELDYN
Path End         : generator_inst1.REGDYN_4_LC_1_14_6/ce
Capture Clock    : generator_inst1.REGDYN_4_LC_1_14_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4357
---------------------------------------   ---- 
End-of-path arrival time (ps)             4357
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELDYN                                 top                            0                 0   +INF  RISE       1
SELDYN_ibuf_iopad/PACKAGEPIN:in        IO_PAD                         0                 0   +INF  RISE       1
SELDYN_ibuf_iopad/DOUT                 IO_PAD                       760               760   +INF  RISE       1
SELDYN_ibuf_preio/PADIN                PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELDYN_ibuf_preio/DIN0                 PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__168/I                               Odrv4                          0              1442   +INF  FALL       1
I__168/O                               Odrv4                        548              1990   +INF  FALL       1
I__169/I                               Span4Mux_v                     0              1990   +INF  FALL       1
I__169/O                               Span4Mux_v                   548              2538   +INF  FALL       1
I__171/I                               Span4Mux_v                     0              2538   +INF  FALL       1
I__171/O                               Span4Mux_v                   548              3086   +INF  FALL       1
I__173/I                               LocalMux                       0              3086   +INF  FALL       1
I__173/O                               LocalMux                     455              3541   +INF  FALL       1
I__175/I                               CEMux                          0              3541   +INF  FALL       1
I__175/O                               CEMux                        817              4357   +INF  FALL       1
generator_inst1.REGDYN_4_LC_1_14_6/ce  LogicCell40_SEQ_MODE_1010      0              4357   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__383/I                                          ClkMux                         0              3482  RISE       1
I__383/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_4_LC_1_14_6/clk            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELDYN
Path End         : generator_inst1.REGDYN_5_LC_1_14_5/ce
Capture Clock    : generator_inst1.REGDYN_5_LC_1_14_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4357
---------------------------------------   ---- 
End-of-path arrival time (ps)             4357
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELDYN                                 top                            0                 0   +INF  RISE       1
SELDYN_ibuf_iopad/PACKAGEPIN:in        IO_PAD                         0                 0   +INF  RISE       1
SELDYN_ibuf_iopad/DOUT                 IO_PAD                       760               760   +INF  RISE       1
SELDYN_ibuf_preio/PADIN                PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELDYN_ibuf_preio/DIN0                 PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__168/I                               Odrv4                          0              1442   +INF  FALL       1
I__168/O                               Odrv4                        548              1990   +INF  FALL       1
I__169/I                               Span4Mux_v                     0              1990   +INF  FALL       1
I__169/O                               Span4Mux_v                   548              2538   +INF  FALL       1
I__171/I                               Span4Mux_v                     0              2538   +INF  FALL       1
I__171/O                               Span4Mux_v                   548              3086   +INF  FALL       1
I__173/I                               LocalMux                       0              3086   +INF  FALL       1
I__173/O                               LocalMux                     455              3541   +INF  FALL       1
I__175/I                               CEMux                          0              3541   +INF  FALL       1
I__175/O                               CEMux                        817              4357   +INF  FALL       1
generator_inst1.REGDYN_5_LC_1_14_5/ce  LogicCell40_SEQ_MODE_1010      0              4357   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__383/I                                          ClkMux                         0              3482  RISE       1
I__383/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_5_LC_1_14_5/clk            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELDYN
Path End         : generator_inst1.REGDYN_7_LC_1_14_4/ce
Capture Clock    : generator_inst1.REGDYN_7_LC_1_14_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4357
---------------------------------------   ---- 
End-of-path arrival time (ps)             4357
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELDYN                                 top                            0                 0   +INF  RISE       1
SELDYN_ibuf_iopad/PACKAGEPIN:in        IO_PAD                         0                 0   +INF  RISE       1
SELDYN_ibuf_iopad/DOUT                 IO_PAD                       760               760   +INF  RISE       1
SELDYN_ibuf_preio/PADIN                PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELDYN_ibuf_preio/DIN0                 PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__168/I                               Odrv4                          0              1442   +INF  FALL       1
I__168/O                               Odrv4                        548              1990   +INF  FALL       1
I__169/I                               Span4Mux_v                     0              1990   +INF  FALL       1
I__169/O                               Span4Mux_v                   548              2538   +INF  FALL       1
I__171/I                               Span4Mux_v                     0              2538   +INF  FALL       1
I__171/O                               Span4Mux_v                   548              3086   +INF  FALL       1
I__173/I                               LocalMux                       0              3086   +INF  FALL       1
I__173/O                               LocalMux                     455              3541   +INF  FALL       1
I__175/I                               CEMux                          0              3541   +INF  FALL       1
I__175/O                               CEMux                        817              4357   +INF  FALL       1
generator_inst1.REGDYN_7_LC_1_14_4/ce  LogicCell40_SEQ_MODE_1011      0              4357   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__383/I                                          ClkMux                         0              3482  RISE       1
I__383/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_7_LC_1_14_4/clk            LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELDYN
Path End         : generator_inst1.REGDYN_6_LC_1_14_3/ce
Capture Clock    : generator_inst1.REGDYN_6_LC_1_14_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4357
---------------------------------------   ---- 
End-of-path arrival time (ps)             4357
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELDYN                                 top                            0                 0   +INF  RISE       1
SELDYN_ibuf_iopad/PACKAGEPIN:in        IO_PAD                         0                 0   +INF  RISE       1
SELDYN_ibuf_iopad/DOUT                 IO_PAD                       760               760   +INF  RISE       1
SELDYN_ibuf_preio/PADIN                PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELDYN_ibuf_preio/DIN0                 PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__168/I                               Odrv4                          0              1442   +INF  FALL       1
I__168/O                               Odrv4                        548              1990   +INF  FALL       1
I__169/I                               Span4Mux_v                     0              1990   +INF  FALL       1
I__169/O                               Span4Mux_v                   548              2538   +INF  FALL       1
I__171/I                               Span4Mux_v                     0              2538   +INF  FALL       1
I__171/O                               Span4Mux_v                   548              3086   +INF  FALL       1
I__173/I                               LocalMux                       0              3086   +INF  FALL       1
I__173/O                               LocalMux                     455              3541   +INF  FALL       1
I__175/I                               CEMux                          0              3541   +INF  FALL       1
I__175/O                               CEMux                        817              4357   +INF  FALL       1
generator_inst1.REGDYN_6_LC_1_14_3/ce  LogicCell40_SEQ_MODE_1011      0              4357   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__383/I                                          ClkMux                         0              3482  RISE       1
I__383/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_6_LC_1_14_3/clk            LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELDYN
Path End         : generator_inst1.REGDYN_3_LC_1_14_2/ce
Capture Clock    : generator_inst1.REGDYN_3_LC_1_14_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4357
---------------------------------------   ---- 
End-of-path arrival time (ps)             4357
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELDYN                                 top                            0                 0   +INF  RISE       1
SELDYN_ibuf_iopad/PACKAGEPIN:in        IO_PAD                         0                 0   +INF  RISE       1
SELDYN_ibuf_iopad/DOUT                 IO_PAD                       760               760   +INF  RISE       1
SELDYN_ibuf_preio/PADIN                PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELDYN_ibuf_preio/DIN0                 PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__168/I                               Odrv4                          0              1442   +INF  FALL       1
I__168/O                               Odrv4                        548              1990   +INF  FALL       1
I__169/I                               Span4Mux_v                     0              1990   +INF  FALL       1
I__169/O                               Span4Mux_v                   548              2538   +INF  FALL       1
I__171/I                               Span4Mux_v                     0              2538   +INF  FALL       1
I__171/O                               Span4Mux_v                   548              3086   +INF  FALL       1
I__173/I                               LocalMux                       0              3086   +INF  FALL       1
I__173/O                               LocalMux                     455              3541   +INF  FALL       1
I__175/I                               CEMux                          0              3541   +INF  FALL       1
I__175/O                               CEMux                        817              4357   +INF  FALL       1
generator_inst1.REGDYN_3_LC_1_14_2/ce  LogicCell40_SEQ_MODE_1011      0              4357   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__383/I                                          ClkMux                         0              3482  RISE       1
I__383/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_3_LC_1_14_2/clk            LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELDYN
Path End         : generator_inst1.REGDYN_2_LC_1_14_1/ce
Capture Clock    : generator_inst1.REGDYN_2_LC_1_14_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4357
---------------------------------------   ---- 
End-of-path arrival time (ps)             4357
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELDYN                                 top                            0                 0   +INF  RISE       1
SELDYN_ibuf_iopad/PACKAGEPIN:in        IO_PAD                         0                 0   +INF  RISE       1
SELDYN_ibuf_iopad/DOUT                 IO_PAD                       760               760   +INF  RISE       1
SELDYN_ibuf_preio/PADIN                PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELDYN_ibuf_preio/DIN0                 PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__168/I                               Odrv4                          0              1442   +INF  FALL       1
I__168/O                               Odrv4                        548              1990   +INF  FALL       1
I__169/I                               Span4Mux_v                     0              1990   +INF  FALL       1
I__169/O                               Span4Mux_v                   548              2538   +INF  FALL       1
I__171/I                               Span4Mux_v                     0              2538   +INF  FALL       1
I__171/O                               Span4Mux_v                   548              3086   +INF  FALL       1
I__173/I                               LocalMux                       0              3086   +INF  FALL       1
I__173/O                               LocalMux                     455              3541   +INF  FALL       1
I__175/I                               CEMux                          0              3541   +INF  FALL       1
I__175/O                               CEMux                        817              4357   +INF  FALL       1
generator_inst1.REGDYN_2_LC_1_14_1/ce  LogicCell40_SEQ_MODE_1011      0              4357   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__383/I                                          ClkMux                         0              3482  RISE       1
I__383/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_2_LC_1_14_1/clk            LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELDYN
Path End         : generator_inst1.REGDYN_1_LC_1_14_0/ce
Capture Clock    : generator_inst1.REGDYN_1_LC_1_14_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4357
---------------------------------------   ---- 
End-of-path arrival time (ps)             4357
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELDYN                                 top                            0                 0   +INF  RISE       1
SELDYN_ibuf_iopad/PACKAGEPIN:in        IO_PAD                         0                 0   +INF  RISE       1
SELDYN_ibuf_iopad/DOUT                 IO_PAD                       760               760   +INF  RISE       1
SELDYN_ibuf_preio/PADIN                PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELDYN_ibuf_preio/DIN0                 PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__168/I                               Odrv4                          0              1442   +INF  FALL       1
I__168/O                               Odrv4                        548              1990   +INF  FALL       1
I__169/I                               Span4Mux_v                     0              1990   +INF  FALL       1
I__169/O                               Span4Mux_v                   548              2538   +INF  FALL       1
I__171/I                               Span4Mux_v                     0              2538   +INF  FALL       1
I__171/O                               Span4Mux_v                   548              3086   +INF  FALL       1
I__173/I                               LocalMux                       0              3086   +INF  FALL       1
I__173/O                               LocalMux                     455              3541   +INF  FALL       1
I__175/I                               CEMux                          0              3541   +INF  FALL       1
I__175/O                               CEMux                        817              4357   +INF  FALL       1
generator_inst1.REGDYN_1_LC_1_14_0/ce  LogicCell40_SEQ_MODE_1010      0              4357   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__383/I                                          ClkMux                         0              3482  RISE       1
I__383/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_1_LC_1_14_0/clk            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELDYN
Path End         : generator_inst1.REGDYN_10_LC_1_13_7/ce
Capture Clock    : generator_inst1.REGDYN_10_LC_1_13_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5403
---------------------------------------   ---- 
End-of-path arrival time (ps)             5403
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELDYN                                  top                            0                 0   +INF  FALL       1
SELDYN_ibuf_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  FALL       1
SELDYN_ibuf_iopad/DOUT                  IO_PAD                       710               710   +INF  FALL       1
SELDYN_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               710   +INF  FALL       1
SELDYN_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001       682              1392   +INF  FALL       1
I__168/I                                Odrv4                          0              1392   +INF  FALL       1
I__168/O                                Odrv4                        548              1940   +INF  FALL       1
I__169/I                                Span4Mux_v                     0              1940   +INF  FALL       1
I__169/O                                Span4Mux_v                   548              2488   +INF  FALL       1
I__171/I                                Span4Mux_v                     0              2488   +INF  FALL       1
I__171/O                                Span4Mux_v                   548              3036   +INF  FALL       1
I__174/I                                Span4Mux_v                     0              3036   +INF  FALL       1
I__174/O                                Span4Mux_v                   548              3584   +INF  FALL       1
I__176/I                                Span4Mux_v                     0              3584   +INF  FALL       1
I__176/O                                Span4Mux_v                   548              4132   +INF  FALL       1
I__177/I                                LocalMux                       0              4132   +INF  FALL       1
I__177/O                                LocalMux                     455              4586   +INF  FALL       1
I__179/I                                CEMux                          0              4586   +INF  FALL       1
I__179/O                                CEMux                        817              5403   +INF  FALL       1
generator_inst1.REGDYN_10_LC_1_13_7/ce  LogicCell40_SEQ_MODE_1010      0              5403   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__386/I                                          ClkMux                         0              3482  RISE       1
I__386/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_10_LC_1_13_7/clk           LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELDYN
Path End         : generator_inst1.REGDYN_11_LC_1_13_6/ce
Capture Clock    : generator_inst1.REGDYN_11_LC_1_13_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5403
---------------------------------------   ---- 
End-of-path arrival time (ps)             5403
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELDYN                                  top                            0                 0   +INF  FALL       1
SELDYN_ibuf_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  FALL       1
SELDYN_ibuf_iopad/DOUT                  IO_PAD                       710               710   +INF  FALL       1
SELDYN_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               710   +INF  FALL       1
SELDYN_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001       682              1392   +INF  FALL       1
I__168/I                                Odrv4                          0              1392   +INF  FALL       1
I__168/O                                Odrv4                        548              1940   +INF  FALL       1
I__169/I                                Span4Mux_v                     0              1940   +INF  FALL       1
I__169/O                                Span4Mux_v                   548              2488   +INF  FALL       1
I__171/I                                Span4Mux_v                     0              2488   +INF  FALL       1
I__171/O                                Span4Mux_v                   548              3036   +INF  FALL       1
I__174/I                                Span4Mux_v                     0              3036   +INF  FALL       1
I__174/O                                Span4Mux_v                   548              3584   +INF  FALL       1
I__176/I                                Span4Mux_v                     0              3584   +INF  FALL       1
I__176/O                                Span4Mux_v                   548              4132   +INF  FALL       1
I__177/I                                LocalMux                       0              4132   +INF  FALL       1
I__177/O                                LocalMux                     455              4586   +INF  FALL       1
I__179/I                                CEMux                          0              4586   +INF  FALL       1
I__179/O                                CEMux                        817              5403   +INF  FALL       1
generator_inst1.REGDYN_11_LC_1_13_6/ce  LogicCell40_SEQ_MODE_1011      0              5403   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__386/I                                          ClkMux                         0              3482  RISE       1
I__386/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_11_LC_1_13_6/clk           LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELDYN
Path End         : generator_inst1.REGDYN_15_LC_1_13_5/ce
Capture Clock    : generator_inst1.REGDYN_15_LC_1_13_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5403
---------------------------------------   ---- 
End-of-path arrival time (ps)             5403
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELDYN                                  top                            0                 0   +INF  FALL       1
SELDYN_ibuf_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  FALL       1
SELDYN_ibuf_iopad/DOUT                  IO_PAD                       710               710   +INF  FALL       1
SELDYN_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               710   +INF  FALL       1
SELDYN_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001       682              1392   +INF  FALL       1
I__168/I                                Odrv4                          0              1392   +INF  FALL       1
I__168/O                                Odrv4                        548              1940   +INF  FALL       1
I__169/I                                Span4Mux_v                     0              1940   +INF  FALL       1
I__169/O                                Span4Mux_v                   548              2488   +INF  FALL       1
I__171/I                                Span4Mux_v                     0              2488   +INF  FALL       1
I__171/O                                Span4Mux_v                   548              3036   +INF  FALL       1
I__174/I                                Span4Mux_v                     0              3036   +INF  FALL       1
I__174/O                                Span4Mux_v                   548              3584   +INF  FALL       1
I__176/I                                Span4Mux_v                     0              3584   +INF  FALL       1
I__176/O                                Span4Mux_v                   548              4132   +INF  FALL       1
I__177/I                                LocalMux                       0              4132   +INF  FALL       1
I__177/O                                LocalMux                     455              4586   +INF  FALL       1
I__179/I                                CEMux                          0              4586   +INF  FALL       1
I__179/O                                CEMux                        817              5403   +INF  FALL       1
generator_inst1.REGDYN_15_LC_1_13_5/ce  LogicCell40_SEQ_MODE_1011      0              5403   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__386/I                                          ClkMux                         0              3482  RISE       1
I__386/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_15_LC_1_13_5/clk           LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELDYN
Path End         : generator_inst1.REGDYN_14_LC_1_13_4/ce
Capture Clock    : generator_inst1.REGDYN_14_LC_1_13_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5403
---------------------------------------   ---- 
End-of-path arrival time (ps)             5403
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELDYN                                  top                            0                 0   +INF  FALL       1
SELDYN_ibuf_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  FALL       1
SELDYN_ibuf_iopad/DOUT                  IO_PAD                       710               710   +INF  FALL       1
SELDYN_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               710   +INF  FALL       1
SELDYN_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001       682              1392   +INF  FALL       1
I__168/I                                Odrv4                          0              1392   +INF  FALL       1
I__168/O                                Odrv4                        548              1940   +INF  FALL       1
I__169/I                                Span4Mux_v                     0              1940   +INF  FALL       1
I__169/O                                Span4Mux_v                   548              2488   +INF  FALL       1
I__171/I                                Span4Mux_v                     0              2488   +INF  FALL       1
I__171/O                                Span4Mux_v                   548              3036   +INF  FALL       1
I__174/I                                Span4Mux_v                     0              3036   +INF  FALL       1
I__174/O                                Span4Mux_v                   548              3584   +INF  FALL       1
I__176/I                                Span4Mux_v                     0              3584   +INF  FALL       1
I__176/O                                Span4Mux_v                   548              4132   +INF  FALL       1
I__177/I                                LocalMux                       0              4132   +INF  FALL       1
I__177/O                                LocalMux                     455              4586   +INF  FALL       1
I__179/I                                CEMux                          0              4586   +INF  FALL       1
I__179/O                                CEMux                        817              5403   +INF  FALL       1
generator_inst1.REGDYN_14_LC_1_13_4/ce  LogicCell40_SEQ_MODE_1010      0              5403   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__386/I                                          ClkMux                         0              3482  RISE       1
I__386/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_14_LC_1_13_4/clk           LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELDYN
Path End         : generator_inst1.REGDYN_13_LC_1_13_3/ce
Capture Clock    : generator_inst1.REGDYN_13_LC_1_13_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5403
---------------------------------------   ---- 
End-of-path arrival time (ps)             5403
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELDYN                                  top                            0                 0   +INF  FALL       1
SELDYN_ibuf_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  FALL       1
SELDYN_ibuf_iopad/DOUT                  IO_PAD                       710               710   +INF  FALL       1
SELDYN_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               710   +INF  FALL       1
SELDYN_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001       682              1392   +INF  FALL       1
I__168/I                                Odrv4                          0              1392   +INF  FALL       1
I__168/O                                Odrv4                        548              1940   +INF  FALL       1
I__169/I                                Span4Mux_v                     0              1940   +INF  FALL       1
I__169/O                                Span4Mux_v                   548              2488   +INF  FALL       1
I__171/I                                Span4Mux_v                     0              2488   +INF  FALL       1
I__171/O                                Span4Mux_v                   548              3036   +INF  FALL       1
I__174/I                                Span4Mux_v                     0              3036   +INF  FALL       1
I__174/O                                Span4Mux_v                   548              3584   +INF  FALL       1
I__176/I                                Span4Mux_v                     0              3584   +INF  FALL       1
I__176/O                                Span4Mux_v                   548              4132   +INF  FALL       1
I__177/I                                LocalMux                       0              4132   +INF  FALL       1
I__177/O                                LocalMux                     455              4586   +INF  FALL       1
I__179/I                                CEMux                          0              4586   +INF  FALL       1
I__179/O                                CEMux                        817              5403   +INF  FALL       1
generator_inst1.REGDYN_13_LC_1_13_3/ce  LogicCell40_SEQ_MODE_1011      0              5403   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__386/I                                          ClkMux                         0              3482  RISE       1
I__386/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_13_LC_1_13_3/clk           LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELDYN
Path End         : generator_inst1.REGDYN_12_LC_1_13_2/ce
Capture Clock    : generator_inst1.REGDYN_12_LC_1_13_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5403
---------------------------------------   ---- 
End-of-path arrival time (ps)             5403
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELDYN                                  top                            0                 0   +INF  FALL       1
SELDYN_ibuf_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  FALL       1
SELDYN_ibuf_iopad/DOUT                  IO_PAD                       710               710   +INF  FALL       1
SELDYN_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               710   +INF  FALL       1
SELDYN_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001       682              1392   +INF  FALL       1
I__168/I                                Odrv4                          0              1392   +INF  FALL       1
I__168/O                                Odrv4                        548              1940   +INF  FALL       1
I__169/I                                Span4Mux_v                     0              1940   +INF  FALL       1
I__169/O                                Span4Mux_v                   548              2488   +INF  FALL       1
I__171/I                                Span4Mux_v                     0              2488   +INF  FALL       1
I__171/O                                Span4Mux_v                   548              3036   +INF  FALL       1
I__174/I                                Span4Mux_v                     0              3036   +INF  FALL       1
I__174/O                                Span4Mux_v                   548              3584   +INF  FALL       1
I__176/I                                Span4Mux_v                     0              3584   +INF  FALL       1
I__176/O                                Span4Mux_v                   548              4132   +INF  FALL       1
I__177/I                                LocalMux                       0              4132   +INF  FALL       1
I__177/O                                LocalMux                     455              4586   +INF  FALL       1
I__179/I                                CEMux                          0              4586   +INF  FALL       1
I__179/O                                CEMux                        817              5403   +INF  FALL       1
generator_inst1.REGDYN_12_LC_1_13_2/ce  LogicCell40_SEQ_MODE_1010      0              5403   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__386/I                                          ClkMux                         0              3482  RISE       1
I__386/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_12_LC_1_13_2/clk           LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELDYN
Path End         : generator_inst1.REGDYN_8_LC_1_13_1/ce
Capture Clock    : generator_inst1.REGDYN_8_LC_1_13_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5403
---------------------------------------   ---- 
End-of-path arrival time (ps)             5403
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELDYN                                 top                            0                 0   +INF  FALL       1
SELDYN_ibuf_iopad/PACKAGEPIN:in        IO_PAD                         0                 0   +INF  FALL       1
SELDYN_ibuf_iopad/DOUT                 IO_PAD                       710               710   +INF  FALL       1
SELDYN_ibuf_preio/PADIN                PRE_IO_PIN_TYPE_000001         0               710   +INF  FALL       1
SELDYN_ibuf_preio/DIN0                 PRE_IO_PIN_TYPE_000001       682              1392   +INF  FALL       1
I__168/I                               Odrv4                          0              1392   +INF  FALL       1
I__168/O                               Odrv4                        548              1940   +INF  FALL       1
I__169/I                               Span4Mux_v                     0              1940   +INF  FALL       1
I__169/O                               Span4Mux_v                   548              2488   +INF  FALL       1
I__171/I                               Span4Mux_v                     0              2488   +INF  FALL       1
I__171/O                               Span4Mux_v                   548              3036   +INF  FALL       1
I__174/I                               Span4Mux_v                     0              3036   +INF  FALL       1
I__174/O                               Span4Mux_v                   548              3584   +INF  FALL       1
I__176/I                               Span4Mux_v                     0              3584   +INF  FALL       1
I__176/O                               Span4Mux_v                   548              4132   +INF  FALL       1
I__177/I                               LocalMux                       0              4132   +INF  FALL       1
I__177/O                               LocalMux                     455              4586   +INF  FALL       1
I__179/I                               CEMux                          0              4586   +INF  FALL       1
I__179/O                               CEMux                        817              5403   +INF  FALL       1
generator_inst1.REGDYN_8_LC_1_13_1/ce  LogicCell40_SEQ_MODE_1011      0              5403   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__386/I                                          ClkMux                         0              3482  RISE       1
I__386/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_8_LC_1_13_1/clk            LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELDYN
Path End         : generator_inst1.REGDYN_9_LC_1_13_0/ce
Capture Clock    : generator_inst1.REGDYN_9_LC_1_13_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5403
---------------------------------------   ---- 
End-of-path arrival time (ps)             5403
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELDYN                                 top                            0                 0   +INF  FALL       1
SELDYN_ibuf_iopad/PACKAGEPIN:in        IO_PAD                         0                 0   +INF  FALL       1
SELDYN_ibuf_iopad/DOUT                 IO_PAD                       710               710   +INF  FALL       1
SELDYN_ibuf_preio/PADIN                PRE_IO_PIN_TYPE_000001         0               710   +INF  FALL       1
SELDYN_ibuf_preio/DIN0                 PRE_IO_PIN_TYPE_000001       682              1392   +INF  FALL       1
I__168/I                               Odrv4                          0              1392   +INF  FALL       1
I__168/O                               Odrv4                        548              1940   +INF  FALL       1
I__169/I                               Span4Mux_v                     0              1940   +INF  FALL       1
I__169/O                               Span4Mux_v                   548              2488   +INF  FALL       1
I__171/I                               Span4Mux_v                     0              2488   +INF  FALL       1
I__171/O                               Span4Mux_v                   548              3036   +INF  FALL       1
I__174/I                               Span4Mux_v                     0              3036   +INF  FALL       1
I__174/O                               Span4Mux_v                   548              3584   +INF  FALL       1
I__176/I                               Span4Mux_v                     0              3584   +INF  FALL       1
I__176/O                               Span4Mux_v                   548              4132   +INF  FALL       1
I__177/I                               LocalMux                       0              4132   +INF  FALL       1
I__177/O                               LocalMux                     455              4586   +INF  FALL       1
I__179/I                               CEMux                          0              4586   +INF  FALL       1
I__179/O                               CEMux                        817              5403   +INF  FALL       1
generator_inst1.REGDYN_9_LC_1_13_0/ce  LogicCell40_SEQ_MODE_1011      0              5403   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__386/I                                          ClkMux                         0              3482  RISE       1
I__386/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_9_LC_1_13_0/clk            LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELDYN
Path End         : generator_inst1.signal_out_LC_1_12_0/in1
Capture Clock    : generator_inst1.signal_out_LC_1_12_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -558
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5422
---------------------------------------   ---- 
End-of-path arrival time (ps)             5422
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELDYN                                    top                            0                 0   +INF  RISE       1
SELDYN_ibuf_iopad/PACKAGEPIN:in           IO_PAD                         0                 0   +INF  RISE       1
SELDYN_ibuf_iopad/DOUT                    IO_PAD                       760               760   +INF  RISE       1
SELDYN_ibuf_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELDYN_ibuf_preio/DIN0                    PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__168/I                                  Odrv4                          0              1442   +INF  FALL       1
I__168/O                                  Odrv4                        548              1990   +INF  FALL       1
I__169/I                                  Span4Mux_v                     0              1990   +INF  FALL       1
I__169/O                                  Span4Mux_v                   548              2538   +INF  FALL       1
I__171/I                                  Span4Mux_v                     0              2538   +INF  FALL       1
I__171/O                                  Span4Mux_v                   548              3086   +INF  FALL       1
I__174/I                                  Span4Mux_v                     0              3086   +INF  FALL       1
I__174/O                                  Span4Mux_v                   548              3634   +INF  FALL       1
I__176/I                                  Span4Mux_v                     0              3634   +INF  FALL       1
I__176/O                                  Span4Mux_v                   548              4182   +INF  FALL       1
I__178/I                                  Span4Mux_h                     0              4182   +INF  FALL       1
I__178/O                                  Span4Mux_h                   465              4647   +INF  FALL       1
I__180/I                                  LocalMux                       0              4647   +INF  FALL       1
I__180/O                                  LocalMux                     455              5102   +INF  FALL       1
I__181/I                                  InMux                          0              5102   +INF  FALL       1
I__181/O                                  InMux                        320              5422   +INF  FALL       1
generator_inst1.signal_out_LC_1_12_0/in1  LogicCell40_SEQ_MODE_1010      0              5422   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__390/I                                          ClkMux                         0              3482  RISE       1
I__390/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.signal_out_LC_1_12_0/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.signal_out_LC_1_12_0/in0
Capture Clock    : generator_inst1.signal_out_LC_1_12_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3241
---------------------------------------   ---- 
End-of-path arrival time (ps)             3241
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                   top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                   IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__183/I                                  Odrv4                          0              1442   +INF  FALL       1
I__183/O                                  Odrv4                        548              1990   +INF  FALL       1
I__185/I                                  IoSpan4Mux                     0              1990   +INF  FALL       1
I__185/O                                  IoSpan4Mux                   475              2466   +INF  FALL       1
I__186/I                                  LocalMux                       0              2466   +INF  FALL       1
I__186/O                                  LocalMux                     455              2920   +INF  FALL       1
I__187/I                                  InMux                          0              2920   +INF  FALL       1
I__187/O                                  InMux                        320              3241   +INF  FALL       1
generator_inst1.signal_out_LC_1_12_0/in0  LogicCell40_SEQ_MODE_1010      0              3241   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__390/I                                          ClkMux                         0              3482  RISE       1
I__390/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.signal_out_LC_1_12_0/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_21_LC_1_15_7/sr
Capture Clock    : generator_inst1.REGSTAT_21_LC_1_15_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__347/I                                       SRMux                          0              6755   +INF  FALL       1
I__347/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_21_LC_1_15_7/sr        LogicCell40_SEQ_MODE_1011      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__381/I                                          ClkMux                         0              3482  RISE       1
I__381/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_21_LC_1_15_7/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_23_LC_1_15_5/sr
Capture Clock    : generator_inst1.REGSTAT_23_LC_1_15_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__347/I                                       SRMux                          0              6755   +INF  FALL       1
I__347/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_23_LC_1_15_5/sr        LogicCell40_SEQ_MODE_1010      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__381/I                                          ClkMux                         0              3482  RISE       1
I__381/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_23_LC_1_15_5/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_22_LC_1_15_4/sr
Capture Clock    : generator_inst1.REGSTAT_22_LC_1_15_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__347/I                                       SRMux                          0              6755   +INF  FALL       1
I__347/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_22_LC_1_15_4/sr        LogicCell40_SEQ_MODE_1010      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__381/I                                          ClkMux                         0              3482  RISE       1
I__381/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_22_LC_1_15_4/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_25_LC_1_15_3/sr
Capture Clock    : generator_inst1.REGSTAT_25_LC_1_15_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__347/I                                       SRMux                          0              6755   +INF  FALL       1
I__347/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_25_LC_1_15_3/sr        LogicCell40_SEQ_MODE_1010      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__381/I                                          ClkMux                         0              3482  RISE       1
I__381/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_25_LC_1_15_3/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_26_LC_1_15_2/sr
Capture Clock    : generator_inst1.REGSTAT_26_LC_1_15_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__347/I                                       SRMux                          0              6755   +INF  FALL       1
I__347/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_26_LC_1_15_2/sr        LogicCell40_SEQ_MODE_1010      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__381/I                                          ClkMux                         0              3482  RISE       1
I__381/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_26_LC_1_15_2/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_24_LC_1_15_0/sr
Capture Clock    : generator_inst1.REGSTAT_24_LC_1_15_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__347/I                                       SRMux                          0              6755   +INF  FALL       1
I__347/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_24_LC_1_15_0/sr        LogicCell40_SEQ_MODE_1011      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__381/I                                          ClkMux                         0              3482  RISE       1
I__381/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_24_LC_1_15_0/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_34_LC_3_16_6/sr
Capture Clock    : generator_inst1.REGSTAT_34_LC_3_16_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__348/I                                       SRMux                          0              6755   +INF  FALL       1
I__348/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_34_LC_3_16_6/sr        LogicCell40_SEQ_MODE_1011      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__385/I                                          ClkMux                         0              3482  RISE       1
I__385/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_34_LC_3_16_6/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_46_LC_3_16_4/sr
Capture Clock    : generator_inst1.REGSTAT_46_LC_3_16_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__348/I                                       SRMux                          0              6755   +INF  FALL       1
I__348/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_46_LC_3_16_4/sr        LogicCell40_SEQ_MODE_1010      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__385/I                                          ClkMux                         0              3482  RISE       1
I__385/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_46_LC_3_16_4/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_45_LC_3_16_3/sr
Capture Clock    : generator_inst1.REGSTAT_45_LC_3_16_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__348/I                                       SRMux                          0              6755   +INF  FALL       1
I__348/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_45_LC_3_16_3/sr        LogicCell40_SEQ_MODE_1011      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__385/I                                          ClkMux                         0              3482  RISE       1
I__385/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_45_LC_3_16_3/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_44_LC_3_16_2/sr
Capture Clock    : generator_inst1.REGSTAT_44_LC_3_16_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__348/I                                       SRMux                          0              6755   +INF  FALL       1
I__348/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_44_LC_3_16_2/sr        LogicCell40_SEQ_MODE_1011      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__385/I                                          ClkMux                         0              3482  RISE       1
I__385/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_44_LC_3_16_2/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_43_LC_3_16_1/sr
Capture Clock    : generator_inst1.REGSTAT_43_LC_3_16_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__348/I                                       SRMux                          0              6755   +INF  FALL       1
I__348/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_43_LC_3_16_1/sr        LogicCell40_SEQ_MODE_1011      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__385/I                                          ClkMux                         0              3482  RISE       1
I__385/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_43_LC_3_16_1/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGDYN_0_LC_1_14_7/sr
Capture Clock    : generator_inst1.REGDYN_0_LC_1_14_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__349/I                                       SRMux                          0              6755   +INF  FALL       1
I__349/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGDYN_0_LC_1_14_7/sr          LogicCell40_SEQ_MODE_1011      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__383/I                                          ClkMux                         0              3482  RISE       1
I__383/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_0_LC_1_14_7/clk            LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGDYN_4_LC_1_14_6/sr
Capture Clock    : generator_inst1.REGDYN_4_LC_1_14_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__349/I                                       SRMux                          0              6755   +INF  FALL       1
I__349/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGDYN_4_LC_1_14_6/sr          LogicCell40_SEQ_MODE_1010      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__383/I                                          ClkMux                         0              3482  RISE       1
I__383/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_4_LC_1_14_6/clk            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGDYN_5_LC_1_14_5/sr
Capture Clock    : generator_inst1.REGDYN_5_LC_1_14_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__349/I                                       SRMux                          0              6755   +INF  FALL       1
I__349/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGDYN_5_LC_1_14_5/sr          LogicCell40_SEQ_MODE_1010      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__383/I                                          ClkMux                         0              3482  RISE       1
I__383/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_5_LC_1_14_5/clk            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGDYN_7_LC_1_14_4/sr
Capture Clock    : generator_inst1.REGDYN_7_LC_1_14_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__349/I                                       SRMux                          0              6755   +INF  FALL       1
I__349/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGDYN_7_LC_1_14_4/sr          LogicCell40_SEQ_MODE_1011      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__383/I                                          ClkMux                         0              3482  RISE       1
I__383/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_7_LC_1_14_4/clk            LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGDYN_6_LC_1_14_3/sr
Capture Clock    : generator_inst1.REGDYN_6_LC_1_14_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__349/I                                       SRMux                          0              6755   +INF  FALL       1
I__349/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGDYN_6_LC_1_14_3/sr          LogicCell40_SEQ_MODE_1011      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__383/I                                          ClkMux                         0              3482  RISE       1
I__383/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_6_LC_1_14_3/clk            LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGDYN_3_LC_1_14_2/sr
Capture Clock    : generator_inst1.REGDYN_3_LC_1_14_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__349/I                                       SRMux                          0              6755   +INF  FALL       1
I__349/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGDYN_3_LC_1_14_2/sr          LogicCell40_SEQ_MODE_1011      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__383/I                                          ClkMux                         0              3482  RISE       1
I__383/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_3_LC_1_14_2/clk            LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGDYN_2_LC_1_14_1/sr
Capture Clock    : generator_inst1.REGDYN_2_LC_1_14_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__349/I                                       SRMux                          0              6755   +INF  FALL       1
I__349/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGDYN_2_LC_1_14_1/sr          LogicCell40_SEQ_MODE_1011      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__383/I                                          ClkMux                         0              3482  RISE       1
I__383/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_2_LC_1_14_1/clk            LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGDYN_1_LC_1_14_0/sr
Capture Clock    : generator_inst1.REGDYN_1_LC_1_14_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__349/I                                       SRMux                          0              6755   +INF  FALL       1
I__349/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGDYN_1_LC_1_14_0/sr          LogicCell40_SEQ_MODE_1010      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__383/I                                          ClkMux                         0              3482  RISE       1
I__383/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_1_LC_1_14_0/clk            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_20_LC_2_15_7/sr
Capture Clock    : generator_inst1.REGSTAT_20_LC_2_15_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__350/I                                       SRMux                          0              6755   +INF  FALL       1
I__350/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_20_LC_2_15_7/sr        LogicCell40_SEQ_MODE_1010      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__384/I                                          ClkMux                         0              3482  RISE       1
I__384/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_20_LC_2_15_7/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_19_LC_2_15_6/sr
Capture Clock    : generator_inst1.REGSTAT_19_LC_2_15_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__350/I                                       SRMux                          0              6755   +INF  FALL       1
I__350/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_19_LC_2_15_6/sr        LogicCell40_SEQ_MODE_1010      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__384/I                                          ClkMux                         0              3482  RISE       1
I__384/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_19_LC_2_15_6/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_48_LC_2_15_5/sr
Capture Clock    : generator_inst1.REGSTAT_48_LC_2_15_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__350/I                                       SRMux                          0              6755   +INF  FALL       1
I__350/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_48_LC_2_15_5/sr        LogicCell40_SEQ_MODE_1010      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__384/I                                          ClkMux                         0              3482  RISE       1
I__384/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_48_LC_2_15_5/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_16_LC_2_15_4/sr
Capture Clock    : generator_inst1.REGSTAT_16_LC_2_15_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__350/I                                       SRMux                          0              6755   +INF  FALL       1
I__350/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_16_LC_2_15_4/sr        LogicCell40_SEQ_MODE_1011      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__384/I                                          ClkMux                         0              3482  RISE       1
I__384/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_16_LC_2_15_4/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_49_LC_2_15_3/sr
Capture Clock    : generator_inst1.REGSTAT_49_LC_2_15_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__350/I                                       SRMux                          0              6755   +INF  FALL       1
I__350/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_49_LC_2_15_3/sr        LogicCell40_SEQ_MODE_1011      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__384/I                                          ClkMux                         0              3482  RISE       1
I__384/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_49_LC_2_15_3/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_47_LC_2_15_2/sr
Capture Clock    : generator_inst1.REGSTAT_47_LC_2_15_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__350/I                                       SRMux                          0              6755   +INF  FALL       1
I__350/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_47_LC_2_15_2/sr        LogicCell40_SEQ_MODE_1011      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__384/I                                          ClkMux                         0              3482  RISE       1
I__384/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_47_LC_2_15_2/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_18_LC_2_15_1/sr
Capture Clock    : generator_inst1.REGSTAT_18_LC_2_15_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__350/I                                       SRMux                          0              6755   +INF  FALL       1
I__350/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_18_LC_2_15_1/sr        LogicCell40_SEQ_MODE_1010      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__384/I                                          ClkMux                         0              3482  RISE       1
I__384/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_18_LC_2_15_1/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_17_LC_2_15_0/sr
Capture Clock    : generator_inst1.REGSTAT_17_LC_2_15_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__350/I                                       SRMux                          0              6755   +INF  FALL       1
I__350/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_17_LC_2_15_0/sr        LogicCell40_SEQ_MODE_1011      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__384/I                                          ClkMux                         0              3482  RISE       1
I__384/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_17_LC_2_15_0/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_35_LC_4_16_6/sr
Capture Clock    : generator_inst1.REGSTAT_35_LC_4_16_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__351/I                                       SRMux                          0              6755   +INF  FALL       1
I__351/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_35_LC_4_16_6/sr        LogicCell40_SEQ_MODE_1011      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__389/I                                          ClkMux                         0              3482  RISE       1
I__389/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_35_LC_4_16_6/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_41_LC_4_16_5/sr
Capture Clock    : generator_inst1.REGSTAT_41_LC_4_16_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__351/I                                       SRMux                          0              6755   +INF  FALL       1
I__351/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_41_LC_4_16_5/sr        LogicCell40_SEQ_MODE_1010      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__389/I                                          ClkMux                         0              3482  RISE       1
I__389/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_41_LC_4_16_5/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_40_LC_4_16_4/sr
Capture Clock    : generator_inst1.REGSTAT_40_LC_4_16_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__351/I                                       SRMux                          0              6755   +INF  FALL       1
I__351/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_40_LC_4_16_4/sr        LogicCell40_SEQ_MODE_1010      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__389/I                                          ClkMux                         0              3482  RISE       1
I__389/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_40_LC_4_16_4/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_42_LC_4_16_2/sr
Capture Clock    : generator_inst1.REGSTAT_42_LC_4_16_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__351/I                                       SRMux                          0              6755   +INF  FALL       1
I__351/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_42_LC_4_16_2/sr        LogicCell40_SEQ_MODE_1011      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__389/I                                          ClkMux                         0              3482  RISE       1
I__389/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_42_LC_4_16_2/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_39_LC_4_16_0/sr
Capture Clock    : generator_inst1.REGSTAT_39_LC_4_16_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__351/I                                       SRMux                          0              6755   +INF  FALL       1
I__351/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_39_LC_4_16_0/sr        LogicCell40_SEQ_MODE_1011      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__389/I                                          ClkMux                         0              3482  RISE       1
I__389/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_39_LC_4_16_0/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGDYN_10_LC_1_13_7/sr
Capture Clock    : generator_inst1.REGDYN_10_LC_1_13_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__352/I                                       SRMux                          0              6755   +INF  FALL       1
I__352/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGDYN_10_LC_1_13_7/sr         LogicCell40_SEQ_MODE_1010      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__386/I                                          ClkMux                         0              3482  RISE       1
I__386/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_10_LC_1_13_7/clk           LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGDYN_11_LC_1_13_6/sr
Capture Clock    : generator_inst1.REGDYN_11_LC_1_13_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__352/I                                       SRMux                          0              6755   +INF  FALL       1
I__352/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGDYN_11_LC_1_13_6/sr         LogicCell40_SEQ_MODE_1011      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__386/I                                          ClkMux                         0              3482  RISE       1
I__386/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_11_LC_1_13_6/clk           LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGDYN_15_LC_1_13_5/sr
Capture Clock    : generator_inst1.REGDYN_15_LC_1_13_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__352/I                                       SRMux                          0              6755   +INF  FALL       1
I__352/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGDYN_15_LC_1_13_5/sr         LogicCell40_SEQ_MODE_1011      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__386/I                                          ClkMux                         0              3482  RISE       1
I__386/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_15_LC_1_13_5/clk           LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGDYN_14_LC_1_13_4/sr
Capture Clock    : generator_inst1.REGDYN_14_LC_1_13_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__352/I                                       SRMux                          0              6755   +INF  FALL       1
I__352/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGDYN_14_LC_1_13_4/sr         LogicCell40_SEQ_MODE_1010      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__386/I                                          ClkMux                         0              3482  RISE       1
I__386/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_14_LC_1_13_4/clk           LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGDYN_13_LC_1_13_3/sr
Capture Clock    : generator_inst1.REGDYN_13_LC_1_13_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__352/I                                       SRMux                          0              6755   +INF  FALL       1
I__352/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGDYN_13_LC_1_13_3/sr         LogicCell40_SEQ_MODE_1011      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__386/I                                          ClkMux                         0              3482  RISE       1
I__386/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_13_LC_1_13_3/clk           LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGDYN_12_LC_1_13_2/sr
Capture Clock    : generator_inst1.REGDYN_12_LC_1_13_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__352/I                                       SRMux                          0              6755   +INF  FALL       1
I__352/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGDYN_12_LC_1_13_2/sr         LogicCell40_SEQ_MODE_1010      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__386/I                                          ClkMux                         0              3482  RISE       1
I__386/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_12_LC_1_13_2/clk           LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGDYN_8_LC_1_13_1/sr
Capture Clock    : generator_inst1.REGDYN_8_LC_1_13_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__352/I                                       SRMux                          0              6755   +INF  FALL       1
I__352/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGDYN_8_LC_1_13_1/sr          LogicCell40_SEQ_MODE_1011      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__386/I                                          ClkMux                         0              3482  RISE       1
I__386/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_8_LC_1_13_1/clk            LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGDYN_9_LC_1_13_0/sr
Capture Clock    : generator_inst1.REGDYN_9_LC_1_13_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__352/I                                       SRMux                          0              6755   +INF  FALL       1
I__352/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGDYN_9_LC_1_13_0/sr          LogicCell40_SEQ_MODE_1011      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__386/I                                          ClkMux                         0              3482  RISE       1
I__386/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_9_LC_1_13_0/clk            LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_14_LC_2_14_7/sr
Capture Clock    : generator_inst1.REGSTAT_14_LC_2_14_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__353/I                                       SRMux                          0              6755   +INF  FALL       1
I__353/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_14_LC_2_14_7/sr        LogicCell40_SEQ_MODE_1011      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__387/I                                          ClkMux                         0              3482  RISE       1
I__387/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_14_LC_2_14_7/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_75_LC_2_14_6/sr
Capture Clock    : generator_inst1.REGSTAT_75_LC_2_14_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__353/I                                       SRMux                          0              6755   +INF  FALL       1
I__353/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_75_LC_2_14_6/sr        LogicCell40_SEQ_MODE_1010      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__387/I                                          ClkMux                         0              3482  RISE       1
I__387/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_75_LC_2_14_6/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_73_LC_2_14_5/sr
Capture Clock    : generator_inst1.REGSTAT_73_LC_2_14_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__353/I                                       SRMux                          0              6755   +INF  FALL       1
I__353/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_73_LC_2_14_5/sr        LogicCell40_SEQ_MODE_1010      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__387/I                                          ClkMux                         0              3482  RISE       1
I__387/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_73_LC_2_14_5/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_74_LC_2_14_3/sr
Capture Clock    : generator_inst1.REGSTAT_74_LC_2_14_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__353/I                                       SRMux                          0              6755   +INF  FALL       1
I__353/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_74_LC_2_14_3/sr        LogicCell40_SEQ_MODE_1011      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__387/I                                          ClkMux                         0              3482  RISE       1
I__387/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_74_LC_2_14_3/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_76_LC_2_14_2/sr
Capture Clock    : generator_inst1.REGSTAT_76_LC_2_14_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__353/I                                       SRMux                          0              6755   +INF  FALL       1
I__353/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_76_LC_2_14_2/sr        LogicCell40_SEQ_MODE_1011      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__387/I                                          ClkMux                         0              3482  RISE       1
I__387/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_76_LC_2_14_2/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_15_LC_2_14_1/sr
Capture Clock    : generator_inst1.REGSTAT_15_LC_2_14_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__353/I                                       SRMux                          0              6755   +INF  FALL       1
I__353/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_15_LC_2_14_1/sr        LogicCell40_SEQ_MODE_1010      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__387/I                                          ClkMux                         0              3482  RISE       1
I__387/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_15_LC_2_14_1/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_53_LC_3_15_7/sr
Capture Clock    : generator_inst1.REGSTAT_53_LC_3_15_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__354/I                                       SRMux                          0              6755   +INF  FALL       1
I__354/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_53_LC_3_15_7/sr        LogicCell40_SEQ_MODE_1010      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__388/I                                          ClkMux                         0              3482  RISE       1
I__388/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_53_LC_3_15_7/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_54_LC_3_15_5/sr
Capture Clock    : generator_inst1.REGSTAT_54_LC_3_15_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__354/I                                       SRMux                          0              6755   +INF  FALL       1
I__354/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_54_LC_3_15_5/sr        LogicCell40_SEQ_MODE_1010      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__388/I                                          ClkMux                         0              3482  RISE       1
I__388/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_54_LC_3_15_5/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_52_LC_3_15_4/sr
Capture Clock    : generator_inst1.REGSTAT_52_LC_3_15_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__354/I                                       SRMux                          0              6755   +INF  FALL       1
I__354/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_52_LC_3_15_4/sr        LogicCell40_SEQ_MODE_1011      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__388/I                                          ClkMux                         0              3482  RISE       1
I__388/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_52_LC_3_15_4/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_51_LC_3_15_3/sr
Capture Clock    : generator_inst1.REGSTAT_51_LC_3_15_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__354/I                                       SRMux                          0              6755   +INF  FALL       1
I__354/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_51_LC_3_15_3/sr        LogicCell40_SEQ_MODE_1011      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__388/I                                          ClkMux                         0              3482  RISE       1
I__388/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_51_LC_3_15_3/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_50_LC_3_15_1/sr
Capture Clock    : generator_inst1.REGSTAT_50_LC_3_15_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__354/I                                       SRMux                          0              6755   +INF  FALL       1
I__354/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_50_LC_3_15_1/sr        LogicCell40_SEQ_MODE_1010      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__388/I                                          ClkMux                         0              3482  RISE       1
I__388/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_50_LC_3_15_1/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_55_LC_3_15_0/sr
Capture Clock    : generator_inst1.REGSTAT_55_LC_3_15_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__354/I                                       SRMux                          0              6755   +INF  FALL       1
I__354/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_55_LC_3_15_0/sr        LogicCell40_SEQ_MODE_1011      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__388/I                                          ClkMux                         0              3482  RISE       1
I__388/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_55_LC_3_15_0/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : receptor_inst1.signal_out_LC_1_12_1/sr
Capture Clock    : receptor_inst1.signal_out_LC_1_12_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__355/I                                       SRMux                          0              6755   +INF  FALL       1
I__355/O                                       SRMux                        527              7283   +INF  FALL       1
receptor_inst1.signal_out_LC_1_12_1/sr         LogicCell40_SEQ_MODE_1010      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__390/I                                          ClkMux                         0              3482  RISE       1
I__390/O                                          ClkMux                       455              3937  RISE       1
receptor_inst1.signal_out_LC_1_12_1/clk           LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.signal_out_LC_1_12_0/sr
Capture Clock    : generator_inst1.signal_out_LC_1_12_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__355/I                                       SRMux                          0              6755   +INF  FALL       1
I__355/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.signal_out_LC_1_12_0/sr        LogicCell40_SEQ_MODE_1010      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__390/I                                          ClkMux                         0              3482  RISE       1
I__390/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.signal_out_LC_1_12_0/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_80_LC_2_13_6/sr
Capture Clock    : generator_inst1.REGSTAT_80_LC_2_13_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__356/I                                       SRMux                          0              6755   +INF  FALL       1
I__356/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_80_LC_2_13_6/sr        LogicCell40_SEQ_MODE_1010      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__391/I                                          ClkMux                         0              3482  RISE       1
I__391/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_80_LC_2_13_6/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_78_LC_2_13_3/sr
Capture Clock    : generator_inst1.REGSTAT_78_LC_2_13_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__356/I                                       SRMux                          0              6755   +INF  FALL       1
I__356/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_78_LC_2_13_3/sr        LogicCell40_SEQ_MODE_1010      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__391/I                                          ClkMux                         0              3482  RISE       1
I__391/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_78_LC_2_13_3/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_77_LC_2_13_1/sr
Capture Clock    : generator_inst1.REGSTAT_77_LC_2_13_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__356/I                                       SRMux                          0              6755   +INF  FALL       1
I__356/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_77_LC_2_13_1/sr        LogicCell40_SEQ_MODE_1011      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__391/I                                          ClkMux                         0              3482  RISE       1
I__391/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_77_LC_2_13_1/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_79_LC_2_13_0/sr
Capture Clock    : generator_inst1.REGSTAT_79_LC_2_13_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__356/I                                       SRMux                          0              6755   +INF  FALL       1
I__356/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_79_LC_2_13_0/sr        LogicCell40_SEQ_MODE_1010      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__391/I                                          ClkMux                         0              3482  RISE       1
I__391/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_79_LC_2_13_0/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_65_LC_3_14_7/sr
Capture Clock    : generator_inst1.REGSTAT_65_LC_3_14_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__357/I                                       SRMux                          0              6755   +INF  FALL       1
I__357/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_65_LC_3_14_7/sr        LogicCell40_SEQ_MODE_1011      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__392/I                                          ClkMux                         0              3482  RISE       1
I__392/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_65_LC_3_14_7/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_13_LC_3_14_6/sr
Capture Clock    : generator_inst1.REGSTAT_13_LC_3_14_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__357/I                                       SRMux                          0              6755   +INF  FALL       1
I__357/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_13_LC_3_14_6/sr        LogicCell40_SEQ_MODE_1010      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__392/I                                          ClkMux                         0              3482  RISE       1
I__392/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_13_LC_3_14_6/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_61_LC_3_14_5/sr
Capture Clock    : generator_inst1.REGSTAT_61_LC_3_14_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__357/I                                       SRMux                          0              6755   +INF  FALL       1
I__357/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_61_LC_3_14_5/sr        LogicCell40_SEQ_MODE_1011      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__392/I                                          ClkMux                         0              3482  RISE       1
I__392/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_61_LC_3_14_5/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_72_LC_3_14_4/sr
Capture Clock    : generator_inst1.REGSTAT_72_LC_3_14_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__357/I                                       SRMux                          0              6755   +INF  FALL       1
I__357/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_72_LC_3_14_4/sr        LogicCell40_SEQ_MODE_1010      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__392/I                                          ClkMux                         0              3482  RISE       1
I__392/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_72_LC_3_14_4/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_60_LC_3_14_3/sr
Capture Clock    : generator_inst1.REGSTAT_60_LC_3_14_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__357/I                                       SRMux                          0              6755   +INF  FALL       1
I__357/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_60_LC_3_14_3/sr        LogicCell40_SEQ_MODE_1011      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__392/I                                          ClkMux                         0              3482  RISE       1
I__392/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_60_LC_3_14_3/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_63_LC_3_14_2/sr
Capture Clock    : generator_inst1.REGSTAT_63_LC_3_14_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__357/I                                       SRMux                          0              6755   +INF  FALL       1
I__357/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_63_LC_3_14_2/sr        LogicCell40_SEQ_MODE_1010      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__392/I                                          ClkMux                         0              3482  RISE       1
I__392/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_63_LC_3_14_2/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_64_LC_3_14_1/sr
Capture Clock    : generator_inst1.REGSTAT_64_LC_3_14_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__357/I                                       SRMux                          0              6755   +INF  FALL       1
I__357/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_64_LC_3_14_1/sr        LogicCell40_SEQ_MODE_1010      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__392/I                                          ClkMux                         0              3482  RISE       1
I__392/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_64_LC_3_14_1/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_62_LC_3_14_0/sr
Capture Clock    : generator_inst1.REGSTAT_62_LC_3_14_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__357/I                                       SRMux                          0              6755   +INF  FALL       1
I__357/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_62_LC_3_14_0/sr        LogicCell40_SEQ_MODE_1011      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__392/I                                          ClkMux                         0              3482  RISE       1
I__392/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_62_LC_3_14_0/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_37_LC_4_15_7/sr
Capture Clock    : generator_inst1.REGSTAT_37_LC_4_15_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__358/I                                       SRMux                          0              6755   +INF  FALL       1
I__358/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_37_LC_4_15_7/sr        LogicCell40_SEQ_MODE_1010      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__393/I                                          ClkMux                         0              3482  RISE       1
I__393/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_37_LC_4_15_7/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_59_LC_4_15_6/sr
Capture Clock    : generator_inst1.REGSTAT_59_LC_4_15_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__358/I                                       SRMux                          0              6755   +INF  FALL       1
I__358/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_59_LC_4_15_6/sr        LogicCell40_SEQ_MODE_1011      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__393/I                                          ClkMux                         0              3482  RISE       1
I__393/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_59_LC_4_15_6/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_58_LC_4_15_5/sr
Capture Clock    : generator_inst1.REGSTAT_58_LC_4_15_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__358/I                                       SRMux                          0              6755   +INF  FALL       1
I__358/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_58_LC_4_15_5/sr        LogicCell40_SEQ_MODE_1010      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__393/I                                          ClkMux                         0              3482  RISE       1
I__393/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_58_LC_4_15_5/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_38_LC_4_15_4/sr
Capture Clock    : generator_inst1.REGSTAT_38_LC_4_15_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__358/I                                       SRMux                          0              6755   +INF  FALL       1
I__358/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_38_LC_4_15_4/sr        LogicCell40_SEQ_MODE_1011      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__393/I                                          ClkMux                         0              3482  RISE       1
I__393/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_38_LC_4_15_4/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_36_LC_4_15_2/sr
Capture Clock    : generator_inst1.REGSTAT_36_LC_4_15_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__358/I                                       SRMux                          0              6755   +INF  FALL       1
I__358/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_36_LC_4_15_2/sr        LogicCell40_SEQ_MODE_1011      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__393/I                                          ClkMux                         0              3482  RISE       1
I__393/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_36_LC_4_15_2/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_57_LC_4_15_1/sr
Capture Clock    : generator_inst1.REGSTAT_57_LC_4_15_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__358/I                                       SRMux                          0              6755   +INF  FALL       1
I__358/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_57_LC_4_15_1/sr        LogicCell40_SEQ_MODE_1010      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__393/I                                          ClkMux                         0              3482  RISE       1
I__393/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_57_LC_4_15_1/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_56_LC_4_15_0/sr
Capture Clock    : generator_inst1.REGSTAT_56_LC_4_15_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__358/I                                       SRMux                          0              6755   +INF  FALL       1
I__358/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_56_LC_4_15_0/sr        LogicCell40_SEQ_MODE_1010      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__393/I                                          ClkMux                         0              3482  RISE       1
I__393/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_56_LC_4_15_0/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_82_LC_2_12_7/sr
Capture Clock    : generator_inst1.REGSTAT_82_LC_2_12_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__359/I                                       SRMux                          0              6755   +INF  FALL       1
I__359/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_82_LC_2_12_7/sr        LogicCell40_SEQ_MODE_1010      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__394/I                                          ClkMux                         0              3482  RISE       1
I__394/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_82_LC_2_12_7/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_86_LC_2_12_6/sr
Capture Clock    : generator_inst1.REGSTAT_86_LC_2_12_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__359/I                                       SRMux                          0              6755   +INF  FALL       1
I__359/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_86_LC_2_12_6/sr        LogicCell40_SEQ_MODE_1010      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__394/I                                          ClkMux                         0              3482  RISE       1
I__394/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_86_LC_2_12_6/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_87_LC_2_12_5/sr
Capture Clock    : generator_inst1.REGSTAT_87_LC_2_12_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__359/I                                       SRMux                          0              6755   +INF  FALL       1
I__359/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_87_LC_2_12_5/sr        LogicCell40_SEQ_MODE_1010      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__394/I                                          ClkMux                         0              3482  RISE       1
I__394/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_87_LC_2_12_5/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_85_LC_2_12_4/sr
Capture Clock    : generator_inst1.REGSTAT_85_LC_2_12_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__359/I                                       SRMux                          0              6755   +INF  FALL       1
I__359/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_85_LC_2_12_4/sr        LogicCell40_SEQ_MODE_1010      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__394/I                                          ClkMux                         0              3482  RISE       1
I__394/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_85_LC_2_12_4/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_81_LC_2_12_3/sr
Capture Clock    : generator_inst1.REGSTAT_81_LC_2_12_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__359/I                                       SRMux                          0              6755   +INF  FALL       1
I__359/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_81_LC_2_12_3/sr        LogicCell40_SEQ_MODE_1011      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__394/I                                          ClkMux                         0              3482  RISE       1
I__394/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_81_LC_2_12_3/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_84_LC_2_12_2/sr
Capture Clock    : generator_inst1.REGSTAT_84_LC_2_12_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__359/I                                       SRMux                          0              6755   +INF  FALL       1
I__359/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_84_LC_2_12_2/sr        LogicCell40_SEQ_MODE_1011      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__394/I                                          ClkMux                         0              3482  RISE       1
I__394/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_84_LC_2_12_2/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_83_LC_2_12_0/sr
Capture Clock    : generator_inst1.REGSTAT_83_LC_2_12_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__359/I                                       SRMux                          0              6755   +INF  FALL       1
I__359/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_83_LC_2_12_0/sr        LogicCell40_SEQ_MODE_1010      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__394/I                                          ClkMux                         0              3482  RISE       1
I__394/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_83_LC_2_12_0/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_9_LC_3_13_7/sr
Capture Clock    : generator_inst1.REGSTAT_9_LC_3_13_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__360/I                                       SRMux                          0              6755   +INF  FALL       1
I__360/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_9_LC_3_13_7/sr         LogicCell40_SEQ_MODE_1010      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__395/I                                          ClkMux                         0              3482  RISE       1
I__395/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_9_LC_3_13_7/clk           LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_8_LC_3_13_6/sr
Capture Clock    : generator_inst1.REGSTAT_8_LC_3_13_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__360/I                                       SRMux                          0              6755   +INF  FALL       1
I__360/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_8_LC_3_13_6/sr         LogicCell40_SEQ_MODE_1011      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__395/I                                          ClkMux                         0              3482  RISE       1
I__395/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_8_LC_3_13_6/clk           LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_10_LC_3_13_5/sr
Capture Clock    : generator_inst1.REGSTAT_10_LC_3_13_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__360/I                                       SRMux                          0              6755   +INF  FALL       1
I__360/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_10_LC_3_13_5/sr        LogicCell40_SEQ_MODE_1011      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__395/I                                          ClkMux                         0              3482  RISE       1
I__395/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_10_LC_3_13_5/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_6_LC_3_13_3/sr
Capture Clock    : generator_inst1.REGSTAT_6_LC_3_13_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__360/I                                       SRMux                          0              6755   +INF  FALL       1
I__360/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_6_LC_3_13_3/sr         LogicCell40_SEQ_MODE_1011      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__395/I                                          ClkMux                         0              3482  RISE       1
I__395/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_6_LC_3_13_3/clk           LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_7_LC_3_13_2/sr
Capture Clock    : generator_inst1.REGSTAT_7_LC_3_13_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__360/I                                       SRMux                          0              6755   +INF  FALL       1
I__360/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_7_LC_3_13_2/sr         LogicCell40_SEQ_MODE_1010      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__395/I                                          ClkMux                         0              3482  RISE       1
I__395/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_7_LC_3_13_2/clk           LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_12_LC_3_13_1/sr
Capture Clock    : generator_inst1.REGSTAT_12_LC_3_13_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__360/I                                       SRMux                          0              6755   +INF  FALL       1
I__360/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_12_LC_3_13_1/sr        LogicCell40_SEQ_MODE_1010      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__395/I                                          ClkMux                         0              3482  RISE       1
I__395/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_12_LC_3_13_1/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_11_LC_3_13_0/sr
Capture Clock    : generator_inst1.REGSTAT_11_LC_3_13_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__360/I                                       SRMux                          0              6755   +INF  FALL       1
I__360/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_11_LC_3_13_0/sr        LogicCell40_SEQ_MODE_1010      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__395/I                                          ClkMux                         0              3482  RISE       1
I__395/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_11_LC_3_13_0/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_68_LC_4_14_6/sr
Capture Clock    : generator_inst1.REGSTAT_68_LC_4_14_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__361/I                                       SRMux                          0              6755   +INF  FALL       1
I__361/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_68_LC_4_14_6/sr        LogicCell40_SEQ_MODE_1011      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__396/I                                          ClkMux                         0              3482  RISE       1
I__396/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_68_LC_4_14_6/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_70_LC_4_14_5/sr
Capture Clock    : generator_inst1.REGSTAT_70_LC_4_14_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__361/I                                       SRMux                          0              6755   +INF  FALL       1
I__361/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_70_LC_4_14_5/sr        LogicCell40_SEQ_MODE_1011      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__396/I                                          ClkMux                         0              3482  RISE       1
I__396/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_70_LC_4_14_5/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_71_LC_4_14_4/sr
Capture Clock    : generator_inst1.REGSTAT_71_LC_4_14_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__361/I                                       SRMux                          0              6755   +INF  FALL       1
I__361/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_71_LC_4_14_4/sr        LogicCell40_SEQ_MODE_1010      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__396/I                                          ClkMux                         0              3482  RISE       1
I__396/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_71_LC_4_14_4/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_69_LC_4_14_3/sr
Capture Clock    : generator_inst1.REGSTAT_69_LC_4_14_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__361/I                                       SRMux                          0              6755   +INF  FALL       1
I__361/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_69_LC_4_14_3/sr        LogicCell40_SEQ_MODE_1010      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__396/I                                          ClkMux                         0              3482  RISE       1
I__396/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_69_LC_4_14_3/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_67_LC_4_14_1/sr
Capture Clock    : generator_inst1.REGSTAT_67_LC_4_14_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__361/I                                       SRMux                          0              6755   +INF  FALL       1
I__361/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_67_LC_4_14_1/sr        LogicCell40_SEQ_MODE_1010      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__396/I                                          ClkMux                         0              3482  RISE       1
I__396/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_67_LC_4_14_1/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_66_LC_4_14_0/sr
Capture Clock    : generator_inst1.REGSTAT_66_LC_4_14_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__361/I                                       SRMux                          0              6755   +INF  FALL       1
I__361/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_66_LC_4_14_0/sr        LogicCell40_SEQ_MODE_1011      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__396/I                                          ClkMux                         0              3482  RISE       1
I__396/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_66_LC_4_14_0/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_4_LC_4_13_7/sr
Capture Clock    : generator_inst1.REGSTAT_4_LC_4_13_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__362/I                                       SRMux                          0              6755   +INF  FALL       1
I__362/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_4_LC_4_13_7/sr         LogicCell40_SEQ_MODE_1010      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__397/I                                          ClkMux                         0              3482  RISE       1
I__397/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_4_LC_4_13_7/clk           LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_1_LC_4_13_5/sr
Capture Clock    : generator_inst1.REGSTAT_1_LC_4_13_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__362/I                                       SRMux                          0              6755   +INF  FALL       1
I__362/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_1_LC_4_13_5/sr         LogicCell40_SEQ_MODE_1011      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__397/I                                          ClkMux                         0              3482  RISE       1
I__397/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_1_LC_4_13_5/clk           LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_5_LC_4_13_4/sr
Capture Clock    : generator_inst1.REGSTAT_5_LC_4_13_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__362/I                                       SRMux                          0              6755   +INF  FALL       1
I__362/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_5_LC_4_13_4/sr         LogicCell40_SEQ_MODE_1011      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__397/I                                          ClkMux                         0              3482  RISE       1
I__397/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_5_LC_4_13_4/clk           LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_3_LC_4_13_3/sr
Capture Clock    : generator_inst1.REGSTAT_3_LC_4_13_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__362/I                                       SRMux                          0              6755   +INF  FALL       1
I__362/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_3_LC_4_13_3/sr         LogicCell40_SEQ_MODE_1010      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__397/I                                          ClkMux                         0              3482  RISE       1
I__397/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_3_LC_4_13_3/clk           LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_2_LC_4_13_2/sr
Capture Clock    : generator_inst1.REGSTAT_2_LC_4_13_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__362/I                                       SRMux                          0              6755   +INF  FALL       1
I__362/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_2_LC_4_13_2/sr         LogicCell40_SEQ_MODE_1011      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__397/I                                          ClkMux                         0              3482  RISE       1
I__397/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_2_LC_4_13_2/clk           LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_0_LC_4_13_1/sr
Capture Clock    : generator_inst1.REGSTAT_0_LC_4_13_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7283
---------------------------------------   ---- 
End-of-path arrival time (ps)             7283
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__142/I                                       Odrv4                          0              1442   +INF  FALL       1
I__142/O                                       Odrv4                        548              1990   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1990   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2538   +INF  FALL       1
I__144/I                                       LocalMux                       0              2538   +INF  FALL       1
I__144/O                                       LocalMux                     455              2993   +INF  FALL       1
I__145/I                                       InMux                          0              2993   +INF  FALL       1
I__145/O                                       InMux                        320              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3313   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3737   +INF  FALL       1
I__137/I                                       Odrv4                          0              3737   +INF  FALL       1
I__137/O                                       Odrv4                        548              4285   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4285   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4833   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4833   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              5039   +INF  FALL       1
I__140/I                                       LocalMux                       0              5039   +INF  FALL       1
I__140/O                                       LocalMux                     455              5494   +INF  FALL       1
I__141/I                                       IoInMux                        0              5494   +INF  FALL       1
I__141/O                                       IoInMux                      320              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5815   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6642   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6642   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6642   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6755   +INF  FALL       1
I__362/I                                       SRMux                          0              6755   +INF  FALL       1
I__362/O                                       SRMux                        527              7283   +INF  FALL       1
generator_inst1.REGSTAT_0_LC_4_13_1/sr         LogicCell40_SEQ_MODE_1011      0              7283   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__397/I                                          ClkMux                         0              3482  RISE       1
I__397/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_0_LC_4_13_1/clk           LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_27_LC_2_16_7/ce
Capture Clock    : generator_inst1.REGSTAT_27_LC_2_16_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__366/I                                               CEMux                          0              4502   +INF  FALL       1
I__366/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_27_LC_2_16_7/ce                LogicCell40_SEQ_MODE_1010      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__382/I                                          ClkMux                         0              3482  RISE       1
I__382/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_27_LC_2_16_7/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_32_LC_2_16_6/ce
Capture Clock    : generator_inst1.REGSTAT_32_LC_2_16_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__366/I                                               CEMux                          0              4502   +INF  FALL       1
I__366/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_32_LC_2_16_6/ce                LogicCell40_SEQ_MODE_1010      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__382/I                                          ClkMux                         0              3482  RISE       1
I__382/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_32_LC_2_16_6/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_31_LC_2_16_5/ce
Capture Clock    : generator_inst1.REGSTAT_31_LC_2_16_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__366/I                                               CEMux                          0              4502   +INF  FALL       1
I__366/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_31_LC_2_16_5/ce                LogicCell40_SEQ_MODE_1011      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__382/I                                          ClkMux                         0              3482  RISE       1
I__382/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_31_LC_2_16_5/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_30_LC_2_16_4/ce
Capture Clock    : generator_inst1.REGSTAT_30_LC_2_16_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__366/I                                               CEMux                          0              4502   +INF  FALL       1
I__366/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_30_LC_2_16_4/ce                LogicCell40_SEQ_MODE_1011      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__382/I                                          ClkMux                         0              3482  RISE       1
I__382/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_30_LC_2_16_4/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_29_LC_2_16_3/ce
Capture Clock    : generator_inst1.REGSTAT_29_LC_2_16_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__366/I                                               CEMux                          0              4502   +INF  FALL       1
I__366/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_29_LC_2_16_3/ce                LogicCell40_SEQ_MODE_1011      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__382/I                                          ClkMux                         0              3482  RISE       1
I__382/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_29_LC_2_16_3/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_28_LC_2_16_1/ce
Capture Clock    : generator_inst1.REGSTAT_28_LC_2_16_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__366/I                                               CEMux                          0              4502   +INF  FALL       1
I__366/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_28_LC_2_16_1/ce                LogicCell40_SEQ_MODE_1011      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__382/I                                          ClkMux                         0              3482  RISE       1
I__382/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_28_LC_2_16_1/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_33_LC_2_16_0/ce
Capture Clock    : generator_inst1.REGSTAT_33_LC_2_16_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__366/I                                               CEMux                          0              4502   +INF  FALL       1
I__366/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_33_LC_2_16_0/ce                LogicCell40_SEQ_MODE_1011      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__382/I                                          ClkMux                         0              3482  RISE       1
I__382/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_33_LC_2_16_0/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_20_LC_2_15_7/ce
Capture Clock    : generator_inst1.REGSTAT_20_LC_2_15_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__367/I                                               CEMux                          0              4502   +INF  FALL       1
I__367/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_20_LC_2_15_7/ce                LogicCell40_SEQ_MODE_1010      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__384/I                                          ClkMux                         0              3482  RISE       1
I__384/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_20_LC_2_15_7/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_19_LC_2_15_6/ce
Capture Clock    : generator_inst1.REGSTAT_19_LC_2_15_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__367/I                                               CEMux                          0              4502   +INF  FALL       1
I__367/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_19_LC_2_15_6/ce                LogicCell40_SEQ_MODE_1010      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__384/I                                          ClkMux                         0              3482  RISE       1
I__384/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_19_LC_2_15_6/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_48_LC_2_15_5/ce
Capture Clock    : generator_inst1.REGSTAT_48_LC_2_15_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__367/I                                               CEMux                          0              4502   +INF  FALL       1
I__367/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_48_LC_2_15_5/ce                LogicCell40_SEQ_MODE_1010      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__384/I                                          ClkMux                         0              3482  RISE       1
I__384/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_48_LC_2_15_5/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_16_LC_2_15_4/ce
Capture Clock    : generator_inst1.REGSTAT_16_LC_2_15_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__367/I                                               CEMux                          0              4502   +INF  FALL       1
I__367/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_16_LC_2_15_4/ce                LogicCell40_SEQ_MODE_1011      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__384/I                                          ClkMux                         0              3482  RISE       1
I__384/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_16_LC_2_15_4/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_49_LC_2_15_3/ce
Capture Clock    : generator_inst1.REGSTAT_49_LC_2_15_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__367/I                                               CEMux                          0              4502   +INF  FALL       1
I__367/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_49_LC_2_15_3/ce                LogicCell40_SEQ_MODE_1011      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__384/I                                          ClkMux                         0              3482  RISE       1
I__384/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_49_LC_2_15_3/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_47_LC_2_15_2/ce
Capture Clock    : generator_inst1.REGSTAT_47_LC_2_15_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__367/I                                               CEMux                          0              4502   +INF  FALL       1
I__367/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_47_LC_2_15_2/ce                LogicCell40_SEQ_MODE_1011      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__384/I                                          ClkMux                         0              3482  RISE       1
I__384/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_47_LC_2_15_2/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_18_LC_2_15_1/ce
Capture Clock    : generator_inst1.REGSTAT_18_LC_2_15_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__367/I                                               CEMux                          0              4502   +INF  FALL       1
I__367/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_18_LC_2_15_1/ce                LogicCell40_SEQ_MODE_1010      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__384/I                                          ClkMux                         0              3482  RISE       1
I__384/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_18_LC_2_15_1/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_17_LC_2_15_0/ce
Capture Clock    : generator_inst1.REGSTAT_17_LC_2_15_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__367/I                                               CEMux                          0              4502   +INF  FALL       1
I__367/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_17_LC_2_15_0/ce                LogicCell40_SEQ_MODE_1011      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__384/I                                          ClkMux                         0              3482  RISE       1
I__384/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_17_LC_2_15_0/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_34_LC_3_16_6/ce
Capture Clock    : generator_inst1.REGSTAT_34_LC_3_16_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__368/I                                               CEMux                          0              4502   +INF  FALL       1
I__368/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_34_LC_3_16_6/ce                LogicCell40_SEQ_MODE_1011      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__385/I                                          ClkMux                         0              3482  RISE       1
I__385/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_34_LC_3_16_6/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_46_LC_3_16_4/ce
Capture Clock    : generator_inst1.REGSTAT_46_LC_3_16_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__368/I                                               CEMux                          0              4502   +INF  FALL       1
I__368/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_46_LC_3_16_4/ce                LogicCell40_SEQ_MODE_1010      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__385/I                                          ClkMux                         0              3482  RISE       1
I__385/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_46_LC_3_16_4/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_45_LC_3_16_3/ce
Capture Clock    : generator_inst1.REGSTAT_45_LC_3_16_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__368/I                                               CEMux                          0              4502   +INF  FALL       1
I__368/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_45_LC_3_16_3/ce                LogicCell40_SEQ_MODE_1011      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__385/I                                          ClkMux                         0              3482  RISE       1
I__385/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_45_LC_3_16_3/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_44_LC_3_16_2/ce
Capture Clock    : generator_inst1.REGSTAT_44_LC_3_16_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__368/I                                               CEMux                          0              4502   +INF  FALL       1
I__368/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_44_LC_3_16_2/ce                LogicCell40_SEQ_MODE_1011      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__385/I                                          ClkMux                         0              3482  RISE       1
I__385/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_44_LC_3_16_2/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_43_LC_3_16_1/ce
Capture Clock    : generator_inst1.REGSTAT_43_LC_3_16_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__368/I                                               CEMux                          0              4502   +INF  FALL       1
I__368/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_43_LC_3_16_1/ce                LogicCell40_SEQ_MODE_1011      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__385/I                                          ClkMux                         0              3482  RISE       1
I__385/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_43_LC_3_16_1/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_14_LC_2_14_7/ce
Capture Clock    : generator_inst1.REGSTAT_14_LC_2_14_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__369/I                                               CEMux                          0              4502   +INF  FALL       1
I__369/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_14_LC_2_14_7/ce                LogicCell40_SEQ_MODE_1011      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__387/I                                          ClkMux                         0              3482  RISE       1
I__387/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_14_LC_2_14_7/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_75_LC_2_14_6/ce
Capture Clock    : generator_inst1.REGSTAT_75_LC_2_14_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__369/I                                               CEMux                          0              4502   +INF  FALL       1
I__369/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_75_LC_2_14_6/ce                LogicCell40_SEQ_MODE_1010      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__387/I                                          ClkMux                         0              3482  RISE       1
I__387/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_75_LC_2_14_6/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_73_LC_2_14_5/ce
Capture Clock    : generator_inst1.REGSTAT_73_LC_2_14_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__369/I                                               CEMux                          0              4502   +INF  FALL       1
I__369/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_73_LC_2_14_5/ce                LogicCell40_SEQ_MODE_1010      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__387/I                                          ClkMux                         0              3482  RISE       1
I__387/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_73_LC_2_14_5/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_74_LC_2_14_3/ce
Capture Clock    : generator_inst1.REGSTAT_74_LC_2_14_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__369/I                                               CEMux                          0              4502   +INF  FALL       1
I__369/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_74_LC_2_14_3/ce                LogicCell40_SEQ_MODE_1011      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__387/I                                          ClkMux                         0              3482  RISE       1
I__387/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_74_LC_2_14_3/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_76_LC_2_14_2/ce
Capture Clock    : generator_inst1.REGSTAT_76_LC_2_14_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__369/I                                               CEMux                          0              4502   +INF  FALL       1
I__369/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_76_LC_2_14_2/ce                LogicCell40_SEQ_MODE_1011      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__387/I                                          ClkMux                         0              3482  RISE       1
I__387/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_76_LC_2_14_2/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_15_LC_2_14_1/ce
Capture Clock    : generator_inst1.REGSTAT_15_LC_2_14_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__369/I                                               CEMux                          0              4502   +INF  FALL       1
I__369/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_15_LC_2_14_1/ce                LogicCell40_SEQ_MODE_1010      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__387/I                                          ClkMux                         0              3482  RISE       1
I__387/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_15_LC_2_14_1/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_53_LC_3_15_7/ce
Capture Clock    : generator_inst1.REGSTAT_53_LC_3_15_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__370/I                                               CEMux                          0              4502   +INF  FALL       1
I__370/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_53_LC_3_15_7/ce                LogicCell40_SEQ_MODE_1010      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__388/I                                          ClkMux                         0              3482  RISE       1
I__388/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_53_LC_3_15_7/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_54_LC_3_15_5/ce
Capture Clock    : generator_inst1.REGSTAT_54_LC_3_15_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__370/I                                               CEMux                          0              4502   +INF  FALL       1
I__370/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_54_LC_3_15_5/ce                LogicCell40_SEQ_MODE_1010      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__388/I                                          ClkMux                         0              3482  RISE       1
I__388/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_54_LC_3_15_5/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_52_LC_3_15_4/ce
Capture Clock    : generator_inst1.REGSTAT_52_LC_3_15_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__370/I                                               CEMux                          0              4502   +INF  FALL       1
I__370/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_52_LC_3_15_4/ce                LogicCell40_SEQ_MODE_1011      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__388/I                                          ClkMux                         0              3482  RISE       1
I__388/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_52_LC_3_15_4/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_51_LC_3_15_3/ce
Capture Clock    : generator_inst1.REGSTAT_51_LC_3_15_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__370/I                                               CEMux                          0              4502   +INF  FALL       1
I__370/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_51_LC_3_15_3/ce                LogicCell40_SEQ_MODE_1011      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__388/I                                          ClkMux                         0              3482  RISE       1
I__388/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_51_LC_3_15_3/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_50_LC_3_15_1/ce
Capture Clock    : generator_inst1.REGSTAT_50_LC_3_15_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__370/I                                               CEMux                          0              4502   +INF  FALL       1
I__370/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_50_LC_3_15_1/ce                LogicCell40_SEQ_MODE_1010      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__388/I                                          ClkMux                         0              3482  RISE       1
I__388/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_50_LC_3_15_1/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_55_LC_3_15_0/ce
Capture Clock    : generator_inst1.REGSTAT_55_LC_3_15_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__370/I                                               CEMux                          0              4502   +INF  FALL       1
I__370/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_55_LC_3_15_0/ce                LogicCell40_SEQ_MODE_1011      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__388/I                                          ClkMux                         0              3482  RISE       1
I__388/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_55_LC_3_15_0/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_35_LC_4_16_6/ce
Capture Clock    : generator_inst1.REGSTAT_35_LC_4_16_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__371/I                                               CEMux                          0              4502   +INF  FALL       1
I__371/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_35_LC_4_16_6/ce                LogicCell40_SEQ_MODE_1011      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__389/I                                          ClkMux                         0              3482  RISE       1
I__389/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_35_LC_4_16_6/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_41_LC_4_16_5/ce
Capture Clock    : generator_inst1.REGSTAT_41_LC_4_16_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__371/I                                               CEMux                          0              4502   +INF  FALL       1
I__371/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_41_LC_4_16_5/ce                LogicCell40_SEQ_MODE_1010      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__389/I                                          ClkMux                         0              3482  RISE       1
I__389/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_41_LC_4_16_5/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_40_LC_4_16_4/ce
Capture Clock    : generator_inst1.REGSTAT_40_LC_4_16_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__371/I                                               CEMux                          0              4502   +INF  FALL       1
I__371/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_40_LC_4_16_4/ce                LogicCell40_SEQ_MODE_1010      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__389/I                                          ClkMux                         0              3482  RISE       1
I__389/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_40_LC_4_16_4/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_42_LC_4_16_2/ce
Capture Clock    : generator_inst1.REGSTAT_42_LC_4_16_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__371/I                                               CEMux                          0              4502   +INF  FALL       1
I__371/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_42_LC_4_16_2/ce                LogicCell40_SEQ_MODE_1011      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__389/I                                          ClkMux                         0              3482  RISE       1
I__389/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_42_LC_4_16_2/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_39_LC_4_16_0/ce
Capture Clock    : generator_inst1.REGSTAT_39_LC_4_16_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__371/I                                               CEMux                          0              4502   +INF  FALL       1
I__371/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_39_LC_4_16_0/ce                LogicCell40_SEQ_MODE_1011      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__389/I                                          ClkMux                         0              3482  RISE       1
I__389/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_39_LC_4_16_0/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_80_LC_2_13_6/ce
Capture Clock    : generator_inst1.REGSTAT_80_LC_2_13_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__372/I                                               CEMux                          0              4502   +INF  FALL       1
I__372/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_80_LC_2_13_6/ce                LogicCell40_SEQ_MODE_1010      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__391/I                                          ClkMux                         0              3482  RISE       1
I__391/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_80_LC_2_13_6/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_78_LC_2_13_3/ce
Capture Clock    : generator_inst1.REGSTAT_78_LC_2_13_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__372/I                                               CEMux                          0              4502   +INF  FALL       1
I__372/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_78_LC_2_13_3/ce                LogicCell40_SEQ_MODE_1010      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__391/I                                          ClkMux                         0              3482  RISE       1
I__391/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_78_LC_2_13_3/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_77_LC_2_13_1/ce
Capture Clock    : generator_inst1.REGSTAT_77_LC_2_13_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__372/I                                               CEMux                          0              4502   +INF  FALL       1
I__372/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_77_LC_2_13_1/ce                LogicCell40_SEQ_MODE_1011      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__391/I                                          ClkMux                         0              3482  RISE       1
I__391/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_77_LC_2_13_1/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_79_LC_2_13_0/ce
Capture Clock    : generator_inst1.REGSTAT_79_LC_2_13_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__372/I                                               CEMux                          0              4502   +INF  FALL       1
I__372/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_79_LC_2_13_0/ce                LogicCell40_SEQ_MODE_1010      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__391/I                                          ClkMux                         0              3482  RISE       1
I__391/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_79_LC_2_13_0/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_65_LC_3_14_7/ce
Capture Clock    : generator_inst1.REGSTAT_65_LC_3_14_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__373/I                                               CEMux                          0              4502   +INF  FALL       1
I__373/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_65_LC_3_14_7/ce                LogicCell40_SEQ_MODE_1011      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__392/I                                          ClkMux                         0              3482  RISE       1
I__392/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_65_LC_3_14_7/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_13_LC_3_14_6/ce
Capture Clock    : generator_inst1.REGSTAT_13_LC_3_14_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__373/I                                               CEMux                          0              4502   +INF  FALL       1
I__373/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_13_LC_3_14_6/ce                LogicCell40_SEQ_MODE_1010      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__392/I                                          ClkMux                         0              3482  RISE       1
I__392/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_13_LC_3_14_6/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_61_LC_3_14_5/ce
Capture Clock    : generator_inst1.REGSTAT_61_LC_3_14_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__373/I                                               CEMux                          0              4502   +INF  FALL       1
I__373/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_61_LC_3_14_5/ce                LogicCell40_SEQ_MODE_1011      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__392/I                                          ClkMux                         0              3482  RISE       1
I__392/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_61_LC_3_14_5/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_72_LC_3_14_4/ce
Capture Clock    : generator_inst1.REGSTAT_72_LC_3_14_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__373/I                                               CEMux                          0              4502   +INF  FALL       1
I__373/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_72_LC_3_14_4/ce                LogicCell40_SEQ_MODE_1010      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__392/I                                          ClkMux                         0              3482  RISE       1
I__392/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_72_LC_3_14_4/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_60_LC_3_14_3/ce
Capture Clock    : generator_inst1.REGSTAT_60_LC_3_14_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__373/I                                               CEMux                          0              4502   +INF  FALL       1
I__373/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_60_LC_3_14_3/ce                LogicCell40_SEQ_MODE_1011      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__392/I                                          ClkMux                         0              3482  RISE       1
I__392/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_60_LC_3_14_3/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_63_LC_3_14_2/ce
Capture Clock    : generator_inst1.REGSTAT_63_LC_3_14_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__373/I                                               CEMux                          0              4502   +INF  FALL       1
I__373/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_63_LC_3_14_2/ce                LogicCell40_SEQ_MODE_1010      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__392/I                                          ClkMux                         0              3482  RISE       1
I__392/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_63_LC_3_14_2/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_64_LC_3_14_1/ce
Capture Clock    : generator_inst1.REGSTAT_64_LC_3_14_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__373/I                                               CEMux                          0              4502   +INF  FALL       1
I__373/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_64_LC_3_14_1/ce                LogicCell40_SEQ_MODE_1010      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__392/I                                          ClkMux                         0              3482  RISE       1
I__392/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_64_LC_3_14_1/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_62_LC_3_14_0/ce
Capture Clock    : generator_inst1.REGSTAT_62_LC_3_14_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__373/I                                               CEMux                          0              4502   +INF  FALL       1
I__373/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_62_LC_3_14_0/ce                LogicCell40_SEQ_MODE_1011      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__392/I                                          ClkMux                         0              3482  RISE       1
I__392/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_62_LC_3_14_0/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_37_LC_4_15_7/ce
Capture Clock    : generator_inst1.REGSTAT_37_LC_4_15_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__374/I                                               CEMux                          0              4502   +INF  FALL       1
I__374/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_37_LC_4_15_7/ce                LogicCell40_SEQ_MODE_1010      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__393/I                                          ClkMux                         0              3482  RISE       1
I__393/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_37_LC_4_15_7/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_59_LC_4_15_6/ce
Capture Clock    : generator_inst1.REGSTAT_59_LC_4_15_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__374/I                                               CEMux                          0              4502   +INF  FALL       1
I__374/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_59_LC_4_15_6/ce                LogicCell40_SEQ_MODE_1011      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__393/I                                          ClkMux                         0              3482  RISE       1
I__393/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_59_LC_4_15_6/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_58_LC_4_15_5/ce
Capture Clock    : generator_inst1.REGSTAT_58_LC_4_15_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__374/I                                               CEMux                          0              4502   +INF  FALL       1
I__374/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_58_LC_4_15_5/ce                LogicCell40_SEQ_MODE_1010      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__393/I                                          ClkMux                         0              3482  RISE       1
I__393/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_58_LC_4_15_5/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_38_LC_4_15_4/ce
Capture Clock    : generator_inst1.REGSTAT_38_LC_4_15_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__374/I                                               CEMux                          0              4502   +INF  FALL       1
I__374/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_38_LC_4_15_4/ce                LogicCell40_SEQ_MODE_1011      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__393/I                                          ClkMux                         0              3482  RISE       1
I__393/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_38_LC_4_15_4/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_36_LC_4_15_2/ce
Capture Clock    : generator_inst1.REGSTAT_36_LC_4_15_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__374/I                                               CEMux                          0              4502   +INF  FALL       1
I__374/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_36_LC_4_15_2/ce                LogicCell40_SEQ_MODE_1011      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__393/I                                          ClkMux                         0              3482  RISE       1
I__393/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_36_LC_4_15_2/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_57_LC_4_15_1/ce
Capture Clock    : generator_inst1.REGSTAT_57_LC_4_15_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__374/I                                               CEMux                          0              4502   +INF  FALL       1
I__374/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_57_LC_4_15_1/ce                LogicCell40_SEQ_MODE_1010      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__393/I                                          ClkMux                         0              3482  RISE       1
I__393/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_57_LC_4_15_1/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_56_LC_4_15_0/ce
Capture Clock    : generator_inst1.REGSTAT_56_LC_4_15_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__374/I                                               CEMux                          0              4502   +INF  FALL       1
I__374/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_56_LC_4_15_0/ce                LogicCell40_SEQ_MODE_1010      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__393/I                                          ClkMux                         0              3482  RISE       1
I__393/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_56_LC_4_15_0/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_82_LC_2_12_7/ce
Capture Clock    : generator_inst1.REGSTAT_82_LC_2_12_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__375/I                                               CEMux                          0              4502   +INF  FALL       1
I__375/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_82_LC_2_12_7/ce                LogicCell40_SEQ_MODE_1010      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__394/I                                          ClkMux                         0              3482  RISE       1
I__394/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_82_LC_2_12_7/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_86_LC_2_12_6/ce
Capture Clock    : generator_inst1.REGSTAT_86_LC_2_12_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__375/I                                               CEMux                          0              4502   +INF  FALL       1
I__375/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_86_LC_2_12_6/ce                LogicCell40_SEQ_MODE_1010      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__394/I                                          ClkMux                         0              3482  RISE       1
I__394/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_86_LC_2_12_6/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_87_LC_2_12_5/ce
Capture Clock    : generator_inst1.REGSTAT_87_LC_2_12_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__375/I                                               CEMux                          0              4502   +INF  FALL       1
I__375/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_87_LC_2_12_5/ce                LogicCell40_SEQ_MODE_1010      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__394/I                                          ClkMux                         0              3482  RISE       1
I__394/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_87_LC_2_12_5/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_85_LC_2_12_4/ce
Capture Clock    : generator_inst1.REGSTAT_85_LC_2_12_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__375/I                                               CEMux                          0              4502   +INF  FALL       1
I__375/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_85_LC_2_12_4/ce                LogicCell40_SEQ_MODE_1010      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__394/I                                          ClkMux                         0              3482  RISE       1
I__394/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_85_LC_2_12_4/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_81_LC_2_12_3/ce
Capture Clock    : generator_inst1.REGSTAT_81_LC_2_12_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__375/I                                               CEMux                          0              4502   +INF  FALL       1
I__375/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_81_LC_2_12_3/ce                LogicCell40_SEQ_MODE_1011      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__394/I                                          ClkMux                         0              3482  RISE       1
I__394/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_81_LC_2_12_3/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_84_LC_2_12_2/ce
Capture Clock    : generator_inst1.REGSTAT_84_LC_2_12_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__375/I                                               CEMux                          0              4502   +INF  FALL       1
I__375/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_84_LC_2_12_2/ce                LogicCell40_SEQ_MODE_1011      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__394/I                                          ClkMux                         0              3482  RISE       1
I__394/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_84_LC_2_12_2/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_83_LC_2_12_0/ce
Capture Clock    : generator_inst1.REGSTAT_83_LC_2_12_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__375/I                                               CEMux                          0              4502   +INF  FALL       1
I__375/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_83_LC_2_12_0/ce                LogicCell40_SEQ_MODE_1010      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__394/I                                          ClkMux                         0              3482  RISE       1
I__394/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_83_LC_2_12_0/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_9_LC_3_13_7/ce
Capture Clock    : generator_inst1.REGSTAT_9_LC_3_13_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__376/I                                               CEMux                          0              4502   +INF  FALL       1
I__376/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_9_LC_3_13_7/ce                 LogicCell40_SEQ_MODE_1010      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__395/I                                          ClkMux                         0              3482  RISE       1
I__395/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_9_LC_3_13_7/clk           LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_8_LC_3_13_6/ce
Capture Clock    : generator_inst1.REGSTAT_8_LC_3_13_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__376/I                                               CEMux                          0              4502   +INF  FALL       1
I__376/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_8_LC_3_13_6/ce                 LogicCell40_SEQ_MODE_1011      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__395/I                                          ClkMux                         0              3482  RISE       1
I__395/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_8_LC_3_13_6/clk           LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_10_LC_3_13_5/ce
Capture Clock    : generator_inst1.REGSTAT_10_LC_3_13_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__376/I                                               CEMux                          0              4502   +INF  FALL       1
I__376/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_10_LC_3_13_5/ce                LogicCell40_SEQ_MODE_1011      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__395/I                                          ClkMux                         0              3482  RISE       1
I__395/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_10_LC_3_13_5/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_6_LC_3_13_3/ce
Capture Clock    : generator_inst1.REGSTAT_6_LC_3_13_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__376/I                                               CEMux                          0              4502   +INF  FALL       1
I__376/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_6_LC_3_13_3/ce                 LogicCell40_SEQ_MODE_1011      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__395/I                                          ClkMux                         0              3482  RISE       1
I__395/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_6_LC_3_13_3/clk           LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_7_LC_3_13_2/ce
Capture Clock    : generator_inst1.REGSTAT_7_LC_3_13_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__376/I                                               CEMux                          0              4502   +INF  FALL       1
I__376/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_7_LC_3_13_2/ce                 LogicCell40_SEQ_MODE_1010      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__395/I                                          ClkMux                         0              3482  RISE       1
I__395/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_7_LC_3_13_2/clk           LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_12_LC_3_13_1/ce
Capture Clock    : generator_inst1.REGSTAT_12_LC_3_13_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__376/I                                               CEMux                          0              4502   +INF  FALL       1
I__376/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_12_LC_3_13_1/ce                LogicCell40_SEQ_MODE_1010      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__395/I                                          ClkMux                         0              3482  RISE       1
I__395/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_12_LC_3_13_1/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_11_LC_3_13_0/ce
Capture Clock    : generator_inst1.REGSTAT_11_LC_3_13_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__376/I                                               CEMux                          0              4502   +INF  FALL       1
I__376/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_11_LC_3_13_0/ce                LogicCell40_SEQ_MODE_1010      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__395/I                                          ClkMux                         0              3482  RISE       1
I__395/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_11_LC_3_13_0/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_68_LC_4_14_6/ce
Capture Clock    : generator_inst1.REGSTAT_68_LC_4_14_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__377/I                                               CEMux                          0              4502   +INF  FALL       1
I__377/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_68_LC_4_14_6/ce                LogicCell40_SEQ_MODE_1011      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__396/I                                          ClkMux                         0              3482  RISE       1
I__396/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_68_LC_4_14_6/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_70_LC_4_14_5/ce
Capture Clock    : generator_inst1.REGSTAT_70_LC_4_14_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__377/I                                               CEMux                          0              4502   +INF  FALL       1
I__377/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_70_LC_4_14_5/ce                LogicCell40_SEQ_MODE_1011      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__396/I                                          ClkMux                         0              3482  RISE       1
I__396/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_70_LC_4_14_5/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_71_LC_4_14_4/ce
Capture Clock    : generator_inst1.REGSTAT_71_LC_4_14_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__377/I                                               CEMux                          0              4502   +INF  FALL       1
I__377/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_71_LC_4_14_4/ce                LogicCell40_SEQ_MODE_1010      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__396/I                                          ClkMux                         0              3482  RISE       1
I__396/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_71_LC_4_14_4/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_69_LC_4_14_3/ce
Capture Clock    : generator_inst1.REGSTAT_69_LC_4_14_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__377/I                                               CEMux                          0              4502   +INF  FALL       1
I__377/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_69_LC_4_14_3/ce                LogicCell40_SEQ_MODE_1010      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__396/I                                          ClkMux                         0              3482  RISE       1
I__396/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_69_LC_4_14_3/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_67_LC_4_14_1/ce
Capture Clock    : generator_inst1.REGSTAT_67_LC_4_14_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__377/I                                               CEMux                          0              4502   +INF  FALL       1
I__377/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_67_LC_4_14_1/ce                LogicCell40_SEQ_MODE_1010      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__396/I                                          ClkMux                         0              3482  RISE       1
I__396/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_67_LC_4_14_1/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_66_LC_4_14_0/ce
Capture Clock    : generator_inst1.REGSTAT_66_LC_4_14_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__377/I                                               CEMux                          0              4502   +INF  FALL       1
I__377/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_66_LC_4_14_0/ce                LogicCell40_SEQ_MODE_1011      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__396/I                                          ClkMux                         0              3482  RISE       1
I__396/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_66_LC_4_14_0/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_4_LC_4_13_7/ce
Capture Clock    : generator_inst1.REGSTAT_4_LC_4_13_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__378/I                                               CEMux                          0              4502   +INF  FALL       1
I__378/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_4_LC_4_13_7/ce                 LogicCell40_SEQ_MODE_1010      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__397/I                                          ClkMux                         0              3482  RISE       1
I__397/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_4_LC_4_13_7/clk           LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_1_LC_4_13_5/ce
Capture Clock    : generator_inst1.REGSTAT_1_LC_4_13_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__378/I                                               CEMux                          0              4502   +INF  FALL       1
I__378/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_1_LC_4_13_5/ce                 LogicCell40_SEQ_MODE_1011      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__397/I                                          ClkMux                         0              3482  RISE       1
I__397/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_1_LC_4_13_5/clk           LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_5_LC_4_13_4/ce
Capture Clock    : generator_inst1.REGSTAT_5_LC_4_13_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__378/I                                               CEMux                          0              4502   +INF  FALL       1
I__378/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_5_LC_4_13_4/ce                 LogicCell40_SEQ_MODE_1011      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__397/I                                          ClkMux                         0              3482  RISE       1
I__397/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_5_LC_4_13_4/clk           LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_3_LC_4_13_3/ce
Capture Clock    : generator_inst1.REGSTAT_3_LC_4_13_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__378/I                                               CEMux                          0              4502   +INF  FALL       1
I__378/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_3_LC_4_13_3/ce                 LogicCell40_SEQ_MODE_1010      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__397/I                                          ClkMux                         0              3482  RISE       1
I__397/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_3_LC_4_13_3/clk           LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_2_LC_4_13_2/ce
Capture Clock    : generator_inst1.REGSTAT_2_LC_4_13_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__378/I                                               CEMux                          0              4502   +INF  FALL       1
I__378/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_2_LC_4_13_2/ce                 LogicCell40_SEQ_MODE_1011      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__397/I                                          ClkMux                         0              3482  RISE       1
I__397/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_2_LC_4_13_2/clk           LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_0_LC_4_13_1/ce
Capture Clock    : generator_inst1.REGSTAT_0_LC_4_13_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5319
---------------------------------------   ---- 
End-of-path arrival time (ps)             5319
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       760               760   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__182/I                                               LocalMux                       0              1442   +INF  FALL       1
I__182/O                                               LocalMux                     455              1897   +INF  FALL       1
I__184/I                                               InMux                          0              1897   +INF  FALL       1
I__184/O                                               InMux                        320              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL       1
I__166/I                                               LocalMux                       0              2786   +INF  FALL       1
I__166/O                                               LocalMux                     455              3241   +INF  FALL       1
I__167/I                                               IoInMux                        0              3241   +INF  FALL       1
I__167/O                                               IoInMux                      320              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3561   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4388   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4388   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4388   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4502   +INF  FALL       1
I__378/I                                               CEMux                          0              4502   +INF  FALL       1
I__378/O                                               CEMux                        817              5319   +INF  FALL       1
generator_inst1.REGSTAT_0_LC_4_13_1/ce                 LogicCell40_SEQ_MODE_1011      0              5319   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__397/I                                          ClkMux                         0              3482  RISE       1
I__397/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_0_LC_4_13_1/clk           LogicCell40_SEQ_MODE_1011      0              3937  RISE       1


===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_35_LC_4_16_6/lcout
Path End         : generator_inst1.REGSTAT_36_LC_4_15_2/in3
Capture Clock    : generator_inst1.REGSTAT_36_LC_4_15_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__389/I                                          ClkMux                         0              3482  RISE       1
I__389/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_35_LC_4_16_6/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_35_LC_4_16_6/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1571  FALL       1
I__398/I                                    LocalMux                       0              4733   1571  FALL       1
I__398/O                                    LocalMux                     455              5188   1571  FALL       1
I__399/I                                    InMux                          0              5188   1571  FALL       1
I__399/O                                    InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_36_LC_4_15_2/in3    LogicCell40_SEQ_MODE_1011      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__393/I                                          ClkMux                         0              3482  RISE       1
I__393/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_36_LC_4_15_2/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_41_LC_4_16_5/lcout
Path End         : generator_inst1.REGSTAT_42_LC_4_16_2/in3
Capture Clock    : generator_inst1.REGSTAT_42_LC_4_16_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__389/I                                          ClkMux                         0              3482  RISE       1
I__389/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_41_LC_4_16_5/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_41_LC_4_16_5/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       1
I__402/I                                    LocalMux                       0              4733   1571  FALL       1
I__402/O                                    LocalMux                     455              5188   1571  FALL       1
I__403/I                                    InMux                          0              5188   1571  FALL       1
I__403/O                                    InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_42_LC_4_16_2/in3    LogicCell40_SEQ_MODE_1011      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__389/I                                          ClkMux                         0              3482  RISE       1
I__389/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_42_LC_4_16_2/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_40_LC_4_16_4/lcout
Path End         : generator_inst1.REGSTAT_41_LC_4_16_5/in3
Capture Clock    : generator_inst1.REGSTAT_41_LC_4_16_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__389/I                                          ClkMux                         0              3482  RISE       1
I__389/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_40_LC_4_16_4/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_40_LC_4_16_4/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       1
I__404/I                                    LocalMux                       0              4733   1571  FALL       1
I__404/O                                    LocalMux                     455              5188   1571  FALL       1
I__405/I                                    InMux                          0              5188   1571  FALL       1
I__405/O                                    InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_41_LC_4_16_5/in3    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__389/I                                          ClkMux                         0              3482  RISE       1
I__389/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_41_LC_4_16_5/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_42_LC_4_16_2/lcout
Path End         : generator_inst1.REGSTAT_43_LC_3_16_1/in3
Capture Clock    : generator_inst1.REGSTAT_43_LC_3_16_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__389/I                                          ClkMux                         0              3482  RISE       1
I__389/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_42_LC_4_16_2/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_42_LC_4_16_2/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1571  FALL       1
I__408/I                                    LocalMux                       0              4733   1571  FALL       1
I__408/O                                    LocalMux                     455              5188   1571  FALL       1
I__409/I                                    InMux                          0              5188   1571  FALL       1
I__409/O                                    InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_43_LC_3_16_1/in3    LogicCell40_SEQ_MODE_1011      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__385/I                                          ClkMux                         0              3482  RISE       1
I__385/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_43_LC_3_16_1/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_39_LC_4_16_0/lcout
Path End         : generator_inst1.REGSTAT_40_LC_4_16_4/in3
Capture Clock    : generator_inst1.REGSTAT_40_LC_4_16_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__389/I                                          ClkMux                         0              3482  RISE       1
I__389/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_39_LC_4_16_0/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_39_LC_4_16_0/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1571  FALL       1
I__406/I                                    LocalMux                       0              4733   1571  FALL       1
I__406/O                                    LocalMux                     455              5188   1571  FALL       1
I__407/I                                    InMux                          0              5188   1571  FALL       1
I__407/O                                    InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_40_LC_4_16_4/in3    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__389/I                                          ClkMux                         0              3482  RISE       1
I__389/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_40_LC_4_16_4/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_37_LC_4_15_7/lcout
Path End         : generator_inst1.REGSTAT_38_LC_4_15_4/in3
Capture Clock    : generator_inst1.REGSTAT_38_LC_4_15_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__393/I                                          ClkMux                         0              3482  RISE       1
I__393/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_37_LC_4_15_7/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_37_LC_4_15_7/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       1
I__412/I                                    LocalMux                       0              4733   1571  FALL       1
I__412/O                                    LocalMux                     455              5188   1571  FALL       1
I__413/I                                    InMux                          0              5188   1571  FALL       1
I__413/O                                    InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_38_LC_4_15_4/in3    LogicCell40_SEQ_MODE_1011      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__393/I                                          ClkMux                         0              3482  RISE       1
I__393/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_38_LC_4_15_4/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_59_LC_4_15_6/lcout
Path End         : generator_inst1.REGSTAT_60_LC_3_14_3/in3
Capture Clock    : generator_inst1.REGSTAT_60_LC_3_14_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__393/I                                          ClkMux                         0              3482  RISE       1
I__393/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_59_LC_4_15_6/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_59_LC_4_15_6/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1571  FALL       1
I__416/I                                    LocalMux                       0              4733   1571  FALL       1
I__416/O                                    LocalMux                     455              5188   1571  FALL       1
I__417/I                                    InMux                          0              5188   1571  FALL       1
I__417/O                                    InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_60_LC_3_14_3/in3    LogicCell40_SEQ_MODE_1011      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__392/I                                          ClkMux                         0              3482  RISE       1
I__392/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_60_LC_3_14_3/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_58_LC_4_15_5/lcout
Path End         : generator_inst1.REGSTAT_59_LC_4_15_6/in3
Capture Clock    : generator_inst1.REGSTAT_59_LC_4_15_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__393/I                                          ClkMux                         0              3482  RISE       1
I__393/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_58_LC_4_15_5/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_58_LC_4_15_5/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       1
I__418/I                                    LocalMux                       0              4733   1571  FALL       1
I__418/O                                    LocalMux                     455              5188   1571  FALL       1
I__419/I                                    InMux                          0              5188   1571  FALL       1
I__419/O                                    InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_59_LC_4_15_6/in3    LogicCell40_SEQ_MODE_1011      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__393/I                                          ClkMux                         0              3482  RISE       1
I__393/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_59_LC_4_15_6/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_38_LC_4_15_4/lcout
Path End         : generator_inst1.REGSTAT_39_LC_4_16_0/in3
Capture Clock    : generator_inst1.REGSTAT_39_LC_4_16_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__393/I                                          ClkMux                         0              3482  RISE       1
I__393/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_38_LC_4_15_4/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_38_LC_4_15_4/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1571  FALL       1
I__410/I                                    LocalMux                       0              4733   1571  FALL       1
I__410/O                                    LocalMux                     455              5188   1571  FALL       1
I__411/I                                    InMux                          0              5188   1571  FALL       1
I__411/O                                    InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_39_LC_4_16_0/in3    LogicCell40_SEQ_MODE_1011      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__389/I                                          ClkMux                         0              3482  RISE       1
I__389/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_39_LC_4_16_0/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_36_LC_4_15_2/lcout
Path End         : generator_inst1.REGSTAT_37_LC_4_15_7/in3
Capture Clock    : generator_inst1.REGSTAT_37_LC_4_15_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__393/I                                          ClkMux                         0              3482  RISE       1
I__393/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_36_LC_4_15_2/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_36_LC_4_15_2/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1571  FALL       1
I__414/I                                    LocalMux                       0              4733   1571  FALL       1
I__414/O                                    LocalMux                     455              5188   1571  FALL       1
I__415/I                                    InMux                          0              5188   1571  FALL       1
I__415/O                                    InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_37_LC_4_15_7/in3    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__393/I                                          ClkMux                         0              3482  RISE       1
I__393/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_37_LC_4_15_7/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_57_LC_4_15_1/lcout
Path End         : generator_inst1.REGSTAT_58_LC_4_15_5/in3
Capture Clock    : generator_inst1.REGSTAT_58_LC_4_15_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__393/I                                          ClkMux                         0              3482  RISE       1
I__393/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_57_LC_4_15_1/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_57_LC_4_15_1/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       1
I__420/I                                    LocalMux                       0              4733   1571  FALL       1
I__420/O                                    LocalMux                     455              5188   1571  FALL       1
I__421/I                                    InMux                          0              5188   1571  FALL       1
I__421/O                                    InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_58_LC_4_15_5/in3    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__393/I                                          ClkMux                         0              3482  RISE       1
I__393/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_58_LC_4_15_5/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_56_LC_4_15_0/lcout
Path End         : generator_inst1.REGSTAT_57_LC_4_15_1/in3
Capture Clock    : generator_inst1.REGSTAT_57_LC_4_15_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__393/I                                          ClkMux                         0              3482  RISE       1
I__393/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_56_LC_4_15_0/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_56_LC_4_15_0/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       1
I__328/I                                    LocalMux                       0              4733   1571  FALL       1
I__328/O                                    LocalMux                     455              5188   1571  FALL       1
I__329/I                                    InMux                          0              5188   1571  FALL       1
I__329/O                                    InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_57_LC_4_15_1/in3    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__393/I                                          ClkMux                         0              3482  RISE       1
I__393/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_57_LC_4_15_1/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_68_LC_4_14_6/lcout
Path End         : generator_inst1.REGSTAT_69_LC_4_14_3/in3
Capture Clock    : generator_inst1.REGSTAT_69_LC_4_14_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__396/I                                          ClkMux                         0              3482  RISE       1
I__396/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_68_LC_4_14_6/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_68_LC_4_14_6/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1571  FALL       1
I__332/I                                    LocalMux                       0              4733   1571  FALL       1
I__332/O                                    LocalMux                     455              5188   1571  FALL       1
I__333/I                                    InMux                          0              5188   1571  FALL       1
I__333/O                                    InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_69_LC_4_14_3/in3    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__396/I                                          ClkMux                         0              3482  RISE       1
I__396/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_69_LC_4_14_3/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_70_LC_4_14_5/lcout
Path End         : generator_inst1.REGSTAT_71_LC_4_14_4/in3
Capture Clock    : generator_inst1.REGSTAT_71_LC_4_14_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__396/I                                          ClkMux                         0              3482  RISE       1
I__396/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_70_LC_4_14_5/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_70_LC_4_14_5/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1571  FALL       1
I__336/I                                    LocalMux                       0              4733   1571  FALL       1
I__336/O                                    LocalMux                     455              5188   1571  FALL       1
I__337/I                                    InMux                          0              5188   1571  FALL       1
I__337/O                                    InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_71_LC_4_14_4/in3    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__396/I                                          ClkMux                         0              3482  RISE       1
I__396/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_71_LC_4_14_4/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_71_LC_4_14_4/lcout
Path End         : generator_inst1.REGSTAT_72_LC_3_14_4/in3
Capture Clock    : generator_inst1.REGSTAT_72_LC_3_14_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__396/I                                          ClkMux                         0              3482  RISE       1
I__396/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_71_LC_4_14_4/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_71_LC_4_14_4/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       1
I__340/I                                    LocalMux                       0              4733   1571  FALL       1
I__340/O                                    LocalMux                     455              5188   1571  FALL       1
I__341/I                                    InMux                          0              5188   1571  FALL       1
I__341/O                                    InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_72_LC_3_14_4/in3    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__392/I                                          ClkMux                         0              3482  RISE       1
I__392/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_72_LC_3_14_4/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_69_LC_4_14_3/lcout
Path End         : generator_inst1.REGSTAT_70_LC_4_14_5/in3
Capture Clock    : generator_inst1.REGSTAT_70_LC_4_14_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__396/I                                          ClkMux                         0              3482  RISE       1
I__396/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_69_LC_4_14_3/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_69_LC_4_14_3/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       1
I__338/I                                    LocalMux                       0              4733   1571  FALL       1
I__338/O                                    LocalMux                     455              5188   1571  FALL       1
I__339/I                                    InMux                          0              5188   1571  FALL       1
I__339/O                                    InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_70_LC_4_14_5/in3    LogicCell40_SEQ_MODE_1011      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__396/I                                          ClkMux                         0              3482  RISE       1
I__396/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_70_LC_4_14_5/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_67_LC_4_14_1/lcout
Path End         : generator_inst1.REGSTAT_68_LC_4_14_6/in3
Capture Clock    : generator_inst1.REGSTAT_68_LC_4_14_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__396/I                                          ClkMux                         0              3482  RISE       1
I__396/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_67_LC_4_14_1/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_67_LC_4_14_1/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       1
I__334/I                                    LocalMux                       0              4733   1571  FALL       1
I__334/O                                    LocalMux                     455              5188   1571  FALL       1
I__335/I                                    InMux                          0              5188   1571  FALL       1
I__335/O                                    InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_68_LC_4_14_6/in3    LogicCell40_SEQ_MODE_1011      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__396/I                                          ClkMux                         0              3482  RISE       1
I__396/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_68_LC_4_14_6/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_66_LC_4_14_0/lcout
Path End         : generator_inst1.REGSTAT_67_LC_4_14_1/in3
Capture Clock    : generator_inst1.REGSTAT_67_LC_4_14_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__396/I                                          ClkMux                         0              3482  RISE       1
I__396/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_66_LC_4_14_0/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_66_LC_4_14_0/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1571  FALL       1
I__342/I                                    LocalMux                       0              4733   1571  FALL       1
I__342/O                                    LocalMux                     455              5188   1571  FALL       1
I__343/I                                    InMux                          0              5188   1571  FALL       1
I__343/O                                    InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_67_LC_4_14_1/in3    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__396/I                                          ClkMux                         0              3482  RISE       1
I__396/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_67_LC_4_14_1/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_4_LC_4_13_7/lcout
Path End         : generator_inst1.REGSTAT_5_LC_4_13_4/in3
Capture Clock    : generator_inst1.REGSTAT_5_LC_4_13_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__397/I                                          ClkMux                         0              3482  RISE       1
I__397/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_4_LC_4_13_7/clk           LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_4_LC_4_13_7/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       1
I__310/I                                   LocalMux                       0              4733   1571  FALL       1
I__310/O                                   LocalMux                     455              5188   1571  FALL       1
I__311/I                                   InMux                          0              5188   1571  FALL       1
I__311/O                                   InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_5_LC_4_13_4/in3    LogicCell40_SEQ_MODE_1011      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__397/I                                          ClkMux                         0              3482  RISE       1
I__397/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_5_LC_4_13_4/clk           LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_1_LC_4_13_5/lcout
Path End         : generator_inst1.REGSTAT_2_LC_4_13_2/in3
Capture Clock    : generator_inst1.REGSTAT_2_LC_4_13_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__397/I                                          ClkMux                         0              3482  RISE       1
I__397/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_1_LC_4_13_5/clk           LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_1_LC_4_13_5/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1571  FALL       1
I__314/I                                   LocalMux                       0              4733   1571  FALL       1
I__314/O                                   LocalMux                     455              5188   1571  FALL       1
I__315/I                                   InMux                          0              5188   1571  FALL       1
I__315/O                                   InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_2_LC_4_13_2/in3    LogicCell40_SEQ_MODE_1011      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__397/I                                          ClkMux                         0              3482  RISE       1
I__397/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_2_LC_4_13_2/clk           LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_5_LC_4_13_4/lcout
Path End         : generator_inst1.REGSTAT_6_LC_3_13_3/in3
Capture Clock    : generator_inst1.REGSTAT_6_LC_3_13_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__397/I                                          ClkMux                         0              3482  RISE       1
I__397/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_5_LC_4_13_4/clk           LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_5_LC_4_13_4/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1571  FALL       1
I__318/I                                   LocalMux                       0              4733   1571  FALL       1
I__318/O                                   LocalMux                     455              5188   1571  FALL       1
I__319/I                                   InMux                          0              5188   1571  FALL       1
I__319/O                                   InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_6_LC_3_13_3/in3    LogicCell40_SEQ_MODE_1011      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__395/I                                          ClkMux                         0              3482  RISE       1
I__395/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_6_LC_3_13_3/clk           LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_3_LC_4_13_3/lcout
Path End         : generator_inst1.REGSTAT_4_LC_4_13_7/in3
Capture Clock    : generator_inst1.REGSTAT_4_LC_4_13_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__397/I                                          ClkMux                         0              3482  RISE       1
I__397/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_3_LC_4_13_3/clk           LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_3_LC_4_13_3/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       1
I__312/I                                   LocalMux                       0              4733   1571  FALL       1
I__312/O                                   LocalMux                     455              5188   1571  FALL       1
I__313/I                                   InMux                          0              5188   1571  FALL       1
I__313/O                                   InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_4_LC_4_13_7/in3    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__397/I                                          ClkMux                         0              3482  RISE       1
I__397/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_4_LC_4_13_7/clk           LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_2_LC_4_13_2/lcout
Path End         : generator_inst1.REGSTAT_3_LC_4_13_3/in3
Capture Clock    : generator_inst1.REGSTAT_3_LC_4_13_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__397/I                                          ClkMux                         0              3482  RISE       1
I__397/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_2_LC_4_13_2/clk           LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_2_LC_4_13_2/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1571  FALL       1
I__320/I                                   LocalMux                       0              4733   1571  FALL       1
I__320/O                                   LocalMux                     455              5188   1571  FALL       1
I__321/I                                   InMux                          0              5188   1571  FALL       1
I__321/O                                   InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_3_LC_4_13_3/in3    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__397/I                                          ClkMux                         0              3482  RISE       1
I__397/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_3_LC_4_13_3/clk           LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_0_LC_4_13_1/lcout
Path End         : generator_inst1.REGSTAT_1_LC_4_13_5/in3
Capture Clock    : generator_inst1.REGSTAT_1_LC_4_13_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__397/I                                          ClkMux                         0              3482  RISE       1
I__397/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_0_LC_4_13_1/clk           LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_0_LC_4_13_1/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1571  FALL       1
I__316/I                                   LocalMux                       0              4733   1571  FALL       1
I__316/O                                   LocalMux                     455              5188   1571  FALL       1
I__317/I                                   InMux                          0              5188   1571  FALL       1
I__317/O                                   InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_1_LC_4_13_5/in3    LogicCell40_SEQ_MODE_1011      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__397/I                                          ClkMux                         0              3482  RISE       1
I__397/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_1_LC_4_13_5/clk           LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_34_LC_3_16_6/lcout
Path End         : generator_inst1.REGSTAT_35_LC_4_16_6/in3
Capture Clock    : generator_inst1.REGSTAT_35_LC_4_16_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__385/I                                          ClkMux                         0              3482  RISE       1
I__385/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_34_LC_3_16_6/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_34_LC_3_16_6/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1571  FALL       1
I__400/I                                    LocalMux                       0              4733   1571  FALL       1
I__400/O                                    LocalMux                     455              5188   1571  FALL       1
I__401/I                                    InMux                          0              5188   1571  FALL       1
I__401/O                                    InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_35_LC_4_16_6/in3    LogicCell40_SEQ_MODE_1011      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__389/I                                          ClkMux                         0              3482  RISE       1
I__389/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_35_LC_4_16_6/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_46_LC_3_16_4/lcout
Path End         : generator_inst1.REGSTAT_47_LC_2_15_2/in3
Capture Clock    : generator_inst1.REGSTAT_47_LC_2_15_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__385/I                                          ClkMux                         0              3482  RISE       1
I__385/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_46_LC_3_16_4/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_46_LC_3_16_4/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       1
I__324/I                                    LocalMux                       0              4733   1571  FALL       1
I__324/O                                    LocalMux                     455              5188   1571  FALL       1
I__325/I                                    InMux                          0              5188   1571  FALL       1
I__325/O                                    InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_47_LC_2_15_2/in3    LogicCell40_SEQ_MODE_1011      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__384/I                                          ClkMux                         0              3482  RISE       1
I__384/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_47_LC_2_15_2/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_45_LC_3_16_3/lcout
Path End         : generator_inst1.REGSTAT_46_LC_3_16_4/in3
Capture Clock    : generator_inst1.REGSTAT_46_LC_3_16_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__385/I                                          ClkMux                         0              3482  RISE       1
I__385/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_45_LC_3_16_3/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_45_LC_3_16_3/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1571  FALL       1
I__326/I                                    LocalMux                       0              4733   1571  FALL       1
I__326/O                                    LocalMux                     455              5188   1571  FALL       1
I__327/I                                    InMux                          0              5188   1571  FALL       1
I__327/O                                    InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_46_LC_3_16_4/in3    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__385/I                                          ClkMux                         0              3482  RISE       1
I__385/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_46_LC_3_16_4/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_44_LC_3_16_2/lcout
Path End         : generator_inst1.REGSTAT_45_LC_3_16_3/in3
Capture Clock    : generator_inst1.REGSTAT_45_LC_3_16_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__385/I                                          ClkMux                         0              3482  RISE       1
I__385/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_44_LC_3_16_2/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_44_LC_3_16_2/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1571  FALL       1
I__292/I                                    LocalMux                       0              4733   1571  FALL       1
I__292/O                                    LocalMux                     455              5188   1571  FALL       1
I__293/I                                    InMux                          0              5188   1571  FALL       1
I__293/O                                    InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_45_LC_3_16_3/in3    LogicCell40_SEQ_MODE_1011      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__385/I                                          ClkMux                         0              3482  RISE       1
I__385/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_45_LC_3_16_3/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_43_LC_3_16_1/lcout
Path End         : generator_inst1.REGSTAT_44_LC_3_16_2/in3
Capture Clock    : generator_inst1.REGSTAT_44_LC_3_16_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__385/I                                          ClkMux                         0              3482  RISE       1
I__385/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_43_LC_3_16_1/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_43_LC_3_16_1/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1571  FALL       1
I__294/I                                    LocalMux                       0              4733   1571  FALL       1
I__294/O                                    LocalMux                     455              5188   1571  FALL       1
I__295/I                                    InMux                          0              5188   1571  FALL       1
I__295/O                                    InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_44_LC_3_16_2/in3    LogicCell40_SEQ_MODE_1011      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__385/I                                          ClkMux                         0              3482  RISE       1
I__385/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_44_LC_3_16_2/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_53_LC_3_15_7/lcout
Path End         : generator_inst1.REGSTAT_54_LC_3_15_5/in3
Capture Clock    : generator_inst1.REGSTAT_54_LC_3_15_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__388/I                                          ClkMux                         0              3482  RISE       1
I__388/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_53_LC_3_15_7/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_53_LC_3_15_7/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       1
I__296/I                                    LocalMux                       0              4733   1571  FALL       1
I__296/O                                    LocalMux                     455              5188   1571  FALL       1
I__297/I                                    InMux                          0              5188   1571  FALL       1
I__297/O                                    InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_54_LC_3_15_5/in3    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__388/I                                          ClkMux                         0              3482  RISE       1
I__388/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_54_LC_3_15_5/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_54_LC_3_15_5/lcout
Path End         : generator_inst1.REGSTAT_55_LC_3_15_0/in3
Capture Clock    : generator_inst1.REGSTAT_55_LC_3_15_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__388/I                                          ClkMux                         0              3482  RISE       1
I__388/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_54_LC_3_15_5/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_54_LC_3_15_5/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       1
I__300/I                                    LocalMux                       0              4733   1571  FALL       1
I__300/O                                    LocalMux                     455              5188   1571  FALL       1
I__301/I                                    InMux                          0              5188   1571  FALL       1
I__301/O                                    InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_55_LC_3_15_0/in3    LogicCell40_SEQ_MODE_1011      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__388/I                                          ClkMux                         0              3482  RISE       1
I__388/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_55_LC_3_15_0/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_52_LC_3_15_4/lcout
Path End         : generator_inst1.REGSTAT_53_LC_3_15_7/in3
Capture Clock    : generator_inst1.REGSTAT_53_LC_3_15_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__388/I                                          ClkMux                         0              3482  RISE       1
I__388/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_52_LC_3_15_4/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_52_LC_3_15_4/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1571  FALL       1
I__298/I                                    LocalMux                       0              4733   1571  FALL       1
I__298/O                                    LocalMux                     455              5188   1571  FALL       1
I__299/I                                    InMux                          0              5188   1571  FALL       1
I__299/O                                    InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_53_LC_3_15_7/in3    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__388/I                                          ClkMux                         0              3482  RISE       1
I__388/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_53_LC_3_15_7/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_51_LC_3_15_3/lcout
Path End         : generator_inst1.REGSTAT_52_LC_3_15_4/in3
Capture Clock    : generator_inst1.REGSTAT_52_LC_3_15_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__388/I                                          ClkMux                         0              3482  RISE       1
I__388/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_51_LC_3_15_3/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_51_LC_3_15_3/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1571  FALL       1
I__302/I                                    LocalMux                       0              4733   1571  FALL       1
I__302/O                                    LocalMux                     455              5188   1571  FALL       1
I__303/I                                    InMux                          0              5188   1571  FALL       1
I__303/O                                    InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_52_LC_3_15_4/in3    LogicCell40_SEQ_MODE_1011      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__388/I                                          ClkMux                         0              3482  RISE       1
I__388/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_52_LC_3_15_4/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_50_LC_3_15_1/lcout
Path End         : generator_inst1.REGSTAT_51_LC_3_15_3/in3
Capture Clock    : generator_inst1.REGSTAT_51_LC_3_15_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__388/I                                          ClkMux                         0              3482  RISE       1
I__388/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_50_LC_3_15_1/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_50_LC_3_15_1/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       1
I__304/I                                    LocalMux                       0              4733   1571  FALL       1
I__304/O                                    LocalMux                     455              5188   1571  FALL       1
I__305/I                                    InMux                          0              5188   1571  FALL       1
I__305/O                                    InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_51_LC_3_15_3/in3    LogicCell40_SEQ_MODE_1011      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__388/I                                          ClkMux                         0              3482  RISE       1
I__388/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_51_LC_3_15_3/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_55_LC_3_15_0/lcout
Path End         : generator_inst1.REGSTAT_56_LC_4_15_0/in3
Capture Clock    : generator_inst1.REGSTAT_56_LC_4_15_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__388/I                                          ClkMux                         0              3482  RISE       1
I__388/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_55_LC_3_15_0/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_55_LC_3_15_0/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1571  FALL       1
I__330/I                                    LocalMux                       0              4733   1571  FALL       1
I__330/O                                    LocalMux                     455              5188   1571  FALL       1
I__331/I                                    InMux                          0              5188   1571  FALL       1
I__331/O                                    InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_56_LC_4_15_0/in3    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__393/I                                          ClkMux                         0              3482  RISE       1
I__393/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_56_LC_4_15_0/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_65_LC_3_14_7/lcout
Path End         : generator_inst1.REGSTAT_66_LC_4_14_0/in3
Capture Clock    : generator_inst1.REGSTAT_66_LC_4_14_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__392/I                                          ClkMux                         0              3482  RISE       1
I__392/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_65_LC_3_14_7/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_65_LC_3_14_7/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1571  FALL       1
I__308/I                                    LocalMux                       0              4733   1571  FALL       1
I__308/O                                    LocalMux                     455              5188   1571  FALL       1
I__309/I                                    InMux                          0              5188   1571  FALL       1
I__309/O                                    InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_66_LC_4_14_0/in3    LogicCell40_SEQ_MODE_1011      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__396/I                                          ClkMux                         0              3482  RISE       1
I__396/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_66_LC_4_14_0/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_13_LC_3_14_6/lcout
Path End         : generator_inst1.REGSTAT_14_LC_2_14_7/in3
Capture Clock    : generator_inst1.REGSTAT_14_LC_2_14_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__392/I                                          ClkMux                         0              3482  RISE       1
I__392/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_13_LC_3_14_6/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_13_LC_3_14_6/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       1
I__273/I                                    LocalMux                       0              4733   1571  FALL       1
I__273/O                                    LocalMux                     455              5188   1571  FALL       1
I__274/I                                    InMux                          0              5188   1571  FALL       1
I__274/O                                    InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_14_LC_2_14_7/in3    LogicCell40_SEQ_MODE_1011      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__387/I                                          ClkMux                         0              3482  RISE       1
I__387/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_14_LC_2_14_7/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_61_LC_3_14_5/lcout
Path End         : generator_inst1.REGSTAT_62_LC_3_14_0/in3
Capture Clock    : generator_inst1.REGSTAT_62_LC_3_14_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__392/I                                          ClkMux                         0              3482  RISE       1
I__392/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_61_LC_3_14_5/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_61_LC_3_14_5/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1571  FALL       1
I__278/I                                    LocalMux                       0              4733   1571  FALL       1
I__278/O                                    LocalMux                     455              5188   1571  FALL       1
I__279/I                                    InMux                          0              5188   1571  FALL       1
I__279/O                                    InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_62_LC_3_14_0/in3    LogicCell40_SEQ_MODE_1011      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__392/I                                          ClkMux                         0              3482  RISE       1
I__392/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_62_LC_3_14_0/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_72_LC_3_14_4/lcout
Path End         : generator_inst1.REGSTAT_73_LC_2_14_5/in3
Capture Clock    : generator_inst1.REGSTAT_73_LC_2_14_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__392/I                                          ClkMux                         0              3482  RISE       1
I__392/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_72_LC_3_14_4/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_72_LC_3_14_4/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       1
I__282/I                                    LocalMux                       0              4733   1571  FALL       1
I__282/O                                    LocalMux                     455              5188   1571  FALL       1
I__283/I                                    InMux                          0              5188   1571  FALL       1
I__283/O                                    InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_73_LC_2_14_5/in3    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__387/I                                          ClkMux                         0              3482  RISE       1
I__387/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_73_LC_2_14_5/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_60_LC_3_14_3/lcout
Path End         : generator_inst1.REGSTAT_61_LC_3_14_5/in3
Capture Clock    : generator_inst1.REGSTAT_61_LC_3_14_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__392/I                                          ClkMux                         0              3482  RISE       1
I__392/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_60_LC_3_14_3/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_60_LC_3_14_3/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1571  FALL       1
I__280/I                                    LocalMux                       0              4733   1571  FALL       1
I__280/O                                    LocalMux                     455              5188   1571  FALL       1
I__281/I                                    InMux                          0              5188   1571  FALL       1
I__281/O                                    InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_61_LC_3_14_5/in3    LogicCell40_SEQ_MODE_1011      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__392/I                                          ClkMux                         0              3482  RISE       1
I__392/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_61_LC_3_14_5/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_63_LC_3_14_2/lcout
Path End         : generator_inst1.REGSTAT_64_LC_3_14_1/in3
Capture Clock    : generator_inst1.REGSTAT_64_LC_3_14_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__392/I                                          ClkMux                         0              3482  RISE       1
I__392/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_63_LC_3_14_2/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_63_LC_3_14_2/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       1
I__284/I                                    LocalMux                       0              4733   1571  FALL       1
I__284/O                                    LocalMux                     455              5188   1571  FALL       1
I__285/I                                    InMux                          0              5188   1571  FALL       1
I__285/O                                    InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_64_LC_3_14_1/in3    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__392/I                                          ClkMux                         0              3482  RISE       1
I__392/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_64_LC_3_14_1/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_64_LC_3_14_1/lcout
Path End         : generator_inst1.REGSTAT_65_LC_3_14_7/in3
Capture Clock    : generator_inst1.REGSTAT_65_LC_3_14_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__392/I                                          ClkMux                         0              3482  RISE       1
I__392/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_64_LC_3_14_1/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_64_LC_3_14_1/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       1
I__271/I                                    LocalMux                       0              4733   1571  FALL       1
I__271/O                                    LocalMux                     455              5188   1571  FALL       1
I__272/I                                    InMux                          0              5188   1571  FALL       1
I__272/O                                    InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_65_LC_3_14_7/in3    LogicCell40_SEQ_MODE_1011      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__392/I                                          ClkMux                         0              3482  RISE       1
I__392/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_65_LC_3_14_7/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_62_LC_3_14_0/lcout
Path End         : generator_inst1.REGSTAT_63_LC_3_14_2/in3
Capture Clock    : generator_inst1.REGSTAT_63_LC_3_14_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__392/I                                          ClkMux                         0              3482  RISE       1
I__392/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_62_LC_3_14_0/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_62_LC_3_14_0/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1571  FALL       1
I__286/I                                    LocalMux                       0              4733   1571  FALL       1
I__286/O                                    LocalMux                     455              5188   1571  FALL       1
I__287/I                                    InMux                          0              5188   1571  FALL       1
I__287/O                                    InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_63_LC_3_14_2/in3    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__392/I                                          ClkMux                         0              3482  RISE       1
I__392/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_63_LC_3_14_2/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_9_LC_3_13_7/lcout
Path End         : generator_inst1.REGSTAT_10_LC_3_13_5/in3
Capture Clock    : generator_inst1.REGSTAT_10_LC_3_13_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__395/I                                          ClkMux                         0              3482  RISE       1
I__395/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_9_LC_3_13_7/clk           LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_9_LC_3_13_7/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       1
I__288/I                                   LocalMux                       0              4733   1571  FALL       1
I__288/O                                   LocalMux                     455              5188   1571  FALL       1
I__289/I                                   InMux                          0              5188   1571  FALL       1
I__289/O                                   InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_10_LC_3_13_5/in3   LogicCell40_SEQ_MODE_1011      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__395/I                                          ClkMux                         0              3482  RISE       1
I__395/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_10_LC_3_13_5/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_8_LC_3_13_6/lcout
Path End         : generator_inst1.REGSTAT_9_LC_3_13_7/in3
Capture Clock    : generator_inst1.REGSTAT_9_LC_3_13_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__395/I                                          ClkMux                         0              3482  RISE       1
I__395/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_8_LC_3_13_6/clk           LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_8_LC_3_13_6/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1571  FALL       1
I__290/I                                   LocalMux                       0              4733   1571  FALL       1
I__290/O                                   LocalMux                     455              5188   1571  FALL       1
I__291/I                                   InMux                          0              5188   1571  FALL       1
I__291/O                                   InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_9_LC_3_13_7/in3    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__395/I                                          ClkMux                         0              3482  RISE       1
I__395/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_9_LC_3_13_7/clk           LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_10_LC_3_13_5/lcout
Path End         : generator_inst1.REGSTAT_11_LC_3_13_0/in3
Capture Clock    : generator_inst1.REGSTAT_11_LC_3_13_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__395/I                                          ClkMux                         0              3482  RISE       1
I__395/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_10_LC_3_13_5/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_10_LC_3_13_5/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1571  FALL       1
I__255/I                                    LocalMux                       0              4733   1571  FALL       1
I__255/O                                    LocalMux                     455              5188   1571  FALL       1
I__256/I                                    InMux                          0              5188   1571  FALL       1
I__256/O                                    InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_11_LC_3_13_0/in3    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__395/I                                          ClkMux                         0              3482  RISE       1
I__395/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_11_LC_3_13_0/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_6_LC_3_13_3/lcout
Path End         : generator_inst1.REGSTAT_7_LC_3_13_2/in3
Capture Clock    : generator_inst1.REGSTAT_7_LC_3_13_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__395/I                                          ClkMux                         0              3482  RISE       1
I__395/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_6_LC_3_13_3/clk           LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_6_LC_3_13_3/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1571  FALL       1
I__257/I                                   LocalMux                       0              4733   1571  FALL       1
I__257/O                                   LocalMux                     455              5188   1571  FALL       1
I__258/I                                   InMux                          0              5188   1571  FALL       1
I__258/O                                   InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_7_LC_3_13_2/in3    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__395/I                                          ClkMux                         0              3482  RISE       1
I__395/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_7_LC_3_13_2/clk           LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_7_LC_3_13_2/lcout
Path End         : generator_inst1.REGSTAT_8_LC_3_13_6/in3
Capture Clock    : generator_inst1.REGSTAT_8_LC_3_13_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__395/I                                          ClkMux                         0              3482  RISE       1
I__395/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_7_LC_3_13_2/clk           LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_7_LC_3_13_2/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       1
I__253/I                                   LocalMux                       0              4733   1571  FALL       1
I__253/O                                   LocalMux                     455              5188   1571  FALL       1
I__254/I                                   InMux                          0              5188   1571  FALL       1
I__254/O                                   InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_8_LC_3_13_6/in3    LogicCell40_SEQ_MODE_1011      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__395/I                                          ClkMux                         0              3482  RISE       1
I__395/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_8_LC_3_13_6/clk           LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_12_LC_3_13_1/lcout
Path End         : generator_inst1.REGSTAT_13_LC_3_14_6/in2
Capture Clock    : generator_inst1.REGSTAT_13_LC_3_14_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__395/I                                          ClkMux                         0              3482  RISE       1
I__395/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_12_LC_3_13_1/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_12_LC_3_13_1/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       1
I__275/I                                    LocalMux                       0              4733   1571  FALL       1
I__275/O                                    LocalMux                     455              5188   1571  FALL       1
I__276/I                                    InMux                          0              5188   1571  FALL       1
I__276/O                                    InMux                        320              5508   1571  FALL       1
I__277/I                                    CascadeMux                     0              5508   1571  FALL       1
I__277/O                                    CascadeMux                     0              5508   1571  FALL       1
generator_inst1.REGSTAT_13_LC_3_14_6/in2    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__392/I                                          ClkMux                         0              3482  RISE       1
I__392/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_13_LC_3_14_6/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_11_LC_3_13_0/lcout
Path End         : generator_inst1.REGSTAT_12_LC_3_13_1/in3
Capture Clock    : generator_inst1.REGSTAT_12_LC_3_13_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__395/I                                          ClkMux                         0              3482  RISE       1
I__395/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_11_LC_3_13_0/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_11_LC_3_13_0/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       1
I__259/I                                    LocalMux                       0              4733   1571  FALL       1
I__259/O                                    LocalMux                     455              5188   1571  FALL       1
I__260/I                                    InMux                          0              5188   1571  FALL       1
I__260/O                                    InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_12_LC_3_13_1/in3    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__395/I                                          ClkMux                         0              3482  RISE       1
I__395/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_12_LC_3_13_1/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_27_LC_2_16_7/lcout
Path End         : generator_inst1.REGSTAT_28_LC_2_16_1/in3
Capture Clock    : generator_inst1.REGSTAT_28_LC_2_16_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__382/I                                          ClkMux                         0              3482  RISE       1
I__382/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_27_LC_2_16_7/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_27_LC_2_16_7/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       1
I__261/I                                    LocalMux                       0              4733   1571  FALL       1
I__261/O                                    LocalMux                     455              5188   1571  FALL       1
I__262/I                                    InMux                          0              5188   1571  FALL       1
I__262/O                                    InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_28_LC_2_16_1/in3    LogicCell40_SEQ_MODE_1011      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__382/I                                          ClkMux                         0              3482  RISE       1
I__382/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_28_LC_2_16_1/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_32_LC_2_16_6/lcout
Path End         : generator_inst1.REGSTAT_33_LC_2_16_0/in3
Capture Clock    : generator_inst1.REGSTAT_33_LC_2_16_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__382/I                                          ClkMux                         0              3482  RISE       1
I__382/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_32_LC_2_16_6/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_32_LC_2_16_6/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       1
I__265/I                                    LocalMux                       0              4733   1571  FALL       1
I__265/O                                    LocalMux                     455              5188   1571  FALL       1
I__266/I                                    InMux                          0              5188   1571  FALL       1
I__266/O                                    InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_33_LC_2_16_0/in3    LogicCell40_SEQ_MODE_1011      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__382/I                                          ClkMux                         0              3482  RISE       1
I__382/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_33_LC_2_16_0/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_31_LC_2_16_5/lcout
Path End         : generator_inst1.REGSTAT_32_LC_2_16_6/in3
Capture Clock    : generator_inst1.REGSTAT_32_LC_2_16_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__382/I                                          ClkMux                         0              3482  RISE       1
I__382/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_31_LC_2_16_5/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_31_LC_2_16_5/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1571  FALL       1
I__267/I                                    LocalMux                       0              4733   1571  FALL       1
I__267/O                                    LocalMux                     455              5188   1571  FALL       1
I__268/I                                    InMux                          0              5188   1571  FALL       1
I__268/O                                    InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_32_LC_2_16_6/in3    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__382/I                                          ClkMux                         0              3482  RISE       1
I__382/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_32_LC_2_16_6/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_30_LC_2_16_4/lcout
Path End         : generator_inst1.REGSTAT_31_LC_2_16_5/in3
Capture Clock    : generator_inst1.REGSTAT_31_LC_2_16_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__382/I                                          ClkMux                         0              3482  RISE       1
I__382/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_30_LC_2_16_4/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_30_LC_2_16_4/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1571  FALL       1
I__269/I                                    LocalMux                       0              4733   1571  FALL       1
I__269/O                                    LocalMux                     455              5188   1571  FALL       1
I__270/I                                    InMux                          0              5188   1571  FALL       1
I__270/O                                    InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_31_LC_2_16_5/in3    LogicCell40_SEQ_MODE_1011      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__382/I                                          ClkMux                         0              3482  RISE       1
I__382/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_31_LC_2_16_5/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_29_LC_2_16_3/lcout
Path End         : generator_inst1.REGSTAT_30_LC_2_16_4/in3
Capture Clock    : generator_inst1.REGSTAT_30_LC_2_16_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__382/I                                          ClkMux                         0              3482  RISE       1
I__382/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_29_LC_2_16_3/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_29_LC_2_16_3/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1571  FALL       1
I__234/I                                    LocalMux                       0              4733   1571  FALL       1
I__234/O                                    LocalMux                     455              5188   1571  FALL       1
I__235/I                                    InMux                          0              5188   1571  FALL       1
I__235/O                                    InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_30_LC_2_16_4/in3    LogicCell40_SEQ_MODE_1011      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__382/I                                          ClkMux                         0              3482  RISE       1
I__382/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_30_LC_2_16_4/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_28_LC_2_16_1/lcout
Path End         : generator_inst1.REGSTAT_29_LC_2_16_3/in3
Capture Clock    : generator_inst1.REGSTAT_29_LC_2_16_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__382/I                                          ClkMux                         0              3482  RISE       1
I__382/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_28_LC_2_16_1/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_28_LC_2_16_1/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1571  FALL       1
I__236/I                                    LocalMux                       0              4733   1571  FALL       1
I__236/O                                    LocalMux                     455              5188   1571  FALL       1
I__237/I                                    InMux                          0              5188   1571  FALL       1
I__237/O                                    InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_29_LC_2_16_3/in3    LogicCell40_SEQ_MODE_1011      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__382/I                                          ClkMux                         0              3482  RISE       1
I__382/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_29_LC_2_16_3/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_33_LC_2_16_0/lcout
Path End         : generator_inst1.REGSTAT_34_LC_3_16_6/in3
Capture Clock    : generator_inst1.REGSTAT_34_LC_3_16_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__382/I                                          ClkMux                         0              3482  RISE       1
I__382/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_33_LC_2_16_0/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_33_LC_2_16_0/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1571  FALL       1
I__322/I                                    LocalMux                       0              4733   1571  FALL       1
I__322/O                                    LocalMux                     455              5188   1571  FALL       1
I__323/I                                    InMux                          0              5188   1571  FALL       1
I__323/O                                    InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_34_LC_3_16_6/in3    LogicCell40_SEQ_MODE_1011      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__385/I                                          ClkMux                         0              3482  RISE       1
I__385/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_34_LC_3_16_6/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_20_LC_2_15_7/lcout
Path End         : generator_inst1.REGSTAT_21_LC_1_15_7/in3
Capture Clock    : generator_inst1.REGSTAT_21_LC_1_15_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__384/I                                          ClkMux                         0              3482  RISE       1
I__384/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_20_LC_2_15_7/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_20_LC_2_15_7/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       1
I__238/I                                    LocalMux                       0              4733   1571  FALL       1
I__238/O                                    LocalMux                     455              5188   1571  FALL       1
I__239/I                                    InMux                          0              5188   1571  FALL       1
I__239/O                                    InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_21_LC_1_15_7/in3    LogicCell40_SEQ_MODE_1011      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__381/I                                          ClkMux                         0              3482  RISE       1
I__381/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_21_LC_1_15_7/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_19_LC_2_15_6/lcout
Path End         : generator_inst1.REGSTAT_20_LC_2_15_7/in3
Capture Clock    : generator_inst1.REGSTAT_20_LC_2_15_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__384/I                                          ClkMux                         0              3482  RISE       1
I__384/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_19_LC_2_15_6/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_19_LC_2_15_6/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       1
I__240/I                                    LocalMux                       0              4733   1571  FALL       1
I__240/O                                    LocalMux                     455              5188   1571  FALL       1
I__241/I                                    InMux                          0              5188   1571  FALL       1
I__241/O                                    InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_20_LC_2_15_7/in3    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__384/I                                          ClkMux                         0              3482  RISE       1
I__384/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_20_LC_2_15_7/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_48_LC_2_15_5/lcout
Path End         : generator_inst1.REGSTAT_49_LC_2_15_3/in3
Capture Clock    : generator_inst1.REGSTAT_49_LC_2_15_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__384/I                                          ClkMux                         0              3482  RISE       1
I__384/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_48_LC_2_15_5/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_48_LC_2_15_5/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       1
I__244/I                                    LocalMux                       0              4733   1571  FALL       1
I__244/O                                    LocalMux                     455              5188   1571  FALL       1
I__245/I                                    InMux                          0              5188   1571  FALL       1
I__245/O                                    InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_49_LC_2_15_3/in3    LogicCell40_SEQ_MODE_1011      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__384/I                                          ClkMux                         0              3482  RISE       1
I__384/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_49_LC_2_15_3/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_16_LC_2_15_4/lcout
Path End         : generator_inst1.REGSTAT_17_LC_2_15_0/in3
Capture Clock    : generator_inst1.REGSTAT_17_LC_2_15_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__384/I                                          ClkMux                         0              3482  RISE       1
I__384/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_16_LC_2_15_4/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_16_LC_2_15_4/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1571  FALL       1
I__248/I                                    LocalMux                       0              4733   1571  FALL       1
I__248/O                                    LocalMux                     455              5188   1571  FALL       1
I__249/I                                    InMux                          0              5188   1571  FALL       1
I__249/O                                    InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_17_LC_2_15_0/in3    LogicCell40_SEQ_MODE_1011      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__384/I                                          ClkMux                         0              3482  RISE       1
I__384/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_17_LC_2_15_0/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_49_LC_2_15_3/lcout
Path End         : generator_inst1.REGSTAT_50_LC_3_15_1/in3
Capture Clock    : generator_inst1.REGSTAT_50_LC_3_15_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__384/I                                          ClkMux                         0              3482  RISE       1
I__384/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_49_LC_2_15_3/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_49_LC_2_15_3/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1571  FALL       1
I__306/I                                    LocalMux                       0              4733   1571  FALL       1
I__306/O                                    LocalMux                     455              5188   1571  FALL       1
I__307/I                                    InMux                          0              5188   1571  FALL       1
I__307/O                                    InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_50_LC_3_15_1/in3    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__388/I                                          ClkMux                         0              3482  RISE       1
I__388/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_50_LC_3_15_1/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_47_LC_2_15_2/lcout
Path End         : generator_inst1.REGSTAT_48_LC_2_15_5/in3
Capture Clock    : generator_inst1.REGSTAT_48_LC_2_15_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__384/I                                          ClkMux                         0              3482  RISE       1
I__384/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_47_LC_2_15_2/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_47_LC_2_15_2/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1571  FALL       1
I__246/I                                    LocalMux                       0              4733   1571  FALL       1
I__246/O                                    LocalMux                     455              5188   1571  FALL       1
I__247/I                                    InMux                          0              5188   1571  FALL       1
I__247/O                                    InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_48_LC_2_15_5/in3    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__384/I                                          ClkMux                         0              3482  RISE       1
I__384/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_48_LC_2_15_5/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_18_LC_2_15_1/lcout
Path End         : generator_inst1.REGSTAT_19_LC_2_15_6/in3
Capture Clock    : generator_inst1.REGSTAT_19_LC_2_15_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__384/I                                          ClkMux                         0              3482  RISE       1
I__384/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_18_LC_2_15_1/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_18_LC_2_15_1/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       1
I__242/I                                    LocalMux                       0              4733   1571  FALL       1
I__242/O                                    LocalMux                     455              5188   1571  FALL       1
I__243/I                                    InMux                          0              5188   1571  FALL       1
I__243/O                                    InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_19_LC_2_15_6/in3    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__384/I                                          ClkMux                         0              3482  RISE       1
I__384/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_19_LC_2_15_6/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_17_LC_2_15_0/lcout
Path End         : generator_inst1.REGSTAT_18_LC_2_15_1/in3
Capture Clock    : generator_inst1.REGSTAT_18_LC_2_15_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__384/I                                          ClkMux                         0              3482  RISE       1
I__384/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_17_LC_2_15_0/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_17_LC_2_15_0/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1571  FALL       1
I__218/I                                    LocalMux                       0              4733   1571  FALL       1
I__218/O                                    LocalMux                     455              5188   1571  FALL       1
I__219/I                                    InMux                          0              5188   1571  FALL       1
I__219/O                                    InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_18_LC_2_15_1/in3    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__384/I                                          ClkMux                         0              3482  RISE       1
I__384/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_18_LC_2_15_1/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_14_LC_2_14_7/lcout
Path End         : generator_inst1.REGSTAT_15_LC_2_14_1/in3
Capture Clock    : generator_inst1.REGSTAT_15_LC_2_14_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__387/I                                          ClkMux                         0              3482  RISE       1
I__387/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_14_LC_2_14_7/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_14_LC_2_14_7/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1571  FALL       1
I__220/I                                    LocalMux                       0              4733   1571  FALL       1
I__220/O                                    LocalMux                     455              5188   1571  FALL       1
I__221/I                                    InMux                          0              5188   1571  FALL       1
I__221/O                                    InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_15_LC_2_14_1/in3    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__387/I                                          ClkMux                         0              3482  RISE       1
I__387/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_15_LC_2_14_1/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_75_LC_2_14_6/lcout
Path End         : generator_inst1.REGSTAT_76_LC_2_14_2/in3
Capture Clock    : generator_inst1.REGSTAT_76_LC_2_14_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__387/I                                          ClkMux                         0              3482  RISE       1
I__387/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_75_LC_2_14_6/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_75_LC_2_14_6/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       1
I__222/I                                    LocalMux                       0              4733   1571  FALL       1
I__222/O                                    LocalMux                     455              5188   1571  FALL       1
I__223/I                                    InMux                          0              5188   1571  FALL       1
I__223/O                                    InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_76_LC_2_14_2/in3    LogicCell40_SEQ_MODE_1011      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__387/I                                          ClkMux                         0              3482  RISE       1
I__387/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_76_LC_2_14_2/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_73_LC_2_14_5/lcout
Path End         : generator_inst1.REGSTAT_74_LC_2_14_3/in3
Capture Clock    : generator_inst1.REGSTAT_74_LC_2_14_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__387/I                                          ClkMux                         0              3482  RISE       1
I__387/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_73_LC_2_14_5/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_73_LC_2_14_5/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       1
I__226/I                                    LocalMux                       0              4733   1571  FALL       1
I__226/O                                    LocalMux                     455              5188   1571  FALL       1
I__227/I                                    InMux                          0              5188   1571  FALL       1
I__227/O                                    InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_74_LC_2_14_3/in3    LogicCell40_SEQ_MODE_1011      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__387/I                                          ClkMux                         0              3482  RISE       1
I__387/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_74_LC_2_14_3/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_74_LC_2_14_3/lcout
Path End         : generator_inst1.REGSTAT_75_LC_2_14_6/in3
Capture Clock    : generator_inst1.REGSTAT_75_LC_2_14_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__387/I                                          ClkMux                         0              3482  RISE       1
I__387/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_74_LC_2_14_3/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_74_LC_2_14_3/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1571  FALL       1
I__224/I                                    LocalMux                       0              4733   1571  FALL       1
I__224/O                                    LocalMux                     455              5188   1571  FALL       1
I__225/I                                    InMux                          0              5188   1571  FALL       1
I__225/O                                    InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_75_LC_2_14_6/in3    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__387/I                                          ClkMux                         0              3482  RISE       1
I__387/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_75_LC_2_14_6/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_76_LC_2_14_2/lcout
Path End         : generator_inst1.REGSTAT_77_LC_2_13_1/in3
Capture Clock    : generator_inst1.REGSTAT_77_LC_2_13_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__387/I                                          ClkMux                         0              3482  RISE       1
I__387/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_76_LC_2_14_2/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_76_LC_2_14_2/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1571  FALL       1
I__228/I                                    LocalMux                       0              4733   1571  FALL       1
I__228/O                                    LocalMux                     455              5188   1571  FALL       1
I__229/I                                    InMux                          0              5188   1571  FALL       1
I__229/O                                    InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_77_LC_2_13_1/in3    LogicCell40_SEQ_MODE_1011      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__391/I                                          ClkMux                         0              3482  RISE       1
I__391/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_77_LC_2_13_1/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_15_LC_2_14_1/lcout
Path End         : generator_inst1.REGSTAT_16_LC_2_15_4/in2
Capture Clock    : generator_inst1.REGSTAT_16_LC_2_15_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__387/I                                          ClkMux                         0              3482  RISE       1
I__387/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_15_LC_2_14_1/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_15_LC_2_14_1/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       1
I__250/I                                    LocalMux                       0              4733   1571  FALL       1
I__250/O                                    LocalMux                     455              5188   1571  FALL       1
I__251/I                                    InMux                          0              5188   1571  FALL       1
I__251/O                                    InMux                        320              5508   1571  FALL       1
I__252/I                                    CascadeMux                     0              5508   1571  FALL       1
I__252/O                                    CascadeMux                     0              5508   1571  FALL       1
generator_inst1.REGSTAT_16_LC_2_15_4/in2    LogicCell40_SEQ_MODE_1011      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__384/I                                          ClkMux                         0              3482  RISE       1
I__384/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_16_LC_2_15_4/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_80_LC_2_13_6/lcout
Path End         : generator_inst1.REGSTAT_81_LC_2_12_3/in3
Capture Clock    : generator_inst1.REGSTAT_81_LC_2_12_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__391/I                                          ClkMux                         0              3482  RISE       1
I__391/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_80_LC_2_13_6/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_80_LC_2_13_6/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       1
I__230/I                                    LocalMux                       0              4733   1571  FALL       1
I__230/O                                    LocalMux                     455              5188   1571  FALL       1
I__231/I                                    InMux                          0              5188   1571  FALL       1
I__231/O                                    InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_81_LC_2_12_3/in3    LogicCell40_SEQ_MODE_1011      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__394/I                                          ClkMux                         0              3482  RISE       1
I__394/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_81_LC_2_12_3/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_78_LC_2_13_3/lcout
Path End         : generator_inst1.REGSTAT_79_LC_2_13_0/in3
Capture Clock    : generator_inst1.REGSTAT_79_LC_2_13_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__391/I                                          ClkMux                         0              3482  RISE       1
I__391/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_78_LC_2_13_3/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_78_LC_2_13_3/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       1
I__200/I                                    LocalMux                       0              4733   1571  FALL       1
I__200/O                                    LocalMux                     455              5188   1571  FALL       1
I__201/I                                    InMux                          0              5188   1571  FALL       1
I__201/O                                    InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_79_LC_2_13_0/in3    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__391/I                                          ClkMux                         0              3482  RISE       1
I__391/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_79_LC_2_13_0/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_77_LC_2_13_1/lcout
Path End         : generator_inst1.REGSTAT_78_LC_2_13_3/in3
Capture Clock    : generator_inst1.REGSTAT_78_LC_2_13_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__391/I                                          ClkMux                         0              3482  RISE       1
I__391/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_77_LC_2_13_1/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_77_LC_2_13_1/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1571  FALL       1
I__202/I                                    LocalMux                       0              4733   1571  FALL       1
I__202/O                                    LocalMux                     455              5188   1571  FALL       1
I__203/I                                    InMux                          0              5188   1571  FALL       1
I__203/O                                    InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_78_LC_2_13_3/in3    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__391/I                                          ClkMux                         0              3482  RISE       1
I__391/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_78_LC_2_13_3/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_79_LC_2_13_0/lcout
Path End         : generator_inst1.REGSTAT_80_LC_2_13_6/in3
Capture Clock    : generator_inst1.REGSTAT_80_LC_2_13_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__391/I                                          ClkMux                         0              3482  RISE       1
I__391/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_79_LC_2_13_0/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_79_LC_2_13_0/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       1
I__232/I                                    LocalMux                       0              4733   1571  FALL       1
I__232/O                                    LocalMux                     455              5188   1571  FALL       1
I__233/I                                    InMux                          0              5188   1571  FALL       1
I__233/O                                    InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_80_LC_2_13_6/in3    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__391/I                                          ClkMux                         0              3482  RISE       1
I__391/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_80_LC_2_13_6/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_82_LC_2_12_7/lcout
Path End         : generator_inst1.REGSTAT_83_LC_2_12_0/in3
Capture Clock    : generator_inst1.REGSTAT_83_LC_2_12_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__394/I                                          ClkMux                         0              3482  RISE       1
I__394/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_82_LC_2_12_7/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_82_LC_2_12_7/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       1
I__204/I                                    LocalMux                       0              4733   1571  FALL       1
I__204/O                                    LocalMux                     455              5188   1571  FALL       1
I__205/I                                    InMux                          0              5188   1571  FALL       1
I__205/O                                    InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_83_LC_2_12_0/in3    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__394/I                                          ClkMux                         0              3482  RISE       1
I__394/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_83_LC_2_12_0/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_86_LC_2_12_6/lcout
Path End         : generator_inst1.REGSTAT_87_LC_2_12_5/in3
Capture Clock    : generator_inst1.REGSTAT_87_LC_2_12_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__394/I                                          ClkMux                         0              3482  RISE       1
I__394/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_86_LC_2_12_6/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_86_LC_2_12_6/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       1
I__208/I                                    LocalMux                       0              4733   1571  FALL       1
I__208/O                                    LocalMux                     455              5188   1571  FALL       1
I__209/I                                    InMux                          0              5188   1571  FALL       1
I__209/O                                    InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_87_LC_2_12_5/in3    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__394/I                                          ClkMux                         0              3482  RISE       1
I__394/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_87_LC_2_12_5/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_87_LC_2_12_5/lcout
Path End         : generator_inst1.signal_out_LC_1_12_0/in3
Capture Clock    : generator_inst1.signal_out_LC_1_12_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__394/I                                          ClkMux                         0              3482  RISE       1
I__394/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_87_LC_2_12_5/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_87_LC_2_12_5/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       1
I__212/I                                    LocalMux                       0              4733   1571  FALL       1
I__212/O                                    LocalMux                     455              5188   1571  FALL       1
I__213/I                                    InMux                          0              5188   1571  FALL       1
I__213/O                                    InMux                        320              5508   1571  FALL       1
generator_inst1.signal_out_LC_1_12_0/in3    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__390/I                                          ClkMux                         0              3482  RISE       1
I__390/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.signal_out_LC_1_12_0/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_85_LC_2_12_4/lcout
Path End         : generator_inst1.REGSTAT_86_LC_2_12_6/in3
Capture Clock    : generator_inst1.REGSTAT_86_LC_2_12_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__394/I                                          ClkMux                         0              3482  RISE       1
I__394/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_85_LC_2_12_4/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_85_LC_2_12_4/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       1
I__210/I                                    LocalMux                       0              4733   1571  FALL       1
I__210/O                                    LocalMux                     455              5188   1571  FALL       1
I__211/I                                    InMux                          0              5188   1571  FALL       1
I__211/O                                    InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_86_LC_2_12_6/in3    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__394/I                                          ClkMux                         0              3482  RISE       1
I__394/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_86_LC_2_12_6/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_81_LC_2_12_3/lcout
Path End         : generator_inst1.REGSTAT_82_LC_2_12_7/in3
Capture Clock    : generator_inst1.REGSTAT_82_LC_2_12_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__394/I                                          ClkMux                         0              3482  RISE       1
I__394/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_81_LC_2_12_3/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_81_LC_2_12_3/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1571  FALL       1
I__206/I                                    LocalMux                       0              4733   1571  FALL       1
I__206/O                                    LocalMux                     455              5188   1571  FALL       1
I__207/I                                    InMux                          0              5188   1571  FALL       1
I__207/O                                    InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_82_LC_2_12_7/in3    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__394/I                                          ClkMux                         0              3482  RISE       1
I__394/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_82_LC_2_12_7/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_84_LC_2_12_2/lcout
Path End         : generator_inst1.REGSTAT_85_LC_2_12_4/in3
Capture Clock    : generator_inst1.REGSTAT_85_LC_2_12_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__394/I                                          ClkMux                         0              3482  RISE       1
I__394/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_84_LC_2_12_2/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_84_LC_2_12_2/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1571  FALL       1
I__214/I                                    LocalMux                       0              4733   1571  FALL       1
I__214/O                                    LocalMux                     455              5188   1571  FALL       1
I__215/I                                    InMux                          0              5188   1571  FALL       1
I__215/O                                    InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_85_LC_2_12_4/in3    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__394/I                                          ClkMux                         0              3482  RISE       1
I__394/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_85_LC_2_12_4/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_83_LC_2_12_0/lcout
Path End         : generator_inst1.REGSTAT_84_LC_2_12_2/in3
Capture Clock    : generator_inst1.REGSTAT_84_LC_2_12_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__394/I                                          ClkMux                         0              3482  RISE       1
I__394/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_83_LC_2_12_0/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_83_LC_2_12_0/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       1
I__216/I                                    LocalMux                       0              4733   1571  FALL       1
I__216/O                                    LocalMux                     455              5188   1571  FALL       1
I__217/I                                    InMux                          0              5188   1571  FALL       1
I__217/O                                    InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_84_LC_2_12_2/in3    LogicCell40_SEQ_MODE_1011      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__394/I                                          ClkMux                         0              3482  RISE       1
I__394/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_84_LC_2_12_2/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_21_LC_1_15_7/lcout
Path End         : generator_inst1.REGSTAT_22_LC_1_15_4/in3
Capture Clock    : generator_inst1.REGSTAT_22_LC_1_15_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__381/I                                          ClkMux                         0              3482  RISE       1
I__381/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_21_LC_1_15_7/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_21_LC_1_15_7/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1571  FALL       1
I__188/I                                    LocalMux                       0              4733   1571  FALL       1
I__188/O                                    LocalMux                     455              5188   1571  FALL       1
I__189/I                                    InMux                          0              5188   1571  FALL       1
I__189/O                                    InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_22_LC_1_15_4/in3    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__381/I                                          ClkMux                         0              3482  RISE       1
I__381/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_22_LC_1_15_4/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_23_LC_1_15_5/lcout
Path End         : generator_inst1.REGSTAT_24_LC_1_15_0/in3
Capture Clock    : generator_inst1.REGSTAT_24_LC_1_15_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__381/I                                          ClkMux                         0              3482  RISE       1
I__381/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_23_LC_1_15_5/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_23_LC_1_15_5/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       1
I__190/I                                    LocalMux                       0              4733   1571  FALL       1
I__190/O                                    LocalMux                     455              5188   1571  FALL       1
I__191/I                                    InMux                          0              5188   1571  FALL       1
I__191/O                                    InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_24_LC_1_15_0/in3    LogicCell40_SEQ_MODE_1011      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__381/I                                          ClkMux                         0              3482  RISE       1
I__381/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_24_LC_1_15_0/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_22_LC_1_15_4/lcout
Path End         : generator_inst1.REGSTAT_23_LC_1_15_5/in3
Capture Clock    : generator_inst1.REGSTAT_23_LC_1_15_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__381/I                                          ClkMux                         0              3482  RISE       1
I__381/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_22_LC_1_15_4/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_22_LC_1_15_4/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       1
I__192/I                                    LocalMux                       0              4733   1571  FALL       1
I__192/O                                    LocalMux                     455              5188   1571  FALL       1
I__193/I                                    InMux                          0              5188   1571  FALL       1
I__193/O                                    InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_23_LC_1_15_5/in3    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__381/I                                          ClkMux                         0              3482  RISE       1
I__381/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_23_LC_1_15_5/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_25_LC_1_15_3/lcout
Path End         : generator_inst1.REGSTAT_26_LC_1_15_2/in3
Capture Clock    : generator_inst1.REGSTAT_26_LC_1_15_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__381/I                                          ClkMux                         0              3482  RISE       1
I__381/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_25_LC_1_15_3/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_25_LC_1_15_3/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       1
I__194/I                                    LocalMux                       0              4733   1571  FALL       1
I__194/O                                    LocalMux                     455              5188   1571  FALL       1
I__195/I                                    InMux                          0              5188   1571  FALL       1
I__195/O                                    InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_26_LC_1_15_2/in3    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__381/I                                          ClkMux                         0              3482  RISE       1
I__381/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_26_LC_1_15_2/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_26_LC_1_15_2/lcout
Path End         : generator_inst1.REGSTAT_27_LC_2_16_7/in3
Capture Clock    : generator_inst1.REGSTAT_27_LC_2_16_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__381/I                                          ClkMux                         0              3482  RISE       1
I__381/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_26_LC_1_15_2/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_26_LC_1_15_2/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       1
I__263/I                                    LocalMux                       0              4733   1571  FALL       1
I__263/O                                    LocalMux                     455              5188   1571  FALL       1
I__264/I                                    InMux                          0              5188   1571  FALL       1
I__264/O                                    InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_27_LC_2_16_7/in3    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__382/I                                          ClkMux                         0              3482  RISE       1
I__382/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_27_LC_2_16_7/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGSTAT_24_LC_1_15_0/lcout
Path End         : generator_inst1.REGSTAT_25_LC_1_15_3/in3
Capture Clock    : generator_inst1.REGSTAT_25_LC_1_15_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__381/I                                          ClkMux                         0              3482  RISE       1
I__381/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_24_LC_1_15_0/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGSTAT_24_LC_1_15_0/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1571  FALL       1
I__196/I                                    LocalMux                       0              4733   1571  FALL       1
I__196/O                                    LocalMux                     455              5188   1571  FALL       1
I__197/I                                    InMux                          0              5188   1571  FALL       1
I__197/O                                    InMux                        320              5508   1571  FALL       1
generator_inst1.REGSTAT_25_LC_1_15_3/in3    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__381/I                                          ClkMux                         0              3482  RISE       1
I__381/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_25_LC_1_15_3/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGDYN_0_LC_1_14_7/lcout
Path End         : generator_inst1.REGDYN_1_LC_1_14_0/in3
Capture Clock    : generator_inst1.REGDYN_1_LC_1_14_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__383/I                                          ClkMux                         0              3482  RISE       1
I__383/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_0_LC_1_14_7/clk            LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGDYN_0_LC_1_14_7/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1571  FALL       1
I__198/I                                  LocalMux                       0              4733   1571  FALL       1
I__198/O                                  LocalMux                     455              5188   1571  FALL       1
I__199/I                                  InMux                          0              5188   1571  FALL       1
I__199/O                                  InMux                        320              5508   1571  FALL       1
generator_inst1.REGDYN_1_LC_1_14_0/in3    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__383/I                                          ClkMux                         0              3482  RISE       1
I__383/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_1_LC_1_14_0/clk            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGDYN_4_LC_1_14_6/lcout
Path End         : generator_inst1.REGDYN_5_LC_1_14_5/in3
Capture Clock    : generator_inst1.REGDYN_5_LC_1_14_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__383/I                                          ClkMux                         0              3482  RISE       1
I__383/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_4_LC_1_14_6/clk            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGDYN_4_LC_1_14_6/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       1
I__146/I                                  LocalMux                       0              4733   1571  FALL       1
I__146/O                                  LocalMux                     455              5188   1571  FALL       1
I__147/I                                  InMux                          0              5188   1571  FALL       1
I__147/O                                  InMux                        320              5508   1571  FALL       1
generator_inst1.REGDYN_5_LC_1_14_5/in3    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__383/I                                          ClkMux                         0              3482  RISE       1
I__383/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_5_LC_1_14_5/clk            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGDYN_5_LC_1_14_5/lcout
Path End         : generator_inst1.REGDYN_6_LC_1_14_3/in3
Capture Clock    : generator_inst1.REGDYN_6_LC_1_14_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__383/I                                          ClkMux                         0              3482  RISE       1
I__383/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_5_LC_1_14_5/clk            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGDYN_5_LC_1_14_5/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       1
I__150/I                                  LocalMux                       0              4733   1571  FALL       1
I__150/O                                  LocalMux                     455              5188   1571  FALL       1
I__151/I                                  InMux                          0              5188   1571  FALL       1
I__151/O                                  InMux                        320              5508   1571  FALL       1
generator_inst1.REGDYN_6_LC_1_14_3/in3    LogicCell40_SEQ_MODE_1011      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__383/I                                          ClkMux                         0              3482  RISE       1
I__383/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_6_LC_1_14_3/clk            LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGDYN_7_LC_1_14_4/lcout
Path End         : generator_inst1.REGDYN_8_LC_1_13_1/in3
Capture Clock    : generator_inst1.REGDYN_8_LC_1_13_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__383/I                                          ClkMux                         0              3482  RISE       1
I__383/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_7_LC_1_14_4/clk            LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGDYN_7_LC_1_14_4/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1571  FALL       1
I__152/I                                  LocalMux                       0              4733   1571  FALL       1
I__152/O                                  LocalMux                     455              5188   1571  FALL       1
I__153/I                                  InMux                          0              5188   1571  FALL       1
I__153/O                                  InMux                        320              5508   1571  FALL       1
generator_inst1.REGDYN_8_LC_1_13_1/in3    LogicCell40_SEQ_MODE_1011      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__386/I                                          ClkMux                         0              3482  RISE       1
I__386/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_8_LC_1_13_1/clk            LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGDYN_6_LC_1_14_3/lcout
Path End         : generator_inst1.REGDYN_7_LC_1_14_4/in3
Capture Clock    : generator_inst1.REGDYN_7_LC_1_14_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__383/I                                          ClkMux                         0              3482  RISE       1
I__383/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_6_LC_1_14_3/clk            LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGDYN_6_LC_1_14_3/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1571  FALL       1
I__154/I                                  LocalMux                       0              4733   1571  FALL       1
I__154/O                                  LocalMux                     455              5188   1571  FALL       1
I__155/I                                  InMux                          0              5188   1571  FALL       1
I__155/O                                  InMux                        320              5508   1571  FALL       1
generator_inst1.REGDYN_7_LC_1_14_4/in3    LogicCell40_SEQ_MODE_1011      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__383/I                                          ClkMux                         0              3482  RISE       1
I__383/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_7_LC_1_14_4/clk            LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGDYN_3_LC_1_14_2/lcout
Path End         : generator_inst1.REGDYN_4_LC_1_14_6/in3
Capture Clock    : generator_inst1.REGDYN_4_LC_1_14_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__383/I                                          ClkMux                         0              3482  RISE       1
I__383/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_3_LC_1_14_2/clk            LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGDYN_3_LC_1_14_2/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1571  FALL       1
I__148/I                                  LocalMux                       0              4733   1571  FALL       1
I__148/O                                  LocalMux                     455              5188   1571  FALL       1
I__149/I                                  InMux                          0              5188   1571  FALL       1
I__149/O                                  InMux                        320              5508   1571  FALL       1
generator_inst1.REGDYN_4_LC_1_14_6/in3    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__383/I                                          ClkMux                         0              3482  RISE       1
I__383/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_4_LC_1_14_6/clk            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGDYN_2_LC_1_14_1/lcout
Path End         : generator_inst1.REGDYN_3_LC_1_14_2/in3
Capture Clock    : generator_inst1.REGDYN_3_LC_1_14_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__383/I                                          ClkMux                         0              3482  RISE       1
I__383/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_2_LC_1_14_1/clk            LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGDYN_2_LC_1_14_1/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1571  FALL       1
I__156/I                                  LocalMux                       0              4733   1571  FALL       1
I__156/O                                  LocalMux                     455              5188   1571  FALL       1
I__157/I                                  InMux                          0              5188   1571  FALL       1
I__157/O                                  InMux                        320              5508   1571  FALL       1
generator_inst1.REGDYN_3_LC_1_14_2/in3    LogicCell40_SEQ_MODE_1011      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__383/I                                          ClkMux                         0              3482  RISE       1
I__383/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_3_LC_1_14_2/clk            LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGDYN_1_LC_1_14_0/lcout
Path End         : generator_inst1.REGDYN_2_LC_1_14_1/in3
Capture Clock    : generator_inst1.REGDYN_2_LC_1_14_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__383/I                                          ClkMux                         0              3482  RISE       1
I__383/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_1_LC_1_14_0/clk            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGDYN_1_LC_1_14_0/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       1
I__158/I                                  LocalMux                       0              4733   1571  FALL       1
I__158/O                                  LocalMux                     455              5188   1571  FALL       1
I__159/I                                  InMux                          0              5188   1571  FALL       1
I__159/O                                  InMux                        320              5508   1571  FALL       1
generator_inst1.REGDYN_2_LC_1_14_1/in3    LogicCell40_SEQ_MODE_1011      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__383/I                                          ClkMux                         0              3482  RISE       1
I__383/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_2_LC_1_14_1/clk            LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGDYN_10_LC_1_13_7/lcout
Path End         : generator_inst1.REGDYN_11_LC_1_13_6/in3
Capture Clock    : generator_inst1.REGDYN_11_LC_1_13_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__386/I                                          ClkMux                         0              3482  RISE       1
I__386/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_10_LC_1_13_7/clk           LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGDYN_10_LC_1_13_7/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       1
I__160/I                                   LocalMux                       0              4733   1571  FALL       1
I__160/O                                   LocalMux                     455              5188   1571  FALL       1
I__161/I                                   InMux                          0              5188   1571  FALL       1
I__161/O                                   InMux                        320              5508   1571  FALL       1
generator_inst1.REGDYN_11_LC_1_13_6/in3    LogicCell40_SEQ_MODE_1011      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__386/I                                          ClkMux                         0              3482  RISE       1
I__386/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_11_LC_1_13_6/clk           LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGDYN_11_LC_1_13_6/lcout
Path End         : generator_inst1.REGDYN_12_LC_1_13_2/in3
Capture Clock    : generator_inst1.REGDYN_12_LC_1_13_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__386/I                                          ClkMux                         0              3482  RISE       1
I__386/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_11_LC_1_13_6/clk           LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGDYN_11_LC_1_13_6/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1571  FALL       1
I__164/I                                   LocalMux                       0              4733   1571  FALL       1
I__164/O                                   LocalMux                     455              5188   1571  FALL       1
I__165/I                                   InMux                          0              5188   1571  FALL       1
I__165/O                                   InMux                        320              5508   1571  FALL       1
generator_inst1.REGDYN_12_LC_1_13_2/in3    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__386/I                                          ClkMux                         0              3482  RISE       1
I__386/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_12_LC_1_13_2/clk           LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGDYN_15_LC_1_13_5/lcout
Path End         : generator_inst1.signal_out_LC_1_12_0/in2
Capture Clock    : generator_inst1.signal_out_LC_1_12_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__386/I                                          ClkMux                         0              3482  RISE       1
I__386/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_15_LC_1_13_5/clk           LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGDYN_15_LC_1_13_5/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1571  FALL       1
I__118/I                                   LocalMux                       0              4733   1571  FALL       1
I__118/O                                   LocalMux                     455              5188   1571  FALL       1
I__119/I                                   InMux                          0              5188   1571  FALL       1
I__119/O                                   InMux                        320              5508   1571  FALL       1
I__120/I                                   CascadeMux                     0              5508   1571  FALL       1
I__120/O                                   CascadeMux                     0              5508   1571  FALL       1
generator_inst1.signal_out_LC_1_12_0/in2   LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__390/I                                          ClkMux                         0              3482  RISE       1
I__390/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.signal_out_LC_1_12_0/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGDYN_14_LC_1_13_4/lcout
Path End         : generator_inst1.REGDYN_15_LC_1_13_5/in3
Capture Clock    : generator_inst1.REGDYN_15_LC_1_13_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__386/I                                          ClkMux                         0              3482  RISE       1
I__386/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_14_LC_1_13_4/clk           LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGDYN_14_LC_1_13_4/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       1
I__121/I                                   LocalMux                       0              4733   1571  FALL       1
I__121/O                                   LocalMux                     455              5188   1571  FALL       1
I__122/I                                   InMux                          0              5188   1571  FALL       1
I__122/O                                   InMux                        320              5508   1571  FALL       1
generator_inst1.REGDYN_15_LC_1_13_5/in3    LogicCell40_SEQ_MODE_1011      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__386/I                                          ClkMux                         0              3482  RISE       1
I__386/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_15_LC_1_13_5/clk           LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGDYN_13_LC_1_13_3/lcout
Path End         : generator_inst1.REGDYN_14_LC_1_13_4/in3
Capture Clock    : generator_inst1.REGDYN_14_LC_1_13_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__386/I                                          ClkMux                         0              3482  RISE       1
I__386/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_13_LC_1_13_3/clk           LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGDYN_13_LC_1_13_3/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1571  FALL       1
I__123/I                                   LocalMux                       0              4733   1571  FALL       1
I__123/O                                   LocalMux                     455              5188   1571  FALL       1
I__124/I                                   InMux                          0              5188   1571  FALL       1
I__124/O                                   InMux                        320              5508   1571  FALL       1
generator_inst1.REGDYN_14_LC_1_13_4/in3    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__386/I                                          ClkMux                         0              3482  RISE       1
I__386/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_14_LC_1_13_4/clk           LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGDYN_12_LC_1_13_2/lcout
Path End         : generator_inst1.REGDYN_13_LC_1_13_3/in3
Capture Clock    : generator_inst1.REGDYN_13_LC_1_13_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__386/I                                          ClkMux                         0              3482  RISE       1
I__386/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_12_LC_1_13_2/clk           LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGDYN_12_LC_1_13_2/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       1
I__125/I                                   LocalMux                       0              4733   1571  FALL       1
I__125/O                                   LocalMux                     455              5188   1571  FALL       1
I__126/I                                   InMux                          0              5188   1571  FALL       1
I__126/O                                   InMux                        320              5508   1571  FALL       1
generator_inst1.REGDYN_13_LC_1_13_3/in3    LogicCell40_SEQ_MODE_1011      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__386/I                                          ClkMux                         0              3482  RISE       1
I__386/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_13_LC_1_13_3/clk           LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGDYN_8_LC_1_13_1/lcout
Path End         : generator_inst1.REGDYN_9_LC_1_13_0/in3
Capture Clock    : generator_inst1.REGDYN_9_LC_1_13_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__386/I                                          ClkMux                         0              3482  RISE       1
I__386/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_8_LC_1_13_1/clk            LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGDYN_8_LC_1_13_1/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1571  FALL       1
I__127/I                                  LocalMux                       0              4733   1571  FALL       1
I__127/O                                  LocalMux                     455              5188   1571  FALL       1
I__128/I                                  InMux                          0              5188   1571  FALL       1
I__128/O                                  InMux                        320              5508   1571  FALL       1
generator_inst1.REGDYN_9_LC_1_13_0/in3    LogicCell40_SEQ_MODE_1011      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__386/I                                          ClkMux                         0              3482  RISE       1
I__386/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_9_LC_1_13_0/clk            LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.REGDYN_9_LC_1_13_0/lcout
Path End         : generator_inst1.REGDYN_10_LC_1_13_7/in3
Capture Clock    : generator_inst1.REGDYN_10_LC_1_13_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__386/I                                          ClkMux                         0              3482  RISE       1
I__386/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_9_LC_1_13_0/clk            LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.REGDYN_9_LC_1_13_0/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1571  FALL       1
I__162/I                                  LocalMux                       0              4733   1571  FALL       1
I__162/O                                  LocalMux                     455              5188   1571  FALL       1
I__163/I                                  InMux                          0              5188   1571  FALL       1
I__163/O                                  InMux                        320              5508   1571  FALL       1
generator_inst1.REGDYN_10_LC_1_13_7/in3   LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__386/I                                          ClkMux                         0              3482  RISE       1
I__386/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_10_LC_1_13_7/clk           LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.signal_out_LC_1_12_0/lcout
Path End         : receptor_inst1.signal_out_LC_1_12_1/in3
Capture Clock    : receptor_inst1.signal_out_LC_1_12_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__390/I                                          ClkMux                         0              3482  RISE       1
I__390/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.signal_out_LC_1_12_0/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.signal_out_LC_1_12_0/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       1
I__135/I                                    LocalMux                       0              4733   1571  FALL       1
I__135/O                                    LocalMux                     455              5188   1571  FALL       1
I__136/I                                    InMux                          0              5188   1571  FALL       1
I__136/O                                    InMux                        320              5508   1571  FALL       1
receptor_inst1.signal_out_LC_1_12_1/in3     LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__390/I                                          ClkMux                         0              3482  RISE       1
I__390/O                                          ClkMux                       455              3937  RISE       1
receptor_inst1.signal_out_LC_1_12_1/clk           LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_27_LC_2_16_7/sr
Capture Clock    : generator_inst1.REGSTAT_27_LC_2_16_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__346/I                                       SRMux                          0              6505   +INF  FALL       1
I__346/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_27_LC_2_16_7/sr        LogicCell40_SEQ_MODE_1010      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__382/I                                          ClkMux                         0              3482  RISE       1
I__382/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_27_LC_2_16_7/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_32_LC_2_16_6/sr
Capture Clock    : generator_inst1.REGSTAT_32_LC_2_16_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6983
---------------------------------------   ---- 
End-of-path arrival time (ps)             6983
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  FALL       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  FALL       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       460               460   +INF  FALL       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__142/I                                       Odrv4                          0              1142   +INF  FALL       1
I__142/O                                       Odrv4                        548              1690   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1690   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2238   +INF  FALL       1
I__144/I                                       LocalMux                       0              2238   +INF  FALL       1
I__144/O                                       LocalMux                     455              2693   +INF  FALL       1
I__145/I                                       InMux                          0              2693   +INF  FALL       1
I__145/O                                       InMux                        320              3013   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3013   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3437   +INF  FALL       1
I__137/I                                       Odrv4                          0              3437   +INF  FALL       1
I__137/O                                       Odrv4                        548              3985   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              3985   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4533   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4533   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4739   +INF  FALL       1
I__140/I                                       LocalMux                       0              4739   +INF  FALL       1
I__140/O                                       LocalMux                     455              5194   +INF  FALL       1
I__141/I                                       IoInMux                        0              5194   +INF  FALL       1
I__141/O                                       IoInMux                      320              5515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5515   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6342   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6342   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6342   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6342   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6455   +INF  FALL       1
I__346/I                                       SRMux                          0              6455   +INF  FALL       1
I__346/O                                       SRMux                        527              6983   +INF  FALL       1
generator_inst1.REGSTAT_32_LC_2_16_6/sr        LogicCell40_SEQ_MODE_1010      0              6983   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__382/I                                          ClkMux                         0              3482  RISE       1
I__382/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_32_LC_2_16_6/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELDYN
Path End         : generator_inst1.REGSTAT_21_LC_1_15_7/ce
Capture Clock    : generator_inst1.REGSTAT_21_LC_1_15_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6020
---------------------------------------   ---- 
End-of-path arrival time (ps)             6020
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELDYN                                                 top                            0                 0   +INF  RISE       1
SELDYN_ibuf_iopad/PACKAGEPIN:in                        IO_PAD                         0                 0   +INF  RISE       1
SELDYN_ibuf_iopad/DOUT                                 IO_PAD                       510               510   +INF  RISE       1
SELDYN_ibuf_preio/PADIN                                PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELDYN_ibuf_preio/DIN0                                 PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__168/I                                               Odrv4                          0              1192   +INF  FALL       1
I__168/O                                               Odrv4                        548              1740   +INF  FALL       1
I__169/I                                               Span4Mux_v                     0              1740   +INF  FALL       1
I__169/O                                               Span4Mux_v                   548              2288   +INF  FALL       1
I__170/I                                               LocalMux                       0              2288   +INF  FALL       1
I__170/O                                               LocalMux                     455              2743   +INF  FALL       1
I__172/I                                               InMux                          0              2743   +INF  FALL       1
I__172/O                                               InMux                        320              3063   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in3                  LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__166/I                                               LocalMux                       0              3487   +INF  FALL       1
I__166/O                                               LocalMux                     455              3942   +INF  FALL       1
I__167/I                                               IoInMux                        0              3942   +INF  FALL       1
I__167/O                                               IoInMux                      320              4262   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4262   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              5089   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              5089   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              5089   +INF  FALL       1
I__364/I                                               GlobalMux                      0              5089   +INF  FALL       1
I__364/O                                               GlobalMux                    114              5203   +INF  FALL       1
I__365/I                                               CEMux                          0              5203   +INF  FALL       1
I__365/O                                               CEMux                        817              6020   +INF  FALL       1
generator_inst1.REGSTAT_21_LC_1_15_7/ce                LogicCell40_SEQ_MODE_1011      0              6020   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__381/I                                          ClkMux                         0              3482  RISE       1
I__381/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_21_LC_1_15_7/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELDYN
Path End         : generator_inst1.REGSTAT_23_LC_1_15_5/ce
Capture Clock    : generator_inst1.REGSTAT_23_LC_1_15_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5970
---------------------------------------   ---- 
End-of-path arrival time (ps)             5970
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELDYN                                                 top                            0                 0   +INF  FALL       1
SELDYN_ibuf_iopad/PACKAGEPIN:in                        IO_PAD                         0                 0   +INF  FALL       1
SELDYN_ibuf_iopad/DOUT                                 IO_PAD                       460               460   +INF  FALL       1
SELDYN_ibuf_preio/PADIN                                PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
SELDYN_ibuf_preio/DIN0                                 PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__168/I                                               Odrv4                          0              1142   +INF  FALL       1
I__168/O                                               Odrv4                        548              1690   +INF  FALL       1
I__169/I                                               Span4Mux_v                     0              1690   +INF  FALL       1
I__169/O                                               Span4Mux_v                   548              2238   +INF  FALL       1
I__170/I                                               LocalMux                       0              2238   +INF  FALL       1
I__170/O                                               LocalMux                     455              2693   +INF  FALL       1
I__172/I                                               InMux                          0              2693   +INF  FALL       1
I__172/O                                               InMux                        320              3013   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in3                  LogicCell40_SEQ_MODE_0000      0              3013   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    424              3437   +INF  FALL       1
I__166/I                                               LocalMux                       0              3437   +INF  FALL       1
I__166/O                                               LocalMux                     455              3892   +INF  FALL       1
I__167/I                                               IoInMux                        0              3892   +INF  FALL       1
I__167/O                                               IoInMux                      320              4212   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4212   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              5039   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              5039   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              5039   +INF  FALL       1
I__364/I                                               GlobalMux                      0              5039   +INF  FALL       1
I__364/O                                               GlobalMux                    114              5153   +INF  FALL       1
I__365/I                                               CEMux                          0              5153   +INF  FALL       1
I__365/O                                               CEMux                        817              5970   +INF  FALL       1
generator_inst1.REGSTAT_23_LC_1_15_5/ce                LogicCell40_SEQ_MODE_1010      0              5970   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__381/I                                          ClkMux                         0              3482  RISE       1
I__381/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_23_LC_1_15_5/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_22_LC_1_15_4/ce
Capture Clock    : generator_inst1.REGSTAT_22_LC_1_15_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__365/I                                               CEMux                          0              4252   +INF  FALL       1
I__365/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_22_LC_1_15_4/ce                LogicCell40_SEQ_MODE_1010      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__381/I                                          ClkMux                         0              3482  RISE       1
I__381/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_22_LC_1_15_4/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_25_LC_1_15_3/ce
Capture Clock    : generator_inst1.REGSTAT_25_LC_1_15_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5019
---------------------------------------   ---- 
End-of-path arrival time (ps)             5019
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  FALL       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  FALL       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       460               460   +INF  FALL       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__182/I                                               LocalMux                       0              1142   +INF  FALL       1
I__182/O                                               LocalMux                     455              1597   +INF  FALL       1
I__184/I                                               InMux                          0              1597   +INF  FALL       1
I__184/O                                               InMux                        320              1918   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1918   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2486   +INF  FALL       1
I__166/I                                               LocalMux                       0              2486   +INF  FALL       1
I__166/O                                               LocalMux                     455              2941   +INF  FALL       1
I__167/I                                               IoInMux                        0              2941   +INF  FALL       1
I__167/O                                               IoInMux                      320              3261   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3261   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4088   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4088   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4088   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4088   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4202   +INF  FALL       1
I__365/I                                               CEMux                          0              4202   +INF  FALL       1
I__365/O                                               CEMux                        817              5019   +INF  FALL       1
generator_inst1.REGSTAT_25_LC_1_15_3/ce                LogicCell40_SEQ_MODE_1010      0              5019   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__381/I                                          ClkMux                         0              3482  RISE       1
I__381/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_25_LC_1_15_3/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_31_LC_2_16_5/sr
Capture Clock    : generator_inst1.REGSTAT_31_LC_2_16_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__346/I                                       SRMux                          0              6505   +INF  FALL       1
I__346/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_31_LC_2_16_5/sr        LogicCell40_SEQ_MODE_1011      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__382/I                                          ClkMux                         0              3482  RISE       1
I__382/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_31_LC_2_16_5/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_30_LC_2_16_4/sr
Capture Clock    : generator_inst1.REGSTAT_30_LC_2_16_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__346/I                                       SRMux                          0              6505   +INF  FALL       1
I__346/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_30_LC_2_16_4/sr        LogicCell40_SEQ_MODE_1011      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__382/I                                          ClkMux                         0              3482  RISE       1
I__382/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_30_LC_2_16_4/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_29_LC_2_16_3/sr
Capture Clock    : generator_inst1.REGSTAT_29_LC_2_16_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__346/I                                       SRMux                          0              6505   +INF  FALL       1
I__346/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_29_LC_2_16_3/sr        LogicCell40_SEQ_MODE_1011      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__382/I                                          ClkMux                         0              3482  RISE       1
I__382/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_29_LC_2_16_3/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_28_LC_2_16_1/sr
Capture Clock    : generator_inst1.REGSTAT_28_LC_2_16_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__346/I                                       SRMux                          0              6505   +INF  FALL       1
I__346/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_28_LC_2_16_1/sr        LogicCell40_SEQ_MODE_1011      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__382/I                                          ClkMux                         0              3482  RISE       1
I__382/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_28_LC_2_16_1/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_33_LC_2_16_0/sr
Capture Clock    : generator_inst1.REGSTAT_33_LC_2_16_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__346/I                                       SRMux                          0              6505   +INF  FALL       1
I__346/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_33_LC_2_16_0/sr        LogicCell40_SEQ_MODE_1011      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__382/I                                          ClkMux                         0              3482  RISE       1
I__382/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_33_LC_2_16_0/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELDYN
Path End         : generator_inst1.REGSTAT_26_LC_1_15_2/ce
Capture Clock    : generator_inst1.REGSTAT_26_LC_1_15_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6020
---------------------------------------   ---- 
End-of-path arrival time (ps)             6020
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELDYN                                                 top                            0                 0   +INF  RISE       1
SELDYN_ibuf_iopad/PACKAGEPIN:in                        IO_PAD                         0                 0   +INF  RISE       1
SELDYN_ibuf_iopad/DOUT                                 IO_PAD                       510               510   +INF  RISE       1
SELDYN_ibuf_preio/PADIN                                PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELDYN_ibuf_preio/DIN0                                 PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__168/I                                               Odrv4                          0              1192   +INF  FALL       1
I__168/O                                               Odrv4                        548              1740   +INF  FALL       1
I__169/I                                               Span4Mux_v                     0              1740   +INF  FALL       1
I__169/O                                               Span4Mux_v                   548              2288   +INF  FALL       1
I__170/I                                               LocalMux                       0              2288   +INF  FALL       1
I__170/O                                               LocalMux                     455              2743   +INF  FALL       1
I__172/I                                               InMux                          0              2743   +INF  FALL       1
I__172/O                                               InMux                        320              3063   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in3                  LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__166/I                                               LocalMux                       0              3487   +INF  FALL       1
I__166/O                                               LocalMux                     455              3942   +INF  FALL       1
I__167/I                                               IoInMux                        0              3942   +INF  FALL       1
I__167/O                                               IoInMux                      320              4262   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4262   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              5089   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              5089   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              5089   +INF  FALL       1
I__364/I                                               GlobalMux                      0              5089   +INF  FALL       1
I__364/O                                               GlobalMux                    114              5203   +INF  FALL       1
I__365/I                                               CEMux                          0              5203   +INF  FALL       1
I__365/O                                               CEMux                        817              6020   +INF  FALL       1
generator_inst1.REGSTAT_26_LC_1_15_2/ce                LogicCell40_SEQ_MODE_1010      0              6020   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__381/I                                          ClkMux                         0              3482  RISE       1
I__381/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_26_LC_1_15_2/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELDYN
Path End         : generator_inst1.REGSTAT_24_LC_1_15_0/ce
Capture Clock    : generator_inst1.REGSTAT_24_LC_1_15_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6020
---------------------------------------   ---- 
End-of-path arrival time (ps)             6020
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELDYN                                                 top                            0                 0   +INF  RISE       1
SELDYN_ibuf_iopad/PACKAGEPIN:in                        IO_PAD                         0                 0   +INF  RISE       1
SELDYN_ibuf_iopad/DOUT                                 IO_PAD                       510               510   +INF  RISE       1
SELDYN_ibuf_preio/PADIN                                PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELDYN_ibuf_preio/DIN0                                 PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__168/I                                               Odrv4                          0              1192   +INF  FALL       1
I__168/O                                               Odrv4                        548              1740   +INF  FALL       1
I__169/I                                               Span4Mux_v                     0              1740   +INF  FALL       1
I__169/O                                               Span4Mux_v                   548              2288   +INF  FALL       1
I__170/I                                               LocalMux                       0              2288   +INF  FALL       1
I__170/O                                               LocalMux                     455              2743   +INF  FALL       1
I__172/I                                               InMux                          0              2743   +INF  FALL       1
I__172/O                                               InMux                        320              3063   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in3                  LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__166/I                                               LocalMux                       0              3487   +INF  FALL       1
I__166/O                                               LocalMux                     455              3942   +INF  FALL       1
I__167/I                                               IoInMux                        0              3942   +INF  FALL       1
I__167/O                                               IoInMux                      320              4262   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4262   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              5089   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              5089   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              5089   +INF  FALL       1
I__364/I                                               GlobalMux                      0              5089   +INF  FALL       1
I__364/O                                               GlobalMux                    114              5203   +INF  FALL       1
I__365/I                                               CEMux                          0              5203   +INF  FALL       1
I__365/O                                               CEMux                        817              6020   +INF  FALL       1
generator_inst1.REGSTAT_24_LC_1_15_0/ce                LogicCell40_SEQ_MODE_1011      0              6020   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__381/I                                          ClkMux                         0              3482  RISE       1
I__381/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_24_LC_1_15_0/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : receptor_inst1.signal_out_LC_1_12_1/lcout
Path End         : signal_out
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|CLK:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          8442
---------------------------------------   ----- 
End-of-path arrival time (ps)             13175
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__390/I                                          ClkMux                         0              3482  RISE       1
I__390/O                                          ClkMux                       455              3937  RISE       1
receptor_inst1.signal_out_LC_1_12_1/clk           LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
receptor_inst1.signal_out_LC_1_12_1/lcout  LogicCell40_SEQ_MODE_1010    796              4733   +INF  RISE       1
I__129/I                                   Odrv4                          0              4733   +INF  RISE       1
I__129/O                                   Odrv4                        517              5250   +INF  RISE       1
I__130/I                                   IoSpan4Mux                     0              5250   +INF  RISE       1
I__130/O                                   IoSpan4Mux                   424              5674   +INF  RISE       1
I__131/I                                   IoSpan4Mux                     0              5674   +INF  RISE       1
I__131/O                                   IoSpan4Mux                   424              6097   +INF  RISE       1
I__132/I                                   IoSpan4Mux                     0              6097   +INF  RISE       1
I__132/O                                   IoSpan4Mux                   424              6521   +INF  RISE       1
I__133/I                                   LocalMux                       0              6521   +INF  RISE       1
I__133/O                                   LocalMux                     486              7007   +INF  RISE       1
I__134/I                                   IoInMux                        0              7007   +INF  RISE       1
I__134/O                                   IoInMux                      382              7390   +INF  RISE       1
signal_out_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001         0              7390   +INF  RISE       1
signal_out_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001      3297             10687   +INF  FALL       1
signal_out_obuf_iopad/DIN                  IO_PAD                         0             10687   +INF  FALL       1
signal_out_obuf_iopad/PACKAGEPIN:out       IO_PAD                      2488             13175   +INF  FALL       1
signal_out                                 top                            0             13175   +INF  FALL       1


++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELDYN
Path End         : generator_inst1.REGDYN_0_LC_1_14_7/ce
Capture Clock    : generator_inst1.REGDYN_0_LC_1_14_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4107
---------------------------------------   ---- 
End-of-path arrival time (ps)             4107
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELDYN                                 top                            0                 0   +INF  RISE       1
SELDYN_ibuf_iopad/PACKAGEPIN:in        IO_PAD                         0                 0   +INF  RISE       1
SELDYN_ibuf_iopad/DOUT                 IO_PAD                       510               510   +INF  RISE       1
SELDYN_ibuf_preio/PADIN                PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELDYN_ibuf_preio/DIN0                 PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__168/I                               Odrv4                          0              1192   +INF  FALL       1
I__168/O                               Odrv4                        548              1740   +INF  FALL       1
I__169/I                               Span4Mux_v                     0              1740   +INF  FALL       1
I__169/O                               Span4Mux_v                   548              2288   +INF  FALL       1
I__171/I                               Span4Mux_v                     0              2288   +INF  FALL       1
I__171/O                               Span4Mux_v                   548              2836   +INF  FALL       1
I__173/I                               LocalMux                       0              2836   +INF  FALL       1
I__173/O                               LocalMux                     455              3291   +INF  FALL       1
I__175/I                               CEMux                          0              3291   +INF  FALL       1
I__175/O                               CEMux                        817              4107   +INF  FALL       1
generator_inst1.REGDYN_0_LC_1_14_7/ce  LogicCell40_SEQ_MODE_1011      0              4107   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__383/I                                          ClkMux                         0              3482  RISE       1
I__383/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_0_LC_1_14_7/clk            LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELDYN
Path End         : generator_inst1.REGDYN_4_LC_1_14_6/ce
Capture Clock    : generator_inst1.REGDYN_4_LC_1_14_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4107
---------------------------------------   ---- 
End-of-path arrival time (ps)             4107
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELDYN                                 top                            0                 0   +INF  RISE       1
SELDYN_ibuf_iopad/PACKAGEPIN:in        IO_PAD                         0                 0   +INF  RISE       1
SELDYN_ibuf_iopad/DOUT                 IO_PAD                       510               510   +INF  RISE       1
SELDYN_ibuf_preio/PADIN                PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELDYN_ibuf_preio/DIN0                 PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__168/I                               Odrv4                          0              1192   +INF  FALL       1
I__168/O                               Odrv4                        548              1740   +INF  FALL       1
I__169/I                               Span4Mux_v                     0              1740   +INF  FALL       1
I__169/O                               Span4Mux_v                   548              2288   +INF  FALL       1
I__171/I                               Span4Mux_v                     0              2288   +INF  FALL       1
I__171/O                               Span4Mux_v                   548              2836   +INF  FALL       1
I__173/I                               LocalMux                       0              2836   +INF  FALL       1
I__173/O                               LocalMux                     455              3291   +INF  FALL       1
I__175/I                               CEMux                          0              3291   +INF  FALL       1
I__175/O                               CEMux                        817              4107   +INF  FALL       1
generator_inst1.REGDYN_4_LC_1_14_6/ce  LogicCell40_SEQ_MODE_1010      0              4107   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__383/I                                          ClkMux                         0              3482  RISE       1
I__383/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_4_LC_1_14_6/clk            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELDYN
Path End         : generator_inst1.REGDYN_5_LC_1_14_5/ce
Capture Clock    : generator_inst1.REGDYN_5_LC_1_14_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4107
---------------------------------------   ---- 
End-of-path arrival time (ps)             4107
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELDYN                                 top                            0                 0   +INF  RISE       1
SELDYN_ibuf_iopad/PACKAGEPIN:in        IO_PAD                         0                 0   +INF  RISE       1
SELDYN_ibuf_iopad/DOUT                 IO_PAD                       510               510   +INF  RISE       1
SELDYN_ibuf_preio/PADIN                PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELDYN_ibuf_preio/DIN0                 PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__168/I                               Odrv4                          0              1192   +INF  FALL       1
I__168/O                               Odrv4                        548              1740   +INF  FALL       1
I__169/I                               Span4Mux_v                     0              1740   +INF  FALL       1
I__169/O                               Span4Mux_v                   548              2288   +INF  FALL       1
I__171/I                               Span4Mux_v                     0              2288   +INF  FALL       1
I__171/O                               Span4Mux_v                   548              2836   +INF  FALL       1
I__173/I                               LocalMux                       0              2836   +INF  FALL       1
I__173/O                               LocalMux                     455              3291   +INF  FALL       1
I__175/I                               CEMux                          0              3291   +INF  FALL       1
I__175/O                               CEMux                        817              4107   +INF  FALL       1
generator_inst1.REGDYN_5_LC_1_14_5/ce  LogicCell40_SEQ_MODE_1010      0              4107   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__383/I                                          ClkMux                         0              3482  RISE       1
I__383/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_5_LC_1_14_5/clk            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELDYN
Path End         : generator_inst1.REGDYN_7_LC_1_14_4/ce
Capture Clock    : generator_inst1.REGDYN_7_LC_1_14_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4107
---------------------------------------   ---- 
End-of-path arrival time (ps)             4107
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELDYN                                 top                            0                 0   +INF  RISE       1
SELDYN_ibuf_iopad/PACKAGEPIN:in        IO_PAD                         0                 0   +INF  RISE       1
SELDYN_ibuf_iopad/DOUT                 IO_PAD                       510               510   +INF  RISE       1
SELDYN_ibuf_preio/PADIN                PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELDYN_ibuf_preio/DIN0                 PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__168/I                               Odrv4                          0              1192   +INF  FALL       1
I__168/O                               Odrv4                        548              1740   +INF  FALL       1
I__169/I                               Span4Mux_v                     0              1740   +INF  FALL       1
I__169/O                               Span4Mux_v                   548              2288   +INF  FALL       1
I__171/I                               Span4Mux_v                     0              2288   +INF  FALL       1
I__171/O                               Span4Mux_v                   548              2836   +INF  FALL       1
I__173/I                               LocalMux                       0              2836   +INF  FALL       1
I__173/O                               LocalMux                     455              3291   +INF  FALL       1
I__175/I                               CEMux                          0              3291   +INF  FALL       1
I__175/O                               CEMux                        817              4107   +INF  FALL       1
generator_inst1.REGDYN_7_LC_1_14_4/ce  LogicCell40_SEQ_MODE_1011      0              4107   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__383/I                                          ClkMux                         0              3482  RISE       1
I__383/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_7_LC_1_14_4/clk            LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELDYN
Path End         : generator_inst1.REGDYN_6_LC_1_14_3/ce
Capture Clock    : generator_inst1.REGDYN_6_LC_1_14_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4107
---------------------------------------   ---- 
End-of-path arrival time (ps)             4107
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELDYN                                 top                            0                 0   +INF  RISE       1
SELDYN_ibuf_iopad/PACKAGEPIN:in        IO_PAD                         0                 0   +INF  RISE       1
SELDYN_ibuf_iopad/DOUT                 IO_PAD                       510               510   +INF  RISE       1
SELDYN_ibuf_preio/PADIN                PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELDYN_ibuf_preio/DIN0                 PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__168/I                               Odrv4                          0              1192   +INF  FALL       1
I__168/O                               Odrv4                        548              1740   +INF  FALL       1
I__169/I                               Span4Mux_v                     0              1740   +INF  FALL       1
I__169/O                               Span4Mux_v                   548              2288   +INF  FALL       1
I__171/I                               Span4Mux_v                     0              2288   +INF  FALL       1
I__171/O                               Span4Mux_v                   548              2836   +INF  FALL       1
I__173/I                               LocalMux                       0              2836   +INF  FALL       1
I__173/O                               LocalMux                     455              3291   +INF  FALL       1
I__175/I                               CEMux                          0              3291   +INF  FALL       1
I__175/O                               CEMux                        817              4107   +INF  FALL       1
generator_inst1.REGDYN_6_LC_1_14_3/ce  LogicCell40_SEQ_MODE_1011      0              4107   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__383/I                                          ClkMux                         0              3482  RISE       1
I__383/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_6_LC_1_14_3/clk            LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELDYN
Path End         : generator_inst1.REGDYN_3_LC_1_14_2/ce
Capture Clock    : generator_inst1.REGDYN_3_LC_1_14_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4107
---------------------------------------   ---- 
End-of-path arrival time (ps)             4107
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELDYN                                 top                            0                 0   +INF  RISE       1
SELDYN_ibuf_iopad/PACKAGEPIN:in        IO_PAD                         0                 0   +INF  RISE       1
SELDYN_ibuf_iopad/DOUT                 IO_PAD                       510               510   +INF  RISE       1
SELDYN_ibuf_preio/PADIN                PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELDYN_ibuf_preio/DIN0                 PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__168/I                               Odrv4                          0              1192   +INF  FALL       1
I__168/O                               Odrv4                        548              1740   +INF  FALL       1
I__169/I                               Span4Mux_v                     0              1740   +INF  FALL       1
I__169/O                               Span4Mux_v                   548              2288   +INF  FALL       1
I__171/I                               Span4Mux_v                     0              2288   +INF  FALL       1
I__171/O                               Span4Mux_v                   548              2836   +INF  FALL       1
I__173/I                               LocalMux                       0              2836   +INF  FALL       1
I__173/O                               LocalMux                     455              3291   +INF  FALL       1
I__175/I                               CEMux                          0              3291   +INF  FALL       1
I__175/O                               CEMux                        817              4107   +INF  FALL       1
generator_inst1.REGDYN_3_LC_1_14_2/ce  LogicCell40_SEQ_MODE_1011      0              4107   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__383/I                                          ClkMux                         0              3482  RISE       1
I__383/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_3_LC_1_14_2/clk            LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELDYN
Path End         : generator_inst1.REGDYN_2_LC_1_14_1/ce
Capture Clock    : generator_inst1.REGDYN_2_LC_1_14_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4107
---------------------------------------   ---- 
End-of-path arrival time (ps)             4107
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELDYN                                 top                            0                 0   +INF  RISE       1
SELDYN_ibuf_iopad/PACKAGEPIN:in        IO_PAD                         0                 0   +INF  RISE       1
SELDYN_ibuf_iopad/DOUT                 IO_PAD                       510               510   +INF  RISE       1
SELDYN_ibuf_preio/PADIN                PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELDYN_ibuf_preio/DIN0                 PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__168/I                               Odrv4                          0              1192   +INF  FALL       1
I__168/O                               Odrv4                        548              1740   +INF  FALL       1
I__169/I                               Span4Mux_v                     0              1740   +INF  FALL       1
I__169/O                               Span4Mux_v                   548              2288   +INF  FALL       1
I__171/I                               Span4Mux_v                     0              2288   +INF  FALL       1
I__171/O                               Span4Mux_v                   548              2836   +INF  FALL       1
I__173/I                               LocalMux                       0              2836   +INF  FALL       1
I__173/O                               LocalMux                     455              3291   +INF  FALL       1
I__175/I                               CEMux                          0              3291   +INF  FALL       1
I__175/O                               CEMux                        817              4107   +INF  FALL       1
generator_inst1.REGDYN_2_LC_1_14_1/ce  LogicCell40_SEQ_MODE_1011      0              4107   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__383/I                                          ClkMux                         0              3482  RISE       1
I__383/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_2_LC_1_14_1/clk            LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELDYN
Path End         : generator_inst1.REGDYN_1_LC_1_14_0/ce
Capture Clock    : generator_inst1.REGDYN_1_LC_1_14_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4107
---------------------------------------   ---- 
End-of-path arrival time (ps)             4107
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELDYN                                 top                            0                 0   +INF  RISE       1
SELDYN_ibuf_iopad/PACKAGEPIN:in        IO_PAD                         0                 0   +INF  RISE       1
SELDYN_ibuf_iopad/DOUT                 IO_PAD                       510               510   +INF  RISE       1
SELDYN_ibuf_preio/PADIN                PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELDYN_ibuf_preio/DIN0                 PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__168/I                               Odrv4                          0              1192   +INF  FALL       1
I__168/O                               Odrv4                        548              1740   +INF  FALL       1
I__169/I                               Span4Mux_v                     0              1740   +INF  FALL       1
I__169/O                               Span4Mux_v                   548              2288   +INF  FALL       1
I__171/I                               Span4Mux_v                     0              2288   +INF  FALL       1
I__171/O                               Span4Mux_v                   548              2836   +INF  FALL       1
I__173/I                               LocalMux                       0              2836   +INF  FALL       1
I__173/O                               LocalMux                     455              3291   +INF  FALL       1
I__175/I                               CEMux                          0              3291   +INF  FALL       1
I__175/O                               CEMux                        817              4107   +INF  FALL       1
generator_inst1.REGDYN_1_LC_1_14_0/ce  LogicCell40_SEQ_MODE_1010      0              4107   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__383/I                                          ClkMux                         0              3482  RISE       1
I__383/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_1_LC_1_14_0/clk            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELDYN
Path End         : generator_inst1.REGDYN_10_LC_1_13_7/ce
Capture Clock    : generator_inst1.REGDYN_10_LC_1_13_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5153
---------------------------------------   ---- 
End-of-path arrival time (ps)             5153
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELDYN                                  top                            0                 0   +INF  FALL       1
SELDYN_ibuf_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  FALL       1
SELDYN_ibuf_iopad/DOUT                  IO_PAD                       460               460   +INF  FALL       1
SELDYN_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
SELDYN_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__168/I                                Odrv4                          0              1142   +INF  FALL       1
I__168/O                                Odrv4                        548              1690   +INF  FALL       1
I__169/I                                Span4Mux_v                     0              1690   +INF  FALL       1
I__169/O                                Span4Mux_v                   548              2238   +INF  FALL       1
I__171/I                                Span4Mux_v                     0              2238   +INF  FALL       1
I__171/O                                Span4Mux_v                   548              2786   +INF  FALL       1
I__174/I                                Span4Mux_v                     0              2786   +INF  FALL       1
I__174/O                                Span4Mux_v                   548              3334   +INF  FALL       1
I__176/I                                Span4Mux_v                     0              3334   +INF  FALL       1
I__176/O                                Span4Mux_v                   548              3882   +INF  FALL       1
I__177/I                                LocalMux                       0              3882   +INF  FALL       1
I__177/O                                LocalMux                     455              4336   +INF  FALL       1
I__179/I                                CEMux                          0              4336   +INF  FALL       1
I__179/O                                CEMux                        817              5153   +INF  FALL       1
generator_inst1.REGDYN_10_LC_1_13_7/ce  LogicCell40_SEQ_MODE_1010      0              5153   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__386/I                                          ClkMux                         0              3482  RISE       1
I__386/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_10_LC_1_13_7/clk           LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELDYN
Path End         : generator_inst1.REGDYN_11_LC_1_13_6/ce
Capture Clock    : generator_inst1.REGDYN_11_LC_1_13_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5153
---------------------------------------   ---- 
End-of-path arrival time (ps)             5153
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELDYN                                  top                            0                 0   +INF  FALL       1
SELDYN_ibuf_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  FALL       1
SELDYN_ibuf_iopad/DOUT                  IO_PAD                       460               460   +INF  FALL       1
SELDYN_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
SELDYN_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__168/I                                Odrv4                          0              1142   +INF  FALL       1
I__168/O                                Odrv4                        548              1690   +INF  FALL       1
I__169/I                                Span4Mux_v                     0              1690   +INF  FALL       1
I__169/O                                Span4Mux_v                   548              2238   +INF  FALL       1
I__171/I                                Span4Mux_v                     0              2238   +INF  FALL       1
I__171/O                                Span4Mux_v                   548              2786   +INF  FALL       1
I__174/I                                Span4Mux_v                     0              2786   +INF  FALL       1
I__174/O                                Span4Mux_v                   548              3334   +INF  FALL       1
I__176/I                                Span4Mux_v                     0              3334   +INF  FALL       1
I__176/O                                Span4Mux_v                   548              3882   +INF  FALL       1
I__177/I                                LocalMux                       0              3882   +INF  FALL       1
I__177/O                                LocalMux                     455              4336   +INF  FALL       1
I__179/I                                CEMux                          0              4336   +INF  FALL       1
I__179/O                                CEMux                        817              5153   +INF  FALL       1
generator_inst1.REGDYN_11_LC_1_13_6/ce  LogicCell40_SEQ_MODE_1011      0              5153   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__386/I                                          ClkMux                         0              3482  RISE       1
I__386/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_11_LC_1_13_6/clk           LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELDYN
Path End         : generator_inst1.REGDYN_15_LC_1_13_5/ce
Capture Clock    : generator_inst1.REGDYN_15_LC_1_13_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5153
---------------------------------------   ---- 
End-of-path arrival time (ps)             5153
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELDYN                                  top                            0                 0   +INF  FALL       1
SELDYN_ibuf_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  FALL       1
SELDYN_ibuf_iopad/DOUT                  IO_PAD                       460               460   +INF  FALL       1
SELDYN_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
SELDYN_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__168/I                                Odrv4                          0              1142   +INF  FALL       1
I__168/O                                Odrv4                        548              1690   +INF  FALL       1
I__169/I                                Span4Mux_v                     0              1690   +INF  FALL       1
I__169/O                                Span4Mux_v                   548              2238   +INF  FALL       1
I__171/I                                Span4Mux_v                     0              2238   +INF  FALL       1
I__171/O                                Span4Mux_v                   548              2786   +INF  FALL       1
I__174/I                                Span4Mux_v                     0              2786   +INF  FALL       1
I__174/O                                Span4Mux_v                   548              3334   +INF  FALL       1
I__176/I                                Span4Mux_v                     0              3334   +INF  FALL       1
I__176/O                                Span4Mux_v                   548              3882   +INF  FALL       1
I__177/I                                LocalMux                       0              3882   +INF  FALL       1
I__177/O                                LocalMux                     455              4336   +INF  FALL       1
I__179/I                                CEMux                          0              4336   +INF  FALL       1
I__179/O                                CEMux                        817              5153   +INF  FALL       1
generator_inst1.REGDYN_15_LC_1_13_5/ce  LogicCell40_SEQ_MODE_1011      0              5153   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__386/I                                          ClkMux                         0              3482  RISE       1
I__386/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_15_LC_1_13_5/clk           LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELDYN
Path End         : generator_inst1.REGDYN_14_LC_1_13_4/ce
Capture Clock    : generator_inst1.REGDYN_14_LC_1_13_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5153
---------------------------------------   ---- 
End-of-path arrival time (ps)             5153
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELDYN                                  top                            0                 0   +INF  FALL       1
SELDYN_ibuf_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  FALL       1
SELDYN_ibuf_iopad/DOUT                  IO_PAD                       460               460   +INF  FALL       1
SELDYN_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
SELDYN_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__168/I                                Odrv4                          0              1142   +INF  FALL       1
I__168/O                                Odrv4                        548              1690   +INF  FALL       1
I__169/I                                Span4Mux_v                     0              1690   +INF  FALL       1
I__169/O                                Span4Mux_v                   548              2238   +INF  FALL       1
I__171/I                                Span4Mux_v                     0              2238   +INF  FALL       1
I__171/O                                Span4Mux_v                   548              2786   +INF  FALL       1
I__174/I                                Span4Mux_v                     0              2786   +INF  FALL       1
I__174/O                                Span4Mux_v                   548              3334   +INF  FALL       1
I__176/I                                Span4Mux_v                     0              3334   +INF  FALL       1
I__176/O                                Span4Mux_v                   548              3882   +INF  FALL       1
I__177/I                                LocalMux                       0              3882   +INF  FALL       1
I__177/O                                LocalMux                     455              4336   +INF  FALL       1
I__179/I                                CEMux                          0              4336   +INF  FALL       1
I__179/O                                CEMux                        817              5153   +INF  FALL       1
generator_inst1.REGDYN_14_LC_1_13_4/ce  LogicCell40_SEQ_MODE_1010      0              5153   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__386/I                                          ClkMux                         0              3482  RISE       1
I__386/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_14_LC_1_13_4/clk           LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELDYN
Path End         : generator_inst1.REGDYN_13_LC_1_13_3/ce
Capture Clock    : generator_inst1.REGDYN_13_LC_1_13_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5153
---------------------------------------   ---- 
End-of-path arrival time (ps)             5153
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELDYN                                  top                            0                 0   +INF  FALL       1
SELDYN_ibuf_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  FALL       1
SELDYN_ibuf_iopad/DOUT                  IO_PAD                       460               460   +INF  FALL       1
SELDYN_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
SELDYN_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__168/I                                Odrv4                          0              1142   +INF  FALL       1
I__168/O                                Odrv4                        548              1690   +INF  FALL       1
I__169/I                                Span4Mux_v                     0              1690   +INF  FALL       1
I__169/O                                Span4Mux_v                   548              2238   +INF  FALL       1
I__171/I                                Span4Mux_v                     0              2238   +INF  FALL       1
I__171/O                                Span4Mux_v                   548              2786   +INF  FALL       1
I__174/I                                Span4Mux_v                     0              2786   +INF  FALL       1
I__174/O                                Span4Mux_v                   548              3334   +INF  FALL       1
I__176/I                                Span4Mux_v                     0              3334   +INF  FALL       1
I__176/O                                Span4Mux_v                   548              3882   +INF  FALL       1
I__177/I                                LocalMux                       0              3882   +INF  FALL       1
I__177/O                                LocalMux                     455              4336   +INF  FALL       1
I__179/I                                CEMux                          0              4336   +INF  FALL       1
I__179/O                                CEMux                        817              5153   +INF  FALL       1
generator_inst1.REGDYN_13_LC_1_13_3/ce  LogicCell40_SEQ_MODE_1011      0              5153   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__386/I                                          ClkMux                         0              3482  RISE       1
I__386/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_13_LC_1_13_3/clk           LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELDYN
Path End         : generator_inst1.REGDYN_12_LC_1_13_2/ce
Capture Clock    : generator_inst1.REGDYN_12_LC_1_13_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5153
---------------------------------------   ---- 
End-of-path arrival time (ps)             5153
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELDYN                                  top                            0                 0   +INF  FALL       1
SELDYN_ibuf_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  FALL       1
SELDYN_ibuf_iopad/DOUT                  IO_PAD                       460               460   +INF  FALL       1
SELDYN_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
SELDYN_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__168/I                                Odrv4                          0              1142   +INF  FALL       1
I__168/O                                Odrv4                        548              1690   +INF  FALL       1
I__169/I                                Span4Mux_v                     0              1690   +INF  FALL       1
I__169/O                                Span4Mux_v                   548              2238   +INF  FALL       1
I__171/I                                Span4Mux_v                     0              2238   +INF  FALL       1
I__171/O                                Span4Mux_v                   548              2786   +INF  FALL       1
I__174/I                                Span4Mux_v                     0              2786   +INF  FALL       1
I__174/O                                Span4Mux_v                   548              3334   +INF  FALL       1
I__176/I                                Span4Mux_v                     0              3334   +INF  FALL       1
I__176/O                                Span4Mux_v                   548              3882   +INF  FALL       1
I__177/I                                LocalMux                       0              3882   +INF  FALL       1
I__177/O                                LocalMux                     455              4336   +INF  FALL       1
I__179/I                                CEMux                          0              4336   +INF  FALL       1
I__179/O                                CEMux                        817              5153   +INF  FALL       1
generator_inst1.REGDYN_12_LC_1_13_2/ce  LogicCell40_SEQ_MODE_1010      0              5153   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__386/I                                          ClkMux                         0              3482  RISE       1
I__386/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_12_LC_1_13_2/clk           LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELDYN
Path End         : generator_inst1.REGDYN_8_LC_1_13_1/ce
Capture Clock    : generator_inst1.REGDYN_8_LC_1_13_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5153
---------------------------------------   ---- 
End-of-path arrival time (ps)             5153
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELDYN                                 top                            0                 0   +INF  FALL       1
SELDYN_ibuf_iopad/PACKAGEPIN:in        IO_PAD                         0                 0   +INF  FALL       1
SELDYN_ibuf_iopad/DOUT                 IO_PAD                       460               460   +INF  FALL       1
SELDYN_ibuf_preio/PADIN                PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
SELDYN_ibuf_preio/DIN0                 PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__168/I                               Odrv4                          0              1142   +INF  FALL       1
I__168/O                               Odrv4                        548              1690   +INF  FALL       1
I__169/I                               Span4Mux_v                     0              1690   +INF  FALL       1
I__169/O                               Span4Mux_v                   548              2238   +INF  FALL       1
I__171/I                               Span4Mux_v                     0              2238   +INF  FALL       1
I__171/O                               Span4Mux_v                   548              2786   +INF  FALL       1
I__174/I                               Span4Mux_v                     0              2786   +INF  FALL       1
I__174/O                               Span4Mux_v                   548              3334   +INF  FALL       1
I__176/I                               Span4Mux_v                     0              3334   +INF  FALL       1
I__176/O                               Span4Mux_v                   548              3882   +INF  FALL       1
I__177/I                               LocalMux                       0              3882   +INF  FALL       1
I__177/O                               LocalMux                     455              4336   +INF  FALL       1
I__179/I                               CEMux                          0              4336   +INF  FALL       1
I__179/O                               CEMux                        817              5153   +INF  FALL       1
generator_inst1.REGDYN_8_LC_1_13_1/ce  LogicCell40_SEQ_MODE_1011      0              5153   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__386/I                                          ClkMux                         0              3482  RISE       1
I__386/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_8_LC_1_13_1/clk            LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELDYN
Path End         : generator_inst1.REGDYN_9_LC_1_13_0/ce
Capture Clock    : generator_inst1.REGDYN_9_LC_1_13_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5153
---------------------------------------   ---- 
End-of-path arrival time (ps)             5153
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELDYN                                 top                            0                 0   +INF  FALL       1
SELDYN_ibuf_iopad/PACKAGEPIN:in        IO_PAD                         0                 0   +INF  FALL       1
SELDYN_ibuf_iopad/DOUT                 IO_PAD                       460               460   +INF  FALL       1
SELDYN_ibuf_preio/PADIN                PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
SELDYN_ibuf_preio/DIN0                 PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__168/I                               Odrv4                          0              1142   +INF  FALL       1
I__168/O                               Odrv4                        548              1690   +INF  FALL       1
I__169/I                               Span4Mux_v                     0              1690   +INF  FALL       1
I__169/O                               Span4Mux_v                   548              2238   +INF  FALL       1
I__171/I                               Span4Mux_v                     0              2238   +INF  FALL       1
I__171/O                               Span4Mux_v                   548              2786   +INF  FALL       1
I__174/I                               Span4Mux_v                     0              2786   +INF  FALL       1
I__174/O                               Span4Mux_v                   548              3334   +INF  FALL       1
I__176/I                               Span4Mux_v                     0              3334   +INF  FALL       1
I__176/O                               Span4Mux_v                   548              3882   +INF  FALL       1
I__177/I                               LocalMux                       0              3882   +INF  FALL       1
I__177/O                               LocalMux                     455              4336   +INF  FALL       1
I__179/I                               CEMux                          0              4336   +INF  FALL       1
I__179/O                               CEMux                        817              5153   +INF  FALL       1
generator_inst1.REGDYN_9_LC_1_13_0/ce  LogicCell40_SEQ_MODE_1011      0              5153   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__386/I                                          ClkMux                         0              3482  RISE       1
I__386/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_9_LC_1_13_0/clk            LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELDYN
Path End         : generator_inst1.signal_out_LC_1_12_0/in1
Capture Clock    : generator_inst1.signal_out_LC_1_12_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5172
---------------------------------------   ---- 
End-of-path arrival time (ps)             5172
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELDYN                                    top                            0                 0   +INF  RISE       1
SELDYN_ibuf_iopad/PACKAGEPIN:in           IO_PAD                         0                 0   +INF  RISE       1
SELDYN_ibuf_iopad/DOUT                    IO_PAD                       510               510   +INF  RISE       1
SELDYN_ibuf_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELDYN_ibuf_preio/DIN0                    PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__168/I                                  Odrv4                          0              1192   +INF  FALL       1
I__168/O                                  Odrv4                        548              1740   +INF  FALL       1
I__169/I                                  Span4Mux_v                     0              1740   +INF  FALL       1
I__169/O                                  Span4Mux_v                   548              2288   +INF  FALL       1
I__171/I                                  Span4Mux_v                     0              2288   +INF  FALL       1
I__171/O                                  Span4Mux_v                   548              2836   +INF  FALL       1
I__174/I                                  Span4Mux_v                     0              2836   +INF  FALL       1
I__174/O                                  Span4Mux_v                   548              3384   +INF  FALL       1
I__176/I                                  Span4Mux_v                     0              3384   +INF  FALL       1
I__176/O                                  Span4Mux_v                   548              3932   +INF  FALL       1
I__178/I                                  Span4Mux_h                     0              3932   +INF  FALL       1
I__178/O                                  Span4Mux_h                   465              4397   +INF  FALL       1
I__180/I                                  LocalMux                       0              4397   +INF  FALL       1
I__180/O                                  LocalMux                     455              4852   +INF  FALL       1
I__181/I                                  InMux                          0              4852   +INF  FALL       1
I__181/O                                  InMux                        320              5172   +INF  FALL       1
generator_inst1.signal_out_LC_1_12_0/in1  LogicCell40_SEQ_MODE_1010      0              5172   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__390/I                                          ClkMux                         0              3482  RISE       1
I__390/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.signal_out_LC_1_12_0/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.signal_out_LC_1_12_0/in0
Capture Clock    : generator_inst1.signal_out_LC_1_12_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2991
---------------------------------------   ---- 
End-of-path arrival time (ps)             2991
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                   top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__183/I                                  Odrv4                          0              1192   +INF  FALL       1
I__183/O                                  Odrv4                        548              1740   +INF  FALL       1
I__185/I                                  IoSpan4Mux                     0              1740   +INF  FALL       1
I__185/O                                  IoSpan4Mux                   475              2216   +INF  FALL       1
I__186/I                                  LocalMux                       0              2216   +INF  FALL       1
I__186/O                                  LocalMux                     455              2670   +INF  FALL       1
I__187/I                                  InMux                          0              2670   +INF  FALL       1
I__187/O                                  InMux                        320              2991   +INF  FALL       1
generator_inst1.signal_out_LC_1_12_0/in0  LogicCell40_SEQ_MODE_1010      0              2991   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__390/I                                          ClkMux                         0              3482  RISE       1
I__390/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.signal_out_LC_1_12_0/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_21_LC_1_15_7/sr
Capture Clock    : generator_inst1.REGSTAT_21_LC_1_15_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__347/I                                       SRMux                          0              6505   +INF  FALL       1
I__347/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_21_LC_1_15_7/sr        LogicCell40_SEQ_MODE_1011      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__381/I                                          ClkMux                         0              3482  RISE       1
I__381/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_21_LC_1_15_7/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_23_LC_1_15_5/sr
Capture Clock    : generator_inst1.REGSTAT_23_LC_1_15_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__347/I                                       SRMux                          0              6505   +INF  FALL       1
I__347/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_23_LC_1_15_5/sr        LogicCell40_SEQ_MODE_1010      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__381/I                                          ClkMux                         0              3482  RISE       1
I__381/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_23_LC_1_15_5/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_22_LC_1_15_4/sr
Capture Clock    : generator_inst1.REGSTAT_22_LC_1_15_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__347/I                                       SRMux                          0              6505   +INF  FALL       1
I__347/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_22_LC_1_15_4/sr        LogicCell40_SEQ_MODE_1010      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__381/I                                          ClkMux                         0              3482  RISE       1
I__381/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_22_LC_1_15_4/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_25_LC_1_15_3/sr
Capture Clock    : generator_inst1.REGSTAT_25_LC_1_15_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__347/I                                       SRMux                          0              6505   +INF  FALL       1
I__347/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_25_LC_1_15_3/sr        LogicCell40_SEQ_MODE_1010      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__381/I                                          ClkMux                         0              3482  RISE       1
I__381/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_25_LC_1_15_3/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_26_LC_1_15_2/sr
Capture Clock    : generator_inst1.REGSTAT_26_LC_1_15_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__347/I                                       SRMux                          0              6505   +INF  FALL       1
I__347/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_26_LC_1_15_2/sr        LogicCell40_SEQ_MODE_1010      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__381/I                                          ClkMux                         0              3482  RISE       1
I__381/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_26_LC_1_15_2/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_24_LC_1_15_0/sr
Capture Clock    : generator_inst1.REGSTAT_24_LC_1_15_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__347/I                                       SRMux                          0              6505   +INF  FALL       1
I__347/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_24_LC_1_15_0/sr        LogicCell40_SEQ_MODE_1011      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__381/I                                          ClkMux                         0              3482  RISE       1
I__381/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_24_LC_1_15_0/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_34_LC_3_16_6/sr
Capture Clock    : generator_inst1.REGSTAT_34_LC_3_16_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__348/I                                       SRMux                          0              6505   +INF  FALL       1
I__348/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_34_LC_3_16_6/sr        LogicCell40_SEQ_MODE_1011      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__385/I                                          ClkMux                         0              3482  RISE       1
I__385/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_34_LC_3_16_6/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_46_LC_3_16_4/sr
Capture Clock    : generator_inst1.REGSTAT_46_LC_3_16_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__348/I                                       SRMux                          0              6505   +INF  FALL       1
I__348/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_46_LC_3_16_4/sr        LogicCell40_SEQ_MODE_1010      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__385/I                                          ClkMux                         0              3482  RISE       1
I__385/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_46_LC_3_16_4/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_45_LC_3_16_3/sr
Capture Clock    : generator_inst1.REGSTAT_45_LC_3_16_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__348/I                                       SRMux                          0              6505   +INF  FALL       1
I__348/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_45_LC_3_16_3/sr        LogicCell40_SEQ_MODE_1011      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__385/I                                          ClkMux                         0              3482  RISE       1
I__385/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_45_LC_3_16_3/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_44_LC_3_16_2/sr
Capture Clock    : generator_inst1.REGSTAT_44_LC_3_16_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__348/I                                       SRMux                          0              6505   +INF  FALL       1
I__348/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_44_LC_3_16_2/sr        LogicCell40_SEQ_MODE_1011      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__385/I                                          ClkMux                         0              3482  RISE       1
I__385/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_44_LC_3_16_2/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_43_LC_3_16_1/sr
Capture Clock    : generator_inst1.REGSTAT_43_LC_3_16_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__348/I                                       SRMux                          0              6505   +INF  FALL       1
I__348/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_43_LC_3_16_1/sr        LogicCell40_SEQ_MODE_1011      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__385/I                                          ClkMux                         0              3482  RISE       1
I__385/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_43_LC_3_16_1/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGDYN_0_LC_1_14_7/sr
Capture Clock    : generator_inst1.REGDYN_0_LC_1_14_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__349/I                                       SRMux                          0              6505   +INF  FALL       1
I__349/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGDYN_0_LC_1_14_7/sr          LogicCell40_SEQ_MODE_1011      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__383/I                                          ClkMux                         0              3482  RISE       1
I__383/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_0_LC_1_14_7/clk            LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGDYN_4_LC_1_14_6/sr
Capture Clock    : generator_inst1.REGDYN_4_LC_1_14_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__349/I                                       SRMux                          0              6505   +INF  FALL       1
I__349/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGDYN_4_LC_1_14_6/sr          LogicCell40_SEQ_MODE_1010      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__383/I                                          ClkMux                         0              3482  RISE       1
I__383/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_4_LC_1_14_6/clk            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGDYN_5_LC_1_14_5/sr
Capture Clock    : generator_inst1.REGDYN_5_LC_1_14_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__349/I                                       SRMux                          0              6505   +INF  FALL       1
I__349/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGDYN_5_LC_1_14_5/sr          LogicCell40_SEQ_MODE_1010      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__383/I                                          ClkMux                         0              3482  RISE       1
I__383/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_5_LC_1_14_5/clk            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGDYN_7_LC_1_14_4/sr
Capture Clock    : generator_inst1.REGDYN_7_LC_1_14_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__349/I                                       SRMux                          0              6505   +INF  FALL       1
I__349/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGDYN_7_LC_1_14_4/sr          LogicCell40_SEQ_MODE_1011      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__383/I                                          ClkMux                         0              3482  RISE       1
I__383/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_7_LC_1_14_4/clk            LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGDYN_6_LC_1_14_3/sr
Capture Clock    : generator_inst1.REGDYN_6_LC_1_14_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__349/I                                       SRMux                          0              6505   +INF  FALL       1
I__349/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGDYN_6_LC_1_14_3/sr          LogicCell40_SEQ_MODE_1011      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__383/I                                          ClkMux                         0              3482  RISE       1
I__383/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_6_LC_1_14_3/clk            LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGDYN_3_LC_1_14_2/sr
Capture Clock    : generator_inst1.REGDYN_3_LC_1_14_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__349/I                                       SRMux                          0              6505   +INF  FALL       1
I__349/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGDYN_3_LC_1_14_2/sr          LogicCell40_SEQ_MODE_1011      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__383/I                                          ClkMux                         0              3482  RISE       1
I__383/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_3_LC_1_14_2/clk            LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGDYN_2_LC_1_14_1/sr
Capture Clock    : generator_inst1.REGDYN_2_LC_1_14_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__349/I                                       SRMux                          0              6505   +INF  FALL       1
I__349/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGDYN_2_LC_1_14_1/sr          LogicCell40_SEQ_MODE_1011      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__383/I                                          ClkMux                         0              3482  RISE       1
I__383/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_2_LC_1_14_1/clk            LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGDYN_1_LC_1_14_0/sr
Capture Clock    : generator_inst1.REGDYN_1_LC_1_14_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__349/I                                       SRMux                          0              6505   +INF  FALL       1
I__349/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGDYN_1_LC_1_14_0/sr          LogicCell40_SEQ_MODE_1010      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__383/I                                          ClkMux                         0              3482  RISE       1
I__383/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_1_LC_1_14_0/clk            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_20_LC_2_15_7/sr
Capture Clock    : generator_inst1.REGSTAT_20_LC_2_15_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__350/I                                       SRMux                          0              6505   +INF  FALL       1
I__350/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_20_LC_2_15_7/sr        LogicCell40_SEQ_MODE_1010      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__384/I                                          ClkMux                         0              3482  RISE       1
I__384/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_20_LC_2_15_7/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_19_LC_2_15_6/sr
Capture Clock    : generator_inst1.REGSTAT_19_LC_2_15_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__350/I                                       SRMux                          0              6505   +INF  FALL       1
I__350/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_19_LC_2_15_6/sr        LogicCell40_SEQ_MODE_1010      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__384/I                                          ClkMux                         0              3482  RISE       1
I__384/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_19_LC_2_15_6/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_48_LC_2_15_5/sr
Capture Clock    : generator_inst1.REGSTAT_48_LC_2_15_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__350/I                                       SRMux                          0              6505   +INF  FALL       1
I__350/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_48_LC_2_15_5/sr        LogicCell40_SEQ_MODE_1010      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__384/I                                          ClkMux                         0              3482  RISE       1
I__384/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_48_LC_2_15_5/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_16_LC_2_15_4/sr
Capture Clock    : generator_inst1.REGSTAT_16_LC_2_15_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__350/I                                       SRMux                          0              6505   +INF  FALL       1
I__350/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_16_LC_2_15_4/sr        LogicCell40_SEQ_MODE_1011      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__384/I                                          ClkMux                         0              3482  RISE       1
I__384/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_16_LC_2_15_4/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_49_LC_2_15_3/sr
Capture Clock    : generator_inst1.REGSTAT_49_LC_2_15_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__350/I                                       SRMux                          0              6505   +INF  FALL       1
I__350/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_49_LC_2_15_3/sr        LogicCell40_SEQ_MODE_1011      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__384/I                                          ClkMux                         0              3482  RISE       1
I__384/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_49_LC_2_15_3/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_47_LC_2_15_2/sr
Capture Clock    : generator_inst1.REGSTAT_47_LC_2_15_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__350/I                                       SRMux                          0              6505   +INF  FALL       1
I__350/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_47_LC_2_15_2/sr        LogicCell40_SEQ_MODE_1011      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__384/I                                          ClkMux                         0              3482  RISE       1
I__384/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_47_LC_2_15_2/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_18_LC_2_15_1/sr
Capture Clock    : generator_inst1.REGSTAT_18_LC_2_15_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__350/I                                       SRMux                          0              6505   +INF  FALL       1
I__350/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_18_LC_2_15_1/sr        LogicCell40_SEQ_MODE_1010      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__384/I                                          ClkMux                         0              3482  RISE       1
I__384/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_18_LC_2_15_1/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_17_LC_2_15_0/sr
Capture Clock    : generator_inst1.REGSTAT_17_LC_2_15_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__350/I                                       SRMux                          0              6505   +INF  FALL       1
I__350/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_17_LC_2_15_0/sr        LogicCell40_SEQ_MODE_1011      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__384/I                                          ClkMux                         0              3482  RISE       1
I__384/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_17_LC_2_15_0/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_35_LC_4_16_6/sr
Capture Clock    : generator_inst1.REGSTAT_35_LC_4_16_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__351/I                                       SRMux                          0              6505   +INF  FALL       1
I__351/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_35_LC_4_16_6/sr        LogicCell40_SEQ_MODE_1011      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__389/I                                          ClkMux                         0              3482  RISE       1
I__389/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_35_LC_4_16_6/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_41_LC_4_16_5/sr
Capture Clock    : generator_inst1.REGSTAT_41_LC_4_16_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__351/I                                       SRMux                          0              6505   +INF  FALL       1
I__351/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_41_LC_4_16_5/sr        LogicCell40_SEQ_MODE_1010      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__389/I                                          ClkMux                         0              3482  RISE       1
I__389/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_41_LC_4_16_5/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_40_LC_4_16_4/sr
Capture Clock    : generator_inst1.REGSTAT_40_LC_4_16_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__351/I                                       SRMux                          0              6505   +INF  FALL       1
I__351/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_40_LC_4_16_4/sr        LogicCell40_SEQ_MODE_1010      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__389/I                                          ClkMux                         0              3482  RISE       1
I__389/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_40_LC_4_16_4/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_42_LC_4_16_2/sr
Capture Clock    : generator_inst1.REGSTAT_42_LC_4_16_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__351/I                                       SRMux                          0              6505   +INF  FALL       1
I__351/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_42_LC_4_16_2/sr        LogicCell40_SEQ_MODE_1011      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__389/I                                          ClkMux                         0              3482  RISE       1
I__389/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_42_LC_4_16_2/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_39_LC_4_16_0/sr
Capture Clock    : generator_inst1.REGSTAT_39_LC_4_16_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__351/I                                       SRMux                          0              6505   +INF  FALL       1
I__351/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_39_LC_4_16_0/sr        LogicCell40_SEQ_MODE_1011      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__389/I                                          ClkMux                         0              3482  RISE       1
I__389/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_39_LC_4_16_0/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGDYN_10_LC_1_13_7/sr
Capture Clock    : generator_inst1.REGDYN_10_LC_1_13_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__352/I                                       SRMux                          0              6505   +INF  FALL       1
I__352/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGDYN_10_LC_1_13_7/sr         LogicCell40_SEQ_MODE_1010      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__386/I                                          ClkMux                         0              3482  RISE       1
I__386/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_10_LC_1_13_7/clk           LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGDYN_11_LC_1_13_6/sr
Capture Clock    : generator_inst1.REGDYN_11_LC_1_13_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__352/I                                       SRMux                          0              6505   +INF  FALL       1
I__352/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGDYN_11_LC_1_13_6/sr         LogicCell40_SEQ_MODE_1011      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__386/I                                          ClkMux                         0              3482  RISE       1
I__386/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_11_LC_1_13_6/clk           LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGDYN_15_LC_1_13_5/sr
Capture Clock    : generator_inst1.REGDYN_15_LC_1_13_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__352/I                                       SRMux                          0              6505   +INF  FALL       1
I__352/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGDYN_15_LC_1_13_5/sr         LogicCell40_SEQ_MODE_1011      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__386/I                                          ClkMux                         0              3482  RISE       1
I__386/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_15_LC_1_13_5/clk           LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGDYN_14_LC_1_13_4/sr
Capture Clock    : generator_inst1.REGDYN_14_LC_1_13_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__352/I                                       SRMux                          0              6505   +INF  FALL       1
I__352/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGDYN_14_LC_1_13_4/sr         LogicCell40_SEQ_MODE_1010      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__386/I                                          ClkMux                         0              3482  RISE       1
I__386/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_14_LC_1_13_4/clk           LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGDYN_13_LC_1_13_3/sr
Capture Clock    : generator_inst1.REGDYN_13_LC_1_13_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__352/I                                       SRMux                          0              6505   +INF  FALL       1
I__352/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGDYN_13_LC_1_13_3/sr         LogicCell40_SEQ_MODE_1011      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__386/I                                          ClkMux                         0              3482  RISE       1
I__386/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_13_LC_1_13_3/clk           LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGDYN_12_LC_1_13_2/sr
Capture Clock    : generator_inst1.REGDYN_12_LC_1_13_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__352/I                                       SRMux                          0              6505   +INF  FALL       1
I__352/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGDYN_12_LC_1_13_2/sr         LogicCell40_SEQ_MODE_1010      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__386/I                                          ClkMux                         0              3482  RISE       1
I__386/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_12_LC_1_13_2/clk           LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGDYN_8_LC_1_13_1/sr
Capture Clock    : generator_inst1.REGDYN_8_LC_1_13_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__352/I                                       SRMux                          0              6505   +INF  FALL       1
I__352/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGDYN_8_LC_1_13_1/sr          LogicCell40_SEQ_MODE_1011      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__386/I                                          ClkMux                         0              3482  RISE       1
I__386/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_8_LC_1_13_1/clk            LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGDYN_9_LC_1_13_0/sr
Capture Clock    : generator_inst1.REGDYN_9_LC_1_13_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__352/I                                       SRMux                          0              6505   +INF  FALL       1
I__352/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGDYN_9_LC_1_13_0/sr          LogicCell40_SEQ_MODE_1011      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__386/I                                          ClkMux                         0              3482  RISE       1
I__386/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGDYN_9_LC_1_13_0/clk            LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_14_LC_2_14_7/sr
Capture Clock    : generator_inst1.REGSTAT_14_LC_2_14_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__353/I                                       SRMux                          0              6505   +INF  FALL       1
I__353/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_14_LC_2_14_7/sr        LogicCell40_SEQ_MODE_1011      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__387/I                                          ClkMux                         0              3482  RISE       1
I__387/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_14_LC_2_14_7/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_75_LC_2_14_6/sr
Capture Clock    : generator_inst1.REGSTAT_75_LC_2_14_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__353/I                                       SRMux                          0              6505   +INF  FALL       1
I__353/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_75_LC_2_14_6/sr        LogicCell40_SEQ_MODE_1010      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__387/I                                          ClkMux                         0              3482  RISE       1
I__387/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_75_LC_2_14_6/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_73_LC_2_14_5/sr
Capture Clock    : generator_inst1.REGSTAT_73_LC_2_14_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__353/I                                       SRMux                          0              6505   +INF  FALL       1
I__353/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_73_LC_2_14_5/sr        LogicCell40_SEQ_MODE_1010      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__387/I                                          ClkMux                         0              3482  RISE       1
I__387/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_73_LC_2_14_5/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_74_LC_2_14_3/sr
Capture Clock    : generator_inst1.REGSTAT_74_LC_2_14_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__353/I                                       SRMux                          0              6505   +INF  FALL       1
I__353/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_74_LC_2_14_3/sr        LogicCell40_SEQ_MODE_1011      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__387/I                                          ClkMux                         0              3482  RISE       1
I__387/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_74_LC_2_14_3/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_76_LC_2_14_2/sr
Capture Clock    : generator_inst1.REGSTAT_76_LC_2_14_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__353/I                                       SRMux                          0              6505   +INF  FALL       1
I__353/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_76_LC_2_14_2/sr        LogicCell40_SEQ_MODE_1011      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__387/I                                          ClkMux                         0              3482  RISE       1
I__387/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_76_LC_2_14_2/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_15_LC_2_14_1/sr
Capture Clock    : generator_inst1.REGSTAT_15_LC_2_14_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__353/I                                       SRMux                          0              6505   +INF  FALL       1
I__353/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_15_LC_2_14_1/sr        LogicCell40_SEQ_MODE_1010      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__387/I                                          ClkMux                         0              3482  RISE       1
I__387/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_15_LC_2_14_1/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_53_LC_3_15_7/sr
Capture Clock    : generator_inst1.REGSTAT_53_LC_3_15_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__354/I                                       SRMux                          0              6505   +INF  FALL       1
I__354/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_53_LC_3_15_7/sr        LogicCell40_SEQ_MODE_1010      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__388/I                                          ClkMux                         0              3482  RISE       1
I__388/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_53_LC_3_15_7/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_54_LC_3_15_5/sr
Capture Clock    : generator_inst1.REGSTAT_54_LC_3_15_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__354/I                                       SRMux                          0              6505   +INF  FALL       1
I__354/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_54_LC_3_15_5/sr        LogicCell40_SEQ_MODE_1010      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__388/I                                          ClkMux                         0              3482  RISE       1
I__388/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_54_LC_3_15_5/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_52_LC_3_15_4/sr
Capture Clock    : generator_inst1.REGSTAT_52_LC_3_15_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__354/I                                       SRMux                          0              6505   +INF  FALL       1
I__354/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_52_LC_3_15_4/sr        LogicCell40_SEQ_MODE_1011      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__388/I                                          ClkMux                         0              3482  RISE       1
I__388/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_52_LC_3_15_4/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_51_LC_3_15_3/sr
Capture Clock    : generator_inst1.REGSTAT_51_LC_3_15_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__354/I                                       SRMux                          0              6505   +INF  FALL       1
I__354/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_51_LC_3_15_3/sr        LogicCell40_SEQ_MODE_1011      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__388/I                                          ClkMux                         0              3482  RISE       1
I__388/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_51_LC_3_15_3/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_50_LC_3_15_1/sr
Capture Clock    : generator_inst1.REGSTAT_50_LC_3_15_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__354/I                                       SRMux                          0              6505   +INF  FALL       1
I__354/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_50_LC_3_15_1/sr        LogicCell40_SEQ_MODE_1010      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__388/I                                          ClkMux                         0              3482  RISE       1
I__388/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_50_LC_3_15_1/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_55_LC_3_15_0/sr
Capture Clock    : generator_inst1.REGSTAT_55_LC_3_15_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__354/I                                       SRMux                          0              6505   +INF  FALL       1
I__354/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_55_LC_3_15_0/sr        LogicCell40_SEQ_MODE_1011      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__388/I                                          ClkMux                         0              3482  RISE       1
I__388/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_55_LC_3_15_0/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : receptor_inst1.signal_out_LC_1_12_1/sr
Capture Clock    : receptor_inst1.signal_out_LC_1_12_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__355/I                                       SRMux                          0              6505   +INF  FALL       1
I__355/O                                       SRMux                        527              7033   +INF  FALL       1
receptor_inst1.signal_out_LC_1_12_1/sr         LogicCell40_SEQ_MODE_1010      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__390/I                                          ClkMux                         0              3482  RISE       1
I__390/O                                          ClkMux                       455              3937  RISE       1
receptor_inst1.signal_out_LC_1_12_1/clk           LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.signal_out_LC_1_12_0/sr
Capture Clock    : generator_inst1.signal_out_LC_1_12_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__355/I                                       SRMux                          0              6505   +INF  FALL       1
I__355/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.signal_out_LC_1_12_0/sr        LogicCell40_SEQ_MODE_1010      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__390/I                                          ClkMux                         0              3482  RISE       1
I__390/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.signal_out_LC_1_12_0/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_80_LC_2_13_6/sr
Capture Clock    : generator_inst1.REGSTAT_80_LC_2_13_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__356/I                                       SRMux                          0              6505   +INF  FALL       1
I__356/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_80_LC_2_13_6/sr        LogicCell40_SEQ_MODE_1010      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__391/I                                          ClkMux                         0              3482  RISE       1
I__391/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_80_LC_2_13_6/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_78_LC_2_13_3/sr
Capture Clock    : generator_inst1.REGSTAT_78_LC_2_13_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__356/I                                       SRMux                          0              6505   +INF  FALL       1
I__356/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_78_LC_2_13_3/sr        LogicCell40_SEQ_MODE_1010      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__391/I                                          ClkMux                         0              3482  RISE       1
I__391/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_78_LC_2_13_3/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_77_LC_2_13_1/sr
Capture Clock    : generator_inst1.REGSTAT_77_LC_2_13_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__356/I                                       SRMux                          0              6505   +INF  FALL       1
I__356/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_77_LC_2_13_1/sr        LogicCell40_SEQ_MODE_1011      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__391/I                                          ClkMux                         0              3482  RISE       1
I__391/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_77_LC_2_13_1/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_79_LC_2_13_0/sr
Capture Clock    : generator_inst1.REGSTAT_79_LC_2_13_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__356/I                                       SRMux                          0              6505   +INF  FALL       1
I__356/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_79_LC_2_13_0/sr        LogicCell40_SEQ_MODE_1010      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__391/I                                          ClkMux                         0              3482  RISE       1
I__391/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_79_LC_2_13_0/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_65_LC_3_14_7/sr
Capture Clock    : generator_inst1.REGSTAT_65_LC_3_14_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__357/I                                       SRMux                          0              6505   +INF  FALL       1
I__357/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_65_LC_3_14_7/sr        LogicCell40_SEQ_MODE_1011      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__392/I                                          ClkMux                         0              3482  RISE       1
I__392/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_65_LC_3_14_7/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_13_LC_3_14_6/sr
Capture Clock    : generator_inst1.REGSTAT_13_LC_3_14_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__357/I                                       SRMux                          0              6505   +INF  FALL       1
I__357/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_13_LC_3_14_6/sr        LogicCell40_SEQ_MODE_1010      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__392/I                                          ClkMux                         0              3482  RISE       1
I__392/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_13_LC_3_14_6/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_61_LC_3_14_5/sr
Capture Clock    : generator_inst1.REGSTAT_61_LC_3_14_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__357/I                                       SRMux                          0              6505   +INF  FALL       1
I__357/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_61_LC_3_14_5/sr        LogicCell40_SEQ_MODE_1011      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__392/I                                          ClkMux                         0              3482  RISE       1
I__392/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_61_LC_3_14_5/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_72_LC_3_14_4/sr
Capture Clock    : generator_inst1.REGSTAT_72_LC_3_14_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__357/I                                       SRMux                          0              6505   +INF  FALL       1
I__357/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_72_LC_3_14_4/sr        LogicCell40_SEQ_MODE_1010      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__392/I                                          ClkMux                         0              3482  RISE       1
I__392/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_72_LC_3_14_4/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_60_LC_3_14_3/sr
Capture Clock    : generator_inst1.REGSTAT_60_LC_3_14_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__357/I                                       SRMux                          0              6505   +INF  FALL       1
I__357/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_60_LC_3_14_3/sr        LogicCell40_SEQ_MODE_1011      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__392/I                                          ClkMux                         0              3482  RISE       1
I__392/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_60_LC_3_14_3/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_63_LC_3_14_2/sr
Capture Clock    : generator_inst1.REGSTAT_63_LC_3_14_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__357/I                                       SRMux                          0              6505   +INF  FALL       1
I__357/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_63_LC_3_14_2/sr        LogicCell40_SEQ_MODE_1010      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__392/I                                          ClkMux                         0              3482  RISE       1
I__392/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_63_LC_3_14_2/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_64_LC_3_14_1/sr
Capture Clock    : generator_inst1.REGSTAT_64_LC_3_14_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__357/I                                       SRMux                          0              6505   +INF  FALL       1
I__357/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_64_LC_3_14_1/sr        LogicCell40_SEQ_MODE_1010      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__392/I                                          ClkMux                         0              3482  RISE       1
I__392/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_64_LC_3_14_1/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_62_LC_3_14_0/sr
Capture Clock    : generator_inst1.REGSTAT_62_LC_3_14_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__357/I                                       SRMux                          0              6505   +INF  FALL       1
I__357/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_62_LC_3_14_0/sr        LogicCell40_SEQ_MODE_1011      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__392/I                                          ClkMux                         0              3482  RISE       1
I__392/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_62_LC_3_14_0/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_37_LC_4_15_7/sr
Capture Clock    : generator_inst1.REGSTAT_37_LC_4_15_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__358/I                                       SRMux                          0              6505   +INF  FALL       1
I__358/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_37_LC_4_15_7/sr        LogicCell40_SEQ_MODE_1010      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__393/I                                          ClkMux                         0              3482  RISE       1
I__393/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_37_LC_4_15_7/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_59_LC_4_15_6/sr
Capture Clock    : generator_inst1.REGSTAT_59_LC_4_15_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__358/I                                       SRMux                          0              6505   +INF  FALL       1
I__358/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_59_LC_4_15_6/sr        LogicCell40_SEQ_MODE_1011      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__393/I                                          ClkMux                         0              3482  RISE       1
I__393/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_59_LC_4_15_6/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_58_LC_4_15_5/sr
Capture Clock    : generator_inst1.REGSTAT_58_LC_4_15_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__358/I                                       SRMux                          0              6505   +INF  FALL       1
I__358/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_58_LC_4_15_5/sr        LogicCell40_SEQ_MODE_1010      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__393/I                                          ClkMux                         0              3482  RISE       1
I__393/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_58_LC_4_15_5/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_38_LC_4_15_4/sr
Capture Clock    : generator_inst1.REGSTAT_38_LC_4_15_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__358/I                                       SRMux                          0              6505   +INF  FALL       1
I__358/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_38_LC_4_15_4/sr        LogicCell40_SEQ_MODE_1011      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__393/I                                          ClkMux                         0              3482  RISE       1
I__393/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_38_LC_4_15_4/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_36_LC_4_15_2/sr
Capture Clock    : generator_inst1.REGSTAT_36_LC_4_15_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__358/I                                       SRMux                          0              6505   +INF  FALL       1
I__358/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_36_LC_4_15_2/sr        LogicCell40_SEQ_MODE_1011      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__393/I                                          ClkMux                         0              3482  RISE       1
I__393/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_36_LC_4_15_2/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_57_LC_4_15_1/sr
Capture Clock    : generator_inst1.REGSTAT_57_LC_4_15_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__358/I                                       SRMux                          0              6505   +INF  FALL       1
I__358/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_57_LC_4_15_1/sr        LogicCell40_SEQ_MODE_1010      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__393/I                                          ClkMux                         0              3482  RISE       1
I__393/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_57_LC_4_15_1/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_56_LC_4_15_0/sr
Capture Clock    : generator_inst1.REGSTAT_56_LC_4_15_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__358/I                                       SRMux                          0              6505   +INF  FALL       1
I__358/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_56_LC_4_15_0/sr        LogicCell40_SEQ_MODE_1010      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__393/I                                          ClkMux                         0              3482  RISE       1
I__393/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_56_LC_4_15_0/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_82_LC_2_12_7/sr
Capture Clock    : generator_inst1.REGSTAT_82_LC_2_12_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__359/I                                       SRMux                          0              6505   +INF  FALL       1
I__359/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_82_LC_2_12_7/sr        LogicCell40_SEQ_MODE_1010      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__394/I                                          ClkMux                         0              3482  RISE       1
I__394/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_82_LC_2_12_7/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_86_LC_2_12_6/sr
Capture Clock    : generator_inst1.REGSTAT_86_LC_2_12_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__359/I                                       SRMux                          0              6505   +INF  FALL       1
I__359/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_86_LC_2_12_6/sr        LogicCell40_SEQ_MODE_1010      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__394/I                                          ClkMux                         0              3482  RISE       1
I__394/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_86_LC_2_12_6/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_87_LC_2_12_5/sr
Capture Clock    : generator_inst1.REGSTAT_87_LC_2_12_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__359/I                                       SRMux                          0              6505   +INF  FALL       1
I__359/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_87_LC_2_12_5/sr        LogicCell40_SEQ_MODE_1010      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__394/I                                          ClkMux                         0              3482  RISE       1
I__394/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_87_LC_2_12_5/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_85_LC_2_12_4/sr
Capture Clock    : generator_inst1.REGSTAT_85_LC_2_12_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__359/I                                       SRMux                          0              6505   +INF  FALL       1
I__359/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_85_LC_2_12_4/sr        LogicCell40_SEQ_MODE_1010      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__394/I                                          ClkMux                         0              3482  RISE       1
I__394/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_85_LC_2_12_4/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_81_LC_2_12_3/sr
Capture Clock    : generator_inst1.REGSTAT_81_LC_2_12_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__359/I                                       SRMux                          0              6505   +INF  FALL       1
I__359/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_81_LC_2_12_3/sr        LogicCell40_SEQ_MODE_1011      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__394/I                                          ClkMux                         0              3482  RISE       1
I__394/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_81_LC_2_12_3/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_84_LC_2_12_2/sr
Capture Clock    : generator_inst1.REGSTAT_84_LC_2_12_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__359/I                                       SRMux                          0              6505   +INF  FALL       1
I__359/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_84_LC_2_12_2/sr        LogicCell40_SEQ_MODE_1011      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__394/I                                          ClkMux                         0              3482  RISE       1
I__394/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_84_LC_2_12_2/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_83_LC_2_12_0/sr
Capture Clock    : generator_inst1.REGSTAT_83_LC_2_12_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__359/I                                       SRMux                          0              6505   +INF  FALL       1
I__359/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_83_LC_2_12_0/sr        LogicCell40_SEQ_MODE_1010      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__394/I                                          ClkMux                         0              3482  RISE       1
I__394/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_83_LC_2_12_0/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_9_LC_3_13_7/sr
Capture Clock    : generator_inst1.REGSTAT_9_LC_3_13_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__360/I                                       SRMux                          0              6505   +INF  FALL       1
I__360/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_9_LC_3_13_7/sr         LogicCell40_SEQ_MODE_1010      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__395/I                                          ClkMux                         0              3482  RISE       1
I__395/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_9_LC_3_13_7/clk           LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_8_LC_3_13_6/sr
Capture Clock    : generator_inst1.REGSTAT_8_LC_3_13_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__360/I                                       SRMux                          0              6505   +INF  FALL       1
I__360/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_8_LC_3_13_6/sr         LogicCell40_SEQ_MODE_1011      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__395/I                                          ClkMux                         0              3482  RISE       1
I__395/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_8_LC_3_13_6/clk           LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_10_LC_3_13_5/sr
Capture Clock    : generator_inst1.REGSTAT_10_LC_3_13_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__360/I                                       SRMux                          0              6505   +INF  FALL       1
I__360/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_10_LC_3_13_5/sr        LogicCell40_SEQ_MODE_1011      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__395/I                                          ClkMux                         0              3482  RISE       1
I__395/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_10_LC_3_13_5/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_6_LC_3_13_3/sr
Capture Clock    : generator_inst1.REGSTAT_6_LC_3_13_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__360/I                                       SRMux                          0              6505   +INF  FALL       1
I__360/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_6_LC_3_13_3/sr         LogicCell40_SEQ_MODE_1011      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__395/I                                          ClkMux                         0              3482  RISE       1
I__395/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_6_LC_3_13_3/clk           LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_7_LC_3_13_2/sr
Capture Clock    : generator_inst1.REGSTAT_7_LC_3_13_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__360/I                                       SRMux                          0              6505   +INF  FALL       1
I__360/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_7_LC_3_13_2/sr         LogicCell40_SEQ_MODE_1010      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__395/I                                          ClkMux                         0              3482  RISE       1
I__395/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_7_LC_3_13_2/clk           LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_12_LC_3_13_1/sr
Capture Clock    : generator_inst1.REGSTAT_12_LC_3_13_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__360/I                                       SRMux                          0              6505   +INF  FALL       1
I__360/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_12_LC_3_13_1/sr        LogicCell40_SEQ_MODE_1010      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__395/I                                          ClkMux                         0              3482  RISE       1
I__395/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_12_LC_3_13_1/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_11_LC_3_13_0/sr
Capture Clock    : generator_inst1.REGSTAT_11_LC_3_13_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__360/I                                       SRMux                          0              6505   +INF  FALL       1
I__360/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_11_LC_3_13_0/sr        LogicCell40_SEQ_MODE_1010      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__395/I                                          ClkMux                         0              3482  RISE       1
I__395/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_11_LC_3_13_0/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_68_LC_4_14_6/sr
Capture Clock    : generator_inst1.REGSTAT_68_LC_4_14_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__361/I                                       SRMux                          0              6505   +INF  FALL       1
I__361/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_68_LC_4_14_6/sr        LogicCell40_SEQ_MODE_1011      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__396/I                                          ClkMux                         0              3482  RISE       1
I__396/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_68_LC_4_14_6/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_70_LC_4_14_5/sr
Capture Clock    : generator_inst1.REGSTAT_70_LC_4_14_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__361/I                                       SRMux                          0              6505   +INF  FALL       1
I__361/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_70_LC_4_14_5/sr        LogicCell40_SEQ_MODE_1011      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__396/I                                          ClkMux                         0              3482  RISE       1
I__396/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_70_LC_4_14_5/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_71_LC_4_14_4/sr
Capture Clock    : generator_inst1.REGSTAT_71_LC_4_14_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__361/I                                       SRMux                          0              6505   +INF  FALL       1
I__361/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_71_LC_4_14_4/sr        LogicCell40_SEQ_MODE_1010      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__396/I                                          ClkMux                         0              3482  RISE       1
I__396/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_71_LC_4_14_4/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_69_LC_4_14_3/sr
Capture Clock    : generator_inst1.REGSTAT_69_LC_4_14_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__361/I                                       SRMux                          0              6505   +INF  FALL       1
I__361/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_69_LC_4_14_3/sr        LogicCell40_SEQ_MODE_1010      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__396/I                                          ClkMux                         0              3482  RISE       1
I__396/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_69_LC_4_14_3/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_67_LC_4_14_1/sr
Capture Clock    : generator_inst1.REGSTAT_67_LC_4_14_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__361/I                                       SRMux                          0              6505   +INF  FALL       1
I__361/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_67_LC_4_14_1/sr        LogicCell40_SEQ_MODE_1010      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__396/I                                          ClkMux                         0              3482  RISE       1
I__396/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_67_LC_4_14_1/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_66_LC_4_14_0/sr
Capture Clock    : generator_inst1.REGSTAT_66_LC_4_14_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__361/I                                       SRMux                          0              6505   +INF  FALL       1
I__361/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_66_LC_4_14_0/sr        LogicCell40_SEQ_MODE_1011      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__396/I                                          ClkMux                         0              3482  RISE       1
I__396/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_66_LC_4_14_0/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_4_LC_4_13_7/sr
Capture Clock    : generator_inst1.REGSTAT_4_LC_4_13_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__362/I                                       SRMux                          0              6505   +INF  FALL       1
I__362/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_4_LC_4_13_7/sr         LogicCell40_SEQ_MODE_1010      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__397/I                                          ClkMux                         0              3482  RISE       1
I__397/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_4_LC_4_13_7/clk           LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_1_LC_4_13_5/sr
Capture Clock    : generator_inst1.REGSTAT_1_LC_4_13_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__362/I                                       SRMux                          0              6505   +INF  FALL       1
I__362/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_1_LC_4_13_5/sr         LogicCell40_SEQ_MODE_1011      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__397/I                                          ClkMux                         0              3482  RISE       1
I__397/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_1_LC_4_13_5/clk           LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_5_LC_4_13_4/sr
Capture Clock    : generator_inst1.REGSTAT_5_LC_4_13_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__362/I                                       SRMux                          0              6505   +INF  FALL       1
I__362/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_5_LC_4_13_4/sr         LogicCell40_SEQ_MODE_1011      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__397/I                                          ClkMux                         0              3482  RISE       1
I__397/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_5_LC_4_13_4/clk           LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_3_LC_4_13_3/sr
Capture Clock    : generator_inst1.REGSTAT_3_LC_4_13_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__362/I                                       SRMux                          0              6505   +INF  FALL       1
I__362/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_3_LC_4_13_3/sr         LogicCell40_SEQ_MODE_1010      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__397/I                                          ClkMux                         0              3482  RISE       1
I__397/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_3_LC_4_13_3/clk           LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_2_LC_4_13_2/sr
Capture Clock    : generator_inst1.REGSTAT_2_LC_4_13_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__362/I                                       SRMux                          0              6505   +INF  FALL       1
I__362/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_2_LC_4_13_2/sr         LogicCell40_SEQ_MODE_1011      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__397/I                                          ClkMux                         0              3482  RISE       1
I__397/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_2_LC_4_13_2/clk           LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.REGSTAT_0_LC_4_13_1/sr
Capture Clock    : generator_inst1.REGSTAT_0_LC_4_13_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7033
---------------------------------------   ---- 
End-of-path arrival time (ps)             7033
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__142/I                                       Odrv4                          0              1192   +INF  FALL       1
I__142/O                                       Odrv4                        548              1740   +INF  FALL       1
I__143/I                                       Span4Mux_v                     0              1740   +INF  FALL       1
I__143/O                                       Span4Mux_v                   548              2288   +INF  FALL       1
I__144/I                                       LocalMux                       0              2288   +INF  FALL       1
I__144/O                                       LocalMux                     455              2743   +INF  FALL       1
I__145/I                                       InMux                          0              2743   +INF  FALL       1
I__145/O                                       InMux                        320              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/in3               LogicCell40_SEQ_MODE_0000      0              3063   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_10_0/lcout             LogicCell40_SEQ_MODE_0000    424              3487   +INF  FALL       1
I__137/I                                       Odrv4                          0              3487   +INF  FALL       1
I__137/O                                       Odrv4                        548              4035   +INF  FALL       1
I__138/I                                       Span4Mux_v                     0              4035   +INF  FALL       1
I__138/O                                       Span4Mux_v                   548              4583   +INF  FALL       1
I__139/I                                       Span4Mux_s0_h                  0              4583   +INF  FALL       1
I__139/O                                       Span4Mux_s0_h                207              4789   +INF  FALL       1
I__140/I                                       LocalMux                       0              4789   +INF  FALL       1
I__140/O                                       LocalMux                     455              5244   +INF  FALL       1
I__141/I                                       IoInMux                        0              5244   +INF  FALL       1
I__141/O                                       IoInMux                      320              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5565   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6392   +INF  FALL     106
I__344/I                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__344/O                                       gio2CtrlBuf                    0              6392   +INF  FALL       1
I__345/I                                       GlobalMux                      0              6392   +INF  FALL       1
I__345/O                                       GlobalMux                    114              6505   +INF  FALL       1
I__362/I                                       SRMux                          0              6505   +INF  FALL       1
I__362/O                                       SRMux                        527              7033   +INF  FALL       1
generator_inst1.REGSTAT_0_LC_4_13_1/sr         LogicCell40_SEQ_MODE_1011      0              7033   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__397/I                                          ClkMux                         0              3482  RISE       1
I__397/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_0_LC_4_13_1/clk           LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_27_LC_2_16_7/ce
Capture Clock    : generator_inst1.REGSTAT_27_LC_2_16_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__366/I                                               CEMux                          0              4252   +INF  FALL       1
I__366/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_27_LC_2_16_7/ce                LogicCell40_SEQ_MODE_1010      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__382/I                                          ClkMux                         0              3482  RISE       1
I__382/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_27_LC_2_16_7/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_32_LC_2_16_6/ce
Capture Clock    : generator_inst1.REGSTAT_32_LC_2_16_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__366/I                                               CEMux                          0              4252   +INF  FALL       1
I__366/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_32_LC_2_16_6/ce                LogicCell40_SEQ_MODE_1010      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__382/I                                          ClkMux                         0              3482  RISE       1
I__382/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_32_LC_2_16_6/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_31_LC_2_16_5/ce
Capture Clock    : generator_inst1.REGSTAT_31_LC_2_16_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__366/I                                               CEMux                          0              4252   +INF  FALL       1
I__366/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_31_LC_2_16_5/ce                LogicCell40_SEQ_MODE_1011      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__382/I                                          ClkMux                         0              3482  RISE       1
I__382/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_31_LC_2_16_5/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_30_LC_2_16_4/ce
Capture Clock    : generator_inst1.REGSTAT_30_LC_2_16_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__366/I                                               CEMux                          0              4252   +INF  FALL       1
I__366/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_30_LC_2_16_4/ce                LogicCell40_SEQ_MODE_1011      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__382/I                                          ClkMux                         0              3482  RISE       1
I__382/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_30_LC_2_16_4/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_29_LC_2_16_3/ce
Capture Clock    : generator_inst1.REGSTAT_29_LC_2_16_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__366/I                                               CEMux                          0              4252   +INF  FALL       1
I__366/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_29_LC_2_16_3/ce                LogicCell40_SEQ_MODE_1011      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__382/I                                          ClkMux                         0              3482  RISE       1
I__382/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_29_LC_2_16_3/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_28_LC_2_16_1/ce
Capture Clock    : generator_inst1.REGSTAT_28_LC_2_16_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__366/I                                               CEMux                          0              4252   +INF  FALL       1
I__366/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_28_LC_2_16_1/ce                LogicCell40_SEQ_MODE_1011      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__382/I                                          ClkMux                         0              3482  RISE       1
I__382/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_28_LC_2_16_1/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_33_LC_2_16_0/ce
Capture Clock    : generator_inst1.REGSTAT_33_LC_2_16_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__366/I                                               CEMux                          0              4252   +INF  FALL       1
I__366/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_33_LC_2_16_0/ce                LogicCell40_SEQ_MODE_1011      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__382/I                                          ClkMux                         0              3482  RISE       1
I__382/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_33_LC_2_16_0/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_20_LC_2_15_7/ce
Capture Clock    : generator_inst1.REGSTAT_20_LC_2_15_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__367/I                                               CEMux                          0              4252   +INF  FALL       1
I__367/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_20_LC_2_15_7/ce                LogicCell40_SEQ_MODE_1010      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__384/I                                          ClkMux                         0              3482  RISE       1
I__384/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_20_LC_2_15_7/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_19_LC_2_15_6/ce
Capture Clock    : generator_inst1.REGSTAT_19_LC_2_15_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__367/I                                               CEMux                          0              4252   +INF  FALL       1
I__367/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_19_LC_2_15_6/ce                LogicCell40_SEQ_MODE_1010      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__384/I                                          ClkMux                         0              3482  RISE       1
I__384/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_19_LC_2_15_6/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_48_LC_2_15_5/ce
Capture Clock    : generator_inst1.REGSTAT_48_LC_2_15_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__367/I                                               CEMux                          0              4252   +INF  FALL       1
I__367/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_48_LC_2_15_5/ce                LogicCell40_SEQ_MODE_1010      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__384/I                                          ClkMux                         0              3482  RISE       1
I__384/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_48_LC_2_15_5/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_16_LC_2_15_4/ce
Capture Clock    : generator_inst1.REGSTAT_16_LC_2_15_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__367/I                                               CEMux                          0              4252   +INF  FALL       1
I__367/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_16_LC_2_15_4/ce                LogicCell40_SEQ_MODE_1011      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__384/I                                          ClkMux                         0              3482  RISE       1
I__384/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_16_LC_2_15_4/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_49_LC_2_15_3/ce
Capture Clock    : generator_inst1.REGSTAT_49_LC_2_15_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__367/I                                               CEMux                          0              4252   +INF  FALL       1
I__367/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_49_LC_2_15_3/ce                LogicCell40_SEQ_MODE_1011      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__384/I                                          ClkMux                         0              3482  RISE       1
I__384/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_49_LC_2_15_3/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_47_LC_2_15_2/ce
Capture Clock    : generator_inst1.REGSTAT_47_LC_2_15_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__367/I                                               CEMux                          0              4252   +INF  FALL       1
I__367/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_47_LC_2_15_2/ce                LogicCell40_SEQ_MODE_1011      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__384/I                                          ClkMux                         0              3482  RISE       1
I__384/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_47_LC_2_15_2/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_18_LC_2_15_1/ce
Capture Clock    : generator_inst1.REGSTAT_18_LC_2_15_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__367/I                                               CEMux                          0              4252   +INF  FALL       1
I__367/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_18_LC_2_15_1/ce                LogicCell40_SEQ_MODE_1010      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__384/I                                          ClkMux                         0              3482  RISE       1
I__384/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_18_LC_2_15_1/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_17_LC_2_15_0/ce
Capture Clock    : generator_inst1.REGSTAT_17_LC_2_15_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__367/I                                               CEMux                          0              4252   +INF  FALL       1
I__367/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_17_LC_2_15_0/ce                LogicCell40_SEQ_MODE_1011      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__384/I                                          ClkMux                         0              3482  RISE       1
I__384/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_17_LC_2_15_0/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_34_LC_3_16_6/ce
Capture Clock    : generator_inst1.REGSTAT_34_LC_3_16_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__368/I                                               CEMux                          0              4252   +INF  FALL       1
I__368/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_34_LC_3_16_6/ce                LogicCell40_SEQ_MODE_1011      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__385/I                                          ClkMux                         0              3482  RISE       1
I__385/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_34_LC_3_16_6/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_46_LC_3_16_4/ce
Capture Clock    : generator_inst1.REGSTAT_46_LC_3_16_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__368/I                                               CEMux                          0              4252   +INF  FALL       1
I__368/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_46_LC_3_16_4/ce                LogicCell40_SEQ_MODE_1010      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__385/I                                          ClkMux                         0              3482  RISE       1
I__385/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_46_LC_3_16_4/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_45_LC_3_16_3/ce
Capture Clock    : generator_inst1.REGSTAT_45_LC_3_16_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__368/I                                               CEMux                          0              4252   +INF  FALL       1
I__368/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_45_LC_3_16_3/ce                LogicCell40_SEQ_MODE_1011      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__385/I                                          ClkMux                         0              3482  RISE       1
I__385/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_45_LC_3_16_3/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_44_LC_3_16_2/ce
Capture Clock    : generator_inst1.REGSTAT_44_LC_3_16_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__368/I                                               CEMux                          0              4252   +INF  FALL       1
I__368/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_44_LC_3_16_2/ce                LogicCell40_SEQ_MODE_1011      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__385/I                                          ClkMux                         0              3482  RISE       1
I__385/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_44_LC_3_16_2/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_43_LC_3_16_1/ce
Capture Clock    : generator_inst1.REGSTAT_43_LC_3_16_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__368/I                                               CEMux                          0              4252   +INF  FALL       1
I__368/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_43_LC_3_16_1/ce                LogicCell40_SEQ_MODE_1011      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__385/I                                          ClkMux                         0              3482  RISE       1
I__385/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_43_LC_3_16_1/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_14_LC_2_14_7/ce
Capture Clock    : generator_inst1.REGSTAT_14_LC_2_14_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__369/I                                               CEMux                          0              4252   +INF  FALL       1
I__369/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_14_LC_2_14_7/ce                LogicCell40_SEQ_MODE_1011      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__387/I                                          ClkMux                         0              3482  RISE       1
I__387/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_14_LC_2_14_7/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_75_LC_2_14_6/ce
Capture Clock    : generator_inst1.REGSTAT_75_LC_2_14_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__369/I                                               CEMux                          0              4252   +INF  FALL       1
I__369/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_75_LC_2_14_6/ce                LogicCell40_SEQ_MODE_1010      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__387/I                                          ClkMux                         0              3482  RISE       1
I__387/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_75_LC_2_14_6/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_73_LC_2_14_5/ce
Capture Clock    : generator_inst1.REGSTAT_73_LC_2_14_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__369/I                                               CEMux                          0              4252   +INF  FALL       1
I__369/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_73_LC_2_14_5/ce                LogicCell40_SEQ_MODE_1010      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__387/I                                          ClkMux                         0              3482  RISE       1
I__387/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_73_LC_2_14_5/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_74_LC_2_14_3/ce
Capture Clock    : generator_inst1.REGSTAT_74_LC_2_14_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__369/I                                               CEMux                          0              4252   +INF  FALL       1
I__369/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_74_LC_2_14_3/ce                LogicCell40_SEQ_MODE_1011      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__387/I                                          ClkMux                         0              3482  RISE       1
I__387/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_74_LC_2_14_3/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_76_LC_2_14_2/ce
Capture Clock    : generator_inst1.REGSTAT_76_LC_2_14_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__369/I                                               CEMux                          0              4252   +INF  FALL       1
I__369/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_76_LC_2_14_2/ce                LogicCell40_SEQ_MODE_1011      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__387/I                                          ClkMux                         0              3482  RISE       1
I__387/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_76_LC_2_14_2/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_15_LC_2_14_1/ce
Capture Clock    : generator_inst1.REGSTAT_15_LC_2_14_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__369/I                                               CEMux                          0              4252   +INF  FALL       1
I__369/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_15_LC_2_14_1/ce                LogicCell40_SEQ_MODE_1010      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__387/I                                          ClkMux                         0              3482  RISE       1
I__387/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_15_LC_2_14_1/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_53_LC_3_15_7/ce
Capture Clock    : generator_inst1.REGSTAT_53_LC_3_15_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__370/I                                               CEMux                          0              4252   +INF  FALL       1
I__370/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_53_LC_3_15_7/ce                LogicCell40_SEQ_MODE_1010      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__388/I                                          ClkMux                         0              3482  RISE       1
I__388/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_53_LC_3_15_7/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_54_LC_3_15_5/ce
Capture Clock    : generator_inst1.REGSTAT_54_LC_3_15_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__370/I                                               CEMux                          0              4252   +INF  FALL       1
I__370/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_54_LC_3_15_5/ce                LogicCell40_SEQ_MODE_1010      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__388/I                                          ClkMux                         0              3482  RISE       1
I__388/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_54_LC_3_15_5/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_52_LC_3_15_4/ce
Capture Clock    : generator_inst1.REGSTAT_52_LC_3_15_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__370/I                                               CEMux                          0              4252   +INF  FALL       1
I__370/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_52_LC_3_15_4/ce                LogicCell40_SEQ_MODE_1011      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__388/I                                          ClkMux                         0              3482  RISE       1
I__388/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_52_LC_3_15_4/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_51_LC_3_15_3/ce
Capture Clock    : generator_inst1.REGSTAT_51_LC_3_15_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__370/I                                               CEMux                          0              4252   +INF  FALL       1
I__370/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_51_LC_3_15_3/ce                LogicCell40_SEQ_MODE_1011      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__388/I                                          ClkMux                         0              3482  RISE       1
I__388/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_51_LC_3_15_3/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_50_LC_3_15_1/ce
Capture Clock    : generator_inst1.REGSTAT_50_LC_3_15_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__370/I                                               CEMux                          0              4252   +INF  FALL       1
I__370/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_50_LC_3_15_1/ce                LogicCell40_SEQ_MODE_1010      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__388/I                                          ClkMux                         0              3482  RISE       1
I__388/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_50_LC_3_15_1/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_55_LC_3_15_0/ce
Capture Clock    : generator_inst1.REGSTAT_55_LC_3_15_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__370/I                                               CEMux                          0              4252   +INF  FALL       1
I__370/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_55_LC_3_15_0/ce                LogicCell40_SEQ_MODE_1011      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__388/I                                          ClkMux                         0              3482  RISE       1
I__388/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_55_LC_3_15_0/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_35_LC_4_16_6/ce
Capture Clock    : generator_inst1.REGSTAT_35_LC_4_16_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__371/I                                               CEMux                          0              4252   +INF  FALL       1
I__371/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_35_LC_4_16_6/ce                LogicCell40_SEQ_MODE_1011      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__389/I                                          ClkMux                         0              3482  RISE       1
I__389/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_35_LC_4_16_6/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_41_LC_4_16_5/ce
Capture Clock    : generator_inst1.REGSTAT_41_LC_4_16_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__371/I                                               CEMux                          0              4252   +INF  FALL       1
I__371/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_41_LC_4_16_5/ce                LogicCell40_SEQ_MODE_1010      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__389/I                                          ClkMux                         0              3482  RISE       1
I__389/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_41_LC_4_16_5/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_40_LC_4_16_4/ce
Capture Clock    : generator_inst1.REGSTAT_40_LC_4_16_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__371/I                                               CEMux                          0              4252   +INF  FALL       1
I__371/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_40_LC_4_16_4/ce                LogicCell40_SEQ_MODE_1010      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__389/I                                          ClkMux                         0              3482  RISE       1
I__389/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_40_LC_4_16_4/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_42_LC_4_16_2/ce
Capture Clock    : generator_inst1.REGSTAT_42_LC_4_16_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__371/I                                               CEMux                          0              4252   +INF  FALL       1
I__371/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_42_LC_4_16_2/ce                LogicCell40_SEQ_MODE_1011      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__389/I                                          ClkMux                         0              3482  RISE       1
I__389/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_42_LC_4_16_2/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_39_LC_4_16_0/ce
Capture Clock    : generator_inst1.REGSTAT_39_LC_4_16_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__371/I                                               CEMux                          0              4252   +INF  FALL       1
I__371/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_39_LC_4_16_0/ce                LogicCell40_SEQ_MODE_1011      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__389/I                                          ClkMux                         0              3482  RISE       1
I__389/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_39_LC_4_16_0/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_80_LC_2_13_6/ce
Capture Clock    : generator_inst1.REGSTAT_80_LC_2_13_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__372/I                                               CEMux                          0              4252   +INF  FALL       1
I__372/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_80_LC_2_13_6/ce                LogicCell40_SEQ_MODE_1010      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__391/I                                          ClkMux                         0              3482  RISE       1
I__391/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_80_LC_2_13_6/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_78_LC_2_13_3/ce
Capture Clock    : generator_inst1.REGSTAT_78_LC_2_13_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__372/I                                               CEMux                          0              4252   +INF  FALL       1
I__372/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_78_LC_2_13_3/ce                LogicCell40_SEQ_MODE_1010      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__391/I                                          ClkMux                         0              3482  RISE       1
I__391/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_78_LC_2_13_3/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_77_LC_2_13_1/ce
Capture Clock    : generator_inst1.REGSTAT_77_LC_2_13_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__372/I                                               CEMux                          0              4252   +INF  FALL       1
I__372/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_77_LC_2_13_1/ce                LogicCell40_SEQ_MODE_1011      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__391/I                                          ClkMux                         0              3482  RISE       1
I__391/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_77_LC_2_13_1/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_79_LC_2_13_0/ce
Capture Clock    : generator_inst1.REGSTAT_79_LC_2_13_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__372/I                                               CEMux                          0              4252   +INF  FALL       1
I__372/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_79_LC_2_13_0/ce                LogicCell40_SEQ_MODE_1010      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__391/I                                          ClkMux                         0              3482  RISE       1
I__391/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_79_LC_2_13_0/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_65_LC_3_14_7/ce
Capture Clock    : generator_inst1.REGSTAT_65_LC_3_14_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__373/I                                               CEMux                          0              4252   +INF  FALL       1
I__373/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_65_LC_3_14_7/ce                LogicCell40_SEQ_MODE_1011      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__392/I                                          ClkMux                         0              3482  RISE       1
I__392/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_65_LC_3_14_7/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_13_LC_3_14_6/ce
Capture Clock    : generator_inst1.REGSTAT_13_LC_3_14_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__373/I                                               CEMux                          0              4252   +INF  FALL       1
I__373/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_13_LC_3_14_6/ce                LogicCell40_SEQ_MODE_1010      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__392/I                                          ClkMux                         0              3482  RISE       1
I__392/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_13_LC_3_14_6/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_61_LC_3_14_5/ce
Capture Clock    : generator_inst1.REGSTAT_61_LC_3_14_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__373/I                                               CEMux                          0              4252   +INF  FALL       1
I__373/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_61_LC_3_14_5/ce                LogicCell40_SEQ_MODE_1011      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__392/I                                          ClkMux                         0              3482  RISE       1
I__392/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_61_LC_3_14_5/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_72_LC_3_14_4/ce
Capture Clock    : generator_inst1.REGSTAT_72_LC_3_14_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__373/I                                               CEMux                          0              4252   +INF  FALL       1
I__373/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_72_LC_3_14_4/ce                LogicCell40_SEQ_MODE_1010      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__392/I                                          ClkMux                         0              3482  RISE       1
I__392/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_72_LC_3_14_4/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_60_LC_3_14_3/ce
Capture Clock    : generator_inst1.REGSTAT_60_LC_3_14_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__373/I                                               CEMux                          0              4252   +INF  FALL       1
I__373/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_60_LC_3_14_3/ce                LogicCell40_SEQ_MODE_1011      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__392/I                                          ClkMux                         0              3482  RISE       1
I__392/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_60_LC_3_14_3/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_63_LC_3_14_2/ce
Capture Clock    : generator_inst1.REGSTAT_63_LC_3_14_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__373/I                                               CEMux                          0              4252   +INF  FALL       1
I__373/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_63_LC_3_14_2/ce                LogicCell40_SEQ_MODE_1010      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__392/I                                          ClkMux                         0              3482  RISE       1
I__392/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_63_LC_3_14_2/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_64_LC_3_14_1/ce
Capture Clock    : generator_inst1.REGSTAT_64_LC_3_14_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__373/I                                               CEMux                          0              4252   +INF  FALL       1
I__373/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_64_LC_3_14_1/ce                LogicCell40_SEQ_MODE_1010      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__392/I                                          ClkMux                         0              3482  RISE       1
I__392/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_64_LC_3_14_1/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_62_LC_3_14_0/ce
Capture Clock    : generator_inst1.REGSTAT_62_LC_3_14_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__373/I                                               CEMux                          0              4252   +INF  FALL       1
I__373/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_62_LC_3_14_0/ce                LogicCell40_SEQ_MODE_1011      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__392/I                                          ClkMux                         0              3482  RISE       1
I__392/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_62_LC_3_14_0/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_37_LC_4_15_7/ce
Capture Clock    : generator_inst1.REGSTAT_37_LC_4_15_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__374/I                                               CEMux                          0              4252   +INF  FALL       1
I__374/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_37_LC_4_15_7/ce                LogicCell40_SEQ_MODE_1010      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__393/I                                          ClkMux                         0              3482  RISE       1
I__393/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_37_LC_4_15_7/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_59_LC_4_15_6/ce
Capture Clock    : generator_inst1.REGSTAT_59_LC_4_15_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__374/I                                               CEMux                          0              4252   +INF  FALL       1
I__374/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_59_LC_4_15_6/ce                LogicCell40_SEQ_MODE_1011      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__393/I                                          ClkMux                         0              3482  RISE       1
I__393/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_59_LC_4_15_6/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_58_LC_4_15_5/ce
Capture Clock    : generator_inst1.REGSTAT_58_LC_4_15_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__374/I                                               CEMux                          0              4252   +INF  FALL       1
I__374/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_58_LC_4_15_5/ce                LogicCell40_SEQ_MODE_1010      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__393/I                                          ClkMux                         0              3482  RISE       1
I__393/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_58_LC_4_15_5/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_38_LC_4_15_4/ce
Capture Clock    : generator_inst1.REGSTAT_38_LC_4_15_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__374/I                                               CEMux                          0              4252   +INF  FALL       1
I__374/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_38_LC_4_15_4/ce                LogicCell40_SEQ_MODE_1011      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__393/I                                          ClkMux                         0              3482  RISE       1
I__393/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_38_LC_4_15_4/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_36_LC_4_15_2/ce
Capture Clock    : generator_inst1.REGSTAT_36_LC_4_15_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__374/I                                               CEMux                          0              4252   +INF  FALL       1
I__374/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_36_LC_4_15_2/ce                LogicCell40_SEQ_MODE_1011      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__393/I                                          ClkMux                         0              3482  RISE       1
I__393/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_36_LC_4_15_2/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_57_LC_4_15_1/ce
Capture Clock    : generator_inst1.REGSTAT_57_LC_4_15_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__374/I                                               CEMux                          0              4252   +INF  FALL       1
I__374/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_57_LC_4_15_1/ce                LogicCell40_SEQ_MODE_1010      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__393/I                                          ClkMux                         0              3482  RISE       1
I__393/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_57_LC_4_15_1/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_56_LC_4_15_0/ce
Capture Clock    : generator_inst1.REGSTAT_56_LC_4_15_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__374/I                                               CEMux                          0              4252   +INF  FALL       1
I__374/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_56_LC_4_15_0/ce                LogicCell40_SEQ_MODE_1010      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__393/I                                          ClkMux                         0              3482  RISE       1
I__393/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_56_LC_4_15_0/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_82_LC_2_12_7/ce
Capture Clock    : generator_inst1.REGSTAT_82_LC_2_12_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__375/I                                               CEMux                          0              4252   +INF  FALL       1
I__375/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_82_LC_2_12_7/ce                LogicCell40_SEQ_MODE_1010      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__394/I                                          ClkMux                         0              3482  RISE       1
I__394/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_82_LC_2_12_7/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_86_LC_2_12_6/ce
Capture Clock    : generator_inst1.REGSTAT_86_LC_2_12_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__375/I                                               CEMux                          0              4252   +INF  FALL       1
I__375/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_86_LC_2_12_6/ce                LogicCell40_SEQ_MODE_1010      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__394/I                                          ClkMux                         0              3482  RISE       1
I__394/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_86_LC_2_12_6/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_87_LC_2_12_5/ce
Capture Clock    : generator_inst1.REGSTAT_87_LC_2_12_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__375/I                                               CEMux                          0              4252   +INF  FALL       1
I__375/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_87_LC_2_12_5/ce                LogicCell40_SEQ_MODE_1010      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__394/I                                          ClkMux                         0              3482  RISE       1
I__394/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_87_LC_2_12_5/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_85_LC_2_12_4/ce
Capture Clock    : generator_inst1.REGSTAT_85_LC_2_12_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__375/I                                               CEMux                          0              4252   +INF  FALL       1
I__375/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_85_LC_2_12_4/ce                LogicCell40_SEQ_MODE_1010      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__394/I                                          ClkMux                         0              3482  RISE       1
I__394/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_85_LC_2_12_4/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_81_LC_2_12_3/ce
Capture Clock    : generator_inst1.REGSTAT_81_LC_2_12_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__375/I                                               CEMux                          0              4252   +INF  FALL       1
I__375/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_81_LC_2_12_3/ce                LogicCell40_SEQ_MODE_1011      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__394/I                                          ClkMux                         0              3482  RISE       1
I__394/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_81_LC_2_12_3/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_84_LC_2_12_2/ce
Capture Clock    : generator_inst1.REGSTAT_84_LC_2_12_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__375/I                                               CEMux                          0              4252   +INF  FALL       1
I__375/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_84_LC_2_12_2/ce                LogicCell40_SEQ_MODE_1011      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__394/I                                          ClkMux                         0              3482  RISE       1
I__394/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_84_LC_2_12_2/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_83_LC_2_12_0/ce
Capture Clock    : generator_inst1.REGSTAT_83_LC_2_12_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__375/I                                               CEMux                          0              4252   +INF  FALL       1
I__375/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_83_LC_2_12_0/ce                LogicCell40_SEQ_MODE_1010      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__394/I                                          ClkMux                         0              3482  RISE       1
I__394/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_83_LC_2_12_0/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_9_LC_3_13_7/ce
Capture Clock    : generator_inst1.REGSTAT_9_LC_3_13_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__376/I                                               CEMux                          0              4252   +INF  FALL       1
I__376/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_9_LC_3_13_7/ce                 LogicCell40_SEQ_MODE_1010      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__395/I                                          ClkMux                         0              3482  RISE       1
I__395/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_9_LC_3_13_7/clk           LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_8_LC_3_13_6/ce
Capture Clock    : generator_inst1.REGSTAT_8_LC_3_13_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__376/I                                               CEMux                          0              4252   +INF  FALL       1
I__376/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_8_LC_3_13_6/ce                 LogicCell40_SEQ_MODE_1011      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__395/I                                          ClkMux                         0              3482  RISE       1
I__395/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_8_LC_3_13_6/clk           LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_10_LC_3_13_5/ce
Capture Clock    : generator_inst1.REGSTAT_10_LC_3_13_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__376/I                                               CEMux                          0              4252   +INF  FALL       1
I__376/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_10_LC_3_13_5/ce                LogicCell40_SEQ_MODE_1011      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__395/I                                          ClkMux                         0              3482  RISE       1
I__395/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_10_LC_3_13_5/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_6_LC_3_13_3/ce
Capture Clock    : generator_inst1.REGSTAT_6_LC_3_13_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__376/I                                               CEMux                          0              4252   +INF  FALL       1
I__376/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_6_LC_3_13_3/ce                 LogicCell40_SEQ_MODE_1011      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__395/I                                          ClkMux                         0              3482  RISE       1
I__395/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_6_LC_3_13_3/clk           LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_7_LC_3_13_2/ce
Capture Clock    : generator_inst1.REGSTAT_7_LC_3_13_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__376/I                                               CEMux                          0              4252   +INF  FALL       1
I__376/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_7_LC_3_13_2/ce                 LogicCell40_SEQ_MODE_1010      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__395/I                                          ClkMux                         0              3482  RISE       1
I__395/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_7_LC_3_13_2/clk           LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_12_LC_3_13_1/ce
Capture Clock    : generator_inst1.REGSTAT_12_LC_3_13_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__376/I                                               CEMux                          0              4252   +INF  FALL       1
I__376/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_12_LC_3_13_1/ce                LogicCell40_SEQ_MODE_1010      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__395/I                                          ClkMux                         0              3482  RISE       1
I__395/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_12_LC_3_13_1/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_11_LC_3_13_0/ce
Capture Clock    : generator_inst1.REGSTAT_11_LC_3_13_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__376/I                                               CEMux                          0              4252   +INF  FALL       1
I__376/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_11_LC_3_13_0/ce                LogicCell40_SEQ_MODE_1010      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__395/I                                          ClkMux                         0              3482  RISE       1
I__395/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_11_LC_3_13_0/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_68_LC_4_14_6/ce
Capture Clock    : generator_inst1.REGSTAT_68_LC_4_14_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__377/I                                               CEMux                          0              4252   +INF  FALL       1
I__377/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_68_LC_4_14_6/ce                LogicCell40_SEQ_MODE_1011      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__396/I                                          ClkMux                         0              3482  RISE       1
I__396/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_68_LC_4_14_6/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_70_LC_4_14_5/ce
Capture Clock    : generator_inst1.REGSTAT_70_LC_4_14_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__377/I                                               CEMux                          0              4252   +INF  FALL       1
I__377/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_70_LC_4_14_5/ce                LogicCell40_SEQ_MODE_1011      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__396/I                                          ClkMux                         0              3482  RISE       1
I__396/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_70_LC_4_14_5/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_71_LC_4_14_4/ce
Capture Clock    : generator_inst1.REGSTAT_71_LC_4_14_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__377/I                                               CEMux                          0              4252   +INF  FALL       1
I__377/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_71_LC_4_14_4/ce                LogicCell40_SEQ_MODE_1010      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__396/I                                          ClkMux                         0              3482  RISE       1
I__396/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_71_LC_4_14_4/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_69_LC_4_14_3/ce
Capture Clock    : generator_inst1.REGSTAT_69_LC_4_14_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__377/I                                               CEMux                          0              4252   +INF  FALL       1
I__377/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_69_LC_4_14_3/ce                LogicCell40_SEQ_MODE_1010      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__396/I                                          ClkMux                         0              3482  RISE       1
I__396/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_69_LC_4_14_3/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_67_LC_4_14_1/ce
Capture Clock    : generator_inst1.REGSTAT_67_LC_4_14_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__377/I                                               CEMux                          0              4252   +INF  FALL       1
I__377/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_67_LC_4_14_1/ce                LogicCell40_SEQ_MODE_1010      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__396/I                                          ClkMux                         0              3482  RISE       1
I__396/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_67_LC_4_14_1/clk          LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_66_LC_4_14_0/ce
Capture Clock    : generator_inst1.REGSTAT_66_LC_4_14_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__377/I                                               CEMux                          0              4252   +INF  FALL       1
I__377/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_66_LC_4_14_0/ce                LogicCell40_SEQ_MODE_1011      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__396/I                                          ClkMux                         0              3482  RISE       1
I__396/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_66_LC_4_14_0/clk          LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_4_LC_4_13_7/ce
Capture Clock    : generator_inst1.REGSTAT_4_LC_4_13_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__378/I                                               CEMux                          0              4252   +INF  FALL       1
I__378/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_4_LC_4_13_7/ce                 LogicCell40_SEQ_MODE_1010      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__397/I                                          ClkMux                         0              3482  RISE       1
I__397/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_4_LC_4_13_7/clk           LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_1_LC_4_13_5/ce
Capture Clock    : generator_inst1.REGSTAT_1_LC_4_13_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__378/I                                               CEMux                          0              4252   +INF  FALL       1
I__378/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_1_LC_4_13_5/ce                 LogicCell40_SEQ_MODE_1011      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__397/I                                          ClkMux                         0              3482  RISE       1
I__397/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_1_LC_4_13_5/clk           LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_5_LC_4_13_4/ce
Capture Clock    : generator_inst1.REGSTAT_5_LC_4_13_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__378/I                                               CEMux                          0              4252   +INF  FALL       1
I__378/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_5_LC_4_13_4/ce                 LogicCell40_SEQ_MODE_1011      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__397/I                                          ClkMux                         0              3482  RISE       1
I__397/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_5_LC_4_13_4/clk           LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_3_LC_4_13_3/ce
Capture Clock    : generator_inst1.REGSTAT_3_LC_4_13_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__378/I                                               CEMux                          0              4252   +INF  FALL       1
I__378/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_3_LC_4_13_3/ce                 LogicCell40_SEQ_MODE_1010      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__397/I                                          ClkMux                         0              3482  RISE       1
I__397/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_3_LC_4_13_3/clk           LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_2_LC_4_13_2/ce
Capture Clock    : generator_inst1.REGSTAT_2_LC_4_13_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__378/I                                               CEMux                          0              4252   +INF  FALL       1
I__378/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_2_LC_4_13_2/ce                 LogicCell40_SEQ_MODE_1011      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__397/I                                          ClkMux                         0              3482  RISE       1
I__397/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_2_LC_4_13_2/clk           LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SELSTAT
Path End         : generator_inst1.REGSTAT_0_LC_4_13_1/ce
Capture Clock    : generator_inst1.REGSTAT_0_LC_4_13_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5069
---------------------------------------   ---- 
End-of-path arrival time (ps)             5069
 
Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SELSTAT                                                top                            0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/PACKAGEPIN:in                       IO_PAD                         0                 0   +INF  RISE       1
SELSTAT_ibuf_iopad/DOUT                                IO_PAD                       510               510   +INF  RISE       1
SELSTAT_ibuf_preio/PADIN                               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SELSTAT_ibuf_preio/DIN0                                PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__182/I                                               LocalMux                       0              1192   +INF  FALL       1
I__182/O                                               LocalMux                     455              1647   +INF  FALL       1
I__184/I                                               InMux                          0              1647   +INF  FALL       1
I__184/O                                               InMux                        320              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/in0                  LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
generator_inst1.REGDYN7_LC_1_17_5/lcout                LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL       1
I__166/I                                               LocalMux                       0              2536   +INF  FALL       1
I__166/O                                               LocalMux                     455              2991   +INF  FALL       1
I__167/I                                               IoInMux                        0              2991   +INF  FALL       1
I__167/O                                               IoInMux                      320              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3311   +INF  FALL       1
generator_inst1.REGDYN7_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4138   +INF  FALL      88
I__363/I                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__363/O                                               gio2CtrlBuf                    0              4138   +INF  FALL       1
I__364/I                                               GlobalMux                      0              4138   +INF  FALL       1
I__364/O                                               GlobalMux                    114              4252   +INF  FALL       1
I__378/I                                               CEMux                          0              4252   +INF  FALL       1
I__378/O                                               CEMux                        817              5069   +INF  FALL       1
generator_inst1.REGSTAT_0_LC_4_13_1/ce                 LogicCell40_SEQ_MODE_1011      0              5069   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__379/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__379/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__380/I                                          GlobalMux                      0              3255  RISE       1
I__380/O                                          GlobalMux                    227              3482  RISE       1
I__397/I                                          ClkMux                         0              3482  RISE       1
I__397/O                                          ClkMux                       455              3937  RISE       1
generator_inst1.REGSTAT_0_LC_4_13_1/clk           LogicCell40_SEQ_MODE_1011      0              3937  RISE       1


===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

