`include "defines.v"
module i_ramByte(
		input [`byteRamAddrLen-1:0] byteRamAddr,
		input [`byteRamLen-1:0] byteRamIn,
		input [`byteRamLen-1:0] byteRam [`byteRamDepth-1:0],
		input [`byteRamLen-1:0] byteRamOut,
		input clk, reset, byteRamEn, byteRamRw
);

assert property(@(posedge clk)  (byteRamEn) |-> (byteRamRw) |-> (byteRamOut == `byteRamLen'bz));
assert property(@(posedge clk)  (byteRamEn) |-> (!byteRamRw) |-> (byteRamOut == `byteRamLen'bz));
assert property(@(posedge clk)  (byteRamEn) |-> (byteRamAddr == `byteRamAddrLen'bz));
assert property(@(posedge clk)  (byteRamEn) |-> (byteRamRw) |-> (byteRamIn == `byteRamLen'bz));
assert property(@(posedge clk)  (byteRamEn) |-> (byteRamRw) |-> (byteRam[byteRamAddr] == `byteRamLen'bz));
assert property(@(posedge clk)  (byteRamEn) |-> (!byteRamRw) |-> (byteRam[byteRamAddr] == byteRamIn));
assert property(@(posedge clk)  (byteRamEn) |-> (!byteRamRw) |-> (byteRamAddr == `byteRamAddrLen'bz));
assert property(@(posedge clk)  (byteRamEn) |-> (!byteRamRw) |-> (byteRam[byteRamAddr] == `byteRamLen'bz));
assert property(@(posedge clk)  (byteRamEn) |-> (byteRamRw) |-> (byteRamAddr == `byteRamAddrLen'bz));
assert property(@(posedge clk)  (byteRamEn) |-> (byteRamRw) |-> (byteRamOut == byteRam[byteRamAddr]));
assert property(@(posedge clk)  (byteRamEn) |-> (!byteRamRw) |-> (byteRamIn == `byteRamLen'bz));

endmodule