{
    "name": "Verilog",
    
    "extensions": "verilog",
    
    "comment.line": "//",
    "comment.block.start": "/*",
    "comment.block.end": "*/"
}