0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/Lab_3/Lab_3.sim/sim_2/behav/xsim/glbl.v,1704721316,verilog,,,,glbl,,,,,,,,
C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/Lab_3/Lab_3.srcs/sim_2/new/PartB_tb.v,1704721317,verilog,,,,PartB_tb,,,,,,,,
C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/Lab_3/Lab_3.srcs/sources_1/new/PartB.v,1704896920,verilog,,C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/Lab_3/Lab_3.srcs/sim_2/new/PartB_tb.v,,Hsync,,,,,,,,
