# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"BWT_transform_tb_time_synth.v" \

sv xil_defaultlib  \
"../../../../../BWT.srcs/sources_1/new/test_bwt_transform.v" \

# Do not sort compile order
nosort
