

================================================================
== Vitis HLS Report for 'window_macc'
================================================================
* Date:           Tue Nov 19 23:14:19 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        yolo_conv_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.50 ns|  4.652 ns|     2.03 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  45.000 ns|  45.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.15>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read18" [src/yolo_conv.cpp:278]   --->   Operation 8 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read17" [src/yolo_conv.cpp:278]   --->   Operation 9 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read16" [src/yolo_conv.cpp:278]   --->   Operation 10 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_3 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read15" [src/yolo_conv.cpp:278]   --->   Operation 11 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_4 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read14" [src/yolo_conv.cpp:278]   --->   Operation 12 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_5 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read13" [src/yolo_conv.cpp:278]   --->   Operation 13 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_6 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read12" [src/yolo_conv.cpp:278]   --->   Operation 14 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_7 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read11" [src/yolo_conv.cpp:278]   --->   Operation 15 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_8 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read10" [src/yolo_conv.cpp:278]   --->   Operation 16 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_9 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read9" [src/yolo_conv.cpp:278]   --->   Operation 17 'read' 'p_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_10 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read8" [src/yolo_conv.cpp:278]   --->   Operation 18 'read' 'p_read_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_11 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read7" [src/yolo_conv.cpp:278]   --->   Operation 19 'read' 'p_read_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_12 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read6" [src/yolo_conv.cpp:278]   --->   Operation 20 'read' 'p_read_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_13 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read5" [src/yolo_conv.cpp:278]   --->   Operation 21 'read' 'p_read_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read412 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read4" [src/yolo_conv.cpp:278]   --->   Operation 22 'read' 'p_read412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read311 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read3" [src/yolo_conv.cpp:278]   --->   Operation 23 'read' 'p_read311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read210 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2" [src/yolo_conv.cpp:278]   --->   Operation 24 'read' 'p_read210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read19 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1" [src/yolo_conv.cpp:278]   --->   Operation 25 'read' 'p_read19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln1271_1 = sext i16 %p_read210"   --->   Operation 26 'sext' 'sext_ln1271_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln1273_1 = sext i16 %p_read_7"   --->   Operation 27 'sext' 'sext_ln1273_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_1 = mul i32 %sext_ln1273_1, i32 %sext_ln1271_1"   --->   Operation 28 'mul' 'r_V_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln1271_2 = sext i16 %p_read311"   --->   Operation 29 'sext' 'sext_ln1271_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln1273_2 = sext i16 %p_read_6"   --->   Operation 30 'sext' 'sext_ln1273_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_2 = mul i32 %sext_ln1273_2, i32 %sext_ln1271_2"   --->   Operation 31 'mul' 'r_V_2' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln1271_4 = sext i16 %p_read_13"   --->   Operation 32 'sext' 'sext_ln1271_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln1273_4 = sext i16 %p_read_4"   --->   Operation 33 'sext' 'sext_ln1273_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_4 = mul i32 %sext_ln1273_4, i32 %sext_ln1271_4"   --->   Operation 34 'mul' 'r_V_4' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln1271_7 = sext i16 %p_read_10"   --->   Operation 35 'sext' 'sext_ln1271_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln1273_7 = sext i16 %p_read_1"   --->   Operation 36 'sext' 'sext_ln1273_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_7 = mul i32 %sext_ln1273_7, i32 %sext_ln1271_7"   --->   Operation 37 'mul' 'r_V_7' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln1271 = sext i16 %p_read19"   --->   Operation 38 'sext' 'sext_ln1271' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i16 %p_read_8"   --->   Operation 39 'sext' 'sext_ln1273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [3/3] (1.05ns) (grouped into DSP with root node add_ln813)   --->   "%r_V = mul i32 %sext_ln1273, i32 %sext_ln1271"   --->   Operation 40 'mul' 'r_V' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 41 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_1 = mul i32 %sext_ln1273_1, i32 %sext_ln1271_1"   --->   Operation 41 'mul' 'r_V_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 42 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_2 = mul i32 %sext_ln1273_2, i32 %sext_ln1271_2"   --->   Operation 42 'mul' 'r_V_2' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln1271_3 = sext i16 %p_read412"   --->   Operation 43 'sext' 'sext_ln1271_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln1273_3 = sext i16 %p_read_5"   --->   Operation 44 'sext' 'sext_ln1273_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [3/3] (1.05ns) (grouped into DSP with root node add_ln813_1)   --->   "%r_V_3 = mul i32 %sext_ln1273_3, i32 %sext_ln1271_3"   --->   Operation 45 'mul' 'r_V_3' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 46 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_4 = mul i32 %sext_ln1273_4, i32 %sext_ln1271_4"   --->   Operation 46 'mul' 'r_V_4' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln1271_5 = sext i16 %p_read_12"   --->   Operation 47 'sext' 'sext_ln1271_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln1273_5 = sext i16 %p_read_3"   --->   Operation 48 'sext' 'sext_ln1273_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [3/3] (1.05ns) (grouped into DSP with root node add_ln813_3)   --->   "%r_V_5 = mul i32 %sext_ln1273_5, i32 %sext_ln1271_5"   --->   Operation 49 'mul' 'r_V_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 50 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_7 = mul i32 %sext_ln1273_7, i32 %sext_ln1271_7"   --->   Operation 50 'mul' 'r_V_7' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln1271_8 = sext i16 %p_read_9"   --->   Operation 51 'sext' 'sext_ln1271_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln1273_8 = sext i16 %p_read"   --->   Operation 52 'sext' 'sext_ln1273_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [3/3] (1.05ns) (grouped into DSP with root node add_ln813_4)   --->   "%r_V_8 = mul i32 %sext_ln1273_8, i32 %sext_ln1271_8"   --->   Operation 53 'mul' 'r_V_8' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 54 [2/3] (1.05ns) (grouped into DSP with root node add_ln813)   --->   "%r_V = mul i32 %sext_ln1273, i32 %sext_ln1271"   --->   Operation 54 'mul' 'r_V' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 55 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_1 = mul i32 %sext_ln1273_1, i32 %sext_ln1271_1"   --->   Operation 55 'mul' 'r_V_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 56 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_2 = mul i32 %sext_ln1273_2, i32 %sext_ln1271_2"   --->   Operation 56 'mul' 'r_V_2' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 57 [2/3] (1.05ns) (grouped into DSP with root node add_ln813_1)   --->   "%r_V_3 = mul i32 %sext_ln1273_3, i32 %sext_ln1271_3"   --->   Operation 57 'mul' 'r_V_3' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 58 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_4 = mul i32 %sext_ln1273_4, i32 %sext_ln1271_4"   --->   Operation 58 'mul' 'r_V_4' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 59 [2/3] (1.05ns) (grouped into DSP with root node add_ln813_3)   --->   "%r_V_5 = mul i32 %sext_ln1273_5, i32 %sext_ln1271_5"   --->   Operation 59 'mul' 'r_V_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln1271_6 = sext i16 %p_read_11"   --->   Operation 60 'sext' 'sext_ln1271_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln1273_6 = sext i16 %p_read_2"   --->   Operation 61 'sext' 'sext_ln1273_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [3/3] (1.05ns) (grouped into DSP with root node add_ln813_5)   --->   "%r_V_6 = mul i32 %sext_ln1273_6, i32 %sext_ln1271_6"   --->   Operation 62 'mul' 'r_V_6' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 63 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_7 = mul i32 %sext_ln1273_7, i32 %sext_ln1271_7"   --->   Operation 63 'mul' 'r_V_7' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 64 [2/3] (1.05ns) (grouped into DSP with root node add_ln813_4)   --->   "%r_V_8 = mul i32 %sext_ln1273_8, i32 %sext_ln1271_8"   --->   Operation 64 'mul' 'r_V_8' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.10>
ST_4 : Operation 65 [1/3] (0.00ns) (grouped into DSP with root node add_ln813)   --->   "%r_V = mul i32 %sext_ln1273, i32 %sext_ln1271"   --->   Operation 65 'mul' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 66 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_1 = mul i32 %sext_ln1273_1, i32 %sext_ln1271_1"   --->   Operation 66 'mul' 'r_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 67 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_2 = mul i32 %sext_ln1273_2, i32 %sext_ln1271_2"   --->   Operation 67 'mul' 'r_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 68 [1/3] (0.00ns) (grouped into DSP with root node add_ln813_1)   --->   "%r_V_3 = mul i32 %sext_ln1273_3, i32 %sext_ln1271_3"   --->   Operation 68 'mul' 'r_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 69 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_4 = mul i32 %sext_ln1273_4, i32 %sext_ln1271_4"   --->   Operation 69 'mul' 'r_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 70 [1/3] (0.00ns) (grouped into DSP with root node add_ln813_3)   --->   "%r_V_5 = mul i32 %sext_ln1273_5, i32 %sext_ln1271_5"   --->   Operation 70 'mul' 'r_V_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 71 [2/3] (1.05ns) (grouped into DSP with root node add_ln813_5)   --->   "%r_V_6 = mul i32 %sext_ln1273_6, i32 %sext_ln1271_6"   --->   Operation 71 'mul' 'r_V_6' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 72 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_7 = mul i32 %sext_ln1273_7, i32 %sext_ln1271_7"   --->   Operation 72 'mul' 'r_V_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 73 [1/3] (0.00ns) (grouped into DSP with root node add_ln813_4)   --->   "%r_V_8 = mul i32 %sext_ln1273_8, i32 %sext_ln1271_8"   --->   Operation 73 'mul' 'r_V_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 74 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln813 = add i32 %r_V_1, i32 %r_V"   --->   Operation 74 'add' 'add_ln813' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 75 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln813_1 = add i32 %r_V_2, i32 %r_V_3"   --->   Operation 75 'add' 'add_ln813_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 76 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln813_3 = add i32 %r_V_4, i32 %r_V_5"   --->   Operation 76 'add' 'add_ln813_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 77 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln813_4 = add i32 %r_V_7, i32 %r_V_8"   --->   Operation 77 'add' 'add_ln813_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 4.20>
ST_5 : Operation 78 [1/3] (0.00ns) (grouped into DSP with root node add_ln813_5)   --->   "%r_V_6 = mul i32 %sext_ln1273_6, i32 %sext_ln1271_6"   --->   Operation 78 'mul' 'r_V_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 79 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln813 = add i32 %r_V_1, i32 %r_V"   --->   Operation 79 'add' 'add_ln813' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 80 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln813_1 = add i32 %r_V_2, i32 %r_V_3"   --->   Operation 80 'add' 'add_ln813_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 81 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln813_3 = add i32 %r_V_4, i32 %r_V_5"   --->   Operation 81 'add' 'add_ln813_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 82 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln813_4 = add i32 %r_V_7, i32 %r_V_8"   --->   Operation 82 'add' 'add_ln813_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 83 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln813_5 = add i32 %add_ln813_4, i32 %r_V_6"   --->   Operation 83 'add' 'add_ln813_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 4.65>
ST_6 : Operation 84 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln813_5 = add i32 %add_ln813_4, i32 %r_V_6"   --->   Operation 84 'add' 'add_ln813_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 85 [1/1] (2.55ns)   --->   "%add_ln813_6 = add i32 %add_ln813_5, i32 %add_ln813_3"   --->   Operation 85 'add' 'add_ln813_6' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.37>
ST_7 : Operation 86 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_2 = add i32 %add_ln813_1, i32 %add_ln813"   --->   Operation 86 'add' 'add_ln813_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 87 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sum_V = add i32 %add_ln813_6, i32 %add_ln813_2"   --->   Operation 87 'add' 'sum_V' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%ret_ln282 = ret i32 %sum_V" [src/yolo_conv.cpp:282]   --->   Operation 88 'ret' 'ret_ln282' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 7.5ns, clock uncertainty: 2.03ns.

 <State 1>: 2.15ns
The critical path consists of the following:
	wire read operation ('p_read_7', src/yolo_conv.cpp:278) on port 'p_read11' (src/yolo_conv.cpp:278) [26]  (0 ns)
	'mul' operation of DSP[42] ('r.V') [42]  (2.15 ns)

 <State 2>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[42] ('r.V') [42]  (2.15 ns)

 <State 3>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[42] ('r.V') [42]  (2.15 ns)

 <State 4>: 2.1ns
The critical path consists of the following:
	'mul' operation of DSP[64] ('r.V') [39]  (0 ns)
	'add' operation of DSP[64] ('add_ln813') [64]  (2.1 ns)

 <State 5>: 4.2ns
The critical path consists of the following:
	'add' operation of DSP[68] ('add_ln813_4') [68]  (2.1 ns)
	'add' operation of DSP[69] ('add_ln813_5') [69]  (2.1 ns)

 <State 6>: 4.65ns
The critical path consists of the following:
	'add' operation of DSP[69] ('add_ln813_5') [69]  (2.1 ns)
	'add' operation ('add_ln813_6') [70]  (2.55 ns)

 <State 7>: 4.37ns
The critical path consists of the following:
	'add' operation ('add_ln813_2') [66]  (0 ns)
	'add' operation ('sum.V') [71]  (4.37 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
