<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - ZynqBF_2t_ip_src_rx_ram_i.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
<SCRIPT type="text/javascript" language="JavaScript" src="slwebview.js"></SCRIPT>
<SCRIPT type="text/javascript" language="JavaScript" src="id_mapping.js"></SCRIPT>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../ZynqBF_2t_ip_src_rx_ram_i.vhd" target="rtwreport_document_frame" id="linkToText_plain">ZynqBF_2t_ip_src_rx_ram_i.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" id="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" id="3">    3   </a><span class="CT">-- File Name: hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_rx_ram_i.vhd</span>
</span><span><a class="LN" id="4">    4   </a><span class="CT">-- Created: 2019-02-11 10:11:27</span>
</span><span><a class="LN" id="5">    5   </a><span class="CT">-- </span>
</span><span><a class="LN" id="6">    6   </a><span class="CT">-- Generated by MATLAB 9.5 and HDL Coder 3.13</span>
</span><span><a class="LN" id="7">    7   </a><span class="CT">-- </span>
</span><span><a class="LN" id="8">    8   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="9">    9   </a>
</span><span><a class="LN" id="10">   10   </a>
</span><span><a class="LN" id="11">   11   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="12">   12   </a><span class="CT">-- </span>
</span><span><a class="LN" id="13">   13   </a><span class="CT">-- Module: ZynqBF_2t_ip_src_rx_ram_i</span>
</span><span><a class="LN" id="14">   14   </a><span class="CT">-- Source Path: ZynqBF_2tx_fpga/channel_estimator/peakdetect_ch1/correlator1/rx_ram_i</span>
</span><span><a class="LN" id="15">   15   </a><span class="CT">-- Hierarchy Level: 4</span>
</span><span><a class="LN" id="16">   16   </a><span class="CT">-- </span>
</span><span><a class="LN" id="17">   17   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="18">   18   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" id="19">   19   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" id="20">   20   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" id="21">   21   </a>
</span><span><a class="LN" id="22">   22   </a><span class="KW">ENTITY</span> ZynqBF_2t_ip_src_rx_ram_i <span class="KW">IS</span>
</span><span><a class="LN" id="23">   23   </a>  <span class="KW">PORT</span>( clk                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="24">   24   </a>        enb                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="25">   25   </a>        i                                 :   <span class="KW">IN</span>    std_logic_vector(5 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix6</span>
</span><span><a class="LN" id="26">   26   </a>        wdata                             :   <span class="KW">IN</span>    std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="27">   27   </a>        waddr                             :   <span class="KW">IN</span>    std_logic_vector(8 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix9</span>
</span><span><a class="LN" id="28">   28   </a>        we                                :   <span class="KW">IN</span>    std_logic_vector(63 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix64</span>
</span><span><a class="LN" id="29">   29   </a>        raddr                             :   <span class="KW">IN</span>    std_logic_vector(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix10</span>
</span><span><a class="LN" id="30">   30   </a>        shift                             :   <span class="KW">IN</span>    std_logic_vector(5 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix6</span>
</span><span><a class="LN" id="31">   31   </a>        dout                              :   <span class="KW">OUT</span>   std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="32">   32   </a>        probe                             :   <span class="KW">OUT</span>   std_logic_vector(8 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- ufix9</span>
</span><span><a class="LN" id="33">   33   </a>        );
</span><span><a class="LN" id="34">   34   </a><span class="KW">END</span> ZynqBF_2t_ip_src_rx_ram_i;
</span><span><a class="LN" id="35">   35   </a>
</span><span><a class="LN" id="36">   36   </a>
</span><span><a class="LN" id="37">   37   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> ZynqBF_2t_ip_src_rx_ram_i <span class="KW">IS</span>
</span><span><a class="LN" id="38">   38   </a>
</span><span><a class="LN" id="39">   39   </a>  <span class="CT">-- Component Declarations</span>
</span><span><a class="LN" id="40">   40   </a>  <span class="KW">COMPONENT</span> ZynqBF_2t_ip_src_get_bit
</span><span><a class="LN" id="41">   41   </a>    <span class="KW">PORT</span>( u                               :   <span class="KW">IN</span>    std_logic_vector(63 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix64</span>
</span><span><a class="LN" id="42">   42   </a>          ind                             :   <span class="KW">IN</span>    std_logic_vector(8 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix9</span>
</span><span><a class="LN" id="43">   43   </a>          y                               :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" id="44">   44   </a>          );
</span><span><a class="LN" id="45">   45   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="46">   46   </a>
</span><span><a class="LN" id="47">   47   </a>  <span class="KW">COMPONENT</span> ZynqBF_2t_ip_src_SimpleDualPortRAM_generic
</span><span><a class="LN" id="48">   48   </a>    <span class="KW">GENERIC</span>( AddrWidth                    : integer;
</span><span><a class="LN" id="49">   49   </a>             DataWidth                    : integer
</span><span><a class="LN" id="50">   50   </a>             );
</span><span><a class="LN" id="51">   51   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="52">   52   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="53">   53   </a>          wr_din                          :   <span class="KW">IN</span>    std_logic_vector(DataWidth - 1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- generic width</span>
</span><span><a class="LN" id="54">   54   </a>          wr_addr                         :   <span class="KW">IN</span>    std_logic_vector(AddrWidth - 1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- generic width</span>
</span><span><a class="LN" id="55">   55   </a>          wr_en                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="56">   56   </a>          rd_addr                         :   <span class="KW">IN</span>    std_logic_vector(AddrWidth - 1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- generic width</span>
</span><span><a class="LN" id="57">   57   </a>          rd_dout                         :   <span class="KW">OUT</span>   std_logic_vector(DataWidth - 1 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- generic width</span>
</span><span><a class="LN" id="58">   58   </a>          );
</span><span><a class="LN" id="59">   59   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="60">   60   </a>
</span><span><a class="LN" id="61">   61   </a>  <span class="CT">-- Component Configuration Statements</span>
</span><span><a class="LN" id="62">   62   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : ZynqBF_2t_ip_src_get_bit
</span><span><a class="LN" id="63">   63   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.ZynqBF_2t_ip_src_get_bit(rtl);
</span><span><a class="LN" id="64">   64   </a>
</span><span><a class="LN" id="65">   65   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : ZynqBF_2t_ip_src_SimpleDualPortRAM_generic
</span><span><a class="LN" id="66">   66   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.ZynqBF_2t_ip_src_SimpleDualPortRAM_generic(rtl);
</span><span><a class="LN" id="67">   67   </a>
</span><span><a class="LN" id="68">   68   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" id="69">   69   </a>  <span class="KW">SIGNAL</span> i_unsigned                       : unsigned(5 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix6</span>
</span><span><a class="LN" id="70">   70   </a>  <span class="KW">SIGNAL</span> Sum1_out1                        : unsigned(8 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix9</span>
</span><span><a class="LN" id="71">   71   </a>  <span class="KW">SIGNAL</span> y                                : std_logic;
</span><span><a class="LN" id="72">   72   </a>  <span class="KW">SIGNAL</span> shift_unsigned                   : unsigned(5 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix6</span>
</span><span><a class="LN" id="73">   73   </a>  <span class="KW">SIGNAL</span> Relational_Operator_relop1       : std_logic;
</span><span><a class="LN" id="74">   74   </a>  <span class="KW">SIGNAL</span> raddr_unsigned                   : unsigned(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix10</span>
</span><span><a class="LN" id="75">   75   </a>  <span class="KW">SIGNAL</span> raddr_dtc                        : unsigned(8 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix9</span>
</span><span><a class="LN" id="76">   76   </a>  <span class="KW">SIGNAL</span> Sum_out1                         : unsigned(8 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix9</span>
</span><span><a class="LN" id="77">   77   </a>  <span class="KW">SIGNAL</span> Switch_out1                      : unsigned(8 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix9</span>
</span><span><a class="LN" id="78">   78   </a>  <span class="KW">SIGNAL</span> Simple_Dual_Port_RAM_out1        : std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16</span>
</span><span><a class="LN" id="79">   79   </a>
</span><span><a class="LN" id="80">   80   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" id="81" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3302')" name="code2model">   81   </a>  u_get_bit : ZynqBF_2t_ip_src_get_bit
</span><span><a class="LN" id="82" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3302')" name="code2model">   82   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( u =&gt; we,  <span class="CT">-- ufix64</span>
</span><span><a class="LN" id="83" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3302')" name="code2model">   83   </a>              ind =&gt; std_logic_vector(Sum1_out1),  <span class="CT">-- ufix9</span>
</span><span><a class="LN" id="84" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3302')" name="code2model">   84   </a>              y =&gt; y
</span><span><a class="LN" id="85" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3302')" name="code2model">   85   </a>              );
</span><span><a class="LN" id="86">   86   </a>
</span><span><a class="LN" id="87" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3251')" name="code2model">   87   </a>  u_Simple_Dual_Port_RAM : ZynqBF_2t_ip_src_SimpleDualPortRAM_generic
</span><span><a class="LN" id="88" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3251')" name="code2model">   88   </a>    <span class="KW">GENERIC</span> <span class="KW">MAP</span>( AddrWidth =&gt; 9,
</span><span><a class="LN" id="89" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3251')" name="code2model">   89   </a>                 DataWidth =&gt; 16
</span><span><a class="LN" id="90" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3251')" name="code2model">   90   </a>                 )
</span><span><a class="LN" id="91" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3251')" name="code2model">   91   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="92" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3251')" name="code2model">   92   </a>              enb =&gt; enb,
</span><span><a class="LN" id="93" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3251')" name="code2model">   93   </a>              wr_din =&gt; wdata,
</span><span><a class="LN" id="94" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3251')" name="code2model">   94   </a>              wr_addr =&gt; waddr,
</span><span><a class="LN" id="95" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3251')" name="code2model">   95   </a>              wr_en =&gt; y,
</span><span><a class="LN" id="96" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3251')" name="code2model">   96   </a>              rd_addr =&gt; std_logic_vector(Switch_out1),
</span><span><a class="LN" id="97" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3251')" name="code2model">   97   </a>              rd_dout =&gt; Simple_Dual_Port_RAM_out1
</span><span><a class="LN" id="98" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3251')" name="code2model">   98   </a>              );
</span><span><a class="LN" id="99">   99   </a>
</span><span><a class="LN" id="100">  100   </a>  i_unsigned &lt;= unsigned(i);
</span><span><a class="LN" id="101">  101   </a>
</span><span><a class="LN" id="102" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3483')" name="code2model">  102   </a>  Sum1_out1 &lt;= resize(resize(i_unsigned, 7) + to_unsigned(16#01#, 7), 9);
</span><span><a class="LN" id="103">  103   </a>
</span><span><a class="LN" id="104">  104   </a>  shift_unsigned &lt;= unsigned(shift);
</span><span><a class="LN" id="105">  105   </a>
</span><span><a class="LN" id="106">  106   </a>
</span><span><a class="LN" id="107" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3399')" name="code2model">  107   </a>  Relational_Operator_relop1 &lt;= '1' <span class="KW">WHEN</span> i_unsigned &lt; shift_unsigned <span class="KW">ELSE</span>
</span><span><a class="LN" id="108" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3399')" name="code2model">  108   </a>      '0';
</span><span><a class="LN" id="109">  109   </a>
</span><span><a class="LN" id="110">  110   </a>  raddr_unsigned &lt;= unsigned(raddr);
</span><span><a class="LN" id="111">  111   </a>
</span><span><a class="LN" id="112">  112   </a>  raddr_dtc &lt;= raddr_unsigned(8 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" id="113">  113   </a>
</span><span><a class="LN" id="114" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3401')" name="code2model">  114   </a>  Sum_out1 &lt;= resize(to_unsigned(16#001#, 11) + resize(raddr_unsigned, 11), 9);
</span><span><a class="LN" id="115">  115   </a>
</span><span><a class="LN" id="116">  116   </a>
</span><span><a class="LN" id="117" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3400')" name="code2model">  117   </a>  Switch_out1 &lt;= raddr_dtc <span class="KW">WHEN</span> Relational_Operator_relop1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="118" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3400')" name="code2model">  118   </a>      Sum_out1;
</span><span><a class="LN" id="119">  119   </a>
</span><span><a class="LN" id="120">  120   </a>  probe &lt;= std_logic_vector(Switch_out1);
</span><span><a class="LN" id="121">  121   </a>
</span><span><a class="LN" id="122">  122   </a>  dout &lt;= Simple_Dual_Port_RAM_out1;
</span><span><a class="LN" id="123">  123   </a>
</span><span><a class="LN" id="124">  124   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" id="125">  125   </a>
</span><span><a class="LN" id="126">  126   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>
