

================================================================
== Vitis HLS Report for 'compute_attention_coefficients_sum'
================================================================
* Date:           Mon Dec 20 19:03:31 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.754 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1466|     1466|  5.864 us|  5.864 us|  1466|  1466|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                        |             |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |        Instance        |    Module   |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------+-------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_exp_28_10_s_fu_156  |exp_28_10_s  |       12|       12|  48.000 ns|  48.000 ns|    1|    1|      yes|
        +------------------------+-------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_109_1_VITIS_LOOP_110_2_VITIS_LOOP_112_3  |     1464|     1464|        22|          1|          1|  1444|       yes|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 22


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 1
  Pipeline-0 : II = 1, D = 22, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.87>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sum_V = alloca i32 1"   --->   Operation 25 'alloca' 'sum_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%n2 = alloca i32 1"   --->   Operation 26 'alloca' 'n2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%n1 = alloca i32 1"   --->   Operation 27 'alloca' 'n1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 28 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%nh = alloca i32 1"   --->   Operation 29 'alloca' 'nh' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten14 = alloca i32 1"   --->   Operation 30 'alloca' 'indvar_flatten14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %attention_coefficients_sum_V, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %all_scores_V, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_final, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln109 = store i11 0, i11 %indvar_flatten14" [GAT_compute.cpp:109]   --->   Operation 34 'store' 'store_ln109' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln109 = store i3 0, i3 %nh" [GAT_compute.cpp:109]   --->   Operation 35 'store' 'store_ln109' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 36 [1/1] (0.38ns)   --->   "%store_ln109 = store i10 0, i10 %indvar_flatten" [GAT_compute.cpp:109]   --->   Operation 36 'store' 'store_ln109' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln109 = store i5 0, i5 %n1" [GAT_compute.cpp:109]   --->   Operation 37 'store' 'store_ln109' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln109 = store i5 0, i5 %n2" [GAT_compute.cpp:109]   --->   Operation 38 'store' 'store_ln109' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 39 [1/1] (0.41ns)   --->   "%store_ln109 = store i28 0, i28 %sum_V" [GAT_compute.cpp:109]   --->   Operation 39 'store' 'store_ln109' <Predicate = true> <Delay = 0.41>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln109 = br void" [GAT_compute.cpp:109]   --->   Operation 40 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%indvar_flatten14_load = load i11 %indvar_flatten14" [GAT_compute.cpp:109]   --->   Operation 41 'load' 'indvar_flatten14_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.61ns)   --->   "%icmp_ln109 = icmp_eq  i11 %indvar_flatten14_load, i11 1444" [GAT_compute.cpp:109]   --->   Operation 42 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.73ns)   --->   "%add_ln109_1 = add i11 %indvar_flatten14_load, i11 1" [GAT_compute.cpp:109]   --->   Operation 43 'add' 'add_ln109_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %icmp_ln109, void %.split4, void" [GAT_compute.cpp:109]   --->   Operation 44 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%indvar_flatten_load_1 = load i10 %indvar_flatten" [GAT_compute.cpp:110]   --->   Operation 45 'load' 'indvar_flatten_load_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%nh_load = load i3 %nh" [GAT_compute.cpp:109]   --->   Operation 46 'load' 'nh_load' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.57ns)   --->   "%add_ln109 = add i3 %nh_load, i3 1" [GAT_compute.cpp:109]   --->   Operation 47 'add' 'add_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.60ns)   --->   "%icmp_ln110 = icmp_eq  i10 %indvar_flatten_load_1, i10 361" [GAT_compute.cpp:110]   --->   Operation 48 'icmp' 'icmp_ln110' <Predicate = (!icmp_ln109)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.27ns)   --->   "%select_ln109_1 = select i1 %icmp_ln110, i3 %add_ln109, i3 %nh_load" [GAT_compute.cpp:109]   --->   Operation 49 'select' 'select_ln109_1' <Predicate = (!icmp_ln109)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i3 %select_ln109_1" [GAT_compute.cpp:117]   --->   Operation 50 'zext' 'zext_ln117' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 51 [3/3] (0.99ns) (grouped into DSP with root node add_ln117)   --->   "%mul_ln117 = mul i10 %zext_ln117, i10 100" [GAT_compute.cpp:117]   --->   Operation 51 'mul' 'mul_ln117' <Predicate = (!icmp_ln109)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [GAT_compute.cpp:110]   --->   Operation 52 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.72ns)   --->   "%add_ln110_1 = add i10 %indvar_flatten_load, i10 1" [GAT_compute.cpp:110]   --->   Operation 53 'add' 'add_ln110_1' <Predicate = (!icmp_ln109)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.30ns)   --->   "%select_ln110_3 = select i1 %icmp_ln110, i10 1, i10 %add_ln110_1" [GAT_compute.cpp:110]   --->   Operation 54 'select' 'select_ln110_3' <Predicate = (!icmp_ln109)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.38ns)   --->   "%store_ln109 = store i11 %add_ln109_1, i11 %indvar_flatten14" [GAT_compute.cpp:109]   --->   Operation 55 'store' 'store_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.38>
ST_1 : Operation 56 [1/1] (0.38ns)   --->   "%store_ln109 = store i3 %select_ln109_1, i3 %nh" [GAT_compute.cpp:109]   --->   Operation 56 'store' 'store_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.38>
ST_1 : Operation 57 [1/1] (0.38ns)   --->   "%store_ln110 = store i10 %select_ln110_3, i10 %indvar_flatten" [GAT_compute.cpp:110]   --->   Operation 57 'store' 'store_ln110' <Predicate = (!icmp_ln109)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.50>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%n2_load = load i5 %n2" [GAT_compute.cpp:112]   --->   Operation 58 'load' 'n2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%n1_load = load i5 %n1" [GAT_compute.cpp:109]   --->   Operation 59 'load' 'n1_load' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.27ns)   --->   "%select_ln109 = select i1 %icmp_ln110, i5 0, i5 %n1_load" [GAT_compute.cpp:109]   --->   Operation 60 'select' 'select_ln109' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [2/3] (0.99ns) (grouped into DSP with root node add_ln117)   --->   "%mul_ln117 = mul i10 %zext_ln117, i10 100" [GAT_compute.cpp:117]   --->   Operation 61 'mul' 'mul_ln117' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node and_ln109)   --->   "%xor_ln109 = xor i1 %icmp_ln110, i1 1" [GAT_compute.cpp:109]   --->   Operation 62 'xor' 'xor_ln109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.63ns)   --->   "%icmp_ln112 = icmp_eq  i5 %n2_load, i5 19" [GAT_compute.cpp:112]   --->   Operation 63 'icmp' 'icmp_ln112' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln109 = and i1 %icmp_ln112, i1 %xor_ln109" [GAT_compute.cpp:109]   --->   Operation 64 'and' 'and_ln109' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.70ns)   --->   "%add_ln110 = add i5 %select_ln109, i5 1" [GAT_compute.cpp:110]   --->   Operation 65 'add' 'add_ln110' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.12ns)   --->   "%or_ln110 = or i1 %and_ln109, i1 %icmp_ln110" [GAT_compute.cpp:110]   --->   Operation 66 'or' 'or_ln110' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.27ns)   --->   "%select_ln110 = select i1 %or_ln110, i5 0, i5 %n2_load" [GAT_compute.cpp:110]   --->   Operation 67 'select' 'select_ln110' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.27ns)   --->   "%select_ln110_2 = select i1 %and_ln109, i5 %add_ln110, i5 %select_ln109" [GAT_compute.cpp:110]   --->   Operation 68 'select' 'select_ln110_2' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln117_1 = zext i5 %select_ln110_2" [GAT_compute.cpp:117]   --->   Operation 69 'zext' 'zext_ln117_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [3/3] (0.99ns) (grouped into DSP with root node add_ln114)   --->   "%mul_ln114 = mul i12 %zext_ln117_1, i12 100" [GAT_compute.cpp:114]   --->   Operation 70 'mul' 'mul_ln114' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 71 [1/1] (0.70ns)   --->   "%add_ln112 = add i5 %select_ln110, i5 1" [GAT_compute.cpp:112]   --->   Operation 71 'add' 'add_ln112' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.63ns)   --->   "%icmp_ln112_1 = icmp_eq  i5 %add_ln112, i5 19" [GAT_compute.cpp:112]   --->   Operation 72 'icmp' 'icmp_ln112_1' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln112 = br i1 %icmp_ln112_1, void %ifFalse, void %ifTrue" [GAT_compute.cpp:112]   --->   Operation 73 'br' 'br_ln112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.38ns)   --->   "%store_ln110 = store i5 %select_ln110_2, i5 %n1" [GAT_compute.cpp:110]   --->   Operation 74 'store' 'store_ln110' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 75 [1/1] (0.38ns)   --->   "%store_ln112 = store i5 %add_ln112, i5 %n2" [GAT_compute.cpp:112]   --->   Operation 75 'store' 'store_ln112' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 76 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 77 [1/3] (0.00ns) (grouped into DSP with root node add_ln117)   --->   "%mul_ln117 = mul i10 %zext_ln117, i10 100" [GAT_compute.cpp:117]   --->   Operation 77 'mul' 'mul_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln117_2 = zext i5 %select_ln110_2" [GAT_compute.cpp:117]   --->   Operation 78 'zext' 'zext_ln117_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln117 = add i10 %mul_ln117, i10 %zext_ln117_2" [GAT_compute.cpp:117]   --->   Operation 79 'add' 'add_ln117' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 80 [2/3] (0.99ns) (grouped into DSP with root node add_ln114)   --->   "%mul_ln114 = mul i12 %zext_ln117_1, i12 100" [GAT_compute.cpp:114]   --->   Operation 80 'mul' 'mul_ln114' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.64>
ST_4 : Operation 81 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln117 = add i10 %mul_ln117, i10 %zext_ln117_2" [GAT_compute.cpp:117]   --->   Operation 81 'add' 'add_ln117' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln117_3 = zext i10 %add_ln117" [GAT_compute.cpp:117]   --->   Operation 82 'zext' 'zext_ln117_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i10 %add_ln117" [GAT_compute.cpp:120]   --->   Operation 83 'zext' 'zext_ln120' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [3/3] (0.99ns) (grouped into DSP with root node add_ln117_1)   --->   "%mul_ln120 = mul i16 %zext_ln120, i16 100" [GAT_compute.cpp:120]   --->   Operation 84 'mul' 'mul_ln120' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%attention_coefficients_sum_V_addr = getelementptr i28 %attention_coefficients_sum_V, i64 0, i64 %zext_ln117_3" [GAT_compute.cpp:120]   --->   Operation 85 'getelementptr' 'attention_coefficients_sum_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/3] (0.00ns) (grouped into DSP with root node add_ln114)   --->   "%mul_ln114 = mul i12 %zext_ln117_1, i12 100" [GAT_compute.cpp:114]   --->   Operation 86 'mul' 'mul_ln114' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln117_4 = zext i5 %select_ln110" [GAT_compute.cpp:117]   --->   Operation 87 'zext' 'zext_ln117_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln114 = add i12 %mul_ln114, i12 %zext_ln117_4" [GAT_compute.cpp:114]   --->   Operation 88 'add' 'add_ln114' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.89>
ST_5 : Operation 89 [2/3] (0.99ns) (grouped into DSP with root node add_ln117_1)   --->   "%mul_ln120 = mul i16 %zext_ln120, i16 100" [GAT_compute.cpp:120]   --->   Operation 89 'mul' 'mul_ln120' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 90 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln114 = add i12 %mul_ln114, i12 %zext_ln117_4" [GAT_compute.cpp:114]   --->   Operation 90 'add' 'add_ln114' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i12 %add_ln114" [GAT_compute.cpp:114]   --->   Operation 91 'zext' 'zext_ln114' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%connectivity_mask_final_addr = getelementptr i32 %connectivity_mask_final, i64 0, i64 %zext_ln114" [GAT_compute.cpp:114]   --->   Operation 92 'getelementptr' 'connectivity_mask_final_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [2/2] (1.24ns)   --->   "%connectivity_mask_final_load = load i14 %connectivity_mask_final_addr" [GAT_compute.cpp:114]   --->   Operation 93 'load' 'connectivity_mask_final_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 6 <SV = 5> <Delay = 2.10>
ST_6 : Operation 94 [1/3] (0.00ns) (grouped into DSP with root node add_ln117_1)   --->   "%mul_ln120 = mul i16 %zext_ln120, i16 100" [GAT_compute.cpp:120]   --->   Operation 94 'mul' 'mul_ln120' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln117_5 = zext i5 %select_ln110" [GAT_compute.cpp:117]   --->   Operation 95 'zext' 'zext_ln117_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln117_1 = add i16 %mul_ln120, i16 %zext_ln117_5" [GAT_compute.cpp:117]   --->   Operation 96 'add' 'add_ln117_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 97 [1/2] (1.24ns)   --->   "%connectivity_mask_final_load = load i14 %connectivity_mask_final_addr" [GAT_compute.cpp:114]   --->   Operation 97 'load' 'connectivity_mask_final_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_6 : Operation 98 [1/1] (0.85ns)   --->   "%icmp_ln114 = icmp_eq  i32 %connectivity_mask_final_load, i32 2147483648" [GAT_compute.cpp:114]   --->   Operation 98 'icmp' 'icmp_ln114' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %icmp_ln114, void %_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i, void %_ZN8ap_fixedILi28ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit20" [GAT_compute.cpp:114]   --->   Operation 99 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.89>
ST_7 : Operation 100 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln117_1 = add i16 %mul_ln120, i16 %zext_ln117_5" [GAT_compute.cpp:117]   --->   Operation 100 'add' 'add_ln117_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln117_6 = zext i16 %add_ln117_1" [GAT_compute.cpp:117]   --->   Operation 101 'zext' 'zext_ln117_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%all_scores_V_addr = getelementptr i28 %all_scores_V, i64 0, i64 %zext_ln117_6" [GAT_compute.cpp:117]   --->   Operation 102 'getelementptr' 'all_scores_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [2/2] (1.24ns)   --->   "%x_V = load i16 %all_scores_V_addr" [GAT_compute.cpp:117]   --->   Operation 103 'load' 'x_V' <Predicate = (!icmp_ln114)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 40000> <RAM>
ST_7 : Operation 104 [1/1] (1.24ns)   --->   "%store_ln115 = store i28 0, i16 %all_scores_V_addr" [GAT_compute.cpp:115]   --->   Operation 104 'store' 'store_ln115' <Predicate = (icmp_ln114)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 40000> <RAM>

State 8 <SV = 7> <Delay = 2.12>
ST_8 : Operation 105 [1/2] (1.24ns)   --->   "%x_V = load i16 %all_scores_V_addr" [GAT_compute.cpp:117]   --->   Operation 105 'load' 'x_V' <Predicate = (!icmp_ln114)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 40000> <RAM>
ST_8 : Operation 106 [13/13] (0.87ns)   --->   "%op2_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 106 'call' 'op2_V' <Predicate = (!icmp_ln114)> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 2.75>
ST_9 : Operation 107 [12/13] (2.75ns)   --->   "%op2_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 107 'call' 'op2_V' <Predicate = (!icmp_ln114)> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 2.75>
ST_10 : Operation 108 [11/13] (2.75ns)   --->   "%op2_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 108 'call' 'op2_V' <Predicate = (!icmp_ln114)> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 2.75>
ST_11 : Operation 109 [10/13] (2.75ns)   --->   "%op2_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 109 'call' 'op2_V' <Predicate = (!icmp_ln114)> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 2.75>
ST_12 : Operation 110 [9/13] (2.75ns)   --->   "%op2_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 110 'call' 'op2_V' <Predicate = (!icmp_ln114)> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 2.75>
ST_13 : Operation 111 [8/13] (2.75ns)   --->   "%op2_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 111 'call' 'op2_V' <Predicate = (!icmp_ln114)> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 2.75>
ST_14 : Operation 112 [7/13] (2.75ns)   --->   "%op2_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 112 'call' 'op2_V' <Predicate = (!icmp_ln114)> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 2.75>
ST_15 : Operation 113 [6/13] (2.75ns)   --->   "%op2_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 113 'call' 'op2_V' <Predicate = (!icmp_ln114)> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 2.75>
ST_16 : Operation 114 [5/13] (2.75ns)   --->   "%op2_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 114 'call' 'op2_V' <Predicate = (!icmp_ln114)> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 2.75>
ST_17 : Operation 115 [4/13] (2.75ns)   --->   "%op2_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 115 'call' 'op2_V' <Predicate = (!icmp_ln114)> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 2.75>
ST_18 : Operation 116 [3/13] (2.75ns)   --->   "%op2_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 116 'call' 'op2_V' <Predicate = (!icmp_ln114)> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 2.75>
ST_19 : Operation 117 [2/13] (2.75ns)   --->   "%op2_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 117 'call' 'op2_V' <Predicate = (!icmp_ln114)> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 2.15>
ST_20 : Operation 118 [1/13] (2.15ns)   --->   "%op2_V = call i28 @exp<28, 10>, i28 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\hls_math.h:1190]   --->   Operation 118 'call' 'op2_V' <Predicate = (!icmp_ln114)> <Delay = 2.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 1.60>
ST_21 : Operation 119 [1/1] (0.00ns)   --->   "%sum_V_load = load i28 %sum_V" [GAT_compute.cpp:110]   --->   Operation 119 'load' 'sum_V_load' <Predicate = (!or_ln110)> <Delay = 0.00>
ST_21 : Operation 120 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_109_1_VITIS_LOOP_110_2_VITIS_LOOP_112_3_str"   --->   Operation 120 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 121 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1444, i64 1444, i64 1444"   --->   Operation 121 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 122 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_110_2_VITIS_LOOP_112_3_str"   --->   Operation 122 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 123 [1/1] (0.32ns)   --->   "%select_ln110_1 = select i1 %or_ln110, i28 0, i28 %sum_V_load" [GAT_compute.cpp:110]   --->   Operation 123 'select' 'select_ln110_1' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 124 [1/1] (0.00ns)   --->   "%specpipeline_ln111 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_24" [GAT_compute.cpp:111]   --->   Operation 124 'specpipeline' 'specpipeline_ln111' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 125 [1/1] (0.00ns)   --->   "%specloopname_ln111 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [GAT_compute.cpp:111]   --->   Operation 125 'specloopname' 'specloopname_ln111' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 126 [1/1] (0.85ns)   --->   "%sum_V_1 = add i28 %op2_V, i28 %select_ln110_1"   --->   Operation 126 'add' 'sum_V_1' <Predicate = (!icmp_ln114)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 127 [1/1] (0.41ns)   --->   "%store_ln712 = store i28 %sum_V_1, i28 %sum_V"   --->   Operation 127 'store' 'store_ln712' <Predicate = (!icmp_ln114)> <Delay = 0.41>
ST_21 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifBlock"   --->   Operation 128 'br' 'br_ln0' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_21 : Operation 129 [1/1] (0.41ns)   --->   "%store_ln116 = store i28 %select_ln110_1, i28 %sum_V" [GAT_compute.cpp:116]   --->   Operation 129 'store' 'store_ln116' <Predicate = (icmp_ln114)> <Delay = 0.41>
ST_21 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln116 = br void %ifBlock" [GAT_compute.cpp:116]   --->   Operation 130 'br' 'br_ln116' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_21 : Operation 134 [1/1] (0.00ns)   --->   "%ret_ln123 = ret" [GAT_compute.cpp:123]   --->   Operation 134 'ret' 'ret_ln123' <Predicate = (icmp_ln109)> <Delay = 0.00>

State 22 <SV = 21> <Delay = 1.19>
ST_22 : Operation 131 [1/1] (0.00ns)   --->   "%sum_V_load_1 = load i28 %sum_V" [GAT_compute.cpp:120]   --->   Operation 131 'load' 'sum_V_load_1' <Predicate = (icmp_ln112_1)> <Delay = 0.00>
ST_22 : Operation 132 [1/1] (1.19ns)   --->   "%store_ln120 = store i28 %sum_V_load_1, i9 %attention_coefficients_sum_V_addr" [GAT_compute.cpp:120]   --->   Operation 132 'store' 'store_ln120' <Predicate = (icmp_ln112_1)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 400> <RAM>
ST_22 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 133 'br' 'br_ln0' <Predicate = (icmp_ln112_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ all_scores_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ f_x_msb_4_h_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_msb_4_l_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_msb_3_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_msb_2_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_1_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ attention_coefficients_sum_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ connectivity_mask_final]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum_V                             (alloca           ) [ 01111111111111111111111]
n2                                (alloca           ) [ 01100000000000000000000]
n1                                (alloca           ) [ 01100000000000000000000]
indvar_flatten                    (alloca           ) [ 01000000000000000000000]
nh                                (alloca           ) [ 01000000000000000000000]
indvar_flatten14                  (alloca           ) [ 01000000000000000000000]
specmemcore_ln0                   (specmemcore      ) [ 00000000000000000000000]
specmemcore_ln0                   (specmemcore      ) [ 00000000000000000000000]
specmemcore_ln0                   (specmemcore      ) [ 00000000000000000000000]
store_ln109                       (store            ) [ 00000000000000000000000]
store_ln109                       (store            ) [ 00000000000000000000000]
store_ln109                       (store            ) [ 00000000000000000000000]
store_ln109                       (store            ) [ 00000000000000000000000]
store_ln109                       (store            ) [ 00000000000000000000000]
store_ln109                       (store            ) [ 00000000000000000000000]
br_ln109                          (br               ) [ 00000000000000000000000]
indvar_flatten14_load             (load             ) [ 00000000000000000000000]
icmp_ln109                        (icmp             ) [ 01111111111111111111110]
add_ln109_1                       (add              ) [ 00000000000000000000000]
br_ln109                          (br               ) [ 00000000000000000000000]
indvar_flatten_load_1             (load             ) [ 00000000000000000000000]
nh_load                           (load             ) [ 00000000000000000000000]
add_ln109                         (add              ) [ 00000000000000000000000]
icmp_ln110                        (icmp             ) [ 01100000000000000000000]
select_ln109_1                    (select           ) [ 00000000000000000000000]
zext_ln117                        (zext             ) [ 01110000000000000000000]
indvar_flatten_load               (load             ) [ 00000000000000000000000]
add_ln110_1                       (add              ) [ 00000000000000000000000]
select_ln110_3                    (select           ) [ 00000000000000000000000]
store_ln109                       (store            ) [ 00000000000000000000000]
store_ln109                       (store            ) [ 00000000000000000000000]
store_ln110                       (store            ) [ 00000000000000000000000]
n2_load                           (load             ) [ 00000000000000000000000]
n1_load                           (load             ) [ 00000000000000000000000]
select_ln109                      (select           ) [ 00000000000000000000000]
xor_ln109                         (xor              ) [ 00000000000000000000000]
icmp_ln112                        (icmp             ) [ 00000000000000000000000]
and_ln109                         (and              ) [ 00000000000000000000000]
add_ln110                         (add              ) [ 00000000000000000000000]
or_ln110                          (or               ) [ 01011111111111111111110]
select_ln110                      (select           ) [ 01011110000000000000000]
select_ln110_2                    (select           ) [ 01010000000000000000000]
zext_ln117_1                      (zext             ) [ 01011000000000000000000]
add_ln112                         (add              ) [ 00000000000000000000000]
icmp_ln112_1                      (icmp             ) [ 01011111111111111111111]
br_ln112                          (br               ) [ 00000000000000000000000]
store_ln110                       (store            ) [ 00000000000000000000000]
store_ln112                       (store            ) [ 00000000000000000000000]
br_ln0                            (br               ) [ 00000000000000000000000]
mul_ln117                         (mul              ) [ 01001000000000000000000]
zext_ln117_2                      (zext             ) [ 01001000000000000000000]
add_ln117                         (add              ) [ 00000000000000000000000]
zext_ln117_3                      (zext             ) [ 00000000000000000000000]
zext_ln120                        (zext             ) [ 01000110000000000000000]
attention_coefficients_sum_V_addr (getelementptr    ) [ 01000111111111111111111]
mul_ln114                         (mul              ) [ 01000100000000000000000]
zext_ln117_4                      (zext             ) [ 01000100000000000000000]
add_ln114                         (add              ) [ 00000000000000000000000]
zext_ln114                        (zext             ) [ 00000000000000000000000]
connectivity_mask_final_addr      (getelementptr    ) [ 01000010000000000000000]
mul_ln120                         (mul              ) [ 01000001000000000000000]
zext_ln117_5                      (zext             ) [ 01000001000000000000000]
connectivity_mask_final_load      (load             ) [ 00000000000000000000000]
icmp_ln114                        (icmp             ) [ 01000001111111111111110]
br_ln114                          (br               ) [ 00000000000000000000000]
add_ln117_1                       (add              ) [ 00000000000000000000000]
zext_ln117_6                      (zext             ) [ 00000000000000000000000]
all_scores_V_addr                 (getelementptr    ) [ 01000000100000000000000]
store_ln115                       (store            ) [ 00000000000000000000000]
x_V                               (load             ) [ 00000000000000000000000]
op2_V                             (call             ) [ 01000000000000000000010]
sum_V_load                        (load             ) [ 00000000000000000000000]
specloopname_ln0                  (specloopname     ) [ 00000000000000000000000]
empty                             (speclooptripcount) [ 00000000000000000000000]
specloopname_ln0                  (specloopname     ) [ 00000000000000000000000]
select_ln110_1                    (select           ) [ 00000000000000000000000]
specpipeline_ln111                (specpipeline     ) [ 00000000000000000000000]
specloopname_ln111                (specloopname     ) [ 00000000000000000000000]
sum_V_1                           (add              ) [ 00000000000000000000000]
store_ln712                       (store            ) [ 00000000000000000000000]
br_ln0                            (br               ) [ 00000000000000000000000]
store_ln116                       (store            ) [ 00000000000000000000000]
br_ln116                          (br               ) [ 00000000000000000000000]
sum_V_load_1                      (load             ) [ 00000000000000000000000]
store_ln120                       (store            ) [ 00000000000000000000000]
br_ln0                            (br               ) [ 00000000000000000000000]
ret_ln123                         (ret              ) [ 00000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="all_scores_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="all_scores_V"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="f_x_msb_4_h_table_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_4_h_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="f_x_msb_4_l_table_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_4_l_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="f_x_msb_3_table_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_3_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="f_x_msb_2_table_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_2_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="exp_x_msb_1_table_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_1_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="attention_coefficients_sum_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="attention_coefficients_sum_V"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="connectivity_mask_final">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="connectivity_mask_final"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp<28, 10>"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_109_1_VITIS_LOOP_110_2_VITIS_LOOP_112_3_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_110_2_VITIS_LOOP_112_3_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="sum_V_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_V/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="n2_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n2/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="n1_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n1/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="indvar_flatten_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="nh_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="nh/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="indvar_flatten14_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten14/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="attention_coefficients_sum_V_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="28" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="10" slack="0"/>
<pin id="112" dir="1" index="3" bw="9" slack="18"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="attention_coefficients_sum_V_addr/4 "/>
</bind>
</comp>

<comp id="115" class="1004" name="connectivity_mask_final_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="12" slack="0"/>
<pin id="119" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="connectivity_mask_final_addr/5 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="14" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="connectivity_mask_final_load/5 "/>
</bind>
</comp>

<comp id="128" class="1004" name="all_scores_V_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="28" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="16" slack="0"/>
<pin id="132" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="all_scores_V_addr/7 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_access_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="16" slack="0"/>
<pin id="137" dir="0" index="1" bw="28" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="0" slack="0"/>
<pin id="141" dir="0" index="4" bw="16" slack="0"/>
<pin id="142" dir="0" index="5" bw="28" slack="2147483647"/>
<pin id="143" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="3" bw="28" slack="0"/>
<pin id="144" dir="1" index="7" bw="28" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="x_V/7 store_ln115/7 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln120_access_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="9" slack="2147483647"/>
<pin id="149" dir="0" index="1" bw="28" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="0" slack="18"/>
<pin id="152" dir="0" index="4" bw="9" slack="0"/>
<pin id="153" dir="0" index="5" bw="28" slack="2147483647"/>
<pin id="154" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="3" bw="28" slack="2147483647"/>
<pin id="155" dir="1" index="7" bw="28" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln120/22 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_exp_28_10_s_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="28" slack="0"/>
<pin id="158" dir="0" index="1" bw="28" slack="0"/>
<pin id="159" dir="0" index="2" bw="6" slack="0"/>
<pin id="160" dir="0" index="3" bw="7" slack="0"/>
<pin id="161" dir="0" index="4" bw="32" slack="0"/>
<pin id="162" dir="0" index="5" bw="46" slack="0"/>
<pin id="163" dir="0" index="6" bw="50" slack="0"/>
<pin id="164" dir="1" index="7" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="op2_V/8 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln109_store_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="11" slack="0"/>
<pin id="175" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln109_store_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="3" slack="0"/>
<pin id="180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln109_store_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="10" slack="0"/>
<pin id="185" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="store_ln109_store_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="5" slack="0"/>
<pin id="190" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="store_ln109_store_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="5" slack="0"/>
<pin id="195" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="store_ln109_store_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="0" index="1" bw="28" slack="0"/>
<pin id="200" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="indvar_flatten14_load_load_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="11" slack="0"/>
<pin id="204" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten14_load/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="icmp_ln109_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="11" slack="0"/>
<pin id="207" dir="0" index="1" bw="11" slack="0"/>
<pin id="208" dir="1" index="2" bw="1" slack="20"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln109/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="add_ln109_1_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="11" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109_1/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="indvar_flatten_load_1_load_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="10" slack="0"/>
<pin id="219" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load_1/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="nh_load_load_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="3" slack="0"/>
<pin id="222" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="nh_load/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="add_ln109_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="3" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="icmp_ln110_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="10" slack="0"/>
<pin id="231" dir="0" index="1" bw="10" slack="0"/>
<pin id="232" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln110/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="select_ln109_1_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="0" index="1" bw="3" slack="0"/>
<pin id="238" dir="0" index="2" bw="3" slack="0"/>
<pin id="239" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln109_1/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="zext_ln117_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="3" slack="0"/>
<pin id="245" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="indvar_flatten_load_load_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="10" slack="0"/>
<pin id="249" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="add_ln110_1_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="10" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln110_1/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="select_ln110_3_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="10" slack="0"/>
<pin id="260" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln110_3/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="store_ln109_store_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="11" slack="0"/>
<pin id="266" dir="0" index="1" bw="11" slack="0"/>
<pin id="267" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="store_ln109_store_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="3" slack="0"/>
<pin id="271" dir="0" index="1" bw="3" slack="0"/>
<pin id="272" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="store_ln110_store_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="10" slack="0"/>
<pin id="276" dir="0" index="1" bw="10" slack="0"/>
<pin id="277" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="n2_load_load_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="5" slack="1"/>
<pin id="281" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n2_load/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="n1_load_load_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="5" slack="1"/>
<pin id="284" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n1_load/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="select_ln109_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="1"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="0" index="2" bw="5" slack="0"/>
<pin id="289" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln109/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="xor_ln109_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="1"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln109/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="icmp_ln112_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="5" slack="0"/>
<pin id="299" dir="0" index="1" bw="5" slack="0"/>
<pin id="300" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln112/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="and_ln109_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln109/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="add_ln110_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="5" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln110/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="or_ln110_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="1"/>
<pin id="318" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln110/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="select_ln110_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="0" index="2" bw="5" slack="0"/>
<pin id="324" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln110/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="select_ln110_2_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="5" slack="0"/>
<pin id="331" dir="0" index="2" bw="5" slack="0"/>
<pin id="332" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln110_2/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="zext_ln117_1_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="5" slack="0"/>
<pin id="338" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117_1/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="add_ln112_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="5" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="icmp_ln112_1_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="5" slack="0"/>
<pin id="348" dir="0" index="1" bw="5" slack="0"/>
<pin id="349" dir="1" index="2" bw="1" slack="20"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln112_1/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="store_ln110_store_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="5" slack="0"/>
<pin id="354" dir="0" index="1" bw="5" slack="1"/>
<pin id="355" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="store_ln112_store_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="5" slack="0"/>
<pin id="359" dir="0" index="1" bw="5" slack="1"/>
<pin id="360" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln112/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="zext_ln117_2_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="5" slack="1"/>
<pin id="364" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117_2/3 "/>
</bind>
</comp>

<comp id="365" class="1004" name="zext_ln117_3_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="10" slack="0"/>
<pin id="367" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117_3/4 "/>
</bind>
</comp>

<comp id="369" class="1004" name="zext_ln120_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="10" slack="0"/>
<pin id="371" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln120/4 "/>
</bind>
</comp>

<comp id="372" class="1004" name="zext_ln117_4_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="5" slack="2"/>
<pin id="374" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117_4/4 "/>
</bind>
</comp>

<comp id="375" class="1004" name="zext_ln114_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="12" slack="0"/>
<pin id="377" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114/5 "/>
</bind>
</comp>

<comp id="379" class="1004" name="zext_ln117_5_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="5" slack="4"/>
<pin id="381" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117_5/6 "/>
</bind>
</comp>

<comp id="382" class="1004" name="icmp_ln114_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="0"/>
<pin id="384" dir="0" index="1" bw="32" slack="0"/>
<pin id="385" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln114/6 "/>
</bind>
</comp>

<comp id="388" class="1004" name="zext_ln117_6_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="16" slack="0"/>
<pin id="390" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117_6/7 "/>
</bind>
</comp>

<comp id="392" class="1004" name="sum_V_load_load_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="28" slack="20"/>
<pin id="394" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_V_load/21 "/>
</bind>
</comp>

<comp id="395" class="1004" name="select_ln110_1_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="19"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="0" index="2" bw="28" slack="0"/>
<pin id="399" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln110_1/21 "/>
</bind>
</comp>

<comp id="402" class="1004" name="sum_V_1_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="28" slack="1"/>
<pin id="404" dir="0" index="1" bw="28" slack="0"/>
<pin id="405" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_V_1/21 "/>
</bind>
</comp>

<comp id="407" class="1004" name="store_ln712_store_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="28" slack="0"/>
<pin id="409" dir="0" index="1" bw="28" slack="20"/>
<pin id="410" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln712/21 "/>
</bind>
</comp>

<comp id="412" class="1004" name="store_ln116_store_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="28" slack="0"/>
<pin id="414" dir="0" index="1" bw="28" slack="20"/>
<pin id="415" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln116/21 "/>
</bind>
</comp>

<comp id="417" class="1004" name="sum_V_load_1_load_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="28" slack="21"/>
<pin id="419" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_V_load_1/22 "/>
</bind>
</comp>

<comp id="421" class="1007" name="grp_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="3" slack="0"/>
<pin id="423" dir="0" index="1" bw="7" slack="0"/>
<pin id="424" dir="0" index="2" bw="5" slack="0"/>
<pin id="425" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln117/1 add_ln117/3 "/>
</bind>
</comp>

<comp id="431" class="1007" name="grp_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="5" slack="0"/>
<pin id="433" dir="0" index="1" bw="7" slack="0"/>
<pin id="434" dir="0" index="2" bw="5" slack="0"/>
<pin id="435" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln114/2 add_ln114/4 "/>
</bind>
</comp>

<comp id="440" class="1007" name="grp_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="10" slack="0"/>
<pin id="442" dir="0" index="1" bw="7" slack="0"/>
<pin id="443" dir="0" index="2" bw="5" slack="0"/>
<pin id="444" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln120/4 add_ln117_1/6 "/>
</bind>
</comp>

<comp id="449" class="1005" name="sum_V_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="28" slack="0"/>
<pin id="451" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opset="sum_V "/>
</bind>
</comp>

<comp id="458" class="1005" name="n2_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="5" slack="0"/>
<pin id="460" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="n2 "/>
</bind>
</comp>

<comp id="465" class="1005" name="n1_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="5" slack="0"/>
<pin id="467" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="n1 "/>
</bind>
</comp>

<comp id="472" class="1005" name="indvar_flatten_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="10" slack="0"/>
<pin id="474" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="480" class="1005" name="nh_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="3" slack="0"/>
<pin id="482" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="nh "/>
</bind>
</comp>

<comp id="487" class="1005" name="indvar_flatten14_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="11" slack="0"/>
<pin id="489" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten14 "/>
</bind>
</comp>

<comp id="494" class="1005" name="icmp_ln109_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="20"/>
<pin id="496" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln109 "/>
</bind>
</comp>

<comp id="498" class="1005" name="icmp_ln110_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="1"/>
<pin id="500" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln110 "/>
</bind>
</comp>

<comp id="505" class="1005" name="zext_ln117_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="10" slack="1"/>
<pin id="507" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln117 "/>
</bind>
</comp>

<comp id="510" class="1005" name="or_ln110_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="19"/>
<pin id="512" dir="1" index="1" bw="1" slack="19"/>
</pin_list>
<bind>
<opset="or_ln110 "/>
</bind>
</comp>

<comp id="515" class="1005" name="select_ln110_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="5" slack="2"/>
<pin id="517" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="select_ln110 "/>
</bind>
</comp>

<comp id="521" class="1005" name="select_ln110_2_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="5" slack="1"/>
<pin id="523" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln110_2 "/>
</bind>
</comp>

<comp id="526" class="1005" name="zext_ln117_1_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="12" slack="1"/>
<pin id="528" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln117_1 "/>
</bind>
</comp>

<comp id="531" class="1005" name="icmp_ln112_1_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="20"/>
<pin id="533" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln112_1 "/>
</bind>
</comp>

<comp id="535" class="1005" name="zext_ln117_2_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="10" slack="1"/>
<pin id="537" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln117_2 "/>
</bind>
</comp>

<comp id="540" class="1005" name="zext_ln120_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="16" slack="1"/>
<pin id="542" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln120 "/>
</bind>
</comp>

<comp id="545" class="1005" name="attention_coefficients_sum_V_addr_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="9" slack="18"/>
<pin id="547" dir="1" index="1" bw="9" slack="18"/>
</pin_list>
<bind>
<opset="attention_coefficients_sum_V_addr "/>
</bind>
</comp>

<comp id="550" class="1005" name="zext_ln117_4_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="12" slack="1"/>
<pin id="552" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln117_4 "/>
</bind>
</comp>

<comp id="555" class="1005" name="connectivity_mask_final_addr_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="14" slack="1"/>
<pin id="557" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="connectivity_mask_final_addr "/>
</bind>
</comp>

<comp id="560" class="1005" name="zext_ln117_5_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="16" slack="1"/>
<pin id="562" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln117_5 "/>
</bind>
</comp>

<comp id="565" class="1005" name="icmp_ln114_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="1"/>
<pin id="567" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln114 "/>
</bind>
</comp>

<comp id="569" class="1005" name="all_scores_V_addr_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="16" slack="1"/>
<pin id="571" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="all_scores_V_addr "/>
</bind>
</comp>

<comp id="574" class="1005" name="op2_V_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="28" slack="1"/>
<pin id="576" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="op2_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="16" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="16" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="16" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="16" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="16" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="16" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="113"><net_src comp="12" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="58" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="14" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="58" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="115" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="58" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="128" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="34" pin="0"/><net_sink comp="135" pin=4"/></net>

<net id="146"><net_src comp="128" pin="3"/><net_sink comp="135" pin=2"/></net>

<net id="165"><net_src comp="62" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="135" pin="3"/><net_sink comp="156" pin=1"/></net>

<net id="167"><net_src comp="2" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="168"><net_src comp="4" pin="0"/><net_sink comp="156" pin=3"/></net>

<net id="169"><net_src comp="6" pin="0"/><net_sink comp="156" pin=4"/></net>

<net id="170"><net_src comp="8" pin="0"/><net_sink comp="156" pin=5"/></net>

<net id="171"><net_src comp="10" pin="0"/><net_sink comp="156" pin=6"/></net>

<net id="176"><net_src comp="26" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="181"><net_src comp="28" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="186"><net_src comp="30" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="191"><net_src comp="32" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="196"><net_src comp="32" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="201"><net_src comp="34" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="209"><net_src comp="202" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="36" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="215"><net_src comp="202" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="38" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="227"><net_src comp="220" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="40" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="217" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="42" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="240"><net_src comp="229" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="223" pin="2"/><net_sink comp="235" pin=1"/></net>

<net id="242"><net_src comp="220" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="246"><net_src comp="235" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="254"><net_src comp="247" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="46" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="261"><net_src comp="229" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="46" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="250" pin="2"/><net_sink comp="256" pin=2"/></net>

<net id="268"><net_src comp="211" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="273"><net_src comp="235" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="278"><net_src comp="256" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="290"><net_src comp="32" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="291"><net_src comp="282" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="296"><net_src comp="48" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="301"><net_src comp="279" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="50" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="297" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="292" pin="2"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="285" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="52" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="303" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="325"><net_src comp="315" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="32" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="327"><net_src comp="279" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="333"><net_src comp="303" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="309" pin="2"/><net_sink comp="328" pin=1"/></net>

<net id="335"><net_src comp="285" pin="3"/><net_sink comp="328" pin=2"/></net>

<net id="339"><net_src comp="328" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="344"><net_src comp="320" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="52" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="340" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="50" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="328" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="361"><net_src comp="340" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="368"><net_src comp="365" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="378"><net_src comp="375" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="386"><net_src comp="122" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="60" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="391"><net_src comp="388" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="400"><net_src comp="34" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="401"><net_src comp="392" pin="1"/><net_sink comp="395" pin=2"/></net>

<net id="406"><net_src comp="395" pin="3"/><net_sink comp="402" pin=1"/></net>

<net id="411"><net_src comp="402" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="416"><net_src comp="395" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="420"><net_src comp="417" pin="1"/><net_sink comp="147" pin=4"/></net>

<net id="426"><net_src comp="243" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="427"><net_src comp="44" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="428"><net_src comp="362" pin="1"/><net_sink comp="421" pin=2"/></net>

<net id="429"><net_src comp="421" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="430"><net_src comp="421" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="436"><net_src comp="336" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="437"><net_src comp="54" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="438"><net_src comp="372" pin="1"/><net_sink comp="431" pin=2"/></net>

<net id="439"><net_src comp="431" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="445"><net_src comp="369" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="446"><net_src comp="56" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="447"><net_src comp="379" pin="1"/><net_sink comp="440" pin=2"/></net>

<net id="448"><net_src comp="440" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="452"><net_src comp="84" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="454"><net_src comp="449" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="455"><net_src comp="449" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="456"><net_src comp="449" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="457"><net_src comp="449" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="461"><net_src comp="88" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="463"><net_src comp="458" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="464"><net_src comp="458" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="468"><net_src comp="92" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="470"><net_src comp="465" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="471"><net_src comp="465" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="475"><net_src comp="96" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="477"><net_src comp="472" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="478"><net_src comp="472" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="479"><net_src comp="472" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="483"><net_src comp="100" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="485"><net_src comp="480" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="486"><net_src comp="480" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="490"><net_src comp="104" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="492"><net_src comp="487" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="493"><net_src comp="487" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="497"><net_src comp="205" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="501"><net_src comp="229" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="503"><net_src comp="498" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="504"><net_src comp="498" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="508"><net_src comp="243" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="513"><net_src comp="315" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="518"><net_src comp="320" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="520"><net_src comp="515" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="524"><net_src comp="328" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="529"><net_src comp="336" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="534"><net_src comp="346" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="538"><net_src comp="362" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="543"><net_src comp="369" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="548"><net_src comp="108" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="553"><net_src comp="372" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="558"><net_src comp="115" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="563"><net_src comp="379" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="568"><net_src comp="382" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="572"><net_src comp="128" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="577"><net_src comp="156" pin="7"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="402" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: all_scores_V | {7 }
	Port: attention_coefficients_sum_V | {22 }
 - Input state : 
	Port: compute_attention_coefficients_sum : all_scores_V | {7 8 }
	Port: compute_attention_coefficients_sum : f_x_msb_4_h_table_V | {8 9 }
	Port: compute_attention_coefficients_sum : f_x_msb_4_l_table_V | {8 9 }
	Port: compute_attention_coefficients_sum : f_x_msb_3_table_V | {8 9 }
	Port: compute_attention_coefficients_sum : f_x_msb_2_table_V | {11 12 }
	Port: compute_attention_coefficients_sum : exp_x_msb_1_table_V | {15 16 }
	Port: compute_attention_coefficients_sum : connectivity_mask_final | {5 6 }
  - Chain level:
	State 1
		store_ln109 : 1
		store_ln109 : 1
		store_ln109 : 1
		store_ln109 : 1
		store_ln109 : 1
		store_ln109 : 1
		indvar_flatten14_load : 1
		icmp_ln109 : 2
		add_ln109_1 : 2
		br_ln109 : 3
		indvar_flatten_load_1 : 1
		nh_load : 1
		add_ln109 : 2
		icmp_ln110 : 2
		select_ln109_1 : 3
		zext_ln117 : 4
		mul_ln117 : 5
		indvar_flatten_load : 1
		add_ln110_1 : 2
		select_ln110_3 : 3
		store_ln109 : 3
		store_ln109 : 4
		store_ln110 : 4
	State 2
		select_ln109 : 1
		icmp_ln112 : 1
		and_ln109 : 2
		add_ln110 : 2
		or_ln110 : 2
		select_ln110 : 2
		select_ln110_2 : 3
		zext_ln117_1 : 4
		mul_ln114 : 5
		add_ln112 : 3
		icmp_ln112_1 : 4
		br_ln112 : 5
		store_ln110 : 4
		store_ln112 : 4
	State 3
		add_ln117 : 1
	State 4
		zext_ln117_3 : 1
		zext_ln120 : 1
		mul_ln120 : 2
		attention_coefficients_sum_V_addr : 2
		add_ln114 : 1
	State 5
		zext_ln114 : 1
		connectivity_mask_final_addr : 2
		connectivity_mask_final_load : 3
	State 6
		add_ln117_1 : 1
		icmp_ln114 : 1
		br_ln114 : 2
	State 7
		zext_ln117_6 : 1
		all_scores_V_addr : 2
		x_V : 3
		store_ln115 : 3
	State 8
		op2_V : 1
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		select_ln110_1 : 1
		sum_V_1 : 2
		store_ln712 : 3
		store_ln116 : 2
	State 22
		store_ln120 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|---------|
|   call   | grp_exp_28_10_s_fu_156 |    20   |  4.257  |   1719  |   808   |
|----------|------------------------|---------|---------|---------|---------|
|          |   add_ln109_1_fu_211   |    0    |    0    |    0    |    18   |
|          |    add_ln109_fu_223    |    0    |    0    |    0    |    10   |
|    add   |   add_ln110_1_fu_250   |    0    |    0    |    0    |    17   |
|          |    add_ln110_fu_309    |    0    |    0    |    0    |    12   |
|          |    add_ln112_fu_340    |    0    |    0    |    0    |    12   |
|          |     sum_V_1_fu_402     |    0    |    0    |    0    |    35   |
|----------|------------------------|---------|---------|---------|---------|
|          |    icmp_ln109_fu_205   |    0    |    0    |    0    |    11   |
|          |    icmp_ln110_fu_229   |    0    |    0    |    0    |    11   |
|   icmp   |    icmp_ln112_fu_297   |    0    |    0    |    0    |    9    |
|          |   icmp_ln112_1_fu_346  |    0    |    0    |    0    |    9    |
|          |    icmp_ln114_fu_382   |    0    |    0    |    0    |    20   |
|----------|------------------------|---------|---------|---------|---------|
|          |  select_ln109_1_fu_235 |    0    |    0    |    0    |    3    |
|          |  select_ln110_3_fu_256 |    0    |    0    |    0    |    10   |
|  select  |   select_ln109_fu_285  |    0    |    0    |    0    |    5    |
|          |   select_ln110_fu_320  |    0    |    0    |    0    |    5    |
|          |  select_ln110_2_fu_328 |    0    |    0    |    0    |    5    |
|          |  select_ln110_1_fu_395 |    0    |    0    |    0    |    28   |
|----------|------------------------|---------|---------|---------|---------|
|          |       grp_fu_421       |    1    |    0    |    0    |    0    |
|  muladd  |       grp_fu_431       |    1    |    0    |    0    |    0    |
|          |       grp_fu_440       |    1    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|    xor   |    xor_ln109_fu_292    |    0    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|---------|
|    and   |    and_ln109_fu_303    |    0    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|---------|
|    or    |     or_ln110_fu_315    |    0    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|---------|
|          |    zext_ln117_fu_243   |    0    |    0    |    0    |    0    |
|          |   zext_ln117_1_fu_336  |    0    |    0    |    0    |    0    |
|          |   zext_ln117_2_fu_362  |    0    |    0    |    0    |    0    |
|          |   zext_ln117_3_fu_365  |    0    |    0    |    0    |    0    |
|   zext   |    zext_ln120_fu_369   |    0    |    0    |    0    |    0    |
|          |   zext_ln117_4_fu_372  |    0    |    0    |    0    |    0    |
|          |    zext_ln114_fu_375   |    0    |    0    |    0    |    0    |
|          |   zext_ln117_5_fu_379  |    0    |    0    |    0    |    0    |
|          |   zext_ln117_6_fu_388  |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|   Total  |                        |    23   |  4.257  |   1719  |   1034  |
|----------|------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------------+--------+
|                                         |   FF   |
+-----------------------------------------+--------+
|        all_scores_V_addr_reg_569        |   16   |
|attention_coefficients_sum_V_addr_reg_545|    9   |
|   connectivity_mask_final_addr_reg_555  |   14   |
|            icmp_ln109_reg_494           |    1   |
|            icmp_ln110_reg_498           |    1   |
|           icmp_ln112_1_reg_531          |    1   |
|            icmp_ln114_reg_565           |    1   |
|         indvar_flatten14_reg_487        |   11   |
|          indvar_flatten_reg_472         |   10   |
|                n1_reg_465               |    5   |
|                n2_reg_458               |    5   |
|                nh_reg_480               |    3   |
|              op2_V_reg_574              |   28   |
|             or_ln110_reg_510            |    1   |
|          select_ln110_2_reg_521         |    5   |
|           select_ln110_reg_515          |    5   |
|              sum_V_reg_449              |   28   |
|           zext_ln117_1_reg_526          |   12   |
|           zext_ln117_2_reg_535          |   10   |
|           zext_ln117_4_reg_550          |   12   |
|           zext_ln117_5_reg_560          |   16   |
|            zext_ln117_reg_505           |   10   |
|            zext_ln120_reg_540           |   16   |
+-----------------------------------------+--------+
|                  Total                  |   220  |
+-----------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_122 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_135 |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_421    |  p0  |   2  |   3  |    6   ||    9    |
|     grp_fu_421    |  p1  |   2  |   7  |   14   ||    9    |
|     grp_fu_431    |  p0  |   2  |   5  |   10   ||    9    |
|     grp_fu_431    |  p1  |   2  |   7  |   14   ||    9    |
|     grp_fu_440    |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_440    |  p1  |   2  |   7  |   14   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   138  ||  3.096  ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   23   |    4   |  1719  |  1034  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   72   |
|  Register |    -   |    -   |   220  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   23   |    7   |  1939  |  1106  |
+-----------+--------+--------+--------+--------+
